Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Mon Sep 25 10:21:34 2023
| Host         : PC1012002888 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file flySimulator_timing_summary_routed.rpt -pb flySimulator_timing_summary_routed.pb -rpx flySimulator_timing_summary_routed.rpx -warn_on_violation
| Design       : flySimulator
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (9)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (9)
5. checking no_input_delay (1)
6. checking no_output_delay (9)
7. checking multiple_clock (3244)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (9)
------------------------
 There are 9 register/latch pins with no clock driven by root clock pin: clockDivider0/clk_int_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (9)
------------------------------------------------
 There are 9 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (3244)
---------------------------------
 There are 3244 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.035       -0.039                      2                 9259        0.012        0.000                      0                 9259        2.633        0.000                       0                  3257  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
CLK                     {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 12.500}       25.000          40.000          
    FeedbackClkOut      {0.000 12.500}       25.000          40.000          
      CLKFBIN           {0.000 12.500}       25.000          40.000          
    PixelClkInX5        {0.000 2.500}        5.000           200.000         
      PixelClkIO        {0.000 10.000}       25.000          40.000          
  clkfbout_clk_wiz_0    {0.000 25.000}       50.000          20.000          
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 12.500}       25.000          40.000          
    FeedbackClkOut_1    {0.000 12.500}       25.000          40.000          
      CLKFBIN_1         {0.000 12.500}       25.000          40.000          
    PixelClkInX5_1      {0.000 2.500}        5.000           200.000         
      PixelClkIO_1      {0.000 10.000}       25.000          40.000          
  clkfbout_clk_wiz_0_1  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         -0.035       -0.039                      2                 9216        0.185        0.000                      0                 9216        7.500        0.000                       0                  3231  
    FeedbackClkOut                                                                                                                                                       21.826        0.000                       0                     2  
      CLKFBIN                                                                                                                                                            23.751        0.000                       0                     1  
    PixelClkInX5                                                                                                                                                          3.333        0.000                       0                    11  
      PixelClkIO                                                                                                                                                         23.333        0.000                       0                     8  
  clkfbout_clk_wiz_0                                                                                                                                                      2.633        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       -0.029       -0.029                      1                 9216        0.185        0.000                      0                 9216        7.500        0.000                       0                  3231  
    FeedbackClkOut_1                                                                                                                                                     21.826        0.000                       0                     2  
      CLKFBIN_1                                                                                                                                                          23.751        0.000                       0                     1  
    PixelClkInX5_1                                                                                                                                                        3.333        0.000                       0                    11  
      PixelClkIO_1                                                                                                                                                       23.333        0.000                       0                     8  
  clkfbout_clk_wiz_0_1                                                                                                                                                    2.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         -0.035       -0.039                      2                 9216        0.012        0.000                      0                 9216  
clk_out1_clk_wiz_0    PixelClkIO                 18.852        0.000                      0                   38        0.159        0.000                      0                   38  
clk_out1_clk_wiz_0_1  PixelClkIO                 18.853        0.000                      0                   38        0.159        0.000                      0                   38  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       -0.035       -0.039                      2                 9216        0.012        0.000                      0                 9216  
clk_out1_clk_wiz_0    PixelClkIO_1               18.852        0.000                      0                   38        0.159        0.000                      0                   38  
clk_out1_clk_wiz_0_1  PixelClkIO_1               18.853        0.000                      0                   38        0.159        0.000                      0                   38  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            ----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0         23.310        0.000                      0                    5        0.431        0.000                      0                    5  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         23.310        0.000                      0                    5        0.258        0.000                      0                    5  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       23.310        0.000                      0                    5        0.258        0.000                      0                    5  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0_1       23.316        0.000                      0                    5        0.431        0.000                      0                    5  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            2  Failing Endpoints,  Worst Slack       -0.035ns,  Total Violation       -0.039ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.185ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.035ns  (required time - arrival time)
  Source:                 si_ad_value_picture_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.789ns  (logic 6.975ns (28.138%)  route 17.814ns (71.862%))
  Logic Levels:           28  (CARRY4=8 LUT2=1 LUT3=1 LUT4=2 LUT5=4 LUT6=12)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.272ns = ( 22.728 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.678ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.648    -2.678    clk_out1
    SLICE_X86Y106        FDRE                                         r  si_ad_value_picture_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y106        FDRE (Prop_fdre_C_Q)         0.456    -2.222 r  si_ad_value_picture_reg[2]/Q
                         net (fo=17, routed)          1.115    -1.107    si_ad_value_picture_reg_n_0_[2]
    SLICE_X84Y107        LUT6 (Prop_lut6_I4_O)        0.124    -0.983 r  si_value_pixel[7]_i_35/O
                         net (fo=2, routed)           0.857    -0.125    si_value_pixel[7]_i_35_n_0
    SLICE_X85Y107        LUT6 (Prop_lut6_I0_O)        0.124    -0.001 r  si_value_pixel[7]_i_39/O
                         net (fo=1, routed)           0.000    -0.001    si_value_pixel[7]_i_39_n_0
    SLICE_X85Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.531 r  si_value_pixel_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000     0.531    si_value_pixel_reg[7]_i_20_n_0
    SLICE_X85Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.753 r  si_value_pixel_reg[11]_i_44/O[0]
                         net (fo=3, routed)           0.621     1.374    si_value_pixel_reg[11]_i_44_n_7
    SLICE_X86Y107        LUT4 (Prop_lut4_I2_O)        0.299     1.673 r  si_value_pixel[11]_i_47/O
                         net (fo=2, routed)           0.496     2.169    si_value_pixel[11]_i_47_n_0
    SLICE_X86Y107        LUT6 (Prop_lut6_I3_O)        0.124     2.293 r  si_value_pixel[11]_i_29/O
                         net (fo=2, routed)           0.509     2.802    si_value_pixel[11]_i_29_n_0
    SLICE_X87Y107        LUT5 (Prop_lut5_I0_O)        0.124     2.926 r  si_value_pixel[11]_i_33/O
                         net (fo=1, routed)           0.000     2.926    si_value_pixel[11]_i_33_n_0
    SLICE_X87Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.476 r  si_value_pixel_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000     3.476    si_value_pixel_reg[11]_i_25_n_0
    SLICE_X87Y108        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.789 r  si_value_pixel_reg[11]_i_26/O[3]
                         net (fo=11, routed)          0.876     4.665    si_value_pixel1[14]
    SLICE_X91Y108        LUT3 (Prop_lut3_I1_O)        0.306     4.971 f  si_ad_change_buffer[799]_i_1016/O
                         net (fo=2, routed)           0.668     5.638    si_ad_change_buffer[799]_i_1016_n_0
    SLICE_X90Y108        LUT5 (Prop_lut5_I1_O)        0.124     5.762 r  si_ad_change_buffer[799]_i_735/O
                         net (fo=2, routed)           0.741     6.503    si_ad_change_buffer[799]_i_735_n_0
    SLICE_X92Y106        LUT6 (Prop_lut6_I0_O)        0.124     6.627 r  si_ad_change_buffer[799]_i_739/O
                         net (fo=1, routed)           0.000     6.627    si_ad_change_buffer[799]_i_739_n_0
    SLICE_X92Y106        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.003 r  si_ad_change_buffer_reg[799]_i_392/CO[3]
                         net (fo=1, routed)           0.000     7.003    si_ad_change_buffer_reg[799]_i_392_n_0
    SLICE_X92Y107        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.326 r  si_ad_change_buffer_reg[799]_i_263/O[1]
                         net (fo=5, routed)           0.860     8.186    si_ad_change_buffer_reg[799]_i_263_n_6
    SLICE_X95Y107        LUT4 (Prop_lut4_I0_O)        0.306     8.492 r  si_ad_change_buffer[799]_i_1025/O
                         net (fo=1, routed)           0.000     8.492    si_ad_change_buffer[799]_i_1025_n_0
    SLICE_X95Y107        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.072 r  si_ad_change_buffer_reg[799]_i_747/O[2]
                         net (fo=1, routed)           0.450     9.521    si_ad_change_buffer_reg[799]_i_747_n_5
    SLICE_X99Y106        LUT2 (Prop_lut2_I1_O)        0.302     9.823 r  si_ad_change_buffer[799]_i_401/O
                         net (fo=1, routed)           0.000     9.823    si_ad_change_buffer[799]_i_401_n_0
    SLICE_X99Y106        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    10.071 r  si_ad_change_buffer_reg[799]_i_264/O[2]
                         net (fo=105, routed)         1.087    11.158    si_ad_change_buffer_reg[799]_i_264_n_5
    SLICE_X96Y107        LUT6 (Prop_lut6_I0_O)        0.302    11.460 r  si_ad_change_buffer[0]_i_124/O
                         net (fo=83, routed)          1.435    12.896    si_ad_change_buffer[0]_i_124_n_0
    SLICE_X87Y104        LUT5 (Prop_lut5_I4_O)        0.124    13.020 r  si_ad_change_buffer[791]_i_29/O
                         net (fo=128, routed)         1.730    14.750    si_ad_change_buffer[791]_i_29_n_0
    SLICE_X70Y101        LUT5 (Prop_lut5_I1_O)        0.124    14.874 r  si_ad_change_buffer[167]_i_32/O
                         net (fo=3, routed)           0.982    15.856    si_ad_change_buffer[167]_i_32_n_0
    SLICE_X73Y101        LUT6 (Prop_lut6_I3_O)        0.124    15.980 r  si_ad_change_buffer[39]_i_29/O
                         net (fo=3, routed)           1.137    17.117    si_ad_change_buffer[39]_i_29_n_0
    SLICE_X71Y113        LUT6 (Prop_lut6_I1_O)        0.124    17.241 r  si_ad_change_buffer[23]_i_26/O
                         net (fo=4, routed)           1.054    18.294    si_ad_change_buffer[23]_i_26_n_0
    SLICE_X70Y118        LUT6 (Prop_lut6_I5_O)        0.124    18.418 r  si_ad_change_buffer[23]_i_24/O
                         net (fo=4, routed)           1.062    19.480    si_ad_change_buffer[23]_i_24_n_0
    SLICE_X77Y114        LUT6 (Prop_lut6_I3_O)        0.124    19.604 r  si_ad_change_buffer[21]_i_17/O
                         net (fo=1, routed)           0.515    20.119    ROTATE_LEFT05_in[21]
    SLICE_X68Y114        LUT6 (Prop_lut6_I5_O)        0.124    20.243 r  si_ad_change_buffer[21]_i_10/O
                         net (fo=1, routed)           1.035    21.278    ROTATE_LEFT7_out[21]
    SLICE_X61Y122        LUT6 (Prop_lut6_I5_O)        0.124    21.402 r  si_ad_change_buffer[21]_i_4/O
                         net (fo=1, routed)           0.585    21.987    si_ad_change_buffer[21]_i_4_n_0
    SLICE_X61Y120        LUT6 (Prop_lut6_I5_O)        0.124    22.111 r  si_ad_change_buffer[21]_i_1/O
                         net (fo=1, routed)           0.000    22.111    si_ad_change_buffer[21]_i_1_n_0
    SLICE_X61Y120        FDRE                                         r  si_ad_change_buffer_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.538    22.728    clk_out1
    SLICE_X61Y120        FDRE                                         r  si_ad_change_buffer_reg[21]/C
                         clock pessimism             -0.507    22.220    
                         clock uncertainty           -0.173    22.047    
    SLICE_X61Y120        FDRE (Setup_fdre_C_D)        0.029    22.076    si_ad_change_buffer_reg[21]
  -------------------------------------------------------------------
                         required time                         22.076    
                         arrival time                         -22.111    
  -------------------------------------------------------------------
                         slack                                 -0.035    

Slack (VIOLATED) :        -0.005ns  (required time - arrival time)
  Source:                 si_ad_value_picture_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[133]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.771ns  (logic 6.975ns (28.158%)  route 17.796ns (71.842%))
  Logic Levels:           28  (CARRY4=8 LUT2=1 LUT3=1 LUT4=3 LUT5=4 LUT6=11)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.260ns = ( 22.740 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.678ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.648    -2.678    clk_out1
    SLICE_X86Y106        FDRE                                         r  si_ad_value_picture_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y106        FDRE (Prop_fdre_C_Q)         0.456    -2.222 r  si_ad_value_picture_reg[2]/Q
                         net (fo=17, routed)          1.115    -1.107    si_ad_value_picture_reg_n_0_[2]
    SLICE_X84Y107        LUT6 (Prop_lut6_I4_O)        0.124    -0.983 r  si_value_pixel[7]_i_35/O
                         net (fo=2, routed)           0.857    -0.125    si_value_pixel[7]_i_35_n_0
    SLICE_X85Y107        LUT6 (Prop_lut6_I0_O)        0.124    -0.001 r  si_value_pixel[7]_i_39/O
                         net (fo=1, routed)           0.000    -0.001    si_value_pixel[7]_i_39_n_0
    SLICE_X85Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.531 r  si_value_pixel_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000     0.531    si_value_pixel_reg[7]_i_20_n_0
    SLICE_X85Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.753 r  si_value_pixel_reg[11]_i_44/O[0]
                         net (fo=3, routed)           0.621     1.374    si_value_pixel_reg[11]_i_44_n_7
    SLICE_X86Y107        LUT4 (Prop_lut4_I2_O)        0.299     1.673 r  si_value_pixel[11]_i_47/O
                         net (fo=2, routed)           0.496     2.169    si_value_pixel[11]_i_47_n_0
    SLICE_X86Y107        LUT6 (Prop_lut6_I3_O)        0.124     2.293 r  si_value_pixel[11]_i_29/O
                         net (fo=2, routed)           0.509     2.802    si_value_pixel[11]_i_29_n_0
    SLICE_X87Y107        LUT5 (Prop_lut5_I0_O)        0.124     2.926 r  si_value_pixel[11]_i_33/O
                         net (fo=1, routed)           0.000     2.926    si_value_pixel[11]_i_33_n_0
    SLICE_X87Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.476 r  si_value_pixel_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000     3.476    si_value_pixel_reg[11]_i_25_n_0
    SLICE_X87Y108        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.789 r  si_value_pixel_reg[11]_i_26/O[3]
                         net (fo=11, routed)          0.876     4.665    si_value_pixel1[14]
    SLICE_X91Y108        LUT3 (Prop_lut3_I1_O)        0.306     4.971 f  si_ad_change_buffer[799]_i_1016/O
                         net (fo=2, routed)           0.668     5.638    si_ad_change_buffer[799]_i_1016_n_0
    SLICE_X90Y108        LUT5 (Prop_lut5_I1_O)        0.124     5.762 r  si_ad_change_buffer[799]_i_735/O
                         net (fo=2, routed)           0.741     6.503    si_ad_change_buffer[799]_i_735_n_0
    SLICE_X92Y106        LUT6 (Prop_lut6_I0_O)        0.124     6.627 r  si_ad_change_buffer[799]_i_739/O
                         net (fo=1, routed)           0.000     6.627    si_ad_change_buffer[799]_i_739_n_0
    SLICE_X92Y106        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.003 r  si_ad_change_buffer_reg[799]_i_392/CO[3]
                         net (fo=1, routed)           0.000     7.003    si_ad_change_buffer_reg[799]_i_392_n_0
    SLICE_X92Y107        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.326 r  si_ad_change_buffer_reg[799]_i_263/O[1]
                         net (fo=5, routed)           0.860     8.186    si_ad_change_buffer_reg[799]_i_263_n_6
    SLICE_X95Y107        LUT4 (Prop_lut4_I0_O)        0.306     8.492 r  si_ad_change_buffer[799]_i_1025/O
                         net (fo=1, routed)           0.000     8.492    si_ad_change_buffer[799]_i_1025_n_0
    SLICE_X95Y107        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.072 r  si_ad_change_buffer_reg[799]_i_747/O[2]
                         net (fo=1, routed)           0.450     9.521    si_ad_change_buffer_reg[799]_i_747_n_5
    SLICE_X99Y106        LUT2 (Prop_lut2_I1_O)        0.302     9.823 r  si_ad_change_buffer[799]_i_401/O
                         net (fo=1, routed)           0.000     9.823    si_ad_change_buffer[799]_i_401_n_0
    SLICE_X99Y106        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    10.071 r  si_ad_change_buffer_reg[799]_i_264/O[2]
                         net (fo=105, routed)         1.087    11.158    si_ad_change_buffer_reg[799]_i_264_n_5
    SLICE_X96Y107        LUT6 (Prop_lut6_I0_O)        0.302    11.460 r  si_ad_change_buffer[0]_i_124/O
                         net (fo=83, routed)          1.485    12.945    si_ad_change_buffer[0]_i_124_n_0
    SLICE_X98Y99         LUT6 (Prop_lut6_I2_O)        0.124    13.069 r  si_ad_change_buffer[789]_i_35/O
                         net (fo=128, routed)         1.463    14.532    si_ad_change_buffer[789]_i_35_n_0
    SLICE_X84Y92         LUT5 (Prop_lut5_I3_O)        0.124    14.656 r  si_ad_change_buffer[205]_i_33/O
                         net (fo=4, routed)           1.587    16.243    si_ad_change_buffer[205]_i_33_n_0
    SLICE_X75Y99         LUT6 (Prop_lut6_I1_O)        0.124    16.367 r  si_ad_change_buffer[141]_i_28/O
                         net (fo=4, routed)           1.394    17.761    si_ad_change_buffer[141]_i_28_n_0
    SLICE_X65Y101        LUT6 (Prop_lut6_I5_O)        0.124    17.885 r  si_ad_change_buffer[141]_i_25/O
                         net (fo=4, routed)           0.823    18.708    si_ad_change_buffer[141]_i_25_n_0
    SLICE_X55Y105        LUT6 (Prop_lut6_I3_O)        0.124    18.832 r  si_ad_change_buffer[133]_i_22/O
                         net (fo=4, routed)           0.603    19.435    si_ad_change_buffer[133]_i_22_n_0
    SLICE_X55Y107        LUT6 (Prop_lut6_I5_O)        0.124    19.559 r  si_ad_change_buffer[133]_i_17/O
                         net (fo=1, routed)           0.624    20.183    ROTATE_LEFT05_in[133]
    SLICE_X48Y107        LUT4 (Prop_lut4_I3_O)        0.124    20.307 r  si_ad_change_buffer[133]_i_10/O
                         net (fo=1, routed)           0.944    21.250    ROTATE_LEFT7_out[133]
    SLICE_X42Y109        LUT6 (Prop_lut6_I5_O)        0.124    21.374 r  si_ad_change_buffer[133]_i_4/O
                         net (fo=1, routed)           0.595    21.969    si_ad_change_buffer[133]_i_4_n_0
    SLICE_X47Y108        LUT5 (Prop_lut5_I4_O)        0.124    22.093 r  si_ad_change_buffer[133]_i_1/O
                         net (fo=1, routed)           0.000    22.093    si_ad_change_buffer[133]_i_1_n_0
    SLICE_X47Y108        FDRE                                         r  si_ad_change_buffer_reg[133]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.550    22.740    clk_out1
    SLICE_X47Y108        FDRE                                         r  si_ad_change_buffer_reg[133]/C
                         clock pessimism             -0.507    22.232    
                         clock uncertainty           -0.173    22.059    
    SLICE_X47Y108        FDRE (Setup_fdre_C_D)        0.029    22.088    si_ad_change_buffer_reg[133]
  -------------------------------------------------------------------
                         required time                         22.088    
                         arrival time                         -22.093    
  -------------------------------------------------------------------
                         slack                                 -0.005    

Slack (MET) :             0.027ns  (required time - arrival time)
  Source:                 si_ad_value_picture_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[217]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.902ns  (logic 7.433ns (29.849%)  route 17.469ns (70.151%))
  Logic Levels:           28  (CARRY4=8 LUT2=1 LUT3=1 LUT4=4 LUT5=4 LUT6=10)
  Clock Path Skew:        0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.098ns = ( 22.902 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.678ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.648    -2.678    clk_out1
    SLICE_X86Y106        FDRE                                         r  si_ad_value_picture_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y106        FDRE (Prop_fdre_C_Q)         0.456    -2.222 r  si_ad_value_picture_reg[2]/Q
                         net (fo=17, routed)          1.115    -1.107    si_ad_value_picture_reg_n_0_[2]
    SLICE_X84Y107        LUT6 (Prop_lut6_I4_O)        0.124    -0.983 r  si_value_pixel[7]_i_35/O
                         net (fo=2, routed)           0.857    -0.125    si_value_pixel[7]_i_35_n_0
    SLICE_X85Y107        LUT6 (Prop_lut6_I0_O)        0.124    -0.001 r  si_value_pixel[7]_i_39/O
                         net (fo=1, routed)           0.000    -0.001    si_value_pixel[7]_i_39_n_0
    SLICE_X85Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.531 r  si_value_pixel_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000     0.531    si_value_pixel_reg[7]_i_20_n_0
    SLICE_X85Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.753 r  si_value_pixel_reg[11]_i_44/O[0]
                         net (fo=3, routed)           0.621     1.374    si_value_pixel_reg[11]_i_44_n_7
    SLICE_X86Y107        LUT4 (Prop_lut4_I2_O)        0.299     1.673 r  si_value_pixel[11]_i_47/O
                         net (fo=2, routed)           0.496     2.169    si_value_pixel[11]_i_47_n_0
    SLICE_X86Y107        LUT6 (Prop_lut6_I3_O)        0.124     2.293 r  si_value_pixel[11]_i_29/O
                         net (fo=2, routed)           0.509     2.802    si_value_pixel[11]_i_29_n_0
    SLICE_X87Y107        LUT5 (Prop_lut5_I0_O)        0.124     2.926 r  si_value_pixel[11]_i_33/O
                         net (fo=1, routed)           0.000     2.926    si_value_pixel[11]_i_33_n_0
    SLICE_X87Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.476 r  si_value_pixel_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000     3.476    si_value_pixel_reg[11]_i_25_n_0
    SLICE_X87Y108        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.789 r  si_value_pixel_reg[11]_i_26/O[3]
                         net (fo=11, routed)          0.876     4.665    si_value_pixel1[14]
    SLICE_X91Y108        LUT3 (Prop_lut3_I1_O)        0.306     4.971 f  si_ad_change_buffer[799]_i_1016/O
                         net (fo=2, routed)           0.668     5.638    si_ad_change_buffer[799]_i_1016_n_0
    SLICE_X90Y108        LUT5 (Prop_lut5_I1_O)        0.124     5.762 r  si_ad_change_buffer[799]_i_735/O
                         net (fo=2, routed)           0.741     6.503    si_ad_change_buffer[799]_i_735_n_0
    SLICE_X92Y106        LUT6 (Prop_lut6_I0_O)        0.124     6.627 r  si_ad_change_buffer[799]_i_739/O
                         net (fo=1, routed)           0.000     6.627    si_ad_change_buffer[799]_i_739_n_0
    SLICE_X92Y106        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.003 r  si_ad_change_buffer_reg[799]_i_392/CO[3]
                         net (fo=1, routed)           0.000     7.003    si_ad_change_buffer_reg[799]_i_392_n_0
    SLICE_X92Y107        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.326 r  si_ad_change_buffer_reg[799]_i_263/O[1]
                         net (fo=5, routed)           0.860     8.186    si_ad_change_buffer_reg[799]_i_263_n_6
    SLICE_X95Y107        LUT4 (Prop_lut4_I0_O)        0.306     8.492 r  si_ad_change_buffer[799]_i_1025/O
                         net (fo=1, routed)           0.000     8.492    si_ad_change_buffer[799]_i_1025_n_0
    SLICE_X95Y107        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.072 r  si_ad_change_buffer_reg[799]_i_747/O[2]
                         net (fo=1, routed)           0.450     9.521    si_ad_change_buffer_reg[799]_i_747_n_5
    SLICE_X99Y106        LUT2 (Prop_lut2_I1_O)        0.302     9.823 r  si_ad_change_buffer[799]_i_401/O
                         net (fo=1, routed)           0.000     9.823    si_ad_change_buffer[799]_i_401_n_0
    SLICE_X99Y106        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    10.071 r  si_ad_change_buffer_reg[799]_i_264/O[2]
                         net (fo=105, routed)         0.930    11.001    si_ad_change_buffer_reg[799]_i_264_n_5
    SLICE_X97Y104        LUT6 (Prop_lut6_I5_O)        0.302    11.303 r  si_ad_change_buffer[0]_i_122/O
                         net (fo=67, routed)          1.397    12.700    si_ad_change_buffer[0]_i_122_n_0
    SLICE_X89Y105        LUT5 (Prop_lut5_I2_O)        0.152    12.852 r  si_ad_change_buffer[786]_i_40/O
                         net (fo=128, routed)         1.188    14.040    si_ad_change_buffer[786]_i_40_n_0
    SLICE_X89Y110        LUT4 (Prop_lut4_I1_O)        0.352    14.392 r  si_ad_change_buffer[386]_i_30/O
                         net (fo=4, routed)           1.902    16.295    si_ad_change_buffer[386]_i_30_n_0
    SLICE_X74Y100        LUT6 (Prop_lut6_I3_O)        0.326    16.621 r  si_ad_change_buffer[258]_i_34/O
                         net (fo=4, routed)           0.837    17.457    si_ad_change_buffer[258]_i_34_n_0
    SLICE_X75Y102        LUT6 (Prop_lut6_I3_O)        0.124    17.581 r  si_ad_change_buffer[226]_i_29/O
                         net (fo=4, routed)           1.712    19.293    si_ad_change_buffer[226]_i_29_n_0
    SLICE_X53Y93         LUT6 (Prop_lut6_I3_O)        0.124    19.417 r  si_ad_change_buffer[218]_i_24/O
                         net (fo=4, routed)           1.029    20.446    si_ad_change_buffer[218]_i_24_n_0
    SLICE_X56Y90         LUT6 (Prop_lut6_I1_O)        0.124    20.570 r  si_ad_change_buffer[217]_i_17/O
                         net (fo=1, routed)           0.315    20.885    ROTATE_LEFT05_in[217]
    SLICE_X52Y90         LUT4 (Prop_lut4_I3_O)        0.124    21.009 r  si_ad_change_buffer[217]_i_10/O
                         net (fo=1, routed)           0.566    21.575    ROTATE_LEFT7_out[217]
    SLICE_X51Y90         LUT6 (Prop_lut6_I5_O)        0.124    21.699 r  si_ad_change_buffer[217]_i_4/O
                         net (fo=1, routed)           0.401    22.100    si_ad_change_buffer[217]_i_4_n_0
    SLICE_X51Y89         LUT5 (Prop_lut5_I4_O)        0.124    22.224 r  si_ad_change_buffer[217]_i_1/O
                         net (fo=1, routed)           0.000    22.224    si_ad_change_buffer[217]_i_1_n_0
    SLICE_X51Y89         FDRE                                         r  si_ad_change_buffer_reg[217]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.713    22.902    clk_out1
    SLICE_X51Y89         FDRE                                         r  si_ad_change_buffer_reg[217]/C
                         clock pessimism             -0.507    22.395    
                         clock uncertainty           -0.173    22.222    
    SLICE_X51Y89         FDRE (Setup_fdre_C_D)        0.029    22.251    si_ad_change_buffer_reg[217]
  -------------------------------------------------------------------
                         required time                         22.251    
                         arrival time                         -22.224    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.096ns  (required time - arrival time)
  Source:                 si_ad_value_picture_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[67]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.667ns  (logic 6.975ns (28.277%)  route 17.692ns (71.723%))
  Logic Levels:           28  (CARRY4=8 LUT2=2 LUT3=1 LUT4=2 LUT5=3 LUT6=12)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.264ns = ( 22.736 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.678ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.648    -2.678    clk_out1
    SLICE_X86Y106        FDRE                                         r  si_ad_value_picture_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y106        FDRE (Prop_fdre_C_Q)         0.456    -2.222 r  si_ad_value_picture_reg[2]/Q
                         net (fo=17, routed)          1.115    -1.107    si_ad_value_picture_reg_n_0_[2]
    SLICE_X84Y107        LUT6 (Prop_lut6_I4_O)        0.124    -0.983 r  si_value_pixel[7]_i_35/O
                         net (fo=2, routed)           0.857    -0.125    si_value_pixel[7]_i_35_n_0
    SLICE_X85Y107        LUT6 (Prop_lut6_I0_O)        0.124    -0.001 r  si_value_pixel[7]_i_39/O
                         net (fo=1, routed)           0.000    -0.001    si_value_pixel[7]_i_39_n_0
    SLICE_X85Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.531 r  si_value_pixel_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000     0.531    si_value_pixel_reg[7]_i_20_n_0
    SLICE_X85Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.753 r  si_value_pixel_reg[11]_i_44/O[0]
                         net (fo=3, routed)           0.621     1.374    si_value_pixel_reg[11]_i_44_n_7
    SLICE_X86Y107        LUT4 (Prop_lut4_I2_O)        0.299     1.673 r  si_value_pixel[11]_i_47/O
                         net (fo=2, routed)           0.496     2.169    si_value_pixel[11]_i_47_n_0
    SLICE_X86Y107        LUT6 (Prop_lut6_I3_O)        0.124     2.293 r  si_value_pixel[11]_i_29/O
                         net (fo=2, routed)           0.509     2.802    si_value_pixel[11]_i_29_n_0
    SLICE_X87Y107        LUT5 (Prop_lut5_I0_O)        0.124     2.926 r  si_value_pixel[11]_i_33/O
                         net (fo=1, routed)           0.000     2.926    si_value_pixel[11]_i_33_n_0
    SLICE_X87Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.476 r  si_value_pixel_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000     3.476    si_value_pixel_reg[11]_i_25_n_0
    SLICE_X87Y108        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.789 r  si_value_pixel_reg[11]_i_26/O[3]
                         net (fo=11, routed)          0.876     4.665    si_value_pixel1[14]
    SLICE_X91Y108        LUT3 (Prop_lut3_I1_O)        0.306     4.971 f  si_ad_change_buffer[799]_i_1016/O
                         net (fo=2, routed)           0.668     5.638    si_ad_change_buffer[799]_i_1016_n_0
    SLICE_X90Y108        LUT5 (Prop_lut5_I1_O)        0.124     5.762 r  si_ad_change_buffer[799]_i_735/O
                         net (fo=2, routed)           0.741     6.503    si_ad_change_buffer[799]_i_735_n_0
    SLICE_X92Y106        LUT6 (Prop_lut6_I0_O)        0.124     6.627 r  si_ad_change_buffer[799]_i_739/O
                         net (fo=1, routed)           0.000     6.627    si_ad_change_buffer[799]_i_739_n_0
    SLICE_X92Y106        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.003 r  si_ad_change_buffer_reg[799]_i_392/CO[3]
                         net (fo=1, routed)           0.000     7.003    si_ad_change_buffer_reg[799]_i_392_n_0
    SLICE_X92Y107        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.326 r  si_ad_change_buffer_reg[799]_i_263/O[1]
                         net (fo=5, routed)           0.860     8.186    si_ad_change_buffer_reg[799]_i_263_n_6
    SLICE_X95Y107        LUT4 (Prop_lut4_I0_O)        0.306     8.492 r  si_ad_change_buffer[799]_i_1025/O
                         net (fo=1, routed)           0.000     8.492    si_ad_change_buffer[799]_i_1025_n_0
    SLICE_X95Y107        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.072 r  si_ad_change_buffer_reg[799]_i_747/O[2]
                         net (fo=1, routed)           0.450     9.521    si_ad_change_buffer_reg[799]_i_747_n_5
    SLICE_X99Y106        LUT2 (Prop_lut2_I1_O)        0.302     9.823 r  si_ad_change_buffer[799]_i_401/O
                         net (fo=1, routed)           0.000     9.823    si_ad_change_buffer[799]_i_401_n_0
    SLICE_X99Y106        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    10.071 r  si_ad_change_buffer_reg[799]_i_264/O[2]
                         net (fo=105, routed)         1.087    11.158    si_ad_change_buffer_reg[799]_i_264_n_5
    SLICE_X96Y107        LUT6 (Prop_lut6_I0_O)        0.302    11.460 r  si_ad_change_buffer[0]_i_124/O
                         net (fo=83, routed)          1.485    12.945    si_ad_change_buffer[0]_i_124_n_0
    SLICE_X98Y99         LUT6 (Prop_lut6_I2_O)        0.124    13.069 r  si_ad_change_buffer[789]_i_35/O
                         net (fo=128, routed)         1.463    14.532    si_ad_change_buffer[789]_i_35_n_0
    SLICE_X84Y92         LUT5 (Prop_lut5_I3_O)        0.124    14.656 r  si_ad_change_buffer[205]_i_33/O
                         net (fo=4, routed)           1.247    15.903    si_ad_change_buffer[205]_i_33_n_0
    SLICE_X74Y98         LUT6 (Prop_lut6_I3_O)        0.124    16.027 r  si_ad_change_buffer[77]_i_35/O
                         net (fo=4, routed)           1.126    17.154    si_ad_change_buffer[77]_i_35_n_0
    SLICE_X69Y101        LUT6 (Prop_lut6_I5_O)        0.124    17.278 r  si_ad_change_buffer[77]_i_31/O
                         net (fo=4, routed)           1.028    18.305    si_ad_change_buffer[77]_i_31_n_0
    SLICE_X71Y106        LUT6 (Prop_lut6_I3_O)        0.124    18.429 r  si_ad_change_buffer[69]_i_24/O
                         net (fo=4, routed)           1.434    19.863    si_ad_change_buffer[69]_i_24_n_0
    SLICE_X58Y113        LUT6 (Prop_lut6_I3_O)        0.124    19.987 r  si_ad_change_buffer[67]_i_17/O
                         net (fo=1, routed)           0.601    20.588    ROTATE_LEFT05_in[67]
    SLICE_X55Y116        LUT2 (Prop_lut2_I1_O)        0.124    20.712 r  si_ad_change_buffer[67]_i_10/O
                         net (fo=1, routed)           0.733    21.445    ROTATE_LEFT7_out[67]
    SLICE_X49Y116        LUT6 (Prop_lut6_I5_O)        0.124    21.569 r  si_ad_change_buffer[67]_i_4/O
                         net (fo=1, routed)           0.296    21.865    si_ad_change_buffer[67]_i_4_n_0
    SLICE_X49Y114        LUT6 (Prop_lut6_I5_O)        0.124    21.989 r  si_ad_change_buffer[67]_i_1/O
                         net (fo=1, routed)           0.000    21.989    si_ad_change_buffer[67]_i_1_n_0
    SLICE_X49Y114        FDRE                                         r  si_ad_change_buffer_reg[67]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.546    22.736    clk_out1
    SLICE_X49Y114        FDRE                                         r  si_ad_change_buffer_reg[67]/C
                         clock pessimism             -0.507    22.228    
                         clock uncertainty           -0.173    22.055    
    SLICE_X49Y114        FDRE (Setup_fdre_C_D)        0.029    22.084    si_ad_change_buffer_reg[67]
  -------------------------------------------------------------------
                         required time                         22.084    
                         arrival time                         -21.989    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.156ns  (required time - arrival time)
  Source:                 si_ad_value_picture_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[211]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.775ns  (logic 7.433ns (30.002%)  route 17.342ns (69.998%))
  Logic Levels:           28  (CARRY4=8 LUT2=1 LUT3=1 LUT4=4 LUT5=4 LUT6=10)
  Clock Path Skew:        0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.096ns = ( 22.904 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.678ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.648    -2.678    clk_out1
    SLICE_X86Y106        FDRE                                         r  si_ad_value_picture_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y106        FDRE (Prop_fdre_C_Q)         0.456    -2.222 r  si_ad_value_picture_reg[2]/Q
                         net (fo=17, routed)          1.115    -1.107    si_ad_value_picture_reg_n_0_[2]
    SLICE_X84Y107        LUT6 (Prop_lut6_I4_O)        0.124    -0.983 r  si_value_pixel[7]_i_35/O
                         net (fo=2, routed)           0.857    -0.125    si_value_pixel[7]_i_35_n_0
    SLICE_X85Y107        LUT6 (Prop_lut6_I0_O)        0.124    -0.001 r  si_value_pixel[7]_i_39/O
                         net (fo=1, routed)           0.000    -0.001    si_value_pixel[7]_i_39_n_0
    SLICE_X85Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.531 r  si_value_pixel_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000     0.531    si_value_pixel_reg[7]_i_20_n_0
    SLICE_X85Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.753 r  si_value_pixel_reg[11]_i_44/O[0]
                         net (fo=3, routed)           0.621     1.374    si_value_pixel_reg[11]_i_44_n_7
    SLICE_X86Y107        LUT4 (Prop_lut4_I2_O)        0.299     1.673 r  si_value_pixel[11]_i_47/O
                         net (fo=2, routed)           0.496     2.169    si_value_pixel[11]_i_47_n_0
    SLICE_X86Y107        LUT6 (Prop_lut6_I3_O)        0.124     2.293 r  si_value_pixel[11]_i_29/O
                         net (fo=2, routed)           0.509     2.802    si_value_pixel[11]_i_29_n_0
    SLICE_X87Y107        LUT5 (Prop_lut5_I0_O)        0.124     2.926 r  si_value_pixel[11]_i_33/O
                         net (fo=1, routed)           0.000     2.926    si_value_pixel[11]_i_33_n_0
    SLICE_X87Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.476 r  si_value_pixel_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000     3.476    si_value_pixel_reg[11]_i_25_n_0
    SLICE_X87Y108        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.789 r  si_value_pixel_reg[11]_i_26/O[3]
                         net (fo=11, routed)          0.876     4.665    si_value_pixel1[14]
    SLICE_X91Y108        LUT3 (Prop_lut3_I1_O)        0.306     4.971 f  si_ad_change_buffer[799]_i_1016/O
                         net (fo=2, routed)           0.668     5.638    si_ad_change_buffer[799]_i_1016_n_0
    SLICE_X90Y108        LUT5 (Prop_lut5_I1_O)        0.124     5.762 r  si_ad_change_buffer[799]_i_735/O
                         net (fo=2, routed)           0.741     6.503    si_ad_change_buffer[799]_i_735_n_0
    SLICE_X92Y106        LUT6 (Prop_lut6_I0_O)        0.124     6.627 r  si_ad_change_buffer[799]_i_739/O
                         net (fo=1, routed)           0.000     6.627    si_ad_change_buffer[799]_i_739_n_0
    SLICE_X92Y106        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.003 r  si_ad_change_buffer_reg[799]_i_392/CO[3]
                         net (fo=1, routed)           0.000     7.003    si_ad_change_buffer_reg[799]_i_392_n_0
    SLICE_X92Y107        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.326 r  si_ad_change_buffer_reg[799]_i_263/O[1]
                         net (fo=5, routed)           0.860     8.186    si_ad_change_buffer_reg[799]_i_263_n_6
    SLICE_X95Y107        LUT4 (Prop_lut4_I0_O)        0.306     8.492 r  si_ad_change_buffer[799]_i_1025/O
                         net (fo=1, routed)           0.000     8.492    si_ad_change_buffer[799]_i_1025_n_0
    SLICE_X95Y107        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.072 r  si_ad_change_buffer_reg[799]_i_747/O[2]
                         net (fo=1, routed)           0.450     9.521    si_ad_change_buffer_reg[799]_i_747_n_5
    SLICE_X99Y106        LUT2 (Prop_lut2_I1_O)        0.302     9.823 r  si_ad_change_buffer[799]_i_401/O
                         net (fo=1, routed)           0.000     9.823    si_ad_change_buffer[799]_i_401_n_0
    SLICE_X99Y106        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    10.071 r  si_ad_change_buffer_reg[799]_i_264/O[2]
                         net (fo=105, routed)         0.930    11.001    si_ad_change_buffer_reg[799]_i_264_n_5
    SLICE_X97Y104        LUT6 (Prop_lut6_I5_O)        0.302    11.303 r  si_ad_change_buffer[0]_i_122/O
                         net (fo=67, routed)          1.397    12.700    si_ad_change_buffer[0]_i_122_n_0
    SLICE_X89Y105        LUT5 (Prop_lut5_I2_O)        0.152    12.852 r  si_ad_change_buffer[786]_i_40/O
                         net (fo=128, routed)         1.188    14.040    si_ad_change_buffer[786]_i_40_n_0
    SLICE_X89Y110        LUT4 (Prop_lut4_I1_O)        0.352    14.392 r  si_ad_change_buffer[386]_i_30/O
                         net (fo=4, routed)           1.902    16.295    si_ad_change_buffer[386]_i_30_n_0
    SLICE_X74Y100        LUT6 (Prop_lut6_I3_O)        0.326    16.621 r  si_ad_change_buffer[258]_i_34/O
                         net (fo=4, routed)           0.837    17.457    si_ad_change_buffer[258]_i_34_n_0
    SLICE_X75Y102        LUT6 (Prop_lut6_I3_O)        0.124    17.581 r  si_ad_change_buffer[226]_i_29/O
                         net (fo=4, routed)           1.387    18.968    si_ad_change_buffer[226]_i_29_n_0
    SLICE_X61Y98         LUT6 (Prop_lut6_I0_O)        0.124    19.092 r  si_ad_change_buffer[214]_i_24/O
                         net (fo=4, routed)           1.221    20.313    si_ad_change_buffer[214]_i_24_n_0
    SLICE_X52Y94         LUT6 (Prop_lut6_I0_O)        0.124    20.437 r  si_ad_change_buffer[211]_i_17/O
                         net (fo=1, routed)           0.427    20.865    ROTATE_LEFT05_in[211]
    SLICE_X50Y93         LUT4 (Prop_lut4_I3_O)        0.124    20.989 r  si_ad_change_buffer[211]_i_10/O
                         net (fo=1, routed)           0.416    21.404    ROTATE_LEFT7_out[211]
    SLICE_X49Y93         LUT6 (Prop_lut6_I5_O)        0.124    21.528 r  si_ad_change_buffer[211]_i_4/O
                         net (fo=1, routed)           0.445    21.973    si_ad_change_buffer[211]_i_4_n_0
    SLICE_X49Y91         LUT5 (Prop_lut5_I4_O)        0.124    22.097 r  si_ad_change_buffer[211]_i_1/O
                         net (fo=1, routed)           0.000    22.097    si_ad_change_buffer[211]_i_1_n_0
    SLICE_X49Y91         FDRE                                         r  si_ad_change_buffer_reg[211]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.715    22.904    clk_out1
    SLICE_X49Y91         FDRE                                         r  si_ad_change_buffer_reg[211]/C
                         clock pessimism             -0.507    22.397    
                         clock uncertainty           -0.173    22.224    
    SLICE_X49Y91         FDRE (Setup_fdre_C_D)        0.029    22.253    si_ad_change_buffer_reg[211]
  -------------------------------------------------------------------
                         required time                         22.253    
                         arrival time                         -22.097    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.162ns  (required time - arrival time)
  Source:                 si_ad_value_picture_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[235]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.766ns  (logic 7.433ns (30.013%)  route 17.333ns (69.987%))
  Logic Levels:           28  (CARRY4=8 LUT2=1 LUT3=1 LUT4=4 LUT5=4 LUT6=10)
  Clock Path Skew:        0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.099ns = ( 22.901 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.678ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.648    -2.678    clk_out1
    SLICE_X86Y106        FDRE                                         r  si_ad_value_picture_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y106        FDRE (Prop_fdre_C_Q)         0.456    -2.222 r  si_ad_value_picture_reg[2]/Q
                         net (fo=17, routed)          1.115    -1.107    si_ad_value_picture_reg_n_0_[2]
    SLICE_X84Y107        LUT6 (Prop_lut6_I4_O)        0.124    -0.983 r  si_value_pixel[7]_i_35/O
                         net (fo=2, routed)           0.857    -0.125    si_value_pixel[7]_i_35_n_0
    SLICE_X85Y107        LUT6 (Prop_lut6_I0_O)        0.124    -0.001 r  si_value_pixel[7]_i_39/O
                         net (fo=1, routed)           0.000    -0.001    si_value_pixel[7]_i_39_n_0
    SLICE_X85Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.531 r  si_value_pixel_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000     0.531    si_value_pixel_reg[7]_i_20_n_0
    SLICE_X85Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.753 r  si_value_pixel_reg[11]_i_44/O[0]
                         net (fo=3, routed)           0.621     1.374    si_value_pixel_reg[11]_i_44_n_7
    SLICE_X86Y107        LUT4 (Prop_lut4_I2_O)        0.299     1.673 r  si_value_pixel[11]_i_47/O
                         net (fo=2, routed)           0.496     2.169    si_value_pixel[11]_i_47_n_0
    SLICE_X86Y107        LUT6 (Prop_lut6_I3_O)        0.124     2.293 r  si_value_pixel[11]_i_29/O
                         net (fo=2, routed)           0.509     2.802    si_value_pixel[11]_i_29_n_0
    SLICE_X87Y107        LUT5 (Prop_lut5_I0_O)        0.124     2.926 r  si_value_pixel[11]_i_33/O
                         net (fo=1, routed)           0.000     2.926    si_value_pixel[11]_i_33_n_0
    SLICE_X87Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.476 r  si_value_pixel_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000     3.476    si_value_pixel_reg[11]_i_25_n_0
    SLICE_X87Y108        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.789 r  si_value_pixel_reg[11]_i_26/O[3]
                         net (fo=11, routed)          0.876     4.665    si_value_pixel1[14]
    SLICE_X91Y108        LUT3 (Prop_lut3_I1_O)        0.306     4.971 f  si_ad_change_buffer[799]_i_1016/O
                         net (fo=2, routed)           0.668     5.638    si_ad_change_buffer[799]_i_1016_n_0
    SLICE_X90Y108        LUT5 (Prop_lut5_I1_O)        0.124     5.762 r  si_ad_change_buffer[799]_i_735/O
                         net (fo=2, routed)           0.741     6.503    si_ad_change_buffer[799]_i_735_n_0
    SLICE_X92Y106        LUT6 (Prop_lut6_I0_O)        0.124     6.627 r  si_ad_change_buffer[799]_i_739/O
                         net (fo=1, routed)           0.000     6.627    si_ad_change_buffer[799]_i_739_n_0
    SLICE_X92Y106        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.003 r  si_ad_change_buffer_reg[799]_i_392/CO[3]
                         net (fo=1, routed)           0.000     7.003    si_ad_change_buffer_reg[799]_i_392_n_0
    SLICE_X92Y107        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.326 r  si_ad_change_buffer_reg[799]_i_263/O[1]
                         net (fo=5, routed)           0.860     8.186    si_ad_change_buffer_reg[799]_i_263_n_6
    SLICE_X95Y107        LUT4 (Prop_lut4_I0_O)        0.306     8.492 r  si_ad_change_buffer[799]_i_1025/O
                         net (fo=1, routed)           0.000     8.492    si_ad_change_buffer[799]_i_1025_n_0
    SLICE_X95Y107        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.072 r  si_ad_change_buffer_reg[799]_i_747/O[2]
                         net (fo=1, routed)           0.450     9.521    si_ad_change_buffer_reg[799]_i_747_n_5
    SLICE_X99Y106        LUT2 (Prop_lut2_I1_O)        0.302     9.823 r  si_ad_change_buffer[799]_i_401/O
                         net (fo=1, routed)           0.000     9.823    si_ad_change_buffer[799]_i_401_n_0
    SLICE_X99Y106        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    10.071 r  si_ad_change_buffer_reg[799]_i_264/O[2]
                         net (fo=105, routed)         0.930    11.001    si_ad_change_buffer_reg[799]_i_264_n_5
    SLICE_X97Y104        LUT6 (Prop_lut6_I5_O)        0.302    11.303 r  si_ad_change_buffer[0]_i_122/O
                         net (fo=67, routed)          1.397    12.700    si_ad_change_buffer[0]_i_122_n_0
    SLICE_X89Y105        LUT5 (Prop_lut5_I2_O)        0.152    12.852 r  si_ad_change_buffer[786]_i_40/O
                         net (fo=128, routed)         1.188    14.040    si_ad_change_buffer[786]_i_40_n_0
    SLICE_X89Y110        LUT4 (Prop_lut4_I1_O)        0.352    14.392 r  si_ad_change_buffer[386]_i_30/O
                         net (fo=4, routed)           1.902    16.295    si_ad_change_buffer[386]_i_30_n_0
    SLICE_X74Y100        LUT6 (Prop_lut6_I3_O)        0.326    16.621 r  si_ad_change_buffer[258]_i_34/O
                         net (fo=4, routed)           0.862    17.482    si_ad_change_buffer[258]_i_34_n_0
    SLICE_X70Y101        LUT6 (Prop_lut6_I1_O)        0.124    17.606 r  si_ad_change_buffer[242]_i_30/O
                         net (fo=4, routed)           0.924    18.531    si_ad_change_buffer[242]_i_30_n_0
    SLICE_X64Y100        LUT6 (Prop_lut6_I1_O)        0.124    18.655 r  si_ad_change_buffer[238]_i_24/O
                         net (fo=4, routed)           1.271    19.925    si_ad_change_buffer[238]_i_24_n_0
    SLICE_X59Y92         LUT6 (Prop_lut6_I0_O)        0.124    20.049 r  si_ad_change_buffer[235]_i_17/O
                         net (fo=1, routed)           0.615    20.665    ROTATE_LEFT05_in[235]
    SLICE_X57Y92         LUT4 (Prop_lut4_I3_O)        0.124    20.789 r  si_ad_change_buffer[235]_i_10/O
                         net (fo=1, routed)           0.594    21.383    ROTATE_LEFT7_out[235]
    SLICE_X57Y90         LUT6 (Prop_lut6_I5_O)        0.124    21.507 r  si_ad_change_buffer[235]_i_4/O
                         net (fo=1, routed)           0.457    21.964    si_ad_change_buffer[235]_i_4_n_0
    SLICE_X59Y90         LUT5 (Prop_lut5_I4_O)        0.124    22.088 r  si_ad_change_buffer[235]_i_1/O
                         net (fo=1, routed)           0.000    22.088    si_ad_change_buffer[235]_i_1_n_0
    SLICE_X59Y90         FDRE                                         r  si_ad_change_buffer_reg[235]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.712    22.901    clk_out1
    SLICE_X59Y90         FDRE                                         r  si_ad_change_buffer_reg[235]/C
                         clock pessimism             -0.507    22.394    
                         clock uncertainty           -0.173    22.221    
    SLICE_X59Y90         FDRE (Setup_fdre_C_D)        0.029    22.250    si_ad_change_buffer_reg[235]
  -------------------------------------------------------------------
                         required time                         22.250    
                         arrival time                         -22.088    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.181ns  (required time - arrival time)
  Source:                 si_ad_value_picture_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[704]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.805ns  (logic 7.313ns (29.482%)  route 17.492ns (70.518%))
  Logic Levels:           27  (CARRY4=8 LUT2=2 LUT3=2 LUT4=2 LUT5=4 LUT6=9)
  Clock Path Skew:        0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.088ns = ( 22.912 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.678ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.648    -2.678    clk_out1
    SLICE_X86Y106        FDRE                                         r  si_ad_value_picture_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y106        FDRE (Prop_fdre_C_Q)         0.456    -2.222 r  si_ad_value_picture_reg[2]/Q
                         net (fo=17, routed)          1.115    -1.107    si_ad_value_picture_reg_n_0_[2]
    SLICE_X84Y107        LUT6 (Prop_lut6_I4_O)        0.124    -0.983 r  si_value_pixel[7]_i_35/O
                         net (fo=2, routed)           0.857    -0.125    si_value_pixel[7]_i_35_n_0
    SLICE_X85Y107        LUT6 (Prop_lut6_I0_O)        0.124    -0.001 r  si_value_pixel[7]_i_39/O
                         net (fo=1, routed)           0.000    -0.001    si_value_pixel[7]_i_39_n_0
    SLICE_X85Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.531 r  si_value_pixel_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000     0.531    si_value_pixel_reg[7]_i_20_n_0
    SLICE_X85Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.753 r  si_value_pixel_reg[11]_i_44/O[0]
                         net (fo=3, routed)           0.621     1.374    si_value_pixel_reg[11]_i_44_n_7
    SLICE_X86Y107        LUT4 (Prop_lut4_I2_O)        0.299     1.673 r  si_value_pixel[11]_i_47/O
                         net (fo=2, routed)           0.496     2.169    si_value_pixel[11]_i_47_n_0
    SLICE_X86Y107        LUT6 (Prop_lut6_I3_O)        0.124     2.293 r  si_value_pixel[11]_i_29/O
                         net (fo=2, routed)           0.509     2.802    si_value_pixel[11]_i_29_n_0
    SLICE_X87Y107        LUT5 (Prop_lut5_I0_O)        0.124     2.926 r  si_value_pixel[11]_i_33/O
                         net (fo=1, routed)           0.000     2.926    si_value_pixel[11]_i_33_n_0
    SLICE_X87Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.476 r  si_value_pixel_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000     3.476    si_value_pixel_reg[11]_i_25_n_0
    SLICE_X87Y108        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.789 r  si_value_pixel_reg[11]_i_26/O[3]
                         net (fo=11, routed)          0.876     4.665    si_value_pixel1[14]
    SLICE_X91Y108        LUT3 (Prop_lut3_I1_O)        0.306     4.971 f  si_ad_change_buffer[799]_i_1016/O
                         net (fo=2, routed)           0.668     5.638    si_ad_change_buffer[799]_i_1016_n_0
    SLICE_X90Y108        LUT5 (Prop_lut5_I1_O)        0.124     5.762 r  si_ad_change_buffer[799]_i_735/O
                         net (fo=2, routed)           0.741     6.503    si_ad_change_buffer[799]_i_735_n_0
    SLICE_X92Y106        LUT6 (Prop_lut6_I0_O)        0.124     6.627 r  si_ad_change_buffer[799]_i_739/O
                         net (fo=1, routed)           0.000     6.627    si_ad_change_buffer[799]_i_739_n_0
    SLICE_X92Y106        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.003 r  si_ad_change_buffer_reg[799]_i_392/CO[3]
                         net (fo=1, routed)           0.000     7.003    si_ad_change_buffer_reg[799]_i_392_n_0
    SLICE_X92Y107        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.326 r  si_ad_change_buffer_reg[799]_i_263/O[1]
                         net (fo=5, routed)           0.860     8.186    si_ad_change_buffer_reg[799]_i_263_n_6
    SLICE_X95Y107        LUT4 (Prop_lut4_I0_O)        0.306     8.492 r  si_ad_change_buffer[799]_i_1025/O
                         net (fo=1, routed)           0.000     8.492    si_ad_change_buffer[799]_i_1025_n_0
    SLICE_X95Y107        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.072 r  si_ad_change_buffer_reg[799]_i_747/O[2]
                         net (fo=1, routed)           0.450     9.521    si_ad_change_buffer_reg[799]_i_747_n_5
    SLICE_X99Y106        LUT2 (Prop_lut2_I1_O)        0.302     9.823 r  si_ad_change_buffer[799]_i_401/O
                         net (fo=1, routed)           0.000     9.823    si_ad_change_buffer[799]_i_401_n_0
    SLICE_X99Y106        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    10.071 r  si_ad_change_buffer_reg[799]_i_264/O[2]
                         net (fo=105, routed)         1.087    11.158    si_ad_change_buffer_reg[799]_i_264_n_5
    SLICE_X96Y107        LUT6 (Prop_lut6_I0_O)        0.302    11.460 r  si_ad_change_buffer[0]_i_124/O
                         net (fo=83, routed)          1.865    13.325    si_ad_change_buffer[0]_i_124_n_0
    SLICE_X79Y109        LUT3 (Prop_lut3_I2_O)        0.150    13.475 f  si_ad_change_buffer[793]_i_31/O
                         net (fo=108, routed)         2.887    16.362    si_ad_change_buffer[793]_i_31_n_0
    SLICE_X120Y95        LUT5 (Prop_lut5_I4_O)        0.326    16.688 r  si_ad_change_buffer[755]_i_36/O
                         net (fo=4, routed)           1.210    17.898    si_ad_change_buffer[755]_i_36_n_0
    SLICE_X126Y82        LUT6 (Prop_lut6_I0_O)        0.124    18.022 r  si_ad_change_buffer[707]_i_28/O
                         net (fo=4, routed)           0.803    18.825    si_ad_change_buffer[707]_i_28_n_0
    SLICE_X127Y80        LUT6 (Prop_lut6_I4_O)        0.124    18.949 r  si_ad_change_buffer[707]_i_23/O
                         net (fo=4, routed)           0.652    19.602    si_ad_change_buffer[707]_i_23_n_0
    SLICE_X128Y79        LUT6 (Prop_lut6_I0_O)        0.124    19.726 r  si_ad_change_buffer[704]_i_17/O
                         net (fo=1, routed)           0.791    20.517    ROTATE_LEFT05_in[704]
    SLICE_X130Y78        LUT2 (Prop_lut2_I1_O)        0.150    20.667 r  si_ad_change_buffer[704]_i_10/O
                         net (fo=1, routed)           0.650    21.317    ROTATE_LEFT7_out[704]
    SLICE_X133Y78        LUT6 (Prop_lut6_I5_O)        0.332    21.649 r  si_ad_change_buffer[704]_i_4/O
                         net (fo=1, routed)           0.354    22.004    si_ad_change_buffer[704]_i_4_n_0
    SLICE_X132Y78        LUT5 (Prop_lut5_I4_O)        0.124    22.128 r  si_ad_change_buffer[704]_i_1/O
                         net (fo=1, routed)           0.000    22.128    si_ad_change_buffer[704]_i_1_n_0
    SLICE_X132Y78        FDRE                                         r  si_ad_change_buffer_reg[704]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.723    22.912    clk_out1
    SLICE_X132Y78        FDRE                                         r  si_ad_change_buffer_reg[704]/C
                         clock pessimism             -0.507    22.405    
                         clock uncertainty           -0.173    22.232    
    SLICE_X132Y78        FDRE (Setup_fdre_C_D)        0.077    22.309    si_ad_change_buffer_reg[704]
  -------------------------------------------------------------------
                         required time                         22.309    
                         arrival time                         -22.128    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.191ns  (required time - arrival time)
  Source:                 si_ad_value_picture_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[138]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.625ns  (logic 6.975ns (28.325%)  route 17.650ns (71.675%))
  Logic Levels:           28  (CARRY4=8 LUT2=1 LUT3=1 LUT4=3 LUT5=4 LUT6=11)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.260ns = ( 22.740 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.678ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.648    -2.678    clk_out1
    SLICE_X86Y106        FDRE                                         r  si_ad_value_picture_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y106        FDRE (Prop_fdre_C_Q)         0.456    -2.222 r  si_ad_value_picture_reg[2]/Q
                         net (fo=17, routed)          1.115    -1.107    si_ad_value_picture_reg_n_0_[2]
    SLICE_X84Y107        LUT6 (Prop_lut6_I4_O)        0.124    -0.983 r  si_value_pixel[7]_i_35/O
                         net (fo=2, routed)           0.857    -0.125    si_value_pixel[7]_i_35_n_0
    SLICE_X85Y107        LUT6 (Prop_lut6_I0_O)        0.124    -0.001 r  si_value_pixel[7]_i_39/O
                         net (fo=1, routed)           0.000    -0.001    si_value_pixel[7]_i_39_n_0
    SLICE_X85Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.531 r  si_value_pixel_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000     0.531    si_value_pixel_reg[7]_i_20_n_0
    SLICE_X85Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.753 r  si_value_pixel_reg[11]_i_44/O[0]
                         net (fo=3, routed)           0.621     1.374    si_value_pixel_reg[11]_i_44_n_7
    SLICE_X86Y107        LUT4 (Prop_lut4_I2_O)        0.299     1.673 r  si_value_pixel[11]_i_47/O
                         net (fo=2, routed)           0.496     2.169    si_value_pixel[11]_i_47_n_0
    SLICE_X86Y107        LUT6 (Prop_lut6_I3_O)        0.124     2.293 r  si_value_pixel[11]_i_29/O
                         net (fo=2, routed)           0.509     2.802    si_value_pixel[11]_i_29_n_0
    SLICE_X87Y107        LUT5 (Prop_lut5_I0_O)        0.124     2.926 r  si_value_pixel[11]_i_33/O
                         net (fo=1, routed)           0.000     2.926    si_value_pixel[11]_i_33_n_0
    SLICE_X87Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.476 r  si_value_pixel_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000     3.476    si_value_pixel_reg[11]_i_25_n_0
    SLICE_X87Y108        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.789 r  si_value_pixel_reg[11]_i_26/O[3]
                         net (fo=11, routed)          0.876     4.665    si_value_pixel1[14]
    SLICE_X91Y108        LUT3 (Prop_lut3_I1_O)        0.306     4.971 f  si_ad_change_buffer[799]_i_1016/O
                         net (fo=2, routed)           0.668     5.638    si_ad_change_buffer[799]_i_1016_n_0
    SLICE_X90Y108        LUT5 (Prop_lut5_I1_O)        0.124     5.762 r  si_ad_change_buffer[799]_i_735/O
                         net (fo=2, routed)           0.741     6.503    si_ad_change_buffer[799]_i_735_n_0
    SLICE_X92Y106        LUT6 (Prop_lut6_I0_O)        0.124     6.627 r  si_ad_change_buffer[799]_i_739/O
                         net (fo=1, routed)           0.000     6.627    si_ad_change_buffer[799]_i_739_n_0
    SLICE_X92Y106        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.003 r  si_ad_change_buffer_reg[799]_i_392/CO[3]
                         net (fo=1, routed)           0.000     7.003    si_ad_change_buffer_reg[799]_i_392_n_0
    SLICE_X92Y107        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.326 r  si_ad_change_buffer_reg[799]_i_263/O[1]
                         net (fo=5, routed)           0.860     8.186    si_ad_change_buffer_reg[799]_i_263_n_6
    SLICE_X95Y107        LUT4 (Prop_lut4_I0_O)        0.306     8.492 r  si_ad_change_buffer[799]_i_1025/O
                         net (fo=1, routed)           0.000     8.492    si_ad_change_buffer[799]_i_1025_n_0
    SLICE_X95Y107        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.072 r  si_ad_change_buffer_reg[799]_i_747/O[2]
                         net (fo=1, routed)           0.450     9.521    si_ad_change_buffer_reg[799]_i_747_n_5
    SLICE_X99Y106        LUT2 (Prop_lut2_I1_O)        0.302     9.823 r  si_ad_change_buffer[799]_i_401/O
                         net (fo=1, routed)           0.000     9.823    si_ad_change_buffer[799]_i_401_n_0
    SLICE_X99Y106        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    10.071 r  si_ad_change_buffer_reg[799]_i_264/O[2]
                         net (fo=105, routed)         1.087    11.158    si_ad_change_buffer_reg[799]_i_264_n_5
    SLICE_X96Y107        LUT6 (Prop_lut6_I0_O)        0.302    11.460 r  si_ad_change_buffer[0]_i_124/O
                         net (fo=83, routed)          1.485    12.945    si_ad_change_buffer[0]_i_124_n_0
    SLICE_X98Y99         LUT6 (Prop_lut6_I2_O)        0.124    13.069 r  si_ad_change_buffer[789]_i_35/O
                         net (fo=128, routed)         1.463    14.532    si_ad_change_buffer[789]_i_35_n_0
    SLICE_X84Y92         LUT5 (Prop_lut5_I3_O)        0.124    14.656 r  si_ad_change_buffer[205]_i_33/O
                         net (fo=4, routed)           1.587    16.243    si_ad_change_buffer[205]_i_33_n_0
    SLICE_X75Y99         LUT6 (Prop_lut6_I1_O)        0.124    16.367 r  si_ad_change_buffer[141]_i_28/O
                         net (fo=4, routed)           1.394    17.761    si_ad_change_buffer[141]_i_28_n_0
    SLICE_X65Y101        LUT6 (Prop_lut6_I5_O)        0.124    17.885 r  si_ad_change_buffer[141]_i_25/O
                         net (fo=4, routed)           1.051    18.937    si_ad_change_buffer[141]_i_25_n_0
    SLICE_X57Y104        LUT6 (Prop_lut6_I5_O)        0.124    19.061 r  si_ad_change_buffer[141]_i_22/O
                         net (fo=4, routed)           1.006    20.067    si_ad_change_buffer[141]_i_22_n_0
    SLICE_X50Y107        LUT6 (Prop_lut6_I0_O)        0.124    20.191 r  si_ad_change_buffer[138]_i_17/O
                         net (fo=1, routed)           0.412    20.603    ROTATE_LEFT05_in[138]
    SLICE_X51Y106        LUT4 (Prop_lut4_I3_O)        0.124    20.727 r  si_ad_change_buffer[138]_i_10/O
                         net (fo=1, routed)           0.507    21.233    ROTATE_LEFT7_out[138]
    SLICE_X42Y106        LUT6 (Prop_lut6_I5_O)        0.124    21.357 r  si_ad_change_buffer[138]_i_4/O
                         net (fo=1, routed)           0.466    21.823    si_ad_change_buffer[138]_i_4_n_0
    SLICE_X42Y106        LUT5 (Prop_lut5_I4_O)        0.124    21.947 r  si_ad_change_buffer[138]_i_1/O
                         net (fo=1, routed)           0.000    21.947    si_ad_change_buffer[138]_i_1_n_0
    SLICE_X42Y106        FDRE                                         r  si_ad_change_buffer_reg[138]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.550    22.740    clk_out1
    SLICE_X42Y106        FDRE                                         r  si_ad_change_buffer_reg[138]/C
                         clock pessimism             -0.507    22.232    
                         clock uncertainty           -0.173    22.059    
    SLICE_X42Y106        FDRE (Setup_fdre_C_D)        0.079    22.138    si_ad_change_buffer_reg[138]
  -------------------------------------------------------------------
                         required time                         22.138    
                         arrival time                         -21.947    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.213ns  (required time - arrival time)
  Source:                 si_ad_value_picture_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[237]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.717ns  (logic 7.433ns (30.073%)  route 17.284ns (69.927%))
  Logic Levels:           28  (CARRY4=8 LUT2=1 LUT3=1 LUT4=4 LUT5=4 LUT6=10)
  Clock Path Skew:        0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.097ns = ( 22.903 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.678ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.648    -2.678    clk_out1
    SLICE_X86Y106        FDRE                                         r  si_ad_value_picture_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y106        FDRE (Prop_fdre_C_Q)         0.456    -2.222 r  si_ad_value_picture_reg[2]/Q
                         net (fo=17, routed)          1.115    -1.107    si_ad_value_picture_reg_n_0_[2]
    SLICE_X84Y107        LUT6 (Prop_lut6_I4_O)        0.124    -0.983 r  si_value_pixel[7]_i_35/O
                         net (fo=2, routed)           0.857    -0.125    si_value_pixel[7]_i_35_n_0
    SLICE_X85Y107        LUT6 (Prop_lut6_I0_O)        0.124    -0.001 r  si_value_pixel[7]_i_39/O
                         net (fo=1, routed)           0.000    -0.001    si_value_pixel[7]_i_39_n_0
    SLICE_X85Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.531 r  si_value_pixel_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000     0.531    si_value_pixel_reg[7]_i_20_n_0
    SLICE_X85Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.753 r  si_value_pixel_reg[11]_i_44/O[0]
                         net (fo=3, routed)           0.621     1.374    si_value_pixel_reg[11]_i_44_n_7
    SLICE_X86Y107        LUT4 (Prop_lut4_I2_O)        0.299     1.673 r  si_value_pixel[11]_i_47/O
                         net (fo=2, routed)           0.496     2.169    si_value_pixel[11]_i_47_n_0
    SLICE_X86Y107        LUT6 (Prop_lut6_I3_O)        0.124     2.293 r  si_value_pixel[11]_i_29/O
                         net (fo=2, routed)           0.509     2.802    si_value_pixel[11]_i_29_n_0
    SLICE_X87Y107        LUT5 (Prop_lut5_I0_O)        0.124     2.926 r  si_value_pixel[11]_i_33/O
                         net (fo=1, routed)           0.000     2.926    si_value_pixel[11]_i_33_n_0
    SLICE_X87Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.476 r  si_value_pixel_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000     3.476    si_value_pixel_reg[11]_i_25_n_0
    SLICE_X87Y108        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.789 r  si_value_pixel_reg[11]_i_26/O[3]
                         net (fo=11, routed)          0.876     4.665    si_value_pixel1[14]
    SLICE_X91Y108        LUT3 (Prop_lut3_I1_O)        0.306     4.971 f  si_ad_change_buffer[799]_i_1016/O
                         net (fo=2, routed)           0.668     5.638    si_ad_change_buffer[799]_i_1016_n_0
    SLICE_X90Y108        LUT5 (Prop_lut5_I1_O)        0.124     5.762 r  si_ad_change_buffer[799]_i_735/O
                         net (fo=2, routed)           0.741     6.503    si_ad_change_buffer[799]_i_735_n_0
    SLICE_X92Y106        LUT6 (Prop_lut6_I0_O)        0.124     6.627 r  si_ad_change_buffer[799]_i_739/O
                         net (fo=1, routed)           0.000     6.627    si_ad_change_buffer[799]_i_739_n_0
    SLICE_X92Y106        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.003 r  si_ad_change_buffer_reg[799]_i_392/CO[3]
                         net (fo=1, routed)           0.000     7.003    si_ad_change_buffer_reg[799]_i_392_n_0
    SLICE_X92Y107        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.326 r  si_ad_change_buffer_reg[799]_i_263/O[1]
                         net (fo=5, routed)           0.860     8.186    si_ad_change_buffer_reg[799]_i_263_n_6
    SLICE_X95Y107        LUT4 (Prop_lut4_I0_O)        0.306     8.492 r  si_ad_change_buffer[799]_i_1025/O
                         net (fo=1, routed)           0.000     8.492    si_ad_change_buffer[799]_i_1025_n_0
    SLICE_X95Y107        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.072 r  si_ad_change_buffer_reg[799]_i_747/O[2]
                         net (fo=1, routed)           0.450     9.521    si_ad_change_buffer_reg[799]_i_747_n_5
    SLICE_X99Y106        LUT2 (Prop_lut2_I1_O)        0.302     9.823 r  si_ad_change_buffer[799]_i_401/O
                         net (fo=1, routed)           0.000     9.823    si_ad_change_buffer[799]_i_401_n_0
    SLICE_X99Y106        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    10.071 r  si_ad_change_buffer_reg[799]_i_264/O[2]
                         net (fo=105, routed)         0.930    11.001    si_ad_change_buffer_reg[799]_i_264_n_5
    SLICE_X97Y104        LUT6 (Prop_lut6_I5_O)        0.302    11.303 r  si_ad_change_buffer[0]_i_122/O
                         net (fo=67, routed)          1.397    12.700    si_ad_change_buffer[0]_i_122_n_0
    SLICE_X89Y105        LUT5 (Prop_lut5_I2_O)        0.152    12.852 r  si_ad_change_buffer[786]_i_40/O
                         net (fo=128, routed)         1.188    14.040    si_ad_change_buffer[786]_i_40_n_0
    SLICE_X89Y110        LUT4 (Prop_lut4_I1_O)        0.352    14.392 r  si_ad_change_buffer[386]_i_30/O
                         net (fo=4, routed)           1.902    16.295    si_ad_change_buffer[386]_i_30_n_0
    SLICE_X74Y100        LUT6 (Prop_lut6_I3_O)        0.326    16.621 r  si_ad_change_buffer[258]_i_34/O
                         net (fo=4, routed)           0.862    17.482    si_ad_change_buffer[258]_i_34_n_0
    SLICE_X70Y101        LUT6 (Prop_lut6_I1_O)        0.124    17.606 r  si_ad_change_buffer[242]_i_30/O
                         net (fo=4, routed)           0.924    18.531    si_ad_change_buffer[242]_i_30_n_0
    SLICE_X64Y100        LUT6 (Prop_lut6_I1_O)        0.124    18.655 r  si_ad_change_buffer[238]_i_24/O
                         net (fo=4, routed)           1.163    19.818    si_ad_change_buffer[238]_i_24_n_0
    SLICE_X58Y99         LUT6 (Prop_lut6_I1_O)        0.124    19.942 r  si_ad_change_buffer[237]_i_17/O
                         net (fo=1, routed)           0.566    20.508    ROTATE_LEFT05_in[237]
    SLICE_X58Y96         LUT4 (Prop_lut4_I3_O)        0.124    20.632 r  si_ad_change_buffer[237]_i_10/O
                         net (fo=1, routed)           0.667    21.299    ROTATE_LEFT7_out[237]
    SLICE_X58Y96         LUT6 (Prop_lut6_I5_O)        0.124    21.423 r  si_ad_change_buffer[237]_i_4/O
                         net (fo=1, routed)           0.492    21.915    si_ad_change_buffer[237]_i_4_n_0
    SLICE_X58Y95         LUT5 (Prop_lut5_I4_O)        0.124    22.039 r  si_ad_change_buffer[237]_i_1/O
                         net (fo=1, routed)           0.000    22.039    si_ad_change_buffer[237]_i_1_n_0
    SLICE_X58Y95         FDRE                                         r  si_ad_change_buffer_reg[237]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.714    22.903    clk_out1
    SLICE_X58Y95         FDRE                                         r  si_ad_change_buffer_reg[237]/C
                         clock pessimism             -0.507    22.396    
                         clock uncertainty           -0.173    22.223    
    SLICE_X58Y95         FDRE (Setup_fdre_C_D)        0.029    22.252    si_ad_change_buffer_reg[237]
  -------------------------------------------------------------------
                         required time                         22.252    
                         arrival time                         -22.039    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.214ns  (required time - arrival time)
  Source:                 si_ad_value_picture_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.541ns  (logic 7.171ns (29.221%)  route 17.370ns (70.779%))
  Logic Levels:           28  (CARRY4=8 LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=13)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.272ns = ( 22.728 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.678ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.648    -2.678    clk_out1
    SLICE_X86Y106        FDRE                                         r  si_ad_value_picture_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y106        FDRE (Prop_fdre_C_Q)         0.456    -2.222 r  si_ad_value_picture_reg[2]/Q
                         net (fo=17, routed)          1.115    -1.107    si_ad_value_picture_reg_n_0_[2]
    SLICE_X84Y107        LUT6 (Prop_lut6_I4_O)        0.124    -0.983 r  si_value_pixel[7]_i_35/O
                         net (fo=2, routed)           0.857    -0.125    si_value_pixel[7]_i_35_n_0
    SLICE_X85Y107        LUT6 (Prop_lut6_I0_O)        0.124    -0.001 r  si_value_pixel[7]_i_39/O
                         net (fo=1, routed)           0.000    -0.001    si_value_pixel[7]_i_39_n_0
    SLICE_X85Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.531 r  si_value_pixel_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000     0.531    si_value_pixel_reg[7]_i_20_n_0
    SLICE_X85Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.753 r  si_value_pixel_reg[11]_i_44/O[0]
                         net (fo=3, routed)           0.621     1.374    si_value_pixel_reg[11]_i_44_n_7
    SLICE_X86Y107        LUT4 (Prop_lut4_I2_O)        0.299     1.673 r  si_value_pixel[11]_i_47/O
                         net (fo=2, routed)           0.496     2.169    si_value_pixel[11]_i_47_n_0
    SLICE_X86Y107        LUT6 (Prop_lut6_I3_O)        0.124     2.293 r  si_value_pixel[11]_i_29/O
                         net (fo=2, routed)           0.509     2.802    si_value_pixel[11]_i_29_n_0
    SLICE_X87Y107        LUT5 (Prop_lut5_I0_O)        0.124     2.926 r  si_value_pixel[11]_i_33/O
                         net (fo=1, routed)           0.000     2.926    si_value_pixel[11]_i_33_n_0
    SLICE_X87Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.476 r  si_value_pixel_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000     3.476    si_value_pixel_reg[11]_i_25_n_0
    SLICE_X87Y108        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.789 r  si_value_pixel_reg[11]_i_26/O[3]
                         net (fo=11, routed)          0.876     4.665    si_value_pixel1[14]
    SLICE_X91Y108        LUT3 (Prop_lut3_I1_O)        0.306     4.971 f  si_ad_change_buffer[799]_i_1016/O
                         net (fo=2, routed)           0.668     5.638    si_ad_change_buffer[799]_i_1016_n_0
    SLICE_X90Y108        LUT5 (Prop_lut5_I1_O)        0.124     5.762 r  si_ad_change_buffer[799]_i_735/O
                         net (fo=2, routed)           0.741     6.503    si_ad_change_buffer[799]_i_735_n_0
    SLICE_X92Y106        LUT6 (Prop_lut6_I0_O)        0.124     6.627 r  si_ad_change_buffer[799]_i_739/O
                         net (fo=1, routed)           0.000     6.627    si_ad_change_buffer[799]_i_739_n_0
    SLICE_X92Y106        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.003 r  si_ad_change_buffer_reg[799]_i_392/CO[3]
                         net (fo=1, routed)           0.000     7.003    si_ad_change_buffer_reg[799]_i_392_n_0
    SLICE_X92Y107        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.326 r  si_ad_change_buffer_reg[799]_i_263/O[1]
                         net (fo=5, routed)           0.860     8.186    si_ad_change_buffer_reg[799]_i_263_n_6
    SLICE_X95Y107        LUT4 (Prop_lut4_I0_O)        0.306     8.492 r  si_ad_change_buffer[799]_i_1025/O
                         net (fo=1, routed)           0.000     8.492    si_ad_change_buffer[799]_i_1025_n_0
    SLICE_X95Y107        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.072 r  si_ad_change_buffer_reg[799]_i_747/O[2]
                         net (fo=1, routed)           0.450     9.521    si_ad_change_buffer_reg[799]_i_747_n_5
    SLICE_X99Y106        LUT2 (Prop_lut2_I1_O)        0.302     9.823 r  si_ad_change_buffer[799]_i_401/O
                         net (fo=1, routed)           0.000     9.823    si_ad_change_buffer[799]_i_401_n_0
    SLICE_X99Y106        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    10.071 r  si_ad_change_buffer_reg[799]_i_264/O[2]
                         net (fo=105, routed)         1.087    11.158    si_ad_change_buffer_reg[799]_i_264_n_5
    SLICE_X96Y107        LUT6 (Prop_lut6_I0_O)        0.302    11.460 r  si_ad_change_buffer[0]_i_124/O
                         net (fo=83, routed)          1.485    12.945    si_ad_change_buffer[0]_i_124_n_0
    SLICE_X98Y99         LUT6 (Prop_lut6_I2_O)        0.124    13.069 r  si_ad_change_buffer[789]_i_35/O
                         net (fo=128, routed)         1.867    14.936    si_ad_change_buffer[789]_i_35_n_0
    SLICE_X72Y96         LUT5 (Prop_lut5_I3_O)        0.116    15.052 r  si_ad_change_buffer[45]_i_32/O
                         net (fo=1, routed)           0.663    15.715    si_ad_change_buffer[45]_i_32_n_0
    SLICE_X72Y97         LUT6 (Prop_lut6_I5_O)        0.328    16.043 r  si_ad_change_buffer[45]_i_31/O
                         net (fo=3, routed)           1.353    17.396    si_ad_change_buffer[45]_i_31_n_0
    SLICE_X71Y109        LUT6 (Prop_lut6_I1_O)        0.124    17.520 r  si_ad_change_buffer[29]_i_27/O
                         net (fo=4, routed)           0.942    18.462    si_ad_change_buffer[29]_i_27_n_0
    SLICE_X74Y107        LUT6 (Prop_lut6_I1_O)        0.124    18.586 r  si_ad_change_buffer[25]_i_24/O
                         net (fo=4, routed)           1.481    20.067    si_ad_change_buffer[25]_i_24_n_0
    SLICE_X66Y121        LUT6 (Prop_lut6_I1_O)        0.124    20.191 r  si_ad_change_buffer[24]_i_17/O
                         net (fo=1, routed)           0.165    20.356    ROTATE_LEFT05_in[24]
    SLICE_X66Y121        LUT6 (Prop_lut6_I5_O)        0.124    20.480 r  si_ad_change_buffer[24]_i_10/O
                         net (fo=1, routed)           0.840    21.319    ROTATE_LEFT7_out[24]
    SLICE_X59Y121        LUT6 (Prop_lut6_I5_O)        0.124    21.443 r  si_ad_change_buffer[24]_i_4/O
                         net (fo=1, routed)           0.295    21.739    si_ad_change_buffer[24]_i_4_n_0
    SLICE_X59Y120        LUT6 (Prop_lut6_I5_O)        0.124    21.863 r  si_ad_change_buffer[24]_i_1/O
                         net (fo=1, routed)           0.000    21.863    si_ad_change_buffer[24]_i_1_n_0
    SLICE_X59Y120        FDRE                                         r  si_ad_change_buffer_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.538    22.728    clk_out1
    SLICE_X59Y120        FDRE                                         r  si_ad_change_buffer_reg[24]/C
                         clock pessimism             -0.507    22.220    
                         clock uncertainty           -0.173    22.047    
    SLICE_X59Y120        FDRE (Setup_fdre_C_D)        0.029    22.076    si_ad_change_buffer_reg[24]
  -------------------------------------------------------------------
                         required time                         22.076    
                         arrival time                         -21.863    
  -------------------------------------------------------------------
                         slack                                  0.214    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[426]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[426]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.443ns
    Source Clock Delay      (SCD):    -0.666ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.582    -0.666    clk_out1
    SLICE_X113Y122       FDRE                                         r  si_ad_change_buffer_reg[426]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y122       FDRE (Prop_fdre_C_Q)         0.141    -0.525 r  si_ad_change_buffer_reg[426]/Q
                         net (fo=1, routed)           0.116    -0.409    si_ad_change_buffer_reg_n_0_[426]
    SLICE_X112Y122       FDRE                                         r  mem_dina_reg[426]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.850    -0.443    clk_out1
    SLICE_X112Y122       FDRE                                         r  mem_dina_reg[426]/C
                         clock pessimism             -0.210    -0.653    
    SLICE_X112Y122       FDRE (Hold_fdre_C_D)         0.059    -0.594    mem_dina_reg[426]
  -------------------------------------------------------------------
                         required time                          0.594    
                         arrival time                          -0.409    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[414]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[414]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.447ns
    Source Clock Delay      (SCD):    -0.670ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.578    -0.670    clk_out1
    SLICE_X109Y124       FDRE                                         r  si_ad_change_buffer_reg[414]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y124       FDRE (Prop_fdre_C_Q)         0.141    -0.529 r  si_ad_change_buffer_reg[414]/Q
                         net (fo=1, routed)           0.116    -0.413    si_ad_change_buffer_reg_n_0_[414]
    SLICE_X108Y124       FDRE                                         r  mem_dina_reg[414]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.846    -0.447    clk_out1
    SLICE_X108Y124       FDRE                                         r  mem_dina_reg[414]/C
                         clock pessimism             -0.210    -0.657    
    SLICE_X108Y124       FDRE (Hold_fdre_C_D)         0.059    -0.598    mem_dina_reg[414]
  -------------------------------------------------------------------
                         required time                          0.598    
                         arrival time                          -0.413    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[583]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[583]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.401ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.620    -0.628    clk_out1
    SLICE_X147Y103       FDRE                                         r  si_ad_change_buffer_reg[583]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y103       FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  si_ad_change_buffer_reg[583]/Q
                         net (fo=1, routed)           0.116    -0.371    si_ad_change_buffer_reg_n_0_[583]
    SLICE_X146Y103       FDRE                                         r  mem_dina_reg[583]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.892    -0.401    clk_out1
    SLICE_X146Y103       FDRE                                         r  mem_dina_reg[583]/C
                         clock pessimism             -0.214    -0.615    
    SLICE_X146Y103       FDRE (Hold_fdre_C_D)         0.059    -0.556    mem_dina_reg[583]
  -------------------------------------------------------------------
                         required time                          0.556    
                         arrival time                          -0.371    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[665]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[665]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.680    -0.567    clk_out1
    SLICE_X141Y85        FDRE                                         r  si_ad_change_buffer_reg[665]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y85        FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  si_ad_change_buffer_reg[665]/Q
                         net (fo=1, routed)           0.116    -0.310    si_ad_change_buffer_reg_n_0_[665]
    SLICE_X140Y85        FDRE                                         r  mem_dina_reg[665]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.955    -0.338    clk_out1
    SLICE_X140Y85        FDRE                                         r  mem_dina_reg[665]/C
                         clock pessimism             -0.216    -0.554    
    SLICE_X140Y85        FDRE (Hold_fdre_C_D)         0.059    -0.495    mem_dina_reg[665]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[695]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[695]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.367ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.653    -0.594    clk_out1
    SLICE_X133Y80        FDRE                                         r  si_ad_change_buffer_reg[695]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y80        FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  si_ad_change_buffer_reg[695]/Q
                         net (fo=1, routed)           0.116    -0.337    si_ad_change_buffer_reg_n_0_[695]
    SLICE_X132Y80        FDRE                                         r  mem_dina_reg[695]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.926    -0.367    clk_out1
    SLICE_X132Y80        FDRE                                         r  mem_dina_reg[695]/C
                         clock pessimism             -0.214    -0.581    
    SLICE_X132Y80        FDRE (Hold_fdre_C_D)         0.059    -0.522    mem_dina_reg[695]
  -------------------------------------------------------------------
                         required time                          0.522    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[552]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[552]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.164ns (62.120%)  route 0.100ns (37.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.402ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    0.211ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.619    -0.629    clk_out1
    SLICE_X146Y107       FDRE                                         r  si_ad_change_buffer_reg[552]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y107       FDRE (Prop_fdre_C_Q)         0.164    -0.465 r  si_ad_change_buffer_reg[552]/Q
                         net (fo=1, routed)           0.100    -0.365    si_ad_change_buffer_reg_n_0_[552]
    SLICE_X144Y107       FDRE                                         r  mem_dina_reg[552]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.891    -0.402    clk_out1
    SLICE_X144Y107       FDRE                                         r  mem_dina_reg[552]/C
                         clock pessimism             -0.211    -0.613    
    SLICE_X144Y107       FDRE (Hold_fdre_C_D)         0.059    -0.554    mem_dina_reg[552]
  -------------------------------------------------------------------
                         required time                          0.554    
                         arrival time                          -0.365    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/n0q_m_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.037%)  route 0.109ns (36.963%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.379ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.643    -0.605    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X161Y133       FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n0q_m_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y133       FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n0q_m_2_reg[1]/Q
                         net (fo=9, routed)           0.109    -0.355    rgb2dvi/U0/DataEncoders[2].DataEncoder/n0q_m_2_reg_n_0_[1]
    SLICE_X160Y133       LUT6 (Prop_lut6_I1_O)        0.045    -0.310 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3[1]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.310    rgb2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_2[1]
    SLICE_X160Y133       FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.914    -0.379    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X160Y133       FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[1]/C
                         clock pessimism             -0.213    -0.592    
    SLICE_X160Y133       FDRE (Hold_fdre_C_D)         0.091    -0.501    rgb2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[1]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.226ns (68.294%)  route 0.105ns (31.706%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.377ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.644    -0.604    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X161Y135       FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y135       FDRE (Prop_fdre_C_Q)         0.128    -0.476 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[0]/Q
                         net (fo=1, routed)           0.105    -0.371    rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg_n_0_[0]
    SLICE_X162Y135       LUT2 (Prop_lut2_I1_O)        0.098    -0.273 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw[0]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.273    rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw[0]_i_1__1_n_0
    SLICE_X162Y135       FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.916    -0.377    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X162Y135       FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
                         clock pessimism             -0.212    -0.589    
    SLICE_X162Y135       FDRE (Hold_fdre_C_D)         0.120    -0.469    rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[377]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[377]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.446ns
    Source Clock Delay      (SCD):    -0.670ns
    Clock Pessimism Removal (CPR):    0.211ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.578    -0.670    clk_out1
    SLICE_X100Y116       FDRE                                         r  si_ad_change_buffer_reg[377]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y116       FDRE (Prop_fdre_C_Q)         0.164    -0.506 r  si_ad_change_buffer_reg[377]/Q
                         net (fo=1, routed)           0.116    -0.390    si_ad_change_buffer_reg_n_0_[377]
    SLICE_X101Y116       FDRE                                         r  mem_dina_reg[377]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.847    -0.446    clk_out1
    SLICE_X101Y116       FDRE                                         r  mem_dina_reg[377]/C
                         clock pessimism             -0.211    -0.657    
    SLICE_X101Y116       FDRE (Hold_fdre_C_D)         0.070    -0.587    mem_dina_reg[377]
  -------------------------------------------------------------------
                         required time                          0.587    
                         arrival time                          -0.390    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[572]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[572]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.427ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.595    -0.653    clk_out1
    SLICE_X136Y104       FDRE                                         r  si_ad_change_buffer_reg[572]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y104       FDRE (Prop_fdre_C_Q)         0.164    -0.489 r  si_ad_change_buffer_reg[572]/Q
                         net (fo=1, routed)           0.116    -0.373    si_ad_change_buffer_reg_n_0_[572]
    SLICE_X137Y104       FDRE                                         r  mem_dina_reg[572]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.866    -0.427    clk_out1
    SLICE_X137Y104       FDRE                                         r  mem_dina_reg[572]/C
                         clock pessimism             -0.213    -0.640    
    SLICE_X137Y104       FDRE (Hold_fdre_C_D)         0.070    -0.570    mem_dina_reg[572]
  -------------------------------------------------------------------
                         required time                          0.570    
                         arrival time                          -0.373    
  -------------------------------------------------------------------
                         slack                                  0.197    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { pll0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         25.000      21.000     XADC_X0Y0        xadc/U0/DCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X5Y12     blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X5Y12     blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X3Y12     blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X3Y12     blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X6Y24     blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X6Y24     blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X7Y21     blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X7Y21     blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X7Y12     blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       25.000      75.000     MMCME2_ADV_X1Y2  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       25.000      135.000    PLLE2_ADV_X1Y2   pll0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            5.000         12.500      7.500      MMCME2_ADV_X1Y2  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            5.000         12.500      7.500      MMCME2_ADV_X1Y2  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X127Y75    si_ad_change_buffer_reg[717]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X126Y74    si_ad_change_buffer_reg[718]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X125Y74    si_ad_change_buffer_reg[720]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X125Y75    si_ad_change_buffer_reg[723]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X125Y75    si_ad_change_buffer_reg[724]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X125Y74    si_ad_change_buffer_reg[726]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X124Y75    si_ad_change_buffer_reg[727]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X124Y74    si_ad_change_buffer_reg[728]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            5.000         12.500      7.500      MMCME2_ADV_X1Y2  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            5.000         12.500      7.500      MMCME2_ADV_X1Y2  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X47Y145    FSM_onehot_si_calc_uart_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X47Y145    FSM_onehot_si_calc_uart_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X149Y132   FSM_onehot_si_state_frame_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X148Y132   FSM_onehot_si_state_frame_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X148Y132   FSM_onehot_si_state_frame_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X148Y132   FSM_onehot_si_state_frame_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X148Y132   FSM_onehot_si_state_frame_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X152Y136   LED_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  FeedbackClkOut
  To Clock:  FeedbackClkOut

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       21.826ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         FeedbackClkOut
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFR/I               n/a            3.174         25.000      21.826     BUFR_X1Y8        rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.Deskew/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         25.000      23.751     MMCME2_ADV_X1Y2  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBOUT
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       25.000      188.360    MMCME2_ADV_X1Y2  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       23.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.Deskew/O }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBIN  n/a            1.249         25.000      23.751     MMCME2_ADV_X1Y2  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       25.000      75.000     MMCME2_ADV_X1Y2  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  PixelClkInX5
  To Clock:  PixelClkInX5

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PixelClkInX5
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y148    rgb2dvi/U0/ClockSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y147    rgb2dvi/U0/ClockSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y140    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y139    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y136    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y135    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y134    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y133    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLK
Min Period  n/a     BUFR/I              n/a            1.666         5.000       3.334      BUFR_X1Y9        rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/I
Min Period  n/a     BUFIO/I             n/a            1.666         5.000       3.334      BUFIO_X1Y9       rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.SerialClkBuffer/I
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y2  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  PixelClkIO
  To Clock:  PixelClkIO

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       23.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PixelClkIO
Waveform(ns):       { 0.000 10.000 }
Period(ns):         25.000
Sources:            { rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O }

Check Type  Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     OSERDESE2/CLKDIV  n/a            1.667         25.000      23.333     OLOGIC_X1Y148  rgb2dvi/U0/ClockSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV  n/a            1.667         25.000      23.333     OLOGIC_X1Y147  rgb2dvi/U0/ClockSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV  n/a            1.667         25.000      23.333     OLOGIC_X1Y140  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV  n/a            1.667         25.000      23.333     OLOGIC_X1Y139  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV  n/a            1.667         25.000      23.333     OLOGIC_X1Y136  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV  n/a            1.667         25.000      23.333     OLOGIC_X1Y135  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV  n/a            1.667         25.000      23.333     OLOGIC_X1Y134  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV  n/a            1.667         25.000      23.333     OLOGIC_X1Y133  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { pll0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1   pll0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            1  Failing Endpoint ,  Worst Slack       -0.029ns,  Total Violation       -0.029ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.185ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.029ns  (required time - arrival time)
  Source:                 si_ad_value_picture_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.789ns  (logic 6.975ns (28.138%)  route 17.814ns (71.862%))
  Logic Levels:           28  (CARRY4=8 LUT2=1 LUT3=1 LUT4=2 LUT5=4 LUT6=12)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.272ns = ( 22.728 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.678ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.648    -2.678    clk_out1
    SLICE_X86Y106        FDRE                                         r  si_ad_value_picture_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y106        FDRE (Prop_fdre_C_Q)         0.456    -2.222 r  si_ad_value_picture_reg[2]/Q
                         net (fo=17, routed)          1.115    -1.107    si_ad_value_picture_reg_n_0_[2]
    SLICE_X84Y107        LUT6 (Prop_lut6_I4_O)        0.124    -0.983 r  si_value_pixel[7]_i_35/O
                         net (fo=2, routed)           0.857    -0.125    si_value_pixel[7]_i_35_n_0
    SLICE_X85Y107        LUT6 (Prop_lut6_I0_O)        0.124    -0.001 r  si_value_pixel[7]_i_39/O
                         net (fo=1, routed)           0.000    -0.001    si_value_pixel[7]_i_39_n_0
    SLICE_X85Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.531 r  si_value_pixel_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000     0.531    si_value_pixel_reg[7]_i_20_n_0
    SLICE_X85Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.753 r  si_value_pixel_reg[11]_i_44/O[0]
                         net (fo=3, routed)           0.621     1.374    si_value_pixel_reg[11]_i_44_n_7
    SLICE_X86Y107        LUT4 (Prop_lut4_I2_O)        0.299     1.673 r  si_value_pixel[11]_i_47/O
                         net (fo=2, routed)           0.496     2.169    si_value_pixel[11]_i_47_n_0
    SLICE_X86Y107        LUT6 (Prop_lut6_I3_O)        0.124     2.293 r  si_value_pixel[11]_i_29/O
                         net (fo=2, routed)           0.509     2.802    si_value_pixel[11]_i_29_n_0
    SLICE_X87Y107        LUT5 (Prop_lut5_I0_O)        0.124     2.926 r  si_value_pixel[11]_i_33/O
                         net (fo=1, routed)           0.000     2.926    si_value_pixel[11]_i_33_n_0
    SLICE_X87Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.476 r  si_value_pixel_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000     3.476    si_value_pixel_reg[11]_i_25_n_0
    SLICE_X87Y108        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.789 r  si_value_pixel_reg[11]_i_26/O[3]
                         net (fo=11, routed)          0.876     4.665    si_value_pixel1[14]
    SLICE_X91Y108        LUT3 (Prop_lut3_I1_O)        0.306     4.971 f  si_ad_change_buffer[799]_i_1016/O
                         net (fo=2, routed)           0.668     5.638    si_ad_change_buffer[799]_i_1016_n_0
    SLICE_X90Y108        LUT5 (Prop_lut5_I1_O)        0.124     5.762 r  si_ad_change_buffer[799]_i_735/O
                         net (fo=2, routed)           0.741     6.503    si_ad_change_buffer[799]_i_735_n_0
    SLICE_X92Y106        LUT6 (Prop_lut6_I0_O)        0.124     6.627 r  si_ad_change_buffer[799]_i_739/O
                         net (fo=1, routed)           0.000     6.627    si_ad_change_buffer[799]_i_739_n_0
    SLICE_X92Y106        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.003 r  si_ad_change_buffer_reg[799]_i_392/CO[3]
                         net (fo=1, routed)           0.000     7.003    si_ad_change_buffer_reg[799]_i_392_n_0
    SLICE_X92Y107        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.326 r  si_ad_change_buffer_reg[799]_i_263/O[1]
                         net (fo=5, routed)           0.860     8.186    si_ad_change_buffer_reg[799]_i_263_n_6
    SLICE_X95Y107        LUT4 (Prop_lut4_I0_O)        0.306     8.492 r  si_ad_change_buffer[799]_i_1025/O
                         net (fo=1, routed)           0.000     8.492    si_ad_change_buffer[799]_i_1025_n_0
    SLICE_X95Y107        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.072 r  si_ad_change_buffer_reg[799]_i_747/O[2]
                         net (fo=1, routed)           0.450     9.521    si_ad_change_buffer_reg[799]_i_747_n_5
    SLICE_X99Y106        LUT2 (Prop_lut2_I1_O)        0.302     9.823 r  si_ad_change_buffer[799]_i_401/O
                         net (fo=1, routed)           0.000     9.823    si_ad_change_buffer[799]_i_401_n_0
    SLICE_X99Y106        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    10.071 r  si_ad_change_buffer_reg[799]_i_264/O[2]
                         net (fo=105, routed)         1.087    11.158    si_ad_change_buffer_reg[799]_i_264_n_5
    SLICE_X96Y107        LUT6 (Prop_lut6_I0_O)        0.302    11.460 r  si_ad_change_buffer[0]_i_124/O
                         net (fo=83, routed)          1.435    12.896    si_ad_change_buffer[0]_i_124_n_0
    SLICE_X87Y104        LUT5 (Prop_lut5_I4_O)        0.124    13.020 r  si_ad_change_buffer[791]_i_29/O
                         net (fo=128, routed)         1.730    14.750    si_ad_change_buffer[791]_i_29_n_0
    SLICE_X70Y101        LUT5 (Prop_lut5_I1_O)        0.124    14.874 r  si_ad_change_buffer[167]_i_32/O
                         net (fo=3, routed)           0.982    15.856    si_ad_change_buffer[167]_i_32_n_0
    SLICE_X73Y101        LUT6 (Prop_lut6_I3_O)        0.124    15.980 r  si_ad_change_buffer[39]_i_29/O
                         net (fo=3, routed)           1.137    17.117    si_ad_change_buffer[39]_i_29_n_0
    SLICE_X71Y113        LUT6 (Prop_lut6_I1_O)        0.124    17.241 r  si_ad_change_buffer[23]_i_26/O
                         net (fo=4, routed)           1.054    18.294    si_ad_change_buffer[23]_i_26_n_0
    SLICE_X70Y118        LUT6 (Prop_lut6_I5_O)        0.124    18.418 r  si_ad_change_buffer[23]_i_24/O
                         net (fo=4, routed)           1.062    19.480    si_ad_change_buffer[23]_i_24_n_0
    SLICE_X77Y114        LUT6 (Prop_lut6_I3_O)        0.124    19.604 r  si_ad_change_buffer[21]_i_17/O
                         net (fo=1, routed)           0.515    20.119    ROTATE_LEFT05_in[21]
    SLICE_X68Y114        LUT6 (Prop_lut6_I5_O)        0.124    20.243 r  si_ad_change_buffer[21]_i_10/O
                         net (fo=1, routed)           1.035    21.278    ROTATE_LEFT7_out[21]
    SLICE_X61Y122        LUT6 (Prop_lut6_I5_O)        0.124    21.402 r  si_ad_change_buffer[21]_i_4/O
                         net (fo=1, routed)           0.585    21.987    si_ad_change_buffer[21]_i_4_n_0
    SLICE_X61Y120        LUT6 (Prop_lut6_I5_O)        0.124    22.111 r  si_ad_change_buffer[21]_i_1/O
                         net (fo=1, routed)           0.000    22.111    si_ad_change_buffer[21]_i_1_n_0
    SLICE_X61Y120        FDRE                                         r  si_ad_change_buffer_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.538    22.728    clk_out1
    SLICE_X61Y120        FDRE                                         r  si_ad_change_buffer_reg[21]/C
                         clock pessimism             -0.507    22.220    
                         clock uncertainty           -0.167    22.053    
    SLICE_X61Y120        FDRE (Setup_fdre_C_D)        0.029    22.082    si_ad_change_buffer_reg[21]
  -------------------------------------------------------------------
                         required time                         22.082    
                         arrival time                         -22.111    
  -------------------------------------------------------------------
                         slack                                 -0.029    

Slack (MET) :             0.002ns  (required time - arrival time)
  Source:                 si_ad_value_picture_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[133]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.771ns  (logic 6.975ns (28.158%)  route 17.796ns (71.842%))
  Logic Levels:           28  (CARRY4=8 LUT2=1 LUT3=1 LUT4=3 LUT5=4 LUT6=11)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.260ns = ( 22.740 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.678ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.648    -2.678    clk_out1
    SLICE_X86Y106        FDRE                                         r  si_ad_value_picture_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y106        FDRE (Prop_fdre_C_Q)         0.456    -2.222 r  si_ad_value_picture_reg[2]/Q
                         net (fo=17, routed)          1.115    -1.107    si_ad_value_picture_reg_n_0_[2]
    SLICE_X84Y107        LUT6 (Prop_lut6_I4_O)        0.124    -0.983 r  si_value_pixel[7]_i_35/O
                         net (fo=2, routed)           0.857    -0.125    si_value_pixel[7]_i_35_n_0
    SLICE_X85Y107        LUT6 (Prop_lut6_I0_O)        0.124    -0.001 r  si_value_pixel[7]_i_39/O
                         net (fo=1, routed)           0.000    -0.001    si_value_pixel[7]_i_39_n_0
    SLICE_X85Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.531 r  si_value_pixel_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000     0.531    si_value_pixel_reg[7]_i_20_n_0
    SLICE_X85Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.753 r  si_value_pixel_reg[11]_i_44/O[0]
                         net (fo=3, routed)           0.621     1.374    si_value_pixel_reg[11]_i_44_n_7
    SLICE_X86Y107        LUT4 (Prop_lut4_I2_O)        0.299     1.673 r  si_value_pixel[11]_i_47/O
                         net (fo=2, routed)           0.496     2.169    si_value_pixel[11]_i_47_n_0
    SLICE_X86Y107        LUT6 (Prop_lut6_I3_O)        0.124     2.293 r  si_value_pixel[11]_i_29/O
                         net (fo=2, routed)           0.509     2.802    si_value_pixel[11]_i_29_n_0
    SLICE_X87Y107        LUT5 (Prop_lut5_I0_O)        0.124     2.926 r  si_value_pixel[11]_i_33/O
                         net (fo=1, routed)           0.000     2.926    si_value_pixel[11]_i_33_n_0
    SLICE_X87Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.476 r  si_value_pixel_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000     3.476    si_value_pixel_reg[11]_i_25_n_0
    SLICE_X87Y108        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.789 r  si_value_pixel_reg[11]_i_26/O[3]
                         net (fo=11, routed)          0.876     4.665    si_value_pixel1[14]
    SLICE_X91Y108        LUT3 (Prop_lut3_I1_O)        0.306     4.971 f  si_ad_change_buffer[799]_i_1016/O
                         net (fo=2, routed)           0.668     5.638    si_ad_change_buffer[799]_i_1016_n_0
    SLICE_X90Y108        LUT5 (Prop_lut5_I1_O)        0.124     5.762 r  si_ad_change_buffer[799]_i_735/O
                         net (fo=2, routed)           0.741     6.503    si_ad_change_buffer[799]_i_735_n_0
    SLICE_X92Y106        LUT6 (Prop_lut6_I0_O)        0.124     6.627 r  si_ad_change_buffer[799]_i_739/O
                         net (fo=1, routed)           0.000     6.627    si_ad_change_buffer[799]_i_739_n_0
    SLICE_X92Y106        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.003 r  si_ad_change_buffer_reg[799]_i_392/CO[3]
                         net (fo=1, routed)           0.000     7.003    si_ad_change_buffer_reg[799]_i_392_n_0
    SLICE_X92Y107        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.326 r  si_ad_change_buffer_reg[799]_i_263/O[1]
                         net (fo=5, routed)           0.860     8.186    si_ad_change_buffer_reg[799]_i_263_n_6
    SLICE_X95Y107        LUT4 (Prop_lut4_I0_O)        0.306     8.492 r  si_ad_change_buffer[799]_i_1025/O
                         net (fo=1, routed)           0.000     8.492    si_ad_change_buffer[799]_i_1025_n_0
    SLICE_X95Y107        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.072 r  si_ad_change_buffer_reg[799]_i_747/O[2]
                         net (fo=1, routed)           0.450     9.521    si_ad_change_buffer_reg[799]_i_747_n_5
    SLICE_X99Y106        LUT2 (Prop_lut2_I1_O)        0.302     9.823 r  si_ad_change_buffer[799]_i_401/O
                         net (fo=1, routed)           0.000     9.823    si_ad_change_buffer[799]_i_401_n_0
    SLICE_X99Y106        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    10.071 r  si_ad_change_buffer_reg[799]_i_264/O[2]
                         net (fo=105, routed)         1.087    11.158    si_ad_change_buffer_reg[799]_i_264_n_5
    SLICE_X96Y107        LUT6 (Prop_lut6_I0_O)        0.302    11.460 r  si_ad_change_buffer[0]_i_124/O
                         net (fo=83, routed)          1.485    12.945    si_ad_change_buffer[0]_i_124_n_0
    SLICE_X98Y99         LUT6 (Prop_lut6_I2_O)        0.124    13.069 r  si_ad_change_buffer[789]_i_35/O
                         net (fo=128, routed)         1.463    14.532    si_ad_change_buffer[789]_i_35_n_0
    SLICE_X84Y92         LUT5 (Prop_lut5_I3_O)        0.124    14.656 r  si_ad_change_buffer[205]_i_33/O
                         net (fo=4, routed)           1.587    16.243    si_ad_change_buffer[205]_i_33_n_0
    SLICE_X75Y99         LUT6 (Prop_lut6_I1_O)        0.124    16.367 r  si_ad_change_buffer[141]_i_28/O
                         net (fo=4, routed)           1.394    17.761    si_ad_change_buffer[141]_i_28_n_0
    SLICE_X65Y101        LUT6 (Prop_lut6_I5_O)        0.124    17.885 r  si_ad_change_buffer[141]_i_25/O
                         net (fo=4, routed)           0.823    18.708    si_ad_change_buffer[141]_i_25_n_0
    SLICE_X55Y105        LUT6 (Prop_lut6_I3_O)        0.124    18.832 r  si_ad_change_buffer[133]_i_22/O
                         net (fo=4, routed)           0.603    19.435    si_ad_change_buffer[133]_i_22_n_0
    SLICE_X55Y107        LUT6 (Prop_lut6_I5_O)        0.124    19.559 r  si_ad_change_buffer[133]_i_17/O
                         net (fo=1, routed)           0.624    20.183    ROTATE_LEFT05_in[133]
    SLICE_X48Y107        LUT4 (Prop_lut4_I3_O)        0.124    20.307 r  si_ad_change_buffer[133]_i_10/O
                         net (fo=1, routed)           0.944    21.250    ROTATE_LEFT7_out[133]
    SLICE_X42Y109        LUT6 (Prop_lut6_I5_O)        0.124    21.374 r  si_ad_change_buffer[133]_i_4/O
                         net (fo=1, routed)           0.595    21.969    si_ad_change_buffer[133]_i_4_n_0
    SLICE_X47Y108        LUT5 (Prop_lut5_I4_O)        0.124    22.093 r  si_ad_change_buffer[133]_i_1/O
                         net (fo=1, routed)           0.000    22.093    si_ad_change_buffer[133]_i_1_n_0
    SLICE_X47Y108        FDRE                                         r  si_ad_change_buffer_reg[133]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.550    22.740    clk_out1
    SLICE_X47Y108        FDRE                                         r  si_ad_change_buffer_reg[133]/C
                         clock pessimism             -0.507    22.232    
                         clock uncertainty           -0.167    22.065    
    SLICE_X47Y108        FDRE (Setup_fdre_C_D)        0.029    22.094    si_ad_change_buffer_reg[133]
  -------------------------------------------------------------------
                         required time                         22.094    
                         arrival time                         -22.093    
  -------------------------------------------------------------------
                         slack                                  0.002    

Slack (MET) :             0.033ns  (required time - arrival time)
  Source:                 si_ad_value_picture_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[217]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.902ns  (logic 7.433ns (29.849%)  route 17.469ns (70.151%))
  Logic Levels:           28  (CARRY4=8 LUT2=1 LUT3=1 LUT4=4 LUT5=4 LUT6=10)
  Clock Path Skew:        0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.098ns = ( 22.902 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.678ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.648    -2.678    clk_out1
    SLICE_X86Y106        FDRE                                         r  si_ad_value_picture_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y106        FDRE (Prop_fdre_C_Q)         0.456    -2.222 r  si_ad_value_picture_reg[2]/Q
                         net (fo=17, routed)          1.115    -1.107    si_ad_value_picture_reg_n_0_[2]
    SLICE_X84Y107        LUT6 (Prop_lut6_I4_O)        0.124    -0.983 r  si_value_pixel[7]_i_35/O
                         net (fo=2, routed)           0.857    -0.125    si_value_pixel[7]_i_35_n_0
    SLICE_X85Y107        LUT6 (Prop_lut6_I0_O)        0.124    -0.001 r  si_value_pixel[7]_i_39/O
                         net (fo=1, routed)           0.000    -0.001    si_value_pixel[7]_i_39_n_0
    SLICE_X85Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.531 r  si_value_pixel_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000     0.531    si_value_pixel_reg[7]_i_20_n_0
    SLICE_X85Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.753 r  si_value_pixel_reg[11]_i_44/O[0]
                         net (fo=3, routed)           0.621     1.374    si_value_pixel_reg[11]_i_44_n_7
    SLICE_X86Y107        LUT4 (Prop_lut4_I2_O)        0.299     1.673 r  si_value_pixel[11]_i_47/O
                         net (fo=2, routed)           0.496     2.169    si_value_pixel[11]_i_47_n_0
    SLICE_X86Y107        LUT6 (Prop_lut6_I3_O)        0.124     2.293 r  si_value_pixel[11]_i_29/O
                         net (fo=2, routed)           0.509     2.802    si_value_pixel[11]_i_29_n_0
    SLICE_X87Y107        LUT5 (Prop_lut5_I0_O)        0.124     2.926 r  si_value_pixel[11]_i_33/O
                         net (fo=1, routed)           0.000     2.926    si_value_pixel[11]_i_33_n_0
    SLICE_X87Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.476 r  si_value_pixel_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000     3.476    si_value_pixel_reg[11]_i_25_n_0
    SLICE_X87Y108        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.789 r  si_value_pixel_reg[11]_i_26/O[3]
                         net (fo=11, routed)          0.876     4.665    si_value_pixel1[14]
    SLICE_X91Y108        LUT3 (Prop_lut3_I1_O)        0.306     4.971 f  si_ad_change_buffer[799]_i_1016/O
                         net (fo=2, routed)           0.668     5.638    si_ad_change_buffer[799]_i_1016_n_0
    SLICE_X90Y108        LUT5 (Prop_lut5_I1_O)        0.124     5.762 r  si_ad_change_buffer[799]_i_735/O
                         net (fo=2, routed)           0.741     6.503    si_ad_change_buffer[799]_i_735_n_0
    SLICE_X92Y106        LUT6 (Prop_lut6_I0_O)        0.124     6.627 r  si_ad_change_buffer[799]_i_739/O
                         net (fo=1, routed)           0.000     6.627    si_ad_change_buffer[799]_i_739_n_0
    SLICE_X92Y106        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.003 r  si_ad_change_buffer_reg[799]_i_392/CO[3]
                         net (fo=1, routed)           0.000     7.003    si_ad_change_buffer_reg[799]_i_392_n_0
    SLICE_X92Y107        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.326 r  si_ad_change_buffer_reg[799]_i_263/O[1]
                         net (fo=5, routed)           0.860     8.186    si_ad_change_buffer_reg[799]_i_263_n_6
    SLICE_X95Y107        LUT4 (Prop_lut4_I0_O)        0.306     8.492 r  si_ad_change_buffer[799]_i_1025/O
                         net (fo=1, routed)           0.000     8.492    si_ad_change_buffer[799]_i_1025_n_0
    SLICE_X95Y107        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.072 r  si_ad_change_buffer_reg[799]_i_747/O[2]
                         net (fo=1, routed)           0.450     9.521    si_ad_change_buffer_reg[799]_i_747_n_5
    SLICE_X99Y106        LUT2 (Prop_lut2_I1_O)        0.302     9.823 r  si_ad_change_buffer[799]_i_401/O
                         net (fo=1, routed)           0.000     9.823    si_ad_change_buffer[799]_i_401_n_0
    SLICE_X99Y106        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    10.071 r  si_ad_change_buffer_reg[799]_i_264/O[2]
                         net (fo=105, routed)         0.930    11.001    si_ad_change_buffer_reg[799]_i_264_n_5
    SLICE_X97Y104        LUT6 (Prop_lut6_I5_O)        0.302    11.303 r  si_ad_change_buffer[0]_i_122/O
                         net (fo=67, routed)          1.397    12.700    si_ad_change_buffer[0]_i_122_n_0
    SLICE_X89Y105        LUT5 (Prop_lut5_I2_O)        0.152    12.852 r  si_ad_change_buffer[786]_i_40/O
                         net (fo=128, routed)         1.188    14.040    si_ad_change_buffer[786]_i_40_n_0
    SLICE_X89Y110        LUT4 (Prop_lut4_I1_O)        0.352    14.392 r  si_ad_change_buffer[386]_i_30/O
                         net (fo=4, routed)           1.902    16.295    si_ad_change_buffer[386]_i_30_n_0
    SLICE_X74Y100        LUT6 (Prop_lut6_I3_O)        0.326    16.621 r  si_ad_change_buffer[258]_i_34/O
                         net (fo=4, routed)           0.837    17.457    si_ad_change_buffer[258]_i_34_n_0
    SLICE_X75Y102        LUT6 (Prop_lut6_I3_O)        0.124    17.581 r  si_ad_change_buffer[226]_i_29/O
                         net (fo=4, routed)           1.712    19.293    si_ad_change_buffer[226]_i_29_n_0
    SLICE_X53Y93         LUT6 (Prop_lut6_I3_O)        0.124    19.417 r  si_ad_change_buffer[218]_i_24/O
                         net (fo=4, routed)           1.029    20.446    si_ad_change_buffer[218]_i_24_n_0
    SLICE_X56Y90         LUT6 (Prop_lut6_I1_O)        0.124    20.570 r  si_ad_change_buffer[217]_i_17/O
                         net (fo=1, routed)           0.315    20.885    ROTATE_LEFT05_in[217]
    SLICE_X52Y90         LUT4 (Prop_lut4_I3_O)        0.124    21.009 r  si_ad_change_buffer[217]_i_10/O
                         net (fo=1, routed)           0.566    21.575    ROTATE_LEFT7_out[217]
    SLICE_X51Y90         LUT6 (Prop_lut6_I5_O)        0.124    21.699 r  si_ad_change_buffer[217]_i_4/O
                         net (fo=1, routed)           0.401    22.100    si_ad_change_buffer[217]_i_4_n_0
    SLICE_X51Y89         LUT5 (Prop_lut5_I4_O)        0.124    22.224 r  si_ad_change_buffer[217]_i_1/O
                         net (fo=1, routed)           0.000    22.224    si_ad_change_buffer[217]_i_1_n_0
    SLICE_X51Y89         FDRE                                         r  si_ad_change_buffer_reg[217]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.713    22.902    clk_out1
    SLICE_X51Y89         FDRE                                         r  si_ad_change_buffer_reg[217]/C
                         clock pessimism             -0.507    22.395    
                         clock uncertainty           -0.167    22.228    
    SLICE_X51Y89         FDRE (Setup_fdre_C_D)        0.029    22.257    si_ad_change_buffer_reg[217]
  -------------------------------------------------------------------
                         required time                         22.257    
                         arrival time                         -22.224    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.102ns  (required time - arrival time)
  Source:                 si_ad_value_picture_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[67]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.667ns  (logic 6.975ns (28.277%)  route 17.692ns (71.723%))
  Logic Levels:           28  (CARRY4=8 LUT2=2 LUT3=1 LUT4=2 LUT5=3 LUT6=12)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.264ns = ( 22.736 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.678ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.648    -2.678    clk_out1
    SLICE_X86Y106        FDRE                                         r  si_ad_value_picture_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y106        FDRE (Prop_fdre_C_Q)         0.456    -2.222 r  si_ad_value_picture_reg[2]/Q
                         net (fo=17, routed)          1.115    -1.107    si_ad_value_picture_reg_n_0_[2]
    SLICE_X84Y107        LUT6 (Prop_lut6_I4_O)        0.124    -0.983 r  si_value_pixel[7]_i_35/O
                         net (fo=2, routed)           0.857    -0.125    si_value_pixel[7]_i_35_n_0
    SLICE_X85Y107        LUT6 (Prop_lut6_I0_O)        0.124    -0.001 r  si_value_pixel[7]_i_39/O
                         net (fo=1, routed)           0.000    -0.001    si_value_pixel[7]_i_39_n_0
    SLICE_X85Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.531 r  si_value_pixel_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000     0.531    si_value_pixel_reg[7]_i_20_n_0
    SLICE_X85Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.753 r  si_value_pixel_reg[11]_i_44/O[0]
                         net (fo=3, routed)           0.621     1.374    si_value_pixel_reg[11]_i_44_n_7
    SLICE_X86Y107        LUT4 (Prop_lut4_I2_O)        0.299     1.673 r  si_value_pixel[11]_i_47/O
                         net (fo=2, routed)           0.496     2.169    si_value_pixel[11]_i_47_n_0
    SLICE_X86Y107        LUT6 (Prop_lut6_I3_O)        0.124     2.293 r  si_value_pixel[11]_i_29/O
                         net (fo=2, routed)           0.509     2.802    si_value_pixel[11]_i_29_n_0
    SLICE_X87Y107        LUT5 (Prop_lut5_I0_O)        0.124     2.926 r  si_value_pixel[11]_i_33/O
                         net (fo=1, routed)           0.000     2.926    si_value_pixel[11]_i_33_n_0
    SLICE_X87Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.476 r  si_value_pixel_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000     3.476    si_value_pixel_reg[11]_i_25_n_0
    SLICE_X87Y108        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.789 r  si_value_pixel_reg[11]_i_26/O[3]
                         net (fo=11, routed)          0.876     4.665    si_value_pixel1[14]
    SLICE_X91Y108        LUT3 (Prop_lut3_I1_O)        0.306     4.971 f  si_ad_change_buffer[799]_i_1016/O
                         net (fo=2, routed)           0.668     5.638    si_ad_change_buffer[799]_i_1016_n_0
    SLICE_X90Y108        LUT5 (Prop_lut5_I1_O)        0.124     5.762 r  si_ad_change_buffer[799]_i_735/O
                         net (fo=2, routed)           0.741     6.503    si_ad_change_buffer[799]_i_735_n_0
    SLICE_X92Y106        LUT6 (Prop_lut6_I0_O)        0.124     6.627 r  si_ad_change_buffer[799]_i_739/O
                         net (fo=1, routed)           0.000     6.627    si_ad_change_buffer[799]_i_739_n_0
    SLICE_X92Y106        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.003 r  si_ad_change_buffer_reg[799]_i_392/CO[3]
                         net (fo=1, routed)           0.000     7.003    si_ad_change_buffer_reg[799]_i_392_n_0
    SLICE_X92Y107        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.326 r  si_ad_change_buffer_reg[799]_i_263/O[1]
                         net (fo=5, routed)           0.860     8.186    si_ad_change_buffer_reg[799]_i_263_n_6
    SLICE_X95Y107        LUT4 (Prop_lut4_I0_O)        0.306     8.492 r  si_ad_change_buffer[799]_i_1025/O
                         net (fo=1, routed)           0.000     8.492    si_ad_change_buffer[799]_i_1025_n_0
    SLICE_X95Y107        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.072 r  si_ad_change_buffer_reg[799]_i_747/O[2]
                         net (fo=1, routed)           0.450     9.521    si_ad_change_buffer_reg[799]_i_747_n_5
    SLICE_X99Y106        LUT2 (Prop_lut2_I1_O)        0.302     9.823 r  si_ad_change_buffer[799]_i_401/O
                         net (fo=1, routed)           0.000     9.823    si_ad_change_buffer[799]_i_401_n_0
    SLICE_X99Y106        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    10.071 r  si_ad_change_buffer_reg[799]_i_264/O[2]
                         net (fo=105, routed)         1.087    11.158    si_ad_change_buffer_reg[799]_i_264_n_5
    SLICE_X96Y107        LUT6 (Prop_lut6_I0_O)        0.302    11.460 r  si_ad_change_buffer[0]_i_124/O
                         net (fo=83, routed)          1.485    12.945    si_ad_change_buffer[0]_i_124_n_0
    SLICE_X98Y99         LUT6 (Prop_lut6_I2_O)        0.124    13.069 r  si_ad_change_buffer[789]_i_35/O
                         net (fo=128, routed)         1.463    14.532    si_ad_change_buffer[789]_i_35_n_0
    SLICE_X84Y92         LUT5 (Prop_lut5_I3_O)        0.124    14.656 r  si_ad_change_buffer[205]_i_33/O
                         net (fo=4, routed)           1.247    15.903    si_ad_change_buffer[205]_i_33_n_0
    SLICE_X74Y98         LUT6 (Prop_lut6_I3_O)        0.124    16.027 r  si_ad_change_buffer[77]_i_35/O
                         net (fo=4, routed)           1.126    17.154    si_ad_change_buffer[77]_i_35_n_0
    SLICE_X69Y101        LUT6 (Prop_lut6_I5_O)        0.124    17.278 r  si_ad_change_buffer[77]_i_31/O
                         net (fo=4, routed)           1.028    18.305    si_ad_change_buffer[77]_i_31_n_0
    SLICE_X71Y106        LUT6 (Prop_lut6_I3_O)        0.124    18.429 r  si_ad_change_buffer[69]_i_24/O
                         net (fo=4, routed)           1.434    19.863    si_ad_change_buffer[69]_i_24_n_0
    SLICE_X58Y113        LUT6 (Prop_lut6_I3_O)        0.124    19.987 r  si_ad_change_buffer[67]_i_17/O
                         net (fo=1, routed)           0.601    20.588    ROTATE_LEFT05_in[67]
    SLICE_X55Y116        LUT2 (Prop_lut2_I1_O)        0.124    20.712 r  si_ad_change_buffer[67]_i_10/O
                         net (fo=1, routed)           0.733    21.445    ROTATE_LEFT7_out[67]
    SLICE_X49Y116        LUT6 (Prop_lut6_I5_O)        0.124    21.569 r  si_ad_change_buffer[67]_i_4/O
                         net (fo=1, routed)           0.296    21.865    si_ad_change_buffer[67]_i_4_n_0
    SLICE_X49Y114        LUT6 (Prop_lut6_I5_O)        0.124    21.989 r  si_ad_change_buffer[67]_i_1/O
                         net (fo=1, routed)           0.000    21.989    si_ad_change_buffer[67]_i_1_n_0
    SLICE_X49Y114        FDRE                                         r  si_ad_change_buffer_reg[67]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.546    22.736    clk_out1
    SLICE_X49Y114        FDRE                                         r  si_ad_change_buffer_reg[67]/C
                         clock pessimism             -0.507    22.228    
                         clock uncertainty           -0.167    22.061    
    SLICE_X49Y114        FDRE (Setup_fdre_C_D)        0.029    22.090    si_ad_change_buffer_reg[67]
  -------------------------------------------------------------------
                         required time                         22.090    
                         arrival time                         -21.989    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.162ns  (required time - arrival time)
  Source:                 si_ad_value_picture_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[211]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.775ns  (logic 7.433ns (30.002%)  route 17.342ns (69.998%))
  Logic Levels:           28  (CARRY4=8 LUT2=1 LUT3=1 LUT4=4 LUT5=4 LUT6=10)
  Clock Path Skew:        0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.096ns = ( 22.904 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.678ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.648    -2.678    clk_out1
    SLICE_X86Y106        FDRE                                         r  si_ad_value_picture_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y106        FDRE (Prop_fdre_C_Q)         0.456    -2.222 r  si_ad_value_picture_reg[2]/Q
                         net (fo=17, routed)          1.115    -1.107    si_ad_value_picture_reg_n_0_[2]
    SLICE_X84Y107        LUT6 (Prop_lut6_I4_O)        0.124    -0.983 r  si_value_pixel[7]_i_35/O
                         net (fo=2, routed)           0.857    -0.125    si_value_pixel[7]_i_35_n_0
    SLICE_X85Y107        LUT6 (Prop_lut6_I0_O)        0.124    -0.001 r  si_value_pixel[7]_i_39/O
                         net (fo=1, routed)           0.000    -0.001    si_value_pixel[7]_i_39_n_0
    SLICE_X85Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.531 r  si_value_pixel_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000     0.531    si_value_pixel_reg[7]_i_20_n_0
    SLICE_X85Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.753 r  si_value_pixel_reg[11]_i_44/O[0]
                         net (fo=3, routed)           0.621     1.374    si_value_pixel_reg[11]_i_44_n_7
    SLICE_X86Y107        LUT4 (Prop_lut4_I2_O)        0.299     1.673 r  si_value_pixel[11]_i_47/O
                         net (fo=2, routed)           0.496     2.169    si_value_pixel[11]_i_47_n_0
    SLICE_X86Y107        LUT6 (Prop_lut6_I3_O)        0.124     2.293 r  si_value_pixel[11]_i_29/O
                         net (fo=2, routed)           0.509     2.802    si_value_pixel[11]_i_29_n_0
    SLICE_X87Y107        LUT5 (Prop_lut5_I0_O)        0.124     2.926 r  si_value_pixel[11]_i_33/O
                         net (fo=1, routed)           0.000     2.926    si_value_pixel[11]_i_33_n_0
    SLICE_X87Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.476 r  si_value_pixel_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000     3.476    si_value_pixel_reg[11]_i_25_n_0
    SLICE_X87Y108        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.789 r  si_value_pixel_reg[11]_i_26/O[3]
                         net (fo=11, routed)          0.876     4.665    si_value_pixel1[14]
    SLICE_X91Y108        LUT3 (Prop_lut3_I1_O)        0.306     4.971 f  si_ad_change_buffer[799]_i_1016/O
                         net (fo=2, routed)           0.668     5.638    si_ad_change_buffer[799]_i_1016_n_0
    SLICE_X90Y108        LUT5 (Prop_lut5_I1_O)        0.124     5.762 r  si_ad_change_buffer[799]_i_735/O
                         net (fo=2, routed)           0.741     6.503    si_ad_change_buffer[799]_i_735_n_0
    SLICE_X92Y106        LUT6 (Prop_lut6_I0_O)        0.124     6.627 r  si_ad_change_buffer[799]_i_739/O
                         net (fo=1, routed)           0.000     6.627    si_ad_change_buffer[799]_i_739_n_0
    SLICE_X92Y106        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.003 r  si_ad_change_buffer_reg[799]_i_392/CO[3]
                         net (fo=1, routed)           0.000     7.003    si_ad_change_buffer_reg[799]_i_392_n_0
    SLICE_X92Y107        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.326 r  si_ad_change_buffer_reg[799]_i_263/O[1]
                         net (fo=5, routed)           0.860     8.186    si_ad_change_buffer_reg[799]_i_263_n_6
    SLICE_X95Y107        LUT4 (Prop_lut4_I0_O)        0.306     8.492 r  si_ad_change_buffer[799]_i_1025/O
                         net (fo=1, routed)           0.000     8.492    si_ad_change_buffer[799]_i_1025_n_0
    SLICE_X95Y107        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.072 r  si_ad_change_buffer_reg[799]_i_747/O[2]
                         net (fo=1, routed)           0.450     9.521    si_ad_change_buffer_reg[799]_i_747_n_5
    SLICE_X99Y106        LUT2 (Prop_lut2_I1_O)        0.302     9.823 r  si_ad_change_buffer[799]_i_401/O
                         net (fo=1, routed)           0.000     9.823    si_ad_change_buffer[799]_i_401_n_0
    SLICE_X99Y106        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    10.071 r  si_ad_change_buffer_reg[799]_i_264/O[2]
                         net (fo=105, routed)         0.930    11.001    si_ad_change_buffer_reg[799]_i_264_n_5
    SLICE_X97Y104        LUT6 (Prop_lut6_I5_O)        0.302    11.303 r  si_ad_change_buffer[0]_i_122/O
                         net (fo=67, routed)          1.397    12.700    si_ad_change_buffer[0]_i_122_n_0
    SLICE_X89Y105        LUT5 (Prop_lut5_I2_O)        0.152    12.852 r  si_ad_change_buffer[786]_i_40/O
                         net (fo=128, routed)         1.188    14.040    si_ad_change_buffer[786]_i_40_n_0
    SLICE_X89Y110        LUT4 (Prop_lut4_I1_O)        0.352    14.392 r  si_ad_change_buffer[386]_i_30/O
                         net (fo=4, routed)           1.902    16.295    si_ad_change_buffer[386]_i_30_n_0
    SLICE_X74Y100        LUT6 (Prop_lut6_I3_O)        0.326    16.621 r  si_ad_change_buffer[258]_i_34/O
                         net (fo=4, routed)           0.837    17.457    si_ad_change_buffer[258]_i_34_n_0
    SLICE_X75Y102        LUT6 (Prop_lut6_I3_O)        0.124    17.581 r  si_ad_change_buffer[226]_i_29/O
                         net (fo=4, routed)           1.387    18.968    si_ad_change_buffer[226]_i_29_n_0
    SLICE_X61Y98         LUT6 (Prop_lut6_I0_O)        0.124    19.092 r  si_ad_change_buffer[214]_i_24/O
                         net (fo=4, routed)           1.221    20.313    si_ad_change_buffer[214]_i_24_n_0
    SLICE_X52Y94         LUT6 (Prop_lut6_I0_O)        0.124    20.437 r  si_ad_change_buffer[211]_i_17/O
                         net (fo=1, routed)           0.427    20.865    ROTATE_LEFT05_in[211]
    SLICE_X50Y93         LUT4 (Prop_lut4_I3_O)        0.124    20.989 r  si_ad_change_buffer[211]_i_10/O
                         net (fo=1, routed)           0.416    21.404    ROTATE_LEFT7_out[211]
    SLICE_X49Y93         LUT6 (Prop_lut6_I5_O)        0.124    21.528 r  si_ad_change_buffer[211]_i_4/O
                         net (fo=1, routed)           0.445    21.973    si_ad_change_buffer[211]_i_4_n_0
    SLICE_X49Y91         LUT5 (Prop_lut5_I4_O)        0.124    22.097 r  si_ad_change_buffer[211]_i_1/O
                         net (fo=1, routed)           0.000    22.097    si_ad_change_buffer[211]_i_1_n_0
    SLICE_X49Y91         FDRE                                         r  si_ad_change_buffer_reg[211]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.715    22.904    clk_out1
    SLICE_X49Y91         FDRE                                         r  si_ad_change_buffer_reg[211]/C
                         clock pessimism             -0.507    22.397    
                         clock uncertainty           -0.167    22.230    
    SLICE_X49Y91         FDRE (Setup_fdre_C_D)        0.029    22.259    si_ad_change_buffer_reg[211]
  -------------------------------------------------------------------
                         required time                         22.259    
                         arrival time                         -22.097    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.168ns  (required time - arrival time)
  Source:                 si_ad_value_picture_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[235]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.766ns  (logic 7.433ns (30.013%)  route 17.333ns (69.987%))
  Logic Levels:           28  (CARRY4=8 LUT2=1 LUT3=1 LUT4=4 LUT5=4 LUT6=10)
  Clock Path Skew:        0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.099ns = ( 22.901 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.678ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.648    -2.678    clk_out1
    SLICE_X86Y106        FDRE                                         r  si_ad_value_picture_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y106        FDRE (Prop_fdre_C_Q)         0.456    -2.222 r  si_ad_value_picture_reg[2]/Q
                         net (fo=17, routed)          1.115    -1.107    si_ad_value_picture_reg_n_0_[2]
    SLICE_X84Y107        LUT6 (Prop_lut6_I4_O)        0.124    -0.983 r  si_value_pixel[7]_i_35/O
                         net (fo=2, routed)           0.857    -0.125    si_value_pixel[7]_i_35_n_0
    SLICE_X85Y107        LUT6 (Prop_lut6_I0_O)        0.124    -0.001 r  si_value_pixel[7]_i_39/O
                         net (fo=1, routed)           0.000    -0.001    si_value_pixel[7]_i_39_n_0
    SLICE_X85Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.531 r  si_value_pixel_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000     0.531    si_value_pixel_reg[7]_i_20_n_0
    SLICE_X85Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.753 r  si_value_pixel_reg[11]_i_44/O[0]
                         net (fo=3, routed)           0.621     1.374    si_value_pixel_reg[11]_i_44_n_7
    SLICE_X86Y107        LUT4 (Prop_lut4_I2_O)        0.299     1.673 r  si_value_pixel[11]_i_47/O
                         net (fo=2, routed)           0.496     2.169    si_value_pixel[11]_i_47_n_0
    SLICE_X86Y107        LUT6 (Prop_lut6_I3_O)        0.124     2.293 r  si_value_pixel[11]_i_29/O
                         net (fo=2, routed)           0.509     2.802    si_value_pixel[11]_i_29_n_0
    SLICE_X87Y107        LUT5 (Prop_lut5_I0_O)        0.124     2.926 r  si_value_pixel[11]_i_33/O
                         net (fo=1, routed)           0.000     2.926    si_value_pixel[11]_i_33_n_0
    SLICE_X87Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.476 r  si_value_pixel_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000     3.476    si_value_pixel_reg[11]_i_25_n_0
    SLICE_X87Y108        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.789 r  si_value_pixel_reg[11]_i_26/O[3]
                         net (fo=11, routed)          0.876     4.665    si_value_pixel1[14]
    SLICE_X91Y108        LUT3 (Prop_lut3_I1_O)        0.306     4.971 f  si_ad_change_buffer[799]_i_1016/O
                         net (fo=2, routed)           0.668     5.638    si_ad_change_buffer[799]_i_1016_n_0
    SLICE_X90Y108        LUT5 (Prop_lut5_I1_O)        0.124     5.762 r  si_ad_change_buffer[799]_i_735/O
                         net (fo=2, routed)           0.741     6.503    si_ad_change_buffer[799]_i_735_n_0
    SLICE_X92Y106        LUT6 (Prop_lut6_I0_O)        0.124     6.627 r  si_ad_change_buffer[799]_i_739/O
                         net (fo=1, routed)           0.000     6.627    si_ad_change_buffer[799]_i_739_n_0
    SLICE_X92Y106        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.003 r  si_ad_change_buffer_reg[799]_i_392/CO[3]
                         net (fo=1, routed)           0.000     7.003    si_ad_change_buffer_reg[799]_i_392_n_0
    SLICE_X92Y107        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.326 r  si_ad_change_buffer_reg[799]_i_263/O[1]
                         net (fo=5, routed)           0.860     8.186    si_ad_change_buffer_reg[799]_i_263_n_6
    SLICE_X95Y107        LUT4 (Prop_lut4_I0_O)        0.306     8.492 r  si_ad_change_buffer[799]_i_1025/O
                         net (fo=1, routed)           0.000     8.492    si_ad_change_buffer[799]_i_1025_n_0
    SLICE_X95Y107        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.072 r  si_ad_change_buffer_reg[799]_i_747/O[2]
                         net (fo=1, routed)           0.450     9.521    si_ad_change_buffer_reg[799]_i_747_n_5
    SLICE_X99Y106        LUT2 (Prop_lut2_I1_O)        0.302     9.823 r  si_ad_change_buffer[799]_i_401/O
                         net (fo=1, routed)           0.000     9.823    si_ad_change_buffer[799]_i_401_n_0
    SLICE_X99Y106        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    10.071 r  si_ad_change_buffer_reg[799]_i_264/O[2]
                         net (fo=105, routed)         0.930    11.001    si_ad_change_buffer_reg[799]_i_264_n_5
    SLICE_X97Y104        LUT6 (Prop_lut6_I5_O)        0.302    11.303 r  si_ad_change_buffer[0]_i_122/O
                         net (fo=67, routed)          1.397    12.700    si_ad_change_buffer[0]_i_122_n_0
    SLICE_X89Y105        LUT5 (Prop_lut5_I2_O)        0.152    12.852 r  si_ad_change_buffer[786]_i_40/O
                         net (fo=128, routed)         1.188    14.040    si_ad_change_buffer[786]_i_40_n_0
    SLICE_X89Y110        LUT4 (Prop_lut4_I1_O)        0.352    14.392 r  si_ad_change_buffer[386]_i_30/O
                         net (fo=4, routed)           1.902    16.295    si_ad_change_buffer[386]_i_30_n_0
    SLICE_X74Y100        LUT6 (Prop_lut6_I3_O)        0.326    16.621 r  si_ad_change_buffer[258]_i_34/O
                         net (fo=4, routed)           0.862    17.482    si_ad_change_buffer[258]_i_34_n_0
    SLICE_X70Y101        LUT6 (Prop_lut6_I1_O)        0.124    17.606 r  si_ad_change_buffer[242]_i_30/O
                         net (fo=4, routed)           0.924    18.531    si_ad_change_buffer[242]_i_30_n_0
    SLICE_X64Y100        LUT6 (Prop_lut6_I1_O)        0.124    18.655 r  si_ad_change_buffer[238]_i_24/O
                         net (fo=4, routed)           1.271    19.925    si_ad_change_buffer[238]_i_24_n_0
    SLICE_X59Y92         LUT6 (Prop_lut6_I0_O)        0.124    20.049 r  si_ad_change_buffer[235]_i_17/O
                         net (fo=1, routed)           0.615    20.665    ROTATE_LEFT05_in[235]
    SLICE_X57Y92         LUT4 (Prop_lut4_I3_O)        0.124    20.789 r  si_ad_change_buffer[235]_i_10/O
                         net (fo=1, routed)           0.594    21.383    ROTATE_LEFT7_out[235]
    SLICE_X57Y90         LUT6 (Prop_lut6_I5_O)        0.124    21.507 r  si_ad_change_buffer[235]_i_4/O
                         net (fo=1, routed)           0.457    21.964    si_ad_change_buffer[235]_i_4_n_0
    SLICE_X59Y90         LUT5 (Prop_lut5_I4_O)        0.124    22.088 r  si_ad_change_buffer[235]_i_1/O
                         net (fo=1, routed)           0.000    22.088    si_ad_change_buffer[235]_i_1_n_0
    SLICE_X59Y90         FDRE                                         r  si_ad_change_buffer_reg[235]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.712    22.901    clk_out1
    SLICE_X59Y90         FDRE                                         r  si_ad_change_buffer_reg[235]/C
                         clock pessimism             -0.507    22.394    
                         clock uncertainty           -0.167    22.227    
    SLICE_X59Y90         FDRE (Setup_fdre_C_D)        0.029    22.256    si_ad_change_buffer_reg[235]
  -------------------------------------------------------------------
                         required time                         22.256    
                         arrival time                         -22.088    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.188ns  (required time - arrival time)
  Source:                 si_ad_value_picture_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[704]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.805ns  (logic 7.313ns (29.482%)  route 17.492ns (70.518%))
  Logic Levels:           27  (CARRY4=8 LUT2=2 LUT3=2 LUT4=2 LUT5=4 LUT6=9)
  Clock Path Skew:        0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.088ns = ( 22.912 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.678ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.648    -2.678    clk_out1
    SLICE_X86Y106        FDRE                                         r  si_ad_value_picture_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y106        FDRE (Prop_fdre_C_Q)         0.456    -2.222 r  si_ad_value_picture_reg[2]/Q
                         net (fo=17, routed)          1.115    -1.107    si_ad_value_picture_reg_n_0_[2]
    SLICE_X84Y107        LUT6 (Prop_lut6_I4_O)        0.124    -0.983 r  si_value_pixel[7]_i_35/O
                         net (fo=2, routed)           0.857    -0.125    si_value_pixel[7]_i_35_n_0
    SLICE_X85Y107        LUT6 (Prop_lut6_I0_O)        0.124    -0.001 r  si_value_pixel[7]_i_39/O
                         net (fo=1, routed)           0.000    -0.001    si_value_pixel[7]_i_39_n_0
    SLICE_X85Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.531 r  si_value_pixel_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000     0.531    si_value_pixel_reg[7]_i_20_n_0
    SLICE_X85Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.753 r  si_value_pixel_reg[11]_i_44/O[0]
                         net (fo=3, routed)           0.621     1.374    si_value_pixel_reg[11]_i_44_n_7
    SLICE_X86Y107        LUT4 (Prop_lut4_I2_O)        0.299     1.673 r  si_value_pixel[11]_i_47/O
                         net (fo=2, routed)           0.496     2.169    si_value_pixel[11]_i_47_n_0
    SLICE_X86Y107        LUT6 (Prop_lut6_I3_O)        0.124     2.293 r  si_value_pixel[11]_i_29/O
                         net (fo=2, routed)           0.509     2.802    si_value_pixel[11]_i_29_n_0
    SLICE_X87Y107        LUT5 (Prop_lut5_I0_O)        0.124     2.926 r  si_value_pixel[11]_i_33/O
                         net (fo=1, routed)           0.000     2.926    si_value_pixel[11]_i_33_n_0
    SLICE_X87Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.476 r  si_value_pixel_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000     3.476    si_value_pixel_reg[11]_i_25_n_0
    SLICE_X87Y108        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.789 r  si_value_pixel_reg[11]_i_26/O[3]
                         net (fo=11, routed)          0.876     4.665    si_value_pixel1[14]
    SLICE_X91Y108        LUT3 (Prop_lut3_I1_O)        0.306     4.971 f  si_ad_change_buffer[799]_i_1016/O
                         net (fo=2, routed)           0.668     5.638    si_ad_change_buffer[799]_i_1016_n_0
    SLICE_X90Y108        LUT5 (Prop_lut5_I1_O)        0.124     5.762 r  si_ad_change_buffer[799]_i_735/O
                         net (fo=2, routed)           0.741     6.503    si_ad_change_buffer[799]_i_735_n_0
    SLICE_X92Y106        LUT6 (Prop_lut6_I0_O)        0.124     6.627 r  si_ad_change_buffer[799]_i_739/O
                         net (fo=1, routed)           0.000     6.627    si_ad_change_buffer[799]_i_739_n_0
    SLICE_X92Y106        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.003 r  si_ad_change_buffer_reg[799]_i_392/CO[3]
                         net (fo=1, routed)           0.000     7.003    si_ad_change_buffer_reg[799]_i_392_n_0
    SLICE_X92Y107        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.326 r  si_ad_change_buffer_reg[799]_i_263/O[1]
                         net (fo=5, routed)           0.860     8.186    si_ad_change_buffer_reg[799]_i_263_n_6
    SLICE_X95Y107        LUT4 (Prop_lut4_I0_O)        0.306     8.492 r  si_ad_change_buffer[799]_i_1025/O
                         net (fo=1, routed)           0.000     8.492    si_ad_change_buffer[799]_i_1025_n_0
    SLICE_X95Y107        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.072 r  si_ad_change_buffer_reg[799]_i_747/O[2]
                         net (fo=1, routed)           0.450     9.521    si_ad_change_buffer_reg[799]_i_747_n_5
    SLICE_X99Y106        LUT2 (Prop_lut2_I1_O)        0.302     9.823 r  si_ad_change_buffer[799]_i_401/O
                         net (fo=1, routed)           0.000     9.823    si_ad_change_buffer[799]_i_401_n_0
    SLICE_X99Y106        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    10.071 r  si_ad_change_buffer_reg[799]_i_264/O[2]
                         net (fo=105, routed)         1.087    11.158    si_ad_change_buffer_reg[799]_i_264_n_5
    SLICE_X96Y107        LUT6 (Prop_lut6_I0_O)        0.302    11.460 r  si_ad_change_buffer[0]_i_124/O
                         net (fo=83, routed)          1.865    13.325    si_ad_change_buffer[0]_i_124_n_0
    SLICE_X79Y109        LUT3 (Prop_lut3_I2_O)        0.150    13.475 f  si_ad_change_buffer[793]_i_31/O
                         net (fo=108, routed)         2.887    16.362    si_ad_change_buffer[793]_i_31_n_0
    SLICE_X120Y95        LUT5 (Prop_lut5_I4_O)        0.326    16.688 r  si_ad_change_buffer[755]_i_36/O
                         net (fo=4, routed)           1.210    17.898    si_ad_change_buffer[755]_i_36_n_0
    SLICE_X126Y82        LUT6 (Prop_lut6_I0_O)        0.124    18.022 r  si_ad_change_buffer[707]_i_28/O
                         net (fo=4, routed)           0.803    18.825    si_ad_change_buffer[707]_i_28_n_0
    SLICE_X127Y80        LUT6 (Prop_lut6_I4_O)        0.124    18.949 r  si_ad_change_buffer[707]_i_23/O
                         net (fo=4, routed)           0.652    19.602    si_ad_change_buffer[707]_i_23_n_0
    SLICE_X128Y79        LUT6 (Prop_lut6_I0_O)        0.124    19.726 r  si_ad_change_buffer[704]_i_17/O
                         net (fo=1, routed)           0.791    20.517    ROTATE_LEFT05_in[704]
    SLICE_X130Y78        LUT2 (Prop_lut2_I1_O)        0.150    20.667 r  si_ad_change_buffer[704]_i_10/O
                         net (fo=1, routed)           0.650    21.317    ROTATE_LEFT7_out[704]
    SLICE_X133Y78        LUT6 (Prop_lut6_I5_O)        0.332    21.649 r  si_ad_change_buffer[704]_i_4/O
                         net (fo=1, routed)           0.354    22.004    si_ad_change_buffer[704]_i_4_n_0
    SLICE_X132Y78        LUT5 (Prop_lut5_I4_O)        0.124    22.128 r  si_ad_change_buffer[704]_i_1/O
                         net (fo=1, routed)           0.000    22.128    si_ad_change_buffer[704]_i_1_n_0
    SLICE_X132Y78        FDRE                                         r  si_ad_change_buffer_reg[704]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.723    22.912    clk_out1
    SLICE_X132Y78        FDRE                                         r  si_ad_change_buffer_reg[704]/C
                         clock pessimism             -0.507    22.405    
                         clock uncertainty           -0.167    22.238    
    SLICE_X132Y78        FDRE (Setup_fdre_C_D)        0.077    22.315    si_ad_change_buffer_reg[704]
  -------------------------------------------------------------------
                         required time                         22.315    
                         arrival time                         -22.128    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.197ns  (required time - arrival time)
  Source:                 si_ad_value_picture_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[138]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.625ns  (logic 6.975ns (28.325%)  route 17.650ns (71.675%))
  Logic Levels:           28  (CARRY4=8 LUT2=1 LUT3=1 LUT4=3 LUT5=4 LUT6=11)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.260ns = ( 22.740 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.678ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.648    -2.678    clk_out1
    SLICE_X86Y106        FDRE                                         r  si_ad_value_picture_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y106        FDRE (Prop_fdre_C_Q)         0.456    -2.222 r  si_ad_value_picture_reg[2]/Q
                         net (fo=17, routed)          1.115    -1.107    si_ad_value_picture_reg_n_0_[2]
    SLICE_X84Y107        LUT6 (Prop_lut6_I4_O)        0.124    -0.983 r  si_value_pixel[7]_i_35/O
                         net (fo=2, routed)           0.857    -0.125    si_value_pixel[7]_i_35_n_0
    SLICE_X85Y107        LUT6 (Prop_lut6_I0_O)        0.124    -0.001 r  si_value_pixel[7]_i_39/O
                         net (fo=1, routed)           0.000    -0.001    si_value_pixel[7]_i_39_n_0
    SLICE_X85Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.531 r  si_value_pixel_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000     0.531    si_value_pixel_reg[7]_i_20_n_0
    SLICE_X85Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.753 r  si_value_pixel_reg[11]_i_44/O[0]
                         net (fo=3, routed)           0.621     1.374    si_value_pixel_reg[11]_i_44_n_7
    SLICE_X86Y107        LUT4 (Prop_lut4_I2_O)        0.299     1.673 r  si_value_pixel[11]_i_47/O
                         net (fo=2, routed)           0.496     2.169    si_value_pixel[11]_i_47_n_0
    SLICE_X86Y107        LUT6 (Prop_lut6_I3_O)        0.124     2.293 r  si_value_pixel[11]_i_29/O
                         net (fo=2, routed)           0.509     2.802    si_value_pixel[11]_i_29_n_0
    SLICE_X87Y107        LUT5 (Prop_lut5_I0_O)        0.124     2.926 r  si_value_pixel[11]_i_33/O
                         net (fo=1, routed)           0.000     2.926    si_value_pixel[11]_i_33_n_0
    SLICE_X87Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.476 r  si_value_pixel_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000     3.476    si_value_pixel_reg[11]_i_25_n_0
    SLICE_X87Y108        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.789 r  si_value_pixel_reg[11]_i_26/O[3]
                         net (fo=11, routed)          0.876     4.665    si_value_pixel1[14]
    SLICE_X91Y108        LUT3 (Prop_lut3_I1_O)        0.306     4.971 f  si_ad_change_buffer[799]_i_1016/O
                         net (fo=2, routed)           0.668     5.638    si_ad_change_buffer[799]_i_1016_n_0
    SLICE_X90Y108        LUT5 (Prop_lut5_I1_O)        0.124     5.762 r  si_ad_change_buffer[799]_i_735/O
                         net (fo=2, routed)           0.741     6.503    si_ad_change_buffer[799]_i_735_n_0
    SLICE_X92Y106        LUT6 (Prop_lut6_I0_O)        0.124     6.627 r  si_ad_change_buffer[799]_i_739/O
                         net (fo=1, routed)           0.000     6.627    si_ad_change_buffer[799]_i_739_n_0
    SLICE_X92Y106        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.003 r  si_ad_change_buffer_reg[799]_i_392/CO[3]
                         net (fo=1, routed)           0.000     7.003    si_ad_change_buffer_reg[799]_i_392_n_0
    SLICE_X92Y107        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.326 r  si_ad_change_buffer_reg[799]_i_263/O[1]
                         net (fo=5, routed)           0.860     8.186    si_ad_change_buffer_reg[799]_i_263_n_6
    SLICE_X95Y107        LUT4 (Prop_lut4_I0_O)        0.306     8.492 r  si_ad_change_buffer[799]_i_1025/O
                         net (fo=1, routed)           0.000     8.492    si_ad_change_buffer[799]_i_1025_n_0
    SLICE_X95Y107        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.072 r  si_ad_change_buffer_reg[799]_i_747/O[2]
                         net (fo=1, routed)           0.450     9.521    si_ad_change_buffer_reg[799]_i_747_n_5
    SLICE_X99Y106        LUT2 (Prop_lut2_I1_O)        0.302     9.823 r  si_ad_change_buffer[799]_i_401/O
                         net (fo=1, routed)           0.000     9.823    si_ad_change_buffer[799]_i_401_n_0
    SLICE_X99Y106        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    10.071 r  si_ad_change_buffer_reg[799]_i_264/O[2]
                         net (fo=105, routed)         1.087    11.158    si_ad_change_buffer_reg[799]_i_264_n_5
    SLICE_X96Y107        LUT6 (Prop_lut6_I0_O)        0.302    11.460 r  si_ad_change_buffer[0]_i_124/O
                         net (fo=83, routed)          1.485    12.945    si_ad_change_buffer[0]_i_124_n_0
    SLICE_X98Y99         LUT6 (Prop_lut6_I2_O)        0.124    13.069 r  si_ad_change_buffer[789]_i_35/O
                         net (fo=128, routed)         1.463    14.532    si_ad_change_buffer[789]_i_35_n_0
    SLICE_X84Y92         LUT5 (Prop_lut5_I3_O)        0.124    14.656 r  si_ad_change_buffer[205]_i_33/O
                         net (fo=4, routed)           1.587    16.243    si_ad_change_buffer[205]_i_33_n_0
    SLICE_X75Y99         LUT6 (Prop_lut6_I1_O)        0.124    16.367 r  si_ad_change_buffer[141]_i_28/O
                         net (fo=4, routed)           1.394    17.761    si_ad_change_buffer[141]_i_28_n_0
    SLICE_X65Y101        LUT6 (Prop_lut6_I5_O)        0.124    17.885 r  si_ad_change_buffer[141]_i_25/O
                         net (fo=4, routed)           1.051    18.937    si_ad_change_buffer[141]_i_25_n_0
    SLICE_X57Y104        LUT6 (Prop_lut6_I5_O)        0.124    19.061 r  si_ad_change_buffer[141]_i_22/O
                         net (fo=4, routed)           1.006    20.067    si_ad_change_buffer[141]_i_22_n_0
    SLICE_X50Y107        LUT6 (Prop_lut6_I0_O)        0.124    20.191 r  si_ad_change_buffer[138]_i_17/O
                         net (fo=1, routed)           0.412    20.603    ROTATE_LEFT05_in[138]
    SLICE_X51Y106        LUT4 (Prop_lut4_I3_O)        0.124    20.727 r  si_ad_change_buffer[138]_i_10/O
                         net (fo=1, routed)           0.507    21.233    ROTATE_LEFT7_out[138]
    SLICE_X42Y106        LUT6 (Prop_lut6_I5_O)        0.124    21.357 r  si_ad_change_buffer[138]_i_4/O
                         net (fo=1, routed)           0.466    21.823    si_ad_change_buffer[138]_i_4_n_0
    SLICE_X42Y106        LUT5 (Prop_lut5_I4_O)        0.124    21.947 r  si_ad_change_buffer[138]_i_1/O
                         net (fo=1, routed)           0.000    21.947    si_ad_change_buffer[138]_i_1_n_0
    SLICE_X42Y106        FDRE                                         r  si_ad_change_buffer_reg[138]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.550    22.740    clk_out1
    SLICE_X42Y106        FDRE                                         r  si_ad_change_buffer_reg[138]/C
                         clock pessimism             -0.507    22.232    
                         clock uncertainty           -0.167    22.065    
    SLICE_X42Y106        FDRE (Setup_fdre_C_D)        0.079    22.144    si_ad_change_buffer_reg[138]
  -------------------------------------------------------------------
                         required time                         22.144    
                         arrival time                         -21.947    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.219ns  (required time - arrival time)
  Source:                 si_ad_value_picture_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[237]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.717ns  (logic 7.433ns (30.073%)  route 17.284ns (69.927%))
  Logic Levels:           28  (CARRY4=8 LUT2=1 LUT3=1 LUT4=4 LUT5=4 LUT6=10)
  Clock Path Skew:        0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.097ns = ( 22.903 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.678ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.648    -2.678    clk_out1
    SLICE_X86Y106        FDRE                                         r  si_ad_value_picture_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y106        FDRE (Prop_fdre_C_Q)         0.456    -2.222 r  si_ad_value_picture_reg[2]/Q
                         net (fo=17, routed)          1.115    -1.107    si_ad_value_picture_reg_n_0_[2]
    SLICE_X84Y107        LUT6 (Prop_lut6_I4_O)        0.124    -0.983 r  si_value_pixel[7]_i_35/O
                         net (fo=2, routed)           0.857    -0.125    si_value_pixel[7]_i_35_n_0
    SLICE_X85Y107        LUT6 (Prop_lut6_I0_O)        0.124    -0.001 r  si_value_pixel[7]_i_39/O
                         net (fo=1, routed)           0.000    -0.001    si_value_pixel[7]_i_39_n_0
    SLICE_X85Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.531 r  si_value_pixel_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000     0.531    si_value_pixel_reg[7]_i_20_n_0
    SLICE_X85Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.753 r  si_value_pixel_reg[11]_i_44/O[0]
                         net (fo=3, routed)           0.621     1.374    si_value_pixel_reg[11]_i_44_n_7
    SLICE_X86Y107        LUT4 (Prop_lut4_I2_O)        0.299     1.673 r  si_value_pixel[11]_i_47/O
                         net (fo=2, routed)           0.496     2.169    si_value_pixel[11]_i_47_n_0
    SLICE_X86Y107        LUT6 (Prop_lut6_I3_O)        0.124     2.293 r  si_value_pixel[11]_i_29/O
                         net (fo=2, routed)           0.509     2.802    si_value_pixel[11]_i_29_n_0
    SLICE_X87Y107        LUT5 (Prop_lut5_I0_O)        0.124     2.926 r  si_value_pixel[11]_i_33/O
                         net (fo=1, routed)           0.000     2.926    si_value_pixel[11]_i_33_n_0
    SLICE_X87Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.476 r  si_value_pixel_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000     3.476    si_value_pixel_reg[11]_i_25_n_0
    SLICE_X87Y108        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.789 r  si_value_pixel_reg[11]_i_26/O[3]
                         net (fo=11, routed)          0.876     4.665    si_value_pixel1[14]
    SLICE_X91Y108        LUT3 (Prop_lut3_I1_O)        0.306     4.971 f  si_ad_change_buffer[799]_i_1016/O
                         net (fo=2, routed)           0.668     5.638    si_ad_change_buffer[799]_i_1016_n_0
    SLICE_X90Y108        LUT5 (Prop_lut5_I1_O)        0.124     5.762 r  si_ad_change_buffer[799]_i_735/O
                         net (fo=2, routed)           0.741     6.503    si_ad_change_buffer[799]_i_735_n_0
    SLICE_X92Y106        LUT6 (Prop_lut6_I0_O)        0.124     6.627 r  si_ad_change_buffer[799]_i_739/O
                         net (fo=1, routed)           0.000     6.627    si_ad_change_buffer[799]_i_739_n_0
    SLICE_X92Y106        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.003 r  si_ad_change_buffer_reg[799]_i_392/CO[3]
                         net (fo=1, routed)           0.000     7.003    si_ad_change_buffer_reg[799]_i_392_n_0
    SLICE_X92Y107        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.326 r  si_ad_change_buffer_reg[799]_i_263/O[1]
                         net (fo=5, routed)           0.860     8.186    si_ad_change_buffer_reg[799]_i_263_n_6
    SLICE_X95Y107        LUT4 (Prop_lut4_I0_O)        0.306     8.492 r  si_ad_change_buffer[799]_i_1025/O
                         net (fo=1, routed)           0.000     8.492    si_ad_change_buffer[799]_i_1025_n_0
    SLICE_X95Y107        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.072 r  si_ad_change_buffer_reg[799]_i_747/O[2]
                         net (fo=1, routed)           0.450     9.521    si_ad_change_buffer_reg[799]_i_747_n_5
    SLICE_X99Y106        LUT2 (Prop_lut2_I1_O)        0.302     9.823 r  si_ad_change_buffer[799]_i_401/O
                         net (fo=1, routed)           0.000     9.823    si_ad_change_buffer[799]_i_401_n_0
    SLICE_X99Y106        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    10.071 r  si_ad_change_buffer_reg[799]_i_264/O[2]
                         net (fo=105, routed)         0.930    11.001    si_ad_change_buffer_reg[799]_i_264_n_5
    SLICE_X97Y104        LUT6 (Prop_lut6_I5_O)        0.302    11.303 r  si_ad_change_buffer[0]_i_122/O
                         net (fo=67, routed)          1.397    12.700    si_ad_change_buffer[0]_i_122_n_0
    SLICE_X89Y105        LUT5 (Prop_lut5_I2_O)        0.152    12.852 r  si_ad_change_buffer[786]_i_40/O
                         net (fo=128, routed)         1.188    14.040    si_ad_change_buffer[786]_i_40_n_0
    SLICE_X89Y110        LUT4 (Prop_lut4_I1_O)        0.352    14.392 r  si_ad_change_buffer[386]_i_30/O
                         net (fo=4, routed)           1.902    16.295    si_ad_change_buffer[386]_i_30_n_0
    SLICE_X74Y100        LUT6 (Prop_lut6_I3_O)        0.326    16.621 r  si_ad_change_buffer[258]_i_34/O
                         net (fo=4, routed)           0.862    17.482    si_ad_change_buffer[258]_i_34_n_0
    SLICE_X70Y101        LUT6 (Prop_lut6_I1_O)        0.124    17.606 r  si_ad_change_buffer[242]_i_30/O
                         net (fo=4, routed)           0.924    18.531    si_ad_change_buffer[242]_i_30_n_0
    SLICE_X64Y100        LUT6 (Prop_lut6_I1_O)        0.124    18.655 r  si_ad_change_buffer[238]_i_24/O
                         net (fo=4, routed)           1.163    19.818    si_ad_change_buffer[238]_i_24_n_0
    SLICE_X58Y99         LUT6 (Prop_lut6_I1_O)        0.124    19.942 r  si_ad_change_buffer[237]_i_17/O
                         net (fo=1, routed)           0.566    20.508    ROTATE_LEFT05_in[237]
    SLICE_X58Y96         LUT4 (Prop_lut4_I3_O)        0.124    20.632 r  si_ad_change_buffer[237]_i_10/O
                         net (fo=1, routed)           0.667    21.299    ROTATE_LEFT7_out[237]
    SLICE_X58Y96         LUT6 (Prop_lut6_I5_O)        0.124    21.423 r  si_ad_change_buffer[237]_i_4/O
                         net (fo=1, routed)           0.492    21.915    si_ad_change_buffer[237]_i_4_n_0
    SLICE_X58Y95         LUT5 (Prop_lut5_I4_O)        0.124    22.039 r  si_ad_change_buffer[237]_i_1/O
                         net (fo=1, routed)           0.000    22.039    si_ad_change_buffer[237]_i_1_n_0
    SLICE_X58Y95         FDRE                                         r  si_ad_change_buffer_reg[237]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.714    22.903    clk_out1
    SLICE_X58Y95         FDRE                                         r  si_ad_change_buffer_reg[237]/C
                         clock pessimism             -0.507    22.396    
                         clock uncertainty           -0.167    22.229    
    SLICE_X58Y95         FDRE (Setup_fdre_C_D)        0.029    22.258    si_ad_change_buffer_reg[237]
  -------------------------------------------------------------------
                         required time                         22.258    
                         arrival time                         -22.039    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.220ns  (required time - arrival time)
  Source:                 si_ad_value_picture_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.541ns  (logic 7.171ns (29.221%)  route 17.370ns (70.779%))
  Logic Levels:           28  (CARRY4=8 LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=13)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.272ns = ( 22.728 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.678ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.648    -2.678    clk_out1
    SLICE_X86Y106        FDRE                                         r  si_ad_value_picture_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y106        FDRE (Prop_fdre_C_Q)         0.456    -2.222 r  si_ad_value_picture_reg[2]/Q
                         net (fo=17, routed)          1.115    -1.107    si_ad_value_picture_reg_n_0_[2]
    SLICE_X84Y107        LUT6 (Prop_lut6_I4_O)        0.124    -0.983 r  si_value_pixel[7]_i_35/O
                         net (fo=2, routed)           0.857    -0.125    si_value_pixel[7]_i_35_n_0
    SLICE_X85Y107        LUT6 (Prop_lut6_I0_O)        0.124    -0.001 r  si_value_pixel[7]_i_39/O
                         net (fo=1, routed)           0.000    -0.001    si_value_pixel[7]_i_39_n_0
    SLICE_X85Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.531 r  si_value_pixel_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000     0.531    si_value_pixel_reg[7]_i_20_n_0
    SLICE_X85Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.753 r  si_value_pixel_reg[11]_i_44/O[0]
                         net (fo=3, routed)           0.621     1.374    si_value_pixel_reg[11]_i_44_n_7
    SLICE_X86Y107        LUT4 (Prop_lut4_I2_O)        0.299     1.673 r  si_value_pixel[11]_i_47/O
                         net (fo=2, routed)           0.496     2.169    si_value_pixel[11]_i_47_n_0
    SLICE_X86Y107        LUT6 (Prop_lut6_I3_O)        0.124     2.293 r  si_value_pixel[11]_i_29/O
                         net (fo=2, routed)           0.509     2.802    si_value_pixel[11]_i_29_n_0
    SLICE_X87Y107        LUT5 (Prop_lut5_I0_O)        0.124     2.926 r  si_value_pixel[11]_i_33/O
                         net (fo=1, routed)           0.000     2.926    si_value_pixel[11]_i_33_n_0
    SLICE_X87Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.476 r  si_value_pixel_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000     3.476    si_value_pixel_reg[11]_i_25_n_0
    SLICE_X87Y108        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.789 r  si_value_pixel_reg[11]_i_26/O[3]
                         net (fo=11, routed)          0.876     4.665    si_value_pixel1[14]
    SLICE_X91Y108        LUT3 (Prop_lut3_I1_O)        0.306     4.971 f  si_ad_change_buffer[799]_i_1016/O
                         net (fo=2, routed)           0.668     5.638    si_ad_change_buffer[799]_i_1016_n_0
    SLICE_X90Y108        LUT5 (Prop_lut5_I1_O)        0.124     5.762 r  si_ad_change_buffer[799]_i_735/O
                         net (fo=2, routed)           0.741     6.503    si_ad_change_buffer[799]_i_735_n_0
    SLICE_X92Y106        LUT6 (Prop_lut6_I0_O)        0.124     6.627 r  si_ad_change_buffer[799]_i_739/O
                         net (fo=1, routed)           0.000     6.627    si_ad_change_buffer[799]_i_739_n_0
    SLICE_X92Y106        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.003 r  si_ad_change_buffer_reg[799]_i_392/CO[3]
                         net (fo=1, routed)           0.000     7.003    si_ad_change_buffer_reg[799]_i_392_n_0
    SLICE_X92Y107        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.326 r  si_ad_change_buffer_reg[799]_i_263/O[1]
                         net (fo=5, routed)           0.860     8.186    si_ad_change_buffer_reg[799]_i_263_n_6
    SLICE_X95Y107        LUT4 (Prop_lut4_I0_O)        0.306     8.492 r  si_ad_change_buffer[799]_i_1025/O
                         net (fo=1, routed)           0.000     8.492    si_ad_change_buffer[799]_i_1025_n_0
    SLICE_X95Y107        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.072 r  si_ad_change_buffer_reg[799]_i_747/O[2]
                         net (fo=1, routed)           0.450     9.521    si_ad_change_buffer_reg[799]_i_747_n_5
    SLICE_X99Y106        LUT2 (Prop_lut2_I1_O)        0.302     9.823 r  si_ad_change_buffer[799]_i_401/O
                         net (fo=1, routed)           0.000     9.823    si_ad_change_buffer[799]_i_401_n_0
    SLICE_X99Y106        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    10.071 r  si_ad_change_buffer_reg[799]_i_264/O[2]
                         net (fo=105, routed)         1.087    11.158    si_ad_change_buffer_reg[799]_i_264_n_5
    SLICE_X96Y107        LUT6 (Prop_lut6_I0_O)        0.302    11.460 r  si_ad_change_buffer[0]_i_124/O
                         net (fo=83, routed)          1.485    12.945    si_ad_change_buffer[0]_i_124_n_0
    SLICE_X98Y99         LUT6 (Prop_lut6_I2_O)        0.124    13.069 r  si_ad_change_buffer[789]_i_35/O
                         net (fo=128, routed)         1.867    14.936    si_ad_change_buffer[789]_i_35_n_0
    SLICE_X72Y96         LUT5 (Prop_lut5_I3_O)        0.116    15.052 r  si_ad_change_buffer[45]_i_32/O
                         net (fo=1, routed)           0.663    15.715    si_ad_change_buffer[45]_i_32_n_0
    SLICE_X72Y97         LUT6 (Prop_lut6_I5_O)        0.328    16.043 r  si_ad_change_buffer[45]_i_31/O
                         net (fo=3, routed)           1.353    17.396    si_ad_change_buffer[45]_i_31_n_0
    SLICE_X71Y109        LUT6 (Prop_lut6_I1_O)        0.124    17.520 r  si_ad_change_buffer[29]_i_27/O
                         net (fo=4, routed)           0.942    18.462    si_ad_change_buffer[29]_i_27_n_0
    SLICE_X74Y107        LUT6 (Prop_lut6_I1_O)        0.124    18.586 r  si_ad_change_buffer[25]_i_24/O
                         net (fo=4, routed)           1.481    20.067    si_ad_change_buffer[25]_i_24_n_0
    SLICE_X66Y121        LUT6 (Prop_lut6_I1_O)        0.124    20.191 r  si_ad_change_buffer[24]_i_17/O
                         net (fo=1, routed)           0.165    20.356    ROTATE_LEFT05_in[24]
    SLICE_X66Y121        LUT6 (Prop_lut6_I5_O)        0.124    20.480 r  si_ad_change_buffer[24]_i_10/O
                         net (fo=1, routed)           0.840    21.319    ROTATE_LEFT7_out[24]
    SLICE_X59Y121        LUT6 (Prop_lut6_I5_O)        0.124    21.443 r  si_ad_change_buffer[24]_i_4/O
                         net (fo=1, routed)           0.295    21.739    si_ad_change_buffer[24]_i_4_n_0
    SLICE_X59Y120        LUT6 (Prop_lut6_I5_O)        0.124    21.863 r  si_ad_change_buffer[24]_i_1/O
                         net (fo=1, routed)           0.000    21.863    si_ad_change_buffer[24]_i_1_n_0
    SLICE_X59Y120        FDRE                                         r  si_ad_change_buffer_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.538    22.728    clk_out1
    SLICE_X59Y120        FDRE                                         r  si_ad_change_buffer_reg[24]/C
                         clock pessimism             -0.507    22.220    
                         clock uncertainty           -0.167    22.053    
    SLICE_X59Y120        FDRE (Setup_fdre_C_D)        0.029    22.082    si_ad_change_buffer_reg[24]
  -------------------------------------------------------------------
                         required time                         22.082    
                         arrival time                         -21.863    
  -------------------------------------------------------------------
                         slack                                  0.220    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[426]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[426]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.443ns
    Source Clock Delay      (SCD):    -0.666ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.582    -0.666    clk_out1
    SLICE_X113Y122       FDRE                                         r  si_ad_change_buffer_reg[426]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y122       FDRE (Prop_fdre_C_Q)         0.141    -0.525 r  si_ad_change_buffer_reg[426]/Q
                         net (fo=1, routed)           0.116    -0.409    si_ad_change_buffer_reg_n_0_[426]
    SLICE_X112Y122       FDRE                                         r  mem_dina_reg[426]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.850    -0.443    clk_out1
    SLICE_X112Y122       FDRE                                         r  mem_dina_reg[426]/C
                         clock pessimism             -0.210    -0.653    
    SLICE_X112Y122       FDRE (Hold_fdre_C_D)         0.059    -0.594    mem_dina_reg[426]
  -------------------------------------------------------------------
                         required time                          0.594    
                         arrival time                          -0.409    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[414]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[414]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.447ns
    Source Clock Delay      (SCD):    -0.670ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.578    -0.670    clk_out1
    SLICE_X109Y124       FDRE                                         r  si_ad_change_buffer_reg[414]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y124       FDRE (Prop_fdre_C_Q)         0.141    -0.529 r  si_ad_change_buffer_reg[414]/Q
                         net (fo=1, routed)           0.116    -0.413    si_ad_change_buffer_reg_n_0_[414]
    SLICE_X108Y124       FDRE                                         r  mem_dina_reg[414]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.846    -0.447    clk_out1
    SLICE_X108Y124       FDRE                                         r  mem_dina_reg[414]/C
                         clock pessimism             -0.210    -0.657    
    SLICE_X108Y124       FDRE (Hold_fdre_C_D)         0.059    -0.598    mem_dina_reg[414]
  -------------------------------------------------------------------
                         required time                          0.598    
                         arrival time                          -0.413    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[583]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[583]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.401ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.620    -0.628    clk_out1
    SLICE_X147Y103       FDRE                                         r  si_ad_change_buffer_reg[583]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y103       FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  si_ad_change_buffer_reg[583]/Q
                         net (fo=1, routed)           0.116    -0.371    si_ad_change_buffer_reg_n_0_[583]
    SLICE_X146Y103       FDRE                                         r  mem_dina_reg[583]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.892    -0.401    clk_out1
    SLICE_X146Y103       FDRE                                         r  mem_dina_reg[583]/C
                         clock pessimism             -0.214    -0.615    
    SLICE_X146Y103       FDRE (Hold_fdre_C_D)         0.059    -0.556    mem_dina_reg[583]
  -------------------------------------------------------------------
                         required time                          0.556    
                         arrival time                          -0.371    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[665]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[665]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.680    -0.567    clk_out1
    SLICE_X141Y85        FDRE                                         r  si_ad_change_buffer_reg[665]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y85        FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  si_ad_change_buffer_reg[665]/Q
                         net (fo=1, routed)           0.116    -0.310    si_ad_change_buffer_reg_n_0_[665]
    SLICE_X140Y85        FDRE                                         r  mem_dina_reg[665]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.955    -0.338    clk_out1
    SLICE_X140Y85        FDRE                                         r  mem_dina_reg[665]/C
                         clock pessimism             -0.216    -0.554    
    SLICE_X140Y85        FDRE (Hold_fdre_C_D)         0.059    -0.495    mem_dina_reg[665]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[695]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[695]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.367ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.653    -0.594    clk_out1
    SLICE_X133Y80        FDRE                                         r  si_ad_change_buffer_reg[695]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y80        FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  si_ad_change_buffer_reg[695]/Q
                         net (fo=1, routed)           0.116    -0.337    si_ad_change_buffer_reg_n_0_[695]
    SLICE_X132Y80        FDRE                                         r  mem_dina_reg[695]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.926    -0.367    clk_out1
    SLICE_X132Y80        FDRE                                         r  mem_dina_reg[695]/C
                         clock pessimism             -0.214    -0.581    
    SLICE_X132Y80        FDRE (Hold_fdre_C_D)         0.059    -0.522    mem_dina_reg[695]
  -------------------------------------------------------------------
                         required time                          0.522    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[552]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[552]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.164ns (62.120%)  route 0.100ns (37.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.402ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    0.211ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.619    -0.629    clk_out1
    SLICE_X146Y107       FDRE                                         r  si_ad_change_buffer_reg[552]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y107       FDRE (Prop_fdre_C_Q)         0.164    -0.465 r  si_ad_change_buffer_reg[552]/Q
                         net (fo=1, routed)           0.100    -0.365    si_ad_change_buffer_reg_n_0_[552]
    SLICE_X144Y107       FDRE                                         r  mem_dina_reg[552]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.891    -0.402    clk_out1
    SLICE_X144Y107       FDRE                                         r  mem_dina_reg[552]/C
                         clock pessimism             -0.211    -0.613    
    SLICE_X144Y107       FDRE (Hold_fdre_C_D)         0.059    -0.554    mem_dina_reg[552]
  -------------------------------------------------------------------
                         required time                          0.554    
                         arrival time                          -0.365    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/n0q_m_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.037%)  route 0.109ns (36.963%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.379ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.643    -0.605    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X161Y133       FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n0q_m_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y133       FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n0q_m_2_reg[1]/Q
                         net (fo=9, routed)           0.109    -0.355    rgb2dvi/U0/DataEncoders[2].DataEncoder/n0q_m_2_reg_n_0_[1]
    SLICE_X160Y133       LUT6 (Prop_lut6_I1_O)        0.045    -0.310 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3[1]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.310    rgb2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_2[1]
    SLICE_X160Y133       FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.914    -0.379    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X160Y133       FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[1]/C
                         clock pessimism             -0.213    -0.592    
    SLICE_X160Y133       FDRE (Hold_fdre_C_D)         0.091    -0.501    rgb2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[1]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.226ns (68.294%)  route 0.105ns (31.706%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.377ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.644    -0.604    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X161Y135       FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y135       FDRE (Prop_fdre_C_Q)         0.128    -0.476 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[0]/Q
                         net (fo=1, routed)           0.105    -0.371    rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg_n_0_[0]
    SLICE_X162Y135       LUT2 (Prop_lut2_I1_O)        0.098    -0.273 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw[0]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.273    rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw[0]_i_1__1_n_0
    SLICE_X162Y135       FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.916    -0.377    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X162Y135       FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
                         clock pessimism             -0.212    -0.589    
    SLICE_X162Y135       FDRE (Hold_fdre_C_D)         0.120    -0.469    rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[377]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[377]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.446ns
    Source Clock Delay      (SCD):    -0.670ns
    Clock Pessimism Removal (CPR):    0.211ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.578    -0.670    clk_out1
    SLICE_X100Y116       FDRE                                         r  si_ad_change_buffer_reg[377]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y116       FDRE (Prop_fdre_C_Q)         0.164    -0.506 r  si_ad_change_buffer_reg[377]/Q
                         net (fo=1, routed)           0.116    -0.390    si_ad_change_buffer_reg_n_0_[377]
    SLICE_X101Y116       FDRE                                         r  mem_dina_reg[377]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.847    -0.446    clk_out1
    SLICE_X101Y116       FDRE                                         r  mem_dina_reg[377]/C
                         clock pessimism             -0.211    -0.657    
    SLICE_X101Y116       FDRE (Hold_fdre_C_D)         0.070    -0.587    mem_dina_reg[377]
  -------------------------------------------------------------------
                         required time                          0.587    
                         arrival time                          -0.390    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[572]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[572]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.427ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.595    -0.653    clk_out1
    SLICE_X136Y104       FDRE                                         r  si_ad_change_buffer_reg[572]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y104       FDRE (Prop_fdre_C_Q)         0.164    -0.489 r  si_ad_change_buffer_reg[572]/Q
                         net (fo=1, routed)           0.116    -0.373    si_ad_change_buffer_reg_n_0_[572]
    SLICE_X137Y104       FDRE                                         r  mem_dina_reg[572]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.866    -0.427    clk_out1
    SLICE_X137Y104       FDRE                                         r  mem_dina_reg[572]/C
                         clock pessimism             -0.213    -0.640    
    SLICE_X137Y104       FDRE (Hold_fdre_C_D)         0.070    -0.570    mem_dina_reg[572]
  -------------------------------------------------------------------
                         required time                          0.570    
                         arrival time                          -0.373    
  -------------------------------------------------------------------
                         slack                                  0.197    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { pll0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         25.000      21.000     XADC_X0Y0        xadc/U0/DCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X5Y12     blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X5Y12     blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X3Y12     blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X3Y12     blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X6Y24     blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X6Y24     blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X7Y21     blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X7Y21     blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X7Y12     blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       25.000      75.000     MMCME2_ADV_X1Y2  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       25.000      135.000    PLLE2_ADV_X1Y2   pll0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            5.000         12.500      7.500      MMCME2_ADV_X1Y2  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            5.000         12.500      7.500      MMCME2_ADV_X1Y2  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X127Y75    si_ad_change_buffer_reg[717]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X126Y74    si_ad_change_buffer_reg[718]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X125Y74    si_ad_change_buffer_reg[720]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X125Y75    si_ad_change_buffer_reg[723]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X125Y75    si_ad_change_buffer_reg[724]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X125Y74    si_ad_change_buffer_reg[726]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X124Y75    si_ad_change_buffer_reg[727]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X124Y74    si_ad_change_buffer_reg[728]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            5.000         12.500      7.500      MMCME2_ADV_X1Y2  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            5.000         12.500      7.500      MMCME2_ADV_X1Y2  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X47Y145    FSM_onehot_si_calc_uart_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X47Y145    FSM_onehot_si_calc_uart_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X149Y132   FSM_onehot_si_state_frame_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X148Y132   FSM_onehot_si_state_frame_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X148Y132   FSM_onehot_si_state_frame_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X148Y132   FSM_onehot_si_state_frame_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X148Y132   FSM_onehot_si_state_frame_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X152Y136   LED_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  FeedbackClkOut_1
  To Clock:  FeedbackClkOut_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       21.826ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         FeedbackClkOut_1
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFR/I               n/a            3.174         25.000      21.826     BUFR_X1Y8        rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.Deskew/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         25.000      23.751     MMCME2_ADV_X1Y2  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBOUT
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       25.000      188.360    MMCME2_ADV_X1Y2  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN_1
  To Clock:  CLKFBIN_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       23.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN_1
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.Deskew/O }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBIN  n/a            1.249         25.000      23.751     MMCME2_ADV_X1Y2  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       25.000      75.000     MMCME2_ADV_X1Y2  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  PixelClkInX5_1
  To Clock:  PixelClkInX5_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PixelClkInX5_1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y148    rgb2dvi/U0/ClockSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y147    rgb2dvi/U0/ClockSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y140    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y139    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y136    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y135    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y134    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y133    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLK
Min Period  n/a     BUFR/I              n/a            1.666         5.000       3.334      BUFR_X1Y9        rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/I
Min Period  n/a     BUFIO/I             n/a            1.666         5.000       3.334      BUFIO_X1Y9       rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.SerialClkBuffer/I
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y2  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  PixelClkIO_1
  To Clock:  PixelClkIO_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       23.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PixelClkIO_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         25.000
Sources:            { rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O }

Check Type  Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     OSERDESE2/CLKDIV  n/a            1.667         25.000      23.333     OLOGIC_X1Y148  rgb2dvi/U0/ClockSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV  n/a            1.667         25.000      23.333     OLOGIC_X1Y147  rgb2dvi/U0/ClockSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV  n/a            1.667         25.000      23.333     OLOGIC_X1Y140  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV  n/a            1.667         25.000      23.333     OLOGIC_X1Y139  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV  n/a            1.667         25.000      23.333     OLOGIC_X1Y136  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV  n/a            1.667         25.000      23.333     OLOGIC_X1Y135  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV  n/a            1.667         25.000      23.333     OLOGIC_X1Y134  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV  n/a            1.667         25.000      23.333     OLOGIC_X1Y133  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { pll0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1   pll0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            2  Failing Endpoints,  Worst Slack       -0.035ns,  Total Violation       -0.039ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.035ns  (required time - arrival time)
  Source:                 si_ad_value_picture_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.789ns  (logic 6.975ns (28.138%)  route 17.814ns (71.862%))
  Logic Levels:           28  (CARRY4=8 LUT2=1 LUT3=1 LUT4=2 LUT5=4 LUT6=12)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.272ns = ( 22.728 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.678ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.648    -2.678    clk_out1
    SLICE_X86Y106        FDRE                                         r  si_ad_value_picture_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y106        FDRE (Prop_fdre_C_Q)         0.456    -2.222 r  si_ad_value_picture_reg[2]/Q
                         net (fo=17, routed)          1.115    -1.107    si_ad_value_picture_reg_n_0_[2]
    SLICE_X84Y107        LUT6 (Prop_lut6_I4_O)        0.124    -0.983 r  si_value_pixel[7]_i_35/O
                         net (fo=2, routed)           0.857    -0.125    si_value_pixel[7]_i_35_n_0
    SLICE_X85Y107        LUT6 (Prop_lut6_I0_O)        0.124    -0.001 r  si_value_pixel[7]_i_39/O
                         net (fo=1, routed)           0.000    -0.001    si_value_pixel[7]_i_39_n_0
    SLICE_X85Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.531 r  si_value_pixel_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000     0.531    si_value_pixel_reg[7]_i_20_n_0
    SLICE_X85Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.753 r  si_value_pixel_reg[11]_i_44/O[0]
                         net (fo=3, routed)           0.621     1.374    si_value_pixel_reg[11]_i_44_n_7
    SLICE_X86Y107        LUT4 (Prop_lut4_I2_O)        0.299     1.673 r  si_value_pixel[11]_i_47/O
                         net (fo=2, routed)           0.496     2.169    si_value_pixel[11]_i_47_n_0
    SLICE_X86Y107        LUT6 (Prop_lut6_I3_O)        0.124     2.293 r  si_value_pixel[11]_i_29/O
                         net (fo=2, routed)           0.509     2.802    si_value_pixel[11]_i_29_n_0
    SLICE_X87Y107        LUT5 (Prop_lut5_I0_O)        0.124     2.926 r  si_value_pixel[11]_i_33/O
                         net (fo=1, routed)           0.000     2.926    si_value_pixel[11]_i_33_n_0
    SLICE_X87Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.476 r  si_value_pixel_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000     3.476    si_value_pixel_reg[11]_i_25_n_0
    SLICE_X87Y108        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.789 r  si_value_pixel_reg[11]_i_26/O[3]
                         net (fo=11, routed)          0.876     4.665    si_value_pixel1[14]
    SLICE_X91Y108        LUT3 (Prop_lut3_I1_O)        0.306     4.971 f  si_ad_change_buffer[799]_i_1016/O
                         net (fo=2, routed)           0.668     5.638    si_ad_change_buffer[799]_i_1016_n_0
    SLICE_X90Y108        LUT5 (Prop_lut5_I1_O)        0.124     5.762 r  si_ad_change_buffer[799]_i_735/O
                         net (fo=2, routed)           0.741     6.503    si_ad_change_buffer[799]_i_735_n_0
    SLICE_X92Y106        LUT6 (Prop_lut6_I0_O)        0.124     6.627 r  si_ad_change_buffer[799]_i_739/O
                         net (fo=1, routed)           0.000     6.627    si_ad_change_buffer[799]_i_739_n_0
    SLICE_X92Y106        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.003 r  si_ad_change_buffer_reg[799]_i_392/CO[3]
                         net (fo=1, routed)           0.000     7.003    si_ad_change_buffer_reg[799]_i_392_n_0
    SLICE_X92Y107        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.326 r  si_ad_change_buffer_reg[799]_i_263/O[1]
                         net (fo=5, routed)           0.860     8.186    si_ad_change_buffer_reg[799]_i_263_n_6
    SLICE_X95Y107        LUT4 (Prop_lut4_I0_O)        0.306     8.492 r  si_ad_change_buffer[799]_i_1025/O
                         net (fo=1, routed)           0.000     8.492    si_ad_change_buffer[799]_i_1025_n_0
    SLICE_X95Y107        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.072 r  si_ad_change_buffer_reg[799]_i_747/O[2]
                         net (fo=1, routed)           0.450     9.521    si_ad_change_buffer_reg[799]_i_747_n_5
    SLICE_X99Y106        LUT2 (Prop_lut2_I1_O)        0.302     9.823 r  si_ad_change_buffer[799]_i_401/O
                         net (fo=1, routed)           0.000     9.823    si_ad_change_buffer[799]_i_401_n_0
    SLICE_X99Y106        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    10.071 r  si_ad_change_buffer_reg[799]_i_264/O[2]
                         net (fo=105, routed)         1.087    11.158    si_ad_change_buffer_reg[799]_i_264_n_5
    SLICE_X96Y107        LUT6 (Prop_lut6_I0_O)        0.302    11.460 r  si_ad_change_buffer[0]_i_124/O
                         net (fo=83, routed)          1.435    12.896    si_ad_change_buffer[0]_i_124_n_0
    SLICE_X87Y104        LUT5 (Prop_lut5_I4_O)        0.124    13.020 r  si_ad_change_buffer[791]_i_29/O
                         net (fo=128, routed)         1.730    14.750    si_ad_change_buffer[791]_i_29_n_0
    SLICE_X70Y101        LUT5 (Prop_lut5_I1_O)        0.124    14.874 r  si_ad_change_buffer[167]_i_32/O
                         net (fo=3, routed)           0.982    15.856    si_ad_change_buffer[167]_i_32_n_0
    SLICE_X73Y101        LUT6 (Prop_lut6_I3_O)        0.124    15.980 r  si_ad_change_buffer[39]_i_29/O
                         net (fo=3, routed)           1.137    17.117    si_ad_change_buffer[39]_i_29_n_0
    SLICE_X71Y113        LUT6 (Prop_lut6_I1_O)        0.124    17.241 r  si_ad_change_buffer[23]_i_26/O
                         net (fo=4, routed)           1.054    18.294    si_ad_change_buffer[23]_i_26_n_0
    SLICE_X70Y118        LUT6 (Prop_lut6_I5_O)        0.124    18.418 r  si_ad_change_buffer[23]_i_24/O
                         net (fo=4, routed)           1.062    19.480    si_ad_change_buffer[23]_i_24_n_0
    SLICE_X77Y114        LUT6 (Prop_lut6_I3_O)        0.124    19.604 r  si_ad_change_buffer[21]_i_17/O
                         net (fo=1, routed)           0.515    20.119    ROTATE_LEFT05_in[21]
    SLICE_X68Y114        LUT6 (Prop_lut6_I5_O)        0.124    20.243 r  si_ad_change_buffer[21]_i_10/O
                         net (fo=1, routed)           1.035    21.278    ROTATE_LEFT7_out[21]
    SLICE_X61Y122        LUT6 (Prop_lut6_I5_O)        0.124    21.402 r  si_ad_change_buffer[21]_i_4/O
                         net (fo=1, routed)           0.585    21.987    si_ad_change_buffer[21]_i_4_n_0
    SLICE_X61Y120        LUT6 (Prop_lut6_I5_O)        0.124    22.111 r  si_ad_change_buffer[21]_i_1/O
                         net (fo=1, routed)           0.000    22.111    si_ad_change_buffer[21]_i_1_n_0
    SLICE_X61Y120        FDRE                                         r  si_ad_change_buffer_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.538    22.728    clk_out1
    SLICE_X61Y120        FDRE                                         r  si_ad_change_buffer_reg[21]/C
                         clock pessimism             -0.507    22.220    
                         clock uncertainty           -0.173    22.047    
    SLICE_X61Y120        FDRE (Setup_fdre_C_D)        0.029    22.076    si_ad_change_buffer_reg[21]
  -------------------------------------------------------------------
                         required time                         22.076    
                         arrival time                         -22.111    
  -------------------------------------------------------------------
                         slack                                 -0.035    

Slack (VIOLATED) :        -0.005ns  (required time - arrival time)
  Source:                 si_ad_value_picture_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[133]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.771ns  (logic 6.975ns (28.158%)  route 17.796ns (71.842%))
  Logic Levels:           28  (CARRY4=8 LUT2=1 LUT3=1 LUT4=3 LUT5=4 LUT6=11)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.260ns = ( 22.740 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.678ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.648    -2.678    clk_out1
    SLICE_X86Y106        FDRE                                         r  si_ad_value_picture_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y106        FDRE (Prop_fdre_C_Q)         0.456    -2.222 r  si_ad_value_picture_reg[2]/Q
                         net (fo=17, routed)          1.115    -1.107    si_ad_value_picture_reg_n_0_[2]
    SLICE_X84Y107        LUT6 (Prop_lut6_I4_O)        0.124    -0.983 r  si_value_pixel[7]_i_35/O
                         net (fo=2, routed)           0.857    -0.125    si_value_pixel[7]_i_35_n_0
    SLICE_X85Y107        LUT6 (Prop_lut6_I0_O)        0.124    -0.001 r  si_value_pixel[7]_i_39/O
                         net (fo=1, routed)           0.000    -0.001    si_value_pixel[7]_i_39_n_0
    SLICE_X85Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.531 r  si_value_pixel_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000     0.531    si_value_pixel_reg[7]_i_20_n_0
    SLICE_X85Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.753 r  si_value_pixel_reg[11]_i_44/O[0]
                         net (fo=3, routed)           0.621     1.374    si_value_pixel_reg[11]_i_44_n_7
    SLICE_X86Y107        LUT4 (Prop_lut4_I2_O)        0.299     1.673 r  si_value_pixel[11]_i_47/O
                         net (fo=2, routed)           0.496     2.169    si_value_pixel[11]_i_47_n_0
    SLICE_X86Y107        LUT6 (Prop_lut6_I3_O)        0.124     2.293 r  si_value_pixel[11]_i_29/O
                         net (fo=2, routed)           0.509     2.802    si_value_pixel[11]_i_29_n_0
    SLICE_X87Y107        LUT5 (Prop_lut5_I0_O)        0.124     2.926 r  si_value_pixel[11]_i_33/O
                         net (fo=1, routed)           0.000     2.926    si_value_pixel[11]_i_33_n_0
    SLICE_X87Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.476 r  si_value_pixel_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000     3.476    si_value_pixel_reg[11]_i_25_n_0
    SLICE_X87Y108        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.789 r  si_value_pixel_reg[11]_i_26/O[3]
                         net (fo=11, routed)          0.876     4.665    si_value_pixel1[14]
    SLICE_X91Y108        LUT3 (Prop_lut3_I1_O)        0.306     4.971 f  si_ad_change_buffer[799]_i_1016/O
                         net (fo=2, routed)           0.668     5.638    si_ad_change_buffer[799]_i_1016_n_0
    SLICE_X90Y108        LUT5 (Prop_lut5_I1_O)        0.124     5.762 r  si_ad_change_buffer[799]_i_735/O
                         net (fo=2, routed)           0.741     6.503    si_ad_change_buffer[799]_i_735_n_0
    SLICE_X92Y106        LUT6 (Prop_lut6_I0_O)        0.124     6.627 r  si_ad_change_buffer[799]_i_739/O
                         net (fo=1, routed)           0.000     6.627    si_ad_change_buffer[799]_i_739_n_0
    SLICE_X92Y106        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.003 r  si_ad_change_buffer_reg[799]_i_392/CO[3]
                         net (fo=1, routed)           0.000     7.003    si_ad_change_buffer_reg[799]_i_392_n_0
    SLICE_X92Y107        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.326 r  si_ad_change_buffer_reg[799]_i_263/O[1]
                         net (fo=5, routed)           0.860     8.186    si_ad_change_buffer_reg[799]_i_263_n_6
    SLICE_X95Y107        LUT4 (Prop_lut4_I0_O)        0.306     8.492 r  si_ad_change_buffer[799]_i_1025/O
                         net (fo=1, routed)           0.000     8.492    si_ad_change_buffer[799]_i_1025_n_0
    SLICE_X95Y107        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.072 r  si_ad_change_buffer_reg[799]_i_747/O[2]
                         net (fo=1, routed)           0.450     9.521    si_ad_change_buffer_reg[799]_i_747_n_5
    SLICE_X99Y106        LUT2 (Prop_lut2_I1_O)        0.302     9.823 r  si_ad_change_buffer[799]_i_401/O
                         net (fo=1, routed)           0.000     9.823    si_ad_change_buffer[799]_i_401_n_0
    SLICE_X99Y106        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    10.071 r  si_ad_change_buffer_reg[799]_i_264/O[2]
                         net (fo=105, routed)         1.087    11.158    si_ad_change_buffer_reg[799]_i_264_n_5
    SLICE_X96Y107        LUT6 (Prop_lut6_I0_O)        0.302    11.460 r  si_ad_change_buffer[0]_i_124/O
                         net (fo=83, routed)          1.485    12.945    si_ad_change_buffer[0]_i_124_n_0
    SLICE_X98Y99         LUT6 (Prop_lut6_I2_O)        0.124    13.069 r  si_ad_change_buffer[789]_i_35/O
                         net (fo=128, routed)         1.463    14.532    si_ad_change_buffer[789]_i_35_n_0
    SLICE_X84Y92         LUT5 (Prop_lut5_I3_O)        0.124    14.656 r  si_ad_change_buffer[205]_i_33/O
                         net (fo=4, routed)           1.587    16.243    si_ad_change_buffer[205]_i_33_n_0
    SLICE_X75Y99         LUT6 (Prop_lut6_I1_O)        0.124    16.367 r  si_ad_change_buffer[141]_i_28/O
                         net (fo=4, routed)           1.394    17.761    si_ad_change_buffer[141]_i_28_n_0
    SLICE_X65Y101        LUT6 (Prop_lut6_I5_O)        0.124    17.885 r  si_ad_change_buffer[141]_i_25/O
                         net (fo=4, routed)           0.823    18.708    si_ad_change_buffer[141]_i_25_n_0
    SLICE_X55Y105        LUT6 (Prop_lut6_I3_O)        0.124    18.832 r  si_ad_change_buffer[133]_i_22/O
                         net (fo=4, routed)           0.603    19.435    si_ad_change_buffer[133]_i_22_n_0
    SLICE_X55Y107        LUT6 (Prop_lut6_I5_O)        0.124    19.559 r  si_ad_change_buffer[133]_i_17/O
                         net (fo=1, routed)           0.624    20.183    ROTATE_LEFT05_in[133]
    SLICE_X48Y107        LUT4 (Prop_lut4_I3_O)        0.124    20.307 r  si_ad_change_buffer[133]_i_10/O
                         net (fo=1, routed)           0.944    21.250    ROTATE_LEFT7_out[133]
    SLICE_X42Y109        LUT6 (Prop_lut6_I5_O)        0.124    21.374 r  si_ad_change_buffer[133]_i_4/O
                         net (fo=1, routed)           0.595    21.969    si_ad_change_buffer[133]_i_4_n_0
    SLICE_X47Y108        LUT5 (Prop_lut5_I4_O)        0.124    22.093 r  si_ad_change_buffer[133]_i_1/O
                         net (fo=1, routed)           0.000    22.093    si_ad_change_buffer[133]_i_1_n_0
    SLICE_X47Y108        FDRE                                         r  si_ad_change_buffer_reg[133]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.550    22.740    clk_out1
    SLICE_X47Y108        FDRE                                         r  si_ad_change_buffer_reg[133]/C
                         clock pessimism             -0.507    22.232    
                         clock uncertainty           -0.173    22.059    
    SLICE_X47Y108        FDRE (Setup_fdre_C_D)        0.029    22.088    si_ad_change_buffer_reg[133]
  -------------------------------------------------------------------
                         required time                         22.088    
                         arrival time                         -22.093    
  -------------------------------------------------------------------
                         slack                                 -0.005    

Slack (MET) :             0.027ns  (required time - arrival time)
  Source:                 si_ad_value_picture_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[217]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.902ns  (logic 7.433ns (29.849%)  route 17.469ns (70.151%))
  Logic Levels:           28  (CARRY4=8 LUT2=1 LUT3=1 LUT4=4 LUT5=4 LUT6=10)
  Clock Path Skew:        0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.098ns = ( 22.902 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.678ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.648    -2.678    clk_out1
    SLICE_X86Y106        FDRE                                         r  si_ad_value_picture_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y106        FDRE (Prop_fdre_C_Q)         0.456    -2.222 r  si_ad_value_picture_reg[2]/Q
                         net (fo=17, routed)          1.115    -1.107    si_ad_value_picture_reg_n_0_[2]
    SLICE_X84Y107        LUT6 (Prop_lut6_I4_O)        0.124    -0.983 r  si_value_pixel[7]_i_35/O
                         net (fo=2, routed)           0.857    -0.125    si_value_pixel[7]_i_35_n_0
    SLICE_X85Y107        LUT6 (Prop_lut6_I0_O)        0.124    -0.001 r  si_value_pixel[7]_i_39/O
                         net (fo=1, routed)           0.000    -0.001    si_value_pixel[7]_i_39_n_0
    SLICE_X85Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.531 r  si_value_pixel_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000     0.531    si_value_pixel_reg[7]_i_20_n_0
    SLICE_X85Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.753 r  si_value_pixel_reg[11]_i_44/O[0]
                         net (fo=3, routed)           0.621     1.374    si_value_pixel_reg[11]_i_44_n_7
    SLICE_X86Y107        LUT4 (Prop_lut4_I2_O)        0.299     1.673 r  si_value_pixel[11]_i_47/O
                         net (fo=2, routed)           0.496     2.169    si_value_pixel[11]_i_47_n_0
    SLICE_X86Y107        LUT6 (Prop_lut6_I3_O)        0.124     2.293 r  si_value_pixel[11]_i_29/O
                         net (fo=2, routed)           0.509     2.802    si_value_pixel[11]_i_29_n_0
    SLICE_X87Y107        LUT5 (Prop_lut5_I0_O)        0.124     2.926 r  si_value_pixel[11]_i_33/O
                         net (fo=1, routed)           0.000     2.926    si_value_pixel[11]_i_33_n_0
    SLICE_X87Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.476 r  si_value_pixel_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000     3.476    si_value_pixel_reg[11]_i_25_n_0
    SLICE_X87Y108        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.789 r  si_value_pixel_reg[11]_i_26/O[3]
                         net (fo=11, routed)          0.876     4.665    si_value_pixel1[14]
    SLICE_X91Y108        LUT3 (Prop_lut3_I1_O)        0.306     4.971 f  si_ad_change_buffer[799]_i_1016/O
                         net (fo=2, routed)           0.668     5.638    si_ad_change_buffer[799]_i_1016_n_0
    SLICE_X90Y108        LUT5 (Prop_lut5_I1_O)        0.124     5.762 r  si_ad_change_buffer[799]_i_735/O
                         net (fo=2, routed)           0.741     6.503    si_ad_change_buffer[799]_i_735_n_0
    SLICE_X92Y106        LUT6 (Prop_lut6_I0_O)        0.124     6.627 r  si_ad_change_buffer[799]_i_739/O
                         net (fo=1, routed)           0.000     6.627    si_ad_change_buffer[799]_i_739_n_0
    SLICE_X92Y106        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.003 r  si_ad_change_buffer_reg[799]_i_392/CO[3]
                         net (fo=1, routed)           0.000     7.003    si_ad_change_buffer_reg[799]_i_392_n_0
    SLICE_X92Y107        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.326 r  si_ad_change_buffer_reg[799]_i_263/O[1]
                         net (fo=5, routed)           0.860     8.186    si_ad_change_buffer_reg[799]_i_263_n_6
    SLICE_X95Y107        LUT4 (Prop_lut4_I0_O)        0.306     8.492 r  si_ad_change_buffer[799]_i_1025/O
                         net (fo=1, routed)           0.000     8.492    si_ad_change_buffer[799]_i_1025_n_0
    SLICE_X95Y107        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.072 r  si_ad_change_buffer_reg[799]_i_747/O[2]
                         net (fo=1, routed)           0.450     9.521    si_ad_change_buffer_reg[799]_i_747_n_5
    SLICE_X99Y106        LUT2 (Prop_lut2_I1_O)        0.302     9.823 r  si_ad_change_buffer[799]_i_401/O
                         net (fo=1, routed)           0.000     9.823    si_ad_change_buffer[799]_i_401_n_0
    SLICE_X99Y106        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    10.071 r  si_ad_change_buffer_reg[799]_i_264/O[2]
                         net (fo=105, routed)         0.930    11.001    si_ad_change_buffer_reg[799]_i_264_n_5
    SLICE_X97Y104        LUT6 (Prop_lut6_I5_O)        0.302    11.303 r  si_ad_change_buffer[0]_i_122/O
                         net (fo=67, routed)          1.397    12.700    si_ad_change_buffer[0]_i_122_n_0
    SLICE_X89Y105        LUT5 (Prop_lut5_I2_O)        0.152    12.852 r  si_ad_change_buffer[786]_i_40/O
                         net (fo=128, routed)         1.188    14.040    si_ad_change_buffer[786]_i_40_n_0
    SLICE_X89Y110        LUT4 (Prop_lut4_I1_O)        0.352    14.392 r  si_ad_change_buffer[386]_i_30/O
                         net (fo=4, routed)           1.902    16.295    si_ad_change_buffer[386]_i_30_n_0
    SLICE_X74Y100        LUT6 (Prop_lut6_I3_O)        0.326    16.621 r  si_ad_change_buffer[258]_i_34/O
                         net (fo=4, routed)           0.837    17.457    si_ad_change_buffer[258]_i_34_n_0
    SLICE_X75Y102        LUT6 (Prop_lut6_I3_O)        0.124    17.581 r  si_ad_change_buffer[226]_i_29/O
                         net (fo=4, routed)           1.712    19.293    si_ad_change_buffer[226]_i_29_n_0
    SLICE_X53Y93         LUT6 (Prop_lut6_I3_O)        0.124    19.417 r  si_ad_change_buffer[218]_i_24/O
                         net (fo=4, routed)           1.029    20.446    si_ad_change_buffer[218]_i_24_n_0
    SLICE_X56Y90         LUT6 (Prop_lut6_I1_O)        0.124    20.570 r  si_ad_change_buffer[217]_i_17/O
                         net (fo=1, routed)           0.315    20.885    ROTATE_LEFT05_in[217]
    SLICE_X52Y90         LUT4 (Prop_lut4_I3_O)        0.124    21.009 r  si_ad_change_buffer[217]_i_10/O
                         net (fo=1, routed)           0.566    21.575    ROTATE_LEFT7_out[217]
    SLICE_X51Y90         LUT6 (Prop_lut6_I5_O)        0.124    21.699 r  si_ad_change_buffer[217]_i_4/O
                         net (fo=1, routed)           0.401    22.100    si_ad_change_buffer[217]_i_4_n_0
    SLICE_X51Y89         LUT5 (Prop_lut5_I4_O)        0.124    22.224 r  si_ad_change_buffer[217]_i_1/O
                         net (fo=1, routed)           0.000    22.224    si_ad_change_buffer[217]_i_1_n_0
    SLICE_X51Y89         FDRE                                         r  si_ad_change_buffer_reg[217]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.713    22.902    clk_out1
    SLICE_X51Y89         FDRE                                         r  si_ad_change_buffer_reg[217]/C
                         clock pessimism             -0.507    22.395    
                         clock uncertainty           -0.173    22.222    
    SLICE_X51Y89         FDRE (Setup_fdre_C_D)        0.029    22.251    si_ad_change_buffer_reg[217]
  -------------------------------------------------------------------
                         required time                         22.251    
                         arrival time                         -22.224    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.096ns  (required time - arrival time)
  Source:                 si_ad_value_picture_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[67]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.667ns  (logic 6.975ns (28.277%)  route 17.692ns (71.723%))
  Logic Levels:           28  (CARRY4=8 LUT2=2 LUT3=1 LUT4=2 LUT5=3 LUT6=12)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.264ns = ( 22.736 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.678ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.648    -2.678    clk_out1
    SLICE_X86Y106        FDRE                                         r  si_ad_value_picture_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y106        FDRE (Prop_fdre_C_Q)         0.456    -2.222 r  si_ad_value_picture_reg[2]/Q
                         net (fo=17, routed)          1.115    -1.107    si_ad_value_picture_reg_n_0_[2]
    SLICE_X84Y107        LUT6 (Prop_lut6_I4_O)        0.124    -0.983 r  si_value_pixel[7]_i_35/O
                         net (fo=2, routed)           0.857    -0.125    si_value_pixel[7]_i_35_n_0
    SLICE_X85Y107        LUT6 (Prop_lut6_I0_O)        0.124    -0.001 r  si_value_pixel[7]_i_39/O
                         net (fo=1, routed)           0.000    -0.001    si_value_pixel[7]_i_39_n_0
    SLICE_X85Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.531 r  si_value_pixel_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000     0.531    si_value_pixel_reg[7]_i_20_n_0
    SLICE_X85Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.753 r  si_value_pixel_reg[11]_i_44/O[0]
                         net (fo=3, routed)           0.621     1.374    si_value_pixel_reg[11]_i_44_n_7
    SLICE_X86Y107        LUT4 (Prop_lut4_I2_O)        0.299     1.673 r  si_value_pixel[11]_i_47/O
                         net (fo=2, routed)           0.496     2.169    si_value_pixel[11]_i_47_n_0
    SLICE_X86Y107        LUT6 (Prop_lut6_I3_O)        0.124     2.293 r  si_value_pixel[11]_i_29/O
                         net (fo=2, routed)           0.509     2.802    si_value_pixel[11]_i_29_n_0
    SLICE_X87Y107        LUT5 (Prop_lut5_I0_O)        0.124     2.926 r  si_value_pixel[11]_i_33/O
                         net (fo=1, routed)           0.000     2.926    si_value_pixel[11]_i_33_n_0
    SLICE_X87Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.476 r  si_value_pixel_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000     3.476    si_value_pixel_reg[11]_i_25_n_0
    SLICE_X87Y108        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.789 r  si_value_pixel_reg[11]_i_26/O[3]
                         net (fo=11, routed)          0.876     4.665    si_value_pixel1[14]
    SLICE_X91Y108        LUT3 (Prop_lut3_I1_O)        0.306     4.971 f  si_ad_change_buffer[799]_i_1016/O
                         net (fo=2, routed)           0.668     5.638    si_ad_change_buffer[799]_i_1016_n_0
    SLICE_X90Y108        LUT5 (Prop_lut5_I1_O)        0.124     5.762 r  si_ad_change_buffer[799]_i_735/O
                         net (fo=2, routed)           0.741     6.503    si_ad_change_buffer[799]_i_735_n_0
    SLICE_X92Y106        LUT6 (Prop_lut6_I0_O)        0.124     6.627 r  si_ad_change_buffer[799]_i_739/O
                         net (fo=1, routed)           0.000     6.627    si_ad_change_buffer[799]_i_739_n_0
    SLICE_X92Y106        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.003 r  si_ad_change_buffer_reg[799]_i_392/CO[3]
                         net (fo=1, routed)           0.000     7.003    si_ad_change_buffer_reg[799]_i_392_n_0
    SLICE_X92Y107        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.326 r  si_ad_change_buffer_reg[799]_i_263/O[1]
                         net (fo=5, routed)           0.860     8.186    si_ad_change_buffer_reg[799]_i_263_n_6
    SLICE_X95Y107        LUT4 (Prop_lut4_I0_O)        0.306     8.492 r  si_ad_change_buffer[799]_i_1025/O
                         net (fo=1, routed)           0.000     8.492    si_ad_change_buffer[799]_i_1025_n_0
    SLICE_X95Y107        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.072 r  si_ad_change_buffer_reg[799]_i_747/O[2]
                         net (fo=1, routed)           0.450     9.521    si_ad_change_buffer_reg[799]_i_747_n_5
    SLICE_X99Y106        LUT2 (Prop_lut2_I1_O)        0.302     9.823 r  si_ad_change_buffer[799]_i_401/O
                         net (fo=1, routed)           0.000     9.823    si_ad_change_buffer[799]_i_401_n_0
    SLICE_X99Y106        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    10.071 r  si_ad_change_buffer_reg[799]_i_264/O[2]
                         net (fo=105, routed)         1.087    11.158    si_ad_change_buffer_reg[799]_i_264_n_5
    SLICE_X96Y107        LUT6 (Prop_lut6_I0_O)        0.302    11.460 r  si_ad_change_buffer[0]_i_124/O
                         net (fo=83, routed)          1.485    12.945    si_ad_change_buffer[0]_i_124_n_0
    SLICE_X98Y99         LUT6 (Prop_lut6_I2_O)        0.124    13.069 r  si_ad_change_buffer[789]_i_35/O
                         net (fo=128, routed)         1.463    14.532    si_ad_change_buffer[789]_i_35_n_0
    SLICE_X84Y92         LUT5 (Prop_lut5_I3_O)        0.124    14.656 r  si_ad_change_buffer[205]_i_33/O
                         net (fo=4, routed)           1.247    15.903    si_ad_change_buffer[205]_i_33_n_0
    SLICE_X74Y98         LUT6 (Prop_lut6_I3_O)        0.124    16.027 r  si_ad_change_buffer[77]_i_35/O
                         net (fo=4, routed)           1.126    17.154    si_ad_change_buffer[77]_i_35_n_0
    SLICE_X69Y101        LUT6 (Prop_lut6_I5_O)        0.124    17.278 r  si_ad_change_buffer[77]_i_31/O
                         net (fo=4, routed)           1.028    18.305    si_ad_change_buffer[77]_i_31_n_0
    SLICE_X71Y106        LUT6 (Prop_lut6_I3_O)        0.124    18.429 r  si_ad_change_buffer[69]_i_24/O
                         net (fo=4, routed)           1.434    19.863    si_ad_change_buffer[69]_i_24_n_0
    SLICE_X58Y113        LUT6 (Prop_lut6_I3_O)        0.124    19.987 r  si_ad_change_buffer[67]_i_17/O
                         net (fo=1, routed)           0.601    20.588    ROTATE_LEFT05_in[67]
    SLICE_X55Y116        LUT2 (Prop_lut2_I1_O)        0.124    20.712 r  si_ad_change_buffer[67]_i_10/O
                         net (fo=1, routed)           0.733    21.445    ROTATE_LEFT7_out[67]
    SLICE_X49Y116        LUT6 (Prop_lut6_I5_O)        0.124    21.569 r  si_ad_change_buffer[67]_i_4/O
                         net (fo=1, routed)           0.296    21.865    si_ad_change_buffer[67]_i_4_n_0
    SLICE_X49Y114        LUT6 (Prop_lut6_I5_O)        0.124    21.989 r  si_ad_change_buffer[67]_i_1/O
                         net (fo=1, routed)           0.000    21.989    si_ad_change_buffer[67]_i_1_n_0
    SLICE_X49Y114        FDRE                                         r  si_ad_change_buffer_reg[67]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.546    22.736    clk_out1
    SLICE_X49Y114        FDRE                                         r  si_ad_change_buffer_reg[67]/C
                         clock pessimism             -0.507    22.228    
                         clock uncertainty           -0.173    22.055    
    SLICE_X49Y114        FDRE (Setup_fdre_C_D)        0.029    22.084    si_ad_change_buffer_reg[67]
  -------------------------------------------------------------------
                         required time                         22.084    
                         arrival time                         -21.989    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.156ns  (required time - arrival time)
  Source:                 si_ad_value_picture_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[211]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.775ns  (logic 7.433ns (30.002%)  route 17.342ns (69.998%))
  Logic Levels:           28  (CARRY4=8 LUT2=1 LUT3=1 LUT4=4 LUT5=4 LUT6=10)
  Clock Path Skew:        0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.096ns = ( 22.904 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.678ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.648    -2.678    clk_out1
    SLICE_X86Y106        FDRE                                         r  si_ad_value_picture_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y106        FDRE (Prop_fdre_C_Q)         0.456    -2.222 r  si_ad_value_picture_reg[2]/Q
                         net (fo=17, routed)          1.115    -1.107    si_ad_value_picture_reg_n_0_[2]
    SLICE_X84Y107        LUT6 (Prop_lut6_I4_O)        0.124    -0.983 r  si_value_pixel[7]_i_35/O
                         net (fo=2, routed)           0.857    -0.125    si_value_pixel[7]_i_35_n_0
    SLICE_X85Y107        LUT6 (Prop_lut6_I0_O)        0.124    -0.001 r  si_value_pixel[7]_i_39/O
                         net (fo=1, routed)           0.000    -0.001    si_value_pixel[7]_i_39_n_0
    SLICE_X85Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.531 r  si_value_pixel_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000     0.531    si_value_pixel_reg[7]_i_20_n_0
    SLICE_X85Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.753 r  si_value_pixel_reg[11]_i_44/O[0]
                         net (fo=3, routed)           0.621     1.374    si_value_pixel_reg[11]_i_44_n_7
    SLICE_X86Y107        LUT4 (Prop_lut4_I2_O)        0.299     1.673 r  si_value_pixel[11]_i_47/O
                         net (fo=2, routed)           0.496     2.169    si_value_pixel[11]_i_47_n_0
    SLICE_X86Y107        LUT6 (Prop_lut6_I3_O)        0.124     2.293 r  si_value_pixel[11]_i_29/O
                         net (fo=2, routed)           0.509     2.802    si_value_pixel[11]_i_29_n_0
    SLICE_X87Y107        LUT5 (Prop_lut5_I0_O)        0.124     2.926 r  si_value_pixel[11]_i_33/O
                         net (fo=1, routed)           0.000     2.926    si_value_pixel[11]_i_33_n_0
    SLICE_X87Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.476 r  si_value_pixel_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000     3.476    si_value_pixel_reg[11]_i_25_n_0
    SLICE_X87Y108        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.789 r  si_value_pixel_reg[11]_i_26/O[3]
                         net (fo=11, routed)          0.876     4.665    si_value_pixel1[14]
    SLICE_X91Y108        LUT3 (Prop_lut3_I1_O)        0.306     4.971 f  si_ad_change_buffer[799]_i_1016/O
                         net (fo=2, routed)           0.668     5.638    si_ad_change_buffer[799]_i_1016_n_0
    SLICE_X90Y108        LUT5 (Prop_lut5_I1_O)        0.124     5.762 r  si_ad_change_buffer[799]_i_735/O
                         net (fo=2, routed)           0.741     6.503    si_ad_change_buffer[799]_i_735_n_0
    SLICE_X92Y106        LUT6 (Prop_lut6_I0_O)        0.124     6.627 r  si_ad_change_buffer[799]_i_739/O
                         net (fo=1, routed)           0.000     6.627    si_ad_change_buffer[799]_i_739_n_0
    SLICE_X92Y106        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.003 r  si_ad_change_buffer_reg[799]_i_392/CO[3]
                         net (fo=1, routed)           0.000     7.003    si_ad_change_buffer_reg[799]_i_392_n_0
    SLICE_X92Y107        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.326 r  si_ad_change_buffer_reg[799]_i_263/O[1]
                         net (fo=5, routed)           0.860     8.186    si_ad_change_buffer_reg[799]_i_263_n_6
    SLICE_X95Y107        LUT4 (Prop_lut4_I0_O)        0.306     8.492 r  si_ad_change_buffer[799]_i_1025/O
                         net (fo=1, routed)           0.000     8.492    si_ad_change_buffer[799]_i_1025_n_0
    SLICE_X95Y107        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.072 r  si_ad_change_buffer_reg[799]_i_747/O[2]
                         net (fo=1, routed)           0.450     9.521    si_ad_change_buffer_reg[799]_i_747_n_5
    SLICE_X99Y106        LUT2 (Prop_lut2_I1_O)        0.302     9.823 r  si_ad_change_buffer[799]_i_401/O
                         net (fo=1, routed)           0.000     9.823    si_ad_change_buffer[799]_i_401_n_0
    SLICE_X99Y106        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    10.071 r  si_ad_change_buffer_reg[799]_i_264/O[2]
                         net (fo=105, routed)         0.930    11.001    si_ad_change_buffer_reg[799]_i_264_n_5
    SLICE_X97Y104        LUT6 (Prop_lut6_I5_O)        0.302    11.303 r  si_ad_change_buffer[0]_i_122/O
                         net (fo=67, routed)          1.397    12.700    si_ad_change_buffer[0]_i_122_n_0
    SLICE_X89Y105        LUT5 (Prop_lut5_I2_O)        0.152    12.852 r  si_ad_change_buffer[786]_i_40/O
                         net (fo=128, routed)         1.188    14.040    si_ad_change_buffer[786]_i_40_n_0
    SLICE_X89Y110        LUT4 (Prop_lut4_I1_O)        0.352    14.392 r  si_ad_change_buffer[386]_i_30/O
                         net (fo=4, routed)           1.902    16.295    si_ad_change_buffer[386]_i_30_n_0
    SLICE_X74Y100        LUT6 (Prop_lut6_I3_O)        0.326    16.621 r  si_ad_change_buffer[258]_i_34/O
                         net (fo=4, routed)           0.837    17.457    si_ad_change_buffer[258]_i_34_n_0
    SLICE_X75Y102        LUT6 (Prop_lut6_I3_O)        0.124    17.581 r  si_ad_change_buffer[226]_i_29/O
                         net (fo=4, routed)           1.387    18.968    si_ad_change_buffer[226]_i_29_n_0
    SLICE_X61Y98         LUT6 (Prop_lut6_I0_O)        0.124    19.092 r  si_ad_change_buffer[214]_i_24/O
                         net (fo=4, routed)           1.221    20.313    si_ad_change_buffer[214]_i_24_n_0
    SLICE_X52Y94         LUT6 (Prop_lut6_I0_O)        0.124    20.437 r  si_ad_change_buffer[211]_i_17/O
                         net (fo=1, routed)           0.427    20.865    ROTATE_LEFT05_in[211]
    SLICE_X50Y93         LUT4 (Prop_lut4_I3_O)        0.124    20.989 r  si_ad_change_buffer[211]_i_10/O
                         net (fo=1, routed)           0.416    21.404    ROTATE_LEFT7_out[211]
    SLICE_X49Y93         LUT6 (Prop_lut6_I5_O)        0.124    21.528 r  si_ad_change_buffer[211]_i_4/O
                         net (fo=1, routed)           0.445    21.973    si_ad_change_buffer[211]_i_4_n_0
    SLICE_X49Y91         LUT5 (Prop_lut5_I4_O)        0.124    22.097 r  si_ad_change_buffer[211]_i_1/O
                         net (fo=1, routed)           0.000    22.097    si_ad_change_buffer[211]_i_1_n_0
    SLICE_X49Y91         FDRE                                         r  si_ad_change_buffer_reg[211]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.715    22.904    clk_out1
    SLICE_X49Y91         FDRE                                         r  si_ad_change_buffer_reg[211]/C
                         clock pessimism             -0.507    22.397    
                         clock uncertainty           -0.173    22.224    
    SLICE_X49Y91         FDRE (Setup_fdre_C_D)        0.029    22.253    si_ad_change_buffer_reg[211]
  -------------------------------------------------------------------
                         required time                         22.253    
                         arrival time                         -22.097    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.162ns  (required time - arrival time)
  Source:                 si_ad_value_picture_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[235]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.766ns  (logic 7.433ns (30.013%)  route 17.333ns (69.987%))
  Logic Levels:           28  (CARRY4=8 LUT2=1 LUT3=1 LUT4=4 LUT5=4 LUT6=10)
  Clock Path Skew:        0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.099ns = ( 22.901 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.678ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.648    -2.678    clk_out1
    SLICE_X86Y106        FDRE                                         r  si_ad_value_picture_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y106        FDRE (Prop_fdre_C_Q)         0.456    -2.222 r  si_ad_value_picture_reg[2]/Q
                         net (fo=17, routed)          1.115    -1.107    si_ad_value_picture_reg_n_0_[2]
    SLICE_X84Y107        LUT6 (Prop_lut6_I4_O)        0.124    -0.983 r  si_value_pixel[7]_i_35/O
                         net (fo=2, routed)           0.857    -0.125    si_value_pixel[7]_i_35_n_0
    SLICE_X85Y107        LUT6 (Prop_lut6_I0_O)        0.124    -0.001 r  si_value_pixel[7]_i_39/O
                         net (fo=1, routed)           0.000    -0.001    si_value_pixel[7]_i_39_n_0
    SLICE_X85Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.531 r  si_value_pixel_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000     0.531    si_value_pixel_reg[7]_i_20_n_0
    SLICE_X85Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.753 r  si_value_pixel_reg[11]_i_44/O[0]
                         net (fo=3, routed)           0.621     1.374    si_value_pixel_reg[11]_i_44_n_7
    SLICE_X86Y107        LUT4 (Prop_lut4_I2_O)        0.299     1.673 r  si_value_pixel[11]_i_47/O
                         net (fo=2, routed)           0.496     2.169    si_value_pixel[11]_i_47_n_0
    SLICE_X86Y107        LUT6 (Prop_lut6_I3_O)        0.124     2.293 r  si_value_pixel[11]_i_29/O
                         net (fo=2, routed)           0.509     2.802    si_value_pixel[11]_i_29_n_0
    SLICE_X87Y107        LUT5 (Prop_lut5_I0_O)        0.124     2.926 r  si_value_pixel[11]_i_33/O
                         net (fo=1, routed)           0.000     2.926    si_value_pixel[11]_i_33_n_0
    SLICE_X87Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.476 r  si_value_pixel_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000     3.476    si_value_pixel_reg[11]_i_25_n_0
    SLICE_X87Y108        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.789 r  si_value_pixel_reg[11]_i_26/O[3]
                         net (fo=11, routed)          0.876     4.665    si_value_pixel1[14]
    SLICE_X91Y108        LUT3 (Prop_lut3_I1_O)        0.306     4.971 f  si_ad_change_buffer[799]_i_1016/O
                         net (fo=2, routed)           0.668     5.638    si_ad_change_buffer[799]_i_1016_n_0
    SLICE_X90Y108        LUT5 (Prop_lut5_I1_O)        0.124     5.762 r  si_ad_change_buffer[799]_i_735/O
                         net (fo=2, routed)           0.741     6.503    si_ad_change_buffer[799]_i_735_n_0
    SLICE_X92Y106        LUT6 (Prop_lut6_I0_O)        0.124     6.627 r  si_ad_change_buffer[799]_i_739/O
                         net (fo=1, routed)           0.000     6.627    si_ad_change_buffer[799]_i_739_n_0
    SLICE_X92Y106        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.003 r  si_ad_change_buffer_reg[799]_i_392/CO[3]
                         net (fo=1, routed)           0.000     7.003    si_ad_change_buffer_reg[799]_i_392_n_0
    SLICE_X92Y107        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.326 r  si_ad_change_buffer_reg[799]_i_263/O[1]
                         net (fo=5, routed)           0.860     8.186    si_ad_change_buffer_reg[799]_i_263_n_6
    SLICE_X95Y107        LUT4 (Prop_lut4_I0_O)        0.306     8.492 r  si_ad_change_buffer[799]_i_1025/O
                         net (fo=1, routed)           0.000     8.492    si_ad_change_buffer[799]_i_1025_n_0
    SLICE_X95Y107        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.072 r  si_ad_change_buffer_reg[799]_i_747/O[2]
                         net (fo=1, routed)           0.450     9.521    si_ad_change_buffer_reg[799]_i_747_n_5
    SLICE_X99Y106        LUT2 (Prop_lut2_I1_O)        0.302     9.823 r  si_ad_change_buffer[799]_i_401/O
                         net (fo=1, routed)           0.000     9.823    si_ad_change_buffer[799]_i_401_n_0
    SLICE_X99Y106        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    10.071 r  si_ad_change_buffer_reg[799]_i_264/O[2]
                         net (fo=105, routed)         0.930    11.001    si_ad_change_buffer_reg[799]_i_264_n_5
    SLICE_X97Y104        LUT6 (Prop_lut6_I5_O)        0.302    11.303 r  si_ad_change_buffer[0]_i_122/O
                         net (fo=67, routed)          1.397    12.700    si_ad_change_buffer[0]_i_122_n_0
    SLICE_X89Y105        LUT5 (Prop_lut5_I2_O)        0.152    12.852 r  si_ad_change_buffer[786]_i_40/O
                         net (fo=128, routed)         1.188    14.040    si_ad_change_buffer[786]_i_40_n_0
    SLICE_X89Y110        LUT4 (Prop_lut4_I1_O)        0.352    14.392 r  si_ad_change_buffer[386]_i_30/O
                         net (fo=4, routed)           1.902    16.295    si_ad_change_buffer[386]_i_30_n_0
    SLICE_X74Y100        LUT6 (Prop_lut6_I3_O)        0.326    16.621 r  si_ad_change_buffer[258]_i_34/O
                         net (fo=4, routed)           0.862    17.482    si_ad_change_buffer[258]_i_34_n_0
    SLICE_X70Y101        LUT6 (Prop_lut6_I1_O)        0.124    17.606 r  si_ad_change_buffer[242]_i_30/O
                         net (fo=4, routed)           0.924    18.531    si_ad_change_buffer[242]_i_30_n_0
    SLICE_X64Y100        LUT6 (Prop_lut6_I1_O)        0.124    18.655 r  si_ad_change_buffer[238]_i_24/O
                         net (fo=4, routed)           1.271    19.925    si_ad_change_buffer[238]_i_24_n_0
    SLICE_X59Y92         LUT6 (Prop_lut6_I0_O)        0.124    20.049 r  si_ad_change_buffer[235]_i_17/O
                         net (fo=1, routed)           0.615    20.665    ROTATE_LEFT05_in[235]
    SLICE_X57Y92         LUT4 (Prop_lut4_I3_O)        0.124    20.789 r  si_ad_change_buffer[235]_i_10/O
                         net (fo=1, routed)           0.594    21.383    ROTATE_LEFT7_out[235]
    SLICE_X57Y90         LUT6 (Prop_lut6_I5_O)        0.124    21.507 r  si_ad_change_buffer[235]_i_4/O
                         net (fo=1, routed)           0.457    21.964    si_ad_change_buffer[235]_i_4_n_0
    SLICE_X59Y90         LUT5 (Prop_lut5_I4_O)        0.124    22.088 r  si_ad_change_buffer[235]_i_1/O
                         net (fo=1, routed)           0.000    22.088    si_ad_change_buffer[235]_i_1_n_0
    SLICE_X59Y90         FDRE                                         r  si_ad_change_buffer_reg[235]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.712    22.901    clk_out1
    SLICE_X59Y90         FDRE                                         r  si_ad_change_buffer_reg[235]/C
                         clock pessimism             -0.507    22.394    
                         clock uncertainty           -0.173    22.221    
    SLICE_X59Y90         FDRE (Setup_fdre_C_D)        0.029    22.250    si_ad_change_buffer_reg[235]
  -------------------------------------------------------------------
                         required time                         22.250    
                         arrival time                         -22.088    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.181ns  (required time - arrival time)
  Source:                 si_ad_value_picture_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[704]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.805ns  (logic 7.313ns (29.482%)  route 17.492ns (70.518%))
  Logic Levels:           27  (CARRY4=8 LUT2=2 LUT3=2 LUT4=2 LUT5=4 LUT6=9)
  Clock Path Skew:        0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.088ns = ( 22.912 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.678ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.648    -2.678    clk_out1
    SLICE_X86Y106        FDRE                                         r  si_ad_value_picture_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y106        FDRE (Prop_fdre_C_Q)         0.456    -2.222 r  si_ad_value_picture_reg[2]/Q
                         net (fo=17, routed)          1.115    -1.107    si_ad_value_picture_reg_n_0_[2]
    SLICE_X84Y107        LUT6 (Prop_lut6_I4_O)        0.124    -0.983 r  si_value_pixel[7]_i_35/O
                         net (fo=2, routed)           0.857    -0.125    si_value_pixel[7]_i_35_n_0
    SLICE_X85Y107        LUT6 (Prop_lut6_I0_O)        0.124    -0.001 r  si_value_pixel[7]_i_39/O
                         net (fo=1, routed)           0.000    -0.001    si_value_pixel[7]_i_39_n_0
    SLICE_X85Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.531 r  si_value_pixel_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000     0.531    si_value_pixel_reg[7]_i_20_n_0
    SLICE_X85Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.753 r  si_value_pixel_reg[11]_i_44/O[0]
                         net (fo=3, routed)           0.621     1.374    si_value_pixel_reg[11]_i_44_n_7
    SLICE_X86Y107        LUT4 (Prop_lut4_I2_O)        0.299     1.673 r  si_value_pixel[11]_i_47/O
                         net (fo=2, routed)           0.496     2.169    si_value_pixel[11]_i_47_n_0
    SLICE_X86Y107        LUT6 (Prop_lut6_I3_O)        0.124     2.293 r  si_value_pixel[11]_i_29/O
                         net (fo=2, routed)           0.509     2.802    si_value_pixel[11]_i_29_n_0
    SLICE_X87Y107        LUT5 (Prop_lut5_I0_O)        0.124     2.926 r  si_value_pixel[11]_i_33/O
                         net (fo=1, routed)           0.000     2.926    si_value_pixel[11]_i_33_n_0
    SLICE_X87Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.476 r  si_value_pixel_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000     3.476    si_value_pixel_reg[11]_i_25_n_0
    SLICE_X87Y108        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.789 r  si_value_pixel_reg[11]_i_26/O[3]
                         net (fo=11, routed)          0.876     4.665    si_value_pixel1[14]
    SLICE_X91Y108        LUT3 (Prop_lut3_I1_O)        0.306     4.971 f  si_ad_change_buffer[799]_i_1016/O
                         net (fo=2, routed)           0.668     5.638    si_ad_change_buffer[799]_i_1016_n_0
    SLICE_X90Y108        LUT5 (Prop_lut5_I1_O)        0.124     5.762 r  si_ad_change_buffer[799]_i_735/O
                         net (fo=2, routed)           0.741     6.503    si_ad_change_buffer[799]_i_735_n_0
    SLICE_X92Y106        LUT6 (Prop_lut6_I0_O)        0.124     6.627 r  si_ad_change_buffer[799]_i_739/O
                         net (fo=1, routed)           0.000     6.627    si_ad_change_buffer[799]_i_739_n_0
    SLICE_X92Y106        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.003 r  si_ad_change_buffer_reg[799]_i_392/CO[3]
                         net (fo=1, routed)           0.000     7.003    si_ad_change_buffer_reg[799]_i_392_n_0
    SLICE_X92Y107        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.326 r  si_ad_change_buffer_reg[799]_i_263/O[1]
                         net (fo=5, routed)           0.860     8.186    si_ad_change_buffer_reg[799]_i_263_n_6
    SLICE_X95Y107        LUT4 (Prop_lut4_I0_O)        0.306     8.492 r  si_ad_change_buffer[799]_i_1025/O
                         net (fo=1, routed)           0.000     8.492    si_ad_change_buffer[799]_i_1025_n_0
    SLICE_X95Y107        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.072 r  si_ad_change_buffer_reg[799]_i_747/O[2]
                         net (fo=1, routed)           0.450     9.521    si_ad_change_buffer_reg[799]_i_747_n_5
    SLICE_X99Y106        LUT2 (Prop_lut2_I1_O)        0.302     9.823 r  si_ad_change_buffer[799]_i_401/O
                         net (fo=1, routed)           0.000     9.823    si_ad_change_buffer[799]_i_401_n_0
    SLICE_X99Y106        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    10.071 r  si_ad_change_buffer_reg[799]_i_264/O[2]
                         net (fo=105, routed)         1.087    11.158    si_ad_change_buffer_reg[799]_i_264_n_5
    SLICE_X96Y107        LUT6 (Prop_lut6_I0_O)        0.302    11.460 r  si_ad_change_buffer[0]_i_124/O
                         net (fo=83, routed)          1.865    13.325    si_ad_change_buffer[0]_i_124_n_0
    SLICE_X79Y109        LUT3 (Prop_lut3_I2_O)        0.150    13.475 f  si_ad_change_buffer[793]_i_31/O
                         net (fo=108, routed)         2.887    16.362    si_ad_change_buffer[793]_i_31_n_0
    SLICE_X120Y95        LUT5 (Prop_lut5_I4_O)        0.326    16.688 r  si_ad_change_buffer[755]_i_36/O
                         net (fo=4, routed)           1.210    17.898    si_ad_change_buffer[755]_i_36_n_0
    SLICE_X126Y82        LUT6 (Prop_lut6_I0_O)        0.124    18.022 r  si_ad_change_buffer[707]_i_28/O
                         net (fo=4, routed)           0.803    18.825    si_ad_change_buffer[707]_i_28_n_0
    SLICE_X127Y80        LUT6 (Prop_lut6_I4_O)        0.124    18.949 r  si_ad_change_buffer[707]_i_23/O
                         net (fo=4, routed)           0.652    19.602    si_ad_change_buffer[707]_i_23_n_0
    SLICE_X128Y79        LUT6 (Prop_lut6_I0_O)        0.124    19.726 r  si_ad_change_buffer[704]_i_17/O
                         net (fo=1, routed)           0.791    20.517    ROTATE_LEFT05_in[704]
    SLICE_X130Y78        LUT2 (Prop_lut2_I1_O)        0.150    20.667 r  si_ad_change_buffer[704]_i_10/O
                         net (fo=1, routed)           0.650    21.317    ROTATE_LEFT7_out[704]
    SLICE_X133Y78        LUT6 (Prop_lut6_I5_O)        0.332    21.649 r  si_ad_change_buffer[704]_i_4/O
                         net (fo=1, routed)           0.354    22.004    si_ad_change_buffer[704]_i_4_n_0
    SLICE_X132Y78        LUT5 (Prop_lut5_I4_O)        0.124    22.128 r  si_ad_change_buffer[704]_i_1/O
                         net (fo=1, routed)           0.000    22.128    si_ad_change_buffer[704]_i_1_n_0
    SLICE_X132Y78        FDRE                                         r  si_ad_change_buffer_reg[704]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.723    22.912    clk_out1
    SLICE_X132Y78        FDRE                                         r  si_ad_change_buffer_reg[704]/C
                         clock pessimism             -0.507    22.405    
                         clock uncertainty           -0.173    22.232    
    SLICE_X132Y78        FDRE (Setup_fdre_C_D)        0.077    22.309    si_ad_change_buffer_reg[704]
  -------------------------------------------------------------------
                         required time                         22.309    
                         arrival time                         -22.128    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.191ns  (required time - arrival time)
  Source:                 si_ad_value_picture_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[138]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.625ns  (logic 6.975ns (28.325%)  route 17.650ns (71.675%))
  Logic Levels:           28  (CARRY4=8 LUT2=1 LUT3=1 LUT4=3 LUT5=4 LUT6=11)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.260ns = ( 22.740 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.678ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.648    -2.678    clk_out1
    SLICE_X86Y106        FDRE                                         r  si_ad_value_picture_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y106        FDRE (Prop_fdre_C_Q)         0.456    -2.222 r  si_ad_value_picture_reg[2]/Q
                         net (fo=17, routed)          1.115    -1.107    si_ad_value_picture_reg_n_0_[2]
    SLICE_X84Y107        LUT6 (Prop_lut6_I4_O)        0.124    -0.983 r  si_value_pixel[7]_i_35/O
                         net (fo=2, routed)           0.857    -0.125    si_value_pixel[7]_i_35_n_0
    SLICE_X85Y107        LUT6 (Prop_lut6_I0_O)        0.124    -0.001 r  si_value_pixel[7]_i_39/O
                         net (fo=1, routed)           0.000    -0.001    si_value_pixel[7]_i_39_n_0
    SLICE_X85Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.531 r  si_value_pixel_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000     0.531    si_value_pixel_reg[7]_i_20_n_0
    SLICE_X85Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.753 r  si_value_pixel_reg[11]_i_44/O[0]
                         net (fo=3, routed)           0.621     1.374    si_value_pixel_reg[11]_i_44_n_7
    SLICE_X86Y107        LUT4 (Prop_lut4_I2_O)        0.299     1.673 r  si_value_pixel[11]_i_47/O
                         net (fo=2, routed)           0.496     2.169    si_value_pixel[11]_i_47_n_0
    SLICE_X86Y107        LUT6 (Prop_lut6_I3_O)        0.124     2.293 r  si_value_pixel[11]_i_29/O
                         net (fo=2, routed)           0.509     2.802    si_value_pixel[11]_i_29_n_0
    SLICE_X87Y107        LUT5 (Prop_lut5_I0_O)        0.124     2.926 r  si_value_pixel[11]_i_33/O
                         net (fo=1, routed)           0.000     2.926    si_value_pixel[11]_i_33_n_0
    SLICE_X87Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.476 r  si_value_pixel_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000     3.476    si_value_pixel_reg[11]_i_25_n_0
    SLICE_X87Y108        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.789 r  si_value_pixel_reg[11]_i_26/O[3]
                         net (fo=11, routed)          0.876     4.665    si_value_pixel1[14]
    SLICE_X91Y108        LUT3 (Prop_lut3_I1_O)        0.306     4.971 f  si_ad_change_buffer[799]_i_1016/O
                         net (fo=2, routed)           0.668     5.638    si_ad_change_buffer[799]_i_1016_n_0
    SLICE_X90Y108        LUT5 (Prop_lut5_I1_O)        0.124     5.762 r  si_ad_change_buffer[799]_i_735/O
                         net (fo=2, routed)           0.741     6.503    si_ad_change_buffer[799]_i_735_n_0
    SLICE_X92Y106        LUT6 (Prop_lut6_I0_O)        0.124     6.627 r  si_ad_change_buffer[799]_i_739/O
                         net (fo=1, routed)           0.000     6.627    si_ad_change_buffer[799]_i_739_n_0
    SLICE_X92Y106        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.003 r  si_ad_change_buffer_reg[799]_i_392/CO[3]
                         net (fo=1, routed)           0.000     7.003    si_ad_change_buffer_reg[799]_i_392_n_0
    SLICE_X92Y107        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.326 r  si_ad_change_buffer_reg[799]_i_263/O[1]
                         net (fo=5, routed)           0.860     8.186    si_ad_change_buffer_reg[799]_i_263_n_6
    SLICE_X95Y107        LUT4 (Prop_lut4_I0_O)        0.306     8.492 r  si_ad_change_buffer[799]_i_1025/O
                         net (fo=1, routed)           0.000     8.492    si_ad_change_buffer[799]_i_1025_n_0
    SLICE_X95Y107        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.072 r  si_ad_change_buffer_reg[799]_i_747/O[2]
                         net (fo=1, routed)           0.450     9.521    si_ad_change_buffer_reg[799]_i_747_n_5
    SLICE_X99Y106        LUT2 (Prop_lut2_I1_O)        0.302     9.823 r  si_ad_change_buffer[799]_i_401/O
                         net (fo=1, routed)           0.000     9.823    si_ad_change_buffer[799]_i_401_n_0
    SLICE_X99Y106        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    10.071 r  si_ad_change_buffer_reg[799]_i_264/O[2]
                         net (fo=105, routed)         1.087    11.158    si_ad_change_buffer_reg[799]_i_264_n_5
    SLICE_X96Y107        LUT6 (Prop_lut6_I0_O)        0.302    11.460 r  si_ad_change_buffer[0]_i_124/O
                         net (fo=83, routed)          1.485    12.945    si_ad_change_buffer[0]_i_124_n_0
    SLICE_X98Y99         LUT6 (Prop_lut6_I2_O)        0.124    13.069 r  si_ad_change_buffer[789]_i_35/O
                         net (fo=128, routed)         1.463    14.532    si_ad_change_buffer[789]_i_35_n_0
    SLICE_X84Y92         LUT5 (Prop_lut5_I3_O)        0.124    14.656 r  si_ad_change_buffer[205]_i_33/O
                         net (fo=4, routed)           1.587    16.243    si_ad_change_buffer[205]_i_33_n_0
    SLICE_X75Y99         LUT6 (Prop_lut6_I1_O)        0.124    16.367 r  si_ad_change_buffer[141]_i_28/O
                         net (fo=4, routed)           1.394    17.761    si_ad_change_buffer[141]_i_28_n_0
    SLICE_X65Y101        LUT6 (Prop_lut6_I5_O)        0.124    17.885 r  si_ad_change_buffer[141]_i_25/O
                         net (fo=4, routed)           1.051    18.937    si_ad_change_buffer[141]_i_25_n_0
    SLICE_X57Y104        LUT6 (Prop_lut6_I5_O)        0.124    19.061 r  si_ad_change_buffer[141]_i_22/O
                         net (fo=4, routed)           1.006    20.067    si_ad_change_buffer[141]_i_22_n_0
    SLICE_X50Y107        LUT6 (Prop_lut6_I0_O)        0.124    20.191 r  si_ad_change_buffer[138]_i_17/O
                         net (fo=1, routed)           0.412    20.603    ROTATE_LEFT05_in[138]
    SLICE_X51Y106        LUT4 (Prop_lut4_I3_O)        0.124    20.727 r  si_ad_change_buffer[138]_i_10/O
                         net (fo=1, routed)           0.507    21.233    ROTATE_LEFT7_out[138]
    SLICE_X42Y106        LUT6 (Prop_lut6_I5_O)        0.124    21.357 r  si_ad_change_buffer[138]_i_4/O
                         net (fo=1, routed)           0.466    21.823    si_ad_change_buffer[138]_i_4_n_0
    SLICE_X42Y106        LUT5 (Prop_lut5_I4_O)        0.124    21.947 r  si_ad_change_buffer[138]_i_1/O
                         net (fo=1, routed)           0.000    21.947    si_ad_change_buffer[138]_i_1_n_0
    SLICE_X42Y106        FDRE                                         r  si_ad_change_buffer_reg[138]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.550    22.740    clk_out1
    SLICE_X42Y106        FDRE                                         r  si_ad_change_buffer_reg[138]/C
                         clock pessimism             -0.507    22.232    
                         clock uncertainty           -0.173    22.059    
    SLICE_X42Y106        FDRE (Setup_fdre_C_D)        0.079    22.138    si_ad_change_buffer_reg[138]
  -------------------------------------------------------------------
                         required time                         22.138    
                         arrival time                         -21.947    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.213ns  (required time - arrival time)
  Source:                 si_ad_value_picture_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[237]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.717ns  (logic 7.433ns (30.073%)  route 17.284ns (69.927%))
  Logic Levels:           28  (CARRY4=8 LUT2=1 LUT3=1 LUT4=4 LUT5=4 LUT6=10)
  Clock Path Skew:        0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.097ns = ( 22.903 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.678ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.648    -2.678    clk_out1
    SLICE_X86Y106        FDRE                                         r  si_ad_value_picture_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y106        FDRE (Prop_fdre_C_Q)         0.456    -2.222 r  si_ad_value_picture_reg[2]/Q
                         net (fo=17, routed)          1.115    -1.107    si_ad_value_picture_reg_n_0_[2]
    SLICE_X84Y107        LUT6 (Prop_lut6_I4_O)        0.124    -0.983 r  si_value_pixel[7]_i_35/O
                         net (fo=2, routed)           0.857    -0.125    si_value_pixel[7]_i_35_n_0
    SLICE_X85Y107        LUT6 (Prop_lut6_I0_O)        0.124    -0.001 r  si_value_pixel[7]_i_39/O
                         net (fo=1, routed)           0.000    -0.001    si_value_pixel[7]_i_39_n_0
    SLICE_X85Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.531 r  si_value_pixel_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000     0.531    si_value_pixel_reg[7]_i_20_n_0
    SLICE_X85Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.753 r  si_value_pixel_reg[11]_i_44/O[0]
                         net (fo=3, routed)           0.621     1.374    si_value_pixel_reg[11]_i_44_n_7
    SLICE_X86Y107        LUT4 (Prop_lut4_I2_O)        0.299     1.673 r  si_value_pixel[11]_i_47/O
                         net (fo=2, routed)           0.496     2.169    si_value_pixel[11]_i_47_n_0
    SLICE_X86Y107        LUT6 (Prop_lut6_I3_O)        0.124     2.293 r  si_value_pixel[11]_i_29/O
                         net (fo=2, routed)           0.509     2.802    si_value_pixel[11]_i_29_n_0
    SLICE_X87Y107        LUT5 (Prop_lut5_I0_O)        0.124     2.926 r  si_value_pixel[11]_i_33/O
                         net (fo=1, routed)           0.000     2.926    si_value_pixel[11]_i_33_n_0
    SLICE_X87Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.476 r  si_value_pixel_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000     3.476    si_value_pixel_reg[11]_i_25_n_0
    SLICE_X87Y108        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.789 r  si_value_pixel_reg[11]_i_26/O[3]
                         net (fo=11, routed)          0.876     4.665    si_value_pixel1[14]
    SLICE_X91Y108        LUT3 (Prop_lut3_I1_O)        0.306     4.971 f  si_ad_change_buffer[799]_i_1016/O
                         net (fo=2, routed)           0.668     5.638    si_ad_change_buffer[799]_i_1016_n_0
    SLICE_X90Y108        LUT5 (Prop_lut5_I1_O)        0.124     5.762 r  si_ad_change_buffer[799]_i_735/O
                         net (fo=2, routed)           0.741     6.503    si_ad_change_buffer[799]_i_735_n_0
    SLICE_X92Y106        LUT6 (Prop_lut6_I0_O)        0.124     6.627 r  si_ad_change_buffer[799]_i_739/O
                         net (fo=1, routed)           0.000     6.627    si_ad_change_buffer[799]_i_739_n_0
    SLICE_X92Y106        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.003 r  si_ad_change_buffer_reg[799]_i_392/CO[3]
                         net (fo=1, routed)           0.000     7.003    si_ad_change_buffer_reg[799]_i_392_n_0
    SLICE_X92Y107        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.326 r  si_ad_change_buffer_reg[799]_i_263/O[1]
                         net (fo=5, routed)           0.860     8.186    si_ad_change_buffer_reg[799]_i_263_n_6
    SLICE_X95Y107        LUT4 (Prop_lut4_I0_O)        0.306     8.492 r  si_ad_change_buffer[799]_i_1025/O
                         net (fo=1, routed)           0.000     8.492    si_ad_change_buffer[799]_i_1025_n_0
    SLICE_X95Y107        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.072 r  si_ad_change_buffer_reg[799]_i_747/O[2]
                         net (fo=1, routed)           0.450     9.521    si_ad_change_buffer_reg[799]_i_747_n_5
    SLICE_X99Y106        LUT2 (Prop_lut2_I1_O)        0.302     9.823 r  si_ad_change_buffer[799]_i_401/O
                         net (fo=1, routed)           0.000     9.823    si_ad_change_buffer[799]_i_401_n_0
    SLICE_X99Y106        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    10.071 r  si_ad_change_buffer_reg[799]_i_264/O[2]
                         net (fo=105, routed)         0.930    11.001    si_ad_change_buffer_reg[799]_i_264_n_5
    SLICE_X97Y104        LUT6 (Prop_lut6_I5_O)        0.302    11.303 r  si_ad_change_buffer[0]_i_122/O
                         net (fo=67, routed)          1.397    12.700    si_ad_change_buffer[0]_i_122_n_0
    SLICE_X89Y105        LUT5 (Prop_lut5_I2_O)        0.152    12.852 r  si_ad_change_buffer[786]_i_40/O
                         net (fo=128, routed)         1.188    14.040    si_ad_change_buffer[786]_i_40_n_0
    SLICE_X89Y110        LUT4 (Prop_lut4_I1_O)        0.352    14.392 r  si_ad_change_buffer[386]_i_30/O
                         net (fo=4, routed)           1.902    16.295    si_ad_change_buffer[386]_i_30_n_0
    SLICE_X74Y100        LUT6 (Prop_lut6_I3_O)        0.326    16.621 r  si_ad_change_buffer[258]_i_34/O
                         net (fo=4, routed)           0.862    17.482    si_ad_change_buffer[258]_i_34_n_0
    SLICE_X70Y101        LUT6 (Prop_lut6_I1_O)        0.124    17.606 r  si_ad_change_buffer[242]_i_30/O
                         net (fo=4, routed)           0.924    18.531    si_ad_change_buffer[242]_i_30_n_0
    SLICE_X64Y100        LUT6 (Prop_lut6_I1_O)        0.124    18.655 r  si_ad_change_buffer[238]_i_24/O
                         net (fo=4, routed)           1.163    19.818    si_ad_change_buffer[238]_i_24_n_0
    SLICE_X58Y99         LUT6 (Prop_lut6_I1_O)        0.124    19.942 r  si_ad_change_buffer[237]_i_17/O
                         net (fo=1, routed)           0.566    20.508    ROTATE_LEFT05_in[237]
    SLICE_X58Y96         LUT4 (Prop_lut4_I3_O)        0.124    20.632 r  si_ad_change_buffer[237]_i_10/O
                         net (fo=1, routed)           0.667    21.299    ROTATE_LEFT7_out[237]
    SLICE_X58Y96         LUT6 (Prop_lut6_I5_O)        0.124    21.423 r  si_ad_change_buffer[237]_i_4/O
                         net (fo=1, routed)           0.492    21.915    si_ad_change_buffer[237]_i_4_n_0
    SLICE_X58Y95         LUT5 (Prop_lut5_I4_O)        0.124    22.039 r  si_ad_change_buffer[237]_i_1/O
                         net (fo=1, routed)           0.000    22.039    si_ad_change_buffer[237]_i_1_n_0
    SLICE_X58Y95         FDRE                                         r  si_ad_change_buffer_reg[237]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.714    22.903    clk_out1
    SLICE_X58Y95         FDRE                                         r  si_ad_change_buffer_reg[237]/C
                         clock pessimism             -0.507    22.396    
                         clock uncertainty           -0.173    22.223    
    SLICE_X58Y95         FDRE (Setup_fdre_C_D)        0.029    22.252    si_ad_change_buffer_reg[237]
  -------------------------------------------------------------------
                         required time                         22.252    
                         arrival time                         -22.039    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.214ns  (required time - arrival time)
  Source:                 si_ad_value_picture_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.541ns  (logic 7.171ns (29.221%)  route 17.370ns (70.779%))
  Logic Levels:           28  (CARRY4=8 LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=13)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.272ns = ( 22.728 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.678ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.648    -2.678    clk_out1
    SLICE_X86Y106        FDRE                                         r  si_ad_value_picture_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y106        FDRE (Prop_fdre_C_Q)         0.456    -2.222 r  si_ad_value_picture_reg[2]/Q
                         net (fo=17, routed)          1.115    -1.107    si_ad_value_picture_reg_n_0_[2]
    SLICE_X84Y107        LUT6 (Prop_lut6_I4_O)        0.124    -0.983 r  si_value_pixel[7]_i_35/O
                         net (fo=2, routed)           0.857    -0.125    si_value_pixel[7]_i_35_n_0
    SLICE_X85Y107        LUT6 (Prop_lut6_I0_O)        0.124    -0.001 r  si_value_pixel[7]_i_39/O
                         net (fo=1, routed)           0.000    -0.001    si_value_pixel[7]_i_39_n_0
    SLICE_X85Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.531 r  si_value_pixel_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000     0.531    si_value_pixel_reg[7]_i_20_n_0
    SLICE_X85Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.753 r  si_value_pixel_reg[11]_i_44/O[0]
                         net (fo=3, routed)           0.621     1.374    si_value_pixel_reg[11]_i_44_n_7
    SLICE_X86Y107        LUT4 (Prop_lut4_I2_O)        0.299     1.673 r  si_value_pixel[11]_i_47/O
                         net (fo=2, routed)           0.496     2.169    si_value_pixel[11]_i_47_n_0
    SLICE_X86Y107        LUT6 (Prop_lut6_I3_O)        0.124     2.293 r  si_value_pixel[11]_i_29/O
                         net (fo=2, routed)           0.509     2.802    si_value_pixel[11]_i_29_n_0
    SLICE_X87Y107        LUT5 (Prop_lut5_I0_O)        0.124     2.926 r  si_value_pixel[11]_i_33/O
                         net (fo=1, routed)           0.000     2.926    si_value_pixel[11]_i_33_n_0
    SLICE_X87Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.476 r  si_value_pixel_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000     3.476    si_value_pixel_reg[11]_i_25_n_0
    SLICE_X87Y108        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.789 r  si_value_pixel_reg[11]_i_26/O[3]
                         net (fo=11, routed)          0.876     4.665    si_value_pixel1[14]
    SLICE_X91Y108        LUT3 (Prop_lut3_I1_O)        0.306     4.971 f  si_ad_change_buffer[799]_i_1016/O
                         net (fo=2, routed)           0.668     5.638    si_ad_change_buffer[799]_i_1016_n_0
    SLICE_X90Y108        LUT5 (Prop_lut5_I1_O)        0.124     5.762 r  si_ad_change_buffer[799]_i_735/O
                         net (fo=2, routed)           0.741     6.503    si_ad_change_buffer[799]_i_735_n_0
    SLICE_X92Y106        LUT6 (Prop_lut6_I0_O)        0.124     6.627 r  si_ad_change_buffer[799]_i_739/O
                         net (fo=1, routed)           0.000     6.627    si_ad_change_buffer[799]_i_739_n_0
    SLICE_X92Y106        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.003 r  si_ad_change_buffer_reg[799]_i_392/CO[3]
                         net (fo=1, routed)           0.000     7.003    si_ad_change_buffer_reg[799]_i_392_n_0
    SLICE_X92Y107        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.326 r  si_ad_change_buffer_reg[799]_i_263/O[1]
                         net (fo=5, routed)           0.860     8.186    si_ad_change_buffer_reg[799]_i_263_n_6
    SLICE_X95Y107        LUT4 (Prop_lut4_I0_O)        0.306     8.492 r  si_ad_change_buffer[799]_i_1025/O
                         net (fo=1, routed)           0.000     8.492    si_ad_change_buffer[799]_i_1025_n_0
    SLICE_X95Y107        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.072 r  si_ad_change_buffer_reg[799]_i_747/O[2]
                         net (fo=1, routed)           0.450     9.521    si_ad_change_buffer_reg[799]_i_747_n_5
    SLICE_X99Y106        LUT2 (Prop_lut2_I1_O)        0.302     9.823 r  si_ad_change_buffer[799]_i_401/O
                         net (fo=1, routed)           0.000     9.823    si_ad_change_buffer[799]_i_401_n_0
    SLICE_X99Y106        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    10.071 r  si_ad_change_buffer_reg[799]_i_264/O[2]
                         net (fo=105, routed)         1.087    11.158    si_ad_change_buffer_reg[799]_i_264_n_5
    SLICE_X96Y107        LUT6 (Prop_lut6_I0_O)        0.302    11.460 r  si_ad_change_buffer[0]_i_124/O
                         net (fo=83, routed)          1.485    12.945    si_ad_change_buffer[0]_i_124_n_0
    SLICE_X98Y99         LUT6 (Prop_lut6_I2_O)        0.124    13.069 r  si_ad_change_buffer[789]_i_35/O
                         net (fo=128, routed)         1.867    14.936    si_ad_change_buffer[789]_i_35_n_0
    SLICE_X72Y96         LUT5 (Prop_lut5_I3_O)        0.116    15.052 r  si_ad_change_buffer[45]_i_32/O
                         net (fo=1, routed)           0.663    15.715    si_ad_change_buffer[45]_i_32_n_0
    SLICE_X72Y97         LUT6 (Prop_lut6_I5_O)        0.328    16.043 r  si_ad_change_buffer[45]_i_31/O
                         net (fo=3, routed)           1.353    17.396    si_ad_change_buffer[45]_i_31_n_0
    SLICE_X71Y109        LUT6 (Prop_lut6_I1_O)        0.124    17.520 r  si_ad_change_buffer[29]_i_27/O
                         net (fo=4, routed)           0.942    18.462    si_ad_change_buffer[29]_i_27_n_0
    SLICE_X74Y107        LUT6 (Prop_lut6_I1_O)        0.124    18.586 r  si_ad_change_buffer[25]_i_24/O
                         net (fo=4, routed)           1.481    20.067    si_ad_change_buffer[25]_i_24_n_0
    SLICE_X66Y121        LUT6 (Prop_lut6_I1_O)        0.124    20.191 r  si_ad_change_buffer[24]_i_17/O
                         net (fo=1, routed)           0.165    20.356    ROTATE_LEFT05_in[24]
    SLICE_X66Y121        LUT6 (Prop_lut6_I5_O)        0.124    20.480 r  si_ad_change_buffer[24]_i_10/O
                         net (fo=1, routed)           0.840    21.319    ROTATE_LEFT7_out[24]
    SLICE_X59Y121        LUT6 (Prop_lut6_I5_O)        0.124    21.443 r  si_ad_change_buffer[24]_i_4/O
                         net (fo=1, routed)           0.295    21.739    si_ad_change_buffer[24]_i_4_n_0
    SLICE_X59Y120        LUT6 (Prop_lut6_I5_O)        0.124    21.863 r  si_ad_change_buffer[24]_i_1/O
                         net (fo=1, routed)           0.000    21.863    si_ad_change_buffer[24]_i_1_n_0
    SLICE_X59Y120        FDRE                                         r  si_ad_change_buffer_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.538    22.728    clk_out1
    SLICE_X59Y120        FDRE                                         r  si_ad_change_buffer_reg[24]/C
                         clock pessimism             -0.507    22.220    
                         clock uncertainty           -0.173    22.047    
    SLICE_X59Y120        FDRE (Setup_fdre_C_D)        0.029    22.076    si_ad_change_buffer_reg[24]
  -------------------------------------------------------------------
                         required time                         22.076    
                         arrival time                         -21.863    
  -------------------------------------------------------------------
                         slack                                  0.214    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[426]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[426]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.443ns
    Source Clock Delay      (SCD):    -0.666ns
    Clock Pessimism Removal (CPR):    0.210ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.582    -0.666    clk_out1
    SLICE_X113Y122       FDRE                                         r  si_ad_change_buffer_reg[426]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y122       FDRE (Prop_fdre_C_Q)         0.141    -0.525 r  si_ad_change_buffer_reg[426]/Q
                         net (fo=1, routed)           0.116    -0.409    si_ad_change_buffer_reg_n_0_[426]
    SLICE_X112Y122       FDRE                                         r  mem_dina_reg[426]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.850    -0.443    clk_out1
    SLICE_X112Y122       FDRE                                         r  mem_dina_reg[426]/C
                         clock pessimism             -0.210    -0.653    
                         clock uncertainty            0.173    -0.480    
    SLICE_X112Y122       FDRE (Hold_fdre_C_D)         0.059    -0.421    mem_dina_reg[426]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.409    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[414]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[414]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.447ns
    Source Clock Delay      (SCD):    -0.670ns
    Clock Pessimism Removal (CPR):    0.210ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.578    -0.670    clk_out1
    SLICE_X109Y124       FDRE                                         r  si_ad_change_buffer_reg[414]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y124       FDRE (Prop_fdre_C_Q)         0.141    -0.529 r  si_ad_change_buffer_reg[414]/Q
                         net (fo=1, routed)           0.116    -0.413    si_ad_change_buffer_reg_n_0_[414]
    SLICE_X108Y124       FDRE                                         r  mem_dina_reg[414]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.846    -0.447    clk_out1
    SLICE_X108Y124       FDRE                                         r  mem_dina_reg[414]/C
                         clock pessimism             -0.210    -0.657    
                         clock uncertainty            0.173    -0.484    
    SLICE_X108Y124       FDRE (Hold_fdre_C_D)         0.059    -0.425    mem_dina_reg[414]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.413    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[583]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[583]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.401ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.620    -0.628    clk_out1
    SLICE_X147Y103       FDRE                                         r  si_ad_change_buffer_reg[583]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y103       FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  si_ad_change_buffer_reg[583]/Q
                         net (fo=1, routed)           0.116    -0.371    si_ad_change_buffer_reg_n_0_[583]
    SLICE_X146Y103       FDRE                                         r  mem_dina_reg[583]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.892    -0.401    clk_out1
    SLICE_X146Y103       FDRE                                         r  mem_dina_reg[583]/C
                         clock pessimism             -0.214    -0.615    
                         clock uncertainty            0.173    -0.442    
    SLICE_X146Y103       FDRE (Hold_fdre_C_D)         0.059    -0.383    mem_dina_reg[583]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.371    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[665]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[665]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.680    -0.567    clk_out1
    SLICE_X141Y85        FDRE                                         r  si_ad_change_buffer_reg[665]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y85        FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  si_ad_change_buffer_reg[665]/Q
                         net (fo=1, routed)           0.116    -0.310    si_ad_change_buffer_reg_n_0_[665]
    SLICE_X140Y85        FDRE                                         r  mem_dina_reg[665]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.955    -0.338    clk_out1
    SLICE_X140Y85        FDRE                                         r  mem_dina_reg[665]/C
                         clock pessimism             -0.216    -0.554    
                         clock uncertainty            0.173    -0.381    
    SLICE_X140Y85        FDRE (Hold_fdre_C_D)         0.059    -0.322    mem_dina_reg[665]
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[695]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[695]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.367ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.653    -0.594    clk_out1
    SLICE_X133Y80        FDRE                                         r  si_ad_change_buffer_reg[695]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y80        FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  si_ad_change_buffer_reg[695]/Q
                         net (fo=1, routed)           0.116    -0.337    si_ad_change_buffer_reg_n_0_[695]
    SLICE_X132Y80        FDRE                                         r  mem_dina_reg[695]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.926    -0.367    clk_out1
    SLICE_X132Y80        FDRE                                         r  mem_dina_reg[695]/C
                         clock pessimism             -0.214    -0.581    
                         clock uncertainty            0.173    -0.408    
    SLICE_X132Y80        FDRE (Hold_fdre_C_D)         0.059    -0.349    mem_dina_reg[695]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[552]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[552]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.164ns (62.120%)  route 0.100ns (37.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.402ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.619    -0.629    clk_out1
    SLICE_X146Y107       FDRE                                         r  si_ad_change_buffer_reg[552]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y107       FDRE (Prop_fdre_C_Q)         0.164    -0.465 r  si_ad_change_buffer_reg[552]/Q
                         net (fo=1, routed)           0.100    -0.365    si_ad_change_buffer_reg_n_0_[552]
    SLICE_X144Y107       FDRE                                         r  mem_dina_reg[552]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.891    -0.402    clk_out1
    SLICE_X144Y107       FDRE                                         r  mem_dina_reg[552]/C
                         clock pessimism             -0.211    -0.613    
                         clock uncertainty            0.173    -0.440    
    SLICE_X144Y107       FDRE (Hold_fdre_C_D)         0.059    -0.381    mem_dina_reg[552]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.365    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/n0q_m_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.037%)  route 0.109ns (36.963%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.379ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.643    -0.605    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X161Y133       FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n0q_m_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y133       FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n0q_m_2_reg[1]/Q
                         net (fo=9, routed)           0.109    -0.355    rgb2dvi/U0/DataEncoders[2].DataEncoder/n0q_m_2_reg_n_0_[1]
    SLICE_X160Y133       LUT6 (Prop_lut6_I1_O)        0.045    -0.310 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3[1]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.310    rgb2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_2[1]
    SLICE_X160Y133       FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.914    -0.379    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X160Y133       FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[1]/C
                         clock pessimism             -0.213    -0.592    
                         clock uncertainty            0.173    -0.419    
    SLICE_X160Y133       FDRE (Hold_fdre_C_D)         0.091    -0.328    rgb2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[1]
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.226ns (68.294%)  route 0.105ns (31.706%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.377ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.644    -0.604    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X161Y135       FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y135       FDRE (Prop_fdre_C_Q)         0.128    -0.476 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[0]/Q
                         net (fo=1, routed)           0.105    -0.371    rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg_n_0_[0]
    SLICE_X162Y135       LUT2 (Prop_lut2_I1_O)        0.098    -0.273 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw[0]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.273    rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw[0]_i_1__1_n_0
    SLICE_X162Y135       FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.916    -0.377    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X162Y135       FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
                         clock pessimism             -0.212    -0.589    
                         clock uncertainty            0.173    -0.416    
    SLICE_X162Y135       FDRE (Hold_fdre_C_D)         0.120    -0.296    rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[377]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[377]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.446ns
    Source Clock Delay      (SCD):    -0.670ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.578    -0.670    clk_out1
    SLICE_X100Y116       FDRE                                         r  si_ad_change_buffer_reg[377]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y116       FDRE (Prop_fdre_C_Q)         0.164    -0.506 r  si_ad_change_buffer_reg[377]/Q
                         net (fo=1, routed)           0.116    -0.390    si_ad_change_buffer_reg_n_0_[377]
    SLICE_X101Y116       FDRE                                         r  mem_dina_reg[377]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.847    -0.446    clk_out1
    SLICE_X101Y116       FDRE                                         r  mem_dina_reg[377]/C
                         clock pessimism             -0.211    -0.657    
                         clock uncertainty            0.173    -0.484    
    SLICE_X101Y116       FDRE (Hold_fdre_C_D)         0.070    -0.414    mem_dina_reg[377]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.390    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[572]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[572]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.427ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.595    -0.653    clk_out1
    SLICE_X136Y104       FDRE                                         r  si_ad_change_buffer_reg[572]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y104       FDRE (Prop_fdre_C_Q)         0.164    -0.489 r  si_ad_change_buffer_reg[572]/Q
                         net (fo=1, routed)           0.116    -0.373    si_ad_change_buffer_reg_n_0_[572]
    SLICE_X137Y104       FDRE                                         r  mem_dina_reg[572]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.866    -0.427    clk_out1
    SLICE_X137Y104       FDRE                                         r  mem_dina_reg[572]/C
                         clock pessimism             -0.213    -0.640    
                         clock uncertainty            0.173    -0.467    
    SLICE_X137Y104       FDRE (Hold_fdre_C_D)         0.070    -0.397    mem_dina_reg[572]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.373    
  -------------------------------------------------------------------
                         slack                                  0.024    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  PixelClkIO

Setup :            0  Failing Endpoints,  Worst Slack       18.852ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.159ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.852ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.576ns  (logic 0.419ns (9.157%)  route 4.157ns (90.843%))
  Logic Levels:           0  
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.059ns = ( 22.941 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.495ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.831    -2.495    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y142       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y142       FDPE (Prop_fdpe_C_Q)         0.419    -2.076 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           4.157     2.081    rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y133        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.789    22.941    rgb2dvi/U0/DataEncoders[2].DataSerializer/hdmi_tx_p[2]
    OLOGIC_X1Y133        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.515    22.426    
                         clock uncertainty           -0.468    21.957    
    OLOGIC_X1Y133        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.933    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         20.933    
                         arrival time                          -2.081    
  -------------------------------------------------------------------
                         slack                                 18.852    

Slack (MET) :             18.901ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.527ns  (logic 0.419ns (9.256%)  route 4.108ns (90.744%))
  Logic Levels:           0  
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.059ns = ( 22.941 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.495ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.831    -2.495    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y142       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y142       FDPE (Prop_fdpe_C_Q)         0.419    -2.076 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           4.108     2.032    rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.789    22.941    rgb2dvi/U0/DataEncoders[2].DataSerializer/hdmi_tx_p[2]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    22.426    
                         clock uncertainty           -0.468    21.957    
    OLOGIC_X1Y134        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.933    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         20.933    
                         arrival time                          -2.032    
  -------------------------------------------------------------------
                         slack                                 18.901    

Slack (MET) :             19.003ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.425ns  (logic 0.419ns (9.468%)  route 4.006ns (90.532%))
  Logic Levels:           0  
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.059ns = ( 22.941 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.495ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.831    -2.495    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y142       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y142       FDPE (Prop_fdpe_C_Q)         0.419    -2.076 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           4.006     1.931    rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.789    22.941    rgb2dvi/U0/DataEncoders[1].DataSerializer/hdmi_tx_p[1]
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.515    22.426    
                         clock uncertainty           -0.468    21.957    
    OLOGIC_X1Y135        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.933    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         20.933    
                         arrival time                          -1.931    
  -------------------------------------------------------------------
                         slack                                 19.003    

Slack (MET) :             19.052ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.376ns  (logic 0.419ns (9.574%)  route 3.957ns (90.426%))
  Logic Levels:           0  
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.059ns = ( 22.941 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.495ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.831    -2.495    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y142       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y142       FDPE (Prop_fdpe_C_Q)         0.419    -2.076 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.957     1.882    rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.789    22.941    rgb2dvi/U0/DataEncoders[1].DataSerializer/hdmi_tx_p[1]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    22.426    
                         clock uncertainty           -0.468    21.957    
    OLOGIC_X1Y136        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.933    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         20.933    
                         arrival time                          -1.882    
  -------------------------------------------------------------------
                         slack                                 19.052    

Slack (MET) :             19.291ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.144ns  (logic 0.419ns (10.112%)  route 3.725ns (89.888%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.052ns = ( 22.948 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.495ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.831    -2.495    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y142       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y142       FDPE (Prop_fdpe_C_Q)         0.419    -2.076 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.725     1.649    rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y148        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.796    22.948    rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y148        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    22.433    
                         clock uncertainty           -0.468    21.964    
    OLOGIC_X1Y148        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.940    rgb2dvi/U0/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         20.940    
                         arrival time                          -1.649    
  -------------------------------------------------------------------
                         slack                                 19.291    

Slack (MET) :             19.430ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.005ns  (logic 0.419ns (10.462%)  route 3.586ns (89.538%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.052ns = ( 22.948 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.495ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.831    -2.495    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y142       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y142       FDPE (Prop_fdpe_C_Q)         0.419    -2.076 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.586     1.510    rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y147        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.796    22.948    rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y147        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.515    22.433    
                         clock uncertainty           -0.468    21.964    
    OLOGIC_X1Y147        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.940    rgb2dvi/U0/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         20.940    
                         arrival time                          -1.510    
  -------------------------------------------------------------------
                         slack                                 19.430    

Slack (MET) :             19.494ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.937ns  (logic 0.419ns (10.643%)  route 3.518ns (89.357%))
  Logic Levels:           0  
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.056ns = ( 22.944 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.495ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.831    -2.495    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y142       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y142       FDPE (Prop_fdpe_C_Q)         0.419    -2.076 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.518     1.442    rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y139        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.792    22.944    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y139        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.515    22.429    
                         clock uncertainty           -0.468    21.960    
    OLOGIC_X1Y139        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.936    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         20.936    
                         arrival time                          -1.442    
  -------------------------------------------------------------------
                         slack                                 19.494    

Slack (MET) :             19.791ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.640ns  (logic 0.419ns (11.511%)  route 3.221ns (88.489%))
  Logic Levels:           0  
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.056ns = ( 22.944 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.495ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.831    -2.495    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y142       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y142       FDPE (Prop_fdpe_C_Q)         0.419    -2.076 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.221     1.145    rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.792    22.944    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    22.429    
                         clock uncertainty           -0.468    21.960    
    OLOGIC_X1Y140        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.936    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         20.936    
                         arrival time                          -1.145    
  -------------------------------------------------------------------
                         slack                                 19.791    

Slack (MET) :             21.030ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.800ns  (logic 0.456ns (16.283%)  route 2.344ns (83.717%))
  Logic Levels:           0  
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.056ns = ( 22.944 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.495ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.831    -2.495    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X163Y141       FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y141       FDSE (Prop_fdse_C_Q)         0.456    -2.039 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=1, routed)           2.344     0.306    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[2]
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.792    22.944    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    22.429    
                         clock uncertainty           -0.468    21.960    
    OLOGIC_X1Y140        OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                     -0.625    21.335    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         21.335    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                 21.030    

Slack (MET) :             21.107ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.726ns  (logic 0.456ns (16.729%)  route 2.270ns (83.271%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.059ns = ( 22.941 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.501ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.825    -2.501    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X163Y134       FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y134       FDRE (Prop_fdre_C_Q)         0.456    -2.045 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           2.270     0.225    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[1]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.789    22.941    rgb2dvi/U0/DataEncoders[2].DataSerializer/hdmi_tx_p[2]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    22.426    
                         clock uncertainty           -0.468    21.957    
    OLOGIC_X1Y134        OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625    21.332    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         21.332    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                 21.107    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.942ns  (logic 0.164ns (17.405%)  route 0.778ns (82.595%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.647    -0.601    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X162Y142       FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y142       FDSE (Prop_fdse_C_Q)         0.164    -0.437 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           0.778     0.341    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[4]
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.317    -0.350    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045    -0.305    
                         clock uncertainty            0.468     0.164    
    OLOGIC_X1Y140        OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                      0.019     0.183    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.183    
                         arrival time                           0.341    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.947ns  (logic 0.141ns (14.886%)  route 0.806ns (85.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.644    -0.604    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X160Y135       FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y135       FDSE (Prop_fdse_C_Q)         0.141    -0.463 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=1, routed)           0.806     0.343    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[6]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.352    rgb2dvi/U0/DataEncoders[1].DataSerializer/hdmi_tx_p[1]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045    -0.307    
                         clock uncertainty            0.468     0.162    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                      0.019     0.181    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.181    
                         arrival time                           0.343    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.897ns  (logic 0.148ns (16.497%)  route 0.749ns (83.503%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.645    -0.603    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X162Y137       FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y137       FDRE (Prop_fdre_C_Q)         0.148    -0.455 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/Q
                         net (fo=1, routed)           0.749     0.294    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[3]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.352    rgb2dvi/U0/DataEncoders[1].DataSerializer/hdmi_tx_p[1]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045    -0.307    
                         clock uncertainty            0.468     0.162    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                     -0.035     0.127    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.127    
                         arrival time                           0.294    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.952ns  (logic 0.164ns (17.223%)  route 0.788ns (82.777%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.647    -0.601    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X162Y142       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y142       FDRE (Prop_fdre_C_Q)         0.164    -0.437 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           0.788     0.351    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[0]
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.317    -0.350    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045    -0.305    
                         clock uncertainty            0.468     0.164    
    OLOGIC_X1Y140        OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     0.183    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.183    
                         arrival time                           0.351    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.141ns (14.622%)  route 0.823ns (85.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.647    -0.601    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X163Y141       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y141       FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           0.823     0.363    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[1]
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.317    -0.350    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045    -0.305    
                         clock uncertainty            0.468     0.164    
    OLOGIC_X1Y140        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     0.183    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.183    
                         arrival time                           0.363    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.914ns  (logic 0.128ns (14.001%)  route 0.786ns (85.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.647    -0.601    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X163Y141       FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y141       FDSE (Prop_fdse_C_Q)         0.128    -0.473 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           0.786     0.313    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[9]
    OLOGIC_X1Y139        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.317    -0.350    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y139        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.045    -0.305    
                         clock uncertainty            0.468     0.164    
    OLOGIC_X1Y139        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                     -0.034     0.130    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -0.130    
                         arrival time                           0.313    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.969ns  (logic 0.164ns (16.933%)  route 0.805ns (83.067%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.644    -0.604    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X162Y135       FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y135       FDSE (Prop_fdse_C_Q)         0.164    -0.440 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           0.805     0.365    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[9]
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.352    rgb2dvi/U0/DataEncoders[1].DataSerializer/hdmi_tx_p[1]
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.045    -0.307    
                         clock uncertainty            0.468     0.162    
    OLOGIC_X1Y135        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     0.181    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -0.181    
                         arrival time                           0.365    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.975ns  (logic 0.164ns (16.814%)  route 0.811ns (83.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.647    -0.601    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X162Y141       FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y141       FDSE (Prop_fdse_C_Q)         0.164    -0.437 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=1, routed)           0.811     0.375    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[6]
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.317    -0.350    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045    -0.305    
                         clock uncertainty            0.468     0.164    
    OLOGIC_X1Y140        OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                      0.019     0.183    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.183    
                         arrival time                           0.375    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.982ns  (logic 0.164ns (16.698%)  route 0.818ns (83.302%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.644    -0.604    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X162Y135       FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y135       FDRE (Prop_fdre_C_Q)         0.164    -0.440 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           0.818     0.378    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[0]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.352    rgb2dvi/U0/DataEncoders[2].DataSerializer/hdmi_tx_p[2]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045    -0.307    
                         clock uncertainty            0.468     0.162    
    OLOGIC_X1Y134        OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     0.181    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.181    
                         arrival time                           0.378    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.989ns  (logic 0.141ns (14.255%)  route 0.848ns (85.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.647    -0.601    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X163Y141       FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y141       FDSE (Prop_fdse_C_Q)         0.141    -0.460 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           0.848     0.388    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[8]
    OLOGIC_X1Y139        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.317    -0.350    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y139        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.045    -0.305    
                         clock uncertainty            0.468     0.164    
    OLOGIC_X1Y139        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     0.183    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -0.183    
                         arrival time                           0.388    
  -------------------------------------------------------------------
                         slack                                  0.206    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  PixelClkIO

Setup :            0  Failing Endpoints,  Worst Slack       18.853ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.159ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.853ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.576ns  (logic 0.419ns (9.157%)  route 4.157ns (90.843%))
  Logic Levels:           0  
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.059ns = ( 22.941 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.495ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.831    -2.495    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y142       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y142       FDPE (Prop_fdpe_C_Q)         0.419    -2.076 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           4.157     2.081    rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y133        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.789    22.941    rgb2dvi/U0/DataEncoders[2].DataSerializer/hdmi_tx_p[2]
    OLOGIC_X1Y133        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.515    22.426    
                         clock uncertainty           -0.468    21.958    
    OLOGIC_X1Y133        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.934    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         20.934    
                         arrival time                          -2.081    
  -------------------------------------------------------------------
                         slack                                 18.853    

Slack (MET) :             18.902ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.527ns  (logic 0.419ns (9.256%)  route 4.108ns (90.744%))
  Logic Levels:           0  
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.059ns = ( 22.941 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.495ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.831    -2.495    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y142       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y142       FDPE (Prop_fdpe_C_Q)         0.419    -2.076 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           4.108     2.032    rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.789    22.941    rgb2dvi/U0/DataEncoders[2].DataSerializer/hdmi_tx_p[2]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    22.426    
                         clock uncertainty           -0.468    21.958    
    OLOGIC_X1Y134        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.934    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         20.934    
                         arrival time                          -2.032    
  -------------------------------------------------------------------
                         slack                                 18.902    

Slack (MET) :             19.003ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.425ns  (logic 0.419ns (9.468%)  route 4.006ns (90.532%))
  Logic Levels:           0  
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.059ns = ( 22.941 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.495ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.831    -2.495    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y142       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y142       FDPE (Prop_fdpe_C_Q)         0.419    -2.076 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           4.006     1.931    rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.789    22.941    rgb2dvi/U0/DataEncoders[1].DataSerializer/hdmi_tx_p[1]
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.515    22.426    
                         clock uncertainty           -0.468    21.958    
    OLOGIC_X1Y135        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.934    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         20.934    
                         arrival time                          -1.931    
  -------------------------------------------------------------------
                         slack                                 19.003    

Slack (MET) :             19.052ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.376ns  (logic 0.419ns (9.574%)  route 3.957ns (90.426%))
  Logic Levels:           0  
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.059ns = ( 22.941 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.495ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.831    -2.495    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y142       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y142       FDPE (Prop_fdpe_C_Q)         0.419    -2.076 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.957     1.882    rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.789    22.941    rgb2dvi/U0/DataEncoders[1].DataSerializer/hdmi_tx_p[1]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    22.426    
                         clock uncertainty           -0.468    21.958    
    OLOGIC_X1Y136        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.934    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         20.934    
                         arrival time                          -1.882    
  -------------------------------------------------------------------
                         slack                                 19.052    

Slack (MET) :             19.292ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.144ns  (logic 0.419ns (10.112%)  route 3.725ns (89.888%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.052ns = ( 22.948 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.495ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.831    -2.495    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y142       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y142       FDPE (Prop_fdpe_C_Q)         0.419    -2.076 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.725     1.649    rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y148        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.796    22.948    rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y148        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    22.433    
                         clock uncertainty           -0.468    21.965    
    OLOGIC_X1Y148        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.941    rgb2dvi/U0/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         20.941    
                         arrival time                          -1.649    
  -------------------------------------------------------------------
                         slack                                 19.292    

Slack (MET) :             19.430ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.005ns  (logic 0.419ns (10.462%)  route 3.586ns (89.538%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.052ns = ( 22.948 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.495ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.831    -2.495    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y142       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y142       FDPE (Prop_fdpe_C_Q)         0.419    -2.076 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.586     1.510    rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y147        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.796    22.948    rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y147        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.515    22.433    
                         clock uncertainty           -0.468    21.965    
    OLOGIC_X1Y147        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.941    rgb2dvi/U0/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         20.941    
                         arrival time                          -1.510    
  -------------------------------------------------------------------
                         slack                                 19.430    

Slack (MET) :             19.495ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.937ns  (logic 0.419ns (10.643%)  route 3.518ns (89.357%))
  Logic Levels:           0  
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.056ns = ( 22.944 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.495ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.831    -2.495    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y142       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y142       FDPE (Prop_fdpe_C_Q)         0.419    -2.076 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.518     1.442    rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y139        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.792    22.944    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y139        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.515    22.429    
                         clock uncertainty           -0.468    21.961    
    OLOGIC_X1Y139        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.937    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         20.937    
                         arrival time                          -1.442    
  -------------------------------------------------------------------
                         slack                                 19.495    

Slack (MET) :             19.792ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.640ns  (logic 0.419ns (11.511%)  route 3.221ns (88.489%))
  Logic Levels:           0  
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.056ns = ( 22.944 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.495ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.831    -2.495    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y142       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y142       FDPE (Prop_fdpe_C_Q)         0.419    -2.076 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.221     1.145    rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.792    22.944    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    22.429    
                         clock uncertainty           -0.468    21.961    
    OLOGIC_X1Y140        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.937    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         20.937    
                         arrival time                          -1.145    
  -------------------------------------------------------------------
                         slack                                 19.792    

Slack (MET) :             21.030ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.800ns  (logic 0.456ns (16.283%)  route 2.344ns (83.717%))
  Logic Levels:           0  
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.056ns = ( 22.944 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.495ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.831    -2.495    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X163Y141       FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y141       FDSE (Prop_fdse_C_Q)         0.456    -2.039 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=1, routed)           2.344     0.306    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[2]
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.792    22.944    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    22.429    
                         clock uncertainty           -0.468    21.961    
    OLOGIC_X1Y140        OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                     -0.625    21.336    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         21.336    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                 21.030    

Slack (MET) :             21.108ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.726ns  (logic 0.456ns (16.729%)  route 2.270ns (83.271%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.059ns = ( 22.941 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.501ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.825    -2.501    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X163Y134       FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y134       FDRE (Prop_fdre_C_Q)         0.456    -2.045 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           2.270     0.225    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[1]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.789    22.941    rgb2dvi/U0/DataEncoders[2].DataSerializer/hdmi_tx_p[2]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    22.426    
                         clock uncertainty           -0.468    21.958    
    OLOGIC_X1Y134        OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625    21.333    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         21.333    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                 21.108    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.942ns  (logic 0.164ns (17.405%)  route 0.778ns (82.595%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.647    -0.601    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X162Y142       FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y142       FDSE (Prop_fdse_C_Q)         0.164    -0.437 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           0.778     0.341    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[4]
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.317    -0.350    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045    -0.305    
                         clock uncertainty            0.468     0.163    
    OLOGIC_X1Y140        OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                      0.019     0.182    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.182    
                         arrival time                           0.341    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.947ns  (logic 0.141ns (14.886%)  route 0.806ns (85.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.644    -0.604    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X160Y135       FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y135       FDSE (Prop_fdse_C_Q)         0.141    -0.463 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=1, routed)           0.806     0.343    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[6]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.352    rgb2dvi/U0/DataEncoders[1].DataSerializer/hdmi_tx_p[1]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045    -0.307    
                         clock uncertainty            0.468     0.161    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                      0.019     0.180    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.180    
                         arrival time                           0.343    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.897ns  (logic 0.148ns (16.497%)  route 0.749ns (83.503%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.645    -0.603    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X162Y137       FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y137       FDRE (Prop_fdre_C_Q)         0.148    -0.455 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/Q
                         net (fo=1, routed)           0.749     0.294    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[3]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.352    rgb2dvi/U0/DataEncoders[1].DataSerializer/hdmi_tx_p[1]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045    -0.307    
                         clock uncertainty            0.468     0.161    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                     -0.035     0.126    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.126    
                         arrival time                           0.294    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.952ns  (logic 0.164ns (17.223%)  route 0.788ns (82.777%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.647    -0.601    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X162Y142       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y142       FDRE (Prop_fdre_C_Q)         0.164    -0.437 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           0.788     0.351    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[0]
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.317    -0.350    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045    -0.305    
                         clock uncertainty            0.468     0.163    
    OLOGIC_X1Y140        OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     0.182    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.182    
                         arrival time                           0.351    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.141ns (14.622%)  route 0.823ns (85.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.647    -0.601    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X163Y141       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y141       FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           0.823     0.363    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[1]
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.317    -0.350    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045    -0.305    
                         clock uncertainty            0.468     0.163    
    OLOGIC_X1Y140        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     0.182    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.182    
                         arrival time                           0.363    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.914ns  (logic 0.128ns (14.001%)  route 0.786ns (85.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.647    -0.601    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X163Y141       FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y141       FDSE (Prop_fdse_C_Q)         0.128    -0.473 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           0.786     0.313    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[9]
    OLOGIC_X1Y139        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.317    -0.350    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y139        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.045    -0.305    
                         clock uncertainty            0.468     0.163    
    OLOGIC_X1Y139        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                     -0.034     0.129    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -0.129    
                         arrival time                           0.313    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.969ns  (logic 0.164ns (16.933%)  route 0.805ns (83.067%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.644    -0.604    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X162Y135       FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y135       FDSE (Prop_fdse_C_Q)         0.164    -0.440 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           0.805     0.365    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[9]
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.352    rgb2dvi/U0/DataEncoders[1].DataSerializer/hdmi_tx_p[1]
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.045    -0.307    
                         clock uncertainty            0.468     0.161    
    OLOGIC_X1Y135        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     0.180    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -0.180    
                         arrival time                           0.365    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.975ns  (logic 0.164ns (16.814%)  route 0.811ns (83.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.647    -0.601    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X162Y141       FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y141       FDSE (Prop_fdse_C_Q)         0.164    -0.437 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=1, routed)           0.811     0.375    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[6]
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.317    -0.350    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045    -0.305    
                         clock uncertainty            0.468     0.163    
    OLOGIC_X1Y140        OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                      0.019     0.182    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.182    
                         arrival time                           0.375    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.982ns  (logic 0.164ns (16.698%)  route 0.818ns (83.302%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.644    -0.604    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X162Y135       FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y135       FDRE (Prop_fdre_C_Q)         0.164    -0.440 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           0.818     0.378    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[0]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.352    rgb2dvi/U0/DataEncoders[2].DataSerializer/hdmi_tx_p[2]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045    -0.307    
                         clock uncertainty            0.468     0.161    
    OLOGIC_X1Y134        OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     0.180    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.180    
                         arrival time                           0.378    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.989ns  (logic 0.141ns (14.255%)  route 0.848ns (85.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.647    -0.601    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X163Y141       FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y141       FDSE (Prop_fdse_C_Q)         0.141    -0.460 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           0.848     0.388    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[8]
    OLOGIC_X1Y139        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.317    -0.350    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y139        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.045    -0.305    
                         clock uncertainty            0.468     0.163    
    OLOGIC_X1Y139        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     0.182    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -0.182    
                         arrival time                           0.388    
  -------------------------------------------------------------------
                         slack                                  0.206    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            2  Failing Endpoints,  Worst Slack       -0.035ns,  Total Violation       -0.039ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.035ns  (required time - arrival time)
  Source:                 si_ad_value_picture_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.789ns  (logic 6.975ns (28.138%)  route 17.814ns (71.862%))
  Logic Levels:           28  (CARRY4=8 LUT2=1 LUT3=1 LUT4=2 LUT5=4 LUT6=12)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.272ns = ( 22.728 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.678ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.648    -2.678    clk_out1
    SLICE_X86Y106        FDRE                                         r  si_ad_value_picture_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y106        FDRE (Prop_fdre_C_Q)         0.456    -2.222 r  si_ad_value_picture_reg[2]/Q
                         net (fo=17, routed)          1.115    -1.107    si_ad_value_picture_reg_n_0_[2]
    SLICE_X84Y107        LUT6 (Prop_lut6_I4_O)        0.124    -0.983 r  si_value_pixel[7]_i_35/O
                         net (fo=2, routed)           0.857    -0.125    si_value_pixel[7]_i_35_n_0
    SLICE_X85Y107        LUT6 (Prop_lut6_I0_O)        0.124    -0.001 r  si_value_pixel[7]_i_39/O
                         net (fo=1, routed)           0.000    -0.001    si_value_pixel[7]_i_39_n_0
    SLICE_X85Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.531 r  si_value_pixel_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000     0.531    si_value_pixel_reg[7]_i_20_n_0
    SLICE_X85Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.753 r  si_value_pixel_reg[11]_i_44/O[0]
                         net (fo=3, routed)           0.621     1.374    si_value_pixel_reg[11]_i_44_n_7
    SLICE_X86Y107        LUT4 (Prop_lut4_I2_O)        0.299     1.673 r  si_value_pixel[11]_i_47/O
                         net (fo=2, routed)           0.496     2.169    si_value_pixel[11]_i_47_n_0
    SLICE_X86Y107        LUT6 (Prop_lut6_I3_O)        0.124     2.293 r  si_value_pixel[11]_i_29/O
                         net (fo=2, routed)           0.509     2.802    si_value_pixel[11]_i_29_n_0
    SLICE_X87Y107        LUT5 (Prop_lut5_I0_O)        0.124     2.926 r  si_value_pixel[11]_i_33/O
                         net (fo=1, routed)           0.000     2.926    si_value_pixel[11]_i_33_n_0
    SLICE_X87Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.476 r  si_value_pixel_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000     3.476    si_value_pixel_reg[11]_i_25_n_0
    SLICE_X87Y108        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.789 r  si_value_pixel_reg[11]_i_26/O[3]
                         net (fo=11, routed)          0.876     4.665    si_value_pixel1[14]
    SLICE_X91Y108        LUT3 (Prop_lut3_I1_O)        0.306     4.971 f  si_ad_change_buffer[799]_i_1016/O
                         net (fo=2, routed)           0.668     5.638    si_ad_change_buffer[799]_i_1016_n_0
    SLICE_X90Y108        LUT5 (Prop_lut5_I1_O)        0.124     5.762 r  si_ad_change_buffer[799]_i_735/O
                         net (fo=2, routed)           0.741     6.503    si_ad_change_buffer[799]_i_735_n_0
    SLICE_X92Y106        LUT6 (Prop_lut6_I0_O)        0.124     6.627 r  si_ad_change_buffer[799]_i_739/O
                         net (fo=1, routed)           0.000     6.627    si_ad_change_buffer[799]_i_739_n_0
    SLICE_X92Y106        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.003 r  si_ad_change_buffer_reg[799]_i_392/CO[3]
                         net (fo=1, routed)           0.000     7.003    si_ad_change_buffer_reg[799]_i_392_n_0
    SLICE_X92Y107        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.326 r  si_ad_change_buffer_reg[799]_i_263/O[1]
                         net (fo=5, routed)           0.860     8.186    si_ad_change_buffer_reg[799]_i_263_n_6
    SLICE_X95Y107        LUT4 (Prop_lut4_I0_O)        0.306     8.492 r  si_ad_change_buffer[799]_i_1025/O
                         net (fo=1, routed)           0.000     8.492    si_ad_change_buffer[799]_i_1025_n_0
    SLICE_X95Y107        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.072 r  si_ad_change_buffer_reg[799]_i_747/O[2]
                         net (fo=1, routed)           0.450     9.521    si_ad_change_buffer_reg[799]_i_747_n_5
    SLICE_X99Y106        LUT2 (Prop_lut2_I1_O)        0.302     9.823 r  si_ad_change_buffer[799]_i_401/O
                         net (fo=1, routed)           0.000     9.823    si_ad_change_buffer[799]_i_401_n_0
    SLICE_X99Y106        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    10.071 r  si_ad_change_buffer_reg[799]_i_264/O[2]
                         net (fo=105, routed)         1.087    11.158    si_ad_change_buffer_reg[799]_i_264_n_5
    SLICE_X96Y107        LUT6 (Prop_lut6_I0_O)        0.302    11.460 r  si_ad_change_buffer[0]_i_124/O
                         net (fo=83, routed)          1.435    12.896    si_ad_change_buffer[0]_i_124_n_0
    SLICE_X87Y104        LUT5 (Prop_lut5_I4_O)        0.124    13.020 r  si_ad_change_buffer[791]_i_29/O
                         net (fo=128, routed)         1.730    14.750    si_ad_change_buffer[791]_i_29_n_0
    SLICE_X70Y101        LUT5 (Prop_lut5_I1_O)        0.124    14.874 r  si_ad_change_buffer[167]_i_32/O
                         net (fo=3, routed)           0.982    15.856    si_ad_change_buffer[167]_i_32_n_0
    SLICE_X73Y101        LUT6 (Prop_lut6_I3_O)        0.124    15.980 r  si_ad_change_buffer[39]_i_29/O
                         net (fo=3, routed)           1.137    17.117    si_ad_change_buffer[39]_i_29_n_0
    SLICE_X71Y113        LUT6 (Prop_lut6_I1_O)        0.124    17.241 r  si_ad_change_buffer[23]_i_26/O
                         net (fo=4, routed)           1.054    18.294    si_ad_change_buffer[23]_i_26_n_0
    SLICE_X70Y118        LUT6 (Prop_lut6_I5_O)        0.124    18.418 r  si_ad_change_buffer[23]_i_24/O
                         net (fo=4, routed)           1.062    19.480    si_ad_change_buffer[23]_i_24_n_0
    SLICE_X77Y114        LUT6 (Prop_lut6_I3_O)        0.124    19.604 r  si_ad_change_buffer[21]_i_17/O
                         net (fo=1, routed)           0.515    20.119    ROTATE_LEFT05_in[21]
    SLICE_X68Y114        LUT6 (Prop_lut6_I5_O)        0.124    20.243 r  si_ad_change_buffer[21]_i_10/O
                         net (fo=1, routed)           1.035    21.278    ROTATE_LEFT7_out[21]
    SLICE_X61Y122        LUT6 (Prop_lut6_I5_O)        0.124    21.402 r  si_ad_change_buffer[21]_i_4/O
                         net (fo=1, routed)           0.585    21.987    si_ad_change_buffer[21]_i_4_n_0
    SLICE_X61Y120        LUT6 (Prop_lut6_I5_O)        0.124    22.111 r  si_ad_change_buffer[21]_i_1/O
                         net (fo=1, routed)           0.000    22.111    si_ad_change_buffer[21]_i_1_n_0
    SLICE_X61Y120        FDRE                                         r  si_ad_change_buffer_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.538    22.728    clk_out1
    SLICE_X61Y120        FDRE                                         r  si_ad_change_buffer_reg[21]/C
                         clock pessimism             -0.507    22.220    
                         clock uncertainty           -0.173    22.047    
    SLICE_X61Y120        FDRE (Setup_fdre_C_D)        0.029    22.076    si_ad_change_buffer_reg[21]
  -------------------------------------------------------------------
                         required time                         22.076    
                         arrival time                         -22.111    
  -------------------------------------------------------------------
                         slack                                 -0.035    

Slack (VIOLATED) :        -0.005ns  (required time - arrival time)
  Source:                 si_ad_value_picture_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[133]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.771ns  (logic 6.975ns (28.158%)  route 17.796ns (71.842%))
  Logic Levels:           28  (CARRY4=8 LUT2=1 LUT3=1 LUT4=3 LUT5=4 LUT6=11)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.260ns = ( 22.740 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.678ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.648    -2.678    clk_out1
    SLICE_X86Y106        FDRE                                         r  si_ad_value_picture_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y106        FDRE (Prop_fdre_C_Q)         0.456    -2.222 r  si_ad_value_picture_reg[2]/Q
                         net (fo=17, routed)          1.115    -1.107    si_ad_value_picture_reg_n_0_[2]
    SLICE_X84Y107        LUT6 (Prop_lut6_I4_O)        0.124    -0.983 r  si_value_pixel[7]_i_35/O
                         net (fo=2, routed)           0.857    -0.125    si_value_pixel[7]_i_35_n_0
    SLICE_X85Y107        LUT6 (Prop_lut6_I0_O)        0.124    -0.001 r  si_value_pixel[7]_i_39/O
                         net (fo=1, routed)           0.000    -0.001    si_value_pixel[7]_i_39_n_0
    SLICE_X85Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.531 r  si_value_pixel_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000     0.531    si_value_pixel_reg[7]_i_20_n_0
    SLICE_X85Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.753 r  si_value_pixel_reg[11]_i_44/O[0]
                         net (fo=3, routed)           0.621     1.374    si_value_pixel_reg[11]_i_44_n_7
    SLICE_X86Y107        LUT4 (Prop_lut4_I2_O)        0.299     1.673 r  si_value_pixel[11]_i_47/O
                         net (fo=2, routed)           0.496     2.169    si_value_pixel[11]_i_47_n_0
    SLICE_X86Y107        LUT6 (Prop_lut6_I3_O)        0.124     2.293 r  si_value_pixel[11]_i_29/O
                         net (fo=2, routed)           0.509     2.802    si_value_pixel[11]_i_29_n_0
    SLICE_X87Y107        LUT5 (Prop_lut5_I0_O)        0.124     2.926 r  si_value_pixel[11]_i_33/O
                         net (fo=1, routed)           0.000     2.926    si_value_pixel[11]_i_33_n_0
    SLICE_X87Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.476 r  si_value_pixel_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000     3.476    si_value_pixel_reg[11]_i_25_n_0
    SLICE_X87Y108        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.789 r  si_value_pixel_reg[11]_i_26/O[3]
                         net (fo=11, routed)          0.876     4.665    si_value_pixel1[14]
    SLICE_X91Y108        LUT3 (Prop_lut3_I1_O)        0.306     4.971 f  si_ad_change_buffer[799]_i_1016/O
                         net (fo=2, routed)           0.668     5.638    si_ad_change_buffer[799]_i_1016_n_0
    SLICE_X90Y108        LUT5 (Prop_lut5_I1_O)        0.124     5.762 r  si_ad_change_buffer[799]_i_735/O
                         net (fo=2, routed)           0.741     6.503    si_ad_change_buffer[799]_i_735_n_0
    SLICE_X92Y106        LUT6 (Prop_lut6_I0_O)        0.124     6.627 r  si_ad_change_buffer[799]_i_739/O
                         net (fo=1, routed)           0.000     6.627    si_ad_change_buffer[799]_i_739_n_0
    SLICE_X92Y106        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.003 r  si_ad_change_buffer_reg[799]_i_392/CO[3]
                         net (fo=1, routed)           0.000     7.003    si_ad_change_buffer_reg[799]_i_392_n_0
    SLICE_X92Y107        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.326 r  si_ad_change_buffer_reg[799]_i_263/O[1]
                         net (fo=5, routed)           0.860     8.186    si_ad_change_buffer_reg[799]_i_263_n_6
    SLICE_X95Y107        LUT4 (Prop_lut4_I0_O)        0.306     8.492 r  si_ad_change_buffer[799]_i_1025/O
                         net (fo=1, routed)           0.000     8.492    si_ad_change_buffer[799]_i_1025_n_0
    SLICE_X95Y107        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.072 r  si_ad_change_buffer_reg[799]_i_747/O[2]
                         net (fo=1, routed)           0.450     9.521    si_ad_change_buffer_reg[799]_i_747_n_5
    SLICE_X99Y106        LUT2 (Prop_lut2_I1_O)        0.302     9.823 r  si_ad_change_buffer[799]_i_401/O
                         net (fo=1, routed)           0.000     9.823    si_ad_change_buffer[799]_i_401_n_0
    SLICE_X99Y106        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    10.071 r  si_ad_change_buffer_reg[799]_i_264/O[2]
                         net (fo=105, routed)         1.087    11.158    si_ad_change_buffer_reg[799]_i_264_n_5
    SLICE_X96Y107        LUT6 (Prop_lut6_I0_O)        0.302    11.460 r  si_ad_change_buffer[0]_i_124/O
                         net (fo=83, routed)          1.485    12.945    si_ad_change_buffer[0]_i_124_n_0
    SLICE_X98Y99         LUT6 (Prop_lut6_I2_O)        0.124    13.069 r  si_ad_change_buffer[789]_i_35/O
                         net (fo=128, routed)         1.463    14.532    si_ad_change_buffer[789]_i_35_n_0
    SLICE_X84Y92         LUT5 (Prop_lut5_I3_O)        0.124    14.656 r  si_ad_change_buffer[205]_i_33/O
                         net (fo=4, routed)           1.587    16.243    si_ad_change_buffer[205]_i_33_n_0
    SLICE_X75Y99         LUT6 (Prop_lut6_I1_O)        0.124    16.367 r  si_ad_change_buffer[141]_i_28/O
                         net (fo=4, routed)           1.394    17.761    si_ad_change_buffer[141]_i_28_n_0
    SLICE_X65Y101        LUT6 (Prop_lut6_I5_O)        0.124    17.885 r  si_ad_change_buffer[141]_i_25/O
                         net (fo=4, routed)           0.823    18.708    si_ad_change_buffer[141]_i_25_n_0
    SLICE_X55Y105        LUT6 (Prop_lut6_I3_O)        0.124    18.832 r  si_ad_change_buffer[133]_i_22/O
                         net (fo=4, routed)           0.603    19.435    si_ad_change_buffer[133]_i_22_n_0
    SLICE_X55Y107        LUT6 (Prop_lut6_I5_O)        0.124    19.559 r  si_ad_change_buffer[133]_i_17/O
                         net (fo=1, routed)           0.624    20.183    ROTATE_LEFT05_in[133]
    SLICE_X48Y107        LUT4 (Prop_lut4_I3_O)        0.124    20.307 r  si_ad_change_buffer[133]_i_10/O
                         net (fo=1, routed)           0.944    21.250    ROTATE_LEFT7_out[133]
    SLICE_X42Y109        LUT6 (Prop_lut6_I5_O)        0.124    21.374 r  si_ad_change_buffer[133]_i_4/O
                         net (fo=1, routed)           0.595    21.969    si_ad_change_buffer[133]_i_4_n_0
    SLICE_X47Y108        LUT5 (Prop_lut5_I4_O)        0.124    22.093 r  si_ad_change_buffer[133]_i_1/O
                         net (fo=1, routed)           0.000    22.093    si_ad_change_buffer[133]_i_1_n_0
    SLICE_X47Y108        FDRE                                         r  si_ad_change_buffer_reg[133]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.550    22.740    clk_out1
    SLICE_X47Y108        FDRE                                         r  si_ad_change_buffer_reg[133]/C
                         clock pessimism             -0.507    22.232    
                         clock uncertainty           -0.173    22.059    
    SLICE_X47Y108        FDRE (Setup_fdre_C_D)        0.029    22.088    si_ad_change_buffer_reg[133]
  -------------------------------------------------------------------
                         required time                         22.088    
                         arrival time                         -22.093    
  -------------------------------------------------------------------
                         slack                                 -0.005    

Slack (MET) :             0.027ns  (required time - arrival time)
  Source:                 si_ad_value_picture_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[217]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.902ns  (logic 7.433ns (29.849%)  route 17.469ns (70.151%))
  Logic Levels:           28  (CARRY4=8 LUT2=1 LUT3=1 LUT4=4 LUT5=4 LUT6=10)
  Clock Path Skew:        0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.098ns = ( 22.902 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.678ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.648    -2.678    clk_out1
    SLICE_X86Y106        FDRE                                         r  si_ad_value_picture_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y106        FDRE (Prop_fdre_C_Q)         0.456    -2.222 r  si_ad_value_picture_reg[2]/Q
                         net (fo=17, routed)          1.115    -1.107    si_ad_value_picture_reg_n_0_[2]
    SLICE_X84Y107        LUT6 (Prop_lut6_I4_O)        0.124    -0.983 r  si_value_pixel[7]_i_35/O
                         net (fo=2, routed)           0.857    -0.125    si_value_pixel[7]_i_35_n_0
    SLICE_X85Y107        LUT6 (Prop_lut6_I0_O)        0.124    -0.001 r  si_value_pixel[7]_i_39/O
                         net (fo=1, routed)           0.000    -0.001    si_value_pixel[7]_i_39_n_0
    SLICE_X85Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.531 r  si_value_pixel_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000     0.531    si_value_pixel_reg[7]_i_20_n_0
    SLICE_X85Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.753 r  si_value_pixel_reg[11]_i_44/O[0]
                         net (fo=3, routed)           0.621     1.374    si_value_pixel_reg[11]_i_44_n_7
    SLICE_X86Y107        LUT4 (Prop_lut4_I2_O)        0.299     1.673 r  si_value_pixel[11]_i_47/O
                         net (fo=2, routed)           0.496     2.169    si_value_pixel[11]_i_47_n_0
    SLICE_X86Y107        LUT6 (Prop_lut6_I3_O)        0.124     2.293 r  si_value_pixel[11]_i_29/O
                         net (fo=2, routed)           0.509     2.802    si_value_pixel[11]_i_29_n_0
    SLICE_X87Y107        LUT5 (Prop_lut5_I0_O)        0.124     2.926 r  si_value_pixel[11]_i_33/O
                         net (fo=1, routed)           0.000     2.926    si_value_pixel[11]_i_33_n_0
    SLICE_X87Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.476 r  si_value_pixel_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000     3.476    si_value_pixel_reg[11]_i_25_n_0
    SLICE_X87Y108        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.789 r  si_value_pixel_reg[11]_i_26/O[3]
                         net (fo=11, routed)          0.876     4.665    si_value_pixel1[14]
    SLICE_X91Y108        LUT3 (Prop_lut3_I1_O)        0.306     4.971 f  si_ad_change_buffer[799]_i_1016/O
                         net (fo=2, routed)           0.668     5.638    si_ad_change_buffer[799]_i_1016_n_0
    SLICE_X90Y108        LUT5 (Prop_lut5_I1_O)        0.124     5.762 r  si_ad_change_buffer[799]_i_735/O
                         net (fo=2, routed)           0.741     6.503    si_ad_change_buffer[799]_i_735_n_0
    SLICE_X92Y106        LUT6 (Prop_lut6_I0_O)        0.124     6.627 r  si_ad_change_buffer[799]_i_739/O
                         net (fo=1, routed)           0.000     6.627    si_ad_change_buffer[799]_i_739_n_0
    SLICE_X92Y106        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.003 r  si_ad_change_buffer_reg[799]_i_392/CO[3]
                         net (fo=1, routed)           0.000     7.003    si_ad_change_buffer_reg[799]_i_392_n_0
    SLICE_X92Y107        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.326 r  si_ad_change_buffer_reg[799]_i_263/O[1]
                         net (fo=5, routed)           0.860     8.186    si_ad_change_buffer_reg[799]_i_263_n_6
    SLICE_X95Y107        LUT4 (Prop_lut4_I0_O)        0.306     8.492 r  si_ad_change_buffer[799]_i_1025/O
                         net (fo=1, routed)           0.000     8.492    si_ad_change_buffer[799]_i_1025_n_0
    SLICE_X95Y107        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.072 r  si_ad_change_buffer_reg[799]_i_747/O[2]
                         net (fo=1, routed)           0.450     9.521    si_ad_change_buffer_reg[799]_i_747_n_5
    SLICE_X99Y106        LUT2 (Prop_lut2_I1_O)        0.302     9.823 r  si_ad_change_buffer[799]_i_401/O
                         net (fo=1, routed)           0.000     9.823    si_ad_change_buffer[799]_i_401_n_0
    SLICE_X99Y106        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    10.071 r  si_ad_change_buffer_reg[799]_i_264/O[2]
                         net (fo=105, routed)         0.930    11.001    si_ad_change_buffer_reg[799]_i_264_n_5
    SLICE_X97Y104        LUT6 (Prop_lut6_I5_O)        0.302    11.303 r  si_ad_change_buffer[0]_i_122/O
                         net (fo=67, routed)          1.397    12.700    si_ad_change_buffer[0]_i_122_n_0
    SLICE_X89Y105        LUT5 (Prop_lut5_I2_O)        0.152    12.852 r  si_ad_change_buffer[786]_i_40/O
                         net (fo=128, routed)         1.188    14.040    si_ad_change_buffer[786]_i_40_n_0
    SLICE_X89Y110        LUT4 (Prop_lut4_I1_O)        0.352    14.392 r  si_ad_change_buffer[386]_i_30/O
                         net (fo=4, routed)           1.902    16.295    si_ad_change_buffer[386]_i_30_n_0
    SLICE_X74Y100        LUT6 (Prop_lut6_I3_O)        0.326    16.621 r  si_ad_change_buffer[258]_i_34/O
                         net (fo=4, routed)           0.837    17.457    si_ad_change_buffer[258]_i_34_n_0
    SLICE_X75Y102        LUT6 (Prop_lut6_I3_O)        0.124    17.581 r  si_ad_change_buffer[226]_i_29/O
                         net (fo=4, routed)           1.712    19.293    si_ad_change_buffer[226]_i_29_n_0
    SLICE_X53Y93         LUT6 (Prop_lut6_I3_O)        0.124    19.417 r  si_ad_change_buffer[218]_i_24/O
                         net (fo=4, routed)           1.029    20.446    si_ad_change_buffer[218]_i_24_n_0
    SLICE_X56Y90         LUT6 (Prop_lut6_I1_O)        0.124    20.570 r  si_ad_change_buffer[217]_i_17/O
                         net (fo=1, routed)           0.315    20.885    ROTATE_LEFT05_in[217]
    SLICE_X52Y90         LUT4 (Prop_lut4_I3_O)        0.124    21.009 r  si_ad_change_buffer[217]_i_10/O
                         net (fo=1, routed)           0.566    21.575    ROTATE_LEFT7_out[217]
    SLICE_X51Y90         LUT6 (Prop_lut6_I5_O)        0.124    21.699 r  si_ad_change_buffer[217]_i_4/O
                         net (fo=1, routed)           0.401    22.100    si_ad_change_buffer[217]_i_4_n_0
    SLICE_X51Y89         LUT5 (Prop_lut5_I4_O)        0.124    22.224 r  si_ad_change_buffer[217]_i_1/O
                         net (fo=1, routed)           0.000    22.224    si_ad_change_buffer[217]_i_1_n_0
    SLICE_X51Y89         FDRE                                         r  si_ad_change_buffer_reg[217]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.713    22.902    clk_out1
    SLICE_X51Y89         FDRE                                         r  si_ad_change_buffer_reg[217]/C
                         clock pessimism             -0.507    22.395    
                         clock uncertainty           -0.173    22.222    
    SLICE_X51Y89         FDRE (Setup_fdre_C_D)        0.029    22.251    si_ad_change_buffer_reg[217]
  -------------------------------------------------------------------
                         required time                         22.251    
                         arrival time                         -22.224    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.096ns  (required time - arrival time)
  Source:                 si_ad_value_picture_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[67]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.667ns  (logic 6.975ns (28.277%)  route 17.692ns (71.723%))
  Logic Levels:           28  (CARRY4=8 LUT2=2 LUT3=1 LUT4=2 LUT5=3 LUT6=12)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.264ns = ( 22.736 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.678ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.648    -2.678    clk_out1
    SLICE_X86Y106        FDRE                                         r  si_ad_value_picture_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y106        FDRE (Prop_fdre_C_Q)         0.456    -2.222 r  si_ad_value_picture_reg[2]/Q
                         net (fo=17, routed)          1.115    -1.107    si_ad_value_picture_reg_n_0_[2]
    SLICE_X84Y107        LUT6 (Prop_lut6_I4_O)        0.124    -0.983 r  si_value_pixel[7]_i_35/O
                         net (fo=2, routed)           0.857    -0.125    si_value_pixel[7]_i_35_n_0
    SLICE_X85Y107        LUT6 (Prop_lut6_I0_O)        0.124    -0.001 r  si_value_pixel[7]_i_39/O
                         net (fo=1, routed)           0.000    -0.001    si_value_pixel[7]_i_39_n_0
    SLICE_X85Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.531 r  si_value_pixel_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000     0.531    si_value_pixel_reg[7]_i_20_n_0
    SLICE_X85Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.753 r  si_value_pixel_reg[11]_i_44/O[0]
                         net (fo=3, routed)           0.621     1.374    si_value_pixel_reg[11]_i_44_n_7
    SLICE_X86Y107        LUT4 (Prop_lut4_I2_O)        0.299     1.673 r  si_value_pixel[11]_i_47/O
                         net (fo=2, routed)           0.496     2.169    si_value_pixel[11]_i_47_n_0
    SLICE_X86Y107        LUT6 (Prop_lut6_I3_O)        0.124     2.293 r  si_value_pixel[11]_i_29/O
                         net (fo=2, routed)           0.509     2.802    si_value_pixel[11]_i_29_n_0
    SLICE_X87Y107        LUT5 (Prop_lut5_I0_O)        0.124     2.926 r  si_value_pixel[11]_i_33/O
                         net (fo=1, routed)           0.000     2.926    si_value_pixel[11]_i_33_n_0
    SLICE_X87Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.476 r  si_value_pixel_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000     3.476    si_value_pixel_reg[11]_i_25_n_0
    SLICE_X87Y108        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.789 r  si_value_pixel_reg[11]_i_26/O[3]
                         net (fo=11, routed)          0.876     4.665    si_value_pixel1[14]
    SLICE_X91Y108        LUT3 (Prop_lut3_I1_O)        0.306     4.971 f  si_ad_change_buffer[799]_i_1016/O
                         net (fo=2, routed)           0.668     5.638    si_ad_change_buffer[799]_i_1016_n_0
    SLICE_X90Y108        LUT5 (Prop_lut5_I1_O)        0.124     5.762 r  si_ad_change_buffer[799]_i_735/O
                         net (fo=2, routed)           0.741     6.503    si_ad_change_buffer[799]_i_735_n_0
    SLICE_X92Y106        LUT6 (Prop_lut6_I0_O)        0.124     6.627 r  si_ad_change_buffer[799]_i_739/O
                         net (fo=1, routed)           0.000     6.627    si_ad_change_buffer[799]_i_739_n_0
    SLICE_X92Y106        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.003 r  si_ad_change_buffer_reg[799]_i_392/CO[3]
                         net (fo=1, routed)           0.000     7.003    si_ad_change_buffer_reg[799]_i_392_n_0
    SLICE_X92Y107        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.326 r  si_ad_change_buffer_reg[799]_i_263/O[1]
                         net (fo=5, routed)           0.860     8.186    si_ad_change_buffer_reg[799]_i_263_n_6
    SLICE_X95Y107        LUT4 (Prop_lut4_I0_O)        0.306     8.492 r  si_ad_change_buffer[799]_i_1025/O
                         net (fo=1, routed)           0.000     8.492    si_ad_change_buffer[799]_i_1025_n_0
    SLICE_X95Y107        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.072 r  si_ad_change_buffer_reg[799]_i_747/O[2]
                         net (fo=1, routed)           0.450     9.521    si_ad_change_buffer_reg[799]_i_747_n_5
    SLICE_X99Y106        LUT2 (Prop_lut2_I1_O)        0.302     9.823 r  si_ad_change_buffer[799]_i_401/O
                         net (fo=1, routed)           0.000     9.823    si_ad_change_buffer[799]_i_401_n_0
    SLICE_X99Y106        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    10.071 r  si_ad_change_buffer_reg[799]_i_264/O[2]
                         net (fo=105, routed)         1.087    11.158    si_ad_change_buffer_reg[799]_i_264_n_5
    SLICE_X96Y107        LUT6 (Prop_lut6_I0_O)        0.302    11.460 r  si_ad_change_buffer[0]_i_124/O
                         net (fo=83, routed)          1.485    12.945    si_ad_change_buffer[0]_i_124_n_0
    SLICE_X98Y99         LUT6 (Prop_lut6_I2_O)        0.124    13.069 r  si_ad_change_buffer[789]_i_35/O
                         net (fo=128, routed)         1.463    14.532    si_ad_change_buffer[789]_i_35_n_0
    SLICE_X84Y92         LUT5 (Prop_lut5_I3_O)        0.124    14.656 r  si_ad_change_buffer[205]_i_33/O
                         net (fo=4, routed)           1.247    15.903    si_ad_change_buffer[205]_i_33_n_0
    SLICE_X74Y98         LUT6 (Prop_lut6_I3_O)        0.124    16.027 r  si_ad_change_buffer[77]_i_35/O
                         net (fo=4, routed)           1.126    17.154    si_ad_change_buffer[77]_i_35_n_0
    SLICE_X69Y101        LUT6 (Prop_lut6_I5_O)        0.124    17.278 r  si_ad_change_buffer[77]_i_31/O
                         net (fo=4, routed)           1.028    18.305    si_ad_change_buffer[77]_i_31_n_0
    SLICE_X71Y106        LUT6 (Prop_lut6_I3_O)        0.124    18.429 r  si_ad_change_buffer[69]_i_24/O
                         net (fo=4, routed)           1.434    19.863    si_ad_change_buffer[69]_i_24_n_0
    SLICE_X58Y113        LUT6 (Prop_lut6_I3_O)        0.124    19.987 r  si_ad_change_buffer[67]_i_17/O
                         net (fo=1, routed)           0.601    20.588    ROTATE_LEFT05_in[67]
    SLICE_X55Y116        LUT2 (Prop_lut2_I1_O)        0.124    20.712 r  si_ad_change_buffer[67]_i_10/O
                         net (fo=1, routed)           0.733    21.445    ROTATE_LEFT7_out[67]
    SLICE_X49Y116        LUT6 (Prop_lut6_I5_O)        0.124    21.569 r  si_ad_change_buffer[67]_i_4/O
                         net (fo=1, routed)           0.296    21.865    si_ad_change_buffer[67]_i_4_n_0
    SLICE_X49Y114        LUT6 (Prop_lut6_I5_O)        0.124    21.989 r  si_ad_change_buffer[67]_i_1/O
                         net (fo=1, routed)           0.000    21.989    si_ad_change_buffer[67]_i_1_n_0
    SLICE_X49Y114        FDRE                                         r  si_ad_change_buffer_reg[67]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.546    22.736    clk_out1
    SLICE_X49Y114        FDRE                                         r  si_ad_change_buffer_reg[67]/C
                         clock pessimism             -0.507    22.228    
                         clock uncertainty           -0.173    22.055    
    SLICE_X49Y114        FDRE (Setup_fdre_C_D)        0.029    22.084    si_ad_change_buffer_reg[67]
  -------------------------------------------------------------------
                         required time                         22.084    
                         arrival time                         -21.989    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.156ns  (required time - arrival time)
  Source:                 si_ad_value_picture_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[211]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.775ns  (logic 7.433ns (30.002%)  route 17.342ns (69.998%))
  Logic Levels:           28  (CARRY4=8 LUT2=1 LUT3=1 LUT4=4 LUT5=4 LUT6=10)
  Clock Path Skew:        0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.096ns = ( 22.904 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.678ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.648    -2.678    clk_out1
    SLICE_X86Y106        FDRE                                         r  si_ad_value_picture_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y106        FDRE (Prop_fdre_C_Q)         0.456    -2.222 r  si_ad_value_picture_reg[2]/Q
                         net (fo=17, routed)          1.115    -1.107    si_ad_value_picture_reg_n_0_[2]
    SLICE_X84Y107        LUT6 (Prop_lut6_I4_O)        0.124    -0.983 r  si_value_pixel[7]_i_35/O
                         net (fo=2, routed)           0.857    -0.125    si_value_pixel[7]_i_35_n_0
    SLICE_X85Y107        LUT6 (Prop_lut6_I0_O)        0.124    -0.001 r  si_value_pixel[7]_i_39/O
                         net (fo=1, routed)           0.000    -0.001    si_value_pixel[7]_i_39_n_0
    SLICE_X85Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.531 r  si_value_pixel_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000     0.531    si_value_pixel_reg[7]_i_20_n_0
    SLICE_X85Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.753 r  si_value_pixel_reg[11]_i_44/O[0]
                         net (fo=3, routed)           0.621     1.374    si_value_pixel_reg[11]_i_44_n_7
    SLICE_X86Y107        LUT4 (Prop_lut4_I2_O)        0.299     1.673 r  si_value_pixel[11]_i_47/O
                         net (fo=2, routed)           0.496     2.169    si_value_pixel[11]_i_47_n_0
    SLICE_X86Y107        LUT6 (Prop_lut6_I3_O)        0.124     2.293 r  si_value_pixel[11]_i_29/O
                         net (fo=2, routed)           0.509     2.802    si_value_pixel[11]_i_29_n_0
    SLICE_X87Y107        LUT5 (Prop_lut5_I0_O)        0.124     2.926 r  si_value_pixel[11]_i_33/O
                         net (fo=1, routed)           0.000     2.926    si_value_pixel[11]_i_33_n_0
    SLICE_X87Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.476 r  si_value_pixel_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000     3.476    si_value_pixel_reg[11]_i_25_n_0
    SLICE_X87Y108        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.789 r  si_value_pixel_reg[11]_i_26/O[3]
                         net (fo=11, routed)          0.876     4.665    si_value_pixel1[14]
    SLICE_X91Y108        LUT3 (Prop_lut3_I1_O)        0.306     4.971 f  si_ad_change_buffer[799]_i_1016/O
                         net (fo=2, routed)           0.668     5.638    si_ad_change_buffer[799]_i_1016_n_0
    SLICE_X90Y108        LUT5 (Prop_lut5_I1_O)        0.124     5.762 r  si_ad_change_buffer[799]_i_735/O
                         net (fo=2, routed)           0.741     6.503    si_ad_change_buffer[799]_i_735_n_0
    SLICE_X92Y106        LUT6 (Prop_lut6_I0_O)        0.124     6.627 r  si_ad_change_buffer[799]_i_739/O
                         net (fo=1, routed)           0.000     6.627    si_ad_change_buffer[799]_i_739_n_0
    SLICE_X92Y106        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.003 r  si_ad_change_buffer_reg[799]_i_392/CO[3]
                         net (fo=1, routed)           0.000     7.003    si_ad_change_buffer_reg[799]_i_392_n_0
    SLICE_X92Y107        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.326 r  si_ad_change_buffer_reg[799]_i_263/O[1]
                         net (fo=5, routed)           0.860     8.186    si_ad_change_buffer_reg[799]_i_263_n_6
    SLICE_X95Y107        LUT4 (Prop_lut4_I0_O)        0.306     8.492 r  si_ad_change_buffer[799]_i_1025/O
                         net (fo=1, routed)           0.000     8.492    si_ad_change_buffer[799]_i_1025_n_0
    SLICE_X95Y107        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.072 r  si_ad_change_buffer_reg[799]_i_747/O[2]
                         net (fo=1, routed)           0.450     9.521    si_ad_change_buffer_reg[799]_i_747_n_5
    SLICE_X99Y106        LUT2 (Prop_lut2_I1_O)        0.302     9.823 r  si_ad_change_buffer[799]_i_401/O
                         net (fo=1, routed)           0.000     9.823    si_ad_change_buffer[799]_i_401_n_0
    SLICE_X99Y106        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    10.071 r  si_ad_change_buffer_reg[799]_i_264/O[2]
                         net (fo=105, routed)         0.930    11.001    si_ad_change_buffer_reg[799]_i_264_n_5
    SLICE_X97Y104        LUT6 (Prop_lut6_I5_O)        0.302    11.303 r  si_ad_change_buffer[0]_i_122/O
                         net (fo=67, routed)          1.397    12.700    si_ad_change_buffer[0]_i_122_n_0
    SLICE_X89Y105        LUT5 (Prop_lut5_I2_O)        0.152    12.852 r  si_ad_change_buffer[786]_i_40/O
                         net (fo=128, routed)         1.188    14.040    si_ad_change_buffer[786]_i_40_n_0
    SLICE_X89Y110        LUT4 (Prop_lut4_I1_O)        0.352    14.392 r  si_ad_change_buffer[386]_i_30/O
                         net (fo=4, routed)           1.902    16.295    si_ad_change_buffer[386]_i_30_n_0
    SLICE_X74Y100        LUT6 (Prop_lut6_I3_O)        0.326    16.621 r  si_ad_change_buffer[258]_i_34/O
                         net (fo=4, routed)           0.837    17.457    si_ad_change_buffer[258]_i_34_n_0
    SLICE_X75Y102        LUT6 (Prop_lut6_I3_O)        0.124    17.581 r  si_ad_change_buffer[226]_i_29/O
                         net (fo=4, routed)           1.387    18.968    si_ad_change_buffer[226]_i_29_n_0
    SLICE_X61Y98         LUT6 (Prop_lut6_I0_O)        0.124    19.092 r  si_ad_change_buffer[214]_i_24/O
                         net (fo=4, routed)           1.221    20.313    si_ad_change_buffer[214]_i_24_n_0
    SLICE_X52Y94         LUT6 (Prop_lut6_I0_O)        0.124    20.437 r  si_ad_change_buffer[211]_i_17/O
                         net (fo=1, routed)           0.427    20.865    ROTATE_LEFT05_in[211]
    SLICE_X50Y93         LUT4 (Prop_lut4_I3_O)        0.124    20.989 r  si_ad_change_buffer[211]_i_10/O
                         net (fo=1, routed)           0.416    21.404    ROTATE_LEFT7_out[211]
    SLICE_X49Y93         LUT6 (Prop_lut6_I5_O)        0.124    21.528 r  si_ad_change_buffer[211]_i_4/O
                         net (fo=1, routed)           0.445    21.973    si_ad_change_buffer[211]_i_4_n_0
    SLICE_X49Y91         LUT5 (Prop_lut5_I4_O)        0.124    22.097 r  si_ad_change_buffer[211]_i_1/O
                         net (fo=1, routed)           0.000    22.097    si_ad_change_buffer[211]_i_1_n_0
    SLICE_X49Y91         FDRE                                         r  si_ad_change_buffer_reg[211]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.715    22.904    clk_out1
    SLICE_X49Y91         FDRE                                         r  si_ad_change_buffer_reg[211]/C
                         clock pessimism             -0.507    22.397    
                         clock uncertainty           -0.173    22.224    
    SLICE_X49Y91         FDRE (Setup_fdre_C_D)        0.029    22.253    si_ad_change_buffer_reg[211]
  -------------------------------------------------------------------
                         required time                         22.253    
                         arrival time                         -22.097    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.162ns  (required time - arrival time)
  Source:                 si_ad_value_picture_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[235]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.766ns  (logic 7.433ns (30.013%)  route 17.333ns (69.987%))
  Logic Levels:           28  (CARRY4=8 LUT2=1 LUT3=1 LUT4=4 LUT5=4 LUT6=10)
  Clock Path Skew:        0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.099ns = ( 22.901 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.678ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.648    -2.678    clk_out1
    SLICE_X86Y106        FDRE                                         r  si_ad_value_picture_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y106        FDRE (Prop_fdre_C_Q)         0.456    -2.222 r  si_ad_value_picture_reg[2]/Q
                         net (fo=17, routed)          1.115    -1.107    si_ad_value_picture_reg_n_0_[2]
    SLICE_X84Y107        LUT6 (Prop_lut6_I4_O)        0.124    -0.983 r  si_value_pixel[7]_i_35/O
                         net (fo=2, routed)           0.857    -0.125    si_value_pixel[7]_i_35_n_0
    SLICE_X85Y107        LUT6 (Prop_lut6_I0_O)        0.124    -0.001 r  si_value_pixel[7]_i_39/O
                         net (fo=1, routed)           0.000    -0.001    si_value_pixel[7]_i_39_n_0
    SLICE_X85Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.531 r  si_value_pixel_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000     0.531    si_value_pixel_reg[7]_i_20_n_0
    SLICE_X85Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.753 r  si_value_pixel_reg[11]_i_44/O[0]
                         net (fo=3, routed)           0.621     1.374    si_value_pixel_reg[11]_i_44_n_7
    SLICE_X86Y107        LUT4 (Prop_lut4_I2_O)        0.299     1.673 r  si_value_pixel[11]_i_47/O
                         net (fo=2, routed)           0.496     2.169    si_value_pixel[11]_i_47_n_0
    SLICE_X86Y107        LUT6 (Prop_lut6_I3_O)        0.124     2.293 r  si_value_pixel[11]_i_29/O
                         net (fo=2, routed)           0.509     2.802    si_value_pixel[11]_i_29_n_0
    SLICE_X87Y107        LUT5 (Prop_lut5_I0_O)        0.124     2.926 r  si_value_pixel[11]_i_33/O
                         net (fo=1, routed)           0.000     2.926    si_value_pixel[11]_i_33_n_0
    SLICE_X87Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.476 r  si_value_pixel_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000     3.476    si_value_pixel_reg[11]_i_25_n_0
    SLICE_X87Y108        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.789 r  si_value_pixel_reg[11]_i_26/O[3]
                         net (fo=11, routed)          0.876     4.665    si_value_pixel1[14]
    SLICE_X91Y108        LUT3 (Prop_lut3_I1_O)        0.306     4.971 f  si_ad_change_buffer[799]_i_1016/O
                         net (fo=2, routed)           0.668     5.638    si_ad_change_buffer[799]_i_1016_n_0
    SLICE_X90Y108        LUT5 (Prop_lut5_I1_O)        0.124     5.762 r  si_ad_change_buffer[799]_i_735/O
                         net (fo=2, routed)           0.741     6.503    si_ad_change_buffer[799]_i_735_n_0
    SLICE_X92Y106        LUT6 (Prop_lut6_I0_O)        0.124     6.627 r  si_ad_change_buffer[799]_i_739/O
                         net (fo=1, routed)           0.000     6.627    si_ad_change_buffer[799]_i_739_n_0
    SLICE_X92Y106        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.003 r  si_ad_change_buffer_reg[799]_i_392/CO[3]
                         net (fo=1, routed)           0.000     7.003    si_ad_change_buffer_reg[799]_i_392_n_0
    SLICE_X92Y107        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.326 r  si_ad_change_buffer_reg[799]_i_263/O[1]
                         net (fo=5, routed)           0.860     8.186    si_ad_change_buffer_reg[799]_i_263_n_6
    SLICE_X95Y107        LUT4 (Prop_lut4_I0_O)        0.306     8.492 r  si_ad_change_buffer[799]_i_1025/O
                         net (fo=1, routed)           0.000     8.492    si_ad_change_buffer[799]_i_1025_n_0
    SLICE_X95Y107        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.072 r  si_ad_change_buffer_reg[799]_i_747/O[2]
                         net (fo=1, routed)           0.450     9.521    si_ad_change_buffer_reg[799]_i_747_n_5
    SLICE_X99Y106        LUT2 (Prop_lut2_I1_O)        0.302     9.823 r  si_ad_change_buffer[799]_i_401/O
                         net (fo=1, routed)           0.000     9.823    si_ad_change_buffer[799]_i_401_n_0
    SLICE_X99Y106        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    10.071 r  si_ad_change_buffer_reg[799]_i_264/O[2]
                         net (fo=105, routed)         0.930    11.001    si_ad_change_buffer_reg[799]_i_264_n_5
    SLICE_X97Y104        LUT6 (Prop_lut6_I5_O)        0.302    11.303 r  si_ad_change_buffer[0]_i_122/O
                         net (fo=67, routed)          1.397    12.700    si_ad_change_buffer[0]_i_122_n_0
    SLICE_X89Y105        LUT5 (Prop_lut5_I2_O)        0.152    12.852 r  si_ad_change_buffer[786]_i_40/O
                         net (fo=128, routed)         1.188    14.040    si_ad_change_buffer[786]_i_40_n_0
    SLICE_X89Y110        LUT4 (Prop_lut4_I1_O)        0.352    14.392 r  si_ad_change_buffer[386]_i_30/O
                         net (fo=4, routed)           1.902    16.295    si_ad_change_buffer[386]_i_30_n_0
    SLICE_X74Y100        LUT6 (Prop_lut6_I3_O)        0.326    16.621 r  si_ad_change_buffer[258]_i_34/O
                         net (fo=4, routed)           0.862    17.482    si_ad_change_buffer[258]_i_34_n_0
    SLICE_X70Y101        LUT6 (Prop_lut6_I1_O)        0.124    17.606 r  si_ad_change_buffer[242]_i_30/O
                         net (fo=4, routed)           0.924    18.531    si_ad_change_buffer[242]_i_30_n_0
    SLICE_X64Y100        LUT6 (Prop_lut6_I1_O)        0.124    18.655 r  si_ad_change_buffer[238]_i_24/O
                         net (fo=4, routed)           1.271    19.925    si_ad_change_buffer[238]_i_24_n_0
    SLICE_X59Y92         LUT6 (Prop_lut6_I0_O)        0.124    20.049 r  si_ad_change_buffer[235]_i_17/O
                         net (fo=1, routed)           0.615    20.665    ROTATE_LEFT05_in[235]
    SLICE_X57Y92         LUT4 (Prop_lut4_I3_O)        0.124    20.789 r  si_ad_change_buffer[235]_i_10/O
                         net (fo=1, routed)           0.594    21.383    ROTATE_LEFT7_out[235]
    SLICE_X57Y90         LUT6 (Prop_lut6_I5_O)        0.124    21.507 r  si_ad_change_buffer[235]_i_4/O
                         net (fo=1, routed)           0.457    21.964    si_ad_change_buffer[235]_i_4_n_0
    SLICE_X59Y90         LUT5 (Prop_lut5_I4_O)        0.124    22.088 r  si_ad_change_buffer[235]_i_1/O
                         net (fo=1, routed)           0.000    22.088    si_ad_change_buffer[235]_i_1_n_0
    SLICE_X59Y90         FDRE                                         r  si_ad_change_buffer_reg[235]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.712    22.901    clk_out1
    SLICE_X59Y90         FDRE                                         r  si_ad_change_buffer_reg[235]/C
                         clock pessimism             -0.507    22.394    
                         clock uncertainty           -0.173    22.221    
    SLICE_X59Y90         FDRE (Setup_fdre_C_D)        0.029    22.250    si_ad_change_buffer_reg[235]
  -------------------------------------------------------------------
                         required time                         22.250    
                         arrival time                         -22.088    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.181ns  (required time - arrival time)
  Source:                 si_ad_value_picture_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[704]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.805ns  (logic 7.313ns (29.482%)  route 17.492ns (70.518%))
  Logic Levels:           27  (CARRY4=8 LUT2=2 LUT3=2 LUT4=2 LUT5=4 LUT6=9)
  Clock Path Skew:        0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.088ns = ( 22.912 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.678ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.648    -2.678    clk_out1
    SLICE_X86Y106        FDRE                                         r  si_ad_value_picture_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y106        FDRE (Prop_fdre_C_Q)         0.456    -2.222 r  si_ad_value_picture_reg[2]/Q
                         net (fo=17, routed)          1.115    -1.107    si_ad_value_picture_reg_n_0_[2]
    SLICE_X84Y107        LUT6 (Prop_lut6_I4_O)        0.124    -0.983 r  si_value_pixel[7]_i_35/O
                         net (fo=2, routed)           0.857    -0.125    si_value_pixel[7]_i_35_n_0
    SLICE_X85Y107        LUT6 (Prop_lut6_I0_O)        0.124    -0.001 r  si_value_pixel[7]_i_39/O
                         net (fo=1, routed)           0.000    -0.001    si_value_pixel[7]_i_39_n_0
    SLICE_X85Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.531 r  si_value_pixel_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000     0.531    si_value_pixel_reg[7]_i_20_n_0
    SLICE_X85Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.753 r  si_value_pixel_reg[11]_i_44/O[0]
                         net (fo=3, routed)           0.621     1.374    si_value_pixel_reg[11]_i_44_n_7
    SLICE_X86Y107        LUT4 (Prop_lut4_I2_O)        0.299     1.673 r  si_value_pixel[11]_i_47/O
                         net (fo=2, routed)           0.496     2.169    si_value_pixel[11]_i_47_n_0
    SLICE_X86Y107        LUT6 (Prop_lut6_I3_O)        0.124     2.293 r  si_value_pixel[11]_i_29/O
                         net (fo=2, routed)           0.509     2.802    si_value_pixel[11]_i_29_n_0
    SLICE_X87Y107        LUT5 (Prop_lut5_I0_O)        0.124     2.926 r  si_value_pixel[11]_i_33/O
                         net (fo=1, routed)           0.000     2.926    si_value_pixel[11]_i_33_n_0
    SLICE_X87Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.476 r  si_value_pixel_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000     3.476    si_value_pixel_reg[11]_i_25_n_0
    SLICE_X87Y108        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.789 r  si_value_pixel_reg[11]_i_26/O[3]
                         net (fo=11, routed)          0.876     4.665    si_value_pixel1[14]
    SLICE_X91Y108        LUT3 (Prop_lut3_I1_O)        0.306     4.971 f  si_ad_change_buffer[799]_i_1016/O
                         net (fo=2, routed)           0.668     5.638    si_ad_change_buffer[799]_i_1016_n_0
    SLICE_X90Y108        LUT5 (Prop_lut5_I1_O)        0.124     5.762 r  si_ad_change_buffer[799]_i_735/O
                         net (fo=2, routed)           0.741     6.503    si_ad_change_buffer[799]_i_735_n_0
    SLICE_X92Y106        LUT6 (Prop_lut6_I0_O)        0.124     6.627 r  si_ad_change_buffer[799]_i_739/O
                         net (fo=1, routed)           0.000     6.627    si_ad_change_buffer[799]_i_739_n_0
    SLICE_X92Y106        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.003 r  si_ad_change_buffer_reg[799]_i_392/CO[3]
                         net (fo=1, routed)           0.000     7.003    si_ad_change_buffer_reg[799]_i_392_n_0
    SLICE_X92Y107        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.326 r  si_ad_change_buffer_reg[799]_i_263/O[1]
                         net (fo=5, routed)           0.860     8.186    si_ad_change_buffer_reg[799]_i_263_n_6
    SLICE_X95Y107        LUT4 (Prop_lut4_I0_O)        0.306     8.492 r  si_ad_change_buffer[799]_i_1025/O
                         net (fo=1, routed)           0.000     8.492    si_ad_change_buffer[799]_i_1025_n_0
    SLICE_X95Y107        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.072 r  si_ad_change_buffer_reg[799]_i_747/O[2]
                         net (fo=1, routed)           0.450     9.521    si_ad_change_buffer_reg[799]_i_747_n_5
    SLICE_X99Y106        LUT2 (Prop_lut2_I1_O)        0.302     9.823 r  si_ad_change_buffer[799]_i_401/O
                         net (fo=1, routed)           0.000     9.823    si_ad_change_buffer[799]_i_401_n_0
    SLICE_X99Y106        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    10.071 r  si_ad_change_buffer_reg[799]_i_264/O[2]
                         net (fo=105, routed)         1.087    11.158    si_ad_change_buffer_reg[799]_i_264_n_5
    SLICE_X96Y107        LUT6 (Prop_lut6_I0_O)        0.302    11.460 r  si_ad_change_buffer[0]_i_124/O
                         net (fo=83, routed)          1.865    13.325    si_ad_change_buffer[0]_i_124_n_0
    SLICE_X79Y109        LUT3 (Prop_lut3_I2_O)        0.150    13.475 f  si_ad_change_buffer[793]_i_31/O
                         net (fo=108, routed)         2.887    16.362    si_ad_change_buffer[793]_i_31_n_0
    SLICE_X120Y95        LUT5 (Prop_lut5_I4_O)        0.326    16.688 r  si_ad_change_buffer[755]_i_36/O
                         net (fo=4, routed)           1.210    17.898    si_ad_change_buffer[755]_i_36_n_0
    SLICE_X126Y82        LUT6 (Prop_lut6_I0_O)        0.124    18.022 r  si_ad_change_buffer[707]_i_28/O
                         net (fo=4, routed)           0.803    18.825    si_ad_change_buffer[707]_i_28_n_0
    SLICE_X127Y80        LUT6 (Prop_lut6_I4_O)        0.124    18.949 r  si_ad_change_buffer[707]_i_23/O
                         net (fo=4, routed)           0.652    19.602    si_ad_change_buffer[707]_i_23_n_0
    SLICE_X128Y79        LUT6 (Prop_lut6_I0_O)        0.124    19.726 r  si_ad_change_buffer[704]_i_17/O
                         net (fo=1, routed)           0.791    20.517    ROTATE_LEFT05_in[704]
    SLICE_X130Y78        LUT2 (Prop_lut2_I1_O)        0.150    20.667 r  si_ad_change_buffer[704]_i_10/O
                         net (fo=1, routed)           0.650    21.317    ROTATE_LEFT7_out[704]
    SLICE_X133Y78        LUT6 (Prop_lut6_I5_O)        0.332    21.649 r  si_ad_change_buffer[704]_i_4/O
                         net (fo=1, routed)           0.354    22.004    si_ad_change_buffer[704]_i_4_n_0
    SLICE_X132Y78        LUT5 (Prop_lut5_I4_O)        0.124    22.128 r  si_ad_change_buffer[704]_i_1/O
                         net (fo=1, routed)           0.000    22.128    si_ad_change_buffer[704]_i_1_n_0
    SLICE_X132Y78        FDRE                                         r  si_ad_change_buffer_reg[704]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.723    22.912    clk_out1
    SLICE_X132Y78        FDRE                                         r  si_ad_change_buffer_reg[704]/C
                         clock pessimism             -0.507    22.405    
                         clock uncertainty           -0.173    22.232    
    SLICE_X132Y78        FDRE (Setup_fdre_C_D)        0.077    22.309    si_ad_change_buffer_reg[704]
  -------------------------------------------------------------------
                         required time                         22.309    
                         arrival time                         -22.128    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.191ns  (required time - arrival time)
  Source:                 si_ad_value_picture_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[138]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.625ns  (logic 6.975ns (28.325%)  route 17.650ns (71.675%))
  Logic Levels:           28  (CARRY4=8 LUT2=1 LUT3=1 LUT4=3 LUT5=4 LUT6=11)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.260ns = ( 22.740 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.678ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.648    -2.678    clk_out1
    SLICE_X86Y106        FDRE                                         r  si_ad_value_picture_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y106        FDRE (Prop_fdre_C_Q)         0.456    -2.222 r  si_ad_value_picture_reg[2]/Q
                         net (fo=17, routed)          1.115    -1.107    si_ad_value_picture_reg_n_0_[2]
    SLICE_X84Y107        LUT6 (Prop_lut6_I4_O)        0.124    -0.983 r  si_value_pixel[7]_i_35/O
                         net (fo=2, routed)           0.857    -0.125    si_value_pixel[7]_i_35_n_0
    SLICE_X85Y107        LUT6 (Prop_lut6_I0_O)        0.124    -0.001 r  si_value_pixel[7]_i_39/O
                         net (fo=1, routed)           0.000    -0.001    si_value_pixel[7]_i_39_n_0
    SLICE_X85Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.531 r  si_value_pixel_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000     0.531    si_value_pixel_reg[7]_i_20_n_0
    SLICE_X85Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.753 r  si_value_pixel_reg[11]_i_44/O[0]
                         net (fo=3, routed)           0.621     1.374    si_value_pixel_reg[11]_i_44_n_7
    SLICE_X86Y107        LUT4 (Prop_lut4_I2_O)        0.299     1.673 r  si_value_pixel[11]_i_47/O
                         net (fo=2, routed)           0.496     2.169    si_value_pixel[11]_i_47_n_0
    SLICE_X86Y107        LUT6 (Prop_lut6_I3_O)        0.124     2.293 r  si_value_pixel[11]_i_29/O
                         net (fo=2, routed)           0.509     2.802    si_value_pixel[11]_i_29_n_0
    SLICE_X87Y107        LUT5 (Prop_lut5_I0_O)        0.124     2.926 r  si_value_pixel[11]_i_33/O
                         net (fo=1, routed)           0.000     2.926    si_value_pixel[11]_i_33_n_0
    SLICE_X87Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.476 r  si_value_pixel_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000     3.476    si_value_pixel_reg[11]_i_25_n_0
    SLICE_X87Y108        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.789 r  si_value_pixel_reg[11]_i_26/O[3]
                         net (fo=11, routed)          0.876     4.665    si_value_pixel1[14]
    SLICE_X91Y108        LUT3 (Prop_lut3_I1_O)        0.306     4.971 f  si_ad_change_buffer[799]_i_1016/O
                         net (fo=2, routed)           0.668     5.638    si_ad_change_buffer[799]_i_1016_n_0
    SLICE_X90Y108        LUT5 (Prop_lut5_I1_O)        0.124     5.762 r  si_ad_change_buffer[799]_i_735/O
                         net (fo=2, routed)           0.741     6.503    si_ad_change_buffer[799]_i_735_n_0
    SLICE_X92Y106        LUT6 (Prop_lut6_I0_O)        0.124     6.627 r  si_ad_change_buffer[799]_i_739/O
                         net (fo=1, routed)           0.000     6.627    si_ad_change_buffer[799]_i_739_n_0
    SLICE_X92Y106        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.003 r  si_ad_change_buffer_reg[799]_i_392/CO[3]
                         net (fo=1, routed)           0.000     7.003    si_ad_change_buffer_reg[799]_i_392_n_0
    SLICE_X92Y107        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.326 r  si_ad_change_buffer_reg[799]_i_263/O[1]
                         net (fo=5, routed)           0.860     8.186    si_ad_change_buffer_reg[799]_i_263_n_6
    SLICE_X95Y107        LUT4 (Prop_lut4_I0_O)        0.306     8.492 r  si_ad_change_buffer[799]_i_1025/O
                         net (fo=1, routed)           0.000     8.492    si_ad_change_buffer[799]_i_1025_n_0
    SLICE_X95Y107        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.072 r  si_ad_change_buffer_reg[799]_i_747/O[2]
                         net (fo=1, routed)           0.450     9.521    si_ad_change_buffer_reg[799]_i_747_n_5
    SLICE_X99Y106        LUT2 (Prop_lut2_I1_O)        0.302     9.823 r  si_ad_change_buffer[799]_i_401/O
                         net (fo=1, routed)           0.000     9.823    si_ad_change_buffer[799]_i_401_n_0
    SLICE_X99Y106        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    10.071 r  si_ad_change_buffer_reg[799]_i_264/O[2]
                         net (fo=105, routed)         1.087    11.158    si_ad_change_buffer_reg[799]_i_264_n_5
    SLICE_X96Y107        LUT6 (Prop_lut6_I0_O)        0.302    11.460 r  si_ad_change_buffer[0]_i_124/O
                         net (fo=83, routed)          1.485    12.945    si_ad_change_buffer[0]_i_124_n_0
    SLICE_X98Y99         LUT6 (Prop_lut6_I2_O)        0.124    13.069 r  si_ad_change_buffer[789]_i_35/O
                         net (fo=128, routed)         1.463    14.532    si_ad_change_buffer[789]_i_35_n_0
    SLICE_X84Y92         LUT5 (Prop_lut5_I3_O)        0.124    14.656 r  si_ad_change_buffer[205]_i_33/O
                         net (fo=4, routed)           1.587    16.243    si_ad_change_buffer[205]_i_33_n_0
    SLICE_X75Y99         LUT6 (Prop_lut6_I1_O)        0.124    16.367 r  si_ad_change_buffer[141]_i_28/O
                         net (fo=4, routed)           1.394    17.761    si_ad_change_buffer[141]_i_28_n_0
    SLICE_X65Y101        LUT6 (Prop_lut6_I5_O)        0.124    17.885 r  si_ad_change_buffer[141]_i_25/O
                         net (fo=4, routed)           1.051    18.937    si_ad_change_buffer[141]_i_25_n_0
    SLICE_X57Y104        LUT6 (Prop_lut6_I5_O)        0.124    19.061 r  si_ad_change_buffer[141]_i_22/O
                         net (fo=4, routed)           1.006    20.067    si_ad_change_buffer[141]_i_22_n_0
    SLICE_X50Y107        LUT6 (Prop_lut6_I0_O)        0.124    20.191 r  si_ad_change_buffer[138]_i_17/O
                         net (fo=1, routed)           0.412    20.603    ROTATE_LEFT05_in[138]
    SLICE_X51Y106        LUT4 (Prop_lut4_I3_O)        0.124    20.727 r  si_ad_change_buffer[138]_i_10/O
                         net (fo=1, routed)           0.507    21.233    ROTATE_LEFT7_out[138]
    SLICE_X42Y106        LUT6 (Prop_lut6_I5_O)        0.124    21.357 r  si_ad_change_buffer[138]_i_4/O
                         net (fo=1, routed)           0.466    21.823    si_ad_change_buffer[138]_i_4_n_0
    SLICE_X42Y106        LUT5 (Prop_lut5_I4_O)        0.124    21.947 r  si_ad_change_buffer[138]_i_1/O
                         net (fo=1, routed)           0.000    21.947    si_ad_change_buffer[138]_i_1_n_0
    SLICE_X42Y106        FDRE                                         r  si_ad_change_buffer_reg[138]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.550    22.740    clk_out1
    SLICE_X42Y106        FDRE                                         r  si_ad_change_buffer_reg[138]/C
                         clock pessimism             -0.507    22.232    
                         clock uncertainty           -0.173    22.059    
    SLICE_X42Y106        FDRE (Setup_fdre_C_D)        0.079    22.138    si_ad_change_buffer_reg[138]
  -------------------------------------------------------------------
                         required time                         22.138    
                         arrival time                         -21.947    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.213ns  (required time - arrival time)
  Source:                 si_ad_value_picture_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[237]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.717ns  (logic 7.433ns (30.073%)  route 17.284ns (69.927%))
  Logic Levels:           28  (CARRY4=8 LUT2=1 LUT3=1 LUT4=4 LUT5=4 LUT6=10)
  Clock Path Skew:        0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.097ns = ( 22.903 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.678ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.648    -2.678    clk_out1
    SLICE_X86Y106        FDRE                                         r  si_ad_value_picture_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y106        FDRE (Prop_fdre_C_Q)         0.456    -2.222 r  si_ad_value_picture_reg[2]/Q
                         net (fo=17, routed)          1.115    -1.107    si_ad_value_picture_reg_n_0_[2]
    SLICE_X84Y107        LUT6 (Prop_lut6_I4_O)        0.124    -0.983 r  si_value_pixel[7]_i_35/O
                         net (fo=2, routed)           0.857    -0.125    si_value_pixel[7]_i_35_n_0
    SLICE_X85Y107        LUT6 (Prop_lut6_I0_O)        0.124    -0.001 r  si_value_pixel[7]_i_39/O
                         net (fo=1, routed)           0.000    -0.001    si_value_pixel[7]_i_39_n_0
    SLICE_X85Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.531 r  si_value_pixel_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000     0.531    si_value_pixel_reg[7]_i_20_n_0
    SLICE_X85Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.753 r  si_value_pixel_reg[11]_i_44/O[0]
                         net (fo=3, routed)           0.621     1.374    si_value_pixel_reg[11]_i_44_n_7
    SLICE_X86Y107        LUT4 (Prop_lut4_I2_O)        0.299     1.673 r  si_value_pixel[11]_i_47/O
                         net (fo=2, routed)           0.496     2.169    si_value_pixel[11]_i_47_n_0
    SLICE_X86Y107        LUT6 (Prop_lut6_I3_O)        0.124     2.293 r  si_value_pixel[11]_i_29/O
                         net (fo=2, routed)           0.509     2.802    si_value_pixel[11]_i_29_n_0
    SLICE_X87Y107        LUT5 (Prop_lut5_I0_O)        0.124     2.926 r  si_value_pixel[11]_i_33/O
                         net (fo=1, routed)           0.000     2.926    si_value_pixel[11]_i_33_n_0
    SLICE_X87Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.476 r  si_value_pixel_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000     3.476    si_value_pixel_reg[11]_i_25_n_0
    SLICE_X87Y108        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.789 r  si_value_pixel_reg[11]_i_26/O[3]
                         net (fo=11, routed)          0.876     4.665    si_value_pixel1[14]
    SLICE_X91Y108        LUT3 (Prop_lut3_I1_O)        0.306     4.971 f  si_ad_change_buffer[799]_i_1016/O
                         net (fo=2, routed)           0.668     5.638    si_ad_change_buffer[799]_i_1016_n_0
    SLICE_X90Y108        LUT5 (Prop_lut5_I1_O)        0.124     5.762 r  si_ad_change_buffer[799]_i_735/O
                         net (fo=2, routed)           0.741     6.503    si_ad_change_buffer[799]_i_735_n_0
    SLICE_X92Y106        LUT6 (Prop_lut6_I0_O)        0.124     6.627 r  si_ad_change_buffer[799]_i_739/O
                         net (fo=1, routed)           0.000     6.627    si_ad_change_buffer[799]_i_739_n_0
    SLICE_X92Y106        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.003 r  si_ad_change_buffer_reg[799]_i_392/CO[3]
                         net (fo=1, routed)           0.000     7.003    si_ad_change_buffer_reg[799]_i_392_n_0
    SLICE_X92Y107        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.326 r  si_ad_change_buffer_reg[799]_i_263/O[1]
                         net (fo=5, routed)           0.860     8.186    si_ad_change_buffer_reg[799]_i_263_n_6
    SLICE_X95Y107        LUT4 (Prop_lut4_I0_O)        0.306     8.492 r  si_ad_change_buffer[799]_i_1025/O
                         net (fo=1, routed)           0.000     8.492    si_ad_change_buffer[799]_i_1025_n_0
    SLICE_X95Y107        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.072 r  si_ad_change_buffer_reg[799]_i_747/O[2]
                         net (fo=1, routed)           0.450     9.521    si_ad_change_buffer_reg[799]_i_747_n_5
    SLICE_X99Y106        LUT2 (Prop_lut2_I1_O)        0.302     9.823 r  si_ad_change_buffer[799]_i_401/O
                         net (fo=1, routed)           0.000     9.823    si_ad_change_buffer[799]_i_401_n_0
    SLICE_X99Y106        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    10.071 r  si_ad_change_buffer_reg[799]_i_264/O[2]
                         net (fo=105, routed)         0.930    11.001    si_ad_change_buffer_reg[799]_i_264_n_5
    SLICE_X97Y104        LUT6 (Prop_lut6_I5_O)        0.302    11.303 r  si_ad_change_buffer[0]_i_122/O
                         net (fo=67, routed)          1.397    12.700    si_ad_change_buffer[0]_i_122_n_0
    SLICE_X89Y105        LUT5 (Prop_lut5_I2_O)        0.152    12.852 r  si_ad_change_buffer[786]_i_40/O
                         net (fo=128, routed)         1.188    14.040    si_ad_change_buffer[786]_i_40_n_0
    SLICE_X89Y110        LUT4 (Prop_lut4_I1_O)        0.352    14.392 r  si_ad_change_buffer[386]_i_30/O
                         net (fo=4, routed)           1.902    16.295    si_ad_change_buffer[386]_i_30_n_0
    SLICE_X74Y100        LUT6 (Prop_lut6_I3_O)        0.326    16.621 r  si_ad_change_buffer[258]_i_34/O
                         net (fo=4, routed)           0.862    17.482    si_ad_change_buffer[258]_i_34_n_0
    SLICE_X70Y101        LUT6 (Prop_lut6_I1_O)        0.124    17.606 r  si_ad_change_buffer[242]_i_30/O
                         net (fo=4, routed)           0.924    18.531    si_ad_change_buffer[242]_i_30_n_0
    SLICE_X64Y100        LUT6 (Prop_lut6_I1_O)        0.124    18.655 r  si_ad_change_buffer[238]_i_24/O
                         net (fo=4, routed)           1.163    19.818    si_ad_change_buffer[238]_i_24_n_0
    SLICE_X58Y99         LUT6 (Prop_lut6_I1_O)        0.124    19.942 r  si_ad_change_buffer[237]_i_17/O
                         net (fo=1, routed)           0.566    20.508    ROTATE_LEFT05_in[237]
    SLICE_X58Y96         LUT4 (Prop_lut4_I3_O)        0.124    20.632 r  si_ad_change_buffer[237]_i_10/O
                         net (fo=1, routed)           0.667    21.299    ROTATE_LEFT7_out[237]
    SLICE_X58Y96         LUT6 (Prop_lut6_I5_O)        0.124    21.423 r  si_ad_change_buffer[237]_i_4/O
                         net (fo=1, routed)           0.492    21.915    si_ad_change_buffer[237]_i_4_n_0
    SLICE_X58Y95         LUT5 (Prop_lut5_I4_O)        0.124    22.039 r  si_ad_change_buffer[237]_i_1/O
                         net (fo=1, routed)           0.000    22.039    si_ad_change_buffer[237]_i_1_n_0
    SLICE_X58Y95         FDRE                                         r  si_ad_change_buffer_reg[237]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.714    22.903    clk_out1
    SLICE_X58Y95         FDRE                                         r  si_ad_change_buffer_reg[237]/C
                         clock pessimism             -0.507    22.396    
                         clock uncertainty           -0.173    22.223    
    SLICE_X58Y95         FDRE (Setup_fdre_C_D)        0.029    22.252    si_ad_change_buffer_reg[237]
  -------------------------------------------------------------------
                         required time                         22.252    
                         arrival time                         -22.039    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.214ns  (required time - arrival time)
  Source:                 si_ad_value_picture_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.541ns  (logic 7.171ns (29.221%)  route 17.370ns (70.779%))
  Logic Levels:           28  (CARRY4=8 LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=13)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.272ns = ( 22.728 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.678ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.648    -2.678    clk_out1
    SLICE_X86Y106        FDRE                                         r  si_ad_value_picture_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y106        FDRE (Prop_fdre_C_Q)         0.456    -2.222 r  si_ad_value_picture_reg[2]/Q
                         net (fo=17, routed)          1.115    -1.107    si_ad_value_picture_reg_n_0_[2]
    SLICE_X84Y107        LUT6 (Prop_lut6_I4_O)        0.124    -0.983 r  si_value_pixel[7]_i_35/O
                         net (fo=2, routed)           0.857    -0.125    si_value_pixel[7]_i_35_n_0
    SLICE_X85Y107        LUT6 (Prop_lut6_I0_O)        0.124    -0.001 r  si_value_pixel[7]_i_39/O
                         net (fo=1, routed)           0.000    -0.001    si_value_pixel[7]_i_39_n_0
    SLICE_X85Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.531 r  si_value_pixel_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000     0.531    si_value_pixel_reg[7]_i_20_n_0
    SLICE_X85Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.753 r  si_value_pixel_reg[11]_i_44/O[0]
                         net (fo=3, routed)           0.621     1.374    si_value_pixel_reg[11]_i_44_n_7
    SLICE_X86Y107        LUT4 (Prop_lut4_I2_O)        0.299     1.673 r  si_value_pixel[11]_i_47/O
                         net (fo=2, routed)           0.496     2.169    si_value_pixel[11]_i_47_n_0
    SLICE_X86Y107        LUT6 (Prop_lut6_I3_O)        0.124     2.293 r  si_value_pixel[11]_i_29/O
                         net (fo=2, routed)           0.509     2.802    si_value_pixel[11]_i_29_n_0
    SLICE_X87Y107        LUT5 (Prop_lut5_I0_O)        0.124     2.926 r  si_value_pixel[11]_i_33/O
                         net (fo=1, routed)           0.000     2.926    si_value_pixel[11]_i_33_n_0
    SLICE_X87Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.476 r  si_value_pixel_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000     3.476    si_value_pixel_reg[11]_i_25_n_0
    SLICE_X87Y108        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.789 r  si_value_pixel_reg[11]_i_26/O[3]
                         net (fo=11, routed)          0.876     4.665    si_value_pixel1[14]
    SLICE_X91Y108        LUT3 (Prop_lut3_I1_O)        0.306     4.971 f  si_ad_change_buffer[799]_i_1016/O
                         net (fo=2, routed)           0.668     5.638    si_ad_change_buffer[799]_i_1016_n_0
    SLICE_X90Y108        LUT5 (Prop_lut5_I1_O)        0.124     5.762 r  si_ad_change_buffer[799]_i_735/O
                         net (fo=2, routed)           0.741     6.503    si_ad_change_buffer[799]_i_735_n_0
    SLICE_X92Y106        LUT6 (Prop_lut6_I0_O)        0.124     6.627 r  si_ad_change_buffer[799]_i_739/O
                         net (fo=1, routed)           0.000     6.627    si_ad_change_buffer[799]_i_739_n_0
    SLICE_X92Y106        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.003 r  si_ad_change_buffer_reg[799]_i_392/CO[3]
                         net (fo=1, routed)           0.000     7.003    si_ad_change_buffer_reg[799]_i_392_n_0
    SLICE_X92Y107        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.326 r  si_ad_change_buffer_reg[799]_i_263/O[1]
                         net (fo=5, routed)           0.860     8.186    si_ad_change_buffer_reg[799]_i_263_n_6
    SLICE_X95Y107        LUT4 (Prop_lut4_I0_O)        0.306     8.492 r  si_ad_change_buffer[799]_i_1025/O
                         net (fo=1, routed)           0.000     8.492    si_ad_change_buffer[799]_i_1025_n_0
    SLICE_X95Y107        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.072 r  si_ad_change_buffer_reg[799]_i_747/O[2]
                         net (fo=1, routed)           0.450     9.521    si_ad_change_buffer_reg[799]_i_747_n_5
    SLICE_X99Y106        LUT2 (Prop_lut2_I1_O)        0.302     9.823 r  si_ad_change_buffer[799]_i_401/O
                         net (fo=1, routed)           0.000     9.823    si_ad_change_buffer[799]_i_401_n_0
    SLICE_X99Y106        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    10.071 r  si_ad_change_buffer_reg[799]_i_264/O[2]
                         net (fo=105, routed)         1.087    11.158    si_ad_change_buffer_reg[799]_i_264_n_5
    SLICE_X96Y107        LUT6 (Prop_lut6_I0_O)        0.302    11.460 r  si_ad_change_buffer[0]_i_124/O
                         net (fo=83, routed)          1.485    12.945    si_ad_change_buffer[0]_i_124_n_0
    SLICE_X98Y99         LUT6 (Prop_lut6_I2_O)        0.124    13.069 r  si_ad_change_buffer[789]_i_35/O
                         net (fo=128, routed)         1.867    14.936    si_ad_change_buffer[789]_i_35_n_0
    SLICE_X72Y96         LUT5 (Prop_lut5_I3_O)        0.116    15.052 r  si_ad_change_buffer[45]_i_32/O
                         net (fo=1, routed)           0.663    15.715    si_ad_change_buffer[45]_i_32_n_0
    SLICE_X72Y97         LUT6 (Prop_lut6_I5_O)        0.328    16.043 r  si_ad_change_buffer[45]_i_31/O
                         net (fo=3, routed)           1.353    17.396    si_ad_change_buffer[45]_i_31_n_0
    SLICE_X71Y109        LUT6 (Prop_lut6_I1_O)        0.124    17.520 r  si_ad_change_buffer[29]_i_27/O
                         net (fo=4, routed)           0.942    18.462    si_ad_change_buffer[29]_i_27_n_0
    SLICE_X74Y107        LUT6 (Prop_lut6_I1_O)        0.124    18.586 r  si_ad_change_buffer[25]_i_24/O
                         net (fo=4, routed)           1.481    20.067    si_ad_change_buffer[25]_i_24_n_0
    SLICE_X66Y121        LUT6 (Prop_lut6_I1_O)        0.124    20.191 r  si_ad_change_buffer[24]_i_17/O
                         net (fo=1, routed)           0.165    20.356    ROTATE_LEFT05_in[24]
    SLICE_X66Y121        LUT6 (Prop_lut6_I5_O)        0.124    20.480 r  si_ad_change_buffer[24]_i_10/O
                         net (fo=1, routed)           0.840    21.319    ROTATE_LEFT7_out[24]
    SLICE_X59Y121        LUT6 (Prop_lut6_I5_O)        0.124    21.443 r  si_ad_change_buffer[24]_i_4/O
                         net (fo=1, routed)           0.295    21.739    si_ad_change_buffer[24]_i_4_n_0
    SLICE_X59Y120        LUT6 (Prop_lut6_I5_O)        0.124    21.863 r  si_ad_change_buffer[24]_i_1/O
                         net (fo=1, routed)           0.000    21.863    si_ad_change_buffer[24]_i_1_n_0
    SLICE_X59Y120        FDRE                                         r  si_ad_change_buffer_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.538    22.728    clk_out1
    SLICE_X59Y120        FDRE                                         r  si_ad_change_buffer_reg[24]/C
                         clock pessimism             -0.507    22.220    
                         clock uncertainty           -0.173    22.047    
    SLICE_X59Y120        FDRE (Setup_fdre_C_D)        0.029    22.076    si_ad_change_buffer_reg[24]
  -------------------------------------------------------------------
                         required time                         22.076    
                         arrival time                         -21.863    
  -------------------------------------------------------------------
                         slack                                  0.214    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[426]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[426]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.443ns
    Source Clock Delay      (SCD):    -0.666ns
    Clock Pessimism Removal (CPR):    0.210ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.582    -0.666    clk_out1
    SLICE_X113Y122       FDRE                                         r  si_ad_change_buffer_reg[426]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y122       FDRE (Prop_fdre_C_Q)         0.141    -0.525 r  si_ad_change_buffer_reg[426]/Q
                         net (fo=1, routed)           0.116    -0.409    si_ad_change_buffer_reg_n_0_[426]
    SLICE_X112Y122       FDRE                                         r  mem_dina_reg[426]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.850    -0.443    clk_out1
    SLICE_X112Y122       FDRE                                         r  mem_dina_reg[426]/C
                         clock pessimism             -0.210    -0.653    
                         clock uncertainty            0.173    -0.480    
    SLICE_X112Y122       FDRE (Hold_fdre_C_D)         0.059    -0.421    mem_dina_reg[426]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.409    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[414]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[414]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.447ns
    Source Clock Delay      (SCD):    -0.670ns
    Clock Pessimism Removal (CPR):    0.210ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.578    -0.670    clk_out1
    SLICE_X109Y124       FDRE                                         r  si_ad_change_buffer_reg[414]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y124       FDRE (Prop_fdre_C_Q)         0.141    -0.529 r  si_ad_change_buffer_reg[414]/Q
                         net (fo=1, routed)           0.116    -0.413    si_ad_change_buffer_reg_n_0_[414]
    SLICE_X108Y124       FDRE                                         r  mem_dina_reg[414]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.846    -0.447    clk_out1
    SLICE_X108Y124       FDRE                                         r  mem_dina_reg[414]/C
                         clock pessimism             -0.210    -0.657    
                         clock uncertainty            0.173    -0.484    
    SLICE_X108Y124       FDRE (Hold_fdre_C_D)         0.059    -0.425    mem_dina_reg[414]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.413    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[583]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[583]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.401ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.620    -0.628    clk_out1
    SLICE_X147Y103       FDRE                                         r  si_ad_change_buffer_reg[583]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y103       FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  si_ad_change_buffer_reg[583]/Q
                         net (fo=1, routed)           0.116    -0.371    si_ad_change_buffer_reg_n_0_[583]
    SLICE_X146Y103       FDRE                                         r  mem_dina_reg[583]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.892    -0.401    clk_out1
    SLICE_X146Y103       FDRE                                         r  mem_dina_reg[583]/C
                         clock pessimism             -0.214    -0.615    
                         clock uncertainty            0.173    -0.442    
    SLICE_X146Y103       FDRE (Hold_fdre_C_D)         0.059    -0.383    mem_dina_reg[583]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.371    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[665]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[665]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.680    -0.567    clk_out1
    SLICE_X141Y85        FDRE                                         r  si_ad_change_buffer_reg[665]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y85        FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  si_ad_change_buffer_reg[665]/Q
                         net (fo=1, routed)           0.116    -0.310    si_ad_change_buffer_reg_n_0_[665]
    SLICE_X140Y85        FDRE                                         r  mem_dina_reg[665]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.955    -0.338    clk_out1
    SLICE_X140Y85        FDRE                                         r  mem_dina_reg[665]/C
                         clock pessimism             -0.216    -0.554    
                         clock uncertainty            0.173    -0.381    
    SLICE_X140Y85        FDRE (Hold_fdre_C_D)         0.059    -0.322    mem_dina_reg[665]
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[695]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[695]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.367ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.653    -0.594    clk_out1
    SLICE_X133Y80        FDRE                                         r  si_ad_change_buffer_reg[695]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y80        FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  si_ad_change_buffer_reg[695]/Q
                         net (fo=1, routed)           0.116    -0.337    si_ad_change_buffer_reg_n_0_[695]
    SLICE_X132Y80        FDRE                                         r  mem_dina_reg[695]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.926    -0.367    clk_out1
    SLICE_X132Y80        FDRE                                         r  mem_dina_reg[695]/C
                         clock pessimism             -0.214    -0.581    
                         clock uncertainty            0.173    -0.408    
    SLICE_X132Y80        FDRE (Hold_fdre_C_D)         0.059    -0.349    mem_dina_reg[695]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[552]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[552]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.164ns (62.120%)  route 0.100ns (37.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.402ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.619    -0.629    clk_out1
    SLICE_X146Y107       FDRE                                         r  si_ad_change_buffer_reg[552]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y107       FDRE (Prop_fdre_C_Q)         0.164    -0.465 r  si_ad_change_buffer_reg[552]/Q
                         net (fo=1, routed)           0.100    -0.365    si_ad_change_buffer_reg_n_0_[552]
    SLICE_X144Y107       FDRE                                         r  mem_dina_reg[552]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.891    -0.402    clk_out1
    SLICE_X144Y107       FDRE                                         r  mem_dina_reg[552]/C
                         clock pessimism             -0.211    -0.613    
                         clock uncertainty            0.173    -0.440    
    SLICE_X144Y107       FDRE (Hold_fdre_C_D)         0.059    -0.381    mem_dina_reg[552]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.365    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/n0q_m_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.037%)  route 0.109ns (36.963%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.379ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.643    -0.605    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X161Y133       FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n0q_m_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y133       FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n0q_m_2_reg[1]/Q
                         net (fo=9, routed)           0.109    -0.355    rgb2dvi/U0/DataEncoders[2].DataEncoder/n0q_m_2_reg_n_0_[1]
    SLICE_X160Y133       LUT6 (Prop_lut6_I1_O)        0.045    -0.310 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3[1]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.310    rgb2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_2[1]
    SLICE_X160Y133       FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.914    -0.379    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X160Y133       FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[1]/C
                         clock pessimism             -0.213    -0.592    
                         clock uncertainty            0.173    -0.419    
    SLICE_X160Y133       FDRE (Hold_fdre_C_D)         0.091    -0.328    rgb2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[1]
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.226ns (68.294%)  route 0.105ns (31.706%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.377ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.644    -0.604    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X161Y135       FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y135       FDRE (Prop_fdre_C_Q)         0.128    -0.476 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[0]/Q
                         net (fo=1, routed)           0.105    -0.371    rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg_n_0_[0]
    SLICE_X162Y135       LUT2 (Prop_lut2_I1_O)        0.098    -0.273 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw[0]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.273    rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw[0]_i_1__1_n_0
    SLICE_X162Y135       FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.916    -0.377    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X162Y135       FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
                         clock pessimism             -0.212    -0.589    
                         clock uncertainty            0.173    -0.416    
    SLICE_X162Y135       FDRE (Hold_fdre_C_D)         0.120    -0.296    rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[377]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[377]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.446ns
    Source Clock Delay      (SCD):    -0.670ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.578    -0.670    clk_out1
    SLICE_X100Y116       FDRE                                         r  si_ad_change_buffer_reg[377]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y116       FDRE (Prop_fdre_C_Q)         0.164    -0.506 r  si_ad_change_buffer_reg[377]/Q
                         net (fo=1, routed)           0.116    -0.390    si_ad_change_buffer_reg_n_0_[377]
    SLICE_X101Y116       FDRE                                         r  mem_dina_reg[377]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.847    -0.446    clk_out1
    SLICE_X101Y116       FDRE                                         r  mem_dina_reg[377]/C
                         clock pessimism             -0.211    -0.657    
                         clock uncertainty            0.173    -0.484    
    SLICE_X101Y116       FDRE (Hold_fdre_C_D)         0.070    -0.414    mem_dina_reg[377]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.390    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[572]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[572]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.427ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.595    -0.653    clk_out1
    SLICE_X136Y104       FDRE                                         r  si_ad_change_buffer_reg[572]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y104       FDRE (Prop_fdre_C_Q)         0.164    -0.489 r  si_ad_change_buffer_reg[572]/Q
                         net (fo=1, routed)           0.116    -0.373    si_ad_change_buffer_reg_n_0_[572]
    SLICE_X137Y104       FDRE                                         r  mem_dina_reg[572]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.866    -0.427    clk_out1
    SLICE_X137Y104       FDRE                                         r  mem_dina_reg[572]/C
                         clock pessimism             -0.213    -0.640    
                         clock uncertainty            0.173    -0.467    
    SLICE_X137Y104       FDRE (Hold_fdre_C_D)         0.070    -0.397    mem_dina_reg[572]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.373    
  -------------------------------------------------------------------
                         slack                                  0.024    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  PixelClkIO_1

Setup :            0  Failing Endpoints,  Worst Slack       18.852ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.159ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.852ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.576ns  (logic 0.419ns (9.157%)  route 4.157ns (90.843%))
  Logic Levels:           0  
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.059ns = ( 22.941 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.495ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.831    -2.495    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y142       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y142       FDPE (Prop_fdpe_C_Q)         0.419    -2.076 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           4.157     2.081    rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y133        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.789    22.941    rgb2dvi/U0/DataEncoders[2].DataSerializer/hdmi_tx_p[2]
    OLOGIC_X1Y133        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.515    22.426    
                         clock uncertainty           -0.468    21.957    
    OLOGIC_X1Y133        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.933    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         20.933    
                         arrival time                          -2.081    
  -------------------------------------------------------------------
                         slack                                 18.852    

Slack (MET) :             18.901ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.527ns  (logic 0.419ns (9.256%)  route 4.108ns (90.744%))
  Logic Levels:           0  
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.059ns = ( 22.941 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.495ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.831    -2.495    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y142       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y142       FDPE (Prop_fdpe_C_Q)         0.419    -2.076 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           4.108     2.032    rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.789    22.941    rgb2dvi/U0/DataEncoders[2].DataSerializer/hdmi_tx_p[2]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    22.426    
                         clock uncertainty           -0.468    21.957    
    OLOGIC_X1Y134        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.933    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         20.933    
                         arrival time                          -2.032    
  -------------------------------------------------------------------
                         slack                                 18.901    

Slack (MET) :             19.003ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.425ns  (logic 0.419ns (9.468%)  route 4.006ns (90.532%))
  Logic Levels:           0  
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.059ns = ( 22.941 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.495ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.831    -2.495    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y142       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y142       FDPE (Prop_fdpe_C_Q)         0.419    -2.076 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           4.006     1.931    rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.789    22.941    rgb2dvi/U0/DataEncoders[1].DataSerializer/hdmi_tx_p[1]
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.515    22.426    
                         clock uncertainty           -0.468    21.957    
    OLOGIC_X1Y135        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.933    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         20.933    
                         arrival time                          -1.931    
  -------------------------------------------------------------------
                         slack                                 19.003    

Slack (MET) :             19.052ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.376ns  (logic 0.419ns (9.574%)  route 3.957ns (90.426%))
  Logic Levels:           0  
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.059ns = ( 22.941 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.495ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.831    -2.495    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y142       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y142       FDPE (Prop_fdpe_C_Q)         0.419    -2.076 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.957     1.882    rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.789    22.941    rgb2dvi/U0/DataEncoders[1].DataSerializer/hdmi_tx_p[1]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    22.426    
                         clock uncertainty           -0.468    21.957    
    OLOGIC_X1Y136        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.933    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         20.933    
                         arrival time                          -1.882    
  -------------------------------------------------------------------
                         slack                                 19.052    

Slack (MET) :             19.291ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.144ns  (logic 0.419ns (10.112%)  route 3.725ns (89.888%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.052ns = ( 22.948 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.495ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.831    -2.495    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y142       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y142       FDPE (Prop_fdpe_C_Q)         0.419    -2.076 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.725     1.649    rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y148        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.796    22.948    rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y148        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    22.433    
                         clock uncertainty           -0.468    21.964    
    OLOGIC_X1Y148        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.940    rgb2dvi/U0/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         20.940    
                         arrival time                          -1.649    
  -------------------------------------------------------------------
                         slack                                 19.291    

Slack (MET) :             19.430ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.005ns  (logic 0.419ns (10.462%)  route 3.586ns (89.538%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.052ns = ( 22.948 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.495ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.831    -2.495    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y142       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y142       FDPE (Prop_fdpe_C_Q)         0.419    -2.076 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.586     1.510    rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y147        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.796    22.948    rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y147        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.515    22.433    
                         clock uncertainty           -0.468    21.964    
    OLOGIC_X1Y147        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.940    rgb2dvi/U0/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         20.940    
                         arrival time                          -1.510    
  -------------------------------------------------------------------
                         slack                                 19.430    

Slack (MET) :             19.494ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.937ns  (logic 0.419ns (10.643%)  route 3.518ns (89.357%))
  Logic Levels:           0  
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.056ns = ( 22.944 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.495ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.831    -2.495    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y142       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y142       FDPE (Prop_fdpe_C_Q)         0.419    -2.076 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.518     1.442    rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y139        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.792    22.944    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y139        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.515    22.429    
                         clock uncertainty           -0.468    21.960    
    OLOGIC_X1Y139        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.936    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         20.936    
                         arrival time                          -1.442    
  -------------------------------------------------------------------
                         slack                                 19.494    

Slack (MET) :             19.791ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.640ns  (logic 0.419ns (11.511%)  route 3.221ns (88.489%))
  Logic Levels:           0  
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.056ns = ( 22.944 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.495ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.831    -2.495    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y142       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y142       FDPE (Prop_fdpe_C_Q)         0.419    -2.076 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.221     1.145    rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.792    22.944    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    22.429    
                         clock uncertainty           -0.468    21.960    
    OLOGIC_X1Y140        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.936    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         20.936    
                         arrival time                          -1.145    
  -------------------------------------------------------------------
                         slack                                 19.791    

Slack (MET) :             21.030ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.800ns  (logic 0.456ns (16.283%)  route 2.344ns (83.717%))
  Logic Levels:           0  
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.056ns = ( 22.944 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.495ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.831    -2.495    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X163Y141       FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y141       FDSE (Prop_fdse_C_Q)         0.456    -2.039 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=1, routed)           2.344     0.306    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[2]
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.792    22.944    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    22.429    
                         clock uncertainty           -0.468    21.960    
    OLOGIC_X1Y140        OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                     -0.625    21.335    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         21.335    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                 21.030    

Slack (MET) :             21.107ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.726ns  (logic 0.456ns (16.729%)  route 2.270ns (83.271%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.059ns = ( 22.941 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.501ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.825    -2.501    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X163Y134       FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y134       FDRE (Prop_fdre_C_Q)         0.456    -2.045 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           2.270     0.225    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[1]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.789    22.941    rgb2dvi/U0/DataEncoders[2].DataSerializer/hdmi_tx_p[2]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    22.426    
                         clock uncertainty           -0.468    21.957    
    OLOGIC_X1Y134        OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625    21.332    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         21.332    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                 21.107    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.942ns  (logic 0.164ns (17.405%)  route 0.778ns (82.595%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.647    -0.601    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X162Y142       FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y142       FDSE (Prop_fdse_C_Q)         0.164    -0.437 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           0.778     0.341    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[4]
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.317    -0.350    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045    -0.305    
                         clock uncertainty            0.468     0.164    
    OLOGIC_X1Y140        OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                      0.019     0.183    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.183    
                         arrival time                           0.341    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.947ns  (logic 0.141ns (14.886%)  route 0.806ns (85.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.644    -0.604    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X160Y135       FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y135       FDSE (Prop_fdse_C_Q)         0.141    -0.463 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=1, routed)           0.806     0.343    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[6]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.352    rgb2dvi/U0/DataEncoders[1].DataSerializer/hdmi_tx_p[1]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045    -0.307    
                         clock uncertainty            0.468     0.162    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                      0.019     0.181    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.181    
                         arrival time                           0.343    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.897ns  (logic 0.148ns (16.497%)  route 0.749ns (83.503%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.645    -0.603    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X162Y137       FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y137       FDRE (Prop_fdre_C_Q)         0.148    -0.455 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/Q
                         net (fo=1, routed)           0.749     0.294    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[3]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.352    rgb2dvi/U0/DataEncoders[1].DataSerializer/hdmi_tx_p[1]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045    -0.307    
                         clock uncertainty            0.468     0.162    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                     -0.035     0.127    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.127    
                         arrival time                           0.294    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.952ns  (logic 0.164ns (17.223%)  route 0.788ns (82.777%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.647    -0.601    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X162Y142       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y142       FDRE (Prop_fdre_C_Q)         0.164    -0.437 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           0.788     0.351    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[0]
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.317    -0.350    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045    -0.305    
                         clock uncertainty            0.468     0.164    
    OLOGIC_X1Y140        OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     0.183    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.183    
                         arrival time                           0.351    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.141ns (14.622%)  route 0.823ns (85.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.647    -0.601    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X163Y141       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y141       FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           0.823     0.363    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[1]
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.317    -0.350    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045    -0.305    
                         clock uncertainty            0.468     0.164    
    OLOGIC_X1Y140        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     0.183    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.183    
                         arrival time                           0.363    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.914ns  (logic 0.128ns (14.001%)  route 0.786ns (85.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.647    -0.601    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X163Y141       FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y141       FDSE (Prop_fdse_C_Q)         0.128    -0.473 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           0.786     0.313    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[9]
    OLOGIC_X1Y139        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.317    -0.350    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y139        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.045    -0.305    
                         clock uncertainty            0.468     0.164    
    OLOGIC_X1Y139        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                     -0.034     0.130    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -0.130    
                         arrival time                           0.313    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.969ns  (logic 0.164ns (16.933%)  route 0.805ns (83.067%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.644    -0.604    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X162Y135       FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y135       FDSE (Prop_fdse_C_Q)         0.164    -0.440 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           0.805     0.365    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[9]
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.352    rgb2dvi/U0/DataEncoders[1].DataSerializer/hdmi_tx_p[1]
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.045    -0.307    
                         clock uncertainty            0.468     0.162    
    OLOGIC_X1Y135        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     0.181    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -0.181    
                         arrival time                           0.365    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.975ns  (logic 0.164ns (16.814%)  route 0.811ns (83.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.647    -0.601    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X162Y141       FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y141       FDSE (Prop_fdse_C_Q)         0.164    -0.437 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=1, routed)           0.811     0.375    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[6]
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.317    -0.350    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045    -0.305    
                         clock uncertainty            0.468     0.164    
    OLOGIC_X1Y140        OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                      0.019     0.183    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.183    
                         arrival time                           0.375    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.982ns  (logic 0.164ns (16.698%)  route 0.818ns (83.302%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.644    -0.604    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X162Y135       FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y135       FDRE (Prop_fdre_C_Q)         0.164    -0.440 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           0.818     0.378    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[0]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.352    rgb2dvi/U0/DataEncoders[2].DataSerializer/hdmi_tx_p[2]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045    -0.307    
                         clock uncertainty            0.468     0.162    
    OLOGIC_X1Y134        OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     0.181    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.181    
                         arrival time                           0.378    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.989ns  (logic 0.141ns (14.255%)  route 0.848ns (85.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.647    -0.601    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X163Y141       FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y141       FDSE (Prop_fdse_C_Q)         0.141    -0.460 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           0.848     0.388    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[8]
    OLOGIC_X1Y139        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.317    -0.350    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y139        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.045    -0.305    
                         clock uncertainty            0.468     0.164    
    OLOGIC_X1Y139        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     0.183    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -0.183    
                         arrival time                           0.388    
  -------------------------------------------------------------------
                         slack                                  0.206    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  PixelClkIO_1

Setup :            0  Failing Endpoints,  Worst Slack       18.853ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.159ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.853ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.576ns  (logic 0.419ns (9.157%)  route 4.157ns (90.843%))
  Logic Levels:           0  
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.059ns = ( 22.941 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.495ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.831    -2.495    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y142       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y142       FDPE (Prop_fdpe_C_Q)         0.419    -2.076 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           4.157     2.081    rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y133        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.789    22.941    rgb2dvi/U0/DataEncoders[2].DataSerializer/hdmi_tx_p[2]
    OLOGIC_X1Y133        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.515    22.426    
                         clock uncertainty           -0.468    21.958    
    OLOGIC_X1Y133        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.934    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         20.934    
                         arrival time                          -2.081    
  -------------------------------------------------------------------
                         slack                                 18.853    

Slack (MET) :             18.902ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.527ns  (logic 0.419ns (9.256%)  route 4.108ns (90.744%))
  Logic Levels:           0  
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.059ns = ( 22.941 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.495ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.831    -2.495    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y142       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y142       FDPE (Prop_fdpe_C_Q)         0.419    -2.076 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           4.108     2.032    rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.789    22.941    rgb2dvi/U0/DataEncoders[2].DataSerializer/hdmi_tx_p[2]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    22.426    
                         clock uncertainty           -0.468    21.958    
    OLOGIC_X1Y134        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.934    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         20.934    
                         arrival time                          -2.032    
  -------------------------------------------------------------------
                         slack                                 18.902    

Slack (MET) :             19.003ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.425ns  (logic 0.419ns (9.468%)  route 4.006ns (90.532%))
  Logic Levels:           0  
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.059ns = ( 22.941 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.495ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.831    -2.495    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y142       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y142       FDPE (Prop_fdpe_C_Q)         0.419    -2.076 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           4.006     1.931    rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.789    22.941    rgb2dvi/U0/DataEncoders[1].DataSerializer/hdmi_tx_p[1]
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.515    22.426    
                         clock uncertainty           -0.468    21.958    
    OLOGIC_X1Y135        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.934    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         20.934    
                         arrival time                          -1.931    
  -------------------------------------------------------------------
                         slack                                 19.003    

Slack (MET) :             19.052ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.376ns  (logic 0.419ns (9.574%)  route 3.957ns (90.426%))
  Logic Levels:           0  
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.059ns = ( 22.941 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.495ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.831    -2.495    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y142       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y142       FDPE (Prop_fdpe_C_Q)         0.419    -2.076 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.957     1.882    rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.789    22.941    rgb2dvi/U0/DataEncoders[1].DataSerializer/hdmi_tx_p[1]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    22.426    
                         clock uncertainty           -0.468    21.958    
    OLOGIC_X1Y136        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.934    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         20.934    
                         arrival time                          -1.882    
  -------------------------------------------------------------------
                         slack                                 19.052    

Slack (MET) :             19.292ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.144ns  (logic 0.419ns (10.112%)  route 3.725ns (89.888%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.052ns = ( 22.948 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.495ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.831    -2.495    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y142       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y142       FDPE (Prop_fdpe_C_Q)         0.419    -2.076 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.725     1.649    rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y148        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.796    22.948    rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y148        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    22.433    
                         clock uncertainty           -0.468    21.965    
    OLOGIC_X1Y148        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.941    rgb2dvi/U0/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         20.941    
                         arrival time                          -1.649    
  -------------------------------------------------------------------
                         slack                                 19.292    

Slack (MET) :             19.430ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.005ns  (logic 0.419ns (10.462%)  route 3.586ns (89.538%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.052ns = ( 22.948 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.495ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.831    -2.495    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y142       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y142       FDPE (Prop_fdpe_C_Q)         0.419    -2.076 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.586     1.510    rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y147        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.796    22.948    rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y147        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.515    22.433    
                         clock uncertainty           -0.468    21.965    
    OLOGIC_X1Y147        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.941    rgb2dvi/U0/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         20.941    
                         arrival time                          -1.510    
  -------------------------------------------------------------------
                         slack                                 19.430    

Slack (MET) :             19.495ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.937ns  (logic 0.419ns (10.643%)  route 3.518ns (89.357%))
  Logic Levels:           0  
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.056ns = ( 22.944 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.495ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.831    -2.495    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y142       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y142       FDPE (Prop_fdpe_C_Q)         0.419    -2.076 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.518     1.442    rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y139        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.792    22.944    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y139        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.515    22.429    
                         clock uncertainty           -0.468    21.961    
    OLOGIC_X1Y139        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.937    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         20.937    
                         arrival time                          -1.442    
  -------------------------------------------------------------------
                         slack                                 19.495    

Slack (MET) :             19.792ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.640ns  (logic 0.419ns (11.511%)  route 3.221ns (88.489%))
  Logic Levels:           0  
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.056ns = ( 22.944 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.495ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.831    -2.495    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y142       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y142       FDPE (Prop_fdpe_C_Q)         0.419    -2.076 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.221     1.145    rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.792    22.944    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    22.429    
                         clock uncertainty           -0.468    21.961    
    OLOGIC_X1Y140        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.937    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         20.937    
                         arrival time                          -1.145    
  -------------------------------------------------------------------
                         slack                                 19.792    

Slack (MET) :             21.030ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.800ns  (logic 0.456ns (16.283%)  route 2.344ns (83.717%))
  Logic Levels:           0  
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.056ns = ( 22.944 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.495ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.831    -2.495    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X163Y141       FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y141       FDSE (Prop_fdse_C_Q)         0.456    -2.039 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=1, routed)           2.344     0.306    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[2]
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.792    22.944    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    22.429    
                         clock uncertainty           -0.468    21.961    
    OLOGIC_X1Y140        OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                     -0.625    21.336    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         21.336    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                 21.030    

Slack (MET) :             21.108ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.726ns  (logic 0.456ns (16.729%)  route 2.270ns (83.271%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.059ns = ( 22.941 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.501ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.825    -2.501    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X163Y134       FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y134       FDRE (Prop_fdre_C_Q)         0.456    -2.045 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           2.270     0.225    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[1]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.789    22.941    rgb2dvi/U0/DataEncoders[2].DataSerializer/hdmi_tx_p[2]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    22.426    
                         clock uncertainty           -0.468    21.958    
    OLOGIC_X1Y134        OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625    21.333    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         21.333    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                 21.108    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.942ns  (logic 0.164ns (17.405%)  route 0.778ns (82.595%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.647    -0.601    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X162Y142       FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y142       FDSE (Prop_fdse_C_Q)         0.164    -0.437 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           0.778     0.341    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[4]
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.317    -0.350    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045    -0.305    
                         clock uncertainty            0.468     0.163    
    OLOGIC_X1Y140        OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                      0.019     0.182    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.182    
                         arrival time                           0.341    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.947ns  (logic 0.141ns (14.886%)  route 0.806ns (85.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.644    -0.604    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X160Y135       FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y135       FDSE (Prop_fdse_C_Q)         0.141    -0.463 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=1, routed)           0.806     0.343    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[6]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.352    rgb2dvi/U0/DataEncoders[1].DataSerializer/hdmi_tx_p[1]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045    -0.307    
                         clock uncertainty            0.468     0.161    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                      0.019     0.180    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.180    
                         arrival time                           0.343    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.897ns  (logic 0.148ns (16.497%)  route 0.749ns (83.503%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.645    -0.603    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X162Y137       FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y137       FDRE (Prop_fdre_C_Q)         0.148    -0.455 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/Q
                         net (fo=1, routed)           0.749     0.294    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[3]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.352    rgb2dvi/U0/DataEncoders[1].DataSerializer/hdmi_tx_p[1]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045    -0.307    
                         clock uncertainty            0.468     0.161    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                     -0.035     0.126    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.126    
                         arrival time                           0.294    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.952ns  (logic 0.164ns (17.223%)  route 0.788ns (82.777%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.647    -0.601    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X162Y142       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y142       FDRE (Prop_fdre_C_Q)         0.164    -0.437 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           0.788     0.351    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[0]
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.317    -0.350    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045    -0.305    
                         clock uncertainty            0.468     0.163    
    OLOGIC_X1Y140        OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     0.182    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.182    
                         arrival time                           0.351    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.141ns (14.622%)  route 0.823ns (85.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.647    -0.601    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X163Y141       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y141       FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           0.823     0.363    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[1]
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.317    -0.350    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045    -0.305    
                         clock uncertainty            0.468     0.163    
    OLOGIC_X1Y140        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     0.182    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.182    
                         arrival time                           0.363    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.914ns  (logic 0.128ns (14.001%)  route 0.786ns (85.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.647    -0.601    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X163Y141       FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y141       FDSE (Prop_fdse_C_Q)         0.128    -0.473 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           0.786     0.313    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[9]
    OLOGIC_X1Y139        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.317    -0.350    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y139        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.045    -0.305    
                         clock uncertainty            0.468     0.163    
    OLOGIC_X1Y139        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                     -0.034     0.129    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -0.129    
                         arrival time                           0.313    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.969ns  (logic 0.164ns (16.933%)  route 0.805ns (83.067%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.644    -0.604    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X162Y135       FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y135       FDSE (Prop_fdse_C_Q)         0.164    -0.440 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           0.805     0.365    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[9]
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.352    rgb2dvi/U0/DataEncoders[1].DataSerializer/hdmi_tx_p[1]
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.045    -0.307    
                         clock uncertainty            0.468     0.161    
    OLOGIC_X1Y135        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     0.180    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -0.180    
                         arrival time                           0.365    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.975ns  (logic 0.164ns (16.814%)  route 0.811ns (83.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.647    -0.601    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X162Y141       FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y141       FDSE (Prop_fdse_C_Q)         0.164    -0.437 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=1, routed)           0.811     0.375    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[6]
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.317    -0.350    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045    -0.305    
                         clock uncertainty            0.468     0.163    
    OLOGIC_X1Y140        OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                      0.019     0.182    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.182    
                         arrival time                           0.375    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.982ns  (logic 0.164ns (16.698%)  route 0.818ns (83.302%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.644    -0.604    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X162Y135       FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y135       FDRE (Prop_fdre_C_Q)         0.164    -0.440 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           0.818     0.378    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[0]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.352    rgb2dvi/U0/DataEncoders[2].DataSerializer/hdmi_tx_p[2]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045    -0.307    
                         clock uncertainty            0.468     0.161    
    OLOGIC_X1Y134        OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     0.180    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.180    
                         arrival time                           0.378    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.989ns  (logic 0.141ns (14.255%)  route 0.848ns (85.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.647    -0.601    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X163Y141       FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y141       FDSE (Prop_fdse_C_Q)         0.141    -0.460 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           0.848     0.388    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[8]
    OLOGIC_X1Y139        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.317    -0.350    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y139        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.045    -0.305    
                         clock uncertainty            0.468     0.163    
    OLOGIC_X1Y139        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     0.182    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -0.182    
                         arrival time                           0.388    
  -------------------------------------------------------------------
                         slack                                  0.206    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       23.310ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.431ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.310ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.478ns (49.681%)  route 0.484ns (50.319%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.104ns = ( 22.896 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.503ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.823    -2.503    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y117       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y117       FDPE (Prop_fdpe_C_Q)         0.478    -2.025 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.484    -1.541    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X162Y116       FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.706    22.896    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X162Y116       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism             -0.421    22.474    
                         clock uncertainty           -0.173    22.301    
    SLICE_X162Y116       FDPE (Recov_fdpe_C_PRE)     -0.532    21.769    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                         21.769    
                         arrival time                           1.541    
  -------------------------------------------------------------------
                         slack                                 23.310    

Slack (MET) :             23.310ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.478ns (49.681%)  route 0.484ns (50.319%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.104ns = ( 22.896 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.503ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.823    -2.503    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y117       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y117       FDPE (Prop_fdpe_C_Q)         0.478    -2.025 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.484    -1.541    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X162Y116       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.706    22.896    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X162Y116       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism             -0.421    22.474    
                         clock uncertainty           -0.173    22.301    
    SLICE_X162Y116       FDCE (Recov_fdce_C_CLR)     -0.532    21.769    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                         21.769    
                         arrival time                           1.541    
  -------------------------------------------------------------------
                         slack                                 23.310    

Slack (MET) :             23.310ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.478ns (49.681%)  route 0.484ns (50.319%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.104ns = ( 22.896 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.503ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.823    -2.503    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y117       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y117       FDPE (Prop_fdpe_C_Q)         0.478    -2.025 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.484    -1.541    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X162Y116       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.706    22.896    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X162Y116       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism             -0.421    22.474    
                         clock uncertainty           -0.173    22.301    
    SLICE_X162Y116       FDCE (Recov_fdce_C_CLR)     -0.532    21.769    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.769    
                         arrival time                           1.541    
  -------------------------------------------------------------------
                         slack                                 23.310    

Slack (MET) :             23.352ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.478ns (49.681%)  route 0.484ns (50.319%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.104ns = ( 22.896 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.503ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.823    -2.503    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y117       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y117       FDPE (Prop_fdpe_C_Q)         0.478    -2.025 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.484    -1.541    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X162Y116       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.706    22.896    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X162Y116       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg/C
                         clock pessimism             -0.421    22.474    
                         clock uncertainty           -0.173    22.301    
    SLICE_X162Y116       FDCE (Recov_fdce_C_CLR)     -0.490    21.811    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg
  -------------------------------------------------------------------
                         required time                         21.811    
                         arrival time                           1.541    
  -------------------------------------------------------------------
                         slack                                 23.352    

Slack (MET) :             23.352ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.478ns (49.681%)  route 0.484ns (50.319%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.104ns = ( 22.896 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.503ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.823    -2.503    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y117       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y117       FDPE (Prop_fdpe_C_Q)         0.478    -2.025 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.484    -1.541    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X162Y116       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.706    22.896    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X162Y116       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism             -0.421    22.474    
                         clock uncertainty           -0.173    22.301    
    SLICE_X162Y116       FDCE (Recov_fdce_C_CLR)     -0.490    21.811    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                         21.811    
                         arrival time                           1.541    
  -------------------------------------------------------------------
                         slack                                 23.352    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.148ns (45.379%)  route 0.178ns (54.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.379ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.642    -0.606    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y117       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y117       FDPE (Prop_fdpe_C_Q)         0.148    -0.458 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.178    -0.280    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X162Y116       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.914    -0.379    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X162Y116       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg/C
                         clock pessimism             -0.212    -0.591    
    SLICE_X162Y116       FDCE (Remov_fdce_C_CLR)     -0.120    -0.711    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg
  -------------------------------------------------------------------
                         required time                          0.711    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.148ns (45.379%)  route 0.178ns (54.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.379ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.642    -0.606    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y117       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y117       FDPE (Prop_fdpe_C_Q)         0.148    -0.458 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.178    -0.280    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X162Y116       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.914    -0.379    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X162Y116       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism             -0.212    -0.591    
    SLICE_X162Y116       FDCE (Remov_fdce_C_CLR)     -0.120    -0.711    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.711    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.148ns (45.379%)  route 0.178ns (54.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.379ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.642    -0.606    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y117       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y117       FDPE (Prop_fdpe_C_Q)         0.148    -0.458 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.178    -0.280    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X162Y116       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.914    -0.379    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X162Y116       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism             -0.212    -0.591    
    SLICE_X162Y116       FDCE (Remov_fdce_C_CLR)     -0.120    -0.711    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.711    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.148ns (45.379%)  route 0.178ns (54.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.379ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.642    -0.606    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y117       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y117       FDPE (Prop_fdpe_C_Q)         0.148    -0.458 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.178    -0.280    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X162Y116       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.914    -0.379    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X162Y116       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism             -0.212    -0.591    
    SLICE_X162Y116       FDCE (Remov_fdce_C_CLR)     -0.120    -0.711    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.711    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.435ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.148ns (45.379%)  route 0.178ns (54.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.379ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.642    -0.606    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y117       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y117       FDPE (Prop_fdpe_C_Q)         0.148    -0.458 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.178    -0.280    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X162Y116       FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.914    -0.379    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X162Y116       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism             -0.212    -0.591    
    SLICE_X162Y116       FDPE (Remov_fdpe_C_PRE)     -0.124    -0.715    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.715    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.435    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       23.310ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.258ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.310ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.478ns (49.681%)  route 0.484ns (50.319%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.104ns = ( 22.896 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.503ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.823    -2.503    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y117       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y117       FDPE (Prop_fdpe_C_Q)         0.478    -2.025 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.484    -1.541    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X162Y116       FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.706    22.896    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X162Y116       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism             -0.421    22.474    
                         clock uncertainty           -0.173    22.301    
    SLICE_X162Y116       FDPE (Recov_fdpe_C_PRE)     -0.532    21.769    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                         21.769    
                         arrival time                           1.541    
  -------------------------------------------------------------------
                         slack                                 23.310    

Slack (MET) :             23.310ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.478ns (49.681%)  route 0.484ns (50.319%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.104ns = ( 22.896 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.503ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.823    -2.503    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y117       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y117       FDPE (Prop_fdpe_C_Q)         0.478    -2.025 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.484    -1.541    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X162Y116       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.706    22.896    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X162Y116       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism             -0.421    22.474    
                         clock uncertainty           -0.173    22.301    
    SLICE_X162Y116       FDCE (Recov_fdce_C_CLR)     -0.532    21.769    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                         21.769    
                         arrival time                           1.541    
  -------------------------------------------------------------------
                         slack                                 23.310    

Slack (MET) :             23.310ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.478ns (49.681%)  route 0.484ns (50.319%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.104ns = ( 22.896 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.503ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.823    -2.503    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y117       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y117       FDPE (Prop_fdpe_C_Q)         0.478    -2.025 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.484    -1.541    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X162Y116       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.706    22.896    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X162Y116       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism             -0.421    22.474    
                         clock uncertainty           -0.173    22.301    
    SLICE_X162Y116       FDCE (Recov_fdce_C_CLR)     -0.532    21.769    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.769    
                         arrival time                           1.541    
  -------------------------------------------------------------------
                         slack                                 23.310    

Slack (MET) :             23.352ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.478ns (49.681%)  route 0.484ns (50.319%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.104ns = ( 22.896 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.503ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.823    -2.503    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y117       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y117       FDPE (Prop_fdpe_C_Q)         0.478    -2.025 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.484    -1.541    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X162Y116       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.706    22.896    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X162Y116       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg/C
                         clock pessimism             -0.421    22.474    
                         clock uncertainty           -0.173    22.301    
    SLICE_X162Y116       FDCE (Recov_fdce_C_CLR)     -0.490    21.811    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg
  -------------------------------------------------------------------
                         required time                         21.811    
                         arrival time                           1.541    
  -------------------------------------------------------------------
                         slack                                 23.352    

Slack (MET) :             23.352ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.478ns (49.681%)  route 0.484ns (50.319%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.104ns = ( 22.896 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.503ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.823    -2.503    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y117       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y117       FDPE (Prop_fdpe_C_Q)         0.478    -2.025 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.484    -1.541    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X162Y116       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.706    22.896    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X162Y116       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism             -0.421    22.474    
                         clock uncertainty           -0.173    22.301    
    SLICE_X162Y116       FDCE (Recov_fdce_C_CLR)     -0.490    21.811    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                         21.811    
                         arrival time                           1.541    
  -------------------------------------------------------------------
                         slack                                 23.352    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.148ns (45.379%)  route 0.178ns (54.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.379ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.642    -0.606    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y117       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y117       FDPE (Prop_fdpe_C_Q)         0.148    -0.458 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.178    -0.280    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X162Y116       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.914    -0.379    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X162Y116       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg/C
                         clock pessimism             -0.212    -0.591    
                         clock uncertainty            0.173    -0.418    
    SLICE_X162Y116       FDCE (Remov_fdce_C_CLR)     -0.120    -0.538    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg
  -------------------------------------------------------------------
                         required time                          0.538    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.148ns (45.379%)  route 0.178ns (54.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.379ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.642    -0.606    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y117       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y117       FDPE (Prop_fdpe_C_Q)         0.148    -0.458 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.178    -0.280    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X162Y116       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.914    -0.379    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X162Y116       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism             -0.212    -0.591    
                         clock uncertainty            0.173    -0.418    
    SLICE_X162Y116       FDCE (Remov_fdce_C_CLR)     -0.120    -0.538    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.538    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.148ns (45.379%)  route 0.178ns (54.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.379ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.642    -0.606    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y117       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y117       FDPE (Prop_fdpe_C_Q)         0.148    -0.458 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.178    -0.280    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X162Y116       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.914    -0.379    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X162Y116       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism             -0.212    -0.591    
                         clock uncertainty            0.173    -0.418    
    SLICE_X162Y116       FDCE (Remov_fdce_C_CLR)     -0.120    -0.538    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.538    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.148ns (45.379%)  route 0.178ns (54.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.379ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.642    -0.606    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y117       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y117       FDPE (Prop_fdpe_C_Q)         0.148    -0.458 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.178    -0.280    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X162Y116       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.914    -0.379    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X162Y116       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism             -0.212    -0.591    
                         clock uncertainty            0.173    -0.418    
    SLICE_X162Y116       FDCE (Remov_fdce_C_CLR)     -0.120    -0.538    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.538    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.148ns (45.379%)  route 0.178ns (54.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.379ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.642    -0.606    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y117       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y117       FDPE (Prop_fdpe_C_Q)         0.148    -0.458 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.178    -0.280    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X162Y116       FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.914    -0.379    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X162Y116       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism             -0.212    -0.591    
                         clock uncertainty            0.173    -0.418    
    SLICE_X162Y116       FDPE (Remov_fdpe_C_PRE)     -0.124    -0.542    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.542    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.262    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       23.310ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.258ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.310ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.478ns (49.681%)  route 0.484ns (50.319%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.104ns = ( 22.896 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.503ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.823    -2.503    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y117       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y117       FDPE (Prop_fdpe_C_Q)         0.478    -2.025 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.484    -1.541    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X162Y116       FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.706    22.896    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X162Y116       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism             -0.421    22.474    
                         clock uncertainty           -0.173    22.301    
    SLICE_X162Y116       FDPE (Recov_fdpe_C_PRE)     -0.532    21.769    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                         21.769    
                         arrival time                           1.541    
  -------------------------------------------------------------------
                         slack                                 23.310    

Slack (MET) :             23.310ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.478ns (49.681%)  route 0.484ns (50.319%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.104ns = ( 22.896 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.503ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.823    -2.503    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y117       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y117       FDPE (Prop_fdpe_C_Q)         0.478    -2.025 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.484    -1.541    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X162Y116       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.706    22.896    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X162Y116       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism             -0.421    22.474    
                         clock uncertainty           -0.173    22.301    
    SLICE_X162Y116       FDCE (Recov_fdce_C_CLR)     -0.532    21.769    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                         21.769    
                         arrival time                           1.541    
  -------------------------------------------------------------------
                         slack                                 23.310    

Slack (MET) :             23.310ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.478ns (49.681%)  route 0.484ns (50.319%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.104ns = ( 22.896 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.503ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.823    -2.503    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y117       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y117       FDPE (Prop_fdpe_C_Q)         0.478    -2.025 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.484    -1.541    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X162Y116       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.706    22.896    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X162Y116       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism             -0.421    22.474    
                         clock uncertainty           -0.173    22.301    
    SLICE_X162Y116       FDCE (Recov_fdce_C_CLR)     -0.532    21.769    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.769    
                         arrival time                           1.541    
  -------------------------------------------------------------------
                         slack                                 23.310    

Slack (MET) :             23.352ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.478ns (49.681%)  route 0.484ns (50.319%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.104ns = ( 22.896 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.503ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.823    -2.503    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y117       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y117       FDPE (Prop_fdpe_C_Q)         0.478    -2.025 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.484    -1.541    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X162Y116       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.706    22.896    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X162Y116       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg/C
                         clock pessimism             -0.421    22.474    
                         clock uncertainty           -0.173    22.301    
    SLICE_X162Y116       FDCE (Recov_fdce_C_CLR)     -0.490    21.811    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg
  -------------------------------------------------------------------
                         required time                         21.811    
                         arrival time                           1.541    
  -------------------------------------------------------------------
                         slack                                 23.352    

Slack (MET) :             23.352ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.478ns (49.681%)  route 0.484ns (50.319%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.104ns = ( 22.896 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.503ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.823    -2.503    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y117       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y117       FDPE (Prop_fdpe_C_Q)         0.478    -2.025 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.484    -1.541    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X162Y116       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.706    22.896    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X162Y116       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism             -0.421    22.474    
                         clock uncertainty           -0.173    22.301    
    SLICE_X162Y116       FDCE (Recov_fdce_C_CLR)     -0.490    21.811    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                         21.811    
                         arrival time                           1.541    
  -------------------------------------------------------------------
                         slack                                 23.352    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.148ns (45.379%)  route 0.178ns (54.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.379ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.642    -0.606    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y117       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y117       FDPE (Prop_fdpe_C_Q)         0.148    -0.458 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.178    -0.280    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X162Y116       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.914    -0.379    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X162Y116       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg/C
                         clock pessimism             -0.212    -0.591    
                         clock uncertainty            0.173    -0.418    
    SLICE_X162Y116       FDCE (Remov_fdce_C_CLR)     -0.120    -0.538    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg
  -------------------------------------------------------------------
                         required time                          0.538    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.148ns (45.379%)  route 0.178ns (54.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.379ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.642    -0.606    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y117       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y117       FDPE (Prop_fdpe_C_Q)         0.148    -0.458 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.178    -0.280    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X162Y116       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.914    -0.379    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X162Y116       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism             -0.212    -0.591    
                         clock uncertainty            0.173    -0.418    
    SLICE_X162Y116       FDCE (Remov_fdce_C_CLR)     -0.120    -0.538    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.538    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.148ns (45.379%)  route 0.178ns (54.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.379ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.642    -0.606    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y117       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y117       FDPE (Prop_fdpe_C_Q)         0.148    -0.458 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.178    -0.280    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X162Y116       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.914    -0.379    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X162Y116       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism             -0.212    -0.591    
                         clock uncertainty            0.173    -0.418    
    SLICE_X162Y116       FDCE (Remov_fdce_C_CLR)     -0.120    -0.538    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.538    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.148ns (45.379%)  route 0.178ns (54.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.379ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.642    -0.606    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y117       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y117       FDPE (Prop_fdpe_C_Q)         0.148    -0.458 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.178    -0.280    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X162Y116       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.914    -0.379    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X162Y116       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism             -0.212    -0.591    
                         clock uncertainty            0.173    -0.418    
    SLICE_X162Y116       FDCE (Remov_fdce_C_CLR)     -0.120    -0.538    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.538    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.148ns (45.379%)  route 0.178ns (54.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.379ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.642    -0.606    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y117       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y117       FDPE (Prop_fdpe_C_Q)         0.148    -0.458 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.178    -0.280    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X162Y116       FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.914    -0.379    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X162Y116       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism             -0.212    -0.591    
                         clock uncertainty            0.173    -0.418    
    SLICE_X162Y116       FDPE (Remov_fdpe_C_PRE)     -0.124    -0.542    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.542    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.262    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       23.316ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.431ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.316ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.478ns (49.681%)  route 0.484ns (50.319%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.104ns = ( 22.896 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.503ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.823    -2.503    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y117       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y117       FDPE (Prop_fdpe_C_Q)         0.478    -2.025 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.484    -1.541    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X162Y116       FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.706    22.896    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X162Y116       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism             -0.421    22.474    
                         clock uncertainty           -0.167    22.307    
    SLICE_X162Y116       FDPE (Recov_fdpe_C_PRE)     -0.532    21.775    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                         21.775    
                         arrival time                           1.541    
  -------------------------------------------------------------------
                         slack                                 23.316    

Slack (MET) :             23.316ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.478ns (49.681%)  route 0.484ns (50.319%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.104ns = ( 22.896 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.503ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.823    -2.503    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y117       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y117       FDPE (Prop_fdpe_C_Q)         0.478    -2.025 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.484    -1.541    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X162Y116       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.706    22.896    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X162Y116       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism             -0.421    22.474    
                         clock uncertainty           -0.167    22.307    
    SLICE_X162Y116       FDCE (Recov_fdce_C_CLR)     -0.532    21.775    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                         21.775    
                         arrival time                           1.541    
  -------------------------------------------------------------------
                         slack                                 23.316    

Slack (MET) :             23.316ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.478ns (49.681%)  route 0.484ns (50.319%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.104ns = ( 22.896 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.503ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.823    -2.503    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y117       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y117       FDPE (Prop_fdpe_C_Q)         0.478    -2.025 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.484    -1.541    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X162Y116       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.706    22.896    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X162Y116       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism             -0.421    22.474    
                         clock uncertainty           -0.167    22.307    
    SLICE_X162Y116       FDCE (Recov_fdce_C_CLR)     -0.532    21.775    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.775    
                         arrival time                           1.541    
  -------------------------------------------------------------------
                         slack                                 23.316    

Slack (MET) :             23.358ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.478ns (49.681%)  route 0.484ns (50.319%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.104ns = ( 22.896 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.503ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.823    -2.503    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y117       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y117       FDPE (Prop_fdpe_C_Q)         0.478    -2.025 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.484    -1.541    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X162Y116       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.706    22.896    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X162Y116       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg/C
                         clock pessimism             -0.421    22.474    
                         clock uncertainty           -0.167    22.307    
    SLICE_X162Y116       FDCE (Recov_fdce_C_CLR)     -0.490    21.817    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg
  -------------------------------------------------------------------
                         required time                         21.817    
                         arrival time                           1.541    
  -------------------------------------------------------------------
                         slack                                 23.358    

Slack (MET) :             23.358ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.478ns (49.681%)  route 0.484ns (50.319%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.104ns = ( 22.896 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.503ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.823    -2.503    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y117       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y117       FDPE (Prop_fdpe_C_Q)         0.478    -2.025 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.484    -1.541    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X162Y116       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        1.706    22.896    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X162Y116       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism             -0.421    22.474    
                         clock uncertainty           -0.167    22.307    
    SLICE_X162Y116       FDCE (Recov_fdce_C_CLR)     -0.490    21.817    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                         21.817    
                         arrival time                           1.541    
  -------------------------------------------------------------------
                         slack                                 23.358    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.148ns (45.379%)  route 0.178ns (54.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.379ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.642    -0.606    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y117       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y117       FDPE (Prop_fdpe_C_Q)         0.148    -0.458 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.178    -0.280    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X162Y116       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.914    -0.379    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X162Y116       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg/C
                         clock pessimism             -0.212    -0.591    
    SLICE_X162Y116       FDCE (Remov_fdce_C_CLR)     -0.120    -0.711    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg
  -------------------------------------------------------------------
                         required time                          0.711    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.148ns (45.379%)  route 0.178ns (54.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.379ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.642    -0.606    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y117       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y117       FDPE (Prop_fdpe_C_Q)         0.148    -0.458 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.178    -0.280    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X162Y116       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.914    -0.379    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X162Y116       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism             -0.212    -0.591    
    SLICE_X162Y116       FDCE (Remov_fdce_C_CLR)     -0.120    -0.711    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.711    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.148ns (45.379%)  route 0.178ns (54.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.379ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.642    -0.606    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y117       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y117       FDPE (Prop_fdpe_C_Q)         0.148    -0.458 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.178    -0.280    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X162Y116       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.914    -0.379    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X162Y116       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism             -0.212    -0.591    
    SLICE_X162Y116       FDCE (Remov_fdce_C_CLR)     -0.120    -0.711    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.711    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.148ns (45.379%)  route 0.178ns (54.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.379ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.642    -0.606    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y117       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y117       FDPE (Prop_fdpe_C_Q)         0.148    -0.458 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.178    -0.280    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X162Y116       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.914    -0.379    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X162Y116       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism             -0.212    -0.591    
    SLICE_X162Y116       FDCE (Remov_fdce_C_CLR)     -0.120    -0.711    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.711    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.435ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.148ns (45.379%)  route 0.178ns (54.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.379ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.642    -0.606    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y117       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y117       FDPE (Prop_fdpe_C_Q)         0.148    -0.458 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.178    -0.280    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X162Y116       FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3229, routed)        0.914    -0.379    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X162Y116       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism             -0.212    -0.591    
    SLICE_X162Y116       FDPE (Remov_fdpe_C_PRE)     -0.124    -0.715    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.715    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.435    





