$date
	Sun Mar  9 16:46:15 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_pulse_generator $end
$var wire 32 ! out [31:0] $end
$var reg 1 " clk $end
$var reg 32 # in [31:0] $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 32 $ in [31:0] $end
$var reg 32 % out [31:0] $end
$var reg 32 & prev_in [31:0] $end
$var integer 32 ' i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx '
bx &
bx %
b0 $
b0 #
0"
bx !
$end
#5
b0 &
b0 !
b0 %
b100000 '
1"
#10
0"
#15
b100000 '
1"
#16
b10001 #
b10001 $
#20
0"
#25
b10001 &
b10001 !
b10001 %
b100000 '
1"
#30
0"
#35
b0 !
b0 %
b100000 '
1"
#40
0"
#45
b100000 '
1"
#50
0"
#55
b100000 '
1"
#60
0"
#65
b100000 '
1"
#70
0"
#75
b100000 '
1"
#80
0"
#85
b100000 '
1"
#90
0"
#95
b100000 '
1"
#100
0"
#105
b100000 '
1"
#110
0"
#115
b100000 '
1"
#116
b10000 #
b10000 $
#120
0"
#125
b10000 &
b100000 '
1"
#126
b10001 #
b10001 $
#130
0"
#135
b10001 &
b1 !
b1 %
b100000 '
1"
#140
0"
#145
b0 !
b0 %
b100000 '
1"
#150
0"
#155
b100000 '
1"
#160
0"
#165
b100000 '
1"
#170
0"
#175
b100000 '
1"
#180
0"
#185
b100000 '
1"
#190
0"
#195
b100000 '
1"
