--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -filter
/home/ise/Sources/amstrad-cpc/v4/iseconfig/filter.filter -intstyle ise -v 3 -s
2 -n 3 -fastpaths -xml tld_cpc.twx tld_cpc.ncd -o tld_cpc.twr tld_cpc.pcf -ucf
pines_zxuno_v4.ucf

Design file:              tld_cpc.ncd
Physical constraint file: tld_cpc.pcf
Device,package,speed:     xc6slx16,ftg256,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
83 logic loops found and disabled.

  ----------------------------------------------------------------------
 ! Warning: The following connections close logic loops, and some paths !
 !          through these connections may not be analyzed. To better    !
 !          understand the logic associated with these loops, run a     !
 !          Analyze Against User-Defined End-Point Analysis inside      !
 !          Timing Analyzer (timingan) with the listed signal as a      !
 !          source NET (*signal_name). The Timing Report will display   !
 !          all the paths associated with this signal and the logic     !
 !          loop will be reported.                                      !
 !                                                                      !
 ! Signal                            Driver            Load             !
 ! --------------------------------  ----------------  ---------------- !
 ! la_maquina/cpu/cpu_goran/db2<4>   SLICE_X15Y3.B     SLICE_X15Y3.A5   !
 ! la_maquina/cpu/cpu_goran/db2<5>   SLICE_X19Y3.B     SLICE_X19Y3.D2   !
 ! maquina/cpu/cpu_goran/alu_sf_out  SLICE_X21Y2.A     SLICE_X21Y2.B6   !
 ! uina/cpu/cpu_goran/alu_shift_db0  SLICE_X18Y3.C     SLICE_X18Y3.B6   !
 ! la_maquina/cpu/cpu_goran/db2<1>   SLICE_X19Y6.D     SLICE_X18Y3.A6   !
 ! la_maquina/cpu/cpu_goran/db2<3>   SLICE_X21Y3.B     SLICE_X20Y3.B5   !
 ! la_maquina/cpu/cpu_goran/db2<2>   SLICE_X20Y3.D     SLICE_X20Y2.D4   !
 ! la_maquina/cpu/cpu_goran/db1<2>   SLICE_X20Y7.A     SLICE_X4Y9.A3    !
 ! pu_goran/reg_file_/gdfx_temp0<2>  SLICE_X4Y10.CMUX  SLICE_X12Y21.B5  !
 ! la_maquina/cpu/cpu_goran/db2<5>   SLICE_X19Y3.B     SLICE_X21Y3.D5   !
 ! la_maquina/cpu/cpu_goran/db2<6>   SLICE_X19Y2.B     SLICE_X19Y2.C4   !
 ! la_maquina/cpu/cpu_goran/db2<2>   SLICE_X20Y3.D     SLICE_X22Y9.A1   !
 ! pu_goran/reg_file_/gdfx_temp1<2>  LICE_X22Y10.CMUX  SLICE_X25Y18.C5  !
 ! la_maquina/cpu/cpu_goran/db0<4>   SLICE_X19Y5.A     SLICE_X15Y3.A6   !
 ! la_maquina/cpu/cpu_goran/db1<4>   SLICE_X15Y3.A     SLICE_X6Y6.A1    !
 ! pu_goran/reg_file_/gdfx_temp0<4>  SLICE_X6Y7.CMUX   SLICE_X15Y19.A1  !
 ! la_maquina/cpu/cpu_goran/db2<4>   SLICE_X15Y3.B     SLICE_X24Y12.A5  !
 ! pu_goran/reg_file_/gdfx_temp1<4>  LICE_X24Y13.CMUX  SLICE_X19Y17.B5  !
 ! la_maquina/cpu/cpu_goran/db2<3>   SLICE_X21Y3.B     SLICE_X24Y9.A4   !
 ! pu_goran/reg_file_/gdfx_temp1<3>  LICE_X24Y10.CMUX  SLICE_X25Y19.B4  !
 ! la_maquina/cpu/cpu_goran/db0<4>   SLICE_X19Y5.A     SLICE_X16Y2.A5   !
 ! la_maquina/cpu/cpu_goran/db0<3>   SLICE_X20Y7.D     SLICE_X20Y7.C6   !
 ! la_maquina/cpu/cpu_goran/db1<3>   SLICE_X20Y7.C     SLICE_X6Y13.A1   !
 ! pu_goran/reg_file_/gdfx_temp0<3>  SLICE_X6Y14.CMUX  SLICE_X13Y17.D3  !
 ! la_maquina/cpu/cpu_goran/db2<3>   SLICE_X21Y3.B     SLICE_X20Y7.C1   !
 ! la_maquina/cpu/cpu_goran/db2<5>   SLICE_X19Y3.B     SLICE_X22Y11.A5  !
 ! pu_goran/reg_file_/gdfx_temp1<5>  LICE_X22Y12.CMUX  SLICE_X23Y18.A3  !
 ! la_maquina/cpu/cpu_goran/db2<4>   SLICE_X15Y3.B     SLICE_X19Y2.C2   !
 ! la_maquina/cpu/cpu_goran/db2<6>   SLICE_X19Y2.B     SLICE_X18Y12.A2  !
 ! pu_goran/reg_file_/gdfx_temp1<6>  LICE_X18Y13.CMUX  SLICE_X23Y18.B3  !
 ! la_maquina/cpu/cpu_goran/db2<5>   SLICE_X19Y3.B     SLICE_X21Y2.C1   !
 ! uina/cpu/cpu_goran/alu_shift_db7  SLICE_X21Y2.B     SLICE_X20Y11.A1  !
 ! pu_goran/reg_file_/gdfx_temp1<7>  LICE_X20Y12.CMUX  SLICE_X21Y19.A1  !
 ! la_maquina/cpu/cpu_goran/db2<6>   SLICE_X19Y2.B     SLICE_X19Y2.A5   !
 ! uina/cpu/cpu_goran/alu_shift_db7  SLICE_X21Y2.B     SLICE_X18Y3.B5   !
 ! uina/cpu/cpu_goran/alu_shift_db0  SLICE_X18Y3.C     SLICE_X26Y6.A1   !
 ! pu_goran/reg_file_/gdfx_temp1<0>  SLICE_X26Y7.CMUX  SLICE_X24Y18.A6  !
 ! la_maquina/cpu/cpu_goran/db0<5>   SLICE_X19Y5.D     SLICE_X17Y2.C1   !
 ! quina/cpu/cpu_goran/alu_shift_in  SLICE_X18Y3.B     SLICE_X18Y3.A5   !
 ! la_maquina/cpu/cpu_goran/db2<1>   SLICE_X19Y6.D     SLICE_X26Y8.A1   !
 ! pu_goran/reg_file_/gdfx_temp1<1>  SLICE_X26Y9.CMUX  SLICE_X24Y18.B4  !
 ! uina/cpu/cpu_goran/alu_shift_db0  SLICE_X18Y3.C     SLICE_X19Y6.B4   !
 ! la_maquina/cpu/cpu_goran/db2<2>   SLICE_X20Y3.D     SLICE_X19Y6.B3   !
 ! la_maquina/cpu/cpu_goran/db2<1>   SLICE_X19Y6.D     SLICE_X19Y6.B2   !
 ! la_maquina/cpu/cpu_goran/db0<4>   SLICE_X19Y5.A     SLICE_X19Y5.B5   !
 ! la_maquina/cpu/cpu_goran/db0<5>   SLICE_X19Y5.D     SLICE_X19Y6.A3   !
 ! la_maquina/cpu/cpu_goran/db2<1>   SLICE_X19Y6.D     SLICE_X13Y6.C3   !
 ! la_maquina/cpu/cpu_goran/db1<1>   SLICE_X19Y6.C     SLICE_X18Y6.C5   !
 ! la_maquina/cpu/cpu_goran/db1<1>   SLICE_X19Y6.C     SLICE_X6Y17.A5   !
 ! pu_goran/reg_file_/gdfx_temp0<1>  SLICE_X6Y18.CMUX  SLICE_X17Y20.C2  !
 ! uina/cpu/cpu_goran/alu_shift_db0  SLICE_X18Y3.C     SLICE_X18Y3.A1   !
 ! la_maquina/cpu/cpu_goran/db1<0>   SLICE_X18Y6.A     SLICE_X4Y13.A2   !
 ! pu_goran/reg_file_/gdfx_temp0<0>  SLICE_X4Y14.CMUX  SLICE_X12Y19.B2  !
 ! la_maquina/cpu/cpu_goran/db1<0>   SLICE_X18Y6.A     SLICE_X18Y6.B6   !
 ! uina/cpu/cpu_goran/alu_shift_db0  SLICE_X18Y3.C     SLICE_X18Y6.A6   !
 ! uina/cpu/cpu_goran/alu_shift_db7  SLICE_X21Y2.B     SLICE_X19Y2.A6   !
 ! la_maquina/cpu/cpu_goran/db0<5>   SLICE_X19Y5.D     SLICE_X21Y2.A4   !
 ! la_maquina/cpu/cpu_goran/db1<7>   SLICE_X21Y6.C     SLICE_X8Y9.A2    !
 ! pu_goran/reg_file_/gdfx_temp0<7>  SLICE_X8Y10.CMUX  SLICE_X15Y21.D3  !
 ! la_maquina/cpu/cpu_goran/db1<7>   SLICE_X21Y6.C     SLICE_X21Y6.D5   !
 ! uina/cpu/cpu_goran/alu_shift_db7  SLICE_X21Y2.B     SLICE_X21Y6.C1   !
 ! la_maquina/cpu/cpu_goran/db2<6>   SLICE_X19Y2.B     SLICE_X21Y2.C3   !
 ! la_maquina/cpu/cpu_goran/db0<5>   SLICE_X19Y5.D     SLICE_X19Y2.D3   !
 ! _goran/alu_/db_high<2>LogicTrst2  SLICE_X16Y2.A     SLICE_X19Y2.D2   !
 ! la_maquina/cpu/cpu_goran/db2<6>   SLICE_X19Y2.B     SLICE_X22Y2.A5   !
 ! la_maquina/cpu/cpu_goran/db1<6>   SLICE_X21Y6.A     SLICE_X21Y6.B6   !
 ! la_maquina/cpu/cpu_goran/db1<6>   SLICE_X21Y6.A     SLICE_X10Y5.A3   !
 ! pu_goran/reg_file_/gdfx_temp0<6>  SLICE_X10Y6.CMUX  SLICE_X14Y21.B6  !
 ! la_maquina/cpu/cpu_goran/db2<5>   SLICE_X19Y3.B     SLICE_X19Y2.C1   !
 ! la_maquina/cpu/cpu_goran/db0<5>   SLICE_X19Y5.D     SLICE_X19Y3.A2   !
 ! la_maquina/cpu/cpu_goran/db1<5>   SLICE_X19Y5.C     SLICE_X19Y3.B2   !
 ! la_maquina/cpu/cpu_goran/db0<5>   SLICE_X19Y5.D     SLICE_X19Y3.D5   !
 ! la_maquina/cpu/cpu_goran/db1<5>   SLICE_X19Y5.C     SLICE_X14Y5.A1   !
 ! pu_goran/reg_file_/gdfx_temp0<5>  SLICE_X14Y6.CMUX  SLICE_X14Y21.A4  !
 ! la_maquina/cpu/cpu_goran/db2<2>   SLICE_X20Y3.D     SLICE_X20Y3.C5   !
 ! la_maquina/cpu/cpu_goran/db2<4>   SLICE_X15Y3.B     SLICE_X20Y3.C4   !
 ! la_maquina/cpu/cpu_goran/db2<3>   SLICE_X21Y3.B     SLICE_X20Y3.C1   !
 ! la_maquina/cpu/cpu_goran/db2<4>   SLICE_X15Y3.B     SLICE_X21Y3.D4   !
 ! la_maquina/cpu/cpu_goran/db1<4>   SLICE_X15Y3.A     SLICE_X15Y3.B5   !
 ! la_maquina/cpu/cpu_goran/db2<2>   SLICE_X20Y3.D     SLICE_X20Y3.B1   !
 ! la_maquina/cpu/cpu_goran/db1<2>   SLICE_X20Y7.A     SLICE_X20Y3.D1   !
 ! la_maquina/cpu/cpu_goran/db1<2>   SLICE_X20Y7.A     SLICE_X20Y7.B4   !
 ! u_goran/reg_file_/gdfx_temp0<2>4  SLICE_X4Y9.COUT   SLICE_X4Y10.CIN  !
  ---------------------------------------------------------------------- 


================================================================================
Timing constraint: NET "ck16" PERIOD = 62.5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1589455 paths analyzed, 8642 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  50.000ns.
--------------------------------------------------------------------------------

Paths for end point MyCtrlModule/zpu/memAWrite_28 (SLICE_X18Y48.C1), 93883 paths
--------------------------------------------------------------------------------
Slack (setup path):     41.966ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MyCtrlModule/myrom/Mram_ram1 (RAM)
  Destination:          MyCtrlModule/zpu/memAWrite_28 (FF)
  Requirement:          62.500ns
  Data Path Delay:      20.317ns (Levels of Logic = 5)
  Clock Path Skew:      -0.066ns (0.505 - 0.571)
  Source Clock:         ck16 rising at 0.000ns
  Destination Clock:    ck16 rising at 62.500ns
  Clock Uncertainty:    0.151ns

  Clock Uncertainty:          0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.292ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: MyCtrlModule/myrom/Mram_ram1 to MyCtrlModule/zpu/memAWrite_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y12.DOB1    Trcko_DOB             2.100   MyCtrlModule/myrom/Mram_ram1
                                                       MyCtrlModule/myrom/Mram_ram1
    DSP48_X0Y8.B1        net (fanout=13)       3.141   MyCtrlModule/zpu_from_rom_memBRead<1>
    DSP48_X0Y8.P41       Tdspdo_B_P            4.384   MyCtrlModule/zpu/Mmult_n0376
                                                       MyCtrlModule/zpu/Mmult_n0376
    DSP48_X0Y9.C24       net (fanout=1)        1.503   MyCtrlModule/zpu/Mmult_n0376_P41_to_zpu/Mmult_n03761
    DSP48_X0Y9.PCOUT0    Tdspdo_C_PCOUT        3.149   MyCtrlModule/zpu/Mmult_n03761
                                                       MyCtrlModule/zpu/Mmult_n03761
    DSP48_X0Y10.PCIN0    net (fanout=1)        0.059   MyCtrlModule/zpu/Mmult_n03761_PCOUT_to_zpu/Mmult_n03762_PCIN_0
    DSP48_X0Y10.P11      Tdspdo_PCIN_P         2.645   MyCtrlModule/zpu/Mmult_n03762
                                                       MyCtrlModule/zpu/Mmult_n03762
    SLICE_X18Y48.A2      net (fanout=1)        2.342   MyCtrlModule/zpu/n0376<28>
    SLICE_X18Y48.A       Tilo                  0.254   MyCtrlModule/zpu/memAWrite<29>
                                                       MyCtrlModule/zpu/Mmux_state[4]_X_377_o_wide_mux_223_OUT1118
    SLICE_X18Y48.C1      net (fanout=1)        0.540   MyCtrlModule/zpu/Mmux_state[4]_X_377_o_wide_mux_223_OUT1117
    SLICE_X18Y48.CLK     Tas                   0.200   MyCtrlModule/zpu/memAWrite<29>
                                                       MyCtrlModule/zpu/Mmux_state[4]_X_377_o_wide_mux_223_OUT1119
                                                       MyCtrlModule/zpu/memAWrite_28
    -------------------------------------------------  ---------------------------
    Total                                     20.317ns (12.732ns logic, 7.585ns route)
                                                       (62.7% logic, 37.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     41.966ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MyCtrlModule/myrom/Mram_ram1 (RAM)
  Destination:          MyCtrlModule/zpu/memAWrite_28 (FF)
  Requirement:          62.500ns
  Data Path Delay:      20.317ns (Levels of Logic = 5)
  Clock Path Skew:      -0.066ns (0.505 - 0.571)
  Source Clock:         ck16 rising at 0.000ns
  Destination Clock:    ck16 rising at 62.500ns
  Clock Uncertainty:    0.151ns

  Clock Uncertainty:          0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.292ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: MyCtrlModule/myrom/Mram_ram1 to MyCtrlModule/zpu/memAWrite_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y12.DOB1    Trcko_DOB             2.100   MyCtrlModule/myrom/Mram_ram1
                                                       MyCtrlModule/myrom/Mram_ram1
    DSP48_X0Y8.B1        net (fanout=13)       3.141   MyCtrlModule/zpu_from_rom_memBRead<1>
    DSP48_X0Y8.P41       Tdspdo_B_P            4.384   MyCtrlModule/zpu/Mmult_n0376
                                                       MyCtrlModule/zpu/Mmult_n0376
    DSP48_X0Y9.C24       net (fanout=1)        1.503   MyCtrlModule/zpu/Mmult_n0376_P41_to_zpu/Mmult_n03761
    DSP48_X0Y9.PCOUT9    Tdspdo_C_PCOUT        3.149   MyCtrlModule/zpu/Mmult_n03761
                                                       MyCtrlModule/zpu/Mmult_n03761
    DSP48_X0Y10.PCIN9    net (fanout=1)        0.059   MyCtrlModule/zpu/Mmult_n03761_PCOUT_to_zpu/Mmult_n03762_PCIN_9
    DSP48_X0Y10.P11      Tdspdo_PCIN_P         2.645   MyCtrlModule/zpu/Mmult_n03762
                                                       MyCtrlModule/zpu/Mmult_n03762
    SLICE_X18Y48.A2      net (fanout=1)        2.342   MyCtrlModule/zpu/n0376<28>
    SLICE_X18Y48.A       Tilo                  0.254   MyCtrlModule/zpu/memAWrite<29>
                                                       MyCtrlModule/zpu/Mmux_state[4]_X_377_o_wide_mux_223_OUT1118
    SLICE_X18Y48.C1      net (fanout=1)        0.540   MyCtrlModule/zpu/Mmux_state[4]_X_377_o_wide_mux_223_OUT1117
    SLICE_X18Y48.CLK     Tas                   0.200   MyCtrlModule/zpu/memAWrite<29>
                                                       MyCtrlModule/zpu/Mmux_state[4]_X_377_o_wide_mux_223_OUT1119
                                                       MyCtrlModule/zpu/memAWrite_28
    -------------------------------------------------  ---------------------------
    Total                                     20.317ns (12.732ns logic, 7.585ns route)
                                                       (62.7% logic, 37.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     41.966ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MyCtrlModule/myrom/Mram_ram1 (RAM)
  Destination:          MyCtrlModule/zpu/memAWrite_28 (FF)
  Requirement:          62.500ns
  Data Path Delay:      20.317ns (Levels of Logic = 5)
  Clock Path Skew:      -0.066ns (0.505 - 0.571)
  Source Clock:         ck16 rising at 0.000ns
  Destination Clock:    ck16 rising at 62.500ns
  Clock Uncertainty:    0.151ns

  Clock Uncertainty:          0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.292ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: MyCtrlModule/myrom/Mram_ram1 to MyCtrlModule/zpu/memAWrite_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y12.DOB1    Trcko_DOB             2.100   MyCtrlModule/myrom/Mram_ram1
                                                       MyCtrlModule/myrom/Mram_ram1
    DSP48_X0Y8.B1        net (fanout=13)       3.141   MyCtrlModule/zpu_from_rom_memBRead<1>
    DSP48_X0Y8.P41       Tdspdo_B_P            4.384   MyCtrlModule/zpu/Mmult_n0376
                                                       MyCtrlModule/zpu/Mmult_n0376
    DSP48_X0Y9.C24       net (fanout=1)        1.503   MyCtrlModule/zpu/Mmult_n0376_P41_to_zpu/Mmult_n03761
    DSP48_X0Y9.PCOUT1    Tdspdo_C_PCOUT        3.149   MyCtrlModule/zpu/Mmult_n03761
                                                       MyCtrlModule/zpu/Mmult_n03761
    DSP48_X0Y10.PCIN1    net (fanout=1)        0.059   MyCtrlModule/zpu/Mmult_n03761_PCOUT_to_zpu/Mmult_n03762_PCIN_1
    DSP48_X0Y10.P11      Tdspdo_PCIN_P         2.645   MyCtrlModule/zpu/Mmult_n03762
                                                       MyCtrlModule/zpu/Mmult_n03762
    SLICE_X18Y48.A2      net (fanout=1)        2.342   MyCtrlModule/zpu/n0376<28>
    SLICE_X18Y48.A       Tilo                  0.254   MyCtrlModule/zpu/memAWrite<29>
                                                       MyCtrlModule/zpu/Mmux_state[4]_X_377_o_wide_mux_223_OUT1118
    SLICE_X18Y48.C1      net (fanout=1)        0.540   MyCtrlModule/zpu/Mmux_state[4]_X_377_o_wide_mux_223_OUT1117
    SLICE_X18Y48.CLK     Tas                   0.200   MyCtrlModule/zpu/memAWrite<29>
                                                       MyCtrlModule/zpu/Mmux_state[4]_X_377_o_wide_mux_223_OUT1119
                                                       MyCtrlModule/zpu/memAWrite_28
    -------------------------------------------------  ---------------------------
    Total                                     20.317ns (12.732ns logic, 7.585ns route)
                                                       (62.7% logic, 37.3% route)

--------------------------------------------------------------------------------

Paths for end point MyCtrlModule/zpu/memAWrite_30 (SLICE_X18Y49.C1), 93895 paths
--------------------------------------------------------------------------------
Slack (setup path):     41.988ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MyCtrlModule/myrom/Mram_ram1 (RAM)
  Destination:          MyCtrlModule/zpu/memAWrite_30 (FF)
  Requirement:          62.500ns
  Data Path Delay:      20.294ns (Levels of Logic = 5)
  Clock Path Skew:      -0.067ns (0.504 - 0.571)
  Source Clock:         ck16 rising at 0.000ns
  Destination Clock:    ck16 rising at 62.500ns
  Clock Uncertainty:    0.151ns

  Clock Uncertainty:          0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.292ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: MyCtrlModule/myrom/Mram_ram1 to MyCtrlModule/zpu/memAWrite_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y12.DOB1    Trcko_DOB             2.100   MyCtrlModule/myrom/Mram_ram1
                                                       MyCtrlModule/myrom/Mram_ram1
    DSP48_X0Y8.B1        net (fanout=13)       3.141   MyCtrlModule/zpu_from_rom_memBRead<1>
    DSP48_X0Y8.P41       Tdspdo_B_P            4.384   MyCtrlModule/zpu/Mmult_n0376
                                                       MyCtrlModule/zpu/Mmult_n0376
    DSP48_X0Y9.C24       net (fanout=1)        1.503   MyCtrlModule/zpu/Mmult_n0376_P41_to_zpu/Mmult_n03761
    DSP48_X0Y9.PCOUT0    Tdspdo_C_PCOUT        3.149   MyCtrlModule/zpu/Mmult_n03761
                                                       MyCtrlModule/zpu/Mmult_n03761
    DSP48_X0Y10.PCIN0    net (fanout=1)        0.059   MyCtrlModule/zpu/Mmult_n03761_PCOUT_to_zpu/Mmult_n03762_PCIN_0
    DSP48_X0Y10.P13      Tdspdo_PCIN_P         2.645   MyCtrlModule/zpu/Mmult_n03762
                                                       MyCtrlModule/zpu/Mmult_n03762
    SLICE_X18Y49.A2      net (fanout=1)        2.319   MyCtrlModule/zpu/n0376<30>
    SLICE_X18Y49.A       Tilo                  0.254   MyCtrlModule/zpu/memAWrite<31>
                                                       MyCtrlModule/zpu/Mmux_state[4]_X_377_o_wide_mux_223_OUT1268
    SLICE_X18Y49.C1      net (fanout=1)        0.540   MyCtrlModule/zpu/Mmux_state[4]_X_377_o_wide_mux_223_OUT1268
    SLICE_X18Y49.CLK     Tas                   0.200   MyCtrlModule/zpu/memAWrite<31>
                                                       MyCtrlModule/zpu/Mmux_state[4]_X_377_o_wide_mux_223_OUT1269
                                                       MyCtrlModule/zpu/memAWrite_30
    -------------------------------------------------  ---------------------------
    Total                                     20.294ns (12.732ns logic, 7.562ns route)
                                                       (62.7% logic, 37.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     41.988ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MyCtrlModule/myrom/Mram_ram1 (RAM)
  Destination:          MyCtrlModule/zpu/memAWrite_30 (FF)
  Requirement:          62.500ns
  Data Path Delay:      20.294ns (Levels of Logic = 5)
  Clock Path Skew:      -0.067ns (0.504 - 0.571)
  Source Clock:         ck16 rising at 0.000ns
  Destination Clock:    ck16 rising at 62.500ns
  Clock Uncertainty:    0.151ns

  Clock Uncertainty:          0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.292ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: MyCtrlModule/myrom/Mram_ram1 to MyCtrlModule/zpu/memAWrite_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y12.DOB1    Trcko_DOB             2.100   MyCtrlModule/myrom/Mram_ram1
                                                       MyCtrlModule/myrom/Mram_ram1
    DSP48_X0Y8.B1        net (fanout=13)       3.141   MyCtrlModule/zpu_from_rom_memBRead<1>
    DSP48_X0Y8.P41       Tdspdo_B_P            4.384   MyCtrlModule/zpu/Mmult_n0376
                                                       MyCtrlModule/zpu/Mmult_n0376
    DSP48_X0Y9.C24       net (fanout=1)        1.503   MyCtrlModule/zpu/Mmult_n0376_P41_to_zpu/Mmult_n03761
    DSP48_X0Y9.PCOUT9    Tdspdo_C_PCOUT        3.149   MyCtrlModule/zpu/Mmult_n03761
                                                       MyCtrlModule/zpu/Mmult_n03761
    DSP48_X0Y10.PCIN9    net (fanout=1)        0.059   MyCtrlModule/zpu/Mmult_n03761_PCOUT_to_zpu/Mmult_n03762_PCIN_9
    DSP48_X0Y10.P13      Tdspdo_PCIN_P         2.645   MyCtrlModule/zpu/Mmult_n03762
                                                       MyCtrlModule/zpu/Mmult_n03762
    SLICE_X18Y49.A2      net (fanout=1)        2.319   MyCtrlModule/zpu/n0376<30>
    SLICE_X18Y49.A       Tilo                  0.254   MyCtrlModule/zpu/memAWrite<31>
                                                       MyCtrlModule/zpu/Mmux_state[4]_X_377_o_wide_mux_223_OUT1268
    SLICE_X18Y49.C1      net (fanout=1)        0.540   MyCtrlModule/zpu/Mmux_state[4]_X_377_o_wide_mux_223_OUT1268
    SLICE_X18Y49.CLK     Tas                   0.200   MyCtrlModule/zpu/memAWrite<31>
                                                       MyCtrlModule/zpu/Mmux_state[4]_X_377_o_wide_mux_223_OUT1269
                                                       MyCtrlModule/zpu/memAWrite_30
    -------------------------------------------------  ---------------------------
    Total                                     20.294ns (12.732ns logic, 7.562ns route)
                                                       (62.7% logic, 37.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     41.988ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MyCtrlModule/myrom/Mram_ram1 (RAM)
  Destination:          MyCtrlModule/zpu/memAWrite_30 (FF)
  Requirement:          62.500ns
  Data Path Delay:      20.294ns (Levels of Logic = 5)
  Clock Path Skew:      -0.067ns (0.504 - 0.571)
  Source Clock:         ck16 rising at 0.000ns
  Destination Clock:    ck16 rising at 62.500ns
  Clock Uncertainty:    0.151ns

  Clock Uncertainty:          0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.292ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: MyCtrlModule/myrom/Mram_ram1 to MyCtrlModule/zpu/memAWrite_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y12.DOB1    Trcko_DOB             2.100   MyCtrlModule/myrom/Mram_ram1
                                                       MyCtrlModule/myrom/Mram_ram1
    DSP48_X0Y8.B1        net (fanout=13)       3.141   MyCtrlModule/zpu_from_rom_memBRead<1>
    DSP48_X0Y8.P41       Tdspdo_B_P            4.384   MyCtrlModule/zpu/Mmult_n0376
                                                       MyCtrlModule/zpu/Mmult_n0376
    DSP48_X0Y9.C24       net (fanout=1)        1.503   MyCtrlModule/zpu/Mmult_n0376_P41_to_zpu/Mmult_n03761
    DSP48_X0Y9.PCOUT1    Tdspdo_C_PCOUT        3.149   MyCtrlModule/zpu/Mmult_n03761
                                                       MyCtrlModule/zpu/Mmult_n03761
    DSP48_X0Y10.PCIN1    net (fanout=1)        0.059   MyCtrlModule/zpu/Mmult_n03761_PCOUT_to_zpu/Mmult_n03762_PCIN_1
    DSP48_X0Y10.P13      Tdspdo_PCIN_P         2.645   MyCtrlModule/zpu/Mmult_n03762
                                                       MyCtrlModule/zpu/Mmult_n03762
    SLICE_X18Y49.A2      net (fanout=1)        2.319   MyCtrlModule/zpu/n0376<30>
    SLICE_X18Y49.A       Tilo                  0.254   MyCtrlModule/zpu/memAWrite<31>
                                                       MyCtrlModule/zpu/Mmux_state[4]_X_377_o_wide_mux_223_OUT1268
    SLICE_X18Y49.C1      net (fanout=1)        0.540   MyCtrlModule/zpu/Mmux_state[4]_X_377_o_wide_mux_223_OUT1268
    SLICE_X18Y49.CLK     Tas                   0.200   MyCtrlModule/zpu/memAWrite<31>
                                                       MyCtrlModule/zpu/Mmux_state[4]_X_377_o_wide_mux_223_OUT1269
                                                       MyCtrlModule/zpu/memAWrite_30
    -------------------------------------------------  ---------------------------
    Total                                     20.294ns (12.732ns logic, 7.562ns route)
                                                       (62.7% logic, 37.3% route)

--------------------------------------------------------------------------------

Paths for end point MyCtrlModule/zpu/memAWrite_31 (SLICE_X18Y49.C3), 93897 paths
--------------------------------------------------------------------------------
Slack (setup path):     42.016ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MyCtrlModule/myrom/Mram_ram1 (RAM)
  Destination:          MyCtrlModule/zpu/memAWrite_31 (FF)
  Requirement:          62.500ns
  Data Path Delay:      20.266ns (Levels of Logic = 5)
  Clock Path Skew:      -0.067ns (0.504 - 0.571)
  Source Clock:         ck16 rising at 0.000ns
  Destination Clock:    ck16 rising at 62.500ns
  Clock Uncertainty:    0.151ns

  Clock Uncertainty:          0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.292ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: MyCtrlModule/myrom/Mram_ram1 to MyCtrlModule/zpu/memAWrite_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y12.DOB1    Trcko_DOB             2.100   MyCtrlModule/myrom/Mram_ram1
                                                       MyCtrlModule/myrom/Mram_ram1
    DSP48_X0Y8.B1        net (fanout=13)       3.141   MyCtrlModule/zpu_from_rom_memBRead<1>
    DSP48_X0Y8.P41       Tdspdo_B_P            4.384   MyCtrlModule/zpu/Mmult_n0376
                                                       MyCtrlModule/zpu/Mmult_n0376
    DSP48_X0Y9.C24       net (fanout=1)        1.503   MyCtrlModule/zpu/Mmult_n0376_P41_to_zpu/Mmult_n03761
    DSP48_X0Y9.PCOUT0    Tdspdo_C_PCOUT        3.149   MyCtrlModule/zpu/Mmult_n03761
                                                       MyCtrlModule/zpu/Mmult_n03761
    DSP48_X0Y10.PCIN0    net (fanout=1)        0.059   MyCtrlModule/zpu/Mmult_n03761_PCOUT_to_zpu/Mmult_n03762_PCIN_0
    DSP48_X0Y10.P14      Tdspdo_PCIN_P         2.645   MyCtrlModule/zpu/Mmult_n03762
                                                       MyCtrlModule/zpu/Mmult_n03762
    SLICE_X18Y53.A6      net (fanout=1)        1.885   MyCtrlModule/zpu/n0376<31>
    SLICE_X18Y53.A       Tilo                  0.254   MyCtrlModule/zpu/Mmux_state[4]_X_377_o_wide_mux_223_OUT13110
                                                       MyCtrlModule/zpu/Mmux_state[4]_X_377_o_wide_mux_223_OUT1318
    SLICE_X18Y49.C3      net (fanout=1)        0.807   MyCtrlModule/zpu/Mmux_state[4]_X_377_o_wide_mux_223_OUT13111
    SLICE_X18Y49.CLK     Tas                   0.339   MyCtrlModule/zpu/memAWrite<31>
                                                       MyCtrlModule/zpu/Mmux_state[4]_X_377_o_wide_mux_223_OUT1319
                                                       MyCtrlModule/zpu/memAWrite_31
    -------------------------------------------------  ---------------------------
    Total                                     20.266ns (12.871ns logic, 7.395ns route)
                                                       (63.5% logic, 36.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     42.016ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MyCtrlModule/myrom/Mram_ram1 (RAM)
  Destination:          MyCtrlModule/zpu/memAWrite_31 (FF)
  Requirement:          62.500ns
  Data Path Delay:      20.266ns (Levels of Logic = 5)
  Clock Path Skew:      -0.067ns (0.504 - 0.571)
  Source Clock:         ck16 rising at 0.000ns
  Destination Clock:    ck16 rising at 62.500ns
  Clock Uncertainty:    0.151ns

  Clock Uncertainty:          0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.292ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: MyCtrlModule/myrom/Mram_ram1 to MyCtrlModule/zpu/memAWrite_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y12.DOB1    Trcko_DOB             2.100   MyCtrlModule/myrom/Mram_ram1
                                                       MyCtrlModule/myrom/Mram_ram1
    DSP48_X0Y8.B1        net (fanout=13)       3.141   MyCtrlModule/zpu_from_rom_memBRead<1>
    DSP48_X0Y8.P41       Tdspdo_B_P            4.384   MyCtrlModule/zpu/Mmult_n0376
                                                       MyCtrlModule/zpu/Mmult_n0376
    DSP48_X0Y9.C24       net (fanout=1)        1.503   MyCtrlModule/zpu/Mmult_n0376_P41_to_zpu/Mmult_n03761
    DSP48_X0Y9.PCOUT9    Tdspdo_C_PCOUT        3.149   MyCtrlModule/zpu/Mmult_n03761
                                                       MyCtrlModule/zpu/Mmult_n03761
    DSP48_X0Y10.PCIN9    net (fanout=1)        0.059   MyCtrlModule/zpu/Mmult_n03761_PCOUT_to_zpu/Mmult_n03762_PCIN_9
    DSP48_X0Y10.P14      Tdspdo_PCIN_P         2.645   MyCtrlModule/zpu/Mmult_n03762
                                                       MyCtrlModule/zpu/Mmult_n03762
    SLICE_X18Y53.A6      net (fanout=1)        1.885   MyCtrlModule/zpu/n0376<31>
    SLICE_X18Y53.A       Tilo                  0.254   MyCtrlModule/zpu/Mmux_state[4]_X_377_o_wide_mux_223_OUT13110
                                                       MyCtrlModule/zpu/Mmux_state[4]_X_377_o_wide_mux_223_OUT1318
    SLICE_X18Y49.C3      net (fanout=1)        0.807   MyCtrlModule/zpu/Mmux_state[4]_X_377_o_wide_mux_223_OUT13111
    SLICE_X18Y49.CLK     Tas                   0.339   MyCtrlModule/zpu/memAWrite<31>
                                                       MyCtrlModule/zpu/Mmux_state[4]_X_377_o_wide_mux_223_OUT1319
                                                       MyCtrlModule/zpu/memAWrite_31
    -------------------------------------------------  ---------------------------
    Total                                     20.266ns (12.871ns logic, 7.395ns route)
                                                       (63.5% logic, 36.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     42.016ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MyCtrlModule/myrom/Mram_ram1 (RAM)
  Destination:          MyCtrlModule/zpu/memAWrite_31 (FF)
  Requirement:          62.500ns
  Data Path Delay:      20.266ns (Levels of Logic = 5)
  Clock Path Skew:      -0.067ns (0.504 - 0.571)
  Source Clock:         ck16 rising at 0.000ns
  Destination Clock:    ck16 rising at 62.500ns
  Clock Uncertainty:    0.151ns

  Clock Uncertainty:          0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.292ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: MyCtrlModule/myrom/Mram_ram1 to MyCtrlModule/zpu/memAWrite_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y12.DOB1    Trcko_DOB             2.100   MyCtrlModule/myrom/Mram_ram1
                                                       MyCtrlModule/myrom/Mram_ram1
    DSP48_X0Y8.B1        net (fanout=13)       3.141   MyCtrlModule/zpu_from_rom_memBRead<1>
    DSP48_X0Y8.P41       Tdspdo_B_P            4.384   MyCtrlModule/zpu/Mmult_n0376
                                                       MyCtrlModule/zpu/Mmult_n0376
    DSP48_X0Y9.C24       net (fanout=1)        1.503   MyCtrlModule/zpu/Mmult_n0376_P41_to_zpu/Mmult_n03761
    DSP48_X0Y9.PCOUT1    Tdspdo_C_PCOUT        3.149   MyCtrlModule/zpu/Mmult_n03761
                                                       MyCtrlModule/zpu/Mmult_n03761
    DSP48_X0Y10.PCIN1    net (fanout=1)        0.059   MyCtrlModule/zpu/Mmult_n03761_PCOUT_to_zpu/Mmult_n03762_PCIN_1
    DSP48_X0Y10.P14      Tdspdo_PCIN_P         2.645   MyCtrlModule/zpu/Mmult_n03762
                                                       MyCtrlModule/zpu/Mmult_n03762
    SLICE_X18Y53.A6      net (fanout=1)        1.885   MyCtrlModule/zpu/n0376<31>
    SLICE_X18Y53.A       Tilo                  0.254   MyCtrlModule/zpu/Mmux_state[4]_X_377_o_wide_mux_223_OUT13110
                                                       MyCtrlModule/zpu/Mmux_state[4]_X_377_o_wide_mux_223_OUT1318
    SLICE_X18Y49.C3      net (fanout=1)        0.807   MyCtrlModule/zpu/Mmux_state[4]_X_377_o_wide_mux_223_OUT13111
    SLICE_X18Y49.CLK     Tas                   0.339   MyCtrlModule/zpu/memAWrite<31>
                                                       MyCtrlModule/zpu/Mmux_state[4]_X_377_o_wide_mux_223_OUT1319
                                                       MyCtrlModule/zpu/memAWrite_31
    -------------------------------------------------  ---------------------------
    Total                                     20.266ns (12.871ns logic, 7.395ns route)
                                                       (63.5% logic, 36.5% route)

--------------------------------------------------------------------------------

Hold Paths: NET "ck16" PERIOD = 62.5 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point MyCtrlModule/myrom/Mram_ram9 (RAMB16_X1Y18.DIB0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.287ns (requirement - (clock path skew + uncertainty - data path))
  Source:               MyCtrlModule/zpu/memBWrite_16 (FF)
  Destination:          MyCtrlModule/myrom/Mram_ram9 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.296ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.119 - 0.110)
  Source Clock:         ck16 rising at 62.500ns
  Destination Clock:    ck16 rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: MyCtrlModule/zpu/memBWrite_16 to MyCtrlModule/myrom/Mram_ram9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y38.AQ      Tcko                  0.198   MyCtrlModule/zpu/memBWrite<19>
                                                       MyCtrlModule/zpu/memBWrite_16
    RAMB16_X1Y18.DIB0    net (fanout=1)        0.151   MyCtrlModule/zpu/memBWrite<16>
    RAMB16_X1Y18.CLKB    Trckd_DIB   (-Th)     0.053   MyCtrlModule/myrom/Mram_ram9
                                                       MyCtrlModule/myrom/Mram_ram9
    -------------------------------------------------  ---------------------------
    Total                                      0.296ns (0.145ns logic, 0.151ns route)
                                                       (49.0% logic, 51.0% route)

--------------------------------------------------------------------------------

Paths for end point la_maquina/gate_array/Mram_inkr_RAMA (SLICE_X2Y22.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.300ns (requirement - (clock path skew + uncertainty - data path))
  Source:               la_maquina/gate_array/penr_1 (FF)
  Destination:          la_maquina/gate_array/Mram_inkr_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.304ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.033 - 0.029)
  Source Clock:         ck16 rising at 62.500ns
  Destination Clock:    ck16 rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: la_maquina/gate_array/penr_1 to la_maquina/gate_array/Mram_inkr_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y23.BQ       Tcko                  0.234   la_maquina/gate_array/penr<3>
                                                       la_maquina/gate_array/penr_1
    SLICE_X2Y22.D2       net (fanout=1)        0.365   la_maquina/gate_array/penr<1>
    SLICE_X2Y22.CLK      Tah         (-Th)     0.295   la_maquina/gate_array/_n0295<3>
                                                       la_maquina/gate_array/Mram_inkr_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.304ns (-0.061ns logic, 0.365ns route)
                                                       (-20.1% logic, 120.1% route)

--------------------------------------------------------------------------------

Paths for end point la_maquina/gate_array/Mram_inkr_RAMA_D1 (SLICE_X2Y22.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.300ns (requirement - (clock path skew + uncertainty - data path))
  Source:               la_maquina/gate_array/penr_1 (FF)
  Destination:          la_maquina/gate_array/Mram_inkr_RAMA_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.304ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.033 - 0.029)
  Source Clock:         ck16 rising at 62.500ns
  Destination Clock:    ck16 rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: la_maquina/gate_array/penr_1 to la_maquina/gate_array/Mram_inkr_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y23.BQ       Tcko                  0.234   la_maquina/gate_array/penr<3>
                                                       la_maquina/gate_array/penr_1
    SLICE_X2Y22.D2       net (fanout=1)        0.365   la_maquina/gate_array/penr<1>
    SLICE_X2Y22.CLK      Tah         (-Th)     0.295   la_maquina/gate_array/_n0295<3>
                                                       la_maquina/gate_array/Mram_inkr_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.304ns (-0.061ns logic, 0.365ns route)
                                                       (-20.1% logic, 120.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "ck16" PERIOD = 62.5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 12.500ns (period - min period limit)
  Period: 62.500ns
  Min period limit: 50.000ns (20.000MHz) (Tcapper)
  Physical resource: la_maquina/vuelta_bios/hacer_multiboot/ICAP_SPARTAN6_inst/CLK
  Logical resource: la_maquina/vuelta_bios/hacer_multiboot/ICAP_SPARTAN6_inst/CLK
  Location pin: ICAP_X0Y0.CLK
  Clock network: ck16
--------------------------------------------------------------------------------
Slack: 58.930ns (period - min period limit)
  Period: 62.500ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: MyCtrlModule/myrom/Mram_ram1/CLKA
  Logical resource: MyCtrlModule/myrom/Mram_ram1/CLKA
  Location pin: RAMB16_X1Y12.CLKA
  Clock network: ck16
--------------------------------------------------------------------------------
Slack: 58.930ns (period - min period limit)
  Period: 62.500ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: MyCtrlModule/myrom/Mram_ram1/CLKB
  Logical resource: MyCtrlModule/myrom/Mram_ram1/CLKB
  Location pin: RAMB16_X1Y12.CLKB
  Clock network: ck16
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "ck32" PERIOD = 31.25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1172 paths analyzed, 160 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.213ns.
--------------------------------------------------------------------------------

Paths for end point salida_vga/cntvsync_3 (SLICE_X2Y28.D1), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     26.037ns (requirement - (data path - clock path skew + uncertainty))
  Source:               salida_vga/cntvsync_6 (FF)
  Destination:          salida_vga/cntvsync_3 (FF)
  Requirement:          31.250ns
  Data Path Delay:      5.066ns (Levels of Logic = 4)
  Clock Path Skew:      -0.013ns (0.193 - 0.206)
  Source Clock:         ck32 rising at 0.000ns
  Destination Clock:    ck32 rising at 31.250ns
  Clock Uncertainty:    0.134ns

  Clock Uncertainty:          0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.257ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: salida_vga/cntvsync_6 to salida_vga/cntvsync_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y29.CQ       Tcko                  0.525   salida_vga/cntvsync<7>
                                                       salida_vga/cntvsync_6
    SLICE_X2Y30.C1       net (fanout=3)        0.948   salida_vga/cntvsync<6>
    SLICE_X2Y30.C        Tilo                  0.255   N414
                                                       salida_vga/cntvsync[15]_GND_376_o_equal_21_o<15>11
    SLICE_X2Y30.A1       net (fanout=2)        0.573   salida_vga/cntvsync[15]_GND_376_o_equal_21_o<15>1
    SLICE_X2Y30.A        Tilo                  0.254   N414
                                                       salida_vga/cntvsync[15]_GND_376_o_equal_21_o<15>
    SLICE_X2Y27.B1       net (fanout=17)       1.136   salida_vga/cntvsync[15]_GND_376_o_equal_21_o
    SLICE_X2Y27.B        Tilo                  0.254   salida_vga/Mcount_cntvsync_eqn_1
                                                       salida_vga/Mcount_cntvsync_eqn_31
    SLICE_X2Y28.D1       net (fanout=1)        0.782   salida_vga/Mcount_cntvsync_eqn_3
    SLICE_X2Y28.CLK      Tas                   0.339   salida_vga/cntvsync<3>
                                                       salida_vga/cntvsync_3_glue_rst
                                                       salida_vga/cntvsync_3
    -------------------------------------------------  ---------------------------
    Total                                      5.066ns (1.627ns logic, 3.439ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     26.255ns (requirement - (data path - clock path skew + uncertainty))
  Source:               salida_vga/cntvsync_3 (FF)
  Destination:          salida_vga/cntvsync_3 (FF)
  Requirement:          31.250ns
  Data Path Delay:      4.861ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         ck32 rising at 0.000ns
  Destination Clock:    ck32 rising at 31.250ns
  Clock Uncertainty:    0.134ns

  Clock Uncertainty:          0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.257ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: salida_vga/cntvsync_3 to salida_vga/cntvsync_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y28.DQ       Tcko                  0.525   salida_vga/cntvsync<3>
                                                       salida_vga/cntvsync_3
    SLICE_X2Y30.C2       net (fanout=3)        0.743   salida_vga/cntvsync<3>
    SLICE_X2Y30.C        Tilo                  0.255   N414
                                                       salida_vga/cntvsync[15]_GND_376_o_equal_21_o<15>11
    SLICE_X2Y30.A1       net (fanout=2)        0.573   salida_vga/cntvsync[15]_GND_376_o_equal_21_o<15>1
    SLICE_X2Y30.A        Tilo                  0.254   N414
                                                       salida_vga/cntvsync[15]_GND_376_o_equal_21_o<15>
    SLICE_X2Y27.B1       net (fanout=17)       1.136   salida_vga/cntvsync[15]_GND_376_o_equal_21_o
    SLICE_X2Y27.B        Tilo                  0.254   salida_vga/Mcount_cntvsync_eqn_1
                                                       salida_vga/Mcount_cntvsync_eqn_31
    SLICE_X2Y28.D1       net (fanout=1)        0.782   salida_vga/Mcount_cntvsync_eqn_3
    SLICE_X2Y28.CLK      Tas                   0.339   salida_vga/cntvsync<3>
                                                       salida_vga/cntvsync_3_glue_rst
                                                       salida_vga/cntvsync_3
    -------------------------------------------------  ---------------------------
    Total                                      4.861ns (1.627ns logic, 3.234ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     26.309ns (requirement - (data path - clock path skew + uncertainty))
  Source:               salida_vga/cntvsync_12 (FF)
  Destination:          salida_vga/cntvsync_3 (FF)
  Requirement:          31.250ns
  Data Path Delay:      4.792ns (Levels of Logic = 4)
  Clock Path Skew:      -0.015ns (0.193 - 0.208)
  Source Clock:         ck32 rising at 0.000ns
  Destination Clock:    ck32 rising at 31.250ns
  Clock Uncertainty:    0.134ns

  Clock Uncertainty:          0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.257ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: salida_vga/cntvsync_12 to salida_vga/cntvsync_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y31.AQ       Tcko                  0.430   salida_vga/cntvsync<15>
                                                       salida_vga/cntvsync_12
    SLICE_X2Y30.D2       net (fanout=4)        0.985   salida_vga/cntvsync<12>
    SLICE_X2Y30.D        Tilo                  0.254   N414
                                                       salida_vga/cntvsync[15]_GND_376_o_equal_21_o<15>_SW0
    SLICE_X2Y30.A3       net (fanout=1)        0.358   N414
    SLICE_X2Y30.A        Tilo                  0.254   N414
                                                       salida_vga/cntvsync[15]_GND_376_o_equal_21_o<15>
    SLICE_X2Y27.B1       net (fanout=17)       1.136   salida_vga/cntvsync[15]_GND_376_o_equal_21_o
    SLICE_X2Y27.B        Tilo                  0.254   salida_vga/Mcount_cntvsync_eqn_1
                                                       salida_vga/Mcount_cntvsync_eqn_31
    SLICE_X2Y28.D1       net (fanout=1)        0.782   salida_vga/Mcount_cntvsync_eqn_3
    SLICE_X2Y28.CLK      Tas                   0.339   salida_vga/cntvsync<3>
                                                       salida_vga/cntvsync_3_glue_rst
                                                       salida_vga/cntvsync_3
    -------------------------------------------------  ---------------------------
    Total                                      4.792ns (1.531ns logic, 3.261ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------

Paths for end point salida_vga/cntvsync_12 (SLICE_X3Y31.A1), 29 paths
--------------------------------------------------------------------------------
Slack (setup path):     26.111ns (requirement - (data path - clock path skew + uncertainty))
  Source:               salida_vga/cntvsync_0 (FF)
  Destination:          salida_vga/cntvsync_12 (FF)
  Requirement:          31.250ns
  Data Path Delay:      4.998ns (Levels of Logic = 6)
  Clock Path Skew:      -0.007ns (0.197 - 0.204)
  Source Clock:         ck32 rising at 0.000ns
  Destination Clock:    ck32 rising at 31.250ns
  Clock Uncertainty:    0.134ns

  Clock Uncertainty:          0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.257ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: salida_vga/cntvsync_0 to salida_vga/cntvsync_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y28.AQ       Tcko                  0.525   salida_vga/cntvsync<3>
                                                       salida_vga/cntvsync_0
    SLICE_X0Y27.A2       net (fanout=20)       0.778   salida_vga/cntvsync<0>
    SLICE_X0Y27.COUT     Topcya                0.472   salida_vga/Mcount_cntvsync_cy<3>
                                                       salida_vga/Mcount_cntvsync_lut<0>_INV_0
                                                       salida_vga/Mcount_cntvsync_cy<3>
    SLICE_X0Y28.CIN      net (fanout=1)        0.003   salida_vga/Mcount_cntvsync_cy<3>
    SLICE_X0Y28.COUT     Tbyp                  0.091   salida_vga/Mcount_cntvsync_cy<7>
                                                       salida_vga/Mcount_cntvsync_cy<7>
    SLICE_X0Y29.CIN      net (fanout=1)        0.003   salida_vga/Mcount_cntvsync_cy<7>
    SLICE_X0Y29.COUT     Tbyp                  0.091   salida_vga/Mcount_cntvsync_cy<11>
                                                       salida_vga/Mcount_cntvsync_cy<11>
    SLICE_X0Y30.CIN      net (fanout=1)        0.003   salida_vga/Mcount_cntvsync_cy<11>
    SLICE_X0Y30.AMUX     Tcina                 0.210   salida_vga/Result<15>
                                                       salida_vga/Mcount_cntvsync_xor<15>
    SLICE_X5Y30.B3       net (fanout=1)        1.053   salida_vga/Result<12>
    SLICE_X5Y30.B        Tilo                  0.259   salida_vga/Mcount_cntvsync_eqn_12
                                                       salida_vga/Mcount_cntvsync_eqn_121
    SLICE_X3Y31.A1       net (fanout=1)        1.137   salida_vga/Mcount_cntvsync_eqn_12
    SLICE_X3Y31.CLK      Tas                   0.373   salida_vga/cntvsync<15>
                                                       salida_vga/cntvsync_12_glue_rst
                                                       salida_vga/cntvsync_12
    -------------------------------------------------  ---------------------------
    Total                                      4.998ns (2.021ns logic, 2.977ns route)
                                                       (40.4% logic, 59.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     26.117ns (requirement - (data path - clock path skew + uncertainty))
  Source:               salida_vga/cntvsync_3 (FF)
  Destination:          salida_vga/cntvsync_12 (FF)
  Requirement:          31.250ns
  Data Path Delay:      4.992ns (Levels of Logic = 6)
  Clock Path Skew:      -0.007ns (0.197 - 0.204)
  Source Clock:         ck32 rising at 0.000ns
  Destination Clock:    ck32 rising at 31.250ns
  Clock Uncertainty:    0.134ns

  Clock Uncertainty:          0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.257ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: salida_vga/cntvsync_3 to salida_vga/cntvsync_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y28.DQ       Tcko                  0.525   salida_vga/cntvsync<3>
                                                       salida_vga/cntvsync_3
    SLICE_X0Y27.D2       net (fanout=3)        0.954   salida_vga/cntvsync<3>
    SLICE_X0Y27.COUT     Topcyd                0.290   salida_vga/Mcount_cntvsync_cy<3>
                                                       salida_vga/cntvsync<3>_rt
                                                       salida_vga/Mcount_cntvsync_cy<3>
    SLICE_X0Y28.CIN      net (fanout=1)        0.003   salida_vga/Mcount_cntvsync_cy<3>
    SLICE_X0Y28.COUT     Tbyp                  0.091   salida_vga/Mcount_cntvsync_cy<7>
                                                       salida_vga/Mcount_cntvsync_cy<7>
    SLICE_X0Y29.CIN      net (fanout=1)        0.003   salida_vga/Mcount_cntvsync_cy<7>
    SLICE_X0Y29.COUT     Tbyp                  0.091   salida_vga/Mcount_cntvsync_cy<11>
                                                       salida_vga/Mcount_cntvsync_cy<11>
    SLICE_X0Y30.CIN      net (fanout=1)        0.003   salida_vga/Mcount_cntvsync_cy<11>
    SLICE_X0Y30.AMUX     Tcina                 0.210   salida_vga/Result<15>
                                                       salida_vga/Mcount_cntvsync_xor<15>
    SLICE_X5Y30.B3       net (fanout=1)        1.053   salida_vga/Result<12>
    SLICE_X5Y30.B        Tilo                  0.259   salida_vga/Mcount_cntvsync_eqn_12
                                                       salida_vga/Mcount_cntvsync_eqn_121
    SLICE_X3Y31.A1       net (fanout=1)        1.137   salida_vga/Mcount_cntvsync_eqn_12
    SLICE_X3Y31.CLK      Tas                   0.373   salida_vga/cntvsync<15>
                                                       salida_vga/cntvsync_12_glue_rst
                                                       salida_vga/cntvsync_12
    -------------------------------------------------  ---------------------------
    Total                                      4.992ns (1.839ns logic, 3.153ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     26.185ns (requirement - (data path - clock path skew + uncertainty))
  Source:               salida_vga/cntvsync_6 (FF)
  Destination:          salida_vga/cntvsync_12 (FF)
  Requirement:          31.250ns
  Data Path Delay:      4.922ns (Levels of Logic = 4)
  Clock Path Skew:      -0.009ns (0.197 - 0.206)
  Source Clock:         ck32 rising at 0.000ns
  Destination Clock:    ck32 rising at 31.250ns
  Clock Uncertainty:    0.134ns

  Clock Uncertainty:          0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.257ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: salida_vga/cntvsync_6 to salida_vga/cntvsync_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y29.CQ       Tcko                  0.525   salida_vga/cntvsync<7>
                                                       salida_vga/cntvsync_6
    SLICE_X2Y30.C1       net (fanout=3)        0.948   salida_vga/cntvsync<6>
    SLICE_X2Y30.C        Tilo                  0.255   N414
                                                       salida_vga/cntvsync[15]_GND_376_o_equal_21_o<15>11
    SLICE_X2Y30.A1       net (fanout=2)        0.573   salida_vga/cntvsync[15]_GND_376_o_equal_21_o<15>1
    SLICE_X2Y30.A        Tilo                  0.254   N414
                                                       salida_vga/cntvsync[15]_GND_376_o_equal_21_o<15>
    SLICE_X5Y30.B6       net (fanout=17)       0.598   salida_vga/cntvsync[15]_GND_376_o_equal_21_o
    SLICE_X5Y30.B        Tilo                  0.259   salida_vga/Mcount_cntvsync_eqn_12
                                                       salida_vga/Mcount_cntvsync_eqn_121
    SLICE_X3Y31.A1       net (fanout=1)        1.137   salida_vga/Mcount_cntvsync_eqn_12
    SLICE_X3Y31.CLK      Tas                   0.373   salida_vga/cntvsync<15>
                                                       salida_vga/cntvsync_12_glue_rst
                                                       salida_vga/cntvsync_12
    -------------------------------------------------  ---------------------------
    Total                                      4.922ns (1.666ns logic, 3.256ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------

Paths for end point salida_vga/cntvsync_2 (SLICE_X2Y28.C1), 19 paths
--------------------------------------------------------------------------------
Slack (setup path):     26.254ns (requirement - (data path - clock path skew + uncertainty))
  Source:               salida_vga/cntvsync_6 (FF)
  Destination:          salida_vga/cntvsync_2 (FF)
  Requirement:          31.250ns
  Data Path Delay:      4.849ns (Levels of Logic = 4)
  Clock Path Skew:      -0.013ns (0.193 - 0.206)
  Source Clock:         ck32 rising at 0.000ns
  Destination Clock:    ck32 rising at 31.250ns
  Clock Uncertainty:    0.134ns

  Clock Uncertainty:          0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.257ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: salida_vga/cntvsync_6 to salida_vga/cntvsync_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y29.CQ       Tcko                  0.525   salida_vga/cntvsync<7>
                                                       salida_vga/cntvsync_6
    SLICE_X2Y30.C1       net (fanout=3)        0.948   salida_vga/cntvsync<6>
    SLICE_X2Y30.C        Tilo                  0.255   N414
                                                       salida_vga/cntvsync[15]_GND_376_o_equal_21_o<15>11
    SLICE_X2Y30.A1       net (fanout=2)        0.573   salida_vga/cntvsync[15]_GND_376_o_equal_21_o<15>1
    SLICE_X2Y30.A        Tilo                  0.254   N414
                                                       salida_vga/cntvsync[15]_GND_376_o_equal_21_o<15>
    SLICE_X3Y27.B3       net (fanout=17)       0.972   salida_vga/cntvsync[15]_GND_376_o_equal_21_o
    SLICE_X3Y27.B        Tilo                  0.259   MyCtrlModule/myosd/_n0274_inv
                                                       salida_vga/Mcount_cntvsync_eqn_21
    SLICE_X2Y28.C1       net (fanout=1)        0.724   salida_vga/Mcount_cntvsync_eqn_2
    SLICE_X2Y28.CLK      Tas                   0.339   salida_vga/cntvsync<3>
                                                       salida_vga/cntvsync_2_glue_rst
                                                       salida_vga/cntvsync_2
    -------------------------------------------------  ---------------------------
    Total                                      4.849ns (1.632ns logic, 3.217ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     26.472ns (requirement - (data path - clock path skew + uncertainty))
  Source:               salida_vga/cntvsync_3 (FF)
  Destination:          salida_vga/cntvsync_2 (FF)
  Requirement:          31.250ns
  Data Path Delay:      4.644ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         ck32 rising at 0.000ns
  Destination Clock:    ck32 rising at 31.250ns
  Clock Uncertainty:    0.134ns

  Clock Uncertainty:          0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.257ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: salida_vga/cntvsync_3 to salida_vga/cntvsync_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y28.DQ       Tcko                  0.525   salida_vga/cntvsync<3>
                                                       salida_vga/cntvsync_3
    SLICE_X2Y30.C2       net (fanout=3)        0.743   salida_vga/cntvsync<3>
    SLICE_X2Y30.C        Tilo                  0.255   N414
                                                       salida_vga/cntvsync[15]_GND_376_o_equal_21_o<15>11
    SLICE_X2Y30.A1       net (fanout=2)        0.573   salida_vga/cntvsync[15]_GND_376_o_equal_21_o<15>1
    SLICE_X2Y30.A        Tilo                  0.254   N414
                                                       salida_vga/cntvsync[15]_GND_376_o_equal_21_o<15>
    SLICE_X3Y27.B3       net (fanout=17)       0.972   salida_vga/cntvsync[15]_GND_376_o_equal_21_o
    SLICE_X3Y27.B        Tilo                  0.259   MyCtrlModule/myosd/_n0274_inv
                                                       salida_vga/Mcount_cntvsync_eqn_21
    SLICE_X2Y28.C1       net (fanout=1)        0.724   salida_vga/Mcount_cntvsync_eqn_2
    SLICE_X2Y28.CLK      Tas                   0.339   salida_vga/cntvsync<3>
                                                       salida_vga/cntvsync_2_glue_rst
                                                       salida_vga/cntvsync_2
    -------------------------------------------------  ---------------------------
    Total                                      4.644ns (1.632ns logic, 3.012ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     26.526ns (requirement - (data path - clock path skew + uncertainty))
  Source:               salida_vga/cntvsync_12 (FF)
  Destination:          salida_vga/cntvsync_2 (FF)
  Requirement:          31.250ns
  Data Path Delay:      4.575ns (Levels of Logic = 4)
  Clock Path Skew:      -0.015ns (0.193 - 0.208)
  Source Clock:         ck32 rising at 0.000ns
  Destination Clock:    ck32 rising at 31.250ns
  Clock Uncertainty:    0.134ns

  Clock Uncertainty:          0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.257ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: salida_vga/cntvsync_12 to salida_vga/cntvsync_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y31.AQ       Tcko                  0.430   salida_vga/cntvsync<15>
                                                       salida_vga/cntvsync_12
    SLICE_X2Y30.D2       net (fanout=4)        0.985   salida_vga/cntvsync<12>
    SLICE_X2Y30.D        Tilo                  0.254   N414
                                                       salida_vga/cntvsync[15]_GND_376_o_equal_21_o<15>_SW0
    SLICE_X2Y30.A3       net (fanout=1)        0.358   N414
    SLICE_X2Y30.A        Tilo                  0.254   N414
                                                       salida_vga/cntvsync[15]_GND_376_o_equal_21_o<15>
    SLICE_X3Y27.B3       net (fanout=17)       0.972   salida_vga/cntvsync[15]_GND_376_o_equal_21_o
    SLICE_X3Y27.B        Tilo                  0.259   MyCtrlModule/myosd/_n0274_inv
                                                       salida_vga/Mcount_cntvsync_eqn_21
    SLICE_X2Y28.C1       net (fanout=1)        0.724   salida_vga/Mcount_cntvsync_eqn_2
    SLICE_X2Y28.CLK      Tas                   0.339   salida_vga/cntvsync<3>
                                                       salida_vga/cntvsync_2_glue_rst
                                                       salida_vga/cntvsync_2
    -------------------------------------------------  ---------------------------
    Total                                      4.575ns (1.536ns logic, 3.039ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------

Hold Paths: NET "ck32" PERIOD = 31.25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point salida_vga/memscan/Mram_scan (RAMB16_X0Y8.ADDRB13), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.287ns (requirement - (clock path skew + uncertainty - data path))
  Source:               salida_vga/addrvga_10 (FF)
  Destination:          salida_vga/memscan/Mram_scan (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.290ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.122 - 0.119)
  Source Clock:         ck32 rising at 31.250ns
  Destination Clock:    ck32 rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: salida_vga/addrvga_10 to salida_vga/memscan/Mram_scan
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y18.AQ       Tcko                  0.198   salida_vga/addrvga<10>
                                                       salida_vga/addrvga_10
    RAMB16_X0Y8.ADDRB13  net (fanout=2)        0.158   salida_vga/addrvga<10>
    RAMB16_X0Y8.CLKB     Trckc_ADDRB (-Th)     0.066   salida_vga/memscan/Mram_scan
                                                       salida_vga/memscan/Mram_scan
    -------------------------------------------------  ---------------------------
    Total                                      0.290ns (0.132ns logic, 0.158ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------

Paths for end point salida_vga/memscan/Mram_scan (RAMB16_X0Y8.ADDRB12), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.414ns (requirement - (clock path skew + uncertainty - data path))
  Source:               salida_vga/addrvga_9 (FF)
  Destination:          salida_vga/memscan/Mram_scan (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.413ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.122 - 0.123)
  Source Clock:         ck32 rising at 31.250ns
  Destination Clock:    ck32 rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: salida_vga/addrvga_9 to salida_vga/memscan/Mram_scan
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y17.CQ       Tcko                  0.198   salida_vga/addrvga<9>
                                                       salida_vga/addrvga_9
    RAMB16_X0Y8.ADDRB12  net (fanout=9)        0.281   salida_vga/addrvga<9>
    RAMB16_X0Y8.CLKB     Trckc_ADDRB (-Th)     0.066   salida_vga/memscan/Mram_scan
                                                       salida_vga/memscan/Mram_scan
    -------------------------------------------------  ---------------------------
    Total                                      0.413ns (0.132ns logic, 0.281ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------

Paths for end point salida_vga/memscan/Mram_scan (RAMB16_X0Y8.ADDRB6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.422ns (requirement - (clock path skew + uncertainty - data path))
  Source:               salida_vga/addrvga_3 (FF)
  Destination:          salida_vga/memscan/Mram_scan (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.424ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.122 - 0.120)
  Source Clock:         ck32 rising at 31.250ns
  Destination Clock:    ck32 rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: salida_vga/addrvga_3 to salida_vga/memscan/Mram_scan
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y19.BQ       Tcko                  0.200   salida_vga/addrvga<4>
                                                       salida_vga/addrvga_3
    RAMB16_X0Y8.ADDRB6   net (fanout=6)        0.290   salida_vga/addrvga<3>
    RAMB16_X0Y8.CLKB     Trckc_ADDRB (-Th)     0.066   salida_vga/memscan/Mram_scan
                                                       salida_vga/memscan/Mram_scan
    -------------------------------------------------  ---------------------------
    Total                                      0.424ns (0.134ns logic, 0.290ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "ck32" PERIOD = 31.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 27.680ns (period - min period limit)
  Period: 31.250ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: salida_vga/memscan/Mram_scan/CLKA
  Logical resource: salida_vga/memscan/Mram_scan/CLKA
  Location pin: RAMB16_X0Y8.CLKA
  Clock network: ck32
--------------------------------------------------------------------------------
Slack: 27.680ns (period - min period limit)
  Period: 31.250ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: salida_vga/memscan/Mram_scan/CLKB
  Logical resource: salida_vga/memscan/Mram_scan/CLKB
  Location pin: RAMB16_X0Y8.CLKB
  Clock network: ck32
--------------------------------------------------------------------------------
Slack: 30.770ns (period - min period limit)
  Period: 31.250ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: salida_vga/cntvsync<3>/CLK
  Logical resource: salida_vga/cntvsync_0/CK
  Location pin: SLICE_X2Y28.CLK
  Clock network: ck32
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "la_maquina/clk_for_crtc" PERIOD = 1000 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 12268 paths analyzed, 883 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.994ns.
--------------------------------------------------------------------------------

Paths for end point la_maquina/crtc/ma_i_13 (SLICE_X18Y28.CIN), 770 paths
--------------------------------------------------------------------------------
Slack (setup path):     992.006ns (requirement - (data path - clock path skew + uncertainty))
  Source:               la_maquina/crtc/odd_field (FF)
  Destination:          la_maquina/crtc/ma_i_13 (FF)
  Requirement:          1000.000ns
  Data Path Delay:      7.923ns (Levels of Logic = 8)
  Clock Path Skew:      -0.036ns (0.295 - 0.331)
  Source Clock:         la_maquina/clk_for_crtc rising at 0.000ns
  Destination Clock:    la_maquina/clk_for_crtc rising at 1000.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: la_maquina/crtc/odd_field to la_maquina/crtc/ma_i_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y24.AQ      Tcko                  0.430   la_maquina/crtc/odd_field
                                                       la_maquina/crtc/odd_field
    SLICE_X29Y24.A2      net (fanout=12)       1.540   la_maquina/crtc/odd_field
    SLICE_X29Y24.A       Tilo                  0.259   la_maquina/crtc/odd_field
                                                       la_maquina/crtc/Mmux_GND_314_o_GND_314_o_MUX_461_o131
    SLICE_X29Y24.B2      net (fanout=1)        0.922   la_maquina/crtc/Mmux_GND_314_o_GND_314_o_MUX_461_o13
    SLICE_X29Y24.BMUX    Tilo                  0.337   la_maquina/crtc/odd_field
                                                       la_maquina/crtc/Mmux_GND_314_o_GND_314_o_MUX_461_o132
    SLICE_X29Y24.C6      net (fanout=1)        0.142   la_maquina/crtc/GND_314_o_r09_max_scan_line_addr[4]_mux_94_OUT<3>
    SLICE_X29Y24.C       Tilo                  0.259   la_maquina/crtc/odd_field
                                                       la_maquina/crtc/line_counter[4]_GND_314_o_equal_100_o54
    SLICE_X29Y24.D5      net (fanout=21)       0.256   la_maquina/crtc/line_counter[4]_GND_314_o_equal_100_o
    SLICE_X29Y24.D       Tilo                  0.259   la_maquina/crtc/odd_field
                                                       la_maquina/crtc/line_counter[4]_r05_v_total_adj[4]_AND_14529_o
    SLICE_X21Y24.A2      net (fanout=25)       1.454   la_maquina/crtc/line_counter[4]_r05_v_total_adj[4]_AND_14529_o
    SLICE_X21Y24.A       Tilo                  0.259   la_maquina/crtc/ma_row_start<7>
                                                       la_maquina/crtc/mux2211
    SLICE_X18Y26.A2      net (fanout=1)        0.930   la_maquina/crtc/ma_row_start[13]_r12_start_addr_h[5]_mux_110_OUT<4>
    SLICE_X18Y26.COUT    Topcya                0.474   la_maquina/crtc/ma_i<7>
                                                       la_maquina/crtc/Mcount_ma_i_lut<4>
                                                       la_maquina/crtc/Mcount_ma_i_cy<7>
    SLICE_X18Y27.CIN     net (fanout=1)        0.003   la_maquina/crtc/Mcount_ma_i_cy<7>
    SLICE_X18Y27.COUT    Tbyp                  0.093   la_maquina/crtc/ma_i<11>
                                                       la_maquina/crtc/Mcount_ma_i_cy<11>
    SLICE_X18Y28.CIN     net (fanout=1)        0.003   la_maquina/crtc/Mcount_ma_i_cy<11>
    SLICE_X18Y28.CLK     Tcinck                0.303   la_maquina/crtc/ma_i<13>
                                                       la_maquina/crtc/Mcount_ma_i_xor<13>
                                                       la_maquina/crtc/ma_i_13
    -------------------------------------------------  ---------------------------
    Total                                      7.923ns (2.673ns logic, 5.250ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     992.117ns (requirement - (data path - clock path skew + uncertainty))
  Source:               la_maquina/crtc/odd_field (FF)
  Destination:          la_maquina/crtc/ma_i_13 (FF)
  Requirement:          1000.000ns
  Data Path Delay:      7.812ns (Levels of Logic = 8)
  Clock Path Skew:      -0.036ns (0.295 - 0.331)
  Source Clock:         la_maquina/clk_for_crtc rising at 0.000ns
  Destination Clock:    la_maquina/clk_for_crtc rising at 1000.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: la_maquina/crtc/odd_field to la_maquina/crtc/ma_i_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y24.AQ      Tcko                  0.430   la_maquina/crtc/odd_field
                                                       la_maquina/crtc/odd_field
    SLICE_X29Y24.A2      net (fanout=12)       1.540   la_maquina/crtc/odd_field
    SLICE_X29Y24.A       Tilo                  0.259   la_maquina/crtc/odd_field
                                                       la_maquina/crtc/Mmux_GND_314_o_GND_314_o_MUX_461_o131
    SLICE_X29Y24.B2      net (fanout=1)        0.922   la_maquina/crtc/Mmux_GND_314_o_GND_314_o_MUX_461_o13
    SLICE_X29Y24.BMUX    Tilo                  0.337   la_maquina/crtc/odd_field
                                                       la_maquina/crtc/Mmux_GND_314_o_GND_314_o_MUX_461_o132
    SLICE_X29Y24.C6      net (fanout=1)        0.142   la_maquina/crtc/GND_314_o_r09_max_scan_line_addr[4]_mux_94_OUT<3>
    SLICE_X29Y24.C       Tilo                  0.259   la_maquina/crtc/odd_field
                                                       la_maquina/crtc/line_counter[4]_GND_314_o_equal_100_o54
    SLICE_X29Y24.D5      net (fanout=21)       0.256   la_maquina/crtc/line_counter[4]_GND_314_o_equal_100_o
    SLICE_X29Y24.D       Tilo                  0.259   la_maquina/crtc/odd_field
                                                       la_maquina/crtc/line_counter[4]_r05_v_total_adj[4]_AND_14529_o
    SLICE_X21Y24.D1      net (fanout=25)       1.443   la_maquina/crtc/line_counter[4]_r05_v_total_adj[4]_AND_14529_o
    SLICE_X21Y24.D       Tilo                  0.259   la_maquina/crtc/ma_row_start<7>
                                                       la_maquina/crtc/mux2511
    SLICE_X18Y26.D2      net (fanout=1)        0.992   la_maquina/crtc/ma_row_start[13]_r12_start_addr_h[5]_mux_110_OUT<7>
    SLICE_X18Y26.COUT    Topcyd                0.312   la_maquina/crtc/ma_i<7>
                                                       la_maquina/crtc/Mcount_ma_i_lut<7>
                                                       la_maquina/crtc/Mcount_ma_i_cy<7>
    SLICE_X18Y27.CIN     net (fanout=1)        0.003   la_maquina/crtc/Mcount_ma_i_cy<7>
    SLICE_X18Y27.COUT    Tbyp                  0.093   la_maquina/crtc/ma_i<11>
                                                       la_maquina/crtc/Mcount_ma_i_cy<11>
    SLICE_X18Y28.CIN     net (fanout=1)        0.003   la_maquina/crtc/Mcount_ma_i_cy<11>
    SLICE_X18Y28.CLK     Tcinck                0.303   la_maquina/crtc/ma_i<13>
                                                       la_maquina/crtc/Mcount_ma_i_xor<13>
                                                       la_maquina/crtc/ma_i_13
    -------------------------------------------------  ---------------------------
    Total                                      7.812ns (2.511ns logic, 5.301ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     992.205ns (requirement - (data path - clock path skew + uncertainty))
  Source:               la_maquina/crtc/odd_field (FF)
  Destination:          la_maquina/crtc/ma_i_13 (FF)
  Requirement:          1000.000ns
  Data Path Delay:      7.724ns (Levels of Logic = 7)
  Clock Path Skew:      -0.036ns (0.295 - 0.331)
  Source Clock:         la_maquina/clk_for_crtc rising at 0.000ns
  Destination Clock:    la_maquina/clk_for_crtc rising at 1000.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: la_maquina/crtc/odd_field to la_maquina/crtc/ma_i_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y24.AQ      Tcko                  0.430   la_maquina/crtc/odd_field
                                                       la_maquina/crtc/odd_field
    SLICE_X29Y24.A2      net (fanout=12)       1.540   la_maquina/crtc/odd_field
    SLICE_X29Y24.A       Tilo                  0.259   la_maquina/crtc/odd_field
                                                       la_maquina/crtc/Mmux_GND_314_o_GND_314_o_MUX_461_o131
    SLICE_X29Y24.B2      net (fanout=1)        0.922   la_maquina/crtc/Mmux_GND_314_o_GND_314_o_MUX_461_o13
    SLICE_X29Y24.BMUX    Tilo                  0.337   la_maquina/crtc/odd_field
                                                       la_maquina/crtc/Mmux_GND_314_o_GND_314_o_MUX_461_o132
    SLICE_X29Y24.C6      net (fanout=1)        0.142   la_maquina/crtc/GND_314_o_r09_max_scan_line_addr[4]_mux_94_OUT<3>
    SLICE_X29Y24.C       Tilo                  0.259   la_maquina/crtc/odd_field
                                                       la_maquina/crtc/line_counter[4]_GND_314_o_equal_100_o54
    SLICE_X29Y24.D5      net (fanout=21)       0.256   la_maquina/crtc/line_counter[4]_GND_314_o_equal_100_o
    SLICE_X29Y24.D       Tilo                  0.259   la_maquina/crtc/odd_field
                                                       la_maquina/crtc/line_counter[4]_r05_v_total_adj[4]_AND_14529_o
    SLICE_X22Y27.A1      net (fanout=25)       1.507   la_maquina/crtc/line_counter[4]_r05_v_total_adj[4]_AND_14529_o
    SLICE_X22Y27.A       Tilo                  0.254   la_maquina/crtc/ma_row_start<11>
                                                       la_maquina/crtc/mux2611
    SLICE_X18Y27.A2      net (fanout=1)        0.779   la_maquina/crtc/ma_row_start[13]_r12_start_addr_h[5]_mux_110_OUT<8>
    SLICE_X18Y27.COUT    Topcya                0.474   la_maquina/crtc/ma_i<11>
                                                       la_maquina/crtc/Mcount_ma_i_lut<8>
                                                       la_maquina/crtc/Mcount_ma_i_cy<11>
    SLICE_X18Y28.CIN     net (fanout=1)        0.003   la_maquina/crtc/Mcount_ma_i_cy<11>
    SLICE_X18Y28.CLK     Tcinck                0.303   la_maquina/crtc/ma_i<13>
                                                       la_maquina/crtc/Mcount_ma_i_xor<13>
                                                       la_maquina/crtc/ma_i_13
    -------------------------------------------------  ---------------------------
    Total                                      7.724ns (2.575ns logic, 5.149ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------

Paths for end point la_maquina/crtc/ma_i_11 (SLICE_X18Y27.CIN), 488 paths
--------------------------------------------------------------------------------
Slack (setup path):     992.090ns (requirement - (data path - clock path skew + uncertainty))
  Source:               la_maquina/crtc/odd_field (FF)
  Destination:          la_maquina/crtc/ma_i_11 (FF)
  Requirement:          1000.000ns
  Data Path Delay:      7.837ns (Levels of Logic = 7)
  Clock Path Skew:      -0.038ns (0.293 - 0.331)
  Source Clock:         la_maquina/clk_for_crtc rising at 0.000ns
  Destination Clock:    la_maquina/clk_for_crtc rising at 1000.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: la_maquina/crtc/odd_field to la_maquina/crtc/ma_i_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y24.AQ      Tcko                  0.430   la_maquina/crtc/odd_field
                                                       la_maquina/crtc/odd_field
    SLICE_X29Y24.A2      net (fanout=12)       1.540   la_maquina/crtc/odd_field
    SLICE_X29Y24.A       Tilo                  0.259   la_maquina/crtc/odd_field
                                                       la_maquina/crtc/Mmux_GND_314_o_GND_314_o_MUX_461_o131
    SLICE_X29Y24.B2      net (fanout=1)        0.922   la_maquina/crtc/Mmux_GND_314_o_GND_314_o_MUX_461_o13
    SLICE_X29Y24.BMUX    Tilo                  0.337   la_maquina/crtc/odd_field
                                                       la_maquina/crtc/Mmux_GND_314_o_GND_314_o_MUX_461_o132
    SLICE_X29Y24.C6      net (fanout=1)        0.142   la_maquina/crtc/GND_314_o_r09_max_scan_line_addr[4]_mux_94_OUT<3>
    SLICE_X29Y24.C       Tilo                  0.259   la_maquina/crtc/odd_field
                                                       la_maquina/crtc/line_counter[4]_GND_314_o_equal_100_o54
    SLICE_X29Y24.D5      net (fanout=21)       0.256   la_maquina/crtc/line_counter[4]_GND_314_o_equal_100_o
    SLICE_X29Y24.D       Tilo                  0.259   la_maquina/crtc/odd_field
                                                       la_maquina/crtc/line_counter[4]_r05_v_total_adj[4]_AND_14529_o
    SLICE_X21Y24.A2      net (fanout=25)       1.454   la_maquina/crtc/line_counter[4]_r05_v_total_adj[4]_AND_14529_o
    SLICE_X21Y24.A       Tilo                  0.259   la_maquina/crtc/ma_row_start<7>
                                                       la_maquina/crtc/mux2211
    SLICE_X18Y26.A2      net (fanout=1)        0.930   la_maquina/crtc/ma_row_start[13]_r12_start_addr_h[5]_mux_110_OUT<4>
    SLICE_X18Y26.COUT    Topcya                0.474   la_maquina/crtc/ma_i<7>
                                                       la_maquina/crtc/Mcount_ma_i_lut<4>
                                                       la_maquina/crtc/Mcount_ma_i_cy<7>
    SLICE_X18Y27.CIN     net (fanout=1)        0.003   la_maquina/crtc/Mcount_ma_i_cy<7>
    SLICE_X18Y27.CLK     Tcinck                0.313   la_maquina/crtc/ma_i<11>
                                                       la_maquina/crtc/Mcount_ma_i_cy<11>
                                                       la_maquina/crtc/ma_i_11
    -------------------------------------------------  ---------------------------
    Total                                      7.837ns (2.590ns logic, 5.247ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     992.201ns (requirement - (data path - clock path skew + uncertainty))
  Source:               la_maquina/crtc/odd_field (FF)
  Destination:          la_maquina/crtc/ma_i_11 (FF)
  Requirement:          1000.000ns
  Data Path Delay:      7.726ns (Levels of Logic = 7)
  Clock Path Skew:      -0.038ns (0.293 - 0.331)
  Source Clock:         la_maquina/clk_for_crtc rising at 0.000ns
  Destination Clock:    la_maquina/clk_for_crtc rising at 1000.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: la_maquina/crtc/odd_field to la_maquina/crtc/ma_i_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y24.AQ      Tcko                  0.430   la_maquina/crtc/odd_field
                                                       la_maquina/crtc/odd_field
    SLICE_X29Y24.A2      net (fanout=12)       1.540   la_maquina/crtc/odd_field
    SLICE_X29Y24.A       Tilo                  0.259   la_maquina/crtc/odd_field
                                                       la_maquina/crtc/Mmux_GND_314_o_GND_314_o_MUX_461_o131
    SLICE_X29Y24.B2      net (fanout=1)        0.922   la_maquina/crtc/Mmux_GND_314_o_GND_314_o_MUX_461_o13
    SLICE_X29Y24.BMUX    Tilo                  0.337   la_maquina/crtc/odd_field
                                                       la_maquina/crtc/Mmux_GND_314_o_GND_314_o_MUX_461_o132
    SLICE_X29Y24.C6      net (fanout=1)        0.142   la_maquina/crtc/GND_314_o_r09_max_scan_line_addr[4]_mux_94_OUT<3>
    SLICE_X29Y24.C       Tilo                  0.259   la_maquina/crtc/odd_field
                                                       la_maquina/crtc/line_counter[4]_GND_314_o_equal_100_o54
    SLICE_X29Y24.D5      net (fanout=21)       0.256   la_maquina/crtc/line_counter[4]_GND_314_o_equal_100_o
    SLICE_X29Y24.D       Tilo                  0.259   la_maquina/crtc/odd_field
                                                       la_maquina/crtc/line_counter[4]_r05_v_total_adj[4]_AND_14529_o
    SLICE_X21Y24.D1      net (fanout=25)       1.443   la_maquina/crtc/line_counter[4]_r05_v_total_adj[4]_AND_14529_o
    SLICE_X21Y24.D       Tilo                  0.259   la_maquina/crtc/ma_row_start<7>
                                                       la_maquina/crtc/mux2511
    SLICE_X18Y26.D2      net (fanout=1)        0.992   la_maquina/crtc/ma_row_start[13]_r12_start_addr_h[5]_mux_110_OUT<7>
    SLICE_X18Y26.COUT    Topcyd                0.312   la_maquina/crtc/ma_i<7>
                                                       la_maquina/crtc/Mcount_ma_i_lut<7>
                                                       la_maquina/crtc/Mcount_ma_i_cy<7>
    SLICE_X18Y27.CIN     net (fanout=1)        0.003   la_maquina/crtc/Mcount_ma_i_cy<7>
    SLICE_X18Y27.CLK     Tcinck                0.313   la_maquina/crtc/ma_i<11>
                                                       la_maquina/crtc/Mcount_ma_i_cy<11>
                                                       la_maquina/crtc/ma_i_11
    -------------------------------------------------  ---------------------------
    Total                                      7.726ns (2.428ns logic, 5.298ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     992.724ns (requirement - (data path - clock path skew + uncertainty))
  Source:               la_maquina/crtc/odd_field (FF)
  Destination:          la_maquina/crtc/ma_i_11 (FF)
  Requirement:          1000.000ns
  Data Path Delay:      7.203ns (Levels of Logic = 8)
  Clock Path Skew:      -0.038ns (0.293 - 0.331)
  Source Clock:         la_maquina/clk_for_crtc rising at 0.000ns
  Destination Clock:    la_maquina/clk_for_crtc rising at 1000.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: la_maquina/crtc/odd_field to la_maquina/crtc/ma_i_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y24.AQ      Tcko                  0.430   la_maquina/crtc/odd_field
                                                       la_maquina/crtc/odd_field
    SLICE_X29Y24.A2      net (fanout=12)       1.540   la_maquina/crtc/odd_field
    SLICE_X29Y24.A       Tilo                  0.259   la_maquina/crtc/odd_field
                                                       la_maquina/crtc/Mmux_GND_314_o_GND_314_o_MUX_461_o131
    SLICE_X29Y24.B2      net (fanout=1)        0.922   la_maquina/crtc/Mmux_GND_314_o_GND_314_o_MUX_461_o13
    SLICE_X29Y24.BMUX    Tilo                  0.337   la_maquina/crtc/odd_field
                                                       la_maquina/crtc/Mmux_GND_314_o_GND_314_o_MUX_461_o132
    SLICE_X29Y24.C6      net (fanout=1)        0.142   la_maquina/crtc/GND_314_o_r09_max_scan_line_addr[4]_mux_94_OUT<3>
    SLICE_X29Y24.C       Tilo                  0.259   la_maquina/crtc/odd_field
                                                       la_maquina/crtc/line_counter[4]_GND_314_o_equal_100_o54
    SLICE_X29Y24.D5      net (fanout=21)       0.256   la_maquina/crtc/line_counter[4]_GND_314_o_equal_100_o
    SLICE_X29Y24.D       Tilo                  0.259   la_maquina/crtc/odd_field
                                                       la_maquina/crtc/line_counter[4]_r05_v_total_adj[4]_AND_14529_o
    SLICE_X24Y25.C1      net (fanout=25)       0.842   la_maquina/crtc/line_counter[4]_r05_v_total_adj[4]_AND_14529_o
    SLICE_X24Y25.C       Tilo                  0.235   la_maquina/crtc/ma_row_start<3>
                                                       la_maquina/crtc/mux2011
    SLICE_X18Y25.C2      net (fanout=1)        0.982   la_maquina/crtc/ma_row_start[13]_r12_start_addr_h[5]_mux_110_OUT<2>
    SLICE_X18Y25.COUT    Topcyc                0.328   la_maquina/crtc/ma_i<3>
                                                       la_maquina/crtc/Mcount_ma_i_lut<2>
                                                       la_maquina/crtc/Mcount_ma_i_cy<3>
    SLICE_X18Y26.CIN     net (fanout=1)        0.003   la_maquina/crtc/Mcount_ma_i_cy<3>
    SLICE_X18Y26.COUT    Tbyp                  0.093   la_maquina/crtc/ma_i<7>
                                                       la_maquina/crtc/Mcount_ma_i_cy<7>
    SLICE_X18Y27.CIN     net (fanout=1)        0.003   la_maquina/crtc/Mcount_ma_i_cy<7>
    SLICE_X18Y27.CLK     Tcinck                0.313   la_maquina/crtc/ma_i<11>
                                                       la_maquina/crtc/Mcount_ma_i_cy<11>
                                                       la_maquina/crtc/ma_i_11
    -------------------------------------------------  ---------------------------
    Total                                      7.203ns (2.513ns logic, 4.690ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------

Paths for end point la_maquina/crtc/ma_i_12 (SLICE_X18Y28.CIN), 770 paths
--------------------------------------------------------------------------------
Slack (setup path):     992.096ns (requirement - (data path - clock path skew + uncertainty))
  Source:               la_maquina/crtc/odd_field (FF)
  Destination:          la_maquina/crtc/ma_i_12 (FF)
  Requirement:          1000.000ns
  Data Path Delay:      7.833ns (Levels of Logic = 8)
  Clock Path Skew:      -0.036ns (0.295 - 0.331)
  Source Clock:         la_maquina/clk_for_crtc rising at 0.000ns
  Destination Clock:    la_maquina/clk_for_crtc rising at 1000.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: la_maquina/crtc/odd_field to la_maquina/crtc/ma_i_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y24.AQ      Tcko                  0.430   la_maquina/crtc/odd_field
                                                       la_maquina/crtc/odd_field
    SLICE_X29Y24.A2      net (fanout=12)       1.540   la_maquina/crtc/odd_field
    SLICE_X29Y24.A       Tilo                  0.259   la_maquina/crtc/odd_field
                                                       la_maquina/crtc/Mmux_GND_314_o_GND_314_o_MUX_461_o131
    SLICE_X29Y24.B2      net (fanout=1)        0.922   la_maquina/crtc/Mmux_GND_314_o_GND_314_o_MUX_461_o13
    SLICE_X29Y24.BMUX    Tilo                  0.337   la_maquina/crtc/odd_field
                                                       la_maquina/crtc/Mmux_GND_314_o_GND_314_o_MUX_461_o132
    SLICE_X29Y24.C6      net (fanout=1)        0.142   la_maquina/crtc/GND_314_o_r09_max_scan_line_addr[4]_mux_94_OUT<3>
    SLICE_X29Y24.C       Tilo                  0.259   la_maquina/crtc/odd_field
                                                       la_maquina/crtc/line_counter[4]_GND_314_o_equal_100_o54
    SLICE_X29Y24.D5      net (fanout=21)       0.256   la_maquina/crtc/line_counter[4]_GND_314_o_equal_100_o
    SLICE_X29Y24.D       Tilo                  0.259   la_maquina/crtc/odd_field
                                                       la_maquina/crtc/line_counter[4]_r05_v_total_adj[4]_AND_14529_o
    SLICE_X21Y24.A2      net (fanout=25)       1.454   la_maquina/crtc/line_counter[4]_r05_v_total_adj[4]_AND_14529_o
    SLICE_X21Y24.A       Tilo                  0.259   la_maquina/crtc/ma_row_start<7>
                                                       la_maquina/crtc/mux2211
    SLICE_X18Y26.A2      net (fanout=1)        0.930   la_maquina/crtc/ma_row_start[13]_r12_start_addr_h[5]_mux_110_OUT<4>
    SLICE_X18Y26.COUT    Topcya                0.474   la_maquina/crtc/ma_i<7>
                                                       la_maquina/crtc/Mcount_ma_i_lut<4>
                                                       la_maquina/crtc/Mcount_ma_i_cy<7>
    SLICE_X18Y27.CIN     net (fanout=1)        0.003   la_maquina/crtc/Mcount_ma_i_cy<7>
    SLICE_X18Y27.COUT    Tbyp                  0.093   la_maquina/crtc/ma_i<11>
                                                       la_maquina/crtc/Mcount_ma_i_cy<11>
    SLICE_X18Y28.CIN     net (fanout=1)        0.003   la_maquina/crtc/Mcount_ma_i_cy<11>
    SLICE_X18Y28.CLK     Tcinck                0.213   la_maquina/crtc/ma_i<13>
                                                       la_maquina/crtc/Mcount_ma_i_xor<13>
                                                       la_maquina/crtc/ma_i_12
    -------------------------------------------------  ---------------------------
    Total                                      7.833ns (2.583ns logic, 5.250ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     992.207ns (requirement - (data path - clock path skew + uncertainty))
  Source:               la_maquina/crtc/odd_field (FF)
  Destination:          la_maquina/crtc/ma_i_12 (FF)
  Requirement:          1000.000ns
  Data Path Delay:      7.722ns (Levels of Logic = 8)
  Clock Path Skew:      -0.036ns (0.295 - 0.331)
  Source Clock:         la_maquina/clk_for_crtc rising at 0.000ns
  Destination Clock:    la_maquina/clk_for_crtc rising at 1000.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: la_maquina/crtc/odd_field to la_maquina/crtc/ma_i_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y24.AQ      Tcko                  0.430   la_maquina/crtc/odd_field
                                                       la_maquina/crtc/odd_field
    SLICE_X29Y24.A2      net (fanout=12)       1.540   la_maquina/crtc/odd_field
    SLICE_X29Y24.A       Tilo                  0.259   la_maquina/crtc/odd_field
                                                       la_maquina/crtc/Mmux_GND_314_o_GND_314_o_MUX_461_o131
    SLICE_X29Y24.B2      net (fanout=1)        0.922   la_maquina/crtc/Mmux_GND_314_o_GND_314_o_MUX_461_o13
    SLICE_X29Y24.BMUX    Tilo                  0.337   la_maquina/crtc/odd_field
                                                       la_maquina/crtc/Mmux_GND_314_o_GND_314_o_MUX_461_o132
    SLICE_X29Y24.C6      net (fanout=1)        0.142   la_maquina/crtc/GND_314_o_r09_max_scan_line_addr[4]_mux_94_OUT<3>
    SLICE_X29Y24.C       Tilo                  0.259   la_maquina/crtc/odd_field
                                                       la_maquina/crtc/line_counter[4]_GND_314_o_equal_100_o54
    SLICE_X29Y24.D5      net (fanout=21)       0.256   la_maquina/crtc/line_counter[4]_GND_314_o_equal_100_o
    SLICE_X29Y24.D       Tilo                  0.259   la_maquina/crtc/odd_field
                                                       la_maquina/crtc/line_counter[4]_r05_v_total_adj[4]_AND_14529_o
    SLICE_X21Y24.D1      net (fanout=25)       1.443   la_maquina/crtc/line_counter[4]_r05_v_total_adj[4]_AND_14529_o
    SLICE_X21Y24.D       Tilo                  0.259   la_maquina/crtc/ma_row_start<7>
                                                       la_maquina/crtc/mux2511
    SLICE_X18Y26.D2      net (fanout=1)        0.992   la_maquina/crtc/ma_row_start[13]_r12_start_addr_h[5]_mux_110_OUT<7>
    SLICE_X18Y26.COUT    Topcyd                0.312   la_maquina/crtc/ma_i<7>
                                                       la_maquina/crtc/Mcount_ma_i_lut<7>
                                                       la_maquina/crtc/Mcount_ma_i_cy<7>
    SLICE_X18Y27.CIN     net (fanout=1)        0.003   la_maquina/crtc/Mcount_ma_i_cy<7>
    SLICE_X18Y27.COUT    Tbyp                  0.093   la_maquina/crtc/ma_i<11>
                                                       la_maquina/crtc/Mcount_ma_i_cy<11>
    SLICE_X18Y28.CIN     net (fanout=1)        0.003   la_maquina/crtc/Mcount_ma_i_cy<11>
    SLICE_X18Y28.CLK     Tcinck                0.213   la_maquina/crtc/ma_i<13>
                                                       la_maquina/crtc/Mcount_ma_i_xor<13>
                                                       la_maquina/crtc/ma_i_12
    -------------------------------------------------  ---------------------------
    Total                                      7.722ns (2.421ns logic, 5.301ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     992.295ns (requirement - (data path - clock path skew + uncertainty))
  Source:               la_maquina/crtc/odd_field (FF)
  Destination:          la_maquina/crtc/ma_i_12 (FF)
  Requirement:          1000.000ns
  Data Path Delay:      7.634ns (Levels of Logic = 7)
  Clock Path Skew:      -0.036ns (0.295 - 0.331)
  Source Clock:         la_maquina/clk_for_crtc rising at 0.000ns
  Destination Clock:    la_maquina/clk_for_crtc rising at 1000.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: la_maquina/crtc/odd_field to la_maquina/crtc/ma_i_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y24.AQ      Tcko                  0.430   la_maquina/crtc/odd_field
                                                       la_maquina/crtc/odd_field
    SLICE_X29Y24.A2      net (fanout=12)       1.540   la_maquina/crtc/odd_field
    SLICE_X29Y24.A       Tilo                  0.259   la_maquina/crtc/odd_field
                                                       la_maquina/crtc/Mmux_GND_314_o_GND_314_o_MUX_461_o131
    SLICE_X29Y24.B2      net (fanout=1)        0.922   la_maquina/crtc/Mmux_GND_314_o_GND_314_o_MUX_461_o13
    SLICE_X29Y24.BMUX    Tilo                  0.337   la_maquina/crtc/odd_field
                                                       la_maquina/crtc/Mmux_GND_314_o_GND_314_o_MUX_461_o132
    SLICE_X29Y24.C6      net (fanout=1)        0.142   la_maquina/crtc/GND_314_o_r09_max_scan_line_addr[4]_mux_94_OUT<3>
    SLICE_X29Y24.C       Tilo                  0.259   la_maquina/crtc/odd_field
                                                       la_maquina/crtc/line_counter[4]_GND_314_o_equal_100_o54
    SLICE_X29Y24.D5      net (fanout=21)       0.256   la_maquina/crtc/line_counter[4]_GND_314_o_equal_100_o
    SLICE_X29Y24.D       Tilo                  0.259   la_maquina/crtc/odd_field
                                                       la_maquina/crtc/line_counter[4]_r05_v_total_adj[4]_AND_14529_o
    SLICE_X22Y27.A1      net (fanout=25)       1.507   la_maquina/crtc/line_counter[4]_r05_v_total_adj[4]_AND_14529_o
    SLICE_X22Y27.A       Tilo                  0.254   la_maquina/crtc/ma_row_start<11>
                                                       la_maquina/crtc/mux2611
    SLICE_X18Y27.A2      net (fanout=1)        0.779   la_maquina/crtc/ma_row_start[13]_r12_start_addr_h[5]_mux_110_OUT<8>
    SLICE_X18Y27.COUT    Topcya                0.474   la_maquina/crtc/ma_i<11>
                                                       la_maquina/crtc/Mcount_ma_i_lut<8>
                                                       la_maquina/crtc/Mcount_ma_i_cy<11>
    SLICE_X18Y28.CIN     net (fanout=1)        0.003   la_maquina/crtc/Mcount_ma_i_cy<11>
    SLICE_X18Y28.CLK     Tcinck                0.213   la_maquina/crtc/ma_i<13>
                                                       la_maquina/crtc/Mcount_ma_i_xor<13>
                                                       la_maquina/crtc/ma_i_12
    -------------------------------------------------  ---------------------------
    Total                                      7.634ns (2.485ns logic, 5.149ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------

Hold Paths: NET "la_maquina/clk_for_crtc" PERIOD = 1000 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point la_maquina/crtc/ma_row_start_0 (SLICE_X24Y25.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.414ns (requirement - (clock path skew + uncertainty - data path))
  Source:               la_maquina/crtc/ma_row_start_0 (FF)
  Destination:          la_maquina/crtc/ma_row_start_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.414ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         la_maquina/clk_for_crtc rising at 1000.000ns
  Destination Clock:    la_maquina/clk_for_crtc rising at 1000.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: la_maquina/crtc/ma_row_start_0 to la_maquina/crtc/ma_row_start_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y25.AQ      Tcko                  0.200   la_maquina/crtc/ma_row_start<3>
                                                       la_maquina/crtc/ma_row_start_0
    SLICE_X24Y25.A6      net (fanout=3)        0.024   la_maquina/crtc/ma_row_start<0>
    SLICE_X24Y25.CLK     Tah         (-Th)    -0.190   la_maquina/crtc/ma_row_start<3>
                                                       la_maquina/crtc/mux1412
                                                       la_maquina/crtc/ma_row_start_0
    -------------------------------------------------  ---------------------------
    Total                                      0.414ns (0.390ns logic, 0.024ns route)
                                                       (94.2% logic, 5.8% route)

--------------------------------------------------------------------------------

Paths for end point la_maquina/crtc/ma_row_start_3 (SLICE_X24Y25.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.414ns (requirement - (clock path skew + uncertainty - data path))
  Source:               la_maquina/crtc/ma_row_start_3 (FF)
  Destination:          la_maquina/crtc/ma_row_start_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.414ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         la_maquina/clk_for_crtc rising at 1000.000ns
  Destination Clock:    la_maquina/clk_for_crtc rising at 1000.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: la_maquina/crtc/ma_row_start_3 to la_maquina/crtc/ma_row_start_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y25.DQ      Tcko                  0.200   la_maquina/crtc/ma_row_start<3>
                                                       la_maquina/crtc/ma_row_start_3
    SLICE_X24Y25.D6      net (fanout=3)        0.024   la_maquina/crtc/ma_row_start<3>
    SLICE_X24Y25.CLK     Tah         (-Th)    -0.190   la_maquina/crtc/ma_row_start<3>
                                                       la_maquina/crtc/mux2111
                                                       la_maquina/crtc/ma_row_start_3
    -------------------------------------------------  ---------------------------
    Total                                      0.414ns (0.390ns logic, 0.024ns route)
                                                       (94.2% logic, 5.8% route)

--------------------------------------------------------------------------------

Paths for end point la_maquina/sonido_ay_3/cnt_div_2 (SLICE_X32Y50.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.417ns (requirement - (clock path skew + uncertainty - data path))
  Source:               la_maquina/sonido_ay_3/cnt_div_1 (FF)
  Destination:          la_maquina/sonido_ay_3/cnt_div_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.417ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         la_maquina/clk_for_crtc rising at 1000.000ns
  Destination Clock:    la_maquina/clk_for_crtc rising at 1000.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: la_maquina/sonido_ay_3/cnt_div_1 to la_maquina/sonido_ay_3/cnt_div_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y50.BQ      Tcko                  0.200   la_maquina/sonido_ay_3/cnt_div<1>
                                                       la_maquina/sonido_ay_3/cnt_div_1
    SLICE_X32Y50.B5      net (fanout=10)       0.096   la_maquina/sonido_ay_3/cnt_div<1>
    SLICE_X32Y50.CLK     Tah         (-Th)    -0.121   la_maquina/sonido_ay_3/cnt_div<1>
                                                       la_maquina/sonido_ay_3/Mcount_cnt_div21
                                                       la_maquina/sonido_ay_3/cnt_div_2
    -------------------------------------------------  ---------------------------
    Total                                      0.417ns (0.321ns logic, 0.096ns route)
                                                       (77.0% logic, 23.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "la_maquina/clk_for_crtc" PERIOD = 1000 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 999.520ns (period - min period limit)
  Period: 1000.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: la_maquina/sonido_ay_3/tone_gen_cnt_2<3>/CLK
  Logical resource: la_maquina/sonido_ay_3/tone_gen_cnt_2_0/CK
  Location pin: SLICE_X34Y49.CLK
  Clock network: la_maquina/clk_for_crtc
--------------------------------------------------------------------------------
Slack: 999.520ns (period - min period limit)
  Period: 1000.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: la_maquina/sonido_ay_3/tone_gen_cnt_2<3>/CLK
  Logical resource: la_maquina/sonido_ay_3/tone_gen_cnt_2_1/CK
  Location pin: SLICE_X34Y49.CLK
  Clock network: la_maquina/clk_for_crtc
--------------------------------------------------------------------------------
Slack: 999.520ns (period - min period limit)
  Period: 1000.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: la_maquina/sonido_ay_3/tone_gen_cnt_2<3>/CLK
  Logical resource: la_maquina/sonido_ay_3/tone_gen_cnt_2_2/CK
  Location pin: SLICE_X34Y49.CLK
  Clock network: la_maquina/clk_for_crtc
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "la_maquina/clk_cpu" PERIOD = 250 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 170027672 paths analyzed, 1722 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  89.494ns.
--------------------------------------------------------------------------------

Paths for end point la_maquina/cpu/cpu_goran/alu_/op1_high_3 (SLICE_X1Y2.A4), 4983254 paths
--------------------------------------------------------------------------------
Slack (setup path):     80.253ns (requirement - (data path - clock path skew + uncertainty))
  Source:               la_maquina/cpu/cpu_goran/ir_/opcode_6 (FF)
  Destination:          la_maquina/cpu/cpu_goran/alu_/op1_high_3 (FF)
  Requirement:          125.000ns
  Data Path Delay:      44.739ns (Levels of Logic = 46)
  Clock Path Skew:      0.027ns (0.464 - 0.437)
  Source Clock:         la_maquina/clk_cpu rising at 0.000ns
  Destination Clock:    la_maquina/clk_cpu falling at 125.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: la_maquina/cpu/cpu_goran/ir_/opcode_6 to la_maquina/cpu/cpu_goran/alu_/op1_high_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y6.BQ       Tcko                  0.430   la_maquina/cpu/cpu_goran/ir_/opcode<7>
                                                       la_maquina/cpu/cpu_goran/ir_/opcode_6
    SLICE_X16Y11.C1      net (fanout=30)       1.734   la_maquina/cpu/cpu_goran/ir_/opcode<6>
    SLICE_X16Y11.C       Tilo                  0.235   la_maquina/cpu/cpu_goran/decode_state_/DFFE_instED
                                                       la_maquina/cpu/cpu_goran/pla_decode_/pla<40><14>11
    SLICE_X16Y10.A3      net (fanout=24)       0.577   la_maquina/cpu/cpu_goran/pla_decode_/pla<40><14>1
    SLICE_X16Y10.A       Tilo                  0.235   la_maquina/cpu/cpu_goran/execute_/pla[50]_pla[40]_AND_608_o
                                                       la_maquina/cpu/cpu_goran/pla_decode_/pla<40><14>21
    SLICE_X19Y13.C1      net (fanout=10)       1.429   la_maquina/cpu/cpu_goran/pla_decode_/pla<40><14>2
    SLICE_X19Y13.C       Tilo                  0.259   la_maquina/cpu/cpu_goran/execute_/setM1212
                                                       la_maquina/cpu/cpu_goran/pla_decode_/pla<50><14>1
    SLICE_X19Y13.B4      net (fanout=7)        0.380   la_maquina/cpu/cpu_goran/pla<50>
    SLICE_X19Y13.B       Tilo                  0.259   la_maquina/cpu/cpu_goran/execute_/setM1212
                                                       la_maquina/cpu/cpu_goran/execute_/pla[17]_pla[50]_AND_64_o1
    SLICE_X11Y12.C5      net (fanout=8)        0.856   la_maquina/cpu/cpu_goran/execute_/pla[17]_pla[50]_AND_64_o
    SLICE_X11Y12.CMUX    Tilo                  0.337   la_maquina/cpu/cpu_goran/decode_state_/DFFE_inst4
                                                       la_maquina/cpu/cpu_goran/execute_/pla[17]_use_ixiy_OR_101_o111
    SLICE_X11Y12.B6      net (fanout=5)        0.154   la_maquina/cpu/cpu_goran/execute_/pla[17]_use_ixiy_OR_101_o11
    SLICE_X11Y12.B       Tilo                  0.259   la_maquina/cpu/cpu_goran/decode_state_/DFFE_inst4
                                                       la_maquina/cpu/cpu_goran/execute_/pla[17]_pla[38]_OR_265_o_SW1
    SLICE_X6Y19.A2       net (fanout=1)        1.274   N716
    SLICE_X6Y19.A        Tilo                  0.254   la_maquina/cpu/cpu_goran/execute_/ctl_inc_cy30
                                                       la_maquina/cpu/cpu_goran/execute_/pla[17]_pla[38]_OR_265_o
    SLICE_X6Y19.B4       net (fanout=4)        0.454   la_maquina/cpu/cpu_goran/execute_/pla[17]_pla[38]_OR_265_o
    SLICE_X6Y19.B        Tilo                  0.254   la_maquina/cpu/cpu_goran/execute_/ctl_inc_cy30
                                                       la_maquina/cpu/cpu_goran/execute_/pla[17]_pla[30]_OR_544_o1
    SLICE_X9Y19.A5       net (fanout=5)        0.545   la_maquina/cpu/cpu_goran/execute_/pla[17]_pla[30]_OR_544_o
    SLICE_X9Y19.A        Tilo                  0.259   la_maquina/cpu/cpu_goran/execute_/pla[17]_pla[49]_OR_4271_o
                                                       la_maquina/cpu/cpu_goran/execute_/pla[17]_use_ixiy_OR_1295_o1
    SLICE_X7Y17.C2       net (fanout=5)        1.047   la_maquina/cpu/cpu_goran/execute_/pla[17]_use_ixiy_OR_1295_o
    SLICE_X7Y17.C        Tilo                  0.259   la_maquina/cpu/cpu_goran/execute_/ctl_inc_cy36
                                                       la_maquina/cpu/cpu_goran/execute_/pla[17]_pla[91]_OR_3244_o1
    SLICE_X7Y17.B5       net (fanout=2)        0.447   la_maquina/cpu/cpu_goran/execute_/pla[17]_pla[91]_OR_3244_o
    SLICE_X7Y17.B        Tilo                  0.259   la_maquina/cpu/cpu_goran/execute_/ctl_inc_cy36
                                                       la_maquina/cpu/cpu_goran/execute_/ctl_inc_cy12_SW0
    SLICE_X7Y17.A5       net (fanout=1)        0.230   N450
    SLICE_X7Y17.A        Tilo                  0.259   la_maquina/cpu/cpu_goran/execute_/ctl_inc_cy36
                                                       la_maquina/cpu/cpu_goran/execute_/ctl_inc_cy12
    SLICE_X8Y19.A6       net (fanout=1)        0.645   la_maquina/cpu/cpu_goran/execute_/ctl_inc_cy12
    SLICE_X8Y19.A        Tilo                  0.235   la_maquina/cpu/cpu_goran/execute_/ctl_reg_sel_pc8
                                                       la_maquina/cpu/cpu_goran/execute_/ctl_inc_cy15
    SLICE_X12Y20.A6      net (fanout=2)        0.634   la_maquina/cpu/cpu_goran/execute_/ctl_inc_cy15
    SLICE_X12Y20.A       Tilo                  0.235   la_maquina/cpu/cpu_goran/memory_ifc_/DFFE_mrd_ff3
                                                       la_maquina/cpu/cpu_goran/execute_/ctl_inc_cy43
    SLICE_X12Y20.B6      net (fanout=5)        0.169   la_maquina/cpu/cpu_goran/ctl_inc_cy
    SLICE_X12Y20.B       Tilo                  0.235   la_maquina/cpu/cpu_goran/memory_ifc_/DFFE_mrd_ff3
                                                       la_maquina/cpu/cpu_goran/address_latch_/b2v_inst_inc_dec/SYNTHESIZED_WIRE_474
    SLICE_X21Y19.C4      net (fanout=4)        0.956   la_maquina/cpu/cpu_goran/address_latch_/b2v_inst_inc_dec/SYNTHESIZED_WIRE_47
    SLICE_X21Y19.CMUX    Tilo                  0.337   la_maquina/cpu/cpu_goran/reg_file_/b2v_latch_ir_hi/latch<7>
                                                       la_maquina/cpu/cpu_goran/address_latch_/b2v_inst_inc_dec/b2v_dual_adder_7/Mxor_d0_out_xo<0>1
    SLICE_X15Y21.D2      net (fanout=1)        1.143   la_maquina/cpu/cpu_goran/address_latch_/SYNTHESIZED_WIRE_7<7>
    SLICE_X15Y21.D       Tilo                  0.259   la_maquina/cpu/cpu_goran/address_pins_/DFFE_apin_latch<7>
                                                       la_maquina/cpu/cpu_goran/n0025<7>LogicTrst
    SLICE_X8Y9.A4        net (fanout=5)        1.509   la_maquina/cpu/cpu_goran/n0025<7>
    SLICE_X8Y9.COUT      Topcya                0.472   la_maquina/cpu/cpu_goran/reg_file_/gdfx_temp0<7>4
                                                       la_maquina/cpu/cpu_goran/reg_file_/gdfx_temp0<7>14
                                                       la_maquina/cpu/cpu_goran/reg_file_/gdfx_temp0<7>_MUXCY_3
    SLICE_X8Y10.CIN      net (fanout=1)        0.003   la_maquina/cpu/cpu_goran/reg_file_/gdfx_temp0<7>4
    SLICE_X8Y10.CMUX     Tcinc                 0.296   la_maquina/cpu/cpu_goran/reg_file_/b2v_latch_af2_lo/latch<7>
                                                       la_maquina/cpu/cpu_goran/reg_file_/gdfx_temp0<7>_MUXCY_6
    SLICE_X21Y6.C4       net (fanout=13)       2.109   la_maquina/cpu/cpu_goran/reg_file_/gdfx_temp0<7>
    SLICE_X21Y6.C        Tilo                  0.259   la_maquina/cpu/cpu_goran/ir_/opcode<7>
                                                       la_maquina/cpu/cpu_goran/db1<7>LogicTrst
    SLICE_X21Y2.B1       net (fanout=4)        0.982   la_maquina/cpu/cpu_goran/db1<7>
    SLICE_X21Y2.B        Tilo                  0.259   la_maquina/cpu/cpu_goran/alu_sf_outLogicTrst1
                                                       la_maquina/cpu/cpu_goran/alu_shift_db7LogicTrst1
    SLICE_X18Y3.B5       net (fanout=6)        0.473   la_maquina/cpu/cpu_goran/alu_shift_db7
    SLICE_X18Y3.B        Tilo                  0.254   la_maquina/cpu/cpu_goran/ctl_flags_cf2_sel_shift
                                                       la_maquina/cpu/cpu_goran/alu_control_/b2v_inst_shift_mux/out1
    SLICE_X18Y3.A5       net (fanout=2)        0.253   la_maquina/cpu/cpu_goran/alu_shift_in
    SLICE_X18Y3.A        Tilo                  0.254   la_maquina/cpu/cpu_goran/ctl_flags_cf2_sel_shift
                                                       la_maquina/cpu/cpu_goran/alu_/db_low<0>LogicTrst3
    SLICE_X17Y2.B6       net (fanout=1)        0.622   la_maquina/cpu/cpu_goran/alu_/db_low<0>LogicTrst2
    SLICE_X17Y2.B        Tilo                  0.259   la_maquina/cpu/cpu_goran/alu_flags_/SYNTHESIZED_WIRE_39
                                                       la_maquina/cpu/cpu_goran/alu_/db_low<0>LogicTrst4
    SLICE_X18Y3.C4       net (fanout=5)        0.828   la_maquina/cpu/cpu_goran/alu_/db_low<0>
    SLICE_X18Y3.C        Tilo                  0.255   la_maquina/cpu/cpu_goran/ctl_flags_cf2_sel_shift
                                                       la_maquina/cpu/cpu_goran/alu_shift_db0LogicTrst1
    SLICE_X19Y6.B4       net (fanout=6)        0.778   la_maquina/cpu/cpu_goran/alu_shift_db0
    SLICE_X19Y6.B        Tilo                  0.259   la_maquina/cpu/cpu_goran/db2<1>
                                                       la_maquina/cpu/cpu_goran/alu_/db_low<1>LogicTrst2
    SLICE_X19Y6.A5       net (fanout=1)        0.230   la_maquina/cpu/cpu_goran/alu_/db_low<1>LogicTrst1
    SLICE_X19Y6.A        Tilo                  0.259   la_maquina/cpu/cpu_goran/db2<1>
                                                       la_maquina/cpu/cpu_goran/alu_/db_low<1>LogicTrst3
    SLICE_X19Y6.D3       net (fanout=5)        0.400   la_maquina/cpu/cpu_goran/alu_/db_low<1>
    SLICE_X19Y6.D        Tilo                  0.259   la_maquina/cpu/cpu_goran/db2<1>
                                                       la_maquina/cpu/cpu_goran/db2<1>LogicTrst1
    SLICE_X20Y3.B2       net (fanout=5)        1.473   la_maquina/cpu/cpu_goran/db2<1>
    SLICE_X20Y3.B        Tilo                  0.235   la_maquina/cpu/cpu_goran/db2<2>
                                                       la_maquina/cpu/cpu_goran/alu_/db_low<2>LogicTrst3
    SLICE_X20Y3.A5       net (fanout=1)        0.196   la_maquina/cpu/cpu_goran/alu_/db_low<2>LogicTrst2
    SLICE_X20Y3.A        Tilo                  0.235   la_maquina/cpu/cpu_goran/db2<2>
                                                       la_maquina/cpu/cpu_goran/alu_/db_low<2>LogicTrst4
    SLICE_X20Y3.D3       net (fanout=5)        0.352   la_maquina/cpu/cpu_goran/alu_/db_low<2>
    SLICE_X20Y3.D        Tilo                  0.235   la_maquina/cpu/cpu_goran/db2<2>
                                                       la_maquina/cpu/cpu_goran/db2<2>LogicTrst1
    SLICE_X20Y3.C5       net (fanout=5)        0.570   la_maquina/cpu/cpu_goran/db2<2>
    SLICE_X20Y3.C        Tilo                  0.235   la_maquina/cpu/cpu_goran/db2<2>
                                                       la_maquina/cpu/cpu_goran/alu_xf_outLogicTrst3
    SLICE_X21Y3.A4       net (fanout=1)        0.298   la_maquina/cpu/cpu_goran/alu_xf_outLogicTrst2
    SLICE_X21Y3.A        Tilo                  0.259   la_maquina/cpu/cpu_goran/alu_/db_high<0>LogicTrst
                                                       la_maquina/cpu/cpu_goran/alu_xf_outLogicTrst4
    SLICE_X21Y3.B6       net (fanout=6)        0.151   la_maquina/cpu/cpu_goran/alu_xf_out
    SLICE_X21Y3.B        Tilo                  0.259   la_maquina/cpu/cpu_goran/alu_/db_high<0>LogicTrst
                                                       la_maquina/cpu/cpu_goran/db2<3>LogicTrst1
    SLICE_X21Y3.D2       net (fanout=5)        0.547   la_maquina/cpu/cpu_goran/db2<3>
    SLICE_X21Y3.D        Tilo                  0.259   la_maquina/cpu/cpu_goran/alu_/db_high<0>LogicTrst
                                                       la_maquina/cpu/cpu_goran/alu_/db_high<0>LogicTrst1
    SLICE_X21Y3.C6       net (fanout=1)        0.143   la_maquina/cpu/cpu_goran/alu_/db_high<0>LogicTrst
    SLICE_X21Y3.C        Tilo                  0.259   la_maquina/cpu/cpu_goran/alu_/db_high<0>LogicTrst
                                                       la_maquina/cpu/cpu_goran/alu_/db_high<0>LogicTrst3
    SLICE_X15Y3.B1       net (fanout=5)        1.282   la_maquina/cpu/cpu_goran/alu_/db_high<0>
    SLICE_X15Y3.B        Tilo                  0.259   la_maquina/cpu/cpu_goran/alu_flags_/DFFE_inst_latch_cf
                                                       la_maquina/cpu/cpu_goran/db2<4>LogicTrst1
    SLICE_X19Y2.C2       net (fanout=5)        1.331   la_maquina/cpu/cpu_goran/db2<4>
    SLICE_X19Y2.C        Tilo                  0.259   la_maquina/cpu/cpu_goran/alu_/db_high<2>
                                                       la_maquina/cpu/cpu_goran/alu_yf_outLogicTrst1
    SLICE_X19Y3.A4       net (fanout=1)        0.482   la_maquina/cpu/cpu_goran/alu_yf_outLogicTrst
    SLICE_X19Y3.A        Tilo                  0.259   la_maquina/cpu/cpu_goran/db1<5>LogicTrst1
                                                       la_maquina/cpu/cpu_goran/alu_yf_outLogicTrst3
    SLICE_X19Y3.B6       net (fanout=6)        0.154   la_maquina/cpu/cpu_goran/alu_yf_out
    SLICE_X19Y3.B        Tilo                  0.259   la_maquina/cpu/cpu_goran/db1<5>LogicTrst1
                                                       la_maquina/cpu/cpu_goran/db2<5>LogicTrst1
    SLICE_X21Y2.C1       net (fanout=5)        0.752   la_maquina/cpu/cpu_goran/db2<5>
    SLICE_X21Y2.C        Tilo                  0.259   la_maquina/cpu/cpu_goran/alu_sf_outLogicTrst1
                                                       la_maquina/cpu/cpu_goran/alu_/db_high<2>LogicTrst1
    SLICE_X19Y2.D6       net (fanout=1)        0.347   la_maquina/cpu/cpu_goran/alu_/db_high<2>LogicTrst
    SLICE_X19Y2.D        Tilo                  0.259   la_maquina/cpu/cpu_goran/alu_/db_high<2>
                                                       la_maquina/cpu/cpu_goran/alu_/db_high<2>LogicTrst3
    SLICE_X19Y2.B2       net (fanout=5)        0.559   la_maquina/cpu/cpu_goran/alu_/db_high<2>
    SLICE_X19Y2.B        Tilo                  0.259   la_maquina/cpu/cpu_goran/alu_/db_high<2>
                                                       la_maquina/cpu/cpu_goran/db2<6>LogicTrst1
    SLICE_X19Y2.A5       net (fanout=5)        0.257   la_maquina/cpu/cpu_goran/db2<6>
    SLICE_X19Y2.A        Tilo                  0.259   la_maquina/cpu/cpu_goran/alu_/db_high<2>
                                                       la_maquina/cpu/cpu_goran/alu_sf_outLogicTrst1
    SLICE_X21Y2.A5       net (fanout=1)        0.434   la_maquina/cpu/cpu_goran/alu_sf_outLogicTrst
    SLICE_X21Y2.A        Tilo                  0.259   la_maquina/cpu/cpu_goran/alu_sf_outLogicTrst1
                                                       la_maquina/cpu/cpu_goran/alu_sf_outLogicTrst3
    SLICE_X1Y2.A4        net (fanout=7)        1.926   la_maquina/cpu/cpu_goran/alu_sf_out
    SLICE_X1Y2.CLK       Tas                   0.373   la_maquina/cpu/cpu_goran/alu_/op1_high<3>
                                                       la_maquina/cpu/cpu_goran/alu_/b2v_op1_latch_mux_high/Q<3>1
                                                       la_maquina/cpu/cpu_goran/alu_/op1_high_3
    -------------------------------------------------  ---------------------------
    Total                                     44.739ns (12.624ns logic, 32.115ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     80.356ns (requirement - (data path - clock path skew + uncertainty))
  Source:               la_maquina/cpu/cpu_goran/ir_/opcode_6 (FF)
  Destination:          la_maquina/cpu/cpu_goran/alu_/op1_high_3 (FF)
  Requirement:          125.000ns
  Data Path Delay:      44.636ns (Levels of Logic = 46)
  Clock Path Skew:      0.027ns (0.464 - 0.437)
  Source Clock:         la_maquina/clk_cpu rising at 0.000ns
  Destination Clock:    la_maquina/clk_cpu falling at 125.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: la_maquina/cpu/cpu_goran/ir_/opcode_6 to la_maquina/cpu/cpu_goran/alu_/op1_high_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y6.BQ       Tcko                  0.430   la_maquina/cpu/cpu_goran/ir_/opcode<7>
                                                       la_maquina/cpu/cpu_goran/ir_/opcode_6
    SLICE_X16Y11.C1      net (fanout=30)       1.734   la_maquina/cpu/cpu_goran/ir_/opcode<6>
    SLICE_X16Y11.C       Tilo                  0.235   la_maquina/cpu/cpu_goran/decode_state_/DFFE_instED
                                                       la_maquina/cpu/cpu_goran/pla_decode_/pla<40><14>11
    SLICE_X16Y10.A3      net (fanout=24)       0.577   la_maquina/cpu/cpu_goran/pla_decode_/pla<40><14>1
    SLICE_X16Y10.A       Tilo                  0.235   la_maquina/cpu/cpu_goran/execute_/pla[50]_pla[40]_AND_608_o
                                                       la_maquina/cpu/cpu_goran/pla_decode_/pla<40><14>21
    SLICE_X19Y13.C1      net (fanout=10)       1.429   la_maquina/cpu/cpu_goran/pla_decode_/pla<40><14>2
    SLICE_X19Y13.C       Tilo                  0.259   la_maquina/cpu/cpu_goran/execute_/setM1212
                                                       la_maquina/cpu/cpu_goran/pla_decode_/pla<50><14>1
    SLICE_X19Y13.B4      net (fanout=7)        0.380   la_maquina/cpu/cpu_goran/pla<50>
    SLICE_X19Y13.B       Tilo                  0.259   la_maquina/cpu/cpu_goran/execute_/setM1212
                                                       la_maquina/cpu/cpu_goran/execute_/pla[17]_pla[50]_AND_64_o1
    SLICE_X11Y12.C5      net (fanout=8)        0.856   la_maquina/cpu/cpu_goran/execute_/pla[17]_pla[50]_AND_64_o
    SLICE_X11Y12.CMUX    Tilo                  0.337   la_maquina/cpu/cpu_goran/decode_state_/DFFE_inst4
                                                       la_maquina/cpu/cpu_goran/execute_/pla[17]_use_ixiy_OR_101_o111
    SLICE_X11Y12.B6      net (fanout=5)        0.154   la_maquina/cpu/cpu_goran/execute_/pla[17]_use_ixiy_OR_101_o11
    SLICE_X11Y12.B       Tilo                  0.259   la_maquina/cpu/cpu_goran/decode_state_/DFFE_inst4
                                                       la_maquina/cpu/cpu_goran/execute_/pla[17]_pla[38]_OR_265_o_SW1
    SLICE_X6Y19.A2       net (fanout=1)        1.274   N716
    SLICE_X6Y19.A        Tilo                  0.254   la_maquina/cpu/cpu_goran/execute_/ctl_inc_cy30
                                                       la_maquina/cpu/cpu_goran/execute_/pla[17]_pla[38]_OR_265_o
    SLICE_X6Y19.B4       net (fanout=4)        0.454   la_maquina/cpu/cpu_goran/execute_/pla[17]_pla[38]_OR_265_o
    SLICE_X6Y19.B        Tilo                  0.254   la_maquina/cpu/cpu_goran/execute_/ctl_inc_cy30
                                                       la_maquina/cpu/cpu_goran/execute_/pla[17]_pla[30]_OR_544_o1
    SLICE_X9Y19.A5       net (fanout=5)        0.545   la_maquina/cpu/cpu_goran/execute_/pla[17]_pla[30]_OR_544_o
    SLICE_X9Y19.A        Tilo                  0.259   la_maquina/cpu/cpu_goran/execute_/pla[17]_pla[49]_OR_4271_o
                                                       la_maquina/cpu/cpu_goran/execute_/pla[17]_use_ixiy_OR_1295_o1
    SLICE_X7Y17.C2       net (fanout=5)        1.047   la_maquina/cpu/cpu_goran/execute_/pla[17]_use_ixiy_OR_1295_o
    SLICE_X7Y17.C        Tilo                  0.259   la_maquina/cpu/cpu_goran/execute_/ctl_inc_cy36
                                                       la_maquina/cpu/cpu_goran/execute_/pla[17]_pla[91]_OR_3244_o1
    SLICE_X7Y17.D5       net (fanout=2)        0.241   la_maquina/cpu/cpu_goran/execute_/pla[17]_pla[91]_OR_3244_o
    SLICE_X7Y17.D        Tilo                  0.259   la_maquina/cpu/cpu_goran/execute_/ctl_inc_cy36
                                                       la_maquina/cpu/cpu_goran/execute_/ctl_inc_cy35
    SLICE_X7Y19.D6       net (fanout=1)        0.358   la_maquina/cpu/cpu_goran/execute_/ctl_inc_cy36
    SLICE_X7Y19.D        Tilo                  0.259   N448
                                                       la_maquina/cpu/cpu_goran/execute_/ctl_inc_cy36_SW0
    SLICE_X7Y19.C6       net (fanout=1)        0.143   N448
    SLICE_X7Y19.C        Tilo                  0.259   N448
                                                       la_maquina/cpu/cpu_goran/execute_/ctl_inc_cy36
    SLICE_X12Y20.A4      net (fanout=2)        1.087   la_maquina/cpu/cpu_goran/execute_/ctl_inc_cy37
    SLICE_X12Y20.A       Tilo                  0.235   la_maquina/cpu/cpu_goran/memory_ifc_/DFFE_mrd_ff3
                                                       la_maquina/cpu/cpu_goran/execute_/ctl_inc_cy43
    SLICE_X12Y20.B6      net (fanout=5)        0.169   la_maquina/cpu/cpu_goran/ctl_inc_cy
    SLICE_X12Y20.B       Tilo                  0.235   la_maquina/cpu/cpu_goran/memory_ifc_/DFFE_mrd_ff3
                                                       la_maquina/cpu/cpu_goran/address_latch_/b2v_inst_inc_dec/SYNTHESIZED_WIRE_474
    SLICE_X21Y19.C4      net (fanout=4)        0.956   la_maquina/cpu/cpu_goran/address_latch_/b2v_inst_inc_dec/SYNTHESIZED_WIRE_47
    SLICE_X21Y19.CMUX    Tilo                  0.337   la_maquina/cpu/cpu_goran/reg_file_/b2v_latch_ir_hi/latch<7>
                                                       la_maquina/cpu/cpu_goran/address_latch_/b2v_inst_inc_dec/b2v_dual_adder_7/Mxor_d0_out_xo<0>1
    SLICE_X15Y21.D2      net (fanout=1)        1.143   la_maquina/cpu/cpu_goran/address_latch_/SYNTHESIZED_WIRE_7<7>
    SLICE_X15Y21.D       Tilo                  0.259   la_maquina/cpu/cpu_goran/address_pins_/DFFE_apin_latch<7>
                                                       la_maquina/cpu/cpu_goran/n0025<7>LogicTrst
    SLICE_X8Y9.A4        net (fanout=5)        1.509   la_maquina/cpu/cpu_goran/n0025<7>
    SLICE_X8Y9.COUT      Topcya                0.472   la_maquina/cpu/cpu_goran/reg_file_/gdfx_temp0<7>4
                                                       la_maquina/cpu/cpu_goran/reg_file_/gdfx_temp0<7>14
                                                       la_maquina/cpu/cpu_goran/reg_file_/gdfx_temp0<7>_MUXCY_3
    SLICE_X8Y10.CIN      net (fanout=1)        0.003   la_maquina/cpu/cpu_goran/reg_file_/gdfx_temp0<7>4
    SLICE_X8Y10.CMUX     Tcinc                 0.296   la_maquina/cpu/cpu_goran/reg_file_/b2v_latch_af2_lo/latch<7>
                                                       la_maquina/cpu/cpu_goran/reg_file_/gdfx_temp0<7>_MUXCY_6
    SLICE_X21Y6.C4       net (fanout=13)       2.109   la_maquina/cpu/cpu_goran/reg_file_/gdfx_temp0<7>
    SLICE_X21Y6.C        Tilo                  0.259   la_maquina/cpu/cpu_goran/ir_/opcode<7>
                                                       la_maquina/cpu/cpu_goran/db1<7>LogicTrst
    SLICE_X21Y2.B1       net (fanout=4)        0.982   la_maquina/cpu/cpu_goran/db1<7>
    SLICE_X21Y2.B        Tilo                  0.259   la_maquina/cpu/cpu_goran/alu_sf_outLogicTrst1
                                                       la_maquina/cpu/cpu_goran/alu_shift_db7LogicTrst1
    SLICE_X18Y3.B5       net (fanout=6)        0.473   la_maquina/cpu/cpu_goran/alu_shift_db7
    SLICE_X18Y3.B        Tilo                  0.254   la_maquina/cpu/cpu_goran/ctl_flags_cf2_sel_shift
                                                       la_maquina/cpu/cpu_goran/alu_control_/b2v_inst_shift_mux/out1
    SLICE_X18Y3.A5       net (fanout=2)        0.253   la_maquina/cpu/cpu_goran/alu_shift_in
    SLICE_X18Y3.A        Tilo                  0.254   la_maquina/cpu/cpu_goran/ctl_flags_cf2_sel_shift
                                                       la_maquina/cpu/cpu_goran/alu_/db_low<0>LogicTrst3
    SLICE_X17Y2.B6       net (fanout=1)        0.622   la_maquina/cpu/cpu_goran/alu_/db_low<0>LogicTrst2
    SLICE_X17Y2.B        Tilo                  0.259   la_maquina/cpu/cpu_goran/alu_flags_/SYNTHESIZED_WIRE_39
                                                       la_maquina/cpu/cpu_goran/alu_/db_low<0>LogicTrst4
    SLICE_X18Y3.C4       net (fanout=5)        0.828   la_maquina/cpu/cpu_goran/alu_/db_low<0>
    SLICE_X18Y3.C        Tilo                  0.255   la_maquina/cpu/cpu_goran/ctl_flags_cf2_sel_shift
                                                       la_maquina/cpu/cpu_goran/alu_shift_db0LogicTrst1
    SLICE_X19Y6.B4       net (fanout=6)        0.778   la_maquina/cpu/cpu_goran/alu_shift_db0
    SLICE_X19Y6.B        Tilo                  0.259   la_maquina/cpu/cpu_goran/db2<1>
                                                       la_maquina/cpu/cpu_goran/alu_/db_low<1>LogicTrst2
    SLICE_X19Y6.A5       net (fanout=1)        0.230   la_maquina/cpu/cpu_goran/alu_/db_low<1>LogicTrst1
    SLICE_X19Y6.A        Tilo                  0.259   la_maquina/cpu/cpu_goran/db2<1>
                                                       la_maquina/cpu/cpu_goran/alu_/db_low<1>LogicTrst3
    SLICE_X19Y6.D3       net (fanout=5)        0.400   la_maquina/cpu/cpu_goran/alu_/db_low<1>
    SLICE_X19Y6.D        Tilo                  0.259   la_maquina/cpu/cpu_goran/db2<1>
                                                       la_maquina/cpu/cpu_goran/db2<1>LogicTrst1
    SLICE_X20Y3.B2       net (fanout=5)        1.473   la_maquina/cpu/cpu_goran/db2<1>
    SLICE_X20Y3.B        Tilo                  0.235   la_maquina/cpu/cpu_goran/db2<2>
                                                       la_maquina/cpu/cpu_goran/alu_/db_low<2>LogicTrst3
    SLICE_X20Y3.A5       net (fanout=1)        0.196   la_maquina/cpu/cpu_goran/alu_/db_low<2>LogicTrst2
    SLICE_X20Y3.A        Tilo                  0.235   la_maquina/cpu/cpu_goran/db2<2>
                                                       la_maquina/cpu/cpu_goran/alu_/db_low<2>LogicTrst4
    SLICE_X20Y3.D3       net (fanout=5)        0.352   la_maquina/cpu/cpu_goran/alu_/db_low<2>
    SLICE_X20Y3.D        Tilo                  0.235   la_maquina/cpu/cpu_goran/db2<2>
                                                       la_maquina/cpu/cpu_goran/db2<2>LogicTrst1
    SLICE_X20Y3.C5       net (fanout=5)        0.570   la_maquina/cpu/cpu_goran/db2<2>
    SLICE_X20Y3.C        Tilo                  0.235   la_maquina/cpu/cpu_goran/db2<2>
                                                       la_maquina/cpu/cpu_goran/alu_xf_outLogicTrst3
    SLICE_X21Y3.A4       net (fanout=1)        0.298   la_maquina/cpu/cpu_goran/alu_xf_outLogicTrst2
    SLICE_X21Y3.A        Tilo                  0.259   la_maquina/cpu/cpu_goran/alu_/db_high<0>LogicTrst
                                                       la_maquina/cpu/cpu_goran/alu_xf_outLogicTrst4
    SLICE_X21Y3.B6       net (fanout=6)        0.151   la_maquina/cpu/cpu_goran/alu_xf_out
    SLICE_X21Y3.B        Tilo                  0.259   la_maquina/cpu/cpu_goran/alu_/db_high<0>LogicTrst
                                                       la_maquina/cpu/cpu_goran/db2<3>LogicTrst1
    SLICE_X21Y3.D2       net (fanout=5)        0.547   la_maquina/cpu/cpu_goran/db2<3>
    SLICE_X21Y3.D        Tilo                  0.259   la_maquina/cpu/cpu_goran/alu_/db_high<0>LogicTrst
                                                       la_maquina/cpu/cpu_goran/alu_/db_high<0>LogicTrst1
    SLICE_X21Y3.C6       net (fanout=1)        0.143   la_maquina/cpu/cpu_goran/alu_/db_high<0>LogicTrst
    SLICE_X21Y3.C        Tilo                  0.259   la_maquina/cpu/cpu_goran/alu_/db_high<0>LogicTrst
                                                       la_maquina/cpu/cpu_goran/alu_/db_high<0>LogicTrst3
    SLICE_X15Y3.B1       net (fanout=5)        1.282   la_maquina/cpu/cpu_goran/alu_/db_high<0>
    SLICE_X15Y3.B        Tilo                  0.259   la_maquina/cpu/cpu_goran/alu_flags_/DFFE_inst_latch_cf
                                                       la_maquina/cpu/cpu_goran/db2<4>LogicTrst1
    SLICE_X19Y2.C2       net (fanout=5)        1.331   la_maquina/cpu/cpu_goran/db2<4>
    SLICE_X19Y2.C        Tilo                  0.259   la_maquina/cpu/cpu_goran/alu_/db_high<2>
                                                       la_maquina/cpu/cpu_goran/alu_yf_outLogicTrst1
    SLICE_X19Y3.A4       net (fanout=1)        0.482   la_maquina/cpu/cpu_goran/alu_yf_outLogicTrst
    SLICE_X19Y3.A        Tilo                  0.259   la_maquina/cpu/cpu_goran/db1<5>LogicTrst1
                                                       la_maquina/cpu/cpu_goran/alu_yf_outLogicTrst3
    SLICE_X19Y3.B6       net (fanout=6)        0.154   la_maquina/cpu/cpu_goran/alu_yf_out
    SLICE_X19Y3.B        Tilo                  0.259   la_maquina/cpu/cpu_goran/db1<5>LogicTrst1
                                                       la_maquina/cpu/cpu_goran/db2<5>LogicTrst1
    SLICE_X21Y2.C1       net (fanout=5)        0.752   la_maquina/cpu/cpu_goran/db2<5>
    SLICE_X21Y2.C        Tilo                  0.259   la_maquina/cpu/cpu_goran/alu_sf_outLogicTrst1
                                                       la_maquina/cpu/cpu_goran/alu_/db_high<2>LogicTrst1
    SLICE_X19Y2.D6       net (fanout=1)        0.347   la_maquina/cpu/cpu_goran/alu_/db_high<2>LogicTrst
    SLICE_X19Y2.D        Tilo                  0.259   la_maquina/cpu/cpu_goran/alu_/db_high<2>
                                                       la_maquina/cpu/cpu_goran/alu_/db_high<2>LogicTrst3
    SLICE_X19Y2.B2       net (fanout=5)        0.559   la_maquina/cpu/cpu_goran/alu_/db_high<2>
    SLICE_X19Y2.B        Tilo                  0.259   la_maquina/cpu/cpu_goran/alu_/db_high<2>
                                                       la_maquina/cpu/cpu_goran/db2<6>LogicTrst1
    SLICE_X19Y2.A5       net (fanout=5)        0.257   la_maquina/cpu/cpu_goran/db2<6>
    SLICE_X19Y2.A        Tilo                  0.259   la_maquina/cpu/cpu_goran/alu_/db_high<2>
                                                       la_maquina/cpu/cpu_goran/alu_sf_outLogicTrst1
    SLICE_X21Y2.A5       net (fanout=1)        0.434   la_maquina/cpu/cpu_goran/alu_sf_outLogicTrst
    SLICE_X21Y2.A        Tilo                  0.259   la_maquina/cpu/cpu_goran/alu_sf_outLogicTrst1
                                                       la_maquina/cpu/cpu_goran/alu_sf_outLogicTrst3
    SLICE_X1Y2.A4        net (fanout=7)        1.926   la_maquina/cpu/cpu_goran/alu_sf_out
    SLICE_X1Y2.CLK       Tas                   0.373   la_maquina/cpu/cpu_goran/alu_/op1_high<3>
                                                       la_maquina/cpu/cpu_goran/alu_/b2v_op1_latch_mux_high/Q<3>1
                                                       la_maquina/cpu/cpu_goran/alu_/op1_high_3
    -------------------------------------------------  ---------------------------
    Total                                     44.636ns (12.648ns logic, 31.988ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     80.561ns (requirement - (data path - clock path skew + uncertainty))
  Source:               la_maquina/cpu/cpu_goran/ir_/opcode_7 (FF)
  Destination:          la_maquina/cpu/cpu_goran/alu_/op1_high_3 (FF)
  Requirement:          125.000ns
  Data Path Delay:      44.431ns (Levels of Logic = 46)
  Clock Path Skew:      0.027ns (0.464 - 0.437)
  Source Clock:         la_maquina/clk_cpu rising at 0.000ns
  Destination Clock:    la_maquina/clk_cpu falling at 125.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: la_maquina/cpu/cpu_goran/ir_/opcode_7 to la_maquina/cpu/cpu_goran/alu_/op1_high_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y6.DQ       Tcko                  0.430   la_maquina/cpu/cpu_goran/ir_/opcode<7>
                                                       la_maquina/cpu/cpu_goran/ir_/opcode_7
    SLICE_X16Y11.C3      net (fanout=42)       1.426   la_maquina/cpu/cpu_goran/ir_/opcode<7>
    SLICE_X16Y11.C       Tilo                  0.235   la_maquina/cpu/cpu_goran/decode_state_/DFFE_instED
                                                       la_maquina/cpu/cpu_goran/pla_decode_/pla<40><14>11
    SLICE_X16Y10.A3      net (fanout=24)       0.577   la_maquina/cpu/cpu_goran/pla_decode_/pla<40><14>1
    SLICE_X16Y10.A       Tilo                  0.235   la_maquina/cpu/cpu_goran/execute_/pla[50]_pla[40]_AND_608_o
                                                       la_maquina/cpu/cpu_goran/pla_decode_/pla<40><14>21
    SLICE_X19Y13.C1      net (fanout=10)       1.429   la_maquina/cpu/cpu_goran/pla_decode_/pla<40><14>2
    SLICE_X19Y13.C       Tilo                  0.259   la_maquina/cpu/cpu_goran/execute_/setM1212
                                                       la_maquina/cpu/cpu_goran/pla_decode_/pla<50><14>1
    SLICE_X19Y13.B4      net (fanout=7)        0.380   la_maquina/cpu/cpu_goran/pla<50>
    SLICE_X19Y13.B       Tilo                  0.259   la_maquina/cpu/cpu_goran/execute_/setM1212
                                                       la_maquina/cpu/cpu_goran/execute_/pla[17]_pla[50]_AND_64_o1
    SLICE_X11Y12.C5      net (fanout=8)        0.856   la_maquina/cpu/cpu_goran/execute_/pla[17]_pla[50]_AND_64_o
    SLICE_X11Y12.CMUX    Tilo                  0.337   la_maquina/cpu/cpu_goran/decode_state_/DFFE_inst4
                                                       la_maquina/cpu/cpu_goran/execute_/pla[17]_use_ixiy_OR_101_o111
    SLICE_X11Y12.B6      net (fanout=5)        0.154   la_maquina/cpu/cpu_goran/execute_/pla[17]_use_ixiy_OR_101_o11
    SLICE_X11Y12.B       Tilo                  0.259   la_maquina/cpu/cpu_goran/decode_state_/DFFE_inst4
                                                       la_maquina/cpu/cpu_goran/execute_/pla[17]_pla[38]_OR_265_o_SW1
    SLICE_X6Y19.A2       net (fanout=1)        1.274   N716
    SLICE_X6Y19.A        Tilo                  0.254   la_maquina/cpu/cpu_goran/execute_/ctl_inc_cy30
                                                       la_maquina/cpu/cpu_goran/execute_/pla[17]_pla[38]_OR_265_o
    SLICE_X6Y19.B4       net (fanout=4)        0.454   la_maquina/cpu/cpu_goran/execute_/pla[17]_pla[38]_OR_265_o
    SLICE_X6Y19.B        Tilo                  0.254   la_maquina/cpu/cpu_goran/execute_/ctl_inc_cy30
                                                       la_maquina/cpu/cpu_goran/execute_/pla[17]_pla[30]_OR_544_o1
    SLICE_X9Y19.A5       net (fanout=5)        0.545   la_maquina/cpu/cpu_goran/execute_/pla[17]_pla[30]_OR_544_o
    SLICE_X9Y19.A        Tilo                  0.259   la_maquina/cpu/cpu_goran/execute_/pla[17]_pla[49]_OR_4271_o
                                                       la_maquina/cpu/cpu_goran/execute_/pla[17]_use_ixiy_OR_1295_o1
    SLICE_X7Y17.C2       net (fanout=5)        1.047   la_maquina/cpu/cpu_goran/execute_/pla[17]_use_ixiy_OR_1295_o
    SLICE_X7Y17.C        Tilo                  0.259   la_maquina/cpu/cpu_goran/execute_/ctl_inc_cy36
                                                       la_maquina/cpu/cpu_goran/execute_/pla[17]_pla[91]_OR_3244_o1
    SLICE_X7Y17.B5       net (fanout=2)        0.447   la_maquina/cpu/cpu_goran/execute_/pla[17]_pla[91]_OR_3244_o
    SLICE_X7Y17.B        Tilo                  0.259   la_maquina/cpu/cpu_goran/execute_/ctl_inc_cy36
                                                       la_maquina/cpu/cpu_goran/execute_/ctl_inc_cy12_SW0
    SLICE_X7Y17.A5       net (fanout=1)        0.230   N450
    SLICE_X7Y17.A        Tilo                  0.259   la_maquina/cpu/cpu_goran/execute_/ctl_inc_cy36
                                                       la_maquina/cpu/cpu_goran/execute_/ctl_inc_cy12
    SLICE_X8Y19.A6       net (fanout=1)        0.645   la_maquina/cpu/cpu_goran/execute_/ctl_inc_cy12
    SLICE_X8Y19.A        Tilo                  0.235   la_maquina/cpu/cpu_goran/execute_/ctl_reg_sel_pc8
                                                       la_maquina/cpu/cpu_goran/execute_/ctl_inc_cy15
    SLICE_X12Y20.A6      net (fanout=2)        0.634   la_maquina/cpu/cpu_goran/execute_/ctl_inc_cy15
    SLICE_X12Y20.A       Tilo                  0.235   la_maquina/cpu/cpu_goran/memory_ifc_/DFFE_mrd_ff3
                                                       la_maquina/cpu/cpu_goran/execute_/ctl_inc_cy43
    SLICE_X12Y20.B6      net (fanout=5)        0.169   la_maquina/cpu/cpu_goran/ctl_inc_cy
    SLICE_X12Y20.B       Tilo                  0.235   la_maquina/cpu/cpu_goran/memory_ifc_/DFFE_mrd_ff3
                                                       la_maquina/cpu/cpu_goran/address_latch_/b2v_inst_inc_dec/SYNTHESIZED_WIRE_474
    SLICE_X21Y19.C4      net (fanout=4)        0.956   la_maquina/cpu/cpu_goran/address_latch_/b2v_inst_inc_dec/SYNTHESIZED_WIRE_47
    SLICE_X21Y19.CMUX    Tilo                  0.337   la_maquina/cpu/cpu_goran/reg_file_/b2v_latch_ir_hi/latch<7>
                                                       la_maquina/cpu/cpu_goran/address_latch_/b2v_inst_inc_dec/b2v_dual_adder_7/Mxor_d0_out_xo<0>1
    SLICE_X15Y21.D2      net (fanout=1)        1.143   la_maquina/cpu/cpu_goran/address_latch_/SYNTHESIZED_WIRE_7<7>
    SLICE_X15Y21.D       Tilo                  0.259   la_maquina/cpu/cpu_goran/address_pins_/DFFE_apin_latch<7>
                                                       la_maquina/cpu/cpu_goran/n0025<7>LogicTrst
    SLICE_X8Y9.A4        net (fanout=5)        1.509   la_maquina/cpu/cpu_goran/n0025<7>
    SLICE_X8Y9.COUT      Topcya                0.472   la_maquina/cpu/cpu_goran/reg_file_/gdfx_temp0<7>4
                                                       la_maquina/cpu/cpu_goran/reg_file_/gdfx_temp0<7>14
                                                       la_maquina/cpu/cpu_goran/reg_file_/gdfx_temp0<7>_MUXCY_3
    SLICE_X8Y10.CIN      net (fanout=1)        0.003   la_maquina/cpu/cpu_goran/reg_file_/gdfx_temp0<7>4
    SLICE_X8Y10.CMUX     Tcinc                 0.296   la_maquina/cpu/cpu_goran/reg_file_/b2v_latch_af2_lo/latch<7>
                                                       la_maquina/cpu/cpu_goran/reg_file_/gdfx_temp0<7>_MUXCY_6
    SLICE_X21Y6.C4       net (fanout=13)       2.109   la_maquina/cpu/cpu_goran/reg_file_/gdfx_temp0<7>
    SLICE_X21Y6.C        Tilo                  0.259   la_maquina/cpu/cpu_goran/ir_/opcode<7>
                                                       la_maquina/cpu/cpu_goran/db1<7>LogicTrst
    SLICE_X21Y2.B1       net (fanout=4)        0.982   la_maquina/cpu/cpu_goran/db1<7>
    SLICE_X21Y2.B        Tilo                  0.259   la_maquina/cpu/cpu_goran/alu_sf_outLogicTrst1
                                                       la_maquina/cpu/cpu_goran/alu_shift_db7LogicTrst1
    SLICE_X18Y3.B5       net (fanout=6)        0.473   la_maquina/cpu/cpu_goran/alu_shift_db7
    SLICE_X18Y3.B        Tilo                  0.254   la_maquina/cpu/cpu_goran/ctl_flags_cf2_sel_shift
                                                       la_maquina/cpu/cpu_goran/alu_control_/b2v_inst_shift_mux/out1
    SLICE_X18Y3.A5       net (fanout=2)        0.253   la_maquina/cpu/cpu_goran/alu_shift_in
    SLICE_X18Y3.A        Tilo                  0.254   la_maquina/cpu/cpu_goran/ctl_flags_cf2_sel_shift
                                                       la_maquina/cpu/cpu_goran/alu_/db_low<0>LogicTrst3
    SLICE_X17Y2.B6       net (fanout=1)        0.622   la_maquina/cpu/cpu_goran/alu_/db_low<0>LogicTrst2
    SLICE_X17Y2.B        Tilo                  0.259   la_maquina/cpu/cpu_goran/alu_flags_/SYNTHESIZED_WIRE_39
                                                       la_maquina/cpu/cpu_goran/alu_/db_low<0>LogicTrst4
    SLICE_X18Y3.C4       net (fanout=5)        0.828   la_maquina/cpu/cpu_goran/alu_/db_low<0>
    SLICE_X18Y3.C        Tilo                  0.255   la_maquina/cpu/cpu_goran/ctl_flags_cf2_sel_shift
                                                       la_maquina/cpu/cpu_goran/alu_shift_db0LogicTrst1
    SLICE_X19Y6.B4       net (fanout=6)        0.778   la_maquina/cpu/cpu_goran/alu_shift_db0
    SLICE_X19Y6.B        Tilo                  0.259   la_maquina/cpu/cpu_goran/db2<1>
                                                       la_maquina/cpu/cpu_goran/alu_/db_low<1>LogicTrst2
    SLICE_X19Y6.A5       net (fanout=1)        0.230   la_maquina/cpu/cpu_goran/alu_/db_low<1>LogicTrst1
    SLICE_X19Y6.A        Tilo                  0.259   la_maquina/cpu/cpu_goran/db2<1>
                                                       la_maquina/cpu/cpu_goran/alu_/db_low<1>LogicTrst3
    SLICE_X19Y6.D3       net (fanout=5)        0.400   la_maquina/cpu/cpu_goran/alu_/db_low<1>
    SLICE_X19Y6.D        Tilo                  0.259   la_maquina/cpu/cpu_goran/db2<1>
                                                       la_maquina/cpu/cpu_goran/db2<1>LogicTrst1
    SLICE_X20Y3.B2       net (fanout=5)        1.473   la_maquina/cpu/cpu_goran/db2<1>
    SLICE_X20Y3.B        Tilo                  0.235   la_maquina/cpu/cpu_goran/db2<2>
                                                       la_maquina/cpu/cpu_goran/alu_/db_low<2>LogicTrst3
    SLICE_X20Y3.A5       net (fanout=1)        0.196   la_maquina/cpu/cpu_goran/alu_/db_low<2>LogicTrst2
    SLICE_X20Y3.A        Tilo                  0.235   la_maquina/cpu/cpu_goran/db2<2>
                                                       la_maquina/cpu/cpu_goran/alu_/db_low<2>LogicTrst4
    SLICE_X20Y3.D3       net (fanout=5)        0.352   la_maquina/cpu/cpu_goran/alu_/db_low<2>
    SLICE_X20Y3.D        Tilo                  0.235   la_maquina/cpu/cpu_goran/db2<2>
                                                       la_maquina/cpu/cpu_goran/db2<2>LogicTrst1
    SLICE_X20Y3.C5       net (fanout=5)        0.570   la_maquina/cpu/cpu_goran/db2<2>
    SLICE_X20Y3.C        Tilo                  0.235   la_maquina/cpu/cpu_goran/db2<2>
                                                       la_maquina/cpu/cpu_goran/alu_xf_outLogicTrst3
    SLICE_X21Y3.A4       net (fanout=1)        0.298   la_maquina/cpu/cpu_goran/alu_xf_outLogicTrst2
    SLICE_X21Y3.A        Tilo                  0.259   la_maquina/cpu/cpu_goran/alu_/db_high<0>LogicTrst
                                                       la_maquina/cpu/cpu_goran/alu_xf_outLogicTrst4
    SLICE_X21Y3.B6       net (fanout=6)        0.151   la_maquina/cpu/cpu_goran/alu_xf_out
    SLICE_X21Y3.B        Tilo                  0.259   la_maquina/cpu/cpu_goran/alu_/db_high<0>LogicTrst
                                                       la_maquina/cpu/cpu_goran/db2<3>LogicTrst1
    SLICE_X21Y3.D2       net (fanout=5)        0.547   la_maquina/cpu/cpu_goran/db2<3>
    SLICE_X21Y3.D        Tilo                  0.259   la_maquina/cpu/cpu_goran/alu_/db_high<0>LogicTrst
                                                       la_maquina/cpu/cpu_goran/alu_/db_high<0>LogicTrst1
    SLICE_X21Y3.C6       net (fanout=1)        0.143   la_maquina/cpu/cpu_goran/alu_/db_high<0>LogicTrst
    SLICE_X21Y3.C        Tilo                  0.259   la_maquina/cpu/cpu_goran/alu_/db_high<0>LogicTrst
                                                       la_maquina/cpu/cpu_goran/alu_/db_high<0>LogicTrst3
    SLICE_X15Y3.B1       net (fanout=5)        1.282   la_maquina/cpu/cpu_goran/alu_/db_high<0>
    SLICE_X15Y3.B        Tilo                  0.259   la_maquina/cpu/cpu_goran/alu_flags_/DFFE_inst_latch_cf
                                                       la_maquina/cpu/cpu_goran/db2<4>LogicTrst1
    SLICE_X19Y2.C2       net (fanout=5)        1.331   la_maquina/cpu/cpu_goran/db2<4>
    SLICE_X19Y2.C        Tilo                  0.259   la_maquina/cpu/cpu_goran/alu_/db_high<2>
                                                       la_maquina/cpu/cpu_goran/alu_yf_outLogicTrst1
    SLICE_X19Y3.A4       net (fanout=1)        0.482   la_maquina/cpu/cpu_goran/alu_yf_outLogicTrst
    SLICE_X19Y3.A        Tilo                  0.259   la_maquina/cpu/cpu_goran/db1<5>LogicTrst1
                                                       la_maquina/cpu/cpu_goran/alu_yf_outLogicTrst3
    SLICE_X19Y3.B6       net (fanout=6)        0.154   la_maquina/cpu/cpu_goran/alu_yf_out
    SLICE_X19Y3.B        Tilo                  0.259   la_maquina/cpu/cpu_goran/db1<5>LogicTrst1
                                                       la_maquina/cpu/cpu_goran/db2<5>LogicTrst1
    SLICE_X21Y2.C1       net (fanout=5)        0.752   la_maquina/cpu/cpu_goran/db2<5>
    SLICE_X21Y2.C        Tilo                  0.259   la_maquina/cpu/cpu_goran/alu_sf_outLogicTrst1
                                                       la_maquina/cpu/cpu_goran/alu_/db_high<2>LogicTrst1
    SLICE_X19Y2.D6       net (fanout=1)        0.347   la_maquina/cpu/cpu_goran/alu_/db_high<2>LogicTrst
    SLICE_X19Y2.D        Tilo                  0.259   la_maquina/cpu/cpu_goran/alu_/db_high<2>
                                                       la_maquina/cpu/cpu_goran/alu_/db_high<2>LogicTrst3
    SLICE_X19Y2.B2       net (fanout=5)        0.559   la_maquina/cpu/cpu_goran/alu_/db_high<2>
    SLICE_X19Y2.B        Tilo                  0.259   la_maquina/cpu/cpu_goran/alu_/db_high<2>
                                                       la_maquina/cpu/cpu_goran/db2<6>LogicTrst1
    SLICE_X19Y2.A5       net (fanout=5)        0.257   la_maquina/cpu/cpu_goran/db2<6>
    SLICE_X19Y2.A        Tilo                  0.259   la_maquina/cpu/cpu_goran/alu_/db_high<2>
                                                       la_maquina/cpu/cpu_goran/alu_sf_outLogicTrst1
    SLICE_X21Y2.A5       net (fanout=1)        0.434   la_maquina/cpu/cpu_goran/alu_sf_outLogicTrst
    SLICE_X21Y2.A        Tilo                  0.259   la_maquina/cpu/cpu_goran/alu_sf_outLogicTrst1
                                                       la_maquina/cpu/cpu_goran/alu_sf_outLogicTrst3
    SLICE_X1Y2.A4        net (fanout=7)        1.926   la_maquina/cpu/cpu_goran/alu_sf_out
    SLICE_X1Y2.CLK       Tas                   0.373   la_maquina/cpu/cpu_goran/alu_/op1_high<3>
                                                       la_maquina/cpu/cpu_goran/alu_/b2v_op1_latch_mux_high/Q<3>1
                                                       la_maquina/cpu/cpu_goran/alu_/op1_high_3
    -------------------------------------------------  ---------------------------
    Total                                     44.431ns (12.624ns logic, 31.807ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------

Paths for end point la_maquina/cpu/cpu_goran/alu_/op1_low_3 (SLICE_X3Y2.D6), 4983254 paths
--------------------------------------------------------------------------------
Slack (setup path):     80.472ns (requirement - (data path - clock path skew + uncertainty))
  Source:               la_maquina/cpu/cpu_goran/ir_/opcode_6 (FF)
  Destination:          la_maquina/cpu/cpu_goran/alu_/op1_low_3 (FF)
  Requirement:          125.000ns
  Data Path Delay:      44.519ns (Levels of Logic = 46)
  Clock Path Skew:      0.026ns (0.463 - 0.437)
  Source Clock:         la_maquina/clk_cpu rising at 0.000ns
  Destination Clock:    la_maquina/clk_cpu falling at 125.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: la_maquina/cpu/cpu_goran/ir_/opcode_6 to la_maquina/cpu/cpu_goran/alu_/op1_low_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y6.BQ       Tcko                  0.430   la_maquina/cpu/cpu_goran/ir_/opcode<7>
                                                       la_maquina/cpu/cpu_goran/ir_/opcode_6
    SLICE_X16Y11.C1      net (fanout=30)       1.734   la_maquina/cpu/cpu_goran/ir_/opcode<6>
    SLICE_X16Y11.C       Tilo                  0.235   la_maquina/cpu/cpu_goran/decode_state_/DFFE_instED
                                                       la_maquina/cpu/cpu_goran/pla_decode_/pla<40><14>11
    SLICE_X16Y10.A3      net (fanout=24)       0.577   la_maquina/cpu/cpu_goran/pla_decode_/pla<40><14>1
    SLICE_X16Y10.A       Tilo                  0.235   la_maquina/cpu/cpu_goran/execute_/pla[50]_pla[40]_AND_608_o
                                                       la_maquina/cpu/cpu_goran/pla_decode_/pla<40><14>21
    SLICE_X19Y13.C1      net (fanout=10)       1.429   la_maquina/cpu/cpu_goran/pla_decode_/pla<40><14>2
    SLICE_X19Y13.C       Tilo                  0.259   la_maquina/cpu/cpu_goran/execute_/setM1212
                                                       la_maquina/cpu/cpu_goran/pla_decode_/pla<50><14>1
    SLICE_X19Y13.B4      net (fanout=7)        0.380   la_maquina/cpu/cpu_goran/pla<50>
    SLICE_X19Y13.B       Tilo                  0.259   la_maquina/cpu/cpu_goran/execute_/setM1212
                                                       la_maquina/cpu/cpu_goran/execute_/pla[17]_pla[50]_AND_64_o1
    SLICE_X11Y12.C5      net (fanout=8)        0.856   la_maquina/cpu/cpu_goran/execute_/pla[17]_pla[50]_AND_64_o
    SLICE_X11Y12.CMUX    Tilo                  0.337   la_maquina/cpu/cpu_goran/decode_state_/DFFE_inst4
                                                       la_maquina/cpu/cpu_goran/execute_/pla[17]_use_ixiy_OR_101_o111
    SLICE_X11Y12.B6      net (fanout=5)        0.154   la_maquina/cpu/cpu_goran/execute_/pla[17]_use_ixiy_OR_101_o11
    SLICE_X11Y12.B       Tilo                  0.259   la_maquina/cpu/cpu_goran/decode_state_/DFFE_inst4
                                                       la_maquina/cpu/cpu_goran/execute_/pla[17]_pla[38]_OR_265_o_SW1
    SLICE_X6Y19.A2       net (fanout=1)        1.274   N716
    SLICE_X6Y19.A        Tilo                  0.254   la_maquina/cpu/cpu_goran/execute_/ctl_inc_cy30
                                                       la_maquina/cpu/cpu_goran/execute_/pla[17]_pla[38]_OR_265_o
    SLICE_X6Y19.B4       net (fanout=4)        0.454   la_maquina/cpu/cpu_goran/execute_/pla[17]_pla[38]_OR_265_o
    SLICE_X6Y19.B        Tilo                  0.254   la_maquina/cpu/cpu_goran/execute_/ctl_inc_cy30
                                                       la_maquina/cpu/cpu_goran/execute_/pla[17]_pla[30]_OR_544_o1
    SLICE_X9Y19.A5       net (fanout=5)        0.545   la_maquina/cpu/cpu_goran/execute_/pla[17]_pla[30]_OR_544_o
    SLICE_X9Y19.A        Tilo                  0.259   la_maquina/cpu/cpu_goran/execute_/pla[17]_pla[49]_OR_4271_o
                                                       la_maquina/cpu/cpu_goran/execute_/pla[17]_use_ixiy_OR_1295_o1
    SLICE_X7Y17.C2       net (fanout=5)        1.047   la_maquina/cpu/cpu_goran/execute_/pla[17]_use_ixiy_OR_1295_o
    SLICE_X7Y17.C        Tilo                  0.259   la_maquina/cpu/cpu_goran/execute_/ctl_inc_cy36
                                                       la_maquina/cpu/cpu_goran/execute_/pla[17]_pla[91]_OR_3244_o1
    SLICE_X7Y17.B5       net (fanout=2)        0.447   la_maquina/cpu/cpu_goran/execute_/pla[17]_pla[91]_OR_3244_o
    SLICE_X7Y17.B        Tilo                  0.259   la_maquina/cpu/cpu_goran/execute_/ctl_inc_cy36
                                                       la_maquina/cpu/cpu_goran/execute_/ctl_inc_cy12_SW0
    SLICE_X7Y17.A5       net (fanout=1)        0.230   N450
    SLICE_X7Y17.A        Tilo                  0.259   la_maquina/cpu/cpu_goran/execute_/ctl_inc_cy36
                                                       la_maquina/cpu/cpu_goran/execute_/ctl_inc_cy12
    SLICE_X8Y19.A6       net (fanout=1)        0.645   la_maquina/cpu/cpu_goran/execute_/ctl_inc_cy12
    SLICE_X8Y19.A        Tilo                  0.235   la_maquina/cpu/cpu_goran/execute_/ctl_reg_sel_pc8
                                                       la_maquina/cpu/cpu_goran/execute_/ctl_inc_cy15
    SLICE_X12Y20.A6      net (fanout=2)        0.634   la_maquina/cpu/cpu_goran/execute_/ctl_inc_cy15
    SLICE_X12Y20.A       Tilo                  0.235   la_maquina/cpu/cpu_goran/memory_ifc_/DFFE_mrd_ff3
                                                       la_maquina/cpu/cpu_goran/execute_/ctl_inc_cy43
    SLICE_X12Y20.B6      net (fanout=5)        0.169   la_maquina/cpu/cpu_goran/ctl_inc_cy
    SLICE_X12Y20.B       Tilo                  0.235   la_maquina/cpu/cpu_goran/memory_ifc_/DFFE_mrd_ff3
                                                       la_maquina/cpu/cpu_goran/address_latch_/b2v_inst_inc_dec/SYNTHESIZED_WIRE_474
    SLICE_X21Y19.C4      net (fanout=4)        0.956   la_maquina/cpu/cpu_goran/address_latch_/b2v_inst_inc_dec/SYNTHESIZED_WIRE_47
    SLICE_X21Y19.CMUX    Tilo                  0.337   la_maquina/cpu/cpu_goran/reg_file_/b2v_latch_ir_hi/latch<7>
                                                       la_maquina/cpu/cpu_goran/address_latch_/b2v_inst_inc_dec/b2v_dual_adder_7/Mxor_d0_out_xo<0>1
    SLICE_X15Y21.D2      net (fanout=1)        1.143   la_maquina/cpu/cpu_goran/address_latch_/SYNTHESIZED_WIRE_7<7>
    SLICE_X15Y21.D       Tilo                  0.259   la_maquina/cpu/cpu_goran/address_pins_/DFFE_apin_latch<7>
                                                       la_maquina/cpu/cpu_goran/n0025<7>LogicTrst
    SLICE_X8Y9.A4        net (fanout=5)        1.509   la_maquina/cpu/cpu_goran/n0025<7>
    SLICE_X8Y9.COUT      Topcya                0.472   la_maquina/cpu/cpu_goran/reg_file_/gdfx_temp0<7>4
                                                       la_maquina/cpu/cpu_goran/reg_file_/gdfx_temp0<7>14
                                                       la_maquina/cpu/cpu_goran/reg_file_/gdfx_temp0<7>_MUXCY_3
    SLICE_X8Y10.CIN      net (fanout=1)        0.003   la_maquina/cpu/cpu_goran/reg_file_/gdfx_temp0<7>4
    SLICE_X8Y10.CMUX     Tcinc                 0.296   la_maquina/cpu/cpu_goran/reg_file_/b2v_latch_af2_lo/latch<7>
                                                       la_maquina/cpu/cpu_goran/reg_file_/gdfx_temp0<7>_MUXCY_6
    SLICE_X21Y6.C4       net (fanout=13)       2.109   la_maquina/cpu/cpu_goran/reg_file_/gdfx_temp0<7>
    SLICE_X21Y6.C        Tilo                  0.259   la_maquina/cpu/cpu_goran/ir_/opcode<7>
                                                       la_maquina/cpu/cpu_goran/db1<7>LogicTrst
    SLICE_X21Y2.B1       net (fanout=4)        0.982   la_maquina/cpu/cpu_goran/db1<7>
    SLICE_X21Y2.B        Tilo                  0.259   la_maquina/cpu/cpu_goran/alu_sf_outLogicTrst1
                                                       la_maquina/cpu/cpu_goran/alu_shift_db7LogicTrst1
    SLICE_X18Y3.B5       net (fanout=6)        0.473   la_maquina/cpu/cpu_goran/alu_shift_db7
    SLICE_X18Y3.B        Tilo                  0.254   la_maquina/cpu/cpu_goran/ctl_flags_cf2_sel_shift
                                                       la_maquina/cpu/cpu_goran/alu_control_/b2v_inst_shift_mux/out1
    SLICE_X18Y3.A5       net (fanout=2)        0.253   la_maquina/cpu/cpu_goran/alu_shift_in
    SLICE_X18Y3.A        Tilo                  0.254   la_maquina/cpu/cpu_goran/ctl_flags_cf2_sel_shift
                                                       la_maquina/cpu/cpu_goran/alu_/db_low<0>LogicTrst3
    SLICE_X17Y2.B6       net (fanout=1)        0.622   la_maquina/cpu/cpu_goran/alu_/db_low<0>LogicTrst2
    SLICE_X17Y2.B        Tilo                  0.259   la_maquina/cpu/cpu_goran/alu_flags_/SYNTHESIZED_WIRE_39
                                                       la_maquina/cpu/cpu_goran/alu_/db_low<0>LogicTrst4
    SLICE_X18Y3.C4       net (fanout=5)        0.828   la_maquina/cpu/cpu_goran/alu_/db_low<0>
    SLICE_X18Y3.C        Tilo                  0.255   la_maquina/cpu/cpu_goran/ctl_flags_cf2_sel_shift
                                                       la_maquina/cpu/cpu_goran/alu_shift_db0LogicTrst1
    SLICE_X19Y6.B4       net (fanout=6)        0.778   la_maquina/cpu/cpu_goran/alu_shift_db0
    SLICE_X19Y6.B        Tilo                  0.259   la_maquina/cpu/cpu_goran/db2<1>
                                                       la_maquina/cpu/cpu_goran/alu_/db_low<1>LogicTrst2
    SLICE_X19Y6.A5       net (fanout=1)        0.230   la_maquina/cpu/cpu_goran/alu_/db_low<1>LogicTrst1
    SLICE_X19Y6.A        Tilo                  0.259   la_maquina/cpu/cpu_goran/db2<1>
                                                       la_maquina/cpu/cpu_goran/alu_/db_low<1>LogicTrst3
    SLICE_X19Y6.D3       net (fanout=5)        0.400   la_maquina/cpu/cpu_goran/alu_/db_low<1>
    SLICE_X19Y6.D        Tilo                  0.259   la_maquina/cpu/cpu_goran/db2<1>
                                                       la_maquina/cpu/cpu_goran/db2<1>LogicTrst1
    SLICE_X20Y3.B2       net (fanout=5)        1.473   la_maquina/cpu/cpu_goran/db2<1>
    SLICE_X20Y3.B        Tilo                  0.235   la_maquina/cpu/cpu_goran/db2<2>
                                                       la_maquina/cpu/cpu_goran/alu_/db_low<2>LogicTrst3
    SLICE_X20Y3.A5       net (fanout=1)        0.196   la_maquina/cpu/cpu_goran/alu_/db_low<2>LogicTrst2
    SLICE_X20Y3.A        Tilo                  0.235   la_maquina/cpu/cpu_goran/db2<2>
                                                       la_maquina/cpu/cpu_goran/alu_/db_low<2>LogicTrst4
    SLICE_X20Y3.D3       net (fanout=5)        0.352   la_maquina/cpu/cpu_goran/alu_/db_low<2>
    SLICE_X20Y3.D        Tilo                  0.235   la_maquina/cpu/cpu_goran/db2<2>
                                                       la_maquina/cpu/cpu_goran/db2<2>LogicTrst1
    SLICE_X20Y3.C5       net (fanout=5)        0.570   la_maquina/cpu/cpu_goran/db2<2>
    SLICE_X20Y3.C        Tilo                  0.235   la_maquina/cpu/cpu_goran/db2<2>
                                                       la_maquina/cpu/cpu_goran/alu_xf_outLogicTrst3
    SLICE_X21Y3.A4       net (fanout=1)        0.298   la_maquina/cpu/cpu_goran/alu_xf_outLogicTrst2
    SLICE_X21Y3.A        Tilo                  0.259   la_maquina/cpu/cpu_goran/alu_/db_high<0>LogicTrst
                                                       la_maquina/cpu/cpu_goran/alu_xf_outLogicTrst4
    SLICE_X21Y3.B6       net (fanout=6)        0.151   la_maquina/cpu/cpu_goran/alu_xf_out
    SLICE_X21Y3.B        Tilo                  0.259   la_maquina/cpu/cpu_goran/alu_/db_high<0>LogicTrst
                                                       la_maquina/cpu/cpu_goran/db2<3>LogicTrst1
    SLICE_X21Y3.D2       net (fanout=5)        0.547   la_maquina/cpu/cpu_goran/db2<3>
    SLICE_X21Y3.D        Tilo                  0.259   la_maquina/cpu/cpu_goran/alu_/db_high<0>LogicTrst
                                                       la_maquina/cpu/cpu_goran/alu_/db_high<0>LogicTrst1
    SLICE_X21Y3.C6       net (fanout=1)        0.143   la_maquina/cpu/cpu_goran/alu_/db_high<0>LogicTrst
    SLICE_X21Y3.C        Tilo                  0.259   la_maquina/cpu/cpu_goran/alu_/db_high<0>LogicTrst
                                                       la_maquina/cpu/cpu_goran/alu_/db_high<0>LogicTrst3
    SLICE_X15Y3.B1       net (fanout=5)        1.282   la_maquina/cpu/cpu_goran/alu_/db_high<0>
    SLICE_X15Y3.B        Tilo                  0.259   la_maquina/cpu/cpu_goran/alu_flags_/DFFE_inst_latch_cf
                                                       la_maquina/cpu/cpu_goran/db2<4>LogicTrst1
    SLICE_X19Y2.C2       net (fanout=5)        1.331   la_maquina/cpu/cpu_goran/db2<4>
    SLICE_X19Y2.C        Tilo                  0.259   la_maquina/cpu/cpu_goran/alu_/db_high<2>
                                                       la_maquina/cpu/cpu_goran/alu_yf_outLogicTrst1
    SLICE_X19Y3.A4       net (fanout=1)        0.482   la_maquina/cpu/cpu_goran/alu_yf_outLogicTrst
    SLICE_X19Y3.A        Tilo                  0.259   la_maquina/cpu/cpu_goran/db1<5>LogicTrst1
                                                       la_maquina/cpu/cpu_goran/alu_yf_outLogicTrst3
    SLICE_X19Y3.B6       net (fanout=6)        0.154   la_maquina/cpu/cpu_goran/alu_yf_out
    SLICE_X19Y3.B        Tilo                  0.259   la_maquina/cpu/cpu_goran/db1<5>LogicTrst1
                                                       la_maquina/cpu/cpu_goran/db2<5>LogicTrst1
    SLICE_X21Y2.C1       net (fanout=5)        0.752   la_maquina/cpu/cpu_goran/db2<5>
    SLICE_X21Y2.C        Tilo                  0.259   la_maquina/cpu/cpu_goran/alu_sf_outLogicTrst1
                                                       la_maquina/cpu/cpu_goran/alu_/db_high<2>LogicTrst1
    SLICE_X19Y2.D6       net (fanout=1)        0.347   la_maquina/cpu/cpu_goran/alu_/db_high<2>LogicTrst
    SLICE_X19Y2.D        Tilo                  0.259   la_maquina/cpu/cpu_goran/alu_/db_high<2>
                                                       la_maquina/cpu/cpu_goran/alu_/db_high<2>LogicTrst3
    SLICE_X19Y2.B2       net (fanout=5)        0.559   la_maquina/cpu/cpu_goran/alu_/db_high<2>
    SLICE_X19Y2.B        Tilo                  0.259   la_maquina/cpu/cpu_goran/alu_/db_high<2>
                                                       la_maquina/cpu/cpu_goran/db2<6>LogicTrst1
    SLICE_X19Y2.A5       net (fanout=5)        0.257   la_maquina/cpu/cpu_goran/db2<6>
    SLICE_X19Y2.A        Tilo                  0.259   la_maquina/cpu/cpu_goran/alu_/db_high<2>
                                                       la_maquina/cpu/cpu_goran/alu_sf_outLogicTrst1
    SLICE_X21Y2.A5       net (fanout=1)        0.434   la_maquina/cpu/cpu_goran/alu_sf_outLogicTrst
    SLICE_X21Y2.A        Tilo                  0.259   la_maquina/cpu/cpu_goran/alu_sf_outLogicTrst1
                                                       la_maquina/cpu/cpu_goran/alu_sf_outLogicTrst3
    SLICE_X3Y2.D6        net (fanout=7)        1.706   la_maquina/cpu/cpu_goran/alu_sf_out
    SLICE_X3Y2.CLK       Tas                   0.373   la_maquina/cpu/cpu_goran/alu_/op1_low<3>
                                                       la_maquina/cpu/cpu_goran/alu_/b2v_op1_latch_mux_low/Q<3>1
                                                       la_maquina/cpu/cpu_goran/alu_/op1_low_3
    -------------------------------------------------  ---------------------------
    Total                                     44.519ns (12.624ns logic, 31.895ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     80.575ns (requirement - (data path - clock path skew + uncertainty))
  Source:               la_maquina/cpu/cpu_goran/ir_/opcode_6 (FF)
  Destination:          la_maquina/cpu/cpu_goran/alu_/op1_low_3 (FF)
  Requirement:          125.000ns
  Data Path Delay:      44.416ns (Levels of Logic = 46)
  Clock Path Skew:      0.026ns (0.463 - 0.437)
  Source Clock:         la_maquina/clk_cpu rising at 0.000ns
  Destination Clock:    la_maquina/clk_cpu falling at 125.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: la_maquina/cpu/cpu_goran/ir_/opcode_6 to la_maquina/cpu/cpu_goran/alu_/op1_low_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y6.BQ       Tcko                  0.430   la_maquina/cpu/cpu_goran/ir_/opcode<7>
                                                       la_maquina/cpu/cpu_goran/ir_/opcode_6
    SLICE_X16Y11.C1      net (fanout=30)       1.734   la_maquina/cpu/cpu_goran/ir_/opcode<6>
    SLICE_X16Y11.C       Tilo                  0.235   la_maquina/cpu/cpu_goran/decode_state_/DFFE_instED
                                                       la_maquina/cpu/cpu_goran/pla_decode_/pla<40><14>11
    SLICE_X16Y10.A3      net (fanout=24)       0.577   la_maquina/cpu/cpu_goran/pla_decode_/pla<40><14>1
    SLICE_X16Y10.A       Tilo                  0.235   la_maquina/cpu/cpu_goran/execute_/pla[50]_pla[40]_AND_608_o
                                                       la_maquina/cpu/cpu_goran/pla_decode_/pla<40><14>21
    SLICE_X19Y13.C1      net (fanout=10)       1.429   la_maquina/cpu/cpu_goran/pla_decode_/pla<40><14>2
    SLICE_X19Y13.C       Tilo                  0.259   la_maquina/cpu/cpu_goran/execute_/setM1212
                                                       la_maquina/cpu/cpu_goran/pla_decode_/pla<50><14>1
    SLICE_X19Y13.B4      net (fanout=7)        0.380   la_maquina/cpu/cpu_goran/pla<50>
    SLICE_X19Y13.B       Tilo                  0.259   la_maquina/cpu/cpu_goran/execute_/setM1212
                                                       la_maquina/cpu/cpu_goran/execute_/pla[17]_pla[50]_AND_64_o1
    SLICE_X11Y12.C5      net (fanout=8)        0.856   la_maquina/cpu/cpu_goran/execute_/pla[17]_pla[50]_AND_64_o
    SLICE_X11Y12.CMUX    Tilo                  0.337   la_maquina/cpu/cpu_goran/decode_state_/DFFE_inst4
                                                       la_maquina/cpu/cpu_goran/execute_/pla[17]_use_ixiy_OR_101_o111
    SLICE_X11Y12.B6      net (fanout=5)        0.154   la_maquina/cpu/cpu_goran/execute_/pla[17]_use_ixiy_OR_101_o11
    SLICE_X11Y12.B       Tilo                  0.259   la_maquina/cpu/cpu_goran/decode_state_/DFFE_inst4
                                                       la_maquina/cpu/cpu_goran/execute_/pla[17]_pla[38]_OR_265_o_SW1
    SLICE_X6Y19.A2       net (fanout=1)        1.274   N716
    SLICE_X6Y19.A        Tilo                  0.254   la_maquina/cpu/cpu_goran/execute_/ctl_inc_cy30
                                                       la_maquina/cpu/cpu_goran/execute_/pla[17]_pla[38]_OR_265_o
    SLICE_X6Y19.B4       net (fanout=4)        0.454   la_maquina/cpu/cpu_goran/execute_/pla[17]_pla[38]_OR_265_o
    SLICE_X6Y19.B        Tilo                  0.254   la_maquina/cpu/cpu_goran/execute_/ctl_inc_cy30
                                                       la_maquina/cpu/cpu_goran/execute_/pla[17]_pla[30]_OR_544_o1
    SLICE_X9Y19.A5       net (fanout=5)        0.545   la_maquina/cpu/cpu_goran/execute_/pla[17]_pla[30]_OR_544_o
    SLICE_X9Y19.A        Tilo                  0.259   la_maquina/cpu/cpu_goran/execute_/pla[17]_pla[49]_OR_4271_o
                                                       la_maquina/cpu/cpu_goran/execute_/pla[17]_use_ixiy_OR_1295_o1
    SLICE_X7Y17.C2       net (fanout=5)        1.047   la_maquina/cpu/cpu_goran/execute_/pla[17]_use_ixiy_OR_1295_o
    SLICE_X7Y17.C        Tilo                  0.259   la_maquina/cpu/cpu_goran/execute_/ctl_inc_cy36
                                                       la_maquina/cpu/cpu_goran/execute_/pla[17]_pla[91]_OR_3244_o1
    SLICE_X7Y17.D5       net (fanout=2)        0.241   la_maquina/cpu/cpu_goran/execute_/pla[17]_pla[91]_OR_3244_o
    SLICE_X7Y17.D        Tilo                  0.259   la_maquina/cpu/cpu_goran/execute_/ctl_inc_cy36
                                                       la_maquina/cpu/cpu_goran/execute_/ctl_inc_cy35
    SLICE_X7Y19.D6       net (fanout=1)        0.358   la_maquina/cpu/cpu_goran/execute_/ctl_inc_cy36
    SLICE_X7Y19.D        Tilo                  0.259   N448
                                                       la_maquina/cpu/cpu_goran/execute_/ctl_inc_cy36_SW0
    SLICE_X7Y19.C6       net (fanout=1)        0.143   N448
    SLICE_X7Y19.C        Tilo                  0.259   N448
                                                       la_maquina/cpu/cpu_goran/execute_/ctl_inc_cy36
    SLICE_X12Y20.A4      net (fanout=2)        1.087   la_maquina/cpu/cpu_goran/execute_/ctl_inc_cy37
    SLICE_X12Y20.A       Tilo                  0.235   la_maquina/cpu/cpu_goran/memory_ifc_/DFFE_mrd_ff3
                                                       la_maquina/cpu/cpu_goran/execute_/ctl_inc_cy43
    SLICE_X12Y20.B6      net (fanout=5)        0.169   la_maquina/cpu/cpu_goran/ctl_inc_cy
    SLICE_X12Y20.B       Tilo                  0.235   la_maquina/cpu/cpu_goran/memory_ifc_/DFFE_mrd_ff3
                                                       la_maquina/cpu/cpu_goran/address_latch_/b2v_inst_inc_dec/SYNTHESIZED_WIRE_474
    SLICE_X21Y19.C4      net (fanout=4)        0.956   la_maquina/cpu/cpu_goran/address_latch_/b2v_inst_inc_dec/SYNTHESIZED_WIRE_47
    SLICE_X21Y19.CMUX    Tilo                  0.337   la_maquina/cpu/cpu_goran/reg_file_/b2v_latch_ir_hi/latch<7>
                                                       la_maquina/cpu/cpu_goran/address_latch_/b2v_inst_inc_dec/b2v_dual_adder_7/Mxor_d0_out_xo<0>1
    SLICE_X15Y21.D2      net (fanout=1)        1.143   la_maquina/cpu/cpu_goran/address_latch_/SYNTHESIZED_WIRE_7<7>
    SLICE_X15Y21.D       Tilo                  0.259   la_maquina/cpu/cpu_goran/address_pins_/DFFE_apin_latch<7>
                                                       la_maquina/cpu/cpu_goran/n0025<7>LogicTrst
    SLICE_X8Y9.A4        net (fanout=5)        1.509   la_maquina/cpu/cpu_goran/n0025<7>
    SLICE_X8Y9.COUT      Topcya                0.472   la_maquina/cpu/cpu_goran/reg_file_/gdfx_temp0<7>4
                                                       la_maquina/cpu/cpu_goran/reg_file_/gdfx_temp0<7>14
                                                       la_maquina/cpu/cpu_goran/reg_file_/gdfx_temp0<7>_MUXCY_3
    SLICE_X8Y10.CIN      net (fanout=1)        0.003   la_maquina/cpu/cpu_goran/reg_file_/gdfx_temp0<7>4
    SLICE_X8Y10.CMUX     Tcinc                 0.296   la_maquina/cpu/cpu_goran/reg_file_/b2v_latch_af2_lo/latch<7>
                                                       la_maquina/cpu/cpu_goran/reg_file_/gdfx_temp0<7>_MUXCY_6
    SLICE_X21Y6.C4       net (fanout=13)       2.109   la_maquina/cpu/cpu_goran/reg_file_/gdfx_temp0<7>
    SLICE_X21Y6.C        Tilo                  0.259   la_maquina/cpu/cpu_goran/ir_/opcode<7>
                                                       la_maquina/cpu/cpu_goran/db1<7>LogicTrst
    SLICE_X21Y2.B1       net (fanout=4)        0.982   la_maquina/cpu/cpu_goran/db1<7>
    SLICE_X21Y2.B        Tilo                  0.259   la_maquina/cpu/cpu_goran/alu_sf_outLogicTrst1
                                                       la_maquina/cpu/cpu_goran/alu_shift_db7LogicTrst1
    SLICE_X18Y3.B5       net (fanout=6)        0.473   la_maquina/cpu/cpu_goran/alu_shift_db7
    SLICE_X18Y3.B        Tilo                  0.254   la_maquina/cpu/cpu_goran/ctl_flags_cf2_sel_shift
                                                       la_maquina/cpu/cpu_goran/alu_control_/b2v_inst_shift_mux/out1
    SLICE_X18Y3.A5       net (fanout=2)        0.253   la_maquina/cpu/cpu_goran/alu_shift_in
    SLICE_X18Y3.A        Tilo                  0.254   la_maquina/cpu/cpu_goran/ctl_flags_cf2_sel_shift
                                                       la_maquina/cpu/cpu_goran/alu_/db_low<0>LogicTrst3
    SLICE_X17Y2.B6       net (fanout=1)        0.622   la_maquina/cpu/cpu_goran/alu_/db_low<0>LogicTrst2
    SLICE_X17Y2.B        Tilo                  0.259   la_maquina/cpu/cpu_goran/alu_flags_/SYNTHESIZED_WIRE_39
                                                       la_maquina/cpu/cpu_goran/alu_/db_low<0>LogicTrst4
    SLICE_X18Y3.C4       net (fanout=5)        0.828   la_maquina/cpu/cpu_goran/alu_/db_low<0>
    SLICE_X18Y3.C        Tilo                  0.255   la_maquina/cpu/cpu_goran/ctl_flags_cf2_sel_shift
                                                       la_maquina/cpu/cpu_goran/alu_shift_db0LogicTrst1
    SLICE_X19Y6.B4       net (fanout=6)        0.778   la_maquina/cpu/cpu_goran/alu_shift_db0
    SLICE_X19Y6.B        Tilo                  0.259   la_maquina/cpu/cpu_goran/db2<1>
                                                       la_maquina/cpu/cpu_goran/alu_/db_low<1>LogicTrst2
    SLICE_X19Y6.A5       net (fanout=1)        0.230   la_maquina/cpu/cpu_goran/alu_/db_low<1>LogicTrst1
    SLICE_X19Y6.A        Tilo                  0.259   la_maquina/cpu/cpu_goran/db2<1>
                                                       la_maquina/cpu/cpu_goran/alu_/db_low<1>LogicTrst3
    SLICE_X19Y6.D3       net (fanout=5)        0.400   la_maquina/cpu/cpu_goran/alu_/db_low<1>
    SLICE_X19Y6.D        Tilo                  0.259   la_maquina/cpu/cpu_goran/db2<1>
                                                       la_maquina/cpu/cpu_goran/db2<1>LogicTrst1
    SLICE_X20Y3.B2       net (fanout=5)        1.473   la_maquina/cpu/cpu_goran/db2<1>
    SLICE_X20Y3.B        Tilo                  0.235   la_maquina/cpu/cpu_goran/db2<2>
                                                       la_maquina/cpu/cpu_goran/alu_/db_low<2>LogicTrst3
    SLICE_X20Y3.A5       net (fanout=1)        0.196   la_maquina/cpu/cpu_goran/alu_/db_low<2>LogicTrst2
    SLICE_X20Y3.A        Tilo                  0.235   la_maquina/cpu/cpu_goran/db2<2>
                                                       la_maquina/cpu/cpu_goran/alu_/db_low<2>LogicTrst4
    SLICE_X20Y3.D3       net (fanout=5)        0.352   la_maquina/cpu/cpu_goran/alu_/db_low<2>
    SLICE_X20Y3.D        Tilo                  0.235   la_maquina/cpu/cpu_goran/db2<2>
                                                       la_maquina/cpu/cpu_goran/db2<2>LogicTrst1
    SLICE_X20Y3.C5       net (fanout=5)        0.570   la_maquina/cpu/cpu_goran/db2<2>
    SLICE_X20Y3.C        Tilo                  0.235   la_maquina/cpu/cpu_goran/db2<2>
                                                       la_maquina/cpu/cpu_goran/alu_xf_outLogicTrst3
    SLICE_X21Y3.A4       net (fanout=1)        0.298   la_maquina/cpu/cpu_goran/alu_xf_outLogicTrst2
    SLICE_X21Y3.A        Tilo                  0.259   la_maquina/cpu/cpu_goran/alu_/db_high<0>LogicTrst
                                                       la_maquina/cpu/cpu_goran/alu_xf_outLogicTrst4
    SLICE_X21Y3.B6       net (fanout=6)        0.151   la_maquina/cpu/cpu_goran/alu_xf_out
    SLICE_X21Y3.B        Tilo                  0.259   la_maquina/cpu/cpu_goran/alu_/db_high<0>LogicTrst
                                                       la_maquina/cpu/cpu_goran/db2<3>LogicTrst1
    SLICE_X21Y3.D2       net (fanout=5)        0.547   la_maquina/cpu/cpu_goran/db2<3>
    SLICE_X21Y3.D        Tilo                  0.259   la_maquina/cpu/cpu_goran/alu_/db_high<0>LogicTrst
                                                       la_maquina/cpu/cpu_goran/alu_/db_high<0>LogicTrst1
    SLICE_X21Y3.C6       net (fanout=1)        0.143   la_maquina/cpu/cpu_goran/alu_/db_high<0>LogicTrst
    SLICE_X21Y3.C        Tilo                  0.259   la_maquina/cpu/cpu_goran/alu_/db_high<0>LogicTrst
                                                       la_maquina/cpu/cpu_goran/alu_/db_high<0>LogicTrst3
    SLICE_X15Y3.B1       net (fanout=5)        1.282   la_maquina/cpu/cpu_goran/alu_/db_high<0>
    SLICE_X15Y3.B        Tilo                  0.259   la_maquina/cpu/cpu_goran/alu_flags_/DFFE_inst_latch_cf
                                                       la_maquina/cpu/cpu_goran/db2<4>LogicTrst1
    SLICE_X19Y2.C2       net (fanout=5)        1.331   la_maquina/cpu/cpu_goran/db2<4>
    SLICE_X19Y2.C        Tilo                  0.259   la_maquina/cpu/cpu_goran/alu_/db_high<2>
                                                       la_maquina/cpu/cpu_goran/alu_yf_outLogicTrst1
    SLICE_X19Y3.A4       net (fanout=1)        0.482   la_maquina/cpu/cpu_goran/alu_yf_outLogicTrst
    SLICE_X19Y3.A        Tilo                  0.259   la_maquina/cpu/cpu_goran/db1<5>LogicTrst1
                                                       la_maquina/cpu/cpu_goran/alu_yf_outLogicTrst3
    SLICE_X19Y3.B6       net (fanout=6)        0.154   la_maquina/cpu/cpu_goran/alu_yf_out
    SLICE_X19Y3.B        Tilo                  0.259   la_maquina/cpu/cpu_goran/db1<5>LogicTrst1
                                                       la_maquina/cpu/cpu_goran/db2<5>LogicTrst1
    SLICE_X21Y2.C1       net (fanout=5)        0.752   la_maquina/cpu/cpu_goran/db2<5>
    SLICE_X21Y2.C        Tilo                  0.259   la_maquina/cpu/cpu_goran/alu_sf_outLogicTrst1
                                                       la_maquina/cpu/cpu_goran/alu_/db_high<2>LogicTrst1
    SLICE_X19Y2.D6       net (fanout=1)        0.347   la_maquina/cpu/cpu_goran/alu_/db_high<2>LogicTrst
    SLICE_X19Y2.D        Tilo                  0.259   la_maquina/cpu/cpu_goran/alu_/db_high<2>
                                                       la_maquina/cpu/cpu_goran/alu_/db_high<2>LogicTrst3
    SLICE_X19Y2.B2       net (fanout=5)        0.559   la_maquina/cpu/cpu_goran/alu_/db_high<2>
    SLICE_X19Y2.B        Tilo                  0.259   la_maquina/cpu/cpu_goran/alu_/db_high<2>
                                                       la_maquina/cpu/cpu_goran/db2<6>LogicTrst1
    SLICE_X19Y2.A5       net (fanout=5)        0.257   la_maquina/cpu/cpu_goran/db2<6>
    SLICE_X19Y2.A        Tilo                  0.259   la_maquina/cpu/cpu_goran/alu_/db_high<2>
                                                       la_maquina/cpu/cpu_goran/alu_sf_outLogicTrst1
    SLICE_X21Y2.A5       net (fanout=1)        0.434   la_maquina/cpu/cpu_goran/alu_sf_outLogicTrst
    SLICE_X21Y2.A        Tilo                  0.259   la_maquina/cpu/cpu_goran/alu_sf_outLogicTrst1
                                                       la_maquina/cpu/cpu_goran/alu_sf_outLogicTrst3
    SLICE_X3Y2.D6        net (fanout=7)        1.706   la_maquina/cpu/cpu_goran/alu_sf_out
    SLICE_X3Y2.CLK       Tas                   0.373   la_maquina/cpu/cpu_goran/alu_/op1_low<3>
                                                       la_maquina/cpu/cpu_goran/alu_/b2v_op1_latch_mux_low/Q<3>1
                                                       la_maquina/cpu/cpu_goran/alu_/op1_low_3
    -------------------------------------------------  ---------------------------
    Total                                     44.416ns (12.648ns logic, 31.768ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     80.780ns (requirement - (data path - clock path skew + uncertainty))
  Source:               la_maquina/cpu/cpu_goran/ir_/opcode_7 (FF)
  Destination:          la_maquina/cpu/cpu_goran/alu_/op1_low_3 (FF)
  Requirement:          125.000ns
  Data Path Delay:      44.211ns (Levels of Logic = 46)
  Clock Path Skew:      0.026ns (0.463 - 0.437)
  Source Clock:         la_maquina/clk_cpu rising at 0.000ns
  Destination Clock:    la_maquina/clk_cpu falling at 125.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: la_maquina/cpu/cpu_goran/ir_/opcode_7 to la_maquina/cpu/cpu_goran/alu_/op1_low_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y6.DQ       Tcko                  0.430   la_maquina/cpu/cpu_goran/ir_/opcode<7>
                                                       la_maquina/cpu/cpu_goran/ir_/opcode_7
    SLICE_X16Y11.C3      net (fanout=42)       1.426   la_maquina/cpu/cpu_goran/ir_/opcode<7>
    SLICE_X16Y11.C       Tilo                  0.235   la_maquina/cpu/cpu_goran/decode_state_/DFFE_instED
                                                       la_maquina/cpu/cpu_goran/pla_decode_/pla<40><14>11
    SLICE_X16Y10.A3      net (fanout=24)       0.577   la_maquina/cpu/cpu_goran/pla_decode_/pla<40><14>1
    SLICE_X16Y10.A       Tilo                  0.235   la_maquina/cpu/cpu_goran/execute_/pla[50]_pla[40]_AND_608_o
                                                       la_maquina/cpu/cpu_goran/pla_decode_/pla<40><14>21
    SLICE_X19Y13.C1      net (fanout=10)       1.429   la_maquina/cpu/cpu_goran/pla_decode_/pla<40><14>2
    SLICE_X19Y13.C       Tilo                  0.259   la_maquina/cpu/cpu_goran/execute_/setM1212
                                                       la_maquina/cpu/cpu_goran/pla_decode_/pla<50><14>1
    SLICE_X19Y13.B4      net (fanout=7)        0.380   la_maquina/cpu/cpu_goran/pla<50>
    SLICE_X19Y13.B       Tilo                  0.259   la_maquina/cpu/cpu_goran/execute_/setM1212
                                                       la_maquina/cpu/cpu_goran/execute_/pla[17]_pla[50]_AND_64_o1
    SLICE_X11Y12.C5      net (fanout=8)        0.856   la_maquina/cpu/cpu_goran/execute_/pla[17]_pla[50]_AND_64_o
    SLICE_X11Y12.CMUX    Tilo                  0.337   la_maquina/cpu/cpu_goran/decode_state_/DFFE_inst4
                                                       la_maquina/cpu/cpu_goran/execute_/pla[17]_use_ixiy_OR_101_o111
    SLICE_X11Y12.B6      net (fanout=5)        0.154   la_maquina/cpu/cpu_goran/execute_/pla[17]_use_ixiy_OR_101_o11
    SLICE_X11Y12.B       Tilo                  0.259   la_maquina/cpu/cpu_goran/decode_state_/DFFE_inst4
                                                       la_maquina/cpu/cpu_goran/execute_/pla[17]_pla[38]_OR_265_o_SW1
    SLICE_X6Y19.A2       net (fanout=1)        1.274   N716
    SLICE_X6Y19.A        Tilo                  0.254   la_maquina/cpu/cpu_goran/execute_/ctl_inc_cy30
                                                       la_maquina/cpu/cpu_goran/execute_/pla[17]_pla[38]_OR_265_o
    SLICE_X6Y19.B4       net (fanout=4)        0.454   la_maquina/cpu/cpu_goran/execute_/pla[17]_pla[38]_OR_265_o
    SLICE_X6Y19.B        Tilo                  0.254   la_maquina/cpu/cpu_goran/execute_/ctl_inc_cy30
                                                       la_maquina/cpu/cpu_goran/execute_/pla[17]_pla[30]_OR_544_o1
    SLICE_X9Y19.A5       net (fanout=5)        0.545   la_maquina/cpu/cpu_goran/execute_/pla[17]_pla[30]_OR_544_o
    SLICE_X9Y19.A        Tilo                  0.259   la_maquina/cpu/cpu_goran/execute_/pla[17]_pla[49]_OR_4271_o
                                                       la_maquina/cpu/cpu_goran/execute_/pla[17]_use_ixiy_OR_1295_o1
    SLICE_X7Y17.C2       net (fanout=5)        1.047   la_maquina/cpu/cpu_goran/execute_/pla[17]_use_ixiy_OR_1295_o
    SLICE_X7Y17.C        Tilo                  0.259   la_maquina/cpu/cpu_goran/execute_/ctl_inc_cy36
                                                       la_maquina/cpu/cpu_goran/execute_/pla[17]_pla[91]_OR_3244_o1
    SLICE_X7Y17.B5       net (fanout=2)        0.447   la_maquina/cpu/cpu_goran/execute_/pla[17]_pla[91]_OR_3244_o
    SLICE_X7Y17.B        Tilo                  0.259   la_maquina/cpu/cpu_goran/execute_/ctl_inc_cy36
                                                       la_maquina/cpu/cpu_goran/execute_/ctl_inc_cy12_SW0
    SLICE_X7Y17.A5       net (fanout=1)        0.230   N450
    SLICE_X7Y17.A        Tilo                  0.259   la_maquina/cpu/cpu_goran/execute_/ctl_inc_cy36
                                                       la_maquina/cpu/cpu_goran/execute_/ctl_inc_cy12
    SLICE_X8Y19.A6       net (fanout=1)        0.645   la_maquina/cpu/cpu_goran/execute_/ctl_inc_cy12
    SLICE_X8Y19.A        Tilo                  0.235   la_maquina/cpu/cpu_goran/execute_/ctl_reg_sel_pc8
                                                       la_maquina/cpu/cpu_goran/execute_/ctl_inc_cy15
    SLICE_X12Y20.A6      net (fanout=2)        0.634   la_maquina/cpu/cpu_goran/execute_/ctl_inc_cy15
    SLICE_X12Y20.A       Tilo                  0.235   la_maquina/cpu/cpu_goran/memory_ifc_/DFFE_mrd_ff3
                                                       la_maquina/cpu/cpu_goran/execute_/ctl_inc_cy43
    SLICE_X12Y20.B6      net (fanout=5)        0.169   la_maquina/cpu/cpu_goran/ctl_inc_cy
    SLICE_X12Y20.B       Tilo                  0.235   la_maquina/cpu/cpu_goran/memory_ifc_/DFFE_mrd_ff3
                                                       la_maquina/cpu/cpu_goran/address_latch_/b2v_inst_inc_dec/SYNTHESIZED_WIRE_474
    SLICE_X21Y19.C4      net (fanout=4)        0.956   la_maquina/cpu/cpu_goran/address_latch_/b2v_inst_inc_dec/SYNTHESIZED_WIRE_47
    SLICE_X21Y19.CMUX    Tilo                  0.337   la_maquina/cpu/cpu_goran/reg_file_/b2v_latch_ir_hi/latch<7>
                                                       la_maquina/cpu/cpu_goran/address_latch_/b2v_inst_inc_dec/b2v_dual_adder_7/Mxor_d0_out_xo<0>1
    SLICE_X15Y21.D2      net (fanout=1)        1.143   la_maquina/cpu/cpu_goran/address_latch_/SYNTHESIZED_WIRE_7<7>
    SLICE_X15Y21.D       Tilo                  0.259   la_maquina/cpu/cpu_goran/address_pins_/DFFE_apin_latch<7>
                                                       la_maquina/cpu/cpu_goran/n0025<7>LogicTrst
    SLICE_X8Y9.A4        net (fanout=5)        1.509   la_maquina/cpu/cpu_goran/n0025<7>
    SLICE_X8Y9.COUT      Topcya                0.472   la_maquina/cpu/cpu_goran/reg_file_/gdfx_temp0<7>4
                                                       la_maquina/cpu/cpu_goran/reg_file_/gdfx_temp0<7>14
                                                       la_maquina/cpu/cpu_goran/reg_file_/gdfx_temp0<7>_MUXCY_3
    SLICE_X8Y10.CIN      net (fanout=1)        0.003   la_maquina/cpu/cpu_goran/reg_file_/gdfx_temp0<7>4
    SLICE_X8Y10.CMUX     Tcinc                 0.296   la_maquina/cpu/cpu_goran/reg_file_/b2v_latch_af2_lo/latch<7>
                                                       la_maquina/cpu/cpu_goran/reg_file_/gdfx_temp0<7>_MUXCY_6
    SLICE_X21Y6.C4       net (fanout=13)       2.109   la_maquina/cpu/cpu_goran/reg_file_/gdfx_temp0<7>
    SLICE_X21Y6.C        Tilo                  0.259   la_maquina/cpu/cpu_goran/ir_/opcode<7>
                                                       la_maquina/cpu/cpu_goran/db1<7>LogicTrst
    SLICE_X21Y2.B1       net (fanout=4)        0.982   la_maquina/cpu/cpu_goran/db1<7>
    SLICE_X21Y2.B        Tilo                  0.259   la_maquina/cpu/cpu_goran/alu_sf_outLogicTrst1
                                                       la_maquina/cpu/cpu_goran/alu_shift_db7LogicTrst1
    SLICE_X18Y3.B5       net (fanout=6)        0.473   la_maquina/cpu/cpu_goran/alu_shift_db7
    SLICE_X18Y3.B        Tilo                  0.254   la_maquina/cpu/cpu_goran/ctl_flags_cf2_sel_shift
                                                       la_maquina/cpu/cpu_goran/alu_control_/b2v_inst_shift_mux/out1
    SLICE_X18Y3.A5       net (fanout=2)        0.253   la_maquina/cpu/cpu_goran/alu_shift_in
    SLICE_X18Y3.A        Tilo                  0.254   la_maquina/cpu/cpu_goran/ctl_flags_cf2_sel_shift
                                                       la_maquina/cpu/cpu_goran/alu_/db_low<0>LogicTrst3
    SLICE_X17Y2.B6       net (fanout=1)        0.622   la_maquina/cpu/cpu_goran/alu_/db_low<0>LogicTrst2
    SLICE_X17Y2.B        Tilo                  0.259   la_maquina/cpu/cpu_goran/alu_flags_/SYNTHESIZED_WIRE_39
                                                       la_maquina/cpu/cpu_goran/alu_/db_low<0>LogicTrst4
    SLICE_X18Y3.C4       net (fanout=5)        0.828   la_maquina/cpu/cpu_goran/alu_/db_low<0>
    SLICE_X18Y3.C        Tilo                  0.255   la_maquina/cpu/cpu_goran/ctl_flags_cf2_sel_shift
                                                       la_maquina/cpu/cpu_goran/alu_shift_db0LogicTrst1
    SLICE_X19Y6.B4       net (fanout=6)        0.778   la_maquina/cpu/cpu_goran/alu_shift_db0
    SLICE_X19Y6.B        Tilo                  0.259   la_maquina/cpu/cpu_goran/db2<1>
                                                       la_maquina/cpu/cpu_goran/alu_/db_low<1>LogicTrst2
    SLICE_X19Y6.A5       net (fanout=1)        0.230   la_maquina/cpu/cpu_goran/alu_/db_low<1>LogicTrst1
    SLICE_X19Y6.A        Tilo                  0.259   la_maquina/cpu/cpu_goran/db2<1>
                                                       la_maquina/cpu/cpu_goran/alu_/db_low<1>LogicTrst3
    SLICE_X19Y6.D3       net (fanout=5)        0.400   la_maquina/cpu/cpu_goran/alu_/db_low<1>
    SLICE_X19Y6.D        Tilo                  0.259   la_maquina/cpu/cpu_goran/db2<1>
                                                       la_maquina/cpu/cpu_goran/db2<1>LogicTrst1
    SLICE_X20Y3.B2       net (fanout=5)        1.473   la_maquina/cpu/cpu_goran/db2<1>
    SLICE_X20Y3.B        Tilo                  0.235   la_maquina/cpu/cpu_goran/db2<2>
                                                       la_maquina/cpu/cpu_goran/alu_/db_low<2>LogicTrst3
    SLICE_X20Y3.A5       net (fanout=1)        0.196   la_maquina/cpu/cpu_goran/alu_/db_low<2>LogicTrst2
    SLICE_X20Y3.A        Tilo                  0.235   la_maquina/cpu/cpu_goran/db2<2>
                                                       la_maquina/cpu/cpu_goran/alu_/db_low<2>LogicTrst4
    SLICE_X20Y3.D3       net (fanout=5)        0.352   la_maquina/cpu/cpu_goran/alu_/db_low<2>
    SLICE_X20Y3.D        Tilo                  0.235   la_maquina/cpu/cpu_goran/db2<2>
                                                       la_maquina/cpu/cpu_goran/db2<2>LogicTrst1
    SLICE_X20Y3.C5       net (fanout=5)        0.570   la_maquina/cpu/cpu_goran/db2<2>
    SLICE_X20Y3.C        Tilo                  0.235   la_maquina/cpu/cpu_goran/db2<2>
                                                       la_maquina/cpu/cpu_goran/alu_xf_outLogicTrst3
    SLICE_X21Y3.A4       net (fanout=1)        0.298   la_maquina/cpu/cpu_goran/alu_xf_outLogicTrst2
    SLICE_X21Y3.A        Tilo                  0.259   la_maquina/cpu/cpu_goran/alu_/db_high<0>LogicTrst
                                                       la_maquina/cpu/cpu_goran/alu_xf_outLogicTrst4
    SLICE_X21Y3.B6       net (fanout=6)        0.151   la_maquina/cpu/cpu_goran/alu_xf_out
    SLICE_X21Y3.B        Tilo                  0.259   la_maquina/cpu/cpu_goran/alu_/db_high<0>LogicTrst
                                                       la_maquina/cpu/cpu_goran/db2<3>LogicTrst1
    SLICE_X21Y3.D2       net (fanout=5)        0.547   la_maquina/cpu/cpu_goran/db2<3>
    SLICE_X21Y3.D        Tilo                  0.259   la_maquina/cpu/cpu_goran/alu_/db_high<0>LogicTrst
                                                       la_maquina/cpu/cpu_goran/alu_/db_high<0>LogicTrst1
    SLICE_X21Y3.C6       net (fanout=1)        0.143   la_maquina/cpu/cpu_goran/alu_/db_high<0>LogicTrst
    SLICE_X21Y3.C        Tilo                  0.259   la_maquina/cpu/cpu_goran/alu_/db_high<0>LogicTrst
                                                       la_maquina/cpu/cpu_goran/alu_/db_high<0>LogicTrst3
    SLICE_X15Y3.B1       net (fanout=5)        1.282   la_maquina/cpu/cpu_goran/alu_/db_high<0>
    SLICE_X15Y3.B        Tilo                  0.259   la_maquina/cpu/cpu_goran/alu_flags_/DFFE_inst_latch_cf
                                                       la_maquina/cpu/cpu_goran/db2<4>LogicTrst1
    SLICE_X19Y2.C2       net (fanout=5)        1.331   la_maquina/cpu/cpu_goran/db2<4>
    SLICE_X19Y2.C        Tilo                  0.259   la_maquina/cpu/cpu_goran/alu_/db_high<2>
                                                       la_maquina/cpu/cpu_goran/alu_yf_outLogicTrst1
    SLICE_X19Y3.A4       net (fanout=1)        0.482   la_maquina/cpu/cpu_goran/alu_yf_outLogicTrst
    SLICE_X19Y3.A        Tilo                  0.259   la_maquina/cpu/cpu_goran/db1<5>LogicTrst1
                                                       la_maquina/cpu/cpu_goran/alu_yf_outLogicTrst3
    SLICE_X19Y3.B6       net (fanout=6)        0.154   la_maquina/cpu/cpu_goran/alu_yf_out
    SLICE_X19Y3.B        Tilo                  0.259   la_maquina/cpu/cpu_goran/db1<5>LogicTrst1
                                                       la_maquina/cpu/cpu_goran/db2<5>LogicTrst1
    SLICE_X21Y2.C1       net (fanout=5)        0.752   la_maquina/cpu/cpu_goran/db2<5>
    SLICE_X21Y2.C        Tilo                  0.259   la_maquina/cpu/cpu_goran/alu_sf_outLogicTrst1
                                                       la_maquina/cpu/cpu_goran/alu_/db_high<2>LogicTrst1
    SLICE_X19Y2.D6       net (fanout=1)        0.347   la_maquina/cpu/cpu_goran/alu_/db_high<2>LogicTrst
    SLICE_X19Y2.D        Tilo                  0.259   la_maquina/cpu/cpu_goran/alu_/db_high<2>
                                                       la_maquina/cpu/cpu_goran/alu_/db_high<2>LogicTrst3
    SLICE_X19Y2.B2       net (fanout=5)        0.559   la_maquina/cpu/cpu_goran/alu_/db_high<2>
    SLICE_X19Y2.B        Tilo                  0.259   la_maquina/cpu/cpu_goran/alu_/db_high<2>
                                                       la_maquina/cpu/cpu_goran/db2<6>LogicTrst1
    SLICE_X19Y2.A5       net (fanout=5)        0.257   la_maquina/cpu/cpu_goran/db2<6>
    SLICE_X19Y2.A        Tilo                  0.259   la_maquina/cpu/cpu_goran/alu_/db_high<2>
                                                       la_maquina/cpu/cpu_goran/alu_sf_outLogicTrst1
    SLICE_X21Y2.A5       net (fanout=1)        0.434   la_maquina/cpu/cpu_goran/alu_sf_outLogicTrst
    SLICE_X21Y2.A        Tilo                  0.259   la_maquina/cpu/cpu_goran/alu_sf_outLogicTrst1
                                                       la_maquina/cpu/cpu_goran/alu_sf_outLogicTrst3
    SLICE_X3Y2.D6        net (fanout=7)        1.706   la_maquina/cpu/cpu_goran/alu_sf_out
    SLICE_X3Y2.CLK       Tas                   0.373   la_maquina/cpu/cpu_goran/alu_/op1_low<3>
                                                       la_maquina/cpu/cpu_goran/alu_/b2v_op1_latch_mux_low/Q<3>1
                                                       la_maquina/cpu/cpu_goran/alu_/op1_low_3
    -------------------------------------------------  ---------------------------
    Total                                     44.211ns (12.624ns logic, 31.587ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------

Paths for end point la_maquina/cpu/cpu_goran/alu_/op2_high_3 (SLICE_X11Y2.A5), 4983254 paths
--------------------------------------------------------------------------------
Slack (setup path):     81.240ns (requirement - (data path - clock path skew + uncertainty))
  Source:               la_maquina/cpu/cpu_goran/ir_/opcode_6 (FF)
  Destination:          la_maquina/cpu/cpu_goran/alu_/op2_high_3 (FF)
  Requirement:          125.000ns
  Data Path Delay:      43.720ns (Levels of Logic = 46)
  Clock Path Skew:      -0.005ns (0.432 - 0.437)
  Source Clock:         la_maquina/clk_cpu rising at 0.000ns
  Destination Clock:    la_maquina/clk_cpu falling at 125.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: la_maquina/cpu/cpu_goran/ir_/opcode_6 to la_maquina/cpu/cpu_goran/alu_/op2_high_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y6.BQ       Tcko                  0.430   la_maquina/cpu/cpu_goran/ir_/opcode<7>
                                                       la_maquina/cpu/cpu_goran/ir_/opcode_6
    SLICE_X16Y11.C1      net (fanout=30)       1.734   la_maquina/cpu/cpu_goran/ir_/opcode<6>
    SLICE_X16Y11.C       Tilo                  0.235   la_maquina/cpu/cpu_goran/decode_state_/DFFE_instED
                                                       la_maquina/cpu/cpu_goran/pla_decode_/pla<40><14>11
    SLICE_X16Y10.A3      net (fanout=24)       0.577   la_maquina/cpu/cpu_goran/pla_decode_/pla<40><14>1
    SLICE_X16Y10.A       Tilo                  0.235   la_maquina/cpu/cpu_goran/execute_/pla[50]_pla[40]_AND_608_o
                                                       la_maquina/cpu/cpu_goran/pla_decode_/pla<40><14>21
    SLICE_X19Y13.C1      net (fanout=10)       1.429   la_maquina/cpu/cpu_goran/pla_decode_/pla<40><14>2
    SLICE_X19Y13.C       Tilo                  0.259   la_maquina/cpu/cpu_goran/execute_/setM1212
                                                       la_maquina/cpu/cpu_goran/pla_decode_/pla<50><14>1
    SLICE_X19Y13.B4      net (fanout=7)        0.380   la_maquina/cpu/cpu_goran/pla<50>
    SLICE_X19Y13.B       Tilo                  0.259   la_maquina/cpu/cpu_goran/execute_/setM1212
                                                       la_maquina/cpu/cpu_goran/execute_/pla[17]_pla[50]_AND_64_o1
    SLICE_X11Y12.C5      net (fanout=8)        0.856   la_maquina/cpu/cpu_goran/execute_/pla[17]_pla[50]_AND_64_o
    SLICE_X11Y12.CMUX    Tilo                  0.337   la_maquina/cpu/cpu_goran/decode_state_/DFFE_inst4
                                                       la_maquina/cpu/cpu_goran/execute_/pla[17]_use_ixiy_OR_101_o111
    SLICE_X11Y12.B6      net (fanout=5)        0.154   la_maquina/cpu/cpu_goran/execute_/pla[17]_use_ixiy_OR_101_o11
    SLICE_X11Y12.B       Tilo                  0.259   la_maquina/cpu/cpu_goran/decode_state_/DFFE_inst4
                                                       la_maquina/cpu/cpu_goran/execute_/pla[17]_pla[38]_OR_265_o_SW1
    SLICE_X6Y19.A2       net (fanout=1)        1.274   N716
    SLICE_X6Y19.A        Tilo                  0.254   la_maquina/cpu/cpu_goran/execute_/ctl_inc_cy30
                                                       la_maquina/cpu/cpu_goran/execute_/pla[17]_pla[38]_OR_265_o
    SLICE_X6Y19.B4       net (fanout=4)        0.454   la_maquina/cpu/cpu_goran/execute_/pla[17]_pla[38]_OR_265_o
    SLICE_X6Y19.B        Tilo                  0.254   la_maquina/cpu/cpu_goran/execute_/ctl_inc_cy30
                                                       la_maquina/cpu/cpu_goran/execute_/pla[17]_pla[30]_OR_544_o1
    SLICE_X9Y19.A5       net (fanout=5)        0.545   la_maquina/cpu/cpu_goran/execute_/pla[17]_pla[30]_OR_544_o
    SLICE_X9Y19.A        Tilo                  0.259   la_maquina/cpu/cpu_goran/execute_/pla[17]_pla[49]_OR_4271_o
                                                       la_maquina/cpu/cpu_goran/execute_/pla[17]_use_ixiy_OR_1295_o1
    SLICE_X7Y17.C2       net (fanout=5)        1.047   la_maquina/cpu/cpu_goran/execute_/pla[17]_use_ixiy_OR_1295_o
    SLICE_X7Y17.C        Tilo                  0.259   la_maquina/cpu/cpu_goran/execute_/ctl_inc_cy36
                                                       la_maquina/cpu/cpu_goran/execute_/pla[17]_pla[91]_OR_3244_o1
    SLICE_X7Y17.B5       net (fanout=2)        0.447   la_maquina/cpu/cpu_goran/execute_/pla[17]_pla[91]_OR_3244_o
    SLICE_X7Y17.B        Tilo                  0.259   la_maquina/cpu/cpu_goran/execute_/ctl_inc_cy36
                                                       la_maquina/cpu/cpu_goran/execute_/ctl_inc_cy12_SW0
    SLICE_X7Y17.A5       net (fanout=1)        0.230   N450
    SLICE_X7Y17.A        Tilo                  0.259   la_maquina/cpu/cpu_goran/execute_/ctl_inc_cy36
                                                       la_maquina/cpu/cpu_goran/execute_/ctl_inc_cy12
    SLICE_X8Y19.A6       net (fanout=1)        0.645   la_maquina/cpu/cpu_goran/execute_/ctl_inc_cy12
    SLICE_X8Y19.A        Tilo                  0.235   la_maquina/cpu/cpu_goran/execute_/ctl_reg_sel_pc8
                                                       la_maquina/cpu/cpu_goran/execute_/ctl_inc_cy15
    SLICE_X12Y20.A6      net (fanout=2)        0.634   la_maquina/cpu/cpu_goran/execute_/ctl_inc_cy15
    SLICE_X12Y20.A       Tilo                  0.235   la_maquina/cpu/cpu_goran/memory_ifc_/DFFE_mrd_ff3
                                                       la_maquina/cpu/cpu_goran/execute_/ctl_inc_cy43
    SLICE_X12Y20.B6      net (fanout=5)        0.169   la_maquina/cpu/cpu_goran/ctl_inc_cy
    SLICE_X12Y20.B       Tilo                  0.235   la_maquina/cpu/cpu_goran/memory_ifc_/DFFE_mrd_ff3
                                                       la_maquina/cpu/cpu_goran/address_latch_/b2v_inst_inc_dec/SYNTHESIZED_WIRE_474
    SLICE_X21Y19.C4      net (fanout=4)        0.956   la_maquina/cpu/cpu_goran/address_latch_/b2v_inst_inc_dec/SYNTHESIZED_WIRE_47
    SLICE_X21Y19.CMUX    Tilo                  0.337   la_maquina/cpu/cpu_goran/reg_file_/b2v_latch_ir_hi/latch<7>
                                                       la_maquina/cpu/cpu_goran/address_latch_/b2v_inst_inc_dec/b2v_dual_adder_7/Mxor_d0_out_xo<0>1
    SLICE_X15Y21.D2      net (fanout=1)        1.143   la_maquina/cpu/cpu_goran/address_latch_/SYNTHESIZED_WIRE_7<7>
    SLICE_X15Y21.D       Tilo                  0.259   la_maquina/cpu/cpu_goran/address_pins_/DFFE_apin_latch<7>
                                                       la_maquina/cpu/cpu_goran/n0025<7>LogicTrst
    SLICE_X8Y9.A4        net (fanout=5)        1.509   la_maquina/cpu/cpu_goran/n0025<7>
    SLICE_X8Y9.COUT      Topcya                0.472   la_maquina/cpu/cpu_goran/reg_file_/gdfx_temp0<7>4
                                                       la_maquina/cpu/cpu_goran/reg_file_/gdfx_temp0<7>14
                                                       la_maquina/cpu/cpu_goran/reg_file_/gdfx_temp0<7>_MUXCY_3
    SLICE_X8Y10.CIN      net (fanout=1)        0.003   la_maquina/cpu/cpu_goran/reg_file_/gdfx_temp0<7>4
    SLICE_X8Y10.CMUX     Tcinc                 0.296   la_maquina/cpu/cpu_goran/reg_file_/b2v_latch_af2_lo/latch<7>
                                                       la_maquina/cpu/cpu_goran/reg_file_/gdfx_temp0<7>_MUXCY_6
    SLICE_X21Y6.C4       net (fanout=13)       2.109   la_maquina/cpu/cpu_goran/reg_file_/gdfx_temp0<7>
    SLICE_X21Y6.C        Tilo                  0.259   la_maquina/cpu/cpu_goran/ir_/opcode<7>
                                                       la_maquina/cpu/cpu_goran/db1<7>LogicTrst
    SLICE_X21Y2.B1       net (fanout=4)        0.982   la_maquina/cpu/cpu_goran/db1<7>
    SLICE_X21Y2.B        Tilo                  0.259   la_maquina/cpu/cpu_goran/alu_sf_outLogicTrst1
                                                       la_maquina/cpu/cpu_goran/alu_shift_db7LogicTrst1
    SLICE_X18Y3.B5       net (fanout=6)        0.473   la_maquina/cpu/cpu_goran/alu_shift_db7
    SLICE_X18Y3.B        Tilo                  0.254   la_maquina/cpu/cpu_goran/ctl_flags_cf2_sel_shift
                                                       la_maquina/cpu/cpu_goran/alu_control_/b2v_inst_shift_mux/out1
    SLICE_X18Y3.A5       net (fanout=2)        0.253   la_maquina/cpu/cpu_goran/alu_shift_in
    SLICE_X18Y3.A        Tilo                  0.254   la_maquina/cpu/cpu_goran/ctl_flags_cf2_sel_shift
                                                       la_maquina/cpu/cpu_goran/alu_/db_low<0>LogicTrst3
    SLICE_X17Y2.B6       net (fanout=1)        0.622   la_maquina/cpu/cpu_goran/alu_/db_low<0>LogicTrst2
    SLICE_X17Y2.B        Tilo                  0.259   la_maquina/cpu/cpu_goran/alu_flags_/SYNTHESIZED_WIRE_39
                                                       la_maquina/cpu/cpu_goran/alu_/db_low<0>LogicTrst4
    SLICE_X18Y3.C4       net (fanout=5)        0.828   la_maquina/cpu/cpu_goran/alu_/db_low<0>
    SLICE_X18Y3.C        Tilo                  0.255   la_maquina/cpu/cpu_goran/ctl_flags_cf2_sel_shift
                                                       la_maquina/cpu/cpu_goran/alu_shift_db0LogicTrst1
    SLICE_X19Y6.B4       net (fanout=6)        0.778   la_maquina/cpu/cpu_goran/alu_shift_db0
    SLICE_X19Y6.B        Tilo                  0.259   la_maquina/cpu/cpu_goran/db2<1>
                                                       la_maquina/cpu/cpu_goran/alu_/db_low<1>LogicTrst2
    SLICE_X19Y6.A5       net (fanout=1)        0.230   la_maquina/cpu/cpu_goran/alu_/db_low<1>LogicTrst1
    SLICE_X19Y6.A        Tilo                  0.259   la_maquina/cpu/cpu_goran/db2<1>
                                                       la_maquina/cpu/cpu_goran/alu_/db_low<1>LogicTrst3
    SLICE_X19Y6.D3       net (fanout=5)        0.400   la_maquina/cpu/cpu_goran/alu_/db_low<1>
    SLICE_X19Y6.D        Tilo                  0.259   la_maquina/cpu/cpu_goran/db2<1>
                                                       la_maquina/cpu/cpu_goran/db2<1>LogicTrst1
    SLICE_X20Y3.B2       net (fanout=5)        1.473   la_maquina/cpu/cpu_goran/db2<1>
    SLICE_X20Y3.B        Tilo                  0.235   la_maquina/cpu/cpu_goran/db2<2>
                                                       la_maquina/cpu/cpu_goran/alu_/db_low<2>LogicTrst3
    SLICE_X20Y3.A5       net (fanout=1)        0.196   la_maquina/cpu/cpu_goran/alu_/db_low<2>LogicTrst2
    SLICE_X20Y3.A        Tilo                  0.235   la_maquina/cpu/cpu_goran/db2<2>
                                                       la_maquina/cpu/cpu_goran/alu_/db_low<2>LogicTrst4
    SLICE_X20Y3.D3       net (fanout=5)        0.352   la_maquina/cpu/cpu_goran/alu_/db_low<2>
    SLICE_X20Y3.D        Tilo                  0.235   la_maquina/cpu/cpu_goran/db2<2>
                                                       la_maquina/cpu/cpu_goran/db2<2>LogicTrst1
    SLICE_X20Y3.C5       net (fanout=5)        0.570   la_maquina/cpu/cpu_goran/db2<2>
    SLICE_X20Y3.C        Tilo                  0.235   la_maquina/cpu/cpu_goran/db2<2>
                                                       la_maquina/cpu/cpu_goran/alu_xf_outLogicTrst3
    SLICE_X21Y3.A4       net (fanout=1)        0.298   la_maquina/cpu/cpu_goran/alu_xf_outLogicTrst2
    SLICE_X21Y3.A        Tilo                  0.259   la_maquina/cpu/cpu_goran/alu_/db_high<0>LogicTrst
                                                       la_maquina/cpu/cpu_goran/alu_xf_outLogicTrst4
    SLICE_X21Y3.B6       net (fanout=6)        0.151   la_maquina/cpu/cpu_goran/alu_xf_out
    SLICE_X21Y3.B        Tilo                  0.259   la_maquina/cpu/cpu_goran/alu_/db_high<0>LogicTrst
                                                       la_maquina/cpu/cpu_goran/db2<3>LogicTrst1
    SLICE_X21Y3.D2       net (fanout=5)        0.547   la_maquina/cpu/cpu_goran/db2<3>
    SLICE_X21Y3.D        Tilo                  0.259   la_maquina/cpu/cpu_goran/alu_/db_high<0>LogicTrst
                                                       la_maquina/cpu/cpu_goran/alu_/db_high<0>LogicTrst1
    SLICE_X21Y3.C6       net (fanout=1)        0.143   la_maquina/cpu/cpu_goran/alu_/db_high<0>LogicTrst
    SLICE_X21Y3.C        Tilo                  0.259   la_maquina/cpu/cpu_goran/alu_/db_high<0>LogicTrst
                                                       la_maquina/cpu/cpu_goran/alu_/db_high<0>LogicTrst3
    SLICE_X15Y3.B1       net (fanout=5)        1.282   la_maquina/cpu/cpu_goran/alu_/db_high<0>
    SLICE_X15Y3.B        Tilo                  0.259   la_maquina/cpu/cpu_goran/alu_flags_/DFFE_inst_latch_cf
                                                       la_maquina/cpu/cpu_goran/db2<4>LogicTrst1
    SLICE_X19Y2.C2       net (fanout=5)        1.331   la_maquina/cpu/cpu_goran/db2<4>
    SLICE_X19Y2.C        Tilo                  0.259   la_maquina/cpu/cpu_goran/alu_/db_high<2>
                                                       la_maquina/cpu/cpu_goran/alu_yf_outLogicTrst1
    SLICE_X19Y3.A4       net (fanout=1)        0.482   la_maquina/cpu/cpu_goran/alu_yf_outLogicTrst
    SLICE_X19Y3.A        Tilo                  0.259   la_maquina/cpu/cpu_goran/db1<5>LogicTrst1
                                                       la_maquina/cpu/cpu_goran/alu_yf_outLogicTrst3
    SLICE_X19Y3.B6       net (fanout=6)        0.154   la_maquina/cpu/cpu_goran/alu_yf_out
    SLICE_X19Y3.B        Tilo                  0.259   la_maquina/cpu/cpu_goran/db1<5>LogicTrst1
                                                       la_maquina/cpu/cpu_goran/db2<5>LogicTrst1
    SLICE_X21Y2.C1       net (fanout=5)        0.752   la_maquina/cpu/cpu_goran/db2<5>
    SLICE_X21Y2.C        Tilo                  0.259   la_maquina/cpu/cpu_goran/alu_sf_outLogicTrst1
                                                       la_maquina/cpu/cpu_goran/alu_/db_high<2>LogicTrst1
    SLICE_X19Y2.D6       net (fanout=1)        0.347   la_maquina/cpu/cpu_goran/alu_/db_high<2>LogicTrst
    SLICE_X19Y2.D        Tilo                  0.259   la_maquina/cpu/cpu_goran/alu_/db_high<2>
                                                       la_maquina/cpu/cpu_goran/alu_/db_high<2>LogicTrst3
    SLICE_X19Y2.B2       net (fanout=5)        0.559   la_maquina/cpu/cpu_goran/alu_/db_high<2>
    SLICE_X19Y2.B        Tilo                  0.259   la_maquina/cpu/cpu_goran/alu_/db_high<2>
                                                       la_maquina/cpu/cpu_goran/db2<6>LogicTrst1
    SLICE_X19Y2.A5       net (fanout=5)        0.257   la_maquina/cpu/cpu_goran/db2<6>
    SLICE_X19Y2.A        Tilo                  0.259   la_maquina/cpu/cpu_goran/alu_/db_high<2>
                                                       la_maquina/cpu/cpu_goran/alu_sf_outLogicTrst1
    SLICE_X21Y2.A5       net (fanout=1)        0.434   la_maquina/cpu/cpu_goran/alu_sf_outLogicTrst
    SLICE_X21Y2.A        Tilo                  0.259   la_maquina/cpu/cpu_goran/alu_sf_outLogicTrst1
                                                       la_maquina/cpu/cpu_goran/alu_sf_outLogicTrst3
    SLICE_X11Y2.A5       net (fanout=7)        0.907   la_maquina/cpu/cpu_goran/alu_sf_out
    SLICE_X11Y2.CLK      Tas                   0.373   la_maquina/cpu/cpu_goran/alu_/op2_low<3>
                                                       la_maquina/cpu/cpu_goran/alu_/b2v_op2_latch_mux_high/Q<3>1
                                                       la_maquina/cpu/cpu_goran/alu_/op2_high_3
    -------------------------------------------------  ---------------------------
    Total                                     43.720ns (12.624ns logic, 31.096ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     81.343ns (requirement - (data path - clock path skew + uncertainty))
  Source:               la_maquina/cpu/cpu_goran/ir_/opcode_6 (FF)
  Destination:          la_maquina/cpu/cpu_goran/alu_/op2_high_3 (FF)
  Requirement:          125.000ns
  Data Path Delay:      43.617ns (Levels of Logic = 46)
  Clock Path Skew:      -0.005ns (0.432 - 0.437)
  Source Clock:         la_maquina/clk_cpu rising at 0.000ns
  Destination Clock:    la_maquina/clk_cpu falling at 125.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: la_maquina/cpu/cpu_goran/ir_/opcode_6 to la_maquina/cpu/cpu_goran/alu_/op2_high_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y6.BQ       Tcko                  0.430   la_maquina/cpu/cpu_goran/ir_/opcode<7>
                                                       la_maquina/cpu/cpu_goran/ir_/opcode_6
    SLICE_X16Y11.C1      net (fanout=30)       1.734   la_maquina/cpu/cpu_goran/ir_/opcode<6>
    SLICE_X16Y11.C       Tilo                  0.235   la_maquina/cpu/cpu_goran/decode_state_/DFFE_instED
                                                       la_maquina/cpu/cpu_goran/pla_decode_/pla<40><14>11
    SLICE_X16Y10.A3      net (fanout=24)       0.577   la_maquina/cpu/cpu_goran/pla_decode_/pla<40><14>1
    SLICE_X16Y10.A       Tilo                  0.235   la_maquina/cpu/cpu_goran/execute_/pla[50]_pla[40]_AND_608_o
                                                       la_maquina/cpu/cpu_goran/pla_decode_/pla<40><14>21
    SLICE_X19Y13.C1      net (fanout=10)       1.429   la_maquina/cpu/cpu_goran/pla_decode_/pla<40><14>2
    SLICE_X19Y13.C       Tilo                  0.259   la_maquina/cpu/cpu_goran/execute_/setM1212
                                                       la_maquina/cpu/cpu_goran/pla_decode_/pla<50><14>1
    SLICE_X19Y13.B4      net (fanout=7)        0.380   la_maquina/cpu/cpu_goran/pla<50>
    SLICE_X19Y13.B       Tilo                  0.259   la_maquina/cpu/cpu_goran/execute_/setM1212
                                                       la_maquina/cpu/cpu_goran/execute_/pla[17]_pla[50]_AND_64_o1
    SLICE_X11Y12.C5      net (fanout=8)        0.856   la_maquina/cpu/cpu_goran/execute_/pla[17]_pla[50]_AND_64_o
    SLICE_X11Y12.CMUX    Tilo                  0.337   la_maquina/cpu/cpu_goran/decode_state_/DFFE_inst4
                                                       la_maquina/cpu/cpu_goran/execute_/pla[17]_use_ixiy_OR_101_o111
    SLICE_X11Y12.B6      net (fanout=5)        0.154   la_maquina/cpu/cpu_goran/execute_/pla[17]_use_ixiy_OR_101_o11
    SLICE_X11Y12.B       Tilo                  0.259   la_maquina/cpu/cpu_goran/decode_state_/DFFE_inst4
                                                       la_maquina/cpu/cpu_goran/execute_/pla[17]_pla[38]_OR_265_o_SW1
    SLICE_X6Y19.A2       net (fanout=1)        1.274   N716
    SLICE_X6Y19.A        Tilo                  0.254   la_maquina/cpu/cpu_goran/execute_/ctl_inc_cy30
                                                       la_maquina/cpu/cpu_goran/execute_/pla[17]_pla[38]_OR_265_o
    SLICE_X6Y19.B4       net (fanout=4)        0.454   la_maquina/cpu/cpu_goran/execute_/pla[17]_pla[38]_OR_265_o
    SLICE_X6Y19.B        Tilo                  0.254   la_maquina/cpu/cpu_goran/execute_/ctl_inc_cy30
                                                       la_maquina/cpu/cpu_goran/execute_/pla[17]_pla[30]_OR_544_o1
    SLICE_X9Y19.A5       net (fanout=5)        0.545   la_maquina/cpu/cpu_goran/execute_/pla[17]_pla[30]_OR_544_o
    SLICE_X9Y19.A        Tilo                  0.259   la_maquina/cpu/cpu_goran/execute_/pla[17]_pla[49]_OR_4271_o
                                                       la_maquina/cpu/cpu_goran/execute_/pla[17]_use_ixiy_OR_1295_o1
    SLICE_X7Y17.C2       net (fanout=5)        1.047   la_maquina/cpu/cpu_goran/execute_/pla[17]_use_ixiy_OR_1295_o
    SLICE_X7Y17.C        Tilo                  0.259   la_maquina/cpu/cpu_goran/execute_/ctl_inc_cy36
                                                       la_maquina/cpu/cpu_goran/execute_/pla[17]_pla[91]_OR_3244_o1
    SLICE_X7Y17.D5       net (fanout=2)        0.241   la_maquina/cpu/cpu_goran/execute_/pla[17]_pla[91]_OR_3244_o
    SLICE_X7Y17.D        Tilo                  0.259   la_maquina/cpu/cpu_goran/execute_/ctl_inc_cy36
                                                       la_maquina/cpu/cpu_goran/execute_/ctl_inc_cy35
    SLICE_X7Y19.D6       net (fanout=1)        0.358   la_maquina/cpu/cpu_goran/execute_/ctl_inc_cy36
    SLICE_X7Y19.D        Tilo                  0.259   N448
                                                       la_maquina/cpu/cpu_goran/execute_/ctl_inc_cy36_SW0
    SLICE_X7Y19.C6       net (fanout=1)        0.143   N448
    SLICE_X7Y19.C        Tilo                  0.259   N448
                                                       la_maquina/cpu/cpu_goran/execute_/ctl_inc_cy36
    SLICE_X12Y20.A4      net (fanout=2)        1.087   la_maquina/cpu/cpu_goran/execute_/ctl_inc_cy37
    SLICE_X12Y20.A       Tilo                  0.235   la_maquina/cpu/cpu_goran/memory_ifc_/DFFE_mrd_ff3
                                                       la_maquina/cpu/cpu_goran/execute_/ctl_inc_cy43
    SLICE_X12Y20.B6      net (fanout=5)        0.169   la_maquina/cpu/cpu_goran/ctl_inc_cy
    SLICE_X12Y20.B       Tilo                  0.235   la_maquina/cpu/cpu_goran/memory_ifc_/DFFE_mrd_ff3
                                                       la_maquina/cpu/cpu_goran/address_latch_/b2v_inst_inc_dec/SYNTHESIZED_WIRE_474
    SLICE_X21Y19.C4      net (fanout=4)        0.956   la_maquina/cpu/cpu_goran/address_latch_/b2v_inst_inc_dec/SYNTHESIZED_WIRE_47
    SLICE_X21Y19.CMUX    Tilo                  0.337   la_maquina/cpu/cpu_goran/reg_file_/b2v_latch_ir_hi/latch<7>
                                                       la_maquina/cpu/cpu_goran/address_latch_/b2v_inst_inc_dec/b2v_dual_adder_7/Mxor_d0_out_xo<0>1
    SLICE_X15Y21.D2      net (fanout=1)        1.143   la_maquina/cpu/cpu_goran/address_latch_/SYNTHESIZED_WIRE_7<7>
    SLICE_X15Y21.D       Tilo                  0.259   la_maquina/cpu/cpu_goran/address_pins_/DFFE_apin_latch<7>
                                                       la_maquina/cpu/cpu_goran/n0025<7>LogicTrst
    SLICE_X8Y9.A4        net (fanout=5)        1.509   la_maquina/cpu/cpu_goran/n0025<7>
    SLICE_X8Y9.COUT      Topcya                0.472   la_maquina/cpu/cpu_goran/reg_file_/gdfx_temp0<7>4
                                                       la_maquina/cpu/cpu_goran/reg_file_/gdfx_temp0<7>14
                                                       la_maquina/cpu/cpu_goran/reg_file_/gdfx_temp0<7>_MUXCY_3
    SLICE_X8Y10.CIN      net (fanout=1)        0.003   la_maquina/cpu/cpu_goran/reg_file_/gdfx_temp0<7>4
    SLICE_X8Y10.CMUX     Tcinc                 0.296   la_maquina/cpu/cpu_goran/reg_file_/b2v_latch_af2_lo/latch<7>
                                                       la_maquina/cpu/cpu_goran/reg_file_/gdfx_temp0<7>_MUXCY_6
    SLICE_X21Y6.C4       net (fanout=13)       2.109   la_maquina/cpu/cpu_goran/reg_file_/gdfx_temp0<7>
    SLICE_X21Y6.C        Tilo                  0.259   la_maquina/cpu/cpu_goran/ir_/opcode<7>
                                                       la_maquina/cpu/cpu_goran/db1<7>LogicTrst
    SLICE_X21Y2.B1       net (fanout=4)        0.982   la_maquina/cpu/cpu_goran/db1<7>
    SLICE_X21Y2.B        Tilo                  0.259   la_maquina/cpu/cpu_goran/alu_sf_outLogicTrst1
                                                       la_maquina/cpu/cpu_goran/alu_shift_db7LogicTrst1
    SLICE_X18Y3.B5       net (fanout=6)        0.473   la_maquina/cpu/cpu_goran/alu_shift_db7
    SLICE_X18Y3.B        Tilo                  0.254   la_maquina/cpu/cpu_goran/ctl_flags_cf2_sel_shift
                                                       la_maquina/cpu/cpu_goran/alu_control_/b2v_inst_shift_mux/out1
    SLICE_X18Y3.A5       net (fanout=2)        0.253   la_maquina/cpu/cpu_goran/alu_shift_in
    SLICE_X18Y3.A        Tilo                  0.254   la_maquina/cpu/cpu_goran/ctl_flags_cf2_sel_shift
                                                       la_maquina/cpu/cpu_goran/alu_/db_low<0>LogicTrst3
    SLICE_X17Y2.B6       net (fanout=1)        0.622   la_maquina/cpu/cpu_goran/alu_/db_low<0>LogicTrst2
    SLICE_X17Y2.B        Tilo                  0.259   la_maquina/cpu/cpu_goran/alu_flags_/SYNTHESIZED_WIRE_39
                                                       la_maquina/cpu/cpu_goran/alu_/db_low<0>LogicTrst4
    SLICE_X18Y3.C4       net (fanout=5)        0.828   la_maquina/cpu/cpu_goran/alu_/db_low<0>
    SLICE_X18Y3.C        Tilo                  0.255   la_maquina/cpu/cpu_goran/ctl_flags_cf2_sel_shift
                                                       la_maquina/cpu/cpu_goran/alu_shift_db0LogicTrst1
    SLICE_X19Y6.B4       net (fanout=6)        0.778   la_maquina/cpu/cpu_goran/alu_shift_db0
    SLICE_X19Y6.B        Tilo                  0.259   la_maquina/cpu/cpu_goran/db2<1>
                                                       la_maquina/cpu/cpu_goran/alu_/db_low<1>LogicTrst2
    SLICE_X19Y6.A5       net (fanout=1)        0.230   la_maquina/cpu/cpu_goran/alu_/db_low<1>LogicTrst1
    SLICE_X19Y6.A        Tilo                  0.259   la_maquina/cpu/cpu_goran/db2<1>
                                                       la_maquina/cpu/cpu_goran/alu_/db_low<1>LogicTrst3
    SLICE_X19Y6.D3       net (fanout=5)        0.400   la_maquina/cpu/cpu_goran/alu_/db_low<1>
    SLICE_X19Y6.D        Tilo                  0.259   la_maquina/cpu/cpu_goran/db2<1>
                                                       la_maquina/cpu/cpu_goran/db2<1>LogicTrst1
    SLICE_X20Y3.B2       net (fanout=5)        1.473   la_maquina/cpu/cpu_goran/db2<1>
    SLICE_X20Y3.B        Tilo                  0.235   la_maquina/cpu/cpu_goran/db2<2>
                                                       la_maquina/cpu/cpu_goran/alu_/db_low<2>LogicTrst3
    SLICE_X20Y3.A5       net (fanout=1)        0.196   la_maquina/cpu/cpu_goran/alu_/db_low<2>LogicTrst2
    SLICE_X20Y3.A        Tilo                  0.235   la_maquina/cpu/cpu_goran/db2<2>
                                                       la_maquina/cpu/cpu_goran/alu_/db_low<2>LogicTrst4
    SLICE_X20Y3.D3       net (fanout=5)        0.352   la_maquina/cpu/cpu_goran/alu_/db_low<2>
    SLICE_X20Y3.D        Tilo                  0.235   la_maquina/cpu/cpu_goran/db2<2>
                                                       la_maquina/cpu/cpu_goran/db2<2>LogicTrst1
    SLICE_X20Y3.C5       net (fanout=5)        0.570   la_maquina/cpu/cpu_goran/db2<2>
    SLICE_X20Y3.C        Tilo                  0.235   la_maquina/cpu/cpu_goran/db2<2>
                                                       la_maquina/cpu/cpu_goran/alu_xf_outLogicTrst3
    SLICE_X21Y3.A4       net (fanout=1)        0.298   la_maquina/cpu/cpu_goran/alu_xf_outLogicTrst2
    SLICE_X21Y3.A        Tilo                  0.259   la_maquina/cpu/cpu_goran/alu_/db_high<0>LogicTrst
                                                       la_maquina/cpu/cpu_goran/alu_xf_outLogicTrst4
    SLICE_X21Y3.B6       net (fanout=6)        0.151   la_maquina/cpu/cpu_goran/alu_xf_out
    SLICE_X21Y3.B        Tilo                  0.259   la_maquina/cpu/cpu_goran/alu_/db_high<0>LogicTrst
                                                       la_maquina/cpu/cpu_goran/db2<3>LogicTrst1
    SLICE_X21Y3.D2       net (fanout=5)        0.547   la_maquina/cpu/cpu_goran/db2<3>
    SLICE_X21Y3.D        Tilo                  0.259   la_maquina/cpu/cpu_goran/alu_/db_high<0>LogicTrst
                                                       la_maquina/cpu/cpu_goran/alu_/db_high<0>LogicTrst1
    SLICE_X21Y3.C6       net (fanout=1)        0.143   la_maquina/cpu/cpu_goran/alu_/db_high<0>LogicTrst
    SLICE_X21Y3.C        Tilo                  0.259   la_maquina/cpu/cpu_goran/alu_/db_high<0>LogicTrst
                                                       la_maquina/cpu/cpu_goran/alu_/db_high<0>LogicTrst3
    SLICE_X15Y3.B1       net (fanout=5)        1.282   la_maquina/cpu/cpu_goran/alu_/db_high<0>
    SLICE_X15Y3.B        Tilo                  0.259   la_maquina/cpu/cpu_goran/alu_flags_/DFFE_inst_latch_cf
                                                       la_maquina/cpu/cpu_goran/db2<4>LogicTrst1
    SLICE_X19Y2.C2       net (fanout=5)        1.331   la_maquina/cpu/cpu_goran/db2<4>
    SLICE_X19Y2.C        Tilo                  0.259   la_maquina/cpu/cpu_goran/alu_/db_high<2>
                                                       la_maquina/cpu/cpu_goran/alu_yf_outLogicTrst1
    SLICE_X19Y3.A4       net (fanout=1)        0.482   la_maquina/cpu/cpu_goran/alu_yf_outLogicTrst
    SLICE_X19Y3.A        Tilo                  0.259   la_maquina/cpu/cpu_goran/db1<5>LogicTrst1
                                                       la_maquina/cpu/cpu_goran/alu_yf_outLogicTrst3
    SLICE_X19Y3.B6       net (fanout=6)        0.154   la_maquina/cpu/cpu_goran/alu_yf_out
    SLICE_X19Y3.B        Tilo                  0.259   la_maquina/cpu/cpu_goran/db1<5>LogicTrst1
                                                       la_maquina/cpu/cpu_goran/db2<5>LogicTrst1
    SLICE_X21Y2.C1       net (fanout=5)        0.752   la_maquina/cpu/cpu_goran/db2<5>
    SLICE_X21Y2.C        Tilo                  0.259   la_maquina/cpu/cpu_goran/alu_sf_outLogicTrst1
                                                       la_maquina/cpu/cpu_goran/alu_/db_high<2>LogicTrst1
    SLICE_X19Y2.D6       net (fanout=1)        0.347   la_maquina/cpu/cpu_goran/alu_/db_high<2>LogicTrst
    SLICE_X19Y2.D        Tilo                  0.259   la_maquina/cpu/cpu_goran/alu_/db_high<2>
                                                       la_maquina/cpu/cpu_goran/alu_/db_high<2>LogicTrst3
    SLICE_X19Y2.B2       net (fanout=5)        0.559   la_maquina/cpu/cpu_goran/alu_/db_high<2>
    SLICE_X19Y2.B        Tilo                  0.259   la_maquina/cpu/cpu_goran/alu_/db_high<2>
                                                       la_maquina/cpu/cpu_goran/db2<6>LogicTrst1
    SLICE_X19Y2.A5       net (fanout=5)        0.257   la_maquina/cpu/cpu_goran/db2<6>
    SLICE_X19Y2.A        Tilo                  0.259   la_maquina/cpu/cpu_goran/alu_/db_high<2>
                                                       la_maquina/cpu/cpu_goran/alu_sf_outLogicTrst1
    SLICE_X21Y2.A5       net (fanout=1)        0.434   la_maquina/cpu/cpu_goran/alu_sf_outLogicTrst
    SLICE_X21Y2.A        Tilo                  0.259   la_maquina/cpu/cpu_goran/alu_sf_outLogicTrst1
                                                       la_maquina/cpu/cpu_goran/alu_sf_outLogicTrst3
    SLICE_X11Y2.A5       net (fanout=7)        0.907   la_maquina/cpu/cpu_goran/alu_sf_out
    SLICE_X11Y2.CLK      Tas                   0.373   la_maquina/cpu/cpu_goran/alu_/op2_low<3>
                                                       la_maquina/cpu/cpu_goran/alu_/b2v_op2_latch_mux_high/Q<3>1
                                                       la_maquina/cpu/cpu_goran/alu_/op2_high_3
    -------------------------------------------------  ---------------------------
    Total                                     43.617ns (12.648ns logic, 30.969ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     81.548ns (requirement - (data path - clock path skew + uncertainty))
  Source:               la_maquina/cpu/cpu_goran/ir_/opcode_7 (FF)
  Destination:          la_maquina/cpu/cpu_goran/alu_/op2_high_3 (FF)
  Requirement:          125.000ns
  Data Path Delay:      43.412ns (Levels of Logic = 46)
  Clock Path Skew:      -0.005ns (0.432 - 0.437)
  Source Clock:         la_maquina/clk_cpu rising at 0.000ns
  Destination Clock:    la_maquina/clk_cpu falling at 125.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: la_maquina/cpu/cpu_goran/ir_/opcode_7 to la_maquina/cpu/cpu_goran/alu_/op2_high_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y6.DQ       Tcko                  0.430   la_maquina/cpu/cpu_goran/ir_/opcode<7>
                                                       la_maquina/cpu/cpu_goran/ir_/opcode_7
    SLICE_X16Y11.C3      net (fanout=42)       1.426   la_maquina/cpu/cpu_goran/ir_/opcode<7>
    SLICE_X16Y11.C       Tilo                  0.235   la_maquina/cpu/cpu_goran/decode_state_/DFFE_instED
                                                       la_maquina/cpu/cpu_goran/pla_decode_/pla<40><14>11
    SLICE_X16Y10.A3      net (fanout=24)       0.577   la_maquina/cpu/cpu_goran/pla_decode_/pla<40><14>1
    SLICE_X16Y10.A       Tilo                  0.235   la_maquina/cpu/cpu_goran/execute_/pla[50]_pla[40]_AND_608_o
                                                       la_maquina/cpu/cpu_goran/pla_decode_/pla<40><14>21
    SLICE_X19Y13.C1      net (fanout=10)       1.429   la_maquina/cpu/cpu_goran/pla_decode_/pla<40><14>2
    SLICE_X19Y13.C       Tilo                  0.259   la_maquina/cpu/cpu_goran/execute_/setM1212
                                                       la_maquina/cpu/cpu_goran/pla_decode_/pla<50><14>1
    SLICE_X19Y13.B4      net (fanout=7)        0.380   la_maquina/cpu/cpu_goran/pla<50>
    SLICE_X19Y13.B       Tilo                  0.259   la_maquina/cpu/cpu_goran/execute_/setM1212
                                                       la_maquina/cpu/cpu_goran/execute_/pla[17]_pla[50]_AND_64_o1
    SLICE_X11Y12.C5      net (fanout=8)        0.856   la_maquina/cpu/cpu_goran/execute_/pla[17]_pla[50]_AND_64_o
    SLICE_X11Y12.CMUX    Tilo                  0.337   la_maquina/cpu/cpu_goran/decode_state_/DFFE_inst4
                                                       la_maquina/cpu/cpu_goran/execute_/pla[17]_use_ixiy_OR_101_o111
    SLICE_X11Y12.B6      net (fanout=5)        0.154   la_maquina/cpu/cpu_goran/execute_/pla[17]_use_ixiy_OR_101_o11
    SLICE_X11Y12.B       Tilo                  0.259   la_maquina/cpu/cpu_goran/decode_state_/DFFE_inst4
                                                       la_maquina/cpu/cpu_goran/execute_/pla[17]_pla[38]_OR_265_o_SW1
    SLICE_X6Y19.A2       net (fanout=1)        1.274   N716
    SLICE_X6Y19.A        Tilo                  0.254   la_maquina/cpu/cpu_goran/execute_/ctl_inc_cy30
                                                       la_maquina/cpu/cpu_goran/execute_/pla[17]_pla[38]_OR_265_o
    SLICE_X6Y19.B4       net (fanout=4)        0.454   la_maquina/cpu/cpu_goran/execute_/pla[17]_pla[38]_OR_265_o
    SLICE_X6Y19.B        Tilo                  0.254   la_maquina/cpu/cpu_goran/execute_/ctl_inc_cy30
                                                       la_maquina/cpu/cpu_goran/execute_/pla[17]_pla[30]_OR_544_o1
    SLICE_X9Y19.A5       net (fanout=5)        0.545   la_maquina/cpu/cpu_goran/execute_/pla[17]_pla[30]_OR_544_o
    SLICE_X9Y19.A        Tilo                  0.259   la_maquina/cpu/cpu_goran/execute_/pla[17]_pla[49]_OR_4271_o
                                                       la_maquina/cpu/cpu_goran/execute_/pla[17]_use_ixiy_OR_1295_o1
    SLICE_X7Y17.C2       net (fanout=5)        1.047   la_maquina/cpu/cpu_goran/execute_/pla[17]_use_ixiy_OR_1295_o
    SLICE_X7Y17.C        Tilo                  0.259   la_maquina/cpu/cpu_goran/execute_/ctl_inc_cy36
                                                       la_maquina/cpu/cpu_goran/execute_/pla[17]_pla[91]_OR_3244_o1
    SLICE_X7Y17.B5       net (fanout=2)        0.447   la_maquina/cpu/cpu_goran/execute_/pla[17]_pla[91]_OR_3244_o
    SLICE_X7Y17.B        Tilo                  0.259   la_maquina/cpu/cpu_goran/execute_/ctl_inc_cy36
                                                       la_maquina/cpu/cpu_goran/execute_/ctl_inc_cy12_SW0
    SLICE_X7Y17.A5       net (fanout=1)        0.230   N450
    SLICE_X7Y17.A        Tilo                  0.259   la_maquina/cpu/cpu_goran/execute_/ctl_inc_cy36
                                                       la_maquina/cpu/cpu_goran/execute_/ctl_inc_cy12
    SLICE_X8Y19.A6       net (fanout=1)        0.645   la_maquina/cpu/cpu_goran/execute_/ctl_inc_cy12
    SLICE_X8Y19.A        Tilo                  0.235   la_maquina/cpu/cpu_goran/execute_/ctl_reg_sel_pc8
                                                       la_maquina/cpu/cpu_goran/execute_/ctl_inc_cy15
    SLICE_X12Y20.A6      net (fanout=2)        0.634   la_maquina/cpu/cpu_goran/execute_/ctl_inc_cy15
    SLICE_X12Y20.A       Tilo                  0.235   la_maquina/cpu/cpu_goran/memory_ifc_/DFFE_mrd_ff3
                                                       la_maquina/cpu/cpu_goran/execute_/ctl_inc_cy43
    SLICE_X12Y20.B6      net (fanout=5)        0.169   la_maquina/cpu/cpu_goran/ctl_inc_cy
    SLICE_X12Y20.B       Tilo                  0.235   la_maquina/cpu/cpu_goran/memory_ifc_/DFFE_mrd_ff3
                                                       la_maquina/cpu/cpu_goran/address_latch_/b2v_inst_inc_dec/SYNTHESIZED_WIRE_474
    SLICE_X21Y19.C4      net (fanout=4)        0.956   la_maquina/cpu/cpu_goran/address_latch_/b2v_inst_inc_dec/SYNTHESIZED_WIRE_47
    SLICE_X21Y19.CMUX    Tilo                  0.337   la_maquina/cpu/cpu_goran/reg_file_/b2v_latch_ir_hi/latch<7>
                                                       la_maquina/cpu/cpu_goran/address_latch_/b2v_inst_inc_dec/b2v_dual_adder_7/Mxor_d0_out_xo<0>1
    SLICE_X15Y21.D2      net (fanout=1)        1.143   la_maquina/cpu/cpu_goran/address_latch_/SYNTHESIZED_WIRE_7<7>
    SLICE_X15Y21.D       Tilo                  0.259   la_maquina/cpu/cpu_goran/address_pins_/DFFE_apin_latch<7>
                                                       la_maquina/cpu/cpu_goran/n0025<7>LogicTrst
    SLICE_X8Y9.A4        net (fanout=5)        1.509   la_maquina/cpu/cpu_goran/n0025<7>
    SLICE_X8Y9.COUT      Topcya                0.472   la_maquina/cpu/cpu_goran/reg_file_/gdfx_temp0<7>4
                                                       la_maquina/cpu/cpu_goran/reg_file_/gdfx_temp0<7>14
                                                       la_maquina/cpu/cpu_goran/reg_file_/gdfx_temp0<7>_MUXCY_3
    SLICE_X8Y10.CIN      net (fanout=1)        0.003   la_maquina/cpu/cpu_goran/reg_file_/gdfx_temp0<7>4
    SLICE_X8Y10.CMUX     Tcinc                 0.296   la_maquina/cpu/cpu_goran/reg_file_/b2v_latch_af2_lo/latch<7>
                                                       la_maquina/cpu/cpu_goran/reg_file_/gdfx_temp0<7>_MUXCY_6
    SLICE_X21Y6.C4       net (fanout=13)       2.109   la_maquina/cpu/cpu_goran/reg_file_/gdfx_temp0<7>
    SLICE_X21Y6.C        Tilo                  0.259   la_maquina/cpu/cpu_goran/ir_/opcode<7>
                                                       la_maquina/cpu/cpu_goran/db1<7>LogicTrst
    SLICE_X21Y2.B1       net (fanout=4)        0.982   la_maquina/cpu/cpu_goran/db1<7>
    SLICE_X21Y2.B        Tilo                  0.259   la_maquina/cpu/cpu_goran/alu_sf_outLogicTrst1
                                                       la_maquina/cpu/cpu_goran/alu_shift_db7LogicTrst1
    SLICE_X18Y3.B5       net (fanout=6)        0.473   la_maquina/cpu/cpu_goran/alu_shift_db7
    SLICE_X18Y3.B        Tilo                  0.254   la_maquina/cpu/cpu_goran/ctl_flags_cf2_sel_shift
                                                       la_maquina/cpu/cpu_goran/alu_control_/b2v_inst_shift_mux/out1
    SLICE_X18Y3.A5       net (fanout=2)        0.253   la_maquina/cpu/cpu_goran/alu_shift_in
    SLICE_X18Y3.A        Tilo                  0.254   la_maquina/cpu/cpu_goran/ctl_flags_cf2_sel_shift
                                                       la_maquina/cpu/cpu_goran/alu_/db_low<0>LogicTrst3
    SLICE_X17Y2.B6       net (fanout=1)        0.622   la_maquina/cpu/cpu_goran/alu_/db_low<0>LogicTrst2
    SLICE_X17Y2.B        Tilo                  0.259   la_maquina/cpu/cpu_goran/alu_flags_/SYNTHESIZED_WIRE_39
                                                       la_maquina/cpu/cpu_goran/alu_/db_low<0>LogicTrst4
    SLICE_X18Y3.C4       net (fanout=5)        0.828   la_maquina/cpu/cpu_goran/alu_/db_low<0>
    SLICE_X18Y3.C        Tilo                  0.255   la_maquina/cpu/cpu_goran/ctl_flags_cf2_sel_shift
                                                       la_maquina/cpu/cpu_goran/alu_shift_db0LogicTrst1
    SLICE_X19Y6.B4       net (fanout=6)        0.778   la_maquina/cpu/cpu_goran/alu_shift_db0
    SLICE_X19Y6.B        Tilo                  0.259   la_maquina/cpu/cpu_goran/db2<1>
                                                       la_maquina/cpu/cpu_goran/alu_/db_low<1>LogicTrst2
    SLICE_X19Y6.A5       net (fanout=1)        0.230   la_maquina/cpu/cpu_goran/alu_/db_low<1>LogicTrst1
    SLICE_X19Y6.A        Tilo                  0.259   la_maquina/cpu/cpu_goran/db2<1>
                                                       la_maquina/cpu/cpu_goran/alu_/db_low<1>LogicTrst3
    SLICE_X19Y6.D3       net (fanout=5)        0.400   la_maquina/cpu/cpu_goran/alu_/db_low<1>
    SLICE_X19Y6.D        Tilo                  0.259   la_maquina/cpu/cpu_goran/db2<1>
                                                       la_maquina/cpu/cpu_goran/db2<1>LogicTrst1
    SLICE_X20Y3.B2       net (fanout=5)        1.473   la_maquina/cpu/cpu_goran/db2<1>
    SLICE_X20Y3.B        Tilo                  0.235   la_maquina/cpu/cpu_goran/db2<2>
                                                       la_maquina/cpu/cpu_goran/alu_/db_low<2>LogicTrst3
    SLICE_X20Y3.A5       net (fanout=1)        0.196   la_maquina/cpu/cpu_goran/alu_/db_low<2>LogicTrst2
    SLICE_X20Y3.A        Tilo                  0.235   la_maquina/cpu/cpu_goran/db2<2>
                                                       la_maquina/cpu/cpu_goran/alu_/db_low<2>LogicTrst4
    SLICE_X20Y3.D3       net (fanout=5)        0.352   la_maquina/cpu/cpu_goran/alu_/db_low<2>
    SLICE_X20Y3.D        Tilo                  0.235   la_maquina/cpu/cpu_goran/db2<2>
                                                       la_maquina/cpu/cpu_goran/db2<2>LogicTrst1
    SLICE_X20Y3.C5       net (fanout=5)        0.570   la_maquina/cpu/cpu_goran/db2<2>
    SLICE_X20Y3.C        Tilo                  0.235   la_maquina/cpu/cpu_goran/db2<2>
                                                       la_maquina/cpu/cpu_goran/alu_xf_outLogicTrst3
    SLICE_X21Y3.A4       net (fanout=1)        0.298   la_maquina/cpu/cpu_goran/alu_xf_outLogicTrst2
    SLICE_X21Y3.A        Tilo                  0.259   la_maquina/cpu/cpu_goran/alu_/db_high<0>LogicTrst
                                                       la_maquina/cpu/cpu_goran/alu_xf_outLogicTrst4
    SLICE_X21Y3.B6       net (fanout=6)        0.151   la_maquina/cpu/cpu_goran/alu_xf_out
    SLICE_X21Y3.B        Tilo                  0.259   la_maquina/cpu/cpu_goran/alu_/db_high<0>LogicTrst
                                                       la_maquina/cpu/cpu_goran/db2<3>LogicTrst1
    SLICE_X21Y3.D2       net (fanout=5)        0.547   la_maquina/cpu/cpu_goran/db2<3>
    SLICE_X21Y3.D        Tilo                  0.259   la_maquina/cpu/cpu_goran/alu_/db_high<0>LogicTrst
                                                       la_maquina/cpu/cpu_goran/alu_/db_high<0>LogicTrst1
    SLICE_X21Y3.C6       net (fanout=1)        0.143   la_maquina/cpu/cpu_goran/alu_/db_high<0>LogicTrst
    SLICE_X21Y3.C        Tilo                  0.259   la_maquina/cpu/cpu_goran/alu_/db_high<0>LogicTrst
                                                       la_maquina/cpu/cpu_goran/alu_/db_high<0>LogicTrst3
    SLICE_X15Y3.B1       net (fanout=5)        1.282   la_maquina/cpu/cpu_goran/alu_/db_high<0>
    SLICE_X15Y3.B        Tilo                  0.259   la_maquina/cpu/cpu_goran/alu_flags_/DFFE_inst_latch_cf
                                                       la_maquina/cpu/cpu_goran/db2<4>LogicTrst1
    SLICE_X19Y2.C2       net (fanout=5)        1.331   la_maquina/cpu/cpu_goran/db2<4>
    SLICE_X19Y2.C        Tilo                  0.259   la_maquina/cpu/cpu_goran/alu_/db_high<2>
                                                       la_maquina/cpu/cpu_goran/alu_yf_outLogicTrst1
    SLICE_X19Y3.A4       net (fanout=1)        0.482   la_maquina/cpu/cpu_goran/alu_yf_outLogicTrst
    SLICE_X19Y3.A        Tilo                  0.259   la_maquina/cpu/cpu_goran/db1<5>LogicTrst1
                                                       la_maquina/cpu/cpu_goran/alu_yf_outLogicTrst3
    SLICE_X19Y3.B6       net (fanout=6)        0.154   la_maquina/cpu/cpu_goran/alu_yf_out
    SLICE_X19Y3.B        Tilo                  0.259   la_maquina/cpu/cpu_goran/db1<5>LogicTrst1
                                                       la_maquina/cpu/cpu_goran/db2<5>LogicTrst1
    SLICE_X21Y2.C1       net (fanout=5)        0.752   la_maquina/cpu/cpu_goran/db2<5>
    SLICE_X21Y2.C        Tilo                  0.259   la_maquina/cpu/cpu_goran/alu_sf_outLogicTrst1
                                                       la_maquina/cpu/cpu_goran/alu_/db_high<2>LogicTrst1
    SLICE_X19Y2.D6       net (fanout=1)        0.347   la_maquina/cpu/cpu_goran/alu_/db_high<2>LogicTrst
    SLICE_X19Y2.D        Tilo                  0.259   la_maquina/cpu/cpu_goran/alu_/db_high<2>
                                                       la_maquina/cpu/cpu_goran/alu_/db_high<2>LogicTrst3
    SLICE_X19Y2.B2       net (fanout=5)        0.559   la_maquina/cpu/cpu_goran/alu_/db_high<2>
    SLICE_X19Y2.B        Tilo                  0.259   la_maquina/cpu/cpu_goran/alu_/db_high<2>
                                                       la_maquina/cpu/cpu_goran/db2<6>LogicTrst1
    SLICE_X19Y2.A5       net (fanout=5)        0.257   la_maquina/cpu/cpu_goran/db2<6>
    SLICE_X19Y2.A        Tilo                  0.259   la_maquina/cpu/cpu_goran/alu_/db_high<2>
                                                       la_maquina/cpu/cpu_goran/alu_sf_outLogicTrst1
    SLICE_X21Y2.A5       net (fanout=1)        0.434   la_maquina/cpu/cpu_goran/alu_sf_outLogicTrst
    SLICE_X21Y2.A        Tilo                  0.259   la_maquina/cpu/cpu_goran/alu_sf_outLogicTrst1
                                                       la_maquina/cpu/cpu_goran/alu_sf_outLogicTrst3
    SLICE_X11Y2.A5       net (fanout=7)        0.907   la_maquina/cpu/cpu_goran/alu_sf_out
    SLICE_X11Y2.CLK      Tas                   0.373   la_maquina/cpu/cpu_goran/alu_/op2_low<3>
                                                       la_maquina/cpu/cpu_goran/alu_/b2v_op2_latch_mux_high/Q<3>1
                                                       la_maquina/cpu/cpu_goran/alu_/op2_high_3
    -------------------------------------------------  ---------------------------
    Total                                     43.412ns (12.624ns logic, 30.788ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------

Hold Paths: NET "la_maquina/clk_cpu" PERIOD = 250 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point la_maquina/cpu/cpu_goran/reg_control_/bank_af (SLICE_X12Y10.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.427ns (requirement - (clock path skew + uncertainty - data path))
  Source:               la_maquina/cpu/cpu_goran/reg_control_/bank_af (FF)
  Destination:          la_maquina/cpu/cpu_goran/reg_control_/bank_af (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.427ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         la_maquina/clk_cpu rising at 250.000ns
  Destination Clock:    la_maquina/clk_cpu rising at 250.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: la_maquina/cpu/cpu_goran/reg_control_/bank_af to la_maquina/cpu/cpu_goran/reg_control_/bank_af
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y10.AQ      Tcko                  0.200   la_maquina/cpu/cpu_goran/reg_control_/bank_af
                                                       la_maquina/cpu/cpu_goran/reg_control_/bank_af
    SLICE_X12Y10.A6      net (fanout=6)        0.037   la_maquina/cpu/cpu_goran/reg_control_/bank_af
    SLICE_X12Y10.CLK     Tah         (-Th)    -0.190   la_maquina/cpu/cpu_goran/reg_control_/bank_af
                                                       la_maquina/cpu/cpu_goran/reg_control_/Mxor_bank_af_ctl_reg_ex_af_XOR_29_o_xo<0>1
                                                       la_maquina/cpu/cpu_goran/reg_control_/bank_af
    -------------------------------------------------  ---------------------------
    Total                                      0.427ns (0.390ns logic, 0.037ns route)
                                                       (91.3% logic, 8.7% route)

--------------------------------------------------------------------------------

Paths for end point la_maquina/cpu/cpu_goran/alu_flags_/SYNTHESIZED_WIRE_39 (SLICE_X17Y2.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.445ns (requirement - (clock path skew + uncertainty - data path))
  Source:               la_maquina/cpu/cpu_goran/alu_flags_/SYNTHESIZED_WIRE_39 (FF)
  Destination:          la_maquina/cpu/cpu_goran/alu_flags_/SYNTHESIZED_WIRE_39 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.445ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         la_maquina/clk_cpu rising at 250.000ns
  Destination Clock:    la_maquina/clk_cpu rising at 250.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: la_maquina/cpu/cpu_goran/alu_flags_/SYNTHESIZED_WIRE_39 to la_maquina/cpu/cpu_goran/alu_flags_/SYNTHESIZED_WIRE_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y2.AQ       Tcko                  0.198   la_maquina/cpu/cpu_goran/alu_flags_/SYNTHESIZED_WIRE_39
                                                       la_maquina/cpu/cpu_goran/alu_flags_/SYNTHESIZED_WIRE_39
    SLICE_X17Y2.A6       net (fanout=6)        0.032   la_maquina/cpu/cpu_goran/alu_flags_/SYNTHESIZED_WIRE_39
    SLICE_X17Y2.CLK      Tah         (-Th)    -0.215   la_maquina/cpu/cpu_goran/alu_flags_/SYNTHESIZED_WIRE_39
                                                       la_maquina/cpu/cpu_goran/alu_flags_/SYNTHESIZED_WIRE_373
                                                       la_maquina/cpu/cpu_goran/alu_flags_/SYNTHESIZED_WIRE_39
    -------------------------------------------------  ---------------------------
    Total                                      0.445ns (0.413ns logic, 0.032ns route)
                                                       (92.8% logic, 7.2% route)

--------------------------------------------------------------------------------

Paths for end point la_maquina/cpu/cpu_goran/reg_file_/b2v_latch_af2_lo/latch_3 (SLICE_X6Y14.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.457ns (requirement - (clock path skew + uncertainty - data path))
  Source:               la_maquina/cpu/cpu_goran/reg_file_/b2v_latch_af_lo/latch_3 (FF)
  Destination:          la_maquina/cpu/cpu_goran/reg_file_/b2v_latch_af2_lo/latch_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.459ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.045 - 0.043)
  Source Clock:         la_maquina/clk_cpu rising at 250.000ns
  Destination Clock:    la_maquina/clk_cpu rising at 250.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: la_maquina/cpu/cpu_goran/reg_file_/b2v_latch_af_lo/latch_3 to la_maquina/cpu/cpu_goran/reg_file_/b2v_latch_af2_lo/latch_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y14.DQ       Tcko                  0.198   la_maquina/cpu/cpu_goran/reg_file_/b2v_latch_af_lo/latch<3>
                                                       la_maquina/cpu/cpu_goran/reg_file_/b2v_latch_af_lo/latch_3
    SLICE_X6Y14.C6       net (fanout=1)        0.018   la_maquina/cpu/cpu_goran/reg_file_/b2v_latch_af_lo/latch<3>
    SLICE_X6Y14.CLK      Tah         (-Th)    -0.243   la_maquina/cpu/cpu_goran/reg_file_/b2v_latch_af2_lo/latch<3>
                                                       la_maquina/cpu/cpu_goran/reg_file_/gdfx_temp0<3>146
                                                       la_maquina/cpu/cpu_goran/reg_file_/gdfx_temp0<3>_MUXCY_6
                                                       la_maquina/cpu/cpu_goran/reg_file_/b2v_latch_af2_lo/latch_3
    -------------------------------------------------  ---------------------------
    Total                                      0.459ns (0.441ns logic, 0.018ns route)
                                                       (96.1% logic, 3.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "la_maquina/clk_cpu" PERIOD = 250 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 249.520ns (period - min period limit)
  Period: 250.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: la_maquina/cpu/cpu_goran/reg_file_/b2v_latch_af2_lo/latch<3>/CLK
  Logical resource: la_maquina/cpu/cpu_goran/reg_file_/b2v_latch_af2_lo/latch_3/CK
  Location pin: SLICE_X6Y14.CLK
  Clock network: la_maquina/clk_cpu
--------------------------------------------------------------------------------
Slack: 249.520ns (period - min period limit)
  Period: 250.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: la_maquina/cpu/cpu_goran/reg_file_/b2v_latch_af2_lo/latch<4>/CLK
  Logical resource: la_maquina/cpu/cpu_goran/reg_file_/b2v_latch_af2_lo/latch_4/CK
  Location pin: SLICE_X6Y7.CLK
  Clock network: la_maquina/clk_cpu
--------------------------------------------------------------------------------
Slack: 249.520ns (period - min period limit)
  Period: 250.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: la_maquina/cpu/cpu_goran/reg_file_/b2v_latch_af2_hi/latch<0>/CLK
  Logical resource: la_maquina/cpu/cpu_goran/reg_file_/b2v_latch_af2_hi/latch_0/CK
  Location pin: SLICE_X26Y7.CLK
  Clock network: la_maquina/clk_cpu
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk50mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk50mhz       |   20.534|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 171630567 paths, 0 nets, and 24577 connections

Design statistics:
   Minimum period:  89.494ns{1}   (Maximum frequency:  11.174MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Feb 18 19:12:25 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 483 MB



