{
  "Top": "radiation_injector",
  "RtlTop": "radiation_injector",
  "RtlPrefix": "",
  "RtlSubPrefix": "radiation_injector_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-2",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "weight_mem": {
      "index": "0",
      "direction": "inout",
      "srcType": "ap_uint<32>*",
      "srcSize": "32",
      "hwRefs": [{
          "type": "interface",
          "interface": "weight_mem_PORTA",
          "name": "",
          "usage": "data",
          "direction": "inout"
        }]
    },
    "intensity": {
      "index": "1",
      "direction": "in",
      "srcType": "ap_uint<32>",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "intensity",
          "usage": "data",
          "direction": "in"
        }]
    },
    "seed": {
      "index": "2",
      "direction": "in",
      "srcType": "ap_uint<32>",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "seed",
          "usage": "data",
          "direction": "in"
        }]
    },
    "num_words": {
      "index": "3",
      "direction": "in",
      "srcType": "ap_uint<32>",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "num_words",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -format=ip_catalog",
      "config_export -flow=none"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "radiation_injector"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "2 ~ 36",
    "Latency": "1"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "radiation_injector",
    "Version": "1.0",
    "DisplayName": "Radiation_injector",
    "Revision": "2114501536",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_radiation_injector_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/radiation_injector.cpp"],
    "TestBench": ["..\/..\/test_bench.cpp"],
    "Vhdl": [
      "impl\/vhdl\/radiation_injector_control_s_axi.vhd",
      "impl\/vhdl\/radiation_injector_urem_31ns_15ns_31_35_seq_1.vhd",
      "impl\/vhdl\/radiation_injector.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/radiation_injector_control_s_axi.v",
      "impl\/verilog\/radiation_injector_urem_31ns_15ns_31_35_seq_1.v",
      "impl\/verilog\/radiation_injector.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/radiation_injector_v1_0\/data\/radiation_injector.mdd",
      "impl\/misc\/drivers\/radiation_injector_v1_0\/data\/radiation_injector.tcl",
      "impl\/misc\/drivers\/radiation_injector_v1_0\/data\/radiation_injector.yaml",
      "impl\/misc\/drivers\/radiation_injector_v1_0\/src\/CMakeLists.txt",
      "impl\/misc\/drivers\/radiation_injector_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/radiation_injector_v1_0\/src\/xradiation_injector.c",
      "impl\/misc\/drivers\/radiation_injector_v1_0\/src\/xradiation_injector.h",
      "impl\/misc\/drivers\/radiation_injector_v1_0\/src\/xradiation_injector_hw.h",
      "impl\/misc\/drivers\/radiation_injector_v1_0\/src\/xradiation_injector_linux.c",
      "impl\/misc\/drivers\/radiation_injector_v1_0\/src\/xradiation_injector_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/radiation_injector.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      
    ]
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "6",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "intensity",
          "access": "W",
          "description": "Data signal of intensity",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "intensity",
              "access": "W",
              "description": "Bit 31 to 0 of intensity"
            }]
        },
        {
          "offset": "0x18",
          "name": "seed",
          "access": "W",
          "description": "Data signal of seed",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "seed",
              "access": "W",
              "description": "Bit 31 to 0 of seed"
            }]
        },
        {
          "offset": "0x20",
          "name": "num_words",
          "access": "W",
          "description": "Data signal of num_words",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "num_words",
              "access": "W",
              "description": "Bit 31 to 0 of num_words"
            }]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "intensity"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "24",
          "argName": "seed"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "32",
          "argName": "num_words"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "weight_mem_PORTA": {
      "type": "bram",
      "busTypeName": "bram",
      "mode": "master",
      "direction": "inout",
      "dataWidth": "32",
      "addrWidth": "32",
      "portPrefix": "weight_mem_",
      "busParams": {
        "MASTER_TYPE": "BRAM_CTRL",
        "MEM_SIZE": "65536",
        "MEM_WIDTH": "32",
        "MEM_ADDRESS_MODE": "BYTE_ADDRESS",
        "READ_LATENCY": "0"
      },
      "portMap": {
        "weight_mem_Addr_A": "ADDR",
        "weight_mem_EN_A": "EN",
        "weight_mem_WEN_A": "WE",
        "weight_mem_Din_A": "DIN",
        "weight_mem_Dout_A": "DOUT",
        "weight_mem_Clk_A": "CLK",
        "weight_mem_Rst_A": "RST"
      },
      "ports": [
        "weight_mem_Addr_A",
        "weight_mem_Clk_A",
        "weight_mem_Din_A",
        "weight_mem_Dout_A",
        "weight_mem_EN_A",
        "weight_mem_Rst_A",
        "weight_mem_WEN_A"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "bram",
          "register_option": "0",
          "argName": "weight_mem"
        }]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "weight_mem_Addr_A": {
      "dir": "out",
      "width": "32"
    },
    "weight_mem_EN_A": {
      "dir": "out",
      "width": "1"
    },
    "weight_mem_WEN_A": {
      "dir": "out",
      "width": "4"
    },
    "weight_mem_Din_A": {
      "dir": "out",
      "width": "32"
    },
    "weight_mem_Dout_A": {
      "dir": "in",
      "width": "32"
    },
    "weight_mem_Clk_A": {
      "dir": "out",
      "width": "1"
    },
    "weight_mem_Rst_A": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "radiation_injector",
      "BindInstances": "icmp_ln21_fu_87_p2 icmp_ln24_fu_93_p2 num_words_1_fu_99_p3 icmp_ln29_fu_111_p2 lfsr_fu_127_p3 urem_31ns_15ns_31_35_seq_1_U1 mask_fu_159_p2 xor_ln46_fu_165_p2 control_s_axi_U"
    },
    "Info": {"radiation_injector": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"radiation_injector": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "18",
          "LatencyWorst": "35",
          "PipelineIIMin": "2",
          "PipelineIIMax": "36",
          "PipelineII": "2 ~ 36",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.030"
        },
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "FF": "588",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "908",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "1",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }}
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2026-03-01 06:16:14 -0300",
    "ToolName": "vitis_hls",
    "ToolVersion": "2025.2"
  }
}
