<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="pt">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.8"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RP2040 OLED SSD1306: ITM Functions</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">RP2040 OLED SSD1306
   </div>
   <div id="projectbrief">Driver/Exemplos para display OLED SSD1306 no RP2040</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Gerado por Doxygen 1.9.8 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Localizar');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('group__CMSIS__core__DebugFunctions.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Carregando...</div>
<div class="SRStatus" id="Searching">Procurando...</div>
<div class="SRStatus" id="NoMatches">Nenhuma entrada encontrada</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="summary">
<a href="#var-members">Vari√°veis</a>  </div>
  <div class="headertitle"><div class="title">ITM Functions<div class="ingroups"><a class="el" href="group__CMSIS__core__register.html">Defines and Type Definitions</a> &raquo; <a class="el" href="group__CMSIS__CORE.html">Status and Control Registers</a> &raquo; <a class="el" href="group__CMSIS__NVIC.html">Nested Vectored Interrupt Controller (NVIC)</a> &raquo; <a class="el" href="group__CMSIS__SCB.html">System Control Block (SCB)</a> &#124; <a class="el" href="group__CMSIS__core__register.html">Defines and Type Definitions</a> &raquo; <a class="el" href="group__CMSIS__CORE.html">Status and Control Registers</a> &raquo; <a class="el" href="group__CMSIS__NVIC.html">Nested Vectored Interrupt Controller (NVIC)</a> &raquo; <a class="el" href="group__CMSIS__SCB.html">System Control Block (SCB)</a> &raquo; <a class="el" href="group__CMSIS__SCnSCB.html">System Controls not in SCB (SCnSCB)</a> &raquo; <a class="el" href="group__CMSIS__SysTick.html">System Tick Timer (SysTick)</a> &raquo; <a class="el" href="group__CMSIS__CoreDebug.html">Core Debug Registers (CoreDebug)</a> &#124; <a class="el" href="group__CMSIS__core__register.html">Defines and Type Definitions</a> &raquo; <a class="el" href="group__CMSIS__CORE.html">Status and Control Registers</a> &raquo; <a class="el" href="group__CMSIS__NVIC.html">Nested Vectored Interrupt Controller (NVIC)</a> &raquo; <a class="el" href="group__CMSIS__SCB.html">System Control Block (SCB)</a> &#124; <a class="el" href="group__CMSIS__core__register.html">Defines and Type Definitions</a> &raquo; <a class="el" href="group__CMSIS__CORE.html">Status and Control Registers</a> &raquo; <a class="el" href="group__CMSIS__NVIC.html">Nested Vectored Interrupt Controller (NVIC)</a> &raquo; <a class="el" href="group__CMSIS__SCB.html">System Control Block (SCB)</a> &raquo; <a class="el" href="group__CMSIS__SCnSCB.html">System Controls not in SCB (SCnSCB)</a> &raquo; <a class="el" href="group__CMSIS__SysTick.html">System Tick Timer (SysTick)</a> &raquo; <a class="el" href="group__CMSIS__ITM.html">Instrumentation Trace Macrocell (ITM)</a> &raquo; <a class="el" href="group__CMSIS__DWT.html">Data Watchpoint and Trace (DWT)</a> &raquo; <a class="el" href="group__CMSIS__TPIU.html">Trace Port Interface Unit (TPIU)</a> &raquo; <a class="el" href="group__CMSIS__FPU.html">Floating Point Unit (FPU)</a> &raquo; <a class="el" href="group__CMSIS__DCB.html">Debug Control Block</a> &raquo; <a class="el" href="group__CMSIS__DIB.html">Debug Identification Block</a> &raquo; <a class="el" href="group__CMSIS__core__bitfield.html">Core register bit field macros</a> &raquo; <a class="el" href="group__CMSIS__core__base.html">Core Definitions</a> &raquo; <a class="el" href="group__CMSIS__deprecated__aliases.html">Backwards Compatibility Aliases</a> &#124; <a class="el" href="group__CMSIS__core__register.html">Defines and Type Definitions</a> &raquo; <a class="el" href="group__CMSIS__CORE.html">Status and Control Registers</a> &raquo; <a class="el" href="group__CMSIS__NVIC.html">Nested Vectored Interrupt Controller (NVIC)</a> &raquo; <a class="el" href="group__CMSIS__SCB.html">System Control Block (SCB)</a> &#124; <a class="el" href="group__CMSIS__core__register.html">Defines and Type Definitions</a> &raquo; <a class="el" href="group__CMSIS__CORE.html">Status and Control Registers</a> &raquo; <a class="el" href="group__CMSIS__NVIC.html">Nested Vectored Interrupt Controller (NVIC)</a> &raquo; <a class="el" href="group__CMSIS__SCB.html">System Control Block (SCB)</a> &raquo; <a class="el" href="group__CMSIS__SCnSCB.html">System Controls not in SCB (SCnSCB)</a> &raquo; <a class="el" href="group__CMSIS__SysTick.html">System Tick Timer (SysTick)</a> &raquo; <a class="el" href="group__CMSIS__CoreDebug.html">Core Debug Registers (CoreDebug)</a> &#124; <a class="el" href="group__CMSIS__core__register.html">Defines and Type Definitions</a> &raquo; <a class="el" href="group__CMSIS__CORE.html">Status and Control Registers</a> &raquo; <a class="el" href="group__CMSIS__NVIC.html">Nested Vectored Interrupt Controller (NVIC)</a> &raquo; <a class="el" href="group__CMSIS__SCB.html">System Control Block (SCB)</a> &#124; <a class="el" href="group__CMSIS__core__register.html">Defines and Type Definitions</a> &raquo; <a class="el" href="group__CMSIS__CORE.html">Status and Control Registers</a> &raquo; <a class="el" href="group__CMSIS__NVIC.html">Nested Vectored Interrupt Controller (NVIC)</a> &raquo; <a class="el" href="group__CMSIS__SCB.html">System Control Block (SCB)</a> &raquo; <a class="el" href="group__CMSIS__SCnSCB.html">System Controls not in SCB (SCnSCB)</a> &raquo; <a class="el" href="group__CMSIS__SysTick.html">System Tick Timer (SysTick)</a> &raquo; <a class="el" href="group__CMSIS__ITM.html">Instrumentation Trace Macrocell (ITM)</a> &raquo; <a class="el" href="group__CMSIS__DWT.html">Data Watchpoint and Trace (DWT)</a> &raquo; <a class="el" href="group__CMSIS__TPIU.html">Trace Port Interface Unit (TPIU)</a> &raquo; <a class="el" href="group__CMSIS__FPU.html">Floating Point Unit (FPU)</a> &raquo; <a class="el" href="group__CMSIS__DCB.html">Debug Control Block</a> &raquo; <a class="el" href="group__CMSIS__DIB.html">Debug Identification Block</a> &raquo; <a class="el" href="group__CMSIS__core__bitfield.html">Core register bit field macros</a> &raquo; <a class="el" href="group__CMSIS__core__base.html">Core Definitions</a> &raquo; <a class="el" href="group__CMSIS__deprecated__aliases.html">Backwards Compatibility Aliases</a> &raquo; <a class="el" href="group__CMSIS__Core__FunctionInterface.html">Functions and Instructions Reference</a> &raquo; <a class="el" href="group__CMSIS__Core__NVICFunctions.html">NVIC Functions</a> &raquo; <a class="el" href="group__CMSIS__Core__FpuFunctions.html">FPU Functions</a> &#124; <a class="el" href="group__CMSIS__core__register.html">Defines and Type Definitions</a> &raquo; <a class="el" href="group__CMSIS__CORE.html">Status and Control Registers</a> &raquo; <a class="el" href="group__CMSIS__NVIC.html">Nested Vectored Interrupt Controller (NVIC)</a> &raquo; <a class="el" href="group__CMSIS__SCB.html">System Control Block (SCB)</a> &#124; <a class="el" href="group__CMSIS__core__register.html">Defines and Type Definitions</a> &raquo; <a class="el" href="group__CMSIS__CORE.html">Status and Control Registers</a> &raquo; <a class="el" href="group__CMSIS__NVIC.html">Nested Vectored Interrupt Controller (NVIC)</a> &raquo; <a class="el" href="group__CMSIS__SCB.html">System Control Block (SCB)</a> &raquo; <a class="el" href="group__CMSIS__SCnSCB.html">System Controls not in SCB (SCnSCB)</a> &raquo; <a class="el" href="group__CMSIS__SysTick.html">System Tick Timer (SysTick)</a> &raquo; <a class="el" href="group__CMSIS__CoreDebug.html">Core Debug Registers (CoreDebug)</a> &#124; <a class="el" href="group__CMSIS__core__register.html">Defines and Type Definitions</a> &raquo; <a class="el" href="group__CMSIS__CORE.html">Status and Control Registers</a> &raquo; <a class="el" href="group__CMSIS__NVIC.html">Nested Vectored Interrupt Controller (NVIC)</a> &raquo; <a class="el" href="group__CMSIS__SCB.html">System Control Block (SCB)</a> &#124; <a class="el" href="group__CMSIS__core__register.html">Defines and Type Definitions</a> &raquo; <a class="el" href="group__CMSIS__CORE.html">Status and Control Registers</a> &raquo; <a class="el" href="group__CMSIS__NVIC.html">Nested Vectored Interrupt Controller (NVIC)</a> &raquo; <a class="el" href="group__CMSIS__SCB.html">System Control Block (SCB)</a> &raquo; <a class="el" href="group__CMSIS__SCnSCB.html">System Controls not in SCB (SCnSCB)</a> &raquo; <a class="el" href="group__CMSIS__SysTick.html">System Tick Timer (SysTick)</a> &raquo; <a class="el" href="group__CMSIS__ITM.html">Instrumentation Trace Macrocell (ITM)</a> &raquo; <a class="el" href="group__CMSIS__DWT.html">Data Watchpoint and Trace (DWT)</a> &raquo; <a class="el" href="group__CMSIS__TPIU.html">Trace Port Interface Unit (TPIU)</a> &raquo; <a class="el" href="group__CMSIS__FPU.html">Floating Point Unit (FPU)</a> &raquo; <a class="el" href="group__CMSIS__DCB.html">Debug Control Block</a> &raquo; <a class="el" href="group__CMSIS__DIB.html">Debug Identification Block</a> &raquo; <a class="el" href="group__CMSIS__core__bitfield.html">Core register bit field macros</a> &raquo; <a class="el" href="group__CMSIS__core__base.html">Core Definitions</a> &raquo; <a class="el" href="group__CMSIS__deprecated__aliases.html">Backwards Compatibility Aliases</a> &#124; <a class="el" href="group__CMSIS__core__register.html">Defines and Type Definitions</a> &raquo; <a class="el" href="group__CMSIS__CORE.html">Status and Control Registers</a> &raquo; <a class="el" href="group__CMSIS__NVIC.html">Nested Vectored Interrupt Controller (NVIC)</a> &raquo; <a class="el" href="group__CMSIS__SCB.html">System Control Block (SCB)</a> &#124; <a class="el" href="group__CMSIS__core__register.html">Defines and Type Definitions</a> &raquo; <a class="el" href="group__CMSIS__CORE.html">Status and Control Registers</a> &raquo; <a class="el" href="group__CMSIS__NVIC.html">Nested Vectored Interrupt Controller (NVIC)</a> &raquo; <a class="el" href="group__CMSIS__SCB.html">System Control Block (SCB)</a> &raquo; <a class="el" href="group__CMSIS__SCnSCB.html">System Controls not in SCB (SCnSCB)</a> &raquo; <a class="el" href="group__CMSIS__SysTick.html">System Tick Timer (SysTick)</a> &raquo; <a class="el" href="group__CMSIS__CoreDebug.html">Core Debug Registers (CoreDebug)</a> &#124; <a class="el" href="group__CMSIS__core__register.html">Defines and Type Definitions</a> &raquo; <a class="el" href="group__CMSIS__CORE.html">Status and Control Registers</a> &raquo; <a class="el" href="group__CMSIS__NVIC.html">Nested Vectored Interrupt Controller (NVIC)</a> &raquo; <a class="el" href="group__CMSIS__SCB.html">System Control Block (SCB)</a> &#124; <a class="el" href="group__CMSIS__core__register.html">Defines and Type Definitions</a> &raquo; <a class="el" href="group__CMSIS__CORE.html">Status and Control Registers</a> &raquo; <a class="el" href="group__CMSIS__NVIC.html">Nested Vectored Interrupt Controller (NVIC)</a> &raquo; <a class="el" href="group__CMSIS__SCB.html">System Control Block (SCB)</a> &raquo; <a class="el" href="group__CMSIS__SCnSCB.html">System Controls not in SCB (SCnSCB)</a> &raquo; <a class="el" href="group__CMSIS__SysTick.html">System Tick Timer (SysTick)</a> &raquo; <a class="el" href="group__CMSIS__ITM.html">Instrumentation Trace Macrocell (ITM)</a> &raquo; <a class="el" href="group__CMSIS__DWT.html">Data Watchpoint and Trace (DWT)</a> &raquo; <a class="el" href="group__CMSIS__TPIU.html">Trace Port Interface Unit (TPIU)</a> &raquo; <a class="el" href="group__CMSIS__FPU.html">Floating Point Unit (FPU)</a> &raquo; <a class="el" href="group__CMSIS__DCB.html">Debug Control Block</a> &raquo; <a class="el" href="group__CMSIS__DIB.html">Debug Identification Block</a> &raquo; <a class="el" href="group__CMSIS__core__bitfield.html">Core register bit field macros</a> &raquo; <a class="el" href="group__CMSIS__core__base.html">Core Definitions</a> &raquo; <a class="el" href="group__CMSIS__deprecated__aliases.html">Backwards Compatibility Aliases</a> &raquo; <a class="el" href="group__CMSIS__Core__FunctionInterface.html">Functions and Instructions Reference</a> &raquo; <a class="el" href="group__CMSIS__Core__NVICFunctions.html">NVIC Functions</a> &raquo; <a class="el" href="group__CMSIS__Core__FpuFunctions.html">FPU Functions</a> &raquo; <a class="el" href="group__CMSIS__Core__SAUFunctions.html">SAU Functions</a> &raquo; <a class="el" href="group__CMSIS__Core__DCBFunctions.html">Debug Control Functions</a> &raquo; <a class="el" href="group__CMSIS__Core__DIBFunctions.html">Debug Identification Functions</a> &raquo; <a class="el" href="group__CMSIS__Core__SysTickFunctions.html">SysTick Functions</a></div></div></div>
</div><!--header-->
<div class="contents">

<p>Functions that access the ITM debug interface.  
<a href="#details">Mais...</a></p>
<div class="dynheader">
Diagrama de colabora√ß√£o para ITM Functions:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="group__CMSIS__core__DebugFunctions.svg" width="308" height="36"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe></div>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="var-members" name="var-members"></a>
Vari√°veis</h2></td></tr>
<tr class="memitem:ga713b50b375312a6071685f429ca6af56" id="r_ga713b50b375312a6071685f429ca6af56"><td class="memItemLeft" ><a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;&#160;&#160;<a class="el" href="group__CMSIS__Core__SysTickFunctions.html#gafbce95646fd514c10aa85ec0a33db728">APSR_Type::_reserved0</a>:16&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:ga713b50b375312a6071685f429ca6af56"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit: 0..15 Reserved  <a href="group__CMSIS__Core__SysTickFunctions.html#gafbce95646fd514c10aa85ec0a33db728">Mais...</a><br /></td></tr>
<tr class="separator:ga713b50b375312a6071685f429ca6af56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga220fd9973baafe1e9c855604d9f5db99" id="r_ga220fd9973baafe1e9c855604d9f5db99"><td class="memItemLeft" ><a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;&#160;&#160;<a class="el" href="group__CMSIS__Core__SysTickFunctions.html#gad2eb0a06de4f03f58874a727716aa9aa">IPSR_Type::_reserved0</a>:23&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:ga220fd9973baafe1e9c855604d9f5db99"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit: 9..31 Reserved  <a href="group__CMSIS__Core__SysTickFunctions.html#gad2eb0a06de4f03f58874a727716aa9aa">Mais...</a><br /></td></tr>
<tr class="separator:ga220fd9973baafe1e9c855604d9f5db99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73bc0205de47b8c09fb694fc1971554f" id="r_ga73bc0205de47b8c09fb694fc1971554f"><td class="memItemLeft" ><a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;&#160;&#160;<a class="el" href="group__CMSIS__Core__SysTickFunctions.html#gaf438e0f407357e914a70b5bd4d6a97c5">xPSR_Type::_reserved0</a>:7&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:ga73bc0205de47b8c09fb694fc1971554f"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit: 9..15 Reserved  <a href="group__CMSIS__Core__SysTickFunctions.html#gaf438e0f407357e914a70b5bd4d6a97c5">Mais...</a><br /></td></tr>
<tr class="separator:ga73bc0205de47b8c09fb694fc1971554f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1814fc61c66a0295f9d121d1070299e2" id="r_ga1814fc61c66a0295f9d121d1070299e2"><td class="memItemLeft" ><a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;&#160;&#160;<a class="el" href="group__CMSIS__core__DebugFunctions.html#gac681f266e20b3b3591b961e13633ae13">APSR_Type::_reserved1</a>:7&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:ga1814fc61c66a0295f9d121d1070299e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit: 20..26 Reserved  <a href="group__CMSIS__core__DebugFunctions.html#gac681f266e20b3b3591b961e13633ae13">Mais...</a><br /></td></tr>
<tr class="separator:ga1814fc61c66a0295f9d121d1070299e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga655cc2c632f031da038d0fd54a70f572" id="r_ga655cc2c632f031da038d0fd54a70f572"><td class="memItemLeft" ><a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;&#160;&#160;<a class="el" href="group__CMSIS__Core__SysTickFunctions.html#ga790056bb6f20ea16cecc784b0dd19ad6">xPSR_Type::_reserved1</a>:4&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:ga655cc2c632f031da038d0fd54a70f572"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit: 20..23 Reserved  <a href="group__CMSIS__Core__SysTickFunctions.html#ga790056bb6f20ea16cecc784b0dd19ad6">Mais...</a><br /></td></tr>
<tr class="separator:ga655cc2c632f031da038d0fd54a70f572"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ede7c424635ccca8253acf5e1f9137f" id="r_ga2ede7c424635ccca8253acf5e1f9137f"><td class="memItemLeft" ><a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;&#160;&#160;<a class="el" href="group__CMSIS__Core__SysTickFunctions.html#gaa7a5662079a447f801034d108f80ce49">CONTROL_Type::_reserved1</a>:28&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:ga2ede7c424635ccca8253acf5e1f9137f"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit: 4..31 Reserved  <a href="group__CMSIS__Core__SysTickFunctions.html#gaa7a5662079a447f801034d108f80ce49">Mais...</a><br /></td></tr>
<tr class="separator:ga2ede7c424635ccca8253acf5e1f9137f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d6b32aac67b18ded927392a83245ace" id="r_ga7d6b32aac67b18ded927392a83245ace"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga7d6b32aac67b18ded927392a83245ace">TPIU_Type::ACPR</a></td></tr>
<tr class="memdesc:ga7d6b32aac67b18ded927392a83245ace"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x010 (R/W) Asynchronous Clock Prescaler Register.  <br /></td></tr>
<tr class="separator:ga7d6b32aac67b18ded927392a83245ace"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13af9b718dde7481f1c0344f00593c23" id="r_ga13af9b718dde7481f1c0344f00593c23"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga13af9b718dde7481f1c0344f00593c23">SCnSCB_Type::ACTLR</a></td></tr>
<tr class="memdesc:ga13af9b718dde7481f1c0344f00593c23"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x008 (R/W) Auxiliary Control Register.  <br /></td></tr>
<tr class="separator:ga13af9b718dde7481f1c0344f00593c23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab65372404ce64b0f0b35e2709429404e" id="r_gab65372404ce64b0f0b35e2709429404e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#gab65372404ce64b0f0b35e2709429404e">SCB_Type::AFSR</a></td></tr>
<tr class="memdesc:gab65372404ce64b0f0b35e2709429404e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x03C (R/W) Auxiliary Fault Status Register.  <br /></td></tr>
<tr class="separator:gab65372404ce64b0f0b35e2709429404e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga562263b2f2301a780b1bedeee128494f" id="r_ga562263b2f2301a780b1bedeee128494f"><td class="memItemLeft" >struct {&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga713b50b375312a6071685f429ca6af56" id="r_ga713b50b375312a6071685f429ca6af56"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;&#160;&#160;<a class="el" href="group__CMSIS__Core__SysTickFunctions.html#gafbce95646fd514c10aa85ec0a33db728">APSR_Type::_reserved0</a>:16&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:ga713b50b375312a6071685f429ca6af56"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit: 0..15 Reserved  <a href="group__CMSIS__Core__SysTickFunctions.html#gafbce95646fd514c10aa85ec0a33db728">Mais...</a><br /></td></tr>
<tr class="separator:ga713b50b375312a6071685f429ca6af56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1814fc61c66a0295f9d121d1070299e2" id="r_ga1814fc61c66a0295f9d121d1070299e2"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;&#160;&#160;<a class="el" href="group__CMSIS__core__DebugFunctions.html#gac681f266e20b3b3591b961e13633ae13">APSR_Type::_reserved1</a>:7&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:ga1814fc61c66a0295f9d121d1070299e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit: 20..26 Reserved  <a href="group__CMSIS__core__DebugFunctions.html#gac681f266e20b3b3591b961e13633ae13">Mais...</a><br /></td></tr>
<tr class="separator:ga1814fc61c66a0295f9d121d1070299e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1297ca67dd9f261272cd065dc47e604c" id="r_ga1297ca67dd9f261272cd065dc47e604c"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;&#160;&#160;<a class="el" href="group__CMSIS__Core__SysTickFunctions.html#ga86e2c5b891ecef1ab55b1edac0da79a6">APSR_Type::C</a>:1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:ga1297ca67dd9f261272cd065dc47e604c"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit: 29 Carry condition code flag  <a href="group__CMSIS__Core__SysTickFunctions.html#ga86e2c5b891ecef1ab55b1edac0da79a6">Mais...</a><br /></td></tr>
<tr class="separator:ga1297ca67dd9f261272cd065dc47e604c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffa274013e1490786b441ea8e125f5e5" id="r_gaffa274013e1490786b441ea8e125f5e5"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;&#160;&#160;<a class="el" href="group__CMSIS__core__DebugFunctions.html#gadcb98a5b9c93b0cb69cdb7af5638f32e">APSR_Type::GE</a>:4&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:gaffa274013e1490786b441ea8e125f5e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit: 16..19 Greater than or Equal flags  <a href="group__CMSIS__core__DebugFunctions.html#gadcb98a5b9c93b0cb69cdb7af5638f32e">Mais...</a><br /></td></tr>
<tr class="separator:gaffa274013e1490786b441ea8e125f5e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga982681bd736ffd30cdfa52bb8c6e7732" id="r_ga982681bd736ffd30cdfa52bb8c6e7732"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;&#160;&#160;<a class="el" href="group__CMSIS__Core__SysTickFunctions.html#ga7e7bbba9b00b0bb3283dc07f1abe37e0">APSR_Type::N</a>:1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:ga982681bd736ffd30cdfa52bb8c6e7732"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit: 31 Negative condition code flag  <a href="group__CMSIS__Core__SysTickFunctions.html#ga7e7bbba9b00b0bb3283dc07f1abe37e0">Mais...</a><br /></td></tr>
<tr class="separator:ga982681bd736ffd30cdfa52bb8c6e7732"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26f93eadcbcfbedeebb6b12db4e22761" id="r_ga26f93eadcbcfbedeebb6b12db4e22761"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;&#160;&#160;<a class="el" href="group__CMSIS__core__DebugFunctions.html#ga22d10913489d24ab08bd83457daa88de">APSR_Type::Q</a>:1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:ga26f93eadcbcfbedeebb6b12db4e22761"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit: 27 Saturation condition flag  <a href="group__CMSIS__core__DebugFunctions.html#ga22d10913489d24ab08bd83457daa88de">Mais...</a><br /></td></tr>
<tr class="separator:ga26f93eadcbcfbedeebb6b12db4e22761"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga730fa6fa281536569892d9b657c610b8" id="r_ga730fa6fa281536569892d9b657c610b8"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;&#160;&#160;<a class="el" href="group__CMSIS__Core__SysTickFunctions.html#ga8004d224aacb78ca37774c35f9156e7e">APSR_Type::V</a>:1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:ga730fa6fa281536569892d9b657c610b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit: 28 Overflow condition code flag  <a href="group__CMSIS__Core__SysTickFunctions.html#ga8004d224aacb78ca37774c35f9156e7e">Mais...</a><br /></td></tr>
<tr class="separator:ga730fa6fa281536569892d9b657c610b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60ef95b846b13253386c871d892d49b3" id="r_ga60ef95b846b13253386c871d892d49b3"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;&#160;&#160;<a class="el" href="group__CMSIS__Core__SysTickFunctions.html#ga3b04d58738b66a28ff13f23d8b0ba7e5">APSR_Type::Z</a>:1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:ga60ef95b846b13253386c871d892d49b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit: 30 Zero condition code flag  <a href="group__CMSIS__Core__SysTickFunctions.html#ga3b04d58738b66a28ff13f23d8b0ba7e5">Mais...</a><br /></td></tr>
<tr class="separator:ga60ef95b846b13253386c871d892d49b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga562263b2f2301a780b1bedeee128494f" id="r_ga562263b2f2301a780b1bedeee128494f"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga562263b2f2301a780b1bedeee128494f">APSR_Type::b</a>&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:ga562263b2f2301a780b1bedeee128494f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Structure used for bit access.  <br /></td></tr>
<tr class="separator:ga562263b2f2301a780b1bedeee128494f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga249fa456de4e6c72edf7adcb237fe2c4" id="r_ga249fa456de4e6c72edf7adcb237fe2c4"><td class="memItemLeft" >struct {&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga220fd9973baafe1e9c855604d9f5db99" id="r_ga220fd9973baafe1e9c855604d9f5db99"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;&#160;&#160;<a class="el" href="group__CMSIS__Core__SysTickFunctions.html#gad2eb0a06de4f03f58874a727716aa9aa">IPSR_Type::_reserved0</a>:23&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:ga220fd9973baafe1e9c855604d9f5db99"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit: 9..31 Reserved  <a href="group__CMSIS__Core__SysTickFunctions.html#gad2eb0a06de4f03f58874a727716aa9aa">Mais...</a><br /></td></tr>
<tr class="separator:ga220fd9973baafe1e9c855604d9f5db99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf58a2dba152811ace348ab9b0640d71" id="r_gabf58a2dba152811ace348ab9b0640d71"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;&#160;&#160;<a class="el" href="group__CMSIS__Core__SysTickFunctions.html#gab46e5f1b2f4d17cfb9aca4fffcbb2fa5">IPSR_Type::ISR</a>:9&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:gabf58a2dba152811ace348ab9b0640d71"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit: 0.  <a href="group__CMSIS__Core__SysTickFunctions.html#gab46e5f1b2f4d17cfb9aca4fffcbb2fa5">Mais...</a><br /></td></tr>
<tr class="separator:gabf58a2dba152811ace348ab9b0640d71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga249fa456de4e6c72edf7adcb237fe2c4" id="r_ga249fa456de4e6c72edf7adcb237fe2c4"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga249fa456de4e6c72edf7adcb237fe2c4">IPSR_Type::b</a>&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:ga249fa456de4e6c72edf7adcb237fe2c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Structure used for bit access.  <br /></td></tr>
<tr class="separator:ga249fa456de4e6c72edf7adcb237fe2c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4d0ecbb6cc7b90e71730444c8361214" id="r_gae4d0ecbb6cc7b90e71730444c8361214"><td class="memItemLeft" >struct {&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73bc0205de47b8c09fb694fc1971554f" id="r_ga73bc0205de47b8c09fb694fc1971554f"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;&#160;&#160;<a class="el" href="group__CMSIS__Core__SysTickFunctions.html#gaf438e0f407357e914a70b5bd4d6a97c5">xPSR_Type::_reserved0</a>:7&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:ga73bc0205de47b8c09fb694fc1971554f"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit: 9..15 Reserved  <a href="group__CMSIS__Core__SysTickFunctions.html#gaf438e0f407357e914a70b5bd4d6a97c5">Mais...</a><br /></td></tr>
<tr class="separator:ga73bc0205de47b8c09fb694fc1971554f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga655cc2c632f031da038d0fd54a70f572" id="r_ga655cc2c632f031da038d0fd54a70f572"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;&#160;&#160;<a class="el" href="group__CMSIS__Core__SysTickFunctions.html#ga790056bb6f20ea16cecc784b0dd19ad6">xPSR_Type::_reserved1</a>:4&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:ga655cc2c632f031da038d0fd54a70f572"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit: 20..23 Reserved  <a href="group__CMSIS__Core__SysTickFunctions.html#ga790056bb6f20ea16cecc784b0dd19ad6">Mais...</a><br /></td></tr>
<tr class="separator:ga655cc2c632f031da038d0fd54a70f572"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1080138c891901a8358f083452b8e46" id="r_gae1080138c891901a8358f083452b8e46"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;&#160;&#160;<a class="el" href="group__CMSIS__Core__SysTickFunctions.html#ga40213a6b5620410cac83b0d89564609d">xPSR_Type::C</a>:1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:gae1080138c891901a8358f083452b8e46"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit: 29 Carry condition code flag  <a href="group__CMSIS__Core__SysTickFunctions.html#ga40213a6b5620410cac83b0d89564609d">Mais...</a><br /></td></tr>
<tr class="separator:gae1080138c891901a8358f083452b8e46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae86c40ebe4c97e22a75d09128c002b26" id="r_gae86c40ebe4c97e22a75d09128c002b26"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;&#160;&#160;<a class="el" href="group__CMSIS__core__DebugFunctions.html#ga2d0ec4ccae337c1df5658f8cf4632e76">xPSR_Type::GE</a>:4&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:gae86c40ebe4c97e22a75d09128c002b26"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit: 16..19 Greater than or Equal flags  <a href="group__CMSIS__core__DebugFunctions.html#ga2d0ec4ccae337c1df5658f8cf4632e76">Mais...</a><br /></td></tr>
<tr class="separator:gae86c40ebe4c97e22a75d09128c002b26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaedfb820c68f4aefb3b6d7b973b913f45" id="r_gaedfb820c68f4aefb3b6d7b973b913f45"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;&#160;&#160;<a class="el" href="group__CMSIS__Core__SysTickFunctions.html#ga3e9120dcf1a829fc8d2302b4d0673970">xPSR_Type::ISR</a>:9&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:gaedfb820c68f4aefb3b6d7b973b913f45"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit: 0.  <a href="group__CMSIS__Core__SysTickFunctions.html#ga3e9120dcf1a829fc8d2302b4d0673970">Mais...</a><br /></td></tr>
<tr class="separator:gaedfb820c68f4aefb3b6d7b973b913f45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2ad5d91752cadb85199badc0fcc95db" id="r_gac2ad5d91752cadb85199badc0fcc95db"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;&#160;&#160;<a class="el" href="group__CMSIS__core__DebugFunctions.html#ga3200966922a194d84425e2807a7f1328">xPSR_Type::IT</a>:2&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:gac2ad5d91752cadb85199badc0fcc95db"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit: 25..26 saved IT state (read 0)  <a href="group__CMSIS__core__DebugFunctions.html#ga3200966922a194d84425e2807a7f1328">Mais...</a><br /></td></tr>
<tr class="separator:gac2ad5d91752cadb85199badc0fcc95db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d501b9df41d94a74db9febffc9424de" id="r_ga3d501b9df41d94a74db9febffc9424de"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;&#160;&#160;<a class="el" href="group__CMSIS__Core__SysTickFunctions.html#ga2db9a52f6d42809627d1a7a607c5dbc5">xPSR_Type::N</a>:1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:ga3d501b9df41d94a74db9febffc9424de"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit: 31 Negative condition code flag  <a href="group__CMSIS__Core__SysTickFunctions.html#ga2db9a52f6d42809627d1a7a607c5dbc5">Mais...</a><br /></td></tr>
<tr class="separator:ga3d501b9df41d94a74db9febffc9424de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf53af29f0f2a138f7f16944c9d0ec998" id="r_gaf53af29f0f2a138f7f16944c9d0ec998"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;&#160;&#160;<a class="el" href="group__CMSIS__core__DebugFunctions.html#gadd7cbd2b0abd8954d62cd7831796ac7c">xPSR_Type::Q</a>:1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:gaf53af29f0f2a138f7f16944c9d0ec998"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit: 27 Saturation condition flag  <a href="group__CMSIS__core__DebugFunctions.html#gadd7cbd2b0abd8954d62cd7831796ac7c">Mais...</a><br /></td></tr>
<tr class="separator:gaf53af29f0f2a138f7f16944c9d0ec998"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee071dac09a3e1971cd477eaf1041cb6" id="r_gaee071dac09a3e1971cd477eaf1041cb6"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;&#160;&#160;<a class="el" href="group__CMSIS__Core__SysTickFunctions.html#ga7eed9fe24ae8d354cd76ae1c1110a658">xPSR_Type::T</a>:1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:gaee071dac09a3e1971cd477eaf1041cb6"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit: 24 Thumb bit (read 0)  <a href="group__CMSIS__Core__SysTickFunctions.html#ga7eed9fe24ae8d354cd76ae1c1110a658">Mais...</a><br /></td></tr>
<tr class="separator:gaee071dac09a3e1971cd477eaf1041cb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd1a013cb276d15ecc59137d2b9ecd4e" id="r_gafd1a013cb276d15ecc59137d2b9ecd4e"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;&#160;&#160;<a class="el" href="group__CMSIS__Core__SysTickFunctions.html#gaf14df16ea0690070c45b95f2116b7a0a">xPSR_Type::V</a>:1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:gafd1a013cb276d15ecc59137d2b9ecd4e"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit: 28 Overflow condition code flag  <a href="group__CMSIS__Core__SysTickFunctions.html#gaf14df16ea0690070c45b95f2116b7a0a">Mais...</a><br /></td></tr>
<tr class="separator:gafd1a013cb276d15ecc59137d2b9ecd4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga390bccbbd75ca46eb9919fb4186830c3" id="r_ga390bccbbd75ca46eb9919fb4186830c3"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;&#160;&#160;<a class="el" href="group__CMSIS__Core__SysTickFunctions.html#ga1e5d9801013d5146f2e02d9b7b3da562">xPSR_Type::Z</a>:1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:ga390bccbbd75ca46eb9919fb4186830c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit: 30 Zero condition code flag  <a href="group__CMSIS__Core__SysTickFunctions.html#ga1e5d9801013d5146f2e02d9b7b3da562">Mais...</a><br /></td></tr>
<tr class="separator:ga390bccbbd75ca46eb9919fb4186830c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4d0ecbb6cc7b90e71730444c8361214" id="r_gae4d0ecbb6cc7b90e71730444c8361214"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#gae4d0ecbb6cc7b90e71730444c8361214">xPSR_Type::b</a>&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:gae4d0ecbb6cc7b90e71730444c8361214"><td class="mdescLeft">&#160;</td><td class="mdescRight">Structure used for bit access.  <br /></td></tr>
<tr class="separator:gae4d0ecbb6cc7b90e71730444c8361214"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21cdcd313868abcdc3f59a9e00e168f9" id="r_ga21cdcd313868abcdc3f59a9e00e168f9"><td class="memItemLeft" >struct {&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ede7c424635ccca8253acf5e1f9137f" id="r_ga2ede7c424635ccca8253acf5e1f9137f"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;&#160;&#160;<a class="el" href="group__CMSIS__Core__SysTickFunctions.html#gaa7a5662079a447f801034d108f80ce49">CONTROL_Type::_reserved1</a>:28&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:ga2ede7c424635ccca8253acf5e1f9137f"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit: 4..31 Reserved  <a href="group__CMSIS__Core__SysTickFunctions.html#gaa7a5662079a447f801034d108f80ce49">Mais...</a><br /></td></tr>
<tr class="separator:ga2ede7c424635ccca8253acf5e1f9137f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ed61d2f3df516dbd3552cbdc96860e9" id="r_ga4ed61d2f3df516dbd3552cbdc96860e9"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;&#160;&#160;<a class="el" href="group__CMSIS__core__DebugFunctions.html#gac62cfff08e6f055e0101785bad7094cd">CONTROL_Type::FPCA</a>:1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:ga4ed61d2f3df516dbd3552cbdc96860e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit: 2 Floating-point context active  <a href="group__CMSIS__core__DebugFunctions.html#gac62cfff08e6f055e0101785bad7094cd">Mais...</a><br /></td></tr>
<tr class="separator:ga4ed61d2f3df516dbd3552cbdc96860e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38f0fed03c0fa40aacacc15fe322b86e" id="r_ga38f0fed03c0fa40aacacc15fe322b86e"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;&#160;&#160;<a class="el" href="group__CMSIS__Core__SysTickFunctions.html#ga35c1732cf153b7b5c4bd321cf1de9605">CONTROL_Type::nPRIV</a>:1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:ga38f0fed03c0fa40aacacc15fe322b86e"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit: 0 Execution privilege in Thread mode  <a href="group__CMSIS__Core__SysTickFunctions.html#ga35c1732cf153b7b5c4bd321cf1de9605">Mais...</a><br /></td></tr>
<tr class="separator:ga38f0fed03c0fa40aacacc15fe322b86e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef04c90b73c9c87f86de5cded6ba31f0" id="r_gaef04c90b73c9c87f86de5cded6ba31f0"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;&#160;&#160;<a class="el" href="group__CMSIS__core__DebugFunctions.html#gadab539fdfb991718401475bf6853669c">CONTROL_Type::SFPA</a>:1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:gaef04c90b73c9c87f86de5cded6ba31f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit: 3 Secure floating-point active  <a href="group__CMSIS__core__DebugFunctions.html#gadab539fdfb991718401475bf6853669c">Mais...</a><br /></td></tr>
<tr class="separator:gaef04c90b73c9c87f86de5cded6ba31f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7456dd3fdea1b9726b9d790c85bbf0cb" id="r_ga7456dd3fdea1b9726b9d790c85bbf0cb"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;&#160;&#160;<a class="el" href="group__CMSIS__Core__SysTickFunctions.html#ga8cc085fea1c50a8bd9adea63931ee8e2">CONTROL_Type::SPSEL</a>:1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:ga7456dd3fdea1b9726b9d790c85bbf0cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit: 1 Stack-pointer select  <a href="group__CMSIS__Core__SysTickFunctions.html#ga8cc085fea1c50a8bd9adea63931ee8e2">Mais...</a><br /></td></tr>
<tr class="separator:ga7456dd3fdea1b9726b9d790c85bbf0cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21cdcd313868abcdc3f59a9e00e168f9" id="r_ga21cdcd313868abcdc3f59a9e00e168f9"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga21cdcd313868abcdc3f59a9e00e168f9">CONTROL_Type::b</a>&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:ga21cdcd313868abcdc3f59a9e00e168f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Structure used for bit access.  <br /></td></tr>
<tr class="separator:ga21cdcd313868abcdc3f59a9e00e168f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f8e7e58be4e41c88dfa78f54589271c" id="r_ga3f8e7e58be4e41c88dfa78f54589271c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga3f8e7e58be4e41c88dfa78f54589271c">SCB_Type::BFAR</a></td></tr>
<tr class="memdesc:ga3f8e7e58be4e41c88dfa78f54589271c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x038 (R/W) BusFault Address Register.  <br /></td></tr>
<tr class="separator:ga3f8e7e58be4e41c88dfa78f54589271c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf783d9889cc340a4fca0624cdd4a0ec" id="r_gaaf783d9889cc340a4fca0624cdd4a0ec"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm33_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#gaaf783d9889cc340a4fca0624cdd4a0ec">SCB_Type::BPIALL</a></td></tr>
<tr class="memdesc:gaaf783d9889cc340a4fca0624cdd4a0ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x278 ( /W) Branch Predictor Invalidate All.  <br /></td></tr>
<tr class="separator:gaaf783d9889cc340a4fca0624cdd4a0ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1297ca67dd9f261272cd065dc47e604c" id="r_ga1297ca67dd9f261272cd065dc47e604c"><td class="memItemLeft" ><a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;&#160;&#160;<a class="el" href="group__CMSIS__Core__SysTickFunctions.html#ga86e2c5b891ecef1ab55b1edac0da79a6">APSR_Type::C</a>:1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:ga1297ca67dd9f261272cd065dc47e604c"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit: 29 Carry condition code flag  <a href="group__CMSIS__Core__SysTickFunctions.html#ga86e2c5b891ecef1ab55b1edac0da79a6">Mais...</a><br /></td></tr>
<tr class="separator:ga1297ca67dd9f261272cd065dc47e604c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1080138c891901a8358f083452b8e46" id="r_gae1080138c891901a8358f083452b8e46"><td class="memItemLeft" ><a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;&#160;&#160;<a class="el" href="group__CMSIS__Core__SysTickFunctions.html#ga40213a6b5620410cac83b0d89564609d">xPSR_Type::C</a>:1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:gae1080138c891901a8358f083452b8e46"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit: 29 Carry condition code flag  <a href="group__CMSIS__Core__SysTickFunctions.html#ga40213a6b5620410cac83b0d89564609d">Mais...</a><br /></td></tr>
<tr class="separator:gae1080138c891901a8358f083452b8e46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd063c9297a1a3b67e6d1d5e179e6a0e" id="r_gafd063c9297a1a3b67e6d1d5e179e6a0e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm33_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#gafd063c9297a1a3b67e6d1d5e179e6a0e">SCB_Type::CCSIDR</a></td></tr>
<tr class="memdesc:gafd063c9297a1a3b67e6d1d5e179e6a0e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x080 (R/ ) Cache Size ID Register.  <br /></td></tr>
<tr class="separator:gafd063c9297a1a3b67e6d1d5e179e6a0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0cda9e061b42373383418663092ad19a" id="r_ga0cda9e061b42373383418663092ad19a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga0cda9e061b42373383418663092ad19a">SCB_Type::CFSR</a></td></tr>
<tr class="memdesc:ga0cda9e061b42373383418663092ad19a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x028 (R/W) Configurable Fault Status Register.  <br /></td></tr>
<tr class="separator:ga0cda9e061b42373383418663092ad19a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65a5db46df2d49e4b7d0cb2a91f362fc" id="r_ga65a5db46df2d49e4b7d0cb2a91f362fc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga65a5db46df2d49e4b7d0cb2a91f362fc">TPIU_Type::CLAIMCLR</a></td></tr>
<tr class="memdesc:ga65a5db46df2d49e4b7d0cb2a91f362fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0xFA4 (R/W) Claim tag clear.  <br /></td></tr>
<tr class="separator:ga65a5db46df2d49e4b7d0cb2a91f362fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc42ffa5fe661df6339dc3e9a61f57d7" id="r_gacc42ffa5fe661df6339dc3e9a61f57d7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#gacc42ffa5fe661df6339dc3e9a61f57d7">TPIU_Type::CLAIMSET</a></td></tr>
<tr class="memdesc:gacc42ffa5fe661df6339dc3e9a61f57d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0xFA0 (R/W) Claim tag set.  <br /></td></tr>
<tr class="separator:gacc42ffa5fe661df6339dc3e9a61f57d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9899f5775251cf5ef0cb0845527afc2" id="r_gad9899f5775251cf5ef0cb0845527afc2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm33_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#gad9899f5775251cf5ef0cb0845527afc2">SCB_Type::CLIDR</a></td></tr>
<tr class="memdesc:gad9899f5775251cf5ef0cb0845527afc2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x078 (R/ ) Cache Level ID register.  <br /></td></tr>
<tr class="separator:gad9899f5775251cf5ef0cb0845527afc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61c2965af5bc0643f9af65620b0e67c9" id="r_ga61c2965af5bc0643f9af65620b0e67c9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga61c2965af5bc0643f9af65620b0e67c9">DWT_Type::COMP0</a></td></tr>
<tr class="memdesc:ga61c2965af5bc0643f9af65620b0e67c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x020 (R/W) Comparator Register 0.  <br /></td></tr>
<tr class="separator:ga61c2965af5bc0643f9af65620b0e67c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38714af6b7fa7c64d68f5e1efbe7a931" id="r_ga38714af6b7fa7c64d68f5e1efbe7a931"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga38714af6b7fa7c64d68f5e1efbe7a931">DWT_Type::COMP1</a></td></tr>
<tr class="memdesc:ga38714af6b7fa7c64d68f5e1efbe7a931"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x030 (R/W) Comparator Register 1.  <br /></td></tr>
<tr class="separator:ga38714af6b7fa7c64d68f5e1efbe7a931"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ae6dde39989f27bae90afc2347deb46" id="r_ga5ae6dde39989f27bae90afc2347deb46"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga5ae6dde39989f27bae90afc2347deb46">DWT_Type::COMP2</a></td></tr>
<tr class="memdesc:ga5ae6dde39989f27bae90afc2347deb46"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x040 (R/W) Comparator Register 2.  <br /></td></tr>
<tr class="separator:ga5ae6dde39989f27bae90afc2347deb46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85eb73d1848ac3f82d39d6c3e8910847" id="r_ga85eb73d1848ac3f82d39d6c3e8910847"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga85eb73d1848ac3f82d39d6c3e8910847">DWT_Type::COMP3</a></td></tr>
<tr class="memdesc:ga85eb73d1848ac3f82d39d6c3e8910847"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x050 (R/W) Comparator Register 3.  <br /></td></tr>
<tr class="separator:ga85eb73d1848ac3f82d39d6c3e8910847"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6a860c1b8d8154a1f00d99d23b67764" id="r_gac6a860c1b8d8154a1f00d99d23b67764"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#gac6a860c1b8d8154a1f00d99d23b67764">SCB_Type::CPACR</a></td></tr>
<tr class="memdesc:gac6a860c1b8d8154a1f00d99d23b67764"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x088 (R/W) Coprocessor Access Control Register.  <br /></td></tr>
<tr class="separator:gac6a860c1b8d8154a1f00d99d23b67764"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c08096c82abe245c0fa97badc458154" id="r_ga2c08096c82abe245c0fa97badc458154"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga2c08096c82abe245c0fa97badc458154">DWT_Type::CPICNT</a></td></tr>
<tr class="memdesc:ga2c08096c82abe245c0fa97badc458154"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x008 (R/W) CPI Count Register.  <br /></td></tr>
<tr class="separator:ga2c08096c82abe245c0fa97badc458154"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga356efebfcbdaecaf1176e6cd86a60bf1" id="r_ga356efebfcbdaecaf1176e6cd86a60bf1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga356efebfcbdaecaf1176e6cd86a60bf1">SCnSCB_Type::CPPWR</a></td></tr>
<tr class="memdesc:ga356efebfcbdaecaf1176e6cd86a60bf1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x00C (R/W) Coprocessor Power Control Register.  <br /></td></tr>
<tr class="separator:ga356efebfcbdaecaf1176e6cd86a60bf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6362b723d89dd97aa71d72e3ce94465b" id="r_ga6362b723d89dd97aa71d72e3ce94465b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga6362b723d89dd97aa71d72e3ce94465b">TPIU_Type::CSPSR</a></td></tr>
<tr class="memdesc:ga6362b723d89dd97aa71d72e3ce94465b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x004 (R/W) Current Parallel Port Size Register.  <br /></td></tr>
<tr class="separator:ga6362b723d89dd97aa71d72e3ce94465b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3884e8b6504ec63c1eaa8742e94df3d" id="r_gad3884e8b6504ec63c1eaa8742e94df3d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#gad3884e8b6504ec63c1eaa8742e94df3d">SCB_Type::CSSELR</a></td></tr>
<tr class="memdesc:gad3884e8b6504ec63c1eaa8742e94df3d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x084 (R/W) Cache Size Selection Register.  <br /></td></tr>
<tr class="separator:gad3884e8b6504ec63c1eaa8742e94df3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3fe705fef8762763b6d61dbdf0ccc3d" id="r_gaf3fe705fef8762763b6d61dbdf0ccc3d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm33_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#gaf3fe705fef8762763b6d61dbdf0ccc3d">SCB_Type::CTR</a></td></tr>
<tr class="memdesc:gaf3fe705fef8762763b6d61dbdf0ccc3d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x07C (R/ ) Cache Type register.  <br /></td></tr>
<tr class="separator:gaf3fe705fef8762763b6d61dbdf0ccc3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd790c53410023b3b581919bb681fe2a" id="r_gadd790c53410023b3b581919bb681fe2a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#gadd790c53410023b3b581919bb681fe2a">DWT_Type::CTRL</a></td></tr>
<tr class="memdesc:gadd790c53410023b3b581919bb681fe2a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x000 (R/W) Control Register.  <br /></td></tr>
<tr class="separator:gadd790c53410023b3b581919bb681fe2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga102eaa529d9098242851cb57c52b42d9" id="r_ga102eaa529d9098242851cb57c52b42d9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga102eaa529d9098242851cb57c52b42d9">DWT_Type::CYCCNT</a></td></tr>
<tr class="memdesc:ga102eaa529d9098242851cb57c52b42d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x004 (R/W) Cycle Count Register.  <br /></td></tr>
<tr class="separator:ga102eaa529d9098242851cb57c52b42d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdf02aeb2b7c1eb26a0cbb8b0d51d1d4" id="r_gacdf02aeb2b7c1eb26a0cbb8b0d51d1d4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#gacdf02aeb2b7c1eb26a0cbb8b0d51d1d4">DCB_Type::DAUTHCTRL</a></td></tr>
<tr class="memdesc:gacdf02aeb2b7c1eb26a0cbb8b0d51d1d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x014 (R/W) Debug Authentication Control Register.  <br /></td></tr>
<tr class="separator:gacdf02aeb2b7c1eb26a0cbb8b0d51d1d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b319a8279b9ff2572ab5391dba5bb88" id="r_ga1b319a8279b9ff2572ab5391dba5bb88"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga1b319a8279b9ff2572ab5391dba5bb88">CoreDebug_Type::DAUTHCTRL</a></td></tr>
<tr class="separator:ga1b319a8279b9ff2572ab5391dba5bb88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8b3172c16ef6aaa1691d88b61b47993" id="r_gad8b3172c16ef6aaa1691d88b61b47993"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm33_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#gad8b3172c16ef6aaa1691d88b61b47993">DIB_Type::DAUTHSTATUS</a></td></tr>
<tr class="memdesc:gad8b3172c16ef6aaa1691d88b61b47993"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x008 (R/ ) Debug Authentication Status Register.  <br /></td></tr>
<tr class="separator:gad8b3172c16ef6aaa1691d88b61b47993"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f59813582b53feb5f1afbbad3db2022" id="r_ga4f59813582b53feb5f1afbbad3db2022"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm33_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga4f59813582b53feb5f1afbbad3db2022">SCB_Type::DCCIMVAC</a></td></tr>
<tr class="memdesc:ga4f59813582b53feb5f1afbbad3db2022"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x270 ( /W) D-Cache Clean and Invalidate by MVA to PoC.  <br /></td></tr>
<tr class="separator:ga4f59813582b53feb5f1afbbad3db2022"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf50f7a0a9574fe0e24a68bb4eca75140" id="r_gaf50f7a0a9574fe0e24a68bb4eca75140"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm33_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#gaf50f7a0a9574fe0e24a68bb4eca75140">SCB_Type::DCCISW</a></td></tr>
<tr class="memdesc:gaf50f7a0a9574fe0e24a68bb4eca75140"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x274 ( /W) D-Cache Clean and Invalidate by Set-way.  <br /></td></tr>
<tr class="separator:gaf50f7a0a9574fe0e24a68bb4eca75140"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga042e3622c98de4e908cfda4f70d1f097" id="r_ga042e3622c98de4e908cfda4f70d1f097"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm33_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga042e3622c98de4e908cfda4f70d1f097">SCB_Type::DCCMVAC</a></td></tr>
<tr class="memdesc:ga042e3622c98de4e908cfda4f70d1f097"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x268 ( /W) D-Cache Clean by MVA to PoC.  <br /></td></tr>
<tr class="separator:ga042e3622c98de4e908cfda4f70d1f097"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae3caeea159ab54859ea11397f942cfa" id="r_gaae3caeea159ab54859ea11397f942cfa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm33_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#gaae3caeea159ab54859ea11397f942cfa">SCB_Type::DCCMVAU</a></td></tr>
<tr class="memdesc:gaae3caeea159ab54859ea11397f942cfa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x264 ( /W) D-Cache Clean by MVA to PoU.  <br /></td></tr>
<tr class="separator:gaae3caeea159ab54859ea11397f942cfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab95cc818be9fa7d25ae516f3fe6b7788" id="r_gab95cc818be9fa7d25ae516f3fe6b7788"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm33_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#gab95cc818be9fa7d25ae516f3fe6b7788">SCB_Type::DCCSW</a></td></tr>
<tr class="memdesc:gab95cc818be9fa7d25ae516f3fe6b7788"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x26C ( /W) D-Cache Clean by Set-way.  <br /></td></tr>
<tr class="separator:gab95cc818be9fa7d25ae516f3fe6b7788"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4be79491ab1ed14f3b0237ba7e69063c" id="r_ga4be79491ab1ed14f3b0237ba7e69063c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm33_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga4be79491ab1ed14f3b0237ba7e69063c">SCB_Type::DCIMVAC</a></td></tr>
<tr class="memdesc:ga4be79491ab1ed14f3b0237ba7e69063c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x25C ( /W) D-Cache Invalidate by MVA to PoC.  <br /></td></tr>
<tr class="separator:ga4be79491ab1ed14f3b0237ba7e69063c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22bcfd7e1bffebdbe98cdbc8d77a2f42" id="r_ga22bcfd7e1bffebdbe98cdbc8d77a2f42"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm33_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga22bcfd7e1bffebdbe98cdbc8d77a2f42">SCB_Type::DCISW</a></td></tr>
<tr class="memdesc:ga22bcfd7e1bffebdbe98cdbc8d77a2f42"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x260 ( /W) D-Cache Invalidate by Set-way.  <br /></td></tr>
<tr class="separator:ga22bcfd7e1bffebdbe98cdbc8d77a2f42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91568edfba4a40c3f90196b7cda6f0ab" id="r_ga91568edfba4a40c3f90196b7cda6f0ab"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga91568edfba4a40c3f90196b7cda6f0ab">DCB_Type::DCRDR</a></td></tr>
<tr class="memdesc:ga91568edfba4a40c3f90196b7cda6f0ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x008 (R/W) Debug Core Register Data Register.  <br /></td></tr>
<tr class="separator:ga91568edfba4a40c3f90196b7cda6f0ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab3cc92ef07bc1f04b3a3aa6db2c2d55" id="r_gaab3cc92ef07bc1f04b3a3aa6db2c2d55"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#gaab3cc92ef07bc1f04b3a3aa6db2c2d55">CoreDebug_Type::DCRDR</a></td></tr>
<tr class="separator:gaab3cc92ef07bc1f04b3a3aa6db2c2d55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddab25d3439fda1a7eff9ef21a8c3686" id="r_gaddab25d3439fda1a7eff9ef21a8c3686"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm33_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#gaddab25d3439fda1a7eff9ef21a8c3686">DCB_Type::DCRSR</a></td></tr>
<tr class="memdesc:gaddab25d3439fda1a7eff9ef21a8c3686"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x004 ( /W) Debug Core Register Selector Register.  <br /></td></tr>
<tr class="separator:gaddab25d3439fda1a7eff9ef21a8c3686"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf907cf64577eaf927dac6787df6dd98b" id="r_gaf907cf64577eaf927dac6787df6dd98b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm33_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#gaf907cf64577eaf927dac6787df6dd98b">CoreDebug_Type::DCRSR</a></td></tr>
<tr class="separator:gaf907cf64577eaf927dac6787df6dd98b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1dc5d943a3ad1623cb25e208110b946" id="r_gad1dc5d943a3ad1623cb25e208110b946"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm33_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#gad1dc5d943a3ad1623cb25e208110b946">DIB_Type::DDEVARCH</a></td></tr>
<tr class="memdesc:gad1dc5d943a3ad1623cb25e208110b946"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x00C (R/ ) SCS Device Architecture Register.  <br /></td></tr>
<tr class="separator:gad1dc5d943a3ad1623cb25e208110b946"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b30614f34e71ec9a9f16879dba6c8db" id="r_ga8b30614f34e71ec9a9f16879dba6c8db"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm33_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga8b30614f34e71ec9a9f16879dba6c8db">DIB_Type::DDEVTYPE</a></td></tr>
<tr class="memdesc:ga8b30614f34e71ec9a9f16879dba6c8db"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x010 (R/ ) SCS Device Type Register.  <br /></td></tr>
<tr class="separator:ga8b30614f34e71ec9a9f16879dba6c8db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63c69742b24aa1a7d335426811e6e9be" id="r_ga63c69742b24aa1a7d335426811e6e9be"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga63c69742b24aa1a7d335426811e6e9be">DCB_Type::DEMCR</a></td></tr>
<tr class="memdesc:ga63c69742b24aa1a7d335426811e6e9be"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x00C (R/W) Debug Exception and Monitor Control Register.  <br /></td></tr>
<tr class="separator:ga63c69742b24aa1a7d335426811e6e9be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb3126abc4c258a858f21f356c0df6ee" id="r_gaeb3126abc4c258a858f21f356c0df6ee"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#gaeb3126abc4c258a858f21f356c0df6ee">CoreDebug_Type::DEMCR</a></td></tr>
<tr class="separator:gaeb3126abc4c258a858f21f356c0df6ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2372a4ebb63e36d1eb3fcf83a74fd537" id="r_ga2372a4ebb63e36d1eb3fcf83a74fd537"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm33_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga2372a4ebb63e36d1eb3fcf83a74fd537">ITM_Type::DEVARCH</a></td></tr>
<tr class="memdesc:ga2372a4ebb63e36d1eb3fcf83a74fd537"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0xFBC (R/ ) Device Architecture Register.  <br /></td></tr>
<tr class="separator:ga2372a4ebb63e36d1eb3fcf83a74fd537"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae60dbff3143d15cd04ac984084d8fbc7" id="r_gae60dbff3143d15cd04ac984084d8fbc7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm33_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#gae60dbff3143d15cd04ac984084d8fbc7">DWT_Type::DEVARCH</a></td></tr>
<tr class="memdesc:gae60dbff3143d15cd04ac984084d8fbc7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0xFBC (R/ ) Device Type Architecture Register.  <br /></td></tr>
<tr class="separator:gae60dbff3143d15cd04ac984084d8fbc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc5d82ae575c1437b46d7b3928357dc3" id="r_gafc5d82ae575c1437b46d7b3928357dc3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm33_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#gafc5d82ae575c1437b46d7b3928357dc3">TPIU_Type::DEVID</a></td></tr>
<tr class="memdesc:gafc5d82ae575c1437b46d7b3928357dc3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0xFC8 (R/ ) Device Configuration Register.  <br /></td></tr>
<tr class="separator:gafc5d82ae575c1437b46d7b3928357dc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb422b138358cc6b645bb6e367f142cb" id="r_gacb422b138358cc6b645bb6e367f142cb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm33_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#gacb422b138358cc6b645bb6e367f142cb">ITM_Type::DEVTYPE</a></td></tr>
<tr class="memdesc:gacb422b138358cc6b645bb6e367f142cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0xFCC (R/ ) Device Type Register.  <br /></td></tr>
<tr class="separator:gacb422b138358cc6b645bb6e367f142cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b56831e6eacbf93af51fd922dd5bb39" id="r_ga5b56831e6eacbf93af51fd922dd5bb39"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm33_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga5b56831e6eacbf93af51fd922dd5bb39">DWT_Type::DEVTYPE</a></td></tr>
<tr class="memdesc:ga5b56831e6eacbf93af51fd922dd5bb39"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0xFCC (R/ ) Device Type Identifier Register.  <br /></td></tr>
<tr class="separator:ga5b56831e6eacbf93af51fd922dd5bb39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06cd44ff1439b93aff76a8d155d7b465" id="r_ga06cd44ff1439b93aff76a8d155d7b465"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm33_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga06cd44ff1439b93aff76a8d155d7b465">TPIU_Type::DEVTYPE</a></td></tr>
<tr class="memdesc:ga06cd44ff1439b93aff76a8d155d7b465"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0xFCC (R/ ) Device Type Identifier Register.  <br /></td></tr>
<tr class="separator:ga06cd44ff1439b93aff76a8d155d7b465"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga191579bde0d21ff51d30a714fd887033" id="r_ga191579bde0d21ff51d30a714fd887033"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga191579bde0d21ff51d30a714fd887033">SCB_Type::DFSR</a></td></tr>
<tr class="memdesc:ga191579bde0d21ff51d30a714fd887033"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x030 (R/W) Debug Fault Status Register.  <br /></td></tr>
<tr class="separator:ga191579bde0d21ff51d30a714fd887033"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ed4cd7471c9f3c437a5d2cbaccceda7" id="r_ga6ed4cd7471c9f3c437a5d2cbaccceda7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga6ed4cd7471c9f3c437a5d2cbaccceda7">DCB_Type::DHCSR</a></td></tr>
<tr class="memdesc:ga6ed4cd7471c9f3c437a5d2cbaccceda7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x000 (R/W) Debug Halting Control and Status Register.  <br /></td></tr>
<tr class="separator:ga6ed4cd7471c9f3c437a5d2cbaccceda7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad63554e4650da91a8e79929cbb63db66" id="r_gad63554e4650da91a8e79929cbb63db66"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#gad63554e4650da91a8e79929cbb63db66">CoreDebug_Type::DHCSR</a></td></tr>
<tr class="separator:gad63554e4650da91a8e79929cbb63db66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4fd0d81350e348e6d3f6a498818c1a95" id="r_ga4fd0d81350e348e6d3f6a498818c1a95"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm33_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga4fd0d81350e348e6d3f6a498818c1a95">DIB_Type::DLAR</a></td></tr>
<tr class="memdesc:ga4fd0d81350e348e6d3f6a498818c1a95"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x000 ( /W) SCS Software Lock Access Register.  <br /></td></tr>
<tr class="separator:ga4fd0d81350e348e6d3f6a498818c1a95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a672caa72d49f8c416094217cfa463c" id="r_ga1a672caa72d49f8c416094217cfa463c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm33_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga1a672caa72d49f8c416094217cfa463c">DIB_Type::DLSR</a></td></tr>
<tr class="memdesc:ga1a672caa72d49f8c416094217cfa463c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x004 (R/ ) SCS Software Lock Status Register.  <br /></td></tr>
<tr class="separator:ga1a672caa72d49f8c416094217cfa463c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1937b89622a7aa02eef8a182587aa657" id="r_ga1937b89622a7aa02eef8a182587aa657"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga1937b89622a7aa02eef8a182587aa657">DCB_Type::DSCSR</a></td></tr>
<tr class="memdesc:ga1937b89622a7aa02eef8a182587aa657"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x018 (R/W) Debug Security Control and Status Register.  <br /></td></tr>
<tr class="separator:ga1937b89622a7aa02eef8a182587aa657"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9fa5e915e038e20b9be88d54d432fb8" id="r_gad9fa5e915e038e20b9be88d54d432fb8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#gad9fa5e915e038e20b9be88d54d432fb8">CoreDebug_Type::DSCSR</a></td></tr>
<tr class="separator:gad9fa5e915e038e20b9be88d54d432fb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fe20c16c5167ca61486caf6832686d1" id="r_ga9fe20c16c5167ca61486caf6832686d1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga9fe20c16c5167ca61486caf6832686d1">DWT_Type::EXCCNT</a></td></tr>
<tr class="memdesc:ga9fe20c16c5167ca61486caf6832686d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x00C (R/W) Exception Overhead Count Register.  <br /></td></tr>
<tr class="separator:ga9fe20c16c5167ca61486caf6832686d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa151f4dedec63032b8d66830529bdbd4" id="r_gaa151f4dedec63032b8d66830529bdbd4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#gaa151f4dedec63032b8d66830529bdbd4">TPIU_Type::FFCR</a></td></tr>
<tr class="memdesc:gaa151f4dedec63032b8d66830529bdbd4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x304 (R/W) Formatter and Flush Control Register.  <br /></td></tr>
<tr class="separator:gaa151f4dedec63032b8d66830529bdbd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72599d9a15ce1965a2df71d10817f5f8" id="r_ga72599d9a15ce1965a2df71d10817f5f8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm33_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga72599d9a15ce1965a2df71d10817f5f8">TPIU_Type::FFSR</a></td></tr>
<tr class="memdesc:ga72599d9a15ce1965a2df71d10817f5f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x300 (R/ ) Formatter and Flush Status Register.  <br /></td></tr>
<tr class="separator:ga72599d9a15ce1965a2df71d10817f5f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1cfc48384ebd8fd8fb7e5d955aae6c97" id="r_ga1cfc48384ebd8fd8fb7e5d955aae6c97"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga1cfc48384ebd8fd8fb7e5d955aae6c97">DWT_Type::FOLDCNT</a></td></tr>
<tr class="memdesc:ga1cfc48384ebd8fd8fb7e5d955aae6c97"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x018 (R/W) Folded-instruction Count Register.  <br /></td></tr>
<tr class="separator:ga1cfc48384ebd8fd8fb7e5d955aae6c97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ed61d2f3df516dbd3552cbdc96860e9" id="r_ga4ed61d2f3df516dbd3552cbdc96860e9"><td class="memItemLeft" ><a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;&#160;&#160;<a class="el" href="group__CMSIS__core__DebugFunctions.html#gac62cfff08e6f055e0101785bad7094cd">CONTROL_Type::FPCA</a>:1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:ga4ed61d2f3df516dbd3552cbdc96860e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit: 2 Floating-point context active  <a href="group__CMSIS__core__DebugFunctions.html#gac62cfff08e6f055e0101785bad7094cd">Mais...</a><br /></td></tr>
<tr class="separator:ga4ed61d2f3df516dbd3552cbdc96860e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55263b468d0f8e11ac77aec9ff87c820" id="r_ga55263b468d0f8e11ac77aec9ff87c820"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga55263b468d0f8e11ac77aec9ff87c820">FPU_Type::FPCAR</a></td></tr>
<tr class="memdesc:ga55263b468d0f8e11ac77aec9ff87c820"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x008 (R/W) Floating-Point Context Address Register.  <br /></td></tr>
<tr class="separator:ga55263b468d0f8e11ac77aec9ff87c820"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1b708c5e413739150df3d16ca3b7061" id="r_gaf1b708c5e413739150df3d16ca3b7061"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#gaf1b708c5e413739150df3d16ca3b7061">FPU_Type::FPCCR</a></td></tr>
<tr class="memdesc:gaf1b708c5e413739150df3d16ca3b7061"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x004 (R/W) Floating-Point Context Control Register.  <br /></td></tr>
<tr class="separator:gaf1b708c5e413739150df3d16ca3b7061"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58d1989664a06db6ec2e122eefa9f04a" id="r_ga58d1989664a06db6ec2e122eefa9f04a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga58d1989664a06db6ec2e122eefa9f04a">FPU_Type::FPDSCR</a></td></tr>
<tr class="memdesc:ga58d1989664a06db6ec2e122eefa9f04a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x00C (R/W) Floating-Point Default Status Control Register.  <br /></td></tr>
<tr class="separator:ga58d1989664a06db6ec2e122eefa9f04a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga579ae082f58a0317b7ef029b20f52889" id="r_ga579ae082f58a0317b7ef029b20f52889"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga579ae082f58a0317b7ef029b20f52889">DWT_Type::FUNCTION0</a></td></tr>
<tr class="memdesc:ga579ae082f58a0317b7ef029b20f52889"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x028 (R/W) Function Register 0.  <br /></td></tr>
<tr class="separator:ga579ae082f58a0317b7ef029b20f52889"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8dfcf25675f9606aa305c46e85182e4e" id="r_ga8dfcf25675f9606aa305c46e85182e4e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga8dfcf25675f9606aa305c46e85182e4e">DWT_Type::FUNCTION1</a></td></tr>
<tr class="memdesc:ga8dfcf25675f9606aa305c46e85182e4e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x038 (R/W) Function Register 1.  <br /></td></tr>
<tr class="separator:ga8dfcf25675f9606aa305c46e85182e4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1b60d6600c38abae515bab8e86a188f" id="r_gab1b60d6600c38abae515bab8e86a188f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#gab1b60d6600c38abae515bab8e86a188f">DWT_Type::FUNCTION2</a></td></tr>
<tr class="memdesc:gab1b60d6600c38abae515bab8e86a188f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x048 (R/W) Function Register 2.  <br /></td></tr>
<tr class="separator:gab1b60d6600c38abae515bab8e86a188f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52d4ff278fae6f9216c63b74ce328841" id="r_ga52d4ff278fae6f9216c63b74ce328841"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga52d4ff278fae6f9216c63b74ce328841">DWT_Type::FUNCTION3</a></td></tr>
<tr class="memdesc:ga52d4ff278fae6f9216c63b74ce328841"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x058 (R/W) Function Register 3.  <br /></td></tr>
<tr class="separator:ga52d4ff278fae6f9216c63b74ce328841"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffa274013e1490786b441ea8e125f5e5" id="r_gaffa274013e1490786b441ea8e125f5e5"><td class="memItemLeft" ><a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;&#160;&#160;<a class="el" href="group__CMSIS__core__DebugFunctions.html#gadcb98a5b9c93b0cb69cdb7af5638f32e">APSR_Type::GE</a>:4&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:gaffa274013e1490786b441ea8e125f5e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit: 16..19 Greater than or Equal flags  <a href="group__CMSIS__core__DebugFunctions.html#gadcb98a5b9c93b0cb69cdb7af5638f32e">Mais...</a><br /></td></tr>
<tr class="separator:gaffa274013e1490786b441ea8e125f5e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae86c40ebe4c97e22a75d09128c002b26" id="r_gae86c40ebe4c97e22a75d09128c002b26"><td class="memItemLeft" ><a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;&#160;&#160;<a class="el" href="group__CMSIS__core__DebugFunctions.html#ga2d0ec4ccae337c1df5658f8cf4632e76">xPSR_Type::GE</a>:4&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:gae86c40ebe4c97e22a75d09128c002b26"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit: 16..19 Greater than or Equal flags  <a href="group__CMSIS__core__DebugFunctions.html#ga2d0ec4ccae337c1df5658f8cf4632e76">Mais...</a><br /></td></tr>
<tr class="separator:gae86c40ebe4c97e22a75d09128c002b26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14ad254659362b9752c69afe3fd80934" id="r_ga14ad254659362b9752c69afe3fd80934"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga14ad254659362b9752c69afe3fd80934">SCB_Type::HFSR</a></td></tr>
<tr class="memdesc:ga14ad254659362b9752c69afe3fd80934"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x02C (R/W) HardFault Status Register.  <br /></td></tr>
<tr class="separator:ga14ad254659362b9752c69afe3fd80934"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga527ff1b47d9add180dc9569c3428f604" id="r_ga527ff1b47d9add180dc9569c3428f604"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga527ff1b47d9add180dc9569c3428f604">NVIC_Type::IABR</a> [16<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a>]</td></tr>
<tr class="memdesc:ga527ff1b47d9add180dc9569c3428f604"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x200 (R/W) Interrupt Active bit Register.  <br /></td></tr>
<tr class="separator:ga527ff1b47d9add180dc9569c3428f604"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga573260e7836dbc43707df97dd475a0c8" id="r_ga573260e7836dbc43707df97dd475a0c8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm33_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga573260e7836dbc43707df97dd475a0c8">SCB_Type::ICIALLU</a></td></tr>
<tr class="memdesc:ga573260e7836dbc43707df97dd475a0c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x250 ( /W) I-Cache Invalidate All to PoU.  <br /></td></tr>
<tr class="separator:ga573260e7836dbc43707df97dd475a0c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5eca5a3e5aedd89a9655df8f5798e2b0" id="r_ga5eca5a3e5aedd89a9655df8f5798e2b0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm33_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga5eca5a3e5aedd89a9655df8f5798e2b0">SCB_Type::ICIMVAU</a></td></tr>
<tr class="memdesc:ga5eca5a3e5aedd89a9655df8f5798e2b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x258 ( /W) I-Cache Invalidate by MVA to PoU.  <br /></td></tr>
<tr class="separator:ga5eca5a3e5aedd89a9655df8f5798e2b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34ec1d771245eb9bd0e3ec9336949762" id="r_ga34ec1d771245eb9bd0e3ec9336949762"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm33_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga34ec1d771245eb9bd0e3ec9336949762">SCnSCB_Type::ICTR</a></td></tr>
<tr class="memdesc:ga34ec1d771245eb9bd0e3ec9336949762"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x004 (R/ ) Interrupt Controller Type Register.  <br /></td></tr>
<tr class="separator:ga34ec1d771245eb9bd0e3ec9336949762"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c9a1d805f8e99b9fd3ab4f455b6333a" id="r_ga9c9a1d805f8e99b9fd3ab4f455b6333a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm33_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga9c9a1d805f8e99b9fd3ab4f455b6333a">SCB_Type::ID_AFR</a></td></tr>
<tr class="memdesc:ga9c9a1d805f8e99b9fd3ab4f455b6333a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x04C (R/ ) Auxiliary Feature Register.  <br /></td></tr>
<tr class="separator:ga9c9a1d805f8e99b9fd3ab4f455b6333a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada1d3119c020983fdc949c2ccd406caa" id="r_gada1d3119c020983fdc949c2ccd406caa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm33_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#gada1d3119c020983fdc949c2ccd406caa">SCB_Type::ID_DFR</a></td></tr>
<tr class="memdesc:gada1d3119c020983fdc949c2ccd406caa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x048 (R/ ) Debug Feature Register.  <br /></td></tr>
<tr class="separator:gada1d3119c020983fdc949c2ccd406caa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73e01a197fd5ade9a8c80628a365e80e" id="r_ga73e01a197fd5ade9a8c80628a365e80e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm33_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga73e01a197fd5ade9a8c80628a365e80e">SCB_Type::ID_ISAR</a> [6<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a>]</td></tr>
<tr class="memdesc:ga73e01a197fd5ade9a8c80628a365e80e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x060 (R/ ) Instruction Set Attributes Register.  <br /></td></tr>
<tr class="separator:ga73e01a197fd5ade9a8c80628a365e80e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae121ba55695c67210c155af3be26dd2b" id="r_gae121ba55695c67210c155af3be26dd2b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm33_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#gae121ba55695c67210c155af3be26dd2b">SCB_Type::ID_MMFR</a> [4<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a>]</td></tr>
<tr class="memdesc:gae121ba55695c67210c155af3be26dd2b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x050 (R/ ) Memory Model Feature Register.  <br /></td></tr>
<tr class="separator:gae121ba55695c67210c155af3be26dd2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab35c6b650d3bb2d11259c0a0285d0d00" id="r_gab35c6b650d3bb2d11259c0a0285d0d00"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm33_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#gab35c6b650d3bb2d11259c0a0285d0d00">SCB_Type::ID_PFR</a> [2<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a>]</td></tr>
<tr class="memdesc:gab35c6b650d3bb2d11259c0a0285d0d00"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x040 (R/ ) Processor Feature Register.  <br /></td></tr>
<tr class="separator:gab35c6b650d3bb2d11259c0a0285d0d00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadfd45d2d45654c4e775017800f33e9a3" id="r_gadfd45d2d45654c4e775017800f33e9a3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#gadfd45d2d45654c4e775017800f33e9a3">NVIC_Type::IPR</a> [496<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a>]</td></tr>
<tr class="memdesc:gadfd45d2d45654c4e775017800f33e9a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x300 (R/W) Interrupt Priority Register (8Bit wide)  <br /></td></tr>
<tr class="separator:gadfd45d2d45654c4e775017800f33e9a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf58a2dba152811ace348ab9b0640d71" id="r_gabf58a2dba152811ace348ab9b0640d71"><td class="memItemLeft" ><a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;&#160;&#160;<a class="el" href="group__CMSIS__Core__SysTickFunctions.html#gab46e5f1b2f4d17cfb9aca4fffcbb2fa5">IPSR_Type::ISR</a>:9&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:gabf58a2dba152811ace348ab9b0640d71"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit: 0.  <a href="group__CMSIS__Core__SysTickFunctions.html#gab46e5f1b2f4d17cfb9aca4fffcbb2fa5">Mais...</a><br /></td></tr>
<tr class="separator:gabf58a2dba152811ace348ab9b0640d71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaedfb820c68f4aefb3b6d7b973b913f45" id="r_gaedfb820c68f4aefb3b6d7b973b913f45"><td class="memItemLeft" ><a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;&#160;&#160;<a class="el" href="group__CMSIS__Core__SysTickFunctions.html#ga3e9120dcf1a829fc8d2302b4d0673970">xPSR_Type::ISR</a>:9&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:gaedfb820c68f4aefb3b6d7b973b913f45"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit: 0.  <a href="group__CMSIS__Core__SysTickFunctions.html#ga3e9120dcf1a829fc8d2302b4d0673970">Mais...</a><br /></td></tr>
<tr class="separator:gaedfb820c68f4aefb3b6d7b973b913f45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2ad5d91752cadb85199badc0fcc95db" id="r_gac2ad5d91752cadb85199badc0fcc95db"><td class="memItemLeft" ><a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;&#160;&#160;<a class="el" href="group__CMSIS__core__DebugFunctions.html#ga3200966922a194d84425e2807a7f1328">xPSR_Type::IT</a>:2&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:gac2ad5d91752cadb85199badc0fcc95db"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit: 25..26 saved IT state (read 0)  <a href="group__CMSIS__core__DebugFunctions.html#ga3200966922a194d84425e2807a7f1328">Mais...</a><br /></td></tr>
<tr class="separator:gac2ad5d91752cadb85199badc0fcc95db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5ad72117900f908adc6191a50b473c4" id="r_gaa5ad72117900f908adc6191a50b473c4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm33_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#gaa5ad72117900f908adc6191a50b473c4">TPIU_Type::ITATBCTR0</a></td></tr>
<tr class="memdesc:gaa5ad72117900f908adc6191a50b473c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0xEF8 (R/ ) Integration Test ATB Control Register 0.  <br /></td></tr>
<tr class="separator:gaa5ad72117900f908adc6191a50b473c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d495c1cb0f507038115b139395f35fe" id="r_ga1d495c1cb0f507038115b139395f35fe"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga1d495c1cb0f507038115b139395f35fe">TPIU_Type::ITATBCTR2</a></td></tr>
<tr class="memdesc:ga1d495c1cb0f507038115b139395f35fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0xEF0 (R/W) Integration Test ATB Control Register 2.  <br /></td></tr>
<tr class="separator:ga1d495c1cb0f507038115b139395f35fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d7df79ea3931194d95e3b8e6c487844" id="r_ga3d7df79ea3931194d95e3b8e6c487844"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga3d7df79ea3931194d95e3b8e6c487844">ITM_Type::ITCTRL</a></td></tr>
<tr class="memdesc:ga3d7df79ea3931194d95e3b8e6c487844"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0xF00 (R/W) Integration Mode Control Register.  <br /></td></tr>
<tr class="separator:ga3d7df79ea3931194d95e3b8e6c487844"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b5bae5fdb65f5a9a40277872b140199" id="r_ga2b5bae5fdb65f5a9a40277872b140199"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga2b5bae5fdb65f5a9a40277872b140199">TPIU_Type::ITCTRL</a></td></tr>
<tr class="memdesc:ga2b5bae5fdb65f5a9a40277872b140199"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0xF00 (R/W) Integration Mode Control.  <br /></td></tr>
<tr class="separator:ga2b5bae5fdb65f5a9a40277872b140199"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdb69ed78bf360ce7107d359a1e35e8b" id="r_gacdb69ed78bf360ce7107d359a1e35e8b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm33_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#gacdb69ed78bf360ce7107d359a1e35e8b">TPIU_Type::ITFTTD0</a></td></tr>
<tr class="memdesc:gacdb69ed78bf360ce7107d359a1e35e8b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0xEEC (R/ ) Integration Test FIFO Test Data 0 Register.  <br /></td></tr>
<tr class="separator:gacdb69ed78bf360ce7107d359a1e35e8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad465e0badea7361203f064b371739361" id="r_gad465e0badea7361203f064b371739361"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm33_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#gad465e0badea7361203f064b371739361">TPIU_Type::ITFTTD1</a></td></tr>
<tr class="memdesc:gad465e0badea7361203f064b371739361"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0xEFC (R/ ) Integration Test FIFO Test Data 1 Register.  <br /></td></tr>
<tr class="separator:gad465e0badea7361203f064b371739361"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb0929741ea4f7ca92aad328dfaf0608" id="r_gafb0929741ea4f7ca92aad328dfaf0608"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#gafb0929741ea4f7ca92aad328dfaf0608">NVIC_Type::ITNS</a> [16<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a>]</td></tr>
<tr class="memdesc:gafb0929741ea4f7ca92aad328dfaf0608"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x280 (R/W) Interrupt Non-Secure State Register.  <br /></td></tr>
<tr class="separator:gafb0929741ea4f7ca92aad328dfaf0608"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2994bf322b72bf5b69d4bf2536ec174c" id="r_ga2994bf322b72bf5b69d4bf2536ec174c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm33_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga2994bf322b72bf5b69d4bf2536ec174c">ITM_Type::ITREAD</a></td></tr>
<tr class="memdesc:ga2994bf322b72bf5b69d4bf2536ec174c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0xEF0 (R/ ) Integration Read Register.  <br /></td></tr>
<tr class="separator:ga2994bf322b72bf5b69d4bf2536ec174c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02e2d462405bb031bd37aec7b486f216" id="r_ga02e2d462405bb031bd37aec7b486f216"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm33_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga02e2d462405bb031bd37aec7b486f216">ITM_Type::ITWRITE</a></td></tr>
<tr class="memdesc:ga02e2d462405bb031bd37aec7b486f216"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0xEF8 ( /W) Integration Write Register.  <br /></td></tr>
<tr class="separator:ga02e2d462405bb031bd37aec7b486f216"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc05d89bdb1b4fe2fa499920ec02d0b1" id="r_gacc05d89bdb1b4fe2fa499920ec02d0b1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#gacc05d89bdb1b4fe2fa499920ec02d0b1">DWT_Type::LSUCNT</a></td></tr>
<tr class="memdesc:gacc05d89bdb1b4fe2fa499920ec02d0b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x014 (R/W) LSU Count Register.  <br /></td></tr>
<tr class="separator:gacc05d89bdb1b4fe2fa499920ec02d0b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d03d0b7cec2254f39eb1c46c7445e80" id="r_ga2d03d0b7cec2254f39eb1c46c7445e80"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga2d03d0b7cec2254f39eb1c46c7445e80">SCB_Type::MMFAR</a></td></tr>
<tr class="memdesc:ga2d03d0b7cec2254f39eb1c46c7445e80"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x034 (R/W) MemManage Fault Address Register.  <br /></td></tr>
<tr class="separator:ga2d03d0b7cec2254f39eb1c46c7445e80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a1ba0f875c0e97c1673882b1106e66b" id="r_ga7a1ba0f875c0e97c1673882b1106e66b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm33_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga7a1ba0f875c0e97c1673882b1106e66b">SCB_Type::MVFR0</a></td></tr>
<tr class="memdesc:ga7a1ba0f875c0e97c1673882b1106e66b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x240 (R/ ) Media and VFP Feature Register 0.  <br /></td></tr>
<tr class="separator:ga7a1ba0f875c0e97c1673882b1106e66b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f19014defe6033d070b80af19ef627c" id="r_ga4f19014defe6033d070b80af19ef627c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm33_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga4f19014defe6033d070b80af19ef627c">FPU_Type::MVFR0</a></td></tr>
<tr class="memdesc:ga4f19014defe6033d070b80af19ef627c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x010 (R/ ) Media and VFP Feature Register 0.  <br /></td></tr>
<tr class="separator:ga4f19014defe6033d070b80af19ef627c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75d6299150fdcbbcb765e22ff27c432e" id="r_ga75d6299150fdcbbcb765e22ff27c432e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm33_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga75d6299150fdcbbcb765e22ff27c432e">SCB_Type::MVFR1</a></td></tr>
<tr class="memdesc:ga75d6299150fdcbbcb765e22ff27c432e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x244 (R/ ) Media and VFP Feature Register 1.  <br /></td></tr>
<tr class="separator:ga75d6299150fdcbbcb765e22ff27c432e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66f8cfa49a423b480001a4e101bf842d" id="r_ga66f8cfa49a423b480001a4e101bf842d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm33_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga66f8cfa49a423b480001a4e101bf842d">FPU_Type::MVFR1</a></td></tr>
<tr class="memdesc:ga66f8cfa49a423b480001a4e101bf842d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x014 (R/ ) Media and VFP Feature Register 1.  <br /></td></tr>
<tr class="separator:ga66f8cfa49a423b480001a4e101bf842d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga280ef961518ecee3ed43a86404853c3d" id="r_ga280ef961518ecee3ed43a86404853c3d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm33_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga280ef961518ecee3ed43a86404853c3d">SCB_Type::MVFR2</a></td></tr>
<tr class="memdesc:ga280ef961518ecee3ed43a86404853c3d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x248 (R/ ) Media and VFP Feature Register 2.  <br /></td></tr>
<tr class="separator:ga280ef961518ecee3ed43a86404853c3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga479130e53a8b3c36fd8ee38b503a3911" id="r_ga479130e53a8b3c36fd8ee38b503a3911"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm33_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga479130e53a8b3c36fd8ee38b503a3911">FPU_Type::MVFR2</a></td></tr>
<tr class="memdesc:ga479130e53a8b3c36fd8ee38b503a3911"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x018 (R/ ) Media and VFP Feature Register 2.  <br /></td></tr>
<tr class="separator:ga479130e53a8b3c36fd8ee38b503a3911"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga982681bd736ffd30cdfa52bb8c6e7732" id="r_ga982681bd736ffd30cdfa52bb8c6e7732"><td class="memItemLeft" ><a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;&#160;&#160;<a class="el" href="group__CMSIS__Core__SysTickFunctions.html#ga7e7bbba9b00b0bb3283dc07f1abe37e0">APSR_Type::N</a>:1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:ga982681bd736ffd30cdfa52bb8c6e7732"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit: 31 Negative condition code flag  <a href="group__CMSIS__Core__SysTickFunctions.html#ga7e7bbba9b00b0bb3283dc07f1abe37e0">Mais...</a><br /></td></tr>
<tr class="separator:ga982681bd736ffd30cdfa52bb8c6e7732"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d501b9df41d94a74db9febffc9424de" id="r_ga3d501b9df41d94a74db9febffc9424de"><td class="memItemLeft" ><a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;&#160;&#160;<a class="el" href="group__CMSIS__Core__SysTickFunctions.html#ga2db9a52f6d42809627d1a7a607c5dbc5">xPSR_Type::N</a>:1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:ga3d501b9df41d94a74db9febffc9424de"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit: 31 Negative condition code flag  <a href="group__CMSIS__Core__SysTickFunctions.html#ga2db9a52f6d42809627d1a7a607c5dbc5">Mais...</a><br /></td></tr>
<tr class="separator:ga3d501b9df41d94a74db9febffc9424de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38f0fed03c0fa40aacacc15fe322b86e" id="r_ga38f0fed03c0fa40aacacc15fe322b86e"><td class="memItemLeft" ><a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;&#160;&#160;<a class="el" href="group__CMSIS__Core__SysTickFunctions.html#ga35c1732cf153b7b5c4bd321cf1de9605">CONTROL_Type::nPRIV</a>:1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:ga38f0fed03c0fa40aacacc15fe322b86e"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit: 0 Execution privilege in Thread mode  <a href="group__CMSIS__Core__SysTickFunctions.html#ga35c1732cf153b7b5c4bd321cf1de9605">Mais...</a><br /></td></tr>
<tr class="separator:ga38f0fed03c0fa40aacacc15fe322b86e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga525790dfb9d9e3dd8eb126cdfebcd472" id="r_ga525790dfb9d9e3dd8eb126cdfebcd472"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga525790dfb9d9e3dd8eb126cdfebcd472">SCB_Type::NSACR</a></td></tr>
<tr class="memdesc:ga525790dfb9d9e3dd8eb126cdfebcd472"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x08C (R/W) Non-Secure Access Control Register.  <br /></td></tr>
<tr class="separator:ga525790dfb9d9e3dd8eb126cdfebcd472"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6353ca1d1ad9bc1be05d3b5632960113" id="r_ga6353ca1d1ad9bc1be05d3b5632960113"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm33_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga6353ca1d1ad9bc1be05d3b5632960113">DWT_Type::PCSR</a></td></tr>
<tr class="memdesc:ga6353ca1d1ad9bc1be05d3b5632960113"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x01C (R/ ) Program Counter Sample Register.  <br /></td></tr>
<tr class="separator:ga6353ca1d1ad9bc1be05d3b5632960113"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d6e20aaf58bf31924f3358fd3cdba27" id="r_ga1d6e20aaf58bf31924f3358fd3cdba27"><td class="memItemLeft" >union {&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0098e783176e51b0178436c0697fef25" id="r_ga0098e783176e51b0178436c0697fef25"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm33_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> <a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">uint16_t</a>&#160;&#160;&#160;<a class="el" href="group__CMSIS__core__DebugFunctions.html#ga962a970dfd286cad7f8a8577e87d4ad3">ITM_Type::u16</a>&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:ga0098e783176e51b0178436c0697fef25"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x000 ( /W) Stimulus Port 16-bit.  <a href="group__CMSIS__core__DebugFunctions.html#ga962a970dfd286cad7f8a8577e87d4ad3">Mais...</a><br /></td></tr>
<tr class="separator:ga0098e783176e51b0178436c0697fef25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga442907d998bf4778188437fece74ff99" id="r_ga442907d998bf4778188437fece74ff99"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm33_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;&#160;&#160;<a class="el" href="group__CMSIS__core__DebugFunctions.html#ga5834885903a557674f078f3b71fa8bc8">ITM_Type::u32</a>&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:ga442907d998bf4778188437fece74ff99"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x000 ( /W) Stimulus Port 32-bit.  <a href="group__CMSIS__core__DebugFunctions.html#ga5834885903a557674f078f3b71fa8bc8">Mais...</a><br /></td></tr>
<tr class="separator:ga442907d998bf4778188437fece74ff99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabace86118e227f0b923ca75492fa6e1b" id="r_gabace86118e227f0b923ca75492fa6e1b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm33_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> <a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">uint8_t</a>&#160;&#160;&#160;<a class="el" href="group__CMSIS__core__DebugFunctions.html#gae773bf9f9dac64e6c28b14aa39f74275">ITM_Type::u8</a>&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:gabace86118e227f0b923ca75492fa6e1b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x000 ( /W) Stimulus Port 8-bit.  <a href="group__CMSIS__core__DebugFunctions.html#gae773bf9f9dac64e6c28b14aa39f74275">Mais...</a><br /></td></tr>
<tr class="separator:gabace86118e227f0b923ca75492fa6e1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d6e20aaf58bf31924f3358fd3cdba27" id="r_ga1d6e20aaf58bf31924f3358fd3cdba27"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga1d6e20aaf58bf31924f3358fd3cdba27">ITM_Type::PORT</a> [32<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a>]&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:ga1d6e20aaf58bf31924f3358fd3cdba27"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x000 ( /W) Stimulus Port Registers.  <br /></td></tr>
<tr class="separator:ga1d6e20aaf58bf31924f3358fd3cdba27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cafe63493a980fb3fefef896aa0e848" id="r_ga5cafe63493a980fb3fefef896aa0e848"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga5cafe63493a980fb3fefef896aa0e848">TPIU_Type::PSCR</a></td></tr>
<tr class="memdesc:ga5cafe63493a980fb3fefef896aa0e848"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x308 (R/W) Periodic Synchronization Control Register.  <br /></td></tr>
<tr class="separator:ga5cafe63493a980fb3fefef896aa0e848"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26f93eadcbcfbedeebb6b12db4e22761" id="r_ga26f93eadcbcfbedeebb6b12db4e22761"><td class="memItemLeft" ><a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;&#160;&#160;<a class="el" href="group__CMSIS__core__DebugFunctions.html#ga22d10913489d24ab08bd83457daa88de">APSR_Type::Q</a>:1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:ga26f93eadcbcfbedeebb6b12db4e22761"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit: 27 Saturation condition flag  <a href="group__CMSIS__core__DebugFunctions.html#ga22d10913489d24ab08bd83457daa88de">Mais...</a><br /></td></tr>
<tr class="separator:ga26f93eadcbcfbedeebb6b12db4e22761"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf53af29f0f2a138f7f16944c9d0ec998" id="r_gaf53af29f0f2a138f7f16944c9d0ec998"><td class="memItemLeft" ><a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;&#160;&#160;<a class="el" href="group__CMSIS__core__DebugFunctions.html#gadd7cbd2b0abd8954d62cd7831796ac7c">xPSR_Type::Q</a>:1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:gaf53af29f0f2a138f7f16944c9d0ec998"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit: 27 Saturation condition flag  <a href="group__CMSIS__core__DebugFunctions.html#gadd7cbd2b0abd8954d62cd7831796ac7c">Mais...</a><br /></td></tr>
<tr class="separator:gaf53af29f0f2a138f7f16944c9d0ec998"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf75fb31df4666b9dfc611c2546e35ac6" id="r_gaf75fb31df4666b9dfc611c2546e35ac6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#gaf75fb31df4666b9dfc611c2546e35ac6">SCnSCB_Type::RESERVED0</a> [1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a>]</td></tr>
<tr class="separator:gaf75fb31df4666b9dfc611c2546e35ac6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga241528934cfe7c83b959e7d40b6fcb7f" id="r_ga241528934cfe7c83b959e7d40b6fcb7f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga241528934cfe7c83b959e7d40b6fcb7f">FPU_Type::RESERVED0</a> [1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a>]</td></tr>
<tr class="separator:ga241528934cfe7c83b959e7d40b6fcb7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1bd030a59673a58851f1e23e1db740fc" id="r_ga1bd030a59673a58851f1e23e1db740fc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga1bd030a59673a58851f1e23e1db740fc">DCB_Type::RESERVED0</a> [1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a>]</td></tr>
<tr class="separator:ga1bd030a59673a58851f1e23e1db740fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70b15e24221a2354d3dc36eb3ff3049d" id="r_ga70b15e24221a2354d3dc36eb3ff3049d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga70b15e24221a2354d3dc36eb3ff3049d">CoreDebug_Type::RESERVED0</a> [1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a>]</td></tr>
<tr class="separator:ga70b15e24221a2354d3dc36eb3ff3049d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70abb89e600402930c23eb197e6f4518" id="r_ga70abb89e600402930c23eb197e6f4518"><td class="memItemLeft" align="right" valign="top"><a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga70abb89e600402930c23eb197e6f4518">TPIU_Type::RESERVED0</a> [2<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a>]</td></tr>
<tr class="separator:ga70abb89e600402930c23eb197e6f4518"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33cc4a572650927fe5491d2f940ec696" id="r_ga33cc4a572650927fe5491d2f940ec696"><td class="memItemLeft" align="right" valign="top"><a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga33cc4a572650927fe5491d2f940ec696">ITM_Type::RESERVED0</a> [864<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a>]</td></tr>
<tr class="separator:ga33cc4a572650927fe5491d2f940ec696"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace50062fa5e817a6cbebb15878481a5b" id="r_gace50062fa5e817a6cbebb15878481a5b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#gace50062fa5e817a6cbebb15878481a5b">ITM_Type::RESERVED1</a> [15<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a>]</td></tr>
<tr class="separator:gace50062fa5e817a6cbebb15878481a5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26c25475d569904e70e6b03bd1a0ac83" id="r_ga26c25475d569904e70e6b03bd1a0ac83"><td class="memItemLeft" align="right" valign="top"><a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga26c25475d569904e70e6b03bd1a0ac83">DWT_Type::RESERVED1</a> [1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a>]</td></tr>
<tr class="separator:ga26c25475d569904e70e6b03bd1a0ac83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42643a53c204f16069bfed67492ed29b" id="r_ga42643a53c204f16069bfed67492ed29b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga42643a53c204f16069bfed67492ed29b">TPIU_Type::RESERVED1</a> [55<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a>]</td></tr>
<tr class="separator:ga42643a53c204f16069bfed67492ed29b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac493f53876e3f560c1b2f7d3895dac8e" id="r_gac493f53876e3f560c1b2f7d3895dac8e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#gac493f53876e3f560c1b2f7d3895dac8e">DWT_Type::RESERVED14</a> [984<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a>]</td></tr>
<tr class="separator:gac493f53876e3f560c1b2f7d3895dac8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d1280f76997911b207560f1b1011e51" id="r_ga7d1280f76997911b207560f1b1011e51"><td class="memItemLeft" align="right" valign="top"><a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga7d1280f76997911b207560f1b1011e51">DWT_Type::RESERVED15</a> [3<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a>]</td></tr>
<tr class="separator:ga7d1280f76997911b207560f1b1011e51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99f2ef462b2d3e2ce59e43912e166d93" id="r_ga99f2ef462b2d3e2ce59e43912e166d93"><td class="memItemLeft" align="right" valign="top"><a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga99f2ef462b2d3e2ce59e43912e166d93">TPIU_Type::RESERVED2</a> [131<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a>]</td></tr>
<tr class="separator:ga99f2ef462b2d3e2ce59e43912e166d93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80ab0d763321f43fc0f684b67561f2ae" id="r_ga80ab0d763321f43fc0f684b67561f2ae"><td class="memItemLeft" align="right" valign="top"><a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga80ab0d763321f43fc0f684b67561f2ae">ITM_Type::RESERVED2</a> [15<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a>]</td></tr>
<tr class="separator:ga80ab0d763321f43fc0f684b67561f2ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3412a23e092a8802f00b432b1ac711e" id="r_gab3412a23e092a8802f00b432b1ac711e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#gab3412a23e092a8802f00b432b1ac711e">DWT_Type::RESERVED2</a> [1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a>]</td></tr>
<tr class="separator:gab3412a23e092a8802f00b432b1ac711e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga814e1ac41b7e35167c51f6467a756b8c" id="r_ga814e1ac41b7e35167c51f6467a756b8c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga814e1ac41b7e35167c51f6467a756b8c">DWT_Type::RESERVED3</a> [1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a>]</td></tr>
<tr class="separator:ga814e1ac41b7e35167c51f6467a756b8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44c2a6f8e65d06fe1e073a9a69b9cbba" id="r_ga44c2a6f8e65d06fe1e073a9a69b9cbba"><td class="memItemLeft" align="right" valign="top"><a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga44c2a6f8e65d06fe1e073a9a69b9cbba">ITM_Type::RESERVED3</a> [27<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a>]</td></tr>
<tr class="separator:ga44c2a6f8e65d06fe1e073a9a69b9cbba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa03cb95cc96cf075144e2e285e9726df" id="r_gaa03cb95cc96cf075144e2e285e9726df"><td class="memItemLeft" align="right" valign="top"><a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#gaa03cb95cc96cf075144e2e285e9726df">SCB_Type::RESERVED3</a> [69<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a>]</td></tr>
<tr class="separator:gaa03cb95cc96cf075144e2e285e9726df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa05105de13f1bd5f1ff66a84634d78b9" id="r_gaa05105de13f1bd5f1ff66a84634d78b9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#gaa05105de13f1bd5f1ff66a84634d78b9">TPIU_Type::RESERVED3</a> [759<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a>]</td></tr>
<tr class="separator:gaa05105de13f1bd5f1ff66a84634d78b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4819f7ad316c10a458cd3a7ac86cbbee" id="r_ga4819f7ad316c10a458cd3a7ac86cbbee"><td class="memItemLeft" align="right" valign="top"><a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga4819f7ad316c10a458cd3a7ac86cbbee">SCB_Type::RESERVED4</a> [15<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a>]</td></tr>
<tr class="separator:ga4819f7ad316c10a458cd3a7ac86cbbee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c1273880b49c1b3c18bc35b3b9f284e" id="r_ga3c1273880b49c1b3c18bc35b3b9f284e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga3c1273880b49c1b3c18bc35b3b9f284e">ITM_Type::RESERVED4</a> [1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a>]</td></tr>
<tr class="separator:ga3c1273880b49c1b3c18bc35b3b9f284e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84754823b11acf672a3f2569cff4dff5" id="r_ga84754823b11acf672a3f2569cff4dff5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga84754823b11acf672a3f2569cff4dff5">DWT_Type::RESERVED4</a> [1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a>]</td></tr>
<tr class="separator:ga84754823b11acf672a3f2569cff4dff5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa53baac8b1f1f14a39ef815e1d9204ba" id="r_gaa53baac8b1f1f14a39ef815e1d9204ba"><td class="memItemLeft" align="right" valign="top"><a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#gaa53baac8b1f1f14a39ef815e1d9204ba">TPIU_Type::RESERVED4</a> [1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a>]</td></tr>
<tr class="separator:gaa53baac8b1f1f14a39ef815e1d9204ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d9dba2d6be660440ef16ecb3dcaec70" id="r_ga6d9dba2d6be660440ef16ecb3dcaec70"><td class="memItemLeft" align="right" valign="top"><a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga6d9dba2d6be660440ef16ecb3dcaec70">NVIC_Type::RESERVED5</a> [16<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a>]</td></tr>
<tr class="separator:ga6d9dba2d6be660440ef16ecb3dcaec70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82b68e5bbea29a5b307c22bca9332a0f" id="r_ga82b68e5bbea29a5b307c22bca9332a0f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga82b68e5bbea29a5b307c22bca9332a0f">SCB_Type::RESERVED5</a> [1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a>]</td></tr>
<tr class="separator:ga82b68e5bbea29a5b307c22bca9332a0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccb242c1f1b60206aa8abfb34c411851" id="r_gaccb242c1f1b60206aa8abfb34c411851"><td class="memItemLeft" align="right" valign="top"><a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#gaccb242c1f1b60206aa8abfb34c411851">ITM_Type::RESERVED5</a> [1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a>]</td></tr>
<tr class="separator:gaccb242c1f1b60206aa8abfb34c411851"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f1b1a226562b2bc95961ed85a171137" id="r_ga1f1b1a226562b2bc95961ed85a171137"><td class="memItemLeft" align="right" valign="top"><a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga1f1b1a226562b2bc95961ed85a171137">DWT_Type::RESERVED5</a> [1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a>]</td></tr>
<tr class="separator:ga1f1b1a226562b2bc95961ed85a171137"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4eb69fd981546b176a6eb9d5ec90ae2" id="r_gaa4eb69fd981546b176a6eb9d5ec90ae2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#gaa4eb69fd981546b176a6eb9d5ec90ae2">TPIU_Type::RESERVED5</a> [39<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a>]</td></tr>
<tr class="separator:gaa4eb69fd981546b176a6eb9d5ec90ae2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf417a59ef8e9e182f5b9d53e0c8e3211" id="r_gaf417a59ef8e9e182f5b9d53e0c8e3211"><td class="memItemLeft" align="right" valign="top"><a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#gaf417a59ef8e9e182f5b9d53e0c8e3211">SCB_Type::RESERVED6</a> [1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a>]</td></tr>
<tr class="separator:gaf417a59ef8e9e182f5b9d53e0c8e3211"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd9e3f795e14ea4d185de05382e71d2e" id="r_gabd9e3f795e14ea4d185de05382e71d2e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#gabd9e3f795e14ea4d185de05382e71d2e">DWT_Type::RESERVED6</a> [1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a>]</td></tr>
<tr class="separator:gabd9e3f795e14ea4d185de05382e71d2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab750ef1c39e41400ac0050e8ecb173b2" id="r_gab750ef1c39e41400ac0050e8ecb173b2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#gab750ef1c39e41400ac0050e8ecb173b2">ITM_Type::RESERVED6</a> [46<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a>]</td></tr>
<tr class="separator:gab750ef1c39e41400ac0050e8ecb173b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafcf8de80a1757db9d7e2de02a701edf" id="r_gaafcf8de80a1757db9d7e2de02a701edf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#gaafcf8de80a1757db9d7e2de02a701edf">NVIC_Type::RESERVED6</a> [580U]</td></tr>
<tr class="separator:gaafcf8de80a1757db9d7e2de02a701edf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd358793f092282dd134dabd8e111b26" id="r_gabd358793f092282dd134dabd8e111b26"><td class="memItemLeft" align="right" valign="top"><a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#gabd358793f092282dd134dabd8e111b26">DWT_Type::RESERVED7</a> [1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a>]</td></tr>
<tr class="separator:gabd358793f092282dd134dabd8e111b26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3aed65315141a5969ce258dc682a798b" id="r_ga3aed65315141a5969ce258dc682a798b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga3aed65315141a5969ce258dc682a798b">SCB_Type::RESERVED7</a> [21<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a>]</td></tr>
<tr class="separator:ga3aed65315141a5969ce258dc682a798b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7b5d30e8a5d04f110f42b1a66f964b8" id="r_gac7b5d30e8a5d04f110f42b1a66f964b8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#gac7b5d30e8a5d04f110f42b1a66f964b8">ITM_Type::RESERVED7</a> [3<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a>]</td></tr>
<tr class="separator:gac7b5d30e8a5d04f110f42b1a66f964b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e47dd6e693bf72d6d901ea67d881540" id="r_ga1e47dd6e693bf72d6d901ea67d881540"><td class="memItemLeft" align="right" valign="top"><a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga1e47dd6e693bf72d6d901ea67d881540">TPIU_Type::RESERVED7</a> [8<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a>]</td></tr>
<tr class="separator:ga1e47dd6e693bf72d6d901ea67d881540"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d10b4d12140f25409d3add3f0f21d3a" id="r_ga0d10b4d12140f25409d3add3f0f21d3a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga0d10b4d12140f25409d3add3f0f21d3a">SCB_Type::SFAR</a></td></tr>
<tr class="memdesc:ga0d10b4d12140f25409d3add3f0f21d3a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x0E8 (R/W) Secure Fault Address Register.  <br /></td></tr>
<tr class="separator:ga0d10b4d12140f25409d3add3f0f21d3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef04c90b73c9c87f86de5cded6ba31f0" id="r_gaef04c90b73c9c87f86de5cded6ba31f0"><td class="memItemLeft" ><a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;&#160;&#160;<a class="el" href="group__CMSIS__core__DebugFunctions.html#gadab539fdfb991718401475bf6853669c">CONTROL_Type::SFPA</a>:1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:gaef04c90b73c9c87f86de5cded6ba31f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit: 3 Secure floating-point active  <a href="group__CMSIS__core__DebugFunctions.html#gadab539fdfb991718401475bf6853669c">Mais...</a><br /></td></tr>
<tr class="separator:gaef04c90b73c9c87f86de5cded6ba31f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6b05689ebe06d5be6ae981d95d70750" id="r_gaa6b05689ebe06d5be6ae981d95d70750"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#gaa6b05689ebe06d5be6ae981d95d70750">SCB_Type::SFSR</a></td></tr>
<tr class="memdesc:gaa6b05689ebe06d5be6ae981d95d70750"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x0E4 (R/W) Secure Fault Status Register.  <br /></td></tr>
<tr class="separator:gaa6b05689ebe06d5be6ae981d95d70750"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdab23abd301033bb318c7b188b377db" id="r_gafdab23abd301033bb318c7b188b377db"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#gafdab23abd301033bb318c7b188b377db">SCB_Type::SHPR</a> [12<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a>]</td></tr>
<tr class="memdesc:gafdab23abd301033bb318c7b188b377db"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x018 (R/W) System Handlers Priority Registers (4-7, 8-11, 12-15)  <br /></td></tr>
<tr class="separator:gafdab23abd301033bb318c7b188b377db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga416a54e2084ce66e5ca74f152a5ecc70" id="r_ga416a54e2084ce66e5ca74f152a5ecc70"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga416a54e2084ce66e5ca74f152a5ecc70">DWT_Type::SLEEPCNT</a></td></tr>
<tr class="memdesc:ga416a54e2084ce66e5ca74f152a5ecc70"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x010 (R/W) Sleep Count Register.  <br /></td></tr>
<tr class="separator:ga416a54e2084ce66e5ca74f152a5ecc70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a1690d4e23b47430627cae1fdc73e5a" id="r_ga7a1690d4e23b47430627cae1fdc73e5a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga7a1690d4e23b47430627cae1fdc73e5a">TPIU_Type::SPPR</a></td></tr>
<tr class="memdesc:ga7a1690d4e23b47430627cae1fdc73e5a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x0F0 (R/W) Selected Pin Protocol Register.  <br /></td></tr>
<tr class="separator:ga7a1690d4e23b47430627cae1fdc73e5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7456dd3fdea1b9726b9d790c85bbf0cb" id="r_ga7456dd3fdea1b9726b9d790c85bbf0cb"><td class="memItemLeft" ><a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;&#160;&#160;<a class="el" href="group__CMSIS__Core__SysTickFunctions.html#ga8cc085fea1c50a8bd9adea63931ee8e2">CONTROL_Type::SPSEL</a>:1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:ga7456dd3fdea1b9726b9d790c85bbf0cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit: 1 Stack-pointer select  <a href="group__CMSIS__Core__SysTickFunctions.html#ga8cc085fea1c50a8bd9adea63931ee8e2">Mais...</a><br /></td></tr>
<tr class="separator:ga7456dd3fdea1b9726b9d790c85bbf0cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75e749410e0a7213aed9249ec44f31bb" id="r_ga75e749410e0a7213aed9249ec44f31bb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm33_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga75e749410e0a7213aed9249ec44f31bb">TPIU_Type::SSPSR</a></td></tr>
<tr class="memdesc:ga75e749410e0a7213aed9249ec44f31bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x000 (R/ ) Supported Parallel Port Size Register.  <br /></td></tr>
<tr class="separator:ga75e749410e0a7213aed9249ec44f31bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37de89637466e007171c6b135299bc75" id="r_ga37de89637466e007171c6b135299bc75"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm33_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga37de89637466e007171c6b135299bc75">NVIC_Type::STIR</a></td></tr>
<tr class="memdesc:ga37de89637466e007171c6b135299bc75"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0xE00 ( /W) Software Trigger Interrupt Register.  <br /></td></tr>
<tr class="separator:ga37de89637466e007171c6b135299bc75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad70825dd0869b7ccd07fb2b8680fcdb6" id="r_gad70825dd0869b7ccd07fb2b8680fcdb6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm33_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#gad70825dd0869b7ccd07fb2b8680fcdb6">SCB_Type::STIR</a></td></tr>
<tr class="memdesc:gad70825dd0869b7ccd07fb2b8680fcdb6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x200 ( /W) Software Triggered Interrupt Register.  <br /></td></tr>
<tr class="separator:gad70825dd0869b7ccd07fb2b8680fcdb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee071dac09a3e1971cd477eaf1041cb6" id="r_gaee071dac09a3e1971cd477eaf1041cb6"><td class="memItemLeft" ><a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;&#160;&#160;<a class="el" href="group__CMSIS__Core__SysTickFunctions.html#ga7eed9fe24ae8d354cd76ae1c1110a658">xPSR_Type::T</a>:1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:gaee071dac09a3e1971cd477eaf1041cb6"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit: 24 Thumb bit (read 0)  <a href="group__CMSIS__Core__SysTickFunctions.html#ga7eed9fe24ae8d354cd76ae1c1110a658">Mais...</a><br /></td></tr>
<tr class="separator:gaee071dac09a3e1971cd477eaf1041cb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04b9fbc83759cb818dfa161d39628426" id="r_ga04b9fbc83759cb818dfa161d39628426"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga04b9fbc83759cb818dfa161d39628426">ITM_Type::TCR</a></td></tr>
<tr class="memdesc:ga04b9fbc83759cb818dfa161d39628426"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0xE80 (R/W) Trace Control Register.  <br /></td></tr>
<tr class="separator:ga04b9fbc83759cb818dfa161d39628426"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd03c6858f7b678dab6a6121462e7807" id="r_gacd03c6858f7b678dab6a6121462e7807"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#gacd03c6858f7b678dab6a6121462e7807">ITM_Type::TER</a></td></tr>
<tr class="memdesc:gacd03c6858f7b678dab6a6121462e7807"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0xE00 (R/W) Trace Enable Register.  <br /></td></tr>
<tr class="separator:gacd03c6858f7b678dab6a6121462e7807"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae907229ba50538bf370fbdfd54c099a2" id="r_gae907229ba50538bf370fbdfd54c099a2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#gae907229ba50538bf370fbdfd54c099a2">ITM_Type::TPR</a></td></tr>
<tr class="memdesc:gae907229ba50538bf370fbdfd54c099a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0xE40 (R/W) Trace Privilege Register.  <br /></td></tr>
<tr class="separator:gae907229ba50538bf370fbdfd54c099a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b6dc203a24b2d2ce46935cec1b073ec" id="r_ga2b6dc203a24b2d2ce46935cec1b073ec"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm33_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga2b6dc203a24b2d2ce46935cec1b073ec">TPIU_Type::TRIGGER</a></td></tr>
<tr class="memdesc:ga2b6dc203a24b2d2ce46935cec1b073ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0xEE8 (R/ ) TRIGGER Register.  <br /></td></tr>
<tr class="separator:ga2b6dc203a24b2d2ce46935cec1b073ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0098e783176e51b0178436c0697fef25" id="r_ga0098e783176e51b0178436c0697fef25"><td class="memItemLeft" ><a class="el" href="core__cm33_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> <a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">uint16_t</a>&#160;&#160;&#160;<a class="el" href="group__CMSIS__core__DebugFunctions.html#ga962a970dfd286cad7f8a8577e87d4ad3">ITM_Type::u16</a>&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:ga0098e783176e51b0178436c0697fef25"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x000 ( /W) Stimulus Port 16-bit.  <a href="group__CMSIS__core__DebugFunctions.html#ga962a970dfd286cad7f8a8577e87d4ad3">Mais...</a><br /></td></tr>
<tr class="separator:ga0098e783176e51b0178436c0697fef25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga442907d998bf4778188437fece74ff99" id="r_ga442907d998bf4778188437fece74ff99"><td class="memItemLeft" ><a class="el" href="core__cm33_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;&#160;&#160;<a class="el" href="group__CMSIS__core__DebugFunctions.html#ga5834885903a557674f078f3b71fa8bc8">ITM_Type::u32</a>&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:ga442907d998bf4778188437fece74ff99"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x000 ( /W) Stimulus Port 32-bit.  <a href="group__CMSIS__core__DebugFunctions.html#ga5834885903a557674f078f3b71fa8bc8">Mais...</a><br /></td></tr>
<tr class="separator:ga442907d998bf4778188437fece74ff99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabace86118e227f0b923ca75492fa6e1b" id="r_gabace86118e227f0b923ca75492fa6e1b"><td class="memItemLeft" ><a class="el" href="core__cm33_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> <a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">uint8_t</a>&#160;&#160;&#160;<a class="el" href="group__CMSIS__core__DebugFunctions.html#gae773bf9f9dac64e6c28b14aa39f74275">ITM_Type::u8</a>&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:gabace86118e227f0b923ca75492fa6e1b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x000 ( /W) Stimulus Port 8-bit.  <a href="group__CMSIS__core__DebugFunctions.html#gae773bf9f9dac64e6c28b14aa39f74275">Mais...</a><br /></td></tr>
<tr class="separator:gabace86118e227f0b923ca75492fa6e1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga730fa6fa281536569892d9b657c610b8" id="r_ga730fa6fa281536569892d9b657c610b8"><td class="memItemLeft" ><a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;&#160;&#160;<a class="el" href="group__CMSIS__Core__SysTickFunctions.html#ga8004d224aacb78ca37774c35f9156e7e">APSR_Type::V</a>:1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:ga730fa6fa281536569892d9b657c610b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit: 28 Overflow condition code flag  <a href="group__CMSIS__Core__SysTickFunctions.html#ga8004d224aacb78ca37774c35f9156e7e">Mais...</a><br /></td></tr>
<tr class="separator:ga730fa6fa281536569892d9b657c610b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd1a013cb276d15ecc59137d2b9ecd4e" id="r_gafd1a013cb276d15ecc59137d2b9ecd4e"><td class="memItemLeft" ><a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;&#160;&#160;<a class="el" href="group__CMSIS__Core__SysTickFunctions.html#gaf14df16ea0690070c45b95f2116b7a0a">xPSR_Type::V</a>:1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:gafd1a013cb276d15ecc59137d2b9ecd4e"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit: 28 Overflow condition code flag  <a href="group__CMSIS__Core__SysTickFunctions.html#gaf14df16ea0690070c45b95f2116b7a0a">Mais...</a><br /></td></tr>
<tr class="separator:gafd1a013cb276d15ecc59137d2b9ecd4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga187a4578e920544ed967f98020fb8170" id="r_ga187a4578e920544ed967f98020fb8170"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga187a4578e920544ed967f98020fb8170">SCB_Type::VTOR</a></td></tr>
<tr class="memdesc:ga187a4578e920544ed967f98020fb8170"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x008 (R/W) Vector Table Offset Register.  <br /></td></tr>
<tr class="separator:ga187a4578e920544ed967f98020fb8170"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60ef95b846b13253386c871d892d49b3" id="r_ga60ef95b846b13253386c871d892d49b3"><td class="memItemLeft" ><a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;&#160;&#160;<a class="el" href="group__CMSIS__Core__SysTickFunctions.html#ga3b04d58738b66a28ff13f23d8b0ba7e5">APSR_Type::Z</a>:1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:ga60ef95b846b13253386c871d892d49b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit: 30 Zero condition code flag  <a href="group__CMSIS__Core__SysTickFunctions.html#ga3b04d58738b66a28ff13f23d8b0ba7e5">Mais...</a><br /></td></tr>
<tr class="separator:ga60ef95b846b13253386c871d892d49b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga390bccbbd75ca46eb9919fb4186830c3" id="r_ga390bccbbd75ca46eb9919fb4186830c3"><td class="memItemLeft" ><a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;&#160;&#160;<a class="el" href="group__CMSIS__Core__SysTickFunctions.html#ga1e5d9801013d5146f2e02d9b7b3da562">xPSR_Type::Z</a>:1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:ga390bccbbd75ca46eb9919fb4186830c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit: 30 Zero condition code flag  <a href="group__CMSIS__Core__SysTickFunctions.html#ga1e5d9801013d5146f2e02d9b7b3da562">Mais...</a><br /></td></tr>
<tr class="separator:ga390bccbbd75ca46eb9919fb4186830c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12e68e55a7badc271b948d6c7230b2a8" id="r_ga12e68e55a7badc271b948d6c7230b2a8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">volatile</a> <a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#ga12e68e55a7badc271b948d6c7230b2a8">ITM_RxBuffer</a></td></tr>
<tr class="memdesc:ga12e68e55a7badc271b948d6c7230b2a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">External variable to receive characters.  <br /></td></tr>
<tr class="separator:ga12e68e55a7badc271b948d6c7230b2a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac90a497bd64286b84552c2c553d3419e" id="r_gac90a497bd64286b84552c2c553d3419e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#gac90a497bd64286b84552c2c553d3419e">ITM_SendChar</a> (<a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> ch)</td></tr>
<tr class="memdesc:gac90a497bd64286b84552c2c553d3419e"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITM Send Character.  <br /></td></tr>
<tr class="separator:gac90a497bd64286b84552c2c553d3419e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3ee2c30a1ac4ed34c8a866a17decd53" id="r_gac3ee2c30a1ac4ed34c8a866a17decd53"><td class="memItemLeft" align="right" valign="top"><a class="el" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#gac3ee2c30a1ac4ed34c8a866a17decd53">ITM_ReceiveChar</a> (<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">void</a>)</td></tr>
<tr class="memdesc:gac3ee2c30a1ac4ed34c8a866a17decd53"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITM Receive Character.  <br /></td></tr>
<tr class="separator:gac3ee2c30a1ac4ed34c8a866a17decd53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae61ce9ca5917735325cd93b0fb21dd29" id="r_gae61ce9ca5917735325cd93b0fb21dd29"><td class="memItemLeft" align="right" valign="top"><a class="el" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#gae61ce9ca5917735325cd93b0fb21dd29">ITM_CheckChar</a> (<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">void</a>)</td></tr>
<tr class="memdesc:gae61ce9ca5917735325cd93b0fb21dd29"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITM Check Character.  <br /></td></tr>
<tr class="separator:gae61ce9ca5917735325cd93b0fb21dd29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa822cb398ee022b59e9e6c5d7bbb228a" id="r_gaa822cb398ee022b59e9e6c5d7bbb228a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__DebugFunctions.html#gaa822cb398ee022b59e9e6c5d7bbb228a">ITM_RXBUFFER_EMPTY</a>&#160;&#160;&#160;((<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">int32_t</a>)0x5AA55AA5U)</td></tr>
<tr class="memdesc:gaa822cb398ee022b59e9e6c5d7bbb228a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value identifying <a class="el" href="group__CMSIS__core__DebugFunctions.html#ga12e68e55a7badc271b948d6c7230b2a8">ITM_RxBuffer</a> is ready for next character.  <br /></td></tr>
<tr class="separator:gaa822cb398ee022b59e9e6c5d7bbb228a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Descri√ß√£o detalhada</h2>
<p>Functions that access the ITM debug interface. </p>
<h2 class="groupheader">Documenta√ß√£o das macros</h2>
<a id="gaa822cb398ee022b59e9e6c5d7bbb228a" name="gaa822cb398ee022b59e9e6c5d7bbb228a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa822cb398ee022b59e9e6c5d7bbb228a">&#9670;&#160;</a></span>ITM_RXBUFFER_EMPTY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> ITM_RXBUFFER_EMPTY&#160;&#160;&#160;((<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">int32_t</a>)0x5AA55AA5U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Value identifying <a class="el" href="group__CMSIS__core__DebugFunctions.html#ga12e68e55a7badc271b948d6c7230b2a8">ITM_RxBuffer</a> is ready for next character. </p>

</div>
</div>
<h2 class="groupheader">Documenta√ß√£o das fun√ß√µes</h2>
<a id="gae61ce9ca5917735325cd93b0fb21dd29" name="gae61ce9ca5917735325cd93b0fb21dd29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae61ce9ca5917735325cd93b0fb21dd29">&#9670;&#160;</a></span>ITM_CheckChar()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">int32_t</a> ITM_CheckChar </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">void</a>&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ITM Check Character. </p>
<p>Checks whether a character is pending for reading in the variable <a class="el" href="group__CMSIS__core__DebugFunctions.html#ga12e68e55a7badc271b948d6c7230b2a8">ITM_RxBuffer</a>. </p><dl class="section return"><dt>Retorna</dt><dd>0 No character available. </dd>
<dd>
1 Character available. </dd></dl>

<p class="reference">Refer√™ncias <a class="el" href="group__CMSIS__core__DebugFunctions.html#ga12e68e55a7badc271b948d6c7230b2a8">ITM_RxBuffer</a> e <a class="el" href="group__CMSIS__core__DebugFunctions.html#gaa822cb398ee022b59e9e6c5d7bbb228a">ITM_RXBUFFER_EMPTY</a>.</p>

</div>
</div>
<a id="gac3ee2c30a1ac4ed34c8a866a17decd53" name="gac3ee2c30a1ac4ed34c8a866a17decd53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac3ee2c30a1ac4ed34c8a866a17decd53">&#9670;&#160;</a></span>ITM_ReceiveChar()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">int32_t</a> ITM_ReceiveChar </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">void</a>&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ITM Receive Character. </p>
<p>Inputs a character via the external variable <a class="el" href="group__CMSIS__core__DebugFunctions.html#ga12e68e55a7badc271b948d6c7230b2a8">ITM_RxBuffer</a>. </p><dl class="section return"><dt>Retorna</dt><dd>Received character. </dd>
<dd>
-1 No character pending. </dd></dl>

<p class="reference">Refer√™ncias <a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">count</a>, <a class="el" href="group__CMSIS__core__DebugFunctions.html#ga12e68e55a7badc271b948d6c7230b2a8">ITM_RxBuffer</a> e <a class="el" href="group__CMSIS__core__DebugFunctions.html#gaa822cb398ee022b59e9e6c5d7bbb228a">ITM_RXBUFFER_EMPTY</a>.</p>

</div>
</div>
<a id="gac90a497bd64286b84552c2c553d3419e" name="gac90a497bd64286b84552c2c553d3419e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac90a497bd64286b84552c2c553d3419e">&#9670;&#160;</a></span>ITM_SendChar()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> ITM_SendChar </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td>
          <td class="paramname"><em>ch</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ITM Send Character. </p>
<p>Transmits a character via the ITM channel 0, and </p><ul>
<li>Just returns when no debugger is connected that has booked the output. </li>
<li>Is blocking when a debugger is connected, but the previous character sent has not been transmitted. <dl class="params"><dt>Par√¢metros</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">ch</td><td>Character to transmit. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Retorna</dt><dd>Character to transmit. </dd></dl>
</li>
</ul>

<p class="reference">Refer√™ncias <a class="el" href="group__CMSIS__Core__InstructionInterface.html#gabd585ddc865fb9b7f2493af1eee1a572">__NOP</a>, <a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">count</a>, <a class="el" href="group__CMSIS__CORE.html#gabae7cdf882def602cb787bb039ff6a43">ITM</a> e <a class="el" href="group__CMSIS__ITM.html#ga7dd53e3bff24ac09d94e61cb595cb2d9">ITM_TCR_ITMENA_Msk</a>.</p>

</div>
</div>
<h2 class="groupheader">Documenta√ß√£o das vari√°veis</h2>
<a id="ga713b50b375312a6071685f429ca6af56" name="ga713b50b375312a6071685f429ca6af56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga713b50b375312a6071685f429ca6af56">&#9670;&#160;</a></span>[] <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t  { ... } ::_reserved0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bit: 0..15 Reserved </p>

</div>
</div>
<a id="ga220fd9973baafe1e9c855604d9f5db99" name="ga220fd9973baafe1e9c855604d9f5db99"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga220fd9973baafe1e9c855604d9f5db99">&#9670;&#160;</a></span>[] <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t  { ... } ::_reserved0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bit: 9..31 Reserved </p>

</div>
</div>
<a id="ga73bc0205de47b8c09fb694fc1971554f" name="ga73bc0205de47b8c09fb694fc1971554f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga73bc0205de47b8c09fb694fc1971554f">&#9670;&#160;</a></span>[] <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t  { ... } ::_reserved0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bit: 9..15 Reserved </p>

</div>
</div>
<a id="gac681f266e20b3b3591b961e13633ae13" name="gac681f266e20b3b3591b961e13633ae13"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac681f266e20b3b3591b961e13633ae13">&#9670;&#160;</a></span>_reserved1 <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> APSR_Type::_reserved1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bit: 20..26 Reserved </p>

</div>
</div>
<a id="ga1814fc61c66a0295f9d121d1070299e2" name="ga1814fc61c66a0295f9d121d1070299e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1814fc61c66a0295f9d121d1070299e2">&#9670;&#160;</a></span>[] <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t  { ... } ::_reserved1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bit: 20..26 Reserved </p>

</div>
</div>
<a id="ga655cc2c632f031da038d0fd54a70f572" name="ga655cc2c632f031da038d0fd54a70f572"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga655cc2c632f031da038d0fd54a70f572">&#9670;&#160;</a></span>[] <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t  { ... } ::_reserved1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bit: 20..23 Reserved </p>

</div>
</div>
<a id="ga2ede7c424635ccca8253acf5e1f9137f" name="ga2ede7c424635ccca8253acf5e1f9137f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2ede7c424635ccca8253acf5e1f9137f">&#9670;&#160;</a></span>[] <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t  { ... } ::_reserved1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bit: 4..31 Reserved </p>

</div>
</div>
<a id="ga7d6b32aac67b18ded927392a83245ace" name="ga7d6b32aac67b18ded927392a83245ace"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7d6b32aac67b18ded927392a83245ace">&#9670;&#160;</a></span>ACPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> TPIU_Type::ACPR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x010 (R/W) Asynchronous Clock Prescaler Register. </p>

</div>
</div>
<a id="ga13af9b718dde7481f1c0344f00593c23" name="ga13af9b718dde7481f1c0344f00593c23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga13af9b718dde7481f1c0344f00593c23">&#9670;&#160;</a></span>ACTLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> SCnSCB_Type::ACTLR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x008 (R/W) Auxiliary Control Register. </p>

</div>
</div>
<a id="gab65372404ce64b0f0b35e2709429404e" name="gab65372404ce64b0f0b35e2709429404e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab65372404ce64b0f0b35e2709429404e">&#9670;&#160;</a></span>AFSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> SCB_Type::AFSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x03C (R/W) Auxiliary Fault Status Register. </p>

</div>
</div>
<a id="ga562263b2f2301a780b1bedeee128494f" name="ga562263b2f2301a780b1bedeee128494f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga562263b2f2301a780b1bedeee128494f">&#9670;&#160;</a></span>[struct] <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  APSR_Type::b</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Structure used for bit access. </p>

</div>
</div>
<a id="ga249fa456de4e6c72edf7adcb237fe2c4" name="ga249fa456de4e6c72edf7adcb237fe2c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga249fa456de4e6c72edf7adcb237fe2c4">&#9670;&#160;</a></span>[struct] <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  IPSR_Type::b</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Structure used for bit access. </p>

</div>
</div>
<a id="gae4d0ecbb6cc7b90e71730444c8361214" name="gae4d0ecbb6cc7b90e71730444c8361214"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae4d0ecbb6cc7b90e71730444c8361214">&#9670;&#160;</a></span>[struct] <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  xPSR_Type::b</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Structure used for bit access. </p>

</div>
</div>
<a id="ga21cdcd313868abcdc3f59a9e00e168f9" name="ga21cdcd313868abcdc3f59a9e00e168f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga21cdcd313868abcdc3f59a9e00e168f9">&#9670;&#160;</a></span>[struct] <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  CONTROL_Type::b</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Structure used for bit access. </p>

</div>
</div>
<a id="ga3f8e7e58be4e41c88dfa78f54589271c" name="ga3f8e7e58be4e41c88dfa78f54589271c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3f8e7e58be4e41c88dfa78f54589271c">&#9670;&#160;</a></span>BFAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> SCB_Type::BFAR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x038 (R/W) BusFault Address Register. </p>

</div>
</div>
<a id="gaaf783d9889cc340a4fca0624cdd4a0ec" name="gaaf783d9889cc340a4fca0624cdd4a0ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaf783d9889cc340a4fca0624cdd4a0ec">&#9670;&#160;</a></span>BPIALL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm33_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> SCB_Type::BPIALL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x278 ( /W) Branch Predictor Invalidate All. </p>

</div>
</div>
<a id="ga1297ca67dd9f261272cd065dc47e604c" name="ga1297ca67dd9f261272cd065dc47e604c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1297ca67dd9f261272cd065dc47e604c">&#9670;&#160;</a></span>[] <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t  { ... } ::C</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bit: 29 Carry condition code flag </p>

</div>
</div>
<a id="gae1080138c891901a8358f083452b8e46" name="gae1080138c891901a8358f083452b8e46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae1080138c891901a8358f083452b8e46">&#9670;&#160;</a></span>[] <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t  { ... } ::C</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bit: 29 Carry condition code flag </p>

</div>
</div>
<a id="gafd063c9297a1a3b67e6d1d5e179e6a0e" name="gafd063c9297a1a3b67e6d1d5e179e6a0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafd063c9297a1a3b67e6d1d5e179e6a0e">&#9670;&#160;</a></span>CCSIDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm33_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> SCB_Type::CCSIDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x080 (R/ ) Cache Size ID Register. </p>

</div>
</div>
<a id="ga0cda9e061b42373383418663092ad19a" name="ga0cda9e061b42373383418663092ad19a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0cda9e061b42373383418663092ad19a">&#9670;&#160;</a></span>CFSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> SCB_Type::CFSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x028 (R/W) Configurable Fault Status Register. </p>

</div>
</div>
<a id="ga65a5db46df2d49e4b7d0cb2a91f362fc" name="ga65a5db46df2d49e4b7d0cb2a91f362fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga65a5db46df2d49e4b7d0cb2a91f362fc">&#9670;&#160;</a></span>CLAIMCLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> TPIU_Type::CLAIMCLR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0xFA4 (R/W) Claim tag clear. </p>

</div>
</div>
<a id="gacc42ffa5fe661df6339dc3e9a61f57d7" name="gacc42ffa5fe661df6339dc3e9a61f57d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacc42ffa5fe661df6339dc3e9a61f57d7">&#9670;&#160;</a></span>CLAIMSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> TPIU_Type::CLAIMSET</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0xFA0 (R/W) Claim tag set. </p>

</div>
</div>
<a id="gad9899f5775251cf5ef0cb0845527afc2" name="gad9899f5775251cf5ef0cb0845527afc2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad9899f5775251cf5ef0cb0845527afc2">&#9670;&#160;</a></span>CLIDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm33_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> SCB_Type::CLIDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x078 (R/ ) Cache Level ID register. </p>

</div>
</div>
<a id="ga61c2965af5bc0643f9af65620b0e67c9" name="ga61c2965af5bc0643f9af65620b0e67c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga61c2965af5bc0643f9af65620b0e67c9">&#9670;&#160;</a></span>COMP0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DWT_Type::COMP0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x020 (R/W) Comparator Register 0. </p>

</div>
</div>
<a id="ga38714af6b7fa7c64d68f5e1efbe7a931" name="ga38714af6b7fa7c64d68f5e1efbe7a931"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga38714af6b7fa7c64d68f5e1efbe7a931">&#9670;&#160;</a></span>COMP1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DWT_Type::COMP1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x030 (R/W) Comparator Register 1. </p>

</div>
</div>
<a id="ga5ae6dde39989f27bae90afc2347deb46" name="ga5ae6dde39989f27bae90afc2347deb46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5ae6dde39989f27bae90afc2347deb46">&#9670;&#160;</a></span>COMP2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DWT_Type::COMP2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x040 (R/W) Comparator Register 2. </p>

</div>
</div>
<a id="ga85eb73d1848ac3f82d39d6c3e8910847" name="ga85eb73d1848ac3f82d39d6c3e8910847"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga85eb73d1848ac3f82d39d6c3e8910847">&#9670;&#160;</a></span>COMP3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DWT_Type::COMP3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x050 (R/W) Comparator Register 3. </p>

</div>
</div>
<a id="gac6a860c1b8d8154a1f00d99d23b67764" name="gac6a860c1b8d8154a1f00d99d23b67764"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac6a860c1b8d8154a1f00d99d23b67764">&#9670;&#160;</a></span>CPACR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> SCB_Type::CPACR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x088 (R/W) Coprocessor Access Control Register. </p>

</div>
</div>
<a id="ga2c08096c82abe245c0fa97badc458154" name="ga2c08096c82abe245c0fa97badc458154"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2c08096c82abe245c0fa97badc458154">&#9670;&#160;</a></span>CPICNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DWT_Type::CPICNT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x008 (R/W) CPI Count Register. </p>

</div>
</div>
<a id="ga356efebfcbdaecaf1176e6cd86a60bf1" name="ga356efebfcbdaecaf1176e6cd86a60bf1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga356efebfcbdaecaf1176e6cd86a60bf1">&#9670;&#160;</a></span>CPPWR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> SCnSCB_Type::CPPWR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x00C (R/W) Coprocessor Power Control Register. </p>

</div>
</div>
<a id="ga6362b723d89dd97aa71d72e3ce94465b" name="ga6362b723d89dd97aa71d72e3ce94465b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6362b723d89dd97aa71d72e3ce94465b">&#9670;&#160;</a></span>CSPSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> TPIU_Type::CSPSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x004 (R/W) Current Parallel Port Size Register. </p>

</div>
</div>
<a id="gad3884e8b6504ec63c1eaa8742e94df3d" name="gad3884e8b6504ec63c1eaa8742e94df3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad3884e8b6504ec63c1eaa8742e94df3d">&#9670;&#160;</a></span>CSSELR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> SCB_Type::CSSELR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x084 (R/W) Cache Size Selection Register. </p>

</div>
</div>
<a id="gaf3fe705fef8762763b6d61dbdf0ccc3d" name="gaf3fe705fef8762763b6d61dbdf0ccc3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf3fe705fef8762763b6d61dbdf0ccc3d">&#9670;&#160;</a></span>CTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm33_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> SCB_Type::CTR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x07C (R/ ) Cache Type register. </p>

</div>
</div>
<a id="gadd790c53410023b3b581919bb681fe2a" name="gadd790c53410023b3b581919bb681fe2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadd790c53410023b3b581919bb681fe2a">&#9670;&#160;</a></span>CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DWT_Type::CTRL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x000 (R/W) Control Register. </p>

</div>
</div>
<a id="ga102eaa529d9098242851cb57c52b42d9" name="ga102eaa529d9098242851cb57c52b42d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga102eaa529d9098242851cb57c52b42d9">&#9670;&#160;</a></span>CYCCNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DWT_Type::CYCCNT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x004 (R/W) Cycle Count Register. </p>

</div>
</div>
<a id="gacdf02aeb2b7c1eb26a0cbb8b0d51d1d4" name="gacdf02aeb2b7c1eb26a0cbb8b0d51d1d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacdf02aeb2b7c1eb26a0cbb8b0d51d1d4">&#9670;&#160;</a></span>DAUTHCTRL <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DCB_Type::DAUTHCTRL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x014 (R/W) Debug Authentication Control Register. </p>

</div>
</div>
<a id="ga1b319a8279b9ff2572ab5391dba5bb88" name="ga1b319a8279b9ff2572ab5391dba5bb88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1b319a8279b9ff2572ab5391dba5bb88">&#9670;&#160;</a></span>DAUTHCTRL <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> CoreDebug_Type::DAUTHCTRL</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gad8b3172c16ef6aaa1691d88b61b47993" name="gad8b3172c16ef6aaa1691d88b61b47993"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad8b3172c16ef6aaa1691d88b61b47993">&#9670;&#160;</a></span>DAUTHSTATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm33_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DIB_Type::DAUTHSTATUS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x008 (R/ ) Debug Authentication Status Register. </p>

</div>
</div>
<a id="ga4f59813582b53feb5f1afbbad3db2022" name="ga4f59813582b53feb5f1afbbad3db2022"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4f59813582b53feb5f1afbbad3db2022">&#9670;&#160;</a></span>DCCIMVAC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm33_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> SCB_Type::DCCIMVAC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x270 ( /W) D-Cache Clean and Invalidate by MVA to PoC. </p>

</div>
</div>
<a id="gaf50f7a0a9574fe0e24a68bb4eca75140" name="gaf50f7a0a9574fe0e24a68bb4eca75140"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf50f7a0a9574fe0e24a68bb4eca75140">&#9670;&#160;</a></span>DCCISW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm33_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> SCB_Type::DCCISW</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x274 ( /W) D-Cache Clean and Invalidate by Set-way. </p>

</div>
</div>
<a id="ga042e3622c98de4e908cfda4f70d1f097" name="ga042e3622c98de4e908cfda4f70d1f097"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga042e3622c98de4e908cfda4f70d1f097">&#9670;&#160;</a></span>DCCMVAC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm33_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> SCB_Type::DCCMVAC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x268 ( /W) D-Cache Clean by MVA to PoC. </p>

</div>
</div>
<a id="gaae3caeea159ab54859ea11397f942cfa" name="gaae3caeea159ab54859ea11397f942cfa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaae3caeea159ab54859ea11397f942cfa">&#9670;&#160;</a></span>DCCMVAU</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm33_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> SCB_Type::DCCMVAU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x264 ( /W) D-Cache Clean by MVA to PoU. </p>

</div>
</div>
<a id="gab95cc818be9fa7d25ae516f3fe6b7788" name="gab95cc818be9fa7d25ae516f3fe6b7788"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab95cc818be9fa7d25ae516f3fe6b7788">&#9670;&#160;</a></span>DCCSW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm33_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> SCB_Type::DCCSW</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x26C ( /W) D-Cache Clean by Set-way. </p>

</div>
</div>
<a id="ga4be79491ab1ed14f3b0237ba7e69063c" name="ga4be79491ab1ed14f3b0237ba7e69063c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4be79491ab1ed14f3b0237ba7e69063c">&#9670;&#160;</a></span>DCIMVAC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm33_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> SCB_Type::DCIMVAC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x25C ( /W) D-Cache Invalidate by MVA to PoC. </p>

</div>
</div>
<a id="ga22bcfd7e1bffebdbe98cdbc8d77a2f42" name="ga22bcfd7e1bffebdbe98cdbc8d77a2f42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga22bcfd7e1bffebdbe98cdbc8d77a2f42">&#9670;&#160;</a></span>DCISW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm33_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> SCB_Type::DCISW</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x260 ( /W) D-Cache Invalidate by Set-way. </p>

</div>
</div>
<a id="ga91568edfba4a40c3f90196b7cda6f0ab" name="ga91568edfba4a40c3f90196b7cda6f0ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga91568edfba4a40c3f90196b7cda6f0ab">&#9670;&#160;</a></span>DCRDR <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DCB_Type::DCRDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x008 (R/W) Debug Core Register Data Register. </p>

</div>
</div>
<a id="gaab3cc92ef07bc1f04b3a3aa6db2c2d55" name="gaab3cc92ef07bc1f04b3a3aa6db2c2d55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaab3cc92ef07bc1f04b3a3aa6db2c2d55">&#9670;&#160;</a></span>DCRDR <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> CoreDebug_Type::DCRDR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaddab25d3439fda1a7eff9ef21a8c3686" name="gaddab25d3439fda1a7eff9ef21a8c3686"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaddab25d3439fda1a7eff9ef21a8c3686">&#9670;&#160;</a></span>DCRSR <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm33_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DCB_Type::DCRSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x004 ( /W) Debug Core Register Selector Register. </p>

</div>
</div>
<a id="gaf907cf64577eaf927dac6787df6dd98b" name="gaf907cf64577eaf927dac6787df6dd98b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf907cf64577eaf927dac6787df6dd98b">&#9670;&#160;</a></span>DCRSR <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm33_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> CoreDebug_Type::DCRSR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gad1dc5d943a3ad1623cb25e208110b946" name="gad1dc5d943a3ad1623cb25e208110b946"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad1dc5d943a3ad1623cb25e208110b946">&#9670;&#160;</a></span>DDEVARCH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm33_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DIB_Type::DDEVARCH</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x00C (R/ ) SCS Device Architecture Register. </p>

</div>
</div>
<a id="ga8b30614f34e71ec9a9f16879dba6c8db" name="ga8b30614f34e71ec9a9f16879dba6c8db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8b30614f34e71ec9a9f16879dba6c8db">&#9670;&#160;</a></span>DDEVTYPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm33_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DIB_Type::DDEVTYPE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x010 (R/ ) SCS Device Type Register. </p>

</div>
</div>
<a id="ga63c69742b24aa1a7d335426811e6e9be" name="ga63c69742b24aa1a7d335426811e6e9be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga63c69742b24aa1a7d335426811e6e9be">&#9670;&#160;</a></span>DEMCR <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DCB_Type::DEMCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x00C (R/W) Debug Exception and Monitor Control Register. </p>

</div>
</div>
<a id="gaeb3126abc4c258a858f21f356c0df6ee" name="gaeb3126abc4c258a858f21f356c0df6ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeb3126abc4c258a858f21f356c0df6ee">&#9670;&#160;</a></span>DEMCR <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> CoreDebug_Type::DEMCR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga2372a4ebb63e36d1eb3fcf83a74fd537" name="ga2372a4ebb63e36d1eb3fcf83a74fd537"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2372a4ebb63e36d1eb3fcf83a74fd537">&#9670;&#160;</a></span>DEVARCH <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm33_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> ITM_Type::DEVARCH</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0xFBC (R/ ) Device Architecture Register. </p>

</div>
</div>
<a id="gae60dbff3143d15cd04ac984084d8fbc7" name="gae60dbff3143d15cd04ac984084d8fbc7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae60dbff3143d15cd04ac984084d8fbc7">&#9670;&#160;</a></span>DEVARCH <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm33_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DWT_Type::DEVARCH</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0xFBC (R/ ) Device Type Architecture Register. </p>

</div>
</div>
<a id="gafc5d82ae575c1437b46d7b3928357dc3" name="gafc5d82ae575c1437b46d7b3928357dc3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafc5d82ae575c1437b46d7b3928357dc3">&#9670;&#160;</a></span>DEVID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm33_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> TPIU_Type::DEVID</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0xFC8 (R/ ) Device Configuration Register. </p>

</div>
</div>
<a id="gacb422b138358cc6b645bb6e367f142cb" name="gacb422b138358cc6b645bb6e367f142cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacb422b138358cc6b645bb6e367f142cb">&#9670;&#160;</a></span>DEVTYPE <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm33_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> ITM_Type::DEVTYPE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0xFCC (R/ ) Device Type Register. </p>

</div>
</div>
<a id="ga5b56831e6eacbf93af51fd922dd5bb39" name="ga5b56831e6eacbf93af51fd922dd5bb39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5b56831e6eacbf93af51fd922dd5bb39">&#9670;&#160;</a></span>DEVTYPE <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm33_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DWT_Type::DEVTYPE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0xFCC (R/ ) Device Type Identifier Register. </p>

</div>
</div>
<a id="ga06cd44ff1439b93aff76a8d155d7b465" name="ga06cd44ff1439b93aff76a8d155d7b465"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga06cd44ff1439b93aff76a8d155d7b465">&#9670;&#160;</a></span>DEVTYPE <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm33_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> TPIU_Type::DEVTYPE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0xFCC (R/ ) Device Type Identifier Register. </p>

</div>
</div>
<a id="ga191579bde0d21ff51d30a714fd887033" name="ga191579bde0d21ff51d30a714fd887033"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga191579bde0d21ff51d30a714fd887033">&#9670;&#160;</a></span>DFSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> SCB_Type::DFSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x030 (R/W) Debug Fault Status Register. </p>

</div>
</div>
<a id="ga6ed4cd7471c9f3c437a5d2cbaccceda7" name="ga6ed4cd7471c9f3c437a5d2cbaccceda7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6ed4cd7471c9f3c437a5d2cbaccceda7">&#9670;&#160;</a></span>DHCSR <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DCB_Type::DHCSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x000 (R/W) Debug Halting Control and Status Register. </p>

</div>
</div>
<a id="gad63554e4650da91a8e79929cbb63db66" name="gad63554e4650da91a8e79929cbb63db66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad63554e4650da91a8e79929cbb63db66">&#9670;&#160;</a></span>DHCSR <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> CoreDebug_Type::DHCSR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga4fd0d81350e348e6d3f6a498818c1a95" name="ga4fd0d81350e348e6d3f6a498818c1a95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4fd0d81350e348e6d3f6a498818c1a95">&#9670;&#160;</a></span>DLAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm33_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DIB_Type::DLAR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x000 ( /W) SCS Software Lock Access Register. </p>

</div>
</div>
<a id="ga1a672caa72d49f8c416094217cfa463c" name="ga1a672caa72d49f8c416094217cfa463c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1a672caa72d49f8c416094217cfa463c">&#9670;&#160;</a></span>DLSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm33_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DIB_Type::DLSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x004 (R/ ) SCS Software Lock Status Register. </p>

</div>
</div>
<a id="ga1937b89622a7aa02eef8a182587aa657" name="ga1937b89622a7aa02eef8a182587aa657"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1937b89622a7aa02eef8a182587aa657">&#9670;&#160;</a></span>DSCSR <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DCB_Type::DSCSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x018 (R/W) Debug Security Control and Status Register. </p>

</div>
</div>
<a id="gad9fa5e915e038e20b9be88d54d432fb8" name="gad9fa5e915e038e20b9be88d54d432fb8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad9fa5e915e038e20b9be88d54d432fb8">&#9670;&#160;</a></span>DSCSR <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> CoreDebug_Type::DSCSR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga9fe20c16c5167ca61486caf6832686d1" name="ga9fe20c16c5167ca61486caf6832686d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9fe20c16c5167ca61486caf6832686d1">&#9670;&#160;</a></span>EXCCNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DWT_Type::EXCCNT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x00C (R/W) Exception Overhead Count Register. </p>

</div>
</div>
<a id="gaa151f4dedec63032b8d66830529bdbd4" name="gaa151f4dedec63032b8d66830529bdbd4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa151f4dedec63032b8d66830529bdbd4">&#9670;&#160;</a></span>FFCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> TPIU_Type::FFCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x304 (R/W) Formatter and Flush Control Register. </p>

</div>
</div>
<a id="ga72599d9a15ce1965a2df71d10817f5f8" name="ga72599d9a15ce1965a2df71d10817f5f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga72599d9a15ce1965a2df71d10817f5f8">&#9670;&#160;</a></span>FFSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm33_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> TPIU_Type::FFSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x300 (R/ ) Formatter and Flush Status Register. </p>

</div>
</div>
<a id="ga1cfc48384ebd8fd8fb7e5d955aae6c97" name="ga1cfc48384ebd8fd8fb7e5d955aae6c97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1cfc48384ebd8fd8fb7e5d955aae6c97">&#9670;&#160;</a></span>FOLDCNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DWT_Type::FOLDCNT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x018 (R/W) Folded-instruction Count Register. </p>

</div>
</div>
<a id="ga4ed61d2f3df516dbd3552cbdc96860e9" name="ga4ed61d2f3df516dbd3552cbdc96860e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4ed61d2f3df516dbd3552cbdc96860e9">&#9670;&#160;</a></span>[] <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t  { ... } ::FPCA</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bit: 2 Floating-point context active </p>

</div>
</div>
<a id="gac62cfff08e6f055e0101785bad7094cd" name="gac62cfff08e6f055e0101785bad7094cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac62cfff08e6f055e0101785bad7094cd">&#9670;&#160;</a></span>FPCA <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> CONTROL_Type::FPCA</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bit: 2 Floating-point context active </p>

</div>
</div>
<a id="ga55263b468d0f8e11ac77aec9ff87c820" name="ga55263b468d0f8e11ac77aec9ff87c820"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga55263b468d0f8e11ac77aec9ff87c820">&#9670;&#160;</a></span>FPCAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> FPU_Type::FPCAR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x008 (R/W) Floating-Point Context Address Register. </p>

</div>
</div>
<a id="gaf1b708c5e413739150df3d16ca3b7061" name="gaf1b708c5e413739150df3d16ca3b7061"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf1b708c5e413739150df3d16ca3b7061">&#9670;&#160;</a></span>FPCCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> FPU_Type::FPCCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x004 (R/W) Floating-Point Context Control Register. </p>

</div>
</div>
<a id="ga58d1989664a06db6ec2e122eefa9f04a" name="ga58d1989664a06db6ec2e122eefa9f04a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga58d1989664a06db6ec2e122eefa9f04a">&#9670;&#160;</a></span>FPDSCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> FPU_Type::FPDSCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x00C (R/W) Floating-Point Default Status Control Register. </p>

</div>
</div>
<a id="ga579ae082f58a0317b7ef029b20f52889" name="ga579ae082f58a0317b7ef029b20f52889"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga579ae082f58a0317b7ef029b20f52889">&#9670;&#160;</a></span>FUNCTION0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DWT_Type::FUNCTION0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x028 (R/W) Function Register 0. </p>

</div>
</div>
<a id="ga8dfcf25675f9606aa305c46e85182e4e" name="ga8dfcf25675f9606aa305c46e85182e4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8dfcf25675f9606aa305c46e85182e4e">&#9670;&#160;</a></span>FUNCTION1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DWT_Type::FUNCTION1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x038 (R/W) Function Register 1. </p>

</div>
</div>
<a id="gab1b60d6600c38abae515bab8e86a188f" name="gab1b60d6600c38abae515bab8e86a188f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab1b60d6600c38abae515bab8e86a188f">&#9670;&#160;</a></span>FUNCTION2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DWT_Type::FUNCTION2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x048 (R/W) Function Register 2. </p>

</div>
</div>
<a id="ga52d4ff278fae6f9216c63b74ce328841" name="ga52d4ff278fae6f9216c63b74ce328841"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga52d4ff278fae6f9216c63b74ce328841">&#9670;&#160;</a></span>FUNCTION3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DWT_Type::FUNCTION3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x058 (R/W) Function Register 3. </p>

</div>
</div>
<a id="gadcb98a5b9c93b0cb69cdb7af5638f32e" name="gadcb98a5b9c93b0cb69cdb7af5638f32e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadcb98a5b9c93b0cb69cdb7af5638f32e">&#9670;&#160;</a></span>GE <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> APSR_Type::GE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bit: 16..19 Greater than or Equal flags </p>

</div>
</div>
<a id="gaffa274013e1490786b441ea8e125f5e5" name="gaffa274013e1490786b441ea8e125f5e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaffa274013e1490786b441ea8e125f5e5">&#9670;&#160;</a></span>[] <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t  { ... } ::GE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bit: 16..19 Greater than or Equal flags </p>

</div>
</div>
<a id="gae86c40ebe4c97e22a75d09128c002b26" name="gae86c40ebe4c97e22a75d09128c002b26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae86c40ebe4c97e22a75d09128c002b26">&#9670;&#160;</a></span>[] <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t  { ... } ::GE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bit: 16..19 Greater than or Equal flags </p>

</div>
</div>
<a id="ga2d0ec4ccae337c1df5658f8cf4632e76" name="ga2d0ec4ccae337c1df5658f8cf4632e76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2d0ec4ccae337c1df5658f8cf4632e76">&#9670;&#160;</a></span>GE <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> xPSR_Type::GE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bit: 16..19 Greater than or Equal flags </p>

</div>
</div>
<a id="ga14ad254659362b9752c69afe3fd80934" name="ga14ad254659362b9752c69afe3fd80934"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga14ad254659362b9752c69afe3fd80934">&#9670;&#160;</a></span>HFSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> SCB_Type::HFSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x02C (R/W) HardFault Status Register. </p>

</div>
</div>
<a id="ga527ff1b47d9add180dc9569c3428f604" name="ga527ff1b47d9add180dc9569c3428f604"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga527ff1b47d9add180dc9569c3428f604">&#9670;&#160;</a></span>IABR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> NVIC_Type::IABR[16<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x200 (R/W) Interrupt Active bit Register. </p>

</div>
</div>
<a id="ga573260e7836dbc43707df97dd475a0c8" name="ga573260e7836dbc43707df97dd475a0c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga573260e7836dbc43707df97dd475a0c8">&#9670;&#160;</a></span>ICIALLU</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm33_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> SCB_Type::ICIALLU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x250 ( /W) I-Cache Invalidate All to PoU. </p>

</div>
</div>
<a id="ga5eca5a3e5aedd89a9655df8f5798e2b0" name="ga5eca5a3e5aedd89a9655df8f5798e2b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5eca5a3e5aedd89a9655df8f5798e2b0">&#9670;&#160;</a></span>ICIMVAU</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm33_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> SCB_Type::ICIMVAU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x258 ( /W) I-Cache Invalidate by MVA to PoU. </p>

</div>
</div>
<a id="ga34ec1d771245eb9bd0e3ec9336949762" name="ga34ec1d771245eb9bd0e3ec9336949762"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga34ec1d771245eb9bd0e3ec9336949762">&#9670;&#160;</a></span>ICTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm33_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> SCnSCB_Type::ICTR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x004 (R/ ) Interrupt Controller Type Register. </p>

</div>
</div>
<a id="ga9c9a1d805f8e99b9fd3ab4f455b6333a" name="ga9c9a1d805f8e99b9fd3ab4f455b6333a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9c9a1d805f8e99b9fd3ab4f455b6333a">&#9670;&#160;</a></span>ID_AFR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm33_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> SCB_Type::ID_AFR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x04C (R/ ) Auxiliary Feature Register. </p>

</div>
</div>
<a id="gada1d3119c020983fdc949c2ccd406caa" name="gada1d3119c020983fdc949c2ccd406caa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gada1d3119c020983fdc949c2ccd406caa">&#9670;&#160;</a></span>ID_DFR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm33_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> SCB_Type::ID_DFR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x048 (R/ ) Debug Feature Register. </p>

</div>
</div>
<a id="ga73e01a197fd5ade9a8c80628a365e80e" name="ga73e01a197fd5ade9a8c80628a365e80e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga73e01a197fd5ade9a8c80628a365e80e">&#9670;&#160;</a></span>ID_ISAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm33_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> SCB_Type::ID_ISAR[6<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x060 (R/ ) Instruction Set Attributes Register. </p>

</div>
</div>
<a id="gae121ba55695c67210c155af3be26dd2b" name="gae121ba55695c67210c155af3be26dd2b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae121ba55695c67210c155af3be26dd2b">&#9670;&#160;</a></span>ID_MMFR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm33_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> SCB_Type::ID_MMFR[4<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x050 (R/ ) Memory Model Feature Register. </p>

</div>
</div>
<a id="gab35c6b650d3bb2d11259c0a0285d0d00" name="gab35c6b650d3bb2d11259c0a0285d0d00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab35c6b650d3bb2d11259c0a0285d0d00">&#9670;&#160;</a></span>ID_PFR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm33_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> SCB_Type::ID_PFR[2<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x040 (R/ ) Processor Feature Register. </p>

</div>
</div>
<a id="gadfd45d2d45654c4e775017800f33e9a3" name="gadfd45d2d45654c4e775017800f33e9a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadfd45d2d45654c4e775017800f33e9a3">&#9670;&#160;</a></span>IPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">uint8_t</a> NVIC_Type::IPR[496<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x300 (R/W) Interrupt Priority Register (8Bit wide) </p>

</div>
</div>
<a id="gabf58a2dba152811ace348ab9b0640d71" name="gabf58a2dba152811ace348ab9b0640d71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabf58a2dba152811ace348ab9b0640d71">&#9670;&#160;</a></span>[] <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t  { ... } ::ISR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bit: 0. </p>
<p>. 8 Exception number </p>

</div>
</div>
<a id="gaedfb820c68f4aefb3b6d7b973b913f45" name="gaedfb820c68f4aefb3b6d7b973b913f45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaedfb820c68f4aefb3b6d7b973b913f45">&#9670;&#160;</a></span>[] <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t  { ... } ::ISR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bit: 0. </p>
<p>. 8 Exception number </p>

</div>
</div>
<a id="gac2ad5d91752cadb85199badc0fcc95db" name="gac2ad5d91752cadb85199badc0fcc95db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac2ad5d91752cadb85199badc0fcc95db">&#9670;&#160;</a></span>[] <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t  { ... } ::IT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bit: 25..26 saved IT state (read 0) </p>

</div>
</div>
<a id="ga3200966922a194d84425e2807a7f1328" name="ga3200966922a194d84425e2807a7f1328"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3200966922a194d84425e2807a7f1328">&#9670;&#160;</a></span>IT <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> xPSR_Type::IT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bit: 25..26 saved IT state (read 0) </p>

</div>
</div>
<a id="gaa5ad72117900f908adc6191a50b473c4" name="gaa5ad72117900f908adc6191a50b473c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa5ad72117900f908adc6191a50b473c4">&#9670;&#160;</a></span>ITATBCTR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm33_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> TPIU_Type::ITATBCTR0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0xEF8 (R/ ) Integration Test ATB Control Register 0. </p>

</div>
</div>
<a id="ga1d495c1cb0f507038115b139395f35fe" name="ga1d495c1cb0f507038115b139395f35fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1d495c1cb0f507038115b139395f35fe">&#9670;&#160;</a></span>ITATBCTR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> TPIU_Type::ITATBCTR2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0xEF0 (R/W) Integration Test ATB Control Register 2. </p>

</div>
</div>
<a id="ga3d7df79ea3931194d95e3b8e6c487844" name="ga3d7df79ea3931194d95e3b8e6c487844"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3d7df79ea3931194d95e3b8e6c487844">&#9670;&#160;</a></span>ITCTRL <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> ITM_Type::ITCTRL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0xF00 (R/W) Integration Mode Control Register. </p>

</div>
</div>
<a id="ga2b5bae5fdb65f5a9a40277872b140199" name="ga2b5bae5fdb65f5a9a40277872b140199"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2b5bae5fdb65f5a9a40277872b140199">&#9670;&#160;</a></span>ITCTRL <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> TPIU_Type::ITCTRL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0xF00 (R/W) Integration Mode Control. </p>

</div>
</div>
<a id="gacdb69ed78bf360ce7107d359a1e35e8b" name="gacdb69ed78bf360ce7107d359a1e35e8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacdb69ed78bf360ce7107d359a1e35e8b">&#9670;&#160;</a></span>ITFTTD0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm33_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> TPIU_Type::ITFTTD0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0xEEC (R/ ) Integration Test FIFO Test Data 0 Register. </p>

</div>
</div>
<a id="gad465e0badea7361203f064b371739361" name="gad465e0badea7361203f064b371739361"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad465e0badea7361203f064b371739361">&#9670;&#160;</a></span>ITFTTD1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm33_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> TPIU_Type::ITFTTD1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0xEFC (R/ ) Integration Test FIFO Test Data 1 Register. </p>

</div>
</div>
<a id="ga12e68e55a7badc271b948d6c7230b2a8" name="ga12e68e55a7badc271b948d6c7230b2a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga12e68e55a7badc271b948d6c7230b2a8">&#9670;&#160;</a></span>ITM_RxBuffer</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">volatile</a> <a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">int32_t</a> ITM_RxBuffer</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">extern</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>External variable to receive characters. </p>

<p class="reference">Referenciado por <a class="el" href="group__CMSIS__core__DebugFunctions.html#gae61ce9ca5917735325cd93b0fb21dd29">ITM_CheckChar()</a> e <a class="el" href="group__CMSIS__core__DebugFunctions.html#gac3ee2c30a1ac4ed34c8a866a17decd53">ITM_ReceiveChar()</a>.</p>

</div>
</div>
<a id="gafb0929741ea4f7ca92aad328dfaf0608" name="gafb0929741ea4f7ca92aad328dfaf0608"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafb0929741ea4f7ca92aad328dfaf0608">&#9670;&#160;</a></span>ITNS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> NVIC_Type::ITNS[16<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x280 (R/W) Interrupt Non-Secure State Register. </p>

</div>
</div>
<a id="ga2994bf322b72bf5b69d4bf2536ec174c" name="ga2994bf322b72bf5b69d4bf2536ec174c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2994bf322b72bf5b69d4bf2536ec174c">&#9670;&#160;</a></span>ITREAD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm33_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> ITM_Type::ITREAD</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0xEF0 (R/ ) Integration Read Register. </p>

</div>
</div>
<a id="ga02e2d462405bb031bd37aec7b486f216" name="ga02e2d462405bb031bd37aec7b486f216"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga02e2d462405bb031bd37aec7b486f216">&#9670;&#160;</a></span>ITWRITE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm33_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> ITM_Type::ITWRITE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0xEF8 ( /W) Integration Write Register. </p>

</div>
</div>
<a id="gacc05d89bdb1b4fe2fa499920ec02d0b1" name="gacc05d89bdb1b4fe2fa499920ec02d0b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacc05d89bdb1b4fe2fa499920ec02d0b1">&#9670;&#160;</a></span>LSUCNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DWT_Type::LSUCNT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x014 (R/W) LSU Count Register. </p>

</div>
</div>
<a id="ga2d03d0b7cec2254f39eb1c46c7445e80" name="ga2d03d0b7cec2254f39eb1c46c7445e80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2d03d0b7cec2254f39eb1c46c7445e80">&#9670;&#160;</a></span>MMFAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> SCB_Type::MMFAR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x034 (R/W) MemManage Fault Address Register. </p>

</div>
</div>
<a id="ga7a1ba0f875c0e97c1673882b1106e66b" name="ga7a1ba0f875c0e97c1673882b1106e66b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7a1ba0f875c0e97c1673882b1106e66b">&#9670;&#160;</a></span>MVFR0 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm33_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> SCB_Type::MVFR0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x240 (R/ ) Media and VFP Feature Register 0. </p>

</div>
</div>
<a id="ga4f19014defe6033d070b80af19ef627c" name="ga4f19014defe6033d070b80af19ef627c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4f19014defe6033d070b80af19ef627c">&#9670;&#160;</a></span>MVFR0 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm33_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> FPU_Type::MVFR0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x010 (R/ ) Media and VFP Feature Register 0. </p>

</div>
</div>
<a id="ga75d6299150fdcbbcb765e22ff27c432e" name="ga75d6299150fdcbbcb765e22ff27c432e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga75d6299150fdcbbcb765e22ff27c432e">&#9670;&#160;</a></span>MVFR1 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm33_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> SCB_Type::MVFR1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x244 (R/ ) Media and VFP Feature Register 1. </p>

</div>
</div>
<a id="ga66f8cfa49a423b480001a4e101bf842d" name="ga66f8cfa49a423b480001a4e101bf842d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga66f8cfa49a423b480001a4e101bf842d">&#9670;&#160;</a></span>MVFR1 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm33_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> FPU_Type::MVFR1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x014 (R/ ) Media and VFP Feature Register 1. </p>

</div>
</div>
<a id="ga280ef961518ecee3ed43a86404853c3d" name="ga280ef961518ecee3ed43a86404853c3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga280ef961518ecee3ed43a86404853c3d">&#9670;&#160;</a></span>MVFR2 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm33_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> SCB_Type::MVFR2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x248 (R/ ) Media and VFP Feature Register 2. </p>

</div>
</div>
<a id="ga479130e53a8b3c36fd8ee38b503a3911" name="ga479130e53a8b3c36fd8ee38b503a3911"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga479130e53a8b3c36fd8ee38b503a3911">&#9670;&#160;</a></span>MVFR2 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm33_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> FPU_Type::MVFR2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x018 (R/ ) Media and VFP Feature Register 2. </p>

</div>
</div>
<a id="ga982681bd736ffd30cdfa52bb8c6e7732" name="ga982681bd736ffd30cdfa52bb8c6e7732"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga982681bd736ffd30cdfa52bb8c6e7732">&#9670;&#160;</a></span>[] <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t  { ... } ::N</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bit: 31 Negative condition code flag </p>

</div>
</div>
<a id="ga3d501b9df41d94a74db9febffc9424de" name="ga3d501b9df41d94a74db9febffc9424de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3d501b9df41d94a74db9febffc9424de">&#9670;&#160;</a></span>[] <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t  { ... } ::N</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bit: 31 Negative condition code flag </p>

</div>
</div>
<a id="ga38f0fed03c0fa40aacacc15fe322b86e" name="ga38f0fed03c0fa40aacacc15fe322b86e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga38f0fed03c0fa40aacacc15fe322b86e">&#9670;&#160;</a></span>[]</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t  { ... } ::nPRIV</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bit: 0 Execution privilege in Thread mode </p>

</div>
</div>
<a id="ga525790dfb9d9e3dd8eb126cdfebcd472" name="ga525790dfb9d9e3dd8eb126cdfebcd472"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga525790dfb9d9e3dd8eb126cdfebcd472">&#9670;&#160;</a></span>NSACR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> SCB_Type::NSACR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x08C (R/W) Non-Secure Access Control Register. </p>

</div>
</div>
<a id="ga6353ca1d1ad9bc1be05d3b5632960113" name="ga6353ca1d1ad9bc1be05d3b5632960113"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6353ca1d1ad9bc1be05d3b5632960113">&#9670;&#160;</a></span>PCSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm33_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DWT_Type::PCSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x01C (R/ ) Program Counter Sample Register. </p>

</div>
</div>
<a id="ga1d6e20aaf58bf31924f3358fd3cdba27" name="ga1d6e20aaf58bf31924f3358fd3cdba27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1d6e20aaf58bf31924f3358fd3cdba27">&#9670;&#160;</a></span>[union]</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__OM union  { ... }  ITM_Type::PORT[32<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x000 ( /W) Stimulus Port Registers. </p>

</div>
</div>
<a id="ga5cafe63493a980fb3fefef896aa0e848" name="ga5cafe63493a980fb3fefef896aa0e848"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5cafe63493a980fb3fefef896aa0e848">&#9670;&#160;</a></span>PSCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> TPIU_Type::PSCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x308 (R/W) Periodic Synchronization Control Register. </p>

</div>
</div>
<a id="ga22d10913489d24ab08bd83457daa88de" name="ga22d10913489d24ab08bd83457daa88de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga22d10913489d24ab08bd83457daa88de">&#9670;&#160;</a></span>Q <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> APSR_Type::Q</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bit: 27 Saturation condition flag </p>

</div>
</div>
<a id="ga26f93eadcbcfbedeebb6b12db4e22761" name="ga26f93eadcbcfbedeebb6b12db4e22761"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga26f93eadcbcfbedeebb6b12db4e22761">&#9670;&#160;</a></span>[] <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t  { ... } ::Q</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bit: 27 Saturation condition flag </p>

</div>
</div>
<a id="gadd7cbd2b0abd8954d62cd7831796ac7c" name="gadd7cbd2b0abd8954d62cd7831796ac7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadd7cbd2b0abd8954d62cd7831796ac7c">&#9670;&#160;</a></span>Q <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> xPSR_Type::Q</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bit: 27 Saturation condition flag </p>

</div>
</div>
<a id="gaf53af29f0f2a138f7f16944c9d0ec998" name="gaf53af29f0f2a138f7f16944c9d0ec998"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf53af29f0f2a138f7f16944c9d0ec998">&#9670;&#160;</a></span>[] <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t  { ... } ::Q</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bit: 27 Saturation condition flag </p>

</div>
</div>
<a id="gaf75fb31df4666b9dfc611c2546e35ac6" name="gaf75fb31df4666b9dfc611c2546e35ac6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf75fb31df4666b9dfc611c2546e35ac6">&#9670;&#160;</a></span>RESERVED0 <span class="overload">[1/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> SCnSCB_Type::RESERVED0[1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga241528934cfe7c83b959e7d40b6fcb7f" name="ga241528934cfe7c83b959e7d40b6fcb7f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga241528934cfe7c83b959e7d40b6fcb7f">&#9670;&#160;</a></span>RESERVED0 <span class="overload">[2/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> FPU_Type::RESERVED0[1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga1bd030a59673a58851f1e23e1db740fc" name="ga1bd030a59673a58851f1e23e1db740fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1bd030a59673a58851f1e23e1db740fc">&#9670;&#160;</a></span>RESERVED0 <span class="overload">[3/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DCB_Type::RESERVED0[1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga70b15e24221a2354d3dc36eb3ff3049d" name="ga70b15e24221a2354d3dc36eb3ff3049d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga70b15e24221a2354d3dc36eb3ff3049d">&#9670;&#160;</a></span>RESERVED0 <span class="overload">[4/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> CoreDebug_Type::RESERVED0[1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga70abb89e600402930c23eb197e6f4518" name="ga70abb89e600402930c23eb197e6f4518"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga70abb89e600402930c23eb197e6f4518">&#9670;&#160;</a></span>RESERVED0 <span class="overload">[5/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> TPIU_Type::RESERVED0[2<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga33cc4a572650927fe5491d2f940ec696" name="ga33cc4a572650927fe5491d2f940ec696"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga33cc4a572650927fe5491d2f940ec696">&#9670;&#160;</a></span>RESERVED0 <span class="overload">[6/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> ITM_Type::RESERVED0[864<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gace50062fa5e817a6cbebb15878481a5b" name="gace50062fa5e817a6cbebb15878481a5b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gace50062fa5e817a6cbebb15878481a5b">&#9670;&#160;</a></span>RESERVED1 <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> ITM_Type::RESERVED1[15<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga26c25475d569904e70e6b03bd1a0ac83" name="ga26c25475d569904e70e6b03bd1a0ac83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga26c25475d569904e70e6b03bd1a0ac83">&#9670;&#160;</a></span>RESERVED1 <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DWT_Type::RESERVED1[1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga42643a53c204f16069bfed67492ed29b" name="ga42643a53c204f16069bfed67492ed29b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga42643a53c204f16069bfed67492ed29b">&#9670;&#160;</a></span>RESERVED1 <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> TPIU_Type::RESERVED1[55<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gac493f53876e3f560c1b2f7d3895dac8e" name="gac493f53876e3f560c1b2f7d3895dac8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac493f53876e3f560c1b2f7d3895dac8e">&#9670;&#160;</a></span>RESERVED14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DWT_Type::RESERVED14[984<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga7d1280f76997911b207560f1b1011e51" name="ga7d1280f76997911b207560f1b1011e51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7d1280f76997911b207560f1b1011e51">&#9670;&#160;</a></span>RESERVED15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DWT_Type::RESERVED15[3<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga99f2ef462b2d3e2ce59e43912e166d93" name="ga99f2ef462b2d3e2ce59e43912e166d93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga99f2ef462b2d3e2ce59e43912e166d93">&#9670;&#160;</a></span>RESERVED2 <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> TPIU_Type::RESERVED2[131<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga80ab0d763321f43fc0f684b67561f2ae" name="ga80ab0d763321f43fc0f684b67561f2ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga80ab0d763321f43fc0f684b67561f2ae">&#9670;&#160;</a></span>RESERVED2 <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> ITM_Type::RESERVED2[15<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gab3412a23e092a8802f00b432b1ac711e" name="gab3412a23e092a8802f00b432b1ac711e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab3412a23e092a8802f00b432b1ac711e">&#9670;&#160;</a></span>RESERVED2 <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DWT_Type::RESERVED2[1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga814e1ac41b7e35167c51f6467a756b8c" name="ga814e1ac41b7e35167c51f6467a756b8c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga814e1ac41b7e35167c51f6467a756b8c">&#9670;&#160;</a></span>RESERVED3 <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DWT_Type::RESERVED3[1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga44c2a6f8e65d06fe1e073a9a69b9cbba" name="ga44c2a6f8e65d06fe1e073a9a69b9cbba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga44c2a6f8e65d06fe1e073a9a69b9cbba">&#9670;&#160;</a></span>RESERVED3 <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> ITM_Type::RESERVED3[27<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaa03cb95cc96cf075144e2e285e9726df" name="gaa03cb95cc96cf075144e2e285e9726df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa03cb95cc96cf075144e2e285e9726df">&#9670;&#160;</a></span>RESERVED3 <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> SCB_Type::RESERVED3[69<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaa05105de13f1bd5f1ff66a84634d78b9" name="gaa05105de13f1bd5f1ff66a84634d78b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa05105de13f1bd5f1ff66a84634d78b9">&#9670;&#160;</a></span>RESERVED3 <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> TPIU_Type::RESERVED3[759<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga4819f7ad316c10a458cd3a7ac86cbbee" name="ga4819f7ad316c10a458cd3a7ac86cbbee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4819f7ad316c10a458cd3a7ac86cbbee">&#9670;&#160;</a></span>RESERVED4 <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> SCB_Type::RESERVED4[15<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga3c1273880b49c1b3c18bc35b3b9f284e" name="ga3c1273880b49c1b3c18bc35b3b9f284e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3c1273880b49c1b3c18bc35b3b9f284e">&#9670;&#160;</a></span>RESERVED4 <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> ITM_Type::RESERVED4[1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga84754823b11acf672a3f2569cff4dff5" name="ga84754823b11acf672a3f2569cff4dff5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga84754823b11acf672a3f2569cff4dff5">&#9670;&#160;</a></span>RESERVED4 <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DWT_Type::RESERVED4[1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaa53baac8b1f1f14a39ef815e1d9204ba" name="gaa53baac8b1f1f14a39ef815e1d9204ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa53baac8b1f1f14a39ef815e1d9204ba">&#9670;&#160;</a></span>RESERVED4 <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> TPIU_Type::RESERVED4[1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga6d9dba2d6be660440ef16ecb3dcaec70" name="ga6d9dba2d6be660440ef16ecb3dcaec70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6d9dba2d6be660440ef16ecb3dcaec70">&#9670;&#160;</a></span>RESERVED5 <span class="overload">[1/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> NVIC_Type::RESERVED5[16<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga82b68e5bbea29a5b307c22bca9332a0f" name="ga82b68e5bbea29a5b307c22bca9332a0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga82b68e5bbea29a5b307c22bca9332a0f">&#9670;&#160;</a></span>RESERVED5 <span class="overload">[2/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> SCB_Type::RESERVED5[1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaccb242c1f1b60206aa8abfb34c411851" name="gaccb242c1f1b60206aa8abfb34c411851"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaccb242c1f1b60206aa8abfb34c411851">&#9670;&#160;</a></span>RESERVED5 <span class="overload">[3/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> ITM_Type::RESERVED5[1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga1f1b1a226562b2bc95961ed85a171137" name="ga1f1b1a226562b2bc95961ed85a171137"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1f1b1a226562b2bc95961ed85a171137">&#9670;&#160;</a></span>RESERVED5 <span class="overload">[4/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DWT_Type::RESERVED5[1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaa4eb69fd981546b176a6eb9d5ec90ae2" name="gaa4eb69fd981546b176a6eb9d5ec90ae2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa4eb69fd981546b176a6eb9d5ec90ae2">&#9670;&#160;</a></span>RESERVED5 <span class="overload">[5/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> TPIU_Type::RESERVED5[39<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaf417a59ef8e9e182f5b9d53e0c8e3211" name="gaf417a59ef8e9e182f5b9d53e0c8e3211"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf417a59ef8e9e182f5b9d53e0c8e3211">&#9670;&#160;</a></span>RESERVED6 <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> SCB_Type::RESERVED6[1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gabd9e3f795e14ea4d185de05382e71d2e" name="gabd9e3f795e14ea4d185de05382e71d2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabd9e3f795e14ea4d185de05382e71d2e">&#9670;&#160;</a></span>RESERVED6 <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DWT_Type::RESERVED6[1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gab750ef1c39e41400ac0050e8ecb173b2" name="gab750ef1c39e41400ac0050e8ecb173b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab750ef1c39e41400ac0050e8ecb173b2">&#9670;&#160;</a></span>RESERVED6 <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> ITM_Type::RESERVED6[46<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaafcf8de80a1757db9d7e2de02a701edf" name="gaafcf8de80a1757db9d7e2de02a701edf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaafcf8de80a1757db9d7e2de02a701edf">&#9670;&#160;</a></span>RESERVED6 <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> NVIC_Type::RESERVED6[580U]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gabd358793f092282dd134dabd8e111b26" name="gabd358793f092282dd134dabd8e111b26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabd358793f092282dd134dabd8e111b26">&#9670;&#160;</a></span>RESERVED7 <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DWT_Type::RESERVED7[1<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga3aed65315141a5969ce258dc682a798b" name="ga3aed65315141a5969ce258dc682a798b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3aed65315141a5969ce258dc682a798b">&#9670;&#160;</a></span>RESERVED7 <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> SCB_Type::RESERVED7[21<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gac7b5d30e8a5d04f110f42b1a66f964b8" name="gac7b5d30e8a5d04f110f42b1a66f964b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac7b5d30e8a5d04f110f42b1a66f964b8">&#9670;&#160;</a></span>RESERVED7 <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> ITM_Type::RESERVED7[3<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga1e47dd6e693bf72d6d901ea67d881540" name="ga1e47dd6e693bf72d6d901ea67d881540"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1e47dd6e693bf72d6d901ea67d881540">&#9670;&#160;</a></span>RESERVED7 <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> TPIU_Type::RESERVED7[8<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga0d10b4d12140f25409d3add3f0f21d3a" name="ga0d10b4d12140f25409d3add3f0f21d3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0d10b4d12140f25409d3add3f0f21d3a">&#9670;&#160;</a></span>SFAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> SCB_Type::SFAR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x0E8 (R/W) Secure Fault Address Register. </p>

</div>
</div>
<a id="gaef04c90b73c9c87f86de5cded6ba31f0" name="gaef04c90b73c9c87f86de5cded6ba31f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaef04c90b73c9c87f86de5cded6ba31f0">&#9670;&#160;</a></span>[] <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t  { ... } ::SFPA</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bit: 3 Secure floating-point active </p>

</div>
</div>
<a id="gadab539fdfb991718401475bf6853669c" name="gadab539fdfb991718401475bf6853669c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadab539fdfb991718401475bf6853669c">&#9670;&#160;</a></span>SFPA <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> CONTROL_Type::SFPA</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bit: 3 Secure floating-point active </p>

</div>
</div>
<a id="gaa6b05689ebe06d5be6ae981d95d70750" name="gaa6b05689ebe06d5be6ae981d95d70750"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa6b05689ebe06d5be6ae981d95d70750">&#9670;&#160;</a></span>SFSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> SCB_Type::SFSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x0E4 (R/W) Secure Fault Status Register. </p>

</div>
</div>
<a id="gafdab23abd301033bb318c7b188b377db" name="gafdab23abd301033bb318c7b188b377db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafdab23abd301033bb318c7b188b377db">&#9670;&#160;</a></span>SHPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">uint8_t</a> SCB_Type::SHPR[12<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x018 (R/W) System Handlers Priority Registers (4-7, 8-11, 12-15) </p>

</div>
</div>
<a id="ga416a54e2084ce66e5ca74f152a5ecc70" name="ga416a54e2084ce66e5ca74f152a5ecc70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga416a54e2084ce66e5ca74f152a5ecc70">&#9670;&#160;</a></span>SLEEPCNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DWT_Type::SLEEPCNT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x010 (R/W) Sleep Count Register. </p>

</div>
</div>
<a id="ga7a1690d4e23b47430627cae1fdc73e5a" name="ga7a1690d4e23b47430627cae1fdc73e5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7a1690d4e23b47430627cae1fdc73e5a">&#9670;&#160;</a></span>SPPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> TPIU_Type::SPPR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x0F0 (R/W) Selected Pin Protocol Register. </p>

</div>
</div>
<a id="ga7456dd3fdea1b9726b9d790c85bbf0cb" name="ga7456dd3fdea1b9726b9d790c85bbf0cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7456dd3fdea1b9726b9d790c85bbf0cb">&#9670;&#160;</a></span>[]</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t  { ... } ::SPSEL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bit: 1 Stack-pointer select </p>

</div>
</div>
<a id="ga75e749410e0a7213aed9249ec44f31bb" name="ga75e749410e0a7213aed9249ec44f31bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga75e749410e0a7213aed9249ec44f31bb">&#9670;&#160;</a></span>SSPSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm33_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> TPIU_Type::SSPSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x000 (R/ ) Supported Parallel Port Size Register. </p>

</div>
</div>
<a id="ga37de89637466e007171c6b135299bc75" name="ga37de89637466e007171c6b135299bc75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga37de89637466e007171c6b135299bc75">&#9670;&#160;</a></span>STIR <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm33_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> NVIC_Type::STIR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0xE00 ( /W) Software Trigger Interrupt Register. </p>

</div>
</div>
<a id="gad70825dd0869b7ccd07fb2b8680fcdb6" name="gad70825dd0869b7ccd07fb2b8680fcdb6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad70825dd0869b7ccd07fb2b8680fcdb6">&#9670;&#160;</a></span>STIR <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm33_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> SCB_Type::STIR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x200 ( /W) Software Triggered Interrupt Register. </p>

</div>
</div>
<a id="gaee071dac09a3e1971cd477eaf1041cb6" name="gaee071dac09a3e1971cd477eaf1041cb6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaee071dac09a3e1971cd477eaf1041cb6">&#9670;&#160;</a></span>[]</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t  { ... } ::T</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bit: 24 Thumb bit (read 0) </p>

</div>
</div>
<a id="ga04b9fbc83759cb818dfa161d39628426" name="ga04b9fbc83759cb818dfa161d39628426"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga04b9fbc83759cb818dfa161d39628426">&#9670;&#160;</a></span>TCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> ITM_Type::TCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0xE80 (R/W) Trace Control Register. </p>

</div>
</div>
<a id="gacd03c6858f7b678dab6a6121462e7807" name="gacd03c6858f7b678dab6a6121462e7807"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacd03c6858f7b678dab6a6121462e7807">&#9670;&#160;</a></span>TER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> ITM_Type::TER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0xE00 (R/W) Trace Enable Register. </p>

</div>
</div>
<a id="gae907229ba50538bf370fbdfd54c099a2" name="gae907229ba50538bf370fbdfd54c099a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae907229ba50538bf370fbdfd54c099a2">&#9670;&#160;</a></span>TPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> ITM_Type::TPR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0xE40 (R/W) Trace Privilege Register. </p>

</div>
</div>
<a id="ga2b6dc203a24b2d2ce46935cec1b073ec" name="ga2b6dc203a24b2d2ce46935cec1b073ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2b6dc203a24b2d2ce46935cec1b073ec">&#9670;&#160;</a></span>TRIGGER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm33_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> TPIU_Type::TRIGGER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0xEE8 (R/ ) TRIGGER Register. </p>

</div>
</div>
<a id="ga962a970dfd286cad7f8a8577e87d4ad3" name="ga962a970dfd286cad7f8a8577e87d4ad3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga962a970dfd286cad7f8a8577e87d4ad3">&#9670;&#160;</a></span>u16 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm33_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> <a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">uint16_t</a> ITM_Type::u16</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x000 ( /W) Stimulus Port 16-bit. </p>

</div>
</div>
<a id="ga0098e783176e51b0178436c0697fef25" name="ga0098e783176e51b0178436c0697fef25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0098e783176e51b0178436c0697fef25">&#9670;&#160;</a></span>[] <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__OM uint16_t  { ... } ::u16</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x000 ( /W) Stimulus Port 16-bit. </p>

</div>
</div>
<a id="ga5834885903a557674f078f3b71fa8bc8" name="ga5834885903a557674f078f3b71fa8bc8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5834885903a557674f078f3b71fa8bc8">&#9670;&#160;</a></span>u32 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm33_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> ITM_Type::u32</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x000 ( /W) Stimulus Port 32-bit. </p>

</div>
</div>
<a id="ga442907d998bf4778188437fece74ff99" name="ga442907d998bf4778188437fece74ff99"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga442907d998bf4778188437fece74ff99">&#9670;&#160;</a></span>[] <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__OM uint32_t  { ... } ::u32</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x000 ( /W) Stimulus Port 32-bit. </p>

</div>
</div>
<a id="gabace86118e227f0b923ca75492fa6e1b" name="gabace86118e227f0b923ca75492fa6e1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabace86118e227f0b923ca75492fa6e1b">&#9670;&#160;</a></span>[] <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__OM uint8_t  { ... } ::u8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x000 ( /W) Stimulus Port 8-bit. </p>

</div>
</div>
<a id="gae773bf9f9dac64e6c28b14aa39f74275" name="gae773bf9f9dac64e6c28b14aa39f74275"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae773bf9f9dac64e6c28b14aa39f74275">&#9670;&#160;</a></span>u8 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm33_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> <a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">uint8_t</a> ITM_Type::u8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x000 ( /W) Stimulus Port 8-bit. </p>

</div>
</div>
<a id="ga730fa6fa281536569892d9b657c610b8" name="ga730fa6fa281536569892d9b657c610b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga730fa6fa281536569892d9b657c610b8">&#9670;&#160;</a></span>[] <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t  { ... } ::V</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bit: 28 Overflow condition code flag </p>

</div>
</div>
<a id="gafd1a013cb276d15ecc59137d2b9ecd4e" name="gafd1a013cb276d15ecc59137d2b9ecd4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafd1a013cb276d15ecc59137d2b9ecd4e">&#9670;&#160;</a></span>[] <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t  { ... } ::V</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bit: 28 Overflow condition code flag </p>

</div>
</div>
<a id="ga187a4578e920544ed967f98020fb8170" name="ga187a4578e920544ed967f98020fb8170"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga187a4578e920544ed967f98020fb8170">&#9670;&#160;</a></span>VTOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> SCB_Type::VTOR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x008 (R/W) Vector Table Offset Register. </p>

</div>
</div>
<a id="ga60ef95b846b13253386c871d892d49b3" name="ga60ef95b846b13253386c871d892d49b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga60ef95b846b13253386c871d892d49b3">&#9670;&#160;</a></span>[] <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t  { ... } ::Z</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bit: 30 Zero condition code flag </p>

</div>
</div>
<a id="ga390bccbbd75ca46eb9919fb4186830c3" name="ga390bccbbd75ca46eb9919fb4186830c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga390bccbbd75ca46eb9919fb4186830c3">&#9670;&#160;</a></span>[] <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t  { ... } ::Z</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bit: 30 Zero condition code flag </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Gerado por <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.8 </li>
  </ul>
</div>
</body>
</html>
