Warning: Design 'CarrySelect' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 10
Design : CarrySelect
Version: U-2022.12-SP7
Date   : Tue Dec 12 19:31:21 2023
****************************************

Operating Conditions: TYPICAL   Library: saed90nm_typ_ht
Wire Load Model Mode: enclosed

  Startpoint: Cin (input port clocked by vsysclk)
  Endpoint: Sum[11] (output port clocked by vsysclk)
  Path Group: vsysclk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CarrySelect        8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vsysclk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  Cin (in)                                 0.00       1.00 r
  U38/ZN (INVX0)                           0.18       1.18 f
  U33/Q (AO22X1)                           0.30       1.48 f
  Sum[11] (out)                            0.22       1.70 f
  data arrival time                                   1.70

  clock vsysclk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -0.50      -0.50
  data required time                                 -0.50
  -----------------------------------------------------------
  data required time                                 -0.50
  data arrival time                                  -1.70
  -----------------------------------------------------------
  slack (MET)                                         2.20


  Startpoint: Cin (input port clocked by vsysclk)
  Endpoint: Sum[9] (output port clocked by vsysclk)
  Path Group: vsysclk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CarrySelect        8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vsysclk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  Cin (in)                                 0.00       1.00 r
  U38/ZN (INVX0)                           0.18       1.18 f
  U4/Q (AO22X1)                            0.30       1.48 f
  Sum[9] (out)                             0.22       1.70 f
  data arrival time                                   1.70

  clock vsysclk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -0.50      -0.50
  data required time                                 -0.50
  -----------------------------------------------------------
  data required time                                 -0.50
  data arrival time                                  -1.70
  -----------------------------------------------------------
  slack (MET)                                         2.20


  Startpoint: Cin (input port clocked by vsysclk)
  Endpoint: Sum[8] (output port clocked by vsysclk)
  Path Group: vsysclk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CarrySelect        8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vsysclk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  Cin (in)                                 0.00       1.00 r
  U38/ZN (INVX0)                           0.18       1.18 f
  U5/Q (AO22X1)                            0.30       1.48 f
  Sum[8] (out)                             0.22       1.70 f
  data arrival time                                   1.70

  clock vsysclk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -0.50      -0.50
  data required time                                 -0.50
  -----------------------------------------------------------
  data required time                                 -0.50
  data arrival time                                  -1.70
  -----------------------------------------------------------
  slack (MET)                                         2.20


  Startpoint: Cin (input port clocked by vsysclk)
  Endpoint: Sum[7] (output port clocked by vsysclk)
  Path Group: vsysclk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CarrySelect        8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vsysclk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  Cin (in)                                 0.00       1.00 r
  U38/ZN (INVX0)                           0.18       1.18 f
  U6/Q (AO22X1)                            0.30       1.48 f
  Sum[7] (out)                             0.22       1.70 f
  data arrival time                                   1.70

  clock vsysclk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -0.50      -0.50
  data required time                                 -0.50
  -----------------------------------------------------------
  data required time                                 -0.50
  data arrival time                                  -1.70
  -----------------------------------------------------------
  slack (MET)                                         2.20


  Startpoint: Cin (input port clocked by vsysclk)
  Endpoint: Sum[6] (output port clocked by vsysclk)
  Path Group: vsysclk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CarrySelect        8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vsysclk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  Cin (in)                                 0.00       1.00 r
  U38/ZN (INVX0)                           0.18       1.18 f
  U7/Q (AO22X1)                            0.30       1.48 f
  Sum[6] (out)                             0.22       1.70 f
  data arrival time                                   1.70

  clock vsysclk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -0.50      -0.50
  data required time                                 -0.50
  -----------------------------------------------------------
  data required time                                 -0.50
  data arrival time                                  -1.70
  -----------------------------------------------------------
  slack (MET)                                         2.20


  Startpoint: Cin (input port clocked by vsysclk)
  Endpoint: Sum[5] (output port clocked by vsysclk)
  Path Group: vsysclk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CarrySelect        8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vsysclk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  Cin (in)                                 0.00       1.00 r
  U38/ZN (INVX0)                           0.18       1.18 f
  U8/Q (AO22X1)                            0.30       1.48 f
  Sum[5] (out)                             0.22       1.70 f
  data arrival time                                   1.70

  clock vsysclk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -0.50      -0.50
  data required time                                 -0.50
  -----------------------------------------------------------
  data required time                                 -0.50
  data arrival time                                  -1.70
  -----------------------------------------------------------
  slack (MET)                                         2.20


  Startpoint: Cin (input port clocked by vsysclk)
  Endpoint: Sum[4] (output port clocked by vsysclk)
  Path Group: vsysclk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CarrySelect        8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vsysclk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  Cin (in)                                 0.00       1.00 r
  U38/ZN (INVX0)                           0.18       1.18 f
  U9/Q (AO22X1)                            0.30       1.48 f
  Sum[4] (out)                             0.22       1.70 f
  data arrival time                                   1.70

  clock vsysclk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -0.50      -0.50
  data required time                                 -0.50
  -----------------------------------------------------------
  data required time                                 -0.50
  data arrival time                                  -1.70
  -----------------------------------------------------------
  slack (MET)                                         2.20


  Startpoint: Cin (input port clocked by vsysclk)
  Endpoint: Sum[3] (output port clocked by vsysclk)
  Path Group: vsysclk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CarrySelect        8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vsysclk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  Cin (in)                                 0.00       1.00 r
  U38/ZN (INVX0)                           0.18       1.18 f
  U10/Q (AO22X1)                           0.30       1.48 f
  Sum[3] (out)                             0.22       1.70 f
  data arrival time                                   1.70

  clock vsysclk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -0.50      -0.50
  data required time                                 -0.50
  -----------------------------------------------------------
  data required time                                 -0.50
  data arrival time                                  -1.70
  -----------------------------------------------------------
  slack (MET)                                         2.20


  Startpoint: Cin (input port clocked by vsysclk)
  Endpoint: Sum[2] (output port clocked by vsysclk)
  Path Group: vsysclk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CarrySelect        8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vsysclk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  Cin (in)                                 0.00       1.00 r
  U38/ZN (INVX0)                           0.18       1.18 f
  U13/Q (AO22X1)                           0.30       1.48 f
  Sum[2] (out)                             0.22       1.70 f
  data arrival time                                   1.70

  clock vsysclk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -0.50      -0.50
  data required time                                 -0.50
  -----------------------------------------------------------
  data required time                                 -0.50
  data arrival time                                  -1.70
  -----------------------------------------------------------
  slack (MET)                                         2.20


  Startpoint: Cin (input port clocked by vsysclk)
  Endpoint: Sum[0] (output port clocked by vsysclk)
  Path Group: vsysclk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CarrySelect        8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vsysclk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  Cin (in)                                 0.00       1.00 r
  U38/ZN (INVX0)                           0.18       1.18 f
  U35/Q (AO22X1)                           0.30       1.48 f
  Sum[0] (out)                             0.22       1.70 f
  data arrival time                                   1.70

  clock vsysclk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -0.50      -0.50
  data required time                                 -0.50
  -----------------------------------------------------------
  data required time                                 -0.50
  data arrival time                                  -1.70
  -----------------------------------------------------------
  slack (MET)                                         2.20


1
