

================================================================
== Vitis HLS Report for 'IDST7B32'
================================================================
* Date:           Tue Dec  9 15:04:45 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        idst7_dir
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.027 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       43|       43|  0.430 us|  0.430 us|   43|   43|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------+-----------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                              |                                   |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                   Instance                   |               Module              |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +----------------------------------------------+-----------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_IDST7B32_Pipeline_VITIS_LOOP_73_1_fu_332  |IDST7B32_Pipeline_VITIS_LOOP_73_1  |       42|       42|  0.420 us|  0.420 us|   33|   33|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +----------------------------------------------+-----------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.88>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%oMax_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %oMax" [src/IDST7.cpp:162]   --->   Operation 3 'read' 'oMax_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%oMin_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %oMin" [src/IDST7.cpp:162]   --->   Operation 4 'read' 'oMin_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%skipLine2_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %skipLine2" [src/IDST7.cpp:162]   --->   Operation 5 'read' 'skipLine2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%shift_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %shift" [src/IDST7.cpp:162]   --->   Operation 6 'read' 'shift_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%src_16_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_16_val" [src/IDST7.cpp:162]   --->   Operation 7 'read' 'src_16_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%src_15_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_15_val" [src/IDST7.cpp:162]   --->   Operation 8 'read' 'src_15_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%src_14_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_14_val" [src/IDST7.cpp:162]   --->   Operation 9 'read' 'src_14_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%src_13_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_13_val" [src/IDST7.cpp:162]   --->   Operation 10 'read' 'src_13_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%src_12_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_12_val" [src/IDST7.cpp:162]   --->   Operation 11 'read' 'src_12_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%src_11_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_11_val" [src/IDST7.cpp:162]   --->   Operation 12 'read' 'src_11_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%src_10_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_10_val" [src/IDST7.cpp:162]   --->   Operation 13 'read' 'src_10_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%src_9_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_9_val" [src/IDST7.cpp:162]   --->   Operation 14 'read' 'src_9_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%src_8_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_8_val" [src/IDST7.cpp:162]   --->   Operation 15 'read' 'src_8_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%src_7_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_7_val" [src/IDST7.cpp:162]   --->   Operation 16 'read' 'src_7_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%src_6_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_6_val" [src/IDST7.cpp:162]   --->   Operation 17 'read' 'src_6_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%src_5_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_5_val" [src/IDST7.cpp:162]   --->   Operation 18 'read' 'src_5_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%src_4_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_4_val" [src/IDST7.cpp:162]   --->   Operation 19 'read' 'src_4_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%src_3_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_3_val" [src/IDST7.cpp:162]   --->   Operation 20 'read' 'src_3_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%src_2_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_2_val" [src/IDST7.cpp:162]   --->   Operation 21 'read' 'src_2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%src_1_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_1_val" [src/IDST7.cpp:162]   --->   Operation 22 'read' 'src_1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%src_0_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_0_val" [src/IDST7.cpp:162]   --->   Operation 23 'read' 'src_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%sext_ln70 = sext i32 %shift_read" [src/IDST7.cpp:70->src/IDST7.cpp:164]   --->   Operation 24 'sext' 'sext_ln70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.01ns)   --->   "%add_ln70 = add i33 %sext_ln70, i33 8589934591" [src/IDST7.cpp:70->src/IDST7.cpp:164]   --->   Operation 25 'add' 'add_ln70' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %add_ln70, i32 32" [src/IDST7.cpp:70->src/IDST7.cpp:164]   --->   Operation 26 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln70 = trunc i33 %add_ln70" [src/IDST7.cpp:70->src/IDST7.cpp:164]   --->   Operation 27 'trunc' 'trunc_ln70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.01ns)   --->   "%sub_ln70 = sub i32 0, i32 %trunc_ln70" [src/IDST7.cpp:70->src/IDST7.cpp:164]   --->   Operation 28 'sub' 'sub_ln70' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (1.38ns)   --->   "%rndFactor = lshr i32 1, i32 %sub_ln70" [src/IDST7.cpp:70->src/IDST7.cpp:164]   --->   Operation 29 'lshr' 'rndFactor' <Predicate = true> <Delay = 1.38> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (1.38ns)   --->   "%rndFactor_3 = shl i32 1, i32 %trunc_ln70" [src/IDST7.cpp:70->src/IDST7.cpp:164]   --->   Operation 30 'shl' 'rndFactor_3' <Predicate = true> <Delay = 1.38> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.44ns)   --->   "%rndFactor_4 = select i1 %tmp, i32 %rndFactor, i32 %rndFactor_3" [src/IDST7.cpp:70->src/IDST7.cpp:164]   --->   Operation 31 'select' 'rndFactor_4' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (1.01ns)   --->   "%cutoff = sub i32 32, i32 %skipLine2_read" [src/IDST7.cpp:71->src/IDST7.cpp:164]   --->   Operation 32 'sub' 'cutoff' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %shift_read, i32 31" [src/IDST7.cpp:87->src/IDST7.cpp:164]   --->   Operation 33 'bitselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.01ns)   --->   "%sub_i_i_i_i = sub i32 0, i32 %shift_read" [src/IDST7.cpp:162]   --->   Operation 34 'sub' 'sub_i_i_i_i' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %cutoff, i32 1, i32 31" [src/IDST7.cpp:71->src/IDST7.cpp:164]   --->   Operation 35 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %cutoff, i32 2, i32 31" [src/IDST7.cpp:71->src/IDST7.cpp:164]   --->   Operation 36 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %cutoff, i32 3, i32 31" [src/IDST7.cpp:71->src/IDST7.cpp:164]   --->   Operation 37 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i28 @_ssdm_op_PartSelect.i28.i32.i32.i32, i32 %cutoff, i32 4, i32 31" [src/IDST7.cpp:71->src/IDST7.cpp:164]   --->   Operation 38 'partselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i27 @_ssdm_op_PartSelect.i27.i32.i32.i32, i32 %cutoff, i32 5, i32 31" [src/IDST7.cpp:71->src/IDST7.cpp:164]   --->   Operation 39 'partselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [2/2] (1.01ns)   --->   "%call_ln162 = call void @IDST7B32_Pipeline_VITIS_LOOP_73_1, i32 %dst_0, i32 %dst_31, i32 %dst_30, i32 %dst_29, i32 %dst_28, i32 %dst_27, i32 %dst_26, i32 %dst_25, i32 %dst_24, i32 %dst_23, i32 %dst_22, i32 %dst_21, i32 %dst_20, i32 %dst_19, i32 %dst_18, i32 %dst_17, i32 %dst_16, i32 %dst_15, i32 %dst_14, i32 %dst_13, i32 %dst_12, i32 %dst_11, i32 %dst_10, i32 %dst_9, i32 %dst_8, i32 %dst_7, i32 %dst_6, i32 %dst_5, i32 %dst_4, i32 %dst_3, i32 %dst_2, i32 %dst_1, i32 %src_0_val_read, i32 %src_1_val_read, i32 %src_2_val_read, i32 %src_3_val_read, i32 %src_4_val_read, i32 %src_5_val_read, i32 %src_6_val_read, i32 %src_7_val_read, i32 %src_8_val_read, i32 %src_9_val_read, i32 %src_10_val_read, i32 %src_11_val_read, i32 %src_12_val_read, i32 %src_13_val_read, i32 %src_14_val_read, i32 %src_15_val_read, i32 %src_16_val_read, i32 %rndFactor_4, i32 %sub_i_i_i_i, i32 %shift_read, i1 %tmp_13, i32 %oMin_read, i32 %oMax_read, i27 %tmp_18, i32 %cutoff, i28 %tmp_17, i29 %tmp_16, i30 %tmp_15, i31 %tmp_14, i7 %p_ZL8idst7_32_0, i8 %p_ZL8idst7_32_1, i8 %p_ZL8idst7_32_2, i8 %p_ZL8idst7_32_3, i8 %p_ZL8idst7_32_4, i8 %p_ZL8idst7_32_5, i8 %p_ZL8idst7_32_6, i8 %p_ZL8idst7_32_7, i8 %p_ZL8idst7_32_8, i8 %p_ZL8idst7_32_9, i8 %p_ZL8idst7_32_10, i8 %p_ZL8idst7_32_11, i8 %p_ZL8idst7_32_12, i8 %p_ZL8idst7_32_13, i8 %p_ZL8idst7_32_14, i8 %p_ZL8idst7_32_15, i8 %p_ZL8idst7_32_16, i8 %p_ZL8idst7_32_17, i8 %p_ZL8idst7_32_18, i8 %p_ZL8idst7_32_19, i8 %p_ZL8idst7_32_20, i8 %p_ZL8idst7_32_21, i8 %p_ZL8idst7_32_22, i8 %p_ZL8idst7_32_23, i8 %p_ZL8idst7_32_24, i8 %p_ZL8idst7_32_25, i8 %p_ZL8idst7_32_26, i8 %p_ZL8idst7_32_27, i8 %p_ZL8idst7_32_28, i8 %p_ZL8idst7_32_29, i8 %p_ZL8idst7_32_30, i8 %p_ZL8idst7_32_31" [src/IDST7.cpp:162]   --->   Operation 40 'call' 'call_ln162' <Predicate = true> <Delay = 1.01> <CoreType = "Generic">   --->   Generic Core

State 2 <SV = 1> <Delay = 5.40>
ST_2 : Operation 41 [1/2] (5.40ns)   --->   "%call_ln162 = call void @IDST7B32_Pipeline_VITIS_LOOP_73_1, i32 %dst_0, i32 %dst_31, i32 %dst_30, i32 %dst_29, i32 %dst_28, i32 %dst_27, i32 %dst_26, i32 %dst_25, i32 %dst_24, i32 %dst_23, i32 %dst_22, i32 %dst_21, i32 %dst_20, i32 %dst_19, i32 %dst_18, i32 %dst_17, i32 %dst_16, i32 %dst_15, i32 %dst_14, i32 %dst_13, i32 %dst_12, i32 %dst_11, i32 %dst_10, i32 %dst_9, i32 %dst_8, i32 %dst_7, i32 %dst_6, i32 %dst_5, i32 %dst_4, i32 %dst_3, i32 %dst_2, i32 %dst_1, i32 %src_0_val_read, i32 %src_1_val_read, i32 %src_2_val_read, i32 %src_3_val_read, i32 %src_4_val_read, i32 %src_5_val_read, i32 %src_6_val_read, i32 %src_7_val_read, i32 %src_8_val_read, i32 %src_9_val_read, i32 %src_10_val_read, i32 %src_11_val_read, i32 %src_12_val_read, i32 %src_13_val_read, i32 %src_14_val_read, i32 %src_15_val_read, i32 %src_16_val_read, i32 %rndFactor_4, i32 %sub_i_i_i_i, i32 %shift_read, i1 %tmp_13, i32 %oMin_read, i32 %oMax_read, i27 %tmp_18, i32 %cutoff, i28 %tmp_17, i29 %tmp_16, i30 %tmp_15, i31 %tmp_14, i7 %p_ZL8idst7_32_0, i8 %p_ZL8idst7_32_1, i8 %p_ZL8idst7_32_2, i8 %p_ZL8idst7_32_3, i8 %p_ZL8idst7_32_4, i8 %p_ZL8idst7_32_5, i8 %p_ZL8idst7_32_6, i8 %p_ZL8idst7_32_7, i8 %p_ZL8idst7_32_8, i8 %p_ZL8idst7_32_9, i8 %p_ZL8idst7_32_10, i8 %p_ZL8idst7_32_11, i8 %p_ZL8idst7_32_12, i8 %p_ZL8idst7_32_13, i8 %p_ZL8idst7_32_14, i8 %p_ZL8idst7_32_15, i8 %p_ZL8idst7_32_16, i8 %p_ZL8idst7_32_17, i8 %p_ZL8idst7_32_18, i8 %p_ZL8idst7_32_19, i8 %p_ZL8idst7_32_20, i8 %p_ZL8idst7_32_21, i8 %p_ZL8idst7_32_22, i8 %p_ZL8idst7_32_23, i8 %p_ZL8idst7_32_24, i8 %p_ZL8idst7_32_25, i8 %p_ZL8idst7_32_26, i8 %p_ZL8idst7_32_27, i8 %p_ZL8idst7_32_28, i8 %p_ZL8idst7_32_29, i8 %p_ZL8idst7_32_30, i8 %p_ZL8idst7_32_31" [src/IDST7.cpp:162]   --->   Operation 41 'call' 'call_ln162' <Predicate = true> <Delay = 5.40> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%ret_ln241 = ret" [src/IDST7.cpp:241]   --->   Operation 42 'ret' 'ret_ln241' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ src_0_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ src_1_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ src_2_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ src_3_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ src_4_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ src_5_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ src_6_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ src_7_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ src_8_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ src_9_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ src_10_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ src_11_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ src_12_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ src_13_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ src_14_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ src_15_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ src_16_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dst_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ dst_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ dst_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ dst_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ dst_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ dst_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ dst_6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ dst_7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ dst_8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ dst_9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ dst_10]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ dst_11]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ dst_12]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ dst_13]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ dst_14]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ dst_15]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ dst_16]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ dst_17]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ dst_18]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ dst_19]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ dst_20]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ dst_21]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ dst_22]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ dst_23]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ dst_24]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ dst_25]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ dst_26]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ dst_27]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ dst_28]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ dst_29]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ dst_30]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ dst_31]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ shift]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ skipLine2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ oMin]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ oMax]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_ZL8idst7_32_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL8idst7_32_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL8idst7_32_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL8idst7_32_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL8idst7_32_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL8idst7_32_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL8idst7_32_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL8idst7_32_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL8idst7_32_8]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL8idst7_32_9]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL8idst7_32_10]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL8idst7_32_11]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL8idst7_32_12]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL8idst7_32_13]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL8idst7_32_14]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL8idst7_32_15]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL8idst7_32_16]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL8idst7_32_17]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL8idst7_32_18]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL8idst7_32_19]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL8idst7_32_20]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL8idst7_32_21]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL8idst7_32_22]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL8idst7_32_23]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL8idst7_32_24]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL8idst7_32_25]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL8idst7_32_26]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL8idst7_32_27]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL8idst7_32_28]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL8idst7_32_29]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL8idst7_32_30]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL8idst7_32_31]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
oMax_read       (read      ) [ 001]
oMin_read       (read      ) [ 001]
skipLine2_read  (read      ) [ 000]
shift_read      (read      ) [ 001]
src_16_val_read (read      ) [ 001]
src_15_val_read (read      ) [ 001]
src_14_val_read (read      ) [ 001]
src_13_val_read (read      ) [ 001]
src_12_val_read (read      ) [ 001]
src_11_val_read (read      ) [ 001]
src_10_val_read (read      ) [ 001]
src_9_val_read  (read      ) [ 001]
src_8_val_read  (read      ) [ 001]
src_7_val_read  (read      ) [ 001]
src_6_val_read  (read      ) [ 001]
src_5_val_read  (read      ) [ 001]
src_4_val_read  (read      ) [ 001]
src_3_val_read  (read      ) [ 001]
src_2_val_read  (read      ) [ 001]
src_1_val_read  (read      ) [ 001]
src_0_val_read  (read      ) [ 001]
sext_ln70       (sext      ) [ 000]
add_ln70        (add       ) [ 000]
tmp             (bitselect ) [ 000]
trunc_ln70      (trunc     ) [ 000]
sub_ln70        (sub       ) [ 000]
rndFactor       (lshr      ) [ 000]
rndFactor_3     (shl       ) [ 000]
rndFactor_4     (select    ) [ 001]
cutoff          (sub       ) [ 001]
tmp_13          (bitselect ) [ 001]
sub_i_i_i_i     (sub       ) [ 001]
tmp_14          (partselect) [ 001]
tmp_15          (partselect) [ 001]
tmp_16          (partselect) [ 001]
tmp_17          (partselect) [ 001]
tmp_18          (partselect) [ 001]
call_ln162      (call      ) [ 000]
ret_ln241       (ret       ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="src_0_val">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_0_val"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="src_1_val">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_1_val"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="src_2_val">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_2_val"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="src_3_val">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_3_val"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="src_4_val">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_4_val"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="src_5_val">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_5_val"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="src_6_val">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_6_val"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="src_7_val">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_7_val"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="src_8_val">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_8_val"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="src_9_val">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_9_val"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="src_10_val">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_10_val"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="src_11_val">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_11_val"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="src_12_val">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_12_val"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="src_13_val">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_13_val"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="src_14_val">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_14_val"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="src_15_val">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_15_val"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="src_16_val">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_16_val"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="dst_0">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_0"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="dst_1">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="dst_2">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="dst_3">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_3"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="dst_4">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_4"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="dst_5">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_5"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="dst_6">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_6"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="dst_7">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_7"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="dst_8">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_8"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="dst_9">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_9"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="dst_10">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_10"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="dst_11">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_11"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="dst_12">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_12"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="dst_13">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_13"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="dst_14">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_14"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="dst_15">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_15"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="dst_16">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_16"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="dst_17">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_17"/></StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="dst_18">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_18"/></StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="dst_19">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_19"/></StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="dst_20">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_20"/></StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="dst_21">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_21"/></StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="dst_22">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_22"/></StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="dst_23">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_23"/></StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="dst_24">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_24"/></StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="dst_25">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_25"/></StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="dst_26">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_26"/></StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="dst_27">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_27"/></StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="dst_28">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_28"/></StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="dst_29">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_29"/></StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="dst_30">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_30"/></StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="dst_31">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_31"/></StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="shift">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift"/></StgValue>
</bind>
</comp>

<comp id="100" class="1000" name="skipLine2">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="skipLine2"/></StgValue>
</bind>
</comp>

<comp id="102" class="1000" name="oMin">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="oMin"/></StgValue>
</bind>
</comp>

<comp id="104" class="1000" name="oMax">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="oMax"/></StgValue>
</bind>
</comp>

<comp id="106" class="1000" name="p_ZL8idst7_32_0">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8idst7_32_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="108" class="1000" name="p_ZL8idst7_32_1">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8idst7_32_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="110" class="1000" name="p_ZL8idst7_32_2">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8idst7_32_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="112" class="1000" name="p_ZL8idst7_32_3">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8idst7_32_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="114" class="1000" name="p_ZL8idst7_32_4">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8idst7_32_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="116" class="1000" name="p_ZL8idst7_32_5">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8idst7_32_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="118" class="1000" name="p_ZL8idst7_32_6">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8idst7_32_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="120" class="1000" name="p_ZL8idst7_32_7">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8idst7_32_7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="122" class="1000" name="p_ZL8idst7_32_8">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8idst7_32_8"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="124" class="1000" name="p_ZL8idst7_32_9">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8idst7_32_9"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="126" class="1000" name="p_ZL8idst7_32_10">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8idst7_32_10"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="128" class="1000" name="p_ZL8idst7_32_11">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8idst7_32_11"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="130" class="1000" name="p_ZL8idst7_32_12">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8idst7_32_12"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="132" class="1000" name="p_ZL8idst7_32_13">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8idst7_32_13"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="134" class="1000" name="p_ZL8idst7_32_14">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8idst7_32_14"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="136" class="1000" name="p_ZL8idst7_32_15">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8idst7_32_15"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="138" class="1000" name="p_ZL8idst7_32_16">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8idst7_32_16"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="140" class="1000" name="p_ZL8idst7_32_17">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8idst7_32_17"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="142" class="1000" name="p_ZL8idst7_32_18">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8idst7_32_18"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="144" class="1000" name="p_ZL8idst7_32_19">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8idst7_32_19"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="146" class="1000" name="p_ZL8idst7_32_20">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8idst7_32_20"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="148" class="1000" name="p_ZL8idst7_32_21">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8idst7_32_21"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="150" class="1000" name="p_ZL8idst7_32_22">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8idst7_32_22"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="152" class="1000" name="p_ZL8idst7_32_23">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8idst7_32_23"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="154" class="1000" name="p_ZL8idst7_32_24">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8idst7_32_24"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="156" class="1000" name="p_ZL8idst7_32_25">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8idst7_32_25"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="158" class="1000" name="p_ZL8idst7_32_26">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8idst7_32_26"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="160" class="1000" name="p_ZL8idst7_32_27">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8idst7_32_27"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="162" class="1000" name="p_ZL8idst7_32_28">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8idst7_32_28"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="164" class="1000" name="p_ZL8idst7_32_29">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8idst7_32_29"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="166" class="1000" name="p_ZL8idst7_32_30">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8idst7_32_30"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="168" class="1000" name="p_ZL8idst7_32_31">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8idst7_32_31"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i33.i32"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i29.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i28.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i27.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="IDST7B32_Pipeline_VITIS_LOOP_73_1"/></StgValue>
</bind>
</comp>

<comp id="206" class="1004" name="oMax_read_read_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="0"/>
<pin id="208" dir="0" index="1" bw="32" slack="0"/>
<pin id="209" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="oMax_read/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="oMin_read_read_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="0"/>
<pin id="214" dir="0" index="1" bw="32" slack="0"/>
<pin id="215" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="oMin_read/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="skipLine2_read_read_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="0"/>
<pin id="220" dir="0" index="1" bw="32" slack="0"/>
<pin id="221" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="skipLine2_read/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="shift_read_read_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="0"/>
<pin id="226" dir="0" index="1" bw="32" slack="0"/>
<pin id="227" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="shift_read/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="src_16_val_read_read_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="0"/>
<pin id="232" dir="0" index="1" bw="32" slack="0"/>
<pin id="233" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src_16_val_read/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="src_15_val_read_read_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="0"/>
<pin id="238" dir="0" index="1" bw="32" slack="0"/>
<pin id="239" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src_15_val_read/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="src_14_val_read_read_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="0"/>
<pin id="244" dir="0" index="1" bw="32" slack="0"/>
<pin id="245" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src_14_val_read/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="src_13_val_read_read_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="0"/>
<pin id="250" dir="0" index="1" bw="32" slack="0"/>
<pin id="251" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src_13_val_read/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="src_12_val_read_read_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="0"/>
<pin id="256" dir="0" index="1" bw="32" slack="0"/>
<pin id="257" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src_12_val_read/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="src_11_val_read_read_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="0"/>
<pin id="262" dir="0" index="1" bw="32" slack="0"/>
<pin id="263" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src_11_val_read/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="src_10_val_read_read_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="0"/>
<pin id="268" dir="0" index="1" bw="32" slack="0"/>
<pin id="269" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src_10_val_read/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="src_9_val_read_read_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="32" slack="0"/>
<pin id="274" dir="0" index="1" bw="32" slack="0"/>
<pin id="275" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src_9_val_read/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="src_8_val_read_read_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="32" slack="0"/>
<pin id="280" dir="0" index="1" bw="32" slack="0"/>
<pin id="281" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src_8_val_read/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="src_7_val_read_read_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="0"/>
<pin id="286" dir="0" index="1" bw="32" slack="0"/>
<pin id="287" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src_7_val_read/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="src_6_val_read_read_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="32" slack="0"/>
<pin id="292" dir="0" index="1" bw="32" slack="0"/>
<pin id="293" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src_6_val_read/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="src_5_val_read_read_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="0"/>
<pin id="298" dir="0" index="1" bw="32" slack="0"/>
<pin id="299" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src_5_val_read/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="src_4_val_read_read_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="32" slack="0"/>
<pin id="304" dir="0" index="1" bw="32" slack="0"/>
<pin id="305" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src_4_val_read/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="src_3_val_read_read_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="32" slack="0"/>
<pin id="310" dir="0" index="1" bw="32" slack="0"/>
<pin id="311" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src_3_val_read/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="src_2_val_read_read_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="0"/>
<pin id="316" dir="0" index="1" bw="32" slack="0"/>
<pin id="317" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src_2_val_read/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="src_1_val_read_read_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="32" slack="0"/>
<pin id="322" dir="0" index="1" bw="32" slack="0"/>
<pin id="323" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src_1_val_read/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="src_0_val_read_read_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="32" slack="0"/>
<pin id="328" dir="0" index="1" bw="32" slack="0"/>
<pin id="329" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src_0_val_read/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="grp_IDST7B32_Pipeline_VITIS_LOOP_73_1_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="0" slack="0"/>
<pin id="334" dir="0" index="1" bw="32" slack="0"/>
<pin id="335" dir="0" index="2" bw="32" slack="0"/>
<pin id="336" dir="0" index="3" bw="32" slack="0"/>
<pin id="337" dir="0" index="4" bw="32" slack="0"/>
<pin id="338" dir="0" index="5" bw="32" slack="0"/>
<pin id="339" dir="0" index="6" bw="32" slack="0"/>
<pin id="340" dir="0" index="7" bw="32" slack="0"/>
<pin id="341" dir="0" index="8" bw="32" slack="0"/>
<pin id="342" dir="0" index="9" bw="32" slack="0"/>
<pin id="343" dir="0" index="10" bw="32" slack="0"/>
<pin id="344" dir="0" index="11" bw="32" slack="0"/>
<pin id="345" dir="0" index="12" bw="32" slack="0"/>
<pin id="346" dir="0" index="13" bw="32" slack="0"/>
<pin id="347" dir="0" index="14" bw="32" slack="0"/>
<pin id="348" dir="0" index="15" bw="32" slack="0"/>
<pin id="349" dir="0" index="16" bw="32" slack="0"/>
<pin id="350" dir="0" index="17" bw="32" slack="0"/>
<pin id="351" dir="0" index="18" bw="32" slack="0"/>
<pin id="352" dir="0" index="19" bw="32" slack="0"/>
<pin id="353" dir="0" index="20" bw="32" slack="0"/>
<pin id="354" dir="0" index="21" bw="32" slack="0"/>
<pin id="355" dir="0" index="22" bw="32" slack="0"/>
<pin id="356" dir="0" index="23" bw="32" slack="0"/>
<pin id="357" dir="0" index="24" bw="32" slack="0"/>
<pin id="358" dir="0" index="25" bw="32" slack="0"/>
<pin id="359" dir="0" index="26" bw="32" slack="0"/>
<pin id="360" dir="0" index="27" bw="32" slack="0"/>
<pin id="361" dir="0" index="28" bw="32" slack="0"/>
<pin id="362" dir="0" index="29" bw="32" slack="0"/>
<pin id="363" dir="0" index="30" bw="32" slack="0"/>
<pin id="364" dir="0" index="31" bw="32" slack="0"/>
<pin id="365" dir="0" index="32" bw="32" slack="0"/>
<pin id="366" dir="0" index="33" bw="32" slack="0"/>
<pin id="367" dir="0" index="34" bw="32" slack="0"/>
<pin id="368" dir="0" index="35" bw="32" slack="0"/>
<pin id="369" dir="0" index="36" bw="32" slack="0"/>
<pin id="370" dir="0" index="37" bw="32" slack="0"/>
<pin id="371" dir="0" index="38" bw="32" slack="0"/>
<pin id="372" dir="0" index="39" bw="32" slack="0"/>
<pin id="373" dir="0" index="40" bw="32" slack="0"/>
<pin id="374" dir="0" index="41" bw="32" slack="0"/>
<pin id="375" dir="0" index="42" bw="32" slack="0"/>
<pin id="376" dir="0" index="43" bw="32" slack="0"/>
<pin id="377" dir="0" index="44" bw="32" slack="0"/>
<pin id="378" dir="0" index="45" bw="32" slack="0"/>
<pin id="379" dir="0" index="46" bw="32" slack="0"/>
<pin id="380" dir="0" index="47" bw="32" slack="0"/>
<pin id="381" dir="0" index="48" bw="32" slack="0"/>
<pin id="382" dir="0" index="49" bw="32" slack="0"/>
<pin id="383" dir="0" index="50" bw="32" slack="0"/>
<pin id="384" dir="0" index="51" bw="32" slack="0"/>
<pin id="385" dir="0" index="52" bw="32" slack="0"/>
<pin id="386" dir="0" index="53" bw="1" slack="0"/>
<pin id="387" dir="0" index="54" bw="32" slack="0"/>
<pin id="388" dir="0" index="55" bw="32" slack="0"/>
<pin id="389" dir="0" index="56" bw="27" slack="0"/>
<pin id="390" dir="0" index="57" bw="32" slack="0"/>
<pin id="391" dir="0" index="58" bw="28" slack="0"/>
<pin id="392" dir="0" index="59" bw="29" slack="0"/>
<pin id="393" dir="0" index="60" bw="30" slack="0"/>
<pin id="394" dir="0" index="61" bw="31" slack="0"/>
<pin id="395" dir="0" index="62" bw="7" slack="0"/>
<pin id="396" dir="0" index="63" bw="8" slack="0"/>
<pin id="397" dir="0" index="64" bw="8" slack="0"/>
<pin id="398" dir="0" index="65" bw="8" slack="0"/>
<pin id="399" dir="0" index="66" bw="8" slack="0"/>
<pin id="400" dir="0" index="67" bw="8" slack="0"/>
<pin id="401" dir="0" index="68" bw="8" slack="0"/>
<pin id="402" dir="0" index="69" bw="8" slack="0"/>
<pin id="403" dir="0" index="70" bw="8" slack="0"/>
<pin id="404" dir="0" index="71" bw="8" slack="0"/>
<pin id="405" dir="0" index="72" bw="8" slack="0"/>
<pin id="406" dir="0" index="73" bw="8" slack="0"/>
<pin id="407" dir="0" index="74" bw="8" slack="0"/>
<pin id="408" dir="0" index="75" bw="8" slack="0"/>
<pin id="409" dir="0" index="76" bw="8" slack="0"/>
<pin id="410" dir="0" index="77" bw="8" slack="0"/>
<pin id="411" dir="0" index="78" bw="8" slack="0"/>
<pin id="412" dir="0" index="79" bw="8" slack="0"/>
<pin id="413" dir="0" index="80" bw="8" slack="0"/>
<pin id="414" dir="0" index="81" bw="8" slack="0"/>
<pin id="415" dir="0" index="82" bw="8" slack="0"/>
<pin id="416" dir="0" index="83" bw="8" slack="0"/>
<pin id="417" dir="0" index="84" bw="8" slack="0"/>
<pin id="418" dir="0" index="85" bw="8" slack="0"/>
<pin id="419" dir="0" index="86" bw="8" slack="0"/>
<pin id="420" dir="0" index="87" bw="8" slack="0"/>
<pin id="421" dir="0" index="88" bw="8" slack="0"/>
<pin id="422" dir="0" index="89" bw="8" slack="0"/>
<pin id="423" dir="0" index="90" bw="8" slack="0"/>
<pin id="424" dir="0" index="91" bw="8" slack="0"/>
<pin id="425" dir="0" index="92" bw="8" slack="0"/>
<pin id="426" dir="0" index="93" bw="8" slack="0"/>
<pin id="427" dir="1" index="94" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln162/1 "/>
</bind>
</comp>

<comp id="513" class="1004" name="sext_ln70_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="32" slack="0"/>
<pin id="515" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln70/1 "/>
</bind>
</comp>

<comp id="517" class="1004" name="add_ln70_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="32" slack="0"/>
<pin id="519" dir="0" index="1" bw="1" slack="0"/>
<pin id="520" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln70/1 "/>
</bind>
</comp>

<comp id="523" class="1004" name="tmp_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="1" slack="0"/>
<pin id="525" dir="0" index="1" bw="33" slack="0"/>
<pin id="526" dir="0" index="2" bw="7" slack="0"/>
<pin id="527" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="531" class="1004" name="trunc_ln70_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="33" slack="0"/>
<pin id="533" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln70/1 "/>
</bind>
</comp>

<comp id="535" class="1004" name="sub_ln70_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="1" slack="0"/>
<pin id="537" dir="0" index="1" bw="32" slack="0"/>
<pin id="538" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln70/1 "/>
</bind>
</comp>

<comp id="541" class="1004" name="rndFactor_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="1" slack="0"/>
<pin id="543" dir="0" index="1" bw="32" slack="0"/>
<pin id="544" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="rndFactor/1 "/>
</bind>
</comp>

<comp id="547" class="1004" name="rndFactor_3_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="1" slack="0"/>
<pin id="549" dir="0" index="1" bw="32" slack="0"/>
<pin id="550" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="rndFactor_3/1 "/>
</bind>
</comp>

<comp id="553" class="1004" name="rndFactor_4_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="1" slack="0"/>
<pin id="555" dir="0" index="1" bw="32" slack="0"/>
<pin id="556" dir="0" index="2" bw="32" slack="0"/>
<pin id="557" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="rndFactor_4/1 "/>
</bind>
</comp>

<comp id="562" class="1004" name="cutoff_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="7" slack="0"/>
<pin id="564" dir="0" index="1" bw="32" slack="0"/>
<pin id="565" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="cutoff/1 "/>
</bind>
</comp>

<comp id="569" class="1004" name="tmp_13_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="1" slack="0"/>
<pin id="571" dir="0" index="1" bw="32" slack="0"/>
<pin id="572" dir="0" index="2" bw="6" slack="0"/>
<pin id="573" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_13/1 "/>
</bind>
</comp>

<comp id="578" class="1004" name="sub_i_i_i_i_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="1" slack="0"/>
<pin id="580" dir="0" index="1" bw="32" slack="0"/>
<pin id="581" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_i_i_i_i/1 "/>
</bind>
</comp>

<comp id="585" class="1004" name="tmp_14_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="31" slack="0"/>
<pin id="587" dir="0" index="1" bw="32" slack="0"/>
<pin id="588" dir="0" index="2" bw="1" slack="0"/>
<pin id="589" dir="0" index="3" bw="6" slack="0"/>
<pin id="590" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_14/1 "/>
</bind>
</comp>

<comp id="596" class="1004" name="tmp_15_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="30" slack="0"/>
<pin id="598" dir="0" index="1" bw="32" slack="0"/>
<pin id="599" dir="0" index="2" bw="3" slack="0"/>
<pin id="600" dir="0" index="3" bw="6" slack="0"/>
<pin id="601" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_15/1 "/>
</bind>
</comp>

<comp id="607" class="1004" name="tmp_16_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="29" slack="0"/>
<pin id="609" dir="0" index="1" bw="32" slack="0"/>
<pin id="610" dir="0" index="2" bw="3" slack="0"/>
<pin id="611" dir="0" index="3" bw="6" slack="0"/>
<pin id="612" dir="1" index="4" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_16/1 "/>
</bind>
</comp>

<comp id="618" class="1004" name="tmp_17_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="28" slack="0"/>
<pin id="620" dir="0" index="1" bw="32" slack="0"/>
<pin id="621" dir="0" index="2" bw="4" slack="0"/>
<pin id="622" dir="0" index="3" bw="6" slack="0"/>
<pin id="623" dir="1" index="4" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_17/1 "/>
</bind>
</comp>

<comp id="629" class="1004" name="tmp_18_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="27" slack="0"/>
<pin id="631" dir="0" index="1" bw="32" slack="0"/>
<pin id="632" dir="0" index="2" bw="4" slack="0"/>
<pin id="633" dir="0" index="3" bw="6" slack="0"/>
<pin id="634" dir="1" index="4" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_18/1 "/>
</bind>
</comp>

<comp id="640" class="1005" name="oMax_read_reg_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="32" slack="1"/>
<pin id="642" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="oMax_read "/>
</bind>
</comp>

<comp id="645" class="1005" name="oMin_read_reg_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="32" slack="1"/>
<pin id="647" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="oMin_read "/>
</bind>
</comp>

<comp id="650" class="1005" name="shift_read_reg_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="32" slack="1"/>
<pin id="652" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="shift_read "/>
</bind>
</comp>

<comp id="655" class="1005" name="src_16_val_read_reg_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="32" slack="1"/>
<pin id="657" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="src_16_val_read "/>
</bind>
</comp>

<comp id="660" class="1005" name="src_15_val_read_reg_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="32" slack="1"/>
<pin id="662" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="src_15_val_read "/>
</bind>
</comp>

<comp id="665" class="1005" name="src_14_val_read_reg_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="32" slack="1"/>
<pin id="667" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="src_14_val_read "/>
</bind>
</comp>

<comp id="670" class="1005" name="src_13_val_read_reg_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="32" slack="1"/>
<pin id="672" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="src_13_val_read "/>
</bind>
</comp>

<comp id="675" class="1005" name="src_12_val_read_reg_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="32" slack="1"/>
<pin id="677" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="src_12_val_read "/>
</bind>
</comp>

<comp id="680" class="1005" name="src_11_val_read_reg_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="32" slack="1"/>
<pin id="682" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="src_11_val_read "/>
</bind>
</comp>

<comp id="685" class="1005" name="src_10_val_read_reg_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="32" slack="1"/>
<pin id="687" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="src_10_val_read "/>
</bind>
</comp>

<comp id="690" class="1005" name="src_9_val_read_reg_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="32" slack="1"/>
<pin id="692" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="src_9_val_read "/>
</bind>
</comp>

<comp id="695" class="1005" name="src_8_val_read_reg_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="32" slack="1"/>
<pin id="697" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="src_8_val_read "/>
</bind>
</comp>

<comp id="700" class="1005" name="src_7_val_read_reg_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="32" slack="1"/>
<pin id="702" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="src_7_val_read "/>
</bind>
</comp>

<comp id="705" class="1005" name="src_6_val_read_reg_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="32" slack="1"/>
<pin id="707" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="src_6_val_read "/>
</bind>
</comp>

<comp id="710" class="1005" name="src_5_val_read_reg_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="32" slack="1"/>
<pin id="712" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="src_5_val_read "/>
</bind>
</comp>

<comp id="715" class="1005" name="src_4_val_read_reg_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="32" slack="1"/>
<pin id="717" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="src_4_val_read "/>
</bind>
</comp>

<comp id="720" class="1005" name="src_3_val_read_reg_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="32" slack="1"/>
<pin id="722" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="src_3_val_read "/>
</bind>
</comp>

<comp id="725" class="1005" name="src_2_val_read_reg_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="32" slack="1"/>
<pin id="727" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="src_2_val_read "/>
</bind>
</comp>

<comp id="730" class="1005" name="src_1_val_read_reg_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="32" slack="1"/>
<pin id="732" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="src_1_val_read "/>
</bind>
</comp>

<comp id="735" class="1005" name="src_0_val_read_reg_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="32" slack="1"/>
<pin id="737" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="src_0_val_read "/>
</bind>
</comp>

<comp id="740" class="1005" name="rndFactor_4_reg_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="32" slack="1"/>
<pin id="742" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="rndFactor_4 "/>
</bind>
</comp>

<comp id="745" class="1005" name="cutoff_reg_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="32" slack="1"/>
<pin id="747" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="cutoff "/>
</bind>
</comp>

<comp id="750" class="1005" name="tmp_13_reg_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="1" slack="1"/>
<pin id="752" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="755" class="1005" name="sub_i_i_i_i_reg_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="32" slack="1"/>
<pin id="757" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_i_i_i_i "/>
</bind>
</comp>

<comp id="760" class="1005" name="tmp_14_reg_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="31" slack="1"/>
<pin id="762" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="tmp_14 "/>
</bind>
</comp>

<comp id="765" class="1005" name="tmp_15_reg_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="30" slack="1"/>
<pin id="767" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="tmp_15 "/>
</bind>
</comp>

<comp id="770" class="1005" name="tmp_16_reg_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="29" slack="1"/>
<pin id="772" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="tmp_16 "/>
</bind>
</comp>

<comp id="775" class="1005" name="tmp_17_reg_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="28" slack="1"/>
<pin id="777" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="tmp_17 "/>
</bind>
</comp>

<comp id="780" class="1005" name="tmp_18_reg_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="27" slack="1"/>
<pin id="782" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="tmp_18 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="210"><net_src comp="170" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="104" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="216"><net_src comp="170" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="102" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="222"><net_src comp="170" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="100" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="228"><net_src comp="170" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="98" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="234"><net_src comp="170" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="32" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="240"><net_src comp="170" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="30" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="246"><net_src comp="170" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="28" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="252"><net_src comp="170" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="26" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="258"><net_src comp="170" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="24" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="264"><net_src comp="170" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="22" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="270"><net_src comp="170" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="20" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="276"><net_src comp="170" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="18" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="282"><net_src comp="170" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="16" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="288"><net_src comp="170" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="14" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="294"><net_src comp="170" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="12" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="300"><net_src comp="170" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="10" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="306"><net_src comp="170" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="8" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="312"><net_src comp="170" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="6" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="318"><net_src comp="170" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="4" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="324"><net_src comp="170" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="2" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="330"><net_src comp="170" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="0" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="428"><net_src comp="204" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="429"><net_src comp="34" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="430"><net_src comp="96" pin="0"/><net_sink comp="332" pin=2"/></net>

<net id="431"><net_src comp="94" pin="0"/><net_sink comp="332" pin=3"/></net>

<net id="432"><net_src comp="92" pin="0"/><net_sink comp="332" pin=4"/></net>

<net id="433"><net_src comp="90" pin="0"/><net_sink comp="332" pin=5"/></net>

<net id="434"><net_src comp="88" pin="0"/><net_sink comp="332" pin=6"/></net>

<net id="435"><net_src comp="86" pin="0"/><net_sink comp="332" pin=7"/></net>

<net id="436"><net_src comp="84" pin="0"/><net_sink comp="332" pin=8"/></net>

<net id="437"><net_src comp="82" pin="0"/><net_sink comp="332" pin=9"/></net>

<net id="438"><net_src comp="80" pin="0"/><net_sink comp="332" pin=10"/></net>

<net id="439"><net_src comp="78" pin="0"/><net_sink comp="332" pin=11"/></net>

<net id="440"><net_src comp="76" pin="0"/><net_sink comp="332" pin=12"/></net>

<net id="441"><net_src comp="74" pin="0"/><net_sink comp="332" pin=13"/></net>

<net id="442"><net_src comp="72" pin="0"/><net_sink comp="332" pin=14"/></net>

<net id="443"><net_src comp="70" pin="0"/><net_sink comp="332" pin=15"/></net>

<net id="444"><net_src comp="68" pin="0"/><net_sink comp="332" pin=16"/></net>

<net id="445"><net_src comp="66" pin="0"/><net_sink comp="332" pin=17"/></net>

<net id="446"><net_src comp="64" pin="0"/><net_sink comp="332" pin=18"/></net>

<net id="447"><net_src comp="62" pin="0"/><net_sink comp="332" pin=19"/></net>

<net id="448"><net_src comp="60" pin="0"/><net_sink comp="332" pin=20"/></net>

<net id="449"><net_src comp="58" pin="0"/><net_sink comp="332" pin=21"/></net>

<net id="450"><net_src comp="56" pin="0"/><net_sink comp="332" pin=22"/></net>

<net id="451"><net_src comp="54" pin="0"/><net_sink comp="332" pin=23"/></net>

<net id="452"><net_src comp="52" pin="0"/><net_sink comp="332" pin=24"/></net>

<net id="453"><net_src comp="50" pin="0"/><net_sink comp="332" pin=25"/></net>

<net id="454"><net_src comp="48" pin="0"/><net_sink comp="332" pin=26"/></net>

<net id="455"><net_src comp="46" pin="0"/><net_sink comp="332" pin=27"/></net>

<net id="456"><net_src comp="44" pin="0"/><net_sink comp="332" pin=28"/></net>

<net id="457"><net_src comp="42" pin="0"/><net_sink comp="332" pin=29"/></net>

<net id="458"><net_src comp="40" pin="0"/><net_sink comp="332" pin=30"/></net>

<net id="459"><net_src comp="38" pin="0"/><net_sink comp="332" pin=31"/></net>

<net id="460"><net_src comp="36" pin="0"/><net_sink comp="332" pin=32"/></net>

<net id="461"><net_src comp="326" pin="2"/><net_sink comp="332" pin=33"/></net>

<net id="462"><net_src comp="320" pin="2"/><net_sink comp="332" pin=34"/></net>

<net id="463"><net_src comp="314" pin="2"/><net_sink comp="332" pin=35"/></net>

<net id="464"><net_src comp="308" pin="2"/><net_sink comp="332" pin=36"/></net>

<net id="465"><net_src comp="302" pin="2"/><net_sink comp="332" pin=37"/></net>

<net id="466"><net_src comp="296" pin="2"/><net_sink comp="332" pin=38"/></net>

<net id="467"><net_src comp="290" pin="2"/><net_sink comp="332" pin=39"/></net>

<net id="468"><net_src comp="284" pin="2"/><net_sink comp="332" pin=40"/></net>

<net id="469"><net_src comp="278" pin="2"/><net_sink comp="332" pin=41"/></net>

<net id="470"><net_src comp="272" pin="2"/><net_sink comp="332" pin=42"/></net>

<net id="471"><net_src comp="266" pin="2"/><net_sink comp="332" pin=43"/></net>

<net id="472"><net_src comp="260" pin="2"/><net_sink comp="332" pin=44"/></net>

<net id="473"><net_src comp="254" pin="2"/><net_sink comp="332" pin=45"/></net>

<net id="474"><net_src comp="248" pin="2"/><net_sink comp="332" pin=46"/></net>

<net id="475"><net_src comp="242" pin="2"/><net_sink comp="332" pin=47"/></net>

<net id="476"><net_src comp="236" pin="2"/><net_sink comp="332" pin=48"/></net>

<net id="477"><net_src comp="230" pin="2"/><net_sink comp="332" pin=49"/></net>

<net id="478"><net_src comp="224" pin="2"/><net_sink comp="332" pin=52"/></net>

<net id="479"><net_src comp="212" pin="2"/><net_sink comp="332" pin=54"/></net>

<net id="480"><net_src comp="206" pin="2"/><net_sink comp="332" pin=55"/></net>

<net id="481"><net_src comp="106" pin="0"/><net_sink comp="332" pin=62"/></net>

<net id="482"><net_src comp="108" pin="0"/><net_sink comp="332" pin=63"/></net>

<net id="483"><net_src comp="110" pin="0"/><net_sink comp="332" pin=64"/></net>

<net id="484"><net_src comp="112" pin="0"/><net_sink comp="332" pin=65"/></net>

<net id="485"><net_src comp="114" pin="0"/><net_sink comp="332" pin=66"/></net>

<net id="486"><net_src comp="116" pin="0"/><net_sink comp="332" pin=67"/></net>

<net id="487"><net_src comp="118" pin="0"/><net_sink comp="332" pin=68"/></net>

<net id="488"><net_src comp="120" pin="0"/><net_sink comp="332" pin=69"/></net>

<net id="489"><net_src comp="122" pin="0"/><net_sink comp="332" pin=70"/></net>

<net id="490"><net_src comp="124" pin="0"/><net_sink comp="332" pin=71"/></net>

<net id="491"><net_src comp="126" pin="0"/><net_sink comp="332" pin=72"/></net>

<net id="492"><net_src comp="128" pin="0"/><net_sink comp="332" pin=73"/></net>

<net id="493"><net_src comp="130" pin="0"/><net_sink comp="332" pin=74"/></net>

<net id="494"><net_src comp="132" pin="0"/><net_sink comp="332" pin=75"/></net>

<net id="495"><net_src comp="134" pin="0"/><net_sink comp="332" pin=76"/></net>

<net id="496"><net_src comp="136" pin="0"/><net_sink comp="332" pin=77"/></net>

<net id="497"><net_src comp="138" pin="0"/><net_sink comp="332" pin=78"/></net>

<net id="498"><net_src comp="140" pin="0"/><net_sink comp="332" pin=79"/></net>

<net id="499"><net_src comp="142" pin="0"/><net_sink comp="332" pin=80"/></net>

<net id="500"><net_src comp="144" pin="0"/><net_sink comp="332" pin=81"/></net>

<net id="501"><net_src comp="146" pin="0"/><net_sink comp="332" pin=82"/></net>

<net id="502"><net_src comp="148" pin="0"/><net_sink comp="332" pin=83"/></net>

<net id="503"><net_src comp="150" pin="0"/><net_sink comp="332" pin=84"/></net>

<net id="504"><net_src comp="152" pin="0"/><net_sink comp="332" pin=85"/></net>

<net id="505"><net_src comp="154" pin="0"/><net_sink comp="332" pin=86"/></net>

<net id="506"><net_src comp="156" pin="0"/><net_sink comp="332" pin=87"/></net>

<net id="507"><net_src comp="158" pin="0"/><net_sink comp="332" pin=88"/></net>

<net id="508"><net_src comp="160" pin="0"/><net_sink comp="332" pin=89"/></net>

<net id="509"><net_src comp="162" pin="0"/><net_sink comp="332" pin=90"/></net>

<net id="510"><net_src comp="164" pin="0"/><net_sink comp="332" pin=91"/></net>

<net id="511"><net_src comp="166" pin="0"/><net_sink comp="332" pin=92"/></net>

<net id="512"><net_src comp="168" pin="0"/><net_sink comp="332" pin=93"/></net>

<net id="516"><net_src comp="224" pin="2"/><net_sink comp="513" pin=0"/></net>

<net id="521"><net_src comp="513" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="522"><net_src comp="172" pin="0"/><net_sink comp="517" pin=1"/></net>

<net id="528"><net_src comp="174" pin="0"/><net_sink comp="523" pin=0"/></net>

<net id="529"><net_src comp="517" pin="2"/><net_sink comp="523" pin=1"/></net>

<net id="530"><net_src comp="176" pin="0"/><net_sink comp="523" pin=2"/></net>

<net id="534"><net_src comp="517" pin="2"/><net_sink comp="531" pin=0"/></net>

<net id="539"><net_src comp="178" pin="0"/><net_sink comp="535" pin=0"/></net>

<net id="540"><net_src comp="531" pin="1"/><net_sink comp="535" pin=1"/></net>

<net id="545"><net_src comp="180" pin="0"/><net_sink comp="541" pin=0"/></net>

<net id="546"><net_src comp="535" pin="2"/><net_sink comp="541" pin=1"/></net>

<net id="551"><net_src comp="180" pin="0"/><net_sink comp="547" pin=0"/></net>

<net id="552"><net_src comp="531" pin="1"/><net_sink comp="547" pin=1"/></net>

<net id="558"><net_src comp="523" pin="3"/><net_sink comp="553" pin=0"/></net>

<net id="559"><net_src comp="541" pin="2"/><net_sink comp="553" pin=1"/></net>

<net id="560"><net_src comp="547" pin="2"/><net_sink comp="553" pin=2"/></net>

<net id="561"><net_src comp="553" pin="3"/><net_sink comp="332" pin=50"/></net>

<net id="566"><net_src comp="176" pin="0"/><net_sink comp="562" pin=0"/></net>

<net id="567"><net_src comp="218" pin="2"/><net_sink comp="562" pin=1"/></net>

<net id="568"><net_src comp="562" pin="2"/><net_sink comp="332" pin=57"/></net>

<net id="574"><net_src comp="182" pin="0"/><net_sink comp="569" pin=0"/></net>

<net id="575"><net_src comp="224" pin="2"/><net_sink comp="569" pin=1"/></net>

<net id="576"><net_src comp="184" pin="0"/><net_sink comp="569" pin=2"/></net>

<net id="577"><net_src comp="569" pin="3"/><net_sink comp="332" pin=53"/></net>

<net id="582"><net_src comp="178" pin="0"/><net_sink comp="578" pin=0"/></net>

<net id="583"><net_src comp="224" pin="2"/><net_sink comp="578" pin=1"/></net>

<net id="584"><net_src comp="578" pin="2"/><net_sink comp="332" pin=51"/></net>

<net id="591"><net_src comp="186" pin="0"/><net_sink comp="585" pin=0"/></net>

<net id="592"><net_src comp="562" pin="2"/><net_sink comp="585" pin=1"/></net>

<net id="593"><net_src comp="180" pin="0"/><net_sink comp="585" pin=2"/></net>

<net id="594"><net_src comp="184" pin="0"/><net_sink comp="585" pin=3"/></net>

<net id="595"><net_src comp="585" pin="4"/><net_sink comp="332" pin=61"/></net>

<net id="602"><net_src comp="188" pin="0"/><net_sink comp="596" pin=0"/></net>

<net id="603"><net_src comp="562" pin="2"/><net_sink comp="596" pin=1"/></net>

<net id="604"><net_src comp="190" pin="0"/><net_sink comp="596" pin=2"/></net>

<net id="605"><net_src comp="184" pin="0"/><net_sink comp="596" pin=3"/></net>

<net id="606"><net_src comp="596" pin="4"/><net_sink comp="332" pin=60"/></net>

<net id="613"><net_src comp="192" pin="0"/><net_sink comp="607" pin=0"/></net>

<net id="614"><net_src comp="562" pin="2"/><net_sink comp="607" pin=1"/></net>

<net id="615"><net_src comp="194" pin="0"/><net_sink comp="607" pin=2"/></net>

<net id="616"><net_src comp="184" pin="0"/><net_sink comp="607" pin=3"/></net>

<net id="617"><net_src comp="607" pin="4"/><net_sink comp="332" pin=59"/></net>

<net id="624"><net_src comp="196" pin="0"/><net_sink comp="618" pin=0"/></net>

<net id="625"><net_src comp="562" pin="2"/><net_sink comp="618" pin=1"/></net>

<net id="626"><net_src comp="198" pin="0"/><net_sink comp="618" pin=2"/></net>

<net id="627"><net_src comp="184" pin="0"/><net_sink comp="618" pin=3"/></net>

<net id="628"><net_src comp="618" pin="4"/><net_sink comp="332" pin=58"/></net>

<net id="635"><net_src comp="200" pin="0"/><net_sink comp="629" pin=0"/></net>

<net id="636"><net_src comp="562" pin="2"/><net_sink comp="629" pin=1"/></net>

<net id="637"><net_src comp="202" pin="0"/><net_sink comp="629" pin=2"/></net>

<net id="638"><net_src comp="184" pin="0"/><net_sink comp="629" pin=3"/></net>

<net id="639"><net_src comp="629" pin="4"/><net_sink comp="332" pin=56"/></net>

<net id="643"><net_src comp="206" pin="2"/><net_sink comp="640" pin=0"/></net>

<net id="644"><net_src comp="640" pin="1"/><net_sink comp="332" pin=55"/></net>

<net id="648"><net_src comp="212" pin="2"/><net_sink comp="645" pin=0"/></net>

<net id="649"><net_src comp="645" pin="1"/><net_sink comp="332" pin=54"/></net>

<net id="653"><net_src comp="224" pin="2"/><net_sink comp="650" pin=0"/></net>

<net id="654"><net_src comp="650" pin="1"/><net_sink comp="332" pin=52"/></net>

<net id="658"><net_src comp="230" pin="2"/><net_sink comp="655" pin=0"/></net>

<net id="659"><net_src comp="655" pin="1"/><net_sink comp="332" pin=49"/></net>

<net id="663"><net_src comp="236" pin="2"/><net_sink comp="660" pin=0"/></net>

<net id="664"><net_src comp="660" pin="1"/><net_sink comp="332" pin=48"/></net>

<net id="668"><net_src comp="242" pin="2"/><net_sink comp="665" pin=0"/></net>

<net id="669"><net_src comp="665" pin="1"/><net_sink comp="332" pin=47"/></net>

<net id="673"><net_src comp="248" pin="2"/><net_sink comp="670" pin=0"/></net>

<net id="674"><net_src comp="670" pin="1"/><net_sink comp="332" pin=46"/></net>

<net id="678"><net_src comp="254" pin="2"/><net_sink comp="675" pin=0"/></net>

<net id="679"><net_src comp="675" pin="1"/><net_sink comp="332" pin=45"/></net>

<net id="683"><net_src comp="260" pin="2"/><net_sink comp="680" pin=0"/></net>

<net id="684"><net_src comp="680" pin="1"/><net_sink comp="332" pin=44"/></net>

<net id="688"><net_src comp="266" pin="2"/><net_sink comp="685" pin=0"/></net>

<net id="689"><net_src comp="685" pin="1"/><net_sink comp="332" pin=43"/></net>

<net id="693"><net_src comp="272" pin="2"/><net_sink comp="690" pin=0"/></net>

<net id="694"><net_src comp="690" pin="1"/><net_sink comp="332" pin=42"/></net>

<net id="698"><net_src comp="278" pin="2"/><net_sink comp="695" pin=0"/></net>

<net id="699"><net_src comp="695" pin="1"/><net_sink comp="332" pin=41"/></net>

<net id="703"><net_src comp="284" pin="2"/><net_sink comp="700" pin=0"/></net>

<net id="704"><net_src comp="700" pin="1"/><net_sink comp="332" pin=40"/></net>

<net id="708"><net_src comp="290" pin="2"/><net_sink comp="705" pin=0"/></net>

<net id="709"><net_src comp="705" pin="1"/><net_sink comp="332" pin=39"/></net>

<net id="713"><net_src comp="296" pin="2"/><net_sink comp="710" pin=0"/></net>

<net id="714"><net_src comp="710" pin="1"/><net_sink comp="332" pin=38"/></net>

<net id="718"><net_src comp="302" pin="2"/><net_sink comp="715" pin=0"/></net>

<net id="719"><net_src comp="715" pin="1"/><net_sink comp="332" pin=37"/></net>

<net id="723"><net_src comp="308" pin="2"/><net_sink comp="720" pin=0"/></net>

<net id="724"><net_src comp="720" pin="1"/><net_sink comp="332" pin=36"/></net>

<net id="728"><net_src comp="314" pin="2"/><net_sink comp="725" pin=0"/></net>

<net id="729"><net_src comp="725" pin="1"/><net_sink comp="332" pin=35"/></net>

<net id="733"><net_src comp="320" pin="2"/><net_sink comp="730" pin=0"/></net>

<net id="734"><net_src comp="730" pin="1"/><net_sink comp="332" pin=34"/></net>

<net id="738"><net_src comp="326" pin="2"/><net_sink comp="735" pin=0"/></net>

<net id="739"><net_src comp="735" pin="1"/><net_sink comp="332" pin=33"/></net>

<net id="743"><net_src comp="553" pin="3"/><net_sink comp="740" pin=0"/></net>

<net id="744"><net_src comp="740" pin="1"/><net_sink comp="332" pin=50"/></net>

<net id="748"><net_src comp="562" pin="2"/><net_sink comp="745" pin=0"/></net>

<net id="749"><net_src comp="745" pin="1"/><net_sink comp="332" pin=57"/></net>

<net id="753"><net_src comp="569" pin="3"/><net_sink comp="750" pin=0"/></net>

<net id="754"><net_src comp="750" pin="1"/><net_sink comp="332" pin=53"/></net>

<net id="758"><net_src comp="578" pin="2"/><net_sink comp="755" pin=0"/></net>

<net id="759"><net_src comp="755" pin="1"/><net_sink comp="332" pin=51"/></net>

<net id="763"><net_src comp="585" pin="4"/><net_sink comp="760" pin=0"/></net>

<net id="764"><net_src comp="760" pin="1"/><net_sink comp="332" pin=61"/></net>

<net id="768"><net_src comp="596" pin="4"/><net_sink comp="765" pin=0"/></net>

<net id="769"><net_src comp="765" pin="1"/><net_sink comp="332" pin=60"/></net>

<net id="773"><net_src comp="607" pin="4"/><net_sink comp="770" pin=0"/></net>

<net id="774"><net_src comp="770" pin="1"/><net_sink comp="332" pin=59"/></net>

<net id="778"><net_src comp="618" pin="4"/><net_sink comp="775" pin=0"/></net>

<net id="779"><net_src comp="775" pin="1"/><net_sink comp="332" pin=58"/></net>

<net id="783"><net_src comp="629" pin="4"/><net_sink comp="780" pin=0"/></net>

<net id="784"><net_src comp="780" pin="1"/><net_sink comp="332" pin=56"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dst_0 | {1 2 }
	Port: dst_1 | {1 2 }
	Port: dst_2 | {1 2 }
	Port: dst_3 | {1 2 }
	Port: dst_4 | {1 2 }
	Port: dst_5 | {1 2 }
	Port: dst_6 | {1 2 }
	Port: dst_7 | {1 2 }
	Port: dst_8 | {1 2 }
	Port: dst_9 | {1 2 }
	Port: dst_10 | {1 2 }
	Port: dst_11 | {1 2 }
	Port: dst_12 | {1 2 }
	Port: dst_13 | {1 2 }
	Port: dst_14 | {1 2 }
	Port: dst_15 | {1 2 }
	Port: dst_16 | {1 2 }
	Port: dst_17 | {1 2 }
	Port: dst_18 | {1 2 }
	Port: dst_19 | {1 2 }
	Port: dst_20 | {1 2 }
	Port: dst_21 | {1 2 }
	Port: dst_22 | {1 2 }
	Port: dst_23 | {1 2 }
	Port: dst_24 | {1 2 }
	Port: dst_25 | {1 2 }
	Port: dst_26 | {1 2 }
	Port: dst_27 | {1 2 }
	Port: dst_28 | {1 2 }
	Port: dst_29 | {1 2 }
	Port: dst_30 | {1 2 }
	Port: dst_31 | {1 2 }
 - Input state : 
	Port: IDST7B32 : src_0_val | {1 }
	Port: IDST7B32 : src_1_val | {1 }
	Port: IDST7B32 : src_2_val | {1 }
	Port: IDST7B32 : src_3_val | {1 }
	Port: IDST7B32 : src_4_val | {1 }
	Port: IDST7B32 : src_5_val | {1 }
	Port: IDST7B32 : src_6_val | {1 }
	Port: IDST7B32 : src_7_val | {1 }
	Port: IDST7B32 : src_8_val | {1 }
	Port: IDST7B32 : src_9_val | {1 }
	Port: IDST7B32 : src_10_val | {1 }
	Port: IDST7B32 : src_11_val | {1 }
	Port: IDST7B32 : src_12_val | {1 }
	Port: IDST7B32 : src_13_val | {1 }
	Port: IDST7B32 : src_14_val | {1 }
	Port: IDST7B32 : src_15_val | {1 }
	Port: IDST7B32 : src_16_val | {1 }
	Port: IDST7B32 : shift | {1 }
	Port: IDST7B32 : skipLine2 | {1 }
	Port: IDST7B32 : oMin | {1 }
	Port: IDST7B32 : oMax | {1 }
	Port: IDST7B32 : p_ZL8idst7_32_0 | {1 2 }
	Port: IDST7B32 : p_ZL8idst7_32_1 | {1 2 }
	Port: IDST7B32 : p_ZL8idst7_32_2 | {1 2 }
	Port: IDST7B32 : p_ZL8idst7_32_3 | {1 2 }
	Port: IDST7B32 : p_ZL8idst7_32_4 | {1 2 }
	Port: IDST7B32 : p_ZL8idst7_32_5 | {1 2 }
	Port: IDST7B32 : p_ZL8idst7_32_6 | {1 2 }
	Port: IDST7B32 : p_ZL8idst7_32_7 | {1 2 }
	Port: IDST7B32 : p_ZL8idst7_32_8 | {1 2 }
	Port: IDST7B32 : p_ZL8idst7_32_9 | {1 2 }
	Port: IDST7B32 : p_ZL8idst7_32_10 | {1 2 }
	Port: IDST7B32 : p_ZL8idst7_32_11 | {1 2 }
	Port: IDST7B32 : p_ZL8idst7_32_12 | {1 2 }
	Port: IDST7B32 : p_ZL8idst7_32_13 | {1 2 }
	Port: IDST7B32 : p_ZL8idst7_32_14 | {1 2 }
	Port: IDST7B32 : p_ZL8idst7_32_15 | {1 2 }
	Port: IDST7B32 : p_ZL8idst7_32_16 | {1 2 }
	Port: IDST7B32 : p_ZL8idst7_32_17 | {1 2 }
	Port: IDST7B32 : p_ZL8idst7_32_18 | {1 2 }
	Port: IDST7B32 : p_ZL8idst7_32_19 | {1 2 }
	Port: IDST7B32 : p_ZL8idst7_32_20 | {1 2 }
	Port: IDST7B32 : p_ZL8idst7_32_21 | {1 2 }
	Port: IDST7B32 : p_ZL8idst7_32_22 | {1 2 }
	Port: IDST7B32 : p_ZL8idst7_32_23 | {1 2 }
	Port: IDST7B32 : p_ZL8idst7_32_24 | {1 2 }
	Port: IDST7B32 : p_ZL8idst7_32_25 | {1 2 }
	Port: IDST7B32 : p_ZL8idst7_32_26 | {1 2 }
	Port: IDST7B32 : p_ZL8idst7_32_27 | {1 2 }
	Port: IDST7B32 : p_ZL8idst7_32_28 | {1 2 }
	Port: IDST7B32 : p_ZL8idst7_32_29 | {1 2 }
	Port: IDST7B32 : p_ZL8idst7_32_30 | {1 2 }
	Port: IDST7B32 : p_ZL8idst7_32_31 | {1 2 }
  - Chain level:
	State 1
		add_ln70 : 1
		tmp : 2
		trunc_ln70 : 2
		sub_ln70 : 3
		rndFactor : 4
		rndFactor_3 : 3
		rndFactor_4 : 5
		tmp_14 : 1
		tmp_15 : 1
		tmp_16 : 1
		tmp_17 : 1
		tmp_18 : 1
		call_ln162 : 6
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------|---------|---------|---------|---------|
| Operation|                Functional Unit               |   DSP   |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------------|---------|---------|---------|---------|
|   call   | grp_IDST7B32_Pipeline_VITIS_LOOP_73_1_fu_332 |    64   |  13.664 |   1800  |   4845  |
|----------|----------------------------------------------|---------|---------|---------|---------|
|          |                sub_ln70_fu_535               |    0    |    0    |    0    |    39   |
|    sub   |                 cutoff_fu_562                |    0    |    0    |    0    |    39   |
|          |              sub_i_i_i_i_fu_578              |    0    |    0    |    0    |    39   |
|----------|----------------------------------------------|---------|---------|---------|---------|
|   lshr   |               rndFactor_fu_541               |    0    |    0    |    0    |    96   |
|----------|----------------------------------------------|---------|---------|---------|---------|
|    shl   |              rndFactor_3_fu_547              |    0    |    0    |    0    |    96   |
|----------|----------------------------------------------|---------|---------|---------|---------|
|    add   |                add_ln70_fu_517               |    0    |    0    |    0    |    39   |
|----------|----------------------------------------------|---------|---------|---------|---------|
|  select  |              rndFactor_4_fu_553              |    0    |    0    |    0    |    32   |
|----------|----------------------------------------------|---------|---------|---------|---------|
|          |             oMax_read_read_fu_206            |    0    |    0    |    0    |    0    |
|          |             oMin_read_read_fu_212            |    0    |    0    |    0    |    0    |
|          |          skipLine2_read_read_fu_218          |    0    |    0    |    0    |    0    |
|          |            shift_read_read_fu_224            |    0    |    0    |    0    |    0    |
|          |          src_16_val_read_read_fu_230         |    0    |    0    |    0    |    0    |
|          |          src_15_val_read_read_fu_236         |    0    |    0    |    0    |    0    |
|          |          src_14_val_read_read_fu_242         |    0    |    0    |    0    |    0    |
|          |          src_13_val_read_read_fu_248         |    0    |    0    |    0    |    0    |
|          |          src_12_val_read_read_fu_254         |    0    |    0    |    0    |    0    |
|          |          src_11_val_read_read_fu_260         |    0    |    0    |    0    |    0    |
|   read   |          src_10_val_read_read_fu_266         |    0    |    0    |    0    |    0    |
|          |          src_9_val_read_read_fu_272          |    0    |    0    |    0    |    0    |
|          |          src_8_val_read_read_fu_278          |    0    |    0    |    0    |    0    |
|          |          src_7_val_read_read_fu_284          |    0    |    0    |    0    |    0    |
|          |          src_6_val_read_read_fu_290          |    0    |    0    |    0    |    0    |
|          |          src_5_val_read_read_fu_296          |    0    |    0    |    0    |    0    |
|          |          src_4_val_read_read_fu_302          |    0    |    0    |    0    |    0    |
|          |          src_3_val_read_read_fu_308          |    0    |    0    |    0    |    0    |
|          |          src_2_val_read_read_fu_314          |    0    |    0    |    0    |    0    |
|          |          src_1_val_read_read_fu_320          |    0    |    0    |    0    |    0    |
|          |          src_0_val_read_read_fu_326          |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|---------|
|   sext   |               sext_ln70_fu_513               |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|---------|
| bitselect|                  tmp_fu_523                  |    0    |    0    |    0    |    0    |
|          |                 tmp_13_fu_569                |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|---------|
|   trunc  |               trunc_ln70_fu_531              |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|---------|
|          |                 tmp_14_fu_585                |    0    |    0    |    0    |    0    |
|          |                 tmp_15_fu_596                |    0    |    0    |    0    |    0    |
|partselect|                 tmp_16_fu_607                |    0    |    0    |    0    |    0    |
|          |                 tmp_17_fu_618                |    0    |    0    |    0    |    0    |
|          |                 tmp_18_fu_629                |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|---------|
|   Total  |                                              |    64   |  13.664 |   1800  |   5225  |
|----------|----------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|     cutoff_reg_745    |   32   |
|   oMax_read_reg_640   |   32   |
|   oMin_read_reg_645   |   32   |
|  rndFactor_4_reg_740  |   32   |
|   shift_read_reg_650  |   32   |
| src_0_val_read_reg_735|   32   |
|src_10_val_read_reg_685|   32   |
|src_11_val_read_reg_680|   32   |
|src_12_val_read_reg_675|   32   |
|src_13_val_read_reg_670|   32   |
|src_14_val_read_reg_665|   32   |
|src_15_val_read_reg_660|   32   |
|src_16_val_read_reg_655|   32   |
| src_1_val_read_reg_730|   32   |
| src_2_val_read_reg_725|   32   |
| src_3_val_read_reg_720|   32   |
| src_4_val_read_reg_715|   32   |
| src_5_val_read_reg_710|   32   |
| src_6_val_read_reg_705|   32   |
| src_7_val_read_reg_700|   32   |
| src_8_val_read_reg_695|   32   |
| src_9_val_read_reg_690|   32   |
|  sub_i_i_i_i_reg_755  |   32   |
|     tmp_13_reg_750    |    1   |
|     tmp_14_reg_760    |   31   |
|     tmp_15_reg_765    |   30   |
|     tmp_16_reg_770    |   29   |
|     tmp_17_reg_775    |   28   |
|     tmp_18_reg_780    |   27   |
+-----------------------+--------+
|         Total         |   882  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------------------------|------|------|------|--------||---------||---------||---------|
|                     Comp                     |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|----------------------------------------------|------|------|------|--------||---------||---------||---------|
| grp_IDST7B32_Pipeline_VITIS_LOOP_73_1_fu_332 |  p33 |   2  |  32  |   64   ||    0    ||    9    |
| grp_IDST7B32_Pipeline_VITIS_LOOP_73_1_fu_332 |  p34 |   2  |  32  |   64   ||    0    ||    9    |
| grp_IDST7B32_Pipeline_VITIS_LOOP_73_1_fu_332 |  p35 |   2  |  32  |   64   ||    0    ||    9    |
| grp_IDST7B32_Pipeline_VITIS_LOOP_73_1_fu_332 |  p36 |   2  |  32  |   64   ||    0    ||    9    |
| grp_IDST7B32_Pipeline_VITIS_LOOP_73_1_fu_332 |  p37 |   2  |  32  |   64   ||    0    ||    9    |
| grp_IDST7B32_Pipeline_VITIS_LOOP_73_1_fu_332 |  p38 |   2  |  32  |   64   ||    0    ||    9    |
| grp_IDST7B32_Pipeline_VITIS_LOOP_73_1_fu_332 |  p39 |   2  |  32  |   64   ||    0    ||    9    |
| grp_IDST7B32_Pipeline_VITIS_LOOP_73_1_fu_332 |  p40 |   2  |  32  |   64   ||    0    ||    9    |
| grp_IDST7B32_Pipeline_VITIS_LOOP_73_1_fu_332 |  p41 |   2  |  32  |   64   ||    0    ||    9    |
| grp_IDST7B32_Pipeline_VITIS_LOOP_73_1_fu_332 |  p42 |   2  |  32  |   64   ||    0    ||    9    |
| grp_IDST7B32_Pipeline_VITIS_LOOP_73_1_fu_332 |  p43 |   2  |  32  |   64   ||    0    ||    9    |
| grp_IDST7B32_Pipeline_VITIS_LOOP_73_1_fu_332 |  p44 |   2  |  32  |   64   ||    0    ||    9    |
| grp_IDST7B32_Pipeline_VITIS_LOOP_73_1_fu_332 |  p45 |   2  |  32  |   64   ||    0    ||    9    |
| grp_IDST7B32_Pipeline_VITIS_LOOP_73_1_fu_332 |  p46 |   2  |  32  |   64   ||    0    ||    9    |
| grp_IDST7B32_Pipeline_VITIS_LOOP_73_1_fu_332 |  p47 |   2  |  32  |   64   ||    0    ||    9    |
| grp_IDST7B32_Pipeline_VITIS_LOOP_73_1_fu_332 |  p48 |   2  |  32  |   64   ||    0    ||    9    |
| grp_IDST7B32_Pipeline_VITIS_LOOP_73_1_fu_332 |  p49 |   2  |  32  |   64   ||    0    ||    9    |
| grp_IDST7B32_Pipeline_VITIS_LOOP_73_1_fu_332 |  p50 |   2  |  32  |   64   ||    0    ||    9    |
| grp_IDST7B32_Pipeline_VITIS_LOOP_73_1_fu_332 |  p51 |   2  |  32  |   64   ||    0    ||    9    |
| grp_IDST7B32_Pipeline_VITIS_LOOP_73_1_fu_332 |  p52 |   2  |  32  |   64   ||    0    ||    9    |
| grp_IDST7B32_Pipeline_VITIS_LOOP_73_1_fu_332 |  p53 |   2  |   1  |    2   ||    0    ||    9    |
| grp_IDST7B32_Pipeline_VITIS_LOOP_73_1_fu_332 |  p54 |   2  |  32  |   64   ||    0    ||    9    |
| grp_IDST7B32_Pipeline_VITIS_LOOP_73_1_fu_332 |  p55 |   2  |  32  |   64   ||    0    ||    9    |
| grp_IDST7B32_Pipeline_VITIS_LOOP_73_1_fu_332 |  p56 |   2  |  27  |   54   ||    0    ||    9    |
| grp_IDST7B32_Pipeline_VITIS_LOOP_73_1_fu_332 |  p57 |   2  |  32  |   64   ||    0    ||    9    |
| grp_IDST7B32_Pipeline_VITIS_LOOP_73_1_fu_332 |  p58 |   2  |  28  |   56   ||    0    ||    9    |
| grp_IDST7B32_Pipeline_VITIS_LOOP_73_1_fu_332 |  p59 |   2  |  29  |   58   ||    0    ||    9    |
| grp_IDST7B32_Pipeline_VITIS_LOOP_73_1_fu_332 |  p60 |   2  |  30  |   60   ||    0    ||    9    |
| grp_IDST7B32_Pipeline_VITIS_LOOP_73_1_fu_332 |  p61 |   2  |  31  |   62   ||    0    ||    9    |
|----------------------------------------------|------|------|------|--------||---------||---------||---------|
|                     Total                    |      |      |      |  1764  ||  12.383 ||    0    ||   261   |
|----------------------------------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   64   |   13   |  1800  |  5225  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   12   |    0   |   261  |
|  Register |    -   |    -   |   882  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   64   |   26   |  2682  |  5486  |
+-----------+--------+--------+--------+--------+
