<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>gem5: cpu/simple/exec_context.hh Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">gem5
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_c433b04169c945a1c7f0848f853d4379.html">cpu</a></li><li class="navelem"><a class="el" href="dir_5b88adb71f510b14c9b9798eb184f4c2.html">simple</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">exec_context.hh</div>  </div>
</div><!--header-->
<div class="contents">
<a href="simple_2exec__context_8hh.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2014-2018 ARM Limited</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * All rights reserved</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * The license below extends only to copyright in the software and shall</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * not be construed as granting a license to any other intellectual</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * property including but not limited to intellectual property relating</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * to a hardware implementation of the functionality of the software</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * licensed hereunder.  You may use the software subject to the license</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * terms below provided that you ensure that this notice is replicated</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * unmodified and in its entirety in all distributions of the software,</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * modified or unmodified, in source code or in binary form.</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * Copyright (c) 2002-2005 The Regents of The University of Michigan</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * All rights reserved.</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions are</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * met: redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * documentation and/or other materials provided with the distribution;</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * neither the name of the copyright holders nor the names of its</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * contributors may be used to endorse or promote products derived from</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * this software without specific prior written permission.</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment"> * Authors: Kevin Lim</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment"> *          Andreas Sandberg</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment"> *          Mitch Hayenga</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#ifndef __CPU_SIMPLE_EXEC_CONTEXT_HH__</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#define __CPU_SIMPLE_EXEC_CONTEXT_HH__</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#include &quot;arch/registers.hh&quot;</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="base_2types_8hh.html">base/types.hh</a>&quot;</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#include &quot;config/the_isa.hh&quot;</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="cpu_2base_8hh.html">cpu/base.hh</a>&quot;</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="exec__context_8hh.html">cpu/exec_context.hh</a>&quot;</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="reg__class_8hh.html">cpu/reg_class.hh</a>&quot;</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="cpu_2simple_2base_8hh.html">cpu/simple/base.hh</a>&quot;</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="static__inst__fwd_8hh.html">cpu/static_inst_fwd.hh</a>&quot;</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="translation_8hh.html">cpu/translation.hh</a>&quot;</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="request_8hh.html">mem/request.hh</a>&quot;</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="keyword">class </span><a class="code" href="classBaseSimpleCPU.html">BaseSimpleCPU</a>;</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;</div><div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="classSimpleExecContext.html">   61</a></span>&#160;<span class="keyword">class </span><a class="code" href="classSimpleExecContext.html">SimpleExecContext</a> : <span class="keyword">public</span> <a class="code" href="classExecContext.html">ExecContext</a> {</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="classSimpleExecContext.html#a81714b191f3da9fad80511808648492e">   63</a></span>&#160;    <span class="keyword">using</span> <a class="code" href="classVecRegContainer.html">VecRegContainer</a> = <a class="code" href="namespaceAlphaISA.html#a285fe2f69eec5bdf1d4b0abd9e29e331">TheISA::VecRegContainer</a>;</div><div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="classSimpleExecContext.html#a005dcedc962d42bc0a31a45ac14aa01a">   64</a></span>&#160;    <span class="keyword">using</span> <a class="code" href="classExecContext.html#aa6bf511a8d84a3a95921ea34d0e6e19f">VecElem</a> = <a class="code" href="namespaceAlphaISA.html#adaf40e821a86c6a609aba3808259fd59">TheISA::VecElem</a>;</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;  <span class="keyword">public</span>:</div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="classSimpleExecContext.html#a0f085fbefb0b23d63f5063e6c5b34928">   67</a></span>&#160;    <a class="code" href="classBaseSimpleCPU.html">BaseSimpleCPU</a> *<a class="code" href="classSimpleExecContext.html#a0f085fbefb0b23d63f5063e6c5b34928">cpu</a>;</div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="classSimpleExecContext.html#a26c815063cd41f10d1de46da0808d22f">   68</a></span>&#160;    <a class="code" href="classSimpleThread.html">SimpleThread</a>* <a class="code" href="classSimpleExecContext.html#a26c815063cd41f10d1de46da0808d22f">thread</a>;</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;    <span class="comment">// This is the offset from the current pc that fetch should be performed</span></div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="classSimpleExecContext.html#ac17b8961c3c6b350453623a46c3f79f9">   71</a></span>&#160;    <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="classSimpleExecContext.html#ac17b8961c3c6b350453623a46c3f79f9">fetchOffset</a>;</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;    <span class="comment">// This flag says to stay at the current pc. This is useful for</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;    <span class="comment">// instructions which go beyond MachInst boundaries.</span></div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="classSimpleExecContext.html#a634e9a35ce194811d8751286ecfa1100">   74</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classSimpleExecContext.html#a634e9a35ce194811d8751286ecfa1100">stayAtPC</a>;</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;    <span class="comment">// Branch prediction</span></div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="classSimpleExecContext.html#aeac51ab608ed235be11ed3dff31eb76e">   77</a></span>&#160;    <a class="code" href="namespaceAlphaISA.html#a233e755911c9143f96bef37eedb1e009">TheISA::PCState</a> <a class="code" href="classSimpleExecContext.html#aeac51ab608ed235be11ed3dff31eb76e">predPC</a>;</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;    <span class="comment">// Number of simulated instructions</span></div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="classSimpleExecContext.html#a2bf9a869899875f0d47c143a2521e7f5">   82</a></span>&#160;    <a class="code" href="base_2types_8hh.html#ae1475755791765b8e6f6a8bb091e273e">Counter</a> <a class="code" href="classSimpleExecContext.html#a2bf9a869899875f0d47c143a2521e7f5">numInst</a>;</div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="classSimpleExecContext.html#a2183ba77f3eadc17834efbb195870011">   83</a></span>&#160;    <a class="code" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="code" href="classSimpleExecContext.html#a2183ba77f3eadc17834efbb195870011">numInsts</a>;</div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="classSimpleExecContext.html#ae95bbade66a16db64a1d21d29d0f3985">   84</a></span>&#160;    <a class="code" href="base_2types_8hh.html#ae1475755791765b8e6f6a8bb091e273e">Counter</a> <a class="code" href="classSimpleExecContext.html#ae95bbade66a16db64a1d21d29d0f3985">numOp</a>;</div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="classSimpleExecContext.html#a50d2457e742cd6f88f7430f4e9935f8e">   85</a></span>&#160;    <a class="code" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="code" href="classSimpleExecContext.html#a50d2457e742cd6f88f7430f4e9935f8e">numOps</a>;</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;    <span class="comment">// Number of integer alu accesses</span></div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="classSimpleExecContext.html#af4ee23850c63a5d2cb876fb3d65776a4">   88</a></span>&#160;    <a class="code" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="code" href="classSimpleExecContext.html#af4ee23850c63a5d2cb876fb3d65776a4">numIntAluAccesses</a>;</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;    <span class="comment">// Number of float alu accesses</span></div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="classSimpleExecContext.html#a6016e49c13c611a77c0394323cca5d46">   91</a></span>&#160;    <a class="code" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="code" href="classSimpleExecContext.html#a6016e49c13c611a77c0394323cca5d46">numFpAluAccesses</a>;</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;    <span class="comment">// Number of vector alu accesses</span></div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="classSimpleExecContext.html#abb708a7168acee320e9f192c1381730b">   94</a></span>&#160;    <a class="code" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="code" href="classSimpleExecContext.html#abb708a7168acee320e9f192c1381730b">numVecAluAccesses</a>;</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;    <span class="comment">// Number of function calls/returns</span></div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="classSimpleExecContext.html#a30ee34f4f8f3712eb11c324fde862244">   97</a></span>&#160;    <a class="code" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="code" href="classSimpleExecContext.html#a30ee34f4f8f3712eb11c324fde862244">numCallsReturns</a>;</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;    <span class="comment">// Conditional control instructions;</span></div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="classSimpleExecContext.html#acfd4ca7832779e0f05cded9315f05865">  100</a></span>&#160;    <a class="code" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="code" href="classSimpleExecContext.html#acfd4ca7832779e0f05cded9315f05865">numCondCtrlInsts</a>;</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;    <span class="comment">// Number of int instructions</span></div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="classSimpleExecContext.html#a26c1e55d434a4e9f70fa3c4e38f09fb5">  103</a></span>&#160;    <a class="code" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="code" href="classSimpleExecContext.html#a26c1e55d434a4e9f70fa3c4e38f09fb5">numIntInsts</a>;</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;    <span class="comment">// Number of float instructions</span></div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="classSimpleExecContext.html#a267834307a3fb47317778e06ba50241d">  106</a></span>&#160;    <a class="code" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="code" href="classSimpleExecContext.html#a267834307a3fb47317778e06ba50241d">numFpInsts</a>;</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;    <span class="comment">// Number of vector instructions</span></div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="classSimpleExecContext.html#a33265f7c449a17da69ff726d8623c58a">  109</a></span>&#160;    <a class="code" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="code" href="classSimpleExecContext.html#a33265f7c449a17da69ff726d8623c58a">numVecInsts</a>;</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;    <span class="comment">// Number of integer register file accesses</span></div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="classSimpleExecContext.html#ace385bec956d15872aa1a2bdb6b4117c">  112</a></span>&#160;    <a class="code" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="code" href="classSimpleExecContext.html#ace385bec956d15872aa1a2bdb6b4117c">numIntRegReads</a>;</div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="classSimpleExecContext.html#abd7186e9d11b2abf87733905f36852e9">  113</a></span>&#160;    <a class="code" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="code" href="classSimpleExecContext.html#abd7186e9d11b2abf87733905f36852e9">numIntRegWrites</a>;</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;    <span class="comment">// Number of float register file accesses</span></div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="classSimpleExecContext.html#a9b68a2095972b834c5bab81908b152e3">  116</a></span>&#160;    <a class="code" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="code" href="classSimpleExecContext.html#a9b68a2095972b834c5bab81908b152e3">numFpRegReads</a>;</div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="classSimpleExecContext.html#ab80b9ed7d1c68d88280fefc274d82ff5">  117</a></span>&#160;    <a class="code" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="code" href="classSimpleExecContext.html#ab80b9ed7d1c68d88280fefc274d82ff5">numFpRegWrites</a>;</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;    <span class="comment">// Number of vector register file accesses</span></div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="classSimpleExecContext.html#ae94e39c7adb8aed8c7aad480722c62ae">  120</a></span>&#160;    <span class="keyword">mutable</span> <a class="code" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="code" href="classSimpleExecContext.html#ae94e39c7adb8aed8c7aad480722c62ae">numVecRegReads</a>;</div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="classSimpleExecContext.html#ad3bc63291124742161422afcca2e368b">  121</a></span>&#160;    <a class="code" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="code" href="classSimpleExecContext.html#ad3bc63291124742161422afcca2e368b">numVecRegWrites</a>;</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;    <span class="comment">// Number of predicate register file accesses</span></div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="classSimpleExecContext.html#a376bba3f081ad8dabc8b577a6f754755">  124</a></span>&#160;    <span class="keyword">mutable</span> <a class="code" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="code" href="classSimpleExecContext.html#a376bba3f081ad8dabc8b577a6f754755">numVecPredRegReads</a>;</div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="classSimpleExecContext.html#a29093e9c500a1cc0dd4d2e695c5129aa">  125</a></span>&#160;    <a class="code" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="code" href="classSimpleExecContext.html#a29093e9c500a1cc0dd4d2e695c5129aa">numVecPredRegWrites</a>;</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;    <span class="comment">// Number of condition code register file accesses</span></div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="classSimpleExecContext.html#ab2c431ca1b5e82dfbe133a3f5d9731cc">  128</a></span>&#160;    <a class="code" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="code" href="classSimpleExecContext.html#ab2c431ca1b5e82dfbe133a3f5d9731cc">numCCRegReads</a>;</div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="classSimpleExecContext.html#a33d62cb18ffbd8acb80f248bd1f5c0d1">  129</a></span>&#160;    <a class="code" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="code" href="classSimpleExecContext.html#a33d62cb18ffbd8acb80f248bd1f5c0d1">numCCRegWrites</a>;</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;    <span class="comment">// Number of simulated memory references</span></div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="classSimpleExecContext.html#a269d418139a972e8e0b9fdcdc18cc86a">  132</a></span>&#160;    <a class="code" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="code" href="classSimpleExecContext.html#a269d418139a972e8e0b9fdcdc18cc86a">numMemRefs</a>;</div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="classSimpleExecContext.html#a4710b5e18350db132a866c933439ee48">  133</a></span>&#160;    <a class="code" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="code" href="classSimpleExecContext.html#a4710b5e18350db132a866c933439ee48">numLoadInsts</a>;</div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="classSimpleExecContext.html#a3a855ec57312401cb4d49e956c19112c">  134</a></span>&#160;    <a class="code" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="code" href="classSimpleExecContext.html#a3a855ec57312401cb4d49e956c19112c">numStoreInsts</a>;</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;    <span class="comment">// Number of idle cycles</span></div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="classSimpleExecContext.html#a31505bdd8789228289153ef2c0a4a4dd">  137</a></span>&#160;    <a class="code" href="classStats_1_1Formula.html">Stats::Formula</a> <a class="code" href="classSimpleExecContext.html#a31505bdd8789228289153ef2c0a4a4dd">numIdleCycles</a>;</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;    <span class="comment">// Number of busy cycles</span></div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="classSimpleExecContext.html#ae74588ecfb17baa10182e07dc7653edb">  140</a></span>&#160;    <a class="code" href="classStats_1_1Formula.html">Stats::Formula</a> <a class="code" href="classSimpleExecContext.html#ae74588ecfb17baa10182e07dc7653edb">numBusyCycles</a>;</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;    <span class="comment">// Number of simulated loads</span></div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="classSimpleExecContext.html#aeebfa7f7dd57729de9bf94b6f6e7e463">  143</a></span>&#160;    <a class="code" href="base_2types_8hh.html#ae1475755791765b8e6f6a8bb091e273e">Counter</a> <a class="code" href="classSimpleExecContext.html#aeebfa7f7dd57729de9bf94b6f6e7e463">numLoad</a>;</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;    <span class="comment">// Number of idle cycles</span></div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="classSimpleExecContext.html#a9b77f651dc60081495fd6a8ca2c9684b">  146</a></span>&#160;    <a class="code" href="classStats_1_1Average.html">Stats::Average</a> <a class="code" href="classSimpleExecContext.html#a9b77f651dc60081495fd6a8ca2c9684b">notIdleFraction</a>;</div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="classSimpleExecContext.html#a94e4143e6af7764ead1589bb77b6e991">  147</a></span>&#160;    <a class="code" href="classStats_1_1Formula.html">Stats::Formula</a> <a class="code" href="classSimpleExecContext.html#a94e4143e6af7764ead1589bb77b6e991">idleFraction</a>;</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;    <span class="comment">// Number of cycles stalled for I-cache responses</span></div><div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="classSimpleExecContext.html#a41a0bb08993aa58b1cfebf1370708ce8">  150</a></span>&#160;    <a class="code" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="code" href="classSimpleExecContext.html#a41a0bb08993aa58b1cfebf1370708ce8">icacheStallCycles</a>;</div><div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="classSimpleExecContext.html#aeec50ad926e28eae1d74babb9af8fabd">  151</a></span>&#160;    <a class="code" href="base_2types_8hh.html#ae1475755791765b8e6f6a8bb091e273e">Counter</a> <a class="code" href="classSimpleExecContext.html#aeec50ad926e28eae1d74babb9af8fabd">lastIcacheStall</a>;</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;    <span class="comment">// Number of cycles stalled for D-cache responses</span></div><div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="classSimpleExecContext.html#a8bacc8720e6c89bcfc2a35b86dc4c2f1">  154</a></span>&#160;    <a class="code" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="code" href="classSimpleExecContext.html#a8bacc8720e6c89bcfc2a35b86dc4c2f1">dcacheStallCycles</a>;</div><div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="classSimpleExecContext.html#a1c311f47eb5dfd3bdf3c267cdcedafcc">  155</a></span>&#160;    <a class="code" href="base_2types_8hh.html#ae1475755791765b8e6f6a8bb091e273e">Counter</a> <a class="code" href="classSimpleExecContext.html#a1c311f47eb5dfd3bdf3c267cdcedafcc">lastDcacheStall</a>;</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;</div><div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="classSimpleExecContext.html#a715a9fbea3313a5d94adf795b4f4f423">  159</a></span>&#160;    <a class="code" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="code" href="classSimpleExecContext.html#a715a9fbea3313a5d94adf795b4f4f423">numBranches</a>;</div><div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="classSimpleExecContext.html#a272a0a2f54581c65819bf1636882afc7">  161</a></span>&#160;    <a class="code" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="code" href="classSimpleExecContext.html#a272a0a2f54581c65819bf1636882afc7">numPredictedBranches</a>;</div><div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="classSimpleExecContext.html#a48fc95571e76484b411171a14968058f">  163</a></span>&#160;    <a class="code" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="code" href="classSimpleExecContext.html#a48fc95571e76484b411171a14968058f">numBranchMispred</a>;</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;   <span class="comment">// Instruction mix histogram by OpClass</span></div><div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="classSimpleExecContext.html#a0ba08898381cc86f6bea70916d01a212">  167</a></span>&#160;   <a class="code" href="classStats_1_1Vector.html">Stats::Vector</a> <a class="code" href="classSimpleExecContext.html#a0ba08898381cc86f6bea70916d01a212">statExecutedInstType</a>;</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;  <span class="keyword">public</span>:</div><div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="classSimpleExecContext.html#ae992e564733f60dd1b90a1ecd95785cb">  171</a></span>&#160;    <a class="code" href="classSimpleExecContext.html#ae992e564733f60dd1b90a1ecd95785cb">SimpleExecContext</a>(<a class="code" href="classBaseSimpleCPU.html">BaseSimpleCPU</a>* _cpu, <a class="code" href="classSimpleThread.html">SimpleThread</a>* _thread)</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;        : cpu(_cpu), thread(_thread), fetchOffset(0), stayAtPC(false),</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;        numInst(0), numOp(0), numLoad(0), lastIcacheStall(0), lastDcacheStall(0)</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;    { }</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;    <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a></div><div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="classSimpleExecContext.html#ae98d6f5cce6482df676ea305202e7f48">  178</a></span>&#160;    <a class="code" href="classSimpleExecContext.html#ae98d6f5cce6482df676ea305202e7f48">readIntRegOperand</a>(<span class="keyword">const</span> <a class="code" href="classStaticInst.html">StaticInst</a> *<a class="code" href="namespacePowerISA.html#a53469916ca59ded1955f23a592f32f41">si</a>, <span class="keywordtype">int</span> idx)<span class="keyword"> override</span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;        numIntRegReads++;</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;        <span class="keyword">const</span> <a class="code" href="classRegId.html">RegId</a>&amp; <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a> = si-&gt;<a class="code" href="classStaticInst.html#a68494cbff467222c4911b6587a009cfa">srcRegIdx</a>(idx);</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;        assert(reg.<a class="code" href="classRegId.html#a5911f87a4c221dc2280486a17ea5ab1f">isIntReg</a>());</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;        <span class="keywordflow">return</span> thread-&gt;<a class="code" href="classSimpleThread.html#ad49b46baa32733cbe177bd2d57f67f6e">readIntReg</a>(reg.<a class="code" href="classRegId.html#a71f999a53a753d40eb936374cc6cc844">index</a>());</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;    }</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;    <span class="keywordtype">void</span></div><div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="classSimpleExecContext.html#a1a2867bd7d2523a9cb84706b465e7849">  188</a></span>&#160;    <a class="code" href="classSimpleExecContext.html#a1a2867bd7d2523a9cb84706b465e7849">setIntRegOperand</a>(<span class="keyword">const</span> <a class="code" href="classStaticInst.html">StaticInst</a> *<a class="code" href="namespacePowerISA.html#a53469916ca59ded1955f23a592f32f41">si</a>, <span class="keywordtype">int</span> idx, <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>)<span class="keyword"> override</span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;        numIntRegWrites++;</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;        <span class="keyword">const</span> <a class="code" href="classRegId.html">RegId</a>&amp; <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a> = si-&gt;<a class="code" href="classStaticInst.html#a0b9c8811a17861a0986b300777326564">destRegIdx</a>(idx);</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;        assert(reg.<a class="code" href="classRegId.html#a5911f87a4c221dc2280486a17ea5ab1f">isIntReg</a>());</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;        thread-&gt;<a class="code" href="classSimpleThread.html#a927557e3aaf14e4527f2eaeddab38712">setIntReg</a>(reg.<a class="code" href="classRegId.html#a71f999a53a753d40eb936374cc6cc844">index</a>(), <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>);</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;    }</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;    <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a></div><div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="classSimpleExecContext.html#a5933279f65742b9f040bf2107c7b4ee2">  199</a></span>&#160;    <a class="code" href="classSimpleExecContext.html#a5933279f65742b9f040bf2107c7b4ee2">readFloatRegOperandBits</a>(<span class="keyword">const</span> <a class="code" href="classStaticInst.html">StaticInst</a> *<a class="code" href="namespacePowerISA.html#a53469916ca59ded1955f23a592f32f41">si</a>, <span class="keywordtype">int</span> idx)<span class="keyword"> override</span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;        numFpRegReads++;</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;        <span class="keyword">const</span> <a class="code" href="classRegId.html">RegId</a>&amp; <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a> = si-&gt;<a class="code" href="classStaticInst.html#a68494cbff467222c4911b6587a009cfa">srcRegIdx</a>(idx);</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;        assert(reg.<a class="code" href="classRegId.html#a9c504412daaf3f713f899739544de6f8">isFloatReg</a>());</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;        <span class="keywordflow">return</span> thread-&gt;<a class="code" href="classSimpleThread.html#a98dcbf534dc75541591995db34ddf0b8">readFloatReg</a>(reg.<a class="code" href="classRegId.html#a71f999a53a753d40eb936374cc6cc844">index</a>());</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;    }</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;    <span class="keywordtype">void</span></div><div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="classSimpleExecContext.html#ac7ba54eaae80b59efd04005f7c4dfbef">  210</a></span>&#160;    <a class="code" href="classSimpleExecContext.html#ac7ba54eaae80b59efd04005f7c4dfbef">setFloatRegOperandBits</a>(<span class="keyword">const</span> <a class="code" href="classStaticInst.html">StaticInst</a> *<a class="code" href="namespacePowerISA.html#a53469916ca59ded1955f23a592f32f41">si</a>, <span class="keywordtype">int</span> idx, <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>)<span class="keyword"> override</span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;        numFpRegWrites++;</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;        <span class="keyword">const</span> <a class="code" href="classRegId.html">RegId</a>&amp; <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a> = si-&gt;<a class="code" href="classStaticInst.html#a0b9c8811a17861a0986b300777326564">destRegIdx</a>(idx);</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;        assert(reg.<a class="code" href="classRegId.html#a9c504412daaf3f713f899739544de6f8">isFloatReg</a>());</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;        thread-&gt;<a class="code" href="classSimpleThread.html#acc89aec0732845f4c8270094f1580c4b">setFloatReg</a>(reg.<a class="code" href="classRegId.html#a71f999a53a753d40eb936374cc6cc844">index</a>(), <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>);</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;    }</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;    <span class="keyword">const</span> <a class="code" href="classVecRegContainer.html">VecRegContainer</a> &amp;</div><div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="classSimpleExecContext.html#a0d5246aca31b9d84df8640da028a8f27">  220</a></span>&#160;    <a class="code" href="classSimpleExecContext.html#a0d5246aca31b9d84df8640da028a8f27">readVecRegOperand</a>(<span class="keyword">const</span> <a class="code" href="classStaticInst.html">StaticInst</a> *<a class="code" href="namespacePowerISA.html#a53469916ca59ded1955f23a592f32f41">si</a>, <span class="keywordtype">int</span> idx)<span class="keyword"> const override</span></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;        numVecRegReads++;</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;        <span class="keyword">const</span> <a class="code" href="classRegId.html">RegId</a>&amp; <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a> = si-&gt;<a class="code" href="classStaticInst.html#a68494cbff467222c4911b6587a009cfa">srcRegIdx</a>(idx);</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;        assert(reg.<a class="code" href="classRegId.html#a0445adcd63868cc7580d42ed32b8a33b">isVecReg</a>());</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;        <span class="keywordflow">return</span> thread-&gt;<a class="code" href="classSimpleThread.html#a3f80b92ca043f6bff89eca70e6667495">readVecReg</a>(reg);</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;    }</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;    <a class="code" href="classVecRegContainer.html">VecRegContainer</a> &amp;</div><div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="classSimpleExecContext.html#ae9ccba356bf7534e522c779491babb04">  230</a></span>&#160;    <a class="code" href="classSimpleExecContext.html#ae9ccba356bf7534e522c779491babb04">getWritableVecRegOperand</a>(<span class="keyword">const</span> <a class="code" href="classStaticInst.html">StaticInst</a> *<a class="code" href="namespacePowerISA.html#a53469916ca59ded1955f23a592f32f41">si</a>, <span class="keywordtype">int</span> idx)<span class="keyword"> override</span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;        numVecRegWrites++;</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;        <span class="keyword">const</span> <a class="code" href="classRegId.html">RegId</a>&amp; <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a> = si-&gt;<a class="code" href="classStaticInst.html#a0b9c8811a17861a0986b300777326564">destRegIdx</a>(idx);</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;        assert(reg.<a class="code" href="classRegId.html#a0445adcd63868cc7580d42ed32b8a33b">isVecReg</a>());</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;        <span class="keywordflow">return</span> thread-&gt;<a class="code" href="classSimpleThread.html#a7a3096a24370f6d28170ff51a8d69849">getWritableVecReg</a>(reg);</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;    }</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;    <span class="keywordtype">void</span></div><div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="classSimpleExecContext.html#a05ee17d149b643cef0ea4967aafb3d98">  240</a></span>&#160;    <a class="code" href="classSimpleExecContext.html#a05ee17d149b643cef0ea4967aafb3d98">setVecRegOperand</a>(<span class="keyword">const</span> <a class="code" href="classStaticInst.html">StaticInst</a> *<a class="code" href="namespacePowerISA.html#a53469916ca59ded1955f23a592f32f41">si</a>, <span class="keywordtype">int</span> idx,</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;                     <span class="keyword">const</span> <a class="code" href="classVecRegContainer.html">VecRegContainer</a>&amp; <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>)<span class="keyword"> override</span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;        numVecRegWrites++;</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;        <span class="keyword">const</span> <a class="code" href="classRegId.html">RegId</a>&amp; <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a> = si-&gt;<a class="code" href="classStaticInst.html#a0b9c8811a17861a0986b300777326564">destRegIdx</a>(idx);</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;        assert(reg.<a class="code" href="classRegId.html#a0445adcd63868cc7580d42ed32b8a33b">isVecReg</a>());</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;        thread-&gt;<a class="code" href="classSimpleThread.html#ab5e350b450792a9472b5091299149e0c">setVecReg</a>(reg, val);</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;    }</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;    <span class="keyword">template</span> &lt;<span class="keyword">typename</span> VecElem&gt;</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;    <a class="code" href="classVecLaneT.html">VecLaneT&lt;VecElem, true&gt;</a></div><div class="line"><a name="l00254"></a><span class="lineno"><a class="line" href="classSimpleExecContext.html#a4da135de6bf50bb76ac0a6de1fb2716a">  254</a></span>&#160;    <a class="code" href="classSimpleExecContext.html#a4da135de6bf50bb76ac0a6de1fb2716a">readVecLaneOperand</a>(<span class="keyword">const</span> <a class="code" href="classStaticInst.html">StaticInst</a> *<a class="code" href="namespacePowerISA.html#a53469916ca59ded1955f23a592f32f41">si</a>, <span class="keywordtype">int</span> idx)<span class="keyword"> const</span></div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;        numVecRegReads++;</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;        <span class="keyword">const</span> <a class="code" href="classRegId.html">RegId</a>&amp; <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a> = si-&gt;<a class="code" href="classStaticInst.html#a68494cbff467222c4911b6587a009cfa">srcRegIdx</a>(idx);</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;        assert(reg.<a class="code" href="classRegId.html#a0445adcd63868cc7580d42ed32b8a33b">isVecReg</a>());</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;        <span class="keywordflow">return</span> thread-&gt;<a class="code" href="classSimpleThread.html#a494eddec68b73779594bf88cdf6843d6">readVecLane</a>&lt;<a class="code" href="classExecContext.html#aa6bf511a8d84a3a95921ea34d0e6e19f">VecElem</a>&gt;(<a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>);</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;    }</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;    <span class="keyword">virtual</span> <a class="code" href="classVecLaneT.html">ConstVecLane8</a></div><div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="classSimpleExecContext.html#ae905102e01d5f4a2e5be2b907a5540ec">  263</a></span>&#160;    <a class="code" href="classSimpleExecContext.html#ae905102e01d5f4a2e5be2b907a5540ec">readVec8BitLaneOperand</a>(<span class="keyword">const</span> <a class="code" href="classStaticInst.html">StaticInst</a> *<a class="code" href="namespacePowerISA.html#a53469916ca59ded1955f23a592f32f41">si</a>, <span class="keywordtype">int</span> idx)<span class="keyword"> const</span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="keyword">                            override</span></div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="keyword">    </span>{ <span class="keywordflow">return</span> readVecLaneOperand&lt;uint8_t&gt;(<a class="code" href="namespacePowerISA.html#a53469916ca59ded1955f23a592f32f41">si</a>, idx); }</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;    <span class="keyword">virtual</span> <a class="code" href="classVecLaneT.html">ConstVecLane16</a></div><div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="classSimpleExecContext.html#a06c0d36392715479c7015613c06960aa">  269</a></span>&#160;    <a class="code" href="classSimpleExecContext.html#a06c0d36392715479c7015613c06960aa">readVec16BitLaneOperand</a>(<span class="keyword">const</span> <a class="code" href="classStaticInst.html">StaticInst</a> *<a class="code" href="namespacePowerISA.html#a53469916ca59ded1955f23a592f32f41">si</a>, <span class="keywordtype">int</span> idx)<span class="keyword"> const</span></div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="keyword">                            override</span></div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="keyword">    </span>{ <span class="keywordflow">return</span> readVecLaneOperand&lt;uint16_t&gt;(<a class="code" href="namespacePowerISA.html#a53469916ca59ded1955f23a592f32f41">si</a>, idx); }</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;    <span class="keyword">virtual</span> <a class="code" href="classVecLaneT.html">ConstVecLane32</a></div><div class="line"><a name="l00275"></a><span class="lineno"><a class="line" href="classSimpleExecContext.html#a5ebd2672e47d7a228a5ddc52b7919980">  275</a></span>&#160;    <a class="code" href="classSimpleExecContext.html#a5ebd2672e47d7a228a5ddc52b7919980">readVec32BitLaneOperand</a>(<span class="keyword">const</span> <a class="code" href="classStaticInst.html">StaticInst</a> *<a class="code" href="namespacePowerISA.html#a53469916ca59ded1955f23a592f32f41">si</a>, <span class="keywordtype">int</span> idx)<span class="keyword"> const</span></div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="keyword">                            override</span></div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="keyword">    </span>{ <span class="keywordflow">return</span> readVecLaneOperand&lt;uint32_t&gt;(<a class="code" href="namespacePowerISA.html#a53469916ca59ded1955f23a592f32f41">si</a>, idx); }</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;    <span class="keyword">virtual</span> <a class="code" href="classVecLaneT.html">ConstVecLane64</a></div><div class="line"><a name="l00281"></a><span class="lineno"><a class="line" href="classSimpleExecContext.html#a9e5ccd106cc37ea6ec141c60e1428d9f">  281</a></span>&#160;    <a class="code" href="classSimpleExecContext.html#a9e5ccd106cc37ea6ec141c60e1428d9f">readVec64BitLaneOperand</a>(<span class="keyword">const</span> <a class="code" href="classStaticInst.html">StaticInst</a> *<a class="code" href="namespacePowerISA.html#a53469916ca59ded1955f23a592f32f41">si</a>, <span class="keywordtype">int</span> idx)<span class="keyword"> const</span></div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="keyword">                            override</span></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="keyword">    </span>{ <span class="keywordflow">return</span> readVecLaneOperand&lt;uint64_t&gt;(<a class="code" href="namespacePowerISA.html#a53469916ca59ded1955f23a592f32f41">si</a>, idx); }</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;    <span class="keyword">template</span> &lt;<span class="keyword">typename</span> LD&gt;</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;    <span class="keywordtype">void</span></div><div class="line"><a name="l00288"></a><span class="lineno"><a class="line" href="classSimpleExecContext.html#a304eca4f9464813bc3b2bd850cd36f1c">  288</a></span>&#160;    <a class="code" href="classSimpleExecContext.html#a304eca4f9464813bc3b2bd850cd36f1c">setVecLaneOperandT</a>(<span class="keyword">const</span> <a class="code" href="classStaticInst.html">StaticInst</a> *<a class="code" href="namespacePowerISA.html#a53469916ca59ded1955f23a592f32f41">si</a>, <span class="keywordtype">int</span> idx,</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;            <span class="keyword">const</span> LD&amp; <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>)</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;    {</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;        numVecRegWrites++;</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;        <span class="keyword">const</span> <a class="code" href="classRegId.html">RegId</a>&amp; <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a> = si-&gt;<a class="code" href="classStaticInst.html#a0b9c8811a17861a0986b300777326564">destRegIdx</a>(idx);</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;        assert(reg.<a class="code" href="classRegId.html#a0445adcd63868cc7580d42ed32b8a33b">isVecReg</a>());</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;        <span class="keywordflow">return</span> thread-&gt;<a class="code" href="classSimpleThread.html#a969746b988498bd0dff17eb84eadd3cf">setVecLane</a>(reg, val);</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;    }</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">void</span></div><div class="line"><a name="l00298"></a><span class="lineno"><a class="line" href="classSimpleExecContext.html#a27fc5eb4c93efa14a5d58b2b24762312">  298</a></span>&#160;    <a class="code" href="classSimpleExecContext.html#a27fc5eb4c93efa14a5d58b2b24762312">setVecLaneOperand</a>(<span class="keyword">const</span> <a class="code" href="classStaticInst.html">StaticInst</a> *<a class="code" href="namespacePowerISA.html#a53469916ca59ded1955f23a592f32f41">si</a>, <span class="keywordtype">int</span> idx,</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;            <span class="keyword">const</span> <a class="code" href="classLaneData.html">LaneData&lt;LaneSize::Byte&gt;</a>&amp; <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>)<span class="keyword"> override</span></div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="keyword">    </span>{ <span class="keywordflow">return</span> <a class="code" href="classSimpleExecContext.html#a304eca4f9464813bc3b2bd850cd36f1c">setVecLaneOperandT</a>(si, idx, val); }</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">void</span></div><div class="line"><a name="l00303"></a><span class="lineno"><a class="line" href="classSimpleExecContext.html#af440a66524b8ad822d2351418d00828d">  303</a></span>&#160;    <a class="code" href="classSimpleExecContext.html#af440a66524b8ad822d2351418d00828d">setVecLaneOperand</a>(<span class="keyword">const</span> <a class="code" href="classStaticInst.html">StaticInst</a> *<a class="code" href="namespacePowerISA.html#a53469916ca59ded1955f23a592f32f41">si</a>, <span class="keywordtype">int</span> idx,</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;            <span class="keyword">const</span> <a class="code" href="classLaneData.html">LaneData&lt;LaneSize::TwoByte&gt;</a>&amp; <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>)<span class="keyword"> override</span></div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="keyword">    </span>{ <span class="keywordflow">return</span> <a class="code" href="classSimpleExecContext.html#a304eca4f9464813bc3b2bd850cd36f1c">setVecLaneOperandT</a>(si, idx, val); }</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">void</span></div><div class="line"><a name="l00308"></a><span class="lineno"><a class="line" href="classSimpleExecContext.html#adc2962119ae5e9765279670d1ae06ad3">  308</a></span>&#160;    <a class="code" href="classSimpleExecContext.html#adc2962119ae5e9765279670d1ae06ad3">setVecLaneOperand</a>(<span class="keyword">const</span> <a class="code" href="classStaticInst.html">StaticInst</a> *<a class="code" href="namespacePowerISA.html#a53469916ca59ded1955f23a592f32f41">si</a>, <span class="keywordtype">int</span> idx,</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;            <span class="keyword">const</span> <a class="code" href="classLaneData.html">LaneData&lt;LaneSize::FourByte&gt;</a>&amp; <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>)<span class="keyword"> override</span></div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="keyword">    </span>{ <span class="keywordflow">return</span> <a class="code" href="classSimpleExecContext.html#a304eca4f9464813bc3b2bd850cd36f1c">setVecLaneOperandT</a>(si, idx, val); }</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">void</span></div><div class="line"><a name="l00313"></a><span class="lineno"><a class="line" href="classSimpleExecContext.html#a7f98000fc1e4a43a63fd0810675772ed">  313</a></span>&#160;    <a class="code" href="classSimpleExecContext.html#a7f98000fc1e4a43a63fd0810675772ed">setVecLaneOperand</a>(<span class="keyword">const</span> <a class="code" href="classStaticInst.html">StaticInst</a> *<a class="code" href="namespacePowerISA.html#a53469916ca59ded1955f23a592f32f41">si</a>, <span class="keywordtype">int</span> idx,</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;            <span class="keyword">const</span> <a class="code" href="classLaneData.html">LaneData&lt;LaneSize::EightByte&gt;</a>&amp; <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>)<span class="keyword"> override</span></div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="keyword">    </span>{ <span class="keywordflow">return</span> <a class="code" href="classSimpleExecContext.html#a304eca4f9464813bc3b2bd850cd36f1c">setVecLaneOperandT</a>(si, idx, val); }</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;    <a class="code" href="classExecContext.html#aa6bf511a8d84a3a95921ea34d0e6e19f">VecElem</a></div><div class="line"><a name="l00320"></a><span class="lineno"><a class="line" href="classSimpleExecContext.html#ac00ed3f9fe524a0c3e6477b3f072279b">  320</a></span>&#160;    <a class="code" href="classSimpleExecContext.html#ac00ed3f9fe524a0c3e6477b3f072279b">readVecElemOperand</a>(<span class="keyword">const</span> <a class="code" href="classStaticInst.html">StaticInst</a> *<a class="code" href="namespacePowerISA.html#a53469916ca59ded1955f23a592f32f41">si</a>, <span class="keywordtype">int</span> idx)<span class="keyword"> const override</span></div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;        numVecRegReads++;</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;        <span class="keyword">const</span> <a class="code" href="classRegId.html">RegId</a>&amp; <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a> = si-&gt;<a class="code" href="classStaticInst.html#a68494cbff467222c4911b6587a009cfa">srcRegIdx</a>(idx);</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;        assert(reg.<a class="code" href="classRegId.html#ad1030d1d5e1d92c33a1858e95ffb5ca0">isVecElem</a>());</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;        <span class="keywordflow">return</span> thread-&gt;<a class="code" href="classSimpleThread.html#abc48c8c68ac5b52237c253b4d3cba585">readVecElem</a>(reg);</div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;    }</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;    <span class="keywordtype">void</span></div><div class="line"><a name="l00330"></a><span class="lineno"><a class="line" href="classSimpleExecContext.html#a867858dc70b35392b5384e2187348146">  330</a></span>&#160;    <a class="code" href="classSimpleExecContext.html#a867858dc70b35392b5384e2187348146">setVecElemOperand</a>(<span class="keyword">const</span> <a class="code" href="classStaticInst.html">StaticInst</a> *<a class="code" href="namespacePowerISA.html#a53469916ca59ded1955f23a592f32f41">si</a>, <span class="keywordtype">int</span> idx,</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;                      <span class="keyword">const</span> <a class="code" href="classExecContext.html#aa6bf511a8d84a3a95921ea34d0e6e19f">VecElem</a> <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>)<span class="keyword"> override</span></div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;        numVecRegWrites++;</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;        <span class="keyword">const</span> <a class="code" href="classRegId.html">RegId</a>&amp; <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a> = si-&gt;<a class="code" href="classStaticInst.html#a0b9c8811a17861a0986b300777326564">destRegIdx</a>(idx);</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;        assert(reg.<a class="code" href="classRegId.html#ad1030d1d5e1d92c33a1858e95ffb5ca0">isVecElem</a>());</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;        thread-&gt;<a class="code" href="classSimpleThread.html#a934504811018cb32b3e702e9f82e61d6">setVecElem</a>(reg, val);</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;    }</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;    <span class="keyword">const</span> <a class="code" href="classVecPredRegContainer.html">VecPredRegContainer</a>&amp;</div><div class="line"><a name="l00340"></a><span class="lineno"><a class="line" href="classSimpleExecContext.html#a8b89ffc7aee2794ddcf8211d7d0e2573">  340</a></span>&#160;    <a class="code" href="classSimpleExecContext.html#a8b89ffc7aee2794ddcf8211d7d0e2573">readVecPredRegOperand</a>(<span class="keyword">const</span> <a class="code" href="classStaticInst.html">StaticInst</a> *<a class="code" href="namespacePowerISA.html#a53469916ca59ded1955f23a592f32f41">si</a>, <span class="keywordtype">int</span> idx)<span class="keyword"> const override</span></div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;        numVecPredRegReads++;</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;        <span class="keyword">const</span> <a class="code" href="classRegId.html">RegId</a>&amp; <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a> = si-&gt;<a class="code" href="classStaticInst.html#a68494cbff467222c4911b6587a009cfa">srcRegIdx</a>(idx);</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;        assert(reg.<a class="code" href="classRegId.html#a986fcc7933d52a75054527d6854cf365">isVecPredReg</a>());</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;        <span class="keywordflow">return</span> thread-&gt;<a class="code" href="classSimpleThread.html#a02800c9722380937727080c694c98707">readVecPredReg</a>(reg);</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;    }</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;    <a class="code" href="classVecPredRegContainer.html">VecPredRegContainer</a>&amp;</div><div class="line"><a name="l00349"></a><span class="lineno"><a class="line" href="classSimpleExecContext.html#a1f6aac82f4cf26409614a8fa236edc3b">  349</a></span>&#160;    <a class="code" href="classSimpleExecContext.html#a1f6aac82f4cf26409614a8fa236edc3b">getWritableVecPredRegOperand</a>(<span class="keyword">const</span> <a class="code" href="classStaticInst.html">StaticInst</a> *<a class="code" href="namespacePowerISA.html#a53469916ca59ded1955f23a592f32f41">si</a>, <span class="keywordtype">int</span> idx)<span class="keyword"> override</span></div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;        numVecPredRegWrites++;</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;        <span class="keyword">const</span> <a class="code" href="classRegId.html">RegId</a>&amp; <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a> = si-&gt;<a class="code" href="classStaticInst.html#a0b9c8811a17861a0986b300777326564">destRegIdx</a>(idx);</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;        assert(reg.<a class="code" href="classRegId.html#a986fcc7933d52a75054527d6854cf365">isVecPredReg</a>());</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;        <span class="keywordflow">return</span> thread-&gt;<a class="code" href="classSimpleThread.html#ab5d1e80a4adfa7358e9334ae31051818">getWritableVecPredReg</a>(reg);</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;    }</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;    <span class="keywordtype">void</span></div><div class="line"><a name="l00358"></a><span class="lineno"><a class="line" href="classSimpleExecContext.html#a32d5a2c0f88bcf9dd5c020e2b5f20fd3">  358</a></span>&#160;    <a class="code" href="classSimpleExecContext.html#a32d5a2c0f88bcf9dd5c020e2b5f20fd3">setVecPredRegOperand</a>(<span class="keyword">const</span> <a class="code" href="classStaticInst.html">StaticInst</a> *<a class="code" href="namespacePowerISA.html#a53469916ca59ded1955f23a592f32f41">si</a>, <span class="keywordtype">int</span> idx,</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;                         <span class="keyword">const</span> <a class="code" href="classVecPredRegContainer.html">VecPredRegContainer</a>&amp; <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>)<span class="keyword"> override</span></div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;        numVecPredRegWrites++;</div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;        <span class="keyword">const</span> <a class="code" href="classRegId.html">RegId</a>&amp; <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a> = si-&gt;<a class="code" href="classStaticInst.html#a0b9c8811a17861a0986b300777326564">destRegIdx</a>(idx);</div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;        assert(reg.<a class="code" href="classRegId.html#a986fcc7933d52a75054527d6854cf365">isVecPredReg</a>());</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;        thread-&gt;<a class="code" href="classSimpleThread.html#a6f389ccc86dfd2c346b4c4632661357f">setVecPredReg</a>(reg, val);</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;    }</div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;    <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a></div><div class="line"><a name="l00368"></a><span class="lineno"><a class="line" href="classSimpleExecContext.html#a49d862ad45fee8cab4b4fafa2052e707">  368</a></span>&#160;    <a class="code" href="classSimpleExecContext.html#a49d862ad45fee8cab4b4fafa2052e707">readCCRegOperand</a>(<span class="keyword">const</span> <a class="code" href="classStaticInst.html">StaticInst</a> *<a class="code" href="namespacePowerISA.html#a53469916ca59ded1955f23a592f32f41">si</a>, <span class="keywordtype">int</span> idx)<span class="keyword"> override</span></div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;        numCCRegReads++;</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;        <span class="keyword">const</span> <a class="code" href="classRegId.html">RegId</a>&amp; <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a> = si-&gt;<a class="code" href="classStaticInst.html#a68494cbff467222c4911b6587a009cfa">srcRegIdx</a>(idx);</div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;        assert(reg.<a class="code" href="classRegId.html#a7d908dc8450ca54057e8f70c951eb28c">isCCReg</a>());</div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;        <span class="keywordflow">return</span> thread-&gt;<a class="code" href="classSimpleThread.html#a8f9f3787938bd8e13a79894847d45158">readCCReg</a>(reg.<a class="code" href="classRegId.html#a71f999a53a753d40eb936374cc6cc844">index</a>());</div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;    }</div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;</div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;    <span class="keywordtype">void</span></div><div class="line"><a name="l00377"></a><span class="lineno"><a class="line" href="classSimpleExecContext.html#a2e18e157caf694fbeae60a18bcf219c7">  377</a></span>&#160;    <a class="code" href="classSimpleExecContext.html#a2e18e157caf694fbeae60a18bcf219c7">setCCRegOperand</a>(<span class="keyword">const</span> <a class="code" href="classStaticInst.html">StaticInst</a> *<a class="code" href="namespacePowerISA.html#a53469916ca59ded1955f23a592f32f41">si</a>, <span class="keywordtype">int</span> idx, <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>)<span class="keyword"> override</span></div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;        numCCRegWrites++;</div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;        <span class="keyword">const</span> <a class="code" href="classRegId.html">RegId</a>&amp; <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a> = si-&gt;<a class="code" href="classStaticInst.html#a0b9c8811a17861a0986b300777326564">destRegIdx</a>(idx);</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;        assert(reg.<a class="code" href="classRegId.html#a7d908dc8450ca54057e8f70c951eb28c">isCCReg</a>());</div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;        thread-&gt;<a class="code" href="classSimpleThread.html#ac431dd04d4e8dfc5e93d56697bef3850">setCCReg</a>(reg.<a class="code" href="classRegId.html#a71f999a53a753d40eb936374cc6cc844">index</a>(), <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>);</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;    }</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;</div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;    <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a></div><div class="line"><a name="l00386"></a><span class="lineno"><a class="line" href="classSimpleExecContext.html#ada18b4451f4f425fddddc34d6acd7503">  386</a></span>&#160;    <a class="code" href="classSimpleExecContext.html#ada18b4451f4f425fddddc34d6acd7503">readMiscRegOperand</a>(<span class="keyword">const</span> <a class="code" href="classStaticInst.html">StaticInst</a> *<a class="code" href="namespacePowerISA.html#a53469916ca59ded1955f23a592f32f41">si</a>, <span class="keywordtype">int</span> idx)<span class="keyword"> override</span></div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;        numIntRegReads++;</div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;        <span class="keyword">const</span> <a class="code" href="classRegId.html">RegId</a>&amp; <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a> = si-&gt;<a class="code" href="classStaticInst.html#a68494cbff467222c4911b6587a009cfa">srcRegIdx</a>(idx);</div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;        assert(reg.<a class="code" href="classRegId.html#ac4760027b4fd92b075febb4d7f52a1e6">isMiscReg</a>());</div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;        <span class="keywordflow">return</span> thread-&gt;<a class="code" href="classSimpleThread.html#a70a58c3e9dfb08f18f9c99c25eb329e6">readMiscReg</a>(reg.<a class="code" href="classRegId.html#a71f999a53a753d40eb936374cc6cc844">index</a>());</div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;    }</div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;</div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;    <span class="keywordtype">void</span></div><div class="line"><a name="l00395"></a><span class="lineno"><a class="line" href="classSimpleExecContext.html#acb2edc80adead3252c0b603242ffc8fe">  395</a></span>&#160;    <a class="code" href="classSimpleExecContext.html#acb2edc80adead3252c0b603242ffc8fe">setMiscRegOperand</a>(<span class="keyword">const</span> <a class="code" href="classStaticInst.html">StaticInst</a> *<a class="code" href="namespacePowerISA.html#a53469916ca59ded1955f23a592f32f41">si</a>, <span class="keywordtype">int</span> idx, <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>)<span class="keyword"> override</span></div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;        numIntRegWrites++;</div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;        <span class="keyword">const</span> <a class="code" href="classRegId.html">RegId</a>&amp; <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a> = si-&gt;<a class="code" href="classStaticInst.html#a0b9c8811a17861a0986b300777326564">destRegIdx</a>(idx);</div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;        assert(reg.<a class="code" href="classRegId.html#ac4760027b4fd92b075febb4d7f52a1e6">isMiscReg</a>());</div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;        thread-&gt;<a class="code" href="classSimpleThread.html#a7499c30c30fd50bd2211e8a65927c314">setMiscReg</a>(reg.<a class="code" href="classRegId.html#a71f999a53a753d40eb936374cc6cc844">index</a>(), <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>);</div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;    }</div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;</div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;    <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a></div><div class="line"><a name="l00408"></a><span class="lineno"><a class="line" href="classSimpleExecContext.html#a22746bb47616e3d0d4ee669784d7e326">  408</a></span>&#160;    <a class="code" href="classSimpleExecContext.html#a22746bb47616e3d0d4ee669784d7e326">readMiscReg</a>(<span class="keywordtype">int</span> misc_reg)<span class="keyword"> override</span></div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;        numIntRegReads++;</div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;        <span class="keywordflow">return</span> thread-&gt;<a class="code" href="classSimpleThread.html#a70a58c3e9dfb08f18f9c99c25eb329e6">readMiscReg</a>(misc_reg);</div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;    }</div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;</div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;    <span class="keywordtype">void</span></div><div class="line"><a name="l00419"></a><span class="lineno"><a class="line" href="classSimpleExecContext.html#a8836c5faa1ed6179594010cbbb9617f2">  419</a></span>&#160;    <a class="code" href="classSimpleExecContext.html#a8836c5faa1ed6179594010cbbb9617f2">setMiscReg</a>(<span class="keywordtype">int</span> misc_reg, <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>)<span class="keyword"> override</span></div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;        numIntRegWrites++;</div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;        thread-&gt;<a class="code" href="classSimpleThread.html#a7499c30c30fd50bd2211e8a65927c314">setMiscReg</a>(misc_reg, val);</div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;    }</div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;</div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;    <a class="code" href="classExecContext.html#a2fe93eae3d2c13617df5625399170eca">PCState</a></div><div class="line"><a name="l00426"></a><span class="lineno"><a class="line" href="classSimpleExecContext.html#acbea39e0bbd1a5dcdeb95a0814ec3717">  426</a></span>&#160;    <a class="code" href="classSimpleExecContext.html#acbea39e0bbd1a5dcdeb95a0814ec3717">pcState</a>()<span class="keyword"> const override</span></div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;        <span class="keywordflow">return</span> thread-&gt;<a class="code" href="classSimpleThread.html#a58a0f88527d55c618ae440aed51ec1ee">pcState</a>();</div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;    }</div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;</div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;    <span class="keywordtype">void</span></div><div class="line"><a name="l00432"></a><span class="lineno"><a class="line" href="classSimpleExecContext.html#a6a3a4278fd384e3ed002c9794e9f9f9b">  432</a></span>&#160;    <a class="code" href="classSimpleExecContext.html#a6a3a4278fd384e3ed002c9794e9f9f9b">pcState</a>(<span class="keyword">const</span> <a class="code" href="classExecContext.html#a2fe93eae3d2c13617df5625399170eca">PCState</a> &amp;<a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>)<span class="keyword"> override</span></div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;        thread-&gt;<a class="code" href="classSimpleThread.html#a58a0f88527d55c618ae440aed51ec1ee">pcState</a>(val);</div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;    }</div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;</div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;    <a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a></div><div class="line"><a name="l00438"></a><span class="lineno"><a class="line" href="classSimpleExecContext.html#a06e6f7b92b55f3d1647f7f067f15c9aa">  438</a></span>&#160;    <a class="code" href="classSimpleExecContext.html#a06e6f7b92b55f3d1647f7f067f15c9aa">readMem</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="inet_8hh.html#ae32b25ff633168fbdecd8d24293034cd">addr</a>, uint8_t *<a class="code" href="circlebuf_8test_8cc.html#ac89b5786f65419c30c7a97e2d5c40fe9">data</a>, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> size,</div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;            <a class="code" href="classFlags.html">Request::Flags</a> flags,</div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;            <span class="keyword">const</span> <a class="code" href="classstd_1_1vector.html">std::vector&lt;bool&gt;</a>&amp; byteEnable = <a class="code" href="classstd_1_1vector.html">std::vector&lt;bool&gt;</a>())<span class="keyword"></span></div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="keyword">        override</span></div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;        <span class="keywordflow">return</span> cpu-&gt;<a class="code" href="classBaseSimpleCPU.html#aa93dd54ff48421a36591929ec6168e3d">readMem</a>(addr, data, size, flags, byteEnable);</div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;    }</div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;</div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;    <a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a></div><div class="line"><a name="l00447"></a><span class="lineno"><a class="line" href="classSimpleExecContext.html#afbcabcb5459cd5fba95a423d5c289441">  447</a></span>&#160;    <a class="code" href="classSimpleExecContext.html#afbcabcb5459cd5fba95a423d5c289441">initiateMemRead</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> addr, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> size,</div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;                    <a class="code" href="classFlags.html">Request::Flags</a> flags,</div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;                    <span class="keyword">const</span> <a class="code" href="classstd_1_1vector.html">std::vector&lt;bool&gt;</a>&amp; byteEnable = <a class="code" href="classstd_1_1vector.html">std::vector&lt;bool&gt;</a>())<span class="keyword"></span></div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="keyword">        override</span></div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;        <span class="keywordflow">return</span> cpu-&gt;<a class="code" href="classBaseSimpleCPU.html#a190de4f0782ed5b85cfa5582c1a1adef">initiateMemRead</a>(addr, size, flags, byteEnable);</div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;    }</div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;</div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;    <a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a></div><div class="line"><a name="l00456"></a><span class="lineno"><a class="line" href="classSimpleExecContext.html#abf4d7d7105e52b6bcff78e53d3334fb2">  456</a></span>&#160;    <a class="code" href="classSimpleExecContext.html#abf4d7d7105e52b6bcff78e53d3334fb2">writeMem</a>(uint8_t *data, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> size, <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> addr,</div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;             <a class="code" href="classFlags.html">Request::Flags</a> flags, uint64_t *res,</div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;             <span class="keyword">const</span> <a class="code" href="classstd_1_1vector.html">std::vector&lt;bool&gt;</a>&amp; byteEnable = <a class="code" href="classstd_1_1vector.html">std::vector&lt;bool&gt;</a>())<span class="keyword"></span></div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;<span class="keyword">        override</span></div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;        assert(byteEnable.empty() || byteEnable.size() == size);</div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;        <span class="keywordflow">return</span> cpu-&gt;<a class="code" href="classBaseSimpleCPU.html#a6331c07b3003913ec615539ac992a26a">writeMem</a>(data, size, addr, flags, res, byteEnable);</div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;    }</div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;</div><div class="line"><a name="l00465"></a><span class="lineno"><a class="line" href="classSimpleExecContext.html#a49687064ddf3781247ea798b4e9db9f3">  465</a></span>&#160;    <a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a> <a class="code" href="classSimpleExecContext.html#a49687064ddf3781247ea798b4e9db9f3">amoMem</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> addr, uint8_t *data, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> size,</div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;                 <a class="code" href="classFlags.html">Request::Flags</a> flags, <a class="code" href="base_2types_8hh.html#acd8959954ccfa9c2fa52d5f65f90e270">AtomicOpFunctorPtr</a> amo_op)<span class="keyword"> override</span></div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;        <span class="keywordflow">return</span> cpu-&gt;<a class="code" href="classBaseSimpleCPU.html#a35c3a906b0d6486b372f03deb3d67481">amoMem</a>(addr, data, size, flags, std::move(amo_op));</div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;    }</div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;</div><div class="line"><a name="l00471"></a><span class="lineno"><a class="line" href="classSimpleExecContext.html#a54a498e18cc52e6a73bbea96c2de15a6">  471</a></span>&#160;    <a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a> <a class="code" href="classSimpleExecContext.html#a54a498e18cc52e6a73bbea96c2de15a6">initiateMemAMO</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> addr, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> size,</div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;                         <a class="code" href="classFlags.html">Request::Flags</a> flags,</div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;                         <a class="code" href="base_2types_8hh.html#acd8959954ccfa9c2fa52d5f65f90e270">AtomicOpFunctorPtr</a> amo_op)<span class="keyword"> override</span></div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;        <span class="keywordflow">return</span> cpu-&gt;<a class="code" href="classBaseSimpleCPU.html#a79daa990328191134e3279661ea59543">initiateMemAMO</a>(addr, size, flags, std::move(amo_op));</div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;    }</div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;</div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;    <span class="keywordtype">void</span></div><div class="line"><a name="l00482"></a><span class="lineno"><a class="line" href="classSimpleExecContext.html#adaaaf695acccd68293fbac2989dfaa09">  482</a></span>&#160;    <a class="code" href="classSimpleExecContext.html#adaaaf695acccd68293fbac2989dfaa09">setStCondFailures</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> sc_failures)<span class="keyword"> override</span></div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;        thread-&gt;<a class="code" href="classSimpleThread.html#a64f6044202a3a38083f22942bde900c7">setStCondFailures</a>(sc_failures);</div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;    }</div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;</div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span></div><div class="line"><a name="l00491"></a><span class="lineno"><a class="line" href="classSimpleExecContext.html#aab7cb605eae3e7788e68437fd8743a9d">  491</a></span>&#160;    <a class="code" href="classSimpleExecContext.html#aab7cb605eae3e7788e68437fd8743a9d">readStCondFailures</a>()<span class="keyword"> const override</span></div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;        <span class="keywordflow">return</span> thread-&gt;<a class="code" href="classSimpleThread.html#a2c30c4e1767ff37ba10f8b007e541d42">readStCondFailures</a>();</div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;    }</div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;</div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;    <span class="keywordtype">void</span></div><div class="line"><a name="l00500"></a><span class="lineno"><a class="line" href="classSimpleExecContext.html#addeeb981cf82018ae3e87edff1b3335b">  500</a></span>&#160;    <a class="code" href="classSimpleExecContext.html#addeeb981cf82018ae3e87edff1b3335b">syscall</a>(int64_t callnum, <a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a> *fault)<span class="keyword"> override</span></div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="full__system_8hh.html#af929576af6f85c8849704b66d04b8370">FullSystem</a>)</div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;            <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Syscall emulation isn&#39;t available in FS mode.&quot;</span>);</div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;</div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;        thread-&gt;<a class="code" href="classSimpleThread.html#aa9ef09939e0138c48919d63e21b17098">syscall</a>(callnum, fault);</div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;    }</div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;</div><div class="line"><a name="l00509"></a><span class="lineno"><a class="line" href="classSimpleExecContext.html#aaa2076922c74b809c6d5cdc8587a0049">  509</a></span>&#160;    <a class="code" href="classThreadContext.html">ThreadContext</a> *<a class="code" href="classSimpleExecContext.html#aaa2076922c74b809c6d5cdc8587a0049">tcBase</a>()<span class="keyword"> override </span>{ <span class="keywordflow">return</span> thread-&gt;<a class="code" href="classSimpleThread.html#a7da3f5e0fcea7bb73fce014f93bf2c0c">getTC</a>(); }</div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;</div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;    <span class="keywordtype">bool</span></div><div class="line"><a name="l00512"></a><span class="lineno"><a class="line" href="classSimpleExecContext.html#aca01b10faaee1a88e7a73def267e8d94">  512</a></span>&#160;    <a class="code" href="classSimpleExecContext.html#aca01b10faaee1a88e7a73def267e8d94">readPredicate</a>()<span class="keyword"> const override</span></div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;        <span class="keywordflow">return</span> thread-&gt;<a class="code" href="classSimpleThread.html#a5315839fabfcbb01370c73d679897188">readPredicate</a>();</div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;    }</div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;</div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;    <span class="keywordtype">void</span></div><div class="line"><a name="l00518"></a><span class="lineno"><a class="line" href="classSimpleExecContext.html#a12097328b6a747f2a449442cc781d4de">  518</a></span>&#160;    <a class="code" href="classSimpleExecContext.html#a12097328b6a747f2a449442cc781d4de">setPredicate</a>(<span class="keywordtype">bool</span> <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>)<span class="keyword"> override</span></div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;        thread-&gt;<a class="code" href="classSimpleThread.html#a0cf00998a894e5ff9c18f1810673f6e9">setPredicate</a>(val);</div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;</div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;        <span class="keywordflow">if</span> (cpu-&gt;<a class="code" href="classBaseSimpleCPU.html#a1c5b42da4bb058bf584c14d4efe4e456">traceData</a>) {</div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;            cpu-&gt;<a class="code" href="classBaseSimpleCPU.html#a1c5b42da4bb058bf584c14d4efe4e456">traceData</a>-&gt;<a class="code" href="classTrace_1_1InstRecord.html#aca7dc52b54d4c4a24934ef6d8e049eda">setPredicate</a>(val);</div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;        }</div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;    }</div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;</div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;    <span class="keywordtype">bool</span></div><div class="line"><a name="l00528"></a><span class="lineno"><a class="line" href="classSimpleExecContext.html#a45c836274d949895833f56e37f4af957">  528</a></span>&#160;    <a class="code" href="classSimpleExecContext.html#a45c836274d949895833f56e37f4af957">readMemAccPredicate</a>()<span class="keyword"> const override</span></div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;        <span class="keywordflow">return</span> thread-&gt;<a class="code" href="classSimpleThread.html#aa6deb23f672613d3fe5284d1255e6ddd">readMemAccPredicate</a>();</div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;    }</div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;</div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;    <span class="keywordtype">void</span></div><div class="line"><a name="l00534"></a><span class="lineno"><a class="line" href="classSimpleExecContext.html#a80ce69d04d83e0103f05e11ebcb08ade">  534</a></span>&#160;    <a class="code" href="classSimpleExecContext.html#a80ce69d04d83e0103f05e11ebcb08ade">setMemAccPredicate</a>(<span class="keywordtype">bool</span> <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>)<span class="keyword"> override</span></div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;        thread-&gt;<a class="code" href="classSimpleThread.html#a7d50d48d61bac9cc8116abf1952d542d">setMemAccPredicate</a>(val);</div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;    }</div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;</div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;    <span class="keywordtype">void</span></div><div class="line"><a name="l00543"></a><span class="lineno"><a class="line" href="classSimpleExecContext.html#aa71de30c11c3ca5a81485e226d5b994e">  543</a></span>&#160;    <a class="code" href="classSimpleExecContext.html#aa71de30c11c3ca5a81485e226d5b994e">demapPage</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceMipsISA.html#a9bab751e4fa25d88bf84ee970a01a641">vaddr</a>, uint64_t asn)<span class="keyword"> override</span></div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;        thread-&gt;<a class="code" href="classSimpleThread.html#a1743e2bfa14c673773d5006ecd686add">demapPage</a>(vaddr, asn);</div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;    }</div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;</div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;    <span class="keywordtype">void</span></div><div class="line"><a name="l00549"></a><span class="lineno"><a class="line" href="classSimpleExecContext.html#ac0e440788b75b83158064950c91b2845">  549</a></span>&#160;    <a class="code" href="classSimpleExecContext.html#ac0e440788b75b83158064950c91b2845">armMonitor</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> address)<span class="keyword"> override</span></div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;        cpu-&gt;<a class="code" href="classBaseCPU.html#ad422fe4fd81f001fc61ce580745eb564">armMonitor</a>(thread-&gt;<a class="code" href="classSimpleThread.html#a033b807c0f9346e43d92629aad1ed34a">threadId</a>(), address);</div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;    }</div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;</div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;    <span class="keywordtype">bool</span></div><div class="line"><a name="l00555"></a><span class="lineno"><a class="line" href="classSimpleExecContext.html#aebccbc34fa4a16837ba9668447087c7f">  555</a></span>&#160;    <a class="code" href="classSimpleExecContext.html#aebccbc34fa4a16837ba9668447087c7f">mwait</a>(<a class="code" href="classPacket.html">PacketPtr</a> pkt)<span class="keyword"> override</span></div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;        <span class="keywordflow">return</span> cpu-&gt;<a class="code" href="classBaseCPU.html#a4e0d7858e36fddc75599b33f4a9b8090">mwait</a>(thread-&gt;<a class="code" href="classSimpleThread.html#a033b807c0f9346e43d92629aad1ed34a">threadId</a>(), pkt);</div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;    }</div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;</div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;    <span class="keywordtype">void</span></div><div class="line"><a name="l00561"></a><span class="lineno"><a class="line" href="classSimpleExecContext.html#a274ccfc9220970ddc3e169a505ef053b">  561</a></span>&#160;    <a class="code" href="classSimpleExecContext.html#a274ccfc9220970ddc3e169a505ef053b">mwaitAtomic</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc)<span class="keyword"> override</span></div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;        cpu-&gt;<a class="code" href="classBaseCPU.html#aa4602dc5b10a5dd23f158924f2eafe8c">mwaitAtomic</a>(thread-&gt;<a class="code" href="classSimpleThread.html#a033b807c0f9346e43d92629aad1ed34a">threadId</a>(), tc, thread-&gt;<a class="code" href="classSimpleThread.html#a6afccc03e81e5d95e5a7f3f17f830123">dtb</a>);</div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;    }</div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;</div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;    <a class="code" href="structAddressMonitor.html">AddressMonitor</a> *</div><div class="line"><a name="l00567"></a><span class="lineno"><a class="line" href="classSimpleExecContext.html#a5811460b365c7830f30c8dca63be2060">  567</a></span>&#160;    <a class="code" href="classSimpleExecContext.html#a5811460b365c7830f30c8dca63be2060">getAddrMonitor</a>()<span class="keyword"> override</span></div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;        <span class="keywordflow">return</span> cpu-&gt;<a class="code" href="classBaseCPU.html#af6a99b4d2ceaddf40d4087937b9109ea">getCpuAddrMonitor</a>(thread-&gt;<a class="code" href="classSimpleThread.html#a033b807c0f9346e43d92629aad1ed34a">threadId</a>());</div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;    }</div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;};</div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;</div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;<span class="preprocessor">#endif // __CPU_EXEC_CONTEXT_HH__</span></div><div class="ttc" id="logging_8hh_html_a1445e207e36c97ff84c54b47288cea19"><div class="ttname"><a href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a></div><div class="ttdeci">#define panic(...)</div><div class="ttdoc">This implements a cprintf based panic() function. </div><div class="ttdef"><b>Definition:</b> <a href="logging_8hh_source.html#l00167">logging.hh:167</a></div></div>
<div class="ttc" id="classSimpleExecContext_html_ac7ba54eaae80b59efd04005f7c4dfbef"><div class="ttname"><a href="classSimpleExecContext.html#ac7ba54eaae80b59efd04005f7c4dfbef">SimpleExecContext::setFloatRegOperandBits</a></div><div class="ttdeci">void setFloatRegOperandBits(const StaticInst *si, int idx, RegVal val) override</div><div class="ttdoc">Sets the bits of a floating point register of single width to a binary value. </div><div class="ttdef"><b>Definition:</b> <a href="simple_2exec__context_8hh_source.html#l00210">exec_context.hh:210</a></div></div>
<div class="ttc" id="classSimpleExecContext_html_a1c311f47eb5dfd3bdf3c267cdcedafcc"><div class="ttname"><a href="classSimpleExecContext.html#a1c311f47eb5dfd3bdf3c267cdcedafcc">SimpleExecContext::lastDcacheStall</a></div><div class="ttdeci">Counter lastDcacheStall</div><div class="ttdef"><b>Definition:</b> <a href="simple_2exec__context_8hh_source.html#l00155">exec_context.hh:155</a></div></div>
<div class="ttc" id="classBaseSimpleCPU_html_a35c3a906b0d6486b372f03deb3d67481"><div class="ttname"><a href="classBaseSimpleCPU.html#a35c3a906b0d6486b372f03deb3d67481">BaseSimpleCPU::amoMem</a></div><div class="ttdeci">virtual Fault amoMem(Addr addr, uint8_t *data, unsigned size, Request::Flags flags, AtomicOpFunctorPtr amo_op)</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2base_8hh_source.html#l00163">base.hh:163</a></div></div>
<div class="ttc" id="classSimpleThread_html_a969746b988498bd0dff17eb84eadd3cf"><div class="ttname"><a href="classSimpleThread.html#a969746b988498bd0dff17eb84eadd3cf">SimpleThread::setVecLane</a></div><div class="ttdeci">virtual void setVecLane(const RegId &amp;reg, const LaneData&lt; LaneSize::Byte &gt; &amp;val) override</div><div class="ttdoc">Write a lane of the destination vector register. </div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00410">simple_thread.hh:410</a></div></div>
<div class="ttc" id="classSimpleExecContext_html_a6016e49c13c611a77c0394323cca5d46"><div class="ttname"><a href="classSimpleExecContext.html#a6016e49c13c611a77c0394323cca5d46">SimpleExecContext::numFpAluAccesses</a></div><div class="ttdeci">Stats::Scalar numFpAluAccesses</div><div class="ttdef"><b>Definition:</b> <a href="simple_2exec__context_8hh_source.html#l00091">exec_context.hh:91</a></div></div>
<div class="ttc" id="classSimpleExecContext_html_a9e5ccd106cc37ea6ec141c60e1428d9f"><div class="ttname"><a href="classSimpleExecContext.html#a9e5ccd106cc37ea6ec141c60e1428d9f">SimpleExecContext::readVec64BitLaneOperand</a></div><div class="ttdeci">virtual ConstVecLane64 readVec64BitLaneOperand(const StaticInst *si, int idx) const override</div><div class="ttdoc">Reads source vector 64bit operand. </div><div class="ttdef"><b>Definition:</b> <a href="simple_2exec__context_8hh_source.html#l00281">exec_context.hh:281</a></div></div>
<div class="ttc" id="classSimpleExecContext_html_a7f98000fc1e4a43a63fd0810675772ed"><div class="ttname"><a href="classSimpleExecContext.html#a7f98000fc1e4a43a63fd0810675772ed">SimpleExecContext::setVecLaneOperand</a></div><div class="ttdeci">virtual void setVecLaneOperand(const StaticInst *si, int idx, const LaneData&lt; LaneSize::EightByte &gt; &amp;val) override</div><div class="ttdoc">Write a lane of the destination vector operand. </div><div class="ttdef"><b>Definition:</b> <a href="simple_2exec__context_8hh_source.html#l00313">exec_context.hh:313</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a6c9f38e48611db30642897e93a05104c"><div class="ttname"><a href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">X86ISA::reg</a></div><div class="ttdeci">Bitfield&lt; 5, 3 &gt; reg</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2types_8hh_source.html#l00089">types.hh:89</a></div></div>
<div class="ttc" id="classBaseCPU_html_af6a99b4d2ceaddf40d4087937b9109ea"><div class="ttname"><a href="classBaseCPU.html#af6a99b4d2ceaddf40d4087937b9109ea">BaseCPU::getCpuAddrMonitor</a></div><div class="ttdeci">AddressMonitor * getCpuAddrMonitor(ThreadID tid)</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2base_8hh_source.html#l00614">base.hh:614</a></div></div>
<div class="ttc" id="classRegId_html_ac4760027b4fd92b075febb4d7f52a1e6"><div class="ttname"><a href="classRegId.html#ac4760027b4fd92b075febb4d7f52a1e6">RegId::isMiscReg</a></div><div class="ttdeci">bool isMiscReg() const</div><div class="ttdoc">true if it is a condition-code physical register. </div><div class="ttdef"><b>Definition:</b> <a href="reg__class_8hh_source.html#l00167">reg_class.hh:167</a></div></div>
<div class="ttc" id="classSimpleExecContext_html_a9b77f651dc60081495fd6a8ca2c9684b"><div class="ttname"><a href="classSimpleExecContext.html#a9b77f651dc60081495fd6a8ca2c9684b">SimpleExecContext::notIdleFraction</a></div><div class="ttdeci">Stats::Average notIdleFraction</div><div class="ttdef"><b>Definition:</b> <a href="simple_2exec__context_8hh_source.html#l00146">exec_context.hh:146</a></div></div>
<div class="ttc" id="classBaseSimpleCPU_html_a6331c07b3003913ec615539ac992a26a"><div class="ttname"><a href="classBaseSimpleCPU.html#a6331c07b3003913ec615539ac992a26a">BaseSimpleCPU::writeMem</a></div><div class="ttdeci">virtual Fault writeMem(uint8_t *data, unsigned size, Addr addr, Request::Flags flags, uint64_t *res, const std::vector&lt; bool &gt; &amp;byteEnable=std::vector&lt; bool &gt;())</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2base_8hh_source.html#l00157">base.hh:157</a></div></div>
<div class="ttc" id="classSimpleExecContext_html_a1f6aac82f4cf26409614a8fa236edc3b"><div class="ttname"><a href="classSimpleExecContext.html#a1f6aac82f4cf26409614a8fa236edc3b">SimpleExecContext::getWritableVecPredRegOperand</a></div><div class="ttdeci">VecPredRegContainer &amp; getWritableVecPredRegOperand(const StaticInst *si, int idx) override</div><div class="ttdoc">Gets destination predicate register operand for modification. </div><div class="ttdef"><b>Definition:</b> <a href="simple_2exec__context_8hh_source.html#l00349">exec_context.hh:349</a></div></div>
<div class="ttc" id="classStats_1_1Average_html"><div class="ttname"><a href="classStats_1_1Average.html">Stats::Average</a></div><div class="ttdoc">A stat that calculates the per tick average of a value. </div><div class="ttdef"><b>Definition:</b> <a href="statistics_8hh_source.html#l02526">statistics.hh:2526</a></div></div>
<div class="ttc" id="classSimpleExecContext_html_a376bba3f081ad8dabc8b577a6f754755"><div class="ttname"><a href="classSimpleExecContext.html#a376bba3f081ad8dabc8b577a6f754755">SimpleExecContext::numVecPredRegReads</a></div><div class="ttdeci">Stats::Scalar numVecPredRegReads</div><div class="ttdef"><b>Definition:</b> <a href="simple_2exec__context_8hh_source.html#l00124">exec_context.hh:124</a></div></div>
<div class="ttc" id="classSimpleExecContext_html_a634e9a35ce194811d8751286ecfa1100"><div class="ttname"><a href="classSimpleExecContext.html#a634e9a35ce194811d8751286ecfa1100">SimpleExecContext::stayAtPC</a></div><div class="ttdeci">bool stayAtPC</div><div class="ttdef"><b>Definition:</b> <a href="simple_2exec__context_8hh_source.html#l00074">exec_context.hh:74</a></div></div>
<div class="ttc" id="classVecRegContainer_html"><div class="ttname"><a href="classVecRegContainer.html">VecRegContainer</a></div><div class="ttdoc">Vector Register Abstraction This generic class is the model in a particularization of MVC...</div><div class="ttdef"><b>Definition:</b> <a href="vec__reg_8hh_source.html#l00160">vec_reg.hh:160</a></div></div>
<div class="ttc" id="classSimpleThread_html_a5315839fabfcbb01370c73d679897188"><div class="ttname"><a href="classSimpleThread.html#a5315839fabfcbb01370c73d679897188">SimpleThread::readPredicate</a></div><div class="ttdeci">bool readPredicate() const</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00564">simple_thread.hh:564</a></div></div>
<div class="ttc" id="classSimpleExecContext_html_a4710b5e18350db132a866c933439ee48"><div class="ttname"><a href="classSimpleExecContext.html#a4710b5e18350db132a866c933439ee48">SimpleExecContext::numLoadInsts</a></div><div class="ttdeci">Stats::Scalar numLoadInsts</div><div class="ttdef"><b>Definition:</b> <a href="simple_2exec__context_8hh_source.html#l00133">exec_context.hh:133</a></div></div>
<div class="ttc" id="static__inst__fwd_8hh_html"><div class="ttname"><a href="static__inst__fwd_8hh.html">static_inst_fwd.hh</a></div></div>
<div class="ttc" id="classSimpleExecContext_html_af4ee23850c63a5d2cb876fb3d65776a4"><div class="ttname"><a href="classSimpleExecContext.html#af4ee23850c63a5d2cb876fb3d65776a4">SimpleExecContext::numIntAluAccesses</a></div><div class="ttdeci">Stats::Scalar numIntAluAccesses</div><div class="ttdef"><b>Definition:</b> <a href="simple_2exec__context_8hh_source.html#l00088">exec_context.hh:88</a></div></div>
<div class="ttc" id="classSimpleThread_html_a2c30c4e1767ff37ba10f8b007e541d42"><div class="ttname"><a href="classSimpleThread.html#a2c30c4e1767ff37ba10f8b007e541d42">SimpleThread::readStCondFailures</a></div><div class="ttdeci">unsigned readStCondFailures() const override</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00597">simple_thread.hh:597</a></div></div>
<div class="ttc" id="classSimpleExecContext_html_a06c0d36392715479c7015613c06960aa"><div class="ttname"><a href="classSimpleExecContext.html#a06c0d36392715479c7015613c06960aa">SimpleExecContext::readVec16BitLaneOperand</a></div><div class="ttdeci">virtual ConstVecLane16 readVec16BitLaneOperand(const StaticInst *si, int idx) const override</div><div class="ttdoc">Reads source vector 16bit operand. </div><div class="ttdef"><b>Definition:</b> <a href="simple_2exec__context_8hh_source.html#l00269">exec_context.hh:269</a></div></div>
<div class="ttc" id="classSimpleThread_html_a8f9f3787938bd8e13a79894847d45158"><div class="ttname"><a href="classSimpleThread.html#a8f9f3787938bd8e13a79894847d45158">SimpleThread::readCCReg</a></div><div class="ttdeci">RegVal readCCReg(RegIndex reg_idx) const override</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00469">simple_thread.hh:469</a></div></div>
<div class="ttc" id="classSimpleExecContext_html_a0ba08898381cc86f6bea70916d01a212"><div class="ttname"><a href="classSimpleExecContext.html#a0ba08898381cc86f6bea70916d01a212">SimpleExecContext::statExecutedInstType</a></div><div class="ttdeci">Stats::Vector statExecutedInstType</div><div class="ttdef"><b>Definition:</b> <a href="simple_2exec__context_8hh_source.html#l00167">exec_context.hh:167</a></div></div>
<div class="ttc" id="classSimpleExecContext_html_ac00ed3f9fe524a0c3e6477b3f072279b"><div class="ttname"><a href="classSimpleExecContext.html#ac00ed3f9fe524a0c3e6477b3f072279b">SimpleExecContext::readVecElemOperand</a></div><div class="ttdeci">VecElem readVecElemOperand(const StaticInst *si, int idx) const override</div><div class="ttdoc">Reads an element of a vector register. </div><div class="ttdef"><b>Definition:</b> <a href="simple_2exec__context_8hh_source.html#l00320">exec_context.hh:320</a></div></div>
<div class="ttc" id="classSimpleExecContext_html_adc2962119ae5e9765279670d1ae06ad3"><div class="ttname"><a href="classSimpleExecContext.html#adc2962119ae5e9765279670d1ae06ad3">SimpleExecContext::setVecLaneOperand</a></div><div class="ttdeci">virtual void setVecLaneOperand(const StaticInst *si, int idx, const LaneData&lt; LaneSize::FourByte &gt; &amp;val) override</div><div class="ttdoc">Write a lane of the destination vector operand. </div><div class="ttdef"><b>Definition:</b> <a href="simple_2exec__context_8hh_source.html#l00308">exec_context.hh:308</a></div></div>
<div class="ttc" id="classSimpleExecContext_html_a0f085fbefb0b23d63f5063e6c5b34928"><div class="ttname"><a href="classSimpleExecContext.html#a0f085fbefb0b23d63f5063e6c5b34928">SimpleExecContext::cpu</a></div><div class="ttdeci">BaseSimpleCPU * cpu</div><div class="ttdef"><b>Definition:</b> <a href="simple_2exec__context_8hh_source.html#l00067">exec_context.hh:67</a></div></div>
<div class="ttc" id="classSimpleExecContext_html_abf4d7d7105e52b6bcff78e53d3334fb2"><div class="ttname"><a href="classSimpleExecContext.html#abf4d7d7105e52b6bcff78e53d3334fb2">SimpleExecContext::writeMem</a></div><div class="ttdeci">Fault writeMem(uint8_t *data, unsigned int size, Addr addr, Request::Flags flags, uint64_t *res, const std::vector&lt; bool &gt; &amp;byteEnable=std::vector&lt; bool &gt;()) override</div><div class="ttdoc">For atomic-mode contexts, perform an atomic memory write operation. </div><div class="ttdef"><b>Definition:</b> <a href="simple_2exec__context_8hh_source.html#l00456">exec_context.hh:456</a></div></div>
<div class="ttc" id="request_8hh_html"><div class="ttname"><a href="request_8hh.html">request.hh</a></div><div class="ttdoc">Declaration of a request, the overall memory request consisting of the parts of the request that are ...</div></div>
<div class="ttc" id="classSimpleExecContext_html"><div class="ttname"><a href="classSimpleExecContext.html">SimpleExecContext</a></div><div class="ttdef"><b>Definition:</b> <a href="simple_2exec__context_8hh_source.html#l00061">exec_context.hh:61</a></div></div>
<div class="ttc" id="inet_8hh_html_ae32b25ff633168fbdecd8d24293034cd"><div class="ttname"><a href="inet_8hh.html#ae32b25ff633168fbdecd8d24293034cd">addr</a></div><div class="ttdeci">ip6_addr_t addr</div><div class="ttdef"><b>Definition:</b> <a href="inet_8hh_source.html#l00335">inet.hh:335</a></div></div>
<div class="ttc" id="cpu_2base_8hh_html"><div class="ttname"><a href="cpu_2base_8hh.html">base.hh</a></div></div>
<div class="ttc" id="classExecContext_html_a2fe93eae3d2c13617df5625399170eca"><div class="ttname"><a href="classExecContext.html#a2fe93eae3d2c13617df5625399170eca">ExecContext::PCState</a></div><div class="ttdeci">TheISA::PCState PCState</div><div class="ttdef"><b>Definition:</b> <a href="exec__context_8hh_source.html#l00075">exec_context.hh:75</a></div></div>
<div class="ttc" id="classSimpleExecContext_html_ab2c431ca1b5e82dfbe133a3f5d9731cc"><div class="ttname"><a href="classSimpleExecContext.html#ab2c431ca1b5e82dfbe133a3f5d9731cc">SimpleExecContext::numCCRegReads</a></div><div class="ttdeci">Stats::Scalar numCCRegReads</div><div class="ttdef"><b>Definition:</b> <a href="simple_2exec__context_8hh_source.html#l00128">exec_context.hh:128</a></div></div>
<div class="ttc" id="full__system_8hh_html_af929576af6f85c8849704b66d04b8370"><div class="ttname"><a href="full__system_8hh.html#af929576af6f85c8849704b66d04b8370">FullSystem</a></div><div class="ttdeci">bool FullSystem</div><div class="ttdoc">The FullSystem variable can be used to determine the current mode of simulation. </div><div class="ttdef"><b>Definition:</b> <a href="root_8cc_source.html#l00136">root.cc:136</a></div></div>
<div class="ttc" id="classSimpleThread_html_a58a0f88527d55c618ae440aed51ec1ee"><div class="ttname"><a href="classSimpleThread.html#a58a0f88527d55c618ae440aed51ec1ee">SimpleThread::pcState</a></div><div class="ttdeci">TheISA::PCState pcState() const override</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00552">simple_thread.hh:552</a></div></div>
<div class="ttc" id="classSimpleExecContext_html_ab80b9ed7d1c68d88280fefc274d82ff5"><div class="ttname"><a href="classSimpleExecContext.html#ab80b9ed7d1c68d88280fefc274d82ff5">SimpleExecContext::numFpRegWrites</a></div><div class="ttdeci">Stats::Scalar numFpRegWrites</div><div class="ttdef"><b>Definition:</b> <a href="simple_2exec__context_8hh_source.html#l00117">exec_context.hh:117</a></div></div>
<div class="ttc" id="classSimpleExecContext_html_ace385bec956d15872aa1a2bdb6b4117c"><div class="ttname"><a href="classSimpleExecContext.html#ace385bec956d15872aa1a2bdb6b4117c">SimpleExecContext::numIntRegReads</a></div><div class="ttdeci">Stats::Scalar numIntRegReads</div><div class="ttdef"><b>Definition:</b> <a href="simple_2exec__context_8hh_source.html#l00112">exec_context.hh:112</a></div></div>
<div class="ttc" id="base_2types_8hh_html_ae921129ca7cdba02e1a26b763caafb78"><div class="ttname"><a href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a></div><div class="ttdeci">uint64_t RegVal</div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00168">types.hh:168</a></div></div>
<div class="ttc" id="classSimpleThread_html"><div class="ttname"><a href="classSimpleThread.html">SimpleThread</a></div><div class="ttdoc">The SimpleThread object provides a combination of the ThreadState object and the ThreadContext interf...</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00097">simple_thread.hh:97</a></div></div>
<div class="ttc" id="classStaticInst_html_a68494cbff467222c4911b6587a009cfa"><div class="ttname"><a href="classStaticInst.html#a68494cbff467222c4911b6587a009cfa">StaticInst::srcRegIdx</a></div><div class="ttdeci">const RegId &amp; srcRegIdx(int i) const</div><div class="ttdoc">Return logical index (architectural reg num) of i&amp;#39;th source reg. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2static__inst_8hh_source.html#l00220">static_inst.hh:220</a></div></div>
<div class="ttc" id="classStats_1_1Vector_html"><div class="ttname"><a href="classStats_1_1Vector.html">Stats::Vector</a></div><div class="ttdoc">A vector of scalar stats. </div><div class="ttdef"><b>Definition:</b> <a href="statistics_8hh_source.html#l02552">statistics.hh:2552</a></div></div>
<div class="ttc" id="classSimpleExecContext_html_a31505bdd8789228289153ef2c0a4a4dd"><div class="ttname"><a href="classSimpleExecContext.html#a31505bdd8789228289153ef2c0a4a4dd">SimpleExecContext::numIdleCycles</a></div><div class="ttdeci">Stats::Formula numIdleCycles</div><div class="ttdef"><b>Definition:</b> <a href="simple_2exec__context_8hh_source.html#l00137">exec_context.hh:137</a></div></div>
<div class="ttc" id="classSimpleExecContext_html_aab7cb605eae3e7788e68437fd8743a9d"><div class="ttname"><a href="classSimpleExecContext.html#aab7cb605eae3e7788e68437fd8743a9d">SimpleExecContext::readStCondFailures</a></div><div class="ttdeci">unsigned int readStCondFailures() const override</div><div class="ttdoc">Returns the number of consecutive store conditional failures. </div><div class="ttdef"><b>Definition:</b> <a href="simple_2exec__context_8hh_source.html#l00491">exec_context.hh:491</a></div></div>
<div class="ttc" id="classSimpleThread_html_a7d50d48d61bac9cc8116abf1952d542d"><div class="ttname"><a href="classSimpleThread.html#a7d50d48d61bac9cc8116abf1952d542d">SimpleThread::setMemAccPredicate</a></div><div class="ttdeci">void setMemAccPredicate(bool val)</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00606">simple_thread.hh:606</a></div></div>
<div class="ttc" id="classSimpleExecContext_html_adaaaf695acccd68293fbac2989dfaa09"><div class="ttname"><a href="classSimpleExecContext.html#adaaaf695acccd68293fbac2989dfaa09">SimpleExecContext::setStCondFailures</a></div><div class="ttdeci">void setStCondFailures(unsigned int sc_failures) override</div><div class="ttdoc">Sets the number of consecutive store conditional failures. </div><div class="ttdef"><b>Definition:</b> <a href="simple_2exec__context_8hh_source.html#l00482">exec_context.hh:482</a></div></div>
<div class="ttc" id="classSimpleExecContext_html_a867858dc70b35392b5384e2187348146"><div class="ttname"><a href="classSimpleExecContext.html#a867858dc70b35392b5384e2187348146">SimpleExecContext::setVecElemOperand</a></div><div class="ttdeci">void setVecElemOperand(const StaticInst *si, int idx, const VecElem val) override</div><div class="ttdoc">Sets an element of a vector register to a value. </div><div class="ttdef"><b>Definition:</b> <a href="simple_2exec__context_8hh_source.html#l00330">exec_context.hh:330</a></div></div>
<div class="ttc" id="classThreadContext_html"><div class="ttname"><a href="classThreadContext.html">ThreadContext</a></div><div class="ttdoc">ThreadContext is the external interface to all thread state for anything outside of the CPU...</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2thread__context_8hh_source.html#l00092">thread_context.hh:92</a></div></div>
<div class="ttc" id="classSimpleExecContext_html_a06e6f7b92b55f3d1647f7f067f15c9aa"><div class="ttname"><a href="classSimpleExecContext.html#a06e6f7b92b55f3d1647f7f067f15c9aa">SimpleExecContext::readMem</a></div><div class="ttdeci">Fault readMem(Addr addr, uint8_t *data, unsigned int size, Request::Flags flags, const std::vector&lt; bool &gt; &amp;byteEnable=std::vector&lt; bool &gt;()) override</div><div class="ttdoc">Perform an atomic memory read operation. </div><div class="ttdef"><b>Definition:</b> <a href="simple_2exec__context_8hh_source.html#l00438">exec_context.hh:438</a></div></div>
<div class="ttc" id="classSimpleThread_html_ab5d1e80a4adfa7358e9334ae31051818"><div class="ttname"><a href="classSimpleThread.html#ab5d1e80a4adfa7358e9334ae31051818">SimpleThread::getWritableVecPredReg</a></div><div class="ttdeci">VecPredRegContainer &amp; getWritableVecPredReg(const RegId &amp;reg) override</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00457">simple_thread.hh:457</a></div></div>
<div class="ttc" id="classSimpleThread_html_a70a58c3e9dfb08f18f9c99c25eb329e6"><div class="ttname"><a href="classSimpleThread.html#a70a58c3e9dfb08f18f9c99c25eb329e6">SimpleThread::readMiscReg</a></div><div class="ttdeci">RegVal readMiscReg(RegIndex misc_reg) override</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00574">simple_thread.hh:574</a></div></div>
<div class="ttc" id="classStats_1_1Scalar_html"><div class="ttname"><a href="classStats_1_1Scalar.html">Stats::Scalar</a></div><div class="ttdoc">This is a simple scalar statistic, like a counter. </div><div class="ttdef"><b>Definition:</b> <a href="statistics_8hh_source.html#l02510">statistics.hh:2510</a></div></div>
<div class="ttc" id="classstd_1_1vector_html"><div class="ttname"><a href="classstd_1_1vector.html">std::vector&lt; bool &gt;</a></div></div>
<div class="ttc" id="classSimpleExecContext_html_acbea39e0bbd1a5dcdeb95a0814ec3717"><div class="ttname"><a href="classSimpleExecContext.html#acbea39e0bbd1a5dcdeb95a0814ec3717">SimpleExecContext::pcState</a></div><div class="ttdeci">PCState pcState() const override</div><div class="ttdef"><b>Definition:</b> <a href="simple_2exec__context_8hh_source.html#l00426">exec_context.hh:426</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_ab4e00e23f8f36386f97d8abcccb17180"><div class="ttname"><a href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">X86ISA::val</a></div><div class="ttdeci">Bitfield&lt; 63 &gt; val</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00771">misc.hh:771</a></div></div>
<div class="ttc" id="classSimpleExecContext_html_a8b89ffc7aee2794ddcf8211d7d0e2573"><div class="ttname"><a href="classSimpleExecContext.html#a8b89ffc7aee2794ddcf8211d7d0e2573">SimpleExecContext::readVecPredRegOperand</a></div><div class="ttdeci">const VecPredRegContainer &amp; readVecPredRegOperand(const StaticInst *si, int idx) const override</div><div class="ttdoc">Predicate registers interface. </div><div class="ttdef"><b>Definition:</b> <a href="simple_2exec__context_8hh_source.html#l00340">exec_context.hh:340</a></div></div>
<div class="ttc" id="classSimpleThread_html_a7a3096a24370f6d28170ff51a8d69849"><div class="ttname"><a href="classSimpleThread.html#a7a3096a24370f6d28170ff51a8d69849">SimpleThread::getWritableVecReg</a></div><div class="ttdeci">VecRegContainer &amp; getWritableVecReg(const RegId &amp;reg) override</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00345">simple_thread.hh:345</a></div></div>
<div class="ttc" id="classSimpleExecContext_html_a32d5a2c0f88bcf9dd5c020e2b5f20fd3"><div class="ttname"><a href="classSimpleExecContext.html#a32d5a2c0f88bcf9dd5c020e2b5f20fd3">SimpleExecContext::setVecPredRegOperand</a></div><div class="ttdeci">void setVecPredRegOperand(const StaticInst *si, int idx, const VecPredRegContainer &amp;val) override</div><div class="ttdoc">Sets a destination predicate register operand to a value. </div><div class="ttdef"><b>Definition:</b> <a href="simple_2exec__context_8hh_source.html#l00358">exec_context.hh:358</a></div></div>
<div class="ttc" id="classBaseCPU_html_ad422fe4fd81f001fc61ce580745eb564"><div class="ttname"><a href="classBaseCPU.html#ad422fe4fd81f001fc61ce580745eb564">BaseCPU::armMonitor</a></div><div class="ttdeci">void armMonitor(ThreadID tid, Addr address)</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2base_8cc_source.html#l00214">base.cc:214</a></div></div>
<div class="ttc" id="classRegId_html_a7d908dc8450ca54057e8f70c951eb28c"><div class="ttname"><a href="classRegId.html#a7d908dc8450ca54057e8f70c951eb28c">RegId::isCCReg</a></div><div class="ttdeci">bool isCCReg() const</div><div class="ttdoc">true if it is a condition-code physical register. </div><div class="ttdef"><b>Definition:</b> <a href="reg__class_8hh_source.html#l00164">reg_class.hh:164</a></div></div>
<div class="ttc" id="classBaseSimpleCPU_html_aa93dd54ff48421a36591929ec6168e3d"><div class="ttname"><a href="classBaseSimpleCPU.html#aa93dd54ff48421a36591929ec6168e3d">BaseSimpleCPU::readMem</a></div><div class="ttdeci">virtual Fault readMem(Addr addr, uint8_t *data, unsigned size, Request::Flags flags, const std::vector&lt; bool &gt; &amp;byteEnable=std::vector&lt; bool &gt;())</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2base_8hh_source.html#l00145">base.hh:145</a></div></div>
<div class="ttc" id="namespacePowerISA_html_a53469916ca59ded1955f23a592f32f41"><div class="ttname"><a href="namespacePowerISA.html#a53469916ca59ded1955f23a592f32f41">PowerISA::si</a></div><div class="ttdeci">Bitfield&lt; 15, 0 &gt; si</div><div class="ttdef"><b>Definition:</b> <a href="arch_2power_2types_8hh_source.html#l00055">types.hh:55</a></div></div>
<div class="ttc" id="classSimpleThread_html_a494eddec68b73779594bf88cdf6843d6"><div class="ttname"><a href="classSimpleThread.html#a494eddec68b73779594bf88cdf6843d6">SimpleThread::readVecLane</a></div><div class="ttdeci">VecLaneT&lt; T, true &gt; readVecLane(const RegId &amp;reg) const</div><div class="ttdoc">Vector Register Lane Interfaces. </div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00360">simple_thread.hh:360</a></div></div>
<div class="ttc" id="classSimpleThread_html_a934504811018cb32b3e702e9f82e61d6"><div class="ttname"><a href="classSimpleThread.html#a934504811018cb32b3e702e9f82e61d6">SimpleThread::setVecElem</a></div><div class="ttdeci">void setVecElem(const RegId &amp;reg, const VecElem &amp;val) override</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00519">simple_thread.hh:519</a></div></div>
<div class="ttc" id="classRegId_html_ad1030d1d5e1d92c33a1858e95ffb5ca0"><div class="ttname"><a href="classRegId.html#ad1030d1d5e1d92c33a1858e95ffb5ca0">RegId::isVecElem</a></div><div class="ttdeci">bool isVecElem() const</div><div class="ttdoc">true if it is a condition-code physical register. </div><div class="ttdef"><b>Definition:</b> <a href="reg__class_8hh_source.html#l00158">reg_class.hh:158</a></div></div>
<div class="ttc" id="classSimpleThread_html_a927557e3aaf14e4527f2eaeddab38712"><div class="ttname"><a href="classSimpleThread.html#a927557e3aaf14e4527f2eaeddab38712">SimpleThread::setIntReg</a></div><div class="ttdeci">void setIntReg(RegIndex reg_idx, RegVal val) override</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00486">simple_thread.hh:486</a></div></div>
<div class="ttc" id="classSimpleExecContext_html_a50d2457e742cd6f88f7430f4e9935f8e"><div class="ttname"><a href="classSimpleExecContext.html#a50d2457e742cd6f88f7430f4e9935f8e">SimpleExecContext::numOps</a></div><div class="ttdeci">Stats::Scalar numOps</div><div class="ttdef"><b>Definition:</b> <a href="simple_2exec__context_8hh_source.html#l00085">exec_context.hh:85</a></div></div>
<div class="ttc" id="classSimpleExecContext_html_a41a0bb08993aa58b1cfebf1370708ce8"><div class="ttname"><a href="classSimpleExecContext.html#a41a0bb08993aa58b1cfebf1370708ce8">SimpleExecContext::icacheStallCycles</a></div><div class="ttdeci">Stats::Scalar icacheStallCycles</div><div class="ttdef"><b>Definition:</b> <a href="simple_2exec__context_8hh_source.html#l00150">exec_context.hh:150</a></div></div>
<div class="ttc" id="classSimpleExecContext_html_ae905102e01d5f4a2e5be2b907a5540ec"><div class="ttname"><a href="classSimpleExecContext.html#ae905102e01d5f4a2e5be2b907a5540ec">SimpleExecContext::readVec8BitLaneOperand</a></div><div class="ttdeci">virtual ConstVecLane8 readVec8BitLaneOperand(const StaticInst *si, int idx) const override</div><div class="ttdoc">Reads source vector 8bit operand. </div><div class="ttdef"><b>Definition:</b> <a href="simple_2exec__context_8hh_source.html#l00263">exec_context.hh:263</a></div></div>
<div class="ttc" id="classSimpleExecContext_html_a5811460b365c7830f30c8dca63be2060"><div class="ttname"><a href="classSimpleExecContext.html#a5811460b365c7830f30c8dca63be2060">SimpleExecContext::getAddrMonitor</a></div><div class="ttdeci">AddressMonitor * getAddrMonitor() override</div><div class="ttdef"><b>Definition:</b> <a href="simple_2exec__context_8hh_source.html#l00567">exec_context.hh:567</a></div></div>
<div class="ttc" id="classSimpleExecContext_html_a12097328b6a747f2a449442cc781d4de"><div class="ttname"><a href="classSimpleExecContext.html#a12097328b6a747f2a449442cc781d4de">SimpleExecContext::setPredicate</a></div><div class="ttdeci">void setPredicate(bool val) override</div><div class="ttdef"><b>Definition:</b> <a href="simple_2exec__context_8hh_source.html#l00518">exec_context.hh:518</a></div></div>
<div class="ttc" id="classLaneData_html"><div class="ttname"><a href="classLaneData.html">LaneData</a></div><div class="ttdoc">LaneSize is an abstraction of a LS byte value for the execution and thread contexts to handle values ...</div><div class="ttdef"><b>Definition:</b> <a href="vec__reg_8hh_source.html#l00456">vec_reg.hh:456</a></div></div>
<div class="ttc" id="structAddressMonitor_html"><div class="ttname"><a href="structAddressMonitor.html">AddressMonitor</a></div><div class="ttdef"><b>Definition:</b> <a href="cpu_2base_8hh_source.html#l00075">base.hh:75</a></div></div>
<div class="ttc" id="classExecContext_html"><div class="ttname"><a href="classExecContext.html">ExecContext</a></div><div class="ttdoc">The ExecContext is an abstract base class the provides the interface used by the ISA to manipulate th...</div><div class="ttdef"><b>Definition:</b> <a href="exec__context_8hh_source.html#l00073">exec_context.hh:73</a></div></div>
<div class="ttc" id="classSimpleExecContext_html_a304eca4f9464813bc3b2bd850cd36f1c"><div class="ttname"><a href="classSimpleExecContext.html#a304eca4f9464813bc3b2bd850cd36f1c">SimpleExecContext::setVecLaneOperandT</a></div><div class="ttdeci">void setVecLaneOperandT(const StaticInst *si, int idx, const LD &amp;val)</div><div class="ttdoc">Write a lane of the destination vector operand. </div><div class="ttdef"><b>Definition:</b> <a href="simple_2exec__context_8hh_source.html#l00288">exec_context.hh:288</a></div></div>
<div class="ttc" id="classSimpleExecContext_html_a29093e9c500a1cc0dd4d2e695c5129aa"><div class="ttname"><a href="classSimpleExecContext.html#a29093e9c500a1cc0dd4d2e695c5129aa">SimpleExecContext::numVecPredRegWrites</a></div><div class="ttdeci">Stats::Scalar numVecPredRegWrites</div><div class="ttdef"><b>Definition:</b> <a href="simple_2exec__context_8hh_source.html#l00125">exec_context.hh:125</a></div></div>
<div class="ttc" id="classSimpleExecContext_html_a274ccfc9220970ddc3e169a505ef053b"><div class="ttname"><a href="classSimpleExecContext.html#a274ccfc9220970ddc3e169a505ef053b">SimpleExecContext::mwaitAtomic</a></div><div class="ttdeci">void mwaitAtomic(ThreadContext *tc) override</div><div class="ttdef"><b>Definition:</b> <a href="simple_2exec__context_8hh_source.html#l00561">exec_context.hh:561</a></div></div>
<div class="ttc" id="classBaseSimpleCPU_html_a79daa990328191134e3279661ea59543"><div class="ttname"><a href="classBaseSimpleCPU.html#a79daa990328191134e3279661ea59543">BaseSimpleCPU::initiateMemAMO</a></div><div class="ttdeci">virtual Fault initiateMemAMO(Addr addr, unsigned size, Request::Flags flags, AtomicOpFunctorPtr amo_op)</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2base_8hh_source.html#l00168">base.hh:168</a></div></div>
<div class="ttc" id="classSimpleThread_html_aa6deb23f672613d3fe5284d1255e6ddd"><div class="ttname"><a href="classSimpleThread.html#aa6deb23f672613d3fe5284d1255e6ddd">SimpleThread::readMemAccPredicate</a></div><div class="ttdeci">bool readMemAccPredicate()</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00600">simple_thread.hh:600</a></div></div>
<div class="ttc" id="classSimpleThread_html_ac431dd04d4e8dfc5e93d56697bef3850"><div class="ttname"><a href="classSimpleThread.html#ac431dd04d4e8dfc5e93d56697bef3850">SimpleThread::setCCReg</a></div><div class="ttdeci">void setCCReg(RegIndex reg_idx, RegVal val) override</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00539">simple_thread.hh:539</a></div></div>
<div class="ttc" id="classSimpleExecContext_html_a5ebd2672e47d7a228a5ddc52b7919980"><div class="ttname"><a href="classSimpleExecContext.html#a5ebd2672e47d7a228a5ddc52b7919980">SimpleExecContext::readVec32BitLaneOperand</a></div><div class="ttdeci">virtual ConstVecLane32 readVec32BitLaneOperand(const StaticInst *si, int idx) const override</div><div class="ttdoc">Reads source vector 32bit operand. </div><div class="ttdef"><b>Definition:</b> <a href="simple_2exec__context_8hh_source.html#l00275">exec_context.hh:275</a></div></div>
<div class="ttc" id="classSimpleThread_html_ad49b46baa32733cbe177bd2d57f67f6e"><div class="ttname"><a href="classSimpleThread.html#ad49b46baa32733cbe177bd2d57f67f6e">SimpleThread::readIntReg</a></div><div class="ttdeci">RegVal readIntReg(RegIndex reg_idx) const override</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00312">simple_thread.hh:312</a></div></div>
<div class="ttc" id="classSimpleThread_html_acc89aec0732845f4c8270094f1580c4b"><div class="ttname"><a href="classSimpleThread.html#acc89aec0732845f4c8270094f1580c4b">SimpleThread::setFloatReg</a></div><div class="ttdeci">void setFloatReg(RegIndex reg_idx, RegVal val) override</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00496">simple_thread.hh:496</a></div></div>
<div class="ttc" id="classSimpleExecContext_html_a272a0a2f54581c65819bf1636882afc7"><div class="ttname"><a href="classSimpleExecContext.html#a272a0a2f54581c65819bf1636882afc7">SimpleExecContext::numPredictedBranches</a></div><div class="ttdeci">Stats::Scalar numPredictedBranches</div><div class="ttdoc">Number of branches predicted as taken. </div><div class="ttdef"><b>Definition:</b> <a href="simple_2exec__context_8hh_source.html#l00161">exec_context.hh:161</a></div></div>
<div class="ttc" id="classSimpleExecContext_html_afbcabcb5459cd5fba95a423d5c289441"><div class="ttname"><a href="classSimpleExecContext.html#afbcabcb5459cd5fba95a423d5c289441">SimpleExecContext::initiateMemRead</a></div><div class="ttdeci">Fault initiateMemRead(Addr addr, unsigned int size, Request::Flags flags, const std::vector&lt; bool &gt; &amp;byteEnable=std::vector&lt; bool &gt;()) override</div><div class="ttdoc">Initiate a timing memory read operation. </div><div class="ttdef"><b>Definition:</b> <a href="simple_2exec__context_8hh_source.html#l00447">exec_context.hh:447</a></div></div>
<div class="ttc" id="classFlags_html"><div class="ttname"><a href="classFlags.html">Flags&lt; FlagsType &gt;</a></div></div>
<div class="ttc" id="classSimpleExecContext_html_aaa2076922c74b809c6d5cdc8587a0049"><div class="ttname"><a href="classSimpleExecContext.html#aaa2076922c74b809c6d5cdc8587a0049">SimpleExecContext::tcBase</a></div><div class="ttdeci">ThreadContext * tcBase() override</div><div class="ttdoc">Returns a pointer to the ThreadContext. </div><div class="ttdef"><b>Definition:</b> <a href="simple_2exec__context_8hh_source.html#l00509">exec_context.hh:509</a></div></div>
<div class="ttc" id="classSimpleExecContext_html_a0d5246aca31b9d84df8640da028a8f27"><div class="ttname"><a href="classSimpleExecContext.html#a0d5246aca31b9d84df8640da028a8f27">SimpleExecContext::readVecRegOperand</a></div><div class="ttdeci">const VecRegContainer &amp; readVecRegOperand(const StaticInst *si, int idx) const override</div><div class="ttdoc">Reads a vector register. </div><div class="ttdef"><b>Definition:</b> <a href="simple_2exec__context_8hh_source.html#l00220">exec_context.hh:220</a></div></div>
<div class="ttc" id="classSimpleExecContext_html_a80ce69d04d83e0103f05e11ebcb08ade"><div class="ttname"><a href="classSimpleExecContext.html#a80ce69d04d83e0103f05e11ebcb08ade">SimpleExecContext::setMemAccPredicate</a></div><div class="ttdeci">void setMemAccPredicate(bool val) override</div><div class="ttdef"><b>Definition:</b> <a href="simple_2exec__context_8hh_source.html#l00534">exec_context.hh:534</a></div></div>
<div class="ttc" id="base_2types_8hh_html_acd8959954ccfa9c2fa52d5f65f90e270"><div class="ttname"><a href="base_2types_8hh.html#acd8959954ccfa9c2fa52d5f65f90e270">AtomicOpFunctorPtr</a></div><div class="ttdeci">std::unique_ptr&lt; AtomicOpFunctor &gt; AtomicOpFunctorPtr</div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00262">types.hh:262</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a285fe2f69eec5bdf1d4b0abd9e29e331"><div class="ttname"><a href="namespaceAlphaISA.html#a285fe2f69eec5bdf1d4b0abd9e29e331">AlphaISA::VecRegContainer</a></div><div class="ttdeci">::DummyVecRegContainer VecRegContainer</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2registers_8hh_source.html#l00053">registers.hh:53</a></div></div>
<div class="ttc" id="classSimpleExecContext_html_ae95bbade66a16db64a1d21d29d0f3985"><div class="ttname"><a href="classSimpleExecContext.html#ae95bbade66a16db64a1d21d29d0f3985">SimpleExecContext::numOp</a></div><div class="ttdeci">Counter numOp</div><div class="ttdef"><b>Definition:</b> <a href="simple_2exec__context_8hh_source.html#l00084">exec_context.hh:84</a></div></div>
<div class="ttc" id="classSimpleExecContext_html_ae94e39c7adb8aed8c7aad480722c62ae"><div class="ttname"><a href="classSimpleExecContext.html#ae94e39c7adb8aed8c7aad480722c62ae">SimpleExecContext::numVecRegReads</a></div><div class="ttdeci">Stats::Scalar numVecRegReads</div><div class="ttdef"><b>Definition:</b> <a href="simple_2exec__context_8hh_source.html#l00120">exec_context.hh:120</a></div></div>
<div class="ttc" id="classSimpleExecContext_html_a4da135de6bf50bb76ac0a6de1fb2716a"><div class="ttname"><a href="classSimpleExecContext.html#a4da135de6bf50bb76ac0a6de1fb2716a">SimpleExecContext::readVecLaneOperand</a></div><div class="ttdeci">VecLaneT&lt; VecElem, true &gt; readVecLaneOperand(const StaticInst *si, int idx) const</div><div class="ttdoc">Vector Register Lane Interfaces. </div><div class="ttdef"><b>Definition:</b> <a href="simple_2exec__context_8hh_source.html#l00254">exec_context.hh:254</a></div></div>
<div class="ttc" id="classSimpleThread_html_a02800c9722380937727080c694c98707"><div class="ttname"><a href="classSimpleThread.html#a02800c9722380937727080c694c98707">SimpleThread::readVecPredReg</a></div><div class="ttdeci">const VecPredRegContainer &amp; readVecPredReg(const RegId &amp;reg) const override</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00446">simple_thread.hh:446</a></div></div>
<div class="ttc" id="classSimpleExecContext_html_a8bacc8720e6c89bcfc2a35b86dc4c2f1"><div class="ttname"><a href="classSimpleExecContext.html#a8bacc8720e6c89bcfc2a35b86dc4c2f1">SimpleExecContext::dcacheStallCycles</a></div><div class="ttdeci">Stats::Scalar dcacheStallCycles</div><div class="ttdef"><b>Definition:</b> <a href="simple_2exec__context_8hh_source.html#l00154">exec_context.hh:154</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_a9bab751e4fa25d88bf84ee970a01a641"><div class="ttname"><a href="namespaceMipsISA.html#a9bab751e4fa25d88bf84ee970a01a641">MipsISA::vaddr</a></div><div class="ttdeci">vaddr</div><div class="ttdef"><b>Definition:</b> <a href="mips_2pra__constants_8hh_source.html#l00277">pra_constants.hh:277</a></div></div>
<div class="ttc" id="classSimpleExecContext_html_a267834307a3fb47317778e06ba50241d"><div class="ttname"><a href="classSimpleExecContext.html#a267834307a3fb47317778e06ba50241d">SimpleExecContext::numFpInsts</a></div><div class="ttdeci">Stats::Scalar numFpInsts</div><div class="ttdef"><b>Definition:</b> <a href="simple_2exec__context_8hh_source.html#l00106">exec_context.hh:106</a></div></div>
<div class="ttc" id="classSimpleExecContext_html_ad3bc63291124742161422afcca2e368b"><div class="ttname"><a href="classSimpleExecContext.html#ad3bc63291124742161422afcca2e368b">SimpleExecContext::numVecRegWrites</a></div><div class="ttdeci">Stats::Scalar numVecRegWrites</div><div class="ttdef"><b>Definition:</b> <a href="simple_2exec__context_8hh_source.html#l00121">exec_context.hh:121</a></div></div>
<div class="ttc" id="classSimpleExecContext_html_abd7186e9d11b2abf87733905f36852e9"><div class="ttname"><a href="classSimpleExecContext.html#abd7186e9d11b2abf87733905f36852e9">SimpleExecContext::numIntRegWrites</a></div><div class="ttdeci">Stats::Scalar numIntRegWrites</div><div class="ttdef"><b>Definition:</b> <a href="simple_2exec__context_8hh_source.html#l00113">exec_context.hh:113</a></div></div>
<div class="ttc" id="classSimpleExecContext_html_a49687064ddf3781247ea798b4e9db9f3"><div class="ttname"><a href="classSimpleExecContext.html#a49687064ddf3781247ea798b4e9db9f3">SimpleExecContext::amoMem</a></div><div class="ttdeci">Fault amoMem(Addr addr, uint8_t *data, unsigned int size, Request::Flags flags, AtomicOpFunctorPtr amo_op) override</div><div class="ttdoc">For atomic-mode contexts, perform an atomic AMO (a.k.a., Atomic Read-Modify-Write Memory Operation) ...</div><div class="ttdef"><b>Definition:</b> <a href="simple_2exec__context_8hh_source.html#l00465">exec_context.hh:465</a></div></div>
<div class="ttc" id="classTrace_1_1InstRecord_html_aca7dc52b54d4c4a24934ef6d8e049eda"><div class="ttname"><a href="classTrace_1_1InstRecord.html#aca7dc52b54d4c4a24934ef6d8e049eda">Trace::InstRecord::setPredicate</a></div><div class="ttdeci">void setPredicate(bool val)</div><div class="ttdef"><b>Definition:</b> <a href="insttracer_8hh_source.html#l00222">insttracer.hh:222</a></div></div>
<div class="ttc" id="classSimpleExecContext_html_a269d418139a972e8e0b9fdcdc18cc86a"><div class="ttname"><a href="classSimpleExecContext.html#a269d418139a972e8e0b9fdcdc18cc86a">SimpleExecContext::numMemRefs</a></div><div class="ttdeci">Stats::Scalar numMemRefs</div><div class="ttdef"><b>Definition:</b> <a href="simple_2exec__context_8hh_source.html#l00132">exec_context.hh:132</a></div></div>
<div class="ttc" id="classRegId_html_a5911f87a4c221dc2280486a17ea5ab1f"><div class="ttname"><a href="classRegId.html#a5911f87a4c221dc2280486a17ea5ab1f">RegId::isIntReg</a></div><div class="ttdeci">bool isIntReg() const</div><div class="ttdef"><b>Definition:</b> <a href="reg__class_8hh_source.html#l00149">reg_class.hh:149</a></div></div>
<div class="ttc" id="classBaseCPU_html_aa4602dc5b10a5dd23f158924f2eafe8c"><div class="ttname"><a href="classBaseCPU.html#aa4602dc5b10a5dd23f158924f2eafe8c">BaseCPU::mwaitAtomic</a></div><div class="ttdeci">void mwaitAtomic(ThreadID tid, ThreadContext *tc, BaseTLB *dtb)</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2base_8cc_source.html#l00249">base.cc:249</a></div></div>
<div class="ttc" id="classSimpleThread_html_a7499c30c30fd50bd2211e8a65927c314"><div class="ttname"><a href="classSimpleThread.html#a7499c30c30fd50bd2211e8a65927c314">SimpleThread::setMiscReg</a></div><div class="ttdeci">void setMiscReg(RegIndex misc_reg, RegVal val) override</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00586">simple_thread.hh:586</a></div></div>
<div class="ttc" id="classSimpleExecContext_html_ae9ccba356bf7534e522c779491babb04"><div class="ttname"><a href="classSimpleExecContext.html#ae9ccba356bf7534e522c779491babb04">SimpleExecContext::getWritableVecRegOperand</a></div><div class="ttdeci">VecRegContainer &amp; getWritableVecRegOperand(const StaticInst *si, int idx) override</div><div class="ttdoc">Reads a vector register for modification. </div><div class="ttdef"><b>Definition:</b> <a href="simple_2exec__context_8hh_source.html#l00230">exec_context.hh:230</a></div></div>
<div class="ttc" id="classSimpleThread_html_aa9ef09939e0138c48919d63e21b17098"><div class="ttname"><a href="classSimpleThread.html#aa9ef09939e0138c48919d63e21b17098">SimpleThread::syscall</a></div><div class="ttdeci">void syscall(int64_t callnum, Fault *fault) override</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00624">simple_thread.hh:624</a></div></div>
<div class="ttc" id="classSimpleExecContext_html_aa71de30c11c3ca5a81485e226d5b994e"><div class="ttname"><a href="classSimpleExecContext.html#aa71de30c11c3ca5a81485e226d5b994e">SimpleExecContext::demapPage</a></div><div class="ttdeci">void demapPage(Addr vaddr, uint64_t asn) override</div><div class="ttdoc">Invalidate a page in the DTLB and ITLB. </div><div class="ttdef"><b>Definition:</b> <a href="simple_2exec__context_8hh_source.html#l00543">exec_context.hh:543</a></div></div>
<div class="ttc" id="classSimpleExecContext_html_a26c1e55d434a4e9f70fa3c4e38f09fb5"><div class="ttname"><a href="classSimpleExecContext.html#a26c1e55d434a4e9f70fa3c4e38f09fb5">SimpleExecContext::numIntInsts</a></div><div class="ttdeci">Stats::Scalar numIntInsts</div><div class="ttdef"><b>Definition:</b> <a href="simple_2exec__context_8hh_source.html#l00103">exec_context.hh:103</a></div></div>
<div class="ttc" id="classSimpleThread_html_a1743e2bfa14c673773d5006ecd686add"><div class="ttname"><a href="classSimpleThread.html#a1743e2bfa14c673773d5006ecd686add">SimpleThread::demapPage</a></div><div class="ttdeci">void demapPage(Addr vaddr, uint64_t asn)</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00178">simple_thread.hh:178</a></div></div>
<div class="ttc" id="classSimpleExecContext_html_a2183ba77f3eadc17834efbb195870011"><div class="ttname"><a href="classSimpleExecContext.html#a2183ba77f3eadc17834efbb195870011">SimpleExecContext::numInsts</a></div><div class="ttdeci">Stats::Scalar numInsts</div><div class="ttdef"><b>Definition:</b> <a href="simple_2exec__context_8hh_source.html#l00083">exec_context.hh:83</a></div></div>
<div class="ttc" id="classRegId_html_a9c504412daaf3f713f899739544de6f8"><div class="ttname"><a href="classRegId.html#a9c504412daaf3f713f899739544de6f8">RegId::isFloatReg</a></div><div class="ttdeci">bool isFloatReg() const</div><div class="ttdef"><b>Definition:</b> <a href="reg__class_8hh_source.html#l00152">reg_class.hh:152</a></div></div>
<div class="ttc" id="classSimpleExecContext_html_a26c815063cd41f10d1de46da0808d22f"><div class="ttname"><a href="classSimpleExecContext.html#a26c815063cd41f10d1de46da0808d22f">SimpleExecContext::thread</a></div><div class="ttdeci">SimpleThread * thread</div><div class="ttdef"><b>Definition:</b> <a href="simple_2exec__context_8hh_source.html#l00068">exec_context.hh:68</a></div></div>
<div class="ttc" id="base_2types_8hh_html"><div class="ttname"><a href="base_2types_8hh.html">types.hh</a></div><div class="ttdoc">Defines global host-dependent types: Counter, Tick, and (indirectly) {int,uint}{8,16,32,64}_t. </div></div>
<div class="ttc" id="base_2types_8hh_html_af1bb03d6a4ee096394a6749f0a169232"><div class="ttname"><a href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a></div><div class="ttdeci">uint64_t Addr</div><div class="ttdoc">Address type This will probably be moved somewhere else in the near future. </div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00142">types.hh:142</a></div></div>
<div class="ttc" id="classSimpleThread_html_a7da3f5e0fcea7bb73fce014f93bf2c0c"><div class="ttname"><a href="classSimpleThread.html#a7da3f5e0fcea7bb73fce014f93bf2c0c">SimpleThread::getTC</a></div><div class="ttdeci">ThreadContext * getTC()</div><div class="ttdoc">Returns the pointer to this SimpleThread&amp;#39;s ThreadContext. </div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00176">simple_thread.hh:176</a></div></div>
<div class="ttc" id="classSimpleExecContext_html_a05ee17d149b643cef0ea4967aafb3d98"><div class="ttname"><a href="classSimpleExecContext.html#a05ee17d149b643cef0ea4967aafb3d98">SimpleExecContext::setVecRegOperand</a></div><div class="ttdeci">void setVecRegOperand(const StaticInst *si, int idx, const VecRegContainer &amp;val) override</div><div class="ttdoc">Sets a vector register to a value. </div><div class="ttdef"><b>Definition:</b> <a href="simple_2exec__context_8hh_source.html#l00240">exec_context.hh:240</a></div></div>
<div class="ttc" id="classSimpleExecContext_html_ae74588ecfb17baa10182e07dc7653edb"><div class="ttname"><a href="classSimpleExecContext.html#ae74588ecfb17baa10182e07dc7653edb">SimpleExecContext::numBusyCycles</a></div><div class="ttdeci">Stats::Formula numBusyCycles</div><div class="ttdef"><b>Definition:</b> <a href="simple_2exec__context_8hh_source.html#l00140">exec_context.hh:140</a></div></div>
<div class="ttc" id="base_2types_8hh_html_ae1475755791765b8e6f6a8bb091e273e"><div class="ttname"><a href="base_2types_8hh.html#ae1475755791765b8e6f6a8bb091e273e">Counter</a></div><div class="ttdeci">int64_t Counter</div><div class="ttdoc">Statistics counter type. </div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00058">types.hh:58</a></div></div>
<div class="ttc" id="classPacket_html"><div class="ttname"><a href="classPacket.html">Packet</a></div><div class="ttdoc">A Packet is used to encapsulate a transfer between two objects in the memory system (e...</div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00255">packet.hh:255</a></div></div>
<div class="ttc" id="classSimpleExecContext_html_ada18b4451f4f425fddddc34d6acd7503"><div class="ttname"><a href="classSimpleExecContext.html#ada18b4451f4f425fddddc34d6acd7503">SimpleExecContext::readMiscRegOperand</a></div><div class="ttdeci">RegVal readMiscRegOperand(const StaticInst *si, int idx) override</div><div class="ttdef"><b>Definition:</b> <a href="simple_2exec__context_8hh_source.html#l00386">exec_context.hh:386</a></div></div>
<div class="ttc" id="classSimpleExecContext_html_a6a3a4278fd384e3ed002c9794e9f9f9b"><div class="ttname"><a href="classSimpleExecContext.html#a6a3a4278fd384e3ed002c9794e9f9f9b">SimpleExecContext::pcState</a></div><div class="ttdeci">void pcState(const PCState &amp;val) override</div><div class="ttdef"><b>Definition:</b> <a href="simple_2exec__context_8hh_source.html#l00432">exec_context.hh:432</a></div></div>
<div class="ttc" id="classSimpleExecContext_html_a715a9fbea3313a5d94adf795b4f4f423"><div class="ttname"><a href="classSimpleExecContext.html#a715a9fbea3313a5d94adf795b4f4f423">SimpleExecContext::numBranches</a></div><div class="ttdeci">Stats::Scalar numBranches</div><div class="ttdef"><b>Definition:</b> <a href="simple_2exec__context_8hh_source.html#l00159">exec_context.hh:159</a></div></div>
<div class="ttc" id="classSimpleExecContext_html_a54a498e18cc52e6a73bbea96c2de15a6"><div class="ttname"><a href="classSimpleExecContext.html#a54a498e18cc52e6a73bbea96c2de15a6">SimpleExecContext::initiateMemAMO</a></div><div class="ttdeci">Fault initiateMemAMO(Addr addr, unsigned int size, Request::Flags flags, AtomicOpFunctorPtr amo_op) override</div><div class="ttdoc">For timing-mode contexts, initiate an atomic AMO (atomic read-modify-write memory operation) ...</div><div class="ttdef"><b>Definition:</b> <a href="simple_2exec__context_8hh_source.html#l00471">exec_context.hh:471</a></div></div>
<div class="ttc" id="classSimpleThread_html_a033b807c0f9346e43d92629aad1ed34a"><div class="ttname"><a href="classSimpleThread.html#a033b807c0f9346e43d92629aad1ed34a">SimpleThread::threadId</a></div><div class="ttdeci">int threadId() const override</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00223">simple_thread.hh:223</a></div></div>
<div class="ttc" id="classSimpleExecContext_html_a2bf9a869899875f0d47c143a2521e7f5"><div class="ttname"><a href="classSimpleExecContext.html#a2bf9a869899875f0d47c143a2521e7f5">SimpleExecContext::numInst</a></div><div class="ttdeci">Counter numInst</div><div class="ttdoc">PER-THREAD STATS. </div><div class="ttdef"><b>Definition:</b> <a href="simple_2exec__context_8hh_source.html#l00082">exec_context.hh:82</a></div></div>
<div class="ttc" id="classStats_1_1Formula_html"><div class="ttname"><a href="classStats_1_1Formula.html">Stats::Formula</a></div><div class="ttdoc">A formula for statistics that is calculated when printed. </div><div class="ttdef"><b>Definition:</b> <a href="statistics_8hh_source.html#l03014">statistics.hh:3014</a></div></div>
<div class="ttc" id="classRegId_html_a0445adcd63868cc7580d42ed32b8a33b"><div class="ttname"><a href="classRegId.html#a0445adcd63868cc7580d42ed32b8a33b">RegId::isVecReg</a></div><div class="ttdeci">bool isVecReg() const</div><div class="ttdoc">true if it is a condition-code physical register. </div><div class="ttdef"><b>Definition:</b> <a href="reg__class_8hh_source.html#l00155">reg_class.hh:155</a></div></div>
<div class="ttc" id="classSimpleExecContext_html_a45c836274d949895833f56e37f4af957"><div class="ttname"><a href="classSimpleExecContext.html#a45c836274d949895833f56e37f4af957">SimpleExecContext::readMemAccPredicate</a></div><div class="ttdeci">bool readMemAccPredicate() const override</div><div class="ttdef"><b>Definition:</b> <a href="simple_2exec__context_8hh_source.html#l00528">exec_context.hh:528</a></div></div>
<div class="ttc" id="classSimpleThread_html_a64f6044202a3a38083f22942bde900c7"><div class="ttname"><a href="classSimpleThread.html#a64f6044202a3a38083f22942bde900c7">SimpleThread::setStCondFailures</a></div><div class="ttdeci">void setStCondFailures(unsigned sc_failures) override</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00612">simple_thread.hh:612</a></div></div>
<div class="ttc" id="classBaseCPU_html_a4e0d7858e36fddc75599b33f4a9b8090"><div class="ttname"><a href="classBaseCPU.html#a4e0d7858e36fddc75599b33f4a9b8090">BaseCPU::mwait</a></div><div class="ttdeci">bool mwait(ThreadID tid, PacketPtr pkt)</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2base_8cc_source.html#l00226">base.cc:226</a></div></div>
<div class="ttc" id="classSimpleExecContext_html_aebccbc34fa4a16837ba9668447087c7f"><div class="ttname"><a href="classSimpleExecContext.html#aebccbc34fa4a16837ba9668447087c7f">SimpleExecContext::mwait</a></div><div class="ttdeci">bool mwait(PacketPtr pkt) override</div><div class="ttdef"><b>Definition:</b> <a href="simple_2exec__context_8hh_source.html#l00555">exec_context.hh:555</a></div></div>
<div class="ttc" id="classSimpleExecContext_html_a30ee34f4f8f3712eb11c324fde862244"><div class="ttname"><a href="classSimpleExecContext.html#a30ee34f4f8f3712eb11c324fde862244">SimpleExecContext::numCallsReturns</a></div><div class="ttdeci">Stats::Scalar numCallsReturns</div><div class="ttdef"><b>Definition:</b> <a href="simple_2exec__context_8hh_source.html#l00097">exec_context.hh:97</a></div></div>
<div class="ttc" id="classSimpleExecContext_html_a1a2867bd7d2523a9cb84706b465e7849"><div class="ttname"><a href="classSimpleExecContext.html#a1a2867bd7d2523a9cb84706b465e7849">SimpleExecContext::setIntRegOperand</a></div><div class="ttdeci">void setIntRegOperand(const StaticInst *si, int idx, RegVal val) override</div><div class="ttdoc">Sets an integer register to a value. </div><div class="ttdef"><b>Definition:</b> <a href="simple_2exec__context_8hh_source.html#l00188">exec_context.hh:188</a></div></div>
<div class="ttc" id="exec__context_8hh_html"><div class="ttname"><a href="exec__context_8hh.html">exec_context.hh</a></div></div>
<div class="ttc" id="classSimpleExecContext_html_a9b68a2095972b834c5bab81908b152e3"><div class="ttname"><a href="classSimpleExecContext.html#a9b68a2095972b834c5bab81908b152e3">SimpleExecContext::numFpRegReads</a></div><div class="ttdeci">Stats::Scalar numFpRegReads</div><div class="ttdef"><b>Definition:</b> <a href="simple_2exec__context_8hh_source.html#l00116">exec_context.hh:116</a></div></div>
<div class="ttc" id="classSimpleExecContext_html_aeebfa7f7dd57729de9bf94b6f6e7e463"><div class="ttname"><a href="classSimpleExecContext.html#aeebfa7f7dd57729de9bf94b6f6e7e463">SimpleExecContext::numLoad</a></div><div class="ttdeci">Counter numLoad</div><div class="ttdef"><b>Definition:</b> <a href="simple_2exec__context_8hh_source.html#l00143">exec_context.hh:143</a></div></div>
<div class="ttc" id="classBaseSimpleCPU_html_a1c5b42da4bb058bf584c14d4efe4e456"><div class="ttname"><a href="classBaseSimpleCPU.html#a1c5b42da4bb058bf584c14d4efe4e456">BaseSimpleCPU::traceData</a></div><div class="ttdeci">Trace::InstRecord * traceData</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2base_8hh_source.html#l00099">base.hh:99</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a233e755911c9143f96bef37eedb1e009"><div class="ttname"><a href="namespaceAlphaISA.html#a233e755911c9143f96bef37eedb1e009">AlphaISA::PCState</a></div><div class="ttdeci">GenericISA::SimplePCState&lt; MachInst &gt; PCState</div><div class="ttdef"><b>Definition:</b> <a href="arch_2alpha_2types_8hh_source.html#l00043">types.hh:43</a></div></div>
<div class="ttc" id="classSimpleExecContext_html_aeac51ab608ed235be11ed3dff31eb76e"><div class="ttname"><a href="classSimpleExecContext.html#aeac51ab608ed235be11ed3dff31eb76e">SimpleExecContext::predPC</a></div><div class="ttdeci">TheISA::PCState predPC</div><div class="ttdef"><b>Definition:</b> <a href="simple_2exec__context_8hh_source.html#l00077">exec_context.hh:77</a></div></div>
<div class="ttc" id="classSimpleThread_html_abc48c8c68ac5b52237c253b4d3cba585"><div class="ttname"><a href="classSimpleThread.html#abc48c8c68ac5b52237c253b4d3cba585">SimpleThread::readVecElem</a></div><div class="ttdeci">const VecElem &amp; readVecElem(const RegId &amp;reg) const override</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00435">simple_thread.hh:435</a></div></div>
<div class="ttc" id="classVecPredRegContainer_html"><div class="ttname"><a href="classVecPredRegContainer.html">VecPredRegContainer</a></div><div class="ttdoc">Generic predicate register container. </div><div class="ttdef"><b>Definition:</b> <a href="vec__pred__reg_8hh_source.html#l00051">vec_pred_reg.hh:51</a></div></div>
<div class="ttc" id="classSimpleThread_html_a98dcbf534dc75541591995db34ddf0b8"><div class="ttname"><a href="classSimpleThread.html#a98dcbf534dc75541591995db34ddf0b8">SimpleThread::readFloatReg</a></div><div class="ttdeci">RegVal readFloatReg(RegIndex reg_idx) const override</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00323">simple_thread.hh:323</a></div></div>
<div class="ttc" id="classSimpleExecContext_html_acb2edc80adead3252c0b603242ffc8fe"><div class="ttname"><a href="classSimpleExecContext.html#acb2edc80adead3252c0b603242ffc8fe">SimpleExecContext::setMiscRegOperand</a></div><div class="ttdeci">void setMiscRegOperand(const StaticInst *si, int idx, RegVal val) override</div><div class="ttdef"><b>Definition:</b> <a href="simple_2exec__context_8hh_source.html#l00395">exec_context.hh:395</a></div></div>
<div class="ttc" id="classBaseSimpleCPU_html_a190de4f0782ed5b85cfa5582c1a1adef"><div class="ttname"><a href="classBaseSimpleCPU.html#a190de4f0782ed5b85cfa5582c1a1adef">BaseSimpleCPU::initiateMemRead</a></div><div class="ttdeci">virtual Fault initiateMemRead(Addr addr, unsigned size, Request::Flags flags, const std::vector&lt; bool &gt; &amp;byteEnable=std::vector&lt; bool &gt;())</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2base_8hh_source.html#l00151">base.hh:151</a></div></div>
<div class="ttc" id="classStaticInst_html"><div class="ttname"><a href="classStaticInst.html">StaticInst</a></div><div class="ttdoc">Base, ISA-independent static instruction class. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2static__inst_8hh_source.html#l00083">static_inst.hh:83</a></div></div>
<div class="ttc" id="classRegId_html_a71f999a53a753d40eb936374cc6cc844"><div class="ttname"><a href="classRegId.html#a71f999a53a753d40eb936374cc6cc844">RegId::index</a></div><div class="ttdeci">const RegIndex &amp; index() const</div><div class="ttdoc">Index accessors. </div><div class="ttdef"><b>Definition:</b> <a href="reg__class_8hh_source.html#l00179">reg_class.hh:179</a></div></div>
<div class="ttc" id="classSimpleExecContext_html_af440a66524b8ad822d2351418d00828d"><div class="ttname"><a href="classSimpleExecContext.html#af440a66524b8ad822d2351418d00828d">SimpleExecContext::setVecLaneOperand</a></div><div class="ttdeci">virtual void setVecLaneOperand(const StaticInst *si, int idx, const LaneData&lt; LaneSize::TwoByte &gt; &amp;val) override</div><div class="ttdoc">Write a lane of the destination vector operand. </div><div class="ttdef"><b>Definition:</b> <a href="simple_2exec__context_8hh_source.html#l00303">exec_context.hh:303</a></div></div>
<div class="ttc" id="classSimpleExecContext_html_a3a855ec57312401cb4d49e956c19112c"><div class="ttname"><a href="classSimpleExecContext.html#a3a855ec57312401cb4d49e956c19112c">SimpleExecContext::numStoreInsts</a></div><div class="ttdeci">Stats::Scalar numStoreInsts</div><div class="ttdef"><b>Definition:</b> <a href="simple_2exec__context_8hh_source.html#l00134">exec_context.hh:134</a></div></div>
<div class="ttc" id="classSimpleThread_html_a6f389ccc86dfd2c346b4c4632661357f"><div class="ttname"><a href="classSimpleThread.html#a6f389ccc86dfd2c346b4c4632661357f">SimpleThread::setVecPredReg</a></div><div class="ttdeci">void setVecPredReg(const RegId &amp;reg, const VecPredRegContainer &amp;val) override</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00529">simple_thread.hh:529</a></div></div>
<div class="ttc" id="reg__class_8hh_html"><div class="ttname"><a href="reg__class_8hh.html">reg_class.hh</a></div></div>
<div class="ttc" id="classStaticInst_html_a0b9c8811a17861a0986b300777326564"><div class="ttname"><a href="classStaticInst.html#a0b9c8811a17861a0986b300777326564">StaticInst::destRegIdx</a></div><div class="ttdeci">const RegId &amp; destRegIdx(int i) const</div><div class="ttdoc">Return logical index (architectural reg num) of i&amp;#39;th destination reg. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2static__inst_8hh_source.html#l00216">static_inst.hh:216</a></div></div>
<div class="ttc" id="classSimpleExecContext_html_abb708a7168acee320e9f192c1381730b"><div class="ttname"><a href="classSimpleExecContext.html#abb708a7168acee320e9f192c1381730b">SimpleExecContext::numVecAluAccesses</a></div><div class="ttdeci">Stats::Scalar numVecAluAccesses</div><div class="ttdef"><b>Definition:</b> <a href="simple_2exec__context_8hh_source.html#l00094">exec_context.hh:94</a></div></div>
<div class="ttc" id="classSimpleExecContext_html_aeec50ad926e28eae1d74babb9af8fabd"><div class="ttname"><a href="classSimpleExecContext.html#aeec50ad926e28eae1d74babb9af8fabd">SimpleExecContext::lastIcacheStall</a></div><div class="ttdeci">Counter lastIcacheStall</div><div class="ttdef"><b>Definition:</b> <a href="simple_2exec__context_8hh_source.html#l00151">exec_context.hh:151</a></div></div>
<div class="ttc" id="classSimpleExecContext_html_a33d62cb18ffbd8acb80f248bd1f5c0d1"><div class="ttname"><a href="classSimpleExecContext.html#a33d62cb18ffbd8acb80f248bd1f5c0d1">SimpleExecContext::numCCRegWrites</a></div><div class="ttdeci">Stats::Scalar numCCRegWrites</div><div class="ttdef"><b>Definition:</b> <a href="simple_2exec__context_8hh_source.html#l00129">exec_context.hh:129</a></div></div>
<div class="ttc" id="classSimpleExecContext_html_a94e4143e6af7764ead1589bb77b6e991"><div class="ttname"><a href="classSimpleExecContext.html#a94e4143e6af7764ead1589bb77b6e991">SimpleExecContext::idleFraction</a></div><div class="ttdeci">Stats::Formula idleFraction</div><div class="ttdef"><b>Definition:</b> <a href="simple_2exec__context_8hh_source.html#l00147">exec_context.hh:147</a></div></div>
<div class="ttc" id="classSimpleExecContext_html_ae992e564733f60dd1b90a1ecd95785cb"><div class="ttname"><a href="classSimpleExecContext.html#ae992e564733f60dd1b90a1ecd95785cb">SimpleExecContext::SimpleExecContext</a></div><div class="ttdeci">SimpleExecContext(BaseSimpleCPU *_cpu, SimpleThread *_thread)</div><div class="ttdoc">Constructor. </div><div class="ttdef"><b>Definition:</b> <a href="simple_2exec__context_8hh_source.html#l00171">exec_context.hh:171</a></div></div>
<div class="ttc" id="classRegId_html"><div class="ttname"><a href="classRegId.html">RegId</a></div><div class="ttdoc">Register ID: describe an architectural register with its class and index. </div><div class="ttdef"><b>Definition:</b> <a href="reg__class_8hh_source.html#l00079">reg_class.hh:79</a></div></div>
<div class="ttc" id="classSimpleExecContext_html_a8836c5faa1ed6179594010cbbb9617f2"><div class="ttname"><a href="classSimpleExecContext.html#a8836c5faa1ed6179594010cbbb9617f2">SimpleExecContext::setMiscReg</a></div><div class="ttdeci">void setMiscReg(int misc_reg, RegVal val) override</div><div class="ttdoc">Sets a miscellaneous register, handling any architectural side effects due to writing that register...</div><div class="ttdef"><b>Definition:</b> <a href="simple_2exec__context_8hh_source.html#l00419">exec_context.hh:419</a></div></div>
<div class="ttc" id="classSimpleExecContext_html_a22746bb47616e3d0d4ee669784d7e326"><div class="ttname"><a href="classSimpleExecContext.html#a22746bb47616e3d0d4ee669784d7e326">SimpleExecContext::readMiscReg</a></div><div class="ttdeci">RegVal readMiscReg(int misc_reg) override</div><div class="ttdoc">Reads a miscellaneous register, handling any architectural side effects due to reading that register...</div><div class="ttdef"><b>Definition:</b> <a href="simple_2exec__context_8hh_source.html#l00408">exec_context.hh:408</a></div></div>
<div class="ttc" id="classSimpleExecContext_html_a33265f7c449a17da69ff726d8623c58a"><div class="ttname"><a href="classSimpleExecContext.html#a33265f7c449a17da69ff726d8623c58a">SimpleExecContext::numVecInsts</a></div><div class="ttdeci">Stats::Scalar numVecInsts</div><div class="ttdef"><b>Definition:</b> <a href="simple_2exec__context_8hh_source.html#l00109">exec_context.hh:109</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_adaf40e821a86c6a609aba3808259fd59"><div class="ttname"><a href="namespaceAlphaISA.html#adaf40e821a86c6a609aba3808259fd59">AlphaISA::VecElem</a></div><div class="ttdeci">::DummyVecElem VecElem</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2registers_8hh_source.html#l00050">registers.hh:50</a></div></div>
<div class="ttc" id="classSimpleExecContext_html_addeeb981cf82018ae3e87edff1b3335b"><div class="ttname"><a href="classSimpleExecContext.html#addeeb981cf82018ae3e87edff1b3335b">SimpleExecContext::syscall</a></div><div class="ttdeci">void syscall(int64_t callnum, Fault *fault) override</div><div class="ttdoc">Executes a syscall specified by the callnum. </div><div class="ttdef"><b>Definition:</b> <a href="simple_2exec__context_8hh_source.html#l00500">exec_context.hh:500</a></div></div>
<div class="ttc" id="classSimpleExecContext_html_ac0e440788b75b83158064950c91b2845"><div class="ttname"><a href="classSimpleExecContext.html#ac0e440788b75b83158064950c91b2845">SimpleExecContext::armMonitor</a></div><div class="ttdeci">void armMonitor(Addr address) override</div><div class="ttdef"><b>Definition:</b> <a href="simple_2exec__context_8hh_source.html#l00549">exec_context.hh:549</a></div></div>
<div class="ttc" id="classRegId_html_a986fcc7933d52a75054527d6854cf365"><div class="ttname"><a href="classRegId.html#a986fcc7933d52a75054527d6854cf365">RegId::isVecPredReg</a></div><div class="ttdeci">bool isVecPredReg() const</div><div class="ttdoc">true if it is a predicate physical register. </div><div class="ttdef"><b>Definition:</b> <a href="reg__class_8hh_source.html#l00161">reg_class.hh:161</a></div></div>
<div class="ttc" id="classSimpleThread_html_ab5e350b450792a9472b5091299149e0c"><div class="ttname"><a href="classSimpleThread.html#ab5e350b450792a9472b5091299149e0c">SimpleThread::setVecReg</a></div><div class="ttdeci">void setVecReg(const RegId &amp;reg, const VecRegContainer &amp;val) override</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00509">simple_thread.hh:509</a></div></div>
<div class="ttc" id="classBaseSimpleCPU_html"><div class="ttname"><a href="classBaseSimpleCPU.html">BaseSimpleCPU</a></div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2base_8hh_source.html#l00084">base.hh:84</a></div></div>
<div class="ttc" id="cpu_2simple_2base_8hh_html"><div class="ttname"><a href="cpu_2simple_2base_8hh.html">base.hh</a></div></div>
<div class="ttc" id="classSimpleExecContext_html_a49d862ad45fee8cab4b4fafa2052e707"><div class="ttname"><a href="classSimpleExecContext.html#a49d862ad45fee8cab4b4fafa2052e707">SimpleExecContext::readCCRegOperand</a></div><div class="ttdeci">RegVal readCCRegOperand(const StaticInst *si, int idx) override</div><div class="ttdef"><b>Definition:</b> <a href="simple_2exec__context_8hh_source.html#l00368">exec_context.hh:368</a></div></div>
<div class="ttc" id="classVecLaneT_html"><div class="ttname"><a href="classVecLaneT.html">VecLaneT</a></div><div class="ttdoc">Vector Lane abstraction Another view of a container. </div><div class="ttdef"><b>Definition:</b> <a href="vec__reg_8hh_source.html#l00262">vec_reg.hh:262</a></div></div>
<div class="ttc" id="translation_8hh_html"><div class="ttname"><a href="translation_8hh.html">translation.hh</a></div></div>
<div class="ttc" id="classExecContext_html_aa6bf511a8d84a3a95921ea34d0e6e19f"><div class="ttname"><a href="classExecContext.html#aa6bf511a8d84a3a95921ea34d0e6e19f">ExecContext::VecElem</a></div><div class="ttdeci">TheISA::VecElem VecElem</div><div class="ttdef"><b>Definition:</b> <a href="exec__context_8hh_source.html#l00078">exec_context.hh:78</a></div></div>
<div class="ttc" id="classSimpleExecContext_html_aca01b10faaee1a88e7a73def267e8d94"><div class="ttname"><a href="classSimpleExecContext.html#aca01b10faaee1a88e7a73def267e8d94">SimpleExecContext::readPredicate</a></div><div class="ttdeci">bool readPredicate() const override</div><div class="ttdef"><b>Definition:</b> <a href="simple_2exec__context_8hh_source.html#l00512">exec_context.hh:512</a></div></div>
<div class="ttc" id="circlebuf_8test_8cc_html_ac89b5786f65419c30c7a97e2d5c40fe9"><div class="ttname"><a href="circlebuf_8test_8cc.html#ac89b5786f65419c30c7a97e2d5c40fe9">data</a></div><div class="ttdeci">const char data[]</div><div class="ttdef"><b>Definition:</b> <a href="circlebuf_8test_8cc_source.html#l00044">circlebuf.test.cc:44</a></div></div>
<div class="ttc" id="base_2types_8hh_html_afbdce43497ec3a10ccb2d2141fb1def1"><div class="ttname"><a href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a></div><div class="ttdeci">std::shared_ptr&lt; FaultBase &gt; Fault</div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00240">types.hh:240</a></div></div>
<div class="ttc" id="classSimpleThread_html_a3f80b92ca043f6bff89eca70e6667495"><div class="ttname"><a href="classSimpleThread.html#a3f80b92ca043f6bff89eca70e6667495">SimpleThread::readVecReg</a></div><div class="ttdeci">const VecRegContainer &amp; readVecReg(const RegId &amp;reg) const override</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00334">simple_thread.hh:334</a></div></div>
<div class="ttc" id="classSimpleExecContext_html_a2e18e157caf694fbeae60a18bcf219c7"><div class="ttname"><a href="classSimpleExecContext.html#a2e18e157caf694fbeae60a18bcf219c7">SimpleExecContext::setCCRegOperand</a></div><div class="ttdeci">void setCCRegOperand(const StaticInst *si, int idx, RegVal val) override</div><div class="ttdef"><b>Definition:</b> <a href="simple_2exec__context_8hh_source.html#l00377">exec_context.hh:377</a></div></div>
<div class="ttc" id="classSimpleExecContext_html_ac17b8961c3c6b350453623a46c3f79f9"><div class="ttname"><a href="classSimpleExecContext.html#ac17b8961c3c6b350453623a46c3f79f9">SimpleExecContext::fetchOffset</a></div><div class="ttdeci">Addr fetchOffset</div><div class="ttdef"><b>Definition:</b> <a href="simple_2exec__context_8hh_source.html#l00071">exec_context.hh:71</a></div></div>
<div class="ttc" id="classSimpleExecContext_html_a48fc95571e76484b411171a14968058f"><div class="ttname"><a href="classSimpleExecContext.html#a48fc95571e76484b411171a14968058f">SimpleExecContext::numBranchMispred</a></div><div class="ttdeci">Stats::Scalar numBranchMispred</div><div class="ttdoc">Number of misprediced branches. </div><div class="ttdef"><b>Definition:</b> <a href="simple_2exec__context_8hh_source.html#l00163">exec_context.hh:163</a></div></div>
<div class="ttc" id="classSimpleExecContext_html_ae98d6f5cce6482df676ea305202e7f48"><div class="ttname"><a href="classSimpleExecContext.html#ae98d6f5cce6482df676ea305202e7f48">SimpleExecContext::readIntRegOperand</a></div><div class="ttdeci">RegVal readIntRegOperand(const StaticInst *si, int idx) override</div><div class="ttdoc">Reads an integer register. </div><div class="ttdef"><b>Definition:</b> <a href="simple_2exec__context_8hh_source.html#l00178">exec_context.hh:178</a></div></div>
<div class="ttc" id="classSimpleExecContext_html_a27fc5eb4c93efa14a5d58b2b24762312"><div class="ttname"><a href="classSimpleExecContext.html#a27fc5eb4c93efa14a5d58b2b24762312">SimpleExecContext::setVecLaneOperand</a></div><div class="ttdeci">virtual void setVecLaneOperand(const StaticInst *si, int idx, const LaneData&lt; LaneSize::Byte &gt; &amp;val) override</div><div class="ttdoc">Write a lane of the destination vector operand. </div><div class="ttdef"><b>Definition:</b> <a href="simple_2exec__context_8hh_source.html#l00298">exec_context.hh:298</a></div></div>
<div class="ttc" id="classSimpleThread_html_a6afccc03e81e5d95e5a7f3f17f830123"><div class="ttname"><a href="classSimpleThread.html#a6afccc03e81e5d95e5a7f3f17f830123">SimpleThread::dtb</a></div><div class="ttdeci">BaseTLB * dtb</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00141">simple_thread.hh:141</a></div></div>
<div class="ttc" id="classSimpleThread_html_a0cf00998a894e5ff9c18f1810673f6e9"><div class="ttname"><a href="classSimpleThread.html#a0cf00998a894e5ff9c18f1810673f6e9">SimpleThread::setPredicate</a></div><div class="ttdeci">void setPredicate(bool val)</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00565">simple_thread.hh:565</a></div></div>
<div class="ttc" id="classSimpleExecContext_html_a5933279f65742b9f040bf2107c7b4ee2"><div class="ttname"><a href="classSimpleExecContext.html#a5933279f65742b9f040bf2107c7b4ee2">SimpleExecContext::readFloatRegOperandBits</a></div><div class="ttdeci">RegVal readFloatRegOperandBits(const StaticInst *si, int idx) override</div><div class="ttdoc">Reads a floating point register in its binary format, instead of by value. </div><div class="ttdef"><b>Definition:</b> <a href="simple_2exec__context_8hh_source.html#l00199">exec_context.hh:199</a></div></div>
<div class="ttc" id="classSimpleExecContext_html_acfd4ca7832779e0f05cded9315f05865"><div class="ttname"><a href="classSimpleExecContext.html#acfd4ca7832779e0f05cded9315f05865">SimpleExecContext::numCondCtrlInsts</a></div><div class="ttdeci">Stats::Scalar numCondCtrlInsts</div><div class="ttdef"><b>Definition:</b> <a href="simple_2exec__context_8hh_source.html#l00100">exec_context.hh:100</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<hr size="1"><address style="align: right;"><small>
Generated on Mon Nov 25 2019 12:52:07 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.8.13</small></address>
</body>
</html>
