// Seed: 1509740711
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_4 = id_2;
endmodule
module module_1 (
    output supply1 id_0,
    input wire id_1,
    input tri id_2
    , id_23,
    input tri1 id_3,
    input wire id_4,
    input wor id_5,
    input supply0 id_6,
    input uwire id_7,
    input wire id_8,
    output tri0 id_9,
    output tri0 id_10,
    output supply1 id_11,
    output logic id_12,
    input wand id_13,
    input wor id_14,
    input wire id_15,
    input wor id_16,
    output logic id_17,
    output supply0 id_18,
    input supply0 id_19,
    input wor id_20,
    output tri1 id_21
);
  localparam id_24 = -1;
  always @(negedge -1) begin : LABEL_0
    id_17 <= 1;
    id_12 <= 1;
  end
  localparam id_25 = id_24;
  logic id_26;
  ;
  module_0 modCall_1 (
      id_23,
      id_23,
      id_26,
      id_25
  );
  wire id_27 = id_2;
endmodule
