
SharedQueues.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005c54  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000f8  08005df4  08005df4  00015df4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005eec  08005eec  00020010  2**0
                  CONTENTS
  4 .ARM          00000000  08005eec  08005eec  00020010  2**0
                  CONTENTS
  5 .preinit_array 00000000  08005eec  08005eec  00020010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005eec  08005eec  00015eec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005ef0  08005ef0  00015ef0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000010  20000000  08005ef4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001a44  20000010  08005f04  00020010  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001a54  08005f04  00021a54  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
 12 .debug_info   00018fe9  00000000  00000000  00020040  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002dcd  00000000  00000000  00039029  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001350  00000000  00000000  0003bdf8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001238  00000000  00000000  0003d148  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0000380b  00000000  00000000  0003e380  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00010e50  00000000  00000000  00041b8b  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000d3dc5  00000000  00000000  000529db  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  001267a0  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005144  00000000  00000000  0012681c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000010 	.word	0x20000010
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08005ddc 	.word	0x08005ddc

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000014 	.word	0x20000014
 80001dc:	08005ddc 	.word	0x08005ddc

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 80001f0:	b580      	push	{r7, lr}
 80001f2:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 80001f4:	f000 fada 	bl	80007ac <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 80001f8:	f000 f832 	bl	8000260 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 80001fc:	f000 f8be 	bl	800037c <MX_GPIO_Init>
	MX_USART2_UART_Init();
 8000200:	f000 f88c 	bl	800031c <MX_USART2_UART_Init>
	/* USER CODE BEGIN 2 */

	/* USER CODE END 2 */

	/* Init scheduler */
	osKernelInitialize();
 8000204:	f003 f81c 	bl	8003240 <osKernelInitialize>
	/* start timers, add new ones, ... */
	/* USER CODE END RTOS_TIMERS */

	/* Create the queue(s) */
	/* creation of myQueue01 */
	myQueue01Handle = osMessageQueueNew (16, sizeof(uint16_t), &myQueue01_attributes);
 8000208:	4a0d      	ldr	r2, [pc, #52]	; (8000240 <main+0x50>)
 800020a:	2102      	movs	r1, #2
 800020c:	2010      	movs	r0, #16
 800020e:	f003 f95b 	bl	80034c8 <osMessageQueueNew>
 8000212:	4602      	mov	r2, r0
 8000214:	4b0b      	ldr	r3, [pc, #44]	; (8000244 <main+0x54>)
 8000216:	601a      	str	r2, [r3, #0]

	/* USER CODE END RTOS_QUEUES */

	/* Create the thread(s) */
	/* creation of queue01 */
	queue01Handle = osThreadNew(ManageQueue01, NULL, &queue01_attributes);
 8000218:	4a0b      	ldr	r2, [pc, #44]	; (8000248 <main+0x58>)
 800021a:	2100      	movs	r1, #0
 800021c:	480b      	ldr	r0, [pc, #44]	; (800024c <main+0x5c>)
 800021e:	f003 f877 	bl	8003310 <osThreadNew>
 8000222:	4602      	mov	r2, r0
 8000224:	4b0a      	ldr	r3, [pc, #40]	; (8000250 <main+0x60>)
 8000226:	601a      	str	r2, [r3, #0]

	/* creation of queue02 */
	queue02Handle = osThreadNew(ManageQueue02, NULL, &queue02_attributes);
 8000228:	4a0a      	ldr	r2, [pc, #40]	; (8000254 <main+0x64>)
 800022a:	2100      	movs	r1, #0
 800022c:	480a      	ldr	r0, [pc, #40]	; (8000258 <main+0x68>)
 800022e:	f003 f86f 	bl	8003310 <osThreadNew>
 8000232:	4602      	mov	r2, r0
 8000234:	4b09      	ldr	r3, [pc, #36]	; (800025c <main+0x6c>)
 8000236:	601a      	str	r2, [r3, #0]
	/* USER CODE BEGIN RTOS_EVENTS */
	/* add events, ... */
	/* USER CODE END RTOS_EVENTS */

	/* Start scheduler */
	osKernelStart();
 8000238:	f003 f836 	bl	80032a8 <osKernelStart>

	/* We should never get here as control is now taken by the scheduler */
	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1) {
 800023c:	e7fe      	b.n	800023c <main+0x4c>
 800023e:	bf00      	nop
 8000240:	08005e9c 	.word	0x08005e9c
 8000244:	20001938 	.word	0x20001938
 8000248:	08005e54 	.word	0x08005e54
 800024c:	0800044d 	.word	0x0800044d
 8000250:	20001934 	.word	0x20001934
 8000254:	08005e78 	.word	0x08005e78
 8000258:	080004c1 	.word	0x080004c1
 800025c:	200019c0 	.word	0x200019c0

08000260 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8000260:	b580      	push	{r7, lr}
 8000262:	b0a6      	sub	sp, #152	; 0x98
 8000264:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000266:	f107 0370 	add.w	r3, r7, #112	; 0x70
 800026a:	2228      	movs	r2, #40	; 0x28
 800026c:	2100      	movs	r1, #0
 800026e:	4618      	mov	r0, r3
 8000270:	f005 fdab 	bl	8005dca <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000274:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8000278:	2200      	movs	r2, #0
 800027a:	601a      	str	r2, [r3, #0]
 800027c:	605a      	str	r2, [r3, #4]
 800027e:	609a      	str	r2, [r3, #8]
 8000280:	60da      	str	r2, [r3, #12]
 8000282:	611a      	str	r2, [r3, #16]
	RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000284:	1d3b      	adds	r3, r7, #4
 8000286:	2258      	movs	r2, #88	; 0x58
 8000288:	2100      	movs	r1, #0
 800028a:	4618      	mov	r0, r3
 800028c:	f005 fd9d 	bl	8005dca <memset>

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000290:	2302      	movs	r3, #2
 8000292:	673b      	str	r3, [r7, #112]	; 0x70
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000294:	2301      	movs	r3, #1
 8000296:	67fb      	str	r3, [r7, #124]	; 0x7c
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000298:	2310      	movs	r3, #16
 800029a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800029e:	2302      	movs	r3, #2
 80002a0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80002a4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80002a8:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80002ac:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80002b0:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
	RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 80002b4:	2300      	movs	r3, #0
 80002b6:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80002ba:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80002be:	4618      	mov	r0, r3
 80002c0:	f000 fd2e 	bl	8000d20 <HAL_RCC_OscConfig>
 80002c4:	4603      	mov	r3, r0
 80002c6:	2b00      	cmp	r3, #0
 80002c8:	d001      	beq.n	80002ce <SystemClock_Config+0x6e>
	{
		Error_Handler();
 80002ca:	f000 f94d 	bl	8000568 <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80002ce:	230f      	movs	r3, #15
 80002d0:	65fb      	str	r3, [r7, #92]	; 0x5c
			|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80002d2:	2302      	movs	r3, #2
 80002d4:	663b      	str	r3, [r7, #96]	; 0x60
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80002d6:	2300      	movs	r3, #0
 80002d8:	667b      	str	r3, [r7, #100]	; 0x64
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80002da:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80002de:	66bb      	str	r3, [r7, #104]	; 0x68
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80002e0:	2300      	movs	r3, #0
 80002e2:	66fb      	str	r3, [r7, #108]	; 0x6c

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80002e4:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80002e8:	2102      	movs	r1, #2
 80002ea:	4618      	mov	r0, r3
 80002ec:	f001 fc2e 	bl	8001b4c <HAL_RCC_ClockConfig>
 80002f0:	4603      	mov	r3, r0
 80002f2:	2b00      	cmp	r3, #0
 80002f4:	d001      	beq.n	80002fa <SystemClock_Config+0x9a>
	{
		Error_Handler();
 80002f6:	f000 f937 	bl	8000568 <Error_Handler>
	}
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80002fa:	2302      	movs	r3, #2
 80002fc:	607b      	str	r3, [r7, #4]
	PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80002fe:	2300      	movs	r3, #0
 8000300:	613b      	str	r3, [r7, #16]
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000302:	1d3b      	adds	r3, r7, #4
 8000304:	4618      	mov	r0, r3
 8000306:	f001 fe89 	bl	800201c <HAL_RCCEx_PeriphCLKConfig>
 800030a:	4603      	mov	r3, r0
 800030c:	2b00      	cmp	r3, #0
 800030e:	d001      	beq.n	8000314 <SystemClock_Config+0xb4>
	{
		Error_Handler();
 8000310:	f000 f92a 	bl	8000568 <Error_Handler>
	}
}
 8000314:	bf00      	nop
 8000316:	3798      	adds	r7, #152	; 0x98
 8000318:	46bd      	mov	sp, r7
 800031a:	bd80      	pop	{r7, pc}

0800031c <MX_USART2_UART_Init>:
 * @brief USART2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART2_UART_Init(void)
{
 800031c:	b580      	push	{r7, lr}
 800031e:	af00      	add	r7, sp, #0
	/* USER CODE END USART2_Init 0 */

	/* USER CODE BEGIN USART2_Init 1 */

	/* USER CODE END USART2_Init 1 */
	huart2.Instance = USART2;
 8000320:	4b14      	ldr	r3, [pc, #80]	; (8000374 <MX_USART2_UART_Init+0x58>)
 8000322:	4a15      	ldr	r2, [pc, #84]	; (8000378 <MX_USART2_UART_Init+0x5c>)
 8000324:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 38400;
 8000326:	4b13      	ldr	r3, [pc, #76]	; (8000374 <MX_USART2_UART_Init+0x58>)
 8000328:	f44f 4216 	mov.w	r2, #38400	; 0x9600
 800032c:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800032e:	4b11      	ldr	r3, [pc, #68]	; (8000374 <MX_USART2_UART_Init+0x58>)
 8000330:	2200      	movs	r2, #0
 8000332:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 8000334:	4b0f      	ldr	r3, [pc, #60]	; (8000374 <MX_USART2_UART_Init+0x58>)
 8000336:	2200      	movs	r2, #0
 8000338:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 800033a:	4b0e      	ldr	r3, [pc, #56]	; (8000374 <MX_USART2_UART_Init+0x58>)
 800033c:	2200      	movs	r2, #0
 800033e:	611a      	str	r2, [r3, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 8000340:	4b0c      	ldr	r3, [pc, #48]	; (8000374 <MX_USART2_UART_Init+0x58>)
 8000342:	220c      	movs	r2, #12
 8000344:	615a      	str	r2, [r3, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000346:	4b0b      	ldr	r3, [pc, #44]	; (8000374 <MX_USART2_UART_Init+0x58>)
 8000348:	2200      	movs	r2, #0
 800034a:	619a      	str	r2, [r3, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800034c:	4b09      	ldr	r3, [pc, #36]	; (8000374 <MX_USART2_UART_Init+0x58>)
 800034e:	2200      	movs	r2, #0
 8000350:	61da      	str	r2, [r3, #28]
	huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000352:	4b08      	ldr	r3, [pc, #32]	; (8000374 <MX_USART2_UART_Init+0x58>)
 8000354:	2200      	movs	r2, #0
 8000356:	621a      	str	r2, [r3, #32]
	huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000358:	4b06      	ldr	r3, [pc, #24]	; (8000374 <MX_USART2_UART_Init+0x58>)
 800035a:	2200      	movs	r2, #0
 800035c:	625a      	str	r2, [r3, #36]	; 0x24
	if (HAL_UART_Init(&huart2) != HAL_OK)
 800035e:	4805      	ldr	r0, [pc, #20]	; (8000374 <MX_USART2_UART_Init+0x58>)
 8000360:	f002 fb50 	bl	8002a04 <HAL_UART_Init>
 8000364:	4603      	mov	r3, r0
 8000366:	2b00      	cmp	r3, #0
 8000368:	d001      	beq.n	800036e <MX_USART2_UART_Init+0x52>
	{
		Error_Handler();
 800036a:	f000 f8fd 	bl	8000568 <Error_Handler>
	}
	/* USER CODE BEGIN USART2_Init 2 */

	/* USER CODE END USART2_Init 2 */

}
 800036e:	bf00      	nop
 8000370:	bd80      	pop	{r7, pc}
 8000372:	bf00      	nop
 8000374:	2000193c 	.word	0x2000193c
 8000378:	40004400 	.word	0x40004400

0800037c <MX_GPIO_Init>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void)
{
 800037c:	b580      	push	{r7, lr}
 800037e:	b08a      	sub	sp, #40	; 0x28
 8000380:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000382:	f107 0314 	add.w	r3, r7, #20
 8000386:	2200      	movs	r2, #0
 8000388:	601a      	str	r2, [r3, #0]
 800038a:	605a      	str	r2, [r3, #4]
 800038c:	609a      	str	r2, [r3, #8]
 800038e:	60da      	str	r2, [r3, #12]
 8000390:	611a      	str	r2, [r3, #16]

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8000392:	4b2b      	ldr	r3, [pc, #172]	; (8000440 <MX_GPIO_Init+0xc4>)
 8000394:	695b      	ldr	r3, [r3, #20]
 8000396:	4a2a      	ldr	r2, [pc, #168]	; (8000440 <MX_GPIO_Init+0xc4>)
 8000398:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800039c:	6153      	str	r3, [r2, #20]
 800039e:	4b28      	ldr	r3, [pc, #160]	; (8000440 <MX_GPIO_Init+0xc4>)
 80003a0:	695b      	ldr	r3, [r3, #20]
 80003a2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80003a6:	613b      	str	r3, [r7, #16]
 80003a8:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOF_CLK_ENABLE();
 80003aa:	4b25      	ldr	r3, [pc, #148]	; (8000440 <MX_GPIO_Init+0xc4>)
 80003ac:	695b      	ldr	r3, [r3, #20]
 80003ae:	4a24      	ldr	r2, [pc, #144]	; (8000440 <MX_GPIO_Init+0xc4>)
 80003b0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80003b4:	6153      	str	r3, [r2, #20]
 80003b6:	4b22      	ldr	r3, [pc, #136]	; (8000440 <MX_GPIO_Init+0xc4>)
 80003b8:	695b      	ldr	r3, [r3, #20]
 80003ba:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80003be:	60fb      	str	r3, [r7, #12]
 80003c0:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 80003c2:	4b1f      	ldr	r3, [pc, #124]	; (8000440 <MX_GPIO_Init+0xc4>)
 80003c4:	695b      	ldr	r3, [r3, #20]
 80003c6:	4a1e      	ldr	r2, [pc, #120]	; (8000440 <MX_GPIO_Init+0xc4>)
 80003c8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80003cc:	6153      	str	r3, [r2, #20]
 80003ce:	4b1c      	ldr	r3, [pc, #112]	; (8000440 <MX_GPIO_Init+0xc4>)
 80003d0:	695b      	ldr	r3, [r3, #20]
 80003d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80003d6:	60bb      	str	r3, [r7, #8]
 80003d8:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 80003da:	4b19      	ldr	r3, [pc, #100]	; (8000440 <MX_GPIO_Init+0xc4>)
 80003dc:	695b      	ldr	r3, [r3, #20]
 80003de:	4a18      	ldr	r2, [pc, #96]	; (8000440 <MX_GPIO_Init+0xc4>)
 80003e0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80003e4:	6153      	str	r3, [r2, #20]
 80003e6:	4b16      	ldr	r3, [pc, #88]	; (8000440 <MX_GPIO_Init+0xc4>)
 80003e8:	695b      	ldr	r3, [r3, #20]
 80003ea:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80003ee:	607b      	str	r3, [r7, #4]
 80003f0:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80003f2:	2200      	movs	r2, #0
 80003f4:	2120      	movs	r1, #32
 80003f6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80003fa:	f000 fc79 	bl	8000cf0 <HAL_GPIO_WritePin>

	/*Configure GPIO pin : B1_Pin */
	GPIO_InitStruct.Pin = B1_Pin;
 80003fe:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000402:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000404:	4b0f      	ldr	r3, [pc, #60]	; (8000444 <MX_GPIO_Init+0xc8>)
 8000406:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000408:	2300      	movs	r3, #0
 800040a:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800040c:	f107 0314 	add.w	r3, r7, #20
 8000410:	4619      	mov	r1, r3
 8000412:	480d      	ldr	r0, [pc, #52]	; (8000448 <MX_GPIO_Init+0xcc>)
 8000414:	f000 fae2 	bl	80009dc <HAL_GPIO_Init>

	/*Configure GPIO pin : LD2_Pin */
	GPIO_InitStruct.Pin = LD2_Pin;
 8000418:	2320      	movs	r3, #32
 800041a:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800041c:	2301      	movs	r3, #1
 800041e:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000420:	2300      	movs	r3, #0
 8000422:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000424:	2300      	movs	r3, #0
 8000426:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000428:	f107 0314 	add.w	r3, r7, #20
 800042c:	4619      	mov	r1, r3
 800042e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000432:	f000 fad3 	bl	80009dc <HAL_GPIO_Init>

}
 8000436:	bf00      	nop
 8000438:	3728      	adds	r7, #40	; 0x28
 800043a:	46bd      	mov	sp, r7
 800043c:	bd80      	pop	{r7, pc}
 800043e:	bf00      	nop
 8000440:	40021000 	.word	0x40021000
 8000444:	10210000 	.word	0x10210000
 8000448:	48000800 	.word	0x48000800

0800044c <ManageQueue01>:
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_ManageQueue01 */
void ManageQueue01(void *argument)
{
 800044c:	b580      	push	{r7, lr}
 800044e:	f5ad 7d7c 	sub.w	sp, sp, #1008	; 0x3f0
 8000452:	af00      	add	r7, sp, #0
 8000454:	1d3b      	adds	r3, r7, #4
 8000456:	6018      	str	r0, [r3, #0]
	/* USER CODE BEGIN 5 */
	/* Infinite loop */
	char msg[1000];

	sprintf(msg, "Start send\n");
 8000458:	f107 0308 	add.w	r3, r7, #8
 800045c:	4a15      	ldr	r2, [pc, #84]	; (80004b4 <ManageQueue01+0x68>)
 800045e:	ca07      	ldmia	r2, {r0, r1, r2}
 8000460:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	HAL_UART_Transmit(&huart2, (uint8_t*) msg, strlen(msg), HAL_MAX_DELAY);
 8000464:	f107 0308 	add.w	r3, r7, #8
 8000468:	4618      	mov	r0, r3
 800046a:	f7ff feb9 	bl	80001e0 <strlen>
 800046e:	4603      	mov	r3, r0
 8000470:	b29a      	uxth	r2, r3
 8000472:	f107 0108 	add.w	r1, r7, #8
 8000476:	f04f 33ff 	mov.w	r3, #4294967295
 800047a:	480f      	ldr	r0, [pc, #60]	; (80004b8 <ManageQueue01+0x6c>)
 800047c:	f002 fb10 	bl	8002aa0 <HAL_UART_Transmit>
	for (;;) {

		sprintf(msg, "Here\n");
 8000480:	f107 0308 	add.w	r3, r7, #8
 8000484:	4a0d      	ldr	r2, [pc, #52]	; (80004bc <ManageQueue01+0x70>)
 8000486:	e892 0003 	ldmia.w	r2, {r0, r1}
 800048a:	6018      	str	r0, [r3, #0]
 800048c:	3304      	adds	r3, #4
 800048e:	8019      	strh	r1, [r3, #0]
		HAL_UART_Transmit(&huart2, (uint8_t*) msg, strlen(msg), HAL_MAX_DELAY);
 8000490:	f107 0308 	add.w	r3, r7, #8
 8000494:	4618      	mov	r0, r3
 8000496:	f7ff fea3 	bl	80001e0 <strlen>
 800049a:	4603      	mov	r3, r0
 800049c:	b29a      	uxth	r2, r3
 800049e:	f107 0108 	add.w	r1, r7, #8
 80004a2:	f04f 33ff 	mov.w	r3, #4294967295
 80004a6:	4804      	ldr	r0, [pc, #16]	; (80004b8 <ManageQueue01+0x6c>)
 80004a8:	f002 fafa 	bl	8002aa0 <HAL_UART_Transmit>
		osThreadYield();
 80004ac:	f002 ffda 	bl	8003464 <osThreadYield>
		sprintf(msg, "Here\n");
 80004b0:	e7e6      	b.n	8000480 <ManageQueue01+0x34>
 80004b2:	bf00      	nop
 80004b4:	08005e10 	.word	0x08005e10
 80004b8:	2000193c 	.word	0x2000193c
 80004bc:	08005e1c 	.word	0x08005e1c

080004c0 <ManageQueue02>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_ManageQueue02 */
void ManageQueue02(void *argument)
{
 80004c0:	b590      	push	{r4, r7, lr}
 80004c2:	f5ad 7d7d 	sub.w	sp, sp, #1012	; 0x3f4
 80004c6:	af00      	add	r7, sp, #0
 80004c8:	1d3b      	adds	r3, r7, #4
 80004ca:	6018      	str	r0, [r3, #0]
	/* USER CODE BEGIN ManageQueue02 */
	/* Infinite loop */
	char msg[1000];

	sprintf(msg, "Start receive\n");
 80004cc:	f107 0308 	add.w	r3, r7, #8
 80004d0:	4a19      	ldr	r2, [pc, #100]	; (8000538 <ManageQueue02+0x78>)
 80004d2:	461c      	mov	r4, r3
 80004d4:	4613      	mov	r3, r2
 80004d6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80004d8:	c407      	stmia	r4!, {r0, r1, r2}
 80004da:	8023      	strh	r3, [r4, #0]
 80004dc:	3402      	adds	r4, #2
 80004de:	0c1b      	lsrs	r3, r3, #16
 80004e0:	7023      	strb	r3, [r4, #0]
	HAL_UART_Transmit(&huart2, (uint8_t*) msg, strlen(msg), HAL_MAX_DELAY);
 80004e2:	f107 0308 	add.w	r3, r7, #8
 80004e6:	4618      	mov	r0, r3
 80004e8:	f7ff fe7a 	bl	80001e0 <strlen>
 80004ec:	4603      	mov	r3, r0
 80004ee:	b29a      	uxth	r2, r3
 80004f0:	f107 0108 	add.w	r1, r7, #8
 80004f4:	f04f 33ff 	mov.w	r3, #4294967295
 80004f8:	4810      	ldr	r0, [pc, #64]	; (800053c <ManageQueue02+0x7c>)
 80004fa:	f002 fad1 	bl	8002aa0 <HAL_UART_Transmit>
	for (;;) {

		sprintf(msg, "There\n");
 80004fe:	f107 0308 	add.w	r3, r7, #8
 8000502:	4a0f      	ldr	r2, [pc, #60]	; (8000540 <ManageQueue02+0x80>)
 8000504:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000508:	6018      	str	r0, [r3, #0]
 800050a:	3304      	adds	r3, #4
 800050c:	8019      	strh	r1, [r3, #0]
 800050e:	3302      	adds	r3, #2
 8000510:	0c0a      	lsrs	r2, r1, #16
 8000512:	701a      	strb	r2, [r3, #0]
		HAL_UART_Transmit(&huart2, (uint8_t*) msg, strlen(msg), HAL_MAX_DELAY);
 8000514:	f107 0308 	add.w	r3, r7, #8
 8000518:	4618      	mov	r0, r3
 800051a:	f7ff fe61 	bl	80001e0 <strlen>
 800051e:	4603      	mov	r3, r0
 8000520:	b29a      	uxth	r2, r3
 8000522:	f107 0108 	add.w	r1, r7, #8
 8000526:	f04f 33ff 	mov.w	r3, #4294967295
 800052a:	4804      	ldr	r0, [pc, #16]	; (800053c <ManageQueue02+0x7c>)
 800052c:	f002 fab8 	bl	8002aa0 <HAL_UART_Transmit>
		osThreadYield();
 8000530:	f002 ff98 	bl	8003464 <osThreadYield>
		sprintf(msg, "There\n");
 8000534:	e7e3      	b.n	80004fe <ManageQueue02+0x3e>
 8000536:	bf00      	nop
 8000538:	08005e24 	.word	0x08005e24
 800053c:	2000193c 	.word	0x2000193c
 8000540:	08005e34 	.word	0x08005e34

08000544 <HAL_TIM_PeriodElapsedCallback>:
 * a global variable "uwTick" used as application time base.
 * @param  htim : TIM handle
 * @retval None
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000544:	b580      	push	{r7, lr}
 8000546:	b082      	sub	sp, #8
 8000548:	af00      	add	r7, sp, #0
 800054a:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN Callback 0 */

	/* USER CODE END Callback 0 */
	if (htim->Instance == TIM6) {
 800054c:	687b      	ldr	r3, [r7, #4]
 800054e:	681b      	ldr	r3, [r3, #0]
 8000550:	4a04      	ldr	r2, [pc, #16]	; (8000564 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000552:	4293      	cmp	r3, r2
 8000554:	d101      	bne.n	800055a <HAL_TIM_PeriodElapsedCallback+0x16>
		HAL_IncTick();
 8000556:	f000 f93f 	bl	80007d8 <HAL_IncTick>
	}
	/* USER CODE BEGIN Callback 1 */

	/* USER CODE END Callback 1 */
}
 800055a:	bf00      	nop
 800055c:	3708      	adds	r7, #8
 800055e:	46bd      	mov	sp, r7
 8000560:	bd80      	pop	{r7, pc}
 8000562:	bf00      	nop
 8000564:	40001000 	.word	0x40001000

08000568 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8000568:	b480      	push	{r7}
 800056a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800056c:	b672      	cpsid	i
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 800056e:	e7fe      	b.n	800056e <Error_Handler+0x6>

08000570 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000570:	b580      	push	{r7, lr}
 8000572:	b082      	sub	sp, #8
 8000574:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000576:	4b11      	ldr	r3, [pc, #68]	; (80005bc <HAL_MspInit+0x4c>)
 8000578:	699b      	ldr	r3, [r3, #24]
 800057a:	4a10      	ldr	r2, [pc, #64]	; (80005bc <HAL_MspInit+0x4c>)
 800057c:	f043 0301 	orr.w	r3, r3, #1
 8000580:	6193      	str	r3, [r2, #24]
 8000582:	4b0e      	ldr	r3, [pc, #56]	; (80005bc <HAL_MspInit+0x4c>)
 8000584:	699b      	ldr	r3, [r3, #24]
 8000586:	f003 0301 	and.w	r3, r3, #1
 800058a:	607b      	str	r3, [r7, #4]
 800058c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800058e:	4b0b      	ldr	r3, [pc, #44]	; (80005bc <HAL_MspInit+0x4c>)
 8000590:	69db      	ldr	r3, [r3, #28]
 8000592:	4a0a      	ldr	r2, [pc, #40]	; (80005bc <HAL_MspInit+0x4c>)
 8000594:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000598:	61d3      	str	r3, [r2, #28]
 800059a:	4b08      	ldr	r3, [pc, #32]	; (80005bc <HAL_MspInit+0x4c>)
 800059c:	69db      	ldr	r3, [r3, #28]
 800059e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80005a2:	603b      	str	r3, [r7, #0]
 80005a4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80005a6:	2200      	movs	r2, #0
 80005a8:	210f      	movs	r1, #15
 80005aa:	f06f 0001 	mvn.w	r0, #1
 80005ae:	f000 f9eb 	bl	8000988 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80005b2:	bf00      	nop
 80005b4:	3708      	adds	r7, #8
 80005b6:	46bd      	mov	sp, r7
 80005b8:	bd80      	pop	{r7, pc}
 80005ba:	bf00      	nop
 80005bc:	40021000 	.word	0x40021000

080005c0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80005c0:	b580      	push	{r7, lr}
 80005c2:	b08a      	sub	sp, #40	; 0x28
 80005c4:	af00      	add	r7, sp, #0
 80005c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005c8:	f107 0314 	add.w	r3, r7, #20
 80005cc:	2200      	movs	r2, #0
 80005ce:	601a      	str	r2, [r3, #0]
 80005d0:	605a      	str	r2, [r3, #4]
 80005d2:	609a      	str	r2, [r3, #8]
 80005d4:	60da      	str	r2, [r3, #12]
 80005d6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80005d8:	687b      	ldr	r3, [r7, #4]
 80005da:	681b      	ldr	r3, [r3, #0]
 80005dc:	4a17      	ldr	r2, [pc, #92]	; (800063c <HAL_UART_MspInit+0x7c>)
 80005de:	4293      	cmp	r3, r2
 80005e0:	d128      	bne.n	8000634 <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80005e2:	4b17      	ldr	r3, [pc, #92]	; (8000640 <HAL_UART_MspInit+0x80>)
 80005e4:	69db      	ldr	r3, [r3, #28]
 80005e6:	4a16      	ldr	r2, [pc, #88]	; (8000640 <HAL_UART_MspInit+0x80>)
 80005e8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80005ec:	61d3      	str	r3, [r2, #28]
 80005ee:	4b14      	ldr	r3, [pc, #80]	; (8000640 <HAL_UART_MspInit+0x80>)
 80005f0:	69db      	ldr	r3, [r3, #28]
 80005f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80005f6:	613b      	str	r3, [r7, #16]
 80005f8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80005fa:	4b11      	ldr	r3, [pc, #68]	; (8000640 <HAL_UART_MspInit+0x80>)
 80005fc:	695b      	ldr	r3, [r3, #20]
 80005fe:	4a10      	ldr	r2, [pc, #64]	; (8000640 <HAL_UART_MspInit+0x80>)
 8000600:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000604:	6153      	str	r3, [r2, #20]
 8000606:	4b0e      	ldr	r3, [pc, #56]	; (8000640 <HAL_UART_MspInit+0x80>)
 8000608:	695b      	ldr	r3, [r3, #20]
 800060a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800060e:	60fb      	str	r3, [r7, #12]
 8000610:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000612:	230c      	movs	r3, #12
 8000614:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000616:	2302      	movs	r3, #2
 8000618:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800061a:	2300      	movs	r3, #0
 800061c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800061e:	2300      	movs	r3, #0
 8000620:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000622:	2307      	movs	r3, #7
 8000624:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000626:	f107 0314 	add.w	r3, r7, #20
 800062a:	4619      	mov	r1, r3
 800062c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000630:	f000 f9d4 	bl	80009dc <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000634:	bf00      	nop
 8000636:	3728      	adds	r7, #40	; 0x28
 8000638:	46bd      	mov	sp, r7
 800063a:	bd80      	pop	{r7, pc}
 800063c:	40004400 	.word	0x40004400
 8000640:	40021000 	.word	0x40021000

08000644 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000644:	b580      	push	{r7, lr}
 8000646:	b08c      	sub	sp, #48	; 0x30
 8000648:	af00      	add	r7, sp, #0
 800064a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 800064c:	2300      	movs	r3, #0
 800064e:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8000650:	2300      	movs	r3, #0
 8000652:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 8000654:	2200      	movs	r2, #0
 8000656:	6879      	ldr	r1, [r7, #4]
 8000658:	2036      	movs	r0, #54	; 0x36
 800065a:	f000 f995 	bl	8000988 <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800065e:	2036      	movs	r0, #54	; 0x36
 8000660:	f000 f9ae 	bl	80009c0 <HAL_NVIC_EnableIRQ>
  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8000664:	4b1f      	ldr	r3, [pc, #124]	; (80006e4 <HAL_InitTick+0xa0>)
 8000666:	69db      	ldr	r3, [r3, #28]
 8000668:	4a1e      	ldr	r2, [pc, #120]	; (80006e4 <HAL_InitTick+0xa0>)
 800066a:	f043 0310 	orr.w	r3, r3, #16
 800066e:	61d3      	str	r3, [r2, #28]
 8000670:	4b1c      	ldr	r3, [pc, #112]	; (80006e4 <HAL_InitTick+0xa0>)
 8000672:	69db      	ldr	r3, [r3, #28]
 8000674:	f003 0310 	and.w	r3, r3, #16
 8000678:	60fb      	str	r3, [r7, #12]
 800067a:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800067c:	f107 0210 	add.w	r2, r7, #16
 8000680:	f107 0314 	add.w	r3, r7, #20
 8000684:	4611      	mov	r1, r2
 8000686:	4618      	mov	r0, r3
 8000688:	f001 fc96 	bl	8001fb8 <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 800068c:	f001 fc50 	bl	8001f30 <HAL_RCC_GetPCLK1Freq>
 8000690:	4603      	mov	r3, r0
 8000692:	005b      	lsls	r3, r3, #1
 8000694:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000696:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000698:	4a13      	ldr	r2, [pc, #76]	; (80006e8 <HAL_InitTick+0xa4>)
 800069a:	fba2 2303 	umull	r2, r3, r2, r3
 800069e:	0c9b      	lsrs	r3, r3, #18
 80006a0:	3b01      	subs	r3, #1
 80006a2:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 80006a4:	4b11      	ldr	r3, [pc, #68]	; (80006ec <HAL_InitTick+0xa8>)
 80006a6:	4a12      	ldr	r2, [pc, #72]	; (80006f0 <HAL_InitTick+0xac>)
 80006a8:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 80006aa:	4b10      	ldr	r3, [pc, #64]	; (80006ec <HAL_InitTick+0xa8>)
 80006ac:	f240 32e7 	movw	r2, #999	; 0x3e7
 80006b0:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 80006b2:	4a0e      	ldr	r2, [pc, #56]	; (80006ec <HAL_InitTick+0xa8>)
 80006b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80006b6:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 80006b8:	4b0c      	ldr	r3, [pc, #48]	; (80006ec <HAL_InitTick+0xa8>)
 80006ba:	2200      	movs	r2, #0
 80006bc:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80006be:	4b0b      	ldr	r3, [pc, #44]	; (80006ec <HAL_InitTick+0xa8>)
 80006c0:	2200      	movs	r2, #0
 80006c2:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 80006c4:	4809      	ldr	r0, [pc, #36]	; (80006ec <HAL_InitTick+0xa8>)
 80006c6:	f001 fec7 	bl	8002458 <HAL_TIM_Base_Init>
 80006ca:	4603      	mov	r3, r0
 80006cc:	2b00      	cmp	r3, #0
 80006ce:	d104      	bne.n	80006da <HAL_InitTick+0x96>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 80006d0:	4806      	ldr	r0, [pc, #24]	; (80006ec <HAL_InitTick+0xa8>)
 80006d2:	f001 ff23 	bl	800251c <HAL_TIM_Base_Start_IT>
 80006d6:	4603      	mov	r3, r0
 80006d8:	e000      	b.n	80006dc <HAL_InitTick+0x98>
  }

  /* Return function status */
  return HAL_ERROR;
 80006da:	2301      	movs	r3, #1
}
 80006dc:	4618      	mov	r0, r3
 80006de:	3730      	adds	r7, #48	; 0x30
 80006e0:	46bd      	mov	sp, r7
 80006e2:	bd80      	pop	{r7, pc}
 80006e4:	40021000 	.word	0x40021000
 80006e8:	431bde83 	.word	0x431bde83
 80006ec:	200019c4 	.word	0x200019c4
 80006f0:	40001000 	.word	0x40001000

080006f4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80006f4:	b480      	push	{r7}
 80006f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80006f8:	e7fe      	b.n	80006f8 <NMI_Handler+0x4>

080006fa <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80006fa:	b480      	push	{r7}
 80006fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80006fe:	e7fe      	b.n	80006fe <HardFault_Handler+0x4>

08000700 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000700:	b480      	push	{r7}
 8000702:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000704:	e7fe      	b.n	8000704 <MemManage_Handler+0x4>

08000706 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000706:	b480      	push	{r7}
 8000708:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800070a:	e7fe      	b.n	800070a <BusFault_Handler+0x4>

0800070c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800070c:	b480      	push	{r7}
 800070e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000710:	e7fe      	b.n	8000710 <UsageFault_Handler+0x4>

08000712 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000712:	b480      	push	{r7}
 8000714:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000716:	bf00      	nop
 8000718:	46bd      	mov	sp, r7
 800071a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800071e:	4770      	bx	lr

08000720 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt and DAC1 underrun interrupt.
  */
void TIM6_DAC_IRQHandler(void)
{
 8000720:	b580      	push	{r7, lr}
 8000722:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8000724:	4802      	ldr	r0, [pc, #8]	; (8000730 <TIM6_DAC_IRQHandler+0x10>)
 8000726:	f001 ff69 	bl	80025fc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800072a:	bf00      	nop
 800072c:	bd80      	pop	{r7, pc}
 800072e:	bf00      	nop
 8000730:	200019c4 	.word	0x200019c4

08000734 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000734:	b480      	push	{r7}
 8000736:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000738:	4b06      	ldr	r3, [pc, #24]	; (8000754 <SystemInit+0x20>)
 800073a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800073e:	4a05      	ldr	r2, [pc, #20]	; (8000754 <SystemInit+0x20>)
 8000740:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000744:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000748:	bf00      	nop
 800074a:	46bd      	mov	sp, r7
 800074c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000750:	4770      	bx	lr
 8000752:	bf00      	nop
 8000754:	e000ed00 	.word	0xe000ed00

08000758 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000758:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000790 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800075c:	480d      	ldr	r0, [pc, #52]	; (8000794 <LoopForever+0x6>)
  ldr r1, =_edata
 800075e:	490e      	ldr	r1, [pc, #56]	; (8000798 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000760:	4a0e      	ldr	r2, [pc, #56]	; (800079c <LoopForever+0xe>)
  movs r3, #0
 8000762:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000764:	e002      	b.n	800076c <LoopCopyDataInit>

08000766 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000766:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000768:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800076a:	3304      	adds	r3, #4

0800076c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800076c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800076e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000770:	d3f9      	bcc.n	8000766 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000772:	4a0b      	ldr	r2, [pc, #44]	; (80007a0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000774:	4c0b      	ldr	r4, [pc, #44]	; (80007a4 <LoopForever+0x16>)
  movs r3, #0
 8000776:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000778:	e001      	b.n	800077e <LoopFillZerobss>

0800077a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800077a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800077c:	3204      	adds	r2, #4

0800077e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800077e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000780:	d3fb      	bcc.n	800077a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000782:	f7ff ffd7 	bl	8000734 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000786:	f005 faf1 	bl	8005d6c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800078a:	f7ff fd31 	bl	80001f0 <main>

0800078e <LoopForever>:

LoopForever:
    b LoopForever
 800078e:	e7fe      	b.n	800078e <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000790:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8000794:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000798:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 800079c:	08005ef4 	.word	0x08005ef4
  ldr r2, =_sbss
 80007a0:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 80007a4:	20001a54 	.word	0x20001a54

080007a8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80007a8:	e7fe      	b.n	80007a8 <ADC1_2_IRQHandler>
	...

080007ac <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80007ac:	b580      	push	{r7, lr}
 80007ae:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80007b0:	4b08      	ldr	r3, [pc, #32]	; (80007d4 <HAL_Init+0x28>)
 80007b2:	681b      	ldr	r3, [r3, #0]
 80007b4:	4a07      	ldr	r2, [pc, #28]	; (80007d4 <HAL_Init+0x28>)
 80007b6:	f043 0310 	orr.w	r3, r3, #16
 80007ba:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80007bc:	2003      	movs	r0, #3
 80007be:	f000 f8d8 	bl	8000972 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80007c2:	2000      	movs	r0, #0
 80007c4:	f7ff ff3e 	bl	8000644 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80007c8:	f7ff fed2 	bl	8000570 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80007cc:	2300      	movs	r3, #0
}
 80007ce:	4618      	mov	r0, r3
 80007d0:	bd80      	pop	{r7, pc}
 80007d2:	bf00      	nop
 80007d4:	40022000 	.word	0x40022000

080007d8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80007d8:	b480      	push	{r7}
 80007da:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80007dc:	4b06      	ldr	r3, [pc, #24]	; (80007f8 <HAL_IncTick+0x20>)
 80007de:	781b      	ldrb	r3, [r3, #0]
 80007e0:	461a      	mov	r2, r3
 80007e2:	4b06      	ldr	r3, [pc, #24]	; (80007fc <HAL_IncTick+0x24>)
 80007e4:	681b      	ldr	r3, [r3, #0]
 80007e6:	4413      	add	r3, r2
 80007e8:	4a04      	ldr	r2, [pc, #16]	; (80007fc <HAL_IncTick+0x24>)
 80007ea:	6013      	str	r3, [r2, #0]
}
 80007ec:	bf00      	nop
 80007ee:	46bd      	mov	sp, r7
 80007f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007f4:	4770      	bx	lr
 80007f6:	bf00      	nop
 80007f8:	20000008 	.word	0x20000008
 80007fc:	20001a10 	.word	0x20001a10

08000800 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000800:	b480      	push	{r7}
 8000802:	af00      	add	r7, sp, #0
  return uwTick;  
 8000804:	4b03      	ldr	r3, [pc, #12]	; (8000814 <HAL_GetTick+0x14>)
 8000806:	681b      	ldr	r3, [r3, #0]
}
 8000808:	4618      	mov	r0, r3
 800080a:	46bd      	mov	sp, r7
 800080c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000810:	4770      	bx	lr
 8000812:	bf00      	nop
 8000814:	20001a10 	.word	0x20001a10

08000818 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000818:	b480      	push	{r7}
 800081a:	b085      	sub	sp, #20
 800081c:	af00      	add	r7, sp, #0
 800081e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000820:	687b      	ldr	r3, [r7, #4]
 8000822:	f003 0307 	and.w	r3, r3, #7
 8000826:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000828:	4b0c      	ldr	r3, [pc, #48]	; (800085c <__NVIC_SetPriorityGrouping+0x44>)
 800082a:	68db      	ldr	r3, [r3, #12]
 800082c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800082e:	68ba      	ldr	r2, [r7, #8]
 8000830:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000834:	4013      	ands	r3, r2
 8000836:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000838:	68fb      	ldr	r3, [r7, #12]
 800083a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800083c:	68bb      	ldr	r3, [r7, #8]
 800083e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000840:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000844:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000848:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800084a:	4a04      	ldr	r2, [pc, #16]	; (800085c <__NVIC_SetPriorityGrouping+0x44>)
 800084c:	68bb      	ldr	r3, [r7, #8]
 800084e:	60d3      	str	r3, [r2, #12]
}
 8000850:	bf00      	nop
 8000852:	3714      	adds	r7, #20
 8000854:	46bd      	mov	sp, r7
 8000856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800085a:	4770      	bx	lr
 800085c:	e000ed00 	.word	0xe000ed00

08000860 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000860:	b480      	push	{r7}
 8000862:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000864:	4b04      	ldr	r3, [pc, #16]	; (8000878 <__NVIC_GetPriorityGrouping+0x18>)
 8000866:	68db      	ldr	r3, [r3, #12]
 8000868:	0a1b      	lsrs	r3, r3, #8
 800086a:	f003 0307 	and.w	r3, r3, #7
}
 800086e:	4618      	mov	r0, r3
 8000870:	46bd      	mov	sp, r7
 8000872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000876:	4770      	bx	lr
 8000878:	e000ed00 	.word	0xe000ed00

0800087c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800087c:	b480      	push	{r7}
 800087e:	b083      	sub	sp, #12
 8000880:	af00      	add	r7, sp, #0
 8000882:	4603      	mov	r3, r0
 8000884:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000886:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800088a:	2b00      	cmp	r3, #0
 800088c:	db0b      	blt.n	80008a6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800088e:	79fb      	ldrb	r3, [r7, #7]
 8000890:	f003 021f 	and.w	r2, r3, #31
 8000894:	4907      	ldr	r1, [pc, #28]	; (80008b4 <__NVIC_EnableIRQ+0x38>)
 8000896:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800089a:	095b      	lsrs	r3, r3, #5
 800089c:	2001      	movs	r0, #1
 800089e:	fa00 f202 	lsl.w	r2, r0, r2
 80008a2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80008a6:	bf00      	nop
 80008a8:	370c      	adds	r7, #12
 80008aa:	46bd      	mov	sp, r7
 80008ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008b0:	4770      	bx	lr
 80008b2:	bf00      	nop
 80008b4:	e000e100 	.word	0xe000e100

080008b8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80008b8:	b480      	push	{r7}
 80008ba:	b083      	sub	sp, #12
 80008bc:	af00      	add	r7, sp, #0
 80008be:	4603      	mov	r3, r0
 80008c0:	6039      	str	r1, [r7, #0]
 80008c2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80008c4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008c8:	2b00      	cmp	r3, #0
 80008ca:	db0a      	blt.n	80008e2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80008cc:	683b      	ldr	r3, [r7, #0]
 80008ce:	b2da      	uxtb	r2, r3
 80008d0:	490c      	ldr	r1, [pc, #48]	; (8000904 <__NVIC_SetPriority+0x4c>)
 80008d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008d6:	0112      	lsls	r2, r2, #4
 80008d8:	b2d2      	uxtb	r2, r2
 80008da:	440b      	add	r3, r1
 80008dc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80008e0:	e00a      	b.n	80008f8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80008e2:	683b      	ldr	r3, [r7, #0]
 80008e4:	b2da      	uxtb	r2, r3
 80008e6:	4908      	ldr	r1, [pc, #32]	; (8000908 <__NVIC_SetPriority+0x50>)
 80008e8:	79fb      	ldrb	r3, [r7, #7]
 80008ea:	f003 030f 	and.w	r3, r3, #15
 80008ee:	3b04      	subs	r3, #4
 80008f0:	0112      	lsls	r2, r2, #4
 80008f2:	b2d2      	uxtb	r2, r2
 80008f4:	440b      	add	r3, r1
 80008f6:	761a      	strb	r2, [r3, #24]
}
 80008f8:	bf00      	nop
 80008fa:	370c      	adds	r7, #12
 80008fc:	46bd      	mov	sp, r7
 80008fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000902:	4770      	bx	lr
 8000904:	e000e100 	.word	0xe000e100
 8000908:	e000ed00 	.word	0xe000ed00

0800090c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800090c:	b480      	push	{r7}
 800090e:	b089      	sub	sp, #36	; 0x24
 8000910:	af00      	add	r7, sp, #0
 8000912:	60f8      	str	r0, [r7, #12]
 8000914:	60b9      	str	r1, [r7, #8]
 8000916:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000918:	68fb      	ldr	r3, [r7, #12]
 800091a:	f003 0307 	and.w	r3, r3, #7
 800091e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000920:	69fb      	ldr	r3, [r7, #28]
 8000922:	f1c3 0307 	rsb	r3, r3, #7
 8000926:	2b04      	cmp	r3, #4
 8000928:	bf28      	it	cs
 800092a:	2304      	movcs	r3, #4
 800092c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800092e:	69fb      	ldr	r3, [r7, #28]
 8000930:	3304      	adds	r3, #4
 8000932:	2b06      	cmp	r3, #6
 8000934:	d902      	bls.n	800093c <NVIC_EncodePriority+0x30>
 8000936:	69fb      	ldr	r3, [r7, #28]
 8000938:	3b03      	subs	r3, #3
 800093a:	e000      	b.n	800093e <NVIC_EncodePriority+0x32>
 800093c:	2300      	movs	r3, #0
 800093e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000940:	f04f 32ff 	mov.w	r2, #4294967295
 8000944:	69bb      	ldr	r3, [r7, #24]
 8000946:	fa02 f303 	lsl.w	r3, r2, r3
 800094a:	43da      	mvns	r2, r3
 800094c:	68bb      	ldr	r3, [r7, #8]
 800094e:	401a      	ands	r2, r3
 8000950:	697b      	ldr	r3, [r7, #20]
 8000952:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000954:	f04f 31ff 	mov.w	r1, #4294967295
 8000958:	697b      	ldr	r3, [r7, #20]
 800095a:	fa01 f303 	lsl.w	r3, r1, r3
 800095e:	43d9      	mvns	r1, r3
 8000960:	687b      	ldr	r3, [r7, #4]
 8000962:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000964:	4313      	orrs	r3, r2
         );
}
 8000966:	4618      	mov	r0, r3
 8000968:	3724      	adds	r7, #36	; 0x24
 800096a:	46bd      	mov	sp, r7
 800096c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000970:	4770      	bx	lr

08000972 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000972:	b580      	push	{r7, lr}
 8000974:	b082      	sub	sp, #8
 8000976:	af00      	add	r7, sp, #0
 8000978:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800097a:	6878      	ldr	r0, [r7, #4]
 800097c:	f7ff ff4c 	bl	8000818 <__NVIC_SetPriorityGrouping>
}
 8000980:	bf00      	nop
 8000982:	3708      	adds	r7, #8
 8000984:	46bd      	mov	sp, r7
 8000986:	bd80      	pop	{r7, pc}

08000988 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000988:	b580      	push	{r7, lr}
 800098a:	b086      	sub	sp, #24
 800098c:	af00      	add	r7, sp, #0
 800098e:	4603      	mov	r3, r0
 8000990:	60b9      	str	r1, [r7, #8]
 8000992:	607a      	str	r2, [r7, #4]
 8000994:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000996:	2300      	movs	r3, #0
 8000998:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800099a:	f7ff ff61 	bl	8000860 <__NVIC_GetPriorityGrouping>
 800099e:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80009a0:	687a      	ldr	r2, [r7, #4]
 80009a2:	68b9      	ldr	r1, [r7, #8]
 80009a4:	6978      	ldr	r0, [r7, #20]
 80009a6:	f7ff ffb1 	bl	800090c <NVIC_EncodePriority>
 80009aa:	4602      	mov	r2, r0
 80009ac:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80009b0:	4611      	mov	r1, r2
 80009b2:	4618      	mov	r0, r3
 80009b4:	f7ff ff80 	bl	80008b8 <__NVIC_SetPriority>
}
 80009b8:	bf00      	nop
 80009ba:	3718      	adds	r7, #24
 80009bc:	46bd      	mov	sp, r7
 80009be:	bd80      	pop	{r7, pc}

080009c0 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80009c0:	b580      	push	{r7, lr}
 80009c2:	b082      	sub	sp, #8
 80009c4:	af00      	add	r7, sp, #0
 80009c6:	4603      	mov	r3, r0
 80009c8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80009ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80009ce:	4618      	mov	r0, r3
 80009d0:	f7ff ff54 	bl	800087c <__NVIC_EnableIRQ>
}
 80009d4:	bf00      	nop
 80009d6:	3708      	adds	r7, #8
 80009d8:	46bd      	mov	sp, r7
 80009da:	bd80      	pop	{r7, pc}

080009dc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80009dc:	b480      	push	{r7}
 80009de:	b087      	sub	sp, #28
 80009e0:	af00      	add	r7, sp, #0
 80009e2:	6078      	str	r0, [r7, #4]
 80009e4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80009e6:	2300      	movs	r3, #0
 80009e8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80009ea:	e160      	b.n	8000cae <HAL_GPIO_Init+0x2d2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80009ec:	683b      	ldr	r3, [r7, #0]
 80009ee:	681a      	ldr	r2, [r3, #0]
 80009f0:	2101      	movs	r1, #1
 80009f2:	697b      	ldr	r3, [r7, #20]
 80009f4:	fa01 f303 	lsl.w	r3, r1, r3
 80009f8:	4013      	ands	r3, r2
 80009fa:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80009fc:	68fb      	ldr	r3, [r7, #12]
 80009fe:	2b00      	cmp	r3, #0
 8000a00:	f000 8152 	beq.w	8000ca8 <HAL_GPIO_Init+0x2cc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000a04:	683b      	ldr	r3, [r7, #0]
 8000a06:	685b      	ldr	r3, [r3, #4]
 8000a08:	2b01      	cmp	r3, #1
 8000a0a:	d00b      	beq.n	8000a24 <HAL_GPIO_Init+0x48>
 8000a0c:	683b      	ldr	r3, [r7, #0]
 8000a0e:	685b      	ldr	r3, [r3, #4]
 8000a10:	2b02      	cmp	r3, #2
 8000a12:	d007      	beq.n	8000a24 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000a14:	683b      	ldr	r3, [r7, #0]
 8000a16:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000a18:	2b11      	cmp	r3, #17
 8000a1a:	d003      	beq.n	8000a24 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000a1c:	683b      	ldr	r3, [r7, #0]
 8000a1e:	685b      	ldr	r3, [r3, #4]
 8000a20:	2b12      	cmp	r3, #18
 8000a22:	d130      	bne.n	8000a86 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000a24:	687b      	ldr	r3, [r7, #4]
 8000a26:	689b      	ldr	r3, [r3, #8]
 8000a28:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8000a2a:	697b      	ldr	r3, [r7, #20]
 8000a2c:	005b      	lsls	r3, r3, #1
 8000a2e:	2203      	movs	r2, #3
 8000a30:	fa02 f303 	lsl.w	r3, r2, r3
 8000a34:	43db      	mvns	r3, r3
 8000a36:	693a      	ldr	r2, [r7, #16]
 8000a38:	4013      	ands	r3, r2
 8000a3a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000a3c:	683b      	ldr	r3, [r7, #0]
 8000a3e:	68da      	ldr	r2, [r3, #12]
 8000a40:	697b      	ldr	r3, [r7, #20]
 8000a42:	005b      	lsls	r3, r3, #1
 8000a44:	fa02 f303 	lsl.w	r3, r2, r3
 8000a48:	693a      	ldr	r2, [r7, #16]
 8000a4a:	4313      	orrs	r3, r2
 8000a4c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000a4e:	687b      	ldr	r3, [r7, #4]
 8000a50:	693a      	ldr	r2, [r7, #16]
 8000a52:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000a54:	687b      	ldr	r3, [r7, #4]
 8000a56:	685b      	ldr	r3, [r3, #4]
 8000a58:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000a5a:	2201      	movs	r2, #1
 8000a5c:	697b      	ldr	r3, [r7, #20]
 8000a5e:	fa02 f303 	lsl.w	r3, r2, r3
 8000a62:	43db      	mvns	r3, r3
 8000a64:	693a      	ldr	r2, [r7, #16]
 8000a66:	4013      	ands	r3, r2
 8000a68:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8000a6a:	683b      	ldr	r3, [r7, #0]
 8000a6c:	685b      	ldr	r3, [r3, #4]
 8000a6e:	091b      	lsrs	r3, r3, #4
 8000a70:	f003 0201 	and.w	r2, r3, #1
 8000a74:	697b      	ldr	r3, [r7, #20]
 8000a76:	fa02 f303 	lsl.w	r3, r2, r3
 8000a7a:	693a      	ldr	r2, [r7, #16]
 8000a7c:	4313      	orrs	r3, r2
 8000a7e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000a80:	687b      	ldr	r3, [r7, #4]
 8000a82:	693a      	ldr	r2, [r7, #16]
 8000a84:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000a86:	687b      	ldr	r3, [r7, #4]
 8000a88:	68db      	ldr	r3, [r3, #12]
 8000a8a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8000a8c:	697b      	ldr	r3, [r7, #20]
 8000a8e:	005b      	lsls	r3, r3, #1
 8000a90:	2203      	movs	r2, #3
 8000a92:	fa02 f303 	lsl.w	r3, r2, r3
 8000a96:	43db      	mvns	r3, r3
 8000a98:	693a      	ldr	r2, [r7, #16]
 8000a9a:	4013      	ands	r3, r2
 8000a9c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000a9e:	683b      	ldr	r3, [r7, #0]
 8000aa0:	689a      	ldr	r2, [r3, #8]
 8000aa2:	697b      	ldr	r3, [r7, #20]
 8000aa4:	005b      	lsls	r3, r3, #1
 8000aa6:	fa02 f303 	lsl.w	r3, r2, r3
 8000aaa:	693a      	ldr	r2, [r7, #16]
 8000aac:	4313      	orrs	r3, r2
 8000aae:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8000ab0:	687b      	ldr	r3, [r7, #4]
 8000ab2:	693a      	ldr	r2, [r7, #16]
 8000ab4:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000ab6:	683b      	ldr	r3, [r7, #0]
 8000ab8:	685b      	ldr	r3, [r3, #4]
 8000aba:	2b02      	cmp	r3, #2
 8000abc:	d003      	beq.n	8000ac6 <HAL_GPIO_Init+0xea>
 8000abe:	683b      	ldr	r3, [r7, #0]
 8000ac0:	685b      	ldr	r3, [r3, #4]
 8000ac2:	2b12      	cmp	r3, #18
 8000ac4:	d123      	bne.n	8000b0e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000ac6:	697b      	ldr	r3, [r7, #20]
 8000ac8:	08da      	lsrs	r2, r3, #3
 8000aca:	687b      	ldr	r3, [r7, #4]
 8000acc:	3208      	adds	r2, #8
 8000ace:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000ad2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000ad4:	697b      	ldr	r3, [r7, #20]
 8000ad6:	f003 0307 	and.w	r3, r3, #7
 8000ada:	009b      	lsls	r3, r3, #2
 8000adc:	220f      	movs	r2, #15
 8000ade:	fa02 f303 	lsl.w	r3, r2, r3
 8000ae2:	43db      	mvns	r3, r3
 8000ae4:	693a      	ldr	r2, [r7, #16]
 8000ae6:	4013      	ands	r3, r2
 8000ae8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000aea:	683b      	ldr	r3, [r7, #0]
 8000aec:	691a      	ldr	r2, [r3, #16]
 8000aee:	697b      	ldr	r3, [r7, #20]
 8000af0:	f003 0307 	and.w	r3, r3, #7
 8000af4:	009b      	lsls	r3, r3, #2
 8000af6:	fa02 f303 	lsl.w	r3, r2, r3
 8000afa:	693a      	ldr	r2, [r7, #16]
 8000afc:	4313      	orrs	r3, r2
 8000afe:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000b00:	697b      	ldr	r3, [r7, #20]
 8000b02:	08da      	lsrs	r2, r3, #3
 8000b04:	687b      	ldr	r3, [r7, #4]
 8000b06:	3208      	adds	r2, #8
 8000b08:	6939      	ldr	r1, [r7, #16]
 8000b0a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000b0e:	687b      	ldr	r3, [r7, #4]
 8000b10:	681b      	ldr	r3, [r3, #0]
 8000b12:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8000b14:	697b      	ldr	r3, [r7, #20]
 8000b16:	005b      	lsls	r3, r3, #1
 8000b18:	2203      	movs	r2, #3
 8000b1a:	fa02 f303 	lsl.w	r3, r2, r3
 8000b1e:	43db      	mvns	r3, r3
 8000b20:	693a      	ldr	r2, [r7, #16]
 8000b22:	4013      	ands	r3, r2
 8000b24:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000b26:	683b      	ldr	r3, [r7, #0]
 8000b28:	685b      	ldr	r3, [r3, #4]
 8000b2a:	f003 0203 	and.w	r2, r3, #3
 8000b2e:	697b      	ldr	r3, [r7, #20]
 8000b30:	005b      	lsls	r3, r3, #1
 8000b32:	fa02 f303 	lsl.w	r3, r2, r3
 8000b36:	693a      	ldr	r2, [r7, #16]
 8000b38:	4313      	orrs	r3, r2
 8000b3a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000b3c:	687b      	ldr	r3, [r7, #4]
 8000b3e:	693a      	ldr	r2, [r7, #16]
 8000b40:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000b42:	683b      	ldr	r3, [r7, #0]
 8000b44:	685b      	ldr	r3, [r3, #4]
 8000b46:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000b4a:	2b00      	cmp	r3, #0
 8000b4c:	f000 80ac 	beq.w	8000ca8 <HAL_GPIO_Init+0x2cc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b50:	4b5e      	ldr	r3, [pc, #376]	; (8000ccc <HAL_GPIO_Init+0x2f0>)
 8000b52:	699b      	ldr	r3, [r3, #24]
 8000b54:	4a5d      	ldr	r2, [pc, #372]	; (8000ccc <HAL_GPIO_Init+0x2f0>)
 8000b56:	f043 0301 	orr.w	r3, r3, #1
 8000b5a:	6193      	str	r3, [r2, #24]
 8000b5c:	4b5b      	ldr	r3, [pc, #364]	; (8000ccc <HAL_GPIO_Init+0x2f0>)
 8000b5e:	699b      	ldr	r3, [r3, #24]
 8000b60:	f003 0301 	and.w	r3, r3, #1
 8000b64:	60bb      	str	r3, [r7, #8]
 8000b66:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000b68:	4a59      	ldr	r2, [pc, #356]	; (8000cd0 <HAL_GPIO_Init+0x2f4>)
 8000b6a:	697b      	ldr	r3, [r7, #20]
 8000b6c:	089b      	lsrs	r3, r3, #2
 8000b6e:	3302      	adds	r3, #2
 8000b70:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000b74:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000b76:	697b      	ldr	r3, [r7, #20]
 8000b78:	f003 0303 	and.w	r3, r3, #3
 8000b7c:	009b      	lsls	r3, r3, #2
 8000b7e:	220f      	movs	r2, #15
 8000b80:	fa02 f303 	lsl.w	r3, r2, r3
 8000b84:	43db      	mvns	r3, r3
 8000b86:	693a      	ldr	r2, [r7, #16]
 8000b88:	4013      	ands	r3, r2
 8000b8a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000b8c:	687b      	ldr	r3, [r7, #4]
 8000b8e:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8000b92:	d025      	beq.n	8000be0 <HAL_GPIO_Init+0x204>
 8000b94:	687b      	ldr	r3, [r7, #4]
 8000b96:	4a4f      	ldr	r2, [pc, #316]	; (8000cd4 <HAL_GPIO_Init+0x2f8>)
 8000b98:	4293      	cmp	r3, r2
 8000b9a:	d01f      	beq.n	8000bdc <HAL_GPIO_Init+0x200>
 8000b9c:	687b      	ldr	r3, [r7, #4]
 8000b9e:	4a4e      	ldr	r2, [pc, #312]	; (8000cd8 <HAL_GPIO_Init+0x2fc>)
 8000ba0:	4293      	cmp	r3, r2
 8000ba2:	d019      	beq.n	8000bd8 <HAL_GPIO_Init+0x1fc>
 8000ba4:	687b      	ldr	r3, [r7, #4]
 8000ba6:	4a4d      	ldr	r2, [pc, #308]	; (8000cdc <HAL_GPIO_Init+0x300>)
 8000ba8:	4293      	cmp	r3, r2
 8000baa:	d013      	beq.n	8000bd4 <HAL_GPIO_Init+0x1f8>
 8000bac:	687b      	ldr	r3, [r7, #4]
 8000bae:	4a4c      	ldr	r2, [pc, #304]	; (8000ce0 <HAL_GPIO_Init+0x304>)
 8000bb0:	4293      	cmp	r3, r2
 8000bb2:	d00d      	beq.n	8000bd0 <HAL_GPIO_Init+0x1f4>
 8000bb4:	687b      	ldr	r3, [r7, #4]
 8000bb6:	4a4b      	ldr	r2, [pc, #300]	; (8000ce4 <HAL_GPIO_Init+0x308>)
 8000bb8:	4293      	cmp	r3, r2
 8000bba:	d007      	beq.n	8000bcc <HAL_GPIO_Init+0x1f0>
 8000bbc:	687b      	ldr	r3, [r7, #4]
 8000bbe:	4a4a      	ldr	r2, [pc, #296]	; (8000ce8 <HAL_GPIO_Init+0x30c>)
 8000bc0:	4293      	cmp	r3, r2
 8000bc2:	d101      	bne.n	8000bc8 <HAL_GPIO_Init+0x1ec>
 8000bc4:	2306      	movs	r3, #6
 8000bc6:	e00c      	b.n	8000be2 <HAL_GPIO_Init+0x206>
 8000bc8:	2307      	movs	r3, #7
 8000bca:	e00a      	b.n	8000be2 <HAL_GPIO_Init+0x206>
 8000bcc:	2305      	movs	r3, #5
 8000bce:	e008      	b.n	8000be2 <HAL_GPIO_Init+0x206>
 8000bd0:	2304      	movs	r3, #4
 8000bd2:	e006      	b.n	8000be2 <HAL_GPIO_Init+0x206>
 8000bd4:	2303      	movs	r3, #3
 8000bd6:	e004      	b.n	8000be2 <HAL_GPIO_Init+0x206>
 8000bd8:	2302      	movs	r3, #2
 8000bda:	e002      	b.n	8000be2 <HAL_GPIO_Init+0x206>
 8000bdc:	2301      	movs	r3, #1
 8000bde:	e000      	b.n	8000be2 <HAL_GPIO_Init+0x206>
 8000be0:	2300      	movs	r3, #0
 8000be2:	697a      	ldr	r2, [r7, #20]
 8000be4:	f002 0203 	and.w	r2, r2, #3
 8000be8:	0092      	lsls	r2, r2, #2
 8000bea:	4093      	lsls	r3, r2
 8000bec:	693a      	ldr	r2, [r7, #16]
 8000bee:	4313      	orrs	r3, r2
 8000bf0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000bf2:	4937      	ldr	r1, [pc, #220]	; (8000cd0 <HAL_GPIO_Init+0x2f4>)
 8000bf4:	697b      	ldr	r3, [r7, #20]
 8000bf6:	089b      	lsrs	r3, r3, #2
 8000bf8:	3302      	adds	r3, #2
 8000bfa:	693a      	ldr	r2, [r7, #16]
 8000bfc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000c00:	4b3a      	ldr	r3, [pc, #232]	; (8000cec <HAL_GPIO_Init+0x310>)
 8000c02:	681b      	ldr	r3, [r3, #0]
 8000c04:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000c06:	68fb      	ldr	r3, [r7, #12]
 8000c08:	43db      	mvns	r3, r3
 8000c0a:	693a      	ldr	r2, [r7, #16]
 8000c0c:	4013      	ands	r3, r2
 8000c0e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000c10:	683b      	ldr	r3, [r7, #0]
 8000c12:	685b      	ldr	r3, [r3, #4]
 8000c14:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000c18:	2b00      	cmp	r3, #0
 8000c1a:	d003      	beq.n	8000c24 <HAL_GPIO_Init+0x248>
        {
          temp |= iocurrent;
 8000c1c:	693a      	ldr	r2, [r7, #16]
 8000c1e:	68fb      	ldr	r3, [r7, #12]
 8000c20:	4313      	orrs	r3, r2
 8000c22:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000c24:	4a31      	ldr	r2, [pc, #196]	; (8000cec <HAL_GPIO_Init+0x310>)
 8000c26:	693b      	ldr	r3, [r7, #16]
 8000c28:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8000c2a:	4b30      	ldr	r3, [pc, #192]	; (8000cec <HAL_GPIO_Init+0x310>)
 8000c2c:	685b      	ldr	r3, [r3, #4]
 8000c2e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000c30:	68fb      	ldr	r3, [r7, #12]
 8000c32:	43db      	mvns	r3, r3
 8000c34:	693a      	ldr	r2, [r7, #16]
 8000c36:	4013      	ands	r3, r2
 8000c38:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000c3a:	683b      	ldr	r3, [r7, #0]
 8000c3c:	685b      	ldr	r3, [r3, #4]
 8000c3e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000c42:	2b00      	cmp	r3, #0
 8000c44:	d003      	beq.n	8000c4e <HAL_GPIO_Init+0x272>
        {
          temp |= iocurrent;
 8000c46:	693a      	ldr	r2, [r7, #16]
 8000c48:	68fb      	ldr	r3, [r7, #12]
 8000c4a:	4313      	orrs	r3, r2
 8000c4c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000c4e:	4a27      	ldr	r2, [pc, #156]	; (8000cec <HAL_GPIO_Init+0x310>)
 8000c50:	693b      	ldr	r3, [r7, #16]
 8000c52:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000c54:	4b25      	ldr	r3, [pc, #148]	; (8000cec <HAL_GPIO_Init+0x310>)
 8000c56:	689b      	ldr	r3, [r3, #8]
 8000c58:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000c5a:	68fb      	ldr	r3, [r7, #12]
 8000c5c:	43db      	mvns	r3, r3
 8000c5e:	693a      	ldr	r2, [r7, #16]
 8000c60:	4013      	ands	r3, r2
 8000c62:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000c64:	683b      	ldr	r3, [r7, #0]
 8000c66:	685b      	ldr	r3, [r3, #4]
 8000c68:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000c6c:	2b00      	cmp	r3, #0
 8000c6e:	d003      	beq.n	8000c78 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 8000c70:	693a      	ldr	r2, [r7, #16]
 8000c72:	68fb      	ldr	r3, [r7, #12]
 8000c74:	4313      	orrs	r3, r2
 8000c76:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000c78:	4a1c      	ldr	r2, [pc, #112]	; (8000cec <HAL_GPIO_Init+0x310>)
 8000c7a:	693b      	ldr	r3, [r7, #16]
 8000c7c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000c7e:	4b1b      	ldr	r3, [pc, #108]	; (8000cec <HAL_GPIO_Init+0x310>)
 8000c80:	68db      	ldr	r3, [r3, #12]
 8000c82:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000c84:	68fb      	ldr	r3, [r7, #12]
 8000c86:	43db      	mvns	r3, r3
 8000c88:	693a      	ldr	r2, [r7, #16]
 8000c8a:	4013      	ands	r3, r2
 8000c8c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000c8e:	683b      	ldr	r3, [r7, #0]
 8000c90:	685b      	ldr	r3, [r3, #4]
 8000c92:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000c96:	2b00      	cmp	r3, #0
 8000c98:	d003      	beq.n	8000ca2 <HAL_GPIO_Init+0x2c6>
        {
          temp |= iocurrent;
 8000c9a:	693a      	ldr	r2, [r7, #16]
 8000c9c:	68fb      	ldr	r3, [r7, #12]
 8000c9e:	4313      	orrs	r3, r2
 8000ca0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000ca2:	4a12      	ldr	r2, [pc, #72]	; (8000cec <HAL_GPIO_Init+0x310>)
 8000ca4:	693b      	ldr	r3, [r7, #16]
 8000ca6:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8000ca8:	697b      	ldr	r3, [r7, #20]
 8000caa:	3301      	adds	r3, #1
 8000cac:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000cae:	683b      	ldr	r3, [r7, #0]
 8000cb0:	681a      	ldr	r2, [r3, #0]
 8000cb2:	697b      	ldr	r3, [r7, #20]
 8000cb4:	fa22 f303 	lsr.w	r3, r2, r3
 8000cb8:	2b00      	cmp	r3, #0
 8000cba:	f47f ae97 	bne.w	80009ec <HAL_GPIO_Init+0x10>
  }
}
 8000cbe:	bf00      	nop
 8000cc0:	371c      	adds	r7, #28
 8000cc2:	46bd      	mov	sp, r7
 8000cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cc8:	4770      	bx	lr
 8000cca:	bf00      	nop
 8000ccc:	40021000 	.word	0x40021000
 8000cd0:	40010000 	.word	0x40010000
 8000cd4:	48000400 	.word	0x48000400
 8000cd8:	48000800 	.word	0x48000800
 8000cdc:	48000c00 	.word	0x48000c00
 8000ce0:	48001000 	.word	0x48001000
 8000ce4:	48001400 	.word	0x48001400
 8000ce8:	48001800 	.word	0x48001800
 8000cec:	40010400 	.word	0x40010400

08000cf0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000cf0:	b480      	push	{r7}
 8000cf2:	b083      	sub	sp, #12
 8000cf4:	af00      	add	r7, sp, #0
 8000cf6:	6078      	str	r0, [r7, #4]
 8000cf8:	460b      	mov	r3, r1
 8000cfa:	807b      	strh	r3, [r7, #2]
 8000cfc:	4613      	mov	r3, r2
 8000cfe:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000d00:	787b      	ldrb	r3, [r7, #1]
 8000d02:	2b00      	cmp	r3, #0
 8000d04:	d003      	beq.n	8000d0e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000d06:	887a      	ldrh	r2, [r7, #2]
 8000d08:	687b      	ldr	r3, [r7, #4]
 8000d0a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000d0c:	e002      	b.n	8000d14 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000d0e:	887a      	ldrh	r2, [r7, #2]
 8000d10:	687b      	ldr	r3, [r7, #4]
 8000d12:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000d14:	bf00      	nop
 8000d16:	370c      	adds	r7, #12
 8000d18:	46bd      	mov	sp, r7
 8000d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d1e:	4770      	bx	lr

08000d20 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000d20:	b580      	push	{r7, lr}
 8000d22:	f5ad 7d02 	sub.w	sp, sp, #520	; 0x208
 8000d26:	af00      	add	r7, sp, #0
 8000d28:	1d3b      	adds	r3, r7, #4
 8000d2a:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000d2c:	1d3b      	adds	r3, r7, #4
 8000d2e:	681b      	ldr	r3, [r3, #0]
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	d102      	bne.n	8000d3a <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 8000d34:	2301      	movs	r3, #1
 8000d36:	f000 bf01 	b.w	8001b3c <HAL_RCC_OscConfig+0xe1c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000d3a:	1d3b      	adds	r3, r7, #4
 8000d3c:	681b      	ldr	r3, [r3, #0]
 8000d3e:	681b      	ldr	r3, [r3, #0]
 8000d40:	f003 0301 	and.w	r3, r3, #1
 8000d44:	2b00      	cmp	r3, #0
 8000d46:	f000 8160 	beq.w	800100a <HAL_RCC_OscConfig+0x2ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000d4a:	4bae      	ldr	r3, [pc, #696]	; (8001004 <HAL_RCC_OscConfig+0x2e4>)
 8000d4c:	685b      	ldr	r3, [r3, #4]
 8000d4e:	f003 030c 	and.w	r3, r3, #12
 8000d52:	2b04      	cmp	r3, #4
 8000d54:	d00c      	beq.n	8000d70 <HAL_RCC_OscConfig+0x50>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000d56:	4bab      	ldr	r3, [pc, #684]	; (8001004 <HAL_RCC_OscConfig+0x2e4>)
 8000d58:	685b      	ldr	r3, [r3, #4]
 8000d5a:	f003 030c 	and.w	r3, r3, #12
 8000d5e:	2b08      	cmp	r3, #8
 8000d60:	d159      	bne.n	8000e16 <HAL_RCC_OscConfig+0xf6>
 8000d62:	4ba8      	ldr	r3, [pc, #672]	; (8001004 <HAL_RCC_OscConfig+0x2e4>)
 8000d64:	685b      	ldr	r3, [r3, #4]
 8000d66:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 8000d6a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000d6e:	d152      	bne.n	8000e16 <HAL_RCC_OscConfig+0xf6>
 8000d70:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000d74:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000d78:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8000d7c:	fa93 f3a3 	rbit	r3, r3
 8000d80:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8000d84:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000d88:	fab3 f383 	clz	r3, r3
 8000d8c:	b2db      	uxtb	r3, r3
 8000d8e:	095b      	lsrs	r3, r3, #5
 8000d90:	b2db      	uxtb	r3, r3
 8000d92:	f043 0301 	orr.w	r3, r3, #1
 8000d96:	b2db      	uxtb	r3, r3
 8000d98:	2b01      	cmp	r3, #1
 8000d9a:	d102      	bne.n	8000da2 <HAL_RCC_OscConfig+0x82>
 8000d9c:	4b99      	ldr	r3, [pc, #612]	; (8001004 <HAL_RCC_OscConfig+0x2e4>)
 8000d9e:	681b      	ldr	r3, [r3, #0]
 8000da0:	e015      	b.n	8000dce <HAL_RCC_OscConfig+0xae>
 8000da2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000da6:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000daa:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
 8000dae:	fa93 f3a3 	rbit	r3, r3
 8000db2:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
 8000db6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000dba:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8000dbe:	f8d7 31e4 	ldr.w	r3, [r7, #484]	; 0x1e4
 8000dc2:	fa93 f3a3 	rbit	r3, r3
 8000dc6:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8000dca:	4b8e      	ldr	r3, [pc, #568]	; (8001004 <HAL_RCC_OscConfig+0x2e4>)
 8000dcc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000dce:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000dd2:	f8c7 21dc 	str.w	r2, [r7, #476]	; 0x1dc
 8000dd6:	f8d7 21dc 	ldr.w	r2, [r7, #476]	; 0x1dc
 8000dda:	fa92 f2a2 	rbit	r2, r2
 8000dde:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
  return result;
 8000de2:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8000de6:	fab2 f282 	clz	r2, r2
 8000dea:	b2d2      	uxtb	r2, r2
 8000dec:	f042 0220 	orr.w	r2, r2, #32
 8000df0:	b2d2      	uxtb	r2, r2
 8000df2:	f002 021f 	and.w	r2, r2, #31
 8000df6:	2101      	movs	r1, #1
 8000df8:	fa01 f202 	lsl.w	r2, r1, r2
 8000dfc:	4013      	ands	r3, r2
 8000dfe:	2b00      	cmp	r3, #0
 8000e00:	f000 8102 	beq.w	8001008 <HAL_RCC_OscConfig+0x2e8>
 8000e04:	1d3b      	adds	r3, r7, #4
 8000e06:	681b      	ldr	r3, [r3, #0]
 8000e08:	685b      	ldr	r3, [r3, #4]
 8000e0a:	2b00      	cmp	r3, #0
 8000e0c:	f040 80fc 	bne.w	8001008 <HAL_RCC_OscConfig+0x2e8>
      {
        return HAL_ERROR;
 8000e10:	2301      	movs	r3, #1
 8000e12:	f000 be93 	b.w	8001b3c <HAL_RCC_OscConfig+0xe1c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000e16:	1d3b      	adds	r3, r7, #4
 8000e18:	681b      	ldr	r3, [r3, #0]
 8000e1a:	685b      	ldr	r3, [r3, #4]
 8000e1c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000e20:	d106      	bne.n	8000e30 <HAL_RCC_OscConfig+0x110>
 8000e22:	4b78      	ldr	r3, [pc, #480]	; (8001004 <HAL_RCC_OscConfig+0x2e4>)
 8000e24:	681b      	ldr	r3, [r3, #0]
 8000e26:	4a77      	ldr	r2, [pc, #476]	; (8001004 <HAL_RCC_OscConfig+0x2e4>)
 8000e28:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000e2c:	6013      	str	r3, [r2, #0]
 8000e2e:	e030      	b.n	8000e92 <HAL_RCC_OscConfig+0x172>
 8000e30:	1d3b      	adds	r3, r7, #4
 8000e32:	681b      	ldr	r3, [r3, #0]
 8000e34:	685b      	ldr	r3, [r3, #4]
 8000e36:	2b00      	cmp	r3, #0
 8000e38:	d10c      	bne.n	8000e54 <HAL_RCC_OscConfig+0x134>
 8000e3a:	4b72      	ldr	r3, [pc, #456]	; (8001004 <HAL_RCC_OscConfig+0x2e4>)
 8000e3c:	681b      	ldr	r3, [r3, #0]
 8000e3e:	4a71      	ldr	r2, [pc, #452]	; (8001004 <HAL_RCC_OscConfig+0x2e4>)
 8000e40:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000e44:	6013      	str	r3, [r2, #0]
 8000e46:	4b6f      	ldr	r3, [pc, #444]	; (8001004 <HAL_RCC_OscConfig+0x2e4>)
 8000e48:	681b      	ldr	r3, [r3, #0]
 8000e4a:	4a6e      	ldr	r2, [pc, #440]	; (8001004 <HAL_RCC_OscConfig+0x2e4>)
 8000e4c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000e50:	6013      	str	r3, [r2, #0]
 8000e52:	e01e      	b.n	8000e92 <HAL_RCC_OscConfig+0x172>
 8000e54:	1d3b      	adds	r3, r7, #4
 8000e56:	681b      	ldr	r3, [r3, #0]
 8000e58:	685b      	ldr	r3, [r3, #4]
 8000e5a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000e5e:	d10c      	bne.n	8000e7a <HAL_RCC_OscConfig+0x15a>
 8000e60:	4b68      	ldr	r3, [pc, #416]	; (8001004 <HAL_RCC_OscConfig+0x2e4>)
 8000e62:	681b      	ldr	r3, [r3, #0]
 8000e64:	4a67      	ldr	r2, [pc, #412]	; (8001004 <HAL_RCC_OscConfig+0x2e4>)
 8000e66:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000e6a:	6013      	str	r3, [r2, #0]
 8000e6c:	4b65      	ldr	r3, [pc, #404]	; (8001004 <HAL_RCC_OscConfig+0x2e4>)
 8000e6e:	681b      	ldr	r3, [r3, #0]
 8000e70:	4a64      	ldr	r2, [pc, #400]	; (8001004 <HAL_RCC_OscConfig+0x2e4>)
 8000e72:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000e76:	6013      	str	r3, [r2, #0]
 8000e78:	e00b      	b.n	8000e92 <HAL_RCC_OscConfig+0x172>
 8000e7a:	4b62      	ldr	r3, [pc, #392]	; (8001004 <HAL_RCC_OscConfig+0x2e4>)
 8000e7c:	681b      	ldr	r3, [r3, #0]
 8000e7e:	4a61      	ldr	r2, [pc, #388]	; (8001004 <HAL_RCC_OscConfig+0x2e4>)
 8000e80:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000e84:	6013      	str	r3, [r2, #0]
 8000e86:	4b5f      	ldr	r3, [pc, #380]	; (8001004 <HAL_RCC_OscConfig+0x2e4>)
 8000e88:	681b      	ldr	r3, [r3, #0]
 8000e8a:	4a5e      	ldr	r2, [pc, #376]	; (8001004 <HAL_RCC_OscConfig+0x2e4>)
 8000e8c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000e90:	6013      	str	r3, [r2, #0]
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000e92:	1d3b      	adds	r3, r7, #4
 8000e94:	681b      	ldr	r3, [r3, #0]
 8000e96:	685b      	ldr	r3, [r3, #4]
 8000e98:	2b00      	cmp	r3, #0
 8000e9a:	d059      	beq.n	8000f50 <HAL_RCC_OscConfig+0x230>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e9c:	f7ff fcb0 	bl	8000800 <HAL_GetTick>
 8000ea0:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000ea4:	e00a      	b.n	8000ebc <HAL_RCC_OscConfig+0x19c>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000ea6:	f7ff fcab 	bl	8000800 <HAL_GetTick>
 8000eaa:	4602      	mov	r2, r0
 8000eac:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8000eb0:	1ad3      	subs	r3, r2, r3
 8000eb2:	2b64      	cmp	r3, #100	; 0x64
 8000eb4:	d902      	bls.n	8000ebc <HAL_RCC_OscConfig+0x19c>
          {
            return HAL_TIMEOUT;
 8000eb6:	2303      	movs	r3, #3
 8000eb8:	f000 be40 	b.w	8001b3c <HAL_RCC_OscConfig+0xe1c>
 8000ebc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000ec0:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000ec4:	f8d7 31d4 	ldr.w	r3, [r7, #468]	; 0x1d4
 8000ec8:	fa93 f3a3 	rbit	r3, r3
 8000ecc:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
  return result;
 8000ed0:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000ed4:	fab3 f383 	clz	r3, r3
 8000ed8:	b2db      	uxtb	r3, r3
 8000eda:	095b      	lsrs	r3, r3, #5
 8000edc:	b2db      	uxtb	r3, r3
 8000ede:	f043 0301 	orr.w	r3, r3, #1
 8000ee2:	b2db      	uxtb	r3, r3
 8000ee4:	2b01      	cmp	r3, #1
 8000ee6:	d102      	bne.n	8000eee <HAL_RCC_OscConfig+0x1ce>
 8000ee8:	4b46      	ldr	r3, [pc, #280]	; (8001004 <HAL_RCC_OscConfig+0x2e4>)
 8000eea:	681b      	ldr	r3, [r3, #0]
 8000eec:	e015      	b.n	8000f1a <HAL_RCC_OscConfig+0x1fa>
 8000eee:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000ef2:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000ef6:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
 8000efa:	fa93 f3a3 	rbit	r3, r3
 8000efe:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
 8000f02:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000f06:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8000f0a:	f8d7 31c4 	ldr.w	r3, [r7, #452]	; 0x1c4
 8000f0e:	fa93 f3a3 	rbit	r3, r3
 8000f12:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8000f16:	4b3b      	ldr	r3, [pc, #236]	; (8001004 <HAL_RCC_OscConfig+0x2e4>)
 8000f18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f1a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000f1e:	f8c7 21bc 	str.w	r2, [r7, #444]	; 0x1bc
 8000f22:	f8d7 21bc 	ldr.w	r2, [r7, #444]	; 0x1bc
 8000f26:	fa92 f2a2 	rbit	r2, r2
 8000f2a:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
  return result;
 8000f2e:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8000f32:	fab2 f282 	clz	r2, r2
 8000f36:	b2d2      	uxtb	r2, r2
 8000f38:	f042 0220 	orr.w	r2, r2, #32
 8000f3c:	b2d2      	uxtb	r2, r2
 8000f3e:	f002 021f 	and.w	r2, r2, #31
 8000f42:	2101      	movs	r1, #1
 8000f44:	fa01 f202 	lsl.w	r2, r1, r2
 8000f48:	4013      	ands	r3, r2
 8000f4a:	2b00      	cmp	r3, #0
 8000f4c:	d0ab      	beq.n	8000ea6 <HAL_RCC_OscConfig+0x186>
 8000f4e:	e05c      	b.n	800100a <HAL_RCC_OscConfig+0x2ea>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f50:	f7ff fc56 	bl	8000800 <HAL_GetTick>
 8000f54:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000f58:	e00a      	b.n	8000f70 <HAL_RCC_OscConfig+0x250>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000f5a:	f7ff fc51 	bl	8000800 <HAL_GetTick>
 8000f5e:	4602      	mov	r2, r0
 8000f60:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8000f64:	1ad3      	subs	r3, r2, r3
 8000f66:	2b64      	cmp	r3, #100	; 0x64
 8000f68:	d902      	bls.n	8000f70 <HAL_RCC_OscConfig+0x250>
          {
            return HAL_TIMEOUT;
 8000f6a:	2303      	movs	r3, #3
 8000f6c:	f000 bde6 	b.w	8001b3c <HAL_RCC_OscConfig+0xe1c>
 8000f70:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000f74:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000f78:	f8d7 31b4 	ldr.w	r3, [r7, #436]	; 0x1b4
 8000f7c:	fa93 f3a3 	rbit	r3, r3
 8000f80:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
  return result;
 8000f84:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000f88:	fab3 f383 	clz	r3, r3
 8000f8c:	b2db      	uxtb	r3, r3
 8000f8e:	095b      	lsrs	r3, r3, #5
 8000f90:	b2db      	uxtb	r3, r3
 8000f92:	f043 0301 	orr.w	r3, r3, #1
 8000f96:	b2db      	uxtb	r3, r3
 8000f98:	2b01      	cmp	r3, #1
 8000f9a:	d102      	bne.n	8000fa2 <HAL_RCC_OscConfig+0x282>
 8000f9c:	4b19      	ldr	r3, [pc, #100]	; (8001004 <HAL_RCC_OscConfig+0x2e4>)
 8000f9e:	681b      	ldr	r3, [r3, #0]
 8000fa0:	e015      	b.n	8000fce <HAL_RCC_OscConfig+0x2ae>
 8000fa2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000fa6:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000faa:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
 8000fae:	fa93 f3a3 	rbit	r3, r3
 8000fb2:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
 8000fb6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000fba:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8000fbe:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8000fc2:	fa93 f3a3 	rbit	r3, r3
 8000fc6:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8000fca:	4b0e      	ldr	r3, [pc, #56]	; (8001004 <HAL_RCC_OscConfig+0x2e4>)
 8000fcc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000fce:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000fd2:	f8c7 219c 	str.w	r2, [r7, #412]	; 0x19c
 8000fd6:	f8d7 219c 	ldr.w	r2, [r7, #412]	; 0x19c
 8000fda:	fa92 f2a2 	rbit	r2, r2
 8000fde:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
  return result;
 8000fe2:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8000fe6:	fab2 f282 	clz	r2, r2
 8000fea:	b2d2      	uxtb	r2, r2
 8000fec:	f042 0220 	orr.w	r2, r2, #32
 8000ff0:	b2d2      	uxtb	r2, r2
 8000ff2:	f002 021f 	and.w	r2, r2, #31
 8000ff6:	2101      	movs	r1, #1
 8000ff8:	fa01 f202 	lsl.w	r2, r1, r2
 8000ffc:	4013      	ands	r3, r2
 8000ffe:	2b00      	cmp	r3, #0
 8001000:	d1ab      	bne.n	8000f5a <HAL_RCC_OscConfig+0x23a>
 8001002:	e002      	b.n	800100a <HAL_RCC_OscConfig+0x2ea>
 8001004:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001008:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800100a:	1d3b      	adds	r3, r7, #4
 800100c:	681b      	ldr	r3, [r3, #0]
 800100e:	681b      	ldr	r3, [r3, #0]
 8001010:	f003 0302 	and.w	r3, r3, #2
 8001014:	2b00      	cmp	r3, #0
 8001016:	f000 8170 	beq.w	80012fa <HAL_RCC_OscConfig+0x5da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 800101a:	4bd0      	ldr	r3, [pc, #832]	; (800135c <HAL_RCC_OscConfig+0x63c>)
 800101c:	685b      	ldr	r3, [r3, #4]
 800101e:	f003 030c 	and.w	r3, r3, #12
 8001022:	2b00      	cmp	r3, #0
 8001024:	d00c      	beq.n	8001040 <HAL_RCC_OscConfig+0x320>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001026:	4bcd      	ldr	r3, [pc, #820]	; (800135c <HAL_RCC_OscConfig+0x63c>)
 8001028:	685b      	ldr	r3, [r3, #4]
 800102a:	f003 030c 	and.w	r3, r3, #12
 800102e:	2b08      	cmp	r3, #8
 8001030:	d16d      	bne.n	800110e <HAL_RCC_OscConfig+0x3ee>
 8001032:	4bca      	ldr	r3, [pc, #808]	; (800135c <HAL_RCC_OscConfig+0x63c>)
 8001034:	685b      	ldr	r3, [r3, #4]
 8001036:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 800103a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800103e:	d166      	bne.n	800110e <HAL_RCC_OscConfig+0x3ee>
 8001040:	2302      	movs	r3, #2
 8001042:	f8c7 3194 	str.w	r3, [r7, #404]	; 0x194
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001046:	f8d7 3194 	ldr.w	r3, [r7, #404]	; 0x194
 800104a:	fa93 f3a3 	rbit	r3, r3
 800104e:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
  return result;
 8001052:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001056:	fab3 f383 	clz	r3, r3
 800105a:	b2db      	uxtb	r3, r3
 800105c:	095b      	lsrs	r3, r3, #5
 800105e:	b2db      	uxtb	r3, r3
 8001060:	f043 0301 	orr.w	r3, r3, #1
 8001064:	b2db      	uxtb	r3, r3
 8001066:	2b01      	cmp	r3, #1
 8001068:	d102      	bne.n	8001070 <HAL_RCC_OscConfig+0x350>
 800106a:	4bbc      	ldr	r3, [pc, #752]	; (800135c <HAL_RCC_OscConfig+0x63c>)
 800106c:	681b      	ldr	r3, [r3, #0]
 800106e:	e013      	b.n	8001098 <HAL_RCC_OscConfig+0x378>
 8001070:	2302      	movs	r3, #2
 8001072:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001076:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 800107a:	fa93 f3a3 	rbit	r3, r3
 800107e:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
 8001082:	2302      	movs	r3, #2
 8001084:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8001088:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
 800108c:	fa93 f3a3 	rbit	r3, r3
 8001090:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8001094:	4bb1      	ldr	r3, [pc, #708]	; (800135c <HAL_RCC_OscConfig+0x63c>)
 8001096:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001098:	2202      	movs	r2, #2
 800109a:	f8c7 217c 	str.w	r2, [r7, #380]	; 0x17c
 800109e:	f8d7 217c 	ldr.w	r2, [r7, #380]	; 0x17c
 80010a2:	fa92 f2a2 	rbit	r2, r2
 80010a6:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
  return result;
 80010aa:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 80010ae:	fab2 f282 	clz	r2, r2
 80010b2:	b2d2      	uxtb	r2, r2
 80010b4:	f042 0220 	orr.w	r2, r2, #32
 80010b8:	b2d2      	uxtb	r2, r2
 80010ba:	f002 021f 	and.w	r2, r2, #31
 80010be:	2101      	movs	r1, #1
 80010c0:	fa01 f202 	lsl.w	r2, r1, r2
 80010c4:	4013      	ands	r3, r2
 80010c6:	2b00      	cmp	r3, #0
 80010c8:	d007      	beq.n	80010da <HAL_RCC_OscConfig+0x3ba>
 80010ca:	1d3b      	adds	r3, r7, #4
 80010cc:	681b      	ldr	r3, [r3, #0]
 80010ce:	68db      	ldr	r3, [r3, #12]
 80010d0:	2b01      	cmp	r3, #1
 80010d2:	d002      	beq.n	80010da <HAL_RCC_OscConfig+0x3ba>
      {
        return HAL_ERROR;
 80010d4:	2301      	movs	r3, #1
 80010d6:	f000 bd31 	b.w	8001b3c <HAL_RCC_OscConfig+0xe1c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80010da:	4ba0      	ldr	r3, [pc, #640]	; (800135c <HAL_RCC_OscConfig+0x63c>)
 80010dc:	681b      	ldr	r3, [r3, #0]
 80010de:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80010e2:	1d3b      	adds	r3, r7, #4
 80010e4:	681b      	ldr	r3, [r3, #0]
 80010e6:	691b      	ldr	r3, [r3, #16]
 80010e8:	21f8      	movs	r1, #248	; 0xf8
 80010ea:	f8c7 1174 	str.w	r1, [r7, #372]	; 0x174
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80010ee:	f8d7 1174 	ldr.w	r1, [r7, #372]	; 0x174
 80010f2:	fa91 f1a1 	rbit	r1, r1
 80010f6:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
  return result;
 80010fa:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 80010fe:	fab1 f181 	clz	r1, r1
 8001102:	b2c9      	uxtb	r1, r1
 8001104:	408b      	lsls	r3, r1
 8001106:	4995      	ldr	r1, [pc, #596]	; (800135c <HAL_RCC_OscConfig+0x63c>)
 8001108:	4313      	orrs	r3, r2
 800110a:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800110c:	e0f5      	b.n	80012fa <HAL_RCC_OscConfig+0x5da>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800110e:	1d3b      	adds	r3, r7, #4
 8001110:	681b      	ldr	r3, [r3, #0]
 8001112:	68db      	ldr	r3, [r3, #12]
 8001114:	2b00      	cmp	r3, #0
 8001116:	f000 8085 	beq.w	8001224 <HAL_RCC_OscConfig+0x504>
 800111a:	2301      	movs	r3, #1
 800111c:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001120:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 8001124:	fa93 f3a3 	rbit	r3, r3
 8001128:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
  return result;
 800112c:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001130:	fab3 f383 	clz	r3, r3
 8001134:	b2db      	uxtb	r3, r3
 8001136:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800113a:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800113e:	009b      	lsls	r3, r3, #2
 8001140:	461a      	mov	r2, r3
 8001142:	2301      	movs	r3, #1
 8001144:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001146:	f7ff fb5b 	bl	8000800 <HAL_GetTick>
 800114a:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800114e:	e00a      	b.n	8001166 <HAL_RCC_OscConfig+0x446>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001150:	f7ff fb56 	bl	8000800 <HAL_GetTick>
 8001154:	4602      	mov	r2, r0
 8001156:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800115a:	1ad3      	subs	r3, r2, r3
 800115c:	2b02      	cmp	r3, #2
 800115e:	d902      	bls.n	8001166 <HAL_RCC_OscConfig+0x446>
          {
            return HAL_TIMEOUT;
 8001160:	2303      	movs	r3, #3
 8001162:	f000 bceb 	b.w	8001b3c <HAL_RCC_OscConfig+0xe1c>
 8001166:	2302      	movs	r3, #2
 8001168:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800116c:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
 8001170:	fa93 f3a3 	rbit	r3, r3
 8001174:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
  return result;
 8001178:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800117c:	fab3 f383 	clz	r3, r3
 8001180:	b2db      	uxtb	r3, r3
 8001182:	095b      	lsrs	r3, r3, #5
 8001184:	b2db      	uxtb	r3, r3
 8001186:	f043 0301 	orr.w	r3, r3, #1
 800118a:	b2db      	uxtb	r3, r3
 800118c:	2b01      	cmp	r3, #1
 800118e:	d102      	bne.n	8001196 <HAL_RCC_OscConfig+0x476>
 8001190:	4b72      	ldr	r3, [pc, #456]	; (800135c <HAL_RCC_OscConfig+0x63c>)
 8001192:	681b      	ldr	r3, [r3, #0]
 8001194:	e013      	b.n	80011be <HAL_RCC_OscConfig+0x49e>
 8001196:	2302      	movs	r3, #2
 8001198:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800119c:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
 80011a0:	fa93 f3a3 	rbit	r3, r3
 80011a4:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
 80011a8:	2302      	movs	r3, #2
 80011aa:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 80011ae:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 80011b2:	fa93 f3a3 	rbit	r3, r3
 80011b6:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 80011ba:	4b68      	ldr	r3, [pc, #416]	; (800135c <HAL_RCC_OscConfig+0x63c>)
 80011bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011be:	2202      	movs	r2, #2
 80011c0:	f8c7 214c 	str.w	r2, [r7, #332]	; 0x14c
 80011c4:	f8d7 214c 	ldr.w	r2, [r7, #332]	; 0x14c
 80011c8:	fa92 f2a2 	rbit	r2, r2
 80011cc:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
  return result;
 80011d0:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 80011d4:	fab2 f282 	clz	r2, r2
 80011d8:	b2d2      	uxtb	r2, r2
 80011da:	f042 0220 	orr.w	r2, r2, #32
 80011de:	b2d2      	uxtb	r2, r2
 80011e0:	f002 021f 	and.w	r2, r2, #31
 80011e4:	2101      	movs	r1, #1
 80011e6:	fa01 f202 	lsl.w	r2, r1, r2
 80011ea:	4013      	ands	r3, r2
 80011ec:	2b00      	cmp	r3, #0
 80011ee:	d0af      	beq.n	8001150 <HAL_RCC_OscConfig+0x430>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80011f0:	4b5a      	ldr	r3, [pc, #360]	; (800135c <HAL_RCC_OscConfig+0x63c>)
 80011f2:	681b      	ldr	r3, [r3, #0]
 80011f4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80011f8:	1d3b      	adds	r3, r7, #4
 80011fa:	681b      	ldr	r3, [r3, #0]
 80011fc:	691b      	ldr	r3, [r3, #16]
 80011fe:	21f8      	movs	r1, #248	; 0xf8
 8001200:	f8c7 1144 	str.w	r1, [r7, #324]	; 0x144
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001204:	f8d7 1144 	ldr.w	r1, [r7, #324]	; 0x144
 8001208:	fa91 f1a1 	rbit	r1, r1
 800120c:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
  return result;
 8001210:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8001214:	fab1 f181 	clz	r1, r1
 8001218:	b2c9      	uxtb	r1, r1
 800121a:	408b      	lsls	r3, r1
 800121c:	494f      	ldr	r1, [pc, #316]	; (800135c <HAL_RCC_OscConfig+0x63c>)
 800121e:	4313      	orrs	r3, r2
 8001220:	600b      	str	r3, [r1, #0]
 8001222:	e06a      	b.n	80012fa <HAL_RCC_OscConfig+0x5da>
 8001224:	2301      	movs	r3, #1
 8001226:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800122a:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 800122e:	fa93 f3a3 	rbit	r3, r3
 8001232:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
  return result;
 8001236:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800123a:	fab3 f383 	clz	r3, r3
 800123e:	b2db      	uxtb	r3, r3
 8001240:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001244:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001248:	009b      	lsls	r3, r3, #2
 800124a:	461a      	mov	r2, r3
 800124c:	2300      	movs	r3, #0
 800124e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001250:	f7ff fad6 	bl	8000800 <HAL_GetTick>
 8001254:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001258:	e00a      	b.n	8001270 <HAL_RCC_OscConfig+0x550>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800125a:	f7ff fad1 	bl	8000800 <HAL_GetTick>
 800125e:	4602      	mov	r2, r0
 8001260:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001264:	1ad3      	subs	r3, r2, r3
 8001266:	2b02      	cmp	r3, #2
 8001268:	d902      	bls.n	8001270 <HAL_RCC_OscConfig+0x550>
          {
            return HAL_TIMEOUT;
 800126a:	2303      	movs	r3, #3
 800126c:	f000 bc66 	b.w	8001b3c <HAL_RCC_OscConfig+0xe1c>
 8001270:	2302      	movs	r3, #2
 8001272:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001276:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800127a:	fa93 f3a3 	rbit	r3, r3
 800127e:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  return result;
 8001282:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001286:	fab3 f383 	clz	r3, r3
 800128a:	b2db      	uxtb	r3, r3
 800128c:	095b      	lsrs	r3, r3, #5
 800128e:	b2db      	uxtb	r3, r3
 8001290:	f043 0301 	orr.w	r3, r3, #1
 8001294:	b2db      	uxtb	r3, r3
 8001296:	2b01      	cmp	r3, #1
 8001298:	d102      	bne.n	80012a0 <HAL_RCC_OscConfig+0x580>
 800129a:	4b30      	ldr	r3, [pc, #192]	; (800135c <HAL_RCC_OscConfig+0x63c>)
 800129c:	681b      	ldr	r3, [r3, #0]
 800129e:	e013      	b.n	80012c8 <HAL_RCC_OscConfig+0x5a8>
 80012a0:	2302      	movs	r3, #2
 80012a2:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80012a6:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80012aa:	fa93 f3a3 	rbit	r3, r3
 80012ae:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 80012b2:	2302      	movs	r3, #2
 80012b4:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 80012b8:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 80012bc:	fa93 f3a3 	rbit	r3, r3
 80012c0:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 80012c4:	4b25      	ldr	r3, [pc, #148]	; (800135c <HAL_RCC_OscConfig+0x63c>)
 80012c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80012c8:	2202      	movs	r2, #2
 80012ca:	f8c7 211c 	str.w	r2, [r7, #284]	; 0x11c
 80012ce:	f8d7 211c 	ldr.w	r2, [r7, #284]	; 0x11c
 80012d2:	fa92 f2a2 	rbit	r2, r2
 80012d6:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
  return result;
 80012da:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 80012de:	fab2 f282 	clz	r2, r2
 80012e2:	b2d2      	uxtb	r2, r2
 80012e4:	f042 0220 	orr.w	r2, r2, #32
 80012e8:	b2d2      	uxtb	r2, r2
 80012ea:	f002 021f 	and.w	r2, r2, #31
 80012ee:	2101      	movs	r1, #1
 80012f0:	fa01 f202 	lsl.w	r2, r1, r2
 80012f4:	4013      	ands	r3, r2
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	d1af      	bne.n	800125a <HAL_RCC_OscConfig+0x53a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80012fa:	1d3b      	adds	r3, r7, #4
 80012fc:	681b      	ldr	r3, [r3, #0]
 80012fe:	681b      	ldr	r3, [r3, #0]
 8001300:	f003 0308 	and.w	r3, r3, #8
 8001304:	2b00      	cmp	r3, #0
 8001306:	f000 80da 	beq.w	80014be <HAL_RCC_OscConfig+0x79e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800130a:	1d3b      	adds	r3, r7, #4
 800130c:	681b      	ldr	r3, [r3, #0]
 800130e:	695b      	ldr	r3, [r3, #20]
 8001310:	2b00      	cmp	r3, #0
 8001312:	d069      	beq.n	80013e8 <HAL_RCC_OscConfig+0x6c8>
 8001314:	2301      	movs	r3, #1
 8001316:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800131a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800131e:	fa93 f3a3 	rbit	r3, r3
 8001322:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
  return result;
 8001326:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800132a:	fab3 f383 	clz	r3, r3
 800132e:	b2db      	uxtb	r3, r3
 8001330:	461a      	mov	r2, r3
 8001332:	4b0b      	ldr	r3, [pc, #44]	; (8001360 <HAL_RCC_OscConfig+0x640>)
 8001334:	4413      	add	r3, r2
 8001336:	009b      	lsls	r3, r3, #2
 8001338:	461a      	mov	r2, r3
 800133a:	2301      	movs	r3, #1
 800133c:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800133e:	f7ff fa5f 	bl	8000800 <HAL_GetTick>
 8001342:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001346:	e00d      	b.n	8001364 <HAL_RCC_OscConfig+0x644>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001348:	f7ff fa5a 	bl	8000800 <HAL_GetTick>
 800134c:	4602      	mov	r2, r0
 800134e:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001352:	1ad3      	subs	r3, r2, r3
 8001354:	2b02      	cmp	r3, #2
 8001356:	d905      	bls.n	8001364 <HAL_RCC_OscConfig+0x644>
        {
          return HAL_TIMEOUT;
 8001358:	2303      	movs	r3, #3
 800135a:	e3ef      	b.n	8001b3c <HAL_RCC_OscConfig+0xe1c>
 800135c:	40021000 	.word	0x40021000
 8001360:	10908120 	.word	0x10908120
 8001364:	2302      	movs	r3, #2
 8001366:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800136a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800136e:	fa93 f2a3 	rbit	r2, r3
 8001372:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8001376:	601a      	str	r2, [r3, #0]
 8001378:	f507 7382 	add.w	r3, r7, #260	; 0x104
 800137c:	2202      	movs	r2, #2
 800137e:	601a      	str	r2, [r3, #0]
 8001380:	f507 7382 	add.w	r3, r7, #260	; 0x104
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	fa93 f2a3 	rbit	r2, r3
 800138a:	f507 7380 	add.w	r3, r7, #256	; 0x100
 800138e:	601a      	str	r2, [r3, #0]
 8001390:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8001394:	2202      	movs	r2, #2
 8001396:	601a      	str	r2, [r3, #0]
 8001398:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 800139c:	681b      	ldr	r3, [r3, #0]
 800139e:	fa93 f2a3 	rbit	r2, r3
 80013a2:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 80013a6:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80013a8:	4ba4      	ldr	r3, [pc, #656]	; (800163c <HAL_RCC_OscConfig+0x91c>)
 80013aa:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80013ac:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 80013b0:	2102      	movs	r1, #2
 80013b2:	6019      	str	r1, [r3, #0]
 80013b4:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 80013b8:	681b      	ldr	r3, [r3, #0]
 80013ba:	fa93 f1a3 	rbit	r1, r3
 80013be:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 80013c2:	6019      	str	r1, [r3, #0]
  return result;
 80013c4:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 80013c8:	681b      	ldr	r3, [r3, #0]
 80013ca:	fab3 f383 	clz	r3, r3
 80013ce:	b2db      	uxtb	r3, r3
 80013d0:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80013d4:	b2db      	uxtb	r3, r3
 80013d6:	f003 031f 	and.w	r3, r3, #31
 80013da:	2101      	movs	r1, #1
 80013dc:	fa01 f303 	lsl.w	r3, r1, r3
 80013e0:	4013      	ands	r3, r2
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	d0b0      	beq.n	8001348 <HAL_RCC_OscConfig+0x628>
 80013e6:	e06a      	b.n	80014be <HAL_RCC_OscConfig+0x79e>
 80013e8:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 80013ec:	2201      	movs	r2, #1
 80013ee:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80013f0:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	fa93 f2a3 	rbit	r2, r3
 80013fa:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 80013fe:	601a      	str	r2, [r3, #0]
  return result;
 8001400:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8001404:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001406:	fab3 f383 	clz	r3, r3
 800140a:	b2db      	uxtb	r3, r3
 800140c:	461a      	mov	r2, r3
 800140e:	4b8c      	ldr	r3, [pc, #560]	; (8001640 <HAL_RCC_OscConfig+0x920>)
 8001410:	4413      	add	r3, r2
 8001412:	009b      	lsls	r3, r3, #2
 8001414:	461a      	mov	r2, r3
 8001416:	2300      	movs	r3, #0
 8001418:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800141a:	f7ff f9f1 	bl	8000800 <HAL_GetTick>
 800141e:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001422:	e009      	b.n	8001438 <HAL_RCC_OscConfig+0x718>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001424:	f7ff f9ec 	bl	8000800 <HAL_GetTick>
 8001428:	4602      	mov	r2, r0
 800142a:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800142e:	1ad3      	subs	r3, r2, r3
 8001430:	2b02      	cmp	r3, #2
 8001432:	d901      	bls.n	8001438 <HAL_RCC_OscConfig+0x718>
        {
          return HAL_TIMEOUT;
 8001434:	2303      	movs	r3, #3
 8001436:	e381      	b.n	8001b3c <HAL_RCC_OscConfig+0xe1c>
 8001438:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 800143c:	2202      	movs	r2, #2
 800143e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001440:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8001444:	681b      	ldr	r3, [r3, #0]
 8001446:	fa93 f2a3 	rbit	r2, r3
 800144a:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 800144e:	601a      	str	r2, [r3, #0]
 8001450:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8001454:	2202      	movs	r2, #2
 8001456:	601a      	str	r2, [r3, #0]
 8001458:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	fa93 f2a3 	rbit	r2, r3
 8001462:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8001466:	601a      	str	r2, [r3, #0]
 8001468:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 800146c:	2202      	movs	r2, #2
 800146e:	601a      	str	r2, [r3, #0]
 8001470:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8001474:	681b      	ldr	r3, [r3, #0]
 8001476:	fa93 f2a3 	rbit	r2, r3
 800147a:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 800147e:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001480:	4b6e      	ldr	r3, [pc, #440]	; (800163c <HAL_RCC_OscConfig+0x91c>)
 8001482:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001484:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8001488:	2102      	movs	r1, #2
 800148a:	6019      	str	r1, [r3, #0]
 800148c:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8001490:	681b      	ldr	r3, [r3, #0]
 8001492:	fa93 f1a3 	rbit	r1, r3
 8001496:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 800149a:	6019      	str	r1, [r3, #0]
  return result;
 800149c:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 80014a0:	681b      	ldr	r3, [r3, #0]
 80014a2:	fab3 f383 	clz	r3, r3
 80014a6:	b2db      	uxtb	r3, r3
 80014a8:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80014ac:	b2db      	uxtb	r3, r3
 80014ae:	f003 031f 	and.w	r3, r3, #31
 80014b2:	2101      	movs	r1, #1
 80014b4:	fa01 f303 	lsl.w	r3, r1, r3
 80014b8:	4013      	ands	r3, r2
 80014ba:	2b00      	cmp	r3, #0
 80014bc:	d1b2      	bne.n	8001424 <HAL_RCC_OscConfig+0x704>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80014be:	1d3b      	adds	r3, r7, #4
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	f003 0304 	and.w	r3, r3, #4
 80014c8:	2b00      	cmp	r3, #0
 80014ca:	f000 8157 	beq.w	800177c <HAL_RCC_OscConfig+0xa5c>
  {
    FlagStatus       pwrclkchanged = RESET;
 80014ce:	2300      	movs	r3, #0
 80014d0:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80014d4:	4b59      	ldr	r3, [pc, #356]	; (800163c <HAL_RCC_OscConfig+0x91c>)
 80014d6:	69db      	ldr	r3, [r3, #28]
 80014d8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80014dc:	2b00      	cmp	r3, #0
 80014de:	d112      	bne.n	8001506 <HAL_RCC_OscConfig+0x7e6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80014e0:	4b56      	ldr	r3, [pc, #344]	; (800163c <HAL_RCC_OscConfig+0x91c>)
 80014e2:	69db      	ldr	r3, [r3, #28]
 80014e4:	4a55      	ldr	r2, [pc, #340]	; (800163c <HAL_RCC_OscConfig+0x91c>)
 80014e6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80014ea:	61d3      	str	r3, [r2, #28]
 80014ec:	4b53      	ldr	r3, [pc, #332]	; (800163c <HAL_RCC_OscConfig+0x91c>)
 80014ee:	69db      	ldr	r3, [r3, #28]
 80014f0:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 80014f4:	f107 030c 	add.w	r3, r7, #12
 80014f8:	601a      	str	r2, [r3, #0]
 80014fa:	f107 030c 	add.w	r3, r7, #12
 80014fe:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8001500:	2301      	movs	r3, #1
 8001502:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001506:	4b4f      	ldr	r3, [pc, #316]	; (8001644 <HAL_RCC_OscConfig+0x924>)
 8001508:	681b      	ldr	r3, [r3, #0]
 800150a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800150e:	2b00      	cmp	r3, #0
 8001510:	d11a      	bne.n	8001548 <HAL_RCC_OscConfig+0x828>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001512:	4b4c      	ldr	r3, [pc, #304]	; (8001644 <HAL_RCC_OscConfig+0x924>)
 8001514:	681b      	ldr	r3, [r3, #0]
 8001516:	4a4b      	ldr	r2, [pc, #300]	; (8001644 <HAL_RCC_OscConfig+0x924>)
 8001518:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800151c:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800151e:	f7ff f96f 	bl	8000800 <HAL_GetTick>
 8001522:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001526:	e009      	b.n	800153c <HAL_RCC_OscConfig+0x81c>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001528:	f7ff f96a 	bl	8000800 <HAL_GetTick>
 800152c:	4602      	mov	r2, r0
 800152e:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001532:	1ad3      	subs	r3, r2, r3
 8001534:	2b64      	cmp	r3, #100	; 0x64
 8001536:	d901      	bls.n	800153c <HAL_RCC_OscConfig+0x81c>
        {
          return HAL_TIMEOUT;
 8001538:	2303      	movs	r3, #3
 800153a:	e2ff      	b.n	8001b3c <HAL_RCC_OscConfig+0xe1c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800153c:	4b41      	ldr	r3, [pc, #260]	; (8001644 <HAL_RCC_OscConfig+0x924>)
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001544:	2b00      	cmp	r3, #0
 8001546:	d0ef      	beq.n	8001528 <HAL_RCC_OscConfig+0x808>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001548:	1d3b      	adds	r3, r7, #4
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	689b      	ldr	r3, [r3, #8]
 800154e:	2b01      	cmp	r3, #1
 8001550:	d106      	bne.n	8001560 <HAL_RCC_OscConfig+0x840>
 8001552:	4b3a      	ldr	r3, [pc, #232]	; (800163c <HAL_RCC_OscConfig+0x91c>)
 8001554:	6a1b      	ldr	r3, [r3, #32]
 8001556:	4a39      	ldr	r2, [pc, #228]	; (800163c <HAL_RCC_OscConfig+0x91c>)
 8001558:	f043 0301 	orr.w	r3, r3, #1
 800155c:	6213      	str	r3, [r2, #32]
 800155e:	e02f      	b.n	80015c0 <HAL_RCC_OscConfig+0x8a0>
 8001560:	1d3b      	adds	r3, r7, #4
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	689b      	ldr	r3, [r3, #8]
 8001566:	2b00      	cmp	r3, #0
 8001568:	d10c      	bne.n	8001584 <HAL_RCC_OscConfig+0x864>
 800156a:	4b34      	ldr	r3, [pc, #208]	; (800163c <HAL_RCC_OscConfig+0x91c>)
 800156c:	6a1b      	ldr	r3, [r3, #32]
 800156e:	4a33      	ldr	r2, [pc, #204]	; (800163c <HAL_RCC_OscConfig+0x91c>)
 8001570:	f023 0301 	bic.w	r3, r3, #1
 8001574:	6213      	str	r3, [r2, #32]
 8001576:	4b31      	ldr	r3, [pc, #196]	; (800163c <HAL_RCC_OscConfig+0x91c>)
 8001578:	6a1b      	ldr	r3, [r3, #32]
 800157a:	4a30      	ldr	r2, [pc, #192]	; (800163c <HAL_RCC_OscConfig+0x91c>)
 800157c:	f023 0304 	bic.w	r3, r3, #4
 8001580:	6213      	str	r3, [r2, #32]
 8001582:	e01d      	b.n	80015c0 <HAL_RCC_OscConfig+0x8a0>
 8001584:	1d3b      	adds	r3, r7, #4
 8001586:	681b      	ldr	r3, [r3, #0]
 8001588:	689b      	ldr	r3, [r3, #8]
 800158a:	2b05      	cmp	r3, #5
 800158c:	d10c      	bne.n	80015a8 <HAL_RCC_OscConfig+0x888>
 800158e:	4b2b      	ldr	r3, [pc, #172]	; (800163c <HAL_RCC_OscConfig+0x91c>)
 8001590:	6a1b      	ldr	r3, [r3, #32]
 8001592:	4a2a      	ldr	r2, [pc, #168]	; (800163c <HAL_RCC_OscConfig+0x91c>)
 8001594:	f043 0304 	orr.w	r3, r3, #4
 8001598:	6213      	str	r3, [r2, #32]
 800159a:	4b28      	ldr	r3, [pc, #160]	; (800163c <HAL_RCC_OscConfig+0x91c>)
 800159c:	6a1b      	ldr	r3, [r3, #32]
 800159e:	4a27      	ldr	r2, [pc, #156]	; (800163c <HAL_RCC_OscConfig+0x91c>)
 80015a0:	f043 0301 	orr.w	r3, r3, #1
 80015a4:	6213      	str	r3, [r2, #32]
 80015a6:	e00b      	b.n	80015c0 <HAL_RCC_OscConfig+0x8a0>
 80015a8:	4b24      	ldr	r3, [pc, #144]	; (800163c <HAL_RCC_OscConfig+0x91c>)
 80015aa:	6a1b      	ldr	r3, [r3, #32]
 80015ac:	4a23      	ldr	r2, [pc, #140]	; (800163c <HAL_RCC_OscConfig+0x91c>)
 80015ae:	f023 0301 	bic.w	r3, r3, #1
 80015b2:	6213      	str	r3, [r2, #32]
 80015b4:	4b21      	ldr	r3, [pc, #132]	; (800163c <HAL_RCC_OscConfig+0x91c>)
 80015b6:	6a1b      	ldr	r3, [r3, #32]
 80015b8:	4a20      	ldr	r2, [pc, #128]	; (800163c <HAL_RCC_OscConfig+0x91c>)
 80015ba:	f023 0304 	bic.w	r3, r3, #4
 80015be:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80015c0:	1d3b      	adds	r3, r7, #4
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	689b      	ldr	r3, [r3, #8]
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	d06a      	beq.n	80016a0 <HAL_RCC_OscConfig+0x980>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80015ca:	f7ff f919 	bl	8000800 <HAL_GetTick>
 80015ce:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80015d2:	e00b      	b.n	80015ec <HAL_RCC_OscConfig+0x8cc>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80015d4:	f7ff f914 	bl	8000800 <HAL_GetTick>
 80015d8:	4602      	mov	r2, r0
 80015da:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80015de:	1ad3      	subs	r3, r2, r3
 80015e0:	f241 3288 	movw	r2, #5000	; 0x1388
 80015e4:	4293      	cmp	r3, r2
 80015e6:	d901      	bls.n	80015ec <HAL_RCC_OscConfig+0x8cc>
        {
          return HAL_TIMEOUT;
 80015e8:	2303      	movs	r3, #3
 80015ea:	e2a7      	b.n	8001b3c <HAL_RCC_OscConfig+0xe1c>
 80015ec:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 80015f0:	2202      	movs	r2, #2
 80015f2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80015f4:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 80015f8:	681b      	ldr	r3, [r3, #0]
 80015fa:	fa93 f2a3 	rbit	r2, r3
 80015fe:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8001602:	601a      	str	r2, [r3, #0]
 8001604:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8001608:	2202      	movs	r2, #2
 800160a:	601a      	str	r2, [r3, #0]
 800160c:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8001610:	681b      	ldr	r3, [r3, #0]
 8001612:	fa93 f2a3 	rbit	r2, r3
 8001616:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 800161a:	601a      	str	r2, [r3, #0]
  return result;
 800161c:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8001620:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001622:	fab3 f383 	clz	r3, r3
 8001626:	b2db      	uxtb	r3, r3
 8001628:	095b      	lsrs	r3, r3, #5
 800162a:	b2db      	uxtb	r3, r3
 800162c:	f043 0302 	orr.w	r3, r3, #2
 8001630:	b2db      	uxtb	r3, r3
 8001632:	2b02      	cmp	r3, #2
 8001634:	d108      	bne.n	8001648 <HAL_RCC_OscConfig+0x928>
 8001636:	4b01      	ldr	r3, [pc, #4]	; (800163c <HAL_RCC_OscConfig+0x91c>)
 8001638:	6a1b      	ldr	r3, [r3, #32]
 800163a:	e013      	b.n	8001664 <HAL_RCC_OscConfig+0x944>
 800163c:	40021000 	.word	0x40021000
 8001640:	10908120 	.word	0x10908120
 8001644:	40007000 	.word	0x40007000
 8001648:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 800164c:	2202      	movs	r2, #2
 800164e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001650:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	fa93 f2a3 	rbit	r2, r3
 800165a:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 800165e:	601a      	str	r2, [r3, #0]
 8001660:	4bc0      	ldr	r3, [pc, #768]	; (8001964 <HAL_RCC_OscConfig+0xc44>)
 8001662:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001664:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 8001668:	2102      	movs	r1, #2
 800166a:	6011      	str	r1, [r2, #0]
 800166c:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 8001670:	6812      	ldr	r2, [r2, #0]
 8001672:	fa92 f1a2 	rbit	r1, r2
 8001676:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 800167a:	6011      	str	r1, [r2, #0]
  return result;
 800167c:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8001680:	6812      	ldr	r2, [r2, #0]
 8001682:	fab2 f282 	clz	r2, r2
 8001686:	b2d2      	uxtb	r2, r2
 8001688:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800168c:	b2d2      	uxtb	r2, r2
 800168e:	f002 021f 	and.w	r2, r2, #31
 8001692:	2101      	movs	r1, #1
 8001694:	fa01 f202 	lsl.w	r2, r1, r2
 8001698:	4013      	ands	r3, r2
 800169a:	2b00      	cmp	r3, #0
 800169c:	d09a      	beq.n	80015d4 <HAL_RCC_OscConfig+0x8b4>
 800169e:	e063      	b.n	8001768 <HAL_RCC_OscConfig+0xa48>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80016a0:	f7ff f8ae 	bl	8000800 <HAL_GetTick>
 80016a4:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80016a8:	e00b      	b.n	80016c2 <HAL_RCC_OscConfig+0x9a2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80016aa:	f7ff f8a9 	bl	8000800 <HAL_GetTick>
 80016ae:	4602      	mov	r2, r0
 80016b0:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80016b4:	1ad3      	subs	r3, r2, r3
 80016b6:	f241 3288 	movw	r2, #5000	; 0x1388
 80016ba:	4293      	cmp	r3, r2
 80016bc:	d901      	bls.n	80016c2 <HAL_RCC_OscConfig+0x9a2>
        {
          return HAL_TIMEOUT;
 80016be:	2303      	movs	r3, #3
 80016c0:	e23c      	b.n	8001b3c <HAL_RCC_OscConfig+0xe1c>
 80016c2:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80016c6:	2202      	movs	r2, #2
 80016c8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80016ca:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	fa93 f2a3 	rbit	r2, r3
 80016d4:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 80016d8:	601a      	str	r2, [r3, #0]
 80016da:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80016de:	2202      	movs	r2, #2
 80016e0:	601a      	str	r2, [r3, #0]
 80016e2:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	fa93 f2a3 	rbit	r2, r3
 80016ec:	f107 0398 	add.w	r3, r7, #152	; 0x98
 80016f0:	601a      	str	r2, [r3, #0]
  return result;
 80016f2:	f107 0398 	add.w	r3, r7, #152	; 0x98
 80016f6:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80016f8:	fab3 f383 	clz	r3, r3
 80016fc:	b2db      	uxtb	r3, r3
 80016fe:	095b      	lsrs	r3, r3, #5
 8001700:	b2db      	uxtb	r3, r3
 8001702:	f043 0302 	orr.w	r3, r3, #2
 8001706:	b2db      	uxtb	r3, r3
 8001708:	2b02      	cmp	r3, #2
 800170a:	d102      	bne.n	8001712 <HAL_RCC_OscConfig+0x9f2>
 800170c:	4b95      	ldr	r3, [pc, #596]	; (8001964 <HAL_RCC_OscConfig+0xc44>)
 800170e:	6a1b      	ldr	r3, [r3, #32]
 8001710:	e00d      	b.n	800172e <HAL_RCC_OscConfig+0xa0e>
 8001712:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8001716:	2202      	movs	r2, #2
 8001718:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800171a:	f107 0394 	add.w	r3, r7, #148	; 0x94
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	fa93 f2a3 	rbit	r2, r3
 8001724:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8001728:	601a      	str	r2, [r3, #0]
 800172a:	4b8e      	ldr	r3, [pc, #568]	; (8001964 <HAL_RCC_OscConfig+0xc44>)
 800172c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800172e:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 8001732:	2102      	movs	r1, #2
 8001734:	6011      	str	r1, [r2, #0]
 8001736:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 800173a:	6812      	ldr	r2, [r2, #0]
 800173c:	fa92 f1a2 	rbit	r1, r2
 8001740:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8001744:	6011      	str	r1, [r2, #0]
  return result;
 8001746:	f107 0288 	add.w	r2, r7, #136	; 0x88
 800174a:	6812      	ldr	r2, [r2, #0]
 800174c:	fab2 f282 	clz	r2, r2
 8001750:	b2d2      	uxtb	r2, r2
 8001752:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001756:	b2d2      	uxtb	r2, r2
 8001758:	f002 021f 	and.w	r2, r2, #31
 800175c:	2101      	movs	r1, #1
 800175e:	fa01 f202 	lsl.w	r2, r1, r2
 8001762:	4013      	ands	r3, r2
 8001764:	2b00      	cmp	r3, #0
 8001766:	d1a0      	bne.n	80016aa <HAL_RCC_OscConfig+0x98a>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001768:	f897 3207 	ldrb.w	r3, [r7, #519]	; 0x207
 800176c:	2b01      	cmp	r3, #1
 800176e:	d105      	bne.n	800177c <HAL_RCC_OscConfig+0xa5c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001770:	4b7c      	ldr	r3, [pc, #496]	; (8001964 <HAL_RCC_OscConfig+0xc44>)
 8001772:	69db      	ldr	r3, [r3, #28]
 8001774:	4a7b      	ldr	r2, [pc, #492]	; (8001964 <HAL_RCC_OscConfig+0xc44>)
 8001776:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800177a:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800177c:	1d3b      	adds	r3, r7, #4
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	699b      	ldr	r3, [r3, #24]
 8001782:	2b00      	cmp	r3, #0
 8001784:	f000 81d9 	beq.w	8001b3a <HAL_RCC_OscConfig+0xe1a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001788:	4b76      	ldr	r3, [pc, #472]	; (8001964 <HAL_RCC_OscConfig+0xc44>)
 800178a:	685b      	ldr	r3, [r3, #4]
 800178c:	f003 030c 	and.w	r3, r3, #12
 8001790:	2b08      	cmp	r3, #8
 8001792:	f000 81a6 	beq.w	8001ae2 <HAL_RCC_OscConfig+0xdc2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001796:	1d3b      	adds	r3, r7, #4
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	699b      	ldr	r3, [r3, #24]
 800179c:	2b02      	cmp	r3, #2
 800179e:	f040 811e 	bne.w	80019de <HAL_RCC_OscConfig+0xcbe>
 80017a2:	f107 0384 	add.w	r3, r7, #132	; 0x84
 80017a6:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80017aa:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80017ac:	f107 0384 	add.w	r3, r7, #132	; 0x84
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	fa93 f2a3 	rbit	r2, r3
 80017b6:	f107 0380 	add.w	r3, r7, #128	; 0x80
 80017ba:	601a      	str	r2, [r3, #0]
  return result;
 80017bc:	f107 0380 	add.w	r3, r7, #128	; 0x80
 80017c0:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80017c2:	fab3 f383 	clz	r3, r3
 80017c6:	b2db      	uxtb	r3, r3
 80017c8:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80017cc:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80017d0:	009b      	lsls	r3, r3, #2
 80017d2:	461a      	mov	r2, r3
 80017d4:	2300      	movs	r3, #0
 80017d6:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80017d8:	f7ff f812 	bl	8000800 <HAL_GetTick>
 80017dc:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80017e0:	e009      	b.n	80017f6 <HAL_RCC_OscConfig+0xad6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80017e2:	f7ff f80d 	bl	8000800 <HAL_GetTick>
 80017e6:	4602      	mov	r2, r0
 80017e8:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80017ec:	1ad3      	subs	r3, r2, r3
 80017ee:	2b02      	cmp	r3, #2
 80017f0:	d901      	bls.n	80017f6 <HAL_RCC_OscConfig+0xad6>
          {
            return HAL_TIMEOUT;
 80017f2:	2303      	movs	r3, #3
 80017f4:	e1a2      	b.n	8001b3c <HAL_RCC_OscConfig+0xe1c>
 80017f6:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 80017fa:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80017fe:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001800:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	fa93 f2a3 	rbit	r2, r3
 800180a:	f107 0378 	add.w	r3, r7, #120	; 0x78
 800180e:	601a      	str	r2, [r3, #0]
  return result;
 8001810:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8001814:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001816:	fab3 f383 	clz	r3, r3
 800181a:	b2db      	uxtb	r3, r3
 800181c:	095b      	lsrs	r3, r3, #5
 800181e:	b2db      	uxtb	r3, r3
 8001820:	f043 0301 	orr.w	r3, r3, #1
 8001824:	b2db      	uxtb	r3, r3
 8001826:	2b01      	cmp	r3, #1
 8001828:	d102      	bne.n	8001830 <HAL_RCC_OscConfig+0xb10>
 800182a:	4b4e      	ldr	r3, [pc, #312]	; (8001964 <HAL_RCC_OscConfig+0xc44>)
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	e01b      	b.n	8001868 <HAL_RCC_OscConfig+0xb48>
 8001830:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8001834:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001838:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800183a:	f107 0374 	add.w	r3, r7, #116	; 0x74
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	fa93 f2a3 	rbit	r2, r3
 8001844:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8001848:	601a      	str	r2, [r3, #0]
 800184a:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 800184e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001852:	601a      	str	r2, [r3, #0]
 8001854:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	fa93 f2a3 	rbit	r2, r3
 800185e:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8001862:	601a      	str	r2, [r3, #0]
 8001864:	4b3f      	ldr	r3, [pc, #252]	; (8001964 <HAL_RCC_OscConfig+0xc44>)
 8001866:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001868:	f107 0264 	add.w	r2, r7, #100	; 0x64
 800186c:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8001870:	6011      	str	r1, [r2, #0]
 8001872:	f107 0264 	add.w	r2, r7, #100	; 0x64
 8001876:	6812      	ldr	r2, [r2, #0]
 8001878:	fa92 f1a2 	rbit	r1, r2
 800187c:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8001880:	6011      	str	r1, [r2, #0]
  return result;
 8001882:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8001886:	6812      	ldr	r2, [r2, #0]
 8001888:	fab2 f282 	clz	r2, r2
 800188c:	b2d2      	uxtb	r2, r2
 800188e:	f042 0220 	orr.w	r2, r2, #32
 8001892:	b2d2      	uxtb	r2, r2
 8001894:	f002 021f 	and.w	r2, r2, #31
 8001898:	2101      	movs	r1, #1
 800189a:	fa01 f202 	lsl.w	r2, r1, r2
 800189e:	4013      	ands	r3, r2
 80018a0:	2b00      	cmp	r3, #0
 80018a2:	d19e      	bne.n	80017e2 <HAL_RCC_OscConfig+0xac2>
          }
        }

#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80018a4:	4b2f      	ldr	r3, [pc, #188]	; (8001964 <HAL_RCC_OscConfig+0xc44>)
 80018a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80018a8:	f023 020f 	bic.w	r2, r3, #15
 80018ac:	1d3b      	adds	r3, r7, #4
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018b2:	492c      	ldr	r1, [pc, #176]	; (8001964 <HAL_RCC_OscConfig+0xc44>)
 80018b4:	4313      	orrs	r3, r2
 80018b6:	62cb      	str	r3, [r1, #44]	; 0x2c
 80018b8:	4b2a      	ldr	r3, [pc, #168]	; (8001964 <HAL_RCC_OscConfig+0xc44>)
 80018ba:	685b      	ldr	r3, [r3, #4]
 80018bc:	f423 1276 	bic.w	r2, r3, #4030464	; 0x3d8000
 80018c0:	1d3b      	adds	r3, r7, #4
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	6a19      	ldr	r1, [r3, #32]
 80018c6:	1d3b      	adds	r3, r7, #4
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	69db      	ldr	r3, [r3, #28]
 80018cc:	430b      	orrs	r3, r1
 80018ce:	4925      	ldr	r1, [pc, #148]	; (8001964 <HAL_RCC_OscConfig+0xc44>)
 80018d0:	4313      	orrs	r3, r2
 80018d2:	604b      	str	r3, [r1, #4]
 80018d4:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80018d8:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80018dc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80018de:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	fa93 f2a3 	rbit	r2, r3
 80018e8:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80018ec:	601a      	str	r2, [r3, #0]
  return result;
 80018ee:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80018f2:	681b      	ldr	r3, [r3, #0]
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80018f4:	fab3 f383 	clz	r3, r3
 80018f8:	b2db      	uxtb	r3, r3
 80018fa:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80018fe:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001902:	009b      	lsls	r3, r3, #2
 8001904:	461a      	mov	r2, r3
 8001906:	2301      	movs	r3, #1
 8001908:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800190a:	f7fe ff79 	bl	8000800 <HAL_GetTick>
 800190e:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001912:	e009      	b.n	8001928 <HAL_RCC_OscConfig+0xc08>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001914:	f7fe ff74 	bl	8000800 <HAL_GetTick>
 8001918:	4602      	mov	r2, r0
 800191a:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800191e:	1ad3      	subs	r3, r2, r3
 8001920:	2b02      	cmp	r3, #2
 8001922:	d901      	bls.n	8001928 <HAL_RCC_OscConfig+0xc08>
          {
            return HAL_TIMEOUT;
 8001924:	2303      	movs	r3, #3
 8001926:	e109      	b.n	8001b3c <HAL_RCC_OscConfig+0xe1c>
 8001928:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800192c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001930:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001932:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	fa93 f2a3 	rbit	r2, r3
 800193c:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8001940:	601a      	str	r2, [r3, #0]
  return result;
 8001942:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8001946:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001948:	fab3 f383 	clz	r3, r3
 800194c:	b2db      	uxtb	r3, r3
 800194e:	095b      	lsrs	r3, r3, #5
 8001950:	b2db      	uxtb	r3, r3
 8001952:	f043 0301 	orr.w	r3, r3, #1
 8001956:	b2db      	uxtb	r3, r3
 8001958:	2b01      	cmp	r3, #1
 800195a:	d105      	bne.n	8001968 <HAL_RCC_OscConfig+0xc48>
 800195c:	4b01      	ldr	r3, [pc, #4]	; (8001964 <HAL_RCC_OscConfig+0xc44>)
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	e01e      	b.n	80019a0 <HAL_RCC_OscConfig+0xc80>
 8001962:	bf00      	nop
 8001964:	40021000 	.word	0x40021000
 8001968:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800196c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001970:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001972:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	fa93 f2a3 	rbit	r2, r3
 800197c:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001980:	601a      	str	r2, [r3, #0]
 8001982:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8001986:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800198a:	601a      	str	r2, [r3, #0]
 800198c:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	fa93 f2a3 	rbit	r2, r3
 8001996:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800199a:	601a      	str	r2, [r3, #0]
 800199c:	4b6a      	ldr	r3, [pc, #424]	; (8001b48 <HAL_RCC_OscConfig+0xe28>)
 800199e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019a0:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 80019a4:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80019a8:	6011      	str	r1, [r2, #0]
 80019aa:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 80019ae:	6812      	ldr	r2, [r2, #0]
 80019b0:	fa92 f1a2 	rbit	r1, r2
 80019b4:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80019b8:	6011      	str	r1, [r2, #0]
  return result;
 80019ba:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80019be:	6812      	ldr	r2, [r2, #0]
 80019c0:	fab2 f282 	clz	r2, r2
 80019c4:	b2d2      	uxtb	r2, r2
 80019c6:	f042 0220 	orr.w	r2, r2, #32
 80019ca:	b2d2      	uxtb	r2, r2
 80019cc:	f002 021f 	and.w	r2, r2, #31
 80019d0:	2101      	movs	r1, #1
 80019d2:	fa01 f202 	lsl.w	r2, r1, r2
 80019d6:	4013      	ands	r3, r2
 80019d8:	2b00      	cmp	r3, #0
 80019da:	d09b      	beq.n	8001914 <HAL_RCC_OscConfig+0xbf4>
 80019dc:	e0ad      	b.n	8001b3a <HAL_RCC_OscConfig+0xe1a>
 80019de:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80019e2:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80019e6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019e8:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	fa93 f2a3 	rbit	r2, r3
 80019f2:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80019f6:	601a      	str	r2, [r3, #0]
  return result;
 80019f8:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80019fc:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80019fe:	fab3 f383 	clz	r3, r3
 8001a02:	b2db      	uxtb	r3, r3
 8001a04:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001a08:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001a0c:	009b      	lsls	r3, r3, #2
 8001a0e:	461a      	mov	r2, r3
 8001a10:	2300      	movs	r3, #0
 8001a12:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a14:	f7fe fef4 	bl	8000800 <HAL_GetTick>
 8001a18:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001a1c:	e009      	b.n	8001a32 <HAL_RCC_OscConfig+0xd12>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001a1e:	f7fe feef 	bl	8000800 <HAL_GetTick>
 8001a22:	4602      	mov	r2, r0
 8001a24:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001a28:	1ad3      	subs	r3, r2, r3
 8001a2a:	2b02      	cmp	r3, #2
 8001a2c:	d901      	bls.n	8001a32 <HAL_RCC_OscConfig+0xd12>
          {
            return HAL_TIMEOUT;
 8001a2e:	2303      	movs	r3, #3
 8001a30:	e084      	b.n	8001b3c <HAL_RCC_OscConfig+0xe1c>
 8001a32:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001a36:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001a3a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a3c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	fa93 f2a3 	rbit	r2, r3
 8001a46:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001a4a:	601a      	str	r2, [r3, #0]
  return result;
 8001a4c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001a50:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001a52:	fab3 f383 	clz	r3, r3
 8001a56:	b2db      	uxtb	r3, r3
 8001a58:	095b      	lsrs	r3, r3, #5
 8001a5a:	b2db      	uxtb	r3, r3
 8001a5c:	f043 0301 	orr.w	r3, r3, #1
 8001a60:	b2db      	uxtb	r3, r3
 8001a62:	2b01      	cmp	r3, #1
 8001a64:	d102      	bne.n	8001a6c <HAL_RCC_OscConfig+0xd4c>
 8001a66:	4b38      	ldr	r3, [pc, #224]	; (8001b48 <HAL_RCC_OscConfig+0xe28>)
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	e01b      	b.n	8001aa4 <HAL_RCC_OscConfig+0xd84>
 8001a6c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001a70:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001a74:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a76:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	fa93 f2a3 	rbit	r2, r3
 8001a80:	f107 0320 	add.w	r3, r7, #32
 8001a84:	601a      	str	r2, [r3, #0]
 8001a86:	f107 031c 	add.w	r3, r7, #28
 8001a8a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001a8e:	601a      	str	r2, [r3, #0]
 8001a90:	f107 031c 	add.w	r3, r7, #28
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	fa93 f2a3 	rbit	r2, r3
 8001a9a:	f107 0318 	add.w	r3, r7, #24
 8001a9e:	601a      	str	r2, [r3, #0]
 8001aa0:	4b29      	ldr	r3, [pc, #164]	; (8001b48 <HAL_RCC_OscConfig+0xe28>)
 8001aa2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001aa4:	f107 0214 	add.w	r2, r7, #20
 8001aa8:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8001aac:	6011      	str	r1, [r2, #0]
 8001aae:	f107 0214 	add.w	r2, r7, #20
 8001ab2:	6812      	ldr	r2, [r2, #0]
 8001ab4:	fa92 f1a2 	rbit	r1, r2
 8001ab8:	f107 0210 	add.w	r2, r7, #16
 8001abc:	6011      	str	r1, [r2, #0]
  return result;
 8001abe:	f107 0210 	add.w	r2, r7, #16
 8001ac2:	6812      	ldr	r2, [r2, #0]
 8001ac4:	fab2 f282 	clz	r2, r2
 8001ac8:	b2d2      	uxtb	r2, r2
 8001aca:	f042 0220 	orr.w	r2, r2, #32
 8001ace:	b2d2      	uxtb	r2, r2
 8001ad0:	f002 021f 	and.w	r2, r2, #31
 8001ad4:	2101      	movs	r1, #1
 8001ad6:	fa01 f202 	lsl.w	r2, r1, r2
 8001ada:	4013      	ands	r3, r2
 8001adc:	2b00      	cmp	r3, #0
 8001ade:	d19e      	bne.n	8001a1e <HAL_RCC_OscConfig+0xcfe>
 8001ae0:	e02b      	b.n	8001b3a <HAL_RCC_OscConfig+0xe1a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001ae2:	1d3b      	adds	r3, r7, #4
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	699b      	ldr	r3, [r3, #24]
 8001ae8:	2b01      	cmp	r3, #1
 8001aea:	d101      	bne.n	8001af0 <HAL_RCC_OscConfig+0xdd0>
      {
        return HAL_ERROR;
 8001aec:	2301      	movs	r3, #1
 8001aee:	e025      	b.n	8001b3c <HAL_RCC_OscConfig+0xe1c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001af0:	4b15      	ldr	r3, [pc, #84]	; (8001b48 <HAL_RCC_OscConfig+0xe28>)
 8001af2:	685b      	ldr	r3, [r3, #4]
 8001af4:	f8c7 31fc 	str.w	r3, [r7, #508]	; 0x1fc
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        pll_config2 = RCC->CFGR2;
 8001af8:	4b13      	ldr	r3, [pc, #76]	; (8001b48 <HAL_RCC_OscConfig+0xe28>)
 8001afa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001afc:	f8c7 31f8 	str.w	r3, [r7, #504]	; 0x1f8
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8001b00:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8001b04:	f403 32c0 	and.w	r2, r3, #98304	; 0x18000
 8001b08:	1d3b      	adds	r3, r7, #4
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	69db      	ldr	r3, [r3, #28]
 8001b0e:	429a      	cmp	r2, r3
 8001b10:	d111      	bne.n	8001b36 <HAL_RCC_OscConfig+0xe16>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8001b12:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8001b16:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001b1a:	1d3b      	adds	r3, r7, #4
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8001b20:	429a      	cmp	r2, r3
 8001b22:	d108      	bne.n	8001b36 <HAL_RCC_OscConfig+0xe16>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
 8001b24:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001b28:	f003 020f 	and.w	r2, r3, #15
 8001b2c:	1d3b      	adds	r3, r7, #4
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8001b32:	429a      	cmp	r2, r3
 8001b34:	d001      	beq.n	8001b3a <HAL_RCC_OscConfig+0xe1a>
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
#endif
        {
          return HAL_ERROR;
 8001b36:	2301      	movs	r3, #1
 8001b38:	e000      	b.n	8001b3c <HAL_RCC_OscConfig+0xe1c>
        }
      }
    }
  }

  return HAL_OK;
 8001b3a:	2300      	movs	r3, #0
}
 8001b3c:	4618      	mov	r0, r3
 8001b3e:	f507 7702 	add.w	r7, r7, #520	; 0x208
 8001b42:	46bd      	mov	sp, r7
 8001b44:	bd80      	pop	{r7, pc}
 8001b46:	bf00      	nop
 8001b48:	40021000 	.word	0x40021000

08001b4c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001b4c:	b580      	push	{r7, lr}
 8001b4e:	b09e      	sub	sp, #120	; 0x78
 8001b50:	af00      	add	r7, sp, #0
 8001b52:	6078      	str	r0, [r7, #4]
 8001b54:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8001b56:	2300      	movs	r3, #0
 8001b58:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	2b00      	cmp	r3, #0
 8001b5e:	d101      	bne.n	8001b64 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8001b60:	2301      	movs	r3, #1
 8001b62:	e162      	b.n	8001e2a <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001b64:	4b90      	ldr	r3, [pc, #576]	; (8001da8 <HAL_RCC_ClockConfig+0x25c>)
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	f003 0307 	and.w	r3, r3, #7
 8001b6c:	683a      	ldr	r2, [r7, #0]
 8001b6e:	429a      	cmp	r2, r3
 8001b70:	d910      	bls.n	8001b94 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001b72:	4b8d      	ldr	r3, [pc, #564]	; (8001da8 <HAL_RCC_ClockConfig+0x25c>)
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	f023 0207 	bic.w	r2, r3, #7
 8001b7a:	498b      	ldr	r1, [pc, #556]	; (8001da8 <HAL_RCC_ClockConfig+0x25c>)
 8001b7c:	683b      	ldr	r3, [r7, #0]
 8001b7e:	4313      	orrs	r3, r2
 8001b80:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001b82:	4b89      	ldr	r3, [pc, #548]	; (8001da8 <HAL_RCC_ClockConfig+0x25c>)
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	f003 0307 	and.w	r3, r3, #7
 8001b8a:	683a      	ldr	r2, [r7, #0]
 8001b8c:	429a      	cmp	r2, r3
 8001b8e:	d001      	beq.n	8001b94 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8001b90:	2301      	movs	r3, #1
 8001b92:	e14a      	b.n	8001e2a <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	f003 0302 	and.w	r3, r3, #2
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	d008      	beq.n	8001bb2 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001ba0:	4b82      	ldr	r3, [pc, #520]	; (8001dac <HAL_RCC_ClockConfig+0x260>)
 8001ba2:	685b      	ldr	r3, [r3, #4]
 8001ba4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	689b      	ldr	r3, [r3, #8]
 8001bac:	497f      	ldr	r1, [pc, #508]	; (8001dac <HAL_RCC_ClockConfig+0x260>)
 8001bae:	4313      	orrs	r3, r2
 8001bb0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	f003 0301 	and.w	r3, r3, #1
 8001bba:	2b00      	cmp	r3, #0
 8001bbc:	f000 80dc 	beq.w	8001d78 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	685b      	ldr	r3, [r3, #4]
 8001bc4:	2b01      	cmp	r3, #1
 8001bc6:	d13c      	bne.n	8001c42 <HAL_RCC_ClockConfig+0xf6>
 8001bc8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001bcc:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001bce:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001bd0:	fa93 f3a3 	rbit	r3, r3
 8001bd4:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8001bd6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001bd8:	fab3 f383 	clz	r3, r3
 8001bdc:	b2db      	uxtb	r3, r3
 8001bde:	095b      	lsrs	r3, r3, #5
 8001be0:	b2db      	uxtb	r3, r3
 8001be2:	f043 0301 	orr.w	r3, r3, #1
 8001be6:	b2db      	uxtb	r3, r3
 8001be8:	2b01      	cmp	r3, #1
 8001bea:	d102      	bne.n	8001bf2 <HAL_RCC_ClockConfig+0xa6>
 8001bec:	4b6f      	ldr	r3, [pc, #444]	; (8001dac <HAL_RCC_ClockConfig+0x260>)
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	e00f      	b.n	8001c12 <HAL_RCC_ClockConfig+0xc6>
 8001bf2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001bf6:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001bf8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001bfa:	fa93 f3a3 	rbit	r3, r3
 8001bfe:	667b      	str	r3, [r7, #100]	; 0x64
 8001c00:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001c04:	663b      	str	r3, [r7, #96]	; 0x60
 8001c06:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001c08:	fa93 f3a3 	rbit	r3, r3
 8001c0c:	65fb      	str	r3, [r7, #92]	; 0x5c
 8001c0e:	4b67      	ldr	r3, [pc, #412]	; (8001dac <HAL_RCC_ClockConfig+0x260>)
 8001c10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c12:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001c16:	65ba      	str	r2, [r7, #88]	; 0x58
 8001c18:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8001c1a:	fa92 f2a2 	rbit	r2, r2
 8001c1e:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8001c20:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8001c22:	fab2 f282 	clz	r2, r2
 8001c26:	b2d2      	uxtb	r2, r2
 8001c28:	f042 0220 	orr.w	r2, r2, #32
 8001c2c:	b2d2      	uxtb	r2, r2
 8001c2e:	f002 021f 	and.w	r2, r2, #31
 8001c32:	2101      	movs	r1, #1
 8001c34:	fa01 f202 	lsl.w	r2, r1, r2
 8001c38:	4013      	ands	r3, r2
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d17b      	bne.n	8001d36 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8001c3e:	2301      	movs	r3, #1
 8001c40:	e0f3      	b.n	8001e2a <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	685b      	ldr	r3, [r3, #4]
 8001c46:	2b02      	cmp	r3, #2
 8001c48:	d13c      	bne.n	8001cc4 <HAL_RCC_ClockConfig+0x178>
 8001c4a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001c4e:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c50:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001c52:	fa93 f3a3 	rbit	r3, r3
 8001c56:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8001c58:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001c5a:	fab3 f383 	clz	r3, r3
 8001c5e:	b2db      	uxtb	r3, r3
 8001c60:	095b      	lsrs	r3, r3, #5
 8001c62:	b2db      	uxtb	r3, r3
 8001c64:	f043 0301 	orr.w	r3, r3, #1
 8001c68:	b2db      	uxtb	r3, r3
 8001c6a:	2b01      	cmp	r3, #1
 8001c6c:	d102      	bne.n	8001c74 <HAL_RCC_ClockConfig+0x128>
 8001c6e:	4b4f      	ldr	r3, [pc, #316]	; (8001dac <HAL_RCC_ClockConfig+0x260>)
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	e00f      	b.n	8001c94 <HAL_RCC_ClockConfig+0x148>
 8001c74:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001c78:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c7a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001c7c:	fa93 f3a3 	rbit	r3, r3
 8001c80:	647b      	str	r3, [r7, #68]	; 0x44
 8001c82:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001c86:	643b      	str	r3, [r7, #64]	; 0x40
 8001c88:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001c8a:	fa93 f3a3 	rbit	r3, r3
 8001c8e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001c90:	4b46      	ldr	r3, [pc, #280]	; (8001dac <HAL_RCC_ClockConfig+0x260>)
 8001c92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c94:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001c98:	63ba      	str	r2, [r7, #56]	; 0x38
 8001c9a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001c9c:	fa92 f2a2 	rbit	r2, r2
 8001ca0:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 8001ca2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001ca4:	fab2 f282 	clz	r2, r2
 8001ca8:	b2d2      	uxtb	r2, r2
 8001caa:	f042 0220 	orr.w	r2, r2, #32
 8001cae:	b2d2      	uxtb	r2, r2
 8001cb0:	f002 021f 	and.w	r2, r2, #31
 8001cb4:	2101      	movs	r1, #1
 8001cb6:	fa01 f202 	lsl.w	r2, r1, r2
 8001cba:	4013      	ands	r3, r2
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	d13a      	bne.n	8001d36 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8001cc0:	2301      	movs	r3, #1
 8001cc2:	e0b2      	b.n	8001e2a <HAL_RCC_ClockConfig+0x2de>
 8001cc4:	2302      	movs	r3, #2
 8001cc6:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001cc8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001cca:	fa93 f3a3 	rbit	r3, r3
 8001cce:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8001cd0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001cd2:	fab3 f383 	clz	r3, r3
 8001cd6:	b2db      	uxtb	r3, r3
 8001cd8:	095b      	lsrs	r3, r3, #5
 8001cda:	b2db      	uxtb	r3, r3
 8001cdc:	f043 0301 	orr.w	r3, r3, #1
 8001ce0:	b2db      	uxtb	r3, r3
 8001ce2:	2b01      	cmp	r3, #1
 8001ce4:	d102      	bne.n	8001cec <HAL_RCC_ClockConfig+0x1a0>
 8001ce6:	4b31      	ldr	r3, [pc, #196]	; (8001dac <HAL_RCC_ClockConfig+0x260>)
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	e00d      	b.n	8001d08 <HAL_RCC_ClockConfig+0x1bc>
 8001cec:	2302      	movs	r3, #2
 8001cee:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001cf0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001cf2:	fa93 f3a3 	rbit	r3, r3
 8001cf6:	627b      	str	r3, [r7, #36]	; 0x24
 8001cf8:	2302      	movs	r3, #2
 8001cfa:	623b      	str	r3, [r7, #32]
 8001cfc:	6a3b      	ldr	r3, [r7, #32]
 8001cfe:	fa93 f3a3 	rbit	r3, r3
 8001d02:	61fb      	str	r3, [r7, #28]
 8001d04:	4b29      	ldr	r3, [pc, #164]	; (8001dac <HAL_RCC_ClockConfig+0x260>)
 8001d06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d08:	2202      	movs	r2, #2
 8001d0a:	61ba      	str	r2, [r7, #24]
 8001d0c:	69ba      	ldr	r2, [r7, #24]
 8001d0e:	fa92 f2a2 	rbit	r2, r2
 8001d12:	617a      	str	r2, [r7, #20]
  return result;
 8001d14:	697a      	ldr	r2, [r7, #20]
 8001d16:	fab2 f282 	clz	r2, r2
 8001d1a:	b2d2      	uxtb	r2, r2
 8001d1c:	f042 0220 	orr.w	r2, r2, #32
 8001d20:	b2d2      	uxtb	r2, r2
 8001d22:	f002 021f 	and.w	r2, r2, #31
 8001d26:	2101      	movs	r1, #1
 8001d28:	fa01 f202 	lsl.w	r2, r1, r2
 8001d2c:	4013      	ands	r3, r2
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d101      	bne.n	8001d36 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8001d32:	2301      	movs	r3, #1
 8001d34:	e079      	b.n	8001e2a <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001d36:	4b1d      	ldr	r3, [pc, #116]	; (8001dac <HAL_RCC_ClockConfig+0x260>)
 8001d38:	685b      	ldr	r3, [r3, #4]
 8001d3a:	f023 0203 	bic.w	r2, r3, #3
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	685b      	ldr	r3, [r3, #4]
 8001d42:	491a      	ldr	r1, [pc, #104]	; (8001dac <HAL_RCC_ClockConfig+0x260>)
 8001d44:	4313      	orrs	r3, r2
 8001d46:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001d48:	f7fe fd5a 	bl	8000800 <HAL_GetTick>
 8001d4c:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001d4e:	e00a      	b.n	8001d66 <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001d50:	f7fe fd56 	bl	8000800 <HAL_GetTick>
 8001d54:	4602      	mov	r2, r0
 8001d56:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001d58:	1ad3      	subs	r3, r2, r3
 8001d5a:	f241 3288 	movw	r2, #5000	; 0x1388
 8001d5e:	4293      	cmp	r3, r2
 8001d60:	d901      	bls.n	8001d66 <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8001d62:	2303      	movs	r3, #3
 8001d64:	e061      	b.n	8001e2a <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001d66:	4b11      	ldr	r3, [pc, #68]	; (8001dac <HAL_RCC_ClockConfig+0x260>)
 8001d68:	685b      	ldr	r3, [r3, #4]
 8001d6a:	f003 020c 	and.w	r2, r3, #12
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	685b      	ldr	r3, [r3, #4]
 8001d72:	009b      	lsls	r3, r3, #2
 8001d74:	429a      	cmp	r2, r3
 8001d76:	d1eb      	bne.n	8001d50 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001d78:	4b0b      	ldr	r3, [pc, #44]	; (8001da8 <HAL_RCC_ClockConfig+0x25c>)
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	f003 0307 	and.w	r3, r3, #7
 8001d80:	683a      	ldr	r2, [r7, #0]
 8001d82:	429a      	cmp	r2, r3
 8001d84:	d214      	bcs.n	8001db0 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d86:	4b08      	ldr	r3, [pc, #32]	; (8001da8 <HAL_RCC_ClockConfig+0x25c>)
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	f023 0207 	bic.w	r2, r3, #7
 8001d8e:	4906      	ldr	r1, [pc, #24]	; (8001da8 <HAL_RCC_ClockConfig+0x25c>)
 8001d90:	683b      	ldr	r3, [r7, #0]
 8001d92:	4313      	orrs	r3, r2
 8001d94:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d96:	4b04      	ldr	r3, [pc, #16]	; (8001da8 <HAL_RCC_ClockConfig+0x25c>)
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	f003 0307 	and.w	r3, r3, #7
 8001d9e:	683a      	ldr	r2, [r7, #0]
 8001da0:	429a      	cmp	r2, r3
 8001da2:	d005      	beq.n	8001db0 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8001da4:	2301      	movs	r3, #1
 8001da6:	e040      	b.n	8001e2a <HAL_RCC_ClockConfig+0x2de>
 8001da8:	40022000 	.word	0x40022000
 8001dac:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	f003 0304 	and.w	r3, r3, #4
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	d008      	beq.n	8001dce <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001dbc:	4b1d      	ldr	r3, [pc, #116]	; (8001e34 <HAL_RCC_ClockConfig+0x2e8>)
 8001dbe:	685b      	ldr	r3, [r3, #4]
 8001dc0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	68db      	ldr	r3, [r3, #12]
 8001dc8:	491a      	ldr	r1, [pc, #104]	; (8001e34 <HAL_RCC_ClockConfig+0x2e8>)
 8001dca:	4313      	orrs	r3, r2
 8001dcc:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	f003 0308 	and.w	r3, r3, #8
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d009      	beq.n	8001dee <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001dda:	4b16      	ldr	r3, [pc, #88]	; (8001e34 <HAL_RCC_ClockConfig+0x2e8>)
 8001ddc:	685b      	ldr	r3, [r3, #4]
 8001dde:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	691b      	ldr	r3, [r3, #16]
 8001de6:	00db      	lsls	r3, r3, #3
 8001de8:	4912      	ldr	r1, [pc, #72]	; (8001e34 <HAL_RCC_ClockConfig+0x2e8>)
 8001dea:	4313      	orrs	r3, r2
 8001dec:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8001dee:	f000 f829 	bl	8001e44 <HAL_RCC_GetSysClockFreq>
 8001df2:	4601      	mov	r1, r0
 8001df4:	4b0f      	ldr	r3, [pc, #60]	; (8001e34 <HAL_RCC_ClockConfig+0x2e8>)
 8001df6:	685b      	ldr	r3, [r3, #4]
 8001df8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001dfc:	22f0      	movs	r2, #240	; 0xf0
 8001dfe:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e00:	693a      	ldr	r2, [r7, #16]
 8001e02:	fa92 f2a2 	rbit	r2, r2
 8001e06:	60fa      	str	r2, [r7, #12]
  return result;
 8001e08:	68fa      	ldr	r2, [r7, #12]
 8001e0a:	fab2 f282 	clz	r2, r2
 8001e0e:	b2d2      	uxtb	r2, r2
 8001e10:	40d3      	lsrs	r3, r2
 8001e12:	4a09      	ldr	r2, [pc, #36]	; (8001e38 <HAL_RCC_ClockConfig+0x2ec>)
 8001e14:	5cd3      	ldrb	r3, [r2, r3]
 8001e16:	fa21 f303 	lsr.w	r3, r1, r3
 8001e1a:	4a08      	ldr	r2, [pc, #32]	; (8001e3c <HAL_RCC_ClockConfig+0x2f0>)
 8001e1c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8001e1e:	4b08      	ldr	r3, [pc, #32]	; (8001e40 <HAL_RCC_ClockConfig+0x2f4>)
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	4618      	mov	r0, r3
 8001e24:	f7fe fc0e 	bl	8000644 <HAL_InitTick>
  
  return HAL_OK;
 8001e28:	2300      	movs	r3, #0
}
 8001e2a:	4618      	mov	r0, r3
 8001e2c:	3778      	adds	r7, #120	; 0x78
 8001e2e:	46bd      	mov	sp, r7
 8001e30:	bd80      	pop	{r7, pc}
 8001e32:	bf00      	nop
 8001e34:	40021000 	.word	0x40021000
 8001e38:	08005eb4 	.word	0x08005eb4
 8001e3c:	20000000 	.word	0x20000000
 8001e40:	20000004 	.word	0x20000004

08001e44 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001e44:	b480      	push	{r7}
 8001e46:	b08b      	sub	sp, #44	; 0x2c
 8001e48:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001e4a:	2300      	movs	r3, #0
 8001e4c:	61fb      	str	r3, [r7, #28]
 8001e4e:	2300      	movs	r3, #0
 8001e50:	61bb      	str	r3, [r7, #24]
 8001e52:	2300      	movs	r3, #0
 8001e54:	627b      	str	r3, [r7, #36]	; 0x24
 8001e56:	2300      	movs	r3, #0
 8001e58:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8001e5a:	2300      	movs	r3, #0
 8001e5c:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 8001e5e:	4b2a      	ldr	r3, [pc, #168]	; (8001f08 <HAL_RCC_GetSysClockFreq+0xc4>)
 8001e60:	685b      	ldr	r3, [r3, #4]
 8001e62:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001e64:	69fb      	ldr	r3, [r7, #28]
 8001e66:	f003 030c 	and.w	r3, r3, #12
 8001e6a:	2b04      	cmp	r3, #4
 8001e6c:	d002      	beq.n	8001e74 <HAL_RCC_GetSysClockFreq+0x30>
 8001e6e:	2b08      	cmp	r3, #8
 8001e70:	d003      	beq.n	8001e7a <HAL_RCC_GetSysClockFreq+0x36>
 8001e72:	e03f      	b.n	8001ef4 <HAL_RCC_GetSysClockFreq+0xb0>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001e74:	4b25      	ldr	r3, [pc, #148]	; (8001f0c <HAL_RCC_GetSysClockFreq+0xc8>)
 8001e76:	623b      	str	r3, [r7, #32]
      break;
 8001e78:	e03f      	b.n	8001efa <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8001e7a:	69fb      	ldr	r3, [r7, #28]
 8001e7c:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8001e80:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8001e84:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e86:	68ba      	ldr	r2, [r7, #8]
 8001e88:	fa92 f2a2 	rbit	r2, r2
 8001e8c:	607a      	str	r2, [r7, #4]
  return result;
 8001e8e:	687a      	ldr	r2, [r7, #4]
 8001e90:	fab2 f282 	clz	r2, r2
 8001e94:	b2d2      	uxtb	r2, r2
 8001e96:	40d3      	lsrs	r3, r2
 8001e98:	4a1d      	ldr	r2, [pc, #116]	; (8001f10 <HAL_RCC_GetSysClockFreq+0xcc>)
 8001e9a:	5cd3      	ldrb	r3, [r2, r3]
 8001e9c:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8001e9e:	4b1a      	ldr	r3, [pc, #104]	; (8001f08 <HAL_RCC_GetSysClockFreq+0xc4>)
 8001ea0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ea2:	f003 030f 	and.w	r3, r3, #15
 8001ea6:	220f      	movs	r2, #15
 8001ea8:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001eaa:	693a      	ldr	r2, [r7, #16]
 8001eac:	fa92 f2a2 	rbit	r2, r2
 8001eb0:	60fa      	str	r2, [r7, #12]
  return result;
 8001eb2:	68fa      	ldr	r2, [r7, #12]
 8001eb4:	fab2 f282 	clz	r2, r2
 8001eb8:	b2d2      	uxtb	r2, r2
 8001eba:	40d3      	lsrs	r3, r2
 8001ebc:	4a15      	ldr	r2, [pc, #84]	; (8001f14 <HAL_RCC_GetSysClockFreq+0xd0>)
 8001ebe:	5cd3      	ldrb	r3, [r2, r3]
 8001ec0:	61bb      	str	r3, [r7, #24]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
      }
#else
      if ((tmpreg & RCC_CFGR_PLLSRC_HSE_PREDIV) == RCC_CFGR_PLLSRC_HSE_PREDIV)
 8001ec2:	69fb      	ldr	r3, [r7, #28]
 8001ec4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	d008      	beq.n	8001ede <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001ecc:	4a0f      	ldr	r2, [pc, #60]	; (8001f0c <HAL_RCC_GetSysClockFreq+0xc8>)
 8001ece:	69bb      	ldr	r3, [r7, #24]
 8001ed0:	fbb2 f2f3 	udiv	r2, r2, r3
 8001ed4:	697b      	ldr	r3, [r7, #20]
 8001ed6:	fb02 f303 	mul.w	r3, r2, r3
 8001eda:	627b      	str	r3, [r7, #36]	; 0x24
 8001edc:	e007      	b.n	8001eee <HAL_RCC_GetSysClockFreq+0xaa>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001ede:	4a0b      	ldr	r2, [pc, #44]	; (8001f0c <HAL_RCC_GetSysClockFreq+0xc8>)
 8001ee0:	69bb      	ldr	r3, [r7, #24]
 8001ee2:	fbb2 f2f3 	udiv	r2, r2, r3
 8001ee6:	697b      	ldr	r3, [r7, #20]
 8001ee8:	fb02 f303 	mul.w	r3, r2, r3
 8001eec:	627b      	str	r3, [r7, #36]	; 0x24
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8001eee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ef0:	623b      	str	r3, [r7, #32]
      break;
 8001ef2:	e002      	b.n	8001efa <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001ef4:	4b05      	ldr	r3, [pc, #20]	; (8001f0c <HAL_RCC_GetSysClockFreq+0xc8>)
 8001ef6:	623b      	str	r3, [r7, #32]
      break;
 8001ef8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001efa:	6a3b      	ldr	r3, [r7, #32]
}
 8001efc:	4618      	mov	r0, r3
 8001efe:	372c      	adds	r7, #44	; 0x2c
 8001f00:	46bd      	mov	sp, r7
 8001f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f06:	4770      	bx	lr
 8001f08:	40021000 	.word	0x40021000
 8001f0c:	007a1200 	.word	0x007a1200
 8001f10:	08005ecc 	.word	0x08005ecc
 8001f14:	08005edc 	.word	0x08005edc

08001f18 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001f18:	b480      	push	{r7}
 8001f1a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001f1c:	4b03      	ldr	r3, [pc, #12]	; (8001f2c <HAL_RCC_GetHCLKFreq+0x14>)
 8001f1e:	681b      	ldr	r3, [r3, #0]
}
 8001f20:	4618      	mov	r0, r3
 8001f22:	46bd      	mov	sp, r7
 8001f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f28:	4770      	bx	lr
 8001f2a:	bf00      	nop
 8001f2c:	20000000 	.word	0x20000000

08001f30 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001f30:	b580      	push	{r7, lr}
 8001f32:	b082      	sub	sp, #8
 8001f34:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8001f36:	f7ff ffef 	bl	8001f18 <HAL_RCC_GetHCLKFreq>
 8001f3a:	4601      	mov	r1, r0
 8001f3c:	4b0b      	ldr	r3, [pc, #44]	; (8001f6c <HAL_RCC_GetPCLK1Freq+0x3c>)
 8001f3e:	685b      	ldr	r3, [r3, #4]
 8001f40:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8001f44:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8001f48:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f4a:	687a      	ldr	r2, [r7, #4]
 8001f4c:	fa92 f2a2 	rbit	r2, r2
 8001f50:	603a      	str	r2, [r7, #0]
  return result;
 8001f52:	683a      	ldr	r2, [r7, #0]
 8001f54:	fab2 f282 	clz	r2, r2
 8001f58:	b2d2      	uxtb	r2, r2
 8001f5a:	40d3      	lsrs	r3, r2
 8001f5c:	4a04      	ldr	r2, [pc, #16]	; (8001f70 <HAL_RCC_GetPCLK1Freq+0x40>)
 8001f5e:	5cd3      	ldrb	r3, [r2, r3]
 8001f60:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8001f64:	4618      	mov	r0, r3
 8001f66:	3708      	adds	r7, #8
 8001f68:	46bd      	mov	sp, r7
 8001f6a:	bd80      	pop	{r7, pc}
 8001f6c:	40021000 	.word	0x40021000
 8001f70:	08005ec4 	.word	0x08005ec4

08001f74 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001f74:	b580      	push	{r7, lr}
 8001f76:	b082      	sub	sp, #8
 8001f78:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8001f7a:	f7ff ffcd 	bl	8001f18 <HAL_RCC_GetHCLKFreq>
 8001f7e:	4601      	mov	r1, r0
 8001f80:	4b0b      	ldr	r3, [pc, #44]	; (8001fb0 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8001f82:	685b      	ldr	r3, [r3, #4]
 8001f84:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8001f88:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8001f8c:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f8e:	687a      	ldr	r2, [r7, #4]
 8001f90:	fa92 f2a2 	rbit	r2, r2
 8001f94:	603a      	str	r2, [r7, #0]
  return result;
 8001f96:	683a      	ldr	r2, [r7, #0]
 8001f98:	fab2 f282 	clz	r2, r2
 8001f9c:	b2d2      	uxtb	r2, r2
 8001f9e:	40d3      	lsrs	r3, r2
 8001fa0:	4a04      	ldr	r2, [pc, #16]	; (8001fb4 <HAL_RCC_GetPCLK2Freq+0x40>)
 8001fa2:	5cd3      	ldrb	r3, [r2, r3]
 8001fa4:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8001fa8:	4618      	mov	r0, r3
 8001faa:	3708      	adds	r7, #8
 8001fac:	46bd      	mov	sp, r7
 8001fae:	bd80      	pop	{r7, pc}
 8001fb0:	40021000 	.word	0x40021000
 8001fb4:	08005ec4 	.word	0x08005ec4

08001fb8 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001fb8:	b480      	push	{r7}
 8001fba:	b083      	sub	sp, #12
 8001fbc:	af00      	add	r7, sp, #0
 8001fbe:	6078      	str	r0, [r7, #4]
 8001fc0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	220f      	movs	r2, #15
 8001fc6:	601a      	str	r2, [r3, #0]
  
  /* Get the SYSCLK configuration --------------------------------------------*/ 
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001fc8:	4b12      	ldr	r3, [pc, #72]	; (8002014 <HAL_RCC_GetClockConfig+0x5c>)
 8001fca:	685b      	ldr	r3, [r3, #4]
 8001fcc:	f003 0203 	and.w	r2, r3, #3
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	605a      	str	r2, [r3, #4]
  
  /* Get the HCLK configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE); 
 8001fd4:	4b0f      	ldr	r3, [pc, #60]	; (8002014 <HAL_RCC_GetClockConfig+0x5c>)
 8001fd6:	685b      	ldr	r3, [r3, #4]
 8001fd8:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	609a      	str	r2, [r3, #8]
  
  /* Get the APB1 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);   
 8001fe0:	4b0c      	ldr	r3, [pc, #48]	; (8002014 <HAL_RCC_GetClockConfig+0x5c>)
 8001fe2:	685b      	ldr	r3, [r3, #4]
 8001fe4:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	60da      	str	r2, [r3, #12]
  
  /* Get the APB2 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8001fec:	4b09      	ldr	r3, [pc, #36]	; (8002014 <HAL_RCC_GetClockConfig+0x5c>)
 8001fee:	685b      	ldr	r3, [r3, #4]
 8001ff0:	08db      	lsrs	r3, r3, #3
 8001ff2:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	611a      	str	r2, [r3, #16]
  
  /* Get the Flash Wait State (Latency) configuration ------------------------*/   
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY); 
 8001ffa:	4b07      	ldr	r3, [pc, #28]	; (8002018 <HAL_RCC_GetClockConfig+0x60>)
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	f003 0207 	and.w	r2, r3, #7
 8002002:	683b      	ldr	r3, [r7, #0]
 8002004:	601a      	str	r2, [r3, #0]
}
 8002006:	bf00      	nop
 8002008:	370c      	adds	r7, #12
 800200a:	46bd      	mov	sp, r7
 800200c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002010:	4770      	bx	lr
 8002012:	bf00      	nop
 8002014:	40021000 	.word	0x40021000
 8002018:	40022000 	.word	0x40022000

0800201c <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800201c:	b580      	push	{r7, lr}
 800201e:	b092      	sub	sp, #72	; 0x48
 8002020:	af00      	add	r7, sp, #0
 8002022:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002024:	2300      	movs	r3, #0
 8002026:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 8002028:	2300      	movs	r3, #0
 800202a:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 800202c:	2300      	movs	r3, #0
 800202e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800203a:	2b00      	cmp	r3, #0
 800203c:	f000 80d4 	beq.w	80021e8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002040:	4b4e      	ldr	r3, [pc, #312]	; (800217c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002042:	69db      	ldr	r3, [r3, #28]
 8002044:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002048:	2b00      	cmp	r3, #0
 800204a:	d10e      	bne.n	800206a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800204c:	4b4b      	ldr	r3, [pc, #300]	; (800217c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800204e:	69db      	ldr	r3, [r3, #28]
 8002050:	4a4a      	ldr	r2, [pc, #296]	; (800217c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002052:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002056:	61d3      	str	r3, [r2, #28]
 8002058:	4b48      	ldr	r3, [pc, #288]	; (800217c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800205a:	69db      	ldr	r3, [r3, #28]
 800205c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002060:	60bb      	str	r3, [r7, #8]
 8002062:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002064:	2301      	movs	r3, #1
 8002066:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800206a:	4b45      	ldr	r3, [pc, #276]	; (8002180 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002072:	2b00      	cmp	r3, #0
 8002074:	d118      	bne.n	80020a8 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002076:	4b42      	ldr	r3, [pc, #264]	; (8002180 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	4a41      	ldr	r2, [pc, #260]	; (8002180 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800207c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002080:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002082:	f7fe fbbd 	bl	8000800 <HAL_GetTick>
 8002086:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002088:	e008      	b.n	800209c <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800208a:	f7fe fbb9 	bl	8000800 <HAL_GetTick>
 800208e:	4602      	mov	r2, r0
 8002090:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002092:	1ad3      	subs	r3, r2, r3
 8002094:	2b64      	cmp	r3, #100	; 0x64
 8002096:	d901      	bls.n	800209c <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8002098:	2303      	movs	r3, #3
 800209a:	e1d6      	b.n	800244a <HAL_RCCEx_PeriphCLKConfig+0x42e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800209c:	4b38      	ldr	r3, [pc, #224]	; (8002180 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	d0f0      	beq.n	800208a <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80020a8:	4b34      	ldr	r3, [pc, #208]	; (800217c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80020aa:	6a1b      	ldr	r3, [r3, #32]
 80020ac:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80020b0:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80020b2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80020b4:	2b00      	cmp	r3, #0
 80020b6:	f000 8084 	beq.w	80021c2 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	685b      	ldr	r3, [r3, #4]
 80020be:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80020c2:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80020c4:	429a      	cmp	r2, r3
 80020c6:	d07c      	beq.n	80021c2 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80020c8:	4b2c      	ldr	r3, [pc, #176]	; (800217c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80020ca:	6a1b      	ldr	r3, [r3, #32]
 80020cc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80020d0:	63fb      	str	r3, [r7, #60]	; 0x3c
 80020d2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80020d6:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80020da:	fa93 f3a3 	rbit	r3, r3
 80020de:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 80020e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80020e2:	fab3 f383 	clz	r3, r3
 80020e6:	b2db      	uxtb	r3, r3
 80020e8:	461a      	mov	r2, r3
 80020ea:	4b26      	ldr	r3, [pc, #152]	; (8002184 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80020ec:	4413      	add	r3, r2
 80020ee:	009b      	lsls	r3, r3, #2
 80020f0:	461a      	mov	r2, r3
 80020f2:	2301      	movs	r3, #1
 80020f4:	6013      	str	r3, [r2, #0]
 80020f6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80020fa:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80020fe:	fa93 f3a3 	rbit	r3, r3
 8002102:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8002104:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002106:	fab3 f383 	clz	r3, r3
 800210a:	b2db      	uxtb	r3, r3
 800210c:	461a      	mov	r2, r3
 800210e:	4b1d      	ldr	r3, [pc, #116]	; (8002184 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002110:	4413      	add	r3, r2
 8002112:	009b      	lsls	r3, r3, #2
 8002114:	461a      	mov	r2, r3
 8002116:	2300      	movs	r3, #0
 8002118:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800211a:	4a18      	ldr	r2, [pc, #96]	; (800217c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800211c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800211e:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002120:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002122:	f003 0301 	and.w	r3, r3, #1
 8002126:	2b00      	cmp	r3, #0
 8002128:	d04b      	beq.n	80021c2 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800212a:	f7fe fb69 	bl	8000800 <HAL_GetTick>
 800212e:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002130:	e00a      	b.n	8002148 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002132:	f7fe fb65 	bl	8000800 <HAL_GetTick>
 8002136:	4602      	mov	r2, r0
 8002138:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800213a:	1ad3      	subs	r3, r2, r3
 800213c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002140:	4293      	cmp	r3, r2
 8002142:	d901      	bls.n	8002148 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8002144:	2303      	movs	r3, #3
 8002146:	e180      	b.n	800244a <HAL_RCCEx_PeriphCLKConfig+0x42e>
 8002148:	2302      	movs	r3, #2
 800214a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800214c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800214e:	fa93 f3a3 	rbit	r3, r3
 8002152:	627b      	str	r3, [r7, #36]	; 0x24
 8002154:	2302      	movs	r3, #2
 8002156:	623b      	str	r3, [r7, #32]
 8002158:	6a3b      	ldr	r3, [r7, #32]
 800215a:	fa93 f3a3 	rbit	r3, r3
 800215e:	61fb      	str	r3, [r7, #28]
  return result;
 8002160:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002162:	fab3 f383 	clz	r3, r3
 8002166:	b2db      	uxtb	r3, r3
 8002168:	095b      	lsrs	r3, r3, #5
 800216a:	b2db      	uxtb	r3, r3
 800216c:	f043 0302 	orr.w	r3, r3, #2
 8002170:	b2db      	uxtb	r3, r3
 8002172:	2b02      	cmp	r3, #2
 8002174:	d108      	bne.n	8002188 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 8002176:	4b01      	ldr	r3, [pc, #4]	; (800217c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002178:	6a1b      	ldr	r3, [r3, #32]
 800217a:	e00d      	b.n	8002198 <HAL_RCCEx_PeriphCLKConfig+0x17c>
 800217c:	40021000 	.word	0x40021000
 8002180:	40007000 	.word	0x40007000
 8002184:	10908100 	.word	0x10908100
 8002188:	2302      	movs	r3, #2
 800218a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800218c:	69bb      	ldr	r3, [r7, #24]
 800218e:	fa93 f3a3 	rbit	r3, r3
 8002192:	617b      	str	r3, [r7, #20]
 8002194:	4ba0      	ldr	r3, [pc, #640]	; (8002418 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002196:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002198:	2202      	movs	r2, #2
 800219a:	613a      	str	r2, [r7, #16]
 800219c:	693a      	ldr	r2, [r7, #16]
 800219e:	fa92 f2a2 	rbit	r2, r2
 80021a2:	60fa      	str	r2, [r7, #12]
  return result;
 80021a4:	68fa      	ldr	r2, [r7, #12]
 80021a6:	fab2 f282 	clz	r2, r2
 80021aa:	b2d2      	uxtb	r2, r2
 80021ac:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80021b0:	b2d2      	uxtb	r2, r2
 80021b2:	f002 021f 	and.w	r2, r2, #31
 80021b6:	2101      	movs	r1, #1
 80021b8:	fa01 f202 	lsl.w	r2, r1, r2
 80021bc:	4013      	ands	r3, r2
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d0b7      	beq.n	8002132 <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 80021c2:	4b95      	ldr	r3, [pc, #596]	; (8002418 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80021c4:	6a1b      	ldr	r3, [r3, #32]
 80021c6:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	685b      	ldr	r3, [r3, #4]
 80021ce:	4992      	ldr	r1, [pc, #584]	; (8002418 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80021d0:	4313      	orrs	r3, r2
 80021d2:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80021d4:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80021d8:	2b01      	cmp	r3, #1
 80021da:	d105      	bne.n	80021e8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80021dc:	4b8e      	ldr	r3, [pc, #568]	; (8002418 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80021de:	69db      	ldr	r3, [r3, #28]
 80021e0:	4a8d      	ldr	r2, [pc, #564]	; (8002418 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80021e2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80021e6:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	f003 0301 	and.w	r3, r3, #1
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d008      	beq.n	8002206 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80021f4:	4b88      	ldr	r3, [pc, #544]	; (8002418 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80021f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021f8:	f023 0203 	bic.w	r2, r3, #3
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	689b      	ldr	r3, [r3, #8]
 8002200:	4985      	ldr	r1, [pc, #532]	; (8002418 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002202:	4313      	orrs	r3, r2
 8002204:	630b      	str	r3, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	f003 0302 	and.w	r3, r3, #2
 800220e:	2b00      	cmp	r3, #0
 8002210:	d008      	beq.n	8002224 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002212:	4b81      	ldr	r3, [pc, #516]	; (8002418 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002214:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002216:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	68db      	ldr	r3, [r3, #12]
 800221e:	497e      	ldr	r1, [pc, #504]	; (8002418 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002220:	4313      	orrs	r3, r2
 8002222:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	f003 0304 	and.w	r3, r3, #4
 800222c:	2b00      	cmp	r3, #0
 800222e:	d008      	beq.n	8002242 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002230:	4b79      	ldr	r3, [pc, #484]	; (8002418 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002232:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002234:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	691b      	ldr	r3, [r3, #16]
 800223c:	4976      	ldr	r1, [pc, #472]	; (8002418 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800223e:	4313      	orrs	r3, r2
 8002240:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	f003 0320 	and.w	r3, r3, #32
 800224a:	2b00      	cmp	r3, #0
 800224c:	d008      	beq.n	8002260 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800224e:	4b72      	ldr	r3, [pc, #456]	; (8002418 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002250:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002252:	f023 0210 	bic.w	r2, r3, #16
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	69db      	ldr	r3, [r3, #28]
 800225a:	496f      	ldr	r1, [pc, #444]	; (8002418 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800225c:	4313      	orrs	r3, r2
 800225e:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002268:	2b00      	cmp	r3, #0
 800226a:	d008      	beq.n	800227e <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 800226c:	4b6a      	ldr	r3, [pc, #424]	; (8002418 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800226e:	685b      	ldr	r3, [r3, #4]
 8002270:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002278:	4967      	ldr	r1, [pc, #412]	; (8002418 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800227a:	4313      	orrs	r3, r2
 800227c:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002286:	2b00      	cmp	r3, #0
 8002288:	d008      	beq.n	800229c <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800228a:	4b63      	ldr	r3, [pc, #396]	; (8002418 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800228c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800228e:	f023 0220 	bic.w	r2, r3, #32
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	6a1b      	ldr	r3, [r3, #32]
 8002296:	4960      	ldr	r1, [pc, #384]	; (8002418 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002298:	4313      	orrs	r3, r2
 800229a:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80022a4:	2b00      	cmp	r3, #0
 80022a6:	d008      	beq.n	80022ba <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80022a8:	4b5b      	ldr	r3, [pc, #364]	; (8002418 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80022aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022ac:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022b4:	4958      	ldr	r1, [pc, #352]	; (8002418 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80022b6:	4313      	orrs	r3, r2
 80022b8:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	f003 0308 	and.w	r3, r3, #8
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d008      	beq.n	80022d8 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80022c6:	4b54      	ldr	r3, [pc, #336]	; (8002418 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80022c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022ca:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	695b      	ldr	r3, [r3, #20]
 80022d2:	4951      	ldr	r1, [pc, #324]	; (8002418 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80022d4:	4313      	orrs	r3, r2
 80022d6:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	f003 0310 	and.w	r3, r3, #16
 80022e0:	2b00      	cmp	r3, #0
 80022e2:	d008      	beq.n	80022f6 <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80022e4:	4b4c      	ldr	r3, [pc, #304]	; (8002418 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80022e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022e8:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	699b      	ldr	r3, [r3, #24]
 80022f0:	4949      	ldr	r1, [pc, #292]	; (8002418 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80022f2:	4313      	orrs	r3, r2
 80022f4:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d008      	beq.n	8002314 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8002302:	4b45      	ldr	r3, [pc, #276]	; (8002418 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002304:	685b      	ldr	r3, [r3, #4]
 8002306:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800230e:	4942      	ldr	r1, [pc, #264]	; (8002418 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002310:	4313      	orrs	r3, r2
 8002312:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800231c:	2b00      	cmp	r3, #0
 800231e:	d008      	beq.n	8002332 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8002320:	4b3d      	ldr	r3, [pc, #244]	; (8002418 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002322:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002324:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800232c:	493a      	ldr	r1, [pc, #232]	; (8002418 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800232e:	4313      	orrs	r3, r2
 8002330:	62cb      	str	r3, [r1, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800233a:	2b00      	cmp	r3, #0
 800233c:	d008      	beq.n	8002350 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 800233e:	4b36      	ldr	r3, [pc, #216]	; (8002418 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002340:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002342:	f423 5278 	bic.w	r2, r3, #15872	; 0x3e00
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800234a:	4933      	ldr	r1, [pc, #204]	; (8002418 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800234c:	4313      	orrs	r3, r2
 800234e:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002358:	2b00      	cmp	r3, #0
 800235a:	d008      	beq.n	800236e <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 800235c:	4b2e      	ldr	r3, [pc, #184]	; (8002418 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800235e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002360:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002368:	492b      	ldr	r1, [pc, #172]	; (8002418 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800236a:	4313      	orrs	r3, r2
 800236c:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002376:	2b00      	cmp	r3, #0
 8002378:	d008      	beq.n	800238c <HAL_RCCEx_PeriphCLKConfig+0x370>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 800237a:	4b27      	ldr	r3, [pc, #156]	; (8002418 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800237c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800237e:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002386:	4924      	ldr	r1, [pc, #144]	; (8002418 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002388:	4313      	orrs	r3, r2
 800238a:	630b      	str	r3, [r1, #48]	; 0x30
#endif /* STM32F373xC || STM32F378xx */
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)
  
  /*------------------------------ TIM2 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM2) == RCC_PERIPHCLK_TIM2)
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002394:	2b00      	cmp	r3, #0
 8002396:	d008      	beq.n	80023aa <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM2CLKSOURCE(PeriphClkInit->Tim2ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM2_CONFIG(PeriphClkInit->Tim2ClockSelection);
 8002398:	4b1f      	ldr	r3, [pc, #124]	; (8002418 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800239a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800239c:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80023a4:	491c      	ldr	r1, [pc, #112]	; (8002418 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80023a6:	4313      	orrs	r3, r2
 80023a8:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM3 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM34) == RCC_PERIPHCLK_TIM34)
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d008      	beq.n	80023c8 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM3CLKSOURCE(PeriphClkInit->Tim34ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM34_CONFIG(PeriphClkInit->Tim34ClockSelection);
 80023b6:	4b18      	ldr	r3, [pc, #96]	; (8002418 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80023b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023ba:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80023c2:	4915      	ldr	r1, [pc, #84]	; (8002418 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80023c4:	4313      	orrs	r3, r2
 80023c6:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM15 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	d008      	beq.n	80023e6 <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 80023d4:	4b10      	ldr	r3, [pc, #64]	; (8002418 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80023d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023d8:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80023e0:	490d      	ldr	r1, [pc, #52]	; (8002418 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80023e2:	4313      	orrs	r3, r2
 80023e4:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM16 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d008      	beq.n	8002404 <HAL_RCCEx_PeriphCLKConfig+0x3e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 80023f2:	4b09      	ldr	r3, [pc, #36]	; (8002418 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80023f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023f6:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80023fe:	4906      	ldr	r1, [pc, #24]	; (8002418 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002400:	4313      	orrs	r3, r2
 8002402:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM17 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800240c:	2b00      	cmp	r3, #0
 800240e:	d00c      	beq.n	800242a <HAL_RCCEx_PeriphCLKConfig+0x40e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 8002410:	4b01      	ldr	r3, [pc, #4]	; (8002418 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002412:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002414:	e002      	b.n	800241c <HAL_RCCEx_PeriphCLKConfig+0x400>
 8002416:	bf00      	nop
 8002418:	40021000 	.word	0x40021000
 800241c:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002424:	490b      	ldr	r1, [pc, #44]	; (8002454 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002426:	4313      	orrs	r3, r2
 8002428:	630b      	str	r3, [r1, #48]	; 0x30

#endif /* STM32F302xE || STM32F303xE || STM32F398xx */  

#if defined(STM32F303xE) || defined(STM32F398xx)
  /*------------------------------ TIM20 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM20) == RCC_PERIPHCLK_TIM20)
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002432:	2b00      	cmp	r3, #0
 8002434:	d008      	beq.n	8002448 <HAL_RCCEx_PeriphCLKConfig+0x42c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM20CLKSOURCE(PeriphClkInit->Tim20ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
 8002436:	4b07      	ldr	r3, [pc, #28]	; (8002454 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002438:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800243a:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002442:	4904      	ldr	r1, [pc, #16]	; (8002454 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002444:	4313      	orrs	r3, r2
 8002446:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8002448:	2300      	movs	r3, #0
}
 800244a:	4618      	mov	r0, r3
 800244c:	3748      	adds	r7, #72	; 0x48
 800244e:	46bd      	mov	sp, r7
 8002450:	bd80      	pop	{r7, pc}
 8002452:	bf00      	nop
 8002454:	40021000 	.word	0x40021000

08002458 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002458:	b580      	push	{r7, lr}
 800245a:	b082      	sub	sp, #8
 800245c:	af00      	add	r7, sp, #0
 800245e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	2b00      	cmp	r3, #0
 8002464:	d101      	bne.n	800246a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002466:	2301      	movs	r3, #1
 8002468:	e049      	b.n	80024fe <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002470:	b2db      	uxtb	r3, r3
 8002472:	2b00      	cmp	r3, #0
 8002474:	d106      	bne.n	8002484 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	2200      	movs	r2, #0
 800247a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800247e:	6878      	ldr	r0, [r7, #4]
 8002480:	f000 f841 	bl	8002506 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	2202      	movs	r2, #2
 8002488:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681a      	ldr	r2, [r3, #0]
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	3304      	adds	r3, #4
 8002494:	4619      	mov	r1, r3
 8002496:	4610      	mov	r0, r2
 8002498:	f000 f9f8 	bl	800288c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	2201      	movs	r2, #1
 80024a0:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	2201      	movs	r2, #1
 80024a8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	2201      	movs	r2, #1
 80024b0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	2201      	movs	r2, #1
 80024b8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	2201      	movs	r2, #1
 80024c0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	2201      	movs	r2, #1
 80024c8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	2201      	movs	r2, #1
 80024d0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	2201      	movs	r2, #1
 80024d8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	2201      	movs	r2, #1
 80024e0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	2201      	movs	r2, #1
 80024e8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	2201      	movs	r2, #1
 80024f0:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	2201      	movs	r2, #1
 80024f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80024fc:	2300      	movs	r3, #0
}
 80024fe:	4618      	mov	r0, r3
 8002500:	3708      	adds	r7, #8
 8002502:	46bd      	mov	sp, r7
 8002504:	bd80      	pop	{r7, pc}

08002506 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8002506:	b480      	push	{r7}
 8002508:	b083      	sub	sp, #12
 800250a:	af00      	add	r7, sp, #0
 800250c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800250e:	bf00      	nop
 8002510:	370c      	adds	r7, #12
 8002512:	46bd      	mov	sp, r7
 8002514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002518:	4770      	bx	lr
	...

0800251c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800251c:	b480      	push	{r7}
 800251e:	b085      	sub	sp, #20
 8002520:	af00      	add	r7, sp, #0
 8002522:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800252a:	b2db      	uxtb	r3, r3
 800252c:	2b01      	cmp	r3, #1
 800252e:	d001      	beq.n	8002534 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002530:	2301      	movs	r3, #1
 8002532:	e04f      	b.n	80025d4 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	2202      	movs	r2, #2
 8002538:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	68da      	ldr	r2, [r3, #12]
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	f042 0201 	orr.w	r2, r2, #1
 800254a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	4a23      	ldr	r2, [pc, #140]	; (80025e0 <HAL_TIM_Base_Start_IT+0xc4>)
 8002552:	4293      	cmp	r3, r2
 8002554:	d01d      	beq.n	8002592 <HAL_TIM_Base_Start_IT+0x76>
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800255e:	d018      	beq.n	8002592 <HAL_TIM_Base_Start_IT+0x76>
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	4a1f      	ldr	r2, [pc, #124]	; (80025e4 <HAL_TIM_Base_Start_IT+0xc8>)
 8002566:	4293      	cmp	r3, r2
 8002568:	d013      	beq.n	8002592 <HAL_TIM_Base_Start_IT+0x76>
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	4a1e      	ldr	r2, [pc, #120]	; (80025e8 <HAL_TIM_Base_Start_IT+0xcc>)
 8002570:	4293      	cmp	r3, r2
 8002572:	d00e      	beq.n	8002592 <HAL_TIM_Base_Start_IT+0x76>
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	4a1c      	ldr	r2, [pc, #112]	; (80025ec <HAL_TIM_Base_Start_IT+0xd0>)
 800257a:	4293      	cmp	r3, r2
 800257c:	d009      	beq.n	8002592 <HAL_TIM_Base_Start_IT+0x76>
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	4a1b      	ldr	r2, [pc, #108]	; (80025f0 <HAL_TIM_Base_Start_IT+0xd4>)
 8002584:	4293      	cmp	r3, r2
 8002586:	d004      	beq.n	8002592 <HAL_TIM_Base_Start_IT+0x76>
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	4a19      	ldr	r2, [pc, #100]	; (80025f4 <HAL_TIM_Base_Start_IT+0xd8>)
 800258e:	4293      	cmp	r3, r2
 8002590:	d115      	bne.n	80025be <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	689a      	ldr	r2, [r3, #8]
 8002598:	4b17      	ldr	r3, [pc, #92]	; (80025f8 <HAL_TIM_Base_Start_IT+0xdc>)
 800259a:	4013      	ands	r3, r2
 800259c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800259e:	68fb      	ldr	r3, [r7, #12]
 80025a0:	2b06      	cmp	r3, #6
 80025a2:	d015      	beq.n	80025d0 <HAL_TIM_Base_Start_IT+0xb4>
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80025aa:	d011      	beq.n	80025d0 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	681a      	ldr	r2, [r3, #0]
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	f042 0201 	orr.w	r2, r2, #1
 80025ba:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80025bc:	e008      	b.n	80025d0 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	681a      	ldr	r2, [r3, #0]
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	f042 0201 	orr.w	r2, r2, #1
 80025cc:	601a      	str	r2, [r3, #0]
 80025ce:	e000      	b.n	80025d2 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80025d0:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80025d2:	2300      	movs	r3, #0
}
 80025d4:	4618      	mov	r0, r3
 80025d6:	3714      	adds	r7, #20
 80025d8:	46bd      	mov	sp, r7
 80025da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025de:	4770      	bx	lr
 80025e0:	40012c00 	.word	0x40012c00
 80025e4:	40000400 	.word	0x40000400
 80025e8:	40000800 	.word	0x40000800
 80025ec:	40013400 	.word	0x40013400
 80025f0:	40014000 	.word	0x40014000
 80025f4:	40015000 	.word	0x40015000
 80025f8:	00010007 	.word	0x00010007

080025fc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80025fc:	b580      	push	{r7, lr}
 80025fe:	b082      	sub	sp, #8
 8002600:	af00      	add	r7, sp, #0
 8002602:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	691b      	ldr	r3, [r3, #16]
 800260a:	f003 0302 	and.w	r3, r3, #2
 800260e:	2b02      	cmp	r3, #2
 8002610:	d122      	bne.n	8002658 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	68db      	ldr	r3, [r3, #12]
 8002618:	f003 0302 	and.w	r3, r3, #2
 800261c:	2b02      	cmp	r3, #2
 800261e:	d11b      	bne.n	8002658 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	f06f 0202 	mvn.w	r2, #2
 8002628:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	2201      	movs	r2, #1
 800262e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	699b      	ldr	r3, [r3, #24]
 8002636:	f003 0303 	and.w	r3, r3, #3
 800263a:	2b00      	cmp	r3, #0
 800263c:	d003      	beq.n	8002646 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800263e:	6878      	ldr	r0, [r7, #4]
 8002640:	f000 f905 	bl	800284e <HAL_TIM_IC_CaptureCallback>
 8002644:	e005      	b.n	8002652 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002646:	6878      	ldr	r0, [r7, #4]
 8002648:	f000 f8f7 	bl	800283a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800264c:	6878      	ldr	r0, [r7, #4]
 800264e:	f000 f908 	bl	8002862 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	2200      	movs	r2, #0
 8002656:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	691b      	ldr	r3, [r3, #16]
 800265e:	f003 0304 	and.w	r3, r3, #4
 8002662:	2b04      	cmp	r3, #4
 8002664:	d122      	bne.n	80026ac <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	68db      	ldr	r3, [r3, #12]
 800266c:	f003 0304 	and.w	r3, r3, #4
 8002670:	2b04      	cmp	r3, #4
 8002672:	d11b      	bne.n	80026ac <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	f06f 0204 	mvn.w	r2, #4
 800267c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	2202      	movs	r2, #2
 8002682:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	699b      	ldr	r3, [r3, #24]
 800268a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800268e:	2b00      	cmp	r3, #0
 8002690:	d003      	beq.n	800269a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002692:	6878      	ldr	r0, [r7, #4]
 8002694:	f000 f8db 	bl	800284e <HAL_TIM_IC_CaptureCallback>
 8002698:	e005      	b.n	80026a6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800269a:	6878      	ldr	r0, [r7, #4]
 800269c:	f000 f8cd 	bl	800283a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80026a0:	6878      	ldr	r0, [r7, #4]
 80026a2:	f000 f8de 	bl	8002862 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	2200      	movs	r2, #0
 80026aa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	691b      	ldr	r3, [r3, #16]
 80026b2:	f003 0308 	and.w	r3, r3, #8
 80026b6:	2b08      	cmp	r3, #8
 80026b8:	d122      	bne.n	8002700 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	68db      	ldr	r3, [r3, #12]
 80026c0:	f003 0308 	and.w	r3, r3, #8
 80026c4:	2b08      	cmp	r3, #8
 80026c6:	d11b      	bne.n	8002700 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	f06f 0208 	mvn.w	r2, #8
 80026d0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	2204      	movs	r2, #4
 80026d6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	69db      	ldr	r3, [r3, #28]
 80026de:	f003 0303 	and.w	r3, r3, #3
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d003      	beq.n	80026ee <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80026e6:	6878      	ldr	r0, [r7, #4]
 80026e8:	f000 f8b1 	bl	800284e <HAL_TIM_IC_CaptureCallback>
 80026ec:	e005      	b.n	80026fa <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80026ee:	6878      	ldr	r0, [r7, #4]
 80026f0:	f000 f8a3 	bl	800283a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80026f4:	6878      	ldr	r0, [r7, #4]
 80026f6:	f000 f8b4 	bl	8002862 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	2200      	movs	r2, #0
 80026fe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	691b      	ldr	r3, [r3, #16]
 8002706:	f003 0310 	and.w	r3, r3, #16
 800270a:	2b10      	cmp	r3, #16
 800270c:	d122      	bne.n	8002754 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	68db      	ldr	r3, [r3, #12]
 8002714:	f003 0310 	and.w	r3, r3, #16
 8002718:	2b10      	cmp	r3, #16
 800271a:	d11b      	bne.n	8002754 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	f06f 0210 	mvn.w	r2, #16
 8002724:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	2208      	movs	r2, #8
 800272a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	69db      	ldr	r3, [r3, #28]
 8002732:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002736:	2b00      	cmp	r3, #0
 8002738:	d003      	beq.n	8002742 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800273a:	6878      	ldr	r0, [r7, #4]
 800273c:	f000 f887 	bl	800284e <HAL_TIM_IC_CaptureCallback>
 8002740:	e005      	b.n	800274e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002742:	6878      	ldr	r0, [r7, #4]
 8002744:	f000 f879 	bl	800283a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002748:	6878      	ldr	r0, [r7, #4]
 800274a:	f000 f88a 	bl	8002862 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	2200      	movs	r2, #0
 8002752:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	691b      	ldr	r3, [r3, #16]
 800275a:	f003 0301 	and.w	r3, r3, #1
 800275e:	2b01      	cmp	r3, #1
 8002760:	d10e      	bne.n	8002780 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	68db      	ldr	r3, [r3, #12]
 8002768:	f003 0301 	and.w	r3, r3, #1
 800276c:	2b01      	cmp	r3, #1
 800276e:	d107      	bne.n	8002780 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	f06f 0201 	mvn.w	r2, #1
 8002778:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800277a:	6878      	ldr	r0, [r7, #4]
 800277c:	f7fd fee2 	bl	8000544 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	691b      	ldr	r3, [r3, #16]
 8002786:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800278a:	2b80      	cmp	r3, #128	; 0x80
 800278c:	d10e      	bne.n	80027ac <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	68db      	ldr	r3, [r3, #12]
 8002794:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002798:	2b80      	cmp	r3, #128	; 0x80
 800279a:	d107      	bne.n	80027ac <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80027a4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80027a6:	6878      	ldr	r0, [r7, #4]
 80027a8:	f000 f918 	bl	80029dc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#if defined(TIM_BDTR_BK2E)
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	691b      	ldr	r3, [r3, #16]
 80027b2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80027b6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80027ba:	d10e      	bne.n	80027da <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	68db      	ldr	r3, [r3, #12]
 80027c2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80027c6:	2b80      	cmp	r3, #128	; 0x80
 80027c8:	d107      	bne.n	80027da <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80027d2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80027d4:	6878      	ldr	r0, [r7, #4]
 80027d6:	f000 f90b 	bl	80029f0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#endif /* TIM_BDTR_BK2E */
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	691b      	ldr	r3, [r3, #16]
 80027e0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80027e4:	2b40      	cmp	r3, #64	; 0x40
 80027e6:	d10e      	bne.n	8002806 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	68db      	ldr	r3, [r3, #12]
 80027ee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80027f2:	2b40      	cmp	r3, #64	; 0x40
 80027f4:	d107      	bne.n	8002806 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80027fe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002800:	6878      	ldr	r0, [r7, #4]
 8002802:	f000 f838 	bl	8002876 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	691b      	ldr	r3, [r3, #16]
 800280c:	f003 0320 	and.w	r3, r3, #32
 8002810:	2b20      	cmp	r3, #32
 8002812:	d10e      	bne.n	8002832 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	68db      	ldr	r3, [r3, #12]
 800281a:	f003 0320 	and.w	r3, r3, #32
 800281e:	2b20      	cmp	r3, #32
 8002820:	d107      	bne.n	8002832 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	f06f 0220 	mvn.w	r2, #32
 800282a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800282c:	6878      	ldr	r0, [r7, #4]
 800282e:	f000 f8cb 	bl	80029c8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002832:	bf00      	nop
 8002834:	3708      	adds	r7, #8
 8002836:	46bd      	mov	sp, r7
 8002838:	bd80      	pop	{r7, pc}

0800283a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800283a:	b480      	push	{r7}
 800283c:	b083      	sub	sp, #12
 800283e:	af00      	add	r7, sp, #0
 8002840:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002842:	bf00      	nop
 8002844:	370c      	adds	r7, #12
 8002846:	46bd      	mov	sp, r7
 8002848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800284c:	4770      	bx	lr

0800284e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800284e:	b480      	push	{r7}
 8002850:	b083      	sub	sp, #12
 8002852:	af00      	add	r7, sp, #0
 8002854:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002856:	bf00      	nop
 8002858:	370c      	adds	r7, #12
 800285a:	46bd      	mov	sp, r7
 800285c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002860:	4770      	bx	lr

08002862 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002862:	b480      	push	{r7}
 8002864:	b083      	sub	sp, #12
 8002866:	af00      	add	r7, sp, #0
 8002868:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800286a:	bf00      	nop
 800286c:	370c      	adds	r7, #12
 800286e:	46bd      	mov	sp, r7
 8002870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002874:	4770      	bx	lr

08002876 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002876:	b480      	push	{r7}
 8002878:	b083      	sub	sp, #12
 800287a:	af00      	add	r7, sp, #0
 800287c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800287e:	bf00      	nop
 8002880:	370c      	adds	r7, #12
 8002882:	46bd      	mov	sp, r7
 8002884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002888:	4770      	bx	lr
	...

0800288c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800288c:	b480      	push	{r7}
 800288e:	b085      	sub	sp, #20
 8002890:	af00      	add	r7, sp, #0
 8002892:	6078      	str	r0, [r7, #4]
 8002894:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	4a42      	ldr	r2, [pc, #264]	; (80029a8 <TIM_Base_SetConfig+0x11c>)
 80028a0:	4293      	cmp	r3, r2
 80028a2:	d013      	beq.n	80028cc <TIM_Base_SetConfig+0x40>
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80028aa:	d00f      	beq.n	80028cc <TIM_Base_SetConfig+0x40>
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	4a3f      	ldr	r2, [pc, #252]	; (80029ac <TIM_Base_SetConfig+0x120>)
 80028b0:	4293      	cmp	r3, r2
 80028b2:	d00b      	beq.n	80028cc <TIM_Base_SetConfig+0x40>
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	4a3e      	ldr	r2, [pc, #248]	; (80029b0 <TIM_Base_SetConfig+0x124>)
 80028b8:	4293      	cmp	r3, r2
 80028ba:	d007      	beq.n	80028cc <TIM_Base_SetConfig+0x40>
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	4a3d      	ldr	r2, [pc, #244]	; (80029b4 <TIM_Base_SetConfig+0x128>)
 80028c0:	4293      	cmp	r3, r2
 80028c2:	d003      	beq.n	80028cc <TIM_Base_SetConfig+0x40>
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	4a3c      	ldr	r2, [pc, #240]	; (80029b8 <TIM_Base_SetConfig+0x12c>)
 80028c8:	4293      	cmp	r3, r2
 80028ca:	d108      	bne.n	80028de <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80028d2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80028d4:	683b      	ldr	r3, [r7, #0]
 80028d6:	685b      	ldr	r3, [r3, #4]
 80028d8:	68fa      	ldr	r2, [r7, #12]
 80028da:	4313      	orrs	r3, r2
 80028dc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	4a31      	ldr	r2, [pc, #196]	; (80029a8 <TIM_Base_SetConfig+0x11c>)
 80028e2:	4293      	cmp	r3, r2
 80028e4:	d01f      	beq.n	8002926 <TIM_Base_SetConfig+0x9a>
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80028ec:	d01b      	beq.n	8002926 <TIM_Base_SetConfig+0x9a>
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	4a2e      	ldr	r2, [pc, #184]	; (80029ac <TIM_Base_SetConfig+0x120>)
 80028f2:	4293      	cmp	r3, r2
 80028f4:	d017      	beq.n	8002926 <TIM_Base_SetConfig+0x9a>
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	4a2d      	ldr	r2, [pc, #180]	; (80029b0 <TIM_Base_SetConfig+0x124>)
 80028fa:	4293      	cmp	r3, r2
 80028fc:	d013      	beq.n	8002926 <TIM_Base_SetConfig+0x9a>
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	4a2c      	ldr	r2, [pc, #176]	; (80029b4 <TIM_Base_SetConfig+0x128>)
 8002902:	4293      	cmp	r3, r2
 8002904:	d00f      	beq.n	8002926 <TIM_Base_SetConfig+0x9a>
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	4a2c      	ldr	r2, [pc, #176]	; (80029bc <TIM_Base_SetConfig+0x130>)
 800290a:	4293      	cmp	r3, r2
 800290c:	d00b      	beq.n	8002926 <TIM_Base_SetConfig+0x9a>
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	4a2b      	ldr	r2, [pc, #172]	; (80029c0 <TIM_Base_SetConfig+0x134>)
 8002912:	4293      	cmp	r3, r2
 8002914:	d007      	beq.n	8002926 <TIM_Base_SetConfig+0x9a>
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	4a2a      	ldr	r2, [pc, #168]	; (80029c4 <TIM_Base_SetConfig+0x138>)
 800291a:	4293      	cmp	r3, r2
 800291c:	d003      	beq.n	8002926 <TIM_Base_SetConfig+0x9a>
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	4a25      	ldr	r2, [pc, #148]	; (80029b8 <TIM_Base_SetConfig+0x12c>)
 8002922:	4293      	cmp	r3, r2
 8002924:	d108      	bne.n	8002938 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800292c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800292e:	683b      	ldr	r3, [r7, #0]
 8002930:	68db      	ldr	r3, [r3, #12]
 8002932:	68fa      	ldr	r2, [r7, #12]
 8002934:	4313      	orrs	r3, r2
 8002936:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800293e:	683b      	ldr	r3, [r7, #0]
 8002940:	695b      	ldr	r3, [r3, #20]
 8002942:	4313      	orrs	r3, r2
 8002944:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	68fa      	ldr	r2, [r7, #12]
 800294a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800294c:	683b      	ldr	r3, [r7, #0]
 800294e:	689a      	ldr	r2, [r3, #8]
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002954:	683b      	ldr	r3, [r7, #0]
 8002956:	681a      	ldr	r2, [r3, #0]
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	4a12      	ldr	r2, [pc, #72]	; (80029a8 <TIM_Base_SetConfig+0x11c>)
 8002960:	4293      	cmp	r3, r2
 8002962:	d013      	beq.n	800298c <TIM_Base_SetConfig+0x100>
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	4a13      	ldr	r2, [pc, #76]	; (80029b4 <TIM_Base_SetConfig+0x128>)
 8002968:	4293      	cmp	r3, r2
 800296a:	d00f      	beq.n	800298c <TIM_Base_SetConfig+0x100>
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	4a13      	ldr	r2, [pc, #76]	; (80029bc <TIM_Base_SetConfig+0x130>)
 8002970:	4293      	cmp	r3, r2
 8002972:	d00b      	beq.n	800298c <TIM_Base_SetConfig+0x100>
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	4a12      	ldr	r2, [pc, #72]	; (80029c0 <TIM_Base_SetConfig+0x134>)
 8002978:	4293      	cmp	r3, r2
 800297a:	d007      	beq.n	800298c <TIM_Base_SetConfig+0x100>
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	4a11      	ldr	r2, [pc, #68]	; (80029c4 <TIM_Base_SetConfig+0x138>)
 8002980:	4293      	cmp	r3, r2
 8002982:	d003      	beq.n	800298c <TIM_Base_SetConfig+0x100>
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	4a0c      	ldr	r2, [pc, #48]	; (80029b8 <TIM_Base_SetConfig+0x12c>)
 8002988:	4293      	cmp	r3, r2
 800298a:	d103      	bne.n	8002994 <TIM_Base_SetConfig+0x108>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800298c:	683b      	ldr	r3, [r7, #0]
 800298e:	691a      	ldr	r2, [r3, #16]
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	2201      	movs	r2, #1
 8002998:	615a      	str	r2, [r3, #20]
}
 800299a:	bf00      	nop
 800299c:	3714      	adds	r7, #20
 800299e:	46bd      	mov	sp, r7
 80029a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029a4:	4770      	bx	lr
 80029a6:	bf00      	nop
 80029a8:	40012c00 	.word	0x40012c00
 80029ac:	40000400 	.word	0x40000400
 80029b0:	40000800 	.word	0x40000800
 80029b4:	40013400 	.word	0x40013400
 80029b8:	40015000 	.word	0x40015000
 80029bc:	40014000 	.word	0x40014000
 80029c0:	40014400 	.word	0x40014400
 80029c4:	40014800 	.word	0x40014800

080029c8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80029c8:	b480      	push	{r7}
 80029ca:	b083      	sub	sp, #12
 80029cc:	af00      	add	r7, sp, #0
 80029ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80029d0:	bf00      	nop
 80029d2:	370c      	adds	r7, #12
 80029d4:	46bd      	mov	sp, r7
 80029d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029da:	4770      	bx	lr

080029dc <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80029dc:	b480      	push	{r7}
 80029de:	b083      	sub	sp, #12
 80029e0:	af00      	add	r7, sp, #0
 80029e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80029e4:	bf00      	nop
 80029e6:	370c      	adds	r7, #12
 80029e8:	46bd      	mov	sp, r7
 80029ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ee:	4770      	bx	lr

080029f0 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80029f0:	b480      	push	{r7}
 80029f2:	b083      	sub	sp, #12
 80029f4:	af00      	add	r7, sp, #0
 80029f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80029f8:	bf00      	nop
 80029fa:	370c      	adds	r7, #12
 80029fc:	46bd      	mov	sp, r7
 80029fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a02:	4770      	bx	lr

08002a04 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002a04:	b580      	push	{r7, lr}
 8002a06:	b082      	sub	sp, #8
 8002a08:	af00      	add	r7, sp, #0
 8002a0a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d101      	bne.n	8002a16 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002a12:	2301      	movs	r3, #1
 8002a14:	e040      	b.n	8002a98 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d106      	bne.n	8002a2c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	2200      	movs	r2, #0
 8002a22:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002a26:	6878      	ldr	r0, [r7, #4]
 8002a28:	f7fd fdca 	bl	80005c0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	2224      	movs	r2, #36	; 0x24
 8002a30:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	681a      	ldr	r2, [r3, #0]
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	f022 0201 	bic.w	r2, r2, #1
 8002a40:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002a42:	6878      	ldr	r0, [r7, #4]
 8002a44:	f000 f8c0 	bl	8002bc8 <UART_SetConfig>
 8002a48:	4603      	mov	r3, r0
 8002a4a:	2b01      	cmp	r3, #1
 8002a4c:	d101      	bne.n	8002a52 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8002a4e:	2301      	movs	r3, #1
 8002a50:	e022      	b.n	8002a98 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d002      	beq.n	8002a60 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8002a5a:	6878      	ldr	r0, [r7, #4]
 8002a5c:	f000 fa88 	bl	8002f70 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	685a      	ldr	r2, [r3, #4]
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002a6e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	689a      	ldr	r2, [r3, #8]
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002a7e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	681a      	ldr	r2, [r3, #0]
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	f042 0201 	orr.w	r2, r2, #1
 8002a8e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002a90:	6878      	ldr	r0, [r7, #4]
 8002a92:	f000 fb0f 	bl	80030b4 <UART_CheckIdleState>
 8002a96:	4603      	mov	r3, r0
}
 8002a98:	4618      	mov	r0, r3
 8002a9a:	3708      	adds	r7, #8
 8002a9c:	46bd      	mov	sp, r7
 8002a9e:	bd80      	pop	{r7, pc}

08002aa0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002aa0:	b580      	push	{r7, lr}
 8002aa2:	b08a      	sub	sp, #40	; 0x28
 8002aa4:	af02      	add	r7, sp, #8
 8002aa6:	60f8      	str	r0, [r7, #12]
 8002aa8:	60b9      	str	r1, [r7, #8]
 8002aaa:	603b      	str	r3, [r7, #0]
 8002aac:	4613      	mov	r3, r2
 8002aae:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002ab0:	68fb      	ldr	r3, [r7, #12]
 8002ab2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002ab4:	2b20      	cmp	r3, #32
 8002ab6:	f040 8082 	bne.w	8002bbe <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 8002aba:	68bb      	ldr	r3, [r7, #8]
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	d002      	beq.n	8002ac6 <HAL_UART_Transmit+0x26>
 8002ac0:	88fb      	ldrh	r3, [r7, #6]
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d101      	bne.n	8002aca <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8002ac6:	2301      	movs	r3, #1
 8002ac8:	e07a      	b.n	8002bc0 <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8002ad0:	2b01      	cmp	r3, #1
 8002ad2:	d101      	bne.n	8002ad8 <HAL_UART_Transmit+0x38>
 8002ad4:	2302      	movs	r3, #2
 8002ad6:	e073      	b.n	8002bc0 <HAL_UART_Transmit+0x120>
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	2201      	movs	r2, #1
 8002adc:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	2200      	movs	r2, #0
 8002ae4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002ae8:	68fb      	ldr	r3, [r7, #12]
 8002aea:	2221      	movs	r2, #33	; 0x21
 8002aec:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002aee:	f7fd fe87 	bl	8000800 <HAL_GetTick>
 8002af2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	88fa      	ldrh	r2, [r7, #6]
 8002af8:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8002afc:	68fb      	ldr	r3, [r7, #12]
 8002afe:	88fa      	ldrh	r2, [r7, #6]
 8002b00:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002b04:	68fb      	ldr	r3, [r7, #12]
 8002b06:	689b      	ldr	r3, [r3, #8]
 8002b08:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002b0c:	d108      	bne.n	8002b20 <HAL_UART_Transmit+0x80>
 8002b0e:	68fb      	ldr	r3, [r7, #12]
 8002b10:	691b      	ldr	r3, [r3, #16]
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d104      	bne.n	8002b20 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 8002b16:	2300      	movs	r3, #0
 8002b18:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8002b1a:	68bb      	ldr	r3, [r7, #8]
 8002b1c:	61bb      	str	r3, [r7, #24]
 8002b1e:	e003      	b.n	8002b28 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 8002b20:	68bb      	ldr	r3, [r7, #8]
 8002b22:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002b24:	2300      	movs	r3, #0
 8002b26:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8002b28:	68fb      	ldr	r3, [r7, #12]
 8002b2a:	2200      	movs	r2, #0
 8002b2c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 8002b30:	e02d      	b.n	8002b8e <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002b32:	683b      	ldr	r3, [r7, #0]
 8002b34:	9300      	str	r3, [sp, #0]
 8002b36:	697b      	ldr	r3, [r7, #20]
 8002b38:	2200      	movs	r2, #0
 8002b3a:	2180      	movs	r1, #128	; 0x80
 8002b3c:	68f8      	ldr	r0, [r7, #12]
 8002b3e:	f000 fb02 	bl	8003146 <UART_WaitOnFlagUntilTimeout>
 8002b42:	4603      	mov	r3, r0
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	d001      	beq.n	8002b4c <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8002b48:	2303      	movs	r3, #3
 8002b4a:	e039      	b.n	8002bc0 <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 8002b4c:	69fb      	ldr	r3, [r7, #28]
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d10b      	bne.n	8002b6a <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002b52:	69bb      	ldr	r3, [r7, #24]
 8002b54:	881a      	ldrh	r2, [r3, #0]
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002b5e:	b292      	uxth	r2, r2
 8002b60:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8002b62:	69bb      	ldr	r3, [r7, #24]
 8002b64:	3302      	adds	r3, #2
 8002b66:	61bb      	str	r3, [r7, #24]
 8002b68:	e008      	b.n	8002b7c <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8002b6a:	69fb      	ldr	r3, [r7, #28]
 8002b6c:	781a      	ldrb	r2, [r3, #0]
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	b292      	uxth	r2, r2
 8002b74:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8002b76:	69fb      	ldr	r3, [r7, #28]
 8002b78:	3301      	adds	r3, #1
 8002b7a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8002b82:	b29b      	uxth	r3, r3
 8002b84:	3b01      	subs	r3, #1
 8002b86:	b29a      	uxth	r2, r3
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8002b8e:	68fb      	ldr	r3, [r7, #12]
 8002b90:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8002b94:	b29b      	uxth	r3, r3
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d1cb      	bne.n	8002b32 <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002b9a:	683b      	ldr	r3, [r7, #0]
 8002b9c:	9300      	str	r3, [sp, #0]
 8002b9e:	697b      	ldr	r3, [r7, #20]
 8002ba0:	2200      	movs	r2, #0
 8002ba2:	2140      	movs	r1, #64	; 0x40
 8002ba4:	68f8      	ldr	r0, [r7, #12]
 8002ba6:	f000 face 	bl	8003146 <UART_WaitOnFlagUntilTimeout>
 8002baa:	4603      	mov	r3, r0
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	d001      	beq.n	8002bb4 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8002bb0:	2303      	movs	r3, #3
 8002bb2:	e005      	b.n	8002bc0 <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	2220      	movs	r2, #32
 8002bb8:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8002bba:	2300      	movs	r3, #0
 8002bbc:	e000      	b.n	8002bc0 <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 8002bbe:	2302      	movs	r3, #2
  }
}
 8002bc0:	4618      	mov	r0, r3
 8002bc2:	3720      	adds	r7, #32
 8002bc4:	46bd      	mov	sp, r7
 8002bc6:	bd80      	pop	{r7, pc}

08002bc8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002bc8:	b580      	push	{r7, lr}
 8002bca:	b088      	sub	sp, #32
 8002bcc:	af00      	add	r7, sp, #0
 8002bce:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002bd0:	2300      	movs	r3, #0
 8002bd2:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	689a      	ldr	r2, [r3, #8]
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	691b      	ldr	r3, [r3, #16]
 8002bdc:	431a      	orrs	r2, r3
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	695b      	ldr	r3, [r3, #20]
 8002be2:	431a      	orrs	r2, r3
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	69db      	ldr	r3, [r3, #28]
 8002be8:	4313      	orrs	r3, r2
 8002bea:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	681a      	ldr	r2, [r3, #0]
 8002bf2:	4baa      	ldr	r3, [pc, #680]	; (8002e9c <UART_SetConfig+0x2d4>)
 8002bf4:	4013      	ands	r3, r2
 8002bf6:	687a      	ldr	r2, [r7, #4]
 8002bf8:	6812      	ldr	r2, [r2, #0]
 8002bfa:	6979      	ldr	r1, [r7, #20]
 8002bfc:	430b      	orrs	r3, r1
 8002bfe:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	685b      	ldr	r3, [r3, #4]
 8002c06:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	68da      	ldr	r2, [r3, #12]
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	430a      	orrs	r2, r1
 8002c14:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	699b      	ldr	r3, [r3, #24]
 8002c1a:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	6a1b      	ldr	r3, [r3, #32]
 8002c20:	697a      	ldr	r2, [r7, #20]
 8002c22:	4313      	orrs	r3, r2
 8002c24:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	689b      	ldr	r3, [r3, #8]
 8002c2c:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	697a      	ldr	r2, [r7, #20]
 8002c36:	430a      	orrs	r2, r1
 8002c38:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	4a98      	ldr	r2, [pc, #608]	; (8002ea0 <UART_SetConfig+0x2d8>)
 8002c40:	4293      	cmp	r3, r2
 8002c42:	d121      	bne.n	8002c88 <UART_SetConfig+0xc0>
 8002c44:	4b97      	ldr	r3, [pc, #604]	; (8002ea4 <UART_SetConfig+0x2dc>)
 8002c46:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c48:	f003 0303 	and.w	r3, r3, #3
 8002c4c:	2b03      	cmp	r3, #3
 8002c4e:	d817      	bhi.n	8002c80 <UART_SetConfig+0xb8>
 8002c50:	a201      	add	r2, pc, #4	; (adr r2, 8002c58 <UART_SetConfig+0x90>)
 8002c52:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c56:	bf00      	nop
 8002c58:	08002c69 	.word	0x08002c69
 8002c5c:	08002c75 	.word	0x08002c75
 8002c60:	08002c7b 	.word	0x08002c7b
 8002c64:	08002c6f 	.word	0x08002c6f
 8002c68:	2301      	movs	r3, #1
 8002c6a:	77fb      	strb	r3, [r7, #31]
 8002c6c:	e0b2      	b.n	8002dd4 <UART_SetConfig+0x20c>
 8002c6e:	2302      	movs	r3, #2
 8002c70:	77fb      	strb	r3, [r7, #31]
 8002c72:	e0af      	b.n	8002dd4 <UART_SetConfig+0x20c>
 8002c74:	2304      	movs	r3, #4
 8002c76:	77fb      	strb	r3, [r7, #31]
 8002c78:	e0ac      	b.n	8002dd4 <UART_SetConfig+0x20c>
 8002c7a:	2308      	movs	r3, #8
 8002c7c:	77fb      	strb	r3, [r7, #31]
 8002c7e:	e0a9      	b.n	8002dd4 <UART_SetConfig+0x20c>
 8002c80:	2310      	movs	r3, #16
 8002c82:	77fb      	strb	r3, [r7, #31]
 8002c84:	bf00      	nop
 8002c86:	e0a5      	b.n	8002dd4 <UART_SetConfig+0x20c>
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	4a86      	ldr	r2, [pc, #536]	; (8002ea8 <UART_SetConfig+0x2e0>)
 8002c8e:	4293      	cmp	r3, r2
 8002c90:	d123      	bne.n	8002cda <UART_SetConfig+0x112>
 8002c92:	4b84      	ldr	r3, [pc, #528]	; (8002ea4 <UART_SetConfig+0x2dc>)
 8002c94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c96:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002c9a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002c9e:	d012      	beq.n	8002cc6 <UART_SetConfig+0xfe>
 8002ca0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002ca4:	d802      	bhi.n	8002cac <UART_SetConfig+0xe4>
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d007      	beq.n	8002cba <UART_SetConfig+0xf2>
 8002caa:	e012      	b.n	8002cd2 <UART_SetConfig+0x10a>
 8002cac:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002cb0:	d00c      	beq.n	8002ccc <UART_SetConfig+0x104>
 8002cb2:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8002cb6:	d003      	beq.n	8002cc0 <UART_SetConfig+0xf8>
 8002cb8:	e00b      	b.n	8002cd2 <UART_SetConfig+0x10a>
 8002cba:	2300      	movs	r3, #0
 8002cbc:	77fb      	strb	r3, [r7, #31]
 8002cbe:	e089      	b.n	8002dd4 <UART_SetConfig+0x20c>
 8002cc0:	2302      	movs	r3, #2
 8002cc2:	77fb      	strb	r3, [r7, #31]
 8002cc4:	e086      	b.n	8002dd4 <UART_SetConfig+0x20c>
 8002cc6:	2304      	movs	r3, #4
 8002cc8:	77fb      	strb	r3, [r7, #31]
 8002cca:	e083      	b.n	8002dd4 <UART_SetConfig+0x20c>
 8002ccc:	2308      	movs	r3, #8
 8002cce:	77fb      	strb	r3, [r7, #31]
 8002cd0:	e080      	b.n	8002dd4 <UART_SetConfig+0x20c>
 8002cd2:	2310      	movs	r3, #16
 8002cd4:	77fb      	strb	r3, [r7, #31]
 8002cd6:	bf00      	nop
 8002cd8:	e07c      	b.n	8002dd4 <UART_SetConfig+0x20c>
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	4a73      	ldr	r2, [pc, #460]	; (8002eac <UART_SetConfig+0x2e4>)
 8002ce0:	4293      	cmp	r3, r2
 8002ce2:	d123      	bne.n	8002d2c <UART_SetConfig+0x164>
 8002ce4:	4b6f      	ldr	r3, [pc, #444]	; (8002ea4 <UART_SetConfig+0x2dc>)
 8002ce6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ce8:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8002cec:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8002cf0:	d012      	beq.n	8002d18 <UART_SetConfig+0x150>
 8002cf2:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8002cf6:	d802      	bhi.n	8002cfe <UART_SetConfig+0x136>
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d007      	beq.n	8002d0c <UART_SetConfig+0x144>
 8002cfc:	e012      	b.n	8002d24 <UART_SetConfig+0x15c>
 8002cfe:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8002d02:	d00c      	beq.n	8002d1e <UART_SetConfig+0x156>
 8002d04:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8002d08:	d003      	beq.n	8002d12 <UART_SetConfig+0x14a>
 8002d0a:	e00b      	b.n	8002d24 <UART_SetConfig+0x15c>
 8002d0c:	2300      	movs	r3, #0
 8002d0e:	77fb      	strb	r3, [r7, #31]
 8002d10:	e060      	b.n	8002dd4 <UART_SetConfig+0x20c>
 8002d12:	2302      	movs	r3, #2
 8002d14:	77fb      	strb	r3, [r7, #31]
 8002d16:	e05d      	b.n	8002dd4 <UART_SetConfig+0x20c>
 8002d18:	2304      	movs	r3, #4
 8002d1a:	77fb      	strb	r3, [r7, #31]
 8002d1c:	e05a      	b.n	8002dd4 <UART_SetConfig+0x20c>
 8002d1e:	2308      	movs	r3, #8
 8002d20:	77fb      	strb	r3, [r7, #31]
 8002d22:	e057      	b.n	8002dd4 <UART_SetConfig+0x20c>
 8002d24:	2310      	movs	r3, #16
 8002d26:	77fb      	strb	r3, [r7, #31]
 8002d28:	bf00      	nop
 8002d2a:	e053      	b.n	8002dd4 <UART_SetConfig+0x20c>
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	4a5f      	ldr	r2, [pc, #380]	; (8002eb0 <UART_SetConfig+0x2e8>)
 8002d32:	4293      	cmp	r3, r2
 8002d34:	d123      	bne.n	8002d7e <UART_SetConfig+0x1b6>
 8002d36:	4b5b      	ldr	r3, [pc, #364]	; (8002ea4 <UART_SetConfig+0x2dc>)
 8002d38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d3a:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8002d3e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002d42:	d012      	beq.n	8002d6a <UART_SetConfig+0x1a2>
 8002d44:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002d48:	d802      	bhi.n	8002d50 <UART_SetConfig+0x188>
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d007      	beq.n	8002d5e <UART_SetConfig+0x196>
 8002d4e:	e012      	b.n	8002d76 <UART_SetConfig+0x1ae>
 8002d50:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8002d54:	d00c      	beq.n	8002d70 <UART_SetConfig+0x1a8>
 8002d56:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8002d5a:	d003      	beq.n	8002d64 <UART_SetConfig+0x19c>
 8002d5c:	e00b      	b.n	8002d76 <UART_SetConfig+0x1ae>
 8002d5e:	2300      	movs	r3, #0
 8002d60:	77fb      	strb	r3, [r7, #31]
 8002d62:	e037      	b.n	8002dd4 <UART_SetConfig+0x20c>
 8002d64:	2302      	movs	r3, #2
 8002d66:	77fb      	strb	r3, [r7, #31]
 8002d68:	e034      	b.n	8002dd4 <UART_SetConfig+0x20c>
 8002d6a:	2304      	movs	r3, #4
 8002d6c:	77fb      	strb	r3, [r7, #31]
 8002d6e:	e031      	b.n	8002dd4 <UART_SetConfig+0x20c>
 8002d70:	2308      	movs	r3, #8
 8002d72:	77fb      	strb	r3, [r7, #31]
 8002d74:	e02e      	b.n	8002dd4 <UART_SetConfig+0x20c>
 8002d76:	2310      	movs	r3, #16
 8002d78:	77fb      	strb	r3, [r7, #31]
 8002d7a:	bf00      	nop
 8002d7c:	e02a      	b.n	8002dd4 <UART_SetConfig+0x20c>
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	4a4c      	ldr	r2, [pc, #304]	; (8002eb4 <UART_SetConfig+0x2ec>)
 8002d84:	4293      	cmp	r3, r2
 8002d86:	d123      	bne.n	8002dd0 <UART_SetConfig+0x208>
 8002d88:	4b46      	ldr	r3, [pc, #280]	; (8002ea4 <UART_SetConfig+0x2dc>)
 8002d8a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d8c:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 8002d90:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002d94:	d012      	beq.n	8002dbc <UART_SetConfig+0x1f4>
 8002d96:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002d9a:	d802      	bhi.n	8002da2 <UART_SetConfig+0x1da>
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	d007      	beq.n	8002db0 <UART_SetConfig+0x1e8>
 8002da0:	e012      	b.n	8002dc8 <UART_SetConfig+0x200>
 8002da2:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8002da6:	d00c      	beq.n	8002dc2 <UART_SetConfig+0x1fa>
 8002da8:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8002dac:	d003      	beq.n	8002db6 <UART_SetConfig+0x1ee>
 8002dae:	e00b      	b.n	8002dc8 <UART_SetConfig+0x200>
 8002db0:	2300      	movs	r3, #0
 8002db2:	77fb      	strb	r3, [r7, #31]
 8002db4:	e00e      	b.n	8002dd4 <UART_SetConfig+0x20c>
 8002db6:	2302      	movs	r3, #2
 8002db8:	77fb      	strb	r3, [r7, #31]
 8002dba:	e00b      	b.n	8002dd4 <UART_SetConfig+0x20c>
 8002dbc:	2304      	movs	r3, #4
 8002dbe:	77fb      	strb	r3, [r7, #31]
 8002dc0:	e008      	b.n	8002dd4 <UART_SetConfig+0x20c>
 8002dc2:	2308      	movs	r3, #8
 8002dc4:	77fb      	strb	r3, [r7, #31]
 8002dc6:	e005      	b.n	8002dd4 <UART_SetConfig+0x20c>
 8002dc8:	2310      	movs	r3, #16
 8002dca:	77fb      	strb	r3, [r7, #31]
 8002dcc:	bf00      	nop
 8002dce:	e001      	b.n	8002dd4 <UART_SetConfig+0x20c>
 8002dd0:	2310      	movs	r3, #16
 8002dd2:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	69db      	ldr	r3, [r3, #28]
 8002dd8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002ddc:	d16e      	bne.n	8002ebc <UART_SetConfig+0x2f4>
  {
    switch (clocksource)
 8002dde:	7ffb      	ldrb	r3, [r7, #31]
 8002de0:	2b08      	cmp	r3, #8
 8002de2:	d828      	bhi.n	8002e36 <UART_SetConfig+0x26e>
 8002de4:	a201      	add	r2, pc, #4	; (adr r2, 8002dec <UART_SetConfig+0x224>)
 8002de6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002dea:	bf00      	nop
 8002dec:	08002e11 	.word	0x08002e11
 8002df0:	08002e19 	.word	0x08002e19
 8002df4:	08002e21 	.word	0x08002e21
 8002df8:	08002e37 	.word	0x08002e37
 8002dfc:	08002e27 	.word	0x08002e27
 8002e00:	08002e37 	.word	0x08002e37
 8002e04:	08002e37 	.word	0x08002e37
 8002e08:	08002e37 	.word	0x08002e37
 8002e0c:	08002e2f 	.word	0x08002e2f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002e10:	f7ff f88e 	bl	8001f30 <HAL_RCC_GetPCLK1Freq>
 8002e14:	61b8      	str	r0, [r7, #24]
        break;
 8002e16:	e013      	b.n	8002e40 <UART_SetConfig+0x278>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002e18:	f7ff f8ac 	bl	8001f74 <HAL_RCC_GetPCLK2Freq>
 8002e1c:	61b8      	str	r0, [r7, #24]
        break;
 8002e1e:	e00f      	b.n	8002e40 <UART_SetConfig+0x278>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002e20:	4b25      	ldr	r3, [pc, #148]	; (8002eb8 <UART_SetConfig+0x2f0>)
 8002e22:	61bb      	str	r3, [r7, #24]
        break;
 8002e24:	e00c      	b.n	8002e40 <UART_SetConfig+0x278>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002e26:	f7ff f80d 	bl	8001e44 <HAL_RCC_GetSysClockFreq>
 8002e2a:	61b8      	str	r0, [r7, #24]
        break;
 8002e2c:	e008      	b.n	8002e40 <UART_SetConfig+0x278>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002e2e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002e32:	61bb      	str	r3, [r7, #24]
        break;
 8002e34:	e004      	b.n	8002e40 <UART_SetConfig+0x278>
      default:
        pclk = 0U;
 8002e36:	2300      	movs	r3, #0
 8002e38:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8002e3a:	2301      	movs	r3, #1
 8002e3c:	77bb      	strb	r3, [r7, #30]
        break;
 8002e3e:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8002e40:	69bb      	ldr	r3, [r7, #24]
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	f000 8086 	beq.w	8002f54 <UART_SetConfig+0x38c>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8002e48:	69bb      	ldr	r3, [r7, #24]
 8002e4a:	005a      	lsls	r2, r3, #1
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	685b      	ldr	r3, [r3, #4]
 8002e50:	085b      	lsrs	r3, r3, #1
 8002e52:	441a      	add	r2, r3
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	685b      	ldr	r3, [r3, #4]
 8002e58:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e5c:	b29b      	uxth	r3, r3
 8002e5e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002e60:	693b      	ldr	r3, [r7, #16]
 8002e62:	2b0f      	cmp	r3, #15
 8002e64:	d916      	bls.n	8002e94 <UART_SetConfig+0x2cc>
 8002e66:	693b      	ldr	r3, [r7, #16]
 8002e68:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002e6c:	d212      	bcs.n	8002e94 <UART_SetConfig+0x2cc>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002e6e:	693b      	ldr	r3, [r7, #16]
 8002e70:	b29b      	uxth	r3, r3
 8002e72:	f023 030f 	bic.w	r3, r3, #15
 8002e76:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002e78:	693b      	ldr	r3, [r7, #16]
 8002e7a:	085b      	lsrs	r3, r3, #1
 8002e7c:	b29b      	uxth	r3, r3
 8002e7e:	f003 0307 	and.w	r3, r3, #7
 8002e82:	b29a      	uxth	r2, r3
 8002e84:	89fb      	ldrh	r3, [r7, #14]
 8002e86:	4313      	orrs	r3, r2
 8002e88:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	89fa      	ldrh	r2, [r7, #14]
 8002e90:	60da      	str	r2, [r3, #12]
 8002e92:	e05f      	b.n	8002f54 <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 8002e94:	2301      	movs	r3, #1
 8002e96:	77bb      	strb	r3, [r7, #30]
 8002e98:	e05c      	b.n	8002f54 <UART_SetConfig+0x38c>
 8002e9a:	bf00      	nop
 8002e9c:	efff69f3 	.word	0xefff69f3
 8002ea0:	40013800 	.word	0x40013800
 8002ea4:	40021000 	.word	0x40021000
 8002ea8:	40004400 	.word	0x40004400
 8002eac:	40004800 	.word	0x40004800
 8002eb0:	40004c00 	.word	0x40004c00
 8002eb4:	40005000 	.word	0x40005000
 8002eb8:	007a1200 	.word	0x007a1200
      }
    }
  }
  else
  {
    switch (clocksource)
 8002ebc:	7ffb      	ldrb	r3, [r7, #31]
 8002ebe:	2b08      	cmp	r3, #8
 8002ec0:	d827      	bhi.n	8002f12 <UART_SetConfig+0x34a>
 8002ec2:	a201      	add	r2, pc, #4	; (adr r2, 8002ec8 <UART_SetConfig+0x300>)
 8002ec4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ec8:	08002eed 	.word	0x08002eed
 8002ecc:	08002ef5 	.word	0x08002ef5
 8002ed0:	08002efd 	.word	0x08002efd
 8002ed4:	08002f13 	.word	0x08002f13
 8002ed8:	08002f03 	.word	0x08002f03
 8002edc:	08002f13 	.word	0x08002f13
 8002ee0:	08002f13 	.word	0x08002f13
 8002ee4:	08002f13 	.word	0x08002f13
 8002ee8:	08002f0b 	.word	0x08002f0b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002eec:	f7ff f820 	bl	8001f30 <HAL_RCC_GetPCLK1Freq>
 8002ef0:	61b8      	str	r0, [r7, #24]
        break;
 8002ef2:	e013      	b.n	8002f1c <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002ef4:	f7ff f83e 	bl	8001f74 <HAL_RCC_GetPCLK2Freq>
 8002ef8:	61b8      	str	r0, [r7, #24]
        break;
 8002efa:	e00f      	b.n	8002f1c <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002efc:	4b1b      	ldr	r3, [pc, #108]	; (8002f6c <UART_SetConfig+0x3a4>)
 8002efe:	61bb      	str	r3, [r7, #24]
        break;
 8002f00:	e00c      	b.n	8002f1c <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002f02:	f7fe ff9f 	bl	8001e44 <HAL_RCC_GetSysClockFreq>
 8002f06:	61b8      	str	r0, [r7, #24]
        break;
 8002f08:	e008      	b.n	8002f1c <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002f0a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002f0e:	61bb      	str	r3, [r7, #24]
        break;
 8002f10:	e004      	b.n	8002f1c <UART_SetConfig+0x354>
      default:
        pclk = 0U;
 8002f12:	2300      	movs	r3, #0
 8002f14:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8002f16:	2301      	movs	r3, #1
 8002f18:	77bb      	strb	r3, [r7, #30]
        break;
 8002f1a:	bf00      	nop
    }

    if (pclk != 0U)
 8002f1c:	69bb      	ldr	r3, [r7, #24]
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d018      	beq.n	8002f54 <UART_SetConfig+0x38c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	685b      	ldr	r3, [r3, #4]
 8002f26:	085a      	lsrs	r2, r3, #1
 8002f28:	69bb      	ldr	r3, [r7, #24]
 8002f2a:	441a      	add	r2, r3
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	685b      	ldr	r3, [r3, #4]
 8002f30:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f34:	b29b      	uxth	r3, r3
 8002f36:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002f38:	693b      	ldr	r3, [r7, #16]
 8002f3a:	2b0f      	cmp	r3, #15
 8002f3c:	d908      	bls.n	8002f50 <UART_SetConfig+0x388>
 8002f3e:	693b      	ldr	r3, [r7, #16]
 8002f40:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002f44:	d204      	bcs.n	8002f50 <UART_SetConfig+0x388>
      {
        huart->Instance->BRR = usartdiv;
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	693a      	ldr	r2, [r7, #16]
 8002f4c:	60da      	str	r2, [r3, #12]
 8002f4e:	e001      	b.n	8002f54 <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 8002f50:	2301      	movs	r3, #1
 8002f52:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	2200      	movs	r2, #0
 8002f58:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	2200      	movs	r2, #0
 8002f5e:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8002f60:	7fbb      	ldrb	r3, [r7, #30]
}
 8002f62:	4618      	mov	r0, r3
 8002f64:	3720      	adds	r7, #32
 8002f66:	46bd      	mov	sp, r7
 8002f68:	bd80      	pop	{r7, pc}
 8002f6a:	bf00      	nop
 8002f6c:	007a1200 	.word	0x007a1200

08002f70 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002f70:	b480      	push	{r7}
 8002f72:	b083      	sub	sp, #12
 8002f74:	af00      	add	r7, sp, #0
 8002f76:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f7c:	f003 0301 	and.w	r3, r3, #1
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	d00a      	beq.n	8002f9a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	685b      	ldr	r3, [r3, #4]
 8002f8a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	430a      	orrs	r2, r1
 8002f98:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f9e:	f003 0302 	and.w	r3, r3, #2
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d00a      	beq.n	8002fbc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	685b      	ldr	r3, [r3, #4]
 8002fac:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	430a      	orrs	r2, r1
 8002fba:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fc0:	f003 0304 	and.w	r3, r3, #4
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	d00a      	beq.n	8002fde <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	685b      	ldr	r3, [r3, #4]
 8002fce:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	430a      	orrs	r2, r1
 8002fdc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fe2:	f003 0308 	and.w	r3, r3, #8
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d00a      	beq.n	8003000 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	685b      	ldr	r3, [r3, #4]
 8002ff0:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	430a      	orrs	r2, r1
 8002ffe:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003004:	f003 0310 	and.w	r3, r3, #16
 8003008:	2b00      	cmp	r3, #0
 800300a:	d00a      	beq.n	8003022 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	689b      	ldr	r3, [r3, #8]
 8003012:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	430a      	orrs	r2, r1
 8003020:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003026:	f003 0320 	and.w	r3, r3, #32
 800302a:	2b00      	cmp	r3, #0
 800302c:	d00a      	beq.n	8003044 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	689b      	ldr	r3, [r3, #8]
 8003034:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	430a      	orrs	r2, r1
 8003042:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003048:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800304c:	2b00      	cmp	r3, #0
 800304e:	d01a      	beq.n	8003086 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	685b      	ldr	r3, [r3, #4]
 8003056:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	430a      	orrs	r2, r1
 8003064:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800306a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800306e:	d10a      	bne.n	8003086 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	685b      	ldr	r3, [r3, #4]
 8003076:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	430a      	orrs	r2, r1
 8003084:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800308a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800308e:	2b00      	cmp	r3, #0
 8003090:	d00a      	beq.n	80030a8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	685b      	ldr	r3, [r3, #4]
 8003098:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	430a      	orrs	r2, r1
 80030a6:	605a      	str	r2, [r3, #4]
  }
}
 80030a8:	bf00      	nop
 80030aa:	370c      	adds	r7, #12
 80030ac:	46bd      	mov	sp, r7
 80030ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030b2:	4770      	bx	lr

080030b4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80030b4:	b580      	push	{r7, lr}
 80030b6:	b086      	sub	sp, #24
 80030b8:	af02      	add	r7, sp, #8
 80030ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	2200      	movs	r2, #0
 80030c0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80030c4:	f7fd fb9c 	bl	8000800 <HAL_GetTick>
 80030c8:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	f003 0308 	and.w	r3, r3, #8
 80030d4:	2b08      	cmp	r3, #8
 80030d6:	d10e      	bne.n	80030f6 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80030d8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80030dc:	9300      	str	r3, [sp, #0]
 80030de:	68fb      	ldr	r3, [r7, #12]
 80030e0:	2200      	movs	r2, #0
 80030e2:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80030e6:	6878      	ldr	r0, [r7, #4]
 80030e8:	f000 f82d 	bl	8003146 <UART_WaitOnFlagUntilTimeout>
 80030ec:	4603      	mov	r3, r0
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d001      	beq.n	80030f6 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80030f2:	2303      	movs	r3, #3
 80030f4:	e023      	b.n	800313e <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	f003 0304 	and.w	r3, r3, #4
 8003100:	2b04      	cmp	r3, #4
 8003102:	d10e      	bne.n	8003122 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003104:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003108:	9300      	str	r3, [sp, #0]
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	2200      	movs	r2, #0
 800310e:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8003112:	6878      	ldr	r0, [r7, #4]
 8003114:	f000 f817 	bl	8003146 <UART_WaitOnFlagUntilTimeout>
 8003118:	4603      	mov	r3, r0
 800311a:	2b00      	cmp	r3, #0
 800311c:	d001      	beq.n	8003122 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800311e:	2303      	movs	r3, #3
 8003120:	e00d      	b.n	800313e <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	2220      	movs	r2, #32
 8003126:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	2220      	movs	r2, #32
 800312c:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	2200      	movs	r2, #0
 8003132:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	2200      	movs	r2, #0
 8003138:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 800313c:	2300      	movs	r3, #0
}
 800313e:	4618      	mov	r0, r3
 8003140:	3710      	adds	r7, #16
 8003142:	46bd      	mov	sp, r7
 8003144:	bd80      	pop	{r7, pc}

08003146 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003146:	b580      	push	{r7, lr}
 8003148:	b084      	sub	sp, #16
 800314a:	af00      	add	r7, sp, #0
 800314c:	60f8      	str	r0, [r7, #12]
 800314e:	60b9      	str	r1, [r7, #8]
 8003150:	603b      	str	r3, [r7, #0]
 8003152:	4613      	mov	r3, r2
 8003154:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003156:	e05e      	b.n	8003216 <UART_WaitOnFlagUntilTimeout+0xd0>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003158:	69bb      	ldr	r3, [r7, #24]
 800315a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800315e:	d05a      	beq.n	8003216 <UART_WaitOnFlagUntilTimeout+0xd0>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003160:	f7fd fb4e 	bl	8000800 <HAL_GetTick>
 8003164:	4602      	mov	r2, r0
 8003166:	683b      	ldr	r3, [r7, #0]
 8003168:	1ad3      	subs	r3, r2, r3
 800316a:	69ba      	ldr	r2, [r7, #24]
 800316c:	429a      	cmp	r2, r3
 800316e:	d302      	bcc.n	8003176 <UART_WaitOnFlagUntilTimeout+0x30>
 8003170:	69bb      	ldr	r3, [r7, #24]
 8003172:	2b00      	cmp	r3, #0
 8003174:	d11b      	bne.n	80031ae <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	681a      	ldr	r2, [r3, #0]
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8003184:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	689a      	ldr	r2, [r3, #8]
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	f022 0201 	bic.w	r2, r2, #1
 8003194:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	2220      	movs	r2, #32
 800319a:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	2220      	movs	r2, #32
 80031a0:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	2200      	movs	r2, #0
 80031a6:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 80031aa:	2303      	movs	r3, #3
 80031ac:	e043      	b.n	8003236 <UART_WaitOnFlagUntilTimeout+0xf0>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	f003 0304 	and.w	r3, r3, #4
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	d02c      	beq.n	8003216 <UART_WaitOnFlagUntilTimeout+0xd0>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	69db      	ldr	r3, [r3, #28]
 80031c2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80031c6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80031ca:	d124      	bne.n	8003216 <UART_WaitOnFlagUntilTimeout+0xd0>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80031d4:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	681a      	ldr	r2, [r3, #0]
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80031e4:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80031e6:	68fb      	ldr	r3, [r7, #12]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	689a      	ldr	r2, [r3, #8]
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	f022 0201 	bic.w	r2, r2, #1
 80031f4:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 80031f6:	68fb      	ldr	r3, [r7, #12]
 80031f8:	2220      	movs	r2, #32
 80031fa:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	2220      	movs	r2, #32
 8003200:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	2220      	movs	r2, #32
 8003206:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	2200      	movs	r2, #0
 800320e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8003212:	2303      	movs	r3, #3
 8003214:	e00f      	b.n	8003236 <UART_WaitOnFlagUntilTimeout+0xf0>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003216:	68fb      	ldr	r3, [r7, #12]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	69da      	ldr	r2, [r3, #28]
 800321c:	68bb      	ldr	r3, [r7, #8]
 800321e:	4013      	ands	r3, r2
 8003220:	68ba      	ldr	r2, [r7, #8]
 8003222:	429a      	cmp	r2, r3
 8003224:	bf0c      	ite	eq
 8003226:	2301      	moveq	r3, #1
 8003228:	2300      	movne	r3, #0
 800322a:	b2db      	uxtb	r3, r3
 800322c:	461a      	mov	r2, r3
 800322e:	79fb      	ldrb	r3, [r7, #7]
 8003230:	429a      	cmp	r2, r3
 8003232:	d091      	beq.n	8003158 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003234:	2300      	movs	r3, #0
}
 8003236:	4618      	mov	r0, r3
 8003238:	3710      	adds	r7, #16
 800323a:	46bd      	mov	sp, r7
 800323c:	bd80      	pop	{r7, pc}
	...

08003240 <osKernelInitialize>:
}
#endif /* SysTick */

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8003240:	b480      	push	{r7}
 8003242:	b085      	sub	sp, #20
 8003244:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003246:	f3ef 8305 	mrs	r3, IPSR
 800324a:	60bb      	str	r3, [r7, #8]
  return(result);
 800324c:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800324e:	2b00      	cmp	r3, #0
 8003250:	d10f      	bne.n	8003272 <osKernelInitialize+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003252:	f3ef 8310 	mrs	r3, PRIMASK
 8003256:	607b      	str	r3, [r7, #4]
  return(result);
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	2b00      	cmp	r3, #0
 800325c:	d109      	bne.n	8003272 <osKernelInitialize+0x32>
 800325e:	4b11      	ldr	r3, [pc, #68]	; (80032a4 <osKernelInitialize+0x64>)
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	2b02      	cmp	r3, #2
 8003264:	d109      	bne.n	800327a <osKernelInitialize+0x3a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8003266:	f3ef 8311 	mrs	r3, BASEPRI
 800326a:	603b      	str	r3, [r7, #0]
  return(result);
 800326c:	683b      	ldr	r3, [r7, #0]
 800326e:	2b00      	cmp	r3, #0
 8003270:	d003      	beq.n	800327a <osKernelInitialize+0x3a>
    stat = osErrorISR;
 8003272:	f06f 0305 	mvn.w	r3, #5
 8003276:	60fb      	str	r3, [r7, #12]
 8003278:	e00c      	b.n	8003294 <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 800327a:	4b0a      	ldr	r3, [pc, #40]	; (80032a4 <osKernelInitialize+0x64>)
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	2b00      	cmp	r3, #0
 8003280:	d105      	bne.n	800328e <osKernelInitialize+0x4e>
      #if defined(USE_FreeRTOS_HEAP_5)
        vPortDefineHeapRegions (xHeapRegions);
      #endif
      KernelState = osKernelReady;
 8003282:	4b08      	ldr	r3, [pc, #32]	; (80032a4 <osKernelInitialize+0x64>)
 8003284:	2201      	movs	r2, #1
 8003286:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8003288:	2300      	movs	r3, #0
 800328a:	60fb      	str	r3, [r7, #12]
 800328c:	e002      	b.n	8003294 <osKernelInitialize+0x54>
    } else {
      stat = osError;
 800328e:	f04f 33ff 	mov.w	r3, #4294967295
 8003292:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8003294:	68fb      	ldr	r3, [r7, #12]
}
 8003296:	4618      	mov	r0, r3
 8003298:	3714      	adds	r7, #20
 800329a:	46bd      	mov	sp, r7
 800329c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032a0:	4770      	bx	lr
 80032a2:	bf00      	nop
 80032a4:	2000002c 	.word	0x2000002c

080032a8 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80032a8:	b580      	push	{r7, lr}
 80032aa:	b084      	sub	sp, #16
 80032ac:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80032ae:	f3ef 8305 	mrs	r3, IPSR
 80032b2:	60bb      	str	r3, [r7, #8]
  return(result);
 80032b4:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d10f      	bne.n	80032da <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80032ba:	f3ef 8310 	mrs	r3, PRIMASK
 80032be:	607b      	str	r3, [r7, #4]
  return(result);
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d109      	bne.n	80032da <osKernelStart+0x32>
 80032c6:	4b11      	ldr	r3, [pc, #68]	; (800330c <osKernelStart+0x64>)
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	2b02      	cmp	r3, #2
 80032cc:	d109      	bne.n	80032e2 <osKernelStart+0x3a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80032ce:	f3ef 8311 	mrs	r3, BASEPRI
 80032d2:	603b      	str	r3, [r7, #0]
  return(result);
 80032d4:	683b      	ldr	r3, [r7, #0]
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d003      	beq.n	80032e2 <osKernelStart+0x3a>
    stat = osErrorISR;
 80032da:	f06f 0305 	mvn.w	r3, #5
 80032de:	60fb      	str	r3, [r7, #12]
 80032e0:	e00e      	b.n	8003300 <osKernelStart+0x58>
  }
  else {
    if (KernelState == osKernelReady) {
 80032e2:	4b0a      	ldr	r3, [pc, #40]	; (800330c <osKernelStart+0x64>)
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	2b01      	cmp	r3, #1
 80032e8:	d107      	bne.n	80032fa <osKernelStart+0x52>
      KernelState = osKernelRunning;
 80032ea:	4b08      	ldr	r3, [pc, #32]	; (800330c <osKernelStart+0x64>)
 80032ec:	2202      	movs	r2, #2
 80032ee:	601a      	str	r2, [r3, #0]
      vTaskStartScheduler();
 80032f0:	f001 f8fc 	bl	80044ec <vTaskStartScheduler>
      stat = osOK;
 80032f4:	2300      	movs	r3, #0
 80032f6:	60fb      	str	r3, [r7, #12]
 80032f8:	e002      	b.n	8003300 <osKernelStart+0x58>
    } else {
      stat = osError;
 80032fa:	f04f 33ff 	mov.w	r3, #4294967295
 80032fe:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8003300:	68fb      	ldr	r3, [r7, #12]
}
 8003302:	4618      	mov	r0, r3
 8003304:	3710      	adds	r7, #16
 8003306:	46bd      	mov	sp, r7
 8003308:	bd80      	pop	{r7, pc}
 800330a:	bf00      	nop
 800330c:	2000002c 	.word	0x2000002c

08003310 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8003310:	b580      	push	{r7, lr}
 8003312:	b092      	sub	sp, #72	; 0x48
 8003314:	af04      	add	r7, sp, #16
 8003316:	60f8      	str	r0, [r7, #12]
 8003318:	60b9      	str	r1, [r7, #8]
 800331a:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800331c:	2300      	movs	r3, #0
 800331e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003320:	f3ef 8305 	mrs	r3, IPSR
 8003324:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8003326:	6a7b      	ldr	r3, [r7, #36]	; 0x24

  if (!IS_IRQ() && (func != NULL)) {
 8003328:	2b00      	cmp	r3, #0
 800332a:	f040 8094 	bne.w	8003456 <osThreadNew+0x146>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800332e:	f3ef 8310 	mrs	r3, PRIMASK
 8003332:	623b      	str	r3, [r7, #32]
  return(result);
 8003334:	6a3b      	ldr	r3, [r7, #32]
 8003336:	2b00      	cmp	r3, #0
 8003338:	f040 808d 	bne.w	8003456 <osThreadNew+0x146>
 800333c:	4b48      	ldr	r3, [pc, #288]	; (8003460 <osThreadNew+0x150>)
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	2b02      	cmp	r3, #2
 8003342:	d106      	bne.n	8003352 <osThreadNew+0x42>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8003344:	f3ef 8311 	mrs	r3, BASEPRI
 8003348:	61fb      	str	r3, [r7, #28]
  return(result);
 800334a:	69fb      	ldr	r3, [r7, #28]
 800334c:	2b00      	cmp	r3, #0
 800334e:	f040 8082 	bne.w	8003456 <osThreadNew+0x146>
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	2b00      	cmp	r3, #0
 8003356:	d07e      	beq.n	8003456 <osThreadNew+0x146>
    stack = configMINIMAL_STACK_SIZE;
 8003358:	2380      	movs	r3, #128	; 0x80
 800335a:	633b      	str	r3, [r7, #48]	; 0x30
    prio  = (UBaseType_t)osPriorityNormal;
 800335c:	2318      	movs	r3, #24
 800335e:	62fb      	str	r3, [r7, #44]	; 0x2c

    empty = '\0';
 8003360:	2300      	movs	r3, #0
 8003362:	76fb      	strb	r3, [r7, #27]
    name  = &empty;
 8003364:	f107 031b 	add.w	r3, r7, #27
 8003368:	637b      	str	r3, [r7, #52]	; 0x34
    mem   = -1;
 800336a:	f04f 33ff 	mov.w	r3, #4294967295
 800336e:	62bb      	str	r3, [r7, #40]	; 0x28

    if (attr != NULL) {
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	2b00      	cmp	r3, #0
 8003374:	d045      	beq.n	8003402 <osThreadNew+0xf2>
      if (attr->name != NULL) {
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	2b00      	cmp	r3, #0
 800337c:	d002      	beq.n	8003384 <osThreadNew+0x74>
        name = attr->name;
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	637b      	str	r3, [r7, #52]	; 0x34
      }
      if (attr->priority != osPriorityNone) {
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	699b      	ldr	r3, [r3, #24]
 8003388:	2b00      	cmp	r3, #0
 800338a:	d002      	beq.n	8003392 <osThreadNew+0x82>
        prio = (UBaseType_t)attr->priority;
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	699b      	ldr	r3, [r3, #24]
 8003390:	62fb      	str	r3, [r7, #44]	; 0x2c
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8003392:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003394:	2b00      	cmp	r3, #0
 8003396:	d008      	beq.n	80033aa <osThreadNew+0x9a>
 8003398:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800339a:	2b38      	cmp	r3, #56	; 0x38
 800339c:	d805      	bhi.n	80033aa <osThreadNew+0x9a>
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	685b      	ldr	r3, [r3, #4]
 80033a2:	f003 0301 	and.w	r3, r3, #1
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d001      	beq.n	80033ae <osThreadNew+0x9e>
        return (NULL);
 80033aa:	2300      	movs	r3, #0
 80033ac:	e054      	b.n	8003458 <osThreadNew+0x148>
      }

      if (attr->stack_size > 0U) {
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	695b      	ldr	r3, [r3, #20]
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d003      	beq.n	80033be <osThreadNew+0xae>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	695b      	ldr	r3, [r3, #20]
 80033ba:	089b      	lsrs	r3, r3, #2
 80033bc:	633b      	str	r3, [r7, #48]	; 0x30
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	689b      	ldr	r3, [r3, #8]
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d00e      	beq.n	80033e4 <osThreadNew+0xd4>
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	68db      	ldr	r3, [r3, #12]
 80033ca:	2b5b      	cmp	r3, #91	; 0x5b
 80033cc:	d90a      	bls.n	80033e4 <osThreadNew+0xd4>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d006      	beq.n	80033e4 <osThreadNew+0xd4>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	695b      	ldr	r3, [r3, #20]
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d002      	beq.n	80033e4 <osThreadNew+0xd4>
        mem = 1;
 80033de:	2301      	movs	r3, #1
 80033e0:	62bb      	str	r3, [r7, #40]	; 0x28
 80033e2:	e010      	b.n	8003406 <osThreadNew+0xf6>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	689b      	ldr	r3, [r3, #8]
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	d10c      	bne.n	8003406 <osThreadNew+0xf6>
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	68db      	ldr	r3, [r3, #12]
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	d108      	bne.n	8003406 <osThreadNew+0xf6>
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	691b      	ldr	r3, [r3, #16]
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	d104      	bne.n	8003406 <osThreadNew+0xf6>
          mem = 0;
 80033fc:	2300      	movs	r3, #0
 80033fe:	62bb      	str	r3, [r7, #40]	; 0x28
 8003400:	e001      	b.n	8003406 <osThreadNew+0xf6>
        }
      }
    }
    else {
      mem = 0;
 8003402:	2300      	movs	r3, #0
 8003404:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    if (mem == 1) {
 8003406:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003408:	2b01      	cmp	r3, #1
 800340a:	d110      	bne.n	800342e <osThreadNew+0x11e>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 8003410:	687a      	ldr	r2, [r7, #4]
 8003412:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8003414:	9202      	str	r2, [sp, #8]
 8003416:	9301      	str	r3, [sp, #4]
 8003418:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800341a:	9300      	str	r3, [sp, #0]
 800341c:	68bb      	ldr	r3, [r7, #8]
 800341e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003420:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8003422:	68f8      	ldr	r0, [r7, #12]
 8003424:	f000 fece 	bl	80041c4 <xTaskCreateStatic>
 8003428:	4603      	mov	r3, r0
 800342a:	617b      	str	r3, [r7, #20]
 800342c:	e013      	b.n	8003456 <osThreadNew+0x146>
    }
    else {
      if (mem == 0) {
 800342e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003430:	2b00      	cmp	r3, #0
 8003432:	d110      	bne.n	8003456 <osThreadNew+0x146>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8003434:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003436:	b29a      	uxth	r2, r3
 8003438:	f107 0314 	add.w	r3, r7, #20
 800343c:	9301      	str	r3, [sp, #4]
 800343e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003440:	9300      	str	r3, [sp, #0]
 8003442:	68bb      	ldr	r3, [r7, #8]
 8003444:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8003446:	68f8      	ldr	r0, [r7, #12]
 8003448:	f000 ff15 	bl	8004276 <xTaskCreate>
 800344c:	4603      	mov	r3, r0
 800344e:	2b01      	cmp	r3, #1
 8003450:	d001      	beq.n	8003456 <osThreadNew+0x146>
          hTask = NULL;
 8003452:	2300      	movs	r3, #0
 8003454:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 8003456:	697b      	ldr	r3, [r7, #20]
}
 8003458:	4618      	mov	r0, r3
 800345a:	3738      	adds	r7, #56	; 0x38
 800345c:	46bd      	mov	sp, r7
 800345e:	bd80      	pop	{r7, pc}
 8003460:	2000002c 	.word	0x2000002c

08003464 <osThreadYield>:
  }

  return (prio);
}

osStatus_t osThreadYield (void) {
 8003464:	b480      	push	{r7}
 8003466:	b085      	sub	sp, #20
 8003468:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800346a:	f3ef 8305 	mrs	r3, IPSR
 800346e:	60bb      	str	r3, [r7, #8]
  return(result);
 8003470:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8003472:	2b00      	cmp	r3, #0
 8003474:	d10f      	bne.n	8003496 <osThreadYield+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003476:	f3ef 8310 	mrs	r3, PRIMASK
 800347a:	607b      	str	r3, [r7, #4]
  return(result);
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	2b00      	cmp	r3, #0
 8003480:	d109      	bne.n	8003496 <osThreadYield+0x32>
 8003482:	4b0f      	ldr	r3, [pc, #60]	; (80034c0 <osThreadYield+0x5c>)
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	2b02      	cmp	r3, #2
 8003488:	d109      	bne.n	800349e <osThreadYield+0x3a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800348a:	f3ef 8311 	mrs	r3, BASEPRI
 800348e:	603b      	str	r3, [r7, #0]
  return(result);
 8003490:	683b      	ldr	r3, [r7, #0]
 8003492:	2b00      	cmp	r3, #0
 8003494:	d003      	beq.n	800349e <osThreadYield+0x3a>
    stat = osErrorISR;
 8003496:	f06f 0305 	mvn.w	r3, #5
 800349a:	60fb      	str	r3, [r7, #12]
 800349c:	e009      	b.n	80034b2 <osThreadYield+0x4e>
  } else {
    stat = osOK;
 800349e:	2300      	movs	r3, #0
 80034a0:	60fb      	str	r3, [r7, #12]
    taskYIELD();
 80034a2:	4b08      	ldr	r3, [pc, #32]	; (80034c4 <osThreadYield+0x60>)
 80034a4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80034a8:	601a      	str	r2, [r3, #0]
 80034aa:	f3bf 8f4f 	dsb	sy
 80034ae:	f3bf 8f6f 	isb	sy
  }

  return (stat);
 80034b2:	68fb      	ldr	r3, [r7, #12]
}
 80034b4:	4618      	mov	r0, r3
 80034b6:	3714      	adds	r7, #20
 80034b8:	46bd      	mov	sp, r7
 80034ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034be:	4770      	bx	lr
 80034c0:	2000002c 	.word	0x2000002c
 80034c4:	e000ed04 	.word	0xe000ed04

080034c8 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 80034c8:	b580      	push	{r7, lr}
 80034ca:	b08c      	sub	sp, #48	; 0x30
 80034cc:	af02      	add	r7, sp, #8
 80034ce:	60f8      	str	r0, [r7, #12]
 80034d0:	60b9      	str	r1, [r7, #8]
 80034d2:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 80034d4:	2300      	movs	r3, #0
 80034d6:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80034d8:	f3ef 8305 	mrs	r3, IPSR
 80034dc:	61bb      	str	r3, [r7, #24]
  return(result);
 80034de:	69bb      	ldr	r3, [r7, #24]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 80034e0:	2b00      	cmp	r3, #0
 80034e2:	d170      	bne.n	80035c6 <osMessageQueueNew+0xfe>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80034e4:	f3ef 8310 	mrs	r3, PRIMASK
 80034e8:	617b      	str	r3, [r7, #20]
  return(result);
 80034ea:	697b      	ldr	r3, [r7, #20]
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d16a      	bne.n	80035c6 <osMessageQueueNew+0xfe>
 80034f0:	4b37      	ldr	r3, [pc, #220]	; (80035d0 <osMessageQueueNew+0x108>)
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	2b02      	cmp	r3, #2
 80034f6:	d105      	bne.n	8003504 <osMessageQueueNew+0x3c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80034f8:	f3ef 8311 	mrs	r3, BASEPRI
 80034fc:	613b      	str	r3, [r7, #16]
  return(result);
 80034fe:	693b      	ldr	r3, [r7, #16]
 8003500:	2b00      	cmp	r3, #0
 8003502:	d160      	bne.n	80035c6 <osMessageQueueNew+0xfe>
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	2b00      	cmp	r3, #0
 8003508:	d05d      	beq.n	80035c6 <osMessageQueueNew+0xfe>
 800350a:	68bb      	ldr	r3, [r7, #8]
 800350c:	2b00      	cmp	r3, #0
 800350e:	d05a      	beq.n	80035c6 <osMessageQueueNew+0xfe>
    mem = -1;
 8003510:	f04f 33ff 	mov.w	r3, #4294967295
 8003514:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	2b00      	cmp	r3, #0
 800351a:	d029      	beq.n	8003570 <osMessageQueueNew+0xa8>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	689b      	ldr	r3, [r3, #8]
 8003520:	2b00      	cmp	r3, #0
 8003522:	d012      	beq.n	800354a <osMessageQueueNew+0x82>
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	68db      	ldr	r3, [r3, #12]
 8003528:	2b4f      	cmp	r3, #79	; 0x4f
 800352a:	d90e      	bls.n	800354a <osMessageQueueNew+0x82>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8003530:	2b00      	cmp	r3, #0
 8003532:	d00a      	beq.n	800354a <osMessageQueueNew+0x82>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	695a      	ldr	r2, [r3, #20]
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	68b9      	ldr	r1, [r7, #8]
 800353c:	fb01 f303 	mul.w	r3, r1, r3
 8003540:	429a      	cmp	r2, r3
 8003542:	d302      	bcc.n	800354a <osMessageQueueNew+0x82>
        mem = 1;
 8003544:	2301      	movs	r3, #1
 8003546:	623b      	str	r3, [r7, #32]
 8003548:	e014      	b.n	8003574 <osMessageQueueNew+0xac>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	689b      	ldr	r3, [r3, #8]
 800354e:	2b00      	cmp	r3, #0
 8003550:	d110      	bne.n	8003574 <osMessageQueueNew+0xac>
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	68db      	ldr	r3, [r3, #12]
 8003556:	2b00      	cmp	r3, #0
 8003558:	d10c      	bne.n	8003574 <osMessageQueueNew+0xac>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800355e:	2b00      	cmp	r3, #0
 8003560:	d108      	bne.n	8003574 <osMessageQueueNew+0xac>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	695b      	ldr	r3, [r3, #20]
 8003566:	2b00      	cmp	r3, #0
 8003568:	d104      	bne.n	8003574 <osMessageQueueNew+0xac>
          mem = 0;
 800356a:	2300      	movs	r3, #0
 800356c:	623b      	str	r3, [r7, #32]
 800356e:	e001      	b.n	8003574 <osMessageQueueNew+0xac>
        }
      }
    }
    else {
      mem = 0;
 8003570:	2300      	movs	r3, #0
 8003572:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 8003574:	6a3b      	ldr	r3, [r7, #32]
 8003576:	2b01      	cmp	r3, #1
 8003578:	d10c      	bne.n	8003594 <osMessageQueueNew+0xcc>
      hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	691a      	ldr	r2, [r3, #16]
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	6899      	ldr	r1, [r3, #8]
 8003582:	2300      	movs	r3, #0
 8003584:	9300      	str	r3, [sp, #0]
 8003586:	460b      	mov	r3, r1
 8003588:	68b9      	ldr	r1, [r7, #8]
 800358a:	68f8      	ldr	r0, [r7, #12]
 800358c:	f000 f972 	bl	8003874 <xQueueGenericCreateStatic>
 8003590:	6278      	str	r0, [r7, #36]	; 0x24
 8003592:	e008      	b.n	80035a6 <osMessageQueueNew+0xde>
    }
    else {
      if (mem == 0) {
 8003594:	6a3b      	ldr	r3, [r7, #32]
 8003596:	2b00      	cmp	r3, #0
 8003598:	d105      	bne.n	80035a6 <osMessageQueueNew+0xde>
        hQueue = xQueueCreate (msg_count, msg_size);
 800359a:	2200      	movs	r2, #0
 800359c:	68b9      	ldr	r1, [r7, #8]
 800359e:	68f8      	ldr	r0, [r7, #12]
 80035a0:	f000 f9da 	bl	8003958 <xQueueGenericCreate>
 80035a4:	6278      	str	r0, [r7, #36]	; 0x24
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 80035a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d00c      	beq.n	80035c6 <osMessageQueueNew+0xfe>
      if (attr != NULL) {
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d003      	beq.n	80035ba <osMessageQueueNew+0xf2>
        name = attr->name;
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	61fb      	str	r3, [r7, #28]
 80035b8:	e001      	b.n	80035be <osMessageQueueNew+0xf6>
      } else {
        name = NULL;
 80035ba:	2300      	movs	r3, #0
 80035bc:	61fb      	str	r3, [r7, #28]
      }
      vQueueAddToRegistry (hQueue, name);
 80035be:	69f9      	ldr	r1, [r7, #28]
 80035c0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80035c2:	f000 fda3 	bl	800410c <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 80035c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80035c8:	4618      	mov	r0, r3
 80035ca:	3728      	adds	r7, #40	; 0x28
 80035cc:	46bd      	mov	sp, r7
 80035ce:	bd80      	pop	{r7, pc}
 80035d0:	2000002c 	.word	0x2000002c

080035d4 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80035d4:	b480      	push	{r7}
 80035d6:	b085      	sub	sp, #20
 80035d8:	af00      	add	r7, sp, #0
 80035da:	60f8      	str	r0, [r7, #12]
 80035dc:	60b9      	str	r1, [r7, #8]
 80035de:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	4a07      	ldr	r2, [pc, #28]	; (8003600 <vApplicationGetIdleTaskMemory+0x2c>)
 80035e4:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80035e6:	68bb      	ldr	r3, [r7, #8]
 80035e8:	4a06      	ldr	r2, [pc, #24]	; (8003604 <vApplicationGetIdleTaskMemory+0x30>)
 80035ea:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	2280      	movs	r2, #128	; 0x80
 80035f0:	601a      	str	r2, [r3, #0]
}
 80035f2:	bf00      	nop
 80035f4:	3714      	adds	r7, #20
 80035f6:	46bd      	mov	sp, r7
 80035f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035fc:	4770      	bx	lr
 80035fe:	bf00      	nop
 8003600:	20000030 	.word	0x20000030
 8003604:	2000008c 	.word	0x2000008c

08003608 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8003608:	b480      	push	{r7}
 800360a:	b085      	sub	sp, #20
 800360c:	af00      	add	r7, sp, #0
 800360e:	60f8      	str	r0, [r7, #12]
 8003610:	60b9      	str	r1, [r7, #8]
 8003612:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	4a07      	ldr	r2, [pc, #28]	; (8003634 <vApplicationGetTimerTaskMemory+0x2c>)
 8003618:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800361a:	68bb      	ldr	r3, [r7, #8]
 800361c:	4a06      	ldr	r2, [pc, #24]	; (8003638 <vApplicationGetTimerTaskMemory+0x30>)
 800361e:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003626:	601a      	str	r2, [r3, #0]
}
 8003628:	bf00      	nop
 800362a:	3714      	adds	r7, #20
 800362c:	46bd      	mov	sp, r7
 800362e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003632:	4770      	bx	lr
 8003634:	2000028c 	.word	0x2000028c
 8003638:	200002e8 	.word	0x200002e8

0800363c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800363c:	b480      	push	{r7}
 800363e:	b083      	sub	sp, #12
 8003640:	af00      	add	r7, sp, #0
 8003642:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	f103 0208 	add.w	r2, r3, #8
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	f04f 32ff 	mov.w	r2, #4294967295
 8003654:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	f103 0208 	add.w	r2, r3, #8
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	f103 0208 	add.w	r2, r3, #8
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	2200      	movs	r2, #0
 800366e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8003670:	bf00      	nop
 8003672:	370c      	adds	r7, #12
 8003674:	46bd      	mov	sp, r7
 8003676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800367a:	4770      	bx	lr

0800367c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800367c:	b480      	push	{r7}
 800367e:	b083      	sub	sp, #12
 8003680:	af00      	add	r7, sp, #0
 8003682:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	2200      	movs	r2, #0
 8003688:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800368a:	bf00      	nop
 800368c:	370c      	adds	r7, #12
 800368e:	46bd      	mov	sp, r7
 8003690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003694:	4770      	bx	lr

08003696 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003696:	b480      	push	{r7}
 8003698:	b085      	sub	sp, #20
 800369a:	af00      	add	r7, sp, #0
 800369c:	6078      	str	r0, [r7, #4]
 800369e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	685b      	ldr	r3, [r3, #4]
 80036a4:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80036a6:	683b      	ldr	r3, [r7, #0]
 80036a8:	68fa      	ldr	r2, [r7, #12]
 80036aa:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	689a      	ldr	r2, [r3, #8]
 80036b0:	683b      	ldr	r3, [r7, #0]
 80036b2:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	689b      	ldr	r3, [r3, #8]
 80036b8:	683a      	ldr	r2, [r7, #0]
 80036ba:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	683a      	ldr	r2, [r7, #0]
 80036c0:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 80036c2:	683b      	ldr	r3, [r7, #0]
 80036c4:	687a      	ldr	r2, [r7, #4]
 80036c6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	1c5a      	adds	r2, r3, #1
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	601a      	str	r2, [r3, #0]
}
 80036d2:	bf00      	nop
 80036d4:	3714      	adds	r7, #20
 80036d6:	46bd      	mov	sp, r7
 80036d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036dc:	4770      	bx	lr

080036de <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80036de:	b480      	push	{r7}
 80036e0:	b085      	sub	sp, #20
 80036e2:	af00      	add	r7, sp, #0
 80036e4:	6078      	str	r0, [r7, #4]
 80036e6:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80036e8:	683b      	ldr	r3, [r7, #0]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80036ee:	68bb      	ldr	r3, [r7, #8]
 80036f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80036f4:	d103      	bne.n	80036fe <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	691b      	ldr	r3, [r3, #16]
 80036fa:	60fb      	str	r3, [r7, #12]
 80036fc:	e00c      	b.n	8003718 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	3308      	adds	r3, #8
 8003702:	60fb      	str	r3, [r7, #12]
 8003704:	e002      	b.n	800370c <vListInsert+0x2e>
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	685b      	ldr	r3, [r3, #4]
 800370a:	60fb      	str	r3, [r7, #12]
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	685b      	ldr	r3, [r3, #4]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	68ba      	ldr	r2, [r7, #8]
 8003714:	429a      	cmp	r2, r3
 8003716:	d2f6      	bcs.n	8003706 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	685a      	ldr	r2, [r3, #4]
 800371c:	683b      	ldr	r3, [r7, #0]
 800371e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8003720:	683b      	ldr	r3, [r7, #0]
 8003722:	685b      	ldr	r3, [r3, #4]
 8003724:	683a      	ldr	r2, [r7, #0]
 8003726:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8003728:	683b      	ldr	r3, [r7, #0]
 800372a:	68fa      	ldr	r2, [r7, #12]
 800372c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	683a      	ldr	r2, [r7, #0]
 8003732:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8003734:	683b      	ldr	r3, [r7, #0]
 8003736:	687a      	ldr	r2, [r7, #4]
 8003738:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	1c5a      	adds	r2, r3, #1
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	601a      	str	r2, [r3, #0]
}
 8003744:	bf00      	nop
 8003746:	3714      	adds	r7, #20
 8003748:	46bd      	mov	sp, r7
 800374a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800374e:	4770      	bx	lr

08003750 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8003750:	b480      	push	{r7}
 8003752:	b085      	sub	sp, #20
 8003754:	af00      	add	r7, sp, #0
 8003756:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	691b      	ldr	r3, [r3, #16]
 800375c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	685b      	ldr	r3, [r3, #4]
 8003762:	687a      	ldr	r2, [r7, #4]
 8003764:	6892      	ldr	r2, [r2, #8]
 8003766:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	689b      	ldr	r3, [r3, #8]
 800376c:	687a      	ldr	r2, [r7, #4]
 800376e:	6852      	ldr	r2, [r2, #4]
 8003770:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	685b      	ldr	r3, [r3, #4]
 8003776:	687a      	ldr	r2, [r7, #4]
 8003778:	429a      	cmp	r2, r3
 800377a:	d103      	bne.n	8003784 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	689a      	ldr	r2, [r3, #8]
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	2200      	movs	r2, #0
 8003788:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	1e5a      	subs	r2, r3, #1
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	681b      	ldr	r3, [r3, #0]
}
 8003798:	4618      	mov	r0, r3
 800379a:	3714      	adds	r7, #20
 800379c:	46bd      	mov	sp, r7
 800379e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037a2:	4770      	bx	lr

080037a4 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80037a4:	b580      	push	{r7, lr}
 80037a6:	b084      	sub	sp, #16
 80037a8:	af00      	add	r7, sp, #0
 80037aa:	6078      	str	r0, [r7, #4]
 80037ac:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	d109      	bne.n	80037cc <xQueueGenericReset+0x28>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80037b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80037bc:	f383 8811 	msr	BASEPRI, r3
 80037c0:	f3bf 8f6f 	isb	sy
 80037c4:	f3bf 8f4f 	dsb	sy
 80037c8:	60bb      	str	r3, [r7, #8]
 80037ca:	e7fe      	b.n	80037ca <xQueueGenericReset+0x26>

	taskENTER_CRITICAL();
 80037cc:	f001 ffde 	bl	800578c <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	681a      	ldr	r2, [r3, #0]
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80037d8:	68f9      	ldr	r1, [r7, #12]
 80037da:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80037dc:	fb01 f303 	mul.w	r3, r1, r3
 80037e0:	441a      	add	r2, r3
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	2200      	movs	r2, #0
 80037ea:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	681a      	ldr	r2, [r3, #0]
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	681a      	ldr	r2, [r3, #0]
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80037fc:	3b01      	subs	r3, #1
 80037fe:	68f9      	ldr	r1, [r7, #12]
 8003800:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8003802:	fb01 f303 	mul.w	r3, r1, r3
 8003806:	441a      	add	r2, r3
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	22ff      	movs	r2, #255	; 0xff
 8003810:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	22ff      	movs	r2, #255	; 0xff
 8003818:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800381c:	683b      	ldr	r3, [r7, #0]
 800381e:	2b00      	cmp	r3, #0
 8003820:	d114      	bne.n	800384c <xQueueGenericReset+0xa8>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	691b      	ldr	r3, [r3, #16]
 8003826:	2b00      	cmp	r3, #0
 8003828:	d01a      	beq.n	8003860 <xQueueGenericReset+0xbc>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	3310      	adds	r3, #16
 800382e:	4618      	mov	r0, r3
 8003830:	f001 f8e2 	bl	80049f8 <xTaskRemoveFromEventList>
 8003834:	4603      	mov	r3, r0
 8003836:	2b00      	cmp	r3, #0
 8003838:	d012      	beq.n	8003860 <xQueueGenericReset+0xbc>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800383a:	4b0d      	ldr	r3, [pc, #52]	; (8003870 <xQueueGenericReset+0xcc>)
 800383c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003840:	601a      	str	r2, [r3, #0]
 8003842:	f3bf 8f4f 	dsb	sy
 8003846:	f3bf 8f6f 	isb	sy
 800384a:	e009      	b.n	8003860 <xQueueGenericReset+0xbc>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	3310      	adds	r3, #16
 8003850:	4618      	mov	r0, r3
 8003852:	f7ff fef3 	bl	800363c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	3324      	adds	r3, #36	; 0x24
 800385a:	4618      	mov	r0, r3
 800385c:	f7ff feee 	bl	800363c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8003860:	f001 ffc2 	bl	80057e8 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8003864:	2301      	movs	r3, #1
}
 8003866:	4618      	mov	r0, r3
 8003868:	3710      	adds	r7, #16
 800386a:	46bd      	mov	sp, r7
 800386c:	bd80      	pop	{r7, pc}
 800386e:	bf00      	nop
 8003870:	e000ed04 	.word	0xe000ed04

08003874 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8003874:	b580      	push	{r7, lr}
 8003876:	b08e      	sub	sp, #56	; 0x38
 8003878:	af02      	add	r7, sp, #8
 800387a:	60f8      	str	r0, [r7, #12]
 800387c:	60b9      	str	r1, [r7, #8]
 800387e:	607a      	str	r2, [r7, #4]
 8003880:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	2b00      	cmp	r3, #0
 8003886:	d109      	bne.n	800389c <xQueueGenericCreateStatic+0x28>
 8003888:	f04f 0350 	mov.w	r3, #80	; 0x50
 800388c:	f383 8811 	msr	BASEPRI, r3
 8003890:	f3bf 8f6f 	isb	sy
 8003894:	f3bf 8f4f 	dsb	sy
 8003898:	62bb      	str	r3, [r7, #40]	; 0x28
 800389a:	e7fe      	b.n	800389a <xQueueGenericCreateStatic+0x26>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800389c:	683b      	ldr	r3, [r7, #0]
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d109      	bne.n	80038b6 <xQueueGenericCreateStatic+0x42>
 80038a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80038a6:	f383 8811 	msr	BASEPRI, r3
 80038aa:	f3bf 8f6f 	isb	sy
 80038ae:	f3bf 8f4f 	dsb	sy
 80038b2:	627b      	str	r3, [r7, #36]	; 0x24
 80038b4:	e7fe      	b.n	80038b4 <xQueueGenericCreateStatic+0x40>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	2b00      	cmp	r3, #0
 80038ba:	d002      	beq.n	80038c2 <xQueueGenericCreateStatic+0x4e>
 80038bc:	68bb      	ldr	r3, [r7, #8]
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d001      	beq.n	80038c6 <xQueueGenericCreateStatic+0x52>
 80038c2:	2301      	movs	r3, #1
 80038c4:	e000      	b.n	80038c8 <xQueueGenericCreateStatic+0x54>
 80038c6:	2300      	movs	r3, #0
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	d109      	bne.n	80038e0 <xQueueGenericCreateStatic+0x6c>
 80038cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80038d0:	f383 8811 	msr	BASEPRI, r3
 80038d4:	f3bf 8f6f 	isb	sy
 80038d8:	f3bf 8f4f 	dsb	sy
 80038dc:	623b      	str	r3, [r7, #32]
 80038de:	e7fe      	b.n	80038de <xQueueGenericCreateStatic+0x6a>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d102      	bne.n	80038ec <xQueueGenericCreateStatic+0x78>
 80038e6:	68bb      	ldr	r3, [r7, #8]
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	d101      	bne.n	80038f0 <xQueueGenericCreateStatic+0x7c>
 80038ec:	2301      	movs	r3, #1
 80038ee:	e000      	b.n	80038f2 <xQueueGenericCreateStatic+0x7e>
 80038f0:	2300      	movs	r3, #0
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d109      	bne.n	800390a <xQueueGenericCreateStatic+0x96>
 80038f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80038fa:	f383 8811 	msr	BASEPRI, r3
 80038fe:	f3bf 8f6f 	isb	sy
 8003902:	f3bf 8f4f 	dsb	sy
 8003906:	61fb      	str	r3, [r7, #28]
 8003908:	e7fe      	b.n	8003908 <xQueueGenericCreateStatic+0x94>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800390a:	2350      	movs	r3, #80	; 0x50
 800390c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800390e:	697b      	ldr	r3, [r7, #20]
 8003910:	2b50      	cmp	r3, #80	; 0x50
 8003912:	d009      	beq.n	8003928 <xQueueGenericCreateStatic+0xb4>
 8003914:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003918:	f383 8811 	msr	BASEPRI, r3
 800391c:	f3bf 8f6f 	isb	sy
 8003920:	f3bf 8f4f 	dsb	sy
 8003924:	61bb      	str	r3, [r7, #24]
 8003926:	e7fe      	b.n	8003926 <xQueueGenericCreateStatic+0xb2>
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8003928:	683b      	ldr	r3, [r7, #0]
 800392a:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800392c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800392e:	2b00      	cmp	r3, #0
 8003930:	d00d      	beq.n	800394e <xQueueGenericCreateStatic+0xda>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8003932:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003934:	2201      	movs	r2, #1
 8003936:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800393a:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800393e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003940:	9300      	str	r3, [sp, #0]
 8003942:	4613      	mov	r3, r2
 8003944:	687a      	ldr	r2, [r7, #4]
 8003946:	68b9      	ldr	r1, [r7, #8]
 8003948:	68f8      	ldr	r0, [r7, #12]
 800394a:	f000 f842 	bl	80039d2 <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 800394e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8003950:	4618      	mov	r0, r3
 8003952:	3730      	adds	r7, #48	; 0x30
 8003954:	46bd      	mov	sp, r7
 8003956:	bd80      	pop	{r7, pc}

08003958 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8003958:	b580      	push	{r7, lr}
 800395a:	b08a      	sub	sp, #40	; 0x28
 800395c:	af02      	add	r7, sp, #8
 800395e:	60f8      	str	r0, [r7, #12]
 8003960:	60b9      	str	r1, [r7, #8]
 8003962:	4613      	mov	r3, r2
 8003964:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	2b00      	cmp	r3, #0
 800396a:	d109      	bne.n	8003980 <xQueueGenericCreate+0x28>
 800396c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003970:	f383 8811 	msr	BASEPRI, r3
 8003974:	f3bf 8f6f 	isb	sy
 8003978:	f3bf 8f4f 	dsb	sy
 800397c:	613b      	str	r3, [r7, #16]
 800397e:	e7fe      	b.n	800397e <xQueueGenericCreate+0x26>

		if( uxItemSize == ( UBaseType_t ) 0 )
 8003980:	68bb      	ldr	r3, [r7, #8]
 8003982:	2b00      	cmp	r3, #0
 8003984:	d102      	bne.n	800398c <xQueueGenericCreate+0x34>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 8003986:	2300      	movs	r3, #0
 8003988:	61fb      	str	r3, [r7, #28]
 800398a:	e004      	b.n	8003996 <xQueueGenericCreate+0x3e>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	68ba      	ldr	r2, [r7, #8]
 8003990:	fb02 f303 	mul.w	r3, r2, r3
 8003994:	61fb      	str	r3, [r7, #28]
		}

		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 8003996:	69fb      	ldr	r3, [r7, #28]
 8003998:	3350      	adds	r3, #80	; 0x50
 800399a:	4618      	mov	r0, r3
 800399c:	f002 f810 	bl	80059c0 <pvPortMalloc>
 80039a0:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80039a2:	69bb      	ldr	r3, [r7, #24]
 80039a4:	2b00      	cmp	r3, #0
 80039a6:	d00f      	beq.n	80039c8 <xQueueGenericCreate+0x70>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 80039a8:	69bb      	ldr	r3, [r7, #24]
 80039aa:	3350      	adds	r3, #80	; 0x50
 80039ac:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80039ae:	69bb      	ldr	r3, [r7, #24]
 80039b0:	2200      	movs	r2, #0
 80039b2:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80039b6:	79fa      	ldrb	r2, [r7, #7]
 80039b8:	69bb      	ldr	r3, [r7, #24]
 80039ba:	9300      	str	r3, [sp, #0]
 80039bc:	4613      	mov	r3, r2
 80039be:	697a      	ldr	r2, [r7, #20]
 80039c0:	68b9      	ldr	r1, [r7, #8]
 80039c2:	68f8      	ldr	r0, [r7, #12]
 80039c4:	f000 f805 	bl	80039d2 <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 80039c8:	69bb      	ldr	r3, [r7, #24]
	}
 80039ca:	4618      	mov	r0, r3
 80039cc:	3720      	adds	r7, #32
 80039ce:	46bd      	mov	sp, r7
 80039d0:	bd80      	pop	{r7, pc}

080039d2 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80039d2:	b580      	push	{r7, lr}
 80039d4:	b084      	sub	sp, #16
 80039d6:	af00      	add	r7, sp, #0
 80039d8:	60f8      	str	r0, [r7, #12]
 80039da:	60b9      	str	r1, [r7, #8]
 80039dc:	607a      	str	r2, [r7, #4]
 80039de:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80039e0:	68bb      	ldr	r3, [r7, #8]
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d103      	bne.n	80039ee <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80039e6:	69bb      	ldr	r3, [r7, #24]
 80039e8:	69ba      	ldr	r2, [r7, #24]
 80039ea:	601a      	str	r2, [r3, #0]
 80039ec:	e002      	b.n	80039f4 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80039ee:	69bb      	ldr	r3, [r7, #24]
 80039f0:	687a      	ldr	r2, [r7, #4]
 80039f2:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80039f4:	69bb      	ldr	r3, [r7, #24]
 80039f6:	68fa      	ldr	r2, [r7, #12]
 80039f8:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80039fa:	69bb      	ldr	r3, [r7, #24]
 80039fc:	68ba      	ldr	r2, [r7, #8]
 80039fe:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8003a00:	2101      	movs	r1, #1
 8003a02:	69b8      	ldr	r0, [r7, #24]
 8003a04:	f7ff fece 	bl	80037a4 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8003a08:	69bb      	ldr	r3, [r7, #24]
 8003a0a:	78fa      	ldrb	r2, [r7, #3]
 8003a0c:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8003a10:	bf00      	nop
 8003a12:	3710      	adds	r7, #16
 8003a14:	46bd      	mov	sp, r7
 8003a16:	bd80      	pop	{r7, pc}

08003a18 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8003a18:	b580      	push	{r7, lr}
 8003a1a:	b08e      	sub	sp, #56	; 0x38
 8003a1c:	af00      	add	r7, sp, #0
 8003a1e:	60f8      	str	r0, [r7, #12]
 8003a20:	60b9      	str	r1, [r7, #8]
 8003a22:	607a      	str	r2, [r7, #4]
 8003a24:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8003a26:	2300      	movs	r3, #0
 8003a28:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8003a2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	d109      	bne.n	8003a48 <xQueueGenericSend+0x30>
 8003a34:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003a38:	f383 8811 	msr	BASEPRI, r3
 8003a3c:	f3bf 8f6f 	isb	sy
 8003a40:	f3bf 8f4f 	dsb	sy
 8003a44:	62bb      	str	r3, [r7, #40]	; 0x28
 8003a46:	e7fe      	b.n	8003a46 <xQueueGenericSend+0x2e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003a48:	68bb      	ldr	r3, [r7, #8]
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d103      	bne.n	8003a56 <xQueueGenericSend+0x3e>
 8003a4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d101      	bne.n	8003a5a <xQueueGenericSend+0x42>
 8003a56:	2301      	movs	r3, #1
 8003a58:	e000      	b.n	8003a5c <xQueueGenericSend+0x44>
 8003a5a:	2300      	movs	r3, #0
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d109      	bne.n	8003a74 <xQueueGenericSend+0x5c>
 8003a60:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003a64:	f383 8811 	msr	BASEPRI, r3
 8003a68:	f3bf 8f6f 	isb	sy
 8003a6c:	f3bf 8f4f 	dsb	sy
 8003a70:	627b      	str	r3, [r7, #36]	; 0x24
 8003a72:	e7fe      	b.n	8003a72 <xQueueGenericSend+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8003a74:	683b      	ldr	r3, [r7, #0]
 8003a76:	2b02      	cmp	r3, #2
 8003a78:	d103      	bne.n	8003a82 <xQueueGenericSend+0x6a>
 8003a7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a7c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003a7e:	2b01      	cmp	r3, #1
 8003a80:	d101      	bne.n	8003a86 <xQueueGenericSend+0x6e>
 8003a82:	2301      	movs	r3, #1
 8003a84:	e000      	b.n	8003a88 <xQueueGenericSend+0x70>
 8003a86:	2300      	movs	r3, #0
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	d109      	bne.n	8003aa0 <xQueueGenericSend+0x88>
 8003a8c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003a90:	f383 8811 	msr	BASEPRI, r3
 8003a94:	f3bf 8f6f 	isb	sy
 8003a98:	f3bf 8f4f 	dsb	sy
 8003a9c:	623b      	str	r3, [r7, #32]
 8003a9e:	e7fe      	b.n	8003a9e <xQueueGenericSend+0x86>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003aa0:	f001 f966 	bl	8004d70 <xTaskGetSchedulerState>
 8003aa4:	4603      	mov	r3, r0
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d102      	bne.n	8003ab0 <xQueueGenericSend+0x98>
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d101      	bne.n	8003ab4 <xQueueGenericSend+0x9c>
 8003ab0:	2301      	movs	r3, #1
 8003ab2:	e000      	b.n	8003ab6 <xQueueGenericSend+0x9e>
 8003ab4:	2300      	movs	r3, #0
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d109      	bne.n	8003ace <xQueueGenericSend+0xb6>
 8003aba:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003abe:	f383 8811 	msr	BASEPRI, r3
 8003ac2:	f3bf 8f6f 	isb	sy
 8003ac6:	f3bf 8f4f 	dsb	sy
 8003aca:	61fb      	str	r3, [r7, #28]
 8003acc:	e7fe      	b.n	8003acc <xQueueGenericSend+0xb4>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8003ace:	f001 fe5d 	bl	800578c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8003ad2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ad4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003ad6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ad8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003ada:	429a      	cmp	r2, r3
 8003adc:	d302      	bcc.n	8003ae4 <xQueueGenericSend+0xcc>
 8003ade:	683b      	ldr	r3, [r7, #0]
 8003ae0:	2b02      	cmp	r3, #2
 8003ae2:	d129      	bne.n	8003b38 <xQueueGenericSend+0x120>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8003ae4:	683a      	ldr	r2, [r7, #0]
 8003ae6:	68b9      	ldr	r1, [r7, #8]
 8003ae8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003aea:	f000 f9ff 	bl	8003eec <prvCopyDataToQueue>
 8003aee:	62f8      	str	r0, [r7, #44]	; 0x2c
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003af0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003af2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d010      	beq.n	8003b1a <xQueueGenericSend+0x102>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003af8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003afa:	3324      	adds	r3, #36	; 0x24
 8003afc:	4618      	mov	r0, r3
 8003afe:	f000 ff7b 	bl	80049f8 <xTaskRemoveFromEventList>
 8003b02:	4603      	mov	r3, r0
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	d013      	beq.n	8003b30 <xQueueGenericSend+0x118>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8003b08:	4b3f      	ldr	r3, [pc, #252]	; (8003c08 <xQueueGenericSend+0x1f0>)
 8003b0a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003b0e:	601a      	str	r2, [r3, #0]
 8003b10:	f3bf 8f4f 	dsb	sy
 8003b14:	f3bf 8f6f 	isb	sy
 8003b18:	e00a      	b.n	8003b30 <xQueueGenericSend+0x118>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8003b1a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	d007      	beq.n	8003b30 <xQueueGenericSend+0x118>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8003b20:	4b39      	ldr	r3, [pc, #228]	; (8003c08 <xQueueGenericSend+0x1f0>)
 8003b22:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003b26:	601a      	str	r2, [r3, #0]
 8003b28:	f3bf 8f4f 	dsb	sy
 8003b2c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8003b30:	f001 fe5a 	bl	80057e8 <vPortExitCritical>
				return pdPASS;
 8003b34:	2301      	movs	r3, #1
 8003b36:	e063      	b.n	8003c00 <xQueueGenericSend+0x1e8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d103      	bne.n	8003b46 <xQueueGenericSend+0x12e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8003b3e:	f001 fe53 	bl	80057e8 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8003b42:	2300      	movs	r3, #0
 8003b44:	e05c      	b.n	8003c00 <xQueueGenericSend+0x1e8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8003b46:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	d106      	bne.n	8003b5a <xQueueGenericSend+0x142>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8003b4c:	f107 0314 	add.w	r3, r7, #20
 8003b50:	4618      	mov	r0, r3
 8003b52:	f000 ffb3 	bl	8004abc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8003b56:	2301      	movs	r3, #1
 8003b58:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8003b5a:	f001 fe45 	bl	80057e8 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8003b5e:	f000 fd29 	bl	80045b4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8003b62:	f001 fe13 	bl	800578c <vPortEnterCritical>
 8003b66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003b68:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003b6c:	b25b      	sxtb	r3, r3
 8003b6e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b72:	d103      	bne.n	8003b7c <xQueueGenericSend+0x164>
 8003b74:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003b76:	2200      	movs	r2, #0
 8003b78:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003b7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003b7e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003b82:	b25b      	sxtb	r3, r3
 8003b84:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b88:	d103      	bne.n	8003b92 <xQueueGenericSend+0x17a>
 8003b8a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003b8c:	2200      	movs	r2, #0
 8003b8e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003b92:	f001 fe29 	bl	80057e8 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003b96:	1d3a      	adds	r2, r7, #4
 8003b98:	f107 0314 	add.w	r3, r7, #20
 8003b9c:	4611      	mov	r1, r2
 8003b9e:	4618      	mov	r0, r3
 8003ba0:	f000 ffa2 	bl	8004ae8 <xTaskCheckForTimeOut>
 8003ba4:	4603      	mov	r3, r0
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d124      	bne.n	8003bf4 <xQueueGenericSend+0x1dc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8003baa:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003bac:	f000 fa96 	bl	80040dc <prvIsQueueFull>
 8003bb0:	4603      	mov	r3, r0
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d018      	beq.n	8003be8 <xQueueGenericSend+0x1d0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8003bb6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003bb8:	3310      	adds	r3, #16
 8003bba:	687a      	ldr	r2, [r7, #4]
 8003bbc:	4611      	mov	r1, r2
 8003bbe:	4618      	mov	r0, r3
 8003bc0:	f000 fecc 	bl	800495c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8003bc4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003bc6:	f000 fa21 	bl	800400c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8003bca:	f000 fd01 	bl	80045d0 <xTaskResumeAll>
 8003bce:	4603      	mov	r3, r0
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	f47f af7c 	bne.w	8003ace <xQueueGenericSend+0xb6>
				{
					portYIELD_WITHIN_API();
 8003bd6:	4b0c      	ldr	r3, [pc, #48]	; (8003c08 <xQueueGenericSend+0x1f0>)
 8003bd8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003bdc:	601a      	str	r2, [r3, #0]
 8003bde:	f3bf 8f4f 	dsb	sy
 8003be2:	f3bf 8f6f 	isb	sy
 8003be6:	e772      	b.n	8003ace <xQueueGenericSend+0xb6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8003be8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003bea:	f000 fa0f 	bl	800400c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8003bee:	f000 fcef 	bl	80045d0 <xTaskResumeAll>
 8003bf2:	e76c      	b.n	8003ace <xQueueGenericSend+0xb6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8003bf4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003bf6:	f000 fa09 	bl	800400c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8003bfa:	f000 fce9 	bl	80045d0 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8003bfe:	2300      	movs	r3, #0
		}
	}
}
 8003c00:	4618      	mov	r0, r3
 8003c02:	3738      	adds	r7, #56	; 0x38
 8003c04:	46bd      	mov	sp, r7
 8003c06:	bd80      	pop	{r7, pc}
 8003c08:	e000ed04 	.word	0xe000ed04

08003c0c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8003c0c:	b580      	push	{r7, lr}
 8003c0e:	b08e      	sub	sp, #56	; 0x38
 8003c10:	af00      	add	r7, sp, #0
 8003c12:	60f8      	str	r0, [r7, #12]
 8003c14:	60b9      	str	r1, [r7, #8]
 8003c16:	607a      	str	r2, [r7, #4]
 8003c18:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8003c1e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d109      	bne.n	8003c38 <xQueueGenericSendFromISR+0x2c>
 8003c24:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003c28:	f383 8811 	msr	BASEPRI, r3
 8003c2c:	f3bf 8f6f 	isb	sy
 8003c30:	f3bf 8f4f 	dsb	sy
 8003c34:	627b      	str	r3, [r7, #36]	; 0x24
 8003c36:	e7fe      	b.n	8003c36 <xQueueGenericSendFromISR+0x2a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003c38:	68bb      	ldr	r3, [r7, #8]
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d103      	bne.n	8003c46 <xQueueGenericSendFromISR+0x3a>
 8003c3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003c40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	d101      	bne.n	8003c4a <xQueueGenericSendFromISR+0x3e>
 8003c46:	2301      	movs	r3, #1
 8003c48:	e000      	b.n	8003c4c <xQueueGenericSendFromISR+0x40>
 8003c4a:	2300      	movs	r3, #0
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d109      	bne.n	8003c64 <xQueueGenericSendFromISR+0x58>
 8003c50:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003c54:	f383 8811 	msr	BASEPRI, r3
 8003c58:	f3bf 8f6f 	isb	sy
 8003c5c:	f3bf 8f4f 	dsb	sy
 8003c60:	623b      	str	r3, [r7, #32]
 8003c62:	e7fe      	b.n	8003c62 <xQueueGenericSendFromISR+0x56>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8003c64:	683b      	ldr	r3, [r7, #0]
 8003c66:	2b02      	cmp	r3, #2
 8003c68:	d103      	bne.n	8003c72 <xQueueGenericSendFromISR+0x66>
 8003c6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003c6c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003c6e:	2b01      	cmp	r3, #1
 8003c70:	d101      	bne.n	8003c76 <xQueueGenericSendFromISR+0x6a>
 8003c72:	2301      	movs	r3, #1
 8003c74:	e000      	b.n	8003c78 <xQueueGenericSendFromISR+0x6c>
 8003c76:	2300      	movs	r3, #0
 8003c78:	2b00      	cmp	r3, #0
 8003c7a:	d109      	bne.n	8003c90 <xQueueGenericSendFromISR+0x84>
 8003c7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003c80:	f383 8811 	msr	BASEPRI, r3
 8003c84:	f3bf 8f6f 	isb	sy
 8003c88:	f3bf 8f4f 	dsb	sy
 8003c8c:	61fb      	str	r3, [r7, #28]
 8003c8e:	e7fe      	b.n	8003c8e <xQueueGenericSendFromISR+0x82>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8003c90:	f001 fe58 	bl	8005944 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8003c94:	f3ef 8211 	mrs	r2, BASEPRI
 8003c98:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003c9c:	f383 8811 	msr	BASEPRI, r3
 8003ca0:	f3bf 8f6f 	isb	sy
 8003ca4:	f3bf 8f4f 	dsb	sy
 8003ca8:	61ba      	str	r2, [r7, #24]
 8003caa:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8003cac:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8003cae:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8003cb0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003cb2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003cb4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003cb6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003cb8:	429a      	cmp	r2, r3
 8003cba:	d302      	bcc.n	8003cc2 <xQueueGenericSendFromISR+0xb6>
 8003cbc:	683b      	ldr	r3, [r7, #0]
 8003cbe:	2b02      	cmp	r3, #2
 8003cc0:	d12c      	bne.n	8003d1c <xQueueGenericSendFromISR+0x110>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8003cc2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003cc4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003cc8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8003ccc:	683a      	ldr	r2, [r7, #0]
 8003cce:	68b9      	ldr	r1, [r7, #8]
 8003cd0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003cd2:	f000 f90b 	bl	8003eec <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8003cd6:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 8003cda:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003cde:	d112      	bne.n	8003d06 <xQueueGenericSendFromISR+0xfa>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003ce0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ce2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ce4:	2b00      	cmp	r3, #0
 8003ce6:	d016      	beq.n	8003d16 <xQueueGenericSendFromISR+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003ce8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003cea:	3324      	adds	r3, #36	; 0x24
 8003cec:	4618      	mov	r0, r3
 8003cee:	f000 fe83 	bl	80049f8 <xTaskRemoveFromEventList>
 8003cf2:	4603      	mov	r3, r0
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d00e      	beq.n	8003d16 <xQueueGenericSendFromISR+0x10a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	d00b      	beq.n	8003d16 <xQueueGenericSendFromISR+0x10a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	2201      	movs	r2, #1
 8003d02:	601a      	str	r2, [r3, #0]
 8003d04:	e007      	b.n	8003d16 <xQueueGenericSendFromISR+0x10a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8003d06:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8003d0a:	3301      	adds	r3, #1
 8003d0c:	b2db      	uxtb	r3, r3
 8003d0e:	b25a      	sxtb	r2, r3
 8003d10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003d12:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8003d16:	2301      	movs	r3, #1
 8003d18:	637b      	str	r3, [r7, #52]	; 0x34
		{
 8003d1a:	e001      	b.n	8003d20 <xQueueGenericSendFromISR+0x114>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8003d1c:	2300      	movs	r3, #0
 8003d1e:	637b      	str	r3, [r7, #52]	; 0x34
 8003d20:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003d22:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8003d24:	693b      	ldr	r3, [r7, #16]
 8003d26:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8003d2a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8003d2c:	4618      	mov	r0, r3
 8003d2e:	3738      	adds	r7, #56	; 0x38
 8003d30:	46bd      	mov	sp, r7
 8003d32:	bd80      	pop	{r7, pc}

08003d34 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8003d34:	b580      	push	{r7, lr}
 8003d36:	b08c      	sub	sp, #48	; 0x30
 8003d38:	af00      	add	r7, sp, #0
 8003d3a:	60f8      	str	r0, [r7, #12]
 8003d3c:	60b9      	str	r1, [r7, #8]
 8003d3e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8003d40:	2300      	movs	r3, #0
 8003d42:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8003d48:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d109      	bne.n	8003d62 <xQueueReceive+0x2e>
	__asm volatile
 8003d4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003d52:	f383 8811 	msr	BASEPRI, r3
 8003d56:	f3bf 8f6f 	isb	sy
 8003d5a:	f3bf 8f4f 	dsb	sy
 8003d5e:	623b      	str	r3, [r7, #32]
 8003d60:	e7fe      	b.n	8003d60 <xQueueReceive+0x2c>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003d62:	68bb      	ldr	r3, [r7, #8]
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	d103      	bne.n	8003d70 <xQueueReceive+0x3c>
 8003d68:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	d101      	bne.n	8003d74 <xQueueReceive+0x40>
 8003d70:	2301      	movs	r3, #1
 8003d72:	e000      	b.n	8003d76 <xQueueReceive+0x42>
 8003d74:	2300      	movs	r3, #0
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d109      	bne.n	8003d8e <xQueueReceive+0x5a>
 8003d7a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003d7e:	f383 8811 	msr	BASEPRI, r3
 8003d82:	f3bf 8f6f 	isb	sy
 8003d86:	f3bf 8f4f 	dsb	sy
 8003d8a:	61fb      	str	r3, [r7, #28]
 8003d8c:	e7fe      	b.n	8003d8c <xQueueReceive+0x58>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003d8e:	f000 ffef 	bl	8004d70 <xTaskGetSchedulerState>
 8003d92:	4603      	mov	r3, r0
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	d102      	bne.n	8003d9e <xQueueReceive+0x6a>
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d101      	bne.n	8003da2 <xQueueReceive+0x6e>
 8003d9e:	2301      	movs	r3, #1
 8003da0:	e000      	b.n	8003da4 <xQueueReceive+0x70>
 8003da2:	2300      	movs	r3, #0
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	d109      	bne.n	8003dbc <xQueueReceive+0x88>
 8003da8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003dac:	f383 8811 	msr	BASEPRI, r3
 8003db0:	f3bf 8f6f 	isb	sy
 8003db4:	f3bf 8f4f 	dsb	sy
 8003db8:	61bb      	str	r3, [r7, #24]
 8003dba:	e7fe      	b.n	8003dba <xQueueReceive+0x86>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 8003dbc:	f001 fce6 	bl	800578c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003dc0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003dc2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003dc4:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003dc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	d01f      	beq.n	8003e0c <xQueueReceive+0xd8>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8003dcc:	68b9      	ldr	r1, [r7, #8]
 8003dce:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003dd0:	f000 f8f6 	bl	8003fc0 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8003dd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dd6:	1e5a      	subs	r2, r3, #1
 8003dd8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003dda:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003ddc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003dde:	691b      	ldr	r3, [r3, #16]
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	d00f      	beq.n	8003e04 <xQueueReceive+0xd0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003de4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003de6:	3310      	adds	r3, #16
 8003de8:	4618      	mov	r0, r3
 8003dea:	f000 fe05 	bl	80049f8 <xTaskRemoveFromEventList>
 8003dee:	4603      	mov	r3, r0
 8003df0:	2b00      	cmp	r3, #0
 8003df2:	d007      	beq.n	8003e04 <xQueueReceive+0xd0>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8003df4:	4b3c      	ldr	r3, [pc, #240]	; (8003ee8 <xQueueReceive+0x1b4>)
 8003df6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003dfa:	601a      	str	r2, [r3, #0]
 8003dfc:	f3bf 8f4f 	dsb	sy
 8003e00:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8003e04:	f001 fcf0 	bl	80057e8 <vPortExitCritical>
				return pdPASS;
 8003e08:	2301      	movs	r3, #1
 8003e0a:	e069      	b.n	8003ee0 <xQueueReceive+0x1ac>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d103      	bne.n	8003e1a <xQueueReceive+0xe6>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8003e12:	f001 fce9 	bl	80057e8 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8003e16:	2300      	movs	r3, #0
 8003e18:	e062      	b.n	8003ee0 <xQueueReceive+0x1ac>
				}
				else if( xEntryTimeSet == pdFALSE )
 8003e1a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e1c:	2b00      	cmp	r3, #0
 8003e1e:	d106      	bne.n	8003e2e <xQueueReceive+0xfa>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8003e20:	f107 0310 	add.w	r3, r7, #16
 8003e24:	4618      	mov	r0, r3
 8003e26:	f000 fe49 	bl	8004abc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8003e2a:	2301      	movs	r3, #1
 8003e2c:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8003e2e:	f001 fcdb 	bl	80057e8 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8003e32:	f000 fbbf 	bl	80045b4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8003e36:	f001 fca9 	bl	800578c <vPortEnterCritical>
 8003e3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003e3c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003e40:	b25b      	sxtb	r3, r3
 8003e42:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e46:	d103      	bne.n	8003e50 <xQueueReceive+0x11c>
 8003e48:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003e4a:	2200      	movs	r2, #0
 8003e4c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003e50:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003e52:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003e56:	b25b      	sxtb	r3, r3
 8003e58:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e5c:	d103      	bne.n	8003e66 <xQueueReceive+0x132>
 8003e5e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003e60:	2200      	movs	r2, #0
 8003e62:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003e66:	f001 fcbf 	bl	80057e8 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003e6a:	1d3a      	adds	r2, r7, #4
 8003e6c:	f107 0310 	add.w	r3, r7, #16
 8003e70:	4611      	mov	r1, r2
 8003e72:	4618      	mov	r0, r3
 8003e74:	f000 fe38 	bl	8004ae8 <xTaskCheckForTimeOut>
 8003e78:	4603      	mov	r3, r0
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d123      	bne.n	8003ec6 <xQueueReceive+0x192>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003e7e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003e80:	f000 f916 	bl	80040b0 <prvIsQueueEmpty>
 8003e84:	4603      	mov	r3, r0
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d017      	beq.n	8003eba <xQueueReceive+0x186>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8003e8a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003e8c:	3324      	adds	r3, #36	; 0x24
 8003e8e:	687a      	ldr	r2, [r7, #4]
 8003e90:	4611      	mov	r1, r2
 8003e92:	4618      	mov	r0, r3
 8003e94:	f000 fd62 	bl	800495c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8003e98:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003e9a:	f000 f8b7 	bl	800400c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8003e9e:	f000 fb97 	bl	80045d0 <xTaskResumeAll>
 8003ea2:	4603      	mov	r3, r0
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	d189      	bne.n	8003dbc <xQueueReceive+0x88>
				{
					portYIELD_WITHIN_API();
 8003ea8:	4b0f      	ldr	r3, [pc, #60]	; (8003ee8 <xQueueReceive+0x1b4>)
 8003eaa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003eae:	601a      	str	r2, [r3, #0]
 8003eb0:	f3bf 8f4f 	dsb	sy
 8003eb4:	f3bf 8f6f 	isb	sy
 8003eb8:	e780      	b.n	8003dbc <xQueueReceive+0x88>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8003eba:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003ebc:	f000 f8a6 	bl	800400c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8003ec0:	f000 fb86 	bl	80045d0 <xTaskResumeAll>
 8003ec4:	e77a      	b.n	8003dbc <xQueueReceive+0x88>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8003ec6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003ec8:	f000 f8a0 	bl	800400c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8003ecc:	f000 fb80 	bl	80045d0 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003ed0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003ed2:	f000 f8ed 	bl	80040b0 <prvIsQueueEmpty>
 8003ed6:	4603      	mov	r3, r0
 8003ed8:	2b00      	cmp	r3, #0
 8003eda:	f43f af6f 	beq.w	8003dbc <xQueueReceive+0x88>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8003ede:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 8003ee0:	4618      	mov	r0, r3
 8003ee2:	3730      	adds	r7, #48	; 0x30
 8003ee4:	46bd      	mov	sp, r7
 8003ee6:	bd80      	pop	{r7, pc}
 8003ee8:	e000ed04 	.word	0xe000ed04

08003eec <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8003eec:	b580      	push	{r7, lr}
 8003eee:	b086      	sub	sp, #24
 8003ef0:	af00      	add	r7, sp, #0
 8003ef2:	60f8      	str	r0, [r7, #12]
 8003ef4:	60b9      	str	r1, [r7, #8]
 8003ef6:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8003ef8:	2300      	movs	r3, #0
 8003efa:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f00:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	d10d      	bne.n	8003f26 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	d14d      	bne.n	8003fae <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 8003f12:	68fb      	ldr	r3, [r7, #12]
 8003f14:	685b      	ldr	r3, [r3, #4]
 8003f16:	4618      	mov	r0, r3
 8003f18:	f000 ff48 	bl	8004dac <xTaskPriorityDisinherit>
 8003f1c:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	2200      	movs	r2, #0
 8003f22:	605a      	str	r2, [r3, #4]
 8003f24:	e043      	b.n	8003fae <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	d119      	bne.n	8003f60 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	6898      	ldr	r0, [r3, #8]
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f34:	461a      	mov	r2, r3
 8003f36:	68b9      	ldr	r1, [r7, #8]
 8003f38:	f001 ff3c 	bl	8005db4 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	689a      	ldr	r2, [r3, #8]
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f44:	441a      	add	r2, r3
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	689a      	ldr	r2, [r3, #8]
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	685b      	ldr	r3, [r3, #4]
 8003f52:	429a      	cmp	r2, r3
 8003f54:	d32b      	bcc.n	8003fae <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8003f56:	68fb      	ldr	r3, [r7, #12]
 8003f58:	681a      	ldr	r2, [r3, #0]
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	609a      	str	r2, [r3, #8]
 8003f5e:	e026      	b.n	8003fae <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	68d8      	ldr	r0, [r3, #12]
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f68:	461a      	mov	r2, r3
 8003f6a:	68b9      	ldr	r1, [r7, #8]
 8003f6c:	f001 ff22 	bl	8005db4 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	68da      	ldr	r2, [r3, #12]
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f78:	425b      	negs	r3, r3
 8003f7a:	441a      	add	r2, r3
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	68da      	ldr	r2, [r3, #12]
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	429a      	cmp	r2, r3
 8003f8a:	d207      	bcs.n	8003f9c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	685a      	ldr	r2, [r3, #4]
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f94:	425b      	negs	r3, r3
 8003f96:	441a      	add	r2, r3
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	2b02      	cmp	r3, #2
 8003fa0:	d105      	bne.n	8003fae <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003fa2:	693b      	ldr	r3, [r7, #16]
 8003fa4:	2b00      	cmp	r3, #0
 8003fa6:	d002      	beq.n	8003fae <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8003fa8:	693b      	ldr	r3, [r7, #16]
 8003faa:	3b01      	subs	r3, #1
 8003fac:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8003fae:	693b      	ldr	r3, [r7, #16]
 8003fb0:	1c5a      	adds	r2, r3, #1
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8003fb6:	697b      	ldr	r3, [r7, #20]
}
 8003fb8:	4618      	mov	r0, r3
 8003fba:	3718      	adds	r7, #24
 8003fbc:	46bd      	mov	sp, r7
 8003fbe:	bd80      	pop	{r7, pc}

08003fc0 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8003fc0:	b580      	push	{r7, lr}
 8003fc2:	b082      	sub	sp, #8
 8003fc4:	af00      	add	r7, sp, #0
 8003fc6:	6078      	str	r0, [r7, #4]
 8003fc8:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d018      	beq.n	8004004 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	68da      	ldr	r2, [r3, #12]
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fda:	441a      	add	r2, r3
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	68da      	ldr	r2, [r3, #12]
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	685b      	ldr	r3, [r3, #4]
 8003fe8:	429a      	cmp	r2, r3
 8003fea:	d303      	bcc.n	8003ff4 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	681a      	ldr	r2, [r3, #0]
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	68d9      	ldr	r1, [r3, #12]
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ffc:	461a      	mov	r2, r3
 8003ffe:	6838      	ldr	r0, [r7, #0]
 8004000:	f001 fed8 	bl	8005db4 <memcpy>
	}
}
 8004004:	bf00      	nop
 8004006:	3708      	adds	r7, #8
 8004008:	46bd      	mov	sp, r7
 800400a:	bd80      	pop	{r7, pc}

0800400c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800400c:	b580      	push	{r7, lr}
 800400e:	b084      	sub	sp, #16
 8004010:	af00      	add	r7, sp, #0
 8004012:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8004014:	f001 fbba 	bl	800578c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800401e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004020:	e011      	b.n	8004046 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004026:	2b00      	cmp	r3, #0
 8004028:	d012      	beq.n	8004050 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	3324      	adds	r3, #36	; 0x24
 800402e:	4618      	mov	r0, r3
 8004030:	f000 fce2 	bl	80049f8 <xTaskRemoveFromEventList>
 8004034:	4603      	mov	r3, r0
 8004036:	2b00      	cmp	r3, #0
 8004038:	d001      	beq.n	800403e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800403a:	f000 fdb5 	bl	8004ba8 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800403e:	7bfb      	ldrb	r3, [r7, #15]
 8004040:	3b01      	subs	r3, #1
 8004042:	b2db      	uxtb	r3, r3
 8004044:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004046:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800404a:	2b00      	cmp	r3, #0
 800404c:	dce9      	bgt.n	8004022 <prvUnlockQueue+0x16>
 800404e:	e000      	b.n	8004052 <prvUnlockQueue+0x46>
					break;
 8004050:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	22ff      	movs	r2, #255	; 0xff
 8004056:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800405a:	f001 fbc5 	bl	80057e8 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800405e:	f001 fb95 	bl	800578c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004068:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800406a:	e011      	b.n	8004090 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	691b      	ldr	r3, [r3, #16]
 8004070:	2b00      	cmp	r3, #0
 8004072:	d012      	beq.n	800409a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	3310      	adds	r3, #16
 8004078:	4618      	mov	r0, r3
 800407a:	f000 fcbd 	bl	80049f8 <xTaskRemoveFromEventList>
 800407e:	4603      	mov	r3, r0
 8004080:	2b00      	cmp	r3, #0
 8004082:	d001      	beq.n	8004088 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8004084:	f000 fd90 	bl	8004ba8 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8004088:	7bbb      	ldrb	r3, [r7, #14]
 800408a:	3b01      	subs	r3, #1
 800408c:	b2db      	uxtb	r3, r3
 800408e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004090:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8004094:	2b00      	cmp	r3, #0
 8004096:	dce9      	bgt.n	800406c <prvUnlockQueue+0x60>
 8004098:	e000      	b.n	800409c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800409a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	22ff      	movs	r2, #255	; 0xff
 80040a0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 80040a4:	f001 fba0 	bl	80057e8 <vPortExitCritical>
}
 80040a8:	bf00      	nop
 80040aa:	3710      	adds	r7, #16
 80040ac:	46bd      	mov	sp, r7
 80040ae:	bd80      	pop	{r7, pc}

080040b0 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80040b0:	b580      	push	{r7, lr}
 80040b2:	b084      	sub	sp, #16
 80040b4:	af00      	add	r7, sp, #0
 80040b6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80040b8:	f001 fb68 	bl	800578c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	d102      	bne.n	80040ca <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80040c4:	2301      	movs	r3, #1
 80040c6:	60fb      	str	r3, [r7, #12]
 80040c8:	e001      	b.n	80040ce <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80040ca:	2300      	movs	r3, #0
 80040cc:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80040ce:	f001 fb8b 	bl	80057e8 <vPortExitCritical>

	return xReturn;
 80040d2:	68fb      	ldr	r3, [r7, #12]
}
 80040d4:	4618      	mov	r0, r3
 80040d6:	3710      	adds	r7, #16
 80040d8:	46bd      	mov	sp, r7
 80040da:	bd80      	pop	{r7, pc}

080040dc <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80040dc:	b580      	push	{r7, lr}
 80040de:	b084      	sub	sp, #16
 80040e0:	af00      	add	r7, sp, #0
 80040e2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80040e4:	f001 fb52 	bl	800578c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80040f0:	429a      	cmp	r2, r3
 80040f2:	d102      	bne.n	80040fa <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80040f4:	2301      	movs	r3, #1
 80040f6:	60fb      	str	r3, [r7, #12]
 80040f8:	e001      	b.n	80040fe <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80040fa:	2300      	movs	r3, #0
 80040fc:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80040fe:	f001 fb73 	bl	80057e8 <vPortExitCritical>

	return xReturn;
 8004102:	68fb      	ldr	r3, [r7, #12]
}
 8004104:	4618      	mov	r0, r3
 8004106:	3710      	adds	r7, #16
 8004108:	46bd      	mov	sp, r7
 800410a:	bd80      	pop	{r7, pc}

0800410c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800410c:	b480      	push	{r7}
 800410e:	b085      	sub	sp, #20
 8004110:	af00      	add	r7, sp, #0
 8004112:	6078      	str	r0, [r7, #4]
 8004114:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004116:	2300      	movs	r3, #0
 8004118:	60fb      	str	r3, [r7, #12]
 800411a:	e014      	b.n	8004146 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800411c:	4a0e      	ldr	r2, [pc, #56]	; (8004158 <vQueueAddToRegistry+0x4c>)
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8004124:	2b00      	cmp	r3, #0
 8004126:	d10b      	bne.n	8004140 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8004128:	490b      	ldr	r1, [pc, #44]	; (8004158 <vQueueAddToRegistry+0x4c>)
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	683a      	ldr	r2, [r7, #0]
 800412e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8004132:	4a09      	ldr	r2, [pc, #36]	; (8004158 <vQueueAddToRegistry+0x4c>)
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	00db      	lsls	r3, r3, #3
 8004138:	4413      	add	r3, r2
 800413a:	687a      	ldr	r2, [r7, #4]
 800413c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800413e:	e005      	b.n	800414c <vQueueAddToRegistry+0x40>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	3301      	adds	r3, #1
 8004144:	60fb      	str	r3, [r7, #12]
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	2b07      	cmp	r3, #7
 800414a:	d9e7      	bls.n	800411c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800414c:	bf00      	nop
 800414e:	3714      	adds	r7, #20
 8004150:	46bd      	mov	sp, r7
 8004152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004156:	4770      	bx	lr
 8004158:	20001a14 	.word	0x20001a14

0800415c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800415c:	b580      	push	{r7, lr}
 800415e:	b086      	sub	sp, #24
 8004160:	af00      	add	r7, sp, #0
 8004162:	60f8      	str	r0, [r7, #12]
 8004164:	60b9      	str	r1, [r7, #8]
 8004166:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800416c:	f001 fb0e 	bl	800578c <vPortEnterCritical>
 8004170:	697b      	ldr	r3, [r7, #20]
 8004172:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004176:	b25b      	sxtb	r3, r3
 8004178:	f1b3 3fff 	cmp.w	r3, #4294967295
 800417c:	d103      	bne.n	8004186 <vQueueWaitForMessageRestricted+0x2a>
 800417e:	697b      	ldr	r3, [r7, #20]
 8004180:	2200      	movs	r2, #0
 8004182:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004186:	697b      	ldr	r3, [r7, #20]
 8004188:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800418c:	b25b      	sxtb	r3, r3
 800418e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004192:	d103      	bne.n	800419c <vQueueWaitForMessageRestricted+0x40>
 8004194:	697b      	ldr	r3, [r7, #20]
 8004196:	2200      	movs	r2, #0
 8004198:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800419c:	f001 fb24 	bl	80057e8 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80041a0:	697b      	ldr	r3, [r7, #20]
 80041a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80041a4:	2b00      	cmp	r3, #0
 80041a6:	d106      	bne.n	80041b6 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80041a8:	697b      	ldr	r3, [r7, #20]
 80041aa:	3324      	adds	r3, #36	; 0x24
 80041ac:	687a      	ldr	r2, [r7, #4]
 80041ae:	68b9      	ldr	r1, [r7, #8]
 80041b0:	4618      	mov	r0, r3
 80041b2:	f000 fbf7 	bl	80049a4 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80041b6:	6978      	ldr	r0, [r7, #20]
 80041b8:	f7ff ff28 	bl	800400c <prvUnlockQueue>
	}
 80041bc:	bf00      	nop
 80041be:	3718      	adds	r7, #24
 80041c0:	46bd      	mov	sp, r7
 80041c2:	bd80      	pop	{r7, pc}

080041c4 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80041c4:	b580      	push	{r7, lr}
 80041c6:	b08e      	sub	sp, #56	; 0x38
 80041c8:	af04      	add	r7, sp, #16
 80041ca:	60f8      	str	r0, [r7, #12]
 80041cc:	60b9      	str	r1, [r7, #8]
 80041ce:	607a      	str	r2, [r7, #4]
 80041d0:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80041d2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d109      	bne.n	80041ec <xTaskCreateStatic+0x28>
 80041d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80041dc:	f383 8811 	msr	BASEPRI, r3
 80041e0:	f3bf 8f6f 	isb	sy
 80041e4:	f3bf 8f4f 	dsb	sy
 80041e8:	623b      	str	r3, [r7, #32]
 80041ea:	e7fe      	b.n	80041ea <xTaskCreateStatic+0x26>
		configASSERT( pxTaskBuffer != NULL );
 80041ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	d109      	bne.n	8004206 <xTaskCreateStatic+0x42>
 80041f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80041f6:	f383 8811 	msr	BASEPRI, r3
 80041fa:	f3bf 8f6f 	isb	sy
 80041fe:	f3bf 8f4f 	dsb	sy
 8004202:	61fb      	str	r3, [r7, #28]
 8004204:	e7fe      	b.n	8004204 <xTaskCreateStatic+0x40>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8004206:	235c      	movs	r3, #92	; 0x5c
 8004208:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800420a:	693b      	ldr	r3, [r7, #16]
 800420c:	2b5c      	cmp	r3, #92	; 0x5c
 800420e:	d009      	beq.n	8004224 <xTaskCreateStatic+0x60>
 8004210:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004214:	f383 8811 	msr	BASEPRI, r3
 8004218:	f3bf 8f6f 	isb	sy
 800421c:	f3bf 8f4f 	dsb	sy
 8004220:	61bb      	str	r3, [r7, #24]
 8004222:	e7fe      	b.n	8004222 <xTaskCreateStatic+0x5e>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8004224:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004226:	2b00      	cmp	r3, #0
 8004228:	d01e      	beq.n	8004268 <xTaskCreateStatic+0xa4>
 800422a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800422c:	2b00      	cmp	r3, #0
 800422e:	d01b      	beq.n	8004268 <xTaskCreateStatic+0xa4>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004230:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004232:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8004234:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004236:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004238:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800423a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800423c:	2202      	movs	r2, #2
 800423e:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8004242:	2300      	movs	r3, #0
 8004244:	9303      	str	r3, [sp, #12]
 8004246:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004248:	9302      	str	r3, [sp, #8]
 800424a:	f107 0314 	add.w	r3, r7, #20
 800424e:	9301      	str	r3, [sp, #4]
 8004250:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004252:	9300      	str	r3, [sp, #0]
 8004254:	683b      	ldr	r3, [r7, #0]
 8004256:	687a      	ldr	r2, [r7, #4]
 8004258:	68b9      	ldr	r1, [r7, #8]
 800425a:	68f8      	ldr	r0, [r7, #12]
 800425c:	f000 f850 	bl	8004300 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004260:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8004262:	f000 f8d3 	bl	800440c <prvAddNewTaskToReadyList>
 8004266:	e001      	b.n	800426c <xTaskCreateStatic+0xa8>
		}
		else
		{
			xReturn = NULL;
 8004268:	2300      	movs	r3, #0
 800426a:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800426c:	697b      	ldr	r3, [r7, #20]
	}
 800426e:	4618      	mov	r0, r3
 8004270:	3728      	adds	r7, #40	; 0x28
 8004272:	46bd      	mov	sp, r7
 8004274:	bd80      	pop	{r7, pc}

08004276 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8004276:	b580      	push	{r7, lr}
 8004278:	b08c      	sub	sp, #48	; 0x30
 800427a:	af04      	add	r7, sp, #16
 800427c:	60f8      	str	r0, [r7, #12]
 800427e:	60b9      	str	r1, [r7, #8]
 8004280:	603b      	str	r3, [r7, #0]
 8004282:	4613      	mov	r3, r2
 8004284:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004286:	88fb      	ldrh	r3, [r7, #6]
 8004288:	009b      	lsls	r3, r3, #2
 800428a:	4618      	mov	r0, r3
 800428c:	f001 fb98 	bl	80059c0 <pvPortMalloc>
 8004290:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8004292:	697b      	ldr	r3, [r7, #20]
 8004294:	2b00      	cmp	r3, #0
 8004296:	d00e      	beq.n	80042b6 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8004298:	205c      	movs	r0, #92	; 0x5c
 800429a:	f001 fb91 	bl	80059c0 <pvPortMalloc>
 800429e:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80042a0:	69fb      	ldr	r3, [r7, #28]
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d003      	beq.n	80042ae <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80042a6:	69fb      	ldr	r3, [r7, #28]
 80042a8:	697a      	ldr	r2, [r7, #20]
 80042aa:	631a      	str	r2, [r3, #48]	; 0x30
 80042ac:	e005      	b.n	80042ba <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80042ae:	6978      	ldr	r0, [r7, #20]
 80042b0:	f001 fc48 	bl	8005b44 <vPortFree>
 80042b4:	e001      	b.n	80042ba <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80042b6:	2300      	movs	r3, #0
 80042b8:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80042ba:	69fb      	ldr	r3, [r7, #28]
 80042bc:	2b00      	cmp	r3, #0
 80042be:	d017      	beq.n	80042f0 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80042c0:	69fb      	ldr	r3, [r7, #28]
 80042c2:	2200      	movs	r2, #0
 80042c4:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80042c8:	88fa      	ldrh	r2, [r7, #6]
 80042ca:	2300      	movs	r3, #0
 80042cc:	9303      	str	r3, [sp, #12]
 80042ce:	69fb      	ldr	r3, [r7, #28]
 80042d0:	9302      	str	r3, [sp, #8]
 80042d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80042d4:	9301      	str	r3, [sp, #4]
 80042d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80042d8:	9300      	str	r3, [sp, #0]
 80042da:	683b      	ldr	r3, [r7, #0]
 80042dc:	68b9      	ldr	r1, [r7, #8]
 80042de:	68f8      	ldr	r0, [r7, #12]
 80042e0:	f000 f80e 	bl	8004300 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80042e4:	69f8      	ldr	r0, [r7, #28]
 80042e6:	f000 f891 	bl	800440c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80042ea:	2301      	movs	r3, #1
 80042ec:	61bb      	str	r3, [r7, #24]
 80042ee:	e002      	b.n	80042f6 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80042f0:	f04f 33ff 	mov.w	r3, #4294967295
 80042f4:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80042f6:	69bb      	ldr	r3, [r7, #24]
	}
 80042f8:	4618      	mov	r0, r3
 80042fa:	3720      	adds	r7, #32
 80042fc:	46bd      	mov	sp, r7
 80042fe:	bd80      	pop	{r7, pc}

08004300 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8004300:	b580      	push	{r7, lr}
 8004302:	b088      	sub	sp, #32
 8004304:	af00      	add	r7, sp, #0
 8004306:	60f8      	str	r0, [r7, #12]
 8004308:	60b9      	str	r1, [r7, #8]
 800430a:	607a      	str	r2, [r7, #4]
 800430c:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800430e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004310:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	009b      	lsls	r3, r3, #2
 8004316:	461a      	mov	r2, r3
 8004318:	21a5      	movs	r1, #165	; 0xa5
 800431a:	f001 fd56 	bl	8005dca <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 800431e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004320:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8004328:	3b01      	subs	r3, #1
 800432a:	009b      	lsls	r3, r3, #2
 800432c:	4413      	add	r3, r2
 800432e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8004330:	69bb      	ldr	r3, [r7, #24]
 8004332:	f023 0307 	bic.w	r3, r3, #7
 8004336:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8004338:	69bb      	ldr	r3, [r7, #24]
 800433a:	f003 0307 	and.w	r3, r3, #7
 800433e:	2b00      	cmp	r3, #0
 8004340:	d009      	beq.n	8004356 <prvInitialiseNewTask+0x56>
 8004342:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004346:	f383 8811 	msr	BASEPRI, r3
 800434a:	f3bf 8f6f 	isb	sy
 800434e:	f3bf 8f4f 	dsb	sy
 8004352:	617b      	str	r3, [r7, #20]
 8004354:	e7fe      	b.n	8004354 <prvInitialiseNewTask+0x54>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004356:	2300      	movs	r3, #0
 8004358:	61fb      	str	r3, [r7, #28]
 800435a:	e012      	b.n	8004382 <prvInitialiseNewTask+0x82>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800435c:	68ba      	ldr	r2, [r7, #8]
 800435e:	69fb      	ldr	r3, [r7, #28]
 8004360:	4413      	add	r3, r2
 8004362:	7819      	ldrb	r1, [r3, #0]
 8004364:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004366:	69fb      	ldr	r3, [r7, #28]
 8004368:	4413      	add	r3, r2
 800436a:	3334      	adds	r3, #52	; 0x34
 800436c:	460a      	mov	r2, r1
 800436e:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 8004370:	68ba      	ldr	r2, [r7, #8]
 8004372:	69fb      	ldr	r3, [r7, #28]
 8004374:	4413      	add	r3, r2
 8004376:	781b      	ldrb	r3, [r3, #0]
 8004378:	2b00      	cmp	r3, #0
 800437a:	d006      	beq.n	800438a <prvInitialiseNewTask+0x8a>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800437c:	69fb      	ldr	r3, [r7, #28]
 800437e:	3301      	adds	r3, #1
 8004380:	61fb      	str	r3, [r7, #28]
 8004382:	69fb      	ldr	r3, [r7, #28]
 8004384:	2b0f      	cmp	r3, #15
 8004386:	d9e9      	bls.n	800435c <prvInitialiseNewTask+0x5c>
 8004388:	e000      	b.n	800438c <prvInitialiseNewTask+0x8c>
		{
			break;
 800438a:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800438c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800438e:	2200      	movs	r2, #0
 8004390:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8004394:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004396:	2b37      	cmp	r3, #55	; 0x37
 8004398:	d901      	bls.n	800439e <prvInitialiseNewTask+0x9e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800439a:	2337      	movs	r3, #55	; 0x37
 800439c:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800439e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80043a0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80043a2:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80043a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80043a6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80043a8:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80043aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80043ac:	2200      	movs	r2, #0
 80043ae:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80043b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80043b2:	3304      	adds	r3, #4
 80043b4:	4618      	mov	r0, r3
 80043b6:	f7ff f961 	bl	800367c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80043ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80043bc:	3318      	adds	r3, #24
 80043be:	4618      	mov	r0, r3
 80043c0:	f7ff f95c 	bl	800367c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80043c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80043c6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80043c8:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80043ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80043cc:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80043d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80043d2:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80043d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80043d6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80043d8:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80043da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80043dc:	2200      	movs	r2, #0
 80043de:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80043e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80043e2:	2200      	movs	r2, #0
 80043e4:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80043e8:	683a      	ldr	r2, [r7, #0]
 80043ea:	68f9      	ldr	r1, [r7, #12]
 80043ec:	69b8      	ldr	r0, [r7, #24]
 80043ee:	f001 f8a7 	bl	8005540 <pxPortInitialiseStack>
 80043f2:	4602      	mov	r2, r0
 80043f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80043f6:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 80043f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	d002      	beq.n	8004404 <prvInitialiseNewTask+0x104>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80043fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004400:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004402:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004404:	bf00      	nop
 8004406:	3720      	adds	r7, #32
 8004408:	46bd      	mov	sp, r7
 800440a:	bd80      	pop	{r7, pc}

0800440c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800440c:	b580      	push	{r7, lr}
 800440e:	b082      	sub	sp, #8
 8004410:	af00      	add	r7, sp, #0
 8004412:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8004414:	f001 f9ba 	bl	800578c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8004418:	4b2d      	ldr	r3, [pc, #180]	; (80044d0 <prvAddNewTaskToReadyList+0xc4>)
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	3301      	adds	r3, #1
 800441e:	4a2c      	ldr	r2, [pc, #176]	; (80044d0 <prvAddNewTaskToReadyList+0xc4>)
 8004420:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8004422:	4b2c      	ldr	r3, [pc, #176]	; (80044d4 <prvAddNewTaskToReadyList+0xc8>)
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	2b00      	cmp	r3, #0
 8004428:	d109      	bne.n	800443e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800442a:	4a2a      	ldr	r2, [pc, #168]	; (80044d4 <prvAddNewTaskToReadyList+0xc8>)
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8004430:	4b27      	ldr	r3, [pc, #156]	; (80044d0 <prvAddNewTaskToReadyList+0xc4>)
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	2b01      	cmp	r3, #1
 8004436:	d110      	bne.n	800445a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8004438:	f000 fbda 	bl	8004bf0 <prvInitialiseTaskLists>
 800443c:	e00d      	b.n	800445a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800443e:	4b26      	ldr	r3, [pc, #152]	; (80044d8 <prvAddNewTaskToReadyList+0xcc>)
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	2b00      	cmp	r3, #0
 8004444:	d109      	bne.n	800445a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8004446:	4b23      	ldr	r3, [pc, #140]	; (80044d4 <prvAddNewTaskToReadyList+0xc8>)
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004450:	429a      	cmp	r2, r3
 8004452:	d802      	bhi.n	800445a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8004454:	4a1f      	ldr	r2, [pc, #124]	; (80044d4 <prvAddNewTaskToReadyList+0xc8>)
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800445a:	4b20      	ldr	r3, [pc, #128]	; (80044dc <prvAddNewTaskToReadyList+0xd0>)
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	3301      	adds	r3, #1
 8004460:	4a1e      	ldr	r2, [pc, #120]	; (80044dc <prvAddNewTaskToReadyList+0xd0>)
 8004462:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8004464:	4b1d      	ldr	r3, [pc, #116]	; (80044dc <prvAddNewTaskToReadyList+0xd0>)
 8004466:	681a      	ldr	r2, [r3, #0]
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004470:	4b1b      	ldr	r3, [pc, #108]	; (80044e0 <prvAddNewTaskToReadyList+0xd4>)
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	429a      	cmp	r2, r3
 8004476:	d903      	bls.n	8004480 <prvAddNewTaskToReadyList+0x74>
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800447c:	4a18      	ldr	r2, [pc, #96]	; (80044e0 <prvAddNewTaskToReadyList+0xd4>)
 800447e:	6013      	str	r3, [r2, #0]
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004484:	4613      	mov	r3, r2
 8004486:	009b      	lsls	r3, r3, #2
 8004488:	4413      	add	r3, r2
 800448a:	009b      	lsls	r3, r3, #2
 800448c:	4a15      	ldr	r2, [pc, #84]	; (80044e4 <prvAddNewTaskToReadyList+0xd8>)
 800448e:	441a      	add	r2, r3
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	3304      	adds	r3, #4
 8004494:	4619      	mov	r1, r3
 8004496:	4610      	mov	r0, r2
 8004498:	f7ff f8fd 	bl	8003696 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800449c:	f001 f9a4 	bl	80057e8 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80044a0:	4b0d      	ldr	r3, [pc, #52]	; (80044d8 <prvAddNewTaskToReadyList+0xcc>)
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	2b00      	cmp	r3, #0
 80044a6:	d00e      	beq.n	80044c6 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80044a8:	4b0a      	ldr	r3, [pc, #40]	; (80044d4 <prvAddNewTaskToReadyList+0xc8>)
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80044b2:	429a      	cmp	r2, r3
 80044b4:	d207      	bcs.n	80044c6 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80044b6:	4b0c      	ldr	r3, [pc, #48]	; (80044e8 <prvAddNewTaskToReadyList+0xdc>)
 80044b8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80044bc:	601a      	str	r2, [r3, #0]
 80044be:	f3bf 8f4f 	dsb	sy
 80044c2:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80044c6:	bf00      	nop
 80044c8:	3708      	adds	r7, #8
 80044ca:	46bd      	mov	sp, r7
 80044cc:	bd80      	pop	{r7, pc}
 80044ce:	bf00      	nop
 80044d0:	20000bbc 	.word	0x20000bbc
 80044d4:	200006e8 	.word	0x200006e8
 80044d8:	20000bc8 	.word	0x20000bc8
 80044dc:	20000bd8 	.word	0x20000bd8
 80044e0:	20000bc4 	.word	0x20000bc4
 80044e4:	200006ec 	.word	0x200006ec
 80044e8:	e000ed04 	.word	0xe000ed04

080044ec <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80044ec:	b580      	push	{r7, lr}
 80044ee:	b08a      	sub	sp, #40	; 0x28
 80044f0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80044f2:	2300      	movs	r3, #0
 80044f4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80044f6:	2300      	movs	r3, #0
 80044f8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80044fa:	463a      	mov	r2, r7
 80044fc:	1d39      	adds	r1, r7, #4
 80044fe:	f107 0308 	add.w	r3, r7, #8
 8004502:	4618      	mov	r0, r3
 8004504:	f7ff f866 	bl	80035d4 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8004508:	6839      	ldr	r1, [r7, #0]
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	68ba      	ldr	r2, [r7, #8]
 800450e:	9202      	str	r2, [sp, #8]
 8004510:	9301      	str	r3, [sp, #4]
 8004512:	2300      	movs	r3, #0
 8004514:	9300      	str	r3, [sp, #0]
 8004516:	2300      	movs	r3, #0
 8004518:	460a      	mov	r2, r1
 800451a:	4920      	ldr	r1, [pc, #128]	; (800459c <vTaskStartScheduler+0xb0>)
 800451c:	4820      	ldr	r0, [pc, #128]	; (80045a0 <vTaskStartScheduler+0xb4>)
 800451e:	f7ff fe51 	bl	80041c4 <xTaskCreateStatic>
 8004522:	4602      	mov	r2, r0
 8004524:	4b1f      	ldr	r3, [pc, #124]	; (80045a4 <vTaskStartScheduler+0xb8>)
 8004526:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8004528:	4b1e      	ldr	r3, [pc, #120]	; (80045a4 <vTaskStartScheduler+0xb8>)
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	2b00      	cmp	r3, #0
 800452e:	d002      	beq.n	8004536 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8004530:	2301      	movs	r3, #1
 8004532:	617b      	str	r3, [r7, #20]
 8004534:	e001      	b.n	800453a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8004536:	2300      	movs	r3, #0
 8004538:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800453a:	697b      	ldr	r3, [r7, #20]
 800453c:	2b01      	cmp	r3, #1
 800453e:	d102      	bne.n	8004546 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8004540:	f000 fcf4 	bl	8004f2c <xTimerCreateTimerTask>
 8004544:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8004546:	697b      	ldr	r3, [r7, #20]
 8004548:	2b01      	cmp	r3, #1
 800454a:	d115      	bne.n	8004578 <vTaskStartScheduler+0x8c>
 800454c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004550:	f383 8811 	msr	BASEPRI, r3
 8004554:	f3bf 8f6f 	isb	sy
 8004558:	f3bf 8f4f 	dsb	sy
 800455c:	613b      	str	r3, [r7, #16]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800455e:	4b12      	ldr	r3, [pc, #72]	; (80045a8 <vTaskStartScheduler+0xbc>)
 8004560:	f04f 32ff 	mov.w	r2, #4294967295
 8004564:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8004566:	4b11      	ldr	r3, [pc, #68]	; (80045ac <vTaskStartScheduler+0xc0>)
 8004568:	2201      	movs	r2, #1
 800456a:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 800456c:	4b10      	ldr	r3, [pc, #64]	; (80045b0 <vTaskStartScheduler+0xc4>)
 800456e:	2200      	movs	r2, #0
 8004570:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8004572:	f001 f86d 	bl	8005650 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8004576:	e00d      	b.n	8004594 <vTaskStartScheduler+0xa8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8004578:	697b      	ldr	r3, [r7, #20]
 800457a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800457e:	d109      	bne.n	8004594 <vTaskStartScheduler+0xa8>
 8004580:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004584:	f383 8811 	msr	BASEPRI, r3
 8004588:	f3bf 8f6f 	isb	sy
 800458c:	f3bf 8f4f 	dsb	sy
 8004590:	60fb      	str	r3, [r7, #12]
 8004592:	e7fe      	b.n	8004592 <vTaskStartScheduler+0xa6>
}
 8004594:	bf00      	nop
 8004596:	3718      	adds	r7, #24
 8004598:	46bd      	mov	sp, r7
 800459a:	bd80      	pop	{r7, pc}
 800459c:	08005e3c 	.word	0x08005e3c
 80045a0:	08004bc1 	.word	0x08004bc1
 80045a4:	20000be0 	.word	0x20000be0
 80045a8:	20000bdc 	.word	0x20000bdc
 80045ac:	20000bc8 	.word	0x20000bc8
 80045b0:	20000bc0 	.word	0x20000bc0

080045b4 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80045b4:	b480      	push	{r7}
 80045b6:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 80045b8:	4b04      	ldr	r3, [pc, #16]	; (80045cc <vTaskSuspendAll+0x18>)
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	3301      	adds	r3, #1
 80045be:	4a03      	ldr	r2, [pc, #12]	; (80045cc <vTaskSuspendAll+0x18>)
 80045c0:	6013      	str	r3, [r2, #0]
}
 80045c2:	bf00      	nop
 80045c4:	46bd      	mov	sp, r7
 80045c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ca:	4770      	bx	lr
 80045cc:	20000be4 	.word	0x20000be4

080045d0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80045d0:	b580      	push	{r7, lr}
 80045d2:	b084      	sub	sp, #16
 80045d4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80045d6:	2300      	movs	r3, #0
 80045d8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80045da:	2300      	movs	r3, #0
 80045dc:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80045de:	4b41      	ldr	r3, [pc, #260]	; (80046e4 <xTaskResumeAll+0x114>)
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	d109      	bne.n	80045fa <xTaskResumeAll+0x2a>
 80045e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80045ea:	f383 8811 	msr	BASEPRI, r3
 80045ee:	f3bf 8f6f 	isb	sy
 80045f2:	f3bf 8f4f 	dsb	sy
 80045f6:	603b      	str	r3, [r7, #0]
 80045f8:	e7fe      	b.n	80045f8 <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80045fa:	f001 f8c7 	bl	800578c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80045fe:	4b39      	ldr	r3, [pc, #228]	; (80046e4 <xTaskResumeAll+0x114>)
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	3b01      	subs	r3, #1
 8004604:	4a37      	ldr	r2, [pc, #220]	; (80046e4 <xTaskResumeAll+0x114>)
 8004606:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004608:	4b36      	ldr	r3, [pc, #216]	; (80046e4 <xTaskResumeAll+0x114>)
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	2b00      	cmp	r3, #0
 800460e:	d162      	bne.n	80046d6 <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8004610:	4b35      	ldr	r3, [pc, #212]	; (80046e8 <xTaskResumeAll+0x118>)
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	2b00      	cmp	r3, #0
 8004616:	d05e      	beq.n	80046d6 <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004618:	e02f      	b.n	800467a <xTaskResumeAll+0xaa>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 800461a:	4b34      	ldr	r3, [pc, #208]	; (80046ec <xTaskResumeAll+0x11c>)
 800461c:	68db      	ldr	r3, [r3, #12]
 800461e:	68db      	ldr	r3, [r3, #12]
 8004620:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	3318      	adds	r3, #24
 8004626:	4618      	mov	r0, r3
 8004628:	f7ff f892 	bl	8003750 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	3304      	adds	r3, #4
 8004630:	4618      	mov	r0, r3
 8004632:	f7ff f88d 	bl	8003750 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800463a:	4b2d      	ldr	r3, [pc, #180]	; (80046f0 <xTaskResumeAll+0x120>)
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	429a      	cmp	r2, r3
 8004640:	d903      	bls.n	800464a <xTaskResumeAll+0x7a>
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004646:	4a2a      	ldr	r2, [pc, #168]	; (80046f0 <xTaskResumeAll+0x120>)
 8004648:	6013      	str	r3, [r2, #0]
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800464e:	4613      	mov	r3, r2
 8004650:	009b      	lsls	r3, r3, #2
 8004652:	4413      	add	r3, r2
 8004654:	009b      	lsls	r3, r3, #2
 8004656:	4a27      	ldr	r2, [pc, #156]	; (80046f4 <xTaskResumeAll+0x124>)
 8004658:	441a      	add	r2, r3
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	3304      	adds	r3, #4
 800465e:	4619      	mov	r1, r3
 8004660:	4610      	mov	r0, r2
 8004662:	f7ff f818 	bl	8003696 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800466a:	4b23      	ldr	r3, [pc, #140]	; (80046f8 <xTaskResumeAll+0x128>)
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004670:	429a      	cmp	r2, r3
 8004672:	d302      	bcc.n	800467a <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8004674:	4b21      	ldr	r3, [pc, #132]	; (80046fc <xTaskResumeAll+0x12c>)
 8004676:	2201      	movs	r2, #1
 8004678:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800467a:	4b1c      	ldr	r3, [pc, #112]	; (80046ec <xTaskResumeAll+0x11c>)
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	2b00      	cmp	r3, #0
 8004680:	d1cb      	bne.n	800461a <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	2b00      	cmp	r3, #0
 8004686:	d001      	beq.n	800468c <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8004688:	f000 fb4c 	bl	8004d24 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800468c:	4b1c      	ldr	r3, [pc, #112]	; (8004700 <xTaskResumeAll+0x130>)
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	2b00      	cmp	r3, #0
 8004696:	d010      	beq.n	80046ba <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8004698:	f000 f846 	bl	8004728 <xTaskIncrementTick>
 800469c:	4603      	mov	r3, r0
 800469e:	2b00      	cmp	r3, #0
 80046a0:	d002      	beq.n	80046a8 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 80046a2:	4b16      	ldr	r3, [pc, #88]	; (80046fc <xTaskResumeAll+0x12c>)
 80046a4:	2201      	movs	r2, #1
 80046a6:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	3b01      	subs	r3, #1
 80046ac:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	2b00      	cmp	r3, #0
 80046b2:	d1f1      	bne.n	8004698 <xTaskResumeAll+0xc8>

						uxPendedTicks = 0;
 80046b4:	4b12      	ldr	r3, [pc, #72]	; (8004700 <xTaskResumeAll+0x130>)
 80046b6:	2200      	movs	r2, #0
 80046b8:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80046ba:	4b10      	ldr	r3, [pc, #64]	; (80046fc <xTaskResumeAll+0x12c>)
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d009      	beq.n	80046d6 <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80046c2:	2301      	movs	r3, #1
 80046c4:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80046c6:	4b0f      	ldr	r3, [pc, #60]	; (8004704 <xTaskResumeAll+0x134>)
 80046c8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80046cc:	601a      	str	r2, [r3, #0]
 80046ce:	f3bf 8f4f 	dsb	sy
 80046d2:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80046d6:	f001 f887 	bl	80057e8 <vPortExitCritical>

	return xAlreadyYielded;
 80046da:	68bb      	ldr	r3, [r7, #8]
}
 80046dc:	4618      	mov	r0, r3
 80046de:	3710      	adds	r7, #16
 80046e0:	46bd      	mov	sp, r7
 80046e2:	bd80      	pop	{r7, pc}
 80046e4:	20000be4 	.word	0x20000be4
 80046e8:	20000bbc 	.word	0x20000bbc
 80046ec:	20000b7c 	.word	0x20000b7c
 80046f0:	20000bc4 	.word	0x20000bc4
 80046f4:	200006ec 	.word	0x200006ec
 80046f8:	200006e8 	.word	0x200006e8
 80046fc:	20000bd0 	.word	0x20000bd0
 8004700:	20000bcc 	.word	0x20000bcc
 8004704:	e000ed04 	.word	0xe000ed04

08004708 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8004708:	b480      	push	{r7}
 800470a:	b083      	sub	sp, #12
 800470c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800470e:	4b05      	ldr	r3, [pc, #20]	; (8004724 <xTaskGetTickCount+0x1c>)
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8004714:	687b      	ldr	r3, [r7, #4]
}
 8004716:	4618      	mov	r0, r3
 8004718:	370c      	adds	r7, #12
 800471a:	46bd      	mov	sp, r7
 800471c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004720:	4770      	bx	lr
 8004722:	bf00      	nop
 8004724:	20000bc0 	.word	0x20000bc0

08004728 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8004728:	b580      	push	{r7, lr}
 800472a:	b086      	sub	sp, #24
 800472c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800472e:	2300      	movs	r3, #0
 8004730:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004732:	4b51      	ldr	r3, [pc, #324]	; (8004878 <xTaskIncrementTick+0x150>)
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	2b00      	cmp	r3, #0
 8004738:	f040 808d 	bne.w	8004856 <xTaskIncrementTick+0x12e>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800473c:	4b4f      	ldr	r3, [pc, #316]	; (800487c <xTaskIncrementTick+0x154>)
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	3301      	adds	r3, #1
 8004742:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8004744:	4a4d      	ldr	r2, [pc, #308]	; (800487c <xTaskIncrementTick+0x154>)
 8004746:	693b      	ldr	r3, [r7, #16]
 8004748:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800474a:	693b      	ldr	r3, [r7, #16]
 800474c:	2b00      	cmp	r3, #0
 800474e:	d11f      	bne.n	8004790 <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 8004750:	4b4b      	ldr	r3, [pc, #300]	; (8004880 <xTaskIncrementTick+0x158>)
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	2b00      	cmp	r3, #0
 8004758:	d009      	beq.n	800476e <xTaskIncrementTick+0x46>
 800475a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800475e:	f383 8811 	msr	BASEPRI, r3
 8004762:	f3bf 8f6f 	isb	sy
 8004766:	f3bf 8f4f 	dsb	sy
 800476a:	603b      	str	r3, [r7, #0]
 800476c:	e7fe      	b.n	800476c <xTaskIncrementTick+0x44>
 800476e:	4b44      	ldr	r3, [pc, #272]	; (8004880 <xTaskIncrementTick+0x158>)
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	60fb      	str	r3, [r7, #12]
 8004774:	4b43      	ldr	r3, [pc, #268]	; (8004884 <xTaskIncrementTick+0x15c>)
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	4a41      	ldr	r2, [pc, #260]	; (8004880 <xTaskIncrementTick+0x158>)
 800477a:	6013      	str	r3, [r2, #0]
 800477c:	4a41      	ldr	r2, [pc, #260]	; (8004884 <xTaskIncrementTick+0x15c>)
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	6013      	str	r3, [r2, #0]
 8004782:	4b41      	ldr	r3, [pc, #260]	; (8004888 <xTaskIncrementTick+0x160>)
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	3301      	adds	r3, #1
 8004788:	4a3f      	ldr	r2, [pc, #252]	; (8004888 <xTaskIncrementTick+0x160>)
 800478a:	6013      	str	r3, [r2, #0]
 800478c:	f000 faca 	bl	8004d24 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8004790:	4b3e      	ldr	r3, [pc, #248]	; (800488c <xTaskIncrementTick+0x164>)
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	693a      	ldr	r2, [r7, #16]
 8004796:	429a      	cmp	r2, r3
 8004798:	d34e      	bcc.n	8004838 <xTaskIncrementTick+0x110>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800479a:	4b39      	ldr	r3, [pc, #228]	; (8004880 <xTaskIncrementTick+0x158>)
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	d101      	bne.n	80047a8 <xTaskIncrementTick+0x80>
 80047a4:	2301      	movs	r3, #1
 80047a6:	e000      	b.n	80047aa <xTaskIncrementTick+0x82>
 80047a8:	2300      	movs	r3, #0
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d004      	beq.n	80047b8 <xTaskIncrementTick+0x90>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80047ae:	4b37      	ldr	r3, [pc, #220]	; (800488c <xTaskIncrementTick+0x164>)
 80047b0:	f04f 32ff 	mov.w	r2, #4294967295
 80047b4:	601a      	str	r2, [r3, #0]
					break;
 80047b6:	e03f      	b.n	8004838 <xTaskIncrementTick+0x110>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 80047b8:	4b31      	ldr	r3, [pc, #196]	; (8004880 <xTaskIncrementTick+0x158>)
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	68db      	ldr	r3, [r3, #12]
 80047be:	68db      	ldr	r3, [r3, #12]
 80047c0:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80047c2:	68bb      	ldr	r3, [r7, #8]
 80047c4:	685b      	ldr	r3, [r3, #4]
 80047c6:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80047c8:	693a      	ldr	r2, [r7, #16]
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	429a      	cmp	r2, r3
 80047ce:	d203      	bcs.n	80047d8 <xTaskIncrementTick+0xb0>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80047d0:	4a2e      	ldr	r2, [pc, #184]	; (800488c <xTaskIncrementTick+0x164>)
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	6013      	str	r3, [r2, #0]
						break;
 80047d6:	e02f      	b.n	8004838 <xTaskIncrementTick+0x110>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80047d8:	68bb      	ldr	r3, [r7, #8]
 80047da:	3304      	adds	r3, #4
 80047dc:	4618      	mov	r0, r3
 80047de:	f7fe ffb7 	bl	8003750 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80047e2:	68bb      	ldr	r3, [r7, #8]
 80047e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	d004      	beq.n	80047f4 <xTaskIncrementTick+0xcc>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80047ea:	68bb      	ldr	r3, [r7, #8]
 80047ec:	3318      	adds	r3, #24
 80047ee:	4618      	mov	r0, r3
 80047f0:	f7fe ffae 	bl	8003750 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80047f4:	68bb      	ldr	r3, [r7, #8]
 80047f6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80047f8:	4b25      	ldr	r3, [pc, #148]	; (8004890 <xTaskIncrementTick+0x168>)
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	429a      	cmp	r2, r3
 80047fe:	d903      	bls.n	8004808 <xTaskIncrementTick+0xe0>
 8004800:	68bb      	ldr	r3, [r7, #8]
 8004802:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004804:	4a22      	ldr	r2, [pc, #136]	; (8004890 <xTaskIncrementTick+0x168>)
 8004806:	6013      	str	r3, [r2, #0]
 8004808:	68bb      	ldr	r3, [r7, #8]
 800480a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800480c:	4613      	mov	r3, r2
 800480e:	009b      	lsls	r3, r3, #2
 8004810:	4413      	add	r3, r2
 8004812:	009b      	lsls	r3, r3, #2
 8004814:	4a1f      	ldr	r2, [pc, #124]	; (8004894 <xTaskIncrementTick+0x16c>)
 8004816:	441a      	add	r2, r3
 8004818:	68bb      	ldr	r3, [r7, #8]
 800481a:	3304      	adds	r3, #4
 800481c:	4619      	mov	r1, r3
 800481e:	4610      	mov	r0, r2
 8004820:	f7fe ff39 	bl	8003696 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004824:	68bb      	ldr	r3, [r7, #8]
 8004826:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004828:	4b1b      	ldr	r3, [pc, #108]	; (8004898 <xTaskIncrementTick+0x170>)
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800482e:	429a      	cmp	r2, r3
 8004830:	d3b3      	bcc.n	800479a <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 8004832:	2301      	movs	r3, #1
 8004834:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004836:	e7b0      	b.n	800479a <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8004838:	4b17      	ldr	r3, [pc, #92]	; (8004898 <xTaskIncrementTick+0x170>)
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800483e:	4915      	ldr	r1, [pc, #84]	; (8004894 <xTaskIncrementTick+0x16c>)
 8004840:	4613      	mov	r3, r2
 8004842:	009b      	lsls	r3, r3, #2
 8004844:	4413      	add	r3, r2
 8004846:	009b      	lsls	r3, r3, #2
 8004848:	440b      	add	r3, r1
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	2b01      	cmp	r3, #1
 800484e:	d907      	bls.n	8004860 <xTaskIncrementTick+0x138>
			{
				xSwitchRequired = pdTRUE;
 8004850:	2301      	movs	r3, #1
 8004852:	617b      	str	r3, [r7, #20]
 8004854:	e004      	b.n	8004860 <xTaskIncrementTick+0x138>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8004856:	4b11      	ldr	r3, [pc, #68]	; (800489c <xTaskIncrementTick+0x174>)
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	3301      	adds	r3, #1
 800485c:	4a0f      	ldr	r2, [pc, #60]	; (800489c <xTaskIncrementTick+0x174>)
 800485e:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8004860:	4b0f      	ldr	r3, [pc, #60]	; (80048a0 <xTaskIncrementTick+0x178>)
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	2b00      	cmp	r3, #0
 8004866:	d001      	beq.n	800486c <xTaskIncrementTick+0x144>
		{
			xSwitchRequired = pdTRUE;
 8004868:	2301      	movs	r3, #1
 800486a:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800486c:	697b      	ldr	r3, [r7, #20]
}
 800486e:	4618      	mov	r0, r3
 8004870:	3718      	adds	r7, #24
 8004872:	46bd      	mov	sp, r7
 8004874:	bd80      	pop	{r7, pc}
 8004876:	bf00      	nop
 8004878:	20000be4 	.word	0x20000be4
 800487c:	20000bc0 	.word	0x20000bc0
 8004880:	20000b74 	.word	0x20000b74
 8004884:	20000b78 	.word	0x20000b78
 8004888:	20000bd4 	.word	0x20000bd4
 800488c:	20000bdc 	.word	0x20000bdc
 8004890:	20000bc4 	.word	0x20000bc4
 8004894:	200006ec 	.word	0x200006ec
 8004898:	200006e8 	.word	0x200006e8
 800489c:	20000bcc 	.word	0x20000bcc
 80048a0:	20000bd0 	.word	0x20000bd0

080048a4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80048a4:	b480      	push	{r7}
 80048a6:	b085      	sub	sp, #20
 80048a8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80048aa:	4b27      	ldr	r3, [pc, #156]	; (8004948 <vTaskSwitchContext+0xa4>)
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	2b00      	cmp	r3, #0
 80048b0:	d003      	beq.n	80048ba <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80048b2:	4b26      	ldr	r3, [pc, #152]	; (800494c <vTaskSwitchContext+0xa8>)
 80048b4:	2201      	movs	r2, #1
 80048b6:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80048b8:	e040      	b.n	800493c <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 80048ba:	4b24      	ldr	r3, [pc, #144]	; (800494c <vTaskSwitchContext+0xa8>)
 80048bc:	2200      	movs	r2, #0
 80048be:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 80048c0:	4b23      	ldr	r3, [pc, #140]	; (8004950 <vTaskSwitchContext+0xac>)
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	60fb      	str	r3, [r7, #12]
 80048c6:	e00f      	b.n	80048e8 <vTaskSwitchContext+0x44>
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	d109      	bne.n	80048e2 <vTaskSwitchContext+0x3e>
 80048ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80048d2:	f383 8811 	msr	BASEPRI, r3
 80048d6:	f3bf 8f6f 	isb	sy
 80048da:	f3bf 8f4f 	dsb	sy
 80048de:	607b      	str	r3, [r7, #4]
 80048e0:	e7fe      	b.n	80048e0 <vTaskSwitchContext+0x3c>
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	3b01      	subs	r3, #1
 80048e6:	60fb      	str	r3, [r7, #12]
 80048e8:	491a      	ldr	r1, [pc, #104]	; (8004954 <vTaskSwitchContext+0xb0>)
 80048ea:	68fa      	ldr	r2, [r7, #12]
 80048ec:	4613      	mov	r3, r2
 80048ee:	009b      	lsls	r3, r3, #2
 80048f0:	4413      	add	r3, r2
 80048f2:	009b      	lsls	r3, r3, #2
 80048f4:	440b      	add	r3, r1
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	d0e5      	beq.n	80048c8 <vTaskSwitchContext+0x24>
 80048fc:	68fa      	ldr	r2, [r7, #12]
 80048fe:	4613      	mov	r3, r2
 8004900:	009b      	lsls	r3, r3, #2
 8004902:	4413      	add	r3, r2
 8004904:	009b      	lsls	r3, r3, #2
 8004906:	4a13      	ldr	r2, [pc, #76]	; (8004954 <vTaskSwitchContext+0xb0>)
 8004908:	4413      	add	r3, r2
 800490a:	60bb      	str	r3, [r7, #8]
 800490c:	68bb      	ldr	r3, [r7, #8]
 800490e:	685b      	ldr	r3, [r3, #4]
 8004910:	685a      	ldr	r2, [r3, #4]
 8004912:	68bb      	ldr	r3, [r7, #8]
 8004914:	605a      	str	r2, [r3, #4]
 8004916:	68bb      	ldr	r3, [r7, #8]
 8004918:	685a      	ldr	r2, [r3, #4]
 800491a:	68bb      	ldr	r3, [r7, #8]
 800491c:	3308      	adds	r3, #8
 800491e:	429a      	cmp	r2, r3
 8004920:	d104      	bne.n	800492c <vTaskSwitchContext+0x88>
 8004922:	68bb      	ldr	r3, [r7, #8]
 8004924:	685b      	ldr	r3, [r3, #4]
 8004926:	685a      	ldr	r2, [r3, #4]
 8004928:	68bb      	ldr	r3, [r7, #8]
 800492a:	605a      	str	r2, [r3, #4]
 800492c:	68bb      	ldr	r3, [r7, #8]
 800492e:	685b      	ldr	r3, [r3, #4]
 8004930:	68db      	ldr	r3, [r3, #12]
 8004932:	4a09      	ldr	r2, [pc, #36]	; (8004958 <vTaskSwitchContext+0xb4>)
 8004934:	6013      	str	r3, [r2, #0]
 8004936:	4a06      	ldr	r2, [pc, #24]	; (8004950 <vTaskSwitchContext+0xac>)
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	6013      	str	r3, [r2, #0]
}
 800493c:	bf00      	nop
 800493e:	3714      	adds	r7, #20
 8004940:	46bd      	mov	sp, r7
 8004942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004946:	4770      	bx	lr
 8004948:	20000be4 	.word	0x20000be4
 800494c:	20000bd0 	.word	0x20000bd0
 8004950:	20000bc4 	.word	0x20000bc4
 8004954:	200006ec 	.word	0x200006ec
 8004958:	200006e8 	.word	0x200006e8

0800495c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800495c:	b580      	push	{r7, lr}
 800495e:	b084      	sub	sp, #16
 8004960:	af00      	add	r7, sp, #0
 8004962:	6078      	str	r0, [r7, #4]
 8004964:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	2b00      	cmp	r3, #0
 800496a:	d109      	bne.n	8004980 <vTaskPlaceOnEventList+0x24>
 800496c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004970:	f383 8811 	msr	BASEPRI, r3
 8004974:	f3bf 8f6f 	isb	sy
 8004978:	f3bf 8f4f 	dsb	sy
 800497c:	60fb      	str	r3, [r7, #12]
 800497e:	e7fe      	b.n	800497e <vTaskPlaceOnEventList+0x22>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8004980:	4b07      	ldr	r3, [pc, #28]	; (80049a0 <vTaskPlaceOnEventList+0x44>)
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	3318      	adds	r3, #24
 8004986:	4619      	mov	r1, r3
 8004988:	6878      	ldr	r0, [r7, #4]
 800498a:	f7fe fea8 	bl	80036de <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800498e:	2101      	movs	r1, #1
 8004990:	6838      	ldr	r0, [r7, #0]
 8004992:	f000 fa77 	bl	8004e84 <prvAddCurrentTaskToDelayedList>
}
 8004996:	bf00      	nop
 8004998:	3710      	adds	r7, #16
 800499a:	46bd      	mov	sp, r7
 800499c:	bd80      	pop	{r7, pc}
 800499e:	bf00      	nop
 80049a0:	200006e8 	.word	0x200006e8

080049a4 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80049a4:	b580      	push	{r7, lr}
 80049a6:	b086      	sub	sp, #24
 80049a8:	af00      	add	r7, sp, #0
 80049aa:	60f8      	str	r0, [r7, #12]
 80049ac:	60b9      	str	r1, [r7, #8]
 80049ae:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d109      	bne.n	80049ca <vTaskPlaceOnEventListRestricted+0x26>
 80049b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80049ba:	f383 8811 	msr	BASEPRI, r3
 80049be:	f3bf 8f6f 	isb	sy
 80049c2:	f3bf 8f4f 	dsb	sy
 80049c6:	617b      	str	r3, [r7, #20]
 80049c8:	e7fe      	b.n	80049c8 <vTaskPlaceOnEventListRestricted+0x24>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80049ca:	4b0a      	ldr	r3, [pc, #40]	; (80049f4 <vTaskPlaceOnEventListRestricted+0x50>)
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	3318      	adds	r3, #24
 80049d0:	4619      	mov	r1, r3
 80049d2:	68f8      	ldr	r0, [r7, #12]
 80049d4:	f7fe fe5f 	bl	8003696 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d002      	beq.n	80049e4 <vTaskPlaceOnEventListRestricted+0x40>
		{
			xTicksToWait = portMAX_DELAY;
 80049de:	f04f 33ff 	mov.w	r3, #4294967295
 80049e2:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80049e4:	6879      	ldr	r1, [r7, #4]
 80049e6:	68b8      	ldr	r0, [r7, #8]
 80049e8:	f000 fa4c 	bl	8004e84 <prvAddCurrentTaskToDelayedList>
	}
 80049ec:	bf00      	nop
 80049ee:	3718      	adds	r7, #24
 80049f0:	46bd      	mov	sp, r7
 80049f2:	bd80      	pop	{r7, pc}
 80049f4:	200006e8 	.word	0x200006e8

080049f8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80049f8:	b580      	push	{r7, lr}
 80049fa:	b086      	sub	sp, #24
 80049fc:	af00      	add	r7, sp, #0
 80049fe:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	68db      	ldr	r3, [r3, #12]
 8004a04:	68db      	ldr	r3, [r3, #12]
 8004a06:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8004a08:	693b      	ldr	r3, [r7, #16]
 8004a0a:	2b00      	cmp	r3, #0
 8004a0c:	d109      	bne.n	8004a22 <xTaskRemoveFromEventList+0x2a>
 8004a0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a12:	f383 8811 	msr	BASEPRI, r3
 8004a16:	f3bf 8f6f 	isb	sy
 8004a1a:	f3bf 8f4f 	dsb	sy
 8004a1e:	60fb      	str	r3, [r7, #12]
 8004a20:	e7fe      	b.n	8004a20 <xTaskRemoveFromEventList+0x28>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8004a22:	693b      	ldr	r3, [r7, #16]
 8004a24:	3318      	adds	r3, #24
 8004a26:	4618      	mov	r0, r3
 8004a28:	f7fe fe92 	bl	8003750 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004a2c:	4b1d      	ldr	r3, [pc, #116]	; (8004aa4 <xTaskRemoveFromEventList+0xac>)
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	2b00      	cmp	r3, #0
 8004a32:	d11d      	bne.n	8004a70 <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8004a34:	693b      	ldr	r3, [r7, #16]
 8004a36:	3304      	adds	r3, #4
 8004a38:	4618      	mov	r0, r3
 8004a3a:	f7fe fe89 	bl	8003750 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8004a3e:	693b      	ldr	r3, [r7, #16]
 8004a40:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004a42:	4b19      	ldr	r3, [pc, #100]	; (8004aa8 <xTaskRemoveFromEventList+0xb0>)
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	429a      	cmp	r2, r3
 8004a48:	d903      	bls.n	8004a52 <xTaskRemoveFromEventList+0x5a>
 8004a4a:	693b      	ldr	r3, [r7, #16]
 8004a4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a4e:	4a16      	ldr	r2, [pc, #88]	; (8004aa8 <xTaskRemoveFromEventList+0xb0>)
 8004a50:	6013      	str	r3, [r2, #0]
 8004a52:	693b      	ldr	r3, [r7, #16]
 8004a54:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004a56:	4613      	mov	r3, r2
 8004a58:	009b      	lsls	r3, r3, #2
 8004a5a:	4413      	add	r3, r2
 8004a5c:	009b      	lsls	r3, r3, #2
 8004a5e:	4a13      	ldr	r2, [pc, #76]	; (8004aac <xTaskRemoveFromEventList+0xb4>)
 8004a60:	441a      	add	r2, r3
 8004a62:	693b      	ldr	r3, [r7, #16]
 8004a64:	3304      	adds	r3, #4
 8004a66:	4619      	mov	r1, r3
 8004a68:	4610      	mov	r0, r2
 8004a6a:	f7fe fe14 	bl	8003696 <vListInsertEnd>
 8004a6e:	e005      	b.n	8004a7c <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8004a70:	693b      	ldr	r3, [r7, #16]
 8004a72:	3318      	adds	r3, #24
 8004a74:	4619      	mov	r1, r3
 8004a76:	480e      	ldr	r0, [pc, #56]	; (8004ab0 <xTaskRemoveFromEventList+0xb8>)
 8004a78:	f7fe fe0d 	bl	8003696 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8004a7c:	693b      	ldr	r3, [r7, #16]
 8004a7e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004a80:	4b0c      	ldr	r3, [pc, #48]	; (8004ab4 <xTaskRemoveFromEventList+0xbc>)
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a86:	429a      	cmp	r2, r3
 8004a88:	d905      	bls.n	8004a96 <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8004a8a:	2301      	movs	r3, #1
 8004a8c:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8004a8e:	4b0a      	ldr	r3, [pc, #40]	; (8004ab8 <xTaskRemoveFromEventList+0xc0>)
 8004a90:	2201      	movs	r2, #1
 8004a92:	601a      	str	r2, [r3, #0]
 8004a94:	e001      	b.n	8004a9a <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 8004a96:	2300      	movs	r3, #0
 8004a98:	617b      	str	r3, [r7, #20]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 8004a9a:	697b      	ldr	r3, [r7, #20]
}
 8004a9c:	4618      	mov	r0, r3
 8004a9e:	3718      	adds	r7, #24
 8004aa0:	46bd      	mov	sp, r7
 8004aa2:	bd80      	pop	{r7, pc}
 8004aa4:	20000be4 	.word	0x20000be4
 8004aa8:	20000bc4 	.word	0x20000bc4
 8004aac:	200006ec 	.word	0x200006ec
 8004ab0:	20000b7c 	.word	0x20000b7c
 8004ab4:	200006e8 	.word	0x200006e8
 8004ab8:	20000bd0 	.word	0x20000bd0

08004abc <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8004abc:	b480      	push	{r7}
 8004abe:	b083      	sub	sp, #12
 8004ac0:	af00      	add	r7, sp, #0
 8004ac2:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8004ac4:	4b06      	ldr	r3, [pc, #24]	; (8004ae0 <vTaskInternalSetTimeOutState+0x24>)
 8004ac6:	681a      	ldr	r2, [r3, #0]
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8004acc:	4b05      	ldr	r3, [pc, #20]	; (8004ae4 <vTaskInternalSetTimeOutState+0x28>)
 8004ace:	681a      	ldr	r2, [r3, #0]
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	605a      	str	r2, [r3, #4]
}
 8004ad4:	bf00      	nop
 8004ad6:	370c      	adds	r7, #12
 8004ad8:	46bd      	mov	sp, r7
 8004ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ade:	4770      	bx	lr
 8004ae0:	20000bd4 	.word	0x20000bd4
 8004ae4:	20000bc0 	.word	0x20000bc0

08004ae8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8004ae8:	b580      	push	{r7, lr}
 8004aea:	b088      	sub	sp, #32
 8004aec:	af00      	add	r7, sp, #0
 8004aee:	6078      	str	r0, [r7, #4]
 8004af0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	2b00      	cmp	r3, #0
 8004af6:	d109      	bne.n	8004b0c <xTaskCheckForTimeOut+0x24>
 8004af8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004afc:	f383 8811 	msr	BASEPRI, r3
 8004b00:	f3bf 8f6f 	isb	sy
 8004b04:	f3bf 8f4f 	dsb	sy
 8004b08:	613b      	str	r3, [r7, #16]
 8004b0a:	e7fe      	b.n	8004b0a <xTaskCheckForTimeOut+0x22>
	configASSERT( pxTicksToWait );
 8004b0c:	683b      	ldr	r3, [r7, #0]
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	d109      	bne.n	8004b26 <xTaskCheckForTimeOut+0x3e>
 8004b12:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b16:	f383 8811 	msr	BASEPRI, r3
 8004b1a:	f3bf 8f6f 	isb	sy
 8004b1e:	f3bf 8f4f 	dsb	sy
 8004b22:	60fb      	str	r3, [r7, #12]
 8004b24:	e7fe      	b.n	8004b24 <xTaskCheckForTimeOut+0x3c>

	taskENTER_CRITICAL();
 8004b26:	f000 fe31 	bl	800578c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8004b2a:	4b1d      	ldr	r3, [pc, #116]	; (8004ba0 <xTaskCheckForTimeOut+0xb8>)
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	685b      	ldr	r3, [r3, #4]
 8004b34:	69ba      	ldr	r2, [r7, #24]
 8004b36:	1ad3      	subs	r3, r2, r3
 8004b38:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8004b3a:	683b      	ldr	r3, [r7, #0]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b42:	d102      	bne.n	8004b4a <xTaskCheckForTimeOut+0x62>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8004b44:	2300      	movs	r3, #0
 8004b46:	61fb      	str	r3, [r7, #28]
 8004b48:	e023      	b.n	8004b92 <xTaskCheckForTimeOut+0xaa>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	681a      	ldr	r2, [r3, #0]
 8004b4e:	4b15      	ldr	r3, [pc, #84]	; (8004ba4 <xTaskCheckForTimeOut+0xbc>)
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	429a      	cmp	r2, r3
 8004b54:	d007      	beq.n	8004b66 <xTaskCheckForTimeOut+0x7e>
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	685b      	ldr	r3, [r3, #4]
 8004b5a:	69ba      	ldr	r2, [r7, #24]
 8004b5c:	429a      	cmp	r2, r3
 8004b5e:	d302      	bcc.n	8004b66 <xTaskCheckForTimeOut+0x7e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8004b60:	2301      	movs	r3, #1
 8004b62:	61fb      	str	r3, [r7, #28]
 8004b64:	e015      	b.n	8004b92 <xTaskCheckForTimeOut+0xaa>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8004b66:	683b      	ldr	r3, [r7, #0]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	697a      	ldr	r2, [r7, #20]
 8004b6c:	429a      	cmp	r2, r3
 8004b6e:	d20b      	bcs.n	8004b88 <xTaskCheckForTimeOut+0xa0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8004b70:	683b      	ldr	r3, [r7, #0]
 8004b72:	681a      	ldr	r2, [r3, #0]
 8004b74:	697b      	ldr	r3, [r7, #20]
 8004b76:	1ad2      	subs	r2, r2, r3
 8004b78:	683b      	ldr	r3, [r7, #0]
 8004b7a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8004b7c:	6878      	ldr	r0, [r7, #4]
 8004b7e:	f7ff ff9d 	bl	8004abc <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8004b82:	2300      	movs	r3, #0
 8004b84:	61fb      	str	r3, [r7, #28]
 8004b86:	e004      	b.n	8004b92 <xTaskCheckForTimeOut+0xaa>
		}
		else
		{
			*pxTicksToWait = 0;
 8004b88:	683b      	ldr	r3, [r7, #0]
 8004b8a:	2200      	movs	r2, #0
 8004b8c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8004b8e:	2301      	movs	r3, #1
 8004b90:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8004b92:	f000 fe29 	bl	80057e8 <vPortExitCritical>

	return xReturn;
 8004b96:	69fb      	ldr	r3, [r7, #28]
}
 8004b98:	4618      	mov	r0, r3
 8004b9a:	3720      	adds	r7, #32
 8004b9c:	46bd      	mov	sp, r7
 8004b9e:	bd80      	pop	{r7, pc}
 8004ba0:	20000bc0 	.word	0x20000bc0
 8004ba4:	20000bd4 	.word	0x20000bd4

08004ba8 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8004ba8:	b480      	push	{r7}
 8004baa:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8004bac:	4b03      	ldr	r3, [pc, #12]	; (8004bbc <vTaskMissedYield+0x14>)
 8004bae:	2201      	movs	r2, #1
 8004bb0:	601a      	str	r2, [r3, #0]
}
 8004bb2:	bf00      	nop
 8004bb4:	46bd      	mov	sp, r7
 8004bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bba:	4770      	bx	lr
 8004bbc:	20000bd0 	.word	0x20000bd0

08004bc0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8004bc0:	b580      	push	{r7, lr}
 8004bc2:	b082      	sub	sp, #8
 8004bc4:	af00      	add	r7, sp, #0
 8004bc6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8004bc8:	f000 f852 	bl	8004c70 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8004bcc:	4b06      	ldr	r3, [pc, #24]	; (8004be8 <prvIdleTask+0x28>)
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	2b01      	cmp	r3, #1
 8004bd2:	d9f9      	bls.n	8004bc8 <prvIdleTask+0x8>
			{
				taskYIELD();
 8004bd4:	4b05      	ldr	r3, [pc, #20]	; (8004bec <prvIdleTask+0x2c>)
 8004bd6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004bda:	601a      	str	r2, [r3, #0]
 8004bdc:	f3bf 8f4f 	dsb	sy
 8004be0:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8004be4:	e7f0      	b.n	8004bc8 <prvIdleTask+0x8>
 8004be6:	bf00      	nop
 8004be8:	200006ec 	.word	0x200006ec
 8004bec:	e000ed04 	.word	0xe000ed04

08004bf0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8004bf0:	b580      	push	{r7, lr}
 8004bf2:	b082      	sub	sp, #8
 8004bf4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004bf6:	2300      	movs	r3, #0
 8004bf8:	607b      	str	r3, [r7, #4]
 8004bfa:	e00c      	b.n	8004c16 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8004bfc:	687a      	ldr	r2, [r7, #4]
 8004bfe:	4613      	mov	r3, r2
 8004c00:	009b      	lsls	r3, r3, #2
 8004c02:	4413      	add	r3, r2
 8004c04:	009b      	lsls	r3, r3, #2
 8004c06:	4a12      	ldr	r2, [pc, #72]	; (8004c50 <prvInitialiseTaskLists+0x60>)
 8004c08:	4413      	add	r3, r2
 8004c0a:	4618      	mov	r0, r3
 8004c0c:	f7fe fd16 	bl	800363c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	3301      	adds	r3, #1
 8004c14:	607b      	str	r3, [r7, #4]
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	2b37      	cmp	r3, #55	; 0x37
 8004c1a:	d9ef      	bls.n	8004bfc <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8004c1c:	480d      	ldr	r0, [pc, #52]	; (8004c54 <prvInitialiseTaskLists+0x64>)
 8004c1e:	f7fe fd0d 	bl	800363c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8004c22:	480d      	ldr	r0, [pc, #52]	; (8004c58 <prvInitialiseTaskLists+0x68>)
 8004c24:	f7fe fd0a 	bl	800363c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8004c28:	480c      	ldr	r0, [pc, #48]	; (8004c5c <prvInitialiseTaskLists+0x6c>)
 8004c2a:	f7fe fd07 	bl	800363c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8004c2e:	480c      	ldr	r0, [pc, #48]	; (8004c60 <prvInitialiseTaskLists+0x70>)
 8004c30:	f7fe fd04 	bl	800363c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8004c34:	480b      	ldr	r0, [pc, #44]	; (8004c64 <prvInitialiseTaskLists+0x74>)
 8004c36:	f7fe fd01 	bl	800363c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8004c3a:	4b0b      	ldr	r3, [pc, #44]	; (8004c68 <prvInitialiseTaskLists+0x78>)
 8004c3c:	4a05      	ldr	r2, [pc, #20]	; (8004c54 <prvInitialiseTaskLists+0x64>)
 8004c3e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8004c40:	4b0a      	ldr	r3, [pc, #40]	; (8004c6c <prvInitialiseTaskLists+0x7c>)
 8004c42:	4a05      	ldr	r2, [pc, #20]	; (8004c58 <prvInitialiseTaskLists+0x68>)
 8004c44:	601a      	str	r2, [r3, #0]
}
 8004c46:	bf00      	nop
 8004c48:	3708      	adds	r7, #8
 8004c4a:	46bd      	mov	sp, r7
 8004c4c:	bd80      	pop	{r7, pc}
 8004c4e:	bf00      	nop
 8004c50:	200006ec 	.word	0x200006ec
 8004c54:	20000b4c 	.word	0x20000b4c
 8004c58:	20000b60 	.word	0x20000b60
 8004c5c:	20000b7c 	.word	0x20000b7c
 8004c60:	20000b90 	.word	0x20000b90
 8004c64:	20000ba8 	.word	0x20000ba8
 8004c68:	20000b74 	.word	0x20000b74
 8004c6c:	20000b78 	.word	0x20000b78

08004c70 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8004c70:	b580      	push	{r7, lr}
 8004c72:	b082      	sub	sp, #8
 8004c74:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004c76:	e019      	b.n	8004cac <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8004c78:	f000 fd88 	bl	800578c <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8004c7c:	4b0f      	ldr	r3, [pc, #60]	; (8004cbc <prvCheckTasksWaitingTermination+0x4c>)
 8004c7e:	68db      	ldr	r3, [r3, #12]
 8004c80:	68db      	ldr	r3, [r3, #12]
 8004c82:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	3304      	adds	r3, #4
 8004c88:	4618      	mov	r0, r3
 8004c8a:	f7fe fd61 	bl	8003750 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8004c8e:	4b0c      	ldr	r3, [pc, #48]	; (8004cc0 <prvCheckTasksWaitingTermination+0x50>)
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	3b01      	subs	r3, #1
 8004c94:	4a0a      	ldr	r2, [pc, #40]	; (8004cc0 <prvCheckTasksWaitingTermination+0x50>)
 8004c96:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8004c98:	4b0a      	ldr	r3, [pc, #40]	; (8004cc4 <prvCheckTasksWaitingTermination+0x54>)
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	3b01      	subs	r3, #1
 8004c9e:	4a09      	ldr	r2, [pc, #36]	; (8004cc4 <prvCheckTasksWaitingTermination+0x54>)
 8004ca0:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8004ca2:	f000 fda1 	bl	80057e8 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8004ca6:	6878      	ldr	r0, [r7, #4]
 8004ca8:	f000 f80e 	bl	8004cc8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004cac:	4b05      	ldr	r3, [pc, #20]	; (8004cc4 <prvCheckTasksWaitingTermination+0x54>)
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	2b00      	cmp	r3, #0
 8004cb2:	d1e1      	bne.n	8004c78 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8004cb4:	bf00      	nop
 8004cb6:	3708      	adds	r7, #8
 8004cb8:	46bd      	mov	sp, r7
 8004cba:	bd80      	pop	{r7, pc}
 8004cbc:	20000b90 	.word	0x20000b90
 8004cc0:	20000bbc 	.word	0x20000bbc
 8004cc4:	20000ba4 	.word	0x20000ba4

08004cc8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8004cc8:	b580      	push	{r7, lr}
 8004cca:	b084      	sub	sp, #16
 8004ccc:	af00      	add	r7, sp, #0
 8004cce:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	d108      	bne.n	8004cec <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004cde:	4618      	mov	r0, r3
 8004ce0:	f000 ff30 	bl	8005b44 <vPortFree>
				vPortFree( pxTCB );
 8004ce4:	6878      	ldr	r0, [r7, #4]
 8004ce6:	f000 ff2d 	bl	8005b44 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8004cea:	e017      	b.n	8004d1c <prvDeleteTCB+0x54>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8004cf2:	2b01      	cmp	r3, #1
 8004cf4:	d103      	bne.n	8004cfe <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8004cf6:	6878      	ldr	r0, [r7, #4]
 8004cf8:	f000 ff24 	bl	8005b44 <vPortFree>
	}
 8004cfc:	e00e      	b.n	8004d1c <prvDeleteTCB+0x54>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8004d04:	2b02      	cmp	r3, #2
 8004d06:	d009      	beq.n	8004d1c <prvDeleteTCB+0x54>
 8004d08:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d0c:	f383 8811 	msr	BASEPRI, r3
 8004d10:	f3bf 8f6f 	isb	sy
 8004d14:	f3bf 8f4f 	dsb	sy
 8004d18:	60fb      	str	r3, [r7, #12]
 8004d1a:	e7fe      	b.n	8004d1a <prvDeleteTCB+0x52>
	}
 8004d1c:	bf00      	nop
 8004d1e:	3710      	adds	r7, #16
 8004d20:	46bd      	mov	sp, r7
 8004d22:	bd80      	pop	{r7, pc}

08004d24 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8004d24:	b480      	push	{r7}
 8004d26:	b083      	sub	sp, #12
 8004d28:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004d2a:	4b0f      	ldr	r3, [pc, #60]	; (8004d68 <prvResetNextTaskUnblockTime+0x44>)
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	2b00      	cmp	r3, #0
 8004d32:	d101      	bne.n	8004d38 <prvResetNextTaskUnblockTime+0x14>
 8004d34:	2301      	movs	r3, #1
 8004d36:	e000      	b.n	8004d3a <prvResetNextTaskUnblockTime+0x16>
 8004d38:	2300      	movs	r3, #0
 8004d3a:	2b00      	cmp	r3, #0
 8004d3c:	d004      	beq.n	8004d48 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8004d3e:	4b0b      	ldr	r3, [pc, #44]	; (8004d6c <prvResetNextTaskUnblockTime+0x48>)
 8004d40:	f04f 32ff 	mov.w	r2, #4294967295
 8004d44:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8004d46:	e008      	b.n	8004d5a <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8004d48:	4b07      	ldr	r3, [pc, #28]	; (8004d68 <prvResetNextTaskUnblockTime+0x44>)
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	68db      	ldr	r3, [r3, #12]
 8004d4e:	68db      	ldr	r3, [r3, #12]
 8004d50:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	685b      	ldr	r3, [r3, #4]
 8004d56:	4a05      	ldr	r2, [pc, #20]	; (8004d6c <prvResetNextTaskUnblockTime+0x48>)
 8004d58:	6013      	str	r3, [r2, #0]
}
 8004d5a:	bf00      	nop
 8004d5c:	370c      	adds	r7, #12
 8004d5e:	46bd      	mov	sp, r7
 8004d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d64:	4770      	bx	lr
 8004d66:	bf00      	nop
 8004d68:	20000b74 	.word	0x20000b74
 8004d6c:	20000bdc 	.word	0x20000bdc

08004d70 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8004d70:	b480      	push	{r7}
 8004d72:	b083      	sub	sp, #12
 8004d74:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8004d76:	4b0b      	ldr	r3, [pc, #44]	; (8004da4 <xTaskGetSchedulerState+0x34>)
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	d102      	bne.n	8004d84 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8004d7e:	2301      	movs	r3, #1
 8004d80:	607b      	str	r3, [r7, #4]
 8004d82:	e008      	b.n	8004d96 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004d84:	4b08      	ldr	r3, [pc, #32]	; (8004da8 <xTaskGetSchedulerState+0x38>)
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	2b00      	cmp	r3, #0
 8004d8a:	d102      	bne.n	8004d92 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8004d8c:	2302      	movs	r3, #2
 8004d8e:	607b      	str	r3, [r7, #4]
 8004d90:	e001      	b.n	8004d96 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8004d92:	2300      	movs	r3, #0
 8004d94:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8004d96:	687b      	ldr	r3, [r7, #4]
	}
 8004d98:	4618      	mov	r0, r3
 8004d9a:	370c      	adds	r7, #12
 8004d9c:	46bd      	mov	sp, r7
 8004d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004da2:	4770      	bx	lr
 8004da4:	20000bc8 	.word	0x20000bc8
 8004da8:	20000be4 	.word	0x20000be4

08004dac <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8004dac:	b580      	push	{r7, lr}
 8004dae:	b086      	sub	sp, #24
 8004db0:	af00      	add	r7, sp, #0
 8004db2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8004db8:	2300      	movs	r3, #0
 8004dba:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	d054      	beq.n	8004e6c <xTaskPriorityDisinherit+0xc0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8004dc2:	4b2d      	ldr	r3, [pc, #180]	; (8004e78 <xTaskPriorityDisinherit+0xcc>)
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	693a      	ldr	r2, [r7, #16]
 8004dc8:	429a      	cmp	r2, r3
 8004dca:	d009      	beq.n	8004de0 <xTaskPriorityDisinherit+0x34>
 8004dcc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004dd0:	f383 8811 	msr	BASEPRI, r3
 8004dd4:	f3bf 8f6f 	isb	sy
 8004dd8:	f3bf 8f4f 	dsb	sy
 8004ddc:	60fb      	str	r3, [r7, #12]
 8004dde:	e7fe      	b.n	8004dde <xTaskPriorityDisinherit+0x32>
			configASSERT( pxTCB->uxMutexesHeld );
 8004de0:	693b      	ldr	r3, [r7, #16]
 8004de2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004de4:	2b00      	cmp	r3, #0
 8004de6:	d109      	bne.n	8004dfc <xTaskPriorityDisinherit+0x50>
 8004de8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004dec:	f383 8811 	msr	BASEPRI, r3
 8004df0:	f3bf 8f6f 	isb	sy
 8004df4:	f3bf 8f4f 	dsb	sy
 8004df8:	60bb      	str	r3, [r7, #8]
 8004dfa:	e7fe      	b.n	8004dfa <xTaskPriorityDisinherit+0x4e>
			( pxTCB->uxMutexesHeld )--;
 8004dfc:	693b      	ldr	r3, [r7, #16]
 8004dfe:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004e00:	1e5a      	subs	r2, r3, #1
 8004e02:	693b      	ldr	r3, [r7, #16]
 8004e04:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8004e06:	693b      	ldr	r3, [r7, #16]
 8004e08:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004e0a:	693b      	ldr	r3, [r7, #16]
 8004e0c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004e0e:	429a      	cmp	r2, r3
 8004e10:	d02c      	beq.n	8004e6c <xTaskPriorityDisinherit+0xc0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8004e12:	693b      	ldr	r3, [r7, #16]
 8004e14:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	d128      	bne.n	8004e6c <xTaskPriorityDisinherit+0xc0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004e1a:	693b      	ldr	r3, [r7, #16]
 8004e1c:	3304      	adds	r3, #4
 8004e1e:	4618      	mov	r0, r3
 8004e20:	f7fe fc96 	bl	8003750 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8004e24:	693b      	ldr	r3, [r7, #16]
 8004e26:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004e28:	693b      	ldr	r3, [r7, #16]
 8004e2a:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004e2c:	693b      	ldr	r3, [r7, #16]
 8004e2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e30:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8004e34:	693b      	ldr	r3, [r7, #16]
 8004e36:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8004e38:	693b      	ldr	r3, [r7, #16]
 8004e3a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004e3c:	4b0f      	ldr	r3, [pc, #60]	; (8004e7c <xTaskPriorityDisinherit+0xd0>)
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	429a      	cmp	r2, r3
 8004e42:	d903      	bls.n	8004e4c <xTaskPriorityDisinherit+0xa0>
 8004e44:	693b      	ldr	r3, [r7, #16]
 8004e46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e48:	4a0c      	ldr	r2, [pc, #48]	; (8004e7c <xTaskPriorityDisinherit+0xd0>)
 8004e4a:	6013      	str	r3, [r2, #0]
 8004e4c:	693b      	ldr	r3, [r7, #16]
 8004e4e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004e50:	4613      	mov	r3, r2
 8004e52:	009b      	lsls	r3, r3, #2
 8004e54:	4413      	add	r3, r2
 8004e56:	009b      	lsls	r3, r3, #2
 8004e58:	4a09      	ldr	r2, [pc, #36]	; (8004e80 <xTaskPriorityDisinherit+0xd4>)
 8004e5a:	441a      	add	r2, r3
 8004e5c:	693b      	ldr	r3, [r7, #16]
 8004e5e:	3304      	adds	r3, #4
 8004e60:	4619      	mov	r1, r3
 8004e62:	4610      	mov	r0, r2
 8004e64:	f7fe fc17 	bl	8003696 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8004e68:	2301      	movs	r3, #1
 8004e6a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8004e6c:	697b      	ldr	r3, [r7, #20]
	}
 8004e6e:	4618      	mov	r0, r3
 8004e70:	3718      	adds	r7, #24
 8004e72:	46bd      	mov	sp, r7
 8004e74:	bd80      	pop	{r7, pc}
 8004e76:	bf00      	nop
 8004e78:	200006e8 	.word	0x200006e8
 8004e7c:	20000bc4 	.word	0x20000bc4
 8004e80:	200006ec 	.word	0x200006ec

08004e84 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8004e84:	b580      	push	{r7, lr}
 8004e86:	b084      	sub	sp, #16
 8004e88:	af00      	add	r7, sp, #0
 8004e8a:	6078      	str	r0, [r7, #4]
 8004e8c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8004e8e:	4b21      	ldr	r3, [pc, #132]	; (8004f14 <prvAddCurrentTaskToDelayedList+0x90>)
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004e94:	4b20      	ldr	r3, [pc, #128]	; (8004f18 <prvAddCurrentTaskToDelayedList+0x94>)
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	3304      	adds	r3, #4
 8004e9a:	4618      	mov	r0, r3
 8004e9c:	f7fe fc58 	bl	8003750 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ea6:	d10a      	bne.n	8004ebe <prvAddCurrentTaskToDelayedList+0x3a>
 8004ea8:	683b      	ldr	r3, [r7, #0]
 8004eaa:	2b00      	cmp	r3, #0
 8004eac:	d007      	beq.n	8004ebe <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004eae:	4b1a      	ldr	r3, [pc, #104]	; (8004f18 <prvAddCurrentTaskToDelayedList+0x94>)
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	3304      	adds	r3, #4
 8004eb4:	4619      	mov	r1, r3
 8004eb6:	4819      	ldr	r0, [pc, #100]	; (8004f1c <prvAddCurrentTaskToDelayedList+0x98>)
 8004eb8:	f7fe fbed 	bl	8003696 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8004ebc:	e026      	b.n	8004f0c <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8004ebe:	68fa      	ldr	r2, [r7, #12]
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	4413      	add	r3, r2
 8004ec4:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8004ec6:	4b14      	ldr	r3, [pc, #80]	; (8004f18 <prvAddCurrentTaskToDelayedList+0x94>)
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	68ba      	ldr	r2, [r7, #8]
 8004ecc:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8004ece:	68ba      	ldr	r2, [r7, #8]
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	429a      	cmp	r2, r3
 8004ed4:	d209      	bcs.n	8004eea <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004ed6:	4b12      	ldr	r3, [pc, #72]	; (8004f20 <prvAddCurrentTaskToDelayedList+0x9c>)
 8004ed8:	681a      	ldr	r2, [r3, #0]
 8004eda:	4b0f      	ldr	r3, [pc, #60]	; (8004f18 <prvAddCurrentTaskToDelayedList+0x94>)
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	3304      	adds	r3, #4
 8004ee0:	4619      	mov	r1, r3
 8004ee2:	4610      	mov	r0, r2
 8004ee4:	f7fe fbfb 	bl	80036de <vListInsert>
}
 8004ee8:	e010      	b.n	8004f0c <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004eea:	4b0e      	ldr	r3, [pc, #56]	; (8004f24 <prvAddCurrentTaskToDelayedList+0xa0>)
 8004eec:	681a      	ldr	r2, [r3, #0]
 8004eee:	4b0a      	ldr	r3, [pc, #40]	; (8004f18 <prvAddCurrentTaskToDelayedList+0x94>)
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	3304      	adds	r3, #4
 8004ef4:	4619      	mov	r1, r3
 8004ef6:	4610      	mov	r0, r2
 8004ef8:	f7fe fbf1 	bl	80036de <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8004efc:	4b0a      	ldr	r3, [pc, #40]	; (8004f28 <prvAddCurrentTaskToDelayedList+0xa4>)
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	68ba      	ldr	r2, [r7, #8]
 8004f02:	429a      	cmp	r2, r3
 8004f04:	d202      	bcs.n	8004f0c <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8004f06:	4a08      	ldr	r2, [pc, #32]	; (8004f28 <prvAddCurrentTaskToDelayedList+0xa4>)
 8004f08:	68bb      	ldr	r3, [r7, #8]
 8004f0a:	6013      	str	r3, [r2, #0]
}
 8004f0c:	bf00      	nop
 8004f0e:	3710      	adds	r7, #16
 8004f10:	46bd      	mov	sp, r7
 8004f12:	bd80      	pop	{r7, pc}
 8004f14:	20000bc0 	.word	0x20000bc0
 8004f18:	200006e8 	.word	0x200006e8
 8004f1c:	20000ba8 	.word	0x20000ba8
 8004f20:	20000b78 	.word	0x20000b78
 8004f24:	20000b74 	.word	0x20000b74
 8004f28:	20000bdc 	.word	0x20000bdc

08004f2c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8004f2c:	b580      	push	{r7, lr}
 8004f2e:	b08a      	sub	sp, #40	; 0x28
 8004f30:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8004f32:	2300      	movs	r3, #0
 8004f34:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8004f36:	f000 fac3 	bl	80054c0 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8004f3a:	4b1c      	ldr	r3, [pc, #112]	; (8004fac <xTimerCreateTimerTask+0x80>)
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	2b00      	cmp	r3, #0
 8004f40:	d021      	beq.n	8004f86 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8004f42:	2300      	movs	r3, #0
 8004f44:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8004f46:	2300      	movs	r3, #0
 8004f48:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8004f4a:	1d3a      	adds	r2, r7, #4
 8004f4c:	f107 0108 	add.w	r1, r7, #8
 8004f50:	f107 030c 	add.w	r3, r7, #12
 8004f54:	4618      	mov	r0, r3
 8004f56:	f7fe fb57 	bl	8003608 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8004f5a:	6879      	ldr	r1, [r7, #4]
 8004f5c:	68bb      	ldr	r3, [r7, #8]
 8004f5e:	68fa      	ldr	r2, [r7, #12]
 8004f60:	9202      	str	r2, [sp, #8]
 8004f62:	9301      	str	r3, [sp, #4]
 8004f64:	2302      	movs	r3, #2
 8004f66:	9300      	str	r3, [sp, #0]
 8004f68:	2300      	movs	r3, #0
 8004f6a:	460a      	mov	r2, r1
 8004f6c:	4910      	ldr	r1, [pc, #64]	; (8004fb0 <xTimerCreateTimerTask+0x84>)
 8004f6e:	4811      	ldr	r0, [pc, #68]	; (8004fb4 <xTimerCreateTimerTask+0x88>)
 8004f70:	f7ff f928 	bl	80041c4 <xTaskCreateStatic>
 8004f74:	4602      	mov	r2, r0
 8004f76:	4b10      	ldr	r3, [pc, #64]	; (8004fb8 <xTimerCreateTimerTask+0x8c>)
 8004f78:	601a      	str	r2, [r3, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8004f7a:	4b0f      	ldr	r3, [pc, #60]	; (8004fb8 <xTimerCreateTimerTask+0x8c>)
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	d001      	beq.n	8004f86 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8004f82:	2301      	movs	r3, #1
 8004f84:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8004f86:	697b      	ldr	r3, [r7, #20]
 8004f88:	2b00      	cmp	r3, #0
 8004f8a:	d109      	bne.n	8004fa0 <xTimerCreateTimerTask+0x74>
 8004f8c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f90:	f383 8811 	msr	BASEPRI, r3
 8004f94:	f3bf 8f6f 	isb	sy
 8004f98:	f3bf 8f4f 	dsb	sy
 8004f9c:	613b      	str	r3, [r7, #16]
 8004f9e:	e7fe      	b.n	8004f9e <xTimerCreateTimerTask+0x72>
	return xReturn;
 8004fa0:	697b      	ldr	r3, [r7, #20]
}
 8004fa2:	4618      	mov	r0, r3
 8004fa4:	3718      	adds	r7, #24
 8004fa6:	46bd      	mov	sp, r7
 8004fa8:	bd80      	pop	{r7, pc}
 8004faa:	bf00      	nop
 8004fac:	20000c18 	.word	0x20000c18
 8004fb0:	08005e44 	.word	0x08005e44
 8004fb4:	080050d5 	.word	0x080050d5
 8004fb8:	20000c1c 	.word	0x20000c1c

08004fbc <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8004fbc:	b580      	push	{r7, lr}
 8004fbe:	b08a      	sub	sp, #40	; 0x28
 8004fc0:	af00      	add	r7, sp, #0
 8004fc2:	60f8      	str	r0, [r7, #12]
 8004fc4:	60b9      	str	r1, [r7, #8]
 8004fc6:	607a      	str	r2, [r7, #4]
 8004fc8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8004fca:	2300      	movs	r3, #0
 8004fcc:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	2b00      	cmp	r3, #0
 8004fd2:	d109      	bne.n	8004fe8 <xTimerGenericCommand+0x2c>
 8004fd4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004fd8:	f383 8811 	msr	BASEPRI, r3
 8004fdc:	f3bf 8f6f 	isb	sy
 8004fe0:	f3bf 8f4f 	dsb	sy
 8004fe4:	623b      	str	r3, [r7, #32]
 8004fe6:	e7fe      	b.n	8004fe6 <xTimerGenericCommand+0x2a>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8004fe8:	4b19      	ldr	r3, [pc, #100]	; (8005050 <xTimerGenericCommand+0x94>)
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	2b00      	cmp	r3, #0
 8004fee:	d02a      	beq.n	8005046 <xTimerGenericCommand+0x8a>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8004ff0:	68bb      	ldr	r3, [r7, #8]
 8004ff2:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8004ffc:	68bb      	ldr	r3, [r7, #8]
 8004ffe:	2b05      	cmp	r3, #5
 8005000:	dc18      	bgt.n	8005034 <xTimerGenericCommand+0x78>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8005002:	f7ff feb5 	bl	8004d70 <xTaskGetSchedulerState>
 8005006:	4603      	mov	r3, r0
 8005008:	2b02      	cmp	r3, #2
 800500a:	d109      	bne.n	8005020 <xTimerGenericCommand+0x64>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800500c:	4b10      	ldr	r3, [pc, #64]	; (8005050 <xTimerGenericCommand+0x94>)
 800500e:	6818      	ldr	r0, [r3, #0]
 8005010:	f107 0110 	add.w	r1, r7, #16
 8005014:	2300      	movs	r3, #0
 8005016:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005018:	f7fe fcfe 	bl	8003a18 <xQueueGenericSend>
 800501c:	6278      	str	r0, [r7, #36]	; 0x24
 800501e:	e012      	b.n	8005046 <xTimerGenericCommand+0x8a>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8005020:	4b0b      	ldr	r3, [pc, #44]	; (8005050 <xTimerGenericCommand+0x94>)
 8005022:	6818      	ldr	r0, [r3, #0]
 8005024:	f107 0110 	add.w	r1, r7, #16
 8005028:	2300      	movs	r3, #0
 800502a:	2200      	movs	r2, #0
 800502c:	f7fe fcf4 	bl	8003a18 <xQueueGenericSend>
 8005030:	6278      	str	r0, [r7, #36]	; 0x24
 8005032:	e008      	b.n	8005046 <xTimerGenericCommand+0x8a>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8005034:	4b06      	ldr	r3, [pc, #24]	; (8005050 <xTimerGenericCommand+0x94>)
 8005036:	6818      	ldr	r0, [r3, #0]
 8005038:	f107 0110 	add.w	r1, r7, #16
 800503c:	2300      	movs	r3, #0
 800503e:	683a      	ldr	r2, [r7, #0]
 8005040:	f7fe fde4 	bl	8003c0c <xQueueGenericSendFromISR>
 8005044:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8005046:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8005048:	4618      	mov	r0, r3
 800504a:	3728      	adds	r7, #40	; 0x28
 800504c:	46bd      	mov	sp, r7
 800504e:	bd80      	pop	{r7, pc}
 8005050:	20000c18 	.word	0x20000c18

08005054 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8005054:	b580      	push	{r7, lr}
 8005056:	b088      	sub	sp, #32
 8005058:	af02      	add	r7, sp, #8
 800505a:	6078      	str	r0, [r7, #4]
 800505c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 800505e:	4b1c      	ldr	r3, [pc, #112]	; (80050d0 <prvProcessExpiredTimer+0x7c>)
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	68db      	ldr	r3, [r3, #12]
 8005064:	68db      	ldr	r3, [r3, #12]
 8005066:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005068:	697b      	ldr	r3, [r7, #20]
 800506a:	3304      	adds	r3, #4
 800506c:	4618      	mov	r0, r3
 800506e:	f7fe fb6f 	bl	8003750 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8005072:	697b      	ldr	r3, [r7, #20]
 8005074:	69db      	ldr	r3, [r3, #28]
 8005076:	2b01      	cmp	r3, #1
 8005078:	d121      	bne.n	80050be <prvProcessExpiredTimer+0x6a>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800507a:	697b      	ldr	r3, [r7, #20]
 800507c:	699a      	ldr	r2, [r3, #24]
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	18d1      	adds	r1, r2, r3
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	683a      	ldr	r2, [r7, #0]
 8005086:	6978      	ldr	r0, [r7, #20]
 8005088:	f000 f8c8 	bl	800521c <prvInsertTimerInActiveList>
 800508c:	4603      	mov	r3, r0
 800508e:	2b00      	cmp	r3, #0
 8005090:	d015      	beq.n	80050be <prvProcessExpiredTimer+0x6a>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8005092:	2300      	movs	r3, #0
 8005094:	9300      	str	r3, [sp, #0]
 8005096:	2300      	movs	r3, #0
 8005098:	687a      	ldr	r2, [r7, #4]
 800509a:	2100      	movs	r1, #0
 800509c:	6978      	ldr	r0, [r7, #20]
 800509e:	f7ff ff8d 	bl	8004fbc <xTimerGenericCommand>
 80050a2:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80050a4:	693b      	ldr	r3, [r7, #16]
 80050a6:	2b00      	cmp	r3, #0
 80050a8:	d109      	bne.n	80050be <prvProcessExpiredTimer+0x6a>
 80050aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80050ae:	f383 8811 	msr	BASEPRI, r3
 80050b2:	f3bf 8f6f 	isb	sy
 80050b6:	f3bf 8f4f 	dsb	sy
 80050ba:	60fb      	str	r3, [r7, #12]
 80050bc:	e7fe      	b.n	80050bc <prvProcessExpiredTimer+0x68>
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80050be:	697b      	ldr	r3, [r7, #20]
 80050c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050c2:	6978      	ldr	r0, [r7, #20]
 80050c4:	4798      	blx	r3
}
 80050c6:	bf00      	nop
 80050c8:	3718      	adds	r7, #24
 80050ca:	46bd      	mov	sp, r7
 80050cc:	bd80      	pop	{r7, pc}
 80050ce:	bf00      	nop
 80050d0:	20000c10 	.word	0x20000c10

080050d4 <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
 80050d4:	b580      	push	{r7, lr}
 80050d6:	b084      	sub	sp, #16
 80050d8:	af00      	add	r7, sp, #0
 80050da:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80050dc:	f107 0308 	add.w	r3, r7, #8
 80050e0:	4618      	mov	r0, r3
 80050e2:	f000 f857 	bl	8005194 <prvGetNextExpireTime>
 80050e6:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80050e8:	68bb      	ldr	r3, [r7, #8]
 80050ea:	4619      	mov	r1, r3
 80050ec:	68f8      	ldr	r0, [r7, #12]
 80050ee:	f000 f803 	bl	80050f8 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 80050f2:	f000 f8d5 	bl	80052a0 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80050f6:	e7f1      	b.n	80050dc <prvTimerTask+0x8>

080050f8 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 80050f8:	b580      	push	{r7, lr}
 80050fa:	b084      	sub	sp, #16
 80050fc:	af00      	add	r7, sp, #0
 80050fe:	6078      	str	r0, [r7, #4]
 8005100:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8005102:	f7ff fa57 	bl	80045b4 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8005106:	f107 0308 	add.w	r3, r7, #8
 800510a:	4618      	mov	r0, r3
 800510c:	f000 f866 	bl	80051dc <prvSampleTimeNow>
 8005110:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8005112:	68bb      	ldr	r3, [r7, #8]
 8005114:	2b00      	cmp	r3, #0
 8005116:	d130      	bne.n	800517a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8005118:	683b      	ldr	r3, [r7, #0]
 800511a:	2b00      	cmp	r3, #0
 800511c:	d10a      	bne.n	8005134 <prvProcessTimerOrBlockTask+0x3c>
 800511e:	687a      	ldr	r2, [r7, #4]
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	429a      	cmp	r2, r3
 8005124:	d806      	bhi.n	8005134 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8005126:	f7ff fa53 	bl	80045d0 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800512a:	68f9      	ldr	r1, [r7, #12]
 800512c:	6878      	ldr	r0, [r7, #4]
 800512e:	f7ff ff91 	bl	8005054 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8005132:	e024      	b.n	800517e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8005134:	683b      	ldr	r3, [r7, #0]
 8005136:	2b00      	cmp	r3, #0
 8005138:	d008      	beq.n	800514c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800513a:	4b13      	ldr	r3, [pc, #76]	; (8005188 <prvProcessTimerOrBlockTask+0x90>)
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	2b00      	cmp	r3, #0
 8005142:	bf0c      	ite	eq
 8005144:	2301      	moveq	r3, #1
 8005146:	2300      	movne	r3, #0
 8005148:	b2db      	uxtb	r3, r3
 800514a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800514c:	4b0f      	ldr	r3, [pc, #60]	; (800518c <prvProcessTimerOrBlockTask+0x94>)
 800514e:	6818      	ldr	r0, [r3, #0]
 8005150:	687a      	ldr	r2, [r7, #4]
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	1ad3      	subs	r3, r2, r3
 8005156:	683a      	ldr	r2, [r7, #0]
 8005158:	4619      	mov	r1, r3
 800515a:	f7fe ffff 	bl	800415c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800515e:	f7ff fa37 	bl	80045d0 <xTaskResumeAll>
 8005162:	4603      	mov	r3, r0
 8005164:	2b00      	cmp	r3, #0
 8005166:	d10a      	bne.n	800517e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8005168:	4b09      	ldr	r3, [pc, #36]	; (8005190 <prvProcessTimerOrBlockTask+0x98>)
 800516a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800516e:	601a      	str	r2, [r3, #0]
 8005170:	f3bf 8f4f 	dsb	sy
 8005174:	f3bf 8f6f 	isb	sy
}
 8005178:	e001      	b.n	800517e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800517a:	f7ff fa29 	bl	80045d0 <xTaskResumeAll>
}
 800517e:	bf00      	nop
 8005180:	3710      	adds	r7, #16
 8005182:	46bd      	mov	sp, r7
 8005184:	bd80      	pop	{r7, pc}
 8005186:	bf00      	nop
 8005188:	20000c14 	.word	0x20000c14
 800518c:	20000c18 	.word	0x20000c18
 8005190:	e000ed04 	.word	0xe000ed04

08005194 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8005194:	b480      	push	{r7}
 8005196:	b085      	sub	sp, #20
 8005198:	af00      	add	r7, sp, #0
 800519a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800519c:	4b0e      	ldr	r3, [pc, #56]	; (80051d8 <prvGetNextExpireTime+0x44>)
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	2b00      	cmp	r3, #0
 80051a4:	bf0c      	ite	eq
 80051a6:	2301      	moveq	r3, #1
 80051a8:	2300      	movne	r3, #0
 80051aa:	b2db      	uxtb	r3, r3
 80051ac:	461a      	mov	r2, r3
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	2b00      	cmp	r3, #0
 80051b8:	d105      	bne.n	80051c6 <prvGetNextExpireTime+0x32>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80051ba:	4b07      	ldr	r3, [pc, #28]	; (80051d8 <prvGetNextExpireTime+0x44>)
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	68db      	ldr	r3, [r3, #12]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	60fb      	str	r3, [r7, #12]
 80051c4:	e001      	b.n	80051ca <prvGetNextExpireTime+0x36>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80051c6:	2300      	movs	r3, #0
 80051c8:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80051ca:	68fb      	ldr	r3, [r7, #12]
}
 80051cc:	4618      	mov	r0, r3
 80051ce:	3714      	adds	r7, #20
 80051d0:	46bd      	mov	sp, r7
 80051d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051d6:	4770      	bx	lr
 80051d8:	20000c10 	.word	0x20000c10

080051dc <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80051dc:	b580      	push	{r7, lr}
 80051de:	b084      	sub	sp, #16
 80051e0:	af00      	add	r7, sp, #0
 80051e2:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80051e4:	f7ff fa90 	bl	8004708 <xTaskGetTickCount>
 80051e8:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80051ea:	4b0b      	ldr	r3, [pc, #44]	; (8005218 <prvSampleTimeNow+0x3c>)
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	68fa      	ldr	r2, [r7, #12]
 80051f0:	429a      	cmp	r2, r3
 80051f2:	d205      	bcs.n	8005200 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 80051f4:	f000 f904 	bl	8005400 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	2201      	movs	r2, #1
 80051fc:	601a      	str	r2, [r3, #0]
 80051fe:	e002      	b.n	8005206 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	2200      	movs	r2, #0
 8005204:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8005206:	4a04      	ldr	r2, [pc, #16]	; (8005218 <prvSampleTimeNow+0x3c>)
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800520c:	68fb      	ldr	r3, [r7, #12]
}
 800520e:	4618      	mov	r0, r3
 8005210:	3710      	adds	r7, #16
 8005212:	46bd      	mov	sp, r7
 8005214:	bd80      	pop	{r7, pc}
 8005216:	bf00      	nop
 8005218:	20000c20 	.word	0x20000c20

0800521c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800521c:	b580      	push	{r7, lr}
 800521e:	b086      	sub	sp, #24
 8005220:	af00      	add	r7, sp, #0
 8005222:	60f8      	str	r0, [r7, #12]
 8005224:	60b9      	str	r1, [r7, #8]
 8005226:	607a      	str	r2, [r7, #4]
 8005228:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800522a:	2300      	movs	r3, #0
 800522c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	68ba      	ldr	r2, [r7, #8]
 8005232:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	68fa      	ldr	r2, [r7, #12]
 8005238:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800523a:	68ba      	ldr	r2, [r7, #8]
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	429a      	cmp	r2, r3
 8005240:	d812      	bhi.n	8005268 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005242:	687a      	ldr	r2, [r7, #4]
 8005244:	683b      	ldr	r3, [r7, #0]
 8005246:	1ad2      	subs	r2, r2, r3
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	699b      	ldr	r3, [r3, #24]
 800524c:	429a      	cmp	r2, r3
 800524e:	d302      	bcc.n	8005256 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8005250:	2301      	movs	r3, #1
 8005252:	617b      	str	r3, [r7, #20]
 8005254:	e01b      	b.n	800528e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8005256:	4b10      	ldr	r3, [pc, #64]	; (8005298 <prvInsertTimerInActiveList+0x7c>)
 8005258:	681a      	ldr	r2, [r3, #0]
 800525a:	68fb      	ldr	r3, [r7, #12]
 800525c:	3304      	adds	r3, #4
 800525e:	4619      	mov	r1, r3
 8005260:	4610      	mov	r0, r2
 8005262:	f7fe fa3c 	bl	80036de <vListInsert>
 8005266:	e012      	b.n	800528e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8005268:	687a      	ldr	r2, [r7, #4]
 800526a:	683b      	ldr	r3, [r7, #0]
 800526c:	429a      	cmp	r2, r3
 800526e:	d206      	bcs.n	800527e <prvInsertTimerInActiveList+0x62>
 8005270:	68ba      	ldr	r2, [r7, #8]
 8005272:	683b      	ldr	r3, [r7, #0]
 8005274:	429a      	cmp	r2, r3
 8005276:	d302      	bcc.n	800527e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8005278:	2301      	movs	r3, #1
 800527a:	617b      	str	r3, [r7, #20]
 800527c:	e007      	b.n	800528e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800527e:	4b07      	ldr	r3, [pc, #28]	; (800529c <prvInsertTimerInActiveList+0x80>)
 8005280:	681a      	ldr	r2, [r3, #0]
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	3304      	adds	r3, #4
 8005286:	4619      	mov	r1, r3
 8005288:	4610      	mov	r0, r2
 800528a:	f7fe fa28 	bl	80036de <vListInsert>
		}
	}

	return xProcessTimerNow;
 800528e:	697b      	ldr	r3, [r7, #20]
}
 8005290:	4618      	mov	r0, r3
 8005292:	3718      	adds	r7, #24
 8005294:	46bd      	mov	sp, r7
 8005296:	bd80      	pop	{r7, pc}
 8005298:	20000c14 	.word	0x20000c14
 800529c:	20000c10 	.word	0x20000c10

080052a0 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80052a0:	b580      	push	{r7, lr}
 80052a2:	b08e      	sub	sp, #56	; 0x38
 80052a4:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80052a6:	e099      	b.n	80053dc <prvProcessReceivedCommands+0x13c>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	2b00      	cmp	r3, #0
 80052ac:	da17      	bge.n	80052de <prvProcessReceivedCommands+0x3e>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80052ae:	1d3b      	adds	r3, r7, #4
 80052b0:	3304      	adds	r3, #4
 80052b2:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 80052b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80052b6:	2b00      	cmp	r3, #0
 80052b8:	d109      	bne.n	80052ce <prvProcessReceivedCommands+0x2e>
 80052ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80052be:	f383 8811 	msr	BASEPRI, r3
 80052c2:	f3bf 8f6f 	isb	sy
 80052c6:	f3bf 8f4f 	dsb	sy
 80052ca:	61fb      	str	r3, [r7, #28]
 80052cc:	e7fe      	b.n	80052cc <prvProcessReceivedCommands+0x2c>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80052ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80052d4:	6850      	ldr	r0, [r2, #4]
 80052d6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80052d8:	6892      	ldr	r2, [r2, #8]
 80052da:	4611      	mov	r1, r2
 80052dc:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	2b00      	cmp	r3, #0
 80052e2:	db7a      	blt.n	80053da <prvProcessReceivedCommands+0x13a>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80052e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80052ea:	695b      	ldr	r3, [r3, #20]
 80052ec:	2b00      	cmp	r3, #0
 80052ee:	d004      	beq.n	80052fa <prvProcessReceivedCommands+0x5a>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80052f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80052f2:	3304      	adds	r3, #4
 80052f4:	4618      	mov	r0, r3
 80052f6:	f7fe fa2b 	bl	8003750 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80052fa:	463b      	mov	r3, r7
 80052fc:	4618      	mov	r0, r3
 80052fe:	f7ff ff6d 	bl	80051dc <prvSampleTimeNow>
 8005302:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	2b09      	cmp	r3, #9
 8005308:	d868      	bhi.n	80053dc <prvProcessReceivedCommands+0x13c>
 800530a:	a201      	add	r2, pc, #4	; (adr r2, 8005310 <prvProcessReceivedCommands+0x70>)
 800530c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005310:	08005339 	.word	0x08005339
 8005314:	08005339 	.word	0x08005339
 8005318:	08005339 	.word	0x08005339
 800531c:	080053dd 	.word	0x080053dd
 8005320:	08005393 	.word	0x08005393
 8005324:	080053c9 	.word	0x080053c9
 8005328:	08005339 	.word	0x08005339
 800532c:	08005339 	.word	0x08005339
 8005330:	080053dd 	.word	0x080053dd
 8005334:	08005393 	.word	0x08005393
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8005338:	68ba      	ldr	r2, [r7, #8]
 800533a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800533c:	699b      	ldr	r3, [r3, #24]
 800533e:	18d1      	adds	r1, r2, r3
 8005340:	68bb      	ldr	r3, [r7, #8]
 8005342:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005344:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005346:	f7ff ff69 	bl	800521c <prvInsertTimerInActiveList>
 800534a:	4603      	mov	r3, r0
 800534c:	2b00      	cmp	r3, #0
 800534e:	d045      	beq.n	80053dc <prvProcessReceivedCommands+0x13c>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005350:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005352:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005354:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005356:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8005358:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800535a:	69db      	ldr	r3, [r3, #28]
 800535c:	2b01      	cmp	r3, #1
 800535e:	d13d      	bne.n	80053dc <prvProcessReceivedCommands+0x13c>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8005360:	68ba      	ldr	r2, [r7, #8]
 8005362:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005364:	699b      	ldr	r3, [r3, #24]
 8005366:	441a      	add	r2, r3
 8005368:	2300      	movs	r3, #0
 800536a:	9300      	str	r3, [sp, #0]
 800536c:	2300      	movs	r3, #0
 800536e:	2100      	movs	r1, #0
 8005370:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005372:	f7ff fe23 	bl	8004fbc <xTimerGenericCommand>
 8005376:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8005378:	6a3b      	ldr	r3, [r7, #32]
 800537a:	2b00      	cmp	r3, #0
 800537c:	d12e      	bne.n	80053dc <prvProcessReceivedCommands+0x13c>
 800537e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005382:	f383 8811 	msr	BASEPRI, r3
 8005386:	f3bf 8f6f 	isb	sy
 800538a:	f3bf 8f4f 	dsb	sy
 800538e:	61bb      	str	r3, [r7, #24]
 8005390:	e7fe      	b.n	8005390 <prvProcessReceivedCommands+0xf0>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8005392:	68ba      	ldr	r2, [r7, #8]
 8005394:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005396:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8005398:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800539a:	699b      	ldr	r3, [r3, #24]
 800539c:	2b00      	cmp	r3, #0
 800539e:	d109      	bne.n	80053b4 <prvProcessReceivedCommands+0x114>
 80053a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80053a4:	f383 8811 	msr	BASEPRI, r3
 80053a8:	f3bf 8f6f 	isb	sy
 80053ac:	f3bf 8f4f 	dsb	sy
 80053b0:	617b      	str	r3, [r7, #20]
 80053b2:	e7fe      	b.n	80053b2 <prvProcessReceivedCommands+0x112>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80053b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80053b6:	699a      	ldr	r2, [r3, #24]
 80053b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053ba:	18d1      	adds	r1, r2, r3
 80053bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053be:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80053c0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80053c2:	f7ff ff2b 	bl	800521c <prvInsertTimerInActiveList>
					break;
 80053c6:	e009      	b.n	80053dc <prvProcessReceivedCommands+0x13c>
					#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
					{
						/* The timer could have been allocated statically or
						dynamically, so check before attempting to free the
						memory. */
						if( pxTimer->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 80053c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80053ca:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	d104      	bne.n	80053dc <prvProcessReceivedCommands+0x13c>
						{
							vPortFree( pxTimer );
 80053d2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80053d4:	f000 fbb6 	bl	8005b44 <vPortFree>
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 80053d8:	e000      	b.n	80053dc <prvProcessReceivedCommands+0x13c>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 80053da:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80053dc:	4b07      	ldr	r3, [pc, #28]	; (80053fc <prvProcessReceivedCommands+0x15c>)
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	1d39      	adds	r1, r7, #4
 80053e2:	2200      	movs	r2, #0
 80053e4:	4618      	mov	r0, r3
 80053e6:	f7fe fca5 	bl	8003d34 <xQueueReceive>
 80053ea:	4603      	mov	r3, r0
 80053ec:	2b00      	cmp	r3, #0
 80053ee:	f47f af5b 	bne.w	80052a8 <prvProcessReceivedCommands+0x8>
	}
}
 80053f2:	bf00      	nop
 80053f4:	3730      	adds	r7, #48	; 0x30
 80053f6:	46bd      	mov	sp, r7
 80053f8:	bd80      	pop	{r7, pc}
 80053fa:	bf00      	nop
 80053fc:	20000c18 	.word	0x20000c18

08005400 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8005400:	b580      	push	{r7, lr}
 8005402:	b088      	sub	sp, #32
 8005404:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8005406:	e044      	b.n	8005492 <prvSwitchTimerLists+0x92>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005408:	4b2b      	ldr	r3, [pc, #172]	; (80054b8 <prvSwitchTimerLists+0xb8>)
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	68db      	ldr	r3, [r3, #12]
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005412:	4b29      	ldr	r3, [pc, #164]	; (80054b8 <prvSwitchTimerLists+0xb8>)
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	68db      	ldr	r3, [r3, #12]
 8005418:	68db      	ldr	r3, [r3, #12]
 800541a:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	3304      	adds	r3, #4
 8005420:	4618      	mov	r0, r3
 8005422:	f7fe f995 	bl	8003750 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005426:	68fb      	ldr	r3, [r7, #12]
 8005428:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800542a:	68f8      	ldr	r0, [r7, #12]
 800542c:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	69db      	ldr	r3, [r3, #28]
 8005432:	2b01      	cmp	r3, #1
 8005434:	d12d      	bne.n	8005492 <prvSwitchTimerLists+0x92>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8005436:	68fb      	ldr	r3, [r7, #12]
 8005438:	699b      	ldr	r3, [r3, #24]
 800543a:	693a      	ldr	r2, [r7, #16]
 800543c:	4413      	add	r3, r2
 800543e:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8005440:	68ba      	ldr	r2, [r7, #8]
 8005442:	693b      	ldr	r3, [r7, #16]
 8005444:	429a      	cmp	r2, r3
 8005446:	d90e      	bls.n	8005466 <prvSwitchTimerLists+0x66>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8005448:	68fb      	ldr	r3, [r7, #12]
 800544a:	68ba      	ldr	r2, [r7, #8]
 800544c:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	68fa      	ldr	r2, [r7, #12]
 8005452:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8005454:	4b18      	ldr	r3, [pc, #96]	; (80054b8 <prvSwitchTimerLists+0xb8>)
 8005456:	681a      	ldr	r2, [r3, #0]
 8005458:	68fb      	ldr	r3, [r7, #12]
 800545a:	3304      	adds	r3, #4
 800545c:	4619      	mov	r1, r3
 800545e:	4610      	mov	r0, r2
 8005460:	f7fe f93d 	bl	80036de <vListInsert>
 8005464:	e015      	b.n	8005492 <prvSwitchTimerLists+0x92>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8005466:	2300      	movs	r3, #0
 8005468:	9300      	str	r3, [sp, #0]
 800546a:	2300      	movs	r3, #0
 800546c:	693a      	ldr	r2, [r7, #16]
 800546e:	2100      	movs	r1, #0
 8005470:	68f8      	ldr	r0, [r7, #12]
 8005472:	f7ff fda3 	bl	8004fbc <xTimerGenericCommand>
 8005476:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	2b00      	cmp	r3, #0
 800547c:	d109      	bne.n	8005492 <prvSwitchTimerLists+0x92>
 800547e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005482:	f383 8811 	msr	BASEPRI, r3
 8005486:	f3bf 8f6f 	isb	sy
 800548a:	f3bf 8f4f 	dsb	sy
 800548e:	603b      	str	r3, [r7, #0]
 8005490:	e7fe      	b.n	8005490 <prvSwitchTimerLists+0x90>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8005492:	4b09      	ldr	r3, [pc, #36]	; (80054b8 <prvSwitchTimerLists+0xb8>)
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	2b00      	cmp	r3, #0
 800549a:	d1b5      	bne.n	8005408 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800549c:	4b06      	ldr	r3, [pc, #24]	; (80054b8 <prvSwitchTimerLists+0xb8>)
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 80054a2:	4b06      	ldr	r3, [pc, #24]	; (80054bc <prvSwitchTimerLists+0xbc>)
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	4a04      	ldr	r2, [pc, #16]	; (80054b8 <prvSwitchTimerLists+0xb8>)
 80054a8:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 80054aa:	4a04      	ldr	r2, [pc, #16]	; (80054bc <prvSwitchTimerLists+0xbc>)
 80054ac:	697b      	ldr	r3, [r7, #20]
 80054ae:	6013      	str	r3, [r2, #0]
}
 80054b0:	bf00      	nop
 80054b2:	3718      	adds	r7, #24
 80054b4:	46bd      	mov	sp, r7
 80054b6:	bd80      	pop	{r7, pc}
 80054b8:	20000c10 	.word	0x20000c10
 80054bc:	20000c14 	.word	0x20000c14

080054c0 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80054c0:	b580      	push	{r7, lr}
 80054c2:	b082      	sub	sp, #8
 80054c4:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80054c6:	f000 f961 	bl	800578c <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80054ca:	4b15      	ldr	r3, [pc, #84]	; (8005520 <prvCheckForValidListAndQueue+0x60>)
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	2b00      	cmp	r3, #0
 80054d0:	d120      	bne.n	8005514 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 80054d2:	4814      	ldr	r0, [pc, #80]	; (8005524 <prvCheckForValidListAndQueue+0x64>)
 80054d4:	f7fe f8b2 	bl	800363c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80054d8:	4813      	ldr	r0, [pc, #76]	; (8005528 <prvCheckForValidListAndQueue+0x68>)
 80054da:	f7fe f8af 	bl	800363c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80054de:	4b13      	ldr	r3, [pc, #76]	; (800552c <prvCheckForValidListAndQueue+0x6c>)
 80054e0:	4a10      	ldr	r2, [pc, #64]	; (8005524 <prvCheckForValidListAndQueue+0x64>)
 80054e2:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80054e4:	4b12      	ldr	r3, [pc, #72]	; (8005530 <prvCheckForValidListAndQueue+0x70>)
 80054e6:	4a10      	ldr	r2, [pc, #64]	; (8005528 <prvCheckForValidListAndQueue+0x68>)
 80054e8:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80054ea:	2300      	movs	r3, #0
 80054ec:	9300      	str	r3, [sp, #0]
 80054ee:	4b11      	ldr	r3, [pc, #68]	; (8005534 <prvCheckForValidListAndQueue+0x74>)
 80054f0:	4a11      	ldr	r2, [pc, #68]	; (8005538 <prvCheckForValidListAndQueue+0x78>)
 80054f2:	2110      	movs	r1, #16
 80054f4:	200a      	movs	r0, #10
 80054f6:	f7fe f9bd 	bl	8003874 <xQueueGenericCreateStatic>
 80054fa:	4602      	mov	r2, r0
 80054fc:	4b08      	ldr	r3, [pc, #32]	; (8005520 <prvCheckForValidListAndQueue+0x60>)
 80054fe:	601a      	str	r2, [r3, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8005500:	4b07      	ldr	r3, [pc, #28]	; (8005520 <prvCheckForValidListAndQueue+0x60>)
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	2b00      	cmp	r3, #0
 8005506:	d005      	beq.n	8005514 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8005508:	4b05      	ldr	r3, [pc, #20]	; (8005520 <prvCheckForValidListAndQueue+0x60>)
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	490b      	ldr	r1, [pc, #44]	; (800553c <prvCheckForValidListAndQueue+0x7c>)
 800550e:	4618      	mov	r0, r3
 8005510:	f7fe fdfc 	bl	800410c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005514:	f000 f968 	bl	80057e8 <vPortExitCritical>
}
 8005518:	bf00      	nop
 800551a:	46bd      	mov	sp, r7
 800551c:	bd80      	pop	{r7, pc}
 800551e:	bf00      	nop
 8005520:	20000c18 	.word	0x20000c18
 8005524:	20000be8 	.word	0x20000be8
 8005528:	20000bfc 	.word	0x20000bfc
 800552c:	20000c10 	.word	0x20000c10
 8005530:	20000c14 	.word	0x20000c14
 8005534:	20000cc4 	.word	0x20000cc4
 8005538:	20000c24 	.word	0x20000c24
 800553c:	08005e4c 	.word	0x08005e4c

08005540 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8005540:	b480      	push	{r7}
 8005542:	b085      	sub	sp, #20
 8005544:	af00      	add	r7, sp, #0
 8005546:	60f8      	str	r0, [r7, #12]
 8005548:	60b9      	str	r1, [r7, #8]
 800554a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	3b04      	subs	r3, #4
 8005550:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8005558:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800555a:	68fb      	ldr	r3, [r7, #12]
 800555c:	3b04      	subs	r3, #4
 800555e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8005560:	68bb      	ldr	r3, [r7, #8]
 8005562:	f023 0201 	bic.w	r2, r3, #1
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	3b04      	subs	r3, #4
 800556e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8005570:	4a0c      	ldr	r2, [pc, #48]	; (80055a4 <pxPortInitialiseStack+0x64>)
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	3b14      	subs	r3, #20
 800557a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800557c:	687a      	ldr	r2, [r7, #4]
 800557e:	68fb      	ldr	r3, [r7, #12]
 8005580:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	3b04      	subs	r3, #4
 8005586:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	f06f 0202 	mvn.w	r2, #2
 800558e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	3b20      	subs	r3, #32
 8005594:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8005596:	68fb      	ldr	r3, [r7, #12]
}
 8005598:	4618      	mov	r0, r3
 800559a:	3714      	adds	r7, #20
 800559c:	46bd      	mov	sp, r7
 800559e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055a2:	4770      	bx	lr
 80055a4:	080055a9 	.word	0x080055a9

080055a8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80055a8:	b480      	push	{r7}
 80055aa:	b085      	sub	sp, #20
 80055ac:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80055ae:	2300      	movs	r3, #0
 80055b0:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80055b2:	4b11      	ldr	r3, [pc, #68]	; (80055f8 <prvTaskExitError+0x50>)
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80055ba:	d009      	beq.n	80055d0 <prvTaskExitError+0x28>
 80055bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80055c0:	f383 8811 	msr	BASEPRI, r3
 80055c4:	f3bf 8f6f 	isb	sy
 80055c8:	f3bf 8f4f 	dsb	sy
 80055cc:	60fb      	str	r3, [r7, #12]
 80055ce:	e7fe      	b.n	80055ce <prvTaskExitError+0x26>
 80055d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80055d4:	f383 8811 	msr	BASEPRI, r3
 80055d8:	f3bf 8f6f 	isb	sy
 80055dc:	f3bf 8f4f 	dsb	sy
 80055e0:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80055e2:	bf00      	nop
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	2b00      	cmp	r3, #0
 80055e8:	d0fc      	beq.n	80055e4 <prvTaskExitError+0x3c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80055ea:	bf00      	nop
 80055ec:	3714      	adds	r7, #20
 80055ee:	46bd      	mov	sp, r7
 80055f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055f4:	4770      	bx	lr
 80055f6:	bf00      	nop
 80055f8:	2000000c 	.word	0x2000000c
 80055fc:	00000000 	.word	0x00000000

08005600 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8005600:	4b07      	ldr	r3, [pc, #28]	; (8005620 <pxCurrentTCBConst2>)
 8005602:	6819      	ldr	r1, [r3, #0]
 8005604:	6808      	ldr	r0, [r1, #0]
 8005606:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800560a:	f380 8809 	msr	PSP, r0
 800560e:	f3bf 8f6f 	isb	sy
 8005612:	f04f 0000 	mov.w	r0, #0
 8005616:	f380 8811 	msr	BASEPRI, r0
 800561a:	4770      	bx	lr
 800561c:	f3af 8000 	nop.w

08005620 <pxCurrentTCBConst2>:
 8005620:	200006e8 	.word	0x200006e8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8005624:	bf00      	nop
 8005626:	bf00      	nop

08005628 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8005628:	4808      	ldr	r0, [pc, #32]	; (800564c <prvPortStartFirstTask+0x24>)
 800562a:	6800      	ldr	r0, [r0, #0]
 800562c:	6800      	ldr	r0, [r0, #0]
 800562e:	f380 8808 	msr	MSP, r0
 8005632:	f04f 0000 	mov.w	r0, #0
 8005636:	f380 8814 	msr	CONTROL, r0
 800563a:	b662      	cpsie	i
 800563c:	b661      	cpsie	f
 800563e:	f3bf 8f4f 	dsb	sy
 8005642:	f3bf 8f6f 	isb	sy
 8005646:	df00      	svc	0
 8005648:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800564a:	bf00      	nop
 800564c:	e000ed08 	.word	0xe000ed08

08005650 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8005650:	b580      	push	{r7, lr}
 8005652:	b086      	sub	sp, #24
 8005654:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8005656:	4b44      	ldr	r3, [pc, #272]	; (8005768 <xPortStartScheduler+0x118>)
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	4a44      	ldr	r2, [pc, #272]	; (800576c <xPortStartScheduler+0x11c>)
 800565c:	4293      	cmp	r3, r2
 800565e:	d109      	bne.n	8005674 <xPortStartScheduler+0x24>
 8005660:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005664:	f383 8811 	msr	BASEPRI, r3
 8005668:	f3bf 8f6f 	isb	sy
 800566c:	f3bf 8f4f 	dsb	sy
 8005670:	613b      	str	r3, [r7, #16]
 8005672:	e7fe      	b.n	8005672 <xPortStartScheduler+0x22>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8005674:	4b3c      	ldr	r3, [pc, #240]	; (8005768 <xPortStartScheduler+0x118>)
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	4a3d      	ldr	r2, [pc, #244]	; (8005770 <xPortStartScheduler+0x120>)
 800567a:	4293      	cmp	r3, r2
 800567c:	d109      	bne.n	8005692 <xPortStartScheduler+0x42>
 800567e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005682:	f383 8811 	msr	BASEPRI, r3
 8005686:	f3bf 8f6f 	isb	sy
 800568a:	f3bf 8f4f 	dsb	sy
 800568e:	60fb      	str	r3, [r7, #12]
 8005690:	e7fe      	b.n	8005690 <xPortStartScheduler+0x40>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8005692:	4b38      	ldr	r3, [pc, #224]	; (8005774 <xPortStartScheduler+0x124>)
 8005694:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8005696:	697b      	ldr	r3, [r7, #20]
 8005698:	781b      	ldrb	r3, [r3, #0]
 800569a:	b2db      	uxtb	r3, r3
 800569c:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800569e:	697b      	ldr	r3, [r7, #20]
 80056a0:	22ff      	movs	r2, #255	; 0xff
 80056a2:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80056a4:	697b      	ldr	r3, [r7, #20]
 80056a6:	781b      	ldrb	r3, [r3, #0]
 80056a8:	b2db      	uxtb	r3, r3
 80056aa:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80056ac:	78fb      	ldrb	r3, [r7, #3]
 80056ae:	b2db      	uxtb	r3, r3
 80056b0:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80056b4:	b2da      	uxtb	r2, r3
 80056b6:	4b30      	ldr	r3, [pc, #192]	; (8005778 <xPortStartScheduler+0x128>)
 80056b8:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80056ba:	4b30      	ldr	r3, [pc, #192]	; (800577c <xPortStartScheduler+0x12c>)
 80056bc:	2207      	movs	r2, #7
 80056be:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80056c0:	e009      	b.n	80056d6 <xPortStartScheduler+0x86>
		{
			ulMaxPRIGROUPValue--;
 80056c2:	4b2e      	ldr	r3, [pc, #184]	; (800577c <xPortStartScheduler+0x12c>)
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	3b01      	subs	r3, #1
 80056c8:	4a2c      	ldr	r2, [pc, #176]	; (800577c <xPortStartScheduler+0x12c>)
 80056ca:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80056cc:	78fb      	ldrb	r3, [r7, #3]
 80056ce:	b2db      	uxtb	r3, r3
 80056d0:	005b      	lsls	r3, r3, #1
 80056d2:	b2db      	uxtb	r3, r3
 80056d4:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80056d6:	78fb      	ldrb	r3, [r7, #3]
 80056d8:	b2db      	uxtb	r3, r3
 80056da:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80056de:	2b80      	cmp	r3, #128	; 0x80
 80056e0:	d0ef      	beq.n	80056c2 <xPortStartScheduler+0x72>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80056e2:	4b26      	ldr	r3, [pc, #152]	; (800577c <xPortStartScheduler+0x12c>)
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	f1c3 0307 	rsb	r3, r3, #7
 80056ea:	2b04      	cmp	r3, #4
 80056ec:	d009      	beq.n	8005702 <xPortStartScheduler+0xb2>
 80056ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80056f2:	f383 8811 	msr	BASEPRI, r3
 80056f6:	f3bf 8f6f 	isb	sy
 80056fa:	f3bf 8f4f 	dsb	sy
 80056fe:	60bb      	str	r3, [r7, #8]
 8005700:	e7fe      	b.n	8005700 <xPortStartScheduler+0xb0>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8005702:	4b1e      	ldr	r3, [pc, #120]	; (800577c <xPortStartScheduler+0x12c>)
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	021b      	lsls	r3, r3, #8
 8005708:	4a1c      	ldr	r2, [pc, #112]	; (800577c <xPortStartScheduler+0x12c>)
 800570a:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800570c:	4b1b      	ldr	r3, [pc, #108]	; (800577c <xPortStartScheduler+0x12c>)
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8005714:	4a19      	ldr	r2, [pc, #100]	; (800577c <xPortStartScheduler+0x12c>)
 8005716:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	b2da      	uxtb	r2, r3
 800571c:	697b      	ldr	r3, [r7, #20]
 800571e:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8005720:	4b17      	ldr	r3, [pc, #92]	; (8005780 <xPortStartScheduler+0x130>)
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	4a16      	ldr	r2, [pc, #88]	; (8005780 <xPortStartScheduler+0x130>)
 8005726:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800572a:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800572c:	4b14      	ldr	r3, [pc, #80]	; (8005780 <xPortStartScheduler+0x130>)
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	4a13      	ldr	r2, [pc, #76]	; (8005780 <xPortStartScheduler+0x130>)
 8005732:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8005736:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8005738:	f000 f8d6 	bl	80058e8 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800573c:	4b11      	ldr	r3, [pc, #68]	; (8005784 <xPortStartScheduler+0x134>)
 800573e:	2200      	movs	r2, #0
 8005740:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8005742:	f000 f8f5 	bl	8005930 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8005746:	4b10      	ldr	r3, [pc, #64]	; (8005788 <xPortStartScheduler+0x138>)
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	4a0f      	ldr	r2, [pc, #60]	; (8005788 <xPortStartScheduler+0x138>)
 800574c:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8005750:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8005752:	f7ff ff69 	bl	8005628 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8005756:	f7ff f8a5 	bl	80048a4 <vTaskSwitchContext>
	prvTaskExitError();
 800575a:	f7ff ff25 	bl	80055a8 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800575e:	2300      	movs	r3, #0
}
 8005760:	4618      	mov	r0, r3
 8005762:	3718      	adds	r7, #24
 8005764:	46bd      	mov	sp, r7
 8005766:	bd80      	pop	{r7, pc}
 8005768:	e000ed00 	.word	0xe000ed00
 800576c:	410fc271 	.word	0x410fc271
 8005770:	410fc270 	.word	0x410fc270
 8005774:	e000e400 	.word	0xe000e400
 8005778:	20000d14 	.word	0x20000d14
 800577c:	20000d18 	.word	0x20000d18
 8005780:	e000ed20 	.word	0xe000ed20
 8005784:	2000000c 	.word	0x2000000c
 8005788:	e000ef34 	.word	0xe000ef34

0800578c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800578c:	b480      	push	{r7}
 800578e:	b083      	sub	sp, #12
 8005790:	af00      	add	r7, sp, #0
 8005792:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005796:	f383 8811 	msr	BASEPRI, r3
 800579a:	f3bf 8f6f 	isb	sy
 800579e:	f3bf 8f4f 	dsb	sy
 80057a2:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80057a4:	4b0e      	ldr	r3, [pc, #56]	; (80057e0 <vPortEnterCritical+0x54>)
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	3301      	adds	r3, #1
 80057aa:	4a0d      	ldr	r2, [pc, #52]	; (80057e0 <vPortEnterCritical+0x54>)
 80057ac:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80057ae:	4b0c      	ldr	r3, [pc, #48]	; (80057e0 <vPortEnterCritical+0x54>)
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	2b01      	cmp	r3, #1
 80057b4:	d10e      	bne.n	80057d4 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80057b6:	4b0b      	ldr	r3, [pc, #44]	; (80057e4 <vPortEnterCritical+0x58>)
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	b2db      	uxtb	r3, r3
 80057bc:	2b00      	cmp	r3, #0
 80057be:	d009      	beq.n	80057d4 <vPortEnterCritical+0x48>
 80057c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80057c4:	f383 8811 	msr	BASEPRI, r3
 80057c8:	f3bf 8f6f 	isb	sy
 80057cc:	f3bf 8f4f 	dsb	sy
 80057d0:	603b      	str	r3, [r7, #0]
 80057d2:	e7fe      	b.n	80057d2 <vPortEnterCritical+0x46>
	}
}
 80057d4:	bf00      	nop
 80057d6:	370c      	adds	r7, #12
 80057d8:	46bd      	mov	sp, r7
 80057da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057de:	4770      	bx	lr
 80057e0:	2000000c 	.word	0x2000000c
 80057e4:	e000ed04 	.word	0xe000ed04

080057e8 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80057e8:	b480      	push	{r7}
 80057ea:	b083      	sub	sp, #12
 80057ec:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80057ee:	4b11      	ldr	r3, [pc, #68]	; (8005834 <vPortExitCritical+0x4c>)
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	2b00      	cmp	r3, #0
 80057f4:	d109      	bne.n	800580a <vPortExitCritical+0x22>
 80057f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80057fa:	f383 8811 	msr	BASEPRI, r3
 80057fe:	f3bf 8f6f 	isb	sy
 8005802:	f3bf 8f4f 	dsb	sy
 8005806:	607b      	str	r3, [r7, #4]
 8005808:	e7fe      	b.n	8005808 <vPortExitCritical+0x20>
	uxCriticalNesting--;
 800580a:	4b0a      	ldr	r3, [pc, #40]	; (8005834 <vPortExitCritical+0x4c>)
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	3b01      	subs	r3, #1
 8005810:	4a08      	ldr	r2, [pc, #32]	; (8005834 <vPortExitCritical+0x4c>)
 8005812:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8005814:	4b07      	ldr	r3, [pc, #28]	; (8005834 <vPortExitCritical+0x4c>)
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	2b00      	cmp	r3, #0
 800581a:	d104      	bne.n	8005826 <vPortExitCritical+0x3e>
 800581c:	2300      	movs	r3, #0
 800581e:	603b      	str	r3, [r7, #0]
	__asm volatile
 8005820:	683b      	ldr	r3, [r7, #0]
 8005822:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 8005826:	bf00      	nop
 8005828:	370c      	adds	r7, #12
 800582a:	46bd      	mov	sp, r7
 800582c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005830:	4770      	bx	lr
 8005832:	bf00      	nop
 8005834:	2000000c 	.word	0x2000000c
	...

08005840 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8005840:	f3ef 8009 	mrs	r0, PSP
 8005844:	f3bf 8f6f 	isb	sy
 8005848:	4b15      	ldr	r3, [pc, #84]	; (80058a0 <pxCurrentTCBConst>)
 800584a:	681a      	ldr	r2, [r3, #0]
 800584c:	f01e 0f10 	tst.w	lr, #16
 8005850:	bf08      	it	eq
 8005852:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8005856:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800585a:	6010      	str	r0, [r2, #0]
 800585c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8005860:	f04f 0050 	mov.w	r0, #80	; 0x50
 8005864:	f380 8811 	msr	BASEPRI, r0
 8005868:	f3bf 8f4f 	dsb	sy
 800586c:	f3bf 8f6f 	isb	sy
 8005870:	f7ff f818 	bl	80048a4 <vTaskSwitchContext>
 8005874:	f04f 0000 	mov.w	r0, #0
 8005878:	f380 8811 	msr	BASEPRI, r0
 800587c:	bc09      	pop	{r0, r3}
 800587e:	6819      	ldr	r1, [r3, #0]
 8005880:	6808      	ldr	r0, [r1, #0]
 8005882:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005886:	f01e 0f10 	tst.w	lr, #16
 800588a:	bf08      	it	eq
 800588c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8005890:	f380 8809 	msr	PSP, r0
 8005894:	f3bf 8f6f 	isb	sy
 8005898:	4770      	bx	lr
 800589a:	bf00      	nop
 800589c:	f3af 8000 	nop.w

080058a0 <pxCurrentTCBConst>:
 80058a0:	200006e8 	.word	0x200006e8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80058a4:	bf00      	nop
 80058a6:	bf00      	nop

080058a8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80058a8:	b580      	push	{r7, lr}
 80058aa:	b082      	sub	sp, #8
 80058ac:	af00      	add	r7, sp, #0
	__asm volatile
 80058ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80058b2:	f383 8811 	msr	BASEPRI, r3
 80058b6:	f3bf 8f6f 	isb	sy
 80058ba:	f3bf 8f4f 	dsb	sy
 80058be:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80058c0:	f7fe ff32 	bl	8004728 <xTaskIncrementTick>
 80058c4:	4603      	mov	r3, r0
 80058c6:	2b00      	cmp	r3, #0
 80058c8:	d003      	beq.n	80058d2 <SysTick_Handler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80058ca:	4b06      	ldr	r3, [pc, #24]	; (80058e4 <SysTick_Handler+0x3c>)
 80058cc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80058d0:	601a      	str	r2, [r3, #0]
 80058d2:	2300      	movs	r3, #0
 80058d4:	603b      	str	r3, [r7, #0]
	__asm volatile
 80058d6:	683b      	ldr	r3, [r7, #0]
 80058d8:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 80058dc:	bf00      	nop
 80058de:	3708      	adds	r7, #8
 80058e0:	46bd      	mov	sp, r7
 80058e2:	bd80      	pop	{r7, pc}
 80058e4:	e000ed04 	.word	0xe000ed04

080058e8 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80058e8:	b480      	push	{r7}
 80058ea:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80058ec:	4b0b      	ldr	r3, [pc, #44]	; (800591c <vPortSetupTimerInterrupt+0x34>)
 80058ee:	2200      	movs	r2, #0
 80058f0:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80058f2:	4b0b      	ldr	r3, [pc, #44]	; (8005920 <vPortSetupTimerInterrupt+0x38>)
 80058f4:	2200      	movs	r2, #0
 80058f6:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80058f8:	4b0a      	ldr	r3, [pc, #40]	; (8005924 <vPortSetupTimerInterrupt+0x3c>)
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	4a0a      	ldr	r2, [pc, #40]	; (8005928 <vPortSetupTimerInterrupt+0x40>)
 80058fe:	fba2 2303 	umull	r2, r3, r2, r3
 8005902:	099b      	lsrs	r3, r3, #6
 8005904:	4a09      	ldr	r2, [pc, #36]	; (800592c <vPortSetupTimerInterrupt+0x44>)
 8005906:	3b01      	subs	r3, #1
 8005908:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800590a:	4b04      	ldr	r3, [pc, #16]	; (800591c <vPortSetupTimerInterrupt+0x34>)
 800590c:	2207      	movs	r2, #7
 800590e:	601a      	str	r2, [r3, #0]
}
 8005910:	bf00      	nop
 8005912:	46bd      	mov	sp, r7
 8005914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005918:	4770      	bx	lr
 800591a:	bf00      	nop
 800591c:	e000e010 	.word	0xe000e010
 8005920:	e000e018 	.word	0xe000e018
 8005924:	20000000 	.word	0x20000000
 8005928:	10624dd3 	.word	0x10624dd3
 800592c:	e000e014 	.word	0xe000e014

08005930 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8005930:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8005940 <vPortEnableVFP+0x10>
 8005934:	6801      	ldr	r1, [r0, #0]
 8005936:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800593a:	6001      	str	r1, [r0, #0]
 800593c:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800593e:	bf00      	nop
 8005940:	e000ed88 	.word	0xe000ed88

08005944 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8005944:	b480      	push	{r7}
 8005946:	b085      	sub	sp, #20
 8005948:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800594a:	f3ef 8305 	mrs	r3, IPSR
 800594e:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	2b0f      	cmp	r3, #15
 8005954:	d913      	bls.n	800597e <vPortValidateInterruptPriority+0x3a>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8005956:	4a16      	ldr	r2, [pc, #88]	; (80059b0 <vPortValidateInterruptPriority+0x6c>)
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	4413      	add	r3, r2
 800595c:	781b      	ldrb	r3, [r3, #0]
 800595e:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8005960:	4b14      	ldr	r3, [pc, #80]	; (80059b4 <vPortValidateInterruptPriority+0x70>)
 8005962:	781b      	ldrb	r3, [r3, #0]
 8005964:	7afa      	ldrb	r2, [r7, #11]
 8005966:	429a      	cmp	r2, r3
 8005968:	d209      	bcs.n	800597e <vPortValidateInterruptPriority+0x3a>
	__asm volatile
 800596a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800596e:	f383 8811 	msr	BASEPRI, r3
 8005972:	f3bf 8f6f 	isb	sy
 8005976:	f3bf 8f4f 	dsb	sy
 800597a:	607b      	str	r3, [r7, #4]
 800597c:	e7fe      	b.n	800597c <vPortValidateInterruptPriority+0x38>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800597e:	4b0e      	ldr	r3, [pc, #56]	; (80059b8 <vPortValidateInterruptPriority+0x74>)
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8005986:	4b0d      	ldr	r3, [pc, #52]	; (80059bc <vPortValidateInterruptPriority+0x78>)
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	429a      	cmp	r2, r3
 800598c:	d909      	bls.n	80059a2 <vPortValidateInterruptPriority+0x5e>
 800598e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005992:	f383 8811 	msr	BASEPRI, r3
 8005996:	f3bf 8f6f 	isb	sy
 800599a:	f3bf 8f4f 	dsb	sy
 800599e:	603b      	str	r3, [r7, #0]
 80059a0:	e7fe      	b.n	80059a0 <vPortValidateInterruptPriority+0x5c>
	}
 80059a2:	bf00      	nop
 80059a4:	3714      	adds	r7, #20
 80059a6:	46bd      	mov	sp, r7
 80059a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059ac:	4770      	bx	lr
 80059ae:	bf00      	nop
 80059b0:	e000e3f0 	.word	0xe000e3f0
 80059b4:	20000d14 	.word	0x20000d14
 80059b8:	e000ed0c 	.word	0xe000ed0c
 80059bc:	20000d18 	.word	0x20000d18

080059c0 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80059c0:	b580      	push	{r7, lr}
 80059c2:	b08a      	sub	sp, #40	; 0x28
 80059c4:	af00      	add	r7, sp, #0
 80059c6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80059c8:	2300      	movs	r3, #0
 80059ca:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80059cc:	f7fe fdf2 	bl	80045b4 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80059d0:	4b57      	ldr	r3, [pc, #348]	; (8005b30 <pvPortMalloc+0x170>)
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	2b00      	cmp	r3, #0
 80059d6:	d101      	bne.n	80059dc <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80059d8:	f000 f90c 	bl	8005bf4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80059dc:	4b55      	ldr	r3, [pc, #340]	; (8005b34 <pvPortMalloc+0x174>)
 80059de:	681a      	ldr	r2, [r3, #0]
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	4013      	ands	r3, r2
 80059e4:	2b00      	cmp	r3, #0
 80059e6:	f040 808c 	bne.w	8005b02 <pvPortMalloc+0x142>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	2b00      	cmp	r3, #0
 80059ee:	d01c      	beq.n	8005a2a <pvPortMalloc+0x6a>
			{
				xWantedSize += xHeapStructSize;
 80059f0:	2208      	movs	r2, #8
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	4413      	add	r3, r2
 80059f6:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	f003 0307 	and.w	r3, r3, #7
 80059fe:	2b00      	cmp	r3, #0
 8005a00:	d013      	beq.n	8005a2a <pvPortMalloc+0x6a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	f023 0307 	bic.w	r3, r3, #7
 8005a08:	3308      	adds	r3, #8
 8005a0a:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	f003 0307 	and.w	r3, r3, #7
 8005a12:	2b00      	cmp	r3, #0
 8005a14:	d009      	beq.n	8005a2a <pvPortMalloc+0x6a>
 8005a16:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a1a:	f383 8811 	msr	BASEPRI, r3
 8005a1e:	f3bf 8f6f 	isb	sy
 8005a22:	f3bf 8f4f 	dsb	sy
 8005a26:	617b      	str	r3, [r7, #20]
 8005a28:	e7fe      	b.n	8005a28 <pvPortMalloc+0x68>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	2b00      	cmp	r3, #0
 8005a2e:	d068      	beq.n	8005b02 <pvPortMalloc+0x142>
 8005a30:	4b41      	ldr	r3, [pc, #260]	; (8005b38 <pvPortMalloc+0x178>)
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	687a      	ldr	r2, [r7, #4]
 8005a36:	429a      	cmp	r2, r3
 8005a38:	d863      	bhi.n	8005b02 <pvPortMalloc+0x142>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8005a3a:	4b40      	ldr	r3, [pc, #256]	; (8005b3c <pvPortMalloc+0x17c>)
 8005a3c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8005a3e:	4b3f      	ldr	r3, [pc, #252]	; (8005b3c <pvPortMalloc+0x17c>)
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005a44:	e004      	b.n	8005a50 <pvPortMalloc+0x90>
				{
					pxPreviousBlock = pxBlock;
 8005a46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a48:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8005a4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005a50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a52:	685b      	ldr	r3, [r3, #4]
 8005a54:	687a      	ldr	r2, [r7, #4]
 8005a56:	429a      	cmp	r2, r3
 8005a58:	d903      	bls.n	8005a62 <pvPortMalloc+0xa2>
 8005a5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	2b00      	cmp	r3, #0
 8005a60:	d1f1      	bne.n	8005a46 <pvPortMalloc+0x86>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8005a62:	4b33      	ldr	r3, [pc, #204]	; (8005b30 <pvPortMalloc+0x170>)
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005a68:	429a      	cmp	r2, r3
 8005a6a:	d04a      	beq.n	8005b02 <pvPortMalloc+0x142>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8005a6c:	6a3b      	ldr	r3, [r7, #32]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	2208      	movs	r2, #8
 8005a72:	4413      	add	r3, r2
 8005a74:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8005a76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a78:	681a      	ldr	r2, [r3, #0]
 8005a7a:	6a3b      	ldr	r3, [r7, #32]
 8005a7c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8005a7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a80:	685a      	ldr	r2, [r3, #4]
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	1ad2      	subs	r2, r2, r3
 8005a86:	2308      	movs	r3, #8
 8005a88:	005b      	lsls	r3, r3, #1
 8005a8a:	429a      	cmp	r2, r3
 8005a8c:	d91e      	bls.n	8005acc <pvPortMalloc+0x10c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8005a8e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	4413      	add	r3, r2
 8005a94:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005a96:	69bb      	ldr	r3, [r7, #24]
 8005a98:	f003 0307 	and.w	r3, r3, #7
 8005a9c:	2b00      	cmp	r3, #0
 8005a9e:	d009      	beq.n	8005ab4 <pvPortMalloc+0xf4>
 8005aa0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005aa4:	f383 8811 	msr	BASEPRI, r3
 8005aa8:	f3bf 8f6f 	isb	sy
 8005aac:	f3bf 8f4f 	dsb	sy
 8005ab0:	613b      	str	r3, [r7, #16]
 8005ab2:	e7fe      	b.n	8005ab2 <pvPortMalloc+0xf2>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8005ab4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ab6:	685a      	ldr	r2, [r3, #4]
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	1ad2      	subs	r2, r2, r3
 8005abc:	69bb      	ldr	r3, [r7, #24]
 8005abe:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8005ac0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ac2:	687a      	ldr	r2, [r7, #4]
 8005ac4:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8005ac6:	69b8      	ldr	r0, [r7, #24]
 8005ac8:	f000 f8f6 	bl	8005cb8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8005acc:	4b1a      	ldr	r3, [pc, #104]	; (8005b38 <pvPortMalloc+0x178>)
 8005ace:	681a      	ldr	r2, [r3, #0]
 8005ad0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ad2:	685b      	ldr	r3, [r3, #4]
 8005ad4:	1ad3      	subs	r3, r2, r3
 8005ad6:	4a18      	ldr	r2, [pc, #96]	; (8005b38 <pvPortMalloc+0x178>)
 8005ad8:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8005ada:	4b17      	ldr	r3, [pc, #92]	; (8005b38 <pvPortMalloc+0x178>)
 8005adc:	681a      	ldr	r2, [r3, #0]
 8005ade:	4b18      	ldr	r3, [pc, #96]	; (8005b40 <pvPortMalloc+0x180>)
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	429a      	cmp	r2, r3
 8005ae4:	d203      	bcs.n	8005aee <pvPortMalloc+0x12e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8005ae6:	4b14      	ldr	r3, [pc, #80]	; (8005b38 <pvPortMalloc+0x178>)
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	4a15      	ldr	r2, [pc, #84]	; (8005b40 <pvPortMalloc+0x180>)
 8005aec:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8005aee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005af0:	685a      	ldr	r2, [r3, #4]
 8005af2:	4b10      	ldr	r3, [pc, #64]	; (8005b34 <pvPortMalloc+0x174>)
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	431a      	orrs	r2, r3
 8005af8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005afa:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8005afc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005afe:	2200      	movs	r2, #0
 8005b00:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8005b02:	f7fe fd65 	bl	80045d0 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8005b06:	69fb      	ldr	r3, [r7, #28]
 8005b08:	f003 0307 	and.w	r3, r3, #7
 8005b0c:	2b00      	cmp	r3, #0
 8005b0e:	d009      	beq.n	8005b24 <pvPortMalloc+0x164>
 8005b10:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005b14:	f383 8811 	msr	BASEPRI, r3
 8005b18:	f3bf 8f6f 	isb	sy
 8005b1c:	f3bf 8f4f 	dsb	sy
 8005b20:	60fb      	str	r3, [r7, #12]
 8005b22:	e7fe      	b.n	8005b22 <pvPortMalloc+0x162>
	return pvReturn;
 8005b24:	69fb      	ldr	r3, [r7, #28]
}
 8005b26:	4618      	mov	r0, r3
 8005b28:	3728      	adds	r7, #40	; 0x28
 8005b2a:	46bd      	mov	sp, r7
 8005b2c:	bd80      	pop	{r7, pc}
 8005b2e:	bf00      	nop
 8005b30:	20001924 	.word	0x20001924
 8005b34:	20001930 	.word	0x20001930
 8005b38:	20001928 	.word	0x20001928
 8005b3c:	2000191c 	.word	0x2000191c
 8005b40:	2000192c 	.word	0x2000192c

08005b44 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8005b44:	b580      	push	{r7, lr}
 8005b46:	b086      	sub	sp, #24
 8005b48:	af00      	add	r7, sp, #0
 8005b4a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	2b00      	cmp	r3, #0
 8005b54:	d046      	beq.n	8005be4 <vPortFree+0xa0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8005b56:	2308      	movs	r3, #8
 8005b58:	425b      	negs	r3, r3
 8005b5a:	697a      	ldr	r2, [r7, #20]
 8005b5c:	4413      	add	r3, r2
 8005b5e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8005b60:	697b      	ldr	r3, [r7, #20]
 8005b62:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8005b64:	693b      	ldr	r3, [r7, #16]
 8005b66:	685a      	ldr	r2, [r3, #4]
 8005b68:	4b20      	ldr	r3, [pc, #128]	; (8005bec <vPortFree+0xa8>)
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	4013      	ands	r3, r2
 8005b6e:	2b00      	cmp	r3, #0
 8005b70:	d109      	bne.n	8005b86 <vPortFree+0x42>
 8005b72:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005b76:	f383 8811 	msr	BASEPRI, r3
 8005b7a:	f3bf 8f6f 	isb	sy
 8005b7e:	f3bf 8f4f 	dsb	sy
 8005b82:	60fb      	str	r3, [r7, #12]
 8005b84:	e7fe      	b.n	8005b84 <vPortFree+0x40>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8005b86:	693b      	ldr	r3, [r7, #16]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	2b00      	cmp	r3, #0
 8005b8c:	d009      	beq.n	8005ba2 <vPortFree+0x5e>
 8005b8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005b92:	f383 8811 	msr	BASEPRI, r3
 8005b96:	f3bf 8f6f 	isb	sy
 8005b9a:	f3bf 8f4f 	dsb	sy
 8005b9e:	60bb      	str	r3, [r7, #8]
 8005ba0:	e7fe      	b.n	8005ba0 <vPortFree+0x5c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8005ba2:	693b      	ldr	r3, [r7, #16]
 8005ba4:	685a      	ldr	r2, [r3, #4]
 8005ba6:	4b11      	ldr	r3, [pc, #68]	; (8005bec <vPortFree+0xa8>)
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	4013      	ands	r3, r2
 8005bac:	2b00      	cmp	r3, #0
 8005bae:	d019      	beq.n	8005be4 <vPortFree+0xa0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8005bb0:	693b      	ldr	r3, [r7, #16]
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	2b00      	cmp	r3, #0
 8005bb6:	d115      	bne.n	8005be4 <vPortFree+0xa0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8005bb8:	693b      	ldr	r3, [r7, #16]
 8005bba:	685a      	ldr	r2, [r3, #4]
 8005bbc:	4b0b      	ldr	r3, [pc, #44]	; (8005bec <vPortFree+0xa8>)
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	43db      	mvns	r3, r3
 8005bc2:	401a      	ands	r2, r3
 8005bc4:	693b      	ldr	r3, [r7, #16]
 8005bc6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8005bc8:	f7fe fcf4 	bl	80045b4 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8005bcc:	693b      	ldr	r3, [r7, #16]
 8005bce:	685a      	ldr	r2, [r3, #4]
 8005bd0:	4b07      	ldr	r3, [pc, #28]	; (8005bf0 <vPortFree+0xac>)
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	4413      	add	r3, r2
 8005bd6:	4a06      	ldr	r2, [pc, #24]	; (8005bf0 <vPortFree+0xac>)
 8005bd8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8005bda:	6938      	ldr	r0, [r7, #16]
 8005bdc:	f000 f86c 	bl	8005cb8 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8005be0:	f7fe fcf6 	bl	80045d0 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8005be4:	bf00      	nop
 8005be6:	3718      	adds	r7, #24
 8005be8:	46bd      	mov	sp, r7
 8005bea:	bd80      	pop	{r7, pc}
 8005bec:	20001930 	.word	0x20001930
 8005bf0:	20001928 	.word	0x20001928

08005bf4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8005bf4:	b480      	push	{r7}
 8005bf6:	b085      	sub	sp, #20
 8005bf8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8005bfa:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8005bfe:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8005c00:	4b27      	ldr	r3, [pc, #156]	; (8005ca0 <prvHeapInit+0xac>)
 8005c02:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	f003 0307 	and.w	r3, r3, #7
 8005c0a:	2b00      	cmp	r3, #0
 8005c0c:	d00c      	beq.n	8005c28 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8005c0e:	68fb      	ldr	r3, [r7, #12]
 8005c10:	3307      	adds	r3, #7
 8005c12:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005c14:	68fb      	ldr	r3, [r7, #12]
 8005c16:	f023 0307 	bic.w	r3, r3, #7
 8005c1a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8005c1c:	68ba      	ldr	r2, [r7, #8]
 8005c1e:	68fb      	ldr	r3, [r7, #12]
 8005c20:	1ad3      	subs	r3, r2, r3
 8005c22:	4a1f      	ldr	r2, [pc, #124]	; (8005ca0 <prvHeapInit+0xac>)
 8005c24:	4413      	add	r3, r2
 8005c26:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8005c28:	68fb      	ldr	r3, [r7, #12]
 8005c2a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8005c2c:	4a1d      	ldr	r2, [pc, #116]	; (8005ca4 <prvHeapInit+0xb0>)
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8005c32:	4b1c      	ldr	r3, [pc, #112]	; (8005ca4 <prvHeapInit+0xb0>)
 8005c34:	2200      	movs	r2, #0
 8005c36:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	68ba      	ldr	r2, [r7, #8]
 8005c3c:	4413      	add	r3, r2
 8005c3e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8005c40:	2208      	movs	r2, #8
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	1a9b      	subs	r3, r3, r2
 8005c46:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005c48:	68fb      	ldr	r3, [r7, #12]
 8005c4a:	f023 0307 	bic.w	r3, r3, #7
 8005c4e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8005c50:	68fb      	ldr	r3, [r7, #12]
 8005c52:	4a15      	ldr	r2, [pc, #84]	; (8005ca8 <prvHeapInit+0xb4>)
 8005c54:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8005c56:	4b14      	ldr	r3, [pc, #80]	; (8005ca8 <prvHeapInit+0xb4>)
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	2200      	movs	r2, #0
 8005c5c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8005c5e:	4b12      	ldr	r3, [pc, #72]	; (8005ca8 <prvHeapInit+0xb4>)
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	2200      	movs	r2, #0
 8005c64:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8005c6a:	683b      	ldr	r3, [r7, #0]
 8005c6c:	68fa      	ldr	r2, [r7, #12]
 8005c6e:	1ad2      	subs	r2, r2, r3
 8005c70:	683b      	ldr	r3, [r7, #0]
 8005c72:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8005c74:	4b0c      	ldr	r3, [pc, #48]	; (8005ca8 <prvHeapInit+0xb4>)
 8005c76:	681a      	ldr	r2, [r3, #0]
 8005c78:	683b      	ldr	r3, [r7, #0]
 8005c7a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005c7c:	683b      	ldr	r3, [r7, #0]
 8005c7e:	685b      	ldr	r3, [r3, #4]
 8005c80:	4a0a      	ldr	r2, [pc, #40]	; (8005cac <prvHeapInit+0xb8>)
 8005c82:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005c84:	683b      	ldr	r3, [r7, #0]
 8005c86:	685b      	ldr	r3, [r3, #4]
 8005c88:	4a09      	ldr	r2, [pc, #36]	; (8005cb0 <prvHeapInit+0xbc>)
 8005c8a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8005c8c:	4b09      	ldr	r3, [pc, #36]	; (8005cb4 <prvHeapInit+0xc0>)
 8005c8e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8005c92:	601a      	str	r2, [r3, #0]
}
 8005c94:	bf00      	nop
 8005c96:	3714      	adds	r7, #20
 8005c98:	46bd      	mov	sp, r7
 8005c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c9e:	4770      	bx	lr
 8005ca0:	20000d1c 	.word	0x20000d1c
 8005ca4:	2000191c 	.word	0x2000191c
 8005ca8:	20001924 	.word	0x20001924
 8005cac:	2000192c 	.word	0x2000192c
 8005cb0:	20001928 	.word	0x20001928
 8005cb4:	20001930 	.word	0x20001930

08005cb8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8005cb8:	b480      	push	{r7}
 8005cba:	b085      	sub	sp, #20
 8005cbc:	af00      	add	r7, sp, #0
 8005cbe:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8005cc0:	4b28      	ldr	r3, [pc, #160]	; (8005d64 <prvInsertBlockIntoFreeList+0xac>)
 8005cc2:	60fb      	str	r3, [r7, #12]
 8005cc4:	e002      	b.n	8005ccc <prvInsertBlockIntoFreeList+0x14>
 8005cc6:	68fb      	ldr	r3, [r7, #12]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	60fb      	str	r3, [r7, #12]
 8005ccc:	68fb      	ldr	r3, [r7, #12]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	687a      	ldr	r2, [r7, #4]
 8005cd2:	429a      	cmp	r2, r3
 8005cd4:	d8f7      	bhi.n	8005cc6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8005cd6:	68fb      	ldr	r3, [r7, #12]
 8005cd8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8005cda:	68fb      	ldr	r3, [r7, #12]
 8005cdc:	685b      	ldr	r3, [r3, #4]
 8005cde:	68ba      	ldr	r2, [r7, #8]
 8005ce0:	4413      	add	r3, r2
 8005ce2:	687a      	ldr	r2, [r7, #4]
 8005ce4:	429a      	cmp	r2, r3
 8005ce6:	d108      	bne.n	8005cfa <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8005ce8:	68fb      	ldr	r3, [r7, #12]
 8005cea:	685a      	ldr	r2, [r3, #4]
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	685b      	ldr	r3, [r3, #4]
 8005cf0:	441a      	add	r2, r3
 8005cf2:	68fb      	ldr	r3, [r7, #12]
 8005cf4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8005cf6:	68fb      	ldr	r3, [r7, #12]
 8005cf8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	685b      	ldr	r3, [r3, #4]
 8005d02:	68ba      	ldr	r2, [r7, #8]
 8005d04:	441a      	add	r2, r3
 8005d06:	68fb      	ldr	r3, [r7, #12]
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	429a      	cmp	r2, r3
 8005d0c:	d118      	bne.n	8005d40 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8005d0e:	68fb      	ldr	r3, [r7, #12]
 8005d10:	681a      	ldr	r2, [r3, #0]
 8005d12:	4b15      	ldr	r3, [pc, #84]	; (8005d68 <prvInsertBlockIntoFreeList+0xb0>)
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	429a      	cmp	r2, r3
 8005d18:	d00d      	beq.n	8005d36 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	685a      	ldr	r2, [r3, #4]
 8005d1e:	68fb      	ldr	r3, [r7, #12]
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	685b      	ldr	r3, [r3, #4]
 8005d24:	441a      	add	r2, r3
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8005d2a:	68fb      	ldr	r3, [r7, #12]
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	681a      	ldr	r2, [r3, #0]
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	601a      	str	r2, [r3, #0]
 8005d34:	e008      	b.n	8005d48 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8005d36:	4b0c      	ldr	r3, [pc, #48]	; (8005d68 <prvInsertBlockIntoFreeList+0xb0>)
 8005d38:	681a      	ldr	r2, [r3, #0]
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	601a      	str	r2, [r3, #0]
 8005d3e:	e003      	b.n	8005d48 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	681a      	ldr	r2, [r3, #0]
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8005d48:	68fa      	ldr	r2, [r7, #12]
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	429a      	cmp	r2, r3
 8005d4e:	d002      	beq.n	8005d56 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8005d50:	68fb      	ldr	r3, [r7, #12]
 8005d52:	687a      	ldr	r2, [r7, #4]
 8005d54:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005d56:	bf00      	nop
 8005d58:	3714      	adds	r7, #20
 8005d5a:	46bd      	mov	sp, r7
 8005d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d60:	4770      	bx	lr
 8005d62:	bf00      	nop
 8005d64:	2000191c 	.word	0x2000191c
 8005d68:	20001924 	.word	0x20001924

08005d6c <__libc_init_array>:
 8005d6c:	b570      	push	{r4, r5, r6, lr}
 8005d6e:	4e0d      	ldr	r6, [pc, #52]	; (8005da4 <__libc_init_array+0x38>)
 8005d70:	4c0d      	ldr	r4, [pc, #52]	; (8005da8 <__libc_init_array+0x3c>)
 8005d72:	1ba4      	subs	r4, r4, r6
 8005d74:	10a4      	asrs	r4, r4, #2
 8005d76:	2500      	movs	r5, #0
 8005d78:	42a5      	cmp	r5, r4
 8005d7a:	d109      	bne.n	8005d90 <__libc_init_array+0x24>
 8005d7c:	4e0b      	ldr	r6, [pc, #44]	; (8005dac <__libc_init_array+0x40>)
 8005d7e:	4c0c      	ldr	r4, [pc, #48]	; (8005db0 <__libc_init_array+0x44>)
 8005d80:	f000 f82c 	bl	8005ddc <_init>
 8005d84:	1ba4      	subs	r4, r4, r6
 8005d86:	10a4      	asrs	r4, r4, #2
 8005d88:	2500      	movs	r5, #0
 8005d8a:	42a5      	cmp	r5, r4
 8005d8c:	d105      	bne.n	8005d9a <__libc_init_array+0x2e>
 8005d8e:	bd70      	pop	{r4, r5, r6, pc}
 8005d90:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005d94:	4798      	blx	r3
 8005d96:	3501      	adds	r5, #1
 8005d98:	e7ee      	b.n	8005d78 <__libc_init_array+0xc>
 8005d9a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005d9e:	4798      	blx	r3
 8005da0:	3501      	adds	r5, #1
 8005da2:	e7f2      	b.n	8005d8a <__libc_init_array+0x1e>
 8005da4:	08005eec 	.word	0x08005eec
 8005da8:	08005eec 	.word	0x08005eec
 8005dac:	08005eec 	.word	0x08005eec
 8005db0:	08005ef0 	.word	0x08005ef0

08005db4 <memcpy>:
 8005db4:	b510      	push	{r4, lr}
 8005db6:	1e43      	subs	r3, r0, #1
 8005db8:	440a      	add	r2, r1
 8005dba:	4291      	cmp	r1, r2
 8005dbc:	d100      	bne.n	8005dc0 <memcpy+0xc>
 8005dbe:	bd10      	pop	{r4, pc}
 8005dc0:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005dc4:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005dc8:	e7f7      	b.n	8005dba <memcpy+0x6>

08005dca <memset>:
 8005dca:	4402      	add	r2, r0
 8005dcc:	4603      	mov	r3, r0
 8005dce:	4293      	cmp	r3, r2
 8005dd0:	d100      	bne.n	8005dd4 <memset+0xa>
 8005dd2:	4770      	bx	lr
 8005dd4:	f803 1b01 	strb.w	r1, [r3], #1
 8005dd8:	e7f9      	b.n	8005dce <memset+0x4>
	...

08005ddc <_init>:
 8005ddc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005dde:	bf00      	nop
 8005de0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005de2:	bc08      	pop	{r3}
 8005de4:	469e      	mov	lr, r3
 8005de6:	4770      	bx	lr

08005de8 <_fini>:
 8005de8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005dea:	bf00      	nop
 8005dec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005dee:	bc08      	pop	{r3}
 8005df0:	469e      	mov	lr, r3
 8005df2:	4770      	bx	lr
