{
  "fileIDs": {
      "1": "/nfs_eda_sw/softwares/Raptor/instl_dir/04_01_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v",
      "2": "/nfs_home/iparapid/mijaz/Raptor_Projects/synth_test/run_1/IPs/rapidsilicon/ip/on_chip_memory/v1_0/on_chip_memory/synth/./rtl/on_chip_memory_v1_0.v"
  },
  "hierTree": [
      {
          "file": "2",
          "internalSignals": [
              {
                  "name": "A_clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "addr_A_1",
                  "range": {
                      "lsb": 0,
                      "msb": 9
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "bram_out_A",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "bram_out_B",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "din_A_1",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dout_A_1",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "ren_A_1",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "rparity_A",
                  "range": {
                      "lsb": 0,
                      "msb": 3
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "rparity_B",
                  "range": {
                      "lsb": 0,
                      "msb": 3
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "wen_A_1",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              }
          ],
          "language": "SystemVerilog",
          "line": 23,
          "moduleInsts": [
              {
                   "file": "2",
                   "instName": "SP_MEM",
                   "line": 82,
                   "module":  "TDP_RAM36K",
                   "parameters": []
              }
          ],
          "parameters": [
              {
                  "name": "IP_ID",
                  "value": 0 
              },
              {
                  "name": "IP_TYPE",
                  "value": 0 
              },
              {
                  "name": "IP_VERSION",
                  "value": 0 
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "addr_A",
                  "range": {
                      "lsb": 0,
                      "msb": 9
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "din_A",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dout_A",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "clk_A",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "wen_A",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "ren_A",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              }
          ],
          "topModule": "on_chip_memory"
      }
  ],
  "modules": {
      "TDP_RAM36K": {
          "file": "1",
          "language": "SystemVerilog",
          "line": 947,
          "module": "TDP_RAM36K",
          "parameters": [
              {
                  "name": "INIT",
                  "value": 0 
              },
              {
                  "name": "INIT_PARITY",
                  "value": 0 
              },
              {
                  "name": "READ_WIDTH_A",
                  "value": 0 
              },
              {
                  "name": "READ_WIDTH_B",
                  "value": 0 
              },
              {
                  "name": "WRITE_WIDTH_A",
                  "value": 0 
              },
              {
                  "name": "WRITE_WIDTH_B",
                  "value": 0 
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "WEN_A",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "WEN_B",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "REN_A",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "REN_B",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "CLK_A",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "CLK_B",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "BE_A",
                  "range": {
                      "lsb": 0,
                      "msb": 3
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "BE_B",
                  "range": {
                      "lsb": 0,
                      "msb": 3
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "ADDR_A",
                  "range": {
                      "lsb": 0,
                      "msb": 14
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "ADDR_B",
                  "range": {
                      "lsb": 0,
                      "msb": 14
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "WDATA_A",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "WPARITY_A",
                  "range": {
                      "lsb": 0,
                      "msb": 3
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "WDATA_B",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "WPARITY_B",
                  "range": {
                      "lsb": 0,
                      "msb": 3
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "RDATA_A",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "RPARITY_A",
                  "range": {
                      "lsb": 0,
                      "msb": 3
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "RDATA_B",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "RPARITY_B",
                  "range": {
                      "lsb": 0,
                      "msb": 3
                  },
                  "type": "LOGIC"
              }
          ]
      }
  }
}
