// Seed: 3521078320
module module_0 ();
  wire id_1;
  wire id_4 = id_1;
  wire id_6;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_6 = 1;
  initial begin
    id_1 <= id_3[1];
    id_7 = id_8;
  end
  module_0();
endmodule
