INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/patsn/OneDrive/Documents/fpga-projects/fpga-tetris-basys3/src/score_display.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module score_display
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/patsn/OneDrive/Documents/fpga-projects/fpga-tetris-basys3/src/segment_decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segment_decoder
ERROR: [VRFC 10-1280] procedural assignment to a non-register seg is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/patsn/OneDrive/Documents/fpga-projects/fpga-tetris-basys3/src/segment_decoder.sv:8]
ERROR: [VRFC 10-1280] procedural assignment to a non-register seg is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/patsn/OneDrive/Documents/fpga-projects/fpga-tetris-basys3/src/segment_decoder.sv:9]
ERROR: [VRFC 10-1280] procedural assignment to a non-register seg is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/patsn/OneDrive/Documents/fpga-projects/fpga-tetris-basys3/src/segment_decoder.sv:10]
ERROR: [VRFC 10-1280] procedural assignment to a non-register seg is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/patsn/OneDrive/Documents/fpga-projects/fpga-tetris-basys3/src/segment_decoder.sv:11]
ERROR: [VRFC 10-1280] procedural assignment to a non-register seg is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/patsn/OneDrive/Documents/fpga-projects/fpga-tetris-basys3/src/segment_decoder.sv:12]
ERROR: [VRFC 10-1280] procedural assignment to a non-register seg is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/patsn/OneDrive/Documents/fpga-projects/fpga-tetris-basys3/src/segment_decoder.sv:13]
ERROR: [VRFC 10-1280] procedural assignment to a non-register seg is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/patsn/OneDrive/Documents/fpga-projects/fpga-tetris-basys3/src/segment_decoder.sv:14]
ERROR: [VRFC 10-1280] procedural assignment to a non-register seg is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/patsn/OneDrive/Documents/fpga-projects/fpga-tetris-basys3/src/segment_decoder.sv:15]
ERROR: [VRFC 10-1280] procedural assignment to a non-register seg is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/patsn/OneDrive/Documents/fpga-projects/fpga-tetris-basys3/src/segment_decoder.sv:16]
ERROR: [VRFC 10-1280] procedural assignment to a non-register seg is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/patsn/OneDrive/Documents/fpga-projects/fpga-tetris-basys3/src/segment_decoder.sv:17]
ERROR: [VRFC 10-1280] procedural assignment to a non-register seg is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/patsn/OneDrive/Documents/fpga-projects/fpga-tetris-basys3/src/segment_decoder.sv:18]
ERROR: [VRFC 10-8530] module 'segment_decoder' is ignored due to previous errors [C:/Users/patsn/OneDrive/Documents/fpga-projects/fpga-tetris-basys3/src/segment_decoder.sv:1]
