{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1552436304244 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1552436304244 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 12 20:18:24 2019 " "Processing started: Tue Mar 12 20:18:24 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1552436304244 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1552436304244 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab4b -c lab4b " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab4b -c lab4b" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1552436304244 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1552436304536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sahib/onedrive/documents/coe608/lab3/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/sahib/onedrive/documents/coe608/lab3/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-description " "Found design unit 1: alu-description" {  } { { "../lab3/alu.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab3/alu.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552436305020 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../lab3/alu.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab3/alu.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552436305020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1552436305020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sahib/downloads/data_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/sahib/downloads/data_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_mem-Description " "Found design unit 1: data_mem-Description" {  } { { "../../../../Downloads/data_mem.vhd" "" { Text "C:/Users/sahib/Downloads/data_mem.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552436305020 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_mem " "Found entity 1: data_mem" {  } { { "../../../../Downloads/data_mem.vhd" "" { Text "C:/Users/sahib/Downloads/data_mem.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552436305020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1552436305020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2_1-description " "Found design unit 1: mux2_1-description" {  } { { "mux2_1.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab4b/mux2_1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552436305036 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2_1 " "Found entity 1: mux2_1" {  } { { "mux2_1.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab4b/mux2_1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552436305036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1552436305036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux3_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux3_1-description " "Found design unit 1: mux3_1-description" {  } { { "mux3_1.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab4b/mux3_1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552436305036 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux3_1 " "Found entity 1: mux3_1" {  } { { "mux3_1.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab4b/mux3_1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552436305036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1552436305036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sahib/onedrive/documents/coe608/lab3/pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/sahib/onedrive/documents/coe608/lab3/pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc-description " "Found design unit 1: pc-description" {  } { { "../lab3/pc.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab3/pc.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552436305051 ""} { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "../lab3/pc.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab3/pc.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552436305051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1552436305051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.bdf 1 1 " "Found 1 design units, including 1 entities, in source file testbench.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.bdf" "" { Schematic "C:/Users/sahib/OneDrive/Documents/coe608/lab4b/testbench.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552436305051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1552436305051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-description " "Found design unit 1: reg-description" {  } { { "reg.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab4b/reg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552436305067 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "reg.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab4b/reg.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552436305067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1552436305067 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pc " "Elaborating entity \"pc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1552436305122 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "data_out\[0\]~reg0 data_out\[0\]~reg0_emulated data_out\[0\]~32 " "Register \"data_out\[0\]~reg0\" is converted into an equivalent circuit using register \"data_out\[0\]~reg0_emulated\" and latch \"data_out\[0\]~32\"" {  } { { "../lab3/pc.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab3/pc.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1552436305603 "|pc|data_out[0]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "data_out\[1\]~reg0 data_out\[1\]~reg0_emulated data_out\[1\]~36 " "Register \"data_out\[1\]~reg0\" is converted into an equivalent circuit using register \"data_out\[1\]~reg0_emulated\" and latch \"data_out\[1\]~36\"" {  } { { "../lab3/pc.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab3/pc.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1552436305603 "|pc|data_out[1]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "data_out\[2\]~reg0 data_out\[2\]~reg0_emulated data_out\[2\]~40 " "Register \"data_out\[2\]~reg0\" is converted into an equivalent circuit using register \"data_out\[2\]~reg0_emulated\" and latch \"data_out\[2\]~40\"" {  } { { "../lab3/pc.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab3/pc.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1552436305603 "|pc|data_out[2]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "data_out\[3\]~reg0 data_out\[3\]~reg0_emulated data_out\[3\]~44 " "Register \"data_out\[3\]~reg0\" is converted into an equivalent circuit using register \"data_out\[3\]~reg0_emulated\" and latch \"data_out\[3\]~44\"" {  } { { "../lab3/pc.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab3/pc.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1552436305603 "|pc|data_out[3]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "data_out\[4\]~reg0 data_out\[4\]~reg0_emulated data_out\[4\]~48 " "Register \"data_out\[4\]~reg0\" is converted into an equivalent circuit using register \"data_out\[4\]~reg0_emulated\" and latch \"data_out\[4\]~48\"" {  } { { "../lab3/pc.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab3/pc.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1552436305603 "|pc|data_out[4]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "data_out\[5\]~reg0 data_out\[5\]~reg0_emulated data_out\[5\]~52 " "Register \"data_out\[5\]~reg0\" is converted into an equivalent circuit using register \"data_out\[5\]~reg0_emulated\" and latch \"data_out\[5\]~52\"" {  } { { "../lab3/pc.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab3/pc.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1552436305603 "|pc|data_out[5]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "data_out\[6\]~reg0 data_out\[6\]~reg0_emulated data_out\[6\]~56 " "Register \"data_out\[6\]~reg0\" is converted into an equivalent circuit using register \"data_out\[6\]~reg0_emulated\" and latch \"data_out\[6\]~56\"" {  } { { "../lab3/pc.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab3/pc.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1552436305603 "|pc|data_out[6]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "data_out\[7\]~reg0 data_out\[7\]~reg0_emulated data_out\[7\]~60 " "Register \"data_out\[7\]~reg0\" is converted into an equivalent circuit using register \"data_out\[7\]~reg0_emulated\" and latch \"data_out\[7\]~60\"" {  } { { "../lab3/pc.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab3/pc.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1552436305603 "|pc|data_out[7]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "data_out\[8\]~reg0 data_out\[8\]~reg0_emulated data_out\[8\]~64 " "Register \"data_out\[8\]~reg0\" is converted into an equivalent circuit using register \"data_out\[8\]~reg0_emulated\" and latch \"data_out\[8\]~64\"" {  } { { "../lab3/pc.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab3/pc.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1552436305603 "|pc|data_out[8]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "data_out\[9\]~reg0 data_out\[9\]~reg0_emulated data_out\[9\]~68 " "Register \"data_out\[9\]~reg0\" is converted into an equivalent circuit using register \"data_out\[9\]~reg0_emulated\" and latch \"data_out\[9\]~68\"" {  } { { "../lab3/pc.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab3/pc.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1552436305603 "|pc|data_out[9]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "data_out\[10\]~reg0 data_out\[10\]~reg0_emulated data_out\[10\]~72 " "Register \"data_out\[10\]~reg0\" is converted into an equivalent circuit using register \"data_out\[10\]~reg0_emulated\" and latch \"data_out\[10\]~72\"" {  } { { "../lab3/pc.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab3/pc.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1552436305603 "|pc|data_out[10]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "data_out\[11\]~reg0 data_out\[11\]~reg0_emulated data_out\[11\]~76 " "Register \"data_out\[11\]~reg0\" is converted into an equivalent circuit using register \"data_out\[11\]~reg0_emulated\" and latch \"data_out\[11\]~76\"" {  } { { "../lab3/pc.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab3/pc.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1552436305603 "|pc|data_out[11]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "data_out\[12\]~reg0 data_out\[12\]~reg0_emulated data_out\[12\]~80 " "Register \"data_out\[12\]~reg0\" is converted into an equivalent circuit using register \"data_out\[12\]~reg0_emulated\" and latch \"data_out\[12\]~80\"" {  } { { "../lab3/pc.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab3/pc.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1552436305603 "|pc|data_out[12]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "data_out\[13\]~reg0 data_out\[13\]~reg0_emulated data_out\[13\]~84 " "Register \"data_out\[13\]~reg0\" is converted into an equivalent circuit using register \"data_out\[13\]~reg0_emulated\" and latch \"data_out\[13\]~84\"" {  } { { "../lab3/pc.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab3/pc.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1552436305603 "|pc|data_out[13]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "data_out\[14\]~reg0 data_out\[14\]~reg0_emulated data_out\[14\]~88 " "Register \"data_out\[14\]~reg0\" is converted into an equivalent circuit using register \"data_out\[14\]~reg0_emulated\" and latch \"data_out\[14\]~88\"" {  } { { "../lab3/pc.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab3/pc.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1552436305603 "|pc|data_out[14]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "data_out\[15\]~reg0 data_out\[15\]~reg0_emulated data_out\[15\]~92 " "Register \"data_out\[15\]~reg0\" is converted into an equivalent circuit using register \"data_out\[15\]~reg0_emulated\" and latch \"data_out\[15\]~92\"" {  } { { "../lab3/pc.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab3/pc.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1552436305603 "|pc|data_out[15]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "data_out\[16\]~reg0 data_out\[16\]~reg0_emulated data_out\[16\]~96 " "Register \"data_out\[16\]~reg0\" is converted into an equivalent circuit using register \"data_out\[16\]~reg0_emulated\" and latch \"data_out\[16\]~96\"" {  } { { "../lab3/pc.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab3/pc.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1552436305603 "|pc|data_out[16]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "data_out\[17\]~reg0 data_out\[17\]~reg0_emulated data_out\[17\]~100 " "Register \"data_out\[17\]~reg0\" is converted into an equivalent circuit using register \"data_out\[17\]~reg0_emulated\" and latch \"data_out\[17\]~100\"" {  } { { "../lab3/pc.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab3/pc.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1552436305603 "|pc|data_out[17]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "data_out\[18\]~reg0 data_out\[18\]~reg0_emulated data_out\[18\]~104 " "Register \"data_out\[18\]~reg0\" is converted into an equivalent circuit using register \"data_out\[18\]~reg0_emulated\" and latch \"data_out\[18\]~104\"" {  } { { "../lab3/pc.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab3/pc.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1552436305603 "|pc|data_out[18]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "data_out\[19\]~reg0 data_out\[19\]~reg0_emulated data_out\[19\]~108 " "Register \"data_out\[19\]~reg0\" is converted into an equivalent circuit using register \"data_out\[19\]~reg0_emulated\" and latch \"data_out\[19\]~108\"" {  } { { "../lab3/pc.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab3/pc.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1552436305603 "|pc|data_out[19]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "data_out\[20\]~reg0 data_out\[20\]~reg0_emulated data_out\[20\]~112 " "Register \"data_out\[20\]~reg0\" is converted into an equivalent circuit using register \"data_out\[20\]~reg0_emulated\" and latch \"data_out\[20\]~112\"" {  } { { "../lab3/pc.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab3/pc.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1552436305603 "|pc|data_out[20]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "data_out\[21\]~reg0 data_out\[21\]~reg0_emulated data_out\[21\]~116 " "Register \"data_out\[21\]~reg0\" is converted into an equivalent circuit using register \"data_out\[21\]~reg0_emulated\" and latch \"data_out\[21\]~116\"" {  } { { "../lab3/pc.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab3/pc.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1552436305603 "|pc|data_out[21]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "data_out\[22\]~reg0 data_out\[22\]~reg0_emulated data_out\[22\]~120 " "Register \"data_out\[22\]~reg0\" is converted into an equivalent circuit using register \"data_out\[22\]~reg0_emulated\" and latch \"data_out\[22\]~120\"" {  } { { "../lab3/pc.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab3/pc.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1552436305603 "|pc|data_out[22]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "data_out\[23\]~reg0 data_out\[23\]~reg0_emulated data_out\[23\]~124 " "Register \"data_out\[23\]~reg0\" is converted into an equivalent circuit using register \"data_out\[23\]~reg0_emulated\" and latch \"data_out\[23\]~124\"" {  } { { "../lab3/pc.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab3/pc.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1552436305603 "|pc|data_out[23]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "data_out\[24\]~reg0 data_out\[24\]~reg0_emulated data_out\[24\]~128 " "Register \"data_out\[24\]~reg0\" is converted into an equivalent circuit using register \"data_out\[24\]~reg0_emulated\" and latch \"data_out\[24\]~128\"" {  } { { "../lab3/pc.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab3/pc.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1552436305603 "|pc|data_out[24]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "data_out\[25\]~reg0 data_out\[25\]~reg0_emulated data_out\[25\]~132 " "Register \"data_out\[25\]~reg0\" is converted into an equivalent circuit using register \"data_out\[25\]~reg0_emulated\" and latch \"data_out\[25\]~132\"" {  } { { "../lab3/pc.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab3/pc.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1552436305603 "|pc|data_out[25]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "data_out\[26\]~reg0 data_out\[26\]~reg0_emulated data_out\[26\]~136 " "Register \"data_out\[26\]~reg0\" is converted into an equivalent circuit using register \"data_out\[26\]~reg0_emulated\" and latch \"data_out\[26\]~136\"" {  } { { "../lab3/pc.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab3/pc.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1552436305603 "|pc|data_out[26]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "data_out\[27\]~reg0 data_out\[27\]~reg0_emulated data_out\[27\]~140 " "Register \"data_out\[27\]~reg0\" is converted into an equivalent circuit using register \"data_out\[27\]~reg0_emulated\" and latch \"data_out\[27\]~140\"" {  } { { "../lab3/pc.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab3/pc.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1552436305603 "|pc|data_out[27]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "data_out\[28\]~reg0 data_out\[28\]~reg0_emulated data_out\[28\]~144 " "Register \"data_out\[28\]~reg0\" is converted into an equivalent circuit using register \"data_out\[28\]~reg0_emulated\" and latch \"data_out\[28\]~144\"" {  } { { "../lab3/pc.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab3/pc.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1552436305603 "|pc|data_out[28]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "data_out\[29\]~reg0 data_out\[29\]~reg0_emulated data_out\[29\]~148 " "Register \"data_out\[29\]~reg0\" is converted into an equivalent circuit using register \"data_out\[29\]~reg0_emulated\" and latch \"data_out\[29\]~148\"" {  } { { "../lab3/pc.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab3/pc.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1552436305603 "|pc|data_out[29]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "data_out\[30\]~reg0 data_out\[30\]~reg0_emulated data_out\[30\]~152 " "Register \"data_out\[30\]~reg0\" is converted into an equivalent circuit using register \"data_out\[30\]~reg0_emulated\" and latch \"data_out\[30\]~152\"" {  } { { "../lab3/pc.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab3/pc.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1552436305603 "|pc|data_out[30]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "data_out\[31\]~reg0 data_out\[31\]~reg0_emulated data_out\[31\]~156 " "Register \"data_out\[31\]~reg0\" is converted into an equivalent circuit using register \"data_out\[31\]~reg0_emulated\" and latch \"data_out\[31\]~156\"" {  } { { "../lab3/pc.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab3/pc.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1552436305603 "|pc|data_out[31]~reg0"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1552436305603 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1552436305696 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1552436305931 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1552436305931 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clr " "No output dependent on input pin \"clr\"" {  } { { "../lab3/pc.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab3/pc.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1552436306009 "|pc|clr"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1552436306009 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "196 " "Implemented 196 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "36 " "Implemented 36 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1552436306009 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1552436306009 ""} { "Info" "ICUT_CUT_TM_LCELLS" "128 " "Implemented 128 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1552436306009 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1552436306009 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 36 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4676 " "Peak virtual memory: 4676 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1552436306040 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 12 20:18:26 2019 " "Processing ended: Tue Mar 12 20:18:26 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1552436306040 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1552436306040 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1552436306040 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1552436306040 ""}
