<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>denisvasilik.com</spirit:vendor>
  <spirit:library>denisvasilik</spirit:library>
  <spirit:name>wasm_fpga_loader</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>clk</spirit:name>
      <spirit:displayName>clk</spirit:displayName>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>Clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK.FREQ_HZ">100000000</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>rst_n</spirit:name>
      <spirit:displayName>rst_n</spirit:displayName>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>nRst</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>NUM_READ_OUTSTANDING</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.RST.NUM_READ_OUTSTANDING"/>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_WRITE_OUTSTANDING</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.RST.NUM_WRITE_OUTSTANDING"/>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.RST.POLARITY">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S_WB</spirit:name>
      <spirit:displayName>S_WB</spirit:displayName>
      <spirit:busType spirit:vendor="opencores.org" spirit:library="user" spirit:name="wishbone" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="opencores.org" spirit:library="user" spirit:name="wishbone_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>dat_w</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>DatIn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>stb</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>Stb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>dat_r</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>DatOut</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ack</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>Ack</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>sel</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>Sel</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>cyc</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>Cyc</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>adr</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>Adr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>we</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>We</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M_MODULE_WB</spirit:name>
      <spirit:displayName>M_MODULE_WB</spirit:displayName>
      <spirit:busType spirit:vendor="opencores.org" spirit:library="user" spirit:name="wishbone" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="opencores.org" spirit:library="user" spirit:name="wishbone_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>dat_w</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>Memory_DatOut</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>stb</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>Memory_Stb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>dat_r</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>Memory_DatIn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ack</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>Memory_Ack</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>sel</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>Memory_Sel</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>cyc</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>Memory_Cyc</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>adr</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>Memory_Adr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>we</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>Memory_We</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>NUM_READ_OUTSTANDING</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M_MODULE_WB.NUM_READ_OUTSTANDING"/>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_WRITE_OUTSTANDING</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M_MODULE_WB.NUM_WRITE_OUTSTANDING"/>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M_STORE_WB</spirit:name>
      <spirit:displayName>M_STORE_WB</spirit:displayName>
      <spirit:busType spirit:vendor="opencores.org" spirit:library="user" spirit:name="wishbone" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="opencores.org" spirit:library="user" spirit:name="wishbone_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>dat_w</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>Store_DatOut</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>stb</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>Store_Stb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>dat_r</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>Store_DatIn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ack</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>Store_Ack</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>sel</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>Store_Sel</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>cyc</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>Store_Cyc</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>adr</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>Store_Adr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>we</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>Store_We</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>NUM_READ_OUTSTANDING</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M_STORE_WB.NUM_READ_OUTSTANDING"/>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_WRITE_OUTSTANDING</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M_STORE_WB.NUM_WRITE_OUTSTANDING"/>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>f92e9879</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>647486e9</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_testbench</spirit:name>
        <spirit:displayName>Test Bench</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation.testbench</spirit:envIdentifier>
        <spirit:modelName>tb_WasmFpgaLoader</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_testbench_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>3beb4449</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:modelName>WasmFpgaLoader</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_xilinx_com_ip_clk_wiz_6_0__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_xilinx_com_ip_proc_sys_reset_5_0__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>bb5e4757</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:modelName>WasmFpgaLoader</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_clk_wiz_6_0__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_proc_sys_reset_5_0__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>bb5e4757</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>Clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>nRst</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>Adr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">23</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>Sel</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>DatIn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>We</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>Stb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>Cyc</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>DatOut</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>Ack</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>Memory_Adr</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">23</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>Memory_Sel</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>Memory_We</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>Memory_Stb</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>Memory_DatOut</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>Memory_DatIn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>Memory_Ack</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>Memory_Cyc</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>Store_Adr</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">23</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>Store_Sel</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>Store_We</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>Store_Stb</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>Store_DatOut</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>Store_DatIn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>Store_Ack</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>Store_Cyc</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>Loaded</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
  </spirit:model>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/wasm_fpga_loader_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_f92e9879</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_testbench_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../wasm-fpga-store/src/WasmFpgaStore.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../tb/tb_std_logic_1164_additions.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../tb/tb_pkg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../tb/tb_pkg_helper.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../tb/tb_Types.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../tb/tb_FileIo.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../tb/tb_WbRam.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../tb/tb_WasmFpgaLoader.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../src/WasmFpgaLoaderPackage.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../resources/wasm_fpga_store_header.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../src/WasmFpgaWishbone.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../resources/wasm_fpga_loader_header.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../resources/wasm_fpga_loader_wishbone.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../resources/debug.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../src/WasmFpgaLoader.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_b07bc54c</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_xilinx_com_ip_clk_wiz_6_0__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xsi:type="xilinx:componentRefType" xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="clk_wiz" xilinx:version="6.0">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_xilinx_com_ip_proc_sys_reset_5_0__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="proc_sys_reset" xilinx:version="5.0">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../src/WasmFpgaLoaderPackage.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../resources/wasm_fpga_store_header.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../src/WasmFpgaWishbone.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../resources/wasm_fpga_loader_header.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../resources/wasm_fpga_loader_wishbone.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../resources/debug.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../src/WasmFpgaLoader.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_clk_wiz_6_0__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="clk_wiz" xilinx:version="6.0">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_proc_sys_reset_5_0__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="proc_sys_reset" xilinx:version="5.0">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>WebAssembly Loader IP</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">wasm_fpga_loader</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">artix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>WebAssembly Loader IP</xilinx:displayName>
      <xilinx:coreRevision>28</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2021-01-17T10:01:50Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4dc173fe_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-loader/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67349dea_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-loader/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37a7382d_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-loader/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19231e02_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-loader/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c20520d_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-loader/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@dc6d50d_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-loader/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f3bb6a0_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-loader/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b3d911b_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-loader/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8eba934_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-loader/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5694b742_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-loader/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34273bbc_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-loader/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f6d5805_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-loader/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2856706f_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-loader/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@783343f8_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-loader/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@266148de_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-loader/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fdeda96_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-loader/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51b4d258_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-loader/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@505c71c9_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-loader/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@564cb9b_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-loader/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@130a38e_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-loader/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e71af66_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-loader/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59466160_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-loader/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69a1a98b_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-loader/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ac7e605_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-loader/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25938ee4_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-loader/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50a60d20_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-loader/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@281fc24c_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-loader/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c96a062_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-loader/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11ecf6e_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-loader/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5019882a_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-loader/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c5822b_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-loader/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f47275e_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-loader/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b0c100e_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-loader/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c2b794f_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-loader/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@483112ba_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-loader/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73fc085b_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-loader/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@328b06a3_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-loader/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ae813c9_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-loader/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47d03422_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-loader/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@651a3c97_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-loader/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cd4b41f_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-loader/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d26f39_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-loader/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61bc75ee_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-loader/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39271c81_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-loader/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b632e07_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-loader/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1dc6a9eb_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-loader/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@198aca70_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-loader/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2469c294_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-loader/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fb87956_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-loader/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36c0aa0f_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-loader/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1644f518_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-loader/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@af92167_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-loader/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@165e8f96_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-loader/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e87490e_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-loader/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e2ad370_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-loader/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53293e03_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-loader/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45caf7bb_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-loader/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ea66c9_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-loader/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60bf6ac9_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-loader/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e9e17e7_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-loader/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34c540ec_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-loader/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8f26ea5_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-loader/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40cb8cbf_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-loader/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4689b4d0_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-loader/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6351904c_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-loader/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@675fa32c_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-loader/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d31a4b_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-loader/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43ffa9d2_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-loader/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52047154_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-loader/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5277ee2a_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-loader/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@512cc13e_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-loader/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@152ad9d1_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-loader/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b9a22ab_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-loader/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4511409d_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-loader/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12f8bcd1_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-loader/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@789d0b5d_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-loader/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ff6d3a3_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-loader/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f4a8c7e_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-loader/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@789397ef_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-loader/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b4cc43a_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-loader/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53b38c47_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-loader/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20fc3758_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-loader/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35e7058f_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-loader/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a532c4e_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-loader/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65a33f36_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-loader/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a6f5f60_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-loader/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20712a5_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-loader/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13802f9a_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-loader/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@aff81ef_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-loader/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e69cfcd_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-loader/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f7ca3e1_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-loader/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@347e99c7_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-loader/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3eb0f421_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-loader/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6af08544_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-loader/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fa530b_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-loader/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fafc398_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-loader/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24c6ce98_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-loader/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38484de9_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-loader/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50355143_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-loader/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@254987ec_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-loader/package</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="f37eb548"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="78b60d20"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="61de6878"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="1f4f63d9"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
