# ğŸ”‹ Vâ€“I Control ASIC on SKY130  
**PID Ã— FSM Ã— PWM using OpenLane**  
*Educational & Practical Reference Design*

[![Back to Portal (EN)](https://img.shields.io/badge/Back%20to%20Portal-0B5FFF?style=for-the-badge&logo=homeassistant&logoColor=white)](https://samizo-aitl.github.io/portal/en/)

---

## ğŸ”— Official Links

| ğŸŒ Language | GitHub Pages | GitHub Repository |
|-----------|--------------|-------------------|
| ğŸ‡ºğŸ‡¸ English | [![GitHub Pages EN](https://img.shields.io/badge/GitHub%20Pages-English-brightgreen?logo=github)](https://samizo-aitl.github.io/vi-control-asic-sky130/) | [![GitHub Repo EN](https://img.shields.io/badge/GitHub-English-blue?logo=github)](https://github.com/Samizo-AITL/vi-control-asic-sky130/tree/main) |

---

## ğŸ“Œ Project Overview

This repository provides a **complete, reproducible, tapeout-oriented**
example of a **digital control ASIC** based on **Voltageâ€“Current (Vâ€“I) feedback**.

> âš ï¸ This is **NOT** a tutorial fragment or tool demo.  
> âœ… This is a **finished and verified reference ASIC design**.

---

## ğŸ§© What This Project Contains

- ğŸ§® **PID control**  
  Fixed-point, deterministic digital implementation

- ğŸ§  **FSM-based supervision**  
  `INIT / RUN / FAULT` operational control

- â± **PWM generation**  
  Duty-cycle and timing output

- ğŸ›  **RTL â†’ GDS flow**  
  Using **OpenLane**

- ğŸ§± **SKY130 standard-cell technology**

ğŸ“ **ADC / DAC are assumed external**  
â†’ This project focuses on **pure digital ASIC control logic**

---

## ğŸ¯ Design Scope & Philosophy

This project is designed to be both:

| ğŸ“˜ Educational | ğŸ§© Practical |
|---------------|-------------|
| Explains *why* design choices are made | Shows *how* to implement real silicon |
| Control theory â†’ hardware mapping | RTL â†’ GDS â†’ signoff |
| Fixed-point methodology | Industry-grade verification |

### ğŸ”„ Design Flow

```
Control Theory
 â†’ Fixed-Point Arithmetic
   â†’ RTL Design
     â†’ Functional Verification
       â†’ OpenLane
         â†’ GDS (Tapeout-ready)
```

---

## ğŸ§  Architecture Overview

```mermaid
flowchart TD
    A["Vn, In\nExternal ADC"]
    B["PID Core\nFixed-point arithmetic"]
    C["FSM Supervisor\nINIT RUN FAULT"]
    D["PWM Generator"]
    E["PWM Output\nExternal power stage"]

    A --> B
    B -->|control_u| C
    C -->|enable_mode| D
    D --> E
```

---

## ğŸ§® Control Structure Notes

- **PID Core**
  - Error calculation based on Vâ€“I feedback
  - Fixed-point arithmetic (deterministic, synthesizable)
  - P / I terms verified independently

- **FSM Supervisor**
  - Guards unsafe operation
  - Handles startup, normal run, and fault states
  - Enables / disables PWM generation

- **PWM Generator**
  - Converts control effort to duty cycle
  - Timing verified at RTL and gate level

---

## ğŸ“š Documentation

All technical documentation lives under `docs/`.

ğŸ‘‰ **Entry point:**  
ğŸ”— **[Documentation Index](docs/index.md)**

### Documentation Flow

1. System overview & design philosophy  
2. Control model (PID with Vâ€“I feedback)  
3. Fixed-point design methodology  
4. RTL architecture  
5. FSM supervision & PWM logic  
6. OpenLane RTL-to-GDS flow  
7. Gate-level functional verification  
8. Appendix (figures & references)

---

## âœ… Verification Status

This project is **verification complete within its defined scope**.

### âœ” Completed

- âœ… RTL functional simulation  
- âœ… PID step response verification (P / PI)  
- âœ… FSM state transition verification  
- âœ… PWM duty & timing verification  
- âœ… Gate-level **functional** simulation (post-layout)  
- âœ… Static Timing Analysis (STA) closure  
- âœ… DRC / LVS clean (OpenLane)

### â­ Intentionally Omitted

- â›” Gate-level **timing simulation**  

> STA is used instead.  
> UDP-based SKY130 timing models are not simulator-friendly.

â¡ï¸ This reflects **real-world ASIC development practice**.

---

## ğŸ–¼ Physical Implementation

<img
  src="docs/layout/vi_control_top_gds_overview.png"
  alt="GDS layout overview"
  style="width:85%;"
/>

| Item | Details |
|----|----|
| Tool | OpenLane |
| PDK | SKY130A |
| Status | DRC / LVS clean, GDS generated |

---

## ğŸ“ Intended Audience

- ğŸ“ Students learning **digital control & ASIC design**
- ğŸ§‘â€ğŸ’» Engineers transitioning from **MCU-based to hardware control**
- ğŸ« Educators building **semiconductor coursework**
- ğŸ§ª Developers evaluating **OpenLane + SKY130**

---

## ğŸ‘¤ Author

| ğŸ“Œ Item | Details |
|--------|---------|
| **Name** | Shinichi Samizo |
| **Expertise** | Semiconductor devices (logic, memory, high-voltage mixed-signal)<br>Thin-film piezo actuators for inkjet systems<br>Printhead productization, BOM management, ISO training |
| **GitHub** | [![GitHub](https://img.shields.io/badge/GitHub-Samizo--AITL-black?logo=github)](https://github.com/Samizo-AITL) |

---

# ğŸ“„ License

[![Hybrid License](https://img.shields.io/badge/license-Hybrid-blueviolet)](https://samizo-aitl.github.io/vi-control-asic-sky130/#---license)

| ğŸ“Œ Item | License | Description |
|--------|---------|-------------|
| **Source Code** | [**MIT License**](https://opensource.org/licenses/MIT) | Free to use, modify, and redistribute |
| **Text Materials** | [**CC BY 4.0**](https://creativecommons.org/licenses/by/4.0/) or [**CC BY-SA 4.0**](https://creativecommons.org/licenses/by-sa/4.0/) | Attribution required; share-alike applies for BY-SA |
| **Figures & Diagrams** | [**CC BY-NC 4.0**](https://creativecommons.org/licenses/by-nc/4.0/) | Non-commercial use only |
| **External References** | Follow the original license | Cite the original source properly |

---

# ğŸ’¬ Feedback

> Feedback, ideas, and discussions are welcome.

[![ğŸ’¬ GitHub Discussions](https://img.shields.io/badge/ğŸ’¬%20GitHub-Discussions-brightgreen?logo=github)](https://github.com/Samizo-AITL/vi-control-asic-sky130//discussions)



