
UserApp.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000200  08040200  08040200  00000200  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000123c0  08040400  08040400  00000400  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001548  080527c0  080527c0  000127c0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08053d08  08053d08  00024110  2**0
                  CONTENTS
  4 .ARM          00000008  08053d08  08053d08  00013d08  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08053d10  08053d10  00024110  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  08053d10  08053d10  00013d10  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000008  08053d18  08053d18  00013d18  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000003e0  20001000  08053d20  00021000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .align16      00000010  08054100  08054100  00024100  2**0
                  CONTENTS, ALLOC, LOAD, DATA
 10 .bss          00004f54  200013e0  200013e0  000313e0  2**3
                  ALLOC
 11 ._user_heap_stack 00001204  20006334  20006334  000313e0  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00024110  2**0
                  CONTENTS, READONLY
 13 .debug_info   0007aea4  00000000  00000000  00024140  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_abbrev 0000e7d5  00000000  00000000  0009efe4  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_loc    00024157  00000000  00000000  000ad7b9  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_aranges 00002a40  00000000  00000000  000d1910  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_ranges 000040d8  00000000  00000000  000d4350  2**3
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_macro  0003983a  00000000  00000000  000d8428  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_line   00041d69  00000000  00000000  00111c62  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .debug_str    00100bea  00000000  00000000  001539cb  2**0
                  CONTENTS, READONLY, DEBUGGING
 21 .comment      0000007b  00000000  00000000  002545b5  2**0
                  CONTENTS, READONLY
 22 .debug_frame  00008cf0  00000000  00000000  00254630  2**2
                  CONTENTS, READONLY, DEBUGGING
 23 .stab         0000009c  00000000  00000000  0025d320  2**2
                  CONTENTS, READONLY, DEBUGGING
 24 .stabstr      0000014d  00000000  00000000  0025d3bc  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08040400 <__do_global_dtors_aux>:
 8040400:	b510      	push	{r4, lr}
 8040402:	4c05      	ldr	r4, [pc, #20]	; (8040418 <__do_global_dtors_aux+0x18>)
 8040404:	7823      	ldrb	r3, [r4, #0]
 8040406:	b933      	cbnz	r3, 8040416 <__do_global_dtors_aux+0x16>
 8040408:	4b04      	ldr	r3, [pc, #16]	; (804041c <__do_global_dtors_aux+0x1c>)
 804040a:	b113      	cbz	r3, 8040412 <__do_global_dtors_aux+0x12>
 804040c:	4804      	ldr	r0, [pc, #16]	; (8040420 <__do_global_dtors_aux+0x20>)
 804040e:	f3af 8000 	nop.w
 8040412:	2301      	movs	r3, #1
 8040414:	7023      	strb	r3, [r4, #0]
 8040416:	bd10      	pop	{r4, pc}
 8040418:	200013e0 	.word	0x200013e0
 804041c:	00000000 	.word	0x00000000
 8040420:	080527a8 	.word	0x080527a8

08040424 <frame_dummy>:
 8040424:	b508      	push	{r3, lr}
 8040426:	4b03      	ldr	r3, [pc, #12]	; (8040434 <frame_dummy+0x10>)
 8040428:	b11b      	cbz	r3, 8040432 <frame_dummy+0xe>
 804042a:	4903      	ldr	r1, [pc, #12]	; (8040438 <frame_dummy+0x14>)
 804042c:	4803      	ldr	r0, [pc, #12]	; (804043c <frame_dummy+0x18>)
 804042e:	f3af 8000 	nop.w
 8040432:	bd08      	pop	{r3, pc}
 8040434:	00000000 	.word	0x00000000
 8040438:	200013e4 	.word	0x200013e4
 804043c:	080527a8 	.word	0x080527a8

08040440 <memchr>:
 8040440:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8040444:	2a10      	cmp	r2, #16
 8040446:	db2b      	blt.n	80404a0 <memchr+0x60>
 8040448:	f010 0f07 	tst.w	r0, #7
 804044c:	d008      	beq.n	8040460 <memchr+0x20>
 804044e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8040452:	3a01      	subs	r2, #1
 8040454:	428b      	cmp	r3, r1
 8040456:	d02d      	beq.n	80404b4 <memchr+0x74>
 8040458:	f010 0f07 	tst.w	r0, #7
 804045c:	b342      	cbz	r2, 80404b0 <memchr+0x70>
 804045e:	d1f6      	bne.n	804044e <memchr+0xe>
 8040460:	b4f0      	push	{r4, r5, r6, r7}
 8040462:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8040466:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 804046a:	f022 0407 	bic.w	r4, r2, #7
 804046e:	f07f 0700 	mvns.w	r7, #0
 8040472:	2300      	movs	r3, #0
 8040474:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8040478:	3c08      	subs	r4, #8
 804047a:	ea85 0501 	eor.w	r5, r5, r1
 804047e:	ea86 0601 	eor.w	r6, r6, r1
 8040482:	fa85 f547 	uadd8	r5, r5, r7
 8040486:	faa3 f587 	sel	r5, r3, r7
 804048a:	fa86 f647 	uadd8	r6, r6, r7
 804048e:	faa5 f687 	sel	r6, r5, r7
 8040492:	b98e      	cbnz	r6, 80404b8 <memchr+0x78>
 8040494:	d1ee      	bne.n	8040474 <memchr+0x34>
 8040496:	bcf0      	pop	{r4, r5, r6, r7}
 8040498:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 804049c:	f002 0207 	and.w	r2, r2, #7
 80404a0:	b132      	cbz	r2, 80404b0 <memchr+0x70>
 80404a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80404a6:	3a01      	subs	r2, #1
 80404a8:	ea83 0301 	eor.w	r3, r3, r1
 80404ac:	b113      	cbz	r3, 80404b4 <memchr+0x74>
 80404ae:	d1f8      	bne.n	80404a2 <memchr+0x62>
 80404b0:	2000      	movs	r0, #0
 80404b2:	4770      	bx	lr
 80404b4:	3801      	subs	r0, #1
 80404b6:	4770      	bx	lr
 80404b8:	2d00      	cmp	r5, #0
 80404ba:	bf06      	itte	eq
 80404bc:	4635      	moveq	r5, r6
 80404be:	3803      	subeq	r0, #3
 80404c0:	3807      	subne	r0, #7
 80404c2:	f015 0f01 	tst.w	r5, #1
 80404c6:	d107      	bne.n	80404d8 <memchr+0x98>
 80404c8:	3001      	adds	r0, #1
 80404ca:	f415 7f80 	tst.w	r5, #256	; 0x100
 80404ce:	bf02      	ittt	eq
 80404d0:	3001      	addeq	r0, #1
 80404d2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80404d6:	3001      	addeq	r0, #1
 80404d8:	bcf0      	pop	{r4, r5, r6, r7}
 80404da:	3801      	subs	r0, #1
 80404dc:	4770      	bx	lr
 80404de:	bf00      	nop

080404e0 <__aeabi_drsub>:
 80404e0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80404e4:	e002      	b.n	80404ec <__adddf3>
 80404e6:	bf00      	nop

080404e8 <__aeabi_dsub>:
 80404e8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080404ec <__adddf3>:
 80404ec:	b530      	push	{r4, r5, lr}
 80404ee:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80404f2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80404f6:	ea94 0f05 	teq	r4, r5
 80404fa:	bf08      	it	eq
 80404fc:	ea90 0f02 	teqeq	r0, r2
 8040500:	bf1f      	itttt	ne
 8040502:	ea54 0c00 	orrsne.w	ip, r4, r0
 8040506:	ea55 0c02 	orrsne.w	ip, r5, r2
 804050a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 804050e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8040512:	f000 80e2 	beq.w	80406da <__adddf3+0x1ee>
 8040516:	ea4f 5454 	mov.w	r4, r4, lsr #21
 804051a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 804051e:	bfb8      	it	lt
 8040520:	426d      	neglt	r5, r5
 8040522:	dd0c      	ble.n	804053e <__adddf3+0x52>
 8040524:	442c      	add	r4, r5
 8040526:	ea80 0202 	eor.w	r2, r0, r2
 804052a:	ea81 0303 	eor.w	r3, r1, r3
 804052e:	ea82 0000 	eor.w	r0, r2, r0
 8040532:	ea83 0101 	eor.w	r1, r3, r1
 8040536:	ea80 0202 	eor.w	r2, r0, r2
 804053a:	ea81 0303 	eor.w	r3, r1, r3
 804053e:	2d36      	cmp	r5, #54	; 0x36
 8040540:	bf88      	it	hi
 8040542:	bd30      	pophi	{r4, r5, pc}
 8040544:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8040548:	ea4f 3101 	mov.w	r1, r1, lsl #12
 804054c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8040550:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8040554:	d002      	beq.n	804055c <__adddf3+0x70>
 8040556:	4240      	negs	r0, r0
 8040558:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 804055c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8040560:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8040564:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8040568:	d002      	beq.n	8040570 <__adddf3+0x84>
 804056a:	4252      	negs	r2, r2
 804056c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8040570:	ea94 0f05 	teq	r4, r5
 8040574:	f000 80a7 	beq.w	80406c6 <__adddf3+0x1da>
 8040578:	f1a4 0401 	sub.w	r4, r4, #1
 804057c:	f1d5 0e20 	rsbs	lr, r5, #32
 8040580:	db0d      	blt.n	804059e <__adddf3+0xb2>
 8040582:	fa02 fc0e 	lsl.w	ip, r2, lr
 8040586:	fa22 f205 	lsr.w	r2, r2, r5
 804058a:	1880      	adds	r0, r0, r2
 804058c:	f141 0100 	adc.w	r1, r1, #0
 8040590:	fa03 f20e 	lsl.w	r2, r3, lr
 8040594:	1880      	adds	r0, r0, r2
 8040596:	fa43 f305 	asr.w	r3, r3, r5
 804059a:	4159      	adcs	r1, r3
 804059c:	e00e      	b.n	80405bc <__adddf3+0xd0>
 804059e:	f1a5 0520 	sub.w	r5, r5, #32
 80405a2:	f10e 0e20 	add.w	lr, lr, #32
 80405a6:	2a01      	cmp	r2, #1
 80405a8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80405ac:	bf28      	it	cs
 80405ae:	f04c 0c02 	orrcs.w	ip, ip, #2
 80405b2:	fa43 f305 	asr.w	r3, r3, r5
 80405b6:	18c0      	adds	r0, r0, r3
 80405b8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80405bc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80405c0:	d507      	bpl.n	80405d2 <__adddf3+0xe6>
 80405c2:	f04f 0e00 	mov.w	lr, #0
 80405c6:	f1dc 0c00 	rsbs	ip, ip, #0
 80405ca:	eb7e 0000 	sbcs.w	r0, lr, r0
 80405ce:	eb6e 0101 	sbc.w	r1, lr, r1
 80405d2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80405d6:	d31b      	bcc.n	8040610 <__adddf3+0x124>
 80405d8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80405dc:	d30c      	bcc.n	80405f8 <__adddf3+0x10c>
 80405de:	0849      	lsrs	r1, r1, #1
 80405e0:	ea5f 0030 	movs.w	r0, r0, rrx
 80405e4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80405e8:	f104 0401 	add.w	r4, r4, #1
 80405ec:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80405f0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80405f4:	f080 809a 	bcs.w	804072c <__adddf3+0x240>
 80405f8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80405fc:	bf08      	it	eq
 80405fe:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8040602:	f150 0000 	adcs.w	r0, r0, #0
 8040606:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 804060a:	ea41 0105 	orr.w	r1, r1, r5
 804060e:	bd30      	pop	{r4, r5, pc}
 8040610:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8040614:	4140      	adcs	r0, r0
 8040616:	eb41 0101 	adc.w	r1, r1, r1
 804061a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 804061e:	f1a4 0401 	sub.w	r4, r4, #1
 8040622:	d1e9      	bne.n	80405f8 <__adddf3+0x10c>
 8040624:	f091 0f00 	teq	r1, #0
 8040628:	bf04      	itt	eq
 804062a:	4601      	moveq	r1, r0
 804062c:	2000      	moveq	r0, #0
 804062e:	fab1 f381 	clz	r3, r1
 8040632:	bf08      	it	eq
 8040634:	3320      	addeq	r3, #32
 8040636:	f1a3 030b 	sub.w	r3, r3, #11
 804063a:	f1b3 0220 	subs.w	r2, r3, #32
 804063e:	da0c      	bge.n	804065a <__adddf3+0x16e>
 8040640:	320c      	adds	r2, #12
 8040642:	dd08      	ble.n	8040656 <__adddf3+0x16a>
 8040644:	f102 0c14 	add.w	ip, r2, #20
 8040648:	f1c2 020c 	rsb	r2, r2, #12
 804064c:	fa01 f00c 	lsl.w	r0, r1, ip
 8040650:	fa21 f102 	lsr.w	r1, r1, r2
 8040654:	e00c      	b.n	8040670 <__adddf3+0x184>
 8040656:	f102 0214 	add.w	r2, r2, #20
 804065a:	bfd8      	it	le
 804065c:	f1c2 0c20 	rsble	ip, r2, #32
 8040660:	fa01 f102 	lsl.w	r1, r1, r2
 8040664:	fa20 fc0c 	lsr.w	ip, r0, ip
 8040668:	bfdc      	itt	le
 804066a:	ea41 010c 	orrle.w	r1, r1, ip
 804066e:	4090      	lslle	r0, r2
 8040670:	1ae4      	subs	r4, r4, r3
 8040672:	bfa2      	ittt	ge
 8040674:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8040678:	4329      	orrge	r1, r5
 804067a:	bd30      	popge	{r4, r5, pc}
 804067c:	ea6f 0404 	mvn.w	r4, r4
 8040680:	3c1f      	subs	r4, #31
 8040682:	da1c      	bge.n	80406be <__adddf3+0x1d2>
 8040684:	340c      	adds	r4, #12
 8040686:	dc0e      	bgt.n	80406a6 <__adddf3+0x1ba>
 8040688:	f104 0414 	add.w	r4, r4, #20
 804068c:	f1c4 0220 	rsb	r2, r4, #32
 8040690:	fa20 f004 	lsr.w	r0, r0, r4
 8040694:	fa01 f302 	lsl.w	r3, r1, r2
 8040698:	ea40 0003 	orr.w	r0, r0, r3
 804069c:	fa21 f304 	lsr.w	r3, r1, r4
 80406a0:	ea45 0103 	orr.w	r1, r5, r3
 80406a4:	bd30      	pop	{r4, r5, pc}
 80406a6:	f1c4 040c 	rsb	r4, r4, #12
 80406aa:	f1c4 0220 	rsb	r2, r4, #32
 80406ae:	fa20 f002 	lsr.w	r0, r0, r2
 80406b2:	fa01 f304 	lsl.w	r3, r1, r4
 80406b6:	ea40 0003 	orr.w	r0, r0, r3
 80406ba:	4629      	mov	r1, r5
 80406bc:	bd30      	pop	{r4, r5, pc}
 80406be:	fa21 f004 	lsr.w	r0, r1, r4
 80406c2:	4629      	mov	r1, r5
 80406c4:	bd30      	pop	{r4, r5, pc}
 80406c6:	f094 0f00 	teq	r4, #0
 80406ca:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80406ce:	bf06      	itte	eq
 80406d0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80406d4:	3401      	addeq	r4, #1
 80406d6:	3d01      	subne	r5, #1
 80406d8:	e74e      	b.n	8040578 <__adddf3+0x8c>
 80406da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80406de:	bf18      	it	ne
 80406e0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80406e4:	d029      	beq.n	804073a <__adddf3+0x24e>
 80406e6:	ea94 0f05 	teq	r4, r5
 80406ea:	bf08      	it	eq
 80406ec:	ea90 0f02 	teqeq	r0, r2
 80406f0:	d005      	beq.n	80406fe <__adddf3+0x212>
 80406f2:	ea54 0c00 	orrs.w	ip, r4, r0
 80406f6:	bf04      	itt	eq
 80406f8:	4619      	moveq	r1, r3
 80406fa:	4610      	moveq	r0, r2
 80406fc:	bd30      	pop	{r4, r5, pc}
 80406fe:	ea91 0f03 	teq	r1, r3
 8040702:	bf1e      	ittt	ne
 8040704:	2100      	movne	r1, #0
 8040706:	2000      	movne	r0, #0
 8040708:	bd30      	popne	{r4, r5, pc}
 804070a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 804070e:	d105      	bne.n	804071c <__adddf3+0x230>
 8040710:	0040      	lsls	r0, r0, #1
 8040712:	4149      	adcs	r1, r1
 8040714:	bf28      	it	cs
 8040716:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 804071a:	bd30      	pop	{r4, r5, pc}
 804071c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8040720:	bf3c      	itt	cc
 8040722:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8040726:	bd30      	popcc	{r4, r5, pc}
 8040728:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 804072c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8040730:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8040734:	f04f 0000 	mov.w	r0, #0
 8040738:	bd30      	pop	{r4, r5, pc}
 804073a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 804073e:	bf1a      	itte	ne
 8040740:	4619      	movne	r1, r3
 8040742:	4610      	movne	r0, r2
 8040744:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8040748:	bf1c      	itt	ne
 804074a:	460b      	movne	r3, r1
 804074c:	4602      	movne	r2, r0
 804074e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8040752:	bf06      	itte	eq
 8040754:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8040758:	ea91 0f03 	teqeq	r1, r3
 804075c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8040760:	bd30      	pop	{r4, r5, pc}
 8040762:	bf00      	nop

08040764 <__aeabi_ui2d>:
 8040764:	f090 0f00 	teq	r0, #0
 8040768:	bf04      	itt	eq
 804076a:	2100      	moveq	r1, #0
 804076c:	4770      	bxeq	lr
 804076e:	b530      	push	{r4, r5, lr}
 8040770:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8040774:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8040778:	f04f 0500 	mov.w	r5, #0
 804077c:	f04f 0100 	mov.w	r1, #0
 8040780:	e750      	b.n	8040624 <__adddf3+0x138>
 8040782:	bf00      	nop

08040784 <__aeabi_i2d>:
 8040784:	f090 0f00 	teq	r0, #0
 8040788:	bf04      	itt	eq
 804078a:	2100      	moveq	r1, #0
 804078c:	4770      	bxeq	lr
 804078e:	b530      	push	{r4, r5, lr}
 8040790:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8040794:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8040798:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 804079c:	bf48      	it	mi
 804079e:	4240      	negmi	r0, r0
 80407a0:	f04f 0100 	mov.w	r1, #0
 80407a4:	e73e      	b.n	8040624 <__adddf3+0x138>
 80407a6:	bf00      	nop

080407a8 <__aeabi_f2d>:
 80407a8:	0042      	lsls	r2, r0, #1
 80407aa:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80407ae:	ea4f 0131 	mov.w	r1, r1, rrx
 80407b2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80407b6:	bf1f      	itttt	ne
 80407b8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80407bc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80407c0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80407c4:	4770      	bxne	lr
 80407c6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80407ca:	bf08      	it	eq
 80407cc:	4770      	bxeq	lr
 80407ce:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80407d2:	bf04      	itt	eq
 80407d4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80407d8:	4770      	bxeq	lr
 80407da:	b530      	push	{r4, r5, lr}
 80407dc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80407e0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80407e4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80407e8:	e71c      	b.n	8040624 <__adddf3+0x138>
 80407ea:	bf00      	nop

080407ec <__aeabi_ul2d>:
 80407ec:	ea50 0201 	orrs.w	r2, r0, r1
 80407f0:	bf08      	it	eq
 80407f2:	4770      	bxeq	lr
 80407f4:	b530      	push	{r4, r5, lr}
 80407f6:	f04f 0500 	mov.w	r5, #0
 80407fa:	e00a      	b.n	8040812 <__aeabi_l2d+0x16>

080407fc <__aeabi_l2d>:
 80407fc:	ea50 0201 	orrs.w	r2, r0, r1
 8040800:	bf08      	it	eq
 8040802:	4770      	bxeq	lr
 8040804:	b530      	push	{r4, r5, lr}
 8040806:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 804080a:	d502      	bpl.n	8040812 <__aeabi_l2d+0x16>
 804080c:	4240      	negs	r0, r0
 804080e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8040812:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8040816:	f104 0432 	add.w	r4, r4, #50	; 0x32
 804081a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 804081e:	f43f aed8 	beq.w	80405d2 <__adddf3+0xe6>
 8040822:	f04f 0203 	mov.w	r2, #3
 8040826:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 804082a:	bf18      	it	ne
 804082c:	3203      	addne	r2, #3
 804082e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8040832:	bf18      	it	ne
 8040834:	3203      	addne	r2, #3
 8040836:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 804083a:	f1c2 0320 	rsb	r3, r2, #32
 804083e:	fa00 fc03 	lsl.w	ip, r0, r3
 8040842:	fa20 f002 	lsr.w	r0, r0, r2
 8040846:	fa01 fe03 	lsl.w	lr, r1, r3
 804084a:	ea40 000e 	orr.w	r0, r0, lr
 804084e:	fa21 f102 	lsr.w	r1, r1, r2
 8040852:	4414      	add	r4, r2
 8040854:	e6bd      	b.n	80405d2 <__adddf3+0xe6>
 8040856:	bf00      	nop

08040858 <__aeabi_dmul>:
 8040858:	b570      	push	{r4, r5, r6, lr}
 804085a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 804085e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8040862:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8040866:	bf1d      	ittte	ne
 8040868:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 804086c:	ea94 0f0c 	teqne	r4, ip
 8040870:	ea95 0f0c 	teqne	r5, ip
 8040874:	f000 f8de 	bleq	8040a34 <__aeabi_dmul+0x1dc>
 8040878:	442c      	add	r4, r5
 804087a:	ea81 0603 	eor.w	r6, r1, r3
 804087e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8040882:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8040886:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 804088a:	bf18      	it	ne
 804088c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8040890:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8040894:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8040898:	d038      	beq.n	804090c <__aeabi_dmul+0xb4>
 804089a:	fba0 ce02 	umull	ip, lr, r0, r2
 804089e:	f04f 0500 	mov.w	r5, #0
 80408a2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80408a6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80408aa:	fbe0 e503 	umlal	lr, r5, r0, r3
 80408ae:	f04f 0600 	mov.w	r6, #0
 80408b2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80408b6:	f09c 0f00 	teq	ip, #0
 80408ba:	bf18      	it	ne
 80408bc:	f04e 0e01 	orrne.w	lr, lr, #1
 80408c0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80408c4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80408c8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80408cc:	d204      	bcs.n	80408d8 <__aeabi_dmul+0x80>
 80408ce:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80408d2:	416d      	adcs	r5, r5
 80408d4:	eb46 0606 	adc.w	r6, r6, r6
 80408d8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80408dc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80408e0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80408e4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80408e8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80408ec:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80408f0:	bf88      	it	hi
 80408f2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80408f6:	d81e      	bhi.n	8040936 <__aeabi_dmul+0xde>
 80408f8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80408fc:	bf08      	it	eq
 80408fe:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8040902:	f150 0000 	adcs.w	r0, r0, #0
 8040906:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 804090a:	bd70      	pop	{r4, r5, r6, pc}
 804090c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8040910:	ea46 0101 	orr.w	r1, r6, r1
 8040914:	ea40 0002 	orr.w	r0, r0, r2
 8040918:	ea81 0103 	eor.w	r1, r1, r3
 804091c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8040920:	bfc2      	ittt	gt
 8040922:	ebd4 050c 	rsbsgt	r5, r4, ip
 8040926:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 804092a:	bd70      	popgt	{r4, r5, r6, pc}
 804092c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8040930:	f04f 0e00 	mov.w	lr, #0
 8040934:	3c01      	subs	r4, #1
 8040936:	f300 80ab 	bgt.w	8040a90 <__aeabi_dmul+0x238>
 804093a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 804093e:	bfde      	ittt	le
 8040940:	2000      	movle	r0, #0
 8040942:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8040946:	bd70      	pople	{r4, r5, r6, pc}
 8040948:	f1c4 0400 	rsb	r4, r4, #0
 804094c:	3c20      	subs	r4, #32
 804094e:	da35      	bge.n	80409bc <__aeabi_dmul+0x164>
 8040950:	340c      	adds	r4, #12
 8040952:	dc1b      	bgt.n	804098c <__aeabi_dmul+0x134>
 8040954:	f104 0414 	add.w	r4, r4, #20
 8040958:	f1c4 0520 	rsb	r5, r4, #32
 804095c:	fa00 f305 	lsl.w	r3, r0, r5
 8040960:	fa20 f004 	lsr.w	r0, r0, r4
 8040964:	fa01 f205 	lsl.w	r2, r1, r5
 8040968:	ea40 0002 	orr.w	r0, r0, r2
 804096c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8040970:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8040974:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8040978:	fa21 f604 	lsr.w	r6, r1, r4
 804097c:	eb42 0106 	adc.w	r1, r2, r6
 8040980:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8040984:	bf08      	it	eq
 8040986:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 804098a:	bd70      	pop	{r4, r5, r6, pc}
 804098c:	f1c4 040c 	rsb	r4, r4, #12
 8040990:	f1c4 0520 	rsb	r5, r4, #32
 8040994:	fa00 f304 	lsl.w	r3, r0, r4
 8040998:	fa20 f005 	lsr.w	r0, r0, r5
 804099c:	fa01 f204 	lsl.w	r2, r1, r4
 80409a0:	ea40 0002 	orr.w	r0, r0, r2
 80409a4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80409a8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80409ac:	f141 0100 	adc.w	r1, r1, #0
 80409b0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80409b4:	bf08      	it	eq
 80409b6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80409ba:	bd70      	pop	{r4, r5, r6, pc}
 80409bc:	f1c4 0520 	rsb	r5, r4, #32
 80409c0:	fa00 f205 	lsl.w	r2, r0, r5
 80409c4:	ea4e 0e02 	orr.w	lr, lr, r2
 80409c8:	fa20 f304 	lsr.w	r3, r0, r4
 80409cc:	fa01 f205 	lsl.w	r2, r1, r5
 80409d0:	ea43 0302 	orr.w	r3, r3, r2
 80409d4:	fa21 f004 	lsr.w	r0, r1, r4
 80409d8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80409dc:	fa21 f204 	lsr.w	r2, r1, r4
 80409e0:	ea20 0002 	bic.w	r0, r0, r2
 80409e4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80409e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80409ec:	bf08      	it	eq
 80409ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80409f2:	bd70      	pop	{r4, r5, r6, pc}
 80409f4:	f094 0f00 	teq	r4, #0
 80409f8:	d10f      	bne.n	8040a1a <__aeabi_dmul+0x1c2>
 80409fa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80409fe:	0040      	lsls	r0, r0, #1
 8040a00:	eb41 0101 	adc.w	r1, r1, r1
 8040a04:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8040a08:	bf08      	it	eq
 8040a0a:	3c01      	subeq	r4, #1
 8040a0c:	d0f7      	beq.n	80409fe <__aeabi_dmul+0x1a6>
 8040a0e:	ea41 0106 	orr.w	r1, r1, r6
 8040a12:	f095 0f00 	teq	r5, #0
 8040a16:	bf18      	it	ne
 8040a18:	4770      	bxne	lr
 8040a1a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8040a1e:	0052      	lsls	r2, r2, #1
 8040a20:	eb43 0303 	adc.w	r3, r3, r3
 8040a24:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8040a28:	bf08      	it	eq
 8040a2a:	3d01      	subeq	r5, #1
 8040a2c:	d0f7      	beq.n	8040a1e <__aeabi_dmul+0x1c6>
 8040a2e:	ea43 0306 	orr.w	r3, r3, r6
 8040a32:	4770      	bx	lr
 8040a34:	ea94 0f0c 	teq	r4, ip
 8040a38:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8040a3c:	bf18      	it	ne
 8040a3e:	ea95 0f0c 	teqne	r5, ip
 8040a42:	d00c      	beq.n	8040a5e <__aeabi_dmul+0x206>
 8040a44:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8040a48:	bf18      	it	ne
 8040a4a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8040a4e:	d1d1      	bne.n	80409f4 <__aeabi_dmul+0x19c>
 8040a50:	ea81 0103 	eor.w	r1, r1, r3
 8040a54:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8040a58:	f04f 0000 	mov.w	r0, #0
 8040a5c:	bd70      	pop	{r4, r5, r6, pc}
 8040a5e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8040a62:	bf06      	itte	eq
 8040a64:	4610      	moveq	r0, r2
 8040a66:	4619      	moveq	r1, r3
 8040a68:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8040a6c:	d019      	beq.n	8040aa2 <__aeabi_dmul+0x24a>
 8040a6e:	ea94 0f0c 	teq	r4, ip
 8040a72:	d102      	bne.n	8040a7a <__aeabi_dmul+0x222>
 8040a74:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8040a78:	d113      	bne.n	8040aa2 <__aeabi_dmul+0x24a>
 8040a7a:	ea95 0f0c 	teq	r5, ip
 8040a7e:	d105      	bne.n	8040a8c <__aeabi_dmul+0x234>
 8040a80:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8040a84:	bf1c      	itt	ne
 8040a86:	4610      	movne	r0, r2
 8040a88:	4619      	movne	r1, r3
 8040a8a:	d10a      	bne.n	8040aa2 <__aeabi_dmul+0x24a>
 8040a8c:	ea81 0103 	eor.w	r1, r1, r3
 8040a90:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8040a94:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8040a98:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8040a9c:	f04f 0000 	mov.w	r0, #0
 8040aa0:	bd70      	pop	{r4, r5, r6, pc}
 8040aa2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8040aa6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8040aaa:	bd70      	pop	{r4, r5, r6, pc}

08040aac <__aeabi_ddiv>:
 8040aac:	b570      	push	{r4, r5, r6, lr}
 8040aae:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8040ab2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8040ab6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8040aba:	bf1d      	ittte	ne
 8040abc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8040ac0:	ea94 0f0c 	teqne	r4, ip
 8040ac4:	ea95 0f0c 	teqne	r5, ip
 8040ac8:	f000 f8a7 	bleq	8040c1a <__aeabi_ddiv+0x16e>
 8040acc:	eba4 0405 	sub.w	r4, r4, r5
 8040ad0:	ea81 0e03 	eor.w	lr, r1, r3
 8040ad4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8040ad8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8040adc:	f000 8088 	beq.w	8040bf0 <__aeabi_ddiv+0x144>
 8040ae0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8040ae4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8040ae8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8040aec:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8040af0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8040af4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8040af8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8040afc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8040b00:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8040b04:	429d      	cmp	r5, r3
 8040b06:	bf08      	it	eq
 8040b08:	4296      	cmpeq	r6, r2
 8040b0a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8040b0e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8040b12:	d202      	bcs.n	8040b1a <__aeabi_ddiv+0x6e>
 8040b14:	085b      	lsrs	r3, r3, #1
 8040b16:	ea4f 0232 	mov.w	r2, r2, rrx
 8040b1a:	1ab6      	subs	r6, r6, r2
 8040b1c:	eb65 0503 	sbc.w	r5, r5, r3
 8040b20:	085b      	lsrs	r3, r3, #1
 8040b22:	ea4f 0232 	mov.w	r2, r2, rrx
 8040b26:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8040b2a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8040b2e:	ebb6 0e02 	subs.w	lr, r6, r2
 8040b32:	eb75 0e03 	sbcs.w	lr, r5, r3
 8040b36:	bf22      	ittt	cs
 8040b38:	1ab6      	subcs	r6, r6, r2
 8040b3a:	4675      	movcs	r5, lr
 8040b3c:	ea40 000c 	orrcs.w	r0, r0, ip
 8040b40:	085b      	lsrs	r3, r3, #1
 8040b42:	ea4f 0232 	mov.w	r2, r2, rrx
 8040b46:	ebb6 0e02 	subs.w	lr, r6, r2
 8040b4a:	eb75 0e03 	sbcs.w	lr, r5, r3
 8040b4e:	bf22      	ittt	cs
 8040b50:	1ab6      	subcs	r6, r6, r2
 8040b52:	4675      	movcs	r5, lr
 8040b54:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8040b58:	085b      	lsrs	r3, r3, #1
 8040b5a:	ea4f 0232 	mov.w	r2, r2, rrx
 8040b5e:	ebb6 0e02 	subs.w	lr, r6, r2
 8040b62:	eb75 0e03 	sbcs.w	lr, r5, r3
 8040b66:	bf22      	ittt	cs
 8040b68:	1ab6      	subcs	r6, r6, r2
 8040b6a:	4675      	movcs	r5, lr
 8040b6c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8040b70:	085b      	lsrs	r3, r3, #1
 8040b72:	ea4f 0232 	mov.w	r2, r2, rrx
 8040b76:	ebb6 0e02 	subs.w	lr, r6, r2
 8040b7a:	eb75 0e03 	sbcs.w	lr, r5, r3
 8040b7e:	bf22      	ittt	cs
 8040b80:	1ab6      	subcs	r6, r6, r2
 8040b82:	4675      	movcs	r5, lr
 8040b84:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8040b88:	ea55 0e06 	orrs.w	lr, r5, r6
 8040b8c:	d018      	beq.n	8040bc0 <__aeabi_ddiv+0x114>
 8040b8e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8040b92:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8040b96:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8040b9a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8040b9e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8040ba2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8040ba6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8040baa:	d1c0      	bne.n	8040b2e <__aeabi_ddiv+0x82>
 8040bac:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8040bb0:	d10b      	bne.n	8040bca <__aeabi_ddiv+0x11e>
 8040bb2:	ea41 0100 	orr.w	r1, r1, r0
 8040bb6:	f04f 0000 	mov.w	r0, #0
 8040bba:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8040bbe:	e7b6      	b.n	8040b2e <__aeabi_ddiv+0x82>
 8040bc0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8040bc4:	bf04      	itt	eq
 8040bc6:	4301      	orreq	r1, r0
 8040bc8:	2000      	moveq	r0, #0
 8040bca:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8040bce:	bf88      	it	hi
 8040bd0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8040bd4:	f63f aeaf 	bhi.w	8040936 <__aeabi_dmul+0xde>
 8040bd8:	ebb5 0c03 	subs.w	ip, r5, r3
 8040bdc:	bf04      	itt	eq
 8040bde:	ebb6 0c02 	subseq.w	ip, r6, r2
 8040be2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8040be6:	f150 0000 	adcs.w	r0, r0, #0
 8040bea:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8040bee:	bd70      	pop	{r4, r5, r6, pc}
 8040bf0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8040bf4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8040bf8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8040bfc:	bfc2      	ittt	gt
 8040bfe:	ebd4 050c 	rsbsgt	r5, r4, ip
 8040c02:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8040c06:	bd70      	popgt	{r4, r5, r6, pc}
 8040c08:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8040c0c:	f04f 0e00 	mov.w	lr, #0
 8040c10:	3c01      	subs	r4, #1
 8040c12:	e690      	b.n	8040936 <__aeabi_dmul+0xde>
 8040c14:	ea45 0e06 	orr.w	lr, r5, r6
 8040c18:	e68d      	b.n	8040936 <__aeabi_dmul+0xde>
 8040c1a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8040c1e:	ea94 0f0c 	teq	r4, ip
 8040c22:	bf08      	it	eq
 8040c24:	ea95 0f0c 	teqeq	r5, ip
 8040c28:	f43f af3b 	beq.w	8040aa2 <__aeabi_dmul+0x24a>
 8040c2c:	ea94 0f0c 	teq	r4, ip
 8040c30:	d10a      	bne.n	8040c48 <__aeabi_ddiv+0x19c>
 8040c32:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8040c36:	f47f af34 	bne.w	8040aa2 <__aeabi_dmul+0x24a>
 8040c3a:	ea95 0f0c 	teq	r5, ip
 8040c3e:	f47f af25 	bne.w	8040a8c <__aeabi_dmul+0x234>
 8040c42:	4610      	mov	r0, r2
 8040c44:	4619      	mov	r1, r3
 8040c46:	e72c      	b.n	8040aa2 <__aeabi_dmul+0x24a>
 8040c48:	ea95 0f0c 	teq	r5, ip
 8040c4c:	d106      	bne.n	8040c5c <__aeabi_ddiv+0x1b0>
 8040c4e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8040c52:	f43f aefd 	beq.w	8040a50 <__aeabi_dmul+0x1f8>
 8040c56:	4610      	mov	r0, r2
 8040c58:	4619      	mov	r1, r3
 8040c5a:	e722      	b.n	8040aa2 <__aeabi_dmul+0x24a>
 8040c5c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8040c60:	bf18      	it	ne
 8040c62:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8040c66:	f47f aec5 	bne.w	80409f4 <__aeabi_dmul+0x19c>
 8040c6a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8040c6e:	f47f af0d 	bne.w	8040a8c <__aeabi_dmul+0x234>
 8040c72:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8040c76:	f47f aeeb 	bne.w	8040a50 <__aeabi_dmul+0x1f8>
 8040c7a:	e712      	b.n	8040aa2 <__aeabi_dmul+0x24a>

08040c7c <__gedf2>:
 8040c7c:	f04f 3cff 	mov.w	ip, #4294967295
 8040c80:	e006      	b.n	8040c90 <__cmpdf2+0x4>
 8040c82:	bf00      	nop

08040c84 <__ledf2>:
 8040c84:	f04f 0c01 	mov.w	ip, #1
 8040c88:	e002      	b.n	8040c90 <__cmpdf2+0x4>
 8040c8a:	bf00      	nop

08040c8c <__cmpdf2>:
 8040c8c:	f04f 0c01 	mov.w	ip, #1
 8040c90:	f84d cd04 	str.w	ip, [sp, #-4]!
 8040c94:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8040c98:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8040c9c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8040ca0:	bf18      	it	ne
 8040ca2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8040ca6:	d01b      	beq.n	8040ce0 <__cmpdf2+0x54>
 8040ca8:	b001      	add	sp, #4
 8040caa:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8040cae:	bf0c      	ite	eq
 8040cb0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8040cb4:	ea91 0f03 	teqne	r1, r3
 8040cb8:	bf02      	ittt	eq
 8040cba:	ea90 0f02 	teqeq	r0, r2
 8040cbe:	2000      	moveq	r0, #0
 8040cc0:	4770      	bxeq	lr
 8040cc2:	f110 0f00 	cmn.w	r0, #0
 8040cc6:	ea91 0f03 	teq	r1, r3
 8040cca:	bf58      	it	pl
 8040ccc:	4299      	cmppl	r1, r3
 8040cce:	bf08      	it	eq
 8040cd0:	4290      	cmpeq	r0, r2
 8040cd2:	bf2c      	ite	cs
 8040cd4:	17d8      	asrcs	r0, r3, #31
 8040cd6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8040cda:	f040 0001 	orr.w	r0, r0, #1
 8040cde:	4770      	bx	lr
 8040ce0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8040ce4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8040ce8:	d102      	bne.n	8040cf0 <__cmpdf2+0x64>
 8040cea:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8040cee:	d107      	bne.n	8040d00 <__cmpdf2+0x74>
 8040cf0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8040cf4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8040cf8:	d1d6      	bne.n	8040ca8 <__cmpdf2+0x1c>
 8040cfa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8040cfe:	d0d3      	beq.n	8040ca8 <__cmpdf2+0x1c>
 8040d00:	f85d 0b04 	ldr.w	r0, [sp], #4
 8040d04:	4770      	bx	lr
 8040d06:	bf00      	nop

08040d08 <__aeabi_cdrcmple>:
 8040d08:	4684      	mov	ip, r0
 8040d0a:	4610      	mov	r0, r2
 8040d0c:	4662      	mov	r2, ip
 8040d0e:	468c      	mov	ip, r1
 8040d10:	4619      	mov	r1, r3
 8040d12:	4663      	mov	r3, ip
 8040d14:	e000      	b.n	8040d18 <__aeabi_cdcmpeq>
 8040d16:	bf00      	nop

08040d18 <__aeabi_cdcmpeq>:
 8040d18:	b501      	push	{r0, lr}
 8040d1a:	f7ff ffb7 	bl	8040c8c <__cmpdf2>
 8040d1e:	2800      	cmp	r0, #0
 8040d20:	bf48      	it	mi
 8040d22:	f110 0f00 	cmnmi.w	r0, #0
 8040d26:	bd01      	pop	{r0, pc}

08040d28 <__aeabi_dcmpeq>:
 8040d28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8040d2c:	f7ff fff4 	bl	8040d18 <__aeabi_cdcmpeq>
 8040d30:	bf0c      	ite	eq
 8040d32:	2001      	moveq	r0, #1
 8040d34:	2000      	movne	r0, #0
 8040d36:	f85d fb08 	ldr.w	pc, [sp], #8
 8040d3a:	bf00      	nop

08040d3c <__aeabi_dcmplt>:
 8040d3c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8040d40:	f7ff ffea 	bl	8040d18 <__aeabi_cdcmpeq>
 8040d44:	bf34      	ite	cc
 8040d46:	2001      	movcc	r0, #1
 8040d48:	2000      	movcs	r0, #0
 8040d4a:	f85d fb08 	ldr.w	pc, [sp], #8
 8040d4e:	bf00      	nop

08040d50 <__aeabi_dcmple>:
 8040d50:	f84d ed08 	str.w	lr, [sp, #-8]!
 8040d54:	f7ff ffe0 	bl	8040d18 <__aeabi_cdcmpeq>
 8040d58:	bf94      	ite	ls
 8040d5a:	2001      	movls	r0, #1
 8040d5c:	2000      	movhi	r0, #0
 8040d5e:	f85d fb08 	ldr.w	pc, [sp], #8
 8040d62:	bf00      	nop

08040d64 <__aeabi_dcmpge>:
 8040d64:	f84d ed08 	str.w	lr, [sp, #-8]!
 8040d68:	f7ff ffce 	bl	8040d08 <__aeabi_cdrcmple>
 8040d6c:	bf94      	ite	ls
 8040d6e:	2001      	movls	r0, #1
 8040d70:	2000      	movhi	r0, #0
 8040d72:	f85d fb08 	ldr.w	pc, [sp], #8
 8040d76:	bf00      	nop

08040d78 <__aeabi_dcmpgt>:
 8040d78:	f84d ed08 	str.w	lr, [sp, #-8]!
 8040d7c:	f7ff ffc4 	bl	8040d08 <__aeabi_cdrcmple>
 8040d80:	bf34      	ite	cc
 8040d82:	2001      	movcc	r0, #1
 8040d84:	2000      	movcs	r0, #0
 8040d86:	f85d fb08 	ldr.w	pc, [sp], #8
 8040d8a:	bf00      	nop

08040d8c <__aeabi_d2iz>:
 8040d8c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8040d90:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8040d94:	d215      	bcs.n	8040dc2 <__aeabi_d2iz+0x36>
 8040d96:	d511      	bpl.n	8040dbc <__aeabi_d2iz+0x30>
 8040d98:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8040d9c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8040da0:	d912      	bls.n	8040dc8 <__aeabi_d2iz+0x3c>
 8040da2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8040da6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8040daa:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8040dae:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8040db2:	fa23 f002 	lsr.w	r0, r3, r2
 8040db6:	bf18      	it	ne
 8040db8:	4240      	negne	r0, r0
 8040dba:	4770      	bx	lr
 8040dbc:	f04f 0000 	mov.w	r0, #0
 8040dc0:	4770      	bx	lr
 8040dc2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8040dc6:	d105      	bne.n	8040dd4 <__aeabi_d2iz+0x48>
 8040dc8:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8040dcc:	bf08      	it	eq
 8040dce:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8040dd2:	4770      	bx	lr
 8040dd4:	f04f 0000 	mov.w	r0, #0
 8040dd8:	4770      	bx	lr
 8040dda:	bf00      	nop

08040ddc <__aeabi_d2uiz>:
 8040ddc:	004a      	lsls	r2, r1, #1
 8040dde:	d211      	bcs.n	8040e04 <__aeabi_d2uiz+0x28>
 8040de0:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8040de4:	d211      	bcs.n	8040e0a <__aeabi_d2uiz+0x2e>
 8040de6:	d50d      	bpl.n	8040e04 <__aeabi_d2uiz+0x28>
 8040de8:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8040dec:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8040df0:	d40e      	bmi.n	8040e10 <__aeabi_d2uiz+0x34>
 8040df2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8040df6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8040dfa:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8040dfe:	fa23 f002 	lsr.w	r0, r3, r2
 8040e02:	4770      	bx	lr
 8040e04:	f04f 0000 	mov.w	r0, #0
 8040e08:	4770      	bx	lr
 8040e0a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8040e0e:	d102      	bne.n	8040e16 <__aeabi_d2uiz+0x3a>
 8040e10:	f04f 30ff 	mov.w	r0, #4294967295
 8040e14:	4770      	bx	lr
 8040e16:	f04f 0000 	mov.w	r0, #0
 8040e1a:	4770      	bx	lr

08040e1c <__aeabi_ldivmod>:
 8040e1c:	b97b      	cbnz	r3, 8040e3e <__aeabi_ldivmod+0x22>
 8040e1e:	b972      	cbnz	r2, 8040e3e <__aeabi_ldivmod+0x22>
 8040e20:	2900      	cmp	r1, #0
 8040e22:	bfbe      	ittt	lt
 8040e24:	2000      	movlt	r0, #0
 8040e26:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 8040e2a:	e006      	blt.n	8040e3a <__aeabi_ldivmod+0x1e>
 8040e2c:	bf08      	it	eq
 8040e2e:	2800      	cmpeq	r0, #0
 8040e30:	bf1c      	itt	ne
 8040e32:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 8040e36:	f04f 30ff 	movne.w	r0, #4294967295
 8040e3a:	f000 b9bd 	b.w	80411b8 <__aeabi_idiv0>
 8040e3e:	f1ad 0c08 	sub.w	ip, sp, #8
 8040e42:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8040e46:	2900      	cmp	r1, #0
 8040e48:	db09      	blt.n	8040e5e <__aeabi_ldivmod+0x42>
 8040e4a:	2b00      	cmp	r3, #0
 8040e4c:	db1a      	blt.n	8040e84 <__aeabi_ldivmod+0x68>
 8040e4e:	f000 f84d 	bl	8040eec <__udivmoddi4>
 8040e52:	f8dd e004 	ldr.w	lr, [sp, #4]
 8040e56:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8040e5a:	b004      	add	sp, #16
 8040e5c:	4770      	bx	lr
 8040e5e:	4240      	negs	r0, r0
 8040e60:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8040e64:	2b00      	cmp	r3, #0
 8040e66:	db1b      	blt.n	8040ea0 <__aeabi_ldivmod+0x84>
 8040e68:	f000 f840 	bl	8040eec <__udivmoddi4>
 8040e6c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8040e70:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8040e74:	b004      	add	sp, #16
 8040e76:	4240      	negs	r0, r0
 8040e78:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8040e7c:	4252      	negs	r2, r2
 8040e7e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8040e82:	4770      	bx	lr
 8040e84:	4252      	negs	r2, r2
 8040e86:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8040e8a:	f000 f82f 	bl	8040eec <__udivmoddi4>
 8040e8e:	f8dd e004 	ldr.w	lr, [sp, #4]
 8040e92:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8040e96:	b004      	add	sp, #16
 8040e98:	4240      	negs	r0, r0
 8040e9a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8040e9e:	4770      	bx	lr
 8040ea0:	4252      	negs	r2, r2
 8040ea2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8040ea6:	f000 f821 	bl	8040eec <__udivmoddi4>
 8040eaa:	f8dd e004 	ldr.w	lr, [sp, #4]
 8040eae:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8040eb2:	b004      	add	sp, #16
 8040eb4:	4252      	negs	r2, r2
 8040eb6:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8040eba:	4770      	bx	lr

08040ebc <__aeabi_uldivmod>:
 8040ebc:	b953      	cbnz	r3, 8040ed4 <__aeabi_uldivmod+0x18>
 8040ebe:	b94a      	cbnz	r2, 8040ed4 <__aeabi_uldivmod+0x18>
 8040ec0:	2900      	cmp	r1, #0
 8040ec2:	bf08      	it	eq
 8040ec4:	2800      	cmpeq	r0, #0
 8040ec6:	bf1c      	itt	ne
 8040ec8:	f04f 31ff 	movne.w	r1, #4294967295
 8040ecc:	f04f 30ff 	movne.w	r0, #4294967295
 8040ed0:	f000 b972 	b.w	80411b8 <__aeabi_idiv0>
 8040ed4:	f1ad 0c08 	sub.w	ip, sp, #8
 8040ed8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8040edc:	f000 f806 	bl	8040eec <__udivmoddi4>
 8040ee0:	f8dd e004 	ldr.w	lr, [sp, #4]
 8040ee4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8040ee8:	b004      	add	sp, #16
 8040eea:	4770      	bx	lr

08040eec <__udivmoddi4>:
 8040eec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8040ef0:	9e08      	ldr	r6, [sp, #32]
 8040ef2:	4604      	mov	r4, r0
 8040ef4:	4688      	mov	r8, r1
 8040ef6:	2b00      	cmp	r3, #0
 8040ef8:	d14b      	bne.n	8040f92 <__udivmoddi4+0xa6>
 8040efa:	428a      	cmp	r2, r1
 8040efc:	4615      	mov	r5, r2
 8040efe:	d967      	bls.n	8040fd0 <__udivmoddi4+0xe4>
 8040f00:	fab2 f282 	clz	r2, r2
 8040f04:	b14a      	cbz	r2, 8040f1a <__udivmoddi4+0x2e>
 8040f06:	f1c2 0720 	rsb	r7, r2, #32
 8040f0a:	fa01 f302 	lsl.w	r3, r1, r2
 8040f0e:	fa20 f707 	lsr.w	r7, r0, r7
 8040f12:	4095      	lsls	r5, r2
 8040f14:	ea47 0803 	orr.w	r8, r7, r3
 8040f18:	4094      	lsls	r4, r2
 8040f1a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8040f1e:	0c23      	lsrs	r3, r4, #16
 8040f20:	fbb8 f7fe 	udiv	r7, r8, lr
 8040f24:	fa1f fc85 	uxth.w	ip, r5
 8040f28:	fb0e 8817 	mls	r8, lr, r7, r8
 8040f2c:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8040f30:	fb07 f10c 	mul.w	r1, r7, ip
 8040f34:	4299      	cmp	r1, r3
 8040f36:	d909      	bls.n	8040f4c <__udivmoddi4+0x60>
 8040f38:	18eb      	adds	r3, r5, r3
 8040f3a:	f107 30ff 	add.w	r0, r7, #4294967295
 8040f3e:	f080 811b 	bcs.w	8041178 <__udivmoddi4+0x28c>
 8040f42:	4299      	cmp	r1, r3
 8040f44:	f240 8118 	bls.w	8041178 <__udivmoddi4+0x28c>
 8040f48:	3f02      	subs	r7, #2
 8040f4a:	442b      	add	r3, r5
 8040f4c:	1a5b      	subs	r3, r3, r1
 8040f4e:	b2a4      	uxth	r4, r4
 8040f50:	fbb3 f0fe 	udiv	r0, r3, lr
 8040f54:	fb0e 3310 	mls	r3, lr, r0, r3
 8040f58:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8040f5c:	fb00 fc0c 	mul.w	ip, r0, ip
 8040f60:	45a4      	cmp	ip, r4
 8040f62:	d909      	bls.n	8040f78 <__udivmoddi4+0x8c>
 8040f64:	192c      	adds	r4, r5, r4
 8040f66:	f100 33ff 	add.w	r3, r0, #4294967295
 8040f6a:	f080 8107 	bcs.w	804117c <__udivmoddi4+0x290>
 8040f6e:	45a4      	cmp	ip, r4
 8040f70:	f240 8104 	bls.w	804117c <__udivmoddi4+0x290>
 8040f74:	3802      	subs	r0, #2
 8040f76:	442c      	add	r4, r5
 8040f78:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8040f7c:	eba4 040c 	sub.w	r4, r4, ip
 8040f80:	2700      	movs	r7, #0
 8040f82:	b11e      	cbz	r6, 8040f8c <__udivmoddi4+0xa0>
 8040f84:	40d4      	lsrs	r4, r2
 8040f86:	2300      	movs	r3, #0
 8040f88:	e9c6 4300 	strd	r4, r3, [r6]
 8040f8c:	4639      	mov	r1, r7
 8040f8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8040f92:	428b      	cmp	r3, r1
 8040f94:	d909      	bls.n	8040faa <__udivmoddi4+0xbe>
 8040f96:	2e00      	cmp	r6, #0
 8040f98:	f000 80eb 	beq.w	8041172 <__udivmoddi4+0x286>
 8040f9c:	2700      	movs	r7, #0
 8040f9e:	e9c6 0100 	strd	r0, r1, [r6]
 8040fa2:	4638      	mov	r0, r7
 8040fa4:	4639      	mov	r1, r7
 8040fa6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8040faa:	fab3 f783 	clz	r7, r3
 8040fae:	2f00      	cmp	r7, #0
 8040fb0:	d147      	bne.n	8041042 <__udivmoddi4+0x156>
 8040fb2:	428b      	cmp	r3, r1
 8040fb4:	d302      	bcc.n	8040fbc <__udivmoddi4+0xd0>
 8040fb6:	4282      	cmp	r2, r0
 8040fb8:	f200 80fa 	bhi.w	80411b0 <__udivmoddi4+0x2c4>
 8040fbc:	1a84      	subs	r4, r0, r2
 8040fbe:	eb61 0303 	sbc.w	r3, r1, r3
 8040fc2:	2001      	movs	r0, #1
 8040fc4:	4698      	mov	r8, r3
 8040fc6:	2e00      	cmp	r6, #0
 8040fc8:	d0e0      	beq.n	8040f8c <__udivmoddi4+0xa0>
 8040fca:	e9c6 4800 	strd	r4, r8, [r6]
 8040fce:	e7dd      	b.n	8040f8c <__udivmoddi4+0xa0>
 8040fd0:	b902      	cbnz	r2, 8040fd4 <__udivmoddi4+0xe8>
 8040fd2:	deff      	udf	#255	; 0xff
 8040fd4:	fab2 f282 	clz	r2, r2
 8040fd8:	2a00      	cmp	r2, #0
 8040fda:	f040 808f 	bne.w	80410fc <__udivmoddi4+0x210>
 8040fde:	1b49      	subs	r1, r1, r5
 8040fe0:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8040fe4:	fa1f f885 	uxth.w	r8, r5
 8040fe8:	2701      	movs	r7, #1
 8040fea:	fbb1 fcfe 	udiv	ip, r1, lr
 8040fee:	0c23      	lsrs	r3, r4, #16
 8040ff0:	fb0e 111c 	mls	r1, lr, ip, r1
 8040ff4:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8040ff8:	fb08 f10c 	mul.w	r1, r8, ip
 8040ffc:	4299      	cmp	r1, r3
 8040ffe:	d907      	bls.n	8041010 <__udivmoddi4+0x124>
 8041000:	18eb      	adds	r3, r5, r3
 8041002:	f10c 30ff 	add.w	r0, ip, #4294967295
 8041006:	d202      	bcs.n	804100e <__udivmoddi4+0x122>
 8041008:	4299      	cmp	r1, r3
 804100a:	f200 80cd 	bhi.w	80411a8 <__udivmoddi4+0x2bc>
 804100e:	4684      	mov	ip, r0
 8041010:	1a59      	subs	r1, r3, r1
 8041012:	b2a3      	uxth	r3, r4
 8041014:	fbb1 f0fe 	udiv	r0, r1, lr
 8041018:	fb0e 1410 	mls	r4, lr, r0, r1
 804101c:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8041020:	fb08 f800 	mul.w	r8, r8, r0
 8041024:	45a0      	cmp	r8, r4
 8041026:	d907      	bls.n	8041038 <__udivmoddi4+0x14c>
 8041028:	192c      	adds	r4, r5, r4
 804102a:	f100 33ff 	add.w	r3, r0, #4294967295
 804102e:	d202      	bcs.n	8041036 <__udivmoddi4+0x14a>
 8041030:	45a0      	cmp	r8, r4
 8041032:	f200 80b6 	bhi.w	80411a2 <__udivmoddi4+0x2b6>
 8041036:	4618      	mov	r0, r3
 8041038:	eba4 0408 	sub.w	r4, r4, r8
 804103c:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8041040:	e79f      	b.n	8040f82 <__udivmoddi4+0x96>
 8041042:	f1c7 0c20 	rsb	ip, r7, #32
 8041046:	40bb      	lsls	r3, r7
 8041048:	fa22 fe0c 	lsr.w	lr, r2, ip
 804104c:	ea4e 0e03 	orr.w	lr, lr, r3
 8041050:	fa01 f407 	lsl.w	r4, r1, r7
 8041054:	fa20 f50c 	lsr.w	r5, r0, ip
 8041058:	fa21 f30c 	lsr.w	r3, r1, ip
 804105c:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8041060:	4325      	orrs	r5, r4
 8041062:	fbb3 f9f8 	udiv	r9, r3, r8
 8041066:	0c2c      	lsrs	r4, r5, #16
 8041068:	fb08 3319 	mls	r3, r8, r9, r3
 804106c:	fa1f fa8e 	uxth.w	sl, lr
 8041070:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8041074:	fb09 f40a 	mul.w	r4, r9, sl
 8041078:	429c      	cmp	r4, r3
 804107a:	fa02 f207 	lsl.w	r2, r2, r7
 804107e:	fa00 f107 	lsl.w	r1, r0, r7
 8041082:	d90b      	bls.n	804109c <__udivmoddi4+0x1b0>
 8041084:	eb1e 0303 	adds.w	r3, lr, r3
 8041088:	f109 30ff 	add.w	r0, r9, #4294967295
 804108c:	f080 8087 	bcs.w	804119e <__udivmoddi4+0x2b2>
 8041090:	429c      	cmp	r4, r3
 8041092:	f240 8084 	bls.w	804119e <__udivmoddi4+0x2b2>
 8041096:	f1a9 0902 	sub.w	r9, r9, #2
 804109a:	4473      	add	r3, lr
 804109c:	1b1b      	subs	r3, r3, r4
 804109e:	b2ad      	uxth	r5, r5
 80410a0:	fbb3 f0f8 	udiv	r0, r3, r8
 80410a4:	fb08 3310 	mls	r3, r8, r0, r3
 80410a8:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 80410ac:	fb00 fa0a 	mul.w	sl, r0, sl
 80410b0:	45a2      	cmp	sl, r4
 80410b2:	d908      	bls.n	80410c6 <__udivmoddi4+0x1da>
 80410b4:	eb1e 0404 	adds.w	r4, lr, r4
 80410b8:	f100 33ff 	add.w	r3, r0, #4294967295
 80410bc:	d26b      	bcs.n	8041196 <__udivmoddi4+0x2aa>
 80410be:	45a2      	cmp	sl, r4
 80410c0:	d969      	bls.n	8041196 <__udivmoddi4+0x2aa>
 80410c2:	3802      	subs	r0, #2
 80410c4:	4474      	add	r4, lr
 80410c6:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80410ca:	fba0 8902 	umull	r8, r9, r0, r2
 80410ce:	eba4 040a 	sub.w	r4, r4, sl
 80410d2:	454c      	cmp	r4, r9
 80410d4:	46c2      	mov	sl, r8
 80410d6:	464b      	mov	r3, r9
 80410d8:	d354      	bcc.n	8041184 <__udivmoddi4+0x298>
 80410da:	d051      	beq.n	8041180 <__udivmoddi4+0x294>
 80410dc:	2e00      	cmp	r6, #0
 80410de:	d069      	beq.n	80411b4 <__udivmoddi4+0x2c8>
 80410e0:	ebb1 050a 	subs.w	r5, r1, sl
 80410e4:	eb64 0403 	sbc.w	r4, r4, r3
 80410e8:	fa04 fc0c 	lsl.w	ip, r4, ip
 80410ec:	40fd      	lsrs	r5, r7
 80410ee:	40fc      	lsrs	r4, r7
 80410f0:	ea4c 0505 	orr.w	r5, ip, r5
 80410f4:	e9c6 5400 	strd	r5, r4, [r6]
 80410f8:	2700      	movs	r7, #0
 80410fa:	e747      	b.n	8040f8c <__udivmoddi4+0xa0>
 80410fc:	f1c2 0320 	rsb	r3, r2, #32
 8041100:	fa20 f703 	lsr.w	r7, r0, r3
 8041104:	4095      	lsls	r5, r2
 8041106:	fa01 f002 	lsl.w	r0, r1, r2
 804110a:	fa21 f303 	lsr.w	r3, r1, r3
 804110e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8041112:	4338      	orrs	r0, r7
 8041114:	0c01      	lsrs	r1, r0, #16
 8041116:	fbb3 f7fe 	udiv	r7, r3, lr
 804111a:	fa1f f885 	uxth.w	r8, r5
 804111e:	fb0e 3317 	mls	r3, lr, r7, r3
 8041122:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8041126:	fb07 f308 	mul.w	r3, r7, r8
 804112a:	428b      	cmp	r3, r1
 804112c:	fa04 f402 	lsl.w	r4, r4, r2
 8041130:	d907      	bls.n	8041142 <__udivmoddi4+0x256>
 8041132:	1869      	adds	r1, r5, r1
 8041134:	f107 3cff 	add.w	ip, r7, #4294967295
 8041138:	d22f      	bcs.n	804119a <__udivmoddi4+0x2ae>
 804113a:	428b      	cmp	r3, r1
 804113c:	d92d      	bls.n	804119a <__udivmoddi4+0x2ae>
 804113e:	3f02      	subs	r7, #2
 8041140:	4429      	add	r1, r5
 8041142:	1acb      	subs	r3, r1, r3
 8041144:	b281      	uxth	r1, r0
 8041146:	fbb3 f0fe 	udiv	r0, r3, lr
 804114a:	fb0e 3310 	mls	r3, lr, r0, r3
 804114e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8041152:	fb00 f308 	mul.w	r3, r0, r8
 8041156:	428b      	cmp	r3, r1
 8041158:	d907      	bls.n	804116a <__udivmoddi4+0x27e>
 804115a:	1869      	adds	r1, r5, r1
 804115c:	f100 3cff 	add.w	ip, r0, #4294967295
 8041160:	d217      	bcs.n	8041192 <__udivmoddi4+0x2a6>
 8041162:	428b      	cmp	r3, r1
 8041164:	d915      	bls.n	8041192 <__udivmoddi4+0x2a6>
 8041166:	3802      	subs	r0, #2
 8041168:	4429      	add	r1, r5
 804116a:	1ac9      	subs	r1, r1, r3
 804116c:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8041170:	e73b      	b.n	8040fea <__udivmoddi4+0xfe>
 8041172:	4637      	mov	r7, r6
 8041174:	4630      	mov	r0, r6
 8041176:	e709      	b.n	8040f8c <__udivmoddi4+0xa0>
 8041178:	4607      	mov	r7, r0
 804117a:	e6e7      	b.n	8040f4c <__udivmoddi4+0x60>
 804117c:	4618      	mov	r0, r3
 804117e:	e6fb      	b.n	8040f78 <__udivmoddi4+0x8c>
 8041180:	4541      	cmp	r1, r8
 8041182:	d2ab      	bcs.n	80410dc <__udivmoddi4+0x1f0>
 8041184:	ebb8 0a02 	subs.w	sl, r8, r2
 8041188:	eb69 020e 	sbc.w	r2, r9, lr
 804118c:	3801      	subs	r0, #1
 804118e:	4613      	mov	r3, r2
 8041190:	e7a4      	b.n	80410dc <__udivmoddi4+0x1f0>
 8041192:	4660      	mov	r0, ip
 8041194:	e7e9      	b.n	804116a <__udivmoddi4+0x27e>
 8041196:	4618      	mov	r0, r3
 8041198:	e795      	b.n	80410c6 <__udivmoddi4+0x1da>
 804119a:	4667      	mov	r7, ip
 804119c:	e7d1      	b.n	8041142 <__udivmoddi4+0x256>
 804119e:	4681      	mov	r9, r0
 80411a0:	e77c      	b.n	804109c <__udivmoddi4+0x1b0>
 80411a2:	3802      	subs	r0, #2
 80411a4:	442c      	add	r4, r5
 80411a6:	e747      	b.n	8041038 <__udivmoddi4+0x14c>
 80411a8:	f1ac 0c02 	sub.w	ip, ip, #2
 80411ac:	442b      	add	r3, r5
 80411ae:	e72f      	b.n	8041010 <__udivmoddi4+0x124>
 80411b0:	4638      	mov	r0, r7
 80411b2:	e708      	b.n	8040fc6 <__udivmoddi4+0xda>
 80411b4:	4637      	mov	r7, r6
 80411b6:	e6e9      	b.n	8040f8c <__udivmoddi4+0xa0>

080411b8 <__aeabi_idiv0>:
 80411b8:	4770      	bx	lr
 80411ba:	bf00      	nop

080411bc <init_battery_monitor>:

static ADC_HandleTypeDef hadc_bat_monitor;

// starts and configures the peripherals that are to be used
void init_battery_monitor(ADC_HandleTypeDef *hadc_batt)
{
 80411bc:	b530      	push	{r4, r5, lr}
	hadc_bat_monitor = *hadc_batt;
 80411be:	4c18      	ldr	r4, [pc, #96]	; (8041220 <init_battery_monitor+0x64>)
{
 80411c0:	b085      	sub	sp, #20
	hadc_bat_monitor = *hadc_batt;
 80411c2:	4601      	mov	r1, r0
 80411c4:	2248      	movs	r2, #72	; 0x48
 80411c6:	4620      	mov	r0, r4
 80411c8:	f00f fec6 	bl	8050f58 <memcpy>
  VBAT (PC14) peripheral initialization
  */
static void config_vbat_reader(void)
{

  ADC_ChannelConfTypeDef sConfig = {0};
 80411cc:	2210      	movs	r2, #16
 80411ce:	2100      	movs	r1, #0
 80411d0:	4668      	mov	r0, sp
 80411d2:	f00f fecc 	bl	8050f6e <memset>

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc_bat_monitor.Instance = ADC1;
  hadc_bat_monitor.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80411d6:	4a13      	ldr	r2, [pc, #76]	; (8041224 <init_battery_monitor+0x68>)
 80411d8:	2300      	movs	r3, #0
  hadc_bat_monitor.Init.Resolution = ADC_RESOLUTION_12B;
  hadc_bat_monitor.Init.ScanConvMode = DISABLE;
  hadc_bat_monitor.Init.ContinuousConvMode = ENABLE;
 80411da:	2501      	movs	r5, #1
  hadc_bat_monitor.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80411dc:	e9c4 2300 	strd	r2, r3, [r4]
  hadc_bat_monitor.Init.ExternalTrigConv = ADC_SOFTWARE_START;
  hadc_bat_monitor.Init.DataAlign = ADC_DATAALIGN_RIGHT;
  hadc_bat_monitor.Init.NbrOfConversion = 1;
  hadc_bat_monitor.Init.DMAContinuousRequests = DISABLE;
  hadc_bat_monitor.Init.EOCSelection = ADC_EOC_SEQ_CONV;
  if (HAL_ADC_Init(&hadc_bat_monitor) != HAL_OK)
 80411e0:	4620      	mov	r0, r4
  hadc_bat_monitor.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80411e2:	4a11      	ldr	r2, [pc, #68]	; (8041228 <init_battery_monitor+0x6c>)
  hadc_bat_monitor.Init.Resolution = ADC_RESOLUTION_12B;
 80411e4:	60a3      	str	r3, [r4, #8]
  hadc_bat_monitor.Init.ScanConvMode = DISABLE;
 80411e6:	6123      	str	r3, [r4, #16]
  hadc_bat_monitor.Init.ContinuousConvMode = ENABLE;
 80411e8:	7625      	strb	r5, [r4, #24]
  hadc_bat_monitor.Init.DiscontinuousConvMode = DISABLE;
 80411ea:	f884 3020 	strb.w	r3, [r4, #32]
  hadc_bat_monitor.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80411ee:	62e3      	str	r3, [r4, #44]	; 0x2c
  hadc_bat_monitor.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80411f0:	62a2      	str	r2, [r4, #40]	; 0x28
  hadc_bat_monitor.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80411f2:	60e3      	str	r3, [r4, #12]
  hadc_bat_monitor.Init.NbrOfConversion = 1;
 80411f4:	61e5      	str	r5, [r4, #28]
  hadc_bat_monitor.Init.DMAContinuousRequests = DISABLE;
 80411f6:	f884 3030 	strb.w	r3, [r4, #48]	; 0x30
  hadc_bat_monitor.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 80411fa:	6163      	str	r3, [r4, #20]
  if (HAL_ADC_Init(&hadc_bat_monitor) != HAL_OK)
 80411fc:	f002 fbc0 	bl	8043980 <HAL_ADC_Init>
 8041200:	b100      	cbz	r0, 8041204 <init_battery_monitor+0x48>
 8041202:	e7fe      	b.n	8041202 <init_battery_monitor+0x46>
  {
    while(1);
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_14;
 8041204:	230e      	movs	r3, #14
  sConfig.Rank = 1;
 8041206:	e9cd 3500 	strd	r3, r5, [sp]
  sConfig.SamplingTime = ADC_SAMPLETIME_144CYCLES;
  if (HAL_ADC_ConfigChannel(&hadc_bat_monitor, &sConfig) != HAL_OK)
 804120a:	4669      	mov	r1, sp
  sConfig.SamplingTime = ADC_SAMPLETIME_144CYCLES;
 804120c:	2306      	movs	r3, #6
  if (HAL_ADC_ConfigChannel(&hadc_bat_monitor, &sConfig) != HAL_OK)
 804120e:	4620      	mov	r0, r4
  sConfig.SamplingTime = ADC_SAMPLETIME_144CYCLES;
 8041210:	9302      	str	r3, [sp, #8]
  if (HAL_ADC_ConfigChannel(&hadc_bat_monitor, &sConfig) != HAL_OK)
 8041212:	f002 fd43 	bl	8043c9c <HAL_ADC_ConfigChannel>
 8041216:	b100      	cbz	r0, 804121a <init_battery_monitor+0x5e>
 8041218:	e7fe      	b.n	8041218 <init_battery_monitor+0x5c>
}
 804121a:	b005      	add	sp, #20
 804121c:	bd30      	pop	{r4, r5, pc}
 804121e:	bf00      	nop
 8041220:	200013fc 	.word	0x200013fc
 8041224:	40012000 	.word	0x40012000
 8041228:	0f000001 	.word	0x0f000001
 804122c:	00000000 	.word	0x00000000

08041230 <get_battery_voltage>:
{
 8041230:	b510      	push	{r4, lr}
	HAL_ADC_Start(&hadc_bat_monitor);
 8041232:	4c17      	ldr	r4, [pc, #92]	; (8041290 <get_battery_voltage+0x60>)
 8041234:	4620      	mov	r0, r4
 8041236:	f002 fc49 	bl	8043acc <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc_bat_monitor, HAL_MAX_DELAY);
 804123a:	f04f 31ff 	mov.w	r1, #4294967295
 804123e:	4620      	mov	r0, r4
 8041240:	f002 fcd8 	bl	8043bf4 <HAL_ADC_PollForConversion>
	uint16_t adc_return_value = HAL_ADC_GetValue(&hadc_bat_monitor);
 8041244:	4620      	mov	r0, r4
 8041246:	f002 fd25 	bl	8043c94 <HAL_ADC_GetValue>
	double voltage_on_adc_pin = adc_return_value *  MAX_INPUT_VOLTAGE_ON_ADC / MAX_RESOLUTION_ADC;
 804124a:	b280      	uxth	r0, r0
 804124c:	f7ff fa9a 	bl	8040784 <__aeabi_i2d>
 8041250:	a309      	add	r3, pc, #36	; (adr r3, 8041278 <get_battery_voltage+0x48>)
 8041252:	e9d3 2300 	ldrd	r2, r3, [r3]
 8041256:	f7ff faff 	bl	8040858 <__aeabi_dmul>
 804125a:	a309      	add	r3, pc, #36	; (adr r3, 8041280 <get_battery_voltage+0x50>)
 804125c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8041260:	f7ff fc24 	bl	8040aac <__aeabi_ddiv>
	double battery_voltage = (VOLTAGE_DIVIDER_RATIO * voltage_on_adc_pin) /*- OFFSET*/;
 8041264:	a308      	add	r3, pc, #32	; (adr r3, 8041288 <get_battery_voltage+0x58>)
 8041266:	e9d3 2300 	ldrd	r2, r3, [r3]
 804126a:	f7ff faf5 	bl	8040858 <__aeabi_dmul>
}
 804126e:	ec41 0b10 	vmov	d0, r0, r1
 8041272:	bd10      	pop	{r4, pc}
 8041274:	f3af 8000 	nop.w
 8041278:	66666666 	.word	0x66666666
 804127c:	400a6666 	.word	0x400a6666
 8041280:	00000000 	.word	0x00000000
 8041284:	40affe00 	.word	0x40affe00
 8041288:	b851eb85 	.word	0xb851eb85
 804128c:	3ff3851e 	.word	0x3ff3851e
 8041290:	200013fc 	.word	0x200013fc

08041294 <assert_version>:
		return true;
	return false;
}

bool assert_version(uint8_t major_version, uint8_t minor_version, uint8_t patch_version){
	if(MAJOR_FIRMWARE_VERSION == major_version){ // Criar define para posies da verso
 8041294:	2801      	cmp	r0, #1
 8041296:	d106      	bne.n	80412a6 <assert_version+0x12>
		if (MINOR_FIRMWARE_VERSION == minor_version){
 8041298:	2901      	cmp	r1, #1
 804129a:	d104      	bne.n	80412a6 <assert_version+0x12>
			if (PATCH_FIRMWARE_VERSION < patch_version){
 804129c:	2a01      	cmp	r2, #1
 804129e:	bf94      	ite	ls
 80412a0:	2000      	movls	r0, #0
 80412a2:	2001      	movhi	r0, #1
 80412a4:	4770      	bx	lr
		}
		else if(MINOR_FIRMWARE_VERSION < minor_version){
			return true;
		}
	}
	else if (MAJOR_FIRMWARE_VERSION < major_version){
 80412a6:	bf8c      	ite	hi
 80412a8:	2001      	movhi	r0, #1
 80412aa:	2000      	movls	r0, #0
		return true;
	}
	return false;
}
 80412ac:	4770      	bx	lr
	...

080412b0 <ble_handler>:


int ble_handler(uint8_t *message)
{
 80412b0:	b508      	push	{r3, lr}
	switch (message[1]) {
 80412b2:	7842      	ldrb	r2, [r0, #1]
 80412b4:	2a21      	cmp	r2, #33	; 0x21
{
 80412b6:	4603      	mov	r3, r0
	switch (message[1]) {
 80412b8:	d007      	beq.n	80412ca <ble_handler+0x1a>
 80412ba:	2a22      	cmp	r2, #34	; 0x22
 80412bc:	d00d      	beq.n	80412da <ble_handler+0x2a>
 80412be:	2a20      	cmp	r2, #32
 80412c0:	d109      	bne.n	80412d6 <ble_handler+0x26>
		case REQUEST_DEVICE_TYPE:
			HAL_UART_Transmit(&huart1, (uint8_t *) &answer_device_type,sizeof(answer_device_type),100);
			break;

		case REQUEST_FIRMWARE_VERSION:
			HAL_UART_Transmit(&huart1, (uint8_t *) &answer_firmware_version_buffer, sizeof(answer_firmware_version_buffer), 100);
 80412c2:	2364      	movs	r3, #100	; 0x64
 80412c4:	2206      	movs	r2, #6
 80412c6:	4912      	ldr	r1, [pc, #72]	; (8041310 <ble_handler+0x60>)
 80412c8:	e002      	b.n	80412d0 <ble_handler+0x20>
			HAL_UART_Transmit(&huart1, (uint8_t *) &answer_device_type,sizeof(answer_device_type),100);
 80412ca:	4912      	ldr	r1, [pc, #72]	; (8041314 <ble_handler+0x64>)
 80412cc:	2364      	movs	r3, #100	; 0x64
 80412ce:	2204      	movs	r2, #4
				{
					HAL_UART_Transmit(&huart1, (uint8_t *) &answer_wrong_device_type, sizeof(answer_wrong_device_type),100);
				}
			}
			else{
				HAL_UART_Transmit(&huart1, (uint8_t *) &answer_wrong_file_buffer, sizeof(answer_wrong_file_buffer), 100);
 80412d0:	4811      	ldr	r0, [pc, #68]	; (8041318 <ble_handler+0x68>)
 80412d2:	f005 ffd7 	bl	8047284 <HAL_UART_Transmit>
			break;
/*********************************************************************************************************************************/
	}

	return 0;
}
 80412d6:	2000      	movs	r0, #0
 80412d8:	bd08      	pop	{r3, pc}
			if(assert_version(message[2], message[3], message[4])){
 80412da:	7902      	ldrb	r2, [r0, #4]
 80412dc:	78c1      	ldrb	r1, [r0, #3]
 80412de:	7880      	ldrb	r0, [r0, #2]
 80412e0:	f7ff ffd8 	bl	8041294 <assert_version>
 80412e4:	b178      	cbz	r0, 8041306 <ble_handler+0x56>
	if (DEVICE_TYPE == device_type)
 80412e6:	795b      	ldrb	r3, [r3, #5]
 80412e8:	2b01      	cmp	r3, #1
 80412ea:	d108      	bne.n	80412fe <ble_handler+0x4e>
					flags_ble.update_mode = SET;
 80412ec:	4a0b      	ldr	r2, [pc, #44]	; (804131c <ble_handler+0x6c>)
					HAL_UART_Transmit(&huart1, (uint8_t *) &answer_execute_update_buffer, sizeof(answer_execute_update_buffer), 100);
 80412ee:	490c      	ldr	r1, [pc, #48]	; (8041320 <ble_handler+0x70>)
					flags_ble.update_mode = SET;
 80412f0:	7813      	ldrb	r3, [r2, #0]
 80412f2:	f043 0310 	orr.w	r3, r3, #16
 80412f6:	7013      	strb	r3, [r2, #0]
					HAL_UART_Transmit(&huart1, (uint8_t *) &answer_execute_update_buffer, sizeof(answer_execute_update_buffer), 100);
 80412f8:	2364      	movs	r3, #100	; 0x64
 80412fa:	2203      	movs	r2, #3
 80412fc:	e7e8      	b.n	80412d0 <ble_handler+0x20>
					HAL_UART_Transmit(&huart1, (uint8_t *) &answer_wrong_device_type, sizeof(answer_wrong_device_type),100);
 80412fe:	2364      	movs	r3, #100	; 0x64
 8041300:	2203      	movs	r2, #3
 8041302:	4908      	ldr	r1, [pc, #32]	; (8041324 <ble_handler+0x74>)
 8041304:	e7e4      	b.n	80412d0 <ble_handler+0x20>
				HAL_UART_Transmit(&huart1, (uint8_t *) &answer_wrong_file_buffer, sizeof(answer_wrong_file_buffer), 100);
 8041306:	2364      	movs	r3, #100	; 0x64
 8041308:	2203      	movs	r2, #3
 804130a:	4907      	ldr	r1, [pc, #28]	; (8041328 <ble_handler+0x78>)
 804130c:	e7e0      	b.n	80412d0 <ble_handler+0x20>
 804130e:	bf00      	nop
 8041310:	20001004 	.word	0x20001004
 8041314:	20001000 	.word	0x20001000
 8041318:	20003d9c 	.word	0x20003d9c
 804131c:	20003d99 	.word	0x20003d99
 8041320:	2000100a 	.word	0x2000100a
 8041324:	2000100d 	.word	0x2000100d
 8041328:	20001010 	.word	0x20001010

0804132c <MX_USART1_UART_Init>:
  * @retval None
  */
void MX_USART1_UART_Init(void)
{

  huart1.Instance = USART1;
 804132c:	480b      	ldr	r0, [pc, #44]	; (804135c <MX_USART1_UART_Init+0x30>)
  huart1.Init.BaudRate = 9600;
 804132e:	4a0c      	ldr	r2, [pc, #48]	; (8041360 <MX_USART1_UART_Init+0x34>)
{
 8041330:	b508      	push	{r3, lr}
  huart1.Init.BaudRate = 9600;
 8041332:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 8041336:	e9c0 2300 	strd	r2, r3, [r0]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 804133a:	2300      	movs	r3, #0
  huart1.Init.StopBits = UART_STOPBITS_1;
  huart1.Init.Parity = UART_PARITY_NONE;
  huart1.Init.Mode = UART_MODE_TX_RX;
 804133c:	220c      	movs	r2, #12
  huart1.Init.StopBits = UART_STOPBITS_1;
 804133e:	e9c0 3302 	strd	r3, r3, [r0, #8]
  huart1.Init.Parity = UART_PARITY_NONE;
 8041342:	6103      	str	r3, [r0, #16]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8041344:	e9c0 2305 	strd	r2, r3, [r0, #20]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8041348:	61c3      	str	r3, [r0, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 804134a:	f005 ff55 	bl	80471f8 <HAL_UART_Init>
 804134e:	b118      	cbz	r0, 8041358 <MX_USART1_UART_Init+0x2c>
  {
    Error_Handler();
  }

}
 8041350:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8041354:	f00d bb00 	b.w	804e958 <Error_Handler>
}
 8041358:	bd08      	pop	{r3, pc}
 804135a:	bf00      	nop
 804135c:	20003d9c 	.word	0x20003d9c
 8041360:	40011000 	.word	0x40011000

08041364 <Ble_Init_GPIO>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
void Ble_Init_GPIO(void)
{
 8041364:	b530      	push	{r4, r5, lr}
 8041366:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8041368:	2214      	movs	r2, #20
 804136a:	2100      	movs	r1, #0
 804136c:	a803      	add	r0, sp, #12
 804136e:	f00f fdfe 	bl	8050f6e <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8041372:	2400      	movs	r4, #0
 8041374:	4b18      	ldr	r3, [pc, #96]	; (80413d8 <Ble_Init_GPIO+0x74>)
 8041376:	9401      	str	r4, [sp, #4]
 8041378:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  __HAL_RCC_GPIOB_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BLE_BRK_GPIO_Port, BLE_BRK_Pin, GPIO_PIN_SET);
 804137a:	4d18      	ldr	r5, [pc, #96]	; (80413dc <Ble_Init_GPIO+0x78>)
  __HAL_RCC_GPIOA_CLK_ENABLE();
 804137c:	f042 0201 	orr.w	r2, r2, #1
 8041380:	631a      	str	r2, [r3, #48]	; 0x30
 8041382:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8041384:	f002 0201 	and.w	r2, r2, #1
 8041388:	9201      	str	r2, [sp, #4]
 804138a:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 804138c:	9402      	str	r4, [sp, #8]
 804138e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8041390:	f042 0202 	orr.w	r2, r2, #2
 8041394:	631a      	str	r2, [r3, #48]	; 0x30
 8041396:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8041398:	f003 0302 	and.w	r3, r3, #2
 804139c:	9302      	str	r3, [sp, #8]
  HAL_GPIO_WritePin(BLE_BRK_GPIO_Port, BLE_BRK_Pin, GPIO_PIN_SET);
 804139e:	4628      	mov	r0, r5
 80413a0:	2201      	movs	r2, #1
 80413a2:	f44f 7180 	mov.w	r1, #256	; 0x100
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80413a6:	9b02      	ldr	r3, [sp, #8]
  HAL_GPIO_WritePin(BLE_BRK_GPIO_Port, BLE_BRK_Pin, GPIO_PIN_SET);
 80413a8:	f003 fa88 	bl	80448bc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : BLE_BRK_Pin */
  GPIO_InitStruct.Pin = BLE_BRK_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80413ac:	f44f 7280 	mov.w	r2, #256	; 0x100
 80413b0:	2301      	movs	r3, #1
  GPIO_InitStruct.Pull = GPIO_PULLUP;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(BLE_BRK_GPIO_Port, &GPIO_InitStruct);
 80413b2:	a903      	add	r1, sp, #12
 80413b4:	4628      	mov	r0, r5
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80413b6:	e9cd 2303 	strd	r2, r3, [sp, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80413ba:	e9cd 3405 	strd	r3, r4, [sp, #20]
  HAL_GPIO_Init(BLE_BRK_GPIO_Port, &GPIO_InitStruct);
 80413be:	f003 f909 	bl	80445d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : BLE_STATE_Pin */
  GPIO_InitStruct.Pin = BLE_STATE_Pin;
 80413c2:	f44f 6300 	mov.w	r3, #2048	; 0x800
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(BLE_STATE_GPIO_Port, &GPIO_InitStruct);
 80413c6:	a903      	add	r1, sp, #12
 80413c8:	4628      	mov	r0, r5
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80413ca:	e9cd 3403 	strd	r3, r4, [sp, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80413ce:	9405      	str	r4, [sp, #20]
  HAL_GPIO_Init(BLE_STATE_GPIO_Port, &GPIO_InitStruct);
 80413d0:	f003 f900 	bl	80445d4 <HAL_GPIO_Init>

}
 80413d4:	b009      	add	sp, #36	; 0x24
 80413d6:	bd30      	pop	{r4, r5, pc}
 80413d8:	40023800 	.word	0x40023800
 80413dc:	40020000 	.word	0x40020000

080413e0 <read_data>:
		return false;

}

static inline int read_data(BMP280_HandleTypedef *dev, uint8_t addr, uint8_t *value,
		uint8_t len) {
 80413e0:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
	uint16_t tx_buff;
	tx_buff = (dev->addr << 1);
 80413e4:	8c84      	ldrh	r4, [r0, #36]	; 0x24
		uint8_t len) {
 80413e6:	4605      	mov	r5, r0
	tx_buff = (dev->addr << 1);
 80413e8:	0064      	lsls	r4, r4, #1
		uint8_t len) {
 80413ea:	460e      	mov	r6, r1
 80413ec:	4617      	mov	r7, r2
 80413ee:	4698      	mov	r8, r3
	tx_buff = (dev->addr << 1);
 80413f0:	b2a4      	uxth	r4, r4
	refresh_iwdg();
 80413f2:	f00f f907 	bl	8050604 <refresh_iwdg>
	if (HAL_I2C_Mem_Read(dev->i2c, tx_buff, addr, 1, value, len, 500) == HAL_OK){
 80413f6:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80413fa:	e9cd 8301 	strd	r8, r3, [sp, #4]
 80413fe:	9700      	str	r7, [sp, #0]
 8041400:	2301      	movs	r3, #1
 8041402:	4632      	mov	r2, r6
 8041404:	4621      	mov	r1, r4
 8041406:	6aa8      	ldr	r0, [r5, #40]	; 0x28
 8041408:	f003 fd7a 	bl	8044f00 <HAL_I2C_Mem_Read>
 804140c:	b108      	cbz	r0, 8041412 <read_data+0x32>
  \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
 804140e:	b662      	cpsie	i
		return 0;
	}
	else{
		__enable_irq();
		return 1;
 8041410:	2001      	movs	r0, #1
	}

}
 8041412:	b004      	add	sp, #16
 8041414:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08041418 <read_register16>:
static bool read_register16(BMP280_HandleTypedef *dev, uint8_t addr, uint16_t *value) {
 8041418:	b530      	push	{r4, r5, lr}
	if (HAL_I2C_Mem_Read(dev->i2c, tx_buff, addr, 1, rx_buff, 2, 500)
 804141a:	2302      	movs	r3, #2
static bool read_register16(BMP280_HandleTypedef *dev, uint8_t addr, uint16_t *value) {
 804141c:	b087      	sub	sp, #28
	tx_buff = (dev->addr << 1);
 804141e:	8c84      	ldrh	r4, [r0, #36]	; 0x24
static bool read_register16(BMP280_HandleTypedef *dev, uint8_t addr, uint16_t *value) {
 8041420:	4615      	mov	r5, r2
	if (HAL_I2C_Mem_Read(dev->i2c, tx_buff, addr, 1, rx_buff, 2, 500)
 8041422:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8041426:	e9cd 3201 	strd	r3, r2, [sp, #4]
	tx_buff = (dev->addr << 1);
 804142a:	0064      	lsls	r4, r4, #1
	if (HAL_I2C_Mem_Read(dev->i2c, tx_buff, addr, 1, rx_buff, 2, 500)
 804142c:	ab05      	add	r3, sp, #20
 804142e:	9300      	str	r3, [sp, #0]
 8041430:	b2a4      	uxth	r4, r4
 8041432:	460a      	mov	r2, r1
 8041434:	2301      	movs	r3, #1
 8041436:	4621      	mov	r1, r4
 8041438:	6a80      	ldr	r0, [r0, #40]	; 0x28
 804143a:	f003 fd61 	bl	8044f00 <HAL_I2C_Mem_Read>
 804143e:	b948      	cbnz	r0, 8041454 <read_register16+0x3c>
		*value = (uint16_t) ((rx_buff[1] << 8) | rx_buff[0]);
 8041440:	f89d 2015 	ldrb.w	r2, [sp, #21]
 8041444:	f89d 3014 	ldrb.w	r3, [sp, #20]
 8041448:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 804144c:	802b      	strh	r3, [r5, #0]
		return true;
 804144e:	2001      	movs	r0, #1
}
 8041450:	b007      	add	sp, #28
 8041452:	bd30      	pop	{r4, r5, pc}
		return false;
 8041454:	2000      	movs	r0, #0
 8041456:	e7fb      	b.n	8041450 <read_register16+0x38>

08041458 <write_register8>:
	}
	refresh_iwdg();
	return false;
}

static int write_register8(BMP280_HandleTypedef *dev, uint8_t addr, uint8_t value) {
 8041458:	b5f0      	push	{r4, r5, r6, r7, lr}
 804145a:	b087      	sub	sp, #28
 804145c:	ad06      	add	r5, sp, #24
	uint16_t tx_buff;

	tx_buff = (dev->addr << 1);
 804145e:	8c84      	ldrh	r4, [r0, #36]	; 0x24
static int write_register8(BMP280_HandleTypedef *dev, uint8_t addr, uint8_t value) {
 8041460:	f805 2d01 	strb.w	r2, [r5, #-1]!
 8041464:	4606      	mov	r6, r0
	tx_buff = (dev->addr << 1);
 8041466:	0064      	lsls	r4, r4, #1
static int write_register8(BMP280_HandleTypedef *dev, uint8_t addr, uint8_t value) {
 8041468:	460f      	mov	r7, r1
	tx_buff = (dev->addr << 1);
 804146a:	b2a4      	uxth	r4, r4
	refresh_iwdg();
 804146c:	f00f f8ca 	bl	8050604 <refresh_iwdg>
	if (HAL_I2C_Mem_Write(dev->i2c, tx_buff, addr, 1, &value, 1, 500) == HAL_OK)
 8041470:	2301      	movs	r3, #1
 8041472:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8041476:	e9cd 3201 	strd	r3, r2, [sp, #4]
 804147a:	9500      	str	r5, [sp, #0]
 804147c:	463a      	mov	r2, r7
 804147e:	4621      	mov	r1, r4
 8041480:	6ab0      	ldr	r0, [r6, #40]	; 0x28
 8041482:	f003 fcad 	bl	8044de0 <HAL_I2C_Mem_Write>
		return false;
	else
		return true;
}
 8041486:	3000      	adds	r0, #0
 8041488:	bf18      	it	ne
 804148a:	2001      	movne	r0, #1
 804148c:	b007      	add	sp, #28
 804148e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08041490 <bmp280_init_default_params>:
	params->mode = BMP280_MODE_NORMAL;
 8041490:	2303      	movs	r3, #3
 8041492:	7003      	strb	r3, [r0, #0]
	params->filter = BMP280_FILTER_OFF;
 8041494:	2200      	movs	r2, #0
	params->oversampling_pressure = BMP280_STANDARD;
 8041496:	7083      	strb	r3, [r0, #2]
	params->oversampling_temperature = BMP280_STANDARD;
 8041498:	70c3      	strb	r3, [r0, #3]
	params->oversampling_humidity = BMP280_STANDARD;
 804149a:	7103      	strb	r3, [r0, #4]
	params->standby = BMP280_STANDBY_2000;
 804149c:	2306      	movs	r3, #6
	params->filter = BMP280_FILTER_OFF;
 804149e:	7042      	strb	r2, [r0, #1]
	params->standby = BMP280_STANDBY_2000;
 80414a0:	7143      	strb	r3, [r0, #5]
}
 80414a2:	4770      	bx	lr

080414a4 <bmp280_init>:

bool bmp280_init(BMP280_HandleTypedef *dev, bmp280_params_t *params) {

	if (dev->addr != BMP280_I2C_ADDRESS_0
			&& dev->addr != BMP280_I2C_ADDRESS_1) {
 80414a4:	8c83      	ldrh	r3, [r0, #36]	; 0x24
	if (dev->addr != BMP280_I2C_ADDRESS_0
 80414a6:	3b76      	subs	r3, #118	; 0x76
 80414a8:	2b01      	cmp	r3, #1
bool bmp280_init(BMP280_HandleTypedef *dev, bmp280_params_t *params) {
 80414aa:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80414ac:	4604      	mov	r4, r0
 80414ae:	460e      	mov	r6, r1
	if (dev->addr != BMP280_I2C_ADDRESS_0
 80414b0:	d903      	bls.n	80414ba <bmp280_init+0x16>
				&& (status & 1) == 0)
			break;
	}
	refresh_iwdg();
	if (!read_calibration_data(dev)) {
		return false;
 80414b2:	2700      	movs	r7, #0
	if (write_register8(dev, BMP280_REG_CTRL, ctrl)) {
		return false;
	}
	refresh_iwdg();
	return true;
}
 80414b4:	4638      	mov	r0, r7
 80414b6:	b003      	add	sp, #12
 80414b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
	refresh_iwdg();
 80414ba:	f00f f8a3 	bl	8050604 <refresh_iwdg>
	if (read_data(dev, BMP280_REG_ID, &dev->id, 1)) {
 80414be:	2301      	movs	r3, #1
 80414c0:	f104 0232 	add.w	r2, r4, #50	; 0x32
 80414c4:	21d0      	movs	r1, #208	; 0xd0
 80414c6:	4620      	mov	r0, r4
 80414c8:	f7ff ff8a 	bl	80413e0 <read_data>
 80414cc:	2800      	cmp	r0, #0
 80414ce:	d1f0      	bne.n	80414b2 <bmp280_init+0xe>
	refresh_iwdg();
 80414d0:	f00f f898 	bl	8050604 <refresh_iwdg>
	if (dev->id != BMP280_CHIP_ID && dev->id != BME280_CHIP_ID) {
 80414d4:	f894 3032 	ldrb.w	r3, [r4, #50]	; 0x32
 80414d8:	2b58      	cmp	r3, #88	; 0x58
 80414da:	d001      	beq.n	80414e0 <bmp280_init+0x3c>
 80414dc:	2b60      	cmp	r3, #96	; 0x60
 80414de:	d1e8      	bne.n	80414b2 <bmp280_init+0xe>
	refresh_iwdg();
 80414e0:	f00f f890 	bl	8050604 <refresh_iwdg>
	PRINTF("Escrevendo dados\r\n");
 80414e4:	4887      	ldr	r0, [pc, #540]	; (8041704 <bmp280_init+0x260>)
 80414e6:	f00d f933 	bl	804e750 <TraceSend>
	if (write_register8(dev, BMP280_REG_RESET, BMP280_RESET_VALUE)) {
 80414ea:	22b6      	movs	r2, #182	; 0xb6
 80414ec:	21e0      	movs	r1, #224	; 0xe0
 80414ee:	4620      	mov	r0, r4
 80414f0:	f7ff ffb2 	bl	8041458 <write_register8>
 80414f4:	2800      	cmp	r0, #0
 80414f6:	d1dc      	bne.n	80414b2 <bmp280_init+0xe>
	refresh_iwdg();
 80414f8:	f00f f884 	bl	8050604 <refresh_iwdg>
		if (!read_data(dev, BMP280_REG_STATUS, &status, 1)
 80414fc:	2301      	movs	r3, #1
 80414fe:	f10d 0206 	add.w	r2, sp, #6
 8041502:	21f3      	movs	r1, #243	; 0xf3
 8041504:	4620      	mov	r0, r4
 8041506:	f7ff ff6b 	bl	80413e0 <read_data>
 804150a:	2800      	cmp	r0, #0
 804150c:	d1f6      	bne.n	80414fc <bmp280_init+0x58>
				&& (status & 1) == 0)
 804150e:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8041512:	07db      	lsls	r3, r3, #31
 8041514:	d4f2      	bmi.n	80414fc <bmp280_init+0x58>
	refresh_iwdg();
 8041516:	f00f f875 	bl	8050604 <refresh_iwdg>
	refresh_iwdg();
 804151a:	f00f f873 	bl	8050604 <refresh_iwdg>
	if (read_register16(dev, 0x88, &dev->dig_T1)
 804151e:	4622      	mov	r2, r4
 8041520:	2188      	movs	r1, #136	; 0x88
 8041522:	4620      	mov	r0, r4
 8041524:	f7ff ff78 	bl	8041418 <read_register16>
 8041528:	2800      	cmp	r0, #0
 804152a:	f000 80df 	beq.w	80416ec <bmp280_init+0x248>
			&& read_register16(dev, 0x8a, (uint16_t *) &dev->dig_T2)
 804152e:	1ca2      	adds	r2, r4, #2
 8041530:	218a      	movs	r1, #138	; 0x8a
 8041532:	4620      	mov	r0, r4
 8041534:	f7ff ff70 	bl	8041418 <read_register16>
 8041538:	2800      	cmp	r0, #0
 804153a:	f000 80d7 	beq.w	80416ec <bmp280_init+0x248>
			&& read_register16(dev, 0x8c, (uint16_t *) &dev->dig_T3)
 804153e:	1d22      	adds	r2, r4, #4
 8041540:	218c      	movs	r1, #140	; 0x8c
 8041542:	4620      	mov	r0, r4
 8041544:	f7ff ff68 	bl	8041418 <read_register16>
 8041548:	2800      	cmp	r0, #0
 804154a:	f000 80cf 	beq.w	80416ec <bmp280_init+0x248>
			&& read_register16(dev, 0x8e, &dev->dig_P1)
 804154e:	1da2      	adds	r2, r4, #6
 8041550:	218e      	movs	r1, #142	; 0x8e
 8041552:	4620      	mov	r0, r4
 8041554:	f7ff ff60 	bl	8041418 <read_register16>
 8041558:	2800      	cmp	r0, #0
 804155a:	f000 80c7 	beq.w	80416ec <bmp280_init+0x248>
			&& read_register16(dev, 0x90, (uint16_t *) &dev->dig_P2)
 804155e:	f104 0208 	add.w	r2, r4, #8
 8041562:	2190      	movs	r1, #144	; 0x90
 8041564:	4620      	mov	r0, r4
 8041566:	f7ff ff57 	bl	8041418 <read_register16>
 804156a:	2800      	cmp	r0, #0
 804156c:	f000 80be 	beq.w	80416ec <bmp280_init+0x248>
			&& read_register16(dev, 0x92, (uint16_t *) &dev->dig_P3)
 8041570:	f104 020a 	add.w	r2, r4, #10
 8041574:	2192      	movs	r1, #146	; 0x92
 8041576:	4620      	mov	r0, r4
 8041578:	f7ff ff4e 	bl	8041418 <read_register16>
 804157c:	2800      	cmp	r0, #0
 804157e:	f000 80b5 	beq.w	80416ec <bmp280_init+0x248>
			&& read_register16(dev, 0x94, (uint16_t *) &dev->dig_P4)
 8041582:	f104 020c 	add.w	r2, r4, #12
 8041586:	2194      	movs	r1, #148	; 0x94
 8041588:	4620      	mov	r0, r4
 804158a:	f7ff ff45 	bl	8041418 <read_register16>
 804158e:	2800      	cmp	r0, #0
 8041590:	f000 80ac 	beq.w	80416ec <bmp280_init+0x248>
			&& read_register16(dev, 0x96, (uint16_t *) &dev->dig_P5)
 8041594:	f104 020e 	add.w	r2, r4, #14
 8041598:	2196      	movs	r1, #150	; 0x96
 804159a:	4620      	mov	r0, r4
 804159c:	f7ff ff3c 	bl	8041418 <read_register16>
 80415a0:	2800      	cmp	r0, #0
 80415a2:	f000 80a3 	beq.w	80416ec <bmp280_init+0x248>
			&& read_register16(dev, 0x98, (uint16_t *) &dev->dig_P6)
 80415a6:	f104 0210 	add.w	r2, r4, #16
 80415aa:	2198      	movs	r1, #152	; 0x98
 80415ac:	4620      	mov	r0, r4
 80415ae:	f7ff ff33 	bl	8041418 <read_register16>
 80415b2:	2800      	cmp	r0, #0
 80415b4:	f000 809a 	beq.w	80416ec <bmp280_init+0x248>
			&& read_register16(dev, 0x9a, (uint16_t *) &dev->dig_P7)
 80415b8:	f104 0212 	add.w	r2, r4, #18
 80415bc:	219a      	movs	r1, #154	; 0x9a
 80415be:	4620      	mov	r0, r4
 80415c0:	f7ff ff2a 	bl	8041418 <read_register16>
 80415c4:	2800      	cmp	r0, #0
 80415c6:	f000 8091 	beq.w	80416ec <bmp280_init+0x248>
			&& read_register16(dev, 0x9c, (uint16_t *) &dev->dig_P8)
 80415ca:	f104 0214 	add.w	r2, r4, #20
 80415ce:	219c      	movs	r1, #156	; 0x9c
 80415d0:	4620      	mov	r0, r4
 80415d2:	f7ff ff21 	bl	8041418 <read_register16>
 80415d6:	2800      	cmp	r0, #0
 80415d8:	f000 8088 	beq.w	80416ec <bmp280_init+0x248>
			&& read_register16(dev, 0x9e,
 80415dc:	f104 0216 	add.w	r2, r4, #22
 80415e0:	219e      	movs	r1, #158	; 0x9e
 80415e2:	4620      	mov	r0, r4
 80415e4:	f7ff ff18 	bl	8041418 <read_register16>
 80415e8:	4607      	mov	r7, r0
 80415ea:	2800      	cmp	r0, #0
 80415ec:	d07e      	beq.n	80416ec <bmp280_init+0x248>
		refresh_iwdg();
 80415ee:	f00f f809 	bl	8050604 <refresh_iwdg>
	refresh_iwdg();
 80415f2:	f00f f807 	bl	8050604 <refresh_iwdg>
	if (dev->id == BME280_CHIP_ID && !read_hum_calibration_data(dev)) {
 80415f6:	f894 3032 	ldrb.w	r3, [r4, #50]	; 0x32
 80415fa:	2b60      	cmp	r3, #96	; 0x60
 80415fc:	d142      	bne.n	8041684 <bmp280_init+0x1e0>
	refresh_iwdg();
 80415fe:	f00f f801 	bl	8050604 <refresh_iwdg>
	if (!read_data(dev, 0xa1, &dev->dig_H1, 1)
 8041602:	2301      	movs	r3, #1
 8041604:	f104 0218 	add.w	r2, r4, #24
 8041608:	21a1      	movs	r1, #161	; 0xa1
 804160a:	4620      	mov	r0, r4
 804160c:	f7ff fee8 	bl	80413e0 <read_data>
 8041610:	2800      	cmp	r0, #0
 8041612:	d16b      	bne.n	80416ec <bmp280_init+0x248>
			&& read_register16(dev, 0xe1, (uint16_t *) &dev->dig_H2)
 8041614:	f104 021a 	add.w	r2, r4, #26
 8041618:	21e1      	movs	r1, #225	; 0xe1
 804161a:	4620      	mov	r0, r4
 804161c:	f7ff fefc 	bl	8041418 <read_register16>
 8041620:	2800      	cmp	r0, #0
 8041622:	d063      	beq.n	80416ec <bmp280_init+0x248>
			&& !read_data(dev, 0xe3, &dev->dig_H3, 1)
 8041624:	2301      	movs	r3, #1
 8041626:	f104 021c 	add.w	r2, r4, #28
 804162a:	21e3      	movs	r1, #227	; 0xe3
 804162c:	4620      	mov	r0, r4
 804162e:	f7ff fed7 	bl	80413e0 <read_data>
 8041632:	2800      	cmp	r0, #0
 8041634:	d15a      	bne.n	80416ec <bmp280_init+0x248>
			&& read_register16(dev, 0xe4, &h4)
 8041636:	aa01      	add	r2, sp, #4
 8041638:	21e4      	movs	r1, #228	; 0xe4
 804163a:	4620      	mov	r0, r4
 804163c:	f7ff feec 	bl	8041418 <read_register16>
 8041640:	2800      	cmp	r0, #0
 8041642:	d053      	beq.n	80416ec <bmp280_init+0x248>
			&& read_register16(dev, 0xe5, &h5)
 8041644:	f10d 0206 	add.w	r2, sp, #6
 8041648:	21e5      	movs	r1, #229	; 0xe5
 804164a:	4620      	mov	r0, r4
 804164c:	f7ff fee4 	bl	8041418 <read_register16>
 8041650:	2800      	cmp	r0, #0
 8041652:	d04b      	beq.n	80416ec <bmp280_init+0x248>
			&& !read_data(dev, 0xe7, (uint8_t *) &dev->dig_H6, 1)) {
 8041654:	2301      	movs	r3, #1
 8041656:	f104 0222 	add.w	r2, r4, #34	; 0x22
 804165a:	21e7      	movs	r1, #231	; 0xe7
 804165c:	4620      	mov	r0, r4
 804165e:	f7ff febf 	bl	80413e0 <read_data>
 8041662:	2800      	cmp	r0, #0
 8041664:	d142      	bne.n	80416ec <bmp280_init+0x248>
		dev->dig_H4 = (h4 & 0x00ff) << 4 | (h4 & 0x0f00) >> 8;
 8041666:	f8bd 2004 	ldrh.w	r2, [sp, #4]
 804166a:	0113      	lsls	r3, r2, #4
 804166c:	f403 637f 	and.w	r3, r3, #4080	; 0xff0
 8041670:	f3c2 2203 	ubfx	r2, r2, #8, #4
 8041674:	4313      	orrs	r3, r2
 8041676:	83e3      	strh	r3, [r4, #30]
		dev->dig_H5 = h5 >> 4;
 8041678:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 804167c:	091b      	lsrs	r3, r3, #4
 804167e:	8423      	strh	r3, [r4, #32]
		refresh_iwdg();
 8041680:	f00e ffc0 	bl	8050604 <refresh_iwdg>
	refresh_iwdg();
 8041684:	f00e ffbe 	bl	8050604 <refresh_iwdg>
	uint8_t config = (params->standby << 5) | (params->filter << 2);
 8041688:	7872      	ldrb	r2, [r6, #1]
 804168a:	7973      	ldrb	r3, [r6, #5]
 804168c:	0092      	lsls	r2, r2, #2
 804168e:	ea42 1243 	orr.w	r2, r2, r3, lsl #5
	if (write_register8(dev, BMP280_REG_CONFIG, config)) {
 8041692:	f002 02fc 	and.w	r2, r2, #252	; 0xfc
 8041696:	21f5      	movs	r1, #245	; 0xf5
 8041698:	4620      	mov	r0, r4
 804169a:	f7ff fedd 	bl	8041458 <write_register8>
 804169e:	4605      	mov	r5, r0
 80416a0:	2800      	cmp	r0, #0
 80416a2:	f47f af06 	bne.w	80414b2 <bmp280_init+0xe>
	refresh_iwdg();
 80416a6:	f00e ffad 	bl	8050604 <refresh_iwdg>
	if (params->mode == BMP280_MODE_FORCED) {
 80416aa:	7833      	ldrb	r3, [r6, #0]
 80416ac:	2b01      	cmp	r3, #1
		params->mode = BMP280_MODE_SLEEP;  // initial mode for forced is sleep
 80416ae:	bf08      	it	eq
 80416b0:	7035      	strbeq	r5, [r6, #0]
	refresh_iwdg();
 80416b2:	f00e ffa7 	bl	8050604 <refresh_iwdg>
			| (params->oversampling_pressure << 2) | (params->mode);
 80416b6:	78b5      	ldrb	r5, [r6, #2]
	uint8_t ctrl = (params->oversampling_temperature << 5)
 80416b8:	78f3      	ldrb	r3, [r6, #3]
			| (params->oversampling_pressure << 2) | (params->mode);
 80416ba:	00ad      	lsls	r5, r5, #2
 80416bc:	ea45 1543 	orr.w	r5, r5, r3, lsl #5
 80416c0:	7833      	ldrb	r3, [r6, #0]
 80416c2:	431d      	orrs	r5, r3
	refresh_iwdg();
 80416c4:	f00e ff9e 	bl	8050604 <refresh_iwdg>
	if (dev->id == BME280_CHIP_ID) {
 80416c8:	f894 3032 	ldrb.w	r3, [r4, #50]	; 0x32
 80416cc:	2b60      	cmp	r3, #96	; 0x60
	uint8_t ctrl = (params->oversampling_temperature << 5)
 80416ce:	b2ed      	uxtb	r5, r5
	if (dev->id == BME280_CHIP_ID) {
 80416d0:	d00f      	beq.n	80416f2 <bmp280_init+0x24e>
	refresh_iwdg();
 80416d2:	f00e ff97 	bl	8050604 <refresh_iwdg>
	if (write_register8(dev, BMP280_REG_CTRL, ctrl)) {
 80416d6:	462a      	mov	r2, r5
 80416d8:	21f4      	movs	r1, #244	; 0xf4
 80416da:	4620      	mov	r0, r4
 80416dc:	f7ff febc 	bl	8041458 <write_register8>
 80416e0:	2800      	cmp	r0, #0
 80416e2:	f47f aee6 	bne.w	80414b2 <bmp280_init+0xe>
	refresh_iwdg();
 80416e6:	f00e ff8d 	bl	8050604 <refresh_iwdg>
	return true;
 80416ea:	e6e3      	b.n	80414b4 <bmp280_init+0x10>
	refresh_iwdg();
 80416ec:	f00e ff8a 	bl	8050604 <refresh_iwdg>
 80416f0:	e6df      	b.n	80414b2 <bmp280_init+0xe>
		if (write_register8(dev, BMP280_REG_CTRL_HUM, ctrl_hum)) {
 80416f2:	7932      	ldrb	r2, [r6, #4]
 80416f4:	21f2      	movs	r1, #242	; 0xf2
 80416f6:	4620      	mov	r0, r4
 80416f8:	f7ff feae 	bl	8041458 <write_register8>
 80416fc:	2800      	cmp	r0, #0
 80416fe:	d0e8      	beq.n	80416d2 <bmp280_init+0x22e>
 8041700:	e6d7      	b.n	80414b2 <bmp280_init+0xe>
 8041702:	bf00      	nop
 8041704:	08052de0 	.word	0x08052de0

08041708 <bmp280_read_fixed>:
	refresh_iwdg();
	return v_x1_u32r >> 12;
}

bool bmp280_read_fixed(BMP280_HandleTypedef *dev, int32_t *temperature, uint32_t *pressure,
		uint32_t *humidity) {
 8041708:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 804170c:	4604      	mov	r4, r0
 804170e:	b08f      	sub	sp, #60	; 0x3c
 8041710:	461d      	mov	r5, r3
 8041712:	460e      	mov	r6, r1
 8041714:	920b      	str	r2, [sp, #44]	; 0x2c
	int32_t adc_pressure;
	int32_t adc_temp;
	uint8_t data[8];
	refresh_iwdg();
 8041716:	f00e ff75 	bl	8050604 <refresh_iwdg>
	// Only the BME280 supports reading the humidity.
	if (dev->id != BME280_CHIP_ID) {
 804171a:	f894 3032 	ldrb.w	r3, [r4, #50]	; 0x32
 804171e:	2b60      	cmp	r3, #96	; 0x60
 8041720:	f000 817c 	beq.w	8041a1c <bmp280_read_fixed+0x314>
		if (humidity)
 8041724:	b10d      	cbz	r5, 804172a <bmp280_read_fixed+0x22>
			*humidity = 0;
 8041726:	2300      	movs	r3, #0
 8041728:	602b      	str	r3, [r5, #0]
		humidity = NULL;
	}
	refresh_iwdg();
 804172a:	f00e ff6b 	bl	8050604 <refresh_iwdg>
		humidity = NULL;
 804172e:	2500      	movs	r5, #0
	// Need to read in one sequence to ensure they match.
	size_t size = humidity ? 8 : 6;
 8041730:	2306      	movs	r3, #6
	if (read_data(dev, 0xf7, data, size)) {
 8041732:	aa0c      	add	r2, sp, #48	; 0x30
 8041734:	21f7      	movs	r1, #247	; 0xf7
 8041736:	4620      	mov	r0, r4
 8041738:	f7ff fe52 	bl	80413e0 <read_data>
 804173c:	9003      	str	r0, [sp, #12]
 804173e:	2800      	cmp	r0, #0
 8041740:	f040 8175 	bne.w	8041a2e <bmp280_read_fixed+0x326>
		return false;
	}
	refresh_iwdg();
 8041744:	f00e ff5e 	bl	8050604 <refresh_iwdg>
	adc_pressure = data[0] << 12 | data[1] << 4 | data[2] >> 4;
 8041748:	f89d 3030 	ldrb.w	r3, [sp, #48]	; 0x30
 804174c:	9305      	str	r3, [sp, #20]
 804174e:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
 8041752:	9306      	str	r3, [sp, #24]
	adc_temp = data[3] << 12 | data[4] << 4 | data[5] >> 4;
 8041754:	f89d 7034 	ldrb.w	r7, [sp, #52]	; 0x34
	adc_pressure = data[0] << 12 | data[1] << 4 | data[2] >> 4;
 8041758:	f89d 3032 	ldrb.w	r3, [sp, #50]	; 0x32
 804175c:	9307      	str	r3, [sp, #28]
	adc_temp = data[3] << 12 | data[4] << 4 | data[5] >> 4;
 804175e:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8041762:	013f      	lsls	r7, r7, #4
 8041764:	ea47 3703 	orr.w	r7, r7, r3, lsl #12
 8041768:	f89d 3035 	ldrb.w	r3, [sp, #53]	; 0x35
 804176c:	ea47 1713 	orr.w	r7, r7, r3, lsr #4
	refresh_iwdg();
 8041770:	f00e ff48 	bl	8050604 <refresh_iwdg>
	refresh_iwdg();
 8041774:	f00e ff46 	bl	8050604 <refresh_iwdg>
	var1 = ((((adc_temp >> 3) - ((int32_t) dev->dig_T1 << 1)))
 8041778:	8823      	ldrh	r3, [r4, #0]
			* (int32_t) dev->dig_T2) >> 11;
 804177a:	f9b4 9002 	ldrsh.w	r9, [r4, #2]
	var1 = ((((adc_temp >> 3) - ((int32_t) dev->dig_T1 << 1)))
 804177e:	005b      	lsls	r3, r3, #1
 8041780:	ebc3 03d7 	rsb	r3, r3, r7, lsr #3
			* (int32_t) dev->dig_T2) >> 11;
 8041784:	fb09 f903 	mul.w	r9, r9, r3
	refresh_iwdg();
 8041788:	f00e ff3c 	bl	8050604 <refresh_iwdg>
	var2 = (((((adc_temp >> 4) - (int32_t) dev->dig_T1)
 804178c:	8823      	ldrh	r3, [r4, #0]
 804178e:	ebc3 1717 	rsb	r7, r3, r7, lsr #4
			* ((adc_temp >> 4) - (int32_t) dev->dig_T1)) >> 12)
 8041792:	437f      	muls	r7, r7
			* (int32_t) dev->dig_T3) >> 14;
 8041794:	f9b4 3004 	ldrsh.w	r3, [r4, #4]
			* ((adc_temp >> 4) - (int32_t) dev->dig_T1)) >> 12)
 8041798:	133f      	asrs	r7, r7, #12
			* (int32_t) dev->dig_T3) >> 14;
 804179a:	435f      	muls	r7, r3
	var1 = ((((adc_temp >> 3) - ((int32_t) dev->dig_T1 << 1)))
 804179c:	ea4f 29e9 	mov.w	r9, r9, asr #11
	var2 = (((((adc_temp >> 4) - (int32_t) dev->dig_T1)
 80417a0:	13bf      	asrs	r7, r7, #14
	refresh_iwdg();
 80417a2:	f00e ff2f 	bl	8050604 <refresh_iwdg>
	*fine_temp = var1 + var2;
 80417a6:	eb09 0307 	add.w	r3, r9, r7
 80417aa:	9304      	str	r3, [sp, #16]
	refresh_iwdg();
 80417ac:	f00e ff2a 	bl	8050604 <refresh_iwdg>
	return (*fine_temp * 5 + 128) >> 8;
 80417b0:	9b04      	ldr	r3, [sp, #16]
 80417b2:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80417b6:	3380      	adds	r3, #128	; 0x80
 80417b8:	121b      	asrs	r3, r3, #8
	int32_t fine_temp;
	*temperature = compensate_temperature(dev, adc_temp, &fine_temp);
 80417ba:	6033      	str	r3, [r6, #0]
	refresh_iwdg();
 80417bc:	f00e ff22 	bl	8050604 <refresh_iwdg>
	refresh_iwdg();
 80417c0:	f00e ff20 	bl	8050604 <refresh_iwdg>
	var1 = (int64_t) fine_temp - 128000;
 80417c4:	9b04      	ldr	r3, [sp, #16]
 80417c6:	f5b3 32fa 	subs.w	r2, r3, #128000	; 0x1f400
 80417ca:	ea4f 7be3 	mov.w	fp, r3, asr #31
 80417ce:	f14b 33ff 	adc.w	r3, fp, #4294967295
 80417d2:	e9cd 2300 	strd	r2, r3, [sp]
	var2 = var1 * var1 * (int64_t) dev->dig_P6;
 80417d6:	e9dd 3200 	ldrd	r3, r2, [sp]
 80417da:	4353      	muls	r3, r2
 80417dc:	9a00      	ldr	r2, [sp, #0]
			+ ((var1 * (int64_t) dev->dig_P2) << 12);
 80417de:	9901      	ldr	r1, [sp, #4]
 80417e0:	9800      	ldr	r0, [sp, #0]
	var2 = var1 * var1 * (int64_t) dev->dig_P6;
 80417e2:	fba2 8902 	umull	r8, r9, r2, r2
 80417e6:	eb09 0943 	add.w	r9, r9, r3, lsl #1
 80417ea:	f9b4 3010 	ldrsh.w	r3, [r4, #16]
			+ ((var1 * (int64_t) dev->dig_P2) << 12);
 80417ee:	f9b4 2008 	ldrsh.w	r2, [r4, #8]
	var2 = var1 * var1 * (int64_t) dev->dig_P6;
 80417f2:	9308      	str	r3, [sp, #32]
	var2 = var2 + ((var1 * (int64_t) dev->dig_P5) << 17);
 80417f4:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
 80417f8:	9309      	str	r3, [sp, #36]	; 0x24
	var2 = var2 + (((int64_t) dev->dig_P4) << 35);
 80417fa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80417fe:	930a      	str	r3, [sp, #40]	; 0x28
			+ ((var1 * (int64_t) dev->dig_P2) << 12);
 8041800:	4351      	muls	r1, r2
 8041802:	17d3      	asrs	r3, r2, #31
 8041804:	fb00 1103 	mla	r1, r0, r3, r1
 8041808:	fba2 2300 	umull	r2, r3, r2, r0
	var1 = ((var1 * var1 * (int64_t) dev->dig_P3) >> 8)
 804180c:	f9b4 000a 	ldrsh.w	r0, [r4, #10]
			+ ((var1 * (int64_t) dev->dig_P2) << 12);
 8041810:	440b      	add	r3, r1
 8041812:	031f      	lsls	r7, r3, #12
	var1 = ((var1 * var1 * (int64_t) dev->dig_P3) >> 8)
 8041814:	17c1      	asrs	r1, r0, #31
 8041816:	fb00 f309 	mul.w	r3, r0, r9
 804181a:	fb08 3301 	mla	r3, r8, r1, r3
 804181e:	fba0 0108 	umull	r0, r1, r0, r8
 8041822:	4419      	add	r1, r3
 8041824:	ea4f 2a10 	mov.w	sl, r0, lsr #8
 8041828:	ea4a 6a01 	orr.w	sl, sl, r1, lsl #24
			+ ((var1 * (int64_t) dev->dig_P2) << 12);
 804182c:	0316      	lsls	r6, r2, #12
	var1 = ((var1 * var1 * (int64_t) dev->dig_P3) >> 8)
 804182e:	ea4f 2b21 	mov.w	fp, r1, asr #8
			+ ((var1 * (int64_t) dev->dig_P2) << 12);
 8041832:	ea47 5712 	orr.w	r7, r7, r2, lsr #20
	var1 = ((var1 * var1 * (int64_t) dev->dig_P3) >> 8)
 8041836:	eb1a 0206 	adds.w	r2, sl, r6
	var1 = (((int64_t) 1 << 47) + var1) * ((int64_t) dev->dig_P1) >> 33;
 804183a:	88e6      	ldrh	r6, [r4, #6]
	var1 = ((var1 * var1 * (int64_t) dev->dig_P3) >> 8)
 804183c:	eb4b 0307 	adc.w	r3, fp, r7
	var1 = (((int64_t) 1 << 47) + var1) * ((int64_t) dev->dig_P1) >> 33;
 8041840:	f112 0a00 	adds.w	sl, r2, #0
 8041844:	f543 4b00 	adc.w	fp, r3, #32768	; 0x8000
 8041848:	fbaa 0106 	umull	r0, r1, sl, r6
 804184c:	fb06 110b 	mla	r1, r6, fp, r1
 8041850:	104b      	asrs	r3, r1, #1
 8041852:	469a      	mov	sl, r3
 8041854:	17cb      	asrs	r3, r1, #31
 8041856:	469b      	mov	fp, r3
	refresh_iwdg();
 8041858:	f00e fed4 	bl	8050604 <refresh_iwdg>
	if (var1 == 0) {
 804185c:	4652      	mov	r2, sl
 804185e:	465b      	mov	r3, fp
 8041860:	4313      	orrs	r3, r2
 8041862:	f000 80e2 	beq.w	8041a2a <bmp280_read_fixed+0x322>
	refresh_iwdg();
 8041866:	f00e fecd 	bl	8050604 <refresh_iwdg>
	var2 = var1 * var1 * (int64_t) dev->dig_P6;
 804186a:	f9bd 6020 	ldrsh.w	r6, [sp, #32]
	var2 = var2 + ((var1 * (int64_t) dev->dig_P5) << 17);
 804186e:	9800      	ldr	r0, [sp, #0]
	var2 = var1 * var1 * (int64_t) dev->dig_P6;
 8041870:	fb06 f309 	mul.w	r3, r6, r9
 8041874:	17f7      	asrs	r7, r6, #31
 8041876:	fb08 3107 	mla	r1, r8, r7, r3
 804187a:	fba6 2308 	umull	r2, r3, r6, r8
 804187e:	440b      	add	r3, r1
	var2 = var2 + ((var1 * (int64_t) dev->dig_P5) << 17);
 8041880:	f9bd 6024 	ldrsh.w	r6, [sp, #36]	; 0x24
 8041884:	9901      	ldr	r1, [sp, #4]
 8041886:	17f7      	asrs	r7, r6, #31
 8041888:	4371      	muls	r1, r6
 804188a:	fb00 1107 	mla	r1, r0, r7, r1
 804188e:	fba6 6700 	umull	r6, r7, r6, r0
 8041892:	440f      	add	r7, r1
 8041894:	ea4f 4846 	mov.w	r8, r6, lsl #17
 8041898:	ea4f 4947 	mov.w	r9, r7, lsl #17
 804189c:	eb18 0002 	adds.w	r0, r8, r2
 80418a0:	ea49 39d6 	orr.w	r9, r9, r6, lsr #15
 80418a4:	eb49 0103 	adc.w	r1, r9, r3
	adc_pressure = data[0] << 12 | data[1] << 4 | data[2] >> 4;
 80418a8:	9b07      	ldr	r3, [sp, #28]
	var2 = var2 + (((int64_t) dev->dig_P4) << 35);
 80418aa:	9e03      	ldr	r6, [sp, #12]
	adc_pressure = data[0] << 12 | data[1] << 4 | data[2] >> 4;
 80418ac:	ea4f 1c13 	mov.w	ip, r3, lsr #4
 80418b0:	9b06      	ldr	r3, [sp, #24]
 80418b2:	ea4c 1c03 	orr.w	ip, ip, r3, lsl #4
 80418b6:	9b05      	ldr	r3, [sp, #20]
 80418b8:	ea4c 3c03 	orr.w	ip, ip, r3, lsl #12
	p = 1048576 - adc_press;
 80418bc:	f5cc 1c80 	rsb	ip, ip, #1048576	; 0x100000
 80418c0:	4662      	mov	r2, ip
 80418c2:	17d3      	asrs	r3, r2, #31
	p = (((p << 31) - var2) * 3125) / var1;
 80418c4:	ea4f 79c3 	mov.w	r9, r3, lsl #31
	var2 = var2 + (((int64_t) dev->dig_P4) << 35);
 80418c8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
	p = (((p << 31) - var2) * 3125) / var1;
 80418ca:	ea4f 78cc 	mov.w	r8, ip, lsl #31
	var2 = var2 + (((int64_t) dev->dig_P4) << 35);
 80418ce:	1832      	adds	r2, r6, r0
 80418d0:	ea4f 07c3 	mov.w	r7, r3, lsl #3
	p = (((p << 31) - var2) * 3125) / var1;
 80418d4:	ea49 095c 	orr.w	r9, r9, ip, lsr #1
	var2 = var2 + (((int64_t) dev->dig_P4) << 35);
 80418d8:	eb47 0301 	adc.w	r3, r7, r1
	p = (((p << 31) - var2) * 3125) / var1;
 80418dc:	ebb8 0602 	subs.w	r6, r8, r2
 80418e0:	eb69 0703 	sbc.w	r7, r9, r3
 80418e4:	f640 4335 	movw	r3, #3125	; 0xc35
 80418e8:	fba6 0103 	umull	r0, r1, r6, r3
 80418ec:	4652      	mov	r2, sl
 80418ee:	fb03 1107 	mla	r1, r3, r7, r1
 80418f2:	465b      	mov	r3, fp
 80418f4:	f7ff fa92 	bl	8040e1c <__aeabi_ldivmod>
 80418f8:	4680      	mov	r8, r0
 80418fa:	4689      	mov	r9, r1
	refresh_iwdg();
 80418fc:	f00e fe82 	bl	8050604 <refresh_iwdg>
	var1 = ((int64_t) dev->dig_P9 * (p >> 13) * (p >> 13)) >> 25;
 8041900:	f9b4 2016 	ldrsh.w	r2, [r4, #22]
 8041904:	ea4f 3169 	mov.w	r1, r9, asr #13
 8041908:	ea4f 3058 	mov.w	r0, r8, lsr #13
 804190c:	ea40 40c9 	orr.w	r0, r0, r9, lsl #19
 8041910:	fb02 fc01 	mul.w	ip, r2, r1
 8041914:	17d3      	asrs	r3, r2, #31
 8041916:	fb00 cc03 	mla	ip, r0, r3, ip
 804191a:	fba2 2300 	umull	r2, r3, r2, r0
 804191e:	4463      	add	r3, ip
 8041920:	4351      	muls	r1, r2
 8041922:	fb00 1103 	mla	r1, r0, r3, r1
 8041926:	fba2 2300 	umull	r2, r3, r2, r0
 804192a:	ea4f 6a52 	mov.w	sl, r2, lsr #25
	var2 = ((int64_t) dev->dig_P8 * p) >> 19;
 804192e:	f9b4 2014 	ldrsh.w	r2, [r4, #20]
	var1 = ((int64_t) dev->dig_P9 * (p >> 13) * (p >> 13)) >> 25;
 8041932:	440b      	add	r3, r1
 8041934:	ea4a 1ac3 	orr.w	sl, sl, r3, lsl #7
	var2 = ((int64_t) dev->dig_P8 * p) >> 19;
 8041938:	fb02 f109 	mul.w	r1, r2, r9
	var1 = ((int64_t) dev->dig_P9 * (p >> 13) * (p >> 13)) >> 25;
 804193c:	ea4f 6b63 	mov.w	fp, r3, asr #25
	var2 = ((int64_t) dev->dig_P8 * p) >> 19;
 8041940:	17d3      	asrs	r3, r2, #31
 8041942:	fb08 1103 	mla	r1, r8, r3, r1
 8041946:	fba2 2308 	umull	r2, r3, r2, r8
 804194a:	440b      	add	r3, r1
 804194c:	0cd1      	lsrs	r1, r2, #19
 804194e:	ea41 3143 	orr.w	r1, r1, r3, lsl #13
 8041952:	14db      	asrs	r3, r3, #19
 8041954:	9301      	str	r3, [sp, #4]
 8041956:	9100      	str	r1, [sp, #0]
	refresh_iwdg();
 8041958:	f00e fe54 	bl	8050604 <refresh_iwdg>
	p = ((p + var1 + var2) >> 8) + ((int64_t) dev->dig_P7 << 4);
 804195c:	eb18 060a 	adds.w	r6, r8, sl
 8041960:	eb49 070b 	adc.w	r7, r9, fp
 8041964:	e9dd 8900 	ldrd	r8, r9, [sp]
 8041968:	eb18 0806 	adds.w	r8, r8, r6
 804196c:	f9b4 6012 	ldrsh.w	r6, [r4, #18]
 8041970:	eb49 0907 	adc.w	r9, r9, r7
 8041974:	ea4f 2318 	mov.w	r3, r8, lsr #8
 8041978:	ea43 6309 	orr.w	r3, r3, r9, lsl #24
 804197c:	0130      	lsls	r0, r6, #4
	return p;
 804197e:	4418      	add	r0, r3
	*pressure = compensate_pressure(dev, adc_pressure, fine_temp);
 8041980:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8041982:	6018      	str	r0, [r3, #0]
	refresh_iwdg();
 8041984:	f00e fe3e 	bl	8050604 <refresh_iwdg>
	if (humidity) {
 8041988:	2d00      	cmp	r5, #0
 804198a:	d045      	beq.n	8041a18 <bmp280_read_fixed+0x310>
		refresh_iwdg();
 804198c:	f00e fe3a 	bl	8050604 <refresh_iwdg>
 8041990:	f8bd 2036 	ldrh.w	r2, [sp, #54]	; 0x36
 8041994:	ba52      	rev16	r2, r2
 8041996:	fa1f f882 	uxth.w	r8, r2
	refresh_iwdg();
 804199a:	f00e fe33 	bl	8050604 <refresh_iwdg>
	v_x1_u32r = fine_temp - (int32_t) 76800;
 804199e:	9b04      	ldr	r3, [sp, #16]
 80419a0:	f5a3 3796 	sub.w	r7, r3, #76800	; 0x12c00
	refresh_iwdg();
 80419a4:	f00e fe2e 	bl	8050604 <refresh_iwdg>
	v_x1_u32r = ((((adc_hum << 14) - ((int32_t) dev->dig_H4 << 20)
 80419a8:	f9b4 601e 	ldrsh.w	r6, [r4, #30]
 80419ac:	0536      	lsls	r6, r6, #20
 80419ae:	ebc6 3288 	rsb	r2, r6, r8, lsl #14
			- ((int32_t) dev->dig_H5 * v_x1_u32r)) + (int32_t) 16384) >> 15)
 80419b2:	f9b4 6020 	ldrsh.w	r6, [r4, #32]
 80419b6:	fb07 2616 	mls	r6, r7, r6, r2
 80419ba:	f506 4680 	add.w	r6, r6, #16384	; 0x4000
 80419be:	13f2      	asrs	r2, r6, #15
					* (((v_x1_u32r * (int32_t) dev->dig_H3) >> 11)
 80419c0:	7f26      	ldrb	r6, [r4, #28]
 80419c2:	437e      	muls	r6, r7
 80419c4:	12f6      	asrs	r6, r6, #11
							+ (int32_t) 32768)) >> 10) + (int32_t) 2097152)
 80419c6:	f506 4300 	add.w	r3, r6, #32768	; 0x8000
			* (((((((v_x1_u32r * (int32_t) dev->dig_H6) >> 10)
 80419ca:	f994 6022 	ldrsb.w	r6, [r4, #34]	; 0x22
 80419ce:	437e      	muls	r6, r7
 80419d0:	12b6      	asrs	r6, r6, #10
					* (((v_x1_u32r * (int32_t) dev->dig_H3) >> 11)
 80419d2:	435e      	muls	r6, r3
							+ (int32_t) 32768)) >> 10) + (int32_t) 2097152)
 80419d4:	12b6      	asrs	r6, r6, #10
 80419d6:	f506 1300 	add.w	r3, r6, #2097152	; 0x200000
					* (int32_t) dev->dig_H2 + 8192) >> 14);
 80419da:	f9b4 601a 	ldrsh.w	r6, [r4, #26]
 80419de:	435e      	muls	r6, r3
 80419e0:	f506 5600 	add.w	r6, r6, #8192	; 0x2000
 80419e4:	13b6      	asrs	r6, r6, #14
	v_x1_u32r = ((((adc_hum << 14) - ((int32_t) dev->dig_H4 << 20)
 80419e6:	4356      	muls	r6, r2
	refresh_iwdg();
 80419e8:	f00e fe0c 	bl	8050604 <refresh_iwdg>
			- (((((v_x1_u32r >> 15) * (v_x1_u32r >> 15)) >> 7)
 80419ec:	13f3      	asrs	r3, r6, #15
					* (int32_t) dev->dig_H1) >> 4);
 80419ee:	7e22      	ldrb	r2, [r4, #24]
			- (((((v_x1_u32r >> 15) * (v_x1_u32r >> 15)) >> 7)
 80419f0:	435b      	muls	r3, r3
 80419f2:	11db      	asrs	r3, r3, #7
					* (int32_t) dev->dig_H1) >> 4);
 80419f4:	4353      	muls	r3, r2
	v_x1_u32r = v_x1_u32r
 80419f6:	eba6 1623 	sub.w	r6, r6, r3, asr #4
	v_x1_u32r = v_x1_u32r < 0 ? 0 : v_x1_u32r;
 80419fa:	ea26 76e6 	bic.w	r6, r6, r6, asr #31
	refresh_iwdg();
 80419fe:	f00e fe01 	bl	8050604 <refresh_iwdg>
	refresh_iwdg();
 8041a02:	f00e fdff 	bl	8050604 <refresh_iwdg>
	refresh_iwdg();
 8041a06:	f00e fdfd 	bl	8050604 <refresh_iwdg>
	v_x1_u32r = v_x1_u32r > 419430400 ? 419430400 : v_x1_u32r;
 8041a0a:	f1b6 5fc8 	cmp.w	r6, #419430400	; 0x19000000
 8041a0e:	bfa8      	it	ge
 8041a10:	f04f 56c8 	movge.w	r6, #419430400	; 0x19000000
	return v_x1_u32r >> 12;
 8041a14:	1336      	asrs	r6, r6, #12
		int32_t adc_humidity = data[6] << 8 | data[7];
		*humidity = compensate_humidity(dev, adc_humidity, fine_temp);
 8041a16:	602e      	str	r6, [r5, #0]
	}

	return true;
 8041a18:	2001      	movs	r0, #1
 8041a1a:	e009      	b.n	8041a30 <bmp280_read_fixed+0x328>
	refresh_iwdg();
 8041a1c:	f00e fdf2 	bl	8050604 <refresh_iwdg>
	size_t size = humidity ? 8 : 6;
 8041a20:	2d00      	cmp	r5, #0
 8041a22:	bf0c      	ite	eq
 8041a24:	2306      	moveq	r3, #6
 8041a26:	2308      	movne	r3, #8
 8041a28:	e683      	b.n	8041732 <bmp280_read_fixed+0x2a>
		return 0;  // avoid exception caused by division by zero
 8041a2a:	9803      	ldr	r0, [sp, #12]
 8041a2c:	e7a8      	b.n	8041980 <bmp280_read_fixed+0x278>
		return false;
 8041a2e:	2000      	movs	r0, #0
}
 8041a30:	b00f      	add	sp, #60	; 0x3c
 8041a32:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	...

08041a38 <bmp280_read_float>:

bool bmp280_read_float(BMP280_HandleTypedef *dev, float *temperature, float *pressure, float *humidity)
{
 8041a38:	b5f0      	push	{r4, r5, r6, r7, lr}
 8041a3a:	461c      	mov	r4, r3
 8041a3c:	b085      	sub	sp, #20
 8041a3e:	4607      	mov	r7, r0
 8041a40:	460e      	mov	r6, r1
 8041a42:	4615      	mov	r5, r2
	refresh_iwdg();
 8041a44:	f00e fdde 	bl	8050604 <refresh_iwdg>
	int32_t fixed_temperature;
	uint32_t fixed_pressure;
	uint32_t fixed_humidity;
	if (bmp280_read_fixed(dev, &fixed_temperature, &fixed_pressure, humidity ? &fixed_humidity : NULL)) {
 8041a48:	b9fc      	cbnz	r4, 8041a8a <bmp280_read_float+0x52>
 8041a4a:	4623      	mov	r3, r4
 8041a4c:	aa02      	add	r2, sp, #8
 8041a4e:	a901      	add	r1, sp, #4
 8041a50:	4638      	mov	r0, r7
 8041a52:	f7ff fe59 	bl	8041708 <bmp280_read_fixed>
 8041a56:	b1b0      	cbz	r0, 8041a86 <bmp280_read_float+0x4e>
		*temperature = (float) fixed_temperature / 100;
 8041a58:	eddd 7a01 	vldr	s15, [sp, #4]
 8041a5c:	eddf 6a0c 	vldr	s13, [pc, #48]	; 8041a90 <bmp280_read_float+0x58>
 8041a60:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8041a64:	ee87 7aa6 	vdiv.f32	s14, s15, s13
		*pressure = (float) fixed_pressure / 256;
 8041a68:	eddd 7a02 	vldr	s15, [sp, #8]
		*temperature = (float) fixed_temperature / 100;
 8041a6c:	ed86 7a00 	vstr	s14, [r6]
		*pressure = (float) fixed_pressure / 256;
 8041a70:	eefb 7acc 	vcvt.f32.u32	s15, s15, #8
 8041a74:	edc5 7a00 	vstr	s15, [r5]
		if (humidity)
 8041a78:	b12c      	cbz	r4, 8041a86 <bmp280_read_float+0x4e>
			*humidity = (float) fixed_humidity / 1024;
 8041a7a:	eddd 7a03 	vldr	s15, [sp, #12]
 8041a7e:	eefb 7acb 	vcvt.f32.u32	s15, s15, #10
 8041a82:	edc4 7a00 	vstr	s15, [r4]
		return true;
	}

	return false;
}
 8041a86:	b005      	add	sp, #20
 8041a88:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (bmp280_read_fixed(dev, &fixed_temperature, &fixed_pressure, humidity ? &fixed_humidity : NULL)) {
 8041a8a:	ab03      	add	r3, sp, #12
 8041a8c:	e7de      	b.n	8041a4c <bmp280_read_float+0x14>
 8041a8e:	bf00      	nop
 8041a90:	42c80000 	.word	0x42c80000

08041a94 <mount_sd_card>:
		index++;
	}
	return index;
}

void mount_sd_card(){
 8041a94:	b508      	push	{r3, lr}
	if(f_mount(&SDFatFS, (const TCHAR *)&SDPath, 1) != FR_OK)
 8041a96:	2201      	movs	r2, #1
 8041a98:	4905      	ldr	r1, [pc, #20]	; (8041ab0 <mount_sd_card+0x1c>)
 8041a9a:	4806      	ldr	r0, [pc, #24]	; (8041ab4 <mount_sd_card+0x20>)
 8041a9c:	f006 fc8a 	bl	80483b4 <f_mount>
 8041aa0:	b120      	cbz	r0, 8041aac <mount_sd_card+0x18>
	  {
		  // TODO Acionar flag ou alerta de ausencia de carto ou erro de montagem
		  PRINT_SD_CARD(PRINTF("Erro ao montar o cartao\r\n");)
 8041aa2:	4805      	ldr	r0, [pc, #20]	; (8041ab8 <mount_sd_card+0x24>)
		 // Error_Handler();
	  }
}
 8041aa4:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		  PRINT_SD_CARD(PRINTF("Erro ao montar o cartao\r\n");)
 8041aa8:	f00c be52 	b.w	804e750 <TraceSend>
}
 8041aac:	bd08      	pop	{r3, pc}
 8041aae:	bf00      	nop
 8041ab0:	20003edd 	.word	0x20003edd
 8041ab4:	20004f14 	.word	0x20004f14
 8041ab8:	08052df3 	.word	0x08052df3

08041abc <mede_mm_chuva>:
{
	memcpy(AppData->Buff,Buffer_to_send,sizeof(Estation_Parameters));
}

void mede_mm_chuva(){
	pluviometer_count++;
 8041abc:	4a04      	ldr	r2, [pc, #16]	; (8041ad0 <mede_mm_chuva+0x14>)
 8041abe:	8813      	ldrh	r3, [r2, #0]
 8041ac0:	3301      	adds	r3, #1
 8041ac2:	8013      	strh	r3, [r2, #0]
	flagsStation.pluviometer=1;
 8041ac4:	4a03      	ldr	r2, [pc, #12]	; (8041ad4 <mede_mm_chuva+0x18>)
 8041ac6:	7813      	ldrb	r3, [r2, #0]
 8041ac8:	f043 0301 	orr.w	r3, r3, #1
 8041acc:	7013      	strb	r3, [r2, #0]
}
 8041ace:	4770      	bx	lr
 8041ad0:	20002480 	.word	0x20002480
 8041ad4:	20003de8 	.word	0x20003de8

08041ad8 <mede_velocidade_vento>:

void mede_velocidade_vento(){
	aux_count_velo++;
 8041ad8:	4a02      	ldr	r2, [pc, #8]	; (8041ae4 <mede_velocidade_vento+0xc>)
 8041ada:	6853      	ldr	r3, [r2, #4]
 8041adc:	3301      	adds	r3, #1
 8041ade:	6053      	str	r3, [r2, #4]
}
 8041ae0:	4770      	bx	lr
 8041ae2:	bf00      	nop
 8041ae4:	20002480 	.word	0x20002480

08041ae8 <enable_bme>:
void enable_bme(void){
 8041ae8:	b508      	push	{r3, lr}
	HAL_GPIO_WritePin(BME_CONTROL_PORT, BME_CONTROL_PIN, GPIO_PIN_SET);
 8041aea:	2180      	movs	r1, #128	; 0x80
 8041aec:	2201      	movs	r2, #1
 8041aee:	480e      	ldr	r0, [pc, #56]	; (8041b28 <enable_bme+0x40>)
 8041af0:	f002 fee4 	bl	80448bc <HAL_GPIO_WritePin>
	HAL_Delay(50);
 8041af4:	2032      	movs	r0, #50	; 0x32
 8041af6:	f00e faa5 	bl	8050044 <HAL_Delay>
	PRINTF("Iniciando BME\r\n");
 8041afa:	480c      	ldr	r0, [pc, #48]	; (8041b2c <enable_bme+0x44>)
 8041afc:	f00c fe28 	bl	804e750 <TraceSend>
	if (!bmp280_init(&bmp280, &bmp280.params)) {
 8041b00:	490b      	ldr	r1, [pc, #44]	; (8041b30 <enable_bme+0x48>)
 8041b02:	f1a1 002c 	sub.w	r0, r1, #44	; 0x2c
 8041b06:	f7ff fccd 	bl	80414a4 <bmp280_init>
 8041b0a:	b938      	cbnz	r0, 8041b1c <enable_bme+0x34>
			PRINTF("Falha no BME\r\n");
 8041b0c:	4809      	ldr	r0, [pc, #36]	; (8041b34 <enable_bme+0x4c>)
 8041b0e:	f00c fe1f 	bl	804e750 <TraceSend>
			flagsStation.bmp_failed=1;
 8041b12:	4a09      	ldr	r2, [pc, #36]	; (8041b38 <enable_bme+0x50>)
 8041b14:	7813      	ldrb	r3, [r2, #0]
 8041b16:	f043 0302 	orr.w	r3, r3, #2
 8041b1a:	7013      	strb	r3, [r2, #0]
	PRINTF("OK\r\n");
 8041b1c:	4807      	ldr	r0, [pc, #28]	; (8041b3c <enable_bme+0x54>)
}
 8041b1e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	PRINTF("OK\r\n");
 8041b22:	f00c be15 	b.w	804e750 <TraceSend>
 8041b26:	bf00      	nop
 8041b28:	40020c00 	.word	0x40020c00
 8041b2c:	08052e23 	.word	0x08052e23
 8041b30:	20003e24 	.word	0x20003e24
 8041b34:	08052e33 	.word	0x08052e33
 8041b38:	20003de8 	.word	0x20003de8
 8041b3c:	08052e42 	.word	0x08052e42

08041b40 <init_station>:
{
 8041b40:	b530      	push	{r4, r5, lr}
	bmp280_init_default_params(&bmp280.params);
 8041b42:	4823      	ldr	r0, [pc, #140]	; (8041bd0 <init_station+0x90>)
	bmp280.addr = BMP280_I2C_ADDRESS_0;
 8041b44:	4c23      	ldr	r4, [pc, #140]	; (8041bd4 <init_station+0x94>)
{
 8041b46:	b087      	sub	sp, #28
	bmp280_init_default_params(&bmp280.params);
 8041b48:	f7ff fca2 	bl	8041490 <bmp280_init_default_params>
	bmp280.addr = BMP280_I2C_ADDRESS_0;
 8041b4c:	2376      	movs	r3, #118	; 0x76
 8041b4e:	84a3      	strh	r3, [r4, #36]	; 0x24
	bmp280.i2c = &hi2c1;
 8041b50:	4b21      	ldr	r3, [pc, #132]	; (8041bd8 <init_station+0x98>)
 8041b52:	62a3      	str	r3, [r4, #40]	; 0x28
	enable_bme();
 8041b54:	f7ff ffc8 	bl	8041ae8 <enable_bme>
	if (!bmp280_init(&bmp280, &bmp280.params)) {
 8041b58:	f104 012c 	add.w	r1, r4, #44	; 0x2c
 8041b5c:	4620      	mov	r0, r4
 8041b5e:	f7ff fca1 	bl	80414a4 <bmp280_init>
 8041b62:	b920      	cbnz	r0, 8041b6e <init_station+0x2e>
		flagsStation.bmp_failed=1;
 8041b64:	4a1d      	ldr	r2, [pc, #116]	; (8041bdc <init_station+0x9c>)
 8041b66:	7813      	ldrb	r3, [r2, #0]
 8041b68:	f043 0302 	orr.w	r3, r3, #2
 8041b6c:	7013      	strb	r3, [r2, #0]
	initStruct.Pull = GPIO_PULLUP;
 8041b6e:	4d1c      	ldr	r5, [pc, #112]	; (8041be0 <init_station+0xa0>)
	GPIO_InitTypeDef initStruct={0};
 8041b70:	2214      	movs	r2, #20
 8041b72:	2100      	movs	r1, #0
 8041b74:	a801      	add	r0, sp, #4
 8041b76:	f00f f9fa 	bl	8050f6e <memset>
	initStruct.Pull = GPIO_PULLUP;
 8041b7a:	2401      	movs	r4, #1
	HW_GPIO_Init(ANEMOMETRO_GPIO_Port, ANEMOMETRO_Pin, &initStruct);
 8041b7c:	aa01      	add	r2, sp, #4
 8041b7e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8041b82:	4818      	ldr	r0, [pc, #96]	; (8041be4 <init_station+0xa4>)
	initStruct.Pull = GPIO_PULLUP;
 8041b84:	e9cd 5402 	strd	r5, r4, [sp, #8]
	HW_GPIO_Init(ANEMOMETRO_GPIO_Port, ANEMOMETRO_Pin, &initStruct);
 8041b88:	f00d f8ce 	bl	804ed28 <HW_GPIO_Init>
	HW_GPIO_SetIrq(ANEMOMETRO_GPIO_Port, ANEMOMETRO_Pin, 0, mede_velocidade_vento);
 8041b8c:	4b16      	ldr	r3, [pc, #88]	; (8041be8 <init_station+0xa8>)
 8041b8e:	4815      	ldr	r0, [pc, #84]	; (8041be4 <init_station+0xa4>)
 8041b90:	2200      	movs	r2, #0
 8041b92:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8041b96:	f00d f921 	bl	804eddc <HW_GPIO_SetIrq>
	initStruct.Pull = GPIO_PULLDOWN;
 8041b9a:	2302      	movs	r3, #2
	HW_GPIO_Init(PLUVIOMETRO_GPIO_Port, PLUVIOMETRO_Pin, &initStruct);
 8041b9c:	aa01      	add	r2, sp, #4
 8041b9e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8041ba2:	4810      	ldr	r0, [pc, #64]	; (8041be4 <init_station+0xa4>)
	initStruct.Pull = GPIO_PULLDOWN;
 8041ba4:	9303      	str	r3, [sp, #12]
	initStruct.Mode = GPIO_MODE_IT_RISING;
 8041ba6:	9502      	str	r5, [sp, #8]
	HW_GPIO_Init(PLUVIOMETRO_GPIO_Port, PLUVIOMETRO_Pin, &initStruct);
 8041ba8:	f00d f8be 	bl	804ed28 <HW_GPIO_Init>
	HW_GPIO_SetIrq(PLUVIOMETRO_GPIO_Port, PLUVIOMETRO_Pin, 0, mede_mm_chuva);
 8041bac:	4b0f      	ldr	r3, [pc, #60]	; (8041bec <init_station+0xac>)
 8041bae:	480d      	ldr	r0, [pc, #52]	; (8041be4 <init_station+0xa4>)
 8041bb0:	2200      	movs	r2, #0
 8041bb2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8041bb6:	f00d f911 	bl	804eddc <HW_GPIO_SetIrq>
	HW_GPIO_Init(BME_CONTROL_PORT, BME_CONTROL_PIN, &initStruct);
 8041bba:	aa01      	add	r2, sp, #4
 8041bbc:	2180      	movs	r1, #128	; 0x80
 8041bbe:	480c      	ldr	r0, [pc, #48]	; (8041bf0 <init_station+0xb0>)
	initStruct.Speed = GPIO_SPEED_MEDIUM;
 8041bc0:	9404      	str	r4, [sp, #16]
	initStruct.Pull = GPIO_PULLUP;
 8041bc2:	e9cd 4402 	strd	r4, r4, [sp, #8]
	HW_GPIO_Init(BME_CONTROL_PORT, BME_CONTROL_PIN, &initStruct);
 8041bc6:	f00d f8af 	bl	804ed28 <HW_GPIO_Init>
}
 8041bca:	b007      	add	sp, #28
 8041bcc:	bd30      	pop	{r4, r5, pc}
 8041bce:	bf00      	nop
 8041bd0:	20003e24 	.word	0x20003e24
 8041bd4:	20003df8 	.word	0x20003df8
 8041bd8:	20005fbc 	.word	0x20005fbc
 8041bdc:	20003de8 	.word	0x20003de8
 8041be0:	10110000 	.word	0x10110000
 8041be4:	40021000 	.word	0x40021000
 8041be8:	08041ad9 	.word	0x08041ad9
 8041bec:	08041abd 	.word	0x08041abd
 8041bf0:	40020c00 	.word	0x40020c00

08041bf4 <turn_off_bme>:
	HAL_GPIO_WritePin(BME_CONTROL_PORT, BME_CONTROL_PIN, GPIO_PIN_RESET);
 8041bf4:	2200      	movs	r2, #0
 8041bf6:	2180      	movs	r1, #128	; 0x80
 8041bf8:	4801      	ldr	r0, [pc, #4]	; (8041c00 <turn_off_bme+0xc>)
 8041bfa:	f002 be5f 	b.w	80448bc <HAL_GPIO_WritePin>
 8041bfe:	bf00      	nop
 8041c00:	40020c00 	.word	0x40020c00

08041c04 <reset_bme>:
void reset_bme(void){
 8041c04:	b508      	push	{r3, lr}
	turn_off_bme();
 8041c06:	f7ff fff5 	bl	8041bf4 <turn_off_bme>
	HAL_Delay(50);
 8041c0a:	2032      	movs	r0, #50	; 0x32
 8041c0c:	f00e fa1a 	bl	8050044 <HAL_Delay>
}
 8041c10:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	enable_bme();
 8041c14:	f7ff bf68 	b.w	8041ae8 <enable_bme>

08041c18 <read_sensors>:
{
 8041c18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8041c1c:	ed2d 8b02 	vpush	{d8}
 8041c20:	b084      	sub	sp, #16
 8041c22:	4604      	mov	r4, r0
	refresh_iwdg();
 8041c24:	f00e fcee 	bl	8050604 <refresh_iwdg>
	PRINTF("Leitura do BME\r\n");
 8041c28:	487b      	ldr	r0, [pc, #492]	; (8041e18 <read_sensors+0x200>)
 8041c2a:	ed9f 8a7c 	vldr	s16, [pc, #496]	; 8041e1c <read_sensors+0x204>
 8041c2e:	f00c fd8f 	bl	804e750 <TraceSend>
	if(!flagsStation.bmp_failed){
 8041c32:	4b7b      	ldr	r3, [pc, #492]	; (8041e20 <read_sensors+0x208>)
 8041c34:	781b      	ldrb	r3, [r3, #0]
 8041c36:	f013 0f02 	tst.w	r3, #2
 8041c3a:	d11a      	bne.n	8041c72 <read_sensors+0x5a>
		if (!bmp280_read_float(&bmp280, &temperature, &pressure, &humidity))
 8041c3c:	4e79      	ldr	r6, [pc, #484]	; (8041e24 <read_sensors+0x20c>)
 8041c3e:	4f7a      	ldr	r7, [pc, #488]	; (8041e28 <read_sensors+0x210>)
 8041c40:	f8df 8224 	ldr.w	r8, [pc, #548]	; 8041e68 <read_sensors+0x250>
 8041c44:	4879      	ldr	r0, [pc, #484]	; (8041e2c <read_sensors+0x214>)
 8041c46:	4633      	mov	r3, r6
 8041c48:	463a      	mov	r2, r7
 8041c4a:	4641      	mov	r1, r8
 8041c4c:	f7ff fef4 	bl	8041a38 <bmp280_read_float>
 8041c50:	4605      	mov	r5, r0
 8041c52:	2800      	cmp	r0, #0
 8041c54:	f040 80b8 	bne.w	8041dc8 <read_sensors+0x1b0>
			PRINTF("Erro na Leitura\r\n");
 8041c58:	4875      	ldr	r0, [pc, #468]	; (8041e30 <read_sensors+0x218>)
 8041c5a:	f00c fd79 	bl	804e750 <TraceSend>
			Parameters->temperatura = 0xFF;
 8041c5e:	f04f 33ff 	mov.w	r3, #4294967295
 8041c62:	7023      	strb	r3, [r4, #0]
 8041c64:	7065      	strb	r5, [r4, #1]
			Parameters->pressao = 0xFF;
 8041c66:	70a3      	strb	r3, [r4, #2]
 8041c68:	70e5      	strb	r5, [r4, #3]
 8041c6a:	7125      	strb	r5, [r4, #4]
 8041c6c:	7165      	strb	r5, [r4, #5]
			Parameters->humidade = 0xFF;
 8041c6e:	71a3      	strb	r3, [r4, #6]
 8041c70:	71e5      	strb	r5, [r4, #7]
	Parameters->pluviometria = ((double)(pluviometer_count/4))*1000;
 8041c72:	4d70      	ldr	r5, [pc, #448]	; (8041e34 <read_sensors+0x21c>)
	refresh_iwdg();
 8041c74:	f00e fcc6 	bl	8050604 <refresh_iwdg>
	PRINTF("Leitura do Pluviometro\r\n");
 8041c78:	486f      	ldr	r0, [pc, #444]	; (8041e38 <read_sensors+0x220>)
 8041c7a:	f00c fd69 	bl	804e750 <TraceSend>
	Parameters->pluviometria = ((double)(pluviometer_count/4))*1000;
 8041c7e:	8828      	ldrh	r0, [r5, #0]
 8041c80:	0880      	lsrs	r0, r0, #2
 8041c82:	f7fe fd7f 	bl	8040784 <__aeabi_i2d>
 8041c86:	2200      	movs	r2, #0
 8041c88:	4b6c      	ldr	r3, [pc, #432]	; (8041e3c <read_sensors+0x224>)
 8041c8a:	f7fe fde5 	bl	8040858 <__aeabi_dmul>
 8041c8e:	f7ff f8a5 	bl	8040ddc <__aeabi_d2uiz>
 8041c92:	8120      	strh	r0, [r4, #8]
	refresh_iwdg();
 8041c94:	f00e fcb6 	bl	8050604 <refresh_iwdg>
	PRINTF("Leitura do Anemometro\r\n");
 8041c98:	4869      	ldr	r0, [pc, #420]	; (8041e40 <read_sensors+0x228>)
 8041c9a:	f00c fd59 	bl	804e750 <TraceSend>
	float RPM = (float)count_velo*60/PERIOD;		// Rotaes por Minuto
 8041c9e:	edd5 7a02 	vldr	s15, [r5, #8]
 8041ca2:	eddf 6a68 	vldr	s13, [pc, #416]	; 8041e44 <read_sensors+0x22c>
 8041ca6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8041caa:	eeb1 6a04 	vmov.f32	s12, #20	; 0x40a00000  5.0
 8041cae:	ee67 7aa6 	vmul.f32	s15, s15, s13
		raw2 = GET_RAW_VOLTAGE(raw);
 8041cb2:	f20f 195c 	addw	r9, pc, #348	; 0x15c
 8041cb6:	e9d9 8900 	ldrd	r8, r9, [r9]
	float RPM = (float)count_velo*60/PERIOD;		// Rotaes por Minuto
 8041cba:	ee87 7a86 	vdiv.f32	s14, s15, s12
    HAL_ADC_ConfigChannel(&hadc2, &adcConf);
 8041cbe:	f04f 0a64 	mov.w	sl, #100	; 0x64
	double tensao_de_posicao = 0;
 8041cc2:	2600      	movs	r6, #0
 8041cc4:	2700      	movs	r7, #0
	float Velo_mps = ((float)4*PI_NUMBER*RADIUS_ANEMOMETER_MM*RPM/60)/1000.0;	// Comprimento da circunferncia em milimetros.
 8041cc6:	eddf 7a60 	vldr	s15, [pc, #384]	; 8041e48 <read_sensors+0x230>
 8041cca:	ee67 7a27 	vmul.f32	s15, s14, s15
 8041cce:	ed9f 7a5f 	vldr	s14, [pc, #380]	; 8041e4c <read_sensors+0x234>
 8041cd2:	ee87 6aa6 	vdiv.f32	s12, s15, s13
 8041cd6:	eec6 7a07 	vdiv.f32	s15, s12, s14
	Parameters->velocidade_vento = Velo_mps*100;
 8041cda:	ee67 7a88 	vmul.f32	s15, s15, s16
 8041cde:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8041ce2:	ee17 3a90 	vmov	r3, s15
 8041ce6:	f8a4 300b 	strh.w	r3, [r4, #11]
	refresh_iwdg();
 8041cea:	f00e fc8b 	bl	8050604 <refresh_iwdg>
	PRINTF("Contador Vento %d\r\n", count_velo);
 8041cee:	68a9      	ldr	r1, [r5, #8]
 8041cf0:	4857      	ldr	r0, [pc, #348]	; (8041e50 <read_sensors+0x238>)
		HAL_ADC_Start(&hadc2);
 8041cf2:	4d58      	ldr	r5, [pc, #352]	; (8041e54 <read_sensors+0x23c>)
	PRINTF("Contador Vento %d\r\n", count_velo);
 8041cf4:	f00c fd2c 	bl	804e750 <TraceSend>
	refresh_iwdg();
 8041cf8:	f00e fc84 	bl	8050604 <refresh_iwdg>
	PRINTF("Leitura da Biruta\r\n");
 8041cfc:	4856      	ldr	r0, [pc, #344]	; (8041e58 <read_sensors+0x240>)
 8041cfe:	f00c fd27 	bl	804e750 <TraceSend>
    adcConf.SamplingTime = ADC_SAMPLETIME_56CYCLES;
 8041d02:	2303      	movs	r3, #3
 8041d04:	2200      	movs	r2, #0
 8041d06:	e9cd 3202 	strd	r3, r2, [sp, #8]
    adcConf.Rank = 1;
 8041d0a:	2107      	movs	r1, #7
 8041d0c:	2301      	movs	r3, #1
 8041d0e:	e9cd 1300 	strd	r1, r3, [sp]
    HAL_ADC_ConfigChannel(&hadc2, &adcConf);
 8041d12:	4850      	ldr	r0, [pc, #320]	; (8041e54 <read_sensors+0x23c>)
 8041d14:	4669      	mov	r1, sp
 8041d16:	f001 ffc1 	bl	8043c9c <HAL_ADC_ConfigChannel>
		refresh_iwdg();
 8041d1a:	f00e fc73 	bl	8050604 <refresh_iwdg>
		HAL_ADC_Start(&hadc2);
 8041d1e:	4628      	mov	r0, r5
 8041d20:	f001 fed4 	bl	8043acc <HAL_ADC_Start>
		HAL_ADC_PollForConversion(&hadc2, HAL_MAX_DELAY);
 8041d24:	f04f 31ff 	mov.w	r1, #4294967295
 8041d28:	4628      	mov	r0, r5
 8041d2a:	f001 ff63 	bl	8043bf4 <HAL_ADC_PollForConversion>
		raw = (double) HAL_ADC_GetValue(&hadc2);
 8041d2e:	4628      	mov	r0, r5
 8041d30:	f001 ffb0 	bl	8043c94 <HAL_ADC_GetValue>
 8041d34:	f7fe fd16 	bl	8040764 <__aeabi_ui2d>
		raw2 = GET_RAW_VOLTAGE(raw);
 8041d38:	4642      	mov	r2, r8
 8041d3a:	464b      	mov	r3, r9
 8041d3c:	f7fe fd8c 	bl	8040858 <__aeabi_dmul>
		tensao_de_posicao += raw2/MAX_READINGS;
 8041d40:	2200      	movs	r2, #0
 8041d42:	4b46      	ldr	r3, [pc, #280]	; (8041e5c <read_sensors+0x244>)
 8041d44:	f7fe feb2 	bl	8040aac <__aeabi_ddiv>
 8041d48:	4602      	mov	r2, r0
 8041d4a:	460b      	mov	r3, r1
 8041d4c:	4630      	mov	r0, r6
 8041d4e:	4639      	mov	r1, r7
 8041d50:	f7fe fbcc 	bl	80404ec <__adddf3>
 8041d54:	4606      	mov	r6, r0
		HAL_ADC_Stop(&hadc2);
 8041d56:	4628      	mov	r0, r5
		tensao_de_posicao += raw2/MAX_READINGS;
 8041d58:	460f      	mov	r7, r1
		HAL_ADC_Stop(&hadc2);
 8041d5a:	f001 ff2d 	bl	8043bb8 <HAL_ADC_Stop>
	for(int i = 0;i<MAX_READINGS;i++)
 8041d5e:	f1ba 0a01 	subs.w	sl, sl, #1
 8041d62:	d1da      	bne.n	8041d1a <read_sensors+0x102>
 8041d64:	f8df 8104 	ldr.w	r8, [pc, #260]	; 8041e6c <read_sensors+0x254>
	for(int i=TOTAL_WIND_POSITION-1; i>=0; i--){
 8041d68:	2507      	movs	r5, #7
		refresh_iwdg();
 8041d6a:	f00e fc4b 	bl	8050604 <refresh_iwdg>
		if (tensao_de_posicao <= MAX_VAL(tensao[i])){
 8041d6e:	f858 0d04 	ldr.w	r0, [r8, #-4]!
 8041d72:	f7fe fd19 	bl	80407a8 <__aeabi_f2d>
 8041d76:	4602      	mov	r2, r0
 8041d78:	460b      	mov	r3, r1
 8041d7a:	4630      	mov	r0, r6
 8041d7c:	4639      	mov	r1, r7
 8041d7e:	f7fe ffe7 	bl	8040d50 <__aeabi_dcmple>
 8041d82:	2800      	cmp	r0, #0
 8041d84:	d03d      	beq.n	8041e02 <read_sensors+0x1ea>
			Parameters->direcao_vento = i;
 8041d86:	72a5      	strb	r5, [r4, #10]
	refresh_iwdg();
 8041d88:	f00e fc3c 	bl	8050604 <refresh_iwdg>
 8041d8c:	4b34      	ldr	r3, [pc, #208]	; (8041e60 <read_sensors+0x248>)
 8041d8e:	f103 020e 	add.w	r2, r3, #14
 8041d92:	1d99      	adds	r1, r3, #6
		char temp = Buffer_to_send[j];
 8041d94:	f813 0f01 	ldrb.w	r0, [r3, #1]!
		Buffer_to_send[j] = Buffer_to_send[i];
 8041d98:	f812 5d01 	ldrb.w	r5, [r2, #-1]!
 8041d9c:	701d      	strb	r5, [r3, #0]
	for(int k = i/2;k>0;k--)
 8041d9e:	4299      	cmp	r1, r3
		Buffer_to_send[i] = temp;
 8041da0:	7010      	strb	r0, [r2, #0]
	for(int k = i/2;k>0;k--)
 8041da2:	d1f7      	bne.n	8041d94 <read_sensors+0x17c>
	refresh_iwdg();
 8041da4:	f00e fc2e 	bl	8050604 <refresh_iwdg>
	memcpy(Buffer_to_send,Parameters,sizeof(Estation_Parameters));
 8041da8:	4b2e      	ldr	r3, [pc, #184]	; (8041e64 <read_sensors+0x24c>)
 8041daa:	f104 020c 	add.w	r2, r4, #12
 8041dae:	f854 1b04 	ldr.w	r1, [r4], #4
 8041db2:	f843 1b04 	str.w	r1, [r3], #4
 8041db6:	4294      	cmp	r4, r2
 8041db8:	d1f9      	bne.n	8041dae <read_sensors+0x196>
 8041dba:	7822      	ldrb	r2, [r4, #0]
 8041dbc:	701a      	strb	r2, [r3, #0]
}
 8041dbe:	b004      	add	sp, #16
 8041dc0:	ecbd 8b02 	vpop	{d8}
 8041dc4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		Parameters->temperatura = (float)temperature*100;
 8041dc8:	edd8 7a00 	vldr	s15, [r8]
 8041dcc:	ee67 7a88 	vmul.f32	s15, s15, s16
 8041dd0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8041dd4:	ee17 3a90 	vmov	r3, s15
		Parameters->pressao = (float)pressure*100;
 8041dd8:	edd7 7a00 	vldr	s15, [r7]
		Parameters->temperatura = (float)temperature*100;
 8041ddc:	8023      	strh	r3, [r4, #0]
		Parameters->pressao = (float)pressure*100;
 8041dde:	ee67 7a88 	vmul.f32	s15, s15, s16
 8041de2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8041de6:	ee17 3a90 	vmov	r3, s15
		Parameters->humidade = (float)humidity*100;
 8041dea:	edd6 7a00 	vldr	s15, [r6]
		Parameters->pressao = (float)pressure*100;
 8041dee:	f8c4 3002 	str.w	r3, [r4, #2]
		Parameters->humidade = (float)humidity*100;
 8041df2:	ee67 7a88 	vmul.f32	s15, s15, s16
 8041df6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8041dfa:	ee17 3a90 	vmov	r3, s15
 8041dfe:	80e3      	strh	r3, [r4, #6]
 8041e00:	e737      	b.n	8041c72 <read_sensors+0x5a>
	for(int i=TOTAL_WIND_POSITION-1; i>=0; i--){
 8041e02:	f115 35ff 	adds.w	r5, r5, #4294967295
 8041e06:	d2b0      	bcs.n	8041d6a <read_sensors+0x152>
 8041e08:	e7be      	b.n	8041d88 <read_sensors+0x170>
 8041e0a:	bf00      	nop
 8041e0c:	f3af 8000 	nop.w
 8041e10:	70a3d70a 	.word	0x70a3d70a
 8041e14:	3f4a0a3d 	.word	0x3f4a0a3d
 8041e18:	08052e47 	.word	0x08052e47
 8041e1c:	42c80000 	.word	0x42c80000
 8041e20:	20003de8 	.word	0x20003de8
 8041e24:	20003de4 	.word	0x20003de4
 8041e28:	20003de0 	.word	0x20003de0
 8041e2c:	20003df8 	.word	0x20003df8
 8041e30:	08052e58 	.word	0x08052e58
 8041e34:	20002480 	.word	0x20002480
 8041e38:	08052e6a 	.word	0x08052e6a
 8041e3c:	408f4000 	.word	0x408f4000
 8041e40:	08052e83 	.word	0x08052e83
 8041e44:	42700000 	.word	0x42700000
 8041e48:	44e6e836 	.word	0x44e6e836
 8041e4c:	447a0000 	.word	0x447a0000
 8041e50:	08052e9b 	.word	0x08052e9b
 8041e54:	20006250 	.word	0x20006250
 8041e58:	08052eaf 	.word	0x08052eaf
 8041e5c:	40590000 	.word	0x40590000
 8041e60:	200038cc 	.word	0x200038cc
 8041e64:	200038cd 	.word	0x200038cd
 8041e68:	20003ddc 	.word	0x20003ddc
 8041e6c:	080527e0 	.word	0x080527e0

08041e70 <GetFskBandwidthRegValue>:
 *
 * \param [IN] bandwidth Bandwidth value in Hz
 * \retval regValue Bandwidth register value.
 */
static uint8_t GetFskBandwidthRegValue( uint32_t bandwidth )
{
 8041e70:	b510      	push	{r4, lr}
    uint8_t i;

    for( i = 0; i < ( sizeof( FskBandwidths ) / sizeof( FskBandwidth_t ) ) - 1; i++ )
    {
        if( ( bandwidth >= FskBandwidths[i].bandwidth ) && ( bandwidth < FskBandwidths[i + 1].bandwidth ) )
 8041e72:	4909      	ldr	r1, [pc, #36]	; (8041e98 <GetFskBandwidthRegValue+0x28>)
{
 8041e74:	2300      	movs	r3, #0
        if( ( bandwidth >= FskBandwidths[i].bandwidth ) && ( bandwidth < FskBandwidths[i + 1].bandwidth ) )
 8041e76:	f851 4033 	ldr.w	r4, [r1, r3, lsl #3]
 8041e7a:	4284      	cmp	r4, r0
 8041e7c:	ea4f 02c3 	mov.w	r2, r3, lsl #3
 8041e80:	d803      	bhi.n	8041e8a <GetFskBandwidthRegValue+0x1a>
 8041e82:	440a      	add	r2, r1
 8041e84:	6894      	ldr	r4, [r2, #8]
 8041e86:	4284      	cmp	r4, r0
 8041e88:	d803      	bhi.n	8041e92 <GetFskBandwidthRegValue+0x22>
 8041e8a:	3301      	adds	r3, #1
    for( i = 0; i < ( sizeof( FskBandwidths ) / sizeof( FskBandwidth_t ) ) - 1; i++ )
 8041e8c:	2b15      	cmp	r3, #21
 8041e8e:	d1f2      	bne.n	8041e76 <GetFskBandwidthRegValue+0x6>
 8041e90:	e7fe      	b.n	8041e90 <GetFskBandwidthRegValue+0x20>
        {
            return FskBandwidths[i].RegValue;
 8041e92:	7910      	ldrb	r0, [r2, #4]
        }
    }
    // ERROR: Value not found
    while( 1 );
}
 8041e94:	bd10      	pop	{r4, pc}
 8041e96:	bf00      	nop
 8041e98:	080527e0 	.word	0x080527e0

08041e9c <SX1276OnDio4Irq>:
    }
}

void SX1276OnDio4Irq( void* context )
{
    switch( SX1276.Settings.Modem )
 8041e9c:	4b04      	ldr	r3, [pc, #16]	; (8041eb0 <SX1276OnDio4Irq+0x14>)
 8041e9e:	795a      	ldrb	r2, [r3, #5]
 8041ea0:	b92a      	cbnz	r2, 8041eae <SX1276OnDio4Irq+0x12>
    {
    case MODEM_FSK:
        {
            if( SX1276.Settings.FskPacketHandler.PreambleDetected == false )
 8041ea2:	f893 2030 	ldrb.w	r2, [r3, #48]	; 0x30
 8041ea6:	b912      	cbnz	r2, 8041eae <SX1276OnDio4Irq+0x12>
            {
                SX1276.Settings.FskPacketHandler.PreambleDetected = true;
 8041ea8:	2201      	movs	r2, #1
 8041eaa:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
    case MODEM_LORA:
        break;
    default:
        break;
    }
}
 8041eae:	4770      	bx	lr
 8041eb0:	20003e5c 	.word	0x20003e5c

08041eb4 <SX1276BoardInit>:
    LoRaBoardCallbacks =callbacks;
 8041eb4:	4b01      	ldr	r3, [pc, #4]	; (8041ebc <SX1276BoardInit+0x8>)
 8041eb6:	6018      	str	r0, [r3, #0]
}
 8041eb8:	4770      	bx	lr
 8041eba:	bf00      	nop
 8041ebc:	2000248c 	.word	0x2000248c

08041ec0 <SX1276GetStatus>:
}
 8041ec0:	4b01      	ldr	r3, [pc, #4]	; (8041ec8 <SX1276GetStatus+0x8>)
 8041ec2:	7918      	ldrb	r0, [r3, #4]
 8041ec4:	4770      	bx	lr
 8041ec6:	bf00      	nop
 8041ec8:	20003e5c 	.word	0x20003e5c

08041ecc <SX1276Reset>:
{
 8041ecc:	b530      	push	{r4, r5, lr}
    HW_GPIO_Init( RADIO_RESET_PORT, RADIO_RESET_PIN, &initStruct );
 8041ece:	4d12      	ldr	r5, [pc, #72]	; (8041f18 <SX1276Reset+0x4c>)
{
 8041ed0:	b087      	sub	sp, #28
    initStruct.Mode =GPIO_MODE_OUTPUT_PP;
 8041ed2:	2401      	movs	r4, #1
    GPIO_InitTypeDef initStruct = { 0 };
 8041ed4:	2214      	movs	r2, #20
 8041ed6:	2100      	movs	r1, #0
 8041ed8:	a801      	add	r0, sp, #4
 8041eda:	f00f f848 	bl	8050f6e <memset>
    initStruct.Speed = GPIO_SPEED_HIGH;
 8041ede:	2303      	movs	r3, #3
    HW_GPIO_Init( RADIO_RESET_PORT, RADIO_RESET_PIN, &initStruct );
 8041ee0:	aa01      	add	r2, sp, #4
 8041ee2:	4621      	mov	r1, r4
 8041ee4:	4628      	mov	r0, r5
    initStruct.Speed = GPIO_SPEED_HIGH;
 8041ee6:	9304      	str	r3, [sp, #16]
    initStruct.Mode =GPIO_MODE_OUTPUT_PP;
 8041ee8:	9402      	str	r4, [sp, #8]
    HW_GPIO_Init( RADIO_RESET_PORT, RADIO_RESET_PIN, &initStruct );
 8041eea:	f00c ff1d 	bl	804ed28 <HW_GPIO_Init>
    HW_GPIO_Write( RADIO_RESET_PORT, RADIO_RESET_PIN, 0 );
 8041eee:	4621      	mov	r1, r4
 8041ef0:	2200      	movs	r2, #0
 8041ef2:	4628      	mov	r0, r5
 8041ef4:	f00c ff9a 	bl	804ee2c <HW_GPIO_Write>
    DelayMs( 1 );
 8041ef8:	4620      	mov	r0, r4
 8041efa:	f00e f8a3 	bl	8050044 <HAL_Delay>
    initStruct.Mode = GPIO_NOPULL;
 8041efe:	2300      	movs	r3, #0
    HW_GPIO_Init( RADIO_RESET_PORT, RADIO_RESET_PIN, &initStruct );
 8041f00:	aa01      	add	r2, sp, #4
 8041f02:	4621      	mov	r1, r4
 8041f04:	4628      	mov	r0, r5
    initStruct.Mode = GPIO_NOPULL;
 8041f06:	9302      	str	r3, [sp, #8]
    HW_GPIO_Init( RADIO_RESET_PORT, RADIO_RESET_PIN, &initStruct );
 8041f08:	f00c ff0e 	bl	804ed28 <HW_GPIO_Init>
    DelayMs( 6 );
 8041f0c:	2006      	movs	r0, #6
 8041f0e:	f00e f899 	bl	8050044 <HAL_Delay>
}
 8041f12:	b007      	add	sp, #28
 8041f14:	bd30      	pop	{r4, r5, pc}
 8041f16:	bf00      	nop
 8041f18:	40020400 	.word	0x40020400

08041f1c <SX1276WriteBuffer>:
{
 8041f1c:	b570      	push	{r4, r5, r6, lr}
 8041f1e:	4606      	mov	r6, r0
 8041f20:	460c      	mov	r4, r1
 8041f22:	4615      	mov	r5, r2
    HW_GPIO_Write( RADIO_NSS_PORT, RADIO_NSS_PIN, 0 );
 8041f24:	2102      	movs	r1, #2
 8041f26:	2200      	movs	r2, #0
 8041f28:	480b      	ldr	r0, [pc, #44]	; (8041f58 <SX1276WriteBuffer+0x3c>)
 8041f2a:	f00c ff7f 	bl	804ee2c <HW_GPIO_Write>
    HW_SPI_InOut( addr | 0x80 );
 8041f2e:	f046 0080 	orr.w	r0, r6, #128	; 0x80
 8041f32:	f00d fbc3 	bl	804f6bc <HW_SPI_InOut>
 8041f36:	3c01      	subs	r4, #1
 8041f38:	4425      	add	r5, r4
    for( i = 0; i < size; i++ )
 8041f3a:	42ac      	cmp	r4, r5
 8041f3c:	d106      	bne.n	8041f4c <SX1276WriteBuffer+0x30>
    HW_GPIO_Write( RADIO_NSS_PORT, RADIO_NSS_PIN, 1 );
 8041f3e:	2201      	movs	r2, #1
 8041f40:	2102      	movs	r1, #2
 8041f42:	4805      	ldr	r0, [pc, #20]	; (8041f58 <SX1276WriteBuffer+0x3c>)
}
 8041f44:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    HW_GPIO_Write( RADIO_NSS_PORT, RADIO_NSS_PIN, 1 );
 8041f48:	f00c bf70 	b.w	804ee2c <HW_GPIO_Write>
        HW_SPI_InOut( buffer[i] );
 8041f4c:	f814 0f01 	ldrb.w	r0, [r4, #1]!
 8041f50:	f00d fbb4 	bl	804f6bc <HW_SPI_InOut>
 8041f54:	e7f1      	b.n	8041f3a <SX1276WriteBuffer+0x1e>
 8041f56:	bf00      	nop
 8041f58:	40020400 	.word	0x40020400

08041f5c <SX1276Write>:
{
 8041f5c:	b507      	push	{r0, r1, r2, lr}
 8041f5e:	ab02      	add	r3, sp, #8
    SX1276WriteBuffer( addr, &data, 1 );
 8041f60:	2201      	movs	r2, #1
{
 8041f62:	f803 1d01 	strb.w	r1, [r3, #-1]!
    SX1276WriteBuffer( addr, &data, 1 );
 8041f66:	4619      	mov	r1, r3
 8041f68:	f7ff ffd8 	bl	8041f1c <SX1276WriteBuffer>
}
 8041f6c:	b003      	add	sp, #12
 8041f6e:	f85d fb04 	ldr.w	pc, [sp], #4
	...

08041f74 <SX1276SetChannel>:
    SX1276.Settings.Channel = freq;
 8041f74:	4b10      	ldr	r3, [pc, #64]	; (8041fb8 <SX1276SetChannel+0x44>)
{
 8041f76:	b510      	push	{r4, lr}
    SX1276.Settings.Channel = freq;
 8041f78:	6098      	str	r0, [r3, #8]
    SX_FREQ_TO_CHANNEL( channel, freq );
 8041f7a:	f643 5309 	movw	r3, #15625	; 0x3d09
 8041f7e:	f641 6484 	movw	r4, #7812	; 0x1e84
 8041f82:	fbb0 f2f3 	udiv	r2, r0, r3
 8041f86:	fb03 0012 	mls	r0, r3, r2, r0
 8041f8a:	eb04 2400 	add.w	r4, r4, r0, lsl #8
 8041f8e:	fbb4 f4f3 	udiv	r4, r4, r3
 8041f92:	eb04 2402 	add.w	r4, r4, r2, lsl #8
    SX1276Write( REG_FRFMSB, ( uint8_t )( ( channel >> 16 ) & 0xFF ) );
 8041f96:	f3c4 4107 	ubfx	r1, r4, #16, #8
 8041f9a:	2006      	movs	r0, #6
 8041f9c:	f7ff ffde 	bl	8041f5c <SX1276Write>
    SX1276Write( REG_FRFMID, ( uint8_t )( ( channel >> 8 ) & 0xFF ) );
 8041fa0:	f3c4 2107 	ubfx	r1, r4, #8, #8
 8041fa4:	2007      	movs	r0, #7
 8041fa6:	f7ff ffd9 	bl	8041f5c <SX1276Write>
    SX1276Write( REG_FRFLSB, ( uint8_t )( channel & 0xFF ) );
 8041faa:	b2e1      	uxtb	r1, r4
 8041fac:	2008      	movs	r0, #8
}
 8041fae:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    SX1276Write( REG_FRFLSB, ( uint8_t )( channel & 0xFF ) );
 8041fb2:	f7ff bfd3 	b.w	8041f5c <SX1276Write>
 8041fb6:	bf00      	nop
 8041fb8:	20003e5c 	.word	0x20003e5c

08041fbc <SX1276ReadBuffer>:
{
 8041fbc:	b570      	push	{r4, r5, r6, lr}
 8041fbe:	4606      	mov	r6, r0
 8041fc0:	460c      	mov	r4, r1
 8041fc2:	4615      	mov	r5, r2
    HW_GPIO_Write( RADIO_NSS_PORT, RADIO_NSS_PIN, 0 );
 8041fc4:	2102      	movs	r1, #2
 8041fc6:	2200      	movs	r2, #0
 8041fc8:	480b      	ldr	r0, [pc, #44]	; (8041ff8 <SX1276ReadBuffer+0x3c>)
 8041fca:	f00c ff2f 	bl	804ee2c <HW_GPIO_Write>
    HW_SPI_InOut( addr & 0x7F );
 8041fce:	f006 007f 	and.w	r0, r6, #127	; 0x7f
 8041fd2:	f00d fb73 	bl	804f6bc <HW_SPI_InOut>
 8041fd6:	3c01      	subs	r4, #1
 8041fd8:	4425      	add	r5, r4
    for( i = 0; i < size; i++ )
 8041fda:	42ac      	cmp	r4, r5
 8041fdc:	d106      	bne.n	8041fec <SX1276ReadBuffer+0x30>
    HW_GPIO_Write( RADIO_NSS_PORT, RADIO_NSS_PIN, 1 );
 8041fde:	2201      	movs	r2, #1
 8041fe0:	2102      	movs	r1, #2
 8041fe2:	4805      	ldr	r0, [pc, #20]	; (8041ff8 <SX1276ReadBuffer+0x3c>)
}
 8041fe4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    HW_GPIO_Write( RADIO_NSS_PORT, RADIO_NSS_PIN, 1 );
 8041fe8:	f00c bf20 	b.w	804ee2c <HW_GPIO_Write>
        buffer[i] = HW_SPI_InOut( 0 );
 8041fec:	2000      	movs	r0, #0
 8041fee:	f00d fb65 	bl	804f6bc <HW_SPI_InOut>
 8041ff2:	f804 0f01 	strb.w	r0, [r4, #1]!
 8041ff6:	e7f0      	b.n	8041fda <SX1276ReadBuffer+0x1e>
 8041ff8:	40020400 	.word	0x40020400

08041ffc <SX1276Read>:
{
 8041ffc:	b507      	push	{r0, r1, r2, lr}
    SX1276ReadBuffer( addr, &data, 1 );
 8041ffe:	2201      	movs	r2, #1
 8042000:	f10d 0107 	add.w	r1, sp, #7
 8042004:	f7ff ffda 	bl	8041fbc <SX1276ReadBuffer>
}
 8042008:	f89d 0007 	ldrb.w	r0, [sp, #7]
 804200c:	b003      	add	sp, #12
 804200e:	f85d fb04 	ldr.w	pc, [sp], #4
	...

08042014 <RxChainCalibration>:
{
 8042014:	b538      	push	{r3, r4, r5, lr}
    regPaConfigInitVal = SX1276Read( REG_PACONFIG );
 8042016:	2009      	movs	r0, #9
 8042018:	f7ff fff0 	bl	8041ffc <SX1276Read>
 804201c:	4605      	mov	r5, r0
    channel = ( ( ( uint32_t )SX1276Read( REG_FRFMSB ) << 16 ) |
 804201e:	2006      	movs	r0, #6
 8042020:	f7ff ffec 	bl	8041ffc <SX1276Read>
 8042024:	4604      	mov	r4, r0
                ( ( uint32_t )SX1276Read( REG_FRFMID ) << 8 ) |
 8042026:	2007      	movs	r0, #7
 8042028:	f7ff ffe8 	bl	8041ffc <SX1276Read>
 804202c:	0200      	lsls	r0, r0, #8
    channel = ( ( ( uint32_t )SX1276Read( REG_FRFMSB ) << 16 ) |
 804202e:	ea40 4404 	orr.w	r4, r0, r4, lsl #16
                ( ( uint32_t )SX1276Read( REG_FRFLSB ) ) );
 8042032:	2008      	movs	r0, #8
 8042034:	f7ff ffe2 	bl	8041ffc <SX1276Read>
    channel = ( ( ( uint32_t )SX1276Read( REG_FRFMSB ) << 16 ) |
 8042038:	4320      	orrs	r0, r4
    SX_CHANNEL_TO_FREQ(channel, initialFreq);
 804203a:	f643 5309 	movw	r3, #15625	; 0x3d09
 804203e:	b2c4      	uxtb	r4, r0
 8042040:	435c      	muls	r4, r3
 8042042:	0a00      	lsrs	r0, r0, #8
 8042044:	4358      	muls	r0, r3
 8042046:	3480      	adds	r4, #128	; 0x80
    SX1276Write( REG_PACONFIG, 0x00 );
 8042048:	2100      	movs	r1, #0
    SX_CHANNEL_TO_FREQ(channel, initialFreq);
 804204a:	eb00 2414 	add.w	r4, r0, r4, lsr #8
    SX1276Write( REG_PACONFIG, 0x00 );
 804204e:	2009      	movs	r0, #9
 8042050:	f7ff ff84 	bl	8041f5c <SX1276Write>
    SX1276Write( REG_IMAGECAL, ( SX1276Read( REG_IMAGECAL ) & RF_IMAGECAL_IMAGECAL_MASK ) | RF_IMAGECAL_IMAGECAL_START );
 8042054:	203b      	movs	r0, #59	; 0x3b
 8042056:	f7ff ffd1 	bl	8041ffc <SX1276Read>
 804205a:	f040 0140 	orr.w	r1, r0, #64	; 0x40
 804205e:	b2c9      	uxtb	r1, r1
 8042060:	203b      	movs	r0, #59	; 0x3b
 8042062:	f7ff ff7b 	bl	8041f5c <SX1276Write>
    while( ( SX1276Read( REG_IMAGECAL ) & RF_IMAGECAL_IMAGECAL_RUNNING ) == RF_IMAGECAL_IMAGECAL_RUNNING )
 8042066:	203b      	movs	r0, #59	; 0x3b
 8042068:	f7ff ffc8 	bl	8041ffc <SX1276Read>
 804206c:	0682      	lsls	r2, r0, #26
 804206e:	d4fa      	bmi.n	8042066 <RxChainCalibration+0x52>
    SX1276SetChannel( 868000000 );
 8042070:	480c      	ldr	r0, [pc, #48]	; (80420a4 <RxChainCalibration+0x90>)
 8042072:	f7ff ff7f 	bl	8041f74 <SX1276SetChannel>
    SX1276Write( REG_IMAGECAL, ( SX1276Read( REG_IMAGECAL ) & RF_IMAGECAL_IMAGECAL_MASK ) | RF_IMAGECAL_IMAGECAL_START );
 8042076:	203b      	movs	r0, #59	; 0x3b
 8042078:	f7ff ffc0 	bl	8041ffc <SX1276Read>
 804207c:	f040 0140 	orr.w	r1, r0, #64	; 0x40
 8042080:	b2c9      	uxtb	r1, r1
 8042082:	203b      	movs	r0, #59	; 0x3b
 8042084:	f7ff ff6a 	bl	8041f5c <SX1276Write>
    while( ( SX1276Read( REG_IMAGECAL ) & RF_IMAGECAL_IMAGECAL_RUNNING ) == RF_IMAGECAL_IMAGECAL_RUNNING )
 8042088:	203b      	movs	r0, #59	; 0x3b
 804208a:	f7ff ffb7 	bl	8041ffc <SX1276Read>
 804208e:	0683      	lsls	r3, r0, #26
 8042090:	d4fa      	bmi.n	8042088 <RxChainCalibration+0x74>
    SX1276Write( REG_PACONFIG, regPaConfigInitVal );
 8042092:	4629      	mov	r1, r5
 8042094:	2009      	movs	r0, #9
 8042096:	f7ff ff61 	bl	8041f5c <SX1276Write>
    SX1276SetChannel( initialFreq );
 804209a:	4620      	mov	r0, r4
}
 804209c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    SX1276SetChannel( initialFreq );
 80420a0:	f7ff bf68 	b.w	8041f74 <SX1276SetChannel>
 80420a4:	33bca100 	.word	0x33bca100

080420a8 <SX1276GetTimeOnAir>:
{
 80420a8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80420ac:	4688      	mov	r8, r1
    switch( modem )
 80420ae:	b118      	cbz	r0, 80420b8 <SX1276GetTimeOnAir+0x10>
 80420b0:	2801      	cmp	r0, #1
 80420b2:	d058      	beq.n	8042166 <SX1276GetTimeOnAir+0xbe>
    uint32_t airTime = 0;
 80420b4:	2000      	movs	r0, #0
    return airTime;
 80420b6:	e04e      	b.n	8042156 <SX1276GetTimeOnAir+0xae>
            airTime = (uint32_t) round( ( 8 * ( SX1276.Settings.Fsk.PreambleLen +
 80420b8:	4c75      	ldr	r4, [pc, #468]	; (8042290 <SX1276GetTimeOnAir+0x1e8>)
                                     ( ( SX1276Read( REG_SYNCCONFIG ) & ~RF_SYNCCONFIG_SYNCSIZE_MASK ) + 1 ) +
 80420ba:	2027      	movs	r0, #39	; 0x27
            airTime = (uint32_t) round( ( 8 * ( SX1276.Settings.Fsk.PreambleLen +
 80420bc:	8c25      	ldrh	r5, [r4, #32]
                                     ( ( SX1276Read( REG_SYNCCONFIG ) & ~RF_SYNCCONFIG_SYNCSIZE_MASK ) + 1 ) +
 80420be:	f7ff ff9d 	bl	8041ffc <SX1276Read>
 80420c2:	f020 00f8 	bic.w	r0, r0, #248	; 0xf8
 80420c6:	3001      	adds	r0, #1
 80420c8:	4428      	add	r0, r5
 80420ca:	f7fe fb5b 	bl	8040784 <__aeabi_i2d>
                                     ( ( SX1276.Settings.Fsk.FixLen == 0x01 ) ? 0.0 : 1.0 ) +
 80420ce:	f894 3022 	ldrb.w	r3, [r4, #34]	; 0x22
 80420d2:	2200      	movs	r2, #0
 80420d4:	2b00      	cmp	r3, #0
 80420d6:	d141      	bne.n	804215c <SX1276GetTimeOnAir+0xb4>
 80420d8:	4b6e      	ldr	r3, [pc, #440]	; (8042294 <SX1276GetTimeOnAir+0x1ec>)
                                     ( ( SX1276Read( REG_SYNCCONFIG ) & ~RF_SYNCCONFIG_SYNCSIZE_MASK ) + 1 ) +
 80420da:	f7fe fa07 	bl	80404ec <__adddf3>
 80420de:	4606      	mov	r6, r0
                                     ( ( ( SX1276Read( REG_PACKETCONFIG1 ) & ~RF_PACKETCONFIG1_ADDRSFILTERING_MASK ) != 0x00 ) ? 1.0 : 0 ) +
 80420e0:	2030      	movs	r0, #48	; 0x30
                                     ( ( SX1276Read( REG_SYNCCONFIG ) & ~RF_SYNCCONFIG_SYNCSIZE_MASK ) + 1 ) +
 80420e2:	460f      	mov	r7, r1
                                     ( ( ( SX1276Read( REG_PACKETCONFIG1 ) & ~RF_PACKETCONFIG1_ADDRSFILTERING_MASK ) != 0x00 ) ? 1.0 : 0 ) +
 80420e4:	f7ff ff8a 	bl	8041ffc <SX1276Read>
 80420e8:	f030 03f9 	bics.w	r3, r0, #249	; 0xf9
 80420ec:	bf0c      	ite	eq
 80420ee:	2300      	moveq	r3, #0
 80420f0:	4b68      	ldrne	r3, [pc, #416]	; (8042294 <SX1276GetTimeOnAir+0x1ec>)
 80420f2:	2200      	movs	r2, #0
                                     ( ( SX1276.Settings.Fsk.FixLen == 0x01 ) ? 0.0 : 1.0 ) +
 80420f4:	4630      	mov	r0, r6
 80420f6:	4639      	mov	r1, r7
 80420f8:	f7fe f9f8 	bl	80404ec <__adddf3>
 80420fc:	4606      	mov	r6, r0
                                     ( ( ( SX1276Read( REG_PACKETCONFIG1 ) & ~RF_PACKETCONFIG1_ADDRSFILTERING_MASK ) != 0x00 ) ? 1.0 : 0 ) +
 80420fe:	4640      	mov	r0, r8
                                     ( ( SX1276.Settings.Fsk.FixLen == 0x01 ) ? 0.0 : 1.0 ) +
 8042100:	460f      	mov	r7, r1
                                     ( ( ( SX1276Read( REG_PACKETCONFIG1 ) & ~RF_PACKETCONFIG1_ADDRSFILTERING_MASK ) != 0x00 ) ? 1.0 : 0 ) +
 8042102:	f7fe fb3f 	bl	8040784 <__aeabi_i2d>
 8042106:	4602      	mov	r2, r0
 8042108:	460b      	mov	r3, r1
 804210a:	4630      	mov	r0, r6
 804210c:	4639      	mov	r1, r7
 804210e:	f7fe f9ed 	bl	80404ec <__adddf3>
                                     ( ( SX1276.Settings.Fsk.CrcOn == 0x01 ) ? 2.0 : 0 ) ) /
 8042112:	f894 3024 	ldrb.w	r3, [r4, #36]	; 0x24
 8042116:	2200      	movs	r2, #0
 8042118:	bb13      	cbnz	r3, 8042160 <SX1276GetTimeOnAir+0xb8>
 804211a:	2300      	movs	r3, #0
                                     pktLen +
 804211c:	f7fe f9e6 	bl	80404ec <__adddf3>
            airTime = (uint32_t) round( ( 8 * ( SX1276.Settings.Fsk.PreambleLen +
 8042120:	2200      	movs	r2, #0
 8042122:	4b5d      	ldr	r3, [pc, #372]	; (8042298 <SX1276GetTimeOnAir+0x1f0>)
 8042124:	f7fe fb98 	bl	8040858 <__aeabi_dmul>
 8042128:	4606      	mov	r6, r0
                                     ( ( SX1276.Settings.Fsk.CrcOn == 0x01 ) ? 2.0 : 0 ) ) /
 804212a:	69e0      	ldr	r0, [r4, #28]
            airTime = (uint32_t) round( ( 8 * ( SX1276.Settings.Fsk.PreambleLen +
 804212c:	460f      	mov	r7, r1
                                     ( ( SX1276.Settings.Fsk.CrcOn == 0x01 ) ? 2.0 : 0 ) ) /
 804212e:	f7fe fb19 	bl	8040764 <__aeabi_ui2d>
 8042132:	4602      	mov	r2, r0
 8042134:	460b      	mov	r3, r1
 8042136:	4630      	mov	r0, r6
 8042138:	4639      	mov	r1, r7
 804213a:	f7fe fcb7 	bl	8040aac <__aeabi_ddiv>
            airTime = (uint32_t) round( ( 8 * ( SX1276.Settings.Fsk.PreambleLen +
 804213e:	2200      	movs	r2, #0
 8042140:	4b56      	ldr	r3, [pc, #344]	; (804229c <SX1276GetTimeOnAir+0x1f4>)
 8042142:	f7fe fb89 	bl	8040858 <__aeabi_dmul>
 8042146:	ec41 0b10 	vmov	d0, r0, r1
 804214a:	f010 faa5 	bl	8052698 <round>
            airTime = (uint32_t) floor( tOnAir * 1000 + 0.999 );
 804214e:	ec51 0b10 	vmov	r0, r1, d0
 8042152:	f7fe fe43 	bl	8040ddc <__aeabi_d2uiz>
}
 8042156:	b003      	add	sp, #12
 8042158:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
                                     ( ( SX1276.Settings.Fsk.FixLen == 0x01 ) ? 0.0 : 1.0 ) +
 804215c:	2300      	movs	r3, #0
 804215e:	e7bc      	b.n	80420da <SX1276GetTimeOnAir+0x32>
                                     ( ( SX1276.Settings.Fsk.CrcOn == 0x01 ) ? 2.0 : 0 ) ) /
 8042160:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8042164:	e7da      	b.n	804211c <SX1276GetTimeOnAir+0x74>
            switch( SX1276.Settings.LoRa.Bandwidth )
 8042166:	4a4a      	ldr	r2, [pc, #296]	; (8042290 <SX1276GetTimeOnAir+0x1e8>)
 8042168:	6c53      	ldr	r3, [r2, #68]	; 0x44
 804216a:	3b07      	subs	r3, #7
 804216c:	2b02      	cmp	r3, #2
 804216e:	4692      	mov	sl, r2
 8042170:	f200 8082 	bhi.w	8042278 <SX1276GetTimeOnAir+0x1d0>
 8042174:	4a4a      	ldr	r2, [pc, #296]	; (80422a0 <SX1276GetTimeOnAir+0x1f8>)
 8042176:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 804217a:	e9d3 452c 	ldrd	r4, r5, [r3, #176]	; 0xb0
            double rs = bw / ( 1 << SX1276.Settings.LoRa.Datarate );
 804217e:	f8da b048 	ldr.w	fp, [sl, #72]	; 0x48
 8042182:	2001      	movs	r0, #1
 8042184:	fa00 f00b 	lsl.w	r0, r0, fp
 8042188:	f7fe fafc 	bl	8040784 <__aeabi_i2d>
 804218c:	4602      	mov	r2, r0
 804218e:	460b      	mov	r3, r1
 8042190:	4620      	mov	r0, r4
 8042192:	4629      	mov	r1, r5
 8042194:	f7fe fc8a 	bl	8040aac <__aeabi_ddiv>
            double ts = 1 / rs;
 8042198:	4602      	mov	r2, r0
 804219a:	460b      	mov	r3, r1
 804219c:	2000      	movs	r0, #0
 804219e:	493d      	ldr	r1, [pc, #244]	; (8042294 <SX1276GetTimeOnAir+0x1ec>)
 80421a0:	f7fe fc84 	bl	8040aac <__aeabi_ddiv>
 80421a4:	4604      	mov	r4, r0
            double tPreamble = ( SX1276.Settings.LoRa.PreambleLen + 4.25 ) * ts;
 80421a6:	f8ba 004e 	ldrh.w	r0, [sl, #78]	; 0x4e
            double ts = 1 / rs;
 80421aa:	460d      	mov	r5, r1
            double tPreamble = ( SX1276.Settings.LoRa.PreambleLen + 4.25 ) * ts;
 80421ac:	f7fe faea 	bl	8040784 <__aeabi_i2d>
 80421b0:	2200      	movs	r2, #0
 80421b2:	4b3c      	ldr	r3, [pc, #240]	; (80422a4 <SX1276GetTimeOnAir+0x1fc>)
 80421b4:	f7fe f99a 	bl	80404ec <__adddf3>
 80421b8:	4622      	mov	r2, r4
 80421ba:	462b      	mov	r3, r5
 80421bc:	f7fe fb4c 	bl	8040858 <__aeabi_dmul>
                                 ( SX1276.Settings.LoRa.FixLen ? 20 : 0 ) ) /
 80421c0:	f89a 3050 	ldrb.w	r3, [sl, #80]	; 0x50
            double tPreamble = ( SX1276.Settings.LoRa.PreambleLen + 4.25 ) * ts;
 80421c4:	4606      	mov	r6, r0
 80421c6:	460f      	mov	r7, r1
                                 28 + 16 * SX1276.Settings.LoRa.CrcOn -
 80421c8:	f89a 0052 	ldrb.w	r0, [sl, #82]	; 0x52
            double tmp = ceil( ( 8 * pktLen - 4 * SX1276.Settings.LoRa.Datarate +
 80421cc:	ea4f 018b 	mov.w	r1, fp, lsl #2
 80421d0:	f1c1 011c 	rsb	r1, r1, #28
                                 ( SX1276.Settings.LoRa.FixLen ? 20 : 0 ) ) /
 80421d4:	2b00      	cmp	r3, #0
 80421d6:	eb01 1100 	add.w	r1, r1, r0, lsl #4
                                 28 + 16 * SX1276.Settings.LoRa.CrcOn -
 80421da:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
                                 ( SX1276.Settings.LoRa.FixLen ? 20 : 0 ) ) /
 80421de:	bf14      	ite	ne
 80421e0:	2014      	movne	r0, #20
 80421e2:	2000      	moveq	r0, #0
            double tmp = ceil( ( 8 * pktLen - 4 * SX1276.Settings.LoRa.Datarate +
 80421e4:	1a08      	subs	r0, r1, r0
 80421e6:	f7fe fabd 	bl	8040764 <__aeabi_ui2d>
                                 ( ( SX1276.Settings.LoRa.LowDatarateOptimize > 0 ) ? 2 : 0 ) ) ) ) *
 80421ea:	f89a 304c 	ldrb.w	r3, [sl, #76]	; 0x4c
 80421ee:	2b00      	cmp	r3, #0
            double tmp = ceil( ( 8 * pktLen - 4 * SX1276.Settings.LoRa.Datarate +
 80421f0:	4680      	mov	r8, r0
                                 ( ( SX1276.Settings.LoRa.LowDatarateOptimize > 0 ) ? 2 : 0 ) ) ) ) *
 80421f2:	bf14      	ite	ne
 80421f4:	2002      	movne	r0, #2
 80421f6:	2000      	moveq	r0, #0
                                 ( double )( 4 * ( SX1276.Settings.LoRa.Datarate -
 80421f8:	ebab 0000 	sub.w	r0, fp, r0
 80421fc:	0080      	lsls	r0, r0, #2
            double tmp = ceil( ( 8 * pktLen - 4 * SX1276.Settings.LoRa.Datarate +
 80421fe:	4689      	mov	r9, r1
                                 ( double )( 4 * ( SX1276.Settings.LoRa.Datarate -
 8042200:	f7fe fab0 	bl	8040764 <__aeabi_ui2d>
            double tmp = ceil( ( 8 * pktLen - 4 * SX1276.Settings.LoRa.Datarate +
 8042204:	4602      	mov	r2, r0
 8042206:	460b      	mov	r3, r1
 8042208:	4640      	mov	r0, r8
 804220a:	4649      	mov	r1, r9
 804220c:	f7fe fc4e 	bl	8040aac <__aeabi_ddiv>
 8042210:	ec41 0b10 	vmov	d0, r0, r1
 8042214:	f010 f93c 	bl	8052490 <ceil>
                                 ( SX1276.Settings.LoRa.Coderate + 4 );
 8042218:	f89a 004d 	ldrb.w	r0, [sl, #77]	; 0x4d
            double tmp = ceil( ( 8 * pktLen - 4 * SX1276.Settings.LoRa.Datarate +
 804221c:	ec53 2b10 	vmov	r2, r3, d0
                                 ( ( SX1276.Settings.LoRa.LowDatarateOptimize > 0 ) ? 2 : 0 ) ) ) ) *
 8042220:	3004      	adds	r0, #4
            double tmp = ceil( ( 8 * pktLen - 4 * SX1276.Settings.LoRa.Datarate +
 8042222:	e9cd 2300 	strd	r2, r3, [sp]
                                 ( ( SX1276.Settings.LoRa.LowDatarateOptimize > 0 ) ? 2 : 0 ) ) ) ) *
 8042226:	f7fe faad 	bl	8040784 <__aeabi_i2d>
            double tmp = ceil( ( 8 * pktLen - 4 * SX1276.Settings.LoRa.Datarate +
 804222a:	e9dd 2300 	ldrd	r2, r3, [sp]
 804222e:	f7fe fb13 	bl	8040858 <__aeabi_dmul>
            double nPayload = 8 + ( ( tmp > 0 ) ? tmp : 0 );
 8042232:	2200      	movs	r2, #0
 8042234:	2300      	movs	r3, #0
            double tmp = ceil( ( 8 * pktLen - 4 * SX1276.Settings.LoRa.Datarate +
 8042236:	4680      	mov	r8, r0
 8042238:	4689      	mov	r9, r1
            double nPayload = 8 + ( ( tmp > 0 ) ? tmp : 0 );
 804223a:	f7fe fd9d 	bl	8040d78 <__aeabi_dcmpgt>
 804223e:	b1f0      	cbz	r0, 804227e <SX1276GetTimeOnAir+0x1d6>
 8042240:	2200      	movs	r2, #0
 8042242:	4b15      	ldr	r3, [pc, #84]	; (8042298 <SX1276GetTimeOnAir+0x1f0>)
 8042244:	4640      	mov	r0, r8
 8042246:	4649      	mov	r1, r9
 8042248:	f7fe f950 	bl	80404ec <__adddf3>
            double tPayload = nPayload * ts;
 804224c:	4622      	mov	r2, r4
 804224e:	462b      	mov	r3, r5
 8042250:	f7fe fb02 	bl	8040858 <__aeabi_dmul>
            double tOnAir = tPreamble + tPayload;
 8042254:	4632      	mov	r2, r6
 8042256:	463b      	mov	r3, r7
 8042258:	f7fe f948 	bl	80404ec <__adddf3>
            airTime = (uint32_t) floor( tOnAir * 1000 + 0.999 );
 804225c:	2200      	movs	r2, #0
 804225e:	4b0f      	ldr	r3, [pc, #60]	; (804229c <SX1276GetTimeOnAir+0x1f4>)
 8042260:	f7fe fafa 	bl	8040858 <__aeabi_dmul>
 8042264:	a308      	add	r3, pc, #32	; (adr r3, 8042288 <SX1276GetTimeOnAir+0x1e0>)
 8042266:	e9d3 2300 	ldrd	r2, r3, [r3]
 804226a:	f7fe f93f 	bl	80404ec <__adddf3>
 804226e:	ec41 0b10 	vmov	d0, r0, r1
 8042272:	f010 f98d 	bl	8052590 <floor>
 8042276:	e76a      	b.n	804214e <SX1276GetTimeOnAir+0xa6>
            switch( SX1276.Settings.LoRa.Bandwidth )
 8042278:	2400      	movs	r4, #0
 804227a:	2500      	movs	r5, #0
 804227c:	e77f      	b.n	804217e <SX1276GetTimeOnAir+0xd6>
            double nPayload = 8 + ( ( tmp > 0 ) ? tmp : 0 );
 804227e:	2000      	movs	r0, #0
 8042280:	4905      	ldr	r1, [pc, #20]	; (8042298 <SX1276GetTimeOnAir+0x1f0>)
 8042282:	e7e3      	b.n	804224c <SX1276GetTimeOnAir+0x1a4>
 8042284:	f3af 8000 	nop.w
 8042288:	d916872b 	.word	0xd916872b
 804228c:	3feff7ce 	.word	0x3feff7ce
 8042290:	20003e5c 	.word	0x20003e5c
 8042294:	3ff00000 	.word	0x3ff00000
 8042298:	40200000 	.word	0x40200000
 804229c:	408f4000 	.word	0x408f4000
 80422a0:	080527e0 	.word	0x080527e0
 80422a4:	40110000 	.word	0x40110000

080422a8 <SX1276ReadRssi>:
{
 80422a8:	b508      	push	{r3, lr}
    switch( modem )
 80422aa:	b120      	cbz	r0, 80422b6 <SX1276ReadRssi+0xe>
 80422ac:	2801      	cmp	r0, #1
 80422ae:	d00a      	beq.n	80422c6 <SX1276ReadRssi+0x1e>
        rssi = -1;
 80422b0:	f04f 30ff 	mov.w	r0, #4294967295
 80422b4:	e006      	b.n	80422c4 <SX1276ReadRssi+0x1c>
        rssi = -( SX1276Read( REG_RSSIVALUE ) >> 1 );
 80422b6:	2011      	movs	r0, #17
 80422b8:	f7ff fea0 	bl	8041ffc <SX1276Read>
 80422bc:	f3c0 0047 	ubfx	r0, r0, #1, #8
 80422c0:	4240      	negs	r0, r0
            rssi = RSSI_OFFSET_LF + SX1276Read( REG_LR_RSSIVALUE );
 80422c2:	b200      	sxth	r0, r0
}
 80422c4:	bd08      	pop	{r3, pc}
        if( SX1276.Settings.Channel > RF_MID_BAND_THRESH )
 80422c6:	4b07      	ldr	r3, [pc, #28]	; (80422e4 <SX1276ReadRssi+0x3c>)
 80422c8:	689a      	ldr	r2, [r3, #8]
 80422ca:	4b07      	ldr	r3, [pc, #28]	; (80422e8 <SX1276ReadRssi+0x40>)
 80422cc:	429a      	cmp	r2, r3
            rssi = RSSI_OFFSET_HF + SX1276Read( REG_LR_RSSIVALUE );
 80422ce:	f04f 001b 	mov.w	r0, #27
        if( SX1276.Settings.Channel > RF_MID_BAND_THRESH )
 80422d2:	d903      	bls.n	80422dc <SX1276ReadRssi+0x34>
            rssi = RSSI_OFFSET_HF + SX1276Read( REG_LR_RSSIVALUE );
 80422d4:	f7ff fe92 	bl	8041ffc <SX1276Read>
 80422d8:	389d      	subs	r0, #157	; 0x9d
 80422da:	e7f2      	b.n	80422c2 <SX1276ReadRssi+0x1a>
            rssi = RSSI_OFFSET_LF + SX1276Read( REG_LR_RSSIVALUE );
 80422dc:	f7ff fe8e 	bl	8041ffc <SX1276Read>
 80422e0:	38a4      	subs	r0, #164	; 0xa4
 80422e2:	e7ee      	b.n	80422c2 <SX1276ReadRssi+0x1a>
 80422e4:	20003e5c 	.word	0x20003e5c
 80422e8:	1f4add40 	.word	0x1f4add40

080422ec <SX1276SetOpMode.part.2>:
void SX1276SetOpMode( uint8_t opMode )
 80422ec:	b510      	push	{r4, lr}
      SX1276Write( REG_OPMODE, ( SX1276Read( REG_OPMODE ) & RF_OPMODE_MASK ) | opMode );
 80422ee:	2001      	movs	r0, #1
 80422f0:	f7ff fe84 	bl	8041ffc <SX1276Read>
      LoRaBoardCallbacks->SX1276BoardSetAntSwLowPower( true );
 80422f4:	4c07      	ldr	r4, [pc, #28]	; (8042314 <SX1276SetOpMode.part.2+0x28>)
      SX1276Write( REG_OPMODE, ( SX1276Read( REG_OPMODE ) & RF_OPMODE_MASK ) | opMode );
 80422f6:	f000 01f8 	and.w	r1, r0, #248	; 0xf8
 80422fa:	2001      	movs	r0, #1
 80422fc:	f7ff fe2e 	bl	8041f5c <SX1276Write>
      LoRaBoardCallbacks->SX1276BoardSetAntSwLowPower( true );
 8042300:	6823      	ldr	r3, [r4, #0]
 8042302:	2001      	movs	r0, #1
 8042304:	691b      	ldr	r3, [r3, #16]
 8042306:	4798      	blx	r3
      LoRaBoardCallbacks->SX1276BoardSetXO( RESET ); 
 8042308:	6823      	ldr	r3, [r4, #0]
 804230a:	2000      	movs	r0, #0
 804230c:	681b      	ldr	r3, [r3, #0]
}
 804230e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      LoRaBoardCallbacks->SX1276BoardSetXO( RESET ); 
 8042312:	4718      	bx	r3
 8042314:	2000248c 	.word	0x2000248c

08042318 <SX1276SetSleep>:
{
 8042318:	b508      	push	{r3, lr}
    TimerStop( &RxTimeoutTimer );
 804231a:	480a      	ldr	r0, [pc, #40]	; (8042344 <SX1276SetSleep+0x2c>)
 804231c:	f00c f98e 	bl	804e63c <TimerStop>
    TimerStop( &TxTimeoutTimer );
 8042320:	4809      	ldr	r0, [pc, #36]	; (8042348 <SX1276SetSleep+0x30>)
 8042322:	f00c f98b 	bl	804e63c <TimerStop>
    TimerStop( &RxTimeoutSyncWord );
 8042326:	4809      	ldr	r0, [pc, #36]	; (804234c <SX1276SetSleep+0x34>)
 8042328:	f00c f988 	bl	804e63c <TimerStop>
 804232c:	f7ff ffde 	bl	80422ec <SX1276SetOpMode.part.2>
    LoRaBoardCallbacks->SX1276BoardSetXO( RESET );
 8042330:	4b07      	ldr	r3, [pc, #28]	; (8042350 <SX1276SetSleep+0x38>)
 8042332:	681b      	ldr	r3, [r3, #0]
 8042334:	2000      	movs	r0, #0
 8042336:	681b      	ldr	r3, [r3, #0]
 8042338:	4798      	blx	r3
    SX1276.Settings.State = RF_IDLE;
 804233a:	4b06      	ldr	r3, [pc, #24]	; (8042354 <SX1276SetSleep+0x3c>)
 804233c:	2200      	movs	r2, #0
 804233e:	711a      	strb	r2, [r3, #4]
}
 8042340:	bd08      	pop	{r3, pc}
 8042342:	bf00      	nop
 8042344:	20003ec4 	.word	0x20003ec4
 8042348:	20003e2c 	.word	0x20003e2c
 804234c:	20003e44 	.word	0x20003e44
 8042350:	2000248c 	.word	0x2000248c
 8042354:	20003e5c 	.word	0x20003e5c

08042358 <SX1276SetOpMode>:
{
 8042358:	b538      	push	{r3, r4, r5, lr}
    if( opMode == RF_OPMODE_SLEEP )
 804235a:	4604      	mov	r4, r0
 804235c:	b918      	cbnz	r0, 8042366 <SX1276SetOpMode+0xe>
}
 804235e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8042362:	f7ff bfc3 	b.w	80422ec <SX1276SetOpMode.part.2>
      LoRaBoardCallbacks->SX1276BoardSetXO( SET ); 
 8042366:	4d0c      	ldr	r5, [pc, #48]	; (8042398 <SX1276SetOpMode+0x40>)
 8042368:	682b      	ldr	r3, [r5, #0]
 804236a:	2001      	movs	r0, #1
 804236c:	681b      	ldr	r3, [r3, #0]
 804236e:	4798      	blx	r3
      LoRaBoardCallbacks->SX1276BoardSetAntSwLowPower( false );
 8042370:	682b      	ldr	r3, [r5, #0]
 8042372:	2000      	movs	r0, #0
 8042374:	691b      	ldr	r3, [r3, #16]
 8042376:	4798      	blx	r3
      LoRaBoardCallbacks->SX1276BoardSetAntSw( opMode );
 8042378:	682b      	ldr	r3, [r5, #0]
 804237a:	4620      	mov	r0, r4
 804237c:	695b      	ldr	r3, [r3, #20]
 804237e:	4798      	blx	r3
      SX1276Write( REG_OPMODE, ( SX1276Read( REG_OPMODE ) & RF_OPMODE_MASK ) | opMode );
 8042380:	2001      	movs	r0, #1
 8042382:	f7ff fe3b 	bl	8041ffc <SX1276Read>
 8042386:	f000 01f8 	and.w	r1, r0, #248	; 0xf8
 804238a:	4321      	orrs	r1, r4
 804238c:	2001      	movs	r0, #1
}
 804238e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
      SX1276Write( REG_OPMODE, ( SX1276Read( REG_OPMODE ) & RF_OPMODE_MASK ) | opMode );
 8042392:	f7ff bde3 	b.w	8041f5c <SX1276Write>
 8042396:	bf00      	nop
 8042398:	2000248c 	.word	0x2000248c

0804239c <SX1276SetStby>:
{
 804239c:	b508      	push	{r3, lr}
    TimerStop( &RxTimeoutTimer );
 804239e:	4808      	ldr	r0, [pc, #32]	; (80423c0 <SX1276SetStby+0x24>)
 80423a0:	f00c f94c 	bl	804e63c <TimerStop>
    TimerStop( &TxTimeoutTimer );
 80423a4:	4807      	ldr	r0, [pc, #28]	; (80423c4 <SX1276SetStby+0x28>)
 80423a6:	f00c f949 	bl	804e63c <TimerStop>
    TimerStop( &RxTimeoutSyncWord );
 80423aa:	4807      	ldr	r0, [pc, #28]	; (80423c8 <SX1276SetStby+0x2c>)
 80423ac:	f00c f946 	bl	804e63c <TimerStop>
    SX1276SetOpMode( RF_OPMODE_STANDBY );
 80423b0:	2001      	movs	r0, #1
 80423b2:	f7ff ffd1 	bl	8042358 <SX1276SetOpMode>
    SX1276.Settings.State = RF_IDLE;
 80423b6:	4b05      	ldr	r3, [pc, #20]	; (80423cc <SX1276SetStby+0x30>)
 80423b8:	2200      	movs	r2, #0
 80423ba:	711a      	strb	r2, [r3, #4]
}
 80423bc:	bd08      	pop	{r3, pc}
 80423be:	bf00      	nop
 80423c0:	20003ec4 	.word	0x20003ec4
 80423c4:	20003e2c 	.word	0x20003e2c
 80423c8:	20003e44 	.word	0x20003e44
 80423cc:	20003e5c 	.word	0x20003e5c

080423d0 <SX1276SetRx>:
{
 80423d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    switch( SX1276.Settings.Modem )
 80423d2:	4c79      	ldr	r4, [pc, #484]	; (80425b8 <SX1276SetRx+0x1e8>)
{
 80423d4:	4607      	mov	r7, r0
    TimerStop( &TxTimeoutTimer );
 80423d6:	4879      	ldr	r0, [pc, #484]	; (80425bc <SX1276SetRx+0x1ec>)
 80423d8:	f00c f930 	bl	804e63c <TimerStop>
    switch( SX1276.Settings.Modem )
 80423dc:	7965      	ldrb	r5, [r4, #5]
 80423de:	b11d      	cbz	r5, 80423e8 <SX1276SetRx+0x18>
 80423e0:	2d01      	cmp	r5, #1
 80423e2:	d044      	beq.n	804246e <SX1276SetRx+0x9e>
    bool rxContinuous = false;
 80423e4:	2600      	movs	r6, #0
 80423e6:	e022      	b.n	804242e <SX1276SetRx+0x5e>
            SX1276Write( REG_DIOMAPPING1, ( SX1276Read( REG_DIOMAPPING1 ) & RF_DIOMAPPING1_DIO0_MASK &
 80423e8:	2040      	movs	r0, #64	; 0x40
            rxContinuous = SX1276.Settings.Fsk.RxContinuous;
 80423ea:	f894 6026 	ldrb.w	r6, [r4, #38]	; 0x26
            SX1276Write( REG_DIOMAPPING1, ( SX1276Read( REG_DIOMAPPING1 ) & RF_DIOMAPPING1_DIO0_MASK &
 80423ee:	f7ff fe05 	bl	8041ffc <SX1276Read>
                                                                            RF_DIOMAPPING1_DIO0_00 |
 80423f2:	f000 0103 	and.w	r1, r0, #3
            SX1276Write( REG_DIOMAPPING1, ( SX1276Read( REG_DIOMAPPING1 ) & RF_DIOMAPPING1_DIO0_MASK &
 80423f6:	f041 010c 	orr.w	r1, r1, #12
 80423fa:	2040      	movs	r0, #64	; 0x40
 80423fc:	f7ff fdae 	bl	8041f5c <SX1276Write>
            SX1276Write( REG_DIOMAPPING2, ( SX1276Read( REG_DIOMAPPING2 ) & RF_DIOMAPPING2_DIO4_MASK &
 8042400:	2041      	movs	r0, #65	; 0x41
 8042402:	f7ff fdfb 	bl	8041ffc <SX1276Read>
 8042406:	f060 013e 	orn	r1, r0, #62	; 0x3e
 804240a:	b2c9      	uxtb	r1, r1
 804240c:	2041      	movs	r0, #65	; 0x41
 804240e:	f7ff fda5 	bl	8041f5c <SX1276Write>
            SX1276.Settings.FskPacketHandler.FifoThresh = SX1276Read( REG_FIFOTHRESH ) & 0x3F;
 8042412:	2035      	movs	r0, #53	; 0x35
 8042414:	f7ff fdf2 	bl	8041ffc <SX1276Read>
 8042418:	f000 003f 	and.w	r0, r0, #63	; 0x3f
 804241c:	f884 003e 	strb.w	r0, [r4, #62]	; 0x3e
            SX1276Write( REG_RXCONFIG, RF_RXCONFIG_AFCAUTO_ON | RF_RXCONFIG_AGCAUTO_ON | RF_RXCONFIG_RXTRIGER_PREAMBLEDETECT );
 8042420:	211e      	movs	r1, #30
 8042422:	200d      	movs	r0, #13
 8042424:	f7ff fd9a 	bl	8041f5c <SX1276Write>
            SX1276.Settings.FskPacketHandler.PreambleDetected = false;
 8042428:	8625      	strh	r5, [r4, #48]	; 0x30
            SX1276.Settings.FskPacketHandler.NbBytes = 0;
 804242a:	87a5      	strh	r5, [r4, #60]	; 0x3c
            SX1276.Settings.FskPacketHandler.Size = 0;
 804242c:	8765      	strh	r5, [r4, #58]	; 0x3a
    memset( RxTxBuffer, 0, ( size_t )RX_BUFFER_SIZE );
 804242e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8042432:	2100      	movs	r1, #0
 8042434:	4862      	ldr	r0, [pc, #392]	; (80425c0 <SX1276SetRx+0x1f0>)
 8042436:	f00e fd9a 	bl	8050f6e <memset>
    SX1276.Settings.State = RF_RX_RUNNING;
 804243a:	2301      	movs	r3, #1
 804243c:	7123      	strb	r3, [r4, #4]
    if( timeout != 0 )
 804243e:	b137      	cbz	r7, 804244e <SX1276SetRx+0x7e>
        TimerSetValue( &RxTimeoutTimer, timeout );
 8042440:	4860      	ldr	r0, [pc, #384]	; (80425c4 <SX1276SetRx+0x1f4>)
 8042442:	4639      	mov	r1, r7
 8042444:	f00c f922 	bl	804e68c <TimerSetValue>
        TimerStart( &RxTimeoutTimer );
 8042448:	485e      	ldr	r0, [pc, #376]	; (80425c4 <SX1276SetRx+0x1f4>)
 804244a:	f00c f885 	bl	804e558 <TimerStart>
    if( SX1276.Settings.Modem == MODEM_FSK )
 804244e:	7963      	ldrb	r3, [r4, #5]
 8042450:	2b00      	cmp	r3, #0
 8042452:	f040 80a9 	bne.w	80425a8 <SX1276SetRx+0x1d8>
        SX1276SetOpMode( RF_OPMODE_RECEIVER );
 8042456:	2005      	movs	r0, #5
 8042458:	f7ff ff7e 	bl	8042358 <SX1276SetOpMode>
        TimerSetValue( &RxTimeoutSyncWord, SX1276.Settings.Fsk.RxSingleTimeout );
 804245c:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 804245e:	485a      	ldr	r0, [pc, #360]	; (80425c8 <SX1276SetRx+0x1f8>)
 8042460:	f00c f914 	bl	804e68c <TimerSetValue>
        TimerStart( &RxTimeoutSyncWord );
 8042464:	4858      	ldr	r0, [pc, #352]	; (80425c8 <SX1276SetRx+0x1f8>)
}
 8042466:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
        TimerStart( &RxTimeoutSyncWord );
 804246a:	f00c b875 	b.w	804e558 <TimerStart>
            if( SX1276.Settings.LoRa.IqInverted == true )
 804246e:	f894 3055 	ldrb.w	r3, [r4, #85]	; 0x55
                SX1276Write( REG_LR_INVERTIQ, ( ( SX1276Read( REG_LR_INVERTIQ ) & RFLR_INVERTIQ_TX_MASK & RFLR_INVERTIQ_RX_MASK ) | RFLR_INVERTIQ_RX_ON | RFLR_INVERTIQ_TX_OFF ) );
 8042472:	2033      	movs	r0, #51	; 0x33
            if( SX1276.Settings.LoRa.IqInverted == true )
 8042474:	b32b      	cbz	r3, 80424c2 <SX1276SetRx+0xf2>
                SX1276Write( REG_LR_INVERTIQ, ( ( SX1276Read( REG_LR_INVERTIQ ) & RFLR_INVERTIQ_TX_MASK & RFLR_INVERTIQ_RX_MASK ) | RFLR_INVERTIQ_RX_ON | RFLR_INVERTIQ_TX_OFF ) );
 8042476:	f7ff fdc1 	bl	8041ffc <SX1276Read>
 804247a:	f040 0141 	orr.w	r1, r0, #65	; 0x41
 804247e:	b2c9      	uxtb	r1, r1
 8042480:	2033      	movs	r0, #51	; 0x33
 8042482:	f7ff fd6b 	bl	8041f5c <SX1276Write>
                SX1276Write( REG_LR_INVERTIQ2, RFLR_INVERTIQ2_ON );
 8042486:	2119      	movs	r1, #25
                SX1276Write( REG_LR_INVERTIQ2, RFLR_INVERTIQ2_OFF );
 8042488:	203b      	movs	r0, #59	; 0x3b
 804248a:	f7ff fd67 	bl	8041f5c <SX1276Write>
            if( SX1276.Settings.LoRa.Bandwidth < 9 )
 804248e:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8042490:	2b08      	cmp	r3, #8
                SX1276Write( REG_LR_DETECTOPTIMIZE, SX1276Read( REG_LR_DETECTOPTIMIZE ) & 0x7F );
 8042492:	f04f 0031 	mov.w	r0, #49	; 0x31
            if( SX1276.Settings.LoRa.Bandwidth < 9 )
 8042496:	d876      	bhi.n	8042586 <SX1276SetRx+0x1b6>
                SX1276Write( REG_LR_DETECTOPTIMIZE, SX1276Read( REG_LR_DETECTOPTIMIZE ) & 0x7F );
 8042498:	f7ff fdb0 	bl	8041ffc <SX1276Read>
 804249c:	f000 017f 	and.w	r1, r0, #127	; 0x7f
 80424a0:	2031      	movs	r0, #49	; 0x31
 80424a2:	f7ff fd5b 	bl	8041f5c <SX1276Write>
                SX1276Write( REG_LR_IFFREQ2, 0x00 );
 80424a6:	2100      	movs	r1, #0
 80424a8:	2030      	movs	r0, #48	; 0x30
 80424aa:	f7ff fd57 	bl	8041f5c <SX1276Write>
                switch( SX1276.Settings.LoRa.Bandwidth )
 80424ae:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80424b0:	2b08      	cmp	r3, #8
 80424b2:	d81b      	bhi.n	80424ec <SX1276SetRx+0x11c>
 80424b4:	e8df f003 	tbb	[pc, r3]
 80424b8:	473e3510 	.word	0x473e3510
 80424bc:	62625950 	.word	0x62625950
 80424c0:	62          	.byte	0x62
 80424c1:	00          	.byte	0x00
                SX1276Write( REG_LR_INVERTIQ, ( ( SX1276Read( REG_LR_INVERTIQ ) & RFLR_INVERTIQ_TX_MASK & RFLR_INVERTIQ_RX_MASK ) | RFLR_INVERTIQ_RX_OFF | RFLR_INVERTIQ_TX_OFF ) );
 80424c2:	f7ff fd9b 	bl	8041ffc <SX1276Read>
 80424c6:	f000 01be 	and.w	r1, r0, #190	; 0xbe
 80424ca:	f041 0101 	orr.w	r1, r1, #1
 80424ce:	2033      	movs	r0, #51	; 0x33
 80424d0:	f7ff fd44 	bl	8041f5c <SX1276Write>
                SX1276Write( REG_LR_INVERTIQ2, RFLR_INVERTIQ2_OFF );
 80424d4:	211d      	movs	r1, #29
 80424d6:	e7d7      	b.n	8042488 <SX1276SetRx+0xb8>
                    SX1276Write( REG_LR_IFFREQ1, 0x48 );
 80424d8:	202f      	movs	r0, #47	; 0x2f
 80424da:	2148      	movs	r1, #72	; 0x48
 80424dc:	f7ff fd3e 	bl	8041f5c <SX1276Write>
                    SX1276SetChannel(SX1276.Settings.Channel + 7810 );
 80424e0:	68a0      	ldr	r0, [r4, #8]
 80424e2:	f500 50f4 	add.w	r0, r0, #7808	; 0x1e80
 80424e6:	3002      	adds	r0, #2
                    SX1276SetChannel(SX1276.Settings.Channel + 41670 );
 80424e8:	f7ff fd44 	bl	8041f74 <SX1276SetChannel>
            if( SX1276.Settings.LoRa.FreqHopOn == true )
 80424ec:	f894 3053 	ldrb.w	r3, [r4, #83]	; 0x53
            rxContinuous = SX1276.Settings.LoRa.RxContinuous;
 80424f0:	f894 6056 	ldrb.w	r6, [r4, #86]	; 0x56
            if( SX1276.Settings.LoRa.FreqHopOn == true )
 80424f4:	2b00      	cmp	r3, #0
 80424f6:	d04d      	beq.n	8042594 <SX1276SetRx+0x1c4>
                SX1276Write( REG_LR_IRQFLAGSMASK, //RFLR_IRQFLAGS_RXTIMEOUT |
 80424f8:	211d      	movs	r1, #29
 80424fa:	2011      	movs	r0, #17
 80424fc:	f7ff fd2e 	bl	8041f5c <SX1276Write>
                SX1276Write( REG_DIOMAPPING1, ( SX1276Read( REG_DIOMAPPING1 ) & RFLR_DIOMAPPING1_DIO0_MASK & RFLR_DIOMAPPING1_DIO2_MASK  ) | RFLR_DIOMAPPING1_DIO0_00 | RFLR_DIOMAPPING1_DIO2_00 );
 8042500:	2040      	movs	r0, #64	; 0x40
 8042502:	f7ff fd7b 	bl	8041ffc <SX1276Read>
 8042506:	f000 0133 	and.w	r1, r0, #51	; 0x33
                SX1276Write( REG_DIOMAPPING1, ( SX1276Read( REG_DIOMAPPING1 ) & RFLR_DIOMAPPING1_DIO0_MASK ) | RFLR_DIOMAPPING1_DIO0_00 );
 804250a:	2040      	movs	r0, #64	; 0x40
 804250c:	f7ff fd26 	bl	8041f5c <SX1276Write>
            SX1276Write( REG_LR_FIFORXBASEADDR, 0 );
 8042510:	2100      	movs	r1, #0
 8042512:	200f      	movs	r0, #15
 8042514:	f7ff fd22 	bl	8041f5c <SX1276Write>
            SX1276Write( REG_LR_FIFOADDRPTR, 0 );
 8042518:	2100      	movs	r1, #0
 804251a:	200d      	movs	r0, #13
 804251c:	f7ff fd1e 	bl	8041f5c <SX1276Write>
        break;
 8042520:	e785      	b.n	804242e <SX1276SetRx+0x5e>
                    SX1276Write( REG_LR_IFFREQ1, 0x44 );
 8042522:	202f      	movs	r0, #47	; 0x2f
 8042524:	2144      	movs	r1, #68	; 0x44
 8042526:	f7ff fd19 	bl	8041f5c <SX1276Write>
                    SX1276SetChannel(SX1276.Settings.Channel + 10420 );
 804252a:	68a0      	ldr	r0, [r4, #8]
 804252c:	f500 5022 	add.w	r0, r0, #10368	; 0x2880
 8042530:	3034      	adds	r0, #52	; 0x34
 8042532:	e7d9      	b.n	80424e8 <SX1276SetRx+0x118>
                    SX1276Write( REG_LR_IFFREQ1, 0x44 );
 8042534:	202f      	movs	r0, #47	; 0x2f
 8042536:	2144      	movs	r1, #68	; 0x44
 8042538:	f7ff fd10 	bl	8041f5c <SX1276Write>
                    SX1276SetChannel(SX1276.Settings.Channel + 15620 );
 804253c:	68a0      	ldr	r0, [r4, #8]
 804253e:	f500 5074 	add.w	r0, r0, #15616	; 0x3d00
 8042542:	3004      	adds	r0, #4
 8042544:	e7d0      	b.n	80424e8 <SX1276SetRx+0x118>
                    SX1276Write( REG_LR_IFFREQ1, 0x44 );
 8042546:	202f      	movs	r0, #47	; 0x2f
 8042548:	2144      	movs	r1, #68	; 0x44
 804254a:	f7ff fd07 	bl	8041f5c <SX1276Write>
                    SX1276SetChannel(SX1276.Settings.Channel + 20830 );
 804254e:	68a0      	ldr	r0, [r4, #8]
 8042550:	f500 40a2 	add.w	r0, r0, #20736	; 0x5100
 8042554:	305e      	adds	r0, #94	; 0x5e
 8042556:	e7c7      	b.n	80424e8 <SX1276SetRx+0x118>
                    SX1276Write( REG_LR_IFFREQ1, 0x44 );
 8042558:	202f      	movs	r0, #47	; 0x2f
 804255a:	2144      	movs	r1, #68	; 0x44
 804255c:	f7ff fcfe 	bl	8041f5c <SX1276Write>
                    SX1276SetChannel(SX1276.Settings.Channel + 31250 );
 8042560:	68a0      	ldr	r0, [r4, #8]
 8042562:	f500 40f4 	add.w	r0, r0, #31232	; 0x7a00
 8042566:	3012      	adds	r0, #18
 8042568:	e7be      	b.n	80424e8 <SX1276SetRx+0x118>
                    SX1276Write( REG_LR_IFFREQ1, 0x44 );
 804256a:	202f      	movs	r0, #47	; 0x2f
 804256c:	2144      	movs	r1, #68	; 0x44
 804256e:	f7ff fcf5 	bl	8041f5c <SX1276Write>
                    SX1276SetChannel(SX1276.Settings.Channel + 41670 );
 8042572:	68a0      	ldr	r0, [r4, #8]
 8042574:	f500 4022 	add.w	r0, r0, #41472	; 0xa200
 8042578:	30c6      	adds	r0, #198	; 0xc6
 804257a:	e7b5      	b.n	80424e8 <SX1276SetRx+0x118>
                    SX1276Write( REG_LR_IFFREQ1, 0x40 );
 804257c:	2140      	movs	r1, #64	; 0x40
 804257e:	202f      	movs	r0, #47	; 0x2f
                SX1276Write( REG_LR_DETECTOPTIMIZE, SX1276Read( REG_LR_DETECTOPTIMIZE ) | 0x80 );
 8042580:	f7ff fcec 	bl	8041f5c <SX1276Write>
 8042584:	e7b2      	b.n	80424ec <SX1276SetRx+0x11c>
 8042586:	f7ff fd39 	bl	8041ffc <SX1276Read>
 804258a:	f060 017f 	orn	r1, r0, #127	; 0x7f
 804258e:	b2c9      	uxtb	r1, r1
 8042590:	2031      	movs	r0, #49	; 0x31
 8042592:	e7f5      	b.n	8042580 <SX1276SetRx+0x1b0>
                SX1276Write( REG_LR_IRQFLAGSMASK, //RFLR_IRQFLAGS_RXTIMEOUT |
 8042594:	211f      	movs	r1, #31
 8042596:	2011      	movs	r0, #17
 8042598:	f7ff fce0 	bl	8041f5c <SX1276Write>
                SX1276Write( REG_DIOMAPPING1, ( SX1276Read( REG_DIOMAPPING1 ) & RFLR_DIOMAPPING1_DIO0_MASK ) | RFLR_DIOMAPPING1_DIO0_00 );
 804259c:	2040      	movs	r0, #64	; 0x40
 804259e:	f7ff fd2d 	bl	8041ffc <SX1276Read>
 80425a2:	f000 013f 	and.w	r1, r0, #63	; 0x3f
 80425a6:	e7b0      	b.n	804250a <SX1276SetRx+0x13a>
        if( rxContinuous == true )
 80425a8:	b126      	cbz	r6, 80425b4 <SX1276SetRx+0x1e4>
            SX1276SetOpMode( RFLR_OPMODE_RECEIVER );
 80425aa:	2005      	movs	r0, #5
}
 80425ac:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
            SX1276SetOpMode( RFLR_OPMODE_RECEIVER_SINGLE );
 80425b0:	f7ff bed2 	b.w	8042358 <SX1276SetOpMode>
 80425b4:	2006      	movs	r0, #6
 80425b6:	e7f9      	b.n	80425ac <SX1276SetRx+0x1dc>
 80425b8:	20003e5c 	.word	0x20003e5c
 80425bc:	20003e2c 	.word	0x20003e2c
 80425c0:	20002490 	.word	0x20002490
 80425c4:	20003ec4 	.word	0x20003ec4
 80425c8:	20003e44 	.word	0x20003e44

080425cc <SX1276SetTx>:
{
 80425cc:	b510      	push	{r4, lr}
 80425ce:	4604      	mov	r4, r0
    TimerStop( &RxTimeoutTimer );
 80425d0:	4825      	ldr	r0, [pc, #148]	; (8042668 <SX1276SetTx+0x9c>)
 80425d2:	f00c f833 	bl	804e63c <TimerStop>
    TimerSetValue( &TxTimeoutTimer, timeout );
 80425d6:	4621      	mov	r1, r4
    switch( SX1276.Settings.Modem )
 80425d8:	4c24      	ldr	r4, [pc, #144]	; (804266c <SX1276SetTx+0xa0>)
    TimerSetValue( &TxTimeoutTimer, timeout );
 80425da:	4825      	ldr	r0, [pc, #148]	; (8042670 <SX1276SetTx+0xa4>)
 80425dc:	f00c f856 	bl	804e68c <TimerSetValue>
    switch( SX1276.Settings.Modem )
 80425e0:	7963      	ldrb	r3, [r4, #5]
 80425e2:	b15b      	cbz	r3, 80425fc <SX1276SetTx+0x30>
 80425e4:	2b01      	cmp	r3, #1
 80425e6:	d023      	beq.n	8042630 <SX1276SetTx+0x64>
    SX1276.Settings.State = RF_TX_RUNNING;
 80425e8:	2302      	movs	r3, #2
    TimerStart( &TxTimeoutTimer );
 80425ea:	4821      	ldr	r0, [pc, #132]	; (8042670 <SX1276SetTx+0xa4>)
    SX1276.Settings.State = RF_TX_RUNNING;
 80425ec:	7123      	strb	r3, [r4, #4]
    TimerStart( &TxTimeoutTimer );
 80425ee:	f00b ffb3 	bl	804e558 <TimerStart>
    SX1276SetOpMode( RF_OPMODE_TRANSMITTER );
 80425f2:	2003      	movs	r0, #3
}
 80425f4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    SX1276SetOpMode( RF_OPMODE_TRANSMITTER );
 80425f8:	f7ff beae 	b.w	8042358 <SX1276SetOpMode>
            SX1276Write( REG_DIOMAPPING1, ( SX1276Read( REG_DIOMAPPING1 ) & RF_DIOMAPPING1_DIO0_MASK &
 80425fc:	2040      	movs	r0, #64	; 0x40
 80425fe:	f7ff fcfd 	bl	8041ffc <SX1276Read>
                                                                            RF_DIOMAPPING1_DIO1_MASK &
 8042602:	f000 0103 	and.w	r1, r0, #3
            SX1276Write( REG_DIOMAPPING1, ( SX1276Read( REG_DIOMAPPING1 ) & RF_DIOMAPPING1_DIO0_MASK &
 8042606:	f041 0110 	orr.w	r1, r1, #16
 804260a:	2040      	movs	r0, #64	; 0x40
 804260c:	f7ff fca6 	bl	8041f5c <SX1276Write>
            SX1276Write( REG_DIOMAPPING2, ( SX1276Read( REG_DIOMAPPING2 ) & RF_DIOMAPPING2_DIO4_MASK &
 8042610:	2041      	movs	r0, #65	; 0x41
 8042612:	f7ff fcf3 	bl	8041ffc <SX1276Read>
 8042616:	f000 013e 	and.w	r1, r0, #62	; 0x3e
 804261a:	2041      	movs	r0, #65	; 0x41
 804261c:	f7ff fc9e 	bl	8041f5c <SX1276Write>
            SX1276.Settings.FskPacketHandler.FifoThresh = SX1276Read( REG_FIFOTHRESH ) & 0x3F;
 8042620:	2035      	movs	r0, #53	; 0x35
 8042622:	f7ff fceb 	bl	8041ffc <SX1276Read>
 8042626:	f000 003f 	and.w	r0, r0, #63	; 0x3f
 804262a:	f884 003e 	strb.w	r0, [r4, #62]	; 0x3e
        break;
 804262e:	e7db      	b.n	80425e8 <SX1276SetTx+0x1c>
            if( SX1276.Settings.LoRa.FreqHopOn == true )
 8042630:	f894 3053 	ldrb.w	r3, [r4, #83]	; 0x53
 8042634:	b173      	cbz	r3, 8042654 <SX1276SetTx+0x88>
                SX1276Write( REG_LR_IRQFLAGSMASK, RFLR_IRQFLAGS_RXTIMEOUT |
 8042636:	21f5      	movs	r1, #245	; 0xf5
 8042638:	2011      	movs	r0, #17
 804263a:	f7ff fc8f 	bl	8041f5c <SX1276Write>
                SX1276Write( REG_DIOMAPPING1, ( SX1276Read( REG_DIOMAPPING1 ) & RFLR_DIOMAPPING1_DIO0_MASK & RFLR_DIOMAPPING1_DIO2_MASK ) | RFLR_DIOMAPPING1_DIO0_01 | RFLR_DIOMAPPING1_DIO2_00 );
 804263e:	2040      	movs	r0, #64	; 0x40
 8042640:	f7ff fcdc 	bl	8041ffc <SX1276Read>
 8042644:	f000 0133 	and.w	r1, r0, #51	; 0x33
                SX1276Write( REG_DIOMAPPING1, ( SX1276Read( REG_DIOMAPPING1 ) & RFLR_DIOMAPPING1_DIO0_MASK ) | RFLR_DIOMAPPING1_DIO0_01 );
 8042648:	f041 0140 	orr.w	r1, r1, #64	; 0x40
 804264c:	2040      	movs	r0, #64	; 0x40
 804264e:	f7ff fc85 	bl	8041f5c <SX1276Write>
 8042652:	e7c9      	b.n	80425e8 <SX1276SetTx+0x1c>
                SX1276Write( REG_LR_IRQFLAGSMASK, RFLR_IRQFLAGS_RXTIMEOUT |
 8042654:	21f7      	movs	r1, #247	; 0xf7
 8042656:	2011      	movs	r0, #17
 8042658:	f7ff fc80 	bl	8041f5c <SX1276Write>
                SX1276Write( REG_DIOMAPPING1, ( SX1276Read( REG_DIOMAPPING1 ) & RFLR_DIOMAPPING1_DIO0_MASK ) | RFLR_DIOMAPPING1_DIO0_01 );
 804265c:	2040      	movs	r0, #64	; 0x40
 804265e:	f7ff fccd 	bl	8041ffc <SX1276Read>
 8042662:	f000 013f 	and.w	r1, r0, #63	; 0x3f
 8042666:	e7ef      	b.n	8042648 <SX1276SetTx+0x7c>
 8042668:	20003ec4 	.word	0x20003ec4
 804266c:	20003e5c 	.word	0x20003e5c
 8042670:	20003e2c 	.word	0x20003e2c

08042674 <SX1276StartCad>:
{
 8042674:	b510      	push	{r4, lr}
    switch( SX1276.Settings.Modem )
 8042676:	4c0c      	ldr	r4, [pc, #48]	; (80426a8 <SX1276StartCad+0x34>)
 8042678:	7963      	ldrb	r3, [r4, #5]
 804267a:	2b01      	cmp	r3, #1
 804267c:	d112      	bne.n	80426a4 <SX1276StartCad+0x30>
            SX1276Write( REG_LR_IRQFLAGSMASK, RFLR_IRQFLAGS_RXTIMEOUT |
 804267e:	21fa      	movs	r1, #250	; 0xfa
 8042680:	2011      	movs	r0, #17
 8042682:	f7ff fc6b 	bl	8041f5c <SX1276Write>
            SX1276Write( REG_DIOMAPPING1, ( SX1276Read( REG_DIOMAPPING1 ) & RFLR_DIOMAPPING1_DIO3_MASK ) | RFLR_DIOMAPPING1_DIO3_00 );
 8042686:	2040      	movs	r0, #64	; 0x40
 8042688:	f7ff fcb8 	bl	8041ffc <SX1276Read>
 804268c:	f000 01fc 	and.w	r1, r0, #252	; 0xfc
 8042690:	2040      	movs	r0, #64	; 0x40
 8042692:	f7ff fc63 	bl	8041f5c <SX1276Write>
            SX1276.Settings.State = RF_CAD;
 8042696:	2303      	movs	r3, #3
 8042698:	7123      	strb	r3, [r4, #4]
            SX1276SetOpMode( RFLR_OPMODE_CAD );
 804269a:	2007      	movs	r0, #7
}
 804269c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
            SX1276SetOpMode( RFLR_OPMODE_CAD );
 80426a0:	f7ff be5a 	b.w	8042358 <SX1276SetOpMode>
}
 80426a4:	bd10      	pop	{r4, pc}
 80426a6:	bf00      	nop
 80426a8:	20003e5c 	.word	0x20003e5c

080426ac <SX1276SetModem>:
{
 80426ac:	b510      	push	{r4, lr}
 80426ae:	4604      	mov	r4, r0
    if( ( SX1276Read( REG_OPMODE ) & RFLR_OPMODE_LONGRANGEMODE_ON ) != 0 )
 80426b0:	2001      	movs	r0, #1
 80426b2:	f7ff fca3 	bl	8041ffc <SX1276Read>
 80426b6:	4b19      	ldr	r3, [pc, #100]	; (804271c <SX1276SetModem+0x70>)
 80426b8:	f010 0f80 	tst.w	r0, #128	; 0x80
        SX1276.Settings.Modem = MODEM_LORA;
 80426bc:	bf14      	ite	ne
 80426be:	2201      	movne	r2, #1
        SX1276.Settings.Modem = MODEM_FSK;
 80426c0:	2200      	moveq	r2, #0
 80426c2:	715a      	strb	r2, [r3, #5]
    if( SX1276.Settings.Modem == modem )
 80426c4:	795a      	ldrb	r2, [r3, #5]
 80426c6:	42a2      	cmp	r2, r4
 80426c8:	d027      	beq.n	804271a <SX1276SetModem+0x6e>
    switch( SX1276.Settings.Modem )
 80426ca:	2c01      	cmp	r4, #1
    SX1276.Settings.Modem = modem;
 80426cc:	715c      	strb	r4, [r3, #5]
    switch( SX1276.Settings.Modem )
 80426ce:	d013      	beq.n	80426f8 <SX1276SetModem+0x4c>
 80426d0:	f7ff fe0c 	bl	80422ec <SX1276SetOpMode.part.2>
        SX1276Write( REG_OPMODE, ( SX1276Read( REG_OPMODE ) & RFLR_OPMODE_LONGRANGEMODE_MASK ) | RFLR_OPMODE_LONGRANGEMODE_OFF );
 80426d4:	2001      	movs	r0, #1
 80426d6:	f7ff fc91 	bl	8041ffc <SX1276Read>
 80426da:	f000 017f 	and.w	r1, r0, #127	; 0x7f
 80426de:	2001      	movs	r0, #1
 80426e0:	f7ff fc3c 	bl	8041f5c <SX1276Write>
        SX1276Write( REG_DIOMAPPING1, 0x00 );
 80426e4:	2100      	movs	r1, #0
 80426e6:	2040      	movs	r0, #64	; 0x40
 80426e8:	f7ff fc38 	bl	8041f5c <SX1276Write>
        SX1276Write( REG_DIOMAPPING2, 0x30 ); // DIO5=ModeReady
 80426ec:	2130      	movs	r1, #48	; 0x30
        SX1276Write( REG_DIOMAPPING2, 0x00 );
 80426ee:	2041      	movs	r0, #65	; 0x41
}
 80426f0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
        SX1276Write( REG_DIOMAPPING2, 0x00 );
 80426f4:	f7ff bc32 	b.w	8041f5c <SX1276Write>
 80426f8:	f7ff fdf8 	bl	80422ec <SX1276SetOpMode.part.2>
        SX1276Write( REG_OPMODE, ( SX1276Read( REG_OPMODE ) & RFLR_OPMODE_LONGRANGEMODE_MASK ) | RFLR_OPMODE_LONGRANGEMODE_ON );
 80426fc:	4620      	mov	r0, r4
 80426fe:	f7ff fc7d 	bl	8041ffc <SX1276Read>
 8042702:	f060 017f 	orn	r1, r0, #127	; 0x7f
 8042706:	b2c9      	uxtb	r1, r1
 8042708:	4620      	mov	r0, r4
 804270a:	f7ff fc27 	bl	8041f5c <SX1276Write>
        SX1276Write( REG_DIOMAPPING1, 0x00 );
 804270e:	2100      	movs	r1, #0
 8042710:	2040      	movs	r0, #64	; 0x40
 8042712:	f7ff fc23 	bl	8041f5c <SX1276Write>
        SX1276Write( REG_DIOMAPPING2, 0x00 );
 8042716:	2100      	movs	r1, #0
 8042718:	e7e9      	b.n	80426ee <SX1276SetModem+0x42>
}
 804271a:	bd10      	pop	{r4, pc}
 804271c:	20003e5c 	.word	0x20003e5c

08042720 <SX1276Init>:
{
 8042720:	b570      	push	{r4, r5, r6, lr}
    RadioEvents = events;
 8042722:	4d1b      	ldr	r5, [pc, #108]	; (8042790 <SX1276Init+0x70>)
    TimerInit( &TxTimeoutTimer, SX1276OnTimeoutIrq );
 8042724:	491b      	ldr	r1, [pc, #108]	; (8042794 <SX1276Init+0x74>)
    RadioEvents = events;
 8042726:	f8c5 0104 	str.w	r0, [r5, #260]	; 0x104
    TimerInit( &TxTimeoutTimer, SX1276OnTimeoutIrq );
 804272a:	481b      	ldr	r0, [pc, #108]	; (8042798 <SX1276Init+0x78>)
 804272c:	4c1b      	ldr	r4, [pc, #108]	; (804279c <SX1276Init+0x7c>)
 804272e:	f00b ff09 	bl	804e544 <TimerInit>
    TimerInit( &RxTimeoutTimer, SX1276OnTimeoutIrq );
 8042732:	4918      	ldr	r1, [pc, #96]	; (8042794 <SX1276Init+0x74>)
 8042734:	481a      	ldr	r0, [pc, #104]	; (80427a0 <SX1276Init+0x80>)
 8042736:	f00b ff05 	bl	804e544 <TimerInit>
    TimerInit( &RxTimeoutSyncWord, SX1276OnTimeoutIrq );
 804273a:	4916      	ldr	r1, [pc, #88]	; (8042794 <SX1276Init+0x74>)
 804273c:	4819      	ldr	r0, [pc, #100]	; (80427a4 <SX1276Init+0x84>)
 804273e:	f00b ff01 	bl	804e544 <TimerInit>
    LoRaBoardCallbacks->SX1276BoardSetXO( SET );
 8042742:	682b      	ldr	r3, [r5, #0]
 8042744:	2001      	movs	r0, #1
 8042746:	681b      	ldr	r3, [r3, #0]
 8042748:	4798      	blx	r3
    SX1276Reset( );
 804274a:	f7ff fbbf 	bl	8041ecc <SX1276Reset>
    RxChainCalibration( );
 804274e:	f7ff fc61 	bl	8042014 <RxChainCalibration>
 8042752:	f7ff fdcb 	bl	80422ec <SX1276SetOpMode.part.2>
    LoRaBoardCallbacks->SX1276BoardIoIrqInit( DioIrq );
 8042756:	682b      	ldr	r3, [r5, #0]
 8042758:	4813      	ldr	r0, [pc, #76]	; (80427a8 <SX1276Init+0x88>)
 804275a:	689b      	ldr	r3, [r3, #8]
 804275c:	4798      	blx	r3
 804275e:	f104 0630 	add.w	r6, r4, #48	; 0x30
        SX1276SetModem( RadioRegsInit[i].Modem );
 8042762:	7820      	ldrb	r0, [r4, #0]
 8042764:	f7ff ffa2 	bl	80426ac <SX1276SetModem>
 8042768:	3403      	adds	r4, #3
        SX1276Write( RadioRegsInit[i].Addr, RadioRegsInit[i].Value );
 804276a:	f814 1c01 	ldrb.w	r1, [r4, #-1]
 804276e:	f814 0c02 	ldrb.w	r0, [r4, #-2]
 8042772:	f7ff fbf3 	bl	8041f5c <SX1276Write>
    for( i = 0; i < sizeof( RadioRegsInit ) / sizeof( RadioRegisters_t ); i++ )
 8042776:	42b4      	cmp	r4, r6
 8042778:	d1f3      	bne.n	8042762 <SX1276Init+0x42>
    SX1276SetModem( MODEM_FSK );
 804277a:	2000      	movs	r0, #0
 804277c:	f7ff ff96 	bl	80426ac <SX1276SetModem>
    SX1276.Settings.State = RF_IDLE;
 8042780:	4b0a      	ldr	r3, [pc, #40]	; (80427ac <SX1276Init+0x8c>)
 8042782:	2200      	movs	r2, #0
 8042784:	711a      	strb	r2, [r3, #4]
    return ( uint32_t )LoRaBoardCallbacks->SX1276BoardGetWakeTime( ) + RADIO_WAKEUP_TIME;// BOARD_WAKEUP_TIME;
 8042786:	682b      	ldr	r3, [r5, #0]
 8042788:	685b      	ldr	r3, [r3, #4]
 804278a:	4798      	blx	r3
}
 804278c:	3002      	adds	r0, #2
 804278e:	bd70      	pop	{r4, r5, r6, pc}
 8042790:	2000248c 	.word	0x2000248c
 8042794:	080433b9 	.word	0x080433b9
 8042798:	20003e2c 	.word	0x20003e2c
 804279c:	080528a8 	.word	0x080528a8
 80427a0:	20003ec4 	.word	0x20003ec4
 80427a4:	20003e44 	.word	0x20003e44
 80427a8:	20001018 	.word	0x20001018
 80427ac:	20003e5c 	.word	0x20003e5c

080427b0 <SX1276IsChannelFree>:
{
 80427b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80427b2:	461c      	mov	r4, r3
    return SX1276.Settings.State;
 80427b4:	4b13      	ldr	r3, [pc, #76]	; (8042804 <SX1276IsChannelFree+0x54>)
    if( SX1276GetStatus( ) != RF_IDLE )
 80427b6:	791b      	ldrb	r3, [r3, #4]
{
 80427b8:	4606      	mov	r6, r0
 80427ba:	460d      	mov	r5, r1
 80427bc:	4617      	mov	r7, r2
    if( SX1276GetStatus( ) != RF_IDLE )
 80427be:	b9f3      	cbnz	r3, 80427fe <SX1276IsChannelFree+0x4e>
    SX1276SetModem( modem );
 80427c0:	f7ff ff74 	bl	80426ac <SX1276SetModem>
    SX1276SetChannel( freq );
 80427c4:	4628      	mov	r0, r5
 80427c6:	f7ff fbd5 	bl	8041f74 <SX1276SetChannel>
    SX1276SetOpMode( RF_OPMODE_RECEIVER );
 80427ca:	2005      	movs	r0, #5
 80427cc:	f7ff fdc4 	bl	8042358 <SX1276SetOpMode>
    DelayMs( 1 );
 80427d0:	2001      	movs	r0, #1
 80427d2:	f00d fc37 	bl	8050044 <HAL_Delay>
    carrierSenseTime = TimerGetCurrentTime( );
 80427d6:	f00b ff6a 	bl	804e6ae <TimerGetCurrentTime>
 80427da:	4605      	mov	r5, r0
    while( TimerGetElapsedTime( carrierSenseTime ) < maxCarrierSenseTime )
 80427dc:	4628      	mov	r0, r5
 80427de:	f00b ff6d 	bl	804e6bc <TimerGetElapsedTime>
 80427e2:	42a0      	cmp	r0, r4
 80427e4:	d304      	bcc.n	80427f0 <SX1276IsChannelFree+0x40>
    bool status = true;
 80427e6:	2401      	movs	r4, #1
    SX1276SetSleep( );
 80427e8:	f7ff fd96 	bl	8042318 <SX1276SetSleep>
}
 80427ec:	4620      	mov	r0, r4
 80427ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        rssi = SX1276ReadRssi( modem );
 80427f0:	4630      	mov	r0, r6
 80427f2:	f7ff fd59 	bl	80422a8 <SX1276ReadRssi>
        if( rssi > rssiThresh )
 80427f6:	42b8      	cmp	r0, r7
 80427f8:	ddf0      	ble.n	80427dc <SX1276IsChannelFree+0x2c>
            status = false;
 80427fa:	2400      	movs	r4, #0
 80427fc:	e7f4      	b.n	80427e8 <SX1276IsChannelFree+0x38>
        return false;
 80427fe:	2400      	movs	r4, #0
 8042800:	e7f4      	b.n	80427ec <SX1276IsChannelFree+0x3c>
 8042802:	bf00      	nop
 8042804:	20003e5c 	.word	0x20003e5c

08042808 <SX1276Random>:
{
 8042808:	b538      	push	{r3, r4, r5, lr}
    SX1276SetModem( MODEM_LORA );
 804280a:	2001      	movs	r0, #1
 804280c:	f7ff ff4e 	bl	80426ac <SX1276SetModem>
    SX1276Write( REG_LR_IRQFLAGSMASK, RFLR_IRQFLAGS_RXTIMEOUT |
 8042810:	21ff      	movs	r1, #255	; 0xff
 8042812:	2011      	movs	r0, #17
 8042814:	f7ff fba2 	bl	8041f5c <SX1276Write>
    SX1276SetOpMode( RF_OPMODE_RECEIVER );
 8042818:	2005      	movs	r0, #5
 804281a:	f7ff fd9d 	bl	8042358 <SX1276SetOpMode>
 804281e:	2400      	movs	r4, #0
    uint32_t rnd = 0;
 8042820:	4625      	mov	r5, r4
        DelayMs( 1 );
 8042822:	2001      	movs	r0, #1
 8042824:	f00d fc0e 	bl	8050044 <HAL_Delay>
        rnd |= ( ( uint32_t )SX1276Read( REG_LR_RSSIWIDEBAND ) & 0x01 ) << i;
 8042828:	202c      	movs	r0, #44	; 0x2c
 804282a:	f7ff fbe7 	bl	8041ffc <SX1276Read>
 804282e:	f000 0001 	and.w	r0, r0, #1
 8042832:	40a0      	lsls	r0, r4
 8042834:	3401      	adds	r4, #1
    for( i = 0; i < 32; i++ )
 8042836:	2c20      	cmp	r4, #32
        rnd |= ( ( uint32_t )SX1276Read( REG_LR_RSSIWIDEBAND ) & 0x01 ) << i;
 8042838:	ea45 0500 	orr.w	r5, r5, r0
    for( i = 0; i < 32; i++ )
 804283c:	d1f1      	bne.n	8042822 <SX1276Random+0x1a>
    SX1276SetSleep( );
 804283e:	f7ff fd6b 	bl	8042318 <SX1276SetSleep>
}
 8042842:	4628      	mov	r0, r5
 8042844:	bd38      	pop	{r3, r4, r5, pc}
	...

08042848 <SX1276SetRxConfig>:
{
 8042848:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 804284c:	b089      	sub	sp, #36	; 0x24
 804284e:	4604      	mov	r4, r0
 8042850:	9300      	str	r3, [sp, #0]
 8042852:	f8bd 3050 	ldrh.w	r3, [sp, #80]	; 0x50
 8042856:	9304      	str	r3, [sp, #16]
 8042858:	f89d 3064 	ldrb.w	r3, [sp, #100]	; 0x64
 804285c:	9302      	str	r3, [sp, #8]
 804285e:	468a      	mov	sl, r1
 8042860:	f89d 306c 	ldrb.w	r3, [sp, #108]	; 0x6c
 8042864:	f89d 1060 	ldrb.w	r1, [sp, #96]	; 0x60
 8042868:	9305      	str	r3, [sp, #20]
 804286a:	4615      	mov	r5, r2
 804286c:	f89d 2068 	ldrb.w	r2, [sp, #104]	; 0x68
 8042870:	9206      	str	r2, [sp, #24]
 8042872:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
 8042876:	f8bd 704c 	ldrh.w	r7, [sp, #76]	; 0x4c
 804287a:	f89d 8054 	ldrb.w	r8, [sp, #84]	; 0x54
 804287e:	f89d b058 	ldrb.w	fp, [sp, #88]	; 0x58
 8042882:	f89d 605c 	ldrb.w	r6, [sp, #92]	; 0x5c
 8042886:	9107      	str	r1, [sp, #28]
    SX1276SetModem( modem );
 8042888:	f7ff ff10 	bl	80426ac <SX1276SetModem>
    switch( modem )
 804288c:	e9dd 3205 	ldrd	r3, r2, [sp, #20]
 8042890:	b134      	cbz	r4, 80428a0 <SX1276SetRxConfig+0x58>
 8042892:	2c01      	cmp	r4, #1
 8042894:	9907      	ldr	r1, [sp, #28]
 8042896:	f000 8083 	beq.w	80429a0 <SX1276SetRxConfig+0x158>
}
 804289a:	b009      	add	sp, #36	; 0x24
 804289c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
            SX1276.Settings.Fsk.Bandwidth = bandwidth;
 80428a0:	4ca1      	ldr	r4, [pc, #644]	; (8042b28 <SX1276SetRxConfig+0x2e0>)
            SX1276.Settings.Fsk.RxSingleTimeout = ( uint32_t )( symbTimeout * ( ( 1.0 / ( double )datarate ) * 8.0 ) * 1000 );
 80428a2:	4628      	mov	r0, r5
            SX1276.Settings.Fsk.IqInverted = iqInverted;
 80428a4:	f884 2025 	strb.w	r2, [r4, #37]	; 0x25
            SX1276.Settings.Fsk.RxContinuous = rxContinuous;
 80428a8:	f884 3026 	strb.w	r3, [r4, #38]	; 0x26
            SX1276.Settings.Fsk.Bandwidth = bandwidth;
 80428ac:	f8c4 a014 	str.w	sl, [r4, #20]
            SX1276.Settings.Fsk.BandwidthAfc = bandwidthAfc;
 80428b0:	e9c4 9506 	strd	r9, r5, [r4, #24]
            SX1276.Settings.Fsk.FixLen = fixLen;
 80428b4:	f884 8022 	strb.w	r8, [r4, #34]	; 0x22
            SX1276.Settings.Fsk.PayloadLen = payloadLen;
 80428b8:	f884 b023 	strb.w	fp, [r4, #35]	; 0x23
            SX1276.Settings.Fsk.CrcOn = crcOn;
 80428bc:	f884 6024 	strb.w	r6, [r4, #36]	; 0x24
            SX1276.Settings.Fsk.PreambleLen = preambleLen;
 80428c0:	8427      	strh	r7, [r4, #32]
            SX1276.Settings.Fsk.RxSingleTimeout = ( uint32_t )( symbTimeout * ( ( 1.0 / ( double )datarate ) * 8.0 ) * 1000 );
 80428c2:	f7fd ff4f 	bl	8040764 <__aeabi_ui2d>
 80428c6:	e9cd 0100 	strd	r0, r1, [sp]
 80428ca:	4602      	mov	r2, r0
 80428cc:	460b      	mov	r3, r1
 80428ce:	2000      	movs	r0, #0
 80428d0:	4996      	ldr	r1, [pc, #600]	; (8042b2c <SX1276SetRxConfig+0x2e4>)
 80428d2:	f7fe f8eb 	bl	8040aac <__aeabi_ddiv>
 80428d6:	2200      	movs	r2, #0
 80428d8:	4b95      	ldr	r3, [pc, #596]	; (8042b30 <SX1276SetRxConfig+0x2e8>)
 80428da:	f7fd ffbd 	bl	8040858 <__aeabi_dmul>
 80428de:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80428e2:	9804      	ldr	r0, [sp, #16]
 80428e4:	f7fd ff4e 	bl	8040784 <__aeabi_i2d>
 80428e8:	4602      	mov	r2, r0
 80428ea:	460b      	mov	r3, r1
 80428ec:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80428f0:	f7fd ffb2 	bl	8040858 <__aeabi_dmul>
 80428f4:	2200      	movs	r2, #0
 80428f6:	4b8f      	ldr	r3, [pc, #572]	; (8042b34 <SX1276SetRxConfig+0x2ec>)
 80428f8:	f7fd ffae 	bl	8040858 <__aeabi_dmul>
 80428fc:	f7fe fa6e 	bl	8040ddc <__aeabi_d2uiz>
            datarate = ( uint16_t )( ( double )XTAL_FREQ / ( double )datarate );
 8042900:	e9dd 2300 	ldrd	r2, r3, [sp]
            SX1276.Settings.Fsk.RxSingleTimeout = ( uint32_t )( symbTimeout * ( ( 1.0 / ( double )datarate ) * 8.0 ) * 1000 );
 8042904:	62e0      	str	r0, [r4, #44]	; 0x2c
            datarate = ( uint16_t )( ( double )XTAL_FREQ / ( double )datarate );
 8042906:	a186      	add	r1, pc, #536	; (adr r1, 8042b20 <SX1276SetRxConfig+0x2d8>)
 8042908:	e9d1 0100 	ldrd	r0, r1, [r1]
 804290c:	f7fe f8ce 	bl	8040aac <__aeabi_ddiv>
 8042910:	f7fe fa64 	bl	8040ddc <__aeabi_d2uiz>
 8042914:	b284      	uxth	r4, r0
            SX1276Write( REG_BITRATEMSB, ( uint8_t )( datarate >> 8 ) );
 8042916:	0a21      	lsrs	r1, r4, #8
 8042918:	2002      	movs	r0, #2
 804291a:	f7ff fb1f 	bl	8041f5c <SX1276Write>
            SX1276Write( REG_BITRATELSB, ( uint8_t )( datarate & 0xFF ) );
 804291e:	b2e1      	uxtb	r1, r4
 8042920:	2003      	movs	r0, #3
 8042922:	f7ff fb1b 	bl	8041f5c <SX1276Write>
            SX1276Write( REG_RXBW, GetFskBandwidthRegValue( bandwidth ) );
 8042926:	4650      	mov	r0, sl
 8042928:	f7ff faa2 	bl	8041e70 <GetFskBandwidthRegValue>
 804292c:	4601      	mov	r1, r0
 804292e:	2012      	movs	r0, #18
 8042930:	f7ff fb14 	bl	8041f5c <SX1276Write>
            SX1276Write( REG_AFCBW, GetFskBandwidthRegValue( bandwidthAfc ) );
 8042934:	4648      	mov	r0, r9
 8042936:	f7ff fa9b 	bl	8041e70 <GetFskBandwidthRegValue>
 804293a:	4601      	mov	r1, r0
 804293c:	2013      	movs	r0, #19
 804293e:	f7ff fb0d 	bl	8041f5c <SX1276Write>
            SX1276Write( REG_PREAMBLEMSB, ( uint8_t )( ( preambleLen >> 8 ) & 0xFF ) );
 8042942:	0a39      	lsrs	r1, r7, #8
 8042944:	2025      	movs	r0, #37	; 0x25
 8042946:	f7ff fb09 	bl	8041f5c <SX1276Write>
            SX1276Write( REG_PREAMBLELSB, ( uint8_t )( preambleLen & 0xFF ) );
 804294a:	b2f9      	uxtb	r1, r7
 804294c:	2026      	movs	r0, #38	; 0x26
 804294e:	f7ff fb05 	bl	8041f5c <SX1276Write>
            if( fixLen == 1 )
 8042952:	f1b8 0f00 	cmp.w	r8, #0
 8042956:	d021      	beq.n	804299c <SX1276SetRxConfig+0x154>
                SX1276Write( REG_PAYLOADLENGTH, payloadLen );
 8042958:	4659      	mov	r1, fp
                SX1276Write( REG_PAYLOADLENGTH, 0xFF ); // Set payload length to the maximum
 804295a:	2032      	movs	r0, #50	; 0x32
 804295c:	f7ff fafe 	bl	8041f5c <SX1276Write>
                         ( SX1276Read( REG_PACKETCONFIG1 ) &
 8042960:	2030      	movs	r0, #48	; 0x30
 8042962:	f7ff fb4b 	bl	8041ffc <SX1276Read>
                           RF_PACKETCONFIG1_PACKETFORMAT_MASK ) |
 8042966:	f1b8 0f00 	cmp.w	r8, #0
                           RF_PACKETCONFIG1_CRC_MASK &
 804296a:	f000 006f 	and.w	r0, r0, #111	; 0x6f
                           RF_PACKETCONFIG1_PACKETFORMAT_MASK ) |
 804296e:	bf14      	ite	ne
 8042970:	2100      	movne	r1, #0
 8042972:	f06f 017f 	mvneq.w	r1, #127	; 0x7f
                           ( ( fixLen == 1 ) ? RF_PACKETCONFIG1_PACKETFORMAT_FIXED : RF_PACKETCONFIG1_PACKETFORMAT_VARIABLE ) |
 8042976:	ea40 1006 	orr.w	r0, r0, r6, lsl #4
 804297a:	4301      	orrs	r1, r0
            SX1276Write( REG_PACKETCONFIG1,
 804297c:	b2c9      	uxtb	r1, r1
 804297e:	2030      	movs	r0, #48	; 0x30
 8042980:	f7ff faec 	bl	8041f5c <SX1276Write>
            SX1276Write( REG_PACKETCONFIG2, ( SX1276Read( REG_PACKETCONFIG2 ) | RF_PACKETCONFIG2_DATAMODE_PACKET ) );
 8042984:	2031      	movs	r0, #49	; 0x31
 8042986:	f7ff fb39 	bl	8041ffc <SX1276Read>
 804298a:	f040 0140 	orr.w	r1, r0, #64	; 0x40
 804298e:	b2c9      	uxtb	r1, r1
 8042990:	2031      	movs	r0, #49	; 0x31
}
 8042992:	b009      	add	sp, #36	; 0x24
 8042994:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
                SX1276Write( REG_LR_DETECTIONTHRESHOLD,
 8042998:	f7ff bae0 	b.w	8041f5c <SX1276Write>
                SX1276Write( REG_PAYLOADLENGTH, 0xFF ); // Set payload length to the maximum
 804299c:	21ff      	movs	r1, #255	; 0xff
 804299e:	e7dc      	b.n	804295a <SX1276SetRxConfig+0x112>
            if( bandwidth > 2 )
 80429a0:	f1ba 0f02 	cmp.w	sl, #2
 80429a4:	d900      	bls.n	80429a8 <SX1276SetRxConfig+0x160>
 80429a6:	e7fe      	b.n	80429a6 <SX1276SetRxConfig+0x15e>
            SX1276.Settings.LoRa.Bandwidth = bandwidth;
 80429a8:	4c5f      	ldr	r4, [pc, #380]	; (8042b28 <SX1276SetRxConfig+0x2e0>)
            SX1276.Settings.LoRa.Coderate = coderate;
 80429aa:	9800      	ldr	r0, [sp, #0]
            SX1276.Settings.LoRa.FreqHopOn = freqHopOn;
 80429ac:	f884 1053 	strb.w	r1, [r4, #83]	; 0x53
            bandwidth += 7;
 80429b0:	f10a 0907 	add.w	r9, sl, #7
            SX1276.Settings.LoRa.HopPeriod = hopPeriod;
 80429b4:	9902      	ldr	r1, [sp, #8]
            SX1276.Settings.LoRa.Coderate = coderate;
 80429b6:	f884 004d 	strb.w	r0, [r4, #77]	; 0x4d
            if( datarate > 12 )
 80429ba:	2d0c      	cmp	r5, #12
            SX1276.Settings.LoRa.Datarate = datarate;
 80429bc:	e9c4 9511 	strd	r9, r5, [r4, #68]	; 0x44
            SX1276.Settings.LoRa.PreambleLen = preambleLen;
 80429c0:	f8a4 704e 	strh.w	r7, [r4, #78]	; 0x4e
            SX1276.Settings.LoRa.FixLen = fixLen;
 80429c4:	f884 8050 	strb.w	r8, [r4, #80]	; 0x50
            SX1276.Settings.LoRa.PayloadLen = payloadLen;
 80429c8:	f884 b051 	strb.w	fp, [r4, #81]	; 0x51
            SX1276.Settings.LoRa.CrcOn = crcOn;
 80429cc:	f884 6052 	strb.w	r6, [r4, #82]	; 0x52
            SX1276.Settings.LoRa.HopPeriod = hopPeriod;
 80429d0:	f884 1054 	strb.w	r1, [r4, #84]	; 0x54
            SX1276.Settings.LoRa.IqInverted = iqInverted;
 80429d4:	f884 2055 	strb.w	r2, [r4, #85]	; 0x55
            SX1276.Settings.LoRa.RxContinuous = rxContinuous;
 80429d8:	f884 3056 	strb.w	r3, [r4, #86]	; 0x56
            if( datarate > 12 )
 80429dc:	f200 8098 	bhi.w	8042b10 <SX1276SetRxConfig+0x2c8>
            else if( datarate < 6 )
 80429e0:	2d05      	cmp	r5, #5
 80429e2:	f240 8081 	bls.w	8042ae8 <SX1276SetRxConfig+0x2a0>
            if( ( ( bandwidth == 7 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 80429e6:	f1b9 0f07 	cmp.w	r9, #7
 80429ea:	d176      	bne.n	8042ada <SX1276SetRxConfig+0x292>
 80429ec:	f1a5 030b 	sub.w	r3, r5, #11
 80429f0:	2b01      	cmp	r3, #1
 80429f2:	d877      	bhi.n	8042ae4 <SX1276SetRxConfig+0x29c>
                SX1276.Settings.LoRa.LowDatarateOptimize = 0x01;
 80429f4:	2301      	movs	r3, #1
                         ( SX1276Read( REG_LR_MODEMCONFIG1 ) &
 80429f6:	201d      	movs	r0, #29
                SX1276.Settings.LoRa.LowDatarateOptimize = 0x00;
 80429f8:	f884 304c 	strb.w	r3, [r4, #76]	; 0x4c
                         ( SX1276Read( REG_LR_MODEMCONFIG1 ) &
 80429fc:	f7ff fafe 	bl	8041ffc <SX1276Read>
                           ( bandwidth << 4 ) | ( coderate << 1 ) |
 8042a00:	9b00      	ldr	r3, [sp, #0]
 8042a02:	ea48 0143 	orr.w	r1, r8, r3, lsl #1
 8042a06:	ea41 1109 	orr.w	r1, r1, r9, lsl #4
            SX1276Write( REG_LR_MODEMCONFIG1,
 8042a0a:	b2c9      	uxtb	r1, r1
 8042a0c:	201d      	movs	r0, #29
 8042a0e:	f7ff faa5 	bl	8041f5c <SX1276Write>
                         ( SX1276Read( REG_LR_MODEMCONFIG2 ) &
 8042a12:	201e      	movs	r0, #30
 8042a14:	f7ff faf2 	bl	8041ffc <SX1276Read>
                           ( ( symbTimeout >> 8 ) & ~RFLR_MODEMCONFIG2_SYMBTIMEOUTMSB_MASK ) );
 8042a18:	9b04      	ldr	r3, [sp, #16]
 8042a1a:	f3c3 2101 	ubfx	r1, r3, #8, #2
                           RFLR_MODEMCONFIG2_RXPAYLOADCRC_MASK &
 8042a1e:	f000 0008 	and.w	r0, r0, #8
            SX1276Write( REG_LR_MODEMCONFIG2,
 8042a22:	ea41 0186 	orr.w	r1, r1, r6, lsl #2
 8042a26:	4301      	orrs	r1, r0
 8042a28:	ea41 1105 	orr.w	r1, r1, r5, lsl #4
 8042a2c:	b2c9      	uxtb	r1, r1
 8042a2e:	201e      	movs	r0, #30
 8042a30:	f7ff fa94 	bl	8041f5c <SX1276Write>
                         ( SX1276Read( REG_LR_MODEMCONFIG3 ) &
 8042a34:	2026      	movs	r0, #38	; 0x26
 8042a36:	f7ff fae1 	bl	8041ffc <SX1276Read>
                           ( SX1276.Settings.LoRa.LowDatarateOptimize << 3 ) );
 8042a3a:	f894 104c 	ldrb.w	r1, [r4, #76]	; 0x4c
                         ( SX1276Read( REG_LR_MODEMCONFIG3 ) &
 8042a3e:	f020 0008 	bic.w	r0, r0, #8
                           RFLR_MODEMCONFIG3_LOWDATARATEOPTIMIZE_MASK ) |
 8042a42:	ea40 01c1 	orr.w	r1, r0, r1, lsl #3
            SX1276Write( REG_LR_MODEMCONFIG3,
 8042a46:	b2c9      	uxtb	r1, r1
 8042a48:	2026      	movs	r0, #38	; 0x26
 8042a4a:	f7ff fa87 	bl	8041f5c <SX1276Write>
            SX1276Write( REG_LR_SYMBTIMEOUTLSB, ( uint8_t )( symbTimeout & 0xFF ) );
 8042a4e:	f89d 1010 	ldrb.w	r1, [sp, #16]
 8042a52:	201f      	movs	r0, #31
 8042a54:	f7ff fa82 	bl	8041f5c <SX1276Write>
            SX1276Write( REG_LR_PREAMBLEMSB, ( uint8_t )( ( preambleLen >> 8 ) & 0xFF ) );
 8042a58:	0a39      	lsrs	r1, r7, #8
 8042a5a:	2020      	movs	r0, #32
 8042a5c:	f7ff fa7e 	bl	8041f5c <SX1276Write>
            SX1276Write( REG_LR_PREAMBLELSB, ( uint8_t )( preambleLen & 0xFF ) );
 8042a60:	b2f9      	uxtb	r1, r7
 8042a62:	2021      	movs	r0, #33	; 0x21
 8042a64:	f7ff fa7a 	bl	8041f5c <SX1276Write>
            if( fixLen == 1 )
 8042a68:	f1b8 0f00 	cmp.w	r8, #0
 8042a6c:	d003      	beq.n	8042a76 <SX1276SetRxConfig+0x22e>
                SX1276Write( REG_LR_PAYLOADLENGTH, payloadLen );
 8042a6e:	4659      	mov	r1, fp
 8042a70:	2022      	movs	r0, #34	; 0x22
 8042a72:	f7ff fa73 	bl	8041f5c <SX1276Write>
            if( SX1276.Settings.LoRa.FreqHopOn == true )
 8042a76:	f894 3053 	ldrb.w	r3, [r4, #83]	; 0x53
 8042a7a:	b16b      	cbz	r3, 8042a98 <SX1276SetRxConfig+0x250>
                SX1276Write( REG_LR_PLLHOP, ( SX1276Read( REG_LR_PLLHOP ) & RFLR_PLLHOP_FASTHOP_MASK ) | RFLR_PLLHOP_FASTHOP_ON );
 8042a7c:	2044      	movs	r0, #68	; 0x44
 8042a7e:	f7ff fabd 	bl	8041ffc <SX1276Read>
 8042a82:	f060 017f 	orn	r1, r0, #127	; 0x7f
 8042a86:	b2c9      	uxtb	r1, r1
 8042a88:	2044      	movs	r0, #68	; 0x44
 8042a8a:	f7ff fa67 	bl	8041f5c <SX1276Write>
                SX1276Write( REG_LR_HOPPERIOD, SX1276.Settings.LoRa.HopPeriod );
 8042a8e:	f894 1054 	ldrb.w	r1, [r4, #84]	; 0x54
 8042a92:	2024      	movs	r0, #36	; 0x24
 8042a94:	f7ff fa62 	bl	8041f5c <SX1276Write>
            if( ( bandwidth == 9 ) && ( SX1276.Settings.Channel > RF_MID_BAND_THRESH ) )
 8042a98:	f1b9 0f09 	cmp.w	r9, #9
 8042a9c:	d12a      	bne.n	8042af4 <SX1276SetRxConfig+0x2ac>
 8042a9e:	68a2      	ldr	r2, [r4, #8]
 8042aa0:	4b25      	ldr	r3, [pc, #148]	; (8042b38 <SX1276SetRxConfig+0x2f0>)
 8042aa2:	429a      	cmp	r2, r3
                SX1276Write( REG_LR_HIGHBWOPTIMIZE1, 0x02 );
 8042aa4:	f04f 0102 	mov.w	r1, #2
 8042aa8:	f04f 0036 	mov.w	r0, #54	; 0x36
            if( ( bandwidth == 9 ) && ( SX1276.Settings.Channel > RF_MID_BAND_THRESH ) )
 8042aac:	d91e      	bls.n	8042aec <SX1276SetRxConfig+0x2a4>
                SX1276Write( REG_LR_HIGHBWOPTIMIZE1, 0x02 );
 8042aae:	f7ff fa55 	bl	8041f5c <SX1276Write>
                SX1276Write( REG_LR_HIGHBWOPTIMIZE2, 0x64 );
 8042ab2:	2164      	movs	r1, #100	; 0x64
                SX1276Write( REG_LR_HIGHBWOPTIMIZE2, 0x7F );
 8042ab4:	203a      	movs	r0, #58	; 0x3a
                SX1276Write( REG_LR_HIGHBWOPTIMIZE1, 0x03 );
 8042ab6:	f7ff fa51 	bl	8041f5c <SX1276Write>
            if( datarate == 6 )
 8042aba:	2d06      	cmp	r5, #6
                             ( SX1276Read( REG_LR_DETECTOPTIMIZE ) &
 8042abc:	f04f 0031 	mov.w	r0, #49	; 0x31
            if( datarate == 6 )
 8042ac0:	d11b      	bne.n	8042afa <SX1276SetRxConfig+0x2b2>
                             ( SX1276Read( REG_LR_DETECTOPTIMIZE ) &
 8042ac2:	f7ff fa9b 	bl	8041ffc <SX1276Read>
                               RFLR_DETECTIONOPTIMIZE_MASK ) |
 8042ac6:	f000 01f8 	and.w	r1, r0, #248	; 0xf8
                SX1276Write( REG_LR_DETECTOPTIMIZE,
 8042aca:	f041 0105 	orr.w	r1, r1, #5
 8042ace:	2031      	movs	r0, #49	; 0x31
 8042ad0:	f7ff fa44 	bl	8041f5c <SX1276Write>
                SX1276Write( REG_LR_DETECTIONTHRESHOLD,
 8042ad4:	210c      	movs	r1, #12
                SX1276Write( REG_LR_DETECTIONTHRESHOLD,
 8042ad6:	2037      	movs	r0, #55	; 0x37
 8042ad8:	e75b      	b.n	8042992 <SX1276SetRxConfig+0x14a>
            if( ( ( bandwidth == 7 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 8042ada:	f1b9 0f08 	cmp.w	r9, #8
 8042ade:	d101      	bne.n	8042ae4 <SX1276SetRxConfig+0x29c>
                ( ( bandwidth == 8 ) && ( datarate == 12 ) ) )
 8042ae0:	2d0c      	cmp	r5, #12
 8042ae2:	d087      	beq.n	80429f4 <SX1276SetRxConfig+0x1ac>
                SX1276.Settings.LoRa.LowDatarateOptimize = 0x00;
 8042ae4:	2300      	movs	r3, #0
 8042ae6:	e786      	b.n	80429f6 <SX1276SetRxConfig+0x1ae>
                datarate = 6;
 8042ae8:	2506      	movs	r5, #6
 8042aea:	e7fb      	b.n	8042ae4 <SX1276SetRxConfig+0x29c>
                SX1276Write( REG_LR_HIGHBWOPTIMIZE1, 0x02 );
 8042aec:	f7ff fa36 	bl	8041f5c <SX1276Write>
                SX1276Write( REG_LR_HIGHBWOPTIMIZE2, 0x7F );
 8042af0:	217f      	movs	r1, #127	; 0x7f
 8042af2:	e7df      	b.n	8042ab4 <SX1276SetRxConfig+0x26c>
                SX1276Write( REG_LR_HIGHBWOPTIMIZE1, 0x03 );
 8042af4:	2103      	movs	r1, #3
 8042af6:	2036      	movs	r0, #54	; 0x36
 8042af8:	e7dd      	b.n	8042ab6 <SX1276SetRxConfig+0x26e>
                             ( SX1276Read( REG_LR_DETECTOPTIMIZE ) &
 8042afa:	f7ff fa7f 	bl	8041ffc <SX1276Read>
                             RFLR_DETECTIONOPTIMIZE_MASK ) |
 8042afe:	f000 01f8 	and.w	r1, r0, #248	; 0xf8
                SX1276Write( REG_LR_DETECTOPTIMIZE,
 8042b02:	f041 0103 	orr.w	r1, r1, #3
 8042b06:	2031      	movs	r0, #49	; 0x31
 8042b08:	f7ff fa28 	bl	8041f5c <SX1276Write>
                SX1276Write( REG_LR_DETECTIONTHRESHOLD,
 8042b0c:	210a      	movs	r1, #10
 8042b0e:	e7e2      	b.n	8042ad6 <SX1276SetRxConfig+0x28e>
            if( ( ( bandwidth == 7 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 8042b10:	f1ba 0f02 	cmp.w	sl, #2
 8042b14:	f04f 050c 	mov.w	r5, #12
 8042b18:	d0e4      	beq.n	8042ae4 <SX1276SetRxConfig+0x29c>
 8042b1a:	e76b      	b.n	80429f4 <SX1276SetRxConfig+0x1ac>
 8042b1c:	f3af 8000 	nop.w
 8042b20:	00000000 	.word	0x00000000
 8042b24:	417e8480 	.word	0x417e8480
 8042b28:	20003e5c 	.word	0x20003e5c
 8042b2c:	3ff00000 	.word	0x3ff00000
 8042b30:	40200000 	.word	0x40200000
 8042b34:	408f4000 	.word	0x408f4000
 8042b38:	1f4add40 	.word	0x1f4add40
 8042b3c:	00000000 	.word	0x00000000

08042b40 <SX1276SetTxConfig>:
{
 8042b40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8042b44:	b087      	sub	sp, #28
 8042b46:	4698      	mov	r8, r3
 8042b48:	f89d 3054 	ldrb.w	r3, [sp, #84]	; 0x54
 8042b4c:	9301      	str	r3, [sp, #4]
 8042b4e:	f89d 3058 	ldrb.w	r3, [sp, #88]	; 0x58
 8042b52:	9303      	str	r3, [sp, #12]
 8042b54:	f89d 305c 	ldrb.w	r3, [sp, #92]	; 0x5c
 8042b58:	9304      	str	r3, [sp, #16]
 8042b5a:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8042b5c:	9205      	str	r2, [sp, #20]
 8042b5e:	4689      	mov	r9, r1
 8042b60:	9302      	str	r3, [sp, #8]
 8042b62:	4683      	mov	fp, r0
 8042b64:	9c10      	ldr	r4, [sp, #64]	; 0x40
 8042b66:	f89d a044 	ldrb.w	sl, [sp, #68]	; 0x44
 8042b6a:	f8bd 7048 	ldrh.w	r7, [sp, #72]	; 0x48
 8042b6e:	f89d 604c 	ldrb.w	r6, [sp, #76]	; 0x4c
 8042b72:	f89d 5050 	ldrb.w	r5, [sp, #80]	; 0x50
    SX1276SetModem( modem );
 8042b76:	f7ff fd99 	bl	80426ac <SX1276SetModem>
    LoRaBoardCallbacks->SX1276BoardSetRfTxPower( power );
 8042b7a:	4985      	ldr	r1, [pc, #532]	; (8042d90 <SX1276SetTxConfig+0x250>)
 8042b7c:	6809      	ldr	r1, [r1, #0]
 8042b7e:	4648      	mov	r0, r9
 8042b80:	68c9      	ldr	r1, [r1, #12]
 8042b82:	4788      	blx	r1
    switch( modem )
 8042b84:	e9dd 3204 	ldrd	r3, r2, [sp, #16]
 8042b88:	f1bb 0f00 	cmp.w	fp, #0
 8042b8c:	d005      	beq.n	8042b9a <SX1276SetTxConfig+0x5a>
 8042b8e:	f1bb 0f01 	cmp.w	fp, #1
 8042b92:	d061      	beq.n	8042c58 <SX1276SetTxConfig+0x118>
}
 8042b94:	b007      	add	sp, #28
 8042b96:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
            SX1276.Settings.Fsk.Power = power;
 8042b9a:	497e      	ldr	r1, [pc, #504]	; (8042d94 <SX1276SetTxConfig+0x254>)
            SX1276.Settings.Fsk.IqInverted = iqInverted;
 8042b9c:	f881 3025 	strb.w	r3, [r1, #37]	; 0x25
            SX1276.Settings.Fsk.TxTimeout = timeout;
 8042ba0:	9b02      	ldr	r3, [sp, #8]
            SX1276.Settings.Fsk.Datarate = datarate;
 8042ba2:	61cc      	str	r4, [r1, #28]
            SX1276.Settings.Fsk.Bandwidth = bandwidth;
 8042ba4:	e9c1 2804 	strd	r2, r8, [r1, #16]
            SX1276.Settings.Fsk.CrcOn = crcOn;
 8042ba8:	f881 5024 	strb.w	r5, [r1, #36]	; 0x24
            SX1276.Settings.Fsk.TxTimeout = timeout;
 8042bac:	628b      	str	r3, [r1, #40]	; 0x28
            fdev = ( uint16_t )( ( double )fdev / ( double )FREQ_STEP );
 8042bae:	4610      	mov	r0, r2
            SX1276.Settings.Fsk.Power = power;
 8042bb0:	f881 900c 	strb.w	r9, [r1, #12]
            SX1276.Settings.Fsk.PreambleLen = preambleLen;
 8042bb4:	840f      	strh	r7, [r1, #32]
            SX1276.Settings.Fsk.FixLen = fixLen;
 8042bb6:	f881 6022 	strb.w	r6, [r1, #34]	; 0x22
            fdev = ( uint16_t )( ( double )fdev / ( double )FREQ_STEP );
 8042bba:	f7fd fdd3 	bl	8040764 <__aeabi_ui2d>
 8042bbe:	a370      	add	r3, pc, #448	; (adr r3, 8042d80 <SX1276SetTxConfig+0x240>)
 8042bc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8042bc4:	f7fd ff72 	bl	8040aac <__aeabi_ddiv>
 8042bc8:	f7fe f908 	bl	8040ddc <__aeabi_d2uiz>
 8042bcc:	fa1f f880 	uxth.w	r8, r0
            SX1276Write( REG_FDEVMSB, ( uint8_t )( fdev >> 8 ) );
 8042bd0:	ea4f 2118 	mov.w	r1, r8, lsr #8
 8042bd4:	2004      	movs	r0, #4
 8042bd6:	f7ff f9c1 	bl	8041f5c <SX1276Write>
            SX1276Write( REG_FDEVLSB, ( uint8_t )( fdev & 0xFF ) );
 8042bda:	fa5f f188 	uxtb.w	r1, r8
 8042bde:	2005      	movs	r0, #5
 8042be0:	f7ff f9bc 	bl	8041f5c <SX1276Write>
            datarate = ( uint16_t )( ( double )XTAL_FREQ / ( double )datarate );
 8042be4:	4620      	mov	r0, r4
 8042be6:	f7fd fdbd 	bl	8040764 <__aeabi_ui2d>
 8042bea:	4602      	mov	r2, r0
 8042bec:	460b      	mov	r3, r1
 8042bee:	a166      	add	r1, pc, #408	; (adr r1, 8042d88 <SX1276SetTxConfig+0x248>)
 8042bf0:	e9d1 0100 	ldrd	r0, r1, [r1]
 8042bf4:	f7fd ff5a 	bl	8040aac <__aeabi_ddiv>
 8042bf8:	f7fe f8f0 	bl	8040ddc <__aeabi_d2uiz>
 8042bfc:	b284      	uxth	r4, r0
            SX1276Write( REG_BITRATEMSB, ( uint8_t )( datarate >> 8 ) );
 8042bfe:	0a21      	lsrs	r1, r4, #8
 8042c00:	2002      	movs	r0, #2
 8042c02:	f7ff f9ab 	bl	8041f5c <SX1276Write>
            SX1276Write( REG_BITRATELSB, ( uint8_t )( datarate & 0xFF ) );
 8042c06:	b2e1      	uxtb	r1, r4
 8042c08:	2003      	movs	r0, #3
 8042c0a:	f7ff f9a7 	bl	8041f5c <SX1276Write>
            SX1276Write( REG_PREAMBLEMSB, ( preambleLen >> 8 ) & 0x00FF );
 8042c0e:	0a39      	lsrs	r1, r7, #8
 8042c10:	2025      	movs	r0, #37	; 0x25
 8042c12:	f7ff f9a3 	bl	8041f5c <SX1276Write>
            SX1276Write( REG_PREAMBLELSB, preambleLen & 0xFF );
 8042c16:	b2f9      	uxtb	r1, r7
 8042c18:	2026      	movs	r0, #38	; 0x26
 8042c1a:	f7ff f99f 	bl	8041f5c <SX1276Write>
                         ( SX1276Read( REG_PACKETCONFIG1 ) &
 8042c1e:	2030      	movs	r0, #48	; 0x30
 8042c20:	f7ff f9ec 	bl	8041ffc <SX1276Read>
                           RF_PACKETCONFIG1_PACKETFORMAT_MASK ) |
 8042c24:	2e00      	cmp	r6, #0
                           RF_PACKETCONFIG1_CRC_MASK &
 8042c26:	f000 006f 	and.w	r0, r0, #111	; 0x6f
                           RF_PACKETCONFIG1_PACKETFORMAT_MASK ) |
 8042c2a:	bf14      	ite	ne
 8042c2c:	2100      	movne	r1, #0
 8042c2e:	f06f 017f 	mvneq.w	r1, #127	; 0x7f
                           ( ( fixLen == 1 ) ? RF_PACKETCONFIG1_PACKETFORMAT_FIXED : RF_PACKETCONFIG1_PACKETFORMAT_VARIABLE ) |
 8042c32:	ea40 1505 	orr.w	r5, r0, r5, lsl #4
 8042c36:	4329      	orrs	r1, r5
            SX1276Write( REG_PACKETCONFIG1,
 8042c38:	b2c9      	uxtb	r1, r1
 8042c3a:	2030      	movs	r0, #48	; 0x30
 8042c3c:	f7ff f98e 	bl	8041f5c <SX1276Write>
            SX1276Write( REG_PACKETCONFIG2, ( SX1276Read( REG_PACKETCONFIG2 ) | RF_PACKETCONFIG2_DATAMODE_PACKET ) );
 8042c40:	2031      	movs	r0, #49	; 0x31
 8042c42:	f7ff f9db 	bl	8041ffc <SX1276Read>
 8042c46:	f040 0140 	orr.w	r1, r0, #64	; 0x40
 8042c4a:	b2c9      	uxtb	r1, r1
 8042c4c:	2031      	movs	r0, #49	; 0x31
}
 8042c4e:	b007      	add	sp, #28
 8042c50:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
                SX1276Write( REG_LR_DETECTIONTHRESHOLD,
 8042c54:	f7ff b982 	b.w	8041f5c <SX1276Write>
            SX1276.Settings.LoRa.Power = power;
 8042c58:	4a4e      	ldr	r2, [pc, #312]	; (8042d94 <SX1276SetTxConfig+0x254>)
            if( bandwidth > 2 )
 8042c5a:	f1b8 0f02 	cmp.w	r8, #2
            SX1276.Settings.LoRa.Power = power;
 8042c5e:	f882 9040 	strb.w	r9, [r2, #64]	; 0x40
 8042c62:	4691      	mov	r9, r2
            if( bandwidth > 2 )
 8042c64:	d900      	bls.n	8042c68 <SX1276SetTxConfig+0x128>
 8042c66:	e7fe      	b.n	8042c66 <SX1276SetTxConfig+0x126>
            bandwidth += 7;
 8042c68:	f108 0b07 	add.w	fp, r8, #7
            SX1276.Settings.LoRa.Datarate = datarate;
 8042c6c:	e9c2 b411 	strd	fp, r4, [r2, #68]	; 0x44
            SX1276.Settings.LoRa.Coderate = coderate;
 8042c70:	f882 a04d 	strb.w	sl, [r2, #77]	; 0x4d
            SX1276.Settings.LoRa.PreambleLen = preambleLen;
 8042c74:	f8a2 704e 	strh.w	r7, [r2, #78]	; 0x4e
            SX1276.Settings.LoRa.FixLen = fixLen;
 8042c78:	f882 6050 	strb.w	r6, [r2, #80]	; 0x50
            SX1276.Settings.LoRa.FreqHopOn = freqHopOn;
 8042c7c:	9a01      	ldr	r2, [sp, #4]
 8042c7e:	f889 2053 	strb.w	r2, [r9, #83]	; 0x53
            SX1276.Settings.LoRa.IqInverted = iqInverted;
 8042c82:	f889 3055 	strb.w	r3, [r9, #85]	; 0x55
            SX1276.Settings.LoRa.HopPeriod = hopPeriod;
 8042c86:	9a03      	ldr	r2, [sp, #12]
            SX1276.Settings.LoRa.TxTimeout = timeout;
 8042c88:	9b02      	ldr	r3, [sp, #8]
            SX1276.Settings.LoRa.HopPeriod = hopPeriod;
 8042c8a:	f889 2054 	strb.w	r2, [r9, #84]	; 0x54
            if( datarate > 12 )
 8042c8e:	2c0c      	cmp	r4, #12
            SX1276.Settings.LoRa.CrcOn = crcOn;
 8042c90:	f889 5052 	strb.w	r5, [r9, #82]	; 0x52
            SX1276.Settings.LoRa.TxTimeout = timeout;
 8042c94:	f8c9 3058 	str.w	r3, [r9, #88]	; 0x58
            if( datarate > 12 )
 8042c98:	d86c      	bhi.n	8042d74 <SX1276SetTxConfig+0x234>
            else if( datarate < 6 )
 8042c9a:	2c05      	cmp	r4, #5
 8042c9c:	d95d      	bls.n	8042d5a <SX1276SetTxConfig+0x21a>
            if( ( ( bandwidth == 7 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 8042c9e:	f1bb 0f07 	cmp.w	fp, #7
 8042ca2:	d153      	bne.n	8042d4c <SX1276SetTxConfig+0x20c>
 8042ca4:	f1a4 030b 	sub.w	r3, r4, #11
 8042ca8:	2b01      	cmp	r3, #1
 8042caa:	d854      	bhi.n	8042d56 <SX1276SetTxConfig+0x216>
                SX1276.Settings.LoRa.LowDatarateOptimize = 0x01;
 8042cac:	2301      	movs	r3, #1
                SX1276.Settings.LoRa.LowDatarateOptimize = 0x00;
 8042cae:	f889 304c 	strb.w	r3, [r9, #76]	; 0x4c
            if( SX1276.Settings.LoRa.FreqHopOn == true )
 8042cb2:	9b01      	ldr	r3, [sp, #4]
 8042cb4:	b16b      	cbz	r3, 8042cd2 <SX1276SetTxConfig+0x192>
                SX1276Write( REG_LR_PLLHOP, ( SX1276Read( REG_LR_PLLHOP ) & RFLR_PLLHOP_FASTHOP_MASK ) | RFLR_PLLHOP_FASTHOP_ON );
 8042cb6:	2044      	movs	r0, #68	; 0x44
 8042cb8:	f7ff f9a0 	bl	8041ffc <SX1276Read>
 8042cbc:	f060 017f 	orn	r1, r0, #127	; 0x7f
 8042cc0:	b2c9      	uxtb	r1, r1
 8042cc2:	2044      	movs	r0, #68	; 0x44
 8042cc4:	f7ff f94a 	bl	8041f5c <SX1276Write>
                SX1276Write( REG_LR_HOPPERIOD, SX1276.Settings.LoRa.HopPeriod );
 8042cc8:	f899 1054 	ldrb.w	r1, [r9, #84]	; 0x54
 8042ccc:	2024      	movs	r0, #36	; 0x24
 8042cce:	f7ff f945 	bl	8041f5c <SX1276Write>
                         ( SX1276Read( REG_LR_MODEMCONFIG1 ) &
 8042cd2:	201d      	movs	r0, #29
                           ( bandwidth << 4 ) | ( coderate << 1 ) |
 8042cd4:	ea46 064a 	orr.w	r6, r6, sl, lsl #1
                         ( SX1276Read( REG_LR_MODEMCONFIG1 ) &
 8042cd8:	f7ff f990 	bl	8041ffc <SX1276Read>
                           ( bandwidth << 4 ) | ( coderate << 1 ) |
 8042cdc:	ea46 110b 	orr.w	r1, r6, fp, lsl #4
            SX1276Write( REG_LR_MODEMCONFIG1,
 8042ce0:	b2c9      	uxtb	r1, r1
 8042ce2:	201d      	movs	r0, #29
 8042ce4:	f7ff f93a 	bl	8041f5c <SX1276Write>
                         ( SX1276Read( REG_LR_MODEMCONFIG2 ) &
 8042ce8:	201e      	movs	r0, #30
 8042cea:	f7ff f987 	bl	8041ffc <SX1276Read>
                           ( datarate << 4 ) | ( crcOn << 2 ) );
 8042cee:	00ad      	lsls	r5, r5, #2
                           RFLR_MODEMCONFIG2_SF_MASK &
 8042cf0:	f000 000b 	and.w	r0, r0, #11
            SX1276Write( REG_LR_MODEMCONFIG2,
 8042cf4:	ea45 1504 	orr.w	r5, r5, r4, lsl #4
 8042cf8:	4305      	orrs	r5, r0
 8042cfa:	b2e9      	uxtb	r1, r5
 8042cfc:	201e      	movs	r0, #30
 8042cfe:	f7ff f92d 	bl	8041f5c <SX1276Write>
                         ( SX1276Read( REG_LR_MODEMCONFIG3 ) &
 8042d02:	2026      	movs	r0, #38	; 0x26
 8042d04:	f7ff f97a 	bl	8041ffc <SX1276Read>
                           ( SX1276.Settings.LoRa.LowDatarateOptimize << 3 ) );
 8042d08:	f899 104c 	ldrb.w	r1, [r9, #76]	; 0x4c
                         ( SX1276Read( REG_LR_MODEMCONFIG3 ) &
 8042d0c:	f020 0008 	bic.w	r0, r0, #8
                           RFLR_MODEMCONFIG3_LOWDATARATEOPTIMIZE_MASK ) |
 8042d10:	ea40 01c1 	orr.w	r1, r0, r1, lsl #3
            SX1276Write( REG_LR_MODEMCONFIG3,
 8042d14:	b2c9      	uxtb	r1, r1
 8042d16:	2026      	movs	r0, #38	; 0x26
 8042d18:	f7ff f920 	bl	8041f5c <SX1276Write>
            SX1276Write( REG_LR_PREAMBLEMSB, ( preambleLen >> 8 ) & 0x00FF );
 8042d1c:	0a39      	lsrs	r1, r7, #8
 8042d1e:	2020      	movs	r0, #32
 8042d20:	f7ff f91c 	bl	8041f5c <SX1276Write>
            SX1276Write( REG_LR_PREAMBLELSB, preambleLen & 0xFF );
 8042d24:	2021      	movs	r0, #33	; 0x21
 8042d26:	b2f9      	uxtb	r1, r7
 8042d28:	f7ff f918 	bl	8041f5c <SX1276Write>
            if( datarate == 6 )
 8042d2c:	2c06      	cmp	r4, #6
                             ( SX1276Read( REG_LR_DETECTOPTIMIZE ) &
 8042d2e:	f04f 0031 	mov.w	r0, #49	; 0x31
            if( datarate == 6 )
 8042d32:	d114      	bne.n	8042d5e <SX1276SetTxConfig+0x21e>
                             ( SX1276Read( REG_LR_DETECTOPTIMIZE ) &
 8042d34:	f7ff f962 	bl	8041ffc <SX1276Read>
                               RFLR_DETECTIONOPTIMIZE_MASK ) |
 8042d38:	f000 01f8 	and.w	r1, r0, #248	; 0xf8
                SX1276Write( REG_LR_DETECTOPTIMIZE,
 8042d3c:	f041 0105 	orr.w	r1, r1, #5
 8042d40:	2031      	movs	r0, #49	; 0x31
 8042d42:	f7ff f90b 	bl	8041f5c <SX1276Write>
                SX1276Write( REG_LR_DETECTIONTHRESHOLD,
 8042d46:	210c      	movs	r1, #12
                SX1276Write( REG_LR_DETECTIONTHRESHOLD,
 8042d48:	2037      	movs	r0, #55	; 0x37
 8042d4a:	e780      	b.n	8042c4e <SX1276SetTxConfig+0x10e>
            if( ( ( bandwidth == 7 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 8042d4c:	f1bb 0f08 	cmp.w	fp, #8
 8042d50:	d101      	bne.n	8042d56 <SX1276SetTxConfig+0x216>
                ( ( bandwidth == 8 ) && ( datarate == 12 ) ) )
 8042d52:	2c0c      	cmp	r4, #12
 8042d54:	d0aa      	beq.n	8042cac <SX1276SetTxConfig+0x16c>
                SX1276.Settings.LoRa.LowDatarateOptimize = 0x00;
 8042d56:	2300      	movs	r3, #0
 8042d58:	e7a9      	b.n	8042cae <SX1276SetTxConfig+0x16e>
                datarate = 6;
 8042d5a:	2406      	movs	r4, #6
 8042d5c:	e7fb      	b.n	8042d56 <SX1276SetTxConfig+0x216>
                             ( SX1276Read( REG_LR_DETECTOPTIMIZE ) &
 8042d5e:	f7ff f94d 	bl	8041ffc <SX1276Read>
                             RFLR_DETECTIONOPTIMIZE_MASK ) |
 8042d62:	f000 01f8 	and.w	r1, r0, #248	; 0xf8
                SX1276Write( REG_LR_DETECTOPTIMIZE,
 8042d66:	f041 0103 	orr.w	r1, r1, #3
 8042d6a:	2031      	movs	r0, #49	; 0x31
 8042d6c:	f7ff f8f6 	bl	8041f5c <SX1276Write>
                SX1276Write( REG_LR_DETECTIONTHRESHOLD,
 8042d70:	210a      	movs	r1, #10
 8042d72:	e7e9      	b.n	8042d48 <SX1276SetTxConfig+0x208>
            if( ( ( bandwidth == 7 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 8042d74:	f1b8 0f02 	cmp.w	r8, #2
 8042d78:	f04f 040c 	mov.w	r4, #12
 8042d7c:	d0eb      	beq.n	8042d56 <SX1276SetTxConfig+0x216>
 8042d7e:	e795      	b.n	8042cac <SX1276SetTxConfig+0x16c>
 8042d80:	00000000 	.word	0x00000000
 8042d84:	404e8480 	.word	0x404e8480
 8042d88:	00000000 	.word	0x00000000
 8042d8c:	417e8480 	.word	0x417e8480
 8042d90:	2000248c 	.word	0x2000248c
 8042d94:	20003e5c 	.word	0x20003e5c

08042d98 <SX1276SetTxContinuousWave>:
{
 8042d98:	b530      	push	{r4, r5, lr}
    uint32_t timeout = ( uint32_t )( time * 1000 );
 8042d9a:	f44f 747a 	mov.w	r4, #1000	; 0x3e8
{
 8042d9e:	b08b      	sub	sp, #44	; 0x2c
    uint32_t timeout = ( uint32_t )( time * 1000 );
 8042da0:	4354      	muls	r4, r2
{
 8042da2:	460d      	mov	r5, r1
    SX1276SetChannel( freq );
 8042da4:	f7ff f8e6 	bl	8041f74 <SX1276SetChannel>
    SX1276SetTxConfig( MODEM_FSK, power, 0, 0, 4800, 0, 5, false, false, 0, 0, 0, timeout );
 8042da8:	2300      	movs	r3, #0
 8042daa:	2205      	movs	r2, #5
 8042dac:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8042db0:	f44f 5296 	mov.w	r2, #4800	; 0x12c0
 8042db4:	e9cd 3306 	strd	r3, r3, [sp, #24]
 8042db8:	e9cd 3304 	strd	r3, r3, [sp, #16]
 8042dbc:	9303      	str	r3, [sp, #12]
 8042dbe:	4618      	mov	r0, r3
 8042dc0:	4629      	mov	r1, r5
 8042dc2:	9200      	str	r2, [sp, #0]
 8042dc4:	9408      	str	r4, [sp, #32]
 8042dc6:	461a      	mov	r2, r3
 8042dc8:	f7ff feba 	bl	8042b40 <SX1276SetTxConfig>
    SX1276Write( REG_PACKETCONFIG2, ( SX1276Read( REG_PACKETCONFIG2 ) & RF_PACKETCONFIG2_DATAMODE_MASK ) );
 8042dcc:	2031      	movs	r0, #49	; 0x31
 8042dce:	f7ff f915 	bl	8041ffc <SX1276Read>
 8042dd2:	f000 01bf 	and.w	r1, r0, #191	; 0xbf
 8042dd6:	2031      	movs	r0, #49	; 0x31
 8042dd8:	f7ff f8c0 	bl	8041f5c <SX1276Write>
    TimerSetValue( &TxTimeoutTimer, timeout );
 8042ddc:	4d0c      	ldr	r5, [pc, #48]	; (8042e10 <SX1276SetTxContinuousWave+0x78>)
    SX1276Write( REG_DIOMAPPING1, RF_DIOMAPPING1_DIO0_11 | RF_DIOMAPPING1_DIO1_11 );
 8042dde:	21f0      	movs	r1, #240	; 0xf0
 8042de0:	2040      	movs	r0, #64	; 0x40
 8042de2:	f7ff f8bb 	bl	8041f5c <SX1276Write>
    SX1276Write( REG_DIOMAPPING2, RF_DIOMAPPING2_DIO4_10 | RF_DIOMAPPING2_DIO5_10 );
 8042de6:	21a0      	movs	r1, #160	; 0xa0
 8042de8:	2041      	movs	r0, #65	; 0x41
 8042dea:	f7ff f8b7 	bl	8041f5c <SX1276Write>
    TimerSetValue( &TxTimeoutTimer, timeout );
 8042dee:	4621      	mov	r1, r4
 8042df0:	4628      	mov	r0, r5
 8042df2:	f00b fc4b 	bl	804e68c <TimerSetValue>
    SX1276.Settings.State = RF_TX_RUNNING;
 8042df6:	4b07      	ldr	r3, [pc, #28]	; (8042e14 <SX1276SetTxContinuousWave+0x7c>)
 8042df8:	2202      	movs	r2, #2
    TimerStart( &TxTimeoutTimer );
 8042dfa:	4628      	mov	r0, r5
    SX1276.Settings.State = RF_TX_RUNNING;
 8042dfc:	711a      	strb	r2, [r3, #4]
    TimerStart( &TxTimeoutTimer );
 8042dfe:	f00b fbab 	bl	804e558 <TimerStart>
    SX1276SetOpMode( RF_OPMODE_TRANSMITTER );
 8042e02:	2003      	movs	r0, #3
}
 8042e04:	b00b      	add	sp, #44	; 0x2c
 8042e06:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
    SX1276SetOpMode( RF_OPMODE_TRANSMITTER );
 8042e0a:	f7ff baa5 	b.w	8042358 <SX1276SetOpMode>
 8042e0e:	bf00      	nop
 8042e10:	20003e2c 	.word	0x20003e2c
 8042e14:	20003e5c 	.word	0x20003e5c

08042e18 <SX1276OnDio2Irq>:
{
 8042e18:	b570      	push	{r4, r5, r6, lr}
    switch( SX1276.Settings.State )
 8042e1a:	4c2b      	ldr	r4, [pc, #172]	; (8042ec8 <SX1276OnDio2Irq+0xb0>)
 8042e1c:	7921      	ldrb	r1, [r4, #4]
 8042e1e:	2901      	cmp	r1, #1
 8042e20:	d002      	beq.n	8042e28 <SX1276OnDio2Irq+0x10>
 8042e22:	2902      	cmp	r1, #2
 8042e24:	d048      	beq.n	8042eb8 <SX1276OnDio2Irq+0xa0>
}
 8042e26:	bd70      	pop	{r4, r5, r6, pc}
            switch( SX1276.Settings.Modem )
 8042e28:	7963      	ldrb	r3, [r4, #5]
 8042e2a:	b1d3      	cbz	r3, 8042e62 <SX1276OnDio2Irq+0x4a>
 8042e2c:	2b01      	cmp	r3, #1
 8042e2e:	d1fa      	bne.n	8042e26 <SX1276OnDio2Irq+0xe>
                if( SX1276.Settings.LoRa.FreqHopOn == true )
 8042e30:	f894 3053 	ldrb.w	r3, [r4, #83]	; 0x53
 8042e34:	2b00      	cmp	r3, #0
 8042e36:	d0f6      	beq.n	8042e26 <SX1276OnDio2Irq+0xe>
                    SX1276Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_FHSSCHANGEDCHANNEL );
 8042e38:	2102      	movs	r1, #2
                    SX1276Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_FHSSCHANGEDCHANNEL );
 8042e3a:	2012      	movs	r0, #18
 8042e3c:	f7ff f88e 	bl	8041f5c <SX1276Write>
                    if( ( RadioEvents != NULL ) && ( RadioEvents->FhssChangeChannel != NULL ) )
 8042e40:	4b22      	ldr	r3, [pc, #136]	; (8042ecc <SX1276OnDio2Irq+0xb4>)
 8042e42:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 8042e46:	2b00      	cmp	r3, #0
 8042e48:	d0ed      	beq.n	8042e26 <SX1276OnDio2Irq+0xe>
 8042e4a:	695c      	ldr	r4, [r3, #20]
 8042e4c:	2c00      	cmp	r4, #0
 8042e4e:	d0ea      	beq.n	8042e26 <SX1276OnDio2Irq+0xe>
                        RadioEvents->FhssChangeChannel( ( SX1276Read( REG_LR_HOPCHANNEL ) & RFLR_HOPCHANNEL_CHANNEL_MASK ) );
 8042e50:	201c      	movs	r0, #28
 8042e52:	f7ff f8d3 	bl	8041ffc <SX1276Read>
 8042e56:	4623      	mov	r3, r4
 8042e58:	f000 003f 	and.w	r0, r0, #63	; 0x3f
}
 8042e5c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
                        RadioEvents->FhssChangeChannel( ( SX1276Read( REG_LR_HOPCHANNEL ) & RFLR_HOPCHANNEL_CHANNEL_MASK ) );
 8042e60:	4718      	bx	r3
                SX1276.Settings.FskPacketHandler.PreambleDetected = true;
 8042e62:	f884 1030 	strb.w	r1, [r4, #48]	; 0x30
                if( ( SX1276.Settings.FskPacketHandler.PreambleDetected == true ) && ( SX1276.Settings.FskPacketHandler.SyncWordDetected == false ) )
 8042e66:	8e25      	ldrh	r5, [r4, #48]	; 0x30
 8042e68:	2d01      	cmp	r5, #1
 8042e6a:	d1dc      	bne.n	8042e26 <SX1276OnDio2Irq+0xe>
                    TimerStop( &RxTimeoutSyncWord );
 8042e6c:	4818      	ldr	r0, [pc, #96]	; (8042ed0 <SX1276OnDio2Irq+0xb8>)
 8042e6e:	f00b fbe5 	bl	804e63c <TimerStop>
                    SX1276.Settings.FskPacketHandler.RssiValue = -( SX1276Read( REG_RSSIVALUE ) >> 1 );
 8042e72:	2011      	movs	r0, #17
                    SX1276.Settings.FskPacketHandler.SyncWordDetected = true;
 8042e74:	f884 5031 	strb.w	r5, [r4, #49]	; 0x31
                    SX1276.Settings.FskPacketHandler.RssiValue = -( SX1276Read( REG_RSSIVALUE ) >> 1 );
 8042e78:	f7ff f8c0 	bl	8041ffc <SX1276Read>
 8042e7c:	0840      	lsrs	r0, r0, #1
 8042e7e:	4240      	negs	r0, r0
 8042e80:	f884 0032 	strb.w	r0, [r4, #50]	; 0x32
                    afcChannel = ( ( ( uint16_t )SX1276Read( REG_AFCMSB ) << 8 ) |
 8042e84:	201b      	movs	r0, #27
 8042e86:	f7ff f8b9 	bl	8041ffc <SX1276Read>
 8042e8a:	4605      	mov	r5, r0
                                     ( uint16_t )SX1276Read( REG_AFCLSB ) );
 8042e8c:	201c      	movs	r0, #28
 8042e8e:	f7ff f8b5 	bl	8041ffc <SX1276Read>
                    afcChannel = ( ( ( uint16_t )SX1276Read( REG_AFCMSB ) << 8 ) |
 8042e92:	ea40 2005 	orr.w	r0, r0, r5, lsl #8
                    SX_CHANNEL_TO_FREQ( afcChannel, SX1276.Settings.FskPacketHandler.AfcValue );
 8042e96:	b2c2      	uxtb	r2, r0
 8042e98:	f643 5309 	movw	r3, #15625	; 0x3d09
 8042e9c:	435a      	muls	r2, r3
 8042e9e:	0a00      	lsrs	r0, r0, #8
 8042ea0:	3280      	adds	r2, #128	; 0x80
 8042ea2:	4343      	muls	r3, r0
 8042ea4:	eb03 2312 	add.w	r3, r3, r2, lsr #8
                    SX1276.Settings.FskPacketHandler.RxGain = ( SX1276Read( REG_LNA ) >> 5 ) & 0x07;
 8042ea8:	200c      	movs	r0, #12
                    SX_CHANNEL_TO_FREQ( afcChannel, SX1276.Settings.FskPacketHandler.AfcValue );
 8042eaa:	6363      	str	r3, [r4, #52]	; 0x34
                    SX1276.Settings.FskPacketHandler.RxGain = ( SX1276Read( REG_LNA ) >> 5 ) & 0x07;
 8042eac:	f7ff f8a6 	bl	8041ffc <SX1276Read>
 8042eb0:	0940      	lsrs	r0, r0, #5
 8042eb2:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
 8042eb6:	e7b6      	b.n	8042e26 <SX1276OnDio2Irq+0xe>
            switch( SX1276.Settings.Modem )
 8042eb8:	7963      	ldrb	r3, [r4, #5]
 8042eba:	2b01      	cmp	r3, #1
 8042ebc:	d1b3      	bne.n	8042e26 <SX1276OnDio2Irq+0xe>
                if( SX1276.Settings.LoRa.FreqHopOn == true )
 8042ebe:	f894 3053 	ldrb.w	r3, [r4, #83]	; 0x53
 8042ec2:	2b00      	cmp	r3, #0
 8042ec4:	d0af      	beq.n	8042e26 <SX1276OnDio2Irq+0xe>
 8042ec6:	e7b8      	b.n	8042e3a <SX1276OnDio2Irq+0x22>
 8042ec8:	20003e5c 	.word	0x20003e5c
 8042ecc:	2000248c 	.word	0x2000248c
 8042ed0:	20003e44 	.word	0x20003e44

08042ed4 <SX1276OnDio3Irq>:
    switch( SX1276.Settings.Modem )
 8042ed4:	4b12      	ldr	r3, [pc, #72]	; (8042f20 <SX1276OnDio3Irq+0x4c>)
{
 8042ed6:	b570      	push	{r4, r5, r6, lr}
    switch( SX1276.Settings.Modem )
 8042ed8:	795d      	ldrb	r5, [r3, #5]
 8042eda:	2d01      	cmp	r5, #1
 8042edc:	d11e      	bne.n	8042f1c <SX1276OnDio3Irq+0x48>
        if( ( SX1276Read( REG_LR_IRQFLAGS ) & RFLR_IRQFLAGS_CADDETECTED ) == RFLR_IRQFLAGS_CADDETECTED )
 8042ede:	2012      	movs	r0, #18
 8042ee0:	f7ff f88c 	bl	8041ffc <SX1276Read>
 8042ee4:	f010 0601 	ands.w	r6, r0, #1
 8042ee8:	4c0e      	ldr	r4, [pc, #56]	; (8042f24 <SX1276OnDio3Irq+0x50>)
 8042eea:	d00c      	beq.n	8042f06 <SX1276OnDio3Irq+0x32>
            SX1276Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_CADDETECTED | RFLR_IRQFLAGS_CADDONE );
 8042eec:	2105      	movs	r1, #5
 8042eee:	2012      	movs	r0, #18
 8042ef0:	f7ff f834 	bl	8041f5c <SX1276Write>
            if( ( RadioEvents != NULL ) && ( RadioEvents->CadDone != NULL ) )
 8042ef4:	f8d4 3104 	ldr.w	r3, [r4, #260]	; 0x104
 8042ef8:	b183      	cbz	r3, 8042f1c <SX1276OnDio3Irq+0x48>
 8042efa:	699b      	ldr	r3, [r3, #24]
 8042efc:	b173      	cbz	r3, 8042f1c <SX1276OnDio3Irq+0x48>
                RadioEvents->CadDone( true );
 8042efe:	4628      	mov	r0, r5
}
 8042f00:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
                RadioEvents->CadDone( false );
 8042f04:	4718      	bx	r3
            SX1276Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_CADDONE );
 8042f06:	2104      	movs	r1, #4
 8042f08:	2012      	movs	r0, #18
 8042f0a:	f7ff f827 	bl	8041f5c <SX1276Write>
            if( ( RadioEvents != NULL ) && ( RadioEvents->CadDone != NULL ) )
 8042f0e:	f8d4 3104 	ldr.w	r3, [r4, #260]	; 0x104
 8042f12:	b11b      	cbz	r3, 8042f1c <SX1276OnDio3Irq+0x48>
 8042f14:	699b      	ldr	r3, [r3, #24]
 8042f16:	b10b      	cbz	r3, 8042f1c <SX1276OnDio3Irq+0x48>
                RadioEvents->CadDone( false );
 8042f18:	4630      	mov	r0, r6
 8042f1a:	e7f1      	b.n	8042f00 <SX1276OnDio3Irq+0x2c>
}
 8042f1c:	bd70      	pop	{r4, r5, r6, pc}
 8042f1e:	bf00      	nop
 8042f20:	20003e5c 	.word	0x20003e5c
 8042f24:	2000248c 	.word	0x2000248c

08042f28 <SX1276WriteFifo>:
    SX1276WriteBuffer( 0, buffer, size );
 8042f28:	460a      	mov	r2, r1
 8042f2a:	4601      	mov	r1, r0
 8042f2c:	2000      	movs	r0, #0
 8042f2e:	f7fe bff5 	b.w	8041f1c <SX1276WriteBuffer>
	...

08042f34 <SX1276Send>:
{
 8042f34:	b537      	push	{r0, r1, r2, r4, r5, lr}
    switch( SX1276.Settings.Modem )
 8042f36:	4c39      	ldr	r4, [pc, #228]	; (804301c <SX1276Send+0xe8>)
{
 8042f38:	f88d 1007 	strb.w	r1, [sp, #7]
    switch( SX1276.Settings.Modem )
 8042f3c:	7963      	ldrb	r3, [r4, #5]
{
 8042f3e:	4605      	mov	r5, r0
    switch( SX1276.Settings.Modem )
 8042f40:	b11b      	cbz	r3, 8042f4a <SX1276Send+0x16>
 8042f42:	2b01      	cmp	r3, #1
 8042f44:	d02f      	beq.n	8042fa6 <SX1276Send+0x72>
    uint32_t txTimeout = 0;
 8042f46:	2000      	movs	r0, #0
 8042f48:	e01d      	b.n	8042f86 <SX1276Send+0x52>
            SX1276.Settings.FskPacketHandler.NbBytes = 0;
 8042f4a:	87a3      	strh	r3, [r4, #60]	; 0x3c
            if( SX1276.Settings.Fsk.FixLen == false )
 8042f4c:	f894 3022 	ldrb.w	r3, [r4, #34]	; 0x22
            SX1276.Settings.FskPacketHandler.Size = size;
 8042f50:	f89d 1007 	ldrb.w	r1, [sp, #7]
 8042f54:	8761      	strh	r1, [r4, #58]	; 0x3a
            if( SX1276.Settings.Fsk.FixLen == false )
 8042f56:	b9d3      	cbnz	r3, 8042f8e <SX1276Send+0x5a>
                SX1276WriteFifo( ( uint8_t* )&size, 1 );
 8042f58:	2101      	movs	r1, #1
 8042f5a:	f10d 0007 	add.w	r0, sp, #7
 8042f5e:	f7ff ffe3 	bl	8042f28 <SX1276WriteFifo>
            if( ( size > 0 ) && ( size <= 64 ) )
 8042f62:	f89d 2007 	ldrb.w	r2, [sp, #7]
 8042f66:	1e53      	subs	r3, r2, #1
 8042f68:	2b3f      	cmp	r3, #63	; 0x3f
 8042f6a:	d814      	bhi.n	8042f96 <SX1276Send+0x62>
                SX1276.Settings.FskPacketHandler.ChunkSize = size;
 8042f6c:	f884 203f 	strb.w	r2, [r4, #63]	; 0x3f
            SX1276WriteFifo( buffer, SX1276.Settings.FskPacketHandler.ChunkSize );
 8042f70:	4628      	mov	r0, r5
 8042f72:	f894 103f 	ldrb.w	r1, [r4, #63]	; 0x3f
 8042f76:	f7ff ffd7 	bl	8042f28 <SX1276WriteFifo>
            SX1276.Settings.FskPacketHandler.NbBytes += SX1276.Settings.FskPacketHandler.ChunkSize;
 8042f7a:	8fa2      	ldrh	r2, [r4, #60]	; 0x3c
 8042f7c:	f894 303f 	ldrb.w	r3, [r4, #63]	; 0x3f
            txTimeout = SX1276.Settings.Fsk.TxTimeout;
 8042f80:	6aa0      	ldr	r0, [r4, #40]	; 0x28
            SX1276.Settings.FskPacketHandler.NbBytes += SX1276.Settings.FskPacketHandler.ChunkSize;
 8042f82:	4413      	add	r3, r2
 8042f84:	87a3      	strh	r3, [r4, #60]	; 0x3c
    SX1276SetTx( txTimeout );
 8042f86:	f7ff fb21 	bl	80425cc <SX1276SetTx>
}
 8042f8a:	b003      	add	sp, #12
 8042f8c:	bd30      	pop	{r4, r5, pc}
                SX1276Write( REG_PAYLOADLENGTH, size );
 8042f8e:	2032      	movs	r0, #50	; 0x32
 8042f90:	f7fe ffe4 	bl	8041f5c <SX1276Write>
 8042f94:	e7e5      	b.n	8042f62 <SX1276Send+0x2e>
                memcpy1( RxTxBuffer, buffer, size );
 8042f96:	4629      	mov	r1, r5
 8042f98:	4821      	ldr	r0, [pc, #132]	; (8043020 <SX1276Send+0xec>)
 8042f9a:	f00b fc3e 	bl	804e81a <memcpy1>
                SX1276.Settings.FskPacketHandler.ChunkSize = 32;
 8042f9e:	2320      	movs	r3, #32
 8042fa0:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 8042fa4:	e7e4      	b.n	8042f70 <SX1276Send+0x3c>
            if( SX1276.Settings.LoRa.IqInverted == true )
 8042fa6:	f894 3055 	ldrb.w	r3, [r4, #85]	; 0x55
                SX1276Write( REG_LR_INVERTIQ, ( ( SX1276Read( REG_LR_INVERTIQ ) & RFLR_INVERTIQ_TX_MASK & RFLR_INVERTIQ_RX_MASK ) | RFLR_INVERTIQ_RX_OFF | RFLR_INVERTIQ_TX_ON ) );
 8042faa:	2033      	movs	r0, #51	; 0x33
            if( SX1276.Settings.LoRa.IqInverted == true )
 8042fac:	b35b      	cbz	r3, 8043006 <SX1276Send+0xd2>
                SX1276Write( REG_LR_INVERTIQ, ( ( SX1276Read( REG_LR_INVERTIQ ) & RFLR_INVERTIQ_TX_MASK & RFLR_INVERTIQ_RX_MASK ) | RFLR_INVERTIQ_RX_OFF | RFLR_INVERTIQ_TX_ON ) );
 8042fae:	f7ff f825 	bl	8041ffc <SX1276Read>
 8042fb2:	f000 01be 	and.w	r1, r0, #190	; 0xbe
 8042fb6:	2033      	movs	r0, #51	; 0x33
 8042fb8:	f7fe ffd0 	bl	8041f5c <SX1276Write>
                SX1276Write( REG_LR_INVERTIQ2, RFLR_INVERTIQ2_ON );
 8042fbc:	2119      	movs	r1, #25
                SX1276Write( REG_LR_INVERTIQ2, RFLR_INVERTIQ2_OFF );
 8042fbe:	203b      	movs	r0, #59	; 0x3b
 8042fc0:	f7fe ffcc 	bl	8041f5c <SX1276Write>
            SX1276.Settings.LoRaPacketHandler.Size = size;
 8042fc4:	f89d 1007 	ldrb.w	r1, [sp, #7]
 8042fc8:	f884 1064 	strb.w	r1, [r4, #100]	; 0x64
            SX1276Write( REG_LR_PAYLOADLENGTH, size );
 8042fcc:	2022      	movs	r0, #34	; 0x22
 8042fce:	f7fe ffc5 	bl	8041f5c <SX1276Write>
            SX1276Write( REG_LR_FIFOTXBASEADDR, 0 );
 8042fd2:	2100      	movs	r1, #0
 8042fd4:	200e      	movs	r0, #14
 8042fd6:	f7fe ffc1 	bl	8041f5c <SX1276Write>
            SX1276Write( REG_LR_FIFOADDRPTR, 0 );
 8042fda:	2100      	movs	r1, #0
 8042fdc:	200d      	movs	r0, #13
 8042fde:	f7fe ffbd 	bl	8041f5c <SX1276Write>
            if( ( SX1276Read( REG_OPMODE ) & ~RF_OPMODE_MASK ) == RF_OPMODE_SLEEP )
 8042fe2:	2001      	movs	r0, #1
 8042fe4:	f7ff f80a 	bl	8041ffc <SX1276Read>
 8042fe8:	f030 03f8 	bics.w	r3, r0, #248	; 0xf8
 8042fec:	d104      	bne.n	8042ff8 <SX1276Send+0xc4>
                SX1276SetStby( );
 8042fee:	f7ff f9d5 	bl	804239c <SX1276SetStby>
                DelayMs( 1 );
 8042ff2:	2001      	movs	r0, #1
 8042ff4:	f00d f826 	bl	8050044 <HAL_Delay>
            SX1276WriteFifo( buffer, size );
 8042ff8:	4628      	mov	r0, r5
 8042ffa:	f89d 1007 	ldrb.w	r1, [sp, #7]
 8042ffe:	f7ff ff93 	bl	8042f28 <SX1276WriteFifo>
            txTimeout = SX1276.Settings.LoRa.TxTimeout;
 8043002:	6da0      	ldr	r0, [r4, #88]	; 0x58
        break;
 8043004:	e7bf      	b.n	8042f86 <SX1276Send+0x52>
                SX1276Write( REG_LR_INVERTIQ, ( ( SX1276Read( REG_LR_INVERTIQ ) & RFLR_INVERTIQ_TX_MASK & RFLR_INVERTIQ_RX_MASK ) | RFLR_INVERTIQ_RX_OFF | RFLR_INVERTIQ_TX_OFF ) );
 8043006:	f7fe fff9 	bl	8041ffc <SX1276Read>
 804300a:	f000 01be 	and.w	r1, r0, #190	; 0xbe
 804300e:	f041 0101 	orr.w	r1, r1, #1
 8043012:	2033      	movs	r0, #51	; 0x33
 8043014:	f7fe ffa2 	bl	8041f5c <SX1276Write>
                SX1276Write( REG_LR_INVERTIQ2, RFLR_INVERTIQ2_OFF );
 8043018:	211d      	movs	r1, #29
 804301a:	e7d0      	b.n	8042fbe <SX1276Send+0x8a>
 804301c:	20003e5c 	.word	0x20003e5c
 8043020:	20002490 	.word	0x20002490

08043024 <SX1276ReadFifo>:
    SX1276ReadBuffer( 0, buffer, size );
 8043024:	460a      	mov	r2, r1
 8043026:	4601      	mov	r1, r0
 8043028:	2000      	movs	r0, #0
 804302a:	f7fe bfc7 	b.w	8041fbc <SX1276ReadBuffer>
	...

08043030 <SX1276OnDio0Irq>:
{
 8043030:	b573      	push	{r0, r1, r4, r5, r6, lr}
    switch( SX1276.Settings.State )
 8043032:	4e89      	ldr	r6, [pc, #548]	; (8043258 <SX1276OnDio0Irq+0x228>)
    volatile uint8_t irqFlags = 0;
 8043034:	2300      	movs	r3, #0
 8043036:	f88d 3007 	strb.w	r3, [sp, #7]
    switch( SX1276.Settings.State )
 804303a:	7933      	ldrb	r3, [r6, #4]
 804303c:	2b01      	cmp	r3, #1
 804303e:	4634      	mov	r4, r6
 8043040:	d004      	beq.n	804304c <SX1276OnDio0Irq+0x1c>
 8043042:	2b02      	cmp	r3, #2
 8043044:	f000 80f4 	beq.w	8043230 <SX1276OnDio0Irq+0x200>
}
 8043048:	b002      	add	sp, #8
 804304a:	bd70      	pop	{r4, r5, r6, pc}
            switch( SX1276.Settings.Modem )
 804304c:	7973      	ldrb	r3, [r6, #5]
 804304e:	b33b      	cbz	r3, 80430a0 <SX1276OnDio0Irq+0x70>
 8043050:	2b01      	cmp	r3, #1
 8043052:	d1f9      	bne.n	8043048 <SX1276OnDio0Irq+0x18>
                    SX1276Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_RXDONE );
 8043054:	2140      	movs	r1, #64	; 0x40
 8043056:	2012      	movs	r0, #18
 8043058:	f7fe ff80 	bl	8041f5c <SX1276Write>
                    irqFlags = SX1276Read( REG_LR_IRQFLAGS );
 804305c:	2012      	movs	r0, #18
 804305e:	f7fe ffcd 	bl	8041ffc <SX1276Read>
 8043062:	f88d 0007 	strb.w	r0, [sp, #7]
                    if( ( irqFlags & RFLR_IRQFLAGS_PAYLOADCRCERROR_MASK ) == RFLR_IRQFLAGS_PAYLOADCRCERROR )
 8043066:	f89d 3007 	ldrb.w	r3, [sp, #7]
 804306a:	4d7c      	ldr	r5, [pc, #496]	; (804325c <SX1276OnDio0Irq+0x22c>)
 804306c:	f013 0f20 	tst.w	r3, #32
 8043070:	f000 808d 	beq.w	804318e <SX1276OnDio0Irq+0x15e>
                        SX1276Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_PAYLOADCRCERROR );
 8043074:	2120      	movs	r1, #32
 8043076:	2012      	movs	r0, #18
 8043078:	f7fe ff70 	bl	8041f5c <SX1276Write>
                        if( SX1276.Settings.LoRa.RxContinuous == false )
 804307c:	f896 3056 	ldrb.w	r3, [r6, #86]	; 0x56
 8043080:	b903      	cbnz	r3, 8043084 <SX1276OnDio0Irq+0x54>
                            SX1276.Settings.State = RF_IDLE;
 8043082:	7133      	strb	r3, [r6, #4]
                        TimerStop( &RxTimeoutTimer );
 8043084:	4876      	ldr	r0, [pc, #472]	; (8043260 <SX1276OnDio0Irq+0x230>)
 8043086:	f00b fad9 	bl	804e63c <TimerStop>
                        if( ( RadioEvents != NULL ) && ( RadioEvents->RxError != NULL ) )
 804308a:	f8d5 3104 	ldr.w	r3, [r5, #260]	; 0x104
 804308e:	2b00      	cmp	r3, #0
 8043090:	d0da      	beq.n	8043048 <SX1276OnDio0Irq+0x18>
 8043092:	691b      	ldr	r3, [r3, #16]
                if( ( RadioEvents != NULL ) && ( RadioEvents->TxDone != NULL ) )
 8043094:	2b00      	cmp	r3, #0
 8043096:	d0d7      	beq.n	8043048 <SX1276OnDio0Irq+0x18>
}
 8043098:	b002      	add	sp, #8
 804309a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
                    RadioEvents->TxDone( );
 804309e:	4718      	bx	r3
                if( SX1276.Settings.Fsk.CrcOn == true )
 80430a0:	f896 3024 	ldrb.w	r3, [r6, #36]	; 0x24
 80430a4:	4d6d      	ldr	r5, [pc, #436]	; (804325c <SX1276OnDio0Irq+0x22c>)
 80430a6:	b393      	cbz	r3, 804310e <SX1276OnDio0Irq+0xde>
                    irqFlags = SX1276Read( REG_IRQFLAGS2 );
 80430a8:	203f      	movs	r0, #63	; 0x3f
 80430aa:	f7fe ffa7 	bl	8041ffc <SX1276Read>
 80430ae:	f88d 0007 	strb.w	r0, [sp, #7]
                    if( ( irqFlags & RF_IRQFLAGS2_CRCOK ) != RF_IRQFLAGS2_CRCOK )
 80430b2:	f89d 3007 	ldrb.w	r3, [sp, #7]
 80430b6:	079b      	lsls	r3, r3, #30
 80430b8:	d429      	bmi.n	804310e <SX1276OnDio0Irq+0xde>
                        SX1276Write( REG_IRQFLAGS1, RF_IRQFLAGS1_RSSI |
 80430ba:	210b      	movs	r1, #11
 80430bc:	203e      	movs	r0, #62	; 0x3e
 80430be:	f7fe ff4d 	bl	8041f5c <SX1276Write>
                        SX1276Write( REG_IRQFLAGS2, RF_IRQFLAGS2_FIFOOVERRUN );
 80430c2:	2110      	movs	r1, #16
 80430c4:	203f      	movs	r0, #63	; 0x3f
 80430c6:	f7fe ff49 	bl	8041f5c <SX1276Write>
                        TimerStop( &RxTimeoutTimer );
 80430ca:	4865      	ldr	r0, [pc, #404]	; (8043260 <SX1276OnDio0Irq+0x230>)
 80430cc:	f00b fab6 	bl	804e63c <TimerStop>
                        if( SX1276.Settings.Fsk.RxContinuous == false )
 80430d0:	f896 6026 	ldrb.w	r6, [r6, #38]	; 0x26
 80430d4:	b976      	cbnz	r6, 80430f4 <SX1276OnDio0Irq+0xc4>
                            TimerStop( &RxTimeoutSyncWord );
 80430d6:	4863      	ldr	r0, [pc, #396]	; (8043264 <SX1276OnDio0Irq+0x234>)
 80430d8:	f00b fab0 	bl	804e63c <TimerStop>
                            SX1276.Settings.State = RF_IDLE;
 80430dc:	7126      	strb	r6, [r4, #4]
                        if( ( RadioEvents != NULL ) && ( RadioEvents->RxError != NULL ) )
 80430de:	f8d5 3104 	ldr.w	r3, [r5, #260]	; 0x104
 80430e2:	b113      	cbz	r3, 80430ea <SX1276OnDio0Irq+0xba>
 80430e4:	691b      	ldr	r3, [r3, #16]
 80430e6:	b103      	cbz	r3, 80430ea <SX1276OnDio0Irq+0xba>
                            RadioEvents->RxError( );
 80430e8:	4798      	blx	r3
                        SX1276.Settings.FskPacketHandler.PreambleDetected = false;
 80430ea:	2300      	movs	r3, #0
 80430ec:	8623      	strh	r3, [r4, #48]	; 0x30
                        SX1276.Settings.FskPacketHandler.NbBytes = 0;
 80430ee:	87a3      	strh	r3, [r4, #60]	; 0x3c
                        SX1276.Settings.FskPacketHandler.Size = 0;
 80430f0:	8763      	strh	r3, [r4, #58]	; 0x3a
                        break;
 80430f2:	e7a9      	b.n	8043048 <SX1276OnDio0Irq+0x18>
                            SX1276Write( REG_RXCONFIG, SX1276Read( REG_RXCONFIG ) | RF_RXCONFIG_RESTARTRXWITHOUTPLLLOCK );
 80430f4:	200d      	movs	r0, #13
 80430f6:	f7fe ff81 	bl	8041ffc <SX1276Read>
 80430fa:	f040 0140 	orr.w	r1, r0, #64	; 0x40
 80430fe:	b2c9      	uxtb	r1, r1
 8043100:	200d      	movs	r0, #13
 8043102:	f7fe ff2b 	bl	8041f5c <SX1276Write>
                            TimerStart( &RxTimeoutSyncWord );
 8043106:	4857      	ldr	r0, [pc, #348]	; (8043264 <SX1276OnDio0Irq+0x234>)
 8043108:	f00b fa26 	bl	804e558 <TimerStart>
 804310c:	e7e7      	b.n	80430de <SX1276OnDio0Irq+0xae>
                if( ( SX1276.Settings.FskPacketHandler.Size == 0 ) && ( SX1276.Settings.FskPacketHandler.NbBytes == 0 ) )
 804310e:	8f61      	ldrh	r1, [r4, #58]	; 0x3a
 8043110:	8fa0      	ldrh	r0, [r4, #60]	; 0x3c
 8043112:	4e55      	ldr	r6, [pc, #340]	; (8043268 <SX1276OnDio0Irq+0x238>)
 8043114:	b951      	cbnz	r1, 804312c <SX1276OnDio0Irq+0xfc>
 8043116:	b948      	cbnz	r0, 804312c <SX1276OnDio0Irq+0xfc>
                    if( SX1276.Settings.Fsk.FixLen == false )
 8043118:	f894 3022 	ldrb.w	r3, [r4, #34]	; 0x22
 804311c:	bb2b      	cbnz	r3, 804316a <SX1276OnDio0Irq+0x13a>
                        SX1276ReadFifo( ( uint8_t* )&SX1276.Settings.FskPacketHandler.Size, 1 );
 804311e:	2101      	movs	r1, #1
 8043120:	4852      	ldr	r0, [pc, #328]	; (804326c <SX1276OnDio0Irq+0x23c>)
 8043122:	f7ff ff7f 	bl	8043024 <SX1276ReadFifo>
                    SX1276ReadFifo( RxTxBuffer + SX1276.Settings.FskPacketHandler.NbBytes, SX1276.Settings.FskPacketHandler.Size - SX1276.Settings.FskPacketHandler.NbBytes );
 8043126:	8fa0      	ldrh	r0, [r4, #60]	; 0x3c
 8043128:	f894 103a 	ldrb.w	r1, [r4, #58]	; 0x3a
                    SX1276ReadFifo( RxTxBuffer + SX1276.Settings.FskPacketHandler.NbBytes, SX1276.Settings.FskPacketHandler.Size - SX1276.Settings.FskPacketHandler.NbBytes );
 804312c:	1a09      	subs	r1, r1, r0
 804312e:	b2c9      	uxtb	r1, r1
 8043130:	4430      	add	r0, r6
 8043132:	f7ff ff77 	bl	8043024 <SX1276ReadFifo>
                    SX1276.Settings.FskPacketHandler.NbBytes += ( SX1276.Settings.FskPacketHandler.Size - SX1276.Settings.FskPacketHandler.NbBytes );
 8043136:	8f63      	ldrh	r3, [r4, #58]	; 0x3a
                TimerStop( &RxTimeoutTimer );
 8043138:	4849      	ldr	r0, [pc, #292]	; (8043260 <SX1276OnDio0Irq+0x230>)
                    SX1276.Settings.FskPacketHandler.NbBytes += ( SX1276.Settings.FskPacketHandler.Size - SX1276.Settings.FskPacketHandler.NbBytes );
 804313a:	87a3      	strh	r3, [r4, #60]	; 0x3c
                TimerStop( &RxTimeoutTimer );
 804313c:	f00b fa7e 	bl	804e63c <TimerStop>
                if( SX1276.Settings.Fsk.RxContinuous == false )
 8043140:	f894 3026 	ldrb.w	r3, [r4, #38]	; 0x26
 8043144:	b9b3      	cbnz	r3, 8043174 <SX1276OnDio0Irq+0x144>
                    TimerStop( &RxTimeoutSyncWord );
 8043146:	4847      	ldr	r0, [pc, #284]	; (8043264 <SX1276OnDio0Irq+0x234>)
                    SX1276.Settings.State = RF_IDLE;
 8043148:	7123      	strb	r3, [r4, #4]
                    TimerStop( &RxTimeoutSyncWord );
 804314a:	f00b fa77 	bl	804e63c <TimerStop>
                if( ( RadioEvents != NULL ) && ( RadioEvents->RxDone != NULL ) )
 804314e:	f8d5 3104 	ldr.w	r3, [r5, #260]	; 0x104
 8043152:	2b00      	cmp	r3, #0
 8043154:	d0c9      	beq.n	80430ea <SX1276OnDio0Irq+0xba>
 8043156:	689d      	ldr	r5, [r3, #8]
 8043158:	2d00      	cmp	r5, #0
 804315a:	d0c6      	beq.n	80430ea <SX1276OnDio0Irq+0xba>
                    RadioEvents->RxDone( RxTxBuffer, SX1276.Settings.FskPacketHandler.Size, SX1276.Settings.FskPacketHandler.RssiValue, 0 );
 804315c:	2300      	movs	r3, #0
 804315e:	f994 2032 	ldrsb.w	r2, [r4, #50]	; 0x32
 8043162:	8f61      	ldrh	r1, [r4, #58]	; 0x3a
 8043164:	4840      	ldr	r0, [pc, #256]	; (8043268 <SX1276OnDio0Irq+0x238>)
 8043166:	47a8      	blx	r5
 8043168:	e7bf      	b.n	80430ea <SX1276OnDio0Irq+0xba>
                        SX1276.Settings.FskPacketHandler.Size = SX1276Read( REG_PAYLOADLENGTH );
 804316a:	2032      	movs	r0, #50	; 0x32
 804316c:	f7fe ff46 	bl	8041ffc <SX1276Read>
 8043170:	8760      	strh	r0, [r4, #58]	; 0x3a
 8043172:	e7d8      	b.n	8043126 <SX1276OnDio0Irq+0xf6>
                    SX1276Write( REG_RXCONFIG, SX1276Read( REG_RXCONFIG ) | RF_RXCONFIG_RESTARTRXWITHOUTPLLLOCK );
 8043174:	200d      	movs	r0, #13
 8043176:	f7fe ff41 	bl	8041ffc <SX1276Read>
 804317a:	f040 0140 	orr.w	r1, r0, #64	; 0x40
 804317e:	b2c9      	uxtb	r1, r1
 8043180:	200d      	movs	r0, #13
 8043182:	f7fe feeb 	bl	8041f5c <SX1276Write>
                    TimerStart( &RxTimeoutSyncWord );
 8043186:	4837      	ldr	r0, [pc, #220]	; (8043264 <SX1276OnDio0Irq+0x234>)
 8043188:	f00b f9e6 	bl	804e558 <TimerStart>
 804318c:	e7df      	b.n	804314e <SX1276OnDio0Irq+0x11e>
                    SX1276.Settings.LoRaPacketHandler.SnrValue = ( ( ( int8_t )SX1276Read( REG_LR_PKTSNRVALUE ) ) + 2 ) >> 2;
 804318e:	2019      	movs	r0, #25
 8043190:	f7fe ff34 	bl	8041ffc <SX1276Read>
 8043194:	b240      	sxtb	r0, r0
 8043196:	3002      	adds	r0, #2
 8043198:	1080      	asrs	r0, r0, #2
 804319a:	f886 0060 	strb.w	r0, [r6, #96]	; 0x60
                    int16_t rssi = SX1276Read( REG_LR_PKTRSSIVALUE );
 804319e:	201a      	movs	r0, #26
 80431a0:	f7fe ff2c 	bl	8041ffc <SX1276Read>
                    if( SX1276.Settings.LoRaPacketHandler.SnrValue < 0 )
 80431a4:	f996 3060 	ldrsb.w	r3, [r6, #96]	; 0x60
 80431a8:	4931      	ldr	r1, [pc, #196]	; (8043270 <SX1276OnDio0Irq+0x240>)
 80431aa:	f340 120b 	sbfx	r2, r0, #4, #12
 80431ae:	2b00      	cmp	r3, #0
 80431b0:	b292      	uxth	r2, r2
 80431b2:	b280      	uxth	r0, r0
 80431b4:	da36      	bge.n	8043224 <SX1276OnDio0Irq+0x1f4>
                        if( SX1276.Settings.Channel > RF_MID_BAND_THRESH )
 80431b6:	68b6      	ldr	r6, [r6, #8]
 80431b8:	b29b      	uxth	r3, r3
 80431ba:	428e      	cmp	r6, r1
                            SX1276.Settings.LoRaPacketHandler.RssiValue = RSSI_OFFSET_HF + rssi + ( rssi >> 4 ) +
 80431bc:	bf8c      	ite	hi
 80431be:	3b9d      	subhi	r3, #157	; 0x9d
                            SX1276.Settings.LoRaPacketHandler.RssiValue = RSSI_OFFSET_LF + rssi + ( rssi >> 4 ) +
 80431c0:	3ba4      	subls	r3, #164	; 0xa4
 80431c2:	4418      	add	r0, r3
                            SX1276.Settings.LoRaPacketHandler.RssiValue = RSSI_OFFSET_LF + rssi + ( rssi >> 4 );
 80431c4:	4410      	add	r0, r2
 80431c6:	f8a4 0062 	strh.w	r0, [r4, #98]	; 0x62
                    SX1276.Settings.LoRaPacketHandler.Size = SX1276Read( REG_LR_RXNBBYTES );
 80431ca:	2013      	movs	r0, #19
 80431cc:	f7fe ff16 	bl	8041ffc <SX1276Read>
 80431d0:	f884 0064 	strb.w	r0, [r4, #100]	; 0x64
                    SX1276Write( REG_LR_FIFOADDRPTR, SX1276Read( REG_LR_FIFORXCURRENTADDR ) );
 80431d4:	2010      	movs	r0, #16
 80431d6:	f7fe ff11 	bl	8041ffc <SX1276Read>
 80431da:	4601      	mov	r1, r0
 80431dc:	200d      	movs	r0, #13
 80431de:	f7fe febd 	bl	8041f5c <SX1276Write>
                    SX1276ReadFifo( RxTxBuffer, SX1276.Settings.LoRaPacketHandler.Size );
 80431e2:	f894 1064 	ldrb.w	r1, [r4, #100]	; 0x64
 80431e6:	4820      	ldr	r0, [pc, #128]	; (8043268 <SX1276OnDio0Irq+0x238>)
 80431e8:	f7ff ff1c 	bl	8043024 <SX1276ReadFifo>
                    if( SX1276.Settings.LoRa.RxContinuous == false )
 80431ec:	f894 3056 	ldrb.w	r3, [r4, #86]	; 0x56
 80431f0:	b903      	cbnz	r3, 80431f4 <SX1276OnDio0Irq+0x1c4>
                        SX1276.Settings.State = RF_IDLE;
 80431f2:	7123      	strb	r3, [r4, #4]
                    TimerStop( &RxTimeoutTimer );
 80431f4:	481a      	ldr	r0, [pc, #104]	; (8043260 <SX1276OnDio0Irq+0x230>)
 80431f6:	f00b fa21 	bl	804e63c <TimerStop>
                    if( ( RadioEvents != NULL ) && ( RadioEvents->RxDone != NULL ) )
 80431fa:	f8d5 3104 	ldr.w	r3, [r5, #260]	; 0x104
 80431fe:	2b00      	cmp	r3, #0
 8043200:	f43f af22 	beq.w	8043048 <SX1276OnDio0Irq+0x18>
 8043204:	689d      	ldr	r5, [r3, #8]
 8043206:	2d00      	cmp	r5, #0
 8043208:	f43f af1e 	beq.w	8043048 <SX1276OnDio0Irq+0x18>
                        RadioEvents->RxDone( RxTxBuffer, SX1276.Settings.LoRaPacketHandler.Size, SX1276.Settings.LoRaPacketHandler.RssiValue, SX1276.Settings.LoRaPacketHandler.SnrValue );
 804320c:	f994 3060 	ldrsb.w	r3, [r4, #96]	; 0x60
 8043210:	f9b4 2062 	ldrsh.w	r2, [r4, #98]	; 0x62
 8043214:	f894 1064 	ldrb.w	r1, [r4, #100]	; 0x64
 8043218:	4813      	ldr	r0, [pc, #76]	; (8043268 <SX1276OnDio0Irq+0x238>)
 804321a:	46ac      	mov	ip, r5
}
 804321c:	b002      	add	sp, #8
 804321e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
                        RadioEvents->RxDone( RxTxBuffer, SX1276.Settings.LoRaPacketHandler.Size, SX1276.Settings.LoRaPacketHandler.RssiValue, SX1276.Settings.LoRaPacketHandler.SnrValue );
 8043222:	4760      	bx	ip
                        if( SX1276.Settings.Channel > RF_MID_BAND_THRESH )
 8043224:	68b3      	ldr	r3, [r6, #8]
 8043226:	428b      	cmp	r3, r1
                            SX1276.Settings.LoRaPacketHandler.RssiValue = RSSI_OFFSET_HF + rssi + ( rssi >> 4 );
 8043228:	bf8c      	ite	hi
 804322a:	389d      	subhi	r0, #157	; 0x9d
                            SX1276.Settings.LoRaPacketHandler.RssiValue = RSSI_OFFSET_LF + rssi + ( rssi >> 4 );
 804322c:	38a4      	subls	r0, #164	; 0xa4
 804322e:	e7c9      	b.n	80431c4 <SX1276OnDio0Irq+0x194>
            TimerStop( &TxTimeoutTimer );
 8043230:	4810      	ldr	r0, [pc, #64]	; (8043274 <SX1276OnDio0Irq+0x244>)
 8043232:	f00b fa03 	bl	804e63c <TimerStop>
            switch( SX1276.Settings.Modem )
 8043236:	7973      	ldrb	r3, [r6, #5]
 8043238:	2b01      	cmp	r3, #1
 804323a:	d103      	bne.n	8043244 <SX1276OnDio0Irq+0x214>
                SX1276Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_TXDONE );
 804323c:	2108      	movs	r1, #8
 804323e:	2012      	movs	r0, #18
 8043240:	f7fe fe8c 	bl	8041f5c <SX1276Write>
                SX1276.Settings.State = RF_IDLE;
 8043244:	2300      	movs	r3, #0
 8043246:	7123      	strb	r3, [r4, #4]
                if( ( RadioEvents != NULL ) && ( RadioEvents->TxDone != NULL ) )
 8043248:	4b04      	ldr	r3, [pc, #16]	; (804325c <SX1276OnDio0Irq+0x22c>)
 804324a:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 804324e:	2b00      	cmp	r3, #0
 8043250:	f43f aefa 	beq.w	8043048 <SX1276OnDio0Irq+0x18>
 8043254:	681b      	ldr	r3, [r3, #0]
 8043256:	e71d      	b.n	8043094 <SX1276OnDio0Irq+0x64>
 8043258:	20003e5c 	.word	0x20003e5c
 804325c:	2000248c 	.word	0x2000248c
 8043260:	20003ec4 	.word	0x20003ec4
 8043264:	20003e44 	.word	0x20003e44
 8043268:	20002490 	.word	0x20002490
 804326c:	20003e96 	.word	0x20003e96
 8043270:	1f4add40 	.word	0x1f4add40
 8043274:	20003e2c 	.word	0x20003e2c

08043278 <SX1276OnDio1Irq>:
{
 8043278:	b570      	push	{r4, r5, r6, lr}
    switch( SX1276.Settings.State )
 804327a:	4c33      	ldr	r4, [pc, #204]	; (8043348 <SX1276OnDio1Irq+0xd0>)
 804327c:	7926      	ldrb	r6, [r4, #4]
 804327e:	2e01      	cmp	r6, #1
 8043280:	4625      	mov	r5, r4
 8043282:	d002      	beq.n	804328a <SX1276OnDio1Irq+0x12>
 8043284:	2e02      	cmp	r6, #2
 8043286:	d045      	beq.n	8043314 <SX1276OnDio1Irq+0x9c>
}
 8043288:	bd70      	pop	{r4, r5, r6, pc}
            switch( SX1276.Settings.Modem )
 804328a:	7963      	ldrb	r3, [r4, #5]
 804328c:	b1ab      	cbz	r3, 80432ba <SX1276OnDio1Irq+0x42>
 804328e:	2b01      	cmp	r3, #1
 8043290:	d1fa      	bne.n	8043288 <SX1276OnDio1Irq+0x10>
                TimerStop( &RxTimeoutTimer );
 8043292:	482e      	ldr	r0, [pc, #184]	; (804334c <SX1276OnDio1Irq+0xd4>)
 8043294:	f00b f9d2 	bl	804e63c <TimerStop>
                SX1276Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_RXTIMEOUT );
 8043298:	2180      	movs	r1, #128	; 0x80
 804329a:	2012      	movs	r0, #18
 804329c:	f7fe fe5e 	bl	8041f5c <SX1276Write>
                SX1276.Settings.State = RF_IDLE;
 80432a0:	2300      	movs	r3, #0
 80432a2:	7123      	strb	r3, [r4, #4]
                if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 80432a4:	4b2a      	ldr	r3, [pc, #168]	; (8043350 <SX1276OnDio1Irq+0xd8>)
 80432a6:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 80432aa:	2b00      	cmp	r3, #0
 80432ac:	d0ec      	beq.n	8043288 <SX1276OnDio1Irq+0x10>
 80432ae:	68db      	ldr	r3, [r3, #12]
 80432b0:	2b00      	cmp	r3, #0
 80432b2:	d0e9      	beq.n	8043288 <SX1276OnDio1Irq+0x10>
}
 80432b4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
                    RadioEvents->RxTimeout( );
 80432b8:	4718      	bx	r3
                TimerStop( &RxTimeoutSyncWord );
 80432ba:	4826      	ldr	r0, [pc, #152]	; (8043354 <SX1276OnDio1Irq+0xdc>)
 80432bc:	f00b f9be 	bl	804e63c <TimerStop>
                if( ( SX1276.Settings.FskPacketHandler.Size == 0 ) && ( SX1276.Settings.FskPacketHandler.NbBytes == 0 ) )
 80432c0:	8f63      	ldrh	r3, [r4, #58]	; 0x3a
 80432c2:	b94b      	cbnz	r3, 80432d8 <SX1276OnDio1Irq+0x60>
 80432c4:	8fa3      	ldrh	r3, [r4, #60]	; 0x3c
 80432c6:	b93b      	cbnz	r3, 80432d8 <SX1276OnDio1Irq+0x60>
                    if( SX1276.Settings.Fsk.FixLen == false )
 80432c8:	f894 3022 	ldrb.w	r3, [r4, #34]	; 0x22
 80432cc:	b9c3      	cbnz	r3, 8043300 <SX1276OnDio1Irq+0x88>
                        SX1276ReadFifo( ( uint8_t* )&SX1276.Settings.FskPacketHandler.Size, 1 );
 80432ce:	4631      	mov	r1, r6
 80432d0:	f104 003a 	add.w	r0, r4, #58	; 0x3a
 80432d4:	f7ff fea6 	bl	8043024 <SX1276ReadFifo>
                if( ( SX1276.Settings.FskPacketHandler.Size - SX1276.Settings.FskPacketHandler.NbBytes ) >= SX1276.Settings.FskPacketHandler.FifoThresh )
 80432d8:	8faa      	ldrh	r2, [r5, #60]	; 0x3c
 80432da:	8f69      	ldrh	r1, [r5, #58]	; 0x3a
 80432dc:	f895 303e 	ldrb.w	r3, [r5, #62]	; 0x3e
 80432e0:	481d      	ldr	r0, [pc, #116]	; (8043358 <SX1276OnDio1Irq+0xe0>)
 80432e2:	1a89      	subs	r1, r1, r2
 80432e4:	4299      	cmp	r1, r3
 80432e6:	4410      	add	r0, r2
 80432e8:	db0f      	blt.n	804330a <SX1276OnDio1Irq+0x92>
                    SX1276ReadFifo( ( RxTxBuffer + SX1276.Settings.FskPacketHandler.NbBytes ), SX1276.Settings.FskPacketHandler.FifoThresh - 1 );
 80432ea:	1e59      	subs	r1, r3, #1
 80432ec:	b2c9      	uxtb	r1, r1
 80432ee:	f7ff fe99 	bl	8043024 <SX1276ReadFifo>
                    SX1276.Settings.FskPacketHandler.NbBytes += SX1276.Settings.FskPacketHandler.FifoThresh - 1;
 80432f2:	8fab      	ldrh	r3, [r5, #60]	; 0x3c
 80432f4:	1e5a      	subs	r2, r3, #1
 80432f6:	f895 303e 	ldrb.w	r3, [r5, #62]	; 0x3e
 80432fa:	4413      	add	r3, r2
                    SX1276.Settings.FskPacketHandler.NbBytes += ( SX1276.Settings.FskPacketHandler.Size - SX1276.Settings.FskPacketHandler.NbBytes );
 80432fc:	87ab      	strh	r3, [r5, #60]	; 0x3c
 80432fe:	e7c3      	b.n	8043288 <SX1276OnDio1Irq+0x10>
                        SX1276.Settings.FskPacketHandler.Size = SX1276Read( REG_PAYLOADLENGTH );
 8043300:	2032      	movs	r0, #50	; 0x32
 8043302:	f7fe fe7b 	bl	8041ffc <SX1276Read>
 8043306:	8760      	strh	r0, [r4, #58]	; 0x3a
 8043308:	e7e6      	b.n	80432d8 <SX1276OnDio1Irq+0x60>
                    SX1276ReadFifo( ( RxTxBuffer + SX1276.Settings.FskPacketHandler.NbBytes ), SX1276.Settings.FskPacketHandler.Size - SX1276.Settings.FskPacketHandler.NbBytes );
 804330a:	b2c9      	uxtb	r1, r1
 804330c:	f7ff fe8a 	bl	8043024 <SX1276ReadFifo>
                    SX1276.Settings.FskPacketHandler.NbBytes += ( SX1276.Settings.FskPacketHandler.Size - SX1276.Settings.FskPacketHandler.NbBytes );
 8043310:	8f6b      	ldrh	r3, [r5, #58]	; 0x3a
 8043312:	e7f3      	b.n	80432fc <SX1276OnDio1Irq+0x84>
            switch( SX1276.Settings.Modem )
 8043314:	7963      	ldrb	r3, [r4, #5]
 8043316:	2b00      	cmp	r3, #0
 8043318:	d1b6      	bne.n	8043288 <SX1276OnDio1Irq+0x10>
                if( ( SX1276.Settings.FskPacketHandler.Size - SX1276.Settings.FskPacketHandler.NbBytes ) > SX1276.Settings.FskPacketHandler.ChunkSize )
 804331a:	8fa2      	ldrh	r2, [r4, #60]	; 0x3c
 804331c:	8f63      	ldrh	r3, [r4, #58]	; 0x3a
 804331e:	f894 103f 	ldrb.w	r1, [r4, #63]	; 0x3f
 8043322:	480d      	ldr	r0, [pc, #52]	; (8043358 <SX1276OnDio1Irq+0xe0>)
 8043324:	1a9b      	subs	r3, r3, r2
 8043326:	428b      	cmp	r3, r1
 8043328:	4410      	add	r0, r2
 804332a:	dd07      	ble.n	804333c <SX1276OnDio1Irq+0xc4>
                    SX1276WriteFifo( ( RxTxBuffer + SX1276.Settings.FskPacketHandler.NbBytes ), SX1276.Settings.FskPacketHandler.ChunkSize );
 804332c:	f7ff fdfc 	bl	8042f28 <SX1276WriteFifo>
                    SX1276.Settings.FskPacketHandler.NbBytes += SX1276.Settings.FskPacketHandler.ChunkSize;
 8043330:	f894 303f 	ldrb.w	r3, [r4, #63]	; 0x3f
 8043334:	8fa2      	ldrh	r2, [r4, #60]	; 0x3c
 8043336:	4413      	add	r3, r2
                    SX1276.Settings.FskPacketHandler.NbBytes += SX1276.Settings.FskPacketHandler.Size - SX1276.Settings.FskPacketHandler.NbBytes;
 8043338:	87a3      	strh	r3, [r4, #60]	; 0x3c
}
 804333a:	e7a5      	b.n	8043288 <SX1276OnDio1Irq+0x10>
                    SX1276WriteFifo( RxTxBuffer + SX1276.Settings.FskPacketHandler.NbBytes, SX1276.Settings.FskPacketHandler.Size - SX1276.Settings.FskPacketHandler.NbBytes );
 804333c:	b2d9      	uxtb	r1, r3
 804333e:	f7ff fdf3 	bl	8042f28 <SX1276WriteFifo>
                    SX1276.Settings.FskPacketHandler.NbBytes += SX1276.Settings.FskPacketHandler.Size - SX1276.Settings.FskPacketHandler.NbBytes;
 8043342:	8f63      	ldrh	r3, [r4, #58]	; 0x3a
 8043344:	e7f8      	b.n	8043338 <SX1276OnDio1Irq+0xc0>
 8043346:	bf00      	nop
 8043348:	20003e5c 	.word	0x20003e5c
 804334c:	20003ec4 	.word	0x20003ec4
 8043350:	2000248c 	.word	0x2000248c
 8043354:	20003e44 	.word	0x20003e44
 8043358:	20002490 	.word	0x20002490

0804335c <SX1276SetMaxPayloadLength>:
{
 804335c:	b538      	push	{r3, r4, r5, lr}
 804335e:	4605      	mov	r5, r0
 8043360:	460c      	mov	r4, r1
    SX1276SetModem( modem );
 8043362:	f7ff f9a3 	bl	80426ac <SX1276SetModem>
    switch( modem )
 8043366:	b115      	cbz	r5, 804336e <SX1276SetMaxPayloadLength+0x12>
 8043368:	2d01      	cmp	r5, #1
 804336a:	d00b      	beq.n	8043384 <SX1276SetMaxPayloadLength+0x28>
}
 804336c:	bd38      	pop	{r3, r4, r5, pc}
        if( SX1276.Settings.Fsk.FixLen == false )
 804336e:	4b07      	ldr	r3, [pc, #28]	; (804338c <SX1276SetMaxPayloadLength+0x30>)
 8043370:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8043374:	2b00      	cmp	r3, #0
 8043376:	d1f9      	bne.n	804336c <SX1276SetMaxPayloadLength+0x10>
            SX1276Write( REG_PAYLOADLENGTH, max );
 8043378:	4621      	mov	r1, r4
 804337a:	2032      	movs	r0, #50	; 0x32
}
 804337c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
        SX1276Write( REG_LR_PAYLOADMAXLENGTH, max );
 8043380:	f7fe bdec 	b.w	8041f5c <SX1276Write>
 8043384:	4621      	mov	r1, r4
 8043386:	2023      	movs	r0, #35	; 0x23
 8043388:	e7f8      	b.n	804337c <SX1276SetMaxPayloadLength+0x20>
 804338a:	bf00      	nop
 804338c:	20003e5c 	.word	0x20003e5c

08043390 <SX1276SetPublicNetwork>:
{
 8043390:	b510      	push	{r4, lr}
 8043392:	4604      	mov	r4, r0
    SX1276SetModem( MODEM_LORA );
 8043394:	2001      	movs	r0, #1
 8043396:	f7ff f989 	bl	80426ac <SX1276SetModem>
    SX1276.Settings.LoRa.PublicNetwork = enable;
 804339a:	4b06      	ldr	r3, [pc, #24]	; (80433b4 <SX1276SetPublicNetwork+0x24>)
 804339c:	f883 405c 	strb.w	r4, [r3, #92]	; 0x5c
    if( enable == true )
 80433a0:	b12c      	cbz	r4, 80433ae <SX1276SetPublicNetwork+0x1e>
        SX1276Write( REG_LR_SYNCWORD, LORA_MAC_PUBLIC_SYNCWORD );
 80433a2:	2134      	movs	r1, #52	; 0x34
        SX1276Write( REG_LR_SYNCWORD, LORA_MAC_PRIVATE_SYNCWORD );
 80433a4:	2039      	movs	r0, #57	; 0x39
}
 80433a6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
        SX1276Write( REG_LR_SYNCWORD, LORA_MAC_PRIVATE_SYNCWORD );
 80433aa:	f7fe bdd7 	b.w	8041f5c <SX1276Write>
 80433ae:	2112      	movs	r1, #18
 80433b0:	e7f8      	b.n	80433a4 <SX1276SetPublicNetwork+0x14>
 80433b2:	bf00      	nop
 80433b4:	20003e5c 	.word	0x20003e5c

080433b8 <SX1276OnTimeoutIrq>:
{
 80433b8:	b570      	push	{r4, r5, r6, lr}
    switch( SX1276.Settings.State )
 80433ba:	4c2c      	ldr	r4, [pc, #176]	; (804346c <SX1276OnTimeoutIrq+0xb4>)
 80433bc:	7923      	ldrb	r3, [r4, #4]
 80433be:	2b01      	cmp	r3, #1
 80433c0:	4625      	mov	r5, r4
 80433c2:	d002      	beq.n	80433ca <SX1276OnTimeoutIrq+0x12>
 80433c4:	2b02      	cmp	r3, #2
 80433c6:	d02c      	beq.n	8043422 <SX1276OnTimeoutIrq+0x6a>
}
 80433c8:	bd70      	pop	{r4, r5, r6, pc}
        if( SX1276.Settings.Modem == MODEM_FSK )
 80433ca:	7963      	ldrb	r3, [r4, #5]
 80433cc:	b9cb      	cbnz	r3, 8043402 <SX1276OnTimeoutIrq+0x4a>
            SX1276.Settings.FskPacketHandler.PreambleDetected = false;
 80433ce:	8623      	strh	r3, [r4, #48]	; 0x30
            SX1276Write( REG_IRQFLAGS1, RF_IRQFLAGS1_RSSI |
 80433d0:	210b      	movs	r1, #11
 80433d2:	203e      	movs	r0, #62	; 0x3e
            SX1276.Settings.FskPacketHandler.NbBytes = 0;
 80433d4:	87a3      	strh	r3, [r4, #60]	; 0x3c
            SX1276.Settings.FskPacketHandler.Size = 0;
 80433d6:	8763      	strh	r3, [r4, #58]	; 0x3a
            SX1276Write( REG_IRQFLAGS1, RF_IRQFLAGS1_RSSI |
 80433d8:	f7fe fdc0 	bl	8041f5c <SX1276Write>
            SX1276Write( REG_IRQFLAGS2, RF_IRQFLAGS2_FIFOOVERRUN );
 80433dc:	2110      	movs	r1, #16
 80433de:	203f      	movs	r0, #63	; 0x3f
 80433e0:	f7fe fdbc 	bl	8041f5c <SX1276Write>
            if( SX1276.Settings.Fsk.RxContinuous == true )
 80433e4:	f894 3026 	ldrb.w	r3, [r4, #38]	; 0x26
 80433e8:	b1b3      	cbz	r3, 8043418 <SX1276OnTimeoutIrq+0x60>
                SX1276Write( REG_RXCONFIG, SX1276Read( REG_RXCONFIG ) | RF_RXCONFIG_RESTARTRXWITHOUTPLLLOCK );
 80433ea:	200d      	movs	r0, #13
 80433ec:	f7fe fe06 	bl	8041ffc <SX1276Read>
 80433f0:	f040 0140 	orr.w	r1, r0, #64	; 0x40
 80433f4:	b2c9      	uxtb	r1, r1
 80433f6:	200d      	movs	r0, #13
 80433f8:	f7fe fdb0 	bl	8041f5c <SX1276Write>
                TimerStart( &RxTimeoutSyncWord );
 80433fc:	481c      	ldr	r0, [pc, #112]	; (8043470 <SX1276OnTimeoutIrq+0xb8>)
 80433fe:	f00b f8ab 	bl	804e558 <TimerStart>
        if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 8043402:	4b1c      	ldr	r3, [pc, #112]	; (8043474 <SX1276OnTimeoutIrq+0xbc>)
 8043404:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 8043408:	2b00      	cmp	r3, #0
 804340a:	d0dd      	beq.n	80433c8 <SX1276OnTimeoutIrq+0x10>
 804340c:	68db      	ldr	r3, [r3, #12]
        if( ( RadioEvents != NULL ) && ( RadioEvents->TxTimeout != NULL ) )
 804340e:	2b00      	cmp	r3, #0
 8043410:	d0da      	beq.n	80433c8 <SX1276OnTimeoutIrq+0x10>
}
 8043412:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
            RadioEvents->TxTimeout( );
 8043416:	4718      	bx	r3
                TimerStop( &RxTimeoutSyncWord );
 8043418:	4815      	ldr	r0, [pc, #84]	; (8043470 <SX1276OnTimeoutIrq+0xb8>)
                SX1276.Settings.State = RF_IDLE;
 804341a:	7123      	strb	r3, [r4, #4]
                TimerStop( &RxTimeoutSyncWord );
 804341c:	f00b f90e 	bl	804e63c <TimerStop>
 8043420:	e7ef      	b.n	8043402 <SX1276OnTimeoutIrq+0x4a>
        SX1276Reset( );
 8043422:	f7fe fd53 	bl	8041ecc <SX1276Reset>
 8043426:	4c14      	ldr	r4, [pc, #80]	; (8043478 <SX1276OnTimeoutIrq+0xc0>)
        RxChainCalibration( );
 8043428:	f7fe fdf4 	bl	8042014 <RxChainCalibration>
 804342c:	f7fe ff5e 	bl	80422ec <SX1276SetOpMode.part.2>
 8043430:	f104 0630 	add.w	r6, r4, #48	; 0x30
            SX1276SetModem( RadioRegsInit[i].Modem );
 8043434:	7820      	ldrb	r0, [r4, #0]
 8043436:	f7ff f939 	bl	80426ac <SX1276SetModem>
 804343a:	3403      	adds	r4, #3
            SX1276Write( RadioRegsInit[i].Addr, RadioRegsInit[i].Value );
 804343c:	f814 1c01 	ldrb.w	r1, [r4, #-1]
 8043440:	f814 0c02 	ldrb.w	r0, [r4, #-2]
 8043444:	f7fe fd8a 	bl	8041f5c <SX1276Write>
        for( uint8_t i = 0; i < sizeof( RadioRegsInit ) / sizeof( RadioRegisters_t ); i++ )
 8043448:	42b4      	cmp	r4, r6
 804344a:	d1f3      	bne.n	8043434 <SX1276OnTimeoutIrq+0x7c>
        SX1276SetModem( MODEM_FSK );
 804344c:	2000      	movs	r0, #0
 804344e:	f7ff f92d 	bl	80426ac <SX1276SetModem>
        SX1276SetPublicNetwork( SX1276.Settings.LoRa.PublicNetwork );
 8043452:	f895 005c 	ldrb.w	r0, [r5, #92]	; 0x5c
 8043456:	f7ff ff9b 	bl	8043390 <SX1276SetPublicNetwork>
        SX1276.Settings.State = RF_IDLE;
 804345a:	2300      	movs	r3, #0
 804345c:	712b      	strb	r3, [r5, #4]
        if( ( RadioEvents != NULL ) && ( RadioEvents->TxTimeout != NULL ) )
 804345e:	4b05      	ldr	r3, [pc, #20]	; (8043474 <SX1276OnTimeoutIrq+0xbc>)
 8043460:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 8043464:	2b00      	cmp	r3, #0
 8043466:	d0af      	beq.n	80433c8 <SX1276OnTimeoutIrq+0x10>
 8043468:	685b      	ldr	r3, [r3, #4]
 804346a:	e7d0      	b.n	804340e <SX1276OnTimeoutIrq+0x56>
 804346c:	20003e5c 	.word	0x20003e5c
 8043470:	20003e44 	.word	0x20003e44
 8043474:	2000248c 	.word	0x2000248c
 8043478:	080528a8 	.word	0x080528a8

0804347c <SX1276GetWakeupTime>:
{
 804347c:	b508      	push	{r3, lr}
    return ( uint32_t )LoRaBoardCallbacks->SX1276BoardGetWakeTime( ) + RADIO_WAKEUP_TIME;// BOARD_WAKEUP_TIME;
 804347e:	4b03      	ldr	r3, [pc, #12]	; (804348c <SX1276GetWakeupTime+0x10>)
 8043480:	681b      	ldr	r3, [r3, #0]
 8043482:	685b      	ldr	r3, [r3, #4]
 8043484:	4798      	blx	r3
}
 8043486:	3002      	adds	r0, #2
 8043488:	bd08      	pop	{r3, pc}
 804348a:	bf00      	nop
 804348c:	2000248c 	.word	0x2000248c

08043490 <SX1276GetWakeTime>:
};

uint32_t SX1276GetWakeTime( void )
{
  return  BOARD_WAKEUP_TIME;
}
 8043490:	2000      	movs	r0, #0
 8043492:	4770      	bx	lr

08043494 <SX1276SetXO>:

void SX1276SetXO( uint8_t state )
{
}
 8043494:	4770      	bx	lr

08043496 <SX1276CheckRfFrequency>:

bool SX1276CheckRfFrequency( uint32_t frequency )
{
    // Implement check. Currently all frequencies are supported
    return true;
}
 8043496:	2001      	movs	r0, #1
 8043498:	4770      	bx	lr
	...

0804349c <SX1276IoInit>:
{
 804349c:	b510      	push	{r4, lr}
 804349e:	b086      	sub	sp, #24
  GPIO_InitTypeDef initStruct={0};
 80434a0:	2214      	movs	r2, #20
 80434a2:	2100      	movs	r1, #0
 80434a4:	a801      	add	r0, sp, #4
 80434a6:	f00d fd62 	bl	8050f6e <memset>
  SX1276BoardInit( &BoardCallbacks );
 80434aa:	4811      	ldr	r0, [pc, #68]	; (80434f0 <SX1276IoInit+0x54>)
  HW_GPIO_Init( RADIO_DIO_0_PORT, RADIO_DIO_0_PIN, &initStruct );
 80434ac:	4c11      	ldr	r4, [pc, #68]	; (80434f4 <SX1276IoInit+0x58>)
  SX1276BoardInit( &BoardCallbacks );
 80434ae:	f7fe fd01 	bl	8041eb4 <SX1276BoardInit>
  initStruct.Pull = GPIO_PULLDOWN;
 80434b2:	4a11      	ldr	r2, [pc, #68]	; (80434f8 <SX1276IoInit+0x5c>)
 80434b4:	2302      	movs	r3, #2
 80434b6:	e9cd 2302 	strd	r2, r3, [sp, #8]
  HW_GPIO_Init( RADIO_DIO_0_PORT, RADIO_DIO_0_PIN, &initStruct );
 80434ba:	4620      	mov	r0, r4
  initStruct.Speed = GPIO_SPEED_HIGH;
 80434bc:	2303      	movs	r3, #3
  HW_GPIO_Init( RADIO_DIO_0_PORT, RADIO_DIO_0_PIN, &initStruct );
 80434be:	aa01      	add	r2, sp, #4
 80434c0:	f44f 7100 	mov.w	r1, #512	; 0x200
  initStruct.Speed = GPIO_SPEED_HIGH;
 80434c4:	9304      	str	r3, [sp, #16]
  HW_GPIO_Init( RADIO_DIO_0_PORT, RADIO_DIO_0_PIN, &initStruct );
 80434c6:	f00b fc2f 	bl	804ed28 <HW_GPIO_Init>
  HW_GPIO_Init( RADIO_DIO_1_PORT, RADIO_DIO_1_PIN, &initStruct );
 80434ca:	aa01      	add	r2, sp, #4
 80434cc:	4620      	mov	r0, r4
 80434ce:	f44f 7180 	mov.w	r1, #256	; 0x100
 80434d2:	f00b fc29 	bl	804ed28 <HW_GPIO_Init>
  HW_GPIO_Init( RADIO_DIO_2_PORT, RADIO_DIO_2_PIN, &initStruct );
 80434d6:	aa01      	add	r2, sp, #4
 80434d8:	4620      	mov	r0, r4
 80434da:	2180      	movs	r1, #128	; 0x80
 80434dc:	f00b fc24 	bl	804ed28 <HW_GPIO_Init>
  HW_GPIO_Init( RADIO_DIO_3_PORT, RADIO_DIO_3_PIN, &initStruct );
 80434e0:	aa01      	add	r2, sp, #4
 80434e2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80434e6:	4620      	mov	r0, r4
 80434e8:	f00b fc1e 	bl	804ed28 <HW_GPIO_Init>
}
 80434ec:	b006      	add	sp, #24
 80434ee:	bd10      	pop	{r4, pc}
 80434f0:	20001030 	.word	0x20001030
 80434f4:	40021000 	.word	0x40021000
 80434f8:	10110000 	.word	0x10110000

080434fc <SX1276IoDeInit>:
{
 80434fc:	b510      	push	{r4, lr}
 80434fe:	b086      	sub	sp, #24
  GPIO_InitTypeDef initStruct={0};
 8043500:	2214      	movs	r2, #20
 8043502:	2100      	movs	r1, #0
 8043504:	a801      	add	r0, sp, #4
 8043506:	f00d fd32 	bl	8050f6e <memset>
  HW_GPIO_Init( RADIO_DIO_0_PORT, RADIO_DIO_0_PIN, &initStruct );
 804350a:	4c0f      	ldr	r4, [pc, #60]	; (8043548 <SX1276IoDeInit+0x4c>)
  initStruct.Pull = GPIO_PULLDOWN;
 804350c:	4a0f      	ldr	r2, [pc, #60]	; (804354c <SX1276IoDeInit+0x50>)
 804350e:	2302      	movs	r3, #2
 8043510:	e9cd 2302 	strd	r2, r3, [sp, #8]
  HW_GPIO_Init( RADIO_DIO_0_PORT, RADIO_DIO_0_PIN, &initStruct );
 8043514:	4620      	mov	r0, r4
 8043516:	aa01      	add	r2, sp, #4
 8043518:	f44f 7100 	mov.w	r1, #512	; 0x200
 804351c:	f00b fc04 	bl	804ed28 <HW_GPIO_Init>
  HW_GPIO_Init( RADIO_DIO_1_PORT, RADIO_DIO_1_PIN, &initStruct );
 8043520:	aa01      	add	r2, sp, #4
 8043522:	4620      	mov	r0, r4
 8043524:	f44f 7180 	mov.w	r1, #256	; 0x100
 8043528:	f00b fbfe 	bl	804ed28 <HW_GPIO_Init>
  HW_GPIO_Init( RADIO_DIO_2_PORT, RADIO_DIO_2_PIN, &initStruct );
 804352c:	aa01      	add	r2, sp, #4
 804352e:	4620      	mov	r0, r4
 8043530:	2180      	movs	r1, #128	; 0x80
 8043532:	f00b fbf9 	bl	804ed28 <HW_GPIO_Init>
  HW_GPIO_Init( RADIO_DIO_3_PORT, RADIO_DIO_3_PIN, &initStruct );
 8043536:	aa01      	add	r2, sp, #4
 8043538:	f44f 6100 	mov.w	r1, #2048	; 0x800
 804353c:	4620      	mov	r0, r4
 804353e:	f00b fbf3 	bl	804ed28 <HW_GPIO_Init>
}
 8043542:	b006      	add	sp, #24
 8043544:	bd10      	pop	{r4, pc}
 8043546:	bf00      	nop
 8043548:	40021000 	.word	0x40021000
 804354c:	10110000 	.word	0x10110000

08043550 <SX1276IoIrqInit>:
{
 8043550:	b570      	push	{r4, r5, r6, lr}
  HW_GPIO_SetIrq( RADIO_DIO_0_PORT, RADIO_DIO_0_PIN, IRQ_HIGH_PRIORITY, irqHandlers[0] );
 8043552:	4c0f      	ldr	r4, [pc, #60]	; (8043590 <SX1276IoIrqInit+0x40>)
 8043554:	6803      	ldr	r3, [r0, #0]
{
 8043556:	4605      	mov	r5, r0
  HW_GPIO_SetIrq( RADIO_DIO_0_PORT, RADIO_DIO_0_PIN, IRQ_HIGH_PRIORITY, irqHandlers[0] );
 8043558:	2200      	movs	r2, #0
 804355a:	4620      	mov	r0, r4
 804355c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8043560:	f00b fc3c 	bl	804eddc <HW_GPIO_SetIrq>
  HW_GPIO_SetIrq( RADIO_DIO_1_PORT, RADIO_DIO_1_PIN, IRQ_HIGH_PRIORITY, irqHandlers[1] );
 8043564:	686b      	ldr	r3, [r5, #4]
 8043566:	4620      	mov	r0, r4
 8043568:	2200      	movs	r2, #0
 804356a:	f44f 7180 	mov.w	r1, #256	; 0x100
 804356e:	f00b fc35 	bl	804eddc <HW_GPIO_SetIrq>
  HW_GPIO_SetIrq( RADIO_DIO_2_PORT, RADIO_DIO_2_PIN, IRQ_HIGH_PRIORITY, irqHandlers[2] );
 8043572:	68ab      	ldr	r3, [r5, #8]
 8043574:	4620      	mov	r0, r4
 8043576:	2200      	movs	r2, #0
 8043578:	2180      	movs	r1, #128	; 0x80
 804357a:	f00b fc2f 	bl	804eddc <HW_GPIO_SetIrq>
  HW_GPIO_SetIrq( RADIO_DIO_3_PORT, RADIO_DIO_3_PIN, IRQ_HIGH_PRIORITY, irqHandlers[3] );
 804357e:	68eb      	ldr	r3, [r5, #12]
 8043580:	4620      	mov	r0, r4
 8043582:	2200      	movs	r2, #0
 8043584:	f44f 6100 	mov.w	r1, #2048	; 0x800
}
 8043588:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  HW_GPIO_SetIrq( RADIO_DIO_3_PORT, RADIO_DIO_3_PIN, IRQ_HIGH_PRIORITY, irqHandlers[3] );
 804358c:	f00b bc26 	b.w	804eddc <HW_GPIO_SetIrq>
 8043590:	40021000 	.word	0x40021000

08043594 <SX1276SetRfTxPower>:
{
 8043594:	b570      	push	{r4, r5, r6, lr}
 8043596:	4606      	mov	r6, r0
    paConfig = SX1276Read( REG_PACONFIG );
 8043598:	2009      	movs	r0, #9
 804359a:	f7fe fd2f 	bl	8041ffc <SX1276Read>
 804359e:	4604      	mov	r4, r0
    paDac = SX1276Read( REG_PADAC );
 80435a0:	204d      	movs	r0, #77	; 0x4d
 80435a2:	f7fe fd2b 	bl	8041ffc <SX1276Read>
        if( power > 17 )
 80435a6:	2e11      	cmp	r6, #17
            paDac = ( paDac & RF_PADAC_20DBM_MASK ) | RF_PADAC_20DBM_ON;
 80435a8:	bfcb      	itete	gt
 80435aa:	f040 0507 	orrgt.w	r5, r0, #7
            paDac = ( paDac & RF_PADAC_20DBM_MASK ) | RF_PADAC_20DBM_OFF;
 80435ae:	f000 05f8 	andle.w	r5, r0, #248	; 0xf8
            paDac = ( paDac & RF_PADAC_20DBM_MASK ) | RF_PADAC_20DBM_ON;
 80435b2:	b2ed      	uxtbgt	r5, r5
            paDac = ( paDac & RF_PADAC_20DBM_MASK ) | RF_PADAC_20DBM_OFF;
 80435b4:	f045 0504 	orrle.w	r5, r5, #4
    paConfig |= RF_PACONFIG_PASELECT_PABOOST;
 80435b8:	f064 047f 	orn	r4, r4, #127	; 0x7f
        if( ( paDac & RF_PADAC_20DBM_ON ) == RF_PADAC_20DBM_ON )
 80435bc:	f005 0307 	and.w	r3, r5, #7
    if( ( paConfig & RF_PACONFIG_PASELECT_PABOOST ) == RF_PACONFIG_PASELECT_PABOOST )
 80435c0:	b264      	sxtb	r4, r4
        if( ( paDac & RF_PADAC_20DBM_ON ) == RF_PADAC_20DBM_ON )
 80435c2:	2b07      	cmp	r3, #7
 80435c4:	f024 040f 	bic.w	r4, r4, #15
 80435c8:	d115      	bne.n	80435f6 <SX1276SetRfTxPower+0x62>
            if( power < 5 )
 80435ca:	2e04      	cmp	r6, #4
 80435cc:	dd11      	ble.n	80435f2 <SX1276SetRfTxPower+0x5e>
            if( power > 20 )
 80435ce:	2e14      	cmp	r6, #20
 80435d0:	dd03      	ble.n	80435da <SX1276SetRfTxPower+0x46>
            	PRINTF("Full Power 20\r\n");
 80435d2:	480d      	ldr	r0, [pc, #52]	; (8043608 <SX1276SetRfTxPower+0x74>)
 80435d4:	f00b f8bc 	bl	804e750 <TraceSend>
                power = 20;
 80435d8:	2614      	movs	r6, #20
            paConfig = ( paConfig & RF_PACONFIG_OUTPUTPOWER_MASK ) | ( uint8_t )( ( uint16_t )( power - 5 ) & 0x0F );
 80435da:	1f71      	subs	r1, r6, #5
            paConfig = ( paConfig & RF_PACONFIG_OUTPUTPOWER_MASK ) | ( uint8_t )( ( uint16_t )( power - 2 ) & 0x0F );
 80435dc:	430c      	orrs	r4, r1
 80435de:	b2e1      	uxtb	r1, r4
    SX1276Write( REG_PACONFIG, paConfig );
 80435e0:	2009      	movs	r0, #9
 80435e2:	f7fe fcbb 	bl	8041f5c <SX1276Write>
    SX1276Write( REG_PADAC, paDac );
 80435e6:	4629      	mov	r1, r5
 80435e8:	204d      	movs	r0, #77	; 0x4d
}
 80435ea:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    SX1276Write( REG_PADAC, paDac );
 80435ee:	f7fe bcb5 	b.w	8041f5c <SX1276Write>
                power = 5;
 80435f2:	2605      	movs	r6, #5
 80435f4:	e7f1      	b.n	80435da <SX1276SetRfTxPower+0x46>
 80435f6:	2e11      	cmp	r6, #17
 80435f8:	bfa8      	it	ge
 80435fa:	2611      	movge	r6, #17
            paConfig = ( paConfig & RF_PACONFIG_OUTPUTPOWER_MASK ) | ( uint8_t )( ( uint16_t )( power - 2 ) & 0x0F );
 80435fc:	2e02      	cmp	r6, #2
 80435fe:	bfb8      	it	lt
 8043600:	2602      	movlt	r6, #2
 8043602:	1eb1      	subs	r1, r6, #2
 8043604:	e7ea      	b.n	80435dc <SX1276SetRfTxPower+0x48>
 8043606:	bf00      	nop
 8043608:	08052ec3 	.word	0x08052ec3

0804360c <SX1276SetAntSwLowPower>:
{
 804360c:	b510      	push	{r4, lr}
    if( RadioIsActive != status )
 804360e:	4b14      	ldr	r3, [pc, #80]	; (8043660 <SX1276SetAntSwLowPower+0x54>)
 8043610:	781a      	ldrb	r2, [r3, #0]
 8043612:	4282      	cmp	r2, r0
{
 8043614:	b086      	sub	sp, #24
    if( RadioIsActive != status )
 8043616:	d017      	beq.n	8043648 <SX1276SetAntSwLowPower+0x3c>
        RadioIsActive = status;
 8043618:	7018      	strb	r0, [r3, #0]
  GPIO_InitTypeDef initStruct={0};
 804361a:	2214      	movs	r2, #20
        if( status == false )
 804361c:	b9b0      	cbnz	r0, 804364c <SX1276SetAntSwLowPower+0x40>
  GPIO_InitTypeDef initStruct={0};
 804361e:	4601      	mov	r1, r0
 8043620:	a801      	add	r0, sp, #4
 8043622:	f00d fca4 	bl	8050f6e <memset>
  initStruct.Mode =GPIO_MODE_OUTPUT_PP;
 8043626:	2301      	movs	r3, #1
 8043628:	9302      	str	r3, [sp, #8]
  PRINTF("Antenna Init\r\n");
 804362a:	480e      	ldr	r0, [pc, #56]	; (8043664 <SX1276SetAntSwLowPower+0x58>)
  initStruct.Speed = GPIO_SPEED_HIGH;
 804362c:	2303      	movs	r3, #3
 804362e:	9304      	str	r3, [sp, #16]
  PRINTF("Antenna Init\r\n");
 8043630:	f00b f88e 	bl	804e750 <TraceSend>
  HW_GPIO_Init(  RADIO_ANT_SWITCH_PORT, RADIO_ANT_SWITCH_PIN, &initStruct ); 
 8043634:	aa01      	add	r2, sp, #4
 8043636:	2102      	movs	r1, #2
 8043638:	480b      	ldr	r0, [pc, #44]	; (8043668 <SX1276SetAntSwLowPower+0x5c>)
 804363a:	f00b fb75 	bl	804ed28 <HW_GPIO_Init>
  HW_GPIO_Write( RADIO_ANT_SWITCH_PORT, RADIO_ANT_SWITCH_PIN, 0);
 804363e:	2200      	movs	r2, #0
 8043640:	2102      	movs	r1, #2
 8043642:	4809      	ldr	r0, [pc, #36]	; (8043668 <SX1276SetAntSwLowPower+0x5c>)
 8043644:	f00b fbf2 	bl	804ee2c <HW_GPIO_Write>
}
 8043648:	b006      	add	sp, #24
 804364a:	bd10      	pop	{r4, pc}
  GPIO_InitTypeDef initStruct={0};
 804364c:	2100      	movs	r1, #0
 804364e:	a801      	add	r0, sp, #4
 8043650:	f00d fc8d 	bl	8050f6e <memset>
  initStruct.Mode = GPIO_MODE_OUTPUT_PP ;
 8043654:	2301      	movs	r3, #1
 8043656:	9302      	str	r3, [sp, #8]
  initStruct.Speed = GPIO_SPEED_HIGH;
 8043658:	2303      	movs	r3, #3
 804365a:	9304      	str	r3, [sp, #16]
 804365c:	e7ea      	b.n	8043634 <SX1276SetAntSwLowPower+0x28>
 804365e:	bf00      	nop
 8043660:	20002594 	.word	0x20002594
 8043664:	08052ed3 	.word	0x08052ed3
 8043668:	40020800 	.word	0x40020800

0804366c <SX1276SetAntSw>:
{
 804366c:	b510      	push	{r4, lr}
	PRINTF("opMode = %d\r\n", opMode);
 804366e:	4601      	mov	r1, r0
{
 8043670:	4604      	mov	r4, r0
	PRINTF("opMode = %d\r\n", opMode);
 8043672:	4806      	ldr	r0, [pc, #24]	; (804368c <SX1276SetAntSw+0x20>)
 8043674:	f00b f86c 	bl	804e750 <TraceSend>
    switch( opMode )
 8043678:	2c03      	cmp	r4, #3
        HW_GPIO_Write( RADIO_ANT_SWITCH_PORT, RADIO_ANT_SWITCH_PIN, RADIO_ANT_SWITCH_SET_TX);
 804367a:	bf0c      	ite	eq
 804367c:	2201      	moveq	r2, #1
        HW_GPIO_Write( RADIO_ANT_SWITCH_PORT, RADIO_ANT_SWITCH_PIN, RADIO_ANT_SWITCH_SET_RX);
 804367e:	2200      	movne	r2, #0
 8043680:	2102      	movs	r1, #2
 8043682:	4803      	ldr	r0, [pc, #12]	; (8043690 <SX1276SetAntSw+0x24>)
}
 8043684:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
        HW_GPIO_Write( RADIO_ANT_SWITCH_PORT, RADIO_ANT_SWITCH_PIN, RADIO_ANT_SWITCH_SET_RX);
 8043688:	f00b bbd0 	b.w	804ee2c <HW_GPIO_Write>
 804368c:	08052ee2 	.word	0x08052ee2
 8043690:	40020800 	.word	0x40020800

08043694 <BSP_SD_ReadBlocks_DMA>:
  * @param  ReadAddr: Address from where data is to be read
  * @param  NumOfBlocks: Number of SD blocks to read
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks_DMA(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks)
{
 8043694:	b508      	push	{r3, lr}
  uint8_t sd_state = MSD_OK;

  /* Read block(s) in DMA transfer mode */
  if (HAL_SD_ReadBlocks_DMA(&hsd, (uint8_t *)pData, ReadAddr, NumOfBlocks) != HAL_OK)
 8043696:	4613      	mov	r3, r2
 8043698:	460a      	mov	r2, r1
 804369a:	4601      	mov	r1, r0
 804369c:	4803      	ldr	r0, [pc, #12]	; (80436ac <BSP_SD_ReadBlocks_DMA+0x18>)
 804369e:	f002 fc11 	bl	8045ec4 <HAL_SD_ReadBlocks_DMA>
  {
    sd_state = MSD_ERROR;
  }

  return sd_state;
}
 80436a2:	3000      	adds	r0, #0
 80436a4:	bf18      	it	ne
 80436a6:	2001      	movne	r0, #1
 80436a8:	bd08      	pop	{r3, pc}
 80436aa:	bf00      	nop
 80436ac:	200061cc 	.word	0x200061cc

080436b0 <BSP_SD_WriteBlocks_DMA>:
  * @param  WriteAddr: Address from where data is to be written
  * @param  NumOfBlocks: Number of SD blocks to write
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks_DMA(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks)
{
 80436b0:	b508      	push	{r3, lr}
  uint8_t sd_state = MSD_OK;

  /* Write block(s) in DMA transfer mode */
  if (HAL_SD_WriteBlocks_DMA(&hsd, (uint8_t *)pData, WriteAddr, NumOfBlocks) != HAL_OK)
 80436b2:	4613      	mov	r3, r2
 80436b4:	460a      	mov	r2, r1
 80436b6:	4601      	mov	r1, r0
 80436b8:	4803      	ldr	r0, [pc, #12]	; (80436c8 <BSP_SD_WriteBlocks_DMA+0x18>)
 80436ba:	f002 fc99 	bl	8045ff0 <HAL_SD_WriteBlocks_DMA>
  {
    sd_state = MSD_ERROR;
  }

  return sd_state;
}
 80436be:	3000      	adds	r0, #0
 80436c0:	bf18      	it	ne
 80436c2:	2001      	movne	r0, #1
 80436c4:	bd08      	pop	{r3, pc}
 80436c6:	bf00      	nop
 80436c8:	200061cc 	.word	0x200061cc

080436cc <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 80436cc:	b508      	push	{r3, lr}
  return ((HAL_SD_GetCardState(&hsd) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 80436ce:	4803      	ldr	r0, [pc, #12]	; (80436dc <BSP_SD_GetCardState+0x10>)
 80436d0:	f002 ffa4 	bl	804661c <HAL_SD_GetCardState>
}
 80436d4:	3804      	subs	r0, #4
 80436d6:	bf18      	it	ne
 80436d8:	2001      	movne	r0, #1
 80436da:	bd08      	pop	{r3, pc}
 80436dc:	200061cc 	.word	0x200061cc

080436e0 <BSP_SD_GetCardInfo>:
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd, CardInfo);
 80436e0:	4601      	mov	r1, r0
 80436e2:	4801      	ldr	r0, [pc, #4]	; (80436e8 <BSP_SD_GetCardInfo+0x8>)
 80436e4:	f002 bf03 	b.w	80464ee <HAL_SD_GetCardInfo>
 80436e8:	200061cc 	.word	0x200061cc

080436ec <BSP_SD_AbortCallback>:
 80436ec:	4770      	bx	lr

080436ee <HAL_SD_AbortCallback>:
  * @brief SD Abort callbacks
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_AbortCallback(SD_HandleTypeDef *hsd)
{
 80436ee:	b508      	push	{r3, lr}
  BSP_SD_AbortCallback();
 80436f0:	f7ff fffc 	bl	80436ec <BSP_SD_AbortCallback>
}
 80436f4:	bd08      	pop	{r3, pc}

080436f6 <HAL_SD_TxCpltCallback>:
  * @brief Tx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd)
{
 80436f6:	b508      	push	{r3, lr}
  BSP_SD_WriteCpltCallback();
 80436f8:	f000 f90a 	bl	8043910 <BSP_SD_WriteCpltCallback>
}
 80436fc:	bd08      	pop	{r3, pc}

080436fe <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 80436fe:	b508      	push	{r3, lr}
  BSP_SD_ReadCpltCallback();
 8043700:	f000 f90c 	bl	804391c <BSP_SD_ReadCpltCallback>
}
 8043704:	bd08      	pop	{r3, pc}

08043706 <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 8043706:	b507      	push	{r0, r1, r2, lr}
  __IO uint8_t status = SD_PRESENT;
 8043708:	2301      	movs	r3, #1
 804370a:	f88d 3007 	strb.w	r3, [sp, #7]

  if (BSP_PlatformIsDetected() == 0x0)
 804370e:	f000 f82d 	bl	804376c <BSP_PlatformIsDetected>
 8043712:	b908      	cbnz	r0, 8043718 <BSP_SD_IsDetected+0x12>
  {
    status = SD_NOT_PRESENT;
 8043714:	f88d 0007 	strb.w	r0, [sp, #7]
  }

  return status;
 8043718:	f89d 0007 	ldrb.w	r0, [sp, #7]
}
 804371c:	b003      	add	sp, #12
 804371e:	f85d fb04 	ldr.w	pc, [sp], #4
	...

08043724 <BSP_SD_Init>:
{
 8043724:	b508      	push	{r3, lr}
  if (BSP_SD_IsDetected() != SD_PRESENT)
 8043726:	f7ff ffee 	bl	8043706 <BSP_SD_IsDetected>
 804372a:	2801      	cmp	r0, #1
 804372c:	d10c      	bne.n	8043748 <BSP_SD_Init+0x24>
  sd_state = HAL_SD_Init(&hsd);
 804372e:	4807      	ldr	r0, [pc, #28]	; (804374c <BSP_SD_Init+0x28>)
 8043730:	f002 fec2 	bl	80464b8 <HAL_SD_Init>
  if (sd_state == MSD_OK)
 8043734:	b938      	cbnz	r0, 8043746 <BSP_SD_Init+0x22>
    if (HAL_SD_ConfigWideBusOperation(&hsd, SDIO_BUS_WIDE_4B) != HAL_OK)
 8043736:	f44f 6100 	mov.w	r1, #2048	; 0x800
 804373a:	4804      	ldr	r0, [pc, #16]	; (804374c <BSP_SD_Init+0x28>)
 804373c:	f002 feea 	bl	8046514 <HAL_SD_ConfigWideBusOperation>
    return MSD_ERROR;
 8043740:	3000      	adds	r0, #0
 8043742:	bf18      	it	ne
 8043744:	2001      	movne	r0, #1
}
 8043746:	bd08      	pop	{r3, pc}
    return MSD_ERROR;
 8043748:	2001      	movs	r0, #1
 804374a:	e7fc      	b.n	8043746 <BSP_SD_Init+0x22>
 804374c:	200061cc 	.word	0x200061cc

08043750 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8043750:	b508      	push	{r3, lr}
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 8043752:	4903      	ldr	r1, [pc, #12]	; (8043760 <MX_FATFS_Init+0x10>)
 8043754:	4803      	ldr	r0, [pc, #12]	; (8043764 <MX_FATFS_Init+0x14>)
 8043756:	f004 fe81 	bl	804845c <FATFS_LinkDriver>
 804375a:	4b03      	ldr	r3, [pc, #12]	; (8043768 <MX_FATFS_Init+0x18>)
 804375c:	7018      	strb	r0, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 804375e:	bd08      	pop	{r3, pc}
 8043760:	20003edd 	.word	0x20003edd
 8043764:	0805294c 	.word	0x0805294c
 8043768:	20003edc 	.word	0x20003edc

0804376c <BSP_PlatformIsDetected>:
  *
  ******************************************************************************
*/
#include "fatfs_platform.h"

uint8_t	BSP_PlatformIsDetected(void) {
 804376c:	b508      	push	{r3, lr}
    uint8_t status = SD_PRESENT;
    /* Check SD card detect pin */
    if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_RESET)
 804376e:	2180      	movs	r1, #128	; 0x80
 8043770:	4803      	ldr	r0, [pc, #12]	; (8043780 <BSP_PlatformIsDetected+0x14>)
 8043772:	f001 f89d 	bl	80448b0 <HAL_GPIO_ReadPin>
    }
    /* USER CODE BEGIN 1 */
    /* user code can be inserted here */
    /* USER CODE END 1 */
    return status;
}
 8043776:	fab0 f080 	clz	r0, r0
 804377a:	0940      	lsrs	r0, r0, #5
 804377c:	bd08      	pop	{r3, pc}
 804377e:	bf00      	nop
 8043780:	40020800 	.word	0x40020800

08043784 <SD_CheckStatus.isra.0>:
  }

  return -1;
}

static DSTATUS SD_CheckStatus(BYTE lun)
 8043784:	b510      	push	{r4, lr}
{
  Stat = STA_NOINIT;
 8043786:	4c06      	ldr	r4, [pc, #24]	; (80437a0 <SD_CheckStatus.isra.0+0x1c>)
 8043788:	2301      	movs	r3, #1
 804378a:	7023      	strb	r3, [r4, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 804378c:	f7ff ff9e 	bl	80436cc <BSP_SD_GetCardState>
 8043790:	4623      	mov	r3, r4
 8043792:	b918      	cbnz	r0, 804379c <SD_CheckStatus.isra.0+0x18>
  {
    Stat &= ~STA_NOINIT;
 8043794:	7822      	ldrb	r2, [r4, #0]
 8043796:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 804379a:	7022      	strb	r2, [r4, #0]
  }

  return Stat;
 804379c:	7818      	ldrb	r0, [r3, #0]
}
 804379e:	bd10      	pop	{r4, pc}
 80437a0:	20001048 	.word	0x20001048

080437a4 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 80437a4:	b510      	push	{r4, lr}

#if !defined(DISABLE_SD_INIT)

  if(BSP_SD_Init() == MSD_OK)
 80437a6:	f7ff ffbd 	bl	8043724 <BSP_SD_Init>
 80437aa:	4c03      	ldr	r4, [pc, #12]	; (80437b8 <SD_initialize+0x14>)
 80437ac:	b910      	cbnz	r0, 80437b4 <SD_initialize+0x10>
  {
    Stat = SD_CheckStatus(lun);
 80437ae:	f7ff ffe9 	bl	8043784 <SD_CheckStatus.isra.0>
 80437b2:	7020      	strb	r0, [r4, #0]

#else
  Stat = SD_CheckStatus(lun);
#endif

  return Stat;
 80437b4:	7820      	ldrb	r0, [r4, #0]
}
 80437b6:	bd10      	pop	{r4, pc}
 80437b8:	20001048 	.word	0x20001048

080437bc <SD_status>:
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
  return SD_CheckStatus(lun);
 80437bc:	f7ff bfe2 	b.w	8043784 <SD_CheckStatus.isra.0>

080437c0 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 80437c0:	b510      	push	{r4, lr}
  DRESULT res = RES_ERROR;
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 80437c2:	4b12      	ldr	r3, [pc, #72]	; (804380c <SD_ioctl+0x4c>)
 80437c4:	781b      	ldrb	r3, [r3, #0]
 80437c6:	07db      	lsls	r3, r3, #31
{
 80437c8:	b088      	sub	sp, #32
 80437ca:	4614      	mov	r4, r2
  if (Stat & STA_NOINIT) return RES_NOTRDY;
 80437cc:	d41b      	bmi.n	8043806 <SD_ioctl+0x46>

  switch (cmd)
 80437ce:	2903      	cmp	r1, #3
 80437d0:	d803      	bhi.n	80437da <SD_ioctl+0x1a>
 80437d2:	e8df f001 	tbb	[pc, r1]
 80437d6:	0510      	.short	0x0510
 80437d8:	120b      	.short	0x120b
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
    res = RES_OK;
    break;

  default:
    res = RES_PARERR;
 80437da:	2004      	movs	r0, #4
  }

  return res;
}
 80437dc:	b008      	add	sp, #32
 80437de:	bd10      	pop	{r4, pc}
    BSP_SD_GetCardInfo(&CardInfo);
 80437e0:	4668      	mov	r0, sp
 80437e2:	f7ff ff7d 	bl	80436e0 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 80437e6:	9b06      	ldr	r3, [sp, #24]
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 80437e8:	6023      	str	r3, [r4, #0]
 80437ea:	e004      	b.n	80437f6 <SD_ioctl+0x36>
    BSP_SD_GetCardInfo(&CardInfo);
 80437ec:	4668      	mov	r0, sp
 80437ee:	f7ff ff77 	bl	80436e0 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 80437f2:	9b07      	ldr	r3, [sp, #28]
 80437f4:	8023      	strh	r3, [r4, #0]
    res = RES_OK;
 80437f6:	2000      	movs	r0, #0
 80437f8:	e7f0      	b.n	80437dc <SD_ioctl+0x1c>
    BSP_SD_GetCardInfo(&CardInfo);
 80437fa:	4668      	mov	r0, sp
 80437fc:	f7ff ff70 	bl	80436e0 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 8043800:	9b07      	ldr	r3, [sp, #28]
 8043802:	0a5b      	lsrs	r3, r3, #9
 8043804:	e7f0      	b.n	80437e8 <SD_ioctl+0x28>
  if (Stat & STA_NOINIT) return RES_NOTRDY;
 8043806:	2003      	movs	r0, #3
 8043808:	e7e8      	b.n	80437dc <SD_ioctl+0x1c>
 804380a:	bf00      	nop
 804380c:	20001048 	.word	0x20001048

08043810 <SD_CheckStatusWithTimeout.constprop.4>:
static int SD_CheckStatusWithTimeout(uint32_t timeout)
 8043810:	b538      	push	{r3, r4, r5, lr}
  uint32_t timer = HAL_GetTick();
 8043812:	f000 f8af 	bl	8043974 <HAL_GetTick>
  while(HAL_GetTick() - timer < timeout)
 8043816:	f247 542f 	movw	r4, #29999	; 0x752f
  uint32_t timer = HAL_GetTick();
 804381a:	4605      	mov	r5, r0
  while(HAL_GetTick() - timer < timeout)
 804381c:	f000 f8aa 	bl	8043974 <HAL_GetTick>
 8043820:	1b40      	subs	r0, r0, r5
 8043822:	42a0      	cmp	r0, r4
 8043824:	d902      	bls.n	804382c <SD_CheckStatusWithTimeout.constprop.4+0x1c>
  return -1;
 8043826:	f04f 30ff 	mov.w	r0, #4294967295
 804382a:	e003      	b.n	8043834 <SD_CheckStatusWithTimeout.constprop.4+0x24>
    if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 804382c:	f7ff ff4e 	bl	80436cc <BSP_SD_GetCardState>
 8043830:	2800      	cmp	r0, #0
 8043832:	d1f3      	bne.n	804381c <SD_CheckStatusWithTimeout.constprop.4+0xc>
}
 8043834:	bd38      	pop	{r3, r4, r5, pc}
	...

08043838 <SD_write>:
{
 8043838:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   WriteStatus = 0;
 804383a:	4c19      	ldr	r4, [pc, #100]	; (80438a0 <SD_write+0x68>)
{
 804383c:	461f      	mov	r7, r3
   WriteStatus = 0;
 804383e:	2300      	movs	r3, #0
{
 8043840:	460d      	mov	r5, r1
 8043842:	4616      	mov	r6, r2
   WriteStatus = 0;
 8043844:	6023      	str	r3, [r4, #0]
  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 8043846:	f7ff ffe3 	bl	8043810 <SD_CheckStatusWithTimeout.constprop.4>
 804384a:	2800      	cmp	r0, #0
 804384c:	da01      	bge.n	8043852 <SD_write+0x1a>
    return res;
 804384e:	2001      	movs	r0, #1
}
 8043850:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if(BSP_SD_WriteBlocks_DMA((uint32_t*)buff,
 8043852:	463a      	mov	r2, r7
 8043854:	4631      	mov	r1, r6
 8043856:	4628      	mov	r0, r5
 8043858:	f7ff ff2a 	bl	80436b0 <BSP_SD_WriteBlocks_DMA>
 804385c:	2800      	cmp	r0, #0
 804385e:	d1f6      	bne.n	804384e <SD_write+0x16>
      timeout = HAL_GetTick();
 8043860:	f000 f888 	bl	8043974 <HAL_GetTick>
      while((WriteStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 8043864:	f247 552f 	movw	r5, #29999	; 0x752f
      timeout = HAL_GetTick();
 8043868:	4606      	mov	r6, r0
      while((WriteStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 804386a:	6823      	ldr	r3, [r4, #0]
 804386c:	b923      	cbnz	r3, 8043878 <SD_write+0x40>
 804386e:	f000 f881 	bl	8043974 <HAL_GetTick>
 8043872:	1b80      	subs	r0, r0, r6
 8043874:	42a8      	cmp	r0, r5
 8043876:	d9f8      	bls.n	804386a <SD_write+0x32>
      if (WriteStatus == 0)
 8043878:	6823      	ldr	r3, [r4, #0]
 804387a:	2b00      	cmp	r3, #0
 804387c:	d0e7      	beq.n	804384e <SD_write+0x16>
        WriteStatus = 0;
 804387e:	2300      	movs	r3, #0
 8043880:	6023      	str	r3, [r4, #0]
        timeout = HAL_GetTick();
 8043882:	f000 f877 	bl	8043974 <HAL_GetTick>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 8043886:	f247 542f 	movw	r4, #29999	; 0x752f
        timeout = HAL_GetTick();
 804388a:	4605      	mov	r5, r0
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 804388c:	f000 f872 	bl	8043974 <HAL_GetTick>
 8043890:	1b40      	subs	r0, r0, r5
 8043892:	42a0      	cmp	r0, r4
 8043894:	d8db      	bhi.n	804384e <SD_write+0x16>
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8043896:	f7ff ff19 	bl	80436cc <BSP_SD_GetCardState>
 804389a:	2800      	cmp	r0, #0
 804389c:	d1f6      	bne.n	804388c <SD_write+0x54>
 804389e:	e7d7      	b.n	8043850 <SD_write+0x18>
 80438a0:	20002598 	.word	0x20002598

080438a4 <SD_read>:
{
 80438a4:	b570      	push	{r4, r5, r6, lr}
 80438a6:	460c      	mov	r4, r1
 80438a8:	4615      	mov	r5, r2
 80438aa:	461e      	mov	r6, r3
  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 80438ac:	f7ff ffb0 	bl	8043810 <SD_CheckStatusWithTimeout.constprop.4>
 80438b0:	2800      	cmp	r0, #0
 80438b2:	da01      	bge.n	80438b8 <SD_read+0x14>
    return res;
 80438b4:	2001      	movs	r0, #1
}
 80438b6:	bd70      	pop	{r4, r5, r6, pc}
    if(BSP_SD_ReadBlocks_DMA((uint32_t*)buff,
 80438b8:	4632      	mov	r2, r6
 80438ba:	4629      	mov	r1, r5
 80438bc:	4620      	mov	r0, r4
 80438be:	f7ff fee9 	bl	8043694 <BSP_SD_ReadBlocks_DMA>
 80438c2:	2800      	cmp	r0, #0
 80438c4:	d1f6      	bne.n	80438b4 <SD_read+0x10>
      ReadStatus = 0;
 80438c6:	4c11      	ldr	r4, [pc, #68]	; (804390c <SD_read+0x68>)
 80438c8:	6060      	str	r0, [r4, #4]
      timeout = HAL_GetTick();
 80438ca:	f000 f853 	bl	8043974 <HAL_GetTick>
      while((ReadStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 80438ce:	f247 552f 	movw	r5, #29999	; 0x752f
      timeout = HAL_GetTick();
 80438d2:	4606      	mov	r6, r0
      while((ReadStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 80438d4:	6863      	ldr	r3, [r4, #4]
 80438d6:	b923      	cbnz	r3, 80438e2 <SD_read+0x3e>
 80438d8:	f000 f84c 	bl	8043974 <HAL_GetTick>
 80438dc:	1b80      	subs	r0, r0, r6
 80438de:	42a8      	cmp	r0, r5
 80438e0:	d9f8      	bls.n	80438d4 <SD_read+0x30>
      if (ReadStatus == 0)
 80438e2:	6863      	ldr	r3, [r4, #4]
 80438e4:	2b00      	cmp	r3, #0
 80438e6:	d0e5      	beq.n	80438b4 <SD_read+0x10>
        ReadStatus = 0;
 80438e8:	2300      	movs	r3, #0
 80438ea:	6063      	str	r3, [r4, #4]
        timeout = HAL_GetTick();
 80438ec:	f000 f842 	bl	8043974 <HAL_GetTick>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 80438f0:	f247 542f 	movw	r4, #29999	; 0x752f
        timeout = HAL_GetTick();
 80438f4:	4605      	mov	r5, r0
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 80438f6:	f000 f83d 	bl	8043974 <HAL_GetTick>
 80438fa:	1b40      	subs	r0, r0, r5
 80438fc:	42a0      	cmp	r0, r4
 80438fe:	d8d9      	bhi.n	80438b4 <SD_read+0x10>
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8043900:	f7ff fee4 	bl	80436cc <BSP_SD_GetCardState>
 8043904:	2800      	cmp	r0, #0
 8043906:	d1f6      	bne.n	80438f6 <SD_read+0x52>
 8043908:	e7d5      	b.n	80438b6 <SD_read+0x12>
 804390a:	bf00      	nop
 804390c:	20002598 	.word	0x20002598

08043910 <BSP_SD_WriteCpltCallback>:
  * @retval None
  */
void BSP_SD_WriteCpltCallback(void)
{

  WriteStatus = 1;
 8043910:	4b01      	ldr	r3, [pc, #4]	; (8043918 <BSP_SD_WriteCpltCallback+0x8>)
 8043912:	2201      	movs	r2, #1
 8043914:	601a      	str	r2, [r3, #0]
}
 8043916:	4770      	bx	lr
 8043918:	20002598 	.word	0x20002598

0804391c <BSP_SD_ReadCpltCallback>:
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_ReadCpltCallback(void)
{
  ReadStatus = 1;
 804391c:	4b01      	ldr	r3, [pc, #4]	; (8043924 <BSP_SD_ReadCpltCallback+0x8>)
 804391e:	2201      	movs	r2, #1
 8043920:	605a      	str	r2, [r3, #4]
}
 8043922:	4770      	bx	lr
 8043924:	20002598 	.word	0x20002598

08043928 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8043928:	b508      	push	{r3, lr}
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 804392a:	4b0b      	ldr	r3, [pc, #44]	; (8043958 <HAL_Init+0x30>)
 804392c:	681a      	ldr	r2, [r3, #0]
 804392e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8043932:	601a      	str	r2, [r3, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8043934:	681a      	ldr	r2, [r3, #0]
 8043936:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 804393a:	601a      	str	r2, [r3, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 804393c:	681a      	ldr	r2, [r3, #0]
 804393e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8043942:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8043944:	2003      	movs	r0, #3
 8043946:	f000 fa39 	bl	8043dbc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 804394a:	2000      	movs	r0, #0
 804394c:	f00c fb78 	bl	8050040 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8043950:	f00c fb7e 	bl	8050050 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
}
 8043954:	2000      	movs	r0, #0
 8043956:	bd08      	pop	{r3, pc}
 8043958:	40023c00 	.word	0x40023c00

0804395c <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 804395c:	4a03      	ldr	r2, [pc, #12]	; (804396c <HAL_IncTick+0x10>)
 804395e:	4b04      	ldr	r3, [pc, #16]	; (8043970 <HAL_IncTick+0x14>)
 8043960:	6811      	ldr	r1, [r2, #0]
 8043962:	781b      	ldrb	r3, [r3, #0]
 8043964:	440b      	add	r3, r1
 8043966:	6013      	str	r3, [r2, #0]
}
 8043968:	4770      	bx	lr
 804396a:	bf00      	nop
 804396c:	20005f4c 	.word	0x20005f4c
 8043970:	2000104c 	.word	0x2000104c

08043974 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8043974:	4b01      	ldr	r3, [pc, #4]	; (804397c <HAL_GetTick+0x8>)
 8043976:	6818      	ldr	r0, [r3, #0]
}
 8043978:	4770      	bx	lr
 804397a:	bf00      	nop
 804397c:	20005f4c 	.word	0x20005f4c

08043980 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8043980:	b538      	push	{r3, r4, r5, lr}
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  
  /* Check ADC handle */
  if(hadc == NULL)
 8043982:	4604      	mov	r4, r0
 8043984:	2800      	cmp	r0, #0
 8043986:	f000 809b 	beq.w	8043ac0 <HAL_ADC_Init+0x140>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 804398a:	6c05      	ldr	r5, [r0, #64]	; 0x40
 804398c:	b925      	cbnz	r5, 8043998 <HAL_ADC_Init+0x18>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 804398e:	f00c fa79 	bl	804fe84 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8043992:	6465      	str	r5, [r4, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8043994:	f884 503c 	strb.w	r5, [r4, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8043998:	6c23      	ldr	r3, [r4, #64]	; 0x40
 804399a:	06db      	lsls	r3, r3, #27
 804399c:	f100 808e 	bmi.w	8043abc <HAL_ADC_Init+0x13c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80439a0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80439a2:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80439a6:	f023 0302 	bic.w	r3, r3, #2
 80439aa:	f043 0302 	orr.w	r3, r3, #2
 80439ae:	6423      	str	r3, [r4, #64]	; 0x40
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80439b0:	4b44      	ldr	r3, [pc, #272]	; (8043ac4 <HAL_ADC_Init+0x144>)
 80439b2:	685a      	ldr	r2, [r3, #4]
 80439b4:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 80439b8:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80439ba:	685a      	ldr	r2, [r3, #4]
 80439bc:	6861      	ldr	r1, [r4, #4]
 80439be:	430a      	orrs	r2, r1
 80439c0:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80439c2:	6823      	ldr	r3, [r4, #0]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80439c4:	6921      	ldr	r1, [r4, #16]
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80439c6:	685a      	ldr	r2, [r3, #4]
 80439c8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80439cc:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80439ce:	685a      	ldr	r2, [r3, #4]
 80439d0:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 80439d4:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80439d6:	685a      	ldr	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80439d8:	68a1      	ldr	r1, [r4, #8]
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80439da:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80439de:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80439e0:	685a      	ldr	r2, [r3, #4]
 80439e2:	430a      	orrs	r2, r1
 80439e4:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80439e6:	689a      	ldr	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80439e8:	68e1      	ldr	r1, [r4, #12]
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80439ea:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80439ee:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80439f0:	689a      	ldr	r2, [r3, #8]
 80439f2:	430a      	orrs	r2, r1
 80439f4:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80439f6:	4934      	ldr	r1, [pc, #208]	; (8043ac8 <HAL_ADC_Init+0x148>)
 80439f8:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 80439fa:	428a      	cmp	r2, r1
 80439fc:	d052      	beq.n	8043aa4 <HAL_ADC_Init+0x124>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80439fe:	6899      	ldr	r1, [r3, #8]
 8043a00:	f021 6170 	bic.w	r1, r1, #251658240	; 0xf000000
 8043a04:	6099      	str	r1, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8043a06:	6899      	ldr	r1, [r3, #8]
 8043a08:	430a      	orrs	r2, r1
 8043a0a:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8043a0c:	689a      	ldr	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8043a0e:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8043a10:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8043a14:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8043a16:	689a      	ldr	r2, [r3, #8]
 8043a18:	430a      	orrs	r2, r1
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8043a1a:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8043a1c:	689a      	ldr	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8043a1e:	7e21      	ldrb	r1, [r4, #24]
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8043a20:	f022 0202 	bic.w	r2, r2, #2
 8043a24:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8043a26:	689a      	ldr	r2, [r3, #8]
 8043a28:	ea42 0241 	orr.w	r2, r2, r1, lsl #1
 8043a2c:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8043a2e:	f894 2020 	ldrb.w	r2, [r4, #32]
 8043a32:	2a00      	cmp	r2, #0
 8043a34:	d03e      	beq.n	8043ab4 <HAL_ADC_Init+0x134>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8043a36:	685a      	ldr	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8043a38:	6a61      	ldr	r1, [r4, #36]	; 0x24
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8043a3a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8043a3e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8043a40:	685a      	ldr	r2, [r3, #4]
 8043a42:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8043a46:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8043a48:	685a      	ldr	r2, [r3, #4]
 8043a4a:	3901      	subs	r1, #1
 8043a4c:	ea42 3241 	orr.w	r2, r2, r1, lsl #13
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8043a50:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8043a52:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8043a54:	69e1      	ldr	r1, [r4, #28]
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8043a56:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8043a5a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8043a5c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8043a5e:	3901      	subs	r1, #1
 8043a60:	ea42 5201 	orr.w	r2, r2, r1, lsl #20
 8043a64:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8043a66:	689a      	ldr	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8043a68:	f894 1030 	ldrb.w	r1, [r4, #48]	; 0x30
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8043a6c:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8043a70:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8043a72:	689a      	ldr	r2, [r3, #8]
 8043a74:	ea42 2241 	orr.w	r2, r2, r1, lsl #9
 8043a78:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8043a7a:	689a      	ldr	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8043a7c:	6961      	ldr	r1, [r4, #20]
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8043a7e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8043a82:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8043a84:	689a      	ldr	r2, [r3, #8]
    ADC_CLEAR_ERRORCODE(hadc);
 8043a86:	2000      	movs	r0, #0
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8043a88:	ea42 2281 	orr.w	r2, r2, r1, lsl #10
 8043a8c:	609a      	str	r2, [r3, #8]
    ADC_CLEAR_ERRORCODE(hadc);
 8043a8e:	6460      	str	r0, [r4, #68]	; 0x44
    ADC_STATE_CLR_SET(hadc->State,
 8043a90:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8043a92:	f023 0303 	bic.w	r3, r3, #3
 8043a96:	f043 0301 	orr.w	r3, r3, #1
 8043a9a:	6423      	str	r3, [r4, #64]	; 0x40
  __HAL_UNLOCK(hadc);
 8043a9c:	2300      	movs	r3, #0
 8043a9e:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 8043aa2:	bd38      	pop	{r3, r4, r5, pc}
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8043aa4:	689a      	ldr	r2, [r3, #8]
 8043aa6:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8043aaa:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8043aac:	689a      	ldr	r2, [r3, #8]
 8043aae:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8043ab2:	e7b2      	b.n	8043a1a <HAL_ADC_Init+0x9a>
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8043ab4:	685a      	ldr	r2, [r3, #4]
 8043ab6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8043aba:	e7c9      	b.n	8043a50 <HAL_ADC_Init+0xd0>
    tmp_hal_status = HAL_ERROR;
 8043abc:	2001      	movs	r0, #1
 8043abe:	e7ed      	b.n	8043a9c <HAL_ADC_Init+0x11c>
    return HAL_ERROR;
 8043ac0:	2001      	movs	r0, #1
 8043ac2:	e7ee      	b.n	8043aa2 <HAL_ADC_Init+0x122>
 8043ac4:	40012300 	.word	0x40012300
 8043ac8:	0f000001 	.word	0x0f000001

08043acc <HAL_ADC_Start>:
{
 8043acc:	b082      	sub	sp, #8
  __IO uint32_t counter = 0U;
 8043ace:	2300      	movs	r3, #0
 8043ad0:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hadc);
 8043ad2:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8043ad6:	2b01      	cmp	r3, #1
 8043ad8:	d061      	beq.n	8043b9e <HAL_ADC_Start+0xd2>
 8043ada:	2301      	movs	r3, #1
 8043adc:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8043ae0:	6803      	ldr	r3, [r0, #0]
 8043ae2:	689a      	ldr	r2, [r3, #8]
 8043ae4:	07d1      	lsls	r1, r2, #31
 8043ae6:	d505      	bpl.n	8043af4 <HAL_ADC_Start+0x28>
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8043ae8:	689a      	ldr	r2, [r3, #8]
 8043aea:	07d2      	lsls	r2, r2, #31
 8043aec:	d414      	bmi.n	8043b18 <HAL_ADC_Start+0x4c>
  return HAL_OK;
 8043aee:	2000      	movs	r0, #0
}
 8043af0:	b002      	add	sp, #8
 8043af2:	4770      	bx	lr
    __HAL_ADC_ENABLE(hadc);
 8043af4:	689a      	ldr	r2, [r3, #8]
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8043af6:	492b      	ldr	r1, [pc, #172]	; (8043ba4 <HAL_ADC_Start+0xd8>)
    __HAL_ADC_ENABLE(hadc);
 8043af8:	f042 0201 	orr.w	r2, r2, #1
 8043afc:	609a      	str	r2, [r3, #8]
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8043afe:	4a2a      	ldr	r2, [pc, #168]	; (8043ba8 <HAL_ADC_Start+0xdc>)
 8043b00:	6812      	ldr	r2, [r2, #0]
 8043b02:	fbb2 f2f1 	udiv	r2, r2, r1
 8043b06:	eb02 0242 	add.w	r2, r2, r2, lsl #1
      counter--;
 8043b0a:	9201      	str	r2, [sp, #4]
    while(counter != 0U)
 8043b0c:	9a01      	ldr	r2, [sp, #4]
 8043b0e:	2a00      	cmp	r2, #0
 8043b10:	d0ea      	beq.n	8043ae8 <HAL_ADC_Start+0x1c>
      counter--;
 8043b12:	9a01      	ldr	r2, [sp, #4]
 8043b14:	3a01      	subs	r2, #1
 8043b16:	e7f8      	b.n	8043b0a <HAL_ADC_Start+0x3e>
    ADC_STATE_CLR_SET(hadc->State,
 8043b18:	6c02      	ldr	r2, [r0, #64]	; 0x40
 8043b1a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8043b1e:	f022 0201 	bic.w	r2, r2, #1
 8043b22:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8043b26:	6402      	str	r2, [r0, #64]	; 0x40
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8043b28:	685a      	ldr	r2, [r3, #4]
 8043b2a:	0551      	lsls	r1, r2, #21
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8043b2c:	bf41      	itttt	mi
 8043b2e:	6c02      	ldrmi	r2, [r0, #64]	; 0x40
 8043b30:	f422 5240 	bicmi.w	r2, r2, #12288	; 0x3000
 8043b34:	f442 5280 	orrmi.w	r2, r2, #4096	; 0x1000
 8043b38:	6402      	strmi	r2, [r0, #64]	; 0x40
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8043b3a:	6c02      	ldr	r2, [r0, #64]	; 0x40
 8043b3c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8043b40:	bf1c      	itt	ne
 8043b42:	6c42      	ldrne	r2, [r0, #68]	; 0x44
 8043b44:	f022 0206 	bicne.w	r2, r2, #6
      ADC_CLEAR_ERRORCODE(hadc);
 8043b48:	6442      	str	r2, [r0, #68]	; 0x44
    __HAL_UNLOCK(hadc);
 8043b4a:	2200      	movs	r2, #0
 8043b4c:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8043b50:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8043b54:	601a      	str	r2, [r3, #0]
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8043b56:	4a15      	ldr	r2, [pc, #84]	; (8043bac <HAL_ADC_Start+0xe0>)
 8043b58:	6851      	ldr	r1, [r2, #4]
 8043b5a:	f011 0f1f 	tst.w	r1, #31
 8043b5e:	4914      	ldr	r1, [pc, #80]	; (8043bb0 <HAL_ADC_Start+0xe4>)
 8043b60:	d11a      	bne.n	8043b98 <HAL_ADC_Start+0xcc>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8043b62:	428b      	cmp	r3, r1
 8043b64:	d006      	beq.n	8043b74 <HAL_ADC_Start+0xa8>
 8043b66:	f501 7180 	add.w	r1, r1, #256	; 0x100
 8043b6a:	428b      	cmp	r3, r1
 8043b6c:	d10b      	bne.n	8043b86 <HAL_ADC_Start+0xba>
 8043b6e:	6852      	ldr	r2, [r2, #4]
 8043b70:	06d2      	lsls	r2, r2, #27
 8043b72:	d1bc      	bne.n	8043aee <HAL_ADC_Start+0x22>
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8043b74:	6898      	ldr	r0, [r3, #8]
 8043b76:	f010 5040 	ands.w	r0, r0, #805306368	; 0x30000000
 8043b7a:	d1b8      	bne.n	8043aee <HAL_ADC_Start+0x22>
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8043b7c:	689a      	ldr	r2, [r3, #8]
 8043b7e:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8043b82:	609a      	str	r2, [r3, #8]
 8043b84:	e7b4      	b.n	8043af0 <HAL_ADC_Start+0x24>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8043b86:	490b      	ldr	r1, [pc, #44]	; (8043bb4 <HAL_ADC_Start+0xe8>)
 8043b88:	428b      	cmp	r3, r1
 8043b8a:	d1b0      	bne.n	8043aee <HAL_ADC_Start+0x22>
 8043b8c:	6852      	ldr	r2, [r2, #4]
 8043b8e:	f002 021f 	and.w	r2, r2, #31
 8043b92:	2a0f      	cmp	r2, #15
 8043b94:	d9ee      	bls.n	8043b74 <HAL_ADC_Start+0xa8>
 8043b96:	e7aa      	b.n	8043aee <HAL_ADC_Start+0x22>
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8043b98:	428b      	cmp	r3, r1
 8043b9a:	d1a8      	bne.n	8043aee <HAL_ADC_Start+0x22>
 8043b9c:	e7ea      	b.n	8043b74 <HAL_ADC_Start+0xa8>
  __HAL_LOCK(hadc);
 8043b9e:	2002      	movs	r0, #2
 8043ba0:	e7a6      	b.n	8043af0 <HAL_ADC_Start+0x24>
 8043ba2:	bf00      	nop
 8043ba4:	000f4240 	.word	0x000f4240
 8043ba8:	2000120c 	.word	0x2000120c
 8043bac:	40012300 	.word	0x40012300
 8043bb0:	40012000 	.word	0x40012000
 8043bb4:	40012200 	.word	0x40012200

08043bb8 <HAL_ADC_Stop>:
  __HAL_LOCK(hadc);
 8043bb8:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8043bbc:	2b01      	cmp	r3, #1
 8043bbe:	d017      	beq.n	8043bf0 <HAL_ADC_Stop+0x38>
 8043bc0:	2301      	movs	r3, #1
 8043bc2:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  __HAL_ADC_DISABLE(hadc);
 8043bc6:	6803      	ldr	r3, [r0, #0]
 8043bc8:	689a      	ldr	r2, [r3, #8]
 8043bca:	f022 0201 	bic.w	r2, r2, #1
 8043bce:	609a      	str	r2, [r3, #8]
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8043bd0:	689b      	ldr	r3, [r3, #8]
 8043bd2:	07db      	lsls	r3, r3, #31
 8043bd4:	d407      	bmi.n	8043be6 <HAL_ADC_Stop+0x2e>
    ADC_STATE_CLR_SET(hadc->State,
 8043bd6:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8043bd8:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8043bdc:	f023 0301 	bic.w	r3, r3, #1
 8043be0:	f043 0301 	orr.w	r3, r3, #1
 8043be4:	6403      	str	r3, [r0, #64]	; 0x40
  __HAL_UNLOCK(hadc);
 8043be6:	2300      	movs	r3, #0
 8043be8:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  return HAL_OK;
 8043bec:	4618      	mov	r0, r3
 8043bee:	4770      	bx	lr
  __HAL_LOCK(hadc);
 8043bf0:	2002      	movs	r0, #2
}
 8043bf2:	4770      	bx	lr

08043bf4 <HAL_ADC_PollForConversion>:
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8043bf4:	6803      	ldr	r3, [r0, #0]
 8043bf6:	689a      	ldr	r2, [r3, #8]
{
 8043bf8:	b570      	push	{r4, r5, r6, lr}
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8043bfa:	0556      	lsls	r6, r2, #21
{
 8043bfc:	4604      	mov	r4, r0
 8043bfe:	460d      	mov	r5, r1
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8043c00:	d50b      	bpl.n	8043c1a <HAL_ADC_PollForConversion+0x26>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 8043c02:	689b      	ldr	r3, [r3, #8]
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8043c04:	05d8      	lsls	r0, r3, #23
 8043c06:	d508      	bpl.n	8043c1a <HAL_ADC_PollForConversion+0x26>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8043c08:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8043c0a:	f043 0320 	orr.w	r3, r3, #32
 8043c0e:	6423      	str	r3, [r4, #64]	; 0x40
    __HAL_UNLOCK(hadc);
 8043c10:	2300      	movs	r3, #0
 8043c12:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    return HAL_ERROR;
 8043c16:	2001      	movs	r0, #1
}
 8043c18:	bd70      	pop	{r4, r5, r6, pc}
  tickstart = HAL_GetTick();
 8043c1a:	f7ff feab 	bl	8043974 <HAL_GetTick>
 8043c1e:	4606      	mov	r6, r0
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8043c20:	6823      	ldr	r3, [r4, #0]
 8043c22:	681a      	ldr	r2, [r3, #0]
 8043c24:	0792      	lsls	r2, r2, #30
 8043c26:	d50c      	bpl.n	8043c42 <HAL_ADC_PollForConversion+0x4e>
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8043c28:	f06f 0212 	mvn.w	r2, #18
 8043c2c:	601a      	str	r2, [r3, #0]
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8043c2e:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8043c30:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8043c34:	6422      	str	r2, [r4, #64]	; 0x40
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8043c36:	689a      	ldr	r2, [r3, #8]
 8043c38:	f012 5f40 	tst.w	r2, #805306368	; 0x30000000
 8043c3c:	d013      	beq.n	8043c66 <HAL_ADC_PollForConversion+0x72>
  return HAL_OK;
 8043c3e:	2000      	movs	r0, #0
 8043c40:	e7ea      	b.n	8043c18 <HAL_ADC_PollForConversion+0x24>
    if(Timeout != HAL_MAX_DELAY)
 8043c42:	1c69      	adds	r1, r5, #1
 8043c44:	d0ed      	beq.n	8043c22 <HAL_ADC_PollForConversion+0x2e>
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8043c46:	b945      	cbnz	r5, 8043c5a <HAL_ADC_PollForConversion+0x66>
        SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8043c48:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8043c4a:	f043 0304 	orr.w	r3, r3, #4
 8043c4e:	6423      	str	r3, [r4, #64]	; 0x40
        __HAL_UNLOCK(hadc);
 8043c50:	2300      	movs	r3, #0
 8043c52:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
        return HAL_TIMEOUT;
 8043c56:	2003      	movs	r0, #3
 8043c58:	e7de      	b.n	8043c18 <HAL_ADC_PollForConversion+0x24>
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8043c5a:	f7ff fe8b 	bl	8043974 <HAL_GetTick>
 8043c5e:	1b80      	subs	r0, r0, r6
 8043c60:	42a8      	cmp	r0, r5
 8043c62:	d9dd      	bls.n	8043c20 <HAL_ADC_PollForConversion+0x2c>
 8043c64:	e7f0      	b.n	8043c48 <HAL_ADC_PollForConversion+0x54>
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8043c66:	7e22      	ldrb	r2, [r4, #24]
 8043c68:	2a00      	cmp	r2, #0
 8043c6a:	d1e8      	bne.n	8043c3e <HAL_ADC_PollForConversion+0x4a>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8043c6c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8043c6e:	f412 0f70 	tst.w	r2, #15728640	; 0xf00000
 8043c72:	d002      	beq.n	8043c7a <HAL_ADC_PollForConversion+0x86>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8043c74:	689b      	ldr	r3, [r3, #8]
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8043c76:	055b      	lsls	r3, r3, #21
 8043c78:	d4e1      	bmi.n	8043c3e <HAL_ADC_PollForConversion+0x4a>
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8043c7a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8043c7c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8043c80:	6423      	str	r3, [r4, #64]	; 0x40
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8043c82:	6c20      	ldr	r0, [r4, #64]	; 0x40
 8043c84:	f410 5080 	ands.w	r0, r0, #4096	; 0x1000
 8043c88:	d1d9      	bne.n	8043c3e <HAL_ADC_PollForConversion+0x4a>
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8043c8a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8043c8c:	f043 0301 	orr.w	r3, r3, #1
 8043c90:	6423      	str	r3, [r4, #64]	; 0x40
 8043c92:	e7c1      	b.n	8043c18 <HAL_ADC_PollForConversion+0x24>

08043c94 <HAL_ADC_GetValue>:
  return hadc->Instance->DR;
 8043c94:	6803      	ldr	r3, [r0, #0]
 8043c96:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
}
 8043c98:	4770      	bx	lr
	...

08043c9c <HAL_ADC_ConfigChannel>:
{
 8043c9c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  __IO uint32_t counter = 0U;
 8043c9e:	2300      	movs	r3, #0
 8043ca0:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hadc);
 8043ca2:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8043ca6:	2b01      	cmp	r3, #1
 8043ca8:	d07e      	beq.n	8043da8 <HAL_ADC_ConfigChannel+0x10c>
  if (sConfig->Channel > ADC_CHANNEL_9)
 8043caa:	680d      	ldr	r5, [r1, #0]
 8043cac:	688e      	ldr	r6, [r1, #8]
  __HAL_LOCK(hadc);
 8043cae:	2301      	movs	r3, #1
  if (sConfig->Channel > ADC_CHANNEL_9)
 8043cb0:	2d09      	cmp	r5, #9
  __HAL_LOCK(hadc);
 8043cb2:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
 8043cb6:	b2ac      	uxth	r4, r5
 8043cb8:	6803      	ldr	r3, [r0, #0]
  if (sConfig->Channel > ADC_CHANNEL_9)
 8043cba:	d929      	bls.n	8043d10 <HAL_ADC_ConfigChannel+0x74>
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8043cbc:	eb04 0244 	add.w	r2, r4, r4, lsl #1
 8043cc0:	68df      	ldr	r7, [r3, #12]
 8043cc2:	3a1e      	subs	r2, #30
 8043cc4:	f04f 0c07 	mov.w	ip, #7
 8043cc8:	fa0c fc02 	lsl.w	ip, ip, r2
 8043ccc:	ea27 070c 	bic.w	r7, r7, ip
 8043cd0:	60df      	str	r7, [r3, #12]
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8043cd2:	68df      	ldr	r7, [r3, #12]
 8043cd4:	fa06 f202 	lsl.w	r2, r6, r2
 8043cd8:	433a      	orrs	r2, r7
 8043cda:	60da      	str	r2, [r3, #12]
  if (sConfig->Rank < 7U)
 8043cdc:	6849      	ldr	r1, [r1, #4]
 8043cde:	2906      	cmp	r1, #6
 8043ce0:	eb01 0281 	add.w	r2, r1, r1, lsl #2
 8043ce4:	d824      	bhi.n	8043d30 <HAL_ADC_ConfigChannel+0x94>
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8043ce6:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8043ce8:	3a05      	subs	r2, #5
 8043cea:	261f      	movs	r6, #31
 8043cec:	4096      	lsls	r6, r2
 8043cee:	ea21 0106 	bic.w	r1, r1, r6
 8043cf2:	6359      	str	r1, [r3, #52]	; 0x34
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8043cf4:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8043cf6:	fa04 f202 	lsl.w	r2, r4, r2
 8043cfa:	430a      	orrs	r2, r1
 8043cfc:	635a      	str	r2, [r3, #52]	; 0x34
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8043cfe:	4a2b      	ldr	r2, [pc, #172]	; (8043dac <HAL_ADC_ConfigChannel+0x110>)
 8043d00:	4293      	cmp	r3, r2
 8043d02:	d031      	beq.n	8043d68 <HAL_ADC_ConfigChannel+0xcc>
  __HAL_UNLOCK(hadc);
 8043d04:	2300      	movs	r3, #0
 8043d06:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  return HAL_OK;
 8043d0a:	4618      	mov	r0, r3
}
 8043d0c:	b003      	add	sp, #12
 8043d0e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8043d10:	691f      	ldr	r7, [r3, #16]
 8043d12:	eb05 0245 	add.w	r2, r5, r5, lsl #1
 8043d16:	f04f 0c07 	mov.w	ip, #7
 8043d1a:	fa0c fc02 	lsl.w	ip, ip, r2
 8043d1e:	ea27 070c 	bic.w	r7, r7, ip
 8043d22:	611f      	str	r7, [r3, #16]
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8043d24:	691f      	ldr	r7, [r3, #16]
 8043d26:	fa06 f202 	lsl.w	r2, r6, r2
 8043d2a:	433a      	orrs	r2, r7
 8043d2c:	611a      	str	r2, [r3, #16]
 8043d2e:	e7d5      	b.n	8043cdc <HAL_ADC_ConfigChannel+0x40>
  else if (sConfig->Rank < 13U)
 8043d30:	290c      	cmp	r1, #12
 8043d32:	f04f 011f 	mov.w	r1, #31
 8043d36:	d80b      	bhi.n	8043d50 <HAL_ADC_ConfigChannel+0xb4>
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8043d38:	6b1e      	ldr	r6, [r3, #48]	; 0x30
 8043d3a:	3a23      	subs	r2, #35	; 0x23
 8043d3c:	4091      	lsls	r1, r2
 8043d3e:	ea26 0101 	bic.w	r1, r6, r1
 8043d42:	6319      	str	r1, [r3, #48]	; 0x30
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8043d44:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8043d46:	fa04 f202 	lsl.w	r2, r4, r2
 8043d4a:	430a      	orrs	r2, r1
 8043d4c:	631a      	str	r2, [r3, #48]	; 0x30
 8043d4e:	e7d6      	b.n	8043cfe <HAL_ADC_ConfigChannel+0x62>
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8043d50:	6ade      	ldr	r6, [r3, #44]	; 0x2c
 8043d52:	3a41      	subs	r2, #65	; 0x41
 8043d54:	4091      	lsls	r1, r2
 8043d56:	ea26 0101 	bic.w	r1, r6, r1
 8043d5a:	62d9      	str	r1, [r3, #44]	; 0x2c
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8043d5c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8043d5e:	fa04 f202 	lsl.w	r2, r4, r2
 8043d62:	430a      	orrs	r2, r1
 8043d64:	62da      	str	r2, [r3, #44]	; 0x2c
 8043d66:	e7ca      	b.n	8043cfe <HAL_ADC_ConfigChannel+0x62>
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8043d68:	2d12      	cmp	r5, #18
 8043d6a:	d104      	bne.n	8043d76 <HAL_ADC_ConfigChannel+0xda>
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8043d6c:	4a10      	ldr	r2, [pc, #64]	; (8043db0 <HAL_ADC_ConfigChannel+0x114>)
 8043d6e:	6853      	ldr	r3, [r2, #4]
 8043d70:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8043d74:	6053      	str	r3, [r2, #4]
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8043d76:	f1a5 0310 	sub.w	r3, r5, #16
 8043d7a:	2b01      	cmp	r3, #1
 8043d7c:	d8c2      	bhi.n	8043d04 <HAL_ADC_ConfigChannel+0x68>
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8043d7e:	4a0c      	ldr	r2, [pc, #48]	; (8043db0 <HAL_ADC_ConfigChannel+0x114>)
 8043d80:	6853      	ldr	r3, [r2, #4]
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8043d82:	2d10      	cmp	r5, #16
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8043d84:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8043d88:	6053      	str	r3, [r2, #4]
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8043d8a:	d1bb      	bne.n	8043d04 <HAL_ADC_ConfigChannel+0x68>
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8043d8c:	4b09      	ldr	r3, [pc, #36]	; (8043db4 <HAL_ADC_ConfigChannel+0x118>)
 8043d8e:	4a0a      	ldr	r2, [pc, #40]	; (8043db8 <HAL_ADC_ConfigChannel+0x11c>)
 8043d90:	681b      	ldr	r3, [r3, #0]
 8043d92:	fbb3 f2f2 	udiv	r2, r3, r2
 8043d96:	230a      	movs	r3, #10
 8043d98:	4353      	muls	r3, r2
        counter--;
 8043d9a:	9301      	str	r3, [sp, #4]
      while(counter != 0U)
 8043d9c:	9b01      	ldr	r3, [sp, #4]
 8043d9e:	2b00      	cmp	r3, #0
 8043da0:	d0b0      	beq.n	8043d04 <HAL_ADC_ConfigChannel+0x68>
        counter--;
 8043da2:	9b01      	ldr	r3, [sp, #4]
 8043da4:	3b01      	subs	r3, #1
 8043da6:	e7f8      	b.n	8043d9a <HAL_ADC_ConfigChannel+0xfe>
  __HAL_LOCK(hadc);
 8043da8:	2002      	movs	r0, #2
 8043daa:	e7af      	b.n	8043d0c <HAL_ADC_ConfigChannel+0x70>
 8043dac:	40012000 	.word	0x40012000
 8043db0:	40012300 	.word	0x40012300
 8043db4:	2000120c 	.word	0x2000120c
 8043db8:	000f4240 	.word	0x000f4240

08043dbc <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8043dbc:	4a07      	ldr	r2, [pc, #28]	; (8043ddc <HAL_NVIC_SetPriorityGrouping+0x20>)
 8043dbe:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8043dc0:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8043dc4:	041b      	lsls	r3, r3, #16
 8043dc6:	0c1b      	lsrs	r3, r3, #16
 8043dc8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8043dcc:	0200      	lsls	r0, r0, #8
 8043dce:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8043dd2:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value  =  (reg_value                                   |
 8043dd6:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8043dd8:	60d3      	str	r3, [r2, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8043dda:	4770      	bx	lr
 8043ddc:	e000ed00 	.word	0xe000ed00

08043de0 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8043de0:	4b17      	ldr	r3, [pc, #92]	; (8043e40 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8043de2:	b570      	push	{r4, r5, r6, lr}
 8043de4:	68dc      	ldr	r4, [r3, #12]
 8043de6:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8043dea:	f1c4 0507 	rsb	r5, r4, #7
 8043dee:	2d04      	cmp	r5, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8043df0:	f104 0304 	add.w	r3, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8043df4:	bf28      	it	cs
 8043df6:	2504      	movcs	r5, #4

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8043df8:	f04f 36ff 	mov.w	r6, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8043dfc:	2b06      	cmp	r3, #6
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8043dfe:	fa06 f305 	lsl.w	r3, r6, r5
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8043e02:	bf8c      	ite	hi
 8043e04:	3c03      	subhi	r4, #3
 8043e06:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8043e08:	ea21 0303 	bic.w	r3, r1, r3
 8043e0c:	40a3      	lsls	r3, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8043e0e:	fa06 f404 	lsl.w	r4, r6, r4
 8043e12:	ea22 0404 	bic.w	r4, r2, r4
  if ((int32_t)(IRQn) >= 0)
 8043e16:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8043e18:	ea43 0304 	orr.w	r3, r3, r4
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8043e1c:	bfa8      	it	ge
 8043e1e:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
 8043e22:	ea4f 1303 	mov.w	r3, r3, lsl #4
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8043e26:	bfbc      	itt	lt
 8043e28:	f000 000f 	andlt.w	r0, r0, #15
 8043e2c:	4a05      	ldrlt	r2, [pc, #20]	; (8043e44 <HAL_NVIC_SetPriority+0x64>)
 8043e2e:	b2db      	uxtb	r3, r3
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8043e30:	bfaa      	itet	ge
 8043e32:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8043e36:	5413      	strblt	r3, [r2, r0]
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8043e38:	f880 3300 	strbge.w	r3, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8043e3c:	bd70      	pop	{r4, r5, r6, pc}
 8043e3e:	bf00      	nop
 8043e40:	e000ed00 	.word	0xe000ed00
 8043e44:	e000ed14 	.word	0xe000ed14

08043e48 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8043e48:	2800      	cmp	r0, #0
 8043e4a:	db08      	blt.n	8043e5e <HAL_NVIC_EnableIRQ+0x16>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8043e4c:	0942      	lsrs	r2, r0, #5
 8043e4e:	2301      	movs	r3, #1
 8043e50:	f000 001f 	and.w	r0, r0, #31
 8043e54:	fa03 f000 	lsl.w	r0, r3, r0
 8043e58:	4b01      	ldr	r3, [pc, #4]	; (8043e60 <HAL_NVIC_EnableIRQ+0x18>)
 8043e5a:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8043e5e:	4770      	bx	lr
 8043e60:	e000e100 	.word	0xe000e100

08043e64 <HAL_NVIC_DisableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8043e64:	2800      	cmp	r0, #0
 8043e66:	db0d      	blt.n	8043e84 <HAL_NVIC_DisableIRQ+0x20>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8043e68:	0943      	lsrs	r3, r0, #5
 8043e6a:	2201      	movs	r2, #1
 8043e6c:	f000 001f 	and.w	r0, r0, #31
 8043e70:	fa02 f000 	lsl.w	r0, r2, r0
 8043e74:	3320      	adds	r3, #32
 8043e76:	4a04      	ldr	r2, [pc, #16]	; (8043e88 <HAL_NVIC_DisableIRQ+0x24>)
 8043e78:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8043e7c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8043e80:	f3bf 8f6f 	isb	sy
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
}
 8043e84:	4770      	bx	lr
 8043e86:	bf00      	nop
 8043e88:	e000e100 	.word	0xe000e100

08043e8c <HAL_NVIC_SystemReset>:
  __ASM volatile ("dsb 0xF":::"memory");
 8043e8c:	f3bf 8f4f 	dsb	sy
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8043e90:	4905      	ldr	r1, [pc, #20]	; (8043ea8 <HAL_NVIC_SystemReset+0x1c>)
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8043e92:	4b06      	ldr	r3, [pc, #24]	; (8043eac <HAL_NVIC_SystemReset+0x20>)
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8043e94:	68ca      	ldr	r2, [r1, #12]
 8043e96:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8043e9a:	4313      	orrs	r3, r2
 8043e9c:	60cb      	str	r3, [r1, #12]
 8043e9e:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8043ea2:	bf00      	nop
 8043ea4:	e7fd      	b.n	8043ea2 <HAL_NVIC_SystemReset+0x16>
 8043ea6:	bf00      	nop
 8043ea8:	e000ed00 	.word	0xe000ed00
 8043eac:	05fa0004 	.word	0x05fa0004

08043eb0 <HAL_NVIC_ClearPendingIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8043eb0:	2800      	cmp	r0, #0
 8043eb2:	db09      	blt.n	8043ec8 <HAL_NVIC_ClearPendingIRQ+0x18>
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8043eb4:	0943      	lsrs	r3, r0, #5
 8043eb6:	2201      	movs	r2, #1
 8043eb8:	f000 001f 	and.w	r0, r0, #31
 8043ebc:	fa02 f000 	lsl.w	r0, r2, r0
 8043ec0:	3360      	adds	r3, #96	; 0x60
 8043ec2:	4a02      	ldr	r2, [pc, #8]	; (8043ecc <HAL_NVIC_ClearPendingIRQ+0x1c>)
 8043ec4:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Clear pending interrupt */
  NVIC_ClearPendingIRQ(IRQn);
}
 8043ec8:	4770      	bx	lr
 8043eca:	bf00      	nop
 8043ecc:	e000e100 	.word	0xe000e100

08043ed0 <DMA_CalcBaseAndBitshift>:
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8043ed0:	6803      	ldr	r3, [r0, #0]
 8043ed2:	b2da      	uxtb	r2, r3
 8043ed4:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8043ed8:	f023 0303 	bic.w	r3, r3, #3
 8043edc:	2118      	movs	r1, #24
 8043ede:	3a10      	subs	r2, #16
 8043ee0:	fbb2 f2f1 	udiv	r2, r2, r1
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8043ee4:	4904      	ldr	r1, [pc, #16]	; (8043ef8 <DMA_CalcBaseAndBitshift+0x28>)
  
  if (stream_number > 3U)
 8043ee6:	2a03      	cmp	r2, #3
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8043ee8:	bf88      	it	hi
 8043eea:	3304      	addhi	r3, #4
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8043eec:	5c89      	ldrb	r1, [r1, r2]
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8043eee:	6583      	str	r3, [r0, #88]	; 0x58
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8043ef0:	65c1      	str	r1, [r0, #92]	; 0x5c
  }
  
  return hdma->StreamBaseAddress;
}
 8043ef2:	6d80      	ldr	r0, [r0, #88]	; 0x58
 8043ef4:	4770      	bx	lr
 8043ef6:	bf00      	nop
 8043ef8:	08052960 	.word	0x08052960

08043efc <HAL_DMA_Init>:
{
 8043efc:	b570      	push	{r4, r5, r6, lr}
 8043efe:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8043f00:	f7ff fd38 	bl	8043974 <HAL_GetTick>
 8043f04:	4605      	mov	r5, r0
  if(hdma == NULL)
 8043f06:	2c00      	cmp	r4, #0
 8043f08:	d071      	beq.n	8043fee <HAL_DMA_Init+0xf2>
  __HAL_UNLOCK(hdma);
 8043f0a:	2300      	movs	r3, #0
 8043f0c:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
  __HAL_DMA_DISABLE(hdma);
 8043f10:	6822      	ldr	r2, [r4, #0]
  hdma->State = HAL_DMA_STATE_BUSY;
 8043f12:	2302      	movs	r3, #2
 8043f14:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  __HAL_DMA_DISABLE(hdma);
 8043f18:	6813      	ldr	r3, [r2, #0]
 8043f1a:	f023 0301 	bic.w	r3, r3, #1
 8043f1e:	6013      	str	r3, [r2, #0]
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8043f20:	6821      	ldr	r1, [r4, #0]
 8043f22:	680b      	ldr	r3, [r1, #0]
 8043f24:	07d8      	lsls	r0, r3, #31
 8043f26:	d43c      	bmi.n	8043fa2 <HAL_DMA_Init+0xa6>
  tmp = hdma->Instance->CR;
 8043f28:	680b      	ldr	r3, [r1, #0]
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8043f2a:	4d32      	ldr	r5, [pc, #200]	; (8043ff4 <HAL_DMA_Init+0xf8>)
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8043f2c:	69a0      	ldr	r0, [r4, #24]
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8043f2e:	401d      	ands	r5, r3
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8043f30:	e9d4 2301 	ldrd	r2, r3, [r4, #4]
 8043f34:	4313      	orrs	r3, r2
 8043f36:	68e2      	ldr	r2, [r4, #12]
 8043f38:	4313      	orrs	r3, r2
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8043f3a:	6922      	ldr	r2, [r4, #16]
 8043f3c:	4313      	orrs	r3, r2
 8043f3e:	6962      	ldr	r2, [r4, #20]
 8043f40:	4313      	orrs	r3, r2
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8043f42:	69e2      	ldr	r2, [r4, #28]
 8043f44:	4303      	orrs	r3, r0
 8043f46:	4313      	orrs	r3, r2
          hdma->Init.Mode                | hdma->Init.Priority;
 8043f48:	6a22      	ldr	r2, [r4, #32]
 8043f4a:	4313      	orrs	r3, r2
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8043f4c:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8043f4e:	2a04      	cmp	r2, #4
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8043f50:	ea43 0305 	orr.w	r3, r3, r5
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8043f54:	bf02      	ittt	eq
 8043f56:	e9d4 560b 	ldrdeq	r5, r6, [r4, #44]	; 0x2c
 8043f5a:	4335      	orreq	r5, r6
 8043f5c:	432b      	orreq	r3, r5
  hdma->Instance->CR = tmp;  
 8043f5e:	600b      	str	r3, [r1, #0]
  tmp = hdma->Instance->FCR;
 8043f60:	694b      	ldr	r3, [r1, #20]
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8043f62:	2a04      	cmp	r2, #4
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8043f64:	f023 0307 	bic.w	r3, r3, #7
  tmp |= hdma->Init.FIFOMode;
 8043f68:	ea43 0302 	orr.w	r3, r3, r2
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8043f6c:	d10b      	bne.n	8043f86 <HAL_DMA_Init+0x8a>
    tmp |= hdma->Init.FIFOThreshold;
 8043f6e:	6aa2      	ldr	r2, [r4, #40]	; 0x28
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8043f70:	6ae5      	ldr	r5, [r4, #44]	; 0x2c
    tmp |= hdma->Init.FIFOThreshold;
 8043f72:	4313      	orrs	r3, r2
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8043f74:	b13d      	cbz	r5, 8043f86 <HAL_DMA_Init+0x8a>
{
  HAL_StatusTypeDef status = HAL_OK;
  uint32_t tmp = hdma->Init.FIFOThreshold;
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8043f76:	b9f8      	cbnz	r0, 8043fb8 <HAL_DMA_Init+0xbc>
  {
    switch (tmp)
 8043f78:	2a01      	cmp	r2, #1
 8043f7a:	d02d      	beq.n	8043fd8 <HAL_DMA_Init+0xdc>
 8043f7c:	d301      	bcc.n	8043f82 <HAL_DMA_Init+0x86>
 8043f7e:	2a02      	cmp	r2, #2
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8043f80:	d101      	bne.n	8043f86 <HAL_DMA_Init+0x8a>
    case DMA_FIFO_THRESHOLD_HALFFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
      break;
    case DMA_FIFO_THRESHOLD_FULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8043f82:	01ea      	lsls	r2, r5, #7
 8043f84:	d42b      	bmi.n	8043fde <HAL_DMA_Init+0xe2>
  hdma->Instance->FCR = tmp;
 8043f86:	614b      	str	r3, [r1, #20]
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8043f88:	4620      	mov	r0, r4
 8043f8a:	f7ff ffa1 	bl	8043ed0 <DMA_CalcBaseAndBitshift>
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8043f8e:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8043f90:	233f      	movs	r3, #63	; 0x3f
 8043f92:	4093      	lsls	r3, r2
 8043f94:	6083      	str	r3, [r0, #8]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8043f96:	2000      	movs	r0, #0
  hdma->State = HAL_DMA_STATE_READY;
 8043f98:	2301      	movs	r3, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8043f9a:	6560      	str	r0, [r4, #84]	; 0x54
  hdma->State = HAL_DMA_STATE_READY;
 8043f9c:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  return HAL_OK;
 8043fa0:	e009      	b.n	8043fb6 <HAL_DMA_Init+0xba>
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8043fa2:	f7ff fce7 	bl	8043974 <HAL_GetTick>
 8043fa6:	1b40      	subs	r0, r0, r5
 8043fa8:	2805      	cmp	r0, #5
 8043faa:	d9b9      	bls.n	8043f20 <HAL_DMA_Init+0x24>
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8043fac:	2320      	movs	r3, #32
 8043fae:	6563      	str	r3, [r4, #84]	; 0x54
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8043fb0:	2003      	movs	r0, #3
        hdma->State = HAL_DMA_STATE_READY;
 8043fb2:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
}
 8043fb6:	bd70      	pop	{r4, r5, r6, pc}
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8043fb8:	f5b0 5f00 	cmp.w	r0, #8192	; 0x2000
 8043fbc:	d113      	bne.n	8043fe6 <HAL_DMA_Init+0xea>
    switch (tmp)
 8043fbe:	2a03      	cmp	r2, #3
 8043fc0:	d8e1      	bhi.n	8043f86 <HAL_DMA_Init+0x8a>
 8043fc2:	a001      	add	r0, pc, #4	; (adr r0, 8043fc8 <HAL_DMA_Init+0xcc>)
 8043fc4:	f850 f022 	ldr.w	pc, [r0, r2, lsl #2]
 8043fc8:	08043fdf 	.word	0x08043fdf
 8043fcc:	08043f83 	.word	0x08043f83
 8043fd0:	08043fdf 	.word	0x08043fdf
 8043fd4:	08043fd9 	.word	0x08043fd9
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8043fd8:	f1b5 7fc0 	cmp.w	r5, #25165824	; 0x1800000
 8043fdc:	d1d3      	bne.n	8043f86 <HAL_DMA_Init+0x8a>
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8043fde:	2340      	movs	r3, #64	; 0x40
 8043fe0:	6563      	str	r3, [r4, #84]	; 0x54
        hdma->State = HAL_DMA_STATE_READY;
 8043fe2:	2001      	movs	r0, #1
 8043fe4:	e7e5      	b.n	8043fb2 <HAL_DMA_Init+0xb6>
    switch (tmp)
 8043fe6:	2a02      	cmp	r2, #2
 8043fe8:	d9f9      	bls.n	8043fde <HAL_DMA_Init+0xe2>
 8043fea:	2a03      	cmp	r2, #3
 8043fec:	e7c8      	b.n	8043f80 <HAL_DMA_Init+0x84>
    return HAL_ERROR;
 8043fee:	2001      	movs	r0, #1
 8043ff0:	e7e1      	b.n	8043fb6 <HAL_DMA_Init+0xba>
 8043ff2:	bf00      	nop
 8043ff4:	f010803f 	.word	0xf010803f

08043ff8 <HAL_DMA_DeInit>:
{
 8043ff8:	b538      	push	{r3, r4, r5, lr}
  if(hdma == NULL)
 8043ffa:	4605      	mov	r5, r0
 8043ffc:	b320      	cbz	r0, 8044048 <HAL_DMA_DeInit+0x50>
  if(hdma->State == HAL_DMA_STATE_BUSY)
 8043ffe:	f890 4035 	ldrb.w	r4, [r0, #53]	; 0x35
 8044002:	b2e4      	uxtb	r4, r4
 8044004:	2c02      	cmp	r4, #2
 8044006:	d01d      	beq.n	8044044 <HAL_DMA_DeInit+0x4c>
  __HAL_DMA_DISABLE(hdma);
 8044008:	6803      	ldr	r3, [r0, #0]
 804400a:	681a      	ldr	r2, [r3, #0]
 804400c:	f022 0201 	bic.w	r2, r2, #1
  hdma->Instance->CR   = 0U;
 8044010:	2400      	movs	r4, #0
  __HAL_DMA_DISABLE(hdma);
 8044012:	601a      	str	r2, [r3, #0]
  hdma->Instance->FCR  = 0x00000021U;
 8044014:	2221      	movs	r2, #33	; 0x21
  hdma->Instance->CR   = 0U;
 8044016:	601c      	str	r4, [r3, #0]
  hdma->Instance->NDTR = 0U;
 8044018:	605c      	str	r4, [r3, #4]
  hdma->Instance->PAR  = 0U;
 804401a:	609c      	str	r4, [r3, #8]
  hdma->Instance->M0AR = 0U;
 804401c:	60dc      	str	r4, [r3, #12]
  hdma->Instance->M1AR = 0U;
 804401e:	611c      	str	r4, [r3, #16]
  hdma->Instance->FCR  = 0x00000021U;
 8044020:	615a      	str	r2, [r3, #20]
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8044022:	f7ff ff55 	bl	8043ed0 <DMA_CalcBaseAndBitshift>
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8044026:	6dea      	ldr	r2, [r5, #92]	; 0x5c
 8044028:	233f      	movs	r3, #63	; 0x3f
 804402a:	4093      	lsls	r3, r2
  hdma->XferHalfCpltCallback = NULL;
 804402c:	e9c5 440f 	strd	r4, r4, [r5, #60]	; 0x3c
  hdma->XferM1HalfCpltCallback = NULL;
 8044030:	e9c5 4411 	strd	r4, r4, [r5, #68]	; 0x44
  hdma->XferAbortCallback = NULL;
 8044034:	e9c5 4413 	strd	r4, r4, [r5, #76]	; 0x4c
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8044038:	6083      	str	r3, [r0, #8]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 804403a:	656c      	str	r4, [r5, #84]	; 0x54
  __HAL_UNLOCK(hdma);
 804403c:	f885 4034 	strb.w	r4, [r5, #52]	; 0x34
  hdma->State = HAL_DMA_STATE_RESET;
 8044040:	f885 4035 	strb.w	r4, [r5, #53]	; 0x35
    return HAL_BUSY;
 8044044:	4620      	mov	r0, r4
 8044046:	e000      	b.n	804404a <HAL_DMA_DeInit+0x52>
    return HAL_ERROR;
 8044048:	2001      	movs	r0, #1
}
 804404a:	bd38      	pop	{r3, r4, r5, pc}

0804404c <HAL_DMA_Start_IT>:
{
 804404c:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(hdma);
 804404e:	f890 4034 	ldrb.w	r4, [r0, #52]	; 0x34
 8044052:	2c01      	cmp	r4, #1
 8044054:	d032      	beq.n	80440bc <HAL_DMA_Start_IT+0x70>
 8044056:	2401      	movs	r4, #1
 8044058:	f880 4034 	strb.w	r4, [r0, #52]	; 0x34
  if(HAL_DMA_STATE_READY == hdma->State)
 804405c:	f890 4035 	ldrb.w	r4, [r0, #53]	; 0x35
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8044060:	6d86      	ldr	r6, [r0, #88]	; 0x58
  if(HAL_DMA_STATE_READY == hdma->State)
 8044062:	2c01      	cmp	r4, #1
 8044064:	f04f 0500 	mov.w	r5, #0
 8044068:	f04f 0402 	mov.w	r4, #2
 804406c:	d124      	bne.n	80440b8 <HAL_DMA_Start_IT+0x6c>
    hdma->State = HAL_DMA_STATE_BUSY;
 804406e:	f880 4035 	strb.w	r4, [r0, #53]	; 0x35
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8044072:	6804      	ldr	r4, [r0, #0]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8044074:	6545      	str	r5, [r0, #84]	; 0x54
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8044076:	6825      	ldr	r5, [r4, #0]
 8044078:	f425 2580 	bic.w	r5, r5, #262144	; 0x40000
 804407c:	6025      	str	r5, [r4, #0]
  hdma->Instance->NDTR = DataLength;
 804407e:	6063      	str	r3, [r4, #4]
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8044080:	6883      	ldr	r3, [r0, #8]
 8044082:	2b40      	cmp	r3, #64	; 0x40
    hdma->Instance->PAR = DstAddress;
 8044084:	bf0e      	itee	eq
 8044086:	60a2      	streq	r2, [r4, #8]
    hdma->Instance->PAR = SrcAddress;
 8044088:	60a1      	strne	r1, [r4, #8]
    hdma->Instance->M0AR = DstAddress;
 804408a:	60e2      	strne	r2, [r4, #12]
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 804408c:	6dc2      	ldr	r2, [r0, #92]	; 0x5c
    hdma->Instance->M0AR = SrcAddress;
 804408e:	bf08      	it	eq
 8044090:	60e1      	streq	r1, [r4, #12]
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8044092:	233f      	movs	r3, #63	; 0x3f
 8044094:	4093      	lsls	r3, r2
 8044096:	60b3      	str	r3, [r6, #8]
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8044098:	6823      	ldr	r3, [r4, #0]
 804409a:	f043 0316 	orr.w	r3, r3, #22
 804409e:	6023      	str	r3, [r4, #0]
    if(hdma->XferHalfCpltCallback != NULL)
 80440a0:	6c03      	ldr	r3, [r0, #64]	; 0x40
 80440a2:	b11b      	cbz	r3, 80440ac <HAL_DMA_Start_IT+0x60>
      hdma->Instance->CR  |= DMA_IT_HT;
 80440a4:	6823      	ldr	r3, [r4, #0]
 80440a6:	f043 0308 	orr.w	r3, r3, #8
 80440aa:	6023      	str	r3, [r4, #0]
    __HAL_DMA_ENABLE(hdma);
 80440ac:	6823      	ldr	r3, [r4, #0]
 80440ae:	f043 0301 	orr.w	r3, r3, #1
 80440b2:	6023      	str	r3, [r4, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80440b4:	2000      	movs	r0, #0
}
 80440b6:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_UNLOCK(hdma);	  
 80440b8:	f880 5034 	strb.w	r5, [r0, #52]	; 0x34
  __HAL_LOCK(hdma);
 80440bc:	2002      	movs	r0, #2
 80440be:	e7fa      	b.n	80440b6 <HAL_DMA_Start_IT+0x6a>

080440c0 <HAL_DMA_Abort_IT>:
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80440c0:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 80440c4:	2b02      	cmp	r3, #2
 80440c6:	d003      	beq.n	80440d0 <HAL_DMA_Abort_IT+0x10>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80440c8:	2380      	movs	r3, #128	; 0x80
 80440ca:	6543      	str	r3, [r0, #84]	; 0x54
    return HAL_ERROR;
 80440cc:	2001      	movs	r0, #1
 80440ce:	4770      	bx	lr
    __HAL_DMA_DISABLE(hdma);
 80440d0:	6802      	ldr	r2, [r0, #0]
    hdma->State = HAL_DMA_STATE_ABORT;
 80440d2:	2305      	movs	r3, #5
 80440d4:	f880 3035 	strb.w	r3, [r0, #53]	; 0x35
    __HAL_DMA_DISABLE(hdma);
 80440d8:	6813      	ldr	r3, [r2, #0]
 80440da:	f023 0301 	bic.w	r3, r3, #1
 80440de:	6013      	str	r3, [r2, #0]
  return HAL_OK;
 80440e0:	2000      	movs	r0, #0
}
 80440e2:	4770      	bx	lr

080440e4 <HAL_DMA_IRQHandler>:
{
 80440e4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  __IO uint32_t count = 0U;
 80440e6:	2300      	movs	r3, #0
 80440e8:	9301      	str	r3, [sp, #4]
  uint32_t timeout = SystemCoreClock / 9600U;
 80440ea:	4b5c      	ldr	r3, [pc, #368]	; (804425c <HAL_DMA_IRQHandler+0x178>)
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80440ec:	6d85      	ldr	r5, [r0, #88]	; 0x58
  uint32_t timeout = SystemCoreClock / 9600U;
 80440ee:	681f      	ldr	r7, [r3, #0]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80440f0:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
  tmpisr = regs->ISR;
 80440f2:	682e      	ldr	r6, [r5, #0]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80440f4:	2208      	movs	r2, #8
 80440f6:	409a      	lsls	r2, r3
 80440f8:	4232      	tst	r2, r6
{
 80440fa:	4604      	mov	r4, r0
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80440fc:	d00c      	beq.n	8044118 <HAL_DMA_IRQHandler+0x34>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80440fe:	6801      	ldr	r1, [r0, #0]
 8044100:	6808      	ldr	r0, [r1, #0]
 8044102:	0740      	lsls	r0, r0, #29
 8044104:	d508      	bpl.n	8044118 <HAL_DMA_IRQHandler+0x34>
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8044106:	6808      	ldr	r0, [r1, #0]
 8044108:	f020 0004 	bic.w	r0, r0, #4
 804410c:	6008      	str	r0, [r1, #0]
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 804410e:	60aa      	str	r2, [r5, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8044110:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8044112:	f042 0201 	orr.w	r2, r2, #1
 8044116:	6562      	str	r2, [r4, #84]	; 0x54
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8044118:	2201      	movs	r2, #1
 804411a:	409a      	lsls	r2, r3
 804411c:	4232      	tst	r2, r6
 804411e:	d008      	beq.n	8044132 <HAL_DMA_IRQHandler+0x4e>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8044120:	6821      	ldr	r1, [r4, #0]
 8044122:	6949      	ldr	r1, [r1, #20]
 8044124:	0609      	lsls	r1, r1, #24
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8044126:	bf41      	itttt	mi
 8044128:	60aa      	strmi	r2, [r5, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 804412a:	6d62      	ldrmi	r2, [r4, #84]	; 0x54
 804412c:	f042 0202 	orrmi.w	r2, r2, #2
 8044130:	6562      	strmi	r2, [r4, #84]	; 0x54
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8044132:	2204      	movs	r2, #4
 8044134:	409a      	lsls	r2, r3
 8044136:	4232      	tst	r2, r6
 8044138:	d008      	beq.n	804414c <HAL_DMA_IRQHandler+0x68>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 804413a:	6821      	ldr	r1, [r4, #0]
 804413c:	6809      	ldr	r1, [r1, #0]
 804413e:	0788      	lsls	r0, r1, #30
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8044140:	bf41      	itttt	mi
 8044142:	60aa      	strmi	r2, [r5, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8044144:	6d62      	ldrmi	r2, [r4, #84]	; 0x54
 8044146:	f042 0204 	orrmi.w	r2, r2, #4
 804414a:	6562      	strmi	r2, [r4, #84]	; 0x54
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 804414c:	2210      	movs	r2, #16
 804414e:	409a      	lsls	r2, r3
 8044150:	4232      	tst	r2, r6
 8044152:	d010      	beq.n	8044176 <HAL_DMA_IRQHandler+0x92>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8044154:	6823      	ldr	r3, [r4, #0]
 8044156:	6819      	ldr	r1, [r3, #0]
 8044158:	0709      	lsls	r1, r1, #28
 804415a:	d50c      	bpl.n	8044176 <HAL_DMA_IRQHandler+0x92>
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 804415c:	60aa      	str	r2, [r5, #8]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 804415e:	681a      	ldr	r2, [r3, #0]
 8044160:	0350      	lsls	r0, r2, #13
 8044162:	d537      	bpl.n	80441d4 <HAL_DMA_IRQHandler+0xf0>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8044164:	681b      	ldr	r3, [r3, #0]
 8044166:	0319      	lsls	r1, r3, #12
 8044168:	d401      	bmi.n	804416e <HAL_DMA_IRQHandler+0x8a>
        if(hdma->XferHalfCpltCallback != NULL)
 804416a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 804416c:	e000      	b.n	8044170 <HAL_DMA_IRQHandler+0x8c>
          if(hdma->XferM1HalfCpltCallback != NULL)
 804416e:	6ca3      	ldr	r3, [r4, #72]	; 0x48
        if(hdma->XferHalfCpltCallback != NULL)
 8044170:	b10b      	cbz	r3, 8044176 <HAL_DMA_IRQHandler+0x92>
          hdma->XferHalfCpltCallback(hdma);
 8044172:	4620      	mov	r0, r4
 8044174:	4798      	blx	r3
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8044176:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 8044178:	2220      	movs	r2, #32
 804417a:	408a      	lsls	r2, r1
 804417c:	4232      	tst	r2, r6
 804417e:	d03a      	beq.n	80441f6 <HAL_DMA_IRQHandler+0x112>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8044180:	6823      	ldr	r3, [r4, #0]
 8044182:	6818      	ldr	r0, [r3, #0]
 8044184:	06c6      	lsls	r6, r0, #27
 8044186:	d536      	bpl.n	80441f6 <HAL_DMA_IRQHandler+0x112>
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8044188:	60aa      	str	r2, [r5, #8]
      if(HAL_DMA_STATE_ABORT == hdma->State)
 804418a:	f894 2035 	ldrb.w	r2, [r4, #53]	; 0x35
 804418e:	2a05      	cmp	r2, #5
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8044190:	681a      	ldr	r2, [r3, #0]
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8044192:	d127      	bne.n	80441e4 <HAL_DMA_IRQHandler+0x100>
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8044194:	f022 0216 	bic.w	r2, r2, #22
 8044198:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 804419a:	695a      	ldr	r2, [r3, #20]
 804419c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80441a0:	615a      	str	r2, [r3, #20]
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80441a2:	6c22      	ldr	r2, [r4, #64]	; 0x40
 80441a4:	b90a      	cbnz	r2, 80441aa <HAL_DMA_IRQHandler+0xc6>
 80441a6:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 80441a8:	b11a      	cbz	r2, 80441b2 <HAL_DMA_IRQHandler+0xce>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80441aa:	681a      	ldr	r2, [r3, #0]
 80441ac:	f022 0208 	bic.w	r2, r2, #8
 80441b0:	601a      	str	r2, [r3, #0]
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80441b2:	233f      	movs	r3, #63	; 0x3f
 80441b4:	408b      	lsls	r3, r1
 80441b6:	60ab      	str	r3, [r5, #8]
        __HAL_UNLOCK(hdma);
 80441b8:	2300      	movs	r3, #0
 80441ba:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
        hdma->State = HAL_DMA_STATE_READY;
 80441be:	2301      	movs	r3, #1
 80441c0:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
        if(hdma->XferAbortCallback != NULL)
 80441c4:	6d23      	ldr	r3, [r4, #80]	; 0x50
    if(hdma->XferErrorCallback != NULL)
 80441c6:	2b00      	cmp	r3, #0
 80441c8:	d045      	beq.n	8044256 <HAL_DMA_IRQHandler+0x172>
      hdma->XferErrorCallback(hdma);
 80441ca:	4620      	mov	r0, r4
}
 80441cc:	b003      	add	sp, #12
 80441ce:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
      hdma->XferErrorCallback(hdma);
 80441d2:	4718      	bx	r3
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80441d4:	681a      	ldr	r2, [r3, #0]
 80441d6:	05d2      	lsls	r2, r2, #23
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80441d8:	bf5e      	ittt	pl
 80441da:	681a      	ldrpl	r2, [r3, #0]
 80441dc:	f022 0208 	bicpl.w	r2, r2, #8
 80441e0:	601a      	strpl	r2, [r3, #0]
 80441e2:	e7c2      	b.n	804416a <HAL_DMA_IRQHandler+0x86>
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80441e4:	0350      	lsls	r0, r2, #13
 80441e6:	d527      	bpl.n	8044238 <HAL_DMA_IRQHandler+0x154>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80441e8:	681b      	ldr	r3, [r3, #0]
 80441ea:	0319      	lsls	r1, r3, #12
 80441ec:	d431      	bmi.n	8044252 <HAL_DMA_IRQHandler+0x16e>
          if(hdma->XferM1CpltCallback != NULL)
 80441ee:	6c63      	ldr	r3, [r4, #68]	; 0x44
        if(hdma->XferCpltCallback != NULL)
 80441f0:	b10b      	cbz	r3, 80441f6 <HAL_DMA_IRQHandler+0x112>
          hdma->XferCpltCallback(hdma);
 80441f2:	4620      	mov	r0, r4
 80441f4:	4798      	blx	r3
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80441f6:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80441f8:	b36b      	cbz	r3, 8044256 <HAL_DMA_IRQHandler+0x172>
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80441fa:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80441fc:	07da      	lsls	r2, r3, #31
 80441fe:	d519      	bpl.n	8044234 <HAL_DMA_IRQHandler+0x150>
      hdma->State = HAL_DMA_STATE_ABORT;
 8044200:	2305      	movs	r3, #5
      __HAL_DMA_DISABLE(hdma);
 8044202:	6822      	ldr	r2, [r4, #0]
      hdma->State = HAL_DMA_STATE_ABORT;
 8044204:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
      __HAL_DMA_DISABLE(hdma);
 8044208:	6813      	ldr	r3, [r2, #0]
 804420a:	f023 0301 	bic.w	r3, r3, #1
 804420e:	6013      	str	r3, [r2, #0]
  uint32_t timeout = SystemCoreClock / 9600U;
 8044210:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 8044214:	fbb7 f7f3 	udiv	r7, r7, r3
        if (++count > timeout)
 8044218:	9b01      	ldr	r3, [sp, #4]
 804421a:	3301      	adds	r3, #1
 804421c:	42bb      	cmp	r3, r7
 804421e:	9301      	str	r3, [sp, #4]
 8044220:	d802      	bhi.n	8044228 <HAL_DMA_IRQHandler+0x144>
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8044222:	6813      	ldr	r3, [r2, #0]
 8044224:	07db      	lsls	r3, r3, #31
 8044226:	d4f7      	bmi.n	8044218 <HAL_DMA_IRQHandler+0x134>
      __HAL_UNLOCK(hdma);
 8044228:	2300      	movs	r3, #0
 804422a:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
      hdma->State = HAL_DMA_STATE_READY;
 804422e:	2301      	movs	r3, #1
 8044230:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
    if(hdma->XferErrorCallback != NULL)
 8044234:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8044236:	e7c6      	b.n	80441c6 <HAL_DMA_IRQHandler+0xe2>
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8044238:	681a      	ldr	r2, [r3, #0]
 804423a:	f412 7280 	ands.w	r2, r2, #256	; 0x100
 804423e:	d108      	bne.n	8044252 <HAL_DMA_IRQHandler+0x16e>
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8044240:	6819      	ldr	r1, [r3, #0]
 8044242:	f021 0110 	bic.w	r1, r1, #16
 8044246:	6019      	str	r1, [r3, #0]
          hdma->State = HAL_DMA_STATE_READY;
 8044248:	2301      	movs	r3, #1
          __HAL_UNLOCK(hdma);
 804424a:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
          hdma->State = HAL_DMA_STATE_READY;
 804424e:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
        if(hdma->XferCpltCallback != NULL)
 8044252:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8044254:	e7cc      	b.n	80441f0 <HAL_DMA_IRQHandler+0x10c>
}
 8044256:	b003      	add	sp, #12
 8044258:	bdf0      	pop	{r4, r5, r6, r7, pc}
 804425a:	bf00      	nop
 804425c:	2000120c 	.word	0x2000120c

08044260 <HAL_DMA_GetError>:
  return hdma->ErrorCode;
 8044260:	6d40      	ldr	r0, [r0, #84]	; 0x54
}
 8044262:	4770      	bx	lr

08044264 <FLASH_Program_DoubleWord>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8044264:	4909      	ldr	r1, [pc, #36]	; (804428c <FLASH_Program_DoubleWord+0x28>)
{
 8044266:	b510      	push	{r4, lr}
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8044268:	690c      	ldr	r4, [r1, #16]
 804426a:	f424 7440 	bic.w	r4, r4, #768	; 0x300
 804426e:	610c      	str	r4, [r1, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 8044270:	690c      	ldr	r4, [r1, #16]
 8044272:	f444 7440 	orr.w	r4, r4, #768	; 0x300
 8044276:	610c      	str	r4, [r1, #16]
  FLASH->CR |= FLASH_CR_PG;
 8044278:	690c      	ldr	r4, [r1, #16]
 804427a:	f044 0401 	orr.w	r4, r4, #1
 804427e:	610c      	str	r4, [r1, #16]

  /* Program first word */
  *(__IO uint32_t*)Address = (uint32_t)Data;
 8044280:	6002      	str	r2, [r0, #0]
  __ASM volatile ("isb 0xF":::"memory");
 8044282:	f3bf 8f6f 	isb	sy
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t*)(Address+4) = (uint32_t)(Data >> 32);
 8044286:	6043      	str	r3, [r0, #4]
}
 8044288:	bd10      	pop	{r4, pc}
 804428a:	bf00      	nop
 804428c:	40023c00 	.word	0x40023c00

08044290 <FLASH_Program_Word>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8044290:	4b07      	ldr	r3, [pc, #28]	; (80442b0 <FLASH_Program_Word+0x20>)
 8044292:	691a      	ldr	r2, [r3, #16]
 8044294:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8044298:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 804429a:	691a      	ldr	r2, [r3, #16]
 804429c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80442a0:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_CR_PG;
 80442a2:	691a      	ldr	r2, [r3, #16]
 80442a4:	f042 0201 	orr.w	r2, r2, #1
 80442a8:	611a      	str	r2, [r3, #16]

  *(__IO uint32_t*)Address = Data;
 80442aa:	6001      	str	r1, [r0, #0]
}
 80442ac:	4770      	bx	lr
 80442ae:	bf00      	nop
 80442b0:	40023c00 	.word	0x40023c00

080442b4 <FLASH_Program_HalfWord>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80442b4:	4b07      	ldr	r3, [pc, #28]	; (80442d4 <FLASH_Program_HalfWord+0x20>)
 80442b6:	691a      	ldr	r2, [r3, #16]
 80442b8:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 80442bc:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 80442be:	691a      	ldr	r2, [r3, #16]
 80442c0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80442c4:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_CR_PG;
 80442c6:	691a      	ldr	r2, [r3, #16]
 80442c8:	f042 0201 	orr.w	r2, r2, #1
 80442cc:	611a      	str	r2, [r3, #16]

  *(__IO uint16_t*)Address = Data;
 80442ce:	8001      	strh	r1, [r0, #0]
}
 80442d0:	4770      	bx	lr
 80442d2:	bf00      	nop
 80442d4:	40023c00 	.word	0x40023c00

080442d8 <FLASH_SetErrorCode>:
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{ 
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 80442d8:	4b1a      	ldr	r3, [pc, #104]	; (8044344 <FLASH_SetErrorCode+0x6c>)
 80442da:	68da      	ldr	r2, [r3, #12]
 80442dc:	06d2      	lsls	r2, r2, #27
 80442de:	d506      	bpl.n	80442ee <FLASH_SetErrorCode+0x16>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 80442e0:	4919      	ldr	r1, [pc, #100]	; (8044348 <FLASH_SetErrorCode+0x70>)
 80442e2:	69ca      	ldr	r2, [r1, #28]
 80442e4:	f042 0210 	orr.w	r2, r2, #16
 80442e8:	61ca      	str	r2, [r1, #28]
   
   /* Clear FLASH write protection error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 80442ea:	2210      	movs	r2, #16
 80442ec:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 80442ee:	68da      	ldr	r2, [r3, #12]
 80442f0:	0690      	lsls	r0, r2, #26
 80442f2:	d506      	bpl.n	8044302 <FLASH_SetErrorCode+0x2a>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 80442f4:	4914      	ldr	r1, [pc, #80]	; (8044348 <FLASH_SetErrorCode+0x70>)
 80442f6:	69ca      	ldr	r2, [r1, #28]
 80442f8:	f042 0208 	orr.w	r2, r2, #8
 80442fc:	61ca      	str	r2, [r1, #28]
   
   /* Clear FLASH Programming alignment error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 80442fe:	2220      	movs	r2, #32
 8044300:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 8044302:	4b10      	ldr	r3, [pc, #64]	; (8044344 <FLASH_SetErrorCode+0x6c>)
 8044304:	68da      	ldr	r2, [r3, #12]
 8044306:	0651      	lsls	r1, r2, #25
 8044308:	d506      	bpl.n	8044318 <FLASH_SetErrorCode+0x40>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 804430a:	490f      	ldr	r1, [pc, #60]	; (8044348 <FLASH_SetErrorCode+0x70>)
 804430c:	69ca      	ldr	r2, [r1, #28]
 804430e:	f042 0204 	orr.w	r2, r2, #4
 8044312:	61ca      	str	r2, [r1, #28]
    
    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 8044314:	2240      	movs	r2, #64	; 0x40
 8044316:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 8044318:	68da      	ldr	r2, [r3, #12]
 804431a:	0612      	lsls	r2, r2, #24
 804431c:	d506      	bpl.n	804432c <FLASH_SetErrorCode+0x54>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 804431e:	490a      	ldr	r1, [pc, #40]	; (8044348 <FLASH_SetErrorCode+0x70>)
 8044320:	69ca      	ldr	r2, [r1, #28]
 8044322:	f042 0202 	orr.w	r2, r2, #2
 8044326:	61ca      	str	r2, [r1, #28]
    
    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 8044328:	2280      	movs	r2, #128	; 0x80
 804432a:	60da      	str	r2, [r3, #12]
    
    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
  }
#endif /* FLASH_SR_RDERR */  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 804432c:	4a05      	ldr	r2, [pc, #20]	; (8044344 <FLASH_SetErrorCode+0x6c>)
 804432e:	68d3      	ldr	r3, [r2, #12]
 8044330:	079b      	lsls	r3, r3, #30
 8044332:	d506      	bpl.n	8044342 <FLASH_SetErrorCode+0x6a>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 8044334:	4904      	ldr	r1, [pc, #16]	; (8044348 <FLASH_SetErrorCode+0x70>)
 8044336:	69cb      	ldr	r3, [r1, #28]
 8044338:	f043 0320 	orr.w	r3, r3, #32
 804433c:	61cb      	str	r3, [r1, #28]
    
    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 804433e:	2302      	movs	r3, #2
 8044340:	60d3      	str	r3, [r2, #12]
  }
}
 8044342:	4770      	bx	lr
 8044344:	40023c00 	.word	0x40023c00
 8044348:	20005f50 	.word	0x20005f50

0804434c <HAL_FLASH_Unlock>:
  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 804434c:	4b06      	ldr	r3, [pc, #24]	; (8044368 <HAL_FLASH_Unlock+0x1c>)
 804434e:	691a      	ldr	r2, [r3, #16]
 8044350:	2a00      	cmp	r2, #0
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8044352:	bfbf      	itttt	lt
 8044354:	4a05      	ldrlt	r2, [pc, #20]	; (804436c <HAL_FLASH_Unlock+0x20>)
 8044356:	605a      	strlt	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8044358:	f102 3288 	addlt.w	r2, r2, #2290649224	; 0x88888888
 804435c:	605a      	strlt	r2, [r3, #4]
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 804435e:	bfba      	itte	lt
 8044360:	6918      	ldrlt	r0, [r3, #16]
  HAL_StatusTypeDef status = HAL_OK;
 8044362:	0fc0      	lsrlt	r0, r0, #31
 8044364:	2000      	movge	r0, #0
}
 8044366:	4770      	bx	lr
 8044368:	40023c00 	.word	0x40023c00
 804436c:	45670123 	.word	0x45670123

08044370 <HAL_FLASH_Lock>:
  FLASH->CR |= FLASH_CR_LOCK;
 8044370:	4a03      	ldr	r2, [pc, #12]	; (8044380 <HAL_FLASH_Lock+0x10>)
 8044372:	6913      	ldr	r3, [r2, #16]
 8044374:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8044378:	6113      	str	r3, [r2, #16]
}
 804437a:	2000      	movs	r0, #0
 804437c:	4770      	bx	lr
 804437e:	bf00      	nop
 8044380:	40023c00 	.word	0x40023c00

08044384 <HAL_FLASH_GetError>:
   return pFlash.ErrorCode;
 8044384:	4b01      	ldr	r3, [pc, #4]	; (804438c <HAL_FLASH_GetError+0x8>)
 8044386:	69d8      	ldr	r0, [r3, #28]
}  
 8044388:	4770      	bx	lr
 804438a:	bf00      	nop
 804438c:	20005f50 	.word	0x20005f50

08044390 <FLASH_WaitForLastOperation>:
{ 
 8044390:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8044392:	4b12      	ldr	r3, [pc, #72]	; (80443dc <FLASH_WaitForLastOperation+0x4c>)
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8044394:	4c12      	ldr	r4, [pc, #72]	; (80443e0 <FLASH_WaitForLastOperation+0x50>)
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8044396:	2200      	movs	r2, #0
{ 
 8044398:	4605      	mov	r5, r0
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 804439a:	61da      	str	r2, [r3, #28]
  tickstart = HAL_GetTick();
 804439c:	f7ff faea 	bl	8043974 <HAL_GetTick>
 80443a0:	4626      	mov	r6, r4
 80443a2:	4607      	mov	r7, r0
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 80443a4:	68e3      	ldr	r3, [r4, #12]
 80443a6:	03da      	lsls	r2, r3, #15
 80443a8:	d40c      	bmi.n	80443c4 <FLASH_WaitForLastOperation+0x34>
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 80443aa:	68e3      	ldr	r3, [r4, #12]
 80443ac:	07db      	lsls	r3, r3, #31
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 80443ae:	bf44      	itt	mi
 80443b0:	2301      	movmi	r3, #1
 80443b2:	60e3      	strmi	r3, [r4, #12]
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 80443b4:	68f0      	ldr	r0, [r6, #12]
 80443b6:	f010 00f2 	ands.w	r0, r0, #242	; 0xf2
 80443ba:	d007      	beq.n	80443cc <FLASH_WaitForLastOperation+0x3c>
    FLASH_SetErrorCode();
 80443bc:	f7ff ff8c 	bl	80442d8 <FLASH_SetErrorCode>
    return HAL_ERROR;
 80443c0:	2001      	movs	r0, #1
 80443c2:	e003      	b.n	80443cc <FLASH_WaitForLastOperation+0x3c>
    if(Timeout != HAL_MAX_DELAY)
 80443c4:	1c69      	adds	r1, r5, #1
 80443c6:	d0ed      	beq.n	80443a4 <FLASH_WaitForLastOperation+0x14>
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 80443c8:	b90d      	cbnz	r5, 80443ce <FLASH_WaitForLastOperation+0x3e>
        return HAL_TIMEOUT;
 80443ca:	2003      	movs	r0, #3
}  
 80443cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 80443ce:	f7ff fad1 	bl	8043974 <HAL_GetTick>
 80443d2:	1bc0      	subs	r0, r0, r7
 80443d4:	42a8      	cmp	r0, r5
 80443d6:	d9e5      	bls.n	80443a4 <FLASH_WaitForLastOperation+0x14>
 80443d8:	e7f7      	b.n	80443ca <FLASH_WaitForLastOperation+0x3a>
 80443da:	bf00      	nop
 80443dc:	20005f50 	.word	0x20005f50
 80443e0:	40023c00 	.word	0x40023c00

080443e4 <HAL_FLASH_Program>:
{
 80443e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  __HAL_LOCK(&pFlash);
 80443e8:	4d1f      	ldr	r5, [pc, #124]	; (8044468 <HAL_FLASH_Program+0x84>)
{
 80443ea:	4698      	mov	r8, r3
  __HAL_LOCK(&pFlash);
 80443ec:	7e2b      	ldrb	r3, [r5, #24]
 80443ee:	2b01      	cmp	r3, #1
{
 80443f0:	4607      	mov	r7, r0
 80443f2:	460e      	mov	r6, r1
 80443f4:	4614      	mov	r4, r2
  __HAL_LOCK(&pFlash);
 80443f6:	d035      	beq.n	8044464 <HAL_FLASH_Program+0x80>
 80443f8:	2301      	movs	r3, #1
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80443fa:	f24c 3050 	movw	r0, #50000	; 0xc350
  __HAL_LOCK(&pFlash);
 80443fe:	762b      	strb	r3, [r5, #24]
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8044400:	f7ff ffc6 	bl	8044390 <FLASH_WaitForLastOperation>
  if(status == HAL_OK)
 8044404:	b9b0      	cbnz	r0, 8044434 <HAL_FLASH_Program+0x50>
    if(TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 8044406:	b9cf      	cbnz	r7, 804443c <HAL_FLASH_Program+0x58>
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8044408:	4b18      	ldr	r3, [pc, #96]	; (804446c <HAL_FLASH_Program+0x88>)
 804440a:	691a      	ldr	r2, [r3, #16]
 804440c:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8044410:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 8044412:	691a      	ldr	r2, [r3, #16]
 8044414:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_CR_PG;
 8044416:	691a      	ldr	r2, [r3, #16]
      FLASH_Program_Byte(Address, (uint8_t) Data);
 8044418:	b2e4      	uxtb	r4, r4
  FLASH->CR |= FLASH_CR_PG;
 804441a:	f042 0201 	orr.w	r2, r2, #1
 804441e:	611a      	str	r2, [r3, #16]
  *(__IO uint8_t*)Address = Data;
 8044420:	7034      	strb	r4, [r6, #0]
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8044422:	f24c 3050 	movw	r0, #50000	; 0xc350
 8044426:	f7ff ffb3 	bl	8044390 <FLASH_WaitForLastOperation>
    FLASH->CR &= (~FLASH_CR_PG);  
 804442a:	4a10      	ldr	r2, [pc, #64]	; (804446c <HAL_FLASH_Program+0x88>)
 804442c:	6913      	ldr	r3, [r2, #16]
 804442e:	f023 0301 	bic.w	r3, r3, #1
 8044432:	6113      	str	r3, [r2, #16]
  __HAL_UNLOCK(&pFlash);
 8044434:	2300      	movs	r3, #0
 8044436:	762b      	strb	r3, [r5, #24]
}
 8044438:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 804443c:	2f01      	cmp	r7, #1
 804443e:	d104      	bne.n	804444a <HAL_FLASH_Program+0x66>
      FLASH_Program_HalfWord(Address, (uint16_t) Data);
 8044440:	b2a1      	uxth	r1, r4
 8044442:	4630      	mov	r0, r6
 8044444:	f7ff ff36 	bl	80442b4 <FLASH_Program_HalfWord>
 8044448:	e7eb      	b.n	8044422 <HAL_FLASH_Program+0x3e>
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 804444a:	2f02      	cmp	r7, #2
 804444c:	d104      	bne.n	8044458 <HAL_FLASH_Program+0x74>
      FLASH_Program_Word(Address, (uint32_t) Data);
 804444e:	4621      	mov	r1, r4
 8044450:	4630      	mov	r0, r6
 8044452:	f7ff ff1d 	bl	8044290 <FLASH_Program_Word>
 8044456:	e7e4      	b.n	8044422 <HAL_FLASH_Program+0x3e>
      FLASH_Program_DoubleWord(Address, Data);
 8044458:	4622      	mov	r2, r4
 804445a:	4643      	mov	r3, r8
 804445c:	4630      	mov	r0, r6
 804445e:	f7ff ff01 	bl	8044264 <FLASH_Program_DoubleWord>
 8044462:	e7de      	b.n	8044422 <HAL_FLASH_Program+0x3e>
  __HAL_LOCK(&pFlash);
 8044464:	2002      	movs	r0, #2
 8044466:	e7e7      	b.n	8044438 <HAL_FLASH_Program+0x54>
 8044468:	20005f50 	.word	0x20005f50
 804446c:	40023c00 	.word	0x40023c00

08044470 <FLASH_MassErase.isra.0>:
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  assert_param(IS_FLASH_BANK(Banks));
  
  /* If the previous operation is completed, proceed to erase all sectors */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8044470:	4b07      	ldr	r3, [pc, #28]	; (8044490 <FLASH_MassErase.isra.0+0x20>)
 8044472:	691a      	ldr	r2, [r3, #16]
 8044474:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8044478:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_CR_MER;
 804447a:	691a      	ldr	r2, [r3, #16]
 804447c:	f042 0204 	orr.w	r2, r2, #4
 8044480:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange <<8U);
 8044482:	691a      	ldr	r2, [r3, #16]
 8044484:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8044488:	ea42 2000 	orr.w	r0, r2, r0, lsl #8
 804448c:	6118      	str	r0, [r3, #16]
}
 804448e:	4770      	bx	lr
 8044490:	40023c00 	.word	0x40023c00

08044494 <FLASH_Erase_Sector>:

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  
  if(VoltageRange == FLASH_VOLTAGE_RANGE_1)
 8044494:	b139      	cbz	r1, 80444a6 <FLASH_Erase_Sector+0x12>
  {
     tmp_psize = FLASH_PSIZE_BYTE;
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_2)
 8044496:	2901      	cmp	r1, #1
 8044498:	d01c      	beq.n	80444d4 <FLASH_Erase_Sector+0x40>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_3)
 804449a:	2902      	cmp	r1, #2
  {
    tmp_psize = FLASH_PSIZE_WORD;
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 804449c:	bf0c      	ite	eq
 804449e:	f44f 7100 	moveq.w	r1, #512	; 0x200
 80444a2:	f44f 7140 	movne.w	r1, #768	; 0x300
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80444a6:	4b0d      	ldr	r3, [pc, #52]	; (80444dc <FLASH_Erase_Sector+0x48>)
 80444a8:	691a      	ldr	r2, [r3, #16]
 80444aa:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 80444ae:	611a      	str	r2, [r3, #16]
  FLASH->CR |= tmp_psize;
 80444b0:	691a      	ldr	r2, [r3, #16]
 80444b2:	4311      	orrs	r1, r2
 80444b4:	6119      	str	r1, [r3, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 80444b6:	691a      	ldr	r2, [r3, #16]
 80444b8:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 80444bc:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 80444be:	691a      	ldr	r2, [r3, #16]
 80444c0:	f042 0202 	orr.w	r2, r2, #2
 80444c4:	ea42 00c0 	orr.w	r0, r2, r0, lsl #3
 80444c8:	6118      	str	r0, [r3, #16]
  FLASH->CR |= FLASH_CR_STRT;
 80444ca:	691a      	ldr	r2, [r3, #16]
 80444cc:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80444d0:	611a      	str	r2, [r3, #16]
}
 80444d2:	4770      	bx	lr
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 80444d4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80444d8:	e7e5      	b.n	80444a6 <FLASH_Erase_Sector+0x12>
 80444da:	bf00      	nop
 80444dc:	40023c00 	.word	0x40023c00

080444e0 <FLASH_FlushCaches>:
  * @retval None
  */
void FLASH_FlushCaches(void)
{
  /* Flush instruction cache  */
  if(READ_BIT(FLASH->ACR, FLASH_ACR_ICEN)!= RESET)
 80444e0:	4b14      	ldr	r3, [pc, #80]	; (8044534 <FLASH_FlushCaches+0x54>)
 80444e2:	681a      	ldr	r2, [r3, #0]
 80444e4:	0591      	lsls	r1, r2, #22
 80444e6:	d50f      	bpl.n	8044508 <FLASH_FlushCaches+0x28>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 80444e8:	681a      	ldr	r2, [r3, #0]
 80444ea:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80444ee:	601a      	str	r2, [r3, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 80444f0:	681a      	ldr	r2, [r3, #0]
 80444f2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80444f6:	601a      	str	r2, [r3, #0]
 80444f8:	681a      	ldr	r2, [r3, #0]
 80444fa:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80444fe:	601a      	str	r2, [r3, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8044500:	681a      	ldr	r2, [r3, #0]
 8044502:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8044506:	601a      	str	r2, [r3, #0]
  }
  
  /* Flush data cache */
  if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 8044508:	4b0a      	ldr	r3, [pc, #40]	; (8044534 <FLASH_FlushCaches+0x54>)
 804450a:	681a      	ldr	r2, [r3, #0]
 804450c:	0552      	lsls	r2, r2, #21
 804450e:	d50f      	bpl.n	8044530 <FLASH_FlushCaches+0x50>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 8044510:	681a      	ldr	r2, [r3, #0]
 8044512:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8044516:	601a      	str	r2, [r3, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 8044518:	681a      	ldr	r2, [r3, #0]
 804451a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 804451e:	601a      	str	r2, [r3, #0]
 8044520:	681a      	ldr	r2, [r3, #0]
 8044522:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8044526:	601a      	str	r2, [r3, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 8044528:	681a      	ldr	r2, [r3, #0]
 804452a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 804452e:	601a      	str	r2, [r3, #0]
  }
}
 8044530:	4770      	bx	lr
 8044532:	bf00      	nop
 8044534:	40023c00 	.word	0x40023c00

08044538 <HAL_FLASHEx_Erase>:
{
 8044538:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  __HAL_LOCK(&pFlash);
 804453c:	4e23      	ldr	r6, [pc, #140]	; (80445cc <HAL_FLASHEx_Erase+0x94>)
 804453e:	7e33      	ldrb	r3, [r6, #24]
 8044540:	2b01      	cmp	r3, #1
{
 8044542:	4604      	mov	r4, r0
 8044544:	4688      	mov	r8, r1
  __HAL_LOCK(&pFlash);
 8044546:	d03f      	beq.n	80445c8 <HAL_FLASHEx_Erase+0x90>
 8044548:	2301      	movs	r3, #1
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 804454a:	f24c 3050 	movw	r0, #50000	; 0xc350
  __HAL_LOCK(&pFlash);
 804454e:	7633      	strb	r3, [r6, #24]
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8044550:	f7ff ff1e 	bl	8044390 <FLASH_WaitForLastOperation>
  if(status == HAL_OK)
 8044554:	4605      	mov	r5, r0
 8044556:	b9a8      	cbnz	r0, 8044584 <HAL_FLASHEx_Erase+0x4c>
    *SectorError = 0xFFFFFFFFU;
 8044558:	f04f 33ff 	mov.w	r3, #4294967295
 804455c:	f8c8 3000 	str.w	r3, [r8]
    if(pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8044560:	6823      	ldr	r3, [r4, #0]
 8044562:	2b01      	cmp	r3, #1
 8044564:	d113      	bne.n	804458e <HAL_FLASHEx_Erase+0x56>
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 8044566:	7c20      	ldrb	r0, [r4, #16]
 8044568:	f7ff ff82 	bl	8044470 <FLASH_MassErase.isra.0>
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 804456c:	f24c 3050 	movw	r0, #50000	; 0xc350
 8044570:	f7ff ff0e 	bl	8044390 <FLASH_WaitForLastOperation>
      FLASH->CR &= (~FLASH_MER_BIT);
 8044574:	4a16      	ldr	r2, [pc, #88]	; (80445d0 <HAL_FLASHEx_Erase+0x98>)
 8044576:	6913      	ldr	r3, [r2, #16]
 8044578:	f023 0304 	bic.w	r3, r3, #4
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 804457c:	4605      	mov	r5, r0
      FLASH->CR &= (~FLASH_MER_BIT);
 804457e:	6113      	str	r3, [r2, #16]
    FLASH_FlushCaches();    
 8044580:	f7ff ffae 	bl	80444e0 <FLASH_FlushCaches>
  __HAL_UNLOCK(&pFlash);
 8044584:	2300      	movs	r3, #0
 8044586:	7633      	strb	r3, [r6, #24]
}
 8044588:	4628      	mov	r0, r5
 804458a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 804458e:	68a7      	ldr	r7, [r4, #8]
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 8044590:	f8df 903c 	ldr.w	r9, [pc, #60]	; 80445d0 <HAL_FLASHEx_Erase+0x98>
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8044594:	e9d4 2302 	ldrd	r2, r3, [r4, #8]
 8044598:	4413      	add	r3, r2
 804459a:	42bb      	cmp	r3, r7
 804459c:	d9f0      	bls.n	8044580 <HAL_FLASHEx_Erase+0x48>
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 804459e:	7c21      	ldrb	r1, [r4, #16]
 80445a0:	4638      	mov	r0, r7
 80445a2:	f7ff ff77 	bl	8044494 <FLASH_Erase_Sector>
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80445a6:	f24c 3050 	movw	r0, #50000	; 0xc350
 80445aa:	f7ff fef1 	bl	8044390 <FLASH_WaitForLastOperation>
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 80445ae:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80445b2:	f023 03fa 	bic.w	r3, r3, #250	; 0xfa
 80445b6:	f8c9 3010 	str.w	r3, [r9, #16]
        if(status != HAL_OK) 
 80445ba:	b118      	cbz	r0, 80445c4 <HAL_FLASHEx_Erase+0x8c>
          *SectorError = index;
 80445bc:	f8c8 7000 	str.w	r7, [r8]
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80445c0:	4605      	mov	r5, r0
          break;
 80445c2:	e7dd      	b.n	8044580 <HAL_FLASHEx_Erase+0x48>
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 80445c4:	3701      	adds	r7, #1
 80445c6:	e7e5      	b.n	8044594 <HAL_FLASHEx_Erase+0x5c>
  __HAL_LOCK(&pFlash);
 80445c8:	2502      	movs	r5, #2
 80445ca:	e7dd      	b.n	8044588 <HAL_FLASHEx_Erase+0x50>
 80445cc:	20005f50 	.word	0x20005f50
 80445d0:	40023c00 	.word	0x40023c00

080445d4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80445d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80445d8:	b085      	sub	sp, #20
  for(position = 0U; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80445da:	680b      	ldr	r3, [r1, #0]
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80445dc:	f8df 81ac 	ldr.w	r8, [pc, #428]	; 804478c <HAL_GPIO_Init+0x1b8>
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80445e0:	4a68      	ldr	r2, [pc, #416]	; (8044784 <HAL_GPIO_Init+0x1b0>)
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80445e2:	f8df 91ac 	ldr.w	r9, [pc, #428]	; 8044790 <HAL_GPIO_Init+0x1bc>
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80445e6:	9301      	str	r3, [sp, #4]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80445e8:	2300      	movs	r3, #0
    ioposition = 0x01U << position;
 80445ea:	2401      	movs	r4, #1
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80445ec:	9d01      	ldr	r5, [sp, #4]
    ioposition = 0x01U << position;
 80445ee:	409c      	lsls	r4, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80445f0:	4025      	ands	r5, r4
    if(iocurrent == ioposition)
 80445f2:	42ac      	cmp	r4, r5
 80445f4:	f040 80b0 	bne.w	8044758 <HAL_GPIO_Init+0x184>
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80445f8:	684c      	ldr	r4, [r1, #4]
 80445fa:	f024 0c10 	bic.w	ip, r4, #16
 80445fe:	ea4f 0e43 	mov.w	lr, r3, lsl #1
 8044602:	2603      	movs	r6, #3
 8044604:	f10c 37ff 	add.w	r7, ip, #4294967295
 8044608:	fa06 f60e 	lsl.w	r6, r6, lr
 804460c:	2f01      	cmp	r7, #1
 804460e:	ea6f 0606 	mvn.w	r6, r6
 8044612:	d811      	bhi.n	8044638 <HAL_GPIO_Init+0x64>
        temp = GPIOx->OSPEEDR; 
 8044614:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8044616:	ea07 0a06 	and.w	sl, r7, r6
        temp |= (GPIO_Init->Speed << (position * 2U));
 804461a:	68cf      	ldr	r7, [r1, #12]
 804461c:	fa07 f70e 	lsl.w	r7, r7, lr
 8044620:	ea47 070a 	orr.w	r7, r7, sl
        GPIOx->OSPEEDR = temp;
 8044624:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 8044626:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8044628:	ea27 0a05 	bic.w	sl, r7, r5
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 804462c:	f3c4 1700 	ubfx	r7, r4, #4, #1
 8044630:	409f      	lsls	r7, r3
 8044632:	ea47 070a 	orr.w	r7, r7, sl
        GPIOx->OTYPER = temp;
 8044636:	6047      	str	r7, [r0, #4]
      temp = GPIOx->PUPDR;
 8044638:	68c7      	ldr	r7, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 804463a:	ea07 0a06 	and.w	sl, r7, r6
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 804463e:	688f      	ldr	r7, [r1, #8]
 8044640:	fa07 f70e 	lsl.w	r7, r7, lr
 8044644:	ea47 070a 	orr.w	r7, r7, sl
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8044648:	f1bc 0f02 	cmp.w	ip, #2
      GPIOx->PUPDR = temp;
 804464c:	60c7      	str	r7, [r0, #12]
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 804464e:	d116      	bne.n	804467e <HAL_GPIO_Init+0xaa>
        temp = GPIOx->AFR[position >> 3U];
 8044650:	ea4f 0ad3 	mov.w	sl, r3, lsr #3
 8044654:	eb00 0a8a 	add.w	sl, r0, sl, lsl #2
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8044658:	f003 0b07 	and.w	fp, r3, #7
        temp = GPIOx->AFR[position >> 3U];
 804465c:	f8da 7020 	ldr.w	r7, [sl, #32]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8044660:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 8044664:	f04f 0c0f 	mov.w	ip, #15
 8044668:	fa0c fc0b 	lsl.w	ip, ip, fp
 804466c:	ea27 0c0c 	bic.w	ip, r7, ip
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8044670:	690f      	ldr	r7, [r1, #16]
 8044672:	fa07 f70b 	lsl.w	r7, r7, fp
 8044676:	ea47 070c 	orr.w	r7, r7, ip
        GPIOx->AFR[position >> 3U] = temp;
 804467a:	f8ca 7020 	str.w	r7, [sl, #32]
      temp = GPIOx->MODER;
 804467e:	6807      	ldr	r7, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8044680:	403e      	ands	r6, r7
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8044682:	f004 0703 	and.w	r7, r4, #3
 8044686:	fa07 fe0e 	lsl.w	lr, r7, lr
 804468a:	ea4e 0606 	orr.w	r6, lr, r6
      GPIOx->MODER = temp;
 804468e:	6006      	str	r6, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8044690:	00e6      	lsls	r6, r4, #3
 8044692:	d561      	bpl.n	8044758 <HAL_GPIO_Init+0x184>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8044694:	f04f 0b00 	mov.w	fp, #0
 8044698:	f8cd b00c 	str.w	fp, [sp, #12]
 804469c:	f8d8 7044 	ldr.w	r7, [r8, #68]	; 0x44
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80446a0:	4e39      	ldr	r6, [pc, #228]	; (8044788 <HAL_GPIO_Init+0x1b4>)
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80446a2:	f447 4780 	orr.w	r7, r7, #16384	; 0x4000
 80446a6:	f8c8 7044 	str.w	r7, [r8, #68]	; 0x44
 80446aa:	f8d8 7044 	ldr.w	r7, [r8, #68]	; 0x44
 80446ae:	f407 4780 	and.w	r7, r7, #16384	; 0x4000
 80446b2:	9703      	str	r7, [sp, #12]
 80446b4:	9f03      	ldr	r7, [sp, #12]
 80446b6:	f023 0703 	bic.w	r7, r3, #3
 80446ba:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
 80446be:	f507 379c 	add.w	r7, r7, #79872	; 0x13800
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80446c2:	f003 0e03 	and.w	lr, r3, #3
        temp = SYSCFG->EXTICR[position >> 2U];
 80446c6:	f8d7 a008 	ldr.w	sl, [r7, #8]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80446ca:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 80446ce:	f04f 0c0f 	mov.w	ip, #15
 80446d2:	fa0c fc0e 	lsl.w	ip, ip, lr
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80446d6:	42b0      	cmp	r0, r6
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80446d8:	ea2a 0c0c 	bic.w	ip, sl, ip
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80446dc:	d043      	beq.n	8044766 <HAL_GPIO_Init+0x192>
 80446de:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 80446e2:	42b0      	cmp	r0, r6
 80446e4:	d041      	beq.n	804476a <HAL_GPIO_Init+0x196>
 80446e6:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 80446ea:	42b0      	cmp	r0, r6
 80446ec:	d03f      	beq.n	804476e <HAL_GPIO_Init+0x19a>
 80446ee:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 80446f2:	42b0      	cmp	r0, r6
 80446f4:	d03d      	beq.n	8044772 <HAL_GPIO_Init+0x19e>
 80446f6:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 80446fa:	42b0      	cmp	r0, r6
 80446fc:	d03b      	beq.n	8044776 <HAL_GPIO_Init+0x1a2>
 80446fe:	4548      	cmp	r0, r9
 8044700:	d03b      	beq.n	804477a <HAL_GPIO_Init+0x1a6>
 8044702:	f506 6600 	add.w	r6, r6, #2048	; 0x800
 8044706:	42b0      	cmp	r0, r6
 8044708:	d039      	beq.n	804477e <HAL_GPIO_Init+0x1aa>
 804470a:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 804470e:	42b0      	cmp	r0, r6
 8044710:	bf14      	ite	ne
 8044712:	2608      	movne	r6, #8
 8044714:	2607      	moveq	r6, #7
 8044716:	fa06 f60e 	lsl.w	r6, r6, lr
 804471a:	ea46 060c 	orr.w	r6, r6, ip
        SYSCFG->EXTICR[position >> 2U] = temp;
 804471e:	60be      	str	r6, [r7, #8]
        temp = EXTI->IMR;
 8044720:	6816      	ldr	r6, [r2, #0]
        temp &= ~((uint32_t)iocurrent);
 8044722:	43ef      	mvns	r7, r5
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8044724:	f414 3f80 	tst.w	r4, #65536	; 0x10000
        temp &= ~((uint32_t)iocurrent);
 8044728:	bf0c      	ite	eq
 804472a:	403e      	andeq	r6, r7
        {
          temp |= iocurrent;
 804472c:	432e      	orrne	r6, r5
        }
        EXTI->IMR = temp;
 804472e:	6016      	str	r6, [r2, #0]

        temp = EXTI->EMR;
 8044730:	6856      	ldr	r6, [r2, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8044732:	f414 3f00 	tst.w	r4, #131072	; 0x20000
        temp &= ~((uint32_t)iocurrent);
 8044736:	bf0c      	ite	eq
 8044738:	403e      	andeq	r6, r7
        {
          temp |= iocurrent;
 804473a:	432e      	orrne	r6, r5
        }
        EXTI->EMR = temp;
 804473c:	6056      	str	r6, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 804473e:	6896      	ldr	r6, [r2, #8]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8044740:	f414 1f80 	tst.w	r4, #1048576	; 0x100000
        temp &= ~((uint32_t)iocurrent);
 8044744:	bf0c      	ite	eq
 8044746:	403e      	andeq	r6, r7
        {
          temp |= iocurrent;
 8044748:	432e      	orrne	r6, r5
        }
        EXTI->RTSR = temp;
 804474a:	6096      	str	r6, [r2, #8]

        temp = EXTI->FTSR;
 804474c:	68d6      	ldr	r6, [r2, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 804474e:	02a4      	lsls	r4, r4, #10
        temp &= ~((uint32_t)iocurrent);
 8044750:	bf54      	ite	pl
 8044752:	403e      	andpl	r6, r7
        {
          temp |= iocurrent;
 8044754:	432e      	orrmi	r6, r5
        }
        EXTI->FTSR = temp;
 8044756:	60d6      	str	r6, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8044758:	3301      	adds	r3, #1
 804475a:	2b10      	cmp	r3, #16
 804475c:	f47f af45 	bne.w	80445ea <HAL_GPIO_Init+0x16>
      }
    }
  }
}
 8044760:	b005      	add	sp, #20
 8044762:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8044766:	465e      	mov	r6, fp
 8044768:	e7d5      	b.n	8044716 <HAL_GPIO_Init+0x142>
 804476a:	2601      	movs	r6, #1
 804476c:	e7d3      	b.n	8044716 <HAL_GPIO_Init+0x142>
 804476e:	2602      	movs	r6, #2
 8044770:	e7d1      	b.n	8044716 <HAL_GPIO_Init+0x142>
 8044772:	2603      	movs	r6, #3
 8044774:	e7cf      	b.n	8044716 <HAL_GPIO_Init+0x142>
 8044776:	2604      	movs	r6, #4
 8044778:	e7cd      	b.n	8044716 <HAL_GPIO_Init+0x142>
 804477a:	2605      	movs	r6, #5
 804477c:	e7cb      	b.n	8044716 <HAL_GPIO_Init+0x142>
 804477e:	2606      	movs	r6, #6
 8044780:	e7c9      	b.n	8044716 <HAL_GPIO_Init+0x142>
 8044782:	bf00      	nop
 8044784:	40013c00 	.word	0x40013c00
 8044788:	40020000 	.word	0x40020000
 804478c:	40023800 	.word	0x40023800
 8044790:	40021400 	.word	0x40021400

08044794 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8044794:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
      tmp = SYSCFG->EXTICR[position >> 2U];
      tmp &= (0x0FU << (4U * (position & 0x03U)));
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8044798:	4d40      	ldr	r5, [pc, #256]	; (804489c <HAL_GPIO_DeInit+0x108>)
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 804479a:	f8df 9108 	ldr.w	r9, [pc, #264]	; 80448a4 <HAL_GPIO_DeInit+0x110>
 804479e:	f8df a108 	ldr.w	sl, [pc, #264]	; 80448a8 <HAL_GPIO_DeInit+0x114>
 80447a2:	f8df b108 	ldr.w	fp, [pc, #264]	; 80448ac <HAL_GPIO_DeInit+0x118>
  for(position = 0U; position < GPIO_NUMBER; position++)
 80447a6:	2200      	movs	r2, #0
    ioposition = 0x01U << position;
 80447a8:	2301      	movs	r3, #1
 80447aa:	fa03 fe02 	lsl.w	lr, r3, r2
    iocurrent = (GPIO_Pin) & ioposition;
 80447ae:	ea0e 0401 	and.w	r4, lr, r1
    if(iocurrent == ioposition)
 80447b2:	45a6      	cmp	lr, r4
 80447b4:	d15f      	bne.n	8044876 <HAL_GPIO_DeInit+0xe2>
 80447b6:	f022 0603 	bic.w	r6, r2, #3
 80447ba:	f106 4680 	add.w	r6, r6, #1073741824	; 0x40000000
 80447be:	f506 369c 	add.w	r6, r6, #79872	; 0x13800
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 80447c2:	f002 0c03 	and.w	ip, r2, #3
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 80447c6:	4b36      	ldr	r3, [pc, #216]	; (80448a0 <HAL_GPIO_DeInit+0x10c>)
      tmp = SYSCFG->EXTICR[position >> 2U];
 80447c8:	f8d6 8008 	ldr.w	r8, [r6, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 80447cc:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 80447d0:	270f      	movs	r7, #15
 80447d2:	fa07 f70c 	lsl.w	r7, r7, ip
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 80447d6:	4298      	cmp	r0, r3
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 80447d8:	ea07 0808 	and.w	r8, r7, r8
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 80447dc:	d050      	beq.n	8044880 <HAL_GPIO_DeInit+0xec>
 80447de:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80447e2:	4298      	cmp	r0, r3
 80447e4:	d04e      	beq.n	8044884 <HAL_GPIO_DeInit+0xf0>
 80447e6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80447ea:	4298      	cmp	r0, r3
 80447ec:	d04c      	beq.n	8044888 <HAL_GPIO_DeInit+0xf4>
 80447ee:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80447f2:	4298      	cmp	r0, r3
 80447f4:	d04a      	beq.n	804488c <HAL_GPIO_DeInit+0xf8>
 80447f6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80447fa:	4298      	cmp	r0, r3
 80447fc:	d048      	beq.n	8044890 <HAL_GPIO_DeInit+0xfc>
 80447fe:	4548      	cmp	r0, r9
 8044800:	d048      	beq.n	8044894 <HAL_GPIO_DeInit+0x100>
 8044802:	4550      	cmp	r0, sl
 8044804:	d048      	beq.n	8044898 <HAL_GPIO_DeInit+0x104>
 8044806:	4558      	cmp	r0, fp
 8044808:	bf0c      	ite	eq
 804480a:	2307      	moveq	r3, #7
 804480c:	2308      	movne	r3, #8
 804480e:	fa03 f30c 	lsl.w	r3, r3, ip
 8044812:	4543      	cmp	r3, r8
 8044814:	d110      	bne.n	8044838 <HAL_GPIO_DeInit+0xa4>
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8044816:	682b      	ldr	r3, [r5, #0]
 8044818:	43e4      	mvns	r4, r4
 804481a:	4023      	ands	r3, r4
 804481c:	602b      	str	r3, [r5, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 804481e:	686b      	ldr	r3, [r5, #4]
 8044820:	4023      	ands	r3, r4
 8044822:	606b      	str	r3, [r5, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8044824:	68ab      	ldr	r3, [r5, #8]
 8044826:	4023      	ands	r3, r4
 8044828:	60ab      	str	r3, [r5, #8]
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 804482a:	68eb      	ldr	r3, [r5, #12]
 804482c:	401c      	ands	r4, r3
 804482e:	60ec      	str	r4, [r5, #12]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8044830:	68b3      	ldr	r3, [r6, #8]
 8044832:	ea23 0707 	bic.w	r7, r3, r7
 8044836:	60b7      	str	r7, [r6, #8]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8044838:	0056      	lsls	r6, r2, #1
 804483a:	2303      	movs	r3, #3
 804483c:	6804      	ldr	r4, [r0, #0]
 804483e:	40b3      	lsls	r3, r6
 8044840:	43db      	mvns	r3, r3
 8044842:	401c      	ands	r4, r3
 8044844:	6004      	str	r4, [r0, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8044846:	08d4      	lsrs	r4, r2, #3
 8044848:	eb00 0484 	add.w	r4, r0, r4, lsl #2
 804484c:	f002 0c07 	and.w	ip, r2, #7
 8044850:	6a26      	ldr	r6, [r4, #32]
 8044852:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 8044856:	270f      	movs	r7, #15
 8044858:	fa07 f70c 	lsl.w	r7, r7, ip
 804485c:	ea26 0707 	bic.w	r7, r6, r7
 8044860:	6227      	str	r7, [r4, #32]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8044862:	68c4      	ldr	r4, [r0, #12]
 8044864:	401c      	ands	r4, r3
 8044866:	60c4      	str	r4, [r0, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8044868:	6844      	ldr	r4, [r0, #4]
 804486a:	ea24 040e 	bic.w	r4, r4, lr
 804486e:	6044      	str	r4, [r0, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8044870:	6884      	ldr	r4, [r0, #8]
 8044872:	4023      	ands	r3, r4
 8044874:	6083      	str	r3, [r0, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8044876:	3201      	adds	r2, #1
 8044878:	2a10      	cmp	r2, #16
 804487a:	d195      	bne.n	80447a8 <HAL_GPIO_DeInit+0x14>
    }
  }
}
 804487c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 8044880:	2300      	movs	r3, #0
 8044882:	e7c4      	b.n	804480e <HAL_GPIO_DeInit+0x7a>
 8044884:	2301      	movs	r3, #1
 8044886:	e7c2      	b.n	804480e <HAL_GPIO_DeInit+0x7a>
 8044888:	2302      	movs	r3, #2
 804488a:	e7c0      	b.n	804480e <HAL_GPIO_DeInit+0x7a>
 804488c:	2303      	movs	r3, #3
 804488e:	e7be      	b.n	804480e <HAL_GPIO_DeInit+0x7a>
 8044890:	2304      	movs	r3, #4
 8044892:	e7bc      	b.n	804480e <HAL_GPIO_DeInit+0x7a>
 8044894:	2305      	movs	r3, #5
 8044896:	e7ba      	b.n	804480e <HAL_GPIO_DeInit+0x7a>
 8044898:	2306      	movs	r3, #6
 804489a:	e7b8      	b.n	804480e <HAL_GPIO_DeInit+0x7a>
 804489c:	40013c00 	.word	0x40013c00
 80448a0:	40020000 	.word	0x40020000
 80448a4:	40021400 	.word	0x40021400
 80448a8:	40021800 	.word	0x40021800
 80448ac:	40021c00 	.word	0x40021c00

080448b0 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80448b0:	6903      	ldr	r3, [r0, #16]
 80448b2:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 80448b4:	bf14      	ite	ne
 80448b6:	2001      	movne	r0, #1
 80448b8:	2000      	moveq	r0, #0
 80448ba:	4770      	bx	lr

080448bc <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80448bc:	b10a      	cbz	r2, 80448c2 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80448be:	6181      	str	r1, [r0, #24]
  }
}
 80448c0:	4770      	bx	lr
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80448c2:	0409      	lsls	r1, r1, #16
 80448c4:	e7fb      	b.n	80448be <HAL_GPIO_WritePin+0x2>
	...

080448c8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80448c8:	b508      	push	{r3, lr}
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80448ca:	4b04      	ldr	r3, [pc, #16]	; (80448dc <HAL_GPIO_EXTI_IRQHandler+0x14>)
 80448cc:	6959      	ldr	r1, [r3, #20]
 80448ce:	4201      	tst	r1, r0
 80448d0:	d002      	beq.n	80448d8 <HAL_GPIO_EXTI_IRQHandler+0x10>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80448d2:	6158      	str	r0, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80448d4:	f00b fc22 	bl	805011c <HAL_GPIO_EXTI_Callback>
  }
}
 80448d8:	bd08      	pop	{r3, pc}
 80448da:	bf00      	nop
 80448dc:	40013c00 	.word	0x40013c00

080448e0 <I2C_IsAcknowledgeFailed>:
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80448e0:	6801      	ldr	r1, [r0, #0]
 80448e2:	694b      	ldr	r3, [r1, #20]
 80448e4:	f413 6380 	ands.w	r3, r3, #1024	; 0x400
 80448e8:	f04f 0200 	mov.w	r2, #0
 80448ec:	d010      	beq.n	8044910 <I2C_IsAcknowledgeFailed+0x30>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80448ee:	f46f 6380 	mvn.w	r3, #1024	; 0x400
 80448f2:	614b      	str	r3, [r1, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
    hi2c->State               = HAL_I2C_STATE_READY;
 80448f4:	2320      	movs	r3, #32
    hi2c->PreviousState       = I2C_STATE_NONE;
 80448f6:	6302      	str	r2, [r0, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80448f8:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80448fc:	f880 203e 	strb.w	r2, [r0, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8044900:	6c03      	ldr	r3, [r0, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8044902:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8044906:	f043 0304 	orr.w	r3, r3, #4
 804490a:	6403      	str	r3, [r0, #64]	; 0x40

    return HAL_ERROR;
 804490c:	2001      	movs	r0, #1
 804490e:	4770      	bx	lr
  }
  return HAL_OK;
 8044910:	4618      	mov	r0, r3
}
 8044912:	4770      	bx	lr

08044914 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
{
 8044914:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8044918:	4604      	mov	r4, r0
 804491a:	4616      	mov	r6, r2
 804491c:	4698      	mov	r8, r3
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 804491e:	b28f      	uxth	r7, r1
 8044920:	6825      	ldr	r5, [r4, #0]
 8044922:	6968      	ldr	r0, [r5, #20]
 8044924:	ea37 0000 	bics.w	r0, r7, r0
 8044928:	d017      	beq.n	804495a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x46>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 804492a:	696b      	ldr	r3, [r5, #20]
 804492c:	055a      	lsls	r2, r3, #21
 804492e:	d516      	bpl.n	804495e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x4a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8044930:	682b      	ldr	r3, [r5, #0]
 8044932:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8044936:	602b      	str	r3, [r5, #0]
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8044938:	f46f 6380 	mvn.w	r3, #1024	; 0x400
 804493c:	616b      	str	r3, [r5, #20]
      hi2c->State               = HAL_I2C_STATE_READY;
 804493e:	2220      	movs	r2, #32
      hi2c->PreviousState       = I2C_STATE_NONE;
 8044940:	2300      	movs	r3, #0
 8044942:	6323      	str	r3, [r4, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8044944:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8044948:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 804494c:	6c22      	ldr	r2, [r4, #64]	; 0x40
 804494e:	f042 0204 	orr.w	r2, r2, #4
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8044952:	6422      	str	r2, [r4, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 8044954:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
        return HAL_ERROR;
 8044958:	2001      	movs	r0, #1
}
 804495a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (Timeout != HAL_MAX_DELAY)
 804495e:	1c73      	adds	r3, r6, #1
 8044960:	d0df      	beq.n	8044922 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xe>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8044962:	f7ff f807 	bl	8043974 <HAL_GetTick>
 8044966:	eba0 0008 	sub.w	r0, r0, r8
 804496a:	42b0      	cmp	r0, r6
 804496c:	d801      	bhi.n	8044972 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x5e>
 804496e:	2e00      	cmp	r6, #0
 8044970:	d1d6      	bne.n	8044920 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc>
        hi2c->PreviousState       = I2C_STATE_NONE;
 8044972:	2300      	movs	r3, #0
        hi2c->State               = HAL_I2C_STATE_READY;
 8044974:	2220      	movs	r2, #32
        hi2c->PreviousState       = I2C_STATE_NONE;
 8044976:	6323      	str	r3, [r4, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8044978:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 804497c:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8044980:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8044982:	f042 0220 	orr.w	r2, r2, #32
 8044986:	e7e4      	b.n	8044952 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x3e>

08044988 <I2C_WaitOnBTFFlagUntilTimeout>:
{
 8044988:	b570      	push	{r4, r5, r6, lr}
 804498a:	4604      	mov	r4, r0
 804498c:	460d      	mov	r5, r1
 804498e:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8044990:	6823      	ldr	r3, [r4, #0]
 8044992:	695b      	ldr	r3, [r3, #20]
 8044994:	075b      	lsls	r3, r3, #29
 8044996:	d501      	bpl.n	804499c <I2C_WaitOnBTFFlagUntilTimeout+0x14>
  return HAL_OK;
 8044998:	2000      	movs	r0, #0
}
 804499a:	bd70      	pop	{r4, r5, r6, pc}
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 804499c:	4620      	mov	r0, r4
 804499e:	f7ff ff9f 	bl	80448e0 <I2C_IsAcknowledgeFailed>
 80449a2:	b9a8      	cbnz	r0, 80449d0 <I2C_WaitOnBTFFlagUntilTimeout+0x48>
    if (Timeout != HAL_MAX_DELAY)
 80449a4:	1c6a      	adds	r2, r5, #1
 80449a6:	d0f3      	beq.n	8044990 <I2C_WaitOnBTFFlagUntilTimeout+0x8>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80449a8:	f7fe ffe4 	bl	8043974 <HAL_GetTick>
 80449ac:	1b80      	subs	r0, r0, r6
 80449ae:	42a8      	cmp	r0, r5
 80449b0:	d801      	bhi.n	80449b6 <I2C_WaitOnBTFFlagUntilTimeout+0x2e>
 80449b2:	2d00      	cmp	r5, #0
 80449b4:	d1ec      	bne.n	8044990 <I2C_WaitOnBTFFlagUntilTimeout+0x8>
        hi2c->PreviousState     = I2C_STATE_NONE;
 80449b6:	2300      	movs	r3, #0
        hi2c->State             = HAL_I2C_STATE_READY;
 80449b8:	2220      	movs	r2, #32
        hi2c->PreviousState     = I2C_STATE_NONE;
 80449ba:	6323      	str	r3, [r4, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80449bc:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80449c0:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80449c4:	6c22      	ldr	r2, [r4, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 80449c6:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80449ca:	f042 0220 	orr.w	r2, r2, #32
 80449ce:	6422      	str	r2, [r4, #64]	; 0x40
      return HAL_ERROR;
 80449d0:	2001      	movs	r0, #1
 80449d2:	e7e2      	b.n	804499a <I2C_WaitOnBTFFlagUntilTimeout+0x12>

080449d4 <I2C_WaitOnRXNEFlagUntilTimeout>:
{
 80449d4:	b570      	push	{r4, r5, r6, lr}
 80449d6:	4604      	mov	r4, r0
 80449d8:	460d      	mov	r5, r1
 80449da:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80449dc:	6820      	ldr	r0, [r4, #0]
 80449de:	6943      	ldr	r3, [r0, #20]
 80449e0:	f013 0340 	ands.w	r3, r3, #64	; 0x40
 80449e4:	d001      	beq.n	80449ea <I2C_WaitOnRXNEFlagUntilTimeout+0x16>
  return HAL_OK;
 80449e6:	2000      	movs	r0, #0
 80449e8:	e010      	b.n	8044a0c <I2C_WaitOnRXNEFlagUntilTimeout+0x38>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80449ea:	6942      	ldr	r2, [r0, #20]
 80449ec:	06d2      	lsls	r2, r2, #27
 80449ee:	d50e      	bpl.n	8044a0e <I2C_WaitOnRXNEFlagUntilTimeout+0x3a>
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80449f0:	f06f 0210 	mvn.w	r2, #16
 80449f4:	6142      	str	r2, [r0, #20]
      hi2c->State               = HAL_I2C_STATE_READY;
 80449f6:	2220      	movs	r2, #32
      hi2c->PreviousState       = I2C_STATE_NONE;
 80449f8:	6323      	str	r3, [r4, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80449fa:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80449fe:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8044a02:	6c22      	ldr	r2, [r4, #64]	; 0x40
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8044a04:	6422      	str	r2, [r4, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 8044a06:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
 8044a0a:	2001      	movs	r0, #1
}
 8044a0c:	bd70      	pop	{r4, r5, r6, pc}
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8044a0e:	f7fe ffb1 	bl	8043974 <HAL_GetTick>
 8044a12:	1b80      	subs	r0, r0, r6
 8044a14:	42a8      	cmp	r0, r5
 8044a16:	d801      	bhi.n	8044a1c <I2C_WaitOnRXNEFlagUntilTimeout+0x48>
 8044a18:	2d00      	cmp	r5, #0
 8044a1a:	d1df      	bne.n	80449dc <I2C_WaitOnRXNEFlagUntilTimeout+0x8>
        hi2c->PreviousState     = I2C_STATE_NONE;
 8044a1c:	2300      	movs	r3, #0
        hi2c->State             = HAL_I2C_STATE_READY;
 8044a1e:	2220      	movs	r2, #32
        hi2c->PreviousState     = I2C_STATE_NONE;
 8044a20:	6323      	str	r3, [r4, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8044a22:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8044a26:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8044a2a:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8044a2c:	f042 0220 	orr.w	r2, r2, #32
 8044a30:	e7e8      	b.n	8044a04 <I2C_WaitOnRXNEFlagUntilTimeout+0x30>

08044a32 <I2C_WaitOnFlagUntilTimeout>:
{
 8044a32:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8044a36:	9e08      	ldr	r6, [sp, #32]
 8044a38:	4604      	mov	r4, r0
 8044a3a:	4690      	mov	r8, r2
 8044a3c:	461f      	mov	r7, r3
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8044a3e:	ea4f 4911 	mov.w	r9, r1, lsr #16
 8044a42:	b28d      	uxth	r5, r1
 8044a44:	6821      	ldr	r1, [r4, #0]
 8044a46:	f1b9 0f01 	cmp.w	r9, #1
 8044a4a:	bf0c      	ite	eq
 8044a4c:	694b      	ldreq	r3, [r1, #20]
 8044a4e:	698b      	ldrne	r3, [r1, #24]
 8044a50:	ea35 0303 	bics.w	r3, r5, r3
 8044a54:	bf0c      	ite	eq
 8044a56:	2301      	moveq	r3, #1
 8044a58:	2300      	movne	r3, #0
 8044a5a:	4598      	cmp	r8, r3
 8044a5c:	d001      	beq.n	8044a62 <I2C_WaitOnFlagUntilTimeout+0x30>
  return HAL_OK;
 8044a5e:	2000      	movs	r0, #0
 8044a60:	e016      	b.n	8044a90 <I2C_WaitOnFlagUntilTimeout+0x5e>
    if (Timeout != HAL_MAX_DELAY)
 8044a62:	1c7b      	adds	r3, r7, #1
 8044a64:	d0ef      	beq.n	8044a46 <I2C_WaitOnFlagUntilTimeout+0x14>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8044a66:	f7fe ff85 	bl	8043974 <HAL_GetTick>
 8044a6a:	1b80      	subs	r0, r0, r6
 8044a6c:	42b8      	cmp	r0, r7
 8044a6e:	d801      	bhi.n	8044a74 <I2C_WaitOnFlagUntilTimeout+0x42>
 8044a70:	2f00      	cmp	r7, #0
 8044a72:	d1e7      	bne.n	8044a44 <I2C_WaitOnFlagUntilTimeout+0x12>
        hi2c->PreviousState     = I2C_STATE_NONE;
 8044a74:	2300      	movs	r3, #0
        hi2c->State             = HAL_I2C_STATE_READY;
 8044a76:	2220      	movs	r2, #32
        hi2c->PreviousState     = I2C_STATE_NONE;
 8044a78:	6323      	str	r3, [r4, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8044a7a:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8044a7e:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8044a82:	6c22      	ldr	r2, [r4, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 8044a84:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8044a88:	f042 0220 	orr.w	r2, r2, #32
 8044a8c:	6422      	str	r2, [r4, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 8044a8e:	2001      	movs	r0, #1
}
 8044a90:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08044a94 <I2C_WaitOnTXEFlagUntilTimeout>:
{
 8044a94:	b570      	push	{r4, r5, r6, lr}
 8044a96:	4604      	mov	r4, r0
 8044a98:	460d      	mov	r5, r1
 8044a9a:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8044a9c:	6823      	ldr	r3, [r4, #0]
 8044a9e:	695b      	ldr	r3, [r3, #20]
 8044aa0:	061b      	lsls	r3, r3, #24
 8044aa2:	d501      	bpl.n	8044aa8 <I2C_WaitOnTXEFlagUntilTimeout+0x14>
  return HAL_OK;
 8044aa4:	2000      	movs	r0, #0
}
 8044aa6:	bd70      	pop	{r4, r5, r6, pc}
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8044aa8:	4620      	mov	r0, r4
 8044aaa:	f7ff ff19 	bl	80448e0 <I2C_IsAcknowledgeFailed>
 8044aae:	b9a8      	cbnz	r0, 8044adc <I2C_WaitOnTXEFlagUntilTimeout+0x48>
    if (Timeout != HAL_MAX_DELAY)
 8044ab0:	1c6a      	adds	r2, r5, #1
 8044ab2:	d0f3      	beq.n	8044a9c <I2C_WaitOnTXEFlagUntilTimeout+0x8>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8044ab4:	f7fe ff5e 	bl	8043974 <HAL_GetTick>
 8044ab8:	1b80      	subs	r0, r0, r6
 8044aba:	42a8      	cmp	r0, r5
 8044abc:	d801      	bhi.n	8044ac2 <I2C_WaitOnTXEFlagUntilTimeout+0x2e>
 8044abe:	2d00      	cmp	r5, #0
 8044ac0:	d1ec      	bne.n	8044a9c <I2C_WaitOnTXEFlagUntilTimeout+0x8>
        hi2c->PreviousState     = I2C_STATE_NONE;
 8044ac2:	2300      	movs	r3, #0
        hi2c->State             = HAL_I2C_STATE_READY;
 8044ac4:	2220      	movs	r2, #32
        hi2c->PreviousState     = I2C_STATE_NONE;
 8044ac6:	6323      	str	r3, [r4, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8044ac8:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8044acc:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8044ad0:	6c22      	ldr	r2, [r4, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 8044ad2:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8044ad6:	f042 0220 	orr.w	r2, r2, #32
 8044ada:	6422      	str	r2, [r4, #64]	; 0x40
      return HAL_ERROR;
 8044adc:	2001      	movs	r0, #1
 8044ade:	e7e2      	b.n	8044aa6 <I2C_WaitOnTXEFlagUntilTimeout+0x12>

08044ae0 <I2C_RequestMemoryWrite>:
{
 8044ae0:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
 8044ae4:	4615      	mov	r5, r2
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8044ae6:	6802      	ldr	r2, [r0, #0]
{
 8044ae8:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8044aea:	4698      	mov	r8, r3
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8044aec:	6813      	ldr	r3, [r2, #0]
 8044aee:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8044af2:	6013      	str	r3, [r2, #0]
{
 8044af4:	460f      	mov	r7, r1
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8044af6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8044af8:	9600      	str	r6, [sp, #0]
 8044afa:	2200      	movs	r2, #0
 8044afc:	f04f 1101 	mov.w	r1, #65537	; 0x10001
{
 8044b00:	4604      	mov	r4, r0
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8044b02:	f7ff ff96 	bl	8044a32 <I2C_WaitOnFlagUntilTimeout>
 8044b06:	6823      	ldr	r3, [r4, #0]
 8044b08:	b138      	cbz	r0, 8044b1a <I2C_RequestMemoryWrite+0x3a>
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8044b0a:	681b      	ldr	r3, [r3, #0]
 8044b0c:	05db      	lsls	r3, r3, #23
 8044b0e:	d502      	bpl.n	8044b16 <I2C_RequestMemoryWrite+0x36>
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8044b10:	f44f 7300 	mov.w	r3, #512	; 0x200
 8044b14:	6423      	str	r3, [r4, #64]	; 0x40
    return HAL_TIMEOUT;
 8044b16:	2003      	movs	r0, #3
 8044b18:	e00a      	b.n	8044b30 <I2C_RequestMemoryWrite+0x50>
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8044b1a:	f007 07fe 	and.w	r7, r7, #254	; 0xfe
 8044b1e:	611f      	str	r7, [r3, #16]
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8044b20:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8044b22:	4919      	ldr	r1, [pc, #100]	; (8044b88 <I2C_RequestMemoryWrite+0xa8>)
 8044b24:	4633      	mov	r3, r6
 8044b26:	4620      	mov	r0, r4
 8044b28:	f7ff fef4 	bl	8044914 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8044b2c:	b118      	cbz	r0, 8044b36 <I2C_RequestMemoryWrite+0x56>
      return HAL_ERROR;
 8044b2e:	2001      	movs	r0, #1
}
 8044b30:	b004      	add	sp, #16
 8044b32:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8044b36:	6823      	ldr	r3, [r4, #0]
 8044b38:	9003      	str	r0, [sp, #12]
 8044b3a:	695a      	ldr	r2, [r3, #20]
 8044b3c:	9203      	str	r2, [sp, #12]
 8044b3e:	699b      	ldr	r3, [r3, #24]
 8044b40:	9303      	str	r3, [sp, #12]
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8044b42:	4632      	mov	r2, r6
 8044b44:	990a      	ldr	r1, [sp, #40]	; 0x28
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8044b46:	9b03      	ldr	r3, [sp, #12]
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8044b48:	4620      	mov	r0, r4
 8044b4a:	f7ff ffa3 	bl	8044a94 <I2C_WaitOnTXEFlagUntilTimeout>
 8044b4e:	b140      	cbz	r0, 8044b62 <I2C_RequestMemoryWrite+0x82>
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8044b50:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8044b52:	2b04      	cmp	r3, #4
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8044b54:	bf01      	itttt	eq
 8044b56:	6822      	ldreq	r2, [r4, #0]
 8044b58:	6813      	ldreq	r3, [r2, #0]
 8044b5a:	f443 7300 	orreq.w	r3, r3, #512	; 0x200
 8044b5e:	6013      	streq	r3, [r2, #0]
 8044b60:	e7e5      	b.n	8044b2e <I2C_RequestMemoryWrite+0x4e>
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8044b62:	f1b8 0f01 	cmp.w	r8, #1
 8044b66:	6823      	ldr	r3, [r4, #0]
 8044b68:	d102      	bne.n	8044b70 <I2C_RequestMemoryWrite+0x90>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8044b6a:	b2ed      	uxtb	r5, r5
 8044b6c:	611d      	str	r5, [r3, #16]
 8044b6e:	e7df      	b.n	8044b30 <I2C_RequestMemoryWrite+0x50>
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8044b70:	0a2a      	lsrs	r2, r5, #8
 8044b72:	611a      	str	r2, [r3, #16]
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8044b74:	990a      	ldr	r1, [sp, #40]	; 0x28
 8044b76:	4632      	mov	r2, r6
 8044b78:	4620      	mov	r0, r4
 8044b7a:	f7ff ff8b 	bl	8044a94 <I2C_WaitOnTXEFlagUntilTimeout>
 8044b7e:	2800      	cmp	r0, #0
 8044b80:	d1e6      	bne.n	8044b50 <I2C_RequestMemoryWrite+0x70>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8044b82:	6823      	ldr	r3, [r4, #0]
 8044b84:	e7f1      	b.n	8044b6a <I2C_RequestMemoryWrite+0x8a>
 8044b86:	bf00      	nop
 8044b88:	00010002 	.word	0x00010002

08044b8c <I2C_RequestMemoryRead>:
{
 8044b8c:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
 8044b90:	4698      	mov	r8, r3
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8044b92:	6803      	ldr	r3, [r0, #0]
{
 8044b94:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8044b96:	4616      	mov	r6, r2
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8044b98:	681a      	ldr	r2, [r3, #0]
 8044b9a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8044b9e:	601a      	str	r2, [r3, #0]
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8044ba0:	681a      	ldr	r2, [r3, #0]
 8044ba2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8044ba6:	601a      	str	r2, [r3, #0]
{
 8044ba8:	460f      	mov	r7, r1
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8044baa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8044bac:	9500      	str	r5, [sp, #0]
 8044bae:	2200      	movs	r2, #0
 8044bb0:	f04f 1101 	mov.w	r1, #65537	; 0x10001
{
 8044bb4:	4604      	mov	r4, r0
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8044bb6:	f7ff ff3c 	bl	8044a32 <I2C_WaitOnFlagUntilTimeout>
 8044bba:	6823      	ldr	r3, [r4, #0]
 8044bbc:	b148      	cbz	r0, 8044bd2 <I2C_RequestMemoryRead+0x46>
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8044bbe:	681b      	ldr	r3, [r3, #0]
 8044bc0:	05db      	lsls	r3, r3, #23
 8044bc2:	d502      	bpl.n	8044bca <I2C_RequestMemoryRead+0x3e>
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8044bc4:	f44f 7300 	mov.w	r3, #512	; 0x200
 8044bc8:	6423      	str	r3, [r4, #64]	; 0x40
    return HAL_TIMEOUT;
 8044bca:	2003      	movs	r0, #3
}
 8044bcc:	b004      	add	sp, #16
 8044bce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8044bd2:	b2ff      	uxtb	r7, r7
 8044bd4:	f007 02fe 	and.w	r2, r7, #254	; 0xfe
 8044bd8:	611a      	str	r2, [r3, #16]
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8044bda:	492a      	ldr	r1, [pc, #168]	; (8044c84 <I2C_RequestMemoryRead+0xf8>)
 8044bdc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8044bde:	462b      	mov	r3, r5
 8044be0:	4620      	mov	r0, r4
 8044be2:	f7ff fe97 	bl	8044914 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8044be6:	b108      	cbz	r0, 8044bec <I2C_RequestMemoryRead+0x60>
    return HAL_ERROR;
 8044be8:	2001      	movs	r0, #1
 8044bea:	e7ef      	b.n	8044bcc <I2C_RequestMemoryRead+0x40>
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8044bec:	6823      	ldr	r3, [r4, #0]
 8044bee:	9003      	str	r0, [sp, #12]
 8044bf0:	695a      	ldr	r2, [r3, #20]
 8044bf2:	9203      	str	r2, [sp, #12]
 8044bf4:	699b      	ldr	r3, [r3, #24]
 8044bf6:	9303      	str	r3, [sp, #12]
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8044bf8:	462a      	mov	r2, r5
 8044bfa:	990a      	ldr	r1, [sp, #40]	; 0x28
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8044bfc:	9b03      	ldr	r3, [sp, #12]
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8044bfe:	4620      	mov	r0, r4
 8044c00:	f7ff ff48 	bl	8044a94 <I2C_WaitOnTXEFlagUntilTimeout>
 8044c04:	b140      	cbz	r0, 8044c18 <I2C_RequestMemoryRead+0x8c>
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8044c06:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8044c08:	2b04      	cmp	r3, #4
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8044c0a:	bf01      	itttt	eq
 8044c0c:	6822      	ldreq	r2, [r4, #0]
 8044c0e:	6813      	ldreq	r3, [r2, #0]
 8044c10:	f443 7300 	orreq.w	r3, r3, #512	; 0x200
 8044c14:	6013      	streq	r3, [r2, #0]
 8044c16:	e7e7      	b.n	8044be8 <I2C_RequestMemoryRead+0x5c>
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8044c18:	f1b8 0f01 	cmp.w	r8, #1
 8044c1c:	6823      	ldr	r3, [r4, #0]
 8044c1e:	d125      	bne.n	8044c6c <I2C_RequestMemoryRead+0xe0>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8044c20:	b2f6      	uxtb	r6, r6
 8044c22:	611e      	str	r6, [r3, #16]
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8044c24:	462a      	mov	r2, r5
 8044c26:	990a      	ldr	r1, [sp, #40]	; 0x28
 8044c28:	4620      	mov	r0, r4
 8044c2a:	f7ff ff33 	bl	8044a94 <I2C_WaitOnTXEFlagUntilTimeout>
 8044c2e:	4602      	mov	r2, r0
 8044c30:	2800      	cmp	r0, #0
 8044c32:	d1e8      	bne.n	8044c06 <I2C_RequestMemoryRead+0x7a>
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8044c34:	6821      	ldr	r1, [r4, #0]
 8044c36:	680b      	ldr	r3, [r1, #0]
 8044c38:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8044c3c:	600b      	str	r3, [r1, #0]
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8044c3e:	4620      	mov	r0, r4
 8044c40:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8044c42:	9500      	str	r5, [sp, #0]
 8044c44:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8044c48:	f7ff fef3 	bl	8044a32 <I2C_WaitOnFlagUntilTimeout>
 8044c4c:	6823      	ldr	r3, [r4, #0]
 8044c4e:	2800      	cmp	r0, #0
 8044c50:	d1b5      	bne.n	8044bbe <I2C_RequestMemoryRead+0x32>
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8044c52:	f047 0701 	orr.w	r7, r7, #1
 8044c56:	611f      	str	r7, [r3, #16]
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8044c58:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8044c5a:	490a      	ldr	r1, [pc, #40]	; (8044c84 <I2C_RequestMemoryRead+0xf8>)
 8044c5c:	462b      	mov	r3, r5
 8044c5e:	4620      	mov	r0, r4
 8044c60:	f7ff fe58 	bl	8044914 <I2C_WaitOnMasterAddressFlagUntilTimeout>
    return HAL_TIMEOUT;
 8044c64:	3000      	adds	r0, #0
 8044c66:	bf18      	it	ne
 8044c68:	2001      	movne	r0, #1
 8044c6a:	e7af      	b.n	8044bcc <I2C_RequestMemoryRead+0x40>
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8044c6c:	0a32      	lsrs	r2, r6, #8
 8044c6e:	611a      	str	r2, [r3, #16]
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8044c70:	990a      	ldr	r1, [sp, #40]	; 0x28
 8044c72:	462a      	mov	r2, r5
 8044c74:	4620      	mov	r0, r4
 8044c76:	f7ff ff0d 	bl	8044a94 <I2C_WaitOnTXEFlagUntilTimeout>
 8044c7a:	2800      	cmp	r0, #0
 8044c7c:	d1c3      	bne.n	8044c06 <I2C_RequestMemoryRead+0x7a>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8044c7e:	6823      	ldr	r3, [r4, #0]
 8044c80:	e7ce      	b.n	8044c20 <I2C_RequestMemoryRead+0x94>
 8044c82:	bf00      	nop
 8044c84:	00010002 	.word	0x00010002

08044c88 <HAL_I2C_Init>:
{
 8044c88:	b570      	push	{r4, r5, r6, lr}
  if (hi2c == NULL)
 8044c8a:	4604      	mov	r4, r0
 8044c8c:	b908      	cbnz	r0, 8044c92 <HAL_I2C_Init+0xa>
    return HAL_ERROR;
 8044c8e:	2001      	movs	r0, #1
}
 8044c90:	bd70      	pop	{r4, r5, r6, pc}
  if (hi2c->State == HAL_I2C_STATE_RESET)
 8044c92:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8044c96:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8044c9a:	b91b      	cbnz	r3, 8044ca4 <HAL_I2C_Init+0x1c>
    hi2c->Lock = HAL_UNLOCKED;
 8044c9c:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_I2C_MspInit(hi2c);
 8044ca0:	f00b f948 	bl	804ff34 <HAL_I2C_MspInit>
  hi2c->State = HAL_I2C_STATE_BUSY;
 8044ca4:	2324      	movs	r3, #36	; 0x24
 8044ca6:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_I2C_DISABLE(hi2c);
 8044caa:	6823      	ldr	r3, [r4, #0]
 8044cac:	681a      	ldr	r2, [r3, #0]
 8044cae:	f022 0201 	bic.w	r2, r2, #1
 8044cb2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8044cb4:	681a      	ldr	r2, [r3, #0]
 8044cb6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8044cba:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8044cbc:	681a      	ldr	r2, [r3, #0]
 8044cbe:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8044cc2:	601a      	str	r2, [r3, #0]
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8044cc4:	f000 fcde 	bl	8045684 <HAL_RCC_GetPCLK1Freq>
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8044cc8:	6863      	ldr	r3, [r4, #4]
 8044cca:	4a41      	ldr	r2, [pc, #260]	; (8044dd0 <HAL_I2C_Init+0x148>)
 8044ccc:	4293      	cmp	r3, r2
 8044cce:	d84d      	bhi.n	8044d6c <HAL_I2C_Init+0xe4>
 8044cd0:	4a40      	ldr	r2, [pc, #256]	; (8044dd4 <HAL_I2C_Init+0x14c>)
 8044cd2:	4290      	cmp	r0, r2
 8044cd4:	d9db      	bls.n	8044c8e <HAL_I2C_Init+0x6>
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8044cd6:	6822      	ldr	r2, [r4, #0]
  freqrange = I2C_FREQRANGE(pclk1);
 8044cd8:	493f      	ldr	r1, [pc, #252]	; (8044dd8 <HAL_I2C_Init+0x150>)
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8044cda:	6855      	ldr	r5, [r2, #4]
  freqrange = I2C_FREQRANGE(pclk1);
 8044cdc:	fbb0 f1f1 	udiv	r1, r0, r1
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8044ce0:	f025 053f 	bic.w	r5, r5, #63	; 0x3f
 8044ce4:	430d      	orrs	r5, r1
 8044ce6:	6055      	str	r5, [r2, #4]
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8044ce8:	6a15      	ldr	r5, [r2, #32]
 8044cea:	f025 053f 	bic.w	r5, r5, #63	; 0x3f
 8044cee:	3101      	adds	r1, #1
 8044cf0:	4329      	orrs	r1, r5
 8044cf2:	6211      	str	r1, [r2, #32]
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8044cf4:	69d1      	ldr	r1, [r2, #28]
 8044cf6:	4d36      	ldr	r5, [pc, #216]	; (8044dd0 <HAL_I2C_Init+0x148>)
 8044cf8:	f421 414f 	bic.w	r1, r1, #52992	; 0xcf00
 8044cfc:	42ab      	cmp	r3, r5
 8044cfe:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
 8044d02:	f100 30ff 	add.w	r0, r0, #4294967295
 8044d06:	d848      	bhi.n	8044d9a <HAL_I2C_Init+0x112>
 8044d08:	005b      	lsls	r3, r3, #1
 8044d0a:	fbb0 f0f3 	udiv	r0, r0, r3
 8044d0e:	1c43      	adds	r3, r0, #1
 8044d10:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8044d14:	2b04      	cmp	r3, #4
 8044d16:	bf38      	it	cc
 8044d18:	2304      	movcc	r3, #4
 8044d1a:	430b      	orrs	r3, r1
 8044d1c:	61d3      	str	r3, [r2, #28]
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8044d1e:	e9d4 3007 	ldrd	r3, r0, [r4, #28]
 8044d22:	6811      	ldr	r1, [r2, #0]
 8044d24:	4303      	orrs	r3, r0
 8044d26:	f021 01c0 	bic.w	r1, r1, #192	; 0xc0
 8044d2a:	430b      	orrs	r3, r1
 8044d2c:	6013      	str	r3, [r2, #0]
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8044d2e:	6891      	ldr	r1, [r2, #8]
 8044d30:	e9d4 0303 	ldrd	r0, r3, [r4, #12]
 8044d34:	f421 4103 	bic.w	r1, r1, #33536	; 0x8300
 8044d38:	4303      	orrs	r3, r0
 8044d3a:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
 8044d3e:	430b      	orrs	r3, r1
 8044d40:	6093      	str	r3, [r2, #8]
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8044d42:	e9d4 3005 	ldrd	r3, r0, [r4, #20]
 8044d46:	68d1      	ldr	r1, [r2, #12]
 8044d48:	4303      	orrs	r3, r0
 8044d4a:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
 8044d4e:	430b      	orrs	r3, r1
 8044d50:	60d3      	str	r3, [r2, #12]
  __HAL_I2C_ENABLE(hi2c);
 8044d52:	6813      	ldr	r3, [r2, #0]
 8044d54:	f043 0301 	orr.w	r3, r3, #1
 8044d58:	6013      	str	r3, [r2, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8044d5a:	2000      	movs	r0, #0
  hi2c->State = HAL_I2C_STATE_READY;
 8044d5c:	2320      	movs	r3, #32
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8044d5e:	6420      	str	r0, [r4, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8044d60:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8044d64:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8044d66:	f884 003e 	strb.w	r0, [r4, #62]	; 0x3e
  return HAL_OK;
 8044d6a:	e791      	b.n	8044c90 <HAL_I2C_Init+0x8>
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8044d6c:	4a1b      	ldr	r2, [pc, #108]	; (8044ddc <HAL_I2C_Init+0x154>)
 8044d6e:	4290      	cmp	r0, r2
 8044d70:	d98d      	bls.n	8044c8e <HAL_I2C_Init+0x6>
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8044d72:	6822      	ldr	r2, [r4, #0]
  freqrange = I2C_FREQRANGE(pclk1);
 8044d74:	4e18      	ldr	r6, [pc, #96]	; (8044dd8 <HAL_I2C_Init+0x150>)
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8044d76:	6855      	ldr	r5, [r2, #4]
  freqrange = I2C_FREQRANGE(pclk1);
 8044d78:	fbb0 f6f6 	udiv	r6, r0, r6
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8044d7c:	f025 053f 	bic.w	r5, r5, #63	; 0x3f
 8044d80:	4335      	orrs	r5, r6
 8044d82:	6055      	str	r5, [r2, #4]
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8044d84:	6a15      	ldr	r5, [r2, #32]
 8044d86:	f44f 7196 	mov.w	r1, #300	; 0x12c
 8044d8a:	4371      	muls	r1, r6
 8044d8c:	f025 053f 	bic.w	r5, r5, #63	; 0x3f
 8044d90:	f44f 767a 	mov.w	r6, #1000	; 0x3e8
 8044d94:	fbb1 f1f6 	udiv	r1, r1, r6
 8044d98:	e7a9      	b.n	8044cee <HAL_I2C_Init+0x66>
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8044d9a:	68a5      	ldr	r5, [r4, #8]
 8044d9c:	b955      	cbnz	r5, 8044db4 <HAL_I2C_Init+0x12c>
 8044d9e:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8044da2:	fbb0 f0f3 	udiv	r0, r0, r3
 8044da6:	1c43      	adds	r3, r0, #1
 8044da8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8044dac:	b16b      	cbz	r3, 8044dca <HAL_I2C_Init+0x142>
 8044dae:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8044db2:	e7b2      	b.n	8044d1a <HAL_I2C_Init+0x92>
 8044db4:	2519      	movs	r5, #25
 8044db6:	436b      	muls	r3, r5
 8044db8:	fbb0 f0f3 	udiv	r0, r0, r3
 8044dbc:	1c43      	adds	r3, r0, #1
 8044dbe:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8044dc2:	b113      	cbz	r3, 8044dca <HAL_I2C_Init+0x142>
 8044dc4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8044dc8:	e7a7      	b.n	8044d1a <HAL_I2C_Init+0x92>
 8044dca:	2301      	movs	r3, #1
 8044dcc:	e7a5      	b.n	8044d1a <HAL_I2C_Init+0x92>
 8044dce:	bf00      	nop
 8044dd0:	000186a0 	.word	0x000186a0
 8044dd4:	001e847f 	.word	0x001e847f
 8044dd8:	000f4240 	.word	0x000f4240
 8044ddc:	003d08ff 	.word	0x003d08ff

08044de0 <HAL_I2C_Mem_Write>:
{
 8044de0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8044de4:	4604      	mov	r4, r0
 8044de6:	4699      	mov	r9, r3
 8044de8:	460f      	mov	r7, r1
 8044dea:	4690      	mov	r8, r2
 8044dec:	9e0c      	ldr	r6, [sp, #48]	; 0x30
  uint32_t tickstart = HAL_GetTick();
 8044dee:	f7fe fdc1 	bl	8043974 <HAL_GetTick>
  if (hi2c->State == HAL_I2C_STATE_READY)
 8044df2:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 8044df6:	2b20      	cmp	r3, #32
  uint32_t tickstart = HAL_GetTick();
 8044df8:	4605      	mov	r5, r0
  if (hi2c->State == HAL_I2C_STATE_READY)
 8044dfa:	d003      	beq.n	8044e04 <HAL_I2C_Mem_Write+0x24>
    return HAL_BUSY;
 8044dfc:	2002      	movs	r0, #2
}
 8044dfe:	b003      	add	sp, #12
 8044e00:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8044e04:	9000      	str	r0, [sp, #0]
 8044e06:	2319      	movs	r3, #25
 8044e08:	2201      	movs	r2, #1
 8044e0a:	493b      	ldr	r1, [pc, #236]	; (8044ef8 <HAL_I2C_Mem_Write+0x118>)
 8044e0c:	4620      	mov	r0, r4
 8044e0e:	f7ff fe10 	bl	8044a32 <I2C_WaitOnFlagUntilTimeout>
 8044e12:	2800      	cmp	r0, #0
 8044e14:	d1f2      	bne.n	8044dfc <HAL_I2C_Mem_Write+0x1c>
    __HAL_LOCK(hi2c);
 8044e16:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 8044e1a:	2b01      	cmp	r3, #1
 8044e1c:	d0ee      	beq.n	8044dfc <HAL_I2C_Mem_Write+0x1c>
 8044e1e:	2301      	movs	r3, #1
 8044e20:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8044e24:	6823      	ldr	r3, [r4, #0]
 8044e26:	681a      	ldr	r2, [r3, #0]
 8044e28:	07d1      	lsls	r1, r2, #31
      __HAL_I2C_ENABLE(hi2c);
 8044e2a:	bf5e      	ittt	pl
 8044e2c:	681a      	ldrpl	r2, [r3, #0]
 8044e2e:	f042 0201 	orrpl.w	r2, r2, #1
 8044e32:	601a      	strpl	r2, [r3, #0]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8044e34:	681a      	ldr	r2, [r3, #0]
 8044e36:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8044e3a:	601a      	str	r2, [r3, #0]
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8044e3c:	2321      	movs	r3, #33	; 0x21
 8044e3e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8044e42:	2340      	movs	r3, #64	; 0x40
 8044e44:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8044e48:	2300      	movs	r3, #0
 8044e4a:	6423      	str	r3, [r4, #64]	; 0x40
    hi2c->pBuffPtr    = pData;
 8044e4c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8044e4e:	6263      	str	r3, [r4, #36]	; 0x24
    hi2c->XferCount   = Size;
 8044e50:	f8bd 302c 	ldrh.w	r3, [sp, #44]	; 0x2c
 8044e54:	8563      	strh	r3, [r4, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8044e56:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8044e58:	8523      	strh	r3, [r4, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8044e5a:	4b28      	ldr	r3, [pc, #160]	; (8044efc <HAL_I2C_Mem_Write+0x11c>)
 8044e5c:	62e3      	str	r3, [r4, #44]	; 0x2c
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8044e5e:	e9cd 6500 	strd	r6, r5, [sp]
 8044e62:	464b      	mov	r3, r9
 8044e64:	4642      	mov	r2, r8
 8044e66:	4639      	mov	r1, r7
 8044e68:	4620      	mov	r0, r4
 8044e6a:	f7ff fe39 	bl	8044ae0 <I2C_RequestMemoryWrite>
 8044e6e:	2800      	cmp	r0, #0
 8044e70:	d02a      	beq.n	8044ec8 <HAL_I2C_Mem_Write+0xe8>
      return HAL_ERROR;
 8044e72:	2001      	movs	r0, #1
 8044e74:	e7c3      	b.n	8044dfe <HAL_I2C_Mem_Write+0x1e>
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8044e76:	f7ff fe0d 	bl	8044a94 <I2C_WaitOnTXEFlagUntilTimeout>
 8044e7a:	b140      	cbz	r0, 8044e8e <HAL_I2C_Mem_Write+0xae>
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8044e7c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8044e7e:	2b04      	cmp	r3, #4
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8044e80:	bf01      	itttt	eq
 8044e82:	6822      	ldreq	r2, [r4, #0]
 8044e84:	6813      	ldreq	r3, [r2, #0]
 8044e86:	f443 7300 	orreq.w	r3, r3, #512	; 0x200
 8044e8a:	6013      	streq	r3, [r2, #0]
 8044e8c:	e7f1      	b.n	8044e72 <HAL_I2C_Mem_Write+0x92>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8044e8e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8044e90:	6827      	ldr	r7, [r4, #0]
 8044e92:	461a      	mov	r2, r3
 8044e94:	f812 1b01 	ldrb.w	r1, [r2], #1
 8044e98:	6139      	str	r1, [r7, #16]
      hi2c->pBuffPtr++;
 8044e9a:	6262      	str	r2, [r4, #36]	; 0x24
      hi2c->XferCount--;
 8044e9c:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 8044e9e:	8d21      	ldrh	r1, [r4, #40]	; 0x28
      hi2c->XferCount--;
 8044ea0:	3a01      	subs	r2, #1
 8044ea2:	b292      	uxth	r2, r2
 8044ea4:	8562      	strh	r2, [r4, #42]	; 0x2a
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8044ea6:	697a      	ldr	r2, [r7, #20]
      hi2c->XferSize--;
 8044ea8:	1e48      	subs	r0, r1, #1
 8044eaa:	b280      	uxth	r0, r0
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8044eac:	0752      	lsls	r2, r2, #29
      hi2c->XferSize--;
 8044eae:	8520      	strh	r0, [r4, #40]	; 0x28
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8044eb0:	d50a      	bpl.n	8044ec8 <HAL_I2C_Mem_Write+0xe8>
 8044eb2:	b148      	cbz	r0, 8044ec8 <HAL_I2C_Mem_Write+0xe8>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8044eb4:	785a      	ldrb	r2, [r3, #1]
 8044eb6:	613a      	str	r2, [r7, #16]
        hi2c->pBuffPtr++;
 8044eb8:	3302      	adds	r3, #2
 8044eba:	6263      	str	r3, [r4, #36]	; 0x24
        hi2c->XferCount--;
 8044ebc:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8044ebe:	3b01      	subs	r3, #1
        hi2c->XferSize--;
 8044ec0:	3902      	subs	r1, #2
        hi2c->XferCount--;
 8044ec2:	b29b      	uxth	r3, r3
        hi2c->XferSize--;
 8044ec4:	8521      	strh	r1, [r4, #40]	; 0x28
        hi2c->XferCount--;
 8044ec6:	8563      	strh	r3, [r4, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8044ec8:	8d23      	ldrh	r3, [r4, #40]	; 0x28
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8044eca:	462a      	mov	r2, r5
 8044ecc:	4631      	mov	r1, r6
 8044ece:	4620      	mov	r0, r4
    while (hi2c->XferSize > 0U)
 8044ed0:	2b00      	cmp	r3, #0
 8044ed2:	d1d0      	bne.n	8044e76 <HAL_I2C_Mem_Write+0x96>
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8044ed4:	f7ff fd58 	bl	8044988 <I2C_WaitOnBTFFlagUntilTimeout>
 8044ed8:	2800      	cmp	r0, #0
 8044eda:	d1cf      	bne.n	8044e7c <HAL_I2C_Mem_Write+0x9c>
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8044edc:	6822      	ldr	r2, [r4, #0]
 8044ede:	6813      	ldr	r3, [r2, #0]
 8044ee0:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8044ee4:	6013      	str	r3, [r2, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 8044ee6:	2320      	movs	r3, #32
 8044ee8:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    __HAL_UNLOCK(hi2c);
 8044eec:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8044ef0:	f884 003e 	strb.w	r0, [r4, #62]	; 0x3e
    return HAL_OK;
 8044ef4:	e783      	b.n	8044dfe <HAL_I2C_Mem_Write+0x1e>
 8044ef6:	bf00      	nop
 8044ef8:	00100002 	.word	0x00100002
 8044efc:	ffff0000 	.word	0xffff0000

08044f00 <HAL_I2C_Mem_Read>:
{
 8044f00:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8044f04:	4604      	mov	r4, r0
 8044f06:	b087      	sub	sp, #28
 8044f08:	4699      	mov	r9, r3
 8044f0a:	460d      	mov	r5, r1
 8044f0c:	4690      	mov	r8, r2
 8044f0e:	9f10      	ldr	r7, [sp, #64]	; 0x40
  uint32_t tickstart = HAL_GetTick();
 8044f10:	f7fe fd30 	bl	8043974 <HAL_GetTick>
  if (hi2c->State == HAL_I2C_STATE_READY)
 8044f14:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 8044f18:	2b20      	cmp	r3, #32
  uint32_t tickstart = HAL_GetTick();
 8044f1a:	4606      	mov	r6, r0
  if (hi2c->State == HAL_I2C_STATE_READY)
 8044f1c:	d004      	beq.n	8044f28 <HAL_I2C_Mem_Read+0x28>
    return HAL_BUSY;
 8044f1e:	2502      	movs	r5, #2
}
 8044f20:	4628      	mov	r0, r5
 8044f22:	b007      	add	sp, #28
 8044f24:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8044f28:	9000      	str	r0, [sp, #0]
 8044f2a:	2319      	movs	r3, #25
 8044f2c:	2201      	movs	r2, #1
 8044f2e:	4977      	ldr	r1, [pc, #476]	; (804510c <HAL_I2C_Mem_Read+0x20c>)
 8044f30:	4620      	mov	r0, r4
 8044f32:	f7ff fd7e 	bl	8044a32 <I2C_WaitOnFlagUntilTimeout>
 8044f36:	2800      	cmp	r0, #0
 8044f38:	d1f1      	bne.n	8044f1e <HAL_I2C_Mem_Read+0x1e>
    __HAL_LOCK(hi2c);
 8044f3a:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 8044f3e:	2b01      	cmp	r3, #1
 8044f40:	d0ed      	beq.n	8044f1e <HAL_I2C_Mem_Read+0x1e>
 8044f42:	2301      	movs	r3, #1
 8044f44:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8044f48:	6823      	ldr	r3, [r4, #0]
 8044f4a:	681a      	ldr	r2, [r3, #0]
 8044f4c:	07d0      	lsls	r0, r2, #31
      __HAL_I2C_ENABLE(hi2c);
 8044f4e:	bf5e      	ittt	pl
 8044f50:	681a      	ldrpl	r2, [r3, #0]
 8044f52:	f042 0201 	orrpl.w	r2, r2, #1
 8044f56:	601a      	strpl	r2, [r3, #0]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8044f58:	681a      	ldr	r2, [r3, #0]
 8044f5a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8044f5e:	601a      	str	r2, [r3, #0]
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8044f60:	2322      	movs	r3, #34	; 0x22
 8044f62:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8044f66:	2340      	movs	r3, #64	; 0x40
 8044f68:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8044f6c:	2300      	movs	r3, #0
 8044f6e:	6423      	str	r3, [r4, #64]	; 0x40
    hi2c->pBuffPtr    = pData;
 8044f70:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8044f72:	6263      	str	r3, [r4, #36]	; 0x24
    hi2c->XferCount   = Size;
 8044f74:	f8bd 303c 	ldrh.w	r3, [sp, #60]	; 0x3c
 8044f78:	8563      	strh	r3, [r4, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8044f7a:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8044f7c:	8523      	strh	r3, [r4, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8044f7e:	4b64      	ldr	r3, [pc, #400]	; (8045110 <HAL_I2C_Mem_Read+0x210>)
 8044f80:	62e3      	str	r3, [r4, #44]	; 0x2c
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8044f82:	4629      	mov	r1, r5
 8044f84:	e9cd 7600 	strd	r7, r6, [sp]
 8044f88:	464b      	mov	r3, r9
 8044f8a:	4642      	mov	r2, r8
 8044f8c:	4620      	mov	r0, r4
 8044f8e:	f7ff fdfd 	bl	8044b8c <I2C_RequestMemoryRead>
 8044f92:	4605      	mov	r5, r0
 8044f94:	b108      	cbz	r0, 8044f9a <HAL_I2C_Mem_Read+0x9a>
      return HAL_ERROR;
 8044f96:	2501      	movs	r5, #1
 8044f98:	e7c2      	b.n	8044f20 <HAL_I2C_Mem_Read+0x20>
    if (hi2c->XferSize == 0U)
 8044f9a:	8d22      	ldrh	r2, [r4, #40]	; 0x28
 8044f9c:	6823      	ldr	r3, [r4, #0]
 8044f9e:	b992      	cbnz	r2, 8044fc6 <HAL_I2C_Mem_Read+0xc6>
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8044fa0:	9002      	str	r0, [sp, #8]
 8044fa2:	695a      	ldr	r2, [r3, #20]
 8044fa4:	9202      	str	r2, [sp, #8]
 8044fa6:	699a      	ldr	r2, [r3, #24]
 8044fa8:	9202      	str	r2, [sp, #8]
 8044faa:	9a02      	ldr	r2, [sp, #8]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8044fac:	681a      	ldr	r2, [r3, #0]
 8044fae:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8044fb2:	601a      	str	r2, [r3, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 8044fb4:	2320      	movs	r3, #32
 8044fb6:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8044fba:	2300      	movs	r3, #0
 8044fbc:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    __HAL_UNLOCK(hi2c);
 8044fc0:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    return HAL_OK;
 8044fc4:	e7ac      	b.n	8044f20 <HAL_I2C_Mem_Read+0x20>
    else if (hi2c->XferSize == 1U)
 8044fc6:	2a01      	cmp	r2, #1
 8044fc8:	d12c      	bne.n	8045024 <HAL_I2C_Mem_Read+0x124>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8044fca:	681a      	ldr	r2, [r3, #0]
 8044fcc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8044fd0:	601a      	str	r2, [r3, #0]
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8044fd2:	9003      	str	r0, [sp, #12]
 8044fd4:	695a      	ldr	r2, [r3, #20]
 8044fd6:	9203      	str	r2, [sp, #12]
 8044fd8:	699a      	ldr	r2, [r3, #24]
 8044fda:	9203      	str	r2, [sp, #12]
 8044fdc:	9a03      	ldr	r2, [sp, #12]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8044fde:	681a      	ldr	r2, [r3, #0]
 8044fe0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8044fe4:	601a      	str	r2, [r3, #0]
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8044fe6:	f8df 812c 	ldr.w	r8, [pc, #300]	; 8045114 <HAL_I2C_Mem_Read+0x214>
    while (hi2c->XferSize > 0U)
 8044fea:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8044fec:	2b00      	cmp	r3, #0
 8044fee:	d0e1      	beq.n	8044fb4 <HAL_I2C_Mem_Read+0xb4>
      if (hi2c->XferSize <= 3U)
 8044ff0:	2b03      	cmp	r3, #3
 8044ff2:	d86e      	bhi.n	80450d2 <HAL_I2C_Mem_Read+0x1d2>
        if (hi2c->XferSize == 1U)
 8044ff4:	2b01      	cmp	r3, #1
 8044ff6:	d12d      	bne.n	8045054 <HAL_I2C_Mem_Read+0x154>
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8044ff8:	4632      	mov	r2, r6
 8044ffa:	4639      	mov	r1, r7
 8044ffc:	4620      	mov	r0, r4
 8044ffe:	f7ff fce9 	bl	80449d4 <I2C_WaitOnRXNEFlagUntilTimeout>
 8045002:	2800      	cmp	r0, #0
 8045004:	d1c7      	bne.n	8044f96 <HAL_I2C_Mem_Read+0x96>
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8045006:	6823      	ldr	r3, [r4, #0]
 8045008:	691a      	ldr	r2, [r3, #16]
 804500a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 804500c:	701a      	strb	r2, [r3, #0]
          hi2c->pBuffPtr++;
 804500e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8045010:	3301      	adds	r3, #1
 8045012:	6263      	str	r3, [r4, #36]	; 0x24
          hi2c->XferSize--;
 8045014:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8045016:	3b01      	subs	r3, #1
 8045018:	8523      	strh	r3, [r4, #40]	; 0x28
          hi2c->XferCount--;
 804501a:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 804501c:	3b01      	subs	r3, #1
 804501e:	b29b      	uxth	r3, r3
 8045020:	8563      	strh	r3, [r4, #42]	; 0x2a
 8045022:	e7e2      	b.n	8044fea <HAL_I2C_Mem_Read+0xea>
    else if (hi2c->XferSize == 2U)
 8045024:	2a02      	cmp	r2, #2
 8045026:	d10e      	bne.n	8045046 <HAL_I2C_Mem_Read+0x146>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8045028:	681a      	ldr	r2, [r3, #0]
 804502a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 804502e:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8045030:	681a      	ldr	r2, [r3, #0]
 8045032:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8045036:	601a      	str	r2, [r3, #0]
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8045038:	9004      	str	r0, [sp, #16]
 804503a:	695a      	ldr	r2, [r3, #20]
 804503c:	9204      	str	r2, [sp, #16]
 804503e:	699b      	ldr	r3, [r3, #24]
 8045040:	9304      	str	r3, [sp, #16]
 8045042:	9b04      	ldr	r3, [sp, #16]
 8045044:	e7cf      	b.n	8044fe6 <HAL_I2C_Mem_Read+0xe6>
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8045046:	9005      	str	r0, [sp, #20]
 8045048:	695a      	ldr	r2, [r3, #20]
 804504a:	9205      	str	r2, [sp, #20]
 804504c:	699b      	ldr	r3, [r3, #24]
 804504e:	9305      	str	r3, [sp, #20]
 8045050:	9b05      	ldr	r3, [sp, #20]
 8045052:	e7c8      	b.n	8044fe6 <HAL_I2C_Mem_Read+0xe6>
        else if (hi2c->XferSize == 2U)
 8045054:	2b02      	cmp	r3, #2
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8045056:	9600      	str	r6, [sp, #0]
 8045058:	463b      	mov	r3, r7
 804505a:	f04f 0200 	mov.w	r2, #0
 804505e:	4641      	mov	r1, r8
 8045060:	4620      	mov	r0, r4
        else if (hi2c->XferSize == 2U)
 8045062:	d119      	bne.n	8045098 <HAL_I2C_Mem_Read+0x198>
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8045064:	f7ff fce5 	bl	8044a32 <I2C_WaitOnFlagUntilTimeout>
 8045068:	2800      	cmp	r0, #0
 804506a:	d194      	bne.n	8044f96 <HAL_I2C_Mem_Read+0x96>
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 804506c:	6823      	ldr	r3, [r4, #0]
 804506e:	681a      	ldr	r2, [r3, #0]
 8045070:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8045074:	601a      	str	r2, [r3, #0]
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8045076:	691a      	ldr	r2, [r3, #16]
 8045078:	6a63      	ldr	r3, [r4, #36]	; 0x24
 804507a:	701a      	strb	r2, [r3, #0]
          hi2c->pBuffPtr++;
 804507c:	6a62      	ldr	r2, [r4, #36]	; 0x24
 804507e:	1c53      	adds	r3, r2, #1
 8045080:	6263      	str	r3, [r4, #36]	; 0x24
          hi2c->XferSize--;
 8045082:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8045084:	3b01      	subs	r3, #1
 8045086:	8523      	strh	r3, [r4, #40]	; 0x28
          hi2c->XferCount--;
 8045088:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 804508a:	3b01      	subs	r3, #1
 804508c:	b29b      	uxth	r3, r3
 804508e:	8563      	strh	r3, [r4, #42]	; 0x2a
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8045090:	6823      	ldr	r3, [r4, #0]
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8045092:	691b      	ldr	r3, [r3, #16]
 8045094:	7053      	strb	r3, [r2, #1]
 8045096:	e7ba      	b.n	804500e <HAL_I2C_Mem_Read+0x10e>
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8045098:	f7ff fccb 	bl	8044a32 <I2C_WaitOnFlagUntilTimeout>
 804509c:	4602      	mov	r2, r0
 804509e:	2800      	cmp	r0, #0
 80450a0:	f47f af79 	bne.w	8044f96 <HAL_I2C_Mem_Read+0x96>
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80450a4:	6823      	ldr	r3, [r4, #0]
 80450a6:	6819      	ldr	r1, [r3, #0]
 80450a8:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 80450ac:	6019      	str	r1, [r3, #0]
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80450ae:	6919      	ldr	r1, [r3, #16]
 80450b0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80450b2:	7019      	strb	r1, [r3, #0]
          hi2c->pBuffPtr++;
 80450b4:	6a63      	ldr	r3, [r4, #36]	; 0x24
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80450b6:	9600      	str	r6, [sp, #0]
          hi2c->pBuffPtr++;
 80450b8:	3301      	adds	r3, #1
 80450ba:	6263      	str	r3, [r4, #36]	; 0x24
          hi2c->XferSize--;
 80450bc:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 80450be:	3b01      	subs	r3, #1
 80450c0:	8523      	strh	r3, [r4, #40]	; 0x28
          hi2c->XferCount--;
 80450c2:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80450c4:	3b01      	subs	r3, #1
 80450c6:	b29b      	uxth	r3, r3
 80450c8:	8563      	strh	r3, [r4, #42]	; 0x2a
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80450ca:	4641      	mov	r1, r8
 80450cc:	463b      	mov	r3, r7
 80450ce:	4620      	mov	r0, r4
 80450d0:	e7c8      	b.n	8045064 <HAL_I2C_Mem_Read+0x164>
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80450d2:	4632      	mov	r2, r6
 80450d4:	4639      	mov	r1, r7
 80450d6:	4620      	mov	r0, r4
 80450d8:	f7ff fc7c 	bl	80449d4 <I2C_WaitOnRXNEFlagUntilTimeout>
 80450dc:	2800      	cmp	r0, #0
 80450de:	f47f af5a 	bne.w	8044f96 <HAL_I2C_Mem_Read+0x96>
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80450e2:	6823      	ldr	r3, [r4, #0]
 80450e4:	691a      	ldr	r2, [r3, #16]
 80450e6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80450e8:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 80450ea:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80450ec:	1c53      	adds	r3, r2, #1
 80450ee:	6263      	str	r3, [r4, #36]	; 0x24
        hi2c->XferSize--;
 80450f0:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 80450f2:	3b01      	subs	r3, #1
 80450f4:	8523      	strh	r3, [r4, #40]	; 0x28
        hi2c->XferCount--;
 80450f6:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80450f8:	3b01      	subs	r3, #1
 80450fa:	b29b      	uxth	r3, r3
 80450fc:	8563      	strh	r3, [r4, #42]	; 0x2a
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80450fe:	6823      	ldr	r3, [r4, #0]
 8045100:	6959      	ldr	r1, [r3, #20]
 8045102:	0749      	lsls	r1, r1, #29
 8045104:	f57f af71 	bpl.w	8044fea <HAL_I2C_Mem_Read+0xea>
 8045108:	e7c3      	b.n	8045092 <HAL_I2C_Mem_Read+0x192>
 804510a:	bf00      	nop
 804510c:	00100002 	.word	0x00100002
 8045110:	ffff0000 	.word	0xffff0000
 8045114:	00010004 	.word	0x00010004

08045118 <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 8045118:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 804511a:	4604      	mov	r4, r0
 804511c:	b1d8      	cbz	r0, 8045156 <HAL_IWDG_Init+0x3e>
  assert_param(IS_IWDG_ALL_INSTANCE(hiwdg->Instance));
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 804511e:	6803      	ldr	r3, [r0, #0]
 8045120:	f64c 42cc 	movw	r2, #52428	; 0xcccc
 8045124:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR and IWDG_RLR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 8045126:	f245 5255 	movw	r2, #21845	; 0x5555
 804512a:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 804512c:	6842      	ldr	r2, [r0, #4]
 804512e:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 8045130:	6882      	ldr	r2, [r0, #8]
 8045132:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 8045134:	f7fe fc1e 	bl	8043974 <HAL_GetTick>
 8045138:	4605      	mov	r5, r0

  /* Wait for register to be updated */
  while (hiwdg->Instance->SR != 0x00u)
 804513a:	6823      	ldr	r3, [r4, #0]
 804513c:	68d8      	ldr	r0, [r3, #12]
 804513e:	b918      	cbnz	r0, 8045148 <HAL_IWDG_Init+0x30>
      return HAL_TIMEOUT;
    }
  }

  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8045140:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 8045144:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
}
 8045146:	bd38      	pop	{r3, r4, r5, pc}
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 8045148:	f7fe fc14 	bl	8043974 <HAL_GetTick>
 804514c:	1b40      	subs	r0, r0, r5
 804514e:	2830      	cmp	r0, #48	; 0x30
 8045150:	d9f3      	bls.n	804513a <HAL_IWDG_Init+0x22>
      return HAL_TIMEOUT;
 8045152:	2003      	movs	r0, #3
 8045154:	e7f7      	b.n	8045146 <HAL_IWDG_Init+0x2e>
    return HAL_ERROR;
 8045156:	2001      	movs	r0, #1
 8045158:	e7f5      	b.n	8045146 <HAL_IWDG_Init+0x2e>

0804515a <HAL_IWDG_Refresh>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 804515a:	6803      	ldr	r3, [r0, #0]
 804515c:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 8045160:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
}
 8045162:	2000      	movs	r0, #0
 8045164:	4770      	bx	lr
	...

08045168 <HAL_PWR_EnableBkUpAccess>:
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 8045168:	4b01      	ldr	r3, [pc, #4]	; (8045170 <HAL_PWR_EnableBkUpAccess+0x8>)
 804516a:	2201      	movs	r2, #1
 804516c:	601a      	str	r2, [r3, #0]
}
 804516e:	4770      	bx	lr
 8045170:	420e0020 	.word	0x420e0020

08045174 <HAL_PWREx_EnableBkUpReg>:
/**
  * @brief Enables the Backup Regulator.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableBkUpReg(void)
{
 8045174:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart = 0U;

  *(__IO uint32_t *) CSR_BRE_BB = (uint32_t)ENABLE;
 8045176:	4b0a      	ldr	r3, [pc, #40]	; (80451a0 <HAL_PWREx_EnableBkUpReg+0x2c>)

  /* Get tick */
  tickstart = HAL_GetTick();

  /* Wait till Backup regulator ready flag is set */  
  while(__HAL_PWR_GET_FLAG(PWR_FLAG_BRR) == RESET)
 8045178:	4c0a      	ldr	r4, [pc, #40]	; (80451a4 <HAL_PWREx_EnableBkUpReg+0x30>)
  *(__IO uint32_t *) CSR_BRE_BB = (uint32_t)ENABLE;
 804517a:	2201      	movs	r2, #1
 804517c:	601a      	str	r2, [r3, #0]
  tickstart = HAL_GetTick();
 804517e:	f7fe fbf9 	bl	8043974 <HAL_GetTick>
 8045182:	4605      	mov	r5, r0
  while(__HAL_PWR_GET_FLAG(PWR_FLAG_BRR) == RESET)
 8045184:	6863      	ldr	r3, [r4, #4]
 8045186:	071b      	lsls	r3, r3, #28
 8045188:	d501      	bpl.n	804518e <HAL_PWREx_EnableBkUpReg+0x1a>
    if((HAL_GetTick() - tickstart ) > PWR_BKPREG_TIMEOUT_VALUE)
    {
      return HAL_TIMEOUT;
    } 
  }
  return HAL_OK;
 804518a:	2000      	movs	r0, #0
}
 804518c:	bd38      	pop	{r3, r4, r5, pc}
    if((HAL_GetTick() - tickstart ) > PWR_BKPREG_TIMEOUT_VALUE)
 804518e:	f7fe fbf1 	bl	8043974 <HAL_GetTick>
 8045192:	1b40      	subs	r0, r0, r5
 8045194:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8045198:	d9f4      	bls.n	8045184 <HAL_PWREx_EnableBkUpReg+0x10>
      return HAL_TIMEOUT;
 804519a:	2003      	movs	r0, #3
 804519c:	e7f6      	b.n	804518c <HAL_PWREx_EnableBkUpReg+0x18>
 804519e:	bf00      	nop
 80451a0:	420e00a4 	.word	0x420e00a4
 80451a4:	40007000 	.word	0x40007000

080451a8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80451a8:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80451ac:	4604      	mov	r4, r0
 80451ae:	b908      	cbnz	r0, 80451b4 <HAL_RCC_OscConfig+0xc>
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
      {
        return HAL_ERROR;
 80451b0:	2001      	movs	r0, #1
 80451b2:	e03f      	b.n	8045234 <HAL_RCC_OscConfig+0x8c>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80451b4:	6803      	ldr	r3, [r0, #0]
 80451b6:	07dd      	lsls	r5, r3, #31
 80451b8:	d410      	bmi.n	80451dc <HAL_RCC_OscConfig+0x34>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80451ba:	6823      	ldr	r3, [r4, #0]
 80451bc:	0798      	lsls	r0, r3, #30
 80451be:	d45a      	bmi.n	8045276 <HAL_RCC_OscConfig+0xce>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80451c0:	6823      	ldr	r3, [r4, #0]
 80451c2:	071a      	lsls	r2, r3, #28
 80451c4:	f100 809c 	bmi.w	8045300 <HAL_RCC_OscConfig+0x158>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80451c8:	6823      	ldr	r3, [r4, #0]
 80451ca:	075b      	lsls	r3, r3, #29
 80451cc:	f100 80ba 	bmi.w	8045344 <HAL_RCC_OscConfig+0x19c>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80451d0:	69a0      	ldr	r0, [r4, #24]
 80451d2:	2800      	cmp	r0, #0
 80451d4:	f040 811b 	bne.w	804540e <HAL_RCC_OscConfig+0x266>
          return HAL_ERROR;
        }
      }
    }
  }
  return HAL_OK;
 80451d8:	2000      	movs	r0, #0
 80451da:	e02b      	b.n	8045234 <HAL_RCC_OscConfig+0x8c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80451dc:	4ba7      	ldr	r3, [pc, #668]	; (804547c <HAL_RCC_OscConfig+0x2d4>)
 80451de:	689a      	ldr	r2, [r3, #8]
 80451e0:	f002 020c 	and.w	r2, r2, #12
 80451e4:	2a04      	cmp	r2, #4
 80451e6:	d007      	beq.n	80451f8 <HAL_RCC_OscConfig+0x50>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80451e8:	689a      	ldr	r2, [r3, #8]
 80451ea:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80451ee:	2a08      	cmp	r2, #8
 80451f0:	d10a      	bne.n	8045208 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80451f2:	685b      	ldr	r3, [r3, #4]
 80451f4:	0259      	lsls	r1, r3, #9
 80451f6:	d507      	bpl.n	8045208 <HAL_RCC_OscConfig+0x60>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80451f8:	4ba0      	ldr	r3, [pc, #640]	; (804547c <HAL_RCC_OscConfig+0x2d4>)
 80451fa:	681b      	ldr	r3, [r3, #0]
 80451fc:	039a      	lsls	r2, r3, #14
 80451fe:	d5dc      	bpl.n	80451ba <HAL_RCC_OscConfig+0x12>
 8045200:	6863      	ldr	r3, [r4, #4]
 8045202:	2b00      	cmp	r3, #0
 8045204:	d1d9      	bne.n	80451ba <HAL_RCC_OscConfig+0x12>
 8045206:	e7d3      	b.n	80451b0 <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8045208:	6863      	ldr	r3, [r4, #4]
 804520a:	4d9c      	ldr	r5, [pc, #624]	; (804547c <HAL_RCC_OscConfig+0x2d4>)
 804520c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8045210:	d113      	bne.n	804523a <HAL_RCC_OscConfig+0x92>
 8045212:	682b      	ldr	r3, [r5, #0]
 8045214:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8045218:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 804521a:	f7fe fbab 	bl	8043974 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 804521e:	4d97      	ldr	r5, [pc, #604]	; (804547c <HAL_RCC_OscConfig+0x2d4>)
        tickstart = HAL_GetTick();
 8045220:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8045222:	682b      	ldr	r3, [r5, #0]
 8045224:	039b      	lsls	r3, r3, #14
 8045226:	d4c8      	bmi.n	80451ba <HAL_RCC_OscConfig+0x12>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8045228:	f7fe fba4 	bl	8043974 <HAL_GetTick>
 804522c:	1b80      	subs	r0, r0, r6
 804522e:	2864      	cmp	r0, #100	; 0x64
 8045230:	d9f7      	bls.n	8045222 <HAL_RCC_OscConfig+0x7a>
            return HAL_TIMEOUT;
 8045232:	2003      	movs	r0, #3
}
 8045234:	b002      	add	sp, #8
 8045236:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 804523a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 804523e:	d104      	bne.n	804524a <HAL_RCC_OscConfig+0xa2>
 8045240:	682b      	ldr	r3, [r5, #0]
 8045242:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8045246:	602b      	str	r3, [r5, #0]
 8045248:	e7e3      	b.n	8045212 <HAL_RCC_OscConfig+0x6a>
 804524a:	682a      	ldr	r2, [r5, #0]
 804524c:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8045250:	602a      	str	r2, [r5, #0]
 8045252:	682a      	ldr	r2, [r5, #0]
 8045254:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8045258:	602a      	str	r2, [r5, #0]
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 804525a:	2b00      	cmp	r3, #0
 804525c:	d1dd      	bne.n	804521a <HAL_RCC_OscConfig+0x72>
        tickstart = HAL_GetTick();
 804525e:	f7fe fb89 	bl	8043974 <HAL_GetTick>
 8045262:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8045264:	682b      	ldr	r3, [r5, #0]
 8045266:	039f      	lsls	r7, r3, #14
 8045268:	d5a7      	bpl.n	80451ba <HAL_RCC_OscConfig+0x12>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 804526a:	f7fe fb83 	bl	8043974 <HAL_GetTick>
 804526e:	1b80      	subs	r0, r0, r6
 8045270:	2864      	cmp	r0, #100	; 0x64
 8045272:	d9f7      	bls.n	8045264 <HAL_RCC_OscConfig+0xbc>
 8045274:	e7dd      	b.n	8045232 <HAL_RCC_OscConfig+0x8a>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8045276:	4b81      	ldr	r3, [pc, #516]	; (804547c <HAL_RCC_OscConfig+0x2d4>)
 8045278:	689a      	ldr	r2, [r3, #8]
 804527a:	f012 0f0c 	tst.w	r2, #12
 804527e:	d007      	beq.n	8045290 <HAL_RCC_OscConfig+0xe8>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8045280:	689a      	ldr	r2, [r3, #8]
 8045282:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8045286:	2a08      	cmp	r2, #8
 8045288:	d111      	bne.n	80452ae <HAL_RCC_OscConfig+0x106>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 804528a:	685b      	ldr	r3, [r3, #4]
 804528c:	025e      	lsls	r6, r3, #9
 804528e:	d40e      	bmi.n	80452ae <HAL_RCC_OscConfig+0x106>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8045290:	4b7a      	ldr	r3, [pc, #488]	; (804547c <HAL_RCC_OscConfig+0x2d4>)
 8045292:	681a      	ldr	r2, [r3, #0]
 8045294:	0795      	lsls	r5, r2, #30
 8045296:	d502      	bpl.n	804529e <HAL_RCC_OscConfig+0xf6>
 8045298:	68e2      	ldr	r2, [r4, #12]
 804529a:	2a01      	cmp	r2, #1
 804529c:	d188      	bne.n	80451b0 <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 804529e:	681a      	ldr	r2, [r3, #0]
 80452a0:	6921      	ldr	r1, [r4, #16]
 80452a2:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 80452a6:	ea42 02c1 	orr.w	r2, r2, r1, lsl #3
 80452aa:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80452ac:	e788      	b.n	80451c0 <HAL_RCC_OscConfig+0x18>
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80452ae:	68e2      	ldr	r2, [r4, #12]
 80452b0:	4b73      	ldr	r3, [pc, #460]	; (8045480 <HAL_RCC_OscConfig+0x2d8>)
 80452b2:	b1b2      	cbz	r2, 80452e2 <HAL_RCC_OscConfig+0x13a>
        __HAL_RCC_HSI_ENABLE();
 80452b4:	2201      	movs	r2, #1
 80452b6:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80452b8:	f7fe fb5c 	bl	8043974 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80452bc:	4d6f      	ldr	r5, [pc, #444]	; (804547c <HAL_RCC_OscConfig+0x2d4>)
        tickstart = HAL_GetTick();
 80452be:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80452c0:	682b      	ldr	r3, [r5, #0]
 80452c2:	0798      	lsls	r0, r3, #30
 80452c4:	d507      	bpl.n	80452d6 <HAL_RCC_OscConfig+0x12e>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80452c6:	682b      	ldr	r3, [r5, #0]
 80452c8:	6922      	ldr	r2, [r4, #16]
 80452ca:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 80452ce:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 80452d2:	602b      	str	r3, [r5, #0]
 80452d4:	e774      	b.n	80451c0 <HAL_RCC_OscConfig+0x18>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80452d6:	f7fe fb4d 	bl	8043974 <HAL_GetTick>
 80452da:	1b80      	subs	r0, r0, r6
 80452dc:	2802      	cmp	r0, #2
 80452de:	d9ef      	bls.n	80452c0 <HAL_RCC_OscConfig+0x118>
 80452e0:	e7a7      	b.n	8045232 <HAL_RCC_OscConfig+0x8a>
        __HAL_RCC_HSI_DISABLE();
 80452e2:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80452e4:	f7fe fb46 	bl	8043974 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80452e8:	4d64      	ldr	r5, [pc, #400]	; (804547c <HAL_RCC_OscConfig+0x2d4>)
        tickstart = HAL_GetTick();
 80452ea:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80452ec:	682b      	ldr	r3, [r5, #0]
 80452ee:	0799      	lsls	r1, r3, #30
 80452f0:	f57f af66 	bpl.w	80451c0 <HAL_RCC_OscConfig+0x18>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80452f4:	f7fe fb3e 	bl	8043974 <HAL_GetTick>
 80452f8:	1b80      	subs	r0, r0, r6
 80452fa:	2802      	cmp	r0, #2
 80452fc:	d9f6      	bls.n	80452ec <HAL_RCC_OscConfig+0x144>
 80452fe:	e798      	b.n	8045232 <HAL_RCC_OscConfig+0x8a>
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8045300:	6962      	ldr	r2, [r4, #20]
 8045302:	4b60      	ldr	r3, [pc, #384]	; (8045484 <HAL_RCC_OscConfig+0x2dc>)
 8045304:	b17a      	cbz	r2, 8045326 <HAL_RCC_OscConfig+0x17e>
      __HAL_RCC_LSI_ENABLE();
 8045306:	2201      	movs	r2, #1
 8045308:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 804530a:	f7fe fb33 	bl	8043974 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 804530e:	4d5b      	ldr	r5, [pc, #364]	; (804547c <HAL_RCC_OscConfig+0x2d4>)
      tickstart = HAL_GetTick();
 8045310:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8045312:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8045314:	079f      	lsls	r7, r3, #30
 8045316:	f53f af57 	bmi.w	80451c8 <HAL_RCC_OscConfig+0x20>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 804531a:	f7fe fb2b 	bl	8043974 <HAL_GetTick>
 804531e:	1b80      	subs	r0, r0, r6
 8045320:	2802      	cmp	r0, #2
 8045322:	d9f6      	bls.n	8045312 <HAL_RCC_OscConfig+0x16a>
 8045324:	e785      	b.n	8045232 <HAL_RCC_OscConfig+0x8a>
      __HAL_RCC_LSI_DISABLE();
 8045326:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8045328:	f7fe fb24 	bl	8043974 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 804532c:	4d53      	ldr	r5, [pc, #332]	; (804547c <HAL_RCC_OscConfig+0x2d4>)
      tickstart = HAL_GetTick();
 804532e:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8045330:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8045332:	0798      	lsls	r0, r3, #30
 8045334:	f57f af48 	bpl.w	80451c8 <HAL_RCC_OscConfig+0x20>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8045338:	f7fe fb1c 	bl	8043974 <HAL_GetTick>
 804533c:	1b80      	subs	r0, r0, r6
 804533e:	2802      	cmp	r0, #2
 8045340:	d9f6      	bls.n	8045330 <HAL_RCC_OscConfig+0x188>
 8045342:	e776      	b.n	8045232 <HAL_RCC_OscConfig+0x8a>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8045344:	4b4d      	ldr	r3, [pc, #308]	; (804547c <HAL_RCC_OscConfig+0x2d4>)
 8045346:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8045348:	f012 5280 	ands.w	r2, r2, #268435456	; 0x10000000
 804534c:	d128      	bne.n	80453a0 <HAL_RCC_OscConfig+0x1f8>
      __HAL_RCC_PWR_CLK_ENABLE();
 804534e:	9201      	str	r2, [sp, #4]
 8045350:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8045352:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8045356:	641a      	str	r2, [r3, #64]	; 0x40
 8045358:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 804535a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 804535e:	9301      	str	r3, [sp, #4]
 8045360:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8045362:	2601      	movs	r6, #1
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8045364:	4d48      	ldr	r5, [pc, #288]	; (8045488 <HAL_RCC_OscConfig+0x2e0>)
 8045366:	682b      	ldr	r3, [r5, #0]
 8045368:	05d9      	lsls	r1, r3, #23
 804536a:	d51b      	bpl.n	80453a4 <HAL_RCC_OscConfig+0x1fc>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 804536c:	68a3      	ldr	r3, [r4, #8]
 804536e:	4d43      	ldr	r5, [pc, #268]	; (804547c <HAL_RCC_OscConfig+0x2d4>)
 8045370:	2b01      	cmp	r3, #1
 8045372:	d127      	bne.n	80453c4 <HAL_RCC_OscConfig+0x21c>
 8045374:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8045376:	f043 0301 	orr.w	r3, r3, #1
 804537a:	672b      	str	r3, [r5, #112]	; 0x70
      tickstart = HAL_GetTick();
 804537c:	f7fe fafa 	bl	8043974 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8045380:	4d3e      	ldr	r5, [pc, #248]	; (804547c <HAL_RCC_OscConfig+0x2d4>)
      tickstart = HAL_GetTick();
 8045382:	4607      	mov	r7, r0
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8045384:	f241 3888 	movw	r8, #5000	; 0x1388
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8045388:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 804538a:	079b      	lsls	r3, r3, #30
 804538c:	d539      	bpl.n	8045402 <HAL_RCC_OscConfig+0x25a>
    if(pwrclkchanged == SET)
 804538e:	2e00      	cmp	r6, #0
 8045390:	f43f af1e 	beq.w	80451d0 <HAL_RCC_OscConfig+0x28>
      __HAL_RCC_PWR_CLK_DISABLE();
 8045394:	4a39      	ldr	r2, [pc, #228]	; (804547c <HAL_RCC_OscConfig+0x2d4>)
 8045396:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8045398:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 804539c:	6413      	str	r3, [r2, #64]	; 0x40
 804539e:	e717      	b.n	80451d0 <HAL_RCC_OscConfig+0x28>
    FlagStatus       pwrclkchanged = RESET;
 80453a0:	2600      	movs	r6, #0
 80453a2:	e7df      	b.n	8045364 <HAL_RCC_OscConfig+0x1bc>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80453a4:	682b      	ldr	r3, [r5, #0]
 80453a6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80453aa:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 80453ac:	f7fe fae2 	bl	8043974 <HAL_GetTick>
 80453b0:	4607      	mov	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80453b2:	682b      	ldr	r3, [r5, #0]
 80453b4:	05da      	lsls	r2, r3, #23
 80453b6:	d4d9      	bmi.n	804536c <HAL_RCC_OscConfig+0x1c4>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80453b8:	f7fe fadc 	bl	8043974 <HAL_GetTick>
 80453bc:	1bc0      	subs	r0, r0, r7
 80453be:	2802      	cmp	r0, #2
 80453c0:	d9f7      	bls.n	80453b2 <HAL_RCC_OscConfig+0x20a>
 80453c2:	e736      	b.n	8045232 <HAL_RCC_OscConfig+0x8a>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80453c4:	2b05      	cmp	r3, #5
 80453c6:	d104      	bne.n	80453d2 <HAL_RCC_OscConfig+0x22a>
 80453c8:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 80453ca:	f043 0304 	orr.w	r3, r3, #4
 80453ce:	672b      	str	r3, [r5, #112]	; 0x70
 80453d0:	e7d0      	b.n	8045374 <HAL_RCC_OscConfig+0x1cc>
 80453d2:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 80453d4:	f022 0201 	bic.w	r2, r2, #1
 80453d8:	672a      	str	r2, [r5, #112]	; 0x70
 80453da:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 80453dc:	f022 0204 	bic.w	r2, r2, #4
 80453e0:	672a      	str	r2, [r5, #112]	; 0x70
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80453e2:	2b00      	cmp	r3, #0
 80453e4:	d1ca      	bne.n	804537c <HAL_RCC_OscConfig+0x1d4>
      tickstart = HAL_GetTick();
 80453e6:	f7fe fac5 	bl	8043974 <HAL_GetTick>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80453ea:	f241 3888 	movw	r8, #5000	; 0x1388
      tickstart = HAL_GetTick();
 80453ee:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80453f0:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 80453f2:	0798      	lsls	r0, r3, #30
 80453f4:	d5cb      	bpl.n	804538e <HAL_RCC_OscConfig+0x1e6>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80453f6:	f7fe fabd 	bl	8043974 <HAL_GetTick>
 80453fa:	1bc0      	subs	r0, r0, r7
 80453fc:	4540      	cmp	r0, r8
 80453fe:	d9f7      	bls.n	80453f0 <HAL_RCC_OscConfig+0x248>
 8045400:	e717      	b.n	8045232 <HAL_RCC_OscConfig+0x8a>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8045402:	f7fe fab7 	bl	8043974 <HAL_GetTick>
 8045406:	1bc0      	subs	r0, r0, r7
 8045408:	4540      	cmp	r0, r8
 804540a:	d9bd      	bls.n	8045388 <HAL_RCC_OscConfig+0x1e0>
 804540c:	e711      	b.n	8045232 <HAL_RCC_OscConfig+0x8a>
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 804540e:	4d1b      	ldr	r5, [pc, #108]	; (804547c <HAL_RCC_OscConfig+0x2d4>)
 8045410:	68ab      	ldr	r3, [r5, #8]
 8045412:	f003 030c 	and.w	r3, r3, #12
 8045416:	2b08      	cmp	r3, #8
 8045418:	d047      	beq.n	80454aa <HAL_RCC_OscConfig+0x302>
 804541a:	4e1c      	ldr	r6, [pc, #112]	; (804548c <HAL_RCC_OscConfig+0x2e4>)
 804541c:	2300      	movs	r3, #0
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 804541e:	2802      	cmp	r0, #2
        __HAL_RCC_PLL_DISABLE();
 8045420:	6033      	str	r3, [r6, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8045422:	d135      	bne.n	8045490 <HAL_RCC_OscConfig+0x2e8>
        tickstart = HAL_GetTick();
 8045424:	f7fe faa6 	bl	8043974 <HAL_GetTick>
 8045428:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 804542a:	682b      	ldr	r3, [r5, #0]
 804542c:	0199      	lsls	r1, r3, #6
 804542e:	d41e      	bmi.n	804546e <HAL_RCC_OscConfig+0x2c6>
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8045430:	e9d4 3207 	ldrd	r3, r2, [r4, #28]
 8045434:	4313      	orrs	r3, r2
 8045436:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8045438:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 804543c:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 804543e:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8045442:	6aa2      	ldr	r2, [r4, #40]	; 0x28
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8045444:	4c0d      	ldr	r4, [pc, #52]	; (804547c <HAL_RCC_OscConfig+0x2d4>)
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8045446:	0852      	lsrs	r2, r2, #1
 8045448:	3a01      	subs	r2, #1
 804544a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 804544e:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 8045450:	2301      	movs	r3, #1
 8045452:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 8045454:	f7fe fa8e 	bl	8043974 <HAL_GetTick>
 8045458:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 804545a:	6823      	ldr	r3, [r4, #0]
 804545c:	019a      	lsls	r2, r3, #6
 804545e:	f53f aebb 	bmi.w	80451d8 <HAL_RCC_OscConfig+0x30>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8045462:	f7fe fa87 	bl	8043974 <HAL_GetTick>
 8045466:	1b40      	subs	r0, r0, r5
 8045468:	2802      	cmp	r0, #2
 804546a:	d9f6      	bls.n	804545a <HAL_RCC_OscConfig+0x2b2>
 804546c:	e6e1      	b.n	8045232 <HAL_RCC_OscConfig+0x8a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 804546e:	f7fe fa81 	bl	8043974 <HAL_GetTick>
 8045472:	1bc0      	subs	r0, r0, r7
 8045474:	2802      	cmp	r0, #2
 8045476:	d9d8      	bls.n	804542a <HAL_RCC_OscConfig+0x282>
 8045478:	e6db      	b.n	8045232 <HAL_RCC_OscConfig+0x8a>
 804547a:	bf00      	nop
 804547c:	40023800 	.word	0x40023800
 8045480:	42470000 	.word	0x42470000
 8045484:	42470e80 	.word	0x42470e80
 8045488:	40007000 	.word	0x40007000
 804548c:	42470060 	.word	0x42470060
        tickstart = HAL_GetTick();
 8045490:	f7fe fa70 	bl	8043974 <HAL_GetTick>
 8045494:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8045496:	682b      	ldr	r3, [r5, #0]
 8045498:	019b      	lsls	r3, r3, #6
 804549a:	f57f ae9d 	bpl.w	80451d8 <HAL_RCC_OscConfig+0x30>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 804549e:	f7fe fa69 	bl	8043974 <HAL_GetTick>
 80454a2:	1b00      	subs	r0, r0, r4
 80454a4:	2802      	cmp	r0, #2
 80454a6:	d9f6      	bls.n	8045496 <HAL_RCC_OscConfig+0x2ee>
 80454a8:	e6c3      	b.n	8045232 <HAL_RCC_OscConfig+0x8a>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80454aa:	2801      	cmp	r0, #1
 80454ac:	f43f aec2 	beq.w	8045234 <HAL_RCC_OscConfig+0x8c>
        pll_config = RCC->PLLCFGR;
 80454b0:	6868      	ldr	r0, [r5, #4]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80454b2:	69e3      	ldr	r3, [r4, #28]
 80454b4:	f400 0280 	and.w	r2, r0, #4194304	; 0x400000
 80454b8:	429a      	cmp	r2, r3
 80454ba:	f47f ae79 	bne.w	80451b0 <HAL_RCC_OscConfig+0x8>
 80454be:	6a22      	ldr	r2, [r4, #32]
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80454c0:	f000 033f 	and.w	r3, r0, #63	; 0x3f
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80454c4:	4293      	cmp	r3, r2
 80454c6:	f47f ae73 	bne.w	80451b0 <HAL_RCC_OscConfig+0x8>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80454ca:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80454cc:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80454d0:	4003      	ands	r3, r0
 80454d2:	4293      	cmp	r3, r2
 80454d4:	f47f ae6c 	bne.w	80451b0 <HAL_RCC_OscConfig+0x8>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 80454d8:	6aa2      	ldr	r2, [r4, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80454da:	f400 3340 	and.w	r3, r0, #196608	; 0x30000
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 80454de:	4293      	cmp	r3, r2
 80454e0:	f47f ae66 	bne.w	80451b0 <HAL_RCC_OscConfig+0x8>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80454e4:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 80454e6:	f000 6070 	and.w	r0, r0, #251658240	; 0xf000000
    return HAL_ERROR;
 80454ea:	1ac0      	subs	r0, r0, r3
 80454ec:	bf18      	it	ne
 80454ee:	2001      	movne	r0, #1
 80454f0:	e6a0      	b.n	8045234 <HAL_RCC_OscConfig+0x8c>
 80454f2:	bf00      	nop

080454f4 <HAL_RCC_GetSysClockFreq>:
{
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80454f4:	4913      	ldr	r1, [pc, #76]	; (8045544 <HAL_RCC_GetSysClockFreq+0x50>)
{
 80454f6:	b508      	push	{r3, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80454f8:	688b      	ldr	r3, [r1, #8]
 80454fa:	f003 030c 	and.w	r3, r3, #12
 80454fe:	2b04      	cmp	r3, #4
 8045500:	d003      	beq.n	804550a <HAL_RCC_GetSysClockFreq+0x16>
 8045502:	2b08      	cmp	r3, #8
 8045504:	d003      	beq.n	804550e <HAL_RCC_GetSysClockFreq+0x1a>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8045506:	4810      	ldr	r0, [pc, #64]	; (8045548 <HAL_RCC_GetSysClockFreq+0x54>)
    {
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
 8045508:	e000      	b.n	804550c <HAL_RCC_GetSysClockFreq+0x18>
      sysclockfreq = HSE_VALUE;
 804550a:	4810      	ldr	r0, [pc, #64]	; (804554c <HAL_RCC_GetSysClockFreq+0x58>)
}
 804550c:	bd08      	pop	{r3, pc}
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 804550e:	684a      	ldr	r2, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8045510:	684b      	ldr	r3, [r1, #4]
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8045512:	6849      	ldr	r1, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8045514:	f413 0380 	ands.w	r3, r3, #4194304	; 0x400000
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8045518:	bf14      	ite	ne
 804551a:	480c      	ldrne	r0, [pc, #48]	; (804554c <HAL_RCC_GetSysClockFreq+0x58>)
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 804551c:	480a      	ldreq	r0, [pc, #40]	; (8045548 <HAL_RCC_GetSysClockFreq+0x54>)
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 804551e:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8045522:	bf18      	it	ne
 8045524:	2300      	movne	r3, #0
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8045526:	f002 023f 	and.w	r2, r2, #63	; 0x3f
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 804552a:	fba1 0100 	umull	r0, r1, r1, r0
 804552e:	f7fb fcc5 	bl	8040ebc <__aeabi_uldivmod>
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8045532:	4b04      	ldr	r3, [pc, #16]	; (8045544 <HAL_RCC_GetSysClockFreq+0x50>)
 8045534:	685b      	ldr	r3, [r3, #4]
 8045536:	f3c3 4301 	ubfx	r3, r3, #16, #2
 804553a:	3301      	adds	r3, #1
 804553c:	005b      	lsls	r3, r3, #1
      sysclockfreq = pllvco/pllp;
 804553e:	fbb0 f0f3 	udiv	r0, r0, r3
 8045542:	e7e3      	b.n	804550c <HAL_RCC_GetSysClockFreq+0x18>
 8045544:	40023800 	.word	0x40023800
 8045548:	00f42400 	.word	0x00f42400
 804554c:	007a1200 	.word	0x007a1200

08045550 <HAL_RCC_ClockConfig>:
{
 8045550:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8045554:	460d      	mov	r5, r1
  if(RCC_ClkInitStruct == NULL)
 8045556:	4604      	mov	r4, r0
 8045558:	b910      	cbnz	r0, 8045560 <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 804555a:	2001      	movs	r0, #1
}
 804555c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8045560:	4b43      	ldr	r3, [pc, #268]	; (8045670 <HAL_RCC_ClockConfig+0x120>)
 8045562:	681a      	ldr	r2, [r3, #0]
 8045564:	f002 020f 	and.w	r2, r2, #15
 8045568:	428a      	cmp	r2, r1
 804556a:	d328      	bcc.n	80455be <HAL_RCC_ClockConfig+0x6e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 804556c:	6821      	ldr	r1, [r4, #0]
 804556e:	078f      	lsls	r7, r1, #30
 8045570:	d42d      	bmi.n	80455ce <HAL_RCC_ClockConfig+0x7e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8045572:	07c8      	lsls	r0, r1, #31
 8045574:	d440      	bmi.n	80455f8 <HAL_RCC_ClockConfig+0xa8>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8045576:	4b3e      	ldr	r3, [pc, #248]	; (8045670 <HAL_RCC_ClockConfig+0x120>)
 8045578:	681a      	ldr	r2, [r3, #0]
 804557a:	f002 020f 	and.w	r2, r2, #15
 804557e:	42aa      	cmp	r2, r5
 8045580:	d865      	bhi.n	804564e <HAL_RCC_ClockConfig+0xfe>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8045582:	6822      	ldr	r2, [r4, #0]
 8045584:	0751      	lsls	r1, r2, #29
 8045586:	d46b      	bmi.n	8045660 <HAL_RCC_ClockConfig+0x110>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8045588:	0713      	lsls	r3, r2, #28
 804558a:	d507      	bpl.n	804559c <HAL_RCC_ClockConfig+0x4c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 804558c:	4a39      	ldr	r2, [pc, #228]	; (8045674 <HAL_RCC_ClockConfig+0x124>)
 804558e:	6921      	ldr	r1, [r4, #16]
 8045590:	6893      	ldr	r3, [r2, #8]
 8045592:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8045596:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 804559a:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 804559c:	f7ff ffaa 	bl	80454f4 <HAL_RCC_GetSysClockFreq>
 80455a0:	4b34      	ldr	r3, [pc, #208]	; (8045674 <HAL_RCC_ClockConfig+0x124>)
 80455a2:	4a35      	ldr	r2, [pc, #212]	; (8045678 <HAL_RCC_ClockConfig+0x128>)
 80455a4:	689b      	ldr	r3, [r3, #8]
 80455a6:	f3c3 1303 	ubfx	r3, r3, #4, #4
 80455aa:	5cd3      	ldrb	r3, [r2, r3]
 80455ac:	40d8      	lsrs	r0, r3
 80455ae:	4b33      	ldr	r3, [pc, #204]	; (804567c <HAL_RCC_ClockConfig+0x12c>)
 80455b0:	6018      	str	r0, [r3, #0]
  HAL_InitTick (uwTickPrio);
 80455b2:	4b33      	ldr	r3, [pc, #204]	; (8045680 <HAL_RCC_ClockConfig+0x130>)
 80455b4:	6818      	ldr	r0, [r3, #0]
 80455b6:	f00a fd43 	bl	8050040 <HAL_InitTick>
  return HAL_OK;
 80455ba:	2000      	movs	r0, #0
 80455bc:	e7ce      	b.n	804555c <HAL_RCC_ClockConfig+0xc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80455be:	b2ca      	uxtb	r2, r1
 80455c0:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80455c2:	681b      	ldr	r3, [r3, #0]
 80455c4:	f003 030f 	and.w	r3, r3, #15
 80455c8:	428b      	cmp	r3, r1
 80455ca:	d1c6      	bne.n	804555a <HAL_RCC_ClockConfig+0xa>
 80455cc:	e7ce      	b.n	804556c <HAL_RCC_ClockConfig+0x1c>
 80455ce:	4b29      	ldr	r3, [pc, #164]	; (8045674 <HAL_RCC_ClockConfig+0x124>)
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80455d0:	f011 0f04 	tst.w	r1, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80455d4:	bf1e      	ittt	ne
 80455d6:	689a      	ldrne	r2, [r3, #8]
 80455d8:	f442 52e0 	orrne.w	r2, r2, #7168	; 0x1c00
 80455dc:	609a      	strne	r2, [r3, #8]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80455de:	070e      	lsls	r6, r1, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80455e0:	bf42      	ittt	mi
 80455e2:	689a      	ldrmi	r2, [r3, #8]
 80455e4:	f442 4260 	orrmi.w	r2, r2, #57344	; 0xe000
 80455e8:	609a      	strmi	r2, [r3, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80455ea:	689a      	ldr	r2, [r3, #8]
 80455ec:	68a0      	ldr	r0, [r4, #8]
 80455ee:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 80455f2:	4302      	orrs	r2, r0
 80455f4:	609a      	str	r2, [r3, #8]
 80455f6:	e7bc      	b.n	8045572 <HAL_RCC_ClockConfig+0x22>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80455f8:	6862      	ldr	r2, [r4, #4]
 80455fa:	4b1e      	ldr	r3, [pc, #120]	; (8045674 <HAL_RCC_ClockConfig+0x124>)
 80455fc:	2a01      	cmp	r2, #1
 80455fe:	d11c      	bne.n	804563a <HAL_RCC_ClockConfig+0xea>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8045600:	681b      	ldr	r3, [r3, #0]
 8045602:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8045606:	d0a8      	beq.n	804555a <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8045608:	4e1a      	ldr	r6, [pc, #104]	; (8045674 <HAL_RCC_ClockConfig+0x124>)
 804560a:	68b3      	ldr	r3, [r6, #8]
 804560c:	f023 0303 	bic.w	r3, r3, #3
 8045610:	4313      	orrs	r3, r2
 8045612:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 8045614:	f7fe f9ae 	bl	8043974 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8045618:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 804561c:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 804561e:	68b3      	ldr	r3, [r6, #8]
 8045620:	6862      	ldr	r2, [r4, #4]
 8045622:	f003 030c 	and.w	r3, r3, #12
 8045626:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 804562a:	d0a4      	beq.n	8045576 <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 804562c:	f7fe f9a2 	bl	8043974 <HAL_GetTick>
 8045630:	1bc0      	subs	r0, r0, r7
 8045632:	4540      	cmp	r0, r8
 8045634:	d9f3      	bls.n	804561e <HAL_RCC_ClockConfig+0xce>
        return HAL_TIMEOUT;
 8045636:	2003      	movs	r0, #3
 8045638:	e790      	b.n	804555c <HAL_RCC_ClockConfig+0xc>
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 804563a:	1e91      	subs	r1, r2, #2
 804563c:	2901      	cmp	r1, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 804563e:	681b      	ldr	r3, [r3, #0]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8045640:	d802      	bhi.n	8045648 <HAL_RCC_ClockConfig+0xf8>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8045642:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8045646:	e7de      	b.n	8045606 <HAL_RCC_ClockConfig+0xb6>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8045648:	f013 0f02 	tst.w	r3, #2
 804564c:	e7db      	b.n	8045606 <HAL_RCC_ClockConfig+0xb6>
    __HAL_FLASH_SET_LATENCY(FLatency);
 804564e:	b2ea      	uxtb	r2, r5
 8045650:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8045652:	681b      	ldr	r3, [r3, #0]
 8045654:	f003 030f 	and.w	r3, r3, #15
 8045658:	42ab      	cmp	r3, r5
 804565a:	f47f af7e 	bne.w	804555a <HAL_RCC_ClockConfig+0xa>
 804565e:	e790      	b.n	8045582 <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8045660:	4904      	ldr	r1, [pc, #16]	; (8045674 <HAL_RCC_ClockConfig+0x124>)
 8045662:	68e0      	ldr	r0, [r4, #12]
 8045664:	688b      	ldr	r3, [r1, #8]
 8045666:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 804566a:	4303      	orrs	r3, r0
 804566c:	608b      	str	r3, [r1, #8]
 804566e:	e78b      	b.n	8045588 <HAL_RCC_ClockConfig+0x38>
 8045670:	40023c00 	.word	0x40023c00
 8045674:	40023800 	.word	0x40023800
 8045678:	08052d68 	.word	0x08052d68
 804567c:	2000120c 	.word	0x2000120c
 8045680:	20001050 	.word	0x20001050

08045684 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8045684:	4b04      	ldr	r3, [pc, #16]	; (8045698 <HAL_RCC_GetPCLK1Freq+0x14>)
 8045686:	4a05      	ldr	r2, [pc, #20]	; (804569c <HAL_RCC_GetPCLK1Freq+0x18>)
 8045688:	689b      	ldr	r3, [r3, #8]
 804568a:	f3c3 2382 	ubfx	r3, r3, #10, #3
 804568e:	5cd3      	ldrb	r3, [r2, r3]
 8045690:	4a03      	ldr	r2, [pc, #12]	; (80456a0 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8045692:	6810      	ldr	r0, [r2, #0]
}
 8045694:	40d8      	lsrs	r0, r3
 8045696:	4770      	bx	lr
 8045698:	40023800 	.word	0x40023800
 804569c:	08052d78 	.word	0x08052d78
 80456a0:	2000120c 	.word	0x2000120c

080456a4 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80456a4:	4b04      	ldr	r3, [pc, #16]	; (80456b8 <HAL_RCC_GetPCLK2Freq+0x14>)
 80456a6:	4a05      	ldr	r2, [pc, #20]	; (80456bc <HAL_RCC_GetPCLK2Freq+0x18>)
 80456a8:	689b      	ldr	r3, [r3, #8]
 80456aa:	f3c3 3342 	ubfx	r3, r3, #13, #3
 80456ae:	5cd3      	ldrb	r3, [r2, r3]
 80456b0:	4a03      	ldr	r2, [pc, #12]	; (80456c0 <HAL_RCC_GetPCLK2Freq+0x1c>)
 80456b2:	6810      	ldr	r0, [r2, #0]
}
 80456b4:	40d8      	lsrs	r0, r3
 80456b6:	4770      	bx	lr
 80456b8:	40023800 	.word	0x40023800
 80456bc:	08052d78 	.word	0x08052d78
 80456c0:	2000120c 	.word	0x2000120c

080456c4 <HAL_RCCEx_PeriphCLKConfig>:

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80456c4:	6803      	ldr	r3, [r0, #0]
 80456c6:	f013 0f05 	tst.w	r3, #5
{
 80456ca:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80456cc:	4605      	mov	r5, r0
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80456ce:	d105      	bne.n	80456dc <HAL_RCCEx_PeriphCLKConfig+0x18>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80456d0:	6828      	ldr	r0, [r5, #0]
 80456d2:	f010 0002 	ands.w	r0, r0, #2
 80456d6:	d128      	bne.n	804572a <HAL_RCCEx_PeriphCLKConfig+0x66>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
}
 80456d8:	b003      	add	sp, #12
 80456da:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_RCC_PLLI2S_DISABLE();
 80456dc:	4c41      	ldr	r4, [pc, #260]	; (80457e4 <HAL_RCCEx_PeriphCLKConfig+0x120>)
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80456de:	4e42      	ldr	r6, [pc, #264]	; (80457e8 <HAL_RCCEx_PeriphCLKConfig+0x124>)
    __HAL_RCC_PLLI2S_DISABLE();
 80456e0:	2300      	movs	r3, #0
 80456e2:	6023      	str	r3, [r4, #0]
    tickstart = HAL_GetTick();
 80456e4:	f7fe f946 	bl	8043974 <HAL_GetTick>
 80456e8:	4607      	mov	r7, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80456ea:	6833      	ldr	r3, [r6, #0]
 80456ec:	011b      	lsls	r3, r3, #4
 80456ee:	d415      	bmi.n	804571c <HAL_RCCEx_PeriphCLKConfig+0x58>
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 80456f0:	e9d5 2301 	ldrd	r2, r3, [r5, #4]
 80456f4:	071b      	lsls	r3, r3, #28
 80456f6:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 80456fa:	f8c6 3084 	str.w	r3, [r6, #132]	; 0x84
    __HAL_RCC_PLLI2S_ENABLE();
 80456fe:	2301      	movs	r3, #1
 8045700:	6023      	str	r3, [r4, #0]
    tickstart = HAL_GetTick();
 8045702:	f7fe f937 	bl	8043974 <HAL_GetTick>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8045706:	4c38      	ldr	r4, [pc, #224]	; (80457e8 <HAL_RCCEx_PeriphCLKConfig+0x124>)
    tickstart = HAL_GetTick();
 8045708:	4606      	mov	r6, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 804570a:	6823      	ldr	r3, [r4, #0]
 804570c:	0118      	lsls	r0, r3, #4
 804570e:	d4df      	bmi.n	80456d0 <HAL_RCCEx_PeriphCLKConfig+0xc>
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8045710:	f7fe f930 	bl	8043974 <HAL_GetTick>
 8045714:	1b80      	subs	r0, r0, r6
 8045716:	2802      	cmp	r0, #2
 8045718:	d9f7      	bls.n	804570a <HAL_RCCEx_PeriphCLKConfig+0x46>
 804571a:	e004      	b.n	8045726 <HAL_RCCEx_PeriphCLKConfig+0x62>
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 804571c:	f7fe f92a 	bl	8043974 <HAL_GetTick>
 8045720:	1bc0      	subs	r0, r0, r7
 8045722:	2802      	cmp	r0, #2
 8045724:	d9e1      	bls.n	80456ea <HAL_RCCEx_PeriphCLKConfig+0x26>
        return HAL_TIMEOUT;
 8045726:	2003      	movs	r0, #3
 8045728:	e7d6      	b.n	80456d8 <HAL_RCCEx_PeriphCLKConfig+0x14>
    __HAL_RCC_PWR_CLK_ENABLE();
 804572a:	2300      	movs	r3, #0
 804572c:	9301      	str	r3, [sp, #4]
 804572e:	4b2e      	ldr	r3, [pc, #184]	; (80457e8 <HAL_RCCEx_PeriphCLKConfig+0x124>)
    PWR->CR |= PWR_CR_DBP;
 8045730:	4c2e      	ldr	r4, [pc, #184]	; (80457ec <HAL_RCCEx_PeriphCLKConfig+0x128>)
    __HAL_RCC_PWR_CLK_ENABLE();
 8045732:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8045734:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8045738:	641a      	str	r2, [r3, #64]	; 0x40
 804573a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 804573c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8045740:	9301      	str	r3, [sp, #4]
 8045742:	9b01      	ldr	r3, [sp, #4]
    PWR->CR |= PWR_CR_DBP;
 8045744:	6823      	ldr	r3, [r4, #0]
 8045746:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 804574a:	6023      	str	r3, [r4, #0]
    tickstart = HAL_GetTick();
 804574c:	f7fe f912 	bl	8043974 <HAL_GetTick>
 8045750:	4606      	mov	r6, r0
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8045752:	6823      	ldr	r3, [r4, #0]
 8045754:	05d9      	lsls	r1, r3, #23
 8045756:	d51b      	bpl.n	8045790 <HAL_RCCEx_PeriphCLKConfig+0xcc>
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8045758:	4c23      	ldr	r4, [pc, #140]	; (80457e8 <HAL_RCCEx_PeriphCLKConfig+0x124>)
 804575a:	6f23      	ldr	r3, [r4, #112]	; 0x70
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 804575c:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 8045760:	d11c      	bne.n	804579c <HAL_RCCEx_PeriphCLKConfig+0xd8>
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8045762:	68eb      	ldr	r3, [r5, #12]
 8045764:	f403 7240 	and.w	r2, r3, #768	; 0x300
 8045768:	f5b2 7f40 	cmp.w	r2, #768	; 0x300
 804576c:	4a1e      	ldr	r2, [pc, #120]	; (80457e8 <HAL_RCCEx_PeriphCLKConfig+0x124>)
 804576e:	d134      	bne.n	80457da <HAL_RCCEx_PeriphCLKConfig+0x116>
 8045770:	6891      	ldr	r1, [r2, #8]
 8045772:	f023 4070 	bic.w	r0, r3, #4026531840	; 0xf0000000
 8045776:	f421 11f8 	bic.w	r1, r1, #2031616	; 0x1f0000
 804577a:	f420 7040 	bic.w	r0, r0, #768	; 0x300
 804577e:	4301      	orrs	r1, r0
 8045780:	6091      	str	r1, [r2, #8]
 8045782:	6f11      	ldr	r1, [r2, #112]	; 0x70
 8045784:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8045788:	430b      	orrs	r3, r1
 804578a:	6713      	str	r3, [r2, #112]	; 0x70
  return HAL_OK;
 804578c:	2000      	movs	r0, #0
 804578e:	e7a3      	b.n	80456d8 <HAL_RCCEx_PeriphCLKConfig+0x14>
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8045790:	f7fe f8f0 	bl	8043974 <HAL_GetTick>
 8045794:	1b80      	subs	r0, r0, r6
 8045796:	2802      	cmp	r0, #2
 8045798:	d9db      	bls.n	8045752 <HAL_RCCEx_PeriphCLKConfig+0x8e>
 804579a:	e7c4      	b.n	8045726 <HAL_RCCEx_PeriphCLKConfig+0x62>
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 804579c:	68ea      	ldr	r2, [r5, #12]
 804579e:	f402 7240 	and.w	r2, r2, #768	; 0x300
 80457a2:	4293      	cmp	r3, r2
 80457a4:	d0dd      	beq.n	8045762 <HAL_RCCEx_PeriphCLKConfig+0x9e>
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80457a6:	6f23      	ldr	r3, [r4, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_FORCE();
 80457a8:	4a11      	ldr	r2, [pc, #68]	; (80457f0 <HAL_RCCEx_PeriphCLKConfig+0x12c>)
 80457aa:	2101      	movs	r1, #1
 80457ac:	6011      	str	r1, [r2, #0]
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80457ae:	f423 7340 	bic.w	r3, r3, #768	; 0x300
      __HAL_RCC_BACKUPRESET_RELEASE();
 80457b2:	2100      	movs	r1, #0
 80457b4:	6011      	str	r1, [r2, #0]
      RCC->BDCR = tmpreg1;
 80457b6:	6723      	str	r3, [r4, #112]	; 0x70
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80457b8:	6f23      	ldr	r3, [r4, #112]	; 0x70
 80457ba:	07da      	lsls	r2, r3, #31
 80457bc:	d5d1      	bpl.n	8045762 <HAL_RCCEx_PeriphCLKConfig+0x9e>
        tickstart = HAL_GetTick();
 80457be:	f7fe f8d9 	bl	8043974 <HAL_GetTick>
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80457c2:	f241 3788 	movw	r7, #5000	; 0x1388
        tickstart = HAL_GetTick();
 80457c6:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80457c8:	6f23      	ldr	r3, [r4, #112]	; 0x70
 80457ca:	079b      	lsls	r3, r3, #30
 80457cc:	d4c9      	bmi.n	8045762 <HAL_RCCEx_PeriphCLKConfig+0x9e>
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80457ce:	f7fe f8d1 	bl	8043974 <HAL_GetTick>
 80457d2:	1b80      	subs	r0, r0, r6
 80457d4:	42b8      	cmp	r0, r7
 80457d6:	d9f7      	bls.n	80457c8 <HAL_RCCEx_PeriphCLKConfig+0x104>
 80457d8:	e7a5      	b.n	8045726 <HAL_RCCEx_PeriphCLKConfig+0x62>
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80457da:	6891      	ldr	r1, [r2, #8]
 80457dc:	f421 11f8 	bic.w	r1, r1, #2031616	; 0x1f0000
 80457e0:	e7ce      	b.n	8045780 <HAL_RCCEx_PeriphCLKConfig+0xbc>
 80457e2:	bf00      	nop
 80457e4:	42470068 	.word	0x42470068
 80457e8:	40023800 	.word	0x40023800
 80457ec:	40007000 	.word	0x40007000
 80457f0:	42470e40 	.word	0x42470e40

080457f4 <HAL_RTC_DeactivateAlarm>:

  /* Check the parameters */
  assert_param(IS_RTC_ALARM(Alarm));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80457f4:	7f03      	ldrb	r3, [r0, #28]
 80457f6:	2b01      	cmp	r3, #1
{
 80457f8:	b570      	push	{r4, r5, r6, lr}
 80457fa:	4604      	mov	r4, r0
 80457fc:	f04f 0002 	mov.w	r0, #2
  __HAL_LOCK(hrtc);
 8045800:	d021      	beq.n	8045846 <HAL_RTC_DeactivateAlarm+0x52>
 8045802:	2301      	movs	r3, #1
 8045804:	7723      	strb	r3, [r4, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8045806:	6823      	ldr	r3, [r4, #0]
  hrtc->State = HAL_RTC_STATE_BUSY;
 8045808:	7760      	strb	r0, [r4, #29]
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 804580a:	22ca      	movs	r2, #202	; 0xca
 804580c:	625a      	str	r2, [r3, #36]	; 0x24
 804580e:	2253      	movs	r2, #83	; 0x53
 8045810:	625a      	str	r2, [r3, #36]	; 0x24

  if(Alarm == RTC_ALARM_A)
 8045812:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
  {
    /* AlarmA */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 8045816:	689a      	ldr	r2, [r3, #8]
  if(Alarm == RTC_ALARM_A)
 8045818:	d123      	bne.n	8045862 <HAL_RTC_DeactivateAlarm+0x6e>
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 804581a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 804581e:	609a      	str	r2, [r3, #8]

    /* In case of interrupt mode is used, the interrupt source must disabled */
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRA);
 8045820:	689a      	ldr	r2, [r3, #8]
 8045822:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8045826:	609a      	str	r2, [r3, #8]

    /* Get tick */
    tickstart = HAL_GetTick();
 8045828:	f7fe f8a4 	bl	8043974 <HAL_GetTick>
 804582c:	4606      	mov	r6, r0

    /* Wait till RTC ALRxWF flag is set and if Time out is reached exit */
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == RESET)
 804582e:	6823      	ldr	r3, [r4, #0]
 8045830:	68dd      	ldr	r5, [r3, #12]
 8045832:	f015 0501 	ands.w	r5, r5, #1
 8045836:	d007      	beq.n	8045848 <HAL_RTC_DeactivateAlarm+0x54>
        return HAL_TIMEOUT;
      }
    }
  }
  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8045838:	6823      	ldr	r3, [r4, #0]
 804583a:	22ff      	movs	r2, #255	; 0xff
 804583c:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 804583e:	2000      	movs	r0, #0
  hrtc->State = HAL_RTC_STATE_READY;
 8045840:	2301      	movs	r3, #1
 8045842:	7763      	strb	r3, [r4, #29]
  __HAL_UNLOCK(hrtc);
 8045844:	7720      	strb	r0, [r4, #28]

  return HAL_OK;
}
 8045846:	bd70      	pop	{r4, r5, r6, pc}
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8045848:	f7fe f894 	bl	8043974 <HAL_GetTick>
 804584c:	1b80      	subs	r0, r0, r6
 804584e:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8045852:	d9ec      	bls.n	804582e <HAL_RTC_DeactivateAlarm+0x3a>
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8045854:	6823      	ldr	r3, [r4, #0]
 8045856:	22ff      	movs	r2, #255	; 0xff
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8045858:	2003      	movs	r0, #3
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 804585a:	625a      	str	r2, [r3, #36]	; 0x24
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 804585c:	7760      	strb	r0, [r4, #29]
        __HAL_UNLOCK(hrtc);
 804585e:	7725      	strb	r5, [r4, #28]
        return HAL_TIMEOUT;
 8045860:	e7f1      	b.n	8045846 <HAL_RTC_DeactivateAlarm+0x52>
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 8045862:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8045866:	609a      	str	r2, [r3, #8]
    __HAL_RTC_ALARM_DISABLE_IT(hrtc,RTC_IT_ALRB);
 8045868:	689a      	ldr	r2, [r3, #8]
 804586a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 804586e:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();
 8045870:	f7fe f880 	bl	8043974 <HAL_GetTick>
 8045874:	4606      	mov	r6, r0
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == RESET)
 8045876:	6823      	ldr	r3, [r4, #0]
 8045878:	68dd      	ldr	r5, [r3, #12]
 804587a:	f015 0502 	ands.w	r5, r5, #2
 804587e:	d1db      	bne.n	8045838 <HAL_RTC_DeactivateAlarm+0x44>
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8045880:	f7fe f878 	bl	8043974 <HAL_GetTick>
 8045884:	1b80      	subs	r0, r0, r6
 8045886:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 804588a:	d9f4      	bls.n	8045876 <HAL_RTC_DeactivateAlarm+0x82>
 804588c:	e7e2      	b.n	8045854 <HAL_RTC_DeactivateAlarm+0x60>

0804588e <HAL_RTC_WaitForSynchro>:
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
  uint32_t tickstart = 0U;

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 804588e:	6802      	ldr	r2, [r0, #0]
{
 8045890:	b538      	push	{r3, r4, r5, lr}
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8045892:	68d3      	ldr	r3, [r2, #12]
 8045894:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8045898:	60d3      	str	r3, [r2, #12]
{
 804589a:	4604      	mov	r4, r0

    /* Get tick */
    tickstart = HAL_GetTick();
 804589c:	f7fe f86a 	bl	8043974 <HAL_GetTick>
 80458a0:	4605      	mov	r5, r0

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 80458a2:	6823      	ldr	r3, [r4, #0]
 80458a4:	68db      	ldr	r3, [r3, #12]
 80458a6:	069b      	lsls	r3, r3, #26
 80458a8:	d501      	bpl.n	80458ae <HAL_RTC_WaitForSynchro+0x20>
    {
      return HAL_TIMEOUT;
    }
  }

  return HAL_OK;
 80458aa:	2000      	movs	r0, #0
}
 80458ac:	bd38      	pop	{r3, r4, r5, pc}
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 80458ae:	f7fe f861 	bl	8043974 <HAL_GetTick>
 80458b2:	1b40      	subs	r0, r0, r5
 80458b4:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 80458b8:	d9f3      	bls.n	80458a2 <HAL_RTC_WaitForSynchro+0x14>
      return HAL_TIMEOUT;
 80458ba:	2003      	movs	r0, #3
 80458bc:	e7f6      	b.n	80458ac <HAL_RTC_WaitForSynchro+0x1e>

080458be <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 80458be:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart = 0U;

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 80458c0:	6803      	ldr	r3, [r0, #0]
 80458c2:	68da      	ldr	r2, [r3, #12]
 80458c4:	0652      	lsls	r2, r2, #25
{
 80458c6:	4604      	mov	r4, r0
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 80458c8:	d501      	bpl.n	80458ce <RTC_EnterInitMode+0x10>
        return HAL_TIMEOUT;
      }
    }
  }

  return HAL_OK;
 80458ca:	2000      	movs	r0, #0
}
 80458cc:	bd38      	pop	{r3, r4, r5, pc}
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 80458ce:	f04f 32ff 	mov.w	r2, #4294967295
 80458d2:	60da      	str	r2, [r3, #12]
    tickstart = HAL_GetTick();
 80458d4:	f7fe f84e 	bl	8043974 <HAL_GetTick>
 80458d8:	4605      	mov	r5, r0
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 80458da:	6823      	ldr	r3, [r4, #0]
 80458dc:	68db      	ldr	r3, [r3, #12]
 80458de:	065b      	lsls	r3, r3, #25
 80458e0:	d4f3      	bmi.n	80458ca <RTC_EnterInitMode+0xc>
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 80458e2:	f7fe f847 	bl	8043974 <HAL_GetTick>
 80458e6:	1b40      	subs	r0, r0, r5
 80458e8:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 80458ec:	d9f5      	bls.n	80458da <RTC_EnterInitMode+0x1c>
        return HAL_TIMEOUT;
 80458ee:	2003      	movs	r0, #3
 80458f0:	e7ec      	b.n	80458cc <RTC_EnterInitMode+0xe>

080458f2 <HAL_RTC_Init>:
{
 80458f2:	b538      	push	{r3, r4, r5, lr}
  if(hrtc == NULL)
 80458f4:	4604      	mov	r4, r0
 80458f6:	b1b8      	cbz	r0, 8045928 <HAL_RTC_Init+0x36>
  if(hrtc->State == HAL_RTC_STATE_RESET)
 80458f8:	7f43      	ldrb	r3, [r0, #29]
 80458fa:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80458fe:	b913      	cbnz	r3, 8045906 <HAL_RTC_Init+0x14>
    hrtc->Lock = HAL_UNLOCKED;
 8045900:	7702      	strb	r2, [r0, #28]
    HAL_RTC_MspInit(hrtc);
 8045902:	f00a fbc1 	bl	8050088 <HAL_RTC_MspInit>
  hrtc->State = HAL_RTC_STATE_BUSY;
 8045906:	2302      	movs	r3, #2
 8045908:	7763      	strb	r3, [r4, #29]
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 804590a:	6823      	ldr	r3, [r4, #0]
 804590c:	22ca      	movs	r2, #202	; 0xca
 804590e:	625a      	str	r2, [r3, #36]	; 0x24
 8045910:	2253      	movs	r2, #83	; 0x53
 8045912:	625a      	str	r2, [r3, #36]	; 0x24
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8045914:	4620      	mov	r0, r4
 8045916:	f7ff ffd2 	bl	80458be <RTC_EnterInitMode>
 804591a:	6823      	ldr	r3, [r4, #0]
 804591c:	4605      	mov	r5, r0
 804591e:	b128      	cbz	r0, 804592c <HAL_RTC_Init+0x3a>
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8045920:	22ff      	movs	r2, #255	; 0xff
 8045922:	625a      	str	r2, [r3, #36]	; 0x24
        hrtc->State = HAL_RTC_STATE_ERROR;
 8045924:	2304      	movs	r3, #4
 8045926:	7763      	strb	r3, [r4, #29]
     return HAL_ERROR;
 8045928:	2501      	movs	r5, #1
 804592a:	e02e      	b.n	804598a <HAL_RTC_Init+0x98>
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 804592c:	689a      	ldr	r2, [r3, #8]
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 804592e:	6920      	ldr	r0, [r4, #16]
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8045930:	f422 02e0 	bic.w	r2, r2, #7340032	; 0x700000
 8045934:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8045938:	609a      	str	r2, [r3, #8]
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 804593a:	6862      	ldr	r2, [r4, #4]
 804593c:	6899      	ldr	r1, [r3, #8]
 804593e:	4302      	orrs	r2, r0
 8045940:	6960      	ldr	r0, [r4, #20]
 8045942:	4302      	orrs	r2, r0
 8045944:	430a      	orrs	r2, r1
 8045946:	609a      	str	r2, [r3, #8]
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8045948:	68e2      	ldr	r2, [r4, #12]
 804594a:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 804594c:	691a      	ldr	r2, [r3, #16]
 804594e:	68a1      	ldr	r1, [r4, #8]
 8045950:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8045954:	611a      	str	r2, [r3, #16]
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8045956:	68da      	ldr	r2, [r3, #12]
 8045958:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 804595c:	60da      	str	r2, [r3, #12]
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 804595e:	689b      	ldr	r3, [r3, #8]
 8045960:	069b      	lsls	r3, r3, #26
 8045962:	d405      	bmi.n	8045970 <HAL_RTC_Init+0x7e>
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8045964:	4620      	mov	r0, r4
 8045966:	f7ff ff92 	bl	804588e <HAL_RTC_WaitForSynchro>
 804596a:	b108      	cbz	r0, 8045970 <HAL_RTC_Init+0x7e>
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 804596c:	6823      	ldr	r3, [r4, #0]
 804596e:	e7d7      	b.n	8045920 <HAL_RTC_Init+0x2e>
    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 8045970:	6823      	ldr	r3, [r4, #0]
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8045972:	69a1      	ldr	r1, [r4, #24]
    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 8045974:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8045976:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 804597a:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 804597c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 804597e:	430a      	orrs	r2, r1
 8045980:	641a      	str	r2, [r3, #64]	; 0x40
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8045982:	22ff      	movs	r2, #255	; 0xff
 8045984:	625a      	str	r2, [r3, #36]	; 0x24
    hrtc->State = HAL_RTC_STATE_READY;
 8045986:	2301      	movs	r3, #1
 8045988:	7763      	strb	r3, [r4, #29]
}
 804598a:	4628      	mov	r0, r5
 804598c:	bd38      	pop	{r3, r4, r5, pc}

0804598e <RTC_ByteToBcd2>:
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
  uint32_t bcdhigh = 0U;
 804598e:	2300      	movs	r3, #0

  while(Value >= 10U)
 8045990:	2809      	cmp	r0, #9
 8045992:	d803      	bhi.n	804599c <RTC_ByteToBcd2+0xe>
  {
    bcdhigh++;
    Value -= 10U;
  }

  return  ((uint8_t)(bcdhigh << 4U) | Value);
 8045994:	ea40 1003 	orr.w	r0, r0, r3, lsl #4
}
 8045998:	b2c0      	uxtb	r0, r0
 804599a:	4770      	bx	lr
    Value -= 10U;
 804599c:	380a      	subs	r0, #10
    bcdhigh++;
 804599e:	3301      	adds	r3, #1
    Value -= 10U;
 80459a0:	b2c0      	uxtb	r0, r0
 80459a2:	e7f5      	b.n	8045990 <RTC_ByteToBcd2+0x2>

080459a4 <HAL_RTC_SetTime>:
  __HAL_LOCK(hrtc);
 80459a4:	7f03      	ldrb	r3, [r0, #28]
 80459a6:	2b01      	cmp	r3, #1
{
 80459a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80459ac:	4606      	mov	r6, r0
 80459ae:	460f      	mov	r7, r1
 80459b0:	f04f 0502 	mov.w	r5, #2
  __HAL_LOCK(hrtc);
 80459b4:	d02e      	beq.n	8045a14 <HAL_RTC_SetTime+0x70>
 80459b6:	2301      	movs	r3, #1
 80459b8:	6801      	ldr	r1, [r0, #0]
 80459ba:	7703      	strb	r3, [r0, #28]
  hrtc->State = HAL_RTC_STATE_BUSY;
 80459bc:	7745      	strb	r5, [r0, #29]
 80459be:	7838      	ldrb	r0, [r7, #0]
 80459c0:	787d      	ldrb	r5, [r7, #1]
 80459c2:	78bc      	ldrb	r4, [r7, #2]
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 80459c4:	688b      	ldr	r3, [r1, #8]
  if(Format == RTC_FORMAT_BIN)
 80459c6:	bb42      	cbnz	r2, 8045a1a <HAL_RTC_SetTime+0x76>
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 80459c8:	f013 0340 	ands.w	r3, r3, #64	; 0x40
      sTime->TimeFormat = 0x00U;
 80459cc:	bf08      	it	eq
 80459ce:	70fb      	strbeq	r3, [r7, #3]
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 80459d0:	f7ff ffdd 	bl	804598e <RTC_ByteToBcd2>
 80459d4:	4680      	mov	r8, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 80459d6:	4628      	mov	r0, r5
 80459d8:	f7ff ffd9 	bl	804598e <RTC_ByteToBcd2>
 80459dc:	4602      	mov	r2, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 80459de:	4620      	mov	r0, r4
 80459e0:	f7ff ffd5 	bl	804598e <RTC_ByteToBcd2>
                        (((uint32_t)sTime->TimeFormat) << 16U));
 80459e4:	78fb      	ldrb	r3, [r7, #3]
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 80459e6:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 80459ea:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80459ee:	ea40 2402 	orr.w	r4, r0, r2, lsl #8
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80459f2:	23ca      	movs	r3, #202	; 0xca
 80459f4:	624b      	str	r3, [r1, #36]	; 0x24
 80459f6:	2353      	movs	r3, #83	; 0x53
 80459f8:	624b      	str	r3, [r1, #36]	; 0x24
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 80459fa:	4630      	mov	r0, r6
 80459fc:	f7ff ff5f 	bl	80458be <RTC_EnterInitMode>
 8045a00:	6833      	ldr	r3, [r6, #0]
 8045a02:	4605      	mov	r5, r0
 8045a04:	b1b0      	cbz	r0, 8045a34 <HAL_RTC_SetTime+0x90>
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8045a06:	22ff      	movs	r2, #255	; 0xff
 8045a08:	625a      	str	r2, [r3, #36]	; 0x24
    hrtc->State = HAL_RTC_STATE_ERROR;
 8045a0a:	2304      	movs	r3, #4
 8045a0c:	7773      	strb	r3, [r6, #29]
    __HAL_UNLOCK(hrtc);
 8045a0e:	2300      	movs	r3, #0
 8045a10:	7733      	strb	r3, [r6, #28]
        return HAL_ERROR;
 8045a12:	2501      	movs	r5, #1
}
 8045a14:	4628      	mov	r0, r5
 8045a16:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8045a1a:	f013 0340 	ands.w	r3, r3, #64	; 0x40
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8045a1e:	ea4f 2505 	mov.w	r5, r5, lsl #8
      sTime->TimeFormat = 0x00U;
 8045a22:	bf08      	it	eq
 8045a24:	70fb      	strbeq	r3, [r7, #3]
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8045a26:	ea45 4000 	orr.w	r0, r5, r0, lsl #16
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8045a2a:	4320      	orrs	r0, r4
              ((uint32_t)(sTime->TimeFormat) << 16U));
 8045a2c:	78fc      	ldrb	r4, [r7, #3]
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8045a2e:	ea40 4404 	orr.w	r4, r0, r4, lsl #16
 8045a32:	e7de      	b.n	80459f2 <HAL_RTC_SetTime+0x4e>
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8045a34:	f004 347f 	and.w	r4, r4, #2139062143	; 0x7f7f7f7f
 8045a38:	f024 44fe 	bic.w	r4, r4, #2130706432	; 0x7f000000
 8045a3c:	601c      	str	r4, [r3, #0]
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BCK;
 8045a3e:	689a      	ldr	r2, [r3, #8]
 8045a40:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8045a44:	609a      	str	r2, [r3, #8]
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8045a46:	e9d7 2003 	ldrd	r2, r0, [r7, #12]
 8045a4a:	6899      	ldr	r1, [r3, #8]
 8045a4c:	4302      	orrs	r2, r0
 8045a4e:	430a      	orrs	r2, r1
 8045a50:	609a      	str	r2, [r3, #8]
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8045a52:	68da      	ldr	r2, [r3, #12]
 8045a54:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8045a58:	60da      	str	r2, [r3, #12]
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8045a5a:	689b      	ldr	r3, [r3, #8]
 8045a5c:	069b      	lsls	r3, r3, #26
 8045a5e:	d40a      	bmi.n	8045a76 <HAL_RTC_SetTime+0xd2>
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8045a60:	4630      	mov	r0, r6
 8045a62:	f7ff ff14 	bl	804588e <HAL_RTC_WaitForSynchro>
 8045a66:	b130      	cbz	r0, 8045a76 <HAL_RTC_SetTime+0xd2>
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8045a68:	6833      	ldr	r3, [r6, #0]
 8045a6a:	22ff      	movs	r2, #255	; 0xff
 8045a6c:	625a      	str	r2, [r3, #36]	; 0x24
        hrtc->State = HAL_RTC_STATE_ERROR;
 8045a6e:	2304      	movs	r3, #4
 8045a70:	7773      	strb	r3, [r6, #29]
        __HAL_UNLOCK(hrtc);
 8045a72:	7735      	strb	r5, [r6, #28]
 8045a74:	e7cd      	b.n	8045a12 <HAL_RTC_SetTime+0x6e>
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8045a76:	6833      	ldr	r3, [r6, #0]
 8045a78:	22ff      	movs	r2, #255	; 0xff
 8045a7a:	625a      	str	r2, [r3, #36]	; 0x24
   hrtc->State = HAL_RTC_STATE_READY;
 8045a7c:	2301      	movs	r3, #1
 8045a7e:	7773      	strb	r3, [r6, #29]
   __HAL_UNLOCK(hrtc);
 8045a80:	2300      	movs	r3, #0
 8045a82:	7733      	strb	r3, [r6, #28]
   return HAL_OK;
 8045a84:	e7c6      	b.n	8045a14 <HAL_RTC_SetTime+0x70>

08045a86 <HAL_RTC_SetDate>:
{
 8045a86:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 __HAL_LOCK(hrtc);
 8045a88:	7f03      	ldrb	r3, [r0, #28]
 8045a8a:	2b01      	cmp	r3, #1
{
 8045a8c:	4606      	mov	r6, r0
 8045a8e:	f04f 0502 	mov.w	r5, #2
 __HAL_LOCK(hrtc);
 8045a92:	d030      	beq.n	8045af6 <HAL_RTC_SetDate+0x70>
 8045a94:	2301      	movs	r3, #1
 8045a96:	7703      	strb	r3, [r0, #28]
  hrtc->State = HAL_RTC_STATE_BUSY;
 8045a98:	7745      	strb	r5, [r0, #29]
 8045a9a:	780d      	ldrb	r5, [r1, #0]
 8045a9c:	78c8      	ldrb	r0, [r1, #3]
 8045a9e:	784c      	ldrb	r4, [r1, #1]
 8045aa0:	788f      	ldrb	r7, [r1, #2]
 8045aa2:	036d      	lsls	r5, r5, #13
  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8045aa4:	2a00      	cmp	r2, #0
 8045aa6:	d147      	bne.n	8045b38 <HAL_RTC_SetDate+0xb2>
 8045aa8:	06e2      	lsls	r2, r4, #27
 8045aaa:	d503      	bpl.n	8045ab4 <HAL_RTC_SetDate+0x2e>
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8045aac:	f024 0410 	bic.w	r4, r4, #16
 8045ab0:	340a      	adds	r4, #10
 8045ab2:	704c      	strb	r4, [r1, #1]
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8045ab4:	f7ff ff6b 	bl	804598e <RTC_ByteToBcd2>
 8045ab8:	4602      	mov	r2, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 8045aba:	7848      	ldrb	r0, [r1, #1]
 8045abc:	f7ff ff67 	bl	804598e <RTC_ByteToBcd2>
 8045ac0:	4604      	mov	r4, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 8045ac2:	4638      	mov	r0, r7
 8045ac4:	f7ff ff63 	bl	804598e <RTC_ByteToBcd2>
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8045ac8:	4328      	orrs	r0, r5
 8045aca:	ea40 4002 	orr.w	r0, r0, r2, lsl #16
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8045ace:	6833      	ldr	r3, [r6, #0]
 8045ad0:	22ca      	movs	r2, #202	; 0xca
 8045ad2:	625a      	str	r2, [r3, #36]	; 0x24
 8045ad4:	2253      	movs	r2, #83	; 0x53
 8045ad6:	625a      	str	r2, [r3, #36]	; 0x24
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8045ad8:	ea40 2404 	orr.w	r4, r0, r4, lsl #8
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8045adc:	4630      	mov	r0, r6
 8045ade:	f7ff feee 	bl	80458be <RTC_EnterInitMode>
 8045ae2:	6833      	ldr	r3, [r6, #0]
 8045ae4:	4605      	mov	r5, r0
 8045ae6:	b140      	cbz	r0, 8045afa <HAL_RTC_SetDate+0x74>
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8045ae8:	22ff      	movs	r2, #255	; 0xff
 8045aea:	625a      	str	r2, [r3, #36]	; 0x24
    hrtc->State = HAL_RTC_STATE_ERROR;
 8045aec:	2304      	movs	r3, #4
 8045aee:	7773      	strb	r3, [r6, #29]
    __HAL_UNLOCK(hrtc);
 8045af0:	2300      	movs	r3, #0
 8045af2:	7733      	strb	r3, [r6, #28]
        return HAL_ERROR;
 8045af4:	2501      	movs	r5, #1
}
 8045af6:	4628      	mov	r0, r5
 8045af8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8045afa:	f024 447f 	bic.w	r4, r4, #4278190080	; 0xff000000
 8045afe:	f024 04c0 	bic.w	r4, r4, #192	; 0xc0
 8045b02:	605c      	str	r4, [r3, #4]
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8045b04:	68da      	ldr	r2, [r3, #12]
 8045b06:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8045b0a:	60da      	str	r2, [r3, #12]
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8045b0c:	689b      	ldr	r3, [r3, #8]
 8045b0e:	069b      	lsls	r3, r3, #26
 8045b10:	d40a      	bmi.n	8045b28 <HAL_RTC_SetDate+0xa2>
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8045b12:	4630      	mov	r0, r6
 8045b14:	f7ff febb 	bl	804588e <HAL_RTC_WaitForSynchro>
 8045b18:	b130      	cbz	r0, 8045b28 <HAL_RTC_SetDate+0xa2>
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8045b1a:	6833      	ldr	r3, [r6, #0]
 8045b1c:	22ff      	movs	r2, #255	; 0xff
 8045b1e:	625a      	str	r2, [r3, #36]	; 0x24
        hrtc->State = HAL_RTC_STATE_ERROR;
 8045b20:	2304      	movs	r3, #4
 8045b22:	7773      	strb	r3, [r6, #29]
        __HAL_UNLOCK(hrtc);
 8045b24:	7735      	strb	r5, [r6, #28]
 8045b26:	e7e5      	b.n	8045af4 <HAL_RTC_SetDate+0x6e>
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8045b28:	6833      	ldr	r3, [r6, #0]
 8045b2a:	22ff      	movs	r2, #255	; 0xff
 8045b2c:	625a      	str	r2, [r3, #36]	; 0x24
    hrtc->State = HAL_RTC_STATE_READY ;
 8045b2e:	2301      	movs	r3, #1
 8045b30:	7773      	strb	r3, [r6, #29]
    __HAL_UNLOCK(hrtc);
 8045b32:	2300      	movs	r3, #0
 8045b34:	7733      	strb	r3, [r6, #28]
    return HAL_OK;
 8045b36:	e7de      	b.n	8045af6 <HAL_RTC_SetDate+0x70>
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8045b38:	ea45 4000 	orr.w	r0, r5, r0, lsl #16
 8045b3c:	4338      	orrs	r0, r7
 8045b3e:	e7c6      	b.n	8045ace <HAL_RTC_SetDate+0x48>

08045b40 <HAL_RTC_SetAlarm_IT>:
{
 8045b40:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
  __IO uint32_t count = RTC_TIMEOUT_VALUE  * (SystemCoreClock / 32U / 1000U) ;
 8045b44:	4b53      	ldr	r3, [pc, #332]	; (8045c94 <HAL_RTC_SetAlarm_IT+0x154>)
{
 8045b46:	4606      	mov	r6, r0
  __IO uint32_t count = RTC_TIMEOUT_VALUE  * (SystemCoreClock / 32U / 1000U) ;
 8045b48:	681b      	ldr	r3, [r3, #0]
 8045b4a:	f44f 40fa 	mov.w	r0, #32000	; 0x7d00
 8045b4e:	fbb3 f0f0 	udiv	r0, r3, r0
 8045b52:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8045b56:	4343      	muls	r3, r0
 8045b58:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hrtc);
 8045b5a:	7f33      	ldrb	r3, [r6, #28]
 8045b5c:	2b01      	cmp	r3, #1
 8045b5e:	f04f 0002 	mov.w	r0, #2
 8045b62:	d04a      	beq.n	8045bfa <HAL_RTC_SetAlarm_IT+0xba>
 8045b64:	2301      	movs	r3, #1
 8045b66:	6834      	ldr	r4, [r6, #0]
 8045b68:	7733      	strb	r3, [r6, #28]
  hrtc->State = HAL_RTC_STATE_BUSY;
 8045b6a:	7770      	strb	r0, [r6, #29]
 8045b6c:	7808      	ldrb	r0, [r1, #0]
 8045b6e:	f891 9001 	ldrb.w	r9, [r1, #1]
 8045b72:	f891 a002 	ldrb.w	sl, [r1, #2]
 8045b76:	f891 7020 	ldrb.w	r7, [r1, #32]
 8045b7a:	69cd      	ldr	r5, [r1, #28]
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8045b7c:	68a3      	ldr	r3, [r4, #8]
  if(Format == RTC_FORMAT_BIN)
 8045b7e:	2a00      	cmp	r2, #0
 8045b80:	d13e      	bne.n	8045c00 <HAL_RTC_SetAlarm_IT+0xc0>
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8045b82:	f013 0340 	ands.w	r3, r3, #64	; 0x40
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8045b86:	bf08      	it	eq
 8045b88:	70cb      	strbeq	r3, [r1, #3]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 8045b8a:	f7ff ff00 	bl	804598e <RTC_ByteToBcd2>
 8045b8e:	4680      	mov	r8, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << 8U) | \
 8045b90:	4648      	mov	r0, r9
 8045b92:	f7ff fefc 	bl	804598e <RTC_ByteToBcd2>
 8045b96:	4602      	mov	r2, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds)) | \
 8045b98:	4650      	mov	r0, sl
 8045b9a:	f7ff fef8 	bl	804598e <RTC_ByteToBcd2>
 8045b9e:	4681      	mov	r9, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << 24U) | \
 8045ba0:	4638      	mov	r0, r7
 8045ba2:	f7ff fef4 	bl	804598e <RTC_ByteToBcd2>
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 8045ba6:	694b      	ldr	r3, [r1, #20]
 8045ba8:	432b      	orrs	r3, r5
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 8045baa:	78cd      	ldrb	r5, [r1, #3]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 8045bac:	ea43 4305 	orr.w	r3, r3, r5, lsl #16
 8045bb0:	ea43 0309 	orr.w	r3, r3, r9
 8045bb4:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8045bb8:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8045bbc:	ea43 6000 	orr.w	r0, r3, r0, lsl #24
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
 8045bc0:	698b      	ldr	r3, [r1, #24]
 8045bc2:	684a      	ldr	r2, [r1, #4]
 8045bc4:	431a      	orrs	r2, r3
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8045bc6:	23ca      	movs	r3, #202	; 0xca
 8045bc8:	6263      	str	r3, [r4, #36]	; 0x24
 8045bca:	2353      	movs	r3, #83	; 0x53
 8045bcc:	6263      	str	r3, [r4, #36]	; 0x24
  if(sAlarm->Alarm == RTC_ALARM_A)
 8045bce:	6a4b      	ldr	r3, [r1, #36]	; 0x24
 8045bd0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 8045bd4:	68a3      	ldr	r3, [r4, #8]
  if(sAlarm->Alarm == RTC_ALARM_A)
 8045bd6:	d142      	bne.n	8045c5e <HAL_RTC_SetAlarm_IT+0x11e>
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 8045bd8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8045bdc:	60a3      	str	r3, [r4, #8]
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8045bde:	68e3      	ldr	r3, [r4, #12]
 8045be0:	b2db      	uxtb	r3, r3
 8045be2:	f463 73c0 	orn	r3, r3, #384	; 0x180
 8045be6:	60e3      	str	r3, [r4, #12]
      if (count-- == 0U)
 8045be8:	9b01      	ldr	r3, [sp, #4]
 8045bea:	1e59      	subs	r1, r3, #1
 8045bec:	9101      	str	r1, [sp, #4]
 8045bee:	b9cb      	cbnz	r3, 8045c24 <HAL_RTC_SetAlarm_IT+0xe4>
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8045bf0:	22ff      	movs	r2, #255	; 0xff
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8045bf2:	2003      	movs	r0, #3
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8045bf4:	6262      	str	r2, [r4, #36]	; 0x24
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8045bf6:	7770      	strb	r0, [r6, #29]
        __HAL_UNLOCK(hrtc);
 8045bf8:	7733      	strb	r3, [r6, #28]
}
 8045bfa:	b002      	add	sp, #8
 8045bfc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8045c00:	f013 0340 	ands.w	r3, r3, #64	; 0x40
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8045c04:	bf08      	it	eq
 8045c06:	70cb      	strbeq	r3, [r1, #3]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 8045c08:	694b      	ldr	r3, [r1, #20]
 8045c0a:	431d      	orrs	r5, r3
 8045c0c:	ea45 050a 	orr.w	r5, r5, sl
 8045c10:	ea45 4000 	orr.w	r0, r5, r0, lsl #16
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 8045c14:	78cb      	ldrb	r3, [r1, #3]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 8045c16:	ea40 2009 	orr.w	r0, r0, r9, lsl #8
 8045c1a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8045c1e:	ea40 6007 	orr.w	r0, r0, r7, lsl #24
 8045c22:	e7cd      	b.n	8045bc0 <HAL_RTC_SetAlarm_IT+0x80>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == RESET);
 8045c24:	68e3      	ldr	r3, [r4, #12]
 8045c26:	07d9      	lsls	r1, r3, #31
 8045c28:	d5de      	bpl.n	8045be8 <HAL_RTC_SetAlarm_IT+0xa8>
    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 8045c2a:	61e0      	str	r0, [r4, #28]
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 8045c2c:	6462      	str	r2, [r4, #68]	; 0x44
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 8045c2e:	68a3      	ldr	r3, [r4, #8]
 8045c30:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8045c34:	60a3      	str	r3, [r4, #8]
    __HAL_RTC_ALARM_ENABLE_IT(hrtc,RTC_IT_ALRA);
 8045c36:	68a3      	ldr	r3, [r4, #8]
 8045c38:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 8045c3c:	60a3      	str	r3, [r4, #8]
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 8045c3e:	4b16      	ldr	r3, [pc, #88]	; (8045c98 <HAL_RTC_SetAlarm_IT+0x158>)
 8045c40:	681a      	ldr	r2, [r3, #0]
 8045c42:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8045c46:	601a      	str	r2, [r3, #0]
  EXTI->RTSR |= RTC_EXTI_LINE_ALARM_EVENT;
 8045c48:	689a      	ldr	r2, [r3, #8]
 8045c4a:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8045c4e:	609a      	str	r2, [r3, #8]
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8045c50:	23ff      	movs	r3, #255	; 0xff
 8045c52:	6263      	str	r3, [r4, #36]	; 0x24
  __HAL_UNLOCK(hrtc);
 8045c54:	2000      	movs	r0, #0
  hrtc->State = HAL_RTC_STATE_READY;
 8045c56:	2301      	movs	r3, #1
 8045c58:	7773      	strb	r3, [r6, #29]
  __HAL_UNLOCK(hrtc);
 8045c5a:	7730      	strb	r0, [r6, #28]
  return HAL_OK;
 8045c5c:	e7cd      	b.n	8045bfa <HAL_RTC_SetAlarm_IT+0xba>
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 8045c5e:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8045c62:	60a3      	str	r3, [r4, #8]
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 8045c64:	68e3      	ldr	r3, [r4, #12]
 8045c66:	b2db      	uxtb	r3, r3
 8045c68:	f463 7320 	orn	r3, r3, #640	; 0x280
 8045c6c:	60e3      	str	r3, [r4, #12]
      if (count-- == 0U)
 8045c6e:	9b01      	ldr	r3, [sp, #4]
 8045c70:	1e59      	subs	r1, r3, #1
 8045c72:	9101      	str	r1, [sp, #4]
 8045c74:	2b00      	cmp	r3, #0
 8045c76:	d0bb      	beq.n	8045bf0 <HAL_RTC_SetAlarm_IT+0xb0>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == RESET);
 8045c78:	68e3      	ldr	r3, [r4, #12]
 8045c7a:	079b      	lsls	r3, r3, #30
 8045c7c:	d5f7      	bpl.n	8045c6e <HAL_RTC_SetAlarm_IT+0x12e>
    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 8045c7e:	6220      	str	r0, [r4, #32]
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 8045c80:	64a2      	str	r2, [r4, #72]	; 0x48
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 8045c82:	68a3      	ldr	r3, [r4, #8]
 8045c84:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8045c88:	60a3      	str	r3, [r4, #8]
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 8045c8a:	68a3      	ldr	r3, [r4, #8]
 8045c8c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8045c90:	e7d4      	b.n	8045c3c <HAL_RTC_SetAlarm_IT+0xfc>
 8045c92:	bf00      	nop
 8045c94:	2000120c 	.word	0x2000120c
 8045c98:	40013c00 	.word	0x40013c00

08045c9c <RTC_Bcd2ToByte>:
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
  uint32_t tmp = 0U;
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;
 8045c9c:	0903      	lsrs	r3, r0, #4
 8045c9e:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  return (tmp + (Value & (uint8_t)0x0F));
 8045ca2:	f000 000f 	and.w	r0, r0, #15
 8045ca6:	eb00 0043 	add.w	r0, r0, r3, lsl #1
}
 8045caa:	b2c0      	uxtb	r0, r0
 8045cac:	4770      	bx	lr

08045cae <HAL_RTC_GetTime>:
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8045cae:	6803      	ldr	r3, [r0, #0]
 8045cb0:	6a98      	ldr	r0, [r3, #40]	; 0x28
 8045cb2:	6048      	str	r0, [r1, #4]
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8045cb4:	6918      	ldr	r0, [r3, #16]
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8045cb6:	681b      	ldr	r3, [r3, #0]
 8045cb8:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8045cbc:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
{
 8045cc0:	b570      	push	{r4, r5, r6, lr}
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8045cc2:	f3c0 000e 	ubfx	r0, r0, #0, #15
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> 16U);
 8045cc6:	0c1d      	lsrs	r5, r3, #16
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8045cc8:	6088      	str	r0, [r1, #8]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> 8U);
 8045cca:	f3c3 2606 	ubfx	r6, r3, #8, #7
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> 16U);
 8045cce:	f005 003f 	and.w	r0, r5, #63	; 0x3f
  sTime->Seconds = (uint8_t)(tmpreg & (RTC_TR_ST | RTC_TR_SU));
 8045cd2:	b2dc      	uxtb	r4, r3
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> 16U);
 8045cd4:	f005 0540 	and.w	r5, r5, #64	; 0x40
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> 16U);
 8045cd8:	7008      	strb	r0, [r1, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> 8U);
 8045cda:	704e      	strb	r6, [r1, #1]
  sTime->Seconds = (uint8_t)(tmpreg & (RTC_TR_ST | RTC_TR_SU));
 8045cdc:	708c      	strb	r4, [r1, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> 16U);
 8045cde:	70cd      	strb	r5, [r1, #3]
  if(Format == RTC_FORMAT_BIN)
 8045ce0:	b952      	cbnz	r2, 8045cf8 <HAL_RTC_GetTime+0x4a>
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8045ce2:	f7ff ffdb 	bl	8045c9c <RTC_Bcd2ToByte>
 8045ce6:	7008      	strb	r0, [r1, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8045ce8:	4630      	mov	r0, r6
 8045cea:	f7ff ffd7 	bl	8045c9c <RTC_Bcd2ToByte>
 8045cee:	7048      	strb	r0, [r1, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8045cf0:	4620      	mov	r0, r4
 8045cf2:	f7ff ffd3 	bl	8045c9c <RTC_Bcd2ToByte>
 8045cf6:	7088      	strb	r0, [r1, #2]
}
 8045cf8:	2000      	movs	r0, #0
 8045cfa:	bd70      	pop	{r4, r5, r6, pc}

08045cfc <HAL_RTC_GetDate>:
{
 8045cfc:	b538      	push	{r3, r4, r5, lr}
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8045cfe:	6803      	ldr	r3, [r0, #0]
 8045d00:	685b      	ldr	r3, [r3, #4]
 8045d02:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8045d06:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> 16U);
 8045d0a:	0c18      	lsrs	r0, r3, #16
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> 8U);
 8045d0c:	f3c3 2504 	ubfx	r5, r3, #8, #5
  sDate->Date = (uint8_t)(datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8045d10:	b2dc      	uxtb	r4, r3
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> 13U);
 8045d12:	f3c3 3342 	ubfx	r3, r3, #13, #3
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> 16U);
 8045d16:	70c8      	strb	r0, [r1, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> 8U);
 8045d18:	704d      	strb	r5, [r1, #1]
  sDate->Date = (uint8_t)(datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8045d1a:	708c      	strb	r4, [r1, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> 13U);
 8045d1c:	700b      	strb	r3, [r1, #0]
  if(Format == RTC_FORMAT_BIN)
 8045d1e:	b952      	cbnz	r2, 8045d36 <HAL_RTC_GetDate+0x3a>
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8045d20:	f7ff ffbc 	bl	8045c9c <RTC_Bcd2ToByte>
 8045d24:	70c8      	strb	r0, [r1, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8045d26:	4628      	mov	r0, r5
 8045d28:	f7ff ffb8 	bl	8045c9c <RTC_Bcd2ToByte>
 8045d2c:	7048      	strb	r0, [r1, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8045d2e:	4620      	mov	r0, r4
 8045d30:	f7ff ffb4 	bl	8045c9c <RTC_Bcd2ToByte>
 8045d34:	7088      	strb	r0, [r1, #2]
}
 8045d36:	2000      	movs	r0, #0
 8045d38:	bd38      	pop	{r3, r4, r5, pc}

08045d3a <HAL_RTCEx_BKUPWrite>:
  uint32_t tmp = 0U;

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t)&(hrtc->Instance->BKP0R);
 8045d3a:	6803      	ldr	r3, [r0, #0]
 8045d3c:	3350      	adds	r3, #80	; 0x50
  tmp += (BackupRegister * 4U);

  /* Write the specified register */
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 8045d3e:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
}
 8045d42:	4770      	bx	lr

08045d44 <HAL_RTCEx_BKUPRead>:
  uint32_t tmp = 0U;

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t)&(hrtc->Instance->BKP0R);
 8045d44:	6803      	ldr	r3, [r0, #0]
 8045d46:	3350      	adds	r3, #80	; 0x50
  tmp += (BackupRegister * 4U);

  /* Read the specified register */
  return (*(__IO uint32_t *)tmp);
 8045d48:	f853 0021 	ldr.w	r0, [r3, r1, lsl #2]
}
 8045d4c:	4770      	bx	lr

08045d4e <HAL_RTCEx_SetSmoothCalib>:
  *         must be equal to SMOOTHCALIB_PLUSPULSES_RESET and the field
  *         SmouthCalibMinusPulsesValue must be equal to 0.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetSmoothCalib(RTC_HandleTypeDef* hrtc, uint32_t SmoothCalibPeriod, uint32_t SmoothCalibPlusPulses, uint32_t SmouthCalibMinusPulsesValue)
{
 8045d4e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8045d52:	461f      	mov	r7, r3
  assert_param(IS_RTC_SMOOTH_CALIB_PERIOD(SmoothCalibPeriod));
  assert_param(IS_RTC_SMOOTH_CALIB_PLUS(SmoothCalibPlusPulses));
  assert_param(IS_RTC_SMOOTH_CALIB_MINUS(SmouthCalibMinusPulsesValue));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8045d54:	7f03      	ldrb	r3, [r0, #28]
 8045d56:	2b01      	cmp	r3, #1
{
 8045d58:	4604      	mov	r4, r0
 8045d5a:	460e      	mov	r6, r1
 8045d5c:	4615      	mov	r5, r2
 8045d5e:	f04f 0002 	mov.w	r0, #2
  __HAL_LOCK(hrtc);
 8045d62:	d014      	beq.n	8045d8e <HAL_RTCEx_SetSmoothCalib+0x40>
 8045d64:	2301      	movs	r3, #1
 8045d66:	7723      	strb	r3, [r4, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8045d68:	6823      	ldr	r3, [r4, #0]
  hrtc->State = HAL_RTC_STATE_BUSY;
 8045d6a:	7760      	strb	r0, [r4, #29]
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8045d6c:	22ca      	movs	r2, #202	; 0xca
 8045d6e:	625a      	str	r2, [r3, #36]	; 0x24
 8045d70:	2253      	movs	r2, #83	; 0x53
 8045d72:	625a      	str	r2, [r3, #36]	; 0x24

  /* check if a calibration is pending*/
  if((hrtc->Instance->ISR & RTC_ISR_RECALPF) != RESET)
 8045d74:	68db      	ldr	r3, [r3, #12]
 8045d76:	03da      	lsls	r2, r3, #15
 8045d78:	d40b      	bmi.n	8045d92 <HAL_RTCEx_SetSmoothCalib+0x44>
      }
    }
  }

  /* Configure the Smooth calibration settings */
  hrtc->Instance->CALR = (uint32_t)((uint32_t)SmoothCalibPeriod | (uint32_t)SmoothCalibPlusPulses | (uint32_t)SmouthCalibMinusPulsesValue);
 8045d7a:	6823      	ldr	r3, [r4, #0]
 8045d7c:	433d      	orrs	r5, r7
 8045d7e:	4335      	orrs	r5, r6

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8045d80:	22ff      	movs	r2, #255	; 0xff
  hrtc->Instance->CALR = (uint32_t)((uint32_t)SmoothCalibPeriod | (uint32_t)SmoothCalibPlusPulses | (uint32_t)SmouthCalibMinusPulsesValue);
 8045d82:	63dd      	str	r5, [r3, #60]	; 0x3c

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8045d84:	2000      	movs	r0, #0
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8045d86:	625a      	str	r2, [r3, #36]	; 0x24
  hrtc->State = HAL_RTC_STATE_READY;
 8045d88:	2301      	movs	r3, #1
 8045d8a:	7763      	strb	r3, [r4, #29]
  __HAL_UNLOCK(hrtc);
 8045d8c:	7720      	strb	r0, [r4, #28]

  return HAL_OK;
}
 8045d8e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  tickstart = HAL_GetTick();
 8045d92:	f7fd fdef 	bl	8043974 <HAL_GetTick>
 8045d96:	4680      	mov	r8, r0
    while((hrtc->Instance->ISR & RTC_ISR_RECALPF) != RESET)
 8045d98:	6823      	ldr	r3, [r4, #0]
 8045d9a:	68db      	ldr	r3, [r3, #12]
 8045d9c:	03db      	lsls	r3, r3, #15
 8045d9e:	d5ec      	bpl.n	8045d7a <HAL_RTCEx_SetSmoothCalib+0x2c>
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8045da0:	f7fd fde8 	bl	8043974 <HAL_GetTick>
 8045da4:	eba0 0008 	sub.w	r0, r0, r8
 8045da8:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8045dac:	d9f4      	bls.n	8045d98 <HAL_RTCEx_SetSmoothCalib+0x4a>
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8045dae:	6823      	ldr	r3, [r4, #0]
 8045db0:	22ff      	movs	r2, #255	; 0xff
 8045db2:	625a      	str	r2, [r3, #36]	; 0x24
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8045db4:	2003      	movs	r0, #3
        __HAL_UNLOCK(hrtc);
 8045db6:	2300      	movs	r3, #0
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8045db8:	7760      	strb	r0, [r4, #29]
        __HAL_UNLOCK(hrtc);
 8045dba:	7723      	strb	r3, [r4, #28]
        return HAL_TIMEOUT;
 8045dbc:	e7e7      	b.n	8045d8e <HAL_RTCEx_SetSmoothCalib+0x40>

08045dbe <HAL_RTCEx_EnableBypassShadow>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_EnableBypassShadow(RTC_HandleTypeDef* hrtc)
{
  /* Process Locked */
  __HAL_LOCK(hrtc);
 8045dbe:	7f03      	ldrb	r3, [r0, #28]
 8045dc0:	2b01      	cmp	r3, #1
 8045dc2:	f04f 0302 	mov.w	r3, #2
 8045dc6:	d00f      	beq.n	8045de8 <HAL_RTCEx_EnableBypassShadow+0x2a>

  hrtc->State = HAL_RTC_STATE_BUSY;
 8045dc8:	7743      	strb	r3, [r0, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8045dca:	6803      	ldr	r3, [r0, #0]
 8045dcc:	22ca      	movs	r2, #202	; 0xca
 8045dce:	625a      	str	r2, [r3, #36]	; 0x24
 8045dd0:	2253      	movs	r2, #83	; 0x53
 8045dd2:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the BYPSHAD bit */
  hrtc->Instance->CR |= (uint8_t)RTC_CR_BYPSHAD;
 8045dd4:	689a      	ldr	r2, [r3, #8]
 8045dd6:	f042 0220 	orr.w	r2, r2, #32
 8045dda:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8045ddc:	22ff      	movs	r2, #255	; 0xff
 8045dde:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8045de0:	2301      	movs	r3, #1
 8045de2:	7743      	strb	r3, [r0, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8045de4:	2300      	movs	r3, #0
 8045de6:	7703      	strb	r3, [r0, #28]
  __HAL_LOCK(hrtc);
 8045de8:	4618      	mov	r0, r3

  return HAL_OK;
}
 8045dea:	4770      	bx	lr

08045dec <SD_DMATransmitCplt>:
static void SD_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);

  /* Enable DATAEND Interrupt */
  __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DATAEND));
 8045dec:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8045dee:	681a      	ldr	r2, [r3, #0]
 8045df0:	6bd3      	ldr	r3, [r2, #60]	; 0x3c
 8045df2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8045df6:	63d3      	str	r3, [r2, #60]	; 0x3c
}
 8045df8:	4770      	bx	lr

08045dfa <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 8045dfa:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8045dfe:	b089      	sub	sp, #36	; 0x24
 8045e00:	4605      	mov	r5, r0
 8045e02:	460e      	mov	r6, r1
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8045e04:	f7fd fdb6 	bl	8043974 <HAL_GetTick>
  uint32_t index = 0U;
  uint32_t tempscr[2U] = {0U, 0U};
 8045e08:	2300      	movs	r3, #0
  uint32_t tickstart = HAL_GetTick();
 8045e0a:	4681      	mov	r9, r0
  uint32_t *scr = pSCR;

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 8045e0c:	2108      	movs	r1, #8
 8045e0e:	6828      	ldr	r0, [r5, #0]
  uint32_t tempscr[2U] = {0U, 0U};
 8045e10:	e9cd 3300 	strd	r3, r3, [sp]
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 8045e14:	f001 fe67 	bl	8047ae6 <SDMMC_CmdBlockLength>
  if(errorstate != HAL_SD_ERROR_NONE)
 8045e18:	4604      	mov	r4, r0
 8045e1a:	bb40      	cbnz	r0, 8045e6e <SD_FindSCR+0x74>
  {
    return errorstate;
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 8045e1c:	6d29      	ldr	r1, [r5, #80]	; 0x50
 8045e1e:	6828      	ldr	r0, [r5, #0]
 8045e20:	0409      	lsls	r1, r1, #16
 8045e22:	f001 ff73 	bl	8047d0c <SDMMC_CmdAppCommand>
  if(errorstate != HAL_SD_ERROR_NONE)
 8045e26:	4604      	mov	r4, r0
 8045e28:	bb08      	cbnz	r0, 8045e6e <SD_FindSCR+0x74>
  {
    return errorstate;
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
  config.DataLength    = 8U;
 8045e2a:	f04f 32ff 	mov.w	r2, #4294967295
 8045e2e:	2308      	movs	r3, #8
 8045e30:	e9cd 2302 	strd	r2, r3, [sp, #8]
  config.DataBlockSize = SDIO_DATABLOCK_SIZE_8B;
  config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8045e34:	2130      	movs	r1, #48	; 0x30
 8045e36:	2302      	movs	r3, #2
 8045e38:	e9cd 1304 	strd	r1, r3, [sp, #16]
  config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8045e3c:	9006      	str	r0, [sp, #24]
  config.DPSM          = SDIO_DPSM_ENABLE;
 8045e3e:	2301      	movs	r3, #1
  (void)SDIO_ConfigData(hsd->Instance, &config);
 8045e40:	a902      	add	r1, sp, #8
 8045e42:	6828      	ldr	r0, [r5, #0]
  config.DPSM          = SDIO_DPSM_ENABLE;
 8045e44:	9307      	str	r3, [sp, #28]
  (void)SDIO_ConfigData(hsd->Instance, &config);
 8045e46:	f001 fe3b 	bl	8047ac0 <SDIO_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 8045e4a:	6828      	ldr	r0, [r5, #0]
 8045e4c:	f001 ffa7 	bl	8047d9e <SDMMC_CmdSendSCR>
  if(errorstate != HAL_SD_ERROR_NONE)
 8045e50:	4604      	mov	r4, r0
 8045e52:	b960      	cbnz	r0, 8045e6e <SD_FindSCR+0x74>
  uint32_t index = 0U;
 8045e54:	4607      	mov	r7, r0
  {
    return errorstate;
  }

  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND))
 8045e56:	f240 482a 	movw	r8, #1066	; 0x42a
 8045e5a:	6828      	ldr	r0, [r5, #0]
 8045e5c:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8045e5e:	ea13 0f08 	tst.w	r3, r8
  {
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL))
 8045e62:	6b43      	ldr	r3, [r0, #52]	; 0x34
  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND))
 8045e64:	d007      	beq.n	8045e76 <SD_FindSCR+0x7c>
    {
      return HAL_SD_ERROR_TIMEOUT;
    }
  }

  if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 8045e66:	0719      	lsls	r1, r3, #28
 8045e68:	d518      	bpl.n	8045e9c <SD_FindSCR+0xa2>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DTIMEOUT);
 8045e6a:	2408      	movs	r4, #8

    return HAL_SD_ERROR_DATA_CRC_FAIL;
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_RXOVERR);
 8045e6c:	6384      	str	r4, [r0, #56]	; 0x38
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));

  }

  return HAL_SD_ERROR_NONE;
}
 8045e6e:	4620      	mov	r0, r4
 8045e70:	b009      	add	sp, #36	; 0x24
 8045e72:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL))
 8045e76:	029b      	lsls	r3, r3, #10
 8045e78:	d507      	bpl.n	8045e8a <SD_FindSCR+0x90>
      *(tempscr + index) = SDIO_ReadFIFO(hsd->Instance);
 8045e7a:	f001 fdf7 	bl	8047a6c <SDIO_ReadFIFO>
 8045e7e:	ab08      	add	r3, sp, #32
 8045e80:	eb03 0387 	add.w	r3, r3, r7, lsl #2
      index++;
 8045e84:	3701      	adds	r7, #1
      *(tempscr + index) = SDIO_ReadFIFO(hsd->Instance);
 8045e86:	f843 0c20 	str.w	r0, [r3, #-32]
    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 8045e8a:	f7fd fd73 	bl	8043974 <HAL_GetTick>
 8045e8e:	eba0 0009 	sub.w	r0, r0, r9
 8045e92:	3001      	adds	r0, #1
 8045e94:	d1e1      	bne.n	8045e5a <SD_FindSCR+0x60>
      return HAL_SD_ERROR_TIMEOUT;
 8045e96:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 8045e9a:	e7e8      	b.n	8045e6e <SD_FindSCR+0x74>
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 8045e9c:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8045e9e:	079a      	lsls	r2, r3, #30
 8045ea0:	d501      	bpl.n	8045ea6 <SD_FindSCR+0xac>
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DCRCFAIL);
 8045ea2:	2402      	movs	r4, #2
 8045ea4:	e7e2      	b.n	8045e6c <SD_FindSCR+0x72>
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 8045ea6:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8045ea8:	069b      	lsls	r3, r3, #26
 8045eaa:	d501      	bpl.n	8045eb0 <SD_FindSCR+0xb6>
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_RXOVERR);
 8045eac:	2420      	movs	r4, #32
 8045eae:	e7dd      	b.n	8045e6c <SD_FindSCR+0x72>
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8045eb0:	f240 533a 	movw	r3, #1338	; 0x53a
 8045eb4:	6383      	str	r3, [r0, #56]	; 0x38
 8045eb6:	9b01      	ldr	r3, [sp, #4]
 8045eb8:	ba1b      	rev	r3, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8045eba:	6033      	str	r3, [r6, #0]
 8045ebc:	9b00      	ldr	r3, [sp, #0]
 8045ebe:	ba1b      	rev	r3, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8045ec0:	6073      	str	r3, [r6, #4]
  return HAL_SD_ERROR_NONE;
 8045ec2:	e7d4      	b.n	8045e6e <SD_FindSCR+0x74>

08045ec4 <HAL_SD_ReadBlocks_DMA>:
{
 8045ec4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8045ec8:	4604      	mov	r4, r0
 8045eca:	b087      	sub	sp, #28
 8045ecc:	4617      	mov	r7, r2
 8045ece:	4698      	mov	r8, r3
  if(NULL == pData)
 8045ed0:	b941      	cbnz	r1, 8045ee4 <HAL_SD_ReadBlocks_DMA+0x20>
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8045ed2:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8045ed4:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8045ed8:	63a3      	str	r3, [r4, #56]	; 0x38
    return HAL_ERROR;
 8045eda:	2501      	movs	r5, #1
}
 8045edc:	4628      	mov	r0, r5
 8045ede:	b007      	add	sp, #28
 8045ee0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  if(hsd->State == HAL_SD_STATE_READY)
 8045ee4:	f890 6034 	ldrb.w	r6, [r0, #52]	; 0x34
 8045ee8:	b2f6      	uxtb	r6, r6
 8045eea:	2e01      	cmp	r6, #1
 8045eec:	d176      	bne.n	8045fdc <HAL_SD_ReadBlocks_DMA+0x118>
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8045eee:	2200      	movs	r2, #0
 8045ef0:	6382      	str	r2, [r0, #56]	; 0x38
    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8045ef2:	6dc0      	ldr	r0, [r0, #92]	; 0x5c
 8045ef4:	18fb      	adds	r3, r7, r3
 8045ef6:	4283      	cmp	r3, r0
 8045ef8:	d903      	bls.n	8045f02 <HAL_SD_ReadBlocks_DMA+0x3e>
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8045efa:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8045efc:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8045f00:	e7ea      	b.n	8045ed8 <HAL_SD_ReadBlocks_DMA+0x14>
    hsd->Instance->DCTRL = 0U;
 8045f02:	6825      	ldr	r5, [r4, #0]
    hsd->hdmarx->XferCpltCallback = SD_DMAReceiveCplt;
 8045f04:	6c20      	ldr	r0, [r4, #64]	; 0x40
    hsd->State = HAL_SD_STATE_BUSY;
 8045f06:	2303      	movs	r3, #3
 8045f08:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
    hsd->Instance->DCTRL = 0U;
 8045f0c:	62ea      	str	r2, [r5, #44]	; 0x2c
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND | SDIO_IT_STBITERR));
 8045f0e:	6beb      	ldr	r3, [r5, #60]	; 0x3c
 8045f10:	f443 734a 	orr.w	r3, r3, #808	; 0x328
 8045f14:	f043 0302 	orr.w	r3, r3, #2
 8045f18:	63eb      	str	r3, [r5, #60]	; 0x3c
    hsd->hdmarx->XferCpltCallback = SD_DMAReceiveCplt;
 8045f1a:	4b31      	ldr	r3, [pc, #196]	; (8045fe0 <HAL_SD_ReadBlocks_DMA+0x11c>)
 8045f1c:	63c3      	str	r3, [r0, #60]	; 0x3c
    hsd->hdmarx->XferErrorCallback = SD_DMAError;
 8045f1e:	4b31      	ldr	r3, [pc, #196]	; (8045fe4 <HAL_SD_ReadBlocks_DMA+0x120>)
    if(HAL_DMA_Start_IT(hsd->hdmarx, (uint32_t)&hsd->Instance->FIFO, (uint32_t)pData, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 8045f20:	ea4f 2948 	mov.w	r9, r8, lsl #9
    hsd->hdmarx->XferAbortCallback = NULL;
 8045f24:	e9c0 3213 	strd	r3, r2, [r0, #76]	; 0x4c
    if(HAL_DMA_Start_IT(hsd->hdmarx, (uint32_t)&hsd->Instance->FIFO, (uint32_t)pData, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 8045f28:	460a      	mov	r2, r1
 8045f2a:	ea4f 0399 	mov.w	r3, r9, lsr #2
 8045f2e:	f105 0180 	add.w	r1, r5, #128	; 0x80
 8045f32:	f7fe f88b 	bl	804404c <HAL_DMA_Start_IT>
 8045f36:	4605      	mov	r5, r0
 8045f38:	b168      	cbz	r0, 8045f56 <HAL_SD_ReadBlocks_DMA+0x92>
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
 8045f3a:	6823      	ldr	r3, [r4, #0]
 8045f3c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8045f3e:	f422 7295 	bic.w	r2, r2, #298	; 0x12a
 8045f42:	63da      	str	r2, [r3, #60]	; 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8045f44:	4a28      	ldr	r2, [pc, #160]	; (8045fe8 <HAL_SD_ReadBlocks_DMA+0x124>)
 8045f46:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8045f48:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8045f4a:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8045f4e:	63a3      	str	r3, [r4, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8045f50:	f884 6034 	strb.w	r6, [r4, #52]	; 0x34
 8045f54:	e7c1      	b.n	8045eda <HAL_SD_ReadBlocks_DMA+0x16>
      __HAL_SD_DMA_ENABLE(hsd);
 8045f56:	4b25      	ldr	r3, [pc, #148]	; (8045fec <HAL_SD_ReadBlocks_DMA+0x128>)
      errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8045f58:	6820      	ldr	r0, [r4, #0]
      __HAL_SD_DMA_ENABLE(hsd);
 8045f5a:	601e      	str	r6, [r3, #0]
      if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8045f5c:	6c63      	ldr	r3, [r4, #68]	; 0x44
      errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8045f5e:	f44f 7100 	mov.w	r1, #512	; 0x200
      if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8045f62:	2b01      	cmp	r3, #1
        add *= 512U;
 8045f64:	bf18      	it	ne
 8045f66:	027f      	lslne	r7, r7, #9
      errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8045f68:	f001 fdbd 	bl	8047ae6 <SDMMC_CmdBlockLength>
      if(errorstate != HAL_SD_ERROR_NONE)
 8045f6c:	b148      	cbz	r0, 8045f82 <HAL_SD_ReadBlocks_DMA+0xbe>
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8045f6e:	6823      	ldr	r3, [r4, #0]
 8045f70:	4a1d      	ldr	r2, [pc, #116]	; (8045fe8 <HAL_SD_ReadBlocks_DMA+0x124>)
 8045f72:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 8045f74:	6ba3      	ldr	r3, [r4, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 8045f76:	2501      	movs	r5, #1
        hsd->ErrorCode |= errorstate;
 8045f78:	4318      	orrs	r0, r3
 8045f7a:	63a0      	str	r0, [r4, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 8045f7c:	f884 5034 	strb.w	r5, [r4, #52]	; 0x34
        return HAL_ERROR;
 8045f80:	e7ac      	b.n	8045edc <HAL_SD_ReadBlocks_DMA+0x18>
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8045f82:	f04f 33ff 	mov.w	r3, #4294967295
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 8045f86:	e9cd 3900 	strd	r3, r9, [sp]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8045f8a:	2290      	movs	r2, #144	; 0x90
 8045f8c:	2302      	movs	r3, #2
 8045f8e:	e9cd 2302 	strd	r2, r3, [sp, #8]
      config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8045f92:	9004      	str	r0, [sp, #16]
      config.DPSM          = SDIO_DPSM_ENABLE;
 8045f94:	2301      	movs	r3, #1
      (void)SDIO_ConfigData(hsd->Instance, &config);
 8045f96:	4669      	mov	r1, sp
 8045f98:	6820      	ldr	r0, [r4, #0]
      config.DPSM          = SDIO_DPSM_ENABLE;
 8045f9a:	9305      	str	r3, [sp, #20]
      (void)SDIO_ConfigData(hsd->Instance, &config);
 8045f9c:	f001 fd90 	bl	8047ac0 <SDIO_ConfigData>
      if(NumberOfBlocks > 1U)
 8045fa0:	f1b8 0f01 	cmp.w	r8, #1
 8045fa4:	d913      	bls.n	8045fce <HAL_SD_ReadBlocks_DMA+0x10a>
        hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 8045fa6:	2382      	movs	r3, #130	; 0x82
 8045fa8:	6323      	str	r3, [r4, #48]	; 0x30
        errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 8045faa:	4639      	mov	r1, r7
 8045fac:	6820      	ldr	r0, [r4, #0]
 8045fae:	f001 fdca 	bl	8047b46 <SDMMC_CmdReadMultiBlock>
      if(errorstate != HAL_SD_ERROR_NONE)
 8045fb2:	2800      	cmp	r0, #0
 8045fb4:	d092      	beq.n	8045edc <HAL_SD_ReadBlocks_DMA+0x18>
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8045fb6:	6823      	ldr	r3, [r4, #0]
 8045fb8:	4a0b      	ldr	r2, [pc, #44]	; (8045fe8 <HAL_SD_ReadBlocks_DMA+0x124>)
 8045fba:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 8045fbc:	6ba3      	ldr	r3, [r4, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 8045fbe:	2501      	movs	r5, #1
        hsd->ErrorCode |= errorstate;
 8045fc0:	4318      	orrs	r0, r3
        hsd->Context = SD_CONTEXT_NONE;
 8045fc2:	2300      	movs	r3, #0
        hsd->ErrorCode |= errorstate;
 8045fc4:	63a0      	str	r0, [r4, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 8045fc6:	f884 5034 	strb.w	r5, [r4, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8045fca:	6323      	str	r3, [r4, #48]	; 0x30
        return HAL_ERROR;
 8045fcc:	e786      	b.n	8045edc <HAL_SD_ReadBlocks_DMA+0x18>
        hsd->Context = (SD_CONTEXT_READ_SINGLE_BLOCK | SD_CONTEXT_DMA);
 8045fce:	2381      	movs	r3, #129	; 0x81
 8045fd0:	6323      	str	r3, [r4, #48]	; 0x30
        errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 8045fd2:	4639      	mov	r1, r7
 8045fd4:	6820      	ldr	r0, [r4, #0]
 8045fd6:	f001 fd9e 	bl	8047b16 <SDMMC_CmdReadSingleBlock>
 8045fda:	e7ea      	b.n	8045fb2 <HAL_SD_ReadBlocks_DMA+0xee>
    return HAL_BUSY;
 8045fdc:	2502      	movs	r5, #2
 8045fde:	e77d      	b.n	8045edc <HAL_SD_ReadBlocks_DMA+0x18>
 8045fe0:	08046123 	.word	0x08046123
 8045fe4:	08046645 	.word	0x08046645
 8045fe8:	004005ff 	.word	0x004005ff
 8045fec:	4225858c 	.word	0x4225858c

08045ff0 <HAL_SD_WriteBlocks_DMA>:
{
 8045ff0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8045ff4:	4604      	mov	r4, r0
 8045ff6:	b087      	sub	sp, #28
 8045ff8:	4616      	mov	r6, r2
 8045ffa:	461f      	mov	r7, r3
  if(NULL == pData)
 8045ffc:	4689      	mov	r9, r1
 8045ffe:	b941      	cbnz	r1, 8046012 <HAL_SD_WriteBlocks_DMA+0x22>
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8046000:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8046002:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8046006:	6383      	str	r3, [r0, #56]	; 0x38
    return HAL_ERROR;
 8046008:	2501      	movs	r5, #1
}
 804600a:	4628      	mov	r0, r5
 804600c:	b007      	add	sp, #28
 804600e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  if(hsd->State == HAL_SD_STATE_READY)
 8046012:	f890 5034 	ldrb.w	r5, [r0, #52]	; 0x34
 8046016:	b2ed      	uxtb	r5, r5
 8046018:	2d01      	cmp	r5, #1
 804601a:	d177      	bne.n	804610c <HAL_SD_WriteBlocks_DMA+0x11c>
    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 804601c:	6dc1      	ldr	r1, [r0, #92]	; 0x5c
 804601e:	18f3      	adds	r3, r6, r3
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8046020:	2200      	movs	r2, #0
    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8046022:	428b      	cmp	r3, r1
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8046024:	6382      	str	r2, [r0, #56]	; 0x38
    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8046026:	d904      	bls.n	8046032 <HAL_SD_WriteBlocks_DMA+0x42>
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8046028:	6b83      	ldr	r3, [r0, #56]	; 0x38
 804602a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 804602e:	6383      	str	r3, [r0, #56]	; 0x38
      return HAL_ERROR;
 8046030:	e7eb      	b.n	804600a <HAL_SD_WriteBlocks_DMA+0x1a>
    hsd->State = HAL_SD_STATE_BUSY;
 8046032:	2303      	movs	r3, #3
 8046034:	f880 3034 	strb.w	r3, [r0, #52]	; 0x34
    hsd->Instance->DCTRL = 0U;
 8046038:	6800      	ldr	r0, [r0, #0]
    hsd->hdmatx->XferCpltCallback = SD_DMATransmitCplt;
 804603a:	4935      	ldr	r1, [pc, #212]	; (8046110 <HAL_SD_WriteBlocks_DMA+0x120>)
    hsd->Instance->DCTRL = 0U;
 804603c:	62c2      	str	r2, [r0, #44]	; 0x2c
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));
 804603e:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 8046040:	f443 7306 	orr.w	r3, r3, #536	; 0x218
 8046044:	f043 0302 	orr.w	r3, r3, #2
 8046048:	63c3      	str	r3, [r0, #60]	; 0x3c
    hsd->hdmatx->XferCpltCallback = SD_DMATransmitCplt;
 804604a:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 804604c:	63d9      	str	r1, [r3, #60]	; 0x3c
    hsd->hdmatx->XferErrorCallback = SD_DMAError;
 804604e:	4931      	ldr	r1, [pc, #196]	; (8046114 <HAL_SD_WriteBlocks_DMA+0x124>)
    hsd->hdmatx->XferAbortCallback = NULL;
 8046050:	e9c3 1213 	strd	r1, r2, [r3, #76]	; 0x4c
    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8046054:	6c63      	ldr	r3, [r4, #68]	; 0x44
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8046056:	f44f 7100 	mov.w	r1, #512	; 0x200
    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 804605a:	2b01      	cmp	r3, #1
      add *= 512U;
 804605c:	bf18      	it	ne
 804605e:	0276      	lslne	r6, r6, #9
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8046060:	f001 fd41 	bl	8047ae6 <SDMMC_CmdBlockLength>
    if(errorstate != HAL_SD_ERROR_NONE)
 8046064:	4602      	mov	r2, r0
 8046066:	6820      	ldr	r0, [r4, #0]
 8046068:	b142      	cbz	r2, 804607c <HAL_SD_WriteBlocks_DMA+0x8c>
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 804606a:	4b2b      	ldr	r3, [pc, #172]	; (8046118 <HAL_SD_WriteBlocks_DMA+0x128>)
 804606c:	6383      	str	r3, [r0, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 804606e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8046070:	2501      	movs	r5, #1
      hsd->ErrorCode |= errorstate;
 8046072:	4313      	orrs	r3, r2
 8046074:	63a3      	str	r3, [r4, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8046076:	f884 5034 	strb.w	r5, [r4, #52]	; 0x34
      return HAL_ERROR;
 804607a:	e7c6      	b.n	804600a <HAL_SD_WriteBlocks_DMA+0x1a>
    if(NumberOfBlocks > 1U)
 804607c:	2f01      	cmp	r7, #1
 804607e:	d912      	bls.n	80460a6 <HAL_SD_WriteBlocks_DMA+0xb6>
      hsd->Context = (SD_CONTEXT_WRITE_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 8046080:	23a0      	movs	r3, #160	; 0xa0
 8046082:	6323      	str	r3, [r4, #48]	; 0x30
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 8046084:	4631      	mov	r1, r6
 8046086:	f001 fd8e 	bl	8047ba6 <SDMMC_CmdWriteMultiBlock>
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 804608a:	4606      	mov	r6, r0
 804608c:	6822      	ldr	r2, [r4, #0]
    if(errorstate != HAL_SD_ERROR_NONE)
 804608e:	b180      	cbz	r0, 80460b2 <HAL_SD_WriteBlocks_DMA+0xc2>
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8046090:	4b21      	ldr	r3, [pc, #132]	; (8046118 <HAL_SD_WriteBlocks_DMA+0x128>)
 8046092:	6393      	str	r3, [r2, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 8046094:	6ba3      	ldr	r3, [r4, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8046096:	2501      	movs	r5, #1
      hsd->ErrorCode |= errorstate;
 8046098:	431e      	orrs	r6, r3
      hsd->Context = SD_CONTEXT_NONE;
 804609a:	2300      	movs	r3, #0
      hsd->ErrorCode |= errorstate;
 804609c:	63a6      	str	r6, [r4, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 804609e:	f884 5034 	strb.w	r5, [r4, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80460a2:	6323      	str	r3, [r4, #48]	; 0x30
      return HAL_ERROR;
 80460a4:	e7b1      	b.n	804600a <HAL_SD_WriteBlocks_DMA+0x1a>
      hsd->Context = (SD_CONTEXT_WRITE_SINGLE_BLOCK | SD_CONTEXT_DMA);
 80460a6:	2390      	movs	r3, #144	; 0x90
 80460a8:	6323      	str	r3, [r4, #48]	; 0x30
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 80460aa:	4631      	mov	r1, r6
 80460ac:	f001 fd63 	bl	8047b76 <SDMMC_CmdWriteSingleBlock>
 80460b0:	e7eb      	b.n	804608a <HAL_SD_WriteBlocks_DMA+0x9a>
    __HAL_SD_DMA_ENABLE(hsd);
 80460b2:	4b1a      	ldr	r3, [pc, #104]	; (804611c <HAL_SD_WriteBlocks_DMA+0x12c>)
    if(HAL_DMA_Start_IT(hsd->hdmatx, (uint32_t)pData, (uint32_t)&hsd->Instance->FIFO, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 80460b4:	6be0      	ldr	r0, [r4, #60]	; 0x3c
    __HAL_SD_DMA_ENABLE(hsd);
 80460b6:	f04f 0801 	mov.w	r8, #1
    if(HAL_DMA_Start_IT(hsd->hdmatx, (uint32_t)pData, (uint32_t)&hsd->Instance->FIFO, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 80460ba:	027f      	lsls	r7, r7, #9
    __HAL_SD_DMA_ENABLE(hsd);
 80460bc:	f8c3 8000 	str.w	r8, [r3]
    if(HAL_DMA_Start_IT(hsd->hdmatx, (uint32_t)pData, (uint32_t)&hsd->Instance->FIFO, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 80460c0:	3280      	adds	r2, #128	; 0x80
 80460c2:	08bb      	lsrs	r3, r7, #2
 80460c4:	4649      	mov	r1, r9
 80460c6:	f7fd ffc1 	bl	804404c <HAL_DMA_Start_IT>
 80460ca:	4605      	mov	r5, r0
 80460cc:	b180      	cbz	r0, 80460f0 <HAL_SD_WriteBlocks_DMA+0x100>
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));
 80460ce:	6822      	ldr	r2, [r4, #0]
 80460d0:	6bd3      	ldr	r3, [r2, #60]	; 0x3c
 80460d2:	f423 7306 	bic.w	r3, r3, #536	; 0x218
 80460d6:	f023 0302 	bic.w	r3, r3, #2
 80460da:	63d3      	str	r3, [r2, #60]	; 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80460dc:	4b0e      	ldr	r3, [pc, #56]	; (8046118 <HAL_SD_WriteBlocks_DMA+0x128>)
 80460de:	6393      	str	r3, [r2, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 80460e0:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80460e2:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80460e6:	63a3      	str	r3, [r4, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80460e8:	f884 8034 	strb.w	r8, [r4, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80460ec:	6326      	str	r6, [r4, #48]	; 0x30
 80460ee:	e78b      	b.n	8046008 <HAL_SD_WriteBlocks_DMA+0x18>
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 80460f0:	f04f 33ff 	mov.w	r3, #4294967295
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 80460f4:	e9cd 3700 	strd	r3, r7, [sp]
      (void)SDIO_ConfigData(hsd->Instance, &config);
 80460f8:	4669      	mov	r1, sp
      config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 80460fa:	2390      	movs	r3, #144	; 0x90
      (void)SDIO_ConfigData(hsd->Instance, &config);
 80460fc:	6820      	ldr	r0, [r4, #0]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_CARD;
 80460fe:	e9cd 3602 	strd	r3, r6, [sp, #8]
      config.DPSM          = SDIO_DPSM_ENABLE;
 8046102:	e9cd 6804 	strd	r6, r8, [sp, #16]
      (void)SDIO_ConfigData(hsd->Instance, &config);
 8046106:	f001 fcdb 	bl	8047ac0 <SDIO_ConfigData>
      return HAL_OK;
 804610a:	e77e      	b.n	804600a <HAL_SD_WriteBlocks_DMA+0x1a>
    return HAL_BUSY;
 804610c:	2502      	movs	r5, #2
 804610e:	e77c      	b.n	804600a <HAL_SD_WriteBlocks_DMA+0x1a>
 8046110:	08045ded 	.word	0x08045ded
 8046114:	08046645 	.word	0x08046645
 8046118:	004005ff 	.word	0x004005ff
 804611c:	4225858c 	.word	0x4225858c

08046120 <HAL_SD_ErrorCallback>:
 8046120:	4770      	bx	lr

08046122 <SD_DMAReceiveCplt>:
{
 8046122:	b510      	push	{r4, lr}
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8046124:	6b84      	ldr	r4, [r0, #56]	; 0x38
  if(hsd->Context == (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA))
 8046126:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8046128:	2b82      	cmp	r3, #130	; 0x82
 804612a:	d109      	bne.n	8046140 <SD_DMAReceiveCplt+0x1e>
    errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 804612c:	6820      	ldr	r0, [r4, #0]
 804612e:	f001 fd53 	bl	8047bd8 <SDMMC_CmdStopTransfer>
    if(errorstate != HAL_SD_ERROR_NONE)
 8046132:	b128      	cbz	r0, 8046140 <SD_DMAReceiveCplt+0x1e>
      hsd->ErrorCode |= errorstate;
 8046134:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8046136:	4318      	orrs	r0, r3
 8046138:	63a0      	str	r0, [r4, #56]	; 0x38
      HAL_SD_ErrorCallback(hsd);
 804613a:	4620      	mov	r0, r4
 804613c:	f7ff fff0 	bl	8046120 <HAL_SD_ErrorCallback>
  hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 8046140:	6823      	ldr	r3, [r4, #0]
 8046142:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8046144:	f022 0208 	bic.w	r2, r2, #8
 8046148:	62da      	str	r2, [r3, #44]	; 0x2c
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 804614a:	f240 523a 	movw	r2, #1338	; 0x53a
 804614e:	639a      	str	r2, [r3, #56]	; 0x38
  hsd->State = HAL_SD_STATE_READY;
 8046150:	2301      	movs	r3, #1
 8046152:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8046156:	2300      	movs	r3, #0
 8046158:	6323      	str	r3, [r4, #48]	; 0x30
  HAL_SD_RxCpltCallback(hsd);
 804615a:	4620      	mov	r0, r4
 804615c:	f7fd facf 	bl	80436fe <HAL_SD_RxCpltCallback>
}
 8046160:	bd10      	pop	{r4, pc}
	...

08046164 <HAL_SD_GetCardCSD>:
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 8046164:	6e43      	ldr	r3, [r0, #100]	; 0x64
 8046166:	0f9a      	lsrs	r2, r3, #30
 8046168:	700a      	strb	r2, [r1, #0]
  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 804616a:	f3c3 6283 	ubfx	r2, r3, #26, #4
 804616e:	704a      	strb	r2, [r1, #1]
  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 8046170:	f3c3 6201 	ubfx	r2, r3, #24, #2
 8046174:	708a      	strb	r2, [r1, #2]
  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 8046176:	f3c3 4207 	ubfx	r2, r3, #16, #8
 804617a:	70ca      	strb	r2, [r1, #3]
  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 804617c:	f3c3 2207 	ubfx	r2, r3, #8, #8
  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 8046180:	b2db      	uxtb	r3, r3
  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 8046182:	710a      	strb	r2, [r1, #4]
  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 8046184:	714b      	strb	r3, [r1, #5]
  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 8046186:	6e83      	ldr	r3, [r0, #104]	; 0x68
 8046188:	0d1a      	lsrs	r2, r3, #20
 804618a:	80ca      	strh	r2, [r1, #6]
  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 804618c:	f3c3 4203 	ubfx	r2, r3, #16, #4
 8046190:	720a      	strb	r2, [r1, #8]
  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 8046192:	f3c3 32c0 	ubfx	r2, r3, #15, #1
 8046196:	724a      	strb	r2, [r1, #9]
  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 8046198:	f3c3 3280 	ubfx	r2, r3, #14, #1
 804619c:	728a      	strb	r2, [r1, #10]
  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 804619e:	f3c3 3240 	ubfx	r2, r3, #13, #1
 80461a2:	72ca      	strb	r2, [r1, #11]
  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 80461a4:	f3c3 3200 	ubfx	r2, r3, #12, #1
 80461a8:	730a      	strb	r2, [r1, #12]
  pCSD->Reserved2 = 0U; /*!< Reserved */
 80461aa:	2200      	movs	r2, #0
 80461ac:	734a      	strb	r2, [r1, #13]
  if(hsd->SdCard.CardType == CARD_SDSC)
 80461ae:	6c42      	ldr	r2, [r0, #68]	; 0x44
{
 80461b0:	b510      	push	{r4, lr}
  if(hsd->SdCard.CardType == CARD_SDSC)
 80461b2:	2a00      	cmp	r2, #0
 80461b4:	d16b      	bne.n	804628e <HAL_SD_GetCardCSD+0x12a>
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 80461b6:	6ec2      	ldr	r2, [r0, #108]	; 0x6c
 80461b8:	f640 74fc 	movw	r4, #4092	; 0xffc
 80461bc:	ea04 0383 	and.w	r3, r4, r3, lsl #2
 80461c0:	ea43 7392 	orr.w	r3, r3, r2, lsr #30
 80461c4:	610b      	str	r3, [r1, #16]
    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 80461c6:	f3c2 63c2 	ubfx	r3, r2, #27, #3
 80461ca:	750b      	strb	r3, [r1, #20]
    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 80461cc:	f3c2 6302 	ubfx	r3, r2, #24, #3
 80461d0:	754b      	strb	r3, [r1, #21]
    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 80461d2:	f3c2 5342 	ubfx	r3, r2, #21, #3
 80461d6:	758b      	strb	r3, [r1, #22]
    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 80461d8:	f3c2 4382 	ubfx	r3, r2, #18, #3
    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 80461dc:	f3c2 32c2 	ubfx	r2, r2, #15, #3
    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 80461e0:	75cb      	strb	r3, [r1, #23]
    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 80461e2:	760a      	strb	r2, [r1, #24]
    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 80461e4:	690b      	ldr	r3, [r1, #16]
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 80461e6:	7e0a      	ldrb	r2, [r1, #24]
 80461e8:	f002 0207 	and.w	r2, r2, #7
 80461ec:	3202      	adds	r2, #2
    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 80461ee:	3301      	adds	r3, #1
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 80461f0:	4093      	lsls	r3, r2
 80461f2:	6543      	str	r3, [r0, #84]	; 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 80461f4:	7a0a      	ldrb	r2, [r1, #8]
 80461f6:	f002 040f 	and.w	r4, r2, #15
 80461fa:	2201      	movs	r2, #1
 80461fc:	40a2      	lsls	r2, r4
 80461fe:	6582      	str	r2, [r0, #88]	; 0x58
    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 8046200:	0a52      	lsrs	r2, r2, #9
 8046202:	4353      	muls	r3, r2
 8046204:	65c3      	str	r3, [r0, #92]	; 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 8046206:	f44f 7300 	mov.w	r3, #512	; 0x200
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 804620a:	6603      	str	r3, [r0, #96]	; 0x60
  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 804620c:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
 804620e:	f3c3 3280 	ubfx	r2, r3, #14, #1
 8046212:	764a      	strb	r2, [r1, #25]
  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 8046214:	f3c3 12c6 	ubfx	r2, r3, #7, #7
  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 8046218:	f003 037f 	and.w	r3, r3, #127	; 0x7f
  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 804621c:	768a      	strb	r2, [r1, #26]
  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 804621e:	76cb      	strb	r3, [r1, #27]
  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 8046220:	6f03      	ldr	r3, [r0, #112]	; 0x70
 8046222:	0fda      	lsrs	r2, r3, #31
 8046224:	770a      	strb	r2, [r1, #28]
  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 8046226:	f3c3 7241 	ubfx	r2, r3, #29, #2
 804622a:	774a      	strb	r2, [r1, #29]
  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 804622c:	f3c3 6282 	ubfx	r2, r3, #26, #3
 8046230:	778a      	strb	r2, [r1, #30]
  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 8046232:	f3c3 5283 	ubfx	r2, r3, #22, #4
 8046236:	77ca      	strb	r2, [r1, #31]
  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 8046238:	f3c3 5240 	ubfx	r2, r3, #21, #1
 804623c:	f881 2020 	strb.w	r2, [r1, #32]
  pCSD->Reserved3 = 0;
 8046240:	2000      	movs	r0, #0
  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 8046242:	f3c3 4200 	ubfx	r2, r3, #16, #1
  pCSD->Reserved3 = 0;
 8046246:	f881 0021 	strb.w	r0, [r1, #33]	; 0x21
  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 804624a:	f881 2022 	strb.w	r2, [r1, #34]	; 0x22
  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 804624e:	f3c3 32c0 	ubfx	r2, r3, #15, #1
 8046252:	f881 2023 	strb.w	r2, [r1, #35]	; 0x23
  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 8046256:	f3c3 3280 	ubfx	r2, r3, #14, #1
 804625a:	f881 2024 	strb.w	r2, [r1, #36]	; 0x24
  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 804625e:	f3c3 3240 	ubfx	r2, r3, #13, #1
 8046262:	f881 2025 	strb.w	r2, [r1, #37]	; 0x25
  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 8046266:	f3c3 3200 	ubfx	r2, r3, #12, #1
 804626a:	f881 2026 	strb.w	r2, [r1, #38]	; 0x26
  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 804626e:	f3c3 2281 	ubfx	r2, r3, #10, #2
 8046272:	f881 2027 	strb.w	r2, [r1, #39]	; 0x27
  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 8046276:	f3c3 2201 	ubfx	r2, r3, #8, #2
  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 804627a:	f3c3 0346 	ubfx	r3, r3, #1, #7
  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 804627e:	f881 2028 	strb.w	r2, [r1, #40]	; 0x28
  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 8046282:	f881 3029 	strb.w	r3, [r1, #41]	; 0x29
  pCSD->Reserved4 = 1;
 8046286:	2301      	movs	r3, #1
 8046288:	f881 302a 	strb.w	r3, [r1, #42]	; 0x2a
}
 804628c:	bd10      	pop	{r4, pc}
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 804628e:	2a01      	cmp	r2, #1
 8046290:	d10f      	bne.n	80462b2 <HAL_SD_GetCardCSD+0x14e>
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 8046292:	f8b0 206e 	ldrh.w	r2, [r0, #110]	; 0x6e
 8046296:	041b      	lsls	r3, r3, #16
 8046298:	f403 137c 	and.w	r3, r3, #4128768	; 0x3f0000
 804629c:	4313      	orrs	r3, r2
 804629e:	610b      	str	r3, [r1, #16]
    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 80462a0:	690b      	ldr	r3, [r1, #16]
 80462a2:	3301      	adds	r3, #1
 80462a4:	029b      	lsls	r3, r3, #10
 80462a6:	6543      	str	r3, [r0, #84]	; 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 80462a8:	65c3      	str	r3, [r0, #92]	; 0x5c
    hsd->SdCard.BlockSize = 512U;
 80462aa:	f44f 7300 	mov.w	r3, #512	; 0x200
 80462ae:	6583      	str	r3, [r0, #88]	; 0x58
 80462b0:	e7ab      	b.n	804620a <HAL_SD_GetCardCSD+0xa6>
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80462b2:	6803      	ldr	r3, [r0, #0]
 80462b4:	4a05      	ldr	r2, [pc, #20]	; (80462cc <HAL_SD_GetCardCSD+0x168>)
 80462b6:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80462b8:	6b83      	ldr	r3, [r0, #56]	; 0x38
 80462ba:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80462be:	6383      	str	r3, [r0, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 80462c0:	2301      	movs	r3, #1
 80462c2:	f880 3034 	strb.w	r3, [r0, #52]	; 0x34
    return HAL_ERROR;
 80462c6:	4618      	mov	r0, r3
 80462c8:	e7e0      	b.n	804628c <HAL_SD_GetCardCSD+0x128>
 80462ca:	bf00      	nop
 80462cc:	004005ff 	.word	0x004005ff

080462d0 <HAL_SD_InitCard>:
{
 80462d0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 80462d4:	2300      	movs	r3, #0
{
 80462d6:	b099      	sub	sp, #100	; 0x64
  Init.BusWide             = SDIO_BUS_WIDE_1B;
 80462d8:	e9cd 3309 	strd	r3, r3, [sp, #36]	; 0x24
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 80462dc:	e9cd 3307 	strd	r3, r3, [sp, #28]
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 80462e0:	930b      	str	r3, [sp, #44]	; 0x2c
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 80462e2:	2376      	movs	r3, #118	; 0x76
 80462e4:	930c      	str	r3, [sp, #48]	; 0x30
  status = SDIO_Init(hsd->Instance, Init);
 80462e6:	ab0a      	add	r3, sp, #40	; 0x28
{
 80462e8:	4604      	mov	r4, r0
  status = SDIO_Init(hsd->Instance, Init);
 80462ea:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80462ee:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 80462f2:	ab07      	add	r3, sp, #28
 80462f4:	cb0e      	ldmia	r3, {r1, r2, r3}
 80462f6:	6820      	ldr	r0, [r4, #0]
 80462f8:	f001 fb9c 	bl	8047a34 <SDIO_Init>
  if(status != HAL_OK)
 80462fc:	4605      	mov	r5, r0
 80462fe:	2800      	cmp	r0, #0
 8046300:	f040 80d4 	bne.w	80464ac <HAL_SD_InitCard+0x1dc>
  __HAL_SD_DISABLE(hsd);
 8046304:	4f6a      	ldr	r7, [pc, #424]	; (80464b0 <HAL_SD_InitCard+0x1e0>)
  __HAL_SD_ENABLE(hsd);
 8046306:	2601      	movs	r6, #1
  __HAL_SD_DISABLE(hsd);
 8046308:	6038      	str	r0, [r7, #0]
  (void)SDIO_PowerState_ON(hsd->Instance);
 804630a:	6820      	ldr	r0, [r4, #0]
 804630c:	f001 fbb6 	bl	8047a7c <SDIO_PowerState_ON>
  __HAL_SD_ENABLE(hsd);
 8046310:	603e      	str	r6, [r7, #0]
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8046312:	6820      	ldr	r0, [r4, #0]
  __IO uint32_t count = 0U;
 8046314:	9506      	str	r5, [sp, #24]
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8046316:	f001 fc91 	bl	8047c3c <SDMMC_CmdGoIdleState>
  if(errorstate != HAL_SD_ERROR_NONE)
 804631a:	4605      	mov	r5, r0
 804631c:	b940      	cbnz	r0, 8046330 <HAL_SD_InitCard+0x60>
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 804631e:	6820      	ldr	r0, [r4, #0]
 8046320:	f001 fcb4 	bl	8047c8c <SDMMC_CmdOperCond>
  if(errorstate != HAL_SD_ERROR_NONE)
 8046324:	b158      	cbz	r0, 804633e <HAL_SD_InitCard+0x6e>
    hsd->SdCard.CardVersion = CARD_V1_X;
 8046326:	64a5      	str	r5, [r4, #72]	; 0x48
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8046328:	6820      	ldr	r0, [r4, #0]
 804632a:	f001 fc87 	bl	8047c3c <SDMMC_CmdGoIdleState>
    if(errorstate != HAL_SD_ERROR_NONE)
 804632e:	b138      	cbz	r0, 8046340 <HAL_SD_InitCard+0x70>
    hsd->State = HAL_SD_STATE_READY;
 8046330:	2501      	movs	r5, #1
 8046332:	f884 5034 	strb.w	r5, [r4, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 8046336:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8046338:	4318      	orrs	r0, r3
    hsd->ErrorCode |= errorstate;
 804633a:	63a0      	str	r0, [r4, #56]	; 0x38
 804633c:	e084      	b.n	8046448 <HAL_SD_InitCard+0x178>
    hsd->SdCard.CardVersion = CARD_V2_X;
 804633e:	64a6      	str	r6, [r4, #72]	; 0x48
  if( hsd->SdCard.CardVersion == CARD_V2_X)
 8046340:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8046342:	2b01      	cmp	r3, #1
 8046344:	d134      	bne.n	80463b0 <HAL_SD_InitCard+0xe0>
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8046346:	2100      	movs	r1, #0
 8046348:	6820      	ldr	r0, [r4, #0]
 804634a:	f001 fcdf 	bl	8047d0c <SDMMC_CmdAppCommand>
    if(errorstate != HAL_SD_ERROR_NONE)
 804634e:	b378      	cbz	r0, 80463b0 <HAL_SD_InitCard+0xe0>
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8046350:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 8046354:	e7ec      	b.n	8046330 <HAL_SD_InitCard+0x60>
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8046356:	4631      	mov	r1, r6
 8046358:	6820      	ldr	r0, [r4, #0]
 804635a:	f001 fcd7 	bl	8047d0c <SDMMC_CmdAppCommand>
    if(errorstate != HAL_SD_ERROR_NONE)
 804635e:	2800      	cmp	r0, #0
 8046360:	d1e6      	bne.n	8046330 <HAL_SD_InitCard+0x60>
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 8046362:	4649      	mov	r1, r9
 8046364:	6820      	ldr	r0, [r4, #0]
 8046366:	f001 fce9 	bl	8047d3c <SDMMC_CmdAppOperCommand>
    if(errorstate != HAL_SD_ERROR_NONE)
 804636a:	2800      	cmp	r0, #0
 804636c:	d1f0      	bne.n	8046350 <HAL_SD_InitCard+0x80>
    response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 804636e:	4631      	mov	r1, r6
 8046370:	6820      	ldr	r0, [r4, #0]
 8046372:	f001 fba2 	bl	8047aba <SDIO_GetResponse>
    count++;
 8046376:	9b06      	ldr	r3, [sp, #24]
 8046378:	3301      	adds	r3, #1
    response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 804637a:	4605      	mov	r5, r0
    count++;
 804637c:	9306      	str	r3, [sp, #24]
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 804637e:	0fc6      	lsrs	r6, r0, #31
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 8046380:	9b06      	ldr	r3, [sp, #24]
 8046382:	42bb      	cmp	r3, r7
 8046384:	d801      	bhi.n	804638a <HAL_SD_InitCard+0xba>
 8046386:	2e00      	cmp	r6, #0
 8046388:	d0e5      	beq.n	8046356 <HAL_SD_InitCard+0x86>
  if(count >= SDMMC_MAX_VOLT_TRIAL)
 804638a:	9b06      	ldr	r3, [sp, #24]
 804638c:	4543      	cmp	r3, r8
 804638e:	d816      	bhi.n	80463be <HAL_SD_InitCard+0xee>
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 8046390:	f015 4580 	ands.w	r5, r5, #1073741824	; 0x40000000
 8046394:	f04f 0301 	mov.w	r3, #1
 8046398:	bf18      	it	ne
 804639a:	461d      	movne	r5, r3
 804639c:	6465      	str	r5, [r4, #68]	; 0x44
  if(SDIO_GetPowerState(hsd->Instance) == 0U)
 804639e:	6820      	ldr	r0, [r4, #0]
  uint16_t sd_rca = 1U;
 80463a0:	f8ad 3016 	strh.w	r3, [sp, #22]
  if(SDIO_GetPowerState(hsd->Instance) == 0U)
 80463a4:	f001 fb72 	bl	8047a8c <SDIO_GetPowerState>
 80463a8:	b960      	cbnz	r0, 80463c4 <HAL_SD_InitCard+0xf4>
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 80463aa:	f04f 6080 	mov.w	r0, #67108864	; 0x4000000
 80463ae:	e056      	b.n	804645e <HAL_SD_InitCard+0x18e>
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 80463b0:	f64f 77fe 	movw	r7, #65534	; 0xfffe
{
 80463b4:	2600      	movs	r6, #0
 80463b6:	46b8      	mov	r8, r7
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 80463b8:	f8df 90f8 	ldr.w	r9, [pc, #248]	; 80464b4 <HAL_SD_InitCard+0x1e4>
 80463bc:	e7e0      	b.n	8046380 <HAL_SD_InitCard+0xb0>
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 80463be:	f04f 7080 	mov.w	r0, #16777216	; 0x1000000
 80463c2:	e7b5      	b.n	8046330 <HAL_SD_InitCard+0x60>
  if(hsd->SdCard.CardType != CARD_SECURED)
 80463c4:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80463c6:	2b03      	cmp	r3, #3
 80463c8:	d019      	beq.n	80463fe <HAL_SD_InitCard+0x12e>
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 80463ca:	6820      	ldr	r0, [r4, #0]
 80463cc:	f001 fcff 	bl	8047dce <SDMMC_CmdSendCID>
    if(errorstate != HAL_SD_ERROR_NONE)
 80463d0:	2800      	cmp	r0, #0
 80463d2:	d144      	bne.n	804645e <HAL_SD_InitCard+0x18e>
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 80463d4:	4601      	mov	r1, r0
 80463d6:	6820      	ldr	r0, [r4, #0]
 80463d8:	f001 fb6f 	bl	8047aba <SDIO_GetResponse>
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 80463dc:	2104      	movs	r1, #4
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 80463de:	6760      	str	r0, [r4, #116]	; 0x74
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 80463e0:	6820      	ldr	r0, [r4, #0]
 80463e2:	f001 fb6a 	bl	8047aba <SDIO_GetResponse>
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 80463e6:	2108      	movs	r1, #8
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 80463e8:	67a0      	str	r0, [r4, #120]	; 0x78
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 80463ea:	6820      	ldr	r0, [r4, #0]
 80463ec:	f001 fb65 	bl	8047aba <SDIO_GetResponse>
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 80463f0:	210c      	movs	r1, #12
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 80463f2:	67e0      	str	r0, [r4, #124]	; 0x7c
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 80463f4:	6820      	ldr	r0, [r4, #0]
 80463f6:	f001 fb60 	bl	8047aba <SDIO_GetResponse>
 80463fa:	f8c4 0080 	str.w	r0, [r4, #128]	; 0x80
  if(hsd->SdCard.CardType != CARD_SECURED)
 80463fe:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8046400:	2b03      	cmp	r3, #3
 8046402:	d125      	bne.n	8046450 <HAL_SD_InitCard+0x180>
  if(hsd->SdCard.CardType != CARD_SECURED)
 8046404:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8046406:	2b03      	cmp	r3, #3
 8046408:	d12f      	bne.n	804646a <HAL_SD_InitCard+0x19a>
  hsd->SdCard.Class = (SDIO_GetResponse(hsd->Instance, SDIO_RESP2) >> 20U);
 804640a:	2104      	movs	r1, #4
 804640c:	6820      	ldr	r0, [r4, #0]
 804640e:	f001 fb54 	bl	8047aba <SDIO_GetResponse>
 8046412:	0d00      	lsrs	r0, r0, #20
 8046414:	64e0      	str	r0, [r4, #76]	; 0x4c
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 8046416:	a90d      	add	r1, sp, #52	; 0x34
 8046418:	4620      	mov	r0, r4
 804641a:	f7ff fea3 	bl	8046164 <HAL_SD_GetCardCSD>
 804641e:	4605      	mov	r5, r0
 8046420:	2800      	cmp	r0, #0
 8046422:	d140      	bne.n	80464a6 <HAL_SD_InitCard+0x1d6>
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 8046424:	6d22      	ldr	r2, [r4, #80]	; 0x50
 8046426:	4603      	mov	r3, r0
 8046428:	0412      	lsls	r2, r2, #16
 804642a:	6820      	ldr	r0, [r4, #0]
 804642c:	f001 fbee 	bl	8047c0c <SDMMC_CmdSelDesel>
  if(errorstate != HAL_SD_ERROR_NONE)
 8046430:	b9a8      	cbnz	r0, 804645e <HAL_SD_InitCard+0x18e>
  (void)SDIO_Init(hsd->Instance, hsd->Init);
 8046432:	f104 0310 	add.w	r3, r4, #16
 8046436:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 804643a:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 804643e:	1d23      	adds	r3, r4, #4
 8046440:	cb0e      	ldmia	r3, {r1, r2, r3}
 8046442:	6820      	ldr	r0, [r4, #0]
 8046444:	f001 faf6 	bl	8047a34 <SDIO_Init>
}
 8046448:	4628      	mov	r0, r5
 804644a:	b019      	add	sp, #100	; 0x64
 804644c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 8046450:	f10d 0116 	add.w	r1, sp, #22
 8046454:	6820      	ldr	r0, [r4, #0]
 8046456:	f001 fce5 	bl	8047e24 <SDMMC_CmdSetRelAdd>
    if(errorstate != HAL_SD_ERROR_NONE)
 804645a:	2800      	cmp	r0, #0
 804645c:	d0d2      	beq.n	8046404 <HAL_SD_InitCard+0x134>
    hsd->State = HAL_SD_STATE_READY;
 804645e:	2501      	movs	r5, #1
 8046460:	f884 5034 	strb.w	r5, [r4, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 8046464:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8046466:	4308      	orrs	r0, r1
 8046468:	e767      	b.n	804633a <HAL_SD_InitCard+0x6a>
    hsd->SdCard.RelCardAdd = sd_rca;
 804646a:	f8bd 1016 	ldrh.w	r1, [sp, #22]
 804646e:	6521      	str	r1, [r4, #80]	; 0x50
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8046470:	6820      	ldr	r0, [r4, #0]
 8046472:	0409      	lsls	r1, r1, #16
 8046474:	f001 fcc0 	bl	8047df8 <SDMMC_CmdSendCSD>
    if(errorstate != HAL_SD_ERROR_NONE)
 8046478:	2800      	cmp	r0, #0
 804647a:	d1f0      	bne.n	804645e <HAL_SD_InitCard+0x18e>
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 804647c:	4601      	mov	r1, r0
 804647e:	6820      	ldr	r0, [r4, #0]
 8046480:	f001 fb1b 	bl	8047aba <SDIO_GetResponse>
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8046484:	2104      	movs	r1, #4
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8046486:	6660      	str	r0, [r4, #100]	; 0x64
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8046488:	6820      	ldr	r0, [r4, #0]
 804648a:	f001 fb16 	bl	8047aba <SDIO_GetResponse>
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 804648e:	2108      	movs	r1, #8
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8046490:	66a0      	str	r0, [r4, #104]	; 0x68
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8046492:	6820      	ldr	r0, [r4, #0]
 8046494:	f001 fb11 	bl	8047aba <SDIO_GetResponse>
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8046498:	210c      	movs	r1, #12
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 804649a:	66e0      	str	r0, [r4, #108]	; 0x6c
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 804649c:	6820      	ldr	r0, [r4, #0]
 804649e:	f001 fb0c 	bl	8047aba <SDIO_GetResponse>
 80464a2:	6720      	str	r0, [r4, #112]	; 0x70
 80464a4:	e7b1      	b.n	804640a <HAL_SD_InitCard+0x13a>
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80464a6:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 80464aa:	e7d8      	b.n	804645e <HAL_SD_InitCard+0x18e>
    return HAL_ERROR;
 80464ac:	2501      	movs	r5, #1
 80464ae:	e7cb      	b.n	8046448 <HAL_SD_InitCard+0x178>
 80464b0:	422580a0 	.word	0x422580a0
 80464b4:	c1100000 	.word	0xc1100000

080464b8 <HAL_SD_Init>:
{
 80464b8:	b510      	push	{r4, lr}
  if(hsd == NULL)
 80464ba:	4604      	mov	r4, r0
 80464bc:	b908      	cbnz	r0, 80464c2 <HAL_SD_Init+0xa>
    return HAL_ERROR;
 80464be:	2001      	movs	r0, #1
}
 80464c0:	bd10      	pop	{r4, pc}
  if(hsd->State == HAL_SD_STATE_RESET)
 80464c2:	f890 3034 	ldrb.w	r3, [r0, #52]	; 0x34
 80464c6:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80464ca:	b913      	cbnz	r3, 80464d2 <HAL_SD_Init+0x1a>
    hsd->Lock = HAL_UNLOCKED;
 80464cc:	7702      	strb	r2, [r0, #28]
    HAL_SD_MspInit(hsd);
 80464ce:	f009 fbf7 	bl	804fcc0 <HAL_SD_MspInit>
  hsd->State = HAL_SD_STATE_BUSY;
 80464d2:	2303      	movs	r3, #3
 80464d4:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 80464d8:	4620      	mov	r0, r4
 80464da:	f7ff fef9 	bl	80462d0 <HAL_SD_InitCard>
 80464de:	2800      	cmp	r0, #0
 80464e0:	d1ed      	bne.n	80464be <HAL_SD_Init+0x6>
  hsd->State = HAL_SD_STATE_READY;
 80464e2:	2301      	movs	r3, #1
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80464e4:	63a0      	str	r0, [r4, #56]	; 0x38
  hsd->Context = SD_CONTEXT_NONE;
 80464e6:	6320      	str	r0, [r4, #48]	; 0x30
  hsd->State = HAL_SD_STATE_READY;
 80464e8:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
  return HAL_OK;
 80464ec:	e7e8      	b.n	80464c0 <HAL_SD_Init+0x8>

080464ee <HAL_SD_GetCardInfo>:
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 80464ee:	6c43      	ldr	r3, [r0, #68]	; 0x44
 80464f0:	600b      	str	r3, [r1, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 80464f2:	6c83      	ldr	r3, [r0, #72]	; 0x48
 80464f4:	604b      	str	r3, [r1, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 80464f6:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 80464f8:	608b      	str	r3, [r1, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 80464fa:	6d03      	ldr	r3, [r0, #80]	; 0x50
 80464fc:	60cb      	str	r3, [r1, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 80464fe:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8046500:	610b      	str	r3, [r1, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 8046502:	6d83      	ldr	r3, [r0, #88]	; 0x58
 8046504:	614b      	str	r3, [r1, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 8046506:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
 8046508:	618b      	str	r3, [r1, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 804650a:	6e03      	ldr	r3, [r0, #96]	; 0x60
 804650c:	61cb      	str	r3, [r1, #28]
}
 804650e:	2000      	movs	r0, #0
 8046510:	4770      	bx	lr
	...

08046514 <HAL_SD_ConfigWideBusOperation>:
{
 8046514:	b5f0      	push	{r4, r5, r6, r7, lr}
  hsd->State = HAL_SD_STATE_BUSY;
 8046516:	2303      	movs	r3, #3
 8046518:	f880 3034 	strb.w	r3, [r0, #52]	; 0x34
  if(hsd->SdCard.CardType != CARD_SECURED)
 804651c:	6c43      	ldr	r3, [r0, #68]	; 0x44
 804651e:	2b03      	cmp	r3, #3
{
 8046520:	b08b      	sub	sp, #44	; 0x2c
 8046522:	4604      	mov	r4, r0
 8046524:	460e      	mov	r6, r1
  if(hsd->SdCard.CardType != CARD_SECURED)
 8046526:	d002      	beq.n	804652e <HAL_SD_ConfigWideBusOperation+0x1a>
    if(WideMode == SDIO_BUS_WIDE_8B)
 8046528:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
 804652c:	d103      	bne.n	8046536 <HAL_SD_ConfigWideBusOperation+0x22>
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 804652e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8046530:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8046534:	e053      	b.n	80465de <HAL_SD_ConfigWideBusOperation+0xca>
    else if(WideMode == SDIO_BUS_WIDE_4B)
 8046536:	f5b1 6f00 	cmp.w	r1, #2048	; 0x800
 804653a:	6800      	ldr	r0, [r0, #0]
 804653c:	d12a      	bne.n	8046594 <HAL_SD_ConfigWideBusOperation+0x80>
  uint32_t scr[2U] = {0U, 0U};
 804653e:	2100      	movs	r1, #0
 8046540:	e9cd 1104 	strd	r1, r1, [sp, #16]
  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8046544:	f001 fab9 	bl	8047aba <SDIO_GetResponse>
 8046548:	0180      	lsls	r0, r0, #6
 804654a:	d41e      	bmi.n	804658a <HAL_SD_ConfigWideBusOperation+0x76>
  errorstate = SD_FindSCR(hsd, scr);
 804654c:	a904      	add	r1, sp, #16
 804654e:	4620      	mov	r0, r4
 8046550:	f7ff fc53 	bl	8045dfa <SD_FindSCR>
  if(errorstate != HAL_SD_ERROR_NONE)
 8046554:	b960      	cbnz	r0, 8046570 <HAL_SD_ConfigWideBusOperation+0x5c>
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8046556:	9b05      	ldr	r3, [sp, #20]
 8046558:	0359      	lsls	r1, r3, #13
 804655a:	d518      	bpl.n	804658e <HAL_SD_ConfigWideBusOperation+0x7a>
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 804655c:	6d21      	ldr	r1, [r4, #80]	; 0x50
 804655e:	6820      	ldr	r0, [r4, #0]
 8046560:	0409      	lsls	r1, r1, #16
 8046562:	f001 fbd3 	bl	8047d0c <SDMMC_CmdAppCommand>
    if(errorstate != HAL_SD_ERROR_NONE)
 8046566:	b918      	cbnz	r0, 8046570 <HAL_SD_ConfigWideBusOperation+0x5c>
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 8046568:	2102      	movs	r1, #2
 804656a:	6820      	ldr	r0, [r4, #0]
 804656c:	f001 fbff 	bl	8047d6e <SDMMC_CmdBusWidth>
      hsd->ErrorCode |= errorstate;
 8046570:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8046572:	4318      	orrs	r0, r3
      hsd->ErrorCode |= errorstate;
 8046574:	63a0      	str	r0, [r4, #56]	; 0x38
  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 8046576:	6ba5      	ldr	r5, [r4, #56]	; 0x38
 8046578:	6827      	ldr	r7, [r4, #0]
 804657a:	b395      	cbz	r5, 80465e2 <HAL_SD_ConfigWideBusOperation+0xce>
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 804657c:	4b26      	ldr	r3, [pc, #152]	; (8046618 <HAL_SD_ConfigWideBusOperation+0x104>)
 804657e:	63bb      	str	r3, [r7, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8046580:	2001      	movs	r0, #1
 8046582:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
}
 8046586:	b00b      	add	sp, #44	; 0x2c
 8046588:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 804658a:	4630      	mov	r0, r6
 804658c:	e7f0      	b.n	8046570 <HAL_SD_ConfigWideBusOperation+0x5c>
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 804658e:	f04f 6080 	mov.w	r0, #67108864	; 0x4000000
 8046592:	e7ed      	b.n	8046570 <HAL_SD_ConfigWideBusOperation+0x5c>
    else if(WideMode == SDIO_BUS_WIDE_1B)
 8046594:	bb01      	cbnz	r1, 80465d8 <HAL_SD_ConfigWideBusOperation+0xc4>
  uint32_t scr[2U] = {0U, 0U};
 8046596:	e9cd 1104 	strd	r1, r1, [sp, #16]
  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 804659a:	f001 fa8e 	bl	8047aba <SDIO_GetResponse>
 804659e:	0182      	lsls	r2, r0, #6
 80465a0:	d414      	bmi.n	80465cc <HAL_SD_ConfigWideBusOperation+0xb8>
  errorstate = SD_FindSCR(hsd, scr);
 80465a2:	a904      	add	r1, sp, #16
 80465a4:	4620      	mov	r0, r4
 80465a6:	f7ff fc28 	bl	8045dfa <SD_FindSCR>
  if(errorstate != HAL_SD_ERROR_NONE)
 80465aa:	b960      	cbnz	r0, 80465c6 <HAL_SD_ConfigWideBusOperation+0xb2>
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 80465ac:	9b05      	ldr	r3, [sp, #20]
 80465ae:	03db      	lsls	r3, r3, #15
 80465b0:	d50f      	bpl.n	80465d2 <HAL_SD_ConfigWideBusOperation+0xbe>
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80465b2:	6d21      	ldr	r1, [r4, #80]	; 0x50
 80465b4:	6820      	ldr	r0, [r4, #0]
 80465b6:	0409      	lsls	r1, r1, #16
 80465b8:	f001 fba8 	bl	8047d0c <SDMMC_CmdAppCommand>
    if(errorstate != HAL_SD_ERROR_NONE)
 80465bc:	b918      	cbnz	r0, 80465c6 <HAL_SD_ConfigWideBusOperation+0xb2>
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 80465be:	4601      	mov	r1, r0
 80465c0:	6820      	ldr	r0, [r4, #0]
 80465c2:	f001 fbd4 	bl	8047d6e <SDMMC_CmdBusWidth>
      hsd->ErrorCode |= errorstate;
 80465c6:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 80465c8:	4308      	orrs	r0, r1
 80465ca:	e7d3      	b.n	8046574 <HAL_SD_ConfigWideBusOperation+0x60>
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 80465cc:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80465d0:	e7f9      	b.n	80465c6 <HAL_SD_ConfigWideBusOperation+0xb2>
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 80465d2:	f04f 6080 	mov.w	r0, #67108864	; 0x4000000
 80465d6:	e7f6      	b.n	80465c6 <HAL_SD_ConfigWideBusOperation+0xb2>
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 80465d8:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80465da:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80465de:	63a3      	str	r3, [r4, #56]	; 0x38
 80465e0:	e7c9      	b.n	8046576 <HAL_SD_ConfigWideBusOperation+0x62>
    Init.ClockEdge           = hsd->Init.ClockEdge;
 80465e2:	6863      	ldr	r3, [r4, #4]
 80465e4:	9304      	str	r3, [sp, #16]
    Init.ClockBypass         = hsd->Init.ClockBypass;
 80465e6:	68a3      	ldr	r3, [r4, #8]
 80465e8:	9305      	str	r3, [sp, #20]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 80465ea:	68e3      	ldr	r3, [r4, #12]
    Init.BusWide             = WideMode;
 80465ec:	e9cd 3606 	strd	r3, r6, [sp, #24]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 80465f0:	6963      	ldr	r3, [r4, #20]
 80465f2:	9308      	str	r3, [sp, #32]
    Init.ClockDiv            = hsd->Init.ClockDiv;
 80465f4:	69a3      	ldr	r3, [r4, #24]
 80465f6:	9309      	str	r3, [sp, #36]	; 0x24
    (void)SDIO_Init(hsd->Instance, Init);
 80465f8:	ab0a      	add	r3, sp, #40	; 0x28
 80465fa:	e913 0007 	ldmdb	r3, {r0, r1, r2}
 80465fe:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 8046602:	ab04      	add	r3, sp, #16
 8046604:	cb0e      	ldmia	r3, {r1, r2, r3}
 8046606:	4638      	mov	r0, r7
 8046608:	f001 fa14 	bl	8047a34 <SDIO_Init>
  hsd->State = HAL_SD_STATE_READY;
 804660c:	2301      	movs	r3, #1
 804660e:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
  return HAL_OK;
 8046612:	4628      	mov	r0, r5
 8046614:	e7b7      	b.n	8046586 <HAL_SD_ConfigWideBusOperation+0x72>
 8046616:	bf00      	nop
 8046618:	004005ff 	.word	0x004005ff

0804661c <HAL_SD_GetCardState>:
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 804661c:	6d01      	ldr	r1, [r0, #80]	; 0x50
{
 804661e:	b510      	push	{r4, lr}
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8046620:	0409      	lsls	r1, r1, #16
{
 8046622:	4604      	mov	r4, r0
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8046624:	6800      	ldr	r0, [r0, #0]
 8046626:	f001 fc4d 	bl	8047ec4 <SDMMC_CmdSendStatus>
  if(errorstate != HAL_SD_ERROR_NONE)
 804662a:	4601      	mov	r1, r0
 804662c:	b928      	cbnz	r0, 804663a <HAL_SD_GetCardState+0x1e>
  *pCardStatus = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 804662e:	6820      	ldr	r0, [r4, #0]
 8046630:	f001 fa43 	bl	8047aba <SDIO_GetResponse>
}
 8046634:	f3c0 2043 	ubfx	r0, r0, #9, #4
 8046638:	bd10      	pop	{r4, pc}
    hsd->ErrorCode |= errorstate;
 804663a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 804663c:	4319      	orrs	r1, r3
 804663e:	63a1      	str	r1, [r4, #56]	; 0x38
  uint32_t resp1 = 0;
 8046640:	2000      	movs	r0, #0
 8046642:	e7f7      	b.n	8046634 <HAL_SD_GetCardState+0x18>

08046644 <SD_DMAError>:
{
 8046644:	b510      	push	{r4, lr}
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8046646:	6b84      	ldr	r4, [r0, #56]	; 0x38
  if(HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 8046648:	f7fd fe0a 	bl	8044260 <HAL_DMA_GetError>
 804664c:	2802      	cmp	r0, #2
 804664e:	d026      	beq.n	804669e <SD_DMAError+0x5a>
    RxErrorCode = hsd->hdmarx->ErrorCode;
 8046650:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8046652:	6d5a      	ldr	r2, [r3, #84]	; 0x54
    TxErrorCode = hsd->hdmatx->ErrorCode;  
 8046654:	6be3      	ldr	r3, [r4, #60]	; 0x3c
    if((RxErrorCode == HAL_DMA_ERROR_TE) || (TxErrorCode == HAL_DMA_ERROR_TE))
 8046656:	2a01      	cmp	r2, #1
    TxErrorCode = hsd->hdmatx->ErrorCode;  
 8046658:	6d5b      	ldr	r3, [r3, #84]	; 0x54
    if((RxErrorCode == HAL_DMA_ERROR_TE) || (TxErrorCode == HAL_DMA_ERROR_TE))
 804665a:	d001      	beq.n	8046660 <SD_DMAError+0x1c>
 804665c:	2b01      	cmp	r3, #1
 804665e:	d11b      	bne.n	8046698 <SD_DMAError+0x54>
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8046660:	6823      	ldr	r3, [r4, #0]
 8046662:	4a0f      	ldr	r2, [pc, #60]	; (80466a0 <SD_DMAError+0x5c>)
 8046664:	639a      	str	r2, [r3, #56]	; 0x38
      __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 8046666:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8046668:	f422 729d 	bic.w	r2, r2, #314	; 0x13a
 804666c:	63da      	str	r2, [r3, #60]	; 0x3c
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 804666e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8046670:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8046674:	63a3      	str	r3, [r4, #56]	; 0x38
      CardState = HAL_SD_GetCardState(hsd);
 8046676:	4620      	mov	r0, r4
 8046678:	f7ff ffd0 	bl	804661c <HAL_SD_GetCardState>
      if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 804667c:	3805      	subs	r0, #5
 804667e:	2801      	cmp	r0, #1
 8046680:	d805      	bhi.n	804668e <SD_DMAError+0x4a>
        hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8046682:	6820      	ldr	r0, [r4, #0]
 8046684:	f001 faa8 	bl	8047bd8 <SDMMC_CmdStopTransfer>
 8046688:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 804668a:	4318      	orrs	r0, r3
 804668c:	63a0      	str	r0, [r4, #56]	; 0x38
      hsd->State= HAL_SD_STATE_READY;
 804668e:	2301      	movs	r3, #1
 8046690:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8046694:	2300      	movs	r3, #0
 8046696:	6323      	str	r3, [r4, #48]	; 0x30
    HAL_SD_ErrorCallback(hsd);
 8046698:	4620      	mov	r0, r4
 804669a:	f7ff fd41 	bl	8046120 <HAL_SD_ErrorCallback>
}
 804669e:	bd10      	pop	{r4, pc}
 80466a0:	004005ff 	.word	0x004005ff

080466a4 <SD_DMATxAbort>:
{
 80466a4:	b510      	push	{r4, lr}
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 80466a6:	6b84      	ldr	r4, [r0, #56]	; 0x38
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 80466a8:	6823      	ldr	r3, [r4, #0]
 80466aa:	f240 523a 	movw	r2, #1338	; 0x53a
 80466ae:	639a      	str	r2, [r3, #56]	; 0x38
  CardState = HAL_SD_GetCardState(hsd);
 80466b0:	4620      	mov	r0, r4
 80466b2:	f7ff ffb3 	bl	804661c <HAL_SD_GetCardState>
  hsd->State = HAL_SD_STATE_READY;
 80466b6:	2301      	movs	r3, #1
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 80466b8:	3805      	subs	r0, #5
  hsd->State = HAL_SD_STATE_READY;
 80466ba:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 80466be:	2801      	cmp	r0, #1
  hsd->Context = SD_CONTEXT_NONE;
 80466c0:	f04f 0300 	mov.w	r3, #0
 80466c4:	6323      	str	r3, [r4, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 80466c6:	d805      	bhi.n	80466d4 <SD_DMATxAbort+0x30>
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 80466c8:	6820      	ldr	r0, [r4, #0]
 80466ca:	f001 fa85 	bl	8047bd8 <SDMMC_CmdStopTransfer>
 80466ce:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80466d0:	4318      	orrs	r0, r3
 80466d2:	63a0      	str	r0, [r4, #56]	; 0x38
  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 80466d4:	6ba3      	ldr	r3, [r4, #56]	; 0x38
    HAL_SD_AbortCallback(hsd);
 80466d6:	4620      	mov	r0, r4
  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 80466d8:	b913      	cbnz	r3, 80466e0 <SD_DMATxAbort+0x3c>
    HAL_SD_AbortCallback(hsd);
 80466da:	f7fd f808 	bl	80436ee <HAL_SD_AbortCallback>
}
 80466de:	bd10      	pop	{r4, pc}
    HAL_SD_ErrorCallback(hsd);
 80466e0:	f7ff fd1e 	bl	8046120 <HAL_SD_ErrorCallback>
}
 80466e4:	e7fb      	b.n	80466de <SD_DMATxAbort+0x3a>
	...

080466e8 <HAL_SD_IRQHandler>:
{
 80466e8:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  uint32_t context = hsd->Context;
 80466ec:	6b05      	ldr	r5, [r0, #48]	; 0x30
{
 80466ee:	4604      	mov	r4, r0
  if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 80466f0:	6800      	ldr	r0, [r0, #0]
 80466f2:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80466f4:	041a      	lsls	r2, r3, #16
 80466f6:	d51f      	bpl.n	8046738 <HAL_SD_IRQHandler+0x50>
 80466f8:	072b      	lsls	r3, r5, #28
 80466fa:	d51d      	bpl.n	8046738 <HAL_SD_IRQHandler+0x50>
{
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pRxBuffPtr;
  dataremaining = hsd->RxXferSize;
 80466fc:	6ae7      	ldr	r7, [r4, #44]	; 0x2c

  if (dataremaining > 0U)
 80466fe:	b1c7      	cbz	r7, 8046732 <HAL_SD_IRQHandler+0x4a>
  tmp = hsd->pRxBuffPtr;
 8046700:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8046702:	1d35      	adds	r5, r6, #4
 8046704:	f106 0824 	add.w	r8, r6, #36	; 0x24
  {
    /* Read data from SDIO Rx FIFO */
    for(count = 0U; count < 8U; count++)
    {
      data = SDIO_ReadFIFO(hsd->Instance);
 8046708:	6820      	ldr	r0, [r4, #0]
 804670a:	f001 f9af 	bl	8047a6c <SDIO_ReadFIFO>
      *tmp = (uint8_t)(data & 0xFFU);
      tmp++;
      dataremaining--;
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 804670e:	0a03      	lsrs	r3, r0, #8
      *tmp = (uint8_t)(data & 0xFFU);
 8046710:	f805 0c04 	strb.w	r0, [r5, #-4]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 8046714:	f805 3c03 	strb.w	r3, [r5, #-3]
      tmp++;
      dataremaining--;
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 8046718:	0c03      	lsrs	r3, r0, #16
      tmp++;
      dataremaining--;
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 804671a:	0e00      	lsrs	r0, r0, #24
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 804671c:	f805 3c02 	strb.w	r3, [r5, #-2]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 8046720:	f805 0c01 	strb.w	r0, [r5, #-1]
 8046724:	3504      	adds	r5, #4
    for(count = 0U; count < 8U; count++)
 8046726:	4545      	cmp	r5, r8
 8046728:	d1ee      	bne.n	8046708 <HAL_SD_IRQHandler+0x20>
      tmp++;
      dataremaining--;
    }

    hsd->pRxBuffPtr = tmp;
 804672a:	3620      	adds	r6, #32
    hsd->RxXferSize = dataremaining;
 804672c:	3f20      	subs	r7, #32
    hsd->pRxBuffPtr = tmp;
 804672e:	62a6      	str	r6, [r4, #40]	; 0x28
    hsd->RxXferSize = dataremaining;
 8046730:	62e7      	str	r7, [r4, #44]	; 0x2c
}
 8046732:	b002      	add	sp, #8
 8046734:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) != RESET)
 8046738:	6b43      	ldr	r3, [r0, #52]	; 0x34
 804673a:	05df      	lsls	r7, r3, #23
 804673c:	d545      	bpl.n	80467ca <HAL_SD_IRQHandler+0xe2>
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DATAEND);
 804673e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8046742:	6383      	str	r3, [r0, #56]	; 0x38
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 8046744:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 8046746:	f423 4343 	bic.w	r3, r3, #49920	; 0xc300
 804674a:	f023 033a 	bic.w	r3, r3, #58	; 0x3a
 804674e:	63c3      	str	r3, [r0, #60]	; 0x3c
    hsd->Instance->DCTRL &= ~(SDIO_DCTRL_DTEN);
 8046750:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
    if((context & SD_CONTEXT_IT) != 0U)
 8046752:	072e      	lsls	r6, r5, #28
    hsd->Instance->DCTRL &= ~(SDIO_DCTRL_DTEN);
 8046754:	f023 0301 	bic.w	r3, r3, #1
 8046758:	62c3      	str	r3, [r0, #44]	; 0x2c
    if((context & SD_CONTEXT_IT) != 0U)
 804675a:	d51b      	bpl.n	8046794 <HAL_SD_IRQHandler+0xac>
      if(((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 804675c:	f015 0f22 	tst.w	r5, #34	; 0x22
 8046760:	d008      	beq.n	8046774 <HAL_SD_IRQHandler+0x8c>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8046762:	f001 fa39 	bl	8047bd8 <SDMMC_CmdStopTransfer>
        if(errorstate != HAL_SD_ERROR_NONE)
 8046766:	b128      	cbz	r0, 8046774 <HAL_SD_IRQHandler+0x8c>
          hsd->ErrorCode |= errorstate;
 8046768:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 804676a:	4318      	orrs	r0, r3
 804676c:	63a0      	str	r0, [r4, #56]	; 0x38
          HAL_SD_ErrorCallback(hsd);
 804676e:	4620      	mov	r0, r4
 8046770:	f7ff fcd6 	bl	8046120 <HAL_SD_ErrorCallback>
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8046774:	6823      	ldr	r3, [r4, #0]
 8046776:	f240 523a 	movw	r2, #1338	; 0x53a
 804677a:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 804677c:	2301      	movs	r3, #1
 804677e:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 8046782:	07a9      	lsls	r1, r5, #30
      hsd->Context = SD_CONTEXT_NONE;
 8046784:	f04f 0300 	mov.w	r3, #0
 8046788:	6323      	str	r3, [r4, #48]	; 0x30
        HAL_SD_RxCpltCallback(hsd);
 804678a:	4620      	mov	r0, r4
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 804678c:	d01a      	beq.n	80467c4 <HAL_SD_IRQHandler+0xdc>
        HAL_SD_RxCpltCallback(hsd);
 804678e:	f7fc ffb6 	bl	80436fe <HAL_SD_RxCpltCallback>
 8046792:	e7ce      	b.n	8046732 <HAL_SD_IRQHandler+0x4a>
    else if((context & SD_CONTEXT_DMA) != 0U)
 8046794:	062a      	lsls	r2, r5, #24
 8046796:	d5cc      	bpl.n	8046732 <HAL_SD_IRQHandler+0x4a>
      if((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 8046798:	06ab      	lsls	r3, r5, #26
 804679a:	d508      	bpl.n	80467ae <HAL_SD_IRQHandler+0xc6>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 804679c:	f001 fa1c 	bl	8047bd8 <SDMMC_CmdStopTransfer>
        if(errorstate != HAL_SD_ERROR_NONE)
 80467a0:	b128      	cbz	r0, 80467ae <HAL_SD_IRQHandler+0xc6>
          hsd->ErrorCode |= errorstate;
 80467a2:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80467a4:	4318      	orrs	r0, r3
 80467a6:	63a0      	str	r0, [r4, #56]	; 0x38
          HAL_SD_ErrorCallback(hsd);
 80467a8:	4620      	mov	r0, r4
 80467aa:	f7ff fcb9 	bl	8046120 <HAL_SD_ErrorCallback>
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) == 0U) && ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) == 0U))
 80467ae:	07af      	lsls	r7, r5, #30
 80467b0:	d1bf      	bne.n	8046732 <HAL_SD_IRQHandler+0x4a>
        hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 80467b2:	6822      	ldr	r2, [r4, #0]
 80467b4:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 80467b6:	f023 0308 	bic.w	r3, r3, #8
 80467ba:	62d3      	str	r3, [r2, #44]	; 0x2c
        hsd->State = HAL_SD_STATE_READY;
 80467bc:	2301      	movs	r3, #1
 80467be:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
        HAL_SD_TxCpltCallback(hsd);
 80467c2:	4620      	mov	r0, r4
 80467c4:	f7fc ff97 	bl	80436f6 <HAL_SD_TxCpltCallback>
 80467c8:	e7b3      	b.n	8046732 <HAL_SD_IRQHandler+0x4a>
  else if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 80467ca:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80467cc:	045e      	lsls	r6, r3, #17
 80467ce:	d526      	bpl.n	804681e <HAL_SD_IRQHandler+0x136>
 80467d0:	0729      	lsls	r1, r5, #28
 80467d2:	d524      	bpl.n	804681e <HAL_SD_IRQHandler+0x136>
{
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pTxBuffPtr;
  dataremaining = hsd->TxXferSize;
 80467d4:	6a67      	ldr	r7, [r4, #36]	; 0x24

  if (dataremaining > 0U)
 80467d6:	2f00      	cmp	r7, #0
 80467d8:	d0ab      	beq.n	8046732 <HAL_SD_IRQHandler+0x4a>
  tmp = hsd->pTxBuffPtr;
 80467da:	6a26      	ldr	r6, [r4, #32]
 80467dc:	1d35      	adds	r5, r6, #4
 80467de:	f106 0824 	add.w	r8, r6, #36	; 0x24
  {
    /* Write data to SDIO Tx FIFO */
    for(count = 0U; count < 8U; count++)
    {
      data = (uint32_t)(*tmp);
 80467e2:	f815 3c04 	ldrb.w	r3, [r5, #-4]
 80467e6:	9301      	str	r3, [sp, #4]
      tmp++;
      dataremaining--;
      data |= ((uint32_t)(*tmp) << 8U);
 80467e8:	f815 2c03 	ldrb.w	r2, [r5, #-3]
      tmp++;
      dataremaining--;
      data |= ((uint32_t)(*tmp) << 24U);
      tmp++;
      dataremaining--;
      (void)SDIO_WriteFIFO(hsd->Instance, &data);
 80467ec:	6820      	ldr	r0, [r4, #0]
      data |= ((uint32_t)(*tmp) << 8U);
 80467ee:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80467f2:	9301      	str	r3, [sp, #4]
      data |= ((uint32_t)(*tmp) << 16U);
 80467f4:	f815 2c02 	ldrb.w	r2, [r5, #-2]
 80467f8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80467fc:	9301      	str	r3, [sp, #4]
      data |= ((uint32_t)(*tmp) << 24U);
 80467fe:	f815 2c01 	ldrb.w	r2, [r5, #-1]
      (void)SDIO_WriteFIFO(hsd->Instance, &data);
 8046802:	a901      	add	r1, sp, #4
      data |= ((uint32_t)(*tmp) << 24U);
 8046804:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8046808:	3504      	adds	r5, #4
 804680a:	9301      	str	r3, [sp, #4]
      (void)SDIO_WriteFIFO(hsd->Instance, &data);
 804680c:	f001 f931 	bl	8047a72 <SDIO_WriteFIFO>
    for(count = 0U; count < 8U; count++)
 8046810:	4545      	cmp	r5, r8
 8046812:	d1e6      	bne.n	80467e2 <HAL_SD_IRQHandler+0xfa>
    }

    hsd->pTxBuffPtr = tmp;
 8046814:	3620      	adds	r6, #32
    hsd->TxXferSize = dataremaining;
 8046816:	3f20      	subs	r7, #32
    hsd->pTxBuffPtr = tmp;
 8046818:	6226      	str	r6, [r4, #32]
    hsd->TxXferSize = dataremaining;
 804681a:	6267      	str	r7, [r4, #36]	; 0x24
 804681c:	e789      	b.n	8046732 <HAL_SD_IRQHandler+0x4a>
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_RXOVERR | SDIO_FLAG_TXUNDERR | SDIO_FLAG_STBITERR) != RESET)
 804681e:	6b42      	ldr	r2, [r0, #52]	; 0x34
 8046820:	f240 233a 	movw	r3, #570	; 0x23a
 8046824:	421a      	tst	r2, r3
 8046826:	d084      	beq.n	8046732 <HAL_SD_IRQHandler+0x4a>
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL) != RESET)
 8046828:	6b43      	ldr	r3, [r0, #52]	; 0x34
 804682a:	079a      	lsls	r2, r3, #30
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 804682c:	bf42      	ittt	mi
 804682e:	6ba3      	ldrmi	r3, [r4, #56]	; 0x38
 8046830:	f043 0302 	orrmi.w	r3, r3, #2
 8046834:	63a3      	strmi	r3, [r4, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT) != RESET)
 8046836:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8046838:	071b      	lsls	r3, r3, #28
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 804683a:	bf42      	ittt	mi
 804683c:	6ba3      	ldrmi	r3, [r4, #56]	; 0x38
 804683e:	f043 0308 	orrmi.w	r3, r3, #8
 8046842:	63a3      	strmi	r3, [r4, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR) != RESET)
 8046844:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8046846:	069f      	lsls	r7, r3, #26
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 8046848:	bf42      	ittt	mi
 804684a:	6ba3      	ldrmi	r3, [r4, #56]	; 0x38
 804684c:	f043 0320 	orrmi.w	r3, r3, #32
 8046850:	63a3      	strmi	r3, [r4, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR) != RESET)
 8046852:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8046854:	06de      	lsls	r6, r3, #27
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 8046856:	bf42      	ittt	mi
 8046858:	6ba3      	ldrmi	r3, [r4, #56]	; 0x38
 804685a:	f043 0310 	orrmi.w	r3, r3, #16
 804685e:	63a3      	strmi	r3, [r4, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_STBITERR) != RESET)
 8046860:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8046862:	0599      	lsls	r1, r3, #22
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8046864:	bf42      	ittt	mi
 8046866:	6ba3      	ldrmi	r3, [r4, #56]	; 0x38
 8046868:	f043 0308 	orrmi.w	r3, r3, #8
 804686c:	63a3      	strmi	r3, [r4, #56]	; 0x38
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS | SDIO_FLAG_STBITERR);
 804686e:	f240 733a 	movw	r3, #1850	; 0x73a
 8046872:	6383      	str	r3, [r0, #56]	; 0x38
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 8046874:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 8046876:	f423 734e 	bic.w	r3, r3, #824	; 0x338
 804687a:	f023 0302 	bic.w	r3, r3, #2
 804687e:	63c3      	str	r3, [r0, #60]	; 0x3c
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8046880:	f001 f9aa 	bl	8047bd8 <SDMMC_CmdStopTransfer>
 8046884:	6ba3      	ldr	r3, [r4, #56]	; 0x38
    if((context & SD_CONTEXT_IT) != 0U)
 8046886:	072a      	lsls	r2, r5, #28
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8046888:	ea40 0003 	orr.w	r0, r0, r3
 804688c:	63a0      	str	r0, [r4, #56]	; 0x38
    if((context & SD_CONTEXT_IT) != 0U)
 804688e:	d508      	bpl.n	80468a2 <HAL_SD_IRQHandler+0x1ba>
      hsd->State = HAL_SD_STATE_READY;
 8046890:	2301      	movs	r3, #1
 8046892:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8046896:	2300      	movs	r3, #0
 8046898:	6323      	str	r3, [r4, #48]	; 0x30
      HAL_SD_ErrorCallback(hsd);
 804689a:	4620      	mov	r0, r4
 804689c:	f7ff fc40 	bl	8046120 <HAL_SD_ErrorCallback>
 80468a0:	e747      	b.n	8046732 <HAL_SD_IRQHandler+0x4a>
    else if((context & SD_CONTEXT_DMA) != 0U)
 80468a2:	062b      	lsls	r3, r5, #24
 80468a4:	f57f af45 	bpl.w	8046732 <HAL_SD_IRQHandler+0x4a>
      if(((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 80468a8:	f015 0f30 	tst.w	r5, #48	; 0x30
 80468ac:	d00b      	beq.n	80468c6 <HAL_SD_IRQHandler+0x1de>
        hsd->hdmatx->XferAbortCallback = SD_DMATxAbort;
 80468ae:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 80468b0:	4b10      	ldr	r3, [pc, #64]	; (80468f4 <HAL_SD_IRQHandler+0x20c>)
 80468b2:	6503      	str	r3, [r0, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 80468b4:	f7fd fc04 	bl	80440c0 <HAL_DMA_Abort_IT>
 80468b8:	2800      	cmp	r0, #0
 80468ba:	f43f af3a 	beq.w	8046732 <HAL_SD_IRQHandler+0x4a>
          SD_DMATxAbort(hsd->hdmatx);
 80468be:	6be0      	ldr	r0, [r4, #60]	; 0x3c
          SD_DMARxAbort(hsd->hdmarx);
 80468c0:	f7ff fef0 	bl	80466a4 <SD_DMATxAbort>
 80468c4:	e735      	b.n	8046732 <HAL_SD_IRQHandler+0x4a>
      else if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 80468c6:	f015 0503 	ands.w	r5, r5, #3
 80468ca:	d009      	beq.n	80468e0 <HAL_SD_IRQHandler+0x1f8>
        hsd->hdmarx->XferAbortCallback = SD_DMARxAbort;
 80468cc:	6c20      	ldr	r0, [r4, #64]	; 0x40
 80468ce:	4b0a      	ldr	r3, [pc, #40]	; (80468f8 <HAL_SD_IRQHandler+0x210>)
 80468d0:	6503      	str	r3, [r0, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 80468d2:	f7fd fbf5 	bl	80440c0 <HAL_DMA_Abort_IT>
 80468d6:	2800      	cmp	r0, #0
 80468d8:	f43f af2b 	beq.w	8046732 <HAL_SD_IRQHandler+0x4a>
          SD_DMARxAbort(hsd->hdmarx);
 80468dc:	6c20      	ldr	r0, [r4, #64]	; 0x40
 80468de:	e7ef      	b.n	80468c0 <HAL_SD_IRQHandler+0x1d8>
        hsd->State = HAL_SD_STATE_READY;
 80468e0:	2301      	movs	r3, #1
        hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80468e2:	63a5      	str	r5, [r4, #56]	; 0x38
        HAL_SD_AbortCallback(hsd);
 80468e4:	4620      	mov	r0, r4
        hsd->State = HAL_SD_STATE_READY;
 80468e6:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 80468ea:	6325      	str	r5, [r4, #48]	; 0x30
        HAL_SD_AbortCallback(hsd);
 80468ec:	f7fc feff 	bl	80436ee <HAL_SD_AbortCallback>
}
 80468f0:	e71f      	b.n	8046732 <HAL_SD_IRQHandler+0x4a>
 80468f2:	bf00      	nop
 80468f4:	080466a5 	.word	0x080466a5
 80468f8:	080468fd 	.word	0x080468fd

080468fc <SD_DMARxAbort>:
 80468fc:	f7ff bed2 	b.w	80466a4 <SD_DMATxAbort>

08046900 <SPI_WaitFlagStateUntilTimeout.constprop.7>:
  * @param  State flag state to check
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
 8046900:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8046902:	4604      	mov	r4, r0
 8046904:	460e      	mov	r6, r1
 8046906:	4615      	mov	r5, r2
 8046908:	461f      	mov	r7, r3
                                                       uint32_t Timeout, uint32_t Tickstart)
{
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 804690a:	6821      	ldr	r1, [r4, #0]
 804690c:	688a      	ldr	r2, [r1, #8]
 804690e:	ea36 0302 	bics.w	r3, r6, r2
 8046912:	d001      	beq.n	8046918 <SPI_WaitFlagStateUntilTimeout.constprop.7+0x18>
        return HAL_TIMEOUT;
      }
    }
  }

  return HAL_OK;
 8046914:	2000      	movs	r0, #0
 8046916:	e02d      	b.n	8046974 <SPI_WaitFlagStateUntilTimeout.constprop.7+0x74>
    if (Timeout != HAL_MAX_DELAY)
 8046918:	1c6b      	adds	r3, r5, #1
 804691a:	d0f7      	beq.n	804690c <SPI_WaitFlagStateUntilTimeout.constprop.7+0xc>
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 804691c:	f7fd f82a 	bl	8043974 <HAL_GetTick>
 8046920:	1bc0      	subs	r0, r0, r7
 8046922:	4285      	cmp	r5, r0
 8046924:	d8f1      	bhi.n	804690a <SPI_WaitFlagStateUntilTimeout.constprop.7+0xa>
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8046926:	6823      	ldr	r3, [r4, #0]
 8046928:	685a      	ldr	r2, [r3, #4]
 804692a:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 804692e:	605a      	str	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8046930:	6862      	ldr	r2, [r4, #4]
 8046932:	f5b2 7f82 	cmp.w	r2, #260	; 0x104
 8046936:	d10a      	bne.n	804694e <SPI_WaitFlagStateUntilTimeout.constprop.7+0x4e>
 8046938:	68a2      	ldr	r2, [r4, #8]
 804693a:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 804693e:	d002      	beq.n	8046946 <SPI_WaitFlagStateUntilTimeout.constprop.7+0x46>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8046940:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 8046944:	d103      	bne.n	804694e <SPI_WaitFlagStateUntilTimeout.constprop.7+0x4e>
          __HAL_SPI_DISABLE(hspi);
 8046946:	681a      	ldr	r2, [r3, #0]
 8046948:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 804694c:	601a      	str	r2, [r3, #0]
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 804694e:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8046950:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 8046954:	d107      	bne.n	8046966 <SPI_WaitFlagStateUntilTimeout.constprop.7+0x66>
          SPI_RESET_CRC(hspi);
 8046956:	681a      	ldr	r2, [r3, #0]
 8046958:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 804695c:	601a      	str	r2, [r3, #0]
 804695e:	681a      	ldr	r2, [r3, #0]
 8046960:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8046964:	601a      	str	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 8046966:	2301      	movs	r3, #1
 8046968:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
        __HAL_UNLOCK(hspi);
 804696c:	2300      	movs	r3, #0
 804696e:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
 8046972:	2003      	movs	r0, #3
}
 8046974:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08046978 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8046978:	b573      	push	{r0, r1, r4, r5, r6, lr}
 804697a:	4613      	mov	r3, r2
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 804697c:	4a12      	ldr	r2, [pc, #72]	; (80469c8 <SPI_EndRxTxTransaction+0x50>)
 804697e:	4e13      	ldr	r6, [pc, #76]	; (80469cc <SPI_EndRxTxTransaction+0x54>)
 8046980:	6815      	ldr	r5, [r2, #0]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8046982:	6842      	ldr	r2, [r0, #4]
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8046984:	fbb5 f6f6 	udiv	r6, r5, r6
 8046988:	f44f 757a 	mov.w	r5, #1000	; 0x3e8
 804698c:	4375      	muls	r5, r6
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 804698e:	f5b2 7f82 	cmp.w	r2, #260	; 0x104
{
 8046992:	4604      	mov	r4, r0
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8046994:	9501      	str	r5, [sp, #4]
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8046996:	d10b      	bne.n	80469b0 <SPI_EndRxTxTransaction+0x38>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8046998:	460a      	mov	r2, r1
 804699a:	2180      	movs	r1, #128	; 0x80
 804699c:	f7ff ffb0 	bl	8046900 <SPI_WaitFlagStateUntilTimeout.constprop.7>
 80469a0:	b178      	cbz	r0, 80469c2 <SPI_EndRxTxTransaction+0x4a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80469a2:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80469a4:	f043 0320 	orr.w	r3, r3, #32
 80469a8:	6563      	str	r3, [r4, #84]	; 0x54
      return HAL_TIMEOUT;
 80469aa:	2003      	movs	r0, #3
      count--;
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
  }

  return HAL_OK;
}
 80469ac:	b002      	add	sp, #8
 80469ae:	bd70      	pop	{r4, r5, r6, pc}
      if (count == 0U)
 80469b0:	9b01      	ldr	r3, [sp, #4]
 80469b2:	b133      	cbz	r3, 80469c2 <SPI_EndRxTxTransaction+0x4a>
      count--;
 80469b4:	9b01      	ldr	r3, [sp, #4]
 80469b6:	3b01      	subs	r3, #1
 80469b8:	9301      	str	r3, [sp, #4]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80469ba:	6823      	ldr	r3, [r4, #0]
 80469bc:	689b      	ldr	r3, [r3, #8]
 80469be:	061b      	lsls	r3, r3, #24
 80469c0:	d4f6      	bmi.n	80469b0 <SPI_EndRxTxTransaction+0x38>
  return HAL_OK;
 80469c2:	2000      	movs	r0, #0
 80469c4:	e7f2      	b.n	80469ac <SPI_EndRxTxTransaction+0x34>
 80469c6:	bf00      	nop
 80469c8:	2000120c 	.word	0x2000120c
 80469cc:	016e3600 	.word	0x016e3600

080469d0 <HAL_SPI_Init>:
{
 80469d0:	b510      	push	{r4, lr}
  if (hspi == NULL)
 80469d2:	4604      	mov	r4, r0
 80469d4:	2800      	cmp	r0, #0
 80469d6:	d036      	beq.n	8046a46 <HAL_SPI_Init+0x76>
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80469d8:	2300      	movs	r3, #0
 80469da:	6283      	str	r3, [r0, #40]	; 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 80469dc:	f890 3051 	ldrb.w	r3, [r0, #81]	; 0x51
 80469e0:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80469e4:	b91b      	cbnz	r3, 80469ee <HAL_SPI_Init+0x1e>
    hspi->Lock = HAL_UNLOCKED;
 80469e6:	f880 2050 	strb.w	r2, [r0, #80]	; 0x50
    HAL_SPI_MspInit(hspi);
 80469ea:	f009 fadb 	bl	804ffa4 <HAL_SPI_MspInit>
  __HAL_SPI_DISABLE(hspi);
 80469ee:	6821      	ldr	r1, [r4, #0]
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 80469f0:	69a2      	ldr	r2, [r4, #24]
  hspi->State = HAL_SPI_STATE_BUSY;
 80469f2:	2302      	movs	r3, #2
 80469f4:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_SPI_DISABLE(hspi);
 80469f8:	680b      	ldr	r3, [r1, #0]
 80469fa:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80469fe:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8046a00:	e9d4 3001 	ldrd	r3, r0, [r4, #4]
 8046a04:	4303      	orrs	r3, r0
 8046a06:	68e0      	ldr	r0, [r4, #12]
 8046a08:	4303      	orrs	r3, r0
 8046a0a:	6920      	ldr	r0, [r4, #16]
 8046a0c:	4303      	orrs	r3, r0
 8046a0e:	6960      	ldr	r0, [r4, #20]
 8046a10:	4303      	orrs	r3, r0
 8046a12:	69e0      	ldr	r0, [r4, #28]
 8046a14:	4303      	orrs	r3, r0
 8046a16:	6a20      	ldr	r0, [r4, #32]
 8046a18:	4303      	orrs	r3, r0
 8046a1a:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8046a1c:	4303      	orrs	r3, r0
 8046a1e:	f402 7000 	and.w	r0, r2, #512	; 0x200
 8046a22:	4303      	orrs	r3, r0
 8046a24:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8046a26:	0c12      	lsrs	r2, r2, #16
 8046a28:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8046a2a:	f002 0204 	and.w	r2, r2, #4
 8046a2e:	431a      	orrs	r2, r3
 8046a30:	604a      	str	r2, [r1, #4]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8046a32:	69cb      	ldr	r3, [r1, #28]
 8046a34:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8046a38:	61cb      	str	r3, [r1, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8046a3a:	2000      	movs	r0, #0
  hspi->State     = HAL_SPI_STATE_READY;
 8046a3c:	2301      	movs	r3, #1
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8046a3e:	6560      	str	r0, [r4, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8046a40:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
}
 8046a44:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8046a46:	2001      	movs	r0, #1
 8046a48:	e7fc      	b.n	8046a44 <HAL_SPI_Init+0x74>

08046a4a <HAL_SPI_TransmitReceive>:
{
 8046a4a:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8046a4e:	461e      	mov	r6, r3
  __HAL_LOCK(hspi);
 8046a50:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
{
 8046a54:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  __HAL_LOCK(hspi);
 8046a56:	2b01      	cmp	r3, #1
{
 8046a58:	4604      	mov	r4, r0
 8046a5a:	460d      	mov	r5, r1
 8046a5c:	4691      	mov	r9, r2
  __HAL_LOCK(hspi);
 8046a5e:	f000 80e2 	beq.w	8046c26 <HAL_SPI_TransmitReceive+0x1dc>
 8046a62:	2301      	movs	r3, #1
 8046a64:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50
  tickstart = HAL_GetTick();
 8046a68:	f7fc ff84 	bl	8043974 <HAL_GetTick>
  tmp_state           = hspi->State;
 8046a6c:	f894 3051 	ldrb.w	r3, [r4, #81]	; 0x51
  tmp_mode            = hspi->Init.Mode;
 8046a70:	6861      	ldr	r1, [r4, #4]
  tmp_state           = hspi->State;
 8046a72:	b2db      	uxtb	r3, r3
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8046a74:	2b01      	cmp	r3, #1
  tickstart = HAL_GetTick();
 8046a76:	4680      	mov	r8, r0
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8046a78:	d00a      	beq.n	8046a90 <HAL_SPI_TransmitReceive+0x46>
 8046a7a:	f5b1 7f82 	cmp.w	r1, #260	; 0x104
 8046a7e:	f040 80d0 	bne.w	8046c22 <HAL_SPI_TransmitReceive+0x1d8>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8046a82:	68a0      	ldr	r0, [r4, #8]
 8046a84:	2800      	cmp	r0, #0
 8046a86:	f040 80cc 	bne.w	8046c22 <HAL_SPI_TransmitReceive+0x1d8>
 8046a8a:	2b04      	cmp	r3, #4
 8046a8c:	f040 80c9 	bne.w	8046c22 <HAL_SPI_TransmitReceive+0x1d8>
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8046a90:	2d00      	cmp	r5, #0
 8046a92:	f000 80c4 	beq.w	8046c1e <HAL_SPI_TransmitReceive+0x1d4>
 8046a96:	f1b9 0f00 	cmp.w	r9, #0
 8046a9a:	f000 80c0 	beq.w	8046c1e <HAL_SPI_TransmitReceive+0x1d4>
 8046a9e:	2e00      	cmp	r6, #0
 8046aa0:	f000 80bd 	beq.w	8046c1e <HAL_SPI_TransmitReceive+0x1d4>
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8046aa4:	f894 3051 	ldrb.w	r3, [r4, #81]	; 0x51
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8046aa8:	f8c4 9038 	str.w	r9, [r4, #56]	; 0x38
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8046aac:	2b04      	cmp	r3, #4
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8046aae:	bf1c      	itt	ne
 8046ab0:	2305      	movne	r3, #5
 8046ab2:	f884 3051 	strbne.w	r3, [r4, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8046ab6:	2300      	movs	r3, #0
 8046ab8:	6563      	str	r3, [r4, #84]	; 0x54
  hspi->TxISR       = NULL;
 8046aba:	e9c4 3310 	strd	r3, r3, [r4, #64]	; 0x40
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8046abe:	6823      	ldr	r3, [r4, #0]
  hspi->RxXferCount = Size;
 8046ac0:	87e6      	strh	r6, [r4, #62]	; 0x3e
  hspi->TxXferCount = Size;
 8046ac2:	86e6      	strh	r6, [r4, #54]	; 0x36
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8046ac4:	681a      	ldr	r2, [r3, #0]
  hspi->RxXferSize  = Size;
 8046ac6:	87a6      	strh	r6, [r4, #60]	; 0x3c
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8046ac8:	0650      	lsls	r0, r2, #25
    __HAL_SPI_ENABLE(hspi);
 8046aca:	bf58      	it	pl
 8046acc:	681a      	ldrpl	r2, [r3, #0]
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8046ace:	6325      	str	r5, [r4, #48]	; 0x30
    __HAL_SPI_ENABLE(hspi);
 8046ad0:	bf58      	it	pl
 8046ad2:	f042 0240 	orrpl.w	r2, r2, #64	; 0x40
  hspi->TxXferSize  = Size;
 8046ad6:	86a6      	strh	r6, [r4, #52]	; 0x34
    __HAL_SPI_ENABLE(hspi);
 8046ad8:	bf58      	it	pl
 8046ada:	601a      	strpl	r2, [r3, #0]
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8046adc:	68e2      	ldr	r2, [r4, #12]
 8046ade:	f5b2 6f00 	cmp.w	r2, #2048	; 0x800
 8046ae2:	d158      	bne.n	8046b96 <HAL_SPI_TransmitReceive+0x14c>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8046ae4:	b109      	cbz	r1, 8046aea <HAL_SPI_TransmitReceive+0xa0>
 8046ae6:	2e01      	cmp	r6, #1
 8046ae8:	d107      	bne.n	8046afa <HAL_SPI_TransmitReceive+0xb0>
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8046aea:	f835 2b02 	ldrh.w	r2, [r5], #2
 8046aee:	60da      	str	r2, [r3, #12]
      hspi->TxXferCount--;
 8046af0:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8046af2:	6325      	str	r5, [r4, #48]	; 0x30
      hspi->TxXferCount--;
 8046af4:	3b01      	subs	r3, #1
 8046af6:	b29b      	uxth	r3, r3
 8046af8:	86e3      	strh	r3, [r4, #54]	; 0x36
        txallowed = 1U;
 8046afa:	2501      	movs	r5, #1
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8046afc:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8046afe:	b29b      	uxth	r3, r3
 8046b00:	b9ab      	cbnz	r3, 8046b2e <HAL_SPI_TransmitReceive+0xe4>
 8046b02:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8046b04:	b29b      	uxth	r3, r3
 8046b06:	b993      	cbnz	r3, 8046b2e <HAL_SPI_TransmitReceive+0xe4>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8046b08:	4642      	mov	r2, r8
 8046b0a:	4639      	mov	r1, r7
 8046b0c:	4620      	mov	r0, r4
 8046b0e:	f7ff ff33 	bl	8046978 <SPI_EndRxTxTransaction>
 8046b12:	2800      	cmp	r0, #0
 8046b14:	f040 8081 	bne.w	8046c1a <HAL_SPI_TransmitReceive+0x1d0>
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8046b18:	68a3      	ldr	r3, [r4, #8]
 8046b1a:	2b00      	cmp	r3, #0
 8046b1c:	d132      	bne.n	8046b84 <HAL_SPI_TransmitReceive+0x13a>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8046b1e:	6823      	ldr	r3, [r4, #0]
 8046b20:	9001      	str	r0, [sp, #4]
 8046b22:	68da      	ldr	r2, [r3, #12]
 8046b24:	9201      	str	r2, [sp, #4]
 8046b26:	689b      	ldr	r3, [r3, #8]
 8046b28:	9301      	str	r3, [sp, #4]
 8046b2a:	9b01      	ldr	r3, [sp, #4]
 8046b2c:	e02a      	b.n	8046b84 <HAL_SPI_TransmitReceive+0x13a>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8046b2e:	6822      	ldr	r2, [r4, #0]
 8046b30:	6893      	ldr	r3, [r2, #8]
 8046b32:	0799      	lsls	r1, r3, #30
 8046b34:	d50d      	bpl.n	8046b52 <HAL_SPI_TransmitReceive+0x108>
 8046b36:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8046b38:	b29b      	uxth	r3, r3
 8046b3a:	b153      	cbz	r3, 8046b52 <HAL_SPI_TransmitReceive+0x108>
 8046b3c:	b14d      	cbz	r5, 8046b52 <HAL_SPI_TransmitReceive+0x108>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8046b3e:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8046b40:	f833 1b02 	ldrh.w	r1, [r3], #2
 8046b44:	60d1      	str	r1, [r2, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8046b46:	6323      	str	r3, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 8046b48:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8046b4a:	3b01      	subs	r3, #1
 8046b4c:	b29b      	uxth	r3, r3
 8046b4e:	86e3      	strh	r3, [r4, #54]	; 0x36
        txallowed = 0U;
 8046b50:	2500      	movs	r5, #0
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8046b52:	6893      	ldr	r3, [r2, #8]
 8046b54:	07db      	lsls	r3, r3, #31
 8046b56:	d50c      	bpl.n	8046b72 <HAL_SPI_TransmitReceive+0x128>
 8046b58:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8046b5a:	b29b      	uxth	r3, r3
 8046b5c:	b14b      	cbz	r3, 8046b72 <HAL_SPI_TransmitReceive+0x128>
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8046b5e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8046b60:	68d2      	ldr	r2, [r2, #12]
 8046b62:	f823 2b02 	strh.w	r2, [r3], #2
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8046b66:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 8046b68:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8046b6a:	3b01      	subs	r3, #1
 8046b6c:	b29b      	uxth	r3, r3
 8046b6e:	87e3      	strh	r3, [r4, #62]	; 0x3e
        txallowed = 1U;
 8046b70:	2501      	movs	r5, #1
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8046b72:	f7fc feff 	bl	8043974 <HAL_GetTick>
 8046b76:	eba0 0008 	sub.w	r0, r0, r8
 8046b7a:	4287      	cmp	r7, r0
 8046b7c:	d8be      	bhi.n	8046afc <HAL_SPI_TransmitReceive+0xb2>
 8046b7e:	1c7e      	adds	r6, r7, #1
 8046b80:	d0bc      	beq.n	8046afc <HAL_SPI_TransmitReceive+0xb2>
        errorcode = HAL_TIMEOUT;
 8046b82:	2003      	movs	r0, #3
  hspi->State = HAL_SPI_STATE_READY;
 8046b84:	2301      	movs	r3, #1
 8046b86:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8046b8a:	2300      	movs	r3, #0
 8046b8c:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
}
 8046b90:	b003      	add	sp, #12
 8046b92:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8046b96:	b109      	cbz	r1, 8046b9c <HAL_SPI_TransmitReceive+0x152>
 8046b98:	2e01      	cmp	r6, #1
 8046b9a:	d108      	bne.n	8046bae <HAL_SPI_TransmitReceive+0x164>
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8046b9c:	782a      	ldrb	r2, [r5, #0]
 8046b9e:	731a      	strb	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8046ba0:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8046ba2:	3301      	adds	r3, #1
 8046ba4:	6323      	str	r3, [r4, #48]	; 0x30
      hspi->TxXferCount--;
 8046ba6:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8046ba8:	3b01      	subs	r3, #1
 8046baa:	b29b      	uxth	r3, r3
 8046bac:	86e3      	strh	r3, [r4, #54]	; 0x36
        txallowed = 1U;
 8046bae:	2501      	movs	r5, #1
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8046bb0:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8046bb2:	b29b      	uxth	r3, r3
 8046bb4:	b91b      	cbnz	r3, 8046bbe <HAL_SPI_TransmitReceive+0x174>
 8046bb6:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8046bb8:	b29b      	uxth	r3, r3
 8046bba:	2b00      	cmp	r3, #0
 8046bbc:	d0a4      	beq.n	8046b08 <HAL_SPI_TransmitReceive+0xbe>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8046bbe:	6822      	ldr	r2, [r4, #0]
 8046bc0:	6893      	ldr	r3, [r2, #8]
 8046bc2:	0798      	lsls	r0, r3, #30
 8046bc4:	d50e      	bpl.n	8046be4 <HAL_SPI_TransmitReceive+0x19a>
 8046bc6:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8046bc8:	b29b      	uxth	r3, r3
 8046bca:	b15b      	cbz	r3, 8046be4 <HAL_SPI_TransmitReceive+0x19a>
 8046bcc:	b155      	cbz	r5, 8046be4 <HAL_SPI_TransmitReceive+0x19a>
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8046bce:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8046bd0:	781b      	ldrb	r3, [r3, #0]
 8046bd2:	7313      	strb	r3, [r2, #12]
        hspi->pTxBuffPtr++;
 8046bd4:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8046bd6:	3301      	adds	r3, #1
 8046bd8:	6323      	str	r3, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 8046bda:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8046bdc:	3b01      	subs	r3, #1
 8046bde:	b29b      	uxth	r3, r3
 8046be0:	86e3      	strh	r3, [r4, #54]	; 0x36
        txallowed = 0U;
 8046be2:	2500      	movs	r5, #0
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8046be4:	6822      	ldr	r2, [r4, #0]
 8046be6:	6893      	ldr	r3, [r2, #8]
 8046be8:	07d9      	lsls	r1, r3, #31
 8046bea:	d50d      	bpl.n	8046c08 <HAL_SPI_TransmitReceive+0x1be>
 8046bec:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8046bee:	b29b      	uxth	r3, r3
 8046bf0:	b153      	cbz	r3, 8046c08 <HAL_SPI_TransmitReceive+0x1be>
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8046bf2:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8046bf4:	68d2      	ldr	r2, [r2, #12]
 8046bf6:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8046bf8:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8046bfa:	3301      	adds	r3, #1
 8046bfc:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 8046bfe:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8046c00:	3b01      	subs	r3, #1
 8046c02:	b29b      	uxth	r3, r3
 8046c04:	87e3      	strh	r3, [r4, #62]	; 0x3e
        txallowed = 1U;
 8046c06:	2501      	movs	r5, #1
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8046c08:	f7fc feb4 	bl	8043974 <HAL_GetTick>
 8046c0c:	eba0 0008 	sub.w	r0, r0, r8
 8046c10:	4287      	cmp	r7, r0
 8046c12:	d8cd      	bhi.n	8046bb0 <HAL_SPI_TransmitReceive+0x166>
 8046c14:	1c7b      	adds	r3, r7, #1
 8046c16:	d0cb      	beq.n	8046bb0 <HAL_SPI_TransmitReceive+0x166>
 8046c18:	e7b3      	b.n	8046b82 <HAL_SPI_TransmitReceive+0x138>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8046c1a:	2320      	movs	r3, #32
 8046c1c:	6563      	str	r3, [r4, #84]	; 0x54
    errorcode = HAL_ERROR;
 8046c1e:	2001      	movs	r0, #1
 8046c20:	e7b0      	b.n	8046b84 <HAL_SPI_TransmitReceive+0x13a>
    errorcode = HAL_BUSY;
 8046c22:	2002      	movs	r0, #2
 8046c24:	e7ae      	b.n	8046b84 <HAL_SPI_TransmitReceive+0x13a>
  __HAL_LOCK(hspi);
 8046c26:	2002      	movs	r0, #2
 8046c28:	e7b2      	b.n	8046b90 <HAL_SPI_TransmitReceive+0x146>

08046c2a <HAL_TIM_Base_Start>:

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8046c2a:	2302      	movs	r3, #2
 8046c2c:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8046c30:	6803      	ldr	r3, [r0, #0]
 8046c32:	689a      	ldr	r2, [r3, #8]
 8046c34:	f002 0207 	and.w	r2, r2, #7
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8046c38:	2a06      	cmp	r2, #6
  {
    __HAL_TIM_ENABLE(htim);
 8046c3a:	bf1e      	ittt	ne
 8046c3c:	681a      	ldrne	r2, [r3, #0]
 8046c3e:	f042 0201 	orrne.w	r2, r2, #1
 8046c42:	601a      	strne	r2, [r3, #0]
  }

  /* Change the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8046c44:	2301      	movs	r3, #1
 8046c46:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
}
 8046c4a:	2000      	movs	r0, #0
 8046c4c:	4770      	bx	lr

08046c4e <HAL_TIM_Base_Stop>:
{
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8046c4e:	2302      	movs	r3, #2
 8046c50:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8046c54:	6803      	ldr	r3, [r0, #0]
 8046c56:	6a19      	ldr	r1, [r3, #32]
 8046c58:	f241 1211 	movw	r2, #4369	; 0x1111
 8046c5c:	4211      	tst	r1, r2
 8046c5e:	d108      	bne.n	8046c72 <HAL_TIM_Base_Stop+0x24>
 8046c60:	6a19      	ldr	r1, [r3, #32]
 8046c62:	f240 4244 	movw	r2, #1092	; 0x444
 8046c66:	4211      	tst	r1, r2
 8046c68:	bf02      	ittt	eq
 8046c6a:	681a      	ldreq	r2, [r3, #0]
 8046c6c:	f022 0201 	biceq.w	r2, r2, #1
 8046c70:	601a      	streq	r2, [r3, #0]

  /* Change the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8046c72:	2301      	movs	r3, #1
 8046c74:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
}
 8046c78:	2000      	movs	r0, #0
 8046c7a:	4770      	bx	lr

08046c7c <HAL_TIM_Base_Start_IT>:

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8046c7c:	6803      	ldr	r3, [r0, #0]
 8046c7e:	68da      	ldr	r2, [r3, #12]
 8046c80:	f042 0201 	orr.w	r2, r2, #1
 8046c84:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8046c86:	689a      	ldr	r2, [r3, #8]
 8046c88:	f002 0207 	and.w	r2, r2, #7
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8046c8c:	2a06      	cmp	r2, #6
  {
    __HAL_TIM_ENABLE(htim);
 8046c8e:	bf1e      	ittt	ne
 8046c90:	681a      	ldrne	r2, [r3, #0]
 8046c92:	f042 0201 	orrne.w	r2, r2, #1
 8046c96:	601a      	strne	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
}
 8046c98:	2000      	movs	r0, #0
 8046c9a:	4770      	bx	lr

08046c9c <HAL_TIM_OC_DelayElapsedCallback>:
 8046c9c:	4770      	bx	lr

08046c9e <HAL_TIM_IC_CaptureCallback>:
 8046c9e:	4770      	bx	lr

08046ca0 <HAL_TIM_PWM_PulseFinishedCallback>:
 8046ca0:	4770      	bx	lr

08046ca2 <HAL_TIM_TriggerCallback>:
 8046ca2:	4770      	bx	lr

08046ca4 <HAL_TIM_IRQHandler>:
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8046ca4:	6803      	ldr	r3, [r0, #0]
 8046ca6:	691a      	ldr	r2, [r3, #16]
 8046ca8:	0791      	lsls	r1, r2, #30
{
 8046caa:	b510      	push	{r4, lr}
 8046cac:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8046cae:	d50e      	bpl.n	8046cce <HAL_TIM_IRQHandler+0x2a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8046cb0:	68da      	ldr	r2, [r3, #12]
 8046cb2:	0792      	lsls	r2, r2, #30
 8046cb4:	d50b      	bpl.n	8046cce <HAL_TIM_IRQHandler+0x2a>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8046cb6:	f06f 0202 	mvn.w	r2, #2
 8046cba:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8046cbc:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8046cbe:	2201      	movs	r2, #1
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8046cc0:	079b      	lsls	r3, r3, #30
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8046cc2:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8046cc4:	d077      	beq.n	8046db6 <HAL_TIM_IRQHandler+0x112>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8046cc6:	f7ff ffea 	bl	8046c9e <HAL_TIM_IC_CaptureCallback>
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
          HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8046cca:	2300      	movs	r3, #0
 8046ccc:	7723      	strb	r3, [r4, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8046cce:	6823      	ldr	r3, [r4, #0]
 8046cd0:	691a      	ldr	r2, [r3, #16]
 8046cd2:	0750      	lsls	r0, r2, #29
 8046cd4:	d510      	bpl.n	8046cf8 <HAL_TIM_IRQHandler+0x54>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8046cd6:	68da      	ldr	r2, [r3, #12]
 8046cd8:	0751      	lsls	r1, r2, #29
 8046cda:	d50d      	bpl.n	8046cf8 <HAL_TIM_IRQHandler+0x54>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8046cdc:	f06f 0204 	mvn.w	r2, #4
 8046ce0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8046ce2:	699b      	ldr	r3, [r3, #24]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8046ce4:	2202      	movs	r2, #2
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8046ce6:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8046cea:	7722      	strb	r2, [r4, #28]
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8046cec:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8046cee:	d068      	beq.n	8046dc2 <HAL_TIM_IRQHandler+0x11e>
        HAL_TIM_IC_CaptureCallback(htim);
 8046cf0:	f7ff ffd5 	bl	8046c9e <HAL_TIM_IC_CaptureCallback>
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8046cf4:	2300      	movs	r3, #0
 8046cf6:	7723      	strb	r3, [r4, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8046cf8:	6823      	ldr	r3, [r4, #0]
 8046cfa:	691a      	ldr	r2, [r3, #16]
 8046cfc:	0712      	lsls	r2, r2, #28
 8046cfe:	d50f      	bpl.n	8046d20 <HAL_TIM_IRQHandler+0x7c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8046d00:	68da      	ldr	r2, [r3, #12]
 8046d02:	0710      	lsls	r0, r2, #28
 8046d04:	d50c      	bpl.n	8046d20 <HAL_TIM_IRQHandler+0x7c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8046d06:	f06f 0208 	mvn.w	r2, #8
 8046d0a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8046d0c:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8046d0e:	2204      	movs	r2, #4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8046d10:	0799      	lsls	r1, r3, #30
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8046d12:	7722      	strb	r2, [r4, #28]
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8046d14:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8046d16:	d05a      	beq.n	8046dce <HAL_TIM_IRQHandler+0x12a>
        HAL_TIM_IC_CaptureCallback(htim);
 8046d18:	f7ff ffc1 	bl	8046c9e <HAL_TIM_IC_CaptureCallback>
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8046d1c:	2300      	movs	r3, #0
 8046d1e:	7723      	strb	r3, [r4, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8046d20:	6823      	ldr	r3, [r4, #0]
 8046d22:	691a      	ldr	r2, [r3, #16]
 8046d24:	06d2      	lsls	r2, r2, #27
 8046d26:	d510      	bpl.n	8046d4a <HAL_TIM_IRQHandler+0xa6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8046d28:	68da      	ldr	r2, [r3, #12]
 8046d2a:	06d0      	lsls	r0, r2, #27
 8046d2c:	d50d      	bpl.n	8046d4a <HAL_TIM_IRQHandler+0xa6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8046d2e:	f06f 0210 	mvn.w	r2, #16
 8046d32:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8046d34:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8046d36:	2208      	movs	r2, #8
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8046d38:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8046d3c:	7722      	strb	r2, [r4, #28]
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8046d3e:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8046d40:	d04b      	beq.n	8046dda <HAL_TIM_IRQHandler+0x136>
        HAL_TIM_IC_CaptureCallback(htim);
 8046d42:	f7ff ffac 	bl	8046c9e <HAL_TIM_IC_CaptureCallback>
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8046d46:	2300      	movs	r3, #0
 8046d48:	7723      	strb	r3, [r4, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8046d4a:	6823      	ldr	r3, [r4, #0]
 8046d4c:	691a      	ldr	r2, [r3, #16]
 8046d4e:	07d1      	lsls	r1, r2, #31
 8046d50:	d508      	bpl.n	8046d64 <HAL_TIM_IRQHandler+0xc0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8046d52:	68da      	ldr	r2, [r3, #12]
 8046d54:	07d2      	lsls	r2, r2, #31
 8046d56:	d505      	bpl.n	8046d64 <HAL_TIM_IRQHandler+0xc0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8046d58:	f06f 0201 	mvn.w	r2, #1
 8046d5c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8046d5e:	4620      	mov	r0, r4
 8046d60:	f008 fd64 	bl	804f82c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8046d64:	6823      	ldr	r3, [r4, #0]
 8046d66:	691a      	ldr	r2, [r3, #16]
 8046d68:	0610      	lsls	r0, r2, #24
 8046d6a:	d508      	bpl.n	8046d7e <HAL_TIM_IRQHandler+0xda>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8046d6c:	68da      	ldr	r2, [r3, #12]
 8046d6e:	0611      	lsls	r1, r2, #24
 8046d70:	d505      	bpl.n	8046d7e <HAL_TIM_IRQHandler+0xda>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8046d72:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8046d76:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8046d78:	4620      	mov	r0, r4
 8046d7a:	f000 f996 	bl	80470aa <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8046d7e:	6823      	ldr	r3, [r4, #0]
 8046d80:	691a      	ldr	r2, [r3, #16]
 8046d82:	0652      	lsls	r2, r2, #25
 8046d84:	d508      	bpl.n	8046d98 <HAL_TIM_IRQHandler+0xf4>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8046d86:	68da      	ldr	r2, [r3, #12]
 8046d88:	0650      	lsls	r0, r2, #25
 8046d8a:	d505      	bpl.n	8046d98 <HAL_TIM_IRQHandler+0xf4>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8046d8c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8046d90:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8046d92:	4620      	mov	r0, r4
 8046d94:	f7ff ff85 	bl	8046ca2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8046d98:	6823      	ldr	r3, [r4, #0]
 8046d9a:	691a      	ldr	r2, [r3, #16]
 8046d9c:	0691      	lsls	r1, r2, #26
 8046d9e:	d522      	bpl.n	8046de6 <HAL_TIM_IRQHandler+0x142>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8046da0:	68da      	ldr	r2, [r3, #12]
 8046da2:	0692      	lsls	r2, r2, #26
 8046da4:	d51f      	bpl.n	8046de6 <HAL_TIM_IRQHandler+0x142>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8046da6:	f06f 0220 	mvn.w	r2, #32
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8046daa:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8046dac:	611a      	str	r2, [r3, #16]
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8046dae:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_CommutCallback(htim);
 8046db2:	f000 b979 	b.w	80470a8 <HAL_TIMEx_CommutCallback>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8046db6:	f7ff ff71 	bl	8046c9c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8046dba:	4620      	mov	r0, r4
 8046dbc:	f7ff ff70 	bl	8046ca0 <HAL_TIM_PWM_PulseFinishedCallback>
 8046dc0:	e783      	b.n	8046cca <HAL_TIM_IRQHandler+0x26>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8046dc2:	f7ff ff6b 	bl	8046c9c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8046dc6:	4620      	mov	r0, r4
 8046dc8:	f7ff ff6a 	bl	8046ca0 <HAL_TIM_PWM_PulseFinishedCallback>
 8046dcc:	e792      	b.n	8046cf4 <HAL_TIM_IRQHandler+0x50>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8046dce:	f7ff ff65 	bl	8046c9c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8046dd2:	4620      	mov	r0, r4
 8046dd4:	f7ff ff64 	bl	8046ca0 <HAL_TIM_PWM_PulseFinishedCallback>
 8046dd8:	e7a0      	b.n	8046d1c <HAL_TIM_IRQHandler+0x78>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8046dda:	f7ff ff5f 	bl	8046c9c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8046dde:	4620      	mov	r0, r4
 8046de0:	f7ff ff5e 	bl	8046ca0 <HAL_TIM_PWM_PulseFinishedCallback>
 8046de4:	e7af      	b.n	8046d46 <HAL_TIM_IRQHandler+0xa2>
}
 8046de6:	bd10      	pop	{r4, pc}

08046de8 <TIM_Base_SetConfig>:
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8046de8:	4a30      	ldr	r2, [pc, #192]	; (8046eac <TIM_Base_SetConfig+0xc4>)
  tmpcr1 = TIMx->CR1;
 8046dea:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8046dec:	4290      	cmp	r0, r2
 8046dee:	d012      	beq.n	8046e16 <TIM_Base_SetConfig+0x2e>
 8046df0:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8046df4:	d00f      	beq.n	8046e16 <TIM_Base_SetConfig+0x2e>
 8046df6:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 8046dfa:	4290      	cmp	r0, r2
 8046dfc:	d00b      	beq.n	8046e16 <TIM_Base_SetConfig+0x2e>
 8046dfe:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8046e02:	4290      	cmp	r0, r2
 8046e04:	d007      	beq.n	8046e16 <TIM_Base_SetConfig+0x2e>
 8046e06:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8046e0a:	4290      	cmp	r0, r2
 8046e0c:	d003      	beq.n	8046e16 <TIM_Base_SetConfig+0x2e>
 8046e0e:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 8046e12:	4290      	cmp	r0, r2
 8046e14:	d119      	bne.n	8046e4a <TIM_Base_SetConfig+0x62>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
 8046e16:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8046e18:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8046e1c:	4313      	orrs	r3, r2
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8046e1e:	4a23      	ldr	r2, [pc, #140]	; (8046eac <TIM_Base_SetConfig+0xc4>)
 8046e20:	4290      	cmp	r0, r2
 8046e22:	d029      	beq.n	8046e78 <TIM_Base_SetConfig+0x90>
 8046e24:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8046e28:	d026      	beq.n	8046e78 <TIM_Base_SetConfig+0x90>
 8046e2a:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 8046e2e:	4290      	cmp	r0, r2
 8046e30:	d022      	beq.n	8046e78 <TIM_Base_SetConfig+0x90>
 8046e32:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8046e36:	4290      	cmp	r0, r2
 8046e38:	d01e      	beq.n	8046e78 <TIM_Base_SetConfig+0x90>
 8046e3a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8046e3e:	4290      	cmp	r0, r2
 8046e40:	d01a      	beq.n	8046e78 <TIM_Base_SetConfig+0x90>
 8046e42:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 8046e46:	4290      	cmp	r0, r2
 8046e48:	d016      	beq.n	8046e78 <TIM_Base_SetConfig+0x90>
 8046e4a:	4a19      	ldr	r2, [pc, #100]	; (8046eb0 <TIM_Base_SetConfig+0xc8>)
 8046e4c:	4290      	cmp	r0, r2
 8046e4e:	d013      	beq.n	8046e78 <TIM_Base_SetConfig+0x90>
 8046e50:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8046e54:	4290      	cmp	r0, r2
 8046e56:	d00f      	beq.n	8046e78 <TIM_Base_SetConfig+0x90>
 8046e58:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8046e5c:	4290      	cmp	r0, r2
 8046e5e:	d00b      	beq.n	8046e78 <TIM_Base_SetConfig+0x90>
 8046e60:	f5a2 3298 	sub.w	r2, r2, #77824	; 0x13000
 8046e64:	4290      	cmp	r0, r2
 8046e66:	d007      	beq.n	8046e78 <TIM_Base_SetConfig+0x90>
 8046e68:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8046e6c:	4290      	cmp	r0, r2
 8046e6e:	d003      	beq.n	8046e78 <TIM_Base_SetConfig+0x90>
 8046e70:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8046e74:	4290      	cmp	r0, r2
 8046e76:	d103      	bne.n	8046e80 <TIM_Base_SetConfig+0x98>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8046e78:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 8046e7a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8046e7e:	4313      	orrs	r3, r2
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8046e80:	694a      	ldr	r2, [r1, #20]
 8046e82:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8046e86:	4313      	orrs	r3, r2

  TIMx->CR1 = tmpcr1;
 8046e88:	6003      	str	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8046e8a:	688b      	ldr	r3, [r1, #8]
 8046e8c:	62c3      	str	r3, [r0, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8046e8e:	680b      	ldr	r3, [r1, #0]
 8046e90:	6283      	str	r3, [r0, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8046e92:	4b06      	ldr	r3, [pc, #24]	; (8046eac <TIM_Base_SetConfig+0xc4>)
 8046e94:	4298      	cmp	r0, r3
 8046e96:	d003      	beq.n	8046ea0 <TIM_Base_SetConfig+0xb8>
 8046e98:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8046e9c:	4298      	cmp	r0, r3
 8046e9e:	d101      	bne.n	8046ea4 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8046ea0:	690b      	ldr	r3, [r1, #16]
 8046ea2:	6303      	str	r3, [r0, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8046ea4:	2301      	movs	r3, #1
 8046ea6:	6143      	str	r3, [r0, #20]
}
 8046ea8:	4770      	bx	lr
 8046eaa:	bf00      	nop
 8046eac:	40010000 	.word	0x40010000
 8046eb0:	40014000 	.word	0x40014000

08046eb4 <HAL_TIM_Base_Init>:
{
 8046eb4:	b510      	push	{r4, lr}
  if (htim == NULL)
 8046eb6:	4604      	mov	r4, r0
 8046eb8:	b1a0      	cbz	r0, 8046ee4 <HAL_TIM_Base_Init+0x30>
  if (htim->State == HAL_TIM_STATE_RESET)
 8046eba:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8046ebe:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8046ec2:	b91b      	cbnz	r3, 8046ecc <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8046ec4:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8046ec8:	f008 fc78 	bl	804f7bc <HAL_TIM_Base_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8046ecc:	2302      	movs	r3, #2
 8046ece:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8046ed2:	6820      	ldr	r0, [r4, #0]
 8046ed4:	1d21      	adds	r1, r4, #4
 8046ed6:	f7ff ff87 	bl	8046de8 <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 8046eda:	2301      	movs	r3, #1
 8046edc:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8046ee0:	2000      	movs	r0, #0
}
 8046ee2:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8046ee4:	2001      	movs	r0, #1
 8046ee6:	e7fc      	b.n	8046ee2 <HAL_TIM_Base_Init+0x2e>

08046ee8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8046ee8:	b510      	push	{r4, lr}
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8046eea:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8046eec:	430a      	orrs	r2, r1
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8046eee:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8046ef2:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
 8046ef6:	4323      	orrs	r3, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8046ef8:	6083      	str	r3, [r0, #8]
}
 8046efa:	bd10      	pop	{r4, pc}

08046efc <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 8046efc:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8046f00:	2b01      	cmp	r3, #1
{
 8046f02:	b570      	push	{r4, r5, r6, lr}
 8046f04:	4604      	mov	r4, r0
 8046f06:	f04f 0002 	mov.w	r0, #2
  __HAL_LOCK(htim);
 8046f0a:	d019      	beq.n	8046f40 <HAL_TIM_ConfigClockSource+0x44>
  htim->State = HAL_TIM_STATE_BUSY;
 8046f0c:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
  tmpsmcr = htim->Instance->SMCR;
 8046f10:	6820      	ldr	r0, [r4, #0]
  __HAL_LOCK(htim);
 8046f12:	2301      	movs	r3, #1
 8046f14:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  tmpsmcr = htim->Instance->SMCR;
 8046f18:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8046f1a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8046f1e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
  htim->Instance->SMCR = tmpsmcr;
 8046f22:	6083      	str	r3, [r0, #8]
  switch (sClockSourceConfig->ClockSource)
 8046f24:	680b      	ldr	r3, [r1, #0]
 8046f26:	2b40      	cmp	r3, #64	; 0x40
 8046f28:	d065      	beq.n	8046ff6 <HAL_TIM_ConfigClockSource+0xfa>
 8046f2a:	d815      	bhi.n	8046f58 <HAL_TIM_ConfigClockSource+0x5c>
 8046f2c:	2b10      	cmp	r3, #16
 8046f2e:	d00c      	beq.n	8046f4a <HAL_TIM_ConfigClockSource+0x4e>
 8046f30:	d807      	bhi.n	8046f42 <HAL_TIM_ConfigClockSource+0x46>
 8046f32:	b153      	cbz	r3, 8046f4a <HAL_TIM_ConfigClockSource+0x4e>
  htim->State = HAL_TIM_STATE_READY;
 8046f34:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 8046f36:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8046f38:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8046f3c:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 8046f40:	bd70      	pop	{r4, r5, r6, pc}
  switch (sClockSourceConfig->ClockSource)
 8046f42:	2b20      	cmp	r3, #32
 8046f44:	d001      	beq.n	8046f4a <HAL_TIM_ConfigClockSource+0x4e>
 8046f46:	2b30      	cmp	r3, #48	; 0x30
 8046f48:	d1f4      	bne.n	8046f34 <HAL_TIM_ConfigClockSource+0x38>
  tmpsmcr = TIMx->SMCR;
 8046f4a:	6882      	ldr	r2, [r0, #8]
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8046f4c:	f043 0307 	orr.w	r3, r3, #7
  tmpsmcr &= ~TIM_SMCR_TS;
 8046f50:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8046f54:	4313      	orrs	r3, r2
 8046f56:	e01a      	b.n	8046f8e <HAL_TIM_ConfigClockSource+0x92>
  switch (sClockSourceConfig->ClockSource)
 8046f58:	2b60      	cmp	r3, #96	; 0x60
 8046f5a:	d034      	beq.n	8046fc6 <HAL_TIM_ConfigClockSource+0xca>
 8046f5c:	d819      	bhi.n	8046f92 <HAL_TIM_ConfigClockSource+0x96>
 8046f5e:	2b50      	cmp	r3, #80	; 0x50
 8046f60:	d1e8      	bne.n	8046f34 <HAL_TIM_ConfigClockSource+0x38>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8046f62:	684a      	ldr	r2, [r1, #4]
 8046f64:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 8046f66:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8046f68:	6a05      	ldr	r5, [r0, #32]
 8046f6a:	f025 0501 	bic.w	r5, r5, #1
 8046f6e:	6205      	str	r5, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8046f70:	6983      	ldr	r3, [r0, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8046f72:	f021 010a 	bic.w	r1, r1, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8046f76:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8046f7a:	ea43 1306 	orr.w	r3, r3, r6, lsl #4
  tmpccer |= TIM_ICPolarity;
 8046f7e:	430a      	orrs	r2, r1
  TIMx->CCMR1 = tmpccmr1;
 8046f80:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8046f82:	6202      	str	r2, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 8046f84:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8046f86:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8046f8a:	f043 0357 	orr.w	r3, r3, #87	; 0x57
  TIMx->SMCR = tmpsmcr;
 8046f8e:	6083      	str	r3, [r0, #8]
 8046f90:	e7d0      	b.n	8046f34 <HAL_TIM_ConfigClockSource+0x38>
  switch (sClockSourceConfig->ClockSource)
 8046f92:	2b70      	cmp	r3, #112	; 0x70
 8046f94:	d00c      	beq.n	8046fb0 <HAL_TIM_ConfigClockSource+0xb4>
 8046f96:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8046f9a:	d1cb      	bne.n	8046f34 <HAL_TIM_ConfigClockSource+0x38>
      TIM_ETR_SetConfig(htim->Instance,
 8046f9c:	68cb      	ldr	r3, [r1, #12]
 8046f9e:	e9d1 2101 	ldrd	r2, r1, [r1, #4]
 8046fa2:	f7ff ffa1 	bl	8046ee8 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8046fa6:	6822      	ldr	r2, [r4, #0]
 8046fa8:	6893      	ldr	r3, [r2, #8]
 8046faa:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8046fae:	e008      	b.n	8046fc2 <HAL_TIM_ConfigClockSource+0xc6>
      TIM_ETR_SetConfig(htim->Instance,
 8046fb0:	68cb      	ldr	r3, [r1, #12]
 8046fb2:	e9d1 2101 	ldrd	r2, r1, [r1, #4]
 8046fb6:	f7ff ff97 	bl	8046ee8 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8046fba:	6822      	ldr	r2, [r4, #0]
 8046fbc:	6893      	ldr	r3, [r2, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8046fbe:	f043 0377 	orr.w	r3, r3, #119	; 0x77
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8046fc2:	6093      	str	r3, [r2, #8]
      break;
 8046fc4:	e7b6      	b.n	8046f34 <HAL_TIM_ConfigClockSource+0x38>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8046fc6:	684d      	ldr	r5, [r1, #4]
 8046fc8:	68ce      	ldr	r6, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8046fca:	6a01      	ldr	r1, [r0, #32]
 8046fcc:	f021 0110 	bic.w	r1, r1, #16
 8046fd0:	6201      	str	r1, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8046fd2:	6982      	ldr	r2, [r0, #24]
  tmpccer = TIMx->CCER;
 8046fd4:	6a03      	ldr	r3, [r0, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8046fd6:	f422 4270 	bic.w	r2, r2, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8046fda:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 8046fde:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8046fe2:	ea42 3206 	orr.w	r2, r2, r6, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 8046fe6:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8046fe8:	6203      	str	r3, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 8046fea:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8046fec:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8046ff0:	f043 0367 	orr.w	r3, r3, #103	; 0x67
 8046ff4:	e7cb      	b.n	8046f8e <HAL_TIM_ConfigClockSource+0x92>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8046ff6:	684a      	ldr	r2, [r1, #4]
 8046ff8:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 8046ffa:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8046ffc:	6a05      	ldr	r5, [r0, #32]
 8046ffe:	f025 0501 	bic.w	r5, r5, #1
 8047002:	6205      	str	r5, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8047004:	6983      	ldr	r3, [r0, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8047006:	f021 010a 	bic.w	r1, r1, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 804700a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 804700e:	ea43 1306 	orr.w	r3, r3, r6, lsl #4
  tmpccer |= TIM_ICPolarity;
 8047012:	430a      	orrs	r2, r1
  TIMx->CCMR1 = tmpccmr1;
 8047014:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8047016:	6202      	str	r2, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 8047018:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 804701a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 804701e:	f043 0347 	orr.w	r3, r3, #71	; 0x47
 8047022:	e7b4      	b.n	8046f8e <HAL_TIM_ConfigClockSource+0x92>

08047024 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8047024:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8047028:	2b01      	cmp	r3, #1
{
 804702a:	b530      	push	{r4, r5, lr}
 804702c:	f04f 0302 	mov.w	r3, #2
  __HAL_LOCK(htim);
 8047030:	d035      	beq.n	804709e <HAL_TIMEx_MasterConfigSynchronization+0x7a>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8047032:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8047036:	6803      	ldr	r3, [r0, #0]
  tmpsmcr = htim->Instance->SMCR;

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8047038:	680d      	ldr	r5, [r1, #0]
  tmpcr2 = htim->Instance->CR2;
 804703a:	685c      	ldr	r4, [r3, #4]
  tmpcr2 &= ~TIM_CR2_MMS;
 804703c:	f024 0470 	bic.w	r4, r4, #112	; 0x70
  __HAL_LOCK(htim);
 8047040:	2201      	movs	r2, #1
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8047042:	432c      	orrs	r4, r5
  __HAL_LOCK(htim);
 8047044:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
  tmpsmcr = htim->Instance->SMCR;
 8047048:	689a      	ldr	r2, [r3, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 804704a:	605c      	str	r4, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 804704c:	4c15      	ldr	r4, [pc, #84]	; (80470a4 <HAL_TIMEx_MasterConfigSynchronization+0x80>)
 804704e:	42a3      	cmp	r3, r4
 8047050:	d01a      	beq.n	8047088 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 8047052:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8047056:	d017      	beq.n	8047088 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 8047058:	f5a4 447c 	sub.w	r4, r4, #64512	; 0xfc00
 804705c:	42a3      	cmp	r3, r4
 804705e:	d013      	beq.n	8047088 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 8047060:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8047064:	42a3      	cmp	r3, r4
 8047066:	d00f      	beq.n	8047088 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 8047068:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 804706c:	42a3      	cmp	r3, r4
 804706e:	d00b      	beq.n	8047088 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 8047070:	f504 4478 	add.w	r4, r4, #63488	; 0xf800
 8047074:	42a3      	cmp	r3, r4
 8047076:	d007      	beq.n	8047088 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 8047078:	f504 5470 	add.w	r4, r4, #15360	; 0x3c00
 804707c:	42a3      	cmp	r3, r4
 804707e:	d003      	beq.n	8047088 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 8047080:	f5a4 3494 	sub.w	r4, r4, #75776	; 0x12800
 8047084:	42a3      	cmp	r3, r4
 8047086:	d104      	bne.n	8047092 <HAL_TIMEx_MasterConfigSynchronization+0x6e>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8047088:	6849      	ldr	r1, [r1, #4]
    tmpsmcr &= ~TIM_SMCR_MSM;
 804708a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 804708e:	430a      	orrs	r2, r1

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8047090:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8047092:	2301      	movs	r3, #1
 8047094:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8047098:	2300      	movs	r3, #0
 804709a:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  __HAL_LOCK(htim);
 804709e:	4618      	mov	r0, r3

  return HAL_OK;
}
 80470a0:	bd30      	pop	{r4, r5, pc}
 80470a2:	bf00      	nop
 80470a4:	40010000 	.word	0x40010000

080470a8 <HAL_TIMEx_CommutCallback>:
 80470a8:	4770      	bx	lr

080470aa <HAL_TIMEx_BreakCallback>:
 80470aa:	4770      	bx	lr

080470ac <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80470ac:	6803      	ldr	r3, [r0, #0]
 80470ae:	68da      	ldr	r2, [r3, #12]
 80470b0:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80470b4:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80470b6:	695a      	ldr	r2, [r3, #20]
 80470b8:	f022 0201 	bic.w	r2, r2, #1
 80470bc:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80470be:	2320      	movs	r3, #32
 80470c0:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
}
 80470c4:	4770      	bx	lr
	...

080470c8 <UART_SetConfig>:
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80470c8:	6803      	ldr	r3, [r0, #0]
 80470ca:	68c1      	ldr	r1, [r0, #12]
 80470cc:	691a      	ldr	r2, [r3, #16]
{
 80470ce:	b570      	push	{r4, r5, r6, lr}
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80470d0:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
{
 80470d4:	4604      	mov	r4, r0
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80470d6:	430a      	orrs	r2, r1
 80470d8:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80470da:	6925      	ldr	r5, [r4, #16]
 80470dc:	68a2      	ldr	r2, [r4, #8]
  MODIFY_REG(huart->Instance->CR1,
 80470de:	68d9      	ldr	r1, [r3, #12]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80470e0:	69c0      	ldr	r0, [r0, #28]
 80470e2:	432a      	orrs	r2, r5
 80470e4:	6965      	ldr	r5, [r4, #20]
  MODIFY_REG(huart->Instance->CR1,
 80470e6:	f421 4116 	bic.w	r1, r1, #38400	; 0x9600
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80470ea:	432a      	orrs	r2, r5
  MODIFY_REG(huart->Instance->CR1,
 80470ec:	f021 010c 	bic.w	r1, r1, #12
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80470f0:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1,
 80470f2:	430a      	orrs	r2, r1
 80470f4:	60da      	str	r2, [r3, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80470f6:	695a      	ldr	r2, [r3, #20]
 80470f8:	69a1      	ldr	r1, [r4, #24]
 80470fa:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 80470fe:	430a      	orrs	r2, r1

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8047100:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8047104:	615a      	str	r2, [r3, #20]
 8047106:	4a26      	ldr	r2, [pc, #152]	; (80471a0 <UART_SetConfig+0xd8>)
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8047108:	d129      	bne.n	804715e <UART_SetConfig+0x96>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 804710a:	4293      	cmp	r3, r2
 804710c:	d003      	beq.n	8047116 <UART_SetConfig+0x4e>
 804710e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8047112:	4293      	cmp	r3, r2
 8047114:	d120      	bne.n	8047158 <UART_SetConfig+0x90>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8047116:	f7fe fac5 	bl	80456a4 <HAL_RCC_GetPCLK2Freq>
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 804711a:	6862      	ldr	r2, [r4, #4]
 804711c:	2600      	movs	r6, #0
 804711e:	1892      	adds	r2, r2, r2
 8047120:	f04f 0119 	mov.w	r1, #25
 8047124:	eb46 0306 	adc.w	r3, r6, r6
 8047128:	fba0 0101 	umull	r0, r1, r0, r1
 804712c:	f7f9 fec6 	bl	8040ebc <__aeabi_uldivmod>
 8047130:	2164      	movs	r1, #100	; 0x64
 8047132:	fbb0 f5f1 	udiv	r5, r0, r1
 8047136:	fb01 0315 	mls	r3, r1, r5, r0
 804713a:	00db      	lsls	r3, r3, #3
 804713c:	3332      	adds	r3, #50	; 0x32
 804713e:	fbb3 f3f1 	udiv	r3, r3, r1
 8047142:	f003 0207 	and.w	r2, r3, #7
 8047146:	005b      	lsls	r3, r3, #1
 8047148:	6821      	ldr	r1, [r4, #0]
 804714a:	eb02 1205 	add.w	r2, r2, r5, lsl #4
 804714e:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8047152:	4413      	add	r3, r2
 8047154:	608b      	str	r3, [r1, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 8047156:	bd70      	pop	{r4, r5, r6, pc}
      pclk = HAL_RCC_GetPCLK1Freq();
 8047158:	f7fe fa94 	bl	8045684 <HAL_RCC_GetPCLK1Freq>
 804715c:	e7dd      	b.n	804711a <UART_SetConfig+0x52>
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 804715e:	4293      	cmp	r3, r2
 8047160:	d002      	beq.n	8047168 <UART_SetConfig+0xa0>
 8047162:	4a10      	ldr	r2, [pc, #64]	; (80471a4 <UART_SetConfig+0xdc>)
 8047164:	4293      	cmp	r3, r2
 8047166:	d117      	bne.n	8047198 <UART_SetConfig+0xd0>
      pclk = HAL_RCC_GetPCLK2Freq();
 8047168:	f7fe fa9c 	bl	80456a4 <HAL_RCC_GetPCLK2Freq>
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 804716c:	6863      	ldr	r3, [r4, #4]
 804716e:	2119      	movs	r1, #25
 8047170:	009a      	lsls	r2, r3, #2
 8047172:	fba0 0101 	umull	r0, r1, r0, r1
 8047176:	0f9b      	lsrs	r3, r3, #30
 8047178:	f7f9 fea0 	bl	8040ebc <__aeabi_uldivmod>
 804717c:	2264      	movs	r2, #100	; 0x64
 804717e:	fbb0 f1f2 	udiv	r1, r0, r2
 8047182:	fb02 0311 	mls	r3, r2, r1, r0
 8047186:	6824      	ldr	r4, [r4, #0]
 8047188:	011b      	lsls	r3, r3, #4
 804718a:	3332      	adds	r3, #50	; 0x32
 804718c:	fbb3 f3f2 	udiv	r3, r3, r2
 8047190:	eb03 1301 	add.w	r3, r3, r1, lsl #4
 8047194:	60a3      	str	r3, [r4, #8]
}
 8047196:	e7de      	b.n	8047156 <UART_SetConfig+0x8e>
      pclk = HAL_RCC_GetPCLK1Freq();
 8047198:	f7fe fa74 	bl	8045684 <HAL_RCC_GetPCLK1Freq>
 804719c:	e7e6      	b.n	804716c <UART_SetConfig+0xa4>
 804719e:	bf00      	nop
 80471a0:	40011000 	.word	0x40011000
 80471a4:	40011400 	.word	0x40011400

080471a8 <UART_WaitOnFlagUntilTimeout.constprop.3>:
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
 80471a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80471aa:	4604      	mov	r4, r0
 80471ac:	460e      	mov	r6, r1
 80471ae:	4617      	mov	r7, r2
 80471b0:	461d      	mov	r5, r3
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80471b2:	6821      	ldr	r1, [r4, #0]
 80471b4:	680b      	ldr	r3, [r1, #0]
 80471b6:	ea36 0303 	bics.w	r3, r6, r3
 80471ba:	d101      	bne.n	80471c0 <UART_WaitOnFlagUntilTimeout.constprop.3+0x18>
  return HAL_OK;
 80471bc:	2000      	movs	r0, #0
 80471be:	e014      	b.n	80471ea <UART_WaitOnFlagUntilTimeout.constprop.3+0x42>
    if (Timeout != HAL_MAX_DELAY)
 80471c0:	1c6b      	adds	r3, r5, #1
 80471c2:	d0f7      	beq.n	80471b4 <UART_WaitOnFlagUntilTimeout.constprop.3+0xc>
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80471c4:	b995      	cbnz	r5, 80471ec <UART_WaitOnFlagUntilTimeout.constprop.3+0x44>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80471c6:	6823      	ldr	r3, [r4, #0]
 80471c8:	68da      	ldr	r2, [r3, #12]
 80471ca:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80471ce:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80471d0:	695a      	ldr	r2, [r3, #20]
 80471d2:	f022 0201 	bic.w	r2, r2, #1
 80471d6:	615a      	str	r2, [r3, #20]
        huart->gState  = HAL_UART_STATE_READY;
 80471d8:	2320      	movs	r3, #32
 80471da:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 80471de:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
        __HAL_UNLOCK(huart);
 80471e2:	2300      	movs	r3, #0
 80471e4:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
 80471e8:	2003      	movs	r0, #3
}
 80471ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80471ec:	f7fc fbc2 	bl	8043974 <HAL_GetTick>
 80471f0:	1bc0      	subs	r0, r0, r7
 80471f2:	4285      	cmp	r5, r0
 80471f4:	d2dd      	bcs.n	80471b2 <UART_WaitOnFlagUntilTimeout.constprop.3+0xa>
 80471f6:	e7e6      	b.n	80471c6 <UART_WaitOnFlagUntilTimeout.constprop.3+0x1e>

080471f8 <HAL_UART_Init>:
{
 80471f8:	b510      	push	{r4, lr}
  if (huart == NULL)
 80471fa:	4604      	mov	r4, r0
 80471fc:	b340      	cbz	r0, 8047250 <HAL_UART_Init+0x58>
  if (huart->gState == HAL_UART_STATE_RESET)
 80471fe:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8047202:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8047206:	b91b      	cbnz	r3, 8047210 <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 8047208:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_UART_MspInit(huart);
 804720c:	f009 fbb4 	bl	8050978 <HAL_UART_MspInit>
  __HAL_UART_DISABLE(huart);
 8047210:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8047212:	2324      	movs	r3, #36	; 0x24
 8047214:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 8047218:	68d3      	ldr	r3, [r2, #12]
 804721a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 804721e:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 8047220:	4620      	mov	r0, r4
 8047222:	f7ff ff51 	bl	80470c8 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8047226:	6823      	ldr	r3, [r4, #0]
 8047228:	691a      	ldr	r2, [r3, #16]
 804722a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 804722e:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8047230:	695a      	ldr	r2, [r3, #20]
 8047232:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8047236:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 8047238:	68da      	ldr	r2, [r3, #12]
 804723a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 804723e:	60da      	str	r2, [r3, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8047240:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 8047242:	2320      	movs	r3, #32
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8047244:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8047246:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 804724a:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
}
 804724e:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8047250:	2001      	movs	r0, #1
 8047252:	e7fc      	b.n	804724e <HAL_UART_Init+0x56>

08047254 <HAL_UART_DeInit>:
{
 8047254:	b510      	push	{r4, lr}
  if (huart == NULL)
 8047256:	4604      	mov	r4, r0
 8047258:	b190      	cbz	r0, 8047280 <HAL_UART_DeInit+0x2c>
  __HAL_UART_DISABLE(huart);
 804725a:	6802      	ldr	r2, [r0, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 804725c:	2324      	movs	r3, #36	; 0x24
 804725e:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 8047262:	68d3      	ldr	r3, [r2, #12]
 8047264:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8047268:	60d3      	str	r3, [r2, #12]
  HAL_UART_MspDeInit(huart);
 804726a:	f009 fc7b 	bl	8050b64 <HAL_UART_MspDeInit>
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 804726e:	2000      	movs	r0, #0
 8047270:	63e0      	str	r0, [r4, #60]	; 0x3c
  __HAL_UNLOCK(huart);
 8047272:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
  huart->gState = HAL_UART_STATE_RESET;
 8047276:	f884 0039 	strb.w	r0, [r4, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_RESET;
 804727a:	f884 003a 	strb.w	r0, [r4, #58]	; 0x3a
}
 804727e:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8047280:	2001      	movs	r0, #1
 8047282:	e7fc      	b.n	804727e <HAL_UART_DeInit+0x2a>

08047284 <HAL_UART_Transmit>:
{
 8047284:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8047288:	461f      	mov	r7, r3
  if (huart->gState == HAL_UART_STATE_READY)
 804728a:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 804728e:	2b20      	cmp	r3, #32
{
 8047290:	4604      	mov	r4, r0
 8047292:	460d      	mov	r5, r1
 8047294:	4690      	mov	r8, r2
  if (huart->gState == HAL_UART_STATE_READY)
 8047296:	d14f      	bne.n	8047338 <HAL_UART_Transmit+0xb4>
    if ((pData == NULL) || (Size == 0U))
 8047298:	2900      	cmp	r1, #0
 804729a:	d04b      	beq.n	8047334 <HAL_UART_Transmit+0xb0>
 804729c:	2a00      	cmp	r2, #0
 804729e:	d049      	beq.n	8047334 <HAL_UART_Transmit+0xb0>
    __HAL_LOCK(huart);
 80472a0:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 80472a4:	2b01      	cmp	r3, #1
 80472a6:	d047      	beq.n	8047338 <HAL_UART_Transmit+0xb4>
 80472a8:	2301      	movs	r3, #1
 80472aa:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80472ae:	f04f 0900 	mov.w	r9, #0
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80472b2:	2321      	movs	r3, #33	; 0x21
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80472b4:	f8c0 903c 	str.w	r9, [r0, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80472b8:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
    tickstart = HAL_GetTick();
 80472bc:	f7fc fb5a 	bl	8043974 <HAL_GetTick>
    huart->TxXferSize = Size;
 80472c0:	f8a4 8024 	strh.w	r8, [r4, #36]	; 0x24
    tickstart = HAL_GetTick();
 80472c4:	4606      	mov	r6, r0
    huart->TxXferCount = Size;
 80472c6:	f8a4 8026 	strh.w	r8, [r4, #38]	; 0x26
    __HAL_UNLOCK(huart);
 80472ca:	f884 9038 	strb.w	r9, [r4, #56]	; 0x38
    while (huart->TxXferCount > 0U)
 80472ce:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 80472d0:	b29b      	uxth	r3, r3
 80472d2:	b953      	cbnz	r3, 80472ea <HAL_UART_Transmit+0x66>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80472d4:	463b      	mov	r3, r7
 80472d6:	4632      	mov	r2, r6
 80472d8:	2140      	movs	r1, #64	; 0x40
 80472da:	4620      	mov	r0, r4
 80472dc:	f7ff ff64 	bl	80471a8 <UART_WaitOnFlagUntilTimeout.constprop.3>
 80472e0:	b998      	cbnz	r0, 804730a <HAL_UART_Transmit+0x86>
    huart->gState = HAL_UART_STATE_READY;
 80472e2:	2320      	movs	r3, #32
 80472e4:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
    return HAL_OK;
 80472e8:	e010      	b.n	804730c <HAL_UART_Transmit+0x88>
      huart->TxXferCount--;
 80472ea:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 80472ec:	3b01      	subs	r3, #1
 80472ee:	b29b      	uxth	r3, r3
 80472f0:	84e3      	strh	r3, [r4, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80472f2:	68a3      	ldr	r3, [r4, #8]
 80472f4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80472f8:	4632      	mov	r2, r6
 80472fa:	463b      	mov	r3, r7
 80472fc:	f04f 0180 	mov.w	r1, #128	; 0x80
 8047300:	4620      	mov	r0, r4
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8047302:	d10e      	bne.n	8047322 <HAL_UART_Transmit+0x9e>
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8047304:	f7ff ff50 	bl	80471a8 <UART_WaitOnFlagUntilTimeout.constprop.3>
 8047308:	b110      	cbz	r0, 8047310 <HAL_UART_Transmit+0x8c>
          return HAL_TIMEOUT;
 804730a:	2003      	movs	r0, #3
}
 804730c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8047310:	882b      	ldrh	r3, [r5, #0]
 8047312:	6822      	ldr	r2, [r4, #0]
 8047314:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8047318:	6053      	str	r3, [r2, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 804731a:	6923      	ldr	r3, [r4, #16]
 804731c:	b943      	cbnz	r3, 8047330 <HAL_UART_Transmit+0xac>
          pData += 2U;
 804731e:	3502      	adds	r5, #2
 8047320:	e7d5      	b.n	80472ce <HAL_UART_Transmit+0x4a>
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8047322:	f7ff ff41 	bl	80471a8 <UART_WaitOnFlagUntilTimeout.constprop.3>
 8047326:	2800      	cmp	r0, #0
 8047328:	d1ef      	bne.n	804730a <HAL_UART_Transmit+0x86>
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 804732a:	6823      	ldr	r3, [r4, #0]
 804732c:	782a      	ldrb	r2, [r5, #0]
 804732e:	605a      	str	r2, [r3, #4]
 8047330:	3501      	adds	r5, #1
 8047332:	e7cc      	b.n	80472ce <HAL_UART_Transmit+0x4a>
      return  HAL_ERROR;
 8047334:	2001      	movs	r0, #1
 8047336:	e7e9      	b.n	804730c <HAL_UART_Transmit+0x88>
    return HAL_BUSY;
 8047338:	2002      	movs	r0, #2
 804733a:	e7e7      	b.n	804730c <HAL_UART_Transmit+0x88>

0804733c <HAL_UART_Receive>:
{
 804733c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8047340:	461f      	mov	r7, r3
  if (huart->RxState == HAL_UART_STATE_READY)
 8047342:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
 8047346:	2b20      	cmp	r3, #32
{
 8047348:	4604      	mov	r4, r0
 804734a:	460d      	mov	r5, r1
 804734c:	4690      	mov	r8, r2
  if (huart->RxState == HAL_UART_STATE_READY)
 804734e:	d155      	bne.n	80473fc <HAL_UART_Receive+0xc0>
    if ((pData == NULL) || (Size == 0U))
 8047350:	2900      	cmp	r1, #0
 8047352:	d051      	beq.n	80473f8 <HAL_UART_Receive+0xbc>
 8047354:	2a00      	cmp	r2, #0
 8047356:	d04f      	beq.n	80473f8 <HAL_UART_Receive+0xbc>
    __HAL_LOCK(huart);
 8047358:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 804735c:	2b01      	cmp	r3, #1
 804735e:	d04d      	beq.n	80473fc <HAL_UART_Receive+0xc0>
 8047360:	2301      	movs	r3, #1
 8047362:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8047366:	f04f 0900 	mov.w	r9, #0
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 804736a:	2322      	movs	r3, #34	; 0x22
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 804736c:	f8c0 903c 	str.w	r9, [r0, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8047370:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
    tickstart = HAL_GetTick();
 8047374:	f7fc fafe 	bl	8043974 <HAL_GetTick>
    huart->RxXferSize = Size;
 8047378:	f8a4 802c 	strh.w	r8, [r4, #44]	; 0x2c
    tickstart = HAL_GetTick();
 804737c:	4606      	mov	r6, r0
    huart->RxXferCount = Size;
 804737e:	f8a4 802e 	strh.w	r8, [r4, #46]	; 0x2e
    __HAL_UNLOCK(huart);
 8047382:	f884 9038 	strb.w	r9, [r4, #56]	; 0x38
    while (huart->RxXferCount > 0U)
 8047386:	8de0      	ldrh	r0, [r4, #46]	; 0x2e
 8047388:	b280      	uxth	r0, r0
 804738a:	b918      	cbnz	r0, 8047394 <HAL_UART_Receive+0x58>
    huart->RxState = HAL_UART_STATE_READY;
 804738c:	2320      	movs	r3, #32
 804738e:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
    return HAL_OK;
 8047392:	e010      	b.n	80473b6 <HAL_UART_Receive+0x7a>
      huart->RxXferCount--;
 8047394:	8de3      	ldrh	r3, [r4, #46]	; 0x2e
 8047396:	3b01      	subs	r3, #1
 8047398:	b29b      	uxth	r3, r3
 804739a:	85e3      	strh	r3, [r4, #46]	; 0x2e
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 804739c:	68a3      	ldr	r3, [r4, #8]
 804739e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80473a2:	4632      	mov	r2, r6
 80473a4:	463b      	mov	r3, r7
 80473a6:	f04f 0120 	mov.w	r1, #32
 80473aa:	4620      	mov	r0, r4
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80473ac:	d116      	bne.n	80473dc <HAL_UART_Receive+0xa0>
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80473ae:	f7ff fefb 	bl	80471a8 <UART_WaitOnFlagUntilTimeout.constprop.3>
 80473b2:	b110      	cbz	r0, 80473ba <HAL_UART_Receive+0x7e>
          return HAL_TIMEOUT;
 80473b4:	2003      	movs	r0, #3
}
 80473b6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        if (huart->Init.Parity == UART_PARITY_NONE)
 80473ba:	6922      	ldr	r2, [r4, #16]
 80473bc:	6823      	ldr	r3, [r4, #0]
 80473be:	b93a      	cbnz	r2, 80473d0 <HAL_UART_Receive+0x94>
          *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80473c0:	685a      	ldr	r2, [r3, #4]
 80473c2:	462b      	mov	r3, r5
 80473c4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80473c8:	f823 2b02 	strh.w	r2, [r3], #2
{
 80473cc:	461d      	mov	r5, r3
 80473ce:	e7da      	b.n	8047386 <HAL_UART_Receive+0x4a>
          *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 80473d0:	685a      	ldr	r2, [r3, #4]
 80473d2:	462b      	mov	r3, r5
 80473d4:	b2d2      	uxtb	r2, r2
 80473d6:	f823 2b01 	strh.w	r2, [r3], #1
 80473da:	e7f7      	b.n	80473cc <HAL_UART_Receive+0x90>
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80473dc:	f7ff fee4 	bl	80471a8 <UART_WaitOnFlagUntilTimeout.constprop.3>
 80473e0:	2800      	cmp	r0, #0
 80473e2:	d1e7      	bne.n	80473b4 <HAL_UART_Receive+0x78>
 80473e4:	6822      	ldr	r2, [r4, #0]
        if (huart->Init.Parity == UART_PARITY_NONE)
 80473e6:	6921      	ldr	r1, [r4, #16]
          *pData++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80473e8:	6852      	ldr	r2, [r2, #4]
 80473ea:	1c6b      	adds	r3, r5, #1
        if (huart->Init.Parity == UART_PARITY_NONE)
 80473ec:	b909      	cbnz	r1, 80473f2 <HAL_UART_Receive+0xb6>
          *pData++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80473ee:	702a      	strb	r2, [r5, #0]
 80473f0:	e7ec      	b.n	80473cc <HAL_UART_Receive+0x90>
 80473f2:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80473f6:	e7fa      	b.n	80473ee <HAL_UART_Receive+0xb2>
      return  HAL_ERROR;
 80473f8:	2001      	movs	r0, #1
 80473fa:	e7dc      	b.n	80473b6 <HAL_UART_Receive+0x7a>
    return HAL_BUSY;
 80473fc:	2002      	movs	r0, #2
 80473fe:	e7da      	b.n	80473b6 <HAL_UART_Receive+0x7a>

08047400 <HAL_UART_Receive_IT>:
  if (huart->RxState == HAL_UART_STATE_READY)
 8047400:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
 8047404:	2b20      	cmp	r3, #32
 8047406:	d120      	bne.n	804744a <HAL_UART_Receive_IT+0x4a>
    if ((pData == NULL) || (Size == 0U))
 8047408:	b1e9      	cbz	r1, 8047446 <HAL_UART_Receive_IT+0x46>
 804740a:	b1e2      	cbz	r2, 8047446 <HAL_UART_Receive_IT+0x46>
    __HAL_LOCK(huart);
 804740c:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8047410:	2b01      	cmp	r3, #1
 8047412:	d01a      	beq.n	804744a <HAL_UART_Receive_IT+0x4a>
    huart->RxXferCount = Size;
 8047414:	85c2      	strh	r2, [r0, #46]	; 0x2e
    huart->RxXferSize = Size;
 8047416:	8582      	strh	r2, [r0, #44]	; 0x2c
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8047418:	2300      	movs	r3, #0
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 804741a:	2222      	movs	r2, #34	; 0x22
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 804741c:	63c3      	str	r3, [r0, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 804741e:	f880 203a 	strb.w	r2, [r0, #58]	; 0x3a
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8047422:	6802      	ldr	r2, [r0, #0]
    huart->pRxBuffPtr = pData;
 8047424:	6281      	str	r1, [r0, #40]	; 0x28
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8047426:	68d1      	ldr	r1, [r2, #12]
    __HAL_UNLOCK(huart);
 8047428:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 804742c:	f441 7180 	orr.w	r1, r1, #256	; 0x100
 8047430:	60d1      	str	r1, [r2, #12]
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8047432:	6951      	ldr	r1, [r2, #20]
 8047434:	f041 0101 	orr.w	r1, r1, #1
 8047438:	6151      	str	r1, [r2, #20]
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 804743a:	68d1      	ldr	r1, [r2, #12]
 804743c:	f041 0120 	orr.w	r1, r1, #32
 8047440:	60d1      	str	r1, [r2, #12]
    return HAL_OK;
 8047442:	4618      	mov	r0, r3
 8047444:	4770      	bx	lr
      return HAL_ERROR;
 8047446:	2001      	movs	r0, #1
 8047448:	4770      	bx	lr
    return HAL_BUSY;
 804744a:	2002      	movs	r0, #2
}
 804744c:	4770      	bx	lr
	...

08047450 <HAL_UART_Transmit_DMA>:
{
 8047450:	b538      	push	{r3, r4, r5, lr}
 8047452:	4604      	mov	r4, r0
 8047454:	4613      	mov	r3, r2
  if (huart->gState == HAL_UART_STATE_READY)
 8047456:	f894 2039 	ldrb.w	r2, [r4, #57]	; 0x39
 804745a:	2a20      	cmp	r2, #32
 804745c:	d12a      	bne.n	80474b4 <HAL_UART_Transmit_DMA+0x64>
    if ((pData == NULL) || (Size == 0U))
 804745e:	b339      	cbz	r1, 80474b0 <HAL_UART_Transmit_DMA+0x60>
 8047460:	b333      	cbz	r3, 80474b0 <HAL_UART_Transmit_DMA+0x60>
    __HAL_LOCK(huart);
 8047462:	f894 2038 	ldrb.w	r2, [r4, #56]	; 0x38
 8047466:	2a01      	cmp	r2, #1
 8047468:	d024      	beq.n	80474b4 <HAL_UART_Transmit_DMA+0x64>
 804746a:	2201      	movs	r2, #1
 804746c:	f884 2038 	strb.w	r2, [r4, #56]	; 0x38
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8047470:	2500      	movs	r5, #0
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8047472:	6b20      	ldr	r0, [r4, #48]	; 0x30
    huart->TxXferCount = Size;
 8047474:	84e3      	strh	r3, [r4, #38]	; 0x26
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8047476:	2221      	movs	r2, #33	; 0x21
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8047478:	63e5      	str	r5, [r4, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 804747a:	f884 2039 	strb.w	r2, [r4, #57]	; 0x39
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 804747e:	4a0e      	ldr	r2, [pc, #56]	; (80474b8 <HAL_UART_Transmit_DMA+0x68>)
    huart->TxXferSize = Size;
 8047480:	84a3      	strh	r3, [r4, #36]	; 0x24
    huart->pTxBuffPtr = pData;
 8047482:	6221      	str	r1, [r4, #32]
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8047484:	63c2      	str	r2, [r0, #60]	; 0x3c
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8047486:	4a0d      	ldr	r2, [pc, #52]	; (80474bc <HAL_UART_Transmit_DMA+0x6c>)
 8047488:	6402      	str	r2, [r0, #64]	; 0x40
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 804748a:	4a0d      	ldr	r2, [pc, #52]	; (80474c0 <HAL_UART_Transmit_DMA+0x70>)
    huart->hdmatx->XferAbortCallback = NULL;
 804748c:	e9c0 2513 	strd	r2, r5, [r0, #76]	; 0x4c
    HAL_DMA_Start_IT(huart->hdmatx, *(uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 8047490:	6822      	ldr	r2, [r4, #0]
 8047492:	3204      	adds	r2, #4
 8047494:	f7fc fdda 	bl	804404c <HAL_DMA_Start_IT>
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8047498:	6823      	ldr	r3, [r4, #0]
 804749a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 804749e:	601a      	str	r2, [r3, #0]
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80474a0:	695a      	ldr	r2, [r3, #20]
    __HAL_UNLOCK(huart);
 80474a2:	f884 5038 	strb.w	r5, [r4, #56]	; 0x38
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80474a6:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80474aa:	615a      	str	r2, [r3, #20]
    return HAL_OK;
 80474ac:	4628      	mov	r0, r5
}
 80474ae:	bd38      	pop	{r3, r4, r5, pc}
      return HAL_ERROR;
 80474b0:	2001      	movs	r0, #1
 80474b2:	e7fc      	b.n	80474ae <HAL_UART_Transmit_DMA+0x5e>
    return HAL_BUSY;
 80474b4:	2002      	movs	r0, #2
 80474b6:	e7fa      	b.n	80474ae <HAL_UART_Transmit_DMA+0x5e>
 80474b8:	080474c5 	.word	0x080474c5
 80474bc:	080474f3 	.word	0x080474f3
 80474c0:	08047577 	.word	0x08047577

080474c4 <UART_DMATransmitCplt>:
{
 80474c4:	b508      	push	{r3, lr}
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 80474c6:	6803      	ldr	r3, [r0, #0]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80474c8:	6b82      	ldr	r2, [r0, #56]	; 0x38
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 80474ca:	681b      	ldr	r3, [r3, #0]
 80474cc:	f413 7380 	ands.w	r3, r3, #256	; 0x100
 80474d0:	d10a      	bne.n	80474e8 <UART_DMATransmitCplt+0x24>
    huart->TxXferCount = 0x00U;
 80474d2:	84d3      	strh	r3, [r2, #38]	; 0x26
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80474d4:	6813      	ldr	r3, [r2, #0]
 80474d6:	695a      	ldr	r2, [r3, #20]
 80474d8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80474dc:	615a      	str	r2, [r3, #20]
    SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80474de:	68da      	ldr	r2, [r3, #12]
 80474e0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80474e4:	60da      	str	r2, [r3, #12]
}
 80474e6:	bd08      	pop	{r3, pc}
    HAL_UART_TxCpltCallback(huart);
 80474e8:	4610      	mov	r0, r2
 80474ea:	f009 f9fd 	bl	80508e8 <HAL_UART_TxCpltCallback>
}
 80474ee:	e7fa      	b.n	80474e6 <UART_DMATransmitCplt+0x22>

080474f0 <HAL_UART_TxHalfCpltCallback>:
 80474f0:	4770      	bx	lr

080474f2 <UART_DMATxHalfCplt>:
{
 80474f2:	b508      	push	{r3, lr}
  HAL_UART_TxHalfCpltCallback(huart);
 80474f4:	6b80      	ldr	r0, [r0, #56]	; 0x38
 80474f6:	f7ff fffb 	bl	80474f0 <HAL_UART_TxHalfCpltCallback>
}
 80474fa:	bd08      	pop	{r3, pc}

080474fc <HAL_UART_RxCpltCallback>:
 80474fc:	4770      	bx	lr

080474fe <UART_Receive_IT>:
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80474fe:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
 8047502:	2b22      	cmp	r3, #34	; 0x22
{
 8047504:	b510      	push	{r4, lr}
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8047506:	d133      	bne.n	8047570 <UART_Receive_IT+0x72>
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8047508:	6881      	ldr	r1, [r0, #8]
 804750a:	6904      	ldr	r4, [r0, #16]
 804750c:	6a83      	ldr	r3, [r0, #40]	; 0x28
 804750e:	6802      	ldr	r2, [r0, #0]
 8047510:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
 8047514:	d123      	bne.n	804755e <UART_Receive_IT+0x60>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8047516:	6852      	ldr	r2, [r2, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8047518:	b9ec      	cbnz	r4, 8047556 <UART_Receive_IT+0x58>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 804751a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 804751e:	f823 2b02 	strh.w	r2, [r3], #2
        huart->pRxBuffPtr += 1U;
 8047522:	6283      	str	r3, [r0, #40]	; 0x28
    if (--huart->RxXferCount == 0U)
 8047524:	8dc4      	ldrh	r4, [r0, #46]	; 0x2e
 8047526:	3c01      	subs	r4, #1
 8047528:	b2a4      	uxth	r4, r4
 804752a:	85c4      	strh	r4, [r0, #46]	; 0x2e
 804752c:	b98c      	cbnz	r4, 8047552 <UART_Receive_IT+0x54>
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 804752e:	6803      	ldr	r3, [r0, #0]
 8047530:	68da      	ldr	r2, [r3, #12]
 8047532:	f022 0220 	bic.w	r2, r2, #32
 8047536:	60da      	str	r2, [r3, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8047538:	68da      	ldr	r2, [r3, #12]
 804753a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 804753e:	60da      	str	r2, [r3, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8047540:	695a      	ldr	r2, [r3, #20]
 8047542:	f022 0201 	bic.w	r2, r2, #1
 8047546:	615a      	str	r2, [r3, #20]
      huart->RxState = HAL_UART_STATE_READY;
 8047548:	2320      	movs	r3, #32
 804754a:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
      HAL_UART_RxCpltCallback(huart);
 804754e:	f7ff ffd5 	bl	80474fc <HAL_UART_RxCpltCallback>
    if (--huart->RxXferCount == 0U)
 8047552:	2000      	movs	r0, #0
 8047554:	e00d      	b.n	8047572 <UART_Receive_IT+0x74>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8047556:	b2d2      	uxtb	r2, r2
 8047558:	f823 2b01 	strh.w	r2, [r3], #1
 804755c:	e7e1      	b.n	8047522 <UART_Receive_IT+0x24>
 804755e:	1c59      	adds	r1, r3, #1
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8047560:	6852      	ldr	r2, [r2, #4]
 8047562:	6281      	str	r1, [r0, #40]	; 0x28
      if (huart->Init.Parity == UART_PARITY_NONE)
 8047564:	b90c      	cbnz	r4, 804756a <UART_Receive_IT+0x6c>
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8047566:	701a      	strb	r2, [r3, #0]
 8047568:	e7dc      	b.n	8047524 <UART_Receive_IT+0x26>
 804756a:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 804756e:	e7fa      	b.n	8047566 <UART_Receive_IT+0x68>
    return HAL_BUSY;
 8047570:	2002      	movs	r0, #2
}
 8047572:	bd10      	pop	{r4, pc}

08047574 <HAL_UART_ErrorCallback>:
 8047574:	4770      	bx	lr

08047576 <UART_DMAError>:
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8047576:	6b81      	ldr	r1, [r0, #56]	; 0x38
{
 8047578:	b508      	push	{r3, lr}
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 804757a:	680b      	ldr	r3, [r1, #0]
 804757c:	695a      	ldr	r2, [r3, #20]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 804757e:	f891 0039 	ldrb.w	r0, [r1, #57]	; 0x39
 8047582:	2821      	cmp	r0, #33	; 0x21
 8047584:	d10a      	bne.n	804759c <UART_DMAError+0x26>
 8047586:	0612      	lsls	r2, r2, #24
 8047588:	d508      	bpl.n	804759c <UART_DMAError+0x26>
    huart->TxXferCount = 0x00U;
 804758a:	2200      	movs	r2, #0
 804758c:	84ca      	strh	r2, [r1, #38]	; 0x26
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 804758e:	68da      	ldr	r2, [r3, #12]
 8047590:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8047594:	60da      	str	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 8047596:	2220      	movs	r2, #32
 8047598:	f881 2039 	strb.w	r2, [r1, #57]	; 0x39
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 804759c:	695b      	ldr	r3, [r3, #20]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 804759e:	f891 203a 	ldrb.w	r2, [r1, #58]	; 0x3a
 80475a2:	2a22      	cmp	r2, #34	; 0x22
 80475a4:	d106      	bne.n	80475b4 <UART_DMAError+0x3e>
 80475a6:	065b      	lsls	r3, r3, #25
 80475a8:	d504      	bpl.n	80475b4 <UART_DMAError+0x3e>
    huart->RxXferCount = 0x00U;
 80475aa:	2300      	movs	r3, #0
 80475ac:	85cb      	strh	r3, [r1, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 80475ae:	4608      	mov	r0, r1
 80475b0:	f7ff fd7c 	bl	80470ac <UART_EndRxTransfer>
  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80475b4:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
 80475b6:	f043 0310 	orr.w	r3, r3, #16
 80475ba:	63cb      	str	r3, [r1, #60]	; 0x3c
  HAL_UART_ErrorCallback(huart);
 80475bc:	4608      	mov	r0, r1
 80475be:	f7ff ffd9 	bl	8047574 <HAL_UART_ErrorCallback>
}
 80475c2:	bd08      	pop	{r3, pc}

080475c4 <HAL_UART_IRQHandler>:
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80475c4:	6803      	ldr	r3, [r0, #0]
 80475c6:	681a      	ldr	r2, [r3, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80475c8:	68d9      	ldr	r1, [r3, #12]
{
 80475ca:	b570      	push	{r4, r5, r6, lr}
  if (errorflags == RESET)
 80475cc:	0716      	lsls	r6, r2, #28
{
 80475ce:	4604      	mov	r4, r0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80475d0:	695d      	ldr	r5, [r3, #20]
  if (errorflags == RESET)
 80475d2:	d107      	bne.n	80475e4 <HAL_UART_IRQHandler+0x20>
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80475d4:	0696      	lsls	r6, r2, #26
 80475d6:	d55a      	bpl.n	804768e <HAL_UART_IRQHandler+0xca>
 80475d8:	068d      	lsls	r5, r1, #26
 80475da:	d558      	bpl.n	804768e <HAL_UART_IRQHandler+0xca>
}
 80475dc:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      UART_Receive_IT(huart);
 80475e0:	f7ff bf8d 	b.w	80474fe <UART_Receive_IT>
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80475e4:	f015 0501 	ands.w	r5, r5, #1
 80475e8:	d102      	bne.n	80475f0 <HAL_UART_IRQHandler+0x2c>
 80475ea:	f411 7f90 	tst.w	r1, #288	; 0x120
 80475ee:	d04e      	beq.n	804768e <HAL_UART_IRQHandler+0xca>
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80475f0:	07d0      	lsls	r0, r2, #31
 80475f2:	d505      	bpl.n	8047600 <HAL_UART_IRQHandler+0x3c>
 80475f4:	05cb      	lsls	r3, r1, #23
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80475f6:	bf42      	ittt	mi
 80475f8:	6be3      	ldrmi	r3, [r4, #60]	; 0x3c
 80475fa:	f043 0301 	orrmi.w	r3, r3, #1
 80475fe:	63e3      	strmi	r3, [r4, #60]	; 0x3c
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8047600:	0756      	lsls	r6, r2, #29
 8047602:	d504      	bpl.n	804760e <HAL_UART_IRQHandler+0x4a>
 8047604:	b11d      	cbz	r5, 804760e <HAL_UART_IRQHandler+0x4a>
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8047606:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8047608:	f043 0302 	orr.w	r3, r3, #2
 804760c:	63e3      	str	r3, [r4, #60]	; 0x3c
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 804760e:	0790      	lsls	r0, r2, #30
 8047610:	d504      	bpl.n	804761c <HAL_UART_IRQHandler+0x58>
 8047612:	b11d      	cbz	r5, 804761c <HAL_UART_IRQHandler+0x58>
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8047614:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8047616:	f043 0304 	orr.w	r3, r3, #4
 804761a:	63e3      	str	r3, [r4, #60]	; 0x3c
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 804761c:	0713      	lsls	r3, r2, #28
 804761e:	d506      	bpl.n	804762e <HAL_UART_IRQHandler+0x6a>
 8047620:	068e      	lsls	r6, r1, #26
 8047622:	d400      	bmi.n	8047626 <HAL_UART_IRQHandler+0x62>
 8047624:	b11d      	cbz	r5, 804762e <HAL_UART_IRQHandler+0x6a>
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8047626:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8047628:	f043 0308 	orr.w	r3, r3, #8
 804762c:	63e3      	str	r3, [r4, #60]	; 0x3c
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 804762e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8047630:	b343      	cbz	r3, 8047684 <HAL_UART_IRQHandler+0xc0>
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8047632:	0695      	lsls	r5, r2, #26
 8047634:	d504      	bpl.n	8047640 <HAL_UART_IRQHandler+0x7c>
 8047636:	0688      	lsls	r0, r1, #26
 8047638:	d502      	bpl.n	8047640 <HAL_UART_IRQHandler+0x7c>
        UART_Receive_IT(huart);
 804763a:	4620      	mov	r0, r4
 804763c:	f7ff ff5f 	bl	80474fe <UART_Receive_IT>
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8047640:	6823      	ldr	r3, [r4, #0]
 8047642:	695d      	ldr	r5, [r3, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8047644:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8047646:	0711      	lsls	r1, r2, #28
        UART_EndRxTransfer(huart);
 8047648:	4620      	mov	r0, r4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 804764a:	d402      	bmi.n	8047652 <HAL_UART_IRQHandler+0x8e>
 804764c:	f015 0540 	ands.w	r5, r5, #64	; 0x40
 8047650:	d019      	beq.n	8047686 <HAL_UART_IRQHandler+0xc2>
        UART_EndRxTransfer(huart);
 8047652:	f7ff fd2b 	bl	80470ac <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8047656:	6823      	ldr	r3, [r4, #0]
 8047658:	695a      	ldr	r2, [r3, #20]
 804765a:	0652      	lsls	r2, r2, #25
 804765c:	d50f      	bpl.n	804767e <HAL_UART_IRQHandler+0xba>
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 804765e:	695a      	ldr	r2, [r3, #20]
          if (huart->hdmarx != NULL)
 8047660:	6b60      	ldr	r0, [r4, #52]	; 0x34
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8047662:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8047666:	615a      	str	r2, [r3, #20]
          if (huart->hdmarx != NULL)
 8047668:	b148      	cbz	r0, 804767e <HAL_UART_IRQHandler+0xba>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 804766a:	4b26      	ldr	r3, [pc, #152]	; (8047704 <HAL_UART_IRQHandler+0x140>)
 804766c:	6503      	str	r3, [r0, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 804766e:	f7fc fd27 	bl	80440c0 <HAL_DMA_Abort_IT>
 8047672:	b138      	cbz	r0, 8047684 <HAL_UART_IRQHandler+0xc0>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8047674:	6b60      	ldr	r0, [r4, #52]	; 0x34
}
 8047676:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 804767a:	6d03      	ldr	r3, [r0, #80]	; 0x50
 804767c:	4718      	bx	r3
            HAL_UART_ErrorCallback(huart);
 804767e:	4620      	mov	r0, r4
 8047680:	f7ff ff78 	bl	8047574 <HAL_UART_ErrorCallback>
}
 8047684:	bd70      	pop	{r4, r5, r6, pc}
        HAL_UART_ErrorCallback(huart);
 8047686:	f7ff ff75 	bl	8047574 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 804768a:	63e5      	str	r5, [r4, #60]	; 0x3c
 804768c:	e7fa      	b.n	8047684 <HAL_UART_IRQHandler+0xc0>
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 804768e:	0616      	lsls	r6, r2, #24
 8047690:	d528      	bpl.n	80476e4 <HAL_UART_IRQHandler+0x120>
 8047692:	060d      	lsls	r5, r1, #24
 8047694:	d526      	bpl.n	80476e4 <HAL_UART_IRQHandler+0x120>
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8047696:	f894 2039 	ldrb.w	r2, [r4, #57]	; 0x39
 804769a:	2a21      	cmp	r2, #33	; 0x21
 804769c:	d1f2      	bne.n	8047684 <HAL_UART_IRQHandler+0xc0>
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 804769e:	68a1      	ldr	r1, [r4, #8]
 80476a0:	6a22      	ldr	r2, [r4, #32]
 80476a2:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
 80476a6:	d118      	bne.n	80476da <HAL_UART_IRQHandler+0x116>
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80476a8:	8811      	ldrh	r1, [r2, #0]
 80476aa:	f3c1 0108 	ubfx	r1, r1, #0, #9
 80476ae:	6059      	str	r1, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 80476b0:	6921      	ldr	r1, [r4, #16]
 80476b2:	b981      	cbnz	r1, 80476d6 <HAL_UART_IRQHandler+0x112>
        huart->pTxBuffPtr += 2U;
 80476b4:	3202      	adds	r2, #2
        huart->pTxBuffPtr += 1U;
 80476b6:	6222      	str	r2, [r4, #32]
    if (--huart->TxXferCount == 0U)
 80476b8:	8ce2      	ldrh	r2, [r4, #38]	; 0x26
 80476ba:	3a01      	subs	r2, #1
 80476bc:	b292      	uxth	r2, r2
 80476be:	84e2      	strh	r2, [r4, #38]	; 0x26
 80476c0:	2a00      	cmp	r2, #0
 80476c2:	d1df      	bne.n	8047684 <HAL_UART_IRQHandler+0xc0>
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80476c4:	68da      	ldr	r2, [r3, #12]
 80476c6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80476ca:	60da      	str	r2, [r3, #12]
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80476cc:	68da      	ldr	r2, [r3, #12]
 80476ce:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80476d2:	60da      	str	r2, [r3, #12]
 80476d4:	e7d6      	b.n	8047684 <HAL_UART_IRQHandler+0xc0>
        huart->pTxBuffPtr += 1U;
 80476d6:	3201      	adds	r2, #1
 80476d8:	e7ed      	b.n	80476b6 <HAL_UART_IRQHandler+0xf2>
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80476da:	1c51      	adds	r1, r2, #1
 80476dc:	6221      	str	r1, [r4, #32]
 80476de:	7812      	ldrb	r2, [r2, #0]
 80476e0:	605a      	str	r2, [r3, #4]
 80476e2:	e7e9      	b.n	80476b8 <HAL_UART_IRQHandler+0xf4>
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80476e4:	0650      	lsls	r0, r2, #25
 80476e6:	d5cd      	bpl.n	8047684 <HAL_UART_IRQHandler+0xc0>
 80476e8:	064a      	lsls	r2, r1, #25
 80476ea:	d5cb      	bpl.n	8047684 <HAL_UART_IRQHandler+0xc0>
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80476ec:	68da      	ldr	r2, [r3, #12]
 80476ee:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80476f2:	60da      	str	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 80476f4:	2320      	movs	r3, #32
 80476f6:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  HAL_UART_TxCpltCallback(huart);
 80476fa:	4620      	mov	r0, r4
 80476fc:	f009 f8f4 	bl	80508e8 <HAL_UART_TxCpltCallback>
 8047700:	e7c0      	b.n	8047684 <HAL_UART_IRQHandler+0xc0>
 8047702:	bf00      	nop
 8047704:	08047709 	.word	0x08047709

08047708 <UART_DMAAbortOnError>:
{
 8047708:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 804770a:	6b80      	ldr	r0, [r0, #56]	; 0x38
  huart->RxXferCount = 0x00U;
 804770c:	2300      	movs	r3, #0
 804770e:	85c3      	strh	r3, [r0, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8047710:	84c3      	strh	r3, [r0, #38]	; 0x26
  HAL_UART_ErrorCallback(huart);
 8047712:	f7ff ff2f 	bl	8047574 <HAL_UART_ErrorCallback>
}
 8047716:	bd08      	pop	{r3, pc}

08047718 <HAL_UART_AbortCpltCallback>:
 8047718:	4770      	bx	lr
	...

0804771c <HAL_UART_Abort_IT>:
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE | USART_CR1_TCIE));
 804771c:	6803      	ldr	r3, [r0, #0]
 804771e:	68da      	ldr	r2, [r3, #12]
 8047720:	f422 72f0 	bic.w	r2, r2, #480	; 0x1e0
{
 8047724:	b510      	push	{r4, lr}
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE | USART_CR1_TCIE));
 8047726:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8047728:	695a      	ldr	r2, [r3, #20]
{
 804772a:	4604      	mov	r4, r0
  if (huart->hdmatx != NULL)
 804772c:	6b00      	ldr	r0, [r0, #48]	; 0x30
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 804772e:	f022 0201 	bic.w	r2, r2, #1
 8047732:	615a      	str	r2, [r3, #20]
  if (huart->hdmatx != NULL)
 8047734:	b128      	cbz	r0, 8047742 <HAL_UART_Abort_IT+0x26>
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 8047736:	695a      	ldr	r2, [r3, #20]
 8047738:	f012 0280 	ands.w	r2, r2, #128	; 0x80
      huart->hdmatx->XferAbortCallback = UART_DMATxAbortCallback;
 804773c:	bf18      	it	ne
 804773e:	4a1f      	ldrne	r2, [pc, #124]	; (80477bc <HAL_UART_Abort_IT+0xa0>)
      huart->hdmatx->XferAbortCallback = NULL;
 8047740:	6502      	str	r2, [r0, #80]	; 0x50
  if (huart->hdmarx != NULL)
 8047742:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8047744:	b129      	cbz	r1, 8047752 <HAL_UART_Abort_IT+0x36>
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8047746:	695a      	ldr	r2, [r3, #20]
 8047748:	f012 0240 	ands.w	r2, r2, #64	; 0x40
      huart->hdmarx->XferAbortCallback = UART_DMARxAbortCallback;
 804774c:	bf18      	it	ne
 804774e:	4a1c      	ldrne	r2, [pc, #112]	; (80477c0 <HAL_UART_Abort_IT+0xa4>)
      huart->hdmarx->XferAbortCallback = NULL;
 8047750:	650a      	str	r2, [r1, #80]	; 0x50
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 8047752:	695a      	ldr	r2, [r3, #20]
 8047754:	0612      	lsls	r2, r2, #24
 8047756:	d41d      	bmi.n	8047794 <HAL_UART_Abort_IT+0x78>
  uint32_t AbortCplt = 0x01U;
 8047758:	2301      	movs	r3, #1
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 804775a:	6822      	ldr	r2, [r4, #0]
 804775c:	6951      	ldr	r1, [r2, #20]
 804775e:	0649      	lsls	r1, r1, #25
 8047760:	d527      	bpl.n	80477b2 <HAL_UART_Abort_IT+0x96>
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8047762:	6951      	ldr	r1, [r2, #20]
    if (huart->hdmarx != NULL)
 8047764:	6b60      	ldr	r0, [r4, #52]	; 0x34
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8047766:	f021 0140 	bic.w	r1, r1, #64	; 0x40
 804776a:	6151      	str	r1, [r2, #20]
    if (huart->hdmarx != NULL)
 804776c:	b308      	cbz	r0, 80477b2 <HAL_UART_Abort_IT+0x96>
      if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 804776e:	f7fc fca7 	bl	80440c0 <HAL_DMA_Abort_IT>
 8047772:	b300      	cbz	r0, 80477b6 <HAL_UART_Abort_IT+0x9a>
        huart->hdmarx->XferAbortCallback = NULL;
 8047774:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8047776:	2200      	movs	r2, #0
 8047778:	651a      	str	r2, [r3, #80]	; 0x50
    huart->TxXferCount = 0x00U;
 804777a:	2300      	movs	r3, #0
 804777c:	84e3      	strh	r3, [r4, #38]	; 0x26
    huart->RxXferCount = 0x00U;
 804777e:	85e3      	strh	r3, [r4, #46]	; 0x2e
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8047780:	63e3      	str	r3, [r4, #60]	; 0x3c
    huart->gState  = HAL_UART_STATE_READY;
 8047782:	2320      	movs	r3, #32
 8047784:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
    HAL_UART_AbortCpltCallback(huart);
 8047788:	4620      	mov	r0, r4
    huart->RxState = HAL_UART_STATE_READY;
 804778a:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
    HAL_UART_AbortCpltCallback(huart);
 804778e:	f7ff ffc3 	bl	8047718 <HAL_UART_AbortCpltCallback>
 8047792:	e010      	b.n	80477b6 <HAL_UART_Abort_IT+0x9a>
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8047794:	695a      	ldr	r2, [r3, #20]
 8047796:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 804779a:	615a      	str	r2, [r3, #20]
    if (huart->hdmatx != NULL)
 804779c:	2800      	cmp	r0, #0
 804779e:	d0db      	beq.n	8047758 <HAL_UART_Abort_IT+0x3c>
      if (HAL_DMA_Abort_IT(huart->hdmatx) != HAL_OK)
 80477a0:	f7fc fc8e 	bl	80440c0 <HAL_DMA_Abort_IT>
 80477a4:	b118      	cbz	r0, 80477ae <HAL_UART_Abort_IT+0x92>
        huart->hdmatx->XferAbortCallback = NULL;
 80477a6:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80477a8:	2200      	movs	r2, #0
 80477aa:	651a      	str	r2, [r3, #80]	; 0x50
 80477ac:	e7d4      	b.n	8047758 <HAL_UART_Abort_IT+0x3c>
        AbortCplt = 0x00U;
 80477ae:	4603      	mov	r3, r0
 80477b0:	e7d3      	b.n	804775a <HAL_UART_Abort_IT+0x3e>
  if (AbortCplt == 0x01U)
 80477b2:	2b00      	cmp	r3, #0
 80477b4:	d1e1      	bne.n	804777a <HAL_UART_Abort_IT+0x5e>
}
 80477b6:	2000      	movs	r0, #0
 80477b8:	bd10      	pop	{r4, pc}
 80477ba:	bf00      	nop
 80477bc:	080477ed 	.word	0x080477ed
 80477c0:	080477c5 	.word	0x080477c5

080477c4 <UART_DMARxAbortCallback>:
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80477c4:	6b80      	ldr	r0, [r0, #56]	; 0x38
  huart->hdmarx->XferAbortCallback = NULL;
 80477c6:	6b42      	ldr	r2, [r0, #52]	; 0x34
{
 80477c8:	b508      	push	{r3, lr}
  huart->hdmarx->XferAbortCallback = NULL;
 80477ca:	2300      	movs	r3, #0
 80477cc:	6513      	str	r3, [r2, #80]	; 0x50
  if (huart->hdmatx != NULL)
 80477ce:	6b02      	ldr	r2, [r0, #48]	; 0x30
 80477d0:	b10a      	cbz	r2, 80477d6 <UART_DMARxAbortCallback+0x12>
    if (huart->hdmatx->XferAbortCallback != NULL)
 80477d2:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80477d4:	b94a      	cbnz	r2, 80477ea <UART_DMARxAbortCallback+0x26>
  huart->TxXferCount = 0x00U;
 80477d6:	84c3      	strh	r3, [r0, #38]	; 0x26
  huart->RxXferCount = 0x00U;
 80477d8:	85c3      	strh	r3, [r0, #46]	; 0x2e
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80477da:	63c3      	str	r3, [r0, #60]	; 0x3c
  huart->gState  = HAL_UART_STATE_READY;
 80477dc:	2320      	movs	r3, #32
 80477de:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 80477e2:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
  HAL_UART_AbortCpltCallback(huart);
 80477e6:	f7ff ff97 	bl	8047718 <HAL_UART_AbortCpltCallback>
}
 80477ea:	bd08      	pop	{r3, pc}

080477ec <UART_DMATxAbortCallback>:
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80477ec:	6b80      	ldr	r0, [r0, #56]	; 0x38
  huart->hdmatx->XferAbortCallback = NULL;
 80477ee:	6b02      	ldr	r2, [r0, #48]	; 0x30
{
 80477f0:	b508      	push	{r3, lr}
  huart->hdmatx->XferAbortCallback = NULL;
 80477f2:	2300      	movs	r3, #0
 80477f4:	6513      	str	r3, [r2, #80]	; 0x50
  if (huart->hdmarx != NULL)
 80477f6:	6b42      	ldr	r2, [r0, #52]	; 0x34
 80477f8:	b10a      	cbz	r2, 80477fe <UART_DMATxAbortCallback+0x12>
    if (huart->hdmarx->XferAbortCallback != NULL)
 80477fa:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80477fc:	b94a      	cbnz	r2, 8047812 <UART_DMATxAbortCallback+0x26>
  huart->TxXferCount = 0x00U;
 80477fe:	84c3      	strh	r3, [r0, #38]	; 0x26
  huart->RxXferCount = 0x00U;
 8047800:	85c3      	strh	r3, [r0, #46]	; 0x2e
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8047802:	63c3      	str	r3, [r0, #60]	; 0x3c
  huart->gState  = HAL_UART_STATE_READY;
 8047804:	2320      	movs	r3, #32
 8047806:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 804780a:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
  HAL_UART_AbortCpltCallback(huart);
 804780e:	f7ff ff83 	bl	8047718 <HAL_UART_AbortCpltCallback>
}
 8047812:	bd08      	pop	{r3, pc}

08047814 <HAL_UART_AbortReceiveCpltCallback>:
 8047814:	4770      	bx	lr
	...

08047818 <HAL_UART_AbortReceive_IT>:
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8047818:	6803      	ldr	r3, [r0, #0]
 804781a:	68da      	ldr	r2, [r3, #12]
 804781c:	f422 7290 	bic.w	r2, r2, #288	; 0x120
{
 8047820:	b510      	push	{r4, lr}
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8047822:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8047824:	695a      	ldr	r2, [r3, #20]
 8047826:	f022 0201 	bic.w	r2, r2, #1
 804782a:	615a      	str	r2, [r3, #20]
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 804782c:	695a      	ldr	r2, [r3, #20]
 804782e:	f012 0240 	ands.w	r2, r2, #64	; 0x40
{
 8047832:	4604      	mov	r4, r0
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8047834:	d017      	beq.n	8047866 <HAL_UART_AbortReceive_IT+0x4e>
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8047836:	695a      	ldr	r2, [r3, #20]
 8047838:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 804783c:	615a      	str	r2, [r3, #20]
    if (huart->hdmarx != NULL)
 804783e:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8047840:	b153      	cbz	r3, 8047858 <HAL_UART_AbortReceive_IT+0x40>
      huart->hdmarx->XferAbortCallback = UART_DMARxOnlyAbortCallback;
 8047842:	4a0a      	ldr	r2, [pc, #40]	; (804786c <HAL_UART_AbortReceive_IT+0x54>)
 8047844:	651a      	str	r2, [r3, #80]	; 0x50
      if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8047846:	4618      	mov	r0, r3
 8047848:	f7fc fc3a 	bl	80440c0 <HAL_DMA_Abort_IT>
 804784c:	b110      	cbz	r0, 8047854 <HAL_UART_AbortReceive_IT+0x3c>
        huart->hdmarx->XferAbortCallback(huart->hdmarx);
 804784e:	6b60      	ldr	r0, [r4, #52]	; 0x34
 8047850:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8047852:	4798      	blx	r3
}
 8047854:	2000      	movs	r0, #0
 8047856:	bd10      	pop	{r4, pc}
      huart->RxXferCount = 0x00U;
 8047858:	85c3      	strh	r3, [r0, #46]	; 0x2e
    huart->RxState = HAL_UART_STATE_READY;
 804785a:	2320      	movs	r3, #32
 804785c:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
    HAL_UART_AbortReceiveCpltCallback(huart);
 8047860:	f7ff ffd8 	bl	8047814 <HAL_UART_AbortReceiveCpltCallback>
 8047864:	e7f6      	b.n	8047854 <HAL_UART_AbortReceive_IT+0x3c>
    huart->RxXferCount = 0x00U;
 8047866:	85c2      	strh	r2, [r0, #46]	; 0x2e
 8047868:	e7f7      	b.n	804785a <HAL_UART_AbortReceive_IT+0x42>
 804786a:	bf00      	nop
 804786c:	08047871 	.word	0x08047871

08047870 <UART_DMARxOnlyAbortCallback>:
{
 8047870:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8047872:	6b80      	ldr	r0, [r0, #56]	; 0x38
  huart->RxXferCount = 0x00U;
 8047874:	2300      	movs	r3, #0
 8047876:	85c3      	strh	r3, [r0, #46]	; 0x2e
  huart->RxState = HAL_UART_STATE_READY;
 8047878:	2320      	movs	r3, #32
 804787a:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
  HAL_UART_AbortReceiveCpltCallback(huart);
 804787e:	f7ff ffc9 	bl	8047814 <HAL_UART_AbortReceiveCpltCallback>
}
 8047882:	bd08      	pop	{r3, pc}

08047884 <SDMMC_GetCmdResp2>:
static uint32_t SDMMC_GetCmdResp2(SDIO_TypeDef *SDIOx)
{
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8047884:	4b12      	ldr	r3, [pc, #72]	; (80478d0 <SDMMC_GetCmdResp2+0x4c>)
 8047886:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 804788a:	681b      	ldr	r3, [r3, #0]
 804788c:	fbb3 f2f2 	udiv	r2, r3, r2
 8047890:	f241 3388 	movw	r3, #5000	; 0x1388
 8047894:	4353      	muls	r3, r2
  
  do
  {
    if (count-- == 0U)
 8047896:	f113 33ff 	adds.w	r3, r3, #4294967295
 804789a:	d315      	bcc.n	80478c8 <SDMMC_GetCmdResp2+0x44>
    {
      return SDMMC_ERROR_TIMEOUT;
    }
    sta_reg = SDIOx->STA;
 804789c:	6b42      	ldr	r2, [r0, #52]	; 0x34
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 804789e:	f012 0f45 	tst.w	r2, #69	; 0x45
 80478a2:	d0f8      	beq.n	8047896 <SDMMC_GetCmdResp2+0x12>
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80478a4:	0512      	lsls	r2, r2, #20
 80478a6:	d4f6      	bmi.n	8047896 <SDMMC_GetCmdResp2+0x12>
    
  if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 80478a8:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80478aa:	075b      	lsls	r3, r3, #29
 80478ac:	d503      	bpl.n	80478b6 <SDMMC_GetCmdResp2+0x32>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 80478ae:	2304      	movs	r3, #4
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
  }
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 80478b0:	6383      	str	r3, [r0, #56]	; 0x38
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
  }

  return SDMMC_ERROR_NONE;
}
 80478b2:	4618      	mov	r0, r3
 80478b4:	4770      	bx	lr
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 80478b6:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80478b8:	f013 0301 	ands.w	r3, r3, #1
 80478bc:	d001      	beq.n	80478c2 <SDMMC_GetCmdResp2+0x3e>
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 80478be:	2301      	movs	r3, #1
 80478c0:	e7f6      	b.n	80478b0 <SDMMC_GetCmdResp2+0x2c>
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 80478c2:	22c5      	movs	r2, #197	; 0xc5
 80478c4:	6382      	str	r2, [r0, #56]	; 0x38
 80478c6:	e7f4      	b.n	80478b2 <SDMMC_GetCmdResp2+0x2e>
      return SDMMC_ERROR_TIMEOUT;
 80478c8:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80478cc:	e7f1      	b.n	80478b2 <SDMMC_GetCmdResp2+0x2e>
 80478ce:	bf00      	nop
 80478d0:	2000120c 	.word	0x2000120c

080478d4 <SDMMC_GetCmdResp3>:
static uint32_t SDMMC_GetCmdResp3(SDIO_TypeDef *SDIOx)
{
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80478d4:	4b0f      	ldr	r3, [pc, #60]	; (8047914 <SDMMC_GetCmdResp3+0x40>)
 80478d6:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 80478da:	681b      	ldr	r3, [r3, #0]
 80478dc:	fbb3 f2f2 	udiv	r2, r3, r2
 80478e0:	f241 3388 	movw	r3, #5000	; 0x1388
 80478e4:	4353      	muls	r3, r2
  
  do
  {
    if (count-- == 0U)
 80478e6:	f113 33ff 	adds.w	r3, r3, #4294967295
 80478ea:	d30f      	bcc.n	804790c <SDMMC_GetCmdResp3+0x38>
    {
      return SDMMC_ERROR_TIMEOUT;
    }
    sta_reg = SDIOx->STA;
 80478ec:	6b42      	ldr	r2, [r0, #52]	; 0x34
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 80478ee:	f012 0f45 	tst.w	r2, #69	; 0x45
 80478f2:	d0f8      	beq.n	80478e6 <SDMMC_GetCmdResp3+0x12>
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80478f4:	0512      	lsls	r2, r2, #20
 80478f6:	d4f6      	bmi.n	80478e6 <SDMMC_GetCmdResp3+0x12>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 80478f8:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80478fa:	f013 0304 	ands.w	r3, r3, #4
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 80478fe:	bf15      	itete	ne
 8047900:	2304      	movne	r3, #4
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
  }
  else
  {  
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8047902:	22c5      	moveq	r2, #197	; 0xc5
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8047904:	6383      	strne	r3, [r0, #56]	; 0x38
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8047906:	6382      	streq	r2, [r0, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8047908:	4618      	mov	r0, r3
 804790a:	4770      	bx	lr
      return SDMMC_ERROR_TIMEOUT;
 804790c:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
}
 8047910:	4770      	bx	lr
 8047912:	bf00      	nop
 8047914:	2000120c 	.word	0x2000120c

08047918 <SDMMC_GetCmdResp1>:
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8047918:	4b44      	ldr	r3, [pc, #272]	; (8047a2c <SDMMC_GetCmdResp1+0x114>)
{
 804791a:	b510      	push	{r4, lr}
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 804791c:	681b      	ldr	r3, [r3, #0]
 804791e:	f44f 54fa 	mov.w	r4, #8000	; 0x1f40
 8047922:	fbb3 f3f4 	udiv	r3, r3, r4
 8047926:	435a      	muls	r2, r3
    if (count-- == 0U)
 8047928:	2a00      	cmp	r2, #0
 804792a:	d04a      	beq.n	80479c2 <SDMMC_GetCmdResp1+0xaa>
    sta_reg = SDIOx->STA;
 804792c:	6b43      	ldr	r3, [r0, #52]	; 0x34
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 804792e:	f013 0f45 	tst.w	r3, #69	; 0x45
 8047932:	d008      	beq.n	8047946 <SDMMC_GetCmdResp1+0x2e>
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8047934:	051c      	lsls	r4, r3, #20
 8047936:	d406      	bmi.n	8047946 <SDMMC_GetCmdResp1+0x2e>
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8047938:	6b43      	ldr	r3, [r0, #52]	; 0x34
 804793a:	075b      	lsls	r3, r3, #29
 804793c:	d505      	bpl.n	804794a <SDMMC_GetCmdResp1+0x32>
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 804793e:	2304      	movs	r3, #4
 8047940:	6383      	str	r3, [r0, #56]	; 0x38
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8047942:	4618      	mov	r0, r3
}
 8047944:	bd10      	pop	{r4, pc}
 8047946:	3a01      	subs	r2, #1
 8047948:	e7ee      	b.n	8047928 <SDMMC_GetCmdResp1+0x10>
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 804794a:	6b43      	ldr	r3, [r0, #52]	; 0x34
 804794c:	07dc      	lsls	r4, r3, #31
 804794e:	d503      	bpl.n	8047958 <SDMMC_GetCmdResp1+0x40>
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8047950:	2301      	movs	r3, #1
 8047952:	6383      	str	r3, [r0, #56]	; 0x38
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8047954:	2001      	movs	r0, #1
 8047956:	e7f5      	b.n	8047944 <SDMMC_GetCmdResp1+0x2c>
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8047958:	23c5      	movs	r3, #197	; 0xc5
 804795a:	6383      	str	r3, [r0, #56]	; 0x38
  return (uint8_t)(SDIOx->RESPCMD);
 804795c:	6903      	ldr	r3, [r0, #16]
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 804795e:	b2db      	uxtb	r3, r3
 8047960:	4299      	cmp	r1, r3
 8047962:	d1f7      	bne.n	8047954 <SDMMC_GetCmdResp1+0x3c>
  return (*(__IO uint32_t *) tmp);
 8047964:	6943      	ldr	r3, [r0, #20]
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 8047966:	4832      	ldr	r0, [pc, #200]	; (8047a30 <SDMMC_GetCmdResp1+0x118>)
 8047968:	4018      	ands	r0, r3
 804796a:	2800      	cmp	r0, #0
 804796c:	d0ea      	beq.n	8047944 <SDMMC_GetCmdResp1+0x2c>
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 804796e:	2b00      	cmp	r3, #0
 8047970:	db2a      	blt.n	80479c8 <SDMMC_GetCmdResp1+0xb0>
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 8047972:	005a      	lsls	r2, r3, #1
 8047974:	d42b      	bmi.n	80479ce <SDMMC_GetCmdResp1+0xb6>
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 8047976:	009c      	lsls	r4, r3, #2
 8047978:	d42b      	bmi.n	80479d2 <SDMMC_GetCmdResp1+0xba>
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 804797a:	00d9      	lsls	r1, r3, #3
 804797c:	d42b      	bmi.n	80479d6 <SDMMC_GetCmdResp1+0xbe>
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 804797e:	011a      	lsls	r2, r3, #4
 8047980:	d42c      	bmi.n	80479dc <SDMMC_GetCmdResp1+0xc4>
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 8047982:	015c      	lsls	r4, r3, #5
 8047984:	d42d      	bmi.n	80479e2 <SDMMC_GetCmdResp1+0xca>
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 8047986:	01d9      	lsls	r1, r3, #7
 8047988:	d42e      	bmi.n	80479e8 <SDMMC_GetCmdResp1+0xd0>
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 804798a:	021a      	lsls	r2, r3, #8
 804798c:	d42f      	bmi.n	80479ee <SDMMC_GetCmdResp1+0xd6>
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 804798e:	025c      	lsls	r4, r3, #9
 8047990:	d430      	bmi.n	80479f4 <SDMMC_GetCmdResp1+0xdc>
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 8047992:	0299      	lsls	r1, r3, #10
 8047994:	d431      	bmi.n	80479fa <SDMMC_GetCmdResp1+0xe2>
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 8047996:	02da      	lsls	r2, r3, #11
 8047998:	d432      	bmi.n	8047a00 <SDMMC_GetCmdResp1+0xe8>
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 804799a:	035c      	lsls	r4, r3, #13
 804799c:	d433      	bmi.n	8047a06 <SDMMC_GetCmdResp1+0xee>
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 804799e:	0399      	lsls	r1, r3, #14
 80479a0:	d434      	bmi.n	8047a0c <SDMMC_GetCmdResp1+0xf4>
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 80479a2:	03da      	lsls	r2, r3, #15
 80479a4:	d435      	bmi.n	8047a12 <SDMMC_GetCmdResp1+0xfa>
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 80479a6:	041c      	lsls	r4, r3, #16
 80479a8:	d436      	bmi.n	8047a18 <SDMMC_GetCmdResp1+0x100>
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 80479aa:	0459      	lsls	r1, r3, #17
 80479ac:	d437      	bmi.n	8047a1e <SDMMC_GetCmdResp1+0x106>
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 80479ae:	049a      	lsls	r2, r3, #18
 80479b0:	d438      	bmi.n	8047a24 <SDMMC_GetCmdResp1+0x10c>
    return SDMMC_ERROR_AKE_SEQ_ERR;
 80479b2:	f013 0f08 	tst.w	r3, #8
 80479b6:	bf0c      	ite	eq
 80479b8:	f44f 3080 	moveq.w	r0, #65536	; 0x10000
 80479bc:	f44f 0000 	movne.w	r0, #8388608	; 0x800000
 80479c0:	e7c0      	b.n	8047944 <SDMMC_GetCmdResp1+0x2c>
      return SDMMC_ERROR_TIMEOUT;
 80479c2:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 80479c6:	e7bd      	b.n	8047944 <SDMMC_GetCmdResp1+0x2c>
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 80479c8:	f04f 7000 	mov.w	r0, #33554432	; 0x2000000
 80479cc:	e7ba      	b.n	8047944 <SDMMC_GetCmdResp1+0x2c>
    return SDMMC_ERROR_ADDR_MISALIGNED;
 80479ce:	2040      	movs	r0, #64	; 0x40
 80479d0:	e7b8      	b.n	8047944 <SDMMC_GetCmdResp1+0x2c>
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 80479d2:	2080      	movs	r0, #128	; 0x80
 80479d4:	e7b6      	b.n	8047944 <SDMMC_GetCmdResp1+0x2c>
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 80479d6:	f44f 7080 	mov.w	r0, #256	; 0x100
 80479da:	e7b3      	b.n	8047944 <SDMMC_GetCmdResp1+0x2c>
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 80479dc:	f44f 7000 	mov.w	r0, #512	; 0x200
 80479e0:	e7b0      	b.n	8047944 <SDMMC_GetCmdResp1+0x2c>
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 80479e2:	f44f 6080 	mov.w	r0, #1024	; 0x400
 80479e6:	e7ad      	b.n	8047944 <SDMMC_GetCmdResp1+0x2c>
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 80479e8:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80479ec:	e7aa      	b.n	8047944 <SDMMC_GetCmdResp1+0x2c>
    return SDMMC_ERROR_COM_CRC_FAILED;
 80479ee:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 80479f2:	e7a7      	b.n	8047944 <SDMMC_GetCmdResp1+0x2c>
    return SDMMC_ERROR_ILLEGAL_CMD;
 80479f4:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80479f8:	e7a4      	b.n	8047944 <SDMMC_GetCmdResp1+0x2c>
    return SDMMC_ERROR_CARD_ECC_FAILED;
 80479fa:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80479fe:	e7a1      	b.n	8047944 <SDMMC_GetCmdResp1+0x2c>
    return SDMMC_ERROR_CC_ERR;
 8047a00:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8047a04:	e79e      	b.n	8047944 <SDMMC_GetCmdResp1+0x2c>
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 8047a06:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8047a0a:	e79b      	b.n	8047944 <SDMMC_GetCmdResp1+0x2c>
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 8047a0c:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8047a10:	e798      	b.n	8047944 <SDMMC_GetCmdResp1+0x2c>
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 8047a12:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8047a16:	e795      	b.n	8047944 <SDMMC_GetCmdResp1+0x2c>
    return SDMMC_ERROR_WP_ERASE_SKIP;
 8047a18:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8047a1c:	e792      	b.n	8047944 <SDMMC_GetCmdResp1+0x2c>
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 8047a1e:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 8047a22:	e78f      	b.n	8047944 <SDMMC_GetCmdResp1+0x2c>
    return SDMMC_ERROR_ERASE_RESET;
 8047a24:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
 8047a28:	e78c      	b.n	8047944 <SDMMC_GetCmdResp1+0x2c>
 8047a2a:	bf00      	nop
 8047a2c:	2000120c 	.word	0x2000120c
 8047a30:	fdffe008 	.word	0xfdffe008

08047a34 <SDIO_Init>:
{
 8047a34:	b084      	sub	sp, #16
 8047a36:	b510      	push	{r4, lr}
 8047a38:	ac03      	add	r4, sp, #12
 8047a3a:	e884 000e 	stmia.w	r4, {r1, r2, r3}
  tmpreg |= (Init.ClockEdge           |\
 8047a3e:	460b      	mov	r3, r1
 8047a40:	9904      	ldr	r1, [sp, #16]
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 8047a42:	6842      	ldr	r2, [r0, #4]
  tmpreg |= (Init.ClockEdge           |\
 8047a44:	430b      	orrs	r3, r1
             Init.ClockBypass         |\
 8047a46:	9905      	ldr	r1, [sp, #20]
 8047a48:	430b      	orrs	r3, r1
             Init.ClockPowerSave      |\
 8047a4a:	9906      	ldr	r1, [sp, #24]
 8047a4c:	430b      	orrs	r3, r1
             Init.BusWide             |\
 8047a4e:	9907      	ldr	r1, [sp, #28]
 8047a50:	430b      	orrs	r3, r1
             Init.HardwareFlowControl |\
 8047a52:	9908      	ldr	r1, [sp, #32]
}
 8047a54:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 8047a58:	f422 42fd 	bic.w	r2, r2, #32384	; 0x7e80
             Init.HardwareFlowControl |\
 8047a5c:	430b      	orrs	r3, r1
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 8047a5e:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
 8047a62:	4313      	orrs	r3, r2
 8047a64:	6043      	str	r3, [r0, #4]
}
 8047a66:	b004      	add	sp, #16
 8047a68:	2000      	movs	r0, #0
 8047a6a:	4770      	bx	lr

08047a6c <SDIO_ReadFIFO>:
  return (SDIOx->FIFO);
 8047a6c:	f8d0 0080 	ldr.w	r0, [r0, #128]	; 0x80
}
 8047a70:	4770      	bx	lr

08047a72 <SDIO_WriteFIFO>:
  SDIOx->FIFO = *pWriteData;
 8047a72:	680b      	ldr	r3, [r1, #0]
 8047a74:	f8c0 3080 	str.w	r3, [r0, #128]	; 0x80
}
 8047a78:	2000      	movs	r0, #0
 8047a7a:	4770      	bx	lr

08047a7c <SDIO_PowerState_ON>:
{  
 8047a7c:	b508      	push	{r3, lr}
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 8047a7e:	2303      	movs	r3, #3
 8047a80:	6003      	str	r3, [r0, #0]
  HAL_Delay(2);
 8047a82:	2002      	movs	r0, #2
 8047a84:	f008 fade 	bl	8050044 <HAL_Delay>
}
 8047a88:	2000      	movs	r0, #0
 8047a8a:	bd08      	pop	{r3, pc}

08047a8c <SDIO_GetPowerState>:
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 8047a8c:	6800      	ldr	r0, [r0, #0]
}
 8047a8e:	f000 0003 	and.w	r0, r0, #3
 8047a92:	4770      	bx	lr

08047a94 <SDIO_SendCommand>:
  SDIOx->ARG = Command->Argument;
 8047a94:	680b      	ldr	r3, [r1, #0]
{
 8047a96:	b510      	push	{r4, lr}
  SDIOx->ARG = Command->Argument;
 8047a98:	6083      	str	r3, [r0, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8047a9a:	e9d1 3401 	ldrd	r3, r4, [r1, #4]
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 8047a9e:	68c2      	ldr	r2, [r0, #12]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8047aa0:	4323      	orrs	r3, r4
                       Command->Response         |\
 8047aa2:	68cc      	ldr	r4, [r1, #12]
                       Command->WaitForInterrupt |\
 8047aa4:	6909      	ldr	r1, [r1, #16]
                       Command->Response         |\
 8047aa6:	4323      	orrs	r3, r4
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 8047aa8:	f422 627f 	bic.w	r2, r2, #4080	; 0xff0
                       Command->WaitForInterrupt |\
 8047aac:	430b      	orrs	r3, r1
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 8047aae:	f022 020f 	bic.w	r2, r2, #15
 8047ab2:	4313      	orrs	r3, r2
 8047ab4:	60c3      	str	r3, [r0, #12]
}
 8047ab6:	2000      	movs	r0, #0
 8047ab8:	bd10      	pop	{r4, pc}

08047aba <SDIO_GetResponse>:
  tmp = (uint32_t)(&(SDIOx->RESP1)) + Response;
 8047aba:	3014      	adds	r0, #20
  return (*(__IO uint32_t *) tmp);
 8047abc:	5840      	ldr	r0, [r0, r1]
}  
 8047abe:	4770      	bx	lr

08047ac0 <SDIO_ConfigData>:
  SDIOx->DTIMER = Data->DataTimeOut;
 8047ac0:	680b      	ldr	r3, [r1, #0]
{
 8047ac2:	b510      	push	{r4, lr}
  SDIOx->DTIMER = Data->DataTimeOut;
 8047ac4:	6243      	str	r3, [r0, #36]	; 0x24
  SDIOx->DLEN = Data->DataLength;
 8047ac6:	684b      	ldr	r3, [r1, #4]
 8047ac8:	6283      	str	r3, [r0, #40]	; 0x28
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8047aca:	e9d1 3402 	ldrd	r3, r4, [r1, #8]
 8047ace:	4323      	orrs	r3, r4
                       Data->TransferDir   |\
 8047ad0:	690c      	ldr	r4, [r1, #16]
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 8047ad2:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
                       Data->TransferMode  |\
 8047ad4:	6949      	ldr	r1, [r1, #20]
                       Data->TransferDir   |\
 8047ad6:	4323      	orrs	r3, r4
                       Data->TransferMode  |\
 8047ad8:	430b      	orrs	r3, r1
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 8047ada:	f022 02f7 	bic.w	r2, r2, #247	; 0xf7
 8047ade:	4313      	orrs	r3, r2
 8047ae0:	62c3      	str	r3, [r0, #44]	; 0x2c
}
 8047ae2:	2000      	movs	r0, #0
 8047ae4:	bd10      	pop	{r4, pc}

08047ae6 <SDMMC_CmdBlockLength>:
{
 8047ae6:	b530      	push	{r4, r5, lr}
 8047ae8:	b087      	sub	sp, #28
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8047aea:	2410      	movs	r4, #16
 8047aec:	2340      	movs	r3, #64	; 0x40
{
 8047aee:	4605      	mov	r5, r0
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 8047af0:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8047af2:	e9cd 4302 	strd	r4, r3, [sp, #8]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8047af6:	2200      	movs	r2, #0
 8047af8:	f44f 6380 	mov.w	r3, #1024	; 0x400
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8047afc:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8047afe:	e9cd 2304 	strd	r2, r3, [sp, #16]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8047b02:	f7ff ffc7 	bl	8047a94 <SDIO_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SET_BLOCKLEN, SDIO_CMDTIMEOUT);
 8047b06:	f241 3288 	movw	r2, #5000	; 0x1388
 8047b0a:	4621      	mov	r1, r4
 8047b0c:	4628      	mov	r0, r5
 8047b0e:	f7ff ff03 	bl	8047918 <SDMMC_GetCmdResp1>
}
 8047b12:	b007      	add	sp, #28
 8047b14:	bd30      	pop	{r4, r5, pc}

08047b16 <SDMMC_CmdReadSingleBlock>:
{
 8047b16:	b530      	push	{r4, r5, lr}
 8047b18:	b087      	sub	sp, #28
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8047b1a:	2411      	movs	r4, #17
 8047b1c:	2340      	movs	r3, #64	; 0x40
{
 8047b1e:	4605      	mov	r5, r0
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8047b20:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8047b22:	e9cd 4302 	strd	r4, r3, [sp, #8]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8047b26:	2200      	movs	r2, #0
 8047b28:	f44f 6380 	mov.w	r3, #1024	; 0x400
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8047b2c:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8047b2e:	e9cd 2304 	strd	r2, r3, [sp, #16]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8047b32:	f7ff ffaf 	bl	8047a94 <SDIO_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 8047b36:	f241 3288 	movw	r2, #5000	; 0x1388
 8047b3a:	4621      	mov	r1, r4
 8047b3c:	4628      	mov	r0, r5
 8047b3e:	f7ff feeb 	bl	8047918 <SDMMC_GetCmdResp1>
}
 8047b42:	b007      	add	sp, #28
 8047b44:	bd30      	pop	{r4, r5, pc}

08047b46 <SDMMC_CmdReadMultiBlock>:
{
 8047b46:	b530      	push	{r4, r5, lr}
 8047b48:	b087      	sub	sp, #28
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8047b4a:	2412      	movs	r4, #18
 8047b4c:	2340      	movs	r3, #64	; 0x40
{
 8047b4e:	4605      	mov	r5, r0
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8047b50:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8047b52:	e9cd 4302 	strd	r4, r3, [sp, #8]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8047b56:	2200      	movs	r2, #0
 8047b58:	f44f 6380 	mov.w	r3, #1024	; 0x400
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8047b5c:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8047b5e:	e9cd 2304 	strd	r2, r3, [sp, #16]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8047b62:	f7ff ff97 	bl	8047a94 <SDIO_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_MULT_BLOCK, SDIO_CMDTIMEOUT);
 8047b66:	f241 3288 	movw	r2, #5000	; 0x1388
 8047b6a:	4621      	mov	r1, r4
 8047b6c:	4628      	mov	r0, r5
 8047b6e:	f7ff fed3 	bl	8047918 <SDMMC_GetCmdResp1>
}
 8047b72:	b007      	add	sp, #28
 8047b74:	bd30      	pop	{r4, r5, pc}

08047b76 <SDMMC_CmdWriteSingleBlock>:
{
 8047b76:	b530      	push	{r4, r5, lr}
 8047b78:	b087      	sub	sp, #28
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8047b7a:	2418      	movs	r4, #24
 8047b7c:	2340      	movs	r3, #64	; 0x40
{
 8047b7e:	4605      	mov	r5, r0
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8047b80:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8047b82:	e9cd 4302 	strd	r4, r3, [sp, #8]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8047b86:	2200      	movs	r2, #0
 8047b88:	f44f 6380 	mov.w	r3, #1024	; 0x400
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8047b8c:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8047b8e:	e9cd 2304 	strd	r2, r3, [sp, #16]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8047b92:	f7ff ff7f 	bl	8047a94 <SDIO_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 8047b96:	f241 3288 	movw	r2, #5000	; 0x1388
 8047b9a:	4621      	mov	r1, r4
 8047b9c:	4628      	mov	r0, r5
 8047b9e:	f7ff febb 	bl	8047918 <SDMMC_GetCmdResp1>
}
 8047ba2:	b007      	add	sp, #28
 8047ba4:	bd30      	pop	{r4, r5, pc}

08047ba6 <SDMMC_CmdWriteMultiBlock>:
{
 8047ba6:	b530      	push	{r4, r5, lr}
 8047ba8:	b087      	sub	sp, #28
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8047baa:	2419      	movs	r4, #25
 8047bac:	2340      	movs	r3, #64	; 0x40
{
 8047bae:	4605      	mov	r5, r0
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8047bb0:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8047bb2:	e9cd 4302 	strd	r4, r3, [sp, #8]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8047bb6:	2200      	movs	r2, #0
 8047bb8:	f44f 6380 	mov.w	r3, #1024	; 0x400
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8047bbc:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8047bbe:	e9cd 2304 	strd	r2, r3, [sp, #16]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8047bc2:	f7ff ff67 	bl	8047a94 <SDIO_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_MULT_BLOCK, SDIO_CMDTIMEOUT);
 8047bc6:	f241 3288 	movw	r2, #5000	; 0x1388
 8047bca:	4621      	mov	r1, r4
 8047bcc:	4628      	mov	r0, r5
 8047bce:	f7ff fea3 	bl	8047918 <SDMMC_GetCmdResp1>
}
 8047bd2:	b007      	add	sp, #28
 8047bd4:	bd30      	pop	{r4, r5, pc}
	...

08047bd8 <SDMMC_CmdStopTransfer>:
{
 8047bd8:	b530      	push	{r4, r5, lr}
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 8047bda:	2300      	movs	r3, #0
{
 8047bdc:	b087      	sub	sp, #28
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 8047bde:	240c      	movs	r4, #12
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8047be0:	2240      	movs	r2, #64	; 0x40
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8047be2:	e9cd 2303 	strd	r2, r3, [sp, #12]
{
 8047be6:	4605      	mov	r5, r0
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 8047be8:	e9cd 3401 	strd	r3, r4, [sp, #4]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8047bec:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8047bee:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8047bf2:	9305      	str	r3, [sp, #20]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8047bf4:	f7ff ff4e 	bl	8047a94 <SDIO_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_STOP_TRANSMISSION, SDIO_STOPTRANSFERTIMEOUT);
 8047bf8:	4a03      	ldr	r2, [pc, #12]	; (8047c08 <SDMMC_CmdStopTransfer+0x30>)
 8047bfa:	4621      	mov	r1, r4
 8047bfc:	4628      	mov	r0, r5
 8047bfe:	f7ff fe8b 	bl	8047918 <SDMMC_GetCmdResp1>
}
 8047c02:	b007      	add	sp, #28
 8047c04:	bd30      	pop	{r4, r5, pc}
 8047c06:	bf00      	nop
 8047c08:	05f5e100 	.word	0x05f5e100

08047c0c <SDMMC_CmdSelDesel>:
{
 8047c0c:	b530      	push	{r4, r5, lr}
 8047c0e:	b087      	sub	sp, #28
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8047c10:	2407      	movs	r4, #7
 8047c12:	2340      	movs	r3, #64	; 0x40
{
 8047c14:	4605      	mov	r5, r0
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 8047c16:	9201      	str	r2, [sp, #4]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8047c18:	e9cd 4302 	strd	r4, r3, [sp, #8]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8047c1c:	2200      	movs	r2, #0
 8047c1e:	f44f 6380 	mov.w	r3, #1024	; 0x400
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8047c22:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8047c24:	e9cd 2304 	strd	r2, r3, [sp, #16]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8047c28:	f7ff ff34 	bl	8047a94 <SDIO_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEL_DESEL_CARD, SDIO_CMDTIMEOUT);
 8047c2c:	f241 3288 	movw	r2, #5000	; 0x1388
 8047c30:	4621      	mov	r1, r4
 8047c32:	4628      	mov	r0, r5
 8047c34:	f7ff fe70 	bl	8047918 <SDMMC_GetCmdResp1>
}
 8047c38:	b007      	add	sp, #28
 8047c3a:	bd30      	pop	{r4, r5, pc}

08047c3c <SDMMC_CmdGoIdleState>:
{
 8047c3c:	b510      	push	{r4, lr}
  sdmmc_cmdinit.Argument         = 0U;
 8047c3e:	2300      	movs	r3, #0
{
 8047c40:	b086      	sub	sp, #24
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 8047c42:	e9cd 3301 	strd	r3, r3, [sp, #4]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8047c46:	e9cd 3303 	strd	r3, r3, [sp, #12]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8047c4a:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8047c4c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8047c50:	9305      	str	r3, [sp, #20]
{
 8047c52:	4604      	mov	r4, r0
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8047c54:	f7ff ff1e 	bl	8047a94 <SDIO_SendCommand>
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8047c58:	4b0b      	ldr	r3, [pc, #44]	; (8047c88 <SDMMC_CmdGoIdleState+0x4c>)
 8047c5a:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8047c5e:	681b      	ldr	r3, [r3, #0]
 8047c60:	fbb3 f2f2 	udiv	r2, r3, r2
 8047c64:	f241 3388 	movw	r3, #5000	; 0x1388
 8047c68:	4353      	muls	r3, r2
    if (count-- == 0U)
 8047c6a:	f113 33ff 	adds.w	r3, r3, #4294967295
 8047c6e:	d307      	bcc.n	8047c80 <SDMMC_CmdGoIdleState+0x44>
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDSENT));
 8047c70:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8047c72:	0612      	lsls	r2, r2, #24
 8047c74:	d5f9      	bpl.n	8047c6a <SDMMC_CmdGoIdleState+0x2e>
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8047c76:	23c5      	movs	r3, #197	; 0xc5
 8047c78:	63a3      	str	r3, [r4, #56]	; 0x38
  return SDMMC_ERROR_NONE;
 8047c7a:	2000      	movs	r0, #0
}
 8047c7c:	b006      	add	sp, #24
 8047c7e:	bd10      	pop	{r4, pc}
      return SDMMC_ERROR_TIMEOUT;
 8047c80:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
  return errorstate;
 8047c84:	e7fa      	b.n	8047c7c <SDMMC_CmdGoIdleState+0x40>
 8047c86:	bf00      	nop
 8047c88:	2000120c 	.word	0x2000120c

08047c8c <SDMMC_CmdOperCond>:
{
 8047c8c:	b510      	push	{r4, lr}
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 8047c8e:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
{
 8047c92:	b086      	sub	sp, #24
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 8047c94:	2308      	movs	r3, #8
 8047c96:	e9cd 1301 	strd	r1, r3, [sp, #4]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8047c9a:	f04f 0c40 	mov.w	ip, #64	; 0x40
 8047c9e:	2300      	movs	r3, #0
 8047ca0:	e9cd c303 	strd	ip, r3, [sp, #12]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8047ca4:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8047ca6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8047caa:	9305      	str	r3, [sp, #20]
{
 8047cac:	4604      	mov	r4, r0
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8047cae:	f7ff fef1 	bl	8047a94 <SDIO_SendCommand>
static uint32_t SDMMC_GetCmdResp7(SDIO_TypeDef *SDIOx)
{
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8047cb2:	4b15      	ldr	r3, [pc, #84]	; (8047d08 <SDMMC_CmdOperCond+0x7c>)
 8047cb4:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8047cb8:	681b      	ldr	r3, [r3, #0]
 8047cba:	fbb3 f2f2 	udiv	r2, r3, r2
 8047cbe:	f241 3388 	movw	r3, #5000	; 0x1388
 8047cc2:	4353      	muls	r3, r2
  
  do
  {
    if (count-- == 0U)
 8047cc4:	f113 33ff 	adds.w	r3, r3, #4294967295
 8047cc8:	d31a      	bcc.n	8047d00 <SDMMC_CmdOperCond+0x74>
    {
      return SDMMC_ERROR_TIMEOUT;
    }
    sta_reg = SDIOx->STA;
 8047cca:	6b62      	ldr	r2, [r4, #52]	; 0x34
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8047ccc:	f012 0f45 	tst.w	r2, #69	; 0x45
 8047cd0:	d0f8      	beq.n	8047cc4 <SDMMC_CmdOperCond+0x38>
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8047cd2:	0512      	lsls	r2, r2, #20
 8047cd4:	d4f6      	bmi.n	8047cc4 <SDMMC_CmdOperCond+0x38>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8047cd6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8047cd8:	075b      	lsls	r3, r3, #29
 8047cda:	d503      	bpl.n	8047ce4 <SDMMC_CmdOperCond+0x58>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8047cdc:	2004      	movs	r0, #4
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8047cde:	63a0      	str	r0, [r4, #56]	; 0x38
}
 8047ce0:	b006      	add	sp, #24
 8047ce2:	bd10      	pop	{r4, pc}
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8047ce4:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8047ce6:	f012 0201 	ands.w	r2, r2, #1
 8047cea:	d001      	beq.n	8047cf0 <SDMMC_CmdOperCond+0x64>
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8047cec:	2001      	movs	r0, #1
 8047cee:	e7f6      	b.n	8047cde <SDMMC_CmdOperCond+0x52>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDREND))
 8047cf0:	6b60      	ldr	r0, [r4, #52]	; 0x34
 8047cf2:	f010 0040 	ands.w	r0, r0, #64	; 0x40
 8047cf6:	d0f3      	beq.n	8047ce0 <SDMMC_CmdOperCond+0x54>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 8047cf8:	2340      	movs	r3, #64	; 0x40
 8047cfa:	63a3      	str	r3, [r4, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8047cfc:	4610      	mov	r0, r2
 8047cfe:	e7ef      	b.n	8047ce0 <SDMMC_CmdOperCond+0x54>
      return SDMMC_ERROR_TIMEOUT;
 8047d00:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 8047d04:	e7ec      	b.n	8047ce0 <SDMMC_CmdOperCond+0x54>
 8047d06:	bf00      	nop
 8047d08:	2000120c 	.word	0x2000120c

08047d0c <SDMMC_CmdAppCommand>:
{
 8047d0c:	b530      	push	{r4, r5, lr}
 8047d0e:	b087      	sub	sp, #28
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8047d10:	2437      	movs	r4, #55	; 0x37
 8047d12:	2340      	movs	r3, #64	; 0x40
{
 8047d14:	4605      	mov	r5, r0
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 8047d16:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8047d18:	e9cd 4302 	strd	r4, r3, [sp, #8]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8047d1c:	2200      	movs	r2, #0
 8047d1e:	f44f 6380 	mov.w	r3, #1024	; 0x400
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8047d22:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8047d24:	e9cd 2304 	strd	r2, r3, [sp, #16]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8047d28:	f7ff feb4 	bl	8047a94 <SDIO_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_CMD, SDIO_CMDTIMEOUT);
 8047d2c:	f241 3288 	movw	r2, #5000	; 0x1388
 8047d30:	4621      	mov	r1, r4
 8047d32:	4628      	mov	r0, r5
 8047d34:	f7ff fdf0 	bl	8047918 <SDMMC_GetCmdResp1>
}
 8047d38:	b007      	add	sp, #28
 8047d3a:	bd30      	pop	{r4, r5, pc}

08047d3c <SDMMC_CmdAppOperCommand>:
{
 8047d3c:	b510      	push	{r4, lr}
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 8047d3e:	f041 4100 	orr.w	r1, r1, #2147483648	; 0x80000000
{
 8047d42:	b086      	sub	sp, #24
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8047d44:	2229      	movs	r2, #41	; 0x29
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 8047d46:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8047d4a:	2340      	movs	r3, #64	; 0x40
 8047d4c:	e9cd 2302 	strd	r2, r3, [sp, #8]
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 8047d50:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8047d52:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8047d56:	2100      	movs	r1, #0
 8047d58:	e9cd 1304 	strd	r1, r3, [sp, #16]
{
 8047d5c:	4604      	mov	r4, r0
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8047d5e:	a901      	add	r1, sp, #4
 8047d60:	f7ff fe98 	bl	8047a94 <SDIO_SendCommand>
  errorstate = SDMMC_GetCmdResp3(SDIOx);
 8047d64:	4620      	mov	r0, r4
 8047d66:	f7ff fdb5 	bl	80478d4 <SDMMC_GetCmdResp3>
}
 8047d6a:	b006      	add	sp, #24
 8047d6c:	bd10      	pop	{r4, pc}

08047d6e <SDMMC_CmdBusWidth>:
{
 8047d6e:	b530      	push	{r4, r5, lr}
 8047d70:	b087      	sub	sp, #28
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8047d72:	2406      	movs	r4, #6
 8047d74:	2340      	movs	r3, #64	; 0x40
{
 8047d76:	4605      	mov	r5, r0
  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 8047d78:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8047d7a:	e9cd 4302 	strd	r4, r3, [sp, #8]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8047d7e:	2200      	movs	r2, #0
 8047d80:	f44f 6380 	mov.w	r3, #1024	; 0x400
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8047d84:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8047d86:	e9cd 2304 	strd	r2, r3, [sp, #16]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8047d8a:	f7ff fe83 	bl	8047a94 <SDIO_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDIO_CMDTIMEOUT);
 8047d8e:	f241 3288 	movw	r2, #5000	; 0x1388
 8047d92:	4621      	mov	r1, r4
 8047d94:	4628      	mov	r0, r5
 8047d96:	f7ff fdbf 	bl	8047918 <SDMMC_GetCmdResp1>
}
 8047d9a:	b007      	add	sp, #28
 8047d9c:	bd30      	pop	{r4, r5, pc}

08047d9e <SDMMC_CmdSendSCR>:
{
 8047d9e:	b530      	push	{r4, r5, lr}
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 8047da0:	2300      	movs	r3, #0
{
 8047da2:	b087      	sub	sp, #28
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 8047da4:	2433      	movs	r4, #51	; 0x33
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8047da6:	2240      	movs	r2, #64	; 0x40
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8047da8:	e9cd 2303 	strd	r2, r3, [sp, #12]
{
 8047dac:	4605      	mov	r5, r0
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 8047dae:	e9cd 3401 	strd	r3, r4, [sp, #4]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8047db2:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8047db4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8047db8:	9305      	str	r3, [sp, #20]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8047dba:	f7ff fe6b 	bl	8047a94 <SDIO_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SD_APP_SEND_SCR, SDIO_CMDTIMEOUT);
 8047dbe:	f241 3288 	movw	r2, #5000	; 0x1388
 8047dc2:	4621      	mov	r1, r4
 8047dc4:	4628      	mov	r0, r5
 8047dc6:	f7ff fda7 	bl	8047918 <SDMMC_GetCmdResp1>
}
 8047dca:	b007      	add	sp, #28
 8047dcc:	bd30      	pop	{r4, r5, pc}

08047dce <SDMMC_CmdSendCID>:
{
 8047dce:	b510      	push	{r4, lr}
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 8047dd0:	2300      	movs	r3, #0
{
 8047dd2:	b086      	sub	sp, #24
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 8047dd4:	2202      	movs	r2, #2
 8047dd6:	e9cd 3201 	strd	r3, r2, [sp, #4]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 8047dda:	22c0      	movs	r2, #192	; 0xc0
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8047ddc:	e9cd 2303 	strd	r2, r3, [sp, #12]
{
 8047de0:	4604      	mov	r4, r0
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8047de2:	f44f 6380 	mov.w	r3, #1024	; 0x400
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8047de6:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8047de8:	9305      	str	r3, [sp, #20]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8047dea:	f7ff fe53 	bl	8047a94 <SDIO_SendCommand>
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 8047dee:	4620      	mov	r0, r4
 8047df0:	f7ff fd48 	bl	8047884 <SDMMC_GetCmdResp2>
}
 8047df4:	b006      	add	sp, #24
 8047df6:	bd10      	pop	{r4, pc}

08047df8 <SDMMC_CmdSendCSD>:
{
 8047df8:	b510      	push	{r4, lr}
 8047dfa:	b086      	sub	sp, #24
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 8047dfc:	2209      	movs	r2, #9
 8047dfe:	23c0      	movs	r3, #192	; 0xc0
 8047e00:	e9cd 2302 	strd	r2, r3, [sp, #8]
  sdmmc_cmdinit.Argument         = Argument;
 8047e04:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8047e06:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8047e0a:	2100      	movs	r1, #0
 8047e0c:	e9cd 1304 	strd	r1, r3, [sp, #16]
{
 8047e10:	4604      	mov	r4, r0
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8047e12:	a901      	add	r1, sp, #4
 8047e14:	f7ff fe3e 	bl	8047a94 <SDIO_SendCommand>
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 8047e18:	4620      	mov	r0, r4
 8047e1a:	f7ff fd33 	bl	8047884 <SDMMC_GetCmdResp2>
}
 8047e1e:	b006      	add	sp, #24
 8047e20:	bd10      	pop	{r4, pc}
	...

08047e24 <SDMMC_CmdSetRelAdd>:
{
 8047e24:	b530      	push	{r4, r5, lr}
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 8047e26:	2300      	movs	r3, #0
{
 8047e28:	b087      	sub	sp, #28
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 8047e2a:	2203      	movs	r2, #3
 8047e2c:	e9cd 3201 	strd	r3, r2, [sp, #4]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8047e30:	2240      	movs	r2, #64	; 0x40
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8047e32:	e9cd 2303 	strd	r2, r3, [sp, #12]
{
 8047e36:	460d      	mov	r5, r1
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8047e38:	f44f 6380 	mov.w	r3, #1024	; 0x400
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8047e3c:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8047e3e:	9305      	str	r3, [sp, #20]
{
 8047e40:	4604      	mov	r4, r0
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8047e42:	f7ff fe27 	bl	8047a94 <SDIO_SendCommand>
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8047e46:	4b1e      	ldr	r3, [pc, #120]	; (8047ec0 <SDMMC_CmdSetRelAdd+0x9c>)
 8047e48:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8047e4c:	681b      	ldr	r3, [r3, #0]
 8047e4e:	fbb3 f2f2 	udiv	r2, r3, r2
 8047e52:	f241 3388 	movw	r3, #5000	; 0x1388
 8047e56:	4353      	muls	r3, r2
    if (count-- == 0U)
 8047e58:	f113 33ff 	adds.w	r3, r3, #4294967295
 8047e5c:	d328      	bcc.n	8047eb0 <SDMMC_CmdSetRelAdd+0x8c>
    sta_reg = SDIOx->STA;
 8047e5e:	6b62      	ldr	r2, [r4, #52]	; 0x34
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8047e60:	f012 0f45 	tst.w	r2, #69	; 0x45
 8047e64:	d0f8      	beq.n	8047e58 <SDMMC_CmdSetRelAdd+0x34>
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8047e66:	0512      	lsls	r2, r2, #20
 8047e68:	d4f6      	bmi.n	8047e58 <SDMMC_CmdSetRelAdd+0x34>
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8047e6a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8047e6c:	0758      	lsls	r0, r3, #29
 8047e6e:	d503      	bpl.n	8047e78 <SDMMC_CmdSetRelAdd+0x54>
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8047e70:	2004      	movs	r0, #4
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8047e72:	63a0      	str	r0, [r4, #56]	; 0x38
}
 8047e74:	b007      	add	sp, #28
 8047e76:	bd30      	pop	{r4, r5, pc}
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8047e78:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8047e7a:	07d9      	lsls	r1, r3, #31
 8047e7c:	d501      	bpl.n	8047e82 <SDMMC_CmdSetRelAdd+0x5e>
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8047e7e:	2001      	movs	r0, #1
 8047e80:	e7f7      	b.n	8047e72 <SDMMC_CmdSetRelAdd+0x4e>
  return (uint8_t)(SDIOx->RESPCMD);
 8047e82:	6923      	ldr	r3, [r4, #16]
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 8047e84:	b2db      	uxtb	r3, r3
 8047e86:	2b03      	cmp	r3, #3
 8047e88:	d115      	bne.n	8047eb6 <SDMMC_CmdSetRelAdd+0x92>
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8047e8a:	23c5      	movs	r3, #197	; 0xc5
 8047e8c:	63a3      	str	r3, [r4, #56]	; 0x38
  return (*(__IO uint32_t *) tmp);
 8047e8e:	6963      	ldr	r3, [r4, #20]
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 8047e90:	f413 4060 	ands.w	r0, r3, #57344	; 0xe000
 8047e94:	d102      	bne.n	8047e9c <SDMMC_CmdSetRelAdd+0x78>
    *pRCA = (uint16_t) (response_r1 >> 16);
 8047e96:	0c1b      	lsrs	r3, r3, #16
 8047e98:	802b      	strh	r3, [r5, #0]
 8047e9a:	e7eb      	b.n	8047e74 <SDMMC_CmdSetRelAdd+0x50>
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 8047e9c:	045a      	lsls	r2, r3, #17
 8047e9e:	d40c      	bmi.n	8047eba <SDMMC_CmdSetRelAdd+0x96>
    return SDMMC_ERROR_COM_CRC_FAILED;
 8047ea0:	f413 4f00 	tst.w	r3, #32768	; 0x8000
 8047ea4:	bf0c      	ite	eq
 8047ea6:	f44f 3080 	moveq.w	r0, #65536	; 0x10000
 8047eaa:	f44f 5080 	movne.w	r0, #4096	; 0x1000
 8047eae:	e7e1      	b.n	8047e74 <SDMMC_CmdSetRelAdd+0x50>
      return SDMMC_ERROR_TIMEOUT;
 8047eb0:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 8047eb4:	e7de      	b.n	8047e74 <SDMMC_CmdSetRelAdd+0x50>
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8047eb6:	2001      	movs	r0, #1
 8047eb8:	e7dc      	b.n	8047e74 <SDMMC_CmdSetRelAdd+0x50>
    return SDMMC_ERROR_ILLEGAL_CMD;
 8047eba:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8047ebe:	e7d9      	b.n	8047e74 <SDMMC_CmdSetRelAdd+0x50>
 8047ec0:	2000120c 	.word	0x2000120c

08047ec4 <SDMMC_CmdSendStatus>:
{
 8047ec4:	b530      	push	{r4, r5, lr}
 8047ec6:	b087      	sub	sp, #28
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8047ec8:	240d      	movs	r4, #13
 8047eca:	2340      	movs	r3, #64	; 0x40
{
 8047ecc:	4605      	mov	r5, r0
  sdmmc_cmdinit.Argument         = Argument;
 8047ece:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8047ed0:	e9cd 4302 	strd	r4, r3, [sp, #8]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8047ed4:	2200      	movs	r2, #0
 8047ed6:	f44f 6380 	mov.w	r3, #1024	; 0x400
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8047eda:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8047edc:	e9cd 2304 	strd	r2, r3, [sp, #16]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8047ee0:	f7ff fdd8 	bl	8047a94 <SDIO_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEND_STATUS, SDIO_CMDTIMEOUT);
 8047ee4:	f241 3288 	movw	r2, #5000	; 0x1388
 8047ee8:	4621      	mov	r1, r4
 8047eea:	4628      	mov	r0, r5
 8047eec:	f7ff fd14 	bl	8047918 <SDMMC_GetCmdResp1>
}
 8047ef0:	b007      	add	sp, #28
 8047ef2:	bd30      	pop	{r4, r5, pc}

08047ef4 <disk_status>:
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 8047ef4:	4b03      	ldr	r3, [pc, #12]	; (8047f04 <disk_status+0x10>)
 8047ef6:	181a      	adds	r2, r3, r0
 8047ef8:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 8047efc:	7a10      	ldrb	r0, [r2, #8]
 8047efe:	685b      	ldr	r3, [r3, #4]
 8047f00:	685b      	ldr	r3, [r3, #4]
 8047f02:	4718      	bx	r3
 8047f04:	200025c8 	.word	0x200025c8

08047f08 <disk_initialize>:
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
  DSTATUS stat = RES_OK;

  if(disk.is_initialized[pdrv] == 0)
 8047f08:	4b06      	ldr	r3, [pc, #24]	; (8047f24 <disk_initialize+0x1c>)
 8047f0a:	5c1a      	ldrb	r2, [r3, r0]
 8047f0c:	b942      	cbnz	r2, 8047f20 <disk_initialize+0x18>
  {
    disk.is_initialized[pdrv] = 1;
 8047f0e:	2201      	movs	r2, #1
 8047f10:	541a      	strb	r2, [r3, r0]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8047f12:	181a      	adds	r2, r3, r0
 8047f14:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 8047f18:	7a10      	ldrb	r0, [r2, #8]
 8047f1a:	685b      	ldr	r3, [r3, #4]
 8047f1c:	681b      	ldr	r3, [r3, #0]
 8047f1e:	4718      	bx	r3
  }
  return stat;
}
 8047f20:	2000      	movs	r0, #0
 8047f22:	4770      	bx	lr
 8047f24:	200025c8 	.word	0x200025c8

08047f28 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 8047f28:	b430      	push	{r4, r5}
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8047f2a:	4c05      	ldr	r4, [pc, #20]	; (8047f40 <disk_read+0x18>)
 8047f2c:	1825      	adds	r5, r4, r0
 8047f2e:	eb04 0480 	add.w	r4, r4, r0, lsl #2
 8047f32:	6860      	ldr	r0, [r4, #4]
 8047f34:	6884      	ldr	r4, [r0, #8]
 8047f36:	7a28      	ldrb	r0, [r5, #8]
 8047f38:	46a4      	mov	ip, r4
  return res;
}
 8047f3a:	bc30      	pop	{r4, r5}
  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8047f3c:	4760      	bx	ip
 8047f3e:	bf00      	nop
 8047f40:	200025c8 	.word	0x200025c8

08047f44 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 8047f44:	b430      	push	{r4, r5}
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8047f46:	4c05      	ldr	r4, [pc, #20]	; (8047f5c <disk_write+0x18>)
 8047f48:	1825      	adds	r5, r4, r0
 8047f4a:	eb04 0480 	add.w	r4, r4, r0, lsl #2
 8047f4e:	6860      	ldr	r0, [r4, #4]
 8047f50:	68c4      	ldr	r4, [r0, #12]
 8047f52:	7a28      	ldrb	r0, [r5, #8]
 8047f54:	46a4      	mov	ip, r4
  return res;
}
 8047f56:	bc30      	pop	{r4, r5}
  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8047f58:	4760      	bx	ip
 8047f5a:	bf00      	nop
 8047f5c:	200025c8 	.word	0x200025c8

08047f60 <disk_ioctl>:
	void *buff		/* Buffer to send/receive control data */
)
{
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8047f60:	4b05      	ldr	r3, [pc, #20]	; (8047f78 <disk_ioctl+0x18>)
{
 8047f62:	b410      	push	{r4}
  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8047f64:	181c      	adds	r4, r3, r0
 8047f66:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 8047f6a:	7a20      	ldrb	r0, [r4, #8]
 8047f6c:	685b      	ldr	r3, [r3, #4]
  return res;
}
 8047f6e:	f85d 4b04 	ldr.w	r4, [sp], #4
  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8047f72:	691b      	ldr	r3, [r3, #16]
 8047f74:	4718      	bx	r3
 8047f76:	bf00      	nop
 8047f78:	200025c8 	.word	0x200025c8

08047f7c <ld_dword>:
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
	DWORD rv;

	rv = ptr[3];
	rv = rv << 8 | ptr[2];
 8047f7c:	8842      	ldrh	r2, [r0, #2]
	rv = rv << 8 | ptr[1];
 8047f7e:	7843      	ldrb	r3, [r0, #1]
	rv = rv << 8 | ptr[0];
 8047f80:	7800      	ldrb	r0, [r0, #0]
	rv = rv << 8 | ptr[1];
 8047f82:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
	return rv;
}
 8047f86:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
 8047f8a:	4770      	bx	lr

08047f8c <get_ldnumber>:
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 8047f8c:	6802      	ldr	r2, [r0, #0]
{
 8047f8e:	b510      	push	{r4, lr}
	if (*path) {	/* If the pointer is not a null */
 8047f90:	b152      	cbz	r2, 8047fa8 <get_ldnumber+0x1c>
 8047f92:	4611      	mov	r1, r2
 8047f94:	460b      	mov	r3, r1
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8047f96:	f811 4b01 	ldrb.w	r4, [r1], #1
 8047f9a:	2c20      	cmp	r4, #32
 8047f9c:	d90c      	bls.n	8047fb8 <get_ldnumber+0x2c>
 8047f9e:	2c3a      	cmp	r4, #58	; 0x3a
 8047fa0:	d1f8      	bne.n	8047f94 <get_ldnumber+0x8>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
			tp = *path;
			i = *tp++ - '0';
 8047fa2:	1c51      	adds	r1, r2, #1
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 8047fa4:	428b      	cmp	r3, r1
 8047fa6:	d002      	beq.n	8047fae <get_ldnumber+0x22>
	int vol = -1;
 8047fa8:	f04f 30ff 	mov.w	r0, #4294967295
 8047fac:	e005      	b.n	8047fba <get_ldnumber+0x2e>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 8047fae:	7812      	ldrb	r2, [r2, #0]
 8047fb0:	2a30      	cmp	r2, #48	; 0x30
 8047fb2:	d1f9      	bne.n	8047fa8 <get_ldnumber+0x1c>
					vol = (int)i;
					*path = ++tt;
 8047fb4:	3301      	adds	r3, #1
 8047fb6:	6003      	str	r3, [r0, #0]
			return vol;
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 8047fb8:	2000      	movs	r0, #0
#endif
	}
	return vol;
}
 8047fba:	bd10      	pop	{r4, pc}

08047fbc <sync_window.part.4>:
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
 8047fbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
		wsect = fs->winsect;	/* Current sector number */
 8047fbe:	6b45      	ldr	r5, [r0, #52]	; 0x34
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8047fc0:	f100 0738 	add.w	r7, r0, #56	; 0x38
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
 8047fc4:	4604      	mov	r4, r0
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8047fc6:	2301      	movs	r3, #1
 8047fc8:	462a      	mov	r2, r5
 8047fca:	4639      	mov	r1, r7
 8047fcc:	7840      	ldrb	r0, [r0, #1]
 8047fce:	f7ff ffb9 	bl	8047f44 <disk_write>
 8047fd2:	b9a0      	cbnz	r0, 8047ffe <sync_window.part.4+0x42>
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8047fd4:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8047fd6:	6a22      	ldr	r2, [r4, #32]
			fs->wflag = 0;
 8047fd8:	70e0      	strb	r0, [r4, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8047fda:	1aeb      	subs	r3, r5, r3
 8047fdc:	4293      	cmp	r3, r2
 8047fde:	d301      	bcc.n	8047fe4 <sync_window.part.4+0x28>
	FRESULT res = FR_OK;
 8047fe0:	2000      	movs	r0, #0
}
 8047fe2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8047fe4:	78a6      	ldrb	r6, [r4, #2]
 8047fe6:	2e01      	cmp	r6, #1
 8047fe8:	d9fa      	bls.n	8047fe0 <sync_window.part.4+0x24>
					wsect += fs->fsize;
 8047fea:	6a23      	ldr	r3, [r4, #32]
					disk_write(fs->drv, fs->win, wsect, 1);
 8047fec:	7860      	ldrb	r0, [r4, #1]
					wsect += fs->fsize;
 8047fee:	441d      	add	r5, r3
					disk_write(fs->drv, fs->win, wsect, 1);
 8047ff0:	462a      	mov	r2, r5
 8047ff2:	2301      	movs	r3, #1
 8047ff4:	4639      	mov	r1, r7
 8047ff6:	f7ff ffa5 	bl	8047f44 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8047ffa:	3e01      	subs	r6, #1
 8047ffc:	e7f3      	b.n	8047fe6 <sync_window.part.4+0x2a>
			res = FR_DISK_ERR;
 8047ffe:	2001      	movs	r0, #1
 8048000:	e7ef      	b.n	8047fe2 <sync_window.part.4+0x26>

08048002 <sync_window>:
	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8048002:	78c3      	ldrb	r3, [r0, #3]
 8048004:	b10b      	cbz	r3, 804800a <sync_window+0x8>
 8048006:	f7ff bfd9 	b.w	8047fbc <sync_window.part.4>
}
 804800a:	4618      	mov	r0, r3
 804800c:	4770      	bx	lr

0804800e <move_window>:
	if (sector != fs->winsect) {	/* Window offset changed? */
 804800e:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8048010:	428b      	cmp	r3, r1
{
 8048012:	b570      	push	{r4, r5, r6, lr}
 8048014:	4606      	mov	r6, r0
 8048016:	460d      	mov	r5, r1
	if (sector != fs->winsect) {	/* Window offset changed? */
 8048018:	d012      	beq.n	8048040 <move_window+0x32>
		res = sync_window(fs);		/* Write-back changes */
 804801a:	f7ff fff2 	bl	8048002 <sync_window>
		if (res == FR_OK) {			/* Fill sector window with new data */
 804801e:	4604      	mov	r4, r0
 8048020:	b960      	cbnz	r0, 804803c <move_window+0x2e>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 8048022:	462a      	mov	r2, r5
 8048024:	2301      	movs	r3, #1
 8048026:	f106 0138 	add.w	r1, r6, #56	; 0x38
 804802a:	7870      	ldrb	r0, [r6, #1]
 804802c:	f7ff ff7c 	bl	8047f28 <disk_read>
 8048030:	2800      	cmp	r0, #0
				res = FR_DISK_ERR;
 8048032:	bf1c      	itt	ne
 8048034:	f04f 35ff 	movne.w	r5, #4294967295
 8048038:	2401      	movne	r4, #1
			fs->winsect = sector;
 804803a:	6375      	str	r5, [r6, #52]	; 0x34
}
 804803c:	4620      	mov	r0, r4
 804803e:	bd70      	pop	{r4, r5, r6, pc}
	FRESULT res = FR_OK;
 8048040:	2400      	movs	r4, #0
 8048042:	e7fb      	b.n	804803c <move_window+0x2e>

08048044 <check_fs>:
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 8048044:	2300      	movs	r3, #0
{
 8048046:	b510      	push	{r4, lr}
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 8048048:	70c3      	strb	r3, [r0, #3]
 804804a:	f04f 33ff 	mov.w	r3, #4294967295
 804804e:	6343      	str	r3, [r0, #52]	; 0x34
{
 8048050:	4604      	mov	r4, r0
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 8048052:	f7ff ffdc 	bl	804800e <move_window>
 8048056:	bb30      	cbnz	r0, 80480a6 <check_fs+0x62>
	rv = rv << 8 | ptr[0];
 8048058:	f894 2237 	ldrb.w	r2, [r4, #567]	; 0x237
 804805c:	f894 3236 	ldrb.w	r3, [r4, #566]	; 0x236
 8048060:	ea43 2302 	orr.w	r3, r3, r2, lsl #8

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 8048064:	f64a 2255 	movw	r2, #43605	; 0xaa55
 8048068:	4293      	cmp	r3, r2
 804806a:	d11e      	bne.n	80480aa <check_fs+0x66>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 804806c:	f894 3038 	ldrb.w	r3, [r4, #56]	; 0x38
 8048070:	2be9      	cmp	r3, #233	; 0xe9
 8048072:	d005      	beq.n	8048080 <check_fs+0x3c>
 8048074:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8048076:	4a10      	ldr	r2, [pc, #64]	; (80480b8 <check_fs+0x74>)
 8048078:	f003 13ff 	and.w	r3, r3, #16711935	; 0xff00ff
 804807c:	4293      	cmp	r3, r2
 804807e:	d116      	bne.n	80480ae <check_fs+0x6a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 8048080:	f104 006e 	add.w	r0, r4, #110	; 0x6e
 8048084:	f7ff ff7a 	bl	8047f7c <ld_dword>
 8048088:	4b0c      	ldr	r3, [pc, #48]	; (80480bc <check_fs+0x78>)
 804808a:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 804808e:	4298      	cmp	r0, r3
 8048090:	d00f      	beq.n	80480b2 <check_fs+0x6e>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 8048092:	f104 008a 	add.w	r0, r4, #138	; 0x8a
 8048096:	f7ff ff71 	bl	8047f7c <ld_dword>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 804809a:	4b09      	ldr	r3, [pc, #36]	; (80480c0 <check_fs+0x7c>)
 804809c:	4298      	cmp	r0, r3
 804809e:	bf14      	ite	ne
 80480a0:	2002      	movne	r0, #2
 80480a2:	2000      	moveq	r0, #0
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
}
 80480a4:	bd10      	pop	{r4, pc}
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 80480a6:	2004      	movs	r0, #4
 80480a8:	e7fc      	b.n	80480a4 <check_fs+0x60>
	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 80480aa:	2003      	movs	r0, #3
 80480ac:	e7fa      	b.n	80480a4 <check_fs+0x60>
	return 2;
 80480ae:	2002      	movs	r0, #2
 80480b0:	e7f8      	b.n	80480a4 <check_fs+0x60>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 80480b2:	2000      	movs	r0, #0
 80480b4:	e7f6      	b.n	80480a4 <check_fs+0x60>
 80480b6:	bf00      	nop
 80480b8:	009000eb 	.word	0x009000eb
 80480bc:	00544146 	.word	0x00544146
 80480c0:	33544146 	.word	0x33544146

080480c4 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 80480c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 80480c8:	2300      	movs	r3, #0
{
 80480ca:	b085      	sub	sp, #20
	*rfs = 0;
 80480cc:	600b      	str	r3, [r1, #0]
{
 80480ce:	4688      	mov	r8, r1
 80480d0:	4615      	mov	r5, r2
	vol = get_ldnumber(path);
 80480d2:	f7ff ff5b 	bl	8047f8c <get_ldnumber>
	if (vol < 0) return FR_INVALID_DRIVE;
 80480d6:	1e07      	subs	r7, r0, #0
 80480d8:	f2c0 815e 	blt.w	8048398 <find_volume+0x2d4>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 80480dc:	4eb2      	ldr	r6, [pc, #712]	; (80483a8 <find_volume+0x2e4>)
 80480de:	eb06 0387 	add.w	r3, r6, r7, lsl #2
 80480e2:	6a1c      	ldr	r4, [r3, #32]
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 80480e4:	2c00      	cmp	r4, #0
 80480e6:	f000 8159 	beq.w	804839c <find_volume+0x2d8>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 80480ea:	f8c8 4000 	str.w	r4, [r8]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
	if (fs->fs_type) {					/* If the volume has been mounted */
 80480ee:	7823      	ldrb	r3, [r4, #0]
	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 80480f0:	f005 05fe 	and.w	r5, r5, #254	; 0xfe
	if (fs->fs_type) {					/* If the volume has been mounted */
 80480f4:	b173      	cbz	r3, 8048114 <find_volume+0x50>
		stat = disk_status(fs->drv);
 80480f6:	7860      	ldrb	r0, [r4, #1]
 80480f8:	f7ff fefc 	bl	8047ef4 <disk_status>
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 80480fc:	07c1      	lsls	r1, r0, #31
 80480fe:	d409      	bmi.n	8048114 <find_volume+0x50>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 8048100:	2d00      	cmp	r5, #0
 8048102:	f000 814d 	beq.w	80483a0 <find_volume+0x2dc>
 8048106:	f010 0004 	ands.w	r0, r0, #4
 804810a:	d000      	beq.n	804810e <find_volume+0x4a>
				return FR_WRITE_PROTECTED;
 804810c:	200a      	movs	r0, #10
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
#endif
	return FR_OK;
}
 804810e:	b005      	add	sp, #20
 8048110:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	fs->fs_type = 0;					/* Clear the file system object */
 8048114:	2300      	movs	r3, #0
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8048116:	b2f8      	uxtb	r0, r7
	fs->fs_type = 0;					/* Clear the file system object */
 8048118:	7023      	strb	r3, [r4, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 804811a:	7060      	strb	r0, [r4, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 804811c:	f7ff fef4 	bl	8047f08 <disk_initialize>
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 8048120:	07c2      	lsls	r2, r0, #31
 8048122:	f100 813f 	bmi.w	80483a4 <find_volume+0x2e0>
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 8048126:	b10d      	cbz	r5, 804812c <find_volume+0x68>
 8048128:	0743      	lsls	r3, r0, #29
 804812a:	d4ef      	bmi.n	804810c <find_volume+0x48>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
 804812c:	f104 020c 	add.w	r2, r4, #12
 8048130:	2102      	movs	r1, #2
 8048132:	7860      	ldrb	r0, [r4, #1]
 8048134:	f7ff ff14 	bl	8047f60 <disk_ioctl>
 8048138:	b108      	cbz	r0, 804813e <find_volume+0x7a>
 804813a:	2001      	movs	r0, #1
 804813c:	e7e7      	b.n	804810e <find_volume+0x4a>
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
 804813e:	89a5      	ldrh	r5, [r4, #12]
 8048140:	f5a5 7300 	sub.w	r3, r5, #512	; 0x200
 8048144:	f5b3 6f60 	cmp.w	r3, #3584	; 0xe00
 8048148:	d8f7      	bhi.n	804813a <find_volume+0x76>
 804814a:	1e69      	subs	r1, r5, #1
 804814c:	400d      	ands	r5, r1
 804814e:	d1f4      	bne.n	804813a <find_volume+0x76>
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 8048150:	4629      	mov	r1, r5
 8048152:	4620      	mov	r0, r4
 8048154:	f7ff ff76 	bl	8048044 <check_fs>
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 8048158:	2802      	cmp	r0, #2
 804815a:	f040 8101 	bne.w	8048360 <find_volume+0x29c>
 804815e:	f504 77ff 	add.w	r7, r4, #510	; 0x1fe
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 8048162:	f817 0c04 	ldrb.w	r0, [r7, #-4]
 8048166:	b110      	cbz	r0, 804816e <find_volume+0xaa>
 8048168:	4638      	mov	r0, r7
 804816a:	f7ff ff07 	bl	8047f7c <ld_dword>
 804816e:	f84d 0025 	str.w	r0, [sp, r5, lsl #2]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8048172:	3501      	adds	r5, #1
 8048174:	2d04      	cmp	r5, #4
 8048176:	f107 0710 	add.w	r7, r7, #16
 804817a:	d1f2      	bne.n	8048162 <find_volume+0x9e>
 804817c:	2500      	movs	r5, #0
			bsect = br[i];
 804817e:	f85d 7025 	ldr.w	r7, [sp, r5, lsl #2]
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8048182:	2f00      	cmp	r7, #0
 8048184:	f000 80e4 	beq.w	8048350 <find_volume+0x28c>
 8048188:	4639      	mov	r1, r7
 804818a:	4620      	mov	r0, r4
 804818c:	f7ff ff5a 	bl	8048044 <check_fs>
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 8048190:	2801      	cmp	r0, #1
 8048192:	f200 80de 	bhi.w	8048352 <find_volume+0x28e>
	rv = rv << 8 | ptr[0];
 8048196:	f894 2044 	ldrb.w	r2, [r4, #68]	; 0x44
 804819a:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 804819e:	89a1      	ldrh	r1, [r4, #12]
 80481a0:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80481a4:	4299      	cmp	r1, r3
 80481a6:	f040 80e0 	bne.w	804836a <find_volume+0x2a6>
	rv = rv << 8 | ptr[0];
 80481aa:	f894 304f 	ldrb.w	r3, [r4, #79]	; 0x4f
 80481ae:	f894 904e 	ldrb.w	r9, [r4, #78]	; 0x4e
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 80481b2:	ea59 2903 	orrs.w	r9, r9, r3, lsl #8
 80481b6:	d104      	bne.n	80481c2 <find_volume+0xfe>
 80481b8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80481bc:	f7ff fede 	bl	8047f7c <ld_dword>
 80481c0:	4681      	mov	r9, r0
		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 80481c2:	f894 5048 	ldrb.w	r5, [r4, #72]	; 0x48
		fs->fsize = fasize;
 80481c6:	f8c4 9020 	str.w	r9, [r4, #32]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 80481ca:	1e6b      	subs	r3, r5, #1
 80481cc:	2b01      	cmp	r3, #1
		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 80481ce:	70a5      	strb	r5, [r4, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 80481d0:	f200 80cb 	bhi.w	804836a <find_volume+0x2a6>
		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 80481d4:	f894 8045 	ldrb.w	r8, [r4, #69]	; 0x45
 80481d8:	fa1f f388 	uxth.w	r3, r8
 80481dc:	8163      	strh	r3, [r4, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 80481de:	2b00      	cmp	r3, #0
 80481e0:	f000 80c3 	beq.w	804836a <find_volume+0x2a6>
 80481e4:	f108 33ff 	add.w	r3, r8, #4294967295
 80481e8:	ea13 0f08 	tst.w	r3, r8
 80481ec:	f040 80bd 	bne.w	804836a <find_volume+0x2a6>
	rv = rv << 8 | ptr[0];
 80481f0:	f894 304a 	ldrb.w	r3, [r4, #74]	; 0x4a
 80481f4:	f894 a049 	ldrb.w	sl, [r4, #73]	; 0x49
 80481f8:	ea4a 2a03 	orr.w	sl, sl, r3, lsl #8
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 80481fc:	094b      	lsrs	r3, r1, #5
 80481fe:	fbba fbf3 	udiv	fp, sl, r3
 8048202:	fb03 a31b 	mls	r3, r3, fp, sl
 8048206:	b29b      	uxth	r3, r3
		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 8048208:	f8a4 a008 	strh.w	sl, [r4, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 804820c:	2b00      	cmp	r3, #0
 804820e:	f040 80ac 	bne.w	804836a <find_volume+0x2a6>
	rv = rv << 8 | ptr[0];
 8048212:	f894 304c 	ldrb.w	r3, [r4, #76]	; 0x4c
 8048216:	f894 004b 	ldrb.w	r0, [r4, #75]	; 0x4b
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 804821a:	ea50 2003 	orrs.w	r0, r0, r3, lsl #8
 804821e:	d103      	bne.n	8048228 <find_volume+0x164>
 8048220:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8048224:	f7ff feaa 	bl	8047f7c <ld_dword>
	rv = rv << 8 | ptr[0];
 8048228:	f894 2047 	ldrb.w	r2, [r4, #71]	; 0x47
 804822c:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 8048230:	ea53 2302 	orrs.w	r3, r3, r2, lsl #8
 8048234:	f000 8099 	beq.w	804836a <find_volume+0x2a6>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 8048238:	fb09 fc05 	mul.w	ip, r9, r5
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 804823c:	eb0b 0203 	add.w	r2, fp, r3
 8048240:	4462      	add	r2, ip
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 8048242:	4290      	cmp	r0, r2
 8048244:	f0c0 8091 	bcc.w	804836a <find_volume+0x2a6>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 8048248:	1a80      	subs	r0, r0, r2
 804824a:	fbb0 f0f8 	udiv	r0, r0, r8
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 804824e:	2800      	cmp	r0, #0
 8048250:	f000 808b 	beq.w	804836a <find_volume+0x2a6>
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 8048254:	f64f 78f5 	movw	r8, #65525	; 0xfff5
 8048258:	4540      	cmp	r0, r8
 804825a:	bf8c      	ite	hi
 804825c:	f04f 0803 	movhi.w	r8, #3
 8048260:	f04f 0802 	movls.w	r8, #2
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 8048264:	f640 75f5 	movw	r5, #4085	; 0xff5
 8048268:	42a8      	cmp	r0, r5
 804826a:	bf98      	it	ls
 804826c:	f04f 0801 	movls.w	r8, #1
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 8048270:	443b      	add	r3, r7
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 8048272:	1c85      	adds	r5, r0, #2
		fs->database = bsect + sysect;					/* Data start sector */
 8048274:	443a      	add	r2, r7
		if (fmt == FS_FAT32) {
 8048276:	f1b8 0f03 	cmp.w	r8, #3
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 804827a:	61e5      	str	r5, [r4, #28]
		fs->volbase = bsect;							/* Volume start sector */
 804827c:	6267      	str	r7, [r4, #36]	; 0x24
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 804827e:	62a3      	str	r3, [r4, #40]	; 0x28
		fs->database = bsect + sysect;					/* Data start sector */
 8048280:	6322      	str	r2, [r4, #48]	; 0x30
		if (fmt == FS_FAT32) {
 8048282:	d176      	bne.n	8048372 <find_volume+0x2ae>
	rv = rv << 8 | ptr[0];
 8048284:	f894 2063 	ldrb.w	r2, [r4, #99]	; 0x63
 8048288:	f894 3062 	ldrb.w	r3, [r4, #98]	; 0x62
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 804828c:	ea53 2302 	orrs.w	r3, r3, r2, lsl #8
 8048290:	d16b      	bne.n	804836a <find_volume+0x2a6>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 8048292:	f1ba 0f00 	cmp.w	sl, #0
 8048296:	d168      	bne.n	804836a <find_volume+0x2a6>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 8048298:	f104 0064 	add.w	r0, r4, #100	; 0x64
 804829c:	f7ff fe6e 	bl	8047f7c <ld_dword>
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 80482a0:	00ad      	lsls	r5, r5, #2
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 80482a2:	62e0      	str	r0, [r4, #44]	; 0x2c
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 80482a4:	1e4b      	subs	r3, r1, #1
 80482a6:	441d      	add	r5, r3
 80482a8:	fbb5 f1f1 	udiv	r1, r5, r1
 80482ac:	4549      	cmp	r1, r9
 80482ae:	d85c      	bhi.n	804836a <find_volume+0x2a6>
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 80482b0:	f04f 33ff 	mov.w	r3, #4294967295
 80482b4:	e9c4 3304 	strd	r3, r3, [r4, #16]
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 80482b8:	f1b8 0f03 	cmp.w	r8, #3
		fs->fsi_flag = 0x80;
 80482bc:	f04f 0380 	mov.w	r3, #128	; 0x80
 80482c0:	7123      	strb	r3, [r4, #4]
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 80482c2:	d12f      	bne.n	8048324 <find_volume+0x260>
	rv = rv << 8 | ptr[0];
 80482c4:	f894 2069 	ldrb.w	r2, [r4, #105]	; 0x69
 80482c8:	f894 3068 	ldrb.w	r3, [r4, #104]	; 0x68
 80482cc:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 80482d0:	2b01      	cmp	r3, #1
 80482d2:	d127      	bne.n	8048324 <find_volume+0x260>
			&& move_window(fs, bsect + 1) == FR_OK)
 80482d4:	1c79      	adds	r1, r7, #1
 80482d6:	4620      	mov	r0, r4
 80482d8:	f7ff fe99 	bl	804800e <move_window>
 80482dc:	bb10      	cbnz	r0, 8048324 <find_volume+0x260>
	rv = rv << 8 | ptr[0];
 80482de:	f894 2237 	ldrb.w	r2, [r4, #567]	; 0x237
 80482e2:	f894 3236 	ldrb.w	r3, [r4, #566]	; 0x236
			fs->fsi_flag = 0;
 80482e6:	7120      	strb	r0, [r4, #4]
	rv = rv << 8 | ptr[0];
 80482e8:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 80482ec:	f64a 2255 	movw	r2, #43605	; 0xaa55
 80482f0:	4293      	cmp	r3, r2
 80482f2:	d117      	bne.n	8048324 <find_volume+0x260>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 80482f4:	f104 0038 	add.w	r0, r4, #56	; 0x38
 80482f8:	f7ff fe40 	bl	8047f7c <ld_dword>
 80482fc:	4b2b      	ldr	r3, [pc, #172]	; (80483ac <find_volume+0x2e8>)
 80482fe:	4298      	cmp	r0, r3
 8048300:	d110      	bne.n	8048324 <find_volume+0x260>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 8048302:	f504 7007 	add.w	r0, r4, #540	; 0x21c
 8048306:	f7ff fe39 	bl	8047f7c <ld_dword>
 804830a:	4b29      	ldr	r3, [pc, #164]	; (80483b0 <find_volume+0x2ec>)
 804830c:	4298      	cmp	r0, r3
 804830e:	d109      	bne.n	8048324 <find_volume+0x260>
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 8048310:	f504 7008 	add.w	r0, r4, #544	; 0x220
 8048314:	f7ff fe32 	bl	8047f7c <ld_dword>
 8048318:	6160      	str	r0, [r4, #20]
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 804831a:	f504 7009 	add.w	r0, r4, #548	; 0x224
 804831e:	f7ff fe2d 	bl	8047f7c <ld_dword>
 8048322:	6120      	str	r0, [r4, #16]
	fs->id = ++Fsid;		/* File system mount ID */
 8048324:	8cb3      	ldrh	r3, [r6, #36]	; 0x24
		if (Files[i].fs == fs) Files[i].fs = 0;
 8048326:	6832      	ldr	r2, [r6, #0]
	fs->fs_type = fmt;		/* FAT sub-type */
 8048328:	f884 8000 	strb.w	r8, [r4]
	fs->id = ++Fsid;		/* File system mount ID */
 804832c:	3301      	adds	r3, #1
 804832e:	b29b      	uxth	r3, r3
		if (Files[i].fs == fs) Files[i].fs = 0;
 8048330:	4294      	cmp	r4, r2
	fs->id = ++Fsid;		/* File system mount ID */
 8048332:	84b3      	strh	r3, [r6, #36]	; 0x24
 8048334:	80e3      	strh	r3, [r4, #6]
	fs->cdir = 0;			/* Initialize current directory */
 8048336:	f04f 0300 	mov.w	r3, #0
		if (Files[i].fs == fs) Files[i].fs = 0;
 804833a:	bf08      	it	eq
 804833c:	6033      	streq	r3, [r6, #0]
	fs->cdir = 0;			/* Initialize current directory */
 804833e:	61a3      	str	r3, [r4, #24]
		if (Files[i].fs == fs) Files[i].fs = 0;
 8048340:	6933      	ldr	r3, [r6, #16]
 8048342:	429c      	cmp	r4, r3
 8048344:	f04f 0000 	mov.w	r0, #0
 8048348:	f47f aee1 	bne.w	804810e <find_volume+0x4a>
 804834c:	6130      	str	r0, [r6, #16]
 804834e:	e6de      	b.n	804810e <find_volume+0x4a>
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8048350:	2003      	movs	r0, #3
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 8048352:	3501      	adds	r5, #1
 8048354:	2d04      	cmp	r5, #4
 8048356:	f47f af12 	bne.w	804817e <find_volume+0xba>
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 804835a:	2804      	cmp	r0, #4
 804835c:	d105      	bne.n	804836a <find_volume+0x2a6>
 804835e:	e6ec      	b.n	804813a <find_volume+0x76>
 8048360:	2804      	cmp	r0, #4
 8048362:	f43f aeea 	beq.w	804813a <find_volume+0x76>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 8048366:	2801      	cmp	r0, #1
 8048368:	d901      	bls.n	804836e <find_volume+0x2aa>
 804836a:	200d      	movs	r0, #13
 804836c:	e6cf      	b.n	804810e <find_volume+0x4a>
	bsect = 0;
 804836e:	462f      	mov	r7, r5
 8048370:	e711      	b.n	8048196 <find_volume+0xd2>
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 8048372:	f1ba 0f00 	cmp.w	sl, #0
 8048376:	d0f8      	beq.n	804836a <find_volume+0x2a6>
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8048378:	f1b8 0f02 	cmp.w	r8, #2
 804837c:	ea4f 0045 	mov.w	r0, r5, lsl #1
 8048380:	bf18      	it	ne
 8048382:	1940      	addne	r0, r0, r5
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 8048384:	4463      	add	r3, ip
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8048386:	bf18      	it	ne
 8048388:	f005 0501 	andne.w	r5, r5, #1
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 804838c:	62e3      	str	r3, [r4, #44]	; 0x2c
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 804838e:	bf0c      	ite	eq
 8048390:	4605      	moveq	r5, r0
 8048392:	eb05 0550 	addne.w	r5, r5, r0, lsr #1
 8048396:	e785      	b.n	80482a4 <find_volume+0x1e0>
	if (vol < 0) return FR_INVALID_DRIVE;
 8048398:	200b      	movs	r0, #11
 804839a:	e6b8      	b.n	804810e <find_volume+0x4a>
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 804839c:	200c      	movs	r0, #12
 804839e:	e6b6      	b.n	804810e <find_volume+0x4a>
			return FR_OK;				/* The file system object is valid */
 80483a0:	4628      	mov	r0, r5
 80483a2:	e6b4      	b.n	804810e <find_volume+0x4a>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 80483a4:	2003      	movs	r0, #3
 80483a6:	e6b2      	b.n	804810e <find_volume+0x4a>
 80483a8:	200025a0 	.word	0x200025a0
 80483ac:	41615252 	.word	0x41615252
 80483b0:	61417272 	.word	0x61417272

080483b4 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 80483b4:	b530      	push	{r4, r5, lr}
 80483b6:	b085      	sub	sp, #20
 80483b8:	e9cd 1000 	strd	r1, r0, [sp]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 80483bc:	a804      	add	r0, sp, #16
{
 80483be:	4615      	mov	r5, r2
	const TCHAR *rp = path;
 80483c0:	f840 1d04 	str.w	r1, [r0, #-4]!


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 80483c4:	f7ff fde2 	bl	8047f8c <get_ldnumber>
	if (vol < 0) return FR_INVALID_DRIVE;
 80483c8:	2800      	cmp	r0, #0
 80483ca:	db1f      	blt.n	804840c <f_mount+0x58>
	cfs = FatFs[vol];					/* Pointer to fs object */
 80483cc:	4b11      	ldr	r3, [pc, #68]	; (8048414 <f_mount+0x60>)
 80483ce:	0081      	lsls	r1, r0, #2
 80483d0:	185a      	adds	r2, r3, r1
 80483d2:	6a10      	ldr	r0, [r2, #32]

	if (cfs) {
 80483d4:	b150      	cbz	r0, 80483ec <f_mount+0x38>
		if (Files[i].fs == fs) Files[i].fs = 0;
 80483d6:	681a      	ldr	r2, [r3, #0]
 80483d8:	4290      	cmp	r0, r2
 80483da:	bf04      	itt	eq
 80483dc:	2200      	moveq	r2, #0
 80483de:	601a      	streq	r2, [r3, #0]
 80483e0:	691a      	ldr	r2, [r3, #16]
 80483e2:	2400      	movs	r4, #0
 80483e4:	4290      	cmp	r0, r2
 80483e6:	bf08      	it	eq
 80483e8:	611c      	streq	r4, [r3, #16]
		clear_lock(cfs);
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 80483ea:	7004      	strb	r4, [r0, #0]
	}

	if (fs) {
 80483ec:	9801      	ldr	r0, [sp, #4]
 80483ee:	b108      	cbz	r0, 80483f4 <f_mount+0x40>
		fs->fs_type = 0;				/* Clear new fs object */
 80483f0:	2200      	movs	r2, #0
 80483f2:	7002      	strb	r2, [r0, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 80483f4:	440b      	add	r3, r1
 80483f6:	6218      	str	r0, [r3, #32]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 80483f8:	b130      	cbz	r0, 8048408 <f_mount+0x54>
 80483fa:	2d01      	cmp	r5, #1
 80483fc:	d108      	bne.n	8048410 <f_mount+0x5c>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 80483fe:	2200      	movs	r2, #0
 8048400:	a901      	add	r1, sp, #4
 8048402:	4668      	mov	r0, sp
 8048404:	f7ff fe5e 	bl	80480c4 <find_volume>
	LEAVE_FF(fs, res);
}
 8048408:	b005      	add	sp, #20
 804840a:	bd30      	pop	{r4, r5, pc}
	if (vol < 0) return FR_INVALID_DRIVE;
 804840c:	200b      	movs	r0, #11
 804840e:	e7fb      	b.n	8048408 <f_mount+0x54>
	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8048410:	2000      	movs	r0, #0
 8048412:	e7f9      	b.n	8048408 <f_mount+0x54>
 8048414:	200025a0 	.word	0x200025a0

08048418 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8048418:	b530      	push	{r4, r5, lr}
  uint8_t ret = 1;
  uint8_t DiskNum = 0;

  if(disk.nbr < _VOLUMES)
 804841a:	4b0f      	ldr	r3, [pc, #60]	; (8048458 <FATFS_LinkDriverEx+0x40>)
 804841c:	7a5d      	ldrb	r5, [r3, #9]
 804841e:	f005 04ff 	and.w	r4, r5, #255	; 0xff
 8048422:	b9b5      	cbnz	r5, 8048452 <FATFS_LinkDriverEx+0x3a>
  {
    disk.is_initialized[disk.nbr] = 0;
 8048424:	7a5d      	ldrb	r5, [r3, #9]
 8048426:	555c      	strb	r4, [r3, r5]
    disk.drv[disk.nbr] = drv;
 8048428:	7a5d      	ldrb	r5, [r3, #9]
 804842a:	eb03 0585 	add.w	r5, r3, r5, lsl #2
 804842e:	6068      	str	r0, [r5, #4]
    disk.lun[disk.nbr] = lun;
 8048430:	7a58      	ldrb	r0, [r3, #9]
 8048432:	4418      	add	r0, r3
 8048434:	7202      	strb	r2, [r0, #8]
    DiskNum = disk.nbr++;
 8048436:	7a5a      	ldrb	r2, [r3, #9]
 8048438:	b2d2      	uxtb	r2, r2
 804843a:	1c50      	adds	r0, r2, #1
 804843c:	b2c0      	uxtb	r0, r0
 804843e:	7258      	strb	r0, [r3, #9]
    path[0] = DiskNum + '0';
    path[1] = ':';
 8048440:	233a      	movs	r3, #58	; 0x3a
    path[0] = DiskNum + '0';
 8048442:	3230      	adds	r2, #48	; 0x30
    path[1] = ':';
 8048444:	704b      	strb	r3, [r1, #1]
    path[2] = '/';
 8048446:	232f      	movs	r3, #47	; 0x2f
    path[0] = DiskNum + '0';
 8048448:	700a      	strb	r2, [r1, #0]
    path[2] = '/';
 804844a:	708b      	strb	r3, [r1, #2]
    path[3] = 0;
 804844c:	70cc      	strb	r4, [r1, #3]
 804844e:	4620      	mov	r0, r4
    ret = 0;
  }

  return ret;
}
 8048450:	bd30      	pop	{r4, r5, pc}
  uint8_t ret = 1;
 8048452:	2001      	movs	r0, #1
 8048454:	e7fc      	b.n	8048450 <FATFS_LinkDriverEx+0x38>
 8048456:	bf00      	nop
 8048458:	200025c8 	.word	0x200025c8

0804845c <FATFS_LinkDriver>:
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
  return FATFS_LinkDriverEx(drv, path, 0);
 804845c:	2200      	movs	r2, #0
 804845e:	f7ff bfdb 	b.w	8048418 <FATFS_LinkDriverEx>

08048462 <xor_block>:
    ((uint32_t*)d)[ 0] ^= ((uint32_t*)s)[ 0];
    ((uint32_t*)d)[ 1] ^= ((uint32_t*)s)[ 1];
    ((uint32_t*)d)[ 2] ^= ((uint32_t*)s)[ 2];
    ((uint32_t*)d)[ 3] ^= ((uint32_t*)s)[ 3];
#else
    ((uint8_t*)d)[ 0] ^= ((uint8_t*)s)[ 0];
 8048462:	780a      	ldrb	r2, [r1, #0]
 8048464:	7803      	ldrb	r3, [r0, #0]
 8048466:	4053      	eors	r3, r2
 8048468:	7003      	strb	r3, [r0, #0]
    ((uint8_t*)d)[ 1] ^= ((uint8_t*)s)[ 1];
 804846a:	784a      	ldrb	r2, [r1, #1]
 804846c:	7843      	ldrb	r3, [r0, #1]
 804846e:	4053      	eors	r3, r2
 8048470:	7043      	strb	r3, [r0, #1]
    ((uint8_t*)d)[ 2] ^= ((uint8_t*)s)[ 2];
 8048472:	788a      	ldrb	r2, [r1, #2]
 8048474:	7883      	ldrb	r3, [r0, #2]
 8048476:	4053      	eors	r3, r2
 8048478:	7083      	strb	r3, [r0, #2]
    ((uint8_t*)d)[ 3] ^= ((uint8_t*)s)[ 3];
 804847a:	78ca      	ldrb	r2, [r1, #3]
 804847c:	78c3      	ldrb	r3, [r0, #3]
 804847e:	4053      	eors	r3, r2
 8048480:	70c3      	strb	r3, [r0, #3]
    ((uint8_t*)d)[ 4] ^= ((uint8_t*)s)[ 4];
 8048482:	790a      	ldrb	r2, [r1, #4]
 8048484:	7903      	ldrb	r3, [r0, #4]
 8048486:	4053      	eors	r3, r2
 8048488:	7103      	strb	r3, [r0, #4]
    ((uint8_t*)d)[ 5] ^= ((uint8_t*)s)[ 5];
 804848a:	794a      	ldrb	r2, [r1, #5]
 804848c:	7943      	ldrb	r3, [r0, #5]
 804848e:	4053      	eors	r3, r2
 8048490:	7143      	strb	r3, [r0, #5]
    ((uint8_t*)d)[ 6] ^= ((uint8_t*)s)[ 6];
 8048492:	798a      	ldrb	r2, [r1, #6]
 8048494:	7983      	ldrb	r3, [r0, #6]
 8048496:	4053      	eors	r3, r2
 8048498:	7183      	strb	r3, [r0, #6]
    ((uint8_t*)d)[ 7] ^= ((uint8_t*)s)[ 7];
 804849a:	79ca      	ldrb	r2, [r1, #7]
 804849c:	79c3      	ldrb	r3, [r0, #7]
 804849e:	4053      	eors	r3, r2
 80484a0:	71c3      	strb	r3, [r0, #7]
    ((uint8_t*)d)[ 8] ^= ((uint8_t*)s)[ 8];
 80484a2:	7a0a      	ldrb	r2, [r1, #8]
 80484a4:	7a03      	ldrb	r3, [r0, #8]
 80484a6:	4053      	eors	r3, r2
 80484a8:	7203      	strb	r3, [r0, #8]
    ((uint8_t*)d)[ 9] ^= ((uint8_t*)s)[ 9];
 80484aa:	7a4a      	ldrb	r2, [r1, #9]
 80484ac:	7a43      	ldrb	r3, [r0, #9]
 80484ae:	4053      	eors	r3, r2
 80484b0:	7243      	strb	r3, [r0, #9]
    ((uint8_t*)d)[10] ^= ((uint8_t*)s)[10];
 80484b2:	7a8a      	ldrb	r2, [r1, #10]
 80484b4:	7a83      	ldrb	r3, [r0, #10]
 80484b6:	4053      	eors	r3, r2
 80484b8:	7283      	strb	r3, [r0, #10]
    ((uint8_t*)d)[11] ^= ((uint8_t*)s)[11];
 80484ba:	7aca      	ldrb	r2, [r1, #11]
 80484bc:	7ac3      	ldrb	r3, [r0, #11]
 80484be:	4053      	eors	r3, r2
 80484c0:	72c3      	strb	r3, [r0, #11]
    ((uint8_t*)d)[12] ^= ((uint8_t*)s)[12];
 80484c2:	7b0a      	ldrb	r2, [r1, #12]
 80484c4:	7b03      	ldrb	r3, [r0, #12]
 80484c6:	4053      	eors	r3, r2
 80484c8:	7303      	strb	r3, [r0, #12]
    ((uint8_t*)d)[13] ^= ((uint8_t*)s)[13];
 80484ca:	7b4a      	ldrb	r2, [r1, #13]
 80484cc:	7b43      	ldrb	r3, [r0, #13]
 80484ce:	4053      	eors	r3, r2
 80484d0:	7343      	strb	r3, [r0, #13]
    ((uint8_t*)d)[14] ^= ((uint8_t*)s)[14];
 80484d2:	7b8a      	ldrb	r2, [r1, #14]
 80484d4:	7b83      	ldrb	r3, [r0, #14]
 80484d6:	4053      	eors	r3, r2
 80484d8:	7383      	strb	r3, [r0, #14]
    ((uint8_t*)d)[15] ^= ((uint8_t*)s)[15];
 80484da:	7bca      	ldrb	r2, [r1, #15]
 80484dc:	7bc3      	ldrb	r3, [r0, #15]
 80484de:	4053      	eors	r3, r2
 80484e0:	73c3      	strb	r3, [r0, #15]
#endif
}
 80484e2:	4770      	bx	lr

080484e4 <copy_and_key>:

static void copy_and_key( void *d, const void *s, const void *k )
{
 80484e4:	b510      	push	{r4, lr}
    ((uint32_t*)d)[ 0] = ((uint32_t*)s)[ 0] ^ ((uint32_t*)k)[ 0];
    ((uint32_t*)d)[ 1] = ((uint32_t*)s)[ 1] ^ ((uint32_t*)k)[ 1];
    ((uint32_t*)d)[ 2] = ((uint32_t*)s)[ 2] ^ ((uint32_t*)k)[ 2];
    ((uint32_t*)d)[ 3] = ((uint32_t*)s)[ 3] ^ ((uint32_t*)k)[ 3];
#elif 1
    ((uint8_t*)d)[ 0] = ((uint8_t*)s)[ 0] ^ ((uint8_t*)k)[ 0];
 80484e6:	780b      	ldrb	r3, [r1, #0]
 80484e8:	7814      	ldrb	r4, [r2, #0]
 80484ea:	4063      	eors	r3, r4
 80484ec:	7003      	strb	r3, [r0, #0]
    ((uint8_t*)d)[ 1] = ((uint8_t*)s)[ 1] ^ ((uint8_t*)k)[ 1];
 80484ee:	7854      	ldrb	r4, [r2, #1]
 80484f0:	784b      	ldrb	r3, [r1, #1]
 80484f2:	4063      	eors	r3, r4
 80484f4:	7043      	strb	r3, [r0, #1]
    ((uint8_t*)d)[ 2] = ((uint8_t*)s)[ 2] ^ ((uint8_t*)k)[ 2];
 80484f6:	7894      	ldrb	r4, [r2, #2]
 80484f8:	788b      	ldrb	r3, [r1, #2]
 80484fa:	4063      	eors	r3, r4
 80484fc:	7083      	strb	r3, [r0, #2]
    ((uint8_t*)d)[ 3] = ((uint8_t*)s)[ 3] ^ ((uint8_t*)k)[ 3];
 80484fe:	78d4      	ldrb	r4, [r2, #3]
 8048500:	78cb      	ldrb	r3, [r1, #3]
 8048502:	4063      	eors	r3, r4
 8048504:	70c3      	strb	r3, [r0, #3]
    ((uint8_t*)d)[ 4] = ((uint8_t*)s)[ 4] ^ ((uint8_t*)k)[ 4];
 8048506:	7914      	ldrb	r4, [r2, #4]
 8048508:	790b      	ldrb	r3, [r1, #4]
 804850a:	4063      	eors	r3, r4
 804850c:	7103      	strb	r3, [r0, #4]
    ((uint8_t*)d)[ 5] = ((uint8_t*)s)[ 5] ^ ((uint8_t*)k)[ 5];
 804850e:	7954      	ldrb	r4, [r2, #5]
 8048510:	794b      	ldrb	r3, [r1, #5]
 8048512:	4063      	eors	r3, r4
 8048514:	7143      	strb	r3, [r0, #5]
    ((uint8_t*)d)[ 6] = ((uint8_t*)s)[ 6] ^ ((uint8_t*)k)[ 6];
 8048516:	7994      	ldrb	r4, [r2, #6]
 8048518:	798b      	ldrb	r3, [r1, #6]
 804851a:	4063      	eors	r3, r4
 804851c:	7183      	strb	r3, [r0, #6]
    ((uint8_t*)d)[ 7] = ((uint8_t*)s)[ 7] ^ ((uint8_t*)k)[ 7];
 804851e:	79d4      	ldrb	r4, [r2, #7]
 8048520:	79cb      	ldrb	r3, [r1, #7]
 8048522:	4063      	eors	r3, r4
 8048524:	71c3      	strb	r3, [r0, #7]
    ((uint8_t*)d)[ 8] = ((uint8_t*)s)[ 8] ^ ((uint8_t*)k)[ 8];
 8048526:	7a14      	ldrb	r4, [r2, #8]
 8048528:	7a0b      	ldrb	r3, [r1, #8]
 804852a:	4063      	eors	r3, r4
 804852c:	7203      	strb	r3, [r0, #8]
    ((uint8_t*)d)[ 9] = ((uint8_t*)s)[ 9] ^ ((uint8_t*)k)[ 9];
 804852e:	7a54      	ldrb	r4, [r2, #9]
 8048530:	7a4b      	ldrb	r3, [r1, #9]
 8048532:	4063      	eors	r3, r4
 8048534:	7243      	strb	r3, [r0, #9]
    ((uint8_t*)d)[10] = ((uint8_t*)s)[10] ^ ((uint8_t*)k)[10];
 8048536:	7a8b      	ldrb	r3, [r1, #10]
 8048538:	7a94      	ldrb	r4, [r2, #10]
 804853a:	4063      	eors	r3, r4
 804853c:	7283      	strb	r3, [r0, #10]
    ((uint8_t*)d)[11] = ((uint8_t*)s)[11] ^ ((uint8_t*)k)[11];
 804853e:	7ad4      	ldrb	r4, [r2, #11]
 8048540:	7acb      	ldrb	r3, [r1, #11]
 8048542:	4063      	eors	r3, r4
 8048544:	72c3      	strb	r3, [r0, #11]
    ((uint8_t*)d)[12] = ((uint8_t*)s)[12] ^ ((uint8_t*)k)[12];
 8048546:	7b14      	ldrb	r4, [r2, #12]
 8048548:	7b0b      	ldrb	r3, [r1, #12]
 804854a:	4063      	eors	r3, r4
 804854c:	7303      	strb	r3, [r0, #12]
    ((uint8_t*)d)[13] = ((uint8_t*)s)[13] ^ ((uint8_t*)k)[13];
 804854e:	7b54      	ldrb	r4, [r2, #13]
 8048550:	7b4b      	ldrb	r3, [r1, #13]
 8048552:	4063      	eors	r3, r4
 8048554:	7343      	strb	r3, [r0, #13]
    ((uint8_t*)d)[14] = ((uint8_t*)s)[14] ^ ((uint8_t*)k)[14];
 8048556:	7b94      	ldrb	r4, [r2, #14]
 8048558:	7b8b      	ldrb	r3, [r1, #14]
 804855a:	4063      	eors	r3, r4
 804855c:	7383      	strb	r3, [r0, #14]
    ((uint8_t*)d)[15] = ((uint8_t*)s)[15] ^ ((uint8_t*)k)[15];
 804855e:	7bcb      	ldrb	r3, [r1, #15]
 8048560:	7bd2      	ldrb	r2, [r2, #15]
 8048562:	4053      	eors	r3, r2
 8048564:	73c3      	strb	r3, [r0, #15]
#else
    block_copy(d, s);
    xor_block(d, k);
#endif
}
 8048566:	bd10      	pop	{r4, pc}

08048568 <aes_set_key>:
#if defined( AES_ENC_PREKEYED ) || defined( AES_DEC_PREKEYED )

/*  Set the cipher key for the pre-keyed version */

return_type aes_set_key( const uint8_t key[], length_type keylen, aes_context ctx[1] )
{
 8048568:	f1a1 0310 	sub.w	r3, r1, #16
 804856c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8048570:	b2dc      	uxtb	r4, r3
 8048572:	2c10      	cmp	r4, #16
 8048574:	d806      	bhi.n	8048584 <aes_set_key+0x1c>
 8048576:	2301      	movs	r3, #1
 8048578:	40a3      	lsls	r3, r4
 804857a:	f003 3301 	and.w	r3, r3, #16843009	; 0x1010101
 804857e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8048582:	b92b      	cbnz	r3, 8048590 <aes_set_key+0x28>
    case 16:
    case 24:
    case 32:
        break;
    default:
        ctx->rnd = 0;
 8048584:	2300      	movs	r3, #0
 8048586:	f882 30f0 	strb.w	r3, [r2, #240]	; 0xf0
        return ( uint8_t )-1;
 804858a:	20ff      	movs	r0, #255	; 0xff
        ctx->ksch[cc + 1] = ctx->ksch[tt + 1] ^ t1;
        ctx->ksch[cc + 2] = ctx->ksch[tt + 2] ^ t2;
        ctx->ksch[cc + 3] = ctx->ksch[tt + 3] ^ t3;
    }
    return 0;
}
 804858c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8048590:	1e53      	subs	r3, r2, #1
 8048592:	1844      	adds	r4, r0, r1
    while( nn-- )
 8048594:	42a0      	cmp	r0, r4
 8048596:	d150      	bne.n	804863a <aes_set_key+0xd2>
    hi = (keylen + 28) << 2;
 8048598:	f101 0e1c 	add.w	lr, r1, #28
 804859c:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 80485a0:	fa5f fe8e 	uxtb.w	lr, lr
    ctx->rnd = (hi >> 4) - 1;
 80485a4:	ea4f 131e 	mov.w	r3, lr, lsr #4
 80485a8:	3b01      	subs	r3, #1
            t0 = s_box(t0);
 80485aa:	4c2c      	ldr	r4, [pc, #176]	; (804865c <aes_set_key+0xf4>)
    ctx->rnd = (hi >> 4) - 1;
 80485ac:	f882 30f0 	strb.w	r3, [r2, #240]	; 0xf0
    for( cc = keylen, rc = 1; cc < hi; cc += 4 )
 80485b0:	f04f 0901 	mov.w	r9, #1
    ctx->rnd = (hi >> 4) - 1;
 80485b4:	460b      	mov	r3, r1
        t0 = ctx->ksch[cc - 4];
 80485b6:	18d5      	adds	r5, r2, r3
        if( cc % keylen == 0 )
 80485b8:	fbb3 f0f1 	udiv	r0, r3, r1
 80485bc:	fb01 3010 	mls	r0, r1, r0, r3
 80485c0:	f010 00ff 	ands.w	r0, r0, #255	; 0xff
        t0 = ctx->ksch[cc - 4];
 80485c4:	f815 ac04 	ldrb.w	sl, [r5, #-4]
        t1 = ctx->ksch[cc - 3];
 80485c8:	f815 cc03 	ldrb.w	ip, [r5, #-3]
        t2 = ctx->ksch[cc - 2];
 80485cc:	f815 7c02 	ldrb.w	r7, [r5, #-2]
        t3 = ctx->ksch[cc - 1];
 80485d0:	f815 6c01 	ldrb.w	r6, [r5, #-1]
        if( cc % keylen == 0 )
 80485d4:	d136      	bne.n	8048644 <aes_set_key+0xdc>
            rc = f2(rc);
 80485d6:	ea4f 10d9 	mov.w	r0, r9, lsr #7
            t0 = s_box(t1) ^ rc;
 80485da:	f814 800c 	ldrb.w	r8, [r4, ip]
            t1 = s_box(t2);
 80485de:	f814 c007 	ldrb.w	ip, [r4, r7]
            t2 = s_box(t3);
 80485e2:	5da7      	ldrb	r7, [r4, r6]
            t3 = s_box(tt);
 80485e4:	f814 600a 	ldrb.w	r6, [r4, sl]
            rc = f2(rc);
 80485e8:	ea4f 0a40 	mov.w	sl, r0, lsl #1
 80485ec:	4450      	add	r0, sl
 80485ee:	eb00 00c0 	add.w	r0, r0, r0, lsl #3
            t0 = s_box(t1) ^ rc;
 80485f2:	ea89 0808 	eor.w	r8, r9, r8
            rc = f2(rc);
 80485f6:	ea80 0049 	eor.w	r0, r0, r9, lsl #1
 80485fa:	fa5f f980 	uxtb.w	r9, r0
            t0 = s_box(t1) ^ rc;
 80485fe:	46c2      	mov	sl, r8
        ctx->ksch[cc + 0] = ctx->ksch[tt + 0] ^ t0;
 8048600:	1a58      	subs	r0, r3, r1
 8048602:	b2c0      	uxtb	r0, r0
 8048604:	f812 8000 	ldrb.w	r8, [r2, r0]
 8048608:	ea8a 0a08 	eor.w	sl, sl, r8
 804860c:	f802 a003 	strb.w	sl, [r2, r3]
        ctx->ksch[cc + 1] = ctx->ksch[tt + 1] ^ t1;
 8048610:	4410      	add	r0, r2
    for( cc = keylen, rc = 1; cc < hi; cc += 4 )
 8048612:	3304      	adds	r3, #4
        ctx->ksch[cc + 1] = ctx->ksch[tt + 1] ^ t1;
 8048614:	f890 8001 	ldrb.w	r8, [r0, #1]
 8048618:	ea8c 0c08 	eor.w	ip, ip, r8
 804861c:	f885 c001 	strb.w	ip, [r5, #1]
        ctx->ksch[cc + 2] = ctx->ksch[tt + 2] ^ t2;
 8048620:	f890 c002 	ldrb.w	ip, [r0, #2]
 8048624:	ea87 070c 	eor.w	r7, r7, ip
 8048628:	70af      	strb	r7, [r5, #2]
        ctx->ksch[cc + 3] = ctx->ksch[tt + 3] ^ t3;
 804862a:	78c0      	ldrb	r0, [r0, #3]
    for( cc = keylen, rc = 1; cc < hi; cc += 4 )
 804862c:	b2db      	uxtb	r3, r3
        ctx->ksch[cc + 3] = ctx->ksch[tt + 3] ^ t3;
 804862e:	4046      	eors	r6, r0
    for( cc = keylen, rc = 1; cc < hi; cc += 4 )
 8048630:	459e      	cmp	lr, r3
        ctx->ksch[cc + 3] = ctx->ksch[tt + 3] ^ t3;
 8048632:	70ee      	strb	r6, [r5, #3]
    for( cc = keylen, rc = 1; cc < hi; cc += 4 )
 8048634:	d8bf      	bhi.n	80485b6 <aes_set_key+0x4e>
    return 0;
 8048636:	2000      	movs	r0, #0
 8048638:	e7a8      	b.n	804858c <aes_set_key+0x24>
        *d++ = *s++;
 804863a:	f810 5b01 	ldrb.w	r5, [r0], #1
 804863e:	f803 5f01 	strb.w	r5, [r3, #1]!
 8048642:	e7a7      	b.n	8048594 <aes_set_key+0x2c>
        else if( keylen > 24 && cc % keylen == 16 )
 8048644:	2918      	cmp	r1, #24
 8048646:	d9db      	bls.n	8048600 <aes_set_key+0x98>
 8048648:	2810      	cmp	r0, #16
            t0 = s_box(t0);
 804864a:	bf01      	itttt	eq
 804864c:	f814 a00a 	ldrbeq.w	sl, [r4, sl]
            t1 = s_box(t1);
 8048650:	f814 c00c 	ldrbeq.w	ip, [r4, ip]
            t2 = s_box(t2);
 8048654:	5de7      	ldrbeq	r7, [r4, r7]
            t3 = s_box(t3);
 8048656:	5da6      	ldrbeq	r6, [r4, r6]
 8048658:	e7d2      	b.n	8048600 <aes_set_key+0x98>
 804865a:	bf00      	nop
 804865c:	08052968 	.word	0x08052968

08048660 <aes_encrypt>:
#if defined( AES_ENC_PREKEYED )

/*  Encrypt a single block of 16 bytes */

return_type aes_encrypt( const uint8_t in[N_BLOCK], uint8_t  out[N_BLOCK], const aes_context ctx[1] )
{
 8048660:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8048664:	b09f      	sub	sp, #124	; 0x7c
    if( ctx->rnd )
 8048666:	f892 30f0 	ldrb.w	r3, [r2, #240]	; 0xf0
{
 804866a:	9118      	str	r1, [sp, #96]	; 0x60
 804866c:	920a      	str	r2, [sp, #40]	; 0x28
    if( ctx->rnd )
 804866e:	2b00      	cmp	r3, #0
 8048670:	f000 8168 	beq.w	8048944 <aes_encrypt+0x2e4>
    {
        uint8_t s1[N_BLOCK], r;
        copy_and_key( s1, in, ctx->ksch );
 8048674:	ad1a      	add	r5, sp, #104	; 0x68
 8048676:	4601      	mov	r1, r0
 8048678:	4cb3      	ldr	r4, [pc, #716]	; (8048948 <aes_encrypt+0x2e8>)
 804867a:	4628      	mov	r0, r5
 804867c:	f7ff ff32 	bl	80484e4 <copy_and_key>

        for( r = 1 ; r < ctx->rnd ; ++r )
 8048680:	f04f 0b01 	mov.w	fp, #1
    xor_block(d, k);
 8048684:	9519      	str	r5, [sp, #100]	; 0x64
 8048686:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8048688:	f89d c068 	ldrb.w	ip, [sp, #104]	; 0x68
 804868c:	f89d 706d 	ldrb.w	r7, [sp, #109]	; 0x6d
 8048690:	f89d 8072 	ldrb.w	r8, [sp, #114]	; 0x72
 8048694:	f89d e077 	ldrb.w	lr, [sp, #119]	; 0x77
 8048698:	f814 5008 	ldrb.w	r5, [r4, r8]
 804869c:	f814 100e 	ldrb.w	r1, [r4, lr]
 80486a0:	f814 200c 	ldrb.w	r2, [r4, ip]
 80486a4:	f814 a007 	ldrb.w	sl, [r4, r7]
 80486a8:	eb03 130b 	add.w	r3, r3, fp, lsl #4
 80486ac:	930b      	str	r3, [sp, #44]	; 0x2c
 80486ae:	f89d 306c 	ldrb.w	r3, [sp, #108]	; 0x6c
 80486b2:	930c      	str	r3, [sp, #48]	; 0x30
 80486b4:	f89d 3071 	ldrb.w	r3, [sp, #113]	; 0x71
 80486b8:	930d      	str	r3, [sp, #52]	; 0x34
 80486ba:	9e0d      	ldr	r6, [sp, #52]	; 0x34
 80486bc:	f89d 3076 	ldrb.w	r3, [sp, #118]	; 0x76
 80486c0:	5da6      	ldrb	r6, [r4, r6]
 80486c2:	930e      	str	r3, [sp, #56]	; 0x38
 80486c4:	5ce3      	ldrb	r3, [r4, r3]
 80486c6:	9300      	str	r3, [sp, #0]
 80486c8:	9601      	str	r6, [sp, #4]
 80486ca:	f89d 306b 	ldrb.w	r3, [sp, #107]	; 0x6b
 80486ce:	f89d 6070 	ldrb.w	r6, [sp, #112]	; 0x70
 80486d2:	9610      	str	r6, [sp, #64]	; 0x40
 80486d4:	f89d 6075 	ldrb.w	r6, [sp, #117]	; 0x75
 80486d8:	930f      	str	r3, [sp, #60]	; 0x3c
 80486da:	5ce0      	ldrb	r0, [r4, r3]
 80486dc:	9611      	str	r6, [sp, #68]	; 0x44
 80486de:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80486e0:	f89d 606a 	ldrb.w	r6, [sp, #106]	; 0x6a
 80486e4:	5ce3      	ldrb	r3, [r4, r3]
 80486e6:	9612      	str	r6, [sp, #72]	; 0x48
 80486e8:	5da6      	ldrb	r6, [r4, r6]
 80486ea:	9602      	str	r6, [sp, #8]
 80486ec:	f89d 606f 	ldrb.w	r6, [sp, #111]	; 0x6f
 80486f0:	9613      	str	r6, [sp, #76]	; 0x4c
 80486f2:	5da6      	ldrb	r6, [r4, r6]
 80486f4:	9603      	str	r6, [sp, #12]
 80486f6:	9e10      	ldr	r6, [sp, #64]	; 0x40
 80486f8:	5da6      	ldrb	r6, [r4, r6]
 80486fa:	9604      	str	r6, [sp, #16]
 80486fc:	9e11      	ldr	r6, [sp, #68]	; 0x44
 80486fe:	5da6      	ldrb	r6, [r4, r6]
 8048700:	9605      	str	r6, [sp, #20]
 8048702:	f89d 6074 	ldrb.w	r6, [sp, #116]	; 0x74
 8048706:	9614      	str	r6, [sp, #80]	; 0x50
 8048708:	f89d 6069 	ldrb.w	r6, [sp, #105]	; 0x69
 804870c:	9615      	str	r6, [sp, #84]	; 0x54
 804870e:	f89d 606e 	ldrb.w	r6, [sp, #110]	; 0x6e
 8048712:	9616      	str	r6, [sp, #88]	; 0x58
 8048714:	5da6      	ldrb	r6, [r4, r6]
 8048716:	9606      	str	r6, [sp, #24]
 8048718:	f89d 6073 	ldrb.w	r6, [sp, #115]	; 0x73
 804871c:	9617      	str	r6, [sp, #92]	; 0x5c
 804871e:	5da6      	ldrb	r6, [r4, r6]
 8048720:	9607      	str	r6, [sp, #28]
 8048722:	9e14      	ldr	r6, [sp, #80]	; 0x50
 8048724:	5da6      	ldrb	r6, [r4, r6]
 8048726:	9608      	str	r6, [sp, #32]
 8048728:	9e15      	ldr	r6, [sp, #84]	; 0x54
 804872a:	5da6      	ldrb	r6, [r4, r6]
 804872c:	9609      	str	r6, [sp, #36]	; 0x24
        for( r = 1 ; r < ctx->rnd ; ++r )
 804872e:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8048730:	f896 90f0 	ldrb.w	r9, [r6, #240]	; 0xf0
 8048734:	45d9      	cmp	r9, fp
 8048736:	d832      	bhi.n	804879e <aes_encrypt+0x13e>
    st[ 0] = s_box(st[ 0]); st[ 4] = s_box(st[ 4]);
 8048738:	f88d 306c 	strb.w	r3, [sp, #108]	; 0x6c
    st[ 8] = s_box(st[ 8]); st[12] = s_box(st[12]);
 804873c:	9b04      	ldr	r3, [sp, #16]
 804873e:	f88d 3070 	strb.w	r3, [sp, #112]	; 0x70
 8048742:	9b08      	ldr	r3, [sp, #32]
 8048744:	f88d 3074 	strb.w	r3, [sp, #116]	; 0x74
    tt = st[1]; st[ 1] = s_box(st[ 5]); st[ 5] = s_box(st[ 9]);
 8048748:	9b01      	ldr	r3, [sp, #4]
 804874a:	f88d 306d 	strb.w	r3, [sp, #109]	; 0x6d
    st[ 9] = s_box(st[13]); st[13] = s_box( tt );
 804874e:	9b05      	ldr	r3, [sp, #20]
 8048750:	f88d 3071 	strb.w	r3, [sp, #113]	; 0x71
 8048754:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8048756:	f88d 3075 	strb.w	r3, [sp, #117]	; 0x75
    tt = st[2]; st[ 2] = s_box(st[10]); st[10] = s_box( tt );
 804875a:	9b02      	ldr	r3, [sp, #8]
 804875c:	f88d 3072 	strb.w	r3, [sp, #114]	; 0x72
    tt = st[6]; st[ 6] = s_box(st[14]); st[14] = s_box( tt );
 8048760:	9b00      	ldr	r3, [sp, #0]
 8048762:	f88d 306e 	strb.w	r3, [sp, #110]	; 0x6e
 8048766:	9b06      	ldr	r3, [sp, #24]
 8048768:	f88d 3076 	strb.w	r3, [sp, #118]	; 0x76
    tt = st[15]; st[15] = s_box(st[11]); st[11] = s_box(st[ 7]);
 804876c:	9b07      	ldr	r3, [sp, #28]
    st[ 0] = s_box(st[ 0]); st[ 4] = s_box(st[ 4]);
 804876e:	f88d 2068 	strb.w	r2, [sp, #104]	; 0x68
    tt = st[15]; st[15] = s_box(st[11]); st[11] = s_box(st[ 7]);
 8048772:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
    st[ 7] = s_box(st[ 3]); st[ 3] = s_box( tt );
 8048776:	f88d 006f 	strb.w	r0, [sp, #111]	; 0x6f
    tt = st[15]; st[15] = s_box(st[11]); st[11] = s_box(st[ 7]);
 804877a:	9b03      	ldr	r3, [sp, #12]
    st[ 7] = s_box(st[ 3]); st[ 3] = s_box( tt );
 804877c:	f88d 106b 	strb.w	r1, [sp, #107]	; 0x6b
            mix_sub_columns( s2, s1 );
            copy_and_key( s1, s2, ctx->ksch + r * N_BLOCK);
        }
#endif
        shift_sub_rows( s1 );
        copy_and_key( out, s1, ctx->ksch + r * N_BLOCK );
 8048780:	9818      	ldr	r0, [sp, #96]	; 0x60
 8048782:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    tt = st[1]; st[ 1] = s_box(st[ 5]); st[ 5] = s_box(st[ 9]);
 8048784:	f88d a069 	strb.w	sl, [sp, #105]	; 0x69
        copy_and_key( out, s1, ctx->ksch + r * N_BLOCK );
 8048788:	a91a      	add	r1, sp, #104	; 0x68
    tt = st[2]; st[ 2] = s_box(st[10]); st[10] = s_box( tt );
 804878a:	f88d 506a 	strb.w	r5, [sp, #106]	; 0x6a
    tt = st[15]; st[15] = s_box(st[11]); st[11] = s_box(st[ 7]);
 804878e:	f88d 3073 	strb.w	r3, [sp, #115]	; 0x73
        copy_and_key( out, s1, ctx->ksch + r * N_BLOCK );
 8048792:	f7ff fea7 	bl	80484e4 <copy_and_key>
 8048796:	2000      	movs	r0, #0
    }
    else
        return ( uint8_t )-1;
    return 0;
}
 8048798:	b01f      	add	sp, #124	; 0x7c
 804879a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    dt[ 0] = gfm2_sb(st[0]) ^ gfm3_sb(st[5]) ^ s_box(st[10]) ^ s_box(st[15]);
 804879e:	44a4      	add	ip, r4
 80487a0:	4427      	add	r7, r4
 80487a2:	f89c 6100 	ldrb.w	r6, [ip, #256]	; 0x100
 80487a6:	ea85 0901 	eor.w	r9, r5, r1
 80487aa:	ea86 0909 	eor.w	r9, r6, r9
    dt[ 1] = s_box(st[0]) ^ gfm2_sb(st[5]) ^ gfm3_sb(st[10]) ^ s_box(st[15]);
 80487ae:	44a0      	add	r8, r4
    dt[ 0] = gfm2_sb(st[0]) ^ gfm3_sb(st[5]) ^ s_box(st[10]) ^ s_box(st[15]);
 80487b0:	f897 6200 	ldrb.w	r6, [r7, #512]	; 0x200
    dt[ 1] = s_box(st[0]) ^ gfm2_sb(st[5]) ^ gfm3_sb(st[10]) ^ s_box(st[15]);
 80487b4:	f897 7100 	ldrb.w	r7, [r7, #256]	; 0x100
 80487b8:	4051      	eors	r1, r2
 80487ba:	4079      	eors	r1, r7
 80487bc:	f898 7200 	ldrb.w	r7, [r8, #512]	; 0x200
 80487c0:	4079      	eors	r1, r7
    dt[ 2] = s_box(st[0]) ^ s_box(st[5]) ^ gfm2_sb(st[10]) ^ gfm3_sb(st[15]);
 80487c2:	44a6      	add	lr, r4
    dt[ 1] = s_box(st[0]) ^ gfm2_sb(st[5]) ^ gfm3_sb(st[10]) ^ s_box(st[15]);
 80487c4:	f88d 1069 	strb.w	r1, [sp, #105]	; 0x69
    dt[ 2] = s_box(st[0]) ^ s_box(st[5]) ^ gfm2_sb(st[10]) ^ gfm3_sb(st[15]);
 80487c8:	f898 1100 	ldrb.w	r1, [r8, #256]	; 0x100
 80487cc:	ea82 020a 	eor.w	r2, r2, sl
 80487d0:	404a      	eors	r2, r1
 80487d2:	f89e 1200 	ldrb.w	r1, [lr, #512]	; 0x200
 80487d6:	404a      	eors	r2, r1
 80487d8:	f88d 206a 	strb.w	r2, [sp, #106]	; 0x6a
    dt[ 4] = gfm2_sb(st[4]) ^ gfm3_sb(st[9]) ^ s_box(st[14]) ^ s_box(st[3]);
 80487dc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80487de:	4422      	add	r2, r4
    dt[ 0] = gfm2_sb(st[0]) ^ gfm3_sb(st[5]) ^ s_box(st[10]) ^ s_box(st[15]);
 80487e0:	ea89 0906 	eor.w	r9, r9, r6
    dt[ 4] = gfm2_sb(st[4]) ^ gfm3_sb(st[9]) ^ s_box(st[14]) ^ s_box(st[3]);
 80487e4:	4616      	mov	r6, r2
 80487e6:	9a00      	ldr	r2, [sp, #0]
 80487e8:	f896 1100 	ldrb.w	r1, [r6, #256]	; 0x100
    dt[ 0] = gfm2_sb(st[0]) ^ gfm3_sb(st[5]) ^ s_box(st[10]) ^ s_box(st[15]);
 80487ec:	f88d 9068 	strb.w	r9, [sp, #104]	; 0x68
    dt[ 3] = gfm3_sb(st[0]) ^ s_box(st[5]) ^ s_box(st[10]) ^ gfm2_sb(st[15]);
 80487f0:	ea85 050a 	eor.w	r5, r5, sl
    dt[ 4] = gfm2_sb(st[4]) ^ gfm3_sb(st[9]) ^ s_box(st[14]) ^ s_box(st[3]);
 80487f4:	4042      	eors	r2, r0
    dt[ 3] = gfm3_sb(st[0]) ^ s_box(st[5]) ^ s_box(st[10]) ^ gfm2_sb(st[15]);
 80487f6:	f89c a200 	ldrb.w	sl, [ip, #512]	; 0x200
    dt[ 4] = gfm2_sb(st[4]) ^ gfm3_sb(st[9]) ^ s_box(st[14]) ^ s_box(st[3]);
 80487fa:	404a      	eors	r2, r1
 80487fc:	990d      	ldr	r1, [sp, #52]	; 0x34
    dt[ 3] = gfm3_sb(st[0]) ^ s_box(st[5]) ^ s_box(st[10]) ^ gfm2_sb(st[15]);
 80487fe:	ea8a 0505 	eor.w	r5, sl, r5
 8048802:	f89e a100 	ldrb.w	sl, [lr, #256]	; 0x100
    dt[ 4] = gfm2_sb(st[4]) ^ gfm3_sb(st[9]) ^ s_box(st[14]) ^ s_box(st[3]);
 8048806:	4421      	add	r1, r4
    dt[ 3] = gfm3_sb(st[0]) ^ s_box(st[5]) ^ s_box(st[10]) ^ gfm2_sb(st[15]);
 8048808:	ea85 050a 	eor.w	r5, r5, sl
 804880c:	f88d 506b 	strb.w	r5, [sp, #107]	; 0x6b
    dt[ 4] = gfm2_sb(st[4]) ^ gfm3_sb(st[9]) ^ s_box(st[14]) ^ s_box(st[3]);
 8048810:	f891 5200 	ldrb.w	r5, [r1, #512]	; 0x200
 8048814:	406a      	eors	r2, r5
 8048816:	f88d 206c 	strb.w	r2, [sp, #108]	; 0x6c
    dt[ 5] = s_box(st[4]) ^ gfm2_sb(st[9]) ^ gfm3_sb(st[14]) ^ s_box(st[3]);
 804881a:	f891 2100 	ldrb.w	r2, [r1, #256]	; 0x100
 804881e:	4058      	eors	r0, r3
 8048820:	4050      	eors	r0, r2
 8048822:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8048824:	4422      	add	r2, r4
 8048826:	f892 1200 	ldrb.w	r1, [r2, #512]	; 0x200
    dt[ 6] = s_box(st[4]) ^ s_box(st[9]) ^ gfm2_sb(st[14]) ^ gfm3_sb(st[3]);
 804882a:	f892 2100 	ldrb.w	r2, [r2, #256]	; 0x100
    dt[ 5] = s_box(st[4]) ^ gfm2_sb(st[9]) ^ gfm3_sb(st[14]) ^ s_box(st[3]);
 804882e:	4048      	eors	r0, r1
    dt[ 6] = s_box(st[4]) ^ s_box(st[9]) ^ gfm2_sb(st[14]) ^ gfm3_sb(st[3]);
 8048830:	9901      	ldr	r1, [sp, #4]
    dt[ 5] = s_box(st[4]) ^ gfm2_sb(st[9]) ^ gfm3_sb(st[14]) ^ s_box(st[3]);
 8048832:	f88d 006d 	strb.w	r0, [sp, #109]	; 0x6d
    dt[ 6] = s_box(st[4]) ^ s_box(st[9]) ^ gfm2_sb(st[14]) ^ gfm3_sb(st[3]);
 8048836:	404b      	eors	r3, r1
 8048838:	4053      	eors	r3, r2
 804883a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 804883c:	4422      	add	r2, r4
 804883e:	f892 1200 	ldrb.w	r1, [r2, #512]	; 0x200
 8048842:	404b      	eors	r3, r1
 8048844:	f88d 306e 	strb.w	r3, [sp, #110]	; 0x6e
    dt[ 7] = gfm3_sb(st[4]) ^ s_box(st[9]) ^ s_box(st[14]) ^ gfm2_sb(st[3]);
 8048848:	e9dd 3100 	ldrd	r3, r1, [sp]
 804884c:	404b      	eors	r3, r1
 804884e:	f896 1200 	ldrb.w	r1, [r6, #512]	; 0x200
 8048852:	404b      	eors	r3, r1
 8048854:	f892 1100 	ldrb.w	r1, [r2, #256]	; 0x100
 8048858:	404b      	eors	r3, r1
 804885a:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
    dt[ 8] = gfm2_sb(st[8]) ^ gfm3_sb(st[13]) ^ s_box(st[2]) ^ s_box(st[7]);
 804885e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8048860:	4423      	add	r3, r4
 8048862:	461a      	mov	r2, r3
 8048864:	e9dd 3102 	ldrd	r3, r1, [sp, #8]
 8048868:	404b      	eors	r3, r1
 804886a:	f892 1100 	ldrb.w	r1, [r2, #256]	; 0x100
    dt[11] = gfm3_sb(st[8]) ^ s_box(st[13]) ^ s_box(st[2]) ^ gfm2_sb(st[7]);
 804886e:	f892 2200 	ldrb.w	r2, [r2, #512]	; 0x200
    dt[ 8] = gfm2_sb(st[8]) ^ gfm3_sb(st[13]) ^ s_box(st[2]) ^ s_box(st[7]);
 8048872:	404b      	eors	r3, r1
 8048874:	9911      	ldr	r1, [sp, #68]	; 0x44
 8048876:	4421      	add	r1, r4
 8048878:	f891 0200 	ldrb.w	r0, [r1, #512]	; 0x200
    dt[ 9] = s_box(st[8]) ^ gfm2_sb(st[13]) ^ gfm3_sb(st[2]) ^ s_box(st[7]);
 804887c:	f891 1100 	ldrb.w	r1, [r1, #256]	; 0x100
    dt[ 8] = gfm2_sb(st[8]) ^ gfm3_sb(st[13]) ^ s_box(st[2]) ^ s_box(st[7]);
 8048880:	4043      	eors	r3, r0
 8048882:	f88d 3070 	strb.w	r3, [sp, #112]	; 0x70
    dt[ 9] = s_box(st[8]) ^ gfm2_sb(st[13]) ^ gfm3_sb(st[2]) ^ s_box(st[7]);
 8048886:	e9dd 3003 	ldrd	r3, r0, [sp, #12]
 804888a:	4043      	eors	r3, r0
 804888c:	404b      	eors	r3, r1
 804888e:	9912      	ldr	r1, [sp, #72]	; 0x48
 8048890:	4421      	add	r1, r4
 8048892:	f891 0200 	ldrb.w	r0, [r1, #512]	; 0x200
    dt[10] = s_box(st[8]) ^ s_box(st[13]) ^ gfm2_sb(st[2]) ^ gfm3_sb(st[7]);
 8048896:	f891 1100 	ldrb.w	r1, [r1, #256]	; 0x100
    dt[ 9] = s_box(st[8]) ^ gfm2_sb(st[13]) ^ gfm3_sb(st[2]) ^ s_box(st[7]);
 804889a:	4043      	eors	r3, r0
 804889c:	f88d 3071 	strb.w	r3, [sp, #113]	; 0x71
    dt[10] = s_box(st[8]) ^ s_box(st[13]) ^ gfm2_sb(st[2]) ^ gfm3_sb(st[7]);
 80488a0:	e9dd 3004 	ldrd	r3, r0, [sp, #16]
 80488a4:	4043      	eors	r3, r0
 80488a6:	404b      	eors	r3, r1
 80488a8:	9913      	ldr	r1, [sp, #76]	; 0x4c
 80488aa:	4421      	add	r1, r4
 80488ac:	f891 0200 	ldrb.w	r0, [r1, #512]	; 0x200
 80488b0:	4043      	eors	r3, r0
 80488b2:	f88d 3072 	strb.w	r3, [sp, #114]	; 0x72
    dt[11] = gfm3_sb(st[8]) ^ s_box(st[13]) ^ s_box(st[2]) ^ gfm2_sb(st[7]);
 80488b6:	9805      	ldr	r0, [sp, #20]
 80488b8:	9b02      	ldr	r3, [sp, #8]
 80488ba:	4043      	eors	r3, r0
 80488bc:	4053      	eors	r3, r2
 80488be:	f891 2100 	ldrb.w	r2, [r1, #256]	; 0x100
 80488c2:	4053      	eors	r3, r2
 80488c4:	f88d 3073 	strb.w	r3, [sp, #115]	; 0x73
    dt[12] = gfm2_sb(st[12]) ^ gfm3_sb(st[1]) ^ s_box(st[6]) ^ s_box(st[11]);
 80488c8:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80488ca:	4423      	add	r3, r4
 80488cc:	461a      	mov	r2, r3
 80488ce:	e9dd 3106 	ldrd	r3, r1, [sp, #24]
 80488d2:	404b      	eors	r3, r1
 80488d4:	f892 1100 	ldrb.w	r1, [r2, #256]	; 0x100
 80488d8:	404b      	eors	r3, r1
 80488da:	9915      	ldr	r1, [sp, #84]	; 0x54
 80488dc:	4421      	add	r1, r4
 80488de:	f891 0200 	ldrb.w	r0, [r1, #512]	; 0x200
 80488e2:	4043      	eors	r3, r0
 80488e4:	f88d 3074 	strb.w	r3, [sp, #116]	; 0x74
    dt[13] = s_box(st[12]) ^ gfm2_sb(st[1]) ^ gfm3_sb(st[6]) ^ s_box(st[11]);
 80488e8:	e9dd 3007 	ldrd	r3, r0, [sp, #28]
 80488ec:	f891 1100 	ldrb.w	r1, [r1, #256]	; 0x100
    dt[15] = gfm3_sb(st[12]) ^ s_box(st[1]) ^ s_box(st[6]) ^ gfm2_sb(st[11]);
 80488f0:	f892 2200 	ldrb.w	r2, [r2, #512]	; 0x200
    dt[13] = s_box(st[12]) ^ gfm2_sb(st[1]) ^ gfm3_sb(st[6]) ^ s_box(st[11]);
 80488f4:	4043      	eors	r3, r0
 80488f6:	404b      	eors	r3, r1
 80488f8:	9916      	ldr	r1, [sp, #88]	; 0x58
 80488fa:	4421      	add	r1, r4
 80488fc:	f891 0200 	ldrb.w	r0, [r1, #512]	; 0x200
    dt[14] = s_box(st[12]) ^ s_box(st[1]) ^ gfm2_sb(st[6]) ^ gfm3_sb(st[11]);
 8048900:	f891 1100 	ldrb.w	r1, [r1, #256]	; 0x100
    dt[13] = s_box(st[12]) ^ gfm2_sb(st[1]) ^ gfm3_sb(st[6]) ^ s_box(st[11]);
 8048904:	4043      	eors	r3, r0
 8048906:	f88d 3075 	strb.w	r3, [sp, #117]	; 0x75
    dt[14] = s_box(st[12]) ^ s_box(st[1]) ^ gfm2_sb(st[6]) ^ gfm3_sb(st[11]);
 804890a:	e9dd 3008 	ldrd	r3, r0, [sp, #32]
 804890e:	4043      	eors	r3, r0
 8048910:	404b      	eors	r3, r1
 8048912:	9917      	ldr	r1, [sp, #92]	; 0x5c
 8048914:	4421      	add	r1, r4
 8048916:	f891 0200 	ldrb.w	r0, [r1, #512]	; 0x200
 804891a:	4043      	eors	r3, r0
 804891c:	f88d 3076 	strb.w	r3, [sp, #118]	; 0x76
    dt[15] = gfm3_sb(st[12]) ^ s_box(st[1]) ^ s_box(st[6]) ^ gfm2_sb(st[11]);
 8048920:	9809      	ldr	r0, [sp, #36]	; 0x24
 8048922:	9b06      	ldr	r3, [sp, #24]
 8048924:	4043      	eors	r3, r0
 8048926:	4053      	eors	r3, r2
 8048928:	f891 2100 	ldrb.w	r2, [r1, #256]	; 0x100
    xor_block(d, k);
 804892c:	9819      	ldr	r0, [sp, #100]	; 0x64
 804892e:	990b      	ldr	r1, [sp, #44]	; 0x2c
    dt[15] = gfm3_sb(st[12]) ^ s_box(st[1]) ^ s_box(st[6]) ^ gfm2_sb(st[11]);
 8048930:	4053      	eors	r3, r2
 8048932:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
    xor_block(d, k);
 8048936:	f7ff fd94 	bl	8048462 <xor_block>
        for( r = 1 ; r < ctx->rnd ; ++r )
 804893a:	f10b 0301 	add.w	r3, fp, #1
 804893e:	fa5f fb83 	uxtb.w	fp, r3
 8048942:	e6a0      	b.n	8048686 <aes_encrypt+0x26>
        return ( uint8_t )-1;
 8048944:	20ff      	movs	r0, #255	; 0xff
 8048946:	e727      	b.n	8048798 <aes_encrypt+0x138>
 8048948:	08052968 	.word	0x08052968

0804894c <AES_CMAC_Init>:
        }                          \
    } while (0) \


void AES_CMAC_Init(AES_CMAC_CTX *ctx)
{
 804894c:	b510      	push	{r4, lr}
            memset1(ctx->X, 0, sizeof ctx->X);
 804894e:	2210      	movs	r2, #16
{
 8048950:	4604      	mov	r4, r0
            memset1(ctx->X, 0, sizeof ctx->X);
 8048952:	2100      	movs	r1, #0
 8048954:	30f1      	adds	r0, #241	; 0xf1
 8048956:	f005 ff74 	bl	804e842 <memset1>
            ctx->M_n = 0;
 804895a:	2100      	movs	r1, #0
 804895c:	f8c4 1114 	str.w	r1, [r4, #276]	; 0x114
        memset1(ctx->rijndael.ksch, '\0', 240);
 8048960:	4620      	mov	r0, r4
 8048962:	22f0      	movs	r2, #240	; 0xf0
}
 8048964:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
        memset1(ctx->rijndael.ksch, '\0', 240);
 8048968:	f005 bf6b 	b.w	804e842 <memset1>

0804896c <AES_CMAC_SetKey>:
    
void AES_CMAC_SetKey(AES_CMAC_CTX *ctx, const uint8_t key[AES_CMAC_KEY_LENGTH])
{
 804896c:	460b      	mov	r3, r1
           //rijndael_set_key_enc_only(&ctx->rijndael, key, 128);
       aes_set_key( key, AES_CMAC_KEY_LENGTH, &ctx->rijndael);
 804896e:	4602      	mov	r2, r0
 8048970:	2110      	movs	r1, #16
 8048972:	4618      	mov	r0, r3
 8048974:	f7ff bdf8 	b.w	8048568 <aes_set_key>

08048978 <AES_CMAC_Update>:
}
    
void AES_CMAC_Update(AES_CMAC_CTX *ctx, const uint8_t *data, uint32_t len)
{
 8048978:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 804897c:	4604      	mov	r4, r0
            uint32_t mlen;
        uint8_t in[16];
    
            if (ctx->M_n > 0) {
 804897e:	f8d0 0114 	ldr.w	r0, [r0, #276]	; 0x114
{
 8048982:	b085      	sub	sp, #20
 8048984:	460e      	mov	r6, r1
 8048986:	4615      	mov	r5, r2
 8048988:	f204 1801 	addw	r8, r4, #257	; 0x101
            if (ctx->M_n > 0) {
 804898c:	b310      	cbz	r0, 80489d4 <AES_CMAC_Update+0x5c>
                  mlen = MIN(16 - ctx->M_n, len);
 804898e:	f1c0 0910 	rsb	r9, r0, #16
 8048992:	4591      	cmp	r9, r2
 8048994:	464f      	mov	r7, r9
 8048996:	bf28      	it	cs
 8048998:	4617      	movcs	r7, r2
                    memcpy1(ctx->M_last + ctx->M_n, data, mlen);
 804899a:	b2ba      	uxth	r2, r7
 804899c:	4440      	add	r0, r8
 804899e:	f005 ff3c 	bl	804e81a <memcpy1>
                    ctx->M_n += mlen;
 80489a2:	f8d4 3114 	ldr.w	r3, [r4, #276]	; 0x114
 80489a6:	443b      	add	r3, r7
                    if (ctx->M_n < 16 || len == mlen)
 80489a8:	2b0f      	cmp	r3, #15
                    ctx->M_n += mlen;
 80489aa:	f8c4 3114 	str.w	r3, [r4, #276]	; 0x114
                    if (ctx->M_n < 16 || len == mlen)
 80489ae:	d91c      	bls.n	80489ea <AES_CMAC_Update+0x72>
 80489b0:	45a9      	cmp	r9, r5
 80489b2:	d21a      	bcs.n	80489ea <AES_CMAC_Update+0x72>
 80489b4:	f104 03f1 	add.w	r3, r4, #241	; 0xf1
 80489b8:	4619      	mov	r1, r3
                            return;
                   XOR(ctx->M_last, ctx->X);
 80489ba:	781a      	ldrb	r2, [r3, #0]
 80489bc:	7c18      	ldrb	r0, [r3, #16]
 80489be:	4042      	eors	r2, r0
 80489c0:	f803 2b01 	strb.w	r2, [r3], #1
 80489c4:	4543      	cmp	r3, r8
 80489c6:	d1f8      	bne.n	80489ba <AES_CMAC_Update+0x42>
                    //rijndael_encrypt(&ctx->rijndael, ctx->X, ctx->X);
            aes_encrypt( ctx->X, ctx->X, &ctx->rijndael);
 80489c8:	4622      	mov	r2, r4
 80489ca:	4608      	mov	r0, r1
 80489cc:	f7ff fe48 	bl	8048660 <aes_encrypt>
                    data += mlen;
 80489d0:	443e      	add	r6, r7
                    len -= mlen;
 80489d2:	1bed      	subs	r5, r5, r7
            while (len > 16) {      /* not last block */

                    XOR(data, ctx->X);
                    //rijndael_encrypt(&ctx->rijndael, ctx->X, ctx->X);

                    memcpy1(in, &ctx->X[0], 16); //Bestela ez du ondo iten
 80489d4:	f104 07f1 	add.w	r7, r4, #241	; 0xf1
            while (len > 16) {      /* not last block */
 80489d8:	2d10      	cmp	r5, #16
 80489da:	d809      	bhi.n	80489f0 <AES_CMAC_Update+0x78>

                    data += 16;
                    len -= 16;
            }
            /* potential last block, save it */
            memcpy1(ctx->M_last, data, len);
 80489dc:	b2aa      	uxth	r2, r5
 80489de:	4631      	mov	r1, r6
 80489e0:	4640      	mov	r0, r8
 80489e2:	f005 ff1a 	bl	804e81a <memcpy1>
            ctx->M_n = len;
 80489e6:	f8c4 5114 	str.w	r5, [r4, #276]	; 0x114
}
 80489ea:	b005      	add	sp, #20
 80489ec:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80489f0:	f104 02f0 	add.w	r2, r4, #240	; 0xf0
 80489f4:	1e73      	subs	r3, r6, #1
 80489f6:	f106 000f 	add.w	r0, r6, #15
                    XOR(data, ctx->X);
 80489fa:	f813 cf01 	ldrb.w	ip, [r3, #1]!
 80489fe:	f812 1f01 	ldrb.w	r1, [r2, #1]!
 8048a02:	4283      	cmp	r3, r0
 8048a04:	ea81 010c 	eor.w	r1, r1, ip
 8048a08:	7011      	strb	r1, [r2, #0]
 8048a0a:	d1f6      	bne.n	80489fa <AES_CMAC_Update+0x82>
                    memcpy1(in, &ctx->X[0], 16); //Bestela ez du ondo iten
 8048a0c:	2210      	movs	r2, #16
 8048a0e:	4639      	mov	r1, r7
 8048a10:	4668      	mov	r0, sp
 8048a12:	f005 ff02 	bl	804e81a <memcpy1>
            aes_encrypt( in, in, &ctx->rijndael);
 8048a16:	4622      	mov	r2, r4
 8048a18:	4669      	mov	r1, sp
 8048a1a:	4668      	mov	r0, sp
 8048a1c:	f7ff fe20 	bl	8048660 <aes_encrypt>
                    memcpy1(&ctx->X[0], in, 16);
 8048a20:	2210      	movs	r2, #16
 8048a22:	4669      	mov	r1, sp
 8048a24:	4638      	mov	r0, r7
 8048a26:	f005 fef8 	bl	804e81a <memcpy1>
                    data += 16;
 8048a2a:	3610      	adds	r6, #16
                    len -= 16;
 8048a2c:	3d10      	subs	r5, #16
 8048a2e:	e7d3      	b.n	80489d8 <AES_CMAC_Update+0x60>

08048a30 <AES_CMAC_Final>:
   
void AES_CMAC_Final(uint8_t digest[AES_CMAC_DIGEST_LENGTH], AES_CMAC_CTX *ctx)
{
 8048a30:	b570      	push	{r4, r5, r6, lr}
 8048a32:	b088      	sub	sp, #32
 8048a34:	460c      	mov	r4, r1
            uint8_t K[16];
        uint8_t in[16];
            /* generate subkey K1 */
            memset1(K, '\0', 16);
 8048a36:	2210      	movs	r2, #16
 8048a38:	2100      	movs	r1, #0
{
 8048a3a:	4605      	mov	r5, r0
            memset1(K, '\0', 16);
 8048a3c:	4668      	mov	r0, sp
 8048a3e:	f005 ff00 	bl	804e842 <memset1>

            //rijndael_encrypt(&ctx->rijndael, K, K);

            aes_encrypt( K, K, &ctx->rijndael);
 8048a42:	4622      	mov	r2, r4
 8048a44:	4669      	mov	r1, sp
 8048a46:	4668      	mov	r0, sp
 8048a48:	f7ff fe0a 	bl	8048660 <aes_encrypt>

            if (K[0] & 0x80) {
 8048a4c:	f99d 3000 	ldrsb.w	r3, [sp]
 8048a50:	2b00      	cmp	r3, #0
 8048a52:	466a      	mov	r2, sp
 8048a54:	f10d 010f 	add.w	r1, sp, #15
 8048a58:	da3e      	bge.n	8048ad8 <AES_CMAC_Final+0xa8>
                    LSHIFT(K, K);
 8048a5a:	7813      	ldrb	r3, [r2, #0]
 8048a5c:	f812 0f01 	ldrb.w	r0, [r2, #1]!
 8048a60:	005b      	lsls	r3, r3, #1
 8048a62:	b25b      	sxtb	r3, r3
 8048a64:	ea43 13d0 	orr.w	r3, r3, r0, lsr #7
 8048a68:	4291      	cmp	r1, r2
 8048a6a:	f802 3c01 	strb.w	r3, [r2, #-1]
 8048a6e:	d1f4      	bne.n	8048a5a <AES_CMAC_Final+0x2a>
 8048a70:	f89d 300f 	ldrb.w	r3, [sp, #15]
 8048a74:	005b      	lsls	r3, r3, #1
                   K[15] ^= 0x87;
 8048a76:	f083 0387 	eor.w	r3, r3, #135	; 0x87
            } else
                    LSHIFT(K, K);
 8048a7a:	f88d 300f 	strb.w	r3, [sp, #15]


            if (ctx->M_n == 16) {
 8048a7e:	f8d4 3114 	ldr.w	r3, [r4, #276]	; 0x114
 8048a82:	2b10      	cmp	r3, #16
 8048a84:	d137      	bne.n	8048af6 <AES_CMAC_Final+0xc6>
 8048a86:	f204 1201 	addw	r2, r4, #257	; 0x101
                    /* last block was a complete block */
                    XOR(K, ctx->M_last);
 8048a8a:	2300      	movs	r3, #0
 8048a8c:	7811      	ldrb	r1, [r2, #0]
 8048a8e:	f81d 0003 	ldrb.w	r0, [sp, r3]
 8048a92:	3301      	adds	r3, #1
 8048a94:	4041      	eors	r1, r0
 8048a96:	2b10      	cmp	r3, #16
 8048a98:	f802 1b01 	strb.w	r1, [r2], #1
 8048a9c:	d1f6      	bne.n	8048a8c <AES_CMAC_Final+0x5c>
 8048a9e:	f104 03f1 	add.w	r3, r4, #241	; 0xf1
 8048aa2:	f204 1001 	addw	r0, r4, #257	; 0x101
 8048aa6:	4619      	mov	r1, r3
   
                  XOR(K, ctx->M_last);


           }
           XOR(ctx->M_last, ctx->X);
 8048aa8:	781a      	ldrb	r2, [r3, #0]
 8048aaa:	7c1e      	ldrb	r6, [r3, #16]
 8048aac:	4072      	eors	r2, r6
 8048aae:	f803 2b01 	strb.w	r2, [r3], #1
 8048ab2:	4298      	cmp	r0, r3
 8048ab4:	d1f8      	bne.n	8048aa8 <AES_CMAC_Final+0x78>

           //rijndael_encrypt(&ctx->rijndael, ctx->X, digest);

       memcpy1(in, &ctx->X[0], 16); //Bestela ez du ondo iten
 8048ab6:	2210      	movs	r2, #16
 8048ab8:	eb0d 0002 	add.w	r0, sp, r2
 8048abc:	f005 fead 	bl	804e81a <memcpy1>
       aes_encrypt(in, digest, &ctx->rijndael);
 8048ac0:	4622      	mov	r2, r4
 8048ac2:	4629      	mov	r1, r5
 8048ac4:	a804      	add	r0, sp, #16
 8048ac6:	f7ff fdcb 	bl	8048660 <aes_encrypt>
           memset1(K, 0, sizeof K);
 8048aca:	2210      	movs	r2, #16
 8048acc:	2100      	movs	r1, #0
 8048ace:	4668      	mov	r0, sp
 8048ad0:	f005 feb7 	bl	804e842 <memset1>

}
 8048ad4:	b008      	add	sp, #32
 8048ad6:	bd70      	pop	{r4, r5, r6, pc}
                    LSHIFT(K, K);
 8048ad8:	7813      	ldrb	r3, [r2, #0]
 8048ada:	f812 0f01 	ldrb.w	r0, [r2, #1]!
 8048ade:	005b      	lsls	r3, r3, #1
 8048ae0:	b25b      	sxtb	r3, r3
 8048ae2:	ea43 13d0 	orr.w	r3, r3, r0, lsr #7
 8048ae6:	428a      	cmp	r2, r1
 8048ae8:	f802 3c01 	strb.w	r3, [r2, #-1]
 8048aec:	d1f4      	bne.n	8048ad8 <AES_CMAC_Final+0xa8>
 8048aee:	f89d 300f 	ldrb.w	r3, [sp, #15]
 8048af2:	005b      	lsls	r3, r3, #1
 8048af4:	e7c1      	b.n	8048a7a <AES_CMAC_Final+0x4a>
                  if (K[0] & 0x80) {
 8048af6:	f99d 2000 	ldrsb.w	r2, [sp]
 8048afa:	2a00      	cmp	r2, #0
 8048afc:	4668      	mov	r0, sp
 8048afe:	da28      	bge.n	8048b52 <AES_CMAC_Final+0x122>
                          LSHIFT(K, K);
 8048b00:	7802      	ldrb	r2, [r0, #0]
 8048b02:	f810 6f01 	ldrb.w	r6, [r0, #1]!
 8048b06:	0052      	lsls	r2, r2, #1
 8048b08:	b252      	sxtb	r2, r2
 8048b0a:	ea42 12d6 	orr.w	r2, r2, r6, lsr #7
 8048b0e:	4281      	cmp	r1, r0
 8048b10:	f800 2c01 	strb.w	r2, [r0, #-1]
 8048b14:	d1f4      	bne.n	8048b00 <AES_CMAC_Final+0xd0>
 8048b16:	f89d 200f 	ldrb.w	r2, [sp, #15]
 8048b1a:	0052      	lsls	r2, r2, #1
                          K[15] ^= 0x87;
 8048b1c:	f082 0287 	eor.w	r2, r2, #135	; 0x87
                           LSHIFT(K, K);
 8048b20:	f88d 200f 	strb.w	r2, [sp, #15]
                   ctx->M_last[ctx->M_n] = 0x80;
 8048b24:	18e2      	adds	r2, r4, r3
 8048b26:	2180      	movs	r1, #128	; 0x80
 8048b28:	f882 1101 	strb.w	r1, [r2, #257]	; 0x101
 8048b2c:	2200      	movs	r2, #0
                   while (++ctx->M_n < 16)
 8048b2e:	3301      	adds	r3, #1
 8048b30:	2b0f      	cmp	r3, #15
 8048b32:	d91d      	bls.n	8048b70 <AES_CMAC_Final+0x140>
 8048b34:	f8c4 3114 	str.w	r3, [r4, #276]	; 0x114
 8048b38:	f204 1201 	addw	r2, r4, #257	; 0x101
                  XOR(K, ctx->M_last);
 8048b3c:	2300      	movs	r3, #0
 8048b3e:	7811      	ldrb	r1, [r2, #0]
 8048b40:	f81d 0003 	ldrb.w	r0, [sp, r3]
 8048b44:	3301      	adds	r3, #1
 8048b46:	4041      	eors	r1, r0
 8048b48:	2b10      	cmp	r3, #16
 8048b4a:	f802 1b01 	strb.w	r1, [r2], #1
 8048b4e:	d1f6      	bne.n	8048b3e <AES_CMAC_Final+0x10e>
 8048b50:	e7a5      	b.n	8048a9e <AES_CMAC_Final+0x6e>
                           LSHIFT(K, K);
 8048b52:	7802      	ldrb	r2, [r0, #0]
 8048b54:	f810 6f01 	ldrb.w	r6, [r0, #1]!
 8048b58:	0052      	lsls	r2, r2, #1
 8048b5a:	b252      	sxtb	r2, r2
 8048b5c:	ea42 12d6 	orr.w	r2, r2, r6, lsr #7
 8048b60:	4281      	cmp	r1, r0
 8048b62:	f800 2c01 	strb.w	r2, [r0, #-1]
 8048b66:	d1f4      	bne.n	8048b52 <AES_CMAC_Final+0x122>
 8048b68:	f89d 200f 	ldrb.w	r2, [sp, #15]
 8048b6c:	0052      	lsls	r2, r2, #1
 8048b6e:	e7d7      	b.n	8048b20 <AES_CMAC_Final+0xf0>
                         ctx->M_last[ctx->M_n] = 0;
 8048b70:	18e1      	adds	r1, r4, r3
 8048b72:	f881 2101 	strb.w	r2, [r1, #257]	; 0x101
 8048b76:	e7da      	b.n	8048b2e <AES_CMAC_Final+0xfe>

08048b78 <DummyCB>:
 * Dummy callback in case if the user provides NULL function pointer
 */
static void DummyCB( void )
{
    return;
}
 8048b78:	4770      	bx	lr
	...

08048b7c <GetKeyByID>:
{
 8048b7c:	b530      	push	{r4, r5, lr}
        if( SeNvmCtx.KeyList[i].KeyID == keyID )
 8048b7e:	4a0a      	ldr	r2, [pc, #40]	; (8048ba8 <GetKeyByID+0x2c>)
{
 8048b80:	2300      	movs	r3, #0
        if( SeNvmCtx.KeyList[i].KeyID == keyID )
 8048b82:	eb03 1403 	add.w	r4, r3, r3, lsl #4
 8048b86:	1915      	adds	r5, r2, r4
 8048b88:	f895 522c 	ldrb.w	r5, [r5, #556]	; 0x22c
 8048b8c:	4285      	cmp	r5, r0
 8048b8e:	d105      	bne.n	8048b9c <GetKeyByID+0x20>
            *keyItem = &( SeNvmCtx.KeyList[i] );
 8048b90:	f504 740b 	add.w	r4, r4, #556	; 0x22c
 8048b94:	4422      	add	r2, r4
 8048b96:	600a      	str	r2, [r1, #0]
            return SECURE_ELEMENT_SUCCESS;
 8048b98:	2000      	movs	r0, #0
}
 8048b9a:	bd30      	pop	{r4, r5, pc}
 8048b9c:	3301      	adds	r3, #1
    for( uint8_t i = 0; i < NUM_OF_KEYS; i++ )
 8048b9e:	2b18      	cmp	r3, #24
 8048ba0:	d1ef      	bne.n	8048b82 <GetKeyByID+0x6>
    return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
 8048ba2:	2003      	movs	r0, #3
 8048ba4:	e7f9      	b.n	8048b9a <GetKeyByID+0x1e>
 8048ba6:	bf00      	nop
 8048ba8:	200025d4 	.word	0x200025d4

08048bac <ComputeCmac.part.0>:
 * \param[IN]  size           - Data buffer size
 * \param[IN]  keyID          - Key identifier to determine the AES key to be used
 * \param[OUT] cmac           - Computed cmac
 * \retval                    - Status of the operation
 */
static SecureElementStatus_t ComputeCmac( uint8_t *micBxBuffer, uint8_t *buffer, uint16_t size, KeyIdentifier_t keyID, uint32_t* cmac )
 8048bac:	b5f0      	push	{r4, r5, r6, r7, lr}
 8048bae:	461c      	mov	r4, r3
 8048bb0:	b087      	sub	sp, #28
 8048bb2:	4605      	mov	r5, r0
        return SECURE_ELEMENT_ERROR_NPE;
    }

    uint8_t Cmac[16];

    AES_CMAC_Init( SeNvmCtx.AesCmacCtx );
 8048bb4:	4812      	ldr	r0, [pc, #72]	; (8048c00 <ComputeCmac.part.0+0x54>)
static SecureElementStatus_t ComputeCmac( uint8_t *micBxBuffer, uint8_t *buffer, uint16_t size, KeyIdentifier_t keyID, uint32_t* cmac )
 8048bb6:	460e      	mov	r6, r1
 8048bb8:	4617      	mov	r7, r2
    AES_CMAC_Init( SeNvmCtx.AesCmacCtx );
 8048bba:	f7ff fec7 	bl	804894c <AES_CMAC_Init>

    Key_t* keyItem;
    SecureElementStatus_t retval = GetKeyByID( keyID, &keyItem );
 8048bbe:	4620      	mov	r0, r4
 8048bc0:	a901      	add	r1, sp, #4
 8048bc2:	f7ff ffdb 	bl	8048b7c <GetKeyByID>

    if( retval == SECURE_ELEMENT_SUCCESS )
 8048bc6:	4604      	mov	r4, r0
 8048bc8:	b9b0      	cbnz	r0, 8048bf8 <ComputeCmac.part.0+0x4c>
    {
        AES_CMAC_SetKey( SeNvmCtx.AesCmacCtx, keyItem->KeyValue );
 8048bca:	9901      	ldr	r1, [sp, #4]
 8048bcc:	480c      	ldr	r0, [pc, #48]	; (8048c00 <ComputeCmac.part.0+0x54>)
 8048bce:	3101      	adds	r1, #1
 8048bd0:	f7ff fecc 	bl	804896c <AES_CMAC_SetKey>

        if( micBxBuffer != NULL )
 8048bd4:	b125      	cbz	r5, 8048be0 <ComputeCmac.part.0+0x34>
        {
            AES_CMAC_Update( SeNvmCtx.AesCmacCtx, micBxBuffer, 16 );
 8048bd6:	2210      	movs	r2, #16
 8048bd8:	4629      	mov	r1, r5
 8048bda:	4809      	ldr	r0, [pc, #36]	; (8048c00 <ComputeCmac.part.0+0x54>)
 8048bdc:	f7ff fecc 	bl	8048978 <AES_CMAC_Update>
        }

        AES_CMAC_Update( SeNvmCtx.AesCmacCtx, buffer, size );
 8048be0:	463a      	mov	r2, r7
 8048be2:	4631      	mov	r1, r6
 8048be4:	4806      	ldr	r0, [pc, #24]	; (8048c00 <ComputeCmac.part.0+0x54>)
 8048be6:	f7ff fec7 	bl	8048978 <AES_CMAC_Update>

        AES_CMAC_Final( Cmac, SeNvmCtx.AesCmacCtx );
 8048bea:	4905      	ldr	r1, [pc, #20]	; (8048c00 <ComputeCmac.part.0+0x54>)
 8048bec:	a802      	add	r0, sp, #8
 8048bee:	f7ff ff1f 	bl	8048a30 <AES_CMAC_Final>

        // Bring into the required format
        *cmac = ( uint32_t )( ( uint32_t ) Cmac[3] << 24 | ( uint32_t ) Cmac[2] << 16 | ( uint32_t ) Cmac[1] << 8 | ( uint32_t ) Cmac[0] );
 8048bf2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8048bf4:	9a02      	ldr	r2, [sp, #8]
 8048bf6:	601a      	str	r2, [r3, #0]
    }

    return retval;
}
 8048bf8:	4620      	mov	r0, r4
 8048bfa:	b007      	add	sp, #28
 8048bfc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8048bfe:	bf00      	nop
 8048c00:	200026e8 	.word	0x200026e8

08048c04 <SecureElementInit>:
/*
 * API functions
 */

SecureElementStatus_t SecureElementInit( SecureElementNvmEvent seNvmCtxChanged )
{
 8048c04:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
    uint8_t itr = 0;
    uint8_t zeroKey[16] = { 0 };

    // Initialize with defaults
    SeNvmCtx.KeyList[itr++].KeyID = APP_KEY;
 8048c06:	4c34      	ldr	r4, [pc, #208]	; (8048cd8 <SecureElementInit+0xd4>)
{
 8048c08:	4606      	mov	r6, r0
    uint8_t zeroKey[16] = { 0 };
 8048c0a:	2210      	movs	r2, #16
 8048c0c:	2100      	movs	r1, #0
 8048c0e:	4668      	mov	r0, sp
 8048c10:	f008 f9ad 	bl	8050f6e <memset>
    SeNvmCtx.KeyList[itr++].KeyID = GEN_APP_KEY;
 8048c14:	2301      	movs	r3, #1
 8048c16:	f884 323d 	strb.w	r3, [r4, #573]	; 0x23d
    SeNvmCtx.KeyList[itr++].KeyID = NWK_KEY;
 8048c1a:	2302      	movs	r3, #2
 8048c1c:	f884 324e 	strb.w	r3, [r4, #590]	; 0x24e
    SeNvmCtx.KeyList[itr++].KeyID = J_S_INT_KEY;
 8048c20:	2303      	movs	r3, #3
 8048c22:	f884 325f 	strb.w	r3, [r4, #607]	; 0x25f
    SeNvmCtx.KeyList[itr++].KeyID = J_S_ENC_KEY;
 8048c26:	2304      	movs	r3, #4
 8048c28:	f884 3270 	strb.w	r3, [r4, #624]	; 0x270
    SeNvmCtx.KeyList[itr++].KeyID = F_NWK_S_INT_KEY;
 8048c2c:	2305      	movs	r3, #5
 8048c2e:	f884 3281 	strb.w	r3, [r4, #641]	; 0x281
    SeNvmCtx.KeyList[itr++].KeyID = S_NWK_S_INT_KEY;
 8048c32:	2306      	movs	r3, #6
 8048c34:	f884 3292 	strb.w	r3, [r4, #658]	; 0x292
    SeNvmCtx.KeyList[itr++].KeyID = NWK_S_ENC_KEY;
 8048c38:	2307      	movs	r3, #7
 8048c3a:	f884 32a3 	strb.w	r3, [r4, #675]	; 0x2a3
    SeNvmCtx.KeyList[itr++].KeyID = APP_S_KEY;
 8048c3e:	2308      	movs	r3, #8
 8048c40:	f884 32b4 	strb.w	r3, [r4, #692]	; 0x2b4
    SeNvmCtx.KeyList[itr++].KeyID = MC_ROOT_KEY;
 8048c44:	2309      	movs	r3, #9
 8048c46:	f884 32c5 	strb.w	r3, [r4, #709]	; 0x2c5
    SeNvmCtx.KeyList[itr++].KeyID = MC_KE_KEY;
 8048c4a:	237f      	movs	r3, #127	; 0x7f
 8048c4c:	f884 32d6 	strb.w	r3, [r4, #726]	; 0x2d6
    SeNvmCtx.KeyList[itr++].KeyID = MC_KEY_0;
 8048c50:	2380      	movs	r3, #128	; 0x80
 8048c52:	f884 32e7 	strb.w	r3, [r4, #743]	; 0x2e7
    SeNvmCtx.KeyList[itr++].KeyID = MC_APP_S_KEY_0;
 8048c56:	2381      	movs	r3, #129	; 0x81
 8048c58:	f884 32f8 	strb.w	r3, [r4, #760]	; 0x2f8
    SeNvmCtx.KeyList[itr++].KeyID = MC_NWK_S_KEY_0;
 8048c5c:	2382      	movs	r3, #130	; 0x82
 8048c5e:	f884 3309 	strb.w	r3, [r4, #777]	; 0x309
    SeNvmCtx.KeyList[itr++].KeyID = MC_KEY_1;
 8048c62:	2383      	movs	r3, #131	; 0x83
 8048c64:	f884 331a 	strb.w	r3, [r4, #794]	; 0x31a
    SeNvmCtx.KeyList[itr++].KeyID = MC_APP_S_KEY_1;
 8048c68:	2384      	movs	r3, #132	; 0x84
 8048c6a:	f884 332b 	strb.w	r3, [r4, #811]	; 0x32b
    SeNvmCtx.KeyList[itr++].KeyID = MC_NWK_S_KEY_1;
 8048c6e:	2385      	movs	r3, #133	; 0x85
 8048c70:	f884 333c 	strb.w	r3, [r4, #828]	; 0x33c
    SeNvmCtx.KeyList[itr++].KeyID = MC_KEY_2;
 8048c74:	2386      	movs	r3, #134	; 0x86
 8048c76:	f884 334d 	strb.w	r3, [r4, #845]	; 0x34d
    SeNvmCtx.KeyList[itr++].KeyID = MC_APP_S_KEY_2;
 8048c7a:	2387      	movs	r3, #135	; 0x87
 8048c7c:	f884 335e 	strb.w	r3, [r4, #862]	; 0x35e
    SeNvmCtx.KeyList[itr++].KeyID = MC_NWK_S_KEY_2;
 8048c80:	2388      	movs	r3, #136	; 0x88
 8048c82:	f884 336f 	strb.w	r3, [r4, #879]	; 0x36f
    SeNvmCtx.KeyList[itr++].KeyID = MC_KEY_3;
 8048c86:	2389      	movs	r3, #137	; 0x89
 8048c88:	f884 3380 	strb.w	r3, [r4, #896]	; 0x380
    SeNvmCtx.KeyList[itr++].KeyID = MC_APP_S_KEY_3;
 8048c8c:	238a      	movs	r3, #138	; 0x8a
 8048c8e:	f884 3391 	strb.w	r3, [r4, #913]	; 0x391
    SeNvmCtx.KeyList[itr++].KeyID = MC_NWK_S_KEY_3;
 8048c92:	238b      	movs	r3, #139	; 0x8b
    SeNvmCtx.KeyList[itr++].KeyID = APP_KEY;
 8048c94:	2500      	movs	r5, #0
    SeNvmCtx.KeyList[itr++].KeyID = MC_NWK_S_KEY_3;
 8048c96:	f884 33a2 	strb.w	r3, [r4, #930]	; 0x3a2
    SeNvmCtx.KeyList[itr].KeyID = SLOT_RAND_ZERO_KEY;

    // Set standard keys
    memcpy1( SeNvmCtx.KeyList[itr].KeyValue, zeroKey, KEY_SIZE );
 8048c9a:	2210      	movs	r2, #16
    SeNvmCtx.KeyList[itr].KeyID = SLOT_RAND_ZERO_KEY;
 8048c9c:	238c      	movs	r3, #140	; 0x8c
    memcpy1( SeNvmCtx.KeyList[itr].KeyValue, zeroKey, KEY_SIZE );
 8048c9e:	4669      	mov	r1, sp
 8048ca0:	f504 706d 	add.w	r0, r4, #948	; 0x3b4
    SeNvmCtx.KeyList[itr].KeyID = SLOT_RAND_ZERO_KEY;
 8048ca4:	f884 33b3 	strb.w	r3, [r4, #947]	; 0x3b3
    SeNvmCtx.KeyList[itr++].KeyID = APP_KEY;
 8048ca8:	f884 522c 	strb.w	r5, [r4, #556]	; 0x22c
    memcpy1( SeNvmCtx.KeyList[itr].KeyValue, zeroKey, KEY_SIZE );
 8048cac:	f005 fdb5 	bl	804e81a <memcpy1>

    memset1( SeNvmCtx.DevEui, 0, SE_EUI_SIZE );
 8048cb0:	2210      	movs	r2, #16
 8048cb2:	4629      	mov	r1, r5
 8048cb4:	4620      	mov	r0, r4
 8048cb6:	f005 fdc4 	bl	804e842 <memset1>
    memset1( SeNvmCtx.JoinEui, 0, SE_EUI_SIZE );
 8048cba:	2210      	movs	r2, #16
 8048cbc:	4629      	mov	r1, r5
 8048cbe:	18a0      	adds	r0, r4, r2
 8048cc0:	f005 fdbf 	bl	804e842 <memset1>

    // Assign callback
    if( seNvmCtxChanged != 0 )
 8048cc4:	b126      	cbz	r6, 8048cd0 <SecureElementInit+0xcc>
    {
        SeNvmCtxChanged = seNvmCtxChanged;
 8048cc6:	f8c4 63c4 	str.w	r6, [r4, #964]	; 0x3c4
    {
        SeNvmCtxChanged = DummyCB;
    }

    return SECURE_ELEMENT_SUCCESS;
}
 8048cca:	2000      	movs	r0, #0
 8048ccc:	b004      	add	sp, #16
 8048cce:	bd70      	pop	{r4, r5, r6, pc}
        SeNvmCtxChanged = DummyCB;
 8048cd0:	4b02      	ldr	r3, [pc, #8]	; (8048cdc <SecureElementInit+0xd8>)
 8048cd2:	f8c4 33c4 	str.w	r3, [r4, #964]	; 0x3c4
 8048cd6:	e7f8      	b.n	8048cca <SecureElementInit+0xc6>
 8048cd8:	200025d4 	.word	0x200025d4
 8048cdc:	08048b79 	.word	0x08048b79

08048ce0 <SecureElementRestoreNvmCtx>:

SecureElementStatus_t SecureElementRestoreNvmCtx( void* seNvmCtx )
{
 8048ce0:	b508      	push	{r3, lr}
    // Restore nvm context
    if( seNvmCtx != 0 )
 8048ce2:	4601      	mov	r1, r0
 8048ce4:	b130      	cbz	r0, 8048cf4 <SecureElementRestoreNvmCtx+0x14>
    {
        memcpy1( ( uint8_t* ) &SeNvmCtx, ( uint8_t* ) seNvmCtx, sizeof( SeNvmCtx ) );
 8048ce6:	4804      	ldr	r0, [pc, #16]	; (8048cf8 <SecureElementRestoreNvmCtx+0x18>)
 8048ce8:	f44f 7271 	mov.w	r2, #964	; 0x3c4
 8048cec:	f005 fd95 	bl	804e81a <memcpy1>
        return SECURE_ELEMENT_SUCCESS;
 8048cf0:	2000      	movs	r0, #0
    }
    else
    {
        return SECURE_ELEMENT_ERROR_NPE;
    }
}
 8048cf2:	bd08      	pop	{r3, pc}
        return SECURE_ELEMENT_ERROR_NPE;
 8048cf4:	2002      	movs	r0, #2
 8048cf6:	e7fc      	b.n	8048cf2 <SecureElementRestoreNvmCtx+0x12>
 8048cf8:	200025d4 	.word	0x200025d4

08048cfc <SecureElementGetNvmCtx>:

void* SecureElementGetNvmCtx( size_t* seNvmCtxSize )
{
    *seNvmCtxSize = sizeof( SeNvmCtx );
 8048cfc:	f44f 7371 	mov.w	r3, #964	; 0x3c4
 8048d00:	6003      	str	r3, [r0, #0]
    return &SeNvmCtx;
}
 8048d02:	4801      	ldr	r0, [pc, #4]	; (8048d08 <SecureElementGetNvmCtx+0xc>)
 8048d04:	4770      	bx	lr
 8048d06:	bf00      	nop
 8048d08:	200025d4 	.word	0x200025d4

08048d0c <SecureElementComputeAesCmac>:

    return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
}

SecureElementStatus_t SecureElementComputeAesCmac( uint8_t *micBxBuffer, uint8_t *buffer, uint16_t size, KeyIdentifier_t keyID, uint32_t* cmac )
{
 8048d0c:	b430      	push	{r4, r5}
    if( keyID >= LORAMAC_CRYPTO_MULTICAST_KEYS )
 8048d0e:	2b7e      	cmp	r3, #126	; 0x7e
{
 8048d10:	9c02      	ldr	r4, [sp, #8]
    if( keyID >= LORAMAC_CRYPTO_MULTICAST_KEYS )
 8048d12:	d804      	bhi.n	8048d1e <SecureElementComputeAesCmac+0x12>
    if( ( buffer == NULL ) || ( cmac == NULL ) )
 8048d14:	b131      	cbz	r1, 8048d24 <SecureElementComputeAesCmac+0x18>
 8048d16:	b12c      	cbz	r4, 8048d24 <SecureElementComputeAesCmac+0x18>
        //Never accept multicast key identifier for cmac computation
        return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
    }

    return ComputeCmac( micBxBuffer, buffer, size, keyID, cmac );
}
 8048d18:	bc30      	pop	{r4, r5}
 8048d1a:	f7ff bf47 	b.w	8048bac <ComputeCmac.part.0>
        return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
 8048d1e:	2003      	movs	r0, #3
}
 8048d20:	bc30      	pop	{r4, r5}
 8048d22:	4770      	bx	lr
        return SECURE_ELEMENT_ERROR_NPE;
 8048d24:	2002      	movs	r0, #2
 8048d26:	e7fb      	b.n	8048d20 <SecureElementComputeAesCmac+0x14>

08048d28 <SecureElementVerifyAesCmac>:

SecureElementStatus_t SecureElementVerifyAesCmac( uint8_t* buffer, uint16_t size, uint32_t expectedCmac, KeyIdentifier_t keyID )
{
 8048d28:	b530      	push	{r4, r5, lr}
 8048d2a:	460d      	mov	r5, r1
 8048d2c:	b085      	sub	sp, #20
 8048d2e:	4614      	mov	r4, r2
    if( buffer == NULL )
 8048d30:	4601      	mov	r1, r0
 8048d32:	b170      	cbz	r0, 8048d52 <SecureElementVerifyAesCmac+0x2a>
    {
        return SECURE_ELEMENT_ERROR_NPE;
    }

    SecureElementStatus_t retval = SECURE_ELEMENT_ERROR;
    uint32_t compCmac = 0;
 8048d34:	aa04      	add	r2, sp, #16
 8048d36:	2000      	movs	r0, #0
 8048d38:	f842 0d04 	str.w	r0, [r2, #-4]!
 8048d3c:	9200      	str	r2, [sp, #0]
 8048d3e:	462a      	mov	r2, r5
 8048d40:	f7ff ff34 	bl	8048bac <ComputeCmac.part.0>
    retval = ComputeCmac( NULL, buffer, size, keyID, &compCmac );
    if( retval != SECURE_ELEMENT_SUCCESS )
 8048d44:	b918      	cbnz	r0, 8048d4e <SecureElementVerifyAesCmac+0x26>
        return SECURE_ELEMENT_ERROR_NPE;
 8048d46:	9803      	ldr	r0, [sp, #12]
 8048d48:	1b00      	subs	r0, r0, r4
 8048d4a:	bf18      	it	ne
 8048d4c:	2001      	movne	r0, #1
    {
        retval = SECURE_ELEMENT_FAIL_CMAC;
    }

    return retval;
}
 8048d4e:	b005      	add	sp, #20
 8048d50:	bd30      	pop	{r4, r5, pc}
        return SECURE_ELEMENT_ERROR_NPE;
 8048d52:	2002      	movs	r0, #2
 8048d54:	e7fb      	b.n	8048d4e <SecureElementVerifyAesCmac+0x26>
	...

08048d58 <SecureElementAesEncrypt>:

SecureElementStatus_t SecureElementAesEncrypt( uint8_t* buffer, uint16_t size, KeyIdentifier_t keyID, uint8_t* encBuffer )
{
 8048d58:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8048d5c:	460e      	mov	r6, r1
 8048d5e:	4614      	mov	r4, r2
 8048d60:	4698      	mov	r8, r3
    if( buffer == NULL || encBuffer == NULL )
 8048d62:	4607      	mov	r7, r0
 8048d64:	b330      	cbz	r0, 8048db4 <SecureElementAesEncrypt+0x5c>
 8048d66:	b32b      	cbz	r3, 8048db4 <SecureElementAesEncrypt+0x5c>
    {
        return SECURE_ELEMENT_ERROR_NPE;
    }

    // Check if the size is divisible by 16,
    if( ( size % 16 ) != 0 )
 8048d68:	f011 010f 	ands.w	r1, r1, #15
 8048d6c:	d124      	bne.n	8048db8 <SecureElementAesEncrypt+0x60>
    {
        return SECURE_ELEMENT_ERROR_BUF_SIZE;
    }

    memset1( SeNvmCtx.AesContext.ksch, '\0', 240 );
 8048d6e:	22f0      	movs	r2, #240	; 0xf0
 8048d70:	4812      	ldr	r0, [pc, #72]	; (8048dbc <SecureElementAesEncrypt+0x64>)
 8048d72:	f005 fd66 	bl	804e842 <memset1>

    Key_t* pItem;
    SecureElementStatus_t retval = GetKeyByID( keyID, &pItem );
 8048d76:	a901      	add	r1, sp, #4
 8048d78:	4620      	mov	r0, r4
 8048d7a:	f7ff feff 	bl	8048b7c <GetKeyByID>

    if( retval == SECURE_ELEMENT_SUCCESS )
 8048d7e:	4605      	mov	r5, r0
 8048d80:	b958      	cbnz	r0, 8048d9a <SecureElementAesEncrypt+0x42>
    {
        aes_set_key( pItem->KeyValue, 16, &SeNvmCtx.AesContext );
 8048d82:	9801      	ldr	r0, [sp, #4]
 8048d84:	4a0d      	ldr	r2, [pc, #52]	; (8048dbc <SecureElementAesEncrypt+0x64>)

        uint8_t block = 0;

        while( size != 0 )
        {
            aes_encrypt( &buffer[block], &encBuffer[block], &SeNvmCtx.AesContext );
 8048d86:	f8df 9034 	ldr.w	r9, [pc, #52]	; 8048dbc <SecureElementAesEncrypt+0x64>
        aes_set_key( pItem->KeyValue, 16, &SeNvmCtx.AesContext );
 8048d8a:	2110      	movs	r1, #16
 8048d8c:	3001      	adds	r0, #1
 8048d8e:	f7ff fbeb 	bl	8048568 <aes_set_key>
 8048d92:	4634      	mov	r4, r6
 8048d94:	1b30      	subs	r0, r6, r4
 8048d96:	b2c0      	uxtb	r0, r0
        while( size != 0 )
 8048d98:	b91c      	cbnz	r4, 8048da2 <SecureElementAesEncrypt+0x4a>
            block = block + 16;
            size = size - 16;
        }
    }
    return retval;
}
 8048d9a:	4628      	mov	r0, r5
 8048d9c:	b003      	add	sp, #12
 8048d9e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
            aes_encrypt( &buffer[block], &encBuffer[block], &SeNvmCtx.AesContext );
 8048da2:	eb08 0100 	add.w	r1, r8, r0
 8048da6:	464a      	mov	r2, r9
 8048da8:	4438      	add	r0, r7
            size = size - 16;
 8048daa:	3c10      	subs	r4, #16
            aes_encrypt( &buffer[block], &encBuffer[block], &SeNvmCtx.AesContext );
 8048dac:	f7ff fc58 	bl	8048660 <aes_encrypt>
            size = size - 16;
 8048db0:	b2a4      	uxth	r4, r4
 8048db2:	e7ef      	b.n	8048d94 <SecureElementAesEncrypt+0x3c>
        return SECURE_ELEMENT_ERROR_NPE;
 8048db4:	2502      	movs	r5, #2
 8048db6:	e7f0      	b.n	8048d9a <SecureElementAesEncrypt+0x42>
        return SECURE_ELEMENT_ERROR_BUF_SIZE;
 8048db8:	2505      	movs	r5, #5
 8048dba:	e7ee      	b.n	8048d9a <SecureElementAesEncrypt+0x42>
 8048dbc:	200025f4 	.word	0x200025f4

08048dc0 <SecureElementSetKey.part.2>:
SecureElementStatus_t SecureElementSetKey( KeyIdentifier_t keyID, uint8_t* key )
 8048dc0:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 8048dc2:	460e      	mov	r6, r1
        if( SeNvmCtx.KeyList[i].KeyID == keyID )
 8048dc4:	491f      	ldr	r1, [pc, #124]	; (8048e44 <SecureElementSetKey.part.2+0x84>)
SecureElementStatus_t SecureElementSetKey( KeyIdentifier_t keyID, uint8_t* key )
 8048dc6:	2300      	movs	r3, #0
 8048dc8:	460d      	mov	r5, r1
        if( SeNvmCtx.KeyList[i].KeyID == keyID )
 8048dca:	011c      	lsls	r4, r3, #4
 8048dcc:	18e2      	adds	r2, r4, r3
 8048dce:	440a      	add	r2, r1
 8048dd0:	f892 222c 	ldrb.w	r2, [r2, #556]	; 0x22c
 8048dd4:	4282      	cmp	r2, r0
 8048dd6:	d12f      	bne.n	8048e38 <SecureElementSetKey.part.2+0x78>
            if( ( keyID == MC_KEY_0 ) || ( keyID == MC_KEY_1 ) || ( keyID == MC_KEY_2 ) || ( keyID == MC_KEY_3 ) )
 8048dd8:	f080 0080 	eor.w	r0, r0, #128	; 0x80
 8048ddc:	2809      	cmp	r0, #9
 8048dde:	bf9e      	ittt	ls
 8048de0:	f240 2149 	movwls	r1, #585	; 0x249
 8048de4:	40c1      	lsrls	r1, r0
 8048de6:	43c9      	mvnls	r1, r1
 8048de8:	441c      	add	r4, r3
 8048dea:	f204 242d 	addw	r4, r4, #557	; 0x22d
 8048dee:	bf94      	ite	ls
 8048df0:	f001 0101 	andls.w	r1, r1, #1
 8048df4:	2101      	movhi	r1, #1
 8048df6:	442c      	add	r4, r5
                uint8_t decryptedKey[16] = { 0 };
 8048df8:	2210      	movs	r2, #16
            if( ( keyID == MC_KEY_0 ) || ( keyID == MC_KEY_1 ) || ( keyID == MC_KEY_2 ) || ( keyID == MC_KEY_3 ) )
 8048dfa:	b9a1      	cbnz	r1, 8048e26 <SecureElementSetKey.part.2+0x66>
                uint8_t decryptedKey[16] = { 0 };
 8048dfc:	4668      	mov	r0, sp
 8048dfe:	f008 f8b6 	bl	8050f6e <memset>
                retval = SecureElementAesEncrypt( key, 16, MC_KE_KEY, decryptedKey );
 8048e02:	466b      	mov	r3, sp
 8048e04:	227f      	movs	r2, #127	; 0x7f
 8048e06:	2110      	movs	r1, #16
 8048e08:	4630      	mov	r0, r6
 8048e0a:	f7ff ffa5 	bl	8048d58 <SecureElementAesEncrypt>
                memcpy1( SeNvmCtx.KeyList[i].KeyValue, decryptedKey, KEY_SIZE );
 8048e0e:	2210      	movs	r2, #16
                retval = SecureElementAesEncrypt( key, 16, MC_KE_KEY, decryptedKey );
 8048e10:	4606      	mov	r6, r0
                memcpy1( SeNvmCtx.KeyList[i].KeyValue, decryptedKey, KEY_SIZE );
 8048e12:	4669      	mov	r1, sp
 8048e14:	4620      	mov	r0, r4
 8048e16:	f005 fd00 	bl	804e81a <memcpy1>
                SeNvmCtxChanged( );
 8048e1a:	f8d5 33c4 	ldr.w	r3, [r5, #964]	; 0x3c4
 8048e1e:	4798      	blx	r3
}
 8048e20:	4630      	mov	r0, r6
 8048e22:	b004      	add	sp, #16
 8048e24:	bd70      	pop	{r4, r5, r6, pc}
                memcpy1( SeNvmCtx.KeyList[i].KeyValue, key, KEY_SIZE );
 8048e26:	4631      	mov	r1, r6
 8048e28:	4620      	mov	r0, r4
 8048e2a:	f005 fcf6 	bl	804e81a <memcpy1>
                SeNvmCtxChanged( );
 8048e2e:	f8d5 33c4 	ldr.w	r3, [r5, #964]	; 0x3c4
 8048e32:	4798      	blx	r3
                return SECURE_ELEMENT_SUCCESS;
 8048e34:	2600      	movs	r6, #0
 8048e36:	e7f3      	b.n	8048e20 <SecureElementSetKey.part.2+0x60>
 8048e38:	3301      	adds	r3, #1
    for( uint8_t i = 0; i < NUM_OF_KEYS; i++ )
 8048e3a:	2b18      	cmp	r3, #24
 8048e3c:	d1c5      	bne.n	8048dca <SecureElementSetKey.part.2+0xa>
    return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
 8048e3e:	2603      	movs	r6, #3
 8048e40:	e7ee      	b.n	8048e20 <SecureElementSetKey.part.2+0x60>
 8048e42:	bf00      	nop
 8048e44:	200025d4 	.word	0x200025d4

08048e48 <SecureElementSetKey>:
    if( key == NULL )
 8048e48:	b109      	cbz	r1, 8048e4e <SecureElementSetKey+0x6>
 8048e4a:	f7ff bfb9 	b.w	8048dc0 <SecureElementSetKey.part.2>
}
 8048e4e:	2002      	movs	r0, #2
 8048e50:	4770      	bx	lr

08048e52 <SecureElementDeriveAndStoreKey>:

SecureElementStatus_t SecureElementDeriveAndStoreKey( Version_t version, uint8_t* input, KeyIdentifier_t rootKeyID, KeyIdentifier_t targetKeyID )
{
 8048e52:	b5f0      	push	{r4, r5, r6, r7, lr}
 8048e54:	4607      	mov	r7, r0
 8048e56:	b085      	sub	sp, #20
 8048e58:	4614      	mov	r4, r2
 8048e5a:	461d      	mov	r5, r3
    if( input == NULL )
 8048e5c:	460e      	mov	r6, r1
 8048e5e:	b1d9      	cbz	r1, 8048e98 <SecureElementDeriveAndStoreKey+0x46>
    {
        return SECURE_ELEMENT_ERROR_NPE;
    }

    SecureElementStatus_t retval = SECURE_ELEMENT_ERROR;
    uint8_t key[16] = { 0 };
 8048e60:	2210      	movs	r2, #16
 8048e62:	2100      	movs	r1, #0
 8048e64:	4668      	mov	r0, sp
 8048e66:	f008 f882 	bl	8050f6e <memset>

    // In case of MC_KE_KEY, prevent other keys than NwkKey or AppKey for LoRaWAN 1.1 or later
    if( targetKeyID == MC_KE_KEY )
 8048e6a:	2d7f      	cmp	r5, #127	; 0x7f
 8048e6c:	d107      	bne.n	8048e7e <SecureElementDeriveAndStoreKey+0x2c>
    {
        if( ( ( rootKeyID == APP_KEY ) && ( version.Fields.Minor == 0 ) ) || ( rootKeyID == NWK_KEY ) )
 8048e6e:	b924      	cbnz	r4, 8048e7a <SecureElementDeriveAndStoreKey+0x28>
 8048e70:	f417 0f7f 	tst.w	r7, #16711680	; 0xff0000
 8048e74:	d103      	bne.n	8048e7e <SecureElementDeriveAndStoreKey+0x2c>
        {
            return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
 8048e76:	2003      	movs	r0, #3
 8048e78:	e00c      	b.n	8048e94 <SecureElementDeriveAndStoreKey+0x42>
        if( ( ( rootKeyID == APP_KEY ) && ( version.Fields.Minor == 0 ) ) || ( rootKeyID == NWK_KEY ) )
 8048e7a:	2c02      	cmp	r4, #2
 8048e7c:	d0fb      	beq.n	8048e76 <SecureElementDeriveAndStoreKey+0x24>
        }
    }

    // Derive key
    retval = SecureElementAesEncrypt( input, 16, rootKeyID, key );
 8048e7e:	466b      	mov	r3, sp
 8048e80:	4622      	mov	r2, r4
 8048e82:	2110      	movs	r1, #16
 8048e84:	4630      	mov	r0, r6
 8048e86:	f7ff ff67 	bl	8048d58 <SecureElementAesEncrypt>
    if( retval != SECURE_ELEMENT_SUCCESS )
 8048e8a:	b918      	cbnz	r0, 8048e94 <SecureElementDeriveAndStoreKey+0x42>
 8048e8c:	4669      	mov	r1, sp
 8048e8e:	4628      	mov	r0, r5
 8048e90:	f7ff ff96 	bl	8048dc0 <SecureElementSetKey.part.2>
    {
        return retval;
    }

    return SECURE_ELEMENT_SUCCESS;
}
 8048e94:	b005      	add	sp, #20
 8048e96:	bdf0      	pop	{r4, r5, r6, r7, pc}
        return SECURE_ELEMENT_ERROR_NPE;
 8048e98:	2002      	movs	r0, #2
 8048e9a:	e7fb      	b.n	8048e94 <SecureElementDeriveAndStoreKey+0x42>

08048e9c <SecureElementRandomNumber>:

SecureElementStatus_t SecureElementRandomNumber( uint32_t* randomNum )
{
 8048e9c:	b510      	push	{r4, lr}
    if( randomNum == NULL )
 8048e9e:	4604      	mov	r4, r0
 8048ea0:	b128      	cbz	r0, 8048eae <SecureElementRandomNumber+0x12>
    {
        return SECURE_ELEMENT_ERROR_NPE;
    }
    *randomNum = Radio.Random( );
 8048ea2:	4b04      	ldr	r3, [pc, #16]	; (8048eb4 <SecureElementRandomNumber+0x18>)
 8048ea4:	69db      	ldr	r3, [r3, #28]
 8048ea6:	4798      	blx	r3
 8048ea8:	6020      	str	r0, [r4, #0]
    return SECURE_ELEMENT_SUCCESS;
 8048eaa:	2000      	movs	r0, #0
}
 8048eac:	bd10      	pop	{r4, pc}
        return SECURE_ELEMENT_ERROR_NPE;
 8048eae:	2002      	movs	r0, #2
 8048eb0:	e7fc      	b.n	8048eac <SecureElementRandomNumber+0x10>
 8048eb2:	bf00      	nop
 8048eb4:	080528d8 	.word	0x080528d8

08048eb8 <SecureElementSetDevEui>:

SecureElementStatus_t SecureElementSetDevEui( uint8_t* devEui )
{
 8048eb8:	b510      	push	{r4, lr}
    if( devEui == NULL )
 8048eba:	4601      	mov	r1, r0
 8048ebc:	b148      	cbz	r0, 8048ed2 <SecureElementSetDevEui+0x1a>
    {
        return SECURE_ELEMENT_ERROR_NPE;
    }
    memcpy1( SeNvmCtx.DevEui, devEui, SE_EUI_SIZE );
 8048ebe:	4c06      	ldr	r4, [pc, #24]	; (8048ed8 <SecureElementSetDevEui+0x20>)
 8048ec0:	2210      	movs	r2, #16
 8048ec2:	4620      	mov	r0, r4
 8048ec4:	f005 fca9 	bl	804e81a <memcpy1>
    SeNvmCtxChanged( );
 8048ec8:	f8d4 33c4 	ldr.w	r3, [r4, #964]	; 0x3c4
 8048ecc:	4798      	blx	r3
    return SECURE_ELEMENT_SUCCESS;
 8048ece:	2000      	movs	r0, #0
}
 8048ed0:	bd10      	pop	{r4, pc}
        return SECURE_ELEMENT_ERROR_NPE;
 8048ed2:	2002      	movs	r0, #2
 8048ed4:	e7fc      	b.n	8048ed0 <SecureElementSetDevEui+0x18>
 8048ed6:	bf00      	nop
 8048ed8:	200025d4 	.word	0x200025d4

08048edc <SecureElementGetDevEui>:

uint8_t* SecureElementGetDevEui( void )
{
    return SeNvmCtx.DevEui;
}
 8048edc:	4800      	ldr	r0, [pc, #0]	; (8048ee0 <SecureElementGetDevEui+0x4>)
 8048ede:	4770      	bx	lr
 8048ee0:	200025d4 	.word	0x200025d4

08048ee4 <SecureElementSetJoinEui>:

SecureElementStatus_t SecureElementSetJoinEui( uint8_t* joinEui )
{
 8048ee4:	b510      	push	{r4, lr}
    if( joinEui == NULL )
 8048ee6:	4601      	mov	r1, r0
 8048ee8:	b148      	cbz	r0, 8048efe <SecureElementSetJoinEui+0x1a>
    {
        return SECURE_ELEMENT_ERROR_NPE;
    }
    memcpy1( SeNvmCtx.JoinEui, joinEui, SE_EUI_SIZE );
 8048eea:	4c06      	ldr	r4, [pc, #24]	; (8048f04 <SecureElementSetJoinEui+0x20>)
 8048eec:	2210      	movs	r2, #16
 8048eee:	18a0      	adds	r0, r4, r2
 8048ef0:	f005 fc93 	bl	804e81a <memcpy1>
    SeNvmCtxChanged( );
 8048ef4:	f8d4 33c4 	ldr.w	r3, [r4, #964]	; 0x3c4
 8048ef8:	4798      	blx	r3
    return SECURE_ELEMENT_SUCCESS;
 8048efa:	2000      	movs	r0, #0
}
 8048efc:	bd10      	pop	{r4, pc}
        return SECURE_ELEMENT_ERROR_NPE;
 8048efe:	2002      	movs	r0, #2
 8048f00:	e7fc      	b.n	8048efc <SecureElementSetJoinEui+0x18>
 8048f02:	bf00      	nop
 8048f04:	200025d4 	.word	0x200025d4

08048f08 <SecureElementGetJoinEui>:

uint8_t* SecureElementGetJoinEui( void )
{
    return SeNvmCtx.JoinEui;
}
 8048f08:	4800      	ldr	r0, [pc, #0]	; (8048f0c <SecureElementGetJoinEui+0x4>)
 8048f0a:	4770      	bx	lr
 8048f0c:	200025e4 	.word	0x200025e4

08048f10 <OnRadioRxError>:
#endif
}

static void OnRadioRxError( void )
{
    LoRaMacRadioEvents.Events.RxError = 1;
 8048f10:	4b05      	ldr	r3, [pc, #20]	; (8048f28 <OnRadioRxError+0x18>)
 8048f12:	781a      	ldrb	r2, [r3, #0]
 8048f14:	f042 0202 	orr.w	r2, r2, #2
 8048f18:	701a      	strb	r2, [r3, #0]

    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->MacProcessNotify != NULL ) )
 8048f1a:	f8d3 334c 	ldr.w	r3, [r3, #844]	; 0x34c
 8048f1e:	b113      	cbz	r3, 8048f26 <OnRadioRxError+0x16>
 8048f20:	68db      	ldr	r3, [r3, #12]
 8048f22:	b103      	cbz	r3, 8048f26 <OnRadioRxError+0x16>
    {
        MacCtx.MacCallbacks->MacProcessNotify( );
 8048f24:	4718      	bx	r3
    }
}
 8048f26:	4770      	bx	lr
 8048f28:	2000299c 	.word	0x2000299c

08048f2c <UpdateRxSlotIdleState>:
#endif
}

static void UpdateRxSlotIdleState( void )
{
    if( MacCtx.NvmCtx->DeviceClass != CLASS_C )
 8048f2c:	4b05      	ldr	r3, [pc, #20]	; (8048f44 <UpdateRxSlotIdleState+0x18>)
 8048f2e:	f8d3 2488 	ldr.w	r2, [r3, #1160]	; 0x488
 8048f32:	f892 20f0 	ldrb.w	r2, [r2, #240]	; 0xf0
 8048f36:	2a02      	cmp	r2, #2
    {
        MacCtx.RxSlot = RX_SLOT_NONE;
 8048f38:	bf18      	it	ne
 8048f3a:	2206      	movne	r2, #6
    }
    else
    {
        MacCtx.RxSlot = RX_SLOT_WIN_CLASS_C;
 8048f3c:	f883 2484 	strb.w	r2, [r3, #1156]	; 0x484
    }
}
 8048f40:	4770      	bx	lr
 8048f42:	bf00      	nop
 8048f44:	2000299c 	.word	0x2000299c

08048f48 <StopRetransmission>:
    return false;
}

static bool StopRetransmission( void )
{
    if( ( MacCtx.MacFlags.Bits.McpsInd == 0 ) ||
 8048f48:	4b10      	ldr	r3, [pc, #64]	; (8048f8c <StopRetransmission+0x44>)
 8048f4a:	f893 2485 	ldrb.w	r2, [r3, #1157]	; 0x485
 8048f4e:	0792      	lsls	r2, r2, #30
 8048f50:	d503      	bpl.n	8048f5a <StopRetransmission+0x12>
 8048f52:	f893 2431 	ldrb.w	r2, [r3, #1073]	; 0x431
 8048f56:	2a01      	cmp	r2, #1
 8048f58:	d909      	bls.n	8048f6e <StopRetransmission+0x26>
        ( ( MacCtx.McpsIndication.RxSlot != RX_SLOT_WIN_1 ) &&
          ( MacCtx.McpsIndication.RxSlot != RX_SLOT_WIN_2 ) ) )
    {   // Maximum repetitions without downlink. Increase ADR Ack counter.
        // Only process the case when the MAC did not receive a downlink.
        if( MacCtx.NvmCtx->AdrCtrlOn == true )
 8048f5a:	f8d3 2488 	ldr.w	r2, [r3, #1160]	; 0x488
 8048f5e:	f892 10f2 	ldrb.w	r1, [r2, #242]	; 0xf2
 8048f62:	b121      	cbz	r1, 8048f6e <StopRetransmission+0x26>
        {
            MacCtx.NvmCtx->AdrAckCounter++;
 8048f64:	f8d2 10f4 	ldr.w	r1, [r2, #244]	; 0xf4
 8048f68:	3101      	adds	r1, #1
 8048f6a:	f8c2 10f4 	str.w	r1, [r2, #244]	; 0xf4
        }
    }

    MacCtx.ChannelsNbTransCounter = 0;
 8048f6e:	2200      	movs	r2, #0
 8048f70:	f883 2414 	strb.w	r2, [r3, #1044]	; 0x414
    MacCtx.NodeAckRequested = false;
 8048f74:	f883 2418 	strb.w	r2, [r3, #1048]	; 0x418
    MacCtx.AckTimeoutRetry = false;
 8048f78:	f883 2417 	strb.w	r2, [r3, #1047]	; 0x417
    MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 8048f7c:	f8d3 2344 	ldr.w	r2, [r3, #836]	; 0x344
 8048f80:	f022 0202 	bic.w	r2, r2, #2
 8048f84:	f8c3 2344 	str.w	r2, [r3, #836]	; 0x344

    return true;
}
 8048f88:	2001      	movs	r0, #1
 8048f8a:	4770      	bx	lr
 8048f8c:	2000299c 	.word	0x2000299c

08048f90 <CallNvmCtxCallback>:
    MacCtx.McpsConfirm.NbRetries = MacCtx.AckTimeoutRetriesCounter;
}

static void CallNvmCtxCallback( LoRaMacNvmCtxModule_t module )
{
    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->NvmContextChange != NULL ) )
 8048f90:	4b03      	ldr	r3, [pc, #12]	; (8048fa0 <CallNvmCtxCallback+0x10>)
 8048f92:	f8d3 334c 	ldr.w	r3, [r3, #844]	; 0x34c
 8048f96:	b113      	cbz	r3, 8048f9e <CallNvmCtxCallback+0xe>
 8048f98:	689b      	ldr	r3, [r3, #8]
 8048f9a:	b103      	cbz	r3, 8048f9e <CallNvmCtxCallback+0xe>
    {
        MacCtx.MacCallbacks->NvmContextChange( module );
 8048f9c:	4718      	bx	r3
    }
}
 8048f9e:	4770      	bx	lr
 8048fa0:	2000299c 	.word	0x2000299c

08048fa4 <EventMacNvmCtxChanged>:

static void EventMacNvmCtxChanged( void )
{
    CallNvmCtxCallback( LORAMAC_NVMCTXMODULE_MAC );
 8048fa4:	2000      	movs	r0, #0
 8048fa6:	f7ff bff3 	b.w	8048f90 <CallNvmCtxCallback>

08048faa <EventRegionNvmCtxChanged>:
}

static void EventRegionNvmCtxChanged( void )
{
    CallNvmCtxCallback( LORAMAC_NVMCTXMODULE_REGION );
 8048faa:	2001      	movs	r0, #1
 8048fac:	f7ff bff0 	b.w	8048f90 <CallNvmCtxCallback>

08048fb0 <EventCryptoNvmCtxChanged>:
}

static void EventCryptoNvmCtxChanged( void )
{
    CallNvmCtxCallback( LORAMAC_NVMCTXMODULE_CRYPTO );
 8048fb0:	2002      	movs	r0, #2
 8048fb2:	f7ff bfed 	b.w	8048f90 <CallNvmCtxCallback>

08048fb6 <EventSecureElementNvmCtxChanged>:
}

static void EventSecureElementNvmCtxChanged( void )
{
    CallNvmCtxCallback( LORAMAC_NVMCTXMODULE_SECURE_ELEMENT );
 8048fb6:	2003      	movs	r0, #3
 8048fb8:	f7ff bfea 	b.w	8048f90 <CallNvmCtxCallback>

08048fbc <EventCommandsNvmCtxChanged>:
}

static void EventCommandsNvmCtxChanged( void )
{
    CallNvmCtxCallback( LORAMAC_NVMCTXMODULE_COMMANDS );
 8048fbc:	2004      	movs	r0, #4
 8048fbe:	f7ff bfe7 	b.w	8048f90 <CallNvmCtxCallback>

08048fc2 <EventClassBNvmCtxChanged>:
}

static void EventClassBNvmCtxChanged( void )
{
    CallNvmCtxCallback( LORAMAC_NVMCTXMODULE_CLASS_B );
 8048fc2:	2005      	movs	r0, #5
 8048fc4:	f7ff bfe4 	b.w	8048f90 <CallNvmCtxCallback>

08048fc8 <EventConfirmQueueNvmCtxChanged>:
}

static void EventConfirmQueueNvmCtxChanged( void )
{
    CallNvmCtxCallback( LORAMAC_NVMCTXMODULE_CONFIRM_QUEUE );
 8048fc8:	2006      	movs	r0, #6
 8048fca:	f7ff bfe1 	b.w	8048f90 <CallNvmCtxCallback>
	...

08048fd0 <GetMaxAppPayloadWithoutFOptsLength>:
{
 8048fd0:	b507      	push	{r0, r1, r2, lr}
    getPhy.UplinkDwellTime = MacCtx.NvmCtx->MacParams.UplinkDwellTime;
 8048fd2:	4b0d      	ldr	r3, [pc, #52]	; (8049008 <GetMaxAppPayloadWithoutFOptsLength+0x38>)
    getPhy.Datarate = datarate;
 8048fd4:	f88d 0001 	strb.w	r0, [sp, #1]
    getPhy.UplinkDwellTime = MacCtx.NvmCtx->MacParams.UplinkDwellTime;
 8048fd8:	f8d3 3488 	ldr.w	r3, [r3, #1160]	; 0x488
 8048fdc:	f893 212c 	ldrb.w	r2, [r3, #300]	; 0x12c
 8048fe0:	f88d 2002 	strb.w	r2, [sp, #2]
    getPhy.Attribute = PHY_MAX_PAYLOAD;
 8048fe4:	220d      	movs	r2, #13
 8048fe6:	f88d 2000 	strb.w	r2, [sp]
    if( MacCtx.NvmCtx->RepeaterSupport == true )
 8048fea:	f893 213f 	ldrb.w	r2, [r3, #319]	; 0x13f
 8048fee:	b112      	cbz	r2, 8048ff6 <GetMaxAppPayloadWithoutFOptsLength+0x26>
        getPhy.Attribute = PHY_MAX_PAYLOAD_REPEATER;
 8048ff0:	220e      	movs	r2, #14
 8048ff2:	f88d 2000 	strb.w	r2, [sp]
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 8048ff6:	4669      	mov	r1, sp
 8048ff8:	7818      	ldrb	r0, [r3, #0]
 8048ffa:	f003 fd26 	bl	804ca4a <RegionGetPhyParam>
}
 8048ffe:	b2c0      	uxtb	r0, r0
 8049000:	b003      	add	sp, #12
 8049002:	f85d fb04 	ldr.w	pc, [sp], #4
 8049006:	bf00      	nop
 8049008:	2000299c 	.word	0x2000299c

0804900c <OnAckTimeoutTimerEvent>:
{
 804900c:	b510      	push	{r4, lr}
    TimerStop( &MacCtx.AckTimeoutTimer );
 804900e:	4c10      	ldr	r4, [pc, #64]	; (8049050 <OnAckTimeoutTimerEvent+0x44>)
 8049010:	f504 707f 	add.w	r0, r4, #1020	; 0x3fc
 8049014:	f005 fb12 	bl	804e63c <TimerStop>
    if( MacCtx.NodeAckRequested == true )
 8049018:	f894 2418 	ldrb.w	r2, [r4, #1048]	; 0x418
 804901c:	4623      	mov	r3, r4
 804901e:	b112      	cbz	r2, 8049026 <OnAckTimeoutTimerEvent+0x1a>
        MacCtx.AckTimeoutRetry = true;
 8049020:	2201      	movs	r2, #1
 8049022:	f884 2417 	strb.w	r2, [r4, #1047]	; 0x417
    if( MacCtx.NvmCtx->DeviceClass == CLASS_C )
 8049026:	f8d3 2488 	ldr.w	r2, [r3, #1160]	; 0x488
 804902a:	f892 20f0 	ldrb.w	r2, [r2, #240]	; 0xf0
 804902e:	2a02      	cmp	r2, #2
        MacCtx.MacFlags.Bits.MacDone = 1;
 8049030:	bf02      	ittt	eq
 8049032:	f893 2485 	ldrbeq.w	r2, [r3, #1157]	; 0x485
 8049036:	f042 0220 	orreq.w	r2, r2, #32
 804903a:	f883 2485 	strbeq.w	r2, [r3, #1157]	; 0x485
    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->MacProcessNotify != NULL ) )
 804903e:	f8d3 334c 	ldr.w	r3, [r3, #844]	; 0x34c
 8049042:	b123      	cbz	r3, 804904e <OnAckTimeoutTimerEvent+0x42>
 8049044:	68db      	ldr	r3, [r3, #12]
 8049046:	b113      	cbz	r3, 804904e <OnAckTimeoutTimerEvent+0x42>
}
 8049048:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
        MacCtx.MacCallbacks->MacProcessNotify( );
 804904c:	4718      	bx	r3
}
 804904e:	bd10      	pop	{r4, pc}
 8049050:	2000299c 	.word	0x2000299c

08049054 <PrepareRxDoneAbort>:
{
 8049054:	b510      	push	{r4, lr}
    MacCtx.MacState |= LORAMAC_RX_ABORT;
 8049056:	4c0d      	ldr	r4, [pc, #52]	; (804908c <PrepareRxDoneAbort+0x38>)
	PRINTF("AbortRX\r\n");
 8049058:	480d      	ldr	r0, [pc, #52]	; (8049090 <PrepareRxDoneAbort+0x3c>)
 804905a:	f005 fb79 	bl	804e750 <TraceSend>
    MacCtx.MacState |= LORAMAC_RX_ABORT;
 804905e:	f8d4 2344 	ldr.w	r2, [r4, #836]	; 0x344
 8049062:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8049066:	f8c4 2344 	str.w	r2, [r4, #836]	; 0x344
    if( MacCtx.NodeAckRequested == true )
 804906a:	f894 2418 	ldrb.w	r2, [r4, #1048]	; 0x418
 804906e:	b112      	cbz	r2, 8049076 <PrepareRxDoneAbort+0x22>
        OnAckTimeoutTimerEvent( NULL );
 8049070:	2000      	movs	r0, #0
 8049072:	f7ff ffcb 	bl	804900c <OnAckTimeoutTimerEvent>
    MacCtx.MacFlags.Bits.McpsInd = 1;
 8049076:	f894 3485 	ldrb.w	r3, [r4, #1157]	; 0x485
    MacCtx.MacFlags.Bits.MacDone = 1;
 804907a:	f043 0322 	orr.w	r3, r3, #34	; 0x22
 804907e:	f884 3485 	strb.w	r3, [r4, #1157]	; 0x485
}
 8049082:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    UpdateRxSlotIdleState( );
 8049086:	f7ff bf51 	b.w	8048f2c <UpdateRxSlotIdleState>
 804908a:	bf00      	nop
 804908c:	2000299c 	.word	0x2000299c
 8049090:	08052ef0 	.word	0x08052ef0

08049094 <HandleRadioRxErrorTimeout>:
{
 8049094:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    if( MacCtx.NvmCtx->DeviceClass != CLASS_C )
 8049098:	4c2a      	ldr	r4, [pc, #168]	; (8049144 <HandleRadioRxErrorTimeout+0xb0>)
 804909a:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
 804909e:	f893 30f0 	ldrb.w	r3, [r3, #240]	; 0xf0
 80490a2:	2b02      	cmp	r3, #2
{
 80490a4:	4607      	mov	r7, r0
 80490a6:	460e      	mov	r6, r1
    if( MacCtx.NvmCtx->DeviceClass != CLASS_C )
 80490a8:	d002      	beq.n	80490b0 <HandleRadioRxErrorTimeout+0x1c>
        Radio.Sleep( );
 80490aa:	4b27      	ldr	r3, [pc, #156]	; (8049148 <HandleRadioRxErrorTimeout+0xb4>)
 80490ac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80490ae:	4798      	blx	r3
    if( LoRaMacClassBIsBeaconExpected( ) == true )
 80490b0:	f002 fd3e 	bl	804bb30 <LoRaMacClassBIsBeaconExpected>
 80490b4:	4605      	mov	r5, r0
 80490b6:	b128      	cbz	r0, 80490c4 <HandleRadioRxErrorTimeout+0x30>
        LoRaMacClassBSetBeaconState( BEACON_STATE_TIMEOUT );
 80490b8:	2002      	movs	r0, #2
 80490ba:	f002 fd2f 	bl	804bb1c <LoRaMacClassBSetBeaconState>
        LoRaMacClassBBeaconTimerEvent( NULL );
 80490be:	2000      	movs	r0, #0
 80490c0:	f002 fd31 	bl	804bb26 <LoRaMacClassBBeaconTimerEvent>
    if( MacCtx.NvmCtx->DeviceClass == CLASS_B )
 80490c4:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
 80490c8:	f893 30f0 	ldrb.w	r3, [r3, #240]	; 0xf0
 80490cc:	2b01      	cmp	r3, #1
 80490ce:	d117      	bne.n	8049100 <HandleRadioRxErrorTimeout+0x6c>
        if( LoRaMacClassBIsPingExpected( ) == true )
 80490d0:	f002 fd30 	bl	804bb34 <LoRaMacClassBIsPingExpected>
 80490d4:	4680      	mov	r8, r0
 80490d6:	b130      	cbz	r0, 80490e6 <HandleRadioRxErrorTimeout+0x52>
            LoRaMacClassBSetPingSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 80490d8:	2000      	movs	r0, #0
 80490da:	f002 fd20 	bl	804bb1e <LoRaMacClassBSetPingSlotState>
            LoRaMacClassBPingSlotTimerEvent( NULL );
 80490de:	2000      	movs	r0, #0
 80490e0:	f002 fd22 	bl	804bb28 <LoRaMacClassBPingSlotTimerEvent>
            classBRx = true;
 80490e4:	4645      	mov	r5, r8
        if( LoRaMacClassBIsMulticastExpected( ) == true )
 80490e6:	f002 fd27 	bl	804bb38 <LoRaMacClassBIsMulticastExpected>
 80490ea:	b148      	cbz	r0, 8049100 <HandleRadioRxErrorTimeout+0x6c>
            LoRaMacClassBSetMulticastSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 80490ec:	2000      	movs	r0, #0
 80490ee:	f002 fd17 	bl	804bb20 <LoRaMacClassBSetMulticastSlotState>
            LoRaMacClassBMulticastSlotTimerEvent( NULL );
 80490f2:	2000      	movs	r0, #0
 80490f4:	f002 fd19 	bl	804bb2a <LoRaMacClassBMulticastSlotTimerEvent>
}
 80490f8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    UpdateRxSlotIdleState( );
 80490fc:	f7ff bf16 	b.w	8048f2c <UpdateRxSlotIdleState>
    if( classBRx == false )
 8049100:	2d00      	cmp	r5, #0
 8049102:	d1f9      	bne.n	80490f8 <HandleRadioRxErrorTimeout+0x64>
        if( MacCtx.RxSlot == RX_SLOT_WIN_1 )
 8049104:	f894 2484 	ldrb.w	r2, [r4, #1156]	; 0x484
 8049108:	f894 3418 	ldrb.w	r3, [r4, #1048]	; 0x418
 804910c:	b932      	cbnz	r2, 804911c <HandleRadioRxErrorTimeout+0x88>
            if( MacCtx.NodeAckRequested == true )
 804910e:	b10b      	cbz	r3, 8049114 <HandleRadioRxErrorTimeout+0x80>
                MacCtx.McpsConfirm.Status = rx1EventInfoStatus;
 8049110:	f884 7441 	strb.w	r7, [r4, #1089]	; 0x441
            LoRaMacConfirmQueueSetStatusCmn( rx1EventInfoStatus );
 8049114:	4638      	mov	r0, r7
 8049116:	f002 fecf 	bl	804beb8 <LoRaMacConfirmQueueSetStatusCmn>
 804911a:	e7ed      	b.n	80490f8 <HandleRadioRxErrorTimeout+0x64>
            if( MacCtx.NodeAckRequested == true )
 804911c:	b10b      	cbz	r3, 8049122 <HandleRadioRxErrorTimeout+0x8e>
                MacCtx.McpsConfirm.Status = rx2EventInfoStatus;
 804911e:	f884 6441 	strb.w	r6, [r4, #1089]	; 0x441
            LoRaMacConfirmQueueSetStatusCmn( rx2EventInfoStatus );
 8049122:	4630      	mov	r0, r6
 8049124:	f002 fec8 	bl	804beb8 <LoRaMacConfirmQueueSetStatusCmn>
            if( MacCtx.NvmCtx->DeviceClass != CLASS_C )
 8049128:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
 804912c:	f893 30f0 	ldrb.w	r3, [r3, #240]	; 0xf0
 8049130:	2b02      	cmp	r3, #2
                MacCtx.MacFlags.Bits.MacDone = 1;
 8049132:	bf1e      	ittt	ne
 8049134:	f894 3485 	ldrbne.w	r3, [r4, #1157]	; 0x485
 8049138:	f043 0320 	orrne.w	r3, r3, #32
 804913c:	f884 3485 	strbne.w	r3, [r4, #1157]	; 0x485
 8049140:	e7da      	b.n	80490f8 <HandleRadioRxErrorTimeout+0x64>
 8049142:	bf00      	nop
 8049144:	2000299c 	.word	0x2000299c
 8049148:	080528d8 	.word	0x080528d8

0804914c <ResetMacParameters>:
{
 804914c:	b573      	push	{r0, r1, r4, r5, r6, lr}
    MacCtx.NvmCtx->NetworkActivation = ACTIVATION_TYPE_NONE;
 804914e:	4c30      	ldr	r4, [pc, #192]	; (8049210 <ResetMacParameters+0xc4>)
 8049150:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
 8049154:	2500      	movs	r5, #0
    MacCtx.AckTimeoutRetries = 1;
 8049156:	2601      	movs	r6, #1
    MacCtx.ChannelsNbTransCounter = 0;
 8049158:	f44f 7280 	mov.w	r2, #256	; 0x100
    MacCtx.NvmCtx->NetworkActivation = ACTIVATION_TYPE_NONE;
 804915c:	f883 51d4 	strb.w	r5, [r3, #468]	; 0x1d4
    MacCtx.NvmCtx->AdrAckCounter = 0;
 8049160:	f8c3 50f4 	str.w	r5, [r3, #244]	; 0xf4
    MacCtx.ChannelsNbTransCounter = 0;
 8049164:	f8a4 2414 	strh.w	r2, [r4, #1044]	; 0x414
    MacCtx.AckTimeoutRetries = 1;
 8049168:	f884 6416 	strb.w	r6, [r4, #1046]	; 0x416
    MacCtx.AckTimeoutRetry = false;
 804916c:	f884 5417 	strb.w	r5, [r4, #1047]	; 0x417
    MacCtx.NvmCtx->MacParams.ChannelsTxPower = MacCtx.NvmCtx->MacParamsDefaults.ChannelsTxPower;
 8049170:	791a      	ldrb	r2, [r3, #4]
 8049172:	f883 20f8 	strb.w	r2, [r3, #248]	; 0xf8
    MacCtx.NvmCtx->MacParams.ChannelsDatarate = MacCtx.NvmCtx->MacParamsDefaults.ChannelsDatarate;
 8049176:	795a      	ldrb	r2, [r3, #5]
 8049178:	f883 20f9 	strb.w	r2, [r3, #249]	; 0xf9
    MacCtx.NvmCtx->MacParams.Rx1DrOffset = MacCtx.NvmCtx->MacParamsDefaults.Rx1DrOffset;
 804917c:	f893 2025 	ldrb.w	r2, [r3, #37]	; 0x25
    MacCtx.NvmCtx->MaxDCycle = 0;
 8049180:	f883 513c 	strb.w	r5, [r3, #316]	; 0x13c
    MacCtx.NvmCtx->MacParams.Rx1DrOffset = MacCtx.NvmCtx->MacParamsDefaults.Rx1DrOffset;
 8049184:	f883 2119 	strb.w	r2, [r3, #281]	; 0x119
    MacCtx.NvmCtx->MacParams.Rx2Channel = MacCtx.NvmCtx->MacParamsDefaults.Rx2Channel;
 8049188:	f103 0128 	add.w	r1, r3, #40	; 0x28
 804918c:	c903      	ldmia	r1, {r0, r1}
 804918e:	f503 728e 	add.w	r2, r3, #284	; 0x11c
    MacCtx.NvmCtx->AggregatedDCycle = 1;
 8049192:	f8a3 61c2 	strh.w	r6, [r3, #450]	; 0x1c2
    MacCtx.NvmCtx->MacParams.Rx2Channel = MacCtx.NvmCtx->MacParamsDefaults.Rx2Channel;
 8049196:	e882 0003 	stmia.w	r2, {r0, r1}
    MacCtx.NvmCtx->MacParams.RxCChannel = MacCtx.NvmCtx->MacParamsDefaults.RxCChannel;
 804919a:	f103 0130 	add.w	r1, r3, #48	; 0x30
 804919e:	c903      	ldmia	r1, {r0, r1}
 80491a0:	f503 7292 	add.w	r2, r3, #292	; 0x124
 80491a4:	e882 0003 	stmia.w	r2, {r0, r1}
    MacCtx.NvmCtx->MacParams.UplinkDwellTime = MacCtx.NvmCtx->MacParamsDefaults.UplinkDwellTime;
 80491a8:	f893 2038 	ldrb.w	r2, [r3, #56]	; 0x38
 80491ac:	f883 212c 	strb.w	r2, [r3, #300]	; 0x12c
    MacCtx.NvmCtx->MacParams.DownlinkDwellTime = MacCtx.NvmCtx->MacParamsDefaults.DownlinkDwellTime;
 80491b0:	f893 2039 	ldrb.w	r2, [r3, #57]	; 0x39
 80491b4:	f883 212d 	strb.w	r2, [r3, #301]	; 0x12d
    params.NvmCtx = NULL;
 80491b8:	a902      	add	r1, sp, #8
    MacCtx.NvmCtx->MacParams.MaxEirp = MacCtx.NvmCtx->MacParamsDefaults.MaxEirp;
 80491ba:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80491bc:	f8c3 2130 	str.w	r2, [r3, #304]	; 0x130
    MacCtx.NvmCtx->MacParams.AntennaGain = MacCtx.NvmCtx->MacParamsDefaults.AntennaGain;
 80491c0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80491c2:	f8c3 2134 	str.w	r2, [r3, #308]	; 0x134
    MacCtx.NodeAckRequested = false;
 80491c6:	f884 5418 	strb.w	r5, [r4, #1048]	; 0x418
    MacCtx.NvmCtx->SrvAckRequested = false;
 80491ca:	f883 51c0 	strb.w	r5, [r3, #448]	; 0x1c0
    RegionInitDefaults( MacCtx.NvmCtx->Region, &params );
 80491ce:	7818      	ldrb	r0, [r3, #0]
    params.NvmCtx = NULL;
 80491d0:	f841 5d08 	str.w	r5, [r1, #-8]!
    params.Type = INIT_TYPE_RESTORE_DEFAULT_CHANNELS;
 80491d4:	f88d 6004 	strb.w	r6, [sp, #4]
    RegionInitDefaults( MacCtx.NvmCtx->Region, &params );
 80491d8:	f003 fc47 	bl	804ca6a <RegionInitDefaults>
    MacCtx.NvmCtx->LastTxChannel = MacCtx.Channel;
 80491dc:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
    MacCtx.Channel = 0;
 80491e0:	f884 5419 	strb.w	r5, [r4, #1049]	; 0x419
    MacCtx.NvmCtx->LastTxChannel = MacCtx.Channel;
 80491e4:	f883 513e 	strb.w	r5, [r3, #318]	; 0x13e
    MacCtx.RxWindow2Config.Channel = MacCtx.Channel;
 80491e8:	f884 53d0 	strb.w	r5, [r4, #976]	; 0x3d0
    MacCtx.RxWindow2Config.Frequency = MacCtx.NvmCtx->MacParams.Rx2Channel.Frequency;
 80491ec:	f8d3 211c 	ldr.w	r2, [r3, #284]	; 0x11c
 80491f0:	f8c4 23d4 	str.w	r2, [r4, #980]	; 0x3d4
    MacCtx.RxWindow2Config.DownlinkDwellTime = MacCtx.NvmCtx->MacParams.DownlinkDwellTime;
 80491f4:	f893 212d 	ldrb.w	r2, [r3, #301]	; 0x12d
 80491f8:	f884 23e0 	strb.w	r2, [r4, #992]	; 0x3e0
    MacCtx.RxWindow2Config.RepeaterSupport = MacCtx.NvmCtx->RepeaterSupport;
 80491fc:	f893 313f 	ldrb.w	r3, [r3, #319]	; 0x13f
 8049200:	f884 33e1 	strb.w	r3, [r4, #993]	; 0x3e1
    MacCtx.RxWindow2Config.RxContinuous = false;
 8049204:	f884 53e2 	strb.w	r5, [r4, #994]	; 0x3e2
    MacCtx.RxWindow2Config.RxSlot = RX_SLOT_WIN_2;
 8049208:	f884 63e3 	strb.w	r6, [r4, #995]	; 0x3e3
}
 804920c:	b002      	add	sp, #8
 804920e:	bd70      	pop	{r4, r5, r6, pc}
 8049210:	2000299c 	.word	0x2000299c

08049214 <OpenContinuousRxCWindow>:
{
 8049214:	b510      	push	{r4, lr}
    MacCtx.RxWindowCConfig.RxSlot = RX_SLOT_WIN_CLASS_C;
 8049216:	4c0d      	ldr	r4, [pc, #52]	; (804924c <OpenContinuousRxCWindow+0x38>)
 8049218:	2302      	movs	r3, #2
 804921a:	f884 33f7 	strb.w	r3, [r4, #1015]	; 0x3f7
    MacCtx.RxWindowCConfig.RxContinuous = true;
 804921e:	2301      	movs	r3, #1
 8049220:	f884 33f6 	strb.w	r3, [r4, #1014]	; 0x3f6
    if( RegionRxConfig( MacCtx.NvmCtx->Region, &MacCtx.RxWindowCConfig, ( int8_t* )&MacCtx.McpsIndication.RxDatarate ) == true )
 8049224:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
 8049228:	f204 4224 	addw	r2, r4, #1060	; 0x424
 804922c:	f504 7179 	add.w	r1, r4, #996	; 0x3e4
 8049230:	7818      	ldrb	r0, [r3, #0]
 8049232:	f003 fc4c 	bl	804cace <RegionRxConfig>
 8049236:	b138      	cbz	r0, 8049248 <OpenContinuousRxCWindow+0x34>
        Radio.Rx( 0 ); // Continuous mode
 8049238:	4b05      	ldr	r3, [pc, #20]	; (8049250 <OpenContinuousRxCWindow+0x3c>)
 804923a:	2000      	movs	r0, #0
 804923c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 804923e:	4798      	blx	r3
        MacCtx.RxSlot = MacCtx.RxWindowCConfig.RxSlot;
 8049240:	f894 33f7 	ldrb.w	r3, [r4, #1015]	; 0x3f7
 8049244:	f884 3484 	strb.w	r3, [r4, #1156]	; 0x484
}
 8049248:	bd10      	pop	{r4, pc}
 804924a:	bf00      	nop
 804924c:	2000299c 	.word	0x2000299c
 8049250:	080528d8 	.word	0x080528d8

08049254 <OnRadioRxTimeout>:
    LoRaMacRadioEvents.Events.RxTimeout = 1;
 8049254:	4b0d      	ldr	r3, [pc, #52]	; (804928c <OnRadioRxTimeout+0x38>)
{
 8049256:	b507      	push	{r0, r1, r2, lr}
    LoRaMacRadioEvents.Events.RxTimeout = 1;
 8049258:	781a      	ldrb	r2, [r3, #0]
 804925a:	f042 0201 	orr.w	r2, r2, #1
 804925e:	701a      	strb	r2, [r3, #0]
    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->MacProcessNotify != NULL ) )
 8049260:	f8d3 334c 	ldr.w	r3, [r3, #844]	; 0x34c
 8049264:	b113      	cbz	r3, 804926c <OnRadioRxTimeout+0x18>
 8049266:	68db      	ldr	r3, [r3, #12]
 8049268:	b103      	cbz	r3, 804926c <OnRadioRxTimeout+0x18>
        MacCtx.MacCallbacks->MacProcessNotify( );
 804926a:	4798      	blx	r3
    PRINTNOW(); PRINTF("PHY rxTimeOut\n\r" );
 804926c:	4668      	mov	r0, sp
 804926e:	f005 f934 	bl	804e4da <SysTimeGetMcuTime>
 8049272:	f9bd 2004 	ldrsh.w	r2, [sp, #4]
 8049276:	9900      	ldr	r1, [sp, #0]
 8049278:	4805      	ldr	r0, [pc, #20]	; (8049290 <OnRadioRxTimeout+0x3c>)
 804927a:	f005 fa69 	bl	804e750 <TraceSend>
 804927e:	4805      	ldr	r0, [pc, #20]	; (8049294 <OnRadioRxTimeout+0x40>)
}
 8049280:	b003      	add	sp, #12
 8049282:	f85d eb04 	ldr.w	lr, [sp], #4
    PRINTNOW(); PRINTF("PHY rxTimeOut\n\r" );
 8049286:	f005 ba63 	b.w	804e750 <TraceSend>
 804928a:	bf00      	nop
 804928c:	2000299c 	.word	0x2000299c
 8049290:	08052efa 	.word	0x08052efa
 8049294:	08052f05 	.word	0x08052f05

08049298 <OnRadioTxTimeout>:
    LoRaMacRadioEvents.Events.TxTimeout = 1;
 8049298:	4b0d      	ldr	r3, [pc, #52]	; (80492d0 <OnRadioTxTimeout+0x38>)
{
 804929a:	b507      	push	{r0, r1, r2, lr}
    LoRaMacRadioEvents.Events.TxTimeout = 1;
 804929c:	781a      	ldrb	r2, [r3, #0]
 804929e:	f042 0204 	orr.w	r2, r2, #4
 80492a2:	701a      	strb	r2, [r3, #0]
    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->MacProcessNotify != NULL ) )
 80492a4:	f8d3 334c 	ldr.w	r3, [r3, #844]	; 0x34c
 80492a8:	b113      	cbz	r3, 80492b0 <OnRadioTxTimeout+0x18>
 80492aa:	68db      	ldr	r3, [r3, #12]
 80492ac:	b103      	cbz	r3, 80492b0 <OnRadioTxTimeout+0x18>
        MacCtx.MacCallbacks->MacProcessNotify( );
 80492ae:	4798      	blx	r3
    PRINTNOW(); PRINTF("PHY txTimeOut\n\r" );
 80492b0:	4668      	mov	r0, sp
 80492b2:	f005 f912 	bl	804e4da <SysTimeGetMcuTime>
 80492b6:	f9bd 2004 	ldrsh.w	r2, [sp, #4]
 80492ba:	9900      	ldr	r1, [sp, #0]
 80492bc:	4805      	ldr	r0, [pc, #20]	; (80492d4 <OnRadioTxTimeout+0x3c>)
 80492be:	f005 fa47 	bl	804e750 <TraceSend>
 80492c2:	4805      	ldr	r0, [pc, #20]	; (80492d8 <OnRadioTxTimeout+0x40>)
}
 80492c4:	b003      	add	sp, #12
 80492c6:	f85d eb04 	ldr.w	lr, [sp], #4
    PRINTNOW(); PRINTF("PHY txTimeOut\n\r" );
 80492ca:	f005 ba41 	b.w	804e750 <TraceSend>
 80492ce:	bf00      	nop
 80492d0:	2000299c 	.word	0x2000299c
 80492d4:	08052efa 	.word	0x08052efa
 80492d8:	08052f15 	.word	0x08052f15

080492dc <OnRadioRxDone>:
{
 80492dc:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 80492e0:	4616      	mov	r6, r2
 80492e2:	461d      	mov	r5, r3
 80492e4:	4680      	mov	r8, r0
 80492e6:	460f      	mov	r7, r1
    RxDoneParams.LastRxDone = TimerGetCurrentTime( );
 80492e8:	f005 f9e1 	bl	804e6ae <TimerGetCurrentTime>
    LoRaMacRadioEvents.Events.RxDone = 1;
 80492ec:	4b0f      	ldr	r3, [pc, #60]	; (804932c <OnRadioRxDone+0x50>)
    RxDoneParams.LastRxDone = TimerGetCurrentTime( );
 80492ee:	4c10      	ldr	r4, [pc, #64]	; (8049330 <OnRadioRxDone+0x54>)
    LoRaMacRadioEvents.Events.RxDone = 1;
 80492f0:	781a      	ldrb	r2, [r3, #0]
    RxDoneParams.Size = size;
 80492f2:	8127      	strh	r7, [r4, #8]
    LoRaMacRadioEvents.Events.RxDone = 1;
 80492f4:	f042 0208 	orr.w	r2, r2, #8
 80492f8:	701a      	strb	r2, [r3, #0]
    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->MacProcessNotify != NULL ) )
 80492fa:	f8d3 334c 	ldr.w	r3, [r3, #844]	; 0x34c
    RxDoneParams.Rssi = rssi;
 80492fe:	8166      	strh	r6, [r4, #10]
    RxDoneParams.Payload = payload;
 8049300:	e9c4 0800 	strd	r0, r8, [r4]
    RxDoneParams.Snr = snr;
 8049304:	7325      	strb	r5, [r4, #12]
    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->MacProcessNotify != NULL ) )
 8049306:	b113      	cbz	r3, 804930e <OnRadioRxDone+0x32>
 8049308:	68db      	ldr	r3, [r3, #12]
 804930a:	b103      	cbz	r3, 804930e <OnRadioRxDone+0x32>
        MacCtx.MacCallbacks->MacProcessNotify( );
 804930c:	4798      	blx	r3
    PRINTNOW(); PRINTF("PHY rxDone\n\r" );
 804930e:	4668      	mov	r0, sp
 8049310:	f005 f8e3 	bl	804e4da <SysTimeGetMcuTime>
 8049314:	f9bd 2004 	ldrsh.w	r2, [sp, #4]
 8049318:	9900      	ldr	r1, [sp, #0]
 804931a:	4806      	ldr	r0, [pc, #24]	; (8049334 <OnRadioRxDone+0x58>)
 804931c:	f005 fa18 	bl	804e750 <TraceSend>
 8049320:	4805      	ldr	r0, [pc, #20]	; (8049338 <OnRadioRxDone+0x5c>)
}
 8049322:	b002      	add	sp, #8
 8049324:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    PRINTNOW(); PRINTF("PHY rxDone\n\r" );
 8049328:	f005 ba12 	b.w	804e750 <TraceSend>
 804932c:	2000299c 	.word	0x2000299c
 8049330:	20005f74 	.word	0x20005f74
 8049334:	08052efa 	.word	0x08052efa
 8049338:	08052f25 	.word	0x08052f25

0804933c <OnRadioTxDone>:
{
 804933c:	b530      	push	{r4, r5, lr}
 804933e:	b085      	sub	sp, #20
    TxDoneParams.CurTime = TimerGetCurrentTime( );
 8049340:	f005 f9b5 	bl	804e6ae <TimerGetCurrentTime>
 8049344:	4b12      	ldr	r3, [pc, #72]	; (8049390 <OnRadioTxDone+0x54>)
    MacCtx.LastTxSysTime = SysTimeGet( );
 8049346:	4c13      	ldr	r4, [pc, #76]	; (8049394 <OnRadioTxDone+0x58>)
    TxDoneParams.CurTime = TimerGetCurrentTime( );
 8049348:	6018      	str	r0, [r3, #0]
    MacCtx.LastTxSysTime = SysTimeGet( );
 804934a:	466d      	mov	r5, sp
 804934c:	4628      	mov	r0, r5
 804934e:	f005 f8a0 	bl	804e492 <SysTimeGet>
 8049352:	e895 0003 	ldmia.w	r5, {r0, r1}
 8049356:	f504 734f 	add.w	r3, r4, #828	; 0x33c
 804935a:	e883 0003 	stmia.w	r3, {r0, r1}
    LoRaMacRadioEvents.Events.TxDone = 1;
 804935e:	7823      	ldrb	r3, [r4, #0]
 8049360:	f043 0310 	orr.w	r3, r3, #16
 8049364:	7023      	strb	r3, [r4, #0]
    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->MacProcessNotify != NULL ) )
 8049366:	f8d4 334c 	ldr.w	r3, [r4, #844]	; 0x34c
 804936a:	b113      	cbz	r3, 8049372 <OnRadioTxDone+0x36>
 804936c:	68db      	ldr	r3, [r3, #12]
 804936e:	b103      	cbz	r3, 8049372 <OnRadioTxDone+0x36>
        MacCtx.MacCallbacks->MacProcessNotify( );
 8049370:	4798      	blx	r3
    PRINTNOW(); PRINTF("PHY txDone\n\r" );
 8049372:	a802      	add	r0, sp, #8
 8049374:	f005 f8b1 	bl	804e4da <SysTimeGetMcuTime>
 8049378:	f9bd 200c 	ldrsh.w	r2, [sp, #12]
 804937c:	9902      	ldr	r1, [sp, #8]
 804937e:	4806      	ldr	r0, [pc, #24]	; (8049398 <OnRadioTxDone+0x5c>)
 8049380:	f005 f9e6 	bl	804e750 <TraceSend>
 8049384:	4805      	ldr	r0, [pc, #20]	; (804939c <OnRadioTxDone+0x60>)
}
 8049386:	b005      	add	sp, #20
 8049388:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
    PRINTNOW(); PRINTF("PHY txDone\n\r" );
 804938c:	f005 b9e0 	b.w	804e750 <TraceSend>
 8049390:	20005f70 	.word	0x20005f70
 8049394:	2000299c 	.word	0x2000299c
 8049398:	08052efa 	.word	0x08052efa
 804939c:	08052f32 	.word	0x08052f32

080493a0 <SwitchClass>:
{
 80493a0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    switch( MacCtx.NvmCtx->DeviceClass )
 80493a2:	4e3d      	ldr	r6, [pc, #244]	; (8049498 <SwitchClass+0xf8>)
 80493a4:	f8d6 4488 	ldr.w	r4, [r6, #1160]	; 0x488
 80493a8:	f894 30f0 	ldrb.w	r3, [r4, #240]	; 0xf0
 80493ac:	2b01      	cmp	r3, #1
{
 80493ae:	4607      	mov	r7, r0
 80493b0:	4635      	mov	r5, r6
    switch( MacCtx.NvmCtx->DeviceClass )
 80493b2:	d010      	beq.n	80493d6 <SwitchClass+0x36>
 80493b4:	d303      	bcc.n	80493be <SwitchClass+0x1e>
 80493b6:	2b02      	cmp	r3, #2
 80493b8:	d064      	beq.n	8049484 <SwitchClass+0xe4>
 80493ba:	2003      	movs	r0, #3
 80493bc:	e05c      	b.n	8049478 <SwitchClass+0xd8>
            if( deviceClass == CLASS_A )
 80493be:	b940      	cbnz	r0, 80493d2 <SwitchClass+0x32>
                MacCtx.NvmCtx->MacParams.RxCChannel = MacCtx.NvmCtx->MacParams.Rx2Channel;
 80493c0:	f504 7392 	add.w	r3, r4, #292	; 0x124
 80493c4:	f504 748e 	add.w	r4, r4, #284	; 0x11c
 80493c8:	e894 0003 	ldmia.w	r4, {r0, r1}
 80493cc:	e883 0003 	stmia.w	r3, {r0, r1}
 80493d0:	e7f3      	b.n	80493ba <SwitchClass+0x1a>
            if( deviceClass == CLASS_B )
 80493d2:	2801      	cmp	r0, #1
 80493d4:	d108      	bne.n	80493e8 <SwitchClass+0x48>
            status = LoRaMacClassBSwitchClass( deviceClass );
 80493d6:	f002 fbb6 	bl	804bb46 <LoRaMacClassBSwitchClass>
            if( status == LORAMAC_STATUS_OK )
 80493da:	2800      	cmp	r0, #0
 80493dc:	d14c      	bne.n	8049478 <SwitchClass+0xd8>
                MacCtx.NvmCtx->DeviceClass = deviceClass;
 80493de:	f8d6 3488 	ldr.w	r3, [r6, #1160]	; 0x488
 80493e2:	f883 70f0 	strb.w	r7, [r3, #240]	; 0xf0
 80493e6:	e047      	b.n	8049478 <SwitchClass+0xd8>
            if( deviceClass == CLASS_C )
 80493e8:	2802      	cmp	r0, #2
 80493ea:	d1e6      	bne.n	80493ba <SwitchClass+0x1a>
                MacCtx.RxWindowCConfig = MacCtx.RxWindow2Config;
 80493ec:	f505 7c74 	add.w	ip, r5, #976	; 0x3d0
                MacCtx.NvmCtx->DeviceClass = deviceClass;
 80493f0:	f884 00f0 	strb.w	r0, [r4, #240]	; 0xf0
                MacCtx.RxWindowCConfig = MacCtx.RxWindow2Config;
 80493f4:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80493f8:	f506 7679 	add.w	r6, r6, #996	; 0x3e4
 80493fc:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 80493fe:	f8dc 3000 	ldr.w	r3, [ip]
 8049402:	f846 3910 	str.w	r3, [r6], #-16
                    if( MacCtx.NvmCtx->MulticastChannelList[i].ChannelParams.IsEnabled == true )
 8049406:	2128      	movs	r1, #40	; 0x28
                MacCtx.RxWindowCConfig.RxSlot = RX_SLOT_WIN_CLASS_C;
 8049408:	f885 73f7 	strb.w	r7, [r5, #1015]	; 0x3f7
 804940c:	2300      	movs	r3, #0
                    if( MacCtx.NvmCtx->MulticastChannelList[i].ChannelParams.IsEnabled == true )
 804940e:	fb01 4203 	mla	r2, r1, r3, r4
 8049412:	f892 0051 	ldrb.w	r0, [r2, #81]	; 0x51
 8049416:	b388      	cbz	r0, 804947c <SwitchClass+0xdc>
                        MacCtx.NvmCtx->MacParams.RxCChannel.Frequency = MacCtx.NvmCtx->MulticastChannelList[i].ChannelParams.RxParams.ClassC.Frequency;
 8049418:	6e53      	ldr	r3, [r2, #100]	; 0x64
                        MacCtx.NvmCtx->MacParams.RxCChannel.Datarate = MacCtx.NvmCtx->MulticastChannelList[i].ChannelParams.RxParams.ClassC.Datarate;
 804941a:	f892 2068 	ldrb.w	r2, [r2, #104]	; 0x68
                        MacCtx.NvmCtx->MacParams.RxCChannel.Frequency = MacCtx.NvmCtx->MulticastChannelList[i].ChannelParams.RxParams.ClassC.Frequency;
 804941e:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
                        MacCtx.NvmCtx->MacParams.RxCChannel.Datarate = MacCtx.NvmCtx->MulticastChannelList[i].ChannelParams.RxParams.ClassC.Datarate;
 8049422:	f884 2128 	strb.w	r2, [r4, #296]	; 0x128
                        MacCtx.RxWindowCConfig.Channel = MacCtx.Channel;
 8049426:	f895 2419 	ldrb.w	r2, [r5, #1049]	; 0x419
 804942a:	f885 23e4 	strb.w	r2, [r5, #996]	; 0x3e4
                        MacCtx.RxWindowCConfig.Frequency = MacCtx.NvmCtx->MacParams.RxCChannel.Frequency;
 804942e:	f8c5 33e8 	str.w	r3, [r5, #1000]	; 0x3e8
                        MacCtx.RxWindowCConfig.DownlinkDwellTime = MacCtx.NvmCtx->MacParams.DownlinkDwellTime;
 8049432:	f894 312d 	ldrb.w	r3, [r4, #301]	; 0x12d
 8049436:	f885 33f4 	strb.w	r3, [r5, #1012]	; 0x3f4
                        MacCtx.RxWindowCConfig.RepeaterSupport = MacCtx.NvmCtx->RepeaterSupport;
 804943a:	f894 313f 	ldrb.w	r3, [r4, #319]	; 0x13f
 804943e:	f885 33f5 	strb.w	r3, [r5, #1013]	; 0x3f5
                        MacCtx.RxWindowCConfig.RxSlot = RX_SLOT_WIN_CLASS_C_MULTICAST;
 8049442:	2303      	movs	r3, #3
 8049444:	f885 33f7 	strb.w	r3, [r5, #1015]	; 0x3f7
                        MacCtx.RxWindowCConfig.RxContinuous = true;
 8049448:	2301      	movs	r3, #1
 804944a:	f885 33f6 	strb.w	r3, [r5, #1014]	; 0x3f6
                Radio.Sleep( );
 804944e:	4b13      	ldr	r3, [pc, #76]	; (804949c <SwitchClass+0xfc>)
                MacCtx.NodeAckRequested = false;
 8049450:	2400      	movs	r4, #0
                Radio.Sleep( );
 8049452:	6b5b      	ldr	r3, [r3, #52]	; 0x34
                MacCtx.NodeAckRequested = false;
 8049454:	f885 4418 	strb.w	r4, [r5, #1048]	; 0x418
                Radio.Sleep( );
 8049458:	4798      	blx	r3
                RegionComputeRxWindowParameters( MacCtx.NvmCtx->Region,
 804945a:	f8d5 3488 	ldr.w	r3, [r5, #1160]	; 0x488
 804945e:	7818      	ldrb	r0, [r3, #0]
 8049460:	f893 2100 	ldrb.w	r2, [r3, #256]	; 0x100
 8049464:	f993 1128 	ldrsb.w	r1, [r3, #296]	; 0x128
 8049468:	9600      	str	r6, [sp, #0]
 804946a:	f8d3 30fc 	ldr.w	r3, [r3, #252]	; 0xfc
 804946e:	f003 fb1f 	bl	804cab0 <RegionComputeRxWindowParameters>
                OpenContinuousRxCWindow( );
 8049472:	f7ff fecf 	bl	8049214 <OpenContinuousRxCWindow>
                status = LORAMAC_STATUS_OK;
 8049476:	4620      	mov	r0, r4
}
 8049478:	b003      	add	sp, #12
 804947a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 804947c:	3301      	adds	r3, #1
                for( int8_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 804947e:	2b04      	cmp	r3, #4
 8049480:	d1c5      	bne.n	804940e <SwitchClass+0x6e>
 8049482:	e7e4      	b.n	804944e <SwitchClass+0xae>
            if( deviceClass == CLASS_A )
 8049484:	2800      	cmp	r0, #0
 8049486:	d198      	bne.n	80493ba <SwitchClass+0x1a>
                Radio.Sleep( );
 8049488:	4b04      	ldr	r3, [pc, #16]	; (804949c <SwitchClass+0xfc>)
                MacCtx.NvmCtx->DeviceClass = deviceClass;
 804948a:	f884 00f0 	strb.w	r0, [r4, #240]	; 0xf0
                Radio.Sleep( );
 804948e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8049490:	4798      	blx	r3
                status = LORAMAC_STATUS_OK;
 8049492:	4638      	mov	r0, r7
 8049494:	e7f0      	b.n	8049478 <SwitchClass+0xd8>
 8049496:	bf00      	nop
 8049498:	2000299c 	.word	0x2000299c
 804949c:	080528d8 	.word	0x080528d8

080494a0 <RxWindowSetup.constprop.6>:
static void RxWindowSetup( TimerEvent_t* rxTimer, RxConfigParams_t* rxConfig )
 80494a0:	b570      	push	{r4, r5, r6, lr}
    Radio.Standby( );
 80494a2:	4e0d      	ldr	r6, [pc, #52]	; (80494d8 <RxWindowSetup.constprop.6+0x38>)
    if( RegionRxConfig( MacCtx.NvmCtx->Region, rxConfig, ( int8_t* )&MacCtx.McpsIndication.RxDatarate ) == true )
 80494a4:	4c0d      	ldr	r4, [pc, #52]	; (80494dc <RxWindowSetup.constprop.6+0x3c>)
static void RxWindowSetup( TimerEvent_t* rxTimer, RxConfigParams_t* rxConfig )
 80494a6:	460d      	mov	r5, r1
    TimerStop( rxTimer );
 80494a8:	f005 f8c8 	bl	804e63c <TimerStop>
    Radio.Standby( );
 80494ac:	6bb3      	ldr	r3, [r6, #56]	; 0x38
 80494ae:	4798      	blx	r3
    if( RegionRxConfig( MacCtx.NvmCtx->Region, rxConfig, ( int8_t* )&MacCtx.McpsIndication.RxDatarate ) == true )
 80494b0:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
 80494b4:	f204 4224 	addw	r2, r4, #1060	; 0x424
 80494b8:	4629      	mov	r1, r5
 80494ba:	7818      	ldrb	r0, [r3, #0]
 80494bc:	f003 fb07 	bl	804cace <RegionRxConfig>
 80494c0:	b140      	cbz	r0, 80494d4 <RxWindowSetup.constprop.6+0x34>
        Radio.Rx( MacCtx.NvmCtx->MacParams.MaxRxWindow );
 80494c2:	f8d4 2488 	ldr.w	r2, [r4, #1160]	; 0x488
 80494c6:	6bf3      	ldr	r3, [r6, #60]	; 0x3c
 80494c8:	f8d2 0104 	ldr.w	r0, [r2, #260]	; 0x104
 80494cc:	4798      	blx	r3
        MacCtx.RxSlot = rxConfig->RxSlot;
 80494ce:	7ceb      	ldrb	r3, [r5, #19]
 80494d0:	f884 3484 	strb.w	r3, [r4, #1156]	; 0x484
}
 80494d4:	bd70      	pop	{r4, r5, r6, pc}
 80494d6:	bf00      	nop
 80494d8:	080528d8 	.word	0x080528d8
 80494dc:	2000299c 	.word	0x2000299c

080494e0 <OnRxWindow1TimerEvent>:
    MacCtx.RxWindow1Config.Channel = MacCtx.Channel;
 80494e0:	480e      	ldr	r0, [pc, #56]	; (804951c <OnRxWindow1TimerEvent+0x3c>)
 80494e2:	f890 3419 	ldrb.w	r3, [r0, #1049]	; 0x419
 80494e6:	f880 33bc 	strb.w	r3, [r0, #956]	; 0x3bc
    MacCtx.RxWindow1Config.DrOffset = MacCtx.NvmCtx->MacParams.Rx1DrOffset;
 80494ea:	f8d0 3488 	ldr.w	r3, [r0, #1160]	; 0x488
 80494ee:	f893 2119 	ldrb.w	r2, [r3, #281]	; 0x119
 80494f2:	f880 23bf 	strb.w	r2, [r0, #959]	; 0x3bf
    MacCtx.RxWindow1Config.DownlinkDwellTime = MacCtx.NvmCtx->MacParams.DownlinkDwellTime;
 80494f6:	f893 212d 	ldrb.w	r2, [r3, #301]	; 0x12d
 80494fa:	f880 23cc 	strb.w	r2, [r0, #972]	; 0x3cc
    MacCtx.RxWindow1Config.RepeaterSupport = MacCtx.NvmCtx->RepeaterSupport;
 80494fe:	f893 313f 	ldrb.w	r3, [r3, #319]	; 0x13f
 8049502:	f880 33cd 	strb.w	r3, [r0, #973]	; 0x3cd
    MacCtx.RxWindow1Config.RxContinuous = false;
 8049506:	2300      	movs	r3, #0
 8049508:	f880 33ce 	strb.w	r3, [r0, #974]	; 0x3ce
    MacCtx.RxWindow1Config.RxSlot = RX_SLOT_WIN_1;
 804950c:	f880 33cf 	strb.w	r3, [r0, #975]	; 0x3cf
    RxWindowSetup( &MacCtx.RxWindowTimer1, &MacCtx.RxWindow1Config );
 8049510:	f500 716f 	add.w	r1, r0, #956	; 0x3bc
 8049514:	f500 7061 	add.w	r0, r0, #900	; 0x384
 8049518:	f7ff bfc2 	b.w	80494a0 <RxWindowSetup.constprop.6>
 804951c:	2000299c 	.word	0x2000299c

08049520 <OnRxWindow2TimerEvent>:
    if( MacCtx.RxSlot == RX_SLOT_WIN_1 )
 8049520:	4811      	ldr	r0, [pc, #68]	; (8049568 <OnRxWindow2TimerEvent+0x48>)
 8049522:	f890 3484 	ldrb.w	r3, [r0, #1156]	; 0x484
 8049526:	b1eb      	cbz	r3, 8049564 <OnRxWindow2TimerEvent+0x44>
    MacCtx.RxWindow2Config.Channel = MacCtx.Channel;
 8049528:	f890 3419 	ldrb.w	r3, [r0, #1049]	; 0x419
 804952c:	f880 33d0 	strb.w	r3, [r0, #976]	; 0x3d0
    MacCtx.RxWindow2Config.Frequency = MacCtx.NvmCtx->MacParams.Rx2Channel.Frequency;
 8049530:	f8d0 3488 	ldr.w	r3, [r0, #1160]	; 0x488
 8049534:	f8d3 211c 	ldr.w	r2, [r3, #284]	; 0x11c
 8049538:	f8c0 23d4 	str.w	r2, [r0, #980]	; 0x3d4
    MacCtx.RxWindow2Config.DownlinkDwellTime = MacCtx.NvmCtx->MacParams.DownlinkDwellTime;
 804953c:	f893 212d 	ldrb.w	r2, [r3, #301]	; 0x12d
 8049540:	f880 23e0 	strb.w	r2, [r0, #992]	; 0x3e0
    MacCtx.RxWindow2Config.RepeaterSupport = MacCtx.NvmCtx->RepeaterSupport;
 8049544:	f893 313f 	ldrb.w	r3, [r3, #319]	; 0x13f
 8049548:	f880 33e1 	strb.w	r3, [r0, #993]	; 0x3e1
    MacCtx.RxWindow2Config.RxContinuous = false;
 804954c:	2300      	movs	r3, #0
 804954e:	f880 33e2 	strb.w	r3, [r0, #994]	; 0x3e2
    MacCtx.RxWindow2Config.RxSlot = RX_SLOT_WIN_2;
 8049552:	2301      	movs	r3, #1
 8049554:	f880 33e3 	strb.w	r3, [r0, #995]	; 0x3e3
    RxWindowSetup( &MacCtx.RxWindowTimer2, &MacCtx.RxWindow2Config );
 8049558:	f500 7174 	add.w	r1, r0, #976	; 0x3d0
 804955c:	f500 7067 	add.w	r0, r0, #924	; 0x39c
 8049560:	f7ff bf9e 	b.w	80494a0 <RxWindowSetup.constprop.6>
}
 8049564:	4770      	bx	lr
 8049566:	bf00      	nop
 8049568:	2000299c 	.word	0x2000299c

0804956c <ProcessMacCommands.isra.1.constprop.7>:
static void ProcessMacCommands( uint8_t *payload, uint8_t macIndex, uint8_t commandsSize, int8_t snr, LoRaMacRxSlot_t rxSlot )
 804956c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8049570:	b091      	sub	sp, #68	; 0x44
    uint8_t status = 0;
 8049572:	2700      	movs	r7, #0
                if( ( MacCtx.RxSlot != RX_SLOT_WIN_CLASS_B_PING_SLOT ) && ( MacCtx.RxSlot != RX_SLOT_WIN_CLASS_B_MULTICAST_SLOT ) )
 8049574:	4ec4      	ldr	r6, [pc, #784]	; (8049888 <ProcessMacCommands.isra.1.constprop.7+0x31c>)
    uint8_t status = 0;
 8049576:	f88d 7015 	strb.w	r7, [sp, #21]
static void ProcessMacCommands( uint8_t *payload, uint8_t macIndex, uint8_t commandsSize, int8_t snr, LoRaMacRxSlot_t rxSlot )
 804957a:	4605      	mov	r5, r0
 804957c:	468a      	mov	sl, r1
 804957e:	4693      	mov	fp, r2
    uint8_t macCmdPayload[2] = { 0x00, 0x00 };
 8049580:	f8ad 7018 	strh.w	r7, [sp, #24]
 8049584:	46b8      	mov	r8, r7
    while( macIndex < commandsSize )
 8049586:	45d0      	cmp	r8, sl
 8049588:	d302      	bcc.n	8049590 <ProcessMacCommands.isra.1.constprop.7+0x24>
}
 804958a:	b011      	add	sp, #68	; 0x44
 804958c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        switch( payload[macIndex++] )
 8049590:	f815 3008 	ldrb.w	r3, [r5, r8]
 8049594:	f108 0401 	add.w	r4, r8, #1
 8049598:	3b02      	subs	r3, #2
 804959a:	b2e4      	uxtb	r4, r4
 804959c:	2b11      	cmp	r3, #17
 804959e:	d8f4      	bhi.n	804958a <ProcessMacCommands.isra.1.constprop.7+0x1e>
 80495a0:	a201      	add	r2, pc, #4	; (adr r2, 80495a8 <ProcessMacCommands.isra.1.constprop.7+0x3c>)
 80495a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80495a6:	bf00      	nop
 80495a8:	080495f1 	.word	0x080495f1
 80495ac:	08049621 	.word	0x08049621
 80495b0:	080496e7 	.word	0x080496e7
 80495b4:	08049713 	.word	0x08049713
 80495b8:	080497b1 	.word	0x080497b1
 80495bc:	080497d9 	.word	0x080497d9
 80495c0:	08049845 	.word	0x08049845
 80495c4:	0804988d 	.word	0x0804988d
 80495c8:	08049925 	.word	0x08049925
 80495cc:	0804958b 	.word	0x0804958b
 80495d0:	0804958b 	.word	0x0804958b
 80495d4:	0804997d 	.word	0x0804997d
 80495d8:	0804958b 	.word	0x0804958b
 80495dc:	0804958b 	.word	0x0804958b
 80495e0:	08049a1f 	.word	0x08049a1f
 80495e4:	08049a31 	.word	0x08049a31
 80495e8:	08049a75 	.word	0x08049a75
 80495ec:	08049a9f 	.word	0x08049a9f
                if( LoRaMacConfirmQueueIsCmdActive( MLME_LINK_CHECK ) == true )
 80495f0:	2003      	movs	r0, #3
 80495f2:	f002 fc79 	bl	804bee8 <LoRaMacConfirmQueueIsCmdActive>
 80495f6:	b188      	cbz	r0, 804961c <ProcessMacCommands.isra.1.constprop.7+0xb0>
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_LINK_CHECK );
 80495f8:	2103      	movs	r1, #3
 80495fa:	2000      	movs	r0, #0
 80495fc:	f002 fc28 	bl	804be50 <LoRaMacConfirmQueueSetStatus>
                    MacCtx.MlmeConfirm.DemodMargin = payload[macIndex++];
 8049600:	5d2b      	ldrb	r3, [r5, r4]
 8049602:	f886 345c 	strb.w	r3, [r6, #1116]	; 0x45c
                    MacCtx.MlmeConfirm.NbGateways = payload[macIndex++];
 8049606:	f108 0403 	add.w	r4, r8, #3
                    MacCtx.MlmeConfirm.DemodMargin = payload[macIndex++];
 804960a:	f108 0802 	add.w	r8, r8, #2
                    MacCtx.MlmeConfirm.NbGateways = payload[macIndex++];
 804960e:	fa5f f888 	uxtb.w	r8, r8
 8049612:	b2e4      	uxtb	r4, r4
 8049614:	f815 3008 	ldrb.w	r3, [r5, r8]
 8049618:	f886 345d 	strb.w	r3, [r6, #1117]	; 0x45d
                uint8_t eirpDwellTime = payload[macIndex++];
 804961c:	46a0      	mov	r8, r4
 804961e:	e7b2      	b.n	8049586 <ProcessMacCommands.isra.1.constprop.7+0x1a>
                int8_t linkAdrDatarate = DR_0;
 8049620:	2300      	movs	r3, #0
 8049622:	f88d 3016 	strb.w	r3, [sp, #22]
                int8_t linkAdrTxPower = TX_POWER_0;
 8049626:	f88d 3017 	strb.w	r3, [sp, #23]
                uint8_t linkAdrNbRep = 0;
 804962a:	f88d 301c 	strb.w	r3, [sp, #28]
                uint8_t linkAdrNbBytesParsed = 0;
 804962e:	f88d 3020 	strb.w	r3, [sp, #32]
                if( adrBlockFound == false )
 8049632:	2f00      	cmp	r7, #0
 8049634:	d14e      	bne.n	80496d4 <ProcessMacCommands.isra.1.constprop.7+0x168>
                    linkAdrReq.Payload = &payload[macIndex - 1];
 8049636:	1e63      	subs	r3, r4, #1
 8049638:	442b      	add	r3, r5
 804963a:	930d      	str	r3, [sp, #52]	; 0x34
                    linkAdrReq.PayloadSize = commandsSize - ( macIndex - 1 );
 804963c:	f10a 0301 	add.w	r3, sl, #1
 8049640:	1b1c      	subs	r4, r3, r4
                    linkAdrReq.AdrEnabled = MacCtx.NvmCtx->AdrCtrlOn;
 8049642:	f8d6 3488 	ldr.w	r3, [r6, #1160]	; 0x488
                    linkAdrReq.PayloadSize = commandsSize - ( macIndex - 1 );
 8049646:	f88d 4038 	strb.w	r4, [sp, #56]	; 0x38
                    linkAdrReq.AdrEnabled = MacCtx.NvmCtx->AdrCtrlOn;
 804964a:	f893 20f2 	ldrb.w	r2, [r3, #242]	; 0xf2
 804964e:	f88d 203a 	strb.w	r2, [sp, #58]	; 0x3a
                    linkAdrReq.UplinkDwellTime = MacCtx.NvmCtx->MacParams.UplinkDwellTime;
 8049652:	f893 212c 	ldrb.w	r2, [r3, #300]	; 0x12c
 8049656:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
                    linkAdrReq.CurrentDatarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 804965a:	f893 20f9 	ldrb.w	r2, [r3, #249]	; 0xf9
 804965e:	f88d 203b 	strb.w	r2, [sp, #59]	; 0x3b
                    linkAdrReq.CurrentTxPower = MacCtx.NvmCtx->MacParams.ChannelsTxPower;
 8049662:	f893 20f8 	ldrb.w	r2, [r3, #248]	; 0xf8
 8049666:	f88d 203c 	strb.w	r2, [sp, #60]	; 0x3c
                    linkAdrReq.CurrentNbRep = MacCtx.NvmCtx->MacParams.ChannelsNbTrans;
 804966a:	f893 2118 	ldrb.w	r2, [r3, #280]	; 0x118
 804966e:	f88d 203d 	strb.w	r2, [sp, #61]	; 0x3d
                    linkAdrReq.Version = MacCtx.NvmCtx->Version;
 8049672:	f8d3 21d0 	ldr.w	r2, [r3, #464]	; 0x1d0
                    status = RegionLinkAdrReq( MacCtx.NvmCtx->Region, &linkAdrReq, &linkAdrDatarate,
 8049676:	7818      	ldrb	r0, [r3, #0]
                    linkAdrReq.Version = MacCtx.NvmCtx->Version;
 8049678:	920c      	str	r2, [sp, #48]	; 0x30
                    status = RegionLinkAdrReq( MacCtx.NvmCtx->Region, &linkAdrReq, &linkAdrDatarate,
 804967a:	ab08      	add	r3, sp, #32
 804967c:	9301      	str	r3, [sp, #4]
 804967e:	ab07      	add	r3, sp, #28
 8049680:	9300      	str	r3, [sp, #0]
 8049682:	f10d 0216 	add.w	r2, sp, #22
 8049686:	f10d 0317 	add.w	r3, sp, #23
 804968a:	a90c      	add	r1, sp, #48	; 0x30
 804968c:	f003 fa37 	bl	804cafe <RegionLinkAdrReq>
 8049690:	f88d 0015 	strb.w	r0, [sp, #21]
                    if( ( status & 0x07 ) == 0x07 )
 8049694:	f000 0007 	and.w	r0, r0, #7
 8049698:	2807      	cmp	r0, #7
 804969a:	d10d      	bne.n	80496b8 <ProcessMacCommands.isra.1.constprop.7+0x14c>
                        MacCtx.NvmCtx->MacParams.ChannelsDatarate = linkAdrDatarate;
 804969c:	f8d6 3488 	ldr.w	r3, [r6, #1160]	; 0x488
 80496a0:	f89d 2016 	ldrb.w	r2, [sp, #22]
 80496a4:	f883 20f9 	strb.w	r2, [r3, #249]	; 0xf9
                        MacCtx.NvmCtx->MacParams.ChannelsTxPower = linkAdrTxPower;
 80496a8:	f89d 2017 	ldrb.w	r2, [sp, #23]
 80496ac:	f883 20f8 	strb.w	r2, [r3, #248]	; 0xf8
                        MacCtx.NvmCtx->MacParams.ChannelsNbTrans = linkAdrNbRep;
 80496b0:	f89d 201c 	ldrb.w	r2, [sp, #28]
 80496b4:	f883 2118 	strb.w	r2, [r3, #280]	; 0x118
static void ProcessMacCommands( uint8_t *payload, uint8_t macIndex, uint8_t commandsSize, int8_t snr, LoRaMacRxSlot_t rxSlot )
 80496b8:	2700      	movs	r7, #0
                    for( uint8_t i = 0; i < ( linkAdrNbBytesParsed / 5 ); i++ )
 80496ba:	f04f 0905 	mov.w	r9, #5
 80496be:	b2fb      	uxtb	r3, r7
 80496c0:	f89d 4020 	ldrb.w	r4, [sp, #32]
 80496c4:	fbb4 f2f9 	udiv	r2, r4, r9
 80496c8:	4293      	cmp	r3, r2
 80496ca:	f107 0701 	add.w	r7, r7, #1
 80496ce:	d303      	bcc.n	80496d8 <ProcessMacCommands.isra.1.constprop.7+0x16c>
                    macIndex += linkAdrNbBytesParsed - 1;
 80496d0:	4444      	add	r4, r8
 80496d2:	b2e4      	uxtb	r4, r4
 80496d4:	2701      	movs	r7, #1
 80496d6:	e7a1      	b.n	804961c <ProcessMacCommands.isra.1.constprop.7+0xb0>
                        LoRaMacCommandsAddCmd( MOTE_MAC_LINK_ADR_ANS, &status, 1 );
 80496d8:	2201      	movs	r2, #1
 80496da:	f10d 0115 	add.w	r1, sp, #21
 80496de:	2003      	movs	r0, #3
 80496e0:	f002 fa6e 	bl	804bbc0 <LoRaMacCommandsAddCmd>
 80496e4:	e7eb      	b.n	80496be <ProcessMacCommands.isra.1.constprop.7+0x152>
                MacCtx.NvmCtx->MaxDCycle = payload[macIndex++] & 0x0F;
 80496e6:	5d2b      	ldrb	r3, [r5, r4]
 80496e8:	f8d6 1488 	ldr.w	r1, [r6, #1160]	; 0x488
 80496ec:	f003 030f 	and.w	r3, r3, #15
                MacCtx.NvmCtx->AggregatedDCycle = 1 << MacCtx.NvmCtx->MaxDCycle;
 80496f0:	2201      	movs	r2, #1
                MacCtx.NvmCtx->MaxDCycle = payload[macIndex++] & 0x0F;
 80496f2:	f881 313c 	strb.w	r3, [r1, #316]	; 0x13c
 80496f6:	f108 0802 	add.w	r8, r8, #2
                MacCtx.NvmCtx->AggregatedDCycle = 1 << MacCtx.NvmCtx->MaxDCycle;
 80496fa:	fa02 f303 	lsl.w	r3, r2, r3
 80496fe:	f8a1 31c2 	strh.w	r3, [r1, #450]	; 0x1c2
                MacCtx.NvmCtx->MaxDCycle = payload[macIndex++] & 0x0F;
 8049702:	fa5f f888 	uxtb.w	r8, r8
                LoRaMacCommandsAddCmd( MOTE_MAC_DUTY_CYCLE_ANS, macCmdPayload, 0 );
 8049706:	2200      	movs	r2, #0
 8049708:	a906      	add	r1, sp, #24
 804970a:	2004      	movs	r0, #4
                    LoRaMacCommandsAddCmd( MOTE_MAC_TX_PARAM_SETUP_ANS, macCmdPayload, 0 );
 804970c:	f002 fa58 	bl	804bbc0 <LoRaMacCommandsAddCmd>
 8049710:	e0b7      	b.n	8049882 <ProcessMacCommands.isra.1.constprop.7+0x316>
                status = 0x07;
 8049712:	2307      	movs	r3, #7
 8049714:	f88d 3015 	strb.w	r3, [sp, #21]
                rxParamSetupReq.DrOffset = ( payload[macIndex] >> 4 ) & 0x07;
 8049718:	5d2b      	ldrb	r3, [r5, r4]
 804971a:	f3c3 1202 	ubfx	r2, r3, #4, #3
                rxParamSetupReq.Datarate = payload[macIndex] & 0x0F;
 804971e:	f003 030f 	and.w	r3, r3, #15
                rxParamSetupReq.DrOffset = ( payload[macIndex] >> 4 ) & 0x07;
 8049722:	f88d 2031 	strb.w	r2, [sp, #49]	; 0x31
                rxParamSetupReq.Datarate = payload[macIndex] & 0x0F;
 8049726:	f88d 3030 	strb.w	r3, [sp, #48]	; 0x30
                rxParamSetupReq.Frequency |= ( uint32_t ) payload[macIndex++] << 8;
 804972a:	f108 0204 	add.w	r2, r8, #4
                rxParamSetupReq.Frequency = ( uint32_t ) payload[macIndex++];
 804972e:	f108 0303 	add.w	r3, r8, #3
                rxParamSetupReq.Frequency |= ( uint32_t ) payload[macIndex++] << 8;
 8049732:	b2db      	uxtb	r3, r3
                rxParamSetupReq.Frequency |= ( uint32_t ) payload[macIndex++] << 16;
 8049734:	b2d2      	uxtb	r2, r2
 8049736:	f108 0405 	add.w	r4, r8, #5
                macIndex++;
 804973a:	f108 0802 	add.w	r8, r8, #2
                rxParamSetupReq.Frequency |= ( uint32_t ) payload[macIndex++] << 8;
 804973e:	5ce9      	ldrb	r1, [r5, r3]
                rxParamSetupReq.Frequency |= ( uint32_t ) payload[macIndex++] << 16;
 8049740:	5cab      	ldrb	r3, [r5, r2]
                rxParamSetupReq.Frequency = ( uint32_t ) payload[macIndex++];
 8049742:	fa5f f888 	uxtb.w	r8, r8
                rxParamSetupReq.Frequency |= ( uint32_t ) payload[macIndex++] << 16;
 8049746:	041b      	lsls	r3, r3, #16
                rxParamSetupReq.Frequency = ( uint32_t ) payload[macIndex++];
 8049748:	f815 2008 	ldrb.w	r2, [r5, r8]
                rxParamSetupReq.Frequency |= ( uint32_t ) payload[macIndex++] << 16;
 804974c:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8049750:	4313      	orrs	r3, r2
                rxParamSetupReq.Frequency *= 100;
 8049752:	2264      	movs	r2, #100	; 0x64
 8049754:	4353      	muls	r3, r2
 8049756:	930d      	str	r3, [sp, #52]	; 0x34
                status = RegionRxParamSetupReq( MacCtx.NvmCtx->Region, &rxParamSetupReq );
 8049758:	f8d6 3488 	ldr.w	r3, [r6, #1160]	; 0x488
 804975c:	a90c      	add	r1, sp, #48	; 0x30
 804975e:	7818      	ldrb	r0, [r3, #0]
 8049760:	f003 f9dd 	bl	804cb1e <RegionRxParamSetupReq>
                if( ( status & 0x07 ) == 0x07 )
 8049764:	f000 0307 	and.w	r3, r0, #7
 8049768:	2b07      	cmp	r3, #7
                rxParamSetupReq.Frequency |= ( uint32_t ) payload[macIndex++] << 16;
 804976a:	b2e4      	uxtb	r4, r4
                status = RegionRxParamSetupReq( MacCtx.NvmCtx->Region, &rxParamSetupReq );
 804976c:	f88d 0015 	strb.w	r0, [sp, #21]
                if( ( status & 0x07 ) == 0x07 )
 8049770:	d110      	bne.n	8049794 <ProcessMacCommands.isra.1.constprop.7+0x228>
                    MacCtx.NvmCtx->MacParams.Rx2Channel.Datarate = rxParamSetupReq.Datarate;
 8049772:	f8d6 3488 	ldr.w	r3, [r6, #1160]	; 0x488
 8049776:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
 804977a:	f883 2120 	strb.w	r2, [r3, #288]	; 0x120
                    MacCtx.NvmCtx->MacParams.RxCChannel.Datarate = rxParamSetupReq.Datarate;
 804977e:	f883 2128 	strb.w	r2, [r3, #296]	; 0x128
                    MacCtx.NvmCtx->MacParams.Rx2Channel.Frequency = rxParamSetupReq.Frequency;
 8049782:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8049784:	f8c3 211c 	str.w	r2, [r3, #284]	; 0x11c
                    MacCtx.NvmCtx->MacParams.RxCChannel.Frequency = rxParamSetupReq.Frequency;
 8049788:	f8c3 2124 	str.w	r2, [r3, #292]	; 0x124
                    MacCtx.NvmCtx->MacParams.Rx1DrOffset = rxParamSetupReq.DrOffset;
 804978c:	f89d 2031 	ldrb.w	r2, [sp, #49]	; 0x31
 8049790:	f883 2119 	strb.w	r2, [r3, #281]	; 0x119
                macCmdPayload[0] = status;
 8049794:	a910      	add	r1, sp, #64	; 0x40
                LoRaMacCommandsAddCmd( MOTE_MAC_RX_PARAM_SETUP_ANS, macCmdPayload, 1 );
 8049796:	2201      	movs	r2, #1
                macCmdPayload[0] = status;
 8049798:	f801 0d28 	strb.w	r0, [r1, #-40]!
                LoRaMacCommandsAddCmd( MOTE_MAC_RX_PARAM_SETUP_ANS, macCmdPayload, 1 );
 804979c:	2005      	movs	r0, #5
                LoRaMacCommandsAddCmd( MOTE_MAC_DL_CHANNEL_ANS, macCmdPayload, 1 );
 804979e:	f002 fa0f 	bl	804bbc0 <LoRaMacCommandsAddCmd>
    MacCtx.MacFlags.Bits.MlmeSchedUplinkInd = 1;
 80497a2:	f896 3485 	ldrb.w	r3, [r6, #1157]	; 0x485
 80497a6:	f043 0310 	orr.w	r3, r3, #16
 80497aa:	f886 3485 	strb.w	r3, [r6, #1157]	; 0x485
 80497ae:	e735      	b.n	804961c <ProcessMacCommands.isra.1.constprop.7+0xb0>
                if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->GetBatteryLevel != NULL ) )
 80497b0:	f8d6 334c 	ldr.w	r3, [r6, #844]	; 0x34c
 80497b4:	b173      	cbz	r3, 80497d4 <ProcessMacCommands.isra.1.constprop.7+0x268>
 80497b6:	681b      	ldr	r3, [r3, #0]
 80497b8:	b163      	cbz	r3, 80497d4 <ProcessMacCommands.isra.1.constprop.7+0x268>
                    batteryLevel = MacCtx.MacCallbacks->GetBatteryLevel( );
 80497ba:	4798      	blx	r3
                macCmdPayload[1] = ( uint8_t )( snr & 0x3F );
 80497bc:	f00b 033f 	and.w	r3, fp, #63	; 0x3f
                macCmdPayload[0] = batteryLevel;
 80497c0:	f88d 0018 	strb.w	r0, [sp, #24]
                macCmdPayload[1] = ( uint8_t )( snr & 0x3F );
 80497c4:	f88d 3019 	strb.w	r3, [sp, #25]
                LoRaMacCommandsAddCmd( MOTE_MAC_DEV_STATUS_ANS, macCmdPayload, 2 );
 80497c8:	2202      	movs	r2, #2
 80497ca:	a906      	add	r1, sp, #24
 80497cc:	2006      	movs	r0, #6
                    LoRaMacCommandsAddCmd( MOTE_MAC_BEACON_FREQ_ANS, macCmdPayload, 1 );
 80497ce:	f002 f9f7 	bl	804bbc0 <LoRaMacCommandsAddCmd>
 80497d2:	e723      	b.n	804961c <ProcessMacCommands.isra.1.constprop.7+0xb0>
                uint8_t batteryLevel = BAT_LEVEL_NO_MEASURE;
 80497d4:	20ff      	movs	r0, #255	; 0xff
 80497d6:	e7f1      	b.n	80497bc <ProcessMacCommands.isra.1.constprop.7+0x250>
                status = 0x03;
 80497d8:	2303      	movs	r3, #3
 80497da:	f88d 3015 	strb.w	r3, [sp, #21]
                newChannelReq.ChannelId = payload[macIndex++];
 80497de:	5d2b      	ldrb	r3, [r5, r4]
 80497e0:	f88d 3024 	strb.w	r3, [sp, #36]	; 0x24
                newChannelReq.NewChannel = &chParam;
 80497e4:	ab0c      	add	r3, sp, #48	; 0x30
 80497e6:	9308      	str	r3, [sp, #32]
                chParam.Frequency |= ( uint32_t ) payload[macIndex++] << 8;
 80497e8:	f108 0204 	add.w	r2, r8, #4
                chParam.Frequency = ( uint32_t ) payload[macIndex++];
 80497ec:	f108 0303 	add.w	r3, r8, #3
                chParam.Frequency |= ( uint32_t ) payload[macIndex++] << 8;
 80497f0:	b2db      	uxtb	r3, r3
                chParam.Frequency |= ( uint32_t ) payload[macIndex++] << 16;
 80497f2:	b2d2      	uxtb	r2, r2
                chParam.Frequency |= ( uint32_t ) payload[macIndex++] << 8;
 80497f4:	5ce9      	ldrb	r1, [r5, r3]
                chParam.Frequency |= ( uint32_t ) payload[macIndex++] << 16;
 80497f6:	5cab      	ldrb	r3, [r5, r2]
                newChannelReq.ChannelId = payload[macIndex++];
 80497f8:	f108 0202 	add.w	r2, r8, #2
                chParam.Frequency = ( uint32_t ) payload[macIndex++];
 80497fc:	b2d2      	uxtb	r2, r2
                chParam.Frequency |= ( uint32_t ) payload[macIndex++] << 16;
 80497fe:	041b      	lsls	r3, r3, #16
                chParam.Frequency = ( uint32_t ) payload[macIndex++];
 8049800:	5caa      	ldrb	r2, [r5, r2]
                chParam.Frequency |= ( uint32_t ) payload[macIndex++] << 16;
 8049802:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8049806:	4313      	orrs	r3, r2
                chParam.DrRange.Value = payload[macIndex++];
 8049808:	f108 0406 	add.w	r4, r8, #6
                chParam.Frequency *= 100;
 804980c:	2264      	movs	r2, #100	; 0x64
                chParam.Frequency |= ( uint32_t ) payload[macIndex++] << 16;
 804980e:	f108 0805 	add.w	r8, r8, #5
                chParam.Frequency *= 100;
 8049812:	4353      	muls	r3, r2
                chParam.DrRange.Value = payload[macIndex++];
 8049814:	fa5f f888 	uxtb.w	r8, r8
                chParam.Frequency *= 100;
 8049818:	930c      	str	r3, [sp, #48]	; 0x30
                chParam.Rx1Frequency = 0;
 804981a:	2300      	movs	r3, #0
 804981c:	930d      	str	r3, [sp, #52]	; 0x34
                chParam.DrRange.Value = payload[macIndex++];
 804981e:	f815 3008 	ldrb.w	r3, [r5, r8]
 8049822:	f88d 3038 	strb.w	r3, [sp, #56]	; 0x38
                status = RegionNewChannelReq( MacCtx.NvmCtx->Region, &newChannelReq );
 8049826:	f8d6 3488 	ldr.w	r3, [r6, #1160]	; 0x488
 804982a:	a908      	add	r1, sp, #32
 804982c:	7818      	ldrb	r0, [r3, #0]
 804982e:	f003 f97d 	bl	804cb2c <RegionNewChannelReq>
                macCmdPayload[0] = status;
 8049832:	a910      	add	r1, sp, #64	; 0x40
                status = RegionNewChannelReq( MacCtx.NvmCtx->Region, &newChannelReq );
 8049834:	f88d 0015 	strb.w	r0, [sp, #21]
                macCmdPayload[0] = status;
 8049838:	f801 0d28 	strb.w	r0, [r1, #-40]!
                chParam.DrRange.Value = payload[macIndex++];
 804983c:	b2e4      	uxtb	r4, r4
                LoRaMacCommandsAddCmd( MOTE_MAC_NEW_CHANNEL_ANS, macCmdPayload, 1 );
 804983e:	2201      	movs	r2, #1
 8049840:	2007      	movs	r0, #7
 8049842:	e7c4      	b.n	80497ce <ProcessMacCommands.isra.1.constprop.7+0x262>
                uint8_t delay = payload[macIndex++] & 0x0F;
 8049844:	5d2b      	ldrb	r3, [r5, r4]
                MacCtx.NvmCtx->MacParams.ReceiveDelay1 = delay * 1000;
 8049846:	f8d6 1488 	ldr.w	r1, [r6, #1160]	; 0x488
                    delay++;
 804984a:	f013 020f 	ands.w	r2, r3, #15
 804984e:	bf08      	it	eq
 8049850:	2201      	moveq	r2, #1
                MacCtx.NvmCtx->MacParams.ReceiveDelay1 = delay * 1000;
 8049852:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8049856:	4353      	muls	r3, r2
 8049858:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
                MacCtx.NvmCtx->MacParams.ReceiveDelay2 = MacCtx.NvmCtx->MacParams.ReceiveDelay1 + 1000;
 804985c:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 8049860:	f8c1 310c 	str.w	r3, [r1, #268]	; 0x10c
                LoRaMacCommandsAddCmd( MOTE_MAC_RX_TIMING_SETUP_ANS, macCmdPayload, 0 );
 8049864:	2200      	movs	r2, #0
 8049866:	a906      	add	r1, sp, #24
 8049868:	2008      	movs	r0, #8
 804986a:	f002 f9a9 	bl	804bbc0 <LoRaMacCommandsAddCmd>
    MacCtx.MacFlags.Bits.MlmeSchedUplinkInd = 1;
 804986e:	f896 3485 	ldrb.w	r3, [r6, #1157]	; 0x485
                uint8_t delay = payload[macIndex++] & 0x0F;
 8049872:	f108 0802 	add.w	r8, r8, #2
    MacCtx.MacFlags.Bits.MlmeSchedUplinkInd = 1;
 8049876:	f043 0310 	orr.w	r3, r3, #16
                uint8_t delay = payload[macIndex++] & 0x0F;
 804987a:	fa5f f888 	uxtb.w	r8, r8
    MacCtx.MacFlags.Bits.MlmeSchedUplinkInd = 1;
 804987e:	f886 3485 	strb.w	r3, [r6, #1157]	; 0x485
                uint8_t delay = payload[macIndex++] & 0x0F;
 8049882:	4644      	mov	r4, r8
 8049884:	e6ca      	b.n	804961c <ProcessMacCommands.isra.1.constprop.7+0xb0>
 8049886:	bf00      	nop
 8049888:	2000299c 	.word	0x2000299c
                uint8_t eirpDwellTime = payload[macIndex++];
 804988c:	5d2b      	ldrb	r3, [r5, r4]
                txParamSetupReq.UplinkDwellTime = 0;
 804988e:	2200      	movs	r2, #0
 8049890:	f88d 201c 	strb.w	r2, [sp, #28]
                if( ( eirpDwellTime & 0x20 ) == 0x20 )
 8049894:	f013 0220 	ands.w	r2, r3, #32
                    txParamSetupReq.DownlinkDwellTime = 1;
 8049898:	bf18      	it	ne
 804989a:	2201      	movne	r2, #1
 804989c:	f88d 201d 	strb.w	r2, [sp, #29]
                if( ( eirpDwellTime & 0x10 ) == 0x10 )
 80498a0:	06da      	lsls	r2, r3, #27
                txParamSetupReq.MaxEirp = eirpDwellTime & 0x0F;
 80498a2:	f003 030f 	and.w	r3, r3, #15
                    txParamSetupReq.UplinkDwellTime = 1;
 80498a6:	bf48      	it	mi
 80498a8:	2201      	movmi	r2, #1
                txParamSetupReq.MaxEirp = eirpDwellTime & 0x0F;
 80498aa:	f88d 301e 	strb.w	r3, [sp, #30]
                if( RegionTxParamSetupReq( MacCtx.NvmCtx->Region, &txParamSetupReq ) != -1 )
 80498ae:	f8d6 3488 	ldr.w	r3, [r6, #1160]	; 0x488
                    txParamSetupReq.UplinkDwellTime = 1;
 80498b2:	bf48      	it	mi
 80498b4:	f88d 201c 	strbmi.w	r2, [sp, #28]
                if( RegionTxParamSetupReq( MacCtx.NvmCtx->Region, &txParamSetupReq ) != -1 )
 80498b8:	a907      	add	r1, sp, #28
 80498ba:	7818      	ldrb	r0, [r3, #0]
 80498bc:	f003 f93d 	bl	804cb3a <RegionTxParamSetupReq>
                uint8_t eirpDwellTime = payload[macIndex++];
 80498c0:	f108 0802 	add.w	r8, r8, #2
                if( RegionTxParamSetupReq( MacCtx.NvmCtx->Region, &txParamSetupReq ) != -1 )
 80498c4:	3001      	adds	r0, #1
                uint8_t eirpDwellTime = payload[macIndex++];
 80498c6:	fa5f f888 	uxtb.w	r8, r8
                if( RegionTxParamSetupReq( MacCtx.NvmCtx->Region, &txParamSetupReq ) != -1 )
 80498ca:	d0da      	beq.n	8049882 <ProcessMacCommands.isra.1.constprop.7+0x316>
                    MacCtx.NvmCtx->MacParams.UplinkDwellTime = txParamSetupReq.UplinkDwellTime;
 80498cc:	f8d6 3488 	ldr.w	r3, [r6, #1160]	; 0x488
 80498d0:	f89d 201c 	ldrb.w	r2, [sp, #28]
 80498d4:	f883 212c 	strb.w	r2, [r3, #300]	; 0x12c
                    MacCtx.NvmCtx->MacParams.DownlinkDwellTime = txParamSetupReq.DownlinkDwellTime;
 80498d8:	f89d 101d 	ldrb.w	r1, [sp, #29]
 80498dc:	f883 112d 	strb.w	r1, [r3, #301]	; 0x12d
                    MacCtx.NvmCtx->MacParams.MaxEirp = LoRaMacMaxEirpTable[txParamSetupReq.MaxEirp];
 80498e0:	f89d 101e 	ldrb.w	r1, [sp, #30]
 80498e4:	487e      	ldr	r0, [pc, #504]	; (8049ae0 <ProcessMacCommands.isra.1.constprop.7+0x574>)
 80498e6:	5c41      	ldrb	r1, [r0, r1]
 80498e8:	ee07 1a90 	vmov	s15, r1
 80498ec:	eef8 7a67 	vcvt.f32.u32	s15, s15
                    getPhy.Attribute = PHY_MIN_TX_DR;
 80498f0:	2102      	movs	r1, #2
                    MacCtx.NvmCtx->MacParams.MaxEirp = LoRaMacMaxEirpTable[txParamSetupReq.MaxEirp];
 80498f2:	edc3 7a4c 	vstr	s15, [r3, #304]	; 0x130
                    getPhy.UplinkDwellTime = MacCtx.NvmCtx->MacParams.UplinkDwellTime;
 80498f6:	f88d 2022 	strb.w	r2, [sp, #34]	; 0x22
                    getPhy.Attribute = PHY_MIN_TX_DR;
 80498fa:	f88d 1020 	strb.w	r1, [sp, #32]
                    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 80498fe:	7818      	ldrb	r0, [r3, #0]
 8049900:	a908      	add	r1, sp, #32
 8049902:	f003 f8a2 	bl	804ca4a <RegionGetPhyParam>
                    MacCtx.NvmCtx->MacParams.ChannelsDatarate = MAX( MacCtx.NvmCtx->MacParams.ChannelsDatarate, ( int8_t )phyParam.Value );
 8049906:	f8d6 3488 	ldr.w	r3, [r6, #1160]	; 0x488
                    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804990a:	900c      	str	r0, [sp, #48]	; 0x30
                    MacCtx.NvmCtx->MacParams.ChannelsDatarate = MAX( MacCtx.NvmCtx->MacParams.ChannelsDatarate, ( int8_t )phyParam.Value );
 804990c:	f993 20f9 	ldrsb.w	r2, [r3, #249]	; 0xf9
 8049910:	b240      	sxtb	r0, r0
 8049912:	4290      	cmp	r0, r2
 8049914:	bfb8      	it	lt
 8049916:	4610      	movlt	r0, r2
 8049918:	f883 00f9 	strb.w	r0, [r3, #249]	; 0xf9
                    LoRaMacCommandsAddCmd( MOTE_MAC_TX_PARAM_SETUP_ANS, macCmdPayload, 0 );
 804991c:	2200      	movs	r2, #0
 804991e:	a906      	add	r1, sp, #24
 8049920:	2009      	movs	r0, #9
 8049922:	e6f3      	b.n	804970c <ProcessMacCommands.isra.1.constprop.7+0x1a0>
                status = 0x03;
 8049924:	2303      	movs	r3, #3
 8049926:	f88d 3015 	strb.w	r3, [sp, #21]
                dlChannelReq.ChannelId = payload[macIndex++];
 804992a:	5d2b      	ldrb	r3, [r5, r4]
 804992c:	f88d 3030 	strb.w	r3, [sp, #48]	; 0x30
                dlChannelReq.Rx1Frequency |= ( uint32_t ) payload[macIndex++] << 8;
 8049930:	f108 0204 	add.w	r2, r8, #4
                dlChannelReq.Rx1Frequency = ( uint32_t ) payload[macIndex++];
 8049934:	f108 0303 	add.w	r3, r8, #3
                dlChannelReq.Rx1Frequency |= ( uint32_t ) payload[macIndex++] << 8;
 8049938:	b2db      	uxtb	r3, r3
                dlChannelReq.Rx1Frequency |= ( uint32_t ) payload[macIndex++] << 16;
 804993a:	b2d2      	uxtb	r2, r2
 804993c:	f108 0405 	add.w	r4, r8, #5
                dlChannelReq.ChannelId = payload[macIndex++];
 8049940:	f108 0802 	add.w	r8, r8, #2
                dlChannelReq.Rx1Frequency |= ( uint32_t ) payload[macIndex++] << 8;
 8049944:	5ce9      	ldrb	r1, [r5, r3]
                dlChannelReq.Rx1Frequency |= ( uint32_t ) payload[macIndex++] << 16;
 8049946:	5cab      	ldrb	r3, [r5, r2]
                dlChannelReq.Rx1Frequency = ( uint32_t ) payload[macIndex++];
 8049948:	fa5f f888 	uxtb.w	r8, r8
                dlChannelReq.Rx1Frequency |= ( uint32_t ) payload[macIndex++] << 16;
 804994c:	041b      	lsls	r3, r3, #16
                dlChannelReq.Rx1Frequency = ( uint32_t ) payload[macIndex++];
 804994e:	f815 2008 	ldrb.w	r2, [r5, r8]
                dlChannelReq.Rx1Frequency |= ( uint32_t ) payload[macIndex++] << 16;
 8049952:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8049956:	4313      	orrs	r3, r2
                dlChannelReq.Rx1Frequency *= 100;
 8049958:	2264      	movs	r2, #100	; 0x64
 804995a:	4353      	muls	r3, r2
 804995c:	930d      	str	r3, [sp, #52]	; 0x34
                status = RegionDlChannelReq( MacCtx.NvmCtx->Region, &dlChannelReq );
 804995e:	f8d6 3488 	ldr.w	r3, [r6, #1160]	; 0x488
 8049962:	a90c      	add	r1, sp, #48	; 0x30
 8049964:	7818      	ldrb	r0, [r3, #0]
 8049966:	f003 f8ef 	bl	804cb48 <RegionDlChannelReq>
                macCmdPayload[0] = status;
 804996a:	a910      	add	r1, sp, #64	; 0x40
                status = RegionDlChannelReq( MacCtx.NvmCtx->Region, &dlChannelReq );
 804996c:	f88d 0015 	strb.w	r0, [sp, #21]
                macCmdPayload[0] = status;
 8049970:	f801 0d28 	strb.w	r0, [r1, #-40]!
                dlChannelReq.Rx1Frequency |= ( uint32_t ) payload[macIndex++] << 16;
 8049974:	b2e4      	uxtb	r4, r4
                LoRaMacCommandsAddCmd( MOTE_MAC_DL_CHANNEL_ANS, macCmdPayload, 1 );
 8049976:	2201      	movs	r2, #1
 8049978:	200a      	movs	r0, #10
 804997a:	e710      	b.n	804979e <ProcessMacCommands.isra.1.constprop.7+0x232>
                SysTime_t sysTime = { 0 };
 804997c:	2300      	movs	r3, #0
 804997e:	f8ad 3026 	strh.w	r3, [sp, #38]	; 0x26
                gpsEpochTime.Seconds |= ( uint32_t )payload[macIndex++] << 8;
 8049982:	f108 0203 	add.w	r2, r8, #3
                gpsEpochTime.Seconds = ( uint32_t )payload[macIndex++];
 8049986:	f108 0302 	add.w	r3, r8, #2
                gpsEpochTime.Seconds |= ( uint32_t )payload[macIndex++] << 8;
 804998a:	b2db      	uxtb	r3, r3
                gpsEpochTime.Seconds |= ( uint32_t )payload[macIndex++] << 16;
 804998c:	b2d2      	uxtb	r2, r2
                gpsEpochTime.Seconds |= ( uint32_t )payload[macIndex++] << 8;
 804998e:	5ce9      	ldrb	r1, [r5, r3]
                gpsEpochTime.Seconds |= ( uint32_t )payload[macIndex++] << 16;
 8049990:	5cab      	ldrb	r3, [r5, r2]
                gpsEpochTime.Seconds = ( uint32_t )payload[macIndex++];
 8049992:	5d2a      	ldrb	r2, [r5, r4]
                gpsEpochTime.Seconds |= ( uint32_t )payload[macIndex++] << 16;
 8049994:	041b      	lsls	r3, r3, #16
 8049996:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 804999a:	4313      	orrs	r3, r2
 804999c:	f108 0204 	add.w	r2, r8, #4
                gpsEpochTime.SubSeconds = payload[macIndex++];
 80499a0:	f108 0406 	add.w	r4, r8, #6
                gpsEpochTime.Seconds |= ( uint32_t )payload[macIndex++] << 24;
 80499a4:	b2d2      	uxtb	r2, r2
 80499a6:	f108 0805 	add.w	r8, r8, #5
                gpsEpochTime.SubSeconds = payload[macIndex++];
 80499aa:	fa5f f888 	uxtb.w	r8, r8
                gpsEpochTime.Seconds |= ( uint32_t )payload[macIndex++] << 24;
 80499ae:	5caa      	ldrb	r2, [r5, r2]
                gpsEpochTime.SubSeconds = ( int16_t )( ( ( int32_t )gpsEpochTime.SubSeconds * 1000 ) >> 8 );
 80499b0:	f815 1008 	ldrb.w	r1, [r5, r8]
                gpsEpochTime.Seconds |= ( uint32_t )payload[macIndex++] << 24;
 80499b4:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
                gpsEpochTime.SubSeconds = ( int16_t )( ( ( int32_t )gpsEpochTime.SubSeconds * 1000 ) >> 8 );
 80499b8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80499bc:	434a      	muls	r2, r1
                sysTimeCurrent = SysTimeGet( );
 80499be:	f10d 0930 	add.w	r9, sp, #48	; 0x30
                gpsEpochTime.SubSeconds = ( int16_t )( ( ( int32_t )gpsEpochTime.SubSeconds * 1000 ) >> 8 );
 80499c2:	1212      	asrs	r2, r2, #8
                sysTimeCurrent = SysTimeGet( );
 80499c4:	4648      	mov	r0, r9
                gpsEpochTime.Seconds |= ( uint32_t )payload[macIndex++] << 24;
 80499c6:	9303      	str	r3, [sp, #12]
                gpsEpochTime.SubSeconds = ( int16_t )( ( ( int32_t )gpsEpochTime.SubSeconds * 1000 ) >> 8 );
 80499c8:	f8ad 2024 	strh.w	r2, [sp, #36]	; 0x24
                sysTimeCurrent = SysTimeGet( );
 80499cc:	f004 fd61 	bl	804e492 <SysTimeGet>
                sysTime.Seconds += UNIX_GPS_EPOCH_OFFSET;
 80499d0:	9b03      	ldr	r3, [sp, #12]
 80499d2:	f103 5396 	add.w	r3, r3, #314572800	; 0x12c00000
 80499d6:	f503 13a9 	add.w	r3, r3, #1384448	; 0x152000
 80499da:	f503 53ec 	add.w	r3, r3, #7552	; 0x1d80
                sysTime = SysTimeAdd( sysTimeCurrent, SysTimeSub( sysTime, MacCtx.LastTxSysTime ) );
 80499de:	9308      	str	r3, [sp, #32]
 80499e0:	f8d6 3340 	ldr.w	r3, [r6, #832]	; 0x340
 80499e4:	9300      	str	r3, [sp, #0]
 80499e6:	f10d 0820 	add.w	r8, sp, #32
 80499ea:	f8d6 333c 	ldr.w	r3, [r6, #828]	; 0x33c
 80499ee:	e898 0006 	ldmia.w	r8, {r1, r2}
 80499f2:	a80a      	add	r0, sp, #40	; 0x28
 80499f4:	f004 fd10 	bl	804e418 <SysTimeSub>
 80499f8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80499fa:	9300      	str	r3, [sp, #0]
 80499fc:	e899 0006 	ldmia.w	r9, {r1, r2}
 8049a00:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8049a02:	4640      	mov	r0, r8
 8049a04:	f004 fcec 	bl	804e3e0 <SysTimeAdd>
                SysTimeSet( sysTime );
 8049a08:	e898 0003 	ldmia.w	r8, {r0, r1}
 8049a0c:	f004 fd20 	bl	804e450 <SysTimeSet>
                LoRaMacClassBDeviceTimeAns( );
 8049a10:	f002 f8a3 	bl	804bb5a <LoRaMacClassBDeviceTimeAns>
                MacCtx.McpsIndication.DeviceTimeAnsReceived = true;
 8049a14:	2301      	movs	r3, #1
                gpsEpochTime.SubSeconds = payload[macIndex++];
 8049a16:	b2e4      	uxtb	r4, r4
                MacCtx.McpsIndication.DeviceTimeAnsReceived = true;
 8049a18:	f886 343c 	strb.w	r3, [r6, #1084]	; 0x43c
 8049a1c:	e5fe      	b.n	804961c <ProcessMacCommands.isra.1.constprop.7+0xb0>
                if( ( MacCtx.RxSlot != RX_SLOT_WIN_CLASS_B_PING_SLOT ) && ( MacCtx.RxSlot != RX_SLOT_WIN_CLASS_B_MULTICAST_SLOT ) )
 8049a1e:	f896 3484 	ldrb.w	r3, [r6, #1156]	; 0x484
 8049a22:	3b04      	subs	r3, #4
 8049a24:	2b01      	cmp	r3, #1
 8049a26:	f67f adf9 	bls.w	804961c <ProcessMacCommands.isra.1.constprop.7+0xb0>
                    LoRaMacClassBPingSlotInfoAns( );
 8049a2a:	f002 f892 	bl	804bb52 <LoRaMacClassBPingSlotInfoAns>
 8049a2e:	e5f5      	b.n	804961c <ProcessMacCommands.isra.1.constprop.7+0xb0>
                frequency = ( uint32_t )payload[macIndex++];
 8049a30:	f108 0202 	add.w	r2, r8, #2
                frequency |= ( uint32_t )payload[macIndex++] << 8;
 8049a34:	b2d2      	uxtb	r2, r2
                frequency = ( uint32_t )payload[macIndex++];
 8049a36:	5d29      	ldrb	r1, [r5, r4]
                frequency |= ( uint32_t )payload[macIndex++] << 8;
 8049a38:	5ca8      	ldrb	r0, [r5, r2]
 8049a3a:	f108 0203 	add.w	r2, r8, #3
                frequency |= ( uint32_t )payload[macIndex++] << 16;
 8049a3e:	b2d2      	uxtb	r2, r2
                datarate = payload[macIndex++] & 0x0F;
 8049a40:	f108 0405 	add.w	r4, r8, #5
                frequency |= ( uint32_t )payload[macIndex++] << 16;
 8049a44:	5cab      	ldrb	r3, [r5, r2]
 8049a46:	f108 0804 	add.w	r8, r8, #4
                datarate = payload[macIndex++] & 0x0F;
 8049a4a:	fa5f f888 	uxtb.w	r8, r8
                frequency |= ( uint32_t )payload[macIndex++] << 16;
 8049a4e:	041b      	lsls	r3, r3, #16
 8049a50:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
                datarate = payload[macIndex++] & 0x0F;
 8049a54:	f815 0008 	ldrb.w	r0, [r5, r8]
                frequency |= ( uint32_t )payload[macIndex++] << 16;
 8049a58:	430b      	orrs	r3, r1
                status = LoRaMacClassBPingSlotChannelReq( datarate, frequency );
 8049a5a:	2164      	movs	r1, #100	; 0x64
 8049a5c:	4359      	muls	r1, r3
 8049a5e:	f000 000f 	and.w	r0, r0, #15
 8049a62:	f002 f877 	bl	804bb54 <LoRaMacClassBPingSlotChannelReq>
                macCmdPayload[0] = status;
 8049a66:	a910      	add	r1, sp, #64	; 0x40
                datarate = payload[macIndex++] & 0x0F;
 8049a68:	b2e4      	uxtb	r4, r4
                macCmdPayload[0] = status;
 8049a6a:	f801 0d28 	strb.w	r0, [r1, #-40]!
                LoRaMacCommandsAddCmd( MOTE_MAC_PING_SLOT_FREQ_ANS, macCmdPayload, 1 );
 8049a6e:	2201      	movs	r2, #1
 8049a70:	2011      	movs	r0, #17
 8049a72:	e6ac      	b.n	80497ce <ProcessMacCommands.isra.1.constprop.7+0x262>
                beaconTimingDelay = ( uint16_t )payload[macIndex++];
 8049a74:	f108 0302 	add.w	r3, r8, #2
                beaconTimingDelay |= ( uint16_t )payload[macIndex++] << 8;
 8049a78:	b2db      	uxtb	r3, r3
                LoRaMacClassBBeaconTimingAns( beaconTimingDelay, beaconTimingChannel, RxDoneParams.LastRxDone );
 8049a7a:	4a1a      	ldr	r2, [pc, #104]	; (8049ae4 <ProcessMacCommands.isra.1.constprop.7+0x578>)
                beaconTimingDelay |= ( uint16_t )payload[macIndex++] << 8;
 8049a7c:	5ce8      	ldrb	r0, [r5, r3]
 8049a7e:	5d2b      	ldrb	r3, [r5, r4]
                LoRaMacClassBBeaconTimingAns( beaconTimingDelay, beaconTimingChannel, RxDoneParams.LastRxDone );
 8049a80:	6812      	ldr	r2, [r2, #0]
                beaconTimingChannel = payload[macIndex++];
 8049a82:	f108 0404 	add.w	r4, r8, #4
                beaconTimingDelay |= ( uint16_t )payload[macIndex++] << 8;
 8049a86:	f108 0803 	add.w	r8, r8, #3
                beaconTimingChannel = payload[macIndex++];
 8049a8a:	fa5f f888 	uxtb.w	r8, r8
                LoRaMacClassBBeaconTimingAns( beaconTimingDelay, beaconTimingChannel, RxDoneParams.LastRxDone );
 8049a8e:	ea43 2000 	orr.w	r0, r3, r0, lsl #8
 8049a92:	f815 1008 	ldrb.w	r1, [r5, r8]
                beaconTimingChannel = payload[macIndex++];
 8049a96:	b2e4      	uxtb	r4, r4
                LoRaMacClassBBeaconTimingAns( beaconTimingDelay, beaconTimingChannel, RxDoneParams.LastRxDone );
 8049a98:	f002 f85e 	bl	804bb58 <LoRaMacClassBBeaconTimingAns>
 8049a9c:	e5be      	b.n	804961c <ProcessMacCommands.isra.1.constprop.7+0xb0>
                    frequency = ( uint32_t )payload[macIndex++];
 8049a9e:	5d28      	ldrb	r0, [r5, r4]
 8049aa0:	f108 0302 	add.w	r3, r8, #2
                    frequency |= ( uint32_t )payload[macIndex++] << 16;
 8049aa4:	f108 0404 	add.w	r4, r8, #4
                    frequency |= ( uint32_t )payload[macIndex++] << 8;
 8049aa8:	f108 0803 	add.w	r8, r8, #3
 8049aac:	b2db      	uxtb	r3, r3
                    frequency |= ( uint32_t )payload[macIndex++] << 16;
 8049aae:	fa5f f888 	uxtb.w	r8, r8
                    frequency |= ( uint32_t )payload[macIndex++] << 8;
 8049ab2:	5cea      	ldrb	r2, [r5, r3]
                    frequency |= ( uint32_t )payload[macIndex++] << 16;
 8049ab4:	f815 3008 	ldrb.w	r3, [r5, r8]
 8049ab8:	041b      	lsls	r3, r3, #16
 8049aba:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8049abe:	4303      	orrs	r3, r0
                    if( LoRaMacClassBBeaconFreqReq( frequency ) == true )
 8049ac0:	2064      	movs	r0, #100	; 0x64
 8049ac2:	4358      	muls	r0, r3
                    frequency |= ( uint32_t )payload[macIndex++] << 16;
 8049ac4:	b2e4      	uxtb	r4, r4
                    if( LoRaMacClassBBeaconFreqReq( frequency ) == true )
 8049ac6:	f002 f849 	bl	804bb5c <LoRaMacClassBBeaconFreqReq>
 8049aca:	b130      	cbz	r0, 8049ada <ProcessMacCommands.isra.1.constprop.7+0x56e>
                        macCmdPayload[0] = 1;
 8049acc:	2301      	movs	r3, #1
 8049ace:	f88d 3018 	strb.w	r3, [sp, #24]
                    LoRaMacCommandsAddCmd( MOTE_MAC_BEACON_FREQ_ANS, macCmdPayload, 1 );
 8049ad2:	2201      	movs	r2, #1
 8049ad4:	a906      	add	r1, sp, #24
 8049ad6:	2013      	movs	r0, #19
 8049ad8:	e679      	b.n	80497ce <ProcessMacCommands.isra.1.constprop.7+0x262>
                        macCmdPayload[0] = 0;
 8049ada:	f88d 0018 	strb.w	r0, [sp, #24]
 8049ade:	e7f8      	b.n	8049ad2 <ProcessMacCommands.isra.1.constprop.7+0x566>
 8049ae0:	08052c68 	.word	0x08052c68
 8049ae4:	20005f74 	.word	0x20005f74

08049ae8 <LoRaMacIsBusy>:
    if( ( MacCtx.MacState == LORAMAC_IDLE ) &&
 8049ae8:	4b06      	ldr	r3, [pc, #24]	; (8049b04 <LoRaMacIsBusy+0x1c>)
 8049aea:	f8d3 2344 	ldr.w	r2, [r3, #836]	; 0x344
 8049aee:	b932      	cbnz	r2, 8049afe <LoRaMacIsBusy+0x16>
 8049af0:	f893 0486 	ldrb.w	r0, [r3, #1158]	; 0x486
 8049af4:	f110 30ff 	adds.w	r0, r0, #4294967295
 8049af8:	bf18      	it	ne
 8049afa:	2001      	movne	r0, #1
 8049afc:	4770      	bx	lr
    return true;
 8049afe:	2001      	movs	r0, #1
}
 8049b00:	4770      	bx	lr
 8049b02:	bf00      	nop
 8049b04:	2000299c 	.word	0x2000299c

08049b08 <PrepareFrame>:
{
 8049b08:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8049b0c:	f8bd b030 	ldrh.w	fp, [sp, #48]	; 0x30
    MacCtx.PktBufferLen = 0;
 8049b10:	4e58      	ldr	r6, [pc, #352]	; (8049c74 <PrepareFrame+0x16c>)
 8049b12:	2500      	movs	r5, #0
        fBufferSize = 0;
 8049b14:	42ab      	cmp	r3, r5
 8049b16:	bf08      	it	eq
 8049b18:	46ab      	moveq	fp, r5
 8049b1a:	469a      	mov	sl, r3
{
 8049b1c:	4680      	mov	r8, r0
    PRINTF("PREPARE FRAME\r\n");
 8049b1e:	4856      	ldr	r0, [pc, #344]	; (8049c78 <PrepareFrame+0x170>)
    MacCtx.PktBufferLen = 0;
 8049b20:	80b5      	strh	r5, [r6, #4]
{
 8049b22:	460f      	mov	r7, r1
 8049b24:	4691      	mov	r9, r2
    MacCtx.NodeAckRequested = false;
 8049b26:	f886 5418 	strb.w	r5, [r6, #1048]	; 0x418
    size_t macCmdsSize = 0;
 8049b2a:	e9cd 5500 	strd	r5, r5, [sp]
    PRINTF("PREPARE FRAME\r\n");
 8049b2e:	f004 fe0f 	bl	804e750 <TraceSend>
    memcpy1( MacCtx.AppData, ( uint8_t* ) fBuffer, fBufferSize );
 8049b32:	465a      	mov	r2, fp
 8049b34:	4651      	mov	r1, sl
 8049b36:	f506 709e 	add.w	r0, r6, #316	; 0x13c
 8049b3a:	f004 fe6e 	bl	804e81a <memcpy1>
    MacCtx.AppDataSize = fBufferSize;
 8049b3e:	fa5f f28b 	uxtb.w	r2, fp
 8049b42:	f886 223b 	strb.w	r2, [r6, #571]	; 0x23b
    MacCtx.PktBuffer[0] = macHdr->Value;
 8049b46:	f898 3000 	ldrb.w	r3, [r8]
 8049b4a:	71b3      	strb	r3, [r6, #6]
    switch( macHdr->Bits.MType )
 8049b4c:	f898 1000 	ldrb.w	r1, [r8]
 8049b50:	0949      	lsrs	r1, r1, #5
 8049b52:	2904      	cmp	r1, #4
 8049b54:	4634      	mov	r4, r6
 8049b56:	d037      	beq.n	8049bc8 <PrepareFrame+0xc0>
 8049b58:	2907      	cmp	r1, #7
 8049b5a:	d079      	beq.n	8049c50 <PrepareFrame+0x148>
 8049b5c:	2902      	cmp	r1, #2
 8049b5e:	f040 8085 	bne.w	8049c6c <PrepareFrame+0x164>
            MacCtx.TxMsg.Type = LORAMAC_MSG_TYPE_DATA;
 8049b62:	2304      	movs	r3, #4
            MacCtx.TxMsg.Message.Data.Buffer = MacCtx.PktBuffer;
 8049b64:	4d45      	ldr	r5, [pc, #276]	; (8049c7c <PrepareFrame+0x174>)
            MacCtx.TxMsg.Type = LORAMAC_MSG_TYPE_DATA;
 8049b66:	f884 3108 	strb.w	r3, [r4, #264]	; 0x108
            MacCtx.TxMsg.Message.Data.BufSize = LORAMAC_PHY_MAXPAYLOAD;
 8049b6a:	23ff      	movs	r3, #255	; 0xff
            MacCtx.TxMsg.Message.Data.Buffer = MacCtx.PktBuffer;
 8049b6c:	f8c4 510c 	str.w	r5, [r4, #268]	; 0x10c
            MacCtx.TxMsg.Message.Data.BufSize = LORAMAC_PHY_MAXPAYLOAD;
 8049b70:	f884 3110 	strb.w	r3, [r4, #272]	; 0x110
            MacCtx.TxMsg.Message.Data.MHDR.Value = macHdr->Value;
 8049b74:	f898 3000 	ldrb.w	r3, [r8]
 8049b78:	f884 3111 	strb.w	r3, [r4, #273]	; 0x111
            MacCtx.TxMsg.Message.Data.FHDR.DevAddr = MacCtx.NvmCtx->DevAddr;
 8049b7c:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
            MacCtx.TxMsg.Message.Data.FPort = fPort;
 8049b80:	f884 912c 	strb.w	r9, [r4, #300]	; 0x12c
            MacCtx.TxMsg.Message.Data.FHDR.DevAddr = MacCtx.NvmCtx->DevAddr;
 8049b84:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8049b86:	f8c4 3114 	str.w	r3, [r4, #276]	; 0x114
            MacCtx.TxMsg.Message.Data.FHDR.FCtrl.Value = fCtrl->Value;
 8049b8a:	783b      	ldrb	r3, [r7, #0]
 8049b8c:	f884 3118 	strb.w	r3, [r4, #280]	; 0x118
            if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoGetFCntUp( &fCntUp ) )
 8049b90:	4668      	mov	r0, sp
            MacCtx.TxMsg.Message.Data.FRMPayload = MacCtx.AppData;
 8049b92:	f505 739b 	add.w	r3, r5, #310	; 0x136
            MacCtx.TxMsg.Message.Data.FRMPayloadSize = MacCtx.AppDataSize;
 8049b96:	f884 2134 	strb.w	r2, [r4, #308]	; 0x134
            MacCtx.TxMsg.Message.Data.FRMPayload = MacCtx.AppData;
 8049b9a:	f8c4 3130 	str.w	r3, [r4, #304]	; 0x130
            if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoGetFCntUp( &fCntUp ) )
 8049b9e:	f002 fb8f 	bl	804c2c0 <LoRaMacCryptoGetFCntUp>
 8049ba2:	2800      	cmp	r0, #0
 8049ba4:	d164      	bne.n	8049c70 <PrepareFrame+0x168>
            MacCtx.TxMsg.Message.Data.FHDR.FCnt = ( uint16_t )fCntUp;
 8049ba6:	9b00      	ldr	r3, [sp, #0]
            MacCtx.McpsConfirm.NbRetries = 0;
 8049ba8:	f884 0445 	strb.w	r0, [r4, #1093]	; 0x445
            MacCtx.McpsConfirm.AckReceived = false;
 8049bac:	f884 0444 	strb.w	r0, [r4, #1092]	; 0x444
            if( LoRaMacCommandsGetSizeSerializedCmds( &macCmdsSize ) != LORAMAC_COMMANDS_SUCCESS )
 8049bb0:	a801      	add	r0, sp, #4
            MacCtx.TxMsg.Message.Data.FHDR.FCnt = ( uint16_t )fCntUp;
 8049bb2:	f8a4 311a 	strh.w	r3, [r4, #282]	; 0x11a
            MacCtx.McpsConfirm.UpLinkCounter = fCntUp;
 8049bb6:	f8c4 344c 	str.w	r3, [r4, #1100]	; 0x44c
            if( LoRaMacCommandsGetSizeSerializedCmds( &macCmdsSize ) != LORAMAC_COMMANDS_SUCCESS )
 8049bba:	f002 f8af 	bl	804bd1c <LoRaMacCommandsGetSizeSerializedCmds>
 8049bbe:	b138      	cbz	r0, 8049bd0 <PrepareFrame+0xc8>
                return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8049bc0:	2013      	movs	r0, #19
}
 8049bc2:	b003      	add	sp, #12
 8049bc4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
            MacCtx.NodeAckRequested = true;
 8049bc8:	2301      	movs	r3, #1
 8049bca:	f886 3418 	strb.w	r3, [r6, #1048]	; 0x418
 8049bce:	e7c8      	b.n	8049b62 <PrepareFrame+0x5a>
            if( macCmdsSize > 0 )
 8049bd0:	9b01      	ldr	r3, [sp, #4]
 8049bd2:	b90b      	cbnz	r3, 8049bd8 <PrepareFrame+0xd0>
    return LORAMAC_STATUS_OK;
 8049bd4:	2000      	movs	r0, #0
 8049bd6:	e7f4      	b.n	8049bc2 <PrepareFrame+0xba>
                availableSize = GetMaxAppPayloadWithoutFOptsLength( MacCtx.NvmCtx->MacParams.ChannelsDatarate );
 8049bd8:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
 8049bdc:	f993 00f9 	ldrsb.w	r0, [r3, #249]	; 0xf9
 8049be0:	f7ff f9f6 	bl	8048fd0 <GetMaxAppPayloadWithoutFOptsLength>
                if( ( MacCtx.AppDataSize > 0 ) && ( macCmdsSize <= LORA_MAC_COMMAND_MAX_FOPTS_LENGTH ) )
 8049be4:	f894 323b 	ldrb.w	r3, [r4, #571]	; 0x23b
 8049be8:	b1eb      	cbz	r3, 8049c26 <PrepareFrame+0x11e>
 8049bea:	9b01      	ldr	r3, [sp, #4]
 8049bec:	2b0f      	cmp	r3, #15
 8049bee:	d80f      	bhi.n	8049c10 <PrepareFrame+0x108>
                    if( LoRaMacCommandsSerializeCmds( LORA_MAC_COMMAND_MAX_FOPTS_LENGTH, &macCmdsSize, MacCtx.TxMsg.Message.Data.FHDR.FOpts ) != LORAMAC_COMMANDS_SUCCESS )
 8049bf0:	f505 728b 	add.w	r2, r5, #278	; 0x116
 8049bf4:	a901      	add	r1, sp, #4
 8049bf6:	200f      	movs	r0, #15
 8049bf8:	f002 f89c 	bl	804bd34 <LoRaMacCommandsSerializeCmds>
 8049bfc:	2800      	cmp	r0, #0
 8049bfe:	d1df      	bne.n	8049bc0 <PrepareFrame+0xb8>
                    fCtrl->Bits.FOptsLen = macCmdsSize;
 8049c00:	783b      	ldrb	r3, [r7, #0]
 8049c02:	9a01      	ldr	r2, [sp, #4]
 8049c04:	f362 0303 	bfi	r3, r2, #0, #4
 8049c08:	703b      	strb	r3, [r7, #0]
                    MacCtx.TxMsg.Message.Data.FHDR.FCtrl.Value = fCtrl->Value;
 8049c0a:	f884 3118 	strb.w	r3, [r4, #280]	; 0x118
 8049c0e:	e7d8      	b.n	8049bc2 <PrepareFrame+0xba>
                    if( LoRaMacCommandsSerializeCmds( availableSize, &macCmdsSize, MacCtx.NvmCtx->MacCommandsBuffer ) != LORAMAC_COMMANDS_SUCCESS )
 8049c10:	f8d4 2488 	ldr.w	r2, [r4, #1160]	; 0x488
 8049c14:	a901      	add	r1, sp, #4
 8049c16:	f502 72a0 	add.w	r2, r2, #320	; 0x140
 8049c1a:	f002 f88b 	bl	804bd34 <LoRaMacCommandsSerializeCmds>
 8049c1e:	2800      	cmp	r0, #0
 8049c20:	d1ce      	bne.n	8049bc0 <PrepareFrame+0xb8>
                    return LORAMAC_STATUS_SKIPPED_APP_DATA;
 8049c22:	200a      	movs	r0, #10
 8049c24:	e7cd      	b.n	8049bc2 <PrepareFrame+0xba>
                    if( LoRaMacCommandsSerializeCmds( availableSize, &macCmdsSize, MacCtx.NvmCtx->MacCommandsBuffer ) != LORAMAC_COMMANDS_SUCCESS )
 8049c26:	f8d4 2488 	ldr.w	r2, [r4, #1160]	; 0x488
 8049c2a:	a901      	add	r1, sp, #4
 8049c2c:	f502 72a0 	add.w	r2, r2, #320	; 0x140
 8049c30:	f002 f880 	bl	804bd34 <LoRaMacCommandsSerializeCmds>
 8049c34:	2800      	cmp	r0, #0
 8049c36:	d1c3      	bne.n	8049bc0 <PrepareFrame+0xb8>
                    MacCtx.TxMsg.Message.Data.FRMPayload = MacCtx.NvmCtx->MacCommandsBuffer;
 8049c38:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
                    MacCtx.TxMsg.Message.Data.FPort = 0;
 8049c3c:	f884 012c 	strb.w	r0, [r4, #300]	; 0x12c
                    MacCtx.TxMsg.Message.Data.FRMPayload = MacCtx.NvmCtx->MacCommandsBuffer;
 8049c40:	f503 73a0 	add.w	r3, r3, #320	; 0x140
 8049c44:	f8c4 3130 	str.w	r3, [r4, #304]	; 0x130
                    MacCtx.TxMsg.Message.Data.FRMPayloadSize = macCmdsSize;
 8049c48:	9b01      	ldr	r3, [sp, #4]
 8049c4a:	f884 3134 	strb.w	r3, [r4, #308]	; 0x134
 8049c4e:	e7b8      	b.n	8049bc2 <PrepareFrame+0xba>
            if( ( fBuffer != NULL ) && ( MacCtx.AppDataSize > 0 ) )
 8049c50:	f1ba 0f00 	cmp.w	sl, #0
 8049c54:	d0be      	beq.n	8049bd4 <PrepareFrame+0xcc>
 8049c56:	2a00      	cmp	r2, #0
 8049c58:	d0bc      	beq.n	8049bd4 <PrepareFrame+0xcc>
                memcpy1( MacCtx.PktBuffer + LORAMAC_MHDR_FIELD_SIZE, ( uint8_t* ) fBuffer, MacCtx.AppDataSize );
 8049c5a:	4651      	mov	r1, sl
 8049c5c:	1df0      	adds	r0, r6, #7
 8049c5e:	f004 fddc 	bl	804e81a <memcpy1>
                MacCtx.PktBufferLen = LORAMAC_MHDR_FIELD_SIZE + MacCtx.AppDataSize;
 8049c62:	f896 323b 	ldrb.w	r3, [r6, #571]	; 0x23b
 8049c66:	3301      	adds	r3, #1
 8049c68:	80b3      	strh	r3, [r6, #4]
 8049c6a:	e7b3      	b.n	8049bd4 <PrepareFrame+0xcc>
            return LORAMAC_STATUS_SERVICE_UNKNOWN;
 8049c6c:	2002      	movs	r0, #2
 8049c6e:	e7a8      	b.n	8049bc2 <PrepareFrame+0xba>
                return LORAMAC_STATUS_FCNT_HANDLER_ERROR;
 8049c70:	2012      	movs	r0, #18
 8049c72:	e7a6      	b.n	8049bc2 <PrepareFrame+0xba>
 8049c74:	2000299c 	.word	0x2000299c
 8049c78:	08052f3f 	.word	0x08052f3f
 8049c7c:	200029a2 	.word	0x200029a2

08049c80 <SendFrameOnChannel>:
{
 8049c80:	b530      	push	{r4, r5, lr}
    txConfig.Datarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 8049c82:	4c38      	ldr	r4, [pc, #224]	; (8049d64 <SendFrameOnChannel+0xe4>)
{
 8049c84:	b087      	sub	sp, #28
    txConfig.Datarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 8049c86:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
    txConfig.Channel = channel;
 8049c8a:	f88d 0008 	strb.w	r0, [sp, #8]
    int8_t txPower = 0;
 8049c8e:	2200      	movs	r2, #0
    txConfig.Datarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 8049c90:	f893 10f9 	ldrb.w	r1, [r3, #249]	; 0xf9
    int8_t txPower = 0;
 8049c94:	f88d 2007 	strb.w	r2, [sp, #7]
    txConfig.TxPower = TX_POWER_0/*MacCtx.NvmCtx->MacParams.ChannelsTxPower*/;
 8049c98:	f88d 200a 	strb.w	r2, [sp, #10]
    txConfig.MaxEirp = MacCtx.NvmCtx->MacParams.MaxEirp;
 8049c9c:	f8d3 2130 	ldr.w	r2, [r3, #304]	; 0x130
    txConfig.AntennaGain = MacCtx.NvmCtx->MacParams.AntennaGain;
 8049ca0:	f8d3 3134 	ldr.w	r3, [r3, #308]	; 0x134
 8049ca4:	9304      	str	r3, [sp, #16]
    txConfig.PktLen = MacCtx.PktBufferLen;
 8049ca6:	88a3      	ldrh	r3, [r4, #4]
    txConfig.Datarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 8049ca8:	f88d 1009 	strb.w	r1, [sp, #9]
{
 8049cac:	4605      	mov	r5, r0
    txConfig.MaxEirp = MacCtx.NvmCtx->MacParams.MaxEirp;
 8049cae:	9203      	str	r2, [sp, #12]
    txConfig.PktLen = MacCtx.PktBufferLen;
 8049cb0:	f8ad 3014 	strh.w	r3, [sp, #20]
    if( LoRaMacClassBIsBeaconExpected( ) == true )
 8049cb4:	f001 ff3c 	bl	804bb30 <LoRaMacClassBIsBeaconExpected>
 8049cb8:	2800      	cmp	r0, #0
 8049cba:	d151      	bne.n	8049d60 <SendFrameOnChannel+0xe0>
    if( MacCtx.NvmCtx->DeviceClass == CLASS_B )
 8049cbc:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
 8049cc0:	f893 30f0 	ldrb.w	r3, [r3, #240]	; 0xf0
 8049cc4:	2b01      	cmp	r3, #1
 8049cc6:	d10b      	bne.n	8049ce0 <SendFrameOnChannel+0x60>
        if( LoRaMacClassBIsPingExpected( ) == true )
 8049cc8:	f001 ff34 	bl	804bb34 <LoRaMacClassBIsPingExpected>
 8049ccc:	b110      	cbz	r0, 8049cd4 <SendFrameOnChannel+0x54>
            return LORAMAC_STATUS_BUSY_PING_SLOT_WINDOW_TIME;
 8049cce:	200f      	movs	r0, #15
}
 8049cd0:	b007      	add	sp, #28
 8049cd2:	bd30      	pop	{r4, r5, pc}
        else if( LoRaMacClassBIsMulticastExpected( ) == true )
 8049cd4:	f001 ff30 	bl	804bb38 <LoRaMacClassBIsMulticastExpected>
 8049cd8:	2800      	cmp	r0, #0
 8049cda:	d1f8      	bne.n	8049cce <SendFrameOnChannel+0x4e>
            LoRaMacClassBStopRxSlots( );
 8049cdc:	f001 ff42 	bl	804bb64 <LoRaMacClassBStopRxSlots>
    RegionTxConfig( MacCtx.NvmCtx->Region, &txConfig, &txPower, &MacCtx.TxTimeOnAir );
 8049ce0:	f8d4 0488 	ldr.w	r0, [r4, #1160]	; 0x488
 8049ce4:	4b20      	ldr	r3, [pc, #128]	; (8049d68 <SendFrameOnChannel+0xe8>)
 8049ce6:	7800      	ldrb	r0, [r0, #0]
 8049ce8:	f10d 0207 	add.w	r2, sp, #7
 8049cec:	a902      	add	r1, sp, #8
 8049cee:	f002 fef7 	bl	804cae0 <RegionTxConfig>
    MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 8049cf2:	2301      	movs	r3, #1
 8049cf4:	f884 3441 	strb.w	r3, [r4, #1089]	; 0x441
    MacCtx.McpsConfirm.Datarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 8049cf8:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
 8049cfc:	f893 30f9 	ldrb.w	r3, [r3, #249]	; 0xf9
 8049d00:	f884 3442 	strb.w	r3, [r4, #1090]	; 0x442
    MacCtx.McpsConfirm.TxPower = txPower;
 8049d04:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8049d08:	f884 3443 	strb.w	r3, [r4, #1091]	; 0x443
    MacCtx.McpsConfirm.TxTimeOnAir = MacCtx.TxTimeOnAir;
 8049d0c:	f8d4 341c 	ldr.w	r3, [r4, #1052]	; 0x41c
    MacCtx.McpsConfirm.Channel = channel;
 8049d10:	f8c4 5450 	str.w	r5, [r4, #1104]	; 0x450
    MacCtx.McpsConfirm.TxTimeOnAir = MacCtx.TxTimeOnAir;
 8049d14:	f8c4 3448 	str.w	r3, [r4, #1096]	; 0x448
    MacCtx.MlmeConfirm.TxTimeOnAir = MacCtx.TxTimeOnAir;
 8049d18:	f8c4 3458 	str.w	r3, [r4, #1112]	; 0x458
    if( LoRaMacClassBIsBeaconModeActive( ) == true )
 8049d1c:	f001 ff0e 	bl	804bb3c <LoRaMacClassBIsBeaconModeActive>
 8049d20:	b9b0      	cbnz	r0, 8049d50 <SendFrameOnChannel+0xd0>
    LoRaMacClassBHaltBeaconing( );
 8049d22:	f001 ff0e 	bl	804bb42 <LoRaMacClassBHaltBeaconing>
    MacCtx.MacState |= LORAMAC_TX_RUNNING;
 8049d26:	f8d4 3344 	ldr.w	r3, [r4, #836]	; 0x344
 8049d2a:	f043 0302 	orr.w	r3, r3, #2
 8049d2e:	f8c4 3344 	str.w	r3, [r4, #836]	; 0x344
    if( MacCtx.NodeAckRequested == false )
 8049d32:	f894 3418 	ldrb.w	r3, [r4, #1048]	; 0x418
 8049d36:	b923      	cbnz	r3, 8049d42 <SendFrameOnChannel+0xc2>
        MacCtx.ChannelsNbTransCounter++;
 8049d38:	f894 3414 	ldrb.w	r3, [r4, #1044]	; 0x414
 8049d3c:	3301      	adds	r3, #1
 8049d3e:	f884 3414 	strb.w	r3, [r4, #1044]	; 0x414
    Radio.Send( MacCtx.PktBuffer, MacCtx.PktBufferLen );
 8049d42:	4b0a      	ldr	r3, [pc, #40]	; (8049d6c <SendFrameOnChannel+0xec>)
 8049d44:	480a      	ldr	r0, [pc, #40]	; (8049d70 <SendFrameOnChannel+0xf0>)
 8049d46:	7921      	ldrb	r1, [r4, #4]
 8049d48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8049d4a:	4798      	blx	r3
    return LORAMAC_STATUS_OK;
 8049d4c:	2000      	movs	r0, #0
 8049d4e:	e7bf      	b.n	8049cd0 <SendFrameOnChannel+0x50>
        TimerTime_t collisionTime = LoRaMacClassBIsUplinkCollision( MacCtx.TxTimeOnAir );
 8049d50:	f8d4 041c 	ldr.w	r0, [r4, #1052]	; 0x41c
 8049d54:	f001 ff04 	bl	804bb60 <LoRaMacClassBIsUplinkCollision>
        if( collisionTime > 0 )
 8049d58:	2800      	cmp	r0, #0
 8049d5a:	d0e2      	beq.n	8049d22 <SendFrameOnChannel+0xa2>
            return LORAMAC_STATUS_BUSY_UPLINK_COLLISION;
 8049d5c:	2010      	movs	r0, #16
 8049d5e:	e7b7      	b.n	8049cd0 <SendFrameOnChannel+0x50>
        return LORAMAC_STATUS_BUSY_BEACON_RESERVED_TIME;
 8049d60:	200e      	movs	r0, #14
 8049d62:	e7b5      	b.n	8049cd0 <SendFrameOnChannel+0x50>
 8049d64:	2000299c 	.word	0x2000299c
 8049d68:	20002db8 	.word	0x20002db8
 8049d6c:	080528d8 	.word	0x080528d8
 8049d70:	200029a2 	.word	0x200029a2

08049d74 <ScheduleTx>:
{
 8049d74:	b570      	push	{r4, r5, r6, lr}
    CalculateBackOff( MacCtx.NvmCtx->LastTxChannel );
 8049d76:	4c80      	ldr	r4, [pc, #512]	; (8049f78 <ScheduleTx+0x204>)
    TimerTime_t dutyCycleTimeOff = 0;
 8049d78:	2300      	movs	r3, #0
{
 8049d7a:	b088      	sub	sp, #32
 8049d7c:	4605      	mov	r5, r0
    PRINTF("ScheduleTx\r\n");
 8049d7e:	487f      	ldr	r0, [pc, #508]	; (8049f7c <ScheduleTx+0x208>)
    size_t macCmdsSize = 0;
 8049d80:	e9cd 3302 	strd	r3, r3, [sp, #8]
    PRINTF("ScheduleTx\r\n");
 8049d84:	f004 fce4 	bl	804e750 <TraceSend>
    CalculateBackOff( MacCtx.NvmCtx->LastTxChannel );
 8049d88:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
    if( MacCtx.NvmCtx->NetworkActivation == ACTIVATION_TYPE_NONE )
 8049d8c:	f893 21d4 	ldrb.w	r2, [r3, #468]	; 0x1d4
    CalculateBackOff( MacCtx.NvmCtx->LastTxChannel );
 8049d90:	f893 113e 	ldrb.w	r1, [r3, #318]	; 0x13e
    if( MacCtx.NvmCtx->NetworkActivation == ACTIVATION_TYPE_NONE )
 8049d94:	2a00      	cmp	r2, #0
 8049d96:	d15c      	bne.n	8049e52 <ScheduleTx+0xde>
        calcBackOff.Joined = true;
 8049d98:	f88d 2014 	strb.w	r2, [sp, #20]
    calcBackOff.DutyCycleEnabled = MacCtx.NvmCtx->DutyCycleOn;
 8049d9c:	f893 213d 	ldrb.w	r2, [r3, #317]	; 0x13d
    calcBackOff.Channel = channel;
 8049da0:	f88d 1017 	strb.w	r1, [sp, #23]
    calcBackOff.ElapsedTime = TimerGetElapsedTime( MacCtx.NvmCtx->InitializationTime );
 8049da4:	f8d3 01cc 	ldr.w	r0, [r3, #460]	; 0x1cc
    calcBackOff.DutyCycleEnabled = MacCtx.NvmCtx->DutyCycleOn;
 8049da8:	f88d 2016 	strb.w	r2, [sp, #22]
    calcBackOff.ElapsedTime = TimerGetElapsedTime( MacCtx.NvmCtx->InitializationTime );
 8049dac:	f004 fc86 	bl	804e6bc <TimerGetElapsedTime>
    calcBackOff.TxTimeOnAir = MacCtx.TxTimeOnAir;
 8049db0:	f8d4 341c 	ldr.w	r3, [r4, #1052]	; 0x41c
 8049db4:	9307      	str	r3, [sp, #28]
    if( ( MacCtx.MacFlags.Bits.MlmeReq == 1 ) && ( LoRaMacConfirmQueueIsCmdActive( MLME_JOIN ) == true ) )
 8049db6:	f894 3485 	ldrb.w	r3, [r4, #1157]	; 0x485
    calcBackOff.ElapsedTime = TimerGetElapsedTime( MacCtx.NvmCtx->InitializationTime );
 8049dba:	9006      	str	r0, [sp, #24]
    if( ( MacCtx.MacFlags.Bits.MlmeReq == 1 ) && ( LoRaMacConfirmQueueIsCmdActive( MLME_JOIN ) == true ) )
 8049dbc:	075b      	lsls	r3, r3, #29
    calcBackOff.LastTxIsJoinRequest = false;
 8049dbe:	f04f 0000 	mov.w	r0, #0
 8049dc2:	f88d 0015 	strb.w	r0, [sp, #21]
    if( ( MacCtx.MacFlags.Bits.MlmeReq == 1 ) && ( LoRaMacConfirmQueueIsCmdActive( MLME_JOIN ) == true ) )
 8049dc6:	d505      	bpl.n	8049dd4 <ScheduleTx+0x60>
 8049dc8:	f002 f88e 	bl	804bee8 <LoRaMacConfirmQueueIsCmdActive>
 8049dcc:	b110      	cbz	r0, 8049dd4 <ScheduleTx+0x60>
        calcBackOff.LastTxIsJoinRequest = true;
 8049dce:	2301      	movs	r3, #1
 8049dd0:	f88d 3015 	strb.w	r3, [sp, #21]
    RegionCalcBackOff( MacCtx.NvmCtx->Region, &calcBackOff );
 8049dd4:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
 8049dd8:	a905      	add	r1, sp, #20
 8049dda:	7818      	ldrb	r0, [r3, #0]
 8049ddc:	f002 fec4 	bl	804cb68 <RegionCalcBackOff>
    MacCtx.NvmCtx->AggregatedTimeOff = ( MacCtx.TxTimeOnAir * MacCtx.NvmCtx->AggregatedDCycle - MacCtx.TxTimeOnAir );
 8049de0:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
 8049de4:	f8b3 21c2 	ldrh.w	r2, [r3, #450]	; 0x1c2
 8049de8:	1e51      	subs	r1, r2, #1
 8049dea:	f8d4 241c 	ldr.w	r2, [r4, #1052]	; 0x41c
 8049dee:	434a      	muls	r2, r1
 8049df0:	f8c3 21c8 	str.w	r2, [r3, #456]	; 0x1c8
    nextChan.AggrTimeOff = MacCtx.NvmCtx->AggregatedTimeOff;
 8049df4:	9205      	str	r2, [sp, #20]
    nextChan.Datarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 8049df6:	f893 20f9 	ldrb.w	r2, [r3, #249]	; 0xf9
 8049dfa:	f88d 201c 	strb.w	r2, [sp, #28]
    nextChan.DutyCycleEnabled = MacCtx.NvmCtx->DutyCycleOn;
 8049dfe:	f893 213d 	ldrb.w	r2, [r3, #317]	; 0x13d
 8049e02:	f88d 201e 	strb.w	r2, [sp, #30]
    if( MacCtx.NvmCtx->NetworkActivation == ACTIVATION_TYPE_NONE )
 8049e06:	f893 21d4 	ldrb.w	r2, [r3, #468]	; 0x1d4
 8049e0a:	bb22      	cbnz	r2, 8049e56 <ScheduleTx+0xe2>
    status = RegionNextChannel( MacCtx.NvmCtx->Region, &nextChan, &MacCtx.Channel, &dutyCycleTimeOff, &MacCtx.NvmCtx->AggregatedTimeOff );
 8049e0c:	7818      	ldrb	r0, [r3, #0]
        nextChan.Joined = true;
 8049e0e:	f88d 201d 	strb.w	r2, [sp, #29]
    status = RegionNextChannel( MacCtx.NvmCtx->Region, &nextChan, &MacCtx.Channel, &dutyCycleTimeOff, &MacCtx.NvmCtx->AggregatedTimeOff );
 8049e12:	f503 73e4 	add.w	r3, r3, #456	; 0x1c8
    nextChan.LastAggrTx = MacCtx.NvmCtx->LastTxDoneTime;
 8049e16:	f853 2c04 	ldr.w	r2, [r3, #-4]
 8049e1a:	9206      	str	r2, [sp, #24]
    status = RegionNextChannel( MacCtx.NvmCtx->Region, &nextChan, &MacCtx.Channel, &dutyCycleTimeOff, &MacCtx.NvmCtx->AggregatedTimeOff );
 8049e1c:	9300      	str	r3, [sp, #0]
 8049e1e:	4a58      	ldr	r2, [pc, #352]	; (8049f80 <ScheduleTx+0x20c>)
 8049e20:	ab02      	add	r3, sp, #8
 8049e22:	a905      	add	r1, sp, #20
 8049e24:	f002 fea6 	bl	804cb74 <RegionNextChannel>
    if( status != LORAMAC_STATUS_OK )
 8049e28:	b1b8      	cbz	r0, 8049e5a <ScheduleTx+0xe6>
        if( ( status == LORAMAC_STATUS_DUTYCYCLE_RESTRICTED ) &&
 8049e2a:	280b      	cmp	r0, #11
 8049e2c:	d10f      	bne.n	8049e4e <ScheduleTx+0xda>
 8049e2e:	b175      	cbz	r5, 8049e4e <ScheduleTx+0xda>
            if( dutyCycleTimeOff != 0 )
 8049e30:	9902      	ldr	r1, [sp, #8]
 8049e32:	b159      	cbz	r1, 8049e4c <ScheduleTx+0xd8>
                MacCtx.MacState |= LORAMAC_TX_DELAYED;
 8049e34:	f8d4 3344 	ldr.w	r3, [r4, #836]	; 0x344
                TimerSetValue( &MacCtx.TxDelayedTimer, dutyCycleTimeOff );
 8049e38:	4852      	ldr	r0, [pc, #328]	; (8049f84 <ScheduleTx+0x210>)
                MacCtx.MacState |= LORAMAC_TX_DELAYED;
 8049e3a:	f043 0320 	orr.w	r3, r3, #32
 8049e3e:	f8c4 3344 	str.w	r3, [r4, #836]	; 0x344
                TimerSetValue( &MacCtx.TxDelayedTimer, dutyCycleTimeOff );
 8049e42:	f004 fc23 	bl	804e68c <TimerSetValue>
                TimerStart( &MacCtx.TxDelayedTimer );
 8049e46:	484f      	ldr	r0, [pc, #316]	; (8049f84 <ScheduleTx+0x210>)
 8049e48:	f004 fb86 	bl	804e558 <TimerStart>
            return LORAMAC_STATUS_OK;
 8049e4c:	2000      	movs	r0, #0
}
 8049e4e:	b008      	add	sp, #32
 8049e50:	bd70      	pop	{r4, r5, r6, pc}
        calcBackOff.Joined = true;
 8049e52:	2201      	movs	r2, #1
 8049e54:	e7a0      	b.n	8049d98 <ScheduleTx+0x24>
        nextChan.Joined = true;
 8049e56:	2201      	movs	r2, #1
 8049e58:	e7d8      	b.n	8049e0c <ScheduleTx+0x98>
    RegionComputeRxWindowParameters( MacCtx.NvmCtx->Region,
 8049e5a:	f8d4 1488 	ldr.w	r1, [r4, #1160]	; 0x488
 8049e5e:	4d4a      	ldr	r5, [pc, #296]	; (8049f88 <ScheduleTx+0x214>)
 8049e60:	780e      	ldrb	r6, [r1, #0]
                                     RegionApplyDrOffset( MacCtx.NvmCtx->Region, MacCtx.NvmCtx->MacParams.DownlinkDwellTime, MacCtx.NvmCtx->MacParams.ChannelsDatarate, MacCtx.NvmCtx->MacParams.Rx1DrOffset ),
 8049e62:	f991 3119 	ldrsb.w	r3, [r1, #281]	; 0x119
 8049e66:	f991 20f9 	ldrsb.w	r2, [r1, #249]	; 0xf9
 8049e6a:	f891 112d 	ldrb.w	r1, [r1, #301]	; 0x12d
 8049e6e:	4630      	mov	r0, r6
 8049e70:	f002 fe96 	bl	804cba0 <RegionApplyDrOffset>
                                     MacCtx.NvmCtx->MacParams.MinRxSymbols,
 8049e74:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
    RegionComputeRxWindowParameters( MacCtx.NvmCtx->Region,
 8049e78:	f893 2100 	ldrb.w	r2, [r3, #256]	; 0x100
 8049e7c:	9500      	str	r5, [sp, #0]
 8049e7e:	b241      	sxtb	r1, r0
 8049e80:	f8d3 30fc 	ldr.w	r3, [r3, #252]	; 0xfc
 8049e84:	4630      	mov	r0, r6
 8049e86:	f002 fe13 	bl	804cab0 <RegionComputeRxWindowParameters>
    RegionComputeRxWindowParameters( MacCtx.NvmCtx->Region,
 8049e8a:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
 8049e8e:	3514      	adds	r5, #20
 8049e90:	f893 2100 	ldrb.w	r2, [r3, #256]	; 0x100
 8049e94:	f993 1120 	ldrsb.w	r1, [r3, #288]	; 0x120
 8049e98:	7818      	ldrb	r0, [r3, #0]
 8049e9a:	9500      	str	r5, [sp, #0]
 8049e9c:	f8d3 30fc 	ldr.w	r3, [r3, #252]	; 0xfc
 8049ea0:	f002 fe06 	bl	804cab0 <RegionComputeRxWindowParameters>
    if( MacCtx.NvmCtx->NetworkActivation == ACTIVATION_TYPE_NONE )
 8049ea4:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
 8049ea8:	f893 21d4 	ldrb.w	r2, [r3, #468]	; 0x1d4
 8049eac:	b9e2      	cbnz	r2, 8049ee8 <ScheduleTx+0x174>
        MacCtx.RxWindow1Delay = MacCtx.NvmCtx->MacParams.JoinAcceptDelay1 + MacCtx.RxWindow1Config.WindowOffset;
 8049eae:	f8d3 2110 	ldr.w	r2, [r3, #272]	; 0x110
 8049eb2:	f8d4 13c8 	ldr.w	r1, [r4, #968]	; 0x3c8
        MacCtx.RxWindow2Delay = MacCtx.NvmCtx->MacParams.JoinAcceptDelay2 + MacCtx.RxWindow2Config.WindowOffset;
 8049eb6:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
        MacCtx.RxWindow1Delay = MacCtx.NvmCtx->MacParams.JoinAcceptDelay1 + MacCtx.RxWindow1Config.WindowOffset;
 8049eba:	440a      	add	r2, r1
 8049ebc:	f8c4 23b4 	str.w	r2, [r4, #948]	; 0x3b4
        MacCtx.RxWindow2Delay = MacCtx.NvmCtx->MacParams.ReceiveDelay2 + MacCtx.RxWindow2Config.WindowOffset;
 8049ec0:	f8d4 23dc 	ldr.w	r2, [r4, #988]	; 0x3dc
    LoRaMacStatus_t retval = SecureFrame( MacCtx.NvmCtx->MacParams.ChannelsDatarate, MacCtx.Channel );
 8049ec4:	f894 6419 	ldrb.w	r6, [r4, #1049]	; 0x419
        MacCtx.RxWindow2Delay = MacCtx.NvmCtx->MacParams.ReceiveDelay2 + MacCtx.RxWindow2Config.WindowOffset;
 8049ec8:	4413      	add	r3, r2
 8049eca:	f8c4 33b8 	str.w	r3, [r4, #952]	; 0x3b8
    LoRaMacStatus_t retval = SecureFrame( MacCtx.NvmCtx->MacParams.ChannelsDatarate, MacCtx.Channel );
 8049ece:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
 8049ed2:	f993 50f9 	ldrsb.w	r5, [r3, #249]	; 0xf9
    uint32_t fCntUp = 0;
 8049ed6:	2300      	movs	r3, #0
 8049ed8:	9304      	str	r3, [sp, #16]
    switch( MacCtx.TxMsg.Type )
 8049eda:	f894 3108 	ldrb.w	r3, [r4, #264]	; 0x108
 8049ede:	b313      	cbz	r3, 8049f26 <ScheduleTx+0x1b2>
 8049ee0:	2b04      	cmp	r3, #4
 8049ee2:	d02b      	beq.n	8049f3c <ScheduleTx+0x1c8>
            return LORAMAC_STATUS_PARAMETER_INVALID;
 8049ee4:	2003      	movs	r0, #3
 8049ee6:	e7b2      	b.n	8049e4e <ScheduleTx+0xda>
        if( LoRaMacCommandsGetSizeSerializedCmds( &macCmdsSize ) != LORAMAC_COMMANDS_SUCCESS )
 8049ee8:	a803      	add	r0, sp, #12
 8049eea:	f001 ff17 	bl	804bd1c <LoRaMacCommandsGetSizeSerializedCmds>
 8049eee:	2800      	cmp	r0, #0
 8049ef0:	d13d      	bne.n	8049f6e <ScheduleTx+0x1fa>
        if( ValidatePayloadLength( MacCtx.AppDataSize, MacCtx.NvmCtx->MacParams.ChannelsDatarate, macCmdsSize ) == false )
 8049ef2:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
 8049ef6:	f894 523b 	ldrb.w	r5, [r4, #571]	; 0x23b
    maxN = GetMaxAppPayloadWithoutFOptsLength( datarate );
 8049efa:	f993 00f9 	ldrsb.w	r0, [r3, #249]	; 0xf9
        if( ValidatePayloadLength( MacCtx.AppDataSize, MacCtx.NvmCtx->MacParams.ChannelsDatarate, macCmdsSize ) == false )
 8049efe:	f89d 600c 	ldrb.w	r6, [sp, #12]
    maxN = GetMaxAppPayloadWithoutFOptsLength( datarate );
 8049f02:	f7ff f865 	bl	8048fd0 <GetMaxAppPayloadWithoutFOptsLength>
    if( ( payloadSize <= maxN ) && ( payloadSize <= LORAMAC_PHY_MAXPAYLOAD ) )
 8049f06:	4435      	add	r5, r6
 8049f08:	b280      	uxth	r0, r0
 8049f0a:	42a8      	cmp	r0, r5
 8049f0c:	d331      	bcc.n	8049f72 <ScheduleTx+0x1fe>
        MacCtx.RxWindow1Delay = MacCtx.NvmCtx->MacParams.ReceiveDelay1 + MacCtx.RxWindow1Config.WindowOffset;
 8049f0e:	f8d4 2488 	ldr.w	r2, [r4, #1160]	; 0x488
 8049f12:	f8d4 13c8 	ldr.w	r1, [r4, #968]	; 0x3c8
 8049f16:	f8d2 3108 	ldr.w	r3, [r2, #264]	; 0x108
 8049f1a:	440b      	add	r3, r1
 8049f1c:	f8c4 33b4 	str.w	r3, [r4, #948]	; 0x3b4
        MacCtx.RxWindow2Delay = MacCtx.NvmCtx->MacParams.ReceiveDelay2 + MacCtx.RxWindow2Config.WindowOffset;
 8049f20:	f8d2 310c 	ldr.w	r3, [r2, #268]	; 0x10c
 8049f24:	e7cc      	b.n	8049ec0 <ScheduleTx+0x14c>
            macCryptoStatus = LoRaMacCryptoPrepareJoinRequest( &MacCtx.TxMsg.Message.JoinReq );
 8049f26:	4819      	ldr	r0, [pc, #100]	; (8049f8c <ScheduleTx+0x218>)
 8049f28:	f002 fa22 	bl	804c370 <LoRaMacCryptoPrepareJoinRequest>
            if( LORAMAC_CRYPTO_SUCCESS != macCryptoStatus )
 8049f2c:	b9d8      	cbnz	r0, 8049f66 <ScheduleTx+0x1f2>
            MacCtx.PktBufferLen = MacCtx.TxMsg.Message.Data.BufSize;
 8049f2e:	f894 3110 	ldrb.w	r3, [r4, #272]	; 0x110
 8049f32:	80a3      	strh	r3, [r4, #4]
    return SendFrameOnChannel( 0/*MacCtx.Channel  JP*/);
 8049f34:	2000      	movs	r0, #0
 8049f36:	f7ff fea3 	bl	8049c80 <SendFrameOnChannel>
 8049f3a:	e788      	b.n	8049e4e <ScheduleTx+0xda>
            if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoGetFCntUp( &fCntUp ) )
 8049f3c:	a804      	add	r0, sp, #16
 8049f3e:	f002 f9bf 	bl	804c2c0 <LoRaMacCryptoGetFCntUp>
 8049f42:	b990      	cbnz	r0, 8049f6a <ScheduleTx+0x1f6>
            if( ( MacCtx.ChannelsNbTransCounter >= 1 ) || ( MacCtx.AckTimeoutRetriesCounter > 1 ) )
 8049f44:	f894 3414 	ldrb.w	r3, [r4, #1044]	; 0x414
 8049f48:	b91b      	cbnz	r3, 8049f52 <ScheduleTx+0x1de>
 8049f4a:	f894 3416 	ldrb.w	r3, [r4, #1046]	; 0x416
 8049f4e:	2b01      	cmp	r3, #1
 8049f50:	d902      	bls.n	8049f58 <ScheduleTx+0x1e4>
                fCntUp -= 1;
 8049f52:	9b04      	ldr	r3, [sp, #16]
 8049f54:	3b01      	subs	r3, #1
 8049f56:	9304      	str	r3, [sp, #16]
            macCryptoStatus = LoRaMacCryptoSecureMessage( fCntUp, txDr, txCh, &MacCtx.TxMsg.Message.Data );
 8049f58:	4b0c      	ldr	r3, [pc, #48]	; (8049f8c <ScheduleTx+0x218>)
 8049f5a:	9804      	ldr	r0, [sp, #16]
 8049f5c:	4632      	mov	r2, r6
 8049f5e:	b2e9      	uxtb	r1, r5
 8049f60:	f002 fa36 	bl	804c3d0 <LoRaMacCryptoSecureMessage>
 8049f64:	e7e2      	b.n	8049f2c <ScheduleTx+0x1b8>
                return LORAMAC_STATUS_CRYPTO_ERROR;
 8049f66:	2011      	movs	r0, #17
 8049f68:	e771      	b.n	8049e4e <ScheduleTx+0xda>
                return LORAMAC_STATUS_FCNT_HANDLER_ERROR;
 8049f6a:	2012      	movs	r0, #18
 8049f6c:	e76f      	b.n	8049e4e <ScheduleTx+0xda>
            return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8049f6e:	2013      	movs	r0, #19
 8049f70:	e76d      	b.n	8049e4e <ScheduleTx+0xda>
            return LORAMAC_STATUS_LENGTH_ERROR;
 8049f72:	2008      	movs	r0, #8
 8049f74:	e76b      	b.n	8049e4e <ScheduleTx+0xda>
 8049f76:	bf00      	nop
 8049f78:	2000299c 	.word	0x2000299c
 8049f7c:	08052f4f 	.word	0x08052f4f
 8049f80:	20002db5 	.word	0x20002db5
 8049f84:	20002d08 	.word	0x20002d08
 8049f88:	20002d58 	.word	0x20002d58
 8049f8c:	20002aa8 	.word	0x20002aa8

08049f90 <OnTxDelayedTimerEvent>:
{
 8049f90:	b510      	push	{r4, lr}
    TimerStop( &MacCtx.TxDelayedTimer );
 8049f92:	4c12      	ldr	r4, [pc, #72]	; (8049fdc <OnTxDelayedTimerEvent+0x4c>)
 8049f94:	f504 705b 	add.w	r0, r4, #876	; 0x36c
 8049f98:	f004 fb50 	bl	804e63c <TimerStop>
    MacCtx.MacState &= ~LORAMAC_TX_DELAYED;
 8049f9c:	f8d4 3344 	ldr.w	r3, [r4, #836]	; 0x344
    switch( ScheduleTx( true ) )
 8049fa0:	2001      	movs	r0, #1
    MacCtx.MacState &= ~LORAMAC_TX_DELAYED;
 8049fa2:	f023 0320 	bic.w	r3, r3, #32
 8049fa6:	f8c4 3344 	str.w	r3, [r4, #836]	; 0x344
    switch( ScheduleTx( true ) )
 8049faa:	f7ff fee3 	bl	8049d74 <ScheduleTx>
 8049fae:	b1a0      	cbz	r0, 8049fda <OnTxDelayedTimerEvent+0x4a>
 8049fb0:	280b      	cmp	r0, #11
 8049fb2:	d012      	beq.n	8049fda <OnTxDelayedTimerEvent+0x4a>
            MacCtx.McpsConfirm.Datarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 8049fb4:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
 8049fb8:	f893 30f9 	ldrb.w	r3, [r3, #249]	; 0xf9
 8049fbc:	f884 3442 	strb.w	r3, [r4, #1090]	; 0x442
            MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_TX_DR_PAYLOAD_SIZE_ERROR;
 8049fc0:	2009      	movs	r0, #9
            MacCtx.McpsConfirm.NbRetries = MacCtx.AckTimeoutRetriesCounter;
 8049fc2:	f894 3416 	ldrb.w	r3, [r4, #1046]	; 0x416
 8049fc6:	f884 3445 	strb.w	r3, [r4, #1093]	; 0x445
            MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_TX_DR_PAYLOAD_SIZE_ERROR;
 8049fca:	f884 0441 	strb.w	r0, [r4, #1089]	; 0x441
            LoRaMacConfirmQueueSetStatusCmn( LORAMAC_EVENT_INFO_STATUS_TX_DR_PAYLOAD_SIZE_ERROR );
 8049fce:	f001 ff73 	bl	804beb8 <LoRaMacConfirmQueueSetStatusCmn>
}
 8049fd2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
            StopRetransmission( );
 8049fd6:	f7fe bfb7 	b.w	8048f48 <StopRetransmission>
}
 8049fda:	bd10      	pop	{r4, pc}
 8049fdc:	2000299c 	.word	0x2000299c

08049fe0 <Send>:
{
 8049fe0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    int8_t datarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 8049fe4:	4d47      	ldr	r5, [pc, #284]	; (804a104 <Send+0x124>)
{
 8049fe6:	4699      	mov	r9, r3
    int8_t datarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 8049fe8:	f8d5 3488 	ldr.w	r3, [r5, #1160]	; 0x488
{
 8049fec:	b08b      	sub	sp, #44	; 0x2c
    int8_t datarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 8049fee:	f993 60f9 	ldrsb.w	r6, [r3, #249]	; 0xf9
    uint32_t adrAckCounter = MacCtx.NvmCtx->AdrAckCounter;
 8049ff2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8049ff6:	9304      	str	r3, [sp, #16]
{
 8049ff8:	4604      	mov	r4, r0
    PRINTF("Send\r\n");
 8049ffa:	4843      	ldr	r0, [pc, #268]	; (804a108 <Send+0x128>)
{
 8049ffc:	460f      	mov	r7, r1
 8049ffe:	4690      	mov	r8, r2
    PRINTF("Send\r\n");
 804a000:	f004 fba6 	bl	804e750 <TraceSend>
    if( MacCtx.NvmCtx->NetworkActivation == ACTIVATION_TYPE_NONE )
 804a004:	f8d5 1488 	ldr.w	r1, [r5, #1160]	; 0x488
 804a008:	f891 31d4 	ldrb.w	r3, [r1, #468]	; 0x1d4
 804a00c:	b93b      	cbnz	r3, 804a01e <Send+0x3e>
    	PRINTF("NO NETWORK\r\n");
 804a00e:	483f      	ldr	r0, [pc, #252]	; (804a10c <Send+0x12c>)
 804a010:	f004 fb9e 	bl	804e750 <TraceSend>
        return LORAMAC_STATUS_NO_NETWORK_JOINED;
 804a014:	2407      	movs	r4, #7
}
 804a016:	4620      	mov	r0, r4
 804a018:	b00b      	add	sp, #44	; 0x2c
 804a01a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if( MacCtx.NvmCtx->MaxDCycle == 0 )
 804a01e:	f891 313c 	ldrb.w	r3, [r1, #316]	; 0x13c
 804a022:	b90b      	cbnz	r3, 804a028 <Send+0x48>
        MacCtx.NvmCtx->AggregatedTimeOff = 0;
 804a024:	f8c1 31c8 	str.w	r3, [r1, #456]	; 0x1c8
    fCtrl.Bits.Adr           = MacCtx.NvmCtx->AdrCtrlOn;
 804a028:	f891 20f2 	ldrb.w	r2, [r1, #242]	; 0xf2
    if( MacCtx.NvmCtx->DeviceClass == CLASS_B )
 804a02c:	f891 00f0 	ldrb.w	r0, [r1, #240]	; 0xf0
    fCtrl.Bits.Adr           = MacCtx.NvmCtx->AdrCtrlOn;
 804a030:	f04f 0300 	mov.w	r3, #0
 804a034:	f362 13c7 	bfi	r3, r2, #7, #1
 804a038:	f88d 300c 	strb.w	r3, [sp, #12]
    if( MacCtx.NvmCtx->DeviceClass == CLASS_B )
 804a03c:	2801      	cmp	r0, #1
 804a03e:	b2db      	uxtb	r3, r3
        fCtrl.Bits.FPending      = 1;
 804a040:	bf08      	it	eq
 804a042:	f043 0310 	orreq.w	r3, r3, #16
        fCtrl.Bits.FPending      = 0;
 804a046:	f88d 300c 	strb.w	r3, [sp, #12]
    if( MacCtx.NvmCtx->SrvAckRequested == true )
 804a04a:	f891 31c0 	ldrb.w	r3, [r1, #448]	; 0x1c0
 804a04e:	b12b      	cbz	r3, 804a05c <Send+0x7c>
        fCtrl.Bits.Ack = 1;
 804a050:	f89d 300c 	ldrb.w	r3, [sp, #12]
 804a054:	f043 0320 	orr.w	r3, r3, #32
 804a058:	f88d 300c 	strb.w	r3, [sp, #12]
    adrNext.Version = MacCtx.NvmCtx->Version;
 804a05c:	f8d1 31d0 	ldr.w	r3, [r1, #464]	; 0x1d0
 804a060:	9305      	str	r3, [sp, #20]
    adrNext.UpdateChanMask = true;
 804a062:	2301      	movs	r3, #1
 804a064:	f88d 3018 	strb.w	r3, [sp, #24]
    adrNext.AdrAckCounter = MacCtx.NvmCtx->AdrAckCounter;
 804a068:	f8d1 30f4 	ldr.w	r3, [r1, #244]	; 0xf4
 804a06c:	9307      	str	r3, [sp, #28]
    adrNext.AdrAckLimit = MacCtx.AdrAckLimit;
 804a06e:	f8b5 33f8 	ldrh.w	r3, [r5, #1016]	; 0x3f8
 804a072:	f8ad 3020 	strh.w	r3, [sp, #32]
    adrNext.AdrAckDelay = MacCtx.AdrAckDelay;
 804a076:	f8b5 33fa 	ldrh.w	r3, [r5, #1018]	; 0x3fa
 804a07a:	f8ad 3022 	strh.w	r3, [sp, #34]	; 0x22
    adrNext.Datarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 804a07e:	f891 30f9 	ldrb.w	r3, [r1, #249]	; 0xf9
 804a082:	f88d 3024 	strb.w	r3, [sp, #36]	; 0x24
    adrNext.TxPower = TX_POWER_0 /*MacCtx.NvmCtx->MacParams.ChannelsTxPower*/;
 804a086:	2300      	movs	r3, #0
 804a088:	f88d 3025 	strb.w	r3, [sp, #37]	; 0x25
    adrNext.AdrEnabled = fCtrl.Bits.Adr;
 804a08c:	f88d 2019 	strb.w	r2, [sp, #25]
    adrNext.UplinkDwellTime = MacCtx.NvmCtx->MacParams.UplinkDwellTime;
 804a090:	f891 312c 	ldrb.w	r3, [r1, #300]	; 0x12c
 804a094:	f88d 3026 	strb.w	r3, [sp, #38]	; 0x26
    adrNext.Region = MacCtx.NvmCtx->Region;
 804a098:	460a      	mov	r2, r1
    fCtrl.Bits.AdrAckReq = LoRaMacAdrCalcNext( &adrNext, &MacCtx.NvmCtx->MacParams.ChannelsDatarate,
 804a09a:	a805      	add	r0, sp, #20
    adrNext.Region = MacCtx.NvmCtx->Region;
 804a09c:	f812 3bf8 	ldrb.w	r3, [r2], #248
 804a0a0:	f88d 3027 	strb.w	r3, [sp, #39]	; 0x27
    fCtrl.Bits.AdrAckReq = LoRaMacAdrCalcNext( &adrNext, &MacCtx.NvmCtx->MacParams.ChannelsDatarate,
 804a0a4:	31f9      	adds	r1, #249	; 0xf9
 804a0a6:	ab04      	add	r3, sp, #16
 804a0a8:	f001 fcca 	bl	804ba40 <LoRaMacAdrCalcNext>
 804a0ac:	f89d 300c 	ldrb.w	r3, [sp, #12]
 804a0b0:	a90a      	add	r1, sp, #40	; 0x28
 804a0b2:	f360 1386 	bfi	r3, r0, #6, #1
 804a0b6:	f801 3d1c 	strb.w	r3, [r1, #-28]!
    status = PrepareFrame( macHdr, &fCtrl, fPort, fBuffer, fBufferSize );
 804a0ba:	4620      	mov	r0, r4
 804a0bc:	f8cd 9000 	str.w	r9, [sp]
 804a0c0:	4643      	mov	r3, r8
 804a0c2:	463a      	mov	r2, r7
 804a0c4:	f7ff fd20 	bl	8049b08 <PrepareFrame>
    if( ( status == LORAMAC_STATUS_OK ) || ( status == LORAMAC_STATUS_SKIPPED_APP_DATA ) )
 804a0c8:	4604      	mov	r4, r0
 804a0ca:	b108      	cbz	r0, 804a0d0 <Send+0xf0>
 804a0cc:	280a      	cmp	r0, #10
 804a0ce:	d104      	bne.n	804a0da <Send+0xfa>
        status = ScheduleTx( false );
 804a0d0:	2000      	movs	r0, #0
 804a0d2:	f7ff fe4f 	bl	8049d74 <ScheduleTx>
    if( status != LORAMAC_STATUS_OK )
 804a0d6:	4604      	mov	r4, r0
 804a0d8:	b138      	cbz	r0, 804a0ea <Send+0x10a>
        MacCtx.NvmCtx->MacParams.ChannelsDatarate = datarate;
 804a0da:	f8d5 3488 	ldr.w	r3, [r5, #1160]	; 0x488
        MacCtx.NvmCtx->MacParams.ChannelsTxPower = txPower;
 804a0de:	2200      	movs	r2, #0
        MacCtx.NvmCtx->MacParams.ChannelsDatarate = datarate;
 804a0e0:	f883 60f9 	strb.w	r6, [r3, #249]	; 0xf9
        MacCtx.NvmCtx->MacParams.ChannelsTxPower = txPower;
 804a0e4:	f883 20f8 	strb.w	r2, [r3, #248]	; 0xf8
 804a0e8:	e795      	b.n	804a016 <Send+0x36>
        MacCtx.NvmCtx->SrvAckRequested = false;
 804a0ea:	f8d5 3488 	ldr.w	r3, [r5, #1160]	; 0x488
        MacCtx.NvmCtx->AdrAckCounter = adrAckCounter;
 804a0ee:	9a04      	ldr	r2, [sp, #16]
        MacCtx.NvmCtx->SrvAckRequested = false;
 804a0f0:	f883 01c0 	strb.w	r0, [r3, #448]	; 0x1c0
        MacCtx.NvmCtx->AdrAckCounter = adrAckCounter;
 804a0f4:	f8c3 20f4 	str.w	r2, [r3, #244]	; 0xf4
        if( LoRaMacCommandsRemoveNoneStickyCmds( ) != LORAMAC_COMMANDS_SUCCESS )
 804a0f8:	f001 fde4 	bl	804bcc4 <LoRaMacCommandsRemoveNoneStickyCmds>
            return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 804a0fc:	2800      	cmp	r0, #0
 804a0fe:	bf18      	it	ne
 804a100:	2413      	movne	r4, #19
 804a102:	e788      	b.n	804a016 <Send+0x36>
 804a104:	2000299c 	.word	0x2000299c
 804a108:	08052f5c 	.word	0x08052f5c
 804a10c:	08052f63 	.word	0x08052f63

0804a110 <SendReJoinReq>:
{
 804a110:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    switch( joinReqType )
 804a112:	28ff      	cmp	r0, #255	; 0xff
    macHdr.Value = 0;
 804a114:	f04f 0400 	mov.w	r4, #0
{
 804a118:	4607      	mov	r7, r0
    macHdr.Value = 0;
 804a11a:	4626      	mov	r6, r4
    switch( joinReqType )
 804a11c:	d123      	bne.n	804a166 <SendReJoinReq+0x56>
            MacCtx.TxMsg.Type = LORAMAC_MSG_TYPE_JOIN_REQUEST;
 804a11e:	4d13      	ldr	r5, [pc, #76]	; (804a16c <SendReJoinReq+0x5c>)
            SwitchClass( CLASS_A );
 804a120:	4620      	mov	r0, r4
 804a122:	f7ff f93d 	bl	80493a0 <SwitchClass>
            macHdr.Bits.MType = FRAME_TYPE_JOIN_REQ;
 804a126:	f364 1647 	bfi	r6, r4, #5, #3
            MacCtx.TxMsg.Message.JoinReq.Buffer = MacCtx.PktBuffer;
 804a12a:	1dab      	adds	r3, r5, #6
 804a12c:	f8c5 310c 	str.w	r3, [r5, #268]	; 0x10c
            MacCtx.TxMsg.Type = LORAMAC_MSG_TYPE_JOIN_REQUEST;
 804a130:	f885 4108 	strb.w	r4, [r5, #264]	; 0x108
            MacCtx.TxMsg.Message.JoinReq.BufSize = LORAMAC_PHY_MAXPAYLOAD;
 804a134:	f885 7110 	strb.w	r7, [r5, #272]	; 0x110
            MacCtx.TxMsg.Message.JoinReq.MHDR.Value = macHdr.Value;
 804a138:	f885 6111 	strb.w	r6, [r5, #273]	; 0x111
            memcpy1( MacCtx.TxMsg.Message.JoinReq.JoinEUI, SecureElementGetJoinEui( ), LORAMAC_JOIN_EUI_FIELD_SIZE );
 804a13c:	f7fe fee4 	bl	8048f08 <SecureElementGetJoinEui>
 804a140:	2208      	movs	r2, #8
 804a142:	4601      	mov	r1, r0
 804a144:	f505 7089 	add.w	r0, r5, #274	; 0x112
 804a148:	f004 fb67 	bl	804e81a <memcpy1>
            memcpy1( MacCtx.TxMsg.Message.JoinReq.DevEUI, SecureElementGetDevEui( ), LORAMAC_DEV_EUI_FIELD_SIZE );
 804a14c:	f7fe fec6 	bl	8048edc <SecureElementGetDevEui>
 804a150:	2208      	movs	r2, #8
 804a152:	4601      	mov	r1, r0
 804a154:	f505 708d 	add.w	r0, r5, #282	; 0x11a
 804a158:	f004 fb5f 	bl	804e81a <memcpy1>
            allowDelayedTx = false;
 804a15c:	4620      	mov	r0, r4
}
 804a15e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    status = ScheduleTx( allowDelayedTx );
 804a162:	f7ff be07 	b.w	8049d74 <ScheduleTx>
    bool allowDelayedTx = true;
 804a166:	2001      	movs	r0, #1
 804a168:	e7f9      	b.n	804a15e <SendReJoinReq+0x4e>
 804a16a:	bf00      	nop
 804a16c:	2000299c 	.word	0x2000299c

0804a170 <SetTxContinuousWave>:
{
 804a170:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    continuousWave.Channel = MacCtx.Channel;
 804a172:	4c12      	ldr	r4, [pc, #72]	; (804a1bc <SetTxContinuousWave+0x4c>)
    continuousWave.Timeout = timeout;
 804a174:	f8ad 000c 	strh.w	r0, [sp, #12]
    continuousWave.Channel = MacCtx.Channel;
 804a178:	f894 3419 	ldrb.w	r3, [r4, #1049]	; 0x419
 804a17c:	f88d 3000 	strb.w	r3, [sp]
    continuousWave.Datarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 804a180:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
 804a184:	f893 20f9 	ldrb.w	r2, [r3, #249]	; 0xf9
 804a188:	f88d 2001 	strb.w	r2, [sp, #1]
    continuousWave.TxPower = MacCtx.NvmCtx->MacParams.ChannelsTxPower;
 804a18c:	f893 20f8 	ldrb.w	r2, [r3, #248]	; 0xf8
 804a190:	f88d 2002 	strb.w	r2, [sp, #2]
    continuousWave.MaxEirp = MacCtx.NvmCtx->MacParams.MaxEirp;
 804a194:	f8d3 2130 	ldr.w	r2, [r3, #304]	; 0x130
 804a198:	9201      	str	r2, [sp, #4]
    RegionSetContinuousWave( MacCtx.NvmCtx->Region, &continuousWave );
 804a19a:	7818      	ldrb	r0, [r3, #0]
    continuousWave.AntennaGain = MacCtx.NvmCtx->MacParams.AntennaGain;
 804a19c:	f8d3 2134 	ldr.w	r2, [r3, #308]	; 0x134
 804a1a0:	9202      	str	r2, [sp, #8]
    RegionSetContinuousWave( MacCtx.NvmCtx->Region, &continuousWave );
 804a1a2:	4669      	mov	r1, sp
 804a1a4:	f002 fcf6 	bl	804cb94 <RegionSetContinuousWave>
    MacCtx.MacState |= LORAMAC_TX_RUNNING;
 804a1a8:	f8d4 3344 	ldr.w	r3, [r4, #836]	; 0x344
}
 804a1ac:	2000      	movs	r0, #0
    MacCtx.MacState |= LORAMAC_TX_RUNNING;
 804a1ae:	f043 0302 	orr.w	r3, r3, #2
 804a1b2:	f8c4 3344 	str.w	r3, [r4, #836]	; 0x344
}
 804a1b6:	b004      	add	sp, #16
 804a1b8:	bd10      	pop	{r4, pc}
 804a1ba:	bf00      	nop
 804a1bc:	2000299c 	.word	0x2000299c

0804a1c0 <SetTxContinuousWave1>:
    Radio.SetTxContinuousWave( frequency, power, timeout );
 804a1c0:	4b08      	ldr	r3, [pc, #32]	; (804a1e4 <SetTxContinuousWave1+0x24>)
{
 804a1c2:	b510      	push	{r4, lr}
 804a1c4:	460c      	mov	r4, r1
    Radio.SetTxContinuousWave( frequency, power, timeout );
 804a1c6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 804a1c8:	b251      	sxtb	r1, r2
 804a1ca:	4602      	mov	r2, r0
 804a1cc:	4620      	mov	r0, r4
 804a1ce:	4798      	blx	r3
    MacCtx.MacState |= LORAMAC_TX_RUNNING;
 804a1d0:	4a05      	ldr	r2, [pc, #20]	; (804a1e8 <SetTxContinuousWave1+0x28>)
 804a1d2:	f8d2 3344 	ldr.w	r3, [r2, #836]	; 0x344
 804a1d6:	f043 0302 	orr.w	r3, r3, #2
 804a1da:	f8c2 3344 	str.w	r3, [r2, #836]	; 0x344
}
 804a1de:	2000      	movs	r0, #0
 804a1e0:	bd10      	pop	{r4, pc}
 804a1e2:	bf00      	nop
 804a1e4:	080528d8 	.word	0x080528d8
 804a1e8:	2000299c 	.word	0x2000299c

0804a1ec <GetCtxs>:
{
 804a1ec:	b537      	push	{r0, r1, r2, r4, r5, lr}
    Contexts.MacNvmCtx = &NvmMacCtx;
 804a1ee:	4d18      	ldr	r5, [pc, #96]	; (804a250 <GetCtxs+0x64>)
 804a1f0:	4c18      	ldr	r4, [pc, #96]	; (804a254 <GetCtxs+0x68>)
 804a1f2:	f205 438c 	addw	r3, r5, #1164	; 0x48c
 804a1f6:	6023      	str	r3, [r4, #0]
    Contexts.CryptoNvmCtx = LoRaMacCryptoGetNvmCtx( &Contexts.CryptoNvmCtxSize );
 804a1f8:	f104 0014 	add.w	r0, r4, #20
    Contexts.MacNvmCtxSize = sizeof( NvmMacCtx );
 804a1fc:	f44f 73ee 	mov.w	r3, #476	; 0x1dc
 804a200:	6063      	str	r3, [r4, #4]
    Contexts.CryptoNvmCtx = LoRaMacCryptoGetNvmCtx( &Contexts.CryptoNvmCtxSize );
 804a202:	f002 f857 	bl	804c2b4 <LoRaMacCryptoGetNvmCtx>
    GetNvmCtxParams_t params ={ 0 };
 804a206:	a902      	add	r1, sp, #8
 804a208:	2300      	movs	r3, #0
 804a20a:	f841 3d04 	str.w	r3, [r1, #-4]!
    Contexts.RegionNvmCtx = RegionGetNvmCtx( MacCtx.NvmCtx->Region, &params );
 804a20e:	f8d5 3488 	ldr.w	r3, [r5, #1160]	; 0x488
    Contexts.CryptoNvmCtx = LoRaMacCryptoGetNvmCtx( &Contexts.CryptoNvmCtxSize );
 804a212:	6120      	str	r0, [r4, #16]
    Contexts.RegionNvmCtx = RegionGetNvmCtx( MacCtx.NvmCtx->Region, &params );
 804a214:	7818      	ldrb	r0, [r3, #0]
 804a216:	f002 fc2e 	bl	804ca76 <RegionGetNvmCtx>
    Contexts.RegionNvmCtxSize = params.nvmCtxSize;
 804a21a:	9b01      	ldr	r3, [sp, #4]
    Contexts.RegionNvmCtx = RegionGetNvmCtx( MacCtx.NvmCtx->Region, &params );
 804a21c:	60a0      	str	r0, [r4, #8]
    Contexts.SecureElementNvmCtx = SecureElementGetNvmCtx( &Contexts.SecureElementNvmCtxSize );
 804a21e:	f104 001c 	add.w	r0, r4, #28
    Contexts.RegionNvmCtxSize = params.nvmCtxSize;
 804a222:	60e3      	str	r3, [r4, #12]
    Contexts.SecureElementNvmCtx = SecureElementGetNvmCtx( &Contexts.SecureElementNvmCtxSize );
 804a224:	f7fe fd6a 	bl	8048cfc <SecureElementGetNvmCtx>
 804a228:	61a0      	str	r0, [r4, #24]
    Contexts.CommandsNvmCtx = LoRaMacCommandsGetNvmCtx( &Contexts.CommandsNvmCtxSize );
 804a22a:	f104 0024 	add.w	r0, r4, #36	; 0x24
 804a22e:	f001 fcc1 	bl	804bbb4 <LoRaMacCommandsGetNvmCtx>
 804a232:	6220      	str	r0, [r4, #32]
    Contexts.ClassBNvmCtx = LoRaMacClassBGetNvmCtx( &Contexts.ClassBNvmCtxSize );
 804a234:	f104 002c 	add.w	r0, r4, #44	; 0x2c
 804a238:	f001 fc6c 	bl	804bb14 <LoRaMacClassBGetNvmCtx>
 804a23c:	62a0      	str	r0, [r4, #40]	; 0x28
    Contexts.ConfirmQueueNvmCtx = LoRaMacConfirmQueueGetNvmCtx( &Contexts.ConfirmQueueNvmCtxSize );
 804a23e:	f104 0034 	add.w	r0, r4, #52	; 0x34
 804a242:	f001 fdcf 	bl	804bde4 <LoRaMacConfirmQueueGetNvmCtx>
 804a246:	6320      	str	r0, [r4, #48]	; 0x30
}
 804a248:	4620      	mov	r0, r4
 804a24a:	b003      	add	sp, #12
 804a24c:	bd30      	pop	{r4, r5, pc}
 804a24e:	bf00      	nop
 804a250:	2000299c 	.word	0x2000299c
 804a254:	20005f84 	.word	0x20005f84

0804a258 <RestoreCtxs>:
{
 804a258:	b537      	push	{r0, r1, r2, r4, r5, lr}
    if( contexts == NULL )
 804a25a:	4604      	mov	r4, r0
 804a25c:	2800      	cmp	r0, #0
 804a25e:	d033      	beq.n	804a2c8 <RestoreCtxs+0x70>
    if( MacCtx.MacState != LORAMAC_STOPPED )
 804a260:	4d1d      	ldr	r5, [pc, #116]	; (804a2d8 <RestoreCtxs+0x80>)
 804a262:	f8d5 3344 	ldr.w	r3, [r5, #836]	; 0x344
 804a266:	2b01      	cmp	r3, #1
 804a268:	d130      	bne.n	804a2cc <RestoreCtxs+0x74>
    if( contexts->MacNvmCtx != NULL )
 804a26a:	6801      	ldr	r1, [r0, #0]
 804a26c:	b121      	cbz	r1, 804a278 <RestoreCtxs+0x20>
        memcpy1( ( uint8_t* ) &NvmMacCtx, ( uint8_t* ) contexts->MacNvmCtx, contexts->MacNvmCtxSize );
 804a26e:	8882      	ldrh	r2, [r0, #4]
 804a270:	f205 408c 	addw	r0, r5, #1164	; 0x48c
 804a274:	f004 fad1 	bl	804e81a <memcpy1>
    params.Type = INIT_TYPE_RESTORE_CTX;
 804a278:	2302      	movs	r3, #2
    params.NvmCtx = contexts->RegionNvmCtx;
 804a27a:	a902      	add	r1, sp, #8
    params.Type = INIT_TYPE_RESTORE_CTX;
 804a27c:	f88d 3004 	strb.w	r3, [sp, #4]
    params.NvmCtx = contexts->RegionNvmCtx;
 804a280:	68a3      	ldr	r3, [r4, #8]
 804a282:	f841 3d08 	str.w	r3, [r1, #-8]!
    RegionInitDefaults( MacCtx.NvmCtx->Region, &params );
 804a286:	f8d5 3488 	ldr.w	r3, [r5, #1160]	; 0x488
 804a28a:	7818      	ldrb	r0, [r3, #0]
 804a28c:	f002 fbed 	bl	804ca6a <RegionInitDefaults>
    if( SecureElementRestoreNvmCtx( contexts->SecureElementNvmCtx ) != SECURE_ELEMENT_SUCCESS )
 804a290:	69a0      	ldr	r0, [r4, #24]
 804a292:	f7fe fd25 	bl	8048ce0 <SecureElementRestoreNvmCtx>
 804a296:	b110      	cbz	r0, 804a29e <RestoreCtxs+0x46>
        return LORAMAC_STATUS_CRYPTO_ERROR;
 804a298:	2011      	movs	r0, #17
}
 804a29a:	b003      	add	sp, #12
 804a29c:	bd30      	pop	{r4, r5, pc}
    if( LoRaMacCryptoRestoreNvmCtx( contexts->CryptoNvmCtx ) != LORAMAC_CRYPTO_SUCCESS )
 804a29e:	6920      	ldr	r0, [r4, #16]
 804a2a0:	f001 fffa 	bl	804c298 <LoRaMacCryptoRestoreNvmCtx>
 804a2a4:	2800      	cmp	r0, #0
 804a2a6:	d1f7      	bne.n	804a298 <RestoreCtxs+0x40>
    if( LoRaMacCommandsRestoreNvmCtx( contexts->CommandsNvmCtx ) != LORAMAC_COMMANDS_SUCCESS )
 804a2a8:	6a20      	ldr	r0, [r4, #32]
 804a2aa:	f001 fc75 	bl	804bb98 <LoRaMacCommandsRestoreNvmCtx>
 804a2ae:	b978      	cbnz	r0, 804a2d0 <RestoreCtxs+0x78>
    if( LoRaMacClassBRestoreNvmCtx( contexts->ClassBNvmCtx ) != true )
 804a2b0:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 804a2b2:	f001 fc2d 	bl	804bb10 <LoRaMacClassBRestoreNvmCtx>
 804a2b6:	b168      	cbz	r0, 804a2d4 <RestoreCtxs+0x7c>
    if( LoRaMacConfirmQueueRestoreNvmCtx( contexts->ConfirmQueueNvmCtx ) != true )
 804a2b8:	6b20      	ldr	r0, [r4, #48]	; 0x30
 804a2ba:	f001 fd87 	bl	804bdcc <LoRaMacConfirmQueueRestoreNvmCtx>
    return LORAMAC_STATUS_OK;
 804a2be:	2800      	cmp	r0, #0
 804a2c0:	bf0c      	ite	eq
 804a2c2:	2015      	moveq	r0, #21
 804a2c4:	2000      	movne	r0, #0
 804a2c6:	e7e8      	b.n	804a29a <RestoreCtxs+0x42>
        return LORAMAC_STATUS_PARAMETER_INVALID;
 804a2c8:	2003      	movs	r0, #3
 804a2ca:	e7e6      	b.n	804a29a <RestoreCtxs+0x42>
        return LORAMAC_STATUS_BUSY;
 804a2cc:	2001      	movs	r0, #1
 804a2ce:	e7e4      	b.n	804a29a <RestoreCtxs+0x42>
        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 804a2d0:	2013      	movs	r0, #19
 804a2d2:	e7e2      	b.n	804a29a <RestoreCtxs+0x42>
        return LORAMAC_STATUS_CLASS_B_ERROR;
 804a2d4:	2014      	movs	r0, #20
 804a2d6:	e7e0      	b.n	804a29a <RestoreCtxs+0x42>
 804a2d8:	2000299c 	.word	0x2000299c

0804a2dc <DetermineFrameType>:
    if( ( macMsg == NULL ) || ( fType == NULL ) )
 804a2dc:	4602      	mov	r2, r0
 804a2de:	b1d0      	cbz	r0, 804a316 <DetermineFrameType+0x3a>
 804a2e0:	b1c9      	cbz	r1, 804a316 <DetermineFrameType+0x3a>
    if( ( macMsg->FHDR.FCtrl.Bits.FOptsLen > 0 ) && ( macMsg->FPort > 0 ) )
 804a2e2:	7b03      	ldrb	r3, [r0, #12]
 804a2e4:	f013 000f 	ands.w	r0, r3, #15
 804a2e8:	d005      	beq.n	804a2f6 <DetermineFrameType+0x1a>
 804a2ea:	f892 3020 	ldrb.w	r3, [r2, #32]
 804a2ee:	b113      	cbz	r3, 804a2f6 <DetermineFrameType+0x1a>
        *fType = FRAME_TYPE_A;
 804a2f0:	2000      	movs	r0, #0
 804a2f2:	7008      	strb	r0, [r1, #0]
 804a2f4:	4770      	bx	lr
    else if( macMsg->FRMPayloadSize == 0 )
 804a2f6:	f892 3028 	ldrb.w	r3, [r2, #40]	; 0x28
 804a2fa:	b91b      	cbnz	r3, 804a304 <DetermineFrameType+0x28>
        *fType = FRAME_TYPE_B;
 804a2fc:	2201      	movs	r2, #1
 804a2fe:	700a      	strb	r2, [r1, #0]
    return LORAMAC_STATUS_OK;
 804a300:	4618      	mov	r0, r3
 804a302:	4770      	bx	lr
    else if( ( macMsg->FHDR.FCtrl.Bits.FOptsLen == 0 ) && ( macMsg->FPort == 0 ) )
 804a304:	b948      	cbnz	r0, 804a31a <DetermineFrameType+0x3e>
 804a306:	f892 3020 	ldrb.w	r3, [r2, #32]
 804a30a:	b913      	cbnz	r3, 804a312 <DetermineFrameType+0x36>
        *fType = FRAME_TYPE_C;
 804a30c:	2302      	movs	r3, #2
        *fType = FRAME_TYPE_D;
 804a30e:	700b      	strb	r3, [r1, #0]
 804a310:	4770      	bx	lr
 804a312:	2303      	movs	r3, #3
 804a314:	e7fb      	b.n	804a30e <DetermineFrameType+0x32>
        return LORAMAC_STATUS_PARAMETER_INVALID;
 804a316:	2003      	movs	r0, #3
 804a318:	4770      	bx	lr
        return LORAMAC_STATUS_ERROR;
 804a31a:	2017      	movs	r0, #23
}
 804a31c:	4770      	bx	lr
	...

0804a320 <LoRaMacProcess>:
{
 804a320:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 804a324:	b0a1      	sub	sp, #132	; 0x84
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 804a326:	f3ef 8310 	mrs	r3, PRIMASK
    events = LoRaMacRadioEvents;
 804a32a:	4cbd      	ldr	r4, [pc, #756]	; (804a620 <LoRaMacProcess+0x300>)
    LoRaMacRadioEvents.Value = 0;
 804a32c:	2200      	movs	r2, #0
    events = LoRaMacRadioEvents;
 804a32e:	6825      	ldr	r5, [r4, #0]
    LoRaMacRadioEvents.Value = 0;
 804a330:	6022      	str	r2, [r4, #0]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 804a332:	f383 8810 	msr	PRIMASK, r3
    if( events.Value != 0 )
 804a336:	2d00      	cmp	r5, #0
 804a338:	f000 80c3 	beq.w	804a4c2 <LoRaMacProcess+0x1a2>
 804a33c:	b2ed      	uxtb	r5, r5
        if( events.Events.TxDone == 1 )
 804a33e:	06e9      	lsls	r1, r5, #27
 804a340:	d552      	bpl.n	804a3e8 <LoRaMacProcess+0xc8>
    if( MacCtx.NvmCtx->DeviceClass != CLASS_C )
 804a342:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
 804a346:	f893 30f0 	ldrb.w	r3, [r3, #240]	; 0xf0
 804a34a:	2b02      	cmp	r3, #2
 804a34c:	d002      	beq.n	804a354 <LoRaMacProcess+0x34>
        Radio.Sleep( );
 804a34e:	4bb5      	ldr	r3, [pc, #724]	; (804a624 <LoRaMacProcess+0x304>)
 804a350:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 804a352:	4798      	blx	r3
    TimerSetValue( &MacCtx.RxWindowTimer1, MacCtx.RxWindow1Delay );
 804a354:	f8d4 13b4 	ldr.w	r1, [r4, #948]	; 0x3b4
 804a358:	48b3      	ldr	r0, [pc, #716]	; (804a628 <LoRaMacProcess+0x308>)
 804a35a:	f004 f997 	bl	804e68c <TimerSetValue>
    TimerStart( &MacCtx.RxWindowTimer1 );
 804a35e:	48b2      	ldr	r0, [pc, #712]	; (804a628 <LoRaMacProcess+0x308>)
 804a360:	f004 f8fa 	bl	804e558 <TimerStart>
    TimerSetValue( &MacCtx.RxWindowTimer2, MacCtx.RxWindow2Delay );
 804a364:	f8d4 13b8 	ldr.w	r1, [r4, #952]	; 0x3b8
 804a368:	48b0      	ldr	r0, [pc, #704]	; (804a62c <LoRaMacProcess+0x30c>)
 804a36a:	f004 f98f 	bl	804e68c <TimerSetValue>
    TimerStart( &MacCtx.RxWindowTimer2 );
 804a36e:	48af      	ldr	r0, [pc, #700]	; (804a62c <LoRaMacProcess+0x30c>)
 804a370:	f004 f8f2 	bl	804e558 <TimerStart>
    if( ( MacCtx.NvmCtx->DeviceClass == CLASS_C ) || ( MacCtx.NodeAckRequested == true ) )
 804a374:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
 804a378:	f893 20f0 	ldrb.w	r2, [r3, #240]	; 0xf0
 804a37c:	2a02      	cmp	r2, #2
 804a37e:	d002      	beq.n	804a386 <LoRaMacProcess+0x66>
 804a380:	f894 2418 	ldrb.w	r2, [r4, #1048]	; 0x418
 804a384:	b182      	cbz	r2, 804a3a8 <LoRaMacProcess+0x88>
        getPhy.Attribute = PHY_ACK_TIMEOUT;
 804a386:	a920      	add	r1, sp, #128	; 0x80
 804a388:	2216      	movs	r2, #22
 804a38a:	f801 2d60 	strb.w	r2, [r1, #-96]!
        phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804a38e:	7818      	ldrb	r0, [r3, #0]
 804a390:	f002 fb5b 	bl	804ca4a <RegionGetPhyParam>
        TimerSetValue( &MacCtx.AckTimeoutTimer, MacCtx.RxWindow2Delay + phyParam.Value );
 804a394:	f8d4 13b8 	ldr.w	r1, [r4, #952]	; 0x3b8
        phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804a398:	900a      	str	r0, [sp, #40]	; 0x28
        TimerSetValue( &MacCtx.AckTimeoutTimer, MacCtx.RxWindow2Delay + phyParam.Value );
 804a39a:	4401      	add	r1, r0
 804a39c:	48a4      	ldr	r0, [pc, #656]	; (804a630 <LoRaMacProcess+0x310>)
 804a39e:	f004 f975 	bl	804e68c <TimerSetValue>
        TimerStart( &MacCtx.AckTimeoutTimer );
 804a3a2:	48a3      	ldr	r0, [pc, #652]	; (804a630 <LoRaMacProcess+0x310>)
 804a3a4:	f004 f8d8 	bl	804e558 <TimerStart>
    MacCtx.NvmCtx->LastTxChannel = MacCtx.Channel;
 804a3a8:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
 804a3ac:	f894 2419 	ldrb.w	r2, [r4, #1049]	; 0x419
 804a3b0:	f883 213e 	strb.w	r2, [r3, #318]	; 0x13e
    txDone.Channel = MacCtx.Channel;
 804a3b4:	f88d 2050 	strb.w	r2, [sp, #80]	; 0x50
    if( MacCtx.NvmCtx->NetworkActivation == ACTIVATION_TYPE_NONE )
 804a3b8:	f893 21d4 	ldrb.w	r2, [r3, #468]	; 0x1d4
 804a3bc:	2a00      	cmp	r2, #0
 804a3be:	f040 812c 	bne.w	804a61a <LoRaMacProcess+0x2fa>
    txDone.LastTxDoneTime = TxDoneParams.CurTime;
 804a3c2:	4e9c      	ldr	r6, [pc, #624]	; (804a634 <LoRaMacProcess+0x314>)
        txDone.Joined  = true;
 804a3c4:	f88d 2051 	strb.w	r2, [sp, #81]	; 0x51
    RegionSetBandTxDone( MacCtx.NvmCtx->Region, &txDone );
 804a3c8:	7818      	ldrb	r0, [r3, #0]
    txDone.LastTxDoneTime = TxDoneParams.CurTime;
 804a3ca:	6832      	ldr	r2, [r6, #0]
 804a3cc:	9215      	str	r2, [sp, #84]	; 0x54
    RegionSetBandTxDone( MacCtx.NvmCtx->Region, &txDone );
 804a3ce:	a914      	add	r1, sp, #80	; 0x50
 804a3d0:	f002 fb45 	bl	804ca5e <RegionSetBandTxDone>
    MacCtx.NvmCtx->LastTxDoneTime = TxDoneParams.CurTime;
 804a3d4:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
 804a3d8:	6832      	ldr	r2, [r6, #0]
 804a3da:	f8c3 21c4 	str.w	r2, [r3, #452]	; 0x1c4
    if( MacCtx.NodeAckRequested == false )
 804a3de:	f894 3418 	ldrb.w	r3, [r4, #1048]	; 0x418
 804a3e2:	b90b      	cbnz	r3, 804a3e8 <LoRaMacProcess+0xc8>
        MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 804a3e4:	f884 3441 	strb.w	r3, [r4, #1089]	; 0x441
        if( events.Events.RxDone == 1 )
 804a3e8:	072a      	lsls	r2, r5, #28
 804a3ea:	d540      	bpl.n	804a46e <LoRaMacProcess+0x14e>
    uint8_t *payload = RxDoneParams.Payload;
 804a3ec:	4b92      	ldr	r3, [pc, #584]	; (804a638 <LoRaMacProcess+0x318>)
    uint32_t address = MacCtx.NvmCtx->DevAddr;
 804a3ee:	f8d4 2488 	ldr.w	r2, [r4, #1160]	; 0x488
    uint8_t *payload = RxDoneParams.Payload;
 804a3f2:	f8d3 9004 	ldr.w	r9, [r3, #4]
    uint16_t size = RxDoneParams.Size;
 804a3f6:	f8b3 8008 	ldrh.w	r8, [r3, #8]
    int16_t rssi = RxDoneParams.Rssi;
 804a3fa:	f9b3 a00a 	ldrsh.w	sl, [r3, #10]
    int8_t snr = RxDoneParams.Snr;
 804a3fe:	f993 700c 	ldrsb.w	r7, [r3, #12]
    uint32_t address = MacCtx.NvmCtx->DevAddr;
 804a402:	6cd6      	ldr	r6, [r2, #76]	; 0x4c
    MacCtx.McpsIndication.RxSlot = MacCtx.RxSlot;
 804a404:	f894 2484 	ldrb.w	r2, [r4, #1156]	; 0x484
 804a408:	f884 2431 	strb.w	r2, [r4, #1073]	; 0x431
    uint32_t downLinkCounter = 0;
 804a40c:	2300      	movs	r3, #0
 804a40e:	9307      	str	r3, [sp, #28]
    MacCtx.McpsConfirm.AckReceived = false;
 804a410:	f884 3444 	strb.w	r3, [r4, #1092]	; 0x444
    MacCtx.McpsIndication.Multicast = 0;
 804a414:	f8a4 3422 	strh.w	r3, [r4, #1058]	; 0x422
    MacCtx.McpsIndication.FramePending = 0;
 804a418:	f884 3425 	strb.w	r3, [r4, #1061]	; 0x425
    MacCtx.McpsIndication.Buffer = NULL;
 804a41c:	f8c4 3428 	str.w	r3, [r4, #1064]	; 0x428
    MacCtx.McpsIndication.BufferSize = 0;
 804a420:	f884 342c 	strb.w	r3, [r4, #1068]	; 0x42c
    MacCtx.McpsIndication.RxData = false;
 804a424:	f884 342d 	strb.w	r3, [r4, #1069]	; 0x42d
    MacCtx.McpsIndication.AckReceived = false;
 804a428:	f884 3432 	strb.w	r3, [r4, #1074]	; 0x432
    MacCtx.McpsIndication.DownLinkCounter = 0;
 804a42c:	f8c4 3434 	str.w	r3, [r4, #1076]	; 0x434
    MacCtx.McpsIndication.McpsIndication = MCPS_UNCONFIRMED;
 804a430:	f884 3420 	strb.w	r3, [r4, #1056]	; 0x420
    MacCtx.McpsIndication.DevAddress = 0;
 804a434:	f8c4 3438 	str.w	r3, [r4, #1080]	; 0x438
    MacCtx.McpsIndication.DeviceTimeAnsReceived = false;
 804a438:	f884 343c 	strb.w	r3, [r4, #1084]	; 0x43c
    Radio.Sleep( );
 804a43c:	4b79      	ldr	r3, [pc, #484]	; (804a624 <LoRaMacProcess+0x304>)
    MacCtx.McpsIndication.Rssi = rssi;
 804a43e:	f8a4 a42e 	strh.w	sl, [r4, #1070]	; 0x42e
    Radio.Sleep( );
 804a442:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    MacCtx.McpsIndication.Snr = snr;
 804a444:	f884 7430 	strb.w	r7, [r4, #1072]	; 0x430
    Radio.Sleep( );
 804a448:	4798      	blx	r3
    TimerStop( &MacCtx.RxWindowTimer2 );
 804a44a:	4878      	ldr	r0, [pc, #480]	; (804a62c <LoRaMacProcess+0x30c>)
 804a44c:	f004 f8f6 	bl	804e63c <TimerStop>
    PRINTF("RxDone\r\n");
 804a450:	487a      	ldr	r0, [pc, #488]	; (804a63c <LoRaMacProcess+0x31c>)
 804a452:	f004 f97d 	bl	804e750 <TraceSend>
    if( LoRaMacClassBRxBeacon( payload, size ) == true )
 804a456:	4641      	mov	r1, r8
 804a458:	4648      	mov	r0, r9
 804a45a:	f001 fb67 	bl	804bb2c <LoRaMacClassBRxBeacon>
 804a45e:	4683      	mov	fp, r0
 804a460:	2800      	cmp	r0, #0
 804a462:	f000 80f7 	beq.w	804a654 <LoRaMacProcess+0x334>
        MacCtx.MlmeIndication.BeaconInfo.Rssi = rssi;
 804a466:	f8a4 a47a 	strh.w	sl, [r4, #1146]	; 0x47a
        MacCtx.MlmeIndication.BeaconInfo.Snr = snr;
 804a46a:	f884 747c 	strb.w	r7, [r4, #1148]	; 0x47c
        if( events.Events.TxTimeout == 1 )
 804a46e:	076f      	lsls	r7, r5, #29
 804a470:	d51b      	bpl.n	804a4aa <LoRaMacProcess+0x18a>
    if( MacCtx.NvmCtx->DeviceClass != CLASS_C )
 804a472:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
 804a476:	f893 30f0 	ldrb.w	r3, [r3, #240]	; 0xf0
 804a47a:	2b02      	cmp	r3, #2
 804a47c:	d002      	beq.n	804a484 <LoRaMacProcess+0x164>
        Radio.Sleep( );
 804a47e:	4b69      	ldr	r3, [pc, #420]	; (804a624 <LoRaMacProcess+0x304>)
 804a480:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 804a482:	4798      	blx	r3
    UpdateRxSlotIdleState( );
 804a484:	f7fe fd52 	bl	8048f2c <UpdateRxSlotIdleState>
    MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_TX_TIMEOUT;
 804a488:	2002      	movs	r0, #2
 804a48a:	f884 0441 	strb.w	r0, [r4, #1089]	; 0x441
    LoRaMacConfirmQueueSetStatusCmn( LORAMAC_EVENT_INFO_STATUS_TX_TIMEOUT );
 804a48e:	f001 fd13 	bl	804beb8 <LoRaMacConfirmQueueSetStatusCmn>
    if( MacCtx.NodeAckRequested == true )
 804a492:	f894 3418 	ldrb.w	r3, [r4, #1048]	; 0x418
 804a496:	b113      	cbz	r3, 804a49e <LoRaMacProcess+0x17e>
        MacCtx.AckTimeoutRetry = true;
 804a498:	2301      	movs	r3, #1
 804a49a:	f884 3417 	strb.w	r3, [r4, #1047]	; 0x417
    MacCtx.MacFlags.Bits.MacDone = 1;
 804a49e:	f894 3485 	ldrb.w	r3, [r4, #1157]	; 0x485
 804a4a2:	f043 0320 	orr.w	r3, r3, #32
 804a4a6:	f884 3485 	strb.w	r3, [r4, #1157]	; 0x485
        if( events.Events.RxError == 1 )
 804a4aa:	07ae      	lsls	r6, r5, #30
 804a4ac:	d503      	bpl.n	804a4b6 <LoRaMacProcess+0x196>
    HandleRadioRxErrorTimeout( LORAMAC_EVENT_INFO_STATUS_RX1_ERROR, LORAMAC_EVENT_INFO_STATUS_RX2_ERROR );
 804a4ae:	2106      	movs	r1, #6
 804a4b0:	2005      	movs	r0, #5
 804a4b2:	f7fe fdef 	bl	8049094 <HandleRadioRxErrorTimeout>
        if( events.Events.RxTimeout == 1 )
 804a4b6:	07ed      	lsls	r5, r5, #31
 804a4b8:	d503      	bpl.n	804a4c2 <LoRaMacProcess+0x1a2>
    HandleRadioRxErrorTimeout( LORAMAC_EVENT_INFO_STATUS_RX1_TIMEOUT, LORAMAC_EVENT_INFO_STATUS_RX2_TIMEOUT );
 804a4ba:	2104      	movs	r1, #4
 804a4bc:	2003      	movs	r0, #3
 804a4be:	f7fe fde9 	bl	8049094 <HandleRadioRxErrorTimeout>
    LoRaMacClassBProcess( );
 804a4c2:	f001 fb50 	bl	804bb66 <LoRaMacClassBProcess>
    if( MacCtx.MacFlags.Bits.MacDone == 1 )
 804a4c6:	f894 2485 	ldrb.w	r2, [r4, #1157]	; 0x485
 804a4ca:	0690      	lsls	r0, r2, #26
 804a4cc:	d56a      	bpl.n	804a5a4 <LoRaMacProcess+0x284>
    MacCtx.AllowRequests = requestState;
 804a4ce:	2300      	movs	r3, #0
 804a4d0:	f884 3486 	strb.w	r3, [r4, #1158]	; 0x486
    if( ( MacCtx.MacState & LORAMAC_RX_ABORT ) == LORAMAC_RX_ABORT )
 804a4d4:	f8d4 3344 	ldr.w	r3, [r4, #836]	; 0x344
 804a4d8:	0619      	lsls	r1, r3, #24
        MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 804a4da:	bf44      	itt	mi
 804a4dc:	f023 0382 	bicmi.w	r3, r3, #130	; 0x82
 804a4e0:	f8c4 3344 	strmi.w	r3, [r4, #836]	; 0x344
}

static uint8_t IsRequestPending( void )
{
    if( ( MacCtx.MacFlags.Bits.MlmeReq == 1 ) ||
 804a4e4:	f012 0f05 	tst.w	r2, #5
 804a4e8:	f000 82e0 	beq.w	804aaac <LoRaMacProcess+0x78c>
    if( ( LoRaMacConfirmQueueIsCmdActive( MLME_BEACON_ACQUISITION ) == true ) &&
 804a4ec:	200b      	movs	r0, #11
 804a4ee:	f001 fcfb 	bl	804bee8 <LoRaMacConfirmQueueIsCmdActive>
 804a4f2:	2800      	cmp	r0, #0
 804a4f4:	f000 82da 	beq.w	804aaac <LoRaMacProcess+0x78c>
        ( MacCtx.MacFlags.Bits.McpsReq == 0 ) )
 804a4f8:	f894 3485 	ldrb.w	r3, [r4, #1157]	; 0x485
    if( ( LoRaMacConfirmQueueIsCmdActive( MLME_BEACON_ACQUISITION ) == true ) &&
 804a4fc:	07df      	lsls	r7, r3, #31
 804a4fe:	f100 82d5 	bmi.w	804aaac <LoRaMacProcess+0x78c>
        if( MacCtx.MacFlags.Bits.MlmeReq == 1 )
 804a502:	075e      	lsls	r6, r3, #29
 804a504:	f140 82d2 	bpl.w	804aaac <LoRaMacProcess+0x78c>
            MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 804a508:	f8d4 3344 	ldr.w	r3, [r4, #836]	; 0x344
 804a50c:	f023 0302 	bic.w	r3, r3, #2
 804a510:	f8c4 3344 	str.w	r3, [r4, #836]	; 0x344
    if( MacCtx.MacState == LORAMAC_IDLE )
 804a514:	f8d4 2344 	ldr.w	r2, [r4, #836]	; 0x344
 804a518:	bb82      	cbnz	r2, 804a57c <LoRaMacProcess+0x25c>
        if( MacCtx.MacFlags.Bits.McpsReq == 1 )
 804a51a:	f894 5485 	ldrb.w	r5, [r4, #1157]	; 0x485
 804a51e:	f015 0101 	ands.w	r1, r5, #1
            MacCtx.MacFlags.Bits.McpsReq = 0;
 804a522:	bf1e      	ittt	ne
 804a524:	462b      	movne	r3, r5
 804a526:	f362 0300 	bfine	r3, r2, #0, #1
 804a52a:	f884 3485 	strbne.w	r3, [r4, #1157]	; 0x485
        if( MacCtx.MacFlags.Bits.MlmeReq == 1 )
 804a52e:	f894 3485 	ldrb.w	r3, [r4, #1157]	; 0x485
 804a532:	075e      	lsls	r6, r3, #29
            MacCtx.MacFlags.Bits.MlmeReq = 0;
 804a534:	bf44      	itt	mi
 804a536:	f36f 0382 	bfcmi	r3, #2, #1
 804a53a:	f884 3485 	strbmi.w	r3, [r4, #1157]	; 0x485
    MacCtx.AllowRequests = requestState;
 804a53e:	2301      	movs	r3, #1
 804a540:	f884 3486 	strb.w	r3, [r4, #1158]	; 0x486
        if( reqEvents.Bits.McpsReq == 1 )
 804a544:	b121      	cbz	r1, 804a550 <LoRaMacProcess+0x230>
            MacCtx.MacPrimitives->MacMcpsConfirm( &MacCtx.McpsConfirm );
 804a546:	f8d4 3348 	ldr.w	r3, [r4, #840]	; 0x348
 804a54a:	483d      	ldr	r0, [pc, #244]	; (804a640 <LoRaMacProcess+0x320>)
 804a54c:	681b      	ldr	r3, [r3, #0]
 804a54e:	4798      	blx	r3
        if( reqEvents.Bits.MlmeReq == 1 )
 804a550:	076d      	lsls	r5, r5, #29
 804a552:	d50b      	bpl.n	804a56c <LoRaMacProcess+0x24c>
            LoRaMacConfirmQueueHandleCb( &MacCtx.MlmeConfirm );
 804a554:	483b      	ldr	r0, [pc, #236]	; (804a644 <LoRaMacProcess+0x324>)
 804a556:	f001 fcdf 	bl	804bf18 <LoRaMacConfirmQueueHandleCb>
            if( LoRaMacConfirmQueueGetCnt( ) > 0 )
 804a55a:	f001 fd09 	bl	804bf70 <LoRaMacConfirmQueueGetCnt>
 804a55e:	b128      	cbz	r0, 804a56c <LoRaMacProcess+0x24c>
                MacCtx.MacFlags.Bits.MlmeReq = 1;
 804a560:	f894 3485 	ldrb.w	r3, [r4, #1157]	; 0x485
 804a564:	f043 0304 	orr.w	r3, r3, #4
 804a568:	f884 3485 	strb.w	r3, [r4, #1157]	; 0x485
        LoRaMacClassBResumeBeaconing( );
 804a56c:	f001 faea 	bl	804bb44 <LoRaMacClassBResumeBeaconing>
        MacCtx.MacFlags.Bits.MacDone = 0;
 804a570:	f894 3485 	ldrb.w	r3, [r4, #1157]	; 0x485
 804a574:	f36f 1345 	bfc	r3, #5, #1
 804a578:	f884 3485 	strb.w	r3, [r4, #1157]	; 0x485
    if( MacCtx.MacState == LORAMAC_IDLE )
 804a57c:	f8d4 3344 	ldr.w	r3, [r4, #836]	; 0x344
 804a580:	b96b      	cbnz	r3, 804a59e <LoRaMacProcess+0x27e>
        bool isStickyMacCommandPending = false;
 804a582:	a820      	add	r0, sp, #128	; 0x80
 804a584:	f800 3d30 	strb.w	r3, [r0, #-48]!
        LoRaMacCommandsStickyCmdsPending( &isStickyMacCommandPending );
 804a588:	f001 fbf6 	bl	804bd78 <LoRaMacCommandsStickyCmdsPending>
        if( isStickyMacCommandPending == true )
 804a58c:	f89d 3050 	ldrb.w	r3, [sp, #80]	; 0x50
 804a590:	b12b      	cbz	r3, 804a59e <LoRaMacProcess+0x27e>
    MacCtx.MacFlags.Bits.MlmeSchedUplinkInd = 1;
 804a592:	f894 3485 	ldrb.w	r3, [r4, #1157]	; 0x485
 804a596:	f043 0310 	orr.w	r3, r3, #16
 804a59a:	f884 3485 	strb.w	r3, [r4, #1157]	; 0x485
    MacCtx.AllowRequests = requestState;
 804a59e:	2301      	movs	r3, #1
 804a5a0:	f884 3486 	strb.w	r3, [r4, #1158]	; 0x486
    if( MacCtx.MacFlags.Bits.MlmeInd == 1 )
 804a5a4:	f894 3485 	ldrb.w	r3, [r4, #1157]	; 0x485
 804a5a8:	0718      	lsls	r0, r3, #28
 804a5aa:	d508      	bpl.n	804a5be <LoRaMacProcess+0x29e>
        MacCtx.MacFlags.Bits.MlmeInd = 0;
 804a5ac:	f36f 03c3 	bfc	r3, #3, #1
 804a5b0:	f884 3485 	strb.w	r3, [r4, #1157]	; 0x485
        MacCtx.MacPrimitives->MacMlmeIndication( &MacCtx.MlmeIndication );
 804a5b4:	f8d4 3348 	ldr.w	r3, [r4, #840]	; 0x348
 804a5b8:	4823      	ldr	r0, [pc, #140]	; (804a648 <LoRaMacProcess+0x328>)
 804a5ba:	68db      	ldr	r3, [r3, #12]
 804a5bc:	4798      	blx	r3
    if( MacCtx.MacFlags.Bits.MlmeSchedUplinkInd == 1 )
 804a5be:	f894 3485 	ldrb.w	r3, [r4, #1157]	; 0x485
 804a5c2:	06d9      	lsls	r1, r3, #27
 804a5c4:	d510      	bpl.n	804a5e8 <LoRaMacProcess+0x2c8>
        schduleUplinkIndication.MlmeIndication = MLME_SCHEDULE_UPLINK;
 804a5c6:	2306      	movs	r3, #6
 804a5c8:	f88d 3050 	strb.w	r3, [sp, #80]	; 0x50
        MacCtx.MacPrimitives->MacMlmeIndication( &schduleUplinkIndication );
 804a5cc:	f8d4 3348 	ldr.w	r3, [r4, #840]	; 0x348
        schduleUplinkIndication.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 804a5d0:	2500      	movs	r5, #0
        MacCtx.MacPrimitives->MacMlmeIndication( &schduleUplinkIndication );
 804a5d2:	68db      	ldr	r3, [r3, #12]
        schduleUplinkIndication.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 804a5d4:	f88d 5051 	strb.w	r5, [sp, #81]	; 0x51
        MacCtx.MacPrimitives->MacMlmeIndication( &schduleUplinkIndication );
 804a5d8:	a814      	add	r0, sp, #80	; 0x50
 804a5da:	4798      	blx	r3
        MacCtx.MacFlags.Bits.MlmeSchedUplinkInd = 0;
 804a5dc:	f894 3485 	ldrb.w	r3, [r4, #1157]	; 0x485
 804a5e0:	f365 1304 	bfi	r3, r5, #4, #1
 804a5e4:	f884 3485 	strb.w	r3, [r4, #1157]	; 0x485
    if( MacCtx.MacFlags.Bits.McpsInd == 1 )
 804a5e8:	f894 3485 	ldrb.w	r3, [r4, #1157]	; 0x485
 804a5ec:	079a      	lsls	r2, r3, #30
 804a5ee:	d508      	bpl.n	804a602 <LoRaMacProcess+0x2e2>
        MacCtx.MacFlags.Bits.McpsInd = 0;
 804a5f0:	f36f 0341 	bfc	r3, #1, #1
 804a5f4:	f884 3485 	strb.w	r3, [r4, #1157]	; 0x485
        MacCtx.MacPrimitives->MacMcpsIndication( &MacCtx.McpsIndication );
 804a5f8:	f8d4 3348 	ldr.w	r3, [r4, #840]	; 0x348
 804a5fc:	4813      	ldr	r0, [pc, #76]	; (804a64c <LoRaMacProcess+0x32c>)
 804a5fe:	685b      	ldr	r3, [r3, #4]
 804a600:	4798      	blx	r3
    if( MacCtx.RxSlot == RX_SLOT_WIN_CLASS_C )
 804a602:	f894 3484 	ldrb.w	r3, [r4, #1156]	; 0x484
 804a606:	2b02      	cmp	r3, #2
 804a608:	d104      	bne.n	804a614 <LoRaMacProcess+0x2f4>
    	PRINTF("Recebe em Classe C\r\n");
 804a60a:	4811      	ldr	r0, [pc, #68]	; (804a650 <LoRaMacProcess+0x330>)
 804a60c:	f004 f8a0 	bl	804e750 <TraceSend>
        OpenContinuousRxCWindow( );
 804a610:	f7fe fe00 	bl	8049214 <OpenContinuousRxCWindow>
}
 804a614:	b021      	add	sp, #132	; 0x84
 804a616:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        txDone.Joined  = true;
 804a61a:	2201      	movs	r2, #1
 804a61c:	e6d1      	b.n	804a3c2 <LoRaMacProcess+0xa2>
 804a61e:	bf00      	nop
 804a620:	2000299c 	.word	0x2000299c
 804a624:	080528d8 	.word	0x080528d8
 804a628:	20002d20 	.word	0x20002d20
 804a62c:	20002d38 	.word	0x20002d38
 804a630:	20002d98 	.word	0x20002d98
 804a634:	20005f70 	.word	0x20005f70
 804a638:	20005f74 	.word	0x20005f74
 804a63c:	08052f70 	.word	0x08052f70
 804a640:	20002ddc 	.word	0x20002ddc
 804a644:	20002df0 	.word	0x20002df0
 804a648:	20002e04 	.word	0x20002e04
 804a64c:	20002dbc 	.word	0x20002dbc
 804a650:	08052f8a 	.word	0x08052f8a
    if( MacCtx.NvmCtx->DeviceClass == CLASS_B )
 804a654:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
 804a658:	f893 30f0 	ldrb.w	r3, [r3, #240]	; 0xf0
 804a65c:	2b01      	cmp	r3, #1
 804a65e:	d10c      	bne.n	804a67a <LoRaMacProcess+0x35a>
        if( LoRaMacClassBIsPingExpected( ) == true )
 804a660:	f001 fa68 	bl	804bb34 <LoRaMacClassBIsPingExpected>
 804a664:	4682      	mov	sl, r0
 804a666:	b1c8      	cbz	r0, 804a69c <LoRaMacProcess+0x37c>
            LoRaMacClassBSetPingSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 804a668:	4658      	mov	r0, fp
 804a66a:	f001 fa58 	bl	804bb1e <LoRaMacClassBSetPingSlotState>
            LoRaMacClassBPingSlotTimerEvent( NULL );
 804a66e:	4658      	mov	r0, fp
 804a670:	f001 fa5a 	bl	804bb28 <LoRaMacClassBPingSlotTimerEvent>
            MacCtx.McpsIndication.RxSlot = RX_SLOT_WIN_CLASS_B_PING_SLOT;
 804a674:	2304      	movs	r3, #4
            MacCtx.McpsIndication.RxSlot = RX_SLOT_WIN_CLASS_B_MULTICAST_SLOT;
 804a676:	f884 3431 	strb.w	r3, [r4, #1073]	; 0x431
    macHdr.Value = payload[pktHeaderLen++];
 804a67a:	f899 a000 	ldrb.w	sl, [r9]
    switch( macHdr.Bits.MType )
 804a67e:	ea4f 135a 	mov.w	r3, sl, lsr #5
 804a682:	3b01      	subs	r3, #1
 804a684:	2b06      	cmp	r3, #6
 804a686:	f200 81fe 	bhi.w	804aa86 <LoRaMacProcess+0x766>
 804a68a:	e8df f013 	tbh	[pc, r3, lsl #1]
 804a68e:	0013      	.short	0x0013
 804a690:	009401fc 	.word	0x009401fc
 804a694:	009101fc 	.word	0x009101fc
 804a698:	01e701fc 	.word	0x01e701fc
        else if( LoRaMacClassBIsMulticastExpected( ) == true )
 804a69c:	f001 fa4c 	bl	804bb38 <LoRaMacClassBIsMulticastExpected>
 804a6a0:	2800      	cmp	r0, #0
 804a6a2:	d0ea      	beq.n	804a67a <LoRaMacProcess+0x35a>
            LoRaMacClassBSetMulticastSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 804a6a4:	4650      	mov	r0, sl
 804a6a6:	f001 fa3b 	bl	804bb20 <LoRaMacClassBSetMulticastSlotState>
            LoRaMacClassBMulticastSlotTimerEvent( NULL );
 804a6aa:	4650      	mov	r0, sl
 804a6ac:	f001 fa3d 	bl	804bb2a <LoRaMacClassBMulticastSlotTimerEvent>
            MacCtx.McpsIndication.RxSlot = RX_SLOT_WIN_CLASS_B_MULTICAST_SLOT;
 804a6b0:	2305      	movs	r3, #5
 804a6b2:	e7e0      	b.n	804a676 <LoRaMacProcess+0x356>
            macMsgJoinAccept.BufSize = size;
 804a6b4:	fa5f f888 	uxtb.w	r8, r8
            if( MacCtx.NvmCtx->NetworkActivation != ACTIVATION_TYPE_NONE )
 804a6b8:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
            macMsgJoinAccept.BufSize = size;
 804a6bc:	f88d 802c 	strb.w	r8, [sp, #44]	; 0x2c
            if( MacCtx.NvmCtx->NetworkActivation != ACTIVATION_TYPE_NONE )
 804a6c0:	f893 61d4 	ldrb.w	r6, [r3, #468]	; 0x1d4
            macMsgJoinAccept.Buffer = payload;
 804a6c4:	f8cd 9028 	str.w	r9, [sp, #40]	; 0x28
            if( MacCtx.NvmCtx->NetworkActivation != ACTIVATION_TYPE_NONE )
 804a6c8:	b11e      	cbz	r6, 804a6d2 <LoRaMacProcess+0x3b2>
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 804a6ca:	2301      	movs	r3, #1
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_MIC_FAIL;
 804a6cc:	f884 3421 	strb.w	r3, [r4, #1057]	; 0x421
 804a6d0:	e10e      	b.n	804a8f0 <LoRaMacProcess+0x5d0>
            macCryptoStatus = LoRaMacCryptoHandleJoinAccept( JOIN_REQ, SecureElementGetJoinEui( ), &macMsgJoinAccept );
 804a6d2:	f7fe fc19 	bl	8048f08 <SecureElementGetJoinEui>
 804a6d6:	aa0a      	add	r2, sp, #40	; 0x28
 804a6d8:	4601      	mov	r1, r0
 804a6da:	20ff      	movs	r0, #255	; 0xff
 804a6dc:	f001 ffa8 	bl	804c630 <LoRaMacCryptoHandleJoinAccept>
            if( LORAMAC_CRYPTO_SUCCESS == macCryptoStatus )
 804a6e0:	2800      	cmp	r0, #0
 804a6e2:	d15d      	bne.n	804a7a0 <LoRaMacProcess+0x480>
                MacCtx.NvmCtx->NetID |= ( ( uint32_t ) macMsgJoinAccept.NetID[2] << 16 );
 804a6e4:	f89d 2033 	ldrb.w	r2, [sp, #51]	; 0x33
                MacCtx.NvmCtx->NetID |= ( ( uint32_t ) macMsgJoinAccept.NetID[1] << 8 );
 804a6e8:	f89d 1032 	ldrb.w	r1, [sp, #50]	; 0x32
                MacCtx.NvmCtx->NetID = ( uint32_t ) macMsgJoinAccept.NetID[0];
 804a6ec:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
                MacCtx.NvmCtx->NetID |= ( ( uint32_t ) macMsgJoinAccept.NetID[2] << 16 );
 804a6f0:	0412      	lsls	r2, r2, #16
 804a6f2:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
                MacCtx.NvmCtx->NetID = ( uint32_t ) macMsgJoinAccept.NetID[0];
 804a6f6:	f89d 1031 	ldrb.w	r1, [sp, #49]	; 0x31
                MacCtx.NvmCtx->NetID |= ( ( uint32_t ) macMsgJoinAccept.NetID[2] << 16 );
 804a6fa:	430a      	orrs	r2, r1
 804a6fc:	649a      	str	r2, [r3, #72]	; 0x48
                MacCtx.NvmCtx->DevAddr = macMsgJoinAccept.DevAddr;
 804a6fe:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 804a700:	64da      	str	r2, [r3, #76]	; 0x4c
                MacCtx.NvmCtx->MacParams.Rx1DrOffset = macMsgJoinAccept.DLSettings.Bits.RX1DRoffset;
 804a702:	f89d 2038 	ldrb.w	r2, [sp, #56]	; 0x38
 804a706:	f3c2 1202 	ubfx	r2, r2, #4, #3
 804a70a:	f883 2119 	strb.w	r2, [r3, #281]	; 0x119
                MacCtx.NvmCtx->MacParams.Rx2Channel.Datarate = macMsgJoinAccept.DLSettings.Bits.RX2DataRate;
 804a70e:	f89d 2038 	ldrb.w	r2, [sp, #56]	; 0x38
 804a712:	f3c2 0203 	ubfx	r2, r2, #0, #4
 804a716:	f883 2120 	strb.w	r2, [r3, #288]	; 0x120
                MacCtx.NvmCtx->MacParams.RxCChannel.Datarate = macMsgJoinAccept.DLSettings.Bits.RX2DataRate;
 804a71a:	f883 2128 	strb.w	r2, [r3, #296]	; 0x128
                MacCtx.NvmCtx->MacParams.ReceiveDelay1 = macMsgJoinAccept.RxDelay;
 804a71e:	f89d 2039 	ldrb.w	r2, [sp, #57]	; 0x39
                if( MacCtx.NvmCtx->MacParams.ReceiveDelay1 == 0 )
 804a722:	b3da      	cbz	r2, 804a79c <LoRaMacProcess+0x47c>
                    MacCtx.NvmCtx->MacParams.ReceiveDelay1 = 1;
 804a724:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
                MacCtx.NvmCtx->MacParams.ReceiveDelay1 *= 1000;
 804a728:	f8d3 1108 	ldr.w	r1, [r3, #264]	; 0x108
 804a72c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 804a730:	434a      	muls	r2, r1
 804a732:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
                MacCtx.NvmCtx->Version.Fields.Minor = 0;
 804a736:	2600      	movs	r6, #0
                MacCtx.NvmCtx->MacParams.ReceiveDelay2 = MacCtx.NvmCtx->MacParams.ReceiveDelay1 + 1000;
 804a738:	f502 727a 	add.w	r2, r2, #1000	; 0x3e8
                applyCFList.Size = size - 17;
 804a73c:	f1a8 0811 	sub.w	r8, r8, #17
                MacCtx.NvmCtx->MacParams.ReceiveDelay2 = MacCtx.NvmCtx->MacParams.ReceiveDelay1 + 1000;
 804a740:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
                MacCtx.NvmCtx->Version.Fields.Minor = 0;
 804a744:	f883 61d2 	strb.w	r6, [r3, #466]	; 0x1d2
                applyCFList.Size = size - 17;
 804a748:	f88d 8024 	strb.w	r8, [sp, #36]	; 0x24
                applyCFList.Payload = macMsgJoinAccept.CFList;
 804a74c:	f10d 023a 	add.w	r2, sp, #58	; 0x3a
                RegionApplyCFList( MacCtx.NvmCtx->Region, &applyCFList );
 804a750:	7818      	ldrb	r0, [r3, #0]
                applyCFList.Payload = macMsgJoinAccept.CFList;
 804a752:	9208      	str	r2, [sp, #32]
                RegionApplyCFList( MacCtx.NvmCtx->Region, &applyCFList );
 804a754:	a908      	add	r1, sp, #32
 804a756:	f002 f99e 	bl	804ca96 <RegionApplyCFList>
                MacCtx.NvmCtx->NetworkActivation = ACTIVATION_TYPE_OTAA;
 804a75a:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
 804a75e:	2202      	movs	r2, #2
 804a760:	f883 21d4 	strb.w	r2, [r3, #468]	; 0x1d4
                if( LoRaMacConfirmQueueIsCmdActive( MLME_JOIN ) == true )
 804a764:	4630      	mov	r0, r6
 804a766:	f001 fbbf 	bl	804bee8 <LoRaMacConfirmQueueIsCmdActive>
 804a76a:	b118      	cbz	r0, 804a774 <LoRaMacProcess+0x454>
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_JOIN );
 804a76c:	4631      	mov	r1, r6
 804a76e:	4630      	mov	r0, r6
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_JOIN_FAIL, MLME_JOIN );
 804a770:	f001 fb6e 	bl	804be50 <LoRaMacConfirmQueueSetStatus>
    if( MacCtx.NodeAckRequested == true )
 804a774:	f894 3418 	ldrb.w	r3, [r4, #1048]	; 0x418
 804a778:	2b00      	cmp	r3, #0
 804a77a:	f000 818a 	beq.w	804aa92 <LoRaMacProcess+0x772>
        if( MacCtx.McpsConfirm.AckReceived == true )
 804a77e:	f894 3444 	ldrb.w	r3, [r4, #1092]	; 0x444
 804a782:	b113      	cbz	r3, 804a78a <LoRaMacProcess+0x46a>
            OnAckTimeoutTimerEvent( NULL );
 804a784:	2000      	movs	r0, #0
 804a786:	f7fe fc41 	bl	804900c <OnAckTimeoutTimerEvent>
    MacCtx.MacFlags.Bits.MacDone = 1;
 804a78a:	f894 3485 	ldrb.w	r3, [r4, #1157]	; 0x485
 804a78e:	f043 0320 	orr.w	r3, r3, #32
 804a792:	f884 3485 	strb.w	r3, [r4, #1157]	; 0x485
    UpdateRxSlotIdleState( );
 804a796:	f7fe fbc9 	bl	8048f2c <UpdateRxSlotIdleState>
 804a79a:	e668      	b.n	804a46e <LoRaMacProcess+0x14e>
                    MacCtx.NvmCtx->MacParams.ReceiveDelay1 = 1;
 804a79c:	2201      	movs	r2, #1
 804a79e:	e7c1      	b.n	804a724 <LoRaMacProcess+0x404>
                if( LoRaMacConfirmQueueIsCmdActive( MLME_JOIN ) == true )
 804a7a0:	4630      	mov	r0, r6
 804a7a2:	f001 fba1 	bl	804bee8 <LoRaMacConfirmQueueIsCmdActive>
 804a7a6:	2800      	cmp	r0, #0
 804a7a8:	d0e4      	beq.n	804a774 <LoRaMacProcess+0x454>
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_JOIN_FAIL, MLME_JOIN );
 804a7aa:	4631      	mov	r1, r6
 804a7ac:	2007      	movs	r0, #7
 804a7ae:	e7df      	b.n	804a770 <LoRaMacProcess+0x450>
            MacCtx.McpsIndication.McpsIndication = MCPS_CONFIRMED;
 804a7b0:	2301      	movs	r3, #1
 804a7b2:	f884 3420 	strb.w	r3, [r4, #1056]	; 0x420
            getPhy.UplinkDwellTime = MacCtx.NvmCtx->MacParams.DownlinkDwellTime;
 804a7b6:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
 804a7ba:	f893 212d 	ldrb.w	r2, [r3, #301]	; 0x12d
 804a7be:	f88d 2016 	strb.w	r2, [sp, #22]
            getPhy.Datarate = MacCtx.McpsIndication.RxDatarate;
 804a7c2:	f894 2424 	ldrb.w	r2, [r4, #1060]	; 0x424
 804a7c6:	f88d 2015 	strb.w	r2, [sp, #21]
            getPhy.Attribute = PHY_MAX_PAYLOAD;
 804a7ca:	220d      	movs	r2, #13
 804a7cc:	f88d 2014 	strb.w	r2, [sp, #20]
            if( MacCtx.NvmCtx->RepeaterSupport == true )
 804a7d0:	f893 213f 	ldrb.w	r2, [r3, #319]	; 0x13f
 804a7d4:	b112      	cbz	r2, 804a7dc <LoRaMacProcess+0x4bc>
                getPhy.Attribute = PHY_MAX_PAYLOAD_REPEATER;
 804a7d6:	220e      	movs	r2, #14
 804a7d8:	f88d 2014 	strb.w	r2, [sp, #20]
            phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804a7dc:	7818      	ldrb	r0, [r3, #0]
 804a7de:	a905      	add	r1, sp, #20
 804a7e0:	f002 f933 	bl	804ca4a <RegionGetPhyParam>
            if( MAX( 0, ( int16_t )( ( int16_t ) size - ( int16_t ) LORA_MAC_FRMPAYLOAD_OVERHEAD ) ) > ( int16_t )phyParam.Value )
 804a7e4:	f1a8 030d 	sub.w	r3, r8, #13
 804a7e8:	b21b      	sxth	r3, r3
            phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804a7ea:	9006      	str	r0, [sp, #24]
            if( MAX( 0, ( int16_t )( ( int16_t ) size - ( int16_t ) LORA_MAC_FRMPAYLOAD_OVERHEAD ) ) > ( int16_t )phyParam.Value )
 804a7ec:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 804a7f0:	b200      	sxth	r0, r0
 804a7f2:	4283      	cmp	r3, r0
 804a7f4:	f73f af69 	bgt.w	804a6ca <LoRaMacProcess+0x3aa>
            macMsgData.FRMPayload = MacCtx.RxPayload;
 804a7f8:	4baa      	ldr	r3, [pc, #680]	; (804aaa4 <LoRaMacProcess+0x784>)
 804a7fa:	931d      	str	r3, [sp, #116]	; 0x74
            if( LORAMAC_PARSER_SUCCESS != LoRaMacParserData( &macMsgData ) )
 804a7fc:	f10d 0b50 	add.w	fp, sp, #80	; 0x50
            macMsgData.FRMPayloadSize = LORAMAC_PHY_MAXPAYLOAD;
 804a800:	23ff      	movs	r3, #255	; 0xff
            if( LORAMAC_PARSER_SUCCESS != LoRaMacParserData( &macMsgData ) )
 804a802:	4658      	mov	r0, fp
            macMsgData.Buffer = payload;
 804a804:	f8cd 9050 	str.w	r9, [sp, #80]	; 0x50
            macMsgData.BufSize = size;
 804a808:	f88d 8054 	strb.w	r8, [sp, #84]	; 0x54
            macMsgData.FRMPayloadSize = LORAMAC_PHY_MAXPAYLOAD;
 804a80c:	f88d 3078 	strb.w	r3, [sp, #120]	; 0x78
            if( LORAMAC_PARSER_SUCCESS != LoRaMacParserData( &macMsgData ) )
 804a810:	f002 f81c 	bl	804c84c <LoRaMacParserData>
 804a814:	2800      	cmp	r0, #0
 804a816:	f47f af58 	bne.w	804a6ca <LoRaMacProcess+0x3aa>
            MacCtx.McpsIndication.DevAddress = macMsgData.FHDR.DevAddr;
 804a81a:	9b16      	ldr	r3, [sp, #88]	; 0x58
 804a81c:	f8c4 3438 	str.w	r3, [r4, #1080]	; 0x438
            if( LORAMAC_STATUS_OK != DetermineFrameType( &macMsgData, &fType ) )
 804a820:	a908      	add	r1, sp, #32
 804a822:	4658      	mov	r0, fp
 804a824:	f7ff fd5a 	bl	804a2dc <DetermineFrameType>
 804a828:	2800      	cmp	r0, #0
 804a82a:	f47f af4e 	bne.w	804a6ca <LoRaMacProcess+0x3aa>
                if( ( MacCtx.NvmCtx->MulticastChannelList[i].ChannelParams.Address == macMsgData.FHDR.DevAddr ) &&
 804a82e:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
 804a832:	9916      	ldr	r1, [sp, #88]	; 0x58
            downLinkCounter = 0;
 804a834:	9007      	str	r0, [sp, #28]
 804a836:	461a      	mov	r2, r3
                if( ( MacCtx.NvmCtx->MulticastChannelList[i].ChannelParams.Address == macMsgData.FHDR.DevAddr ) &&
 804a838:	4681      	mov	r9, r0
 804a83a:	6d50      	ldr	r0, [r2, #84]	; 0x54
 804a83c:	9003      	str	r0, [sp, #12]
 804a83e:	4288      	cmp	r0, r1
 804a840:	d114      	bne.n	804a86c <LoRaMacProcess+0x54c>
 804a842:	f892 0051 	ldrb.w	r0, [r2, #81]	; 0x51
 804a846:	b188      	cbz	r0, 804a86c <LoRaMacProcess+0x54c>
                    addrID = MacCtx.NvmCtx->MulticastChannelList[i].ChannelParams.GroupID;
 804a848:	2028      	movs	r0, #40	; 0x28
 804a84a:	fb00 3009 	mla	r0, r0, r9, r3
                    downLinkCounter = *( MacCtx.NvmCtx->MulticastChannelList[i].DownLinkCounter );
 804a84e:	6ec2      	ldr	r2, [r0, #108]	; 0x6c
                    addrID = MacCtx.NvmCtx->MulticastChannelList[i].ChannelParams.GroupID;
 804a850:	f890 9052 	ldrb.w	r9, [r0, #82]	; 0x52
                    downLinkCounter = *( MacCtx.NvmCtx->MulticastChannelList[i].DownLinkCounter );
 804a854:	6812      	ldr	r2, [r2, #0]
 804a856:	9207      	str	r2, [sp, #28]
                    if( MacCtx.NvmCtx->DeviceClass == CLASS_C )
 804a858:	f893 20f0 	ldrb.w	r2, [r3, #240]	; 0xf0
 804a85c:	2a02      	cmp	r2, #2
 804a85e:	d102      	bne.n	804a866 <LoRaMacProcess+0x546>
                        MacCtx.McpsIndication.RxSlot = RX_SLOT_WIN_CLASS_C_MULTICAST;
 804a860:	2203      	movs	r2, #3
 804a862:	f884 2431 	strb.w	r2, [r4, #1073]	; 0x431
                    multicast = 1;
 804a866:	f04f 0801 	mov.w	r8, #1
 804a86a:	e009      	b.n	804a880 <LoRaMacProcess+0x560>
 804a86c:	f109 0901 	add.w	r9, r9, #1
            for( uint8_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 804a870:	f1b9 0f04 	cmp.w	r9, #4
 804a874:	f102 0228 	add.w	r2, r2, #40	; 0x28
 804a878:	d1df      	bne.n	804a83a <LoRaMacProcess+0x51a>
    uint32_t address = MacCtx.NvmCtx->DevAddr;
 804a87a:	9603      	str	r6, [sp, #12]
            multicast = 0;
 804a87c:	f04f 0800 	mov.w	r8, #0
            getPhy.Attribute = PHY_MAX_FCNT_GAP;
 804a880:	2215      	movs	r2, #21
            phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804a882:	a905      	add	r1, sp, #20
 804a884:	7818      	ldrb	r0, [r3, #0]
            getPhy.Attribute = PHY_MAX_FCNT_GAP;
 804a886:	f88d 2014 	strb.w	r2, [sp, #20]
            phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804a88a:	f002 f8de 	bl	804ca4a <RegionGetPhyParam>
            macCryptoStatus = GetFCntDown( addrID, fType, &macMsgData, MacCtx.NvmCtx->Version, phyParam.Value, &fCntID, &downLinkCounter );
 804a88e:	f8d4 2488 	ldr.w	r2, [r4, #1160]	; 0x488
            phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804a892:	9006      	str	r0, [sp, #24]
            macCryptoStatus = GetFCntDown( addrID, fType, &macMsgData, MacCtx.NvmCtx->Version, phyParam.Value, &fCntID, &downLinkCounter );
 804a894:	f89d 3020 	ldrb.w	r3, [sp, #32]
 804a898:	f892 21d2 	ldrb.w	r2, [r2, #466]	; 0x1d2
 804a89c:	b281      	uxth	r1, r0
    switch( addrID )
 804a89e:	f1b9 0f04 	cmp.w	r9, #4
 804a8a2:	d840      	bhi.n	804a926 <LoRaMacProcess+0x606>
 804a8a4:	e8df f009 	tbb	[pc, r9]
 804a8a8:	312f3303 	.word	0x312f3303
 804a8ac:	27          	.byte	0x27
 804a8ad:	00          	.byte	0x00
            *fCntID = MC_FCNT_DOWN_0;
 804a8ae:	2604      	movs	r6, #4
    return LoRaMacCryptoGetFCntDown( *fCntID, maxFCntGap, macMsg->FHDR.FCnt, currentDown );
 804a8b0:	ab07      	add	r3, sp, #28
 804a8b2:	f8bd 205e 	ldrh.w	r2, [sp, #94]	; 0x5e
 804a8b6:	4630      	mov	r0, r6
 804a8b8:	f001 fd0e 	bl	804c2d8 <LoRaMacCryptoGetFCntDown>
            if( macCryptoStatus != LORAMAC_CRYPTO_SUCCESS )
 804a8bc:	b3a8      	cbz	r0, 804a92a <LoRaMacProcess+0x60a>
                if( macCryptoStatus == LORAMAC_CRYPTO_FAIL_FCNT_DUPLICATED )
 804a8be:	2807      	cmp	r0, #7
 804a8c0:	d12b      	bne.n	804a91a <LoRaMacProcess+0x5fa>
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_DOWNLINK_REPEATED;
 804a8c2:	2308      	movs	r3, #8
 804a8c4:	f884 3421 	strb.w	r3, [r4, #1057]	; 0x421
                    if( ( MacCtx.NvmCtx->Version.Fields.Minor == 0 ) && ( macHdr.Bits.MType == FRAME_TYPE_DATA_CONFIRMED_DOWN ) && ( MacCtx.NvmCtx->LastRxMic == macMsgData.MIC ) )
 804a8c8:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
 804a8cc:	f893 21d2 	ldrb.w	r2, [r3, #466]	; 0x1d2
 804a8d0:	b95a      	cbnz	r2, 804a8ea <LoRaMacProcess+0x5ca>
 804a8d2:	f00a 02e0 	and.w	r2, sl, #224	; 0xe0
 804a8d6:	2aa0      	cmp	r2, #160	; 0xa0
 804a8d8:	d107      	bne.n	804a8ea <LoRaMacProcess+0x5ca>
 804a8da:	f8d3 11d8 	ldr.w	r1, [r3, #472]	; 0x1d8
 804a8de:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 804a8e0:	4291      	cmp	r1, r2
 804a8e2:	d102      	bne.n	804a8ea <LoRaMacProcess+0x5ca>
                        MacCtx.NvmCtx->SrvAckRequested = true;
 804a8e4:	2201      	movs	r2, #1
 804a8e6:	f883 21c0 	strb.w	r2, [r3, #448]	; 0x1c0
                MacCtx.McpsIndication.DownLinkCounter = downLinkCounter;
 804a8ea:	9b07      	ldr	r3, [sp, #28]
 804a8ec:	f8c4 3434 	str.w	r3, [r4, #1076]	; 0x434
                PrepareRxDoneAbort( );
 804a8f0:	f7fe fbb0 	bl	8049054 <PrepareRxDoneAbort>
 804a8f4:	e5bb      	b.n	804a46e <LoRaMacProcess+0x14e>
            if( lrWanVersion.Fields.Minor == 1 )
 804a8f6:	2a01      	cmp	r2, #1
 804a8f8:	d10b      	bne.n	804a912 <LoRaMacProcess+0x5f2>
                if( ( fType == FRAME_TYPE_A ) || ( fType == FRAME_TYPE_D ) )
 804a8fa:	b163      	cbz	r3, 804a916 <LoRaMacProcess+0x5f6>
                    *fCntID = A_FCNT_DOWN;
 804a8fc:	2b03      	cmp	r3, #3
 804a8fe:	bf14      	ite	ne
 804a900:	2601      	movne	r6, #1
 804a902:	2602      	moveq	r6, #2
 804a904:	e7d4      	b.n	804a8b0 <LoRaMacProcess+0x590>
            *fCntID = MC_FCNT_DOWN_2;
 804a906:	2606      	movs	r6, #6
 804a908:	e7d2      	b.n	804a8b0 <LoRaMacProcess+0x590>
            *fCntID = MC_FCNT_DOWN_3;
 804a90a:	2607      	movs	r6, #7
 804a90c:	e7d0      	b.n	804a8b0 <LoRaMacProcess+0x590>
            *fCntID = MC_FCNT_DOWN_1;
 804a90e:	2605      	movs	r6, #5
 804a910:	e7ce      	b.n	804a8b0 <LoRaMacProcess+0x590>
                *fCntID = FCNT_DOWN;
 804a912:	2603      	movs	r6, #3
 804a914:	e7cc      	b.n	804a8b0 <LoRaMacProcess+0x590>
                    *fCntID = A_FCNT_DOWN;
 804a916:	2602      	movs	r6, #2
 804a918:	e7ca      	b.n	804a8b0 <LoRaMacProcess+0x590>
                else if( macCryptoStatus == LORAMAC_CRYPTO_FAIL_MAX_GAP_FCNT )
 804a91a:	2808      	cmp	r0, #8
 804a91c:	d103      	bne.n	804a926 <LoRaMacProcess+0x606>
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_DOWNLINK_TOO_MANY_FRAMES_LOSS;
 804a91e:	230a      	movs	r3, #10
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 804a920:	f884 3421 	strb.w	r3, [r4, #1057]	; 0x421
 804a924:	e7e1      	b.n	804a8ea <LoRaMacProcess+0x5ca>
 804a926:	2301      	movs	r3, #1
 804a928:	e7fa      	b.n	804a920 <LoRaMacProcess+0x600>
            macCryptoStatus = LoRaMacCryptoUnsecureMessage( addrID, address, fCntID, downLinkCounter, &macMsgData );
 804a92a:	f8cd b000 	str.w	fp, [sp]
 804a92e:	9b07      	ldr	r3, [sp, #28]
 804a930:	9903      	ldr	r1, [sp, #12]
 804a932:	4632      	mov	r2, r6
 804a934:	4648      	mov	r0, r9
 804a936:	f001 fdb3 	bl	804c4a0 <LoRaMacCryptoUnsecureMessage>
            if( macCryptoStatus != LORAMAC_CRYPTO_SUCCESS )
 804a93a:	b120      	cbz	r0, 804a946 <LoRaMacProcess+0x626>
                if( macCryptoStatus == LORAMAC_CRYPTO_FAIL_ADDRESS )
 804a93c:	2802      	cmp	r0, #2
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ADDRESS_FAIL;
 804a93e:	bf0c      	ite	eq
 804a940:	230b      	moveq	r3, #11
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_MIC_FAIL;
 804a942:	230c      	movne	r3, #12
 804a944:	e6c2      	b.n	804a6cc <LoRaMacProcess+0x3ac>
            MacCtx.McpsIndication.FramePending = macMsgData.FHDR.FCtrl.Bits.FPending;
 804a946:	f89d 305c 	ldrb.w	r3, [sp, #92]	; 0x5c
            if( ( MacCtx.McpsIndication.RxSlot == RX_SLOT_WIN_1 ) ||
 804a94a:	f894 1431 	ldrb.w	r1, [r4, #1073]	; 0x431
            MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 804a94e:	f884 0421 	strb.w	r0, [r4, #1057]	; 0x421
            MacCtx.McpsIndication.FramePending = macMsgData.FHDR.FCtrl.Bits.FPending;
 804a952:	f3c3 1200 	ubfx	r2, r3, #4, #1
            if( ( MacCtx.McpsIndication.RxSlot == RX_SLOT_WIN_1 ) ||
 804a956:	2901      	cmp	r1, #1
            MacCtx.McpsIndication.AckReceived = macMsgData.FHDR.FCtrl.Bits.Ack;
 804a958:	f3c3 1340 	ubfx	r3, r3, #5, #1
 804a95c:	f884 3432 	strb.w	r3, [r4, #1074]	; 0x432
            MacCtx.McpsConfirm.AckReceived = macMsgData.FHDR.FCtrl.Bits.Ack;
 804a960:	f884 3444 	strb.w	r3, [r4, #1092]	; 0x444
                MacCtx.NvmCtx->AdrAckCounter = 0;
 804a964:	bf98      	it	ls
 804a966:	f8d4 3488 	ldrls.w	r3, [r4, #1160]	; 0x488
            MacCtx.McpsIndication.FramePending = macMsgData.FHDR.FCtrl.Bits.FPending;
 804a96a:	f884 2425 	strb.w	r2, [r4, #1061]	; 0x425
            MacCtx.McpsIndication.DownLinkCounter = downLinkCounter;
 804a96e:	9a07      	ldr	r2, [sp, #28]
            MacCtx.McpsIndication.Multicast = multicast;
 804a970:	f884 8422 	strb.w	r8, [r4, #1058]	; 0x422
            MacCtx.McpsIndication.Buffer = NULL;
 804a974:	f8c4 0428 	str.w	r0, [r4, #1064]	; 0x428
            MacCtx.McpsIndication.BufferSize = 0;
 804a978:	f884 042c 	strb.w	r0, [r4, #1068]	; 0x42c
            MacCtx.McpsIndication.DownLinkCounter = downLinkCounter;
 804a97c:	f8c4 2434 	str.w	r2, [r4, #1076]	; 0x434
            MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 804a980:	f884 0441 	strb.w	r0, [r4, #1089]	; 0x441
                MacCtx.NvmCtx->AdrAckCounter = 0;
 804a984:	bf98      	it	ls
 804a986:	f8c3 00f4 	strls.w	r0, [r3, #244]	; 0xf4
            if( multicast == 1 )
 804a98a:	f1b8 0f00 	cmp.w	r8, #0
 804a98e:	d01b      	beq.n	804a9c8 <LoRaMacProcess+0x6a8>
                MacCtx.McpsIndication.McpsIndication = MCPS_MULTICAST;
 804a990:	2302      	movs	r3, #2
    if( rxSlot == RX_SLOT_WIN_1 || rxSlot == RX_SLOT_WIN_2  )
 804a992:	2901      	cmp	r1, #1
                    MacCtx.McpsIndication.McpsIndication = MCPS_UNCONFIRMED;
 804a994:	f884 3420 	strb.w	r3, [r4, #1056]	; 0x420
            RemoveMacCommands( MacCtx.McpsIndication.RxSlot, macMsgData.FHDR.FCtrl, MacCtx.McpsConfirm.McpsRequest );
 804a998:	f894 2440 	ldrb.w	r2, [r4, #1088]	; 0x440
 804a99c:	f89d 305c 	ldrb.w	r3, [sp, #92]	; 0x5c
    if( rxSlot == RX_SLOT_WIN_1 || rxSlot == RX_SLOT_WIN_2  )
 804a9a0:	d805      	bhi.n	804a9ae <LoRaMacProcess+0x68e>
        if( request == MCPS_CONFIRMED )
 804a9a2:	2a01      	cmp	r2, #1
 804a9a4:	d101      	bne.n	804a9aa <LoRaMacProcess+0x68a>
            if( fCtrl.Bits.Ack == 1 )
 804a9a6:	069b      	lsls	r3, r3, #26
 804a9a8:	d501      	bpl.n	804a9ae <LoRaMacProcess+0x68e>
                LoRaMacCommandsRemoveStickyAnsCmds( );
 804a9aa:	f001 f99d 	bl	804bce8 <LoRaMacCommandsRemoveStickyAnsCmds>
            PRINTF("FRame type: %d\r\n", fType);
 804a9ae:	f89d 1020 	ldrb.w	r1, [sp, #32]
 804a9b2:	483d      	ldr	r0, [pc, #244]	; (804aaa8 <LoRaMacProcess+0x788>)
 804a9b4:	f003 fecc 	bl	804e750 <TraceSend>
            switch( fType )
 804a9b8:	f89d 3020 	ldrb.w	r3, [sp, #32]
 804a9bc:	2b03      	cmp	r3, #3
 804a9be:	d847      	bhi.n	804aa50 <LoRaMacProcess+0x730>
 804a9c0:	e8df f003 	tbb	[pc, r3]
 804a9c4:	1f412e17 	.word	0x1f412e17
                if( macHdr.Bits.MType == FRAME_TYPE_DATA_CONFIRMED_DOWN )
 804a9c8:	f00a 03e0 	and.w	r3, sl, #224	; 0xe0
 804a9cc:	2ba0      	cmp	r3, #160	; 0xa0
 804a9ce:	f8d4 2488 	ldr.w	r2, [r4, #1160]	; 0x488
 804a9d2:	d10a      	bne.n	804a9ea <LoRaMacProcess+0x6ca>
                    if( MacCtx.NvmCtx->Version.Fields.Minor == 0 )
 804a9d4:	f892 01d2 	ldrb.w	r0, [r2, #466]	; 0x1d2
                    MacCtx.NvmCtx->SrvAckRequested = true;
 804a9d8:	2301      	movs	r3, #1
 804a9da:	f882 31c0 	strb.w	r3, [r2, #448]	; 0x1c0
                    if( MacCtx.NvmCtx->Version.Fields.Minor == 0 )
 804a9de:	2800      	cmp	r0, #0
 804a9e0:	d1d7      	bne.n	804a992 <LoRaMacProcess+0x672>
                        MacCtx.NvmCtx->LastRxMic = macMsgData.MIC;
 804a9e2:	981f      	ldr	r0, [sp, #124]	; 0x7c
 804a9e4:	f8c2 01d8 	str.w	r0, [r2, #472]	; 0x1d8
 804a9e8:	e7d3      	b.n	804a992 <LoRaMacProcess+0x672>
                    MacCtx.NvmCtx->SrvAckRequested = false;
 804a9ea:	2300      	movs	r3, #0
 804a9ec:	f882 31c0 	strb.w	r3, [r2, #448]	; 0x1c0
 804a9f0:	e7cf      	b.n	804a992 <LoRaMacProcess+0x672>
                    ProcessMacCommands( macMsgData.FHDR.FOpts, 0, macMsgData.FHDR.FCtrl.Bits.FOptsLen, snr, MacCtx.McpsIndication.RxSlot );
 804a9f2:	f89d 105c 	ldrb.w	r1, [sp, #92]	; 0x5c
 804a9f6:	463a      	mov	r2, r7
 804a9f8:	f001 010f 	and.w	r1, r1, #15
 804a9fc:	a818      	add	r0, sp, #96	; 0x60
 804a9fe:	f7fe fdb5 	bl	804956c <ProcessMacCommands.isra.1.constprop.7>
                    MacCtx.McpsIndication.Port = macMsgData.FPort;
 804aa02:	f89d 3070 	ldrb.w	r3, [sp, #112]	; 0x70
 804aa06:	f884 3423 	strb.w	r3, [r4, #1059]	; 0x423
                    MacCtx.McpsIndication.Buffer = macMsgData.FRMPayload;
 804aa0a:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 804aa0c:	f8c4 3428 	str.w	r3, [r4, #1064]	; 0x428
                    MacCtx.McpsIndication.BufferSize = macMsgData.FRMPayloadSize;
 804aa10:	f89d 3078 	ldrb.w	r3, [sp, #120]	; 0x78
 804aa14:	f884 342c 	strb.w	r3, [r4, #1068]	; 0x42c
                    MacCtx.McpsIndication.RxData = true;
 804aa18:	2301      	movs	r3, #1
 804aa1a:	f884 342d 	strb.w	r3, [r4, #1069]	; 0x42d
 804aa1e:	e00b      	b.n	804aa38 <LoRaMacProcess+0x718>
                    ProcessMacCommands( macMsgData.FHDR.FOpts, 0, macMsgData.FHDR.FCtrl.Bits.FOptsLen, snr, MacCtx.McpsIndication.RxSlot );
 804aa20:	f89d 105c 	ldrb.w	r1, [sp, #92]	; 0x5c
 804aa24:	463a      	mov	r2, r7
 804aa26:	f001 010f 	and.w	r1, r1, #15
 804aa2a:	a818      	add	r0, sp, #96	; 0x60
                    ProcessMacCommands( macMsgData.FRMPayload, 0, macMsgData.FRMPayloadSize, snr, MacCtx.McpsIndication.RxSlot );
 804aa2c:	f7fe fd9e 	bl	804956c <ProcessMacCommands.isra.1.constprop.7>
                    MacCtx.McpsIndication.Port = macMsgData.FPort;
 804aa30:	f89d 3070 	ldrb.w	r3, [sp, #112]	; 0x70
 804aa34:	f884 3423 	strb.w	r3, [r4, #1059]	; 0x423
            MacCtx.MacFlags.Bits.McpsInd = 1;
 804aa38:	f894 3485 	ldrb.w	r3, [r4, #1157]	; 0x485
 804aa3c:	f043 0302 	orr.w	r3, r3, #2
 804aa40:	f884 3485 	strb.w	r3, [r4, #1157]	; 0x485
 804aa44:	e696      	b.n	804a774 <LoRaMacProcess+0x454>
                    ProcessMacCommands( macMsgData.FRMPayload, 0, macMsgData.FRMPayloadSize, snr, MacCtx.McpsIndication.RxSlot );
 804aa46:	463a      	mov	r2, r7
 804aa48:	f89d 1078 	ldrb.w	r1, [sp, #120]	; 0x78
 804aa4c:	981d      	ldr	r0, [sp, #116]	; 0x74
 804aa4e:	e7ed      	b.n	804aa2c <LoRaMacProcess+0x70c>
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 804aa50:	2301      	movs	r3, #1
 804aa52:	f884 3421 	strb.w	r3, [r4, #1057]	; 0x421
                    PrepareRxDoneAbort( );
 804aa56:	f7fe fafd 	bl	8049054 <PrepareRxDoneAbort>
 804aa5a:	e7ed      	b.n	804aa38 <LoRaMacProcess+0x718>
            memcpy1( MacCtx.RxPayload, &payload[pktHeaderLen], size - pktHeaderLen );
 804aa5c:	4e11      	ldr	r6, [pc, #68]	; (804aaa4 <LoRaMacProcess+0x784>)
 804aa5e:	f108 38ff 	add.w	r8, r8, #4294967295
 804aa62:	fa1f f288 	uxth.w	r2, r8
 804aa66:	f109 0101 	add.w	r1, r9, #1
 804aa6a:	4630      	mov	r0, r6
 804aa6c:	f003 fed5 	bl	804e81a <memcpy1>
            MacCtx.McpsIndication.McpsIndication = MCPS_PROPRIETARY;
 804aa70:	2303      	movs	r3, #3
 804aa72:	f884 3420 	strb.w	r3, [r4, #1056]	; 0x420
            MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 804aa76:	2300      	movs	r3, #0
 804aa78:	f884 3421 	strb.w	r3, [r4, #1057]	; 0x421
            MacCtx.McpsIndication.Buffer = MacCtx.RxPayload;
 804aa7c:	f8c4 6428 	str.w	r6, [r4, #1064]	; 0x428
            MacCtx.McpsIndication.BufferSize = size - pktHeaderLen;
 804aa80:	f884 842c 	strb.w	r8, [r4, #1068]	; 0x42c
 804aa84:	e7d8      	b.n	804aa38 <LoRaMacProcess+0x718>
            MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 804aa86:	2301      	movs	r3, #1
 804aa88:	f884 3421 	strb.w	r3, [r4, #1057]	; 0x421
            PrepareRxDoneAbort( );
 804aa8c:	f7fe fae2 	bl	8049054 <PrepareRxDoneAbort>
 804aa90:	e670      	b.n	804a774 <LoRaMacProcess+0x454>
        if( MacCtx.NvmCtx->DeviceClass == CLASS_C )
 804aa92:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
 804aa96:	f893 30f0 	ldrb.w	r3, [r3, #240]	; 0xf0
 804aa9a:	2b02      	cmp	r3, #2
 804aa9c:	f47f ae75 	bne.w	804a78a <LoRaMacProcess+0x46a>
 804aaa0:	e670      	b.n	804a784 <LoRaMacProcess+0x464>
 804aaa2:	bf00      	nop
 804aaa4:	20002bd8 	.word	0x20002bd8
 804aaa8:	08052f79 	.word	0x08052f79
    if( MacCtx.MacFlags.Bits.MlmeReq == 1 )
 804aaac:	f894 3485 	ldrb.w	r3, [r4, #1157]	; 0x485
 804aab0:	075d      	lsls	r5, r3, #29
 804aab2:	d50f      	bpl.n	804aad4 <LoRaMacProcess+0x7b4>
        if( ( LoRaMacConfirmQueueIsCmdActive( MLME_JOIN ) == true ) )
 804aab4:	2000      	movs	r0, #0
 804aab6:	f001 fa17 	bl	804bee8 <LoRaMacConfirmQueueIsCmdActive>
 804aaba:	b390      	cbz	r0, 804ab22 <LoRaMacProcess+0x802>
            if( LoRaMacConfirmQueueGetStatus( MLME_JOIN ) == LORAMAC_EVENT_INFO_STATUS_OK )
 804aabc:	2000      	movs	r0, #0
 804aabe:	f001 f9e1 	bl	804be84 <LoRaMacConfirmQueueGetStatus>
 804aac2:	b908      	cbnz	r0, 804aac8 <LoRaMacProcess+0x7a8>
                MacCtx.ChannelsNbTransCounter = 0;
 804aac4:	f884 0414 	strb.w	r0, [r4, #1044]	; 0x414
            MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 804aac8:	f8d4 3344 	ldr.w	r3, [r4, #836]	; 0x344
 804aacc:	f023 0302 	bic.w	r3, r3, #2
 804aad0:	f8c4 3344 	str.w	r3, [r4, #836]	; 0x344
    if( MacCtx.MacFlags.Bits.McpsReq == 1 )
 804aad4:	f894 1485 	ldrb.w	r1, [r4, #1157]	; 0x485
 804aad8:	07c8      	lsls	r0, r1, #31
 804aada:	f57f ad1b 	bpl.w	804a514 <LoRaMacProcess+0x1f4>
        if( ( MacCtx.McpsConfirm.McpsRequest == MCPS_UNCONFIRMED ) ||
 804aade:	f894 3440 	ldrb.w	r3, [r4, #1088]	; 0x440
 804aae2:	b10b      	cbz	r3, 804aae8 <LoRaMacProcess+0x7c8>
 804aae4:	2b03      	cmp	r3, #3
 804aae6:	d127      	bne.n	804ab38 <LoRaMacProcess+0x818>
        MacCtx.NvmCtx->MacParams.ChannelsNbTrans )
 804aae8:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
    if( MacCtx.ChannelsNbTransCounter >=
 804aaec:	f894 0414 	ldrb.w	r0, [r4, #1044]	; 0x414
 804aaf0:	f893 2118 	ldrb.w	r2, [r3, #280]	; 0x118
 804aaf4:	4290      	cmp	r0, r2
 804aaf6:	d208      	bcs.n	804ab0a <LoRaMacProcess+0x7ea>
    else if( MacCtx.MacFlags.Bits.McpsInd == 1 )
 804aaf8:	078a      	lsls	r2, r1, #30
 804aafa:	d552      	bpl.n	804aba2 <LoRaMacProcess+0x882>
        if( MacCtx.NvmCtx->DeviceClass == CLASS_A )
 804aafc:	f893 30f0 	ldrb.w	r3, [r3, #240]	; 0xf0
 804ab00:	b11b      	cbz	r3, 804ab0a <LoRaMacProcess+0x7ea>
            if( MacCtx.McpsIndication.RxSlot == RX_SLOT_WIN_1 )
 804ab02:	f894 3431 	ldrb.w	r3, [r4, #1073]	; 0x431
 804ab06:	2b00      	cmp	r3, #0
 804ab08:	d14b      	bne.n	804aba2 <LoRaMacProcess+0x882>
            TimerStop( &MacCtx.TxDelayedTimer );
 804ab0a:	4839      	ldr	r0, [pc, #228]	; (804abf0 <LoRaMacProcess+0x8d0>)
 804ab0c:	f003 fd96 	bl	804e63c <TimerStop>
            MacCtx.MacState &= ~LORAMAC_TX_DELAYED;
 804ab10:	f8d4 3344 	ldr.w	r3, [r4, #836]	; 0x344
 804ab14:	f023 0320 	bic.w	r3, r3, #32
 804ab18:	f8c4 3344 	str.w	r3, [r4, #836]	; 0x344
            StopRetransmission( );
 804ab1c:	f7fe fa14 	bl	8048f48 <StopRetransmission>
 804ab20:	e4f8      	b.n	804a514 <LoRaMacProcess+0x1f4>
        else if( ( LoRaMacConfirmQueueIsCmdActive( MLME_TXCW ) == true ) ||
 804ab22:	2004      	movs	r0, #4
 804ab24:	f001 f9e0 	bl	804bee8 <LoRaMacConfirmQueueIsCmdActive>
 804ab28:	2800      	cmp	r0, #0
 804ab2a:	d1cd      	bne.n	804aac8 <LoRaMacProcess+0x7a8>
                 ( LoRaMacConfirmQueueIsCmdActive( MLME_TXCW_1 ) == true ) )
 804ab2c:	2005      	movs	r0, #5
 804ab2e:	f001 f9db 	bl	804bee8 <LoRaMacConfirmQueueIsCmdActive>
        else if( ( LoRaMacConfirmQueueIsCmdActive( MLME_TXCW ) == true ) ||
 804ab32:	2800      	cmp	r0, #0
 804ab34:	d1c8      	bne.n	804aac8 <LoRaMacProcess+0x7a8>
 804ab36:	e7cd      	b.n	804aad4 <LoRaMacProcess+0x7b4>
        else if( MacCtx.McpsConfirm.McpsRequest == MCPS_CONFIRMED )
 804ab38:	2b01      	cmp	r3, #1
 804ab3a:	d132      	bne.n	804aba2 <LoRaMacProcess+0x882>
            if( MacCtx.AckTimeoutRetry == true )
 804ab3c:	f894 2417 	ldrb.w	r2, [r4, #1047]	; 0x417
 804ab40:	2a00      	cmp	r2, #0
 804ab42:	f43f ace7 	beq.w	804a514 <LoRaMacProcess+0x1f4>
    if( MacCtx.AckTimeoutRetriesCounter >=
 804ab46:	f894 3416 	ldrb.w	r3, [r4, #1046]	; 0x416
        MacCtx.AckTimeoutRetries )
 804ab4a:	f894 5415 	ldrb.w	r5, [r4, #1045]	; 0x415
    if( MacCtx.AckTimeoutRetriesCounter >=
 804ab4e:	42ab      	cmp	r3, r5
 804ab50:	d204      	bcs.n	804ab5c <LoRaMacProcess+0x83c>
    else if( MacCtx.MacFlags.Bits.McpsInd == 1 )
 804ab52:	f011 0202 	ands.w	r2, r1, #2
        if( MacCtx.McpsConfirm.AckReceived == true )
 804ab56:	bf18      	it	ne
 804ab58:	f894 2444 	ldrbne.w	r2, [r4, #1092]	; 0x444
                if( MacCtx.NvmCtx->Version.Fields.Minor == 0 )
 804ab5c:	f8d4 0488 	ldr.w	r0, [r4, #1160]	; 0x488
 804ab60:	f890 11d2 	ldrb.w	r1, [r0, #466]	; 0x1d2
 804ab64:	2900      	cmp	r1, #0
 804ab66:	d13f      	bne.n	804abe8 <LoRaMacProcess+0x8c8>
                    if( stopRetransmission == false )
 804ab68:	bb3a      	cbnz	r2, 804abba <LoRaMacProcess+0x89a>
    if( MacCtx.AckTimeoutRetriesCounter < MacCtx.AckTimeoutRetries )
 804ab6a:	42ab      	cmp	r3, r5
 804ab6c:	d219      	bcs.n	804aba2 <LoRaMacProcess+0x882>
        MacCtx.AckTimeoutRetriesCounter++;
 804ab6e:	3301      	adds	r3, #1
 804ab70:	b2db      	uxtb	r3, r3
        if( ( MacCtx.AckTimeoutRetriesCounter % 2 ) == 1 )
 804ab72:	07df      	lsls	r7, r3, #31
        MacCtx.AckTimeoutRetriesCounter++;
 804ab74:	f884 3416 	strb.w	r3, [r4, #1046]	; 0x416
        if( ( MacCtx.AckTimeoutRetriesCounter % 2 ) == 1 )
 804ab78:	d513      	bpl.n	804aba2 <LoRaMacProcess+0x882>
            getPhy.Attribute = PHY_NEXT_LOWER_TX_DR;
 804ab7a:	2322      	movs	r3, #34	; 0x22
 804ab7c:	f88d 3028 	strb.w	r3, [sp, #40]	; 0x28
            getPhy.UplinkDwellTime = MacCtx.NvmCtx->MacParams.UplinkDwellTime;
 804ab80:	f890 312c 	ldrb.w	r3, [r0, #300]	; 0x12c
 804ab84:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
            getPhy.Datarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 804ab88:	f890 30f9 	ldrb.w	r3, [r0, #249]	; 0xf9
 804ab8c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
            phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804ab90:	a90a      	add	r1, sp, #40	; 0x28
 804ab92:	7800      	ldrb	r0, [r0, #0]
 804ab94:	f001 ff59 	bl	804ca4a <RegionGetPhyParam>
            MacCtx.NvmCtx->MacParams.ChannelsDatarate = phyParam.Value;
 804ab98:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
            phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804ab9c:	9014      	str	r0, [sp, #80]	; 0x50
            MacCtx.NvmCtx->MacParams.ChannelsDatarate = phyParam.Value;
 804ab9e:	f883 00f9 	strb.w	r0, [r3, #249]	; 0xf9
            MacCtx.MacFlags.Bits.MacDone = 0;
 804aba2:	f894 3485 	ldrb.w	r3, [r4, #1157]	; 0x485
            MacCtx.AckTimeoutRetry = false;
 804aba6:	2000      	movs	r0, #0
            MacCtx.MacFlags.Bits.MacDone = 0;
 804aba8:	f36f 1345 	bfc	r3, #5, #1
 804abac:	f884 3485 	strb.w	r3, [r4, #1157]	; 0x485
            MacCtx.AckTimeoutRetry = false;
 804abb0:	f884 0417 	strb.w	r0, [r4, #1047]	; 0x417
            OnTxDelayedTimerEvent( NULL );
 804abb4:	f7ff f9ec 	bl	8049f90 <OnTxDelayedTimerEvent>
 804abb8:	e4ac      	b.n	804a514 <LoRaMacProcess+0x1f4>
    if( MacCtx.McpsConfirm.AckReceived == false )
 804abba:	f894 5444 	ldrb.w	r5, [r4, #1092]	; 0x444
 804abbe:	b975      	cbnz	r5, 804abde <LoRaMacProcess+0x8be>
        params.Type = INIT_TYPE_RESTORE_DEFAULT_CHANNELS;
 804abc0:	2301      	movs	r3, #1
 804abc2:	f88d 3054 	strb.w	r3, [sp, #84]	; 0x54
        params.NvmCtx = Contexts.RegionNvmCtx;
 804abc6:	4b0b      	ldr	r3, [pc, #44]	; (804abf4 <LoRaMacProcess+0x8d4>)
        RegionInitDefaults( MacCtx.NvmCtx->Region, &params );
 804abc8:	7800      	ldrb	r0, [r0, #0]
        params.NvmCtx = Contexts.RegionNvmCtx;
 804abca:	689b      	ldr	r3, [r3, #8]
 804abcc:	a920      	add	r1, sp, #128	; 0x80
 804abce:	f841 3d30 	str.w	r3, [r1, #-48]!
        RegionInitDefaults( MacCtx.NvmCtx->Region, &params );
 804abd2:	f001 ff4a 	bl	804ca6a <RegionInitDefaults>
        MacCtx.NodeAckRequested = false;
 804abd6:	f884 5418 	strb.w	r5, [r4, #1048]	; 0x418
        MacCtx.McpsConfirm.AckReceived = false;
 804abda:	f884 5444 	strb.w	r5, [r4, #1092]	; 0x444
    MacCtx.McpsConfirm.NbRetries = MacCtx.AckTimeoutRetriesCounter;
 804abde:	f894 3416 	ldrb.w	r3, [r4, #1046]	; 0x416
 804abe2:	f884 3445 	strb.w	r3, [r4, #1093]	; 0x445
 804abe6:	e790      	b.n	804ab0a <LoRaMacProcess+0x7ea>
        if( stopRetransmission == true )
 804abe8:	2a00      	cmp	r2, #0
 804abea:	d0da      	beq.n	804aba2 <LoRaMacProcess+0x882>
 804abec:	e78d      	b.n	804ab0a <LoRaMacProcess+0x7ea>
 804abee:	bf00      	nop
 804abf0:	20002d08 	.word	0x20002d08
 804abf4:	20005f84 	.word	0x20005f84

0804abf8 <LoRaMacInitialization>:
    return 0;
}


LoRaMacStatus_t LoRaMacInitialization( LoRaMacPrimitives_t* primitives, LoRaMacCallback_t* callbacks, LoRaMacRegion_t region )
{
 804abf8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 804abfc:	4688      	mov	r8, r1
 804abfe:	b08f      	sub	sp, #60	; 0x3c
 804ac00:	4692      	mov	sl, r2
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    LoRaMacClassBCallback_t classBCallbacks;
    LoRaMacClassBParams_t classBParams;

    if( ( primitives == NULL ) ||
 804ac02:	4607      	mov	r7, r0
 804ac04:	2800      	cmp	r0, #0
 804ac06:	f000 81da 	beq.w	804afbe <LoRaMacInitialization+0x3c6>
 804ac0a:	2900      	cmp	r1, #0
 804ac0c:	f000 81d7 	beq.w	804afbe <LoRaMacInitialization+0x3c6>
        ( callbacks == NULL ) )
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
    }

    if( ( primitives->MacMcpsConfirm == NULL ) ||
 804ac10:	6803      	ldr	r3, [r0, #0]
 804ac12:	2b00      	cmp	r3, #0
 804ac14:	f000 81d3 	beq.w	804afbe <LoRaMacInitialization+0x3c6>
 804ac18:	6843      	ldr	r3, [r0, #4]
 804ac1a:	2b00      	cmp	r3, #0
 804ac1c:	f000 81cf 	beq.w	804afbe <LoRaMacInitialization+0x3c6>
        ( primitives->MacMcpsIndication == NULL ) ||
 804ac20:	6883      	ldr	r3, [r0, #8]
 804ac22:	2b00      	cmp	r3, #0
 804ac24:	f000 81cb 	beq.w	804afbe <LoRaMacInitialization+0x3c6>
        ( primitives->MacMlmeConfirm == NULL ) ||
 804ac28:	68c3      	ldr	r3, [r0, #12]
 804ac2a:	2b00      	cmp	r3, #0
 804ac2c:	f000 81c7 	beq.w	804afbe <LoRaMacInitialization+0x3c6>
        ( primitives->MacMlmeIndication == NULL ) )
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
    }
    // Verify if the region is supported
    if( RegionIsActive( region ) == false )
 804ac30:	4610      	mov	r0, r2
 804ac32:	f001 ff06 	bl	804ca42 <RegionIsActive>
 804ac36:	2800      	cmp	r0, #0
 804ac38:	f000 81c3 	beq.w	804afc2 <LoRaMacInitialization+0x3ca>

    // Confirm queue reset
    LoRaMacConfirmQueueInit( primitives, EventConfirmQueueNvmCtxChanged );

    // Initialize the module context with zeros
    memset1( ( uint8_t* ) &NvmMacCtx, 0x00, sizeof( LoRaMacNvmCtx_t ) );
 804ac3c:	4cb0      	ldr	r4, [pc, #704]	; (804af00 <LoRaMacInitialization+0x308>)
    LoRaMacConfirmQueueInit( primitives, EventConfirmQueueNvmCtxChanged );
 804ac3e:	49b1      	ldr	r1, [pc, #708]	; (804af04 <LoRaMacInitialization+0x30c>)
    memset1( ( uint8_t* ) &NvmMacCtx, 0x00, sizeof( LoRaMacNvmCtx_t ) );
 804ac40:	f204 458c 	addw	r5, r4, #1164	; 0x48c
    LoRaMacConfirmQueueInit( primitives, EventConfirmQueueNvmCtxChanged );
 804ac44:	4638      	mov	r0, r7
 804ac46:	f001 f8a9 	bl	804bd9c <LoRaMacConfirmQueueInit>
    memset1( ( uint8_t* ) &NvmMacCtx, 0x00, sizeof( LoRaMacNvmCtx_t ) );
 804ac4a:	4628      	mov	r0, r5
 804ac4c:	f44f 72ee 	mov.w	r2, #476	; 0x1dc
 804ac50:	2100      	movs	r1, #0
 804ac52:	f003 fdf6 	bl	804e842 <memset1>
    memset1( ( uint8_t* ) &MacCtx, 0x00, sizeof( LoRaMacCtx_t ) );
 804ac56:	f44f 6291 	mov.w	r2, #1160	; 0x488
 804ac5a:	2100      	movs	r1, #0
 804ac5c:	1d20      	adds	r0, r4, #4
 804ac5e:	f003 fdf0 	bl	804e842 <memset1>
    MacCtx.NvmCtx = &NvmMacCtx;
 804ac62:	f8c4 5488 	str.w	r5, [r4, #1160]	; 0x488
    Version_t lrWanVersion;
    lrWanVersion.Fields.Major    = 1;
    lrWanVersion.Fields.Minor    = 0;
    lrWanVersion.Fields.Revision = 3;
    lrWanVersion.Fields.Rfu      = 0;
    MacCtx.NvmCtx->Version = lrWanVersion;
 804ac66:	4ba8      	ldr	r3, [pc, #672]	; (804af08 <LoRaMacInitialization+0x310>)
 804ac68:	f8c4 365c 	str.w	r3, [r4, #1628]	; 0x65c

    // Reset to defaults
    getPhy.Attribute = PHY_DUTY_CYCLE;
 804ac6c:	ad0e      	add	r5, sp, #56	; 0x38
 804ac6e:	230f      	movs	r3, #15
 804ac70:	f805 3d38 	strb.w	r3, [r5, #-56]!
    MacCtx.NvmCtx->DeviceClass = CLASS_A;
 804ac74:	2600      	movs	r6, #0
    MacCtx.AckTimeoutRetriesCounter = 1;
 804ac76:	f04f 0901 	mov.w	r9, #1
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804ac7a:	4629      	mov	r1, r5
 804ac7c:	4650      	mov	r0, sl
    MacCtx.NvmCtx->Region = region;
 804ac7e:	f884 a48c 	strb.w	sl, [r4, #1164]	; 0x48c
    MacCtx.NvmCtx->DeviceClass = CLASS_A;
 804ac82:	f884 657c 	strb.w	r6, [r4, #1404]	; 0x57c
    MacCtx.NvmCtx->RepeaterSupport = false;
 804ac86:	f884 65cb 	strb.w	r6, [r4, #1483]	; 0x5cb
    MacCtx.AckTimeoutRetriesCounter = 1;
 804ac8a:	f884 9416 	strb.w	r9, [r4, #1046]	; 0x416
    MacCtx.AckTimeoutRetries = 1;
 804ac8e:	f884 9415 	strb.w	r9, [r4, #1045]	; 0x415
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804ac92:	f001 feda 	bl	804ca4a <RegionGetPhyParam>
    MacCtx.NvmCtx->DutyCycleOn = ( bool ) phyParam.Value;
 804ac96:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804ac9a:	9001      	str	r0, [sp, #4]
    MacCtx.NvmCtx->DutyCycleOn = ( bool ) phyParam.Value;
 804ac9c:	1b80      	subs	r0, r0, r6
 804ac9e:	bf18      	it	ne
 804aca0:	2001      	movne	r0, #1

    getPhy.Attribute = PHY_DEF_TX_POWER;
 804aca2:	220a      	movs	r2, #10
    MacCtx.NvmCtx->DutyCycleOn = ( bool ) phyParam.Value;
 804aca4:	f883 013d 	strb.w	r0, [r3, #317]	; 0x13d
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804aca8:	4629      	mov	r1, r5
 804acaa:	7818      	ldrb	r0, [r3, #0]
    getPhy.Attribute = PHY_DEF_TX_POWER;
 804acac:	f88d 2000 	strb.w	r2, [sp]
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804acb0:	f001 fecb 	bl	804ca4a <RegionGetPhyParam>
    MacCtx.NvmCtx->MacParamsDefaults.ChannelsTxPower = phyParam.Value;
 804acb4:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804acb8:	9001      	str	r0, [sp, #4]
    MacCtx.NvmCtx->MacParamsDefaults.ChannelsTxPower = phyParam.Value;
 804acba:	7118      	strb	r0, [r3, #4]

    getPhy.Attribute = PHY_DEF_TX_DR;
 804acbc:	f04f 0a06 	mov.w	sl, #6
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804acc0:	4629      	mov	r1, r5
 804acc2:	7818      	ldrb	r0, [r3, #0]
    getPhy.Attribute = PHY_DEF_TX_DR;
 804acc4:	f88d a000 	strb.w	sl, [sp]
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804acc8:	f001 febf 	bl	804ca4a <RegionGetPhyParam>
    MacCtx.NvmCtx->MacParamsDefaults.ChannelsDatarate = phyParam.Value;
 804accc:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804acd0:	9001      	str	r0, [sp, #4]
    MacCtx.NvmCtx->MacParamsDefaults.ChannelsDatarate = phyParam.Value;
 804acd2:	7158      	strb	r0, [r3, #5]

    getPhy.Attribute = PHY_MAX_RX_WINDOW;
 804acd4:	2210      	movs	r2, #16
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804acd6:	4629      	mov	r1, r5
 804acd8:	7818      	ldrb	r0, [r3, #0]
    getPhy.Attribute = PHY_MAX_RX_WINDOW;
 804acda:	f88d 2000 	strb.w	r2, [sp]
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804acde:	f001 feb4 	bl	804ca4a <RegionGetPhyParam>
    MacCtx.NvmCtx->MacParamsDefaults.MaxRxWindow = phyParam.Value;
 804ace2:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804ace6:	9001      	str	r0, [sp, #4]
    MacCtx.NvmCtx->MacParamsDefaults.MaxRxWindow = phyParam.Value;
 804ace8:	6118      	str	r0, [r3, #16]

    getPhy.Attribute = PHY_RECEIVE_DELAY1;
 804acea:	2211      	movs	r2, #17
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804acec:	4629      	mov	r1, r5
 804acee:	7818      	ldrb	r0, [r3, #0]
    getPhy.Attribute = PHY_RECEIVE_DELAY1;
 804acf0:	f88d 2000 	strb.w	r2, [sp]
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804acf4:	f001 fea9 	bl	804ca4a <RegionGetPhyParam>
    MacCtx.NvmCtx->MacParamsDefaults.ReceiveDelay1 = phyParam.Value;
 804acf8:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804acfc:	9001      	str	r0, [sp, #4]
    MacCtx.NvmCtx->MacParamsDefaults.ReceiveDelay1 = phyParam.Value;
 804acfe:	6158      	str	r0, [r3, #20]

    getPhy.Attribute = PHY_RECEIVE_DELAY2;
 804ad00:	2212      	movs	r2, #18
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804ad02:	4629      	mov	r1, r5
 804ad04:	7818      	ldrb	r0, [r3, #0]
    getPhy.Attribute = PHY_RECEIVE_DELAY2;
 804ad06:	f88d 2000 	strb.w	r2, [sp]
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804ad0a:	f001 fe9e 	bl	804ca4a <RegionGetPhyParam>
    MacCtx.NvmCtx->MacParamsDefaults.ReceiveDelay2 = phyParam.Value;
 804ad0e:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804ad12:	9001      	str	r0, [sp, #4]

    getPhy.Attribute = PHY_JOIN_ACCEPT_DELAY1;
 804ad14:	2213      	movs	r2, #19
    MacCtx.NvmCtx->MacParamsDefaults.ReceiveDelay2 = phyParam.Value;
 804ad16:	6198      	str	r0, [r3, #24]
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804ad18:	4629      	mov	r1, r5
 804ad1a:	7818      	ldrb	r0, [r3, #0]
    getPhy.Attribute = PHY_JOIN_ACCEPT_DELAY1;
 804ad1c:	f88d 2000 	strb.w	r2, [sp]
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804ad20:	f001 fe93 	bl	804ca4a <RegionGetPhyParam>
    MacCtx.NvmCtx->MacParamsDefaults.JoinAcceptDelay1 = phyParam.Value;
 804ad24:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804ad28:	9001      	str	r0, [sp, #4]
    MacCtx.NvmCtx->MacParamsDefaults.JoinAcceptDelay1 = phyParam.Value;
 804ad2a:	61d8      	str	r0, [r3, #28]

    getPhy.Attribute = PHY_JOIN_ACCEPT_DELAY2;
 804ad2c:	f04f 0b14 	mov.w	fp, #20
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804ad30:	4629      	mov	r1, r5
 804ad32:	7818      	ldrb	r0, [r3, #0]
    getPhy.Attribute = PHY_JOIN_ACCEPT_DELAY2;
 804ad34:	f88d b000 	strb.w	fp, [sp]
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804ad38:	f001 fe87 	bl	804ca4a <RegionGetPhyParam>
    MacCtx.NvmCtx->MacParamsDefaults.JoinAcceptDelay2 = phyParam.Value;
 804ad3c:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804ad40:	9001      	str	r0, [sp, #4]
    MacCtx.NvmCtx->MacParamsDefaults.JoinAcceptDelay2 = phyParam.Value;
 804ad42:	6218      	str	r0, [r3, #32]

    getPhy.Attribute = PHY_DEF_DR1_OFFSET;
 804ad44:	2217      	movs	r2, #23
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804ad46:	4629      	mov	r1, r5
 804ad48:	7818      	ldrb	r0, [r3, #0]
    getPhy.Attribute = PHY_DEF_DR1_OFFSET;
 804ad4a:	f88d 2000 	strb.w	r2, [sp]
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804ad4e:	f001 fe7c 	bl	804ca4a <RegionGetPhyParam>
    MacCtx.NvmCtx->MacParamsDefaults.Rx1DrOffset = phyParam.Value;
 804ad52:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804ad56:	9001      	str	r0, [sp, #4]
    MacCtx.NvmCtx->MacParamsDefaults.Rx1DrOffset = phyParam.Value;
 804ad58:	f883 0025 	strb.w	r0, [r3, #37]	; 0x25

    getPhy.Attribute = PHY_DEF_RX2_FREQUENCY;
 804ad5c:	2218      	movs	r2, #24
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804ad5e:	4629      	mov	r1, r5
 804ad60:	7818      	ldrb	r0, [r3, #0]
    getPhy.Attribute = PHY_DEF_RX2_FREQUENCY;
 804ad62:	f88d 2000 	strb.w	r2, [sp]
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804ad66:	f001 fe70 	bl	804ca4a <RegionGetPhyParam>
    MacCtx.NvmCtx->MacParamsDefaults.Rx2Channel.Frequency = phyParam.Value;
 804ad6a:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804ad6e:	9001      	str	r0, [sp, #4]
    MacCtx.NvmCtx->MacParamsDefaults.Rx2Channel.Frequency = phyParam.Value;
 804ad70:	6298      	str	r0, [r3, #40]	; 0x28
    MacCtx.NvmCtx->MacParamsDefaults.RxCChannel.Frequency = phyParam.Value;
 804ad72:	6318      	str	r0, [r3, #48]	; 0x30

    getPhy.Attribute = PHY_DEF_RX2_DR;
 804ad74:	2219      	movs	r2, #25
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804ad76:	4629      	mov	r1, r5
 804ad78:	7818      	ldrb	r0, [r3, #0]
    getPhy.Attribute = PHY_DEF_RX2_DR;
 804ad7a:	f88d 2000 	strb.w	r2, [sp]
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804ad7e:	f001 fe64 	bl	804ca4a <RegionGetPhyParam>
    MacCtx.NvmCtx->MacParamsDefaults.Rx2Channel.Datarate = phyParam.Value;
 804ad82:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804ad86:	9001      	str	r0, [sp, #4]
    MacCtx.NvmCtx->MacParamsDefaults.Rx2Channel.Datarate = phyParam.Value;
 804ad88:	b2c0      	uxtb	r0, r0
 804ad8a:	f883 002c 	strb.w	r0, [r3, #44]	; 0x2c
    MacCtx.NvmCtx->MacParamsDefaults.RxCChannel.Datarate = phyParam.Value;
 804ad8e:	f883 0034 	strb.w	r0, [r3, #52]	; 0x34

    getPhy.Attribute = PHY_DEF_UPLINK_DWELL_TIME;
 804ad92:	221e      	movs	r2, #30
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804ad94:	4629      	mov	r1, r5
 804ad96:	7818      	ldrb	r0, [r3, #0]
    getPhy.Attribute = PHY_DEF_UPLINK_DWELL_TIME;
 804ad98:	f88d 2000 	strb.w	r2, [sp]
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804ad9c:	f001 fe55 	bl	804ca4a <RegionGetPhyParam>
    MacCtx.NvmCtx->MacParamsDefaults.UplinkDwellTime = phyParam.Value;
 804ada0:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804ada4:	9001      	str	r0, [sp, #4]
    MacCtx.NvmCtx->MacParamsDefaults.UplinkDwellTime = phyParam.Value;
 804ada6:	f883 0038 	strb.w	r0, [r3, #56]	; 0x38

    getPhy.Attribute = PHY_DEF_DOWNLINK_DWELL_TIME;
 804adaa:	221f      	movs	r2, #31
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804adac:	4629      	mov	r1, r5
 804adae:	7818      	ldrb	r0, [r3, #0]
    getPhy.Attribute = PHY_DEF_DOWNLINK_DWELL_TIME;
 804adb0:	f88d 2000 	strb.w	r2, [sp]
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804adb4:	f001 fe49 	bl	804ca4a <RegionGetPhyParam>
    MacCtx.NvmCtx->MacParamsDefaults.DownlinkDwellTime = phyParam.Value;
 804adb8:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804adbc:	9001      	str	r0, [sp, #4]
    MacCtx.NvmCtx->MacParamsDefaults.DownlinkDwellTime = phyParam.Value;
 804adbe:	f883 0039 	strb.w	r0, [r3, #57]	; 0x39

    getPhy.Attribute = PHY_DEF_MAX_EIRP;
 804adc2:	2220      	movs	r2, #32
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804adc4:	4629      	mov	r1, r5
 804adc6:	7818      	ldrb	r0, [r3, #0]
    getPhy.Attribute = PHY_DEF_MAX_EIRP;
 804adc8:	f88d 2000 	strb.w	r2, [sp]
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804adcc:	f001 fe3d 	bl	804ca4a <RegionGetPhyParam>
    MacCtx.NvmCtx->MacParamsDefaults.MaxEirp = phyParam.fValue;
 804add0:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804add4:	9001      	str	r0, [sp, #4]
    MacCtx.NvmCtx->MacParamsDefaults.MaxEirp = phyParam.fValue;
 804add6:	9a01      	ldr	r2, [sp, #4]
 804add8:	63da      	str	r2, [r3, #60]	; 0x3c

    getPhy.Attribute = PHY_DEF_ANTENNA_GAIN;
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804adda:	4629      	mov	r1, r5
    getPhy.Attribute = PHY_DEF_ANTENNA_GAIN;
 804addc:	2221      	movs	r2, #33	; 0x21
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804adde:	7818      	ldrb	r0, [r3, #0]
    getPhy.Attribute = PHY_DEF_ANTENNA_GAIN;
 804ade0:	f88d 2000 	strb.w	r2, [sp]
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804ade4:	f001 fe31 	bl	804ca4a <RegionGetPhyParam>
    MacCtx.NvmCtx->MacParamsDefaults.AntennaGain = phyParam.fValue;
 804ade8:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804adec:	9001      	str	r0, [sp, #4]
    MacCtx.NvmCtx->MacParamsDefaults.AntennaGain = phyParam.fValue;
 804adee:	9a01      	ldr	r2, [sp, #4]
 804adf0:	641a      	str	r2, [r3, #64]	; 0x40

    getPhy.Attribute = PHY_DEF_ADR_ACK_LIMIT;
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804adf2:	4629      	mov	r1, r5
    getPhy.Attribute = PHY_DEF_ADR_ACK_LIMIT;
 804adf4:	220b      	movs	r2, #11
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804adf6:	7818      	ldrb	r0, [r3, #0]
    getPhy.Attribute = PHY_DEF_ADR_ACK_LIMIT;
 804adf8:	f88d 2000 	strb.w	r2, [sp]
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804adfc:	f001 fe25 	bl	804ca4a <RegionGetPhyParam>
    MacCtx.AdrAckLimit = phyParam.Value;

    getPhy.Attribute = PHY_DEF_ADR_ACK_DELAY;
 804ae00:	230c      	movs	r3, #12
 804ae02:	f88d 3000 	strb.w	r3, [sp]
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804ae06:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804ae0a:	9001      	str	r0, [sp, #4]
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804ae0c:	4629      	mov	r1, r5
    MacCtx.AdrAckLimit = phyParam.Value;
 804ae0e:	f8a4 03f8 	strh.w	r0, [r4, #1016]	; 0x3f8
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804ae12:	7818      	ldrb	r0, [r3, #0]
 804ae14:	f001 fe19 	bl	804ca4a <RegionGetPhyParam>
    MacCtx.AdrAckDelay = phyParam.Value;

    // Init parameters which are not set in function ResetMacParameters
    MacCtx.NvmCtx->MacParamsDefaults.ChannelsNbTrans = 1;
 804ae18:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
    MacCtx.AdrAckDelay = phyParam.Value;
 804ae1c:	f8a4 03fa 	strh.w	r0, [r4, #1018]	; 0x3fa
    MacCtx.NvmCtx->MacParamsDefaults.SystemMaxRxError = 20;
    MacCtx.NvmCtx->MacParamsDefaults.MinRxSymbols = 6;

    MacCtx.NvmCtx->MacParams.SystemMaxRxError = MacCtx.NvmCtx->MacParamsDefaults.SystemMaxRxError;
    MacCtx.NvmCtx->MacParams.MinRxSymbols = MacCtx.NvmCtx->MacParamsDefaults.MinRxSymbols;
    MacCtx.NvmCtx->MacParams.MaxRxWindow = MacCtx.NvmCtx->MacParamsDefaults.MaxRxWindow;
 804ae20:	691a      	ldr	r2, [r3, #16]
 804ae22:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
    MacCtx.NvmCtx->MacParams.ReceiveDelay1 = MacCtx.NvmCtx->MacParamsDefaults.ReceiveDelay1;
 804ae26:	695a      	ldr	r2, [r3, #20]
 804ae28:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
    MacCtx.NvmCtx->MacParams.ReceiveDelay2 = MacCtx.NvmCtx->MacParamsDefaults.ReceiveDelay2;
 804ae2c:	699a      	ldr	r2, [r3, #24]
 804ae2e:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
    MacCtx.NvmCtx->MacParams.JoinAcceptDelay1 = MacCtx.NvmCtx->MacParamsDefaults.JoinAcceptDelay1;
 804ae32:	69da      	ldr	r2, [r3, #28]
 804ae34:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
    MacCtx.NvmCtx->MacParams.JoinAcceptDelay2 = MacCtx.NvmCtx->MacParamsDefaults.JoinAcceptDelay2;
 804ae38:	6a1a      	ldr	r2, [r3, #32]
 804ae3a:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
    MacCtx.NvmCtx->MacParamsDefaults.ChannelsNbTrans = 1;
 804ae3e:	f883 9024 	strb.w	r9, [r3, #36]	; 0x24
    MacCtx.NvmCtx->MacParamsDefaults.SystemMaxRxError = 20;
 804ae42:	f8c3 b008 	str.w	fp, [r3, #8]
    MacCtx.NvmCtx->MacParamsDefaults.MinRxSymbols = 6;
 804ae46:	f883 a00c 	strb.w	sl, [r3, #12]
    MacCtx.NvmCtx->MacParams.SystemMaxRxError = MacCtx.NvmCtx->MacParamsDefaults.SystemMaxRxError;
 804ae4a:	f8c3 b0fc 	str.w	fp, [r3, #252]	; 0xfc
    MacCtx.NvmCtx->MacParams.MinRxSymbols = MacCtx.NvmCtx->MacParamsDefaults.MinRxSymbols;
 804ae4e:	f883 a100 	strb.w	sl, [r3, #256]	; 0x100
    MacCtx.NvmCtx->MacParams.ChannelsNbTrans = MacCtx.NvmCtx->MacParamsDefaults.ChannelsNbTrans;
 804ae52:	f883 9118 	strb.w	r9, [r3, #280]	; 0x118
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804ae56:	9001      	str	r0, [sp, #4]

    ResetMacParameters( );
 804ae58:	f7fe f978 	bl	804914c <ResetMacParameters>

    MacCtx.NvmCtx->PublicNetwork = true;
 804ae5c:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
    // Reset duty cycle times
    MacCtx.NvmCtx->LastTxDoneTime = 0;
    MacCtx.NvmCtx->AggregatedTimeOff = 0;

    // Initialize timers
    TimerInit( &MacCtx.TxDelayedTimer, OnTxDelayedTimerEvent );
 804ae60:	492a      	ldr	r1, [pc, #168]	; (804af0c <LoRaMacInitialization+0x314>)
    MacCtx.NvmCtx->PublicNetwork = true;
 804ae62:	f883 90f1 	strb.w	r9, [r3, #241]	; 0xf1
    TimerInit( &MacCtx.TxDelayedTimer, OnTxDelayedTimerEvent );
 804ae66:	f504 705b 	add.w	r0, r4, #876	; 0x36c
    MacCtx.MacFlags.Value = 0;
 804ae6a:	f884 6485 	strb.w	r6, [r4, #1157]	; 0x485
    MacCtx.MacPrimitives = primitives;
 804ae6e:	f8c4 7348 	str.w	r7, [r4, #840]	; 0x348
    MacCtx.MacCallbacks = callbacks;
 804ae72:	f8c4 834c 	str.w	r8, [r4, #844]	; 0x34c
    MacCtx.MacState = LORAMAC_STOPPED;
 804ae76:	f8c4 9344 	str.w	r9, [r4, #836]	; 0x344
    MacCtx.NvmCtx->LastTxDoneTime = 0;
 804ae7a:	f8c3 61c4 	str.w	r6, [r3, #452]	; 0x1c4
    MacCtx.NvmCtx->AggregatedTimeOff = 0;
 804ae7e:	f8c3 61c8 	str.w	r6, [r3, #456]	; 0x1c8
    TimerInit( &MacCtx.TxDelayedTimer, OnTxDelayedTimerEvent );
 804ae82:	f003 fb5f 	bl	804e544 <TimerInit>
    TimerInit( &MacCtx.RxWindowTimer1, OnRxWindow1TimerEvent );
 804ae86:	4922      	ldr	r1, [pc, #136]	; (804af10 <LoRaMacInitialization+0x318>)
 804ae88:	f504 7061 	add.w	r0, r4, #900	; 0x384
 804ae8c:	f003 fb5a 	bl	804e544 <TimerInit>
    TimerInit( &MacCtx.RxWindowTimer2, OnRxWindow2TimerEvent );
 804ae90:	4920      	ldr	r1, [pc, #128]	; (804af14 <LoRaMacInitialization+0x31c>)
 804ae92:	f504 7067 	add.w	r0, r4, #924	; 0x39c
 804ae96:	f003 fb55 	bl	804e544 <TimerInit>
    TimerInit( &MacCtx.AckTimeoutTimer, OnAckTimeoutTimerEvent );
 804ae9a:	491f      	ldr	r1, [pc, #124]	; (804af18 <LoRaMacInitialization+0x320>)
 804ae9c:	f504 707f 	add.w	r0, r4, #1020	; 0x3fc
 804aea0:	f003 fb50 	bl	804e544 <TimerInit>

    // Store the current initialization time
    MacCtx.NvmCtx->InitializationTime = TimerGetCurrentTime( );
 804aea4:	f8d4 5488 	ldr.w	r5, [r4, #1160]	; 0x488
 804aea8:	f003 fc01 	bl	804e6ae <TimerGetCurrentTime>

    // Initialize Radio driver
    MacCtx.RadioEvents.TxDone = OnRadioTxDone;
 804aeac:	4b1b      	ldr	r3, [pc, #108]	; (804af1c <LoRaMacInitialization+0x324>)
    MacCtx.NvmCtx->InitializationTime = TimerGetCurrentTime( );
 804aeae:	f8c5 01cc 	str.w	r0, [r5, #460]	; 0x1cc
    MacCtx.RadioEvents.TxDone = OnRadioTxDone;
 804aeb2:	f8c4 3350 	str.w	r3, [r4, #848]	; 0x350
    MacCtx.RadioEvents.RxDone = OnRadioRxDone;
 804aeb6:	4b1a      	ldr	r3, [pc, #104]	; (804af20 <LoRaMacInitialization+0x328>)
 804aeb8:	f8c4 3358 	str.w	r3, [r4, #856]	; 0x358
    MacCtx.RadioEvents.RxError = OnRadioRxError;
 804aebc:	4b19      	ldr	r3, [pc, #100]	; (804af24 <LoRaMacInitialization+0x32c>)
 804aebe:	f8c4 3360 	str.w	r3, [r4, #864]	; 0x360
    MacCtx.RadioEvents.TxTimeout = OnRadioTxTimeout;
    MacCtx.RadioEvents.RxTimeout = OnRadioRxTimeout;
    Radio.Init( &MacCtx.RadioEvents );
 804aec2:	4d19      	ldr	r5, [pc, #100]	; (804af28 <LoRaMacInitialization+0x330>)
    MacCtx.RadioEvents.TxTimeout = OnRadioTxTimeout;
 804aec4:	4b19      	ldr	r3, [pc, #100]	; (804af2c <LoRaMacInitialization+0x334>)
 804aec6:	f8c4 3354 	str.w	r3, [r4, #852]	; 0x354
    MacCtx.RadioEvents.RxTimeout = OnRadioRxTimeout;
 804aeca:	4b19      	ldr	r3, [pc, #100]	; (804af30 <LoRaMacInitialization+0x338>)
 804aecc:	f8c4 335c 	str.w	r3, [r4, #860]	; 0x35c
    Radio.Init( &MacCtx.RadioEvents );
 804aed0:	f504 7054 	add.w	r0, r4, #848	; 0x350
 804aed4:	68ab      	ldr	r3, [r5, #8]
 804aed6:	4798      	blx	r3

    InitDefaultsParams_t params;
    params.Type = INIT_TYPE_INIT;
    params.NvmCtx = NULL;
 804aed8:	a90e      	add	r1, sp, #56	; 0x38
    RegionInitDefaults( MacCtx.NvmCtx->Region, &params );
 804aeda:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
    params.NvmCtx = NULL;
 804aede:	f841 6d28 	str.w	r6, [r1, #-40]!
    RegionInitDefaults( MacCtx.NvmCtx->Region, &params );
 804aee2:	7818      	ldrb	r0, [r3, #0]
    params.Type = INIT_TYPE_INIT;
 804aee4:	f88d 6014 	strb.w	r6, [sp, #20]
    RegionInitDefaults( MacCtx.NvmCtx->Region, &params );
 804aee8:	f001 fdbf 	bl	804ca6a <RegionInitDefaults>

    // Initialize the Secure Element driver
    if( SecureElementInit( EventSecureElementNvmCtxChanged ) != SECURE_ELEMENT_SUCCESS )
 804aeec:	4811      	ldr	r0, [pc, #68]	; (804af34 <LoRaMacInitialization+0x33c>)
 804aeee:	f7fd fe89 	bl	8048c04 <SecureElementInit>
 804aef2:	462e      	mov	r6, r5
 804aef4:	b300      	cbz	r0, 804af38 <LoRaMacInitialization+0x340>
    {
        return LORAMAC_STATUS_CRYPTO_ERROR;
 804aef6:	2011      	movs	r0, #17
    LoRaMacClassBInit( &classBParams, &classBCallbacks, &EventClassBNvmCtxChanged );

    LoRaMacEnableRequests( LORAMAC_REQUEST_HANDLING_ON );

    return LORAMAC_STATUS_OK;
}
 804aef8:	b00f      	add	sp, #60	; 0x3c
 804aefa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 804aefe:	bf00      	nop
 804af00:	2000299c 	.word	0x2000299c
 804af04:	08048fc9 	.word	0x08048fc9
 804af08:	01000300 	.word	0x01000300
 804af0c:	08049f91 	.word	0x08049f91
 804af10:	080494e1 	.word	0x080494e1
 804af14:	08049521 	.word	0x08049521
 804af18:	0804900d 	.word	0x0804900d
 804af1c:	0804933d 	.word	0x0804933d
 804af20:	080492dd 	.word	0x080492dd
 804af24:	08048f11 	.word	0x08048f11
 804af28:	080528d8 	.word	0x080528d8
 804af2c:	08049299 	.word	0x08049299
 804af30:	08049255 	.word	0x08049255
 804af34:	08048fb7 	.word	0x08048fb7
    if( LoRaMacCryptoInit( EventCryptoNvmCtxChanged ) != LORAMAC_CRYPTO_SUCCESS )
 804af38:	4824      	ldr	r0, [pc, #144]	; (804afcc <LoRaMacInitialization+0x3d4>)
 804af3a:	f001 f979 	bl	804c230 <LoRaMacCryptoInit>
 804af3e:	2800      	cmp	r0, #0
 804af40:	d1d9      	bne.n	804aef6 <LoRaMacInitialization+0x2fe>
    if( LoRaMacCommandsInit( EventCommandsNvmCtxChanged ) != LORAMAC_COMMANDS_SUCCESS )
 804af42:	4823      	ldr	r0, [pc, #140]	; (804afd0 <LoRaMacInitialization+0x3d8>)
 804af44:	f000 fe18 	bl	804bb78 <LoRaMacCommandsInit>
 804af48:	2800      	cmp	r0, #0
 804af4a:	d13c      	bne.n	804afc6 <LoRaMacInitialization+0x3ce>
    if( LoRaMacCryptoSetMulticastReference( MacCtx.NvmCtx->MulticastChannelList ) != LORAMAC_CRYPTO_SUCCESS )
 804af4c:	f8d4 0488 	ldr.w	r0, [r4, #1160]	; 0x488
 804af50:	3050      	adds	r0, #80	; 0x50
 804af52:	f001 f9f7 	bl	804c344 <LoRaMacCryptoSetMulticastReference>
 804af56:	4605      	mov	r5, r0
 804af58:	2800      	cmp	r0, #0
 804af5a:	d1cc      	bne.n	804aef6 <LoRaMacInitialization+0x2fe>
    srand1( Radio.Random( ) );
 804af5c:	69f3      	ldr	r3, [r6, #28]
 804af5e:	4798      	blx	r3
 804af60:	f003 fc48 	bl	804e7f4 <srand1>
    Radio.SetPublicNetwork( MacCtx.NvmCtx->PublicNetwork );
 804af64:	f8d4 2488 	ldr.w	r2, [r4, #1160]	; 0x488
 804af68:	6e33      	ldr	r3, [r6, #96]	; 0x60
 804af6a:	f892 00f1 	ldrb.w	r0, [r2, #241]	; 0xf1
 804af6e:	4798      	blx	r3
    Radio.Sleep( );
 804af70:	6b73      	ldr	r3, [r6, #52]	; 0x34
 804af72:	4798      	blx	r3
        classBCallbacks.GetTemperatureLevel = callbacks->GetTemperatureLevel;
 804af74:	f8d8 3004 	ldr.w	r3, [r8, #4]
 804af78:	9302      	str	r3, [sp, #8]
        classBCallbacks.MacProcessNotify = callbacks->MacProcessNotify;
 804af7a:	f8d8 300c 	ldr.w	r3, [r8, #12]
 804af7e:	9303      	str	r3, [sp, #12]
    classBParams.MlmeIndication = &MacCtx.MlmeIndication;
 804af80:	4b14      	ldr	r3, [pc, #80]	; (804afd4 <LoRaMacInitialization+0x3dc>)
 804af82:	9306      	str	r3, [sp, #24]
    classBParams.McpsIndication = &MacCtx.McpsIndication;
 804af84:	f1a3 0248 	sub.w	r2, r3, #72	; 0x48
 804af88:	9207      	str	r2, [sp, #28]
    classBParams.MlmeConfirm = &MacCtx.MlmeConfirm;
 804af8a:	f1a3 0214 	sub.w	r2, r3, #20
    classBParams.LoRaMacFlags = &MacCtx.MacFlags;
 804af8e:	331d      	adds	r3, #29
 804af90:	9309      	str	r3, [sp, #36]	; 0x24
    classBParams.LoRaMacDevAddr = &MacCtx.NvmCtx->DevAddr;
 804af92:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
    classBParams.MlmeConfirm = &MacCtx.MlmeConfirm;
 804af96:	9208      	str	r2, [sp, #32]
    classBParams.LoRaMacDevAddr = &MacCtx.NvmCtx->DevAddr;
 804af98:	f103 024c 	add.w	r2, r3, #76	; 0x4c
    classBParams.LoRaMacRegion = &MacCtx.NvmCtx->Region;
 804af9c:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
    classBParams.LoRaMacParams = &MacCtx.NvmCtx->MacParams;
 804afa0:	f103 02f8 	add.w	r2, r3, #248	; 0xf8
 804afa4:	920c      	str	r2, [sp, #48]	; 0x30
    classBParams.MulticastChannels = &MacCtx.NvmCtx->MulticastChannelList[0];
 804afa6:	3350      	adds	r3, #80	; 0x50
    LoRaMacClassBInit( &classBParams, &classBCallbacks, &EventClassBNvmCtxChanged );
 804afa8:	a806      	add	r0, sp, #24
 804afaa:	4a0b      	ldr	r2, [pc, #44]	; (804afd8 <LoRaMacInitialization+0x3e0>)
    classBParams.MulticastChannels = &MacCtx.NvmCtx->MulticastChannelList[0];
 804afac:	930d      	str	r3, [sp, #52]	; 0x34
    LoRaMacClassBInit( &classBParams, &classBCallbacks, &EventClassBNvmCtxChanged );
 804afae:	a902      	add	r1, sp, #8
 804afb0:	f000 fdad 	bl	804bb0e <LoRaMacClassBInit>
    MacCtx.AllowRequests = requestState;
 804afb4:	2301      	movs	r3, #1
 804afb6:	f884 3486 	strb.w	r3, [r4, #1158]	; 0x486
    return LORAMAC_STATUS_OK;
 804afba:	4628      	mov	r0, r5
 804afbc:	e79c      	b.n	804aef8 <LoRaMacInitialization+0x300>
        return LORAMAC_STATUS_PARAMETER_INVALID;
 804afbe:	2003      	movs	r0, #3
 804afc0:	e79a      	b.n	804aef8 <LoRaMacInitialization+0x300>
        return LORAMAC_STATUS_REGION_NOT_SUPPORTED;
 804afc2:	2009      	movs	r0, #9
 804afc4:	e798      	b.n	804aef8 <LoRaMacInitialization+0x300>
        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 804afc6:	2013      	movs	r0, #19
 804afc8:	e796      	b.n	804aef8 <LoRaMacInitialization+0x300>
 804afca:	bf00      	nop
 804afcc:	08048fb1 	.word	0x08048fb1
 804afd0:	08048fbd 	.word	0x08048fbd
 804afd4:	20002e04 	.word	0x20002e04
 804afd8:	08048fc3 	.word	0x08048fc3

0804afdc <LoRaMacStart>:

LoRaMacStatus_t LoRaMacStart( void )
{
    MacCtx.MacState = LORAMAC_IDLE;
 804afdc:	4b02      	ldr	r3, [pc, #8]	; (804afe8 <LoRaMacStart+0xc>)
 804afde:	2000      	movs	r0, #0
 804afe0:	f8c3 0344 	str.w	r0, [r3, #836]	; 0x344
    return LORAMAC_STATUS_OK;
}
 804afe4:	4770      	bx	lr
 804afe6:	bf00      	nop
 804afe8:	2000299c 	.word	0x2000299c

0804afec <LoRaMacQueryTxPossible>:
    }
    return LORAMAC_STATUS_BUSY;
}

LoRaMacStatus_t LoRaMacQueryTxPossible( uint8_t size, LoRaMacTxInfo_t* txInfo )
{
 804afec:	b570      	push	{r4, r5, r6, lr}
 804afee:	4605      	mov	r5, r0
    CalcNextAdrParams_t adrNext;
    uint32_t adrAckCounter = MacCtx.NvmCtx->AdrAckCounter;
 804aff0:	482c      	ldr	r0, [pc, #176]	; (804b0a4 <LoRaMacQueryTxPossible+0xb8>)
 804aff2:	f8d0 3488 	ldr.w	r3, [r0, #1160]	; 0x488
{
 804aff6:	b088      	sub	sp, #32
    int8_t datarate = MacCtx.NvmCtx->MacParamsDefaults.ChannelsDatarate;
 804aff8:	795a      	ldrb	r2, [r3, #5]
    uint32_t adrAckCounter = MacCtx.NvmCtx->AdrAckCounter;
 804affa:	f8d3 60f4 	ldr.w	r6, [r3, #244]	; 0xf4
    int8_t datarate = MacCtx.NvmCtx->MacParamsDefaults.ChannelsDatarate;
 804affe:	f88d 2002 	strb.w	r2, [sp, #2]
    int8_t txPower = TX_POWER_0/*MacCtx.NvmCtx->MacParamsDefaults.ChannelsTxPower*/;
 804b002:	2200      	movs	r2, #0
    uint32_t adrAckCounter = MacCtx.NvmCtx->AdrAckCounter;
 804b004:	9601      	str	r6, [sp, #4]
    int8_t txPower = TX_POWER_0/*MacCtx.NvmCtx->MacParamsDefaults.ChannelsTxPower*/;
 804b006:	f88d 2003 	strb.w	r2, [sp, #3]
    size_t macCmdsSize = 0;
 804b00a:	9202      	str	r2, [sp, #8]

    if( txInfo == NULL )
 804b00c:	460c      	mov	r4, r1
 804b00e:	b929      	cbnz	r1, 804b01c <LoRaMacQueryTxPossible+0x30>
    {
    	PRINTF("Invalid");
 804b010:	4825      	ldr	r0, [pc, #148]	; (804b0a8 <LoRaMacQueryTxPossible+0xbc>)
 804b012:	f003 fb9d 	bl	804e750 <TraceSend>
        return LORAMAC_STATUS_PARAMETER_INVALID;
 804b016:	2003      	movs	r0, #3
    else
    {
        txInfo->MaxPossibleApplicationDataSize = 0;
        return LORAMAC_STATUS_LENGTH_ERROR;
    }
}
 804b018:	b008      	add	sp, #32
 804b01a:	bd70      	pop	{r4, r5, r6, pc}
    adrNext.Version = MacCtx.NvmCtx->Version;
 804b01c:	f8d3 11d0 	ldr.w	r1, [r3, #464]	; 0x1d0
 804b020:	9103      	str	r1, [sp, #12]
    adrNext.AdrEnabled = MacCtx.NvmCtx->AdrCtrlOn;
 804b022:	f893 10f2 	ldrb.w	r1, [r3, #242]	; 0xf2
 804b026:	f88d 1011 	strb.w	r1, [sp, #17]
    adrNext.AdrAckLimit = MacCtx.AdrAckLimit;
 804b02a:	f8b0 13f8 	ldrh.w	r1, [r0, #1016]	; 0x3f8
 804b02e:	f8ad 1018 	strh.w	r1, [sp, #24]
    adrNext.AdrAckDelay = MacCtx.AdrAckDelay;
 804b032:	f8b0 13fa 	ldrh.w	r1, [r0, #1018]	; 0x3fa
    adrNext.TxPower = TX_POWER_0/*MacCtx.NvmCtx->MacParams.ChannelsTxPower*/;
 804b036:	f88d 201d 	strb.w	r2, [sp, #29]
    adrNext.UpdateChanMask = false;
 804b03a:	f88d 2010 	strb.w	r2, [sp, #16]
    adrNext.AdrAckDelay = MacCtx.AdrAckDelay;
 804b03e:	f8ad 101a 	strh.w	r1, [sp, #26]
    adrNext.UplinkDwellTime = MacCtx.NvmCtx->MacParams.UplinkDwellTime;
 804b042:	f893 212c 	ldrb.w	r2, [r3, #300]	; 0x12c
    adrNext.Datarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 804b046:	f893 10f9 	ldrb.w	r1, [r3, #249]	; 0xf9
 804b04a:	f88d 101c 	strb.w	r1, [sp, #28]
    adrNext.UplinkDwellTime = MacCtx.NvmCtx->MacParams.UplinkDwellTime;
 804b04e:	f88d 201e 	strb.w	r2, [sp, #30]
    adrNext.Region = MacCtx.NvmCtx->Region;
 804b052:	781b      	ldrb	r3, [r3, #0]
 804b054:	f88d 301f 	strb.w	r3, [sp, #31]
    LoRaMacAdrCalcNext( &adrNext, &datarate, &txPower, &adrAckCounter );
 804b058:	f10d 0203 	add.w	r2, sp, #3
 804b05c:	ab01      	add	r3, sp, #4
 804b05e:	f10d 0102 	add.w	r1, sp, #2
 804b062:	a803      	add	r0, sp, #12
    adrNext.AdrAckCounter = MacCtx.NvmCtx->AdrAckCounter;
 804b064:	9605      	str	r6, [sp, #20]
    LoRaMacAdrCalcNext( &adrNext, &datarate, &txPower, &adrAckCounter );
 804b066:	f000 fceb 	bl	804ba40 <LoRaMacAdrCalcNext>
    txInfo->CurrentPossiblePayloadSize = GetMaxAppPayloadWithoutFOptsLength( datarate );
 804b06a:	f99d 0002 	ldrsb.w	r0, [sp, #2]
 804b06e:	f7fd ffaf 	bl	8048fd0 <GetMaxAppPayloadWithoutFOptsLength>
 804b072:	7060      	strb	r0, [r4, #1]
    if( LoRaMacCommandsGetSizeSerializedCmds( &macCmdsSize ) != LORAMAC_COMMANDS_SUCCESS )
 804b074:	a802      	add	r0, sp, #8
 804b076:	f000 fe51 	bl	804bd1c <LoRaMacCommandsGetSizeSerializedCmds>
 804b07a:	b988      	cbnz	r0, 804b0a0 <LoRaMacQueryTxPossible+0xb4>
    if( ( LORA_MAC_COMMAND_MAX_FOPTS_LENGTH >= macCmdsSize ) && ( txInfo->CurrentPossiblePayloadSize >= macCmdsSize ) )
 804b07c:	9b02      	ldr	r3, [sp, #8]
 804b07e:	2b0f      	cmp	r3, #15
 804b080:	d80a      	bhi.n	804b098 <LoRaMacQueryTxPossible+0xac>
 804b082:	7860      	ldrb	r0, [r4, #1]
 804b084:	4283      	cmp	r3, r0
 804b086:	d807      	bhi.n	804b098 <LoRaMacQueryTxPossible+0xac>
        txInfo->MaxPossibleApplicationDataSize = txInfo->CurrentPossiblePayloadSize - macCmdsSize;
 804b088:	1ac2      	subs	r2, r0, r3
        if( txInfo->CurrentPossiblePayloadSize >= ( macCmdsSize + size ) )
 804b08a:	442b      	add	r3, r5
        txInfo->MaxPossibleApplicationDataSize = txInfo->CurrentPossiblePayloadSize - macCmdsSize;
 804b08c:	7022      	strb	r2, [r4, #0]
           return LORAMAC_STATUS_LENGTH_ERROR;
 804b08e:	4298      	cmp	r0, r3
 804b090:	bf34      	ite	cc
 804b092:	2008      	movcc	r0, #8
 804b094:	2000      	movcs	r0, #0
 804b096:	e7bf      	b.n	804b018 <LoRaMacQueryTxPossible+0x2c>
        txInfo->MaxPossibleApplicationDataSize = 0;
 804b098:	2300      	movs	r3, #0
 804b09a:	7023      	strb	r3, [r4, #0]
        return LORAMAC_STATUS_LENGTH_ERROR;
 804b09c:	2008      	movs	r0, #8
 804b09e:	e7bb      	b.n	804b018 <LoRaMacQueryTxPossible+0x2c>
        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 804b0a0:	2013      	movs	r0, #19
 804b0a2:	e7b9      	b.n	804b018 <LoRaMacQueryTxPossible+0x2c>
 804b0a4:	2000299c 	.word	0x2000299c
 804b0a8:	08052f9f 	.word	0x08052f9f

0804b0ac <LoRaMacMibGetRequestConfirm>:

LoRaMacStatus_t LoRaMacMibGetRequestConfirm( MibRequestConfirm_t* mibGet )
{
 804b0ac:	b513      	push	{r0, r1, r4, lr}
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;

    if( mibGet == NULL )
 804b0ae:	4604      	mov	r4, r0
 804b0b0:	2800      	cmp	r0, #0
 804b0b2:	f000 80d3 	beq.w	804b25c <LoRaMacMibGetRequestConfirm+0x1b0>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
    }

    switch( mibGet->Type )
 804b0b6:	7803      	ldrb	r3, [r0, #0]
 804b0b8:	2b34      	cmp	r3, #52	; 0x34
 804b0ba:	f200 80cc 	bhi.w	804b256 <LoRaMacMibGetRequestConfirm+0x1aa>
 804b0be:	e8df f003 	tbb	[pc, r3]
 804b0c2:	231b      	.short	0x231b
 804b0c4:	36302d29 	.word	0x36302d29
 804b0c8:	cacaca3c 	.word	0xcacaca3c
 804b0cc:	cacacaca 	.word	0xcacacaca
 804b0d0:	cacacaca 	.word	0xcacacaca
 804b0d4:	cacacaca 	.word	0xcacacaca
 804b0d8:	cacacaca 	.word	0xcacacaca
 804b0dc:	41cacaca 	.word	0x41cacaca
 804b0e0:	63584d47 	.word	0x63584d47
 804b0e4:	76797069 	.word	0x76797069
 804b0e8:	8e88827c 	.word	0x8e88827c
 804b0ec:	a5a09a94 	.word	0xa5a09a94
 804b0f0:	b5afabab 	.word	0xb5afabab
 804b0f4:	c5bb      	.short	0xc5bb
 804b0f6:	c2          	.byte	0xc2
 804b0f7:	00          	.byte	0x00
    {
        case MIB_DEVICE_CLASS:
        {
            mibGet->Param.Class = MacCtx.NvmCtx->DeviceClass;
 804b0f8:	4b59      	ldr	r3, [pc, #356]	; (804b260 <LoRaMacMibGetRequestConfirm+0x1b4>)
 804b0fa:	f8d3 3488 	ldr.w	r3, [r3, #1160]	; 0x488
 804b0fe:	f893 30f0 	ldrb.w	r3, [r3, #240]	; 0xf0
            break;
        }
        case MIB_NETWORK_ACTIVATION:
        {
            mibGet->Param.NetworkActivation = MacCtx.NvmCtx->NetworkActivation;
 804b102:	7123      	strb	r3, [r4, #4]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 804b104:	2000      	movs	r0, #0
            break;
        }
        case MIB_DEFAULT_ANTENNA_GAIN:
        {
            mibGet->Param.DefaultAntennaGain = MacCtx.NvmCtx->MacParamsDefaults.AntennaGain;
            break;
 804b106:	e089      	b.n	804b21c <LoRaMacMibGetRequestConfirm+0x170>
            mibGet->Param.NetworkActivation = MacCtx.NvmCtx->NetworkActivation;
 804b108:	4b55      	ldr	r3, [pc, #340]	; (804b260 <LoRaMacMibGetRequestConfirm+0x1b4>)
 804b10a:	f8d3 3488 	ldr.w	r3, [r3, #1160]	; 0x488
 804b10e:	f893 31d4 	ldrb.w	r3, [r3, #468]	; 0x1d4
 804b112:	e7f6      	b.n	804b102 <LoRaMacMibGetRequestConfirm+0x56>
            mibGet->Param.DevEui = SecureElementGetDevEui( );
 804b114:	f7fd fee2 	bl	8048edc <SecureElementGetDevEui>
            mibGet->Param.JoinEui = SecureElementGetJoinEui( );
 804b118:	6060      	str	r0, [r4, #4]
 804b11a:	e7f3      	b.n	804b104 <LoRaMacMibGetRequestConfirm+0x58>
 804b11c:	f7fd fef4 	bl	8048f08 <SecureElementGetJoinEui>
 804b120:	e7fa      	b.n	804b118 <LoRaMacMibGetRequestConfirm+0x6c>
            mibGet->Param.AdrEnable = MacCtx.NvmCtx->AdrCtrlOn;
 804b122:	4b4f      	ldr	r3, [pc, #316]	; (804b260 <LoRaMacMibGetRequestConfirm+0x1b4>)
 804b124:	f8d3 3488 	ldr.w	r3, [r3, #1160]	; 0x488
 804b128:	f893 30f2 	ldrb.w	r3, [r3, #242]	; 0xf2
 804b12c:	e7e9      	b.n	804b102 <LoRaMacMibGetRequestConfirm+0x56>
            mibGet->Param.NetID = MacCtx.NvmCtx->NetID;
 804b12e:	4b4c      	ldr	r3, [pc, #304]	; (804b260 <LoRaMacMibGetRequestConfirm+0x1b4>)
 804b130:	f8d3 3488 	ldr.w	r3, [r3, #1160]	; 0x488
 804b134:	6c9b      	ldr	r3, [r3, #72]	; 0x48
            mibGet->Param.SystemMaxRxError = MacCtx.NvmCtx->MacParams.SystemMaxRxError;
 804b136:	6063      	str	r3, [r4, #4]
 804b138:	e7e4      	b.n	804b104 <LoRaMacMibGetRequestConfirm+0x58>
            mibGet->Param.DevAddr = MacCtx.NvmCtx->DevAddr;
 804b13a:	4b49      	ldr	r3, [pc, #292]	; (804b260 <LoRaMacMibGetRequestConfirm+0x1b4>)
 804b13c:	f8d3 3488 	ldr.w	r3, [r3, #1160]	; 0x488
 804b140:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 804b142:	e7f8      	b.n	804b136 <LoRaMacMibGetRequestConfirm+0x8a>
            mibGet->Param.EnablePublicNetwork = MacCtx.NvmCtx->PublicNetwork;
 804b144:	4b46      	ldr	r3, [pc, #280]	; (804b260 <LoRaMacMibGetRequestConfirm+0x1b4>)
 804b146:	f8d3 3488 	ldr.w	r3, [r3, #1160]	; 0x488
 804b14a:	f893 30f1 	ldrb.w	r3, [r3, #241]	; 0xf1
 804b14e:	e7d8      	b.n	804b102 <LoRaMacMibGetRequestConfirm+0x56>
            mibGet->Param.EnableRepeaterSupport = MacCtx.NvmCtx->RepeaterSupport;
 804b150:	4b43      	ldr	r3, [pc, #268]	; (804b260 <LoRaMacMibGetRequestConfirm+0x1b4>)
 804b152:	f8d3 3488 	ldr.w	r3, [r3, #1160]	; 0x488
 804b156:	f893 313f 	ldrb.w	r3, [r3, #319]	; 0x13f
 804b15a:	e7d2      	b.n	804b102 <LoRaMacMibGetRequestConfirm+0x56>
            getPhy.Attribute = PHY_CHANNELS;
 804b15c:	a902      	add	r1, sp, #8
 804b15e:	231d      	movs	r3, #29
            getPhy.Attribute = PHY_CHANNELS_MASK;
 804b160:	f801 3d08 	strb.w	r3, [r1, #-8]!
            phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804b164:	4b3e      	ldr	r3, [pc, #248]	; (804b260 <LoRaMacMibGetRequestConfirm+0x1b4>)
 804b166:	f8d3 3488 	ldr.w	r3, [r3, #1160]	; 0x488
 804b16a:	7818      	ldrb	r0, [r3, #0]
 804b16c:	f001 fc6d 	bl	804ca4a <RegionGetPhyParam>
 804b170:	e7d2      	b.n	804b118 <LoRaMacMibGetRequestConfirm+0x6c>
            mibGet->Param.Rx2Channel = MacCtx.NvmCtx->MacParams.Rx2Channel;
 804b172:	4b3b      	ldr	r3, [pc, #236]	; (804b260 <LoRaMacMibGetRequestConfirm+0x1b4>)
 804b174:	f8d3 3488 	ldr.w	r3, [r3, #1160]	; 0x488
 804b178:	3404      	adds	r4, #4
 804b17a:	f503 738e 	add.w	r3, r3, #284	; 0x11c
            mibGet->Param.RxCChannel = MacCtx.NvmCtx->MacParamsDefaults.RxCChannel;
 804b17e:	e893 0003 	ldmia.w	r3, {r0, r1}
 804b182:	e884 0003 	stmia.w	r4, {r0, r1}
 804b186:	e7bd      	b.n	804b104 <LoRaMacMibGetRequestConfirm+0x58>
            mibGet->Param.Rx2Channel = MacCtx.NvmCtx->MacParamsDefaults.Rx2Channel;
 804b188:	4b35      	ldr	r3, [pc, #212]	; (804b260 <LoRaMacMibGetRequestConfirm+0x1b4>)
 804b18a:	f8d3 3488 	ldr.w	r3, [r3, #1160]	; 0x488
 804b18e:	3404      	adds	r4, #4
 804b190:	3328      	adds	r3, #40	; 0x28
 804b192:	e7f4      	b.n	804b17e <LoRaMacMibGetRequestConfirm+0xd2>
            mibGet->Param.RxCChannel = MacCtx.NvmCtx->MacParams.RxCChannel;
 804b194:	4b32      	ldr	r3, [pc, #200]	; (804b260 <LoRaMacMibGetRequestConfirm+0x1b4>)
 804b196:	f8d3 3488 	ldr.w	r3, [r3, #1160]	; 0x488
 804b19a:	3404      	adds	r4, #4
 804b19c:	f503 7392 	add.w	r3, r3, #292	; 0x124
 804b1a0:	e7ed      	b.n	804b17e <LoRaMacMibGetRequestConfirm+0xd2>
            mibGet->Param.RxCChannel = MacCtx.NvmCtx->MacParamsDefaults.RxCChannel;
 804b1a2:	4b2f      	ldr	r3, [pc, #188]	; (804b260 <LoRaMacMibGetRequestConfirm+0x1b4>)
 804b1a4:	f8d3 3488 	ldr.w	r3, [r3, #1160]	; 0x488
 804b1a8:	3404      	adds	r4, #4
 804b1aa:	3330      	adds	r3, #48	; 0x30
 804b1ac:	e7e7      	b.n	804b17e <LoRaMacMibGetRequestConfirm+0xd2>
            getPhy.Attribute = PHY_CHANNELS_DEFAULT_MASK;
 804b1ae:	a902      	add	r1, sp, #8
 804b1b0:	231b      	movs	r3, #27
 804b1b2:	e7d5      	b.n	804b160 <LoRaMacMibGetRequestConfirm+0xb4>
            getPhy.Attribute = PHY_CHANNELS_MASK;
 804b1b4:	a902      	add	r1, sp, #8
 804b1b6:	231a      	movs	r3, #26
 804b1b8:	e7d2      	b.n	804b160 <LoRaMacMibGetRequestConfirm+0xb4>
            mibGet->Param.ChannelsNbTrans = MacCtx.NvmCtx->MacParams.ChannelsNbTrans;
 804b1ba:	4b29      	ldr	r3, [pc, #164]	; (804b260 <LoRaMacMibGetRequestConfirm+0x1b4>)
 804b1bc:	f8d3 3488 	ldr.w	r3, [r3, #1160]	; 0x488
 804b1c0:	f893 3118 	ldrb.w	r3, [r3, #280]	; 0x118
 804b1c4:	e79d      	b.n	804b102 <LoRaMacMibGetRequestConfirm+0x56>
            mibGet->Param.MaxRxWindow = MacCtx.NvmCtx->MacParams.MaxRxWindow;
 804b1c6:	4b26      	ldr	r3, [pc, #152]	; (804b260 <LoRaMacMibGetRequestConfirm+0x1b4>)
 804b1c8:	f8d3 3488 	ldr.w	r3, [r3, #1160]	; 0x488
 804b1cc:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 804b1d0:	e7b1      	b.n	804b136 <LoRaMacMibGetRequestConfirm+0x8a>
            mibGet->Param.ReceiveDelay1 = MacCtx.NvmCtx->MacParams.ReceiveDelay1;
 804b1d2:	4b23      	ldr	r3, [pc, #140]	; (804b260 <LoRaMacMibGetRequestConfirm+0x1b4>)
 804b1d4:	f8d3 3488 	ldr.w	r3, [r3, #1160]	; 0x488
 804b1d8:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 804b1dc:	e7ab      	b.n	804b136 <LoRaMacMibGetRequestConfirm+0x8a>
            mibGet->Param.ReceiveDelay2 = MacCtx.NvmCtx->MacParams.ReceiveDelay2;
 804b1de:	4b20      	ldr	r3, [pc, #128]	; (804b260 <LoRaMacMibGetRequestConfirm+0x1b4>)
 804b1e0:	f8d3 3488 	ldr.w	r3, [r3, #1160]	; 0x488
 804b1e4:	f8d3 310c 	ldr.w	r3, [r3, #268]	; 0x10c
 804b1e8:	e7a5      	b.n	804b136 <LoRaMacMibGetRequestConfirm+0x8a>
            mibGet->Param.JoinAcceptDelay1 = MacCtx.NvmCtx->MacParams.JoinAcceptDelay1;
 804b1ea:	4b1d      	ldr	r3, [pc, #116]	; (804b260 <LoRaMacMibGetRequestConfirm+0x1b4>)
 804b1ec:	f8d3 3488 	ldr.w	r3, [r3, #1160]	; 0x488
 804b1f0:	f8d3 3110 	ldr.w	r3, [r3, #272]	; 0x110
 804b1f4:	e79f      	b.n	804b136 <LoRaMacMibGetRequestConfirm+0x8a>
            mibGet->Param.JoinAcceptDelay2 = MacCtx.NvmCtx->MacParams.JoinAcceptDelay2;
 804b1f6:	4b1a      	ldr	r3, [pc, #104]	; (804b260 <LoRaMacMibGetRequestConfirm+0x1b4>)
 804b1f8:	f8d3 3488 	ldr.w	r3, [r3, #1160]	; 0x488
 804b1fc:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 804b200:	e799      	b.n	804b136 <LoRaMacMibGetRequestConfirm+0x8a>
            mibGet->Param.ChannelsDefaultDatarate = MacCtx.NvmCtx->MacParamsDefaults.ChannelsDatarate;
 804b202:	4b17      	ldr	r3, [pc, #92]	; (804b260 <LoRaMacMibGetRequestConfirm+0x1b4>)
 804b204:	f8d3 3488 	ldr.w	r3, [r3, #1160]	; 0x488
 804b208:	795b      	ldrb	r3, [r3, #5]
 804b20a:	e77a      	b.n	804b102 <LoRaMacMibGetRequestConfirm+0x56>
            mibGet->Param.ChannelsDatarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 804b20c:	4b14      	ldr	r3, [pc, #80]	; (804b260 <LoRaMacMibGetRequestConfirm+0x1b4>)
 804b20e:	f8d3 3488 	ldr.w	r3, [r3, #1160]	; 0x488
 804b212:	f893 30f9 	ldrb.w	r3, [r3, #249]	; 0xf9
 804b216:	e774      	b.n	804b102 <LoRaMacMibGetRequestConfirm+0x56>
            mibGet->Param.ChannelsTxPower = TX_POWER_0/*MacCtx.NvmCtx->MacParams.ChannelsTxPower*/;
 804b218:	2000      	movs	r0, #0
 804b21a:	7120      	strb	r0, [r4, #4]
            status = LoRaMacClassBMibGetRequestConfirm( mibGet );
            break;
        }
    }
    return status;
}
 804b21c:	b002      	add	sp, #8
 804b21e:	bd10      	pop	{r4, pc}
            mibGet->Param.SystemMaxRxError = MacCtx.NvmCtx->MacParams.SystemMaxRxError;
 804b220:	4b0f      	ldr	r3, [pc, #60]	; (804b260 <LoRaMacMibGetRequestConfirm+0x1b4>)
 804b222:	f8d3 3488 	ldr.w	r3, [r3, #1160]	; 0x488
 804b226:	f8d3 30fc 	ldr.w	r3, [r3, #252]	; 0xfc
 804b22a:	e784      	b.n	804b136 <LoRaMacMibGetRequestConfirm+0x8a>
            mibGet->Param.MinRxSymbols = MacCtx.NvmCtx->MacParams.MinRxSymbols;
 804b22c:	4b0c      	ldr	r3, [pc, #48]	; (804b260 <LoRaMacMibGetRequestConfirm+0x1b4>)
 804b22e:	f8d3 3488 	ldr.w	r3, [r3, #1160]	; 0x488
 804b232:	f893 3100 	ldrb.w	r3, [r3, #256]	; 0x100
 804b236:	e764      	b.n	804b102 <LoRaMacMibGetRequestConfirm+0x56>
            mibGet->Param.AntennaGain = MacCtx.NvmCtx->MacParams.AntennaGain;
 804b238:	4b09      	ldr	r3, [pc, #36]	; (804b260 <LoRaMacMibGetRequestConfirm+0x1b4>)
 804b23a:	f8d3 3488 	ldr.w	r3, [r3, #1160]	; 0x488
 804b23e:	f8d3 3134 	ldr.w	r3, [r3, #308]	; 0x134
            mibGet->Param.DefaultAntennaGain = MacCtx.NvmCtx->MacParamsDefaults.AntennaGain;
 804b242:	6063      	str	r3, [r4, #4]
 804b244:	e75e      	b.n	804b104 <LoRaMacMibGetRequestConfirm+0x58>
            mibGet->Param.Contexts = GetCtxs( );
 804b246:	f7fe ffd1 	bl	804a1ec <GetCtxs>
 804b24a:	e765      	b.n	804b118 <LoRaMacMibGetRequestConfirm+0x6c>
            mibGet->Param.DefaultAntennaGain = MacCtx.NvmCtx->MacParamsDefaults.AntennaGain;
 804b24c:	4b04      	ldr	r3, [pc, #16]	; (804b260 <LoRaMacMibGetRequestConfirm+0x1b4>)
 804b24e:	f8d3 3488 	ldr.w	r3, [r3, #1160]	; 0x488
 804b252:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 804b254:	e7f5      	b.n	804b242 <LoRaMacMibGetRequestConfirm+0x196>
            status = LoRaMacClassBMibGetRequestConfirm( mibGet );
 804b256:	f000 fc78 	bl	804bb4a <LoRaMacClassBMibGetRequestConfirm>
            break;
 804b25a:	e7df      	b.n	804b21c <LoRaMacMibGetRequestConfirm+0x170>
        return LORAMAC_STATUS_PARAMETER_INVALID;
 804b25c:	2003      	movs	r0, #3
 804b25e:	e7dd      	b.n	804b21c <LoRaMacMibGetRequestConfirm+0x170>
 804b260:	2000299c 	.word	0x2000299c

0804b264 <LoRaMacMibSetRequestConfirm>:

LoRaMacStatus_t LoRaMacMibSetRequestConfirm( MibRequestConfirm_t* mibSet )
{
 804b264:	b530      	push	{r4, r5, lr}
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
    ChanMaskSetParams_t chanMaskSet;
    VerifyParams_t verify;

    if( mibSet == NULL )
 804b266:	4604      	mov	r4, r0
{
 804b268:	b087      	sub	sp, #28
    if( mibSet == NULL )
 804b26a:	b930      	cbnz	r0, 804b27a <LoRaMacMibSetRequestConfirm+0x16>
    {
    	PRINTF("LORAMAC_STATUS_PARAMETER_INVALID\r\n");
 804b26c:	4897      	ldr	r0, [pc, #604]	; (804b4cc <LoRaMacMibSetRequestConfirm+0x268>)
 804b26e:	f003 fa6f 	bl	804e750 <TraceSend>
        return LORAMAC_STATUS_PARAMETER_INVALID;
 804b272:	2403      	movs	r4, #3
        }
    }
    EventRegionNvmCtxChanged( );
    EventMacNvmCtxChanged( );
    return status;
}
 804b274:	4620      	mov	r0, r4
 804b276:	b007      	add	sp, #28
 804b278:	bd30      	pop	{r4, r5, pc}
    if( ( MacCtx.MacState & LORAMAC_TX_RUNNING ) == LORAMAC_TX_RUNNING )
 804b27a:	4d95      	ldr	r5, [pc, #596]	; (804b4d0 <LoRaMacMibSetRequestConfirm+0x26c>)
 804b27c:	f8d5 3344 	ldr.w	r3, [r5, #836]	; 0x344
 804b280:	079b      	lsls	r3, r3, #30
 804b282:	d504      	bpl.n	804b28e <LoRaMacMibSetRequestConfirm+0x2a>
    	PRINTF("LORAMAC_STATUS_BUSY");
 804b284:	4893      	ldr	r0, [pc, #588]	; (804b4d4 <LoRaMacMibSetRequestConfirm+0x270>)
 804b286:	f003 fa63 	bl	804e750 <TraceSend>
        return LORAMAC_STATUS_BUSY;
 804b28a:	2401      	movs	r4, #1
 804b28c:	e7f2      	b.n	804b274 <LoRaMacMibSetRequestConfirm+0x10>
    switch( mibSet->Type )
 804b28e:	7803      	ldrb	r3, [r0, #0]
 804b290:	2b35      	cmp	r3, #53	; 0x35
 804b292:	f200 8233 	bhi.w	804b6fc <LoRaMacMibSetRequestConfirm+0x498>
 804b296:	e8df f013 	tbh	[pc, r3, lsl #1]
 804b29a:	0036      	.short	0x0036
 804b29c:	0044003b 	.word	0x0044003b
 804b2a0:	0053004f 	.word	0x0053004f
 804b2a4:	005e0059 	.word	0x005e0059
 804b2a8:	006d0063 	.word	0x006d0063
 804b2ac:	00770072 	.word	0x00770072
 804b2b0:	0081007c 	.word	0x0081007c
 804b2b4:	008b0086 	.word	0x008b0086
 804b2b8:	00950090 	.word	0x00950090
 804b2bc:	009f009a 	.word	0x009f009a
 804b2c0:	00a900a4 	.word	0x00a900a4
 804b2c4:	00b300ae 	.word	0x00b300ae
 804b2c8:	00bd00b8 	.word	0x00bd00b8
 804b2cc:	00c700c2 	.word	0x00c700c2
 804b2d0:	00d300cd 	.word	0x00d300cd
 804b2d4:	00e200d9 	.word	0x00e200d9
 804b2d8:	00e80231 	.word	0x00e80231
 804b2dc:	01210103 	.word	0x01210103
 804b2e0:	017c0158 	.word	0x017c0158
 804b2e4:	0180016d 	.word	0x0180016d
 804b2e8:	0190018a 	.word	0x0190018a
 804b2ec:	019c0196 	.word	0x019c0196
 804b2f0:	01a801a2 	.word	0x01a801a2
 804b2f4:	01eb01bb 	.word	0x01eb01bb
 804b2f8:	020401d3 	.word	0x020401d3
 804b2fc:	0212020b 	.word	0x0212020b
 804b300:	021d0218 	.word	0x021d0218
 804b304:	0224      	.short	0x0224
            status = SwitchClass( mibSet->Param.Class );
 804b306:	7900      	ldrb	r0, [r0, #4]
 804b308:	f7fe f84a 	bl	80493a0 <SwitchClass>
            status = LoRaMacMibClassBSetRequestConfirm( mibSet );
 804b30c:	4604      	mov	r4, r0
            break;
 804b30e:	e00e      	b.n	804b32e <LoRaMacMibSetRequestConfirm+0xca>
            if( mibSet->Param.NetworkActivation != ACTIVATION_TYPE_OTAA  )
 804b310:	7903      	ldrb	r3, [r0, #4]
 804b312:	2b02      	cmp	r3, #2
 804b314:	d00a      	beq.n	804b32c <LoRaMacMibSetRequestConfirm+0xc8>
                MacCtx.NvmCtx->NetworkActivation = mibSet->Param.NetworkActivation;
 804b316:	f8d5 2488 	ldr.w	r2, [r5, #1160]	; 0x488
 804b31a:	f882 31d4 	strb.w	r3, [r2, #468]	; 0x1d4
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 804b31e:	2400      	movs	r4, #0
 804b320:	e005      	b.n	804b32e <LoRaMacMibSetRequestConfirm+0xca>
            if( SecureElementSetDevEui( mibSet->Param.DevEui ) != SECURE_ELEMENT_SUCCESS )
 804b322:	6840      	ldr	r0, [r0, #4]
 804b324:	f7fd fdc8 	bl	8048eb8 <SecureElementSetDevEui>
 804b328:	2800      	cmp	r0, #0
 804b32a:	d0f8      	beq.n	804b31e <LoRaMacMibSetRequestConfirm+0xba>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 804b32c:	2403      	movs	r4, #3
    EventRegionNvmCtxChanged( );
 804b32e:	f7fd fe3c 	bl	8048faa <EventRegionNvmCtxChanged>
    EventMacNvmCtxChanged( );
 804b332:	f7fd fe37 	bl	8048fa4 <EventMacNvmCtxChanged>
    return status;
 804b336:	e79d      	b.n	804b274 <LoRaMacMibSetRequestConfirm+0x10>
            if( SecureElementSetJoinEui( mibSet->Param.JoinEui ) != SECURE_ELEMENT_SUCCESS )
 804b338:	6840      	ldr	r0, [r0, #4]
 804b33a:	f7fd fdd3 	bl	8048ee4 <SecureElementSetJoinEui>
 804b33e:	e7f3      	b.n	804b328 <LoRaMacMibSetRequestConfirm+0xc4>
            MacCtx.NvmCtx->AdrCtrlOn = mibSet->Param.AdrEnable;
 804b340:	f8d5 3488 	ldr.w	r3, [r5, #1160]	; 0x488
 804b344:	7902      	ldrb	r2, [r0, #4]
 804b346:	f883 20f2 	strb.w	r2, [r3, #242]	; 0xf2
 804b34a:	e7e8      	b.n	804b31e <LoRaMacMibSetRequestConfirm+0xba>
            MacCtx.NvmCtx->NetID = mibSet->Param.NetID;
 804b34c:	f8d5 3488 	ldr.w	r3, [r5, #1160]	; 0x488
 804b350:	6842      	ldr	r2, [r0, #4]
 804b352:	649a      	str	r2, [r3, #72]	; 0x48
 804b354:	e7e3      	b.n	804b31e <LoRaMacMibSetRequestConfirm+0xba>
            MacCtx.NvmCtx->DevAddr = mibSet->Param.DevAddr;
 804b356:	f8d5 3488 	ldr.w	r3, [r5, #1160]	; 0x488
 804b35a:	6842      	ldr	r2, [r0, #4]
 804b35c:	64da      	str	r2, [r3, #76]	; 0x4c
 804b35e:	e7de      	b.n	804b31e <LoRaMacMibSetRequestConfirm+0xba>
            if( mibSet->Param.GenAppKey != NULL )
 804b360:	6841      	ldr	r1, [r0, #4]
 804b362:	2900      	cmp	r1, #0
 804b364:	d0e2      	beq.n	804b32c <LoRaMacMibSetRequestConfirm+0xc8>
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( GEN_APP_KEY, mibSet->Param.GenAppKey ) )
 804b366:	2001      	movs	r0, #1
 804b368:	f001 f94e 	bl	804c608 <LoRaMacCryptoSetKey>
 804b36c:	2800      	cmp	r0, #0
 804b36e:	d0d6      	beq.n	804b31e <LoRaMacMibSetRequestConfirm+0xba>
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 804b370:	2411      	movs	r4, #17
 804b372:	e77f      	b.n	804b274 <LoRaMacMibSetRequestConfirm+0x10>
            if( mibSet->Param.AppKey != NULL )
 804b374:	6841      	ldr	r1, [r0, #4]
 804b376:	2900      	cmp	r1, #0
 804b378:	d0d8      	beq.n	804b32c <LoRaMacMibSetRequestConfirm+0xc8>
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( APP_KEY, mibSet->Param.AppKey ) )
 804b37a:	2000      	movs	r0, #0
 804b37c:	e7f4      	b.n	804b368 <LoRaMacMibSetRequestConfirm+0x104>
            if( mibSet->Param.NwkKey != NULL )
 804b37e:	6841      	ldr	r1, [r0, #4]
 804b380:	2900      	cmp	r1, #0
 804b382:	d0d3      	beq.n	804b32c <LoRaMacMibSetRequestConfirm+0xc8>
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( NWK_KEY, mibSet->Param.NwkKey ) )
 804b384:	2002      	movs	r0, #2
 804b386:	e7ef      	b.n	804b368 <LoRaMacMibSetRequestConfirm+0x104>
            if( mibSet->Param.JSIntKey != NULL )
 804b388:	6841      	ldr	r1, [r0, #4]
 804b38a:	2900      	cmp	r1, #0
 804b38c:	d0ce      	beq.n	804b32c <LoRaMacMibSetRequestConfirm+0xc8>
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( J_S_INT_KEY, mibSet->Param.JSIntKey ) )
 804b38e:	2003      	movs	r0, #3
 804b390:	e7ea      	b.n	804b368 <LoRaMacMibSetRequestConfirm+0x104>
            if( mibSet->Param.JSEncKey != NULL )
 804b392:	6841      	ldr	r1, [r0, #4]
 804b394:	2900      	cmp	r1, #0
 804b396:	d0c9      	beq.n	804b32c <LoRaMacMibSetRequestConfirm+0xc8>
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( J_S_ENC_KEY, mibSet->Param.JSEncKey ) )
 804b398:	2004      	movs	r0, #4
 804b39a:	e7e5      	b.n	804b368 <LoRaMacMibSetRequestConfirm+0x104>
            if( mibSet->Param.FNwkSIntKey != NULL )
 804b39c:	6841      	ldr	r1, [r0, #4]
 804b39e:	2900      	cmp	r1, #0
 804b3a0:	d0c4      	beq.n	804b32c <LoRaMacMibSetRequestConfirm+0xc8>
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( F_NWK_S_INT_KEY, mibSet->Param.FNwkSIntKey ) )
 804b3a2:	2005      	movs	r0, #5
 804b3a4:	e7e0      	b.n	804b368 <LoRaMacMibSetRequestConfirm+0x104>
            if( mibSet->Param.SNwkSIntKey != NULL )
 804b3a6:	6841      	ldr	r1, [r0, #4]
 804b3a8:	2900      	cmp	r1, #0
 804b3aa:	d0bf      	beq.n	804b32c <LoRaMacMibSetRequestConfirm+0xc8>
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( S_NWK_S_INT_KEY, mibSet->Param.SNwkSIntKey ) )
 804b3ac:	2006      	movs	r0, #6
 804b3ae:	e7db      	b.n	804b368 <LoRaMacMibSetRequestConfirm+0x104>
            if( mibSet->Param.NwkSEncKey != NULL )
 804b3b0:	6841      	ldr	r1, [r0, #4]
 804b3b2:	2900      	cmp	r1, #0
 804b3b4:	d0ba      	beq.n	804b32c <LoRaMacMibSetRequestConfirm+0xc8>
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( NWK_S_ENC_KEY, mibSet->Param.NwkSEncKey ) )
 804b3b6:	2007      	movs	r0, #7
 804b3b8:	e7d6      	b.n	804b368 <LoRaMacMibSetRequestConfirm+0x104>
            if( mibSet->Param.AppSKey != NULL )
 804b3ba:	6841      	ldr	r1, [r0, #4]
 804b3bc:	2900      	cmp	r1, #0
 804b3be:	d0b5      	beq.n	804b32c <LoRaMacMibSetRequestConfirm+0xc8>
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( APP_S_KEY, mibSet->Param.AppSKey ) )
 804b3c0:	2008      	movs	r0, #8
 804b3c2:	e7d1      	b.n	804b368 <LoRaMacMibSetRequestConfirm+0x104>
            if( mibSet->Param.McKEKey != NULL )
 804b3c4:	6841      	ldr	r1, [r0, #4]
 804b3c6:	2900      	cmp	r1, #0
 804b3c8:	d0b0      	beq.n	804b32c <LoRaMacMibSetRequestConfirm+0xc8>
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( MC_KE_KEY, mibSet->Param.McKEKey ) )
 804b3ca:	207f      	movs	r0, #127	; 0x7f
 804b3cc:	e7cc      	b.n	804b368 <LoRaMacMibSetRequestConfirm+0x104>
            if( mibSet->Param.McKey0 != NULL )
 804b3ce:	6841      	ldr	r1, [r0, #4]
 804b3d0:	2900      	cmp	r1, #0
 804b3d2:	d0ab      	beq.n	804b32c <LoRaMacMibSetRequestConfirm+0xc8>
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( MC_KEY_0, mibSet->Param.McKey0 ) )
 804b3d4:	2080      	movs	r0, #128	; 0x80
 804b3d6:	e7c7      	b.n	804b368 <LoRaMacMibSetRequestConfirm+0x104>
            if( mibSet->Param.McAppSKey0 != NULL )
 804b3d8:	6841      	ldr	r1, [r0, #4]
 804b3da:	2900      	cmp	r1, #0
 804b3dc:	d0a6      	beq.n	804b32c <LoRaMacMibSetRequestConfirm+0xc8>
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( MC_APP_S_KEY_0, mibSet->Param.McAppSKey0 ) )
 804b3de:	2081      	movs	r0, #129	; 0x81
 804b3e0:	e7c2      	b.n	804b368 <LoRaMacMibSetRequestConfirm+0x104>
            if( mibSet->Param.McNwkSKey0 != NULL )
 804b3e2:	6841      	ldr	r1, [r0, #4]
 804b3e4:	2900      	cmp	r1, #0
 804b3e6:	d0a1      	beq.n	804b32c <LoRaMacMibSetRequestConfirm+0xc8>
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( MC_NWK_S_KEY_0, mibSet->Param.McNwkSKey0 ) )
 804b3e8:	2082      	movs	r0, #130	; 0x82
 804b3ea:	e7bd      	b.n	804b368 <LoRaMacMibSetRequestConfirm+0x104>
            if( mibSet->Param.McKey1 != NULL )
 804b3ec:	6841      	ldr	r1, [r0, #4]
 804b3ee:	2900      	cmp	r1, #0
 804b3f0:	d09c      	beq.n	804b32c <LoRaMacMibSetRequestConfirm+0xc8>
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( MC_KEY_1, mibSet->Param.McKey1 ) )
 804b3f2:	2083      	movs	r0, #131	; 0x83
 804b3f4:	e7b8      	b.n	804b368 <LoRaMacMibSetRequestConfirm+0x104>
            if( mibSet->Param.McAppSKey1 != NULL )
 804b3f6:	6841      	ldr	r1, [r0, #4]
 804b3f8:	2900      	cmp	r1, #0
 804b3fa:	d097      	beq.n	804b32c <LoRaMacMibSetRequestConfirm+0xc8>
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( MC_APP_S_KEY_1, mibSet->Param.McAppSKey1 ) )
 804b3fc:	2084      	movs	r0, #132	; 0x84
 804b3fe:	e7b3      	b.n	804b368 <LoRaMacMibSetRequestConfirm+0x104>
            if( mibSet->Param.McNwkSKey1 != NULL )
 804b400:	6841      	ldr	r1, [r0, #4]
 804b402:	2900      	cmp	r1, #0
 804b404:	d092      	beq.n	804b32c <LoRaMacMibSetRequestConfirm+0xc8>
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( MC_NWK_S_KEY_1, mibSet->Param.McNwkSKey1 ) )
 804b406:	2085      	movs	r0, #133	; 0x85
 804b408:	e7ae      	b.n	804b368 <LoRaMacMibSetRequestConfirm+0x104>
            if( mibSet->Param.McKey2 != NULL )
 804b40a:	6841      	ldr	r1, [r0, #4]
 804b40c:	2900      	cmp	r1, #0
 804b40e:	d08d      	beq.n	804b32c <LoRaMacMibSetRequestConfirm+0xc8>
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( MC_KEY_2, mibSet->Param.McKey2 ) )
 804b410:	2086      	movs	r0, #134	; 0x86
 804b412:	e7a9      	b.n	804b368 <LoRaMacMibSetRequestConfirm+0x104>
            if( mibSet->Param.McAppSKey2 != NULL )
 804b414:	6841      	ldr	r1, [r0, #4]
 804b416:	2900      	cmp	r1, #0
 804b418:	d088      	beq.n	804b32c <LoRaMacMibSetRequestConfirm+0xc8>
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( MC_APP_S_KEY_2, mibSet->Param.McAppSKey2 ) )
 804b41a:	2087      	movs	r0, #135	; 0x87
 804b41c:	e7a4      	b.n	804b368 <LoRaMacMibSetRequestConfirm+0x104>
            if( mibSet->Param.McNwkSKey2 != NULL )
 804b41e:	6841      	ldr	r1, [r0, #4]
 804b420:	2900      	cmp	r1, #0
 804b422:	d083      	beq.n	804b32c <LoRaMacMibSetRequestConfirm+0xc8>
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( MC_NWK_S_KEY_2, mibSet->Param.McNwkSKey2 ) )
 804b424:	2088      	movs	r0, #136	; 0x88
 804b426:	e79f      	b.n	804b368 <LoRaMacMibSetRequestConfirm+0x104>
            if( mibSet->Param.McKey3 != NULL )
 804b428:	6841      	ldr	r1, [r0, #4]
 804b42a:	2900      	cmp	r1, #0
 804b42c:	f43f af7e 	beq.w	804b32c <LoRaMacMibSetRequestConfirm+0xc8>
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( MC_KEY_3, mibSet->Param.McKey3 ) )
 804b430:	2089      	movs	r0, #137	; 0x89
 804b432:	e799      	b.n	804b368 <LoRaMacMibSetRequestConfirm+0x104>
            if( mibSet->Param.McAppSKey3 != NULL )
 804b434:	6841      	ldr	r1, [r0, #4]
 804b436:	2900      	cmp	r1, #0
 804b438:	f43f af78 	beq.w	804b32c <LoRaMacMibSetRequestConfirm+0xc8>
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( MC_APP_S_KEY_3, mibSet->Param.McAppSKey3 ) )
 804b43c:	208a      	movs	r0, #138	; 0x8a
 804b43e:	e793      	b.n	804b368 <LoRaMacMibSetRequestConfirm+0x104>
            if( mibSet->Param.McNwkSKey3 != NULL )
 804b440:	6841      	ldr	r1, [r0, #4]
 804b442:	2900      	cmp	r1, #0
 804b444:	f43f af72 	beq.w	804b32c <LoRaMacMibSetRequestConfirm+0xc8>
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( MC_NWK_S_KEY_3, mibSet->Param.McNwkSKey3 ) )
 804b448:	208b      	movs	r0, #139	; 0x8b
 804b44a:	e78d      	b.n	804b368 <LoRaMacMibSetRequestConfirm+0x104>
            MacCtx.NvmCtx->PublicNetwork = mibSet->Param.EnablePublicNetwork;
 804b44c:	f8d5 3488 	ldr.w	r3, [r5, #1160]	; 0x488
 804b450:	7900      	ldrb	r0, [r0, #4]
 804b452:	f883 00f1 	strb.w	r0, [r3, #241]	; 0xf1
            Radio.SetPublicNetwork( MacCtx.NvmCtx->PublicNetwork );
 804b456:	4b20      	ldr	r3, [pc, #128]	; (804b4d8 <LoRaMacMibSetRequestConfirm+0x274>)
 804b458:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 804b45a:	4798      	blx	r3
 804b45c:	e75f      	b.n	804b31e <LoRaMacMibSetRequestConfirm+0xba>
            MacCtx.NvmCtx->RepeaterSupport = mibSet->Param.EnableRepeaterSupport;
 804b45e:	f8d5 3488 	ldr.w	r3, [r5, #1160]	; 0x488
 804b462:	7902      	ldrb	r2, [r0, #4]
 804b464:	f883 213f 	strb.w	r2, [r3, #319]	; 0x13f
 804b468:	e759      	b.n	804b31e <LoRaMacMibSetRequestConfirm+0xba>
            verify.DatarateParams.Datarate = mibSet->Param.Rx2Channel.Datarate;
 804b46a:	7a03      	ldrb	r3, [r0, #8]
 804b46c:	f88d 300c 	strb.w	r3, [sp, #12]
            verify.DatarateParams.DownlinkDwellTime = MacCtx.NvmCtx->MacParams.DownlinkDwellTime;
 804b470:	f8d5 3488 	ldr.w	r3, [r5, #1160]	; 0x488
 804b474:	f893 212d 	ldrb.w	r2, [r3, #301]	; 0x12d
 804b478:	f88d 200d 	strb.w	r2, [sp, #13]
            if( RegionVerify( MacCtx.NvmCtx->Region, &verify, PHY_RX_DR ) == true )
 804b47c:	a903      	add	r1, sp, #12
 804b47e:	2207      	movs	r2, #7
 804b480:	7818      	ldrb	r0, [r3, #0]
 804b482:	f001 faff 	bl	804ca84 <RegionVerify>
 804b486:	2800      	cmp	r0, #0
 804b488:	f43f af50 	beq.w	804b32c <LoRaMacMibSetRequestConfirm+0xc8>
                MacCtx.NvmCtx->MacParams.Rx2Channel = mibSet->Param.Rx2Channel;
 804b48c:	f8d5 3488 	ldr.w	r3, [r5, #1160]	; 0x488
 804b490:	f503 738e 	add.w	r3, r3, #284	; 0x11c
                MacCtx.NvmCtx->MacParamsDefaults.Rx2Channel = mibSet->Param.Rx2DefaultChannel;
 804b494:	3404      	adds	r4, #4
 804b496:	e894 0003 	ldmia.w	r4, {r0, r1}
 804b49a:	e883 0003 	stmia.w	r3, {r0, r1}
 804b49e:	e73e      	b.n	804b31e <LoRaMacMibSetRequestConfirm+0xba>
            verify.DatarateParams.Datarate = mibSet->Param.Rx2Channel.Datarate;
 804b4a0:	7a03      	ldrb	r3, [r0, #8]
 804b4a2:	f88d 300c 	strb.w	r3, [sp, #12]
            verify.DatarateParams.DownlinkDwellTime = MacCtx.NvmCtx->MacParams.DownlinkDwellTime;
 804b4a6:	f8d5 3488 	ldr.w	r3, [r5, #1160]	; 0x488
 804b4aa:	f893 212d 	ldrb.w	r2, [r3, #301]	; 0x12d
 804b4ae:	f88d 200d 	strb.w	r2, [sp, #13]
            if( RegionVerify( MacCtx.NvmCtx->Region, &verify, PHY_RX_DR ) == true )
 804b4b2:	a903      	add	r1, sp, #12
 804b4b4:	2207      	movs	r2, #7
 804b4b6:	7818      	ldrb	r0, [r3, #0]
 804b4b8:	f001 fae4 	bl	804ca84 <RegionVerify>
 804b4bc:	2800      	cmp	r0, #0
 804b4be:	f43f af35 	beq.w	804b32c <LoRaMacMibSetRequestConfirm+0xc8>
                MacCtx.NvmCtx->MacParamsDefaults.Rx2Channel = mibSet->Param.Rx2DefaultChannel;
 804b4c2:	f8d5 3488 	ldr.w	r3, [r5, #1160]	; 0x488
 804b4c6:	3328      	adds	r3, #40	; 0x28
 804b4c8:	e7e4      	b.n	804b494 <LoRaMacMibSetRequestConfirm+0x230>
 804b4ca:	bf00      	nop
 804b4cc:	08052fa7 	.word	0x08052fa7
 804b4d0:	2000299c 	.word	0x2000299c
 804b4d4:	08052fca 	.word	0x08052fca
 804b4d8:	080528d8 	.word	0x080528d8
            verify.DatarateParams.Datarate = mibSet->Param.RxCChannel.Datarate;
 804b4dc:	7a03      	ldrb	r3, [r0, #8]
 804b4de:	f88d 300c 	strb.w	r3, [sp, #12]
            verify.DatarateParams.DownlinkDwellTime = MacCtx.NvmCtx->MacParams.DownlinkDwellTime;
 804b4e2:	f8d5 3488 	ldr.w	r3, [r5, #1160]	; 0x488
 804b4e6:	f893 212d 	ldrb.w	r2, [r3, #301]	; 0x12d
 804b4ea:	f88d 200d 	strb.w	r2, [sp, #13]
            if( RegionVerify( MacCtx.NvmCtx->Region, &verify, PHY_RX_DR ) == true )
 804b4ee:	a903      	add	r1, sp, #12
 804b4f0:	2207      	movs	r2, #7
 804b4f2:	7818      	ldrb	r0, [r3, #0]
 804b4f4:	f001 fac6 	bl	804ca84 <RegionVerify>
 804b4f8:	2800      	cmp	r0, #0
 804b4fa:	f43f af17 	beq.w	804b32c <LoRaMacMibSetRequestConfirm+0xc8>
                MacCtx.NvmCtx->MacParams.RxCChannel = mibSet->Param.RxCChannel;
 804b4fe:	3404      	adds	r4, #4
 804b500:	f8d5 3488 	ldr.w	r3, [r5, #1160]	; 0x488
 804b504:	e894 0003 	ldmia.w	r4, {r0, r1}
 804b508:	f503 7292 	add.w	r2, r3, #292	; 0x124
 804b50c:	e882 0003 	stmia.w	r2, {r0, r1}
                if( ( MacCtx.NvmCtx->DeviceClass == CLASS_C ) && ( MacCtx.NvmCtx->NetworkActivation != ACTIVATION_TYPE_NONE ) )
 804b510:	f893 20f0 	ldrb.w	r2, [r3, #240]	; 0xf0
 804b514:	2a02      	cmp	r2, #2
 804b516:	f47f af02 	bne.w	804b31e <LoRaMacMibSetRequestConfirm+0xba>
 804b51a:	f893 31d4 	ldrb.w	r3, [r3, #468]	; 0x1d4
 804b51e:	2b00      	cmp	r3, #0
 804b520:	f43f aefd 	beq.w	804b31e <LoRaMacMibSetRequestConfirm+0xba>
                    Radio.Sleep( );
 804b524:	4b77      	ldr	r3, [pc, #476]	; (804b704 <LoRaMacMibSetRequestConfirm+0x4a0>)
                    RegionComputeRxWindowParameters( MacCtx.NvmCtx->Region,
 804b526:	4c78      	ldr	r4, [pc, #480]	; (804b708 <LoRaMacMibSetRequestConfirm+0x4a4>)
                    Radio.Sleep( );
 804b528:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 804b52a:	4798      	blx	r3
                    RegionComputeRxWindowParameters( MacCtx.NvmCtx->Region,
 804b52c:	f8d5 3488 	ldr.w	r3, [r5, #1160]	; 0x488
 804b530:	f893 2100 	ldrb.w	r2, [r3, #256]	; 0x100
 804b534:	f993 1128 	ldrsb.w	r1, [r3, #296]	; 0x128
 804b538:	7818      	ldrb	r0, [r3, #0]
 804b53a:	9400      	str	r4, [sp, #0]
 804b53c:	f8d3 30fc 	ldr.w	r3, [r3, #252]	; 0xfc
 804b540:	f001 fab6 	bl	804cab0 <RegionComputeRxWindowParameters>
                    OpenContinuousRxCWindow( );
 804b544:	f7fd fe66 	bl	8049214 <OpenContinuousRxCWindow>
 804b548:	e6e9      	b.n	804b31e <LoRaMacMibSetRequestConfirm+0xba>
            verify.DatarateParams.Datarate = mibSet->Param.RxCChannel.Datarate;
 804b54a:	7a03      	ldrb	r3, [r0, #8]
 804b54c:	f88d 300c 	strb.w	r3, [sp, #12]
            verify.DatarateParams.DownlinkDwellTime = MacCtx.NvmCtx->MacParams.DownlinkDwellTime;
 804b550:	f8d5 3488 	ldr.w	r3, [r5, #1160]	; 0x488
 804b554:	f893 212d 	ldrb.w	r2, [r3, #301]	; 0x12d
 804b558:	f88d 200d 	strb.w	r2, [sp, #13]
            if( RegionVerify( MacCtx.NvmCtx->Region, &verify, PHY_RX_DR ) == true )
 804b55c:	a903      	add	r1, sp, #12
 804b55e:	2207      	movs	r2, #7
 804b560:	7818      	ldrb	r0, [r3, #0]
 804b562:	f001 fa8f 	bl	804ca84 <RegionVerify>
 804b566:	2800      	cmp	r0, #0
 804b568:	f43f aee0 	beq.w	804b32c <LoRaMacMibSetRequestConfirm+0xc8>
                MacCtx.NvmCtx->MacParamsDefaults.RxCChannel = mibSet->Param.RxCDefaultChannel;
 804b56c:	f8d5 3488 	ldr.w	r3, [r5, #1160]	; 0x488
 804b570:	3330      	adds	r3, #48	; 0x30
 804b572:	e78f      	b.n	804b494 <LoRaMacMibSetRequestConfirm+0x230>
            chanMaskSet.ChannelsMaskIn = mibSet->Param.ChannelsDefaultMask;
 804b574:	6843      	ldr	r3, [r0, #4]
 804b576:	9304      	str	r3, [sp, #16]
            chanMaskSet.ChannelsMaskType = CHANNELS_DEFAULT_MASK;
 804b578:	2301      	movs	r3, #1
            chanMaskSet.ChannelsMaskType = CHANNELS_MASK;
 804b57a:	f88d 3014 	strb.w	r3, [sp, #20]
            if( RegionChanMaskSet( MacCtx.NvmCtx->Region, &chanMaskSet ) == false )
 804b57e:	f8d5 3488 	ldr.w	r3, [r5, #1160]	; 0x488
 804b582:	a904      	add	r1, sp, #16
 804b584:	7818      	ldrb	r0, [r3, #0]
 804b586:	f001 fa8c 	bl	804caa2 <RegionChanMaskSet>
 804b58a:	2800      	cmp	r0, #0
 804b58c:	f47f aec7 	bne.w	804b31e <LoRaMacMibSetRequestConfirm+0xba>
 804b590:	e6cc      	b.n	804b32c <LoRaMacMibSetRequestConfirm+0xc8>
            chanMaskSet.ChannelsMaskIn = mibSet->Param.ChannelsMask;
 804b592:	6843      	ldr	r3, [r0, #4]
 804b594:	9304      	str	r3, [sp, #16]
            chanMaskSet.ChannelsMaskType = CHANNELS_MASK;
 804b596:	2300      	movs	r3, #0
 804b598:	e7ef      	b.n	804b57a <LoRaMacMibSetRequestConfirm+0x316>
            if( ( mibSet->Param.ChannelsNbTrans >= 1 ) &&
 804b59a:	7903      	ldrb	r3, [r0, #4]
 804b59c:	1e5a      	subs	r2, r3, #1
 804b59e:	2a0e      	cmp	r2, #14
 804b5a0:	f63f aec4 	bhi.w	804b32c <LoRaMacMibSetRequestConfirm+0xc8>
                MacCtx.NvmCtx->MacParams.ChannelsNbTrans = mibSet->Param.ChannelsNbTrans;
 804b5a4:	f8d5 2488 	ldr.w	r2, [r5, #1160]	; 0x488
 804b5a8:	f882 3118 	strb.w	r3, [r2, #280]	; 0x118
 804b5ac:	e6b7      	b.n	804b31e <LoRaMacMibSetRequestConfirm+0xba>
            MacCtx.NvmCtx->MacParams.MaxRxWindow = mibSet->Param.MaxRxWindow;
 804b5ae:	f8d5 3488 	ldr.w	r3, [r5, #1160]	; 0x488
 804b5b2:	6842      	ldr	r2, [r0, #4]
 804b5b4:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
 804b5b8:	e6b1      	b.n	804b31e <LoRaMacMibSetRequestConfirm+0xba>
            MacCtx.NvmCtx->MacParams.ReceiveDelay1 = mibSet->Param.ReceiveDelay1;
 804b5ba:	f8d5 3488 	ldr.w	r3, [r5, #1160]	; 0x488
 804b5be:	6842      	ldr	r2, [r0, #4]
 804b5c0:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
 804b5c4:	e6ab      	b.n	804b31e <LoRaMacMibSetRequestConfirm+0xba>
            MacCtx.NvmCtx->MacParams.ReceiveDelay2 = mibSet->Param.ReceiveDelay2;
 804b5c6:	f8d5 3488 	ldr.w	r3, [r5, #1160]	; 0x488
 804b5ca:	6842      	ldr	r2, [r0, #4]
 804b5cc:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
 804b5d0:	e6a5      	b.n	804b31e <LoRaMacMibSetRequestConfirm+0xba>
            MacCtx.NvmCtx->MacParams.JoinAcceptDelay1 = mibSet->Param.JoinAcceptDelay1;
 804b5d2:	f8d5 3488 	ldr.w	r3, [r5, #1160]	; 0x488
 804b5d6:	6842      	ldr	r2, [r0, #4]
 804b5d8:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
 804b5dc:	e69f      	b.n	804b31e <LoRaMacMibSetRequestConfirm+0xba>
            MacCtx.NvmCtx->MacParams.JoinAcceptDelay2 = mibSet->Param.JoinAcceptDelay2;
 804b5de:	f8d5 3488 	ldr.w	r3, [r5, #1160]	; 0x488
 804b5e2:	6842      	ldr	r2, [r0, #4]
 804b5e4:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
 804b5e8:	e699      	b.n	804b31e <LoRaMacMibSetRequestConfirm+0xba>
            verify.DatarateParams.Datarate = mibSet->Param.ChannelsDefaultDatarate;
 804b5ea:	a906      	add	r1, sp, #24
 804b5ec:	7903      	ldrb	r3, [r0, #4]
 804b5ee:	f801 3d0c 	strb.w	r3, [r1, #-12]!
            if( RegionVerify( MacCtx.NvmCtx->Region, &verify, PHY_DEF_TX_DR ) == true )
 804b5f2:	f8d5 3488 	ldr.w	r3, [r5, #1160]	; 0x488
 804b5f6:	2206      	movs	r2, #6
 804b5f8:	7818      	ldrb	r0, [r3, #0]
 804b5fa:	f001 fa43 	bl	804ca84 <RegionVerify>
 804b5fe:	2800      	cmp	r0, #0
 804b600:	f43f ae94 	beq.w	804b32c <LoRaMacMibSetRequestConfirm+0xc8>
                MacCtx.NvmCtx->MacParamsDefaults.ChannelsDatarate = verify.DatarateParams.Datarate;
 804b604:	f8d5 3488 	ldr.w	r3, [r5, #1160]	; 0x488
 804b608:	f89d 200c 	ldrb.w	r2, [sp, #12]
 804b60c:	715a      	strb	r2, [r3, #5]
 804b60e:	e686      	b.n	804b31e <LoRaMacMibSetRequestConfirm+0xba>
            verify.DatarateParams.Datarate = mibSet->Param.ChannelsDatarate;
 804b610:	7903      	ldrb	r3, [r0, #4]
 804b612:	f88d 300c 	strb.w	r3, [sp, #12]
            verify.DatarateParams.UplinkDwellTime = MacCtx.NvmCtx->MacParams.UplinkDwellTime;
 804b616:	f8d5 3488 	ldr.w	r3, [r5, #1160]	; 0x488
 804b61a:	f893 212c 	ldrb.w	r2, [r3, #300]	; 0x12c
 804b61e:	f88d 200e 	strb.w	r2, [sp, #14]
            if( RegionVerify( MacCtx.NvmCtx->Region, &verify, PHY_TX_DR ) == true )
 804b622:	a903      	add	r1, sp, #12
 804b624:	2205      	movs	r2, #5
 804b626:	7818      	ldrb	r0, [r3, #0]
 804b628:	f001 fa2c 	bl	804ca84 <RegionVerify>
 804b62c:	2800      	cmp	r0, #0
 804b62e:	f43f ae7d 	beq.w	804b32c <LoRaMacMibSetRequestConfirm+0xc8>
                MacCtx.NvmCtx->MacParams.ChannelsDatarate = verify.DatarateParams.Datarate;
 804b632:	f8d5 3488 	ldr.w	r3, [r5, #1160]	; 0x488
 804b636:	f89d 200c 	ldrb.w	r2, [sp, #12]
 804b63a:	f883 20f9 	strb.w	r2, [r3, #249]	; 0xf9
 804b63e:	e66e      	b.n	804b31e <LoRaMacMibSetRequestConfirm+0xba>
            verify.TxPower = mibSet->Param.ChannelsDefaultTxPower;
 804b640:	a906      	add	r1, sp, #24
 804b642:	7903      	ldrb	r3, [r0, #4]
 804b644:	f801 3d0c 	strb.w	r3, [r1, #-12]!
            if( RegionVerify( MacCtx.NvmCtx->Region, &verify, PHY_DEF_TX_POWER ) == true )
 804b648:	f8d5 3488 	ldr.w	r3, [r5, #1160]	; 0x488
 804b64c:	220a      	movs	r2, #10
 804b64e:	7818      	ldrb	r0, [r3, #0]
 804b650:	f001 fa18 	bl	804ca84 <RegionVerify>
 804b654:	b930      	cbnz	r0, 804b664 <LoRaMacMibSetRequestConfirm+0x400>
            	PPRINTF("erro");
 804b656:	4c2d      	ldr	r4, [pc, #180]	; (804b70c <LoRaMacMibSetRequestConfirm+0x4a8>)
 804b658:	4620      	mov	r0, r4
 804b65a:	f003 f879 	bl	804e750 <TraceSend>
 804b65e:	2800      	cmp	r0, #0
 804b660:	d1fa      	bne.n	804b658 <LoRaMacMibSetRequestConfirm+0x3f4>
 804b662:	e663      	b.n	804b32c <LoRaMacMibSetRequestConfirm+0xc8>
                MacCtx.NvmCtx->MacParamsDefaults.ChannelsTxPower = verify.TxPower;
 804b664:	f8d5 3488 	ldr.w	r3, [r5, #1160]	; 0x488
 804b668:	f89d 200c 	ldrb.w	r2, [sp, #12]
 804b66c:	711a      	strb	r2, [r3, #4]
 804b66e:	e656      	b.n	804b31e <LoRaMacMibSetRequestConfirm+0xba>
            verify.TxPower = TX_POWER_0/*mibSet->Param.ChannelsTxPower*/;
 804b670:	a906      	add	r1, sp, #24
            if( RegionVerify( MacCtx.NvmCtx->Region, &verify, PHY_TX_POWER ) == true )
 804b672:	f8d5 3488 	ldr.w	r3, [r5, #1160]	; 0x488
            verify.TxPower = TX_POWER_0/*mibSet->Param.ChannelsTxPower*/;
 804b676:	2400      	movs	r4, #0
 804b678:	f801 4d0c 	strb.w	r4, [r1, #-12]!
            if( RegionVerify( MacCtx.NvmCtx->Region, &verify, PHY_TX_POWER ) == true )
 804b67c:	2209      	movs	r2, #9
 804b67e:	7818      	ldrb	r0, [r3, #0]
 804b680:	f001 fa00 	bl	804ca84 <RegionVerify>
 804b684:	b930      	cbnz	r0, 804b694 <LoRaMacMibSetRequestConfirm+0x430>
            	PPRINTF("erro");
 804b686:	4c21      	ldr	r4, [pc, #132]	; (804b70c <LoRaMacMibSetRequestConfirm+0x4a8>)
 804b688:	4620      	mov	r0, r4
 804b68a:	f003 f861 	bl	804e750 <TraceSend>
 804b68e:	2800      	cmp	r0, #0
 804b690:	d1fa      	bne.n	804b688 <LoRaMacMibSetRequestConfirm+0x424>
 804b692:	e64b      	b.n	804b32c <LoRaMacMibSetRequestConfirm+0xc8>
                MacCtx.NvmCtx->MacParams.ChannelsTxPower = verify.TxPower;
 804b694:	f8d5 3488 	ldr.w	r3, [r5, #1160]	; 0x488
 804b698:	f89d 200c 	ldrb.w	r2, [sp, #12]
 804b69c:	f883 20f8 	strb.w	r2, [r3, #248]	; 0xf8
 804b6a0:	e645      	b.n	804b32e <LoRaMacMibSetRequestConfirm+0xca>
            MacCtx.NvmCtx->MacParams.SystemMaxRxError = MacCtx.NvmCtx->MacParamsDefaults.SystemMaxRxError = mibSet->Param.SystemMaxRxError;
 804b6a2:	f8d5 3488 	ldr.w	r3, [r5, #1160]	; 0x488
 804b6a6:	6842      	ldr	r2, [r0, #4]
 804b6a8:	609a      	str	r2, [r3, #8]
 804b6aa:	f8c3 20fc 	str.w	r2, [r3, #252]	; 0xfc
 804b6ae:	e636      	b.n	804b31e <LoRaMacMibSetRequestConfirm+0xba>
            MacCtx.NvmCtx->MacParams.MinRxSymbols = MacCtx.NvmCtx->MacParamsDefaults.MinRxSymbols = mibSet->Param.MinRxSymbols;
 804b6b0:	f8d5 3488 	ldr.w	r3, [r5, #1160]	; 0x488
 804b6b4:	7902      	ldrb	r2, [r0, #4]
 804b6b6:	731a      	strb	r2, [r3, #12]
 804b6b8:	f883 2100 	strb.w	r2, [r3, #256]	; 0x100
 804b6bc:	e62f      	b.n	804b31e <LoRaMacMibSetRequestConfirm+0xba>
            MacCtx.NvmCtx->MacParams.AntennaGain = mibSet->Param.AntennaGain;
 804b6be:	f8d5 3488 	ldr.w	r3, [r5, #1160]	; 0x488
 804b6c2:	6842      	ldr	r2, [r0, #4]
 804b6c4:	f8c3 2134 	str.w	r2, [r3, #308]	; 0x134
 804b6c8:	e629      	b.n	804b31e <LoRaMacMibSetRequestConfirm+0xba>
            MacCtx.NvmCtx->MacParamsDefaults.AntennaGain = mibSet->Param.DefaultAntennaGain;
 804b6ca:	f8d5 3488 	ldr.w	r3, [r5, #1160]	; 0x488
 804b6ce:	6842      	ldr	r2, [r0, #4]
 804b6d0:	641a      	str	r2, [r3, #64]	; 0x40
 804b6d2:	e624      	b.n	804b31e <LoRaMacMibSetRequestConfirm+0xba>
            if( mibSet->Param.Contexts != 0 )
 804b6d4:	6840      	ldr	r0, [r0, #4]
 804b6d6:	2800      	cmp	r0, #0
 804b6d8:	f43f ae28 	beq.w	804b32c <LoRaMacMibSetRequestConfirm+0xc8>
                status = RestoreCtxs( mibSet->Param.Contexts );
 804b6dc:	f7fe fdbc 	bl	804a258 <RestoreCtxs>
 804b6e0:	e614      	b.n	804b30c <LoRaMacMibSetRequestConfirm+0xa8>
            if( mibSet->Param.AbpLrWanVersion.Fields.Minor <= 1 )
 804b6e2:	7983      	ldrb	r3, [r0, #6]
 804b6e4:	2b01      	cmp	r3, #1
 804b6e6:	f63f ae21 	bhi.w	804b32c <LoRaMacMibSetRequestConfirm+0xc8>
                MacCtx.NvmCtx->Version = mibSet->Param.AbpLrWanVersion;
 804b6ea:	f8d5 3488 	ldr.w	r3, [r5, #1160]	; 0x488
 804b6ee:	6842      	ldr	r2, [r0, #4]
 804b6f0:	f8c3 21d0 	str.w	r2, [r3, #464]	; 0x1d0
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetLrWanVersion( mibSet->Param.AbpLrWanVersion ) )
 804b6f4:	6840      	ldr	r0, [r0, #4]
 804b6f6:	f000 fdc7 	bl	804c288 <LoRaMacCryptoSetLrWanVersion>
 804b6fa:	e637      	b.n	804b36c <LoRaMacMibSetRequestConfirm+0x108>
            status = LoRaMacMibClassBSetRequestConfirm( mibSet );
 804b6fc:	f000 fa27 	bl	804bb4e <LoRaMacMibClassBSetRequestConfirm>
 804b700:	e604      	b.n	804b30c <LoRaMacMibSetRequestConfirm+0xa8>
 804b702:	bf00      	nop
 804b704:	080528d8 	.word	0x080528d8
 804b708:	20002d80 	.word	0x20002d80
 804b70c:	08052fde 	.word	0x08052fde

0804b710 <LoRaMacMlmeRequest>:
    EventRegionNvmCtxChanged( );
    return LORAMAC_STATUS_OK;
}

LoRaMacStatus_t LoRaMacMlmeRequest( MlmeReq_t* mlmeRequest )
{
 804b710:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    LoRaMacStatus_t status = LORAMAC_STATUS_SERVICE_UNKNOWN;
    MlmeConfirmQueue_t queueElement;
    uint8_t macCmdPayload[2] = { 0x00, 0x00 };
 804b712:	2300      	movs	r3, #0
 804b714:	f8ad 3000 	strh.w	r3, [sp]

    if( mlmeRequest == NULL )
 804b718:	4606      	mov	r6, r0
 804b71a:	b930      	cbnz	r0, 804b72a <LoRaMacMlmeRequest+0x1a>
    {
    	PRINTF("INVALID\n\r");
 804b71c:	4862      	ldr	r0, [pc, #392]	; (804b8a8 <LoRaMacMlmeRequest+0x198>)
 804b71e:	f003 f817 	bl	804e750 <TraceSend>
    	return LORAMAC_STATUS_PARAMETER_INVALID;
 804b722:	2403      	movs	r4, #3
    	PRINTF("LORA_MAC_OK\n\r");
        LoRaMacConfirmQueueAdd( &queueElement );
        EventMacNvmCtxChanged( );
    }
    return status;
}
 804b724:	4620      	mov	r0, r4
 804b726:	b003      	add	sp, #12
 804b728:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if( LoRaMacIsBusy( ) == true )
 804b72a:	f7fe f9dd 	bl	8049ae8 <LoRaMacIsBusy>
 804b72e:	b120      	cbz	r0, 804b73a <LoRaMacMlmeRequest+0x2a>
    	PRINTF("BUSY1\n\r");
 804b730:	485e      	ldr	r0, [pc, #376]	; (804b8ac <LoRaMacMlmeRequest+0x19c>)
    	PRINTF("BUSY2\n\r");
 804b732:	f003 f80d 	bl	804e750 <TraceSend>
                return LORAMAC_STATUS_BUSY;
 804b736:	2401      	movs	r4, #1
 804b738:	e7f4      	b.n	804b724 <LoRaMacMlmeRequest+0x14>
    if( LoRaMacConfirmQueueIsFull( ) == true )
 804b73a:	f000 fc1f 	bl	804bf7c <LoRaMacConfirmQueueIsFull>
 804b73e:	b108      	cbz	r0, 804b744 <LoRaMacMlmeRequest+0x34>
    	PRINTF("BUSY2\n\r");
 804b740:	485b      	ldr	r0, [pc, #364]	; (804b8b0 <LoRaMacMlmeRequest+0x1a0>)
 804b742:	e7f6      	b.n	804b732 <LoRaMacMlmeRequest+0x22>
    if( LoRaMacConfirmQueueGetCnt( ) == 0 )
 804b744:	f000 fc14 	bl	804bf70 <LoRaMacConfirmQueueGetCnt>
 804b748:	4604      	mov	r4, r0
 804b74a:	b938      	cbnz	r0, 804b75c <LoRaMacMlmeRequest+0x4c>
    	PRINTF("gETcnT\n\r");
 804b74c:	4859      	ldr	r0, [pc, #356]	; (804b8b4 <LoRaMacMlmeRequest+0x1a4>)
 804b74e:	f002 ffff 	bl	804e750 <TraceSend>
    	memset1( ( uint8_t* ) &MacCtx.MlmeConfirm, 0, sizeof( MacCtx.MlmeConfirm ) );
 804b752:	2214      	movs	r2, #20
 804b754:	4621      	mov	r1, r4
 804b756:	4858      	ldr	r0, [pc, #352]	; (804b8b8 <LoRaMacMlmeRequest+0x1a8>)
 804b758:	f003 f873 	bl	804e842 <memset1>
    MacCtx.MlmeConfirm.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 804b75c:	4d57      	ldr	r5, [pc, #348]	; (804b8bc <LoRaMacMlmeRequest+0x1ac>)
    MacCtx.MacFlags.Bits.MlmeReq = 1;
 804b75e:	f895 2485 	ldrb.w	r2, [r5, #1157]	; 0x485
 804b762:	f042 0204 	orr.w	r2, r2, #4
 804b766:	f885 2485 	strb.w	r2, [r5, #1157]	; 0x485
    queueElement.Request = mlmeRequest->Type;
 804b76a:	7832      	ldrb	r2, [r6, #0]
 804b76c:	f88d 2004 	strb.w	r2, [sp, #4]
    MacCtx.MlmeConfirm.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 804b770:	2301      	movs	r3, #1
    queueElement.RestrictCommonReadyToHandle = false;
 804b772:	2100      	movs	r1, #0
    MacCtx.MlmeConfirm.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 804b774:	f885 3455 	strb.w	r3, [r5, #1109]	; 0x455
    queueElement.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 804b778:	f88d 3005 	strb.w	r3, [sp, #5]
    queueElement.RestrictCommonReadyToHandle = false;
 804b77c:	f88d 1007 	strb.w	r1, [sp, #7]
    switch( mlmeRequest->Type )
 804b780:	2a0d      	cmp	r2, #13
 804b782:	f200 808d 	bhi.w	804b8a0 <LoRaMacMlmeRequest+0x190>
 804b786:	e8df f002 	tbb	[pc, r2]
 804b78a:	8b07      	.short	0x8b07
 804b78c:	5b483d8b 	.word	0x5b483d8b
 804b790:	648b8b8b 	.word	0x648b8b8b
 804b794:	7b6b7f8b 	.word	0x7b6b7f8b
        	PRINTF("JOIN\n\r");
 804b798:	4849      	ldr	r0, [pc, #292]	; (804b8c0 <LoRaMacMlmeRequest+0x1b0>)
 804b79a:	f002 ffd9 	bl	804e750 <TraceSend>
            if( ( MacCtx.MacState & LORAMAC_TX_DELAYED ) == LORAMAC_TX_DELAYED )
 804b79e:	f8d5 2344 	ldr.w	r2, [r5, #836]	; 0x344
 804b7a2:	f012 0420 	ands.w	r4, r2, #32
 804b7a6:	d1c6      	bne.n	804b736 <LoRaMacMlmeRequest+0x26>
            ResetMacParameters( );
 804b7a8:	f7fd fcd0 	bl	804914c <ResetMacParameters>
            MacCtx.NvmCtx->MacParams.ChannelsDatarate = RegionAlternateDr( MacCtx.NvmCtx->Region, mlmeRequest->Req.Join.Datarate, ALTERNATE_DR );
 804b7ac:	f8d5 7488 	ldr.w	r7, [r5, #1160]	; 0x488
 804b7b0:	f996 1004 	ldrsb.w	r1, [r6, #4]
 804b7b4:	7838      	ldrb	r0, [r7, #0]
 804b7b6:	4622      	mov	r2, r4
 804b7b8:	f001 f9cd 	bl	804cb56 <RegionAlternateDr>
            queueElement.Status = LORAMAC_EVENT_INFO_STATUS_JOIN_FAIL;
 804b7bc:	2307      	movs	r3, #7
            MacCtx.NvmCtx->MacParams.ChannelsDatarate = RegionAlternateDr( MacCtx.NvmCtx->Region, mlmeRequest->Req.Join.Datarate, ALTERNATE_DR );
 804b7be:	f887 00f9 	strb.w	r0, [r7, #249]	; 0xf9
            status = SendReJoinReq( JOIN_REQ );
 804b7c2:	20ff      	movs	r0, #255	; 0xff
            queueElement.Status = LORAMAC_EVENT_INFO_STATUS_JOIN_FAIL;
 804b7c4:	f88d 3005 	strb.w	r3, [sp, #5]
            status = SendReJoinReq( JOIN_REQ );
 804b7c8:	f7fe fca2 	bl	804a110 <SendReJoinReq>
            if( status != LORAMAC_STATUS_OK )
 804b7cc:	4604      	mov	r4, r0
 804b7ce:	b368      	cbz	r0, 804b82c <LoRaMacMlmeRequest+0x11c>
                MacCtx.NvmCtx->MacParams.ChannelsDatarate = RegionAlternateDr( MacCtx.NvmCtx->Region, mlmeRequest->Req.Join.Datarate, ALTERNATE_DR_RESTORE );
 804b7d0:	f8d5 7488 	ldr.w	r7, [r5, #1160]	; 0x488
 804b7d4:	f996 1004 	ldrsb.w	r1, [r6, #4]
 804b7d8:	7838      	ldrb	r0, [r7, #0]
 804b7da:	2201      	movs	r2, #1
 804b7dc:	f001 f9bb 	bl	804cb56 <RegionAlternateDr>
 804b7e0:	f887 00f9 	strb.w	r0, [r7, #249]	; 0xf9
    	PRINTF("LORA_MAC_NOT_OK\n\r");
 804b7e4:	4837      	ldr	r0, [pc, #220]	; (804b8c4 <LoRaMacMlmeRequest+0x1b4>)
 804b7e6:	f002 ffb3 	bl	804e750 <TraceSend>
        if( LoRaMacConfirmQueueGetCnt( ) == 0 )
 804b7ea:	f000 fbc1 	bl	804bf70 <LoRaMacConfirmQueueGetCnt>
 804b7ee:	2800      	cmp	r0, #0
 804b7f0:	d198      	bne.n	804b724 <LoRaMacMlmeRequest+0x14>
            MacCtx.MacFlags.Bits.MlmeReq = 0;
 804b7f2:	f895 3485 	ldrb.w	r3, [r5, #1157]	; 0x485
            MacCtx.NodeAckRequested = false;
 804b7f6:	f885 0418 	strb.w	r0, [r5, #1048]	; 0x418
            MacCtx.MacFlags.Bits.MlmeReq = 0;
 804b7fa:	f360 0382 	bfi	r3, r0, #2, #1
 804b7fe:	f885 3485 	strb.w	r3, [r5, #1157]	; 0x485
 804b802:	e78f      	b.n	804b724 <LoRaMacMlmeRequest+0x14>
        	PRINTF("LINK CHECK");
 804b804:	4830      	ldr	r0, [pc, #192]	; (804b8c8 <LoRaMacMlmeRequest+0x1b8>)
 804b806:	f002 ffa3 	bl	804e750 <TraceSend>
            if( LoRaMacCommandsAddCmd( MOTE_MAC_LINK_CHECK_REQ, macCmdPayload, 0 ) != LORAMAC_COMMANDS_SUCCESS )
 804b80a:	2200      	movs	r2, #0
 804b80c:	4669      	mov	r1, sp
 804b80e:	2002      	movs	r0, #2
 804b810:	f000 f9d6 	bl	804bbc0 <LoRaMacCommandsAddCmd>
 804b814:	b150      	cbz	r0, 804b82c <LoRaMacMlmeRequest+0x11c>
                status = LORAMAC_STATUS_MAC_COMMAD_ERROR;
 804b816:	2413      	movs	r4, #19
 804b818:	e7e4      	b.n	804b7e4 <LoRaMacMlmeRequest+0xd4>
        	PRINTF("TXCW\n\r");
 804b81a:	482c      	ldr	r0, [pc, #176]	; (804b8cc <LoRaMacMlmeRequest+0x1bc>)
 804b81c:	f002 ff98 	bl	804e750 <TraceSend>
            status = SetTxContinuousWave( mlmeRequest->Req.TxCw.Timeout );
 804b820:	88b0      	ldrh	r0, [r6, #4]
 804b822:	f7fe fca5 	bl	804a170 <SetTxContinuousWave>
            status = SetTxContinuousWave1( mlmeRequest->Req.TxCw.Timeout, mlmeRequest->Req.TxCw.Frequency, mlmeRequest->Req.TxCw.Power );
 804b826:	4604      	mov	r4, r0
    if( status != LORAMAC_STATUS_OK )
 804b828:	2800      	cmp	r0, #0
 804b82a:	d1db      	bne.n	804b7e4 <LoRaMacMlmeRequest+0xd4>
    	PRINTF("LORA_MAC_OK\n\r");
 804b82c:	4828      	ldr	r0, [pc, #160]	; (804b8d0 <LoRaMacMlmeRequest+0x1c0>)
 804b82e:	f002 ff8f 	bl	804e750 <TraceSend>
        LoRaMacConfirmQueueAdd( &queueElement );
 804b832:	a801      	add	r0, sp, #4
 804b834:	f000 fadc 	bl	804bdf0 <LoRaMacConfirmQueueAdd>
        EventMacNvmCtxChanged( );
 804b838:	2400      	movs	r4, #0
 804b83a:	f7fd fbb3 	bl	8048fa4 <EventMacNvmCtxChanged>
 804b83e:	e771      	b.n	804b724 <LoRaMacMlmeRequest+0x14>
        	PRINTF("TXCW_1\n\r");
 804b840:	4824      	ldr	r0, [pc, #144]	; (804b8d4 <LoRaMacMlmeRequest+0x1c4>)
 804b842:	f002 ff85 	bl	804e750 <TraceSend>
            status = SetTxContinuousWave1( mlmeRequest->Req.TxCw.Timeout, mlmeRequest->Req.TxCw.Frequency, mlmeRequest->Req.TxCw.Power );
 804b846:	7b32      	ldrb	r2, [r6, #12]
 804b848:	68b1      	ldr	r1, [r6, #8]
 804b84a:	88b0      	ldrh	r0, [r6, #4]
 804b84c:	f7fe fcb8 	bl	804a1c0 <SetTxContinuousWave1>
 804b850:	e7e9      	b.n	804b826 <LoRaMacMlmeRequest+0x116>
        	PRINTF("Device Time\n\r");
 804b852:	4821      	ldr	r0, [pc, #132]	; (804b8d8 <LoRaMacMlmeRequest+0x1c8>)
 804b854:	f002 ff7c 	bl	804e750 <TraceSend>
            if( LoRaMacCommandsAddCmd( MOTE_MAC_DEVICE_TIME_REQ, macCmdPayload, 0 ) != LORAMAC_COMMANDS_SUCCESS )
 804b858:	2200      	movs	r2, #0
 804b85a:	4669      	mov	r1, sp
 804b85c:	200d      	movs	r0, #13
 804b85e:	e7d7      	b.n	804b810 <LoRaMacMlmeRequest+0x100>
            if( MacCtx.NvmCtx->DeviceClass == CLASS_A )
 804b860:	f8d5 3488 	ldr.w	r3, [r5, #1160]	; 0x488
 804b864:	f893 30f0 	ldrb.w	r3, [r3, #240]	; 0xf0
 804b868:	b9d3      	cbnz	r3, 804b8a0 <LoRaMacMlmeRequest+0x190>
                uint8_t value = mlmeRequest->Req.PingSlotInfo.PingSlot.Value;
 804b86a:	7934      	ldrb	r4, [r6, #4]
                LoRaMacClassBSetPingSlotInfo( mlmeRequest->Req.PingSlotInfo.PingSlot.Fields.Periodicity );
 804b86c:	f004 0007 	and.w	r0, r4, #7
 804b870:	f000 f966 	bl	804bb40 <LoRaMacClassBSetPingSlotInfo>
                macCmdPayload[0] = value;
 804b874:	a902      	add	r1, sp, #8
                if( LoRaMacCommandsAddCmd( MOTE_MAC_PING_SLOT_INFO_REQ, macCmdPayload, 1 ) != LORAMAC_COMMANDS_SUCCESS )
 804b876:	2201      	movs	r2, #1
                macCmdPayload[0] = value;
 804b878:	f801 4d08 	strb.w	r4, [r1, #-8]!
                if( LoRaMacCommandsAddCmd( MOTE_MAC_PING_SLOT_INFO_REQ, macCmdPayload, 1 ) != LORAMAC_COMMANDS_SUCCESS )
 804b87c:	2010      	movs	r0, #16
 804b87e:	e7c7      	b.n	804b810 <LoRaMacMlmeRequest+0x100>
            if( LoRaMacCommandsAddCmd( MOTE_MAC_BEACON_TIMING_REQ, macCmdPayload, 0 ) != LORAMAC_COMMANDS_SUCCESS )
 804b880:	2200      	movs	r2, #0
 804b882:	4669      	mov	r1, sp
 804b884:	2012      	movs	r0, #18
 804b886:	e7c3      	b.n	804b810 <LoRaMacMlmeRequest+0x100>
            queueElement.RestrictCommonReadyToHandle = true;
 804b888:	f88d 3007 	strb.w	r3, [sp, #7]
            if( LoRaMacClassBIsAcquisitionInProgress( ) == false )
 804b88c:	f000 f949 	bl	804bb22 <LoRaMacClassBIsAcquisitionInProgress>
 804b890:	4604      	mov	r4, r0
 804b892:	b938      	cbnz	r0, 804b8a4 <LoRaMacMlmeRequest+0x194>
                LoRaMacClassBSetBeaconState( BEACON_STATE_ACQUISITION );
 804b894:	f000 f942 	bl	804bb1c <LoRaMacClassBSetBeaconState>
                LoRaMacClassBBeaconTimerEvent( NULL );
 804b898:	4620      	mov	r0, r4
 804b89a:	f000 f944 	bl	804bb26 <LoRaMacClassBBeaconTimerEvent>
 804b89e:	e7c5      	b.n	804b82c <LoRaMacMlmeRequest+0x11c>
    LoRaMacStatus_t status = LORAMAC_STATUS_SERVICE_UNKNOWN;
 804b8a0:	2402      	movs	r4, #2
 804b8a2:	e79f      	b.n	804b7e4 <LoRaMacMlmeRequest+0xd4>
                status = LORAMAC_STATUS_BUSY;
 804b8a4:	2401      	movs	r4, #1
 804b8a6:	e79d      	b.n	804b7e4 <LoRaMacMlmeRequest+0xd4>
 804b8a8:	08052fe3 	.word	0x08052fe3
 804b8ac:	08052fed 	.word	0x08052fed
 804b8b0:	08052ff5 	.word	0x08052ff5
 804b8b4:	08052ffd 	.word	0x08052ffd
 804b8b8:	20002df0 	.word	0x20002df0
 804b8bc:	2000299c 	.word	0x2000299c
 804b8c0:	08053006 	.word	0x08053006
 804b8c4:	08053036 	.word	0x08053036
 804b8c8:	0805300d 	.word	0x0805300d
 804b8cc:	08053018 	.word	0x08053018
 804b8d0:	08053048 	.word	0x08053048
 804b8d4:	0805301f 	.word	0x0805301f
 804b8d8:	08053028 	.word	0x08053028

0804b8dc <LoRaMacMcpsRequest>:

LoRaMacStatus_t LoRaMacMcpsRequest( McpsReq_t* mcpsRequest )
{
 804b8dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    void* fBuffer;
    uint16_t fBufferSize;
    int8_t datarate = DR_0;
    bool readyToSend = false;

    if( mcpsRequest == NULL )
 804b8e0:	4605      	mov	r5, r0
{
 804b8e2:	b085      	sub	sp, #20
    if( mcpsRequest == NULL )
 804b8e4:	2800      	cmp	r0, #0
 804b8e6:	f000 809e 	beq.w	804ba26 <LoRaMacMcpsRequest+0x14a>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
    }
    if( LoRaMacIsBusy( ) == true )
 804b8ea:	f7fe f8fd 	bl	8049ae8 <LoRaMacIsBusy>
 804b8ee:	4607      	mov	r7, r0
 804b8f0:	2800      	cmp	r0, #0
 804b8f2:	f040 809e 	bne.w	804ba32 <LoRaMacMcpsRequest+0x156>
    {
        return LORAMAC_STATUS_BUSY;
    }

    macHdr.Value = 0;
    memset1( ( uint8_t* ) &MacCtx.McpsConfirm, 0, sizeof( MacCtx.McpsConfirm ) );
 804b8f6:	4c50      	ldr	r4, [pc, #320]	; (804ba38 <LoRaMacMcpsRequest+0x15c>)
    macHdr.Value = 0;
 804b8f8:	f88d 0000 	strb.w	r0, [sp]
    memset1( ( uint8_t* ) &MacCtx.McpsConfirm, 0, sizeof( MacCtx.McpsConfirm ) );
 804b8fc:	2214      	movs	r2, #20
 804b8fe:	4601      	mov	r1, r0
 804b900:	f504 6088 	add.w	r0, r4, #1088	; 0x440
 804b904:	f002 ff9d 	bl	804e842 <memset1>
    MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 804b908:	2301      	movs	r3, #1

    // AckTimeoutRetriesCounter must be reset every time a new request (unconfirmed or confirmed) is performed.
    MacCtx.AckTimeoutRetriesCounter = 1;
 804b90a:	f884 3416 	strb.w	r3, [r4, #1046]	; 0x416

    switch( mcpsRequest->Type )
 804b90e:	782a      	ldrb	r2, [r5, #0]
    MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 804b910:	f884 3441 	strb.w	r3, [r4, #1089]	; 0x441
    switch( mcpsRequest->Type )
 804b914:	429a      	cmp	r2, r3
 804b916:	d05a      	beq.n	804b9ce <LoRaMacMcpsRequest+0xf2>
 804b918:	d304      	bcc.n	804b924 <LoRaMacMcpsRequest+0x48>
 804b91a:	2a03      	cmp	r2, #3
 804b91c:	d06e      	beq.n	804b9fc <LoRaMacMcpsRequest+0x120>
    int8_t datarate = DR_0;
 804b91e:	46bb      	mov	fp, r7
    uint8_t fPort = 0;
 804b920:	46b8      	mov	r8, r7
 804b922:	e011      	b.n	804b948 <LoRaMacMcpsRequest+0x6c>
        case MCPS_UNCONFIRMED:
        {
            readyToSend = true;
            MacCtx.AckTimeoutRetries = 1;

            macHdr.Bits.MType = FRAME_TYPE_DATA_UNCONFIRMED_UP;
 804b924:	f89d 2000 	ldrb.w	r2, [sp]
            MacCtx.AckTimeoutRetries = 1;
 804b928:	f884 3415 	strb.w	r3, [r4, #1045]	; 0x415
            macHdr.Bits.MType = FRAME_TYPE_DATA_UNCONFIRMED_UP;
 804b92c:	2102      	movs	r1, #2
 804b92e:	f361 1247 	bfi	r2, r1, #5, #3
            fPort = mcpsRequest->Req.Unconfirmed.fPort;
 804b932:	f895 8004 	ldrb.w	r8, [r5, #4]
            fBuffer = mcpsRequest->Req.Unconfirmed.fBuffer;
 804b936:	f8d5 9008 	ldr.w	r9, [r5, #8]
            fBufferSize = mcpsRequest->Req.Unconfirmed.fBufferSize;
 804b93a:	f8b5 a00c 	ldrh.w	sl, [r5, #12]
            datarate = mcpsRequest->Req.Unconfirmed.Datarate;
 804b93e:	f995 b00e 	ldrsb.w	fp, [r5, #14]
            macHdr.Bits.MType = FRAME_TYPE_DATA_UNCONFIRMED_UP;
 804b942:	f88d 2000 	strb.w	r2, [sp]
            readyToSend = true;
 804b946:	461f      	mov	r7, r3
            break;
    }

    // Get the minimum possible datarate
    getPhy.Attribute = PHY_MIN_TX_DR;
    getPhy.UplinkDwellTime = MacCtx.NvmCtx->MacParams.UplinkDwellTime;
 804b948:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
 804b94c:	f893 212c 	ldrb.w	r2, [r3, #300]	; 0x12c
 804b950:	f88d 2006 	strb.w	r2, [sp, #6]
    getPhy.Attribute = PHY_MIN_TX_DR;
 804b954:	2602      	movs	r6, #2
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804b956:	a901      	add	r1, sp, #4
 804b958:	7818      	ldrb	r0, [r3, #0]
    getPhy.Attribute = PHY_MIN_TX_DR;
 804b95a:	f88d 6004 	strb.w	r6, [sp, #4]
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804b95e:	f001 f874 	bl	804ca4a <RegionGetPhyParam>
 804b962:	9002      	str	r0, [sp, #8]
    // Apply the minimum possible datarate.
    // Some regions have limitations for the minimum datarate.
    datarate = MAX( datarate, ( int8_t )phyParam.Value );

    if( readyToSend == true )
 804b964:	b36f      	cbz	r7, 804b9c2 <LoRaMacMcpsRequest+0xe6>
    {
        if( MacCtx.NvmCtx->AdrCtrlOn == false )
 804b966:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
 804b96a:	f893 20f2 	ldrb.w	r2, [r3, #242]	; 0xf2
 804b96e:	b9b2      	cbnz	r2, 804b99e <LoRaMacMcpsRequest+0xc2>
    datarate = MAX( datarate, ( int8_t )phyParam.Value );
 804b970:	b240      	sxtb	r0, r0
 804b972:	4558      	cmp	r0, fp
 804b974:	bfb8      	it	lt
 804b976:	4658      	movlt	r0, fp
        {
            verify.DatarateParams.Datarate = datarate;
            verify.DatarateParams.UplinkDwellTime = MacCtx.NvmCtx->MacParams.UplinkDwellTime;
 804b978:	f893 212c 	ldrb.w	r2, [r3, #300]	; 0x12c
            verify.DatarateParams.Datarate = datarate;
 804b97c:	f88d 000c 	strb.w	r0, [sp, #12]
            verify.DatarateParams.UplinkDwellTime = MacCtx.NvmCtx->MacParams.UplinkDwellTime;
 804b980:	f88d 200e 	strb.w	r2, [sp, #14]

            if( RegionVerify( MacCtx.NvmCtx->Region, &verify, PHY_TX_DR ) == true )
 804b984:	a903      	add	r1, sp, #12
 804b986:	2205      	movs	r2, #5
 804b988:	7818      	ldrb	r0, [r3, #0]
 804b98a:	f001 f87b 	bl	804ca84 <RegionVerify>
 804b98e:	2800      	cmp	r0, #0
 804b990:	d046      	beq.n	804ba20 <LoRaMacMcpsRequest+0x144>
            {
                MacCtx.NvmCtx->MacParams.ChannelsDatarate = verify.DatarateParams.Datarate;
 804b992:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
 804b996:	f89d 200c 	ldrb.w	r2, [sp, #12]
 804b99a:	f883 20f9 	strb.w	r2, [r3, #249]	; 0xf9
            	PRINTF("Invalid data rate\r\n");
                return LORAMAC_STATUS_PARAMETER_INVALID;
            }
        }

        status = Send( &macHdr, fPort, fBuffer, fBufferSize );
 804b99e:	4653      	mov	r3, sl
 804b9a0:	464a      	mov	r2, r9
 804b9a2:	4641      	mov	r1, r8
 804b9a4:	4668      	mov	r0, sp
 804b9a6:	f7fe fb1b 	bl	8049fe0 <Send>
        if( status == LORAMAC_STATUS_OK )
 804b9aa:	4606      	mov	r6, r0
 804b9ac:	2800      	cmp	r0, #0
 804b9ae:	d13c      	bne.n	804ba2a <LoRaMacMcpsRequest+0x14e>
        {
            MacCtx.McpsConfirm.McpsRequest = mcpsRequest->Type;
 804b9b0:	782b      	ldrb	r3, [r5, #0]
 804b9b2:	f884 3440 	strb.w	r3, [r4, #1088]	; 0x440
            MacCtx.MacFlags.Bits.McpsReq = 1;
 804b9b6:	f894 3485 	ldrb.w	r3, [r4, #1157]	; 0x485
 804b9ba:	f043 0301 	orr.w	r3, r3, #1
 804b9be:	f884 3485 	strb.w	r3, [r4, #1157]	; 0x485
        {
            MacCtx.NodeAckRequested = false;
        }
    }

    EventMacNvmCtxChanged( );
 804b9c2:	f7fd faef 	bl	8048fa4 <EventMacNvmCtxChanged>
    return status;
}
 804b9c6:	4630      	mov	r0, r6
 804b9c8:	b005      	add	sp, #20
 804b9ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
            MacCtx.AckTimeoutRetries = MIN( mcpsRequest->Req.Confirmed.NbTrials, MAX_ACK_RETRIES );
 804b9ce:	7beb      	ldrb	r3, [r5, #15]
 804b9d0:	2b08      	cmp	r3, #8
 804b9d2:	bf28      	it	cs
 804b9d4:	2308      	movcs	r3, #8
 804b9d6:	f884 3415 	strb.w	r3, [r4, #1045]	; 0x415
            macHdr.Bits.MType = FRAME_TYPE_DATA_CONFIRMED_UP;
 804b9da:	f89d 3000 	ldrb.w	r3, [sp]
            fPort = mcpsRequest->Req.Confirmed.fPort;
 804b9de:	f895 8004 	ldrb.w	r8, [r5, #4]
            fBuffer = mcpsRequest->Req.Confirmed.fBuffer;
 804b9e2:	f8d5 9008 	ldr.w	r9, [r5, #8]
            fBufferSize = mcpsRequest->Req.Confirmed.fBufferSize;
 804b9e6:	f8b5 a00c 	ldrh.w	sl, [r5, #12]
            datarate = mcpsRequest->Req.Confirmed.Datarate;
 804b9ea:	f995 b00e 	ldrsb.w	fp, [r5, #14]
            macHdr.Bits.MType = FRAME_TYPE_DATA_CONFIRMED_UP;
 804b9ee:	2104      	movs	r1, #4
 804b9f0:	f361 1347 	bfi	r3, r1, #5, #3
 804b9f4:	f88d 3000 	strb.w	r3, [sp]
            readyToSend = true;
 804b9f8:	4617      	mov	r7, r2
            break;
 804b9fa:	e7a5      	b.n	804b948 <LoRaMacMcpsRequest+0x6c>
            macHdr.Bits.MType = FRAME_TYPE_PROPRIETARY;
 804b9fc:	f89d 2000 	ldrb.w	r2, [sp]
            MacCtx.AckTimeoutRetries = 1;
 804ba00:	f884 3415 	strb.w	r3, [r4, #1045]	; 0x415
            macHdr.Bits.MType = FRAME_TYPE_PROPRIETARY;
 804ba04:	f042 02e0 	orr.w	r2, r2, #224	; 0xe0
 804ba08:	f88d 2000 	strb.w	r2, [sp]
            fBuffer = mcpsRequest->Req.Proprietary.fBuffer;
 804ba0c:	f8d5 9004 	ldr.w	r9, [r5, #4]
            fBufferSize = mcpsRequest->Req.Proprietary.fBufferSize;
 804ba10:	f8b5 a008 	ldrh.w	sl, [r5, #8]
            datarate = mcpsRequest->Req.Proprietary.Datarate;
 804ba14:	f995 b00a 	ldrsb.w	fp, [r5, #10]
            readyToSend = true;
 804ba18:	461f      	mov	r7, r3
    uint8_t fPort = 0;
 804ba1a:	f04f 0800 	mov.w	r8, #0
            break;
 804ba1e:	e793      	b.n	804b948 <LoRaMacMcpsRequest+0x6c>
            	PRINTF("Invalid data rate\r\n");
 804ba20:	4806      	ldr	r0, [pc, #24]	; (804ba3c <LoRaMacMcpsRequest+0x160>)
 804ba22:	f002 fe95 	bl	804e750 <TraceSend>
        return LORAMAC_STATUS_PARAMETER_INVALID;
 804ba26:	2603      	movs	r6, #3
 804ba28:	e7cd      	b.n	804b9c6 <LoRaMacMcpsRequest+0xea>
            MacCtx.NodeAckRequested = false;
 804ba2a:	2300      	movs	r3, #0
 804ba2c:	f884 3418 	strb.w	r3, [r4, #1048]	; 0x418
 804ba30:	e7c7      	b.n	804b9c2 <LoRaMacMcpsRequest+0xe6>
        return LORAMAC_STATUS_BUSY;
 804ba32:	2601      	movs	r6, #1
 804ba34:	e7c7      	b.n	804b9c6 <LoRaMacMcpsRequest+0xea>
 804ba36:	bf00      	nop
 804ba38:	2000299c 	.word	0x2000299c
 804ba3c:	08053056 	.word	0x08053056

0804ba40 <LoRaMacAdrCalcNext>:
 * \param [OUT] adrAckCounter The calculated ADR acknowledgement counter.
 *
 * \retval Returns true, if an ADR request should be performed.
 */
bool LoRaMacAdrCalcNext( CalcNextAdrParams_t* adrNext, int8_t* drOut, int8_t* txPowOut, uint32_t* adrAckCounter )
{
 804ba40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    if( adrNext->Version.Fields.Minor == 0 )
 804ba44:	7887      	ldrb	r7, [r0, #2]
{
 804ba46:	b087      	sub	sp, #28
 804ba48:	4604      	mov	r4, r0
 804ba4a:	468a      	mov	sl, r1
 804ba4c:	4691      	mov	r9, r2
    if( adrNext->Version.Fields.Minor == 0 )
 804ba4e:	2f00      	cmp	r7, #0
 804ba50:	d15b      	bne.n	804bb0a <LoRaMacAdrCalcNext+0xca>
    if( adrNext->AdrEnabled == true )
 804ba52:	7945      	ldrb	r5, [r0, #5]
    *adrAckCounter = adrNext->AdrAckCounter;
 804ba54:	6882      	ldr	r2, [r0, #8]
    int8_t datarate = adrNext->Datarate;
 804ba56:	f990 8010 	ldrsb.w	r8, [r0, #16]
    *adrAckCounter = adrNext->AdrAckCounter;
 804ba5a:	601a      	str	r2, [r3, #0]
    if( adrNext->AdrEnabled == true )
 804ba5c:	2d00      	cmp	r5, #0
 804ba5e:	d052      	beq.n	804bb06 <LoRaMacAdrCalcNext+0xc6>
        getPhy.Attribute = PHY_MIN_TX_DR;
 804ba60:	2202      	movs	r2, #2
 804ba62:	f88d 2008 	strb.w	r2, [sp, #8]
        phyParam = RegionGetPhyParam( adrNext->Region, &getPhy );
 804ba66:	a902      	add	r1, sp, #8
        getPhy.UplinkDwellTime = adrNext->UplinkDwellTime;
 804ba68:	7c82      	ldrb	r2, [r0, #18]
        phyParam = RegionGetPhyParam( adrNext->Region, &getPhy );
 804ba6a:	7cc0      	ldrb	r0, [r0, #19]
 804ba6c:	9301      	str	r3, [sp, #4]
        getPhy.UplinkDwellTime = adrNext->UplinkDwellTime;
 804ba6e:	f88d 200a 	strb.w	r2, [sp, #10]
        phyParam = RegionGetPhyParam( adrNext->Region, &getPhy );
 804ba72:	f000 ffea 	bl	804ca4a <RegionGetPhyParam>
        minTxDatarate = phyParam.Value;
 804ba76:	fa4f fb80 	sxtb.w	fp, r0
        datarate = MAX( datarate, minTxDatarate );
 804ba7a:	45d8      	cmp	r8, fp
 804ba7c:	4646      	mov	r6, r8
 804ba7e:	bfb8      	it	lt
 804ba80:	465e      	movlt	r6, fp
        if( datarate == minTxDatarate )
 804ba82:	45d8      	cmp	r8, fp
 804ba84:	dc0b      	bgt.n	804ba9e <LoRaMacAdrCalcNext+0x5e>
            *adrAckCounter = 0;
 804ba86:	9b01      	ldr	r3, [sp, #4]
 804ba88:	601f      	str	r7, [r3, #0]
                        adrAckReq = false;
 804ba8a:	463d      	mov	r5, r7
    *txPowOut = txPower;
 804ba8c:	2300      	movs	r3, #0
    *drOut = datarate;
 804ba8e:	f88a 6000 	strb.w	r6, [sl]
    *txPowOut = txPower;
 804ba92:	f889 3000 	strb.w	r3, [r9]
    {
        return CalcNextV10X( adrNext, drOut, txPowOut, adrAckCounter );
    }
    return false;
}
 804ba96:	4628      	mov	r0, r5
 804ba98:	b007      	add	sp, #28
 804ba9a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
            if( adrNext->AdrAckCounter >=  adrNext->AdrAckLimit )
 804ba9e:	68a2      	ldr	r2, [r4, #8]
 804baa0:	89a1      	ldrh	r1, [r4, #12]
            if( adrNext->AdrAckCounter >= ( adrNext->AdrAckLimit + adrNext->AdrAckDelay ) )
 804baa2:	89e3      	ldrh	r3, [r4, #14]
            if( adrNext->AdrAckCounter >=  adrNext->AdrAckLimit )
 804baa4:	428a      	cmp	r2, r1
            if( adrNext->AdrAckCounter >= ( adrNext->AdrAckLimit + adrNext->AdrAckDelay ) )
 804baa6:	440b      	add	r3, r1
            if( adrNext->AdrAckCounter >=  adrNext->AdrAckLimit )
 804baa8:	bf34      	ite	cc
 804baaa:	2500      	movcc	r5, #0
 804baac:	2501      	movcs	r5, #1
            if( adrNext->AdrAckCounter >= ( adrNext->AdrAckLimit + adrNext->AdrAckDelay ) )
 804baae:	429a      	cmp	r2, r3
 804bab0:	d3ec      	bcc.n	804ba8c <LoRaMacAdrCalcNext+0x4c>
                getPhy.Attribute = PHY_MAX_TX_POWER;
 804bab2:	2308      	movs	r3, #8
                phyParam = RegionGetPhyParam( adrNext->Region, &getPhy );
 804bab4:	eb0d 0103 	add.w	r1, sp, r3
 804bab8:	7ce0      	ldrb	r0, [r4, #19]
                getPhy.Attribute = PHY_MAX_TX_POWER;
 804baba:	f88d 3008 	strb.w	r3, [sp, #8]
                phyParam = RegionGetPhyParam( adrNext->Region, &getPhy );
 804babe:	f000 ffc4 	bl	804ca4a <RegionGetPhyParam>
                if( ( adrNext->AdrAckCounter % adrNext->AdrAckDelay ) == 1 )
 804bac2:	89e3      	ldrh	r3, [r4, #14]
 804bac4:	68a2      	ldr	r2, [r4, #8]
 804bac6:	fbb2 f8f3 	udiv	r8, r2, r3
 804baca:	fb03 2818 	mls	r8, r3, r8, r2
 804bace:	f1b8 0f01 	cmp.w	r8, #1
 804bad2:	d1db      	bne.n	804ba8c <LoRaMacAdrCalcNext+0x4c>
                    getPhy.Attribute = PHY_NEXT_LOWER_TX_DR;
 804bad4:	2322      	movs	r3, #34	; 0x22
 804bad6:	f88d 3008 	strb.w	r3, [sp, #8]
                    phyParam = RegionGetPhyParam( adrNext->Region, &getPhy );
 804bada:	a902      	add	r1, sp, #8
                    getPhy.UplinkDwellTime = adrNext->UplinkDwellTime;
 804badc:	7ca3      	ldrb	r3, [r4, #18]
                    phyParam = RegionGetPhyParam( adrNext->Region, &getPhy );
 804bade:	7ce0      	ldrb	r0, [r4, #19]
                    getPhy.Datarate = datarate;
 804bae0:	f88d 6009 	strb.w	r6, [sp, #9]
                    getPhy.UplinkDwellTime = adrNext->UplinkDwellTime;
 804bae4:	f88d 300a 	strb.w	r3, [sp, #10]
                    phyParam = RegionGetPhyParam( adrNext->Region, &getPhy );
 804bae8:	f000 ffaf 	bl	804ca4a <RegionGetPhyParam>
                    datarate = phyParam.Value;
 804baec:	b246      	sxtb	r6, r0
                    if( datarate == minTxDatarate )
 804baee:	45b3      	cmp	fp, r6
 804baf0:	d1cc      	bne.n	804ba8c <LoRaMacAdrCalcNext+0x4c>
                        if( adrNext->UpdateChanMask == true )
 804baf2:	7925      	ldrb	r5, [r4, #4]
 804baf4:	2d00      	cmp	r5, #0
 804baf6:	d0c9      	beq.n	804ba8c <LoRaMacAdrCalcNext+0x4c>
                            RegionInitDefaults( adrNext->Region, &params );
 804baf8:	a904      	add	r1, sp, #16
 804bafa:	7ce0      	ldrb	r0, [r4, #19]
                            params.Type = INIT_TYPE_RESTORE_DEFAULT_CHANNELS;
 804bafc:	f88d 8014 	strb.w	r8, [sp, #20]
                            RegionInitDefaults( adrNext->Region, &params );
 804bb00:	f000 ffb3 	bl	804ca6a <RegionInitDefaults>
 804bb04:	e7c1      	b.n	804ba8a <LoRaMacAdrCalcNext+0x4a>
    int8_t datarate = adrNext->Datarate;
 804bb06:	4646      	mov	r6, r8
 804bb08:	e7c0      	b.n	804ba8c <LoRaMacAdrCalcNext+0x4c>
    return false;
 804bb0a:	2500      	movs	r5, #0
 804bb0c:	e7c3      	b.n	804ba96 <LoRaMacAdrCalcNext+0x56>

0804bb0e <LoRaMacClassBInit>:
    TimerInit( &Ctx.PingSlotTimer, LoRaMacClassBPingSlotTimerEvent );
    TimerInit( &Ctx.MulticastSlotTimer, LoRaMacClassBMulticastSlotTimerEvent );

    InitClassB( );
#endif // LORAMAC_CLASSB_ENABLED
}
 804bb0e:	4770      	bx	lr

0804bb10 <LoRaMacClassBRestoreNvmCtx>:
        return false;
    }
#else
    return true;
#endif // LORAMAC_CLASSB_ENABLED
}
 804bb10:	2001      	movs	r0, #1
 804bb12:	4770      	bx	lr

0804bb14 <LoRaMacClassBGetNvmCtx>:
{
#ifdef LORAMAC_CLASSB_ENABLED
    *classBNvmCtxSize = sizeof( NvmCtx );
    return &NvmCtx;
#else
    *classBNvmCtxSize = 0;
 804bb14:	2300      	movs	r3, #0
 804bb16:	6003      	str	r3, [r0, #0]
    return NULL;
#endif // LORAMAC_CLASSB_ENABLED
}
 804bb18:	4618      	mov	r0, r3
 804bb1a:	4770      	bx	lr

0804bb1c <LoRaMacClassBSetBeaconState>:
        {
            Ctx.BeaconState = beaconState;
        }
    }
#endif // LORAMAC_CLASSB_ENABLED
}
 804bb1c:	4770      	bx	lr

0804bb1e <LoRaMacClassBSetPingSlotState>:
 804bb1e:	4770      	bx	lr

0804bb20 <LoRaMacClassBSetMulticastSlotState>:
 804bb20:	4770      	bx	lr

0804bb22 <LoRaMacClassBIsAcquisitionInProgress>:
    }
    return false;
#else
    return false;
#endif // LORAMAC_CLASSB_ENABLED
}
 804bb22:	2000      	movs	r0, #0
 804bb24:	4770      	bx	lr

0804bb26 <LoRaMacClassBBeaconTimerEvent>:
    if( Ctx.LoRaMacClassBCallbacks.MacProcessNotify != NULL )
    {
        Ctx.LoRaMacClassBCallbacks.MacProcessNotify( );
    }
#endif // LORAMAC_CLASSB_ENABLED
}
 804bb26:	4770      	bx	lr

0804bb28 <LoRaMacClassBPingSlotTimerEvent>:
 804bb28:	4770      	bx	lr

0804bb2a <LoRaMacClassBMulticastSlotTimerEvent>:
 804bb2a:	4770      	bx	lr

0804bb2c <LoRaMacClassBRxBeacon>:
    }
    return beaconProcessed;
#else
    return false;
#endif // LORAMAC_CLASSB_ENABLED
}
 804bb2c:	2000      	movs	r0, #0
 804bb2e:	4770      	bx	lr

0804bb30 <LoRaMacClassBIsBeaconExpected>:
 804bb30:	2000      	movs	r0, #0
 804bb32:	4770      	bx	lr

0804bb34 <LoRaMacClassBIsPingExpected>:
 804bb34:	2000      	movs	r0, #0
 804bb36:	4770      	bx	lr

0804bb38 <LoRaMacClassBIsMulticastExpected>:
 804bb38:	2000      	movs	r0, #0
 804bb3a:	4770      	bx	lr

0804bb3c <LoRaMacClassBIsBeaconModeActive>:
 804bb3c:	2000      	movs	r0, #0
 804bb3e:	4770      	bx	lr

0804bb40 <LoRaMacClassBSetPingSlotInfo>:
 804bb40:	4770      	bx	lr

0804bb42 <LoRaMacClassBHaltBeaconing>:

        // Halt ping and multicast slot state machines
        LoRaMacClassBStopRxSlots( );
    }
#endif // LORAMAC_CLASSB_ENABLED
}
 804bb42:	4770      	bx	lr

0804bb44 <LoRaMacClassBResumeBeaconing>:
 804bb44:	4770      	bx	lr

0804bb46 <LoRaMacClassBSwitchClass>:
    }
    return LORAMAC_STATUS_SERVICE_UNKNOWN;
#else
    return LORAMAC_STATUS_SERVICE_UNKNOWN;
#endif // LORAMAC_CLASSB_ENABLED
}
 804bb46:	2002      	movs	r0, #2
 804bb48:	4770      	bx	lr

0804bb4a <LoRaMacClassBMibGetRequestConfirm>:
    }
    return status;
#else
    return LORAMAC_STATUS_SERVICE_UNKNOWN;
#endif // LORAMAC_CLASSB_ENABLED
}
 804bb4a:	2002      	movs	r0, #2
 804bb4c:	4770      	bx	lr

0804bb4e <LoRaMacMibClassBSetRequestConfirm>:
 804bb4e:	2002      	movs	r0, #2
 804bb50:	4770      	bx	lr

0804bb52 <LoRaMacClassBPingSlotInfoAns>:
 804bb52:	4770      	bx	lr

0804bb54 <LoRaMacClassBPingSlotChannelReq>:

    return status;
#else
    return 0;
#endif // LORAMAC_CLASSB_ENABLED
}
 804bb54:	2000      	movs	r0, #0
 804bb56:	4770      	bx	lr

0804bb58 <LoRaMacClassBBeaconTimingAns>:

        Ctx.LoRaMacClassBParams.MlmeConfirm->BeaconTimingDelay = Ctx.BeaconCtx.BeaconTimingDelay;
        Ctx.LoRaMacClassBParams.MlmeConfirm->BeaconTimingChannel = Ctx.BeaconCtx.BeaconTimingChannel;
    }
#endif // LORAMAC_CLASSB_ENABLED
}
 804bb58:	4770      	bx	lr

0804bb5a <LoRaMacClassBDeviceTimeAns>:
 804bb5a:	4770      	bx	lr

0804bb5c <LoRaMacClassBBeaconFreqReq>:
    }
    return false;
#else
    return false;
#endif // LORAMAC_CLASSB_ENABLED
}
 804bb5c:	2000      	movs	r0, #0
 804bb5e:	4770      	bx	lr

0804bb60 <LoRaMacClassBIsUplinkCollision>:
    }
    return 0;
#else
    return 0;
#endif // LORAMAC_CLASSB_ENABLED
}
 804bb60:	2000      	movs	r0, #0
 804bb62:	4770      	bx	lr

0804bb64 <LoRaMacClassBStopRxSlots>:
 804bb64:	4770      	bx	lr

0804bb66 <LoRaMacClassBProcess>:
 804bb66:	4770      	bx	lr

0804bb68 <NvmCtxCallback>:
/*
 * \brief Wrapper function for the NvmCtx
 */
static void NvmCtxCallback( void )
{
    if( CommandsNvmCtxChanged != NULL )
 804bb68:	4b02      	ldr	r3, [pc, #8]	; (804bb74 <NvmCtxCallback+0xc>)
 804bb6a:	681b      	ldr	r3, [r3, #0]
 804bb6c:	b103      	cbz	r3, 804bb70 <NvmCtxCallback+0x8>
    {
        CommandsNvmCtxChanged( );
 804bb6e:	4718      	bx	r3
    }
}
 804bb70:	4770      	bx	lr
 804bb72:	bf00      	nop
 804bb74:	20003004 	.word	0x20003004

0804bb78 <LoRaMacCommandsInit>:

LoRaMacCommandStatus_t LoRaMacCommandsInit( LoRaMacCommandsNvmEvent commandsNvmCtxChanged )
{
 804bb78:	b538      	push	{r3, r4, r5, lr}
    // Initialize with default
    memset1( ( uint8_t* )&NvmCtx, 0, sizeof( NvmCtx ) );
 804bb7a:	4c06      	ldr	r4, [pc, #24]	; (804bb94 <LoRaMacCommandsInit+0x1c>)
{
 804bb7c:	4605      	mov	r5, r0
    memset1( ( uint8_t* )&NvmCtx, 0, sizeof( NvmCtx ) );
 804bb7e:	22fc      	movs	r2, #252	; 0xfc
 804bb80:	1d20      	adds	r0, r4, #4
 804bb82:	2100      	movs	r1, #0
 804bb84:	f002 fe5d 	bl	804e842 <memset1>
    list->First = 0;
 804bb88:	2000      	movs	r0, #0
    list->Last = 0;
 804bb8a:	e9c4 0001 	strd	r0, r0, [r4, #4]

    LinkedListInit( &NvmCtx.MacCommandList );

    // Assign callback
    CommandsNvmCtxChanged = commandsNvmCtxChanged;
 804bb8e:	6025      	str	r5, [r4, #0]

    return LORAMAC_COMMANDS_SUCCESS;
}
 804bb90:	bd38      	pop	{r3, r4, r5, pc}
 804bb92:	bf00      	nop
 804bb94:	20003004 	.word	0x20003004

0804bb98 <LoRaMacCommandsRestoreNvmCtx>:

LoRaMacCommandStatus_t LoRaMacCommandsRestoreNvmCtx( void* commandsNvmCtx )
{
 804bb98:	b508      	push	{r3, lr}
    // Restore module context
    if( commandsNvmCtx != NULL )
 804bb9a:	4601      	mov	r1, r0
 804bb9c:	b128      	cbz	r0, 804bbaa <LoRaMacCommandsRestoreNvmCtx+0x12>
    {
        memcpy1( ( uint8_t* )&NvmCtx, ( uint8_t* )commandsNvmCtx, sizeof( NvmCtx ) );
 804bb9e:	4804      	ldr	r0, [pc, #16]	; (804bbb0 <LoRaMacCommandsRestoreNvmCtx+0x18>)
 804bba0:	22fc      	movs	r2, #252	; 0xfc
 804bba2:	f002 fe3a 	bl	804e81a <memcpy1>
        return LORAMAC_COMMANDS_SUCCESS;
 804bba6:	2000      	movs	r0, #0
    }
    else
    {
        return LORAMAC_COMMANDS_ERROR_NPE;
    }
}
 804bba8:	bd08      	pop	{r3, pc}
        return LORAMAC_COMMANDS_ERROR_NPE;
 804bbaa:	2001      	movs	r0, #1
 804bbac:	e7fc      	b.n	804bba8 <LoRaMacCommandsRestoreNvmCtx+0x10>
 804bbae:	bf00      	nop
 804bbb0:	20003008 	.word	0x20003008

0804bbb4 <LoRaMacCommandsGetNvmCtx>:

void* LoRaMacCommandsGetNvmCtx( size_t* commandsNvmCtxSize )
{
    *commandsNvmCtxSize = sizeof( NvmCtx );
 804bbb4:	23fc      	movs	r3, #252	; 0xfc
 804bbb6:	6003      	str	r3, [r0, #0]
    return &NvmCtx;
}
 804bbb8:	4800      	ldr	r0, [pc, #0]	; (804bbbc <LoRaMacCommandsGetNvmCtx+0x8>)
 804bbba:	4770      	bx	lr
 804bbbc:	20003008 	.word	0x20003008

0804bbc0 <LoRaMacCommandsAddCmd>:

LoRaMacCommandStatus_t LoRaMacCommandsAddCmd( uint8_t cid, uint8_t* payload, size_t payloadSize )
{
 804bbc0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 804bbc4:	4680      	mov	r8, r0
 804bbc6:	4617      	mov	r7, r2
    if( payload == 0 )
 804bbc8:	2900      	cmp	r1, #0
 804bbca:	d03f      	beq.n	804bc4c <LoRaMacCommandsAddCmd+0x8c>
 804bbcc:	4824      	ldr	r0, [pc, #144]	; (804bc60 <LoRaMacCommandsAddCmd+0xa0>)
 804bbce:	2300      	movs	r3, #0
 804bbd0:	461a      	mov	r2, r3
 804bbd2:	1e46      	subs	r6, r0, #1
 804bbd4:	f100 0c0f 	add.w	ip, r0, #15
 804bbd8:	18c5      	adds	r5, r0, r3
 804bbda:	18f4      	adds	r4, r6, r3
 804bbdc:	eb0c 0e03 	add.w	lr, ip, r3
        if( mem[size] != 0x00 )
 804bbe0:	f814 9f01 	ldrb.w	r9, [r4, #1]!
 804bbe4:	f1b9 0f00 	cmp.w	r9, #0
 804bbe8:	d132      	bne.n	804bc50 <LoRaMacCommandsAddCmd+0x90>
    for( uint16_t size = 0; size < sizeof( MacCommand_t ); size++ )
 804bbea:	4574      	cmp	r4, lr
 804bbec:	d1f8      	bne.n	804bbe0 <LoRaMacCommandsAddCmd+0x20>
    if( list->First == 0 )
 804bbee:	4c1d      	ldr	r4, [pc, #116]	; (804bc64 <LoRaMacCommandsAddCmd+0xa4>)
 804bbf0:	6860      	ldr	r0, [r4, #4]
 804bbf2:	b900      	cbnz	r0, 804bbf6 <LoRaMacCommandsAddCmd+0x36>
        list->First = element;
 804bbf4:	6065      	str	r5, [r4, #4]
    if( list->Last )
 804bbf6:	68a0      	ldr	r0, [r4, #8]
 804bbf8:	b100      	cbz	r0, 804bbfc <LoRaMacCommandsAddCmd+0x3c>
        list->Last->Next = element;
 804bbfa:	6005      	str	r5, [r0, #0]
    element->Next = 0;
 804bbfc:	eb04 1002 	add.w	r0, r4, r2, lsl #4
    list->Last = element;
 804bc00:	60a5      	str	r5, [r4, #8]
    element->Next = 0;
 804bc02:	2600      	movs	r6, #0
        return LORAMAC_COMMANDS_ERROR;
    }

    // Set Values
    newCmd->CID = cid;
    newCmd->PayloadSize = payloadSize;
 804bc04:	1c55      	adds	r5, r2, #1
    element->Next = 0;
 804bc06:	60c6      	str	r6, [r0, #12]
    newCmd->CID = cid;
 804bc08:	f880 8010 	strb.w	r8, [r0, #16]
    newCmd->PayloadSize = payloadSize;
 804bc0c:	eb04 1205 	add.w	r2, r4, r5, lsl #4
    memcpy1( ( uint8_t* )newCmd->Payload, payload, payloadSize );
 804bc10:	4815      	ldr	r0, [pc, #84]	; (804bc68 <LoRaMacCommandsAddCmd+0xa8>)
    newCmd->PayloadSize = payloadSize;
 804bc12:	6057      	str	r7, [r2, #4]
    memcpy1( ( uint8_t* )newCmd->Payload, payload, payloadSize );
 804bc14:	4418      	add	r0, r3
 804bc16:	b2ba      	uxth	r2, r7
 804bc18:	f002 fdff 	bl	804e81a <memcpy1>
 804bc1c:	f1b8 0f0a 	cmp.w	r8, #10
 804bc20:	d806      	bhi.n	804bc30 <LoRaMacCommandsAddCmd+0x70>
 804bc22:	2301      	movs	r3, #1
 804bc24:	fa03 f808 	lsl.w	r8, r3, r8
 804bc28:	f418 6fa4 	tst.w	r8, #1312	; 0x520
 804bc2c:	bf18      	it	ne
 804bc2e:	461e      	movne	r6, r3
    newCmd->IsSticky = IsSticky( cid );
 804bc30:	eb04 1205 	add.w	r2, r4, r5, lsl #4
 804bc34:	7216      	strb	r6, [r2, #8]

    NvmCtx.SerializedCmdsSize += ( CID_FIELD_SIZE + payloadSize );
 804bc36:	f8d4 20fc 	ldr.w	r2, [r4, #252]	; 0xfc
 804bc3a:	3201      	adds	r2, #1
 804bc3c:	443a      	add	r2, r7
 804bc3e:	f8c4 20fc 	str.w	r2, [r4, #252]	; 0xfc

    NvmCtxCallback( );
 804bc42:	f7ff ff91 	bl	804bb68 <NvmCtxCallback>

    return LORAMAC_COMMANDS_SUCCESS;
 804bc46:	2000      	movs	r0, #0
}
 804bc48:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        return LORAMAC_COMMANDS_ERROR_NPE;
 804bc4c:	2001      	movs	r0, #1
 804bc4e:	e7fb      	b.n	804bc48 <LoRaMacCommandsAddCmd+0x88>
 804bc50:	3201      	adds	r2, #1
        if( itr == NUM_OF_MAC_COMMANDS )
 804bc52:	2a0f      	cmp	r2, #15
 804bc54:	f103 0310 	add.w	r3, r3, #16
 804bc58:	d1be      	bne.n	804bbd8 <LoRaMacCommandsAddCmd+0x18>
        return LORAMAC_COMMANDS_ERROR_MEMORY;
 804bc5a:	2002      	movs	r0, #2
 804bc5c:	e7f4      	b.n	804bc48 <LoRaMacCommandsAddCmd+0x88>
 804bc5e:	bf00      	nop
 804bc60:	20003010 	.word	0x20003010
 804bc64:	20003004 	.word	0x20003004
 804bc68:	20003015 	.word	0x20003015

0804bc6c <LoRaMacCommandsRemoveCmd>:

LoRaMacCommandStatus_t LoRaMacCommandsRemoveCmd( MacCommand_t* macCmd )
{
 804bc6c:	b510      	push	{r4, lr}
    if( macCmd == NULL )
 804bc6e:	b320      	cbz	r0, 804bcba <LoRaMacCommandsRemoveCmd+0x4e>
    curElement = list->First;
 804bc70:	4a13      	ldr	r2, [pc, #76]	; (804bcc0 <LoRaMacCommandsRemoveCmd+0x54>)
 804bc72:	6853      	ldr	r3, [r2, #4]
    if( element != curElement )
 804bc74:	4298      	cmp	r0, r3
 804bc76:	d104      	bne.n	804bc82 <LoRaMacCommandsRemoveCmd+0x16>
        list->First = element->Next;
 804bc78:	6803      	ldr	r3, [r0, #0]
 804bc7a:	6053      	str	r3, [r2, #4]
        curElement = NULL;
 804bc7c:	2300      	movs	r3, #0
 804bc7e:	e004      	b.n	804bc8a <LoRaMacCommandsRemoveCmd+0x1e>
        while( ( curElement != NULL ) && ( curElement->Next != element ) )
 804bc80:	460b      	mov	r3, r1
 804bc82:	b113      	cbz	r3, 804bc8a <LoRaMacCommandsRemoveCmd+0x1e>
 804bc84:	6819      	ldr	r1, [r3, #0]
 804bc86:	4288      	cmp	r0, r1
 804bc88:	d1fa      	bne.n	804bc80 <LoRaMacCommandsRemoveCmd+0x14>
    if( list->Last == element )
 804bc8a:	6891      	ldr	r1, [r2, #8]
 804bc8c:	4288      	cmp	r0, r1
        list->Last = PrevElement;
 804bc8e:	bf08      	it	eq
 804bc90:	6093      	streq	r3, [r2, #8]
    if( PrevElement != NULL )
 804bc92:	b10b      	cbz	r3, 804bc98 <LoRaMacCommandsRemoveCmd+0x2c>
        PrevElement->Next = element->Next;
 804bc94:	6801      	ldr	r1, [r0, #0]
 804bc96:	6019      	str	r1, [r3, #0]
    if( LinkedListRemove( &NvmCtx.MacCommandList, macCmd ) == false )
    {
        return LORAMAC_COMMANDS_ERROR_CMD_NOT_FOUND;
    }

    NvmCtx.SerializedCmdsSize -= ( CID_FIELD_SIZE + macCmd->PayloadSize );
 804bc98:	f8d2 30fc 	ldr.w	r3, [r2, #252]	; 0xfc
 804bc9c:	6881      	ldr	r1, [r0, #8]
 804bc9e:	3b01      	subs	r3, #1
 804bca0:	1a5b      	subs	r3, r3, r1
    element->Next = NULL;
 804bca2:	2400      	movs	r4, #0
 804bca4:	6004      	str	r4, [r0, #0]
    memset1( ( uint8_t* )slot, 0x00, sizeof( MacCommand_t ) );
 804bca6:	4621      	mov	r1, r4
    NvmCtx.SerializedCmdsSize -= ( CID_FIELD_SIZE + macCmd->PayloadSize );
 804bca8:	f8c2 30fc 	str.w	r3, [r2, #252]	; 0xfc
    memset1( ( uint8_t* )slot, 0x00, sizeof( MacCommand_t ) );
 804bcac:	2210      	movs	r2, #16
 804bcae:	f002 fdc8 	bl	804e842 <memset1>
    if( FreeMacCommandSlot( macCmd ) == false )
    {
        return LORAMAC_COMMANDS_ERROR;
    }

    NvmCtxCallback( );
 804bcb2:	f7ff ff59 	bl	804bb68 <NvmCtxCallback>
 804bcb6:	4620      	mov	r0, r4

    return LORAMAC_COMMANDS_SUCCESS;
}
 804bcb8:	bd10      	pop	{r4, pc}
        return LORAMAC_COMMANDS_ERROR_NPE;
 804bcba:	2001      	movs	r0, #1
 804bcbc:	e7fc      	b.n	804bcb8 <LoRaMacCommandsRemoveCmd+0x4c>
 804bcbe:	bf00      	nop
 804bcc0:	20003004 	.word	0x20003004

0804bcc4 <LoRaMacCommandsRemoveNoneStickyCmds>:

    return LORAMAC_COMMANDS_SUCCESS;
}

LoRaMacCommandStatus_t LoRaMacCommandsRemoveNoneStickyCmds( void )
{
 804bcc4:	b538      	push	{r3, r4, r5, lr}
    MacCommand_t* curElement;
    MacCommand_t* nexElement;

    // Start at the head of the list
    curElement = NvmCtx.MacCommandList.First;
 804bcc6:	4b07      	ldr	r3, [pc, #28]	; (804bce4 <LoRaMacCommandsRemoveNoneStickyCmds+0x20>)
 804bcc8:	685c      	ldr	r4, [r3, #4]

    // Loop through all elements
    while( curElement != NULL )
 804bcca:	b91c      	cbnz	r4, 804bcd4 <LoRaMacCommandsRemoveNoneStickyCmds+0x10>
        {
            curElement = curElement->Next;
        }
    }

    NvmCtxCallback( );
 804bccc:	f7ff ff4c 	bl	804bb68 <NvmCtxCallback>

    return LORAMAC_COMMANDS_SUCCESS;
}
 804bcd0:	4620      	mov	r0, r4
 804bcd2:	bd38      	pop	{r3, r4, r5, pc}
        if( curElement->IsSticky == false )
 804bcd4:	7b23      	ldrb	r3, [r4, #12]
 804bcd6:	6825      	ldr	r5, [r4, #0]
 804bcd8:	b913      	cbnz	r3, 804bce0 <LoRaMacCommandsRemoveNoneStickyCmds+0x1c>
            LoRaMacCommandsRemoveCmd( curElement );
 804bcda:	4620      	mov	r0, r4
 804bcdc:	f7ff ffc6 	bl	804bc6c <LoRaMacCommandsRemoveCmd>
{
 804bce0:	462c      	mov	r4, r5
 804bce2:	e7f2      	b.n	804bcca <LoRaMacCommandsRemoveNoneStickyCmds+0x6>
 804bce4:	20003004 	.word	0x20003004

0804bce8 <LoRaMacCommandsRemoveStickyAnsCmds>:
{
    MacCommand_t* curElement;
    MacCommand_t* nexElement;

    // Start at the head of the list
    curElement = NvmCtx.MacCommandList.First;
 804bce8:	4b0b      	ldr	r3, [pc, #44]	; (804bd18 <LoRaMacCommandsRemoveStickyAnsCmds+0x30>)
{
 804bcea:	b570      	push	{r4, r5, r6, lr}
    curElement = NvmCtx.MacCommandList.First;
 804bcec:	685c      	ldr	r4, [r3, #4]
 804bcee:	2501      	movs	r5, #1

    // Loop through all elements
    while( curElement != NULL )
 804bcf0:	b91c      	cbnz	r4, 804bcfa <LoRaMacCommandsRemoveStickyAnsCmds+0x12>
            LoRaMacCommandsRemoveCmd( curElement );
        }
        curElement = nexElement;
    }

    NvmCtxCallback( );
 804bcf2:	f7ff ff39 	bl	804bb68 <NvmCtxCallback>

    return LORAMAC_COMMANDS_SUCCESS;
}
 804bcf6:	4620      	mov	r0, r4
 804bcf8:	bd70      	pop	{r4, r5, r6, pc}
        if( IsSticky( curElement->CID ) == true )
 804bcfa:	7923      	ldrb	r3, [r4, #4]
        nexElement = curElement->Next;
 804bcfc:	6826      	ldr	r6, [r4, #0]
 804bcfe:	2b0a      	cmp	r3, #10
 804bd00:	d807      	bhi.n	804bd12 <LoRaMacCommandsRemoveStickyAnsCmds+0x2a>
 804bd02:	fa05 f303 	lsl.w	r3, r5, r3
 804bd06:	f413 6fa4 	tst.w	r3, #1312	; 0x520
 804bd0a:	d002      	beq.n	804bd12 <LoRaMacCommandsRemoveStickyAnsCmds+0x2a>
            LoRaMacCommandsRemoveCmd( curElement );
 804bd0c:	4620      	mov	r0, r4
 804bd0e:	f7ff ffad 	bl	804bc6c <LoRaMacCommandsRemoveCmd>
{
 804bd12:	4634      	mov	r4, r6
 804bd14:	e7ec      	b.n	804bcf0 <LoRaMacCommandsRemoveStickyAnsCmds+0x8>
 804bd16:	bf00      	nop
 804bd18:	20003004 	.word	0x20003004

0804bd1c <LoRaMacCommandsGetSizeSerializedCmds>:

LoRaMacCommandStatus_t LoRaMacCommandsGetSizeSerializedCmds( size_t* size )
{
    if( size == NULL )
 804bd1c:	b128      	cbz	r0, 804bd2a <LoRaMacCommandsGetSizeSerializedCmds+0xe>
    {
        return LORAMAC_COMMANDS_ERROR_NPE;
    }
    *size = NvmCtx.SerializedCmdsSize;
 804bd1e:	4b04      	ldr	r3, [pc, #16]	; (804bd30 <LoRaMacCommandsGetSizeSerializedCmds+0x14>)
 804bd20:	f8d3 30fc 	ldr.w	r3, [r3, #252]	; 0xfc
 804bd24:	6003      	str	r3, [r0, #0]
    return LORAMAC_COMMANDS_SUCCESS;
 804bd26:	2000      	movs	r0, #0
 804bd28:	4770      	bx	lr
        return LORAMAC_COMMANDS_ERROR_NPE;
 804bd2a:	2001      	movs	r0, #1
}
 804bd2c:	4770      	bx	lr
 804bd2e:	bf00      	nop
 804bd30:	20003004 	.word	0x20003004

0804bd34 <LoRaMacCommandsSerializeCmds>:

LoRaMacCommandStatus_t LoRaMacCommandsSerializeCmds( size_t availableSize, size_t* effectiveSize, uint8_t* buffer )
{
 804bd34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 804bd36:	4607      	mov	r7, r0
    if( ( buffer == NULL ) || ( effectiveSize == NULL ) )
 804bd38:	4616      	mov	r6, r2
 804bd3a:	b1ca      	cbz	r2, 804bd70 <LoRaMacCommandsSerializeCmds+0x3c>
 804bd3c:	b1c1      	cbz	r1, 804bd70 <LoRaMacCommandsSerializeCmds+0x3c>
    {
        return LORAMAC_COMMANDS_ERROR_NPE;
    }
    MacCommand_t* curElement;
    curElement = NvmCtx.MacCommandList.First;
 804bd3e:	4b0d      	ldr	r3, [pc, #52]	; (804bd74 <LoRaMacCommandsSerializeCmds+0x40>)
 804bd40:	685c      	ldr	r4, [r3, #4]
    uint8_t itr = 0;
 804bd42:	2300      	movs	r3, #0

    // Loop through all elements
    while( curElement != NULL )
 804bd44:	b90c      	cbnz	r4, 804bd4a <LoRaMacCommandsSerializeCmds+0x16>
            break;
        }
        curElement = curElement->Next;
    }

    return LORAMAC_COMMANDS_SUCCESS;
 804bd46:	2000      	movs	r0, #0
 804bd48:	e013      	b.n	804bd72 <LoRaMacCommandsSerializeCmds+0x3e>
        if( ( availableSize - itr ) >= ( CID_FIELD_SIZE + curElement->PayloadSize ) )
 804bd4a:	68a2      	ldr	r2, [r4, #8]
 804bd4c:	1af9      	subs	r1, r7, r3
 804bd4e:	3201      	adds	r2, #1
 804bd50:	4291      	cmp	r1, r2
 804bd52:	d3f8      	bcc.n	804bd46 <LoRaMacCommandsSerializeCmds+0x12>
            buffer[itr++] = curElement->CID;
 804bd54:	7922      	ldrb	r2, [r4, #4]
 804bd56:	54f2      	strb	r2, [r6, r3]
 804bd58:	1c5d      	adds	r5, r3, #1
 804bd5a:	b2ed      	uxtb	r5, r5
            memcpy1( &buffer[itr], curElement->Payload, curElement->PayloadSize );
 804bd5c:	8922      	ldrh	r2, [r4, #8]
 804bd5e:	1d61      	adds	r1, r4, #5
 804bd60:	1970      	adds	r0, r6, r5
 804bd62:	f002 fd5a 	bl	804e81a <memcpy1>
            itr = itr + curElement->PayloadSize;
 804bd66:	68a3      	ldr	r3, [r4, #8]
        curElement = curElement->Next;
 804bd68:	6824      	ldr	r4, [r4, #0]
            itr = itr + curElement->PayloadSize;
 804bd6a:	441d      	add	r5, r3
 804bd6c:	b2eb      	uxtb	r3, r5
 804bd6e:	e7e9      	b.n	804bd44 <LoRaMacCommandsSerializeCmds+0x10>
        return LORAMAC_COMMANDS_ERROR_NPE;
 804bd70:	2001      	movs	r0, #1
}
 804bd72:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 804bd74:	20003004 	.word	0x20003004

0804bd78 <LoRaMacCommandsStickyCmdsPending>:

LoRaMacCommandStatus_t LoRaMacCommandsStickyCmdsPending( bool* cmdsPending )
{
    if( cmdsPending == NULL )
 804bd78:	b160      	cbz	r0, 804bd94 <LoRaMacCommandsStickyCmdsPending+0x1c>
    {
        return LORAMAC_COMMANDS_ERROR_NPE;
    }
    MacCommand_t* curElement;
    curElement = NvmCtx.MacCommandList.First;
 804bd7a:	4b07      	ldr	r3, [pc, #28]	; (804bd98 <LoRaMacCommandsStickyCmdsPending+0x20>)

    *cmdsPending = false;
 804bd7c:	2200      	movs	r2, #0
    curElement = NvmCtx.MacCommandList.First;
 804bd7e:	685b      	ldr	r3, [r3, #4]
    *cmdsPending = false;
 804bd80:	7002      	strb	r2, [r0, #0]

    // Loop through all elements
    while( curElement != NULL )
 804bd82:	b11b      	cbz	r3, 804bd8c <LoRaMacCommandsStickyCmdsPending+0x14>
    {
        if( curElement->IsSticky == true )
 804bd84:	7b1a      	ldrb	r2, [r3, #12]
 804bd86:	b11a      	cbz	r2, 804bd90 <LoRaMacCommandsStickyCmdsPending+0x18>
        {
            // Found one sticky MAC command
            *cmdsPending = true;
 804bd88:	2301      	movs	r3, #1
 804bd8a:	7003      	strb	r3, [r0, #0]
            return LORAMAC_COMMANDS_SUCCESS;
 804bd8c:	2000      	movs	r0, #0
 804bd8e:	4770      	bx	lr
        }
        curElement = curElement->Next;
 804bd90:	681b      	ldr	r3, [r3, #0]
 804bd92:	e7f6      	b.n	804bd82 <LoRaMacCommandsStickyCmdsPending+0xa>
        return LORAMAC_COMMANDS_ERROR_NPE;
 804bd94:	2001      	movs	r0, #1
    }

    return LORAMAC_COMMANDS_SUCCESS;
}
 804bd96:	4770      	bx	lr
 804bd98:	20003004 	.word	0x20003004

0804bd9c <LoRaMacConfirmQueueInit>:
    }
    return NULL;
}

void LoRaMacConfirmQueueInit( LoRaMacPrimitives_t* primitives, LoRaMacConfirmQueueNvmEvent confirmQueueNvmCtxChanged )
{
 804bd9c:	b538      	push	{r3, r4, r5, lr}
    ConfirmQueueCtx.Primitives = primitives;
 804bd9e:	4c0a      	ldr	r4, [pc, #40]	; (804bdc8 <LoRaMacConfirmQueueInit+0x2c>)
 804bda0:	4623      	mov	r3, r4

    // Assign nvm context
    ConfirmQueueCtx.ConfirmQueueNvmCtx = &ConfirmQueueNvmCtx;

    // Init counter
    ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt = 0;
 804bda2:	2200      	movs	r2, #0
    ConfirmQueueCtx.Primitives = primitives;
 804bda4:	f843 0b14 	str.w	r0, [r3], #20
{
 804bda8:	460d      	mov	r5, r1
    ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt = 0;
 804bdaa:	f884 2028 	strb.w	r2, [r4, #40]	; 0x28

    // Init buffer
    ConfirmQueueCtx.BufferStart = ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueue;
    ConfirmQueueCtx.BufferEnd = ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueue;

    memset1( ( uint8_t* )ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueue, 0xFF, sizeof( ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueue ) );
 804bdae:	4618      	mov	r0, r3
 804bdb0:	2214      	movs	r2, #20
 804bdb2:	21ff      	movs	r1, #255	; 0xff
    ConfirmQueueCtx.ConfirmQueueNvmCtx = &ConfirmQueueNvmCtx;
 804bdb4:	6123      	str	r3, [r4, #16]
    ConfirmQueueCtx.BufferEnd = ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueue;
 804bdb6:	e9c4 3301 	strd	r3, r3, [r4, #4]
    memset1( ( uint8_t* )ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueue, 0xFF, sizeof( ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueue ) );
 804bdba:	f002 fd42 	bl	804e842 <memset1>

    // Common status
    ConfirmQueueCtx.ConfirmQueueNvmCtx->CommonStatus = LORAMAC_EVENT_INFO_STATUS_ERROR;
 804bdbe:	6923      	ldr	r3, [r4, #16]

    // Assign callback
    ConfirmQueueCtx.LoRaMacConfirmQueueNvmEvent = confirmQueueNvmCtxChanged;
 804bdc0:	60e5      	str	r5, [r4, #12]
    ConfirmQueueCtx.ConfirmQueueNvmCtx->CommonStatus = LORAMAC_EVENT_INFO_STATUS_ERROR;
 804bdc2:	2201      	movs	r2, #1
 804bdc4:	755a      	strb	r2, [r3, #21]
}
 804bdc6:	bd38      	pop	{r3, r4, r5, pc}
 804bdc8:	20003104 	.word	0x20003104

0804bdcc <LoRaMacConfirmQueueRestoreNvmCtx>:

bool LoRaMacConfirmQueueRestoreNvmCtx( void* confirmQueueNvmCtx )
{
 804bdcc:	b508      	push	{r3, lr}
    // Restore module context
    if( confirmQueueNvmCtx != NULL )
 804bdce:	b128      	cbz	r0, 804bddc <LoRaMacConfirmQueueRestoreNvmCtx+0x10>
    {
        memcpy1( ( uint8_t* )&ConfirmQueueNvmCtx, ( uint8_t* ) confirmQueueNvmCtx, sizeof( ConfirmQueueNvmCtx ) );
 804bdd0:	4601      	mov	r1, r0
 804bdd2:	2216      	movs	r2, #22
 804bdd4:	4802      	ldr	r0, [pc, #8]	; (804bde0 <LoRaMacConfirmQueueRestoreNvmCtx+0x14>)
 804bdd6:	f002 fd20 	bl	804e81a <memcpy1>
        return true;
 804bdda:	2001      	movs	r0, #1
    }
    else
    {
        return false;
    }
}
 804bddc:	bd08      	pop	{r3, pc}
 804bdde:	bf00      	nop
 804bde0:	20003118 	.word	0x20003118

0804bde4 <LoRaMacConfirmQueueGetNvmCtx>:

void* LoRaMacConfirmQueueGetNvmCtx( size_t* confirmQueueNvmCtxSize )
{
    *confirmQueueNvmCtxSize = sizeof( ConfirmQueueNvmCtx );
 804bde4:	2316      	movs	r3, #22
 804bde6:	6003      	str	r3, [r0, #0]
    return &ConfirmQueueNvmCtx;
}
 804bde8:	4800      	ldr	r0, [pc, #0]	; (804bdec <LoRaMacConfirmQueueGetNvmCtx+0x8>)
 804bdea:	4770      	bx	lr
 804bdec:	20003118 	.word	0x20003118

0804bdf0 <LoRaMacConfirmQueueAdd>:

bool LoRaMacConfirmQueueAdd( MlmeConfirmQueue_t* mlmeConfirm )
{
 804bdf0:	b510      	push	{r4, lr}
    if( ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt >= LORA_MAC_MLME_CONFIRM_QUEUE_LEN )
 804bdf2:	490d      	ldr	r1, [pc, #52]	; (804be28 <LoRaMacConfirmQueueAdd+0x38>)
 804bdf4:	690b      	ldr	r3, [r1, #16]
 804bdf6:	7d1a      	ldrb	r2, [r3, #20]
 804bdf8:	2a04      	cmp	r2, #4
 804bdfa:	d813      	bhi.n	804be24 <LoRaMacConfirmQueueAdd+0x34>
        // Protect the buffer against overwrites
        return false;
    }

    // Add the element to the ring buffer
    ConfirmQueueCtx.BufferEnd->Request = mlmeConfirm->Request;
 804bdfc:	688a      	ldr	r2, [r1, #8]
 804bdfe:	7804      	ldrb	r4, [r0, #0]
 804be00:	7014      	strb	r4, [r2, #0]
    ConfirmQueueCtx.BufferEnd->Status = mlmeConfirm->Status;
 804be02:	7844      	ldrb	r4, [r0, #1]
    ConfirmQueueCtx.BufferEnd->RestrictCommonReadyToHandle = mlmeConfirm->RestrictCommonReadyToHandle;
 804be04:	78c0      	ldrb	r0, [r0, #3]
 804be06:	70d0      	strb	r0, [r2, #3]
    ConfirmQueueCtx.BufferEnd->ReadyToHandle = false;
 804be08:	2000      	movs	r0, #0
    ConfirmQueueCtx.BufferEnd->Status = mlmeConfirm->Status;
 804be0a:	7054      	strb	r4, [r2, #1]
    ConfirmQueueCtx.BufferEnd->ReadyToHandle = false;
 804be0c:	7090      	strb	r0, [r2, #2]
    // Increase counter
    ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt++;
 804be0e:	7d18      	ldrb	r0, [r3, #20]
 804be10:	3001      	adds	r0, #1
 804be12:	7518      	strb	r0, [r3, #20]
    if( bufferPointer == &ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueue[LORA_MAC_MLME_CONFIRM_QUEUE_LEN - 1] )
 804be14:	f103 0010 	add.w	r0, r3, #16
 804be18:	4282      	cmp	r2, r0
        bufferPointer++;
 804be1a:	bf18      	it	ne
 804be1c:	1d13      	addne	r3, r2, #4
    // Update end pointer
    ConfirmQueueCtx.BufferEnd = IncreaseBufferPointer( ConfirmQueueCtx.BufferEnd );
 804be1e:	608b      	str	r3, [r1, #8]

    return true;
 804be20:	2001      	movs	r0, #1
}
 804be22:	bd10      	pop	{r4, pc}
        return false;
 804be24:	2000      	movs	r0, #0
 804be26:	e7fc      	b.n	804be22 <LoRaMacConfirmQueueAdd+0x32>
 804be28:	20003104 	.word	0x20003104

0804be2c <LoRaMacConfirmQueueRemoveFirst>:
    return true;
}

bool LoRaMacConfirmQueueRemoveFirst( void )
{
    if( ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt == 0 )
 804be2c:	4a07      	ldr	r2, [pc, #28]	; (804be4c <LoRaMacConfirmQueueRemoveFirst+0x20>)
 804be2e:	6913      	ldr	r3, [r2, #16]
 804be30:	7d18      	ldrb	r0, [r3, #20]
 804be32:	b148      	cbz	r0, 804be48 <LoRaMacConfirmQueueRemoveFirst+0x1c>
    }

    // Increase counter
    ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt--;
    // Update start pointer
    ConfirmQueueCtx.BufferStart = IncreaseBufferPointer( ConfirmQueueCtx.BufferStart );
 804be34:	6851      	ldr	r1, [r2, #4]
    ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt--;
 804be36:	3801      	subs	r0, #1
 804be38:	7518      	strb	r0, [r3, #20]
    if( bufferPointer == &ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueue[LORA_MAC_MLME_CONFIRM_QUEUE_LEN - 1] )
 804be3a:	f103 0010 	add.w	r0, r3, #16
 804be3e:	4281      	cmp	r1, r0
        bufferPointer++;
 804be40:	bf18      	it	ne
 804be42:	1d0b      	addne	r3, r1, #4
    ConfirmQueueCtx.BufferStart = IncreaseBufferPointer( ConfirmQueueCtx.BufferStart );
 804be44:	6053      	str	r3, [r2, #4]

    return true;
 804be46:	2001      	movs	r0, #1
}
 804be48:	4770      	bx	lr
 804be4a:	bf00      	nop
 804be4c:	20003104 	.word	0x20003104

0804be50 <LoRaMacConfirmQueueSetStatus>:

void LoRaMacConfirmQueueSetStatus( LoRaMacEventInfoStatus_t status, Mlme_t request )
{
 804be50:	b570      	push	{r4, r5, r6, lr}
    MlmeConfirmQueue_t* element = NULL;

    if( ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt > 0 )
 804be52:	4c0b      	ldr	r4, [pc, #44]	; (804be80 <LoRaMacConfirmQueueSetStatus+0x30>)
 804be54:	6922      	ldr	r2, [r4, #16]
 804be56:	7d13      	ldrb	r3, [r2, #20]
 804be58:	b12b      	cbz	r3, 804be66 <LoRaMacConfirmQueueSetStatus+0x16>
    {
        element = GetElement( request, ConfirmQueueCtx.BufferStart, ConfirmQueueCtx.BufferEnd );
 804be5a:	e9d4 3401 	ldrd	r3, r4, [r4, #4]
    if( bufferPointer == &ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueue[LORA_MAC_MLME_CONFIRM_QUEUE_LEN - 1] )
 804be5e:	f102 0510 	add.w	r5, r2, #16
    while( element != bufferEnd )
 804be62:	429c      	cmp	r4, r3
 804be64:	d100      	bne.n	804be68 <LoRaMacConfirmQueueSetStatus+0x18>
        {
            element->Status = status;
            element->ReadyToHandle = true;
        }
    }
}
 804be66:	bd70      	pop	{r4, r5, r6, pc}
        if( element->Request == request )
 804be68:	781e      	ldrb	r6, [r3, #0]
 804be6a:	428e      	cmp	r6, r1
 804be6c:	d004      	beq.n	804be78 <LoRaMacConfirmQueueSetStatus+0x28>
    if( bufferPointer == &ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueue[LORA_MAC_MLME_CONFIRM_QUEUE_LEN - 1] )
 804be6e:	42ab      	cmp	r3, r5
        bufferPointer = ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueue;
 804be70:	bf0c      	ite	eq
 804be72:	4613      	moveq	r3, r2
        bufferPointer++;
 804be74:	3304      	addne	r3, #4
 804be76:	e7f4      	b.n	804be62 <LoRaMacConfirmQueueSetStatus+0x12>
            element->ReadyToHandle = true;
 804be78:	2201      	movs	r2, #1
            element->Status = status;
 804be7a:	7058      	strb	r0, [r3, #1]
            element->ReadyToHandle = true;
 804be7c:	709a      	strb	r2, [r3, #2]
 804be7e:	e7f2      	b.n	804be66 <LoRaMacConfirmQueueSetStatus+0x16>
 804be80:	20003104 	.word	0x20003104

0804be84 <LoRaMacConfirmQueueGetStatus>:

LoRaMacEventInfoStatus_t LoRaMacConfirmQueueGetStatus( Mlme_t request )
{
 804be84:	b530      	push	{r4, r5, lr}
    MlmeConfirmQueue_t* element = NULL;

    if( ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt > 0 )
 804be86:	490b      	ldr	r1, [pc, #44]	; (804beb4 <LoRaMacConfirmQueueGetStatus+0x30>)
 804be88:	690a      	ldr	r2, [r1, #16]
 804be8a:	7d13      	ldrb	r3, [r2, #20]
 804be8c:	b12b      	cbz	r3, 804be9a <LoRaMacConfirmQueueGetStatus+0x16>
    {
        element = GetElement( request, ConfirmQueueCtx.BufferStart, ConfirmQueueCtx.BufferEnd );
 804be8e:	e9d1 3101 	ldrd	r3, r1, [r1, #4]
    if( bufferPointer == &ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueue[LORA_MAC_MLME_CONFIRM_QUEUE_LEN - 1] )
 804be92:	f102 0410 	add.w	r4, r2, #16
    while( element != bufferEnd )
 804be96:	4299      	cmp	r1, r3
 804be98:	d101      	bne.n	804be9e <LoRaMacConfirmQueueGetStatus+0x1a>
        if( element != NULL )
        {
            return element->Status;
        }
    }
    return LORAMAC_EVENT_INFO_STATUS_ERROR;
 804be9a:	2001      	movs	r0, #1
}
 804be9c:	bd30      	pop	{r4, r5, pc}
        if( element->Request == request )
 804be9e:	781d      	ldrb	r5, [r3, #0]
 804bea0:	4285      	cmp	r5, r0
 804bea2:	d004      	beq.n	804beae <LoRaMacConfirmQueueGetStatus+0x2a>
    if( bufferPointer == &ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueue[LORA_MAC_MLME_CONFIRM_QUEUE_LEN - 1] )
 804bea4:	42a3      	cmp	r3, r4
        bufferPointer = ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueue;
 804bea6:	bf0c      	ite	eq
 804bea8:	4613      	moveq	r3, r2
        bufferPointer++;
 804beaa:	3304      	addne	r3, #4
 804beac:	e7f3      	b.n	804be96 <LoRaMacConfirmQueueGetStatus+0x12>
            return element->Status;
 804beae:	7858      	ldrb	r0, [r3, #1]
 804beb0:	e7f4      	b.n	804be9c <LoRaMacConfirmQueueGetStatus+0x18>
 804beb2:	bf00      	nop
 804beb4:	20003104 	.word	0x20003104

0804beb8 <LoRaMacConfirmQueueSetStatusCmn>:

void LoRaMacConfirmQueueSetStatusCmn( LoRaMacEventInfoStatus_t status )
{
 804beb8:	b570      	push	{r4, r5, r6, lr}
    MlmeConfirmQueue_t* element = ConfirmQueueCtx.BufferStart;
 804beba:	490a      	ldr	r1, [pc, #40]	; (804bee4 <LoRaMacConfirmQueueSetStatusCmn+0x2c>)

    ConfirmQueueCtx.ConfirmQueueNvmCtx->CommonStatus = status;
 804bebc:	690a      	ldr	r2, [r1, #16]
    MlmeConfirmQueue_t* element = ConfirmQueueCtx.BufferStart;
 804bebe:	684b      	ldr	r3, [r1, #4]

    if( ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt > 0 )
 804bec0:	7d14      	ldrb	r4, [r2, #20]
    ConfirmQueueCtx.ConfirmQueueNvmCtx->CommonStatus = status;
 804bec2:	7550      	strb	r0, [r2, #21]
    if( ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt > 0 )
 804bec4:	b16c      	cbz	r4, 804bee2 <LoRaMacConfirmQueueSetStatusCmn+0x2a>
            if( element->RestrictCommonReadyToHandle == false )
            {
                element->ReadyToHandle = true;
            }
            element = IncreaseBufferPointer( element );
        }while( element != ConfirmQueueCtx.BufferEnd );
 804bec6:	6889      	ldr	r1, [r1, #8]
                element->ReadyToHandle = true;
 804bec8:	2501      	movs	r5, #1
    if( bufferPointer == &ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueue[LORA_MAC_MLME_CONFIRM_QUEUE_LEN - 1] )
 804beca:	f102 0410 	add.w	r4, r2, #16
            if( element->RestrictCommonReadyToHandle == false )
 804bece:	78de      	ldrb	r6, [r3, #3]
            element->Status = status;
 804bed0:	7058      	strb	r0, [r3, #1]
            if( element->RestrictCommonReadyToHandle == false )
 804bed2:	b906      	cbnz	r6, 804bed6 <LoRaMacConfirmQueueSetStatusCmn+0x1e>
                element->ReadyToHandle = true;
 804bed4:	709d      	strb	r5, [r3, #2]
    if( bufferPointer == &ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueue[LORA_MAC_MLME_CONFIRM_QUEUE_LEN - 1] )
 804bed6:	42a3      	cmp	r3, r4
        bufferPointer = ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueue;
 804bed8:	bf0c      	ite	eq
 804beda:	4613      	moveq	r3, r2
        bufferPointer++;
 804bedc:	3304      	addne	r3, #4
        }while( element != ConfirmQueueCtx.BufferEnd );
 804bede:	4299      	cmp	r1, r3
 804bee0:	d1f5      	bne.n	804bece <LoRaMacConfirmQueueSetStatusCmn+0x16>
    }
}
 804bee2:	bd70      	pop	{r4, r5, r6, pc}
 804bee4:	20003104 	.word	0x20003104

0804bee8 <LoRaMacConfirmQueueIsCmdActive>:
    return ConfirmQueueCtx.ConfirmQueueNvmCtx->CommonStatus;
}

bool LoRaMacConfirmQueueIsCmdActive( Mlme_t request )
{
    if( GetElement( request, ConfirmQueueCtx.BufferStart, ConfirmQueueCtx.BufferEnd ) != NULL )
 804bee8:	4a0a      	ldr	r2, [pc, #40]	; (804bf14 <LoRaMacConfirmQueueIsCmdActive+0x2c>)
 804beea:	e9d2 3101 	ldrd	r3, r1, [r2, #4]
    if( bufferPointer == &ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueue[LORA_MAC_MLME_CONFIRM_QUEUE_LEN - 1] )
 804beee:	6912      	ldr	r2, [r2, #16]
{
 804bef0:	b530      	push	{r4, r5, lr}
    if( bufferPointer == &ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueue[LORA_MAC_MLME_CONFIRM_QUEUE_LEN - 1] )
 804bef2:	f102 0410 	add.w	r4, r2, #16
    while( element != bufferEnd )
 804bef6:	4299      	cmp	r1, r3
 804bef8:	d101      	bne.n	804befe <LoRaMacConfirmQueueIsCmdActive+0x16>
    {
        return true;
    }
    return false;
 804befa:	2000      	movs	r0, #0
}
 804befc:	bd30      	pop	{r4, r5, pc}
        if( element->Request == request )
 804befe:	781d      	ldrb	r5, [r3, #0]
 804bf00:	4285      	cmp	r5, r0
 804bf02:	d004      	beq.n	804bf0e <LoRaMacConfirmQueueIsCmdActive+0x26>
    if( bufferPointer == &ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueue[LORA_MAC_MLME_CONFIRM_QUEUE_LEN - 1] )
 804bf04:	42a3      	cmp	r3, r4
        bufferPointer++;
 804bf06:	bf14      	ite	ne
 804bf08:	3304      	addne	r3, #4
        bufferPointer = ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueue;
 804bf0a:	4613      	moveq	r3, r2
 804bf0c:	e7f3      	b.n	804bef6 <LoRaMacConfirmQueueIsCmdActive+0xe>
        return true;
 804bf0e:	2001      	movs	r0, #1
 804bf10:	e7f4      	b.n	804befc <LoRaMacConfirmQueueIsCmdActive+0x14>
 804bf12:	bf00      	nop
 804bf14:	20003104 	.word	0x20003104

0804bf18 <LoRaMacConfirmQueueHandleCb>:

void LoRaMacConfirmQueueHandleCb( MlmeConfirm_t* mlmeConfirm )
{
 804bf18:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
    uint8_t nbElements = ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt;
 804bf1c:	4c13      	ldr	r4, [pc, #76]	; (804bf6c <LoRaMacConfirmQueueHandleCb+0x54>)
 804bf1e:	6923      	ldr	r3, [r4, #16]
 804bf20:	f893 8014 	ldrb.w	r8, [r3, #20]
{
 804bf24:	4606      	mov	r6, r0
    bool readyToHandle = false;
    MlmeConfirmQueue_t mlmeConfirmToStore;

    for( uint8_t i = 0; i < nbElements; i++ )
 804bf26:	2500      	movs	r5, #0
 804bf28:	b2eb      	uxtb	r3, r5
 804bf2a:	4598      	cmp	r8, r3
 804bf2c:	d802      	bhi.n	804bf34 <LoRaMacConfirmQueueHandleCb+0x1c>
        {
            // Add a request which has not been finished again to the queue
            LoRaMacConfirmQueueAdd( &mlmeConfirmToStore );
        }
    }
}
 804bf2e:	b002      	add	sp, #8
 804bf30:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        mlmeConfirm->MlmeRequest = ConfirmQueueCtx.BufferStart->Request;
 804bf34:	6863      	ldr	r3, [r4, #4]
        readyToHandle = ConfirmQueueCtx.BufferStart->ReadyToHandle;
 804bf36:	789f      	ldrb	r7, [r3, #2]
        mlmeConfirm->MlmeRequest = ConfirmQueueCtx.BufferStart->Request;
 804bf38:	7819      	ldrb	r1, [r3, #0]
        mlmeConfirm->Status = ConfirmQueueCtx.BufferStart->Status;
 804bf3a:	785a      	ldrb	r2, [r3, #1]
        mlmeConfirm->MlmeRequest = ConfirmQueueCtx.BufferStart->Request;
 804bf3c:	7031      	strb	r1, [r6, #0]
        mlmeConfirm->Status = ConfirmQueueCtx.BufferStart->Status;
 804bf3e:	7072      	strb	r2, [r6, #1]
        if( readyToHandle == true )
 804bf40:	b15f      	cbz	r7, 804bf5a <LoRaMacConfirmQueueHandleCb+0x42>
            ConfirmQueueCtx.Primitives->MacMlmeConfirm( mlmeConfirm );
 804bf42:	6823      	ldr	r3, [r4, #0]
 804bf44:	4630      	mov	r0, r6
 804bf46:	689b      	ldr	r3, [r3, #8]
 804bf48:	4798      	blx	r3
        LoRaMacConfirmQueueRemoveFirst( );
 804bf4a:	f7ff ff6f 	bl	804be2c <LoRaMacConfirmQueueRemoveFirst>
        if( readyToHandle == false )
 804bf4e:	b917      	cbnz	r7, 804bf56 <LoRaMacConfirmQueueHandleCb+0x3e>
            LoRaMacConfirmQueueAdd( &mlmeConfirmToStore );
 804bf50:	a801      	add	r0, sp, #4
 804bf52:	f7ff ff4d 	bl	804bdf0 <LoRaMacConfirmQueueAdd>
 804bf56:	3501      	adds	r5, #1
 804bf58:	e7e6      	b.n	804bf28 <LoRaMacConfirmQueueHandleCb+0x10>
            mlmeConfirmToStore.RestrictCommonReadyToHandle = ConfirmQueueCtx.BufferStart->RestrictCommonReadyToHandle;
 804bf5a:	78db      	ldrb	r3, [r3, #3]
            mlmeConfirmToStore.Request = ConfirmQueueCtx.BufferStart->Request;
 804bf5c:	f88d 1004 	strb.w	r1, [sp, #4]
            mlmeConfirmToStore.Status = ConfirmQueueCtx.BufferStart->Status;
 804bf60:	f88d 2005 	strb.w	r2, [sp, #5]
            mlmeConfirmToStore.RestrictCommonReadyToHandle = ConfirmQueueCtx.BufferStart->RestrictCommonReadyToHandle;
 804bf64:	f88d 3007 	strb.w	r3, [sp, #7]
 804bf68:	e7ef      	b.n	804bf4a <LoRaMacConfirmQueueHandleCb+0x32>
 804bf6a:	bf00      	nop
 804bf6c:	20003104 	.word	0x20003104

0804bf70 <LoRaMacConfirmQueueGetCnt>:

uint8_t LoRaMacConfirmQueueGetCnt( void )
{
    return ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt;
 804bf70:	4b01      	ldr	r3, [pc, #4]	; (804bf78 <LoRaMacConfirmQueueGetCnt+0x8>)
 804bf72:	691b      	ldr	r3, [r3, #16]
}
 804bf74:	7d18      	ldrb	r0, [r3, #20]
 804bf76:	4770      	bx	lr
 804bf78:	20003104 	.word	0x20003104

0804bf7c <LoRaMacConfirmQueueIsFull>:

bool LoRaMacConfirmQueueIsFull( void )
{
    if( ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt >= LORA_MAC_MLME_CONFIRM_QUEUE_LEN )
 804bf7c:	4b03      	ldr	r3, [pc, #12]	; (804bf8c <LoRaMacConfirmQueueIsFull+0x10>)
 804bf7e:	691b      	ldr	r3, [r3, #16]
 804bf80:	7d18      	ldrb	r0, [r3, #20]
    }
    else
    {
        return false;
    }
}
 804bf82:	2804      	cmp	r0, #4
 804bf84:	bf94      	ite	ls
 804bf86:	2000      	movls	r0, #0
 804bf88:	2001      	movhi	r0, #1
 804bf8a:	4770      	bx	lr
 804bf8c:	20003104 	.word	0x20003104

0804bf90 <GetLastFcntDown>:
{
    if( lastDown == NULL )
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
    }
    switch( fCntID )
 804bf90:	3801      	subs	r0, #1
 804bf92:	2806      	cmp	r0, #6
 804bf94:	d82b      	bhi.n	804bfee <GetLastFcntDown+0x5e>
 804bf96:	e8df f000 	tbb	[pc, r0]
 804bf9a:	0d04      	.short	0x0d04
 804bf9c:	221e1913 	.word	0x221e1913
 804bfa0:	26          	.byte	0x26
 804bfa1:	00          	.byte	0x00
    {
        case N_FCNT_DOWN:
            *lastDown = CryptoCtx.NvmCtx->FCntList.NFCntDown;
 804bfa2:	4b14      	ldr	r3, [pc, #80]	; (804bff4 <GetLastFcntDown+0x64>)
 804bfa4:	685a      	ldr	r2, [r3, #4]
 804bfa6:	4613      	mov	r3, r2
 804bfa8:	f853 0f10 	ldr.w	r0, [r3, #16]!
            CryptoCtx.NvmCtx->LastDownFCnt = &CryptoCtx.NvmCtx->FCntList.NFCntDown;
            break;
        case A_FCNT_DOWN:
            *lastDown = CryptoCtx.NvmCtx->FCntList.AFCntDown;
 804bfac:	6008      	str	r0, [r1, #0]
            CryptoCtx.NvmCtx->LastDownFCnt = &CryptoCtx.NvmCtx->FCntList.AFCntDown;
 804bfae:	6313      	str	r3, [r2, #48]	; 0x30
            *lastDown = CryptoCtx.NvmCtx->FCntList.McFCntDown3;
            break;
        default:
            return LORAMAC_CRYPTO_FAIL_FCNT_ID;
    }
    return LORAMAC_CRYPTO_SUCCESS;
 804bfb0:	2000      	movs	r0, #0
            break;
 804bfb2:	4770      	bx	lr
            *lastDown = CryptoCtx.NvmCtx->FCntList.AFCntDown;
 804bfb4:	4b0f      	ldr	r3, [pc, #60]	; (804bff4 <GetLastFcntDown+0x64>)
 804bfb6:	685a      	ldr	r2, [r3, #4]
 804bfb8:	4613      	mov	r3, r2
 804bfba:	f853 0f14 	ldr.w	r0, [r3, #20]!
 804bfbe:	e7f5      	b.n	804bfac <GetLastFcntDown+0x1c>
            *lastDown = CryptoCtx.NvmCtx->FCntList.FCntDown;
 804bfc0:	4b0c      	ldr	r3, [pc, #48]	; (804bff4 <GetLastFcntDown+0x64>)
 804bfc2:	685a      	ldr	r2, [r3, #4]
 804bfc4:	4613      	mov	r3, r2
 804bfc6:	f853 0f18 	ldr.w	r0, [r3, #24]!
 804bfca:	e7ef      	b.n	804bfac <GetLastFcntDown+0x1c>
            *lastDown = CryptoCtx.NvmCtx->FCntList.McFCntDown0;
 804bfcc:	4b09      	ldr	r3, [pc, #36]	; (804bff4 <GetLastFcntDown+0x64>)
 804bfce:	685b      	ldr	r3, [r3, #4]
 804bfd0:	69db      	ldr	r3, [r3, #28]
            *lastDown = CryptoCtx.NvmCtx->FCntList.McFCntDown3;
 804bfd2:	600b      	str	r3, [r1, #0]
 804bfd4:	e7ec      	b.n	804bfb0 <GetLastFcntDown+0x20>
            *lastDown = CryptoCtx.NvmCtx->FCntList.McFCntDown1;
 804bfd6:	4b07      	ldr	r3, [pc, #28]	; (804bff4 <GetLastFcntDown+0x64>)
 804bfd8:	685b      	ldr	r3, [r3, #4]
 804bfda:	6a1b      	ldr	r3, [r3, #32]
 804bfdc:	e7f9      	b.n	804bfd2 <GetLastFcntDown+0x42>
            *lastDown = CryptoCtx.NvmCtx->FCntList.McFCntDown2;
 804bfde:	4b05      	ldr	r3, [pc, #20]	; (804bff4 <GetLastFcntDown+0x64>)
 804bfe0:	685b      	ldr	r3, [r3, #4]
 804bfe2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 804bfe4:	e7f5      	b.n	804bfd2 <GetLastFcntDown+0x42>
            *lastDown = CryptoCtx.NvmCtx->FCntList.McFCntDown3;
 804bfe6:	4b03      	ldr	r3, [pc, #12]	; (804bff4 <GetLastFcntDown+0x64>)
 804bfe8:	685b      	ldr	r3, [r3, #4]
 804bfea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 804bfec:	e7f1      	b.n	804bfd2 <GetLastFcntDown+0x42>
            return LORAMAC_CRYPTO_FAIL_FCNT_ID;
 804bfee:	2005      	movs	r0, #5
}
 804bff0:	4770      	bx	lr
 804bff2:	bf00      	nop
 804bff4:	20003130 	.word	0x20003130

0804bff8 <DummyCB>:
 * Dummy callback in case if the user provides NULL function pointer
 */
static void DummyCB( void )
{
    return;
}
 804bff8:	4770      	bx	lr

0804bffa <PayloadEncrypt>:
{
 804bffa:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 804bffe:	b089      	sub	sp, #36	; 0x24
 804c000:	460f      	mov	r7, r1
 804c002:	4690      	mov	r8, r2
 804c004:	4699      	mov	r9, r3
 804c006:	9d11      	ldr	r5, [sp, #68]	; 0x44
    if( buffer == 0 )
 804c008:	4606      	mov	r6, r0
 804c00a:	2800      	cmp	r0, #0
 804c00c:	d058      	beq.n	804c0c0 <PayloadEncrypt+0xc6>
    uint8_t sBlock[16] = { 0 };
 804c00e:	2210      	movs	r2, #16
 804c010:	2100      	movs	r1, #0
 804c012:	4668      	mov	r0, sp
 804c014:	f004 ffab 	bl	8050f6e <memset>
    uint8_t aBlock[16] = { 0 };
 804c018:	2210      	movs	r2, #16
 804c01a:	2100      	movs	r1, #0
 804c01c:	eb0d 0002 	add.w	r0, sp, r2
 804c020:	f004 ffa5 	bl	8050f6e <memset>
    aBlock[5] = dir;
 804c024:	f89d 3040 	ldrb.w	r3, [sp, #64]	; 0x40
 804c028:	f88d 3015 	strb.w	r3, [sp, #21]
    aBlock[7] = ( address >> 8 ) & 0xFF;
 804c02c:	ea4f 2319 	mov.w	r3, r9, lsr #8
 804c030:	f88d 3017 	strb.w	r3, [sp, #23]
    aBlock[8] = ( address >> 16 ) & 0xFF;
 804c034:	ea4f 4319 	mov.w	r3, r9, lsr #16
 804c038:	f88d 3018 	strb.w	r3, [sp, #24]
    aBlock[11] = ( frameCounter >> 8 ) & 0xFF;
 804c03c:	0a2b      	lsrs	r3, r5, #8
    aBlock[0] = 0x01;
 804c03e:	2401      	movs	r4, #1
    aBlock[6] = address & 0xFF;
 804c040:	f88d 9016 	strb.w	r9, [sp, #22]
    aBlock[10] = frameCounter & 0xFF;
 804c044:	f88d 501a 	strb.w	r5, [sp, #26]
    aBlock[9] = ( address >> 24 ) & 0xFF;
 804c048:	ea4f 6919 	mov.w	r9, r9, lsr #24
    aBlock[11] = ( frameCounter >> 8 ) & 0xFF;
 804c04c:	f88d 301b 	strb.w	r3, [sp, #27]
    aBlock[12] = ( frameCounter >> 16 ) & 0xFF;
 804c050:	0c2b      	lsrs	r3, r5, #16
    aBlock[13] = ( frameCounter >> 24 ) & 0xFF;
 804c052:	0e2d      	lsrs	r5, r5, #24
 804c054:	f88d 501d 	strb.w	r5, [sp, #29]
    aBlock[0] = 0x01;
 804c058:	f88d 4010 	strb.w	r4, [sp, #16]
    aBlock[9] = ( address >> 24 ) & 0xFF;
 804c05c:	f88d 9019 	strb.w	r9, [sp, #25]
    aBlock[12] = ( frameCounter >> 16 ) & 0xFF;
 804c060:	f88d 301c 	strb.w	r3, [sp, #28]
    while( size > 0 )
 804c064:	463d      	mov	r5, r7
 804c066:	eba7 0905 	sub.w	r9, r7, r5
 804c06a:	2d00      	cmp	r5, #0
 804c06c:	fa5f f989 	uxtb.w	r9, r9
 804c070:	dc03      	bgt.n	804c07a <PayloadEncrypt+0x80>
    return LORAMAC_CRYPTO_SUCCESS;
 804c072:	2000      	movs	r0, #0
}
 804c074:	b009      	add	sp, #36	; 0x24
 804c076:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        if( SecureElementAesEncrypt( aBlock, 16, keyID, sBlock ) != SECURE_ELEMENT_SUCCESS )
 804c07a:	2110      	movs	r1, #16
        aBlock[15] = ctr & 0xFF;
 804c07c:	f88d 401f 	strb.w	r4, [sp, #31]
        if( SecureElementAesEncrypt( aBlock, 16, keyID, sBlock ) != SECURE_ELEMENT_SUCCESS )
 804c080:	466b      	mov	r3, sp
        ctr++;
 804c082:	3401      	adds	r4, #1
        if( SecureElementAesEncrypt( aBlock, 16, keyID, sBlock ) != SECURE_ELEMENT_SUCCESS )
 804c084:	4642      	mov	r2, r8
 804c086:	eb0d 0001 	add.w	r0, sp, r1
        ctr++;
 804c08a:	b2a4      	uxth	r4, r4
        if( SecureElementAesEncrypt( aBlock, 16, keyID, sBlock ) != SECURE_ELEMENT_SUCCESS )
 804c08c:	f7fc fe64 	bl	8048d58 <SecureElementAesEncrypt>
 804c090:	b9c0      	cbnz	r0, 804c0c4 <PayloadEncrypt+0xca>
        for( uint8_t i = 0; i < ( ( size > 16 ) ? 16 : size ); i++ )
 804c092:	2d10      	cmp	r5, #16
 804c094:	46ac      	mov	ip, r5
 804c096:	bfa8      	it	ge
 804c098:	f04f 0c10 	movge.w	ip, #16
 804c09c:	b2c3      	uxtb	r3, r0
 804c09e:	4563      	cmp	r3, ip
 804c0a0:	f100 0001 	add.w	r0, r0, #1
 804c0a4:	db02      	blt.n	804c0ac <PayloadEncrypt+0xb2>
 804c0a6:	3d10      	subs	r5, #16
 804c0a8:	b22d      	sxth	r5, r5
 804c0aa:	e7dc      	b.n	804c066 <PayloadEncrypt+0x6c>
            buffer[bufferIndex + i] = buffer[bufferIndex + i] ^ sBlock[i];
 804c0ac:	aa08      	add	r2, sp, #32
 804c0ae:	eb09 0103 	add.w	r1, r9, r3
 804c0b2:	4413      	add	r3, r2
 804c0b4:	5c72      	ldrb	r2, [r6, r1]
 804c0b6:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 804c0ba:	4053      	eors	r3, r2
 804c0bc:	5473      	strb	r3, [r6, r1]
 804c0be:	e7ed      	b.n	804c09c <PayloadEncrypt+0xa2>
        return LORAMAC_CRYPTO_ERROR_NPE;
 804c0c0:	200a      	movs	r0, #10
 804c0c2:	e7d7      	b.n	804c074 <PayloadEncrypt+0x7a>
            return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 804c0c4:	200f      	movs	r0, #15
 804c0c6:	e7d5      	b.n	804c074 <PayloadEncrypt+0x7a>

0804c0c8 <DeriveSessionKey10x>:
{
 804c0c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 804c0ca:	4604      	mov	r4, r0
 804c0cc:	b085      	sub	sp, #20
 804c0ce:	460f      	mov	r7, r1
 804c0d0:	4616      	mov	r6, r2
    if( ( joinNonce == 0 ) || ( netID == 0 ) || ( devNonce == 0 ) )
 804c0d2:	461d      	mov	r5, r3
 804c0d4:	b34b      	cbz	r3, 804c12a <DeriveSessionKey10x+0x62>
    uint8_t compBase[16] = { 0 };
 804c0d6:	2210      	movs	r2, #16
 804c0d8:	2100      	movs	r1, #0
 804c0da:	4668      	mov	r0, sp
 804c0dc:	f004 ff47 	bl	8050f6e <memset>
    switch( keyID )
 804c0e0:	2c08      	cmp	r4, #8
            compBase[0] = 0x01;
 804c0e2:	bf14      	ite	ne
 804c0e4:	2301      	movne	r3, #1
            compBase[0] = 0x02;
 804c0e6:	2302      	moveq	r3, #2
    memcpy1( compBase + 1, joinNonce, 3 );
 804c0e8:	2203      	movs	r2, #3
 804c0ea:	4639      	mov	r1, r7
 804c0ec:	f10d 0001 	add.w	r0, sp, #1
            compBase[0] = 0x02;
 804c0f0:	f88d 3000 	strb.w	r3, [sp]
    memcpy1( compBase + 1, joinNonce, 3 );
 804c0f4:	f002 fb91 	bl	804e81a <memcpy1>
    memcpy1( compBase + 4, netID, 3 );
 804c0f8:	2203      	movs	r2, #3
 804c0fa:	4631      	mov	r1, r6
 804c0fc:	a801      	add	r0, sp, #4
 804c0fe:	f002 fb8c 	bl	804e81a <memcpy1>
    memcpy1( compBase + 7, devNonce, 2 );
 804c102:	2202      	movs	r2, #2
 804c104:	4629      	mov	r1, r5
 804c106:	f10d 0007 	add.w	r0, sp, #7
 804c10a:	f002 fb86 	bl	804e81a <memcpy1>
    if( SecureElementDeriveAndStoreKey( CryptoCtx.NvmCtx->LrWanVersion, compBase, NWK_KEY, keyID ) != SECURE_ELEMENT_SUCCESS )
 804c10e:	4b08      	ldr	r3, [pc, #32]	; (804c130 <DeriveSessionKey10x+0x68>)
 804c110:	6858      	ldr	r0, [r3, #4]
 804c112:	2202      	movs	r2, #2
 804c114:	4623      	mov	r3, r4
 804c116:	4669      	mov	r1, sp
 804c118:	6800      	ldr	r0, [r0, #0]
 804c11a:	f7fc fe9a 	bl	8048e52 <SecureElementDeriveAndStoreKey>
    return LORAMAC_CRYPTO_SUCCESS;
 804c11e:	2800      	cmp	r0, #0
 804c120:	bf14      	ite	ne
 804c122:	200f      	movne	r0, #15
 804c124:	2000      	moveq	r0, #0
}
 804c126:	b005      	add	sp, #20
 804c128:	bdf0      	pop	{r4, r5, r6, r7, pc}
        return LORAMAC_CRYPTO_ERROR_NPE;
 804c12a:	200a      	movs	r0, #10
 804c12c:	e7fb      	b.n	804c126 <DeriveSessionKey10x+0x5e>
 804c12e:	bf00      	nop
 804c130:	20003130 	.word	0x20003130

0804c134 <LoRaMacCryptoDeriveMcKEKey.part.2>:
    }

    return LORAMAC_CRYPTO_SUCCESS;
}

LoRaMacCryptoStatus_t LoRaMacCryptoDeriveMcKEKey( KeyIdentifier_t keyID )
 804c134:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    // Prevent other keys than McRootKey
    if( keyID != MC_ROOT_KEY )
    {
        return LORAMAC_CRYPTO_ERROR_INVALID_KEY_ID;
    }
    uint8_t compBase[16] = { 0 };
 804c136:	2210      	movs	r2, #16
 804c138:	2100      	movs	r1, #0
 804c13a:	4668      	mov	r0, sp
 804c13c:	f004 ff17 	bl	8050f6e <memset>

    if( SecureElementDeriveAndStoreKey( CryptoCtx.NvmCtx->LrWanVersion, compBase, keyID, MC_KE_KEY ) != SECURE_ELEMENT_SUCCESS )
 804c140:	4b07      	ldr	r3, [pc, #28]	; (804c160 <LoRaMacCryptoDeriveMcKEKey.part.2+0x2c>)
 804c142:	6858      	ldr	r0, [r3, #4]
 804c144:	2209      	movs	r2, #9
 804c146:	237f      	movs	r3, #127	; 0x7f
 804c148:	4669      	mov	r1, sp
 804c14a:	6800      	ldr	r0, [r0, #0]
 804c14c:	f7fc fe81 	bl	8048e52 <SecureElementDeriveAndStoreKey>
 804c150:	2800      	cmp	r0, #0
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
    }

    return LORAMAC_CRYPTO_SUCCESS;
}
 804c152:	bf14      	ite	ne
 804c154:	200f      	movne	r0, #15
 804c156:	2000      	moveq	r0, #0
 804c158:	b005      	add	sp, #20
 804c15a:	f85d fb04 	ldr.w	pc, [sp], #4
 804c15e:	bf00      	nop
 804c160:	20003130 	.word	0x20003130

0804c164 <VerifyCmacB0.constprop.3>:
static LoRaMacCryptoStatus_t VerifyCmacB0( uint8_t* msg, uint16_t len, KeyIdentifier_t keyID, bool isAck, uint8_t dir, uint32_t devAddr, uint32_t fCnt, uint32_t expectedCmac )
 804c164:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 804c168:	b0c5      	sub	sp, #276	; 0x114
 804c16a:	460c      	mov	r4, r1
 804c16c:	4617      	mov	r7, r2
 804c16e:	4699      	mov	r9, r3
 804c170:	9e4c      	ldr	r6, [sp, #304]	; 0x130
 804c172:	9d4d      	ldr	r5, [sp, #308]	; 0x134
    if( msg == 0 )
 804c174:	4680      	mov	r8, r0
 804c176:	2800      	cmp	r0, #0
 804c178:	d053      	beq.n	804c222 <VerifyCmacB0.constprop.3+0xbe>
    if( len > CRYPTO_MAXMESSAGE_SIZE )
 804c17a:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
 804c17e:	d852      	bhi.n	804c226 <VerifyCmacB0.constprop.3+0xc2>
    memset1( micBuff, 0, CRYPTO_BUFFER_SIZE );
 804c180:	f44f 7288 	mov.w	r2, #272	; 0x110
 804c184:	2100      	movs	r1, #0
 804c186:	4668      	mov	r0, sp
 804c188:	f002 fb5b 	bl	804e842 <memset1>
    b0[0] = 0x49;
 804c18c:	2349      	movs	r3, #73	; 0x49
 804c18e:	f88d 3000 	strb.w	r3, [sp]
    if( ( isAck == true ) && ( dir == DOWNLINK ) )
 804c192:	f1b9 0f00 	cmp.w	r9, #0
 804c196:	d03f      	beq.n	804c218 <VerifyCmacB0.constprop.3+0xb4>
        confFCnt = ( uint16_t )( CryptoCtx.NvmCtx->FCntList.FCntUp % 65536 );
 804c198:	4b24      	ldr	r3, [pc, #144]	; (804c22c <VerifyCmacB0.constprop.3+0xc8>)
 804c19a:	685b      	ldr	r3, [r3, #4]
 804c19c:	68db      	ldr	r3, [r3, #12]
        b0[1] = confFCnt & 0xFF;
 804c19e:	f88d 3001 	strb.w	r3, [sp, #1]
        b0[2] = ( confFCnt >> 8 ) & 0xFF;
 804c1a2:	f3c3 2307 	ubfx	r3, r3, #8, #8
 804c1a6:	f88d 3002 	strb.w	r3, [sp, #2]
    b0[5] = dir;
 804c1aa:	2201      	movs	r2, #1
 804c1ac:	f88d 2005 	strb.w	r2, [sp, #5]
    b0[7] = ( devAddr >> 8 ) & 0xFF;
 804c1b0:	0a32      	lsrs	r2, r6, #8
 804c1b2:	f88d 2007 	strb.w	r2, [sp, #7]
    b0[8] = ( devAddr >> 16 ) & 0xFF;
 804c1b6:	0c32      	lsrs	r2, r6, #16
 804c1b8:	f88d 2008 	strb.w	r2, [sp, #8]
    b0[11] = ( fCnt >> 8 ) & 0xFF;
 804c1bc:	0a2a      	lsrs	r2, r5, #8
 804c1be:	f88d 200b 	strb.w	r2, [sp, #11]
    b0[12] = ( fCnt >> 16 ) & 0xFF;
 804c1c2:	0c2a      	lsrs	r2, r5, #16
    b0[3] = 0x00;
 804c1c4:	2300      	movs	r3, #0
    b0[6] = devAddr & 0xFF;
 804c1c6:	f88d 6006 	strb.w	r6, [sp, #6]
    b0[10] = fCnt & 0xFF;
 804c1ca:	f88d 500a 	strb.w	r5, [sp, #10]
    b0[12] = ( fCnt >> 16 ) & 0xFF;
 804c1ce:	f88d 200c 	strb.w	r2, [sp, #12]
    memcpy1( ( micBuff + MIC_BLOCK_BX_SIZE ), msg, len );
 804c1d2:	4641      	mov	r1, r8
 804c1d4:	4622      	mov	r2, r4
 804c1d6:	a804      	add	r0, sp, #16
    b0[9] = ( devAddr >> 24 ) & 0xFF;
 804c1d8:	0e36      	lsrs	r6, r6, #24
    b0[13] = ( fCnt >> 24 ) & 0xFF;
 804c1da:	0e2d      	lsrs	r5, r5, #24
    b0[3] = 0x00;
 804c1dc:	f88d 3003 	strb.w	r3, [sp, #3]
    b0[4] = 0x00;
 804c1e0:	f88d 3004 	strb.w	r3, [sp, #4]
    b0[14] = 0x00;
 804c1e4:	f88d 300e 	strb.w	r3, [sp, #14]
    b0[9] = ( devAddr >> 24 ) & 0xFF;
 804c1e8:	f88d 6009 	strb.w	r6, [sp, #9]
    b0[13] = ( fCnt >> 24 ) & 0xFF;
 804c1ec:	f88d 500d 	strb.w	r5, [sp, #13]
    b0[15] = msgLen & 0xFF;
 804c1f0:	f88d 400f 	strb.w	r4, [sp, #15]
    memcpy1( ( micBuff + MIC_BLOCK_BX_SIZE ), msg, len );
 804c1f4:	f002 fb11 	bl	804e81a <memcpy1>
    retval = SecureElementVerifyAesCmac( micBuff, ( len + MIC_BLOCK_BX_SIZE ), expectedCmac, keyID );
 804c1f8:	f104 0110 	add.w	r1, r4, #16
 804c1fc:	463b      	mov	r3, r7
 804c1fe:	9a4e      	ldr	r2, [sp, #312]	; 0x138
 804c200:	b289      	uxth	r1, r1
 804c202:	4668      	mov	r0, sp
 804c204:	f7fc fd90 	bl	8048d28 <SecureElementVerifyAesCmac>
    if( retval == SECURE_ELEMENT_SUCCESS )
 804c208:	b118      	cbz	r0, 804c212 <VerifyCmacB0.constprop.3+0xae>
    return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 804c20a:	2801      	cmp	r0, #1
 804c20c:	bf0c      	ite	eq
 804c20e:	2001      	moveq	r0, #1
 804c210:	200f      	movne	r0, #15
}
 804c212:	b045      	add	sp, #276	; 0x114
 804c214:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        b0[1] = 0x00;
 804c218:	f88d 9001 	strb.w	r9, [sp, #1]
        b0[2] = 0x00;
 804c21c:	f88d 9002 	strb.w	r9, [sp, #2]
 804c220:	e7c3      	b.n	804c1aa <VerifyCmacB0.constprop.3+0x46>
        return LORAMAC_CRYPTO_ERROR_NPE;
 804c222:	200a      	movs	r0, #10
 804c224:	e7f5      	b.n	804c212 <VerifyCmacB0.constprop.3+0xae>
        return LORAMAC_CRYPTO_ERROR_BUF_SIZE;
 804c226:	200e      	movs	r0, #14
 804c228:	e7f3      	b.n	804c212 <VerifyCmacB0.constprop.3+0xae>
 804c22a:	bf00      	nop
 804c22c:	20003130 	.word	0x20003130

0804c230 <LoRaMacCryptoInit>:
{
 804c230:	b538      	push	{r3, r4, r5, lr}
    CryptoCtx.NvmCtx = &NvmCryptoCtx;
 804c232:	4c11      	ldr	r4, [pc, #68]	; (804c278 <LoRaMacCryptoInit+0x48>)
 804c234:	f104 030c 	add.w	r3, r4, #12
 804c238:	6063      	str	r3, [r4, #4]
    if( cryptoNvmCtxChanged != 0 )
 804c23a:	b1d0      	cbz	r0, 804c272 <LoRaMacCryptoInit+0x42>
        CryptoCtx.EventCryptoNvmCtxChanged = cryptoNvmCtxChanged;
 804c23c:	60a0      	str	r0, [r4, #8]
    memset1( (uint8_t*) CryptoCtx.NvmCtx, 0, sizeof( LoRaMacCryptoNvmCtx_t ) );
 804c23e:	480f      	ldr	r0, [pc, #60]	; (804c27c <LoRaMacCryptoInit+0x4c>)
 804c240:	2234      	movs	r2, #52	; 0x34
 804c242:	2100      	movs	r1, #0
 804c244:	f002 fafd 	bl	804e842 <memset1>
    CryptoCtx.NvmCtx->LrWanVersion.Fields.Major = 1;
 804c248:	6863      	ldr	r3, [r4, #4]
    CryptoCtx.NvmCtx->LrWanVersion.Fields.Rfu = 0;
 804c24a:	4a0d      	ldr	r2, [pc, #52]	; (804c280 <LoRaMacCryptoInit+0x50>)
 804c24c:	601a      	str	r2, [r3, #0]
    CryptoCtx.NvmCtx->FCntList.FCntDown = FCNT_DOWN_INITAL_VALUE;
 804c24e:	4619      	mov	r1, r3
    CryptoCtx.NvmCtx->FCntList.NFCntDown = FCNT_DOWN_INITAL_VALUE;
 804c250:	f04f 32ff 	mov.w	r2, #4294967295
 804c254:	2500      	movs	r5, #0
 804c256:	e9c3 5203 	strd	r5, r2, [r3, #12]
    CryptoCtx.NvmCtx->FCntList.AFCntDown = FCNT_DOWN_INITAL_VALUE;
 804c25a:	615a      	str	r2, [r3, #20]
    CryptoCtx.NvmCtx->FCntList.FCntDown = FCNT_DOWN_INITAL_VALUE;
 804c25c:	f841 2f18 	str.w	r2, [r1, #24]!
    CryptoCtx.NvmCtx->FCntList.McFCntDown1 = FCNT_DOWN_INITAL_VALUE;
 804c260:	e9c3 2207 	strd	r2, r2, [r3, #28]
    CryptoCtx.NvmCtx->LastDownFCnt = &CryptoCtx.NvmCtx->FCntList.FCntDown;
 804c264:	6319      	str	r1, [r3, #48]	; 0x30
    CryptoCtx.NvmCtx->FCntList.McFCntDown3 = FCNT_DOWN_INITAL_VALUE;
 804c266:	e9c3 2209 	strd	r2, r2, [r3, #36]	; 0x24
    CryptoCtx.EventCryptoNvmCtxChanged( );
 804c26a:	68a3      	ldr	r3, [r4, #8]
 804c26c:	4798      	blx	r3
}
 804c26e:	4628      	mov	r0, r5
 804c270:	bd38      	pop	{r3, r4, r5, pc}
        CryptoCtx.EventCryptoNvmCtxChanged = DummyCB;
 804c272:	4b04      	ldr	r3, [pc, #16]	; (804c284 <LoRaMacCryptoInit+0x54>)
 804c274:	60a3      	str	r3, [r4, #8]
 804c276:	e7e2      	b.n	804c23e <LoRaMacCryptoInit+0xe>
 804c278:	20003130 	.word	0x20003130
 804c27c:	2000313c 	.word	0x2000313c
 804c280:	01010100 	.word	0x01010100
 804c284:	0804bff9 	.word	0x0804bff9

0804c288 <LoRaMacCryptoSetLrWanVersion>:
    CryptoCtx.NvmCtx->LrWanVersion = version;
 804c288:	4b02      	ldr	r3, [pc, #8]	; (804c294 <LoRaMacCryptoSetLrWanVersion+0xc>)
 804c28a:	685b      	ldr	r3, [r3, #4]
 804c28c:	6018      	str	r0, [r3, #0]
}
 804c28e:	2000      	movs	r0, #0
 804c290:	4770      	bx	lr
 804c292:	bf00      	nop
 804c294:	20003130 	.word	0x20003130

0804c298 <LoRaMacCryptoRestoreNvmCtx>:
{
 804c298:	b508      	push	{r3, lr}
    if( cryptoNvmCtx != 0 )
 804c29a:	4601      	mov	r1, r0
 804c29c:	b128      	cbz	r0, 804c2aa <LoRaMacCryptoRestoreNvmCtx+0x12>
        memcpy1( ( uint8_t* ) &NvmCryptoCtx, ( uint8_t* ) cryptoNvmCtx, CRYPTO_NVM_CTX_SIZE );
 804c29e:	4804      	ldr	r0, [pc, #16]	; (804c2b0 <LoRaMacCryptoRestoreNvmCtx+0x18>)
 804c2a0:	2234      	movs	r2, #52	; 0x34
 804c2a2:	f002 faba 	bl	804e81a <memcpy1>
        return LORAMAC_CRYPTO_SUCCESS;
 804c2a6:	2000      	movs	r0, #0
}
 804c2a8:	bd08      	pop	{r3, pc}
        return LORAMAC_CRYPTO_ERROR_NPE;
 804c2aa:	200a      	movs	r0, #10
 804c2ac:	e7fc      	b.n	804c2a8 <LoRaMacCryptoRestoreNvmCtx+0x10>
 804c2ae:	bf00      	nop
 804c2b0:	2000313c 	.word	0x2000313c

0804c2b4 <LoRaMacCryptoGetNvmCtx>:
    *cryptoNvmCtxSize = CRYPTO_NVM_CTX_SIZE;
 804c2b4:	2334      	movs	r3, #52	; 0x34
 804c2b6:	6003      	str	r3, [r0, #0]
}
 804c2b8:	4800      	ldr	r0, [pc, #0]	; (804c2bc <LoRaMacCryptoGetNvmCtx+0x8>)
 804c2ba:	4770      	bx	lr
 804c2bc:	2000313c 	.word	0x2000313c

0804c2c0 <LoRaMacCryptoGetFCntUp>:
    if( currentUp == NULL )
 804c2c0:	b130      	cbz	r0, 804c2d0 <LoRaMacCryptoGetFCntUp+0x10>
    *currentUp = CryptoCtx.NvmCtx->FCntList.FCntUp + 1;
 804c2c2:	4b04      	ldr	r3, [pc, #16]	; (804c2d4 <LoRaMacCryptoGetFCntUp+0x14>)
 804c2c4:	685b      	ldr	r3, [r3, #4]
 804c2c6:	68db      	ldr	r3, [r3, #12]
 804c2c8:	3301      	adds	r3, #1
 804c2ca:	6003      	str	r3, [r0, #0]
    return LORAMAC_CRYPTO_SUCCESS;
 804c2cc:	2000      	movs	r0, #0
 804c2ce:	4770      	bx	lr
        return LORAMAC_CRYPTO_ERROR_NPE;
 804c2d0:	200a      	movs	r0, #10
}
 804c2d2:	4770      	bx	lr
 804c2d4:	20003130 	.word	0x20003130

0804c2d8 <LoRaMacCryptoGetFCntDown>:
{
 804c2d8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 804c2da:	4617      	mov	r7, r2
    uint32_t lastDown = 0;
 804c2dc:	2200      	movs	r2, #0
{
 804c2de:	460e      	mov	r6, r1
    uint32_t lastDown = 0;
 804c2e0:	9201      	str	r2, [sp, #4]
    if( currentDown == NULL )
 804c2e2:	461d      	mov	r5, r3
 804c2e4:	b353      	cbz	r3, 804c33c <LoRaMacCryptoGetFCntDown+0x64>
    cryptoStatus = GetLastFcntDown( fCntID, &lastDown );
 804c2e6:	a901      	add	r1, sp, #4
 804c2e8:	f7ff fe52 	bl	804bf90 <GetLastFcntDown>
    if( cryptoStatus != LORAMAC_CRYPTO_SUCCESS )
 804c2ec:	b9e8      	cbnz	r0, 804c32a <LoRaMacCryptoGetFCntDown+0x52>
    if( lastDown == FCNT_DOWN_INITAL_VALUE )
 804c2ee:	9c01      	ldr	r4, [sp, #4]
 804c2f0:	1c63      	adds	r3, r4, #1
 804c2f2:	d110      	bne.n	804c316 <LoRaMacCryptoGetFCntDown+0x3e>
         *currentDown = frameFcnt;
 804c2f4:	602f      	str	r7, [r5, #0]
    if( CryptoCtx.NvmCtx->LrWanVersion.Fields.Minor == 0 )
 804c2f6:	4b12      	ldr	r3, [pc, #72]	; (804c340 <LoRaMacCryptoGetFCntDown+0x68>)
 804c2f8:	685b      	ldr	r3, [r3, #4]
 804c2fa:	789b      	ldrb	r3, [r3, #2]
 804c2fc:	b9ab      	cbnz	r3, 804c32a <LoRaMacCryptoGetFCntDown+0x52>
        if( ( ( int64_t )*currentDown - ( int64_t )lastDown ) >= maxFCntGap )
 804c2fe:	682b      	ldr	r3, [r5, #0]
 804c300:	b2b6      	uxth	r6, r6
 804c302:	1b1c      	subs	r4, r3, r4
 804c304:	eb63 0503 	sbc.w	r5, r3, r3
 804c308:	2700      	movs	r7, #0
 804c30a:	42b4      	cmp	r4, r6
 804c30c:	eb75 0307 	sbcs.w	r3, r5, r7
            return LORAMAC_CRYPTO_FAIL_MAX_GAP_FCNT;
 804c310:	bfa8      	it	ge
 804c312:	2008      	movge	r0, #8
 804c314:	e009      	b.n	804c32a <LoRaMacCryptoGetFCntDown+0x52>
        fCntDiff = ( int32_t )( ( int64_t )frameFcnt - ( int64_t )( lastDown & 0x0000FFFF ) );
 804c316:	b2a3      	uxth	r3, r4
 804c318:	1afb      	subs	r3, r7, r3
        if( fCntDiff > 0 )
 804c31a:	2b00      	cmp	r3, #0
 804c31c:	dd02      	ble.n	804c324 <LoRaMacCryptoGetFCntDown+0x4c>
            *currentDown = lastDown + fCntDiff;
 804c31e:	4423      	add	r3, r4
 804c320:	602b      	str	r3, [r5, #0]
 804c322:	e7e8      	b.n	804c2f6 <LoRaMacCryptoGetFCntDown+0x1e>
        else if( fCntDiff == 0 )
 804c324:	d103      	bne.n	804c32e <LoRaMacCryptoGetFCntDown+0x56>
            *currentDown = lastDown;
 804c326:	602c      	str	r4, [r5, #0]
            return LORAMAC_CRYPTO_FAIL_FCNT_DUPLICATED;
 804c328:	2007      	movs	r0, #7
}
 804c32a:	b003      	add	sp, #12
 804c32c:	bdf0      	pop	{r4, r5, r6, r7, pc}
            *currentDown = ( lastDown & 0xFFFF0000 ) + 0x10000 + frameFcnt;
 804c32e:	0c21      	lsrs	r1, r4, #16
 804c330:	0409      	lsls	r1, r1, #16
 804c332:	f501 3180 	add.w	r1, r1, #65536	; 0x10000
 804c336:	4439      	add	r1, r7
 804c338:	6029      	str	r1, [r5, #0]
 804c33a:	e7dc      	b.n	804c2f6 <LoRaMacCryptoGetFCntDown+0x1e>
        return LORAMAC_CRYPTO_ERROR_NPE;
 804c33c:	200a      	movs	r0, #10
 804c33e:	e7f4      	b.n	804c32a <LoRaMacCryptoGetFCntDown+0x52>
 804c340:	20003130 	.word	0x20003130

0804c344 <LoRaMacCryptoSetMulticastReference>:
    if( multicastList == NULL )
 804c344:	b178      	cbz	r0, 804c366 <LoRaMacCryptoSetMulticastReference+0x22>
    multicastList[0].DownLinkCounter = &CryptoCtx.NvmCtx->FCntList.McFCntDown0;
 804c346:	4b09      	ldr	r3, [pc, #36]	; (804c36c <LoRaMacCryptoSetMulticastReference+0x28>)
 804c348:	685b      	ldr	r3, [r3, #4]
 804c34a:	f103 021c 	add.w	r2, r3, #28
 804c34e:	61c2      	str	r2, [r0, #28]
    multicastList[1].DownLinkCounter = &CryptoCtx.NvmCtx->FCntList.McFCntDown1;
 804c350:	f103 0220 	add.w	r2, r3, #32
 804c354:	6442      	str	r2, [r0, #68]	; 0x44
    multicastList[2].DownLinkCounter = &CryptoCtx.NvmCtx->FCntList.McFCntDown2;
 804c356:	f103 0224 	add.w	r2, r3, #36	; 0x24
    multicastList[3].DownLinkCounter = &CryptoCtx.NvmCtx->FCntList.McFCntDown3;
 804c35a:	3328      	adds	r3, #40	; 0x28
    multicastList[2].DownLinkCounter = &CryptoCtx.NvmCtx->FCntList.McFCntDown2;
 804c35c:	66c2      	str	r2, [r0, #108]	; 0x6c
    multicastList[3].DownLinkCounter = &CryptoCtx.NvmCtx->FCntList.McFCntDown3;
 804c35e:	f8c0 3094 	str.w	r3, [r0, #148]	; 0x94
    return LORAMAC_CRYPTO_SUCCESS;
 804c362:	2000      	movs	r0, #0
 804c364:	4770      	bx	lr
        return LORAMAC_CRYPTO_ERROR_NPE;
 804c366:	200a      	movs	r0, #10
}
 804c368:	4770      	bx	lr
 804c36a:	bf00      	nop
 804c36c:	20003130 	.word	0x20003130

0804c370 <LoRaMacCryptoPrepareJoinRequest>:
{
 804c370:	b530      	push	{r4, r5, lr}
    if( macMsg == 0 )
 804c372:	4604      	mov	r4, r0
{
 804c374:	b085      	sub	sp, #20
    if( macMsg == 0 )
 804c376:	b320      	cbz	r0, 804c3c2 <LoRaMacCryptoPrepareJoinRequest+0x52>
    uint32_t devNonce = 0;
 804c378:	a804      	add	r0, sp, #16
 804c37a:	2300      	movs	r3, #0
    CryptoCtx.NvmCtx->DevNonce = devNonce;
 804c37c:	4d13      	ldr	r5, [pc, #76]	; (804c3cc <LoRaMacCryptoPrepareJoinRequest+0x5c>)
    uint32_t devNonce = 0;
 804c37e:	f840 3d04 	str.w	r3, [r0, #-4]!
    SecureElementRandomNumber( &devNonce );
 804c382:	f7fc fd8b 	bl	8048e9c <SecureElementRandomNumber>
    CryptoCtx.NvmCtx->DevNonce = devNonce;
 804c386:	686b      	ldr	r3, [r5, #4]
 804c388:	9a03      	ldr	r2, [sp, #12]
 804c38a:	809a      	strh	r2, [r3, #4]
    CryptoCtx.EventCryptoNvmCtxChanged( );
 804c38c:	68ab      	ldr	r3, [r5, #8]
 804c38e:	4798      	blx	r3
    macMsg->DevNonce = CryptoCtx.NvmCtx->DevNonce;
 804c390:	686b      	ldr	r3, [r5, #4]
 804c392:	889b      	ldrh	r3, [r3, #4]
 804c394:	82e3      	strh	r3, [r4, #22]
    if( LoRaMacSerializerJoinRequest( macMsg ) != LORAMAC_SERIALIZER_SUCCESS )
 804c396:	4620      	mov	r0, r4
 804c398:	f000 fab3 	bl	804c902 <LoRaMacSerializerJoinRequest>
 804c39c:	b110      	cbz	r0, 804c3a4 <LoRaMacCryptoPrepareJoinRequest+0x34>
        return LORAMAC_CRYPTO_ERROR_SERIALIZER;
 804c39e:	2011      	movs	r0, #17
}
 804c3a0:	b005      	add	sp, #20
 804c3a2:	bd30      	pop	{r4, r5, pc}
    if( SecureElementComputeAesCmac( NULL, macMsg->Buffer, ( LORAMAC_JOIN_REQ_MSG_SIZE - LORAMAC_MIC_FIELD_SIZE ), micComputationKeyID, &macMsg->MIC ) != SECURE_ELEMENT_SUCCESS )
 804c3a4:	f104 0318 	add.w	r3, r4, #24
 804c3a8:	9300      	str	r3, [sp, #0]
 804c3aa:	2213      	movs	r2, #19
 804c3ac:	2302      	movs	r3, #2
 804c3ae:	6821      	ldr	r1, [r4, #0]
 804c3b0:	f7fc fcac 	bl	8048d0c <SecureElementComputeAesCmac>
 804c3b4:	b938      	cbnz	r0, 804c3c6 <LoRaMacCryptoPrepareJoinRequest+0x56>
    if( LoRaMacSerializerJoinRequest( macMsg ) != LORAMAC_SERIALIZER_SUCCESS )
 804c3b6:	4620      	mov	r0, r4
 804c3b8:	f000 faa3 	bl	804c902 <LoRaMacSerializerJoinRequest>
 804c3bc:	2800      	cmp	r0, #0
 804c3be:	d0ef      	beq.n	804c3a0 <LoRaMacCryptoPrepareJoinRequest+0x30>
 804c3c0:	e7ed      	b.n	804c39e <LoRaMacCryptoPrepareJoinRequest+0x2e>
        return LORAMAC_CRYPTO_ERROR_NPE;
 804c3c2:	200a      	movs	r0, #10
 804c3c4:	e7ec      	b.n	804c3a0 <LoRaMacCryptoPrepareJoinRequest+0x30>
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 804c3c6:	200f      	movs	r0, #15
 804c3c8:	e7ea      	b.n	804c3a0 <LoRaMacCryptoPrepareJoinRequest+0x30>
 804c3ca:	bf00      	nop
 804c3cc:	20003130 	.word	0x20003130

0804c3d0 <LoRaMacCryptoSecureMessage>:
{
 804c3d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 804c3d2:	4605      	mov	r5, r0
 804c3d4:	b087      	sub	sp, #28
    if( macMsg == NULL )
 804c3d6:	461c      	mov	r4, r3
 804c3d8:	b32b      	cbz	r3, 804c426 <LoRaMacCryptoSecureMessage+0x56>
    if( fCntUp < CryptoCtx.NvmCtx->FCntList.FCntUp )
 804c3da:	4e30      	ldr	r6, [pc, #192]	; (804c49c <LoRaMacCryptoSecureMessage+0xcc>)
 804c3dc:	6873      	ldr	r3, [r6, #4]
 804c3de:	68db      	ldr	r3, [r3, #12]
 804c3e0:	4283      	cmp	r3, r0
 804c3e2:	d859      	bhi.n	804c498 <LoRaMacCryptoSecureMessage+0xc8>
    if( macMsg->FPort == 0 )
 804c3e4:	f894 2020 	ldrb.w	r2, [r4, #32]
        payloadDecryptionKeyID = NWK_S_ENC_KEY;
 804c3e8:	2a00      	cmp	r2, #0
 804c3ea:	bf14      	ite	ne
 804c3ec:	2208      	movne	r2, #8
 804c3ee:	2207      	moveq	r2, #7
    if( fCntUp > CryptoCtx.NvmCtx->FCntList.FCntUp )
 804c3f0:	4283      	cmp	r3, r0
 804c3f2:	d309      	bcc.n	804c408 <LoRaMacCryptoSecureMessage+0x38>
    CryptoCtx.NvmCtx->FCntList.FCntUp = fCntUp;
 804c3f4:	6873      	ldr	r3, [r6, #4]
 804c3f6:	60dd      	str	r5, [r3, #12]
    CryptoCtx.EventCryptoNvmCtxChanged( );
 804c3f8:	68b3      	ldr	r3, [r6, #8]
 804c3fa:	4798      	blx	r3
    if( LoRaMacSerializerData( macMsg ) != LORAMAC_SERIALIZER_SUCCESS )
 804c3fc:	4620      	mov	r0, r4
 804c3fe:	f000 fab4 	bl	804c96a <LoRaMacSerializerData>
 804c402:	b170      	cbz	r0, 804c422 <LoRaMacCryptoSecureMessage+0x52>
        return LORAMAC_CRYPTO_ERROR_SERIALIZER;
 804c404:	2011      	movs	r0, #17
 804c406:	e00a      	b.n	804c41e <LoRaMacCryptoSecureMessage+0x4e>
        retval = PayloadEncrypt( macMsg->FRMPayload, macMsg->FRMPayloadSize, payloadDecryptionKeyID, macMsg->FHDR.DevAddr, UPLINK, fCntUp );
 804c408:	2300      	movs	r3, #0
 804c40a:	f894 1028 	ldrb.w	r1, [r4, #40]	; 0x28
 804c40e:	9001      	str	r0, [sp, #4]
 804c410:	9300      	str	r3, [sp, #0]
 804c412:	68a3      	ldr	r3, [r4, #8]
 804c414:	6a60      	ldr	r0, [r4, #36]	; 0x24
 804c416:	f7ff fdf0 	bl	804bffa <PayloadEncrypt>
        if( retval != LORAMAC_CRYPTO_SUCCESS )
 804c41a:	2800      	cmp	r0, #0
 804c41c:	d0ea      	beq.n	804c3f4 <LoRaMacCryptoSecureMessage+0x24>
}
 804c41e:	b007      	add	sp, #28
 804c420:	bdf0      	pop	{r4, r5, r6, r7, pc}
        retval = ComputeCmacB0( macMsg->Buffer, ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ), NWK_S_ENC_KEY, false, UPLINK, macMsg->FHDR.DevAddr, fCntUp, &macMsg->MIC );
 804c422:	6821      	ldr	r1, [r4, #0]
    if( ( msg == 0 ) || ( cmac == 0 ) )
 804c424:	b909      	cbnz	r1, 804c42a <LoRaMacCryptoSecureMessage+0x5a>
        return LORAMAC_CRYPTO_ERROR_NPE;
 804c426:	200a      	movs	r0, #10
 804c428:	e7f9      	b.n	804c41e <LoRaMacCryptoSecureMessage+0x4e>
        retval = ComputeCmacB0( macMsg->Buffer, ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ), NWK_S_ENC_KEY, false, UPLINK, macMsg->FHDR.DevAddr, fCntUp, &macMsg->MIC );
 804c42a:	7926      	ldrb	r6, [r4, #4]
 804c42c:	3e04      	subs	r6, #4
 804c42e:	b2b2      	uxth	r2, r6
    if( len > CRYPTO_MAXMESSAGE_SIZE )
 804c430:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
 804c434:	d82e      	bhi.n	804c494 <LoRaMacCryptoSecureMessage+0xc4>
        retval = ComputeCmacB0( macMsg->Buffer, ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ), NWK_S_ENC_KEY, false, UPLINK, macMsg->FHDR.DevAddr, fCntUp, &macMsg->MIC );
 804c436:	68a3      	ldr	r3, [r4, #8]
    b0[6] = devAddr & 0xFF;
 804c438:	f88d 300e 	strb.w	r3, [sp, #14]
    b0[0] = 0x49;
 804c43c:	2749      	movs	r7, #73	; 0x49
 804c43e:	9702      	str	r7, [sp, #8]
    b0[7] = ( devAddr >> 8 ) & 0xFF;
 804c440:	0a1f      	lsrs	r7, r3, #8
 804c442:	f88d 700f 	strb.w	r7, [sp, #15]
    b0[8] = ( devAddr >> 16 ) & 0xFF;
 804c446:	0c1f      	lsrs	r7, r3, #16
    b0[9] = ( devAddr >> 24 ) & 0xFF;
 804c448:	0e1b      	lsrs	r3, r3, #24
 804c44a:	f88d 3011 	strb.w	r3, [sp, #17]
    b0[11] = ( fCnt >> 8 ) & 0xFF;
 804c44e:	0a2b      	lsrs	r3, r5, #8
 804c450:	f88d 3013 	strb.w	r3, [sp, #19]
    b0[12] = ( fCnt >> 16 ) & 0xFF;
 804c454:	0c2b      	lsrs	r3, r5, #16
 804c456:	f88d 3014 	strb.w	r3, [sp, #20]
        retval = ComputeCmacB0( macMsg->Buffer, ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ), NWK_S_ENC_KEY, false, UPLINK, macMsg->FHDR.DevAddr, fCntUp, &macMsg->MIC );
 804c45a:	f104 032c 	add.w	r3, r4, #44	; 0x2c
    b0[3] = 0x00;
 804c45e:	f8ad 000c 	strh.w	r0, [sp, #12]
    b0[10] = fCnt & 0xFF;
 804c462:	f88d 5012 	strb.w	r5, [sp, #18]
    b0[14] = 0x00;
 804c466:	f88d 0016 	strb.w	r0, [sp, #22]
    b0[13] = ( fCnt >> 24 ) & 0xFF;
 804c46a:	0e2d      	lsrs	r5, r5, #24
    if( SecureElementComputeAesCmac( micBuff, msg, len, keyID, cmac ) != SECURE_ELEMENT_SUCCESS )
 804c46c:	9300      	str	r3, [sp, #0]
 804c46e:	a802      	add	r0, sp, #8
 804c470:	2307      	movs	r3, #7
    b0[8] = ( devAddr >> 16 ) & 0xFF;
 804c472:	f88d 7010 	strb.w	r7, [sp, #16]
    b0[13] = ( fCnt >> 24 ) & 0xFF;
 804c476:	f88d 5015 	strb.w	r5, [sp, #21]
    b0[15] = msgLen & 0xFF;
 804c47a:	f88d 6017 	strb.w	r6, [sp, #23]
    if( SecureElementComputeAesCmac( micBuff, msg, len, keyID, cmac ) != SECURE_ELEMENT_SUCCESS )
 804c47e:	f7fc fc45 	bl	8048d0c <SecureElementComputeAesCmac>
 804c482:	b928      	cbnz	r0, 804c490 <LoRaMacCryptoSecureMessage+0xc0>
    if( LoRaMacSerializerData( macMsg ) != LORAMAC_SERIALIZER_SUCCESS )
 804c484:	4620      	mov	r0, r4
 804c486:	f000 fa70 	bl	804c96a <LoRaMacSerializerData>
 804c48a:	2800      	cmp	r0, #0
 804c48c:	d0c7      	beq.n	804c41e <LoRaMacCryptoSecureMessage+0x4e>
 804c48e:	e7b9      	b.n	804c404 <LoRaMacCryptoSecureMessage+0x34>
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 804c490:	200f      	movs	r0, #15
 804c492:	e7c4      	b.n	804c41e <LoRaMacCryptoSecureMessage+0x4e>
        return LORAMAC_CRYPTO_ERROR_BUF_SIZE;
 804c494:	200e      	movs	r0, #14
 804c496:	e7c2      	b.n	804c41e <LoRaMacCryptoSecureMessage+0x4e>
        return LORAMAC_CRYPTO_FAIL_FCNT_SMALLER;
 804c498:	2006      	movs	r0, #6
 804c49a:	e7c0      	b.n	804c41e <LoRaMacCryptoSecureMessage+0x4e>
 804c49c:	20003130 	.word	0x20003130

0804c4a0 <LoRaMacCryptoUnsecureMessage>:
{
 804c4a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 804c4a4:	b086      	sub	sp, #24
 804c4a6:	4604      	mov	r4, r0
 804c4a8:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 804c4aa:	4689      	mov	r9, r1
 804c4ac:	4690      	mov	r8, r2
 804c4ae:	461d      	mov	r5, r3
    if( macMsg == 0 )
 804c4b0:	2e00      	cmp	r6, #0
 804c4b2:	d07a      	beq.n	804c5aa <LoRaMacCryptoUnsecureMessage+0x10a>
    uint32_t lastDown = 0;
 804c4b4:	a906      	add	r1, sp, #24
 804c4b6:	2300      	movs	r3, #0
 804c4b8:	f841 3d04 	str.w	r3, [r1, #-4]!
    if( GetLastFcntDown( fCntID, &lastDown ) != LORAMAC_CRYPTO_SUCCESS )
 804c4bc:	4610      	mov	r0, r2
 804c4be:	f7ff fd67 	bl	804bf90 <GetLastFcntDown>
 804c4c2:	b120      	cbz	r0, 804c4ce <LoRaMacCryptoUnsecureMessage+0x2e>
        return LORAMAC_CRYPTO_FAIL_FCNT_SMALLER;
 804c4c4:	2706      	movs	r7, #6
}
 804c4c6:	4638      	mov	r0, r7
 804c4c8:	b006      	add	sp, #24
 804c4ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    if( ( currentDown > lastDown ) ||
 804c4ce:	9b05      	ldr	r3, [sp, #20]
 804c4d0:	429d      	cmp	r5, r3
 804c4d2:	d801      	bhi.n	804c4d8 <LoRaMacCryptoUnsecureMessage+0x38>
 804c4d4:	3301      	adds	r3, #1
 804c4d6:	d1f5      	bne.n	804c4c4 <LoRaMacCryptoUnsecureMessage+0x24>
    if( LoRaMacParserData( macMsg ) != LORAMAC_PARSER_SUCCESS )
 804c4d8:	4630      	mov	r0, r6
 804c4da:	f000 f9b7 	bl	804c84c <LoRaMacParserData>
 804c4de:	2800      	cmp	r0, #0
 804c4e0:	d165      	bne.n	804c5ae <LoRaMacCryptoUnsecureMessage+0x10e>
        if( KeyAddrList[i].AddrID == addrID )
 804c4e2:	4b34      	ldr	r3, [pc, #208]	; (804c5b4 <LoRaMacCryptoUnsecureMessage+0x114>)
 804c4e4:	461a      	mov	r2, r3
 804c4e6:	f813 1020 	ldrb.w	r1, [r3, r0, lsl #2]
 804c4ea:	42a1      	cmp	r1, r4
 804c4ec:	ea4f 0780 	mov.w	r7, r0, lsl #2
 804c4f0:	d104      	bne.n	804c4fc <LoRaMacCryptoUnsecureMessage+0x5c>
    if( address != macMsg->FHDR.DevAddr )
 804c4f2:	68b3      	ldr	r3, [r6, #8]
 804c4f4:	454b      	cmp	r3, r9
 804c4f6:	d006      	beq.n	804c506 <LoRaMacCryptoUnsecureMessage+0x66>
        return LORAMAC_CRYPTO_FAIL_ADDRESS;
 804c4f8:	2702      	movs	r7, #2
 804c4fa:	e7e4      	b.n	804c4c6 <LoRaMacCryptoUnsecureMessage+0x26>
 804c4fc:	3001      	adds	r0, #1
    for( uint8_t i = 0; i < NUM_OF_SEC_CTX; i++ )
 804c4fe:	2805      	cmp	r0, #5
 804c500:	d1f1      	bne.n	804c4e6 <LoRaMacCryptoUnsecureMessage+0x46>
 804c502:	270c      	movs	r7, #12
 804c504:	e7df      	b.n	804c4c6 <LoRaMacCryptoUnsecureMessage+0x26>
    if( CryptoCtx.NvmCtx->LrWanVersion.Fields.Minor == 0 )
 804c506:	4c2c      	ldr	r4, [pc, #176]	; (804c5b8 <LoRaMacCryptoUnsecureMessage+0x118>)
    retval = VerifyCmacB0( macMsg->Buffer, ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ), micComputationKeyID, isAck, DOWNLINK, address, fCntDown, macMsg->MIC );
 804c508:	6af0      	ldr	r0, [r6, #44]	; 0x2c
    if( CryptoCtx.NvmCtx->LrWanVersion.Fields.Minor == 0 )
 804c50a:	6861      	ldr	r1, [r4, #4]
    bool isAck = macMsg->FHDR.FCtrl.Bits.Ack;
 804c50c:	7b33      	ldrb	r3, [r6, #12]
    if( CryptoCtx.NvmCtx->LrWanVersion.Fields.Minor == 0 )
 804c50e:	7889      	ldrb	r1, [r1, #2]
    payloadDecryptionKeyID = curItem->AppSkey;
 804c510:	443a      	add	r2, r7
        isAck = false;
 804c512:	2900      	cmp	r1, #0
    payloadDecryptionKeyID = curItem->AppSkey;
 804c514:	f892 a001 	ldrb.w	sl, [r2, #1]
    retval = VerifyCmacB0( macMsg->Buffer, ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ), micComputationKeyID, isAck, DOWNLINK, address, fCntDown, macMsg->MIC );
 804c518:	7931      	ldrb	r1, [r6, #4]
 804c51a:	7892      	ldrb	r2, [r2, #2]
 804c51c:	f8cd 9000 	str.w	r9, [sp]
 804c520:	e9cd 5001 	strd	r5, r0, [sp, #4]
 804c524:	f1a1 0104 	sub.w	r1, r1, #4
    bool isAck = macMsg->FHDR.FCtrl.Bits.Ack;
 804c528:	f3c3 1340 	ubfx	r3, r3, #5, #1
    retval = VerifyCmacB0( macMsg->Buffer, ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ), micComputationKeyID, isAck, DOWNLINK, address, fCntDown, macMsg->MIC );
 804c52c:	b289      	uxth	r1, r1
 804c52e:	bf08      	it	eq
 804c530:	2300      	moveq	r3, #0
 804c532:	6830      	ldr	r0, [r6, #0]
 804c534:	f7ff fe16 	bl	804c164 <VerifyCmacB0.constprop.3>
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 804c538:	4607      	mov	r7, r0
 804c53a:	2800      	cmp	r0, #0
 804c53c:	d1c3      	bne.n	804c4c6 <LoRaMacCryptoUnsecureMessage+0x26>
    if( macMsg->FPort == 0 )
 804c53e:	f896 3020 	ldrb.w	r3, [r6, #32]
    retval = PayloadEncrypt( macMsg->FRMPayload, macMsg->FRMPayloadSize, payloadDecryptionKeyID, address, DOWNLINK, fCntDown );
 804c542:	f896 1028 	ldrb.w	r1, [r6, #40]	; 0x28
 804c546:	9501      	str	r5, [sp, #4]
        payloadDecryptionKeyID = NWK_S_ENC_KEY;
 804c548:	2b00      	cmp	r3, #0
    retval = PayloadEncrypt( macMsg->FRMPayload, macMsg->FRMPayloadSize, payloadDecryptionKeyID, address, DOWNLINK, fCntDown );
 804c54a:	f04f 0301 	mov.w	r3, #1
 804c54e:	9300      	str	r3, [sp, #0]
 804c550:	bf18      	it	ne
 804c552:	4652      	movne	r2, sl
 804c554:	464b      	mov	r3, r9
 804c556:	bf08      	it	eq
 804c558:	2207      	moveq	r2, #7
 804c55a:	6a70      	ldr	r0, [r6, #36]	; 0x24
 804c55c:	f7ff fd4d 	bl	804bffa <PayloadEncrypt>
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 804c560:	4607      	mov	r7, r0
 804c562:	2800      	cmp	r0, #0
 804c564:	d1af      	bne.n	804c4c6 <LoRaMacCryptoUnsecureMessage+0x26>
    switch( fCntID )
 804c566:	f108 38ff 	add.w	r8, r8, #4294967295
 804c56a:	f1b8 0f06 	cmp.w	r8, #6
 804c56e:	d807      	bhi.n	804c580 <LoRaMacCryptoUnsecureMessage+0xe0>
 804c570:	e8df f008 	tbb	[pc, r8]
 804c574:	0f0c0904 	.word	0x0f0c0904
 804c578:	1512      	.short	0x1512
 804c57a:	18          	.byte	0x18
 804c57b:	00          	.byte	0x00
            CryptoCtx.NvmCtx->FCntList.NFCntDown = currentDown;
 804c57c:	6863      	ldr	r3, [r4, #4]
 804c57e:	611d      	str	r5, [r3, #16]
    CryptoCtx.EventCryptoNvmCtxChanged( );
 804c580:	68a3      	ldr	r3, [r4, #8]
 804c582:	4798      	blx	r3
 804c584:	e79f      	b.n	804c4c6 <LoRaMacCryptoUnsecureMessage+0x26>
            CryptoCtx.NvmCtx->FCntList.AFCntDown = currentDown;
 804c586:	6863      	ldr	r3, [r4, #4]
 804c588:	615d      	str	r5, [r3, #20]
 804c58a:	e7f9      	b.n	804c580 <LoRaMacCryptoUnsecureMessage+0xe0>
            CryptoCtx.NvmCtx->FCntList.FCntDown = currentDown;
 804c58c:	6863      	ldr	r3, [r4, #4]
 804c58e:	619d      	str	r5, [r3, #24]
 804c590:	e7f6      	b.n	804c580 <LoRaMacCryptoUnsecureMessage+0xe0>
            CryptoCtx.NvmCtx->FCntList.McFCntDown0 = currentDown;
 804c592:	6863      	ldr	r3, [r4, #4]
 804c594:	61dd      	str	r5, [r3, #28]
 804c596:	e7f3      	b.n	804c580 <LoRaMacCryptoUnsecureMessage+0xe0>
            CryptoCtx.NvmCtx->FCntList.McFCntDown1 = currentDown;
 804c598:	6863      	ldr	r3, [r4, #4]
 804c59a:	621d      	str	r5, [r3, #32]
 804c59c:	e7f0      	b.n	804c580 <LoRaMacCryptoUnsecureMessage+0xe0>
            CryptoCtx.NvmCtx->FCntList.McFCntDown2 = currentDown;
 804c59e:	6863      	ldr	r3, [r4, #4]
 804c5a0:	625d      	str	r5, [r3, #36]	; 0x24
 804c5a2:	e7ed      	b.n	804c580 <LoRaMacCryptoUnsecureMessage+0xe0>
            CryptoCtx.NvmCtx->FCntList.McFCntDown3 = currentDown;
 804c5a4:	6863      	ldr	r3, [r4, #4]
 804c5a6:	629d      	str	r5, [r3, #40]	; 0x28
 804c5a8:	e7ea      	b.n	804c580 <LoRaMacCryptoUnsecureMessage+0xe0>
        return LORAMAC_CRYPTO_ERROR_NPE;
 804c5aa:	270a      	movs	r7, #10
 804c5ac:	e78b      	b.n	804c4c6 <LoRaMacCryptoUnsecureMessage+0x26>
        return LORAMAC_CRYPTO_ERROR_PARSER;
 804c5ae:	2710      	movs	r7, #16
 804c5b0:	e789      	b.n	804c4c6 <LoRaMacCryptoUnsecureMessage+0x26>
 804c5b2:	bf00      	nop
 804c5b4:	20001054 	.word	0x20001054
 804c5b8:	20003130 	.word	0x20003130

0804c5bc <LoRaMacCryptoDeriveMcRootKey>:
{
 804c5bc:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 804c5be:	4b11      	ldr	r3, [pc, #68]	; (804c604 <LoRaMacCryptoDeriveMcRootKey+0x48>)
 804c5c0:	685e      	ldr	r6, [r3, #4]
    if( ( ( keyID == APP_KEY ) && ( CryptoCtx.NvmCtx->LrWanVersion.Fields.Minor == 0 ) ) ||
 804c5c2:	4604      	mov	r4, r0
 804c5c4:	78b5      	ldrb	r5, [r6, #2]
 804c5c6:	b910      	cbnz	r0, 804c5ce <LoRaMacCryptoDeriveMcRootKey+0x12>
 804c5c8:	b92d      	cbnz	r5, 804c5d6 <LoRaMacCryptoDeriveMcRootKey+0x1a>
        return LORAMAC_CRYPTO_ERROR_INVALID_KEY_ID;
 804c5ca:	200b      	movs	r0, #11
 804c5cc:	e017      	b.n	804c5fe <LoRaMacCryptoDeriveMcRootKey+0x42>
    if( ( ( keyID == APP_KEY ) && ( CryptoCtx.NvmCtx->LrWanVersion.Fields.Minor == 0 ) ) ||
 804c5ce:	2801      	cmp	r0, #1
 804c5d0:	d101      	bne.n	804c5d6 <LoRaMacCryptoDeriveMcRootKey+0x1a>
        ( ( keyID == GEN_APP_KEY ) && ( CryptoCtx.NvmCtx->LrWanVersion.Fields.Minor == 1 ) ) )
 804c5d2:	2d01      	cmp	r5, #1
 804c5d4:	d0f9      	beq.n	804c5ca <LoRaMacCryptoDeriveMcRootKey+0xe>
    uint8_t compBase[16] = { 0 };
 804c5d6:	2210      	movs	r2, #16
 804c5d8:	2100      	movs	r1, #0
 804c5da:	4668      	mov	r0, sp
 804c5dc:	f004 fcc7 	bl	8050f6e <memset>
    if( CryptoCtx.NvmCtx->LrWanVersion.Fields.Minor == 1 )
 804c5e0:	2d01      	cmp	r5, #1
        compBase[0] = 0x20;
 804c5e2:	bf04      	itt	eq
 804c5e4:	2320      	moveq	r3, #32
 804c5e6:	f88d 3000 	strbeq.w	r3, [sp]
    if( SecureElementDeriveAndStoreKey( CryptoCtx.NvmCtx->LrWanVersion, compBase, keyID, MC_ROOT_KEY ) != SECURE_ELEMENT_SUCCESS )
 804c5ea:	4622      	mov	r2, r4
 804c5ec:	2309      	movs	r3, #9
 804c5ee:	4669      	mov	r1, sp
 804c5f0:	6830      	ldr	r0, [r6, #0]
 804c5f2:	f7fc fc2e 	bl	8048e52 <SecureElementDeriveAndStoreKey>
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 804c5f6:	2800      	cmp	r0, #0
 804c5f8:	bf0c      	ite	eq
 804c5fa:	2000      	moveq	r0, #0
 804c5fc:	200f      	movne	r0, #15
}
 804c5fe:	b004      	add	sp, #16
 804c600:	bd70      	pop	{r4, r5, r6, pc}
 804c602:	bf00      	nop
 804c604:	20003130 	.word	0x20003130

0804c608 <LoRaMacCryptoSetKey>:
{
 804c608:	b510      	push	{r4, lr}
 804c60a:	4604      	mov	r4, r0
    if( SecureElementSetKey( keyID, key ) != SECURE_ELEMENT_SUCCESS )
 804c60c:	f7fc fc1c 	bl	8048e48 <SecureElementSetKey>
 804c610:	b108      	cbz	r0, 804c616 <LoRaMacCryptoSetKey+0xe>
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 804c612:	200f      	movs	r0, #15
}
 804c614:	bd10      	pop	{r4, pc}
    if( ( keyID == GEN_APP_KEY ) || ( keyID == APP_KEY ) )
 804c616:	2c01      	cmp	r4, #1
 804c618:	d808      	bhi.n	804c62c <LoRaMacCryptoSetKey+0x24>
        if( LoRaMacCryptoDeriveMcRootKey( keyID ) != LORAMAC_CRYPTO_SUCCESS )
 804c61a:	4620      	mov	r0, r4
 804c61c:	f7ff ffce 	bl	804c5bc <LoRaMacCryptoDeriveMcRootKey>
 804c620:	2800      	cmp	r0, #0
 804c622:	d1f6      	bne.n	804c612 <LoRaMacCryptoSetKey+0xa>
 804c624:	f7ff fd86 	bl	804c134 <LoRaMacCryptoDeriveMcKEKey.part.2>
        if( LoRaMacCryptoDeriveMcKEKey( MC_ROOT_KEY ) != LORAMAC_CRYPTO_SUCCESS )
 804c628:	2800      	cmp	r0, #0
 804c62a:	d1f2      	bne.n	804c612 <LoRaMacCryptoSetKey+0xa>
    return LORAMAC_CRYPTO_SUCCESS;
 804c62c:	2000      	movs	r0, #0
 804c62e:	e7f1      	b.n	804c614 <LoRaMacCryptoSetKey+0xc>

0804c630 <LoRaMacCryptoHandleJoinAccept>:
{
 804c630:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 804c634:	4681      	mov	r9, r0
 804c636:	b0c7      	sub	sp, #284	; 0x11c
 804c638:	4688      	mov	r8, r1
    if( ( macMsg == 0 ) || ( joinEUI == 0 ) )
 804c63a:	4614      	mov	r4, r2
 804c63c:	2a00      	cmp	r2, #0
 804c63e:	f000 80af 	beq.w	804c7a0 <LoRaMacCryptoHandleJoinAccept+0x170>
 804c642:	2900      	cmp	r1, #0
 804c644:	f000 80ac 	beq.w	804c7a0 <LoRaMacCryptoHandleJoinAccept+0x170>
    uint8_t micComputationOffset = 0;
 804c648:	28ff      	cmp	r0, #255	; 0xff
 804c64a:	bf0c      	ite	eq
 804c64c:	250c      	moveq	r5, #12
 804c64e:	2500      	movne	r5, #0
    memset1( procBuffer, 0, ( macMsg->BufSize + micComputationOffset ) );
 804c650:	7912      	ldrb	r2, [r2, #4]
 804c652:	b2ae      	uxth	r6, r5
 804c654:	4432      	add	r2, r6
 804c656:	2100      	movs	r1, #0
 804c658:	a803      	add	r0, sp, #12
 804c65a:	f002 f8f2 	bl	804e842 <memset1>
    if( SecureElementAesEncrypt( macMsg->Buffer + LORAMAC_MHDR_FIELD_SIZE, ( macMsg->BufSize - LORAMAC_MHDR_FIELD_SIZE ), encryptionKeyID, ( procBuffer + micComputationOffset ) ) != SECURE_ELEMENT_SUCCESS )
 804c65e:	7921      	ldrb	r1, [r4, #4]
 804c660:	6820      	ldr	r0, [r4, #0]
 804c662:	ab03      	add	r3, sp, #12
 804c664:	441d      	add	r5, r3
 804c666:	3901      	subs	r1, #1
 804c668:	462b      	mov	r3, r5
 804c66a:	2202      	movs	r2, #2
 804c66c:	b289      	uxth	r1, r1
 804c66e:	3001      	adds	r0, #1
 804c670:	f7fc fb72 	bl	8048d58 <SecureElementAesEncrypt>
 804c674:	b118      	cbz	r0, 804c67e <LoRaMacCryptoHandleJoinAccept+0x4e>
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 804c676:	200f      	movs	r0, #15
}
 804c678:	b047      	add	sp, #284	; 0x11c
 804c67a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    memcpy1( macMsg->Buffer + LORAMAC_MHDR_FIELD_SIZE, ( procBuffer + micComputationOffset ), ( macMsg->BufSize - LORAMAC_MHDR_FIELD_SIZE ) );
 804c67e:	7922      	ldrb	r2, [r4, #4]
 804c680:	6820      	ldr	r0, [r4, #0]
 804c682:	3a01      	subs	r2, #1
 804c684:	3001      	adds	r0, #1
 804c686:	b292      	uxth	r2, r2
 804c688:	4629      	mov	r1, r5
 804c68a:	f002 f8c6 	bl	804e81a <memcpy1>
    if( LoRaMacParserJoinAccept( macMsg ) != LORAMAC_PARSER_SUCCESS )
 804c68e:	4620      	mov	r0, r4
 804c690:	f000 f88e 	bl	804c7b0 <LoRaMacParserJoinAccept>
 804c694:	2800      	cmp	r0, #0
 804c696:	f040 8085 	bne.w	804c7a4 <LoRaMacCryptoHandleJoinAccept+0x174>
    if( macMsg->DLSettings.Bits.OptNeg == 1 )
 804c69a:	f994 2010 	ldrsb.w	r2, [r4, #16]
 804c69e:	4d43      	ldr	r5, [pc, #268]	; (804c7ac <LoRaMacCryptoHandleJoinAccept+0x17c>)
 804c6a0:	2a00      	cmp	r2, #0
 804c6a2:	686b      	ldr	r3, [r5, #4]
        CryptoCtx.NvmCtx->LrWanVersion.Fields.Minor = 1;
 804c6a4:	bfba      	itte	lt
 804c6a6:	2201      	movlt	r2, #1
 804c6a8:	709a      	strblt	r2, [r3, #2]
        CryptoCtx.NvmCtx->LrWanVersion.Fields.Minor = 0;
 804c6aa:	7098      	strbge	r0, [r3, #2]
    if( CryptoCtx.NvmCtx->LrWanVersion.Fields.Minor == 0 )
 804c6ac:	789b      	ldrb	r3, [r3, #2]
        micComputationKeyID = J_S_INT_KEY;
 804c6ae:	bfb4      	ite	lt
 804c6b0:	2703      	movlt	r7, #3
        micComputationKeyID = NWK_KEY;
 804c6b2:	2702      	movge	r7, #2
    if( CryptoCtx.NvmCtx->LrWanVersion.Fields.Minor == 0 )
 804c6b4:	2b00      	cmp	r3, #0
 804c6b6:	d145      	bne.n	804c744 <LoRaMacCryptoHandleJoinAccept+0x114>
        if( SecureElementVerifyAesCmac( macMsg->Buffer, ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ), macMsg->MIC, micComputationKeyID ) != SECURE_ELEMENT_SUCCESS )
 804c6b8:	7921      	ldrb	r1, [r4, #4]
 804c6ba:	6a62      	ldr	r2, [r4, #36]	; 0x24
 804c6bc:	6820      	ldr	r0, [r4, #0]
 804c6be:	3904      	subs	r1, #4
 804c6c0:	463b      	mov	r3, r7
 804c6c2:	b289      	uxth	r1, r1
 804c6c4:	f7fc fb30 	bl	8048d28 <SecureElementVerifyAesCmac>
 804c6c8:	2800      	cmp	r0, #0
 804c6ca:	d1d4      	bne.n	804c676 <LoRaMacCryptoHandleJoinAccept+0x46>
        retval = LoRaMacCryptoDeriveMcRootKey( GEN_APP_KEY );
 804c6cc:	2001      	movs	r0, #1
 804c6ce:	f7ff ff75 	bl	804c5bc <LoRaMacCryptoDeriveMcRootKey>
        if( retval != LORAMAC_CRYPTO_SUCCESS )
 804c6d2:	2800      	cmp	r0, #0
 804c6d4:	d1d0      	bne.n	804c678 <LoRaMacCryptoHandleJoinAccept+0x48>
 804c6d6:	f7ff fd2d 	bl	804c134 <LoRaMacCryptoDeriveMcKEKey.part.2>
        if( retval != LORAMAC_CRYPTO_SUCCESS )
 804c6da:	2800      	cmp	r0, #0
 804c6dc:	d1cc      	bne.n	804c678 <LoRaMacCryptoHandleJoinAccept+0x48>
        retval = DeriveSessionKey10x( APP_S_KEY, macMsg->JoinNonce, macMsg->NetID, ( uint8_t* ) &CryptoCtx.NvmCtx->DevNonce );
 804c6de:	686b      	ldr	r3, [r5, #4]
 804c6e0:	1da6      	adds	r6, r4, #6
 804c6e2:	3409      	adds	r4, #9
 804c6e4:	3304      	adds	r3, #4
 804c6e6:	4622      	mov	r2, r4
 804c6e8:	4631      	mov	r1, r6
 804c6ea:	2008      	movs	r0, #8
 804c6ec:	f7ff fcec 	bl	804c0c8 <DeriveSessionKey10x>
        if( retval != LORAMAC_CRYPTO_SUCCESS )
 804c6f0:	2800      	cmp	r0, #0
 804c6f2:	d1c1      	bne.n	804c678 <LoRaMacCryptoHandleJoinAccept+0x48>
        retval = DeriveSessionKey10x( NWK_S_ENC_KEY, macMsg->JoinNonce, macMsg->NetID, ( uint8_t* ) &CryptoCtx.NvmCtx->DevNonce );
 804c6f4:	686b      	ldr	r3, [r5, #4]
 804c6f6:	4622      	mov	r2, r4
 804c6f8:	3304      	adds	r3, #4
 804c6fa:	4631      	mov	r1, r6
 804c6fc:	2007      	movs	r0, #7
 804c6fe:	f7ff fce3 	bl	804c0c8 <DeriveSessionKey10x>
        if( retval != LORAMAC_CRYPTO_SUCCESS )
 804c702:	2800      	cmp	r0, #0
 804c704:	d1b8      	bne.n	804c678 <LoRaMacCryptoHandleJoinAccept+0x48>
        retval = DeriveSessionKey10x( F_NWK_S_INT_KEY, macMsg->JoinNonce, macMsg->NetID, ( uint8_t* ) &CryptoCtx.NvmCtx->DevNonce );
 804c706:	686b      	ldr	r3, [r5, #4]
 804c708:	4622      	mov	r2, r4
 804c70a:	3304      	adds	r3, #4
 804c70c:	4631      	mov	r1, r6
 804c70e:	2005      	movs	r0, #5
 804c710:	f7ff fcda 	bl	804c0c8 <DeriveSessionKey10x>
        if( retval != LORAMAC_CRYPTO_SUCCESS )
 804c714:	2800      	cmp	r0, #0
 804c716:	d1af      	bne.n	804c678 <LoRaMacCryptoHandleJoinAccept+0x48>
        retval = DeriveSessionKey10x( S_NWK_S_INT_KEY, macMsg->JoinNonce, macMsg->NetID, ( uint8_t* ) &CryptoCtx.NvmCtx->DevNonce );
 804c718:	686b      	ldr	r3, [r5, #4]
 804c71a:	4622      	mov	r2, r4
 804c71c:	3304      	adds	r3, #4
 804c71e:	4631      	mov	r1, r6
 804c720:	2006      	movs	r0, #6
 804c722:	f7ff fcd1 	bl	804c0c8 <DeriveSessionKey10x>
        if( retval != LORAMAC_CRYPTO_SUCCESS )
 804c726:	2800      	cmp	r0, #0
 804c728:	d1a6      	bne.n	804c678 <LoRaMacCryptoHandleJoinAccept+0x48>
    CryptoCtx.NvmCtx->FCntList.FCntUp = 0;
 804c72a:	686b      	ldr	r3, [r5, #4]
    CryptoCtx.RJcount0 = 0;
 804c72c:	8028      	strh	r0, [r5, #0]
    CryptoCtx.NvmCtx->FCntList.FCntDown = FCNT_DOWN_INITAL_VALUE;
 804c72e:	f04f 32ff 	mov.w	r2, #4294967295
    CryptoCtx.NvmCtx->FCntList.FCntUp = 0;
 804c732:	60d8      	str	r0, [r3, #12]
    CryptoCtx.NvmCtx->FCntList.FCntDown = FCNT_DOWN_INITAL_VALUE;
 804c734:	619a      	str	r2, [r3, #24]
    CryptoCtx.NvmCtx->FCntList.AFCntDown = FCNT_DOWN_INITAL_VALUE;
 804c736:	e9c3 2204 	strd	r2, r2, [r3, #16]
    CryptoCtx.EventCryptoNvmCtxChanged( );
 804c73a:	68ab      	ldr	r3, [r5, #8]
    CryptoCtx.NvmCtx->FCntList.FCntUp = 0;
 804c73c:	9001      	str	r0, [sp, #4]
    CryptoCtx.EventCryptoNvmCtxChanged( );
 804c73e:	4798      	blx	r3
    return LORAMAC_CRYPTO_SUCCESS;
 804c740:	9801      	ldr	r0, [sp, #4]
 804c742:	e799      	b.n	804c678 <LoRaMacCryptoHandleJoinAccept+0x48>
        memcpyr( &procBuffer[bufItr], joinEUI, LORAMAC_JOIN_EUI_FIELD_SIZE );
 804c744:	2208      	movs	r2, #8
 804c746:	4641      	mov	r1, r8
 804c748:	f10d 000d 	add.w	r0, sp, #13
        procBuffer[bufItr++] = ( uint8_t ) joinReqType;
 804c74c:	f88d 900c 	strb.w	r9, [sp, #12]
        memcpyr( &procBuffer[bufItr], joinEUI, LORAMAC_JOIN_EUI_FIELD_SIZE );
 804c750:	f002 f86d 	bl	804e82e <memcpyr>
        procBuffer[bufItr++] = CryptoCtx.NvmCtx->DevNonce & 0xFF;
 804c754:	686b      	ldr	r3, [r5, #4]
        if( SecureElementVerifyAesCmac( procBuffer,  ( macMsg->BufSize + micComputationOffset - LORAMAC_MHDR_FIELD_SIZE - LORAMAC_MIC_FIELD_SIZE ), macMsg->MIC, micComputationKeyID ) != SECURE_ELEMENT_SUCCESS )
 804c756:	7921      	ldrb	r1, [r4, #4]
        procBuffer[bufItr++] = CryptoCtx.NvmCtx->DevNonce & 0xFF;
 804c758:	889a      	ldrh	r2, [r3, #4]
 804c75a:	f88d 2015 	strb.w	r2, [sp, #21]
        procBuffer[bufItr++] = ( CryptoCtx.NvmCtx->DevNonce >> 8 ) & 0xFF;
 804c75e:	889b      	ldrh	r3, [r3, #4]
        if( SecureElementVerifyAesCmac( procBuffer,  ( macMsg->BufSize + micComputationOffset - LORAMAC_MHDR_FIELD_SIZE - LORAMAC_MIC_FIELD_SIZE ), macMsg->MIC, micComputationKeyID ) != SECURE_ELEMENT_SUCCESS )
 804c760:	6a62      	ldr	r2, [r4, #36]	; 0x24
        procBuffer[bufItr++] = ( CryptoCtx.NvmCtx->DevNonce >> 8 ) & 0xFF;
 804c762:	0a1b      	lsrs	r3, r3, #8
        if( SecureElementVerifyAesCmac( procBuffer,  ( macMsg->BufSize + micComputationOffset - LORAMAC_MHDR_FIELD_SIZE - LORAMAC_MIC_FIELD_SIZE ), macMsg->MIC, micComputationKeyID ) != SECURE_ELEMENT_SUCCESS )
 804c764:	3905      	subs	r1, #5
        procBuffer[bufItr++] = ( CryptoCtx.NvmCtx->DevNonce >> 8 ) & 0xFF;
 804c766:	f88d 3016 	strb.w	r3, [sp, #22]
        if( SecureElementVerifyAesCmac( procBuffer,  ( macMsg->BufSize + micComputationOffset - LORAMAC_MHDR_FIELD_SIZE - LORAMAC_MIC_FIELD_SIZE ), macMsg->MIC, micComputationKeyID ) != SECURE_ELEMENT_SUCCESS )
 804c76a:	4431      	add	r1, r6
        procBuffer[bufItr++] = macMsg->MHDR.Value;
 804c76c:	7963      	ldrb	r3, [r4, #5]
 804c76e:	f88d 3017 	strb.w	r3, [sp, #23]
        if( SecureElementVerifyAesCmac( procBuffer,  ( macMsg->BufSize + micComputationOffset - LORAMAC_MHDR_FIELD_SIZE - LORAMAC_MIC_FIELD_SIZE ), macMsg->MIC, micComputationKeyID ) != SECURE_ELEMENT_SUCCESS )
 804c772:	b289      	uxth	r1, r1
 804c774:	463b      	mov	r3, r7
 804c776:	a803      	add	r0, sp, #12
 804c778:	f7fc fad6 	bl	8048d28 <SecureElementVerifyAesCmac>
 804c77c:	2800      	cmp	r0, #0
 804c77e:	f47f af7a 	bne.w	804c676 <LoRaMacCryptoHandleJoinAccept+0x46>
        currentJoinNonce |= ( ( uint32_t ) macMsg->JoinNonce[2] << 16 );
 804c782:	7a23      	ldrb	r3, [r4, #8]
        currentJoinNonce |= ( ( uint32_t ) macMsg->JoinNonce[1] << 8 );
 804c784:	79e1      	ldrb	r1, [r4, #7]
        currentJoinNonce = ( uint32_t ) macMsg->JoinNonce[0];
 804c786:	79a2      	ldrb	r2, [r4, #6]
        currentJoinNonce |= ( ( uint32_t ) macMsg->JoinNonce[2] << 16 );
 804c788:	041b      	lsls	r3, r3, #16
 804c78a:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 804c78e:	4313      	orrs	r3, r2
        if( currentJoinNonce > CryptoCtx.NvmCtx->JoinNonce )
 804c790:	686a      	ldr	r2, [r5, #4]
 804c792:	6891      	ldr	r1, [r2, #8]
 804c794:	4299      	cmp	r1, r3
 804c796:	d207      	bcs.n	804c7a8 <LoRaMacCryptoHandleJoinAccept+0x178>
            CryptoCtx.NvmCtx->JoinNonce = currentJoinNonce;
 804c798:	6093      	str	r3, [r2, #8]
            CryptoCtx.EventCryptoNvmCtxChanged( );
 804c79a:	68ab      	ldr	r3, [r5, #8]
 804c79c:	4798      	blx	r3
 804c79e:	e795      	b.n	804c6cc <LoRaMacCryptoHandleJoinAccept+0x9c>
        return LORAMAC_CRYPTO_ERROR_NPE;
 804c7a0:	200a      	movs	r0, #10
 804c7a2:	e769      	b.n	804c678 <LoRaMacCryptoHandleJoinAccept+0x48>
        return LORAMAC_CRYPTO_ERROR_PARSER;
 804c7a4:	2010      	movs	r0, #16
 804c7a6:	e767      	b.n	804c678 <LoRaMacCryptoHandleJoinAccept+0x48>
            return LORAMAC_CRYPTO_FAIL_JOIN_NONCE;
 804c7a8:	2003      	movs	r0, #3
 804c7aa:	e765      	b.n	804c678 <LoRaMacCryptoHandleJoinAccept+0x48>
 804c7ac:	20003130 	.word	0x20003130

0804c7b0 <LoRaMacParserJoinAccept>:
*/
#include "LoRaMacParser.h"
#include "utilities.h"

LoRaMacParserStatus_t LoRaMacParserJoinAccept( LoRaMacMessageJoinAccept_t* macMsg )
{
 804c7b0:	b510      	push	{r4, lr}
    if( ( macMsg == 0 ) || ( macMsg->Buffer == 0 ) )
 804c7b2:	4604      	mov	r4, r0
 804c7b4:	2800      	cmp	r0, #0
 804c7b6:	d045      	beq.n	804c844 <LoRaMacParserJoinAccept+0x94>
 804c7b8:	6801      	ldr	r1, [r0, #0]
 804c7ba:	2900      	cmp	r1, #0
 804c7bc:	d042      	beq.n	804c844 <LoRaMacParserJoinAccept+0x94>
        return LORAMAC_PARSER_ERROR_NPE;
    }

    uint16_t bufItr = 0;

    macMsg->MHDR.Value = macMsg->Buffer[bufItr++];
 804c7be:	f811 3b01 	ldrb.w	r3, [r1], #1
 804c7c2:	7143      	strb	r3, [r0, #5]

    memcpy1( macMsg->JoinNonce, &macMsg->Buffer[bufItr], 3 );
 804c7c4:	2203      	movs	r2, #3
 804c7c6:	3006      	adds	r0, #6
 804c7c8:	f002 f827 	bl	804e81a <memcpy1>
    bufItr = bufItr + 3;

    memcpy1( macMsg->NetID, &macMsg->Buffer[bufItr], 3 );
 804c7cc:	4620      	mov	r0, r4
 804c7ce:	2203      	movs	r2, #3
 804c7d0:	f850 1b09 	ldr.w	r1, [r0], #9
 804c7d4:	3104      	adds	r1, #4
 804c7d6:	f002 f820 	bl	804e81a <memcpy1>
    bufItr = bufItr + 3;

    macMsg->DevAddr = ( uint32_t ) macMsg->Buffer[bufItr++];
 804c7da:	6821      	ldr	r1, [r4, #0]
 804c7dc:	79cb      	ldrb	r3, [r1, #7]
 804c7de:	60e3      	str	r3, [r4, #12]
    macMsg->DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 8 );
 804c7e0:	7a0a      	ldrb	r2, [r1, #8]
 804c7e2:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 804c7e6:	60e3      	str	r3, [r4, #12]
    macMsg->DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 16 );
 804c7e8:	7a4a      	ldrb	r2, [r1, #9]
 804c7ea:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 804c7ee:	60e3      	str	r3, [r4, #12]
    macMsg->DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 24 );
 804c7f0:	7a8a      	ldrb	r2, [r1, #10]
 804c7f2:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 804c7f6:	60e3      	str	r3, [r4, #12]

    macMsg->DLSettings.Value = macMsg->Buffer[bufItr++];
 804c7f8:	7acb      	ldrb	r3, [r1, #11]
 804c7fa:	7423      	strb	r3, [r4, #16]

    macMsg->RxDelay = macMsg->Buffer[bufItr++];
 804c7fc:	7b0b      	ldrb	r3, [r1, #12]
 804c7fe:	7463      	strb	r3, [r4, #17]

    if( ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE - bufItr ) == LORAMAC_C_FLIST_FIELD_SIZE )
 804c800:	7923      	ldrb	r3, [r4, #4]
 804c802:	2b21      	cmp	r3, #33	; 0x21
 804c804:	d11a      	bne.n	804c83c <LoRaMacParserJoinAccept+0x8c>
    {
        memcpy1( macMsg->CFList, &macMsg->Buffer[bufItr], LORAMAC_C_FLIST_FIELD_SIZE );
 804c806:	2210      	movs	r2, #16
 804c808:	310d      	adds	r1, #13
 804c80a:	f104 0012 	add.w	r0, r4, #18
 804c80e:	f002 f804 	bl	804e81a <memcpy1>
        bufItr = bufItr + LORAMAC_C_FLIST_FIELD_SIZE;
 804c812:	221d      	movs	r2, #29
    else if( ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE - bufItr ) > 0 )
    {
        return LORAMAC_PARSER_FAIL;
    }

    macMsg->MIC = ( uint32_t ) macMsg->Buffer[bufItr++];
 804c814:	6821      	ldr	r1, [r4, #0]
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 8 );
 804c816:	1c50      	adds	r0, r2, #1
    macMsg->MIC = ( uint32_t ) macMsg->Buffer[bufItr++];
 804c818:	5c8b      	ldrb	r3, [r1, r2]
 804c81a:	6263      	str	r3, [r4, #36]	; 0x24
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 8 );
 804c81c:	5c08      	ldrb	r0, [r1, r0]
 804c81e:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 16 );
 804c822:	1c90      	adds	r0, r2, #2
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 8 );
 804c824:	6263      	str	r3, [r4, #36]	; 0x24
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 16 );
 804c826:	5c08      	ldrb	r0, [r1, r0]
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 24 );
 804c828:	3203      	adds	r2, #3
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 16 );
 804c82a:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 804c82e:	6263      	str	r3, [r4, #36]	; 0x24
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 24 );
 804c830:	5c8a      	ldrb	r2, [r1, r2]
 804c832:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 804c836:	6263      	str	r3, [r4, #36]	; 0x24

    return LORAMAC_PARSER_SUCCESS;
 804c838:	2000      	movs	r0, #0
}
 804c83a:	bd10      	pop	{r4, pc}
    else if( ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE - bufItr ) > 0 )
 804c83c:	2b11      	cmp	r3, #17
 804c83e:	dc03      	bgt.n	804c848 <LoRaMacParserJoinAccept+0x98>
    macMsg->RxDelay = macMsg->Buffer[bufItr++];
 804c840:	220d      	movs	r2, #13
 804c842:	e7e7      	b.n	804c814 <LoRaMacParserJoinAccept+0x64>
        return LORAMAC_PARSER_ERROR_NPE;
 804c844:	2002      	movs	r0, #2
 804c846:	e7f8      	b.n	804c83a <LoRaMacParserJoinAccept+0x8a>
        return LORAMAC_PARSER_FAIL;
 804c848:	2001      	movs	r0, #1
 804c84a:	e7f6      	b.n	804c83a <LoRaMacParserJoinAccept+0x8a>

0804c84c <LoRaMacParserData>:

LoRaMacParserStatus_t LoRaMacParserData( LoRaMacMessageData_t* macMsg )
{
 804c84c:	b510      	push	{r4, lr}
    if( ( macMsg == 0 ) || ( macMsg->Buffer == 0 ) )
 804c84e:	4604      	mov	r4, r0
 804c850:	2800      	cmp	r0, #0
 804c852:	d054      	beq.n	804c8fe <LoRaMacParserData+0xb2>
 804c854:	6801      	ldr	r1, [r0, #0]
 804c856:	2900      	cmp	r1, #0
 804c858:	d051      	beq.n	804c8fe <LoRaMacParserData+0xb2>
        return LORAMAC_PARSER_ERROR_NPE;
    }

    uint16_t bufItr = 0;

    macMsg->MHDR.Value = macMsg->Buffer[bufItr++];
 804c85a:	780b      	ldrb	r3, [r1, #0]
 804c85c:	7143      	strb	r3, [r0, #5]

    macMsg->FHDR.DevAddr = macMsg->Buffer[bufItr++];
 804c85e:	784b      	ldrb	r3, [r1, #1]
 804c860:	6083      	str	r3, [r0, #8]
    macMsg->FHDR.DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 8 );
 804c862:	788a      	ldrb	r2, [r1, #2]
 804c864:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 804c868:	6083      	str	r3, [r0, #8]
    macMsg->FHDR.DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 16 );
 804c86a:	78ca      	ldrb	r2, [r1, #3]
 804c86c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 804c870:	6083      	str	r3, [r0, #8]
    macMsg->FHDR.DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 24 );
 804c872:	790a      	ldrb	r2, [r1, #4]
 804c874:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 804c878:	6083      	str	r3, [r0, #8]

    macMsg->FHDR.FCtrl.Value = macMsg->Buffer[bufItr++];
 804c87a:	794b      	ldrb	r3, [r1, #5]
 804c87c:	7303      	strb	r3, [r0, #12]

    macMsg->FHDR.FCnt = macMsg->Buffer[bufItr++];
 804c87e:	798b      	ldrb	r3, [r1, #6]
 804c880:	81c3      	strh	r3, [r0, #14]
    macMsg->FHDR.FCnt |= macMsg->Buffer[bufItr++] << 8;
 804c882:	79ca      	ldrb	r2, [r1, #7]
 804c884:	ea43 2302 	orr.w	r3, r3, r2, lsl #8

    if( macMsg->FHDR.FCtrl.Bits.FOptsLen <= 15 )
    {
        memcpy1( macMsg->FHDR.FOpts, &macMsg->Buffer[bufItr], macMsg->FHDR.FCtrl.Bits.FOptsLen );
 804c888:	7b02      	ldrb	r2, [r0, #12]
    macMsg->FHDR.FCnt |= macMsg->Buffer[bufItr++] << 8;
 804c88a:	81c3      	strh	r3, [r0, #14]
        memcpy1( macMsg->FHDR.FOpts, &macMsg->Buffer[bufItr], macMsg->FHDR.FCtrl.Bits.FOptsLen );
 804c88c:	f002 020f 	and.w	r2, r2, #15
 804c890:	3108      	adds	r1, #8
 804c892:	3010      	adds	r0, #16
 804c894:	f001 ffc1 	bl	804e81a <memcpy1>
        bufItr = bufItr + macMsg->FHDR.FCtrl.Bits.FOptsLen;
 804c898:	7b23      	ldrb	r3, [r4, #12]
    {
        return LORAMAC_PARSER_FAIL;
    }

    // Initialize anyway with zero.
    macMsg->FPort = 0;
 804c89a:	2200      	movs	r2, #0
        bufItr = bufItr + macMsg->FHDR.FCtrl.Bits.FOptsLen;
 804c89c:	f003 030f 	and.w	r3, r3, #15
    macMsg->FPort = 0;
 804c8a0:	f884 2020 	strb.w	r2, [r4, #32]
    macMsg->FRMPayloadSize = 0;
 804c8a4:	f884 2028 	strb.w	r2, [r4, #40]	; 0x28

    if( ( macMsg->BufSize - bufItr - LORAMAC_MIC_FIELD_SIZE ) > 0 )
 804c8a8:	7922      	ldrb	r2, [r4, #4]
        bufItr = bufItr + macMsg->FHDR.FCtrl.Bits.FOptsLen;
 804c8aa:	f103 0008 	add.w	r0, r3, #8
    if( ( macMsg->BufSize - bufItr - LORAMAC_MIC_FIELD_SIZE ) > 0 )
 804c8ae:	1a11      	subs	r1, r2, r0
 804c8b0:	2904      	cmp	r1, #4
 804c8b2:	dd0d      	ble.n	804c8d0 <LoRaMacParserData+0x84>
    {
        macMsg->FPort = macMsg->Buffer[bufItr++];
 804c8b4:	6821      	ldr	r1, [r4, #0]
 804c8b6:	3309      	adds	r3, #9

        macMsg->FRMPayloadSize = ( macMsg->BufSize - bufItr - LORAMAC_MIC_FIELD_SIZE );
 804c8b8:	3a04      	subs	r2, #4
 804c8ba:	1ad2      	subs	r2, r2, r3
        macMsg->FPort = macMsg->Buffer[bufItr++];
 804c8bc:	5c08      	ldrb	r0, [r1, r0]
 804c8be:	f884 0020 	strb.w	r0, [r4, #32]
        macMsg->FRMPayloadSize = ( macMsg->BufSize - bufItr - LORAMAC_MIC_FIELD_SIZE );
 804c8c2:	b2d2      	uxtb	r2, r2
 804c8c4:	f884 2028 	strb.w	r2, [r4, #40]	; 0x28
        memcpy1( macMsg->FRMPayload, &macMsg->Buffer[bufItr], macMsg->FRMPayloadSize );
 804c8c8:	4419      	add	r1, r3
 804c8ca:	6a60      	ldr	r0, [r4, #36]	; 0x24
 804c8cc:	f001 ffa5 	bl	804e81a <memcpy1>
        bufItr = bufItr + macMsg->FRMPayloadSize;
    }

    macMsg->MIC = ( uint32_t ) macMsg->Buffer[( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE )];
 804c8d0:	7923      	ldrb	r3, [r4, #4]
 804c8d2:	6822      	ldr	r2, [r4, #0]
 804c8d4:	441a      	add	r2, r3
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ) + 1] << 8 );
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ) + 2] << 16 );
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ) + 3] << 24 );

    return LORAMAC_PARSER_SUCCESS;
 804c8d6:	2000      	movs	r0, #0
    macMsg->MIC = ( uint32_t ) macMsg->Buffer[( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE )];
 804c8d8:	f812 3c04 	ldrb.w	r3, [r2, #-4]
 804c8dc:	62e3      	str	r3, [r4, #44]	; 0x2c
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ) + 1] << 8 );
 804c8de:	f812 1c03 	ldrb.w	r1, [r2, #-3]
 804c8e2:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 804c8e6:	62e3      	str	r3, [r4, #44]	; 0x2c
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ) + 2] << 16 );
 804c8e8:	f812 1c02 	ldrb.w	r1, [r2, #-2]
 804c8ec:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 804c8f0:	62e3      	str	r3, [r4, #44]	; 0x2c
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ) + 3] << 24 );
 804c8f2:	f812 2c01 	ldrb.w	r2, [r2, #-1]
 804c8f6:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 804c8fa:	62e3      	str	r3, [r4, #44]	; 0x2c
}
 804c8fc:	bd10      	pop	{r4, pc}
        return LORAMAC_PARSER_ERROR_NPE;
 804c8fe:	2002      	movs	r0, #2
 804c900:	e7fc      	b.n	804c8fc <LoRaMacParserData+0xb0>

0804c902 <LoRaMacSerializerJoinRequest>:
*/
#include "LoRaMacSerializer.h"
#include "utilities.h"

LoRaMacSerializerStatus_t LoRaMacSerializerJoinRequest( LoRaMacMessageJoinRequest_t* macMsg )
{
 804c902:	b538      	push	{r3, r4, r5, lr}
    if( ( macMsg == 0 ) || ( macMsg->Buffer == 0 ) )
 804c904:	4604      	mov	r4, r0
 804c906:	b360      	cbz	r0, 804c962 <LoRaMacSerializerJoinRequest+0x60>
 804c908:	6803      	ldr	r3, [r0, #0]
 804c90a:	b353      	cbz	r3, 804c962 <LoRaMacSerializerJoinRequest+0x60>
    }

    uint16_t bufItr = 0;

    // Check macMsg->BufSize
    if( macMsg->BufSize < LORAMAC_JOIN_REQ_MSG_SIZE )
 804c90c:	7902      	ldrb	r2, [r0, #4]
 804c90e:	2a16      	cmp	r2, #22
 804c910:	d929      	bls.n	804c966 <LoRaMacSerializerJoinRequest+0x64>
    {
        return LORAMAC_SERIALIZER_ERROR_BUF_SIZE;
    }

    macMsg->Buffer[bufItr++] = macMsg->MHDR.Value;
 804c912:	7942      	ldrb	r2, [r0, #5]
 804c914:	701a      	strb	r2, [r3, #0]

    memcpyr( &macMsg->Buffer[bufItr], macMsg->JoinEUI, LORAMAC_JOIN_EUI_FIELD_SIZE );
 804c916:	4605      	mov	r5, r0
 804c918:	2208      	movs	r2, #8
 804c91a:	f855 0b0e 	ldr.w	r0, [r5], #14
 804c91e:	1da1      	adds	r1, r4, #6
 804c920:	3001      	adds	r0, #1
 804c922:	f001 ff84 	bl	804e82e <memcpyr>
    bufItr += LORAMAC_JOIN_EUI_FIELD_SIZE;

    memcpyr( &macMsg->Buffer[bufItr], macMsg->DevEUI, LORAMAC_DEV_EUI_FIELD_SIZE );
 804c926:	6820      	ldr	r0, [r4, #0]
 804c928:	2208      	movs	r2, #8
 804c92a:	3009      	adds	r0, #9
 804c92c:	4629      	mov	r1, r5
 804c92e:	f001 ff7e 	bl	804e82e <memcpyr>
    bufItr += LORAMAC_DEV_EUI_FIELD_SIZE;

    macMsg->Buffer[bufItr++] = macMsg->DevNonce & 0xFF;
 804c932:	6823      	ldr	r3, [r4, #0]
 804c934:	8ae2      	ldrh	r2, [r4, #22]
 804c936:	745a      	strb	r2, [r3, #17]
    macMsg->Buffer[bufItr++] = ( macMsg->DevNonce >> 8 ) & 0xFF;
 804c938:	8ae3      	ldrh	r3, [r4, #22]
 804c93a:	6822      	ldr	r2, [r4, #0]
 804c93c:	0a1b      	lsrs	r3, r3, #8
 804c93e:	7493      	strb	r3, [r2, #18]

    macMsg->Buffer[bufItr++] = macMsg->MIC & 0xFF;
 804c940:	6823      	ldr	r3, [r4, #0]
 804c942:	69a2      	ldr	r2, [r4, #24]
 804c944:	74da      	strb	r2, [r3, #19]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 8 ) & 0xFF;
 804c946:	69a3      	ldr	r3, [r4, #24]
 804c948:	6822      	ldr	r2, [r4, #0]
 804c94a:	0a1b      	lsrs	r3, r3, #8
 804c94c:	7513      	strb	r3, [r2, #20]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 16 ) & 0xFF;
 804c94e:	6823      	ldr	r3, [r4, #0]
 804c950:	8b62      	ldrh	r2, [r4, #26]
 804c952:	755a      	strb	r2, [r3, #21]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 24 ) & 0xFF;
 804c954:	6823      	ldr	r3, [r4, #0]
 804c956:	7ee2      	ldrb	r2, [r4, #27]
 804c958:	759a      	strb	r2, [r3, #22]

    macMsg->BufSize = bufItr;
 804c95a:	2317      	movs	r3, #23
 804c95c:	7123      	strb	r3, [r4, #4]

    return LORAMAC_SERIALIZER_SUCCESS;
 804c95e:	2000      	movs	r0, #0
}
 804c960:	bd38      	pop	{r3, r4, r5, pc}
        return LORAMAC_SERIALIZER_ERROR_NPE;
 804c962:	2001      	movs	r0, #1
 804c964:	e7fc      	b.n	804c960 <LoRaMacSerializerJoinRequest+0x5e>
        return LORAMAC_SERIALIZER_ERROR_BUF_SIZE;
 804c966:	2002      	movs	r0, #2
 804c968:	e7fa      	b.n	804c960 <LoRaMacSerializerJoinRequest+0x5e>

0804c96a <LoRaMacSerializerData>:

    return LORAMAC_SERIALIZER_SUCCESS;
}

LoRaMacSerializerStatus_t LoRaMacSerializerData( LoRaMacMessageData_t* macMsg )
{
 804c96a:	b538      	push	{r3, r4, r5, lr}
    if( ( macMsg == 0 ) || ( macMsg->Buffer == 0 ) )
 804c96c:	4604      	mov	r4, r0
 804c96e:	2800      	cmp	r0, #0
 804c970:	d063      	beq.n	804ca3a <LoRaMacSerializerData+0xd0>
 804c972:	6801      	ldr	r1, [r0, #0]
 804c974:	2900      	cmp	r1, #0
 804c976:	d060      	beq.n	804ca3a <LoRaMacSerializerData+0xd0>
    uint16_t computedBufSize =   LORAMAC_MHDR_FIELD_SIZE
                               + LORAMAC_FHDR_DEV_ADD_FIELD_SIZE
                               + LORAMAC_FHDR_F_CTRL_FIELD_SIZE
                               + LORAMAC_FHDR_F_CNT_FIELD_SIZE;

    computedBufSize += macMsg->FHDR.FCtrl.Bits.FOptsLen;
 804c978:	7b03      	ldrb	r3, [r0, #12]

    if( macMsg->FRMPayloadSize > 0 )
 804c97a:	f890 2028 	ldrb.w	r2, [r0, #40]	; 0x28
    computedBufSize += macMsg->FHDR.FCtrl.Bits.FOptsLen;
 804c97e:	f003 030f 	and.w	r3, r3, #15
    if( macMsg->FRMPayloadSize > 0 )
 804c982:	2a00      	cmp	r2, #0
 804c984:	d157      	bne.n	804ca36 <LoRaMacSerializerData+0xcc>
    computedBufSize += macMsg->FHDR.FCtrl.Bits.FOptsLen;
 804c986:	3308      	adds	r3, #8
    {
        computedBufSize += LORAMAC_F_PORT_FIELD_SIZE;
    }

    computedBufSize += macMsg->FRMPayloadSize;
    computedBufSize += LORAMAC_MIC_FIELD_SIZE;
 804c988:	3204      	adds	r2, #4

    if( macMsg->BufSize < computedBufSize )
 804c98a:	7920      	ldrb	r0, [r4, #4]
 804c98c:	4413      	add	r3, r2
 804c98e:	4298      	cmp	r0, r3
 804c990:	d355      	bcc.n	804ca3e <LoRaMacSerializerData+0xd4>
    {
        return LORAMAC_SERIALIZER_ERROR_BUF_SIZE;
    }

    macMsg->Buffer[bufItr++] = macMsg->MHDR.Value;
 804c992:	7963      	ldrb	r3, [r4, #5]
 804c994:	700b      	strb	r3, [r1, #0]

    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.DevAddr ) & 0xFF;
 804c996:	6823      	ldr	r3, [r4, #0]
 804c998:	68a2      	ldr	r2, [r4, #8]
 804c99a:	705a      	strb	r2, [r3, #1]
    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.DevAddr >> 8 ) & 0xFF;
 804c99c:	68a3      	ldr	r3, [r4, #8]
 804c99e:	6822      	ldr	r2, [r4, #0]
 804c9a0:	0a1b      	lsrs	r3, r3, #8
 804c9a2:	7093      	strb	r3, [r2, #2]
    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.DevAddr >> 16 ) & 0xFF;
 804c9a4:	6823      	ldr	r3, [r4, #0]
 804c9a6:	8962      	ldrh	r2, [r4, #10]
 804c9a8:	70da      	strb	r2, [r3, #3]
    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.DevAddr >> 24 ) & 0xFF;
 804c9aa:	6823      	ldr	r3, [r4, #0]
 804c9ac:	7ae2      	ldrb	r2, [r4, #11]
 804c9ae:	711a      	strb	r2, [r3, #4]

    macMsg->Buffer[bufItr++] = macMsg->FHDR.FCtrl.Value;
 804c9b0:	6823      	ldr	r3, [r4, #0]
 804c9b2:	7b22      	ldrb	r2, [r4, #12]
 804c9b4:	715a      	strb	r2, [r3, #5]

    macMsg->Buffer[bufItr++] = macMsg->FHDR.FCnt & 0xFF;
 804c9b6:	6823      	ldr	r3, [r4, #0]
 804c9b8:	89e2      	ldrh	r2, [r4, #14]
 804c9ba:	719a      	strb	r2, [r3, #6]
    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.FCnt >> 8 ) & 0xFF;
 804c9bc:	89e3      	ldrh	r3, [r4, #14]
 804c9be:	6822      	ldr	r2, [r4, #0]
 804c9c0:	0a1b      	lsrs	r3, r3, #8
 804c9c2:	71d3      	strb	r3, [r2, #7]

    memcpy1( &macMsg->Buffer[bufItr], macMsg->FHDR.FOpts, macMsg->FHDR.FCtrl.Bits.FOptsLen );
 804c9c4:	7b22      	ldrb	r2, [r4, #12]
 804c9c6:	6820      	ldr	r0, [r4, #0]
 804c9c8:	f002 020f 	and.w	r2, r2, #15
 804c9cc:	f104 0110 	add.w	r1, r4, #16
 804c9d0:	3008      	adds	r0, #8
 804c9d2:	f001 ff22 	bl	804e81a <memcpy1>
    bufItr = bufItr + macMsg->FHDR.FCtrl.Bits.FOptsLen;
 804c9d6:	7b23      	ldrb	r3, [r4, #12]

    if( macMsg->FRMPayloadSize > 0 )
 804c9d8:	f894 2028 	ldrb.w	r2, [r4, #40]	; 0x28
    bufItr = bufItr + macMsg->FHDR.FCtrl.Bits.FOptsLen;
 804c9dc:	f003 030f 	and.w	r3, r3, #15
 804c9e0:	f103 0508 	add.w	r5, r3, #8
    if( macMsg->FRMPayloadSize > 0 )
 804c9e4:	b12a      	cbz	r2, 804c9f2 <LoRaMacSerializerData+0x88>
    {
        macMsg->Buffer[bufItr++] = macMsg->FPort;
 804c9e6:	6822      	ldr	r2, [r4, #0]
 804c9e8:	f894 1020 	ldrb.w	r1, [r4, #32]
 804c9ec:	5551      	strb	r1, [r2, r5]
 804c9ee:	f103 0509 	add.w	r5, r3, #9
    }

    memcpy1( &macMsg->Buffer[bufItr], macMsg->FRMPayload, macMsg->FRMPayloadSize );
 804c9f2:	6820      	ldr	r0, [r4, #0]
 804c9f4:	f894 2028 	ldrb.w	r2, [r4, #40]	; 0x28
 804c9f8:	6a61      	ldr	r1, [r4, #36]	; 0x24
 804c9fa:	4428      	add	r0, r5
 804c9fc:	f001 ff0d 	bl	804e81a <memcpy1>
    bufItr = bufItr + macMsg->FRMPayloadSize;
 804ca00:	f894 3028 	ldrb.w	r3, [r4, #40]	; 0x28

    macMsg->Buffer[bufItr++] = macMsg->MIC & 0xFF;
 804ca04:	6822      	ldr	r2, [r4, #0]
 804ca06:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
    bufItr = bufItr + macMsg->FRMPayloadSize;
 804ca08:	442b      	add	r3, r5
    macMsg->Buffer[bufItr++] = macMsg->MIC & 0xFF;
 804ca0a:	54d1      	strb	r1, [r2, r3]
 804ca0c:	1c5a      	adds	r2, r3, #1
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 8 ) & 0xFF;
 804ca0e:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 804ca10:	6820      	ldr	r0, [r4, #0]
 804ca12:	b292      	uxth	r2, r2
 804ca14:	0a09      	lsrs	r1, r1, #8
 804ca16:	5481      	strb	r1, [r0, r2]
 804ca18:	1c9a      	adds	r2, r3, #2
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 16 ) & 0xFF;
 804ca1a:	6821      	ldr	r1, [r4, #0]
 804ca1c:	8de0      	ldrh	r0, [r4, #46]	; 0x2e
 804ca1e:	b292      	uxth	r2, r2
 804ca20:	5488      	strb	r0, [r1, r2]
 804ca22:	1cda      	adds	r2, r3, #3
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 24 ) & 0xFF;
 804ca24:	b292      	uxth	r2, r2
 804ca26:	6821      	ldr	r1, [r4, #0]
 804ca28:	f894 002f 	ldrb.w	r0, [r4, #47]	; 0x2f
 804ca2c:	5488      	strb	r0, [r1, r2]
 804ca2e:	3304      	adds	r3, #4

    macMsg->BufSize = bufItr;
 804ca30:	7123      	strb	r3, [r4, #4]

    return LORAMAC_SERIALIZER_SUCCESS;
 804ca32:	2000      	movs	r0, #0
}
 804ca34:	bd38      	pop	{r3, r4, r5, pc}
        computedBufSize += LORAMAC_F_PORT_FIELD_SIZE;
 804ca36:	3309      	adds	r3, #9
 804ca38:	e7a6      	b.n	804c988 <LoRaMacSerializerData+0x1e>
        return LORAMAC_SERIALIZER_ERROR_NPE;
 804ca3a:	2001      	movs	r0, #1
 804ca3c:	e7fa      	b.n	804ca34 <LoRaMacSerializerData+0xca>
        return LORAMAC_SERIALIZER_ERROR_BUF_SIZE;
 804ca3e:	2002      	movs	r0, #2
 804ca40:	e7f8      	b.n	804ca34 <LoRaMacSerializerData+0xca>

0804ca42 <RegionIsActive>:
        default:
        {
            return false;
        }
    }
}
 804ca42:	1e43      	subs	r3, r0, #1
 804ca44:	4258      	negs	r0, r3
 804ca46:	4158      	adcs	r0, r3
 804ca48:	4770      	bx	lr

0804ca4a <RegionGetPhyParam>:

PhyParam_t RegionGetPhyParam( LoRaMacRegion_t region, GetPhyParams_t* getPhy )
{
    PhyParam_t phyParam = { 0 };
    switch( region )
 804ca4a:	2801      	cmp	r0, #1
{
 804ca4c:	b082      	sub	sp, #8
    switch( region )
 804ca4e:	d103      	bne.n	804ca58 <RegionGetPhyParam+0xe>
    {
        AS923_GET_PHY_PARAM( );
        AU915_GET_PHY_PARAM( );
 804ca50:	4608      	mov	r0, r1
        default:
        {
            return phyParam;
        }
    }
}
 804ca52:	b002      	add	sp, #8
        AU915_GET_PHY_PARAM( );
 804ca54:	f000 b8d2 	b.w	804cbfc <RegionAU915GetPhyParam>
}
 804ca58:	2000      	movs	r0, #0
 804ca5a:	b002      	add	sp, #8
 804ca5c:	4770      	bx	lr

0804ca5e <RegionSetBandTxDone>:

void RegionSetBandTxDone( LoRaMacRegion_t region, SetBandTxDoneParams_t* txDone )
{
    switch( region )
 804ca5e:	2801      	cmp	r0, #1
 804ca60:	d102      	bne.n	804ca68 <RegionSetBandTxDone+0xa>
    {
        AS923_SET_BAND_TX_DONE( );
        AU915_SET_BAND_TX_DONE( );
 804ca62:	4608      	mov	r0, r1
 804ca64:	f000 b974 	b.w	804cd50 <RegionAU915SetBandTxDone>
        default:
        {
            return;
        }
    }
}
 804ca68:	4770      	bx	lr

0804ca6a <RegionInitDefaults>:

void RegionInitDefaults( LoRaMacRegion_t region, InitDefaultsParams_t* params )
{
    switch( region )
 804ca6a:	2801      	cmp	r0, #1
 804ca6c:	d102      	bne.n	804ca74 <RegionInitDefaults+0xa>
    {
        AS923_INIT_DEFAULTS( );
        AU915_INIT_DEFAULTS( );
 804ca6e:	4608      	mov	r0, r1
 804ca70:	f000 b97e 	b.w	804cd70 <RegionAU915InitDefaults>
        default:
        {
            break;
        }
    }
}
 804ca74:	4770      	bx	lr

0804ca76 <RegionGetNvmCtx>:

void* RegionGetNvmCtx( LoRaMacRegion_t region, GetNvmCtxParams_t* params )
{
    switch( region )
 804ca76:	2801      	cmp	r0, #1
 804ca78:	d102      	bne.n	804ca80 <RegionGetNvmCtx+0xa>
    {
        AS923_GET_NVM_CTX( );
        AU915_GET_NVM_CTX( );
 804ca7a:	4608      	mov	r0, r1
 804ca7c:	f000 b9f4 	b.w	804ce68 <RegionAU915GetNvmCtx>
        default:
        {
           return 0;
        }
    }
}
 804ca80:	2000      	movs	r0, #0
 804ca82:	4770      	bx	lr

0804ca84 <RegionVerify>:

bool RegionVerify( LoRaMacRegion_t region, VerifyParams_t* verify, PhyAttribute_t phyAttribute )
{
    switch( region )
 804ca84:	2801      	cmp	r0, #1
{
 804ca86:	460b      	mov	r3, r1
    switch( region )
 804ca88:	d103      	bne.n	804ca92 <RegionVerify+0xe>
    {
        AS923_VERIFY( );
        AU915_VERIFY( );
 804ca8a:	4611      	mov	r1, r2
 804ca8c:	4618      	mov	r0, r3
 804ca8e:	f000 b9f3 	b.w	804ce78 <RegionAU915Verify>
        default:
        {
            return false;
        }
    }
}
 804ca92:	2000      	movs	r0, #0
 804ca94:	4770      	bx	lr

0804ca96 <RegionApplyCFList>:

void RegionApplyCFList( LoRaMacRegion_t region, ApplyCFListParams_t* applyCFList )
{
    switch( region )
 804ca96:	2801      	cmp	r0, #1
 804ca98:	d102      	bne.n	804caa0 <RegionApplyCFList+0xa>
    {
        AS923_APPLY_CF_LIST( );
        AU915_APPLY_CF_LIST( );
 804ca9a:	4608      	mov	r0, r1
 804ca9c:	f000 ba18 	b.w	804ced0 <RegionAU915ApplyCFList>
        default:
        {
            break;
        }
    }
}
 804caa0:	4770      	bx	lr

0804caa2 <RegionChanMaskSet>:

bool RegionChanMaskSet( LoRaMacRegion_t region, ChanMaskSetParams_t* chanMaskSet )
{
    switch( region )
 804caa2:	2801      	cmp	r0, #1
 804caa4:	d102      	bne.n	804caac <RegionChanMaskSet+0xa>
    {
        AS923_CHAN_MASK_SET( );
        AU915_CHAN_MASK_SET( );
 804caa6:	4608      	mov	r0, r1
 804caa8:	f000 ba38 	b.w	804cf1c <RegionAU915ChanMaskSet>
        default:
        {
            return false;
        }
    }
}
 804caac:	2000      	movs	r0, #0
 804caae:	4770      	bx	lr

0804cab0 <RegionComputeRxWindowParameters>:

void RegionComputeRxWindowParameters( LoRaMacRegion_t region, int8_t datarate, uint8_t minRxSymbols, uint32_t rxError, RxConfigParams_t *rxConfigParams )
{
 804cab0:	b410      	push	{r4}
    switch( region )
 804cab2:	2801      	cmp	r0, #1
{
 804cab4:	460c      	mov	r4, r1
 804cab6:	4611      	mov	r1, r2
 804cab8:	461a      	mov	r2, r3
 804caba:	9b01      	ldr	r3, [sp, #4]
    switch( region )
 804cabc:	d104      	bne.n	804cac8 <RegionComputeRxWindowParameters+0x18>
    {
        AS923_COMPUTE_RX_WINDOW_PARAMETERS( );
        AU915_COMPUTE_RX_WINDOW_PARAMETERS( );
 804cabe:	4620      	mov	r0, r4
        default:
        {
            break;
        }
    }
}
 804cac0:	f85d 4b04 	ldr.w	r4, [sp], #4
        AU915_COMPUTE_RX_WINDOW_PARAMETERS( );
 804cac4:	f000 ba56 	b.w	804cf74 <RegionAU915ComputeRxWindowParameters>
}
 804cac8:	f85d 4b04 	ldr.w	r4, [sp], #4
 804cacc:	4770      	bx	lr

0804cace <RegionRxConfig>:

bool RegionRxConfig( LoRaMacRegion_t region, RxConfigParams_t* rxConfig, int8_t* datarate )
{
    switch( region )
 804cace:	2801      	cmp	r0, #1
{
 804cad0:	460b      	mov	r3, r1
    switch( region )
 804cad2:	d103      	bne.n	804cadc <RegionRxConfig+0xe>
    {
        AS923_RX_CONFIG( );
        AU915_RX_CONFIG( );
 804cad4:	4611      	mov	r1, r2
 804cad6:	4618      	mov	r0, r3
 804cad8:	f000 ba8e 	b.w	804cff8 <RegionAU915RxConfig>
        default:
        {
            return false;
        }
    }
}
 804cadc:	2000      	movs	r0, #0
 804cade:	4770      	bx	lr

0804cae0 <RegionTxConfig>:

bool RegionTxConfig( LoRaMacRegion_t region, TxConfigParams_t* txConfig, int8_t* txPower, TimerTime_t* txTimeOnAir )
{
    switch( region )
 804cae0:	2801      	cmp	r0, #1
{
 804cae2:	b410      	push	{r4}
 804cae4:	460c      	mov	r4, r1
 804cae6:	4611      	mov	r1, r2
    switch( region )
 804cae8:	d105      	bne.n	804caf6 <RegionTxConfig+0x16>
    {
        AS923_TX_CONFIG( );
        AU915_TX_CONFIG( );
 804caea:	4620      	mov	r0, r4
 804caec:	461a      	mov	r2, r3
        default:
        {
            return false;
        }
    }
}
 804caee:	f85d 4b04 	ldr.w	r4, [sp], #4
        AU915_TX_CONFIG( );
 804caf2:	f000 badb 	b.w	804d0ac <RegionAU915TxConfig>
}
 804caf6:	2000      	movs	r0, #0
 804caf8:	f85d 4b04 	ldr.w	r4, [sp], #4
 804cafc:	4770      	bx	lr

0804cafe <RegionLinkAdrReq>:

uint8_t RegionLinkAdrReq( LoRaMacRegion_t region, LinkAdrReqParams_t* linkAdrReq, int8_t* drOut, int8_t* txPowOut, uint8_t* nbRepOut, uint8_t* nbBytesParsed )
{
 804cafe:	b430      	push	{r4, r5}
    switch( region )
 804cb00:	2801      	cmp	r0, #1
{
 804cb02:	460c      	mov	r4, r1
 804cb04:	4611      	mov	r1, r2
 804cb06:	461a      	mov	r2, r3
 804cb08:	e9dd 3502 	ldrd	r3, r5, [sp, #8]
    switch( region )
 804cb0c:	d104      	bne.n	804cb18 <RegionLinkAdrReq+0x1a>
    {
        AS923_LINK_ADR_REQ( );
        AU915_LINK_ADR_REQ( );
 804cb0e:	9502      	str	r5, [sp, #8]
 804cb10:	4620      	mov	r0, r4
        default:
        {
            return 0;
        }
    }
}
 804cb12:	bc30      	pop	{r4, r5}
        AU915_LINK_ADR_REQ( );
 804cb14:	f000 bb46 	b.w	804d1a4 <RegionAU915LinkAdrReq>
}
 804cb18:	2000      	movs	r0, #0
 804cb1a:	bc30      	pop	{r4, r5}
 804cb1c:	4770      	bx	lr

0804cb1e <RegionRxParamSetupReq>:

uint8_t RegionRxParamSetupReq( LoRaMacRegion_t region, RxParamSetupReqParams_t* rxParamSetupReq )
{
    switch( region )
 804cb1e:	2801      	cmp	r0, #1
 804cb20:	d102      	bne.n	804cb28 <RegionRxParamSetupReq+0xa>
    {
        AS923_RX_PARAM_SETUP_REQ( );
        AU915_RX_PARAM_SETUP_REQ( );
 804cb22:	4608      	mov	r0, r1
 804cb24:	f000 bc4a 	b.w	804d3bc <RegionAU915RxParamSetupReq>
        default:
        {
            return 0;
        }
    }
}
 804cb28:	2000      	movs	r0, #0
 804cb2a:	4770      	bx	lr

0804cb2c <RegionNewChannelReq>:

uint8_t RegionNewChannelReq( LoRaMacRegion_t region, NewChannelReqParams_t* newChannelReq )
{
    switch( region )
 804cb2c:	2801      	cmp	r0, #1
 804cb2e:	d102      	bne.n	804cb36 <RegionNewChannelReq+0xa>
    {
        AS923_NEW_CHANNEL_REQ( );
        AU915_NEW_CHANNEL_REQ( );
 804cb30:	4608      	mov	r0, r1
 804cb32:	f000 bc69 	b.w	804d408 <RegionAU915NewChannelReq>
        default:
        {
            return 0;
        }
    }
}
 804cb36:	2000      	movs	r0, #0
 804cb38:	4770      	bx	lr

0804cb3a <RegionTxParamSetupReq>:

int8_t RegionTxParamSetupReq( LoRaMacRegion_t region, TxParamSetupReqParams_t* txParamSetupReq )
{
    switch( region )
 804cb3a:	2801      	cmp	r0, #1
 804cb3c:	d102      	bne.n	804cb44 <RegionTxParamSetupReq+0xa>
    {
        AS923_TX_PARAM_SETUP_REQ( );
        AU915_TX_PARAM_SETUP_REQ( );
 804cb3e:	4608      	mov	r0, r1
 804cb40:	f000 bc64 	b.w	804d40c <RegionAU915TxParamSetupReq>
        default:
        {
            return 0;
        }
    }
}
 804cb44:	2000      	movs	r0, #0
 804cb46:	4770      	bx	lr

0804cb48 <RegionDlChannelReq>:

uint8_t RegionDlChannelReq( LoRaMacRegion_t region, DlChannelReqParams_t* dlChannelReq )
{
    switch( region )
 804cb48:	2801      	cmp	r0, #1
 804cb4a:	d102      	bne.n	804cb52 <RegionDlChannelReq+0xa>
    {
        AS923_DL_CHANNEL_REQ( );
        AU915_DL_CHANNEL_REQ( );
 804cb4c:	4608      	mov	r0, r1
 804cb4e:	f000 bc5f 	b.w	804d410 <RegionAU915DlChannelReq>
        default:
        {
            return 0;
        }
    }
}
 804cb52:	2000      	movs	r0, #0
 804cb54:	4770      	bx	lr

0804cb56 <RegionAlternateDr>:

int8_t RegionAlternateDr( LoRaMacRegion_t region, int8_t currentDr, AlternateDrType_t type )
{
    switch( region )
 804cb56:	2801      	cmp	r0, #1
{
 804cb58:	460b      	mov	r3, r1
    switch( region )
 804cb5a:	d103      	bne.n	804cb64 <RegionAlternateDr+0xe>
    {
        AS923_ALTERNATE_DR( );
        AU915_ALTERNATE_DR( );
 804cb5c:	4611      	mov	r1, r2
 804cb5e:	4618      	mov	r0, r3
 804cb60:	f000 bc58 	b.w	804d414 <RegionAU915AlternateDr>
        default:
        {
            return 0;
        }
    }
}
 804cb64:	2000      	movs	r0, #0
 804cb66:	4770      	bx	lr

0804cb68 <RegionCalcBackOff>:

void RegionCalcBackOff( LoRaMacRegion_t region, CalcBackOffParams_t* calcBackOff )
{
    switch( region )
 804cb68:	2801      	cmp	r0, #1
 804cb6a:	d102      	bne.n	804cb72 <RegionCalcBackOff+0xa>
    {
        AS923_CALC_BACKOFF( );
        AU915_CALC_BACKOFF( );
 804cb6c:	4608      	mov	r0, r1
 804cb6e:	f000 bc63 	b.w	804d438 <RegionAU915CalcBackOff>
        default:
        {
            break;
        }
    }
}
 804cb72:	4770      	bx	lr

0804cb74 <RegionNextChannel>:

LoRaMacStatus_t RegionNextChannel( LoRaMacRegion_t region, NextChanParams_t* nextChanParams, uint8_t* channel, TimerTime_t* time, TimerTime_t* aggregatedTimeOff )
{
 804cb74:	b410      	push	{r4}
    switch( region )
 804cb76:	2801      	cmp	r0, #1
{
 804cb78:	460c      	mov	r4, r1
 804cb7a:	4611      	mov	r1, r2
 804cb7c:	461a      	mov	r2, r3
 804cb7e:	9b01      	ldr	r3, [sp, #4]
    switch( region )
 804cb80:	d104      	bne.n	804cb8c <RegionNextChannel+0x18>
    {
        AS923_NEXT_CHANNEL( );
        AU915_NEXT_CHANNEL( );
 804cb82:	4620      	mov	r0, r4
        default:
        {
            return LORAMAC_STATUS_REGION_NOT_SUPPORTED;
        }
    }
}
 804cb84:	f85d 4b04 	ldr.w	r4, [sp], #4
        AU915_NEXT_CHANNEL( );
 804cb88:	f000 bc74 	b.w	804d474 <RegionAU915NextChannel>
}
 804cb8c:	2009      	movs	r0, #9
 804cb8e:	f85d 4b04 	ldr.w	r4, [sp], #4
 804cb92:	4770      	bx	lr

0804cb94 <RegionSetContinuousWave>:
    }
}

void RegionSetContinuousWave( LoRaMacRegion_t region, ContinuousWaveParams_t* continuousWave )
{
    switch( region )
 804cb94:	2801      	cmp	r0, #1
 804cb96:	d102      	bne.n	804cb9e <RegionSetContinuousWave+0xa>
    {
        AS923_SET_CONTINUOUS_WAVE( );
        AU915_SET_CONTINUOUS_WAVE( );
 804cb98:	4608      	mov	r0, r1
 804cb9a:	f000 bd0d 	b.w	804d5b8 <RegionAU915SetContinuousWave>
        default:
        {
            break;
        }
    }
}
 804cb9e:	4770      	bx	lr

0804cba0 <RegionApplyDrOffset>:

uint8_t RegionApplyDrOffset( LoRaMacRegion_t region, uint8_t downlinkDwellTime, int8_t dr, int8_t drOffset )
{
    switch( region )
 804cba0:	2801      	cmp	r0, #1
{
 804cba2:	b410      	push	{r4}
 804cba4:	460c      	mov	r4, r1
 804cba6:	4611      	mov	r1, r2
    switch( region )
 804cba8:	d105      	bne.n	804cbb6 <RegionApplyDrOffset+0x16>
    {
        AS923_APPLY_DR_OFFSET( );
        AU915_APPLY_DR_OFFSET( );
 804cbaa:	4620      	mov	r0, r4
 804cbac:	461a      	mov	r2, r3
        default:
        {
            return dr;
        }
    }
}
 804cbae:	f85d 4b04 	ldr.w	r4, [sp], #4
        AU915_APPLY_DR_OFFSET( );
 804cbb2:	f000 bd25 	b.w	804d600 <RegionAU915ApplyDrOffset>
}
 804cbb6:	b2d0      	uxtb	r0, r2
 804cbb8:	f85d 4b04 	ldr.w	r4, [sp], #4
 804cbbc:	4770      	bx	lr
	...

0804cbc0 <VerifyRfFreq>:
}

static bool VerifyRfFreq( uint32_t freq )
{
    // Check radio driver support
    if( Radio.CheckRfFrequency( freq ) == false )
 804cbc0:	4b0a      	ldr	r3, [pc, #40]	; (804cbec <VerifyRfFreq+0x2c>)
{
 804cbc2:	b510      	push	{r4, lr}
    if( Radio.CheckRfFrequency( freq ) == false )
 804cbc4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
{
 804cbc6:	4604      	mov	r4, r0
    if( Radio.CheckRfFrequency( freq ) == false )
 804cbc8:	4798      	blx	r3
 804cbca:	b170      	cbz	r0, 804cbea <VerifyRfFreq+0x2a>
    {
        return false;
    }

    // Rx frequencies
    if( ( freq < AU915_FIRST_RX1_CHANNEL ) ||
 804cbcc:	4b08      	ldr	r3, [pc, #32]	; (804cbf0 <VerifyRfFreq+0x30>)
 804cbce:	4a09      	ldr	r2, [pc, #36]	; (804cbf4 <VerifyRfFreq+0x34>)
 804cbd0:	4423      	add	r3, r4
 804cbd2:	4293      	cmp	r3, r2
        ( freq > AU915_LAST_RX1_CHANNEL ) ||
        ( ( ( freq - ( uint32_t ) AU915_FIRST_RX1_CHANNEL ) % ( uint32_t ) AU915_STEPWIDTH_RX1_CHANNEL ) != 0 ) )
 804cbd4:	bf9f      	itttt	ls
 804cbd6:	4a08      	ldrls	r2, [pc, #32]	; (804cbf8 <VerifyRfFreq+0x38>)
 804cbd8:	fbb3 f0f2 	udivls	r0, r3, r2
 804cbdc:	fb02 3010 	mlsls	r0, r2, r0, r3
        ( freq > AU915_LAST_RX1_CHANNEL ) ||
 804cbe0:	fab0 f080 	clzls	r0, r0
 804cbe4:	bf94      	ite	ls
 804cbe6:	0940      	lsrls	r0, r0, #5
        return false;
 804cbe8:	2000      	movhi	r0, #0
    if( ( freq < 915200000 ) ||  ( freq > 927800000 ) )
    {
        return false;
    }
    return true;
}
 804cbea:	bd10      	pop	{r4, pc}
 804cbec:	080528d8 	.word	0x080528d8
 804cbf0:	c8f78f60 	.word	0xc8f78f60
 804cbf4:	00401640 	.word	0x00401640
 804cbf8:	000927c0 	.word	0x000927c0

0804cbfc <RegionAU915GetPhyParam>:
    *delayTx = delayTransmission;
    return nbEnabledChannels;
}

PhyParam_t RegionAU915GetPhyParam( GetPhyParams_t* getPhy )
{
 804cbfc:	b507      	push	{r0, r1, r2, lr}
    PhyParam_t phyParam = { 0 };
 804cbfe:	2300      	movs	r3, #0
 804cc00:	9300      	str	r3, [sp, #0]

    switch( getPhy->Attribute )
 804cc02:	7803      	ldrb	r3, [r0, #0]
 804cc04:	3b01      	subs	r3, #1
 804cc06:	2b34      	cmp	r3, #52	; 0x34
 804cc08:	d832      	bhi.n	804cc70 <RegionAU915GetPhyParam+0x74>
 804cc0a:	e8df f003 	tbb	[pc, r3]
 804cc0e:	1f1b      	.short	0x1f1b
 804cc10:	21313131 	.word	0x21313131
 804cc14:	31313131 	.word	0x31313131
 804cc18:	4d43413f 	.word	0x4d43413f
 804cc1c:	5e5b5831 	.word	0x5e5b5831
 804cc20:	6a676461 	.word	0x6a676461
 804cc24:	751d7331 	.word	0x751d7331
 804cc28:	7d7b7977 	.word	0x7d7b7977
 804cc2c:	24827f31 	.word	0x24827f31
 804cc30:	31313131 	.word	0x31313131
 804cc34:	31313131 	.word	0x31313131
 804cc38:	31313131 	.word	0x31313131
 804cc3c:	1d843131 	.word	0x1d843131
 804cc40:	1d8c      	.short	0x1d8c
 804cc42:	1d          	.byte	0x1d
 804cc43:	00          	.byte	0x00
    {
        case PHY_MIN_RX_DR:
        {
            if( getPhy->DownlinkDwellTime == 0)
 804cc44:	78c3      	ldrb	r3, [r0, #3]
 804cc46:	b91b      	cbnz	r3, 804cc50 <RegionAU915GetPhyParam+0x54>
            phyParam.Value = AU915_RX_WND_2_FREQ;
            break;
        }
        case PHY_DEF_RX2_DR:
        {
            phyParam.Value = AU915_RX_WND_2_DR;
 804cc48:	2308      	movs	r3, #8
 804cc4a:	e002      	b.n	804cc52 <RegionAU915GetPhyParam+0x56>
            if( getPhy->UplinkDwellTime == 0)
 804cc4c:	7883      	ldrb	r3, [r0, #2]
 804cc4e:	b17b      	cbz	r3, 804cc70 <RegionAU915GetPhyParam+0x74>
            phyParam.Value = AU915_DEFAULT_DATARATE;
 804cc50:	2302      	movs	r3, #2
            phyParam.Value = AU915_BEACON_CHANNEL_DR;
            break;
        }
        case PHY_BEACON_CHANNEL_STEPWIDTH:
        {
            phyParam.Value = AU915_BEACON_CHANNEL_STEPWIDTH;
 804cc52:	9300      	str	r3, [sp, #0]
            break;
 804cc54:	e00c      	b.n	804cc70 <RegionAU915GetPhyParam+0x74>
            if( getPhy->UplinkDwellTime == 0)
 804cc56:	7882      	ldrb	r2, [r0, #2]
 804cc58:	f990 3001 	ldrsb.w	r3, [r0, #1]
 804cc5c:	b962      	cbnz	r2, 804cc78 <RegionAU915GetPhyParam+0x7c>
    if( dr == minDr )
 804cc5e:	b12b      	cbz	r3, 804cc6c <RegionAU915GetPhyParam+0x70>
    else if( dr == DR_8 )
 804cc60:	2b08      	cmp	r3, #8
        nextLowerDr = dr - 1;
 804cc62:	bf1a      	itte	ne
 804cc64:	f103 33ff 	addne.w	r3, r3, #4294967295
 804cc68:	b2da      	uxtbne	r2, r3
        nextLowerDr = DR_6;
 804cc6a:	2206      	moveq	r2, #6
                phyParam.Value = GetNextLowerTxDr( getPhy->Datarate, AU915_TX_MIN_DATARATE );
 804cc6c:	b252      	sxtb	r2, r2
 804cc6e:	9200      	str	r2, [sp, #0]
            break;
        }
    }

    return phyParam;
}
 804cc70:	9800      	ldr	r0, [sp, #0]
 804cc72:	b003      	add	sp, #12
 804cc74:	f85d fb04 	ldr.w	pc, [sp], #4
    if( dr == minDr )
 804cc78:	2b02      	cmp	r3, #2
 804cc7a:	d005      	beq.n	804cc88 <RegionAU915GetPhyParam+0x8c>
    else if( dr == DR_8 )
 804cc7c:	2b08      	cmp	r3, #8
        nextLowerDr = dr - 1;
 804cc7e:	bf1a      	itte	ne
 804cc80:	f103 33ff 	addne.w	r3, r3, #4294967295
 804cc84:	b2db      	uxtbne	r3, r3
        nextLowerDr = DR_6;
 804cc86:	2306      	moveq	r3, #6
                phyParam.Value = GetNextLowerTxDr( getPhy->Datarate, AU915_DWELL_LIMIT_DATARATE );
 804cc88:	b25b      	sxtb	r3, r3
 804cc8a:	e7e2      	b.n	804cc52 <RegionAU915GetPhyParam+0x56>
            phyParam.Value = AU915_ADR_ACK_LIMIT;
 804cc8c:	2340      	movs	r3, #64	; 0x40
 804cc8e:	e7e0      	b.n	804cc52 <RegionAU915GetPhyParam+0x56>
            phyParam.Value = AU915_ADR_ACK_DELAY;
 804cc90:	2320      	movs	r3, #32
 804cc92:	e7de      	b.n	804cc52 <RegionAU915GetPhyParam+0x56>
            if( getPhy->UplinkDwellTime == 0 )
 804cc94:	7881      	ldrb	r1, [r0, #2]
 804cc96:	f990 2001 	ldrsb.w	r2, [r0, #1]
 804cc9a:	4b24      	ldr	r3, [pc, #144]	; (804cd2c <RegionAU915GetPhyParam+0x130>)
 804cc9c:	b909      	cbnz	r1, 804cca2 <RegionAU915GetPhyParam+0xa6>
                phyParam.Value = MaxPayloadOfDatarateDwell0AU915[getPhy->Datarate];
 804cc9e:	5c9b      	ldrb	r3, [r3, r2]
 804cca0:	e7d7      	b.n	804cc52 <RegionAU915GetPhyParam+0x56>
                phyParam.Value = MaxPayloadOfDatarateDwell1AU915[getPhy->Datarate];
 804cca2:	4413      	add	r3, r2
 804cca4:	7b9b      	ldrb	r3, [r3, #14]
 804cca6:	e7d4      	b.n	804cc52 <RegionAU915GetPhyParam+0x56>
 804cca8:	f990 2001 	ldrsb.w	r2, [r0, #1]
 804ccac:	4b1f      	ldr	r3, [pc, #124]	; (804cd2c <RegionAU915GetPhyParam+0x130>)
            if( getPhy->UplinkDwellTime == 0)
 804ccae:	7881      	ldrb	r1, [r0, #2]
                phyParam.Value = MaxPayloadOfDatarateRepeaterDwell0AU915[getPhy->Datarate];
 804ccb0:	4413      	add	r3, r2
            if( getPhy->UplinkDwellTime == 0)
 804ccb2:	b909      	cbnz	r1, 804ccb8 <RegionAU915GetPhyParam+0xbc>
                phyParam.Value = MaxPayloadOfDatarateRepeaterDwell0AU915[getPhy->Datarate];
 804ccb4:	7f1b      	ldrb	r3, [r3, #28]
 804ccb6:	e7cc      	b.n	804cc52 <RegionAU915GetPhyParam+0x56>
                phyParam.Value = MaxPayloadOfDatarateRepeaterDwell1AU915[getPhy->Datarate];
 804ccb8:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 804ccbc:	e7c9      	b.n	804cc52 <RegionAU915GetPhyParam+0x56>
            phyParam.Value = AU915_MAX_RX_WINDOW;
 804ccbe:	f640 33b8 	movw	r3, #3000	; 0xbb8
 804ccc2:	e7c6      	b.n	804cc52 <RegionAU915GetPhyParam+0x56>
            phyParam.Value = AU915_RECEIVE_DELAY1;
 804ccc4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 804ccc8:	e7c3      	b.n	804cc52 <RegionAU915GetPhyParam+0x56>
            phyParam.Value = AU915_RECEIVE_DELAY2;
 804ccca:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 804ccce:	e7c0      	b.n	804cc52 <RegionAU915GetPhyParam+0x56>
            phyParam.Value = AU915_JOIN_ACCEPT_DELAY1;
 804ccd0:	f241 3388 	movw	r3, #5000	; 0x1388
 804ccd4:	e7bd      	b.n	804cc52 <RegionAU915GetPhyParam+0x56>
            phyParam.Value = AU915_JOIN_ACCEPT_DELAY2;
 804ccd6:	f241 7370 	movw	r3, #6000	; 0x1770
 804ccda:	e7ba      	b.n	804cc52 <RegionAU915GetPhyParam+0x56>
            phyParam.Value = AU915_MAX_FCNT_GAP;
 804ccdc:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 804cce0:	e7b7      	b.n	804cc52 <RegionAU915GetPhyParam+0x56>
            phyParam.Value = ( AU915_ACKTIMEOUT + randr( -AU915_ACK_TIMEOUT_RND, AU915_ACK_TIMEOUT_RND ) );
 804cce2:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 804cce6:	4812      	ldr	r0, [pc, #72]	; (804cd30 <RegionAU915GetPhyParam+0x134>)
 804cce8:	f001 fd8a 	bl	804e800 <randr>
 804ccec:	f500 60fa 	add.w	r0, r0, #2000	; 0x7d0
 804ccf0:	9000      	str	r0, [sp, #0]
            break;
 804ccf2:	e7bd      	b.n	804cc70 <RegionAU915GetPhyParam+0x74>
            phyParam.Value = AU915_RX_WND_2_FREQ;
 804ccf4:	4b0f      	ldr	r3, [pc, #60]	; (804cd34 <RegionAU915GetPhyParam+0x138>)
 804ccf6:	e7ac      	b.n	804cc52 <RegionAU915GetPhyParam+0x56>
            phyParam.ChannelsMask = NvmCtx.ChannelsMask;
 804ccf8:	4b0f      	ldr	r3, [pc, #60]	; (804cd38 <RegionAU915GetPhyParam+0x13c>)
 804ccfa:	e7aa      	b.n	804cc52 <RegionAU915GetPhyParam+0x56>
            phyParam.ChannelsMask = NvmCtx.ChannelsDefaultMask;
 804ccfc:	4b0f      	ldr	r3, [pc, #60]	; (804cd3c <RegionAU915GetPhyParam+0x140>)
 804ccfe:	e7a8      	b.n	804cc52 <RegionAU915GetPhyParam+0x56>
            phyParam.Value = AU915_MAX_NB_CHANNELS;
 804cd00:	2348      	movs	r3, #72	; 0x48
 804cd02:	e7a6      	b.n	804cc52 <RegionAU915GetPhyParam+0x56>
            phyParam.Channels = NvmCtx.Channels;
 804cd04:	4b0e      	ldr	r3, [pc, #56]	; (804cd40 <RegionAU915GetPhyParam+0x144>)
 804cd06:	e7a4      	b.n	804cc52 <RegionAU915GetPhyParam+0x56>
            phyParam.Value = AU915_DEFAULT_UPLINK_DWELL_TIME;
 804cd08:	2301      	movs	r3, #1
 804cd0a:	e7a2      	b.n	804cc52 <RegionAU915GetPhyParam+0x56>
            phyParam.fValue = AU915_DEFAULT_MAX_EIRP;
 804cd0c:	4b0d      	ldr	r3, [pc, #52]	; (804cd44 <RegionAU915GetPhyParam+0x148>)
            phyParam.fValue = AU915_DEFAULT_ANTENNA_GAIN;
 804cd0e:	9300      	str	r3, [sp, #0]
            break;
 804cd10:	e7ae      	b.n	804cc70 <RegionAU915GetPhyParam+0x74>
            phyParam.fValue = AU915_DEFAULT_ANTENNA_GAIN;
 804cd12:	4b0d      	ldr	r3, [pc, #52]	; (804cd48 <RegionAU915GetPhyParam+0x14c>)
 804cd14:	e7fb      	b.n	804cd0e <RegionAU915GetPhyParam+0x112>
            phyParam.BeaconFormat.BeaconSize = AU915_BEACON_SIZE;
 804cd16:	f240 3313 	movw	r3, #787	; 0x313
 804cd1a:	f8ad 3000 	strh.w	r3, [sp]
            phyParam.BeaconFormat.Rfu1Size = AU915_RFU1_SIZE;
 804cd1e:	2301      	movs	r3, #1
 804cd20:	f88d 3002 	strb.w	r3, [sp, #2]
            break;
 804cd24:	e7a4      	b.n	804cc70 <RegionAU915GetPhyParam+0x74>
            phyParam.Value = AU915_BEACON_CHANNEL_STEPWIDTH;
 804cd26:	4b09      	ldr	r3, [pc, #36]	; (804cd4c <RegionAU915GetPhyParam+0x150>)
 804cd28:	e793      	b.n	804cc52 <RegionAU915GetPhyParam+0x56>
 804cd2a:	bf00      	nop
 804cd2c:	08052c78 	.word	0x08052c78
 804cd30:	fffffc18 	.word	0xfffffc18
 804cd34:	370870a0 	.word	0x370870a0
 804cd38:	200034e0 	.word	0x200034e0
 804cd3c:	200034f8 	.word	0x200034f8
 804cd40:	20003170 	.word	0x20003170
 804cd44:	41f00000 	.word	0x41f00000
 804cd48:	3e19999a 	.word	0x3e19999a
 804cd4c:	000927c0 	.word	0x000927c0

0804cd50 <RegionAU915SetBandTxDone>:

void RegionAU915SetBandTxDone( SetBandTxDoneParams_t* txDone )
{
    RegionCommonSetBandTxDone( txDone->Joined, &NvmCtx.Bands[NvmCtx.Channels[txDone->Channel].Band], txDone->LastTxDoneTime );
 804cd50:	4906      	ldr	r1, [pc, #24]	; (804cd6c <RegionAU915SetBandTxDone+0x1c>)
 804cd52:	7803      	ldrb	r3, [r0, #0]
 804cd54:	220c      	movs	r2, #12
 804cd56:	fb02 1303 	mla	r3, r2, r3, r1
 804cd5a:	6842      	ldr	r2, [r0, #4]
 804cd5c:	7a5b      	ldrb	r3, [r3, #9]
 804cd5e:	7840      	ldrb	r0, [r0, #1]
 804cd60:	3336      	adds	r3, #54	; 0x36
 804cd62:	eb01 1103 	add.w	r1, r1, r3, lsl #4
 804cd66:	f000 bcf1 	b.w	804d74c <RegionCommonSetBandTxDone>
 804cd6a:	bf00      	nop
 804cd6c:	20003170 	.word	0x20003170

0804cd70 <RegionAU915InitDefaults>:
}

void RegionAU915InitDefaults( InitDefaultsParams_t* params )
{
 804cd70:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
    Band_t bands[AU915_MAX_NB_BANDS] =
 804cd72:	2301      	movs	r3, #1
 804cd74:	f8ad 3000 	strh.w	r3, [sp]
    {
        AU915_BAND0
    };

    switch( params->Type )
 804cd78:	7903      	ldrb	r3, [r0, #4]
    Band_t bands[AU915_MAX_NB_BANDS] =
 804cd7a:	2400      	movs	r4, #0
    switch( params->Type )
 804cd7c:	2b01      	cmp	r3, #1
    Band_t bands[AU915_MAX_NB_BANDS] =
 804cd7e:	f88d 4002 	strb.w	r4, [sp, #2]
 804cd82:	e9cd 4401 	strd	r4, r4, [sp, #4]
 804cd86:	9403      	str	r4, [sp, #12]
    switch( params->Type )
 804cd88:	d049      	beq.n	804ce1e <RegionAU915InitDefaults+0xae>
 804cd8a:	d303      	bcc.n	804cd94 <RegionAU915InitDefaults+0x24>
 804cd8c:	2b02      	cmp	r3, #2
 804cd8e:	d03d      	beq.n	804ce0c <RegionAU915InitDefaults+0x9c>
        default:
        {
            break;
        }
    }
}
 804cd90:	b004      	add	sp, #16
 804cd92:	bd70      	pop	{r4, r5, r6, pc}
            memcpy1( ( uint8_t* )NvmCtx.Bands, ( uint8_t* )bands, sizeof( Band_t ) * AU915_MAX_NB_BANDS );
 804cd94:	2210      	movs	r2, #16
 804cd96:	4669      	mov	r1, sp
 804cd98:	482a      	ldr	r0, [pc, #168]	; (804ce44 <RegionAU915InitDefaults+0xd4>)
            for( uint8_t i = 0; i < AU915_MAX_NB_CHANNELS - 8; i++ )
 804cd9a:	4d2b      	ldr	r5, [pc, #172]	; (804ce48 <RegionAU915InitDefaults+0xd8>)
            memcpy1( ( uint8_t* )NvmCtx.Bands, ( uint8_t* )bands, sizeof( Band_t ) * AU915_MAX_NB_BANDS );
 804cd9c:	f001 fd3d 	bl	804e81a <memcpy1>
 804cda0:	4b2a      	ldr	r3, [pc, #168]	; (804ce4c <RegionAU915InitDefaults+0xdc>)
 804cda2:	4a2b      	ldr	r2, [pc, #172]	; (804ce50 <RegionAU915InitDefaults+0xe0>)
 804cda4:	4619      	mov	r1, r3
 804cda6:	4618      	mov	r0, r3
                NvmCtx.Channels[i].DrRange.Value = ( DR_5 << 4 ) | DR_0;
 804cda8:	2650      	movs	r6, #80	; 0x50
                NvmCtx.Channels[i].Frequency = 915200000 + i * 200000;
 804cdaa:	600a      	str	r2, [r1, #0]
 804cdac:	f502 3243 	add.w	r2, r2, #199680	; 0x30c00
 804cdb0:	f502 72a0 	add.w	r2, r2, #320	; 0x140
            for( uint8_t i = 0; i < AU915_MAX_NB_CHANNELS - 8; i++ )
 804cdb4:	42aa      	cmp	r2, r5
                NvmCtx.Channels[i].DrRange.Value = ( DR_5 << 4 ) | DR_0;
 804cdb6:	720e      	strb	r6, [r1, #8]
                NvmCtx.Channels[i].Band = 0;
 804cdb8:	724c      	strb	r4, [r1, #9]
 804cdba:	f101 010c 	add.w	r1, r1, #12
            for( uint8_t i = 0; i < AU915_MAX_NB_CHANNELS - 8; i++ )
 804cdbe:	d1f4      	bne.n	804cdaa <RegionAU915InitDefaults+0x3a>
 804cdc0:	4a24      	ldr	r2, [pc, #144]	; (804ce54 <RegionAU915InitDefaults+0xe4>)
            for( uint8_t i = AU915_MAX_NB_CHANNELS - 8; i < AU915_MAX_NB_CHANNELS; i++ )
 804cdc2:	4c25      	ldr	r4, [pc, #148]	; (804ce58 <RegionAU915InitDefaults+0xe8>)
                NvmCtx.Channels[i].DrRange.Value = ( DR_6 << 4 ) | DR_6;
 804cdc4:	2566      	movs	r5, #102	; 0x66
                NvmCtx.Channels[i].Band = 0;
 804cdc6:	2100      	movs	r1, #0
                NvmCtx.Channels[i].Frequency = 915900000 + ( i - ( AU915_MAX_NB_CHANNELS - 8 ) ) * 1600000;
 804cdc8:	f8c3 2300 	str.w	r2, [r3, #768]	; 0x300
 804cdcc:	f502 12c3 	add.w	r2, r2, #1597440	; 0x186000
 804cdd0:	f502 6220 	add.w	r2, r2, #2560	; 0xa00
            for( uint8_t i = AU915_MAX_NB_CHANNELS - 8; i < AU915_MAX_NB_CHANNELS; i++ )
 804cdd4:	42a2      	cmp	r2, r4
                NvmCtx.Channels[i].DrRange.Value = ( DR_6 << 4 ) | DR_6;
 804cdd6:	f883 5308 	strb.w	r5, [r3, #776]	; 0x308
                NvmCtx.Channels[i].Band = 0;
 804cdda:	f883 1309 	strb.w	r1, [r3, #777]	; 0x309
 804cdde:	f103 030c 	add.w	r3, r3, #12
            for( uint8_t i = AU915_MAX_NB_CHANNELS - 8; i < AU915_MAX_NB_CHANNELS; i++ )
 804cde2:	d1f1      	bne.n	804cdc8 <RegionAU915InitDefaults+0x58>
            NvmCtx.ChannelsDefaultMask[1] = 0x0000;
 804cde4:	f8c0 138c 	str.w	r1, [r0, #908]	; 0x38c
            NvmCtx.ChannelsDefaultMask[3] = 0x0000;
 804cde8:	f8c0 1390 	str.w	r1, [r0, #912]	; 0x390
            RegionCommonChanMaskCopy( NvmCtx.ChannelsMask, NvmCtx.ChannelsDefaultMask, 6 );
 804cdec:	491b      	ldr	r1, [pc, #108]	; (804ce5c <RegionAU915InitDefaults+0xec>)
            NvmCtx.ChannelsDefaultMask[0] = 0x0001;
 804cdee:	2301      	movs	r3, #1
 804cdf0:	f8c0 3388 	str.w	r3, [r0, #904]	; 0x388
            RegionCommonChanMaskCopy( NvmCtx.ChannelsMask, NvmCtx.ChannelsDefaultMask, 6 );
 804cdf4:	2206      	movs	r2, #6
 804cdf6:	f1a1 0018 	sub.w	r0, r1, #24
 804cdfa:	f000 fc98 	bl	804d72e <RegionCommonChanMaskCopy>
            RegionCommonChanMaskCopy( NvmCtx.ChannelsMaskRemaining, NvmCtx.ChannelsMask, 6 );
 804cdfe:	4918      	ldr	r1, [pc, #96]	; (804ce60 <RegionAU915InitDefaults+0xf0>)
 804ce00:	2206      	movs	r2, #6
 804ce02:	f101 000c 	add.w	r0, r1, #12
 804ce06:	f000 fc92 	bl	804d72e <RegionCommonChanMaskCopy>
            break;
 804ce0a:	e7c1      	b.n	804cd90 <RegionAU915InitDefaults+0x20>
            if( params->NvmCtx != 0 )
 804ce0c:	6801      	ldr	r1, [r0, #0]
 804ce0e:	2900      	cmp	r1, #0
 804ce10:	d0be      	beq.n	804cd90 <RegionAU915InitDefaults+0x20>
                memcpy1( (uint8_t*) &NvmCtx, (uint8_t*) params->NvmCtx, sizeof( NvmCtx ) );
 804ce12:	f44f 7265 	mov.w	r2, #916	; 0x394
 804ce16:	480d      	ldr	r0, [pc, #52]	; (804ce4c <RegionAU915InitDefaults+0xdc>)
 804ce18:	f001 fcff 	bl	804e81a <memcpy1>
 804ce1c:	e7b8      	b.n	804cd90 <RegionAU915InitDefaults+0x20>
            RegionCommonChanMaskCopy( NvmCtx.ChannelsMask, NvmCtx.ChannelsDefaultMask, 6 );
 804ce1e:	490f      	ldr	r1, [pc, #60]	; (804ce5c <RegionAU915InitDefaults+0xec>)
 804ce20:	2206      	movs	r2, #6
 804ce22:	f1a1 0018 	sub.w	r0, r1, #24
 804ce26:	f000 fc82 	bl	804d72e <RegionCommonChanMaskCopy>
 804ce2a:	4b0e      	ldr	r3, [pc, #56]	; (804ce64 <RegionAU915InitDefaults+0xf4>)
 804ce2c:	f103 010c 	add.w	r1, r3, #12
                NvmCtx.ChannelsMaskRemaining[i] &= NvmCtx.ChannelsMask[i];
 804ce30:	881a      	ldrh	r2, [r3, #0]
 804ce32:	f833 0c0c 	ldrh.w	r0, [r3, #-12]
 804ce36:	4002      	ands	r2, r0
 804ce38:	f823 2b02 	strh.w	r2, [r3], #2
            for( uint8_t i = 0; i < 6; i++ )
 804ce3c:	428b      	cmp	r3, r1
 804ce3e:	d1f7      	bne.n	804ce30 <RegionAU915InitDefaults+0xc0>
 804ce40:	e7a6      	b.n	804cd90 <RegionAU915InitDefaults+0x20>
 804ce42:	bf00      	nop
 804ce44:	200034d0 	.word	0x200034d0
 804ce48:	37502800 	.word	0x37502800
 804ce4c:	20003170 	.word	0x20003170
 804ce50:	368cd800 	.word	0x368cd800
 804ce54:	36978660 	.word	0x36978660
 804ce58:	375ad660 	.word	0x375ad660
 804ce5c:	200034f8 	.word	0x200034f8
 804ce60:	200034e0 	.word	0x200034e0
 804ce64:	200034ec 	.word	0x200034ec

0804ce68 <RegionAU915GetNvmCtx>:

void* RegionAU915GetNvmCtx( GetNvmCtxParams_t* params )
{
    params->nvmCtxSize = sizeof( RegionAU915NvmCtx_t );
 804ce68:	f44f 7365 	mov.w	r3, #916	; 0x394
 804ce6c:	6003      	str	r3, [r0, #0]
    return &NvmCtx;
}
 804ce6e:	4801      	ldr	r0, [pc, #4]	; (804ce74 <RegionAU915GetNvmCtx+0xc>)
 804ce70:	4770      	bx	lr
 804ce72:	bf00      	nop
 804ce74:	20003170 	.word	0x20003170

0804ce78 <RegionAU915Verify>:

bool RegionAU915Verify( VerifyParams_t* verify, PhyAttribute_t phyAttribute )
{
 804ce78:	b508      	push	{r3, lr}
 804ce7a:	4603      	mov	r3, r0
    switch( phyAttribute )
 804ce7c:	290a      	cmp	r1, #10
 804ce7e:	d825      	bhi.n	804cecc <RegionAU915Verify+0x54>
 804ce80:	e8df f001 	tbb	[pc, r1]
 804ce84:	24242406 	.word	0x24242406
 804ce88:	160b0b24 	.word	0x160b0b24
 804ce8c:	1f24      	.short	0x1f24
 804ce8e:	1f          	.byte	0x1f
 804ce8f:	00          	.byte	0x00
    {
        case PHY_FREQUENCY:
        {
            return VerifyRfFreq( verify->Frequency );
 804ce90:	6800      	ldr	r0, [r0, #0]
            return AU915_DUTY_CYCLE_ENABLED;
        }
        default:
            return false;
    }
}
 804ce92:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
            return VerifyRfFreq( verify->Frequency );
 804ce96:	f7ff be93 	b.w	804cbc0 <VerifyRfFreq>
            if( verify->DatarateParams.UplinkDwellTime == 0 )
 804ce9a:	7899      	ldrb	r1, [r3, #2]
 804ce9c:	f990 0000 	ldrsb.w	r0, [r0]
                return RegionCommonValueInRange( verify->DatarateParams.Datarate, AU915_TX_MIN_DATARATE, AU915_TX_MAX_DATARATE );
 804cea0:	220d      	movs	r2, #13
            if( verify->DatarateParams.UplinkDwellTime == 0 )
 804cea2:	b961      	cbnz	r1, 804cebe <RegionAU915Verify+0x46>
            return RegionCommonValueInRange( verify->TxPower, AU915_MAX_TX_POWER, AU915_MIN_TX_POWER );
 804cea4:	f000 fc03 	bl	804d6ae <RegionCommonValueInRange>
 804cea8:	3000      	adds	r0, #0
 804ceaa:	bf18      	it	ne
 804ceac:	2001      	movne	r0, #1
}
 804ceae:	bd08      	pop	{r3, pc}
            if( verify->DatarateParams.UplinkDwellTime == 0 )
 804ceb0:	789b      	ldrb	r3, [r3, #2]
 804ceb2:	f990 0000 	ldrsb.w	r0, [r0]
                return RegionCommonValueInRange( verify->DatarateParams.Datarate, AU915_RX_MIN_DATARATE, AU915_RX_MAX_DATARATE );
 804ceb6:	220d      	movs	r2, #13
            if( verify->DatarateParams.UplinkDwellTime == 0 )
 804ceb8:	b90b      	cbnz	r3, 804cebe <RegionAU915Verify+0x46>
                return RegionCommonValueInRange( verify->DatarateParams.Datarate, AU915_RX_MIN_DATARATE, AU915_RX_MAX_DATARATE );
 804ceba:	2108      	movs	r1, #8
 804cebc:	e7f2      	b.n	804cea4 <RegionAU915Verify+0x2c>
                return RegionCommonValueInRange( verify->DatarateParams.Datarate, AU915_DWELL_LIMIT_DATARATE, AU915_RX_MAX_DATARATE );
 804cebe:	2102      	movs	r1, #2
 804cec0:	e7f0      	b.n	804cea4 <RegionAU915Verify+0x2c>
            return RegionCommonValueInRange( verify->TxPower, AU915_MAX_TX_POWER, AU915_MIN_TX_POWER );
 804cec2:	220e      	movs	r2, #14
 804cec4:	2100      	movs	r1, #0
 804cec6:	f990 0000 	ldrsb.w	r0, [r0]
 804ceca:	e7eb      	b.n	804cea4 <RegionAU915Verify+0x2c>
            return AU915_DUTY_CYCLE_ENABLED;
 804cecc:	2000      	movs	r0, #0
 804cece:	e7ee      	b.n	804ceae <RegionAU915Verify+0x36>

0804ced0 <RegionAU915ApplyCFList>:

void RegionAU915ApplyCFList( ApplyCFListParams_t* applyCFList )
{
 804ced0:	b530      	push	{r4, r5, lr}
    // Size of the optional CF list must be 16 byte
    if( applyCFList->Size != 16 )
 804ced2:	7903      	ldrb	r3, [r0, #4]
 804ced4:	2b10      	cmp	r3, #16
 804ced6:	d11d      	bne.n	804cf14 <RegionAU915ApplyCFList+0x44>
    {
        return;
    }

    // Last byte CFListType must be 0x01 to indicate the CFList contains a series of ChMask fields
    if( applyCFList->Payload[15] != 0x01 )
 804ced8:	6800      	ldr	r0, [r0, #0]
 804ceda:	7bc3      	ldrb	r3, [r0, #15]
 804cedc:	2b01      	cmp	r3, #1
 804cede:	d119      	bne.n	804cf14 <RegionAU915ApplyCFList+0x44>
 804cee0:	4b0d      	ldr	r3, [pc, #52]	; (804cf18 <RegionAU915ApplyCFList+0x48>)
 804cee2:	2100      	movs	r1, #0
    {
        NvmCtx.ChannelsMask[chMaskItr] = (uint16_t) (0x00FF & applyCFList->Payload[cntPayload]);
        NvmCtx.ChannelsMask[chMaskItr] |= (uint16_t) (applyCFList->Payload[cntPayload+1] << 8);
        if( chMaskItr == 4 )
        {
            NvmCtx.ChannelsMask[chMaskItr] = NvmCtx.ChannelsMask[chMaskItr] & CHANNELS_MASK_500KHZ_MASK;
 804cee4:	f2a3 356e 	subw	r5, r3, #878	; 0x36e
        NvmCtx.ChannelsMask[chMaskItr] = (uint16_t) (0x00FF & applyCFList->Payload[cntPayload]);
 804cee8:	f810 2011 	ldrb.w	r2, [r0, r1, lsl #1]
 804ceec:	805a      	strh	r2, [r3, #2]
        NvmCtx.ChannelsMask[chMaskItr] |= (uint16_t) (applyCFList->Payload[cntPayload+1] << 8);
 804ceee:	eb00 0441 	add.w	r4, r0, r1, lsl #1
        if( chMaskItr == 4 )
 804cef2:	2904      	cmp	r1, #4
        NvmCtx.ChannelsMask[chMaskItr] |= (uint16_t) (applyCFList->Payload[cntPayload+1] << 8);
 804cef4:	7864      	ldrb	r4, [r4, #1]
 804cef6:	ea42 2204 	orr.w	r2, r2, r4, lsl #8
 804cefa:	f823 2f02 	strh.w	r2, [r3, #2]!
            NvmCtx.ChannelsMask[chMaskItr] = NvmCtx.ChannelsMask[chMaskItr] & CHANNELS_MASK_500KHZ_MASK;
 804cefe:	bf04      	itt	eq
 804cf00:	b2d2      	uxtbeq	r2, r2
 804cf02:	f8a5 2378 	strheq.w	r2, [r5, #888]	; 0x378
        }
        // Set the channel mask to the remaining
        NvmCtx.ChannelsMaskRemaining[chMaskItr] &= NvmCtx.ChannelsMask[chMaskItr];
 804cf06:	899a      	ldrh	r2, [r3, #12]
 804cf08:	881c      	ldrh	r4, [r3, #0]
 804cf0a:	3101      	adds	r1, #1
 804cf0c:	4022      	ands	r2, r4
    for( uint8_t chMaskItr = 0, cntPayload = 0; chMaskItr <= 4; chMaskItr++, cntPayload+=2 )
 804cf0e:	2905      	cmp	r1, #5
        NvmCtx.ChannelsMaskRemaining[chMaskItr] &= NvmCtx.ChannelsMask[chMaskItr];
 804cf10:	819a      	strh	r2, [r3, #12]
    for( uint8_t chMaskItr = 0, cntPayload = 0; chMaskItr <= 4; chMaskItr++, cntPayload+=2 )
 804cf12:	d1e9      	bne.n	804cee8 <RegionAU915ApplyCFList+0x18>
    }
}
 804cf14:	bd30      	pop	{r4, r5, pc}
 804cf16:	bf00      	nop
 804cf18:	200034de 	.word	0x200034de

0804cf1c <RegionAU915ChanMaskSet>:

bool RegionAU915ChanMaskSet( ChanMaskSetParams_t* chanMaskSet )
{
 804cf1c:	b538      	push	{r3, r4, r5, lr}
    switch( chanMaskSet->ChannelsMaskType )
 804cf1e:	7904      	ldrb	r4, [r0, #4]
 804cf20:	b11c      	cbz	r4, 804cf2a <RegionAU915ChanMaskSet+0xe>
 804cf22:	2c01      	cmp	r4, #1
 804cf24:	d01c      	beq.n	804cf60 <RegionAU915ChanMaskSet+0x44>
        {
            RegionCommonChanMaskCopy( NvmCtx.ChannelsDefaultMask, chanMaskSet->ChannelsMaskIn, 6 );
            break;
        }
        default:
            return false;
 804cf26:	2000      	movs	r0, #0
 804cf28:	e019      	b.n	804cf5e <RegionAU915ChanMaskSet+0x42>
            RegionCommonChanMaskCopy( NvmCtx.ChannelsMask, chanMaskSet->ChannelsMaskIn, 6 );
 804cf2a:	4d10      	ldr	r5, [pc, #64]	; (804cf6c <RegionAU915ChanMaskSet+0x50>)
 804cf2c:	6801      	ldr	r1, [r0, #0]
 804cf2e:	2206      	movs	r2, #6
 804cf30:	f505 705c 	add.w	r0, r5, #880	; 0x370
 804cf34:	f000 fbfb 	bl	804d72e <RegionCommonChanMaskCopy>
            NvmCtx.ChannelsDefaultMask[4] = NvmCtx.ChannelsDefaultMask[4] & CHANNELS_MASK_500KHZ_MASK;
 804cf38:	f895 3390 	ldrb.w	r3, [r5, #912]	; 0x390
 804cf3c:	f8a5 3390 	strh.w	r3, [r5, #912]	; 0x390
            NvmCtx.ChannelsDefaultMask[5] = 0x0000;
 804cf40:	f8a5 4392 	strh.w	r4, [r5, #914]	; 0x392
 804cf44:	f505 735f 	add.w	r3, r5, #892	; 0x37c
 804cf48:	f505 7562 	add.w	r5, r5, #904	; 0x388
                NvmCtx.ChannelsMaskRemaining[i] &= NvmCtx.ChannelsMask[i];
 804cf4c:	881a      	ldrh	r2, [r3, #0]
 804cf4e:	f833 1c0c 	ldrh.w	r1, [r3, #-12]
 804cf52:	400a      	ands	r2, r1
 804cf54:	f823 2b02 	strh.w	r2, [r3], #2
            for( uint8_t i = 0; i < 6; i++ )
 804cf58:	42ab      	cmp	r3, r5
 804cf5a:	d1f7      	bne.n	804cf4c <RegionAU915ChanMaskSet+0x30>
    }
    return true;
 804cf5c:	2001      	movs	r0, #1
}
 804cf5e:	bd38      	pop	{r3, r4, r5, pc}
            RegionCommonChanMaskCopy( NvmCtx.ChannelsDefaultMask, chanMaskSet->ChannelsMaskIn, 6 );
 804cf60:	6801      	ldr	r1, [r0, #0]
 804cf62:	4803      	ldr	r0, [pc, #12]	; (804cf70 <RegionAU915ChanMaskSet+0x54>)
 804cf64:	2206      	movs	r2, #6
 804cf66:	f000 fbe2 	bl	804d72e <RegionCommonChanMaskCopy>
 804cf6a:	e7f7      	b.n	804cf5c <RegionAU915ChanMaskSet+0x40>
 804cf6c:	20003170 	.word	0x20003170
 804cf70:	200034f8 	.word	0x200034f8

0804cf74 <RegionAU915ComputeRxWindowParameters>:

void RegionAU915ComputeRxWindowParameters( int8_t datarate, uint8_t minRxSymbols, uint32_t rxError, RxConfigParams_t *rxConfigParams )
{
 804cf74:	b5f0      	push	{r4, r5, r6, r7, lr}
    double tSymbol = 0.0;

    // Get the datarate, perform a boundary check
    rxConfigParams->Datarate = MIN( datarate, AU915_RX_MAX_DATARATE );
 804cf76:	280d      	cmp	r0, #13
 804cf78:	bfa8      	it	ge
 804cf7a:	200d      	movge	r0, #13
{
 804cf7c:	4616      	mov	r6, r2
    switch( BandwidthsAU915[drIndex] )
 804cf7e:	4a1a      	ldr	r2, [pc, #104]	; (804cfe8 <RegionAU915ComputeRxWindowParameters+0x74>)
 804cf80:	4f1a      	ldr	r7, [pc, #104]	; (804cfec <RegionAU915ComputeRxWindowParameters+0x78>)
{
 804cf82:	ed2d 8b02 	vpush	{d8}
 804cf86:	461c      	mov	r4, r3
    rxConfigParams->Datarate = MIN( datarate, AU915_RX_MAX_DATARATE );
 804cf88:	7058      	strb	r0, [r3, #1]
    switch( BandwidthsAU915[drIndex] )
 804cf8a:	0083      	lsls	r3, r0, #2
{
 804cf8c:	460d      	mov	r5, r1
    switch( BandwidthsAU915[drIndex] )
 804cf8e:	18d1      	adds	r1, r2, r3
{
 804cf90:	b083      	sub	sp, #12
    switch( BandwidthsAU915[drIndex] )
 804cf92:	6b89      	ldr	r1, [r1, #56]	; 0x38
 804cf94:	42b9      	cmp	r1, r7
 804cf96:	d025      	beq.n	804cfe4 <RegionAU915ComputeRxWindowParameters+0x70>
            return 0;
 804cf98:	4f15      	ldr	r7, [pc, #84]	; (804cff0 <RegionAU915ComputeRxWindowParameters+0x7c>)
 804cf9a:	42b9      	cmp	r1, r7
 804cf9c:	bf0c      	ite	eq
 804cf9e:	2102      	moveq	r1, #2
 804cfa0:	2100      	movne	r1, #0
    rxConfigParams->Bandwidth = GetBandwidth( rxConfigParams->Datarate );

    tSymbol = RegionCommonComputeSymbolTimeLoRa( DataratesAU915[rxConfigParams->Datarate], BandwidthsAU915[rxConfigParams->Datarate] );
 804cfa2:	4413      	add	r3, r2
 804cfa4:	4402      	add	r2, r0
    rxConfigParams->Bandwidth = GetBandwidth( rxConfigParams->Datarate );
 804cfa6:	70a1      	strb	r1, [r4, #2]
    tSymbol = RegionCommonComputeSymbolTimeLoRa( DataratesAU915[rxConfigParams->Datarate], BandwidthsAU915[rxConfigParams->Datarate] );
 804cfa8:	f892 0078 	ldrb.w	r0, [r2, #120]	; 0x78
 804cfac:	6b99      	ldr	r1, [r3, #56]	; 0x38
 804cfae:	f000 fc63 	bl	804d878 <RegionCommonComputeSymbolTimeLoRa>

    RegionCommonComputeRxWindowParameters( tSymbol, minRxSymbols, rxError, Radio.GetWakeupTime( ), &rxConfigParams->WindowTimeout, &rxConfigParams->WindowOffset );
 804cfb2:	4b10      	ldr	r3, [pc, #64]	; (804cff4 <RegionAU915ComputeRxWindowParameters+0x80>)
    tSymbol = RegionCommonComputeSymbolTimeLoRa( DataratesAU915[rxConfigParams->Datarate], BandwidthsAU915[rxConfigParams->Datarate] );
 804cfb4:	eeb0 8a40 	vmov.f32	s16, s0
 804cfb8:	eef0 8a60 	vmov.f32	s17, s1
    RegionCommonComputeRxWindowParameters( tSymbol, minRxSymbols, rxError, Radio.GetWakeupTime( ), &rxConfigParams->WindowTimeout, &rxConfigParams->WindowOffset );
 804cfbc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 804cfbe:	4798      	blx	r3
 804cfc0:	eeb0 0a48 	vmov.f32	s0, s16
 804cfc4:	eef0 0a68 	vmov.f32	s1, s17
 804cfc8:	f104 030c 	add.w	r3, r4, #12
 804cfcc:	9300      	str	r3, [sp, #0]
 804cfce:	4602      	mov	r2, r0
 804cfd0:	f104 0308 	add.w	r3, r4, #8
 804cfd4:	4631      	mov	r1, r6
 804cfd6:	4628      	mov	r0, r5
 804cfd8:	f000 fc6a 	bl	804d8b0 <RegionCommonComputeRxWindowParameters>
}
 804cfdc:	b003      	add	sp, #12
 804cfde:	ecbd 8b02 	vpop	{d8}
 804cfe2:	bdf0      	pop	{r4, r5, r6, r7, pc}
            return 1;
 804cfe4:	2101      	movs	r1, #1
 804cfe6:	e7dc      	b.n	804cfa2 <RegionAU915ComputeRxWindowParameters+0x2e>
 804cfe8:	08052c78 	.word	0x08052c78
 804cfec:	0003d090 	.word	0x0003d090
 804cff0:	0007a120 	.word	0x0007a120
 804cff4:	080528d8 	.word	0x080528d8

0804cff8 <RegionAU915RxConfig>:

bool RegionAU915RxConfig( RxConfigParams_t* rxConfig, int8_t* datarate )
{
 804cff8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    int8_t dr = rxConfig->Datarate;
    uint8_t maxPayload = 0;
    int8_t phyDr = 0;
    uint32_t frequency = rxConfig->Frequency;

    if( Radio.GetStatus( ) != RF_IDLE )
 804cffc:	4e26      	ldr	r6, [pc, #152]	; (804d098 <RegionAU915RxConfig+0xa0>)
    int8_t dr = rxConfig->Datarate;
 804cffe:	f990 8001 	ldrsb.w	r8, [r0, #1]
    if( Radio.GetStatus( ) != RF_IDLE )
 804d002:	68f3      	ldr	r3, [r6, #12]
    uint32_t frequency = rxConfig->Frequency;
 804d004:	6845      	ldr	r5, [r0, #4]
{
 804d006:	b08d      	sub	sp, #52	; 0x34
 804d008:	4604      	mov	r4, r0
 804d00a:	468b      	mov	fp, r1
    if( Radio.GetStatus( ) != RF_IDLE )
 804d00c:	4798      	blx	r3
 804d00e:	2800      	cmp	r0, #0
 804d010:	d140      	bne.n	804d094 <RegionAU915RxConfig+0x9c>
    {
        return false;
    }

    if( rxConfig->RxSlot == RX_SLOT_WIN_1 )
 804d012:	7ce3      	ldrb	r3, [r4, #19]
 804d014:	b933      	cbnz	r3, 804d024 <RegionAU915RxConfig+0x2c>
    {
        // Apply window 1 frequency
        frequency = AU915_FIRST_RX1_CHANNEL + ( rxConfig->Channel % 8 ) * AU915_STEPWIDTH_RX1_CHANNEL;
 804d016:	7825      	ldrb	r5, [r4, #0]
 804d018:	4a20      	ldr	r2, [pc, #128]	; (804d09c <RegionAU915RxConfig+0xa4>)
 804d01a:	4b21      	ldr	r3, [pc, #132]	; (804d0a0 <RegionAU915RxConfig+0xa8>)
 804d01c:	f005 0507 	and.w	r5, r5, #7
 804d020:	fb02 3505 	mla	r5, r2, r5, r3
    }

    // Read the physical datarate from the datarates table
    phyDr = DataratesAU915[dr];
 804d024:	f8df 9080 	ldr.w	r9, [pc, #128]	; 804d0a8 <RegionAU915RxConfig+0xb0>

    Radio.SetChannel( frequency );
 804d028:	6973      	ldr	r3, [r6, #20]
    phyDr = DataratesAU915[dr];
 804d02a:	eb09 0a08 	add.w	sl, r9, r8
    Radio.SetChannel( frequency );
 804d02e:	4628      	mov	r0, r5
    phyDr = DataratesAU915[dr];
 804d030:	f99a 2078 	ldrsb.w	r2, [sl, #120]	; 0x78
 804d034:	920b      	str	r2, [sp, #44]	; 0x2c
    Radio.SetChannel( frequency );
 804d036:	4798      	blx	r3

    // Radio configuration
    Radio.SetRxConfig( MODEM_LORA, rxConfig->Bandwidth, phyDr, 1, 0, 8, rxConfig->WindowTimeout, false, 0, false, 0, 0, true, rxConfig->RxContinuous );
 804d038:	7ca3      	ldrb	r3, [r4, #18]
 804d03a:	8927      	ldrh	r7, [r4, #8]
 804d03c:	9309      	str	r3, [sp, #36]	; 0x24
 804d03e:	2000      	movs	r0, #0
 804d040:	2301      	movs	r3, #1
 804d042:	9702      	str	r7, [sp, #8]
 804d044:	2708      	movs	r7, #8
 804d046:	e9cd 0307 	strd	r0, r3, [sp, #28]
 804d04a:	e9cd 0700 	strd	r0, r7, [sp]
 804d04e:	e9cd 0005 	strd	r0, r0, [sp, #20]
 804d052:	e9cd 0003 	strd	r0, r0, [sp, #12]
 804d056:	78a1      	ldrb	r1, [r4, #2]
 804d058:	6a37      	ldr	r7, [r6, #32]
 804d05a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 804d05c:	4618      	mov	r0, r3
 804d05e:	47b8      	blx	r7

    if( rxConfig->RepeaterSupport == true )
 804d060:	7c63      	ldrb	r3, [r4, #17]
 804d062:	b1a3      	cbz	r3, 804d08e <RegionAU915RxConfig+0x96>
    {
        maxPayload = MaxPayloadOfDatarateRepeaterDwell0AU915[dr];
 804d064:	f89a 101c 	ldrb.w	r1, [sl, #28]
    }
    else
    {
        maxPayload = MaxPayloadOfDatarateDwell0AU915[dr];
    }
    Radio.SetMaxPayloadLength( MODEM_LORA, maxPayload + LORA_MAC_FRMPAYLOAD_OVERHEAD );
 804d068:	6df3      	ldr	r3, [r6, #92]	; 0x5c
 804d06a:	310d      	adds	r1, #13
 804d06c:	b2c9      	uxtb	r1, r1
 804d06e:	2001      	movs	r0, #1
 804d070:	4798      	blx	r3
    //TVL1( PRINTF( "RX on freq %d Hz at DR %d\n\r", frequency, dr );)
    PRINTF( "RX on freq %d Hz at DR %d band %d channel %d \n\r", frequency, dr, rxConfig->Bandwidth, rxConfig->Channel );
 804d072:	7822      	ldrb	r2, [r4, #0]
 804d074:	9200      	str	r2, [sp, #0]
 804d076:	78a3      	ldrb	r3, [r4, #2]
 804d078:	480a      	ldr	r0, [pc, #40]	; (804d0a4 <RegionAU915RxConfig+0xac>)
 804d07a:	4642      	mov	r2, r8
 804d07c:	4629      	mov	r1, r5
 804d07e:	f001 fb67 	bl	804e750 <TraceSend>
    *datarate = (uint8_t) dr;
 804d082:	f88b 8000 	strb.w	r8, [fp]
    return true;
 804d086:	2001      	movs	r0, #1
}
 804d088:	b00d      	add	sp, #52	; 0x34
 804d08a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        maxPayload = MaxPayloadOfDatarateDwell0AU915[dr];
 804d08e:	f819 1008 	ldrb.w	r1, [r9, r8]
 804d092:	e7e9      	b.n	804d068 <RegionAU915RxConfig+0x70>
        return false;
 804d094:	2000      	movs	r0, #0
 804d096:	e7f7      	b.n	804d088 <RegionAU915RxConfig+0x90>
 804d098:	080528d8 	.word	0x080528d8
 804d09c:	000927c0 	.word	0x000927c0
 804d0a0:	370870a0 	.word	0x370870a0
 804d0a4:	0805306a 	.word	0x0805306a
 804d0a8:	08052c78 	.word	0x08052c78

0804d0ac <RegionAU915TxConfig>:

bool RegionAU915TxConfig( TxConfigParams_t* txConfig, int8_t* txPower, TimerTime_t* txTimeOnAir )
{
 804d0ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 804d0b0:	b08f      	sub	sp, #60	; 0x3c
 804d0b2:	e9cd 120b 	strd	r1, r2, [sp, #44]	; 0x2c
    int8_t phyDr = DataratesAU915[txConfig->Datarate];
 804d0b6:	4b35      	ldr	r3, [pc, #212]	; (804d18c <RegionAU915TxConfig+0xe0>)
 804d0b8:	f990 1001 	ldrsb.w	r1, [r0, #1]
    int8_t txPowerLimited = LimitTxPower( txConfig->TxPower, NvmCtx.Bands[NvmCtx.Channels[txConfig->Channel].Band].TxMaxPower, txConfig->Datarate, NvmCtx.ChannelsMask );
 804d0bc:	4e34      	ldr	r6, [pc, #208]	; (804d190 <RegionAU915TxConfig+0xe4>)
    int8_t phyDr = DataratesAU915[txConfig->Datarate];
 804d0be:	185a      	adds	r2, r3, r1
{
 804d0c0:	4604      	mov	r4, r0
    int8_t phyDr = DataratesAU915[txConfig->Datarate];
 804d0c2:	f992 7078 	ldrsb.w	r7, [r2, #120]	; 0x78
    int8_t txPowerLimited = LimitTxPower( txConfig->TxPower, NvmCtx.Bands[NvmCtx.Channels[txConfig->Channel].Band].TxMaxPower, txConfig->Datarate, NvmCtx.ChannelsMask );
 804d0c6:	7802      	ldrb	r2, [r0, #0]
 804d0c8:	200c      	movs	r0, #12
 804d0ca:	fb00 6202 	mla	r2, r0, r2, r6
    switch( BandwidthsAU915[drIndex] )
 804d0ce:	eb03 0381 	add.w	r3, r3, r1, lsl #2
    int8_t txPowerLimited = LimitTxPower( txConfig->TxPower, NvmCtx.Bands[NvmCtx.Channels[txConfig->Channel].Band].TxMaxPower, txConfig->Datarate, NvmCtx.ChannelsMask );
 804d0d2:	7a52      	ldrb	r2, [r2, #9]
    switch( BandwidthsAU915[drIndex] )
 804d0d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    int8_t txPowerLimited = LimitTxPower( txConfig->TxPower, NvmCtx.Bands[NvmCtx.Channels[txConfig->Channel].Band].TxMaxPower, txConfig->Datarate, NvmCtx.ChannelsMask );
 804d0d6:	eb06 1202 	add.w	r2, r6, r2, lsl #4
    txPowerResult =  MAX( txPower, maxBandTxPower );
 804d0da:	f992 9362 	ldrsb.w	r9, [r2, #866]	; 0x362
 804d0de:	f994 2002 	ldrsb.w	r2, [r4, #2]
 804d0e2:	4591      	cmp	r9, r2
 804d0e4:	bfb8      	it	lt
 804d0e6:	4691      	movlt	r9, r2
    switch( BandwidthsAU915[drIndex] )
 804d0e8:	4a2a      	ldr	r2, [pc, #168]	; (804d194 <RegionAU915TxConfig+0xe8>)
 804d0ea:	4293      	cmp	r3, r2
 804d0ec:	d04b      	beq.n	804d186 <RegionAU915TxConfig+0xda>
            return 0;
 804d0ee:	4a2a      	ldr	r2, [pc, #168]	; (804d198 <RegionAU915TxConfig+0xec>)
 804d0f0:	4293      	cmp	r3, r2
 804d0f2:	bf0c      	ite	eq
 804d0f4:	f04f 0802 	moveq.w	r8, #2
 804d0f8:	f04f 0800 	movne.w	r8, #0
    uint32_t bandwidth = GetBandwidth( txConfig->Datarate );
    int8_t phyTxPower = 0;

    // Calculate physical TX power
    phyTxPower = RegionCommonComputeTxPower( txPowerLimited, txConfig->MaxEirp, txConfig->AntennaGain );
 804d0fc:	edd4 0a02 	vldr	s1, [r4, #8]
 804d100:	ed94 0a01 	vldr	s0, [r4, #4]
    //PRINTF( "TX power %d, txPowerLimited %d, txConfig->MaxEirp %d, txConfig->AntennaGain %d \n\r", phyTxPower, txPowerLimited, (int8_t)(txConfig->MaxEirp*100), (int8_t)(txConfig->AntennaGain*100));
    // Setup the radio frequency
    Radio.SetChannel( NvmCtx.Channels[txConfig->Channel].Frequency );
 804d104:	f8df a098 	ldr.w	sl, [pc, #152]	; 804d1a0 <RegionAU915TxConfig+0xf4>
    phyTxPower = RegionCommonComputeTxPower( txPowerLimited, txConfig->MaxEirp, txConfig->AntennaGain );
 804d108:	4648      	mov	r0, r9
 804d10a:	f000 fc33 	bl	804d974 <RegionCommonComputeTxPower>
    Radio.SetChannel( NvmCtx.Channels[txConfig->Channel].Frequency );
 804d10e:	7822      	ldrb	r2, [r4, #0]
    phyTxPower = RegionCommonComputeTxPower( txPowerLimited, txConfig->MaxEirp, txConfig->AntennaGain );
 804d110:	900d      	str	r0, [sp, #52]	; 0x34
    Radio.SetChannel( NvmCtx.Channels[txConfig->Channel].Frequency );
 804d112:	f04f 0b0c 	mov.w	fp, #12
 804d116:	fb0b f202 	mul.w	r2, fp, r2
 804d11a:	f8da 3014 	ldr.w	r3, [sl, #20]
 804d11e:	58b0      	ldr	r0, [r6, r2]
 804d120:	4798      	blx	r3

    Radio.SetTxConfig( MODEM_LORA, phyTxPower, 0, bandwidth, phyDr, 1, 8, false, true, 0, 0, false, 4000 );
 804d122:	2200      	movs	r2, #0
 804d124:	f44f 637a 	mov.w	r3, #4000	; 0xfa0
 804d128:	2501      	movs	r5, #1
 804d12a:	e9cd 2307 	strd	r2, r3, [sp, #28]
 804d12e:	2308      	movs	r3, #8
 804d130:	e9cd 2205 	strd	r2, r2, [sp, #20]
 804d134:	e9cd 2503 	strd	r2, r5, [sp, #12]
 804d138:	e9cd 5301 	strd	r5, r3, [sp, #4]
 804d13c:	9700      	str	r7, [sp, #0]
 804d13e:	4643      	mov	r3, r8
 804d140:	990d      	ldr	r1, [sp, #52]	; 0x34
 804d142:	f8da 7024 	ldr.w	r7, [sl, #36]	; 0x24
 804d146:	4628      	mov	r0, r5
 804d148:	47b8      	blx	r7
    PRINTF( "TX on freq %d Hz at DR %d BW %d\n\r", NvmCtx.Channels[txConfig->Channel].Frequency, txConfig->Datarate, bandwidth );
 804d14a:	7823      	ldrb	r3, [r4, #0]
 804d14c:	f994 2001 	ldrsb.w	r2, [r4, #1]
 804d150:	4812      	ldr	r0, [pc, #72]	; (804d19c <RegionAU915TxConfig+0xf0>)
 804d152:	fb0b fb03 	mul.w	fp, fp, r3
 804d156:	4643      	mov	r3, r8
 804d158:	f856 100b 	ldr.w	r1, [r6, fp]
 804d15c:	f001 faf8 	bl	804e750 <TraceSend>
    //TVL1( PRINTF( "TX on freq %d Hz at DR %d\n\r", NvmCtx.Channels[txConfig->Channel].Frequency, txConfig->Datarate );)

    // Setup maximum payload lenght of the radio driver
    Radio.SetMaxPayloadLength( MODEM_LORA, txConfig->PktLen );
 804d160:	f8da 305c 	ldr.w	r3, [sl, #92]	; 0x5c
 804d164:	7b21      	ldrb	r1, [r4, #12]
 804d166:	4628      	mov	r0, r5
 804d168:	4798      	blx	r3

    *txTimeOnAir = Radio.TimeOnAir( MODEM_LORA, txConfig->PktLen );
 804d16a:	f8da 302c 	ldr.w	r3, [sl, #44]	; 0x2c
 804d16e:	7b21      	ldrb	r1, [r4, #12]
 804d170:	4628      	mov	r0, r5
 804d172:	4798      	blx	r3
 804d174:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 804d176:	6018      	str	r0, [r3, #0]
    *txPower = txPowerLimited;
 804d178:	9b0b      	ldr	r3, [sp, #44]	; 0x2c

    return true;
}
 804d17a:	4628      	mov	r0, r5
    *txPower = txPowerLimited;
 804d17c:	f883 9000 	strb.w	r9, [r3]
}
 804d180:	b00f      	add	sp, #60	; 0x3c
 804d182:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
            return 1;
 804d186:	f04f 0801 	mov.w	r8, #1
 804d18a:	e7b7      	b.n	804d0fc <RegionAU915TxConfig+0x50>
 804d18c:	08052c78 	.word	0x08052c78
 804d190:	20003170 	.word	0x20003170
 804d194:	0003d090 	.word	0x0003d090
 804d198:	0007a120 	.word	0x0007a120
 804d19c:	0805309a 	.word	0x0805309a
 804d1a0:	080528d8 	.word	0x080528d8

0804d1a4 <RegionAU915LinkAdrReq>:

uint8_t RegionAU915LinkAdrReq( LinkAdrReqParams_t* linkAdrReq, int8_t* drOut, int8_t* txPowOut, uint8_t* nbRepOut, uint8_t* nbBytesParsed )
{
 804d1a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 804d1a8:	b093      	sub	sp, #76	; 0x4c
    uint8_t status = 0x07;
    RegionCommonLinkAdrParams_t linkAdrParams;
    uint8_t nextIndex = 0;
    uint8_t bytesProcessed = 0;
    uint16_t channelsMask[6] = { 0, 0, 0, 0, 0, 0 };
 804d1aa:	ae07      	add	r6, sp, #28
 804d1ac:	2400      	movs	r4, #0
{
 804d1ae:	4605      	mov	r5, r0
 804d1b0:	4689      	mov	r9, r1
 804d1b2:	4690      	mov	r8, r2
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    RegionCommonLinkAdrReqVerifyParams_t linkAdrVerifyParams;

    // Initialize local copy of channels mask
    RegionCommonChanMaskCopy( channelsMask, NvmCtx.ChannelsMask, 6 );
 804d1b4:	497f      	ldr	r1, [pc, #508]	; (804d3b4 <RegionAU915LinkAdrReq+0x210>)
{
 804d1b6:	9301      	str	r3, [sp, #4]
    RegionCommonChanMaskCopy( channelsMask, NvmCtx.ChannelsMask, 6 );
 804d1b8:	2206      	movs	r2, #6
 804d1ba:	4630      	mov	r0, r6
    uint16_t channelsMask[6] = { 0, 0, 0, 0, 0, 0 };
 804d1bc:	9407      	str	r4, [sp, #28]
 804d1be:	e9c6 4401 	strd	r4, r4, [r6, #4]
    RegionCommonChanMaskCopy( channelsMask, NvmCtx.ChannelsMask, 6 );
 804d1c2:	f000 fab4 	bl	804d72e <RegionCommonChanMaskCopy>
            channelsMask[4] = linkAdrParams.ChMask & CHANNELS_MASK_500KHZ_MASK;
        }
        else if( linkAdrParams.ChMaskCtrl == 7 )
        {
            // Disable all 125 kHz channels
            channelsMask[0] = 0x0000;
 804d1c6:	46a2      	mov	sl, r4
    while( bytesProcessed < linkAdrReq->PayloadSize )
 804d1c8:	7a2b      	ldrb	r3, [r5, #8]
 804d1ca:	42a3      	cmp	r3, r4
 804d1cc:	d905      	bls.n	804d1da <RegionAU915LinkAdrReq+0x36>
        nextIndex = RegionCommonParseLinkAdrReq( &( linkAdrReq->Payload[bytesProcessed] ), &linkAdrParams );
 804d1ce:	6868      	ldr	r0, [r5, #4]
 804d1d0:	a905      	add	r1, sp, #20
 804d1d2:	4420      	add	r0, r4
 804d1d4:	f000 faf5 	bl	804d7c2 <RegionCommonParseLinkAdrReq>
        if( nextIndex == 0 )
 804d1d8:	b968      	cbnz	r0, 804d1f6 <RegionAU915LinkAdrReq+0x52>
            channelsMask[linkAdrParams.ChMaskCtrl] = linkAdrParams.ChMask;
        }
    }

    // FCC 15.247 paragraph F mandates to hop on at least 2 125 kHz channels
    if( ( linkAdrParams.Datarate < DR_6 ) && ( RegionCommonCountChannels( channelsMask, 0, 4 ) < 2 ) )
 804d1da:	f99d 3015 	ldrsb.w	r3, [sp, #21]
 804d1de:	2b05      	cmp	r3, #5
 804d1e0:	dc69      	bgt.n	804d2b6 <RegionAU915LinkAdrReq+0x112>
 804d1e2:	2204      	movs	r2, #4
 804d1e4:	2100      	movs	r1, #0
 804d1e6:	4630      	mov	r0, r6
 804d1e8:	f000 fa81 	bl	804d6ee <RegionCommonCountChannels>
 804d1ec:	2801      	cmp	r0, #1
 804d1ee:	d862      	bhi.n	804d2b6 <RegionAU915LinkAdrReq+0x112>
    {
        status &= 0xFE; // Channel mask KO
 804d1f0:	f04f 0a06 	mov.w	sl, #6
 804d1f4:	e061      	b.n	804d2ba <RegionAU915LinkAdrReq+0x116>
        if( linkAdrParams.ChMaskCtrl == 6 )
 804d1f6:	f89d 2017 	ldrb.w	r2, [sp, #23]
 804d1fa:	f8bd 3018 	ldrh.w	r3, [sp, #24]
        bytesProcessed += nextIndex;
 804d1fe:	4404      	add	r4, r0
        if( linkAdrParams.ChMaskCtrl == 6 )
 804d200:	2a06      	cmp	r2, #6
        bytesProcessed += nextIndex;
 804d202:	b2e4      	uxtb	r4, r4
        if( linkAdrParams.ChMaskCtrl == 6 )
 804d204:	d107      	bne.n	804d216 <RegionAU915LinkAdrReq+0x72>
            channelsMask[0] = 0xFFFF;
 804d206:	f04f 32ff 	mov.w	r2, #4294967295
            channelsMask[1] = 0xFFFF;
 804d20a:	e9cd 2207 	strd	r2, r2, [sp, #28]
            channelsMask[4] = linkAdrParams.ChMask & CHANNELS_MASK_500KHZ_MASK;
 804d20e:	b2db      	uxtb	r3, r3
 804d210:	f8ad 3024 	strh.w	r3, [sp, #36]	; 0x24
 804d214:	e7d8      	b.n	804d1c8 <RegionAU915LinkAdrReq+0x24>
        else if( linkAdrParams.ChMaskCtrl == 7 )
 804d216:	2a07      	cmp	r2, #7
 804d218:	d102      	bne.n	804d220 <RegionAU915LinkAdrReq+0x7c>
            channelsMask[1] = 0x0000;
 804d21a:	e9cd aa07 	strd	sl, sl, [sp, #28]
 804d21e:	e7f6      	b.n	804d20e <RegionAU915LinkAdrReq+0x6a>
        else if( linkAdrParams.ChMaskCtrl == 5 )
 804d220:	2a05      	cmp	r2, #5
 804d222:	d142      	bne.n	804d2aa <RegionAU915LinkAdrReq+0x106>
                if( ( ( linkAdrParams.ChMask & 0x00FF ) & ( bitMask << i ) ) != 0 )
 804d224:	b2db      	uxtb	r3, r3
 804d226:	2000      	movs	r0, #0
 804d228:	9300      	str	r3, [sp, #0]
            uint8_t cntChannelMask = 0;
 804d22a:	4602      	mov	r2, r0
                if( ( ( linkAdrParams.ChMask & 0x00FF ) & ( bitMask << i ) ) != 0 )
 804d22c:	2301      	movs	r3, #1
 804d22e:	fa03 fe00 	lsl.w	lr, r3, r0
 804d232:	ea00 0b03 	and.w	fp, r0, r3
 804d236:	9f00      	ldr	r7, [sp, #0]
 804d238:	ab12      	add	r3, sp, #72	; 0x48
 804d23a:	eb03 0c42 	add.w	ip, r3, r2, lsl #1
 804d23e:	ea17 0f0e 	tst.w	r7, lr
 804d242:	fa0f f18e 	sxth.w	r1, lr
 804d246:	f83c 3c2c 	ldrh.w	r3, [ip, #-44]
 804d24a:	d01b      	beq.n	804d284 <RegionAU915LinkAdrReq+0xe0>
                    if( ( i % 2 ) == 0 )
 804d24c:	f1bb 0f00 	cmp.w	fp, #0
 804d250:	d10c      	bne.n	804d26c <RegionAU915LinkAdrReq+0xc8>
                        channelsMask[cntChannelMask] |= 0x00FF;
 804d252:	f043 03ff 	orr.w	r3, r3, #255	; 0xff
 804d256:	f82c 3c2c 	strh.w	r3, [ip, #-44]
                        channelsMask[4] |= ( bitMask << i );
 804d25a:	f8bd 3024 	ldrh.w	r3, [sp, #36]	; 0x24
 804d25e:	4319      	orrs	r1, r3
                        channelsMask[4] &= ~( bitMask << i );
 804d260:	f8ad 1024 	strh.w	r1, [sp, #36]	; 0x24
 804d264:	3001      	adds	r0, #1
            for( uint8_t i = 0; i <= 7; i++ )
 804d266:	2808      	cmp	r0, #8
 804d268:	d1e0      	bne.n	804d22c <RegionAU915LinkAdrReq+0x88>
 804d26a:	e7ad      	b.n	804d1c8 <RegionAU915LinkAdrReq+0x24>
                        channelsMask[cntChannelMask] |= 0xFF00;
 804d26c:	f063 03ff 	orn	r3, r3, #255	; 0xff
 804d270:	f82c 3c2c 	strh.w	r3, [ip, #-44]
                        channelsMask[4] |= ( bitMask << i );
 804d274:	f8bd 3024 	ldrh.w	r3, [sp, #36]	; 0x24
 804d278:	4319      	orrs	r1, r3
                        cntChannelMask++;
 804d27a:	3201      	adds	r2, #1
                        channelsMask[4] &= ~( bitMask << i );
 804d27c:	f8ad 1024 	strh.w	r1, [sp, #36]	; 0x24
                        cntChannelMask++;
 804d280:	b2d2      	uxtb	r2, r2
 804d282:	e7ef      	b.n	804d264 <RegionAU915LinkAdrReq+0xc0>
 804d284:	43c9      	mvns	r1, r1
                    if( ( i % 2 ) == 0 )
 804d286:	f1bb 0f00 	cmp.w	fp, #0
 804d28a:	d107      	bne.n	804d29c <RegionAU915LinkAdrReq+0xf8>
                        channelsMask[cntChannelMask] &= 0xFF00;
 804d28c:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 804d290:	f82c 3c2c 	strh.w	r3, [ip, #-44]
                        channelsMask[4] &= ~( bitMask << i );
 804d294:	f8bd 3024 	ldrh.w	r3, [sp, #36]	; 0x24
 804d298:	4019      	ands	r1, r3
 804d29a:	e7e1      	b.n	804d260 <RegionAU915LinkAdrReq+0xbc>
                        channelsMask[cntChannelMask] &= 0x00FF;
 804d29c:	b2db      	uxtb	r3, r3
 804d29e:	f82c 3c2c 	strh.w	r3, [ip, #-44]
                        channelsMask[4] &= ~( bitMask << i );
 804d2a2:	f8bd 3024 	ldrh.w	r3, [sp, #36]	; 0x24
 804d2a6:	4019      	ands	r1, r3
 804d2a8:	e7e7      	b.n	804d27a <RegionAU915LinkAdrReq+0xd6>
            channelsMask[linkAdrParams.ChMaskCtrl] = linkAdrParams.ChMask;
 804d2aa:	a912      	add	r1, sp, #72	; 0x48
 804d2ac:	eb01 0242 	add.w	r2, r1, r2, lsl #1
 804d2b0:	f822 3c2c 	strh.w	r3, [r2, #-44]
 804d2b4:	e788      	b.n	804d1c8 <RegionAU915LinkAdrReq+0x24>
    uint8_t bytesProcessed = 0;
 804d2b6:	f04f 0a07 	mov.w	sl, #7
    }

    // Get the minimum possible datarate
    getPhy.Attribute = PHY_MIN_TX_DR;
 804d2ba:	2302      	movs	r3, #2
 804d2bc:	f88d 300c 	strb.w	r3, [sp, #12]
    getPhy.UplinkDwellTime = linkAdrReq->UplinkDwellTime;
    phyParam = RegionAU915GetPhyParam( &getPhy );
 804d2c0:	a803      	add	r0, sp, #12
    getPhy.UplinkDwellTime = linkAdrReq->UplinkDwellTime;
 804d2c2:	7a6b      	ldrb	r3, [r5, #9]
 804d2c4:	f88d 300e 	strb.w	r3, [sp, #14]
    phyParam = RegionAU915GetPhyParam( &getPhy );
 804d2c8:	f7ff fc98 	bl	804cbfc <RegionAU915GetPhyParam>

    linkAdrVerifyParams.Status = status;
    linkAdrVerifyParams.AdrEnabled = linkAdrReq->AdrEnabled;
 804d2cc:	7aab      	ldrb	r3, [r5, #10]
 804d2ce:	f88d 302d 	strb.w	r3, [sp, #45]	; 0x2d
    linkAdrVerifyParams.Datarate = linkAdrParams.Datarate;
 804d2d2:	f89d 3015 	ldrb.w	r3, [sp, #21]
 804d2d6:	f88d 302e 	strb.w	r3, [sp, #46]	; 0x2e
    linkAdrVerifyParams.TxPower = linkAdrParams.TxPower;
 804d2da:	f89d 3016 	ldrb.w	r3, [sp, #22]
 804d2de:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
    linkAdrVerifyParams.NbRep = linkAdrParams.NbRep;
 804d2e2:	f89d 3014 	ldrb.w	r3, [sp, #20]
 804d2e6:	f88d 3030 	strb.w	r3, [sp, #48]	; 0x30
    linkAdrVerifyParams.CurrentDatarate = linkAdrReq->CurrentDatarate;
 804d2ea:	7aeb      	ldrb	r3, [r5, #11]
 804d2ec:	f88d 3031 	strb.w	r3, [sp, #49]	; 0x31
    linkAdrVerifyParams.CurrentTxPower = linkAdrReq->CurrentTxPower;
 804d2f0:	7b2b      	ldrb	r3, [r5, #12]
 804d2f2:	f88d 3032 	strb.w	r3, [sp, #50]	; 0x32
    linkAdrVerifyParams.CurrentNbRep = linkAdrReq->CurrentNbRep;
 804d2f6:	7b6b      	ldrb	r3, [r5, #13]
 804d2f8:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
    linkAdrVerifyParams.NbChannels = AU915_MAX_NB_CHANNELS;
 804d2fc:	2348      	movs	r3, #72	; 0x48
 804d2fe:	f88d 3034 	strb.w	r3, [sp, #52]	; 0x34
    linkAdrVerifyParams.ChannelsMask = channelsMask;
    linkAdrVerifyParams.MinDatarate = ( int8_t )phyParam.Value;
    linkAdrVerifyParams.MaxDatarate = AU915_TX_MAX_DATARATE;
 804d302:	230d      	movs	r3, #13
 804d304:	f88d 303d 	strb.w	r3, [sp, #61]	; 0x3d
    linkAdrVerifyParams.Channels = NvmCtx.Channels;
    linkAdrVerifyParams.MinTxPower = AU915_MIN_TX_POWER;
 804d308:	230e      	movs	r3, #14
 804d30a:	f8ad 3044 	strh.w	r3, [sp, #68]	; 0x44
    linkAdrVerifyParams.MaxTxPower = AU915_MAX_TX_POWER;
    linkAdrVerifyParams.Version = linkAdrReq->Version;
 804d30e:	682b      	ldr	r3, [r5, #0]
    linkAdrVerifyParams.Status = status;
 804d310:	f88d a02c 	strb.w	sl, [sp, #44]	; 0x2c
    linkAdrVerifyParams.MinDatarate = ( int8_t )phyParam.Value;
 804d314:	f88d 003c 	strb.w	r0, [sp, #60]	; 0x3c
    linkAdrVerifyParams.Version = linkAdrReq->Version;
 804d318:	930a      	str	r3, [sp, #40]	; 0x28
    linkAdrVerifyParams.Channels = NvmCtx.Channels;
 804d31a:	f8df a09c 	ldr.w	sl, [pc, #156]	; 804d3b8 <RegionAU915LinkAdrReq+0x214>
    linkAdrVerifyParams.ChannelsMask = channelsMask;
 804d31e:	960e      	str	r6, [sp, #56]	; 0x38

    // Verify the parameters and update, if necessary
    status = RegionCommonLinkAdrReqVerifyParams( &linkAdrVerifyParams, &linkAdrParams.Datarate, &linkAdrParams.TxPower, &linkAdrParams.NbRep );
 804d320:	ab05      	add	r3, sp, #20
 804d322:	f10d 0216 	add.w	r2, sp, #22
 804d326:	f10d 0115 	add.w	r1, sp, #21
 804d32a:	a80a      	add	r0, sp, #40	; 0x28
    linkAdrVerifyParams.Channels = NvmCtx.Channels;
 804d32c:	f8cd a040 	str.w	sl, [sp, #64]	; 0x40
    status = RegionCommonLinkAdrReqVerifyParams( &linkAdrVerifyParams, &linkAdrParams.Datarate, &linkAdrParams.TxPower, &linkAdrParams.NbRep );
 804d330:	f000 fa61 	bl	804d7f6 <RegionCommonLinkAdrReqVerifyParams>

    // Update channelsMask if everything is correct
    if( status == 0x07 )
 804d334:	2807      	cmp	r0, #7
    status = RegionCommonLinkAdrReqVerifyParams( &linkAdrVerifyParams, &linkAdrParams.Datarate, &linkAdrParams.TxPower, &linkAdrParams.NbRep );
 804d336:	4605      	mov	r5, r0
    if( status == 0x07 )
 804d338:	d129      	bne.n	804d38e <RegionAU915LinkAdrReq+0x1ea>
    {
        // Copy Mask
        RegionCommonChanMaskCopy( NvmCtx.ChannelsMask, channelsMask, 6 );
 804d33a:	2206      	movs	r2, #6
 804d33c:	4631      	mov	r1, r6
 804d33e:	f50a 705c 	add.w	r0, sl, #880	; 0x370
 804d342:	f000 f9f4 	bl	804d72e <RegionCommonChanMaskCopy>

        NvmCtx.ChannelsMaskRemaining[0] &= NvmCtx.ChannelsMask[0];
 804d346:	f8ba 337c 	ldrh.w	r3, [sl, #892]	; 0x37c
 804d34a:	f8ba 2370 	ldrh.w	r2, [sl, #880]	; 0x370
 804d34e:	4013      	ands	r3, r2
 804d350:	f8aa 337c 	strh.w	r3, [sl, #892]	; 0x37c
        NvmCtx.ChannelsMaskRemaining[1] &= NvmCtx.ChannelsMask[1];
 804d354:	f8ba 2372 	ldrh.w	r2, [sl, #882]	; 0x372
 804d358:	f8ba 337e 	ldrh.w	r3, [sl, #894]	; 0x37e
 804d35c:	4013      	ands	r3, r2
 804d35e:	f8aa 337e 	strh.w	r3, [sl, #894]	; 0x37e
        NvmCtx.ChannelsMaskRemaining[2] &= NvmCtx.ChannelsMask[2];
 804d362:	f8ba 2374 	ldrh.w	r2, [sl, #884]	; 0x374
 804d366:	f8ba 3380 	ldrh.w	r3, [sl, #896]	; 0x380
 804d36a:	4013      	ands	r3, r2
 804d36c:	f8aa 3380 	strh.w	r3, [sl, #896]	; 0x380
        NvmCtx.ChannelsMaskRemaining[3] &= NvmCtx.ChannelsMask[3];
 804d370:	f8ba 2376 	ldrh.w	r2, [sl, #886]	; 0x376
 804d374:	f8ba 3382 	ldrh.w	r3, [sl, #898]	; 0x382
 804d378:	4013      	ands	r3, r2
 804d37a:	f8aa 3382 	strh.w	r3, [sl, #898]	; 0x382
        NvmCtx.ChannelsMaskRemaining[4] = NvmCtx.ChannelsMask[4];
 804d37e:	f8ba 3378 	ldrh.w	r3, [sl, #888]	; 0x378
 804d382:	f8aa 3384 	strh.w	r3, [sl, #900]	; 0x384
        NvmCtx.ChannelsMaskRemaining[5] = NvmCtx.ChannelsMask[5];
 804d386:	f8ba 337a 	ldrh.w	r3, [sl, #890]	; 0x37a
 804d38a:	f8aa 3386 	strh.w	r3, [sl, #902]	; 0x386
    }

    // Update status variables
    *drOut = linkAdrParams.Datarate;
 804d38e:	f89d 3015 	ldrb.w	r3, [sp, #21]
 804d392:	f889 3000 	strb.w	r3, [r9]
    *txPowOut = linkAdrParams.TxPower;
    *nbRepOut = linkAdrParams.NbRep;
 804d396:	9a01      	ldr	r2, [sp, #4]
    *txPowOut = linkAdrParams.TxPower;
 804d398:	f89d 3016 	ldrb.w	r3, [sp, #22]
 804d39c:	f888 3000 	strb.w	r3, [r8]
    *nbRepOut = linkAdrParams.NbRep;
 804d3a0:	f89d 3014 	ldrb.w	r3, [sp, #20]
 804d3a4:	7013      	strb	r3, [r2, #0]
    *nbBytesParsed = bytesProcessed;
 804d3a6:	9b1c      	ldr	r3, [sp, #112]	; 0x70

    return status;
}
 804d3a8:	4628      	mov	r0, r5
    *nbBytesParsed = bytesProcessed;
 804d3aa:	701c      	strb	r4, [r3, #0]
}
 804d3ac:	b013      	add	sp, #76	; 0x4c
 804d3ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 804d3b2:	bf00      	nop
 804d3b4:	200034e0 	.word	0x200034e0
 804d3b8:	20003170 	.word	0x20003170

0804d3bc <RegionAU915RxParamSetupReq>:

uint8_t RegionAU915RxParamSetupReq( RxParamSetupReqParams_t* rxParamSetupReq )
{
 804d3bc:	b538      	push	{r3, r4, r5, lr}
 804d3be:	4605      	mov	r5, r0
    uint8_t status = 0x07;

    // Verify radio frequency
    if( VerifyRfFreq( rxParamSetupReq->Frequency ) == false )
 804d3c0:	6840      	ldr	r0, [r0, #4]
 804d3c2:	f7ff fbfd 	bl	804cbc0 <VerifyRfFreq>
    {
        status &= 0xFE; // Channel frequency KO
    }

    // Verify datarate
    if( RegionCommonValueInRange( rxParamSetupReq->Datarate, AU915_RX_MIN_DATARATE, AU915_RX_MAX_DATARATE ) == false )
 804d3c6:	220d      	movs	r2, #13
        status &= 0xFE; // Channel frequency KO
 804d3c8:	2800      	cmp	r0, #0
    if( RegionCommonValueInRange( rxParamSetupReq->Datarate, AU915_RX_MIN_DATARATE, AU915_RX_MAX_DATARATE ) == false )
 804d3ca:	f04f 0108 	mov.w	r1, #8
 804d3ce:	f995 0000 	ldrsb.w	r0, [r5]
        status &= 0xFE; // Channel frequency KO
 804d3d2:	bf14      	ite	ne
 804d3d4:	2407      	movne	r4, #7
 804d3d6:	2406      	moveq	r4, #6
    if( RegionCommonValueInRange( rxParamSetupReq->Datarate, AU915_RX_MIN_DATARATE, AU915_RX_MAX_DATARATE ) == false )
 804d3d8:	f000 f969 	bl	804d6ae <RegionCommonValueInRange>
 804d3dc:	b908      	cbnz	r0, 804d3e2 <RegionAU915RxParamSetupReq+0x26>
    {
        status &= 0xFD; // Datarate KO
 804d3de:	f004 0405 	and.w	r4, r4, #5
    }
    if( ( rxParamSetupReq->Datarate == DR_7 ) ||
 804d3e2:	f995 3000 	ldrsb.w	r3, [r5]
 804d3e6:	2b07      	cmp	r3, #7
 804d3e8:	d001      	beq.n	804d3ee <RegionAU915RxParamSetupReq+0x32>
 804d3ea:	2b0d      	cmp	r3, #13
 804d3ec:	dd01      	ble.n	804d3f2 <RegionAU915RxParamSetupReq+0x36>
        ( rxParamSetupReq->Datarate > DR_13 ) )
    {
        status &= 0xFD; // Datarate KO
 804d3ee:	f004 04fd 	and.w	r4, r4, #253	; 0xfd
    }

    // Verify datarate offset
    if( RegionCommonValueInRange( rxParamSetupReq->DrOffset, AU915_MIN_RX1_DR_OFFSET, AU915_MAX_RX1_DR_OFFSET ) == false )
 804d3f2:	2206      	movs	r2, #6
 804d3f4:	2100      	movs	r1, #0
 804d3f6:	f995 0001 	ldrsb.w	r0, [r5, #1]
 804d3fa:	f000 f958 	bl	804d6ae <RegionCommonValueInRange>
 804d3fe:	b908      	cbnz	r0, 804d404 <RegionAU915RxParamSetupReq+0x48>
    {
        status &= 0xFB; // Rx1DrOffset range KO
 804d400:	f004 04fb 	and.w	r4, r4, #251	; 0xfb
    }

    return status;
}
 804d404:	4620      	mov	r0, r4
 804d406:	bd38      	pop	{r3, r4, r5, pc}

0804d408 <RegionAU915NewChannelReq>:

uint8_t RegionAU915NewChannelReq( NewChannelReqParams_t* newChannelReq )
{
    // Datarate and frequency KO
    return 0;
}
 804d408:	2000      	movs	r0, #0
 804d40a:	4770      	bx	lr

0804d40c <RegionAU915TxParamSetupReq>:

int8_t RegionAU915TxParamSetupReq( TxParamSetupReqParams_t* txParamSetupReq )
{
    // Accept the request
    return 0;
}
 804d40c:	2000      	movs	r0, #0
 804d40e:	4770      	bx	lr

0804d410 <RegionAU915DlChannelReq>:
 804d410:	2000      	movs	r0, #0
 804d412:	4770      	bx	lr

0804d414 <RegionAU915AlternateDr>:
int8_t RegionAU915AlternateDr( int8_t currentDr, AlternateDrType_t type )
{
    static int8_t trialsCount = 0;

    // Re-enable 500 kHz default channels
    NvmCtx.ChannelsMask[4] = CHANNELS_MASK_500KHZ_MASK;
 804d414:	4a07      	ldr	r2, [pc, #28]	; (804d434 <RegionAU915AlternateDr+0x20>)
 804d416:	23ff      	movs	r3, #255	; 0xff
 804d418:	f8a2 3378 	strh.w	r3, [r2, #888]	; 0x378

    if( ( trialsCount & 0x01 ) == 0x01 )
 804d41c:	f892 3394 	ldrb.w	r3, [r2, #916]	; 0x394
 804d420:	f013 0f01 	tst.w	r3, #1
    }
    else
    {
        currentDr = DR_2;
    }
    trialsCount++;
 804d424:	f103 0301 	add.w	r3, r3, #1
 804d428:	f882 3394 	strb.w	r3, [r2, #916]	; 0x394
    return currentDr;
}
 804d42c:	bf14      	ite	ne
 804d42e:	2006      	movne	r0, #6
 804d430:	2002      	moveq	r0, #2
 804d432:	4770      	bx	lr
 804d434:	20003170 	.word	0x20003170

0804d438 <RegionAU915CalcBackOff>:

void RegionAU915CalcBackOff( CalcBackOffParams_t* calcBackOff )
{
 804d438:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
    RegionCommonCalcBackOffParams_t calcBackOffParams;

    calcBackOffParams.Channels = NvmCtx.Channels;
 804d43a:	4b0d      	ldr	r3, [pc, #52]	; (804d470 <RegionAU915CalcBackOff+0x38>)
 804d43c:	9301      	str	r3, [sp, #4]
    calcBackOffParams.Bands = NvmCtx.Bands;
 804d43e:	f503 7358 	add.w	r3, r3, #864	; 0x360
 804d442:	9302      	str	r3, [sp, #8]
    calcBackOffParams.LastTxIsJoinRequest = calcBackOff->LastTxIsJoinRequest;
 804d444:	7843      	ldrb	r3, [r0, #1]
 804d446:	f88d 300c 	strb.w	r3, [sp, #12]
    calcBackOffParams.Joined = calcBackOff->Joined;
 804d44a:	7803      	ldrb	r3, [r0, #0]
 804d44c:	f88d 300d 	strb.w	r3, [sp, #13]
    calcBackOffParams.DutyCycleEnabled = calcBackOff->DutyCycleEnabled;
 804d450:	7883      	ldrb	r3, [r0, #2]
 804d452:	f88d 300e 	strb.w	r3, [sp, #14]
    calcBackOffParams.Channel = calcBackOff->Channel;
 804d456:	78c3      	ldrb	r3, [r0, #3]
 804d458:	f88d 300f 	strb.w	r3, [sp, #15]
    calcBackOffParams.ElapsedTime = calcBackOff->ElapsedTime;
 804d45c:	6843      	ldr	r3, [r0, #4]
 804d45e:	9304      	str	r3, [sp, #16]
    calcBackOffParams.TxTimeOnAir = calcBackOff->TxTimeOnAir;
 804d460:	6883      	ldr	r3, [r0, #8]
 804d462:	9305      	str	r3, [sp, #20]

    RegionCommonCalcBackOff( &calcBackOffParams );
 804d464:	a801      	add	r0, sp, #4
 804d466:	f000 fa9d 	bl	804d9a4 <RegionCommonCalcBackOff>
}
 804d46a:	b007      	add	sp, #28
 804d46c:	f85d fb04 	ldr.w	pc, [sp], #4
 804d470:	20003170 	.word	0x20003170

0804d474 <RegionAU915NextChannel>:

LoRaMacStatus_t RegionAU915NextChannel( NextChanParams_t* nextChanParams, uint8_t* channel, TimerTime_t* time, TimerTime_t* aggregatedTimeOff )
{
 804d474:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 804d478:	b099      	sub	sp, #100	; 0x64
 804d47a:	4605      	mov	r5, r0
 804d47c:	9104      	str	r1, [sp, #16]
 804d47e:	4693      	mov	fp, r2
    uint8_t nbEnabledChannels = 0;
    uint8_t delayTx = 0;
    uint8_t enabledChannels[AU915_MAX_NB_CHANNELS] = { 0 };
 804d480:	2100      	movs	r1, #0
 804d482:	2248      	movs	r2, #72	; 0x48
 804d484:	a806      	add	r0, sp, #24
{
 804d486:	461e      	mov	r6, r3
    uint8_t enabledChannels[AU915_MAX_NB_CHANNELS] = { 0 };
 804d488:	f003 fd71 	bl	8050f6e <memset>
    TimerTime_t nextTxDelay = 0;

    // Count 125kHz channels
    if( RegionCommonCountChannels( NvmCtx.ChannelsMaskRemaining, 0, 4 ) == 0 )
 804d48c:	2204      	movs	r2, #4
 804d48e:	2100      	movs	r1, #0
 804d490:	4846      	ldr	r0, [pc, #280]	; (804d5ac <RegionAU915NextChannel+0x138>)
 804d492:	f8df 9120 	ldr.w	r9, [pc, #288]	; 804d5b4 <RegionAU915NextChannel+0x140>
 804d496:	f000 f92a 	bl	804d6ee <RegionCommonCountChannels>
 804d49a:	b930      	cbnz	r0, 804d4aa <RegionAU915NextChannel+0x36>
    { // Reactivate default channels
        RegionCommonChanMaskCopy( NvmCtx.ChannelsMaskRemaining, NvmCtx.ChannelsMask, 4  );
 804d49c:	f509 715c 	add.w	r1, r9, #880	; 0x370
 804d4a0:	2204      	movs	r2, #4
 804d4a2:	f101 000c 	add.w	r0, r1, #12
 804d4a6:	f000 f942 	bl	804d72e <RegionCommonChanMaskCopy>
    }
    // Check other channels
    if( nextChanParams->Datarate >= DR_6 )
 804d4aa:	f995 3008 	ldrsb.w	r3, [r5, #8]
 804d4ae:	2b05      	cmp	r3, #5
 804d4b0:	dd06      	ble.n	804d4c0 <RegionAU915NextChannel+0x4c>
    {
        if( ( NvmCtx.ChannelsMaskRemaining[4] & CHANNELS_MASK_500KHZ_MASK ) == 0 )
 804d4b2:	f899 3384 	ldrb.w	r3, [r9, #900]	; 0x384
 804d4b6:	b91b      	cbnz	r3, 804d4c0 <RegionAU915NextChannel+0x4c>
        {
            NvmCtx.ChannelsMaskRemaining[4] = NvmCtx.ChannelsMask[4];
 804d4b8:	f8b9 3378 	ldrh.w	r3, [r9, #888]	; 0x378
 804d4bc:	f8a9 3384 	strh.w	r3, [r9, #900]	; 0x384
        }
    }

    TimerTime_t elapsed = TimerGetElapsedTime( nextChanParams->LastAggrTx );
 804d4c0:	6868      	ldr	r0, [r5, #4]
 804d4c2:	f001 f8fb 	bl	804e6bc <TimerGetElapsedTime>
    if( ( nextChanParams->LastAggrTx == 0 ) || ( nextChanParams->AggrTimeOff <= elapsed ) )
 804d4c6:	686b      	ldr	r3, [r5, #4]
 804d4c8:	b113      	cbz	r3, 804d4d0 <RegionAU915NextChannel+0x5c>
 804d4ca:	682b      	ldr	r3, [r5, #0]
 804d4cc:	4283      	cmp	r3, r0
 804d4ce:	d860      	bhi.n	804d592 <RegionAU915NextChannel+0x11e>
    {
        // Reset Aggregated time off
        *aggregatedTimeOff = 0;
 804d4d0:	2400      	movs	r4, #0

        // Update bands Time OFF
        nextTxDelay = RegionCommonUpdateBandTimeOff( nextChanParams->Joined, nextChanParams->DutyCycleEnabled, NvmCtx.Bands, AU915_MAX_NB_BANDS );
 804d4d2:	2301      	movs	r3, #1
 804d4d4:	7aa9      	ldrb	r1, [r5, #10]
 804d4d6:	7a68      	ldrb	r0, [r5, #9]
        *aggregatedTimeOff = 0;
 804d4d8:	6034      	str	r4, [r6, #0]
        nextTxDelay = RegionCommonUpdateBandTimeOff( nextChanParams->Joined, nextChanParams->DutyCycleEnabled, NvmCtx.Bands, AU915_MAX_NB_BANDS );
 804d4da:	4a35      	ldr	r2, [pc, #212]	; (804d5b0 <RegionAU915NextChannel+0x13c>)
 804d4dc:	f8df a0cc 	ldr.w	sl, [pc, #204]	; 804d5ac <RegionAU915NextChannel+0x138>
 804d4e0:	f000 f939 	bl	804d756 <RegionCommonUpdateBandTimeOff>

        // Search how many channels are enabled
        nbEnabledChannels = CountNbOfEnabledChannels( nextChanParams->Datarate,
 804d4e4:	f995 3008 	ldrsb.w	r3, [r5, #8]
        nextTxDelay = RegionCommonUpdateBandTimeOff( nextChanParams->Joined, nextChanParams->DutyCycleEnabled, NvmCtx.Bands, AU915_MAX_NB_BANDS );
 804d4e8:	9001      	str	r0, [sp, #4]
        nbEnabledChannels = CountNbOfEnabledChannels( nextChanParams->Datarate,
 804d4ea:	9302      	str	r3, [sp, #8]
 804d4ec:	f5aa 785f 	sub.w	r8, sl, #892	; 0x37c
    uint8_t delayTransmission = 0;
 804d4f0:	4627      	mov	r7, r4
    uint8_t nbEnabledChannels = 0;
 804d4f2:	4625      	mov	r5, r4
 804d4f4:	b2e3      	uxtb	r3, r4
 804d4f6:	9303      	str	r3, [sp, #12]
{
 804d4f8:	2600      	movs	r6, #0
            if( ( channelsMask[k] & ( 1 << j ) ) != 0 )
 804d4fa:	f8ba 3000 	ldrh.w	r3, [sl]
 804d4fe:	4133      	asrs	r3, r6
 804d500:	07db      	lsls	r3, r3, #31
 804d502:	d51e      	bpl.n	804d542 <RegionAU915NextChannel+0xce>
 804d504:	230c      	movs	r3, #12
 804d506:	19a2      	adds	r2, r4, r6
 804d508:	fb03 9202 	mla	r2, r3, r2, r9
 804d50c:	4373      	muls	r3, r6
                if( channels[i + j].Frequency == 0 )
 804d50e:	9305      	str	r3, [sp, #20]
 804d510:	f858 1003 	ldr.w	r1, [r8, r3]
 804d514:	b1a9      	cbz	r1, 804d542 <RegionAU915NextChannel+0xce>
                                              channels[i + j].DrRange.Fields.Max ) == false )
 804d516:	7a11      	ldrb	r1, [r2, #8]
                if( RegionCommonValueInRange( datarate, channels[i + j].DrRange.Fields.Min,
 804d518:	9802      	ldr	r0, [sp, #8]
                                              channels[i + j].DrRange.Fields.Max ) == false )
 804d51a:	f341 1203 	sbfx	r2, r1, #4, #4
                if( RegionCommonValueInRange( datarate, channels[i + j].DrRange.Fields.Min,
 804d51e:	f341 0103 	sbfx	r1, r1, #0, #4
 804d522:	b252      	sxtb	r2, r2
 804d524:	b249      	sxtb	r1, r1
 804d526:	f000 f8c2 	bl	804d6ae <RegionCommonValueInRange>
 804d52a:	b150      	cbz	r0, 804d542 <RegionAU915NextChannel+0xce>
                if( bands[channels[i + j].Band].TimeOff > 0 )
 804d52c:	9b05      	ldr	r3, [sp, #20]
 804d52e:	4a21      	ldr	r2, [pc, #132]	; (804d5b4 <RegionAU915NextChannel+0x140>)
 804d530:	4443      	add	r3, r8
 804d532:	7a5b      	ldrb	r3, [r3, #9]
 804d534:	eb02 1303 	add.w	r3, r2, r3, lsl #4
 804d538:	f8d3 336c 	ldr.w	r3, [r3, #876]	; 0x36c
 804d53c:	b303      	cbz	r3, 804d580 <RegionAU915NextChannel+0x10c>
                    delayTransmission++;
 804d53e:	3701      	adds	r7, #1
 804d540:	b2ff      	uxtb	r7, r7
 804d542:	3601      	adds	r6, #1
        for( uint8_t j = 0; j < 16; j++ )
 804d544:	2e10      	cmp	r6, #16
 804d546:	d1d8      	bne.n	804d4fa <RegionAU915NextChannel+0x86>
 804d548:	3410      	adds	r4, #16
    for( uint8_t i = 0, k = 0; i < AU915_MAX_NB_CHANNELS; i += 16, k++ )
 804d54a:	2c50      	cmp	r4, #80	; 0x50
 804d54c:	f10a 0a02 	add.w	sl, sl, #2
 804d550:	f108 08c0 	add.w	r8, r8, #192	; 0xc0
 804d554:	d1ce      	bne.n	804d4f4 <RegionAU915NextChannel+0x80>
    {
        delayTx++;
        nextTxDelay = nextChanParams->AggrTimeOff - elapsed;
    }

    if( nbEnabledChannels > 0 )
 804d556:	b31d      	cbz	r5, 804d5a0 <RegionAU915NextChannel+0x12c>
    {
        // We found a valid channel
        *channel = enabledChannels[randr( 0, nbEnabledChannels - 1 )];
 804d558:	1e69      	subs	r1, r5, #1
 804d55a:	2000      	movs	r0, #0
 804d55c:	f001 f950 	bl	804e800 <randr>
 804d560:	ab18      	add	r3, sp, #96	; 0x60
 804d562:	4418      	add	r0, r3
 804d564:	9b04      	ldr	r3, [sp, #16]
 804d566:	f810 1c48 	ldrb.w	r1, [r0, #-72]
 804d56a:	7019      	strb	r1, [r3, #0]
        // Disable the channel in the mask
        RegionCommonChanDisable( NvmCtx.ChannelsMaskRemaining, *channel, AU915_MAX_NB_CHANNELS - 8 );
 804d56c:	2240      	movs	r2, #64	; 0x40
 804d56e:	480f      	ldr	r0, [pc, #60]	; (804d5ac <RegionAU915NextChannel+0x138>)
 804d570:	f000 f8a6 	bl	804d6c0 <RegionCommonChanDisable>

        *time = 0;
 804d574:	2000      	movs	r0, #0
 804d576:	f8cb 0000 	str.w	r0, [fp]
        }
        // Datarate not supported by any channel
        *time = 0;
        return LORAMAC_STATUS_NO_CHANNEL_FOUND;
    }
}
 804d57a:	b019      	add	sp, #100	; 0x64
 804d57c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
                enabledChannels[nbEnabledChannels++] = i + j;
 804d580:	aa18      	add	r2, sp, #96	; 0x60
 804d582:	1c6b      	adds	r3, r5, #1
 804d584:	4415      	add	r5, r2
 804d586:	9a03      	ldr	r2, [sp, #12]
 804d588:	4432      	add	r2, r6
 804d58a:	f805 2c48 	strb.w	r2, [r5, #-72]
 804d58e:	b2dd      	uxtb	r5, r3
 804d590:	e7d7      	b.n	804d542 <RegionAU915NextChannel+0xce>
        nextTxDelay = nextChanParams->AggrTimeOff - elapsed;
 804d592:	1a1b      	subs	r3, r3, r0
 804d594:	9301      	str	r3, [sp, #4]
            *time = nextTxDelay;
 804d596:	9b01      	ldr	r3, [sp, #4]
 804d598:	f8cb 3000 	str.w	r3, [fp]
            return LORAMAC_STATUS_DUTYCYCLE_RESTRICTED;
 804d59c:	200b      	movs	r0, #11
 804d59e:	e7ec      	b.n	804d57a <RegionAU915NextChannel+0x106>
        if( delayTx > 0 )
 804d5a0:	2f00      	cmp	r7, #0
 804d5a2:	d1f8      	bne.n	804d596 <RegionAU915NextChannel+0x122>
        *time = 0;
 804d5a4:	f8cb 7000 	str.w	r7, [fp]
        return LORAMAC_STATUS_NO_CHANNEL_FOUND;
 804d5a8:	200c      	movs	r0, #12
 804d5aa:	e7e6      	b.n	804d57a <RegionAU915NextChannel+0x106>
 804d5ac:	200034ec 	.word	0x200034ec
 804d5b0:	200034d0 	.word	0x200034d0
 804d5b4:	20003170 	.word	0x20003170

0804d5b8 <RegionAU915SetContinuousWave>:
{
    return LORAMAC_STATUS_PARAMETER_INVALID;
}

void RegionAU915SetContinuousWave( ContinuousWaveParams_t* continuousWave )
{
 804d5b8:	b570      	push	{r4, r5, r6, lr}
    int8_t txPowerLimited = LimitTxPower( continuousWave->TxPower, NvmCtx.Bands[NvmCtx.Channels[continuousWave->Channel].Band].TxMaxPower, continuousWave->Datarate, NvmCtx.ChannelsMask );
 804d5ba:	7801      	ldrb	r1, [r0, #0]
    int8_t phyTxPower = 0;
    uint32_t frequency = NvmCtx.Channels[continuousWave->Channel].Frequency;
 804d5bc:	4b0e      	ldr	r3, [pc, #56]	; (804d5f8 <RegionAU915SetContinuousWave+0x40>)
 804d5be:	220c      	movs	r2, #12
 804d5c0:	434a      	muls	r2, r1
 804d5c2:	1899      	adds	r1, r3, r2
 804d5c4:	589d      	ldr	r5, [r3, r2]
    int8_t txPowerLimited = LimitTxPower( continuousWave->TxPower, NvmCtx.Bands[NvmCtx.Channels[continuousWave->Channel].Band].TxMaxPower, continuousWave->Datarate, NvmCtx.ChannelsMask );
 804d5c6:	7a4a      	ldrb	r2, [r1, #9]
{
 804d5c8:	4604      	mov	r4, r0
    int8_t txPowerLimited = LimitTxPower( continuousWave->TxPower, NvmCtx.Bands[NvmCtx.Channels[continuousWave->Channel].Band].TxMaxPower, continuousWave->Datarate, NvmCtx.ChannelsMask );
 804d5ca:	eb03 1302 	add.w	r3, r3, r2, lsl #4

    // Calculate physical TX power
    phyTxPower = RegionCommonComputeTxPower( txPowerLimited, continuousWave->MaxEirp, continuousWave->AntennaGain );
 804d5ce:	edd4 0a02 	vldr	s1, [r4, #8]
    txPowerResult =  MAX( txPower, maxBandTxPower );
 804d5d2:	f993 0362 	ldrsb.w	r0, [r3, #866]	; 0x362
 804d5d6:	f994 3002 	ldrsb.w	r3, [r4, #2]
    phyTxPower = RegionCommonComputeTxPower( txPowerLimited, continuousWave->MaxEirp, continuousWave->AntennaGain );
 804d5da:	ed94 0a01 	vldr	s0, [r4, #4]
 804d5de:	4298      	cmp	r0, r3
 804d5e0:	bfb8      	it	lt
 804d5e2:	4618      	movlt	r0, r3
 804d5e4:	f000 f9c6 	bl	804d974 <RegionCommonComputeTxPower>

    Radio.SetTxContinuousWave( frequency, phyTxPower, continuousWave->Timeout );
 804d5e8:	4b04      	ldr	r3, [pc, #16]	; (804d5fc <RegionAU915SetContinuousWave+0x44>)
 804d5ea:	89a2      	ldrh	r2, [r4, #12]
 804d5ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 804d5ee:	4601      	mov	r1, r0
 804d5f0:	4628      	mov	r0, r5
}
 804d5f2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    Radio.SetTxContinuousWave( frequency, phyTxPower, continuousWave->Timeout );
 804d5f6:	4718      	bx	r3
 804d5f8:	20003170 	.word	0x20003170
 804d5fc:	080528d8 	.word	0x080528d8

0804d600 <RegionAU915ApplyDrOffset>:

uint8_t RegionAU915ApplyDrOffset( uint8_t downlinkDwellTime, int8_t dr, int8_t drOffset )
{
 804d600:	b510      	push	{r4, lr}
    int8_t datarate = DatarateOffsetsAU915[dr][drOffset];
 804d602:	4c07      	ldr	r4, [pc, #28]	; (804d620 <RegionAU915ApplyDrOffset+0x20>)
 804d604:	2306      	movs	r3, #6
 804d606:	fb03 4101 	mla	r1, r3, r1, r4
 804d60a:	4411      	add	r1, r2
 804d60c:	f991 3088 	ldrsb.w	r3, [r1, #136]	; 0x88

    if( datarate < 0 )
 804d610:	2b00      	cmp	r3, #0
 804d612:	da03      	bge.n	804d61c <RegionAU915ApplyDrOffset+0x1c>
    {
        if( downlinkDwellTime == 0 )
 804d614:	2800      	cmp	r0, #0
        {
            datarate = AU915_TX_MIN_DATARATE;
        }
        else
        {
            datarate = AU915_DWELL_LIMIT_DATARATE;
 804d616:	bf0c      	ite	eq
 804d618:	2300      	moveq	r3, #0
 804d61a:	2302      	movne	r3, #2
        }
    }
    return datarate;
}
 804d61c:	b2d8      	uxtb	r0, r3
 804d61e:	bd10      	pop	{r4, pc}
 804d620:	08052c78 	.word	0x08052c78

0804d624 <RegionCommonGetJoinDc>:

uint16_t RegionCommonGetJoinDc( TimerTime_t elapsedTime )
{
    uint16_t dutyCycle = 0;

    if( elapsedTime < 3600000 )
 804d624:	4b06      	ldr	r3, [pc, #24]	; (804d640 <RegionCommonGetJoinDc+0x1c>)
 804d626:	4298      	cmp	r0, r3
 804d628:	d908      	bls.n	804d63c <RegionCommonGetJoinDc+0x18>
    {
        dutyCycle = BACKOFF_DC_10_HOURS;
    }
    else
    {
        dutyCycle = BACKOFF_DC_24_HOURS;
 804d62a:	4a06      	ldr	r2, [pc, #24]	; (804d644 <RegionCommonGetJoinDc+0x20>)
 804d62c:	f242 7310 	movw	r3, #10000	; 0x2710
 804d630:	4290      	cmp	r0, r2
 804d632:	bf8c      	ite	hi
 804d634:	4618      	movhi	r0, r3
 804d636:	f44f 707a 	movls.w	r0, #1000	; 0x3e8
 804d63a:	4770      	bx	lr
        dutyCycle = BACKOFF_DC_1_HOUR;
 804d63c:	2064      	movs	r0, #100	; 0x64
    }
    return dutyCycle;
}
 804d63e:	4770      	bx	lr
 804d640:	0036ee7f 	.word	0x0036ee7f
 804d644:	025c3f7f 	.word	0x025c3f7f

0804d648 <RegionCommonChanVerifyDr>:

bool RegionCommonChanVerifyDr( uint8_t nbChannels, uint16_t* channelsMask, int8_t dr, int8_t minDr, int8_t maxDr, ChannelParams_t* channels )
{
 804d648:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    return false;
}

uint8_t RegionCommonValueInRange( int8_t value, int8_t min, int8_t max )
{
    if( ( value >= min ) && ( value <= max ) )
 804d64c:	429a      	cmp	r2, r3
{
 804d64e:	9f07      	ldr	r7, [sp, #28]
    if( ( value >= min ) && ( value <= max ) )
 804d650:	db03      	blt.n	804d65a <RegionCommonChanVerifyDr+0x12>
 804d652:	f99d 3018 	ldrsb.w	r3, [sp, #24]
 804d656:	429a      	cmp	r2, r3
 804d658:	dd23      	ble.n	804d6a2 <RegionCommonChanVerifyDr+0x5a>
        return false;
 804d65a:	2000      	movs	r0, #0
}
 804d65c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
            if( ( ( channelsMask[k] & ( 1 << j ) ) != 0 ) )
 804d660:	f831 8013 	ldrh.w	r8, [r1, r3, lsl #1]
 804d664:	2400      	movs	r4, #0
 804d666:	fa48 f504 	asr.w	r5, r8, r4
 804d66a:	07ed      	lsls	r5, r5, #31
 804d66c:	d50f      	bpl.n	804d68e <RegionCommonChanVerifyDr+0x46>
 804d66e:	1935      	adds	r5, r6, r4
 804d670:	fb0e 7505 	mla	r5, lr, r5, r7
                                                  ( channels[i + j].DrRange.Fields.Max & 0x0F ) ) == 1 )
 804d674:	f895 c008 	ldrb.w	ip, [r5, #8]
 804d678:	f34c 1503 	sbfx	r5, ip, #4, #4
    if( ( value >= min ) && ( value <= max ) )
 804d67c:	f00c 0c0f 	and.w	ip, ip, #15
 804d680:	4562      	cmp	r2, ip
                                                  ( channels[i + j].DrRange.Fields.Max & 0x0F ) ) == 1 )
 804d682:	b26d      	sxtb	r5, r5
    if( ( value >= min ) && ( value <= max ) )
 804d684:	db03      	blt.n	804d68e <RegionCommonChanVerifyDr+0x46>
 804d686:	f005 050f 	and.w	r5, r5, #15
 804d68a:	42aa      	cmp	r2, r5
 804d68c:	dd0d      	ble.n	804d6aa <RegionCommonChanVerifyDr+0x62>
 804d68e:	3401      	adds	r4, #1
        for( uint8_t j = 0; j < 16; j++ )
 804d690:	2c10      	cmp	r4, #16
 804d692:	d1e8      	bne.n	804d666 <RegionCommonChanVerifyDr+0x1e>
    for( uint8_t i = 0, k = 0; i < nbChannels; i += 16, k++ )
 804d694:	3301      	adds	r3, #1
 804d696:	b2db      	uxtb	r3, r3
 804d698:	011e      	lsls	r6, r3, #4
 804d69a:	b2f6      	uxtb	r6, r6
 804d69c:	42b0      	cmp	r0, r6
 804d69e:	d8df      	bhi.n	804d660 <RegionCommonChanVerifyDr+0x18>
 804d6a0:	e7db      	b.n	804d65a <RegionCommonChanVerifyDr+0x12>
 804d6a2:	2300      	movs	r3, #0
 804d6a4:	f04f 0e0c 	mov.w	lr, #12
 804d6a8:	e7f6      	b.n	804d698 <RegionCommonChanVerifyDr+0x50>
                    return true;
 804d6aa:	2001      	movs	r0, #1
 804d6ac:	e7d6      	b.n	804d65c <RegionCommonChanVerifyDr+0x14>

0804d6ae <RegionCommonValueInRange>:
    if( ( value >= min ) && ( value <= max ) )
 804d6ae:	4288      	cmp	r0, r1
 804d6b0:	db04      	blt.n	804d6bc <RegionCommonValueInRange+0xe>
    {
        return 1;
 804d6b2:	4290      	cmp	r0, r2
 804d6b4:	bfcc      	ite	gt
 804d6b6:	2000      	movgt	r0, #0
 804d6b8:	2001      	movle	r0, #1
 804d6ba:	4770      	bx	lr
    }
    return 0;
 804d6bc:	2000      	movs	r0, #0
}
 804d6be:	4770      	bx	lr

0804d6c0 <RegionCommonChanDisable>:

bool RegionCommonChanDisable( uint16_t* channelsMask, uint8_t id, uint8_t maxChannels )
{
    uint8_t index = id / 16;
 804d6c0:	090b      	lsrs	r3, r1, #4

    if( ( index > ( maxChannels / 16 ) ) || ( id >= maxChannels ) )
 804d6c2:	ebb3 1f12 	cmp.w	r3, r2, lsr #4
{
 804d6c6:	b510      	push	{r4, lr}
    if( ( index > ( maxChannels / 16 ) ) || ( id >= maxChannels ) )
 804d6c8:	d80f      	bhi.n	804d6ea <RegionCommonChanDisable+0x2a>
 804d6ca:	4291      	cmp	r1, r2
 804d6cc:	d20d      	bcs.n	804d6ea <RegionCommonChanDisable+0x2a>
    {
        return false;
    }

    // Deactivate channel
    channelsMask[index] &= ~( 1 << ( id % 16 ) );
 804d6ce:	b21a      	sxth	r2, r3
 804d6d0:	f001 010f 	and.w	r1, r1, #15
 804d6d4:	f830 4012 	ldrh.w	r4, [r0, r2, lsl #1]
 804d6d8:	2301      	movs	r3, #1
 804d6da:	fa03 f101 	lsl.w	r1, r3, r1
 804d6de:	ea24 0101 	bic.w	r1, r4, r1
 804d6e2:	f820 1012 	strh.w	r1, [r0, r2, lsl #1]

    return true;
 804d6e6:	4618      	mov	r0, r3
}
 804d6e8:	bd10      	pop	{r4, pc}
        return false;
 804d6ea:	2000      	movs	r0, #0
 804d6ec:	e7fc      	b.n	804d6e8 <RegionCommonChanDisable+0x28>

0804d6ee <RegionCommonCountChannels>:

uint8_t RegionCommonCountChannels( uint16_t* channelsMask, uint8_t startIdx, uint8_t stopIdx )
{
 804d6ee:	b5f0      	push	{r4, r5, r6, r7, lr}
    uint8_t nbChannels = 0;

    if( channelsMask == NULL )
 804d6f0:	b140      	cbz	r0, 804d704 <RegionCommonCountChannels+0x16>
 804d6f2:	2300      	movs	r3, #0
 804d6f4:	eb00 0641 	add.w	r6, r0, r1, lsl #1
        if( ( mask & ( 1 << j ) ) == ( 1 << j ) )
 804d6f8:	2701      	movs	r7, #1
    uint8_t nbChannels = 0;
 804d6fa:	4618      	mov	r0, r3
    {
        return 0;
    }

    for( uint8_t i = startIdx; i < stopIdx; i++ )
 804d6fc:	18cc      	adds	r4, r1, r3
 804d6fe:	b2e4      	uxtb	r4, r4
 804d700:	42a2      	cmp	r2, r4
 804d702:	d800      	bhi.n	804d706 <RegionCommonCountChannels+0x18>
    {
        nbChannels += CountChannels( channelsMask[i], 16 );
    }

    return nbChannels;
}
 804d704:	bdf0      	pop	{r4, r5, r6, r7, pc}
        nbChannels += CountChannels( channelsMask[i], 16 );
 804d706:	2500      	movs	r5, #0
 804d708:	f836 c013 	ldrh.w	ip, [r6, r3, lsl #1]
    uint8_t nbActiveBits = 0;
 804d70c:	462c      	mov	r4, r5
        if( ( mask & ( 1 << j ) ) == ( 1 << j ) )
 804d70e:	fa07 fe05 	lsl.w	lr, r7, r5
 804d712:	ea3e 0e0c 	bics.w	lr, lr, ip
            nbActiveBits++;
 804d716:	bf08      	it	eq
 804d718:	3401      	addeq	r4, #1
 804d71a:	f105 0501 	add.w	r5, r5, #1
 804d71e:	bf08      	it	eq
 804d720:	b2e4      	uxtbeq	r4, r4
    for( uint8_t j = 0; j < nbBits; j++ )
 804d722:	2d10      	cmp	r5, #16
 804d724:	d1f3      	bne.n	804d70e <RegionCommonCountChannels+0x20>
        nbChannels += CountChannels( channelsMask[i], 16 );
 804d726:	4420      	add	r0, r4
 804d728:	b2c0      	uxtb	r0, r0
 804d72a:	3301      	adds	r3, #1
 804d72c:	e7e6      	b.n	804d6fc <RegionCommonCountChannels+0xe>

0804d72e <RegionCommonChanMaskCopy>:

void RegionCommonChanMaskCopy( uint16_t* channelsMaskDest, uint16_t* channelsMaskSrc, uint8_t len )
{
 804d72e:	b510      	push	{r4, lr}
    if( ( channelsMaskDest != NULL ) && ( channelsMaskSrc != NULL ) )
 804d730:	b100      	cbz	r0, 804d734 <RegionCommonChanMaskCopy+0x6>
 804d732:	b949      	cbnz	r1, 804d748 <RegionCommonChanMaskCopy+0x1a>
        for( uint8_t i = 0; i < len; i++ )
        {
            channelsMaskDest[i] = channelsMaskSrc[i];
        }
    }
}
 804d734:	bd10      	pop	{r4, pc}
            channelsMaskDest[i] = channelsMaskSrc[i];
 804d736:	f831 4013 	ldrh.w	r4, [r1, r3, lsl #1]
 804d73a:	f820 4013 	strh.w	r4, [r0, r3, lsl #1]
 804d73e:	3301      	adds	r3, #1
        for( uint8_t i = 0; i < len; i++ )
 804d740:	b2dc      	uxtb	r4, r3
 804d742:	42a2      	cmp	r2, r4
 804d744:	d8f7      	bhi.n	804d736 <RegionCommonChanMaskCopy+0x8>
 804d746:	e7f5      	b.n	804d734 <RegionCommonChanMaskCopy+0x6>
 804d748:	2300      	movs	r3, #0
 804d74a:	e7f9      	b.n	804d740 <RegionCommonChanMaskCopy+0x12>

0804d74c <RegionCommonSetBandTxDone>:

void RegionCommonSetBandTxDone( bool joined, Band_t* band, TimerTime_t lastTxDone )
{
    if( joined == true )
    {
        band->LastTxDoneTime = lastTxDone;
 804d74c:	608a      	str	r2, [r1, #8]
    if( joined == true )
 804d74e:	b100      	cbz	r0, 804d752 <RegionCommonSetBandTxDone+0x6>
 804d750:	4770      	bx	lr
    }
    else
    {
        band->LastTxDoneTime = lastTxDone;
        band->LastJoinTxDoneTime = lastTxDone;
 804d752:	604a      	str	r2, [r1, #4]
    }
}
 804d754:	4770      	bx	lr

0804d756 <RegionCommonUpdateBandTimeOff>:

TimerTime_t RegionCommonUpdateBandTimeOff( bool joined, bool dutyCycle, Band_t* bands, uint8_t nbBands )
{
 804d756:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 804d75a:	4681      	mov	r9, r0
 804d75c:	460e      	mov	r6, r1
 804d75e:	4614      	mov	r4, r2
 804d760:	eb02 1803 	add.w	r8, r2, r3, lsl #4
    TimerTime_t nextTxDelay = TIMERTIME_T_MAX;
 804d764:	f04f 35ff 	mov.w	r5, #4294967295
            if( dutyCycle == true )
            {
                TimerTime_t elapsed = TimerGetElapsedTime( bands[i].LastTxDoneTime );
                if( bands[i].TimeOff <= elapsed )
                {
                    bands[i].TimeOff = 0;
 804d768:	2700      	movs	r7, #0
    for( uint8_t i = 0; i < nbBands; i++ )
 804d76a:	45a0      	cmp	r8, r4
 804d76c:	d105      	bne.n	804d77a <RegionCommonUpdateBandTimeOff+0x24>
                bands[i].TimeOff = 0;
            }
        }
    }

    return ( nextTxDelay == TIMERTIME_T_MAX ) ? 0 : nextTxDelay;
 804d76e:	1c6b      	adds	r3, r5, #1
}
 804d770:	bf14      	ite	ne
 804d772:	4628      	movne	r0, r5
 804d774:	2000      	moveq	r0, #0
 804d776:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
        if( joined == false )
 804d77a:	f1b9 0f00 	cmp.w	r9, #0
 804d77e:	d118      	bne.n	804d7b2 <RegionCommonUpdateBandTimeOff+0x5c>
            TimerTime_t elapsedJoin = TimerGetElapsedTime( bands[i].LastJoinTxDoneTime );
 804d780:	6860      	ldr	r0, [r4, #4]
 804d782:	f000 ff9b 	bl	804e6bc <TimerGetElapsedTime>
 804d786:	4682      	mov	sl, r0
            TimerTime_t elapsedTx = TimerGetElapsedTime( bands[i].LastTxDoneTime );
 804d788:	68a0      	ldr	r0, [r4, #8]
 804d78a:	f000 ff97 	bl	804e6bc <TimerGetElapsedTime>
            TimerTime_t txDoneTime =  MAX( elapsedJoin,
 804d78e:	2e00      	cmp	r6, #0
 804d790:	bf08      	it	eq
 804d792:	2000      	moveq	r0, #0
 804d794:	4550      	cmp	r0, sl
 804d796:	bf38      	it	cc
 804d798:	4650      	movcc	r0, sl
                if( bands[i].TimeOff <= elapsed )
 804d79a:	68e3      	ldr	r3, [r4, #12]
 804d79c:	4283      	cmp	r3, r0
                    bands[i].TimeOff = 0;
 804d79e:	bf98      	it	ls
 804d7a0:	60e7      	strls	r7, [r4, #12]
                if( bands[i].TimeOff != 0 )
 804d7a2:	68e3      	ldr	r3, [r4, #12]
 804d7a4:	b11b      	cbz	r3, 804d7ae <RegionCommonUpdateBandTimeOff+0x58>
                    nextTxDelay = MIN( bands[i].TimeOff - elapsed, nextTxDelay );
 804d7a6:	1a1b      	subs	r3, r3, r0
 804d7a8:	429d      	cmp	r5, r3
 804d7aa:	bf28      	it	cs
 804d7ac:	461d      	movcs	r5, r3
 804d7ae:	3410      	adds	r4, #16
 804d7b0:	e7db      	b.n	804d76a <RegionCommonUpdateBandTimeOff+0x14>
            if( dutyCycle == true )
 804d7b2:	b11e      	cbz	r6, 804d7bc <RegionCommonUpdateBandTimeOff+0x66>
                TimerTime_t elapsed = TimerGetElapsedTime( bands[i].LastTxDoneTime );
 804d7b4:	68a0      	ldr	r0, [r4, #8]
 804d7b6:	f000 ff81 	bl	804e6bc <TimerGetElapsedTime>
 804d7ba:	e7ee      	b.n	804d79a <RegionCommonUpdateBandTimeOff+0x44>
                bands[i].TimeOff = 0;
 804d7bc:	60e6      	str	r6, [r4, #12]
                nextTxDelay = 0;
 804d7be:	4635      	mov	r5, r6
 804d7c0:	e7f5      	b.n	804d7ae <RegionCommonUpdateBandTimeOff+0x58>

0804d7c2 <RegionCommonParseLinkAdrReq>:

uint8_t RegionCommonParseLinkAdrReq( uint8_t* payload, RegionCommonLinkAdrParams_t* linkAdrParams )
{
    uint8_t retIndex = 0;

    if( payload[0] == SRV_MAC_LINK_ADR_REQ )
 804d7c2:	7803      	ldrb	r3, [r0, #0]
 804d7c4:	2b03      	cmp	r3, #3
 804d7c6:	d114      	bne.n	804d7f2 <RegionCommonParseLinkAdrReq+0x30>
    {
        // Parse datarate and tx power
        linkAdrParams->Datarate = payload[1];
 804d7c8:	7843      	ldrb	r3, [r0, #1]
        linkAdrParams->TxPower = linkAdrParams->Datarate & 0x0F;
 804d7ca:	f003 020f 	and.w	r2, r3, #15
        linkAdrParams->Datarate = ( linkAdrParams->Datarate >> 4 ) & 0x0F;
 804d7ce:	091b      	lsrs	r3, r3, #4
        linkAdrParams->TxPower = linkAdrParams->Datarate & 0x0F;
 804d7d0:	708a      	strb	r2, [r1, #2]
        linkAdrParams->Datarate = ( linkAdrParams->Datarate >> 4 ) & 0x0F;
 804d7d2:	704b      	strb	r3, [r1, #1]
        // Parse ChMask
        linkAdrParams->ChMask = ( uint16_t )payload[2];
 804d7d4:	7883      	ldrb	r3, [r0, #2]
 804d7d6:	808b      	strh	r3, [r1, #4]
        linkAdrParams->ChMask |= ( uint16_t )payload[3] << 8;
 804d7d8:	78c2      	ldrb	r2, [r0, #3]
 804d7da:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 804d7de:	808b      	strh	r3, [r1, #4]
        // Parse ChMaskCtrl and nbRep
        linkAdrParams->NbRep = payload[4];
 804d7e0:	7903      	ldrb	r3, [r0, #4]
        linkAdrParams->ChMaskCtrl = ( linkAdrParams->NbRep >> 4 ) & 0x07;
 804d7e2:	f3c3 1202 	ubfx	r2, r3, #4, #3
        linkAdrParams->NbRep &= 0x0F;
 804d7e6:	f003 030f 	and.w	r3, r3, #15
        linkAdrParams->ChMaskCtrl = ( linkAdrParams->NbRep >> 4 ) & 0x07;
 804d7ea:	70ca      	strb	r2, [r1, #3]
        linkAdrParams->NbRep &= 0x0F;
 804d7ec:	700b      	strb	r3, [r1, #0]

        // LinkAdrReq has 4 bytes length + 1 byte CMD
        retIndex = 5;
 804d7ee:	2005      	movs	r0, #5
 804d7f0:	4770      	bx	lr
    uint8_t retIndex = 0;
 804d7f2:	2000      	movs	r0, #0
    }
    return retIndex;
}
 804d7f4:	4770      	bx	lr

0804d7f6 <RegionCommonLinkAdrReqVerifyParams>:

uint8_t RegionCommonLinkAdrReqVerifyParams( RegionCommonLinkAdrReqVerifyParams_t* verifyParams, int8_t* dr, int8_t* txPow, uint8_t* nbRep )
{
 804d7f6:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 804d7fa:	4699      	mov	r9, r3
    int8_t datarate = verifyParams->Datarate;
    int8_t txPower = verifyParams->TxPower;
    int8_t nbRepetitions = verifyParams->NbRep;

    // Handle the case when ADR is off.
    if( verifyParams->AdrEnabled == false )
 804d7fc:	7943      	ldrb	r3, [r0, #5]
    uint8_t status = verifyParams->Status;
 804d7fe:	7905      	ldrb	r5, [r0, #4]
    int8_t datarate = verifyParams->Datarate;
 804d800:	f990 8006 	ldrsb.w	r8, [r0, #6]
    int8_t txPower = verifyParams->TxPower;
 804d804:	f990 7007 	ldrsb.w	r7, [r0, #7]
    int8_t nbRepetitions = verifyParams->NbRep;
 804d808:	7a06      	ldrb	r6, [r0, #8]
{
 804d80a:	4604      	mov	r4, r0
 804d80c:	468b      	mov	fp, r1
 804d80e:	4692      	mov	sl, r2
    if( verifyParams->AdrEnabled == false )
 804d810:	b34b      	cbz	r3, 804d866 <RegionCommonLinkAdrReqVerifyParams+0x70>
    int8_t nbRepetitions = verifyParams->NbRep;
 804d812:	b276      	sxtb	r6, r6
        nbRepetitions = verifyParams->CurrentNbRep;
        datarate =  verifyParams->CurrentDatarate;
        txPower =  verifyParams->CurrentTxPower;
    }

    if( status != 0 )
 804d814:	b1ed      	cbz	r5, 804d852 <RegionCommonLinkAdrReqVerifyParams+0x5c>
    {
        // Verify datarate. The variable phyParam. Value contains the minimum allowed datarate.
        if( RegionCommonChanVerifyDr( verifyParams->NbChannels, verifyParams->ChannelsMask, datarate,
 804d816:	69a2      	ldr	r2, [r4, #24]
 804d818:	9201      	str	r2, [sp, #4]
 804d81a:	f994 2015 	ldrsb.w	r2, [r4, #21]
 804d81e:	9200      	str	r2, [sp, #0]
 804d820:	f994 3014 	ldrsb.w	r3, [r4, #20]
 804d824:	7b20      	ldrb	r0, [r4, #12]
 804d826:	6921      	ldr	r1, [r4, #16]
 804d828:	4642      	mov	r2, r8
 804d82a:	f7ff ff0d 	bl	804d648 <RegionCommonChanVerifyDr>
 804d82e:	b908      	cbnz	r0, 804d834 <RegionCommonLinkAdrReqVerifyParams+0x3e>
                                      verifyParams->MinDatarate, verifyParams->MaxDatarate, verifyParams->Channels  ) == false )
        {
            status &= 0xFD; // Datarate KO
 804d830:	f005 05fd 	and.w	r5, r5, #253	; 0xfd
        }

        // Verify tx power
        if( RegionCommonValueInRange( txPower, verifyParams->MaxTxPower, verifyParams->MinTxPower ) == 0 )
 804d834:	f994 301d 	ldrsb.w	r3, [r4, #29]
 804d838:	f994 201c 	ldrsb.w	r2, [r4, #28]
    if( ( value >= min ) && ( value <= max ) )
 804d83c:	42bb      	cmp	r3, r7
 804d83e:	dc19      	bgt.n	804d874 <RegionCommonLinkAdrReqVerifyParams+0x7e>
 804d840:	42ba      	cmp	r2, r7
 804d842:	da01      	bge.n	804d848 <RegionCommonLinkAdrReqVerifyParams+0x52>
            { // Apply maximum TX power. Accept TX power.
                txPower = verifyParams->MaxTxPower;
            }
            else
            {
                status &= 0xFB; // TxPower KO
 804d844:	f005 05fb 	and.w	r5, r5, #251	; 0xfb
            }
        }
    }

    // If the status is ok, verify the NbRep
    if( status == 0x07 )
 804d848:	2d07      	cmp	r5, #7
 804d84a:	d102      	bne.n	804d852 <RegionCommonLinkAdrReqVerifyParams+0x5c>
    {
        if( nbRepetitions == 0 )
        { // Restore the default value according to the LoRaWAN specification
            nbRepetitions = 1;
 804d84c:	2e00      	cmp	r6, #0
 804d84e:	bf08      	it	eq
 804d850:	2601      	moveq	r6, #1
    *dr = datarate;
    *txPow = txPower;
    *nbRep = nbRepetitions;

    return status;
}
 804d852:	4628      	mov	r0, r5
    *dr = datarate;
 804d854:	f88b 8000 	strb.w	r8, [fp]
    *txPow = txPower;
 804d858:	f88a 7000 	strb.w	r7, [sl]
    *nbRep = nbRepetitions;
 804d85c:	f889 6000 	strb.w	r6, [r9]
}
 804d860:	b003      	add	sp, #12
 804d862:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        nbRepetitions = verifyParams->CurrentNbRep;
 804d866:	f990 600b 	ldrsb.w	r6, [r0, #11]
        datarate =  verifyParams->CurrentDatarate;
 804d86a:	f990 8009 	ldrsb.w	r8, [r0, #9]
        txPower =  verifyParams->CurrentTxPower;
 804d86e:	f990 700a 	ldrsb.w	r7, [r0, #10]
 804d872:	e7cf      	b.n	804d814 <RegionCommonLinkAdrReqVerifyParams+0x1e>
    if( ( value >= min ) && ( value <= max ) )
 804d874:	461f      	mov	r7, r3
 804d876:	e7e7      	b.n	804d848 <RegionCommonLinkAdrReqVerifyParams+0x52>

0804d878 <RegionCommonComputeSymbolTimeLoRa>:

double RegionCommonComputeSymbolTimeLoRa( uint8_t phyDr, uint32_t bandwidth )
{
    return ( ( double )( 1 << phyDr ) / ( double )bandwidth ) * 1000;
 804d878:	2301      	movs	r3, #1
{
 804d87a:	b570      	push	{r4, r5, r6, lr}
    return ( ( double )( 1 << phyDr ) / ( double )bandwidth ) * 1000;
 804d87c:	fa03 f000 	lsl.w	r0, r3, r0
{
 804d880:	460e      	mov	r6, r1
    return ( ( double )( 1 << phyDr ) / ( double )bandwidth ) * 1000;
 804d882:	f7f2 ff7f 	bl	8040784 <__aeabi_i2d>
 804d886:	4604      	mov	r4, r0
 804d888:	4630      	mov	r0, r6
 804d88a:	460d      	mov	r5, r1
 804d88c:	f7f2 ff6a 	bl	8040764 <__aeabi_ui2d>
 804d890:	4602      	mov	r2, r0
 804d892:	460b      	mov	r3, r1
 804d894:	4620      	mov	r0, r4
 804d896:	4629      	mov	r1, r5
 804d898:	f7f3 f908 	bl	8040aac <__aeabi_ddiv>
 804d89c:	2200      	movs	r2, #0
 804d89e:	4b03      	ldr	r3, [pc, #12]	; (804d8ac <RegionCommonComputeSymbolTimeLoRa+0x34>)
 804d8a0:	f7f2 ffda 	bl	8040858 <__aeabi_dmul>
}
 804d8a4:	ec41 0b10 	vmov	d0, r0, r1
 804d8a8:	bd70      	pop	{r4, r5, r6, pc}
 804d8aa:	bf00      	nop
 804d8ac:	408f4000 	.word	0x408f4000

0804d8b0 <RegionCommonComputeRxWindowParameters>:
{
    return ( 8.0 / ( double )phyDr ); // 1 symbol equals 1 byte
}

void RegionCommonComputeRxWindowParameters( double tSymbol, uint8_t minRxSymbols, uint32_t rxError, uint32_t wakeUpTime, uint32_t* windowTimeout, int32_t* windowOffset )
{
 804d8b0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 804d8b4:	ec57 6b10 	vmov	r6, r7, d0
 804d8b8:	4604      	mov	r4, r0
    *windowTimeout = MAX( ( uint32_t )ceil( ( ( 2 * minRxSymbols - 8 ) * tSymbol + 2 * rxError ) / tSymbol ), minRxSymbols ); // Computed number of symbols
 804d8ba:	3804      	subs	r0, #4
 804d8bc:	0040      	lsls	r0, r0, #1
{
 804d8be:	4615      	mov	r5, r2
 804d8c0:	469a      	mov	sl, r3
 804d8c2:	468b      	mov	fp, r1
    *windowTimeout = MAX( ( uint32_t )ceil( ( ( 2 * minRxSymbols - 8 ) * tSymbol + 2 * rxError ) / tSymbol ), minRxSymbols ); // Computed number of symbols
 804d8c4:	f7f2 ff5e 	bl	8040784 <__aeabi_i2d>
 804d8c8:	4632      	mov	r2, r6
 804d8ca:	463b      	mov	r3, r7
 804d8cc:	f7f2 ffc4 	bl	8040858 <__aeabi_dmul>
 804d8d0:	4680      	mov	r8, r0
 804d8d2:	ea4f 004b 	mov.w	r0, fp, lsl #1
 804d8d6:	4689      	mov	r9, r1
 804d8d8:	f7f2 ff44 	bl	8040764 <__aeabi_ui2d>
 804d8dc:	4602      	mov	r2, r0
 804d8de:	460b      	mov	r3, r1
 804d8e0:	4640      	mov	r0, r8
 804d8e2:	4649      	mov	r1, r9
 804d8e4:	f7f2 fe02 	bl	80404ec <__adddf3>
 804d8e8:	4632      	mov	r2, r6
 804d8ea:	463b      	mov	r3, r7
 804d8ec:	f7f3 f8de 	bl	8040aac <__aeabi_ddiv>
 804d8f0:	ec41 0b10 	vmov	d0, r0, r1
 804d8f4:	f004 fdcc 	bl	8052490 <ceil>
 804d8f8:	ec51 0b10 	vmov	r0, r1, d0
 804d8fc:	f7f3 fa6e 	bl	8040ddc <__aeabi_d2uiz>
 804d900:	4284      	cmp	r4, r0
 804d902:	bf38      	it	cc
 804d904:	4604      	movcc	r4, r0
    *windowOffset = ( int32_t )ceil( ( 4.0 * tSymbol ) - ( ( *windowTimeout * tSymbol ) / 2.0 ) - wakeUpTime );
 804d906:	2200      	movs	r2, #0
 804d908:	4b18      	ldr	r3, [pc, #96]	; (804d96c <RegionCommonComputeRxWindowParameters+0xbc>)
    *windowTimeout = MAX( ( uint32_t )ceil( ( ( 2 * minRxSymbols - 8 ) * tSymbol + 2 * rxError ) / tSymbol ), minRxSymbols ); // Computed number of symbols
 804d90a:	f8ca 4000 	str.w	r4, [sl]
    *windowOffset = ( int32_t )ceil( ( 4.0 * tSymbol ) - ( ( *windowTimeout * tSymbol ) / 2.0 ) - wakeUpTime );
 804d90e:	4630      	mov	r0, r6
 804d910:	4639      	mov	r1, r7
 804d912:	f7f2 ffa1 	bl	8040858 <__aeabi_dmul>
 804d916:	4680      	mov	r8, r0
 804d918:	4620      	mov	r0, r4
 804d91a:	4689      	mov	r9, r1
 804d91c:	f7f2 ff22 	bl	8040764 <__aeabi_ui2d>
 804d920:	4632      	mov	r2, r6
 804d922:	463b      	mov	r3, r7
 804d924:	f7f2 ff98 	bl	8040858 <__aeabi_dmul>
 804d928:	2200      	movs	r2, #0
 804d92a:	4b11      	ldr	r3, [pc, #68]	; (804d970 <RegionCommonComputeRxWindowParameters+0xc0>)
 804d92c:	f7f2 ff94 	bl	8040858 <__aeabi_dmul>
 804d930:	4602      	mov	r2, r0
 804d932:	460b      	mov	r3, r1
 804d934:	4640      	mov	r0, r8
 804d936:	4649      	mov	r1, r9
 804d938:	f7f2 fdd6 	bl	80404e8 <__aeabi_dsub>
 804d93c:	4606      	mov	r6, r0
 804d93e:	4628      	mov	r0, r5
 804d940:	460f      	mov	r7, r1
 804d942:	f7f2 ff0f 	bl	8040764 <__aeabi_ui2d>
 804d946:	460b      	mov	r3, r1
 804d948:	4602      	mov	r2, r0
 804d94a:	4639      	mov	r1, r7
 804d94c:	4630      	mov	r0, r6
 804d94e:	f7f2 fdcb 	bl	80404e8 <__aeabi_dsub>
 804d952:	ec41 0b10 	vmov	d0, r0, r1
 804d956:	f004 fd9b 	bl	8052490 <ceil>
 804d95a:	ec51 0b10 	vmov	r0, r1, d0
 804d95e:	f7f3 fa15 	bl	8040d8c <__aeabi_d2iz>
 804d962:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 804d964:	6018      	str	r0, [r3, #0]
}
 804d966:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 804d96a:	bf00      	nop
 804d96c:	40100000 	.word	0x40100000
 804d970:	3fe00000 	.word	0x3fe00000

0804d974 <RegionCommonComputeTxPower>:

int8_t RegionCommonComputeTxPower( int8_t txPowerIndex, float maxEirp, float antennaGain )
{
    int8_t phyTxPower = 0;

    phyTxPower = ( int8_t )floor( ( maxEirp - ( txPowerIndex * 2U ) ) - antennaGain );
 804d974:	0040      	lsls	r0, r0, #1
 804d976:	ee07 0a90 	vmov	s15, r0
 804d97a:	eef8 7a67 	vcvt.f32.u32	s15, s15
{
 804d97e:	b508      	push	{r3, lr}
    phyTxPower = ( int8_t )floor( ( maxEirp - ( txPowerIndex * 2U ) ) - antennaGain );
 804d980:	ee30 0a67 	vsub.f32	s0, s0, s15
 804d984:	ee70 7a60 	vsub.f32	s15, s0, s1
 804d988:	ee17 0a90 	vmov	r0, s15
 804d98c:	f7f2 ff0c 	bl	80407a8 <__aeabi_f2d>
 804d990:	ec41 0b10 	vmov	d0, r0, r1
 804d994:	f004 fdfc 	bl	8052590 <floor>
 804d998:	ec51 0b10 	vmov	r0, r1, d0
 804d99c:	f7f3 f9f6 	bl	8040d8c <__aeabi_d2iz>

    return phyTxPower;
}
 804d9a0:	b240      	sxtb	r0, r0
 804d9a2:	bd08      	pop	{r3, pc}

0804d9a4 <RegionCommonCalcBackOff>:

void RegionCommonCalcBackOff( RegionCommonCalcBackOffParams_t* calcBackOffParams )
{
 804d9a4:	b570      	push	{r4, r5, r6, lr}
    uint8_t bandIdx = calcBackOffParams->Channels[calcBackOffParams->Channel].Band;
 804d9a6:	7ac3      	ldrb	r3, [r0, #11]
 804d9a8:	6802      	ldr	r2, [r0, #0]
 804d9aa:	7a86      	ldrb	r6, [r0, #10]
 804d9ac:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 804d9b0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    uint16_t dutyCycle = calcBackOffParams->Bands[bandIdx].DCycle;
 804d9b4:	6842      	ldr	r2, [r0, #4]
 804d9b6:	7a5b      	ldrb	r3, [r3, #9]
 804d9b8:	011b      	lsls	r3, r3, #4
 804d9ba:	18d5      	adds	r5, r2, r3
 804d9bc:	5ad1      	ldrh	r1, [r2, r3]
    uint16_t joinDutyCycle = 0;

    // Reset time-off to initial value.
    calcBackOffParams->Bands[bandIdx].TimeOff = 0;
 804d9be:	2300      	movs	r3, #0
 804d9c0:	60eb      	str	r3, [r5, #12]

    if( calcBackOffParams->Joined == false )
 804d9c2:	7a43      	ldrb	r3, [r0, #9]
{
 804d9c4:	4604      	mov	r4, r0
    if( calcBackOffParams->Joined == false )
 804d9c6:	b973      	cbnz	r3, 804d9e6 <RegionCommonCalcBackOff+0x42>
    {
        // Get the join duty cycle
        joinDutyCycle = RegionCommonGetJoinDc( calcBackOffParams->ElapsedTime );
 804d9c8:	68c0      	ldr	r0, [r0, #12]
 804d9ca:	f7ff fe2b 	bl	804d624 <RegionCommonGetJoinDc>
        // Apply the most restricting duty cycle
        dutyCycle = MAX( dutyCycle, joinDutyCycle );
        // Reset the timeoff if the last frame was not a join request and when the duty cycle is not enabled
        if( ( calcBackOffParams->DutyCycleEnabled == false ) && ( calcBackOffParams->LastTxIsJoinRequest == false ) )
 804d9ce:	b90e      	cbnz	r6, 804d9d4 <RegionCommonCalcBackOff+0x30>
 804d9d0:	7a23      	ldrb	r3, [r4, #8]
 804d9d2:	b153      	cbz	r3, 804d9ea <RegionCommonCalcBackOff+0x46>
        dutyCycle = MAX( dutyCycle, joinDutyCycle );
 804d9d4:	4281      	cmp	r1, r0
 804d9d6:	bf38      	it	cc
 804d9d8:	4601      	movcc	r1, r0
            calcBackOffParams->Bands[bandIdx].TimeOff = 0;
        }
        else
        {
            // Apply band time-off.
            calcBackOffParams->Bands[bandIdx].TimeOff = calcBackOffParams->TxTimeOnAir * dutyCycle - calcBackOffParams->TxTimeOnAir;
 804d9da:	b289      	uxth	r1, r1
    }
    else
    {
        if( calcBackOffParams->DutyCycleEnabled == true )
        {
            calcBackOffParams->Bands[bandIdx].TimeOff = calcBackOffParams->TxTimeOnAir * dutyCycle - calcBackOffParams->TxTimeOnAir;
 804d9dc:	6923      	ldr	r3, [r4, #16]
 804d9de:	3901      	subs	r1, #1
 804d9e0:	4359      	muls	r1, r3
 804d9e2:	60e9      	str	r1, [r5, #12]
        else
        {
            calcBackOffParams->Bands[bandIdx].TimeOff = 0;
        }
    }
}
 804d9e4:	e001      	b.n	804d9ea <RegionCommonCalcBackOff+0x46>
        if( calcBackOffParams->DutyCycleEnabled == true )
 804d9e6:	2e00      	cmp	r6, #0
 804d9e8:	d1f8      	bne.n	804d9dc <RegionCommonCalcBackOff+0x38>
}
 804d9ea:	bd70      	pop	{r4, r5, r6, pc}

0804d9ec <certif_tx>:
  certifParam.DemodMargin = mlmeConfirm->DemodMargin;
  certifParam.NbGateways = mlmeConfirm->NbGateways;
}

static bool certif_tx( void )
{
 804d9ec:	b510      	push	{r4, lr}
  McpsReq_t mcpsReq;
  LoRaMacTxInfo_t txInfo;
  
  if( certifParam.LinkCheck == true )
 804d9ee:	4c2a      	ldr	r4, [pc, #168]	; (804da98 <certif_tx+0xac>)
 804d9f0:	f894 30f8 	ldrb.w	r3, [r4, #248]	; 0xf8
{
 804d9f4:	b086      	sub	sp, #24
  if( certifParam.LinkCheck == true )
 804d9f6:	b17b      	cbz	r3, 804da18 <certif_tx+0x2c>
  {
    certifParam.LinkCheck = false;
 804d9f8:	2300      	movs	r3, #0
 804d9fa:	f884 30f8 	strb.w	r3, [r4, #248]	; 0xf8
    certifParam.DataBufferSize = 3;
 804d9fe:	2303      	movs	r3, #3
 804da00:	70e3      	strb	r3, [r4, #3]
    certifParam.DataBuffer[0] = 5;
 804da02:	2305      	movs	r3, #5
 804da04:	7123      	strb	r3, [r4, #4]
    certifParam.DataBuffer[1] = certifParam.DemodMargin;
 804da06:	f894 30f9 	ldrb.w	r3, [r4, #249]	; 0xf9
 804da0a:	7163      	strb	r3, [r4, #5]
    certifParam.DataBuffer[2] = certifParam.NbGateways;
 804da0c:	f894 30fa 	ldrb.w	r3, [r4, #250]	; 0xfa
 804da10:	71a3      	strb	r3, [r4, #6]
  else
  {
    switch( certifParam.State )
    {
    case 4:
      certifParam.State = 1;
 804da12:	2301      	movs	r3, #1
 804da14:	7063      	strb	r3, [r4, #1]
      break;
 804da16:	e004      	b.n	804da22 <certif_tx+0x36>
    switch( certifParam.State )
 804da18:	7863      	ldrb	r3, [r4, #1]
 804da1a:	2b01      	cmp	r3, #1
 804da1c:	d019      	beq.n	804da52 <certif_tx+0x66>
 804da1e:	2b04      	cmp	r3, #4
 804da20:	d0f7      	beq.n	804da12 <certif_tx+0x26>
      certifParam.DataBuffer[1] = certifParam.DownLinkCounter;
      break;
    }
  }
    
  if( LoRaMacQueryTxPossible( certifParam.DataBufferSize, &txInfo ) != LORAMAC_STATUS_OK )
 804da22:	a901      	add	r1, sp, #4
 804da24:	78e0      	ldrb	r0, [r4, #3]
 804da26:	f7fd fae1 	bl	804afec <LoRaMacQueryTxPossible>
 804da2a:	b1d0      	cbz	r0, 804da62 <certif_tx+0x76>
  {
      // Send empty frame in order to flush MAC commands
      mcpsReq.Type = MCPS_UNCONFIRMED;
 804da2c:	2300      	movs	r3, #0
 804da2e:	f88d 3008 	strb.w	r3, [sp, #8]
      mcpsReq.Req.Unconfirmed.fBuffer = NULL;
 804da32:	9304      	str	r3, [sp, #16]
      mcpsReq.Req.Unconfirmed.fBufferSize = 0;
 804da34:	f8ad 3014 	strh.w	r3, [sp, #20]
      {
          mcpsReq.Type = MCPS_UNCONFIRMED;
          mcpsReq.Req.Unconfirmed.fPort = CERTIF_PORT;
          mcpsReq.Req.Unconfirmed.fBufferSize = certifParam.DataBufferSize;
          mcpsReq.Req.Unconfirmed.fBuffer = &(certifParam.DataBuffer);
          mcpsReq.Req.Unconfirmed.Datarate = DR_0;
 804da38:	f88d 3016 	strb.w	r3, [sp, #22]
          mcpsReq.Req.Confirmed.Datarate = DR_0;
      }
  }

  /*cerification test on-going*/
  TimerStart( &CertifTxNextPacketTimer );
 804da3c:	4817      	ldr	r0, [pc, #92]	; (804da9c <certif_tx+0xb0>)
 804da3e:	f000 fd8b 	bl	804e558 <TimerStart>
	
  if( LoRaMacMcpsRequest( &mcpsReq ) == LORAMAC_STATUS_OK )
 804da42:	a802      	add	r0, sp, #8
 804da44:	f7fd ff4a 	bl	804b8dc <LoRaMacMcpsRequest>
  {
      return false;
  }
    return true;
}
 804da48:	3000      	adds	r0, #0
 804da4a:	bf18      	it	ne
 804da4c:	2001      	movne	r0, #1
 804da4e:	b006      	add	sp, #24
 804da50:	bd10      	pop	{r4, pc}
      certifParam.DataBufferSize = 2;
 804da52:	2302      	movs	r3, #2
 804da54:	70e3      	strb	r3, [r4, #3]
      certifParam.DataBuffer[0] = certifParam.DownLinkCounter >> 8;
 804da56:	f8b4 30f6 	ldrh.w	r3, [r4, #246]	; 0xf6
      certifParam.DataBuffer[1] = certifParam.DownLinkCounter;
 804da5a:	7163      	strb	r3, [r4, #5]
      certifParam.DataBuffer[0] = certifParam.DownLinkCounter >> 8;
 804da5c:	0a1a      	lsrs	r2, r3, #8
 804da5e:	7122      	strb	r2, [r4, #4]
      break;
 804da60:	e7df      	b.n	804da22 <certif_tx+0x36>
      if( IsTxConfirmed == LORAWAN_UNCONFIRMED_MSG )
 804da62:	f894 30fc 	ldrb.w	r3, [r4, #252]	; 0xfc
 804da66:	78e1      	ldrb	r1, [r4, #3]
 804da68:	4a0d      	ldr	r2, [pc, #52]	; (804daa0 <certif_tx+0xb4>)
 804da6a:	20e0      	movs	r0, #224	; 0xe0
 804da6c:	b93b      	cbnz	r3, 804da7e <certif_tx+0x92>
          mcpsReq.Type = MCPS_UNCONFIRMED;
 804da6e:	f88d 3008 	strb.w	r3, [sp, #8]
          mcpsReq.Req.Unconfirmed.fPort = CERTIF_PORT;
 804da72:	f88d 000c 	strb.w	r0, [sp, #12]
          mcpsReq.Req.Unconfirmed.fBufferSize = certifParam.DataBufferSize;
 804da76:	f8ad 1014 	strh.w	r1, [sp, #20]
          mcpsReq.Req.Unconfirmed.fBuffer = &(certifParam.DataBuffer);
 804da7a:	9204      	str	r2, [sp, #16]
 804da7c:	e7dc      	b.n	804da38 <certif_tx+0x4c>
          mcpsReq.Type = MCPS_CONFIRMED;
 804da7e:	2301      	movs	r3, #1
 804da80:	f88d 3008 	strb.w	r3, [sp, #8]
          mcpsReq.Req.Confirmed.Datarate = DR_0;
 804da84:	f44f 6300 	mov.w	r3, #2048	; 0x800
          mcpsReq.Req.Confirmed.fPort = CERTIF_PORT;
 804da88:	f88d 000c 	strb.w	r0, [sp, #12]
          mcpsReq.Req.Confirmed.fBufferSize = certifParam.DataBufferSize;
 804da8c:	f8ad 1014 	strh.w	r1, [sp, #20]
          mcpsReq.Req.Confirmed.fBuffer = &(certifParam.DataBuffer);
 804da90:	9204      	str	r2, [sp, #16]
          mcpsReq.Req.Confirmed.Datarate = DR_0;
 804da92:	f8ad 3016 	strh.w	r3, [sp, #22]
 804da96:	e7d1      	b.n	804da3c <certif_tx+0x50>
 804da98:	20003508 	.word	0x20003508
 804da9c:	20003608 	.word	0x20003608
 804daa0:	2000350c 	.word	0x2000350c

0804daa4 <OnCertifTxNextPacketTimerEvent>:
/*!
 * \brief Function executed on TxNextPacket Timeout event
 */
static void OnCertifTxNextPacketTimerEvent( void* context )
{
    certif_tx( );
 804daa4:	f7ff bfa2 	b.w	804d9ec <certif_tx>

0804daa8 <certif_running>:
}
 804daa8:	4b01      	ldr	r3, [pc, #4]	; (804dab0 <certif_running+0x8>)
 804daaa:	7818      	ldrb	r0, [r3, #0]
 804daac:	4770      	bx	lr
 804daae:	bf00      	nop
 804dab0:	20003508 	.word	0x20003508

0804dab4 <certif_DownLinkIncrement>:
    certifParam.DownLinkCounter++;
 804dab4:	4a03      	ldr	r2, [pc, #12]	; (804dac4 <certif_DownLinkIncrement+0x10>)
 804dab6:	f8b2 30f6 	ldrh.w	r3, [r2, #246]	; 0xf6
 804daba:	3301      	adds	r3, #1
 804dabc:	f8a2 30f6 	strh.w	r3, [r2, #246]	; 0xf6
}
 804dac0:	4770      	bx	lr
 804dac2:	bf00      	nop
 804dac4:	20003508 	.word	0x20003508

0804dac8 <certif_linkCheck>:
  certifParam.LinkCheck = true;
 804dac8:	4b05      	ldr	r3, [pc, #20]	; (804dae0 <certif_linkCheck+0x18>)
 804daca:	2201      	movs	r2, #1
 804dacc:	f883 20f8 	strb.w	r2, [r3, #248]	; 0xf8
  certifParam.DemodMargin = mlmeConfirm->DemodMargin;
 804dad0:	7a02      	ldrb	r2, [r0, #8]
 804dad2:	f883 20f9 	strb.w	r2, [r3, #249]	; 0xf9
  certifParam.NbGateways = mlmeConfirm->NbGateways;
 804dad6:	7a42      	ldrb	r2, [r0, #9]
 804dad8:	f883 20fa 	strb.w	r2, [r3, #250]	; 0xfa
}
 804dadc:	4770      	bx	lr
 804dade:	bf00      	nop
 804dae0:	20003508 	.word	0x20003508

0804dae4 <certif_rx>:
{
 804dae4:	b5f0      	push	{r4, r5, r6, r7, lr}
  if( certifParam.Running == false )
 804dae6:	4c63      	ldr	r4, [pc, #396]	; (804dc74 <certif_rx+0x190>)
 804dae8:	7823      	ldrb	r3, [r4, #0]
{
 804daea:	b08d      	sub	sp, #52	; 0x34
 804daec:	460e      	mov	r6, r1
  if( certifParam.Running == false )
 804daee:	2b00      	cmp	r3, #0
 804daf0:	d142      	bne.n	804db78 <certif_rx+0x94>
      if( ( mcpsIndication->BufferSize == 4 ) &&
 804daf2:	7b07      	ldrb	r7, [r0, #12]
 804daf4:	2f04      	cmp	r7, #4
 804daf6:	d13a      	bne.n	804db6e <certif_rx+0x8a>
          ( mcpsIndication->Buffer[0] == 0x01 ) &&
 804daf8:	6882      	ldr	r2, [r0, #8]
      if( ( mcpsIndication->BufferSize == 4 ) &&
 804dafa:	7811      	ldrb	r1, [r2, #0]
 804dafc:	2901      	cmp	r1, #1
 804dafe:	d136      	bne.n	804db6e <certif_rx+0x8a>
          ( mcpsIndication->Buffer[0] == 0x01 ) &&
 804db00:	7851      	ldrb	r1, [r2, #1]
 804db02:	2901      	cmp	r1, #1
 804db04:	d133      	bne.n	804db6e <certif_rx+0x8a>
          ( mcpsIndication->Buffer[1] == 0x01 ) &&
 804db06:	7891      	ldrb	r1, [r2, #2]
 804db08:	2901      	cmp	r1, #1
 804db0a:	d130      	bne.n	804db6e <certif_rx+0x8a>
          ( mcpsIndication->Buffer[2] == 0x01 ) &&
 804db0c:	78d6      	ldrb	r6, [r2, #3]
 804db0e:	2e01      	cmp	r6, #1
 804db10:	d12d      	bne.n	804db6e <certif_rx+0x8a>
          mibReq.Type = MIB_ADR;
 804db12:	ad0c      	add	r5, sp, #48	; 0x30
          certifParam.DataBufferSize = 2;
 804db14:	2202      	movs	r2, #2
          mibReq.Type = MIB_ADR;
 804db16:	f805 7d20 	strb.w	r7, [r5, #-32]!
          LoRaMacMibGetRequestConfirm( &mibReq );
 804db1a:	4628      	mov	r0, r5
          certifParam.DataBufferSize = 2;
 804db1c:	70e2      	strb	r2, [r4, #3]
          IsTxConfirmed = LORAWAN_UNCONFIRMED_MSG;
 804db1e:	f884 30fc 	strb.w	r3, [r4, #252]	; 0xfc
          certifParam.DownLinkCounter = 0;
 804db22:	f8a4 30f6 	strh.w	r3, [r4, #246]	; 0xf6
          certifParam.LinkCheck = false;
 804db26:	f884 30f8 	strb.w	r3, [r4, #248]	; 0xf8
          certifParam.DemodMargin = 0;
 804db2a:	f884 30f9 	strb.w	r3, [r4, #249]	; 0xf9
          certifParam.NbGateways = 0;
 804db2e:	f884 30fa 	strb.w	r3, [r4, #250]	; 0xfa
          certifParam.Running = true;
 804db32:	7026      	strb	r6, [r4, #0]
          certifParam.State = 1;
 804db34:	7066      	strb	r6, [r4, #1]
          LoRaMacMibGetRequestConfirm( &mibReq );
 804db36:	f7fd fab9 	bl	804b0ac <LoRaMacMibGetRequestConfirm>
          AdrEnableInit=mibReq.Param.AdrEnable;
 804db3a:	f89d 3014 	ldrb.w	r3, [sp, #20]
 804db3e:	f884 3118 	strb.w	r3, [r4, #280]	; 0x118
          LoRaMacMibSetRequestConfirm( &mibReq );
 804db42:	4628      	mov	r0, r5
          mibReq.Type = MIB_ADR;
 804db44:	f88d 7010 	strb.w	r7, [sp, #16]
          mibReq.Param.AdrEnable = true;
 804db48:	f88d 6014 	strb.w	r6, [sp, #20]
          LoRaMacMibSetRequestConfirm( &mibReq );
 804db4c:	f7fd fb8a 	bl	804b264 <LoRaMacMibSetRequestConfirm>
        TimerInit( &CertifTxNextPacketTimer, OnCertifTxNextPacketTimerEvent );
 804db50:	4949      	ldr	r1, [pc, #292]	; (804dc78 <certif_rx+0x194>)
 804db52:	f504 7080 	add.w	r0, r4, #256	; 0x100
 804db56:	f000 fcf5 	bl	804e544 <TimerInit>
        TimerSetValue( &CertifTxNextPacketTimer,  TEST_TX_DUTYCYCLE); 
 804db5a:	f241 3188 	movw	r1, #5000	; 0x1388
 804db5e:	f504 7080 	add.w	r0, r4, #256	; 0x100
 804db62:	f000 fd93 	bl	804e68c <TimerSetValue>
        certif_tx( );
 804db66:	f7ff ff41 	bl	804d9ec <certif_tx>
    if ( certifParam.Running == false )
 804db6a:	7823      	ldrb	r3, [r4, #0]
 804db6c:	b913      	cbnz	r3, 804db74 <certif_rx+0x90>
      TimerStop( &CertifTxNextPacketTimer );
 804db6e:	4843      	ldr	r0, [pc, #268]	; (804dc7c <certif_rx+0x198>)
 804db70:	f000 fd64 	bl	804e63c <TimerStop>
}
 804db74:	b00d      	add	sp, #52	; 0x34
 804db76:	bdf0      	pop	{r4, r5, r6, r7, pc}
      certifParam.State = mcpsIndication->Buffer[0];
 804db78:	6883      	ldr	r3, [r0, #8]
 804db7a:	781a      	ldrb	r2, [r3, #0]
 804db7c:	7062      	strb	r2, [r4, #1]
      switch( certifParam.State )
 804db7e:	2a08      	cmp	r2, #8
 804db80:	d8f3      	bhi.n	804db6a <certif_rx+0x86>
 804db82:	e8df f002 	tbb	[pc, r2]
 804db86:	1405      	.short	0x1405
 804db88:	2f211c17 	.word	0x2f211c17
 804db8c:	4b34      	.short	0x4b34
 804db8e:	74          	.byte	0x74
 804db8f:	00          	.byte	0x00
          certifParam.DownLinkCounter = 0;
 804db90:	2300      	movs	r3, #0
 804db92:	f8a4 30f6 	strh.w	r3, [r4, #246]	; 0xf6
          certifParam.Running = false;
 804db96:	7023      	strb	r3, [r4, #0]
          mibReq.Type = MIB_ADR;
 804db98:	2304      	movs	r3, #4
 804db9a:	f88d 3010 	strb.w	r3, [sp, #16]
          LoRaMacMibSetRequestConfirm( &mibReq );
 804db9e:	a804      	add	r0, sp, #16
          mibReq.Param.AdrEnable = AdrEnableInit;
 804dba0:	f894 3118 	ldrb.w	r3, [r4, #280]	; 0x118
 804dba4:	f88d 3014 	strb.w	r3, [sp, #20]
          LoRaMacMibSetRequestConfirm( &mibReq );
 804dba8:	f7fd fb5c 	bl	804b264 <LoRaMacMibSetRequestConfirm>
 804dbac:	e7dd      	b.n	804db6a <certif_rx+0x86>
          certifParam.DataBufferSize = 2;
 804dbae:	2302      	movs	r3, #2
 804dbb0:	70e3      	strb	r3, [r4, #3]
          break;
 804dbb2:	e7da      	b.n	804db6a <certif_rx+0x86>
          IsTxConfirmed = LORAWAN_CONFIRMED_MSG;
 804dbb4:	2301      	movs	r3, #1
 804dbb6:	f884 30fc 	strb.w	r3, [r4, #252]	; 0xfc
          certifParam.State = 1;
 804dbba:	7063      	strb	r3, [r4, #1]
          break;
 804dbbc:	e7d5      	b.n	804db6a <certif_rx+0x86>
          IsTxConfirmed = LORAWAN_UNCONFIRMED_MSG;
 804dbbe:	2300      	movs	r3, #0
 804dbc0:	f884 30fc 	strb.w	r3, [r4, #252]	; 0xfc
          certifParam.State = 1;
 804dbc4:	2301      	movs	r3, #1
 804dbc6:	e7f8      	b.n	804dbba <certif_rx+0xd6>
          certifParam.DataBufferSize = mcpsIndication->BufferSize;
 804dbc8:	7b05      	ldrb	r5, [r0, #12]
 804dbca:	70e5      	strb	r5, [r4, #3]
          certifParam.DataBuffer[0] = 4;
 804dbcc:	2204      	movs	r2, #4
 804dbce:	7122      	strb	r2, [r4, #4]
          for( uint8_t i = 1; i < certifParam.DataBufferSize; i++ )
 804dbd0:	2200      	movs	r2, #0
 804dbd2:	3201      	adds	r2, #1
 804dbd4:	b2d1      	uxtb	r1, r2
 804dbd6:	428d      	cmp	r5, r1
 804dbd8:	d9c7      	bls.n	804db6a <certif_rx+0x86>
              certifParam.DataBuffer[i] = mcpsIndication->Buffer[i] + 1;
 804dbda:	5c98      	ldrb	r0, [r3, r2]
 804dbdc:	18a1      	adds	r1, r4, r2
 804dbde:	3001      	adds	r0, #1
 804dbe0:	7108      	strb	r0, [r1, #4]
 804dbe2:	e7f6      	b.n	804dbd2 <certif_rx+0xee>
          mlmeReq.Type = MLME_LINK_CHECK;
 804dbe4:	a80c      	add	r0, sp, #48	; 0x30
 804dbe6:	2303      	movs	r3, #3
          mlmeReq.Type = MLME_DEVICE_TIME;
 804dbe8:	f800 3d20 	strb.w	r3, [r0, #-32]!
 804dbec:	e013      	b.n	804dc16 <certif_rx+0x132>
            mibReq.Type = MIB_ADR;
 804dbee:	2304      	movs	r3, #4
            certifParam.DownLinkCounter = 0;
 804dbf0:	2500      	movs	r5, #0
            mibReq.Type = MIB_ADR;
 804dbf2:	f88d 3010 	strb.w	r3, [sp, #16]
            LoRaMacMibSetRequestConfirm( &mibReq );
 804dbf6:	a804      	add	r0, sp, #16
            mibReq.Param.AdrEnable = AdrEnableInit;
 804dbf8:	f894 3118 	ldrb.w	r3, [r4, #280]	; 0x118
 804dbfc:	f88d 3014 	strb.w	r3, [sp, #20]
            certifParam.DownLinkCounter = 0;
 804dc00:	f8a4 50f6 	strh.w	r5, [r4, #246]	; 0xf6
            certifParam.Running = false;
 804dc04:	7025      	strb	r5, [r4, #0]
            LoRaMacMibSetRequestConfirm( &mibReq );
 804dc06:	f7fd fb2d 	bl	804b264 <LoRaMacMibSetRequestConfirm>
            mlmeReq.Req.Join = *JoinParameters;
 804dc0a:	7833      	ldrb	r3, [r6, #0]
            mlmeReq.Type = MLME_JOIN;
 804dc0c:	f88d 5000 	strb.w	r5, [sp]
            mlmeReq.Req.Join = *JoinParameters;
 804dc10:	f88d 3004 	strb.w	r3, [sp, #4]
            LoRaMacMlmeRequest( &mlmeReq );
 804dc14:	4668      	mov	r0, sp
          LoRaMacMlmeRequest( &mlmeReq );
 804dc16:	f7fd fd7b 	bl	804b710 <LoRaMacMlmeRequest>
 804dc1a:	e7a6      	b.n	804db6a <certif_rx+0x86>
          if( mcpsIndication->BufferSize == 3 )
 804dc1c:	7b02      	ldrb	r2, [r0, #12]
 804dc1e:	2a03      	cmp	r2, #3
 804dc20:	d10c      	bne.n	804dc3c <certif_rx+0x158>
              mlmeReq.Type = MLME_TXCW;
 804dc22:	2204      	movs	r2, #4
 804dc24:	f88d 2010 	strb.w	r2, [sp, #16]
              mlmeReq.Req.TxCw.Timeout = ( uint16_t )( ( mcpsIndication->Buffer[1] << 8 ) | mcpsIndication->Buffer[2] );
 804dc28:	785a      	ldrb	r2, [r3, #1]
 804dc2a:	789b      	ldrb	r3, [r3, #2]
 804dc2c:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 804dc30:	f8ad 3014 	strh.w	r3, [sp, #20]
              LoRaMacMlmeRequest( &mlmeReq );
 804dc34:	a804      	add	r0, sp, #16
 804dc36:	f7fd fd6b 	bl	804b710 <LoRaMacMlmeRequest>
 804dc3a:	e7c3      	b.n	804dbc4 <certif_rx+0xe0>
          else if( mcpsIndication->BufferSize == 7 )
 804dc3c:	2a07      	cmp	r2, #7
 804dc3e:	d1c1      	bne.n	804dbc4 <certif_rx+0xe0>
              mlmeReq.Type = MLME_TXCW_1;
 804dc40:	2205      	movs	r2, #5
 804dc42:	f88d 2010 	strb.w	r2, [sp, #16]
              mlmeReq.Req.TxCw.Timeout = ( uint16_t )( ( mcpsIndication->Buffer[1] << 8 ) | mcpsIndication->Buffer[2] );
 804dc46:	7859      	ldrb	r1, [r3, #1]
 804dc48:	789a      	ldrb	r2, [r3, #2]
 804dc4a:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 804dc4e:	f8ad 2014 	strh.w	r2, [sp, #20]
              mlmeReq.Req.TxCw.Frequency = ( uint32_t )( ( mcpsIndication->Buffer[3] << 16 ) | ( mcpsIndication->Buffer[4] << 8 ) | mcpsIndication->Buffer[5] ) * 100;
 804dc52:	791a      	ldrb	r2, [r3, #4]
 804dc54:	78d9      	ldrb	r1, [r3, #3]
 804dc56:	0212      	lsls	r2, r2, #8
 804dc58:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 804dc5c:	7959      	ldrb	r1, [r3, #5]
 804dc5e:	430a      	orrs	r2, r1
 804dc60:	2164      	movs	r1, #100	; 0x64
 804dc62:	434a      	muls	r2, r1
 804dc64:	9206      	str	r2, [sp, #24]
              mlmeReq.Req.TxCw.Power = mcpsIndication->Buffer[6];
 804dc66:	799b      	ldrb	r3, [r3, #6]
 804dc68:	f88d 301c 	strb.w	r3, [sp, #28]
 804dc6c:	e7e2      	b.n	804dc34 <certif_rx+0x150>
          mlmeReq.Type = MLME_DEVICE_TIME;
 804dc6e:	a80c      	add	r0, sp, #48	; 0x30
 804dc70:	2309      	movs	r3, #9
 804dc72:	e7b9      	b.n	804dbe8 <certif_rx+0x104>
 804dc74:	20003508 	.word	0x20003508
 804dc78:	0804daa5 	.word	0x0804daa5
 804dc7c:	20003608 	.word	0x20003608

0804dc80 <MlmeIndication>:
    MibRequestConfirm_t mibReq;
#endif /* LORAMAC_CLASSB_ENABLED */

    TVL2( PRINTNOW(); PRINTF("APP> MLMEInd STATUS: %s\r\n", EventInfoStatusStrings[MlmeIndication->Status] );    )

    switch( MlmeIndication->MlmeIndication )
 804dc80:	7803      	ldrb	r3, [r0, #0]
 804dc82:	2b06      	cmp	r3, #6
 804dc84:	d103      	bne.n	804dc8e <MlmeIndication+0xe>
    {
        case MLME_SCHEDULE_UPLINK:
        {
            // The MAC signals that we shall provide an uplink as soon as possible
            LoRaMainCallbacks->LORA_TxNeeded( );			
 804dc86:	4b02      	ldr	r3, [pc, #8]	; (804dc90 <MlmeIndication+0x10>)
 804dc88:	681b      	ldr	r3, [r3, #0]
 804dc8a:	69db      	ldr	r3, [r3, #28]
 804dc8c:	4718      	bx	r3
        }
#endif /* LORAMAC_CLASSB_ENABLED */
        default:
            break;
    }
}
 804dc8e:	4770      	bx	lr
 804dc90:	20003624 	.word	0x20003624

0804dc94 <McpsIndication>:
{
 804dc94:	b570      	push	{r4, r5, r6, lr}
    if( mcpsIndication->Status != LORAMAC_EVENT_INFO_STATUS_OK )
 804dc96:	7843      	ldrb	r3, [r0, #1]
{
 804dc98:	b08e      	sub	sp, #56	; 0x38
 804dc9a:	4604      	mov	r4, r0
    if( mcpsIndication->Status != LORAMAC_EVENT_INFO_STATUS_OK )
 804dc9c:	2b00      	cmp	r3, #0
 804dc9e:	d136      	bne.n	804dd0e <McpsIndication+0x7a>
    if( mcpsIndication->FramePending == true )
 804dca0:	7943      	ldrb	r3, [r0, #5]
 804dca2:	2b01      	cmp	r3, #1
 804dca4:	d103      	bne.n	804dcae <McpsIndication+0x1a>
        LoRaMainCallbacks->LORA_TxNeeded( );
 804dca6:	4b22      	ldr	r3, [pc, #136]	; (804dd30 <McpsIndication+0x9c>)
 804dca8:	681b      	ldr	r3, [r3, #0]
 804dcaa:	69db      	ldr	r3, [r3, #28]
 804dcac:	4798      	blx	r3
    if (certif_running() == true )
 804dcae:	f7ff fefb 	bl	804daa8 <certif_running>
 804dcb2:	b108      	cbz	r0, 804dcb8 <McpsIndication+0x24>
      certif_DownLinkIncrement( );
 804dcb4:	f7ff fefe 	bl	804dab4 <certif_DownLinkIncrement>
    if( mcpsIndication->RxData == true )
 804dcb8:	7b63      	ldrb	r3, [r4, #13]
 804dcba:	b133      	cbz	r3, 804dcca <McpsIndication+0x36>
      switch( mcpsIndication->Port )
 804dcbc:	78e3      	ldrb	r3, [r4, #3]
 804dcbe:	2be0      	cmp	r3, #224	; 0xe0
 804dcc0:	d127      	bne.n	804dd12 <McpsIndication+0x7e>
          certif_rx( mcpsIndication, &JoinParameters );
 804dcc2:	491c      	ldr	r1, [pc, #112]	; (804dd34 <McpsIndication+0xa0>)
 804dcc4:	4620      	mov	r0, r4
 804dcc6:	f7ff ff0d 	bl	804dae4 <certif_rx>
} 


static void TraceDownLinkFrame(McpsIndication_t *mcpsIndication)
{
    const char *slotStrings[] = { "1", "2", "C", "Ping-Slot", "Multicast Ping-Slot" };
 804dcca:	4e1b      	ldr	r6, [pc, #108]	; (804dd38 <McpsIndication+0xa4>)
 804dccc:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 804dcce:	ad09      	add	r5, sp, #36	; 0x24
 804dcd0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 804dcd2:	6833      	ldr	r3, [r6, #0]
 804dcd4:	602b      	str	r3, [r5, #0]
                             slotStrings[mcpsIndication->RxSlot], \
                             mcpsIndication->Port, \
                             mcpsIndication->BufferSize, \
                             mcpsIndication->Rssi, \
                             mcpsIndication->Snr );)
	PRINTNOW();
 804dcd6:	a807      	add	r0, sp, #28
 804dcd8:	f000 fbff 	bl	804e4da <SysTimeGetMcuTime>
 804dcdc:	f9bd 2020 	ldrsh.w	r2, [sp, #32]
 804dce0:	9907      	ldr	r1, [sp, #28]
 804dce2:	4816      	ldr	r0, [pc, #88]	; (804dd3c <McpsIndication+0xa8>)
 804dce4:	f000 fd34 	bl	804e750 <TraceSend>
    PRINTF("#= D/L FRAME %lu =# RxWin %s, Port %d, data size %d, rssi %d, snr %d\r\n\r\n", \
 804dce8:	7c62      	ldrb	r2, [r4, #17]
 804dcea:	78e3      	ldrb	r3, [r4, #3]
 804dcec:	4814      	ldr	r0, [pc, #80]	; (804dd40 <McpsIndication+0xac>)
 804dcee:	a90e      	add	r1, sp, #56	; 0x38
 804dcf0:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 804dcf4:	f994 1010 	ldrsb.w	r1, [r4, #16]
 804dcf8:	9102      	str	r1, [sp, #8]
 804dcfa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 804dcfe:	9101      	str	r1, [sp, #4]
 804dd00:	7b21      	ldrb	r1, [r4, #12]
 804dd02:	9100      	str	r1, [sp, #0]
 804dd04:	f852 2c14 	ldr.w	r2, [r2, #-20]
 804dd08:	6961      	ldr	r1, [r4, #20]
 804dd0a:	f000 fd21 	bl	804e750 <TraceSend>
}
 804dd0e:	b00e      	add	sp, #56	; 0x38
 804dd10:	bd70      	pop	{r4, r5, r6, pc}
          AppData.Port = mcpsIndication->Port;
 804dd12:	f88d 3019 	strb.w	r3, [sp, #25]
          AppData.Buff = mcpsIndication->Buffer;
 804dd16:	a80e      	add	r0, sp, #56	; 0x38
          AppData.BuffSize = mcpsIndication->BufferSize;
 804dd18:	7b23      	ldrb	r3, [r4, #12]
 804dd1a:	f88d 3018 	strb.w	r3, [sp, #24]
          AppData.Buff = mcpsIndication->Buffer;
 804dd1e:	68a3      	ldr	r3, [r4, #8]
 804dd20:	f840 3d24 	str.w	r3, [r0, #-36]!
          LoRaMainCallbacks->LORA_RxData( &AppData );
 804dd24:	4b02      	ldr	r3, [pc, #8]	; (804dd30 <McpsIndication+0x9c>)
 804dd26:	681b      	ldr	r3, [r3, #0]
 804dd28:	691b      	ldr	r3, [r3, #16]
 804dd2a:	4798      	blx	r3
 804dd2c:	e7cd      	b.n	804dcca <McpsIndication+0x36>
 804dd2e:	bf00      	nop
 804dd30:	20003624 	.word	0x20003624
 804dd34:	20003628 	.word	0x20003628
 804dd38:	08052d2c 	.word	0x08052d2c
 804dd3c:	08052efa 	.word	0x08052efa
 804dd40:	080530bc 	.word	0x080530bc

0804dd44 <McpsConfirm>:
{
 804dd44:	b500      	push	{lr}
 804dd46:	b091      	sub	sp, #68	; 0x44
    mibReq.Type = MIB_DEVICE_CLASS;
 804dd48:	a810      	add	r0, sp, #64	; 0x40
 804dd4a:	2300      	movs	r3, #0
 804dd4c:	f800 3d20 	strb.w	r3, [r0, #-32]!
    LoRaMacMibGetRequestConfirm( &mibReq );
 804dd50:	f7fd f9ac 	bl	804b0ac <LoRaMacMibGetRequestConfirm>
    mibGet.Type  = MIB_CHANNELS_MASK;
 804dd54:	a810      	add	r0, sp, #64	; 0x40
 804dd56:	2324      	movs	r3, #36	; 0x24
 804dd58:	f800 3d40 	strb.w	r3, [r0, #-64]!
    if( LoRaMacMibGetRequestConfirm( &mibGet ) == LORAMAC_STATUS_OK )
 804dd5c:	f7fd f9a6 	bl	804b0ac <LoRaMacMibGetRequestConfirm>
}
 804dd60:	b011      	add	sp, #68	; 0x44
 804dd62:	f85d fb04 	ldr.w	pc, [sp], #4
	...

0804dd68 <LORA_Init>:
{
 804dd68:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  uint8_t devEui[] = LORAWAN_DEVICE_EUI;
 804dd6c:	4a6f      	ldr	r2, [pc, #444]	; (804df2c <LORA_Init+0x1c4>)
  LoRaParamInit = LoRaParam;
 804dd6e:	4c70      	ldr	r4, [pc, #448]	; (804df30 <LORA_Init+0x1c8>)
{
 804dd70:	b092      	sub	sp, #72	; 0x48
 804dd72:	4605      	mov	r5, r0
 804dd74:	460e      	mov	r6, r1
  uint8_t devEui[] = LORAWAN_DEVICE_EUI;
 804dd76:	6810      	ldr	r0, [r2, #0]
 804dd78:	6851      	ldr	r1, [r2, #4]
  LoRaMainCallbacks = callbacks;
 804dd7a:	6025      	str	r5, [r4, #0]
  uint8_t devEui[] = LORAWAN_DEVICE_EUI;
 804dd7c:	ab0e      	add	r3, sp, #56	; 0x38
  uint8_t joinEui[] = LORAWAN_JOIN_EUI;
 804dd7e:	f10d 0840 	add.w	r8, sp, #64	; 0x40
  uint8_t devEui[] = LORAWAN_DEVICE_EUI;
 804dd82:	c303      	stmia	r3!, {r0, r1}
  PPRINTF( "ABP\n\r"); 
 804dd84:	4d6b      	ldr	r5, [pc, #428]	; (804df34 <LORA_Init+0x1cc>)
  LoRaParamInit = LoRaParam;
 804dd86:	60a6      	str	r6, [r4, #8]
  uint8_t joinEui[] = LORAWAN_JOIN_EUI;
 804dd88:	2300      	movs	r3, #0
 804dd8a:	9310      	str	r3, [sp, #64]	; 0x40
 804dd8c:	f8c8 3004 	str.w	r3, [r8, #4]
  PPRINTF( "ABP\n\r"); 
 804dd90:	4628      	mov	r0, r5
 804dd92:	f000 fcdd 	bl	804e750 <TraceSend>
 804dd96:	2800      	cmp	r0, #0
 804dd98:	d1fa      	bne.n	804dd90 <LORA_Init+0x28>
  PPRINTF( "DevEui= %02X-%02X-%02X-%02X-%02X-%02X-%02X-%02X\n\r", HEX8(devEui));
 804dd9a:	4d67      	ldr	r5, [pc, #412]	; (804df38 <LORA_Init+0x1d0>)
 804dd9c:	f89d 003f 	ldrb.w	r0, [sp, #63]	; 0x3f
 804dda0:	9004      	str	r0, [sp, #16]
 804dda2:	f89d 003e 	ldrb.w	r0, [sp, #62]	; 0x3e
 804dda6:	9003      	str	r0, [sp, #12]
 804dda8:	f89d 003d 	ldrb.w	r0, [sp, #61]	; 0x3d
 804ddac:	9002      	str	r0, [sp, #8]
 804ddae:	f89d 003c 	ldrb.w	r0, [sp, #60]	; 0x3c
 804ddb2:	9001      	str	r0, [sp, #4]
 804ddb4:	f89d 003b 	ldrb.w	r0, [sp, #59]	; 0x3b
 804ddb8:	9000      	str	r0, [sp, #0]
 804ddba:	f89d 303a 	ldrb.w	r3, [sp, #58]	; 0x3a
 804ddbe:	f89d 2039 	ldrb.w	r2, [sp, #57]	; 0x39
 804ddc2:	f89d 1038 	ldrb.w	r1, [sp, #56]	; 0x38
 804ddc6:	4628      	mov	r0, r5
 804ddc8:	f000 fcc2 	bl	804e750 <TraceSend>
 804ddcc:	2800      	cmp	r0, #0
 804ddce:	d1e5      	bne.n	804dd9c <LORA_Init+0x34>
  PPRINTF( "DevAdd=  %08X\n\r", DevAddr) ;
 804ddd0:	4e5a      	ldr	r6, [pc, #360]	; (804df3c <LORA_Init+0x1d4>)
 804ddd2:	4d5b      	ldr	r5, [pc, #364]	; (804df40 <LORA_Init+0x1d8>)
 804ddd4:	4631      	mov	r1, r6
 804ddd6:	4628      	mov	r0, r5
 804ddd8:	f000 fcba 	bl	804e750 <TraceSend>
 804dddc:	2800      	cmp	r0, #0
 804ddde:	d1f9      	bne.n	804ddd4 <LORA_Init+0x6c>
  PPRINTF( "NwkSKey= %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X\n\r", HEX16(NwkSEncKey));
 804dde0:	4d58      	ldr	r5, [pc, #352]	; (804df44 <LORA_Init+0x1dc>)
 804dde2:	4f59      	ldr	r7, [pc, #356]	; (804df48 <LORA_Init+0x1e0>)
 804dde4:	462e      	mov	r6, r5
 804dde6:	7be8      	ldrb	r0, [r5, #15]
 804dde8:	78ab      	ldrb	r3, [r5, #2]
 804ddea:	786a      	ldrb	r2, [r5, #1]
 804ddec:	7829      	ldrb	r1, [r5, #0]
 804ddee:	900c      	str	r0, [sp, #48]	; 0x30
 804ddf0:	7ba8      	ldrb	r0, [r5, #14]
 804ddf2:	900b      	str	r0, [sp, #44]	; 0x2c
 804ddf4:	7b68      	ldrb	r0, [r5, #13]
 804ddf6:	900a      	str	r0, [sp, #40]	; 0x28
 804ddf8:	7b28      	ldrb	r0, [r5, #12]
 804ddfa:	9009      	str	r0, [sp, #36]	; 0x24
 804ddfc:	7ae8      	ldrb	r0, [r5, #11]
 804ddfe:	9008      	str	r0, [sp, #32]
 804de00:	7aa8      	ldrb	r0, [r5, #10]
 804de02:	9007      	str	r0, [sp, #28]
 804de04:	7a68      	ldrb	r0, [r5, #9]
 804de06:	9006      	str	r0, [sp, #24]
 804de08:	7a28      	ldrb	r0, [r5, #8]
 804de0a:	9005      	str	r0, [sp, #20]
 804de0c:	79e8      	ldrb	r0, [r5, #7]
 804de0e:	9004      	str	r0, [sp, #16]
 804de10:	79a8      	ldrb	r0, [r5, #6]
 804de12:	9003      	str	r0, [sp, #12]
 804de14:	7968      	ldrb	r0, [r5, #5]
 804de16:	9002      	str	r0, [sp, #8]
 804de18:	7928      	ldrb	r0, [r5, #4]
 804de1a:	9001      	str	r0, [sp, #4]
 804de1c:	78e8      	ldrb	r0, [r5, #3]
 804de1e:	9000      	str	r0, [sp, #0]
 804de20:	4638      	mov	r0, r7
 804de22:	f000 fc95 	bl	804e750 <TraceSend>
 804de26:	2800      	cmp	r0, #0
 804de28:	d1dd      	bne.n	804dde6 <LORA_Init+0x7e>
  PPRINTF( "AppSKey= %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X\n\r", HEX16(AppSKey));
 804de2a:	4d48      	ldr	r5, [pc, #288]	; (804df4c <LORA_Init+0x1e4>)
 804de2c:	7ff0      	ldrb	r0, [r6, #31]
 804de2e:	7cb3      	ldrb	r3, [r6, #18]
 804de30:	7c72      	ldrb	r2, [r6, #17]
 804de32:	7c31      	ldrb	r1, [r6, #16]
 804de34:	900c      	str	r0, [sp, #48]	; 0x30
 804de36:	7fb0      	ldrb	r0, [r6, #30]
 804de38:	900b      	str	r0, [sp, #44]	; 0x2c
 804de3a:	7f70      	ldrb	r0, [r6, #29]
 804de3c:	900a      	str	r0, [sp, #40]	; 0x28
 804de3e:	7f30      	ldrb	r0, [r6, #28]
 804de40:	9009      	str	r0, [sp, #36]	; 0x24
 804de42:	7ef0      	ldrb	r0, [r6, #27]
 804de44:	9008      	str	r0, [sp, #32]
 804de46:	7eb0      	ldrb	r0, [r6, #26]
 804de48:	9007      	str	r0, [sp, #28]
 804de4a:	7e70      	ldrb	r0, [r6, #25]
 804de4c:	9006      	str	r0, [sp, #24]
 804de4e:	7e30      	ldrb	r0, [r6, #24]
 804de50:	9005      	str	r0, [sp, #20]
 804de52:	7df0      	ldrb	r0, [r6, #23]
 804de54:	9004      	str	r0, [sp, #16]
 804de56:	7db0      	ldrb	r0, [r6, #22]
 804de58:	9003      	str	r0, [sp, #12]
 804de5a:	7d70      	ldrb	r0, [r6, #21]
 804de5c:	9002      	str	r0, [sp, #8]
 804de5e:	7d30      	ldrb	r0, [r6, #20]
 804de60:	9001      	str	r0, [sp, #4]
 804de62:	7cf0      	ldrb	r0, [r6, #19]
 804de64:	9000      	str	r0, [sp, #0]
 804de66:	4628      	mov	r0, r5
 804de68:	f000 fc72 	bl	804e750 <TraceSend>
 804de6c:	4607      	mov	r7, r0
 804de6e:	2800      	cmp	r0, #0
 804de70:	d1dc      	bne.n	804de2c <LORA_Init+0xc4>
  LoRaMacPrimitives.MacMcpsConfirm = McpsConfirm;
 804de72:	4b37      	ldr	r3, [pc, #220]	; (804df50 <LORA_Init+0x1e8>)
 804de74:	60e3      	str	r3, [r4, #12]
  LoRaMacPrimitives.MacMcpsIndication = McpsIndication;
 804de76:	4b37      	ldr	r3, [pc, #220]	; (804df54 <LORA_Init+0x1ec>)
 804de78:	6123      	str	r3, [r4, #16]
  LoRaMacPrimitives.MacMlmeConfirm = MlmeConfirm;
 804de7a:	4b37      	ldr	r3, [pc, #220]	; (804df58 <LORA_Init+0x1f0>)
 804de7c:	6163      	str	r3, [r4, #20]
  LoRaMacPrimitives.MacMlmeIndication = MlmeIndication;
 804de7e:	4b37      	ldr	r3, [pc, #220]	; (804df5c <LORA_Init+0x1f4>)
 804de80:	61a3      	str	r3, [r4, #24]
  LoRaMacCallbacks.GetBatteryLevel = LoRaMainCallbacks->BoardGetBatteryLevel;
 804de82:	6823      	ldr	r3, [r4, #0]
  LoRaMacInitialization( &LoRaMacPrimitives, &LoRaMacCallbacks, LORAMAC_REGION_AU915 );
 804de84:	4936      	ldr	r1, [pc, #216]	; (804df60 <LORA_Init+0x1f8>)
  LoRaMacCallbacks.GetBatteryLevel = LoRaMainCallbacks->BoardGetBatteryLevel;
 804de86:	681a      	ldr	r2, [r3, #0]
 804de88:	61e2      	str	r2, [r4, #28]
  LoRaMacCallbacks.GetTemperatureLevel = LoRaMainCallbacks->BoardGetTemperatureLevel;
 804de8a:	685a      	ldr	r2, [r3, #4]
 804de8c:	6222      	str	r2, [r4, #32]
  LoRaMacInitialization( &LoRaMacPrimitives, &LoRaMacCallbacks, LORAMAC_REGION_AU915 );
 804de8e:	f1a1 0010 	sub.w	r0, r1, #16
 804de92:	2201      	movs	r2, #1
  LoRaMacCallbacks.MacProcessNotify = LoRaMainCallbacks->MacProcessNotify;
 804de94:	6a1b      	ldr	r3, [r3, #32]
 804de96:	62a3      	str	r3, [r4, #40]	; 0x28
  LoRaMacInitialization( &LoRaMacPrimitives, &LoRaMacCallbacks, LORAMAC_REGION_AU915 );
 804de98:	f7fc feae 	bl	804abf8 <LoRaMacInitialization>
  mibReq.Type = MIB_DEV_EUI;
 804de9c:	2302      	movs	r3, #2
 804de9e:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
  LoRaMacMibSetRequestConfirm( &mibReq );
 804dea2:	4830      	ldr	r0, [pc, #192]	; (804df64 <LORA_Init+0x1fc>)
  mibReq.Param.AppKey = AppKey;
 804dea4:	4d30      	ldr	r5, [pc, #192]	; (804df68 <LORA_Init+0x200>)
  mibReq.Param.DevEui = devEui;
 804dea6:	ab0e      	add	r3, sp, #56	; 0x38
 804dea8:	6323      	str	r3, [r4, #48]	; 0x30
  LoRaMacMibSetRequestConfirm( &mibReq );
 804deaa:	f7fd f9db 	bl	804b264 <LoRaMacMibSetRequestConfirm>
  mibReq.Type = MIB_JOIN_EUI;
 804deae:	2303      	movs	r3, #3
  LoRaMacMibSetRequestConfirm( &mibReq );
 804deb0:	482c      	ldr	r0, [pc, #176]	; (804df64 <LORA_Init+0x1fc>)
  mibReq.Type = MIB_JOIN_EUI;
 804deb2:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
  mibReq.Param.JoinEui = joinEui;
 804deb6:	f8c4 8030 	str.w	r8, [r4, #48]	; 0x30
  LoRaMacMibSetRequestConfirm( &mibReq );
 804deba:	f7fd f9d3 	bl	804b264 <LoRaMacMibSetRequestConfirm>
  mibReq.Type = MIB_ADR;
 804debe:	2304      	movs	r3, #4
 804dec0:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
  mibReq.Param.AdrEnable = LoRaParamInit->AdrEnable;
 804dec4:	68a3      	ldr	r3, [r4, #8]
  LoRaMacMibSetRequestConfirm( &mibReq );
 804dec6:	4827      	ldr	r0, [pc, #156]	; (804df64 <LORA_Init+0x1fc>)
  mibReq.Param.AdrEnable = LoRaParamInit->AdrEnable;
 804dec8:	781b      	ldrb	r3, [r3, #0]
 804deca:	f884 3030 	strb.w	r3, [r4, #48]	; 0x30
  LoRaMacMibSetRequestConfirm( &mibReq );
 804dece:	f7fd f9c9 	bl	804b264 <LoRaMacMibSetRequestConfirm>
  mibReq.Type = MIB_PUBLIC_NETWORK;
 804ded2:	231d      	movs	r3, #29
 804ded4:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
  mibReq.Param.EnablePublicNetwork = LoRaParamInit->EnablePublicNetwork;
 804ded8:	68a3      	ldr	r3, [r4, #8]
  LoRaMacMibSetRequestConfirm( &mibReq );
 804deda:	4822      	ldr	r0, [pc, #136]	; (804df64 <LORA_Init+0x1fc>)
  mibReq.Param.EnablePublicNetwork = LoRaParamInit->EnablePublicNetwork;
 804dedc:	789b      	ldrb	r3, [r3, #2]
 804dede:	f884 3030 	strb.w	r3, [r4, #48]	; 0x30
  LoRaMacMibSetRequestConfirm( &mibReq );
 804dee2:	f7fd f9bf 	bl	804b264 <LoRaMacMibSetRequestConfirm>
  mibReq.Type = MIB_APP_KEY;
 804dee6:	2308      	movs	r3, #8
  LoRaMacMibSetRequestConfirm( &mibReq );
 804dee8:	481e      	ldr	r0, [pc, #120]	; (804df64 <LORA_Init+0x1fc>)
  mibReq.Type = MIB_APP_KEY;
 804deea:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
  mibReq.Param.AppKey = AppKey;
 804deee:	6325      	str	r5, [r4, #48]	; 0x30
  LoRaMacMibSetRequestConfirm( &mibReq );
 804def0:	f7fd f9b8 	bl	804b264 <LoRaMacMibSetRequestConfirm>
  mibReq.Param.NwkKey = NwkKey;
 804def4:	3510      	adds	r5, #16
  mibReq.Type = MIB_NWK_KEY;
 804def6:	2309      	movs	r3, #9
  LoRaMacMibSetRequestConfirm( &mibReq );
 804def8:	481a      	ldr	r0, [pc, #104]	; (804df64 <LORA_Init+0x1fc>)
  mibReq.Type = MIB_NWK_KEY;
 804defa:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
  mibReq.Param.NwkKey = NwkKey;
 804defe:	6325      	str	r5, [r4, #48]	; 0x30
  LoRaMacMibSetRequestConfirm( &mibReq );
 804df00:	f7fd f9b0 	bl	804b264 <LoRaMacMibSetRequestConfirm>
  LoRaMacMibSetRequestConfirm( &mibReq );
 804df04:	4817      	ldr	r0, [pc, #92]	; (804df64 <LORA_Init+0x1fc>)
  mibReq.Type = MIB_DEVICE_CLASS;
 804df06:	f884 702c 	strb.w	r7, [r4, #44]	; 0x2c
  mibReq.Param.Class= CLASS_A;
 804df0a:	f884 7030 	strb.w	r7, [r4, #48]	; 0x30
  LoRaMacMibSetRequestConfirm( &mibReq );
 804df0e:	f7fd f9a9 	bl	804b264 <LoRaMacMibSetRequestConfirm>
  mibReq.Type = MIB_SYSTEM_MAX_RX_ERROR;
 804df12:	2330      	movs	r3, #48	; 0x30
 804df14:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
  LoRaMacMibSetRequestConfirm( &mibReq );
 804df18:	4812      	ldr	r0, [pc, #72]	; (804df64 <LORA_Init+0x1fc>)
  mibReq.Param.SystemMaxRxError = 20;
 804df1a:	2314      	movs	r3, #20
 804df1c:	6323      	str	r3, [r4, #48]	; 0x30
  LoRaMacMibSetRequestConfirm( &mibReq );
 804df1e:	f7fd f9a1 	bl	804b264 <LoRaMacMibSetRequestConfirm>
  LoRaMacStart( );
 804df22:	f7fd f85b 	bl	804afdc <LoRaMacStart>
}
 804df26:	b012      	add	sp, #72	; 0x48
 804df28:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 804df2c:	08052d40 	.word	0x08052d40
 804df30:	20003624 	.word	0x20003624
 804df34:	08053105 	.word	0x08053105
 804df38:	0805310b 	.word	0x0805310b
 804df3c:	10000001 	.word	0x10000001
 804df40:	0805313d 	.word	0x0805313d
 804df44:	20001068 	.word	0x20001068
 804df48:	0805314d 	.word	0x0805314d
 804df4c:	080531a8 	.word	0x080531a8
 804df50:	0804dd45 	.word	0x0804dd45
 804df54:	0804dc95 	.word	0x0804dc95
 804df58:	0804e019 	.word	0x0804e019
 804df5c:	0804dc81 	.word	0x0804dc81
 804df60:	20003640 	.word	0x20003640
 804df64:	20003650 	.word	0x20003650
 804df68:	20001088 	.word	0x20001088

0804df6c <LORA_Join>:
{
 804df6c:	b570      	push	{r4, r5, r6, lr}
    JoinParameters = mlmeReq.Req.Join;
 804df6e:	4c26      	ldr	r4, [pc, #152]	; (804e008 <LORA_Join+0x9c>)
    mibReq.Param.FNwkSIntKey = FNwkSIntKey;
 804df70:	4e26      	ldr	r6, [pc, #152]	; (804e00c <LORA_Join+0xa0>)
    mlmeReq.Req.Join.Datarate = LoRaParamInit->TxDatarate;
 804df72:	68a3      	ldr	r3, [r4, #8]
    JoinParameters = mlmeReq.Req.Join;
 804df74:	785b      	ldrb	r3, [r3, #1]
 804df76:	7123      	strb	r3, [r4, #4]
    LoRaMacMibSetRequestConfirm( &mibReq );
 804df78:	f104 052c 	add.w	r5, r4, #44	; 0x2c
    mibReq.Type = MIB_NET_ID;
 804df7c:	2305      	movs	r3, #5
 804df7e:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
    LoRaMacMibSetRequestConfirm( &mibReq );
 804df82:	4628      	mov	r0, r5
    mibReq.Param.NetID = LORAWAN_NETWORK_ID;
 804df84:	2300      	movs	r3, #0
 804df86:	6323      	str	r3, [r4, #48]	; 0x30
    LoRaMacMibSetRequestConfirm( &mibReq );
 804df88:	f7fd f96c 	bl	804b264 <LoRaMacMibSetRequestConfirm>
    mibReq.Type = MIB_DEV_ADDR;
 804df8c:	2306      	movs	r3, #6
 804df8e:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
    LoRaMacMibSetRequestConfirm( &mibReq );
 804df92:	4628      	mov	r0, r5
    mibReq.Param.DevAddr = DevAddr;
 804df94:	4b1e      	ldr	r3, [pc, #120]	; (804e010 <LORA_Join+0xa4>)
 804df96:	6323      	str	r3, [r4, #48]	; 0x30
    LoRaMacMibSetRequestConfirm( &mibReq );
 804df98:	f7fd f964 	bl	804b264 <LoRaMacMibSetRequestConfirm>
    mibReq.Type = MIB_F_NWK_S_INT_KEY;
 804df9c:	230c      	movs	r3, #12
 804df9e:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
    LoRaMacMibSetRequestConfirm( &mibReq );
 804dfa2:	4628      	mov	r0, r5
    mibReq.Param.FNwkSIntKey = FNwkSIntKey;
 804dfa4:	f106 0340 	add.w	r3, r6, #64	; 0x40
 804dfa8:	6323      	str	r3, [r4, #48]	; 0x30
    LoRaMacMibSetRequestConfirm( &mibReq );
 804dfaa:	f7fd f95b 	bl	804b264 <LoRaMacMibSetRequestConfirm>
    mibReq.Type = MIB_S_NWK_S_INT_KEY;
 804dfae:	230d      	movs	r3, #13
 804dfb0:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
    LoRaMacMibSetRequestConfirm( &mibReq );
 804dfb4:	4628      	mov	r0, r5
    mibReq.Param.SNwkSIntKey = SNwkSIntKey;
 804dfb6:	f106 0350 	add.w	r3, r6, #80	; 0x50
 804dfba:	6323      	str	r3, [r4, #48]	; 0x30
    LoRaMacMibSetRequestConfirm( &mibReq );
 804dfbc:	f7fd f952 	bl	804b264 <LoRaMacMibSetRequestConfirm>
    mibReq.Type = MIB_NWK_S_ENC_KEY;
 804dfc0:	230e      	movs	r3, #14
    LoRaMacMibSetRequestConfirm( &mibReq );
 804dfc2:	4628      	mov	r0, r5
    mibReq.Type = MIB_NWK_S_ENC_KEY;
 804dfc4:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
    mibReq.Param.NwkSEncKey = NwkSEncKey;
 804dfc8:	6326      	str	r6, [r4, #48]	; 0x30
    LoRaMacMibSetRequestConfirm( &mibReq );
 804dfca:	f7fd f94b 	bl	804b264 <LoRaMacMibSetRequestConfirm>
    mibReq.Param.AppSKey = AppSKey;
 804dfce:	3610      	adds	r6, #16
    mibReq.Type = MIB_APP_S_KEY;
 804dfd0:	230f      	movs	r3, #15
    LoRaMacMibSetRequestConfirm( &mibReq );
 804dfd2:	4628      	mov	r0, r5
    mibReq.Type = MIB_APP_S_KEY;
 804dfd4:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
    mibReq.Param.AppSKey = AppSKey;
 804dfd8:	6326      	str	r6, [r4, #48]	; 0x30
    LoRaMacMibSetRequestConfirm( &mibReq );
 804dfda:	f7fd f943 	bl	804b264 <LoRaMacMibSetRequestConfirm>
    mibReq.Type = MIB_NETWORK_ACTIVATION;
 804dfde:	2301      	movs	r3, #1
    LoRaMacMibSetRequestConfirm( &mibReq );
 804dfe0:	4628      	mov	r0, r5
    mibReq.Type = MIB_NETWORK_ACTIVATION;
 804dfe2:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
    mibReq.Param.NetworkActivation = ACTIVATION_TYPE_ABP;
 804dfe6:	f884 3030 	strb.w	r3, [r4, #48]	; 0x30
    LoRaMacMibSetRequestConfirm( &mibReq );
 804dfea:	f7fd f93b 	bl	804b264 <LoRaMacMibSetRequestConfirm>
    mibReq.Type = MIB_ABP_LORAWAN_VERSION;
 804dfee:	2335      	movs	r3, #53	; 0x35
 804dff0:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
    LoRaMacMibSetRequestConfirm( &mibReq );
 804dff4:	4628      	mov	r0, r5
    mibReq.Param.AbpLrWanVersion = abpLrWanVersion;
 804dff6:	4b07      	ldr	r3, [pc, #28]	; (804e014 <LORA_Join+0xa8>)
 804dff8:	6323      	str	r3, [r4, #48]	; 0x30
    LoRaMacMibSetRequestConfirm( &mibReq );
 804dffa:	f7fd f933 	bl	804b264 <LoRaMacMibSetRequestConfirm>
    LoRaMainCallbacks->LORA_HasJoined();
 804dffe:	6823      	ldr	r3, [r4, #0]
}
 804e000:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    LoRaMainCallbacks->LORA_HasJoined();
 804e004:	695b      	ldr	r3, [r3, #20]
 804e006:	4718      	bx	r3
 804e008:	20003624 	.word	0x20003624
 804e00c:	20001068 	.word	0x20001068
 804e010:	10000001 	.word	0x10000001
 804e014:	01000300 	.word	0x01000300

0804e018 <MlmeConfirm>:
    PRINTF("APP> MlmeConfirm STATUS: %s\r\n", EventInfoStatusStrings[mlmeConfirm->Status] );
 804e018:	7842      	ldrb	r2, [r0, #1]
 804e01a:	4b13      	ldr	r3, [pc, #76]	; (804e068 <MlmeConfirm+0x50>)
 804e01c:	eb03 0382 	add.w	r3, r3, r2, lsl #2
{
 804e020:	b510      	push	{r4, lr}
 804e022:	4604      	mov	r4, r0
    PRINTF("APP> MlmeConfirm STATUS: %s\r\n", EventInfoStatusStrings[mlmeConfirm->Status] );
 804e024:	6e19      	ldr	r1, [r3, #96]	; 0x60
 804e026:	4811      	ldr	r0, [pc, #68]	; (804e06c <MlmeConfirm+0x54>)
 804e028:	f000 fb92 	bl	804e750 <TraceSend>
    switch( mlmeConfirm->MlmeRequest )
 804e02c:	7823      	ldrb	r3, [r4, #0]
 804e02e:	b113      	cbz	r3, 804e036 <MlmeConfirm+0x1e>
 804e030:	2b03      	cmp	r3, #3
 804e032:	d00c      	beq.n	804e04e <MlmeConfirm+0x36>
}
 804e034:	bd10      	pop	{r4, pc}
            if( mlmeConfirm->Status == LORAMAC_EVENT_INFO_STATUS_OK )
 804e036:	7863      	ldrb	r3, [r4, #1]
 804e038:	b92b      	cbnz	r3, 804e046 <MlmeConfirm+0x2e>
              LoRaMainCallbacks->LORA_HasJoined();
 804e03a:	4b0d      	ldr	r3, [pc, #52]	; (804e070 <MlmeConfirm+0x58>)
 804e03c:	681b      	ldr	r3, [r3, #0]
}
 804e03e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
              LoRaMainCallbacks->LORA_HasJoined();
 804e042:	695b      	ldr	r3, [r3, #20]
 804e044:	4718      	bx	r3
}
 804e046:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
                LORA_Join();
 804e04a:	f7ff bf8f 	b.w	804df6c <LORA_Join>
            if( mlmeConfirm->Status == LORAMAC_EVENT_INFO_STATUS_OK )
 804e04e:	7863      	ldrb	r3, [r4, #1]
 804e050:	2b00      	cmp	r3, #0
 804e052:	d1ef      	bne.n	804e034 <MlmeConfirm+0x1c>
                if (certif_running() == true )
 804e054:	f7ff fd28 	bl	804daa8 <certif_running>
 804e058:	2800      	cmp	r0, #0
 804e05a:	d0eb      	beq.n	804e034 <MlmeConfirm+0x1c>
                     certif_linkCheck( mlmeConfirm);
 804e05c:	4620      	mov	r0, r4
}
 804e05e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
                     certif_linkCheck( mlmeConfirm);
 804e062:	f7ff bd31 	b.w	804dac8 <certif_linkCheck>
 804e066:	bf00      	nop
 804e068:	20001068 	.word	0x20001068
 804e06c:	08053203 	.word	0x08053203
 804e070:	20003624 	.word	0x20003624

0804e074 <LORA_JoinStatus>:
{
 804e074:	b500      	push	{lr}
 804e076:	b089      	sub	sp, #36	; 0x24
  mibReq.Type = MIB_NETWORK_ACTIVATION;
 804e078:	a808      	add	r0, sp, #32
 804e07a:	2301      	movs	r3, #1
 804e07c:	f800 3d20 	strb.w	r3, [r0, #-32]!
  LoRaMacMibGetRequestConfirm( &mibReq );
 804e080:	f7fd f814 	bl	804b0ac <LoRaMacMibGetRequestConfirm>
  if( mibReq.Param.NetworkActivation == ACTIVATION_TYPE_NONE )
 804e084:	f89d 0004 	ldrb.w	r0, [sp, #4]
}
 804e088:	3000      	adds	r0, #0
 804e08a:	bf18      	it	ne
 804e08c:	2001      	movne	r0, #1
 804e08e:	b009      	add	sp, #36	; 0x24
 804e090:	f85d fb04 	ldr.w	pc, [sp], #4

0804e094 <LORA_send>:
{
 804e094:	b570      	push	{r4, r5, r6, lr}
 804e096:	b086      	sub	sp, #24
 804e098:	4604      	mov	r4, r0
 804e09a:	460e      	mov	r6, r1
    if (certif_running() == true)
 804e09c:	f7ff fd04 	bl	804daa8 <certif_running>
 804e0a0:	4605      	mov	r5, r0
 804e0a2:	b128      	cbz	r0, 804e0b0 <LORA_send+0x1c>
    	PRINTF("Test mode");
 804e0a4:	481b      	ldr	r0, [pc, #108]	; (804e114 <LORA_send+0x80>)
 804e0a6:	f000 fb53 	bl	804e750 <TraceSend>
      return false;
 804e0aa:	2000      	movs	r0, #0
}  
 804e0ac:	b006      	add	sp, #24
 804e0ae:	bd70      	pop	{r4, r5, r6, pc}
    if( LoRaMacQueryTxPossible( AppData->BuffSize, &txInfo ) != LORAMAC_STATUS_OK )
 804e0b0:	a901      	add	r1, sp, #4
 804e0b2:	7920      	ldrb	r0, [r4, #4]
 804e0b4:	f7fc ff9a 	bl	804afec <LoRaMacQueryTxPossible>
 804e0b8:	4b17      	ldr	r3, [pc, #92]	; (804e118 <LORA_send+0x84>)
 804e0ba:	b178      	cbz	r0, 804e0dc <LORA_send+0x48>
        mcpsReq.Req.Unconfirmed.Datarate = LoRaParamInit->TxDatarate;
 804e0bc:	689b      	ldr	r3, [r3, #8]
        mcpsReq.Req.Unconfirmed.fBuffer = NULL;
 804e0be:	9504      	str	r5, [sp, #16]
        mcpsReq.Req.Unconfirmed.fBufferSize = 0;
 804e0c0:	f8ad 5014 	strh.w	r5, [sp, #20]
        mcpsReq.Req.Unconfirmed.Datarate = LoRaParamInit->TxDatarate;
 804e0c4:	785b      	ldrb	r3, [r3, #1]
        mcpsReq.Type = MCPS_UNCONFIRMED;
 804e0c6:	f88d 5008 	strb.w	r5, [sp, #8]
    if( LoRaMacMcpsRequest( &mcpsReq ) == LORAMAC_STATUS_OK )
 804e0ca:	a802      	add	r0, sp, #8
            mcpsReq.Req.Confirmed.Datarate = LoRaParamInit->TxDatarate;
 804e0cc:	f88d 3016 	strb.w	r3, [sp, #22]
    if( LoRaMacMcpsRequest( &mcpsReq ) == LORAMAC_STATUS_OK )
 804e0d0:	f7fd fc04 	bl	804b8dc <LoRaMacMcpsRequest>
 804e0d4:	3000      	adds	r0, #0
 804e0d6:	bf18      	it	ne
 804e0d8:	2001      	movne	r0, #1
 804e0da:	e7e7      	b.n	804e0ac <LORA_send+0x18>
 804e0dc:	689b      	ldr	r3, [r3, #8]
 804e0de:	7960      	ldrb	r0, [r4, #5]
 804e0e0:	7921      	ldrb	r1, [r4, #4]
 804e0e2:	6822      	ldr	r2, [r4, #0]
 804e0e4:	f993 3001 	ldrsb.w	r3, [r3, #1]
        if( IsTxConfirmed == LORAWAN_UNCONFIRMED_MSG )
 804e0e8:	b93e      	cbnz	r6, 804e0fa <LORA_send+0x66>
            mcpsReq.Type = MCPS_UNCONFIRMED;
 804e0ea:	f88d 6008 	strb.w	r6, [sp, #8]
            mcpsReq.Req.Unconfirmed.fPort = AppData->Port;
 804e0ee:	f88d 000c 	strb.w	r0, [sp, #12]
            mcpsReq.Req.Unconfirmed.fBufferSize = AppData->BuffSize;
 804e0f2:	f8ad 1014 	strh.w	r1, [sp, #20]
            mcpsReq.Req.Unconfirmed.fBuffer = AppData->Buff;
 804e0f6:	9204      	str	r2, [sp, #16]
 804e0f8:	e7e7      	b.n	804e0ca <LORA_send+0x36>
            mcpsReq.Type = MCPS_CONFIRMED;
 804e0fa:	2401      	movs	r4, #1
            mcpsReq.Req.Confirmed.fBuffer = AppData->Buff;
 804e0fc:	9204      	str	r2, [sp, #16]
            mcpsReq.Req.Confirmed.NbTrials = 8;
 804e0fe:	2208      	movs	r2, #8
            mcpsReq.Type = MCPS_CONFIRMED;
 804e100:	f88d 4008 	strb.w	r4, [sp, #8]
            mcpsReq.Req.Confirmed.fPort = AppData->Port;
 804e104:	f88d 000c 	strb.w	r0, [sp, #12]
            mcpsReq.Req.Confirmed.fBufferSize = AppData->BuffSize;
 804e108:	f8ad 1014 	strh.w	r1, [sp, #20]
            mcpsReq.Req.Confirmed.NbTrials = 8;
 804e10c:	f88d 2017 	strb.w	r2, [sp, #23]
 804e110:	e7db      	b.n	804e0ca <LORA_send+0x36>
 804e112:	bf00      	nop
 804e114:	08053221 	.word	0x08053221
 804e118:	20003624 	.word	0x20003624

0804e11c <LORA_RequestClass>:
{
 804e11c:	b570      	push	{r4, r5, r6, lr}
 804e11e:	b088      	sub	sp, #32
  mibReq.Type = MIB_DEVICE_CLASS;
 804e120:	ae08      	add	r6, sp, #32
 804e122:	2400      	movs	r4, #0
 804e124:	f806 4d20 	strb.w	r4, [r6, #-32]!
{
 804e128:	4605      	mov	r5, r0
  LoRaMacMibGetRequestConfirm( &mibReq );
 804e12a:	4630      	mov	r0, r6
 804e12c:	f7fc ffbe 	bl	804b0ac <LoRaMacMibGetRequestConfirm>
  currentClass = mibReq.Param.Class;
 804e130:	f89d 3004 	ldrb.w	r3, [sp, #4]
  if (currentClass != newClass)
 804e134:	42ab      	cmp	r3, r5
 804e136:	d004      	beq.n	804e142 <LORA_RequestClass+0x26>
    switch (newClass)
 804e138:	2d01      	cmp	r5, #1
 804e13a:	d014      	beq.n	804e166 <LORA_RequestClass+0x4a>
 804e13c:	d304      	bcc.n	804e148 <LORA_RequestClass+0x2c>
 804e13e:	2d02      	cmp	r5, #2
 804e140:	d015      	beq.n	804e16e <LORA_RequestClass+0x52>
}
 804e142:	4620      	mov	r0, r4
 804e144:	b008      	add	sp, #32
 804e146:	bd70      	pop	{r4, r5, r6, pc}
        if( LoRaMacMibSetRequestConfirm( &mibReq ) == LORAMAC_STATUS_OK )
 804e148:	4630      	mov	r0, r6
        mibReq.Param.Class = CLASS_A;
 804e14a:	f88d 4004 	strb.w	r4, [sp, #4]
        if( LoRaMacMibSetRequestConfirm( &mibReq ) == LORAMAC_STATUS_OK )
 804e14e:	f7fd f889 	bl	804b264 <LoRaMacMibSetRequestConfirm>
 804e152:	4604      	mov	r4, r0
 804e154:	b110      	cbz	r0, 804e15c <LORA_RequestClass+0x40>
          Errorstatus = LORA_ERROR;
 804e156:	f04f 34ff 	mov.w	r4, #4294967295
 804e15a:	e7f2      	b.n	804e142 <LORA_RequestClass+0x26>
          LoRaMainCallbacks->LORA_ConfirmClass(CLASS_A);
 804e15c:	4b0c      	ldr	r3, [pc, #48]	; (804e190 <LORA_RequestClass+0x74>)
 804e15e:	681b      	ldr	r3, [r3, #0]
 804e160:	699b      	ldr	r3, [r3, #24]
          LoRaMainCallbacks->LORA_ConfirmClass(CLASS_C);
 804e162:	4798      	blx	r3
 804e164:	e7ed      	b.n	804e142 <LORA_RequestClass+0x26>
        PRINTF( "warning: LORAMAC_CLASSB_ENABLED has not been defined at compilation\n\r");
 804e166:	480b      	ldr	r0, [pc, #44]	; (804e194 <LORA_RequestClass+0x78>)
 804e168:	f000 faf2 	bl	804e750 <TraceSend>
        break;
 804e16c:	e7e9      	b.n	804e142 <LORA_RequestClass+0x26>
        if (currentClass != CLASS_A)
 804e16e:	1c1c      	adds	r4, r3, #0
 804e170:	bf18      	it	ne
 804e172:	2401      	movne	r4, #1
        if( LoRaMacMibSetRequestConfirm( &mibReq ) == LORAMAC_STATUS_OK )
 804e174:	4630      	mov	r0, r6
        if (currentClass != CLASS_A)
 804e176:	4264      	negs	r4, r4
        mibReq.Param.Class = CLASS_C;
 804e178:	f88d 5004 	strb.w	r5, [sp, #4]
        if( LoRaMacMibSetRequestConfirm( &mibReq ) == LORAMAC_STATUS_OK )
 804e17c:	f7fd f872 	bl	804b264 <LoRaMacMibSetRequestConfirm>
 804e180:	2800      	cmp	r0, #0
 804e182:	d1e8      	bne.n	804e156 <LORA_RequestClass+0x3a>
          LoRaMainCallbacks->LORA_ConfirmClass(CLASS_C);
 804e184:	4b02      	ldr	r3, [pc, #8]	; (804e190 <LORA_RequestClass+0x74>)
 804e186:	681b      	ldr	r3, [r3, #0]
 804e188:	4628      	mov	r0, r5
 804e18a:	699b      	ldr	r3, [r3, #24]
 804e18c:	e7e9      	b.n	804e162 <LORA_RequestClass+0x46>
 804e18e:	bf00      	nop
 804e190:	20003624 	.word	0x20003624
 804e194:	0805322b 	.word	0x0805322b

0804e198 <LPM_SetOffMode>:

/* Global variables ----------------------------------------------------------*/
/* Private function prototypes -----------------------------------------------*/
/* Functions Definition ------------------------------------------------------*/
void LPM_SetOffMode(LPM_Id_t id, LPM_SetMode_t mode)
{
 804e198:	b510      	push	{r4, lr}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 804e19a:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 804e19e:	b672      	cpsid	i
  BACKUP_PRIMASK();
  
  DISABLE_IRQ( );
  
  
  switch(mode)
 804e1a0:	b141      	cbz	r1, 804e1b4 <LPM_SetOffMode+0x1c>
 804e1a2:	2901      	cmp	r1, #1
 804e1a4:	d103      	bne.n	804e1ae <LPM_SetOffMode+0x16>
  {
    case LPM_Disable:
    {
      OffModeDisable |= (uint32_t)id;
 804e1a6:	4b06      	ldr	r3, [pc, #24]	; (804e1c0 <LPM_SetOffMode+0x28>)
 804e1a8:	681a      	ldr	r2, [r3, #0]
 804e1aa:	4302      	orrs	r2, r0
 804e1ac:	601a      	str	r2, [r3, #0]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 804e1ae:	f384 8810 	msr	PRIMASK, r4
  }
  
  RESTORE_PRIMASK( );

  return;
}
 804e1b2:	bd10      	pop	{r4, pc}
      OffModeDisable &= ~(uint32_t)id;
 804e1b4:	4902      	ldr	r1, [pc, #8]	; (804e1c0 <LPM_SetOffMode+0x28>)
 804e1b6:	680b      	ldr	r3, [r1, #0]
 804e1b8:	ea23 0300 	bic.w	r3, r3, r0
 804e1bc:	600b      	str	r3, [r1, #0]
      break;
 804e1be:	e7f6      	b.n	804e1ae <LPM_SetOffMode+0x16>
 804e1c0:	20003670 	.word	0x20003670

0804e1c4 <LPM_SetStopMode>:

void LPM_SetStopMode(LPM_Id_t id, LPM_SetMode_t mode)
{
 804e1c4:	b510      	push	{r4, lr}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 804e1c6:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 804e1ca:	b672      	cpsid	i
  BACKUP_PRIMASK();
  
  DISABLE_IRQ( );
  
  
  switch(mode)
 804e1cc:	b141      	cbz	r1, 804e1e0 <LPM_SetStopMode+0x1c>
 804e1ce:	2901      	cmp	r1, #1
 804e1d0:	d103      	bne.n	804e1da <LPM_SetStopMode+0x16>
  {
    case LPM_Disable:
    {
      StopModeDisable |= (uint32_t)id;
 804e1d2:	4b06      	ldr	r3, [pc, #24]	; (804e1ec <LPM_SetStopMode+0x28>)
 804e1d4:	685a      	ldr	r2, [r3, #4]
 804e1d6:	4302      	orrs	r2, r0
 804e1d8:	605a      	str	r2, [r3, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 804e1da:	f384 8810 	msr	PRIMASK, r4
      break;
  }
  RESTORE_PRIMASK( );

  return;
}
 804e1de:	bd10      	pop	{r4, pc}
      StopModeDisable &= ~(uint32_t)id;
 804e1e0:	4902      	ldr	r1, [pc, #8]	; (804e1ec <LPM_SetStopMode+0x28>)
 804e1e2:	684b      	ldr	r3, [r1, #4]
 804e1e4:	ea23 0300 	bic.w	r3, r3, r0
 804e1e8:	604b      	str	r3, [r1, #4]
      break;
 804e1ea:	e7f6      	b.n	804e1da <LPM_SetStopMode+0x16>
 804e1ec:	20003670 	.word	0x20003670

0804e1f0 <LPM_GetMode>:
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 804e1f0:	f3ef 8210 	mrs	r2, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 804e1f4:	b672      	cpsid	i

  BACKUP_PRIMASK();
  
  DISABLE_IRQ( );

  if(StopModeDisable )
 804e1f6:	4b06      	ldr	r3, [pc, #24]	; (804e210 <LPM_GetMode+0x20>)
 804e1f8:	6859      	ldr	r1, [r3, #4]
 804e1fa:	b939      	cbnz	r1, 804e20c <LPM_GetMode+0x1c>
  {
    mode_selected = LPM_SleepMode;
  }
  else
  {
    if(OffModeDisable)
 804e1fc:	681b      	ldr	r3, [r3, #0]
 804e1fe:	2b00      	cmp	r3, #0
    {
      mode_selected = LPM_StopMode;
    }
    else
    {
      mode_selected = LPM_OffMode;
 804e200:	bf14      	ite	ne
 804e202:	2001      	movne	r0, #1
 804e204:	2002      	moveq	r0, #2
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 804e206:	f382 8810 	msr	PRIMASK, r2
  }

  RESTORE_PRIMASK( );

  return mode_selected;
}
 804e20a:	4770      	bx	lr
    mode_selected = LPM_SleepMode;
 804e20c:	2000      	movs	r0, #0
 804e20e:	e7fa      	b.n	804e206 <LPM_GetMode+0x16>
 804e210:	20003670 	.word	0x20003670

0804e214 <add_elementSize_and_inc_writeIdx>:
  }
}

static void add_elementSize_and_inc_writeIdx(queue_param_t* queue,uint16_t element_size)
{
  queue->queue_buff[queue->queue_write_idx++]=(uint8_t) (element_size>>8);
 804e214:	8843      	ldrh	r3, [r0, #2]
 804e216:	6882      	ldr	r2, [r0, #8]
{
 804e218:	b510      	push	{r4, lr}
  queue->queue_buff[queue->queue_write_idx++]=(uint8_t) (element_size>>8);
 804e21a:	1c5c      	adds	r4, r3, #1
 804e21c:	8044      	strh	r4, [r0, #2]
 804e21e:	0a0c      	lsrs	r4, r1, #8
 804e220:	54d4      	strb	r4, [r2, r3]
  /*wrap if needed*/
  if ( queue->queue_write_idx == queue->queue_size)
 804e222:	8842      	ldrh	r2, [r0, #2]
 804e224:	88c3      	ldrh	r3, [r0, #6]
 804e226:	429a      	cmp	r2, r3
  {
    queue->queue_write_idx=0;
 804e228:	bf04      	itt	eq
 804e22a:	2300      	moveq	r3, #0
 804e22c:	8043      	strheq	r3, [r0, #2]
  }
  queue->queue_buff[queue->queue_write_idx++]=(uint8_t) (element_size);
 804e22e:	8843      	ldrh	r3, [r0, #2]
 804e230:	6882      	ldr	r2, [r0, #8]
 804e232:	1c5c      	adds	r4, r3, #1
 804e234:	8044      	strh	r4, [r0, #2]
 804e236:	54d1      	strb	r1, [r2, r3]
  /*wrap if needed*/
  if ( queue->queue_write_idx == queue->queue_size)
 804e238:	88c3      	ldrh	r3, [r0, #6]
 804e23a:	8842      	ldrh	r2, [r0, #2]
 804e23c:	429a      	cmp	r2, r3
  {
    queue->queue_write_idx=0;
 804e23e:	bf04      	itt	eq
 804e240:	2300      	moveq	r3, #0
 804e242:	8043      	strheq	r3, [r0, #2]
  }
}
 804e244:	bd10      	pop	{r4, pc}

0804e246 <circular_queue_init>:
  queue->queue_read_idx=0;
 804e246:	2300      	movs	r3, #0
 804e248:	6003      	str	r3, [r0, #0]
  queue->queue_write_idx=0;
 804e24a:	8083      	strh	r3, [r0, #4]
  queue->queue_buff=queue_buff;
 804e24c:	6081      	str	r1, [r0, #8]
  queue->queue_size=queue_size;
 804e24e:	80c2      	strh	r2, [r0, #6]
  queue->queue_full=0;
 804e250:	7303      	strb	r3, [r0, #12]
}
 804e252:	4770      	bx	lr

0804e254 <circular_queue_add>:
{
 804e254:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (queue->queue_write_idx>=queue->queue_read_idx)
 804e256:	8803      	ldrh	r3, [r0, #0]
{
 804e258:	4615      	mov	r5, r2
  if (queue->queue_write_idx>=queue->queue_read_idx)
 804e25a:	8842      	ldrh	r2, [r0, #2]
 804e25c:	429a      	cmp	r2, r3
{
 804e25e:	460e      	mov	r6, r1
    free_size=queue->queue_size-(queue->queue_write_idx-queue->queue_read_idx); 
 804e260:	bf24      	itt	cs
 804e262:	88c1      	ldrhcs	r1, [r0, #6]
 804e264:	185b      	addcs	r3, r3, r1
  if ( queue->queue_full==1)
 804e266:	7b01      	ldrb	r1, [r0, #12]
    free_size=(queue->queue_read_idx-queue->queue_write_idx); 
 804e268:	1a9b      	subs	r3, r3, r2
    free_size=0;
 804e26a:	2901      	cmp	r1, #1
    free_size=(queue->queue_read_idx-queue->queue_write_idx); 
 804e26c:	b21b      	sxth	r3, r3
  if ((buff_size+ELEMENT_SIZE_LEN<=free_buff_len)&& 
 804e26e:	f105 0101 	add.w	r1, r5, #1
    free_size=0;
 804e272:	bf08      	it	eq
 804e274:	2300      	moveq	r3, #0
  if ((buff_size+ELEMENT_SIZE_LEN<=free_buff_len)&& 
 804e276:	4299      	cmp	r1, r3
{
 804e278:	4604      	mov	r4, r0
  if ((buff_size+ELEMENT_SIZE_LEN<=free_buff_len)&& 
 804e27a:	da2c      	bge.n	804e2d6 <circular_queue_add+0x82>
      ((queue->queue_write_idx+buff_size+ELEMENT_SIZE_LEN<=queue->queue_size) 
 804e27c:	88c1      	ldrh	r1, [r0, #6]
 804e27e:	18a8      	adds	r0, r5, r2
 804e280:	3001      	adds	r0, #1
  if ((buff_size+ELEMENT_SIZE_LEN<=free_buff_len)&& 
 804e282:	4288      	cmp	r0, r1
 804e284:	db02      	blt.n	804e28c <circular_queue_add+0x38>
        || (queue->queue_write_idx>=queue->queue_size-ELEMENT_SIZE_LEN))) /*elementSize cut in 2 or elementSize at Top*/
 804e286:	3902      	subs	r1, #2
 804e288:	428a      	cmp	r2, r1
 804e28a:	db24      	blt.n	804e2d6 <circular_queue_add+0x82>
    add_elementSize_and_inc_writeIdx(queue, buff_size);
 804e28c:	4629      	mov	r1, r5
 804e28e:	4620      	mov	r0, r4
 804e290:	f7ff ffc0 	bl	804e214 <add_elementSize_and_inc_writeIdx>
    queue_copy(queue->queue_buff+queue->queue_write_idx,buff,buff_size);
 804e294:	8863      	ldrh	r3, [r4, #2]
 804e296:	1e5a      	subs	r2, r3, #1
 804e298:	68a3      	ldr	r3, [r4, #8]
 804e29a:	4413      	add	r3, r2
 804e29c:	1972      	adds	r2, r6, r5
  while(size--)
 804e29e:	42b2      	cmp	r2, r6
 804e2a0:	d114      	bne.n	804e2cc <circular_queue_add+0x78>
    queue->queue_write_idx+=buff_size;
 804e2a2:	8862      	ldrh	r2, [r4, #2]
    if (queue->queue_write_idx==queue->queue_size)
 804e2a4:	88e3      	ldrh	r3, [r4, #6]
    queue->queue_write_idx+=buff_size;
 804e2a6:	4415      	add	r5, r2
 804e2a8:	b2ad      	uxth	r5, r5
    if (queue->queue_write_idx==queue->queue_size)
 804e2aa:	42ab      	cmp	r3, r5
        queue->queue_write_idx=0;
 804e2ac:	bf08      	it	eq
 804e2ae:	2300      	moveq	r3, #0
    queue->queue_write_idx+=buff_size;
 804e2b0:	8065      	strh	r5, [r4, #2]
        queue->queue_write_idx=0;
 804e2b2:	bf08      	it	eq
 804e2b4:	8063      	strheq	r3, [r4, #2]
    queue->queue_nb_element++; 
 804e2b6:	88a3      	ldrh	r3, [r4, #4]
    if (queue->queue_write_idx== queue->queue_read_idx)
 804e2b8:	8862      	ldrh	r2, [r4, #2]
    queue->queue_nb_element++; 
 804e2ba:	3301      	adds	r3, #1
 804e2bc:	80a3      	strh	r3, [r4, #4]
    if (queue->queue_write_idx== queue->queue_read_idx)
 804e2be:	8823      	ldrh	r3, [r4, #0]
 804e2c0:	429a      	cmp	r2, r3
      queue->queue_full=1;
 804e2c2:	bf04      	itt	eq
 804e2c4:	2301      	moveq	r3, #1
 804e2c6:	7323      	strbeq	r3, [r4, #12]
    status=0;
 804e2c8:	2000      	movs	r0, #0
}
 804e2ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    *out++= *in++;
 804e2cc:	f816 1b01 	ldrb.w	r1, [r6], #1
 804e2d0:	f803 1f01 	strb.w	r1, [r3, #1]!
 804e2d4:	e7e3      	b.n	804e29e <circular_queue_add+0x4a>
  else if (buff_size+2*ELEMENT_SIZE_LEN<=free_buff_len)
 804e2d6:	1ce9      	adds	r1, r5, #3
 804e2d8:	428b      	cmp	r3, r1
 804e2da:	dd31      	ble.n	804e340 <circular_queue_add+0xec>
    uint16_t top_size = queue->queue_size-(queue->queue_write_idx+ELEMENT_SIZE_LEN);
 804e2dc:	88e7      	ldrh	r7, [r4, #6]
 804e2de:	3f02      	subs	r7, #2
 804e2e0:	1abf      	subs	r7, r7, r2
 804e2e2:	b2bf      	uxth	r7, r7
    add_elementSize_and_inc_writeIdx(queue,top_size);
 804e2e4:	4639      	mov	r1, r7
 804e2e6:	4620      	mov	r0, r4
 804e2e8:	f7ff ff94 	bl	804e214 <add_elementSize_and_inc_writeIdx>
    queue_copy(queue->queue_buff+queue->queue_write_idx,buff,top_size);
 804e2ec:	8863      	ldrh	r3, [r4, #2]
 804e2ee:	1e5a      	subs	r2, r3, #1
 804e2f0:	68a3      	ldr	r3, [r4, #8]
 804e2f2:	4413      	add	r3, r2
 804e2f4:	19f2      	adds	r2, r6, r7
  while(size--)
 804e2f6:	4296      	cmp	r6, r2
 804e2f8:	d118      	bne.n	804e32c <circular_queue_add+0xd8>
    buff_size-=top_size;
 804e2fa:	1bed      	subs	r5, r5, r7
    queue->queue_write_idx=0;
 804e2fc:	2300      	movs	r3, #0
    buff_size-=top_size;
 804e2fe:	b2ad      	uxth	r5, r5
    queue->queue_write_idx=0;
 804e300:	8063      	strh	r3, [r4, #2]
    add_elementSize_and_inc_writeIdx(queue, buff_size);
 804e302:	4629      	mov	r1, r5
 804e304:	4620      	mov	r0, r4
 804e306:	f7ff ff85 	bl	804e214 <add_elementSize_and_inc_writeIdx>
    queue_copy(queue->queue_buff+queue->queue_write_idx,buff+top_size,buff_size);
 804e30a:	8863      	ldrh	r3, [r4, #2]
 804e30c:	1e5a      	subs	r2, r3, #1
 804e30e:	68a3      	ldr	r3, [r4, #8]
 804e310:	4413      	add	r3, r2
 804e312:	1972      	adds	r2, r6, r5
  while(size--)
 804e314:	42b2      	cmp	r2, r6
 804e316:	d10e      	bne.n	804e336 <circular_queue_add+0xe2>
    queue->queue_nb_element+=2;
 804e318:	88a3      	ldrh	r3, [r4, #4]
    queue->queue_write_idx+=buff_size;
 804e31a:	8862      	ldrh	r2, [r4, #2]
    queue->queue_nb_element+=2;
 804e31c:	3302      	adds	r3, #2
    queue->queue_write_idx+=buff_size;
 804e31e:	4415      	add	r5, r2
    queue->queue_nb_element+=2;
 804e320:	80a3      	strh	r3, [r4, #4]
    if (queue->queue_write_idx== queue->queue_read_idx)
 804e322:	8823      	ldrh	r3, [r4, #0]
    queue->queue_write_idx+=buff_size;
 804e324:	b2ad      	uxth	r5, r5
 804e326:	8065      	strh	r5, [r4, #2]
    if (queue->queue_write_idx== queue->queue_read_idx)
 804e328:	42ab      	cmp	r3, r5
 804e32a:	e7ca      	b.n	804e2c2 <circular_queue_add+0x6e>
    *out++= *in++;
 804e32c:	f816 1b01 	ldrb.w	r1, [r6], #1
 804e330:	f803 1f01 	strb.w	r1, [r3, #1]!
 804e334:	e7df      	b.n	804e2f6 <circular_queue_add+0xa2>
 804e336:	f816 1b01 	ldrb.w	r1, [r6], #1
 804e33a:	f803 1f01 	strb.w	r1, [r3, #1]!
 804e33e:	e7e9      	b.n	804e314 <circular_queue_add+0xc0>
    status=-1;
 804e340:	f04f 30ff 	mov.w	r0, #4294967295
  return status;
 804e344:	e7c1      	b.n	804e2ca <circular_queue_add+0x76>

0804e346 <circular_queue_get>:
  if (queue->queue_nb_element==0)
 804e346:	8883      	ldrh	r3, [r0, #4]
{
 804e348:	b570      	push	{r4, r5, r6, lr}
  if (queue->queue_nb_element==0)
 804e34a:	b1ab      	cbz	r3, 804e378 <circular_queue_get+0x32>
    uint16_t read_idx=queue->queue_read_idx;
 804e34c:	8805      	ldrh	r5, [r0, #0]
    size=(uint16_t) queue->queue_buff[read_idx++]<<8;
 804e34e:	6884      	ldr	r4, [r0, #8]
 804e350:	1c6b      	adds	r3, r5, #1
 804e352:	5d66      	ldrb	r6, [r4, r5]
    if (read_idx==queue->queue_size)
 804e354:	88c5      	ldrh	r5, [r0, #6]
    size=(uint16_t) queue->queue_buff[read_idx++]<<8;
 804e356:	b29b      	uxth	r3, r3
      read_idx=0;
 804e358:	429d      	cmp	r5, r3
 804e35a:	bf08      	it	eq
 804e35c:	2300      	moveq	r3, #0
    size|=(uint16_t) queue->queue_buff[read_idx++];
 804e35e:	1c58      	adds	r0, r3, #1
 804e360:	b280      	uxth	r0, r0
 804e362:	5ce3      	ldrb	r3, [r4, r3]
      read_idx=0;
 804e364:	4285      	cmp	r5, r0
 804e366:	bf08      	it	eq
 804e368:	2000      	moveq	r0, #0
    *buff= queue->queue_buff+read_idx;
 804e36a:	4420      	add	r0, r4
    size|=(uint16_t) queue->queue_buff[read_idx++];
 804e36c:	ea43 2306 	orr.w	r3, r3, r6, lsl #8
    *buff= queue->queue_buff+read_idx;
 804e370:	6008      	str	r0, [r1, #0]
    * buff_size=size;
 804e372:	8013      	strh	r3, [r2, #0]
    status=0;
 804e374:	2000      	movs	r0, #0
}
 804e376:	bd70      	pop	{r4, r5, r6, pc}
    status=-1;
 804e378:	f04f 30ff 	mov.w	r0, #4294967295
  return status;
 804e37c:	e7fb      	b.n	804e376 <circular_queue_get+0x30>

0804e37e <circular_queue_remove>:
  if (queue->queue_nb_element==0)
 804e37e:	8882      	ldrh	r2, [r0, #4]
{
 804e380:	b570      	push	{r4, r5, r6, lr}
  if (queue->queue_nb_element==0)
 804e382:	b322      	cbz	r2, 804e3ce <circular_queue_remove+0x50>
    size=(uint16_t) queue->queue_buff[queue->queue_read_idx++]<<8;
 804e384:	8803      	ldrh	r3, [r0, #0]
    if (queue->queue_read_idx==queue->queue_size)
 804e386:	88c4      	ldrh	r4, [r0, #6]
    size=(uint16_t) queue->queue_buff[queue->queue_read_idx++]<<8;
 804e388:	6886      	ldr	r6, [r0, #8]
 804e38a:	1c59      	adds	r1, r3, #1
 804e38c:	b289      	uxth	r1, r1
    if (queue->queue_read_idx==queue->queue_size)
 804e38e:	42a1      	cmp	r1, r4
    size=(uint16_t) queue->queue_buff[queue->queue_read_idx++]<<8;
 804e390:	8001      	strh	r1, [r0, #0]
      queue->queue_read_idx=0;
 804e392:	bf08      	it	eq
 804e394:	2100      	moveq	r1, #0
    size=(uint16_t) queue->queue_buff[queue->queue_read_idx++]<<8;
 804e396:	5cf3      	ldrb	r3, [r6, r3]
      queue->queue_read_idx=0;
 804e398:	bf08      	it	eq
 804e39a:	8001      	strheq	r1, [r0, #0]
    size|=(uint16_t) queue->queue_buff[queue->queue_read_idx++];
 804e39c:	8805      	ldrh	r5, [r0, #0]
 804e39e:	1c69      	adds	r1, r5, #1
 804e3a0:	b289      	uxth	r1, r1
    if (queue->queue_read_idx==queue->queue_size)
 804e3a2:	428c      	cmp	r4, r1
    size|=(uint16_t) queue->queue_buff[queue->queue_read_idx++];
 804e3a4:	8001      	strh	r1, [r0, #0]
      queue->queue_read_idx=0;
 804e3a6:	bf08      	it	eq
 804e3a8:	2100      	moveq	r1, #0
    size|=(uint16_t) queue->queue_buff[queue->queue_read_idx++];
 804e3aa:	5d75      	ldrb	r5, [r6, r5]
      queue->queue_read_idx=0;
 804e3ac:	bf08      	it	eq
 804e3ae:	8001      	strheq	r1, [r0, #0]
    queue->queue_read_idx+=size;
 804e3b0:	8801      	ldrh	r1, [r0, #0]
    size=(uint16_t) queue->queue_buff[queue->queue_read_idx++]<<8;
 804e3b2:	021b      	lsls	r3, r3, #8
    size|=(uint16_t) queue->queue_buff[queue->queue_read_idx++];
 804e3b4:	432b      	orrs	r3, r5
    queue->queue_read_idx+=size;
 804e3b6:	440b      	add	r3, r1
 804e3b8:	b29b      	uxth	r3, r3
    if (queue->queue_read_idx==queue->queue_size)
 804e3ba:	429c      	cmp	r4, r3
        queue->queue_read_idx=0;
 804e3bc:	bf08      	it	eq
 804e3be:	2300      	moveq	r3, #0
 804e3c0:	8003      	strh	r3, [r0, #0]
    queue->queue_nb_element--;
 804e3c2:	3a01      	subs	r2, #1
    queue->queue_full=0;
 804e3c4:	2300      	movs	r3, #0
    queue->queue_nb_element--;
 804e3c6:	8082      	strh	r2, [r0, #4]
    queue->queue_full=0;
 804e3c8:	7303      	strb	r3, [r0, #12]
    status=0;
 804e3ca:	4618      	mov	r0, r3
}
 804e3cc:	bd70      	pop	{r4, r5, r6, pc}
      status=-1;
 804e3ce:	f04f 30ff 	mov.w	r0, #4294967295
  return status;
 804e3d2:	e7fb      	b.n	804e3cc <circular_queue_remove+0x4e>

0804e3d4 <circular_queue_sense>:
  if (queue->queue_nb_element==0)
 804e3d4:	8880      	ldrh	r0, [r0, #4]
 804e3d6:	fab0 f080 	clz	r0, r0
 804e3da:	0940      	lsrs	r0, r0, #5
}
 804e3dc:	4240      	negs	r0, r0
 804e3de:	4770      	bx	lr

0804e3e0 <SysTimeAdd>:
static void CalendarDiv60( uint32_t in, uint32_t* out, uint32_t* remainder );

const char *WeekDayString[]={ "Sun", "Mon", "Tue", "Wed", "Thu", "Fri", "Sat" };

SysTime_t SysTimeAdd( SysTime_t a, SysTime_t b )
{
 804e3e0:	b082      	sub	sp, #8
 804e3e2:	b082      	sub	sp, #8
 804e3e4:	f10d 0c08 	add.w	ip, sp, #8
 804e3e8:	e90c 0006 	stmdb	ip, {r1, r2}
    SysTime_t c =  { .Seconds = 0, .SubSeconds = 0 };

    c.Seconds = a.Seconds + b.Seconds;
 804e3ec:	9a00      	ldr	r2, [sp, #0]
    c.SubSeconds = a.SubSeconds + b.SubSeconds;
 804e3ee:	f8bd 1010 	ldrh.w	r1, [sp, #16]
{
 804e3f2:	9303      	str	r3, [sp, #12]
    c.Seconds = a.Seconds + b.Seconds;
 804e3f4:	4413      	add	r3, r2
    c.SubSeconds = a.SubSeconds + b.SubSeconds;
 804e3f6:	f8bd 2004 	ldrh.w	r2, [sp, #4]
 804e3fa:	440a      	add	r2, r1
 804e3fc:	b292      	uxth	r2, r2
 804e3fe:	b211      	sxth	r1, r2
    if( c.SubSeconds >= 1000 )
 804e400:	f5b1 7f7a 	cmp.w	r1, #1000	; 0x3e8
    {
        c.Seconds++;
        c.SubSeconds -= 1000;
 804e404:	bfa2      	ittt	ge
 804e406:	f5a2 727a 	subge.w	r2, r2, #1000	; 0x3e8
        c.Seconds++;
 804e40a:	3301      	addge	r3, #1
        c.SubSeconds -= 1000;
 804e40c:	b211      	sxthge	r1, r2
    }
    return c;
 804e40e:	6003      	str	r3, [r0, #0]
 804e410:	8081      	strh	r1, [r0, #4]
}
 804e412:	b002      	add	sp, #8
 804e414:	b002      	add	sp, #8
 804e416:	4770      	bx	lr

0804e418 <SysTimeSub>:

SysTime_t SysTimeSub( SysTime_t a, SysTime_t b )
{
 804e418:	b082      	sub	sp, #8
 804e41a:	b082      	sub	sp, #8
 804e41c:	f10d 0c08 	add.w	ip, sp, #8
 804e420:	e90c 0006 	stmdb	ip, {r1, r2}
    SysTime_t c = { .Seconds = 0, .SubSeconds = 0 };

    c.Seconds = a.Seconds - b.Seconds;
 804e424:	9a00      	ldr	r2, [sp, #0]
    c.SubSeconds = a.SubSeconds - b.SubSeconds;
 804e426:	f8bd 1010 	ldrh.w	r1, [sp, #16]
{
 804e42a:	9303      	str	r3, [sp, #12]
    c.Seconds = a.Seconds - b.Seconds;
 804e42c:	1ad3      	subs	r3, r2, r3
    c.SubSeconds = a.SubSeconds - b.SubSeconds;
 804e42e:	f8bd 2004 	ldrh.w	r2, [sp, #4]
 804e432:	1a52      	subs	r2, r2, r1
 804e434:	b292      	uxth	r2, r2
 804e436:	b211      	sxth	r1, r2
    if( c.SubSeconds < 0 )
 804e438:	2900      	cmp	r1, #0
    {
        c.Seconds--;
        c.SubSeconds += 1000;
 804e43a:	bfbe      	ittt	lt
 804e43c:	f502 727a 	addlt.w	r2, r2, #1000	; 0x3e8
        c.Seconds--;
 804e440:	f103 33ff 	addlt.w	r3, r3, #4294967295
        c.SubSeconds += 1000;
 804e444:	b211      	sxthlt	r1, r2
    }
    return c;
 804e446:	6003      	str	r3, [r0, #0]
 804e448:	8081      	strh	r1, [r0, #4]
}
 804e44a:	b002      	add	sp, #8
 804e44c:	b002      	add	sp, #8
 804e44e:	4770      	bx	lr

0804e450 <SysTimeSet>:

void SysTimeSet( SysTime_t sysTime )
{
 804e450:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 804e452:	466b      	mov	r3, sp
 804e454:	e883 0003 	stmia.w	r3, {r0, r1}
    SysTime_t DeltaTime;
  
    SysTime_t calendarTime = { .Seconds = 0, .SubSeconds = 0 };
 804e458:	a804      	add	r0, sp, #16
 804e45a:	2300      	movs	r3, #0
 804e45c:	f820 3d04 	strh.w	r3, [r0, #-4]!
 804e460:	9302      	str	r3, [sp, #8]

    calendarTime.Seconds = HW_RTC_GetCalendarTime( ( uint16_t* )&calendarTime.SubSeconds );
 804e462:	f000 ffa3 	bl	804f3ac <HW_RTC_GetCalendarTime>
    c.Seconds = a.Seconds - b.Seconds;
 804e466:	9b00      	ldr	r3, [sp, #0]
    c.SubSeconds = a.SubSeconds - b.SubSeconds;
 804e468:	f8bd 100c 	ldrh.w	r1, [sp, #12]
    calendarTime.Seconds = HW_RTC_GetCalendarTime( ( uint16_t* )&calendarTime.SubSeconds );
 804e46c:	9002      	str	r0, [sp, #8]
    c.Seconds = a.Seconds - b.Seconds;
 804e46e:	1a18      	subs	r0, r3, r0
    c.SubSeconds = a.SubSeconds - b.SubSeconds;
 804e470:	f8bd 3004 	ldrh.w	r3, [sp, #4]
 804e474:	1a5b      	subs	r3, r3, r1
 804e476:	b29b      	uxth	r3, r3
 804e478:	b219      	sxth	r1, r3
    if( c.SubSeconds < 0 )
 804e47a:	2900      	cmp	r1, #0
        c.SubSeconds += 1000;
 804e47c:	bfbe      	ittt	lt
 804e47e:	f503 737a 	addlt.w	r3, r3, #1000	; 0x3e8
        c.Seconds--;
 804e482:	f100 30ff 	addlt.w	r0, r0, #4294967295
        c.SubSeconds += 1000;
 804e486:	b219      	sxthlt	r1, r3

    // sysTime is epoch
    DeltaTime = SysTimeSub( sysTime, calendarTime );

    HW_RTC_BKUPWrite( DeltaTime.Seconds, ( uint32_t )DeltaTime.SubSeconds );
 804e488:	f000 ffa4 	bl	804f3d4 <HW_RTC_BKUPWrite>
}
 804e48c:	b005      	add	sp, #20
 804e48e:	f85d fb04 	ldr.w	pc, [sp], #4

0804e492 <SysTimeGet>:

SysTime_t SysTimeGet( void )
{
 804e492:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 804e494:	4604      	mov	r4, r0
    SysTime_t calendarTime = { .Seconds = 0, .SubSeconds = 0 };
 804e496:	a804      	add	r0, sp, #16
 804e498:	2300      	movs	r3, #0
 804e49a:	f820 3d0c 	strh.w	r3, [r0, #-12]!
 804e49e:	9300      	str	r3, [sp, #0]
    SysTime_t sysTime = { .Seconds = 0, .SubSeconds = 0 };
    SysTime_t DeltaTime;

    calendarTime.Seconds = HW_RTC_GetCalendarTime( ( uint16_t* )&calendarTime.SubSeconds );
 804e4a0:	f000 ff84 	bl	804f3ac <HW_RTC_GetCalendarTime>

    HW_RTC_BKUPRead( &DeltaTime.Seconds, ( uint32_t* )&DeltaTime.SubSeconds );
 804e4a4:	a903      	add	r1, sp, #12
    calendarTime.Seconds = HW_RTC_GetCalendarTime( ( uint16_t* )&calendarTime.SubSeconds );
 804e4a6:	9000      	str	r0, [sp, #0]
    HW_RTC_BKUPRead( &DeltaTime.Seconds, ( uint32_t* )&DeltaTime.SubSeconds );
 804e4a8:	a802      	add	r0, sp, #8
 804e4aa:	f000 ffa5 	bl	804f3f8 <HW_RTC_BKUPRead>
    c.Seconds = a.Seconds + b.Seconds;
 804e4ae:	9b00      	ldr	r3, [sp, #0]
 804e4b0:	9a02      	ldr	r2, [sp, #8]
    c.SubSeconds = a.SubSeconds + b.SubSeconds;
 804e4b2:	f8bd 1004 	ldrh.w	r1, [sp, #4]
    c.Seconds = a.Seconds + b.Seconds;
 804e4b6:	441a      	add	r2, r3
    c.SubSeconds = a.SubSeconds + b.SubSeconds;
 804e4b8:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 804e4bc:	440b      	add	r3, r1
 804e4be:	b29b      	uxth	r3, r3
 804e4c0:	b219      	sxth	r1, r3
    if( c.SubSeconds >= 1000 )
 804e4c2:	f5b1 7f7a 	cmp.w	r1, #1000	; 0x3e8
        c.SubSeconds -= 1000;
 804e4c6:	bfa2      	ittt	ge
 804e4c8:	f5a3 737a 	subge.w	r3, r3, #1000	; 0x3e8
        c.Seconds++;
 804e4cc:	3201      	addge	r2, #1
        c.SubSeconds -= 1000;
 804e4ce:	b219      	sxthge	r1, r3

    sysTime = SysTimeAdd( DeltaTime, calendarTime );

    return sysTime;
}
 804e4d0:	4620      	mov	r0, r4
    return sysTime;
 804e4d2:	6022      	str	r2, [r4, #0]
 804e4d4:	80a1      	strh	r1, [r4, #4]
}
 804e4d6:	b004      	add	sp, #16
 804e4d8:	bd10      	pop	{r4, pc}

0804e4da <SysTimeGetMcuTime>:


SysTime_t SysTimeGetMcuTime( void )
{
 804e4da:	b537      	push	{r0, r1, r2, r4, r5, lr}
    SysTime_t calendarTime = { .Seconds = 0, .SubSeconds = 0 };
 804e4dc:	2300      	movs	r3, #0
{
 804e4de:	4604      	mov	r4, r0

    calendarTime.Seconds = HW_RTC_GetCalendarTime( ( uint16_t* )&calendarTime.SubSeconds );
 804e4e0:	a801      	add	r0, sp, #4
    SysTime_t calendarTime = { .Seconds = 0, .SubSeconds = 0 };
 804e4e2:	9300      	str	r3, [sp, #0]
 804e4e4:	f8ad 3004 	strh.w	r3, [sp, #4]
    calendarTime.Seconds = HW_RTC_GetCalendarTime( ( uint16_t* )&calendarTime.SubSeconds );
 804e4e8:	f000 ff60 	bl	804f3ac <HW_RTC_GetCalendarTime>
 804e4ec:	466d      	mov	r5, sp
 804e4ee:	9000      	str	r0, [sp, #0]
    
    return calendarTime;
 804e4f0:	e895 0003 	ldmia.w	r5, {r0, r1}
 804e4f4:	e884 0003 	stmia.w	r4, {r0, r1}
}
 804e4f8:	4620      	mov	r0, r4
 804e4fa:	b003      	add	sp, #12
 804e4fc:	bd30      	pop	{r4, r5, pc}

0804e4fe <TimerSetTimeout>:
    cur = cur->Next;
  }
  return false;
}
static void TimerSetTimeout( TimerEvent_t *obj )
{
 804e4fe:	b570      	push	{r4, r5, r6, lr}
 804e500:	4604      	mov	r4, r0
  int32_t minTicks= HW_RTC_GetMinimumTimeout( );
 804e502:	f000 fd11 	bl	804ef28 <HW_RTC_GetMinimumTimeout>
  obj->IsNext2Expire = true; 
 804e506:	2301      	movs	r3, #1
 804e508:	7263      	strb	r3, [r4, #9]
  int32_t minTicks= HW_RTC_GetMinimumTimeout( );
 804e50a:	4605      	mov	r5, r0

  // In case deadline too soon
  if(obj->Timestamp  < (HW_RTC_GetTimerElapsedTime(  ) + minTicks) )
 804e50c:	6826      	ldr	r6, [r4, #0]
 804e50e:	f000 fd21 	bl	804ef54 <HW_RTC_GetTimerElapsedTime>
 804e512:	4428      	add	r0, r5
 804e514:	4286      	cmp	r6, r0
 804e516:	d203      	bcs.n	804e520 <TimerSetTimeout+0x22>
  {
    obj->Timestamp = HW_RTC_GetTimerElapsedTime(  ) + minTicks;
 804e518:	f000 fd1c 	bl	804ef54 <HW_RTC_GetTimerElapsedTime>
 804e51c:	4428      	add	r0, r5
 804e51e:	6020      	str	r0, [r4, #0]
  }
  HW_RTC_SetAlarm( obj->Timestamp );
 804e520:	6820      	ldr	r0, [r4, #0]
}
 804e522:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  HW_RTC_SetAlarm( obj->Timestamp );
 804e526:	f000 bd41 	b.w	804efac <HW_RTC_SetAlarm>
	...

0804e52c <TimerInsertNewHeadTimer>:
  obj->Next = NULL;
}

static void TimerInsertNewHeadTimer( TimerEvent_t *obj )
{
  TimerEvent_t* cur = TimerListHead;
 804e52c:	4b04      	ldr	r3, [pc, #16]	; (804e540 <TimerInsertNewHeadTimer+0x14>)
 804e52e:	681a      	ldr	r2, [r3, #0]

  if( cur != NULL )
 804e530:	b10a      	cbz	r2, 804e536 <TimerInsertNewHeadTimer+0xa>
  {
    cur->IsNext2Expire = false;
 804e532:	2100      	movs	r1, #0
 804e534:	7251      	strb	r1, [r2, #9]
  }

  obj->Next = cur;
 804e536:	6142      	str	r2, [r0, #20]
  TimerListHead = obj;
 804e538:	6018      	str	r0, [r3, #0]
  TimerSetTimeout( TimerListHead );
 804e53a:	f7ff bfe0 	b.w	804e4fe <TimerSetTimeout>
 804e53e:	bf00      	nop
 804e540:	20003678 	.word	0x20003678

0804e544 <TimerInit>:
  obj->Timestamp = 0;
 804e544:	2300      	movs	r3, #0
  obj->ReloadValue = 0;
 804e546:	e9c0 3300 	strd	r3, r3, [r0]
  obj->IsStarted = false;
 804e54a:	7203      	strb	r3, [r0, #8]
  obj->IsNext2Expire = false;
 804e54c:	7243      	strb	r3, [r0, #9]
  obj->Context = NULL;
 804e54e:	e9c0 1303 	strd	r1, r3, [r0, #12]
  obj->Next = NULL;
 804e552:	6143      	str	r3, [r0, #20]
}
 804e554:	4770      	bx	lr
	...

0804e558 <TimerStart>:
{
 804e558:	b570      	push	{r4, r5, r6, lr}
 804e55a:	4604      	mov	r4, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 804e55c:	f3ef 8510 	mrs	r5, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 804e560:	b672      	cpsid	i
  if( ( obj == NULL ) || ( TimerExists( obj ) == true ) )
 804e562:	b170      	cbz	r0, 804e582 <TimerStart+0x2a>
  TimerEvent_t* cur = TimerListHead;
 804e564:	4e16      	ldr	r6, [pc, #88]	; (804e5c0 <TimerStart+0x68>)
 804e566:	6831      	ldr	r1, [r6, #0]
 804e568:	460b      	mov	r3, r1
  while( cur != NULL )
 804e56a:	b96b      	cbnz	r3, 804e588 <TimerStart+0x30>
  obj->Timestamp = obj->ReloadValue;
 804e56c:	6862      	ldr	r2, [r4, #4]
 804e56e:	6022      	str	r2, [r4, #0]
  obj->IsStarted = true;
 804e570:	2201      	movs	r2, #1
 804e572:	7222      	strb	r2, [r4, #8]
  obj->IsNext2Expire = false;
 804e574:	7263      	strb	r3, [r4, #9]
  if( TimerListHead == NULL )
 804e576:	b959      	cbnz	r1, 804e590 <TimerStart+0x38>
    HW_RTC_SetTimerContext( );
 804e578:	f000 fdfc 	bl	804f174 <HW_RTC_SetTimerContext>
      TimerInsertNewHeadTimer( obj);
 804e57c:	4620      	mov	r0, r4
 804e57e:	f7ff ffd5 	bl	804e52c <TimerInsertNewHeadTimer>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 804e582:	f385 8810 	msr	PRIMASK, r5
}
 804e586:	bd70      	pop	{r4, r5, r6, pc}
    if( cur == obj )
 804e588:	429c      	cmp	r4, r3
 804e58a:	d0fa      	beq.n	804e582 <TimerStart+0x2a>
    cur = cur->Next;
 804e58c:	695b      	ldr	r3, [r3, #20]
 804e58e:	e7ec      	b.n	804e56a <TimerStart+0x12>
    elapsedTime = HW_RTC_GetTimerElapsedTime( );
 804e590:	f000 fce0 	bl	804ef54 <HW_RTC_GetTimerElapsedTime>
    obj->Timestamp += elapsedTime;
 804e594:	6823      	ldr	r3, [r4, #0]
 804e596:	4418      	add	r0, r3
    if( obj->Timestamp < TimerListHead->Timestamp )
 804e598:	6833      	ldr	r3, [r6, #0]
    obj->Timestamp += elapsedTime;
 804e59a:	6020      	str	r0, [r4, #0]
    if( obj->Timestamp < TimerListHead->Timestamp )
 804e59c:	681a      	ldr	r2, [r3, #0]
 804e59e:	4290      	cmp	r0, r2
 804e5a0:	d3ec      	bcc.n	804e57c <TimerStart+0x24>
  TimerEvent_t* next = TimerListHead->Next;
 804e5a2:	695a      	ldr	r2, [r3, #20]
  while (cur->Next != NULL )
 804e5a4:	6959      	ldr	r1, [r3, #20]
 804e5a6:	b911      	cbnz	r1, 804e5ae <TimerStart+0x56>
  cur->Next = obj;
 804e5a8:	615c      	str	r4, [r3, #20]
  obj->Next = NULL;
 804e5aa:	6161      	str	r1, [r4, #20]
 804e5ac:	e7e9      	b.n	804e582 <TimerStart+0x2a>
    if( obj->Timestamp  > next->Timestamp )
 804e5ae:	6811      	ldr	r1, [r2, #0]
 804e5b0:	4288      	cmp	r0, r1
 804e5b2:	d902      	bls.n	804e5ba <TimerStart+0x62>
        next = next->Next;
 804e5b4:	4613      	mov	r3, r2
 804e5b6:	6952      	ldr	r2, [r2, #20]
 804e5b8:	e7f4      	b.n	804e5a4 <TimerStart+0x4c>
        cur->Next = obj;
 804e5ba:	615c      	str	r4, [r3, #20]
        obj->Next = next;
 804e5bc:	6162      	str	r2, [r4, #20]
 804e5be:	e7e0      	b.n	804e582 <TimerStart+0x2a>
 804e5c0:	20003678 	.word	0x20003678

0804e5c4 <TimerIrqHandler>:
{
 804e5c4:	b570      	push	{r4, r5, r6, lr}
  uint32_t old =  HW_RTC_GetTimerContext( );
 804e5c6:	f000 feeb 	bl	804f3a0 <HW_RTC_GetTimerContext>
  if ( TimerListHead != NULL )
 804e5ca:	4c1b      	ldr	r4, [pc, #108]	; (804e638 <TimerIrqHandler+0x74>)
  uint32_t old =  HW_RTC_GetTimerContext( );
 804e5cc:	4605      	mov	r5, r0
  uint32_t now =  HW_RTC_SetTimerContext( );
 804e5ce:	f000 fdd1 	bl	804f174 <HW_RTC_SetTimerContext>
  if ( TimerListHead != NULL )
 804e5d2:	6822      	ldr	r2, [r4, #0]
 804e5d4:	b19a      	cbz	r2, 804e5fe <TimerIrqHandler+0x3a>
  uint32_t DeltaContext = now - old; //intentionnal wrap around
 804e5d6:	1b40      	subs	r0, r0, r5
 804e5d8:	4613      	mov	r3, r2
        next->Timestamp = 0 ;
 804e5da:	2500      	movs	r5, #0
    for (cur=TimerListHead; cur->Next != NULL; cur= cur->Next)
 804e5dc:	695b      	ldr	r3, [r3, #20]
 804e5de:	b92b      	cbnz	r3, 804e5ec <TimerIrqHandler+0x28>
    cur->IsStarted = false;
 804e5e0:	7213      	strb	r3, [r2, #8]
    exec_cb( cur->Callback, cur->Context );
 804e5e2:	68d3      	ldr	r3, [r2, #12]
    TimerListHead = TimerListHead->Next;
 804e5e4:	6951      	ldr	r1, [r2, #20]
 804e5e6:	6021      	str	r1, [r4, #0]
    exec_cb( cur->Callback, cur->Context );
 804e5e8:	b93b      	cbnz	r3, 804e5fa <TimerIrqHandler+0x36>
 804e5ea:	e7fe      	b.n	804e5ea <TimerIrqHandler+0x26>
      if (next->Timestamp > DeltaContext)
 804e5ec:	6819      	ldr	r1, [r3, #0]
 804e5ee:	4281      	cmp	r1, r0
        next->Timestamp -= DeltaContext;
 804e5f0:	bf86      	itte	hi
 804e5f2:	1a09      	subhi	r1, r1, r0
 804e5f4:	6019      	strhi	r1, [r3, #0]
        next->Timestamp = 0 ;
 804e5f6:	601d      	strls	r5, [r3, #0]
 804e5f8:	e7f0      	b.n	804e5dc <TimerIrqHandler+0x18>
    exec_cb( cur->Callback, cur->Context );
 804e5fa:	6910      	ldr	r0, [r2, #16]
 804e5fc:	4798      	blx	r3
   cur->IsStarted = false;
 804e5fe:	2600      	movs	r6, #0
  while( ( TimerListHead != NULL ) && ( TimerListHead->Timestamp < HW_RTC_GetTimerElapsedTime(  )  ))
 804e600:	6823      	ldr	r3, [r4, #0]
 804e602:	b92b      	cbnz	r3, 804e610 <TimerIrqHandler+0x4c>
  if( ( TimerListHead != NULL ) && ( TimerListHead->IsNext2Expire == false ) )
 804e604:	6820      	ldr	r0, [r4, #0]
 804e606:	b980      	cbnz	r0, 804e62a <TimerIrqHandler+0x66>
}
 804e608:	bd70      	pop	{r4, r5, r6, pc}
   exec_cb( cur->Callback, cur->Context );
 804e60a:	6918      	ldr	r0, [r3, #16]
 804e60c:	4790      	blx	r2
 804e60e:	e7f7      	b.n	804e600 <TimerIrqHandler+0x3c>
  while( ( TimerListHead != NULL ) && ( TimerListHead->Timestamp < HW_RTC_GetTimerElapsedTime(  )  ))
 804e610:	681d      	ldr	r5, [r3, #0]
 804e612:	f000 fc9f 	bl	804ef54 <HW_RTC_GetTimerElapsedTime>
 804e616:	4285      	cmp	r5, r0
 804e618:	d2f4      	bcs.n	804e604 <TimerIrqHandler+0x40>
   cur = TimerListHead;
 804e61a:	6823      	ldr	r3, [r4, #0]
   TimerListHead = TimerListHead->Next;
 804e61c:	695a      	ldr	r2, [r3, #20]
 804e61e:	6022      	str	r2, [r4, #0]
   exec_cb( cur->Callback, cur->Context );
 804e620:	68da      	ldr	r2, [r3, #12]
   cur->IsStarted = false;
 804e622:	721e      	strb	r6, [r3, #8]
   exec_cb( cur->Callback, cur->Context );
 804e624:	2a00      	cmp	r2, #0
 804e626:	d1f0      	bne.n	804e60a <TimerIrqHandler+0x46>
 804e628:	e7fe      	b.n	804e628 <TimerIrqHandler+0x64>
  if( ( TimerListHead != NULL ) && ( TimerListHead->IsNext2Expire == false ) )
 804e62a:	7a43      	ldrb	r3, [r0, #9]
 804e62c:	2b00      	cmp	r3, #0
 804e62e:	d1eb      	bne.n	804e608 <TimerIrqHandler+0x44>
}
 804e630:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    TimerSetTimeout( TimerListHead );
 804e634:	f7ff bf63 	b.w	804e4fe <TimerSetTimeout>
 804e638:	20003678 	.word	0x20003678

0804e63c <TimerStop>:
{
 804e63c:	b570      	push	{r4, r5, r6, lr}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 804e63e:	f3ef 8610 	mrs	r6, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 804e642:	b672      	cpsid	i
  TimerEvent_t* prev = TimerListHead;
 804e644:	4d10      	ldr	r5, [pc, #64]	; (804e688 <TimerStop+0x4c>)
 804e646:	682b      	ldr	r3, [r5, #0]
  if( ( TimerListHead == NULL ) || ( obj == NULL ) )
 804e648:	b103      	cbz	r3, 804e64c <TimerStop+0x10>
 804e64a:	b910      	cbnz	r0, 804e652 <TimerStop+0x16>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 804e64c:	f386 8810 	msr	PRIMASK, r6
}  
 804e650:	bd70      	pop	{r4, r5, r6, pc}
  obj->IsStarted = false;
 804e652:	2200      	movs	r2, #0
  if( TimerListHead == obj ) // Stop the Head                  
 804e654:	4283      	cmp	r3, r0
  obj->IsStarted = false;
 804e656:	7202      	strb	r2, [r0, #8]
  if( TimerListHead == obj ) // Stop the Head                  
 804e658:	d10e      	bne.n	804e678 <TimerStop+0x3c>
    if( TimerListHead->IsNext2Expire == true ) // The head is already running 
 804e65a:	7a59      	ldrb	r1, [r3, #9]
 804e65c:	695c      	ldr	r4, [r3, #20]
 804e65e:	b141      	cbz	r1, 804e672 <TimerStop+0x36>
      TimerListHead->IsNext2Expire = false;
 804e660:	725a      	strb	r2, [r3, #9]
      if( TimerListHead->Next != NULL )
 804e662:	b124      	cbz	r4, 804e66e <TimerStop+0x32>
        TimerSetTimeout( TimerListHead );
 804e664:	4620      	mov	r0, r4
        TimerListHead = TimerListHead->Next;
 804e666:	602c      	str	r4, [r5, #0]
        TimerSetTimeout( TimerListHead );
 804e668:	f7ff ff49 	bl	804e4fe <TimerSetTimeout>
 804e66c:	e7ee      	b.n	804e64c <TimerStop+0x10>
        HW_RTC_StopAlarm( );
 804e66e:	f000 fc87 	bl	804ef80 <HW_RTC_StopAlarm>
        TimerListHead = NULL;
 804e672:	602c      	str	r4, [r5, #0]
 804e674:	e7ea      	b.n	804e64c <TimerStop+0x10>
 804e676:	4613      	mov	r3, r2
        cur = cur->Next;
 804e678:	695a      	ldr	r2, [r3, #20]
    while( cur != NULL )
 804e67a:	2a00      	cmp	r2, #0
 804e67c:	d0e6      	beq.n	804e64c <TimerStop+0x10>
      if( cur == obj )
 804e67e:	4290      	cmp	r0, r2
 804e680:	d1f9      	bne.n	804e676 <TimerStop+0x3a>
        if( cur->Next != NULL )
 804e682:	6942      	ldr	r2, [r0, #20]
          prev->Next = cur;
 804e684:	615a      	str	r2, [r3, #20]
 804e686:	e7e1      	b.n	804e64c <TimerStop+0x10>
 804e688:	20003678 	.word	0x20003678

0804e68c <TimerSetValue>:
{
 804e68c:	b538      	push	{r3, r4, r5, lr}
 804e68e:	4605      	mov	r5, r0
  uint32_t ticks = HW_RTC_ms2Tick( value );
 804e690:	4608      	mov	r0, r1
 804e692:	f000 fc4b 	bl	804ef2c <HW_RTC_ms2Tick>
 804e696:	4604      	mov	r4, r0
  TimerStop( obj );
 804e698:	4628      	mov	r0, r5
 804e69a:	f7ff ffcf 	bl	804e63c <TimerStop>
  minValue = HW_RTC_GetMinimumTimeout( );
 804e69e:	f000 fc43 	bl	804ef28 <HW_RTC_GetMinimumTimeout>
 804e6a2:	42a0      	cmp	r0, r4
 804e6a4:	bf38      	it	cc
 804e6a6:	4620      	movcc	r0, r4
  obj->ReloadValue = ticks;
 804e6a8:	e9c5 0000 	strd	r0, r0, [r5]
}
 804e6ac:	bd38      	pop	{r3, r4, r5, pc}

0804e6ae <TimerGetCurrentTime>:
{
 804e6ae:	b508      	push	{r3, lr}
  uint32_t now = HW_RTC_GetTimerValue( );
 804e6b0:	f000 fc5e 	bl	804ef70 <HW_RTC_GetTimerValue>
}
 804e6b4:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  return  HW_RTC_Tick2ms(now);
 804e6b8:	f000 bc41 	b.w	804ef3e <HW_RTC_Tick2ms>

0804e6bc <TimerGetElapsedTime>:
{
 804e6bc:	b538      	push	{r3, r4, r5, lr}
  if ( past == 0 )
 804e6be:	4605      	mov	r5, r0
 804e6c0:	b150      	cbz	r0, 804e6d8 <TimerGetElapsedTime+0x1c>
  uint32_t nowInTicks = HW_RTC_GetTimerValue( );
 804e6c2:	f000 fc55 	bl	804ef70 <HW_RTC_GetTimerValue>
 804e6c6:	4604      	mov	r4, r0
  uint32_t pastInTicks = HW_RTC_ms2Tick( past );
 804e6c8:	4628      	mov	r0, r5
 804e6ca:	f000 fc2f 	bl	804ef2c <HW_RTC_ms2Tick>
  return HW_RTC_Tick2ms( nowInTicks- pastInTicks );
 804e6ce:	1a20      	subs	r0, r4, r0
}
 804e6d0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  return HW_RTC_Tick2ms( nowInTicks- pastInTicks );
 804e6d4:	f000 bc33 	b.w	804ef3e <HW_RTC_Tick2ms>
}
 804e6d8:	bd38      	pop	{r3, r4, r5, pc}
	...

0804e6dc <Trace_TxCpltCallback>:
}

/* Private Functions Definition ------------------------------------------------------*/

static void Trace_TxCpltCallback(void)
{
 804e6dc:	b513      	push	{r0, r1, r4, lr}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 804e6de:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 804e6e2:	b672      	cpsid	i

  BACKUP_PRIMASK();

  DISABLE_IRQ(); /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  /* Remove element just sent to UART */
  circular_queue_remove(&MsgTraceQueue);
 804e6e4:	480f      	ldr	r0, [pc, #60]	; (804e724 <Trace_TxCpltCallback+0x48>)
 804e6e6:	f7ff fe4a 	bl	804e37e <circular_queue_remove>
  //DBG_GPIO_SET(GPIOB, GPIO_PIN_13);
  //DBG_GPIO_RST(GPIOB, GPIO_PIN_13);
  /* Sense if new data to be sent */
  status=circular_queue_sense(&MsgTraceQueue);
 804e6ea:	480e      	ldr	r0, [pc, #56]	; (804e724 <Trace_TxCpltCallback+0x48>)
 804e6ec:	f7ff fe72 	bl	804e3d4 <circular_queue_sense>

  if ( status == 0) 
 804e6f0:	b970      	cbnz	r0, 804e710 <Trace_TxCpltCallback+0x34>
  {
    circular_queue_get(&MsgTraceQueue,&buffer,&bufSize);
 804e6f2:	f10d 0202 	add.w	r2, sp, #2
 804e6f6:	a901      	add	r1, sp, #4
 804e6f8:	480a      	ldr	r0, [pc, #40]	; (804e724 <Trace_TxCpltCallback+0x48>)
 804e6fa:	f7ff fe24 	bl	804e346 <circular_queue_get>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 804e6fe:	f384 8810 	msr	PRIMASK, r4
    RESTORE_PRIMASK();
    //DBG_GPIO_SET(GPIOB, GPIO_PIN_14);
    //DBG_GPIO_RST(GPIOB, GPIO_PIN_14);
    OutputTrace(buffer, bufSize);
 804e702:	f8bd 1002 	ldrh.w	r1, [sp, #2]
 804e706:	9801      	ldr	r0, [sp, #4]
 804e708:	f002 f8e6 	bl	80508d8 <vcom_Trace>

    LPM_SetStopMode(LPM_UART_TX_Id , LPM_Enable );
    TracePeripheralReady = SET;
    RESTORE_PRIMASK();
  }
}
 804e70c:	b002      	add	sp, #8
 804e70e:	bd10      	pop	{r4, pc}
    LPM_SetStopMode(LPM_UART_TX_Id , LPM_Enable );
 804e710:	2100      	movs	r1, #0
 804e712:	2020      	movs	r0, #32
 804e714:	f7ff fd56 	bl	804e1c4 <LPM_SetStopMode>
    TracePeripheralReady = SET;
 804e718:	4b03      	ldr	r3, [pc, #12]	; (804e728 <Trace_TxCpltCallback+0x4c>)
 804e71a:	2201      	movs	r2, #1
 804e71c:	701a      	strb	r2, [r3, #0]
 804e71e:	f384 8810 	msr	PRIMASK, r4
}
 804e722:	e7f3      	b.n	804e70c <Trace_TxCpltCallback+0x30>
 804e724:	2000367c 	.word	0x2000367c
 804e728:	200011a0 	.word	0x200011a0

0804e72c <TraceInit>:
{
 804e72c:	b508      	push	{r3, lr}
  OutputInit(Trace_TxCpltCallback);
 804e72e:	4806      	ldr	r0, [pc, #24]	; (804e748 <TraceInit+0x1c>)
 804e730:	f002 f8b6 	bl	80508a0 <vcom_Init>
  circular_queue_init(&MsgTraceQueue, MsgTraceQueueBuff, DBG_TRACE_MSG_QUEUE_SIZE);
 804e734:	4805      	ldr	r0, [pc, #20]	; (804e74c <TraceInit+0x20>)
 804e736:	f44f 7280 	mov.w	r2, #256	; 0x100
 804e73a:	f100 0110 	add.w	r1, r0, #16
}
 804e73e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  circular_queue_init(&MsgTraceQueue, MsgTraceQueueBuff, DBG_TRACE_MSG_QUEUE_SIZE);
 804e742:	f7ff bd80 	b.w	804e246 <circular_queue_init>
 804e746:	bf00      	nop
 804e748:	0804e6dd 	.word	0x0804e6dd
 804e74c:	2000367c 	.word	0x2000367c

0804e750 <TraceSend>:
{
 804e750:	b40f      	push	{r0, r1, r2, r3}
 804e752:	b5f0      	push	{r4, r5, r6, r7, lr}
 804e754:	b0c5      	sub	sp, #276	; 0x114
 804e756:	ab4a      	add	r3, sp, #296	; 0x128
  uint16_t bufSize=vsnprintf(buf,TEMPBUFSIZE,strFormat, vaArgs);
 804e758:	f44f 7180 	mov.w	r1, #256	; 0x100
{
 804e75c:	f853 2b04 	ldr.w	r2, [r3], #4
  va_start( vaArgs, strFormat);
 804e760:	9302      	str	r3, [sp, #8]
  uint16_t bufSize=vsnprintf(buf,TEMPBUFSIZE,strFormat, vaArgs);
 804e762:	a804      	add	r0, sp, #16
 804e764:	f002 fdf4 	bl	8051350 <vsniprintf>
 804e768:	f8ad 0006 	strh.w	r0, [sp, #6]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 804e76c:	f3ef 8610 	mrs	r6, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 804e770:	b672      	cpsid	i
  status =circular_queue_add(&MsgTraceQueue,(uint8_t*)buf, bufSize);
 804e772:	4814      	ldr	r0, [pc, #80]	; (804e7c4 <TraceSend+0x74>)
 804e774:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 804e778:	a904      	add	r1, sp, #16
 804e77a:	f7ff fd6b 	bl	804e254 <circular_queue_add>
  if ((status==0 ) && (TracePeripheralReady==SET))
 804e77e:	4605      	mov	r5, r0
 804e780:	b9e0      	cbnz	r0, 804e7bc <TraceSend+0x6c>
 804e782:	4f11      	ldr	r7, [pc, #68]	; (804e7c8 <TraceSend+0x78>)
 804e784:	783c      	ldrb	r4, [r7, #0]
 804e786:	b2e4      	uxtb	r4, r4
 804e788:	2c01      	cmp	r4, #1
 804e78a:	d117      	bne.n	804e7bc <TraceSend+0x6c>
    circular_queue_get(&MsgTraceQueue,&buffer,&bufSize);
 804e78c:	f10d 0206 	add.w	r2, sp, #6
 804e790:	a903      	add	r1, sp, #12
 804e792:	480c      	ldr	r0, [pc, #48]	; (804e7c4 <TraceSend+0x74>)
 804e794:	f7ff fdd7 	bl	804e346 <circular_queue_get>
    LPM_SetStopMode(LPM_UART_TX_Id , LPM_Disable );
 804e798:	4621      	mov	r1, r4
 804e79a:	2020      	movs	r0, #32
    TracePeripheralReady = RESET;
 804e79c:	703d      	strb	r5, [r7, #0]
    LPM_SetStopMode(LPM_UART_TX_Id , LPM_Disable );
 804e79e:	f7ff fd11 	bl	804e1c4 <LPM_SetStopMode>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 804e7a2:	f386 8810 	msr	PRIMASK, r6
    OutputTrace(buffer, bufSize);
 804e7a6:	f8bd 1006 	ldrh.w	r1, [sp, #6]
 804e7aa:	9803      	ldr	r0, [sp, #12]
 804e7ac:	f002 f894 	bl	80508d8 <vcom_Trace>
}
 804e7b0:	4628      	mov	r0, r5
 804e7b2:	b045      	add	sp, #276	; 0x114
 804e7b4:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 804e7b8:	b004      	add	sp, #16
 804e7ba:	4770      	bx	lr
 804e7bc:	f386 8810 	msr	PRIMASK, r6
  return status;
 804e7c0:	e7f6      	b.n	804e7b0 <TraceSend+0x60>
 804e7c2:	bf00      	nop
 804e7c4:	2000367c 	.word	0x2000367c
 804e7c8:	200011a0 	.word	0x200011a0

0804e7cc <rand1>:

static uint32_t next = 1;

int32_t rand1( void )
{
    return ( ( next = next * 1103515245L + 12345L ) % RAND_LOCAL_MAX );
 804e7cc:	4b07      	ldr	r3, [pc, #28]	; (804e7ec <rand1+0x20>)
 804e7ce:	4908      	ldr	r1, [pc, #32]	; (804e7f0 <rand1+0x24>)
 804e7d0:	6818      	ldr	r0, [r3, #0]
 804e7d2:	f243 0239 	movw	r2, #12345	; 0x3039
 804e7d6:	fb01 2000 	mla	r0, r1, r0, r2
 804e7da:	6018      	str	r0, [r3, #0]
 804e7dc:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 804e7e0:	fbb0 f3f3 	udiv	r3, r0, r3
 804e7e4:	ebc3 73c3 	rsb	r3, r3, r3, lsl #31
}
 804e7e8:	1ac0      	subs	r0, r0, r3
 804e7ea:	4770      	bx	lr
 804e7ec:	200011a4 	.word	0x200011a4
 804e7f0:	41c64e6d 	.word	0x41c64e6d

0804e7f4 <srand1>:

void srand1( uint32_t seed )
{
    next = seed;
 804e7f4:	4b01      	ldr	r3, [pc, #4]	; (804e7fc <srand1+0x8>)
 804e7f6:	6018      	str	r0, [r3, #0]
}
 804e7f8:	4770      	bx	lr
 804e7fa:	bf00      	nop
 804e7fc:	200011a4 	.word	0x200011a4

0804e800 <randr>:
// Standard random functions redefinition end

int32_t randr( int32_t min, int32_t max )
{
 804e800:	b538      	push	{r3, r4, r5, lr}
 804e802:	4605      	mov	r5, r0
 804e804:	460c      	mov	r4, r1
    return ( int32_t )rand1( ) % ( max - min + 1 ) + min;
 804e806:	f7ff ffe1 	bl	804e7cc <rand1>
 804e80a:	1b61      	subs	r1, r4, r5
 804e80c:	3101      	adds	r1, #1
 804e80e:	fb90 f3f1 	sdiv	r3, r0, r1
 804e812:	fb03 0011 	mls	r0, r3, r1, r0
}
 804e816:	4428      	add	r0, r5
 804e818:	bd38      	pop	{r3, r4, r5, pc}

0804e81a <memcpy1>:

void memcpy1( uint8_t *dst, const uint8_t *src, uint16_t size )
{
 804e81a:	3801      	subs	r0, #1
 804e81c:	440a      	add	r2, r1
    while( size-- )
 804e81e:	4291      	cmp	r1, r2
 804e820:	d100      	bne.n	804e824 <memcpy1+0xa>
    {
        *dst++ = *src++;
    }
}
 804e822:	4770      	bx	lr
        *dst++ = *src++;
 804e824:	f811 3b01 	ldrb.w	r3, [r1], #1
 804e828:	f800 3f01 	strb.w	r3, [r0, #1]!
 804e82c:	e7f7      	b.n	804e81e <memcpy1+0x4>

0804e82e <memcpyr>:

void memcpyr( uint8_t *dst, const uint8_t *src, uint16_t size )
{
 804e82e:	4410      	add	r0, r2
 804e830:	440a      	add	r2, r1
    dst = dst + ( size - 1 );
    while( size-- )
 804e832:	4291      	cmp	r1, r2
 804e834:	d100      	bne.n	804e838 <memcpyr+0xa>
    {
        *dst-- = *src++;
    }
}
 804e836:	4770      	bx	lr
        *dst-- = *src++;
 804e838:	f811 3b01 	ldrb.w	r3, [r1], #1
 804e83c:	f800 3d01 	strb.w	r3, [r0, #-1]!
 804e840:	e7f7      	b.n	804e832 <memcpyr+0x4>

0804e842 <memset1>:

void memset1( uint8_t *dst, uint8_t value, uint16_t size )
{
 804e842:	4402      	add	r2, r0
    while( size-- )
 804e844:	4290      	cmp	r0, r2
 804e846:	d100      	bne.n	804e84a <memset1+0x8>
    {
        *dst++ = value;
    }
}
 804e848:	4770      	bx	lr
        *dst++ = value;
 804e84a:	f800 1b01 	strb.w	r1, [r0], #1
 804e84e:	e7f9      	b.n	804e844 <memset1+0x2>

0804e850 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 804e850:	f8df d034 	ldr.w	sp, [pc, #52]	; 804e888 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 804e854:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 804e856:	e003      	b.n	804e860 <LoopCopyDataInit>

0804e858 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 804e858:	4b0c      	ldr	r3, [pc, #48]	; (804e88c <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 804e85a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 804e85c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 804e85e:	3104      	adds	r1, #4

0804e860 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 804e860:	480b      	ldr	r0, [pc, #44]	; (804e890 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 804e862:	4b0c      	ldr	r3, [pc, #48]	; (804e894 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 804e864:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 804e866:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 804e868:	d3f6      	bcc.n	804e858 <CopyDataInit>
  ldr  r2, =_sbss
 804e86a:	4a0b      	ldr	r2, [pc, #44]	; (804e898 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 804e86c:	e002      	b.n	804e874 <LoopFillZerobss>

0804e86e <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 804e86e:	2300      	movs	r3, #0
  str  r3, [r2], #4
 804e870:	f842 3b04 	str.w	r3, [r2], #4

0804e874 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 804e874:	4b09      	ldr	r3, [pc, #36]	; (804e89c <LoopFillZerobss+0x28>)
  cmp  r2, r3
 804e876:	429a      	cmp	r2, r3
  bcc  FillZerobss
 804e878:	d3f9      	bcc.n	804e86e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 804e87a:	f001 ffeb 	bl	8050854 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 804e87e:	f002 fb47 	bl	8050f10 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 804e882:	f001 f889 	bl	804f998 <main>
  bx  lr    
 804e886:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 804e888:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 804e88c:	08053d20 	.word	0x08053d20
  ldr  r0, =_sdata
 804e890:	20001000 	.word	0x20001000
  ldr  r3, =_edata
 804e894:	200013e0 	.word	0x200013e0
  ldr  r2, =_sbss
 804e898:	200013e0 	.word	0x200013e0
  ldr  r3, = _ebss
 804e89c:	20006334 	.word	0x20006334

0804e8a0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 804e8a0:	e7fe      	b.n	804e8a0 <ADC_IRQHandler>

0804e8a2 <BSP_sensor_Init>:
  BSP_HUMIDITY_Sensor_Enable(HUMIDITY_handle);
  BSP_TEMPERATURE_Sensor_Enable(TEMPERATURE_handle);
  BSP_PRESSURE_Sensor_Enable(PRESSURE_handle);
#endif
  /* USER CODE END 6 */
}
 804e8a2:	4770      	bx	lr

0804e8a4 <Str2Int>:
  * @param  pIntNum: The integer value
  * @retval 1: Correct
  *         0: Error
  */
uint32_t Str2Int(uint8_t *pInputStr, uint32_t *pIntNum)
{
 804e8a4:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint32_t i = 0U;
  uint32_t res = 0U;
  uint32_t val = 0U;

  if ((pInputStr[0U] == '0') && ((pInputStr[1U] == 'x') || (pInputStr[1U] == 'X')))
 804e8a6:	7803      	ldrb	r3, [r0, #0]
 804e8a8:	2b30      	cmp	r3, #48	; 0x30
 804e8aa:	d127      	bne.n	804e8fc <Str2Int+0x58>
 804e8ac:	7843      	ldrb	r3, [r0, #1]
 804e8ae:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 804e8b2:	2b58      	cmp	r3, #88	; 0x58
 804e8b4:	d122      	bne.n	804e8fc <Str2Int+0x58>
 804e8b6:	2400      	movs	r4, #0
 804e8b8:	2502      	movs	r5, #2
  {
    i = 2U;
    while ((i < 11U) && (pInputStr[i] != '\0'))
 804e8ba:	5d43      	ldrb	r3, [r0, r5]
 804e8bc:	b193      	cbz	r3, 804e8e4 <Str2Int+0x40>
    {
      if (ISVALIDHEX(pInputStr[i]))
 804e8be:	f023 0620 	bic.w	r6, r3, #32
 804e8c2:	3e41      	subs	r6, #65	; 0x41
 804e8c4:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 804e8c8:	2e05      	cmp	r6, #5
 804e8ca:	b2d7      	uxtb	r7, r2
 804e8cc:	d901      	bls.n	804e8d2 <Str2Int+0x2e>
 804e8ce:	2f09      	cmp	r7, #9
 804e8d0:	d808      	bhi.n	804e8e4 <Str2Int+0x40>
      {
        val = (val << 4U) + CONVERTHEX(pInputStr[i]);
 804e8d2:	2f09      	cmp	r7, #9
 804e8d4:	ea4f 1404 	mov.w	r4, r4, lsl #4
 804e8d8:	d809      	bhi.n	804e8ee <Str2Int+0x4a>
 804e8da:	4613      	mov	r3, r2
      {
        /* Return 0, Invalid input */
        res = 0U;
        break;
      }
      i++;
 804e8dc:	3501      	adds	r5, #1
    while ((i < 11U) && (pInputStr[i] != '\0'))
 804e8de:	2d0b      	cmp	r5, #11
        val = (val << 4U) + CONVERTHEX(pInputStr[i]);
 804e8e0:	441c      	add	r4, r3
    while ((i < 11U) && (pInputStr[i] != '\0'))
 804e8e2:	d1ea      	bne.n	804e8ba <Str2Int+0x16>
    }

    /* valid result */
    if (pInputStr[i] == '\0')
 804e8e4:	5d43      	ldrb	r3, [r0, r5]
 804e8e6:	bb4b      	cbnz	r3, 804e93c <Str2Int+0x98>
    {
      *pIntNum = val;
 804e8e8:	600c      	str	r4, [r1, #0]
      res = 1U;
 804e8ea:	2001      	movs	r0, #1
 804e8ec:	e027      	b.n	804e93e <Str2Int+0x9a>
        val = (val << 4U) + CONVERTHEX(pInputStr[i]);
 804e8ee:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 804e8f2:	2a05      	cmp	r2, #5
 804e8f4:	bf94      	ite	ls
 804e8f6:	3b37      	subls	r3, #55	; 0x37
 804e8f8:	3b57      	subhi	r3, #87	; 0x57
 804e8fa:	e7ef      	b.n	804e8dc <Str2Int+0x38>
 804e8fc:	1e44      	subs	r4, r0, #1
 804e8fe:	f100 060a 	add.w	r6, r0, #10
 804e902:	2300      	movs	r3, #0
        *pIntNum = val;
        res = 1U;
      }
      else if (ISVALIDDEC(pInputStr[i]))
      {
        val = val * 10U + CONVERTDEC(pInputStr[i]);
 804e904:	270a      	movs	r7, #10
      if (pInputStr[i] == '\0')
 804e906:	f814 2f01 	ldrb.w	r2, [r4, #1]!
 804e90a:	b90a      	cbnz	r2, 804e910 <Str2Int+0x6c>
        *pIntNum = val;
 804e90c:	600b      	str	r3, [r1, #0]
        res = 1U;
 804e90e:	e7ec      	b.n	804e8ea <Str2Int+0x46>
      else if (((pInputStr[i] == 'k') || (pInputStr[i] == 'K')) && (i > 0U))
 804e910:	f002 05df 	and.w	r5, r2, #223	; 0xdf
 804e914:	2d4b      	cmp	r5, #75	; 0x4b
 804e916:	d103      	bne.n	804e920 <Str2Int+0x7c>
 804e918:	4284      	cmp	r4, r0
 804e91a:	d007      	beq.n	804e92c <Str2Int+0x88>
        val = val << 10U;
 804e91c:	029b      	lsls	r3, r3, #10
 804e91e:	e7f5      	b.n	804e90c <Str2Int+0x68>
      else if (((pInputStr[i] == 'm') || (pInputStr[i] == 'M')) && (i > 0U))
 804e920:	2d4d      	cmp	r5, #77	; 0x4d
 804e922:	d103      	bne.n	804e92c <Str2Int+0x88>
 804e924:	4284      	cmp	r4, r0
 804e926:	d009      	beq.n	804e93c <Str2Int+0x98>
        val = val << 20U;
 804e928:	051b      	lsls	r3, r3, #20
 804e92a:	e7ef      	b.n	804e90c <Str2Int+0x68>
      else if (ISVALIDDEC(pInputStr[i]))
 804e92c:	3a30      	subs	r2, #48	; 0x30
 804e92e:	b2d5      	uxtb	r5, r2
 804e930:	2d09      	cmp	r5, #9
 804e932:	d803      	bhi.n	804e93c <Str2Int+0x98>
    while ((i < 11U) && (res != 1U))
 804e934:	42b4      	cmp	r4, r6
        val = val * 10U + CONVERTDEC(pInputStr[i]);
 804e936:	fb07 2303 	mla	r3, r7, r3, r2
    while ((i < 11U) && (res != 1U))
 804e93a:	d1e4      	bne.n	804e906 <Str2Int+0x62>
      res = 1U;
 804e93c:	2000      	movs	r0, #0
      i++;
    }
  }

  return res;
}
 804e93e:	bdf0      	pop	{r4, r5, r6, r7, pc}

0804e940 <Serial_PutByte>:
  * @brief  Transmit a byte to the HyperTerminal
  * @param  param The byte to be sent
  * @retval HAL_StatusTypeDef HAL_OK if OK
  */
HAL_StatusTypeDef Serial_PutByte(uint8_t uParam)
{
 804e940:	b507      	push	{r0, r1, r2, lr}
 804e942:	ab02      	add	r3, sp, #8
  return COM_Transmit(&uParam, 1U, TX_TIMEOUT);
 804e944:	2264      	movs	r2, #100	; 0x64
{
 804e946:	f803 0d01 	strb.w	r0, [r3, #-1]!
  return COM_Transmit(&uParam, 1U, TX_TIMEOUT);
 804e94a:	2101      	movs	r1, #1
 804e94c:	4618      	mov	r0, r3
 804e94e:	f002 f967 	bl	8050c20 <COM_Transmit>
}
 804e952:	b003      	add	sp, #12
 804e954:	f85d fb04 	ldr.w	pc, [sp], #4

0804e958 <Error_Handler>:
  __HAL_RCC_DBGMCU_CLK_DISABLE();
#endif
}

void Error_Handler(void)
{
 804e958:	b508      	push	{r3, lr}
	PRINTF("Erro Handler");
 804e95a:	4802      	ldr	r0, [pc, #8]	; (804e964 <Error_Handler+0xc>)
 804e95c:	f7ff fef8 	bl	804e750 <TraceSend>
 804e960:	e7fe      	b.n	804e960 <Error_Handler+0x8>
 804e962:	bf00      	nop
 804e964:	080535f3 	.word	0x080535f3

0804e968 <FLASH_INT_If_Clear_Error>:
  * @brief  Clear error flags raised during previous operation
  * @param  None
  * @retval HAL Status.
  */
HAL_StatusTypeDef FLASH_INT_If_Clear_Error(void)
{
 804e968:	b508      	push	{r3, lr}
  HAL_StatusTypeDef ret = HAL_ERROR;

  /* Unlock the Program memory */
  if (HAL_FLASH_Unlock() == HAL_OK)
 804e96a:	f7f5 fcef 	bl	804434c <HAL_FLASH_Unlock>
 804e96e:	b950      	cbnz	r0, 804e986 <FLASH_INT_If_Clear_Error+0x1e>
  {

    /* Clear all FLASH flags */
    __HAL_FLASH_CLEAR_FLAG(FLASH_SR_WRPERR | FLASH_SR_PGAERR | FLASH_SR_PGPERR | FLASH_SR_PGSERR);
 804e970:	4b06      	ldr	r3, [pc, #24]	; (804e98c <FLASH_INT_If_Clear_Error+0x24>)
 804e972:	22f0      	movs	r2, #240	; 0xf0
 804e974:	60da      	str	r2, [r3, #12]
    /* Unlock the Program memory */
    if (HAL_FLASH_Lock() == HAL_OK)
 804e976:	f7f5 fcfb 	bl	8044370 <HAL_FLASH_Lock>
 804e97a:	b118      	cbz	r0, 804e984 <FLASH_INT_If_Clear_Error+0x1c>
      ret = HAL_OK;
    }
#ifdef FLASH_IF_DBG
    else
    {
      FLASH_IF_TRACE("[FLASH_IF] Lock failure\r\n");
 804e97c:	4804      	ldr	r0, [pc, #16]	; (804e990 <FLASH_INT_If_Clear_Error+0x28>)
#endif /* FLASH_IF_DBG */
  }
#ifdef FLASH_IF_DBG
  else
  {
    FLASH_IF_TRACE("[FLASH_IF] Unlock failure\r\n");
 804e97e:	f002 fb73 	bl	8051068 <puts>
  HAL_StatusTypeDef ret = HAL_ERROR;
 804e982:	2001      	movs	r0, #1
  }
#endif /* FLASH_IF_DBG */
  return ret;
}
 804e984:	bd08      	pop	{r3, pc}
    FLASH_IF_TRACE("[FLASH_IF] Unlock failure\r\n");
 804e986:	4803      	ldr	r0, [pc, #12]	; (804e994 <FLASH_INT_If_Clear_Error+0x2c>)
 804e988:	e7f9      	b.n	804e97e <FLASH_INT_If_Clear_Error+0x16>
 804e98a:	bf00      	nop
 804e98c:	40023c00 	.word	0x40023c00
 804e990:	08053600 	.word	0x08053600
 804e994:	08053619 	.word	0x08053619

0804e998 <FLASH_If_Read>:
  if ((uint32_t) pSource < EXTERNAL_FLASH_ADDRESS)
 804e998:	f1b1 4f10 	cmp.w	r1, #2415919104	; 0x90000000
{
 804e99c:	b508      	push	{r3, lr}
  if ((uint32_t) pSource < EXTERNAL_FLASH_ADDRESS)
 804e99e:	d203      	bcs.n	804e9a8 <FLASH_If_Read+0x10>
  memcpy(pDestination, pSource, uLength);
 804e9a0:	f002 fada 	bl	8050f58 <memcpy>
    return FLASH_INT_If_Read(pDestination, pSource, uLength);
 804e9a4:	2000      	movs	r0, #0
}
 804e9a6:	bd08      	pop	{r3, pc}
    return FLASH_EXT_If_Read(pDestination, pSource, uLength);
 804e9a8:	2001      	movs	r0, #1
 804e9aa:	e7fc      	b.n	804e9a6 <FLASH_If_Read+0xe>

0804e9ac <FLASH_INT_If_Erase_Size>:
{
 804e9ac:	b5f0      	push	{r4, r5, r6, r7, lr}
 804e9ae:	b087      	sub	sp, #28
  uint32_t sector_error = 0U;
 804e9b0:	2300      	movs	r3, #0
{
 804e9b2:	4605      	mov	r5, r0
 804e9b4:	460f      	mov	r7, r1
  uint32_t sector_error = 0U;
 804e9b6:	9300      	str	r3, [sp, #0]
  e_ret_status = FLASH_INT_If_Clear_Error();
 804e9b8:	f7ff ffd6 	bl	804e968 <FLASH_INT_If_Clear_Error>
  if (e_ret_status == HAL_OK)
 804e9bc:	4604      	mov	r4, r0
 804e9be:	bb90      	cbnz	r0, 804ea26 <FLASH_INT_If_Erase_Size+0x7a>
    if (HAL_FLASH_Unlock() == HAL_OK)
 804e9c0:	f7f5 fcc4 	bl	804434c <HAL_FLASH_Unlock>
 804e9c4:	4604      	mov	r4, r0
 804e9c6:	bba8      	cbnz	r0, 804ea34 <FLASH_INT_If_Erase_Size+0x88>

static uint32_t GetSector(uint32_t Add)
{
  uint32_t sector = 0;

  while (Add >= FlashSectorsAddress[sector + 1])
 804e9c8:	4b1b      	ldr	r3, [pc, #108]	; (804ea38 <FLASH_INT_If_Erase_Size+0x8c>)
  uint32_t sector = 0;
 804e9ca:	4606      	mov	r6, r0
 804e9cc:	4618      	mov	r0, r3
  while (Add >= FlashSectorsAddress[sector + 1])
 804e9ce:	1c72      	adds	r2, r6, #1
 804e9d0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 804e9d4:	428d      	cmp	r5, r1
 804e9d6:	d229      	bcs.n	804ea2c <FLASH_INT_If_Erase_Size+0x80>
      nb_sectors = GetSector(uStart + uLength - 1U) - first_sector + 1U;
 804e9d8:	3f01      	subs	r7, #1
 804e9da:	443d      	add	r5, r7
  uint32_t sector = 0;
 804e9dc:	2300      	movs	r3, #0
  while (Add >= FlashSectorsAddress[sector + 1])
 804e9de:	1c5a      	adds	r2, r3, #1
 804e9e0:	f850 1022 	ldr.w	r1, [r0, r2, lsl #2]
 804e9e4:	428d      	cmp	r5, r1
 804e9e6:	d223      	bcs.n	804ea30 <FLASH_INT_If_Erase_Size+0x84>
      nb_sectors = GetSector(uStart + uLength - 1U) - first_sector + 1U;
 804e9e8:	f1c6 0501 	rsb	r5, r6, #1
 804e9ec:	441d      	add	r5, r3
      p_erase_init.TypeErase     = FLASH_TYPEERASE_SECTORS;
 804e9ee:	2300      	movs	r3, #0
 804e9f0:	9301      	str	r3, [sp, #4]
        WRITE_REG(IWDG->KR, IWDG_KEY_RELOAD);
 804e9f2:	4f12      	ldr	r7, [pc, #72]	; (804ea3c <FLASH_INT_If_Erase_Size+0x90>)
      p_erase_init.VoltageRange  = FLASH_VOLTAGE_RANGE_3;
 804e9f4:	2302      	movs	r3, #2
 804e9f6:	9305      	str	r3, [sp, #20]
        chunk_nb_sectors = (nb_sectors >= NB_PAGE_SECTOR_PER_ERASE) ? NB_PAGE_SECTOR_PER_ERASE : nb_sectors;
 804e9f8:	2d02      	cmp	r5, #2
 804e9fa:	462b      	mov	r3, r5
        if (HAL_FLASHEx_Erase(&p_erase_init, &sector_error) != HAL_OK)
 804e9fc:	4669      	mov	r1, sp
        chunk_nb_sectors = (nb_sectors >= NB_PAGE_SECTOR_PER_ERASE) ? NB_PAGE_SECTOR_PER_ERASE : nb_sectors;
 804e9fe:	bf28      	it	cs
 804ea00:	2302      	movcs	r3, #2
        if (HAL_FLASHEx_Erase(&p_erase_init, &sector_error) != HAL_OK)
 804ea02:	a801      	add	r0, sp, #4
        p_erase_init.NbSectors = chunk_nb_sectors;
 804ea04:	e9cd 6303 	strd	r6, r3, [sp, #12]
        nb_sectors -= chunk_nb_sectors;
 804ea08:	1aed      	subs	r5, r5, r3
        first_sector += chunk_nb_sectors;
 804ea0a:	441e      	add	r6, r3
        if (HAL_FLASHEx_Erase(&p_erase_init, &sector_error) != HAL_OK)
 804ea0c:	f7f5 fd94 	bl	8044538 <HAL_FLASHEx_Erase>
 804ea10:	b110      	cbz	r0, 804ea18 <FLASH_INT_If_Erase_Size+0x6c>
          HAL_FLASH_GetError();
 804ea12:	f7f5 fcb7 	bl	8044384 <HAL_FLASH_GetError>
          e_ret_status = HAL_ERROR;
 804ea16:	2401      	movs	r4, #1
        WRITE_REG(IWDG->KR, IWDG_KEY_RELOAD);
 804ea18:	f64a 23aa 	movw	r3, #43690	; 0xaaaa
 804ea1c:	603b      	str	r3, [r7, #0]
      } while (nb_sectors > 0);
 804ea1e:	2d00      	cmp	r5, #0
 804ea20:	d1ea      	bne.n	804e9f8 <FLASH_INT_If_Erase_Size+0x4c>
      HAL_FLASH_Lock();
 804ea22:	f7f5 fca5 	bl	8044370 <HAL_FLASH_Lock>
}
 804ea26:	4620      	mov	r0, r4
 804ea28:	b007      	add	sp, #28
 804ea2a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  {
    sector++;
 804ea2c:	4616      	mov	r6, r2
 804ea2e:	e7ce      	b.n	804e9ce <FLASH_INT_If_Erase_Size+0x22>
 804ea30:	4613      	mov	r3, r2
 804ea32:	e7d4      	b.n	804e9de <FLASH_INT_If_Erase_Size+0x32>
      e_ret_status = HAL_ERROR;
 804ea34:	2401      	movs	r4, #1
 804ea36:	e7f6      	b.n	804ea26 <FLASH_INT_If_Erase_Size+0x7a>
 804ea38:	200011a8 	.word	0x200011a8
 804ea3c:	40003000 	.word	0x40003000

0804ea40 <FLASH_If_Erase_Size>:
  if ((uint32_t) pStart < EXTERNAL_FLASH_ADDRESS)
 804ea40:	f1b0 4f10 	cmp.w	r0, #2415919104	; 0x90000000
 804ea44:	d201      	bcs.n	804ea4a <FLASH_If_Erase_Size+0xa>
    return FLASH_INT_If_Erase_Size(pStart, uLength);
 804ea46:	f7ff bfb1 	b.w	804e9ac <FLASH_INT_If_Erase_Size>
}
 804ea4a:	2001      	movs	r0, #1
 804ea4c:	4770      	bx	lr

0804ea4e <FLASH_INT_If_Write>:
{
 804ea4e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 804ea52:	4605      	mov	r5, r0
 804ea54:	460e      	mov	r6, r1
 804ea56:	4617      	mov	r7, r2
  e_ret_status = FLASH_INT_If_Clear_Error();
 804ea58:	f7ff ff86 	bl	804e968 <FLASH_INT_If_Clear_Error>
  if (e_ret_status == HAL_OK)
 804ea5c:	4604      	mov	r4, r0
 804ea5e:	b940      	cbnz	r0, 804ea72 <FLASH_INT_If_Write+0x24>
    if (HAL_FLASH_Unlock() != HAL_OK)
 804ea60:	f7f5 fc74 	bl	804434c <HAL_FLASH_Unlock>
 804ea64:	4604      	mov	r4, r0
 804ea66:	b9c8      	cbnz	r0, 804ea9c <FLASH_INT_If_Write+0x4e>
 804ea68:	442f      	add	r7, r5
      for (i = 0U; i < uLength; i++)
 804ea6a:	42bd      	cmp	r5, r7
 804ea6c:	d104      	bne.n	804ea78 <FLASH_INT_If_Write+0x2a>
      HAL_FLASH_Lock();
 804ea6e:	f7f5 fc7f 	bl	8044370 <HAL_FLASH_Lock>
}
 804ea72:	4620      	mov	r0, r4
 804ea74:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_BYTE, (uint32_t) pDestination,  *((uint8_t *)(pdata + i))) == HAL_OK)
 804ea78:	7832      	ldrb	r2, [r6, #0]
 804ea7a:	2300      	movs	r3, #0
 804ea7c:	4629      	mov	r1, r5
 804ea7e:	2000      	movs	r0, #0
 804ea80:	46b0      	mov	r8, r6
 804ea82:	f7f5 fcaf 	bl	80443e4 <HAL_FLASH_Program>
 804ea86:	b938      	cbnz	r0, 804ea98 <FLASH_INT_If_Write+0x4a>
          if (*(uint8_t *)pDestination != *(uint8_t *)(pdata + i))
 804ea88:	f815 3b01 	ldrb.w	r3, [r5], #1
 804ea8c:	f898 2000 	ldrb.w	r2, [r8]
 804ea90:	429a      	cmp	r2, r3
 804ea92:	f106 0601 	add.w	r6, r6, #1
 804ea96:	d0e8      	beq.n	804ea6a <FLASH_INT_If_Write+0x1c>
          e_ret_status = HAL_ERROR;
 804ea98:	2401      	movs	r4, #1
 804ea9a:	e7e8      	b.n	804ea6e <FLASH_INT_If_Write+0x20>
      return HAL_ERROR;
 804ea9c:	2401      	movs	r4, #1
 804ea9e:	e7e8      	b.n	804ea72 <FLASH_INT_If_Write+0x24>

0804eaa0 <FLASH_If_Write>:
  if ((uint32_t) pDestination < EXTERNAL_FLASH_ADDRESS)
 804eaa0:	f1b0 4f10 	cmp.w	r0, #2415919104	; 0x90000000
 804eaa4:	d201      	bcs.n	804eaaa <FLASH_If_Write+0xa>
    return FLASH_INT_If_Write(pDestination, pSource, uLength);
 804eaa6:	f7ff bfd2 	b.w	804ea4e <FLASH_INT_If_Write>
}
 804eaaa:	2001      	movs	r0, #1
 804eaac:	4770      	bx	lr
	...

0804eab0 <Ymodem_HeaderPktRxCpltCallback>:
  * @brief  Ymodem Header Packet Transfer completed callback.
  * @param  uFileSize Dimension of the file that will be received (Bytes).
  * @retval None
  */
HAL_StatusTypeDef Ymodem_HeaderPktRxCpltCallback(uint32_t uFileSize)
{
 804eab0:	b510      	push	{r4, lr}
  /*Reset of the ymodem variables */
  m_uFileSizeYmodem = 0U;
  m_uPacketsReceived = 0U;
 804eab2:	4b07      	ldr	r3, [pc, #28]	; (804ead0 <Ymodem_HeaderPktRxCpltCallback+0x20>)
 804eab4:	2400      	movs	r4, #0
  m_uNbrBlocksYmodem = 0U;

  /*Filesize information is stored*/
  m_uFileSizeYmodem = uFileSize;
 804eab6:	e9c3 4000 	strd	r4, r0, [r3]

  /*Compute the number of blocks */
#ifndef MINICOM_YMODEM
  /* Teraterm sends 1kB YMODEM packets */
  m_uNbrBlocksYmodem = (m_uFileSizeYmodem + (PACKET_1K_SIZE - 1U)) / PACKET_1K_SIZE;
 804eaba:	f200 30ff 	addw	r0, r0, #1023	; 0x3ff
 804eabe:	0a80      	lsrs	r0, r0, #10
 804eac0:	6098      	str	r0, [r3, #8]
  /* Minicom sends 128 bytes YMODEM packets */
  m_uNbrBlocksYmodem = (m_uFileSizeYmodem + (PACKET_SIZE - 1U)) / PACKET_SIZE;
#endif /* MINICOM_YMODEM */

  /* NOTE : delay inserted for Ymodem protocol*/
  HAL_Delay(1000U);
 804eac2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 804eac6:	f001 fabd 	bl	8050044 <HAL_Delay>

  return HAL_OK;
}
 804eaca:	4620      	mov	r0, r4
 804eacc:	bd10      	pop	{r4, pc}
 804eace:	bf00      	nop
 804ead0:	2000378c 	.word	0x2000378c

0804ead4 <Ymodem_DataPktRxCpltCallback>:
  * @retval None
  */
#ifndef MINICOM_YMODEM
/* Teraterm YMODEM */
HAL_StatusTypeDef Ymodem_DataPktRxCpltCallback(uint8_t *pData, uint32_t uFlashDestination, uint32_t uSize)
{
 804ead4:	b570      	push	{r4, r5, r6, lr}
  uint32_t uOldSize;
#if !defined(SFU_NO_SWAP)
  SE_FwRawHeaderTypeDef fw_header_dwl;
#endif /* (SFU_NO_SWAP) */

  m_uPacketsReceived++;
 804ead6:	4c43      	ldr	r4, [pc, #268]	; (804ebe4 <Ymodem_DataPktRxCpltCallback+0x110>)
 804ead8:	6823      	ldr	r3, [r4, #0]
{
 804eada:	4615      	mov	r5, r2

  /*Increase the number of received packets*/
  if (m_uPacketsReceived == m_uNbrBlocksYmodem) /*Last Packet*/
 804eadc:	68a2      	ldr	r2, [r4, #8]
  m_uPacketsReceived++;
 804eade:	3301      	adds	r3, #1
  if (m_uPacketsReceived == m_uNbrBlocksYmodem) /*Last Packet*/
 804eae0:	4293      	cmp	r3, r2
{
 804eae2:	b0d0      	sub	sp, #320	; 0x140
 804eae4:	4606      	mov	r6, r0
  m_uPacketsReceived++;
 804eae6:	6023      	str	r3, [r4, #0]
  if (m_uPacketsReceived == m_uNbrBlocksYmodem) /*Last Packet*/
 804eae8:	d106      	bne.n	804eaf8 <Ymodem_DataPktRxCpltCallback+0x24>
  {
    /*Extracting actual payload from last packet*/
    if (0 == (m_uFileSizeYmodem % PACKET_1K_SIZE))
 804eaea:	6865      	ldr	r5, [r4, #4]
 804eaec:	f3c5 0509 	ubfx	r5, r5, #0, #10
    {
      /* The last packet must be fully considered */
      uSize = PACKET_1K_SIZE;
 804eaf0:	2d00      	cmp	r5, #0
 804eaf2:	bf08      	it	eq
 804eaf4:	f44f 6580 	moveq.w	r5, #1024	; 0x400
      uSize = m_uFileSizeYmodem - ((uint32_t)(m_uFileSizeYmodem / PACKET_1K_SIZE) * PACKET_1K_SIZE);
    }
  }

  /* First packet : Contains header information: PartialFwSize and PartialFwOffset information */
  if (m_uPacketsReceived == 1)
 804eaf8:	2b01      	cmp	r3, #1
 804eafa:	d112      	bne.n	804eb22 <Ymodem_DataPktRxCpltCallback+0x4e>
    /* End of Image to be downloaded */
#if defined(SFU_NO_SWAP)
    m_uDwlImgEnd = uFlashDestination + ((SE_FwRawHeaderTypeDef *)pData)->FwSize + SFU_IMG_IMAGE_OFFSET;
#else
    m_uDwlImgEnd = uFlashDestination + ((SE_FwRawHeaderTypeDef *)pData)->PartialFwSize
                   + (((SE_FwRawHeaderTypeDef *)pData)->PartialFwOffset % SLOT_SIZE(SLOT_SWAP))
 804eafc:	4b3a      	ldr	r3, [pc, #232]	; (804ebe8 <Ymodem_DataPktRxCpltCallback+0x114>)
 804eafe:	4a3b      	ldr	r2, [pc, #236]	; (804ebec <Ymodem_DataPktRxCpltCallback+0x118>)
 804eb00:	69db      	ldr	r3, [r3, #28]
 804eb02:	69d2      	ldr	r2, [r2, #28]
 804eb04:	68f0      	ldr	r0, [r6, #12]
 804eb06:	3301      	adds	r3, #1
 804eb08:	1a9b      	subs	r3, r3, r2
 804eb0a:	fbb0 f2f3 	udiv	r2, r0, r3
 804eb0e:	fb03 0312 	mls	r3, r3, r2, r0
    m_uDwlImgEnd = uFlashDestination + ((SE_FwRawHeaderTypeDef *)pData)->PartialFwSize
 804eb12:	6932      	ldr	r2, [r6, #16]
    m_uDwlImgCurrent = uFlashDestination;
 804eb14:	e9c4 1103 	strd	r1, r1, [r4, #12]
    m_uDwlImgEnd = uFlashDestination + ((SE_FwRawHeaderTypeDef *)pData)->PartialFwSize
 804eb18:	4411      	add	r1, r2
                   + SFU_IMG_IMAGE_OFFSET;
 804eb1a:	f501 7100 	add.w	r1, r1, #512	; 0x200
 804eb1e:	4419      	add	r1, r3
    m_uDwlImgEnd = uFlashDestination + ((SE_FwRawHeaderTypeDef *)pData)->PartialFwSize
 804eb20:	6161      	str	r1, [r4, #20]
#endif /* SFU_NO_SWAP */
  }

  /* This packet : contains end of FW header */
  if ((m_uDwlImgCurrent < (m_uDwlImgStart + SFU_IMG_IMAGE_OFFSET)) &&
 804eb22:	68e3      	ldr	r3, [r4, #12]
 804eb24:	6920      	ldr	r0, [r4, #16]
 804eb26:	f503 7300 	add.w	r3, r3, #512	; 0x200
 804eb2a:	4283      	cmp	r3, r0
 804eb2c:	d946      	bls.n	804ebbc <Ymodem_DataPktRxCpltCallback+0xe8>
      ((m_uDwlImgCurrent + uSize) >= (m_uDwlImgStart + SFU_IMG_IMAGE_OFFSET)))
 804eb2e:	1942      	adds	r2, r0, r5
  if ((m_uDwlImgCurrent < (m_uDwlImgStart + SFU_IMG_IMAGE_OFFSET)) &&
 804eb30:	4293      	cmp	r3, r2
 804eb32:	d843      	bhi.n	804ebbc <Ymodem_DataPktRxCpltCallback+0xe8>
    uLength = SFU_IMG_IMAGE_OFFSET % PACKET_1K_SIZE;
    if (uLength == 0)
    {
      uLength = PACKET_1K_SIZE;
    }
    if (FLASH_If_Write((void *)m_uDwlImgCurrent, pData, uLength) == HAL_OK)
 804eb34:	f44f 7200 	mov.w	r2, #512	; 0x200
 804eb38:	4631      	mov	r1, r6
 804eb3a:	f7ff ffb1 	bl	804eaa0 <FLASH_If_Write>
 804eb3e:	2800      	cmp	r0, #0
 804eb40:	d13e      	bne.n	804ebc0 <Ymodem_DataPktRxCpltCallback+0xec>
#else
      /*
       * Read header from dwl area : in some configuration header can be transmitted with 2 YMODEM packets
       * ==> pData contains only the last part of the header and cannot be used to retrieve PartialFwOffset
       */
      e_ret_status = FLASH_If_Read((uint8_t *)&fw_header_dwl, (void *) m_uDwlImgStart, SE_FW_HEADER_TOT_LEN);
 804eb42:	f44f 72a0 	mov.w	r2, #320	; 0x140
 804eb46:	68e1      	ldr	r1, [r4, #12]
 804eb48:	4668      	mov	r0, sp
 804eb4a:	f7ff ff25 	bl	804e998 <FLASH_If_Read>

      /* Shift the DWL area pointer, to align image with (PartialFwOffset % sector size) in DWL area */
      m_uDwlImgCurrent += uLength + fw_header_dwl.PartialFwOffset % SLOT_SIZE(SLOT_SWAP);
 804eb4e:	4b26      	ldr	r3, [pc, #152]	; (804ebe8 <Ymodem_DataPktRxCpltCallback+0x114>)
 804eb50:	4a26      	ldr	r2, [pc, #152]	; (804ebec <Ymodem_DataPktRxCpltCallback+0x118>)
 804eb52:	69db      	ldr	r3, [r3, #28]
 804eb54:	69d2      	ldr	r2, [r2, #28]
 804eb56:	9903      	ldr	r1, [sp, #12]
 804eb58:	3301      	adds	r3, #1
 804eb5a:	1a9b      	subs	r3, r3, r2
 804eb5c:	fbb1 f2f3 	udiv	r2, r1, r3
 804eb60:	fb03 1312 	mls	r3, r3, r2, r1
 804eb64:	6922      	ldr	r2, [r4, #16]
 804eb66:	f502 7200 	add.w	r2, r2, #512	; 0x200
 804eb6a:	4413      	add	r3, r2
 804eb6c:	6123      	str	r3, [r4, #16]
#endif /* SFU_NO_SWAP */

      /* Update remaining packet size to write */
      uSize -= uLength;
 804eb6e:	f5a5 7500 	sub.w	r5, r5, #512	; 0x200

      /* Update pData pointer to received packet data */
      pData += uLength;
 804eb72:	f506 7600 	add.w	r6, r6, #512	; 0x200
      e_ret_status = HAL_ERROR;
    }
  }

  /* Skip data write if all has been already written as part of the header */
  if (uSize != 0U)
 804eb76:	b19d      	cbz	r5, 804eba0 <Ymodem_DataPktRxCpltCallback+0xcc>
  {
    /*Adjust dimension to unitary flash programming length */
    if (uSize % FLASH_IF_MIN_WRITE_LEN != 0U)
 804eb78:	076b      	lsls	r3, r5, #29
 804eb7a:	d00b      	beq.n	804eb94 <Ymodem_DataPktRxCpltCallback+0xc0>
    {
      uOldSize = uSize;
      uSize += (FLASH_IF_MIN_WRITE_LEN - (uSize % FLASH_IF_MIN_WRITE_LEN));
      m_uDwlImgEnd += (FLASH_IF_MIN_WRITE_LEN - (uSize % FLASH_IF_MIN_WRITE_LEN));
 804eb7c:	6962      	ldr	r2, [r4, #20]
      uSize += (FLASH_IF_MIN_WRITE_LEN - (uSize % FLASH_IF_MIN_WRITE_LEN));
 804eb7e:	f025 0307 	bic.w	r3, r5, #7
      m_uDwlImgEnd += (FLASH_IF_MIN_WRITE_LEN - (uSize % FLASH_IF_MIN_WRITE_LEN));
 804eb82:	3208      	adds	r2, #8
      uSize += (FLASH_IF_MIN_WRITE_LEN - (uSize % FLASH_IF_MIN_WRITE_LEN));
 804eb84:	3308      	adds	r3, #8
      m_uDwlImgEnd += (FLASH_IF_MIN_WRITE_LEN - (uSize % FLASH_IF_MIN_WRITE_LEN));
 804eb86:	6162      	str	r2, [r4, #20]
 804eb88:	4435      	add	r5, r6
      while (uOldSize < uSize)
      {
        pData[uOldSize] = 0xFF;
 804eb8a:	21ff      	movs	r1, #255	; 0xff
      while (uOldSize < uSize)
 804eb8c:	1baa      	subs	r2, r5, r6
 804eb8e:	429a      	cmp	r2, r3
 804eb90:	d318      	bcc.n	804ebc4 <Ymodem_DataPktRxCpltCallback+0xf0>
 804eb92:	461d      	mov	r5, r3
    }

    /* Write Data in Flash - size has to be 64-bit aligned */

    /* Write in flash only if not beyond allowed area */
    if (((m_uDwlImgCurrent + uSize) <= m_uDwlImgEnd) && (e_ret_status == HAL_OK))
 804eb94:	6923      	ldr	r3, [r4, #16]
 804eb96:	6962      	ldr	r2, [r4, #20]
 804eb98:	1959      	adds	r1, r3, r5
 804eb9a:	4291      	cmp	r1, r2
 804eb9c:	d915      	bls.n	804ebca <Ymodem_DataPktRxCpltCallback+0xf6>
        e_ret_status = HAL_ERROR;
      }
    }
    else
    {
      e_ret_status = HAL_ERROR;
 804eb9e:	2001      	movs	r0, #1
    }
  }

  /* Last packet : reset m_uPacketsReceived */
  if (m_uPacketsReceived == m_uNbrBlocksYmodem)
 804eba0:	68a3      	ldr	r3, [r4, #8]
 804eba2:	6822      	ldr	r2, [r4, #0]
 804eba4:	429a      	cmp	r2, r3
  {
    m_uPacketsReceived = 0U;
 804eba6:	bf04      	itt	eq
 804eba8:	2300      	moveq	r3, #0
 804ebaa:	6023      	streq	r3, [r4, #0]
  }

  /* Reset data counters in case of error */
  if (e_ret_status == HAL_ERROR)
 804ebac:	2801      	cmp	r0, #1
  {

    /*Reset of the ymodem variables */
    m_uFileSizeYmodem = 0U;
 804ebae:	bf02      	ittt	eq
 804ebb0:	2300      	moveq	r3, #0
    m_uPacketsReceived = 0U;
 804ebb2:	e9c4 3300 	strdeq	r3, r3, [r4]
    m_uNbrBlocksYmodem = 0U;
 804ebb6:	60a3      	streq	r3, [r4, #8]
  }
  return e_ret_status;
}
 804ebb8:	b050      	add	sp, #320	; 0x140
 804ebba:	bd70      	pop	{r4, r5, r6, pc}
  HAL_StatusTypeDef e_ret_status = HAL_OK;
 804ebbc:	2000      	movs	r0, #0
 804ebbe:	e7da      	b.n	804eb76 <Ymodem_DataPktRxCpltCallback+0xa2>
      e_ret_status = HAL_ERROR;
 804ebc0:	2001      	movs	r0, #1
 804ebc2:	e7d8      	b.n	804eb76 <Ymodem_DataPktRxCpltCallback+0xa2>
        pData[uOldSize] = 0xFF;
 804ebc4:	f805 1b01 	strb.w	r1, [r5], #1
 804ebc8:	e7e0      	b.n	804eb8c <Ymodem_DataPktRxCpltCallback+0xb8>
    if (((m_uDwlImgCurrent + uSize) <= m_uDwlImgEnd) && (e_ret_status == HAL_OK))
 804ebca:	2800      	cmp	r0, #0
 804ebcc:	d1e7      	bne.n	804eb9e <Ymodem_DataPktRxCpltCallback+0xca>
      if (FLASH_If_Write((void *)m_uDwlImgCurrent, pData, uSize) == HAL_OK)
 804ebce:	462a      	mov	r2, r5
 804ebd0:	4631      	mov	r1, r6
 804ebd2:	4618      	mov	r0, r3
 804ebd4:	f7ff ff64 	bl	804eaa0 <FLASH_If_Write>
 804ebd8:	2800      	cmp	r0, #0
 804ebda:	d1e0      	bne.n	804eb9e <Ymodem_DataPktRxCpltCallback+0xca>
        m_uDwlImgCurrent += uSize;
 804ebdc:	6923      	ldr	r3, [r4, #16]
 804ebde:	441d      	add	r5, r3
 804ebe0:	6125      	str	r5, [r4, #16]
 804ebe2:	e7dd      	b.n	804eba0 <Ymodem_DataPktRxCpltCallback+0xcc>
 804ebe4:	2000378c 	.word	0x2000378c
 804ebe8:	08052da0 	.word	0x08052da0
 804ebec:	08052d80 	.word	0x08052d80

0804ebf0 <FW_UPDATE_Run>:
{
 804ebf0:	b530      	push	{r4, r5, lr}
  PRINTF("\r\n================ New Fw Download =========================\r\n\n");
 804ebf2:	4831      	ldr	r0, [pc, #196]	; (804ecb8 <FW_UPDATE_Run+0xc8>)
{
 804ebf4:	b0d7      	sub	sp, #348	; 0x15c
  PRINTF("\r\n================ New Fw Download =========================\r\n\n");
 804ebf6:	f7ff fdab 	bl	804e750 <TraceSend>
  refresh_iwdg();
 804ebfa:	f001 fd03 	bl	8050604 <refresh_iwdg>
  SFU_APP_GetDownloadAreaInfo(SLOT_DWL_1, &fw_image_dwl_area);
 804ebfe:	a902      	add	r1, sp, #8
 804ec00:	2004      	movs	r0, #4
 804ec02:	f001 f92d 	bl	804fe60 <SFU_APP_GetDownloadAreaInfo>
  refresh_iwdg();
 804ec06:	f001 fcfd 	bl	8050604 <refresh_iwdg>
  YMODEM_CallbacksTypeDef ymodemCb = {Ymodem_HeaderPktRxCpltCallback, Ymodem_DataPktRxCpltCallback};
 804ec0a:	4b2c      	ldr	r3, [pc, #176]	; (804ecbc <FW_UPDATE_Run+0xcc>)
 804ec0c:	e893 0003 	ldmia.w	r3, {r0, r1}
 804ec10:	ac06      	add	r4, sp, #24
 804ec12:	e884 0003 	stmia.w	r4, {r0, r1}
  PRINTF("  -- Send Firmware \r\n\n");
 804ec16:	482a      	ldr	r0, [pc, #168]	; (804ecc0 <FW_UPDATE_Run+0xd0>)
 804ec18:	f7ff fd9a 	bl	804e750 <TraceSend>
  WRITE_REG(IWDG->KR, IWDG_KEY_RELOAD);
 804ec1c:	4b29      	ldr	r3, [pc, #164]	; (804ecc4 <FW_UPDATE_Run+0xd4>)
 804ec1e:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 804ec22:	601a      	str	r2, [r3, #0]
  refresh_iwdg();
 804ec24:	f001 fcee 	bl	8050604 <refresh_iwdg>
  PRINTF("  -- -- Erasing download area ...\r\n\n");
 804ec28:	4827      	ldr	r0, [pc, #156]	; (804ecc8 <FW_UPDATE_Run+0xd8>)
 804ec2a:	f7ff fd91 	bl	804e750 <TraceSend>
  if ((ret = FLASH_If_Erase_Size((void *)(pFwImageDwlArea->DownloadAddr), pFwImageDwlArea->MaxSizeInBytes)) == HAL_OK)
 804ec2e:	e9dd 1002 	ldrd	r1, r0, [sp, #8]
 804ec32:	f7ff ff05 	bl	804ea40 <FLASH_If_Erase_Size>
 804ec36:	bb80      	cbnz	r0, 804ec9a <FW_UPDATE_Run+0xaa>
	  PRINTF("  -- -- File> Transfer> YMODEM> Send ");
 804ec38:	4824      	ldr	r0, [pc, #144]	; (804eccc <FW_UPDATE_Run+0xdc>)
 804ec3a:	f7ff fd89 	bl	804e750 <TraceSend>
	 refresh_iwdg();
 804ec3e:	f001 fce1 	bl	8050604 <refresh_iwdg>
    Ymodem_Init();
 804ec42:	f002 f805 	bl	8050c50 <Ymodem_Init>
    e_result = Ymodem_Receive(&u_fw_size, pFwImageDwlArea->DownloadAddr, &ymodemCb);
 804ec46:	4622      	mov	r2, r4
 804ec48:	9903      	ldr	r1, [sp, #12]
 804ec4a:	a801      	add	r0, sp, #4
 804ec4c:	f002 f802 	bl	8050c54 <Ymodem_Receive>
 804ec50:	4605      	mov	r5, r0
    PRINTF("\r\n\n");
 804ec52:	481f      	ldr	r0, [pc, #124]	; (804ecd0 <FW_UPDATE_Run+0xe0>)
 804ec54:	f7ff fd7c 	bl	804e750 <TraceSend>
    if ((e_result == COM_OK))
 804ec58:	bb35      	cbnz	r5, 804eca8 <FW_UPDATE_Run+0xb8>
    	PRINTF("  -- -- Programming Completed Successfully!\r\n\n");
 804ec5a:	481e      	ldr	r0, [pc, #120]	; (804ecd4 <FW_UPDATE_Run+0xe4>)
 804ec5c:	f7ff fd78 	bl	804e750 <TraceSend>
    	PRINTF("  -- -- Bytes: %ld\r\n\n", u_fw_size);
 804ec60:	9901      	ldr	r1, [sp, #4]
 804ec62:	481d      	ldr	r0, [pc, #116]	; (804ecd8 <FW_UPDATE_Run+0xe8>)
 804ec64:	f7ff fd74 	bl	804e750 <TraceSend>
    ret = FLASH_If_Read(fw_header_dwl_slot, (void *) fw_image_dwl_area.DownloadAddr, SE_FW_HEADER_TOT_LEN);
 804ec68:	f44f 72a0 	mov.w	r2, #320	; 0x140
 804ec6c:	9903      	ldr	r1, [sp, #12]
 804ec6e:	4620      	mov	r0, r4
 804ec70:	f7ff fe92 	bl	804e998 <FLASH_If_Read>
 804ec74:	4605      	mov	r5, r0
    (void)SFU_APP_InstallAtNextReset((uint8_t *) fw_header_dwl_slot);
 804ec76:	4620      	mov	r0, r4
 804ec78:	f001 f8d6 	bl	804fe28 <SFU_APP_InstallAtNextReset>
    PRINTF("  -- Image correctly downloaded - reboot\r\n\n");
 804ec7c:	4817      	ldr	r0, [pc, #92]	; (804ecdc <FW_UPDATE_Run+0xec>)
 804ec7e:	f7ff fd67 	bl	804e750 <TraceSend>
    COM_Transmit((uint8_t*)&answer_update_success_buffer, sizeof(answer_update_success_buffer), 100);
 804ec82:	2264      	movs	r2, #100	; 0x64
 804ec84:	2103      	movs	r1, #3
 804ec86:	4816      	ldr	r0, [pc, #88]	; (804ece0 <FW_UPDATE_Run+0xf0>)
 804ec88:	f001 ffca 	bl	8050c20 <COM_Transmit>
    HAL_Delay(1000U);
 804ec8c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 804ec90:	f001 f9d8 	bl	8050044 <HAL_Delay>
    HAL_NVIC_SystemReset();
 804ec94:	f7f5 f8fa 	bl	8043e8c <HAL_NVIC_SystemReset>
  if (ret != HAL_OK)
 804ec98:	b115      	cbz	r5, 804eca0 <FW_UPDATE_Run+0xb0>
	  PRINTF("  -- !!Operation failed!! \r\n\n");
 804ec9a:	4812      	ldr	r0, [pc, #72]	; (804ece4 <FW_UPDATE_Run+0xf4>)
 804ec9c:	f7ff fd58 	bl	804e750 <TraceSend>
  HAL_NVIC_SystemReset();
 804eca0:	f7f5 f8f4 	bl	8043e8c <HAL_NVIC_SystemReset>
}
 804eca4:	b057      	add	sp, #348	; 0x15c
 804eca6:	bd30      	pop	{r4, r5, pc}
    else if (e_result == COM_ABORT)
 804eca8:	2d02      	cmp	r5, #2
    	PRINTF("  -- -- !!Aborted by user!!\r\n\n");
 804ecaa:	bf0c      	ite	eq
 804ecac:	480e      	ldreq	r0, [pc, #56]	; (804ece8 <FW_UPDATE_Run+0xf8>)
    	PRINTF("  -- -- !!Error during file download!!\r\n\n");
 804ecae:	480f      	ldrne	r0, [pc, #60]	; (804ecec <FW_UPDATE_Run+0xfc>)
 804ecb0:	f7ff fd4e 	bl	804e750 <TraceSend>
 804ecb4:	e7f1      	b.n	804ec9a <FW_UPDATE_Run+0xaa>
 804ecb6:	bf00      	nop
 804ecb8:	08053634 	.word	0x08053634
 804ecbc:	08052d48 	.word	0x08052d48
 804ecc0:	08053674 	.word	0x08053674
 804ecc4:	40003000 	.word	0x40003000
 804ecc8:	0805368b 	.word	0x0805368b
 804eccc:	080536b0 	.word	0x080536b0
 804ecd0:	080537aa 	.word	0x080537aa
 804ecd4:	080536d6 	.word	0x080536d6
 804ecd8:	08053705 	.word	0x08053705
 804ecdc:	0805371b 	.word	0x0805371b
 804ece0:	20001013 	.word	0x20001013
 804ece4:	08053790 	.word	0x08053790
 804ece8:	08053747 	.word	0x08053747
 804ecec:	08053766 	.word	0x08053766

0804ecf0 <HW_GPIO_GetBitPos>:

  if ((GPIO_Pin & 0xFF00) != 0)
  {
    PinPos |= 0x8;
  }
  if ((GPIO_Pin & 0xF0F0) != 0)
 804ecf0:	4a0a      	ldr	r2, [pc, #40]	; (804ed1c <HW_GPIO_GetBitPos+0x2c>)
    PinPos |= 0x8;
 804ecf2:	f410 4f7f 	tst.w	r0, #65280	; 0xff00
 804ecf6:	bf14      	ite	ne
 804ecf8:	2308      	movne	r3, #8
 804ecfa:	2300      	moveq	r3, #0
  if ((GPIO_Pin & 0xF0F0) != 0)
 804ecfc:	4210      	tst	r0, r2
  {
    PinPos |= 0x4;
  }
  if ((GPIO_Pin & 0xCCCC) != 0)
 804ecfe:	4a08      	ldr	r2, [pc, #32]	; (804ed20 <HW_GPIO_GetBitPos+0x30>)
    PinPos |= 0x4;
 804ed00:	bf18      	it	ne
 804ed02:	f043 0304 	orrne.w	r3, r3, #4
  if ((GPIO_Pin & 0xCCCC) != 0)
 804ed06:	4210      	tst	r0, r2
  {
    PinPos |= 0x2;
  }
  if ((GPIO_Pin & 0xAAAA) != 0)
 804ed08:	4a06      	ldr	r2, [pc, #24]	; (804ed24 <HW_GPIO_GetBitPos+0x34>)
    PinPos |= 0x2;
 804ed0a:	bf18      	it	ne
 804ed0c:	f043 0302 	orrne.w	r3, r3, #2
  if ((GPIO_Pin & 0xAAAA) != 0)
 804ed10:	4210      	tst	r0, r2
  {
    PinPos |= 0x1;
 804ed12:	bf18      	it	ne
 804ed14:	f043 0301 	orrne.w	r3, r3, #1
  }


  return PinPos;
}
 804ed18:	4618      	mov	r0, r3
 804ed1a:	4770      	bx	lr
 804ed1c:	fffff0f0 	.word	0xfffff0f0
 804ed20:	ffffcccc 	.word	0xffffcccc
 804ed24:	ffffaaaa 	.word	0xffffaaaa

0804ed28 <HW_GPIO_Init>:
{
 804ed28:	b430      	push	{r4, r5}
  RCC_GPIO_CLK_ENABLE((uint32_t) port);
 804ed2a:	4b28      	ldr	r3, [pc, #160]	; (804edcc <HW_GPIO_Init+0xa4>)
 804ed2c:	4298      	cmp	r0, r3
{
 804ed2e:	b086      	sub	sp, #24
  RCC_GPIO_CLK_ENABLE((uint32_t) port);
 804ed30:	f04f 0400 	mov.w	r4, #0
 804ed34:	f503 5350 	add.w	r3, r3, #13312	; 0x3400
 804ed38:	d032      	beq.n	804eda0 <HW_GPIO_Init+0x78>
 804ed3a:	d80f      	bhi.n	804ed5c <HW_GPIO_Init+0x34>
 804ed3c:	4d24      	ldr	r5, [pc, #144]	; (804edd0 <HW_GPIO_Init+0xa8>)
 804ed3e:	42a8      	cmp	r0, r5
 804ed40:	d01e      	beq.n	804ed80 <HW_GPIO_Init+0x58>
 804ed42:	2300      	movs	r3, #0
 804ed44:	9305      	str	r3, [sp, #20]
 804ed46:	4b23      	ldr	r3, [pc, #140]	; (804edd4 <HW_GPIO_Init+0xac>)
 804ed48:	6b1c      	ldr	r4, [r3, #48]	; 0x30
 804ed4a:	f044 0480 	orr.w	r4, r4, #128	; 0x80
 804ed4e:	631c      	str	r4, [r3, #48]	; 0x30
 804ed50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 804ed52:	f003 0380 	and.w	r3, r3, #128	; 0x80
 804ed56:	9305      	str	r3, [sp, #20]
 804ed58:	9b05      	ldr	r3, [sp, #20]
 804ed5a:	e01b      	b.n	804ed94 <HW_GPIO_Init+0x6c>
 804ed5c:	4d1e      	ldr	r5, [pc, #120]	; (804edd8 <HW_GPIO_Init+0xb0>)
 804ed5e:	42a8      	cmp	r0, r5
 804ed60:	d029      	beq.n	804edb6 <HW_GPIO_Init+0x8e>
 804ed62:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 804ed66:	42a8      	cmp	r0, r5
 804ed68:	d1eb      	bne.n	804ed42 <HW_GPIO_Init+0x1a>
 804ed6a:	9404      	str	r4, [sp, #16]
 804ed6c:	6b1c      	ldr	r4, [r3, #48]	; 0x30
 804ed6e:	f044 0408 	orr.w	r4, r4, #8
 804ed72:	631c      	str	r4, [r3, #48]	; 0x30
 804ed74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 804ed76:	f003 0308 	and.w	r3, r3, #8
 804ed7a:	9304      	str	r3, [sp, #16]
 804ed7c:	9b04      	ldr	r3, [sp, #16]
 804ed7e:	e009      	b.n	804ed94 <HW_GPIO_Init+0x6c>
 804ed80:	9401      	str	r4, [sp, #4]
 804ed82:	6b1c      	ldr	r4, [r3, #48]	; 0x30
 804ed84:	f044 0401 	orr.w	r4, r4, #1
 804ed88:	631c      	str	r4, [r3, #48]	; 0x30
 804ed8a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 804ed8c:	f003 0301 	and.w	r3, r3, #1
 804ed90:	9301      	str	r3, [sp, #4]
 804ed92:	9b01      	ldr	r3, [sp, #4]
  initStruct->Pin = GPIO_Pin ;
 804ed94:	6011      	str	r1, [r2, #0]
  HAL_GPIO_Init(port, initStruct);
 804ed96:	4611      	mov	r1, r2
}
 804ed98:	b006      	add	sp, #24
 804ed9a:	bc30      	pop	{r4, r5}
  HAL_GPIO_Init(port, initStruct);
 804ed9c:	f7f5 bc1a 	b.w	80445d4 <HAL_GPIO_Init>
  RCC_GPIO_CLK_ENABLE((uint32_t) port);
 804eda0:	9402      	str	r4, [sp, #8]
 804eda2:	6b1c      	ldr	r4, [r3, #48]	; 0x30
 804eda4:	f044 0402 	orr.w	r4, r4, #2
 804eda8:	631c      	str	r4, [r3, #48]	; 0x30
 804edaa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 804edac:	f003 0302 	and.w	r3, r3, #2
 804edb0:	9302      	str	r3, [sp, #8]
 804edb2:	9b02      	ldr	r3, [sp, #8]
 804edb4:	e7ee      	b.n	804ed94 <HW_GPIO_Init+0x6c>
 804edb6:	9403      	str	r4, [sp, #12]
 804edb8:	6b1c      	ldr	r4, [r3, #48]	; 0x30
 804edba:	f044 0404 	orr.w	r4, r4, #4
 804edbe:	631c      	str	r4, [r3, #48]	; 0x30
 804edc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 804edc2:	f003 0304 	and.w	r3, r3, #4
 804edc6:	9303      	str	r3, [sp, #12]
 804edc8:	9b03      	ldr	r3, [sp, #12]
 804edca:	e7e3      	b.n	804ed94 <HW_GPIO_Init+0x6c>
 804edcc:	40020400 	.word	0x40020400
 804edd0:	40020000 	.word	0x40020000
 804edd4:	40023800 	.word	0x40023800
 804edd8:	40020800 	.word	0x40020800

0804eddc <HW_GPIO_SetIrq>:
{
 804eddc:	b538      	push	{r3, r4, r5, lr}
  uint32_t BitPos = HW_GPIO_GetBitPos(GPIO_Pin) ;
 804edde:	4608      	mov	r0, r1
{
 804ede0:	461c      	mov	r4, r3
 804ede2:	4615      	mov	r5, r2
  uint32_t BitPos = HW_GPIO_GetBitPos(GPIO_Pin) ;
 804ede4:	f7ff ff84 	bl	804ecf0 <HW_GPIO_GetBitPos>
 804ede8:	4b08      	ldr	r3, [pc, #32]	; (804ee0c <HW_GPIO_SetIrq+0x30>)
    GpioIrq[ BitPos ] = irqHandler;
 804edea:	f843 4020 	str.w	r4, [r3, r0, lsl #2]
  if (irqHandler != NULL)
 804edee:	b164      	cbz	r4, 804ee0a <HW_GPIO_SetIrq+0x2e>
    IRQnb = MSP_GetIRQn(GPIO_Pin);
 804edf0:	4608      	mov	r0, r1
 804edf2:	f001 f995 	bl	8050120 <MSP_GetIRQn>
    HAL_NVIC_SetPriority(IRQnb, prio, 0);
 804edf6:	4629      	mov	r1, r5
    IRQnb = MSP_GetIRQn(GPIO_Pin);
 804edf8:	4604      	mov	r4, r0
    HAL_NVIC_SetPriority(IRQnb, prio, 0);
 804edfa:	2200      	movs	r2, #0
 804edfc:	f7f4 fff0 	bl	8043de0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(IRQnb);
 804ee00:	4620      	mov	r0, r4
}
 804ee02:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    HAL_NVIC_EnableIRQ(IRQnb);
 804ee06:	f7f5 b81f 	b.w	8043e48 <HAL_NVIC_EnableIRQ>
}
 804ee0a:	bd38      	pop	{r3, r4, r5, pc}
 804ee0c:	200037a4 	.word	0x200037a4

0804ee10 <HW_GPIO_IrqHandler>:
{
 804ee10:	b510      	push	{r4, lr}
  uint32_t BitPos = HW_GPIO_GetBitPos(GPIO_Pin);
 804ee12:	f7ff ff6d 	bl	804ecf0 <HW_GPIO_GetBitPos>
  if (GpioIrq[ BitPos ]  != NULL)
 804ee16:	4b04      	ldr	r3, [pc, #16]	; (804ee28 <HW_GPIO_IrqHandler+0x18>)
 804ee18:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 804ee1c:	b11b      	cbz	r3, 804ee26 <HW_GPIO_IrqHandler+0x16>
    GpioIrq[ BitPos ](NULL);
 804ee1e:	2000      	movs	r0, #0
}
 804ee20:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    GpioIrq[ BitPos ](NULL);
 804ee24:	4718      	bx	r3
}
 804ee26:	bd10      	pop	{r4, pc}
 804ee28:	200037a4 	.word	0x200037a4

0804ee2c <HW_GPIO_Write>:
  HAL_GPIO_WritePin(GPIOx, GPIO_Pin, (GPIO_PinState) value);
 804ee2c:	b2d2      	uxtb	r2, r2
 804ee2e:	f7f5 bd45 	b.w	80448bc <HAL_GPIO_WritePin>
	...

0804ee34 <HW_I2C1_Init>:



/* I2C1 init function */
void HW_I2C1_Init(void)
{
 804ee34:	b508      	push	{r3, lr}
//  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
//  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
//  {
//    Error_Handler();
//  }
	hi2c1.Instance = I2C1;
 804ee36:	480b      	ldr	r0, [pc, #44]	; (804ee64 <HW_I2C1_Init+0x30>)
	hi2c1.Init.ClockSpeed = 100000;
 804ee38:	4a0b      	ldr	r2, [pc, #44]	; (804ee68 <HW_I2C1_Init+0x34>)
 804ee3a:	4b0c      	ldr	r3, [pc, #48]	; (804ee6c <HW_I2C1_Init+0x38>)
 804ee3c:	e9c0 2300 	strd	r2, r3, [r0]
	hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 804ee40:	2300      	movs	r3, #0
	hi2c1.Init.OwnAddress1 = 0;
	hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 804ee42:	f44f 4280 	mov.w	r2, #16384	; 0x4000
	hi2c1.Init.OwnAddress1 = 0;
 804ee46:	e9c0 3302 	strd	r3, r3, [r0, #8]
	hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 804ee4a:	e9c0 2304 	strd	r2, r3, [r0, #16]
	hi2c1.Init.OwnAddress2 = 0;
	hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 804ee4e:	e9c0 3306 	strd	r3, r3, [r0, #24]
	hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 804ee52:	6203      	str	r3, [r0, #32]
	if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 804ee54:	f7f5 ff18 	bl	8044c88 <HAL_I2C_Init>
 804ee58:	b118      	cbz	r0, 804ee62 <HW_I2C1_Init+0x2e>
	{
		Error_Handler();
	}

}
 804ee5a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		Error_Handler();
 804ee5e:	f7ff bd7b 	b.w	804e958 <Error_Handler>
}
 804ee62:	bd08      	pop	{r3, pc}
 804ee64:	20005fbc 	.word	0x20005fbc
 804ee68:	40005400 	.word	0x40005400
 804ee6c:	000186a0 	.word	0x000186a0

0804ee70 <HW_RTC_GetCalendarValue>:
 * @param pointer to RTC_DateStruct
 * @param pointer to RTC_TimeStruct
 * @retval time in ticks
 */
static uint64_t HW_RTC_GetCalendarValue(RTC_DateTypeDef *RTC_DateStruct, RTC_TimeTypeDef *RTC_TimeStruct)
{
 804ee70:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  uint32_t first_read;
  uint32_t correction;
  uint32_t seconds;

  /* Get Time and Date*/
  HAL_RTC_GetTime(&RtcHandle, RTC_TimeStruct, RTC_FORMAT_BIN);
 804ee74:	2200      	movs	r2, #0
{
 804ee76:	4605      	mov	r5, r0
  HAL_RTC_GetTime(&RtcHandle, RTC_TimeStruct, RTC_FORMAT_BIN);
 804ee78:	4826      	ldr	r0, [pc, #152]	; (804ef14 <HW_RTC_GetCalendarValue+0xa4>)
  * @param  RTCx RTC Instance
  * @retval Sub second value (number between 0 and 65535)
  */
__STATIC_INLINE uint32_t LL_RTC_TIME_GetSubSecond(RTC_TypeDef *RTCx)
{
  return (uint32_t)(READ_BIT(RTCx->SSR, RTC_SSR_SS));
 804ee7a:	4f27      	ldr	r7, [pc, #156]	; (804ef18 <HW_RTC_GetCalendarValue+0xa8>)

  /* make sure it is correct due to asynchronus nature of RTC*/
  do
  {
    first_read = LL_RTC_TIME_GetSubSecond(RTC);
    HAL_RTC_GetDate(&RtcHandle, RTC_DateStruct, RTC_FORMAT_BIN);
 804ee7c:	f8df 8094 	ldr.w	r8, [pc, #148]	; 804ef14 <HW_RTC_GetCalendarValue+0xa4>
{
 804ee80:	460c      	mov	r4, r1
  HAL_RTC_GetTime(&RtcHandle, RTC_TimeStruct, RTC_FORMAT_BIN);
 804ee82:	f7f6 ff14 	bl	8045cae <HAL_RTC_GetTime>
    HAL_RTC_GetDate(&RtcHandle, RTC_DateStruct, RTC_FORMAT_BIN);
 804ee86:	2200      	movs	r2, #0
 804ee88:	4629      	mov	r1, r5
 804ee8a:	4640      	mov	r0, r8
 804ee8c:	6abe      	ldr	r6, [r7, #40]	; 0x28
 804ee8e:	f7f6 ff35 	bl	8045cfc <HAL_RTC_GetDate>
    HAL_RTC_GetTime(&RtcHandle, RTC_TimeStruct, RTC_FORMAT_BIN);
 804ee92:	2200      	movs	r2, #0
 804ee94:	4621      	mov	r1, r4
 804ee96:	4640      	mov	r0, r8
 804ee98:	f7f6 ff09 	bl	8045cae <HAL_RTC_GetTime>
 804ee9c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 804ee9e:	b2b6      	uxth	r6, r6
 804eea0:	b29b      	uxth	r3, r3

  }
  while (first_read != LL_RTC_TIME_GetSubSecond(RTC));
 804eea2:	42b3      	cmp	r3, r6
 804eea4:	d1ef      	bne.n	804ee86 <HW_RTC_GetCalendarValue+0x16>

  /* calculte amount of elapsed days since 01/01/2000 */
  seconds = DIVC((DAYS_IN_YEAR * 3 + DAYS_IN_LEAP_YEAR) * RTC_DateStruct->Year, 4);
 804eea6:	78eb      	ldrb	r3, [r5, #3]

  correction = ((RTC_DateStruct->Year % 4) == 0) ? DAYS_IN_MONTH_CORRECTION_LEAP : DAYS_IN_MONTH_CORRECTION_NORM ;
 804eea8:	4a1c      	ldr	r2, [pc, #112]	; (804ef1c <HW_RTC_GetCalendarValue+0xac>)
 804eeaa:	491d      	ldr	r1, [pc, #116]	; (804ef20 <HW_RTC_GetCalendarValue+0xb0>)
 804eeac:	f013 0f03 	tst.w	r3, #3
 804eeb0:	bf08      	it	eq
 804eeb2:	4611      	moveq	r1, r2

  seconds += (DIVC((RTC_DateStruct->Month - 1) * (30 + 31), 2) - (((correction >> ((RTC_DateStruct->Month - 1) * 2)) & 0x3)));
 804eeb4:	786a      	ldrb	r2, [r5, #1]
  seconds = DIVC((DAYS_IN_YEAR * 3 + DAYS_IN_LEAP_YEAR) * RTC_DateStruct->Year, 4);
 804eeb6:	f240 50b5 	movw	r0, #1461	; 0x5b5
 804eeba:	4358      	muls	r0, r3
  seconds += (DIVC((RTC_DateStruct->Month - 1) * (30 + 31), 2) - (((correction >> ((RTC_DateStruct->Month - 1) * 2)) & 0x3)));
 804eebc:	3a01      	subs	r2, #1
 804eebe:	233d      	movs	r3, #61	; 0x3d
 804eec0:	4353      	muls	r3, r2
  seconds = DIVC((DAYS_IN_YEAR * 3 + DAYS_IN_LEAP_YEAR) * RTC_DateStruct->Year, 4);
 804eec2:	1cc6      	adds	r6, r0, #3
  seconds += (DIVC((RTC_DateStruct->Month - 1) * (30 + 31), 2) - (((correction >> ((RTC_DateStruct->Month - 1) * 2)) & 0x3)));
 804eec4:	3301      	adds	r3, #1
 804eec6:	2002      	movs	r0, #2
 804eec8:	fb93 f3f0 	sdiv	r3, r3, r0

  seconds += (RTC_DateStruct->Date - 1);
 804eecc:	78a8      	ldrb	r0, [r5, #2]
  seconds += (DIVC((RTC_DateStruct->Month - 1) * (30 + 31), 2) - (((correction >> ((RTC_DateStruct->Month - 1) * 2)) & 0x3)));
 804eece:	0052      	lsls	r2, r2, #1
 804eed0:	3801      	subs	r0, #1
 804eed2:	eb00 0096 	add.w	r0, r0, r6, lsr #2
 804eed6:	fa21 f202 	lsr.w	r2, r1, r2
 804eeda:	4403      	add	r3, r0
 804eedc:	f002 0203 	and.w	r2, r2, #3
  seconds += (RTC_DateStruct->Date - 1);
 804eee0:	1a9b      	subs	r3, r3, r2

  /* convert from days to seconds */
  seconds *= SECONDS_IN_1DAY;

  seconds += ((uint32_t)RTC_TimeStruct->Seconds +
              ((uint32_t)RTC_TimeStruct->Minutes * SECONDS_IN_1MINUTE) +
 804eee2:	7862      	ldrb	r2, [r4, #1]
              ((uint32_t)RTC_TimeStruct->Hours * SECONDS_IN_1HOUR)) ;
 804eee4:	7821      	ldrb	r1, [r4, #0]
              ((uint32_t)RTC_TimeStruct->Minutes * SECONDS_IN_1MINUTE) +
 804eee6:	ebc2 1202 	rsb	r2, r2, r2, lsl #4
 804eeea:	f44f 6061 	mov.w	r0, #3600	; 0xe10
 804eeee:	0092      	lsls	r2, r2, #2
 804eef0:	fb00 2201 	mla	r2, r0, r1, r2
  seconds += ((uint32_t)RTC_TimeStruct->Seconds +
 804eef4:	78a1      	ldrb	r1, [r4, #2]
              ((uint32_t)RTC_TimeStruct->Minutes * SECONDS_IN_1MINUTE) +
 804eef6:	440a      	add	r2, r1
  seconds += ((uint32_t)RTC_TimeStruct->Seconds +
 804eef8:	490a      	ldr	r1, [pc, #40]	; (804ef24 <HW_RTC_GetCalendarValue+0xb4>)
 804eefa:	fb01 2303 	mla	r3, r1, r3, r2



  calendarValue = (((uint64_t) seconds) << N_PREDIV_S) + (PREDIV_S - RTC_TimeStruct->SubSeconds);
 804eefe:	0d9e      	lsrs	r6, r3, #22
 804ef00:	029d      	lsls	r5, r3, #10
 804ef02:	6863      	ldr	r3, [r4, #4]
 804ef04:	f5c3 53f9 	rsb	r3, r3, #7968	; 0x1f20
 804ef08:	331f      	adds	r3, #31

  return (calendarValue);
}
 804ef0a:	18e8      	adds	r0, r5, r3
 804ef0c:	f146 0100 	adc.w	r1, r6, #0
 804ef10:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 804ef14:	200037e4 	.word	0x200037e4
 804ef18:	40002800 	.word	0x40002800
 804ef1c:	00445550 	.word	0x00445550
 804ef20:	0099aaa0 	.word	0x0099aaa0
 804ef24:	00015180 	.word	0x00015180

0804ef28 <HW_RTC_GetMinimumTimeout>:
}
 804ef28:	2003      	movs	r0, #3
 804ef2a:	4770      	bx	lr

0804ef2c <HW_RTC_ms2Tick>:
{
 804ef2c:	b508      	push	{r3, lr}
 804ef2e:	4601      	mov	r1, r0
  return (uint32_t)((((uint64_t)timeMilliSec) * CONV_DENOM) / CONV_NUMER);
 804ef30:	227d      	movs	r2, #125	; 0x7d
 804ef32:	2300      	movs	r3, #0
 804ef34:	01c0      	lsls	r0, r0, #7
 804ef36:	0e49      	lsrs	r1, r1, #25
 804ef38:	f7f1 ffc0 	bl	8040ebc <__aeabi_uldivmod>
}
 804ef3c:	bd08      	pop	{r3, pc}

0804ef3e <HW_RTC_Tick2ms>:
  tick = tick & PREDIV_S;
 804ef3e:	f641 723f 	movw	r2, #7999	; 0x1f3f
  return ((seconds * 1000) + ((tick * 1000) >> N_PREDIV_S));
 804ef42:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
  tick = tick & PREDIV_S;
 804ef46:	4002      	ands	r2, r0
  uint32_t seconds = tick >> N_PREDIV_S;
 804ef48:	0a80      	lsrs	r0, r0, #10
  return ((seconds * 1000) + ((tick * 1000) >> N_PREDIV_S));
 804ef4a:	435a      	muls	r2, r3
 804ef4c:	4358      	muls	r0, r3
}
 804ef4e:	eb00 2092 	add.w	r0, r0, r2, lsr #10
 804ef52:	4770      	bx	lr

0804ef54 <HW_RTC_GetTimerElapsedTime>:
{
 804ef54:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
  uint32_t CalendarValue = (uint32_t) HW_RTC_GetCalendarValue(&RTC_DateStruct, &RTC_TimeStruct);
 804ef56:	a901      	add	r1, sp, #4
 804ef58:	4668      	mov	r0, sp
 804ef5a:	f7ff ff89 	bl	804ee70 <HW_RTC_GetCalendarValue>
  return ((uint32_t)(CalendarValue - RtcTimerContext.Rtc_Time));
 804ef5e:	4b03      	ldr	r3, [pc, #12]	; (804ef6c <HW_RTC_GetTimerElapsedTime+0x18>)
 804ef60:	6d1b      	ldr	r3, [r3, #80]	; 0x50
}
 804ef62:	1ac0      	subs	r0, r0, r3
 804ef64:	b007      	add	sp, #28
 804ef66:	f85d fb04 	ldr.w	pc, [sp], #4
 804ef6a:	bf00      	nop
 804ef6c:	200037e4 	.word	0x200037e4

0804ef70 <HW_RTC_GetTimerValue>:
{
 804ef70:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
  uint32_t CalendarValue = (uint32_t) HW_RTC_GetCalendarValue(&RTC_DateStruct, &RTC_TimeStruct);
 804ef72:	a901      	add	r1, sp, #4
 804ef74:	4668      	mov	r0, sp
 804ef76:	f7ff ff7b 	bl	804ee70 <HW_RTC_GetCalendarValue>
}
 804ef7a:	b007      	add	sp, #28
 804ef7c:	f85d fb04 	ldr.w	pc, [sp], #4

0804ef80 <HW_RTC_StopAlarm>:
{
 804ef80:	b510      	push	{r4, lr}
  HAL_RTC_DeactivateAlarm(&RtcHandle, RTC_ALARM_A);
 804ef82:	4c08      	ldr	r4, [pc, #32]	; (804efa4 <HW_RTC_StopAlarm+0x24>)
 804ef84:	f44f 7180 	mov.w	r1, #256	; 0x100
 804ef88:	4620      	mov	r0, r4
 804ef8a:	f7f6 fc33 	bl	80457f4 <HAL_RTC_DeactivateAlarm>
  __HAL_RTC_ALARM_CLEAR_FLAG(&RtcHandle, RTC_FLAG_ALRAF);
 804ef8e:	6822      	ldr	r2, [r4, #0]
 804ef90:	68d3      	ldr	r3, [r2, #12]
 804ef92:	b2db      	uxtb	r3, r3
 804ef94:	f463 73c0 	orn	r3, r3, #384	; 0x180
 804ef98:	60d3      	str	r3, [r2, #12]
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 804ef9a:	4b03      	ldr	r3, [pc, #12]	; (804efa8 <HW_RTC_StopAlarm+0x28>)
 804ef9c:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 804efa0:	615a      	str	r2, [r3, #20]
}
 804efa2:	bd10      	pop	{r4, pc}
 804efa4:	200037e4 	.word	0x200037e4
 804efa8:	40013c00 	.word	0x40013c00

0804efac <HW_RTC_SetAlarm>:
{
 804efac:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  if ((MIN_ALARM_DELAY + McuWakeUpTimeCal) < ((timeout - HW_RTC_GetTimerElapsedTime())))
 804efb0:	4c52      	ldr	r4, [pc, #328]	; (804f0fc <HW_RTC_SetAlarm+0x150>)
{
 804efb2:	4606      	mov	r6, r0
  if ((MIN_ALARM_DELAY + McuWakeUpTimeCal) < ((timeout - HW_RTC_GetTimerElapsedTime())))
 804efb4:	f9b4 504c 	ldrsh.w	r5, [r4, #76]	; 0x4c
 804efb8:	f7ff ffcc 	bl	804ef54 <HW_RTC_GetTimerElapsedTime>
 804efbc:	3503      	adds	r5, #3
 804efbe:	1a30      	subs	r0, r6, r0
 804efc0:	4285      	cmp	r5, r0
    LPM_SetStopMode(LPM_RTC_Id, LPM_Enable);
 804efc2:	bf34      	ite	cc
 804efc4:	2100      	movcc	r1, #0
    LPM_SetStopMode(LPM_RTC_Id, LPM_Disable);
 804efc6:	2101      	movcs	r1, #1
 804efc8:	2004      	movs	r0, #4
 804efca:	f7ff f8fb 	bl	804e1c4 <LPM_SetStopMode>
  if (LPM_GetMode() == LPM_StopMode)
 804efce:	f7ff f90f 	bl	804e1f0 <LPM_GetMode>
 804efd2:	2801      	cmp	r0, #1
    timeout = timeout -  McuWakeUpTimeCal;
 804efd4:	bf08      	it	eq
 804efd6:	f9b4 304c 	ldrsheq.w	r3, [r4, #76]	; 0x4c
  RTC_TimeTypeDef RTC_TimeStruct = RtcTimerContext.RTC_Calndr_Time;
 804efda:	f894 0055 	ldrb.w	r0, [r4, #85]	; 0x55
 804efde:	6da1      	ldr	r1, [r4, #88]	; 0x58
 804efe0:	9001      	str	r0, [sp, #4]
    timeout = timeout -  McuWakeUpTimeCal;
 804efe2:	bf08      	it	eq
 804efe4:	1af6      	subeq	r6, r6, r3
  RTC_TimeTypeDef RTC_TimeStruct = RtcTimerContext.RTC_Calndr_Time;
 804efe6:	9100      	str	r1, [sp, #0]
  RTC_DateTypeDef RTC_DateStruct = RtcTimerContext.RTC_Calndr_Date;
 804efe8:	f894 506a 	ldrb.w	r5, [r4, #106]	; 0x6a
  RTC_TimeTypeDef RTC_TimeStruct = RtcTimerContext.RTC_Calndr_Time;
 804efec:	f894 7054 	ldrb.w	r7, [r4, #84]	; 0x54
 804eff0:	f894 8056 	ldrb.w	r8, [r4, #86]	; 0x56
 804eff4:	f894 a057 	ldrb.w	sl, [r4, #87]	; 0x57
  RTC_DateTypeDef RTC_DateStruct = RtcTimerContext.RTC_Calndr_Date;
 804eff8:	f894 9069 	ldrb.w	r9, [r4, #105]	; 0x69
 804effc:	f894 b06b 	ldrb.w	fp, [r4, #107]	; 0x6b
  HW_RTC_StopAlarm();
 804f000:	f7ff ffbe 	bl	804ef80 <HW_RTC_StopAlarm>
  rtcAlarmSubSeconds =  PREDIV_S - RTC_TimeStruct.SubSeconds;
 804f004:	9900      	ldr	r1, [sp, #0]
 804f006:	9801      	ldr	r0, [sp, #4]
 804f008:	f641 723f 	movw	r2, #7999	; 0x1f3f
 804f00c:	1a51      	subs	r1, r2, r1
  rtcAlarmSubSeconds += (timeoutValue & PREDIV_S);
 804f00e:	4032      	ands	r2, r6
 804f010:	fa12 f181 	uxtah	r1, r2, r1
  while (timeoutValue >= SECONDS_IN_1DAY)
 804f014:	4a3a      	ldr	r2, [pc, #232]	; (804f100 <HW_RTC_SetAlarm+0x154>)
  rtcAlarmSubSeconds += (timeoutValue & PREDIV_S);
 804f016:	b289      	uxth	r1, r1
  timeoutValue >>= N_PREDIV_S;  /* convert timeout  in seconds */
 804f018:	0ab6      	lsrs	r6, r6, #10
  rtcAlarmDays =  RTC_DateStruct.Date;
 804f01a:	b2ab      	uxth	r3, r5
  while (timeoutValue >= SECONDS_IN_1DAY)
 804f01c:	4296      	cmp	r6, r2
 804f01e:	d847      	bhi.n	804f0b0 <HW_RTC_SetAlarm+0x104>
  rtcAlarmHours = RTC_TimeStruct.Hours;
 804f020:	b2ba      	uxth	r2, r7
  while (timeoutValue >= SECONDS_IN_1HOUR)
 804f022:	f5b6 6f61 	cmp.w	r6, #3600	; 0xe10
 804f026:	d24a      	bcs.n	804f0be <HW_RTC_SetAlarm+0x112>
  while (timeoutValue >= SECONDS_IN_1MINUTE)
 804f028:	2e3b      	cmp	r6, #59	; 0x3b
    rtcAlarmMinutes++;
 804f02a:	b280      	uxth	r0, r0
  while (timeoutValue >= SECONDS_IN_1MINUTE)
 804f02c:	d84c      	bhi.n	804f0c8 <HW_RTC_SetAlarm+0x11c>
  rtcAlarmSeconds =  RTC_TimeStruct.Seconds + timeoutValue;
 804f02e:	44b0      	add	r8, r6
  while (rtcAlarmSubSeconds >= (PREDIV_S + 1))
 804f030:	f5b1 5ffa 	cmp.w	r1, #8000	; 0x1f40
    rtcAlarmSeconds++;
 804f034:	fa1f f888 	uxth.w	r8, r8
  while (rtcAlarmSubSeconds >= (PREDIV_S + 1))
 804f038:	d249      	bcs.n	804f0ce <HW_RTC_SetAlarm+0x122>
  while (rtcAlarmSeconds >= SECONDS_IN_1MINUTE)
 804f03a:	f1b8 0f3b 	cmp.w	r8, #59	; 0x3b
 804f03e:	d84c      	bhi.n	804f0da <HW_RTC_SetAlarm+0x12e>
  while (rtcAlarmMinutes >= MINUTES_IN_1HOUR)
 804f040:	283b      	cmp	r0, #59	; 0x3b
 804f042:	d851      	bhi.n	804f0e8 <HW_RTC_SetAlarm+0x13c>
  while (rtcAlarmHours >= HOURS_IN_1DAY)
 804f044:	2a17      	cmp	r2, #23
 804f046:	d854      	bhi.n	804f0f2 <HW_RTC_SetAlarm+0x146>
 804f048:	4d2e      	ldr	r5, [pc, #184]	; (804f104 <HW_RTC_SetAlarm+0x158>)
  RTC_AlarmStructure.AlarmTime.Minutes = rtcAlarmMinutes;
 804f04a:	f884 0025 	strb.w	r0, [r4, #37]	; 0x25
  if (RTC_DateStruct.Year % 4 == 0)
 804f04e:	f01b 0f03 	tst.w	fp, #3
 804f052:	f109 39ff 	add.w	r9, r9, #4294967295
    if (rtcAlarmDays > DaysInMonth[ RTC_DateStruct.Month - 1 ])
 804f056:	bf16      	itet	ne
 804f058:	444d      	addne	r5, r9
    if (rtcAlarmDays > DaysInMonthLeapYear[ RTC_DateStruct.Month - 1 ])
 804f05a:	f815 6009 	ldrbeq.w	r6, [r5, r9]
    if (rtcAlarmDays > DaysInMonth[ RTC_DateStruct.Month - 1 ])
 804f05e:	7b2e      	ldrbne	r6, [r5, #12]
  RTC_AlarmStructure.AlarmTime.Hours   = rtcAlarmHours;
 804f060:	f884 2024 	strb.w	r2, [r4, #36]	; 0x24
  RTC_AlarmStructure.AlarmTime.SubSeconds = PREDIV_S - rtcAlarmSubSeconds;
 804f064:	f5c1 51f9 	rsb	r1, r1, #7968	; 0x1f20
 804f068:	311f      	adds	r1, #31
    if (rtcAlarmDays > DaysInMonth[ RTC_DateStruct.Month - 1 ])
 804f06a:	42b3      	cmp	r3, r6
  RTC_AlarmStructure.AlarmTime.SubSeconds = PREDIV_S - rtcAlarmSubSeconds;
 804f06c:	62a1      	str	r1, [r4, #40]	; 0x28
  RTC_AlarmStructure.AlarmSubSecondMask  = HW_RTC_ALARMSUBSECONDMASK;
 804f06e:	f04f 6120 	mov.w	r1, #167772160	; 0xa000000
      rtcAlarmDays = rtcAlarmDays % DaysInMonth[ RTC_DateStruct.Month - 1 ];
 804f072:	bf88      	it	hi
 804f074:	fb93 f5f6 	sdivhi	r5, r3, r6
  RTC_AlarmStructure.AlarmSubSecondMask  = HW_RTC_ALARMSUBSECONDMASK;
 804f078:	63e1      	str	r1, [r4, #60]	; 0x3c
      rtcAlarmDays = rtcAlarmDays % DaysInMonth[ RTC_DateStruct.Month - 1 ];
 804f07a:	bf88      	it	hi
 804f07c:	fb06 3315 	mlshi	r3, r6, r5, r3
  HAL_RTC_SetAlarm_IT(&RtcHandle, &RTC_AlarmStructure, RTC_FORMAT_BIN);
 804f080:	4921      	ldr	r1, [pc, #132]	; (804f108 <HW_RTC_SetAlarm+0x15c>)
  RTC_AlarmStructure.AlarmTime.Seconds = rtcAlarmSeconds;
 804f082:	f884 8026 	strb.w	r8, [r4, #38]	; 0x26
      rtcAlarmDays = rtcAlarmDays % DaysInMonth[ RTC_DateStruct.Month - 1 ];
 804f086:	bf88      	it	hi
 804f088:	b29b      	uxthhi	r3, r3
  RTC_AlarmStructure.AlarmDateWeekDaySel   = RTC_ALARMDATEWEEKDAYSEL_DATE;
 804f08a:	2200      	movs	r2, #0
  RTC_AlarmStructure.AlarmDateWeekDay    = (uint8_t)rtcAlarmDays;
 804f08c:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
  HAL_RTC_SetAlarm_IT(&RtcHandle, &RTC_AlarmStructure, RTC_FORMAT_BIN);
 804f090:	f1a1 0024 	sub.w	r0, r1, #36	; 0x24
  RTC_AlarmStructure.Alarm = RTC_ALARM_A;
 804f094:	f44f 7380 	mov.w	r3, #256	; 0x100
  RTC_AlarmStructure.AlarmTime.TimeFormat   = RTC_TimeStruct.TimeFormat;
 804f098:	f884 a027 	strb.w	sl, [r4, #39]	; 0x27
  RTC_AlarmStructure.AlarmDateWeekDaySel   = RTC_ALARMDATEWEEKDAYSEL_DATE;
 804f09c:	6422      	str	r2, [r4, #64]	; 0x40
  RTC_AlarmStructure.AlarmMask       = RTC_ALARMMASK_NONE;
 804f09e:	63a2      	str	r2, [r4, #56]	; 0x38
  RTC_AlarmStructure.Alarm = RTC_ALARM_A;
 804f0a0:	64a3      	str	r3, [r4, #72]	; 0x48
  RTC_AlarmStructure.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 804f0a2:	e9c4 220c 	strd	r2, r2, [r4, #48]	; 0x30
}
 804f0a6:	b003      	add	sp, #12
 804f0a8:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  HAL_RTC_SetAlarm_IT(&RtcHandle, &RTC_AlarmStructure, RTC_FORMAT_BIN);
 804f0ac:	f7f6 bd48 	b.w	8045b40 <HAL_RTC_SetAlarm_IT>
    timeoutValue -= SECONDS_IN_1DAY;
 804f0b0:	f5a6 36a8 	sub.w	r6, r6, #86016	; 0x15000
    rtcAlarmDays++;
 804f0b4:	3301      	adds	r3, #1
    timeoutValue -= SECONDS_IN_1DAY;
 804f0b6:	f5a6 76c0 	sub.w	r6, r6, #384	; 0x180
    rtcAlarmDays++;
 804f0ba:	b29b      	uxth	r3, r3
 804f0bc:	e7ae      	b.n	804f01c <HW_RTC_SetAlarm+0x70>
    rtcAlarmHours++;
 804f0be:	3201      	adds	r2, #1
    timeoutValue -= SECONDS_IN_1HOUR;
 804f0c0:	f5a6 6661 	sub.w	r6, r6, #3600	; 0xe10
    rtcAlarmHours++;
 804f0c4:	b292      	uxth	r2, r2
 804f0c6:	e7ac      	b.n	804f022 <HW_RTC_SetAlarm+0x76>
    timeoutValue -= SECONDS_IN_1MINUTE;
 804f0c8:	3e3c      	subs	r6, #60	; 0x3c
    rtcAlarmMinutes++;
 804f0ca:	3001      	adds	r0, #1
 804f0cc:	e7ac      	b.n	804f028 <HW_RTC_SetAlarm+0x7c>
    rtcAlarmSubSeconds -= (PREDIV_S + 1);
 804f0ce:	f5a1 51fa 	sub.w	r1, r1, #8000	; 0x1f40
 804f0d2:	b289      	uxth	r1, r1
    rtcAlarmSeconds++;
 804f0d4:	f108 0801 	add.w	r8, r8, #1
 804f0d8:	e7aa      	b.n	804f030 <HW_RTC_SetAlarm+0x84>
    rtcAlarmSeconds -= SECONDS_IN_1MINUTE;
 804f0da:	f1a8 083c 	sub.w	r8, r8, #60	; 0x3c
    rtcAlarmMinutes++;
 804f0de:	3001      	adds	r0, #1
    rtcAlarmSeconds -= SECONDS_IN_1MINUTE;
 804f0e0:	fa1f f888 	uxth.w	r8, r8
    rtcAlarmMinutes++;
 804f0e4:	b280      	uxth	r0, r0
 804f0e6:	e7a8      	b.n	804f03a <HW_RTC_SetAlarm+0x8e>
    rtcAlarmMinutes -= MINUTES_IN_1HOUR;
 804f0e8:	383c      	subs	r0, #60	; 0x3c
    rtcAlarmHours++;
 804f0ea:	3201      	adds	r2, #1
    rtcAlarmMinutes -= MINUTES_IN_1HOUR;
 804f0ec:	b280      	uxth	r0, r0
    rtcAlarmHours++;
 804f0ee:	b292      	uxth	r2, r2
 804f0f0:	e7a6      	b.n	804f040 <HW_RTC_SetAlarm+0x94>
    rtcAlarmHours -= HOURS_IN_1DAY;
 804f0f2:	3a18      	subs	r2, #24
    rtcAlarmDays++;
 804f0f4:	3301      	adds	r3, #1
    rtcAlarmHours -= HOURS_IN_1DAY;
 804f0f6:	b292      	uxth	r2, r2
    rtcAlarmDays++;
 804f0f8:	b29b      	uxth	r3, r3
 804f0fa:	e7a3      	b.n	804f044 <HW_RTC_SetAlarm+0x98>
 804f0fc:	200037e4 	.word	0x200037e4
 804f100:	0001517f 	.word	0x0001517f
 804f104:	08052d50 	.word	0x08052d50
 804f108:	20003808 	.word	0x20003808

0804f10c <HW_RTC_IrqHandler>:
{
 804f10c:	b508      	push	{r3, lr}
  LPM_SetStopMode(LPM_RTC_Id, LPM_Enable);
 804f10e:	2100      	movs	r1, #0
 804f110:	2004      	movs	r0, #4
 804f112:	f7ff f857 	bl	804e1c4 <LPM_SetStopMode>
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 804f116:	4b0b      	ldr	r3, [pc, #44]	; (804f144 <HW_RTC_IrqHandler+0x38>)
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != RESET)
 804f118:	480b      	ldr	r0, [pc, #44]	; (804f148 <HW_RTC_IrqHandler+0x3c>)
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 804f11a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 804f11e:	615a      	str	r2, [r3, #20]
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != RESET)
 804f120:	6802      	ldr	r2, [r0, #0]
 804f122:	6893      	ldr	r3, [r2, #8]
 804f124:	04d9      	lsls	r1, r3, #19
 804f126:	d50b      	bpl.n	804f140 <HW_RTC_IrqHandler+0x34>
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != RESET)
 804f128:	68d3      	ldr	r3, [r2, #12]
 804f12a:	05db      	lsls	r3, r3, #23
 804f12c:	d508      	bpl.n	804f140 <HW_RTC_IrqHandler+0x34>
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 804f12e:	68d3      	ldr	r3, [r2, #12]
 804f130:	b2db      	uxtb	r3, r3
 804f132:	f463 73c0 	orn	r3, r3, #384	; 0x180
 804f136:	60d3      	str	r3, [r2, #12]
}
 804f138:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
      HAL_RTC_AlarmAEventCallback(hrtc);
 804f13c:	f000 bfec 	b.w	8050118 <HAL_RTC_AlarmAEventCallback>
}
 804f140:	bd08      	pop	{r3, pc}
 804f142:	bf00      	nop
 804f144:	40013c00 	.word	0x40013c00
 804f148:	200037e4 	.word	0x200037e4

0804f14c <HW_RTC_DelayMs>:
{
 804f14c:	4601      	mov	r1, r0
 804f14e:	b538      	push	{r3, r4, r5, lr}
  return (uint32_t)((((uint64_t)timeMilliSec) * CONV_DENOM) / CONV_NUMER);
 804f150:	227d      	movs	r2, #125	; 0x7d
 804f152:	2300      	movs	r3, #0
 804f154:	01c0      	lsls	r0, r0, #7
 804f156:	0e49      	lsrs	r1, r1, #25
 804f158:	f7f1 feb0 	bl	8040ebc <__aeabi_uldivmod>
 804f15c:	4604      	mov	r4, r0
  timeout = HW_RTC_GetTimerValue();
 804f15e:	f7ff ff07 	bl	804ef70 <HW_RTC_GetTimerValue>
 804f162:	4605      	mov	r5, r0
  while (((HW_RTC_GetTimerValue() - timeout)) < delayValue)
 804f164:	f7ff ff04 	bl	804ef70 <HW_RTC_GetTimerValue>
 804f168:	1b40      	subs	r0, r0, r5
 804f16a:	42a0      	cmp	r0, r4
 804f16c:	d300      	bcc.n	804f170 <HW_RTC_DelayMs+0x24>
}
 804f16e:	bd38      	pop	{r3, r4, r5, pc}
    __NOP();
 804f170:	bf00      	nop
 804f172:	e7f7      	b.n	804f164 <HW_RTC_DelayMs+0x18>

0804f174 <HW_RTC_SetTimerContext>:
{
 804f174:	b510      	push	{r4, lr}
  RtcTimerContext.Rtc_Time = (uint32_t) HW_RTC_GetCalendarValue(&RtcTimerContext.RTC_Calndr_Date, &RtcTimerContext.RTC_Calndr_Time);
 804f176:	4c04      	ldr	r4, [pc, #16]	; (804f188 <HW_RTC_SetTimerContext+0x14>)
 804f178:	f104 0154 	add.w	r1, r4, #84	; 0x54
 804f17c:	f104 0068 	add.w	r0, r4, #104	; 0x68
 804f180:	f7ff fe76 	bl	804ee70 <HW_RTC_GetCalendarValue>
 804f184:	6520      	str	r0, [r4, #80]	; 0x50
}
 804f186:	bd10      	pop	{r4, pc}
 804f188:	200037e4 	.word	0x200037e4

0804f18c <HW_RTC_Init>:
{
 804f18c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	if (HW_RTC_Initalized == false) {
 804f190:	4c6f      	ldr	r4, [pc, #444]	; (804f350 <HW_RTC_Init+0x1c4>)
 804f192:	f894 306c 	ldrb.w	r3, [r4, #108]	; 0x6c
{
 804f196:	b088      	sub	sp, #32
 804f198:	4626      	mov	r6, r4
	if (HW_RTC_Initalized == false) {
 804f19a:	2b00      	cmp	r3, #0
 804f19c:	f040 809d 	bne.w	804f2da <HW_RTC_Init+0x14e>
	RtcHandle.Instance = RTC;
 804f1a0:	4a6c      	ldr	r2, [pc, #432]	; (804f354 <HW_RTC_Init+0x1c8>)
	PRINTF("\r\nENTROU RTC\r\n");
 804f1a2:	486d      	ldr	r0, [pc, #436]	; (804f358 <HW_RTC_Init+0x1cc>)
	RtcHandle.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 804f1a4:	61a3      	str	r3, [r4, #24]
	RtcHandle.Init.HourFormat = RTC_HOURFORMAT_24;
 804f1a6:	e9c4 2300 	strd	r2, r3, [r4]
	RtcHandle.Init.SynchPrediv = PREDIV_S; /*RTC_SYNCH_PREDIV; */
 804f1aa:	217c      	movs	r1, #124	; 0x7c
 804f1ac:	f641 723f 	movw	r2, #7999	; 0x1f3f
 804f1b0:	e9c4 1202 	strd	r1, r2, [r4, #8]
	RtcHandle.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 804f1b4:	e9c4 3304 	strd	r3, r3, [r4, #16]
	PRINTF("\r\nENTROU RTC\r\n");
 804f1b8:	f7ff faca 	bl	804e750 <TraceSend>
	if(HAL_RTC_Init(&RtcHandle)!=HAL_OK){
 804f1bc:	4620      	mov	r0, r4
 804f1be:	f7f6 fb98 	bl	80458f2 <HAL_RTC_Init>
 804f1c2:	4604      	mov	r4, r0
 804f1c4:	b100      	cbz	r0, 804f1c8 <HW_RTC_Init+0x3c>
 804f1c6:	e7fe      	b.n	804f1c6 <HW_RTC_Init+0x3a>
}

static void set_date_time_on_start(void){
	RTC_TimeTypeDef RTC_TimeStruct;
	RTC_DateTypeDef RTC_DateStruct;
	if ((read_sram_bckp(MAGIC_NUMBER_CALENDAR_POSITION, _16BITS)) != MEMO_NUMBER) {
 804f1c8:	2101      	movs	r1, #1
 804f1ca:	4864      	ldr	r0, [pc, #400]	; (804f35c <HW_RTC_Init+0x1d0>)
 804f1cc:	f001 fa97 	bl	80506fe <read_sram_bckp>
 804f1d0:	f243 28f2 	movw	r8, #13042	; 0x32f2
 804f1d4:	4540      	cmp	r0, r8
 804f1d6:	f000 8083 	beq.w	804f2e0 <HW_RTC_Init+0x154>
		PRINTF("ENTROU set_date_time_on_start\r\n");
 804f1da:	4861      	ldr	r0, [pc, #388]	; (804f360 <HW_RTC_Init+0x1d4>)
	s[0] = __TIMESTAMP__[11];
 804f1dc:	ad08      	add	r5, sp, #32
		PRINTF("ENTROU set_date_time_on_start\r\n");
 804f1de:	f7ff fab7 	bl	804e750 <TraceSend>
		write_sram_bckp(0, PLUVIOMETER_CNT_REGISTER, _16BITS);
 804f1e2:	2201      	movs	r2, #1
 804f1e4:	495f      	ldr	r1, [pc, #380]	; (804f364 <HW_RTC_Init+0x1d8>)
 804f1e6:	4620      	mov	r0, r4
 804f1e8:	f001 fa82 	bl	80506f0 <write_sram_bckp>
	s[0] = __TIMESTAMP__[11];
 804f1ec:	f243 7331 	movw	r3, #14129	; 0x3731
 804f1f0:	f825 3d1c 	strh.w	r3, [r5, #-28]!
	RTC_TimeStruct_Real->Hours = atoi(s);
 804f1f4:	4628      	mov	r0, r5
 804f1f6:	f001 fe87 	bl	8050f08 <atoi>
	RTC_TimeStruct_Real->Hours = 17;
 804f1fa:	2211      	movs	r2, #17
	PRINTF("%s -> Hr: %d \r\n", s, RTC_TimeStruct_Real->Hours);
 804f1fc:	4629      	mov	r1, r5
 804f1fe:	485a      	ldr	r0, [pc, #360]	; (804f368 <HW_RTC_Init+0x1dc>)
	RTC_TimeStruct_Real->Hours = 17;
 804f200:	f88d 200c 	strb.w	r2, [sp, #12]
	PRINTF("%s -> Hr: %d \r\n", s, RTC_TimeStruct_Real->Hours);
 804f204:	f7ff faa4 	bl	804e750 <TraceSend>
	s[0] = __TIMESTAMP__[14];
 804f208:	f243 0334 	movw	r3, #12340	; 0x3034
	RTC_TimeStruct_Real->Minutes = atoi(s);
 804f20c:	4628      	mov	r0, r5
	s[0] = __TIMESTAMP__[14];
 804f20e:	f8ad 3004 	strh.w	r3, [sp, #4]
	RTC_TimeStruct_Real->Minutes = atoi(s);
 804f212:	f001 fe79 	bl	8050f08 <atoi>
	RTC_TimeStruct_Real->Minutes = 45;
 804f216:	222d      	movs	r2, #45	; 0x2d
	PRINTF("%s -> Min: %d \r\n", s, RTC_TimeStruct_Real->Minutes);
 804f218:	4629      	mov	r1, r5
 804f21a:	4854      	ldr	r0, [pc, #336]	; (804f36c <HW_RTC_Init+0x1e0>)
	RTC_TimeStruct_Real->Minutes = 45;
 804f21c:	f88d 200d 	strb.w	r2, [sp, #13]
	PRINTF("%s -> Min: %d \r\n", s, RTC_TimeStruct_Real->Minutes);
 804f220:	f7ff fa96 	bl	804e750 <TraceSend>
	s[0] = __TIMESTAMP__[17];
 804f224:	f243 6334 	movw	r3, #13876	; 0x3634
	RTC_TimeStruct_Real->Seconds = atoi(s);
 804f228:	4628      	mov	r0, r5
	s[0] = __TIMESTAMP__[17];
 804f22a:	f8ad 3004 	strh.w	r3, [sp, #4]
	RTC_TimeStruct_Real->Seconds = atoi(s);
 804f22e:	f001 fe6b 	bl	8050f08 <atoi>
	PRINTF("%s -> Sec: %d \r\n", s, RTC_TimeStruct_Real->Seconds);
 804f232:	4622      	mov	r2, r4
 804f234:	4629      	mov	r1, r5
 804f236:	484e      	ldr	r0, [pc, #312]	; (804f370 <HW_RTC_Init+0x1e4>)
	RTC_TimeStruct_Real->Seconds = 00;
 804f238:	f88d 400e 	strb.w	r4, [sp, #14]
	RTC_DateStruct_Real->Date = 03;
 804f23c:	2703      	movs	r7, #3
	PRINTF("%s -> Sec: %d \r\n", s, RTC_TimeStruct_Real->Seconds);
 804f23e:	f7ff fa87 	bl	804e750 <TraceSend>
	s[0] = __TIMESTAMP__[8];
 804f242:	f243 3330 	movw	r3, #13104	; 0x3330
	RTC_DateStruct_Real->Date = atoi(s);
 804f246:	4628      	mov	r0, r5
	s[0] = __TIMESTAMP__[8];
 804f248:	f8ad 3004 	strh.w	r3, [sp, #4]
	RTC_DateStruct_Real->Date = atoi(s);
 804f24c:	f001 fe5c 	bl	8050f08 <atoi>
	PRINTF("%s -> Dt: %d \r\n",s, RTC_DateStruct_Real->Date);
 804f250:	463a      	mov	r2, r7
 804f252:	4629      	mov	r1, r5
 804f254:	4847      	ldr	r0, [pc, #284]	; (804f374 <HW_RTC_Init+0x1e8>)
	RTC_DateStruct_Real->Date = 03;
 804f256:	f88d 700a 	strb.w	r7, [sp, #10]
	PRINTF("%s -> Dt: %d \r\n",s, RTC_DateStruct_Real->Date);
 804f25a:	f7ff fa79 	bl	804e750 <TraceSend>
	s[0] = __TIMESTAMP__[22];
 804f25e:	f243 1332 	movw	r3, #12594	; 0x3132
	RTC_DateStruct_Real->Year = atoi(s);
 804f262:	4628      	mov	r0, r5
	s[0] = __TIMESTAMP__[22];
 804f264:	f8ad 3004 	strh.w	r3, [sp, #4]
	RTC_DateStruct_Real->Year = atoi(s);
 804f268:	f001 fe4e 	bl	8050f08 <atoi>
	RTC_DateStruct_Real->Year = 21;
 804f26c:	2215      	movs	r2, #21
	PRINTF("%s -> Yr: %d \r\n", s, RTC_DateStruct_Real->Year);
 804f26e:	4629      	mov	r1, r5
 804f270:	4841      	ldr	r0, [pc, #260]	; (804f378 <HW_RTC_Init+0x1ec>)
	RTC_DateStruct_Real->Year = 21;
 804f272:	f88d 200b 	strb.w	r2, [sp, #11]
	PRINTF("%s -> Yr: %d \r\n", s, RTC_DateStruct_Real->Year);
 804f276:	f7ff fa6b 	bl	804e750 <TraceSend>
	RTC_DateStruct_Real->Month = get_month();
 804f27a:	2112      	movs	r1, #18
	PRINTF("Month: %d \r\n", RTC_DateStruct_Real->Month);
 804f27c:	483f      	ldr	r0, [pc, #252]	; (804f37c <HW_RTC_Init+0x1f0>)
	RTC_DateStruct_Real->Month = get_month();
 804f27e:	f88d 1009 	strb.w	r1, [sp, #9]
	PRINTF("Month: %d \r\n", RTC_DateStruct_Real->Month);
 804f282:	f7ff fa65 	bl	804e750 <TraceSend>
	RTC_DateStruct_Real->WeekDay = get_week_day();
 804f286:	2105      	movs	r1, #5
	PRINTF("WeekDay: %d \r\n", RTC_DateStruct_Real->WeekDay);
 804f288:	483d      	ldr	r0, [pc, #244]	; (804f380 <HW_RTC_Init+0x1f4>)
	RTC_DateStruct_Real->WeekDay = get_week_day();
 804f28a:	f88d 1008 	strb.w	r1, [sp, #8]
	PRINTF("WeekDay: %d \r\n", RTC_DateStruct_Real->WeekDay);
 804f28e:	f7ff fa5f 	bl	804e750 <TraceSend>
		get_datetime_from_compilation(&RTC_TimeStruct, &RTC_DateStruct);
		RTC_TimeStruct.StoreOperation = RTC_DAYLIGHTSAVING_NONE;
		RTC_TimeStruct.DayLightSaving = RTC_STOREOPERATION_RESET;
		HAL_RTC_SetTime(&RtcHandle, &RTC_TimeStruct, RTC_FORMAT_BIN);
 804f292:	4622      	mov	r2, r4
 804f294:	a903      	add	r1, sp, #12
 804f296:	4630      	mov	r0, r6
		RTC_TimeStruct.DayLightSaving = RTC_STOREOPERATION_RESET;
 804f298:	e9cd 4406 	strd	r4, r4, [sp, #24]
		HAL_RTC_SetTime(&RtcHandle, &RTC_TimeStruct, RTC_FORMAT_BIN);
 804f29c:	f7f6 fb82 	bl	80459a4 <HAL_RTC_SetTime>
		HAL_RTC_SetDate(&RtcHandle, &RTC_DateStruct, RTC_FORMAT_BIN);
 804f2a0:	4622      	mov	r2, r4
 804f2a2:	a902      	add	r1, sp, #8
 804f2a4:	4630      	mov	r0, r6
 804f2a6:	f7f6 fbee 	bl	8045a86 <HAL_RTC_SetDate>

		write_sram_bckp(MEMO_NUMBER, MAGIC_NUMBER_CALENDAR_POSITION, _16BITS);
 804f2aa:	2201      	movs	r2, #1
 804f2ac:	492b      	ldr	r1, [pc, #172]	; (804f35c <HW_RTC_Init+0x1d0>)
 804f2ae:	4640      	mov	r0, r8
 804f2b0:	f001 fa1e 	bl	80506f0 <write_sram_bckp>
		HAL_RTCEx_BKUPWrite(&RtcHandle, RTC_BKP_DR3, MEMO_NUMBER);
 804f2b4:	4642      	mov	r2, r8
 804f2b6:	4639      	mov	r1, r7
 804f2b8:	4630      	mov	r0, r6
 804f2ba:	f7f6 fd3e 	bl	8045d3a <HAL_RTCEx_BKUPWrite>
	HAL_RTCEx_SetSmoothCalib(&RtcHandle, RTC_SMOOTHCALIB_PERIOD_32SEC, RTC_SMOOTHCALIB_PLUSPULSES_RESET, 130);
 804f2be:	2200      	movs	r2, #0
 804f2c0:	2382      	movs	r3, #130	; 0x82
 804f2c2:	4611      	mov	r1, r2
 804f2c4:	4822      	ldr	r0, [pc, #136]	; (804f350 <HW_RTC_Init+0x1c4>)
 804f2c6:	f7f6 fd42 	bl	8045d4e <HAL_RTCEx_SetSmoothCalib>
	HAL_RTCEx_EnableBypassShadow(&RtcHandle);
 804f2ca:	4821      	ldr	r0, [pc, #132]	; (804f350 <HW_RTC_Init+0x1c4>)
 804f2cc:	f7f6 fd77 	bl	8045dbe <HAL_RTCEx_EnableBypassShadow>
		HW_RTC_SetTimerContext();
 804f2d0:	f7ff ff50 	bl	804f174 <HW_RTC_SetTimerContext>
		HW_RTC_Initalized = true;
 804f2d4:	2301      	movs	r3, #1
 804f2d6:	f886 306c 	strb.w	r3, [r6, #108]	; 0x6c
}
 804f2da:	b008      	add	sp, #32
 804f2dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	}
	else{
		RTC_TimeStruct.Hours = read_sram_bckp(BKP_HOURS_POSITION, _8BITS);
 804f2e0:	4621      	mov	r1, r4
 804f2e2:	4828      	ldr	r0, [pc, #160]	; (804f384 <HW_RTC_Init+0x1f8>)
 804f2e4:	f001 fa0b 	bl	80506fe <read_sram_bckp>
		RTC_TimeStruct.Minutes = read_sram_bckp(BKP_MINUTES_POSITION, _8BITS);
 804f2e8:	4621      	mov	r1, r4
		RTC_TimeStruct.Hours = read_sram_bckp(BKP_HOURS_POSITION, _8BITS);
 804f2ea:	f88d 000c 	strb.w	r0, [sp, #12]
		RTC_TimeStruct.Minutes = read_sram_bckp(BKP_MINUTES_POSITION, _8BITS);
 804f2ee:	4826      	ldr	r0, [pc, #152]	; (804f388 <HW_RTC_Init+0x1fc>)
 804f2f0:	f001 fa05 	bl	80506fe <read_sram_bckp>
		RTC_TimeStruct.Seconds = read_sram_bckp(BKP_SECONDS_POSITION, _8BITS);
 804f2f4:	4621      	mov	r1, r4
		RTC_TimeStruct.Minutes = read_sram_bckp(BKP_MINUTES_POSITION, _8BITS);
 804f2f6:	f88d 000d 	strb.w	r0, [sp, #13]
		RTC_TimeStruct.Seconds = read_sram_bckp(BKP_SECONDS_POSITION, _8BITS);
 804f2fa:	4824      	ldr	r0, [pc, #144]	; (804f38c <HW_RTC_Init+0x200>)
 804f2fc:	f001 f9ff 	bl	80506fe <read_sram_bckp>
		RTC_TimeStruct.StoreOperation = RTC_DAYLIGHTSAVING_NONE;
		RTC_TimeStruct.DayLightSaving = RTC_STOREOPERATION_RESET;
		HAL_RTC_SetTime(&RtcHandle, &RTC_TimeStruct, RTC_FORMAT_BIN);
 804f300:	4622      	mov	r2, r4
		RTC_TimeStruct.Seconds = read_sram_bckp(BKP_SECONDS_POSITION, _8BITS);
 804f302:	f88d 000e 	strb.w	r0, [sp, #14]
		HAL_RTC_SetTime(&RtcHandle, &RTC_TimeStruct, RTC_FORMAT_BIN);
 804f306:	a903      	add	r1, sp, #12
 804f308:	4630      	mov	r0, r6
		RTC_TimeStruct.DayLightSaving = RTC_STOREOPERATION_RESET;
 804f30a:	e9cd 4406 	strd	r4, r4, [sp, #24]
		HAL_RTC_SetTime(&RtcHandle, &RTC_TimeStruct, RTC_FORMAT_BIN);
 804f30e:	f7f6 fb49 	bl	80459a4 <HAL_RTC_SetTime>

		RTC_DateStruct.Year = read_sram_bckp(BKP_YEAR_POSITION, _8BITS);
 804f312:	4621      	mov	r1, r4
 804f314:	481e      	ldr	r0, [pc, #120]	; (804f390 <HW_RTC_Init+0x204>)
 804f316:	f001 f9f2 	bl	80506fe <read_sram_bckp>
		RTC_DateStruct.Month = read_sram_bckp(BKP_MONTH_POSITION, _8BITS);
 804f31a:	4621      	mov	r1, r4
		RTC_DateStruct.Year = read_sram_bckp(BKP_YEAR_POSITION, _8BITS);
 804f31c:	f88d 000b 	strb.w	r0, [sp, #11]
		RTC_DateStruct.Month = read_sram_bckp(BKP_MONTH_POSITION, _8BITS);
 804f320:	481c      	ldr	r0, [pc, #112]	; (804f394 <HW_RTC_Init+0x208>)
 804f322:	f001 f9ec 	bl	80506fe <read_sram_bckp>
		RTC_DateStruct.Date = read_sram_bckp(BKP_DAY_POSITION, _8BITS);
 804f326:	4621      	mov	r1, r4
		RTC_DateStruct.Month = read_sram_bckp(BKP_MONTH_POSITION, _8BITS);
 804f328:	f88d 0009 	strb.w	r0, [sp, #9]
		RTC_DateStruct.Date = read_sram_bckp(BKP_DAY_POSITION, _8BITS);
 804f32c:	481a      	ldr	r0, [pc, #104]	; (804f398 <HW_RTC_Init+0x20c>)
 804f32e:	f001 f9e6 	bl	80506fe <read_sram_bckp>
		RTC_DateStruct.WeekDay = read_sram_bckp(BKP_WEEK_DAY_POSITION, _8BITS);
 804f332:	4621      	mov	r1, r4
		RTC_DateStruct.Date = read_sram_bckp(BKP_DAY_POSITION, _8BITS);
 804f334:	f88d 000a 	strb.w	r0, [sp, #10]
		RTC_DateStruct.WeekDay = read_sram_bckp(BKP_WEEK_DAY_POSITION, _8BITS);
 804f338:	4818      	ldr	r0, [pc, #96]	; (804f39c <HW_RTC_Init+0x210>)
 804f33a:	f001 f9e0 	bl	80506fe <read_sram_bckp>
		HAL_RTC_SetDate(&RtcHandle, &RTC_DateStruct, RTC_FORMAT_BIN);
 804f33e:	4622      	mov	r2, r4
		RTC_DateStruct.WeekDay = read_sram_bckp(BKP_WEEK_DAY_POSITION, _8BITS);
 804f340:	f88d 0008 	strb.w	r0, [sp, #8]
		HAL_RTC_SetDate(&RtcHandle, &RTC_DateStruct, RTC_FORMAT_BIN);
 804f344:	a902      	add	r1, sp, #8
 804f346:	4630      	mov	r0, r6
 804f348:	f7f6 fb9d 	bl	8045a86 <HAL_RTC_SetDate>
 804f34c:	e7b7      	b.n	804f2be <HW_RTC_Init+0x132>
 804f34e:	bf00      	nop
 804f350:	200037e4 	.word	0x200037e4
 804f354:	40002800 	.word	0x40002800
 804f358:	08053996 	.word	0x08053996
 804f35c:	40024000 	.word	0x40024000
 804f360:	080539a5 	.word	0x080539a5
 804f364:	40024014 	.word	0x40024014
 804f368:	080539c5 	.word	0x080539c5
 804f36c:	080539d5 	.word	0x080539d5
 804f370:	080539e6 	.word	0x080539e6
 804f374:	080539f7 	.word	0x080539f7
 804f378:	08053a07 	.word	0x08053a07
 804f37c:	08053a17 	.word	0x08053a17
 804f380:	08053a24 	.word	0x08053a24
 804f384:	40024005 	.word	0x40024005
 804f388:	40024006 	.word	0x40024006
 804f38c:	40024007 	.word	0x40024007
 804f390:	40024008 	.word	0x40024008
 804f394:	40024009 	.word	0x40024009
 804f398:	4002400a 	.word	0x4002400a
 804f39c:	4002400b 	.word	0x4002400b

0804f3a0 <HW_RTC_GetTimerContext>:
}
 804f3a0:	4b01      	ldr	r3, [pc, #4]	; (804f3a8 <HW_RTC_GetTimerContext+0x8>)
 804f3a2:	6d18      	ldr	r0, [r3, #80]	; 0x50
 804f3a4:	4770      	bx	lr
 804f3a6:	bf00      	nop
 804f3a8:	200037e4 	.word	0x200037e4

0804f3ac <HW_RTC_GetCalendarTime>:
{
 804f3ac:	b530      	push	{r4, r5, lr}
 804f3ae:	b087      	sub	sp, #28
 804f3b0:	4605      	mov	r5, r0
  uint64_t calendarValue = HW_RTC_GetCalendarValue(&RTC_DateStruct, &RTC_TimeStruct);
 804f3b2:	a901      	add	r1, sp, #4
 804f3b4:	4668      	mov	r0, sp
 804f3b6:	f7ff fd5b 	bl	804ee70 <HW_RTC_GetCalendarValue>
 804f3ba:	4604      	mov	r4, r0
  *mSeconds = HW_RTC_Tick2ms(ticks);
 804f3bc:	f641 703f 	movw	r0, #7999	; 0x1f3f
 804f3c0:	4020      	ands	r0, r4
 804f3c2:	f7ff fdbc 	bl	804ef3e <HW_RTC_Tick2ms>
 804f3c6:	8028      	strh	r0, [r5, #0]
  uint32_t seconds = (uint32_t)(calendarValue >> N_PREDIV_S);
 804f3c8:	0aa0      	lsrs	r0, r4, #10
}
 804f3ca:	ea40 5081 	orr.w	r0, r0, r1, lsl #22
 804f3ce:	b007      	add	sp, #28
 804f3d0:	bd30      	pop	{r4, r5, pc}
	...

0804f3d4 <HW_RTC_BKUPWrite>:
{
 804f3d4:	b538      	push	{r3, r4, r5, lr}
  HAL_RTCEx_BKUPWrite(&RtcHandle, RTC_BKP_DR0, Data0);
 804f3d6:	4c07      	ldr	r4, [pc, #28]	; (804f3f4 <HW_RTC_BKUPWrite+0x20>)
{
 804f3d8:	460d      	mov	r5, r1
  HAL_RTCEx_BKUPWrite(&RtcHandle, RTC_BKP_DR0, Data0);
 804f3da:	4602      	mov	r2, r0
 804f3dc:	2100      	movs	r1, #0
 804f3de:	4620      	mov	r0, r4
 804f3e0:	f7f6 fcab 	bl	8045d3a <HAL_RTCEx_BKUPWrite>
  HAL_RTCEx_BKUPWrite(&RtcHandle, RTC_BKP_DR1, Data1);
 804f3e4:	462a      	mov	r2, r5
 804f3e6:	4620      	mov	r0, r4
 804f3e8:	2101      	movs	r1, #1
}
 804f3ea:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  HAL_RTCEx_BKUPWrite(&RtcHandle, RTC_BKP_DR1, Data1);
 804f3ee:	f7f6 bca4 	b.w	8045d3a <HAL_RTCEx_BKUPWrite>
 804f3f2:	bf00      	nop
 804f3f4:	200037e4 	.word	0x200037e4

0804f3f8 <HW_RTC_BKUPRead>:
{
 804f3f8:	b570      	push	{r4, r5, r6, lr}
  *Data0 = HAL_RTCEx_BKUPRead(&RtcHandle, RTC_BKP_DR0);
 804f3fa:	4c07      	ldr	r4, [pc, #28]	; (804f418 <HW_RTC_BKUPRead+0x20>)
{
 804f3fc:	4606      	mov	r6, r0
 804f3fe:	460d      	mov	r5, r1
  *Data0 = HAL_RTCEx_BKUPRead(&RtcHandle, RTC_BKP_DR0);
 804f400:	4620      	mov	r0, r4
 804f402:	2100      	movs	r1, #0
 804f404:	f7f6 fc9e 	bl	8045d44 <HAL_RTCEx_BKUPRead>
  *Data1 = HAL_RTCEx_BKUPRead(&RtcHandle, RTC_BKP_DR1);
 804f408:	2101      	movs	r1, #1
  *Data0 = HAL_RTCEx_BKUPRead(&RtcHandle, RTC_BKP_DR0);
 804f40a:	6030      	str	r0, [r6, #0]
  *Data1 = HAL_RTCEx_BKUPRead(&RtcHandle, RTC_BKP_DR1);
 804f40c:	4620      	mov	r0, r4
 804f40e:	f7f6 fc99 	bl	8045d44 <HAL_RTCEx_BKUPRead>
 804f412:	6028      	str	r0, [r5, #0]
}
 804f414:	bd70      	pop	{r4, r5, r6, pc}
 804f416:	bf00      	nop
 804f418:	200037e4 	.word	0x200037e4

0804f41c <get_time_now>:
{
 804f41c:	b530      	push	{r4, r5, lr}
	HAL_RTC_GetTime(&RtcHandle, &sTime, RTC_FORMAT_BIN);
 804f41e:	4d10      	ldr	r5, [pc, #64]	; (804f460 <get_time_now+0x44>)
{
 804f420:	b087      	sub	sp, #28
 804f422:	4604      	mov	r4, r0
	HAL_RTC_GetTime(&RtcHandle, &sTime, RTC_FORMAT_BIN);
 804f424:	a901      	add	r1, sp, #4
 804f426:	2200      	movs	r2, #0
 804f428:	4628      	mov	r0, r5
 804f42a:	f7f6 fc40 	bl	8045cae <HAL_RTC_GetTime>
	HAL_RTC_GetDate(&RtcHandle, &sDate, RTC_FORMAT_BIN);
 804f42e:	2200      	movs	r2, #0
 804f430:	4669      	mov	r1, sp
 804f432:	4628      	mov	r0, r5
 804f434:	f7f6 fc62 	bl	8045cfc <HAL_RTC_GetDate>
    	buffer_datetime[i]=*p++;
 804f438:	f89d 3001 	ldrb.w	r3, [sp, #1]
 804f43c:	7023      	strb	r3, [r4, #0]
 804f43e:	f89d 3002 	ldrb.w	r3, [sp, #2]
 804f442:	7063      	strb	r3, [r4, #1]
 804f444:	f89d 3003 	ldrb.w	r3, [sp, #3]
 804f448:	70a3      	strb	r3, [r4, #2]
    	buffer_datetime[i]=*p++;
 804f44a:	f89d 3004 	ldrb.w	r3, [sp, #4]
 804f44e:	70e3      	strb	r3, [r4, #3]
 804f450:	f89d 3005 	ldrb.w	r3, [sp, #5]
 804f454:	7123      	strb	r3, [r4, #4]
 804f456:	f89d 3006 	ldrb.w	r3, [sp, #6]
 804f45a:	7163      	strb	r3, [r4, #5]
}
 804f45c:	b007      	add	sp, #28
 804f45e:	bd30      	pop	{r4, r5, pc}
 804f460:	200037e4 	.word	0x200037e4

0804f464 <DateTime_Update>:
void DateTime_Update(uint8_t* buffer_datetime_real) {
 804f464:	b530      	push	{r4, r5, lr}
 804f466:	b087      	sub	sp, #28
	RTC_DateStruct_Real.Year = buffer_datetime_real[3]; // 0-infinite
 804f468:	78c3      	ldrb	r3, [r0, #3]
 804f46a:	f88d 3003 	strb.w	r3, [sp, #3]
	RTC_DateStruct_Real.Month = buffer_datetime_real[1]; // 0-12
 804f46e:	7843      	ldrb	r3, [r0, #1]
	HAL_RTC_SetDate(&RtcHandle, &RTC_DateStruct_Real, RTC_FORMAT_BIN);
 804f470:	4d17      	ldr	r5, [pc, #92]	; (804f4d0 <DateTime_Update+0x6c>)
	RTC_DateStruct_Real.Month = buffer_datetime_real[1]; // 0-12
 804f472:	f88d 3001 	strb.w	r3, [sp, #1]
	RTC_DateStruct_Real.WeekDay = buffer_datetime_real[0]; // Seg 1 ... Dom 7
 804f476:	a906      	add	r1, sp, #24
	RTC_DateStruct_Real.Date = buffer_datetime_real[2]; // 1-31
 804f478:	7883      	ldrb	r3, [r0, #2]
 804f47a:	f88d 3002 	strb.w	r3, [sp, #2]
void DateTime_Update(uint8_t* buffer_datetime_real) {
 804f47e:	4604      	mov	r4, r0
	RTC_DateStruct_Real.WeekDay = buffer_datetime_real[0]; // Seg 1 ... Dom 7
 804f480:	7803      	ldrb	r3, [r0, #0]
 804f482:	f801 3d18 	strb.w	r3, [r1, #-24]!
	HAL_RTC_SetDate(&RtcHandle, &RTC_DateStruct_Real, RTC_FORMAT_BIN);
 804f486:	2200      	movs	r2, #0
 804f488:	4628      	mov	r0, r5
 804f48a:	f7f6 fafc 	bl	8045a86 <HAL_RTC_SetDate>
	RTC_TimeStruct_Real.Hours = buffer_datetime_real[4]; // 0-23
 804f48e:	7923      	ldrb	r3, [r4, #4]
 804f490:	f88d 3004 	strb.w	r3, [sp, #4]
	RTC_TimeStruct_Real.Minutes = buffer_datetime_real[5]; // 0-59
 804f494:	7963      	ldrb	r3, [r4, #5]
 804f496:	f88d 3005 	strb.w	r3, [sp, #5]
	RTC_TimeStruct_Real.TimeFormat = 0;
 804f49a:	2200      	movs	r2, #0
	RTC_TimeStruct_Real.Seconds = buffer_datetime_real[6]; // 0-59
 804f49c:	79a3      	ldrb	r3, [r4, #6]
 804f49e:	f88d 3006 	strb.w	r3, [sp, #6]
	HAL_RTC_SetTime(&RtcHandle, &RTC_TimeStruct_Real, RTC_FORMAT_BIN);
 804f4a2:	a901      	add	r1, sp, #4
 804f4a4:	4628      	mov	r0, r5
	RTC_TimeStruct_Real.TimeFormat = 0;
 804f4a6:	f88d 2007 	strb.w	r2, [sp, #7]
	RTC_TimeStruct_Real.SubSeconds = 0;
 804f4aa:	9202      	str	r2, [sp, #8]
	RTC_TimeStruct_Real.DayLightSaving = RTC_STOREOPERATION_RESET;
 804f4ac:	e9cd 2204 	strd	r2, r2, [sp, #16]
	HAL_RTC_SetTime(&RtcHandle, &RTC_TimeStruct_Real, RTC_FORMAT_BIN);
 804f4b0:	f7f6 fa78 	bl	80459a4 <HAL_RTC_SetTime>
	HAL_RTCEx_BKUPWrite(&RtcHandle, RTC_BKP_DR3, MEMO_NUMBER);
 804f4b4:	4628      	mov	r0, r5
 804f4b6:	f243 22f2 	movw	r2, #13042	; 0x32f2
 804f4ba:	2103      	movs	r1, #3
 804f4bc:	f7f6 fc3d 	bl	8045d3a <HAL_RTCEx_BKUPWrite>
	write_sram_bckp(MEMO_NUMBER, MAGIC_NUMBER_CALENDAR_POSITION, _16BITS);
 804f4c0:	2201      	movs	r2, #1
 804f4c2:	4904      	ldr	r1, [pc, #16]	; (804f4d4 <DateTime_Update+0x70>)
 804f4c4:	f243 20f2 	movw	r0, #13042	; 0x32f2
 804f4c8:	f001 f912 	bl	80506f0 <write_sram_bckp>
}
 804f4cc:	b007      	add	sp, #28
 804f4ce:	bd30      	pop	{r4, r5, pc}
 804f4d0:	200037e4 	.word	0x200037e4
 804f4d4:	40024000 	.word	0x40024000

0804f4d8 <write_time_to_backup>:
{
 804f4d8:	b570      	push	{r4, r5, r6, lr}
 804f4da:	b086      	sub	sp, #24
    HAL_RTC_GetTime(&RtcHandle, &RTC_TimeStruct, RTC_FORMAT_BIN);
 804f4dc:	2200      	movs	r2, #0
 804f4de:	a901      	add	r1, sp, #4
 804f4e0:	4820      	ldr	r0, [pc, #128]	; (804f564 <write_time_to_backup+0x8c>)
 804f4e2:	4d21      	ldr	r5, [pc, #132]	; (804f568 <write_time_to_backup+0x90>)
		HAL_RTC_GetDate(&RtcHandle, &RTC_DateStruct, RTC_FORMAT_BIN);
 804f4e4:	4e1f      	ldr	r6, [pc, #124]	; (804f564 <write_time_to_backup+0x8c>)
    HAL_RTC_GetTime(&RtcHandle, &RTC_TimeStruct, RTC_FORMAT_BIN);
 804f4e6:	f7f6 fbe2 	bl	8045cae <HAL_RTC_GetTime>
		HAL_RTC_GetDate(&RtcHandle, &RTC_DateStruct, RTC_FORMAT_BIN);
 804f4ea:	2200      	movs	r2, #0
 804f4ec:	4669      	mov	r1, sp
 804f4ee:	4630      	mov	r0, r6
 804f4f0:	6aac      	ldr	r4, [r5, #40]	; 0x28
 804f4f2:	f7f6 fc03 	bl	8045cfc <HAL_RTC_GetDate>
		HAL_RTC_GetTime(&RtcHandle, &RTC_TimeStruct, RTC_FORMAT_BIN);
 804f4f6:	2200      	movs	r2, #0
 804f4f8:	a901      	add	r1, sp, #4
 804f4fa:	4630      	mov	r0, r6
 804f4fc:	f7f6 fbd7 	bl	8045cae <HAL_RTC_GetTime>
 804f500:	6aab      	ldr	r3, [r5, #40]	; 0x28
 804f502:	b2a4      	uxth	r4, r4
 804f504:	b29b      	uxth	r3, r3
	}while (first_read != LL_RTC_TIME_GetSubSecond(RTC));
 804f506:	42a3      	cmp	r3, r4
 804f508:	d1ef      	bne.n	804f4ea <write_time_to_backup+0x12>
    write_sram_bckp(RTC_TimeStruct.Hours, BKP_HOURS_POSITION, _8BITS);
 804f50a:	f89d 0004 	ldrb.w	r0, [sp, #4]
 804f50e:	4917      	ldr	r1, [pc, #92]	; (804f56c <write_time_to_backup+0x94>)
 804f510:	2200      	movs	r2, #0
 804f512:	f001 f8ed 	bl	80506f0 <write_sram_bckp>
    write_sram_bckp(RTC_TimeStruct.Minutes, BKP_MINUTES_POSITION, _8BITS);
 804f516:	f89d 0005 	ldrb.w	r0, [sp, #5]
 804f51a:	4915      	ldr	r1, [pc, #84]	; (804f570 <write_time_to_backup+0x98>)
 804f51c:	2200      	movs	r2, #0
 804f51e:	f001 f8e7 	bl	80506f0 <write_sram_bckp>
    write_sram_bckp(RTC_TimeStruct.Seconds, BKP_SECONDS_POSITION, _8BITS);
 804f522:	f89d 0006 	ldrb.w	r0, [sp, #6]
 804f526:	4913      	ldr	r1, [pc, #76]	; (804f574 <write_time_to_backup+0x9c>)
 804f528:	2200      	movs	r2, #0
 804f52a:	f001 f8e1 	bl	80506f0 <write_sram_bckp>
    write_sram_bckp(RTC_DateStruct.Year, BKP_YEAR_POSITION, _8BITS);
 804f52e:	f89d 0003 	ldrb.w	r0, [sp, #3]
 804f532:	4911      	ldr	r1, [pc, #68]	; (804f578 <write_time_to_backup+0xa0>)
 804f534:	2200      	movs	r2, #0
 804f536:	f001 f8db 	bl	80506f0 <write_sram_bckp>
    write_sram_bckp(RTC_DateStruct.Month, BKP_MONTH_POSITION, _8BITS);
 804f53a:	f89d 0001 	ldrb.w	r0, [sp, #1]
 804f53e:	490f      	ldr	r1, [pc, #60]	; (804f57c <write_time_to_backup+0xa4>)
 804f540:	2200      	movs	r2, #0
 804f542:	f001 f8d5 	bl	80506f0 <write_sram_bckp>
    write_sram_bckp(RTC_DateStruct.Date, BKP_DAY_POSITION, _8BITS);
 804f546:	f89d 0002 	ldrb.w	r0, [sp, #2]
 804f54a:	490d      	ldr	r1, [pc, #52]	; (804f580 <write_time_to_backup+0xa8>)
 804f54c:	2200      	movs	r2, #0
 804f54e:	f001 f8cf 	bl	80506f0 <write_sram_bckp>
    write_sram_bckp(RTC_DateStruct.WeekDay, BKP_WEEK_DAY_POSITION, _8BITS);
 804f552:	2200      	movs	r2, #0
 804f554:	490b      	ldr	r1, [pc, #44]	; (804f584 <write_time_to_backup+0xac>)
 804f556:	f89d 0000 	ldrb.w	r0, [sp]
 804f55a:	f001 f8c9 	bl	80506f0 <write_sram_bckp>
}
 804f55e:	b006      	add	sp, #24
 804f560:	bd70      	pop	{r4, r5, r6, pc}
 804f562:	bf00      	nop
 804f564:	200037e4 	.word	0x200037e4
 804f568:	40002800 	.word	0x40002800
 804f56c:	40024005 	.word	0x40024005
 804f570:	40024006 	.word	0x40024006
 804f574:	40024007 	.word	0x40024007
 804f578:	40024008 	.word	0x40024008
 804f57c:	40024009 	.word	0x40024009
 804f580:	4002400a 	.word	0x4002400a
 804f584:	4002400b 	.word	0x4002400b

0804f588 <HW_SPI_IoInit>:
  /*##-2- Configure the SPI GPIOs */
  HW_SPI_IoDeInit();
}

void HW_SPI_IoInit(void)
{
 804f588:	b570      	push	{r4, r5, r6, lr}
 804f58a:	b088      	sub	sp, #32

	GPIO_InitTypeDef initStruct = { 0 };
 804f58c:	2214      	movs	r2, #20
 804f58e:	2100      	movs	r1, #0
 804f590:	a803      	add	r0, sp, #12
 804f592:	f001 fcec 	bl	8050f6e <memset>
	if (hspi.Instance == SPI2) {
 804f596:	4b25      	ldr	r3, [pc, #148]	; (804f62c <HW_SPI_IoInit+0xa4>)
 804f598:	681a      	ldr	r2, [r3, #0]
 804f59a:	4b25      	ldr	r3, [pc, #148]	; (804f630 <HW_SPI_IoInit+0xa8>)
 804f59c:	429a      	cmp	r2, r3
 804f59e:	d143      	bne.n	804f628 <HW_SPI_IoInit+0xa0>
		/* Peripheral clock enable */
		__HAL_RCC_SPI2_CLK_ENABLE();
 804f5a0:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 804f5a4:	2400      	movs	r4, #0
 804f5a6:	9400      	str	r4, [sp, #0]
 804f5a8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
		initStruct.Mode = GPIO_MODE_AF_PP;
		initStruct.Pull = GPIO_NOPULL;
		initStruct.Speed = GPIO_SPEED_HIGH;
		initStruct.Alternate = SPI2_AF;

		HW_GPIO_Init(RADIO_SCLK_PORT, RADIO_SCLK_PIN, &initStruct);
 804f5aa:	4822      	ldr	r0, [pc, #136]	; (804f634 <HW_SPI_IoInit+0xac>)
		__HAL_RCC_SPI2_CLK_ENABLE();
 804f5ac:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 804f5b0:	641a      	str	r2, [r3, #64]	; 0x40
 804f5b2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 804f5b4:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 804f5b8:	9200      	str	r2, [sp, #0]
 804f5ba:	9a00      	ldr	r2, [sp, #0]
		__HAL_RCC_GPIOC_CLK_ENABLE();
 804f5bc:	9401      	str	r4, [sp, #4]
 804f5be:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 804f5c0:	f042 0204 	orr.w	r2, r2, #4
 804f5c4:	631a      	str	r2, [r3, #48]	; 0x30
 804f5c6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 804f5c8:	f002 0204 	and.w	r2, r2, #4
 804f5cc:	9201      	str	r2, [sp, #4]
 804f5ce:	9a01      	ldr	r2, [sp, #4]
		__HAL_RCC_GPIOB_CLK_ENABLE();
 804f5d0:	9402      	str	r4, [sp, #8]
 804f5d2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 804f5d4:	f042 0202 	orr.w	r2, r2, #2
 804f5d8:	631a      	str	r2, [r3, #48]	; 0x30
 804f5da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 804f5dc:	f003 0302 	and.w	r3, r3, #2
 804f5e0:	9302      	str	r3, [sp, #8]
 804f5e2:	9b02      	ldr	r3, [sp, #8]
		initStruct.Alternate = SPI2_AF;
 804f5e4:	2203      	movs	r2, #3
 804f5e6:	2305      	movs	r3, #5
 804f5e8:	e9cd 2306 	strd	r2, r3, [sp, #24]
		initStruct.Mode = GPIO_MODE_AF_PP;
 804f5ec:	2502      	movs	r5, #2
		HW_GPIO_Init(RADIO_SCLK_PORT, RADIO_SCLK_PIN, &initStruct);
 804f5ee:	aa03      	add	r2, sp, #12
 804f5f0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
		initStruct.Mode = GPIO_MODE_AF_PP;
 804f5f4:	9504      	str	r5, [sp, #16]
		HW_GPIO_Init(RADIO_SCLK_PORT, RADIO_SCLK_PIN, &initStruct);
 804f5f6:	f7ff fb97 	bl	804ed28 <HW_GPIO_Init>
		HW_GPIO_Init(RADIO_MISO_PORT, RADIO_MISO_PIN, &initStruct);
 804f5fa:	aa03      	add	r2, sp, #12
 804f5fc:	2104      	movs	r1, #4
 804f5fe:	480e      	ldr	r0, [pc, #56]	; (804f638 <HW_SPI_IoInit+0xb0>)
 804f600:	f7ff fb92 	bl	804ed28 <HW_GPIO_Init>
		HW_GPIO_Init(RADIO_MOSI_PORT, RADIO_MOSI_PIN, &initStruct);
 804f604:	aa03      	add	r2, sp, #12
 804f606:	2108      	movs	r1, #8
 804f608:	480b      	ldr	r0, [pc, #44]	; (804f638 <HW_SPI_IoInit+0xb0>)
 804f60a:	f7ff fb8d 	bl	804ed28 <HW_GPIO_Init>

		initStruct.Mode = GPIO_MODE_OUTPUT_PP;
 804f60e:	2601      	movs	r6, #1
		initStruct.Pull = GPIO_NOPULL;

		HW_GPIO_Init(RADIO_NSS_PORT, RADIO_NSS_PIN, &initStruct);
 804f610:	aa03      	add	r2, sp, #12
 804f612:	4629      	mov	r1, r5
 804f614:	4807      	ldr	r0, [pc, #28]	; (804f634 <HW_SPI_IoInit+0xac>)
		initStruct.Pull = GPIO_NOPULL;
 804f616:	e9cd 6404 	strd	r6, r4, [sp, #16]
		HW_GPIO_Init(RADIO_NSS_PORT, RADIO_NSS_PIN, &initStruct);
 804f61a:	f7ff fb85 	bl	804ed28 <HW_GPIO_Init>

		HW_GPIO_Write(RADIO_NSS_PORT, RADIO_NSS_PIN, 1);
 804f61e:	4632      	mov	r2, r6
 804f620:	4629      	mov	r1, r5
 804f622:	4804      	ldr	r0, [pc, #16]	; (804f634 <HW_SPI_IoInit+0xac>)
 804f624:	f7ff fc02 	bl	804ee2c <HW_GPIO_Write>
	}
}
 804f628:	b008      	add	sp, #32
 804f62a:	bd70      	pop	{r4, r5, r6, pc}
 804f62c:	20003854 	.word	0x20003854
 804f630:	40003800 	.word	0x40003800
 804f634:	40020400 	.word	0x40020400
 804f638:	40020800 	.word	0x40020800

0804f63c <HW_SPI_Init>:
{
 804f63c:	b508      	push	{r3, lr}
  hspi.Instance = SPI_RADIO;
 804f63e:	4b1b      	ldr	r3, [pc, #108]	; (804f6ac <HW_SPI_Init+0x70>)
 804f640:	4a1b      	ldr	r2, [pc, #108]	; (804f6b0 <HW_SPI_Init+0x74>)
 804f642:	601a      	str	r2, [r3, #0]
/* Private functions ---------------------------------------------------------*/

static uint32_t SpiFrequency(uint32_t hz)
{
  uint32_t divisor = 0;
  uint32_t SysClkTmp = SystemCoreClock;
 804f644:	4a1b      	ldr	r2, [pc, #108]	; (804f6b4 <HW_SPI_Init+0x78>)
  uint32_t baudRate;

  while (SysClkTmp > hz)
 804f646:	481c      	ldr	r0, [pc, #112]	; (804f6b8 <HW_SPI_Init+0x7c>)
  uint32_t SysClkTmp = SystemCoreClock;
 804f648:	6811      	ldr	r1, [r2, #0]
  uint32_t divisor = 0;
 804f64a:	2200      	movs	r2, #0
  while (SysClkTmp > hz)
 804f64c:	4281      	cmp	r1, r0
 804f64e:	d904      	bls.n	804f65a <HW_SPI_Init+0x1e>
  {
    divisor++;
 804f650:	3201      	adds	r2, #1
    SysClkTmp = (SysClkTmp >> 1);

    if (divisor >= 7)
 804f652:	2a07      	cmp	r2, #7
    SysClkTmp = (SysClkTmp >> 1);
 804f654:	ea4f 0151 	mov.w	r1, r1, lsr #1
    if (divisor >= 7)
 804f658:	d1f8      	bne.n	804f64c <HW_SPI_Init+0x10>
    {
      break;
    }
  }

  baudRate = (((divisor & 0x4) == 0) ? 0x0 : SPI_CR1_BR_2) |
 804f65a:	f012 0104 	ands.w	r1, r2, #4
 804f65e:	bf18      	it	ne
 804f660:	2120      	movne	r1, #32
             (((divisor & 0x2) == 0) ? 0x0 : SPI_CR1_BR_1) |
 804f662:	f012 0002 	ands.w	r0, r2, #2
 804f666:	bf18      	it	ne
 804f668:	2010      	movne	r0, #16
             (((divisor & 0x1) == 0) ? 0x0 : SPI_CR1_BR_0);
 804f66a:	f012 0201 	ands.w	r2, r2, #1
  baudRate = (((divisor & 0x4) == 0) ? 0x0 : SPI_CR1_BR_2) |
 804f66e:	ea41 0100 	orr.w	r1, r1, r0
             (((divisor & 0x1) == 0) ? 0x0 : SPI_CR1_BR_0);
 804f672:	bf18      	it	ne
 804f674:	2208      	movne	r2, #8
  baudRate = (((divisor & 0x4) == 0) ? 0x0 : SPI_CR1_BR_2) |
 804f676:	430a      	orrs	r2, r1
  hspi.Init.BaudRatePrescaler = SpiFrequency(10000000);
 804f678:	61da      	str	r2, [r3, #28]
  hspi.Init.Mode           = SPI_MODE_MASTER;
 804f67a:	f44f 7182 	mov.w	r1, #260	; 0x104
 804f67e:	2200      	movs	r2, #0
 804f680:	e9c3 1201 	strd	r1, r2, [r3, #4]
  if (HAL_SPI_Init(&hspi) != HAL_OK)
 804f684:	4809      	ldr	r0, [pc, #36]	; (804f6ac <HW_SPI_Init+0x70>)
  hspi.Init.DataSize       = SPI_DATASIZE_8BIT;
 804f686:	60da      	str	r2, [r3, #12]
  hspi.Init.NSS            = SPI_NSS_SOFT;
 804f688:	f44f 7100 	mov.w	r1, #512	; 0x200
  hspi.Init.CLKPhase       = SPI_PHASE_1EDGE;
 804f68c:	e9c3 2204 	strd	r2, r2, [r3, #16]
  hspi.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 804f690:	629a      	str	r2, [r3, #40]	; 0x28
  hspi.Init.FirstBit       = SPI_FIRSTBIT_MSB;
 804f692:	621a      	str	r2, [r3, #32]
  hspi.Init.NSS            = SPI_NSS_SOFT;
 804f694:	6199      	str	r1, [r3, #24]
  hspi.Init.TIMode         = SPI_TIMODE_DISABLE;
 804f696:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_SPI_Init(&hspi) != HAL_OK)
 804f698:	f7f7 f99a 	bl	80469d0 <HAL_SPI_Init>
 804f69c:	b108      	cbz	r0, 804f6a2 <HW_SPI_Init+0x66>
    Error_Handler();
 804f69e:	f7ff f95b 	bl	804e958 <Error_Handler>
}
 804f6a2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HW_SPI_IoInit();
 804f6a6:	f7ff bf6f 	b.w	804f588 <HW_SPI_IoInit>
 804f6aa:	bf00      	nop
 804f6ac:	20003854 	.word	0x20003854
 804f6b0:	40003800 	.word	0x40003800
 804f6b4:	2000120c 	.word	0x2000120c
 804f6b8:	00989680 	.word	0x00989680

0804f6bc <HW_SPI_InOut>:
{
 804f6bc:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
  HAL_SPI_TransmitReceive(&hspi, (uint8_t *) &txData, (uint8_t *) &rxData, 1, HAL_MAX_DELAY);
 804f6be:	f04f 33ff 	mov.w	r3, #4294967295
{
 804f6c2:	f8ad 000e 	strh.w	r0, [sp, #14]
  HAL_SPI_TransmitReceive(&hspi, (uint8_t *) &txData, (uint8_t *) &rxData, 1, HAL_MAX_DELAY);
 804f6c6:	9300      	str	r3, [sp, #0]
 804f6c8:	f10d 0216 	add.w	r2, sp, #22
 804f6cc:	2301      	movs	r3, #1
 804f6ce:	f10d 010e 	add.w	r1, sp, #14
 804f6d2:	4804      	ldr	r0, [pc, #16]	; (804f6e4 <HW_SPI_InOut+0x28>)
 804f6d4:	f7f7 f9b9 	bl	8046a4a <HAL_SPI_TransmitReceive>
}
 804f6d8:	f8bd 0016 	ldrh.w	r0, [sp, #22]
 804f6dc:	b007      	add	sp, #28
 804f6de:	f85d fb04 	ldr.w	pc, [sp], #4
 804f6e2:	bf00      	nop
 804f6e4:	20003854 	.word	0x20003854

0804f6e8 <MX_TIM2_Init>:
uint8_t count_100_turn_on_bme = 0; //Contador para habilitar bme
uint8_t count_100_readsensors = 0; //Contador para ler sensores

/* TIM2 init function */
void MX_TIM2_Init()
{
 804f6e8:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 804f6ea:	2210      	movs	r2, #16
 804f6ec:	2100      	movs	r1, #0
 804f6ee:	a802      	add	r0, sp, #8
 804f6f0:	f001 fc3d 	bl	8050f6e <memset>
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };

	htim2.Instance = TIM2;
 804f6f4:	4815      	ldr	r0, [pc, #84]	; (804f74c <MX_TIM2_Init+0x64>)
 804f6f6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 804f6fa:	6002      	str	r2, [r0, #0]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
#ifdef _16MHZ
	htim2.Init.Prescaler = 799;
	htim2.Init.Period = 1999;
#else
	htim2.Init.Prescaler = 839;
 804f6fc:	f240 3247 	movw	r2, #839	; 0x347
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 804f700:	2300      	movs	r3, #0
	htim2.Init.Prescaler = 839;
 804f702:	6042      	str	r2, [r0, #4]
	htim2.Init.Period = 9999;
 804f704:	f242 720f 	movw	r2, #9999	; 0x270f
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 804f708:	e9cd 3300 	strd	r3, r3, [sp]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 804f70c:	6083      	str	r3, [r0, #8]
#endif
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 804f70e:	e9c0 2303 	strd	r2, r3, [r0, #12]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 804f712:	6183      	str	r3, [r0, #24]
	if (HAL_TIM_Base_Init(&htim2) != HAL_OK) {
 804f714:	f7f7 fbce 	bl	8046eb4 <HAL_TIM_Base_Init>
 804f718:	b108      	cbz	r0, 804f71e <MX_TIM2_Init+0x36>
		Error_Handler();
 804f71a:	f7ff f91d 	bl	804e958 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 804f71e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
	if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK) {
 804f722:	a902      	add	r1, sp, #8
 804f724:	4809      	ldr	r0, [pc, #36]	; (804f74c <MX_TIM2_Init+0x64>)
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 804f726:	9302      	str	r3, [sp, #8]
	if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK) {
 804f728:	f7f7 fbe8 	bl	8046efc <HAL_TIM_ConfigClockSource>
 804f72c:	b108      	cbz	r0, 804f732 <MX_TIM2_Init+0x4a>
		Error_Handler();
 804f72e:	f7ff f913 	bl	804e958 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 804f732:	2300      	movs	r3, #0
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig)
 804f734:	4669      	mov	r1, sp
 804f736:	4805      	ldr	r0, [pc, #20]	; (804f74c <MX_TIM2_Init+0x64>)
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 804f738:	e9cd 3300 	strd	r3, r3, [sp]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig)
 804f73c:	f7f7 fc72 	bl	8047024 <HAL_TIMEx_MasterConfigSynchronization>
 804f740:	b108      	cbz	r0, 804f746 <MX_TIM2_Init+0x5e>
			!= HAL_OK) {
		Error_Handler();
 804f742:	f7ff f909 	bl	804e958 <Error_Handler>
	}
}
 804f746:	b007      	add	sp, #28
 804f748:	f85d fb04 	ldr.w	pc, [sp], #4
 804f74c:	20006050 	.word	0x20006050

0804f750 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
void MX_TIM3_Init(void)
{
 804f750:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 804f752:	2210      	movs	r2, #16
 804f754:	2100      	movs	r1, #0
 804f756:	a802      	add	r0, sp, #8
 804f758:	f001 fc09 	bl	8050f6e <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};

  htim3.Instance = TIM3;
 804f75c:	4815      	ldr	r0, [pc, #84]	; (804f7b4 <MX_TIM3_Init+0x64>)
 804f75e:	4a16      	ldr	r2, [pc, #88]	; (804f7b8 <MX_TIM3_Init+0x68>)
 804f760:	6002      	str	r2, [r0, #0]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
#ifdef _16MHZ
  htim3.Init.Prescaler = 7999;
  htim3.Init.Period = 9999;
#else
  htim3.Init.Prescaler = 34999;
 804f762:	f648 02b7 	movw	r2, #34999	; 0x88b7
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 804f766:	2300      	movs	r3, #0
  htim3.Init.Prescaler = 34999;
 804f768:	6042      	str	r2, [r0, #4]
  htim3.Init.Period = 11999;
 804f76a:	f642 62df 	movw	r2, #11999	; 0x2edf
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 804f76e:	e9cd 3300 	strd	r3, r3, [sp]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 804f772:	6083      	str	r3, [r0, #8]
#endif
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 804f774:	e9c0 2303 	strd	r2, r3, [r0, #12]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 804f778:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 804f77a:	f7f7 fb9b 	bl	8046eb4 <HAL_TIM_Base_Init>
 804f77e:	b108      	cbz	r0, 804f784 <MX_TIM3_Init+0x34>
  {
    Error_Handler();
 804f780:	f7ff f8ea 	bl	804e958 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 804f784:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 804f788:	a902      	add	r1, sp, #8
 804f78a:	480a      	ldr	r0, [pc, #40]	; (804f7b4 <MX_TIM3_Init+0x64>)
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 804f78c:	9302      	str	r3, [sp, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 804f78e:	f7f7 fbb5 	bl	8046efc <HAL_TIM_ConfigClockSource>
 804f792:	b108      	cbz	r0, 804f798 <MX_TIM3_Init+0x48>
  {
    Error_Handler();
 804f794:	f7ff f8e0 	bl	804e958 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 804f798:	2300      	movs	r3, #0
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 804f79a:	4669      	mov	r1, sp
 804f79c:	4805      	ldr	r0, [pc, #20]	; (804f7b4 <MX_TIM3_Init+0x64>)
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 804f79e:	e9cd 3300 	strd	r3, r3, [sp]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 804f7a2:	f7f7 fc3f 	bl	8047024 <HAL_TIMEx_MasterConfigSynchronization>
 804f7a6:	b108      	cbz	r0, 804f7ac <MX_TIM3_Init+0x5c>
  {
    Error_Handler();
 804f7a8:	f7ff f8d6 	bl	804e958 <Error_Handler>
  }

}
 804f7ac:	b007      	add	sp, #28
 804f7ae:	f85d fb04 	ldr.w	pc, [sp], #4
 804f7b2:	bf00      	nop
 804f7b4:	20006010 	.word	0x20006010
 804f7b8:	40000400 	.word	0x40000400

0804f7bc <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
  if(htim_base->Instance==TIM2)
 804f7bc:	6803      	ldr	r3, [r0, #0]
 804f7be:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
{
 804f7c2:	b507      	push	{r0, r1, r2, lr}
  if(htim_base->Instance==TIM2)
 804f7c4:	d116      	bne.n	804f7f4 <HAL_TIM_Base_MspInit+0x38>
  {

    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 804f7c6:	2200      	movs	r2, #0
 804f7c8:	f503 330e 	add.w	r3, r3, #145408	; 0x23800
 804f7cc:	9200      	str	r2, [sp, #0]
 804f7ce:	6c19      	ldr	r1, [r3, #64]	; 0x40
 804f7d0:	f041 0101 	orr.w	r1, r1, #1
 804f7d4:	6419      	str	r1, [r3, #64]	; 0x40
 804f7d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 804f7d8:	f003 0301 	and.w	r3, r3, #1
 804f7dc:	9300      	str	r3, [sp, #0]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 804f7de:	201c      	movs	r0, #28
 804f7e0:	4611      	mov	r1, r2
    __HAL_RCC_TIM2_CLK_ENABLE();
 804f7e2:	9b00      	ldr	r3, [sp, #0]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 804f7e4:	f7f4 fafc 	bl	8043de0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 804f7e8:	201c      	movs	r0, #28
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
    HAL_NVIC_EnableIRQ(TIM3_IRQn);

  }

}
 804f7ea:	b003      	add	sp, #12
 804f7ec:	f85d eb04 	ldr.w	lr, [sp], #4
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 804f7f0:	f7f4 bb2a 	b.w	8043e48 <HAL_NVIC_EnableIRQ>
  else if(htim_base->Instance==TIM3)
 804f7f4:	4a0b      	ldr	r2, [pc, #44]	; (804f824 <HAL_TIM_Base_MspInit+0x68>)
 804f7f6:	4293      	cmp	r3, r2
 804f7f8:	d111      	bne.n	804f81e <HAL_TIM_Base_MspInit+0x62>
    __HAL_RCC_TIM3_CLK_ENABLE();
 804f7fa:	2200      	movs	r2, #0
 804f7fc:	4b0a      	ldr	r3, [pc, #40]	; (804f828 <HAL_TIM_Base_MspInit+0x6c>)
 804f7fe:	9201      	str	r2, [sp, #4]
 804f800:	6c19      	ldr	r1, [r3, #64]	; 0x40
 804f802:	f041 0102 	orr.w	r1, r1, #2
 804f806:	6419      	str	r1, [r3, #64]	; 0x40
 804f808:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 804f80a:	f003 0302 	and.w	r3, r3, #2
 804f80e:	9301      	str	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 804f810:	201d      	movs	r0, #29
 804f812:	4611      	mov	r1, r2
    __HAL_RCC_TIM3_CLK_ENABLE();
 804f814:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 804f816:	f7f4 fae3 	bl	8043de0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 804f81a:	201d      	movs	r0, #29
 804f81c:	e7e5      	b.n	804f7ea <HAL_TIM_Base_MspInit+0x2e>
}
 804f81e:	b003      	add	sp, #12
 804f820:	f85d fb04 	ldr.w	pc, [sp], #4
 804f824:	40000400 	.word	0x40000400
 804f828:	40023800 	.word	0x40023800

0804f82c <HAL_TIM_PeriodElapsedCallback>:
}


void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
	if (htim->Instance == TIM2)
 804f82c:	6803      	ldr	r3, [r0, #0]
 804f82e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 804f832:	d111      	bne.n	804f858 <HAL_TIM_PeriodElapsedCallback+0x2c>
	{
		//Timeouts
		flagsStation.pluviometer = 1;
 804f834:	4b0d      	ldr	r3, [pc, #52]	; (804f86c <HAL_TIM_PeriodElapsedCallback+0x40>)
 804f836:	781a      	ldrb	r2, [r3, #0]
 804f838:	f042 0201 	orr.w	r2, r2, #1
 804f83c:	701a      	strb	r2, [r3, #0]

		if(count_100_readsensors++ >= TOTAL_COUNT_READSENSOR){
 804f83e:	4a0c      	ldr	r2, [pc, #48]	; (804f870 <HAL_TIM_PeriodElapsedCallback+0x44>)
 804f840:	7811      	ldrb	r1, [r2, #0]
 804f842:	1c48      	adds	r0, r1, #1
 804f844:	2963      	cmp	r1, #99	; 0x63
 804f846:	7010      	strb	r0, [r2, #0]
 804f848:	d90f      	bls.n	804f86a <HAL_TIM_PeriodElapsedCallback+0x3e>
			flagsStation.read_sensors = 1;
 804f84a:	7819      	ldrb	r1, [r3, #0]
 804f84c:	f041 0110 	orr.w	r1, r1, #16
 804f850:	7019      	strb	r1, [r3, #0]
			count_100_readsensors = 0;
 804f852:	2300      	movs	r3, #0
 804f854:	7013      	strb	r3, [r2, #0]
 804f856:	4770      	bx	lr
		}
	}
	if (htim->Instance == TIM3)
 804f858:	4a06      	ldr	r2, [pc, #24]	; (804f874 <HAL_TIM_PeriodElapsedCallback+0x48>)
 804f85a:	4293      	cmp	r3, r2
 804f85c:	d105      	bne.n	804f86a <HAL_TIM_PeriodElapsedCallback+0x3e>
	{
		// Quando estourar o timer de 5 segundos exporta o numero de ciclos
		count_velo = aux_count_velo;
 804f85e:	4b06      	ldr	r3, [pc, #24]	; (804f878 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 804f860:	4a06      	ldr	r2, [pc, #24]	; (804f87c <HAL_TIM_PeriodElapsedCallback+0x50>)
 804f862:	6819      	ldr	r1, [r3, #0]
 804f864:	6011      	str	r1, [r2, #0]
		aux_count_velo = 0;
 804f866:	2200      	movs	r2, #0
 804f868:	601a      	str	r2, [r3, #0]
	}
}
 804f86a:	4770      	bx	lr
 804f86c:	20003de8 	.word	0x20003de8
 804f870:	200038ac 	.word	0x200038ac
 804f874:	40000400 	.word	0x40000400
 804f878:	20002484 	.word	0x20002484
 804f87c:	20002488 	.word	0x20002488

0804f880 <LoraMacProcessNotify>:
  }
}

void LoraMacProcessNotify(void)
{
  LoraMacProcessRequest = LORA_SET;
 804f880:	4b01      	ldr	r3, [pc, #4]	; (804f888 <LoraMacProcessNotify+0x8>)
 804f882:	2201      	movs	r2, #1
 804f884:	701a      	strb	r2, [r3, #0]
}
 804f886:	4770      	bx	lr
 804f888:	200038b0 	.word	0x200038b0

0804f88c <LORA_GetBatteryLevel>:
  * @retval the battery level  1 (very low) to 254 (fully charged)
  */
uint8_t LORA_GetBatteryLevel(void)
{
  return 0xFF;
}
 804f88c:	20ff      	movs	r0, #255	; 0xff
 804f88e:	4770      	bx	lr

0804f890 <LORA_TxNeeded>:
  AppData.BuffSize = 0;
 804f890:	4803      	ldr	r0, [pc, #12]	; (804f8a0 <LORA_TxNeeded+0x10>)
 804f892:	f44f 7300 	mov.w	r3, #512	; 0x200
 804f896:	8083      	strh	r3, [r0, #4]
  LORA_send((lora_AppData_t*)&AppData, LORAWAN_UNCONFIRMED_MSG);
 804f898:	2100      	movs	r1, #0
 804f89a:	f7fe bbfb 	b.w	804e094 <LORA_send>
 804f89e:	bf00      	nop
 804f8a0:	200011dc 	.word	0x200011dc

0804f8a4 <LORA_ConfirmClass>:
{
 804f8a4:	b508      	push	{r3, lr}
  PRINTF("switch to class %c done\n\r", "ABC"[Class]);
 804f8a6:	4b07      	ldr	r3, [pc, #28]	; (804f8c4 <LORA_ConfirmClass+0x20>)
 804f8a8:	5c19      	ldrb	r1, [r3, r0]
 804f8aa:	4807      	ldr	r0, [pc, #28]	; (804f8c8 <LORA_ConfirmClass+0x24>)
 804f8ac:	f7fe ff50 	bl	804e750 <TraceSend>
  AppData.BuffSize = 0;
 804f8b0:	4806      	ldr	r0, [pc, #24]	; (804f8cc <LORA_ConfirmClass+0x28>)
 804f8b2:	f44f 7300 	mov.w	r3, #512	; 0x200
 804f8b6:	8083      	strh	r3, [r0, #4]
  LORA_send((lora_AppData_t*)&AppData, LORAWAN_UNCONFIRMED_MSG);
 804f8b8:	2100      	movs	r1, #0
}
 804f8ba:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  LORA_send((lora_AppData_t*)&AppData, LORAWAN_UNCONFIRMED_MSG);
 804f8be:	f7fe bbe9 	b.w	804e094 <LORA_send>
 804f8c2:	bf00      	nop
 804f8c4:	08053a5b 	.word	0x08053a5b
 804f8c8:	08053a41 	.word	0x08053a41
 804f8cc:	200011dc 	.word	0x200011dc

0804f8d0 <LORA_HasJoined>:
  LORA_RequestClass(LORAWAN_DEFAULT_CLASS);
 804f8d0:	2002      	movs	r0, #2
 804f8d2:	f7fe bc23 	b.w	804e11c <LORA_RequestClass>
	...

0804f8d8 <OnTxTimerEvent>:
{
 804f8d8:	b510      	push	{r4, lr}
  TimerStart(&TxTimer);
 804f8da:	4c03      	ldr	r4, [pc, #12]	; (804f8e8 <OnTxTimerEvent+0x10>)
 804f8dc:	1d20      	adds	r0, r4, #4
 804f8de:	f7fe fe3b 	bl	804e558 <TimerStart>
  AppProcessRequest = LORA_SET;
 804f8e2:	2301      	movs	r3, #1
 804f8e4:	7723      	strb	r3, [r4, #28]
}
 804f8e6:	bd10      	pop	{r4, pc}
 804f8e8:	200038b0 	.word	0x200038b0

0804f8ec <LoraStartTx.part.0>:
static void LoraStartTx(TxEventType_t EventType)
 804f8ec:	b510      	push	{r4, lr}
    TimerInit(&TxTimer, OnTxTimerEvent);
 804f8ee:	4c07      	ldr	r4, [pc, #28]	; (804f90c <LoraStartTx.part.0+0x20>)
 804f8f0:	4907      	ldr	r1, [pc, #28]	; (804f910 <LoraStartTx.part.0+0x24>)
 804f8f2:	4620      	mov	r0, r4
 804f8f4:	f7fe fe26 	bl	804e544 <TimerInit>
    TimerSetValue(&TxTimer,  APP_TX_DUTYCYCLE);
 804f8f8:	4620      	mov	r0, r4
 804f8fa:	f64e 2160 	movw	r1, #60000	; 0xea60
 804f8fe:	f7fe fec5 	bl	804e68c <TimerSetValue>
    OnTxTimerEvent(NULL);
 804f902:	2000      	movs	r0, #0
}
 804f904:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    OnTxTimerEvent(NULL);
 804f908:	f7ff bfe6 	b.w	804f8d8 <OnTxTimerEvent>
 804f90c:	200038b4 	.word	0x200038b4
 804f910:	0804f8d9 	.word	0x0804f8d9

0804f914 <LORA_RxData>:
{
 804f914:	b510      	push	{r4, lr}
 804f916:	4604      	mov	r4, r0
  PRINTF("PACKET RECEIVED ON PORT %d\n\r", AppData->Port);
 804f918:	7941      	ldrb	r1, [r0, #5]
 804f91a:	481b      	ldr	r0, [pc, #108]	; (804f988 <LORA_RxData+0x74>)
 804f91c:	f7fe ff18 	bl	804e750 <TraceSend>
  switch (AppData->Port)
 804f920:	7963      	ldrb	r3, [r4, #5]
 804f922:	2b02      	cmp	r3, #2
 804f924:	d015      	beq.n	804f952 <LORA_RxData+0x3e>
 804f926:	2b03      	cmp	r3, #3
 804f928:	d109      	bne.n	804f93e <LORA_RxData+0x2a>
      if (AppData->BuffSize == 1)
 804f92a:	7923      	ldrb	r3, [r4, #4]
 804f92c:	2b01      	cmp	r3, #1
 804f92e:	d106      	bne.n	804f93e <LORA_RxData+0x2a>
        switch (AppData->Buff[0])
 804f930:	6823      	ldr	r3, [r4, #0]
 804f932:	7818      	ldrb	r0, [r3, #0]
 804f934:	2801      	cmp	r0, #1
 804f936:	d009      	beq.n	804f94c <LORA_RxData+0x38>
 804f938:	d307      	bcc.n	804f94a <LORA_RxData+0x36>
 804f93a:	2802      	cmp	r0, #2
 804f93c:	d006      	beq.n	804f94c <LORA_RxData+0x38>
  refresh_iwdg();
 804f93e:	f000 fe61 	bl	8050604 <refresh_iwdg>
}
 804f942:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 804f946:	f7ff bfd1 	b.w	804f8ec <LoraStartTx.part.0>
            LORA_RequestClass(CLASS_A);
 804f94a:	2000      	movs	r0, #0
            LORA_RequestClass(CLASS_C);
 804f94c:	f7fe fbe6 	bl	804e11c <LORA_RequestClass>
            break;
 804f950:	e7f5      	b.n	804f93e <LORA_RxData+0x2a>
    	if(AppData->BuffSize == 7)
 804f952:	7923      	ldrb	r3, [r4, #4]
 804f954:	2b07      	cmp	r3, #7
 804f956:	d105      	bne.n	804f964 <LORA_RxData+0x50>
			DateTime_Update(AppData->Buff);
 804f958:	6820      	ldr	r0, [r4, #0]
 804f95a:	f7ff fd83 	bl	804f464 <DateTime_Update>
			PRINTF("DATE-TIME UPDATED \n\r");
 804f95e:	480b      	ldr	r0, [pc, #44]	; (804f98c <LORA_RxData+0x78>)
 804f960:	f7fe fef6 	bl	804e750 <TraceSend>
    	if(AppData->BuffSize == 0x05){
 804f964:	7923      	ldrb	r3, [r4, #4]
 804f966:	2b05      	cmp	r3, #5
 804f968:	d101      	bne.n	804f96e <LORA_RxData+0x5a>
    		HAL_NVIC_SystemReset();
 804f96a:	f7f4 fa8f 	bl	8043e8c <HAL_NVIC_SystemReset>
		if (AppData->BuffSize == 0x0D)
 804f96e:	7923      	ldrb	r3, [r4, #4]
 804f970:	2b0d      	cmp	r3, #13
 804f972:	d1e4      	bne.n	804f93e <LORA_RxData+0x2a>
			AppLedStateOn = AppData->Buff[0] & 0x01;
 804f974:	6823      	ldr	r3, [r4, #0]
 804f976:	781b      	ldrb	r3, [r3, #0]
			if (AppLedStateOn == RESET)
 804f978:	07db      	lsls	r3, r3, #31
				PRINTF("LED OFF\n\r");
 804f97a:	bf54      	ite	pl
 804f97c:	4804      	ldrpl	r0, [pc, #16]	; (804f990 <LORA_RxData+0x7c>)
				PRINTF("LED ON\n\r");
 804f97e:	4805      	ldrmi	r0, [pc, #20]	; (804f994 <LORA_RxData+0x80>)
 804f980:	f7fe fee6 	bl	804e750 <TraceSend>
 804f984:	e7db      	b.n	804f93e <LORA_RxData+0x2a>
 804f986:	bf00      	nop
 804f988:	08053a5f 	.word	0x08053a5f
 804f98c:	08053a7c 	.word	0x08053a7c
 804f990:	08053a91 	.word	0x08053a91
 804f994:	08053a9b 	.word	0x08053a9b

0804f998 <main>:
{
 804f998:	e92d 489f 	stmdb	sp!, {r0, r1, r2, r3, r4, r7, fp, lr}
  flags_ble.all_flags=RESET;						/* Reset all bluetooth flags */
 804f99c:	4ca8      	ldr	r4, [pc, #672]	; (804fc40 <main+0x2a8>)
  pluviometer_count = read_sram_bckp(PLUVIOMETER_CNT_REGISTER, _16BITS);
 804f99e:	4ea9      	ldr	r6, [pc, #676]	; (804fc44 <main+0x2ac>)
  flagsStation.all_flags=0;
 804f9a0:	4da9      	ldr	r5, [pc, #676]	; (804fc48 <main+0x2b0>)
		read_sensors(&Parameters);
 804f9a2:	f8df b2f8 	ldr.w	fp, [pc, #760]	; 804fc9c <main+0x304>
  flags_ble.all_flags=RESET;						/* Reset all bluetooth flags */
 804f9a6:	2700      	movs	r7, #0
 804f9a8:	7027      	strb	r7, [r4, #0]
  HAL_Init();										/* STM32 HAL library initialization*/
 804f9aa:	f7f3 ffbd 	bl	8043928 <HAL_Init>
  SystemClock_Config();								/* Configure the system clock*/
 804f9ae:	f000 fcb7 	bl	8050320 <SystemClock_Config>
  HW_Init();										/* Configure the hardware*/
 804f9b2:	f000 fe2d 	bl	8050610 <HW_Init>
  refresh_iwdg();
 804f9b6:	f000 fe25 	bl	8050604 <refresh_iwdg>
  pluviometer_count = read_sram_bckp(PLUVIOMETER_CNT_REGISTER, _16BITS);
 804f9ba:	2101      	movs	r1, #1
 804f9bc:	48a3      	ldr	r0, [pc, #652]	; (804fc4c <main+0x2b4>)
 804f9be:	f000 fe9e 	bl	80506fe <read_sram_bckp>
  PRINTF("Contador do pluviometro %d\r\n", pluviometer_count);
 804f9c2:	b281      	uxth	r1, r0
  pluviometer_count = read_sram_bckp(PLUVIOMETER_CNT_REGISTER, _16BITS);
 804f9c4:	8030      	strh	r0, [r6, #0]
  PRINTF("Contador do pluviometro %d\r\n", pluviometer_count);
 804f9c6:	48a2      	ldr	r0, [pc, #648]	; (804fc50 <main+0x2b8>)
 804f9c8:	f7fe fec2 	bl	804e750 <TraceSend>
  refresh_iwdg();
 804f9cc:	f000 fe1a 	bl	8050604 <refresh_iwdg>
  mount_sd_card();									/* Mount and prepare SD Card */
 804f9d0:	f7f2 f860 	bl	8041a94 <mount_sd_card>
  refresh_iwdg();
 804f9d4:	f000 fe16 	bl	8050604 <refresh_iwdg>
  LPM_SetOffMode(LPM_APPLI_Id, LPM_Disable);		/* Disable Stand-by mode */
 804f9d8:	2101      	movs	r1, #1
 804f9da:	4608      	mov	r0, r1
 804f9dc:	f7fe fbdc 	bl	804e198 <LPM_SetOffMode>
	PRINTF("APP_VERSION= %02X.%02X.%02X.%02X\r\n",
 804f9e0:	463b      	mov	r3, r7
 804f9e2:	2203      	movs	r2, #3
 804f9e4:	2101      	movs	r1, #1
 804f9e6:	9700      	str	r7, [sp, #0]
 804f9e8:	489a      	ldr	r0, [pc, #616]	; (804fc54 <main+0x2bc>)
 804f9ea:	f7fe feb1 	bl	804e750 <TraceSend>
	PRINTF("MAC_VERSION= %02X.%02X.%02X.%02X\r\n",
 804f9ee:	2204      	movs	r2, #4
 804f9f0:	4611      	mov	r1, r2
 804f9f2:	2302      	movs	r3, #2
 804f9f4:	9700      	str	r7, [sp, #0]
 804f9f6:	4898      	ldr	r0, [pc, #608]	; (804fc58 <main+0x2c0>)
 804f9f8:	f7fe feaa 	bl	804e750 <TraceSend>
  refresh_iwdg();
 804f9fc:	f000 fe02 	bl	8050604 <refresh_iwdg>
  PRINTF("\r\n %s \r\n", __TIMESTAMP__);
 804fa00:	4996      	ldr	r1, [pc, #600]	; (804fc5c <main+0x2c4>)
 804fa02:	4897      	ldr	r0, [pc, #604]	; (804fc60 <main+0x2c8>)
 804fa04:	f7fe fea4 	bl	804e750 <TraceSend>
  turn_on_lora();
 804fa08:	f000 fdf4 	bl	80505f4 <turn_on_lora>
  LORA_Init(&LoRaMainCallbacks, &LoRaParamInit);	/* Configure the Lora Stack*/
 804fa0c:	4995      	ldr	r1, [pc, #596]	; (804fc64 <main+0x2cc>)
 804fa0e:	1d08      	adds	r0, r1, #4
 804fa10:	f7fe f9aa 	bl	804dd68 <LORA_Init>
  refresh_iwdg();
 804fa14:	f000 fdf6 	bl	8050604 <refresh_iwdg>
  LORA_Join();
 804fa18:	f7fe faa8 	bl	804df6c <LORA_Join>
  refresh_iwdg();
 804fa1c:	f000 fdf2 	bl	8050604 <refresh_iwdg>
 804fa20:	f7ff ff64 	bl	804f8ec <LoraStartTx.part.0>
  refresh_iwdg();
 804fa24:	f000 fdee 	bl	8050604 <refresh_iwdg>
  init_station();									/* Initialize WeatherStation Peripherals */
 804fa28:	f7f2 f88a 	bl	8041b40 <init_station>
  HAL_TIM_Base_Start_IT(&htim3);
 804fa2c:	488e      	ldr	r0, [pc, #568]	; (804fc68 <main+0x2d0>)
 804fa2e:	f7f7 f925 	bl	8046c7c <HAL_TIM_Base_Start_IT>
  flags_ble.all_flags=0;
 804fa32:	7027      	strb	r7, [r4, #0]
  flagsStation.all_flags=0;
 804fa34:	702f      	strb	r7, [r5, #0]
	refresh_iwdg();
 804fa36:	f000 fde5 	bl	8050604 <refresh_iwdg>
	if (flagsStation.pluviometer)
 804fa3a:	782b      	ldrb	r3, [r5, #0]
 804fa3c:	07d8      	lsls	r0, r3, #31
 804fa3e:	d518      	bpl.n	804fa72 <main+0xda>
		flagsStation.pluviometer=0;
 804fa40:	f36f 0300 	bfc	r3, #0, #1
		get_time_now((uint8_t*)&buffer_time);
 804fa44:	a802      	add	r0, sp, #8
		flagsStation.pluviometer=0;
 804fa46:	702b      	strb	r3, [r5, #0]
		get_time_now((uint8_t*)&buffer_time);
 804fa48:	f7ff fce8 	bl	804f41c <get_time_now>
		if ((buffer_time[3] == 23) && (buffer_time[4] == 59) && buffer_time[5] > 40)
 804fa4c:	f89d 300b 	ldrb.w	r3, [sp, #11]
 804fa50:	2b17      	cmp	r3, #23
 804fa52:	d109      	bne.n	804fa68 <main+0xd0>
 804fa54:	f89d 300c 	ldrb.w	r3, [sp, #12]
 804fa58:	2b3b      	cmp	r3, #59	; 0x3b
 804fa5a:	d105      	bne.n	804fa68 <main+0xd0>
 804fa5c:	f89d 300d 	ldrb.w	r3, [sp, #13]
 804fa60:	2b28      	cmp	r3, #40	; 0x28
		  pluviometer_count = 0;
 804fa62:	bf84      	itt	hi
 804fa64:	2300      	movhi	r3, #0
 804fa66:	8033      	strhhi	r3, [r6, #0]
		write_sram_bckp(pluviometer_count, PLUVIOMETER_CNT_REGISTER, _16BITS);
 804fa68:	2201      	movs	r2, #1
 804fa6a:	4978      	ldr	r1, [pc, #480]	; (804fc4c <main+0x2b4>)
 804fa6c:	8830      	ldrh	r0, [r6, #0]
 804fa6e:	f000 fe3f 	bl	80506f0 <write_sram_bckp>
	refresh_iwdg();
 804fa72:	f000 fdc7 	bl	8050604 <refresh_iwdg>
	if(flagsStation.read_sensors)
 804fa76:	782b      	ldrb	r3, [r5, #0]
 804fa78:	06d9      	lsls	r1, r3, #27
 804fa7a:	d51d      	bpl.n	804fab8 <main+0x120>
		flagsStation.read_sensors=0;
 804fa7c:	f36f 1304 	bfc	r3, #4, #1
 804fa80:	702b      	strb	r3, [r5, #0]
		refresh_iwdg();
 804fa82:	f000 fdbf 	bl	8050604 <refresh_iwdg>
		read_sensors(&Parameters);
 804fa86:	4658      	mov	r0, fp
 804fa88:	f7f2 f8c6 	bl	8041c18 <read_sensors>
		refresh_iwdg();
 804fa8c:	f000 fdba 	bl	8050604 <refresh_iwdg>
		PRINTF("Leitura da tenso da bateria\r\n");
 804fa90:	4876      	ldr	r0, [pc, #472]	; (804fc6c <main+0x2d4>)
		vbat = get_battery_voltage();
 804fa92:	4f77      	ldr	r7, [pc, #476]	; (804fc70 <main+0x2d8>)
		PRINTF("Leitura da tenso da bateria\r\n");
 804fa94:	f7fe fe5c 	bl	804e750 <TraceSend>
		vbat = get_battery_voltage();
 804fa98:	f7f1 fbca 	bl	8041230 <get_battery_voltage>
 804fa9c:	ed87 0b00 	vstr	d0, [r7]
		refresh_iwdg();
 804faa0:	f000 fdb0 	bl	8050604 <refresh_iwdg>
		vbat_int = (uint16_t)(double)(vbat*100);
 804faa4:	4b73      	ldr	r3, [pc, #460]	; (804fc74 <main+0x2dc>)
 804faa6:	2200      	movs	r2, #0
 804faa8:	e9d7 0100 	ldrd	r0, r1, [r7]
 804faac:	f7f0 fed4 	bl	8040858 <__aeabi_dmul>
 804fab0:	f7f1 f994 	bl	8040ddc <__aeabi_d2uiz>
 804fab4:	4b70      	ldr	r3, [pc, #448]	; (804fc78 <main+0x2e0>)
 804fab6:	8018      	strh	r0, [r3, #0]
	if (flags_ble.enable_handler)
 804fab8:	7823      	ldrb	r3, [r4, #0]
 804faba:	069a      	lsls	r2, r3, #26
 804fabc:	d517      	bpl.n	804faee <main+0x156>
		flags_ble.enable_handler = 0;
 804fabe:	f36f 1345 	bfc	r3, #5, #1
		HAL_TIM_Base_Stop(&htim2);
 804fac2:	486e      	ldr	r0, [pc, #440]	; (804fc7c <main+0x2e4>)
		flags_ble.enable_handler = 0;
 804fac4:	7023      	strb	r3, [r4, #0]
		HAL_TIM_Base_Stop(&htim2);
 804fac6:	f7f7 f8c2 	bl	8046c4e <HAL_TIM_Base_Stop>
		HAL_TIM_Base_Stop(&htim3);
 804faca:	4867      	ldr	r0, [pc, #412]	; (804fc68 <main+0x2d0>)
 804facc:	f7f7 f8bf 	bl	8046c4e <HAL_TIM_Base_Stop>
		refresh_iwdg();
 804fad0:	f000 fd98 	bl	8050604 <refresh_iwdg>
		ble_handler((uint8_t*)&message_ble);					// Aciona o handler para selecionar a mensagem de resposta.
 804fad4:	486a      	ldr	r0, [pc, #424]	; (804fc80 <main+0x2e8>)
 804fad6:	f7f1 fbeb 	bl	80412b0 <ble_handler>
		refresh_iwdg();
 804fada:	f000 fd93 	bl	8050604 <refresh_iwdg>
		HAL_TIM_Base_Start(&htim2);
 804fade:	4867      	ldr	r0, [pc, #412]	; (804fc7c <main+0x2e4>)
 804fae0:	f7f7 f8a3 	bl	8046c2a <HAL_TIM_Base_Start>
		HAL_TIM_Base_Start(&htim3);
 804fae4:	4860      	ldr	r0, [pc, #384]	; (804fc68 <main+0x2d0>)
 804fae6:	f7f7 f8a0 	bl	8046c2a <HAL_TIM_Base_Start>
		reset_bme();
 804faea:	f7f2 f88b 	bl	8041c04 <reset_bme>
	if (flags_ble.update_mode==SET)
 804faee:	7823      	ldrb	r3, [r4, #0]
 804faf0:	06db      	lsls	r3, r3, #27
 804faf2:	d538      	bpl.n	804fb66 <main+0x1ce>
		PRINTF("Update mode \r\n");
 804faf4:	4863      	ldr	r0, [pc, #396]	; (804fc84 <main+0x2ec>)
 804faf6:	f7fe fe2b 	bl	804e750 <TraceSend>
		refresh_iwdg();
 804fafa:	f000 fd83 	bl	8050604 <refresh_iwdg>
		flags_ble.update_mode = RESET;
 804fafe:	7823      	ldrb	r3, [r4, #0]
 804fb00:	f36f 1304 	bfc	r3, #4, #1
 804fb04:	7023      	strb	r3, [r4, #0]
		refresh_iwdg();
 804fb06:	f000 fd7d 	bl	8050604 <refresh_iwdg>
		HAL_NVIC_DisableIRQ(USART1_IRQn);
 804fb0a:	2025      	movs	r0, #37	; 0x25
 804fb0c:	f7f4 f9aa 	bl	8043e64 <HAL_NVIC_DisableIRQ>
		HAL_UART_AbortReceive_IT(&huart1);
 804fb10:	485d      	ldr	r0, [pc, #372]	; (804fc88 <main+0x2f0>)
 804fb12:	f7f7 fe81 	bl	8047818 <HAL_UART_AbortReceive_IT>
		HAL_UART_DeInit(&huart1);
 804fb16:	485c      	ldr	r0, [pc, #368]	; (804fc88 <main+0x2f0>)
 804fb18:	f7f7 fb9c 	bl	8047254 <HAL_UART_DeInit>
		HAL_Delay(1);
 804fb1c:	2001      	movs	r0, #1
 804fb1e:	f000 fa91 	bl	8050044 <HAL_Delay>
		HAL_TIM_Base_Stop(&htim2);
 804fb22:	4856      	ldr	r0, [pc, #344]	; (804fc7c <main+0x2e4>)
 804fb24:	f7f7 f893 	bl	8046c4e <HAL_TIM_Base_Stop>
		HAL_TIM_Base_Stop(&htim3);
 804fb28:	484f      	ldr	r0, [pc, #316]	; (804fc68 <main+0x2d0>)
 804fb2a:	f7f7 f890 	bl	8046c4e <HAL_TIM_Base_Stop>
		COM_Init();
 804fb2e:	f001 f857 	bl	8050be0 <COM_Init>
		HAL_Delay(1);
 804fb32:	2001      	movs	r0, #1
 804fb34:	f000 fa86 	bl	8050044 <HAL_Delay>
		COM_Flush();
 804fb38:	f001 f882 	bl	8050c40 <COM_Flush>
		refresh_iwdg();
 804fb3c:	f000 fd62 	bl	8050604 <refresh_iwdg>
		FW_UPDATE_Run();
 804fb40:	f7ff f856 	bl	804ebf0 <FW_UPDATE_Run>
		refresh_iwdg();
 804fb44:	f000 fd5e 	bl	8050604 <refresh_iwdg>
		HAL_TIM_Base_Start(&htim2);
 804fb48:	484c      	ldr	r0, [pc, #304]	; (804fc7c <main+0x2e4>)
 804fb4a:	f7f7 f86e 	bl	8046c2a <HAL_TIM_Base_Start>
		HAL_TIM_Base_Start(&htim3);
 804fb4e:	4846      	ldr	r0, [pc, #280]	; (804fc68 <main+0x2d0>)
 804fb50:	f7f7 f86b 	bl	8046c2a <HAL_TIM_Base_Start>
		MX_USART1_UART_Init();
 804fb54:	f7f1 fbea 	bl	804132c <MX_USART1_UART_Init>
		HAL_UART_Receive_IT(&huart1, rx_byte_uart1, 1);
 804fb58:	2201      	movs	r2, #1
 804fb5a:	494c      	ldr	r1, [pc, #304]	; (804fc8c <main+0x2f4>)
 804fb5c:	484a      	ldr	r0, [pc, #296]	; (804fc88 <main+0x2f0>)
 804fb5e:	f7f7 fc4f 	bl	8047400 <HAL_UART_Receive_IT>
		refresh_iwdg();
 804fb62:	f000 fd4f 	bl	8050604 <refresh_iwdg>
    if (AppProcessRequest == LORA_SET)
 804fb66:	4f4a      	ldr	r7, [pc, #296]	; (804fc90 <main+0x2f8>)
 804fb68:	7f3b      	ldrb	r3, [r7, #28]
 804fb6a:	2b01      	cmp	r3, #1
 804fb6c:	d12a      	bne.n	804fbc4 <main+0x22c>
    	HAL_TIM_Base_Stop(&htim3);
 804fb6e:	483e      	ldr	r0, [pc, #248]	; (804fc68 <main+0x2d0>)
	vbat_int = (uint16_t)(double)(vbat*100);
 804fb70:	f8df a104 	ldr.w	sl, [pc, #260]	; 804fc78 <main+0x2e0>
    	HAL_TIM_Base_Stop(&htim3);
 804fb74:	f7f7 f86b 	bl	8046c4e <HAL_TIM_Base_Stop>
    	HAL_TIM_Base_Stop(&htim2);
 804fb78:	4840      	ldr	r0, [pc, #256]	; (804fc7c <main+0x2e4>)
 804fb7a:	f7f7 f868 	bl	8046c4e <HAL_TIM_Base_Stop>
    	refresh_iwdg();
 804fb7e:	f000 fd41 	bl	8050604 <refresh_iwdg>
    	AppProcessRequest = LORA_RESET;
 804fb82:	2300      	movs	r3, #0
 804fb84:	773b      	strb	r3, [r7, #28]
	vbat = get_battery_voltage();
 804fb86:	f7f1 fb53 	bl	8041230 <get_battery_voltage>
 804fb8a:	4b39      	ldr	r3, [pc, #228]	; (804fc70 <main+0x2d8>)
 804fb8c:	ec51 0b10 	vmov	r0, r1, d0
 804fb90:	ed83 0b00 	vstr	d0, [r3]
	vbat_int = (uint16_t)(double)(vbat*100);
 804fb94:	2200      	movs	r2, #0
 804fb96:	4b37      	ldr	r3, [pc, #220]	; (804fc74 <main+0x2dc>)
 804fb98:	f7f0 fe5e 	bl	8040858 <__aeabi_dmul>
 804fb9c:	f7f1 f91e 	bl	8040ddc <__aeabi_d2uiz>
 804fba0:	f8aa 0000 	strh.w	r0, [sl]
	if (LORA_JoinStatus() != LORA_SET) {
 804fba4:	f7fe fa66 	bl	804e074 <LORA_JoinStatus>
 804fba8:	2801      	cmp	r0, #1
 804fbaa:	d01b      	beq.n	804fbe4 <main+0x24c>
		LORA_Join();
 804fbac:	f7fe f9de 	bl	804df6c <LORA_Join>
    	refresh_iwdg();
 804fbb0:	f000 fd28 	bl	8050604 <refresh_iwdg>
    	HAL_TIM_Base_Start(&htim2);
 804fbb4:	4831      	ldr	r0, [pc, #196]	; (804fc7c <main+0x2e4>)
 804fbb6:	f7f7 f838 	bl	8046c2a <HAL_TIM_Base_Start>
    	HAL_TIM_Base_Start(&htim3);
 804fbba:	482b      	ldr	r0, [pc, #172]	; (804fc68 <main+0x2d0>)
 804fbbc:	f7f7 f835 	bl	8046c2a <HAL_TIM_Base_Start>
    	reset_bme();
 804fbc0:	f7f2 f820 	bl	8041c04 <reset_bme>
    if (LoraMacProcessRequest == LORA_SET)
 804fbc4:	783b      	ldrb	r3, [r7, #0]
 804fbc6:	2b01      	cmp	r3, #1
 804fbc8:	d107      	bne.n	804fbda <main+0x242>
    	refresh_iwdg();
 804fbca:	f000 fd1b 	bl	8050604 <refresh_iwdg>
    	LoraMacProcessRequest = LORA_RESET;
 804fbce:	2300      	movs	r3, #0
 804fbd0:	703b      	strb	r3, [r7, #0]
    	LoRaMacProcess();
 804fbd2:	f7fa fba5 	bl	804a320 <LoRaMacProcess>
    	refresh_iwdg();
 804fbd6:	f000 fd15 	bl	8050604 <refresh_iwdg>
    refresh_iwdg();
 804fbda:	f000 fd13 	bl	8050604 <refresh_iwdg>
    write_time_to_backup();
 804fbde:	f7ff fc7b 	bl	804f4d8 <write_time_to_backup>
 804fbe2:	e728      	b.n	804fa36 <main+0x9e>
	get_time_now(AppData.Buff);
 804fbe4:	f8df 80b0 	ldr.w	r8, [pc, #176]	; 804fc98 <main+0x300>
 804fbe8:	f8d8 0000 	ldr.w	r0, [r8]
 804fbec:	f7ff fc16 	bl	804f41c <get_time_now>
	PRINTF("\r\n%d:%d:%d\r\n", AppData.Buff[3], AppData.Buff[4], AppData.Buff[5]);
 804fbf0:	f8d8 1000 	ldr.w	r1, [r8]
 804fbf4:	4827      	ldr	r0, [pc, #156]	; (804fc94 <main+0x2fc>)
 804fbf6:	794b      	ldrb	r3, [r1, #5]
 804fbf8:	790a      	ldrb	r2, [r1, #4]
 804fbfa:	78c9      	ldrb	r1, [r1, #3]
 804fbfc:	f7fe fda8 	bl	804e750 <TraceSend>
	memcpy(&(AppData.Buff[6]),Buffer_to_send,sizeof(Estation_Parameters));
 804fc00:	f8d8 2000 	ldr.w	r2, [r8]
	AppData.Port = LORAWAN_APP_PORT;
 804fc04:	2302      	movs	r3, #2
 804fc06:	f888 3005 	strb.w	r3, [r8, #5]
	memcpy(&(AppData.Buff[6]),Buffer_to_send,sizeof(Estation_Parameters));
 804fc0a:	1d91      	adds	r1, r2, #6
 804fc0c:	f107 031d 	add.w	r3, r7, #29
 804fc10:	f107 0929 	add.w	r9, r7, #41	; 0x29
 804fc14:	f853 0b04 	ldr.w	r0, [r3], #4
 804fc18:	f841 0b04 	str.w	r0, [r1], #4
 804fc1c:	454b      	cmp	r3, r9
 804fc1e:	d1f9      	bne.n	804fc14 <main+0x27c>
 804fc20:	781b      	ldrb	r3, [r3, #0]
 804fc22:	700b      	strb	r3, [r1, #0]
	AppData.Buff[19]= (vbat_int>>8)&0xFF;
 804fc24:	f8ba 3000 	ldrh.w	r3, [sl]
	AppData.Buff[20]= vbat_int&0xFF;
 804fc28:	7513      	strb	r3, [r2, #20]
	AppData.Buff[19]= (vbat_int>>8)&0xFF;
 804fc2a:	0a19      	lsrs	r1, r3, #8
 804fc2c:	74d1      	strb	r1, [r2, #19]
	AppData.BuffSize = sizeof(Estation_Parameters)+8;
 804fc2e:	2315      	movs	r3, #21
	LORA_send((lora_AppData_t*)&AppData, LORAWAN_DEFAULT_CONFIRM_MSG_STATE);
 804fc30:	2100      	movs	r1, #0
 804fc32:	4819      	ldr	r0, [pc, #100]	; (804fc98 <main+0x300>)
	AppData.BuffSize = sizeof(Estation_Parameters)+8;
 804fc34:	f888 3004 	strb.w	r3, [r8, #4]
	LORA_send((lora_AppData_t*)&AppData, LORAWAN_DEFAULT_CONFIRM_MSG_STATE);
 804fc38:	f7fe fa2c 	bl	804e094 <LORA_send>
 804fc3c:	e7b8      	b.n	804fbb0 <main+0x218>
 804fc3e:	bf00      	nop
 804fc40:	20003d99 	.word	0x20003d99
 804fc44:	20002480 	.word	0x20002480
 804fc48:	20003de8 	.word	0x20003de8
 804fc4c:	40024014 	.word	0x40024014
 804fc50:	08053aa4 	.word	0x08053aa4
 804fc54:	08053ac1 	.word	0x08053ac1
 804fc58:	08053ae4 	.word	0x08053ae4
 804fc5c:	08053b07 	.word	0x08053b07
 804fc60:	08053b20 	.word	0x08053b20
 804fc64:	200011e4 	.word	0x200011e4
 804fc68:	20006010 	.word	0x20006010
 804fc6c:	08053b29 	.word	0x08053b29
 804fc70:	200060d0 	.word	0x200060d0
 804fc74:	40590000 	.word	0x40590000
 804fc78:	2000610a 	.word	0x2000610a
 804fc7c:	20006050 	.word	0x20006050
 804fc80:	20002470 	.word	0x20002470
 804fc84:	08053b49 	.word	0x08053b49
 804fc88:	20003d9c 	.word	0x20003d9c
 804fc8c:	20003d98 	.word	0x20003d98
 804fc90:	200038b0 	.word	0x200038b0
 804fc94:	08053b58 	.word	0x08053b58
 804fc98:	200011dc 	.word	0x200011dc
 804fc9c:	20003de9 	.word	0x20003de9

0804fca0 <MX_SDIO_SD_Init>:
  /* USER CODE END SDIO_Init 0 */

  /* USER CODE BEGIN SDIO_Init 1 */

  /* USER CODE END SDIO_Init 1 */
  hsd.Instance = SDIO;
 804fca0:	4b05      	ldr	r3, [pc, #20]	; (804fcb8 <MX_SDIO_SD_Init+0x18>)
  hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 804fca2:	4906      	ldr	r1, [pc, #24]	; (804fcbc <MX_SDIO_SD_Init+0x1c>)
 804fca4:	2200      	movs	r2, #0
 804fca6:	e9c3 1200 	strd	r1, r2, [r3]
  hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
  hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 804fcaa:	e9c3 2202 	strd	r2, r2, [r3, #8]
  hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
  hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 804fcae:	e9c3 2204 	strd	r2, r2, [r3, #16]
  hsd.Init.ClockDiv = 5;
 804fcb2:	2205      	movs	r2, #5
 804fcb4:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN SDIO_Init 2 */

  /* USER CODE END SDIO_Init 2 */

}
 804fcb6:	4770      	bx	lr
 804fcb8:	200061cc 	.word	0x200061cc
 804fcbc:	40012c00 	.word	0x40012c00

0804fcc0 <HAL_SD_MspInit>:

void HAL_SD_MspInit(SD_HandleTypeDef* sdHandle)
{
 804fcc0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 804fcc4:	4606      	mov	r6, r0
 804fcc6:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 804fcc8:	2214      	movs	r2, #20
 804fcca:	2100      	movs	r1, #0
 804fccc:	a803      	add	r0, sp, #12
 804fcce:	f001 f94e 	bl	8050f6e <memset>
  if(sdHandle->Instance==SDIO)
 804fcd2:	6832      	ldr	r2, [r6, #0]
 804fcd4:	4b4d      	ldr	r3, [pc, #308]	; (804fe0c <HAL_SD_MspInit+0x14c>)
 804fcd6:	429a      	cmp	r2, r3
 804fcd8:	f040 8094 	bne.w	804fe04 <HAL_SD_MspInit+0x144>
  {
  /* USER CODE BEGIN SDIO_MspInit 0 */

  /* USER CODE END SDIO_MspInit 0 */
    /* SDIO clock enable */
    __HAL_RCC_SDIO_CLK_ENABLE();
 804fcdc:	f503 3386 	add.w	r3, r3, #68608	; 0x10c00
 804fce0:	2500      	movs	r5, #0
 804fce2:	9500      	str	r5, [sp, #0]
 804fce4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
                          |GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 804fce6:	484a      	ldr	r0, [pc, #296]	; (804fe10 <HAL_SD_MspInit+0x150>)
    __HAL_RCC_SDIO_CLK_ENABLE();
 804fce8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 804fcec:	645a      	str	r2, [r3, #68]	; 0x44
 804fcee:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 804fcf0:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 804fcf4:	9200      	str	r2, [sp, #0]
 804fcf6:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 804fcf8:	9501      	str	r5, [sp, #4]
 804fcfa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 804fcfc:	f042 0204 	orr.w	r2, r2, #4
 804fd00:	631a      	str	r2, [r3, #48]	; 0x30
 804fd02:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 804fd04:	f002 0204 	and.w	r2, r2, #4
 804fd08:	9201      	str	r2, [sp, #4]
 804fd0a:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 804fd0c:	9502      	str	r5, [sp, #8]
 804fd0e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 804fd10:	f042 0208 	orr.w	r2, r2, #8
 804fd14:	631a      	str	r2, [r3, #48]	; 0x30
 804fd16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 804fd18:	f003 0308 	and.w	r3, r3, #8
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 804fd1c:	240c      	movs	r4, #12
    __HAL_RCC_GPIOD_CLK_ENABLE();
 804fd1e:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 804fd20:	f04f 0a02 	mov.w	sl, #2
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 804fd24:	f04f 0901 	mov.w	r9, #1
 804fd28:	2703      	movs	r7, #3
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 804fd2a:	eb0d 0104 	add.w	r1, sp, r4
    __HAL_RCC_GPIOD_CLK_ENABLE();
 804fd2e:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 804fd30:	9407      	str	r4, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 804fd32:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 804fd36:	e9cd 3a03 	strd	r3, sl, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 804fd3a:	e9cd 9705 	strd	r9, r7, [sp, #20]

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 804fd3e:	f04f 0804 	mov.w	r8, #4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 804fd42:	f7f4 fc47 	bl	80445d4 <HAL_GPIO_Init>
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 804fd46:	eb0d 0104 	add.w	r1, sp, r4
 804fd4a:	4832      	ldr	r0, [pc, #200]	; (804fe14 <HAL_SD_MspInit+0x154>)
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 804fd4c:	9407      	str	r4, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 804fd4e:	e9cd 8a03 	strd	r8, sl, [sp, #12]

    /* SDIO DMA Init */
    /* SDIO_RX Init */
    hdma_sdio_rx.Instance = DMA2_Stream3;
 804fd52:	4c31      	ldr	r4, [pc, #196]	; (804fe18 <HAL_SD_MspInit+0x158>)
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 804fd54:	e9cd 9705 	strd	r9, r7, [sp, #20]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 804fd58:	f7f4 fc3c 	bl	80445d4 <HAL_GPIO_Init>
    hdma_sdio_rx.Init.Channel = DMA_CHANNEL_4;
 804fd5c:	f8df e0c4 	ldr.w	lr, [pc, #196]	; 804fe24 <HAL_SD_MspInit+0x164>
    hdma_sdio_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
    hdma_sdio_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
    hdma_sdio_rx.Init.Mode = DMA_PFCTRL;
    hdma_sdio_rx.Init.Priority = DMA_PRIORITY_LOW;
    hdma_sdio_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
    hdma_sdio_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 804fd60:	62a7      	str	r7, [r4, #40]	; 0x28
    hdma_sdio_rx.Init.Channel = DMA_CHANNEL_4;
 804fd62:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 804fd66:	e9c4 e300 	strd	lr, r3, [r4]
    hdma_sdio_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 804fd6a:	f44f 6980 	mov.w	r9, #1024	; 0x400
 804fd6e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 804fd72:	e9c4 9304 	strd	r9, r3, [r4, #16]
    hdma_sdio_rx.Init.Mode = DMA_PFCTRL;
 804fd76:	f44f 4a80 	mov.w	sl, #16384	; 0x4000
 804fd7a:	2320      	movs	r3, #32
 804fd7c:	e9c4 a306 	strd	sl, r3, [r4, #24]
    hdma_sdio_rx.Init.MemBurst = DMA_MBURST_INC4;
    hdma_sdio_rx.Init.PeriphBurst = DMA_PBURST_INC4;
 804fd80:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 804fd84:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
    if (HAL_DMA_Init(&hdma_sdio_rx) != HAL_OK)
 804fd88:	4620      	mov	r0, r4
    hdma_sdio_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 804fd8a:	e9c4 5502 	strd	r5, r5, [r4, #8]
    hdma_sdio_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 804fd8e:	e9c4 5808 	strd	r5, r8, [r4, #32]
    hdma_sdio_rx.Init.PeriphBurst = DMA_PBURST_INC4;
 804fd92:	e9c4 230b 	strd	r2, r3, [r4, #44]	; 0x2c
    if (HAL_DMA_Init(&hdma_sdio_rx) != HAL_OK)
 804fd96:	f7f4 f8b1 	bl	8043efc <HAL_DMA_Init>
 804fd9a:	b108      	cbz	r0, 804fda0 <HAL_SD_MspInit+0xe0>
    {
      Error_Handler();
 804fd9c:	f7fe fddc 	bl	804e958 <Error_Handler>

    __HAL_LINKDMA(sdHandle,hdmarx,hdma_sdio_rx);

    /* SDIO_TX Init */
    hdma_sdio_tx.Instance = DMA2_Stream6;
    hdma_sdio_tx.Init.Channel = DMA_CHANNEL_4;
 804fda0:	4a1e      	ldr	r2, [pc, #120]	; (804fe1c <HAL_SD_MspInit+0x15c>)
    __HAL_LINKDMA(sdHandle,hdmarx,hdma_sdio_rx);
 804fda2:	6434      	str	r4, [r6, #64]	; 0x40
 804fda4:	63a6      	str	r6, [r4, #56]	; 0x38
    hdma_sdio_tx.Instance = DMA2_Stream6;
 804fda6:	4c1e      	ldr	r4, [pc, #120]	; (804fe20 <HAL_SD_MspInit+0x160>)
    hdma_sdio_tx.Init.Channel = DMA_CHANNEL_4;
 804fda8:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 804fdac:	e9c4 2300 	strd	r2, r3, [r4]
    hdma_sdio_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
    hdma_sdio_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 804fdb0:	2140      	movs	r1, #64	; 0x40
 804fdb2:	2300      	movs	r3, #0
    hdma_sdio_tx.Init.MemInc = DMA_MINC_ENABLE;
    hdma_sdio_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 804fdb4:	f44f 6080 	mov.w	r0, #1024	; 0x400
 804fdb8:	f44f 5280 	mov.w	r2, #4096	; 0x1000
    hdma_sdio_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 804fdbc:	e9c4 1302 	strd	r1, r3, [r4, #8]
    hdma_sdio_tx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
    hdma_sdio_tx.Init.Mode = DMA_PFCTRL;
    hdma_sdio_tx.Init.Priority = DMA_PRIORITY_LOW;
 804fdc0:	6223      	str	r3, [r4, #32]
    hdma_sdio_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
    hdma_sdio_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 804fdc2:	2704      	movs	r7, #4
 804fdc4:	2303      	movs	r3, #3
    hdma_sdio_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 804fdc6:	e9c4 0204 	strd	r0, r2, [r4, #16]
    hdma_sdio_tx.Init.Mode = DMA_PFCTRL;
 804fdca:	f44f 4580 	mov.w	r5, #16384	; 0x4000
 804fdce:	2220      	movs	r2, #32
    hdma_sdio_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 804fdd0:	e9c4 7309 	strd	r7, r3, [r4, #36]	; 0x24
    hdma_sdio_tx.Init.MemBurst = DMA_MBURST_INC4;
    hdma_sdio_tx.Init.PeriphBurst = DMA_PBURST_INC4;
 804fdd4:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 804fdd8:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
    if (HAL_DMA_Init(&hdma_sdio_tx) != HAL_OK)
 804fddc:	4620      	mov	r0, r4
    hdma_sdio_tx.Init.Mode = DMA_PFCTRL;
 804fdde:	e9c4 5206 	strd	r5, r2, [r4, #24]
    hdma_sdio_tx.Init.PeriphBurst = DMA_PBURST_INC4;
 804fde2:	e9c4 c30b 	strd	ip, r3, [r4, #44]	; 0x2c
    if (HAL_DMA_Init(&hdma_sdio_tx) != HAL_OK)
 804fde6:	f7f4 f889 	bl	8043efc <HAL_DMA_Init>
 804fdea:	b108      	cbz	r0, 804fdf0 <HAL_SD_MspInit+0x130>
    {
      Error_Handler();
 804fdec:	f7fe fdb4 	bl	804e958 <Error_Handler>
    }

    __HAL_LINKDMA(sdHandle,hdmatx,hdma_sdio_tx);

    /* SDIO interrupt Init */
    HAL_NVIC_SetPriority(SDIO_IRQn, 0, 0);
 804fdf0:	2200      	movs	r2, #0
 804fdf2:	2031      	movs	r0, #49	; 0x31
    __HAL_LINKDMA(sdHandle,hdmatx,hdma_sdio_tx);
 804fdf4:	63f4      	str	r4, [r6, #60]	; 0x3c
    HAL_NVIC_SetPriority(SDIO_IRQn, 0, 0);
 804fdf6:	4611      	mov	r1, r2
    __HAL_LINKDMA(sdHandle,hdmatx,hdma_sdio_tx);
 804fdf8:	63a6      	str	r6, [r4, #56]	; 0x38
    HAL_NVIC_SetPriority(SDIO_IRQn, 0, 0);
 804fdfa:	f7f3 fff1 	bl	8043de0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDIO_IRQn);
 804fdfe:	2031      	movs	r0, #49	; 0x31
 804fe00:	f7f4 f822 	bl	8043e48 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SDIO_MspInit 1 */

  /* USER CODE END SDIO_MspInit 1 */
  }
}
 804fe04:	b008      	add	sp, #32
 804fe06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 804fe0a:	bf00      	nop
 804fe0c:	40012c00 	.word	0x40012c00
 804fe10:	40020800 	.word	0x40020800
 804fe14:	40020c00 	.word	0x40020c00
 804fe18:	2000610c 	.word	0x2000610c
 804fe1c:	400264a0 	.word	0x400264a0
 804fe20:	2000616c 	.word	0x2000616c
 804fe24:	40026458 	.word	0x40026458

0804fe28 <SFU_APP_InstallAtNextReset>:
  *         This function is used by the User Application to request a Firmware installation (at next reboot).
  * @param  fw_header FW header of the FW to be installed
  * @retval HAL_OK if successful, otherwise HAL_ERROR
  */
HAL_StatusTypeDef SFU_APP_InstallAtNextReset(uint8_t *fw_header)
{
 804fe28:	b513      	push	{r0, r1, r4, lr}
#if  !defined(SFU_NO_SWAP)
  if (fw_header == NULL)
 804fe2a:	4604      	mov	r4, r0
 804fe2c:	b910      	cbnz	r0, 804fe34 <SFU_APP_InstallAtNextReset+0xc>
  {
    return HAL_ERROR;
 804fe2e:	2001      	movs	r0, #1
  }
  return HAL_OK;
#else
  return HAL_OK;                   /* Nothing to do */
#endif /* !SFU_NO_SWAP */
}
 804fe30:	b002      	add	sp, #8
 804fe32:	bd10      	pop	{r4, pc}
  ret = FLASH_If_Erase_Size((void *) SlotStartAdd[SLOT_SWAP], SFU_IMG_IMAGE_OFFSET);
 804fe34:	4b09      	ldr	r3, [pc, #36]	; (804fe5c <SFU_APP_InstallAtNextReset+0x34>)
 804fe36:	69db      	ldr	r3, [r3, #28]
 804fe38:	9301      	str	r3, [sp, #4]
 804fe3a:	f44f 7100 	mov.w	r1, #512	; 0x200
 804fe3e:	4618      	mov	r0, r3
 804fe40:	f7fe fdfe 	bl	804ea40 <FLASH_If_Erase_Size>
  if (ret == HAL_OK)
 804fe44:	2800      	cmp	r0, #0
 804fe46:	d1f2      	bne.n	804fe2e <SFU_APP_InstallAtNextReset+0x6>
    ret = FLASH_If_Write((void *)SlotStartAdd[SLOT_SWAP], pfw_header, SE_FW_HEADER_TOT_LEN);
 804fe48:	f44f 72a0 	mov.w	r2, #320	; 0x140
 804fe4c:	4621      	mov	r1, r4
 804fe4e:	9801      	ldr	r0, [sp, #4]
 804fe50:	f7fe fe26 	bl	804eaa0 <FLASH_If_Write>
    return HAL_ERROR;
 804fe54:	3000      	adds	r0, #0
 804fe56:	bf18      	it	ne
 804fe58:	2001      	movne	r0, #1
 804fe5a:	e7e9      	b.n	804fe30 <SFU_APP_InstallAtNextReset+0x8>
 804fe5c:	08052d80 	.word	0x08052d80

0804fe60 <SFU_APP_GetDownloadAreaInfo>:
  * @retval HAL_OK if successful, otherwise HAL_ERROR
  */

void SFU_APP_GetDownloadAreaInfo(uint32_t DwlSlot, SFU_FwImageFlashTypeDef *pArea)
{
  pArea->DownloadAddr = SlotStartAdd[DwlSlot];
 804fe60:	4b06      	ldr	r3, [pc, #24]	; (804fe7c <SFU_APP_GetDownloadAreaInfo+0x1c>)
 804fe62:	f853 2020 	ldr.w	r2, [r3, r0, lsl #2]
  pArea->MaxSizeInBytes = (uint32_t)SLOT_SIZE(DwlSlot);
 804fe66:	4b06      	ldr	r3, [pc, #24]	; (804fe80 <SFU_APP_GetDownloadAreaInfo+0x20>)
  pArea->DownloadAddr = SlotStartAdd[DwlSlot];
 804fe68:	604a      	str	r2, [r1, #4]
  pArea->MaxSizeInBytes = (uint32_t)SLOT_SIZE(DwlSlot);
 804fe6a:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 804fe6e:	3301      	adds	r3, #1
 804fe70:	1a9b      	subs	r3, r3, r2
 804fe72:	600b      	str	r3, [r1, #0]
  pArea->ImageOffsetInBytes = SFU_IMG_IMAGE_OFFSET;
 804fe74:	f44f 7300 	mov.w	r3, #512	; 0x200
 804fe78:	608b      	str	r3, [r1, #8]
}
 804fe7a:	4770      	bx	lr
 804fe7c:	08052d80 	.word	0x08052d80
 804fe80:	08052da0 	.word	0x08052da0

0804fe84 <HAL_ADC_MspInit>:
 * @brief ADC MSP Initialization
 * This function configures the hardware resources used in this example
 * @param hadc: ADC handle pointer
 * @retval None
 */
void HAL_ADC_MspInit(ADC_HandleTypeDef *hadc) {
 804fe84:	b510      	push	{r4, lr}
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 804fe86:	2214      	movs	r2, #20
void HAL_ADC_MspInit(ADC_HandleTypeDef *hadc) {
 804fe88:	b08a      	sub	sp, #40	; 0x28
 804fe8a:	4604      	mov	r4, r0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 804fe8c:	2100      	movs	r1, #0
 804fe8e:	eb0d 0002 	add.w	r0, sp, r2
 804fe92:	f001 f86c 	bl	8050f6e <memset>
	if (hadc->Instance == ADC1) {
 804fe96:	6823      	ldr	r3, [r4, #0]
 804fe98:	4a21      	ldr	r2, [pc, #132]	; (804ff20 <HAL_ADC_MspInit+0x9c>)
 804fe9a:	4293      	cmp	r3, r2
 804fe9c:	d11f      	bne.n	804fede <HAL_ADC_MspInit+0x5a>
		/* USER CODE BEGIN ADC1_MspInit 0 */

		/* USER CODE END ADC1_MspInit 0 */
		/* Peripheral clock enable */
		__HAL_RCC_ADC1_CLK_ENABLE();
 804fe9e:	4b21      	ldr	r3, [pc, #132]	; (804ff24 <HAL_ADC_MspInit+0xa0>)
		 PA0-WKUP     ------> ADC1_IN0
		 */
		GPIO_InitStruct.Pin = GPIO_PIN_4;
		GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
		GPIO_InitStruct.Pull = GPIO_NOPULL;
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 804fea0:	4821      	ldr	r0, [pc, #132]	; (804ff28 <HAL_ADC_MspInit+0xa4>)
		__HAL_RCC_ADC1_CLK_ENABLE();
 804fea2:	2100      	movs	r1, #0
 804fea4:	9101      	str	r1, [sp, #4]
 804fea6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 804fea8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 804feac:	645a      	str	r2, [r3, #68]	; 0x44
 804feae:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 804feb0:	f402 7280 	and.w	r2, r2, #256	; 0x100
 804feb4:	9201      	str	r2, [sp, #4]
 804feb6:	9a01      	ldr	r2, [sp, #4]
		__HAL_RCC_GPIOA_CLK_ENABLE();
 804feb8:	9102      	str	r1, [sp, #8]
 804feba:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 804febc:	f042 0201 	orr.w	r2, r2, #1
 804fec0:	631a      	str	r2, [r3, #48]	; 0x30
 804fec2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 804fec4:	f003 0301 	and.w	r3, r3, #1
 804fec8:	9302      	str	r3, [sp, #8]
		GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 804feca:	2110      	movs	r1, #16
		__HAL_RCC_GPIOA_CLK_ENABLE();
 804fecc:	9b02      	ldr	r3, [sp, #8]
		GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 804fece:	2303      	movs	r3, #3
 804fed0:	e9cd 1305 	strd	r1, r3, [sp, #20]
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 804fed4:	a905      	add	r1, sp, #20
		 PA7     ------> ADC2_IN7		// MIK
		 */
		GPIO_InitStruct.Pin = BIRUTA_Pin;
		GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
		GPIO_InitStruct.Pull = GPIO_NOPULL;
		HAL_GPIO_Init(BIRUTA_GPIO_Port, &GPIO_InitStruct);
 804fed6:	f7f4 fb7d 	bl	80445d4 <HAL_GPIO_Init>
		/* USER CODE BEGIN ADC2_MspInit 1 */

		/* USER CODE END ADC2_MspInit 1 */
	}

}
 804feda:	b00a      	add	sp, #40	; 0x28
 804fedc:	bd10      	pop	{r4, pc}
	} else if (hadc->Instance == ADC2) {
 804fede:	4a13      	ldr	r2, [pc, #76]	; (804ff2c <HAL_ADC_MspInit+0xa8>)
 804fee0:	4293      	cmp	r3, r2
 804fee2:	d1fa      	bne.n	804feda <HAL_ADC_MspInit+0x56>
		__HAL_RCC_ADC2_CLK_ENABLE();
 804fee4:	4b0f      	ldr	r3, [pc, #60]	; (804ff24 <HAL_ADC_MspInit+0xa0>)
		HAL_GPIO_Init(BIRUTA_GPIO_Port, &GPIO_InitStruct);
 804fee6:	4812      	ldr	r0, [pc, #72]	; (804ff30 <HAL_ADC_MspInit+0xac>)
		__HAL_RCC_ADC2_CLK_ENABLE();
 804fee8:	2100      	movs	r1, #0
 804feea:	9103      	str	r1, [sp, #12]
 804feec:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 804feee:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 804fef2:	645a      	str	r2, [r3, #68]	; 0x44
 804fef4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 804fef6:	f402 7200 	and.w	r2, r2, #512	; 0x200
 804fefa:	9203      	str	r2, [sp, #12]
 804fefc:	9a03      	ldr	r2, [sp, #12]
		__HAL_RCC_GPIOA_CLK_ENABLE();
 804fefe:	9104      	str	r1, [sp, #16]
 804ff00:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 804ff02:	f042 0201 	orr.w	r2, r2, #1
 804ff06:	631a      	str	r2, [r3, #48]	; 0x30
 804ff08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 804ff0a:	f003 0301 	and.w	r3, r3, #1
 804ff0e:	9304      	str	r3, [sp, #16]
 804ff10:	9b04      	ldr	r3, [sp, #16]
		GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 804ff12:	2280      	movs	r2, #128	; 0x80
 804ff14:	2303      	movs	r3, #3
 804ff16:	e9cd 2305 	strd	r2, r3, [sp, #20]
		HAL_GPIO_Init(BIRUTA_GPIO_Port, &GPIO_InitStruct);
 804ff1a:	a905      	add	r1, sp, #20
 804ff1c:	e7db      	b.n	804fed6 <HAL_ADC_MspInit+0x52>
 804ff1e:	bf00      	nop
 804ff20:	40012000 	.word	0x40012000
 804ff24:	40023800 	.word	0x40023800
 804ff28:	40020800 	.word	0x40020800
 804ff2c:	40012100 	.word	0x40012100
 804ff30:	40020000 	.word	0x40020000

0804ff34 <HAL_I2C_MspInit>:
 * @brief I2C MSP Initialization
 * This function configures the hardware resources used in this example
 * @param hi2c: I2C handle pointer
 * @retval None
 */
void HAL_I2C_MspInit(I2C_HandleTypeDef *hi2c) {
 804ff34:	b530      	push	{r4, r5, lr}
 804ff36:	4604      	mov	r4, r0
 804ff38:	b089      	sub	sp, #36	; 0x24
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 804ff3a:	2214      	movs	r2, #20
 804ff3c:	2100      	movs	r1, #0
 804ff3e:	a803      	add	r0, sp, #12
 804ff40:	f001 f815 	bl	8050f6e <memset>
	if (hi2c->Instance == I2C1) {
 804ff44:	6822      	ldr	r2, [r4, #0]
 804ff46:	4b14      	ldr	r3, [pc, #80]	; (804ff98 <HAL_I2C_MspInit+0x64>)
 804ff48:	429a      	cmp	r2, r3
 804ff4a:	d123      	bne.n	804ff94 <HAL_I2C_MspInit+0x60>
		/* USER CODE BEGIN I2C1_MspInit 0 */

		/* USER CODE END I2C1_MspInit 0 */

		__HAL_RCC_GPIOB_CLK_ENABLE();
 804ff4c:	4c13      	ldr	r4, [pc, #76]	; (804ff9c <HAL_I2C_MspInit+0x68>)
		GPIO_InitStruct.Pin = SCL_BME280_Pin | SDA_BME280_Pin;
		GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
		GPIO_InitStruct.Pull = GPIO_PULLUP;
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
		GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
		HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 804ff4e:	4814      	ldr	r0, [pc, #80]	; (804ffa0 <HAL_I2C_MspInit+0x6c>)
		__HAL_RCC_GPIOB_CLK_ENABLE();
 804ff50:	2500      	movs	r5, #0
 804ff52:	9501      	str	r5, [sp, #4]
 804ff54:	6b23      	ldr	r3, [r4, #48]	; 0x30
 804ff56:	f043 0302 	orr.w	r3, r3, #2
 804ff5a:	6323      	str	r3, [r4, #48]	; 0x30
 804ff5c:	6b23      	ldr	r3, [r4, #48]	; 0x30
 804ff5e:	f003 0302 	and.w	r3, r3, #2
 804ff62:	9301      	str	r3, [sp, #4]
 804ff64:	9b01      	ldr	r3, [sp, #4]
		GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 804ff66:	22c0      	movs	r2, #192	; 0xc0
 804ff68:	2312      	movs	r3, #18
 804ff6a:	e9cd 2303 	strd	r2, r3, [sp, #12]
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 804ff6e:	2101      	movs	r1, #1
 804ff70:	2303      	movs	r3, #3
 804ff72:	e9cd 1305 	strd	r1, r3, [sp, #20]
		GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 804ff76:	2304      	movs	r3, #4
		HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 804ff78:	a903      	add	r1, sp, #12
		GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 804ff7a:	9307      	str	r3, [sp, #28]
		HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 804ff7c:	f7f4 fb2a 	bl	80445d4 <HAL_GPIO_Init>

		/* Peripheral clock enable */
		__HAL_RCC_I2C1_CLK_ENABLE();
 804ff80:	9502      	str	r5, [sp, #8]
 804ff82:	6c23      	ldr	r3, [r4, #64]	; 0x40
 804ff84:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 804ff88:	6423      	str	r3, [r4, #64]	; 0x40
 804ff8a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 804ff8c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 804ff90:	9302      	str	r3, [sp, #8]
 804ff92:	9b02      	ldr	r3, [sp, #8]
		/* USER CODE BEGIN I2C1_MspInit 1 */

		/* USER CODE END I2C1_MspInit 1 */
	}

}
 804ff94:	b009      	add	sp, #36	; 0x24
 804ff96:	bd30      	pop	{r4, r5, pc}
 804ff98:	40005400 	.word	0x40005400
 804ff9c:	40023800 	.word	0x40023800
 804ffa0:	40020400 	.word	0x40020400

0804ffa4 <HAL_SPI_MspInit>:
 * @brief SPI MSP Initialization
 * This function configures the hardware resources used in this example
 * @param hspi: SPI handle pointer
 * @retval None
 */
void HAL_SPI_MspInit(SPI_HandleTypeDef *hspi) {
 804ffa4:	b5f0      	push	{r4, r5, r6, r7, lr}
 804ffa6:	4604      	mov	r4, r0
 804ffa8:	b089      	sub	sp, #36	; 0x24
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 804ffaa:	2214      	movs	r2, #20
 804ffac:	2100      	movs	r1, #0
 804ffae:	a803      	add	r0, sp, #12
 804ffb0:	f000 ffdd 	bl	8050f6e <memset>
	if (hspi->Instance == SPI2) {
 804ffb4:	6822      	ldr	r2, [r4, #0]
 804ffb6:	4b1f      	ldr	r3, [pc, #124]	; (8050034 <HAL_SPI_MspInit+0x90>)
 804ffb8:	429a      	cmp	r2, r3
 804ffba:	d138      	bne.n	805002e <HAL_SPI_MspInit+0x8a>
		/* USER CODE BEGIN SPI2_MspInit 0 */

		/* USER CODE END SPI2_MspInit 0 */
		/* Peripheral clock enable */
		__HAL_RCC_SPI2_CLK_ENABLE();
 804ffbc:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 804ffc0:	2400      	movs	r4, #0
 804ffc2:	9400      	str	r4, [sp, #0]
 804ffc4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
		GPIO_InitStruct.Pin = LORA_MISO_Pin | LORA_MOSI_Pin;
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
		GPIO_InitStruct.Pull = GPIO_NOPULL;
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
		GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 804ffc6:	481c      	ldr	r0, [pc, #112]	; (8050038 <HAL_SPI_MspInit+0x94>)
		__HAL_RCC_SPI2_CLK_ENABLE();
 804ffc8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 804ffcc:	641a      	str	r2, [r3, #64]	; 0x40
 804ffce:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 804ffd0:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 804ffd4:	9200      	str	r2, [sp, #0]
 804ffd6:	9a00      	ldr	r2, [sp, #0]
		__HAL_RCC_GPIOC_CLK_ENABLE();
 804ffd8:	9401      	str	r4, [sp, #4]
 804ffda:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 804ffdc:	f042 0204 	orr.w	r2, r2, #4
 804ffe0:	631a      	str	r2, [r3, #48]	; 0x30
 804ffe2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 804ffe4:	f002 0204 	and.w	r2, r2, #4
 804ffe8:	9201      	str	r2, [sp, #4]
 804ffea:	9a01      	ldr	r2, [sp, #4]
		__HAL_RCC_GPIOB_CLK_ENABLE();
 804ffec:	9402      	str	r4, [sp, #8]
 804ffee:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 804fff0:	f042 0202 	orr.w	r2, r2, #2
 804fff4:	631a      	str	r2, [r3, #48]	; 0x30
 804fff6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 804fff8:	f003 0302 	and.w	r3, r3, #2
 804fffc:	9302      	str	r3, [sp, #8]
 804fffe:	9b02      	ldr	r3, [sp, #8]
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8050000:	230c      	movs	r3, #12
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8050002:	eb0d 0103 	add.w	r1, sp, r3
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8050006:	2702      	movs	r7, #2
		GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8050008:	2603      	movs	r6, #3
 805000a:	2505      	movs	r5, #5
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 805000c:	e9cd 3703 	strd	r3, r7, [sp, #12]
		GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8050010:	e9cd 6506 	strd	r6, r5, [sp, #24]
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8050014:	f7f4 fade 	bl	80445d4 <HAL_GPIO_Init>

		GPIO_InitStruct.Pin = LORA_SCK_Pin;
 8050018:	f44f 5300 	mov.w	r3, #8192	; 0x2000
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
		GPIO_InitStruct.Pull = GPIO_NOPULL;
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
		GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
		HAL_GPIO_Init(LORA_SCK_GPIO_Port, &GPIO_InitStruct);
 805001c:	a903      	add	r1, sp, #12
 805001e:	4807      	ldr	r0, [pc, #28]	; (805003c <HAL_SPI_MspInit+0x98>)
		GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8050020:	9507      	str	r5, [sp, #28]
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8050022:	e9cd 3703 	strd	r3, r7, [sp, #12]
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8050026:	e9cd 4605 	strd	r4, r6, [sp, #20]
		HAL_GPIO_Init(LORA_SCK_GPIO_Port, &GPIO_InitStruct);
 805002a:	f7f4 fad3 	bl	80445d4 <HAL_GPIO_Init>
		/* USER CODE BEGIN SPI2_MspInit 1 */

		/* USER CODE END SPI2_MspInit 1 */
	}

}
 805002e:	b009      	add	sp, #36	; 0x24
 8050030:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8050032:	bf00      	nop
 8050034:	40003800 	.word	0x40003800
 8050038:	40020800 	.word	0x40020800
 805003c:	40020400 	.word	0x40020400

08050040 <HAL_InitTick>:
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority) {
	/* Return function status */
	return HAL_OK;
}
 8050040:	2000      	movs	r0, #0
 8050042:	4770      	bx	lr

08050044 <HAL_Delay>:
/**
 * @brief This function provides delay (in ms)
 * @param Delay: specifies the delay time length, in milliseconds.
 * @retval None
 */
void HAL_Delay(__IO uint32_t Delay) {
 8050044:	b082      	sub	sp, #8
 8050046:	9001      	str	r0, [sp, #4]
	HW_RTC_DelayMs(Delay); /* based on RTC */
 8050048:	9801      	ldr	r0, [sp, #4]
}
 805004a:	b002      	add	sp, #8
	HW_RTC_DelayMs(Delay); /* based on RTC */
 805004c:	f7ff b87e 	b.w	804f14c <HW_RTC_DelayMs>

08050050 <HAL_MspInit>:

/**
 * @brief  Initializes the MSP.
 * @retval None
 */
void HAL_MspInit(void) {
 8050050:	b082      	sub	sp, #8
	/* Enable Power Clock */
	__HAL_RCC_PWR_CLK_ENABLE();
 8050052:	4b0c      	ldr	r3, [pc, #48]	; (8050084 <HAL_MspInit+0x34>)
 8050054:	2100      	movs	r1, #0
 8050056:	9100      	str	r1, [sp, #0]
 8050058:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 805005a:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 805005e:	641a      	str	r2, [r3, #64]	; 0x40
 8050060:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8050062:	f002 5280 	and.w	r2, r2, #268435456	; 0x10000000
 8050066:	9200      	str	r2, [sp, #0]
 8050068:	9a00      	ldr	r2, [sp, #0]
	__HAL_RCC_SYSCFG_CLK_ENABLE();
 805006a:	9101      	str	r1, [sp, #4]
 805006c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 805006e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8050072:	645a      	str	r2, [r3, #68]	; 0x44
 8050074:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8050076:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 805007a:	9301      	str	r3, [sp, #4]
 805007c:	9b01      	ldr	r3, [sp, #4]
	//__HAL_RCC_WAKEUPSTOP_CLK_CONFIG(RCC_STOP_WAKEUPCLOCK_MSI);
	/* Configure all IOs in analog input              */
	/* Except PA143 and PA14 (SWCLK and SWD) for debug*/
	/* PA13 and PA14 are configured in debug_init     */
	HW_GpioInit();
}
 805007e:	b002      	add	sp, #8
	HW_GpioInit();
 8050080:	f000 b876 	b.w	8050170 <HW_GpioInit>
 8050084:	40023800 	.word	0x40023800

08050088 <HAL_RTC_MspInit>:
 *        the RTC clock source; in this case the Backup domain will be reset in
 *        order to modify the RTC Clock source, as consequence RTC registers (including
 *        the backup registers) and RCC_CSR register are set to their reset values.
 * @retval None
 */
void HAL_RTC_MspInit(RTC_HandleTypeDef *hrtc) {
 8050088:	b510      	push	{r4, lr}
 805008a:	b092      	sub	sp, #72	; 0x48
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 805008c:	2230      	movs	r2, #48	; 0x30
 805008e:	2100      	movs	r1, #0
	  RCC_PeriphCLKInitTypeDef  PeriphClkInitStruct = {0};
 8050090:	2410      	movs	r4, #16
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8050092:	a806      	add	r0, sp, #24
 8050094:	f000 ff6b 	bl	8050f6e <memset>
	  RCC_PeriphCLKInitTypeDef  PeriphClkInitStruct = {0};
 8050098:	2100      	movs	r1, #0
 805009a:	4622      	mov	r2, r4
 805009c:	a802      	add	r0, sp, #8
 805009e:	f000 ff66 	bl	8050f6e <memset>

	  __HAL_RCC_BKPSRAM_CLK_ENABLE();
 80500a2:	2300      	movs	r3, #0
 80500a4:	9301      	str	r3, [sp, #4]
 80500a6:	4b19      	ldr	r3, [pc, #100]	; (805010c <HAL_RTC_MspInit+0x84>)
 80500a8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80500aa:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 80500ae:	631a      	str	r2, [r3, #48]	; 0x30
 80500b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80500b2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80500b6:	9301      	str	r3, [sp, #4]
 80500b8:	9b01      	ldr	r3, [sp, #4]
	   // additional code for Backup RAM enable

	   HAL_PWR_EnableBkUpAccess();
 80500ba:	f7f5 f855 	bl	8045168 <HAL_PWR_EnableBkUpAccess>
	   // additional code for Backup RAM enable

	   HAL_PWREx_EnableBkUpReg();
 80500be:	f7f5 f859 	bl	8045174 <HAL_PWREx_EnableBkUpReg>
	   // additional code for Backup RAM enable

	  /*##-1- Configue the RTC clock soucre ######################################*/
	  /* -a- Enable LSE Oscillator */
	  RCC_OscInitStruct.OscillatorType =  RCC_OSCILLATORTYPE_LSI | RCC_OSCILLATORTYPE_HSE;
 80500c2:	2309      	movs	r3, #9
 80500c4:	9306      	str	r3, [sp, #24]
	  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
	  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80500c6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80500ca:	9307      	str	r3, [sp, #28]
	  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
	  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80500cc:	a806      	add	r0, sp, #24
	  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80500ce:	2301      	movs	r3, #1
	  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80500d0:	940a      	str	r4, [sp, #40]	; 0x28
	  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80500d2:	930b      	str	r3, [sp, #44]	; 0x2c
	  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80500d4:	f7f5 f868 	bl	80451a8 <HAL_RCC_OscConfig>
 80500d8:	b108      	cbz	r0, 80500de <HAL_RTC_MspInit+0x56>
	  {
	    Error_Handler();
 80500da:	f7fe fc3d 	bl	804e958 <Error_Handler>
	  }

	  /* -b- Select LSI as RTC clock source */
	  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80500de:	2302      	movs	r3, #2
 80500e0:	9302      	str	r3, [sp, #8]
	  PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_HSE_DIV8;
	  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80500e2:	a802      	add	r0, sp, #8
	  PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_HSE_DIV8;
 80500e4:	4b0a      	ldr	r3, [pc, #40]	; (8050110 <HAL_RTC_MspInit+0x88>)
 80500e6:	9305      	str	r3, [sp, #20]
	  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80500e8:	f7f5 faec 	bl	80456c4 <HAL_RCCEx_PeriphCLKConfig>
 80500ec:	b108      	cbz	r0, 80500f2 <HAL_RTC_MspInit+0x6a>
	  {
	    Error_Handler();
 80500ee:	f7fe fc33 	bl	804e958 <Error_Handler>
	  }

	  /*##-2- Enable the RTC peripheral Clock ####################################*/
	  /* Enable RTC Clock */
	  __HAL_RCC_RTC_ENABLE();//RTCCLK
 80500f2:	4b08      	ldr	r3, [pc, #32]	; (8050114 <HAL_RTC_MspInit+0x8c>)
 80500f4:	2201      	movs	r2, #1
 80500f6:	601a      	str	r2, [r3, #0]

	  /*##-3- Configure the NVIC for RTC Alarm ###################################*/
	  HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 0x0, 0);
 80500f8:	2200      	movs	r2, #0
 80500fa:	4611      	mov	r1, r2
 80500fc:	2029      	movs	r0, #41	; 0x29
 80500fe:	f7f3 fe6f 	bl	8043de0 <HAL_NVIC_SetPriority>
	  HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 8050102:	2029      	movs	r0, #41	; 0x29
 8050104:	f7f3 fea0 	bl	8043e48 <HAL_NVIC_EnableIRQ>
}
 8050108:	b012      	add	sp, #72	; 0x48
 805010a:	bd10      	pop	{r4, pc}
 805010c:	40023800 	.word	0x40023800
 8050110:	00080300 	.word	0x00080300
 8050114:	42470e3c 	.word	0x42470e3c

08050118 <HAL_RTC_AlarmAEventCallback>:
 * @brief  Alarm A callback.
 * @param  hrtc: RTC handle
 * @retval None
 */
void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc) {
	TimerIrqHandler();
 8050118:	f7fe ba54 	b.w	804e5c4 <TimerIrqHandler>

0805011c <HAL_GPIO_EXTI_Callback>:
 * @brief  EXTI line detection callbacks.
 * @param  GPIO_Pin: Specifies the pins connected to the EXTI line.
 * @retval None
 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
	HW_GPIO_IrqHandler(GPIO_Pin);
 805011c:	f7fe be78 	b.w	804ee10 <HW_GPIO_IrqHandler>

08050120 <MSP_GetIRQn>:
 * @brief  Gets IRQ number as a function of the GPIO_Pin.
 * @param  GPIO_Pin: Specifies the pins connected to the EXTI line.
 * @retval IRQ number
 */
IRQn_Type MSP_GetIRQn(uint16_t GPIO_Pin) {
	switch (GPIO_Pin) {
 8050120:	2810      	cmp	r0, #16
 8050122:	d020      	beq.n	8050166 <MSP_GetIRQn+0x46>
 8050124:	d80c      	bhi.n	8050140 <MSP_GetIRQn+0x20>
 8050126:	2802      	cmp	r0, #2
 8050128:	d019      	beq.n	805015e <MSP_GetIRQn+0x3e>
 805012a:	d803      	bhi.n	8050134 <MSP_GetIRQn+0x14>
 805012c:	2801      	cmp	r0, #1
 805012e:	d01c      	beq.n	805016a <MSP_GetIRQn+0x4a>
	case GPIO_PIN_12:
	case GPIO_PIN_13:
	case GPIO_PIN_14:
	case GPIO_PIN_15:
	default:
		return EXTI15_10_IRQn;
 8050130:	2028      	movs	r0, #40	; 0x28
 8050132:	4770      	bx	lr
	switch (GPIO_Pin) {
 8050134:	2804      	cmp	r0, #4
 8050136:	d014      	beq.n	8050162 <MSP_GetIRQn+0x42>
 8050138:	2808      	cmp	r0, #8
 805013a:	d1f9      	bne.n	8050130 <MSP_GetIRQn+0x10>
		return EXTI3_IRQn;
 805013c:	2009      	movs	r0, #9
 805013e:	4770      	bx	lr
	switch (GPIO_Pin) {
 8050140:	2880      	cmp	r0, #128	; 0x80
 8050142:	d004      	beq.n	805014e <MSP_GetIRQn+0x2e>
 8050144:	d805      	bhi.n	8050152 <MSP_GetIRQn+0x32>
 8050146:	2820      	cmp	r0, #32
 8050148:	d001      	beq.n	805014e <MSP_GetIRQn+0x2e>
 805014a:	2840      	cmp	r0, #64	; 0x40
 805014c:	d1f0      	bne.n	8050130 <MSP_GetIRQn+0x10>
		return EXTI9_5_IRQn;
 805014e:	2017      	movs	r0, #23
 8050150:	4770      	bx	lr
	switch (GPIO_Pin) {
 8050152:	f5b0 7f80 	cmp.w	r0, #256	; 0x100
 8050156:	d0fa      	beq.n	805014e <MSP_GetIRQn+0x2e>
 8050158:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 805015c:	e7f6      	b.n	805014c <MSP_GetIRQn+0x2c>
		return EXTI1_IRQn;
 805015e:	2007      	movs	r0, #7
 8050160:	4770      	bx	lr
		return EXTI2_IRQn;
 8050162:	2008      	movs	r0, #8
 8050164:	4770      	bx	lr
		return EXTI4_IRQn;
 8050166:	200a      	movs	r0, #10
 8050168:	4770      	bx	lr
		return EXTI0_IRQn;
 805016a:	2006      	movs	r0, #6
	}
}
 805016c:	4770      	bx	lr
	...

08050170 <HW_GpioInit>:
  vcom_IoDeInit();
}


void HW_GpioInit(void)
{
 8050170:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8050174:	b08d      	sub	sp, #52	; 0x34
	 GPIO_InitTypeDef GPIO_InitStruct = {0};

	  /* GPIO Ports Clock Enable */
	  __HAL_RCC_GPIOE_CLK_ENABLE();
 8050176:	2400      	movs	r4, #0
 8050178:	4d65      	ldr	r5, [pc, #404]	; (8050310 <HW_GpioInit+0x1a0>)
	  __HAL_RCC_GPIOA_CLK_ENABLE();
	  __HAL_RCC_GPIOB_CLK_ENABLE();
	  __HAL_RCC_GPIOD_CLK_ENABLE();

	  /*Configure GPIO pin Output Level */
	  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_6, GPIO_PIN_RESET);
 805017a:	4f66      	ldr	r7, [pc, #408]	; (8050314 <HW_GpioInit+0x1a4>)

	  /*Configure GPIO pin Output Level */
	  HAL_GPIO_WritePin(LORA_RESET_GPIO_Port, LORA_RESET_Pin, GPIO_PIN_RESET);
 805017c:	f8df 9198 	ldr.w	r9, [pc, #408]	; 8050318 <HW_GpioInit+0x1a8>
	  /*Configure GPIO pin Output Level */
	  //HAL_GPIO_WritePin(GPIOB, LED_PLUVIOMETRO_Pin|LED_ANEMOMETRO_Pin, GPIO_PIN_RESET);

	  /*Configure GPIO pin : USER_BUTTON_Pin */
	  GPIO_InitStruct.Pin = USER_BUTTON_Pin;
	  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8050180:	f8df a198 	ldr.w	sl, [pc, #408]	; 805031c <HW_GpioInit+0x1ac>
	 GPIO_InitTypeDef GPIO_InitStruct = {0};
 8050184:	2214      	movs	r2, #20
 8050186:	2100      	movs	r1, #0
 8050188:	a807      	add	r0, sp, #28
 805018a:	f000 fef0 	bl	8050f6e <memset>
	  __HAL_RCC_GPIOE_CLK_ENABLE();
 805018e:	9400      	str	r4, [sp, #0]
 8050190:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8050192:	f043 0310 	orr.w	r3, r3, #16
 8050196:	632b      	str	r3, [r5, #48]	; 0x30
 8050198:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 805019a:	f003 0310 	and.w	r3, r3, #16
 805019e:	9300      	str	r3, [sp, #0]
 80501a0:	9b00      	ldr	r3, [sp, #0]
	  __HAL_RCC_GPIOC_CLK_ENABLE();
 80501a2:	9401      	str	r4, [sp, #4]
 80501a4:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 80501a6:	f043 0304 	orr.w	r3, r3, #4
 80501aa:	632b      	str	r3, [r5, #48]	; 0x30
 80501ac:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 80501ae:	f003 0304 	and.w	r3, r3, #4
 80501b2:	9301      	str	r3, [sp, #4]
 80501b4:	9b01      	ldr	r3, [sp, #4]
	  __HAL_RCC_GPIOH_CLK_ENABLE();
 80501b6:	9402      	str	r4, [sp, #8]
 80501b8:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 80501ba:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80501be:	632b      	str	r3, [r5, #48]	; 0x30
 80501c0:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 80501c2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80501c6:	9302      	str	r3, [sp, #8]
 80501c8:	9b02      	ldr	r3, [sp, #8]
	  __HAL_RCC_GPIOA_CLK_ENABLE();
 80501ca:	9403      	str	r4, [sp, #12]
 80501cc:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 80501ce:	f043 0301 	orr.w	r3, r3, #1
 80501d2:	632b      	str	r3, [r5, #48]	; 0x30
 80501d4:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 80501d6:	f003 0301 	and.w	r3, r3, #1
 80501da:	9303      	str	r3, [sp, #12]
 80501dc:	9b03      	ldr	r3, [sp, #12]
	  __HAL_RCC_GPIOB_CLK_ENABLE();
 80501de:	9404      	str	r4, [sp, #16]
 80501e0:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 80501e2:	f043 0302 	orr.w	r3, r3, #2
 80501e6:	632b      	str	r3, [r5, #48]	; 0x30
 80501e8:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 80501ea:	f003 0302 	and.w	r3, r3, #2
 80501ee:	9304      	str	r3, [sp, #16]
 80501f0:	9b04      	ldr	r3, [sp, #16]
	  __HAL_RCC_GPIOD_CLK_ENABLE();
 80501f2:	9405      	str	r4, [sp, #20]
 80501f4:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 80501f6:	f043 0308 	orr.w	r3, r3, #8
 80501fa:	632b      	str	r3, [r5, #48]	; 0x30
 80501fc:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 80501fe:	f003 0308 	and.w	r3, r3, #8
 8050202:	9305      	str	r3, [sp, #20]
	  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_6, GPIO_PIN_RESET);
 8050204:	4622      	mov	r2, r4
 8050206:	4638      	mov	r0, r7
 8050208:	2140      	movs	r1, #64	; 0x40
	  __HAL_RCC_GPIOD_CLK_ENABLE();
 805020a:	9b05      	ldr	r3, [sp, #20]
	  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_6, GPIO_PIN_RESET);
 805020c:	f7f4 fb56 	bl	80448bc <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(LORA_RESET_GPIO_Port, LORA_RESET_Pin, GPIO_PIN_RESET);
 8050210:	4622      	mov	r2, r4
 8050212:	4648      	mov	r0, r9
 8050214:	2101      	movs	r1, #1
 8050216:	f7f4 fb51 	bl	80448bc <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(MEM_WP_GPIO_Port, MEM_WP_Pin, GPIO_PIN_SET);
 805021a:	2201      	movs	r2, #1
 805021c:	4648      	mov	r0, r9
 805021e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8050222:	f7f4 fb4b 	bl	80448bc <HAL_GPIO_WritePin>
	  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8050226:	2601      	movs	r6, #1
	  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8050228:	f04f 0808 	mov.w	r8, #8
	  HAL_GPIO_Init(USER_BUTTON_GPIO_Port, &GPIO_InitStruct);
 805022c:	a907      	add	r1, sp, #28
 805022e:	4638      	mov	r0, r7

	  /*Configure GPIO pin : PtPin */
      GPIO_InitStruct.Pin = ANEMOMETRO_Pin;
 8050230:	f44f 4b80 	mov.w	fp, #16384	; 0x4000
	  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8050234:	e9cd 8a07 	strd	r8, sl, [sp, #28]
	  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8050238:	9609      	str	r6, [sp, #36]	; 0x24
	  HAL_GPIO_Init(USER_BUTTON_GPIO_Port, &GPIO_InitStruct);
 805023a:	f7f4 f9cb 	bl	80445d4 <HAL_GPIO_Init>
      GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
      GPIO_InitStruct.Pull = GPIO_PULLUP;
      HAL_GPIO_Init(ANEMOMETRO_GPIO_Port, &GPIO_InitStruct);
 805023e:	a907      	add	r1, sp, #28
 8050240:	4638      	mov	r0, r7
      GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8050242:	e9cd ba07 	strd	fp, sl, [sp, #28]
      GPIO_InitStruct.Pull = GPIO_PULLUP;
 8050246:	9609      	str	r6, [sp, #36]	; 0x24
      HAL_GPIO_Init(ANEMOMETRO_GPIO_Port, &GPIO_InitStruct);
 8050248:	f7f4 f9c4 	bl	80445d4 <HAL_GPIO_Init>

      /*Configure GPIO pin : PtPin */
      GPIO_InitStruct.Pin = PLUVIOMETRO_Pin;
 805024c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
      GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8050250:	e9cd 3a07 	strd	r3, sl, [sp, #28]
      GPIO_InitStruct.Pull = GPIO_PULLDOWN;
      HAL_GPIO_Init(PLUVIOMETRO_GPIO_Port, &GPIO_InitStruct);
 8050254:	a907      	add	r1, sp, #28
      GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8050256:	2302      	movs	r3, #2
      HAL_GPIO_Init(PLUVIOMETRO_GPIO_Port, &GPIO_InitStruct);
 8050258:	4638      	mov	r0, r7
      GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 805025a:	9309      	str	r3, [sp, #36]	; 0x24
      HAL_GPIO_Init(PLUVIOMETRO_GPIO_Port, &GPIO_InitStruct);
 805025c:	f7f4 f9ba 	bl	80445d4 <HAL_GPIO_Init>

	  /*Configure GPIO pins : LORA_RESET_Pin MEM_WP_Pin */
	  GPIO_InitStruct.Pin = LORA_RESET_Pin|MEM_WP_Pin;
 8050260:	f240 1301 	movw	r3, #257	; 0x101
	  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
	  GPIO_InitStruct.Pull = GPIO_NOPULL;
	  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
	  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8050264:	a907      	add	r1, sp, #28
 8050266:	4648      	mov	r0, r9

	  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, GPIO_PIN_SET);
 8050268:	f509 6980 	add.w	r9, r9, #1024	; 0x400
	  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 805026c:	e9cd 3607 	strd	r3, r6, [sp, #28]
	  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8050270:	e9cd 4409 	strd	r4, r4, [sp, #36]	; 0x24
	  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8050274:	f7f4 f9ae 	bl	80445d4 <HAL_GPIO_Init>
	  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, GPIO_PIN_SET);
 8050278:	4632      	mov	r2, r6
 805027a:	4659      	mov	r1, fp
 805027c:	4648      	mov	r0, r9
 805027e:	f7f4 fb1d 	bl	80448bc <HAL_GPIO_WritePin>

	  /*Configure GPIO pin : PtPin */
	  GPIO_InitStruct.Pin = SD_DET_CARD_Pin;
 8050282:	2380      	movs	r3, #128	; 0x80
	  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
	  GPIO_InitStruct.Pull = GPIO_PULLUP;
	  HAL_GPIO_Init(SD_DET_CARD_GPIO_Port, &GPIO_InitStruct);
 8050284:	a907      	add	r1, sp, #28
 8050286:	4648      	mov	r0, r9
	  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8050288:	e9cd 3407 	strd	r3, r4, [sp, #28]
	  GPIO_InitStruct.Pull = GPIO_PULLUP;
 805028c:	9609      	str	r6, [sp, #36]	; 0x24
	  HAL_GPIO_Init(SD_DET_CARD_GPIO_Port, &GPIO_InitStruct);
 805028e:	f7f4 f9a1 	bl	80445d4 <HAL_GPIO_Init>

	  //Mosfet Lora config
	  GPIO_InitStruct.Pin = GPIO_PIN_12;
 8050292:	f44f 5380 	mov.w	r3, #4096	; 0x1000
	  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
	  GPIO_InitStruct.Pull = GPIO_PULLUP;
	  GPIO_InitStruct.Speed = GPIO_SPEED_MEDIUM;

	  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8050296:	a907      	add	r1, sp, #28
 8050298:	4638      	mov	r0, r7
	  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 805029a:	e9cd 3607 	strd	r3, r6, [sp, #28]
	  GPIO_InitStruct.Speed = GPIO_SPEED_MEDIUM;
 805029e:	e9cd 6609 	strd	r6, r6, [sp, #36]	; 0x24
	  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80502a2:	f7f4 f997 	bl	80445d4 <HAL_GPIO_Init>

	  /* DMA controller clock enable */
	  __HAL_RCC_DMA2_CLK_ENABLE();
 80502a6:	9406      	str	r4, [sp, #24]
 80502a8:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 80502aa:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80502ae:	632b      	str	r3, [r5, #48]	; 0x30
 80502b0:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 80502b2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000

	  /* DMA interrupt init */
	  /* DMA2_Stream3_IRQn interrupt configuration */
	  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 80502b6:	4622      	mov	r2, r4
 80502b8:	4621      	mov	r1, r4
	  __HAL_RCC_DMA2_CLK_ENABLE();
 80502ba:	9306      	str	r3, [sp, #24]
	  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 80502bc:	203b      	movs	r0, #59	; 0x3b
	  __HAL_RCC_DMA2_CLK_ENABLE();
 80502be:	9b06      	ldr	r3, [sp, #24]
	  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 80502c0:	f7f3 fd8e 	bl	8043de0 <HAL_NVIC_SetPriority>
	  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 80502c4:	203b      	movs	r0, #59	; 0x3b
 80502c6:	f7f3 fdbf 	bl	8043e48 <HAL_NVIC_EnableIRQ>
	  /* DMA2_Stream6_IRQn interrupt configuration */
	  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 0, 0);
 80502ca:	4622      	mov	r2, r4
 80502cc:	4621      	mov	r1, r4
 80502ce:	2045      	movs	r0, #69	; 0x45
 80502d0:	f7f3 fd86 	bl	8043de0 <HAL_NVIC_SetPriority>
	  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 80502d4:	2045      	movs	r0, #69	; 0x45
 80502d6:	f7f3 fdb7 	bl	8043e48 <HAL_NVIC_EnableIRQ>


	  /* EXTI interrupt init*/
	  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 80502da:	4622      	mov	r2, r4
 80502dc:	4621      	mov	r1, r4
 80502de:	2006      	movs	r0, #6
 80502e0:	f7f3 fd7e 	bl	8043de0 <HAL_NVIC_SetPriority>
	  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 80502e4:	2006      	movs	r0, #6
 80502e6:	f7f3 fdaf 	bl	8043e48 <HAL_NVIC_EnableIRQ>

  	  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 80502ea:	4622      	mov	r2, r4
 80502ec:	4621      	mov	r1, r4
 80502ee:	4640      	mov	r0, r8
 80502f0:	f7f3 fd76 	bl	8043de0 <HAL_NVIC_SetPriority>
	  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 80502f4:	4640      	mov	r0, r8
 80502f6:	f7f3 fda7 	bl	8043e48 <HAL_NVIC_EnableIRQ>

	  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80502fa:	4622      	mov	r2, r4
 80502fc:	4621      	mov	r1, r4
 80502fe:	2028      	movs	r0, #40	; 0x28
 8050300:	f7f3 fd6e 	bl	8043de0 <HAL_NVIC_SetPriority>
	  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8050304:	2028      	movs	r0, #40	; 0x28
 8050306:	f7f3 fd9f 	bl	8043e48 <HAL_NVIC_EnableIRQ>

}
 805030a:	b00d      	add	sp, #52	; 0x34
 805030c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8050310:	40023800 	.word	0x40023800
 8050314:	40021000 	.word	0x40021000
 8050318:	40020400 	.word	0x40020400
 805031c:	10110000 	.word	0x10110000

08050320 <SystemClock_Config>:
  * @retval None
  */



void SystemClock_Config(void) {
 8050320:	b530      	push	{r4, r5, lr}
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8050322:	2400      	movs	r4, #0
void SystemClock_Config(void) {
 8050324:	b099      	sub	sp, #100	; 0x64
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
	RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = { 0 };
 8050326:	2510      	movs	r5, #16
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8050328:	2214      	movs	r2, #20
 805032a:	4621      	mov	r1, r4
 805032c:	a807      	add	r0, sp, #28
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 805032e:	940e      	str	r4, [sp, #56]	; 0x38
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8050330:	f000 fe1d 	bl	8050f6e <memset>
	RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = { 0 };
 8050334:	462a      	mov	r2, r5
 8050336:	4621      	mov	r1, r4
 8050338:	a803      	add	r0, sp, #12
 805033a:	f000 fe18 	bl	8050f6e <memset>

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 805033e:	4b23      	ldr	r3, [pc, #140]	; (80503cc <SystemClock_Config+0xac>)
 8050340:	9401      	str	r4, [sp, #4]
 8050342:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8050344:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8050348:	641a      	str	r2, [r3, #64]	; 0x40
 805034a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 805034c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8050350:	9301      	str	r3, [sp, #4]
 8050352:	9b01      	ldr	r3, [sp, #4]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8050354:	4b1e      	ldr	r3, [pc, #120]	; (80503d0 <SystemClock_Config+0xb0>)
 8050356:	9402      	str	r4, [sp, #8]
 8050358:	681a      	ldr	r2, [r3, #0]
 805035a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 805035e:	601a      	str	r2, [r3, #0]
 8050360:	681b      	ldr	r3, [r3, #0]
		RCC_OscInitStruct.LSIState = RCC_LSI_ON;
		//RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;

		RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
		RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
		RCC_OscInitStruct.PLL.PLLM = 16;
 8050362:	9514      	str	r5, [sp, #80]	; 0x50
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8050364:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8050368:	9302      	str	r3, [sp, #8]
 805036a:	9b02      	ldr	r3, [sp, #8]
		RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI
 805036c:	230b      	movs	r3, #11
		RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 805036e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
		RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI
 8050372:	930c      	str	r3, [sp, #48]	; 0x30
		RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8050374:	2301      	movs	r3, #1
		RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8050376:	e9cd 350f 	strd	r3, r5, [sp, #60]	; 0x3c
		RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 805037a:	920d      	str	r2, [sp, #52]	; 0x34
		RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 805037c:	9311      	str	r3, [sp, #68]	; 0x44
		RCC_OscInitStruct.PLL.PLLN = 192;
 805037e:	22c0      	movs	r2, #192	; 0xc0
		RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8050380:	2302      	movs	r3, #2
		RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8050382:	e9cd 3412 	strd	r3, r4, [sp, #72]	; 0x48
		RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8050386:	e9cd 2315 	strd	r2, r3, [sp, #84]	; 0x54
//	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
//	RCC_OscInitStruct.PLL.PLLM = 4;
//	RCC_OscInitStruct.PLL.PLLN = 168;
//	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
//	RCC_OscInitStruct.PLL.PLLQ = 7;
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 805038a:	a80c      	add	r0, sp, #48	; 0x30
		RCC_OscInitStruct.PLL.PLLQ = 4;
 805038c:	2304      	movs	r3, #4
 805038e:	9317      	str	r3, [sp, #92]	; 0x5c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8050390:	f7f4 ff0a 	bl	80451a8 <HAL_RCC_OscConfig>
 8050394:	b108      	cbz	r0, 805039a <SystemClock_Config+0x7a>
		Error_Handler();
 8050396:	f7fe fadf 	bl	804e958 <Error_Handler>
//			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
//	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
//	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
//	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
//	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 805039a:	230f      	movs	r3, #15
		RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
		RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
		RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
		RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK) {
 805039c:	2100      	movs	r1, #0
 805039e:	a807      	add	r0, sp, #28
		RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80503a0:	e9cd 3407 	strd	r3, r4, [sp, #28]
		RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80503a4:	e9cd 4409 	strd	r4, r4, [sp, #36]	; 0x24
		RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80503a8:	940b      	str	r4, [sp, #44]	; 0x2c
	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK) {
 80503aa:	f7f5 f8d1 	bl	8045550 <HAL_RCC_ClockConfig>
 80503ae:	b108      	cbz	r0, 80503b4 <SystemClock_Config+0x94>
		Error_Handler();
 80503b0:	f7fe fad2 	bl	804e958 <Error_Handler>
	}
	PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80503b4:	2302      	movs	r3, #2
 80503b6:	9303      	str	r3, [sp, #12]
	PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_HSE_DIV8;
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK) {
 80503b8:	a803      	add	r0, sp, #12
	PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_HSE_DIV8;
 80503ba:	4b06      	ldr	r3, [pc, #24]	; (80503d4 <SystemClock_Config+0xb4>)
 80503bc:	9306      	str	r3, [sp, #24]
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK) {
 80503be:	f7f5 f981 	bl	80456c4 <HAL_RCCEx_PeriphCLKConfig>
 80503c2:	b108      	cbz	r0, 80503c8 <SystemClock_Config+0xa8>
		Error_Handler();
 80503c4:	f7fe fac8 	bl	804e958 <Error_Handler>
	}
}
 80503c8:	b019      	add	sp, #100	; 0x64
 80503ca:	bd30      	pop	{r4, r5, pc}
 80503cc:	40023800 	.word	0x40023800
 80503d0:	40007000 	.word	0x40007000
 80503d4:	00080300 	.word	0x00080300

080503d8 <HW_GetRandomSeed>:

uint32_t HW_GetRandomSeed(void)
{
  return ((*(uint32_t *)ID1) ^ (*(uint32_t *)ID2) ^ (*(uint32_t *)ID3));
 80503d8:	4a03      	ldr	r2, [pc, #12]	; (80503e8 <HW_GetRandomSeed+0x10>)
 80503da:	4b04      	ldr	r3, [pc, #16]	; (80503ec <HW_GetRandomSeed+0x14>)
 80503dc:	6810      	ldr	r0, [r2, #0]
 80503de:	681b      	ldr	r3, [r3, #0]
 80503e0:	4043      	eors	r3, r0
 80503e2:	6850      	ldr	r0, [r2, #4]
}
 80503e4:	4058      	eors	r0, r3
 80503e6:	4770      	bx	lr
 80503e8:	1fff7594 	.word	0x1fff7594
 80503ec:	1fff7590 	.word	0x1fff7590

080503f0 <HW_GetUniqueId>:
  * @param unique ID
  * @retval none
  */
void HW_GetUniqueId(uint8_t *id)
{
  id[7] = ((*(uint32_t *)ID1) + (*(uint32_t *)ID3)) >> 24;
 80503f0:	4910      	ldr	r1, [pc, #64]	; (8050434 <HW_GetUniqueId+0x44>)
 80503f2:	4a11      	ldr	r2, [pc, #68]	; (8050438 <HW_GetUniqueId+0x48>)
 80503f4:	680b      	ldr	r3, [r1, #0]
{
 80503f6:	b510      	push	{r4, lr}
  id[7] = ((*(uint32_t *)ID1) + (*(uint32_t *)ID3)) >> 24;
 80503f8:	6814      	ldr	r4, [r2, #0]
 80503fa:	4423      	add	r3, r4
 80503fc:	0e1b      	lsrs	r3, r3, #24
 80503fe:	71c3      	strb	r3, [r0, #7]
  id[6] = ((*(uint32_t *)ID1) + (*(uint32_t *)ID3)) >> 16;
 8050400:	6814      	ldr	r4, [r2, #0]
 8050402:	680b      	ldr	r3, [r1, #0]
 8050404:	4423      	add	r3, r4
 8050406:	0c1b      	lsrs	r3, r3, #16
 8050408:	7183      	strb	r3, [r0, #6]
  id[5] = ((*(uint32_t *)ID1) + (*(uint32_t *)ID3)) >> 8;
 805040a:	6814      	ldr	r4, [r2, #0]
 805040c:	680b      	ldr	r3, [r1, #0]
 805040e:	4423      	add	r3, r4
 8050410:	0a1b      	lsrs	r3, r3, #8
 8050412:	7143      	strb	r3, [r0, #5]
  id[4] = ((*(uint32_t *)ID1) + (*(uint32_t *)ID3));
 8050414:	6812      	ldr	r2, [r2, #0]
 8050416:	680b      	ldr	r3, [r1, #0]
 8050418:	4413      	add	r3, r2
 805041a:	7103      	strb	r3, [r0, #4]
  id[3] = ((*(uint32_t *)ID2)) >> 24;
 805041c:	4b07      	ldr	r3, [pc, #28]	; (805043c <HW_GetUniqueId+0x4c>)
 805041e:	78da      	ldrb	r2, [r3, #3]
 8050420:	70c2      	strb	r2, [r0, #3]
  id[2] = ((*(uint32_t *)ID2)) >> 16;
 8050422:	885a      	ldrh	r2, [r3, #2]
 8050424:	7082      	strb	r2, [r0, #2]
  id[1] = ((*(uint32_t *)ID2)) >> 8;
 8050426:	681a      	ldr	r2, [r3, #0]
 8050428:	0a12      	lsrs	r2, r2, #8
 805042a:	7042      	strb	r2, [r0, #1]
  id[0] = ((*(uint32_t *)ID2));
 805042c:	681b      	ldr	r3, [r3, #0]
 805042e:	7003      	strb	r3, [r0, #0]
}
 8050430:	bd10      	pop	{r4, pc}
 8050432:	bf00      	nop
 8050434:	1fff7590 	.word	0x1fff7590
 8050438:	1fff7598 	.word	0x1fff7598
 805043c:	1fff7594 	.word	0x1fff7594

08050440 <HW_AdcInit>:
  * @brief This function initializes the ADC
  * @param none
  * @retval none
  */
void HW_AdcInit(void)
{
 8050440:	b510      	push	{r4, lr}
 8050442:	b086      	sub	sp, #24
//  ADC_MultiModeTypeDef multimode = {0};
  ADC_ChannelConfTypeDef sConfig = {0};
 8050444:	2210      	movs	r2, #16
 8050446:	2100      	movs	r1, #0
 8050448:	a802      	add	r0, sp, #8
 805044a:	f000 fd90 	bl	8050f6e <memset>
  if (AdcInitialized == false)
 805044e:	4a2d      	ldr	r2, [pc, #180]	; (8050504 <HW_AdcInit+0xc4>)
 8050450:	7853      	ldrb	r3, [r2, #1]
 8050452:	2b00      	cmp	r3, #0
 8050454:	d153      	bne.n	80504fe <HW_AdcInit+0xbe>
  {
    AdcInitialized = true;
 8050456:	2401      	movs	r4, #1

	hadc.Instance = ADC1;
 8050458:	482b      	ldr	r0, [pc, #172]	; (8050508 <HW_AdcInit+0xc8>)
    AdcInitialized = true;
 805045a:	7054      	strb	r4, [r2, #1]
	hadc.Instance = ADC1;
 805045c:	4a2b      	ldr	r2, [pc, #172]	; (805050c <HW_AdcInit+0xcc>)
	hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
	hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
	hadc.Init.NbrOfConversion = 1;
	hadc.Init.DMAContinuousRequests = DISABLE;
	hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
	 ADCCLK_ENABLE();
 805045e:	9301      	str	r3, [sp, #4]
	hadc.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8050460:	e9c0 2300 	strd	r2, r3, [r0]
	hadc.Init.Resolution = ADC_RESOLUTION_12B;
 8050464:	6083      	str	r3, [r0, #8]
	hadc.Init.ScanConvMode = DISABLE;
 8050466:	6103      	str	r3, [r0, #16]
	hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8050468:	62c3      	str	r3, [r0, #44]	; 0x2c
	hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 805046a:	60c3      	str	r3, [r0, #12]
	hadc.Init.ContinuousConvMode = DISABLE;
 805046c:	7603      	strb	r3, [r0, #24]
	hadc.Init.DiscontinuousConvMode = DISABLE;
 805046e:	f880 3020 	strb.w	r3, [r0, #32]
	hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8050472:	4a27      	ldr	r2, [pc, #156]	; (8050510 <HW_AdcInit+0xd0>)
	hadc.Init.DMAContinuousRequests = DISABLE;
 8050474:	f880 3030 	strb.w	r3, [r0, #48]	; 0x30
	 ADCCLK_ENABLE();
 8050478:	4b26      	ldr	r3, [pc, #152]	; (8050514 <HW_AdcInit+0xd4>)
	hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 805047a:	6282      	str	r2, [r0, #40]	; 0x28
	hadc.Init.NbrOfConversion = 1;
 805047c:	61c4      	str	r4, [r0, #28]
	hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 805047e:	6144      	str	r4, [r0, #20]
	 ADCCLK_ENABLE();
 8050480:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8050482:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8050486:	645a      	str	r2, [r3, #68]	; 0x44
 8050488:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 805048a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 805048e:	9301      	str	r3, [sp, #4]
 8050490:	9b01      	ldr	r3, [sp, #4]
	if (HAL_ADC_Init(&hadc) != HAL_OK)
 8050492:	f7f3 fa75 	bl	8043980 <HAL_ADC_Init>
 8050496:	b108      	cbz	r0, 805049c <HW_AdcInit+0x5c>
	{
		Error_Handler();
 8050498:	f7fe fa5e 	bl	804e958 <Error_Handler>
	}

	/** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	*/
	sConfig.Channel = ADC_CHANNEL_14;
 805049c:	230e      	movs	r3, #14
	sConfig.Rank = 1;
 805049e:	e9cd 3402 	strd	r3, r4, [sp, #8]
	sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
	sConfig.Offset = 0;
	if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80504a2:	a902      	add	r1, sp, #8
	sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80504a4:	2300      	movs	r3, #0
	if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80504a6:	4818      	ldr	r0, [pc, #96]	; (8050508 <HW_AdcInit+0xc8>)
	sConfig.Offset = 0;
 80504a8:	e9cd 3304 	strd	r3, r3, [sp, #16]
	if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80504ac:	f7f3 fbf6 	bl	8043c9c <HAL_ADC_ConfigChannel>
 80504b0:	b108      	cbz	r0, 80504b6 <HW_AdcInit+0x76>
	{
		Error_Handler();
 80504b2:	f7fe fa51 	bl	804e958 <Error_Handler>

	///////////////////////////////////////////////////////////////////////////

	  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
	  */
	  hadc2.Instance = ADC2;
 80504b6:	4818      	ldr	r0, [pc, #96]	; (8050518 <HW_AdcInit+0xd8>)
	  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80504b8:	4a18      	ldr	r2, [pc, #96]	; (805051c <HW_AdcInit+0xdc>)
 80504ba:	2300      	movs	r3, #0
	  hadc2.Init.ContinuousConvMode = DISABLE;
	  hadc2.Init.DiscontinuousConvMode = DISABLE;
	  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
	  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
	  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
	  hadc2.Init.NbrOfConversion = 1;
 80504bc:	2401      	movs	r4, #1
	  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80504be:	e9c0 2300 	strd	r2, r3, [r0]
	  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80504c2:	4a13      	ldr	r2, [pc, #76]	; (8050510 <HW_AdcInit+0xd0>)
	  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 80504c4:	6083      	str	r3, [r0, #8]
	  hadc2.Init.ScanConvMode = DISABLE;
 80504c6:	6103      	str	r3, [r0, #16]
	  hadc2.Init.ContinuousConvMode = DISABLE;
 80504c8:	7603      	strb	r3, [r0, #24]
	  hadc2.Init.DiscontinuousConvMode = DISABLE;
 80504ca:	f880 3020 	strb.w	r3, [r0, #32]
	  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80504ce:	62c3      	str	r3, [r0, #44]	; 0x2c
	  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80504d0:	6282      	str	r2, [r0, #40]	; 0x28
	  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80504d2:	60c3      	str	r3, [r0, #12]
	  hadc2.Init.NbrOfConversion = 1;
 80504d4:	61c4      	str	r4, [r0, #28]
	  hadc2.Init.DMAContinuousRequests = DISABLE;
 80504d6:	f880 3030 	strb.w	r3, [r0, #48]	; 0x30
	  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80504da:	6144      	str	r4, [r0, #20]
	  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 80504dc:	f7f3 fa50 	bl	8043980 <HAL_ADC_Init>
 80504e0:	b108      	cbz	r0, 80504e6 <HW_AdcInit+0xa6>
	  {
	    Error_Handler();
 80504e2:	f7fe fa39 	bl	804e958 <Error_Handler>
	  }
	  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	  */
	  sConfig.Channel = ADC_CHANNEL_7;
 80504e6:	2307      	movs	r3, #7
	  sConfig.Rank = 1;
 80504e8:	e9cd 3402 	strd	r3, r4, [sp, #8]
	  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
	  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80504ec:	a902      	add	r1, sp, #8
	  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80504ee:	2300      	movs	r3, #0
	  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80504f0:	4809      	ldr	r0, [pc, #36]	; (8050518 <HW_AdcInit+0xd8>)
	  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80504f2:	9304      	str	r3, [sp, #16]
	  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80504f4:	f7f3 fbd2 	bl	8043c9c <HAL_ADC_ConfigChannel>
 80504f8:	b108      	cbz	r0, 80504fe <HW_AdcInit+0xbe>
	  {
	    Error_Handler();
 80504fa:	f7fe fa2d 	bl	804e958 <Error_Handler>
	  }

  }
}
 80504fe:	b006      	add	sp, #24
 8050500:	bd10      	pop	{r4, pc}
 8050502:	bf00      	nop
 8050504:	200038dc 	.word	0x200038dc
 8050508:	200062a4 	.word	0x200062a4
 805050c:	40012000 	.word	0x40012000
 8050510:	0f000001 	.word	0x0f000001
 8050514:	40023800 	.word	0x40023800
 8050518:	20006250 	.word	0x20006250
 805051c:	40012100 	.word	0x40012100

08050520 <HW_AdcReadChannel>:
  * @brief This function De-initializes the ADC
  * @param Channel
  * @retval Value
  */
uint16_t HW_AdcReadChannel(uint32_t Channel)
{
 8050520:	b530      	push	{r4, r5, lr}
 8050522:	b087      	sub	sp, #28

	ADC_ChannelConfTypeDef adcConf = {0};
 8050524:	2210      	movs	r2, #16
 8050526:	2100      	movs	r1, #0
{
 8050528:	4605      	mov	r5, r0
	ADC_ChannelConfTypeDef adcConf = {0};
 805052a:	a802      	add	r0, sp, #8
 805052c:	f000 fd1f 	bl	8050f6e <memset>

	uint16_t adcData = 0;

	HW_AdcInit();
 8050530:	f7ff ff86 	bl	8050440 <HW_AdcInit>

	if (AdcInitialized == true)
 8050534:	4b17      	ldr	r3, [pc, #92]	; (8050594 <HW_AdcReadChannel+0x74>)
 8050536:	7858      	ldrb	r0, [r3, #1]
 8050538:	b350      	cbz	r0, 8050590 <HW_AdcReadChannel+0x70>
	{
		ADCCLK_ENABLE();
 805053a:	4c17      	ldr	r4, [pc, #92]	; (8050598 <HW_AdcReadChannel+0x78>)
 805053c:	2300      	movs	r3, #0
 805053e:	9301      	str	r3, [sp, #4]
 8050540:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8050542:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8050546:	6463      	str	r3, [r4, #68]	; 0x44
 8050548:	6c63      	ldr	r3, [r4, #68]	; 0x44
		/*calibrate ADC if any calibraiton hardware*/
		//HAL_ADCEx_Calibration_Start(&hadc, ADC_EOC_SINGLE_CONV);

		/* configure adc channel */
		adcConf.SamplingTime = ADC_SAMPLETIME_56CYCLES;
		adcConf.Channel = Channel;
 805054a:	9502      	str	r5, [sp, #8]
		ADCCLK_ENABLE();
 805054c:	f403 7380 	and.w	r3, r3, #256	; 0x100
		adcConf.Rank = 1;
		HAL_ADC_ConfigChannel(&hadc, &adcConf);
 8050550:	4d12      	ldr	r5, [pc, #72]	; (805059c <HW_AdcReadChannel+0x7c>)
		ADCCLK_ENABLE();
 8050552:	9301      	str	r3, [sp, #4]
 8050554:	9b01      	ldr	r3, [sp, #4]
		adcConf.SamplingTime = ADC_SAMPLETIME_56CYCLES;
 8050556:	2303      	movs	r3, #3
		HAL_ADC_ConfigChannel(&hadc, &adcConf);
 8050558:	a902      	add	r1, sp, #8
		adcConf.SamplingTime = ADC_SAMPLETIME_56CYCLES;
 805055a:	9304      	str	r3, [sp, #16]
		HAL_ADC_ConfigChannel(&hadc, &adcConf);
 805055c:	4628      	mov	r0, r5
		adcConf.Rank = 1;
 805055e:	2301      	movs	r3, #1
 8050560:	9303      	str	r3, [sp, #12]
		HAL_ADC_ConfigChannel(&hadc, &adcConf);
 8050562:	f7f3 fb9b 	bl	8043c9c <HAL_ADC_ConfigChannel>

		/* Start the conversion process */
		HAL_ADC_Start(&hadc);
 8050566:	4628      	mov	r0, r5
 8050568:	f7f3 fab0 	bl	8043acc <HAL_ADC_Start>

		/* Wait for the end of conversion */
		HAL_ADC_PollForConversion(&hadc, HAL_MAX_DELAY);
 805056c:	f04f 31ff 	mov.w	r1, #4294967295
 8050570:	4628      	mov	r0, r5
 8050572:	f7f3 fb3f 	bl	8043bf4 <HAL_ADC_PollForConversion>

		/* Get the converted value of regular channel */
		adcData = HAL_ADC_GetValue(&hadc);
 8050576:	4628      	mov	r0, r5
 8050578:	f7f3 fb8c 	bl	8043c94 <HAL_ADC_GetValue>
		__HAL_ADC_DISABLE(&hadc);
 805057c:	682a      	ldr	r2, [r5, #0]
 805057e:	6893      	ldr	r3, [r2, #8]
 8050580:	f023 0301 	bic.w	r3, r3, #1
 8050584:	6093      	str	r3, [r2, #8]
		//ADC_Disable(&hadc) ;

		ADCCLK_DISABLE();
 8050586:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8050588:	f423 7380 	bic.w	r3, r3, #256	; 0x100
		adcData = HAL_ADC_GetValue(&hadc);
 805058c:	b280      	uxth	r0, r0
		ADCCLK_DISABLE();
 805058e:	6463      	str	r3, [r4, #68]	; 0x44
	}
	return adcData;
}
 8050590:	b007      	add	sp, #28
 8050592:	bd30      	pop	{r4, r5, pc}
 8050594:	200038dc 	.word	0x200038dc
 8050598:	40023800 	.word	0x40023800
 805059c:	200062a4 	.word	0x200062a4

080505a0 <HW_GetTemperatureLevel>:
{
 80505a0:	b510      	push	{r4, lr}
  measuredLevel = HW_AdcReadChannel(ADC_CHANNEL_VREFINT);
 80505a2:	2011      	movs	r0, #17
 80505a4:	f7ff ffbc 	bl	8050520 <HW_AdcReadChannel>
  if (measuredLevel == 0)
 80505a8:	b1e8      	cbz	r0, 80505e6 <HW_GetTemperatureLevel+0x46>
    batteryLevelmV = (((uint32_t) VDDA_VREFINT_CAL * (*VREFINT_CAL)) / measuredLevel);
 80505aa:	4b10      	ldr	r3, [pc, #64]	; (80505ec <HW_GetTemperatureLevel+0x4c>)
 80505ac:	881b      	ldrh	r3, [r3, #0]
 80505ae:	f640 34b8 	movw	r4, #3000	; 0xbb8
 80505b2:	435c      	muls	r4, r3
 80505b4:	fbb4 f4f0 	udiv	r4, r4, r0
  measuredLevel = HW_AdcReadChannel(ADC_CHANNEL_TEMPSENSOR);
 80505b8:	2010      	movs	r0, #16
 80505ba:	f7ff ffb1 	bl	8050520 <HW_AdcReadChannel>
  temperatureDegreeC = COMPUTE_TEMPERATURE(measuredLevel, batteryLevelmV);
 80505be:	4b0c      	ldr	r3, [pc, #48]	; (80505f0 <HW_GetTemperatureLevel+0x50>)
 80505c0:	881a      	ldrh	r2, [r3, #0]
 80505c2:	3322      	adds	r3, #34	; 0x22
 80505c4:	4360      	muls	r0, r4
 80505c6:	881b      	ldrh	r3, [r3, #0]
 80505c8:	f640 34b8 	movw	r4, #3000	; 0xbb8
 80505cc:	fbb0 f0f4 	udiv	r0, r0, r4
 80505d0:	2450      	movs	r4, #80	; 0x50
 80505d2:	1a80      	subs	r0, r0, r2
 80505d4:	4360      	muls	r0, r4
 80505d6:	1a9b      	subs	r3, r3, r2
 80505d8:	0200      	lsls	r0, r0, #8
 80505da:	fb90 f0f3 	sdiv	r0, r0, r3
 80505de:	f500 50f0 	add.w	r0, r0, #7680	; 0x1e00
}
 80505e2:	b280      	uxth	r0, r0
 80505e4:	bd10      	pop	{r4, pc}
    batteryLevelmV = 0;
 80505e6:	4604      	mov	r4, r0
 80505e8:	e7e6      	b.n	80505b8 <HW_GetTemperatureLevel+0x18>
 80505ea:	bf00      	nop
 80505ec:	1fff75aa 	.word	0x1fff75aa
 80505f0:	1fff75a8 	.word	0x1fff75a8

080505f4 <turn_on_lora>:
  /* USER CODE END IWDG_Init 2 */

}

void turn_on_lora(void){
	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_12, GPIO_PIN_SET);
 80505f4:	2201      	movs	r2, #1
 80505f6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80505fa:	4801      	ldr	r0, [pc, #4]	; (8050600 <turn_on_lora+0xc>)
 80505fc:	f7f4 b95e 	b.w	80448bc <HAL_GPIO_WritePin>
 8050600:	40021000 	.word	0x40021000

08050604 <refresh_iwdg>:
void turn_off_lora(void){
	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_12, GPIO_PIN_RESET);
}

void refresh_iwdg(void){
	HAL_IWDG_Refresh(&hiwdg);
 8050604:	4801      	ldr	r0, [pc, #4]	; (805060c <refresh_iwdg+0x8>)
 8050606:	f7f4 bda8 	b.w	804515a <HAL_IWDG_Refresh>
 805060a:	bf00      	nop
 805060c:	20006298 	.word	0x20006298

08050610 <HW_Init>:
{
 8050610:	b510      	push	{r4, lr}
  if (McuInitialized == false)
 8050612:	4c2f      	ldr	r4, [pc, #188]	; (80506d0 <HW_Init+0xc0>)
 8050614:	7822      	ldrb	r2, [r4, #0]
 8050616:	2a00      	cmp	r2, #0
 8050618:	d158      	bne.n	80506cc <HW_Init+0xbc>
  hiwdg.Instance = IWDG;
 805061a:	482e      	ldr	r0, [pc, #184]	; (80506d4 <HW_Init+0xc4>)
  hiwdg.Init.Prescaler = IWDG_PRESCALER_64;
 805061c:	4a2e      	ldr	r2, [pc, #184]	; (80506d8 <HW_Init+0xc8>)
 805061e:	2304      	movs	r3, #4
 8050620:	e9c0 2300 	strd	r2, r3, [r0]
  hiwdg.Init.Reload = 2499;
 8050624:	f640 13c3 	movw	r3, #2499	; 0x9c3
 8050628:	6083      	str	r3, [r0, #8]
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 805062a:	f7f4 fd75 	bl	8045118 <HAL_IWDG_Init>
 805062e:	b108      	cbz	r0, 8050634 <HW_Init+0x24>
    Error_Handler();
 8050630:	f7fe f992 	bl	804e958 <Error_Handler>
    refresh_iwdg();
 8050634:	f7ff ffe6 	bl	8050604 <refresh_iwdg>
    HW_AdcInit();
 8050638:	f7ff ff02 	bl	8050440 <HW_AdcInit>
    refresh_iwdg();
 805063c:	f7ff ffe2 	bl	8050604 <refresh_iwdg>
    Radio.IoInit();
 8050640:	4b26      	ldr	r3, [pc, #152]	; (80506dc <HW_Init+0xcc>)
 8050642:	681b      	ldr	r3, [r3, #0]
 8050644:	4798      	blx	r3
    refresh_iwdg();
 8050646:	f7ff ffdd 	bl	8050604 <refresh_iwdg>
    HW_SPI_Init();
 805064a:	f7fe fff7 	bl	804f63c <HW_SPI_Init>
    refresh_iwdg();
 805064e:	f7ff ffd9 	bl	8050604 <refresh_iwdg>
    TraceInit();
 8050652:	f7fe f86b 	bl	804e72c <TraceInit>
    refresh_iwdg();
 8050656:	f7ff ffd5 	bl	8050604 <refresh_iwdg>
    HW_RTC_Init();
 805065a:	f7fe fd97 	bl	804f18c <HW_RTC_Init>
    refresh_iwdg();
 805065e:	f7ff ffd1 	bl	8050604 <refresh_iwdg>
    HW_I2C1_Init();
 8050662:	f7fe fbe7 	bl	804ee34 <HW_I2C1_Init>
    refresh_iwdg();
 8050666:	f7ff ffcd 	bl	8050604 <refresh_iwdg>
    BSP_sensor_Init();
 805066a:	f7fe f91a 	bl	804e8a2 <BSP_sensor_Init>
    refresh_iwdg();
 805066e:	f7ff ffc9 	bl	8050604 <refresh_iwdg>
    Ble_Init_GPIO();
 8050672:	f7f0 fe77 	bl	8041364 <Ble_Init_GPIO>
    refresh_iwdg();
 8050676:	f7ff ffc5 	bl	8050604 <refresh_iwdg>
    COM_Init();
 805067a:	f000 fab1 	bl	8050be0 <COM_Init>
    refresh_iwdg();
 805067e:	f7ff ffc1 	bl	8050604 <refresh_iwdg>
    MX_USART1_UART_Init();
 8050682:	f7f0 fe53 	bl	804132c <MX_USART1_UART_Init>
    refresh_iwdg();
 8050686:	f7ff ffbd 	bl	8050604 <refresh_iwdg>
    MX_TIM2_Init();
 805068a:	f7ff f82d 	bl	804f6e8 <MX_TIM2_Init>
    refresh_iwdg();
 805068e:	f7ff ffb9 	bl	8050604 <refresh_iwdg>
    MX_TIM3_Init();
 8050692:	f7ff f85d 	bl	804f750 <MX_TIM3_Init>
    refresh_iwdg();
 8050696:	f7ff ffb5 	bl	8050604 <refresh_iwdg>
    MX_SDIO_SD_Init();
 805069a:	f7ff fb01 	bl	804fca0 <MX_SDIO_SD_Init>
    refresh_iwdg();
 805069e:	f7ff ffb1 	bl	8050604 <refresh_iwdg>
    MX_FATFS_Init();
 80506a2:	f7f3 f855 	bl	8043750 <MX_FATFS_Init>
    refresh_iwdg();
 80506a6:	f7ff ffad 	bl	8050604 <refresh_iwdg>
    HAL_TIM_Base_Start_IT(&htim2);
 80506aa:	480d      	ldr	r0, [pc, #52]	; (80506e0 <HW_Init+0xd0>)
 80506ac:	f7f6 fae6 	bl	8046c7c <HAL_TIM_Base_Start_IT>
    refresh_iwdg();
 80506b0:	f7ff ffa8 	bl	8050604 <refresh_iwdg>
    HAL_UART_Receive_IT(&huart1, rx_byte_uart1, 1);
 80506b4:	2201      	movs	r2, #1
 80506b6:	490b      	ldr	r1, [pc, #44]	; (80506e4 <HW_Init+0xd4>)
 80506b8:	480b      	ldr	r0, [pc, #44]	; (80506e8 <HW_Init+0xd8>)
 80506ba:	f7f6 fea1 	bl	8047400 <HAL_UART_Receive_IT>
    refresh_iwdg();
 80506be:	f7ff ffa1 	bl	8050604 <refresh_iwdg>
    init_battery_monitor(&hadc);							/* Initialize Battery monitor */
 80506c2:	480a      	ldr	r0, [pc, #40]	; (80506ec <HW_Init+0xdc>)
 80506c4:	f7f0 fd7a 	bl	80411bc <init_battery_monitor>
    McuInitialized = true;
 80506c8:	2301      	movs	r3, #1
 80506ca:	7023      	strb	r3, [r4, #0]
}
 80506cc:	bd10      	pop	{r4, pc}
 80506ce:	bf00      	nop
 80506d0:	200038dc 	.word	0x200038dc
 80506d4:	20006298 	.word	0x20006298
 80506d8:	40003000 	.word	0x40003000
 80506dc:	080528d8 	.word	0x080528d8
 80506e0:	20006050 	.word	0x20006050
 80506e4:	20003d98 	.word	0x20003d98
 80506e8:	20003d9c 	.word	0x20003d9c
 80506ec:	200062a4 	.word	0x200062a4

080506f0 <write_sram_bckp>:
//	while(PWR_GetFlagStatus(PWR_FLAG_BRR) == RESET);
//}

void write_sram_bckp(uint32_t data, uint32_t addr, uint8_t length){
	// Write to Backup SRAM with 32-Bit Data
	if(length==_8BITS)
 80506f0:	b912      	cbnz	r2, 80506f8 <write_sram_bckp+0x8>
		(*(__IO uint8_t *) (addr)) = data;
 80506f2:	b2c0      	uxtb	r0, r0
 80506f4:	7008      	strb	r0, [r1, #0]
 80506f6:	4770      	bx	lr
	else
		(*(__IO uint16_t *) (addr)) = data;
 80506f8:	b280      	uxth	r0, r0
 80506fa:	8008      	strh	r0, [r1, #0]
}
 80506fc:	4770      	bx	lr

080506fe <read_sram_bckp>:

uint32_t read_sram_bckp(uint32_t addr, uint8_t length){
	// Check the written Data
	uint32_t data;
	if(length==_8BITS)
 80506fe:	b911      	cbnz	r1, 8050706 <read_sram_bckp+0x8>
		data = (*(__IO uint8_t *) (addr));
 8050700:	7800      	ldrb	r0, [r0, #0]
 8050702:	b2c0      	uxtb	r0, r0
 8050704:	4770      	bx	lr
	else
		data = (*(__IO uint16_t *) (addr));
 8050706:	8800      	ldrh	r0, [r0, #0]
 8050708:	b280      	uxth	r0, r0
	return data;
}
 805070a:	4770      	bx	lr

0805070c <NMI_Handler>:
  * @retval None
  */

void NMI_Handler(void)
{
}
 805070c:	4770      	bx	lr

0805070e <HardFault_Handler>:

void HardFault_Handler(void)
{
  while (1)
  {
    __NOP();
 805070e:	bf00      	nop
 8050710:	e7fd      	b.n	805070e <HardFault_Handler>

08050712 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 8050712:	e7fe      	b.n	8050712 <MemManage_Handler>

08050714 <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 8050714:	e7fe      	b.n	8050714 <BusFault_Handler>

08050716 <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 8050716:	e7fe      	b.n	8050716 <UsageFault_Handler>

08050718 <SVC_Handler>:
 8050718:	4770      	bx	lr

0805071a <DebugMon_Handler>:
 805071a:	4770      	bx	lr

0805071c <PendSV_Handler>:
 805071c:	4770      	bx	lr

0805071e <SysTick_Handler>:
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
  HAL_IncTick();
 805071e:	f7f3 b91d 	b.w	804395c <HAL_IncTick>
	...

08050724 <TIM2_IRQHandler>:
{

//	count_velo = aux_count_velo;
//	aux_count_velo = 0;
  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8050724:	4801      	ldr	r0, [pc, #4]	; (805072c <TIM2_IRQHandler+0x8>)
 8050726:	f7f6 babd 	b.w	8046ca4 <HAL_TIM_IRQHandler>
 805072a:	bf00      	nop
 805072c:	20006050 	.word	0x20006050

08050730 <TIM3_IRQHandler>:
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8050730:	4801      	ldr	r0, [pc, #4]	; (8050738 <TIM3_IRQHandler+0x8>)
 8050732:	f7f6 bab7 	b.w	8046ca4 <HAL_TIM_IRQHandler>
 8050736:	bf00      	nop
 8050738:	20006010 	.word	0x20006010

0805073c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 805073c:	b508      	push	{r3, lr}


	HAL_UART_IRQHandler(&huart1);
 805073e:	4815      	ldr	r0, [pc, #84]	; (8050794 <USART1_IRQHandler+0x58>)
 8050740:	f7f6 ff40 	bl	80475c4 <HAL_UART_IRQHandler>
	if(ble_index>sizeof(message_ble))
 8050744:	4b14      	ldr	r3, [pc, #80]	; (8050798 <USART1_IRQHandler+0x5c>)
		ble_index=0;
	message_ble[ble_index] = rx_byte_uart1[0];
 8050746:	4915      	ldr	r1, [pc, #84]	; (805079c <USART1_IRQHandler+0x60>)
	if(ble_index>sizeof(message_ble))
 8050748:	681a      	ldr	r2, [r3, #0]
	message_ble[ble_index] = rx_byte_uart1[0];
 805074a:	4815      	ldr	r0, [pc, #84]	; (80507a0 <USART1_IRQHandler+0x64>)
 805074c:	7809      	ldrb	r1, [r1, #0]
	if(ble_index>sizeof(message_ble))
 805074e:	2a0a      	cmp	r2, #10
		ble_index=0;
 8050750:	bf84      	itt	hi
 8050752:	2200      	movhi	r2, #0
 8050754:	601a      	strhi	r2, [r3, #0]
	message_ble[ble_index] = rx_byte_uart1[0];
 8050756:	681a      	ldr	r2, [r3, #0]
 8050758:	5481      	strb	r1, [r0, r2]
	ble_index++;
 805075a:	3201      	adds	r2, #1
	if(ble_index>2){
 805075c:	2a02      	cmp	r2, #2
	ble_index++;
 805075e:	601a      	str	r2, [r3, #0]
	if(ble_index>2){
 8050760:	dd0b      	ble.n	805077a <USART1_IRQHandler+0x3e>

	//*****Comentado por JP****
	//HAL_NVIC_ClearPendingIRQ(USART1_IRQn);
	//HAL_UART_Abort_IT(&huart1);
	//**************************
		if(message_ble[0] == 0xa){
 8050762:	7802      	ldrb	r2, [r0, #0]
 8050764:	2a0a      	cmp	r2, #10
 8050766:	d108      	bne.n	805077a <USART1_IRQHandler+0x3e>
			if(message_ble[ble_index-1] == 0xd)
 8050768:	290d      	cmp	r1, #13
 805076a:	d106      	bne.n	805077a <USART1_IRQHandler+0x3e>
			{
				// Sinaliza que chegou uma mensagem vlida
				ble_index = 0;								// Zera o ndice para nova mensagem
 805076c:	2200      	movs	r2, #0
 805076e:	601a      	str	r2, [r3, #0]
				//ble_handler((uint8_t*)&message_ble);					// Aciona o handler para selecionar a mensagem de resposta.
				flags_ble.enable_handler=1;
 8050770:	4a0c      	ldr	r2, [pc, #48]	; (80507a4 <USART1_IRQHandler+0x68>)
 8050772:	7813      	ldrb	r3, [r2, #0]
 8050774:	f043 0320 	orr.w	r3, r3, #32
 8050778:	7013      	strb	r3, [r2, #0]
//			ble_index = 0;								// Zera o ndice para nova mensagem
//			ble_handler(&message_ble);					// Aciona o handler para selecionar a mensagem de resposta.
//		}
//	}

	HAL_NVIC_ClearPendingIRQ(USART1_IRQn);
 805077a:	2025      	movs	r0, #37	; 0x25
 805077c:	f7f3 fb98 	bl	8043eb0 <HAL_NVIC_ClearPendingIRQ>
	HAL_UART_Abort_IT(&huart1);
 8050780:	4804      	ldr	r0, [pc, #16]	; (8050794 <USART1_IRQHandler+0x58>)
 8050782:	f7f6 ffcb 	bl	804771c <HAL_UART_Abort_IT>
	HAL_UART_Receive_IT(&huart1, rx_byte_uart1, 1);
 8050786:	2201      	movs	r2, #1
 8050788:	4904      	ldr	r1, [pc, #16]	; (805079c <USART1_IRQHandler+0x60>)
 805078a:	4802      	ldr	r0, [pc, #8]	; (8050794 <USART1_IRQHandler+0x58>)

}
 805078c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	HAL_UART_Receive_IT(&huart1, rx_byte_uart1, 1);
 8050790:	f7f6 be36 	b.w	8047400 <HAL_UART_Receive_IT>
 8050794:	20003d9c 	.word	0x20003d9c
 8050798:	2000246c 	.word	0x2000246c
 805079c:	20003d98 	.word	0x20003d98
 80507a0:	20002470 	.word	0x20002470
 80507a4:	20003d99 	.word	0x20003d99

080507a8 <SDIO_IRQHandler>:
void SDIO_IRQHandler(void)
{
  /* USER CODE BEGIN SDIO_IRQn 0 */

  /* USER CODE END SDIO_IRQn 0 */
  HAL_SD_IRQHandler(&hsd);
 80507a8:	4801      	ldr	r0, [pc, #4]	; (80507b0 <SDIO_IRQHandler+0x8>)
 80507aa:	f7f5 bf9d 	b.w	80466e8 <HAL_SD_IRQHandler>
 80507ae:	bf00      	nop
 80507b0:	200061cc 	.word	0x200061cc

080507b4 <DMA2_Stream3_IRQHandler>:
void DMA2_Stream3_IRQHandler(void)
{
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_rx);
 80507b4:	4801      	ldr	r0, [pc, #4]	; (80507bc <DMA2_Stream3_IRQHandler+0x8>)
 80507b6:	f7f3 bc95 	b.w	80440e4 <HAL_DMA_IRQHandler>
 80507ba:	bf00      	nop
 80507bc:	2000610c 	.word	0x2000610c

080507c0 <DMA2_Stream6_IRQHandler>:
void DMA2_Stream6_IRQHandler(void)
{
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_tx);
 80507c0:	4801      	ldr	r0, [pc, #4]	; (80507c8 <DMA2_Stream6_IRQHandler+0x8>)
 80507c2:	f7f3 bc8f 	b.w	80440e4 <HAL_DMA_IRQHandler>
 80507c6:	bf00      	nop
 80507c8:	2000616c 	.word	0x2000616c

080507cc <USART3_IRQHandler>:
  /* USER CODE END DMA2_Stream6_IRQn 1 */
}

void USARTx_IRQHandler(void)
{
  vcom_IRQHandler();
 80507cc:	f000 b898 	b.w	8050900 <vcom_IRQHandler>

080507d0 <DMA1_Stream4_IRQHandler>:
}

void USARTx_DMA_TX_IRQHandler(void)
{
  vcom_DMA_TX_IRQHandler();
 80507d0:	f000 b890 	b.w	80508f4 <vcom_DMA_TX_IRQHandler>

080507d4 <RTC_Alarm_IRQHandler>:
}

void RTC_Alarm_IRQHandler(void)
{
  HW_RTC_IrqHandler();
 80507d4:	f7fe bc9a 	b.w	804f10c <HW_RTC_IrqHandler>

080507d8 <EXTI0_IRQHandler>:
}

void EXTI0_IRQHandler(void)
{
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 80507d8:	2001      	movs	r0, #1
 80507da:	f7f4 b875 	b.w	80448c8 <HAL_GPIO_EXTI_IRQHandler>

080507de <EXTI1_IRQHandler>:
}

void EXTI1_IRQHandler(void)
{
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 80507de:	2002      	movs	r0, #2
 80507e0:	f7f4 b872 	b.w	80448c8 <HAL_GPIO_EXTI_IRQHandler>

080507e4 <EXTI2_IRQHandler>:
}

void EXTI2_IRQHandler(void)
{
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 80507e4:	2004      	movs	r0, #4
 80507e6:	f7f4 b86f 	b.w	80448c8 <HAL_GPIO_EXTI_IRQHandler>

080507ea <EXTI3_IRQHandler>:
}

void EXTI3_IRQHandler(void)
{
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 80507ea:	2008      	movs	r0, #8
 80507ec:	f7f4 b86c 	b.w	80448c8 <HAL_GPIO_EXTI_IRQHandler>

080507f0 <EXTI4_IRQHandler>:
}

void EXTI4_IRQHandler(void)
{
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 80507f0:	2010      	movs	r0, #16
 80507f2:	f7f4 b869 	b.w	80448c8 <HAL_GPIO_EXTI_IRQHandler>

080507f6 <EXTI9_5_IRQHandler>:
}


void EXTI9_5_IRQHandler(void)
{
 80507f6:	b508      	push	{r3, lr}
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_5);
 80507f8:	2020      	movs	r0, #32
 80507fa:	f7f4 f865 	bl	80448c8 <HAL_GPIO_EXTI_IRQHandler>

  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_6);
 80507fe:	2040      	movs	r0, #64	; 0x40
 8050800:	f7f4 f862 	bl	80448c8 <HAL_GPIO_EXTI_IRQHandler>

  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_7);
 8050804:	2080      	movs	r0, #128	; 0x80
 8050806:	f7f4 f85f 	bl	80448c8 <HAL_GPIO_EXTI_IRQHandler>

  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 805080a:	f44f 7080 	mov.w	r0, #256	; 0x100
 805080e:	f7f4 f85b 	bl	80448c8 <HAL_GPIO_EXTI_IRQHandler>

  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_9);
 8050812:	f44f 7000 	mov.w	r0, #512	; 0x200
}
 8050816:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_9);
 805081a:	f7f4 b855 	b.w	80448c8 <HAL_GPIO_EXTI_IRQHandler>

0805081e <EXTI15_10_IRQHandler>:

void EXTI15_10_IRQHandler(void)
{
 805081e:	b508      	push	{r3, lr}
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_10);
 8050820:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8050824:	f7f4 f850 	bl	80448c8 <HAL_GPIO_EXTI_IRQHandler>

  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_11);
 8050828:	f44f 6000 	mov.w	r0, #2048	; 0x800
 805082c:	f7f4 f84c 	bl	80448c8 <HAL_GPIO_EXTI_IRQHandler>

  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_12);
 8050830:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8050834:	f7f4 f848 	bl	80448c8 <HAL_GPIO_EXTI_IRQHandler>

  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8050838:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 805083c:	f7f4 f844 	bl	80448c8 <HAL_GPIO_EXTI_IRQHandler>

  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_14);
 8050840:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8050844:	f7f4 f840 	bl	80448c8 <HAL_GPIO_EXTI_IRQHandler>

  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 8050848:	f44f 4000 	mov.w	r0, #32768	; 0x8000
}
 805084c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 8050850:	f7f4 b83a 	b.w	80448c8 <HAL_GPIO_EXTI_IRQHandler>

08050854 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8050854:	490e      	ldr	r1, [pc, #56]	; (8050890 <SystemInit+0x3c>)
 8050856:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 805085a:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 805085e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8050862:	4b0c      	ldr	r3, [pc, #48]	; (8050894 <SystemInit+0x40>)
 8050864:	681a      	ldr	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8050866:	2000      	movs	r0, #0
  RCC->CR |= (uint32_t)0x00000001;
 8050868:	f042 0201 	orr.w	r2, r2, #1
 805086c:	601a      	str	r2, [r3, #0]
  RCC->CFGR = 0x00000000;
 805086e:	6098      	str	r0, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8050870:	681a      	ldr	r2, [r3, #0]
 8050872:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8050876:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 805087a:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 805087c:	4a06      	ldr	r2, [pc, #24]	; (8050898 <SystemInit+0x44>)
 805087e:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8050880:	681a      	ldr	r2, [r3, #0]
 8050882:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8050886:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8050888:	60d8      	str	r0, [r3, #12]
#if defined (DATA_IN_ExtSRAM) || defined (DATA_IN_ExtSDRAM)
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM || DATA_IN_ExtSDRAM */

  /* Configure the Vector Table location  ------------------*/
  SCB->VTOR = INTVECT_START;
 805088a:	4b04      	ldr	r3, [pc, #16]	; (805089c <SystemInit+0x48>)
 805088c:	608b      	str	r3, [r1, #8]
}
 805088e:	4770      	bx	lr
 8050890:	e000ed00 	.word	0xe000ed00
 8050894:	40023800 	.word	0x40023800
 8050898:	24003010 	.word	0x24003010
 805089c:	08040200 	.word	0x08040200

080508a0 <vcom_Init>:

static void (*TxCpltCallback)(void);
/* Private function prototypes -----------------------------------------------*/
/* Functions Definition ------------------------------------------------------*/
void vcom_Init(void (*TxCb)(void))
{
 80508a0:	b508      	push	{r3, lr}
      - Parity = ODD parity
      - BaudRate = 921600 baud
      - Hardware flow control disabled (RTS and CTS signals) */
  UartHandle.Instance        = USARTx;

  UartHandle.Init.BaudRate   = 230400;
 80508a2:	490b      	ldr	r1, [pc, #44]	; (80508d0 <vcom_Init+0x30>)
  TxCpltCallback = TxCb;
 80508a4:	4b0b      	ldr	r3, [pc, #44]	; (80508d4 <vcom_Init+0x34>)
  UartHandle.Init.BaudRate   = 230400;
 80508a6:	f44f 3261 	mov.w	r2, #230400	; 0x38400
 80508aa:	e9c3 1201 	strd	r1, r2, [r3, #4]
  UartHandle.Init.WordLength = UART_WORDLENGTH_8B;
 80508ae:	2200      	movs	r2, #0
  TxCpltCallback = TxCb;
 80508b0:	6018      	str	r0, [r3, #0]
  UartHandle.Init.StopBits   = UART_STOPBITS_1;
 80508b2:	e9c3 2203 	strd	r2, r2, [r3, #12]
  UartHandle.Init.Parity     = UART_PARITY_NONE;
 80508b6:	615a      	str	r2, [r3, #20]
  UartHandle.Init.HwFlowCtl  = UART_HWCONTROL_NONE;
 80508b8:	61da      	str	r2, [r3, #28]
  UartHandle.Init.Mode       = UART_MODE_TX;

  if (HAL_UART_Init(&UartHandle) != HAL_OK)
 80508ba:	1d18      	adds	r0, r3, #4
  UartHandle.Init.Mode       = UART_MODE_TX;
 80508bc:	2208      	movs	r2, #8
 80508be:	619a      	str	r2, [r3, #24]
  if (HAL_UART_Init(&UartHandle) != HAL_OK)
 80508c0:	f7f6 fc9a 	bl	80471f8 <HAL_UART_Init>
 80508c4:	b118      	cbz	r0, 80508ce <vcom_Init+0x2e>
  {
    /* Initialization Error */
    Error_Handler();
  }
}
 80508c6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 80508ca:	f7fe b845 	b.w	804e958 <Error_Handler>
}
 80508ce:	bd08      	pop	{r3, pc}
 80508d0:	40004800 	.word	0x40004800
 80508d4:	200038e0 	.word	0x200038e0

080508d8 <vcom_Trace>:

void vcom_Trace(uint8_t *p_data, uint16_t size)
{
  HAL_UART_Transmit_DMA(&UartHandle, p_data, size);
 80508d8:	460a      	mov	r2, r1
 80508da:	4601      	mov	r1, r0
 80508dc:	4801      	ldr	r0, [pc, #4]	; (80508e4 <vcom_Trace+0xc>)
 80508de:	f7f6 bdb7 	b.w	8047450 <HAL_UART_Transmit_DMA>
 80508e2:	bf00      	nop
 80508e4:	200038e4 	.word	0x200038e4

080508e8 <HAL_UART_TxCpltCallback>:
}

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *UartHandle)
{
  /* buffer transmission complete*/
  TxCpltCallback();
 80508e8:	4b01      	ldr	r3, [pc, #4]	; (80508f0 <HAL_UART_TxCpltCallback+0x8>)
 80508ea:	681b      	ldr	r3, [r3, #0]
 80508ec:	4718      	bx	r3
 80508ee:	bf00      	nop
 80508f0:	200038e0 	.word	0x200038e0

080508f4 <vcom_DMA_TX_IRQHandler>:
}

void vcom_DMA_TX_IRQHandler(void)
{
  HAL_DMA_IRQHandler(UartHandle.hdmatx);
 80508f4:	4b01      	ldr	r3, [pc, #4]	; (80508fc <vcom_DMA_TX_IRQHandler+0x8>)
 80508f6:	6b58      	ldr	r0, [r3, #52]	; 0x34
 80508f8:	f7f3 bbf4 	b.w	80440e4 <HAL_DMA_IRQHandler>
 80508fc:	200038e0 	.word	0x200038e0

08050900 <vcom_IRQHandler>:
}

void vcom_IRQHandler(void)
{
  HAL_UART_IRQHandler(&UartHandle);
 8050900:	4801      	ldr	r0, [pc, #4]	; (8050908 <vcom_IRQHandler+0x8>)
 8050902:	f7f6 be5f 	b.w	80475c4 <HAL_UART_IRQHandler>
 8050906:	bf00      	nop
 8050908:	200038e4 	.word	0x200038e4

0805090c <vcom_IoInit>:
		HAL_NVIC_DisableIRQ(USARTx_DMA_TX_IRQn);
	}
}

void vcom_IoInit(void)
{
 805090c:	b530      	push	{r4, r5, lr}
 805090e:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef  GPIO_InitStruct = {0};
  /* Enable GPIO TX/RX clock */
  USARTx_TX_GPIO_CLK_ENABLE();
 8050910:	4b17      	ldr	r3, [pc, #92]	; (8050970 <vcom_IoInit+0x64>)
  GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
  GPIO_InitStruct.Pull      = GPIO_NOPULL;
  GPIO_InitStruct.Speed     = GPIO_SPEED_HIGH;
  GPIO_InitStruct.Alternate = USARTx_TX_AF;

  HAL_GPIO_Init(USARTx_TX_GPIO_PORT, &GPIO_InitStruct);
 8050912:	4c18      	ldr	r4, [pc, #96]	; (8050974 <vcom_IoInit+0x68>)
  GPIO_InitTypeDef  GPIO_InitStruct = {0};
 8050914:	2200      	movs	r2, #0
  USARTx_TX_GPIO_CLK_ENABLE();
 8050916:	9201      	str	r2, [sp, #4]
  GPIO_InitTypeDef  GPIO_InitStruct = {0};
 8050918:	9205      	str	r2, [sp, #20]
  USARTx_TX_GPIO_CLK_ENABLE();
 805091a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 805091c:	f041 0102 	orr.w	r1, r1, #2
 8050920:	6319      	str	r1, [r3, #48]	; 0x30
 8050922:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8050924:	f001 0102 	and.w	r1, r1, #2
 8050928:	9101      	str	r1, [sp, #4]
 805092a:	9901      	ldr	r1, [sp, #4]
  USARTx_RX_GPIO_CLK_ENABLE();
 805092c:	9202      	str	r2, [sp, #8]
 805092e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8050930:	f042 0202 	orr.w	r2, r2, #2
 8050934:	631a      	str	r2, [r3, #48]	; 0x30
 8050936:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8050938:	f003 0302 	and.w	r3, r3, #2
 805093c:	9302      	str	r3, [sp, #8]
  GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
 805093e:	f44f 6280 	mov.w	r2, #1024	; 0x400
  USARTx_RX_GPIO_CLK_ENABLE();
 8050942:	9b02      	ldr	r3, [sp, #8]
  GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
 8050944:	2302      	movs	r3, #2
 8050946:	e9cd 2303 	strd	r2, r3, [sp, #12]
  GPIO_InitStruct.Alternate = USARTx_TX_AF;
 805094a:	2507      	movs	r5, #7
 805094c:	2303      	movs	r3, #3
  HAL_GPIO_Init(USARTx_TX_GPIO_PORT, &GPIO_InitStruct);
 805094e:	a903      	add	r1, sp, #12
 8050950:	4620      	mov	r0, r4
  GPIO_InitStruct.Alternate = USARTx_TX_AF;
 8050952:	e9cd 3506 	strd	r3, r5, [sp, #24]
  HAL_GPIO_Init(USARTx_TX_GPIO_PORT, &GPIO_InitStruct);
 8050956:	f7f3 fe3d 	bl	80445d4 <HAL_GPIO_Init>

  /* UART RX GPIO pin configuration  */
  GPIO_InitStruct.Pin = USARTx_RX_PIN;
 805095a:	f44f 6300 	mov.w	r3, #2048	; 0x800
  GPIO_InitStruct.Alternate = USARTx_RX_AF;

  HAL_GPIO_Init(USARTx_RX_GPIO_PORT, &GPIO_InitStruct);
 805095e:	a903      	add	r1, sp, #12
 8050960:	4620      	mov	r0, r4
  GPIO_InitStruct.Pin = USARTx_RX_PIN;
 8050962:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Alternate = USARTx_RX_AF;
 8050964:	9507      	str	r5, [sp, #28]
  HAL_GPIO_Init(USARTx_RX_GPIO_PORT, &GPIO_InitStruct);
 8050966:	f7f3 fe35 	bl	80445d4 <HAL_GPIO_Init>
}
 805096a:	b009      	add	sp, #36	; 0x24
 805096c:	bd30      	pop	{r4, r5, pc}
 805096e:	bf00      	nop
 8050970:	40023800 	.word	0x40023800
 8050974:	40020400 	.word	0x40020400

08050978 <HAL_UART_MspInit>:
{
 8050978:	b5f0      	push	{r4, r5, r6, r7, lr}
 805097a:	4606      	mov	r6, r0
 805097c:	b08f      	sub	sp, #60	; 0x3c
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 805097e:	2214      	movs	r2, #20
 8050980:	2100      	movs	r1, #0
 8050982:	a809      	add	r0, sp, #36	; 0x24
 8050984:	f000 faf3 	bl	8050f6e <memset>
	if (huart->Instance == USART1) {
 8050988:	6833      	ldr	r3, [r6, #0]
 805098a:	4a5a      	ldr	r2, [pc, #360]	; (8050af4 <HAL_UART_MspInit+0x17c>)
 805098c:	4293      	cmp	r3, r2
 805098e:	f040 8085 	bne.w	8050a9c <HAL_UART_MspInit+0x124>
		__HAL_RCC_USART1_CLK_ENABLE();
 8050992:	4b59      	ldr	r3, [pc, #356]	; (8050af8 <HAL_UART_MspInit+0x180>)
		HAL_GPIO_Init(BLE_TX_GPIO_Port, &GPIO_InitStruct);
 8050994:	4859      	ldr	r0, [pc, #356]	; (8050afc <HAL_UART_MspInit+0x184>)
		__HAL_RCC_USART1_CLK_ENABLE();
 8050996:	2400      	movs	r4, #0
 8050998:	9401      	str	r4, [sp, #4]
 805099a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 805099c:	f042 0210 	orr.w	r2, r2, #16
 80509a0:	645a      	str	r2, [r3, #68]	; 0x44
 80509a2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80509a4:	f002 0210 	and.w	r2, r2, #16
 80509a8:	9201      	str	r2, [sp, #4]
 80509aa:	9a01      	ldr	r2, [sp, #4]
		__HAL_RCC_GPIOA_CLK_ENABLE();
 80509ac:	9402      	str	r4, [sp, #8]
 80509ae:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80509b0:	f042 0201 	orr.w	r2, r2, #1
 80509b4:	631a      	str	r2, [r3, #48]	; 0x30
 80509b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80509b8:	f003 0301 	and.w	r3, r3, #1
 80509bc:	9302      	str	r3, [sp, #8]
 80509be:	9b02      	ldr	r3, [sp, #8]
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80509c0:	2502      	movs	r5, #2
 80509c2:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80509c6:	e9cd 3509 	strd	r3, r5, [sp, #36]	; 0x24
		HAL_GPIO_Init(BLE_TX_GPIO_Port, &GPIO_InitStruct);
 80509ca:	a909      	add	r1, sp, #36	; 0x24
		GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80509cc:	2307      	movs	r3, #7
 80509ce:	2703      	movs	r7, #3
 80509d0:	e9cd 730c 	strd	r7, r3, [sp, #48]	; 0x30
		HAL_GPIO_Init(BLE_TX_GPIO_Port, &GPIO_InitStruct);
 80509d4:	f7f3 fdfe 	bl	80445d4 <HAL_GPIO_Init>
		HAL_NVIC_SetPriority(USART1_IRQn, 0, 2);
 80509d8:	2025      	movs	r0, #37	; 0x25
 80509da:	462a      	mov	r2, r5
 80509dc:	4621      	mov	r1, r4
 80509de:	f7f3 f9ff 	bl	8043de0 <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(USART1_IRQn);
 80509e2:	2025      	movs	r0, #37	; 0x25
		HAL_NVIC_EnableIRQ(USART2_IRQn);
 80509e4:	f7f3 fa30 	bl	8043e48 <HAL_NVIC_EnableIRQ>
/*	else */if (huart->Instance == USARTx) {
 80509e8:	6832      	ldr	r2, [r6, #0]
 80509ea:	4b45      	ldr	r3, [pc, #276]	; (8050b00 <HAL_UART_MspInit+0x188>)
 80509ec:	429a      	cmp	r2, r3
 80509ee:	d153      	bne.n	8050a98 <HAL_UART_MspInit+0x120>
		USARTx_TX_GPIO_CLK_ENABLE();
 80509f0:	f503 33f8 	add.w	r3, r3, #126976	; 0x1f000
 80509f4:	2400      	movs	r4, #0
 80509f6:	9405      	str	r4, [sp, #20]
 80509f8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
		hdma_tx.Instance = USARTx_TX_DMA_CHANNEL;
 80509fa:	4d42      	ldr	r5, [pc, #264]	; (8050b04 <HAL_UART_MspInit+0x18c>)
		USARTx_TX_GPIO_CLK_ENABLE();
 80509fc:	f042 0202 	orr.w	r2, r2, #2
 8050a00:	631a      	str	r2, [r3, #48]	; 0x30
 8050a02:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8050a04:	f002 0202 	and.w	r2, r2, #2
 8050a08:	9205      	str	r2, [sp, #20]
 8050a0a:	9a05      	ldr	r2, [sp, #20]
		USARTx_RX_GPIO_CLK_ENABLE();
 8050a0c:	9406      	str	r4, [sp, #24]
 8050a0e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8050a10:	f042 0202 	orr.w	r2, r2, #2
 8050a14:	631a      	str	r2, [r3, #48]	; 0x30
 8050a16:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8050a18:	f002 0202 	and.w	r2, r2, #2
 8050a1c:	9206      	str	r2, [sp, #24]
 8050a1e:	9a06      	ldr	r2, [sp, #24]
		USARTx_CLK_ENABLE();
 8050a20:	9407      	str	r4, [sp, #28]
 8050a22:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8050a24:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8050a28:	641a      	str	r2, [r3, #64]	; 0x40
 8050a2a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8050a2c:	f402 2280 	and.w	r2, r2, #262144	; 0x40000
 8050a30:	9207      	str	r2, [sp, #28]
 8050a32:	9a07      	ldr	r2, [sp, #28]
		DMAx_CLK_ENABLE();
 8050a34:	9408      	str	r4, [sp, #32]
 8050a36:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8050a38:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
 8050a3c:	631a      	str	r2, [r3, #48]	; 0x30
 8050a3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8050a40:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8050a44:	9308      	str	r3, [sp, #32]
 8050a46:	9b08      	ldr	r3, [sp, #32]
		vcom_IoInit();
 8050a48:	f7ff ff60 	bl	805090c <vcom_IoInit>
		hdma_tx.Init.Channel = DMA_CHANNEL_7;
 8050a4c:	4a2e      	ldr	r2, [pc, #184]	; (8050b08 <HAL_UART_MspInit+0x190>)
		hdma_tx.Init.Priority = DMA_PRIORITY_LOW;
 8050a4e:	666c      	str	r4, [r5, #100]	; 0x64
		hdma_tx.Init.Channel = DMA_CHANNEL_7;
 8050a50:	f04f 6360 	mov.w	r3, #234881024	; 0xe000000
 8050a54:	e9c5 2311 	strd	r2, r3, [r5, #68]	; 0x44
		HAL_DMA_Init(&hdma_tx);
 8050a58:	f105 0744 	add.w	r7, r5, #68	; 0x44
		hdma_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8050a5c:	2340      	movs	r3, #64	; 0x40
		hdma_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8050a5e:	e9c5 3413 	strd	r3, r4, [r5, #76]	; 0x4c
		HAL_DMA_Init(&hdma_tx);
 8050a62:	4638      	mov	r0, r7
		hdma_tx.Init.MemInc = DMA_MINC_ENABLE;
 8050a64:	f44f 6380 	mov.w	r3, #1024	; 0x400
		hdma_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8050a68:	e9c5 3415 	strd	r3, r4, [r5, #84]	; 0x54
		hdma_tx.Init.Mode = DMA_NORMAL;
 8050a6c:	e9c5 4417 	strd	r4, r4, [r5, #92]	; 0x5c
		HAL_DMA_Init(&hdma_tx);
 8050a70:	f7f3 fa44 	bl	8043efc <HAL_DMA_Init>
		HAL_NVIC_SetPriority(USARTx_DMA_TX_IRQn, USARTx_Priority, 1);
 8050a74:	2201      	movs	r2, #1
 8050a76:	4621      	mov	r1, r4
		__HAL_LINKDMA(huart, hdmatx, hdma_tx);
 8050a78:	6337      	str	r7, [r6, #48]	; 0x30
		HAL_NVIC_SetPriority(USARTx_DMA_TX_IRQn, USARTx_Priority, 1);
 8050a7a:	200f      	movs	r0, #15
		__HAL_LINKDMA(huart, hdmatx, hdma_tx);
 8050a7c:	67ee      	str	r6, [r5, #124]	; 0x7c
		HAL_NVIC_SetPriority(USARTx_DMA_TX_IRQn, USARTx_Priority, 1);
 8050a7e:	f7f3 f9af 	bl	8043de0 <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(USARTx_DMA_TX_IRQn);
 8050a82:	200f      	movs	r0, #15
 8050a84:	f7f3 f9e0 	bl	8043e48 <HAL_NVIC_EnableIRQ>
		HAL_NVIC_SetPriority(USARTx_IRQn, USARTx_DMA_Priority, 1);
 8050a88:	2027      	movs	r0, #39	; 0x27
 8050a8a:	2201      	movs	r2, #1
 8050a8c:	4621      	mov	r1, r4
 8050a8e:	f7f3 f9a7 	bl	8043de0 <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(USARTx_IRQn);
 8050a92:	2027      	movs	r0, #39	; 0x27
 8050a94:	f7f3 f9d8 	bl	8043e48 <HAL_NVIC_EnableIRQ>
}
 8050a98:	b00f      	add	sp, #60	; 0x3c
 8050a9a:	bdf0      	pop	{r4, r5, r6, r7, pc}
	else if (huart->Instance == USART2) {
 8050a9c:	4a1b      	ldr	r2, [pc, #108]	; (8050b0c <HAL_UART_MspInit+0x194>)
 8050a9e:	4293      	cmp	r3, r2
 8050aa0:	d1a2      	bne.n	80509e8 <HAL_UART_MspInit+0x70>
		__HAL_RCC_USART2_CLK_ENABLE();
 8050aa2:	4b15      	ldr	r3, [pc, #84]	; (8050af8 <HAL_UART_MspInit+0x180>)
 8050aa4:	2400      	movs	r4, #0
 8050aa6:	9403      	str	r4, [sp, #12]
 8050aa8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8050aaa:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8050aae:	641a      	str	r2, [r3, #64]	; 0x40
 8050ab0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8050ab2:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 8050ab6:	9203      	str	r2, [sp, #12]
 8050ab8:	9a03      	ldr	r2, [sp, #12]
		__HAL_RCC_GPIOA_CLK_ENABLE();
 8050aba:	9404      	str	r4, [sp, #16]
 8050abc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8050abe:	f042 0201 	orr.w	r2, r2, #1
 8050ac2:	631a      	str	r2, [r3, #48]	; 0x30
 8050ac4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8050ac6:	f003 0301 	and.w	r3, r3, #1
 8050aca:	9304      	str	r3, [sp, #16]
 8050acc:	9b04      	ldr	r3, [sp, #16]
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8050ace:	210c      	movs	r1, #12
 8050ad0:	2302      	movs	r3, #2
 8050ad2:	e9cd 1309 	strd	r1, r3, [sp, #36]	; 0x24
		GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8050ad6:	2003      	movs	r0, #3
 8050ad8:	2307      	movs	r3, #7
 8050ada:	e9cd 030c 	strd	r0, r3, [sp, #48]	; 0x30
		HAL_GPIO_Init(RFID_TX_GPIO_Port, &GPIO_InitStruct);
 8050ade:	a909      	add	r1, sp, #36	; 0x24
 8050ae0:	4806      	ldr	r0, [pc, #24]	; (8050afc <HAL_UART_MspInit+0x184>)
 8050ae2:	f7f3 fd77 	bl	80445d4 <HAL_GPIO_Init>
		HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8050ae6:	2026      	movs	r0, #38	; 0x26
 8050ae8:	4622      	mov	r2, r4
 8050aea:	4621      	mov	r1, r4
 8050aec:	f7f3 f978 	bl	8043de0 <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(USART2_IRQn);
 8050af0:	2026      	movs	r0, #38	; 0x26
 8050af2:	e777      	b.n	80509e4 <HAL_UART_MspInit+0x6c>
 8050af4:	40011000 	.word	0x40011000
 8050af8:	40023800 	.word	0x40023800
 8050afc:	40020000 	.word	0x40020000
 8050b00:	40004800 	.word	0x40004800
 8050b04:	200038e0 	.word	0x200038e0
 8050b08:	40026070 	.word	0x40026070
 8050b0c:	40004400 	.word	0x40004400

08050b10 <vcom_IoDeInit>:

void vcom_IoDeInit(void)
{
 8050b10:	b530      	push	{r4, r5, lr}
  GPIO_InitTypeDef GPIO_InitStructure = {0};
 8050b12:	2300      	movs	r3, #0
{
 8050b14:	b087      	sub	sp, #28
  GPIO_InitTypeDef GPIO_InitStructure = {0};
 8050b16:	e9cd 3303 	strd	r3, r3, [sp, #12]

  USARTx_TX_GPIO_CLK_ENABLE();
 8050b1a:	9300      	str	r3, [sp, #0]
  GPIO_InitTypeDef GPIO_InitStructure = {0};
 8050b1c:	9305      	str	r3, [sp, #20]
  USARTx_TX_GPIO_CLK_ENABLE();
 8050b1e:	4b0f      	ldr	r3, [pc, #60]	; (8050b5c <vcom_IoDeInit+0x4c>)

  GPIO_InitStructure.Mode = GPIO_MODE_ANALOG;
  GPIO_InitStructure.Pull = GPIO_NOPULL;

  GPIO_InitStructure.Pin =  USARTx_TX_PIN ;
  HAL_GPIO_Init(USARTx_TX_GPIO_PORT, &GPIO_InitStructure);
 8050b20:	4d0f      	ldr	r5, [pc, #60]	; (8050b60 <vcom_IoDeInit+0x50>)
  USARTx_TX_GPIO_CLK_ENABLE();
 8050b22:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8050b24:	f042 0202 	orr.w	r2, r2, #2
 8050b28:	631a      	str	r2, [r3, #48]	; 0x30
 8050b2a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8050b2c:	f003 0302 	and.w	r3, r3, #2
 8050b30:	9300      	str	r3, [sp, #0]
  GPIO_InitStructure.Pin =  USARTx_TX_PIN ;
 8050b32:	ac06      	add	r4, sp, #24
  USARTx_TX_GPIO_CLK_ENABLE();
 8050b34:	9b00      	ldr	r3, [sp, #0]
  GPIO_InitStructure.Mode = GPIO_MODE_ANALOG;
 8050b36:	2303      	movs	r3, #3
 8050b38:	9302      	str	r3, [sp, #8]
  GPIO_InitStructure.Pin =  USARTx_TX_PIN ;
 8050b3a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8050b3e:	f844 3d14 	str.w	r3, [r4, #-20]!
  HAL_GPIO_Init(USARTx_TX_GPIO_PORT, &GPIO_InitStructure);
 8050b42:	4628      	mov	r0, r5
 8050b44:	4621      	mov	r1, r4
 8050b46:	f7f3 fd45 	bl	80445d4 <HAL_GPIO_Init>

  GPIO_InitStructure.Pin =  USARTx_RX_PIN ;
 8050b4a:	f44f 6300 	mov.w	r3, #2048	; 0x800
  HAL_GPIO_Init(USARTx_RX_GPIO_PORT, &GPIO_InitStructure);
 8050b4e:	4621      	mov	r1, r4
 8050b50:	4628      	mov	r0, r5
  GPIO_InitStructure.Pin =  USARTx_RX_PIN ;
 8050b52:	9301      	str	r3, [sp, #4]
  HAL_GPIO_Init(USARTx_RX_GPIO_PORT, &GPIO_InitStructure);
 8050b54:	f7f3 fd3e 	bl	80445d4 <HAL_GPIO_Init>
}
 8050b58:	b007      	add	sp, #28
 8050b5a:	bd30      	pop	{r4, r5, pc}
 8050b5c:	40023800 	.word	0x40023800
 8050b60:	40020400 	.word	0x40020400

08050b64 <HAL_UART_MspDeInit>:
void HAL_UART_MspDeInit(UART_HandleTypeDef *huart) {
 8050b64:	b538      	push	{r3, r4, r5, lr}
	if (huart->Instance == USART1) {
 8050b66:	4a1a      	ldr	r2, [pc, #104]	; (8050bd0 <HAL_UART_MspDeInit+0x6c>)
 8050b68:	6803      	ldr	r3, [r0, #0]
 8050b6a:	4c1a      	ldr	r4, [pc, #104]	; (8050bd4 <HAL_UART_MspDeInit+0x70>)
 8050b6c:	4293      	cmp	r3, r2
void HAL_UART_MspDeInit(UART_HandleTypeDef *huart) {
 8050b6e:	4605      	mov	r5, r0
	if (huart->Instance == USART1) {
 8050b70:	d10d      	bne.n	8050b8e <HAL_UART_MspDeInit+0x2a>
		__HAL_RCC_USART1_CLK_DISABLE();
 8050b72:	6c63      	ldr	r3, [r4, #68]	; 0x44
		HAL_GPIO_DeInit(BLE_TX_GPIO_Port, BLE_TX_Pin | BLE_RX_Pin);
 8050b74:	4818      	ldr	r0, [pc, #96]	; (8050bd8 <HAL_UART_MspDeInit+0x74>)
		__HAL_RCC_USART1_CLK_DISABLE();
 8050b76:	f023 0310 	bic.w	r3, r3, #16
 8050b7a:	6463      	str	r3, [r4, #68]	; 0x44
		HAL_GPIO_DeInit(BLE_TX_GPIO_Port, BLE_TX_Pin | BLE_RX_Pin);
 8050b7c:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8050b80:	f7f3 fe08 	bl	8044794 <HAL_GPIO_DeInit>
		HAL_NVIC_DisableIRQ(USART1_IRQn);
 8050b84:	2025      	movs	r0, #37	; 0x25
}
 8050b86:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		HAL_NVIC_DisableIRQ(USARTx_DMA_TX_IRQn);
 8050b8a:	f7f3 b96b 	b.w	8043e64 <HAL_NVIC_DisableIRQ>
	} else if (huart->Instance == USART2) {
 8050b8e:	4a13      	ldr	r2, [pc, #76]	; (8050bdc <HAL_UART_MspDeInit+0x78>)
 8050b90:	4293      	cmp	r3, r2
 8050b92:	d109      	bne.n	8050ba8 <HAL_UART_MspDeInit+0x44>
		__HAL_RCC_USART2_CLK_DISABLE();
 8050b94:	6c23      	ldr	r3, [r4, #64]	; 0x40
		HAL_GPIO_DeInit(RFID_TX_GPIO_Port, GPIO_PIN_2 | GPIO_PIN_3);
 8050b96:	4810      	ldr	r0, [pc, #64]	; (8050bd8 <HAL_UART_MspDeInit+0x74>)
		__HAL_RCC_USART2_CLK_DISABLE();
 8050b98:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8050b9c:	6423      	str	r3, [r4, #64]	; 0x40
		HAL_GPIO_DeInit(RFID_TX_GPIO_Port, GPIO_PIN_2 | GPIO_PIN_3);
 8050b9e:	210c      	movs	r1, #12
 8050ba0:	f7f3 fdf8 	bl	8044794 <HAL_GPIO_DeInit>
		HAL_NVIC_DisableIRQ(USART2_IRQn);
 8050ba4:	2026      	movs	r0, #38	; 0x26
 8050ba6:	e7ee      	b.n	8050b86 <HAL_UART_MspDeInit+0x22>
		vcom_IoDeInit();
 8050ba8:	f7ff ffb2 	bl	8050b10 <vcom_IoDeInit>
		USARTx_FORCE_RESET();
 8050bac:	6a23      	ldr	r3, [r4, #32]
		if (huart->hdmarx != 0) {
 8050bae:	6b68      	ldr	r0, [r5, #52]	; 0x34
		USARTx_FORCE_RESET();
 8050bb0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8050bb4:	6223      	str	r3, [r4, #32]
		USARTx_RELEASE_RESET();
 8050bb6:	6a23      	ldr	r3, [r4, #32]
 8050bb8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8050bbc:	6223      	str	r3, [r4, #32]
		if (huart->hdmarx != 0) {
 8050bbe:	b108      	cbz	r0, 8050bc4 <HAL_UART_MspDeInit+0x60>
			HAL_DMA_DeInit(huart->hdmarx);
 8050bc0:	f7f3 fa1a 	bl	8043ff8 <HAL_DMA_DeInit>
		if (huart->hdmatx != 0) {
 8050bc4:	6b28      	ldr	r0, [r5, #48]	; 0x30
 8050bc6:	b108      	cbz	r0, 8050bcc <HAL_UART_MspDeInit+0x68>
			HAL_DMA_DeInit(huart->hdmatx);
 8050bc8:	f7f3 fa16 	bl	8043ff8 <HAL_DMA_DeInit>
		HAL_NVIC_DisableIRQ(USARTx_DMA_TX_IRQn);
 8050bcc:	200f      	movs	r0, #15
 8050bce:	e7da      	b.n	8050b86 <HAL_UART_MspDeInit+0x22>
 8050bd0:	40011000 	.word	0x40011000
 8050bd4:	40023800 	.word	0x40023800
 8050bd8:	40020000 	.word	0x40020000
 8050bdc:	40004400 	.word	0x40004400

08050be0 <COM_Init>:
  * @brief  Initialize COM module.
  * @param  None.
  * @retval HAL Status.
  */
HAL_StatusTypeDef  COM_Init(void)
{
 8050be0:	b508      	push	{r3, lr}
#if defined(__GNUC__)
  setvbuf(stdout, NULL, _IONBF, 0);
 8050be2:	4b0c      	ldr	r3, [pc, #48]	; (8050c14 <COM_Init+0x34>)
 8050be4:	6818      	ldr	r0, [r3, #0]
 8050be6:	2300      	movs	r3, #0
 8050be8:	2202      	movs	r2, #2
 8050bea:	4619      	mov	r1, r3
 8050bec:	6880      	ldr	r0, [r0, #8]
 8050bee:	f000 fa43 	bl	8051078 <setvbuf>
  - One Stop Bit
  - No parity
  - Hardware flow control disabled (RTS and CTS signals)
  - Receive and transmit enabled
  */
  /*UartHandleUpdate*/huart1.Instance = COM_UART;
 8050bf2:	4809      	ldr	r0, [pc, #36]	; (8050c18 <COM_Init+0x38>)
  /*UartHandleUpdate*/huart1.Init.BaudRate = 9600;
 8050bf4:	4a09      	ldr	r2, [pc, #36]	; (8050c1c <COM_Init+0x3c>)
 8050bf6:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 8050bfa:	e9c0 2300 	strd	r2, r3, [r0]
  /*UartHandleUpdate*/huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8050bfe:	2300      	movs	r3, #0
  /*UartHandleUpdate*/huart1.Init.StopBits = UART_STOPBITS_1;
 8050c00:	e9c0 3302 	strd	r3, r3, [r0, #8]
  /*UartHandleUpdate*/huart1.Init.Parity = UART_PARITY_NONE;
 8050c04:	6103      	str	r3, [r0, #16]
  /*UartHandleUpdate*/huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8050c06:	6183      	str	r3, [r0, #24]
  /*UartHandleUpdate*/huart1.Init.Mode = UART_MODE_RX | UART_MODE_TX;
 8050c08:	230c      	movs	r3, #12
 8050c0a:	6143      	str	r3, [r0, #20]

  return HAL_UART_Init(&huart1/*UartHandleUpdate*/);
}
 8050c0c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  return HAL_UART_Init(&huart1/*UartHandleUpdate*/);
 8050c10:	f7f6 baf2 	b.w	80471f8 <HAL_UART_Init>
 8050c14:	20001210 	.word	0x20001210
 8050c18:	20003d9c 	.word	0x20003d9c
 8050c1c:	40011000 	.word	0x40011000

08050c20 <COM_Transmit>:
  * @param uTimeout: Timeout duration.
  * @retval Status of the Transmit operation.
  */
HAL_StatusTypeDef COM_Transmit(uint8_t *Data, uint16_t uDataLength, uint32_t uTimeout)
{ //UartHandleUpdate
  return HAL_UART_Transmit(&huart1, (uint8_t *)Data, uDataLength, uTimeout);
 8050c20:	4613      	mov	r3, r2
 8050c22:	460a      	mov	r2, r1
 8050c24:	4601      	mov	r1, r0
 8050c26:	4801      	ldr	r0, [pc, #4]	; (8050c2c <COM_Transmit+0xc>)
 8050c28:	f7f6 bb2c 	b.w	8047284 <HAL_UART_Transmit>
 8050c2c:	20003d9c 	.word	0x20003d9c

08050c30 <COM_Receive>:
  * @param uTimeout: Timeout duration.
  * @retval Status of the Receive operation.
  */
HAL_StatusTypeDef COM_Receive(uint8_t *Data, uint16_t uDataLength, uint32_t uTimeout)
{
  return HAL_UART_Receive(&huart1, (uint8_t *)Data, uDataLength, uTimeout);
 8050c30:	4613      	mov	r3, r2
 8050c32:	460a      	mov	r2, r1
 8050c34:	4601      	mov	r1, r0
 8050c36:	4801      	ldr	r0, [pc, #4]	; (8050c3c <COM_Receive+0xc>)
 8050c38:	f7f6 bb80 	b.w	804733c <HAL_UART_Receive>
 8050c3c:	20003d9c 	.word	0x20003d9c

08050c40 <COM_Flush>:
  * @retval HAL_Status.
  */
HAL_StatusTypeDef COM_Flush(void)
{
  /* Clean the input path */
  __HAL_UART_FLUSH_DRREGISTER(&huart1);
 8050c40:	4b02      	ldr	r3, [pc, #8]	; (8050c4c <COM_Flush+0xc>)
 8050c42:	681b      	ldr	r3, [r3, #0]
  return HAL_OK;
}
 8050c44:	2000      	movs	r0, #0
  __HAL_UART_FLUSH_DRREGISTER(&huart1);
 8050c46:	685b      	ldr	r3, [r3, #4]
}
 8050c48:	4770      	bx	lr
 8050c4a:	bf00      	nop
 8050c4c:	20003d9c 	.word	0x20003d9c

08050c50 <Ymodem_Init>:
  * @param None.
  * @retval None.
  */
void Ymodem_Init(void)
{
}
 8050c50:	4770      	bx	lr
	...

08050c54 <Ymodem_Receive>:
  * @param  puSize The uSize of the file.
  * @param  uFlashDestination where the file has to be downloaded.
  * @retval COM_StatusTypeDef result of reception/programming
  */
COM_StatusTypeDef Ymodem_Receive(uint32_t *puSize, uint32_t uFlashDestination, YMODEM_CallbacksTypeDef *appCb)
{
 8050c54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8050c58:	b08d      	sub	sp, #52	; 0x34
 8050c5a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8050c5e:	4692      	mov	sl, r2
  uint8_t *file_ptr;
  uint8_t file_size[FILE_SIZE_LENGTH + 1U];
  uint8_t tmp;
  uint32_t packets_received;
  COM_StatusTypeDef e_result = COM_OK;
  refresh_iwdg();
 8050c60:	f7ff fcd0 	bl	8050604 <refresh_iwdg>
    *pData = char1;
 8050c64:	4fa1      	ldr	r7, [pc, #644]	; (8050eec <Ymodem_Receive+0x298>)
  uint32_t session_begin = 0U;
 8050c66:	f04f 0900 	mov.w	r9, #0
 8050c6a:	2600      	movs	r6, #0
 8050c6c:	e0dd      	b.n	8050e2a <Ymodem_Receive+0x1d6>
    switch (char1)
 8050c6e:	2b61      	cmp	r3, #97	; 0x61
 8050c70:	d004      	beq.n	8050c7c <Ymodem_Receive+0x28>
 8050c72:	2b72      	cmp	r3, #114	; 0x72
 8050c74:	d077      	beq.n	8050d66 <Ymodem_Receive+0x112>
 8050c76:	2b41      	cmp	r3, #65	; 0x41
 8050c78:	f040 8085 	bne.w	8050d86 <Ymodem_Receive+0x132>
        status = HAL_BUSY;
 8050c7c:	2402      	movs	r4, #2
  uint32_t packet_size = 0U;
 8050c7e:	2500      	movs	r5, #0
 8050c80:	e001      	b.n	8050c86 <Ymodem_Receive+0x32>
        packet_size = PACKET_1K_SIZE;
 8050c82:	f44f 6580 	mov.w	r5, #1024	; 0x400
    *pData = char1;
 8050c86:	f89d 3017 	ldrb.w	r3, [sp, #23]
 8050c8a:	703b      	strb	r3, [r7, #0]
    if (packet_size >= PACKET_SIZE)
 8050c8c:	2d7f      	cmp	r5, #127	; 0x7f
 8050c8e:	d97e      	bls.n	8050d8e <Ymodem_Receive+0x13a>
      status = COM_Receive(&pData[PACKET_NUMBER_INDEX], packet_size + PACKET_OVERHEAD_SIZE, uTimeout);
 8050c90:	fa1f fb85 	uxth.w	fp, r5
 8050c94:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8050c98:	f10b 0104 	add.w	r1, fp, #4
 8050c9c:	4894      	ldr	r0, [pc, #592]	; (8050ef0 <Ymodem_Receive+0x29c>)
 8050c9e:	f7ff ffc7 	bl	8050c30 <COM_Receive>
      if (status == HAL_OK)
 8050ca2:	4604      	mov	r4, r0
 8050ca4:	2800      	cmp	r0, #0
 8050ca6:	d173      	bne.n	8050d90 <Ymodem_Receive+0x13c>
        if (pData[PACKET_NUMBER_INDEX] != ((pData[PACKET_CNUMBER_INDEX]) ^ NEGATIVE_BYTE))
 8050ca8:	78fb      	ldrb	r3, [r7, #3]
 8050caa:	78ba      	ldrb	r2, [r7, #2]
 8050cac:	43db      	mvns	r3, r3
 8050cae:	b2db      	uxtb	r3, r3
 8050cb0:	429a      	cmp	r2, r3
 8050cb2:	d16f      	bne.n	8050d94 <Ymodem_Receive+0x140>
          crc = pData[ packet_size + PACKET_DATA_INDEX ] << 8U;
 8050cb4:	197b      	adds	r3, r7, r5
    out ^= 0x1021;
 8050cb6:	f241 0e21 	movw	lr, #4129	; 0x1021
          crc = pData[ packet_size + PACKET_DATA_INDEX ] << 8U;
 8050cba:	791a      	ldrb	r2, [r3, #4]
          crc += pData[ packet_size + PACKET_DATA_INDEX + 1U ];
 8050cbc:	795b      	ldrb	r3, [r3, #5]
 8050cbe:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 8050cc2:	4a8c      	ldr	r2, [pc, #560]	; (8050ef4 <Ymodem_Receive+0x2a0>)
 8050cc4:	9301      	str	r3, [sp, #4]
 8050cc6:	1c51      	adds	r1, r2, #1
 8050cc8:	f10b 33ff 	add.w	r3, fp, #4294967295
 8050ccc:	fa11 f383 	uxtah	r3, r1, r3
      crc = crc_update(crc, *pdata & i);
 8050cd0:	f812 cf01 	ldrb.w	ip, [r2, #1]!
 8050cd4:	2008      	movs	r0, #8
    for (i = 0x80; i; i >>= 1)
 8050cd6:	2180      	movs	r1, #128	; 0x80
  uint16_t xor = crc_in >> 15;
 8050cd8:	ea4f 3bd4 	mov.w	fp, r4, lsr #15
  uint16_t out = crc_in << 1;
 8050cdc:	0064      	lsls	r4, r4, #1
 8050cde:	b2a4      	uxth	r4, r4
  if (incr)
 8050ce0:	ea1c 0f01 	tst.w	ip, r1
    out++;
 8050ce4:	bf1c      	itt	ne
 8050ce6:	3401      	addne	r4, #1
 8050ce8:	b2a4      	uxthne	r4, r4
  if (xor)
 8050cea:	f1bb 0f00 	cmp.w	fp, #0
 8050cee:	d001      	beq.n	8050cf4 <Ymodem_Receive+0xa0>
    out ^= 0x1021;
 8050cf0:	ea84 040e 	eor.w	r4, r4, lr
    for (i = 0x80; i; i >>= 1)
 8050cf4:	3801      	subs	r0, #1
 8050cf6:	ea4f 0151 	mov.w	r1, r1, lsr #1
 8050cfa:	d1ed      	bne.n	8050cd8 <Ymodem_Receive+0x84>
  for (crc = 0; size > 0; size--, pdata++)
 8050cfc:	429a      	cmp	r2, r3
 8050cfe:	d1e7      	bne.n	8050cd0 <Ymodem_Receive+0x7c>
 8050d00:	2310      	movs	r3, #16
    out ^= 0x1021;
 8050d02:	f241 0221 	movw	r2, #4129	; 0x1021
  uint16_t xor = crc_in >> 15;
 8050d06:	0be1      	lsrs	r1, r4, #15
  uint16_t out = crc_in << 1;
 8050d08:	0064      	lsls	r4, r4, #1
 8050d0a:	b2a4      	uxth	r4, r4
  if (xor)
 8050d0c:	b101      	cbz	r1, 8050d10 <Ymodem_Receive+0xbc>
    out ^= 0x1021;
 8050d0e:	4054      	eors	r4, r2
 8050d10:	3b01      	subs	r3, #1
  for (i = 0; i < 16; i++)
 8050d12:	f013 03ff 	ands.w	r3, r3, #255	; 0xff
 8050d16:	d1f6      	bne.n	8050d06 <Ymodem_Receive+0xb2>
          if (crc16(&pData[PACKET_DATA_INDEX], packet_size) != crc)
 8050d18:	9b01      	ldr	r3, [sp, #4]
 8050d1a:	42a3      	cmp	r3, r4
 8050d1c:	d13a      	bne.n	8050d94 <Ymodem_Receive+0x140>
              *puSize = filesize;
              file_done = 1U;           /* file reception ended */
              break;
            default:
              /* Normal packet */
              if (m_aPacketData[PACKET_NUMBER_INDEX] != (packets_received & 0xff))
 8050d1e:	78ba      	ldrb	r2, [r7, #2]
 8050d20:	b2f3      	uxtb	r3, r6
 8050d22:	429a      	cmp	r2, r3
 8050d24:	f040 8081 	bne.w	8050e2a <Ymodem_Receive+0x1d6>
                /* Serial_PutByte(NAK); */
              }
              else
              {
                /* first packet : header (file name + file size) */
                if (packets_received == 0U)
 8050d28:	2e00      	cmp	r6, #0
 8050d2a:	f040 80bb 	bne.w	8050ea4 <Ymodem_Receive+0x250>
                {
                  /* File name packet */
                  if (m_aPacketData[PACKET_DATA_INDEX] != 0U)
 8050d2e:	793b      	ldrb	r3, [r7, #4]
 8050d30:	2b00      	cmp	r3, #0
 8050d32:	f040 809e 	bne.w	8050e72 <Ymodem_Receive+0x21e>

                  }
                  /* File header packet is empty, end session */
                  else
                  {
                    Serial_PutByte(ACK);
 8050d36:	2006      	movs	r0, #6
 8050d38:	f7fd fe02 	bl	804e940 <Serial_PutByte>
 8050d3c:	4630      	mov	r0, r6
          break;
      }
    }
  }
  return e_result;
}
 8050d3e:	b00d      	add	sp, #52	; 0x34
 8050d40:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        if ((COM_Receive(&char1, 1U, uTimeout) == HAL_OK) && (char1 == CA))
 8050d44:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8050d48:	2101      	movs	r1, #1
 8050d4a:	f10d 0017 	add.w	r0, sp, #23
 8050d4e:	f7ff ff6f 	bl	8050c30 <COM_Receive>
 8050d52:	4604      	mov	r4, r0
 8050d54:	b9c8      	cbnz	r0, 8050d8a <Ymodem_Receive+0x136>
 8050d56:	f89d 3017 	ldrb.w	r3, [sp, #23]
          packet_size = 2U;                               /* specific packet_size to indicate transmission aborted */
 8050d5a:	2b18      	cmp	r3, #24
 8050d5c:	bf16      	itet	ne
 8050d5e:	2500      	movne	r5, #0
 8050d60:	2502      	moveq	r5, #2
 8050d62:	2401      	movne	r4, #1
 8050d64:	e78f      	b.n	8050c86 <Ymodem_Receive+0x32>
        COM_Receive(&char1, 1U, uTimeout);                /* Ymodem startup sequence : rb ==> 0x72 + 0x62 + 0x0D */
 8050d66:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8050d6a:	2101      	movs	r1, #1
 8050d6c:	f10d 0017 	add.w	r0, sp, #23
 8050d70:	f7ff ff5e 	bl	8050c30 <COM_Receive>
        COM_Receive(&char1, 1U, uTimeout);
 8050d74:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8050d78:	2101      	movs	r1, #1
 8050d7a:	f10d 0017 	add.w	r0, sp, #23
 8050d7e:	f7ff ff57 	bl	8050c30 <COM_Receive>
        packet_size = 3U;                                 /* specific packet_size to indicate transmission started */
 8050d82:	2503      	movs	r5, #3
 8050d84:	e77f      	b.n	8050c86 <Ymodem_Receive+0x32>
        status = HAL_ERROR;
 8050d86:	2401      	movs	r4, #1
 8050d88:	e779      	b.n	8050c7e <Ymodem_Receive+0x2a>
          status = HAL_ERROR;
 8050d8a:	2401      	movs	r4, #1
 8050d8c:	e77b      	b.n	8050c86 <Ymodem_Receive+0x32>
      switch (ReceivePacket(m_aPacketData, &packet_length, DOWNLOAD_TIMEOUT))
 8050d8e:	b17c      	cbz	r4, 8050db0 <Ymodem_Receive+0x15c>
 8050d90:	2c02      	cmp	r4, #2
 8050d92:	d008      	beq.n	8050da6 <Ymodem_Receive+0x152>
          if (session_begin > 0U)
 8050d94:	f1b9 0f00 	cmp.w	r9, #0
 8050d98:	d001      	beq.n	8050d9e <Ymodem_Receive+0x14a>
            errors ++;
 8050d9a:	f108 0801 	add.w	r8, r8, #1
          if (errors > MAX_ERRORS)
 8050d9e:	f1b8 0f05 	cmp.w	r8, #5
 8050da2:	f240 809b 	bls.w	8050edc <Ymodem_Receive+0x288>
          Serial_PutByte(CA);
 8050da6:	2018      	movs	r0, #24
 8050da8:	f7fd fdca 	bl	804e940 <Serial_PutByte>
          Serial_PutByte(CA);
 8050dac:	2018      	movs	r0, #24
 8050dae:	e00d      	b.n	8050dcc <Ymodem_Receive+0x178>
          switch (packet_length)
 8050db0:	2d02      	cmp	r5, #2
 8050db2:	d00a      	beq.n	8050dca <Ymodem_Receive+0x176>
 8050db4:	2d03      	cmp	r5, #3
 8050db6:	d038      	beq.n	8050e2a <Ymodem_Receive+0x1d6>
 8050db8:	2d00      	cmp	r5, #0
 8050dba:	d1b0      	bne.n	8050d1e <Ymodem_Receive+0xca>
              Serial_PutByte(ACK);
 8050dbc:	2006      	movs	r0, #6
 8050dbe:	f7fd fdbf 	bl	804e940 <Serial_PutByte>
              *puSize = filesize;
 8050dc2:	9a02      	ldr	r2, [sp, #8]
 8050dc4:	9b06      	ldr	r3, [sp, #24]
 8050dc6:	6013      	str	r3, [r2, #0]
 8050dc8:	e74f      	b.n	8050c6a <Ymodem_Receive+0x16>
              Serial_PutByte(ACK);
 8050dca:	2006      	movs	r0, #6
          Serial_PutByte(CA);
 8050dcc:	f7fd fdb8 	bl	804e940 <Serial_PutByte>
          break;
 8050dd0:	e066      	b.n	8050ea0 <Ymodem_Receive+0x24c>
                      m_aFileName[i++] = *file_ptr++;
 8050dd2:	5483      	strb	r3, [r0, r2]
 8050dd4:	3201      	adds	r2, #1
                    while ((*file_ptr != 0U) && (i < FILE_NAME_LENGTH))
 8050dd6:	f811 3b01 	ldrb.w	r3, [r1], #1
 8050dda:	b10b      	cbz	r3, 8050de0 <Ymodem_Receive+0x18c>
 8050ddc:	2a40      	cmp	r2, #64	; 0x40
 8050dde:	d1f8      	bne.n	8050dd2 <Ymodem_Receive+0x17e>
                    m_aFileName[i++] = '\0';
 8050de0:	2300      	movs	r3, #0
 8050de2:	5483      	strb	r3, [r0, r2]
 8050de4:	a807      	add	r0, sp, #28
                    while ((*file_ptr != ' ') && (i < FILE_SIZE_LENGTH))
 8050de6:	5cca      	ldrb	r2, [r1, r3]
 8050de8:	2a20      	cmp	r2, #32
 8050dea:	d001      	beq.n	8050df0 <Ymodem_Receive+0x19c>
 8050dec:	2b10      	cmp	r3, #16
 8050dee:	d144      	bne.n	8050e7a <Ymodem_Receive+0x226>
                    file_size[i++] = '\0';
 8050df0:	aa0c      	add	r2, sp, #48	; 0x30
 8050df2:	4413      	add	r3, r2
                    Str2Int(file_size, &filesize);
 8050df4:	a906      	add	r1, sp, #24
                    file_size[i++] = '\0';
 8050df6:	2200      	movs	r2, #0
 8050df8:	f803 2c14 	strb.w	r2, [r3, #-20]
                    Str2Int(file_size, &filesize);
 8050dfc:	f7fd fd52 	bl	804e8a4 <Str2Int>
                    if (appCb->Ymodem_HeaderPktRxCpltCallback((uint32_t) filesize) == HAL_OK)
 8050e00:	f8da 3000 	ldr.w	r3, [sl]
 8050e04:	9806      	ldr	r0, [sp, #24]
 8050e06:	4798      	blx	r3
 8050e08:	4604      	mov	r4, r0
 8050e0a:	2800      	cmp	r0, #0
 8050e0c:	d138      	bne.n	8050e80 <Ymodem_Receive+0x22c>
                      Serial_PutByte(ACK);
 8050e0e:	2006      	movs	r0, #6
 8050e10:	f7fd fd96 	bl	804e940 <Serial_PutByte>
                      COM_Flush();
 8050e14:	f7ff ff14 	bl	8050c40 <COM_Flush>
                      Serial_PutByte(CRC16);
 8050e18:	2043      	movs	r0, #67	; 0x43
                    Serial_PutByte(ACK);
 8050e1a:	f7fd fd91 	bl	804e940 <Serial_PutByte>
 8050e1e:	4620      	mov	r0, r4
                packets_received ++;
 8050e20:	3601      	adds	r6, #1
                session_begin = 1U;
 8050e22:	f04f 0901 	mov.w	r9, #1
    while ((file_done == 0U) && (e_result == COM_OK))
 8050e26:	2800      	cmp	r0, #0
 8050e28:	d189      	bne.n	8050d3e <Ymodem_Receive+0xea>
 8050e2a:	f04f 0800 	mov.w	r8, #0
  WRITE_REG(IWDG->KR, IWDG_KEY_RELOAD);
 8050e2e:	4b32      	ldr	r3, [pc, #200]	; (8050ef8 <Ymodem_Receive+0x2a4>)
 8050e30:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 8050e34:	601a      	str	r2, [r3, #0]
  refresh_iwdg();
 8050e36:	f7ff fbe5 	bl	8050604 <refresh_iwdg>
  status = (HAL_StatusTypeDef)COM_Receive(&char1, 1, uTimeout);
 8050e3a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8050e3e:	2101      	movs	r1, #1
 8050e40:	f10d 0017 	add.w	r0, sp, #23
 8050e44:	f7ff fef4 	bl	8050c30 <COM_Receive>
 8050e48:	4604      	mov	r4, r0
 8050e4a:	4605      	mov	r5, r0
  if (status == HAL_OK)
 8050e4c:	2800      	cmp	r0, #0
 8050e4e:	d19f      	bne.n	8050d90 <Ymodem_Receive+0x13c>
    switch (char1)
 8050e50:	f89d 3017 	ldrb.w	r3, [sp, #23]
 8050e54:	2b18      	cmp	r3, #24
 8050e56:	f43f af75 	beq.w	8050d44 <Ymodem_Receive+0xf0>
 8050e5a:	f63f af08 	bhi.w	8050c6e <Ymodem_Receive+0x1a>
 8050e5e:	2b02      	cmp	r3, #2
 8050e60:	f43f af0f 	beq.w	8050c82 <Ymodem_Receive+0x2e>
 8050e64:	2b04      	cmp	r3, #4
 8050e66:	f43f af0a 	beq.w	8050c7e <Ymodem_Receive+0x2a>
 8050e6a:	2b01      	cmp	r3, #1
 8050e6c:	d18b      	bne.n	8050d86 <Ymodem_Receive+0x132>
        packet_size = PACKET_SIZE;
 8050e6e:	2580      	movs	r5, #128	; 0x80
 8050e70:	e709      	b.n	8050c86 <Ymodem_Receive+0x32>
 8050e72:	4632      	mov	r2, r6
                    file_ptr = m_aPacketData + PACKET_DATA_INDEX;
 8050e74:	4921      	ldr	r1, [pc, #132]	; (8050efc <Ymodem_Receive+0x2a8>)
 8050e76:	4822      	ldr	r0, [pc, #136]	; (8050f00 <Ymodem_Receive+0x2ac>)
 8050e78:	e7ad      	b.n	8050dd6 <Ymodem_Receive+0x182>
                      file_size[i++] = *file_ptr++;
 8050e7a:	54c2      	strb	r2, [r0, r3]
 8050e7c:	3301      	adds	r3, #1
 8050e7e:	e7b2      	b.n	8050de6 <Ymodem_Receive+0x192>
                      tmp = CA;
 8050e80:	ac0c      	add	r4, sp, #48	; 0x30
 8050e82:	2318      	movs	r3, #24
 8050e84:	f804 3d1a 	strb.w	r3, [r4, #-26]!
                      COM_Transmit(&tmp, 1U, NAK_TIMEOUT);
 8050e88:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8050e8c:	2101      	movs	r1, #1
 8050e8e:	4620      	mov	r0, r4
 8050e90:	f7ff fec6 	bl	8050c20 <COM_Transmit>
                      COM_Transmit(&tmp, 1U, NAK_TIMEOUT);
 8050e94:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8050e98:	2101      	movs	r1, #1
 8050e9a:	4620      	mov	r0, r4
 8050e9c:	f7ff fec0 	bl	8050c20 <COM_Transmit>
                session_begin = 1U;
 8050ea0:	2002      	movs	r0, #2
  return e_result;
 8050ea2:	e74c      	b.n	8050d3e <Ymodem_Receive+0xea>
                  if (appCb->Ymodem_DataPktRxCpltCallback((uint8_t *) ramsource, uFlashDestination,
 8050ea4:	f8da 3004 	ldr.w	r3, [sl, #4]
 8050ea8:	9903      	ldr	r1, [sp, #12]
 8050eaa:	4814      	ldr	r0, [pc, #80]	; (8050efc <Ymodem_Receive+0x2a8>)
 8050eac:	462a      	mov	r2, r5
 8050eae:	4798      	blx	r3
 8050eb0:	4604      	mov	r4, r0
 8050eb2:	b908      	cbnz	r0, 8050eb8 <Ymodem_Receive+0x264>
                    Serial_PutByte(ACK);
 8050eb4:	2006      	movs	r0, #6
 8050eb6:	e7b0      	b.n	8050e1a <Ymodem_Receive+0x1c6>
                    tmp = CA;
 8050eb8:	ac0c      	add	r4, sp, #48	; 0x30
 8050eba:	2318      	movs	r3, #24
 8050ebc:	f804 3d1a 	strb.w	r3, [r4, #-26]!
                    COM_Transmit(&tmp, 1U, NAK_TIMEOUT);
 8050ec0:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8050ec4:	2101      	movs	r1, #1
 8050ec6:	4620      	mov	r0, r4
 8050ec8:	f7ff feaa 	bl	8050c20 <COM_Transmit>
                    COM_Transmit(&tmp, 1U, NAK_TIMEOUT);
 8050ecc:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8050ed0:	2101      	movs	r1, #1
 8050ed2:	4620      	mov	r0, r4
 8050ed4:	f7ff fea4 	bl	8050c20 <COM_Transmit>
                    e_result = COM_ERROR;
 8050ed8:	2001      	movs	r0, #1
 8050eda:	e7a1      	b.n	8050e20 <Ymodem_Receive+0x1cc>
            Serial_PutByte(CRC16); /* Ask for a packet */
 8050edc:	2043      	movs	r0, #67	; 0x43
 8050ede:	f7fd fd2f 	bl	804e940 <Serial_PutByte>
            printf("\b.");         /* Replace C char by . on display console */
 8050ee2:	4808      	ldr	r0, [pc, #32]	; (8050f04 <Ymodem_Receive+0x2b0>)
 8050ee4:	f000 f84c 	bl	8050f80 <iprintf>
 8050ee8:	e7a1      	b.n	8050e2e <Ymodem_Receive+0x1da>
 8050eea:	bf00      	nop
 8050eec:	20003984 	.word	0x20003984
 8050ef0:	20003986 	.word	0x20003986
 8050ef4:	20003987 	.word	0x20003987
 8050ef8:	40003000 	.word	0x40003000
 8050efc:	20003988 	.word	0x20003988
 8050f00:	200062ec 	.word	0x200062ec
 8050f04:	08053b65 	.word	0x08053b65

08050f08 <atoi>:
 8050f08:	220a      	movs	r2, #10
 8050f0a:	2100      	movs	r1, #0
 8050f0c:	f000 b9de 	b.w	80512cc <strtol>

08050f10 <__libc_init_array>:
 8050f10:	b570      	push	{r4, r5, r6, lr}
 8050f12:	4e0d      	ldr	r6, [pc, #52]	; (8050f48 <__libc_init_array+0x38>)
 8050f14:	4c0d      	ldr	r4, [pc, #52]	; (8050f4c <__libc_init_array+0x3c>)
 8050f16:	1ba4      	subs	r4, r4, r6
 8050f18:	10a4      	asrs	r4, r4, #2
 8050f1a:	2500      	movs	r5, #0
 8050f1c:	42a5      	cmp	r5, r4
 8050f1e:	d109      	bne.n	8050f34 <__libc_init_array+0x24>
 8050f20:	4e0b      	ldr	r6, [pc, #44]	; (8050f50 <__libc_init_array+0x40>)
 8050f22:	4c0c      	ldr	r4, [pc, #48]	; (8050f54 <__libc_init_array+0x44>)
 8050f24:	f001 fc40 	bl	80527a8 <_init>
 8050f28:	1ba4      	subs	r4, r4, r6
 8050f2a:	10a4      	asrs	r4, r4, #2
 8050f2c:	2500      	movs	r5, #0
 8050f2e:	42a5      	cmp	r5, r4
 8050f30:	d105      	bne.n	8050f3e <__libc_init_array+0x2e>
 8050f32:	bd70      	pop	{r4, r5, r6, pc}
 8050f34:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8050f38:	4798      	blx	r3
 8050f3a:	3501      	adds	r5, #1
 8050f3c:	e7ee      	b.n	8050f1c <__libc_init_array+0xc>
 8050f3e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8050f42:	4798      	blx	r3
 8050f44:	3501      	adds	r5, #1
 8050f46:	e7f2      	b.n	8050f2e <__libc_init_array+0x1e>
 8050f48:	08053d10 	.word	0x08053d10
 8050f4c:	08053d10 	.word	0x08053d10
 8050f50:	08053d10 	.word	0x08053d10
 8050f54:	08053d14 	.word	0x08053d14

08050f58 <memcpy>:
 8050f58:	b510      	push	{r4, lr}
 8050f5a:	1e43      	subs	r3, r0, #1
 8050f5c:	440a      	add	r2, r1
 8050f5e:	4291      	cmp	r1, r2
 8050f60:	d100      	bne.n	8050f64 <memcpy+0xc>
 8050f62:	bd10      	pop	{r4, pc}
 8050f64:	f811 4b01 	ldrb.w	r4, [r1], #1
 8050f68:	f803 4f01 	strb.w	r4, [r3, #1]!
 8050f6c:	e7f7      	b.n	8050f5e <memcpy+0x6>

08050f6e <memset>:
 8050f6e:	4402      	add	r2, r0
 8050f70:	4603      	mov	r3, r0
 8050f72:	4293      	cmp	r3, r2
 8050f74:	d100      	bne.n	8050f78 <memset+0xa>
 8050f76:	4770      	bx	lr
 8050f78:	f803 1b01 	strb.w	r1, [r3], #1
 8050f7c:	e7f9      	b.n	8050f72 <memset+0x4>
	...

08050f80 <iprintf>:
 8050f80:	b40f      	push	{r0, r1, r2, r3}
 8050f82:	4b0a      	ldr	r3, [pc, #40]	; (8050fac <iprintf+0x2c>)
 8050f84:	b513      	push	{r0, r1, r4, lr}
 8050f86:	681c      	ldr	r4, [r3, #0]
 8050f88:	b124      	cbz	r4, 8050f94 <iprintf+0x14>
 8050f8a:	69a3      	ldr	r3, [r4, #24]
 8050f8c:	b913      	cbnz	r3, 8050f94 <iprintf+0x14>
 8050f8e:	4620      	mov	r0, r4
 8050f90:	f000 fb9c 	bl	80516cc <__sinit>
 8050f94:	ab05      	add	r3, sp, #20
 8050f96:	9a04      	ldr	r2, [sp, #16]
 8050f98:	68a1      	ldr	r1, [r4, #8]
 8050f9a:	9301      	str	r3, [sp, #4]
 8050f9c:	4620      	mov	r0, r4
 8050f9e:	f000 fec5 	bl	8051d2c <_vfiprintf_r>
 8050fa2:	b002      	add	sp, #8
 8050fa4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8050fa8:	b004      	add	sp, #16
 8050faa:	4770      	bx	lr
 8050fac:	20001210 	.word	0x20001210

08050fb0 <_puts_r>:
 8050fb0:	b570      	push	{r4, r5, r6, lr}
 8050fb2:	460e      	mov	r6, r1
 8050fb4:	4605      	mov	r5, r0
 8050fb6:	b118      	cbz	r0, 8050fc0 <_puts_r+0x10>
 8050fb8:	6983      	ldr	r3, [r0, #24]
 8050fba:	b90b      	cbnz	r3, 8050fc0 <_puts_r+0x10>
 8050fbc:	f000 fb86 	bl	80516cc <__sinit>
 8050fc0:	69ab      	ldr	r3, [r5, #24]
 8050fc2:	68ac      	ldr	r4, [r5, #8]
 8050fc4:	b913      	cbnz	r3, 8050fcc <_puts_r+0x1c>
 8050fc6:	4628      	mov	r0, r5
 8050fc8:	f000 fb80 	bl	80516cc <__sinit>
 8050fcc:	4b23      	ldr	r3, [pc, #140]	; (805105c <_puts_r+0xac>)
 8050fce:	429c      	cmp	r4, r3
 8050fd0:	d117      	bne.n	8051002 <_puts_r+0x52>
 8050fd2:	686c      	ldr	r4, [r5, #4]
 8050fd4:	89a3      	ldrh	r3, [r4, #12]
 8050fd6:	071b      	lsls	r3, r3, #28
 8050fd8:	d51d      	bpl.n	8051016 <_puts_r+0x66>
 8050fda:	6923      	ldr	r3, [r4, #16]
 8050fdc:	b1db      	cbz	r3, 8051016 <_puts_r+0x66>
 8050fde:	3e01      	subs	r6, #1
 8050fe0:	68a3      	ldr	r3, [r4, #8]
 8050fe2:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8050fe6:	3b01      	subs	r3, #1
 8050fe8:	60a3      	str	r3, [r4, #8]
 8050fea:	b9e9      	cbnz	r1, 8051028 <_puts_r+0x78>
 8050fec:	2b00      	cmp	r3, #0
 8050fee:	da2e      	bge.n	805104e <_puts_r+0x9e>
 8050ff0:	4622      	mov	r2, r4
 8050ff2:	210a      	movs	r1, #10
 8050ff4:	4628      	mov	r0, r5
 8050ff6:	f000 f9b9 	bl	805136c <__swbuf_r>
 8050ffa:	3001      	adds	r0, #1
 8050ffc:	d011      	beq.n	8051022 <_puts_r+0x72>
 8050ffe:	200a      	movs	r0, #10
 8051000:	e011      	b.n	8051026 <_puts_r+0x76>
 8051002:	4b17      	ldr	r3, [pc, #92]	; (8051060 <_puts_r+0xb0>)
 8051004:	429c      	cmp	r4, r3
 8051006:	d101      	bne.n	805100c <_puts_r+0x5c>
 8051008:	68ac      	ldr	r4, [r5, #8]
 805100a:	e7e3      	b.n	8050fd4 <_puts_r+0x24>
 805100c:	4b15      	ldr	r3, [pc, #84]	; (8051064 <_puts_r+0xb4>)
 805100e:	429c      	cmp	r4, r3
 8051010:	bf08      	it	eq
 8051012:	68ec      	ldreq	r4, [r5, #12]
 8051014:	e7de      	b.n	8050fd4 <_puts_r+0x24>
 8051016:	4621      	mov	r1, r4
 8051018:	4628      	mov	r0, r5
 805101a:	f000 f9f9 	bl	8051410 <__swsetup_r>
 805101e:	2800      	cmp	r0, #0
 8051020:	d0dd      	beq.n	8050fde <_puts_r+0x2e>
 8051022:	f04f 30ff 	mov.w	r0, #4294967295
 8051026:	bd70      	pop	{r4, r5, r6, pc}
 8051028:	2b00      	cmp	r3, #0
 805102a:	da04      	bge.n	8051036 <_puts_r+0x86>
 805102c:	69a2      	ldr	r2, [r4, #24]
 805102e:	429a      	cmp	r2, r3
 8051030:	dc06      	bgt.n	8051040 <_puts_r+0x90>
 8051032:	290a      	cmp	r1, #10
 8051034:	d004      	beq.n	8051040 <_puts_r+0x90>
 8051036:	6823      	ldr	r3, [r4, #0]
 8051038:	1c5a      	adds	r2, r3, #1
 805103a:	6022      	str	r2, [r4, #0]
 805103c:	7019      	strb	r1, [r3, #0]
 805103e:	e7cf      	b.n	8050fe0 <_puts_r+0x30>
 8051040:	4622      	mov	r2, r4
 8051042:	4628      	mov	r0, r5
 8051044:	f000 f992 	bl	805136c <__swbuf_r>
 8051048:	3001      	adds	r0, #1
 805104a:	d1c9      	bne.n	8050fe0 <_puts_r+0x30>
 805104c:	e7e9      	b.n	8051022 <_puts_r+0x72>
 805104e:	6823      	ldr	r3, [r4, #0]
 8051050:	200a      	movs	r0, #10
 8051052:	1c5a      	adds	r2, r3, #1
 8051054:	6022      	str	r2, [r4, #0]
 8051056:	7018      	strb	r0, [r3, #0]
 8051058:	e7e5      	b.n	8051026 <_puts_r+0x76>
 805105a:	bf00      	nop
 805105c:	08053b8c 	.word	0x08053b8c
 8051060:	08053bac 	.word	0x08053bac
 8051064:	08053b6c 	.word	0x08053b6c

08051068 <puts>:
 8051068:	4b02      	ldr	r3, [pc, #8]	; (8051074 <puts+0xc>)
 805106a:	4601      	mov	r1, r0
 805106c:	6818      	ldr	r0, [r3, #0]
 805106e:	f7ff bf9f 	b.w	8050fb0 <_puts_r>
 8051072:	bf00      	nop
 8051074:	20001210 	.word	0x20001210

08051078 <setvbuf>:
 8051078:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 805107c:	461d      	mov	r5, r3
 805107e:	4b51      	ldr	r3, [pc, #324]	; (80511c4 <setvbuf+0x14c>)
 8051080:	681e      	ldr	r6, [r3, #0]
 8051082:	4604      	mov	r4, r0
 8051084:	460f      	mov	r7, r1
 8051086:	4690      	mov	r8, r2
 8051088:	b126      	cbz	r6, 8051094 <setvbuf+0x1c>
 805108a:	69b3      	ldr	r3, [r6, #24]
 805108c:	b913      	cbnz	r3, 8051094 <setvbuf+0x1c>
 805108e:	4630      	mov	r0, r6
 8051090:	f000 fb1c 	bl	80516cc <__sinit>
 8051094:	4b4c      	ldr	r3, [pc, #304]	; (80511c8 <setvbuf+0x150>)
 8051096:	429c      	cmp	r4, r3
 8051098:	d152      	bne.n	8051140 <setvbuf+0xc8>
 805109a:	6874      	ldr	r4, [r6, #4]
 805109c:	f1b8 0f02 	cmp.w	r8, #2
 80510a0:	d006      	beq.n	80510b0 <setvbuf+0x38>
 80510a2:	f1b8 0f01 	cmp.w	r8, #1
 80510a6:	f200 8089 	bhi.w	80511bc <setvbuf+0x144>
 80510aa:	2d00      	cmp	r5, #0
 80510ac:	f2c0 8086 	blt.w	80511bc <setvbuf+0x144>
 80510b0:	4621      	mov	r1, r4
 80510b2:	4630      	mov	r0, r6
 80510b4:	f000 faa0 	bl	80515f8 <_fflush_r>
 80510b8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80510ba:	b141      	cbz	r1, 80510ce <setvbuf+0x56>
 80510bc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80510c0:	4299      	cmp	r1, r3
 80510c2:	d002      	beq.n	80510ca <setvbuf+0x52>
 80510c4:	4630      	mov	r0, r6
 80510c6:	f000 fc0d 	bl	80518e4 <_free_r>
 80510ca:	2300      	movs	r3, #0
 80510cc:	6363      	str	r3, [r4, #52]	; 0x34
 80510ce:	2300      	movs	r3, #0
 80510d0:	61a3      	str	r3, [r4, #24]
 80510d2:	6063      	str	r3, [r4, #4]
 80510d4:	89a3      	ldrh	r3, [r4, #12]
 80510d6:	061b      	lsls	r3, r3, #24
 80510d8:	d503      	bpl.n	80510e2 <setvbuf+0x6a>
 80510da:	6921      	ldr	r1, [r4, #16]
 80510dc:	4630      	mov	r0, r6
 80510de:	f000 fc01 	bl	80518e4 <_free_r>
 80510e2:	89a3      	ldrh	r3, [r4, #12]
 80510e4:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 80510e8:	f023 0303 	bic.w	r3, r3, #3
 80510ec:	f1b8 0f02 	cmp.w	r8, #2
 80510f0:	81a3      	strh	r3, [r4, #12]
 80510f2:	d05d      	beq.n	80511b0 <setvbuf+0x138>
 80510f4:	ab01      	add	r3, sp, #4
 80510f6:	466a      	mov	r2, sp
 80510f8:	4621      	mov	r1, r4
 80510fa:	4630      	mov	r0, r6
 80510fc:	f000 fb73 	bl	80517e6 <__swhatbuf_r>
 8051100:	89a3      	ldrh	r3, [r4, #12]
 8051102:	4318      	orrs	r0, r3
 8051104:	81a0      	strh	r0, [r4, #12]
 8051106:	bb2d      	cbnz	r5, 8051154 <setvbuf+0xdc>
 8051108:	9d00      	ldr	r5, [sp, #0]
 805110a:	4628      	mov	r0, r5
 805110c:	f000 fbd0 	bl	80518b0 <malloc>
 8051110:	4607      	mov	r7, r0
 8051112:	2800      	cmp	r0, #0
 8051114:	d14e      	bne.n	80511b4 <setvbuf+0x13c>
 8051116:	f8dd 9000 	ldr.w	r9, [sp]
 805111a:	45a9      	cmp	r9, r5
 805111c:	d13c      	bne.n	8051198 <setvbuf+0x120>
 805111e:	f04f 30ff 	mov.w	r0, #4294967295
 8051122:	89a3      	ldrh	r3, [r4, #12]
 8051124:	f043 0302 	orr.w	r3, r3, #2
 8051128:	81a3      	strh	r3, [r4, #12]
 805112a:	2300      	movs	r3, #0
 805112c:	60a3      	str	r3, [r4, #8]
 805112e:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8051132:	6023      	str	r3, [r4, #0]
 8051134:	6123      	str	r3, [r4, #16]
 8051136:	2301      	movs	r3, #1
 8051138:	6163      	str	r3, [r4, #20]
 805113a:	b003      	add	sp, #12
 805113c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8051140:	4b22      	ldr	r3, [pc, #136]	; (80511cc <setvbuf+0x154>)
 8051142:	429c      	cmp	r4, r3
 8051144:	d101      	bne.n	805114a <setvbuf+0xd2>
 8051146:	68b4      	ldr	r4, [r6, #8]
 8051148:	e7a8      	b.n	805109c <setvbuf+0x24>
 805114a:	4b21      	ldr	r3, [pc, #132]	; (80511d0 <setvbuf+0x158>)
 805114c:	429c      	cmp	r4, r3
 805114e:	bf08      	it	eq
 8051150:	68f4      	ldreq	r4, [r6, #12]
 8051152:	e7a3      	b.n	805109c <setvbuf+0x24>
 8051154:	2f00      	cmp	r7, #0
 8051156:	d0d8      	beq.n	805110a <setvbuf+0x92>
 8051158:	69b3      	ldr	r3, [r6, #24]
 805115a:	b913      	cbnz	r3, 8051162 <setvbuf+0xea>
 805115c:	4630      	mov	r0, r6
 805115e:	f000 fab5 	bl	80516cc <__sinit>
 8051162:	f1b8 0f01 	cmp.w	r8, #1
 8051166:	bf08      	it	eq
 8051168:	89a3      	ldrheq	r3, [r4, #12]
 805116a:	6027      	str	r7, [r4, #0]
 805116c:	bf04      	itt	eq
 805116e:	f043 0301 	orreq.w	r3, r3, #1
 8051172:	81a3      	strheq	r3, [r4, #12]
 8051174:	89a3      	ldrh	r3, [r4, #12]
 8051176:	f013 0008 	ands.w	r0, r3, #8
 805117a:	e9c4 7504 	strd	r7, r5, [r4, #16]
 805117e:	d01b      	beq.n	80511b8 <setvbuf+0x140>
 8051180:	f013 0001 	ands.w	r0, r3, #1
 8051184:	bf18      	it	ne
 8051186:	426d      	negne	r5, r5
 8051188:	f04f 0300 	mov.w	r3, #0
 805118c:	bf1d      	ittte	ne
 805118e:	60a3      	strne	r3, [r4, #8]
 8051190:	61a5      	strne	r5, [r4, #24]
 8051192:	4618      	movne	r0, r3
 8051194:	60a5      	streq	r5, [r4, #8]
 8051196:	e7d0      	b.n	805113a <setvbuf+0xc2>
 8051198:	4648      	mov	r0, r9
 805119a:	f000 fb89 	bl	80518b0 <malloc>
 805119e:	4607      	mov	r7, r0
 80511a0:	2800      	cmp	r0, #0
 80511a2:	d0bc      	beq.n	805111e <setvbuf+0xa6>
 80511a4:	89a3      	ldrh	r3, [r4, #12]
 80511a6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80511aa:	81a3      	strh	r3, [r4, #12]
 80511ac:	464d      	mov	r5, r9
 80511ae:	e7d3      	b.n	8051158 <setvbuf+0xe0>
 80511b0:	2000      	movs	r0, #0
 80511b2:	e7b6      	b.n	8051122 <setvbuf+0xaa>
 80511b4:	46a9      	mov	r9, r5
 80511b6:	e7f5      	b.n	80511a4 <setvbuf+0x12c>
 80511b8:	60a0      	str	r0, [r4, #8]
 80511ba:	e7be      	b.n	805113a <setvbuf+0xc2>
 80511bc:	f04f 30ff 	mov.w	r0, #4294967295
 80511c0:	e7bb      	b.n	805113a <setvbuf+0xc2>
 80511c2:	bf00      	nop
 80511c4:	20001210 	.word	0x20001210
 80511c8:	08053b8c 	.word	0x08053b8c
 80511cc:	08053bac 	.word	0x08053bac
 80511d0:	08053b6c 	.word	0x08053b6c

080511d4 <_strtol_l.isra.0>:
 80511d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80511d8:	4680      	mov	r8, r0
 80511da:	4689      	mov	r9, r1
 80511dc:	4692      	mov	sl, r2
 80511de:	461e      	mov	r6, r3
 80511e0:	460f      	mov	r7, r1
 80511e2:	463d      	mov	r5, r7
 80511e4:	9808      	ldr	r0, [sp, #32]
 80511e6:	f815 4b01 	ldrb.w	r4, [r5], #1
 80511ea:	f000 faf9 	bl	80517e0 <__locale_ctype_ptr_l>
 80511ee:	4420      	add	r0, r4
 80511f0:	7843      	ldrb	r3, [r0, #1]
 80511f2:	f013 0308 	ands.w	r3, r3, #8
 80511f6:	d132      	bne.n	805125e <_strtol_l.isra.0+0x8a>
 80511f8:	2c2d      	cmp	r4, #45	; 0x2d
 80511fa:	d132      	bne.n	8051262 <_strtol_l.isra.0+0x8e>
 80511fc:	787c      	ldrb	r4, [r7, #1]
 80511fe:	1cbd      	adds	r5, r7, #2
 8051200:	2201      	movs	r2, #1
 8051202:	2e00      	cmp	r6, #0
 8051204:	d05d      	beq.n	80512c2 <_strtol_l.isra.0+0xee>
 8051206:	2e10      	cmp	r6, #16
 8051208:	d109      	bne.n	805121e <_strtol_l.isra.0+0x4a>
 805120a:	2c30      	cmp	r4, #48	; 0x30
 805120c:	d107      	bne.n	805121e <_strtol_l.isra.0+0x4a>
 805120e:	782b      	ldrb	r3, [r5, #0]
 8051210:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8051214:	2b58      	cmp	r3, #88	; 0x58
 8051216:	d14f      	bne.n	80512b8 <_strtol_l.isra.0+0xe4>
 8051218:	786c      	ldrb	r4, [r5, #1]
 805121a:	2610      	movs	r6, #16
 805121c:	3502      	adds	r5, #2
 805121e:	2a00      	cmp	r2, #0
 8051220:	bf14      	ite	ne
 8051222:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 8051226:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 805122a:	2700      	movs	r7, #0
 805122c:	fbb1 fcf6 	udiv	ip, r1, r6
 8051230:	4638      	mov	r0, r7
 8051232:	fb06 1e1c 	mls	lr, r6, ip, r1
 8051236:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 805123a:	2b09      	cmp	r3, #9
 805123c:	d817      	bhi.n	805126e <_strtol_l.isra.0+0x9a>
 805123e:	461c      	mov	r4, r3
 8051240:	42a6      	cmp	r6, r4
 8051242:	dd23      	ble.n	805128c <_strtol_l.isra.0+0xb8>
 8051244:	1c7b      	adds	r3, r7, #1
 8051246:	d007      	beq.n	8051258 <_strtol_l.isra.0+0x84>
 8051248:	4584      	cmp	ip, r0
 805124a:	d31c      	bcc.n	8051286 <_strtol_l.isra.0+0xb2>
 805124c:	d101      	bne.n	8051252 <_strtol_l.isra.0+0x7e>
 805124e:	45a6      	cmp	lr, r4
 8051250:	db19      	blt.n	8051286 <_strtol_l.isra.0+0xb2>
 8051252:	fb00 4006 	mla	r0, r0, r6, r4
 8051256:	2701      	movs	r7, #1
 8051258:	f815 4b01 	ldrb.w	r4, [r5], #1
 805125c:	e7eb      	b.n	8051236 <_strtol_l.isra.0+0x62>
 805125e:	462f      	mov	r7, r5
 8051260:	e7bf      	b.n	80511e2 <_strtol_l.isra.0+0xe>
 8051262:	2c2b      	cmp	r4, #43	; 0x2b
 8051264:	bf04      	itt	eq
 8051266:	1cbd      	addeq	r5, r7, #2
 8051268:	787c      	ldrbeq	r4, [r7, #1]
 805126a:	461a      	mov	r2, r3
 805126c:	e7c9      	b.n	8051202 <_strtol_l.isra.0+0x2e>
 805126e:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 8051272:	2b19      	cmp	r3, #25
 8051274:	d801      	bhi.n	805127a <_strtol_l.isra.0+0xa6>
 8051276:	3c37      	subs	r4, #55	; 0x37
 8051278:	e7e2      	b.n	8051240 <_strtol_l.isra.0+0x6c>
 805127a:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 805127e:	2b19      	cmp	r3, #25
 8051280:	d804      	bhi.n	805128c <_strtol_l.isra.0+0xb8>
 8051282:	3c57      	subs	r4, #87	; 0x57
 8051284:	e7dc      	b.n	8051240 <_strtol_l.isra.0+0x6c>
 8051286:	f04f 37ff 	mov.w	r7, #4294967295
 805128a:	e7e5      	b.n	8051258 <_strtol_l.isra.0+0x84>
 805128c:	1c7b      	adds	r3, r7, #1
 805128e:	d108      	bne.n	80512a2 <_strtol_l.isra.0+0xce>
 8051290:	2322      	movs	r3, #34	; 0x22
 8051292:	f8c8 3000 	str.w	r3, [r8]
 8051296:	4608      	mov	r0, r1
 8051298:	f1ba 0f00 	cmp.w	sl, #0
 805129c:	d107      	bne.n	80512ae <_strtol_l.isra.0+0xda>
 805129e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80512a2:	b102      	cbz	r2, 80512a6 <_strtol_l.isra.0+0xd2>
 80512a4:	4240      	negs	r0, r0
 80512a6:	f1ba 0f00 	cmp.w	sl, #0
 80512aa:	d0f8      	beq.n	805129e <_strtol_l.isra.0+0xca>
 80512ac:	b10f      	cbz	r7, 80512b2 <_strtol_l.isra.0+0xde>
 80512ae:	f105 39ff 	add.w	r9, r5, #4294967295
 80512b2:	f8ca 9000 	str.w	r9, [sl]
 80512b6:	e7f2      	b.n	805129e <_strtol_l.isra.0+0xca>
 80512b8:	2430      	movs	r4, #48	; 0x30
 80512ba:	2e00      	cmp	r6, #0
 80512bc:	d1af      	bne.n	805121e <_strtol_l.isra.0+0x4a>
 80512be:	2608      	movs	r6, #8
 80512c0:	e7ad      	b.n	805121e <_strtol_l.isra.0+0x4a>
 80512c2:	2c30      	cmp	r4, #48	; 0x30
 80512c4:	d0a3      	beq.n	805120e <_strtol_l.isra.0+0x3a>
 80512c6:	260a      	movs	r6, #10
 80512c8:	e7a9      	b.n	805121e <_strtol_l.isra.0+0x4a>
	...

080512cc <strtol>:
 80512cc:	4b08      	ldr	r3, [pc, #32]	; (80512f0 <strtol+0x24>)
 80512ce:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80512d0:	681c      	ldr	r4, [r3, #0]
 80512d2:	4d08      	ldr	r5, [pc, #32]	; (80512f4 <strtol+0x28>)
 80512d4:	6a23      	ldr	r3, [r4, #32]
 80512d6:	2b00      	cmp	r3, #0
 80512d8:	bf08      	it	eq
 80512da:	462b      	moveq	r3, r5
 80512dc:	9300      	str	r3, [sp, #0]
 80512de:	4613      	mov	r3, r2
 80512e0:	460a      	mov	r2, r1
 80512e2:	4601      	mov	r1, r0
 80512e4:	4620      	mov	r0, r4
 80512e6:	f7ff ff75 	bl	80511d4 <_strtol_l.isra.0>
 80512ea:	b003      	add	sp, #12
 80512ec:	bd30      	pop	{r4, r5, pc}
 80512ee:	bf00      	nop
 80512f0:	20001210 	.word	0x20001210
 80512f4:	20001274 	.word	0x20001274

080512f8 <_vsniprintf_r>:
 80512f8:	b530      	push	{r4, r5, lr}
 80512fa:	1e14      	subs	r4, r2, #0
 80512fc:	4605      	mov	r5, r0
 80512fe:	b09b      	sub	sp, #108	; 0x6c
 8051300:	4618      	mov	r0, r3
 8051302:	da05      	bge.n	8051310 <_vsniprintf_r+0x18>
 8051304:	238b      	movs	r3, #139	; 0x8b
 8051306:	602b      	str	r3, [r5, #0]
 8051308:	f04f 30ff 	mov.w	r0, #4294967295
 805130c:	b01b      	add	sp, #108	; 0x6c
 805130e:	bd30      	pop	{r4, r5, pc}
 8051310:	f44f 7302 	mov.w	r3, #520	; 0x208
 8051314:	f8ad 300c 	strh.w	r3, [sp, #12]
 8051318:	bf14      	ite	ne
 805131a:	f104 33ff 	addne.w	r3, r4, #4294967295
 805131e:	4623      	moveq	r3, r4
 8051320:	9302      	str	r3, [sp, #8]
 8051322:	9305      	str	r3, [sp, #20]
 8051324:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8051328:	9100      	str	r1, [sp, #0]
 805132a:	9104      	str	r1, [sp, #16]
 805132c:	f8ad 300e 	strh.w	r3, [sp, #14]
 8051330:	4602      	mov	r2, r0
 8051332:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8051334:	4669      	mov	r1, sp
 8051336:	4628      	mov	r0, r5
 8051338:	f000 fbd6 	bl	8051ae8 <_svfiprintf_r>
 805133c:	1c43      	adds	r3, r0, #1
 805133e:	bfbc      	itt	lt
 8051340:	238b      	movlt	r3, #139	; 0x8b
 8051342:	602b      	strlt	r3, [r5, #0]
 8051344:	2c00      	cmp	r4, #0
 8051346:	d0e1      	beq.n	805130c <_vsniprintf_r+0x14>
 8051348:	9b00      	ldr	r3, [sp, #0]
 805134a:	2200      	movs	r2, #0
 805134c:	701a      	strb	r2, [r3, #0]
 805134e:	e7dd      	b.n	805130c <_vsniprintf_r+0x14>

08051350 <vsniprintf>:
 8051350:	b507      	push	{r0, r1, r2, lr}
 8051352:	9300      	str	r3, [sp, #0]
 8051354:	4613      	mov	r3, r2
 8051356:	460a      	mov	r2, r1
 8051358:	4601      	mov	r1, r0
 805135a:	4803      	ldr	r0, [pc, #12]	; (8051368 <vsniprintf+0x18>)
 805135c:	6800      	ldr	r0, [r0, #0]
 805135e:	f7ff ffcb 	bl	80512f8 <_vsniprintf_r>
 8051362:	b003      	add	sp, #12
 8051364:	f85d fb04 	ldr.w	pc, [sp], #4
 8051368:	20001210 	.word	0x20001210

0805136c <__swbuf_r>:
 805136c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 805136e:	460e      	mov	r6, r1
 8051370:	4614      	mov	r4, r2
 8051372:	4605      	mov	r5, r0
 8051374:	b118      	cbz	r0, 805137e <__swbuf_r+0x12>
 8051376:	6983      	ldr	r3, [r0, #24]
 8051378:	b90b      	cbnz	r3, 805137e <__swbuf_r+0x12>
 805137a:	f000 f9a7 	bl	80516cc <__sinit>
 805137e:	4b21      	ldr	r3, [pc, #132]	; (8051404 <__swbuf_r+0x98>)
 8051380:	429c      	cmp	r4, r3
 8051382:	d12a      	bne.n	80513da <__swbuf_r+0x6e>
 8051384:	686c      	ldr	r4, [r5, #4]
 8051386:	69a3      	ldr	r3, [r4, #24]
 8051388:	60a3      	str	r3, [r4, #8]
 805138a:	89a3      	ldrh	r3, [r4, #12]
 805138c:	071a      	lsls	r2, r3, #28
 805138e:	d52e      	bpl.n	80513ee <__swbuf_r+0x82>
 8051390:	6923      	ldr	r3, [r4, #16]
 8051392:	b363      	cbz	r3, 80513ee <__swbuf_r+0x82>
 8051394:	6923      	ldr	r3, [r4, #16]
 8051396:	6820      	ldr	r0, [r4, #0]
 8051398:	1ac0      	subs	r0, r0, r3
 805139a:	6963      	ldr	r3, [r4, #20]
 805139c:	b2f6      	uxtb	r6, r6
 805139e:	4283      	cmp	r3, r0
 80513a0:	4637      	mov	r7, r6
 80513a2:	dc04      	bgt.n	80513ae <__swbuf_r+0x42>
 80513a4:	4621      	mov	r1, r4
 80513a6:	4628      	mov	r0, r5
 80513a8:	f000 f926 	bl	80515f8 <_fflush_r>
 80513ac:	bb28      	cbnz	r0, 80513fa <__swbuf_r+0x8e>
 80513ae:	68a3      	ldr	r3, [r4, #8]
 80513b0:	3b01      	subs	r3, #1
 80513b2:	60a3      	str	r3, [r4, #8]
 80513b4:	6823      	ldr	r3, [r4, #0]
 80513b6:	1c5a      	adds	r2, r3, #1
 80513b8:	6022      	str	r2, [r4, #0]
 80513ba:	701e      	strb	r6, [r3, #0]
 80513bc:	6963      	ldr	r3, [r4, #20]
 80513be:	3001      	adds	r0, #1
 80513c0:	4283      	cmp	r3, r0
 80513c2:	d004      	beq.n	80513ce <__swbuf_r+0x62>
 80513c4:	89a3      	ldrh	r3, [r4, #12]
 80513c6:	07db      	lsls	r3, r3, #31
 80513c8:	d519      	bpl.n	80513fe <__swbuf_r+0x92>
 80513ca:	2e0a      	cmp	r6, #10
 80513cc:	d117      	bne.n	80513fe <__swbuf_r+0x92>
 80513ce:	4621      	mov	r1, r4
 80513d0:	4628      	mov	r0, r5
 80513d2:	f000 f911 	bl	80515f8 <_fflush_r>
 80513d6:	b190      	cbz	r0, 80513fe <__swbuf_r+0x92>
 80513d8:	e00f      	b.n	80513fa <__swbuf_r+0x8e>
 80513da:	4b0b      	ldr	r3, [pc, #44]	; (8051408 <__swbuf_r+0x9c>)
 80513dc:	429c      	cmp	r4, r3
 80513de:	d101      	bne.n	80513e4 <__swbuf_r+0x78>
 80513e0:	68ac      	ldr	r4, [r5, #8]
 80513e2:	e7d0      	b.n	8051386 <__swbuf_r+0x1a>
 80513e4:	4b09      	ldr	r3, [pc, #36]	; (805140c <__swbuf_r+0xa0>)
 80513e6:	429c      	cmp	r4, r3
 80513e8:	bf08      	it	eq
 80513ea:	68ec      	ldreq	r4, [r5, #12]
 80513ec:	e7cb      	b.n	8051386 <__swbuf_r+0x1a>
 80513ee:	4621      	mov	r1, r4
 80513f0:	4628      	mov	r0, r5
 80513f2:	f000 f80d 	bl	8051410 <__swsetup_r>
 80513f6:	2800      	cmp	r0, #0
 80513f8:	d0cc      	beq.n	8051394 <__swbuf_r+0x28>
 80513fa:	f04f 37ff 	mov.w	r7, #4294967295
 80513fe:	4638      	mov	r0, r7
 8051400:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8051402:	bf00      	nop
 8051404:	08053b8c 	.word	0x08053b8c
 8051408:	08053bac 	.word	0x08053bac
 805140c:	08053b6c 	.word	0x08053b6c

08051410 <__swsetup_r>:
 8051410:	4b32      	ldr	r3, [pc, #200]	; (80514dc <__swsetup_r+0xcc>)
 8051412:	b570      	push	{r4, r5, r6, lr}
 8051414:	681d      	ldr	r5, [r3, #0]
 8051416:	4606      	mov	r6, r0
 8051418:	460c      	mov	r4, r1
 805141a:	b125      	cbz	r5, 8051426 <__swsetup_r+0x16>
 805141c:	69ab      	ldr	r3, [r5, #24]
 805141e:	b913      	cbnz	r3, 8051426 <__swsetup_r+0x16>
 8051420:	4628      	mov	r0, r5
 8051422:	f000 f953 	bl	80516cc <__sinit>
 8051426:	4b2e      	ldr	r3, [pc, #184]	; (80514e0 <__swsetup_r+0xd0>)
 8051428:	429c      	cmp	r4, r3
 805142a:	d10f      	bne.n	805144c <__swsetup_r+0x3c>
 805142c:	686c      	ldr	r4, [r5, #4]
 805142e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8051432:	b29a      	uxth	r2, r3
 8051434:	0715      	lsls	r5, r2, #28
 8051436:	d42c      	bmi.n	8051492 <__swsetup_r+0x82>
 8051438:	06d0      	lsls	r0, r2, #27
 805143a:	d411      	bmi.n	8051460 <__swsetup_r+0x50>
 805143c:	2209      	movs	r2, #9
 805143e:	6032      	str	r2, [r6, #0]
 8051440:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8051444:	81a3      	strh	r3, [r4, #12]
 8051446:	f04f 30ff 	mov.w	r0, #4294967295
 805144a:	e03e      	b.n	80514ca <__swsetup_r+0xba>
 805144c:	4b25      	ldr	r3, [pc, #148]	; (80514e4 <__swsetup_r+0xd4>)
 805144e:	429c      	cmp	r4, r3
 8051450:	d101      	bne.n	8051456 <__swsetup_r+0x46>
 8051452:	68ac      	ldr	r4, [r5, #8]
 8051454:	e7eb      	b.n	805142e <__swsetup_r+0x1e>
 8051456:	4b24      	ldr	r3, [pc, #144]	; (80514e8 <__swsetup_r+0xd8>)
 8051458:	429c      	cmp	r4, r3
 805145a:	bf08      	it	eq
 805145c:	68ec      	ldreq	r4, [r5, #12]
 805145e:	e7e6      	b.n	805142e <__swsetup_r+0x1e>
 8051460:	0751      	lsls	r1, r2, #29
 8051462:	d512      	bpl.n	805148a <__swsetup_r+0x7a>
 8051464:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8051466:	b141      	cbz	r1, 805147a <__swsetup_r+0x6a>
 8051468:	f104 0344 	add.w	r3, r4, #68	; 0x44
 805146c:	4299      	cmp	r1, r3
 805146e:	d002      	beq.n	8051476 <__swsetup_r+0x66>
 8051470:	4630      	mov	r0, r6
 8051472:	f000 fa37 	bl	80518e4 <_free_r>
 8051476:	2300      	movs	r3, #0
 8051478:	6363      	str	r3, [r4, #52]	; 0x34
 805147a:	89a3      	ldrh	r3, [r4, #12]
 805147c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8051480:	81a3      	strh	r3, [r4, #12]
 8051482:	2300      	movs	r3, #0
 8051484:	6063      	str	r3, [r4, #4]
 8051486:	6923      	ldr	r3, [r4, #16]
 8051488:	6023      	str	r3, [r4, #0]
 805148a:	89a3      	ldrh	r3, [r4, #12]
 805148c:	f043 0308 	orr.w	r3, r3, #8
 8051490:	81a3      	strh	r3, [r4, #12]
 8051492:	6923      	ldr	r3, [r4, #16]
 8051494:	b94b      	cbnz	r3, 80514aa <__swsetup_r+0x9a>
 8051496:	89a3      	ldrh	r3, [r4, #12]
 8051498:	f403 7320 	and.w	r3, r3, #640	; 0x280
 805149c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80514a0:	d003      	beq.n	80514aa <__swsetup_r+0x9a>
 80514a2:	4621      	mov	r1, r4
 80514a4:	4630      	mov	r0, r6
 80514a6:	f000 f9c3 	bl	8051830 <__smakebuf_r>
 80514aa:	89a2      	ldrh	r2, [r4, #12]
 80514ac:	f012 0301 	ands.w	r3, r2, #1
 80514b0:	d00c      	beq.n	80514cc <__swsetup_r+0xbc>
 80514b2:	2300      	movs	r3, #0
 80514b4:	60a3      	str	r3, [r4, #8]
 80514b6:	6963      	ldr	r3, [r4, #20]
 80514b8:	425b      	negs	r3, r3
 80514ba:	61a3      	str	r3, [r4, #24]
 80514bc:	6923      	ldr	r3, [r4, #16]
 80514be:	b953      	cbnz	r3, 80514d6 <__swsetup_r+0xc6>
 80514c0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80514c4:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 80514c8:	d1ba      	bne.n	8051440 <__swsetup_r+0x30>
 80514ca:	bd70      	pop	{r4, r5, r6, pc}
 80514cc:	0792      	lsls	r2, r2, #30
 80514ce:	bf58      	it	pl
 80514d0:	6963      	ldrpl	r3, [r4, #20]
 80514d2:	60a3      	str	r3, [r4, #8]
 80514d4:	e7f2      	b.n	80514bc <__swsetup_r+0xac>
 80514d6:	2000      	movs	r0, #0
 80514d8:	e7f7      	b.n	80514ca <__swsetup_r+0xba>
 80514da:	bf00      	nop
 80514dc:	20001210 	.word	0x20001210
 80514e0:	08053b8c 	.word	0x08053b8c
 80514e4:	08053bac 	.word	0x08053bac
 80514e8:	08053b6c 	.word	0x08053b6c

080514ec <__sflush_r>:
 80514ec:	898a      	ldrh	r2, [r1, #12]
 80514ee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80514f2:	4605      	mov	r5, r0
 80514f4:	0710      	lsls	r0, r2, #28
 80514f6:	460c      	mov	r4, r1
 80514f8:	d458      	bmi.n	80515ac <__sflush_r+0xc0>
 80514fa:	684b      	ldr	r3, [r1, #4]
 80514fc:	2b00      	cmp	r3, #0
 80514fe:	dc05      	bgt.n	805150c <__sflush_r+0x20>
 8051500:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8051502:	2b00      	cmp	r3, #0
 8051504:	dc02      	bgt.n	805150c <__sflush_r+0x20>
 8051506:	2000      	movs	r0, #0
 8051508:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 805150c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 805150e:	2e00      	cmp	r6, #0
 8051510:	d0f9      	beq.n	8051506 <__sflush_r+0x1a>
 8051512:	2300      	movs	r3, #0
 8051514:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8051518:	682f      	ldr	r7, [r5, #0]
 805151a:	6a21      	ldr	r1, [r4, #32]
 805151c:	602b      	str	r3, [r5, #0]
 805151e:	d032      	beq.n	8051586 <__sflush_r+0x9a>
 8051520:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8051522:	89a3      	ldrh	r3, [r4, #12]
 8051524:	075a      	lsls	r2, r3, #29
 8051526:	d505      	bpl.n	8051534 <__sflush_r+0x48>
 8051528:	6863      	ldr	r3, [r4, #4]
 805152a:	1ac0      	subs	r0, r0, r3
 805152c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 805152e:	b10b      	cbz	r3, 8051534 <__sflush_r+0x48>
 8051530:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8051532:	1ac0      	subs	r0, r0, r3
 8051534:	2300      	movs	r3, #0
 8051536:	4602      	mov	r2, r0
 8051538:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 805153a:	6a21      	ldr	r1, [r4, #32]
 805153c:	4628      	mov	r0, r5
 805153e:	47b0      	blx	r6
 8051540:	1c43      	adds	r3, r0, #1
 8051542:	89a3      	ldrh	r3, [r4, #12]
 8051544:	d106      	bne.n	8051554 <__sflush_r+0x68>
 8051546:	6829      	ldr	r1, [r5, #0]
 8051548:	291d      	cmp	r1, #29
 805154a:	d848      	bhi.n	80515de <__sflush_r+0xf2>
 805154c:	4a29      	ldr	r2, [pc, #164]	; (80515f4 <__sflush_r+0x108>)
 805154e:	40ca      	lsrs	r2, r1
 8051550:	07d6      	lsls	r6, r2, #31
 8051552:	d544      	bpl.n	80515de <__sflush_r+0xf2>
 8051554:	2200      	movs	r2, #0
 8051556:	6062      	str	r2, [r4, #4]
 8051558:	04d9      	lsls	r1, r3, #19
 805155a:	6922      	ldr	r2, [r4, #16]
 805155c:	6022      	str	r2, [r4, #0]
 805155e:	d504      	bpl.n	805156a <__sflush_r+0x7e>
 8051560:	1c42      	adds	r2, r0, #1
 8051562:	d101      	bne.n	8051568 <__sflush_r+0x7c>
 8051564:	682b      	ldr	r3, [r5, #0]
 8051566:	b903      	cbnz	r3, 805156a <__sflush_r+0x7e>
 8051568:	6560      	str	r0, [r4, #84]	; 0x54
 805156a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 805156c:	602f      	str	r7, [r5, #0]
 805156e:	2900      	cmp	r1, #0
 8051570:	d0c9      	beq.n	8051506 <__sflush_r+0x1a>
 8051572:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8051576:	4299      	cmp	r1, r3
 8051578:	d002      	beq.n	8051580 <__sflush_r+0x94>
 805157a:	4628      	mov	r0, r5
 805157c:	f000 f9b2 	bl	80518e4 <_free_r>
 8051580:	2000      	movs	r0, #0
 8051582:	6360      	str	r0, [r4, #52]	; 0x34
 8051584:	e7c0      	b.n	8051508 <__sflush_r+0x1c>
 8051586:	2301      	movs	r3, #1
 8051588:	4628      	mov	r0, r5
 805158a:	47b0      	blx	r6
 805158c:	1c41      	adds	r1, r0, #1
 805158e:	d1c8      	bne.n	8051522 <__sflush_r+0x36>
 8051590:	682b      	ldr	r3, [r5, #0]
 8051592:	2b00      	cmp	r3, #0
 8051594:	d0c5      	beq.n	8051522 <__sflush_r+0x36>
 8051596:	2b1d      	cmp	r3, #29
 8051598:	d001      	beq.n	805159e <__sflush_r+0xb2>
 805159a:	2b16      	cmp	r3, #22
 805159c:	d101      	bne.n	80515a2 <__sflush_r+0xb6>
 805159e:	602f      	str	r7, [r5, #0]
 80515a0:	e7b1      	b.n	8051506 <__sflush_r+0x1a>
 80515a2:	89a3      	ldrh	r3, [r4, #12]
 80515a4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80515a8:	81a3      	strh	r3, [r4, #12]
 80515aa:	e7ad      	b.n	8051508 <__sflush_r+0x1c>
 80515ac:	690f      	ldr	r7, [r1, #16]
 80515ae:	2f00      	cmp	r7, #0
 80515b0:	d0a9      	beq.n	8051506 <__sflush_r+0x1a>
 80515b2:	0793      	lsls	r3, r2, #30
 80515b4:	680e      	ldr	r6, [r1, #0]
 80515b6:	bf08      	it	eq
 80515b8:	694b      	ldreq	r3, [r1, #20]
 80515ba:	600f      	str	r7, [r1, #0]
 80515bc:	bf18      	it	ne
 80515be:	2300      	movne	r3, #0
 80515c0:	eba6 0807 	sub.w	r8, r6, r7
 80515c4:	608b      	str	r3, [r1, #8]
 80515c6:	f1b8 0f00 	cmp.w	r8, #0
 80515ca:	dd9c      	ble.n	8051506 <__sflush_r+0x1a>
 80515cc:	4643      	mov	r3, r8
 80515ce:	463a      	mov	r2, r7
 80515d0:	6a21      	ldr	r1, [r4, #32]
 80515d2:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80515d4:	4628      	mov	r0, r5
 80515d6:	47b0      	blx	r6
 80515d8:	2800      	cmp	r0, #0
 80515da:	dc06      	bgt.n	80515ea <__sflush_r+0xfe>
 80515dc:	89a3      	ldrh	r3, [r4, #12]
 80515de:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80515e2:	81a3      	strh	r3, [r4, #12]
 80515e4:	f04f 30ff 	mov.w	r0, #4294967295
 80515e8:	e78e      	b.n	8051508 <__sflush_r+0x1c>
 80515ea:	4407      	add	r7, r0
 80515ec:	eba8 0800 	sub.w	r8, r8, r0
 80515f0:	e7e9      	b.n	80515c6 <__sflush_r+0xda>
 80515f2:	bf00      	nop
 80515f4:	20400001 	.word	0x20400001

080515f8 <_fflush_r>:
 80515f8:	b538      	push	{r3, r4, r5, lr}
 80515fa:	690b      	ldr	r3, [r1, #16]
 80515fc:	4605      	mov	r5, r0
 80515fe:	460c      	mov	r4, r1
 8051600:	b1db      	cbz	r3, 805163a <_fflush_r+0x42>
 8051602:	b118      	cbz	r0, 805160c <_fflush_r+0x14>
 8051604:	6983      	ldr	r3, [r0, #24]
 8051606:	b90b      	cbnz	r3, 805160c <_fflush_r+0x14>
 8051608:	f000 f860 	bl	80516cc <__sinit>
 805160c:	4b0c      	ldr	r3, [pc, #48]	; (8051640 <_fflush_r+0x48>)
 805160e:	429c      	cmp	r4, r3
 8051610:	d109      	bne.n	8051626 <_fflush_r+0x2e>
 8051612:	686c      	ldr	r4, [r5, #4]
 8051614:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8051618:	b17b      	cbz	r3, 805163a <_fflush_r+0x42>
 805161a:	4621      	mov	r1, r4
 805161c:	4628      	mov	r0, r5
 805161e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8051622:	f7ff bf63 	b.w	80514ec <__sflush_r>
 8051626:	4b07      	ldr	r3, [pc, #28]	; (8051644 <_fflush_r+0x4c>)
 8051628:	429c      	cmp	r4, r3
 805162a:	d101      	bne.n	8051630 <_fflush_r+0x38>
 805162c:	68ac      	ldr	r4, [r5, #8]
 805162e:	e7f1      	b.n	8051614 <_fflush_r+0x1c>
 8051630:	4b05      	ldr	r3, [pc, #20]	; (8051648 <_fflush_r+0x50>)
 8051632:	429c      	cmp	r4, r3
 8051634:	bf08      	it	eq
 8051636:	68ec      	ldreq	r4, [r5, #12]
 8051638:	e7ec      	b.n	8051614 <_fflush_r+0x1c>
 805163a:	2000      	movs	r0, #0
 805163c:	bd38      	pop	{r3, r4, r5, pc}
 805163e:	bf00      	nop
 8051640:	08053b8c 	.word	0x08053b8c
 8051644:	08053bac 	.word	0x08053bac
 8051648:	08053b6c 	.word	0x08053b6c

0805164c <std>:
 805164c:	2300      	movs	r3, #0
 805164e:	b510      	push	{r4, lr}
 8051650:	4604      	mov	r4, r0
 8051652:	e9c0 3300 	strd	r3, r3, [r0]
 8051656:	6083      	str	r3, [r0, #8]
 8051658:	8181      	strh	r1, [r0, #12]
 805165a:	6643      	str	r3, [r0, #100]	; 0x64
 805165c:	81c2      	strh	r2, [r0, #14]
 805165e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8051662:	6183      	str	r3, [r0, #24]
 8051664:	4619      	mov	r1, r3
 8051666:	2208      	movs	r2, #8
 8051668:	305c      	adds	r0, #92	; 0x5c
 805166a:	f7ff fc80 	bl	8050f6e <memset>
 805166e:	4b05      	ldr	r3, [pc, #20]	; (8051684 <std+0x38>)
 8051670:	6263      	str	r3, [r4, #36]	; 0x24
 8051672:	4b05      	ldr	r3, [pc, #20]	; (8051688 <std+0x3c>)
 8051674:	62a3      	str	r3, [r4, #40]	; 0x28
 8051676:	4b05      	ldr	r3, [pc, #20]	; (805168c <std+0x40>)
 8051678:	62e3      	str	r3, [r4, #44]	; 0x2c
 805167a:	4b05      	ldr	r3, [pc, #20]	; (8051690 <std+0x44>)
 805167c:	6224      	str	r4, [r4, #32]
 805167e:	6323      	str	r3, [r4, #48]	; 0x30
 8051680:	bd10      	pop	{r4, pc}
 8051682:	bf00      	nop
 8051684:	08052289 	.word	0x08052289
 8051688:	080522ab 	.word	0x080522ab
 805168c:	080522e3 	.word	0x080522e3
 8051690:	08052307 	.word	0x08052307

08051694 <_cleanup_r>:
 8051694:	4901      	ldr	r1, [pc, #4]	; (805169c <_cleanup_r+0x8>)
 8051696:	f000 b885 	b.w	80517a4 <_fwalk_reent>
 805169a:	bf00      	nop
 805169c:	080515f9 	.word	0x080515f9

080516a0 <__sfmoreglue>:
 80516a0:	b570      	push	{r4, r5, r6, lr}
 80516a2:	1e4a      	subs	r2, r1, #1
 80516a4:	2568      	movs	r5, #104	; 0x68
 80516a6:	4355      	muls	r5, r2
 80516a8:	460e      	mov	r6, r1
 80516aa:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80516ae:	f000 f967 	bl	8051980 <_malloc_r>
 80516b2:	4604      	mov	r4, r0
 80516b4:	b140      	cbz	r0, 80516c8 <__sfmoreglue+0x28>
 80516b6:	2100      	movs	r1, #0
 80516b8:	e9c0 1600 	strd	r1, r6, [r0]
 80516bc:	300c      	adds	r0, #12
 80516be:	60a0      	str	r0, [r4, #8]
 80516c0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80516c4:	f7ff fc53 	bl	8050f6e <memset>
 80516c8:	4620      	mov	r0, r4
 80516ca:	bd70      	pop	{r4, r5, r6, pc}

080516cc <__sinit>:
 80516cc:	6983      	ldr	r3, [r0, #24]
 80516ce:	b510      	push	{r4, lr}
 80516d0:	4604      	mov	r4, r0
 80516d2:	bb33      	cbnz	r3, 8051722 <__sinit+0x56>
 80516d4:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 80516d8:	6503      	str	r3, [r0, #80]	; 0x50
 80516da:	4b12      	ldr	r3, [pc, #72]	; (8051724 <__sinit+0x58>)
 80516dc:	4a12      	ldr	r2, [pc, #72]	; (8051728 <__sinit+0x5c>)
 80516de:	681b      	ldr	r3, [r3, #0]
 80516e0:	6282      	str	r2, [r0, #40]	; 0x28
 80516e2:	4298      	cmp	r0, r3
 80516e4:	bf04      	itt	eq
 80516e6:	2301      	moveq	r3, #1
 80516e8:	6183      	streq	r3, [r0, #24]
 80516ea:	f000 f81f 	bl	805172c <__sfp>
 80516ee:	6060      	str	r0, [r4, #4]
 80516f0:	4620      	mov	r0, r4
 80516f2:	f000 f81b 	bl	805172c <__sfp>
 80516f6:	60a0      	str	r0, [r4, #8]
 80516f8:	4620      	mov	r0, r4
 80516fa:	f000 f817 	bl	805172c <__sfp>
 80516fe:	2200      	movs	r2, #0
 8051700:	60e0      	str	r0, [r4, #12]
 8051702:	2104      	movs	r1, #4
 8051704:	6860      	ldr	r0, [r4, #4]
 8051706:	f7ff ffa1 	bl	805164c <std>
 805170a:	2201      	movs	r2, #1
 805170c:	2109      	movs	r1, #9
 805170e:	68a0      	ldr	r0, [r4, #8]
 8051710:	f7ff ff9c 	bl	805164c <std>
 8051714:	2202      	movs	r2, #2
 8051716:	2112      	movs	r1, #18
 8051718:	68e0      	ldr	r0, [r4, #12]
 805171a:	f7ff ff97 	bl	805164c <std>
 805171e:	2301      	movs	r3, #1
 8051720:	61a3      	str	r3, [r4, #24]
 8051722:	bd10      	pop	{r4, pc}
 8051724:	08053b68 	.word	0x08053b68
 8051728:	08051695 	.word	0x08051695

0805172c <__sfp>:
 805172c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 805172e:	4b1b      	ldr	r3, [pc, #108]	; (805179c <__sfp+0x70>)
 8051730:	681e      	ldr	r6, [r3, #0]
 8051732:	69b3      	ldr	r3, [r6, #24]
 8051734:	4607      	mov	r7, r0
 8051736:	b913      	cbnz	r3, 805173e <__sfp+0x12>
 8051738:	4630      	mov	r0, r6
 805173a:	f7ff ffc7 	bl	80516cc <__sinit>
 805173e:	3648      	adds	r6, #72	; 0x48
 8051740:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8051744:	3b01      	subs	r3, #1
 8051746:	d503      	bpl.n	8051750 <__sfp+0x24>
 8051748:	6833      	ldr	r3, [r6, #0]
 805174a:	b133      	cbz	r3, 805175a <__sfp+0x2e>
 805174c:	6836      	ldr	r6, [r6, #0]
 805174e:	e7f7      	b.n	8051740 <__sfp+0x14>
 8051750:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8051754:	b16d      	cbz	r5, 8051772 <__sfp+0x46>
 8051756:	3468      	adds	r4, #104	; 0x68
 8051758:	e7f4      	b.n	8051744 <__sfp+0x18>
 805175a:	2104      	movs	r1, #4
 805175c:	4638      	mov	r0, r7
 805175e:	f7ff ff9f 	bl	80516a0 <__sfmoreglue>
 8051762:	6030      	str	r0, [r6, #0]
 8051764:	2800      	cmp	r0, #0
 8051766:	d1f1      	bne.n	805174c <__sfp+0x20>
 8051768:	230c      	movs	r3, #12
 805176a:	603b      	str	r3, [r7, #0]
 805176c:	4604      	mov	r4, r0
 805176e:	4620      	mov	r0, r4
 8051770:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8051772:	4b0b      	ldr	r3, [pc, #44]	; (80517a0 <__sfp+0x74>)
 8051774:	6665      	str	r5, [r4, #100]	; 0x64
 8051776:	e9c4 5500 	strd	r5, r5, [r4]
 805177a:	60a5      	str	r5, [r4, #8]
 805177c:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8051780:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8051784:	2208      	movs	r2, #8
 8051786:	4629      	mov	r1, r5
 8051788:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 805178c:	f7ff fbef 	bl	8050f6e <memset>
 8051790:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8051794:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8051798:	e7e9      	b.n	805176e <__sfp+0x42>
 805179a:	bf00      	nop
 805179c:	08053b68 	.word	0x08053b68
 80517a0:	ffff0001 	.word	0xffff0001

080517a4 <_fwalk_reent>:
 80517a4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80517a8:	4680      	mov	r8, r0
 80517aa:	4689      	mov	r9, r1
 80517ac:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80517b0:	2600      	movs	r6, #0
 80517b2:	b914      	cbnz	r4, 80517ba <_fwalk_reent+0x16>
 80517b4:	4630      	mov	r0, r6
 80517b6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80517ba:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 80517be:	3f01      	subs	r7, #1
 80517c0:	d501      	bpl.n	80517c6 <_fwalk_reent+0x22>
 80517c2:	6824      	ldr	r4, [r4, #0]
 80517c4:	e7f5      	b.n	80517b2 <_fwalk_reent+0xe>
 80517c6:	89ab      	ldrh	r3, [r5, #12]
 80517c8:	2b01      	cmp	r3, #1
 80517ca:	d907      	bls.n	80517dc <_fwalk_reent+0x38>
 80517cc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80517d0:	3301      	adds	r3, #1
 80517d2:	d003      	beq.n	80517dc <_fwalk_reent+0x38>
 80517d4:	4629      	mov	r1, r5
 80517d6:	4640      	mov	r0, r8
 80517d8:	47c8      	blx	r9
 80517da:	4306      	orrs	r6, r0
 80517dc:	3568      	adds	r5, #104	; 0x68
 80517de:	e7ee      	b.n	80517be <_fwalk_reent+0x1a>

080517e0 <__locale_ctype_ptr_l>:
 80517e0:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 80517e4:	4770      	bx	lr

080517e6 <__swhatbuf_r>:
 80517e6:	b570      	push	{r4, r5, r6, lr}
 80517e8:	460e      	mov	r6, r1
 80517ea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80517ee:	2900      	cmp	r1, #0
 80517f0:	b096      	sub	sp, #88	; 0x58
 80517f2:	4614      	mov	r4, r2
 80517f4:	461d      	mov	r5, r3
 80517f6:	da07      	bge.n	8051808 <__swhatbuf_r+0x22>
 80517f8:	2300      	movs	r3, #0
 80517fa:	602b      	str	r3, [r5, #0]
 80517fc:	89b3      	ldrh	r3, [r6, #12]
 80517fe:	061a      	lsls	r2, r3, #24
 8051800:	d410      	bmi.n	8051824 <__swhatbuf_r+0x3e>
 8051802:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8051806:	e00e      	b.n	8051826 <__swhatbuf_r+0x40>
 8051808:	466a      	mov	r2, sp
 805180a:	f000 fdaf 	bl	805236c <_fstat_r>
 805180e:	2800      	cmp	r0, #0
 8051810:	dbf2      	blt.n	80517f8 <__swhatbuf_r+0x12>
 8051812:	9a01      	ldr	r2, [sp, #4]
 8051814:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8051818:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 805181c:	425a      	negs	r2, r3
 805181e:	415a      	adcs	r2, r3
 8051820:	602a      	str	r2, [r5, #0]
 8051822:	e7ee      	b.n	8051802 <__swhatbuf_r+0x1c>
 8051824:	2340      	movs	r3, #64	; 0x40
 8051826:	2000      	movs	r0, #0
 8051828:	6023      	str	r3, [r4, #0]
 805182a:	b016      	add	sp, #88	; 0x58
 805182c:	bd70      	pop	{r4, r5, r6, pc}
	...

08051830 <__smakebuf_r>:
 8051830:	898b      	ldrh	r3, [r1, #12]
 8051832:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8051834:	079d      	lsls	r5, r3, #30
 8051836:	4606      	mov	r6, r0
 8051838:	460c      	mov	r4, r1
 805183a:	d507      	bpl.n	805184c <__smakebuf_r+0x1c>
 805183c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8051840:	6023      	str	r3, [r4, #0]
 8051842:	6123      	str	r3, [r4, #16]
 8051844:	2301      	movs	r3, #1
 8051846:	6163      	str	r3, [r4, #20]
 8051848:	b002      	add	sp, #8
 805184a:	bd70      	pop	{r4, r5, r6, pc}
 805184c:	ab01      	add	r3, sp, #4
 805184e:	466a      	mov	r2, sp
 8051850:	f7ff ffc9 	bl	80517e6 <__swhatbuf_r>
 8051854:	9900      	ldr	r1, [sp, #0]
 8051856:	4605      	mov	r5, r0
 8051858:	4630      	mov	r0, r6
 805185a:	f000 f891 	bl	8051980 <_malloc_r>
 805185e:	b948      	cbnz	r0, 8051874 <__smakebuf_r+0x44>
 8051860:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8051864:	059a      	lsls	r2, r3, #22
 8051866:	d4ef      	bmi.n	8051848 <__smakebuf_r+0x18>
 8051868:	f023 0303 	bic.w	r3, r3, #3
 805186c:	f043 0302 	orr.w	r3, r3, #2
 8051870:	81a3      	strh	r3, [r4, #12]
 8051872:	e7e3      	b.n	805183c <__smakebuf_r+0xc>
 8051874:	4b0d      	ldr	r3, [pc, #52]	; (80518ac <__smakebuf_r+0x7c>)
 8051876:	62b3      	str	r3, [r6, #40]	; 0x28
 8051878:	89a3      	ldrh	r3, [r4, #12]
 805187a:	6020      	str	r0, [r4, #0]
 805187c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8051880:	81a3      	strh	r3, [r4, #12]
 8051882:	9b00      	ldr	r3, [sp, #0]
 8051884:	6163      	str	r3, [r4, #20]
 8051886:	9b01      	ldr	r3, [sp, #4]
 8051888:	6120      	str	r0, [r4, #16]
 805188a:	b15b      	cbz	r3, 80518a4 <__smakebuf_r+0x74>
 805188c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8051890:	4630      	mov	r0, r6
 8051892:	f000 fd7d 	bl	8052390 <_isatty_r>
 8051896:	b128      	cbz	r0, 80518a4 <__smakebuf_r+0x74>
 8051898:	89a3      	ldrh	r3, [r4, #12]
 805189a:	f023 0303 	bic.w	r3, r3, #3
 805189e:	f043 0301 	orr.w	r3, r3, #1
 80518a2:	81a3      	strh	r3, [r4, #12]
 80518a4:	89a3      	ldrh	r3, [r4, #12]
 80518a6:	431d      	orrs	r5, r3
 80518a8:	81a5      	strh	r5, [r4, #12]
 80518aa:	e7cd      	b.n	8051848 <__smakebuf_r+0x18>
 80518ac:	08051695 	.word	0x08051695

080518b0 <malloc>:
 80518b0:	4b02      	ldr	r3, [pc, #8]	; (80518bc <malloc+0xc>)
 80518b2:	4601      	mov	r1, r0
 80518b4:	6818      	ldr	r0, [r3, #0]
 80518b6:	f000 b863 	b.w	8051980 <_malloc_r>
 80518ba:	bf00      	nop
 80518bc:	20001210 	.word	0x20001210

080518c0 <__ascii_mbtowc>:
 80518c0:	b082      	sub	sp, #8
 80518c2:	b901      	cbnz	r1, 80518c6 <__ascii_mbtowc+0x6>
 80518c4:	a901      	add	r1, sp, #4
 80518c6:	b142      	cbz	r2, 80518da <__ascii_mbtowc+0x1a>
 80518c8:	b14b      	cbz	r3, 80518de <__ascii_mbtowc+0x1e>
 80518ca:	7813      	ldrb	r3, [r2, #0]
 80518cc:	600b      	str	r3, [r1, #0]
 80518ce:	7812      	ldrb	r2, [r2, #0]
 80518d0:	1c10      	adds	r0, r2, #0
 80518d2:	bf18      	it	ne
 80518d4:	2001      	movne	r0, #1
 80518d6:	b002      	add	sp, #8
 80518d8:	4770      	bx	lr
 80518da:	4610      	mov	r0, r2
 80518dc:	e7fb      	b.n	80518d6 <__ascii_mbtowc+0x16>
 80518de:	f06f 0001 	mvn.w	r0, #1
 80518e2:	e7f8      	b.n	80518d6 <__ascii_mbtowc+0x16>

080518e4 <_free_r>:
 80518e4:	b538      	push	{r3, r4, r5, lr}
 80518e6:	4605      	mov	r5, r0
 80518e8:	2900      	cmp	r1, #0
 80518ea:	d045      	beq.n	8051978 <_free_r+0x94>
 80518ec:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80518f0:	1f0c      	subs	r4, r1, #4
 80518f2:	2b00      	cmp	r3, #0
 80518f4:	bfb8      	it	lt
 80518f6:	18e4      	addlt	r4, r4, r3
 80518f8:	f000 fd85 	bl	8052406 <__malloc_lock>
 80518fc:	4a1f      	ldr	r2, [pc, #124]	; (805197c <_free_r+0x98>)
 80518fe:	6813      	ldr	r3, [r2, #0]
 8051900:	4610      	mov	r0, r2
 8051902:	b933      	cbnz	r3, 8051912 <_free_r+0x2e>
 8051904:	6063      	str	r3, [r4, #4]
 8051906:	6014      	str	r4, [r2, #0]
 8051908:	4628      	mov	r0, r5
 805190a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 805190e:	f000 bd7b 	b.w	8052408 <__malloc_unlock>
 8051912:	42a3      	cmp	r3, r4
 8051914:	d90c      	bls.n	8051930 <_free_r+0x4c>
 8051916:	6821      	ldr	r1, [r4, #0]
 8051918:	1862      	adds	r2, r4, r1
 805191a:	4293      	cmp	r3, r2
 805191c:	bf04      	itt	eq
 805191e:	681a      	ldreq	r2, [r3, #0]
 8051920:	685b      	ldreq	r3, [r3, #4]
 8051922:	6063      	str	r3, [r4, #4]
 8051924:	bf04      	itt	eq
 8051926:	1852      	addeq	r2, r2, r1
 8051928:	6022      	streq	r2, [r4, #0]
 805192a:	6004      	str	r4, [r0, #0]
 805192c:	e7ec      	b.n	8051908 <_free_r+0x24>
 805192e:	4613      	mov	r3, r2
 8051930:	685a      	ldr	r2, [r3, #4]
 8051932:	b10a      	cbz	r2, 8051938 <_free_r+0x54>
 8051934:	42a2      	cmp	r2, r4
 8051936:	d9fa      	bls.n	805192e <_free_r+0x4a>
 8051938:	6819      	ldr	r1, [r3, #0]
 805193a:	1858      	adds	r0, r3, r1
 805193c:	42a0      	cmp	r0, r4
 805193e:	d10b      	bne.n	8051958 <_free_r+0x74>
 8051940:	6820      	ldr	r0, [r4, #0]
 8051942:	4401      	add	r1, r0
 8051944:	1858      	adds	r0, r3, r1
 8051946:	4282      	cmp	r2, r0
 8051948:	6019      	str	r1, [r3, #0]
 805194a:	d1dd      	bne.n	8051908 <_free_r+0x24>
 805194c:	6810      	ldr	r0, [r2, #0]
 805194e:	6852      	ldr	r2, [r2, #4]
 8051950:	605a      	str	r2, [r3, #4]
 8051952:	4401      	add	r1, r0
 8051954:	6019      	str	r1, [r3, #0]
 8051956:	e7d7      	b.n	8051908 <_free_r+0x24>
 8051958:	d902      	bls.n	8051960 <_free_r+0x7c>
 805195a:	230c      	movs	r3, #12
 805195c:	602b      	str	r3, [r5, #0]
 805195e:	e7d3      	b.n	8051908 <_free_r+0x24>
 8051960:	6820      	ldr	r0, [r4, #0]
 8051962:	1821      	adds	r1, r4, r0
 8051964:	428a      	cmp	r2, r1
 8051966:	bf04      	itt	eq
 8051968:	6811      	ldreq	r1, [r2, #0]
 805196a:	6852      	ldreq	r2, [r2, #4]
 805196c:	6062      	str	r2, [r4, #4]
 805196e:	bf04      	itt	eq
 8051970:	1809      	addeq	r1, r1, r0
 8051972:	6021      	streq	r1, [r4, #0]
 8051974:	605c      	str	r4, [r3, #4]
 8051976:	e7c7      	b.n	8051908 <_free_r+0x24>
 8051978:	bd38      	pop	{r3, r4, r5, pc}
 805197a:	bf00      	nop
 805197c:	20003d8c 	.word	0x20003d8c

08051980 <_malloc_r>:
 8051980:	b570      	push	{r4, r5, r6, lr}
 8051982:	1ccd      	adds	r5, r1, #3
 8051984:	f025 0503 	bic.w	r5, r5, #3
 8051988:	3508      	adds	r5, #8
 805198a:	2d0c      	cmp	r5, #12
 805198c:	bf38      	it	cc
 805198e:	250c      	movcc	r5, #12
 8051990:	2d00      	cmp	r5, #0
 8051992:	4606      	mov	r6, r0
 8051994:	db01      	blt.n	805199a <_malloc_r+0x1a>
 8051996:	42a9      	cmp	r1, r5
 8051998:	d903      	bls.n	80519a2 <_malloc_r+0x22>
 805199a:	230c      	movs	r3, #12
 805199c:	6033      	str	r3, [r6, #0]
 805199e:	2000      	movs	r0, #0
 80519a0:	bd70      	pop	{r4, r5, r6, pc}
 80519a2:	f000 fd30 	bl	8052406 <__malloc_lock>
 80519a6:	4a21      	ldr	r2, [pc, #132]	; (8051a2c <_malloc_r+0xac>)
 80519a8:	6814      	ldr	r4, [r2, #0]
 80519aa:	4621      	mov	r1, r4
 80519ac:	b991      	cbnz	r1, 80519d4 <_malloc_r+0x54>
 80519ae:	4c20      	ldr	r4, [pc, #128]	; (8051a30 <_malloc_r+0xb0>)
 80519b0:	6823      	ldr	r3, [r4, #0]
 80519b2:	b91b      	cbnz	r3, 80519bc <_malloc_r+0x3c>
 80519b4:	4630      	mov	r0, r6
 80519b6:	f000 fc57 	bl	8052268 <_sbrk_r>
 80519ba:	6020      	str	r0, [r4, #0]
 80519bc:	4629      	mov	r1, r5
 80519be:	4630      	mov	r0, r6
 80519c0:	f000 fc52 	bl	8052268 <_sbrk_r>
 80519c4:	1c43      	adds	r3, r0, #1
 80519c6:	d124      	bne.n	8051a12 <_malloc_r+0x92>
 80519c8:	230c      	movs	r3, #12
 80519ca:	6033      	str	r3, [r6, #0]
 80519cc:	4630      	mov	r0, r6
 80519ce:	f000 fd1b 	bl	8052408 <__malloc_unlock>
 80519d2:	e7e4      	b.n	805199e <_malloc_r+0x1e>
 80519d4:	680b      	ldr	r3, [r1, #0]
 80519d6:	1b5b      	subs	r3, r3, r5
 80519d8:	d418      	bmi.n	8051a0c <_malloc_r+0x8c>
 80519da:	2b0b      	cmp	r3, #11
 80519dc:	d90f      	bls.n	80519fe <_malloc_r+0x7e>
 80519de:	600b      	str	r3, [r1, #0]
 80519e0:	50cd      	str	r5, [r1, r3]
 80519e2:	18cc      	adds	r4, r1, r3
 80519e4:	4630      	mov	r0, r6
 80519e6:	f000 fd0f 	bl	8052408 <__malloc_unlock>
 80519ea:	f104 000b 	add.w	r0, r4, #11
 80519ee:	1d23      	adds	r3, r4, #4
 80519f0:	f020 0007 	bic.w	r0, r0, #7
 80519f4:	1ac3      	subs	r3, r0, r3
 80519f6:	d0d3      	beq.n	80519a0 <_malloc_r+0x20>
 80519f8:	425a      	negs	r2, r3
 80519fa:	50e2      	str	r2, [r4, r3]
 80519fc:	e7d0      	b.n	80519a0 <_malloc_r+0x20>
 80519fe:	428c      	cmp	r4, r1
 8051a00:	684b      	ldr	r3, [r1, #4]
 8051a02:	bf16      	itet	ne
 8051a04:	6063      	strne	r3, [r4, #4]
 8051a06:	6013      	streq	r3, [r2, #0]
 8051a08:	460c      	movne	r4, r1
 8051a0a:	e7eb      	b.n	80519e4 <_malloc_r+0x64>
 8051a0c:	460c      	mov	r4, r1
 8051a0e:	6849      	ldr	r1, [r1, #4]
 8051a10:	e7cc      	b.n	80519ac <_malloc_r+0x2c>
 8051a12:	1cc4      	adds	r4, r0, #3
 8051a14:	f024 0403 	bic.w	r4, r4, #3
 8051a18:	42a0      	cmp	r0, r4
 8051a1a:	d005      	beq.n	8051a28 <_malloc_r+0xa8>
 8051a1c:	1a21      	subs	r1, r4, r0
 8051a1e:	4630      	mov	r0, r6
 8051a20:	f000 fc22 	bl	8052268 <_sbrk_r>
 8051a24:	3001      	adds	r0, #1
 8051a26:	d0cf      	beq.n	80519c8 <_malloc_r+0x48>
 8051a28:	6025      	str	r5, [r4, #0]
 8051a2a:	e7db      	b.n	80519e4 <_malloc_r+0x64>
 8051a2c:	20003d8c 	.word	0x20003d8c
 8051a30:	20003d90 	.word	0x20003d90

08051a34 <__ssputs_r>:
 8051a34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8051a38:	688e      	ldr	r6, [r1, #8]
 8051a3a:	429e      	cmp	r6, r3
 8051a3c:	4682      	mov	sl, r0
 8051a3e:	460c      	mov	r4, r1
 8051a40:	4690      	mov	r8, r2
 8051a42:	4699      	mov	r9, r3
 8051a44:	d837      	bhi.n	8051ab6 <__ssputs_r+0x82>
 8051a46:	898a      	ldrh	r2, [r1, #12]
 8051a48:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8051a4c:	d031      	beq.n	8051ab2 <__ssputs_r+0x7e>
 8051a4e:	6825      	ldr	r5, [r4, #0]
 8051a50:	6909      	ldr	r1, [r1, #16]
 8051a52:	1a6f      	subs	r7, r5, r1
 8051a54:	6965      	ldr	r5, [r4, #20]
 8051a56:	2302      	movs	r3, #2
 8051a58:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8051a5c:	fb95 f5f3 	sdiv	r5, r5, r3
 8051a60:	f109 0301 	add.w	r3, r9, #1
 8051a64:	443b      	add	r3, r7
 8051a66:	429d      	cmp	r5, r3
 8051a68:	bf38      	it	cc
 8051a6a:	461d      	movcc	r5, r3
 8051a6c:	0553      	lsls	r3, r2, #21
 8051a6e:	d530      	bpl.n	8051ad2 <__ssputs_r+0x9e>
 8051a70:	4629      	mov	r1, r5
 8051a72:	f7ff ff85 	bl	8051980 <_malloc_r>
 8051a76:	4606      	mov	r6, r0
 8051a78:	b950      	cbnz	r0, 8051a90 <__ssputs_r+0x5c>
 8051a7a:	230c      	movs	r3, #12
 8051a7c:	f8ca 3000 	str.w	r3, [sl]
 8051a80:	89a3      	ldrh	r3, [r4, #12]
 8051a82:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8051a86:	81a3      	strh	r3, [r4, #12]
 8051a88:	f04f 30ff 	mov.w	r0, #4294967295
 8051a8c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8051a90:	463a      	mov	r2, r7
 8051a92:	6921      	ldr	r1, [r4, #16]
 8051a94:	f7ff fa60 	bl	8050f58 <memcpy>
 8051a98:	89a3      	ldrh	r3, [r4, #12]
 8051a9a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8051a9e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8051aa2:	81a3      	strh	r3, [r4, #12]
 8051aa4:	6126      	str	r6, [r4, #16]
 8051aa6:	6165      	str	r5, [r4, #20]
 8051aa8:	443e      	add	r6, r7
 8051aaa:	1bed      	subs	r5, r5, r7
 8051aac:	6026      	str	r6, [r4, #0]
 8051aae:	60a5      	str	r5, [r4, #8]
 8051ab0:	464e      	mov	r6, r9
 8051ab2:	454e      	cmp	r6, r9
 8051ab4:	d900      	bls.n	8051ab8 <__ssputs_r+0x84>
 8051ab6:	464e      	mov	r6, r9
 8051ab8:	4632      	mov	r2, r6
 8051aba:	4641      	mov	r1, r8
 8051abc:	6820      	ldr	r0, [r4, #0]
 8051abe:	f000 fc89 	bl	80523d4 <memmove>
 8051ac2:	68a3      	ldr	r3, [r4, #8]
 8051ac4:	1b9b      	subs	r3, r3, r6
 8051ac6:	60a3      	str	r3, [r4, #8]
 8051ac8:	6823      	ldr	r3, [r4, #0]
 8051aca:	441e      	add	r6, r3
 8051acc:	6026      	str	r6, [r4, #0]
 8051ace:	2000      	movs	r0, #0
 8051ad0:	e7dc      	b.n	8051a8c <__ssputs_r+0x58>
 8051ad2:	462a      	mov	r2, r5
 8051ad4:	f000 fc99 	bl	805240a <_realloc_r>
 8051ad8:	4606      	mov	r6, r0
 8051ada:	2800      	cmp	r0, #0
 8051adc:	d1e2      	bne.n	8051aa4 <__ssputs_r+0x70>
 8051ade:	6921      	ldr	r1, [r4, #16]
 8051ae0:	4650      	mov	r0, sl
 8051ae2:	f7ff feff 	bl	80518e4 <_free_r>
 8051ae6:	e7c8      	b.n	8051a7a <__ssputs_r+0x46>

08051ae8 <_svfiprintf_r>:
 8051ae8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8051aec:	461d      	mov	r5, r3
 8051aee:	898b      	ldrh	r3, [r1, #12]
 8051af0:	061f      	lsls	r7, r3, #24
 8051af2:	b09d      	sub	sp, #116	; 0x74
 8051af4:	4680      	mov	r8, r0
 8051af6:	460c      	mov	r4, r1
 8051af8:	4616      	mov	r6, r2
 8051afa:	d50f      	bpl.n	8051b1c <_svfiprintf_r+0x34>
 8051afc:	690b      	ldr	r3, [r1, #16]
 8051afe:	b96b      	cbnz	r3, 8051b1c <_svfiprintf_r+0x34>
 8051b00:	2140      	movs	r1, #64	; 0x40
 8051b02:	f7ff ff3d 	bl	8051980 <_malloc_r>
 8051b06:	6020      	str	r0, [r4, #0]
 8051b08:	6120      	str	r0, [r4, #16]
 8051b0a:	b928      	cbnz	r0, 8051b18 <_svfiprintf_r+0x30>
 8051b0c:	230c      	movs	r3, #12
 8051b0e:	f8c8 3000 	str.w	r3, [r8]
 8051b12:	f04f 30ff 	mov.w	r0, #4294967295
 8051b16:	e0c8      	b.n	8051caa <_svfiprintf_r+0x1c2>
 8051b18:	2340      	movs	r3, #64	; 0x40
 8051b1a:	6163      	str	r3, [r4, #20]
 8051b1c:	2300      	movs	r3, #0
 8051b1e:	9309      	str	r3, [sp, #36]	; 0x24
 8051b20:	2320      	movs	r3, #32
 8051b22:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8051b26:	2330      	movs	r3, #48	; 0x30
 8051b28:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8051b2c:	9503      	str	r5, [sp, #12]
 8051b2e:	f04f 0b01 	mov.w	fp, #1
 8051b32:	4637      	mov	r7, r6
 8051b34:	463d      	mov	r5, r7
 8051b36:	f815 3b01 	ldrb.w	r3, [r5], #1
 8051b3a:	b10b      	cbz	r3, 8051b40 <_svfiprintf_r+0x58>
 8051b3c:	2b25      	cmp	r3, #37	; 0x25
 8051b3e:	d13e      	bne.n	8051bbe <_svfiprintf_r+0xd6>
 8051b40:	ebb7 0a06 	subs.w	sl, r7, r6
 8051b44:	d00b      	beq.n	8051b5e <_svfiprintf_r+0x76>
 8051b46:	4653      	mov	r3, sl
 8051b48:	4632      	mov	r2, r6
 8051b4a:	4621      	mov	r1, r4
 8051b4c:	4640      	mov	r0, r8
 8051b4e:	f7ff ff71 	bl	8051a34 <__ssputs_r>
 8051b52:	3001      	adds	r0, #1
 8051b54:	f000 80a4 	beq.w	8051ca0 <_svfiprintf_r+0x1b8>
 8051b58:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8051b5a:	4453      	add	r3, sl
 8051b5c:	9309      	str	r3, [sp, #36]	; 0x24
 8051b5e:	783b      	ldrb	r3, [r7, #0]
 8051b60:	2b00      	cmp	r3, #0
 8051b62:	f000 809d 	beq.w	8051ca0 <_svfiprintf_r+0x1b8>
 8051b66:	2300      	movs	r3, #0
 8051b68:	f04f 32ff 	mov.w	r2, #4294967295
 8051b6c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8051b70:	9304      	str	r3, [sp, #16]
 8051b72:	9307      	str	r3, [sp, #28]
 8051b74:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8051b78:	931a      	str	r3, [sp, #104]	; 0x68
 8051b7a:	462f      	mov	r7, r5
 8051b7c:	2205      	movs	r2, #5
 8051b7e:	f817 1b01 	ldrb.w	r1, [r7], #1
 8051b82:	4850      	ldr	r0, [pc, #320]	; (8051cc4 <_svfiprintf_r+0x1dc>)
 8051b84:	f7ee fc5c 	bl	8040440 <memchr>
 8051b88:	9b04      	ldr	r3, [sp, #16]
 8051b8a:	b9d0      	cbnz	r0, 8051bc2 <_svfiprintf_r+0xda>
 8051b8c:	06d9      	lsls	r1, r3, #27
 8051b8e:	bf44      	itt	mi
 8051b90:	2220      	movmi	r2, #32
 8051b92:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8051b96:	071a      	lsls	r2, r3, #28
 8051b98:	bf44      	itt	mi
 8051b9a:	222b      	movmi	r2, #43	; 0x2b
 8051b9c:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8051ba0:	782a      	ldrb	r2, [r5, #0]
 8051ba2:	2a2a      	cmp	r2, #42	; 0x2a
 8051ba4:	d015      	beq.n	8051bd2 <_svfiprintf_r+0xea>
 8051ba6:	9a07      	ldr	r2, [sp, #28]
 8051ba8:	462f      	mov	r7, r5
 8051baa:	2000      	movs	r0, #0
 8051bac:	250a      	movs	r5, #10
 8051bae:	4639      	mov	r1, r7
 8051bb0:	f811 3b01 	ldrb.w	r3, [r1], #1
 8051bb4:	3b30      	subs	r3, #48	; 0x30
 8051bb6:	2b09      	cmp	r3, #9
 8051bb8:	d94d      	bls.n	8051c56 <_svfiprintf_r+0x16e>
 8051bba:	b1b8      	cbz	r0, 8051bec <_svfiprintf_r+0x104>
 8051bbc:	e00f      	b.n	8051bde <_svfiprintf_r+0xf6>
 8051bbe:	462f      	mov	r7, r5
 8051bc0:	e7b8      	b.n	8051b34 <_svfiprintf_r+0x4c>
 8051bc2:	4a40      	ldr	r2, [pc, #256]	; (8051cc4 <_svfiprintf_r+0x1dc>)
 8051bc4:	1a80      	subs	r0, r0, r2
 8051bc6:	fa0b f000 	lsl.w	r0, fp, r0
 8051bca:	4318      	orrs	r0, r3
 8051bcc:	9004      	str	r0, [sp, #16]
 8051bce:	463d      	mov	r5, r7
 8051bd0:	e7d3      	b.n	8051b7a <_svfiprintf_r+0x92>
 8051bd2:	9a03      	ldr	r2, [sp, #12]
 8051bd4:	1d11      	adds	r1, r2, #4
 8051bd6:	6812      	ldr	r2, [r2, #0]
 8051bd8:	9103      	str	r1, [sp, #12]
 8051bda:	2a00      	cmp	r2, #0
 8051bdc:	db01      	blt.n	8051be2 <_svfiprintf_r+0xfa>
 8051bde:	9207      	str	r2, [sp, #28]
 8051be0:	e004      	b.n	8051bec <_svfiprintf_r+0x104>
 8051be2:	4252      	negs	r2, r2
 8051be4:	f043 0302 	orr.w	r3, r3, #2
 8051be8:	9207      	str	r2, [sp, #28]
 8051bea:	9304      	str	r3, [sp, #16]
 8051bec:	783b      	ldrb	r3, [r7, #0]
 8051bee:	2b2e      	cmp	r3, #46	; 0x2e
 8051bf0:	d10c      	bne.n	8051c0c <_svfiprintf_r+0x124>
 8051bf2:	787b      	ldrb	r3, [r7, #1]
 8051bf4:	2b2a      	cmp	r3, #42	; 0x2a
 8051bf6:	d133      	bne.n	8051c60 <_svfiprintf_r+0x178>
 8051bf8:	9b03      	ldr	r3, [sp, #12]
 8051bfa:	1d1a      	adds	r2, r3, #4
 8051bfc:	681b      	ldr	r3, [r3, #0]
 8051bfe:	9203      	str	r2, [sp, #12]
 8051c00:	2b00      	cmp	r3, #0
 8051c02:	bfb8      	it	lt
 8051c04:	f04f 33ff 	movlt.w	r3, #4294967295
 8051c08:	3702      	adds	r7, #2
 8051c0a:	9305      	str	r3, [sp, #20]
 8051c0c:	4d2e      	ldr	r5, [pc, #184]	; (8051cc8 <_svfiprintf_r+0x1e0>)
 8051c0e:	7839      	ldrb	r1, [r7, #0]
 8051c10:	2203      	movs	r2, #3
 8051c12:	4628      	mov	r0, r5
 8051c14:	f7ee fc14 	bl	8040440 <memchr>
 8051c18:	b138      	cbz	r0, 8051c2a <_svfiprintf_r+0x142>
 8051c1a:	2340      	movs	r3, #64	; 0x40
 8051c1c:	1b40      	subs	r0, r0, r5
 8051c1e:	fa03 f000 	lsl.w	r0, r3, r0
 8051c22:	9b04      	ldr	r3, [sp, #16]
 8051c24:	4303      	orrs	r3, r0
 8051c26:	3701      	adds	r7, #1
 8051c28:	9304      	str	r3, [sp, #16]
 8051c2a:	7839      	ldrb	r1, [r7, #0]
 8051c2c:	4827      	ldr	r0, [pc, #156]	; (8051ccc <_svfiprintf_r+0x1e4>)
 8051c2e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8051c32:	2206      	movs	r2, #6
 8051c34:	1c7e      	adds	r6, r7, #1
 8051c36:	f7ee fc03 	bl	8040440 <memchr>
 8051c3a:	2800      	cmp	r0, #0
 8051c3c:	d038      	beq.n	8051cb0 <_svfiprintf_r+0x1c8>
 8051c3e:	4b24      	ldr	r3, [pc, #144]	; (8051cd0 <_svfiprintf_r+0x1e8>)
 8051c40:	bb13      	cbnz	r3, 8051c88 <_svfiprintf_r+0x1a0>
 8051c42:	9b03      	ldr	r3, [sp, #12]
 8051c44:	3307      	adds	r3, #7
 8051c46:	f023 0307 	bic.w	r3, r3, #7
 8051c4a:	3308      	adds	r3, #8
 8051c4c:	9303      	str	r3, [sp, #12]
 8051c4e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8051c50:	444b      	add	r3, r9
 8051c52:	9309      	str	r3, [sp, #36]	; 0x24
 8051c54:	e76d      	b.n	8051b32 <_svfiprintf_r+0x4a>
 8051c56:	fb05 3202 	mla	r2, r5, r2, r3
 8051c5a:	2001      	movs	r0, #1
 8051c5c:	460f      	mov	r7, r1
 8051c5e:	e7a6      	b.n	8051bae <_svfiprintf_r+0xc6>
 8051c60:	2300      	movs	r3, #0
 8051c62:	3701      	adds	r7, #1
 8051c64:	9305      	str	r3, [sp, #20]
 8051c66:	4619      	mov	r1, r3
 8051c68:	250a      	movs	r5, #10
 8051c6a:	4638      	mov	r0, r7
 8051c6c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8051c70:	3a30      	subs	r2, #48	; 0x30
 8051c72:	2a09      	cmp	r2, #9
 8051c74:	d903      	bls.n	8051c7e <_svfiprintf_r+0x196>
 8051c76:	2b00      	cmp	r3, #0
 8051c78:	d0c8      	beq.n	8051c0c <_svfiprintf_r+0x124>
 8051c7a:	9105      	str	r1, [sp, #20]
 8051c7c:	e7c6      	b.n	8051c0c <_svfiprintf_r+0x124>
 8051c7e:	fb05 2101 	mla	r1, r5, r1, r2
 8051c82:	2301      	movs	r3, #1
 8051c84:	4607      	mov	r7, r0
 8051c86:	e7f0      	b.n	8051c6a <_svfiprintf_r+0x182>
 8051c88:	ab03      	add	r3, sp, #12
 8051c8a:	9300      	str	r3, [sp, #0]
 8051c8c:	4622      	mov	r2, r4
 8051c8e:	4b11      	ldr	r3, [pc, #68]	; (8051cd4 <_svfiprintf_r+0x1ec>)
 8051c90:	a904      	add	r1, sp, #16
 8051c92:	4640      	mov	r0, r8
 8051c94:	f3af 8000 	nop.w
 8051c98:	f1b0 3fff 	cmp.w	r0, #4294967295
 8051c9c:	4681      	mov	r9, r0
 8051c9e:	d1d6      	bne.n	8051c4e <_svfiprintf_r+0x166>
 8051ca0:	89a3      	ldrh	r3, [r4, #12]
 8051ca2:	065b      	lsls	r3, r3, #25
 8051ca4:	f53f af35 	bmi.w	8051b12 <_svfiprintf_r+0x2a>
 8051ca8:	9809      	ldr	r0, [sp, #36]	; 0x24
 8051caa:	b01d      	add	sp, #116	; 0x74
 8051cac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8051cb0:	ab03      	add	r3, sp, #12
 8051cb2:	9300      	str	r3, [sp, #0]
 8051cb4:	4622      	mov	r2, r4
 8051cb6:	4b07      	ldr	r3, [pc, #28]	; (8051cd4 <_svfiprintf_r+0x1ec>)
 8051cb8:	a904      	add	r1, sp, #16
 8051cba:	4640      	mov	r0, r8
 8051cbc:	f000 f9c2 	bl	8052044 <_printf_i>
 8051cc0:	e7ea      	b.n	8051c98 <_svfiprintf_r+0x1b0>
 8051cc2:	bf00      	nop
 8051cc4:	08053bd2 	.word	0x08053bd2
 8051cc8:	08053bd8 	.word	0x08053bd8
 8051ccc:	08053bdc 	.word	0x08053bdc
 8051cd0:	00000000 	.word	0x00000000
 8051cd4:	08051a35 	.word	0x08051a35

08051cd8 <__sfputc_r>:
 8051cd8:	6893      	ldr	r3, [r2, #8]
 8051cda:	3b01      	subs	r3, #1
 8051cdc:	2b00      	cmp	r3, #0
 8051cde:	b410      	push	{r4}
 8051ce0:	6093      	str	r3, [r2, #8]
 8051ce2:	da08      	bge.n	8051cf6 <__sfputc_r+0x1e>
 8051ce4:	6994      	ldr	r4, [r2, #24]
 8051ce6:	42a3      	cmp	r3, r4
 8051ce8:	db01      	blt.n	8051cee <__sfputc_r+0x16>
 8051cea:	290a      	cmp	r1, #10
 8051cec:	d103      	bne.n	8051cf6 <__sfputc_r+0x1e>
 8051cee:	f85d 4b04 	ldr.w	r4, [sp], #4
 8051cf2:	f7ff bb3b 	b.w	805136c <__swbuf_r>
 8051cf6:	6813      	ldr	r3, [r2, #0]
 8051cf8:	1c58      	adds	r0, r3, #1
 8051cfa:	6010      	str	r0, [r2, #0]
 8051cfc:	7019      	strb	r1, [r3, #0]
 8051cfe:	4608      	mov	r0, r1
 8051d00:	f85d 4b04 	ldr.w	r4, [sp], #4
 8051d04:	4770      	bx	lr

08051d06 <__sfputs_r>:
 8051d06:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8051d08:	4606      	mov	r6, r0
 8051d0a:	460f      	mov	r7, r1
 8051d0c:	4614      	mov	r4, r2
 8051d0e:	18d5      	adds	r5, r2, r3
 8051d10:	42ac      	cmp	r4, r5
 8051d12:	d101      	bne.n	8051d18 <__sfputs_r+0x12>
 8051d14:	2000      	movs	r0, #0
 8051d16:	e007      	b.n	8051d28 <__sfputs_r+0x22>
 8051d18:	463a      	mov	r2, r7
 8051d1a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8051d1e:	4630      	mov	r0, r6
 8051d20:	f7ff ffda 	bl	8051cd8 <__sfputc_r>
 8051d24:	1c43      	adds	r3, r0, #1
 8051d26:	d1f3      	bne.n	8051d10 <__sfputs_r+0xa>
 8051d28:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08051d2c <_vfiprintf_r>:
 8051d2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8051d30:	460c      	mov	r4, r1
 8051d32:	b09d      	sub	sp, #116	; 0x74
 8051d34:	4617      	mov	r7, r2
 8051d36:	461d      	mov	r5, r3
 8051d38:	4606      	mov	r6, r0
 8051d3a:	b118      	cbz	r0, 8051d44 <_vfiprintf_r+0x18>
 8051d3c:	6983      	ldr	r3, [r0, #24]
 8051d3e:	b90b      	cbnz	r3, 8051d44 <_vfiprintf_r+0x18>
 8051d40:	f7ff fcc4 	bl	80516cc <__sinit>
 8051d44:	4b7c      	ldr	r3, [pc, #496]	; (8051f38 <_vfiprintf_r+0x20c>)
 8051d46:	429c      	cmp	r4, r3
 8051d48:	d158      	bne.n	8051dfc <_vfiprintf_r+0xd0>
 8051d4a:	6874      	ldr	r4, [r6, #4]
 8051d4c:	89a3      	ldrh	r3, [r4, #12]
 8051d4e:	0718      	lsls	r0, r3, #28
 8051d50:	d55e      	bpl.n	8051e10 <_vfiprintf_r+0xe4>
 8051d52:	6923      	ldr	r3, [r4, #16]
 8051d54:	2b00      	cmp	r3, #0
 8051d56:	d05b      	beq.n	8051e10 <_vfiprintf_r+0xe4>
 8051d58:	2300      	movs	r3, #0
 8051d5a:	9309      	str	r3, [sp, #36]	; 0x24
 8051d5c:	2320      	movs	r3, #32
 8051d5e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8051d62:	2330      	movs	r3, #48	; 0x30
 8051d64:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8051d68:	9503      	str	r5, [sp, #12]
 8051d6a:	f04f 0b01 	mov.w	fp, #1
 8051d6e:	46b8      	mov	r8, r7
 8051d70:	4645      	mov	r5, r8
 8051d72:	f815 3b01 	ldrb.w	r3, [r5], #1
 8051d76:	b10b      	cbz	r3, 8051d7c <_vfiprintf_r+0x50>
 8051d78:	2b25      	cmp	r3, #37	; 0x25
 8051d7a:	d154      	bne.n	8051e26 <_vfiprintf_r+0xfa>
 8051d7c:	ebb8 0a07 	subs.w	sl, r8, r7
 8051d80:	d00b      	beq.n	8051d9a <_vfiprintf_r+0x6e>
 8051d82:	4653      	mov	r3, sl
 8051d84:	463a      	mov	r2, r7
 8051d86:	4621      	mov	r1, r4
 8051d88:	4630      	mov	r0, r6
 8051d8a:	f7ff ffbc 	bl	8051d06 <__sfputs_r>
 8051d8e:	3001      	adds	r0, #1
 8051d90:	f000 80c2 	beq.w	8051f18 <_vfiprintf_r+0x1ec>
 8051d94:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8051d96:	4453      	add	r3, sl
 8051d98:	9309      	str	r3, [sp, #36]	; 0x24
 8051d9a:	f898 3000 	ldrb.w	r3, [r8]
 8051d9e:	2b00      	cmp	r3, #0
 8051da0:	f000 80ba 	beq.w	8051f18 <_vfiprintf_r+0x1ec>
 8051da4:	2300      	movs	r3, #0
 8051da6:	f04f 32ff 	mov.w	r2, #4294967295
 8051daa:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8051dae:	9304      	str	r3, [sp, #16]
 8051db0:	9307      	str	r3, [sp, #28]
 8051db2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8051db6:	931a      	str	r3, [sp, #104]	; 0x68
 8051db8:	46a8      	mov	r8, r5
 8051dba:	2205      	movs	r2, #5
 8051dbc:	f818 1b01 	ldrb.w	r1, [r8], #1
 8051dc0:	485e      	ldr	r0, [pc, #376]	; (8051f3c <_vfiprintf_r+0x210>)
 8051dc2:	f7ee fb3d 	bl	8040440 <memchr>
 8051dc6:	9b04      	ldr	r3, [sp, #16]
 8051dc8:	bb78      	cbnz	r0, 8051e2a <_vfiprintf_r+0xfe>
 8051dca:	06d9      	lsls	r1, r3, #27
 8051dcc:	bf44      	itt	mi
 8051dce:	2220      	movmi	r2, #32
 8051dd0:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8051dd4:	071a      	lsls	r2, r3, #28
 8051dd6:	bf44      	itt	mi
 8051dd8:	222b      	movmi	r2, #43	; 0x2b
 8051dda:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8051dde:	782a      	ldrb	r2, [r5, #0]
 8051de0:	2a2a      	cmp	r2, #42	; 0x2a
 8051de2:	d02a      	beq.n	8051e3a <_vfiprintf_r+0x10e>
 8051de4:	9a07      	ldr	r2, [sp, #28]
 8051de6:	46a8      	mov	r8, r5
 8051de8:	2000      	movs	r0, #0
 8051dea:	250a      	movs	r5, #10
 8051dec:	4641      	mov	r1, r8
 8051dee:	f811 3b01 	ldrb.w	r3, [r1], #1
 8051df2:	3b30      	subs	r3, #48	; 0x30
 8051df4:	2b09      	cmp	r3, #9
 8051df6:	d969      	bls.n	8051ecc <_vfiprintf_r+0x1a0>
 8051df8:	b360      	cbz	r0, 8051e54 <_vfiprintf_r+0x128>
 8051dfa:	e024      	b.n	8051e46 <_vfiprintf_r+0x11a>
 8051dfc:	4b50      	ldr	r3, [pc, #320]	; (8051f40 <_vfiprintf_r+0x214>)
 8051dfe:	429c      	cmp	r4, r3
 8051e00:	d101      	bne.n	8051e06 <_vfiprintf_r+0xda>
 8051e02:	68b4      	ldr	r4, [r6, #8]
 8051e04:	e7a2      	b.n	8051d4c <_vfiprintf_r+0x20>
 8051e06:	4b4f      	ldr	r3, [pc, #316]	; (8051f44 <_vfiprintf_r+0x218>)
 8051e08:	429c      	cmp	r4, r3
 8051e0a:	bf08      	it	eq
 8051e0c:	68f4      	ldreq	r4, [r6, #12]
 8051e0e:	e79d      	b.n	8051d4c <_vfiprintf_r+0x20>
 8051e10:	4621      	mov	r1, r4
 8051e12:	4630      	mov	r0, r6
 8051e14:	f7ff fafc 	bl	8051410 <__swsetup_r>
 8051e18:	2800      	cmp	r0, #0
 8051e1a:	d09d      	beq.n	8051d58 <_vfiprintf_r+0x2c>
 8051e1c:	f04f 30ff 	mov.w	r0, #4294967295
 8051e20:	b01d      	add	sp, #116	; 0x74
 8051e22:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8051e26:	46a8      	mov	r8, r5
 8051e28:	e7a2      	b.n	8051d70 <_vfiprintf_r+0x44>
 8051e2a:	4a44      	ldr	r2, [pc, #272]	; (8051f3c <_vfiprintf_r+0x210>)
 8051e2c:	1a80      	subs	r0, r0, r2
 8051e2e:	fa0b f000 	lsl.w	r0, fp, r0
 8051e32:	4318      	orrs	r0, r3
 8051e34:	9004      	str	r0, [sp, #16]
 8051e36:	4645      	mov	r5, r8
 8051e38:	e7be      	b.n	8051db8 <_vfiprintf_r+0x8c>
 8051e3a:	9a03      	ldr	r2, [sp, #12]
 8051e3c:	1d11      	adds	r1, r2, #4
 8051e3e:	6812      	ldr	r2, [r2, #0]
 8051e40:	9103      	str	r1, [sp, #12]
 8051e42:	2a00      	cmp	r2, #0
 8051e44:	db01      	blt.n	8051e4a <_vfiprintf_r+0x11e>
 8051e46:	9207      	str	r2, [sp, #28]
 8051e48:	e004      	b.n	8051e54 <_vfiprintf_r+0x128>
 8051e4a:	4252      	negs	r2, r2
 8051e4c:	f043 0302 	orr.w	r3, r3, #2
 8051e50:	9207      	str	r2, [sp, #28]
 8051e52:	9304      	str	r3, [sp, #16]
 8051e54:	f898 3000 	ldrb.w	r3, [r8]
 8051e58:	2b2e      	cmp	r3, #46	; 0x2e
 8051e5a:	d10e      	bne.n	8051e7a <_vfiprintf_r+0x14e>
 8051e5c:	f898 3001 	ldrb.w	r3, [r8, #1]
 8051e60:	2b2a      	cmp	r3, #42	; 0x2a
 8051e62:	d138      	bne.n	8051ed6 <_vfiprintf_r+0x1aa>
 8051e64:	9b03      	ldr	r3, [sp, #12]
 8051e66:	1d1a      	adds	r2, r3, #4
 8051e68:	681b      	ldr	r3, [r3, #0]
 8051e6a:	9203      	str	r2, [sp, #12]
 8051e6c:	2b00      	cmp	r3, #0
 8051e6e:	bfb8      	it	lt
 8051e70:	f04f 33ff 	movlt.w	r3, #4294967295
 8051e74:	f108 0802 	add.w	r8, r8, #2
 8051e78:	9305      	str	r3, [sp, #20]
 8051e7a:	4d33      	ldr	r5, [pc, #204]	; (8051f48 <_vfiprintf_r+0x21c>)
 8051e7c:	f898 1000 	ldrb.w	r1, [r8]
 8051e80:	2203      	movs	r2, #3
 8051e82:	4628      	mov	r0, r5
 8051e84:	f7ee fadc 	bl	8040440 <memchr>
 8051e88:	b140      	cbz	r0, 8051e9c <_vfiprintf_r+0x170>
 8051e8a:	2340      	movs	r3, #64	; 0x40
 8051e8c:	1b40      	subs	r0, r0, r5
 8051e8e:	fa03 f000 	lsl.w	r0, r3, r0
 8051e92:	9b04      	ldr	r3, [sp, #16]
 8051e94:	4303      	orrs	r3, r0
 8051e96:	f108 0801 	add.w	r8, r8, #1
 8051e9a:	9304      	str	r3, [sp, #16]
 8051e9c:	f898 1000 	ldrb.w	r1, [r8]
 8051ea0:	482a      	ldr	r0, [pc, #168]	; (8051f4c <_vfiprintf_r+0x220>)
 8051ea2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8051ea6:	2206      	movs	r2, #6
 8051ea8:	f108 0701 	add.w	r7, r8, #1
 8051eac:	f7ee fac8 	bl	8040440 <memchr>
 8051eb0:	2800      	cmp	r0, #0
 8051eb2:	d037      	beq.n	8051f24 <_vfiprintf_r+0x1f8>
 8051eb4:	4b26      	ldr	r3, [pc, #152]	; (8051f50 <_vfiprintf_r+0x224>)
 8051eb6:	bb1b      	cbnz	r3, 8051f00 <_vfiprintf_r+0x1d4>
 8051eb8:	9b03      	ldr	r3, [sp, #12]
 8051eba:	3307      	adds	r3, #7
 8051ebc:	f023 0307 	bic.w	r3, r3, #7
 8051ec0:	3308      	adds	r3, #8
 8051ec2:	9303      	str	r3, [sp, #12]
 8051ec4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8051ec6:	444b      	add	r3, r9
 8051ec8:	9309      	str	r3, [sp, #36]	; 0x24
 8051eca:	e750      	b.n	8051d6e <_vfiprintf_r+0x42>
 8051ecc:	fb05 3202 	mla	r2, r5, r2, r3
 8051ed0:	2001      	movs	r0, #1
 8051ed2:	4688      	mov	r8, r1
 8051ed4:	e78a      	b.n	8051dec <_vfiprintf_r+0xc0>
 8051ed6:	2300      	movs	r3, #0
 8051ed8:	f108 0801 	add.w	r8, r8, #1
 8051edc:	9305      	str	r3, [sp, #20]
 8051ede:	4619      	mov	r1, r3
 8051ee0:	250a      	movs	r5, #10
 8051ee2:	4640      	mov	r0, r8
 8051ee4:	f810 2b01 	ldrb.w	r2, [r0], #1
 8051ee8:	3a30      	subs	r2, #48	; 0x30
 8051eea:	2a09      	cmp	r2, #9
 8051eec:	d903      	bls.n	8051ef6 <_vfiprintf_r+0x1ca>
 8051eee:	2b00      	cmp	r3, #0
 8051ef0:	d0c3      	beq.n	8051e7a <_vfiprintf_r+0x14e>
 8051ef2:	9105      	str	r1, [sp, #20]
 8051ef4:	e7c1      	b.n	8051e7a <_vfiprintf_r+0x14e>
 8051ef6:	fb05 2101 	mla	r1, r5, r1, r2
 8051efa:	2301      	movs	r3, #1
 8051efc:	4680      	mov	r8, r0
 8051efe:	e7f0      	b.n	8051ee2 <_vfiprintf_r+0x1b6>
 8051f00:	ab03      	add	r3, sp, #12
 8051f02:	9300      	str	r3, [sp, #0]
 8051f04:	4622      	mov	r2, r4
 8051f06:	4b13      	ldr	r3, [pc, #76]	; (8051f54 <_vfiprintf_r+0x228>)
 8051f08:	a904      	add	r1, sp, #16
 8051f0a:	4630      	mov	r0, r6
 8051f0c:	f3af 8000 	nop.w
 8051f10:	f1b0 3fff 	cmp.w	r0, #4294967295
 8051f14:	4681      	mov	r9, r0
 8051f16:	d1d5      	bne.n	8051ec4 <_vfiprintf_r+0x198>
 8051f18:	89a3      	ldrh	r3, [r4, #12]
 8051f1a:	065b      	lsls	r3, r3, #25
 8051f1c:	f53f af7e 	bmi.w	8051e1c <_vfiprintf_r+0xf0>
 8051f20:	9809      	ldr	r0, [sp, #36]	; 0x24
 8051f22:	e77d      	b.n	8051e20 <_vfiprintf_r+0xf4>
 8051f24:	ab03      	add	r3, sp, #12
 8051f26:	9300      	str	r3, [sp, #0]
 8051f28:	4622      	mov	r2, r4
 8051f2a:	4b0a      	ldr	r3, [pc, #40]	; (8051f54 <_vfiprintf_r+0x228>)
 8051f2c:	a904      	add	r1, sp, #16
 8051f2e:	4630      	mov	r0, r6
 8051f30:	f000 f888 	bl	8052044 <_printf_i>
 8051f34:	e7ec      	b.n	8051f10 <_vfiprintf_r+0x1e4>
 8051f36:	bf00      	nop
 8051f38:	08053b8c 	.word	0x08053b8c
 8051f3c:	08053bd2 	.word	0x08053bd2
 8051f40:	08053bac 	.word	0x08053bac
 8051f44:	08053b6c 	.word	0x08053b6c
 8051f48:	08053bd8 	.word	0x08053bd8
 8051f4c:	08053bdc 	.word	0x08053bdc
 8051f50:	00000000 	.word	0x00000000
 8051f54:	08051d07 	.word	0x08051d07

08051f58 <_printf_common>:
 8051f58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8051f5c:	4691      	mov	r9, r2
 8051f5e:	461f      	mov	r7, r3
 8051f60:	688a      	ldr	r2, [r1, #8]
 8051f62:	690b      	ldr	r3, [r1, #16]
 8051f64:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8051f68:	4293      	cmp	r3, r2
 8051f6a:	bfb8      	it	lt
 8051f6c:	4613      	movlt	r3, r2
 8051f6e:	f8c9 3000 	str.w	r3, [r9]
 8051f72:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8051f76:	4606      	mov	r6, r0
 8051f78:	460c      	mov	r4, r1
 8051f7a:	b112      	cbz	r2, 8051f82 <_printf_common+0x2a>
 8051f7c:	3301      	adds	r3, #1
 8051f7e:	f8c9 3000 	str.w	r3, [r9]
 8051f82:	6823      	ldr	r3, [r4, #0]
 8051f84:	0699      	lsls	r1, r3, #26
 8051f86:	bf42      	ittt	mi
 8051f88:	f8d9 3000 	ldrmi.w	r3, [r9]
 8051f8c:	3302      	addmi	r3, #2
 8051f8e:	f8c9 3000 	strmi.w	r3, [r9]
 8051f92:	6825      	ldr	r5, [r4, #0]
 8051f94:	f015 0506 	ands.w	r5, r5, #6
 8051f98:	d107      	bne.n	8051faa <_printf_common+0x52>
 8051f9a:	f104 0a19 	add.w	sl, r4, #25
 8051f9e:	68e3      	ldr	r3, [r4, #12]
 8051fa0:	f8d9 2000 	ldr.w	r2, [r9]
 8051fa4:	1a9b      	subs	r3, r3, r2
 8051fa6:	42ab      	cmp	r3, r5
 8051fa8:	dc28      	bgt.n	8051ffc <_printf_common+0xa4>
 8051faa:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8051fae:	6822      	ldr	r2, [r4, #0]
 8051fb0:	3300      	adds	r3, #0
 8051fb2:	bf18      	it	ne
 8051fb4:	2301      	movne	r3, #1
 8051fb6:	0692      	lsls	r2, r2, #26
 8051fb8:	d42d      	bmi.n	8052016 <_printf_common+0xbe>
 8051fba:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8051fbe:	4639      	mov	r1, r7
 8051fc0:	4630      	mov	r0, r6
 8051fc2:	47c0      	blx	r8
 8051fc4:	3001      	adds	r0, #1
 8051fc6:	d020      	beq.n	805200a <_printf_common+0xb2>
 8051fc8:	6823      	ldr	r3, [r4, #0]
 8051fca:	68e5      	ldr	r5, [r4, #12]
 8051fcc:	f8d9 2000 	ldr.w	r2, [r9]
 8051fd0:	f003 0306 	and.w	r3, r3, #6
 8051fd4:	2b04      	cmp	r3, #4
 8051fd6:	bf08      	it	eq
 8051fd8:	1aad      	subeq	r5, r5, r2
 8051fda:	68a3      	ldr	r3, [r4, #8]
 8051fdc:	6922      	ldr	r2, [r4, #16]
 8051fde:	bf0c      	ite	eq
 8051fe0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8051fe4:	2500      	movne	r5, #0
 8051fe6:	4293      	cmp	r3, r2
 8051fe8:	bfc4      	itt	gt
 8051fea:	1a9b      	subgt	r3, r3, r2
 8051fec:	18ed      	addgt	r5, r5, r3
 8051fee:	f04f 0900 	mov.w	r9, #0
 8051ff2:	341a      	adds	r4, #26
 8051ff4:	454d      	cmp	r5, r9
 8051ff6:	d11a      	bne.n	805202e <_printf_common+0xd6>
 8051ff8:	2000      	movs	r0, #0
 8051ffa:	e008      	b.n	805200e <_printf_common+0xb6>
 8051ffc:	2301      	movs	r3, #1
 8051ffe:	4652      	mov	r2, sl
 8052000:	4639      	mov	r1, r7
 8052002:	4630      	mov	r0, r6
 8052004:	47c0      	blx	r8
 8052006:	3001      	adds	r0, #1
 8052008:	d103      	bne.n	8052012 <_printf_common+0xba>
 805200a:	f04f 30ff 	mov.w	r0, #4294967295
 805200e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8052012:	3501      	adds	r5, #1
 8052014:	e7c3      	b.n	8051f9e <_printf_common+0x46>
 8052016:	18e1      	adds	r1, r4, r3
 8052018:	1c5a      	adds	r2, r3, #1
 805201a:	2030      	movs	r0, #48	; 0x30
 805201c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8052020:	4422      	add	r2, r4
 8052022:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8052026:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 805202a:	3302      	adds	r3, #2
 805202c:	e7c5      	b.n	8051fba <_printf_common+0x62>
 805202e:	2301      	movs	r3, #1
 8052030:	4622      	mov	r2, r4
 8052032:	4639      	mov	r1, r7
 8052034:	4630      	mov	r0, r6
 8052036:	47c0      	blx	r8
 8052038:	3001      	adds	r0, #1
 805203a:	d0e6      	beq.n	805200a <_printf_common+0xb2>
 805203c:	f109 0901 	add.w	r9, r9, #1
 8052040:	e7d8      	b.n	8051ff4 <_printf_common+0x9c>
	...

08052044 <_printf_i>:
 8052044:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8052048:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 805204c:	460c      	mov	r4, r1
 805204e:	7e09      	ldrb	r1, [r1, #24]
 8052050:	b085      	sub	sp, #20
 8052052:	296e      	cmp	r1, #110	; 0x6e
 8052054:	4617      	mov	r7, r2
 8052056:	4606      	mov	r6, r0
 8052058:	4698      	mov	r8, r3
 805205a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 805205c:	f000 80b3 	beq.w	80521c6 <_printf_i+0x182>
 8052060:	d822      	bhi.n	80520a8 <_printf_i+0x64>
 8052062:	2963      	cmp	r1, #99	; 0x63
 8052064:	d036      	beq.n	80520d4 <_printf_i+0x90>
 8052066:	d80a      	bhi.n	805207e <_printf_i+0x3a>
 8052068:	2900      	cmp	r1, #0
 805206a:	f000 80b9 	beq.w	80521e0 <_printf_i+0x19c>
 805206e:	2958      	cmp	r1, #88	; 0x58
 8052070:	f000 8083 	beq.w	805217a <_printf_i+0x136>
 8052074:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8052078:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 805207c:	e032      	b.n	80520e4 <_printf_i+0xa0>
 805207e:	2964      	cmp	r1, #100	; 0x64
 8052080:	d001      	beq.n	8052086 <_printf_i+0x42>
 8052082:	2969      	cmp	r1, #105	; 0x69
 8052084:	d1f6      	bne.n	8052074 <_printf_i+0x30>
 8052086:	6820      	ldr	r0, [r4, #0]
 8052088:	6813      	ldr	r3, [r2, #0]
 805208a:	0605      	lsls	r5, r0, #24
 805208c:	f103 0104 	add.w	r1, r3, #4
 8052090:	d52a      	bpl.n	80520e8 <_printf_i+0xa4>
 8052092:	681b      	ldr	r3, [r3, #0]
 8052094:	6011      	str	r1, [r2, #0]
 8052096:	2b00      	cmp	r3, #0
 8052098:	da03      	bge.n	80520a2 <_printf_i+0x5e>
 805209a:	222d      	movs	r2, #45	; 0x2d
 805209c:	425b      	negs	r3, r3
 805209e:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80520a2:	486f      	ldr	r0, [pc, #444]	; (8052260 <_printf_i+0x21c>)
 80520a4:	220a      	movs	r2, #10
 80520a6:	e039      	b.n	805211c <_printf_i+0xd8>
 80520a8:	2973      	cmp	r1, #115	; 0x73
 80520aa:	f000 809d 	beq.w	80521e8 <_printf_i+0x1a4>
 80520ae:	d808      	bhi.n	80520c2 <_printf_i+0x7e>
 80520b0:	296f      	cmp	r1, #111	; 0x6f
 80520b2:	d020      	beq.n	80520f6 <_printf_i+0xb2>
 80520b4:	2970      	cmp	r1, #112	; 0x70
 80520b6:	d1dd      	bne.n	8052074 <_printf_i+0x30>
 80520b8:	6823      	ldr	r3, [r4, #0]
 80520ba:	f043 0320 	orr.w	r3, r3, #32
 80520be:	6023      	str	r3, [r4, #0]
 80520c0:	e003      	b.n	80520ca <_printf_i+0x86>
 80520c2:	2975      	cmp	r1, #117	; 0x75
 80520c4:	d017      	beq.n	80520f6 <_printf_i+0xb2>
 80520c6:	2978      	cmp	r1, #120	; 0x78
 80520c8:	d1d4      	bne.n	8052074 <_printf_i+0x30>
 80520ca:	2378      	movs	r3, #120	; 0x78
 80520cc:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80520d0:	4864      	ldr	r0, [pc, #400]	; (8052264 <_printf_i+0x220>)
 80520d2:	e055      	b.n	8052180 <_printf_i+0x13c>
 80520d4:	6813      	ldr	r3, [r2, #0]
 80520d6:	1d19      	adds	r1, r3, #4
 80520d8:	681b      	ldr	r3, [r3, #0]
 80520da:	6011      	str	r1, [r2, #0]
 80520dc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80520e0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80520e4:	2301      	movs	r3, #1
 80520e6:	e08c      	b.n	8052202 <_printf_i+0x1be>
 80520e8:	681b      	ldr	r3, [r3, #0]
 80520ea:	6011      	str	r1, [r2, #0]
 80520ec:	f010 0f40 	tst.w	r0, #64	; 0x40
 80520f0:	bf18      	it	ne
 80520f2:	b21b      	sxthne	r3, r3
 80520f4:	e7cf      	b.n	8052096 <_printf_i+0x52>
 80520f6:	6813      	ldr	r3, [r2, #0]
 80520f8:	6825      	ldr	r5, [r4, #0]
 80520fa:	1d18      	adds	r0, r3, #4
 80520fc:	6010      	str	r0, [r2, #0]
 80520fe:	0628      	lsls	r0, r5, #24
 8052100:	d501      	bpl.n	8052106 <_printf_i+0xc2>
 8052102:	681b      	ldr	r3, [r3, #0]
 8052104:	e002      	b.n	805210c <_printf_i+0xc8>
 8052106:	0668      	lsls	r0, r5, #25
 8052108:	d5fb      	bpl.n	8052102 <_printf_i+0xbe>
 805210a:	881b      	ldrh	r3, [r3, #0]
 805210c:	4854      	ldr	r0, [pc, #336]	; (8052260 <_printf_i+0x21c>)
 805210e:	296f      	cmp	r1, #111	; 0x6f
 8052110:	bf14      	ite	ne
 8052112:	220a      	movne	r2, #10
 8052114:	2208      	moveq	r2, #8
 8052116:	2100      	movs	r1, #0
 8052118:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 805211c:	6865      	ldr	r5, [r4, #4]
 805211e:	60a5      	str	r5, [r4, #8]
 8052120:	2d00      	cmp	r5, #0
 8052122:	f2c0 8095 	blt.w	8052250 <_printf_i+0x20c>
 8052126:	6821      	ldr	r1, [r4, #0]
 8052128:	f021 0104 	bic.w	r1, r1, #4
 805212c:	6021      	str	r1, [r4, #0]
 805212e:	2b00      	cmp	r3, #0
 8052130:	d13d      	bne.n	80521ae <_printf_i+0x16a>
 8052132:	2d00      	cmp	r5, #0
 8052134:	f040 808e 	bne.w	8052254 <_printf_i+0x210>
 8052138:	4665      	mov	r5, ip
 805213a:	2a08      	cmp	r2, #8
 805213c:	d10b      	bne.n	8052156 <_printf_i+0x112>
 805213e:	6823      	ldr	r3, [r4, #0]
 8052140:	07db      	lsls	r3, r3, #31
 8052142:	d508      	bpl.n	8052156 <_printf_i+0x112>
 8052144:	6923      	ldr	r3, [r4, #16]
 8052146:	6862      	ldr	r2, [r4, #4]
 8052148:	429a      	cmp	r2, r3
 805214a:	bfde      	ittt	le
 805214c:	2330      	movle	r3, #48	; 0x30
 805214e:	f805 3c01 	strble.w	r3, [r5, #-1]
 8052152:	f105 35ff 	addle.w	r5, r5, #4294967295
 8052156:	ebac 0305 	sub.w	r3, ip, r5
 805215a:	6123      	str	r3, [r4, #16]
 805215c:	f8cd 8000 	str.w	r8, [sp]
 8052160:	463b      	mov	r3, r7
 8052162:	aa03      	add	r2, sp, #12
 8052164:	4621      	mov	r1, r4
 8052166:	4630      	mov	r0, r6
 8052168:	f7ff fef6 	bl	8051f58 <_printf_common>
 805216c:	3001      	adds	r0, #1
 805216e:	d14d      	bne.n	805220c <_printf_i+0x1c8>
 8052170:	f04f 30ff 	mov.w	r0, #4294967295
 8052174:	b005      	add	sp, #20
 8052176:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 805217a:	4839      	ldr	r0, [pc, #228]	; (8052260 <_printf_i+0x21c>)
 805217c:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8052180:	6813      	ldr	r3, [r2, #0]
 8052182:	6821      	ldr	r1, [r4, #0]
 8052184:	1d1d      	adds	r5, r3, #4
 8052186:	681b      	ldr	r3, [r3, #0]
 8052188:	6015      	str	r5, [r2, #0]
 805218a:	060a      	lsls	r2, r1, #24
 805218c:	d50b      	bpl.n	80521a6 <_printf_i+0x162>
 805218e:	07ca      	lsls	r2, r1, #31
 8052190:	bf44      	itt	mi
 8052192:	f041 0120 	orrmi.w	r1, r1, #32
 8052196:	6021      	strmi	r1, [r4, #0]
 8052198:	b91b      	cbnz	r3, 80521a2 <_printf_i+0x15e>
 805219a:	6822      	ldr	r2, [r4, #0]
 805219c:	f022 0220 	bic.w	r2, r2, #32
 80521a0:	6022      	str	r2, [r4, #0]
 80521a2:	2210      	movs	r2, #16
 80521a4:	e7b7      	b.n	8052116 <_printf_i+0xd2>
 80521a6:	064d      	lsls	r5, r1, #25
 80521a8:	bf48      	it	mi
 80521aa:	b29b      	uxthmi	r3, r3
 80521ac:	e7ef      	b.n	805218e <_printf_i+0x14a>
 80521ae:	4665      	mov	r5, ip
 80521b0:	fbb3 f1f2 	udiv	r1, r3, r2
 80521b4:	fb02 3311 	mls	r3, r2, r1, r3
 80521b8:	5cc3      	ldrb	r3, [r0, r3]
 80521ba:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80521be:	460b      	mov	r3, r1
 80521c0:	2900      	cmp	r1, #0
 80521c2:	d1f5      	bne.n	80521b0 <_printf_i+0x16c>
 80521c4:	e7b9      	b.n	805213a <_printf_i+0xf6>
 80521c6:	6813      	ldr	r3, [r2, #0]
 80521c8:	6825      	ldr	r5, [r4, #0]
 80521ca:	6961      	ldr	r1, [r4, #20]
 80521cc:	1d18      	adds	r0, r3, #4
 80521ce:	6010      	str	r0, [r2, #0]
 80521d0:	0628      	lsls	r0, r5, #24
 80521d2:	681b      	ldr	r3, [r3, #0]
 80521d4:	d501      	bpl.n	80521da <_printf_i+0x196>
 80521d6:	6019      	str	r1, [r3, #0]
 80521d8:	e002      	b.n	80521e0 <_printf_i+0x19c>
 80521da:	066a      	lsls	r2, r5, #25
 80521dc:	d5fb      	bpl.n	80521d6 <_printf_i+0x192>
 80521de:	8019      	strh	r1, [r3, #0]
 80521e0:	2300      	movs	r3, #0
 80521e2:	6123      	str	r3, [r4, #16]
 80521e4:	4665      	mov	r5, ip
 80521e6:	e7b9      	b.n	805215c <_printf_i+0x118>
 80521e8:	6813      	ldr	r3, [r2, #0]
 80521ea:	1d19      	adds	r1, r3, #4
 80521ec:	6011      	str	r1, [r2, #0]
 80521ee:	681d      	ldr	r5, [r3, #0]
 80521f0:	6862      	ldr	r2, [r4, #4]
 80521f2:	2100      	movs	r1, #0
 80521f4:	4628      	mov	r0, r5
 80521f6:	f7ee f923 	bl	8040440 <memchr>
 80521fa:	b108      	cbz	r0, 8052200 <_printf_i+0x1bc>
 80521fc:	1b40      	subs	r0, r0, r5
 80521fe:	6060      	str	r0, [r4, #4]
 8052200:	6863      	ldr	r3, [r4, #4]
 8052202:	6123      	str	r3, [r4, #16]
 8052204:	2300      	movs	r3, #0
 8052206:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 805220a:	e7a7      	b.n	805215c <_printf_i+0x118>
 805220c:	6923      	ldr	r3, [r4, #16]
 805220e:	462a      	mov	r2, r5
 8052210:	4639      	mov	r1, r7
 8052212:	4630      	mov	r0, r6
 8052214:	47c0      	blx	r8
 8052216:	3001      	adds	r0, #1
 8052218:	d0aa      	beq.n	8052170 <_printf_i+0x12c>
 805221a:	6823      	ldr	r3, [r4, #0]
 805221c:	079b      	lsls	r3, r3, #30
 805221e:	d413      	bmi.n	8052248 <_printf_i+0x204>
 8052220:	68e0      	ldr	r0, [r4, #12]
 8052222:	9b03      	ldr	r3, [sp, #12]
 8052224:	4298      	cmp	r0, r3
 8052226:	bfb8      	it	lt
 8052228:	4618      	movlt	r0, r3
 805222a:	e7a3      	b.n	8052174 <_printf_i+0x130>
 805222c:	2301      	movs	r3, #1
 805222e:	464a      	mov	r2, r9
 8052230:	4639      	mov	r1, r7
 8052232:	4630      	mov	r0, r6
 8052234:	47c0      	blx	r8
 8052236:	3001      	adds	r0, #1
 8052238:	d09a      	beq.n	8052170 <_printf_i+0x12c>
 805223a:	3501      	adds	r5, #1
 805223c:	68e3      	ldr	r3, [r4, #12]
 805223e:	9a03      	ldr	r2, [sp, #12]
 8052240:	1a9b      	subs	r3, r3, r2
 8052242:	42ab      	cmp	r3, r5
 8052244:	dcf2      	bgt.n	805222c <_printf_i+0x1e8>
 8052246:	e7eb      	b.n	8052220 <_printf_i+0x1dc>
 8052248:	2500      	movs	r5, #0
 805224a:	f104 0919 	add.w	r9, r4, #25
 805224e:	e7f5      	b.n	805223c <_printf_i+0x1f8>
 8052250:	2b00      	cmp	r3, #0
 8052252:	d1ac      	bne.n	80521ae <_printf_i+0x16a>
 8052254:	7803      	ldrb	r3, [r0, #0]
 8052256:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 805225a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 805225e:	e76c      	b.n	805213a <_printf_i+0xf6>
 8052260:	08053be3 	.word	0x08053be3
 8052264:	08053bf4 	.word	0x08053bf4

08052268 <_sbrk_r>:
 8052268:	b538      	push	{r3, r4, r5, lr}
 805226a:	4c06      	ldr	r4, [pc, #24]	; (8052284 <_sbrk_r+0x1c>)
 805226c:	2300      	movs	r3, #0
 805226e:	4605      	mov	r5, r0
 8052270:	4608      	mov	r0, r1
 8052272:	6023      	str	r3, [r4, #0]
 8052274:	f000 fa82 	bl	805277c <_sbrk>
 8052278:	1c43      	adds	r3, r0, #1
 805227a:	d102      	bne.n	8052282 <_sbrk_r+0x1a>
 805227c:	6823      	ldr	r3, [r4, #0]
 805227e:	b103      	cbz	r3, 8052282 <_sbrk_r+0x1a>
 8052280:	602b      	str	r3, [r5, #0]
 8052282:	bd38      	pop	{r3, r4, r5, pc}
 8052284:	20006330 	.word	0x20006330

08052288 <__sread>:
 8052288:	b510      	push	{r4, lr}
 805228a:	460c      	mov	r4, r1
 805228c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8052290:	f000 f8e2 	bl	8052458 <_read_r>
 8052294:	2800      	cmp	r0, #0
 8052296:	bfab      	itete	ge
 8052298:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 805229a:	89a3      	ldrhlt	r3, [r4, #12]
 805229c:	181b      	addge	r3, r3, r0
 805229e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80522a2:	bfac      	ite	ge
 80522a4:	6563      	strge	r3, [r4, #84]	; 0x54
 80522a6:	81a3      	strhlt	r3, [r4, #12]
 80522a8:	bd10      	pop	{r4, pc}

080522aa <__swrite>:
 80522aa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80522ae:	461f      	mov	r7, r3
 80522b0:	898b      	ldrh	r3, [r1, #12]
 80522b2:	05db      	lsls	r3, r3, #23
 80522b4:	4605      	mov	r5, r0
 80522b6:	460c      	mov	r4, r1
 80522b8:	4616      	mov	r6, r2
 80522ba:	d505      	bpl.n	80522c8 <__swrite+0x1e>
 80522bc:	2302      	movs	r3, #2
 80522be:	2200      	movs	r2, #0
 80522c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80522c4:	f000 f874 	bl	80523b0 <_lseek_r>
 80522c8:	89a3      	ldrh	r3, [r4, #12]
 80522ca:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80522ce:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80522d2:	81a3      	strh	r3, [r4, #12]
 80522d4:	4632      	mov	r2, r6
 80522d6:	463b      	mov	r3, r7
 80522d8:	4628      	mov	r0, r5
 80522da:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80522de:	f000 b823 	b.w	8052328 <_write_r>

080522e2 <__sseek>:
 80522e2:	b510      	push	{r4, lr}
 80522e4:	460c      	mov	r4, r1
 80522e6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80522ea:	f000 f861 	bl	80523b0 <_lseek_r>
 80522ee:	1c43      	adds	r3, r0, #1
 80522f0:	89a3      	ldrh	r3, [r4, #12]
 80522f2:	bf15      	itete	ne
 80522f4:	6560      	strne	r0, [r4, #84]	; 0x54
 80522f6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80522fa:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80522fe:	81a3      	strheq	r3, [r4, #12]
 8052300:	bf18      	it	ne
 8052302:	81a3      	strhne	r3, [r4, #12]
 8052304:	bd10      	pop	{r4, pc}

08052306 <__sclose>:
 8052306:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 805230a:	f000 b81f 	b.w	805234c <_close_r>

0805230e <__ascii_wctomb>:
 805230e:	b149      	cbz	r1, 8052324 <__ascii_wctomb+0x16>
 8052310:	2aff      	cmp	r2, #255	; 0xff
 8052312:	bf85      	ittet	hi
 8052314:	238a      	movhi	r3, #138	; 0x8a
 8052316:	6003      	strhi	r3, [r0, #0]
 8052318:	700a      	strbls	r2, [r1, #0]
 805231a:	f04f 30ff 	movhi.w	r0, #4294967295
 805231e:	bf98      	it	ls
 8052320:	2001      	movls	r0, #1
 8052322:	4770      	bx	lr
 8052324:	4608      	mov	r0, r1
 8052326:	4770      	bx	lr

08052328 <_write_r>:
 8052328:	b538      	push	{r3, r4, r5, lr}
 805232a:	4c07      	ldr	r4, [pc, #28]	; (8052348 <_write_r+0x20>)
 805232c:	4605      	mov	r5, r0
 805232e:	4608      	mov	r0, r1
 8052330:	4611      	mov	r1, r2
 8052332:	2200      	movs	r2, #0
 8052334:	6022      	str	r2, [r4, #0]
 8052336:	461a      	mov	r2, r3
 8052338:	f000 fa2e 	bl	8052798 <_write>
 805233c:	1c43      	adds	r3, r0, #1
 805233e:	d102      	bne.n	8052346 <_write_r+0x1e>
 8052340:	6823      	ldr	r3, [r4, #0]
 8052342:	b103      	cbz	r3, 8052346 <_write_r+0x1e>
 8052344:	602b      	str	r3, [r5, #0]
 8052346:	bd38      	pop	{r3, r4, r5, pc}
 8052348:	20006330 	.word	0x20006330

0805234c <_close_r>:
 805234c:	b538      	push	{r3, r4, r5, lr}
 805234e:	4c06      	ldr	r4, [pc, #24]	; (8052368 <_close_r+0x1c>)
 8052350:	2300      	movs	r3, #0
 8052352:	4605      	mov	r5, r0
 8052354:	4608      	mov	r0, r1
 8052356:	6023      	str	r3, [r4, #0]
 8052358:	f000 f9e8 	bl	805272c <_close>
 805235c:	1c43      	adds	r3, r0, #1
 805235e:	d102      	bne.n	8052366 <_close_r+0x1a>
 8052360:	6823      	ldr	r3, [r4, #0]
 8052362:	b103      	cbz	r3, 8052366 <_close_r+0x1a>
 8052364:	602b      	str	r3, [r5, #0]
 8052366:	bd38      	pop	{r3, r4, r5, pc}
 8052368:	20006330 	.word	0x20006330

0805236c <_fstat_r>:
 805236c:	b538      	push	{r3, r4, r5, lr}
 805236e:	4c07      	ldr	r4, [pc, #28]	; (805238c <_fstat_r+0x20>)
 8052370:	2300      	movs	r3, #0
 8052372:	4605      	mov	r5, r0
 8052374:	4608      	mov	r0, r1
 8052376:	4611      	mov	r1, r2
 8052378:	6023      	str	r3, [r4, #0]
 805237a:	f000 f9df 	bl	805273c <_fstat>
 805237e:	1c43      	adds	r3, r0, #1
 8052380:	d102      	bne.n	8052388 <_fstat_r+0x1c>
 8052382:	6823      	ldr	r3, [r4, #0]
 8052384:	b103      	cbz	r3, 8052388 <_fstat_r+0x1c>
 8052386:	602b      	str	r3, [r5, #0]
 8052388:	bd38      	pop	{r3, r4, r5, pc}
 805238a:	bf00      	nop
 805238c:	20006330 	.word	0x20006330

08052390 <_isatty_r>:
 8052390:	b538      	push	{r3, r4, r5, lr}
 8052392:	4c06      	ldr	r4, [pc, #24]	; (80523ac <_isatty_r+0x1c>)
 8052394:	2300      	movs	r3, #0
 8052396:	4605      	mov	r5, r0
 8052398:	4608      	mov	r0, r1
 805239a:	6023      	str	r3, [r4, #0]
 805239c:	f000 f9d6 	bl	805274c <_isatty>
 80523a0:	1c43      	adds	r3, r0, #1
 80523a2:	d102      	bne.n	80523aa <_isatty_r+0x1a>
 80523a4:	6823      	ldr	r3, [r4, #0]
 80523a6:	b103      	cbz	r3, 80523aa <_isatty_r+0x1a>
 80523a8:	602b      	str	r3, [r5, #0]
 80523aa:	bd38      	pop	{r3, r4, r5, pc}
 80523ac:	20006330 	.word	0x20006330

080523b0 <_lseek_r>:
 80523b0:	b538      	push	{r3, r4, r5, lr}
 80523b2:	4c07      	ldr	r4, [pc, #28]	; (80523d0 <_lseek_r+0x20>)
 80523b4:	4605      	mov	r5, r0
 80523b6:	4608      	mov	r0, r1
 80523b8:	4611      	mov	r1, r2
 80523ba:	2200      	movs	r2, #0
 80523bc:	6022      	str	r2, [r4, #0]
 80523be:	461a      	mov	r2, r3
 80523c0:	f000 f9cc 	bl	805275c <_lseek>
 80523c4:	1c43      	adds	r3, r0, #1
 80523c6:	d102      	bne.n	80523ce <_lseek_r+0x1e>
 80523c8:	6823      	ldr	r3, [r4, #0]
 80523ca:	b103      	cbz	r3, 80523ce <_lseek_r+0x1e>
 80523cc:	602b      	str	r3, [r5, #0]
 80523ce:	bd38      	pop	{r3, r4, r5, pc}
 80523d0:	20006330 	.word	0x20006330

080523d4 <memmove>:
 80523d4:	4288      	cmp	r0, r1
 80523d6:	b510      	push	{r4, lr}
 80523d8:	eb01 0302 	add.w	r3, r1, r2
 80523dc:	d807      	bhi.n	80523ee <memmove+0x1a>
 80523de:	1e42      	subs	r2, r0, #1
 80523e0:	4299      	cmp	r1, r3
 80523e2:	d00a      	beq.n	80523fa <memmove+0x26>
 80523e4:	f811 4b01 	ldrb.w	r4, [r1], #1
 80523e8:	f802 4f01 	strb.w	r4, [r2, #1]!
 80523ec:	e7f8      	b.n	80523e0 <memmove+0xc>
 80523ee:	4283      	cmp	r3, r0
 80523f0:	d9f5      	bls.n	80523de <memmove+0xa>
 80523f2:	1881      	adds	r1, r0, r2
 80523f4:	1ad2      	subs	r2, r2, r3
 80523f6:	42d3      	cmn	r3, r2
 80523f8:	d100      	bne.n	80523fc <memmove+0x28>
 80523fa:	bd10      	pop	{r4, pc}
 80523fc:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8052400:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8052404:	e7f7      	b.n	80523f6 <memmove+0x22>

08052406 <__malloc_lock>:
 8052406:	4770      	bx	lr

08052408 <__malloc_unlock>:
 8052408:	4770      	bx	lr

0805240a <_realloc_r>:
 805240a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 805240c:	4607      	mov	r7, r0
 805240e:	4614      	mov	r4, r2
 8052410:	460e      	mov	r6, r1
 8052412:	b921      	cbnz	r1, 805241e <_realloc_r+0x14>
 8052414:	4611      	mov	r1, r2
 8052416:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 805241a:	f7ff bab1 	b.w	8051980 <_malloc_r>
 805241e:	b922      	cbnz	r2, 805242a <_realloc_r+0x20>
 8052420:	f7ff fa60 	bl	80518e4 <_free_r>
 8052424:	4625      	mov	r5, r4
 8052426:	4628      	mov	r0, r5
 8052428:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 805242a:	f000 f827 	bl	805247c <_malloc_usable_size_r>
 805242e:	42a0      	cmp	r0, r4
 8052430:	d20f      	bcs.n	8052452 <_realloc_r+0x48>
 8052432:	4621      	mov	r1, r4
 8052434:	4638      	mov	r0, r7
 8052436:	f7ff faa3 	bl	8051980 <_malloc_r>
 805243a:	4605      	mov	r5, r0
 805243c:	2800      	cmp	r0, #0
 805243e:	d0f2      	beq.n	8052426 <_realloc_r+0x1c>
 8052440:	4631      	mov	r1, r6
 8052442:	4622      	mov	r2, r4
 8052444:	f7fe fd88 	bl	8050f58 <memcpy>
 8052448:	4631      	mov	r1, r6
 805244a:	4638      	mov	r0, r7
 805244c:	f7ff fa4a 	bl	80518e4 <_free_r>
 8052450:	e7e9      	b.n	8052426 <_realloc_r+0x1c>
 8052452:	4635      	mov	r5, r6
 8052454:	e7e7      	b.n	8052426 <_realloc_r+0x1c>
	...

08052458 <_read_r>:
 8052458:	b538      	push	{r3, r4, r5, lr}
 805245a:	4c07      	ldr	r4, [pc, #28]	; (8052478 <_read_r+0x20>)
 805245c:	4605      	mov	r5, r0
 805245e:	4608      	mov	r0, r1
 8052460:	4611      	mov	r1, r2
 8052462:	2200      	movs	r2, #0
 8052464:	6022      	str	r2, [r4, #0]
 8052466:	461a      	mov	r2, r3
 8052468:	f000 f980 	bl	805276c <_read>
 805246c:	1c43      	adds	r3, r0, #1
 805246e:	d102      	bne.n	8052476 <_read_r+0x1e>
 8052470:	6823      	ldr	r3, [r4, #0]
 8052472:	b103      	cbz	r3, 8052476 <_read_r+0x1e>
 8052474:	602b      	str	r3, [r5, #0]
 8052476:	bd38      	pop	{r3, r4, r5, pc}
 8052478:	20006330 	.word	0x20006330

0805247c <_malloc_usable_size_r>:
 805247c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8052480:	1f18      	subs	r0, r3, #4
 8052482:	2b00      	cmp	r3, #0
 8052484:	bfbc      	itt	lt
 8052486:	580b      	ldrlt	r3, [r1, r0]
 8052488:	18c0      	addlt	r0, r0, r3
 805248a:	4770      	bx	lr
 805248c:	0000      	movs	r0, r0
	...

08052490 <ceil>:
 8052490:	ec51 0b10 	vmov	r0, r1, d0
 8052494:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8052498:	f3c1 570a 	ubfx	r7, r1, #20, #11
 805249c:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 80524a0:	2e13      	cmp	r6, #19
 80524a2:	460c      	mov	r4, r1
 80524a4:	ee10 5a10 	vmov	r5, s0
 80524a8:	4680      	mov	r8, r0
 80524aa:	dc30      	bgt.n	805250e <ceil+0x7e>
 80524ac:	2e00      	cmp	r6, #0
 80524ae:	da12      	bge.n	80524d6 <ceil+0x46>
 80524b0:	a333      	add	r3, pc, #204	; (adr r3, 8052580 <ceil+0xf0>)
 80524b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80524b6:	f7ee f819 	bl	80404ec <__adddf3>
 80524ba:	2200      	movs	r2, #0
 80524bc:	2300      	movs	r3, #0
 80524be:	f7ee fc5b 	bl	8040d78 <__aeabi_dcmpgt>
 80524c2:	b128      	cbz	r0, 80524d0 <ceil+0x40>
 80524c4:	2c00      	cmp	r4, #0
 80524c6:	db55      	blt.n	8052574 <ceil+0xe4>
 80524c8:	432c      	orrs	r4, r5
 80524ca:	d057      	beq.n	805257c <ceil+0xec>
 80524cc:	4c2e      	ldr	r4, [pc, #184]	; (8052588 <ceil+0xf8>)
 80524ce:	2500      	movs	r5, #0
 80524d0:	4621      	mov	r1, r4
 80524d2:	4628      	mov	r0, r5
 80524d4:	e025      	b.n	8052522 <ceil+0x92>
 80524d6:	4f2d      	ldr	r7, [pc, #180]	; (805258c <ceil+0xfc>)
 80524d8:	4137      	asrs	r7, r6
 80524da:	ea01 0307 	and.w	r3, r1, r7
 80524de:	4303      	orrs	r3, r0
 80524e0:	d01f      	beq.n	8052522 <ceil+0x92>
 80524e2:	a327      	add	r3, pc, #156	; (adr r3, 8052580 <ceil+0xf0>)
 80524e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80524e8:	f7ee f800 	bl	80404ec <__adddf3>
 80524ec:	2200      	movs	r2, #0
 80524ee:	2300      	movs	r3, #0
 80524f0:	f7ee fc42 	bl	8040d78 <__aeabi_dcmpgt>
 80524f4:	2800      	cmp	r0, #0
 80524f6:	d0eb      	beq.n	80524d0 <ceil+0x40>
 80524f8:	2c00      	cmp	r4, #0
 80524fa:	bfc2      	ittt	gt
 80524fc:	f44f 1380 	movgt.w	r3, #1048576	; 0x100000
 8052500:	fa43 f606 	asrgt.w	r6, r3, r6
 8052504:	19a4      	addgt	r4, r4, r6
 8052506:	ea24 0407 	bic.w	r4, r4, r7
 805250a:	2500      	movs	r5, #0
 805250c:	e7e0      	b.n	80524d0 <ceil+0x40>
 805250e:	2e33      	cmp	r6, #51	; 0x33
 8052510:	dd0b      	ble.n	805252a <ceil+0x9a>
 8052512:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8052516:	d104      	bne.n	8052522 <ceil+0x92>
 8052518:	ee10 2a10 	vmov	r2, s0
 805251c:	460b      	mov	r3, r1
 805251e:	f7ed ffe5 	bl	80404ec <__adddf3>
 8052522:	ec41 0b10 	vmov	d0, r0, r1
 8052526:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 805252a:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 805252e:	f04f 33ff 	mov.w	r3, #4294967295
 8052532:	fa23 f707 	lsr.w	r7, r3, r7
 8052536:	4207      	tst	r7, r0
 8052538:	d0f3      	beq.n	8052522 <ceil+0x92>
 805253a:	a311      	add	r3, pc, #68	; (adr r3, 8052580 <ceil+0xf0>)
 805253c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8052540:	f7ed ffd4 	bl	80404ec <__adddf3>
 8052544:	2200      	movs	r2, #0
 8052546:	2300      	movs	r3, #0
 8052548:	f7ee fc16 	bl	8040d78 <__aeabi_dcmpgt>
 805254c:	2800      	cmp	r0, #0
 805254e:	d0bf      	beq.n	80524d0 <ceil+0x40>
 8052550:	2c00      	cmp	r4, #0
 8052552:	dd02      	ble.n	805255a <ceil+0xca>
 8052554:	2e14      	cmp	r6, #20
 8052556:	d103      	bne.n	8052560 <ceil+0xd0>
 8052558:	3401      	adds	r4, #1
 805255a:	ea25 0507 	bic.w	r5, r5, r7
 805255e:	e7b7      	b.n	80524d0 <ceil+0x40>
 8052560:	2301      	movs	r3, #1
 8052562:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 8052566:	fa03 f606 	lsl.w	r6, r3, r6
 805256a:	4435      	add	r5, r6
 805256c:	4545      	cmp	r5, r8
 805256e:	bf38      	it	cc
 8052570:	18e4      	addcc	r4, r4, r3
 8052572:	e7f2      	b.n	805255a <ceil+0xca>
 8052574:	2500      	movs	r5, #0
 8052576:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 805257a:	e7a9      	b.n	80524d0 <ceil+0x40>
 805257c:	4625      	mov	r5, r4
 805257e:	e7a7      	b.n	80524d0 <ceil+0x40>
 8052580:	8800759c 	.word	0x8800759c
 8052584:	7e37e43c 	.word	0x7e37e43c
 8052588:	3ff00000 	.word	0x3ff00000
 805258c:	000fffff 	.word	0x000fffff

08052590 <floor>:
 8052590:	ec51 0b10 	vmov	r0, r1, d0
 8052594:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8052598:	f3c1 570a 	ubfx	r7, r1, #20, #11
 805259c:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 80525a0:	2e13      	cmp	r6, #19
 80525a2:	460c      	mov	r4, r1
 80525a4:	ee10 5a10 	vmov	r5, s0
 80525a8:	4680      	mov	r8, r0
 80525aa:	dc34      	bgt.n	8052616 <floor+0x86>
 80525ac:	2e00      	cmp	r6, #0
 80525ae:	da16      	bge.n	80525de <floor+0x4e>
 80525b0:	a335      	add	r3, pc, #212	; (adr r3, 8052688 <floor+0xf8>)
 80525b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80525b6:	f7ed ff99 	bl	80404ec <__adddf3>
 80525ba:	2200      	movs	r2, #0
 80525bc:	2300      	movs	r3, #0
 80525be:	f7ee fbdb 	bl	8040d78 <__aeabi_dcmpgt>
 80525c2:	b148      	cbz	r0, 80525d8 <floor+0x48>
 80525c4:	2c00      	cmp	r4, #0
 80525c6:	da59      	bge.n	805267c <floor+0xec>
 80525c8:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 80525cc:	4a30      	ldr	r2, [pc, #192]	; (8052690 <floor+0x100>)
 80525ce:	432b      	orrs	r3, r5
 80525d0:	2500      	movs	r5, #0
 80525d2:	42ab      	cmp	r3, r5
 80525d4:	bf18      	it	ne
 80525d6:	4614      	movne	r4, r2
 80525d8:	4621      	mov	r1, r4
 80525da:	4628      	mov	r0, r5
 80525dc:	e025      	b.n	805262a <floor+0x9a>
 80525de:	4f2d      	ldr	r7, [pc, #180]	; (8052694 <floor+0x104>)
 80525e0:	4137      	asrs	r7, r6
 80525e2:	ea01 0307 	and.w	r3, r1, r7
 80525e6:	4303      	orrs	r3, r0
 80525e8:	d01f      	beq.n	805262a <floor+0x9a>
 80525ea:	a327      	add	r3, pc, #156	; (adr r3, 8052688 <floor+0xf8>)
 80525ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80525f0:	f7ed ff7c 	bl	80404ec <__adddf3>
 80525f4:	2200      	movs	r2, #0
 80525f6:	2300      	movs	r3, #0
 80525f8:	f7ee fbbe 	bl	8040d78 <__aeabi_dcmpgt>
 80525fc:	2800      	cmp	r0, #0
 80525fe:	d0eb      	beq.n	80525d8 <floor+0x48>
 8052600:	2c00      	cmp	r4, #0
 8052602:	bfbe      	ittt	lt
 8052604:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 8052608:	fa43 f606 	asrlt.w	r6, r3, r6
 805260c:	19a4      	addlt	r4, r4, r6
 805260e:	ea24 0407 	bic.w	r4, r4, r7
 8052612:	2500      	movs	r5, #0
 8052614:	e7e0      	b.n	80525d8 <floor+0x48>
 8052616:	2e33      	cmp	r6, #51	; 0x33
 8052618:	dd0b      	ble.n	8052632 <floor+0xa2>
 805261a:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 805261e:	d104      	bne.n	805262a <floor+0x9a>
 8052620:	ee10 2a10 	vmov	r2, s0
 8052624:	460b      	mov	r3, r1
 8052626:	f7ed ff61 	bl	80404ec <__adddf3>
 805262a:	ec41 0b10 	vmov	d0, r0, r1
 805262e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8052632:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 8052636:	f04f 33ff 	mov.w	r3, #4294967295
 805263a:	fa23 f707 	lsr.w	r7, r3, r7
 805263e:	4207      	tst	r7, r0
 8052640:	d0f3      	beq.n	805262a <floor+0x9a>
 8052642:	a311      	add	r3, pc, #68	; (adr r3, 8052688 <floor+0xf8>)
 8052644:	e9d3 2300 	ldrd	r2, r3, [r3]
 8052648:	f7ed ff50 	bl	80404ec <__adddf3>
 805264c:	2200      	movs	r2, #0
 805264e:	2300      	movs	r3, #0
 8052650:	f7ee fb92 	bl	8040d78 <__aeabi_dcmpgt>
 8052654:	2800      	cmp	r0, #0
 8052656:	d0bf      	beq.n	80525d8 <floor+0x48>
 8052658:	2c00      	cmp	r4, #0
 805265a:	da02      	bge.n	8052662 <floor+0xd2>
 805265c:	2e14      	cmp	r6, #20
 805265e:	d103      	bne.n	8052668 <floor+0xd8>
 8052660:	3401      	adds	r4, #1
 8052662:	ea25 0507 	bic.w	r5, r5, r7
 8052666:	e7b7      	b.n	80525d8 <floor+0x48>
 8052668:	2301      	movs	r3, #1
 805266a:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 805266e:	fa03 f606 	lsl.w	r6, r3, r6
 8052672:	4435      	add	r5, r6
 8052674:	4545      	cmp	r5, r8
 8052676:	bf38      	it	cc
 8052678:	18e4      	addcc	r4, r4, r3
 805267a:	e7f2      	b.n	8052662 <floor+0xd2>
 805267c:	2500      	movs	r5, #0
 805267e:	462c      	mov	r4, r5
 8052680:	e7aa      	b.n	80525d8 <floor+0x48>
 8052682:	bf00      	nop
 8052684:	f3af 8000 	nop.w
 8052688:	8800759c 	.word	0x8800759c
 805268c:	7e37e43c 	.word	0x7e37e43c
 8052690:	bff00000 	.word	0xbff00000
 8052694:	000fffff 	.word	0x000fffff

08052698 <round>:
 8052698:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 805269a:	ec57 6b10 	vmov	r6, r7, d0
 805269e:	f3c7 500a 	ubfx	r0, r7, #20, #11
 80526a2:	f2a0 34ff 	subw	r4, r0, #1023	; 0x3ff
 80526a6:	2c13      	cmp	r4, #19
 80526a8:	463b      	mov	r3, r7
 80526aa:	463d      	mov	r5, r7
 80526ac:	dc17      	bgt.n	80526de <round+0x46>
 80526ae:	2c00      	cmp	r4, #0
 80526b0:	da09      	bge.n	80526c6 <round+0x2e>
 80526b2:	3401      	adds	r4, #1
 80526b4:	f007 4300 	and.w	r3, r7, #2147483648	; 0x80000000
 80526b8:	d103      	bne.n	80526c2 <round+0x2a>
 80526ba:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 80526be:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 80526c2:	2100      	movs	r1, #0
 80526c4:	e02c      	b.n	8052720 <round+0x88>
 80526c6:	4a18      	ldr	r2, [pc, #96]	; (8052728 <round+0x90>)
 80526c8:	4122      	asrs	r2, r4
 80526ca:	4217      	tst	r7, r2
 80526cc:	d100      	bne.n	80526d0 <round+0x38>
 80526ce:	b19e      	cbz	r6, 80526f8 <round+0x60>
 80526d0:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80526d4:	4123      	asrs	r3, r4
 80526d6:	442b      	add	r3, r5
 80526d8:	ea23 0302 	bic.w	r3, r3, r2
 80526dc:	e7f1      	b.n	80526c2 <round+0x2a>
 80526de:	2c33      	cmp	r4, #51	; 0x33
 80526e0:	dd0d      	ble.n	80526fe <round+0x66>
 80526e2:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
 80526e6:	d107      	bne.n	80526f8 <round+0x60>
 80526e8:	4630      	mov	r0, r6
 80526ea:	4639      	mov	r1, r7
 80526ec:	ee10 2a10 	vmov	r2, s0
 80526f0:	f7ed fefc 	bl	80404ec <__adddf3>
 80526f4:	4606      	mov	r6, r0
 80526f6:	460f      	mov	r7, r1
 80526f8:	ec47 6b10 	vmov	d0, r6, r7
 80526fc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80526fe:	f2a0 4213 	subw	r2, r0, #1043	; 0x413
 8052702:	f04f 30ff 	mov.w	r0, #4294967295
 8052706:	40d0      	lsrs	r0, r2
 8052708:	4206      	tst	r6, r0
 805270a:	d0f5      	beq.n	80526f8 <round+0x60>
 805270c:	2201      	movs	r2, #1
 805270e:	f1c4 0433 	rsb	r4, r4, #51	; 0x33
 8052712:	fa02 f404 	lsl.w	r4, r2, r4
 8052716:	1931      	adds	r1, r6, r4
 8052718:	bf28      	it	cs
 805271a:	189b      	addcs	r3, r3, r2
 805271c:	ea21 0100 	bic.w	r1, r1, r0
 8052720:	461f      	mov	r7, r3
 8052722:	460e      	mov	r6, r1
 8052724:	e7e8      	b.n	80526f8 <round+0x60>
 8052726:	bf00      	nop
 8052728:	000fffff 	.word	0x000fffff

0805272c <_close>:
 805272c:	4b02      	ldr	r3, [pc, #8]	; (8052738 <_close+0xc>)
 805272e:	2258      	movs	r2, #88	; 0x58
 8052730:	601a      	str	r2, [r3, #0]
 8052732:	f04f 30ff 	mov.w	r0, #4294967295
 8052736:	4770      	bx	lr
 8052738:	20006330 	.word	0x20006330

0805273c <_fstat>:
 805273c:	4b02      	ldr	r3, [pc, #8]	; (8052748 <_fstat+0xc>)
 805273e:	2258      	movs	r2, #88	; 0x58
 8052740:	601a      	str	r2, [r3, #0]
 8052742:	f04f 30ff 	mov.w	r0, #4294967295
 8052746:	4770      	bx	lr
 8052748:	20006330 	.word	0x20006330

0805274c <_isatty>:
 805274c:	4b02      	ldr	r3, [pc, #8]	; (8052758 <_isatty+0xc>)
 805274e:	2258      	movs	r2, #88	; 0x58
 8052750:	601a      	str	r2, [r3, #0]
 8052752:	2000      	movs	r0, #0
 8052754:	4770      	bx	lr
 8052756:	bf00      	nop
 8052758:	20006330 	.word	0x20006330

0805275c <_lseek>:
 805275c:	4b02      	ldr	r3, [pc, #8]	; (8052768 <_lseek+0xc>)
 805275e:	2258      	movs	r2, #88	; 0x58
 8052760:	601a      	str	r2, [r3, #0]
 8052762:	f04f 30ff 	mov.w	r0, #4294967295
 8052766:	4770      	bx	lr
 8052768:	20006330 	.word	0x20006330

0805276c <_read>:
 805276c:	4b02      	ldr	r3, [pc, #8]	; (8052778 <_read+0xc>)
 805276e:	2258      	movs	r2, #88	; 0x58
 8052770:	601a      	str	r2, [r3, #0]
 8052772:	f04f 30ff 	mov.w	r0, #4294967295
 8052776:	4770      	bx	lr
 8052778:	20006330 	.word	0x20006330

0805277c <_sbrk>:
 805277c:	4b04      	ldr	r3, [pc, #16]	; (8052790 <_sbrk+0x14>)
 805277e:	6819      	ldr	r1, [r3, #0]
 8052780:	4602      	mov	r2, r0
 8052782:	b909      	cbnz	r1, 8052788 <_sbrk+0xc>
 8052784:	4903      	ldr	r1, [pc, #12]	; (8052794 <_sbrk+0x18>)
 8052786:	6019      	str	r1, [r3, #0]
 8052788:	6818      	ldr	r0, [r3, #0]
 805278a:	4402      	add	r2, r0
 805278c:	601a      	str	r2, [r3, #0]
 805278e:	4770      	bx	lr
 8052790:	20003d94 	.word	0x20003d94
 8052794:	20006338 	.word	0x20006338

08052798 <_write>:
 8052798:	4b02      	ldr	r3, [pc, #8]	; (80527a4 <_write+0xc>)
 805279a:	2258      	movs	r2, #88	; 0x58
 805279c:	601a      	str	r2, [r3, #0]
 805279e:	f04f 30ff 	mov.w	r0, #4294967295
 80527a2:	4770      	bx	lr
 80527a4:	20006330 	.word	0x20006330

080527a8 <_init>:
 80527a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80527aa:	bf00      	nop
 80527ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80527ae:	bc08      	pop	{r3}
 80527b0:	469e      	mov	lr, r3
 80527b2:	4770      	bx	lr

080527b4 <_fini>:
 80527b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80527b6:	bf00      	nop
 80527b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80527ba:	bc08      	pop	{r3}
 80527bc:	469e      	mov	lr, r3
 80527be:	4770      	bx	lr
