
;; Function TI1_Config (TI1_Config, funcdef_no=108, decl_uid=4171, cgraph_uid=109, symbol_order=109)


;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 8 into block 7...
Merged blocks 7 and 8.
Merged 7 and 8 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (reg/v/f:SI 87 [ TIMx ])
        (reg:SI 10 a0 [ TIMx ])) "../SRC/Peripheral/src/ch32v00x_tim.c":2170 -1
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 88 [ TIM_ICPolarity ])
        (reg:SI 11 a1 [ TIM_ICPolarity ])) "../SRC/Peripheral/src/ch32v00x_tim.c":2170 -1
     (nil))
(insn 4 3 5 2 (set (reg/v:SI 89 [ TIM_ICSelection ])
        (reg:SI 12 a2 [ TIM_ICSelection ])) "../SRC/Peripheral/src/ch32v00x_tim.c":2170 -1
     (nil))
(insn 5 4 6 2 (set (reg/v:SI 90 [ TIM_ICFilter ])
        (reg:SI 13 a3 [ TIM_ICFilter ])) "../SRC/Peripheral/src/ch32v00x_tim.c":2170 -1
     (nil))
(note 6 5 10 2 NOTE_INSN_FUNCTION_BEG)
(insn 10 6 11 2 (set (reg:HI 92)
        (mem/v:HI (plus:SI (reg/v/f:SI 87 [ TIMx ])
                (const_int 32 [0x20])) [2 TIMx_11(D)->CCER+0 S2 A32])) "../SRC/Peripheral/src/ch32v00x_tim.c":2173 -1
     (nil))
(insn 11 10 12 2 (set (reg:SI 72 [ _1 ])
        (zero_extend:SI (reg:HI 92))) "../SRC/Peripheral/src/ch32v00x_tim.c":2173 -1
     (nil))
(insn 12 11 13 2 (set (reg:SI 93)
        (and:SI (reg:SI 72 [ _1 ])
            (const_int -2 [0xfffffffffffffffe]))) "../SRC/Peripheral/src/ch32v00x_tim.c":2173 -1
     (nil))
(insn 13 12 14 2 (set (reg:SI 73 [ _2 ])
        (zero_extend:SI (subreg:HI (reg:SI 93) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":2173 -1
     (nil))
(insn 14 13 16 2 (set (mem/v:HI (plus:SI (reg/v/f:SI 87 [ TIMx ])
                (const_int 32 [0x20])) [2 TIMx_11(D)->CCER+0 S2 A32])
        (subreg/s/v:HI (reg:SI 73 [ _2 ]) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":2173 -1
     (nil))
(insn 16 14 17 2 (set (reg:HI 95)
        (mem/v:HI (plus:SI (reg/v/f:SI 87 [ TIMx ])
                (const_int 24 [0x18])) [2 TIMx_11(D)->CHCTLR1+0 S2 A32])) "../SRC/Peripheral/src/ch32v00x_tim.c":2174 -1
     (nil))
(insn 17 16 19 2 (set (reg/v:SI 81 [ tmpccmr1 ])
        (zero_extend:SI (reg:HI 95))) "../SRC/Peripheral/src/ch32v00x_tim.c":2174 -1
     (nil))
(insn 19 17 20 2 (set (reg:HI 97)
        (mem/v:HI (plus:SI (reg/v/f:SI 87 [ TIMx ])
                (const_int 32 [0x20])) [2 TIMx_11(D)->CCER+0 S2 A32])) "../SRC/Peripheral/src/ch32v00x_tim.c":2175 -1
     (nil))
(insn 20 19 21 2 (set (reg/v:SI 82 [ tmpccer ])
        (zero_extend:SI (reg:HI 97))) "../SRC/Peripheral/src/ch32v00x_tim.c":2175 -1
     (nil))
(insn 21 20 22 2 (set (reg:SI 98)
        (and:SI (reg/v:SI 81 [ tmpccmr1 ])
            (const_int -244 [0xffffffffffffff0c]))) "../SRC/Peripheral/src/ch32v00x_tim.c":2176 -1
     (nil))
(insn 22 21 24 2 (set (reg/v:SI 83 [ tmpccmr1 ])
        (zero_extend:SI (subreg:HI (reg:SI 98) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":2176 -1
     (nil))
(insn 24 22 25 2 (set (reg:HI 100)
        (mem/v:HI (plus:SI (reg/v/f:SI 87 [ TIMx ])
                (const_int 24 [0x18])) [2 TIMx_11(D)->CHCTLR1+0 S2 A32])) "../SRC/Peripheral/src/ch32v00x_tim.c":2178 -1
     (nil))
(insn 25 24 26 2 (set (reg:SI 74 [ _3 ])
        (zero_extend:SI (reg:HI 100))) "../SRC/Peripheral/src/ch32v00x_tim.c":2178 -1
     (nil))
(insn 26 25 27 2 (set (reg:SI 101)
        (ior:SI (reg:SI 74 [ _3 ])
            (reg/v:SI 89 [ TIM_ICSelection ]))) "../SRC/Peripheral/src/ch32v00x_tim.c":2178 -1
     (nil))
(insn 27 26 28 2 (set (reg:SI 75 [ _4 ])
        (zero_extend:SI (subreg:HI (reg:SI 101) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":2178 -1
     (nil))
(insn 28 27 29 2 (set (mem/v:HI (plus:SI (reg/v/f:SI 87 [ TIMx ])
                (const_int 24 [0x18])) [2 TIMx_11(D)->CHCTLR1+0 S2 A32])
        (subreg/s/v:HI (reg:SI 75 [ _4 ]) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":2178 -1
     (nil))
(insn 29 28 30 2 (set (reg:SI 102)
        (ashift:SI (reg/v:SI 90 [ TIM_ICFilter ])
            (const_int 4 [0x4]))) "../SRC/Peripheral/src/ch32v00x_tim.c":2179 -1
     (nil))
(insn 30 29 31 2 (set (reg:HI 103)
        (subreg:HI (reg:SI 102) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":2179 -1
     (nil))
(insn 31 30 32 2 (set (reg:SI 104)
        (ior:SI (reg/v:SI 89 [ TIM_ICSelection ])
            (subreg:SI (reg:HI 103) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":2179 -1
     (nil))
(insn 32 31 33 2 (set (reg:HI 105)
        (subreg:HI (reg:SI 104) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":2179 -1
     (nil))
(insn 33 32 34 2 (set (reg:SI 106)
        (ior:SI (reg/v:SI 83 [ tmpccmr1 ])
            (subreg:SI (reg:HI 105) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":2179 -1
     (nil))
(insn 34 33 35 2 (set (reg/v:SI 84 [ tmpccmr1 ])
        (zero_extend:SI (subreg:HI (reg:SI 106) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":2179 -1
     (nil))
(insn 35 34 36 2 (set (reg:SI 108)
        (const_int 1073819648 [0x40013000])) "../SRC/Peripheral/src/ch32v00x_tim.c":2181 -1
     (nil))
(insn 36 35 37 2 (set (reg:SI 107)
        (plus:SI (reg:SI 108)
            (const_int -1024 [0xfffffffffffffc00]))) "../SRC/Peripheral/src/ch32v00x_tim.c":2181 -1
     (expr_list:REG_EQUAL (const_int 1073818624 [0x40012c00])
        (nil)))
(jump_insn 37 36 38 2 (set (pc)
        (if_then_else (eq (reg/v/f:SI 87 [ TIMx ])
                (reg:SI 107))
            (label_ref 41)
            (pc))) "../SRC/Peripheral/src/ch32v00x_tim.c":2181 -1
     (int_list:REG_BR_PROB 322122548 (nil))
 -> 41)
(note 38 37 39 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 39 38 40 4 (set (reg:SI 109)
        (const_int 1073741824 [0x40000000])) "../SRC/Peripheral/src/ch32v00x_tim.c":2181 -1
     (nil))
(jump_insn 40 39 41 4 (set (pc)
        (if_then_else (ne (reg/v/f:SI 87 [ TIMx ])
                (reg:SI 109))
            (label_ref 51)
            (pc))) "../SRC/Peripheral/src/ch32v00x_tim.c":2181 -1
     (int_list:REG_BR_PROB 751619284 (nil))
 -> 51)
(code_label 41 40 42 5 2 (nil) [1 uses])
(note 42 41 43 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 43 42 44 5 (set (reg:SI 110)
        (and:SI (reg/v:SI 82 [ tmpccer ])
            (const_int -3 [0xfffffffffffffffd]))) "../SRC/Peripheral/src/ch32v00x_tim.c":2183 -1
     (nil))
(insn 44 43 45 5 (set (reg:HI 111)
        (subreg:HI (reg:SI 110) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":2184 -1
     (nil))
(insn 45 44 46 5 (set (reg:SI 112)
        (ior:SI (reg/v:SI 88 [ TIM_ICPolarity ])
            (subreg:SI (reg:HI 111) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":2184 -1
     (nil))
(insn 46 45 47 5 (set (reg:SI 78 [ _7 ])
        (zero_extend:SI (subreg:HI (reg:SI 112) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":2184 -1
     (nil))
(insn 47 46 48 5 (set (reg:SI 113)
        (ior:SI (reg:SI 78 [ _7 ])
            (const_int 1 [0x1]))) "../SRC/Peripheral/src/ch32v00x_tim.c":2184 -1
     (nil))
(insn 48 47 49 5 (set (reg/v:SI 80 [ tmpccer ])
        (zero_extend:SI (subreg:HI (reg:SI 113) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":2184 -1
     (nil))
(jump_insn 49 48 50 5 (set (pc)
        (label_ref 59)) "../SRC/Peripheral/src/ch32v00x_tim.c":2184 -1
     (nil)
 -> 59)
(barrier 50 49 51)
(code_label 51 50 52 6 3 (nil) [1 uses])
(note 52 51 53 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 53 52 54 6 (set (reg:SI 114)
        (and:SI (reg/v:SI 82 [ tmpccer ])
            (const_int -11 [0xfffffffffffffff5]))) "../SRC/Peripheral/src/ch32v00x_tim.c":2188 -1
     (nil))
(insn 54 53 55 6 (set (reg:HI 115)
        (subreg:HI (reg:SI 114) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":2189 -1
     (nil))
(insn 55 54 56 6 (set (reg:SI 116)
        (ior:SI (reg/v:SI 88 [ TIM_ICPolarity ])
            (subreg:SI (reg:HI 115) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":2189 -1
     (nil))
(insn 56 55 57 6 (set (reg:SI 79 [ _8 ])
        (zero_extend:SI (subreg:HI (reg:SI 116) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":2189 -1
     (nil))
(insn 57 56 58 6 (set (reg:SI 117)
        (ior:SI (reg:SI 79 [ _8 ])
            (const_int 1 [0x1]))) "../SRC/Peripheral/src/ch32v00x_tim.c":2189 -1
     (nil))
(insn 58 57 59 6 (set (reg/v:SI 80 [ tmpccer ])
        (zero_extend:SI (subreg:HI (reg:SI 117) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":2189 -1
     (nil))
(code_label 59 58 60 7 4 (nil) [1 uses])
(note 60 59 61 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 61 60 62 7 (set (mem/v:HI (plus:SI (reg/v/f:SI 87 [ TIMx ])
                (const_int 24 [0x18])) [2 TIMx_11(D)->CHCTLR1+0 S2 A32])
        (subreg/s/v:HI (reg/v:SI 84 [ tmpccmr1 ]) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":2192 -1
     (nil))
(insn 62 61 0 7 (set (mem/v:HI (plus:SI (reg/v/f:SI 87 [ TIMx ])
                (const_int 32 [0x20])) [2 TIMx_11(D)->CCER+0 S2 A32])
        (subreg/s/v:HI (reg/v:SI 80 [ tmpccer ]) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":2193 -1
     (nil))

;; Function TI2_Config (TI2_Config, funcdef_no=109, decl_uid=4176, cgraph_uid=110, symbol_order=110)


;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 8 into block 7...
Merged blocks 7 and 8.
Merged 7 and 8 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (reg/v/f:SI 89 [ TIMx ])
        (reg:SI 10 a0 [ TIMx ])) "../SRC/Peripheral/src/ch32v00x_tim.c":2219 -1
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 90 [ TIM_ICPolarity ])
        (reg:SI 11 a1 [ TIM_ICPolarity ])) "../SRC/Peripheral/src/ch32v00x_tim.c":2219 -1
     (nil))
(insn 4 3 5 2 (set (reg/v:SI 91 [ TIM_ICSelection ])
        (reg:SI 12 a2 [ TIM_ICSelection ])) "../SRC/Peripheral/src/ch32v00x_tim.c":2219 -1
     (nil))
(insn 5 4 6 2 (set (reg/v:SI 92 [ TIM_ICFilter ])
        (reg:SI 13 a3 [ TIM_ICFilter ])) "../SRC/Peripheral/src/ch32v00x_tim.c":2219 -1
     (nil))
(note 6 5 10 2 NOTE_INSN_FUNCTION_BEG)
(insn 10 6 11 2 (set (reg:HI 94)
        (mem/v:HI (plus:SI (reg/v/f:SI 89 [ TIMx ])
                (const_int 32 [0x20])) [2 TIMx_12(D)->CCER+0 S2 A32])) "../SRC/Peripheral/src/ch32v00x_tim.c":2222 -1
     (nil))
(insn 11 10 12 2 (set (reg:SI 72 [ _1 ])
        (zero_extend:SI (reg:HI 94))) "../SRC/Peripheral/src/ch32v00x_tim.c":2222 -1
     (nil))
(insn 12 11 13 2 (set (reg:SI 95)
        (and:SI (reg:SI 72 [ _1 ])
            (const_int -17 [0xffffffffffffffef]))) "../SRC/Peripheral/src/ch32v00x_tim.c":2222 -1
     (nil))
(insn 13 12 14 2 (set (reg:SI 73 [ _2 ])
        (zero_extend:SI (subreg:HI (reg:SI 95) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":2222 -1
     (nil))
(insn 14 13 16 2 (set (mem/v:HI (plus:SI (reg/v/f:SI 89 [ TIMx ])
                (const_int 32 [0x20])) [2 TIMx_12(D)->CCER+0 S2 A32])
        (subreg/s/v:HI (reg:SI 73 [ _2 ]) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":2222 -1
     (nil))
(insn 16 14 17 2 (set (reg:HI 97)
        (mem/v:HI (plus:SI (reg/v/f:SI 89 [ TIMx ])
                (const_int 24 [0x18])) [2 TIMx_12(D)->CHCTLR1+0 S2 A32])) "../SRC/Peripheral/src/ch32v00x_tim.c":2223 -1
     (nil))
(insn 17 16 19 2 (set (reg/v:SI 82 [ tmpccmr1 ])
        (zero_extend:SI (reg:HI 97))) "../SRC/Peripheral/src/ch32v00x_tim.c":2223 -1
     (nil))
(insn 19 17 20 2 (set (reg:HI 99)
        (mem/v:HI (plus:SI (reg/v/f:SI 89 [ TIMx ])
                (const_int 32 [0x20])) [2 TIMx_12(D)->CCER+0 S2 A32])) "../SRC/Peripheral/src/ch32v00x_tim.c":2224 -1
     (nil))
(insn 20 19 21 2 (set (reg/v:SI 83 [ tmpccer ])
        (zero_extend:SI (reg:HI 99))) "../SRC/Peripheral/src/ch32v00x_tim.c":2224 -1
     (nil))
(insn 21 20 22 2 (set (reg:SI 102)
        (const_int 4096 [0x1000])) "../SRC/Peripheral/src/ch32v00x_tim.c":2226 -1
     (nil))
(insn 22 21 23 2 (set (reg:SI 101)
        (plus:SI (reg:SI 102)
            (const_int -769 [0xfffffffffffffcff]))) "../SRC/Peripheral/src/ch32v00x_tim.c":2226 -1
     (expr_list:REG_EQUAL (const_int 3327 [0xcff])
        (nil)))
(insn 23 22 24 2 (set (reg:SI 100)
        (and:SI (reg/v:SI 82 [ tmpccmr1 ])
            (reg:SI 101))) "../SRC/Peripheral/src/ch32v00x_tim.c":2226 -1
     (nil))
(insn 24 23 26 2 (set (reg/v:SI 85 [ tmpccmr1 ])
        (zero_extend:SI (subreg:HI (reg:SI 100) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":2226 -1
     (nil))
(insn 26 24 27 2 (set (reg:HI 104)
        (mem/v:HI (plus:SI (reg/v/f:SI 89 [ TIMx ])
                (const_int 24 [0x18])) [2 TIMx_12(D)->CHCTLR1+0 S2 A32])) "../SRC/Peripheral/src/ch32v00x_tim.c":2228 -1
     (nil))
(insn 27 26 28 2 (set (reg:SI 74 [ _3 ])
        (zero_extend:SI (reg:HI 104))) "../SRC/Peripheral/src/ch32v00x_tim.c":2228 -1
     (nil))
(insn 28 27 29 2 (set (reg:SI 105)
        (ashift:SI (reg/v:SI 91 [ TIM_ICSelection ])
            (const_int 8 [0x8]))) "../SRC/Peripheral/src/ch32v00x_tim.c":2228 -1
     (nil))
(insn 29 28 30 2 (set (reg:SI 75 [ _4 ])
        (zero_extend:SI (subreg:HI (reg:SI 105) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":2228 -1
     (nil))
(insn 30 29 31 2 (set (reg:SI 106)
        (ior:SI (reg:SI 74 [ _3 ])
            (reg:SI 75 [ _4 ]))) "../SRC/Peripheral/src/ch32v00x_tim.c":2228 -1
     (nil))
(insn 31 30 32 2 (set (reg:SI 76 [ _5 ])
        (zero_extend:SI (subreg:HI (reg:SI 106) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":2228 -1
     (nil))
(insn 32 31 33 2 (set (mem/v:HI (plus:SI (reg/v/f:SI 89 [ TIMx ])
                (const_int 24 [0x18])) [2 TIMx_12(D)->CHCTLR1+0 S2 A32])
        (subreg/s/v:HI (reg:SI 76 [ _5 ]) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":2228 -1
     (nil))
(insn 33 32 34 2 (set (reg:SI 107)
        (ashift:SI (reg/v:SI 92 [ TIM_ICFilter ])
            (const_int 12 [0xc]))) "../SRC/Peripheral/src/ch32v00x_tim.c":2229 -1
     (nil))
(insn 34 33 35 2 (set (reg:HI 108)
        (subreg:HI (reg:SI 107) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":2229 -1
     (nil))
(insn 35 34 36 2 (set (reg:SI 109)
        (ior:SI (reg:SI 75 [ _4 ])
            (subreg:SI (reg:HI 108) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":2229 -1
     (nil))
(insn 36 35 37 2 (set (reg:HI 110)
        (subreg:HI (reg:SI 109) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":2229 -1
     (nil))
(insn 37 36 38 2 (set (reg:SI 111)
        (ior:SI (reg/v:SI 85 [ tmpccmr1 ])
            (subreg:SI (reg:HI 110) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":2229 -1
     (nil))
(insn 38 37 39 2 (set (reg/v:SI 86 [ tmpccmr1 ])
        (zero_extend:SI (subreg:HI (reg:SI 111) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":2229 -1
     (nil))
(insn 39 38 40 2 (set (reg:SI 113)
        (const_int 1073819648 [0x40013000])) "../SRC/Peripheral/src/ch32v00x_tim.c":2231 -1
     (nil))
(insn 40 39 41 2 (set (reg:SI 112)
        (plus:SI (reg:SI 113)
            (const_int -1024 [0xfffffffffffffc00]))) "../SRC/Peripheral/src/ch32v00x_tim.c":2231 -1
     (expr_list:REG_EQUAL (const_int 1073818624 [0x40012c00])
        (nil)))
(jump_insn 41 40 42 2 (set (pc)
        (if_then_else (eq (reg/v/f:SI 89 [ TIMx ])
                (reg:SI 112))
            (label_ref 45)
            (pc))) "../SRC/Peripheral/src/ch32v00x_tim.c":2231 -1
     (int_list:REG_BR_PROB 322122548 (nil))
 -> 45)
(note 42 41 43 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 43 42 44 4 (set (reg:SI 114)
        (const_int 1073741824 [0x40000000])) "../SRC/Peripheral/src/ch32v00x_tim.c":2231 -1
     (nil))
(jump_insn 44 43 45 4 (set (pc)
        (if_then_else (ne (reg/v/f:SI 89 [ TIMx ])
                (reg:SI 114))
            (label_ref 57)
            (pc))) "../SRC/Peripheral/src/ch32v00x_tim.c":2231 -1
     (int_list:REG_BR_PROB 751619284 (nil))
 -> 57)
(code_label 45 44 46 5 7 (nil) [1 uses])
(note 46 45 47 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 47 46 48 5 (set (reg:SI 115)
        (ashift:SI (reg/v:SI 90 [ TIM_ICPolarity ])
            (const_int 4 [0x4]))) "../SRC/Peripheral/src/ch32v00x_tim.c":2225 -1
     (nil))
(insn 48 47 49 5 (set (reg:SI 116)
        (and:SI (reg/v:SI 83 [ tmpccer ])
            (const_int -33 [0xffffffffffffffdf]))) "../SRC/Peripheral/src/ch32v00x_tim.c":2233 -1
     (nil))
(insn 49 48 50 5 (set (reg:HI 117)
        (subreg:HI (reg:SI 115) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":2234 -1
     (nil))
(insn 50 49 51 5 (set (reg:HI 118)
        (subreg:HI (reg:SI 116) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":2234 -1
     (nil))
(insn 51 50 52 5 (set (reg:SI 119)
        (ior:SI (subreg:SI (reg:HI 117) 0)
            (subreg:SI (reg:HI 118) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":2234 -1
     (nil))
(insn 52 51 53 5 (set (reg:SI 79 [ _8 ])
        (zero_extend:SI (subreg:HI (reg:SI 119) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":2234 -1
     (nil))
(insn 53 52 54 5 (set (reg:SI 120)
        (ior:SI (reg:SI 79 [ _8 ])
            (const_int 16 [0x10]))) "../SRC/Peripheral/src/ch32v00x_tim.c":2234 -1
     (nil))
(insn 54 53 55 5 (set (reg/v:SI 81 [ tmpccer ])
        (zero_extend:SI (subreg:HI (reg:SI 120) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":2234 -1
     (nil))
(jump_insn 55 54 56 5 (set (pc)
        (label_ref 65)) "../SRC/Peripheral/src/ch32v00x_tim.c":2234 -1
     (nil)
 -> 65)
(barrier 56 55 57)
(code_label 57 56 58 6 8 (nil) [1 uses])
(note 58 57 59 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 59 58 60 6 (set (reg:SI 121)
        (and:SI (reg/v:SI 83 [ tmpccer ])
            (const_int -161 [0xffffffffffffff5f]))) "../SRC/Peripheral/src/ch32v00x_tim.c":2238 -1
     (nil))
(insn 60 59 61 6 (set (reg:HI 122)
        (subreg:HI (reg:SI 121) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":2239 -1
     (nil))
(insn 61 60 62 6 (set (reg:SI 123)
        (ior:SI (reg/v:SI 90 [ TIM_ICPolarity ])
            (subreg:SI (reg:HI 122) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":2239 -1
     (nil))
(insn 62 61 63 6 (set (reg:SI 80 [ _9 ])
        (zero_extend:SI (subreg:HI (reg:SI 123) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":2239 -1
     (nil))
(insn 63 62 64 6 (set (reg:SI 124)
        (ior:SI (reg:SI 80 [ _9 ])
            (const_int 16 [0x10]))) "../SRC/Peripheral/src/ch32v00x_tim.c":2239 -1
     (nil))
(insn 64 63 65 6 (set (reg/v:SI 81 [ tmpccer ])
        (zero_extend:SI (subreg:HI (reg:SI 124) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":2239 -1
     (nil))
(code_label 65 64 66 7 9 (nil) [1 uses])
(note 66 65 67 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 67 66 68 7 (set (mem/v:HI (plus:SI (reg/v/f:SI 89 [ TIMx ])
                (const_int 24 [0x18])) [2 TIMx_12(D)->CHCTLR1+0 S2 A32])
        (subreg/s/v:HI (reg/v:SI 86 [ tmpccmr1 ]) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":2242 -1
     (nil))
(insn 68 67 0 7 (set (mem/v:HI (plus:SI (reg/v/f:SI 89 [ TIMx ])
                (const_int 32 [0x20])) [2 TIMx_12(D)->CCER+0 S2 A32])
        (subreg/s/v:HI (reg/v:SI 81 [ tmpccer ]) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":2243 -1
     (nil))

;; Function TIM_DeInit (TIM_DeInit, funcdef_no=21, decl_uid=3702, cgraph_uid=22, symbol_order=22)


;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Redirecting jump 18 from 7 to 8.
Edge 5->7 redirected to 8
Merging block 7 into block 6...
Merged blocks 6 and 7.
Merged 6 and 7 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (reg/v/f:SI 72 [ TIMx ])
        (reg:SI 10 a0 [ TIMx ])) "../SRC/Peripheral/src/ch32v00x_tim.c":41 -1
     (nil))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(insn 6 3 7 2 (set (reg:SI 74)
        (const_int 1073819648 [0x40013000])) "../SRC/Peripheral/src/ch32v00x_tim.c":42 -1
     (nil))
(insn 7 6 8 2 (set (reg:SI 73)
        (plus:SI (reg:SI 74)
            (const_int -1024 [0xfffffffffffffc00]))) "../SRC/Peripheral/src/ch32v00x_tim.c":42 -1
     (expr_list:REG_EQUAL (const_int 1073818624 [0x40012c00])
        (nil)))
(jump_insn 8 7 9 2 (set (pc)
        (if_then_else (ne (reg/v/f:SI 72 [ TIMx ])
                (reg:SI 73))
            (label_ref 20)
            (pc))) "../SRC/Peripheral/src/ch32v00x_tim.c":42 -1
     (int_list:REG_BR_PROB 886588628 (nil))
 -> 20)
(note 9 8 10 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 10 9 11 4 (set (reg:SI 11 a1)
        (const_int 1 [0x1])) "../SRC/Peripheral/src/ch32v00x_tim.c":44 -1
     (nil))
(insn 11 10 12 4 (set (reg:SI 75)
        (const_int 4096 [0x1000])) "../SRC/Peripheral/src/ch32v00x_tim.c":44 -1
     (nil))
(insn 12 11 13 4 (set (reg:SI 10 a0)
        (plus:SI (reg:SI 75)
            (const_int -2048 [0xfffffffffffff800]))) "../SRC/Peripheral/src/ch32v00x_tim.c":44 -1
     (expr_list:REG_EQUAL (const_int 2048 [0x800])
        (nil)))
(call_insn 13 12 14 4 (parallel [
            (call (mem:SI (symbol_ref:SI ("RCC_APB2PeriphResetCmd") [flags 0x41] <function_decl 06662528 RCC_APB2PeriphResetCmd>) [0 RCC_APB2PeriphResetCmd S4 A8])
                (const_int 0 [0]))
            (clobber (reg:SI 1 ra))
        ]) "../SRC/Peripheral/src/ch32v00x_tim.c":44 -1
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("RCC_APB2PeriphResetCmd") [flags 0x41] <function_decl 06662528 RCC_APB2PeriphResetCmd>)
        (nil))
    (expr_list:SI (use (reg:SI 10 a0))
        (expr_list:SI (use (reg:SI 11 a1))
            (nil))))
(insn 14 13 15 4 (set (reg:SI 11 a1)
        (const_int 0 [0])) "../SRC/Peripheral/src/ch32v00x_tim.c":45 -1
     (nil))
(insn 15 14 16 4 (set (reg:SI 76)
        (const_int 4096 [0x1000])) "../SRC/Peripheral/src/ch32v00x_tim.c":45 -1
     (nil))
(insn 16 15 17 4 (set (reg:SI 10 a0)
        (plus:SI (reg:SI 76)
            (const_int -2048 [0xfffffffffffff800]))) "../SRC/Peripheral/src/ch32v00x_tim.c":45 -1
     (expr_list:REG_EQUAL (const_int 2048 [0x800])
        (nil)))
(call_insn 17 16 18 4 (parallel [
            (call (mem:SI (symbol_ref:SI ("RCC_APB2PeriphResetCmd") [flags 0x41] <function_decl 06662528 RCC_APB2PeriphResetCmd>) [0 RCC_APB2PeriphResetCmd S4 A8])
                (const_int 0 [0]))
            (clobber (reg:SI 1 ra))
        ]) "../SRC/Peripheral/src/ch32v00x_tim.c":45 -1
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("RCC_APB2PeriphResetCmd") [flags 0x41] <function_decl 06662528 RCC_APB2PeriphResetCmd>)
        (nil))
    (expr_list:SI (use (reg:SI 10 a0))
        (expr_list:SI (use (reg:SI 11 a1))
            (nil))))
(jump_insn 18 17 19 4 (set (pc)
        (label_ref:SI 33)) 250 {jump}
     (nil)
 -> 33)
(barrier 19 18 20)
(code_label 20 19 21 5 12 (nil) [1 uses])
(note 21 20 22 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 22 21 23 5 (set (reg:SI 77)
        (const_int 1073741824 [0x40000000])) "../SRC/Peripheral/src/ch32v00x_tim.c":47 -1
     (nil))
(jump_insn 23 22 24 5 (set (pc)
        (if_then_else (ne (reg/v/f:SI 72 [ TIMx ])
                (reg:SI 77))
            (label_ref:SI 33)
            (pc))) "../SRC/Peripheral/src/ch32v00x_tim.c":47 180 {*branchsi}
     (int_list:REG_BR_PROB 886588628 (nil))
 -> 33)
(note 24 23 25 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 25 24 26 6 (set (reg:SI 11 a1)
        (const_int 1 [0x1])) "../SRC/Peripheral/src/ch32v00x_tim.c":49 -1
     (nil))
(insn 26 25 27 6 (set (reg:SI 10 a0)
        (const_int 1 [0x1])) "../SRC/Peripheral/src/ch32v00x_tim.c":49 -1
     (nil))
(call_insn 27 26 28 6 (parallel [
            (call (mem:SI (symbol_ref:SI ("RCC_APB1PeriphResetCmd") [flags 0x41] <function_decl 066625a0 RCC_APB1PeriphResetCmd>) [0 RCC_APB1PeriphResetCmd S4 A8])
                (const_int 0 [0]))
            (clobber (reg:SI 1 ra))
        ]) "../SRC/Peripheral/src/ch32v00x_tim.c":49 -1
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("RCC_APB1PeriphResetCmd") [flags 0x41] <function_decl 066625a0 RCC_APB1PeriphResetCmd>)
        (nil))
    (expr_list:SI (use (reg:SI 10 a0))
        (expr_list:SI (use (reg:SI 11 a1))
            (nil))))
(insn 28 27 29 6 (set (reg:SI 11 a1)
        (const_int 0 [0])) "../SRC/Peripheral/src/ch32v00x_tim.c":50 -1
     (nil))
(insn 29 28 30 6 (set (reg:SI 10 a0)
        (const_int 1 [0x1])) "../SRC/Peripheral/src/ch32v00x_tim.c":50 -1
     (nil))
(call_insn 30 29 33 6 (parallel [
            (call (mem:SI (symbol_ref:SI ("RCC_APB1PeriphResetCmd") [flags 0x41] <function_decl 066625a0 RCC_APB1PeriphResetCmd>) [0 RCC_APB1PeriphResetCmd S4 A8])
                (const_int 0 [0]))
            (clobber (reg:SI 1 ra))
        ]) "../SRC/Peripheral/src/ch32v00x_tim.c":50 -1
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("RCC_APB1PeriphResetCmd") [flags 0x41] <function_decl 066625a0 RCC_APB1PeriphResetCmd>)
        (nil))
    (expr_list:SI (use (reg:SI 10 a0))
        (expr_list:SI (use (reg:SI 11 a1))
            (nil))))
(code_label 33 30 34 8 11 (nil) [2 uses])
(note 34 33 0 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

;; Function TIM_TimeBaseInit (TIM_TimeBaseInit, funcdef_no=22, decl_uid=3705, cgraph_uid=23, symbol_order=23)


;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 9 into block 8...
Merged blocks 8 and 9.
Merged 8 and 9 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v/f:SI 82 [ TIMx ])
        (reg:SI 10 a0 [ TIMx ])) "../SRC/Peripheral/src/ch32v00x_tim.c":67 -1
     (nil))
(insn 3 2 4 2 (set (reg/v/f:SI 83 [ TIM_TimeBaseInitStruct ])
        (reg:SI 11 a1 [ TIM_TimeBaseInitStruct ])) "../SRC/Peripheral/src/ch32v00x_tim.c":67 -1
     (nil))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(insn 7 4 8 2 (set (reg:HI 84)
        (mem/v:HI (reg/v/f:SI 82 [ TIMx ]) [2 TIMx_10(D)->CTLR1+0 S2 A32])) "../SRC/Peripheral/src/ch32v00x_tim.c":70 -1
     (nil))
(insn 8 7 9 2 (set (reg/v:SI 78 [ tmpcr1 ])
        (zero_extend:SI (reg:HI 84))) "../SRC/Peripheral/src/ch32v00x_tim.c":70 -1
     (nil))
(insn 9 8 10 2 (set (reg:SI 86)
        (const_int 1073819648 [0x40013000])) "../SRC/Peripheral/src/ch32v00x_tim.c":72 -1
     (nil))
(insn 10 9 11 2 (set (reg:SI 85)
        (plus:SI (reg:SI 86)
            (const_int -1024 [0xfffffffffffffc00]))) "../SRC/Peripheral/src/ch32v00x_tim.c":72 -1
     (expr_list:REG_EQUAL (const_int 1073818624 [0x40012c00])
        (nil)))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (eq (reg/v/f:SI 82 [ TIMx ])
                (reg:SI 85))
            (label_ref 15)
            (pc))) "../SRC/Peripheral/src/ch32v00x_tim.c":72 -1
     (int_list:REG_BR_PROB 322122548 (nil))
 -> 15)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg:SI 87)
        (const_int 1073741824 [0x40000000])) "../SRC/Peripheral/src/ch32v00x_tim.c":72 -1
     (nil))
(jump_insn 14 13 15 4 (set (pc)
        (if_then_else (ne (reg/v/f:SI 82 [ TIMx ])
                (reg:SI 87))
            (label_ref 22)
            (pc))) "../SRC/Peripheral/src/ch32v00x_tim.c":72 -1
     (int_list:REG_BR_PROB 751619284 (nil))
 -> 22)
(code_label 15 14 16 5 16 (nil) [1 uses])
(note 16 15 17 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 17 16 18 5 (set (reg:SI 88)
        (and:SI (reg/v:SI 78 [ tmpcr1 ])
            (const_int -113 [0xffffffffffffff8f]))) "../SRC/Peripheral/src/ch32v00x_tim.c":74 -1
     (nil))
(insn 18 17 19 5 (set (reg/v:SI 79 [ tmpcr1 ])
        (zero_extend:SI (subreg:HI (reg:SI 88) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":74 -1
     (nil))
(insn 19 18 20 5 (set (reg:HI 89)
        (mem:HI (plus:SI (reg/v/f:SI 83 [ TIM_TimeBaseInitStruct ])
                (const_int 2 [0x2])) [2 TIM_TimeBaseInitStruct_13(D)->TIM_CounterMode+0 S2 A16])) "../SRC/Peripheral/src/ch32v00x_tim.c":75 -1
     (nil))
(insn 20 19 21 5 (set (reg:SI 90)
        (ior:SI (reg/v:SI 79 [ tmpcr1 ])
            (subreg:SI (reg:HI 89) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":75 -1
     (nil))
(insn 21 20 22 5 (set (reg/v:SI 78 [ tmpcr1 ])
        (zero_extend:SI (subreg:HI (reg:SI 90) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":75 -1
     (nil))
(code_label 22 21 23 6 17 (nil) [1 uses])
(note 23 22 24 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 24 23 25 6 (set (reg:SI 91)
        (and:SI (reg/v:SI 78 [ tmpcr1 ])
            (const_int -769 [0xfffffffffffffcff]))) "../SRC/Peripheral/src/ch32v00x_tim.c":78 -1
     (nil))
(insn 25 24 26 6 (set (reg/v:SI 80 [ tmpcr1 ])
        (zero_extend:SI (subreg:HI (reg:SI 91) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":78 -1
     (nil))
(insn 26 25 27 6 (set (reg:HI 92)
        (mem:HI (plus:SI (reg/v/f:SI 83 [ TIM_TimeBaseInitStruct ])
                (const_int 6 [0x6])) [2 TIM_TimeBaseInitStruct_13(D)->TIM_ClockDivision+0 S2 A16])) "../SRC/Peripheral/src/ch32v00x_tim.c":79 -1
     (nil))
(insn 27 26 28 6 (set (reg:SI 93)
        (ior:SI (reg/v:SI 80 [ tmpcr1 ])
            (subreg:SI (reg:HI 92) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":79 -1
     (nil))
(insn 28 27 29 6 (set (reg/v:SI 81 [ tmpcr1 ])
        (zero_extend:SI (subreg:HI (reg:SI 93) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":79 -1
     (nil))
(insn 29 28 30 6 (set (mem/v:HI (reg/v/f:SI 82 [ TIMx ]) [2 TIMx_10(D)->CTLR1+0 S2 A32])
        (subreg/s/v:HI (reg/v:SI 81 [ tmpcr1 ]) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":81 -1
     (nil))
(insn 30 29 31 6 (set (reg:SI 74 [ _3 ])
        (zero_extend:SI (mem:HI (plus:SI (reg/v/f:SI 83 [ TIM_TimeBaseInitStruct ])
                    (const_int 4 [0x4])) [2 TIM_TimeBaseInitStruct_13(D)->TIM_Period+0 S2 A16]))) "../SRC/Peripheral/src/ch32v00x_tim.c":82 -1
     (nil))
(insn 31 30 32 6 (set (mem/v:HI (plus:SI (reg/v/f:SI 82 [ TIMx ])
                (const_int 44 [0x2c])) [2 TIMx_10(D)->ATRLR+0 S2 A32])
        (subreg/s/v:HI (reg:SI 74 [ _3 ]) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":82 -1
     (nil))
(insn 32 31 33 6 (set (reg:SI 75 [ _4 ])
        (zero_extend:SI (mem:HI (reg/v/f:SI 83 [ TIM_TimeBaseInitStruct ]) [2 TIM_TimeBaseInitStruct_13(D)->TIM_Prescaler+0 S2 A16]))) "../SRC/Peripheral/src/ch32v00x_tim.c":83 -1
     (nil))
(insn 33 32 34 6 (set (mem/v:HI (plus:SI (reg/v/f:SI 82 [ TIMx ])
                (const_int 40 [0x28])) [2 TIMx_10(D)->PSC+0 S2 A32])
        (subreg/s/v:HI (reg:SI 75 [ _4 ]) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":83 -1
     (nil))
(insn 34 33 35 6 (set (reg:SI 95)
        (const_int 1073819648 [0x40013000])) "../SRC/Peripheral/src/ch32v00x_tim.c":85 -1
     (nil))
(insn 35 34 36 6 (set (reg:SI 94)
        (plus:SI (reg:SI 95)
            (const_int -1024 [0xfffffffffffffc00]))) "../SRC/Peripheral/src/ch32v00x_tim.c":85 -1
     (expr_list:REG_EQUAL (const_int 1073818624 [0x40012c00])
        (nil)))
(jump_insn 36 35 37 6 (set (pc)
        (if_then_else (ne (reg/v/f:SI 82 [ TIMx ])
                (reg:SI 94))
            (label_ref 43)
            (pc))) "../SRC/Peripheral/src/ch32v00x_tim.c":85 -1
     (int_list:REG_BR_PROB 751619284 (nil))
 -> 43)
(note 37 36 38 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 38 37 39 7 (set (reg:HI 96)
        (zero_extend:HI (mem:QI (plus:SI (reg/v/f:SI 83 [ TIM_TimeBaseInitStruct ])
                    (const_int 8 [0x8])) [0 TIM_TimeBaseInitStruct_13(D)->TIM_RepetitionCounter+0 S1 A16]))) "../SRC/Peripheral/src/ch32v00x_tim.c":87 -1
     (nil))
(insn 39 38 40 7 (set (reg:SI 77 [ _6 ])
        (zero_extend:SI (reg:HI 96))) "../SRC/Peripheral/src/ch32v00x_tim.c":87 -1
     (nil))
(insn 40 39 41 7 (set (reg:SI 98)
        (const_int 1073819648 [0x40013000])) "../SRC/Peripheral/src/ch32v00x_tim.c":87 -1
     (nil))
(insn 41 40 42 7 (set (reg/f:SI 97)
        (plus:SI (reg:SI 98)
            (const_int -1024 [0xfffffffffffffc00]))) "../SRC/Peripheral/src/ch32v00x_tim.c":87 -1
     (expr_list:REG_EQUAL (const_int 1073818624 [0x40012c00])
        (nil)))
(insn 42 41 43 7 (set (mem/v:HI (plus:SI (reg/f:SI 97)
                (const_int 48 [0x30])) [2 MEM[(struct TIM_TypeDef *)1073818624B].RPTCR+0 S2 A128])
        (subreg/s/v:HI (reg:SI 77 [ _6 ]) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":87 -1
     (nil))
(code_label 43 42 44 8 18 (nil) [1 uses])
(note 44 43 45 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 45 44 46 8 (set (reg:HI 99)
        (const_int 1 [0x1])) "../SRC/Peripheral/src/ch32v00x_tim.c":90 -1
     (nil))
(insn 46 45 0 8 (set (mem/v:HI (plus:SI (reg/v/f:SI 82 [ TIMx ])
                (const_int 20 [0x14])) [2 TIMx_10(D)->SWEVGR+0 S2 A32])
        (reg:HI 99)) "../SRC/Peripheral/src/ch32v00x_tim.c":90 -1
     (nil))

;; Function TIM_OC1Init (TIM_OC1Init, funcdef_no=23, decl_uid=3708, cgraph_uid=24, symbol_order=24)


;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 6 into block 5...
Merged blocks 5 and 6.
Merged 5 and 6 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v/f:SI 96 [ TIMx ])
        (reg:SI 10 a0 [ TIMx ])) "../SRC/Peripheral/src/ch32v00x_tim.c":105 -1
     (nil))
(insn 3 2 4 2 (set (reg/v/f:SI 97 [ TIM_OCInitStruct ])
        (reg:SI 11 a1 [ TIM_OCInitStruct ])) "../SRC/Peripheral/src/ch32v00x_tim.c":105 -1
     (nil))
(note 4 3 8 2 NOTE_INSN_FUNCTION_BEG)
(insn 8 4 9 2 (set (reg:HI 99)
        (mem/v:HI (plus:SI (reg/v/f:SI 96 [ TIMx ])
                (const_int 32 [0x20])) [2 TIMx_15(D)->CCER+0 S2 A32])) "../SRC/Peripheral/src/ch32v00x_tim.c":108 -1
     (nil))
(insn 9 8 10 2 (set (reg:SI 72 [ _1 ])
        (zero_extend:SI (reg:HI 99))) "../SRC/Peripheral/src/ch32v00x_tim.c":108 -1
     (nil))
(insn 10 9 11 2 (set (reg:SI 100)
        (and:SI (reg:SI 72 [ _1 ])
            (const_int -2 [0xfffffffffffffffe]))) "../SRC/Peripheral/src/ch32v00x_tim.c":108 -1
     (nil))
(insn 11 10 12 2 (set (reg:SI 73 [ _2 ])
        (zero_extend:SI (subreg:HI (reg:SI 100) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":108 -1
     (nil))
(insn 12 11 14 2 (set (mem/v:HI (plus:SI (reg/v/f:SI 96 [ TIMx ])
                (const_int 32 [0x20])) [2 TIMx_15(D)->CCER+0 S2 A32])
        (subreg/s/v:HI (reg:SI 73 [ _2 ]) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":108 -1
     (nil))
(insn 14 12 15 2 (set (reg:HI 102)
        (mem/v:HI (plus:SI (reg/v/f:SI 96 [ TIMx ])
                (const_int 32 [0x20])) [2 TIMx_15(D)->CCER+0 S2 A32])) "../SRC/Peripheral/src/ch32v00x_tim.c":109 -1
     (nil))
(insn 15 14 17 2 (set (reg/v:SI 85 [ tmpccer ])
        (zero_extend:SI (reg:HI 102))) "../SRC/Peripheral/src/ch32v00x_tim.c":109 -1
     (nil))
(insn 17 15 18 2 (set (reg:HI 104)
        (mem/v:HI (plus:SI (reg/v/f:SI 96 [ TIMx ])
                (const_int 4 [0x4])) [2 TIMx_15(D)->CTLR2+0 S2 A32])) "../SRC/Peripheral/src/ch32v00x_tim.c":110 -1
     (nil))
(insn 18 17 20 2 (set (reg/v:SI 84 [ tmpcr2 ])
        (zero_extend:SI (reg:HI 104))) "../SRC/Peripheral/src/ch32v00x_tim.c":110 -1
     (nil))
(insn 20 18 21 2 (set (reg:HI 106)
        (mem/v:HI (plus:SI (reg/v/f:SI 96 [ TIMx ])
                (const_int 24 [0x18])) [2 TIMx_15(D)->CHCTLR1+0 S2 A32])) "../SRC/Peripheral/src/ch32v00x_tim.c":111 -1
     (nil))
(insn 21 20 22 2 (set (reg/v:SI 86 [ tmpccmrx ])
        (zero_extend:SI (reg:HI 106))) "../SRC/Peripheral/src/ch32v00x_tim.c":111 -1
     (nil))
(insn 22 21 23 2 (set (reg:SI 107)
        (and:SI (reg/v:SI 86 [ tmpccmrx ])
            (const_int -116 [0xffffffffffffff8c]))) "../SRC/Peripheral/src/ch32v00x_tim.c":113 -1
     (nil))
(insn 23 22 24 2 (set (reg/v:SI 87 [ tmpccmrx ])
        (zero_extend:SI (subreg:HI (reg:SI 107) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":113 -1
     (nil))
(insn 24 23 25 2 (set (reg:HI 108)
        (mem:HI (reg/v/f:SI 97 [ TIM_OCInitStruct ]) [2 TIM_OCInitStruct_21(D)->TIM_OCMode+0 S2 A16])) "../SRC/Peripheral/src/ch32v00x_tim.c":114 -1
     (nil))
(insn 25 24 26 2 (set (reg:SI 109)
        (ior:SI (reg/v:SI 87 [ tmpccmrx ])
            (subreg:SI (reg:HI 108) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":114 -1
     (nil))
(insn 26 25 27 2 (set (reg/v:SI 88 [ tmpccmrx ])
        (zero_extend:SI (subreg:HI (reg:SI 109) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":114 -1
     (nil))
(insn 27 26 28 2 (set (reg:SI 110)
        (and:SI (reg/v:SI 85 [ tmpccer ])
            (const_int -3 [0xfffffffffffffffd]))) "../SRC/Peripheral/src/ch32v00x_tim.c":115 -1
     (nil))
(insn 28 27 29 2 (set (reg/v:SI 89 [ tmpccer ])
        (zero_extend:SI (subreg:HI (reg:SI 110) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":115 -1
     (nil))
(insn 29 28 30 2 (set (reg:HI 111)
        (mem:HI (plus:SI (reg/v/f:SI 97 [ TIM_OCInitStruct ])
                (const_int 8 [0x8])) [2 TIM_OCInitStruct_21(D)->TIM_OCPolarity+0 S2 A16])) "../SRC/Peripheral/src/ch32v00x_tim.c":117 -1
     (nil))
(insn 30 29 31 2 (set (reg:HI 112)
        (mem:HI (plus:SI (reg/v/f:SI 97 [ TIM_OCInitStruct ])
                (const_int 2 [0x2])) [2 TIM_OCInitStruct_21(D)->TIM_OutputState+0 S2 A16])) "../SRC/Peripheral/src/ch32v00x_tim.c":117 -1
     (nil))
(insn 31 30 32 2 (set (reg:SI 113)
        (ior:SI (subreg:SI (reg:HI 111) 0)
            (subreg:SI (reg:HI 112) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":117 -1
     (nil))
(insn 32 31 33 2 (set (reg:HI 114)
        (subreg:HI (reg:SI 113) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":117 -1
     (nil))
(insn 33 32 34 2 (set (reg:SI 115)
        (ior:SI (reg/v:SI 89 [ tmpccer ])
            (subreg:SI (reg:HI 114) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":117 -1
     (nil))
(insn 34 33 35 2 (set (reg/v:SI 83 [ tmpccer ])
        (zero_extend:SI (subreg:HI (reg:SI 115) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":117 -1
     (nil))
(insn 35 34 36 2 (set (reg:SI 117)
        (const_int 1073819648 [0x40013000])) "../SRC/Peripheral/src/ch32v00x_tim.c":119 -1
     (nil))
(insn 36 35 37 2 (set (reg:SI 116)
        (plus:SI (reg:SI 117)
            (const_int -1024 [0xfffffffffffffc00]))) "../SRC/Peripheral/src/ch32v00x_tim.c":119 -1
     (expr_list:REG_EQUAL (const_int 1073818624 [0x40012c00])
        (nil)))
(jump_insn 37 36 38 2 (set (pc)
        (if_then_else (ne (reg/v/f:SI 96 [ TIMx ])
                (reg:SI 116))
            (label_ref 57)
            (pc))) "../SRC/Peripheral/src/ch32v00x_tim.c":119 -1
     (int_list:REG_BR_PROB 751619284 (nil))
 -> 57)
(note 38 37 39 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 39 38 40 4 (set (reg:SI 118)
        (and:SI (reg/v:SI 83 [ tmpccer ])
            (const_int -9 [0xfffffffffffffff7]))) "../SRC/Peripheral/src/ch32v00x_tim.c":121 -1
     (nil))
(insn 40 39 41 4 (set (reg/v:SI 90 [ tmpccer ])
        (zero_extend:SI (subreg:HI (reg:SI 118) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":121 -1
     (nil))
(insn 41 40 42 4 (set (reg:HI 119)
        (mem:HI (plus:SI (reg/v/f:SI 97 [ TIM_OCInitStruct ])
                (const_int 10 [0xa])) [2 TIM_OCInitStruct_21(D)->TIM_OCNPolarity+0 S2 A16])) "../SRC/Peripheral/src/ch32v00x_tim.c":122 -1
     (nil))
(insn 42 41 43 4 (set (reg:SI 120)
        (ior:SI (reg/v:SI 90 [ tmpccer ])
            (subreg:SI (reg:HI 119) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":122 -1
     (nil))
(insn 43 42 44 4 (set (reg/v:SI 91 [ tmpccer ])
        (zero_extend:SI (subreg:HI (reg:SI 120) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":122 -1
     (nil))
(insn 44 43 45 4 (set (reg:SI 121)
        (and:SI (reg/v:SI 91 [ tmpccer ])
            (const_int -5 [0xfffffffffffffffb]))) "../SRC/Peripheral/src/ch32v00x_tim.c":124 -1
     (nil))
(insn 45 44 46 4 (set (reg/v:SI 92 [ tmpccer ])
        (zero_extend:SI (subreg:HI (reg:SI 121) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":124 -1
     (nil))
(insn 46 45 47 4 (set (reg:HI 122)
        (mem:HI (plus:SI (reg/v/f:SI 97 [ TIM_OCInitStruct ])
                (const_int 4 [0x4])) [2 TIM_OCInitStruct_21(D)->TIM_OutputNState+0 S2 A16])) "../SRC/Peripheral/src/ch32v00x_tim.c":125 -1
     (nil))
(insn 47 46 48 4 (set (reg:SI 123)
        (ior:SI (reg/v:SI 92 [ tmpccer ])
            (subreg:SI (reg:HI 122) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":125 -1
     (nil))
(insn 48 47 49 4 (set (reg/v:SI 83 [ tmpccer ])
        (zero_extend:SI (subreg:HI (reg:SI 123) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":125 -1
     (nil))
(insn 49 48 50 4 (set (reg:SI 124)
        (and:SI (reg/v:SI 84 [ tmpcr2 ])
            (const_int -769 [0xfffffffffffffcff]))) "../SRC/Peripheral/src/ch32v00x_tim.c":128 -1
     (nil))
(insn 50 49 51 4 (set (reg/v:SI 93 [ tmpcr2 ])
        (zero_extend:SI (subreg:HI (reg:SI 124) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":128 -1
     (nil))
(insn 51 50 52 4 (set (reg:HI 125)
        (mem:HI (plus:SI (reg/v/f:SI 97 [ TIM_OCInitStruct ])
                (const_int 12 [0xc])) [2 TIM_OCInitStruct_21(D)->TIM_OCIdleState+0 S2 A16])) "../SRC/Peripheral/src/ch32v00x_tim.c":131 -1
     (nil))
(insn 52 51 53 4 (set (reg:HI 126)
        (mem:HI (plus:SI (reg/v/f:SI 97 [ TIM_OCInitStruct ])
                (const_int 14 [0xe])) [2 TIM_OCInitStruct_21(D)->TIM_OCNIdleState+0 S2 A16])) "../SRC/Peripheral/src/ch32v00x_tim.c":131 -1
     (nil))
(insn 53 52 54 4 (set (reg:SI 127)
        (ior:SI (subreg:SI (reg:HI 125) 0)
            (subreg:SI (reg:HI 126) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":131 -1
     (nil))
(insn 54 53 55 4 (set (reg:HI 128)
        (subreg:HI (reg:SI 127) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":131 -1
     (nil))
(insn 55 54 56 4 (set (reg:SI 129)
        (ior:SI (reg/v:SI 93 [ tmpcr2 ])
            (subreg:SI (reg:HI 128) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":131 -1
     (nil))
(insn 56 55 57 4 (set (reg/v:SI 84 [ tmpcr2 ])
        (zero_extend:SI (subreg:HI (reg:SI 129) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":131 -1
     (nil))
(code_label 57 56 58 5 20 (nil) [1 uses])
(note 58 57 59 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 59 58 60 5 (set (mem/v:HI (plus:SI (reg/v/f:SI 96 [ TIMx ])
                (const_int 4 [0x4])) [2 TIMx_15(D)->CTLR2+0 S2 A32])
        (subreg/s/v:HI (reg/v:SI 84 [ tmpcr2 ]) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":134 -1
     (nil))
(insn 60 59 61 5 (set (mem/v:HI (plus:SI (reg/v/f:SI 96 [ TIMx ])
                (const_int 24 [0x18])) [2 TIMx_15(D)->CHCTLR1+0 S2 A32])
        (subreg/s/v:HI (reg/v:SI 88 [ tmpccmrx ]) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":135 -1
     (nil))
(insn 61 60 62 5 (set (reg:SI 82 [ _11 ])
        (zero_extend:SI (mem:HI (plus:SI (reg/v/f:SI 97 [ TIM_OCInitStruct ])
                    (const_int 6 [0x6])) [2 TIM_OCInitStruct_21(D)->TIM_Pulse+0 S2 A16]))) "../SRC/Peripheral/src/ch32v00x_tim.c":136 -1
     (nil))
(insn 62 61 63 5 (set (mem/v:SI (plus:SI (reg/v/f:SI 96 [ TIMx ])
                (const_int 52 [0x34])) [3 TIMx_15(D)->CH1CVR+0 S4 A32])
        (reg:SI 82 [ _11 ])) "../SRC/Peripheral/src/ch32v00x_tim.c":136 -1
     (nil))
(insn 63 62 0 5 (set (mem/v:HI (plus:SI (reg/v/f:SI 96 [ TIMx ])
                (const_int 32 [0x20])) [2 TIMx_15(D)->CCER+0 S2 A32])
        (subreg/s/v:HI (reg/v:SI 83 [ tmpccer ]) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":137 -1
     (nil))

;; Function TIM_OC2Init (TIM_OC2Init, funcdef_no=24, decl_uid=3711, cgraph_uid=25, symbol_order=25)


;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 6 into block 5...
Merged blocks 5 and 6.
Merged 5 and 6 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v/f:SI 103 [ TIMx ])
        (reg:SI 10 a0 [ TIMx ])) "../SRC/Peripheral/src/ch32v00x_tim.c":152 -1
     (nil))
(insn 3 2 4 2 (set (reg/v/f:SI 104 [ TIM_OCInitStruct ])
        (reg:SI 11 a1 [ TIM_OCInitStruct ])) "../SRC/Peripheral/src/ch32v00x_tim.c":152 -1
     (nil))
(note 4 3 8 2 NOTE_INSN_FUNCTION_BEG)
(insn 8 4 9 2 (set (reg:HI 106)
        (mem/v:HI (plus:SI (reg/v/f:SI 103 [ TIMx ])
                (const_int 32 [0x20])) [2 TIMx_22(D)->CCER+0 S2 A32])) "../SRC/Peripheral/src/ch32v00x_tim.c":155 -1
     (nil))
(insn 9 8 10 2 (set (reg:SI 72 [ _1 ])
        (zero_extend:SI (reg:HI 106))) "../SRC/Peripheral/src/ch32v00x_tim.c":155 -1
     (nil))
(insn 10 9 11 2 (set (reg:SI 107)
        (and:SI (reg:SI 72 [ _1 ])
            (const_int -17 [0xffffffffffffffef]))) "../SRC/Peripheral/src/ch32v00x_tim.c":155 -1
     (nil))
(insn 11 10 12 2 (set (reg:SI 73 [ _2 ])
        (zero_extend:SI (subreg:HI (reg:SI 107) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":155 -1
     (nil))
(insn 12 11 14 2 (set (mem/v:HI (plus:SI (reg/v/f:SI 103 [ TIMx ])
                (const_int 32 [0x20])) [2 TIMx_22(D)->CCER+0 S2 A32])
        (subreg/s/v:HI (reg:SI 73 [ _2 ]) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":155 -1
     (nil))
(insn 14 12 15 2 (set (reg:HI 109)
        (mem/v:HI (plus:SI (reg/v/f:SI 103 [ TIMx ])
                (const_int 32 [0x20])) [2 TIMx_22(D)->CCER+0 S2 A32])) "../SRC/Peripheral/src/ch32v00x_tim.c":156 -1
     (nil))
(insn 15 14 17 2 (set (reg/v:SI 92 [ tmpccer ])
        (zero_extend:SI (reg:HI 109))) "../SRC/Peripheral/src/ch32v00x_tim.c":156 -1
     (nil))
(insn 17 15 18 2 (set (reg:HI 111)
        (mem/v:HI (plus:SI (reg/v/f:SI 103 [ TIMx ])
                (const_int 4 [0x4])) [2 TIMx_22(D)->CTLR2+0 S2 A32])) "../SRC/Peripheral/src/ch32v00x_tim.c":157 -1
     (nil))
(insn 18 17 20 2 (set (reg/v:SI 91 [ tmpcr2 ])
        (zero_extend:SI (reg:HI 111))) "../SRC/Peripheral/src/ch32v00x_tim.c":157 -1
     (nil))
(insn 20 18 21 2 (set (reg:HI 113)
        (mem/v:HI (plus:SI (reg/v/f:SI 103 [ TIMx ])
                (const_int 24 [0x18])) [2 TIMx_22(D)->CHCTLR1+0 S2 A32])) "../SRC/Peripheral/src/ch32v00x_tim.c":158 -1
     (nil))
(insn 21 20 22 2 (set (reg/v:SI 93 [ tmpccmrx ])
        (zero_extend:SI (reg:HI 113))) "../SRC/Peripheral/src/ch32v00x_tim.c":158 -1
     (nil))
(insn 22 21 23 2 (set (reg:SI 116)
        (const_int -28672 [0xffffffffffff9000])) "../SRC/Peripheral/src/ch32v00x_tim.c":160 -1
     (nil))
(insn 23 22 24 2 (set (reg:SI 115)
        (plus:SI (reg:SI 116)
            (const_int -769 [0xfffffffffffffcff]))) "../SRC/Peripheral/src/ch32v00x_tim.c":160 -1
     (expr_list:REG_EQUAL (const_int -29441 [0xffffffffffff8cff])
        (nil)))
(insn 24 23 25 2 (set (reg:SI 114)
        (and:SI (reg/v:SI 93 [ tmpccmrx ])
            (reg:SI 115))) "../SRC/Peripheral/src/ch32v00x_tim.c":160 -1
     (nil))
(insn 25 24 26 2 (set (reg/v:SI 94 [ tmpccmrx ])
        (zero_extend:SI (subreg:HI (reg:SI 114) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":160 -1
     (nil))
(insn 26 25 27 2 (set (reg:HI 117)
        (mem:HI (reg/v/f:SI 104 [ TIM_OCInitStruct ]) [2 TIM_OCInitStruct_28(D)->TIM_OCMode+0 S2 A16])) "../SRC/Peripheral/src/ch32v00x_tim.c":161 -1
     (nil))
(insn 27 26 28 2 (set (reg:SI 118)
        (ashift:SI (subreg:SI (reg:HI 117) 0)
            (const_int 8 [0x8]))) "../SRC/Peripheral/src/ch32v00x_tim.c":161 -1
     (nil))
(insn 28 27 29 2 (set (reg:HI 119)
        (subreg:HI (reg:SI 118) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":161 -1
     (nil))
(insn 29 28 30 2 (set (reg:SI 120)
        (ior:SI (reg/v:SI 94 [ tmpccmrx ])
            (subreg:SI (reg:HI 119) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":161 -1
     (nil))
(insn 30 29 31 2 (set (reg/v:SI 95 [ tmpccmrx ])
        (zero_extend:SI (subreg:HI (reg:SI 120) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":161 -1
     (nil))
(insn 31 30 32 2 (set (reg:SI 121)
        (and:SI (reg/v:SI 92 [ tmpccer ])
            (const_int -33 [0xffffffffffffffdf]))) "../SRC/Peripheral/src/ch32v00x_tim.c":162 -1
     (nil))
(insn 32 31 33 2 (set (reg/v:SI 96 [ tmpccer ])
        (zero_extend:SI (subreg:HI (reg:SI 121) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":162 -1
     (nil))
(insn 33 32 34 2 (set (reg:HI 122)
        (mem:HI (plus:SI (reg/v/f:SI 104 [ TIM_OCInitStruct ])
                (const_int 8 [0x8])) [2 TIM_OCInitStruct_28(D)->TIM_OCPolarity+0 S2 A16])) "../SRC/Peripheral/src/ch32v00x_tim.c":163 -1
     (nil))
(insn 34 33 35 2 (set (reg:SI 123)
        (ashift:SI (subreg:SI (reg:HI 122) 0)
            (const_int 4 [0x4]))) "../SRC/Peripheral/src/ch32v00x_tim.c":163 -1
     (nil))
(insn 35 34 36 2 (set (reg:HI 124)
        (mem:HI (plus:SI (reg/v/f:SI 104 [ TIM_OCInitStruct ])
                (const_int 2 [0x2])) [2 TIM_OCInitStruct_28(D)->TIM_OutputState+0 S2 A16])) "../SRC/Peripheral/src/ch32v00x_tim.c":164 -1
     (nil))
(insn 36 35 37 2 (set (reg:SI 125)
        (ashift:SI (subreg:SI (reg:HI 124) 0)
            (const_int 4 [0x4]))) "../SRC/Peripheral/src/ch32v00x_tim.c":164 -1
     (nil))
(insn 37 36 38 2 (set (reg:HI 126)
        (subreg:HI (reg:SI 123) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":164 -1
     (nil))
(insn 38 37 39 2 (set (reg:HI 127)
        (subreg:HI (reg:SI 125) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":164 -1
     (nil))
(insn 39 38 40 2 (set (reg:SI 128)
        (ior:SI (subreg:SI (reg:HI 126) 0)
            (subreg:SI (reg:HI 127) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":164 -1
     (nil))
(insn 40 39 41 2 (set (reg:HI 129)
        (subreg:HI (reg:SI 128) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":164 -1
     (nil))
(insn 41 40 42 2 (set (reg:SI 130)
        (ior:SI (reg/v:SI 96 [ tmpccer ])
            (subreg:SI (reg:HI 129) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":164 -1
     (nil))
(insn 42 41 43 2 (set (reg/v:SI 90 [ tmpccer ])
        (zero_extend:SI (subreg:HI (reg:SI 130) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":164 -1
     (nil))
(insn 43 42 44 2 (set (reg:SI 132)
        (const_int 1073819648 [0x40013000])) "../SRC/Peripheral/src/ch32v00x_tim.c":166 -1
     (nil))
(insn 44 43 45 2 (set (reg:SI 131)
        (plus:SI (reg:SI 132)
            (const_int -1024 [0xfffffffffffffc00]))) "../SRC/Peripheral/src/ch32v00x_tim.c":166 -1
     (expr_list:REG_EQUAL (const_int 1073818624 [0x40012c00])
        (nil)))
(jump_insn 45 44 46 2 (set (pc)
        (if_then_else (ne (reg/v/f:SI 103 [ TIMx ])
                (reg:SI 131))
            (label_ref 75)
            (pc))) "../SRC/Peripheral/src/ch32v00x_tim.c":166 -1
     (int_list:REG_BR_PROB 751619284 (nil))
 -> 75)
(note 46 45 47 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 47 46 48 4 (set (reg:SI 133)
        (and:SI (reg/v:SI 90 [ tmpccer ])
            (const_int -129 [0xffffffffffffff7f]))) "../SRC/Peripheral/src/ch32v00x_tim.c":168 -1
     (nil))
(insn 48 47 49 4 (set (reg/v:SI 97 [ tmpccer ])
        (zero_extend:SI (subreg:HI (reg:SI 133) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":168 -1
     (nil))
(insn 49 48 50 4 (set (reg:HI 134)
        (mem:HI (plus:SI (reg/v/f:SI 104 [ TIM_OCInitStruct ])
                (const_int 10 [0xa])) [2 TIM_OCInitStruct_28(D)->TIM_OCNPolarity+0 S2 A16])) "../SRC/Peripheral/src/ch32v00x_tim.c":169 -1
     (nil))
(insn 50 49 51 4 (set (reg:SI 135)
        (ashift:SI (subreg:SI (reg:HI 134) 0)
            (const_int 4 [0x4]))) "../SRC/Peripheral/src/ch32v00x_tim.c":169 -1
     (nil))
(insn 51 50 52 4 (set (reg:HI 136)
        (subreg:HI (reg:SI 135) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":169 -1
     (nil))
(insn 52 51 53 4 (set (reg:SI 137)
        (ior:SI (reg/v:SI 97 [ tmpccer ])
            (subreg:SI (reg:HI 136) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":169 -1
     (nil))
(insn 53 52 54 4 (set (reg/v:SI 98 [ tmpccer ])
        (zero_extend:SI (subreg:HI (reg:SI 137) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":169 -1
     (nil))
(insn 54 53 55 4 (set (reg:SI 138)
        (and:SI (reg/v:SI 98 [ tmpccer ])
            (const_int -65 [0xffffffffffffffbf]))) "../SRC/Peripheral/src/ch32v00x_tim.c":170 -1
     (nil))
(insn 55 54 56 4 (set (reg/v:SI 99 [ tmpccer ])
        (zero_extend:SI (subreg:HI (reg:SI 138) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":170 -1
     (nil))
(insn 56 55 57 4 (set (reg:HI 139)
        (mem:HI (plus:SI (reg/v/f:SI 104 [ TIM_OCInitStruct ])
                (const_int 4 [0x4])) [2 TIM_OCInitStruct_28(D)->TIM_OutputNState+0 S2 A16])) "../SRC/Peripheral/src/ch32v00x_tim.c":171 -1
     (nil))
(insn 57 56 58 4 (set (reg:SI 140)
        (ashift:SI (subreg:SI (reg:HI 139) 0)
            (const_int 4 [0x4]))) "../SRC/Peripheral/src/ch32v00x_tim.c":171 -1
     (nil))
(insn 58 57 59 4 (set (reg:HI 141)
        (subreg:HI (reg:SI 140) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":171 -1
     (nil))
(insn 59 58 60 4 (set (reg:SI 142)
        (ior:SI (reg/v:SI 99 [ tmpccer ])
            (subreg:SI (reg:HI 141) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":171 -1
     (nil))
(insn 60 59 61 4 (set (reg/v:SI 90 [ tmpccer ])
        (zero_extend:SI (subreg:HI (reg:SI 142) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":171 -1
     (nil))
(insn 61 60 62 4 (set (reg:SI 145)
        (const_int -4096 [0xfffffffffffff000])) "../SRC/Peripheral/src/ch32v00x_tim.c":174 -1
     (nil))
(insn 62 61 63 4 (set (reg:SI 144)
        (plus:SI (reg:SI 145)
            (const_int 1023 [0x3ff]))) "../SRC/Peripheral/src/ch32v00x_tim.c":174 -1
     (expr_list:REG_EQUAL (const_int -3073 [0xfffffffffffff3ff])
        (nil)))
(insn 63 62 64 4 (set (reg:SI 143)
        (and:SI (reg/v:SI 91 [ tmpcr2 ])
            (reg:SI 144))) "../SRC/Peripheral/src/ch32v00x_tim.c":174 -1
     (nil))
(insn 64 63 65 4 (set (reg/v:SI 100 [ tmpcr2 ])
        (zero_extend:SI (subreg:HI (reg:SI 143) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":174 -1
     (nil))
(insn 65 64 66 4 (set (reg:HI 146)
        (mem:HI (plus:SI (reg/v/f:SI 104 [ TIM_OCInitStruct ])
                (const_int 12 [0xc])) [2 TIM_OCInitStruct_28(D)->TIM_OCIdleState+0 S2 A16])) "../SRC/Peripheral/src/ch32v00x_tim.c":175 -1
     (nil))
(insn 66 65 67 4 (set (reg:SI 147)
        (ashift:SI (subreg:SI (reg:HI 146) 0)
            (const_int 2 [0x2]))) "../SRC/Peripheral/src/ch32v00x_tim.c":175 -1
     (nil))
(insn 67 66 68 4 (set (reg:HI 148)
        (mem:HI (plus:SI (reg/v/f:SI 104 [ TIM_OCInitStruct ])
                (const_int 14 [0xe])) [2 TIM_OCInitStruct_28(D)->TIM_OCNIdleState+0 S2 A16])) "../SRC/Peripheral/src/ch32v00x_tim.c":176 -1
     (nil))
(insn 68 67 69 4 (set (reg:SI 149)
        (ashift:SI (subreg:SI (reg:HI 148) 0)
            (const_int 2 [0x2]))) "../SRC/Peripheral/src/ch32v00x_tim.c":176 -1
     (nil))
(insn 69 68 70 4 (set (reg:HI 150)
        (subreg:HI (reg:SI 147) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":176 -1
     (nil))
(insn 70 69 71 4 (set (reg:HI 151)
        (subreg:HI (reg:SI 149) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":176 -1
     (nil))
(insn 71 70 72 4 (set (reg:SI 152)
        (ior:SI (subreg:SI (reg:HI 150) 0)
            (subreg:SI (reg:HI 151) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":176 -1
     (nil))
(insn 72 71 73 4 (set (reg:HI 153)
        (subreg:HI (reg:SI 152) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":176 -1
     (nil))
(insn 73 72 74 4 (set (reg:SI 154)
        (ior:SI (reg/v:SI 100 [ tmpcr2 ])
            (subreg:SI (reg:HI 153) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":176 -1
     (nil))
(insn 74 73 75 4 (set (reg/v:SI 91 [ tmpcr2 ])
        (zero_extend:SI (subreg:HI (reg:SI 154) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":176 -1
     (nil))
(code_label 75 74 76 5 22 (nil) [1 uses])
(note 76 75 77 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 77 76 78 5 (set (mem/v:HI (plus:SI (reg/v/f:SI 103 [ TIMx ])
                (const_int 4 [0x4])) [2 TIMx_22(D)->CTLR2+0 S2 A32])
        (subreg/s/v:HI (reg/v:SI 91 [ tmpcr2 ]) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":179 -1
     (nil))
(insn 78 77 79 5 (set (mem/v:HI (plus:SI (reg/v/f:SI 103 [ TIMx ])
                (const_int 24 [0x18])) [2 TIMx_22(D)->CHCTLR1+0 S2 A32])
        (subreg/s/v:HI (reg/v:SI 95 [ tmpccmrx ]) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":180 -1
     (nil))
(insn 79 78 80 5 (set (reg:SI 89 [ _18 ])
        (zero_extend:SI (mem:HI (plus:SI (reg/v/f:SI 104 [ TIM_OCInitStruct ])
                    (const_int 6 [0x6])) [2 TIM_OCInitStruct_28(D)->TIM_Pulse+0 S2 A16]))) "../SRC/Peripheral/src/ch32v00x_tim.c":181 -1
     (nil))
(insn 80 79 81 5 (set (mem/v:SI (plus:SI (reg/v/f:SI 103 [ TIMx ])
                (const_int 56 [0x38])) [3 TIMx_22(D)->CH2CVR+0 S4 A32])
        (reg:SI 89 [ _18 ])) "../SRC/Peripheral/src/ch32v00x_tim.c":181 -1
     (nil))
(insn 81 80 0 5 (set (mem/v:HI (plus:SI (reg/v/f:SI 103 [ TIMx ])
                (const_int 32 [0x20])) [2 TIMx_22(D)->CCER+0 S2 A32])
        (subreg/s/v:HI (reg/v:SI 90 [ tmpccer ]) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":182 -1
     (nil))

;; Function TIM_OC3Init (TIM_OC3Init, funcdef_no=25, decl_uid=3714, cgraph_uid=26, symbol_order=26)


;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 6 into block 5...
Merged blocks 5 and 6.
Merged 5 and 6 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v/f:SI 102 [ TIMx ])
        (reg:SI 10 a0 [ TIMx ])) "../SRC/Peripheral/src/ch32v00x_tim.c":197 -1
     (nil))
(insn 3 2 4 2 (set (reg/v/f:SI 103 [ TIM_OCInitStruct ])
        (reg:SI 11 a1 [ TIM_OCInitStruct ])) "../SRC/Peripheral/src/ch32v00x_tim.c":197 -1
     (nil))
(note 4 3 8 2 NOTE_INSN_FUNCTION_BEG)
(insn 8 4 9 2 (set (reg:HI 105)
        (mem/v:HI (plus:SI (reg/v/f:SI 102 [ TIMx ])
                (const_int 32 [0x20])) [2 TIMx_21(D)->CCER+0 S2 A32])) "../SRC/Peripheral/src/ch32v00x_tim.c":200 -1
     (nil))
(insn 9 8 10 2 (set (reg:SI 72 [ _1 ])
        (zero_extend:SI (reg:HI 105))) "../SRC/Peripheral/src/ch32v00x_tim.c":200 -1
     (nil))
(insn 10 9 11 2 (set (reg:SI 106)
        (and:SI (reg:SI 72 [ _1 ])
            (const_int -257 [0xfffffffffffffeff]))) "../SRC/Peripheral/src/ch32v00x_tim.c":200 -1
     (nil))
(insn 11 10 12 2 (set (reg:SI 73 [ _2 ])
        (zero_extend:SI (subreg:HI (reg:SI 106) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":200 -1
     (nil))
(insn 12 11 14 2 (set (mem/v:HI (plus:SI (reg/v/f:SI 102 [ TIMx ])
                (const_int 32 [0x20])) [2 TIMx_21(D)->CCER+0 S2 A32])
        (subreg/s/v:HI (reg:SI 73 [ _2 ]) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":200 -1
     (nil))
(insn 14 12 15 2 (set (reg:HI 108)
        (mem/v:HI (plus:SI (reg/v/f:SI 102 [ TIMx ])
                (const_int 32 [0x20])) [2 TIMx_21(D)->CCER+0 S2 A32])) "../SRC/Peripheral/src/ch32v00x_tim.c":201 -1
     (nil))
(insn 15 14 17 2 (set (reg/v:SI 91 [ tmpccer ])
        (zero_extend:SI (reg:HI 108))) "../SRC/Peripheral/src/ch32v00x_tim.c":201 -1
     (nil))
(insn 17 15 18 2 (set (reg:HI 110)
        (mem/v:HI (plus:SI (reg/v/f:SI 102 [ TIMx ])
                (const_int 4 [0x4])) [2 TIMx_21(D)->CTLR2+0 S2 A32])) "../SRC/Peripheral/src/ch32v00x_tim.c":202 -1
     (nil))
(insn 18 17 20 2 (set (reg/v:SI 90 [ tmpcr2 ])
        (zero_extend:SI (reg:HI 110))) "../SRC/Peripheral/src/ch32v00x_tim.c":202 -1
     (nil))
(insn 20 18 21 2 (set (reg:HI 112)
        (mem/v:HI (plus:SI (reg/v/f:SI 102 [ TIMx ])
                (const_int 28 [0x1c])) [2 TIMx_21(D)->CHCTLR2+0 S2 A32])) "../SRC/Peripheral/src/ch32v00x_tim.c":203 -1
     (nil))
(insn 21 20 22 2 (set (reg/v:SI 92 [ tmpccmrx ])
        (zero_extend:SI (reg:HI 112))) "../SRC/Peripheral/src/ch32v00x_tim.c":203 -1
     (nil))
(insn 22 21 23 2 (set (reg:SI 113)
        (and:SI (reg/v:SI 92 [ tmpccmrx ])
            (const_int -116 [0xffffffffffffff8c]))) "../SRC/Peripheral/src/ch32v00x_tim.c":205 -1
     (nil))
(insn 23 22 24 2 (set (reg/v:SI 93 [ tmpccmrx ])
        (zero_extend:SI (subreg:HI (reg:SI 113) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":205 -1
     (nil))
(insn 24 23 25 2 (set (reg:HI 114)
        (mem:HI (reg/v/f:SI 103 [ TIM_OCInitStruct ]) [2 TIM_OCInitStruct_27(D)->TIM_OCMode+0 S2 A16])) "../SRC/Peripheral/src/ch32v00x_tim.c":206 -1
     (nil))
(insn 25 24 26 2 (set (reg:SI 115)
        (ior:SI (reg/v:SI 93 [ tmpccmrx ])
            (subreg:SI (reg:HI 114) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":206 -1
     (nil))
(insn 26 25 27 2 (set (reg/v:SI 94 [ tmpccmrx ])
        (zero_extend:SI (subreg:HI (reg:SI 115) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":206 -1
     (nil))
(insn 27 26 28 2 (set (reg:SI 116)
        (and:SI (reg/v:SI 91 [ tmpccer ])
            (const_int -513 [0xfffffffffffffdff]))) "../SRC/Peripheral/src/ch32v00x_tim.c":207 -1
     (nil))
(insn 28 27 29 2 (set (reg/v:SI 95 [ tmpccer ])
        (zero_extend:SI (subreg:HI (reg:SI 116) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":207 -1
     (nil))
(insn 29 28 30 2 (set (reg:HI 117)
        (mem:HI (plus:SI (reg/v/f:SI 103 [ TIM_OCInitStruct ])
                (const_int 8 [0x8])) [2 TIM_OCInitStruct_27(D)->TIM_OCPolarity+0 S2 A16])) "../SRC/Peripheral/src/ch32v00x_tim.c":208 -1
     (nil))
(insn 30 29 31 2 (set (reg:SI 118)
        (ashift:SI (subreg:SI (reg:HI 117) 0)
            (const_int 8 [0x8]))) "../SRC/Peripheral/src/ch32v00x_tim.c":208 -1
     (nil))
(insn 31 30 32 2 (set (reg:HI 119)
        (mem:HI (plus:SI (reg/v/f:SI 103 [ TIM_OCInitStruct ])
                (const_int 2 [0x2])) [2 TIM_OCInitStruct_27(D)->TIM_OutputState+0 S2 A16])) "../SRC/Peripheral/src/ch32v00x_tim.c":209 -1
     (nil))
(insn 32 31 33 2 (set (reg:SI 120)
        (ashift:SI (subreg:SI (reg:HI 119) 0)
            (const_int 8 [0x8]))) "../SRC/Peripheral/src/ch32v00x_tim.c":209 -1
     (nil))
(insn 33 32 34 2 (set (reg:HI 121)
        (subreg:HI (reg:SI 118) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":209 -1
     (nil))
(insn 34 33 35 2 (set (reg:HI 122)
        (subreg:HI (reg:SI 120) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":209 -1
     (nil))
(insn 35 34 36 2 (set (reg:SI 123)
        (ior:SI (subreg:SI (reg:HI 121) 0)
            (subreg:SI (reg:HI 122) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":209 -1
     (nil))
(insn 36 35 37 2 (set (reg:HI 124)
        (subreg:HI (reg:SI 123) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":209 -1
     (nil))
(insn 37 36 38 2 (set (reg:SI 125)
        (ior:SI (reg/v:SI 95 [ tmpccer ])
            (subreg:SI (reg:HI 124) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":209 -1
     (nil))
(insn 38 37 39 2 (set (reg/v:SI 89 [ tmpccer ])
        (zero_extend:SI (subreg:HI (reg:SI 125) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":209 -1
     (nil))
(insn 39 38 40 2 (set (reg:SI 127)
        (const_int 1073819648 [0x40013000])) "../SRC/Peripheral/src/ch32v00x_tim.c":211 -1
     (nil))
(insn 40 39 41 2 (set (reg:SI 126)
        (plus:SI (reg:SI 127)
            (const_int -1024 [0xfffffffffffffc00]))) "../SRC/Peripheral/src/ch32v00x_tim.c":211 -1
     (expr_list:REG_EQUAL (const_int 1073818624 [0x40012c00])
        (nil)))
(jump_insn 41 40 42 2 (set (pc)
        (if_then_else (ne (reg/v/f:SI 102 [ TIMx ])
                (reg:SI 126))
            (label_ref 73)
            (pc))) "../SRC/Peripheral/src/ch32v00x_tim.c":211 -1
     (int_list:REG_BR_PROB 751619284 (nil))
 -> 73)
(note 42 41 43 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 43 42 44 4 (set (reg:SI 130)
        (const_int -4096 [0xfffffffffffff000])) "../SRC/Peripheral/src/ch32v00x_tim.c":213 -1
     (nil))
(insn 44 43 45 4 (set (reg:SI 129)
        (plus:SI (reg:SI 130)
            (const_int 2047 [0x7ff]))) "../SRC/Peripheral/src/ch32v00x_tim.c":213 -1
     (expr_list:REG_EQUAL (const_int -2049 [0xfffffffffffff7ff])
        (nil)))
(insn 45 44 46 4 (set (reg:SI 128)
        (and:SI (reg/v:SI 89 [ tmpccer ])
            (reg:SI 129))) "../SRC/Peripheral/src/ch32v00x_tim.c":213 -1
     (nil))
(insn 46 45 47 4 (set (reg/v:SI 96 [ tmpccer ])
        (zero_extend:SI (subreg:HI (reg:SI 128) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":213 -1
     (nil))
(insn 47 46 48 4 (set (reg:HI 131)
        (mem:HI (plus:SI (reg/v/f:SI 103 [ TIM_OCInitStruct ])
                (const_int 10 [0xa])) [2 TIM_OCInitStruct_27(D)->TIM_OCNPolarity+0 S2 A16])) "../SRC/Peripheral/src/ch32v00x_tim.c":214 -1
     (nil))
(insn 48 47 49 4 (set (reg:SI 132)
        (ashift:SI (subreg:SI (reg:HI 131) 0)
            (const_int 8 [0x8]))) "../SRC/Peripheral/src/ch32v00x_tim.c":214 -1
     (nil))
(insn 49 48 50 4 (set (reg:HI 133)
        (subreg:HI (reg:SI 132) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":214 -1
     (nil))
(insn 50 49 51 4 (set (reg:SI 134)
        (ior:SI (reg/v:SI 96 [ tmpccer ])
            (subreg:SI (reg:HI 133) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":214 -1
     (nil))
(insn 51 50 52 4 (set (reg/v:SI 97 [ tmpccer ])
        (zero_extend:SI (subreg:HI (reg:SI 134) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":214 -1
     (nil))
(insn 52 51 53 4 (set (reg:SI 135)
        (and:SI (reg/v:SI 97 [ tmpccer ])
            (const_int -1025 [0xfffffffffffffbff]))) "../SRC/Peripheral/src/ch32v00x_tim.c":215 -1
     (nil))
(insn 53 52 54 4 (set (reg/v:SI 98 [ tmpccer ])
        (zero_extend:SI (subreg:HI (reg:SI 135) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":215 -1
     (nil))
(insn 54 53 55 4 (set (reg:HI 136)
        (mem:HI (plus:SI (reg/v/f:SI 103 [ TIM_OCInitStruct ])
                (const_int 4 [0x4])) [2 TIM_OCInitStruct_27(D)->TIM_OutputNState+0 S2 A16])) "../SRC/Peripheral/src/ch32v00x_tim.c":216 -1
     (nil))
(insn 55 54 56 4 (set (reg:SI 137)
        (ashift:SI (subreg:SI (reg:HI 136) 0)
            (const_int 8 [0x8]))) "../SRC/Peripheral/src/ch32v00x_tim.c":216 -1
     (nil))
(insn 56 55 57 4 (set (reg:HI 138)
        (subreg:HI (reg:SI 137) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":216 -1
     (nil))
(insn 57 56 58 4 (set (reg:SI 139)
        (ior:SI (reg/v:SI 98 [ tmpccer ])
            (subreg:SI (reg:HI 138) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":216 -1
     (nil))
(insn 58 57 59 4 (set (reg/v:SI 89 [ tmpccer ])
        (zero_extend:SI (subreg:HI (reg:SI 139) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":216 -1
     (nil))
(insn 59 58 60 4 (set (reg:SI 142)
        (const_int -12288 [0xffffffffffffd000])) "../SRC/Peripheral/src/ch32v00x_tim.c":218 -1
     (nil))
(insn 60 59 61 4 (set (reg:SI 141)
        (plus:SI (reg:SI 142)
            (const_int -1 [0xffffffffffffffff]))) "../SRC/Peripheral/src/ch32v00x_tim.c":218 -1
     (expr_list:REG_EQUAL (const_int -12289 [0xffffffffffffcfff])
        (nil)))
(insn 61 60 62 4 (set (reg:SI 140)
        (and:SI (reg/v:SI 90 [ tmpcr2 ])
            (reg:SI 141))) "../SRC/Peripheral/src/ch32v00x_tim.c":218 -1
     (nil))
(insn 62 61 63 4 (set (reg/v:SI 99 [ tmpcr2 ])
        (zero_extend:SI (subreg:HI (reg:SI 140) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":218 -1
     (nil))
(insn 63 62 64 4 (set (reg:HI 143)
        (mem:HI (plus:SI (reg/v/f:SI 103 [ TIM_OCInitStruct ])
                (const_int 12 [0xc])) [2 TIM_OCInitStruct_27(D)->TIM_OCIdleState+0 S2 A16])) "../SRC/Peripheral/src/ch32v00x_tim.c":219 -1
     (nil))
(insn 64 63 65 4 (set (reg:SI 144)
        (ashift:SI (subreg:SI (reg:HI 143) 0)
            (const_int 4 [0x4]))) "../SRC/Peripheral/src/ch32v00x_tim.c":219 -1
     (nil))
(insn 65 64 66 4 (set (reg:HI 145)
        (mem:HI (plus:SI (reg/v/f:SI 103 [ TIM_OCInitStruct ])
                (const_int 14 [0xe])) [2 TIM_OCInitStruct_27(D)->TIM_OCNIdleState+0 S2 A16])) "../SRC/Peripheral/src/ch32v00x_tim.c":220 -1
     (nil))
(insn 66 65 67 4 (set (reg:SI 146)
        (ashift:SI (subreg:SI (reg:HI 145) 0)
            (const_int 4 [0x4]))) "../SRC/Peripheral/src/ch32v00x_tim.c":220 -1
     (nil))
(insn 67 66 68 4 (set (reg:HI 147)
        (subreg:HI (reg:SI 144) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":220 -1
     (nil))
(insn 68 67 69 4 (set (reg:HI 148)
        (subreg:HI (reg:SI 146) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":220 -1
     (nil))
(insn 69 68 70 4 (set (reg:SI 149)
        (ior:SI (subreg:SI (reg:HI 147) 0)
            (subreg:SI (reg:HI 148) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":220 -1
     (nil))
(insn 70 69 71 4 (set (reg:HI 150)
        (subreg:HI (reg:SI 149) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":220 -1
     (nil))
(insn 71 70 72 4 (set (reg:SI 151)
        (ior:SI (reg/v:SI 99 [ tmpcr2 ])
            (subreg:SI (reg:HI 150) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":220 -1
     (nil))
(insn 72 71 73 4 (set (reg/v:SI 90 [ tmpcr2 ])
        (zero_extend:SI (subreg:HI (reg:SI 151) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":220 -1
     (nil))
(code_label 73 72 74 5 24 (nil) [1 uses])
(note 74 73 75 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 75 74 76 5 (set (mem/v:HI (plus:SI (reg/v/f:SI 102 [ TIMx ])
                (const_int 4 [0x4])) [2 TIMx_21(D)->CTLR2+0 S2 A32])
        (subreg/s/v:HI (reg/v:SI 90 [ tmpcr2 ]) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":223 -1
     (nil))
(insn 76 75 77 5 (set (mem/v:HI (plus:SI (reg/v/f:SI 102 [ TIMx ])
                (const_int 28 [0x1c])) [2 TIMx_21(D)->CHCTLR2+0 S2 A32])
        (subreg/s/v:HI (reg/v:SI 94 [ tmpccmrx ]) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":224 -1
     (nil))
(insn 77 76 78 5 (set (reg:SI 88 [ _17 ])
        (zero_extend:SI (mem:HI (plus:SI (reg/v/f:SI 103 [ TIM_OCInitStruct ])
                    (const_int 6 [0x6])) [2 TIM_OCInitStruct_27(D)->TIM_Pulse+0 S2 A16]))) "../SRC/Peripheral/src/ch32v00x_tim.c":225 -1
     (nil))
(insn 78 77 79 5 (set (mem/v:SI (plus:SI (reg/v/f:SI 102 [ TIMx ])
                (const_int 60 [0x3c])) [3 TIMx_21(D)->CH3CVR+0 S4 A32])
        (reg:SI 88 [ _17 ])) "../SRC/Peripheral/src/ch32v00x_tim.c":225 -1
     (nil))
(insn 79 78 0 5 (set (mem/v:HI (plus:SI (reg/v/f:SI 102 [ TIMx ])
                (const_int 32 [0x20])) [2 TIMx_21(D)->CCER+0 S2 A32])
        (subreg/s/v:HI (reg/v:SI 89 [ tmpccer ]) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":226 -1
     (nil))

;; Function TIM_OC4Init (TIM_OC4Init, funcdef_no=26, decl_uid=3717, cgraph_uid=27, symbol_order=27)


;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 6 into block 5...
Merged blocks 5 and 6.
Merged 5 and 6 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v/f:SI 93 [ TIMx ])
        (reg:SI 10 a0 [ TIMx ])) "../SRC/Peripheral/src/ch32v00x_tim.c":241 -1
     (nil))
(insn 3 2 4 2 (set (reg/v/f:SI 94 [ TIM_OCInitStruct ])
        (reg:SI 11 a1 [ TIM_OCInitStruct ])) "../SRC/Peripheral/src/ch32v00x_tim.c":241 -1
     (nil))
(note 4 3 8 2 NOTE_INSN_FUNCTION_BEG)
(insn 8 4 9 2 (set (reg:HI 96)
        (mem/v:HI (plus:SI (reg/v/f:SI 93 [ TIMx ])
                (const_int 32 [0x20])) [2 TIMx_15(D)->CCER+0 S2 A32])) "../SRC/Peripheral/src/ch32v00x_tim.c":244 -1
     (nil))
(insn 9 8 10 2 (set (reg:SI 72 [ _1 ])
        (zero_extend:SI (reg:HI 96))) "../SRC/Peripheral/src/ch32v00x_tim.c":244 -1
     (nil))
(insn 10 9 11 2 (set (reg:SI 99)
        (const_int -4096 [0xfffffffffffff000])) "../SRC/Peripheral/src/ch32v00x_tim.c":244 -1
     (nil))
(insn 11 10 12 2 (set (reg:SI 98)
        (plus:SI (reg:SI 99)
            (const_int -1 [0xffffffffffffffff]))) "../SRC/Peripheral/src/ch32v00x_tim.c":244 -1
     (expr_list:REG_EQUAL (const_int -4097 [0xffffffffffffefff])
        (nil)))
(insn 12 11 13 2 (set (reg:SI 97)
        (and:SI (reg:SI 72 [ _1 ])
            (reg:SI 98))) "../SRC/Peripheral/src/ch32v00x_tim.c":244 -1
     (nil))
(insn 13 12 14 2 (set (reg:SI 73 [ _2 ])
        (zero_extend:SI (subreg:HI (reg:SI 97) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":244 -1
     (nil))
(insn 14 13 16 2 (set (mem/v:HI (plus:SI (reg/v/f:SI 93 [ TIMx ])
                (const_int 32 [0x20])) [2 TIMx_15(D)->CCER+0 S2 A32])
        (subreg/s/v:HI (reg:SI 73 [ _2 ]) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":244 -1
     (nil))
(insn 16 14 17 2 (set (reg:HI 101)
        (mem/v:HI (plus:SI (reg/v/f:SI 93 [ TIMx ])
                (const_int 32 [0x20])) [2 TIMx_15(D)->CCER+0 S2 A32])) "../SRC/Peripheral/src/ch32v00x_tim.c":245 -1
     (nil))
(insn 17 16 19 2 (set (reg/v:SI 85 [ tmpccer ])
        (zero_extend:SI (reg:HI 101))) "../SRC/Peripheral/src/ch32v00x_tim.c":245 -1
     (nil))
(insn 19 17 20 2 (set (reg:HI 103)
        (mem/v:HI (plus:SI (reg/v/f:SI 93 [ TIMx ])
                (const_int 4 [0x4])) [2 TIMx_15(D)->CTLR2+0 S2 A32])) "../SRC/Peripheral/src/ch32v00x_tim.c":246 -1
     (nil))
(insn 20 19 22 2 (set (reg/v:SI 84 [ tmpcr2 ])
        (zero_extend:SI (reg:HI 103))) "../SRC/Peripheral/src/ch32v00x_tim.c":246 -1
     (nil))
(insn 22 20 23 2 (set (reg:HI 105)
        (mem/v:HI (plus:SI (reg/v/f:SI 93 [ TIMx ])
                (const_int 28 [0x1c])) [2 TIMx_15(D)->CHCTLR2+0 S2 A32])) "../SRC/Peripheral/src/ch32v00x_tim.c":247 -1
     (nil))
(insn 23 22 24 2 (set (reg/v:SI 86 [ tmpccmrx ])
        (zero_extend:SI (reg:HI 105))) "../SRC/Peripheral/src/ch32v00x_tim.c":247 -1
     (nil))
(insn 24 23 25 2 (set (reg:SI 108)
        (const_int -28672 [0xffffffffffff9000])) "../SRC/Peripheral/src/ch32v00x_tim.c":249 -1
     (nil))
(insn 25 24 26 2 (set (reg:SI 107)
        (plus:SI (reg:SI 108)
            (const_int -769 [0xfffffffffffffcff]))) "../SRC/Peripheral/src/ch32v00x_tim.c":249 -1
     (expr_list:REG_EQUAL (const_int -29441 [0xffffffffffff8cff])
        (nil)))
(insn 26 25 27 2 (set (reg:SI 106)
        (and:SI (reg/v:SI 86 [ tmpccmrx ])
            (reg:SI 107))) "../SRC/Peripheral/src/ch32v00x_tim.c":249 -1
     (nil))
(insn 27 26 28 2 (set (reg/v:SI 87 [ tmpccmrx ])
        (zero_extend:SI (subreg:HI (reg:SI 106) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":249 -1
     (nil))
(insn 28 27 29 2 (set (reg:HI 109)
        (mem:HI (reg/v/f:SI 94 [ TIM_OCInitStruct ]) [2 TIM_OCInitStruct_21(D)->TIM_OCMode+0 S2 A16])) "../SRC/Peripheral/src/ch32v00x_tim.c":250 -1
     (nil))
(insn 29 28 30 2 (set (reg:SI 110)
        (ashift:SI (subreg:SI (reg:HI 109) 0)
            (const_int 8 [0x8]))) "../SRC/Peripheral/src/ch32v00x_tim.c":250 -1
     (nil))
(insn 30 29 31 2 (set (reg:HI 111)
        (subreg:HI (reg:SI 110) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":250 -1
     (nil))
(insn 31 30 32 2 (set (reg:SI 112)
        (ior:SI (reg/v:SI 87 [ tmpccmrx ])
            (subreg:SI (reg:HI 111) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":250 -1
     (nil))
(insn 32 31 33 2 (set (reg/v:SI 88 [ tmpccmrx ])
        (zero_extend:SI (subreg:HI (reg:SI 112) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":250 -1
     (nil))
(insn 33 32 34 2 (set (reg:SI 115)
        (const_int -8192 [0xffffffffffffe000])) "../SRC/Peripheral/src/ch32v00x_tim.c":251 -1
     (nil))
(insn 34 33 35 2 (set (reg:SI 114)
        (plus:SI (reg:SI 115)
            (const_int -1 [0xffffffffffffffff]))) "../SRC/Peripheral/src/ch32v00x_tim.c":251 -1
     (expr_list:REG_EQUAL (const_int -8193 [0xffffffffffffdfff])
        (nil)))
(insn 35 34 36 2 (set (reg:SI 113)
        (and:SI (reg/v:SI 85 [ tmpccer ])
            (reg:SI 114))) "../SRC/Peripheral/src/ch32v00x_tim.c":251 -1
     (nil))
(insn 36 35 37 2 (set (reg/v:SI 89 [ tmpccer ])
        (zero_extend:SI (subreg:HI (reg:SI 113) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":251 -1
     (nil))
(insn 37 36 38 2 (set (reg:HI 116)
        (mem:HI (plus:SI (reg/v/f:SI 94 [ TIM_OCInitStruct ])
                (const_int 8 [0x8])) [2 TIM_OCInitStruct_21(D)->TIM_OCPolarity+0 S2 A16])) "../SRC/Peripheral/src/ch32v00x_tim.c":252 -1
     (nil))
(insn 38 37 39 2 (set (reg:SI 117)
        (ashift:SI (subreg:SI (reg:HI 116) 0)
            (const_int 12 [0xc]))) "../SRC/Peripheral/src/ch32v00x_tim.c":252 -1
     (nil))
(insn 39 38 40 2 (set (reg:HI 118)
        (mem:HI (plus:SI (reg/v/f:SI 94 [ TIM_OCInitStruct ])
                (const_int 2 [0x2])) [2 TIM_OCInitStruct_21(D)->TIM_OutputState+0 S2 A16])) "../SRC/Peripheral/src/ch32v00x_tim.c":253 -1
     (nil))
(insn 40 39 41 2 (set (reg:SI 119)
        (ashift:SI (subreg:SI (reg:HI 118) 0)
            (const_int 12 [0xc]))) "../SRC/Peripheral/src/ch32v00x_tim.c":253 -1
     (nil))
(insn 41 40 42 2 (set (reg:HI 120)
        (subreg:HI (reg:SI 117) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":253 -1
     (nil))
(insn 42 41 43 2 (set (reg:HI 121)
        (subreg:HI (reg:SI 119) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":253 -1
     (nil))
(insn 43 42 44 2 (set (reg:SI 122)
        (ior:SI (subreg:SI (reg:HI 120) 0)
            (subreg:SI (reg:HI 121) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":253 -1
     (nil))
(insn 44 43 45 2 (set (reg:HI 123)
        (subreg:HI (reg:SI 122) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":253 -1
     (nil))
(insn 45 44 46 2 (set (reg:SI 124)
        (ior:SI (reg/v:SI 89 [ tmpccer ])
            (subreg:SI (reg:HI 123) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":253 -1
     (nil))
(insn 46 45 47 2 (set (reg/v:SI 90 [ tmpccer ])
        (zero_extend:SI (subreg:HI (reg:SI 124) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":253 -1
     (nil))
(insn 47 46 48 2 (set (reg:SI 126)
        (const_int 1073819648 [0x40013000])) "../SRC/Peripheral/src/ch32v00x_tim.c":255 -1
     (nil))
(insn 48 47 49 2 (set (reg:SI 125)
        (plus:SI (reg:SI 126)
            (const_int -1024 [0xfffffffffffffc00]))) "../SRC/Peripheral/src/ch32v00x_tim.c":255 -1
     (expr_list:REG_EQUAL (const_int 1073818624 [0x40012c00])
        (nil)))
(jump_insn 49 48 50 2 (set (pc)
        (if_then_else (ne (reg/v/f:SI 93 [ TIMx ])
                (reg:SI 125))
            (label_ref 60)
            (pc))) "../SRC/Peripheral/src/ch32v00x_tim.c":255 -1
     (int_list:REG_BR_PROB 751619284 (nil))
 -> 60)
(note 50 49 51 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 51 50 52 4 (set (reg:SI 129)
        (const_int -16384 [0xffffffffffffc000])) "../SRC/Peripheral/src/ch32v00x_tim.c":257 -1
     (nil))
(insn 52 51 53 4 (set (reg:SI 128)
        (plus:SI (reg:SI 129)
            (const_int -1 [0xffffffffffffffff]))) "../SRC/Peripheral/src/ch32v00x_tim.c":257 -1
     (expr_list:REG_EQUAL (const_int -16385 [0xffffffffffffbfff])
        (nil)))
(insn 53 52 54 4 (set (reg:SI 127)
        (and:SI (reg/v:SI 84 [ tmpcr2 ])
            (reg:SI 128))) "../SRC/Peripheral/src/ch32v00x_tim.c":257 -1
     (nil))
(insn 54 53 55 4 (set (reg/v:SI 91 [ tmpcr2 ])
        (zero_extend:SI (subreg:HI (reg:SI 127) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":257 -1
     (nil))
(insn 55 54 56 4 (set (reg:HI 130)
        (mem:HI (plus:SI (reg/v/f:SI 94 [ TIM_OCInitStruct ])
                (const_int 12 [0xc])) [2 TIM_OCInitStruct_21(D)->TIM_OCIdleState+0 S2 A16])) "../SRC/Peripheral/src/ch32v00x_tim.c":258 -1
     (nil))
(insn 56 55 57 4 (set (reg:SI 131)
        (ashift:SI (subreg:SI (reg:HI 130) 0)
            (const_int 6 [0x6]))) "../SRC/Peripheral/src/ch32v00x_tim.c":258 -1
     (nil))
(insn 57 56 58 4 (set (reg:HI 132)
        (subreg:HI (reg:SI 131) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":258 -1
     (nil))
(insn 58 57 59 4 (set (reg:SI 133)
        (ior:SI (reg/v:SI 91 [ tmpcr2 ])
            (subreg:SI (reg:HI 132) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":258 -1
     (nil))
(insn 59 58 60 4 (set (reg/v:SI 84 [ tmpcr2 ])
        (zero_extend:SI (subreg:HI (reg:SI 133) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":258 -1
     (nil))
(code_label 60 59 61 5 26 (nil) [1 uses])
(note 61 60 62 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 62 61 63 5 (set (mem/v:HI (plus:SI (reg/v/f:SI 93 [ TIMx ])
                (const_int 4 [0x4])) [2 TIMx_15(D)->CTLR2+0 S2 A32])
        (subreg/s/v:HI (reg/v:SI 84 [ tmpcr2 ]) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":261 -1
     (nil))
(insn 63 62 64 5 (set (mem/v:HI (plus:SI (reg/v/f:SI 93 [ TIMx ])
                (const_int 28 [0x1c])) [2 TIMx_15(D)->CHCTLR2+0 S2 A32])
        (subreg/s/v:HI (reg/v:SI 88 [ tmpccmrx ]) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":262 -1
     (nil))
(insn 64 63 65 5 (set (reg:SI 83 [ _12 ])
        (zero_extend:SI (mem:HI (plus:SI (reg/v/f:SI 94 [ TIM_OCInitStruct ])
                    (const_int 6 [0x6])) [2 TIM_OCInitStruct_21(D)->TIM_Pulse+0 S2 A16]))) "../SRC/Peripheral/src/ch32v00x_tim.c":263 -1
     (nil))
(insn 65 64 66 5 (set (mem/v:SI (plus:SI (reg/v/f:SI 93 [ TIMx ])
                (const_int 64 [0x40])) [3 TIMx_15(D)->CH4CVR+0 S4 A32])
        (reg:SI 83 [ _12 ])) "../SRC/Peripheral/src/ch32v00x_tim.c":263 -1
     (nil))
(insn 66 65 0 5 (set (mem/v:HI (plus:SI (reg/v/f:SI 93 [ TIMx ])
                (const_int 32 [0x20])) [2 TIMx_15(D)->CCER+0 S2 A32])
        (subreg/s/v:HI (reg/v:SI 90 [ tmpccer ]) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":264 -1
     (nil))

;; Function TIM_BDTRConfig (TIM_BDTRConfig, funcdef_no=29, decl_uid=3726, cgraph_uid=30, symbol_order=30)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v/f:SI 85 [ TIMx ])
        (reg:SI 10 a0 [ TIMx ])) "../SRC/Peripheral/src/ch32v00x_tim.c":374 -1
     (nil))
(insn 3 2 4 2 (set (reg/v/f:SI 86 [ TIM_BDTRInitStruct ])
        (reg:SI 11 a1 [ TIM_BDTRInitStruct ])) "../SRC/Peripheral/src/ch32v00x_tim.c":374 -1
     (nil))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(insn 7 4 8 2 (set (reg:HI 87)
        (mem:HI (reg/v/f:SI 86 [ TIM_BDTRInitStruct ]) [2 TIM_BDTRInitStruct_15(D)->TIM_OSSRState+0 S2 A16])) "../SRC/Peripheral/src/ch32v00x_tim.c":375 -1
     (nil))
(insn 8 7 9 2 (set (reg:HI 88)
        (mem:HI (plus:SI (reg/v/f:SI 86 [ TIM_BDTRInitStruct ])
                (const_int 2 [0x2])) [2 TIM_BDTRInitStruct_15(D)->TIM_OSSIState+0 S2 A16])) "../SRC/Peripheral/src/ch32v00x_tim.c":375 -1
     (nil))
(insn 9 8 10 2 (set (reg:SI 89)
        (ior:SI (subreg:SI (reg:HI 87) 0)
            (subreg:SI (reg:HI 88) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":375 -1
     (nil))
(insn 10 9 11 2 (set (reg:HI 90)
        (subreg:HI (reg:SI 89) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":375 -1
     (nil))
(insn 11 10 12 2 (set (reg:HI 91)
        (mem:HI (plus:SI (reg/v/f:SI 86 [ TIM_BDTRInitStruct ])
                (const_int 4 [0x4])) [2 TIM_BDTRInitStruct_15(D)->TIM_LOCKLevel+0 S2 A16])) "../SRC/Peripheral/src/ch32v00x_tim.c":375 -1
     (nil))
(insn 12 11 13 2 (set (reg:SI 92)
        (ior:SI (subreg:SI (reg:HI 90) 0)
            (subreg:SI (reg:HI 91) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":375 -1
     (nil))
(insn 13 12 14 2 (set (reg:HI 93)
        (subreg:HI (reg:SI 92) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":375 -1
     (nil))
(insn 14 13 15 2 (set (reg:HI 94)
        (mem:HI (plus:SI (reg/v/f:SI 86 [ TIM_BDTRInitStruct ])
                (const_int 6 [0x6])) [2 TIM_BDTRInitStruct_15(D)->TIM_DeadTime+0 S2 A16])) "../SRC/Peripheral/src/ch32v00x_tim.c":375 -1
     (nil))
(insn 15 14 16 2 (set (reg:SI 95)
        (ior:SI (subreg:SI (reg:HI 93) 0)
            (subreg:SI (reg:HI 94) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":375 -1
     (nil))
(insn 16 15 17 2 (set (reg:HI 96)
        (subreg:HI (reg:SI 95) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":375 -1
     (nil))
(insn 17 16 18 2 (set (reg:HI 97)
        (mem:HI (plus:SI (reg/v/f:SI 86 [ TIM_BDTRInitStruct ])
                (const_int 8 [0x8])) [2 TIM_BDTRInitStruct_15(D)->TIM_Break+0 S2 A16])) "../SRC/Peripheral/src/ch32v00x_tim.c":375 -1
     (nil))
(insn 18 17 19 2 (set (reg:SI 98)
        (ior:SI (subreg:SI (reg:HI 96) 0)
            (subreg:SI (reg:HI 97) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":375 -1
     (nil))
(insn 19 18 20 2 (set (reg:HI 99)
        (subreg:HI (reg:SI 98) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":375 -1
     (nil))
(insn 20 19 21 2 (set (reg:HI 100)
        (mem:HI (plus:SI (reg/v/f:SI 86 [ TIM_BDTRInitStruct ])
                (const_int 10 [0xa])) [2 TIM_BDTRInitStruct_15(D)->TIM_BreakPolarity+0 S2 A16])) "../SRC/Peripheral/src/ch32v00x_tim.c":375 -1
     (nil))
(insn 21 20 22 2 (set (reg:SI 101)
        (ior:SI (subreg:SI (reg:HI 99) 0)
            (subreg:SI (reg:HI 100) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":375 -1
     (nil))
(insn 22 21 23 2 (set (reg:HI 102)
        (subreg:HI (reg:SI 101) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":375 -1
     (nil))
(insn 23 22 24 2 (set (reg:HI 103)
        (mem:HI (plus:SI (reg/v/f:SI 86 [ TIM_BDTRInitStruct ])
                (const_int 12 [0xc])) [2 TIM_BDTRInitStruct_15(D)->TIM_AutomaticOutput+0 S2 A16])) "../SRC/Peripheral/src/ch32v00x_tim.c":375 -1
     (nil))
(insn 24 23 25 2 (set (reg:SI 104)
        (ior:SI (subreg:SI (reg:HI 102) 0)
            (subreg:SI (reg:HI 103) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":375 -1
     (nil))
(insn 25 24 26 2 (set (reg:SI 84 [ _13 ])
        (zero_extend:SI (subreg:HI (reg:SI 104) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":375 -1
     (nil))
(insn 26 25 0 2 (set (mem/v:HI (plus:SI (reg/v/f:SI 85 [ TIMx ])
                (const_int 68 [0x44])) [2 TIMx_16(D)->BDTR+0 S2 A32])
        (subreg/s/v:HI (reg:SI 84 [ _13 ]) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":375 -1
     (nil))

;; Function TIM_TimeBaseStructInit (TIM_TimeBaseStructInit, funcdef_no=30, decl_uid=3728, cgraph_uid=31, symbol_order=31)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (reg/v/f:SI 72 [ TIM_TimeBaseInitStruct ])
        (reg:SI 10 a0 [ TIM_TimeBaseInitStruct ])) "../SRC/Peripheral/src/ch32v00x_tim.c":391 -1
     (nil))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(insn 6 3 7 2 (set (mem:SI (reg/v/f:SI 72 [ TIM_TimeBaseInitStruct ]) [2 MEM[(short unsigned int *)TIM_TimeBaseInitStruct_2(D)]+0 S4 A16])
        (const_int 0 [0])) "../SRC/Peripheral/src/ch32v00x_tim.c":393 -1
     (nil))
(insn 7 6 8 2 (set (reg:SI 74)
        (const_int 65536 [0x10000])) "../SRC/Peripheral/src/ch32v00x_tim.c":392 -1
     (nil))
(insn 8 7 9 2 (set (reg:SI 73)
        (plus:SI (reg:SI 74)
            (const_int -1 [0xffffffffffffffff]))) "../SRC/Peripheral/src/ch32v00x_tim.c":392 -1
     (expr_list:REG_EQUAL (const_int 65535 [0xffff])
        (nil)))
(insn 9 8 10 2 (set (mem:SI (plus:SI (reg/v/f:SI 72 [ TIM_TimeBaseInitStruct ])
                (const_int 4 [0x4])) [2 MEM[(short unsigned int *)TIM_TimeBaseInitStruct_2(D) + 4B]+0 S4 A16])
        (reg:SI 73)) "../SRC/Peripheral/src/ch32v00x_tim.c":392 -1
     (nil))
(insn 10 9 0 2 (set (mem:QI (plus:SI (reg/v/f:SI 72 [ TIM_TimeBaseInitStruct ])
                (const_int 8 [0x8])) [0 TIM_TimeBaseInitStruct_2(D)->TIM_RepetitionCounter+0 S1 A16])
        (const_int 0 [0])) "../SRC/Peripheral/src/ch32v00x_tim.c":396 -1
     (nil))

;; Function TIM_OCStructInit (TIM_OCStructInit, funcdef_no=31, decl_uid=3730, cgraph_uid=32, symbol_order=32)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (reg/v/f:SI 72 [ TIM_OCInitStruct ])
        (reg:SI 10 a0 [ TIM_OCInitStruct ])) "../SRC/Peripheral/src/ch32v00x_tim.c":409 -1
     (nil))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(insn 6 3 7 2 (set (mem:SI (reg/v/f:SI 72 [ TIM_OCInitStruct ]) [2 MEM[(short unsigned int *)TIM_OCInitStruct_2(D)]+0 S4 A16])
        (const_int 0 [0])) "../SRC/Peripheral/src/ch32v00x_tim.c":410 -1
     (nil))
(insn 7 6 8 2 (set (mem:SI (plus:SI (reg/v/f:SI 72 [ TIM_OCInitStruct ])
                (const_int 4 [0x4])) [2 MEM[(short unsigned int *)TIM_OCInitStruct_2(D) + 4B]+0 S4 A16])
        (const_int 0 [0])) "../SRC/Peripheral/src/ch32v00x_tim.c":412 -1
     (nil))
(insn 8 7 9 2 (set (mem:SI (plus:SI (reg/v/f:SI 72 [ TIM_OCInitStruct ])
                (const_int 8 [0x8])) [2 MEM[(short unsigned int *)TIM_OCInitStruct_2(D) + 8B]+0 S4 A16])
        (const_int 0 [0])) "../SRC/Peripheral/src/ch32v00x_tim.c":414 -1
     (nil))
(insn 9 8 0 2 (set (mem:SI (plus:SI (reg/v/f:SI 72 [ TIM_OCInitStruct ])
                (const_int 12 [0xc])) [2 MEM[(short unsigned int *)TIM_OCInitStruct_2(D) + 12B]+0 S4 A16])
        (const_int 0 [0])) "../SRC/Peripheral/src/ch32v00x_tim.c":416 -1
     (nil))

;; Function TIM_ICStructInit (TIM_ICStructInit, funcdef_no=32, decl_uid=3732, cgraph_uid=33, symbol_order=33)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (reg/v/f:SI 72 [ TIM_ICInitStruct ])
        (reg:SI 10 a0 [ TIM_ICInitStruct ])) "../SRC/Peripheral/src/ch32v00x_tim.c":430 -1
     (nil))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(insn 6 3 7 2 (set (mem:SI (reg/v/f:SI 72 [ TIM_ICInitStruct ]) [2 MEM[(short unsigned int *)TIM_ICInitStruct_2(D)]+0 S4 A16])
        (const_int 0 [0])) "../SRC/Peripheral/src/ch32v00x_tim.c":431 -1
     (nil))
(insn 7 6 8 2 (set (reg:SI 73)
        (const_int 1 [0x1])) "../SRC/Peripheral/src/ch32v00x_tim.c":433 -1
     (nil))
(insn 8 7 9 2 (set (mem:SI (plus:SI (reg/v/f:SI 72 [ TIM_ICInitStruct ])
                (const_int 4 [0x4])) [2 MEM[(short unsigned int *)TIM_ICInitStruct_2(D) + 4B]+0 S4 A16])
        (reg:SI 73)) "../SRC/Peripheral/src/ch32v00x_tim.c":433 -1
     (nil))
(insn 9 8 0 2 (set (mem:HI (plus:SI (reg/v/f:SI 72 [ TIM_ICInitStruct ])
                (const_int 8 [0x8])) [2 TIM_ICInitStruct_2(D)->TIM_ICFilter+0 S2 A16])
        (const_int 0 [0])) "../SRC/Peripheral/src/ch32v00x_tim.c":435 -1
     (nil))

;; Function TIM_BDTRStructInit (TIM_BDTRStructInit, funcdef_no=33, decl_uid=3734, cgraph_uid=34, symbol_order=34)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (reg/v/f:SI 72 [ TIM_BDTRInitStruct ])
        (reg:SI 10 a0 [ TIM_BDTRInitStruct ])) "../SRC/Peripheral/src/ch32v00x_tim.c":448 -1
     (nil))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(insn 6 3 7 2 (set (mem:SI (reg/v/f:SI 72 [ TIM_BDTRInitStruct ]) [2 MEM[(short unsigned int *)TIM_BDTRInitStruct_2(D)]+0 S4 A16])
        (const_int 0 [0])) "../SRC/Peripheral/src/ch32v00x_tim.c":449 -1
     (nil))
(insn 7 6 8 2 (set (mem:SI (plus:SI (reg/v/f:SI 72 [ TIM_BDTRInitStruct ])
                (const_int 4 [0x4])) [2 MEM[(short unsigned int *)TIM_BDTRInitStruct_2(D) + 4B]+0 S4 A16])
        (const_int 0 [0])) "../SRC/Peripheral/src/ch32v00x_tim.c":451 -1
     (nil))
(insn 8 7 9 2 (set (mem:SI (plus:SI (reg/v/f:SI 72 [ TIM_BDTRInitStruct ])
                (const_int 8 [0x8])) [2 MEM[(short unsigned int *)TIM_BDTRInitStruct_2(D) + 8B]+0 S4 A16])
        (const_int 0 [0])) "../SRC/Peripheral/src/ch32v00x_tim.c":453 -1
     (nil))
(insn 9 8 0 2 (set (mem:HI (plus:SI (reg/v/f:SI 72 [ TIM_BDTRInitStruct ])
                (const_int 12 [0xc])) [2 TIM_BDTRInitStruct_2(D)->TIM_AutomaticOutput+0 S2 A16])
        (const_int 0 [0])) "../SRC/Peripheral/src/ch32v00x_tim.c":455 -1
     (nil))

;; Function TIM_Cmd (TIM_Cmd, funcdef_no=34, decl_uid=3737, cgraph_uid=35, symbol_order=35)


;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Redirecting jump 14 from 6 to 7.
Merging block 6 into block 5...
Merged blocks 5 and 6.
Merged 5 and 6 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v/f:SI 76 [ TIMx ])
        (reg:SI 10 a0 [ TIMx ])) "../SRC/Peripheral/src/ch32v00x_tim.c":469 -1
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 77 [ NewState ])
        (reg:SI 11 a1 [ NewState ])) "../SRC/Peripheral/src/ch32v00x_tim.c":469 -1
     (nil))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(jump_insn 7 4 8 2 (set (pc)
        (if_then_else (eq (reg/v:SI 77 [ NewState ])
                (const_int 0 [0]))
            (label_ref 16)
            (pc))) "../SRC/Peripheral/src/ch32v00x_tim.c":470 -1
     (int_list:REG_BR_PROB 536870916 (nil))
 -> 16)
(note 8 7 9 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 9 8 10 4 (set (reg:HI 78)
        (mem/v:HI (reg/v/f:SI 76 [ TIMx ]) [2 TIMx_8(D)->CTLR1+0 S2 A32])) "../SRC/Peripheral/src/ch32v00x_tim.c":472 -1
     (nil))
(insn 10 9 11 4 (set (reg:SI 72 [ _1 ])
        (zero_extend:SI (reg:HI 78))) "../SRC/Peripheral/src/ch32v00x_tim.c":472 -1
     (nil))
(insn 11 10 12 4 (set (reg:SI 79)
        (ior:SI (reg:SI 72 [ _1 ])
            (const_int 1 [0x1]))) "../SRC/Peripheral/src/ch32v00x_tim.c":472 -1
     (nil))
(insn 12 11 13 4 (set (reg:SI 73 [ _2 ])
        (zero_extend:SI (subreg:HI (reg:SI 79) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":472 -1
     (nil))
(insn 13 12 14 4 (set (mem/v:HI (reg/v/f:SI 76 [ TIMx ]) [2 TIMx_8(D)->CTLR1+0 S2 A32])
        (subreg/s/v:HI (reg:SI 73 [ _2 ]) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":472 -1
     (nil))
(jump_insn 14 13 15 4 (set (pc)
        (label_ref:SI 25)) 250 {jump}
     (nil)
 -> 25)
(barrier 15 14 16)
(code_label 16 15 17 5 33 (nil) [1 uses])
(note 17 16 18 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 18 17 19 5 (set (reg:HI 80)
        (mem/v:HI (reg/v/f:SI 76 [ TIMx ]) [2 TIMx_8(D)->CTLR1+0 S2 A32])) "../SRC/Peripheral/src/ch32v00x_tim.c":476 -1
     (nil))
(insn 19 18 20 5 (set (reg:SI 74 [ _3 ])
        (zero_extend:SI (reg:HI 80))) "../SRC/Peripheral/src/ch32v00x_tim.c":476 -1
     (nil))
(insn 20 19 21 5 (set (reg:SI 81)
        (and:SI (reg:SI 74 [ _3 ])
            (const_int -2 [0xfffffffffffffffe]))) "../SRC/Peripheral/src/ch32v00x_tim.c":476 -1
     (nil))
(insn 21 20 22 5 (set (reg:SI 75 [ _4 ])
        (zero_extend:SI (subreg:HI (reg:SI 81) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":476 -1
     (nil))
(insn 22 21 25 5 (set (mem/v:HI (reg/v/f:SI 76 [ TIMx ]) [2 TIMx_8(D)->CTLR1+0 S2 A32])
        (subreg/s/v:HI (reg:SI 75 [ _4 ]) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":476 -1
     (nil))
(code_label 25 22 26 7 32 (nil) [1 uses])
(note 26 25 0 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

;; Function TIM_CtrlPWMOutputs (TIM_CtrlPWMOutputs, funcdef_no=35, decl_uid=3740, cgraph_uid=36, symbol_order=36)


;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Redirecting jump 16 from 6 to 7.
Merging block 6 into block 5...
Merged blocks 5 and 6.
Merged 5 and 6 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v/f:SI 76 [ TIMx ])
        (reg:SI 10 a0 [ TIMx ])) "../SRC/Peripheral/src/ch32v00x_tim.c":491 -1
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 77 [ NewState ])
        (reg:SI 11 a1 [ NewState ])) "../SRC/Peripheral/src/ch32v00x_tim.c":491 -1
     (nil))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(jump_insn 7 4 8 2 (set (pc)
        (if_then_else (eq (reg/v:SI 77 [ NewState ])
                (const_int 0 [0]))
            (label_ref 18)
            (pc))) "../SRC/Peripheral/src/ch32v00x_tim.c":492 -1
     (int_list:REG_BR_PROB 536870916 (nil))
 -> 18)
(note 8 7 10 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 10 8 11 4 (set (reg:HI 79)
        (mem/v:HI (plus:SI (reg/v/f:SI 76 [ TIMx ])
                (const_int 68 [0x44])) [2 TIMx_8(D)->BDTR+0 S2 A32])) "../SRC/Peripheral/src/ch32v00x_tim.c":494 -1
     (nil))
(insn 11 10 12 4 (set (reg:SI 72 [ _1 ])
        (zero_extend:SI (reg:HI 79))) "../SRC/Peripheral/src/ch32v00x_tim.c":494 -1
     (nil))
(insn 12 11 13 4 (set (reg:HI 80)
        (const_int -32768 [0xffffffffffff8000])) "../SRC/Peripheral/src/ch32v00x_tim.c":494 -1
     (nil))
(insn 13 12 14 4 (set (reg:SI 81)
        (ior:SI (reg:SI 72 [ _1 ])
            (subreg:SI (reg:HI 80) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":494 -1
     (nil))
(insn 14 13 15 4 (set (reg:SI 73 [ _2 ])
        (zero_extend:SI (subreg:HI (reg:SI 81) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":494 -1
     (nil))
(insn 15 14 16 4 (set (mem/v:HI (plus:SI (reg/v/f:SI 76 [ TIMx ])
                (const_int 68 [0x44])) [2 TIMx_8(D)->BDTR+0 S2 A32])
        (subreg/s/v:HI (reg:SI 73 [ _2 ]) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":494 -1
     (nil))
(jump_insn 16 15 17 4 (set (pc)
        (label_ref:SI 30)) 250 {jump}
     (nil)
 -> 30)
(barrier 17 16 18)
(code_label 18 17 19 5 37 (nil) [1 uses])
(note 19 18 21 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 21 19 22 5 (set (reg:HI 83)
        (mem/v:HI (plus:SI (reg/v/f:SI 76 [ TIMx ])
                (const_int 68 [0x44])) [2 TIMx_8(D)->BDTR+0 S2 A32])) "../SRC/Peripheral/src/ch32v00x_tim.c":498 -1
     (nil))
(insn 22 21 23 5 (set (reg:SI 74 [ _3 ])
        (zero_extend:SI (reg:HI 83))) "../SRC/Peripheral/src/ch32v00x_tim.c":498 -1
     (nil))
(insn 23 22 24 5 (set (reg:SI 86)
        (const_int 32768 [0x8000])) "../SRC/Peripheral/src/ch32v00x_tim.c":498 -1
     (nil))
(insn 24 23 25 5 (set (reg:SI 85)
        (plus:SI (reg:SI 86)
            (const_int -1 [0xffffffffffffffff]))) "../SRC/Peripheral/src/ch32v00x_tim.c":498 -1
     (expr_list:REG_EQUAL (const_int 32767 [0x7fff])
        (nil)))
(insn 25 24 26 5 (set (reg:SI 84)
        (and:SI (reg:SI 74 [ _3 ])
            (reg:SI 85))) "../SRC/Peripheral/src/ch32v00x_tim.c":498 -1
     (nil))
(insn 26 25 27 5 (set (reg:SI 75 [ _4 ])
        (zero_extend:SI (subreg:HI (reg:SI 84) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":498 -1
     (nil))
(insn 27 26 30 5 (set (mem/v:HI (plus:SI (reg/v/f:SI 76 [ TIMx ])
                (const_int 68 [0x44])) [2 TIMx_8(D)->BDTR+0 S2 A32])
        (subreg/s/v:HI (reg:SI 75 [ _4 ]) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":498 -1
     (nil))
(code_label 30 27 31 7 36 (nil) [1 uses])
(note 31 30 0 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

;; Function TIM_ITConfig (TIM_ITConfig, funcdef_no=36, decl_uid=3744, cgraph_uid=37, symbol_order=37)


;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Redirecting jump 16 from 6 to 7.
Merging block 6 into block 5...
Merged blocks 5 and 6.
Merged 5 and 6 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 6 NOTE_INSN_DELETED)
(note 6 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 6 3 2 (set (reg/v/f:SI 77 [ TIMx ])
        (reg:SI 10 a0 [ TIMx ])) "../SRC/Peripheral/src/ch32v00x_tim.c":522 -1
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 78 [ TIM_IT ])
        (reg:SI 11 a1 [ TIM_IT ])) "../SRC/Peripheral/src/ch32v00x_tim.c":522 -1
     (nil))
(insn 4 3 5 2 (set (reg/v:SI 79 [ NewState ])
        (reg:SI 12 a2 [ NewState ])) "../SRC/Peripheral/src/ch32v00x_tim.c":522 -1
     (nil))
(note 5 4 8 2 NOTE_INSN_FUNCTION_BEG)
(jump_insn 8 5 9 2 (set (pc)
        (if_then_else (eq (reg/v:SI 79 [ NewState ])
                (const_int 0 [0]))
            (label_ref 18)
            (pc))) "../SRC/Peripheral/src/ch32v00x_tim.c":523 -1
     (int_list:REG_BR_PROB 536870916 (nil))
 -> 18)
(note 9 8 11 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 11 9 12 4 (set (reg:HI 81)
        (mem/v:HI (plus:SI (reg/v/f:SI 77 [ TIMx ])
                (const_int 12 [0xc])) [2 TIMx_9(D)->DMAINTENR+0 S2 A32])) "../SRC/Peripheral/src/ch32v00x_tim.c":525 -1
     (nil))
(insn 12 11 13 4 (set (reg:SI 72 [ _1 ])
        (zero_extend:SI (reg:HI 81))) "../SRC/Peripheral/src/ch32v00x_tim.c":525 -1
     (nil))
(insn 13 12 14 4 (set (reg:SI 82)
        (ior:SI (reg:SI 72 [ _1 ])
            (reg/v:SI 78 [ TIM_IT ]))) "../SRC/Peripheral/src/ch32v00x_tim.c":525 -1
     (nil))
(insn 14 13 15 4 (set (reg:SI 73 [ _2 ])
        (zero_extend:SI (subreg:HI (reg:SI 82) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":525 -1
     (nil))
(insn 15 14 16 4 (set (mem/v:HI (plus:SI (reg/v/f:SI 77 [ TIMx ])
                (const_int 12 [0xc])) [2 TIMx_9(D)->DMAINTENR+0 S2 A32])
        (subreg/s/v:HI (reg:SI 73 [ _2 ]) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":525 -1
     (nil))
(jump_insn 16 15 17 4 (set (pc)
        (label_ref:SI 30)) 250 {jump}
     (nil)
 -> 30)
(barrier 17 16 18)
(code_label 18 17 19 5 41 (nil) [1 uses])
(note 19 18 21 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 21 19 22 5 (set (reg:HI 84)
        (mem/v:HI (plus:SI (reg/v/f:SI 77 [ TIMx ])
                (const_int 12 [0xc])) [2 TIMx_9(D)->DMAINTENR+0 S2 A32])) "../SRC/Peripheral/src/ch32v00x_tim.c":529 -1
     (nil))
(insn 22 21 23 5 (set (reg:SI 74 [ _3 ])
        (zero_extend:SI (reg:HI 84))) "../SRC/Peripheral/src/ch32v00x_tim.c":529 -1
     (nil))
(insn 23 22 24 5 (set (reg:SI 85)
        (not:SI (reg/v:SI 78 [ TIM_IT ]))) "../SRC/Peripheral/src/ch32v00x_tim.c":529 -1
     (nil))
(insn 24 23 25 5 (set (reg:HI 86)
        (subreg:HI (reg:SI 85) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":529 -1
     (nil))
(insn 25 24 26 5 (set (reg:SI 87)
        (and:SI (reg:SI 74 [ _3 ])
            (subreg:SI (reg:HI 86) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":529 -1
     (nil))
(insn 26 25 27 5 (set (reg:SI 76 [ _5 ])
        (zero_extend:SI (subreg:HI (reg:SI 87) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":529 -1
     (nil))
(insn 27 26 30 5 (set (mem/v:HI (plus:SI (reg/v/f:SI 77 [ TIMx ])
                (const_int 12 [0xc])) [2 TIMx_9(D)->DMAINTENR+0 S2 A32])
        (subreg/s/v:HI (reg:SI 76 [ _5 ]) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":529 -1
     (nil))
(code_label 30 27 31 7 40 (nil) [1 uses])
(note 31 30 0 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

;; Function TIM_GenerateEvent (TIM_GenerateEvent, funcdef_no=37, decl_uid=3747, cgraph_uid=38, symbol_order=38)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v/f:SI 72 [ TIMx ])
        (reg:SI 10 a0 [ TIMx ])) "../SRC/Peripheral/src/ch32v00x_tim.c":552 -1
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 73 [ TIM_EventSource ])
        (reg:SI 11 a1 [ TIM_EventSource ])) "../SRC/Peripheral/src/ch32v00x_tim.c":552 -1
     (nil))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(insn 7 4 0 2 (set (mem/v:HI (plus:SI (reg/v/f:SI 72 [ TIMx ])
                (const_int 20 [0x14])) [2 TIMx_2(D)->SWEVGR+0 S2 A32])
        (subreg/s/v:HI (reg/v:SI 73 [ TIM_EventSource ]) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":553 -1
     (nil))

;; Function TIM_DMAConfig (TIM_DMAConfig, funcdef_no=38, decl_uid=3751, cgraph_uid=39, symbol_order=39)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 6 NOTE_INSN_DELETED)
(note 6 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 6 3 2 (set (reg/v/f:SI 73 [ TIMx ])
        (reg:SI 10 a0 [ TIMx ])) "../SRC/Peripheral/src/ch32v00x_tim.c":587 -1
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 74 [ TIM_DMABase ])
        (reg:SI 11 a1 [ TIM_DMABase ])) "../SRC/Peripheral/src/ch32v00x_tim.c":587 -1
     (nil))
(insn 4 3 5 2 (set (reg/v:SI 75 [ TIM_DMABurstLength ])
        (reg:SI 12 a2 [ TIM_DMABurstLength ])) "../SRC/Peripheral/src/ch32v00x_tim.c":587 -1
     (nil))
(note 5 4 8 2 NOTE_INSN_FUNCTION_BEG)
(insn 8 5 9 2 (set (reg:SI 76)
        (ior:SI (reg/v:SI 74 [ TIM_DMABase ])
            (reg/v:SI 75 [ TIM_DMABurstLength ]))) "../SRC/Peripheral/src/ch32v00x_tim.c":588 -1
     (nil))
(insn 9 8 10 2 (set (reg:SI 72 [ _1 ])
        (zero_extend:SI (subreg:HI (reg:SI 76) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":588 -1
     (nil))
(insn 10 9 0 2 (set (mem/v:HI (plus:SI (reg/v/f:SI 73 [ TIMx ])
                (const_int 72 [0x48])) [2 TIMx_5(D)->DMACFGR+0 S2 A32])
        (subreg/s/v:HI (reg:SI 72 [ _1 ]) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":588 -1
     (nil))

;; Function TIM_DMACmd (TIM_DMACmd, funcdef_no=114, decl_uid=3755, cgraph_uid=40, symbol_order=40)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 6 NOTE_INSN_DELETED)
(note 6 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 6 3 2 (set (reg/v/f:SI 72 [ TIMx ])
        (reg:SI 10 a0 [ TIMx ])) "../SRC/Peripheral/src/ch32v00x_tim.c":609 -1
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 73 [ TIM_DMASource ])
        (reg:SI 11 a1 [ TIM_DMASource ])) "../SRC/Peripheral/src/ch32v00x_tim.c":609 -1
     (nil))
(insn 4 3 5 2 (set (reg/v:SI 74 [ NewState ])
        (reg:SI 12 a2 [ NewState ])) "../SRC/Peripheral/src/ch32v00x_tim.c":609 -1
     (nil))
(note 5 4 8 2 NOTE_INSN_FUNCTION_BEG)
(insn 8 5 9 2 (set (reg:SI 12 a2)
        (reg/v:SI 74 [ NewState ])) -1
     (nil))
(insn 9 8 10 2 (set (reg:SI 11 a1)
        (reg/v:SI 73 [ TIM_DMASource ])) -1
     (nil))
(insn 10 9 11 2 (set (reg:SI 10 a0)
        (reg/v/f:SI 72 [ TIMx ])) -1
     (nil))
(call_insn 11 10 0 2 (parallel [
            (call (mem:SI (symbol_ref:SI ("TIM_ITConfig") [flags 0x3] <function_decl 0663c780 TIM_ITConfig>) [0 TIM_ITConfig S4 A8])
                (const_int 0 [0]))
            (clobber (reg:SI 1 ra))
        ]) -1
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("TIM_ITConfig") [flags 0x3] <function_decl 0663c780 TIM_ITConfig>)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:SI (use (reg:SI 10 a0))
        (expr_list:HI (use (reg:SI 11 a1))
            (expr_list:SI (use (reg:SI 12 a2))
                (nil)))))

;; Function TIM_InternalClockConfig (TIM_InternalClockConfig, funcdef_no=40, decl_uid=3757, cgraph_uid=41, symbol_order=41)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (reg/v/f:SI 74 [ TIMx ])
        (reg:SI 10 a0 [ TIMx ])) "../SRC/Peripheral/src/ch32v00x_tim.c":631 -1
     (nil))
(note 3 2 7 2 NOTE_INSN_FUNCTION_BEG)
(insn 7 3 8 2 (set (reg:HI 76)
        (mem/v:HI (plus:SI (reg/v/f:SI 74 [ TIMx ])
                (const_int 8 [0x8])) [2 TIMx_4(D)->SMCFGR+0 S2 A32])) "../SRC/Peripheral/src/ch32v00x_tim.c":632 -1
     (nil))
(insn 8 7 9 2 (set (reg:SI 72 [ _1 ])
        (zero_extend:SI (reg:HI 76))) "../SRC/Peripheral/src/ch32v00x_tim.c":632 -1
     (nil))
(insn 9 8 10 2 (set (reg:SI 77)
        (and:SI (reg:SI 72 [ _1 ])
            (const_int -8 [0xfffffffffffffff8]))) "../SRC/Peripheral/src/ch32v00x_tim.c":632 -1
     (nil))
(insn 10 9 11 2 (set (reg:SI 73 [ _2 ])
        (zero_extend:SI (subreg:HI (reg:SI 77) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":632 -1
     (nil))
(insn 11 10 0 2 (set (mem/v:HI (plus:SI (reg/v/f:SI 74 [ TIMx ])
                (const_int 8 [0x8])) [2 TIMx_4(D)->SMCFGR+0 S2 A32])
        (subreg/s/v:HI (reg:SI 73 [ _2 ]) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":632 -1
     (nil))

;; Function TIM_ITRxExternalClockConfig (TIM_ITRxExternalClockConfig, funcdef_no=41, decl_uid=3760, cgraph_uid=42, symbol_order=42)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v/f:SI 77 [ TIMx ])
        (reg:SI 10 a0 [ TIMx ])) "../SRC/Peripheral/src/ch32v00x_tim.c":650 -1
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 78 [ TIM_InputTriggerSource ])
        (reg:SI 11 a1 [ TIM_InputTriggerSource ])) "../SRC/Peripheral/src/ch32v00x_tim.c":650 -1
     (nil))
(note 4 3 8 2 NOTE_INSN_FUNCTION_BEG)
(insn 8 4 9 2 (set (reg:HI 80)
        (mem/v:HI (plus:SI (reg/v/f:SI 77 [ TIMx ])
                (const_int 8 [0x8])) [2 TIMx_4(D)->SMCFGR+0 S2 A32])) "../SRC/Peripheral/src/ch32v00x_tim.c":847 -1
     (nil))
(insn 9 8 10 2 (set (reg/v:SI 74 [ tmpsmcr ])
        (zero_extend:SI (reg:HI 80))) "../SRC/Peripheral/src/ch32v00x_tim.c":847 -1
     (nil))
(insn 10 9 11 2 (set (reg:SI 81)
        (and:SI (reg/v:SI 74 [ tmpsmcr ])
            (const_int -113 [0xffffffffffffff8f]))) "../SRC/Peripheral/src/ch32v00x_tim.c":848 -1
     (nil))
(insn 11 10 12 2 (set (reg/v:SI 75 [ tmpsmcr ])
        (zero_extend:SI (subreg:HI (reg:SI 81) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":848 -1
     (nil))
(insn 12 11 13 2 (set (reg:SI 82)
        (ior:SI (reg/v:SI 78 [ TIM_InputTriggerSource ])
            (reg/v:SI 75 [ tmpsmcr ]))) "../SRC/Peripheral/src/ch32v00x_tim.c":849 -1
     (nil))
(insn 13 12 14 2 (set (reg/v:SI 76 [ tmpsmcr ])
        (zero_extend:SI (subreg:HI (reg:SI 82) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":849 -1
     (nil))
(insn 14 13 16 2 (set (mem/v:HI (plus:SI (reg/v/f:SI 77 [ TIMx ])
                (const_int 8 [0x8])) [2 TIMx_4(D)->SMCFGR+0 S2 A32])
        (subreg/s/v:HI (reg/v:SI 76 [ tmpsmcr ]) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":850 -1
     (nil))
(insn 16 14 17 2 (set (reg:HI 84)
        (mem/v:HI (plus:SI (reg/v/f:SI 77 [ TIMx ])
                (const_int 8 [0x8])) [2 TIMx_4(D)->SMCFGR+0 S2 A32])) "../SRC/Peripheral/src/ch32v00x_tim.c":652 -1
     (nil))
(insn 17 16 18 2 (set (reg:SI 72 [ _1 ])
        (zero_extend:SI (reg:HI 84))) "../SRC/Peripheral/src/ch32v00x_tim.c":652 -1
     (nil))
(insn 18 17 19 2 (set (reg:SI 85)
        (ior:SI (reg:SI 72 [ _1 ])
            (const_int 7 [0x7]))) "../SRC/Peripheral/src/ch32v00x_tim.c":652 -1
     (nil))
(insn 19 18 20 2 (set (reg:SI 73 [ _2 ])
        (zero_extend:SI (subreg:HI (reg:SI 85) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":652 -1
     (nil))
(insn 20 19 0 2 (set (mem/v:HI (plus:SI (reg/v/f:SI 77 [ TIMx ])
                (const_int 8 [0x8])) [2 TIMx_4(D)->SMCFGR+0 S2 A32])
        (subreg/s/v:HI (reg:SI 73 [ _2 ]) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":652 -1
     (nil))

;; Function TIM_TIxExternalClockConfig (TIM_TIxExternalClockConfig, funcdef_no=42, decl_uid=3765, cgraph_uid=43, symbol_order=43)


;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 7 into block 6...
Merged blocks 6 and 7.
Merged 6 and 7 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (reg/v/f:SI 77 [ TIMx ])
        (reg:SI 10 a0 [ TIMx ])) "../SRC/Peripheral/src/ch32v00x_tim.c":677 -1
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 78 [ TIM_TIxExternalCLKSource ])
        (reg:SI 11 a1 [ TIM_TIxExternalCLKSource ])) "../SRC/Peripheral/src/ch32v00x_tim.c":677 -1
     (nil))
(insn 4 3 5 2 (set (reg/v:SI 79 [ TIM_ICPolarity ])
        (reg:SI 12 a2 [ TIM_ICPolarity ])) "../SRC/Peripheral/src/ch32v00x_tim.c":677 -1
     (nil))
(insn 5 4 6 2 (set (reg/v:SI 80 [ ICFilter ])
        (reg:SI 13 a3 [ ICFilter ])) "../SRC/Peripheral/src/ch32v00x_tim.c":677 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (reg:SI 81)
        (const_int 96 [0x60])) "../SRC/Peripheral/src/ch32v00x_tim.c":678 -1
     (nil))
(jump_insn 10 9 11 2 (set (pc)
        (if_then_else (ne (reg/v:SI 78 [ TIM_TIxExternalCLKSource ])
                (reg:SI 81))
            (label_ref 19)
            (pc))) "../SRC/Peripheral/src/ch32v00x_tim.c":678 -1
     (int_list:REG_BR_PROB 708669604 (nil))
 -> 19)
(note 11 10 12 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 12 11 13 4 (set (reg:SI 13 a3)
        (reg/v:SI 80 [ ICFilter ])) "../SRC/Peripheral/src/ch32v00x_tim.c":680 -1
     (nil))
(insn 13 12 14 4 (set (reg:SI 12 a2)
        (const_int 1 [0x1])) "../SRC/Peripheral/src/ch32v00x_tim.c":680 -1
     (nil))
(insn 14 13 15 4 (set (reg:SI 11 a1)
        (reg/v:SI 79 [ TIM_ICPolarity ])) "../SRC/Peripheral/src/ch32v00x_tim.c":680 -1
     (nil))
(insn 15 14 16 4 (set (reg:SI 10 a0)
        (reg/v/f:SI 77 [ TIMx ])) "../SRC/Peripheral/src/ch32v00x_tim.c":680 -1
     (nil))
(call_insn 16 15 17 4 (parallel [
            (call (mem:SI (symbol_ref:SI ("TI2_Config") [flags 0x3] <function_decl 06662960 TI2_Config>) [0 TI2_Config S4 A8])
                (const_int 0 [0]))
            (clobber (reg:SI 1 ra))
        ]) "../SRC/Peripheral/src/ch32v00x_tim.c":680 -1
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("TI2_Config") [flags 0x3] <function_decl 06662960 TI2_Config>)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:SI (use (reg:SI 10 a0))
        (expr_list:HI (use (reg:SI 11 a1))
            (expr_list:HI (use (reg:SI 12 a2))
                (expr_list:HI (use (reg:SI 13 a3))
                    (nil))))))
(jump_insn 17 16 18 4 (set (pc)
        (label_ref 26)) -1
     (nil)
 -> 26)
(barrier 18 17 19)
(code_label 19 18 20 5 51 (nil) [1 uses])
(note 20 19 21 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 21 20 22 5 (set (reg:SI 13 a3)
        (reg/v:SI 80 [ ICFilter ])) "../SRC/Peripheral/src/ch32v00x_tim.c":684 -1
     (nil))
(insn 22 21 23 5 (set (reg:SI 12 a2)
        (const_int 1 [0x1])) "../SRC/Peripheral/src/ch32v00x_tim.c":684 -1
     (nil))
(insn 23 22 24 5 (set (reg:SI 11 a1)
        (reg/v:SI 79 [ TIM_ICPolarity ])) "../SRC/Peripheral/src/ch32v00x_tim.c":684 -1
     (nil))
(insn 24 23 25 5 (set (reg:SI 10 a0)
        (reg/v/f:SI 77 [ TIMx ])) "../SRC/Peripheral/src/ch32v00x_tim.c":684 -1
     (nil))
(call_insn 25 24 26 5 (parallel [
            (call (mem:SI (symbol_ref:SI ("TI1_Config") [flags 0x3] <function_decl 066628e8 TI1_Config>) [0 TI1_Config S4 A8])
                (const_int 0 [0]))
            (clobber (reg:SI 1 ra))
        ]) "../SRC/Peripheral/src/ch32v00x_tim.c":684 -1
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("TI1_Config") [flags 0x3] <function_decl 066628e8 TI1_Config>)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:SI (use (reg:SI 10 a0))
        (expr_list:HI (use (reg:SI 11 a1))
            (expr_list:HI (use (reg:SI 12 a2))
                (expr_list:HI (use (reg:SI 13 a3))
                    (nil))))))
(code_label 26 25 27 6 52 (nil) [1 uses])
(note 27 26 29 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 29 27 30 6 (set (reg:HI 83)
        (mem/v:HI (plus:SI (reg/v/f:SI 77 [ TIMx ])
                (const_int 8 [0x8])) [2 TIMx_6(D)->SMCFGR+0 S2 A32])) "../SRC/Peripheral/src/ch32v00x_tim.c":847 -1
     (nil))
(insn 30 29 31 6 (set (reg/v:SI 74 [ tmpsmcr ])
        (zero_extend:SI (reg:HI 83))) "../SRC/Peripheral/src/ch32v00x_tim.c":847 -1
     (nil))
(insn 31 30 32 6 (set (reg:SI 84)
        (and:SI (reg/v:SI 74 [ tmpsmcr ])
            (const_int -113 [0xffffffffffffff8f]))) "../SRC/Peripheral/src/ch32v00x_tim.c":848 -1
     (nil))
(insn 32 31 33 6 (set (reg/v:SI 75 [ tmpsmcr ])
        (zero_extend:SI (subreg:HI (reg:SI 84) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":848 -1
     (nil))
(insn 33 32 34 6 (set (reg:SI 85)
        (ior:SI (reg/v:SI 78 [ TIM_TIxExternalCLKSource ])
            (reg/v:SI 75 [ tmpsmcr ]))) "../SRC/Peripheral/src/ch32v00x_tim.c":849 -1
     (nil))
(insn 34 33 35 6 (set (reg/v:SI 76 [ tmpsmcr ])
        (zero_extend:SI (subreg:HI (reg:SI 85) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":849 -1
     (nil))
(insn 35 34 37 6 (set (mem/v:HI (plus:SI (reg/v/f:SI 77 [ TIMx ])
                (const_int 8 [0x8])) [2 TIMx_6(D)->SMCFGR+0 S2 A32])
        (subreg/s/v:HI (reg/v:SI 76 [ tmpsmcr ]) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":850 -1
     (nil))
(insn 37 35 38 6 (set (reg:HI 87)
        (mem/v:HI (plus:SI (reg/v/f:SI 77 [ TIMx ])
                (const_int 8 [0x8])) [2 TIMx_6(D)->SMCFGR+0 S2 A32])) "../SRC/Peripheral/src/ch32v00x_tim.c":688 -1
     (nil))
(insn 38 37 39 6 (set (reg:SI 72 [ _1 ])
        (zero_extend:SI (reg:HI 87))) "../SRC/Peripheral/src/ch32v00x_tim.c":688 -1
     (nil))
(insn 39 38 40 6 (set (reg:SI 88)
        (ior:SI (reg:SI 72 [ _1 ])
            (const_int 7 [0x7]))) "../SRC/Peripheral/src/ch32v00x_tim.c":688 -1
     (nil))
(insn 40 39 41 6 (set (reg:SI 73 [ _2 ])
        (zero_extend:SI (subreg:HI (reg:SI 88) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":688 -1
     (nil))
(insn 41 40 0 6 (set (mem/v:HI (plus:SI (reg/v/f:SI 77 [ TIMx ])
                (const_int 8 [0x8])) [2 TIMx_6(D)->SMCFGR+0 S2 A32])
        (subreg/s/v:HI (reg:SI 73 [ _2 ]) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":688 -1
     (nil))

;; Function TIM_ETRConfig (TIM_ETRConfig, funcdef_no=45, decl_uid=3780, cgraph_uid=46, symbol_order=46)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (reg/v/f:SI 78 [ TIMx ])
        (reg:SI 10 a0 [ TIMx ])) "../SRC/Peripheral/src/ch32v00x_tim.c":771 -1
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 79 [ TIM_ExtTRGPrescaler ])
        (reg:SI 11 a1 [ TIM_ExtTRGPrescaler ])) "../SRC/Peripheral/src/ch32v00x_tim.c":771 -1
     (nil))
(insn 4 3 5 2 (set (reg/v:SI 80 [ TIM_ExtTRGPolarity ])
        (reg:SI 12 a2 [ TIM_ExtTRGPolarity ])) "../SRC/Peripheral/src/ch32v00x_tim.c":771 -1
     (nil))
(insn 5 4 6 2 (set (reg/v:SI 81 [ ExtTRGFilter ])
        (reg:SI 13 a3 [ ExtTRGFilter ])) "../SRC/Peripheral/src/ch32v00x_tim.c":771 -1
     (nil))
(note 6 5 10 2 NOTE_INSN_FUNCTION_BEG)
(insn 10 6 11 2 (set (reg:HI 83)
        (mem/v:HI (plus:SI (reg/v/f:SI 78 [ TIMx ])
                (const_int 8 [0x8])) [2 TIMx_5(D)->SMCFGR+0 S2 A32])) "../SRC/Peripheral/src/ch32v00x_tim.c":774 -1
     (nil))
(insn 11 10 12 2 (set (reg/v:SI 74 [ tmpsmcr ])
        (zero_extend:SI (reg:HI 83))) "../SRC/Peripheral/src/ch32v00x_tim.c":774 -1
     (nil))
(insn 12 11 13 2 (set (reg:SI 84)
        (and:SI (reg/v:SI 74 [ tmpsmcr ])
            (const_int 255 [0xff]))) "../SRC/Peripheral/src/ch32v00x_tim.c":775 -1
     (nil))
(insn 13 12 14 2 (set (reg/v:SI 75 [ tmpsmcr ])
        (zero_extend:SI (subreg:HI (reg:SI 84) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":775 -1
     (nil))
(insn 14 13 15 2 (set (reg:SI 85)
        (ashift:SI (reg/v:SI 81 [ ExtTRGFilter ])
            (const_int 8 [0x8]))) "../SRC/Peripheral/src/ch32v00x_tim.c":776 -1
     (nil))
(insn 15 14 16 2 (set (reg:SI 86)
        (ior:SI (reg/v:SI 80 [ TIM_ExtTRGPolarity ])
            (reg/v:SI 79 [ TIM_ExtTRGPrescaler ]))) "../SRC/Peripheral/src/ch32v00x_tim.c":776 -1
     (nil))
(insn 16 15 17 2 (set (reg:HI 87)
        (subreg:HI (reg:SI 85) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":776 -1
     (nil))
(insn 17 16 18 2 (set (reg:HI 88)
        (subreg:HI (reg:SI 86) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":776 -1
     (nil))
(insn 18 17 19 2 (set (reg:SI 89)
        (ior:SI (subreg:SI (reg:HI 87) 0)
            (subreg:SI (reg:HI 88) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":776 -1
     (nil))
(insn 19 18 20 2 (set (reg:HI 90)
        (subreg:HI (reg:SI 89) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":776 -1
     (nil))
(insn 20 19 21 2 (set (reg:SI 91)
        (ior:SI (reg/v:SI 75 [ tmpsmcr ])
            (subreg:SI (reg:HI 90) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":776 -1
     (nil))
(insn 21 20 22 2 (set (reg/v:SI 76 [ tmpsmcr ])
        (zero_extend:SI (subreg:HI (reg:SI 91) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":776 -1
     (nil))
(insn 22 21 0 2 (set (mem/v:HI (plus:SI (reg/v/f:SI 78 [ TIMx ])
                (const_int 8 [0x8])) [2 TIMx_5(D)->SMCFGR+0 S2 A32])
        (subreg/s/v:HI (reg/v:SI 76 [ tmpsmcr ]) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":777 -1
     (nil))

;; Function TIM_ETRClockMode1Config (TIM_ETRClockMode1Config, funcdef_no=43, decl_uid=3770, cgraph_uid=44, symbol_order=44)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (reg/v/f:SI 75 [ TIMx ])
        (reg:SI 10 a0 [ TIMx ])) "../SRC/Peripheral/src/ch32v00x_tim.c":712 -1
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 76 [ TIM_ExtTRGPrescaler ])
        (reg:SI 11 a1 [ TIM_ExtTRGPrescaler ])) "../SRC/Peripheral/src/ch32v00x_tim.c":712 -1
     (nil))
(insn 4 3 5 2 (set (reg/v:SI 77 [ TIM_ExtTRGPolarity ])
        (reg:SI 12 a2 [ TIM_ExtTRGPolarity ])) "../SRC/Peripheral/src/ch32v00x_tim.c":712 -1
     (nil))
(insn 5 4 6 2 (set (reg/v:SI 78 [ ExtTRGFilter ])
        (reg:SI 13 a3 [ ExtTRGFilter ])) "../SRC/Peripheral/src/ch32v00x_tim.c":712 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (reg:SI 13 a3)
        (reg/v:SI 78 [ ExtTRGFilter ])) "../SRC/Peripheral/src/ch32v00x_tim.c":715 -1
     (nil))
(insn 10 9 11 2 (set (reg:SI 12 a2)
        (reg/v:SI 77 [ TIM_ExtTRGPolarity ])) "../SRC/Peripheral/src/ch32v00x_tim.c":715 -1
     (nil))
(insn 11 10 12 2 (set (reg:SI 11 a1)
        (reg/v:SI 76 [ TIM_ExtTRGPrescaler ])) "../SRC/Peripheral/src/ch32v00x_tim.c":715 -1
     (nil))
(insn 12 11 13 2 (set (reg:SI 10 a0)
        (reg/v/f:SI 75 [ TIMx ])) "../SRC/Peripheral/src/ch32v00x_tim.c":715 -1
     (nil))
(call_insn 13 12 15 2 (parallel [
            (call (mem:SI (symbol_ref:SI ("TIM_ETRConfig") [flags 0x3] <function_decl 0663cbb8 TIM_ETRConfig>) [0 TIM_ETRConfig S4 A8])
                (const_int 0 [0]))
            (clobber (reg:SI 1 ra))
        ]) "../SRC/Peripheral/src/ch32v00x_tim.c":715 -1
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("TIM_ETRConfig") [flags 0x3] <function_decl 0663cbb8 TIM_ETRConfig>)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:SI (use (reg:SI 10 a0))
        (expr_list:HI (use (reg:SI 11 a1))
            (expr_list:HI (use (reg:SI 12 a2))
                (expr_list:HI (use (reg:SI 13 a3))
                    (nil))))))
(insn 15 13 16 2 (set (reg:HI 80)
        (mem/v:HI (plus:SI (reg/v/f:SI 75 [ TIMx ])
                (const_int 8 [0x8])) [2 TIMx_3(D)->SMCFGR+0 S2 A32])) "../SRC/Peripheral/src/ch32v00x_tim.c":716 -1
     (nil))
(insn 16 15 17 2 (set (reg/v:SI 73 [ tmpsmcr ])
        (zero_extend:SI (reg:HI 80))) "../SRC/Peripheral/src/ch32v00x_tim.c":716 -1
     (nil))
(insn 17 16 18 2 (set (reg:SI 81)
        (and:SI (reg/v:SI 73 [ tmpsmcr ])
            (const_int -120 [0xffffffffffffff88]))) -1
     (nil))
(insn 18 17 19 2 (set (reg:SI 72 [ _1 ])
        (zero_extend:SI (subreg:HI (reg:SI 81) 0))) -1
     (nil))
(insn 19 18 20 2 (set (reg:SI 82)
        (ior:SI (reg:SI 72 [ _1 ])
            (const_int 119 [0x77]))) "../SRC/Peripheral/src/ch32v00x_tim.c":720 -1
     (nil))
(insn 20 19 21 2 (set (reg/v:SI 74 [ tmpsmcr ])
        (zero_extend:SI (subreg:HI (reg:SI 82) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":720 -1
     (nil))
(insn 21 20 0 2 (set (mem/v:HI (plus:SI (reg/v/f:SI 75 [ TIMx ])
                (const_int 8 [0x8])) [2 TIMx_3(D)->SMCFGR+0 S2 A32])
        (subreg/s/v:HI (reg/v:SI 74 [ tmpsmcr ]) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":721 -1
     (nil))

;; Function TIM_ETRClockMode2Config (TIM_ETRClockMode2Config, funcdef_no=44, decl_uid=3775, cgraph_uid=45, symbol_order=45)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (reg/v/f:SI 74 [ TIMx ])
        (reg:SI 10 a0 [ TIMx ])) "../SRC/Peripheral/src/ch32v00x_tim.c":745 -1
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 75 [ TIM_ExtTRGPrescaler ])
        (reg:SI 11 a1 [ TIM_ExtTRGPrescaler ])) "../SRC/Peripheral/src/ch32v00x_tim.c":745 -1
     (nil))
(insn 4 3 5 2 (set (reg/v:SI 76 [ TIM_ExtTRGPolarity ])
        (reg:SI 12 a2 [ TIM_ExtTRGPolarity ])) "../SRC/Peripheral/src/ch32v00x_tim.c":745 -1
     (nil))
(insn 5 4 6 2 (set (reg/v:SI 77 [ ExtTRGFilter ])
        (reg:SI 13 a3 [ ExtTRGFilter ])) "../SRC/Peripheral/src/ch32v00x_tim.c":745 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (reg:SI 13 a3)
        (reg/v:SI 77 [ ExtTRGFilter ])) "../SRC/Peripheral/src/ch32v00x_tim.c":746 -1
     (nil))
(insn 10 9 11 2 (set (reg:SI 12 a2)
        (reg/v:SI 76 [ TIM_ExtTRGPolarity ])) "../SRC/Peripheral/src/ch32v00x_tim.c":746 -1
     (nil))
(insn 11 10 12 2 (set (reg:SI 11 a1)
        (reg/v:SI 75 [ TIM_ExtTRGPrescaler ])) "../SRC/Peripheral/src/ch32v00x_tim.c":746 -1
     (nil))
(insn 12 11 13 2 (set (reg:SI 10 a0)
        (reg/v/f:SI 74 [ TIMx ])) "../SRC/Peripheral/src/ch32v00x_tim.c":746 -1
     (nil))
(call_insn 13 12 15 2 (parallel [
            (call (mem:SI (symbol_ref:SI ("TIM_ETRConfig") [flags 0x3] <function_decl 0663cbb8 TIM_ETRConfig>) [0 TIM_ETRConfig S4 A8])
                (const_int 0 [0]))
            (clobber (reg:SI 1 ra))
        ]) "../SRC/Peripheral/src/ch32v00x_tim.c":746 -1
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("TIM_ETRConfig") [flags 0x3] <function_decl 0663cbb8 TIM_ETRConfig>)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:SI (use (reg:SI 10 a0))
        (expr_list:HI (use (reg:SI 11 a1))
            (expr_list:HI (use (reg:SI 12 a2))
                (expr_list:HI (use (reg:SI 13 a3))
                    (nil))))))
(insn 15 13 16 2 (set (reg:HI 79)
        (mem/v:HI (plus:SI (reg/v/f:SI 74 [ TIMx ])
                (const_int 8 [0x8])) [2 TIMx_4(D)->SMCFGR+0 S2 A32])) "../SRC/Peripheral/src/ch32v00x_tim.c":747 -1
     (nil))
(insn 16 15 17 2 (set (reg:SI 72 [ _1 ])
        (zero_extend:SI (reg:HI 79))) "../SRC/Peripheral/src/ch32v00x_tim.c":747 -1
     (nil))
(insn 17 16 18 2 (set (reg:HI 80)
        (const_int 16384 [0x4000])) "../SRC/Peripheral/src/ch32v00x_tim.c":747 -1
     (nil))
(insn 18 17 19 2 (set (reg:SI 81)
        (ior:SI (reg:SI 72 [ _1 ])
            (subreg:SI (reg:HI 80) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":747 -1
     (nil))
(insn 19 18 20 2 (set (reg:SI 73 [ _2 ])
        (zero_extend:SI (subreg:HI (reg:SI 81) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":747 -1
     (nil))
(insn 20 19 0 2 (set (mem/v:HI (plus:SI (reg/v/f:SI 74 [ TIMx ])
                (const_int 8 [0x8])) [2 TIMx_4(D)->SMCFGR+0 S2 A32])
        (subreg/s/v:HI (reg:SI 73 [ _2 ]) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":747 -1
     (nil))

;; Function TIM_PrescalerConfig (TIM_PrescalerConfig, funcdef_no=46, decl_uid=3784, cgraph_uid=47, symbol_order=47)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 6 NOTE_INSN_DELETED)
(note 6 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 6 3 2 (set (reg/v/f:SI 72 [ TIMx ])
        (reg:SI 10 a0 [ TIMx ])) "../SRC/Peripheral/src/ch32v00x_tim.c":795 -1
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 73 [ Prescaler ])
        (reg:SI 11 a1 [ Prescaler ])) "../SRC/Peripheral/src/ch32v00x_tim.c":795 -1
     (nil))
(insn 4 3 5 2 (set (reg/v:SI 74 [ TIM_PSCReloadMode ])
        (reg:SI 12 a2 [ TIM_PSCReloadMode ])) "../SRC/Peripheral/src/ch32v00x_tim.c":795 -1
     (nil))
(note 5 4 8 2 NOTE_INSN_FUNCTION_BEG)
(insn 8 5 9 2 (set (mem/v:HI (plus:SI (reg/v/f:SI 72 [ TIMx ])
                (const_int 40 [0x28])) [2 TIMx_2(D)->PSC+0 S2 A32])
        (subreg/s/v:HI (reg/v:SI 73 [ Prescaler ]) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":796 -1
     (nil))
(insn 9 8 0 2 (set (mem/v:HI (plus:SI (reg/v/f:SI 72 [ TIMx ])
                (const_int 20 [0x14])) [2 TIMx_2(D)->SWEVGR+0 S2 A32])
        (subreg/s/v:HI (reg/v:SI 74 [ TIM_PSCReloadMode ]) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":797 -1
     (nil))

;; Function TIM_CounterModeConfig (TIM_CounterModeConfig, funcdef_no=47, decl_uid=3787, cgraph_uid=48, symbol_order=48)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v/f:SI 75 [ TIMx ])
        (reg:SI 10 a0 [ TIMx ])) "../SRC/Peripheral/src/ch32v00x_tim.c":816 -1
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 76 [ TIM_CounterMode ])
        (reg:SI 11 a1 [ TIM_CounterMode ])) "../SRC/Peripheral/src/ch32v00x_tim.c":816 -1
     (nil))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(insn 7 4 8 2 (set (reg:HI 77)
        (mem/v:HI (reg/v/f:SI 75 [ TIMx ]) [2 TIMx_2(D)->CTLR1+0 S2 A32])) "../SRC/Peripheral/src/ch32v00x_tim.c":819 -1
     (nil))
(insn 8 7 9 2 (set (reg/v:SI 72 [ tmpcr1 ])
        (zero_extend:SI (reg:HI 77))) "../SRC/Peripheral/src/ch32v00x_tim.c":819 -1
     (nil))
(insn 9 8 10 2 (set (reg:SI 78)
        (and:SI (reg/v:SI 72 [ tmpcr1 ])
            (const_int -113 [0xffffffffffffff8f]))) "../SRC/Peripheral/src/ch32v00x_tim.c":820 -1
     (nil))
(insn 10 9 11 2 (set (reg/v:SI 73 [ tmpcr1 ])
        (zero_extend:SI (subreg:HI (reg:SI 78) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":820 -1
     (nil))
(insn 11 10 12 2 (set (reg:SI 79)
        (ior:SI (reg/v:SI 73 [ tmpcr1 ])
            (reg/v:SI 76 [ TIM_CounterMode ]))) "../SRC/Peripheral/src/ch32v00x_tim.c":821 -1
     (nil))
(insn 12 11 13 2 (set (reg/v:SI 74 [ tmpcr1 ])
        (zero_extend:SI (subreg:HI (reg:SI 79) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":821 -1
     (nil))
(insn 13 12 0 2 (set (mem/v:HI (reg/v/f:SI 75 [ TIMx ]) [2 TIMx_2(D)->CTLR1+0 S2 A32])
        (subreg/s/v:HI (reg/v:SI 74 [ tmpcr1 ]) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":822 -1
     (nil))

;; Function TIM_SelectInputTrigger (TIM_SelectInputTrigger, funcdef_no=48, decl_uid=3790, cgraph_uid=49, symbol_order=49)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v/f:SI 75 [ TIMx ])
        (reg:SI 10 a0 [ TIMx ])) "../SRC/Peripheral/src/ch32v00x_tim.c":844 -1
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 76 [ TIM_InputTriggerSource ])
        (reg:SI 11 a1 [ TIM_InputTriggerSource ])) "../SRC/Peripheral/src/ch32v00x_tim.c":844 -1
     (nil))
(note 4 3 8 2 NOTE_INSN_FUNCTION_BEG)
(insn 8 4 9 2 (set (reg:HI 78)
        (mem/v:HI (plus:SI (reg/v/f:SI 75 [ TIMx ])
                (const_int 8 [0x8])) [2 TIMx_2(D)->SMCFGR+0 S2 A32])) "../SRC/Peripheral/src/ch32v00x_tim.c":847 -1
     (nil))
(insn 9 8 10 2 (set (reg/v:SI 72 [ tmpsmcr ])
        (zero_extend:SI (reg:HI 78))) "../SRC/Peripheral/src/ch32v00x_tim.c":847 -1
     (nil))
(insn 10 9 11 2 (set (reg:SI 79)
        (and:SI (reg/v:SI 72 [ tmpsmcr ])
            (const_int -113 [0xffffffffffffff8f]))) "../SRC/Peripheral/src/ch32v00x_tim.c":848 -1
     (nil))
(insn 11 10 12 2 (set (reg/v:SI 73 [ tmpsmcr ])
        (zero_extend:SI (subreg:HI (reg:SI 79) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":848 -1
     (nil))
(insn 12 11 13 2 (set (reg:SI 80)
        (ior:SI (reg/v:SI 73 [ tmpsmcr ])
            (reg/v:SI 76 [ TIM_InputTriggerSource ]))) "../SRC/Peripheral/src/ch32v00x_tim.c":849 -1
     (nil))
(insn 13 12 14 2 (set (reg/v:SI 74 [ tmpsmcr ])
        (zero_extend:SI (subreg:HI (reg:SI 80) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":849 -1
     (nil))
(insn 14 13 0 2 (set (mem/v:HI (plus:SI (reg/v/f:SI 75 [ TIMx ])
                (const_int 8 [0x8])) [2 TIMx_2(D)->SMCFGR+0 S2 A32])
        (subreg/s/v:HI (reg/v:SI 74 [ tmpsmcr ]) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":850 -1
     (nil))

;; Function TIM_EncoderInterfaceConfig (TIM_EncoderInterfaceConfig, funcdef_no=49, decl_uid=3795, cgraph_uid=50, symbol_order=50)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (reg/v/f:SI 83 [ TIMx ])
        (reg:SI 10 a0 [ TIMx ])) "../SRC/Peripheral/src/ch32v00x_tim.c":877 -1
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 84 [ TIM_EncoderMode ])
        (reg:SI 11 a1 [ TIM_EncoderMode ])) "../SRC/Peripheral/src/ch32v00x_tim.c":877 -1
     (nil))
(insn 4 3 5 2 (set (reg/v:SI 85 [ TIM_IC1Polarity ])
        (reg:SI 12 a2 [ TIM_IC1Polarity ])) "../SRC/Peripheral/src/ch32v00x_tim.c":877 -1
     (nil))
(insn 5 4 6 2 (set (reg/v:SI 86 [ TIM_IC2Polarity ])
        (reg:SI 13 a3 [ TIM_IC2Polarity ])) "../SRC/Peripheral/src/ch32v00x_tim.c":877 -1
     (nil))
(note 6 5 10 2 NOTE_INSN_FUNCTION_BEG)
(insn 10 6 11 2 (set (reg:HI 88)
        (mem/v:HI (plus:SI (reg/v/f:SI 83 [ TIMx ])
                (const_int 8 [0x8])) [2 TIMx_4(D)->SMCFGR+0 S2 A32])) "../SRC/Peripheral/src/ch32v00x_tim.c":882 -1
     (nil))
(insn 11 10 13 2 (set (reg/v:SI 74 [ tmpsmcr ])
        (zero_extend:SI (reg:HI 88))) "../SRC/Peripheral/src/ch32v00x_tim.c":882 -1
     (nil))
(insn 13 11 14 2 (set (reg:HI 90)
        (mem/v:HI (plus:SI (reg/v/f:SI 83 [ TIMx ])
                (const_int 24 [0x18])) [2 TIMx_4(D)->CHCTLR1+0 S2 A32])) "../SRC/Peripheral/src/ch32v00x_tim.c":883 -1
     (nil))
(insn 14 13 16 2 (set (reg/v:SI 75 [ tmpccmr1 ])
        (zero_extend:SI (reg:HI 90))) "../SRC/Peripheral/src/ch32v00x_tim.c":883 -1
     (nil))
(insn 16 14 17 2 (set (reg:HI 92)
        (mem/v:HI (plus:SI (reg/v/f:SI 83 [ TIMx ])
                (const_int 32 [0x20])) [2 TIMx_4(D)->CCER+0 S2 A32])) "../SRC/Peripheral/src/ch32v00x_tim.c":884 -1
     (nil))
(insn 17 16 18 2 (set (reg/v:SI 76 [ tmpccer ])
        (zero_extend:SI (reg:HI 92))) "../SRC/Peripheral/src/ch32v00x_tim.c":884 -1
     (nil))
(insn 18 17 19 2 (set (reg:SI 93)
        (and:SI (reg/v:SI 74 [ tmpsmcr ])
            (const_int -8 [0xfffffffffffffff8]))) "../SRC/Peripheral/src/ch32v00x_tim.c":885 -1
     (nil))
(insn 19 18 20 2 (set (reg/v:SI 77 [ tmpsmcr ])
        (zero_extend:SI (subreg:HI (reg:SI 93) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":885 -1
     (nil))
(insn 20 19 21 2 (set (reg:SI 94)
        (ior:SI (reg/v:SI 77 [ tmpsmcr ])
            (reg/v:SI 84 [ TIM_EncoderMode ]))) "../SRC/Peripheral/src/ch32v00x_tim.c":886 -1
     (nil))
(insn 21 20 22 2 (set (reg/v:SI 78 [ tmpsmcr ])
        (zero_extend:SI (subreg:HI (reg:SI 94) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":886 -1
     (nil))
(insn 22 21 23 2 (set (reg:SI 95)
        (and:SI (reg/v:SI 75 [ tmpccmr1 ])
            (const_int -772 [0xfffffffffffffcfc]))) "../SRC/Peripheral/src/ch32v00x_tim.c":887 -1
     (nil))
(insn 23 22 24 2 (set (reg/v:SI 79 [ tmpccmr1 ])
        (zero_extend:SI (subreg:HI (reg:SI 95) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":887 -1
     (nil))
(insn 24 23 25 2 (set (reg:SI 96)
        (ior:SI (reg/v:SI 79 [ tmpccmr1 ])
            (const_int 257 [0x101]))) "../SRC/Peripheral/src/ch32v00x_tim.c":888 -1
     (nil))
(insn 25 24 26 2 (set (reg/v:SI 80 [ tmpccmr1 ])
        (zero_extend:SI (subreg:HI (reg:SI 96) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":888 -1
     (nil))
(insn 26 25 27 2 (set (reg:SI 97)
        (and:SI (reg/v:SI 76 [ tmpccer ])
            (const_int -35 [0xffffffffffffffdd]))) "../SRC/Peripheral/src/ch32v00x_tim.c":889 -1
     (nil))
(insn 27 26 28 2 (set (reg/v:SI 81 [ tmpccer ])
        (zero_extend:SI (subreg:HI (reg:SI 97) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":889 -1
     (nil))
(insn 28 27 29 2 (set (reg:SI 98)
        (ashift:SI (reg/v:SI 86 [ TIM_IC2Polarity ])
            (const_int 4 [0x4]))) "../SRC/Peripheral/src/ch32v00x_tim.c":890 -1
     (nil))
(insn 29 28 30 2 (set (reg:HI 99)
        (subreg:HI (reg:SI 98) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":890 -1
     (nil))
(insn 30 29 31 2 (set (reg:SI 100)
        (ior:SI (reg/v:SI 85 [ TIM_IC1Polarity ])
            (subreg:SI (reg:HI 99) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":890 -1
     (nil))
(insn 31 30 32 2 (set (reg:HI 101)
        (subreg:HI (reg:SI 100) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":890 -1
     (nil))
(insn 32 31 33 2 (set (reg:SI 102)
        (ior:SI (reg/v:SI 81 [ tmpccer ])
            (subreg:SI (reg:HI 101) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":890 -1
     (nil))
(insn 33 32 34 2 (set (reg/v:SI 82 [ tmpccer ])
        (zero_extend:SI (subreg:HI (reg:SI 102) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":890 -1
     (nil))
(insn 34 33 35 2 (set (mem/v:HI (plus:SI (reg/v/f:SI 83 [ TIMx ])
                (const_int 8 [0x8])) [2 TIMx_4(D)->SMCFGR+0 S2 A32])
        (subreg/s/v:HI (reg/v:SI 78 [ tmpsmcr ]) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":891 -1
     (nil))
(insn 35 34 36 2 (set (mem/v:HI (plus:SI (reg/v/f:SI 83 [ TIMx ])
                (const_int 24 [0x18])) [2 TIMx_4(D)->CHCTLR1+0 S2 A32])
        (subreg/s/v:HI (reg/v:SI 80 [ tmpccmr1 ]) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":892 -1
     (nil))
(insn 36 35 0 2 (set (mem/v:HI (plus:SI (reg/v/f:SI 83 [ TIMx ])
                (const_int 32 [0x20])) [2 TIMx_4(D)->CCER+0 S2 A32])
        (subreg/s/v:HI (reg/v:SI 82 [ tmpccer ]) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":893 -1
     (nil))

;; Function TIM_ForcedOC1Config (TIM_ForcedOC1Config, funcdef_no=50, decl_uid=3798, cgraph_uid=51, symbol_order=51)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v/f:SI 75 [ TIMx ])
        (reg:SI 10 a0 [ TIMx ])) "../SRC/Peripheral/src/ch32v00x_tim.c":910 -1
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 76 [ TIM_ForcedAction ])
        (reg:SI 11 a1 [ TIM_ForcedAction ])) "../SRC/Peripheral/src/ch32v00x_tim.c":910 -1
     (nil))
(note 4 3 8 2 NOTE_INSN_FUNCTION_BEG)
(insn 8 4 9 2 (set (reg:HI 78)
        (mem/v:HI (plus:SI (reg/v/f:SI 75 [ TIMx ])
                (const_int 24 [0x18])) [2 TIMx_2(D)->CHCTLR1+0 S2 A32])) "../SRC/Peripheral/src/ch32v00x_tim.c":913 -1
     (nil))
(insn 9 8 10 2 (set (reg/v:SI 72 [ tmpccmr1 ])
        (zero_extend:SI (reg:HI 78))) "../SRC/Peripheral/src/ch32v00x_tim.c":913 -1
     (nil))
(insn 10 9 11 2 (set (reg:SI 79)
        (and:SI (reg/v:SI 72 [ tmpccmr1 ])
            (const_int -113 [0xffffffffffffff8f]))) "../SRC/Peripheral/src/ch32v00x_tim.c":914 -1
     (nil))
(insn 11 10 12 2 (set (reg/v:SI 73 [ tmpccmr1 ])
        (zero_extend:SI (subreg:HI (reg:SI 79) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":914 -1
     (nil))
(insn 12 11 13 2 (set (reg:SI 80)
        (ior:SI (reg/v:SI 73 [ tmpccmr1 ])
            (reg/v:SI 76 [ TIM_ForcedAction ]))) "../SRC/Peripheral/src/ch32v00x_tim.c":915 -1
     (nil))
(insn 13 12 14 2 (set (reg/v:SI 74 [ tmpccmr1 ])
        (zero_extend:SI (subreg:HI (reg:SI 80) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":915 -1
     (nil))
(insn 14 13 0 2 (set (mem/v:HI (plus:SI (reg/v/f:SI 75 [ TIMx ])
                (const_int 24 [0x18])) [2 TIMx_2(D)->CHCTLR1+0 S2 A32])
        (subreg/s/v:HI (reg/v:SI 74 [ tmpccmr1 ]) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":916 -1
     (nil))

;; Function TIM_ForcedOC2Config (TIM_ForcedOC2Config, funcdef_no=51, decl_uid=3801, cgraph_uid=52, symbol_order=52)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v/f:SI 76 [ TIMx ])
        (reg:SI 10 a0 [ TIMx ])) "../SRC/Peripheral/src/ch32v00x_tim.c":933 -1
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 77 [ TIM_ForcedAction ])
        (reg:SI 11 a1 [ TIM_ForcedAction ])) "../SRC/Peripheral/src/ch32v00x_tim.c":933 -1
     (nil))
(note 4 3 8 2 NOTE_INSN_FUNCTION_BEG)
(insn 8 4 9 2 (set (reg:HI 79)
        (mem/v:HI (plus:SI (reg/v/f:SI 76 [ TIMx ])
                (const_int 24 [0x18])) [2 TIMx_3(D)->CHCTLR1+0 S2 A32])) "../SRC/Peripheral/src/ch32v00x_tim.c":936 -1
     (nil))
(insn 9 8 10 2 (set (reg/v:SI 73 [ tmpccmr1 ])
        (zero_extend:SI (reg:HI 79))) "../SRC/Peripheral/src/ch32v00x_tim.c":936 -1
     (nil))
(insn 10 9 11 2 (set (reg:SI 82)
        (const_int -28672 [0xffffffffffff9000])) "../SRC/Peripheral/src/ch32v00x_tim.c":937 -1
     (nil))
(insn 11 10 12 2 (set (reg:SI 81)
        (plus:SI (reg:SI 82)
            (const_int -1 [0xffffffffffffffff]))) "../SRC/Peripheral/src/ch32v00x_tim.c":937 -1
     (expr_list:REG_EQUAL (const_int -28673 [0xffffffffffff8fff])
        (nil)))
(insn 12 11 13 2 (set (reg:SI 80)
        (and:SI (reg/v:SI 73 [ tmpccmr1 ])
            (reg:SI 81))) "../SRC/Peripheral/src/ch32v00x_tim.c":937 -1
     (nil))
(insn 13 12 14 2 (set (reg/v:SI 74 [ tmpccmr1 ])
        (zero_extend:SI (subreg:HI (reg:SI 80) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":937 -1
     (nil))
(insn 14 13 15 2 (set (reg:SI 83)
        (ashift:SI (reg/v:SI 77 [ TIM_ForcedAction ])
            (const_int 8 [0x8]))) "../SRC/Peripheral/src/ch32v00x_tim.c":938 -1
     (nil))
(insn 15 14 16 2 (set (reg:HI 84)
        (subreg:HI (reg:SI 83) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":938 -1
     (nil))
(insn 16 15 17 2 (set (reg:SI 85)
        (ior:SI (reg/v:SI 74 [ tmpccmr1 ])
            (subreg:SI (reg:HI 84) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":938 -1
     (nil))
(insn 17 16 18 2 (set (reg/v:SI 75 [ tmpccmr1 ])
        (zero_extend:SI (subreg:HI (reg:SI 85) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":938 -1
     (nil))
(insn 18 17 0 2 (set (mem/v:HI (plus:SI (reg/v/f:SI 76 [ TIMx ])
                (const_int 24 [0x18])) [2 TIMx_3(D)->CHCTLR1+0 S2 A32])
        (subreg/s/v:HI (reg/v:SI 75 [ tmpccmr1 ]) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":939 -1
     (nil))

;; Function TIM_ForcedOC3Config (TIM_ForcedOC3Config, funcdef_no=52, decl_uid=3804, cgraph_uid=53, symbol_order=53)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v/f:SI 75 [ TIMx ])
        (reg:SI 10 a0 [ TIMx ])) "../SRC/Peripheral/src/ch32v00x_tim.c":956 -1
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 76 [ TIM_ForcedAction ])
        (reg:SI 11 a1 [ TIM_ForcedAction ])) "../SRC/Peripheral/src/ch32v00x_tim.c":956 -1
     (nil))
(note 4 3 8 2 NOTE_INSN_FUNCTION_BEG)
(insn 8 4 9 2 (set (reg:HI 78)
        (mem/v:HI (plus:SI (reg/v/f:SI 75 [ TIMx ])
                (const_int 28 [0x1c])) [2 TIMx_2(D)->CHCTLR2+0 S2 A32])) "../SRC/Peripheral/src/ch32v00x_tim.c":959 -1
     (nil))
(insn 9 8 10 2 (set (reg/v:SI 72 [ tmpccmr2 ])
        (zero_extend:SI (reg:HI 78))) "../SRC/Peripheral/src/ch32v00x_tim.c":959 -1
     (nil))
(insn 10 9 11 2 (set (reg:SI 79)
        (and:SI (reg/v:SI 72 [ tmpccmr2 ])
            (const_int -113 [0xffffffffffffff8f]))) "../SRC/Peripheral/src/ch32v00x_tim.c":960 -1
     (nil))
(insn 11 10 12 2 (set (reg/v:SI 73 [ tmpccmr2 ])
        (zero_extend:SI (subreg:HI (reg:SI 79) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":960 -1
     (nil))
(insn 12 11 13 2 (set (reg:SI 80)
        (ior:SI (reg/v:SI 73 [ tmpccmr2 ])
            (reg/v:SI 76 [ TIM_ForcedAction ]))) "../SRC/Peripheral/src/ch32v00x_tim.c":961 -1
     (nil))
(insn 13 12 14 2 (set (reg/v:SI 74 [ tmpccmr2 ])
        (zero_extend:SI (subreg:HI (reg:SI 80) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":961 -1
     (nil))
(insn 14 13 0 2 (set (mem/v:HI (plus:SI (reg/v/f:SI 75 [ TIMx ])
                (const_int 28 [0x1c])) [2 TIMx_2(D)->CHCTLR2+0 S2 A32])
        (subreg/s/v:HI (reg/v:SI 74 [ tmpccmr2 ]) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":962 -1
     (nil))

;; Function TIM_ForcedOC4Config (TIM_ForcedOC4Config, funcdef_no=53, decl_uid=3807, cgraph_uid=54, symbol_order=54)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v/f:SI 76 [ TIMx ])
        (reg:SI 10 a0 [ TIMx ])) "../SRC/Peripheral/src/ch32v00x_tim.c":979 -1
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 77 [ TIM_ForcedAction ])
        (reg:SI 11 a1 [ TIM_ForcedAction ])) "../SRC/Peripheral/src/ch32v00x_tim.c":979 -1
     (nil))
(note 4 3 8 2 NOTE_INSN_FUNCTION_BEG)
(insn 8 4 9 2 (set (reg:HI 79)
        (mem/v:HI (plus:SI (reg/v/f:SI 76 [ TIMx ])
                (const_int 28 [0x1c])) [2 TIMx_3(D)->CHCTLR2+0 S2 A32])) "../SRC/Peripheral/src/ch32v00x_tim.c":982 -1
     (nil))
(insn 9 8 10 2 (set (reg/v:SI 73 [ tmpccmr2 ])
        (zero_extend:SI (reg:HI 79))) "../SRC/Peripheral/src/ch32v00x_tim.c":982 -1
     (nil))
(insn 10 9 11 2 (set (reg:SI 82)
        (const_int -28672 [0xffffffffffff9000])) "../SRC/Peripheral/src/ch32v00x_tim.c":983 -1
     (nil))
(insn 11 10 12 2 (set (reg:SI 81)
        (plus:SI (reg:SI 82)
            (const_int -1 [0xffffffffffffffff]))) "../SRC/Peripheral/src/ch32v00x_tim.c":983 -1
     (expr_list:REG_EQUAL (const_int -28673 [0xffffffffffff8fff])
        (nil)))
(insn 12 11 13 2 (set (reg:SI 80)
        (and:SI (reg/v:SI 73 [ tmpccmr2 ])
            (reg:SI 81))) "../SRC/Peripheral/src/ch32v00x_tim.c":983 -1
     (nil))
(insn 13 12 14 2 (set (reg/v:SI 74 [ tmpccmr2 ])
        (zero_extend:SI (subreg:HI (reg:SI 80) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":983 -1
     (nil))
(insn 14 13 15 2 (set (reg:SI 83)
        (ashift:SI (reg/v:SI 77 [ TIM_ForcedAction ])
            (const_int 8 [0x8]))) "../SRC/Peripheral/src/ch32v00x_tim.c":984 -1
     (nil))
(insn 15 14 16 2 (set (reg:HI 84)
        (subreg:HI (reg:SI 83) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":984 -1
     (nil))
(insn 16 15 17 2 (set (reg:SI 85)
        (ior:SI (reg/v:SI 74 [ tmpccmr2 ])
            (subreg:SI (reg:HI 84) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":984 -1
     (nil))
(insn 17 16 18 2 (set (reg/v:SI 75 [ tmpccmr2 ])
        (zero_extend:SI (subreg:HI (reg:SI 85) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":984 -1
     (nil))
(insn 18 17 0 2 (set (mem/v:HI (plus:SI (reg/v/f:SI 76 [ TIMx ])
                (const_int 28 [0x1c])) [2 TIMx_3(D)->CHCTLR2+0 S2 A32])
        (subreg/s/v:HI (reg/v:SI 75 [ tmpccmr2 ]) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":985 -1
     (nil))

;; Function TIM_ARRPreloadConfig (TIM_ARRPreloadConfig, funcdef_no=54, decl_uid=3810, cgraph_uid=55, symbol_order=55)


;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Redirecting jump 14 from 6 to 7.
Merging block 6 into block 5...
Merged blocks 5 and 6.
Merged 5 and 6 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v/f:SI 76 [ TIMx ])
        (reg:SI 10 a0 [ TIMx ])) "../SRC/Peripheral/src/ch32v00x_tim.c":999 -1
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 77 [ NewState ])
        (reg:SI 11 a1 [ NewState ])) "../SRC/Peripheral/src/ch32v00x_tim.c":999 -1
     (nil))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(jump_insn 7 4 8 2 (set (pc)
        (if_then_else (eq (reg/v:SI 77 [ NewState ])
                (const_int 0 [0]))
            (label_ref 16)
            (pc))) "../SRC/Peripheral/src/ch32v00x_tim.c":1000 -1
     (int_list:REG_BR_PROB 536870916 (nil))
 -> 16)
(note 8 7 9 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 9 8 10 4 (set (reg:HI 78)
        (mem/v:HI (reg/v/f:SI 76 [ TIMx ]) [2 TIMx_8(D)->CTLR1+0 S2 A32])) "../SRC/Peripheral/src/ch32v00x_tim.c":1002 -1
     (nil))
(insn 10 9 11 4 (set (reg:SI 72 [ _1 ])
        (zero_extend:SI (reg:HI 78))) "../SRC/Peripheral/src/ch32v00x_tim.c":1002 -1
     (nil))
(insn 11 10 12 4 (set (reg:SI 79)
        (ior:SI (reg:SI 72 [ _1 ])
            (const_int 128 [0x80]))) "../SRC/Peripheral/src/ch32v00x_tim.c":1002 -1
     (nil))
(insn 12 11 13 4 (set (reg:SI 73 [ _2 ])
        (zero_extend:SI (subreg:HI (reg:SI 79) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":1002 -1
     (nil))
(insn 13 12 14 4 (set (mem/v:HI (reg/v/f:SI 76 [ TIMx ]) [2 TIMx_8(D)->CTLR1+0 S2 A32])
        (subreg/s/v:HI (reg:SI 73 [ _2 ]) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":1002 -1
     (nil))
(jump_insn 14 13 15 4 (set (pc)
        (label_ref:SI 25)) 250 {jump}
     (nil)
 -> 25)
(barrier 15 14 16)
(code_label 16 15 17 5 68 (nil) [1 uses])
(note 17 16 18 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 18 17 19 5 (set (reg:HI 80)
        (mem/v:HI (reg/v/f:SI 76 [ TIMx ]) [2 TIMx_8(D)->CTLR1+0 S2 A32])) "../SRC/Peripheral/src/ch32v00x_tim.c":1006 -1
     (nil))
(insn 19 18 20 5 (set (reg:SI 74 [ _3 ])
        (zero_extend:SI (reg:HI 80))) "../SRC/Peripheral/src/ch32v00x_tim.c":1006 -1
     (nil))
(insn 20 19 21 5 (set (reg:SI 81)
        (and:SI (reg:SI 74 [ _3 ])
            (const_int -129 [0xffffffffffffff7f]))) "../SRC/Peripheral/src/ch32v00x_tim.c":1006 -1
     (nil))
(insn 21 20 22 5 (set (reg:SI 75 [ _4 ])
        (zero_extend:SI (subreg:HI (reg:SI 81) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":1006 -1
     (nil))
(insn 22 21 25 5 (set (mem/v:HI (reg/v/f:SI 76 [ TIMx ]) [2 TIMx_8(D)->CTLR1+0 S2 A32])
        (subreg/s/v:HI (reg:SI 75 [ _4 ]) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":1006 -1
     (nil))
(code_label 25 22 26 7 67 (nil) [1 uses])
(note 26 25 0 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

;; Function TIM_SelectCOM (TIM_SelectCOM, funcdef_no=55, decl_uid=3813, cgraph_uid=56, symbol_order=56)


;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Redirecting jump 15 from 6 to 7.
Merging block 6 into block 5...
Merged blocks 5 and 6.
Merged 5 and 6 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v/f:SI 76 [ TIMx ])
        (reg:SI 10 a0 [ TIMx ])) "../SRC/Peripheral/src/ch32v00x_tim.c":1021 -1
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 77 [ NewState ])
        (reg:SI 11 a1 [ NewState ])) "../SRC/Peripheral/src/ch32v00x_tim.c":1021 -1
     (nil))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(jump_insn 7 4 8 2 (set (pc)
        (if_then_else (eq (reg/v:SI 77 [ NewState ])
                (const_int 0 [0]))
            (label_ref 17)
            (pc))) "../SRC/Peripheral/src/ch32v00x_tim.c":1022 -1
     (int_list:REG_BR_PROB 536870916 (nil))
 -> 17)
(note 8 7 10 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 10 8 11 4 (set (reg:HI 79)
        (mem/v:HI (plus:SI (reg/v/f:SI 76 [ TIMx ])
                (const_int 4 [0x4])) [2 TIMx_8(D)->CTLR2+0 S2 A32])) "../SRC/Peripheral/src/ch32v00x_tim.c":1024 -1
     (nil))
(insn 11 10 12 4 (set (reg:SI 72 [ _1 ])
        (zero_extend:SI (reg:HI 79))) "../SRC/Peripheral/src/ch32v00x_tim.c":1024 -1
     (nil))
(insn 12 11 13 4 (set (reg:SI 80)
        (ior:SI (reg:SI 72 [ _1 ])
            (const_int 4 [0x4]))) "../SRC/Peripheral/src/ch32v00x_tim.c":1024 -1
     (nil))
(insn 13 12 14 4 (set (reg:SI 73 [ _2 ])
        (zero_extend:SI (subreg:HI (reg:SI 80) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":1024 -1
     (nil))
(insn 14 13 15 4 (set (mem/v:HI (plus:SI (reg/v/f:SI 76 [ TIMx ])
                (const_int 4 [0x4])) [2 TIMx_8(D)->CTLR2+0 S2 A32])
        (subreg/s/v:HI (reg:SI 73 [ _2 ]) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":1024 -1
     (nil))
(jump_insn 15 14 16 4 (set (pc)
        (label_ref:SI 27)) 250 {jump}
     (nil)
 -> 27)
(barrier 16 15 17)
(code_label 17 16 18 5 72 (nil) [1 uses])
(note 18 17 20 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 20 18 21 5 (set (reg:HI 82)
        (mem/v:HI (plus:SI (reg/v/f:SI 76 [ TIMx ])
                (const_int 4 [0x4])) [2 TIMx_8(D)->CTLR2+0 S2 A32])) "../SRC/Peripheral/src/ch32v00x_tim.c":1028 -1
     (nil))
(insn 21 20 22 5 (set (reg:SI 74 [ _3 ])
        (zero_extend:SI (reg:HI 82))) "../SRC/Peripheral/src/ch32v00x_tim.c":1028 -1
     (nil))
(insn 22 21 23 5 (set (reg:SI 83)
        (and:SI (reg:SI 74 [ _3 ])
            (const_int -5 [0xfffffffffffffffb]))) "../SRC/Peripheral/src/ch32v00x_tim.c":1028 -1
     (nil))
(insn 23 22 24 5 (set (reg:SI 75 [ _4 ])
        (zero_extend:SI (subreg:HI (reg:SI 83) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":1028 -1
     (nil))
(insn 24 23 27 5 (set (mem/v:HI (plus:SI (reg/v/f:SI 76 [ TIMx ])
                (const_int 4 [0x4])) [2 TIMx_8(D)->CTLR2+0 S2 A32])
        (subreg/s/v:HI (reg:SI 75 [ _4 ]) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":1028 -1
     (nil))
(code_label 27 24 28 7 71 (nil) [1 uses])
(note 28 27 0 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

;; Function TIM_SelectCCDMA (TIM_SelectCCDMA, funcdef_no=56, decl_uid=3816, cgraph_uid=57, symbol_order=57)


;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Redirecting jump 15 from 6 to 7.
Merging block 6 into block 5...
Merged blocks 5 and 6.
Merged 5 and 6 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v/f:SI 76 [ TIMx ])
        (reg:SI 10 a0 [ TIMx ])) "../SRC/Peripheral/src/ch32v00x_tim.c":1043 -1
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 77 [ NewState ])
        (reg:SI 11 a1 [ NewState ])) "../SRC/Peripheral/src/ch32v00x_tim.c":1043 -1
     (nil))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(jump_insn 7 4 8 2 (set (pc)
        (if_then_else (eq (reg/v:SI 77 [ NewState ])
                (const_int 0 [0]))
            (label_ref 17)
            (pc))) "../SRC/Peripheral/src/ch32v00x_tim.c":1044 -1
     (int_list:REG_BR_PROB 536870916 (nil))
 -> 17)
(note 8 7 10 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 10 8 11 4 (set (reg:HI 79)
        (mem/v:HI (plus:SI (reg/v/f:SI 76 [ TIMx ])
                (const_int 4 [0x4])) [2 TIMx_8(D)->CTLR2+0 S2 A32])) "../SRC/Peripheral/src/ch32v00x_tim.c":1046 -1
     (nil))
(insn 11 10 12 4 (set (reg:SI 72 [ _1 ])
        (zero_extend:SI (reg:HI 79))) "../SRC/Peripheral/src/ch32v00x_tim.c":1046 -1
     (nil))
(insn 12 11 13 4 (set (reg:SI 80)
        (ior:SI (reg:SI 72 [ _1 ])
            (const_int 8 [0x8]))) "../SRC/Peripheral/src/ch32v00x_tim.c":1046 -1
     (nil))
(insn 13 12 14 4 (set (reg:SI 73 [ _2 ])
        (zero_extend:SI (subreg:HI (reg:SI 80) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":1046 -1
     (nil))
(insn 14 13 15 4 (set (mem/v:HI (plus:SI (reg/v/f:SI 76 [ TIMx ])
                (const_int 4 [0x4])) [2 TIMx_8(D)->CTLR2+0 S2 A32])
        (subreg/s/v:HI (reg:SI 73 [ _2 ]) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":1046 -1
     (nil))
(jump_insn 15 14 16 4 (set (pc)
        (label_ref:SI 27)) 250 {jump}
     (nil)
 -> 27)
(barrier 16 15 17)
(code_label 17 16 18 5 76 (nil) [1 uses])
(note 18 17 20 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 20 18 21 5 (set (reg:HI 82)
        (mem/v:HI (plus:SI (reg/v/f:SI 76 [ TIMx ])
                (const_int 4 [0x4])) [2 TIMx_8(D)->CTLR2+0 S2 A32])) "../SRC/Peripheral/src/ch32v00x_tim.c":1050 -1
     (nil))
(insn 21 20 22 5 (set (reg:SI 74 [ _3 ])
        (zero_extend:SI (reg:HI 82))) "../SRC/Peripheral/src/ch32v00x_tim.c":1050 -1
     (nil))
(insn 22 21 23 5 (set (reg:SI 83)
        (and:SI (reg:SI 74 [ _3 ])
            (const_int -9 [0xfffffffffffffff7]))) "../SRC/Peripheral/src/ch32v00x_tim.c":1050 -1
     (nil))
(insn 23 22 24 5 (set (reg:SI 75 [ _4 ])
        (zero_extend:SI (subreg:HI (reg:SI 83) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":1050 -1
     (nil))
(insn 24 23 27 5 (set (mem/v:HI (plus:SI (reg/v/f:SI 76 [ TIMx ])
                (const_int 4 [0x4])) [2 TIMx_8(D)->CTLR2+0 S2 A32])
        (subreg/s/v:HI (reg:SI 75 [ _4 ]) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":1050 -1
     (nil))
(code_label 27 24 28 7 75 (nil) [1 uses])
(note 28 27 0 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

;; Function TIM_CCPreloadControl (TIM_CCPreloadControl, funcdef_no=57, decl_uid=3819, cgraph_uid=58, symbol_order=58)


;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Redirecting jump 15 from 6 to 7.
Merging block 6 into block 5...
Merged blocks 5 and 6.
Merged 5 and 6 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v/f:SI 76 [ TIMx ])
        (reg:SI 10 a0 [ TIMx ])) "../SRC/Peripheral/src/ch32v00x_tim.c":1065 -1
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 77 [ NewState ])
        (reg:SI 11 a1 [ NewState ])) "../SRC/Peripheral/src/ch32v00x_tim.c":1065 -1
     (nil))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(jump_insn 7 4 8 2 (set (pc)
        (if_then_else (eq (reg/v:SI 77 [ NewState ])
                (const_int 0 [0]))
            (label_ref 17)
            (pc))) "../SRC/Peripheral/src/ch32v00x_tim.c":1066 -1
     (int_list:REG_BR_PROB 536870916 (nil))
 -> 17)
(note 8 7 10 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 10 8 11 4 (set (reg:HI 79)
        (mem/v:HI (plus:SI (reg/v/f:SI 76 [ TIMx ])
                (const_int 4 [0x4])) [2 TIMx_8(D)->CTLR2+0 S2 A32])) "../SRC/Peripheral/src/ch32v00x_tim.c":1068 -1
     (nil))
(insn 11 10 12 4 (set (reg:SI 72 [ _1 ])
        (zero_extend:SI (reg:HI 79))) "../SRC/Peripheral/src/ch32v00x_tim.c":1068 -1
     (nil))
(insn 12 11 13 4 (set (reg:SI 80)
        (ior:SI (reg:SI 72 [ _1 ])
            (const_int 1 [0x1]))) "../SRC/Peripheral/src/ch32v00x_tim.c":1068 -1
     (nil))
(insn 13 12 14 4 (set (reg:SI 73 [ _2 ])
        (zero_extend:SI (subreg:HI (reg:SI 80) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":1068 -1
     (nil))
(insn 14 13 15 4 (set (mem/v:HI (plus:SI (reg/v/f:SI 76 [ TIMx ])
                (const_int 4 [0x4])) [2 TIMx_8(D)->CTLR2+0 S2 A32])
        (subreg/s/v:HI (reg:SI 73 [ _2 ]) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":1068 -1
     (nil))
(jump_insn 15 14 16 4 (set (pc)
        (label_ref:SI 27)) 250 {jump}
     (nil)
 -> 27)
(barrier 16 15 17)
(code_label 17 16 18 5 80 (nil) [1 uses])
(note 18 17 20 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 20 18 21 5 (set (reg:HI 82)
        (mem/v:HI (plus:SI (reg/v/f:SI 76 [ TIMx ])
                (const_int 4 [0x4])) [2 TIMx_8(D)->CTLR2+0 S2 A32])) "../SRC/Peripheral/src/ch32v00x_tim.c":1072 -1
     (nil))
(insn 21 20 22 5 (set (reg:SI 74 [ _3 ])
        (zero_extend:SI (reg:HI 82))) "../SRC/Peripheral/src/ch32v00x_tim.c":1072 -1
     (nil))
(insn 22 21 23 5 (set (reg:SI 83)
        (and:SI (reg:SI 74 [ _3 ])
            (const_int -2 [0xfffffffffffffffe]))) "../SRC/Peripheral/src/ch32v00x_tim.c":1072 -1
     (nil))
(insn 23 22 24 5 (set (reg:SI 75 [ _4 ])
        (zero_extend:SI (subreg:HI (reg:SI 83) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":1072 -1
     (nil))
(insn 24 23 27 5 (set (mem/v:HI (plus:SI (reg/v/f:SI 76 [ TIMx ])
                (const_int 4 [0x4])) [2 TIMx_8(D)->CTLR2+0 S2 A32])
        (subreg/s/v:HI (reg:SI 75 [ _4 ]) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":1072 -1
     (nil))
(code_label 27 24 28 7 79 (nil) [1 uses])
(note 28 27 0 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

;; Function TIM_OC1PreloadConfig (TIM_OC1PreloadConfig, funcdef_no=58, decl_uid=3822, cgraph_uid=59, symbol_order=59)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v/f:SI 75 [ TIMx ])
        (reg:SI 10 a0 [ TIMx ])) "../SRC/Peripheral/src/ch32v00x_tim.c":1089 -1
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 76 [ TIM_OCPreload ])
        (reg:SI 11 a1 [ TIM_OCPreload ])) "../SRC/Peripheral/src/ch32v00x_tim.c":1089 -1
     (nil))
(note 4 3 8 2 NOTE_INSN_FUNCTION_BEG)
(insn 8 4 9 2 (set (reg:HI 78)
        (mem/v:HI (plus:SI (reg/v/f:SI 75 [ TIMx ])
                (const_int 24 [0x18])) [2 TIMx_2(D)->CHCTLR1+0 S2 A32])) "../SRC/Peripheral/src/ch32v00x_tim.c":1092 -1
     (nil))
(insn 9 8 10 2 (set (reg/v:SI 72 [ tmpccmr1 ])
        (zero_extend:SI (reg:HI 78))) "../SRC/Peripheral/src/ch32v00x_tim.c":1092 -1
     (nil))
(insn 10 9 11 2 (set (reg:SI 79)
        (and:SI (reg/v:SI 72 [ tmpccmr1 ])
            (const_int -9 [0xfffffffffffffff7]))) "../SRC/Peripheral/src/ch32v00x_tim.c":1093 -1
     (nil))
(insn 11 10 12 2 (set (reg/v:SI 73 [ tmpccmr1 ])
        (zero_extend:SI (subreg:HI (reg:SI 79) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":1093 -1
     (nil))
(insn 12 11 13 2 (set (reg:SI 80)
        (ior:SI (reg/v:SI 73 [ tmpccmr1 ])
            (reg/v:SI 76 [ TIM_OCPreload ]))) "../SRC/Peripheral/src/ch32v00x_tim.c":1094 -1
     (nil))
(insn 13 12 14 2 (set (reg/v:SI 74 [ tmpccmr1 ])
        (zero_extend:SI (subreg:HI (reg:SI 80) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":1094 -1
     (nil))
(insn 14 13 0 2 (set (mem/v:HI (plus:SI (reg/v/f:SI 75 [ TIMx ])
                (const_int 24 [0x18])) [2 TIMx_2(D)->CHCTLR1+0 S2 A32])
        (subreg/s/v:HI (reg/v:SI 74 [ tmpccmr1 ]) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":1095 -1
     (nil))

;; Function TIM_OC2PreloadConfig (TIM_OC2PreloadConfig, funcdef_no=59, decl_uid=3825, cgraph_uid=60, symbol_order=60)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v/f:SI 76 [ TIMx ])
        (reg:SI 10 a0 [ TIMx ])) "../SRC/Peripheral/src/ch32v00x_tim.c":1111 -1
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 77 [ TIM_OCPreload ])
        (reg:SI 11 a1 [ TIM_OCPreload ])) "../SRC/Peripheral/src/ch32v00x_tim.c":1111 -1
     (nil))
(note 4 3 8 2 NOTE_INSN_FUNCTION_BEG)
(insn 8 4 9 2 (set (reg:HI 79)
        (mem/v:HI (plus:SI (reg/v/f:SI 76 [ TIMx ])
                (const_int 24 [0x18])) [2 TIMx_3(D)->CHCTLR1+0 S2 A32])) "../SRC/Peripheral/src/ch32v00x_tim.c":1114 -1
     (nil))
(insn 9 8 10 2 (set (reg/v:SI 73 [ tmpccmr1 ])
        (zero_extend:SI (reg:HI 79))) "../SRC/Peripheral/src/ch32v00x_tim.c":1114 -1
     (nil))
(insn 10 9 11 2 (set (reg:SI 82)
        (const_int -4096 [0xfffffffffffff000])) "../SRC/Peripheral/src/ch32v00x_tim.c":1115 -1
     (nil))
(insn 11 10 12 2 (set (reg:SI 81)
        (plus:SI (reg:SI 82)
            (const_int 2047 [0x7ff]))) "../SRC/Peripheral/src/ch32v00x_tim.c":1115 -1
     (expr_list:REG_EQUAL (const_int -2049 [0xfffffffffffff7ff])
        (nil)))
(insn 12 11 13 2 (set (reg:SI 80)
        (and:SI (reg/v:SI 73 [ tmpccmr1 ])
            (reg:SI 81))) "../SRC/Peripheral/src/ch32v00x_tim.c":1115 -1
     (nil))
(insn 13 12 14 2 (set (reg/v:SI 74 [ tmpccmr1 ])
        (zero_extend:SI (subreg:HI (reg:SI 80) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":1115 -1
     (nil))
(insn 14 13 15 2 (set (reg:SI 83)
        (ashift:SI (reg/v:SI 77 [ TIM_OCPreload ])
            (const_int 8 [0x8]))) "../SRC/Peripheral/src/ch32v00x_tim.c":1116 -1
     (nil))
(insn 15 14 16 2 (set (reg:HI 84)
        (subreg:HI (reg:SI 83) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":1116 -1
     (nil))
(insn 16 15 17 2 (set (reg:SI 85)
        (ior:SI (reg/v:SI 74 [ tmpccmr1 ])
            (subreg:SI (reg:HI 84) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":1116 -1
     (nil))
(insn 17 16 18 2 (set (reg/v:SI 75 [ tmpccmr1 ])
        (zero_extend:SI (subreg:HI (reg:SI 85) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":1116 -1
     (nil))
(insn 18 17 0 2 (set (mem/v:HI (plus:SI (reg/v/f:SI 76 [ TIMx ])
                (const_int 24 [0x18])) [2 TIMx_3(D)->CHCTLR1+0 S2 A32])
        (subreg/s/v:HI (reg/v:SI 75 [ tmpccmr1 ]) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":1117 -1
     (nil))

;; Function TIM_OC3PreloadConfig (TIM_OC3PreloadConfig, funcdef_no=60, decl_uid=3828, cgraph_uid=61, symbol_order=61)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v/f:SI 75 [ TIMx ])
        (reg:SI 10 a0 [ TIMx ])) "../SRC/Peripheral/src/ch32v00x_tim.c":1133 -1
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 76 [ TIM_OCPreload ])
        (reg:SI 11 a1 [ TIM_OCPreload ])) "../SRC/Peripheral/src/ch32v00x_tim.c":1133 -1
     (nil))
(note 4 3 8 2 NOTE_INSN_FUNCTION_BEG)
(insn 8 4 9 2 (set (reg:HI 78)
        (mem/v:HI (plus:SI (reg/v/f:SI 75 [ TIMx ])
                (const_int 28 [0x1c])) [2 TIMx_2(D)->CHCTLR2+0 S2 A32])) "../SRC/Peripheral/src/ch32v00x_tim.c":1136 -1
     (nil))
(insn 9 8 10 2 (set (reg/v:SI 72 [ tmpccmr2 ])
        (zero_extend:SI (reg:HI 78))) "../SRC/Peripheral/src/ch32v00x_tim.c":1136 -1
     (nil))
(insn 10 9 11 2 (set (reg:SI 79)
        (and:SI (reg/v:SI 72 [ tmpccmr2 ])
            (const_int -9 [0xfffffffffffffff7]))) "../SRC/Peripheral/src/ch32v00x_tim.c":1137 -1
     (nil))
(insn 11 10 12 2 (set (reg/v:SI 73 [ tmpccmr2 ])
        (zero_extend:SI (subreg:HI (reg:SI 79) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":1137 -1
     (nil))
(insn 12 11 13 2 (set (reg:SI 80)
        (ior:SI (reg/v:SI 73 [ tmpccmr2 ])
            (reg/v:SI 76 [ TIM_OCPreload ]))) "../SRC/Peripheral/src/ch32v00x_tim.c":1138 -1
     (nil))
(insn 13 12 14 2 (set (reg/v:SI 74 [ tmpccmr2 ])
        (zero_extend:SI (subreg:HI (reg:SI 80) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":1138 -1
     (nil))
(insn 14 13 0 2 (set (mem/v:HI (plus:SI (reg/v/f:SI 75 [ TIMx ])
                (const_int 28 [0x1c])) [2 TIMx_2(D)->CHCTLR2+0 S2 A32])
        (subreg/s/v:HI (reg/v:SI 74 [ tmpccmr2 ]) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":1139 -1
     (nil))

;; Function TIM_OC4PreloadConfig (TIM_OC4PreloadConfig, funcdef_no=61, decl_uid=3831, cgraph_uid=62, symbol_order=62)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v/f:SI 76 [ TIMx ])
        (reg:SI 10 a0 [ TIMx ])) "../SRC/Peripheral/src/ch32v00x_tim.c":1155 -1
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 77 [ TIM_OCPreload ])
        (reg:SI 11 a1 [ TIM_OCPreload ])) "../SRC/Peripheral/src/ch32v00x_tim.c":1155 -1
     (nil))
(note 4 3 8 2 NOTE_INSN_FUNCTION_BEG)
(insn 8 4 9 2 (set (reg:HI 79)
        (mem/v:HI (plus:SI (reg/v/f:SI 76 [ TIMx ])
                (const_int 28 [0x1c])) [2 TIMx_3(D)->CHCTLR2+0 S2 A32])) "../SRC/Peripheral/src/ch32v00x_tim.c":1158 -1
     (nil))
(insn 9 8 10 2 (set (reg/v:SI 73 [ tmpccmr2 ])
        (zero_extend:SI (reg:HI 79))) "../SRC/Peripheral/src/ch32v00x_tim.c":1158 -1
     (nil))
(insn 10 9 11 2 (set (reg:SI 82)
        (const_int -4096 [0xfffffffffffff000])) "../SRC/Peripheral/src/ch32v00x_tim.c":1159 -1
     (nil))
(insn 11 10 12 2 (set (reg:SI 81)
        (plus:SI (reg:SI 82)
            (const_int 2047 [0x7ff]))) "../SRC/Peripheral/src/ch32v00x_tim.c":1159 -1
     (expr_list:REG_EQUAL (const_int -2049 [0xfffffffffffff7ff])
        (nil)))
(insn 12 11 13 2 (set (reg:SI 80)
        (and:SI (reg/v:SI 73 [ tmpccmr2 ])
            (reg:SI 81))) "../SRC/Peripheral/src/ch32v00x_tim.c":1159 -1
     (nil))
(insn 13 12 14 2 (set (reg/v:SI 74 [ tmpccmr2 ])
        (zero_extend:SI (subreg:HI (reg:SI 80) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":1159 -1
     (nil))
(insn 14 13 15 2 (set (reg:SI 83)
        (ashift:SI (reg/v:SI 77 [ TIM_OCPreload ])
            (const_int 8 [0x8]))) "../SRC/Peripheral/src/ch32v00x_tim.c":1160 -1
     (nil))
(insn 15 14 16 2 (set (reg:HI 84)
        (subreg:HI (reg:SI 83) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":1160 -1
     (nil))
(insn 16 15 17 2 (set (reg:SI 85)
        (ior:SI (reg/v:SI 74 [ tmpccmr2 ])
            (subreg:SI (reg:HI 84) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":1160 -1
     (nil))
(insn 17 16 18 2 (set (reg/v:SI 75 [ tmpccmr2 ])
        (zero_extend:SI (subreg:HI (reg:SI 85) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":1160 -1
     (nil))
(insn 18 17 0 2 (set (mem/v:HI (plus:SI (reg/v/f:SI 76 [ TIMx ])
                (const_int 28 [0x1c])) [2 TIMx_3(D)->CHCTLR2+0 S2 A32])
        (subreg/s/v:HI (reg/v:SI 75 [ tmpccmr2 ]) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":1161 -1
     (nil))

;; Function TIM_OC1FastConfig (TIM_OC1FastConfig, funcdef_no=62, decl_uid=3834, cgraph_uid=63, symbol_order=63)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v/f:SI 75 [ TIMx ])
        (reg:SI 10 a0 [ TIMx ])) "../SRC/Peripheral/src/ch32v00x_tim.c":1177 -1
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 76 [ TIM_OCFast ])
        (reg:SI 11 a1 [ TIM_OCFast ])) "../SRC/Peripheral/src/ch32v00x_tim.c":1177 -1
     (nil))
(note 4 3 8 2 NOTE_INSN_FUNCTION_BEG)
(insn 8 4 9 2 (set (reg:HI 78)
        (mem/v:HI (plus:SI (reg/v/f:SI 75 [ TIMx ])
                (const_int 24 [0x18])) [2 TIMx_2(D)->CHCTLR1+0 S2 A32])) "../SRC/Peripheral/src/ch32v00x_tim.c":1180 -1
     (nil))
(insn 9 8 10 2 (set (reg/v:SI 72 [ tmpccmr1 ])
        (zero_extend:SI (reg:HI 78))) "../SRC/Peripheral/src/ch32v00x_tim.c":1180 -1
     (nil))
(insn 10 9 11 2 (set (reg:SI 79)
        (and:SI (reg/v:SI 72 [ tmpccmr1 ])
            (const_int -5 [0xfffffffffffffffb]))) "../SRC/Peripheral/src/ch32v00x_tim.c":1181 -1
     (nil))
(insn 11 10 12 2 (set (reg/v:SI 73 [ tmpccmr1 ])
        (zero_extend:SI (subreg:HI (reg:SI 79) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":1181 -1
     (nil))
(insn 12 11 13 2 (set (reg:SI 80)
        (ior:SI (reg/v:SI 73 [ tmpccmr1 ])
            (reg/v:SI 76 [ TIM_OCFast ]))) "../SRC/Peripheral/src/ch32v00x_tim.c":1182 -1
     (nil))
(insn 13 12 14 2 (set (reg/v:SI 74 [ tmpccmr1 ])
        (zero_extend:SI (subreg:HI (reg:SI 80) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":1182 -1
     (nil))
(insn 14 13 0 2 (set (mem/v:HI (plus:SI (reg/v/f:SI 75 [ TIMx ])
                (const_int 24 [0x18])) [2 TIMx_2(D)->CHCTLR1+0 S2 A32])
        (subreg/s/v:HI (reg/v:SI 74 [ tmpccmr1 ]) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":1183 -1
     (nil))

;; Function TIM_OC2FastConfig (TIM_OC2FastConfig, funcdef_no=63, decl_uid=3837, cgraph_uid=64, symbol_order=64)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v/f:SI 76 [ TIMx ])
        (reg:SI 10 a0 [ TIMx ])) "../SRC/Peripheral/src/ch32v00x_tim.c":1199 -1
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 77 [ TIM_OCFast ])
        (reg:SI 11 a1 [ TIM_OCFast ])) "../SRC/Peripheral/src/ch32v00x_tim.c":1199 -1
     (nil))
(note 4 3 8 2 NOTE_INSN_FUNCTION_BEG)
(insn 8 4 9 2 (set (reg:HI 79)
        (mem/v:HI (plus:SI (reg/v/f:SI 76 [ TIMx ])
                (const_int 24 [0x18])) [2 TIMx_3(D)->CHCTLR1+0 S2 A32])) "../SRC/Peripheral/src/ch32v00x_tim.c":1202 -1
     (nil))
(insn 9 8 10 2 (set (reg/v:SI 73 [ tmpccmr1 ])
        (zero_extend:SI (reg:HI 79))) "../SRC/Peripheral/src/ch32v00x_tim.c":1202 -1
     (nil))
(insn 10 9 11 2 (set (reg:SI 80)
        (and:SI (reg/v:SI 73 [ tmpccmr1 ])
            (const_int -1025 [0xfffffffffffffbff]))) "../SRC/Peripheral/src/ch32v00x_tim.c":1203 -1
     (nil))
(insn 11 10 12 2 (set (reg/v:SI 74 [ tmpccmr1 ])
        (zero_extend:SI (subreg:HI (reg:SI 80) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":1203 -1
     (nil))
(insn 12 11 13 2 (set (reg:SI 81)
        (ashift:SI (reg/v:SI 77 [ TIM_OCFast ])
            (const_int 8 [0x8]))) "../SRC/Peripheral/src/ch32v00x_tim.c":1204 -1
     (nil))
(insn 13 12 14 2 (set (reg:HI 82)
        (subreg:HI (reg:SI 81) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":1204 -1
     (nil))
(insn 14 13 15 2 (set (reg:SI 83)
        (ior:SI (reg/v:SI 74 [ tmpccmr1 ])
            (subreg:SI (reg:HI 82) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":1204 -1
     (nil))
(insn 15 14 16 2 (set (reg/v:SI 75 [ tmpccmr1 ])
        (zero_extend:SI (subreg:HI (reg:SI 83) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":1204 -1
     (nil))
(insn 16 15 0 2 (set (mem/v:HI (plus:SI (reg/v/f:SI 76 [ TIMx ])
                (const_int 24 [0x18])) [2 TIMx_3(D)->CHCTLR1+0 S2 A32])
        (subreg/s/v:HI (reg/v:SI 75 [ tmpccmr1 ]) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":1205 -1
     (nil))

;; Function TIM_OC3FastConfig (TIM_OC3FastConfig, funcdef_no=64, decl_uid=3840, cgraph_uid=65, symbol_order=65)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v/f:SI 75 [ TIMx ])
        (reg:SI 10 a0 [ TIMx ])) "../SRC/Peripheral/src/ch32v00x_tim.c":1221 -1
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 76 [ TIM_OCFast ])
        (reg:SI 11 a1 [ TIM_OCFast ])) "../SRC/Peripheral/src/ch32v00x_tim.c":1221 -1
     (nil))
(note 4 3 8 2 NOTE_INSN_FUNCTION_BEG)
(insn 8 4 9 2 (set (reg:HI 78)
        (mem/v:HI (plus:SI (reg/v/f:SI 75 [ TIMx ])
                (const_int 28 [0x1c])) [2 TIMx_2(D)->CHCTLR2+0 S2 A32])) "../SRC/Peripheral/src/ch32v00x_tim.c":1224 -1
     (nil))
(insn 9 8 10 2 (set (reg/v:SI 72 [ tmpccmr2 ])
        (zero_extend:SI (reg:HI 78))) "../SRC/Peripheral/src/ch32v00x_tim.c":1224 -1
     (nil))
(insn 10 9 11 2 (set (reg:SI 79)
        (and:SI (reg/v:SI 72 [ tmpccmr2 ])
            (const_int -5 [0xfffffffffffffffb]))) "../SRC/Peripheral/src/ch32v00x_tim.c":1225 -1
     (nil))
(insn 11 10 12 2 (set (reg/v:SI 73 [ tmpccmr2 ])
        (zero_extend:SI (subreg:HI (reg:SI 79) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":1225 -1
     (nil))
(insn 12 11 13 2 (set (reg:SI 80)
        (ior:SI (reg/v:SI 73 [ tmpccmr2 ])
            (reg/v:SI 76 [ TIM_OCFast ]))) "../SRC/Peripheral/src/ch32v00x_tim.c":1226 -1
     (nil))
(insn 13 12 14 2 (set (reg/v:SI 74 [ tmpccmr2 ])
        (zero_extend:SI (subreg:HI (reg:SI 80) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":1226 -1
     (nil))
(insn 14 13 0 2 (set (mem/v:HI (plus:SI (reg/v/f:SI 75 [ TIMx ])
                (const_int 28 [0x1c])) [2 TIMx_2(D)->CHCTLR2+0 S2 A32])
        (subreg/s/v:HI (reg/v:SI 74 [ tmpccmr2 ]) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":1227 -1
     (nil))

;; Function TIM_OC4FastConfig (TIM_OC4FastConfig, funcdef_no=65, decl_uid=3843, cgraph_uid=66, symbol_order=66)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v/f:SI 76 [ TIMx ])
        (reg:SI 10 a0 [ TIMx ])) "../SRC/Peripheral/src/ch32v00x_tim.c":1243 -1
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 77 [ TIM_OCFast ])
        (reg:SI 11 a1 [ TIM_OCFast ])) "../SRC/Peripheral/src/ch32v00x_tim.c":1243 -1
     (nil))
(note 4 3 8 2 NOTE_INSN_FUNCTION_BEG)
(insn 8 4 9 2 (set (reg:HI 79)
        (mem/v:HI (plus:SI (reg/v/f:SI 76 [ TIMx ])
                (const_int 28 [0x1c])) [2 TIMx_3(D)->CHCTLR2+0 S2 A32])) "../SRC/Peripheral/src/ch32v00x_tim.c":1246 -1
     (nil))
(insn 9 8 10 2 (set (reg/v:SI 73 [ tmpccmr2 ])
        (zero_extend:SI (reg:HI 79))) "../SRC/Peripheral/src/ch32v00x_tim.c":1246 -1
     (nil))
(insn 10 9 11 2 (set (reg:SI 80)
        (and:SI (reg/v:SI 73 [ tmpccmr2 ])
            (const_int -1025 [0xfffffffffffffbff]))) "../SRC/Peripheral/src/ch32v00x_tim.c":1247 -1
     (nil))
(insn 11 10 12 2 (set (reg/v:SI 74 [ tmpccmr2 ])
        (zero_extend:SI (subreg:HI (reg:SI 80) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":1247 -1
     (nil))
(insn 12 11 13 2 (set (reg:SI 81)
        (ashift:SI (reg/v:SI 77 [ TIM_OCFast ])
            (const_int 8 [0x8]))) "../SRC/Peripheral/src/ch32v00x_tim.c":1248 -1
     (nil))
(insn 13 12 14 2 (set (reg:HI 82)
        (subreg:HI (reg:SI 81) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":1248 -1
     (nil))
(insn 14 13 15 2 (set (reg:SI 83)
        (ior:SI (reg/v:SI 74 [ tmpccmr2 ])
            (subreg:SI (reg:HI 82) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":1248 -1
     (nil))
(insn 15 14 16 2 (set (reg/v:SI 75 [ tmpccmr2 ])
        (zero_extend:SI (subreg:HI (reg:SI 83) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":1248 -1
     (nil))
(insn 16 15 0 2 (set (mem/v:HI (plus:SI (reg/v/f:SI 76 [ TIMx ])
                (const_int 28 [0x1c])) [2 TIMx_3(D)->CHCTLR2+0 S2 A32])
        (subreg/s/v:HI (reg/v:SI 75 [ tmpccmr2 ]) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":1249 -1
     (nil))

;; Function TIM_ClearOC1Ref (TIM_ClearOC1Ref, funcdef_no=66, decl_uid=3846, cgraph_uid=67, symbol_order=67)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v/f:SI 75 [ TIMx ])
        (reg:SI 10 a0 [ TIMx ])) "../SRC/Peripheral/src/ch32v00x_tim.c":1265 -1
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 76 [ TIM_OCClear ])
        (reg:SI 11 a1 [ TIM_OCClear ])) "../SRC/Peripheral/src/ch32v00x_tim.c":1265 -1
     (nil))
(note 4 3 8 2 NOTE_INSN_FUNCTION_BEG)
(insn 8 4 9 2 (set (reg:HI 78)
        (mem/v:HI (plus:SI (reg/v/f:SI 75 [ TIMx ])
                (const_int 24 [0x18])) [2 TIMx_2(D)->CHCTLR1+0 S2 A32])) "../SRC/Peripheral/src/ch32v00x_tim.c":1268 -1
     (nil))
(insn 9 8 10 2 (set (reg/v:SI 72 [ tmpccmr1 ])
        (zero_extend:SI (reg:HI 78))) "../SRC/Peripheral/src/ch32v00x_tim.c":1268 -1
     (nil))
(insn 10 9 11 2 (set (reg:SI 79)
        (and:SI (reg/v:SI 72 [ tmpccmr1 ])
            (const_int -129 [0xffffffffffffff7f]))) "../SRC/Peripheral/src/ch32v00x_tim.c":1269 -1
     (nil))
(insn 11 10 12 2 (set (reg/v:SI 73 [ tmpccmr1 ])
        (zero_extend:SI (subreg:HI (reg:SI 79) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":1269 -1
     (nil))
(insn 12 11 13 2 (set (reg:SI 80)
        (ior:SI (reg/v:SI 73 [ tmpccmr1 ])
            (reg/v:SI 76 [ TIM_OCClear ]))) "../SRC/Peripheral/src/ch32v00x_tim.c":1270 -1
     (nil))
(insn 13 12 14 2 (set (reg/v:SI 74 [ tmpccmr1 ])
        (zero_extend:SI (subreg:HI (reg:SI 80) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":1270 -1
     (nil))
(insn 14 13 0 2 (set (mem/v:HI (plus:SI (reg/v/f:SI 75 [ TIMx ])
                (const_int 24 [0x18])) [2 TIMx_2(D)->CHCTLR1+0 S2 A32])
        (subreg/s/v:HI (reg/v:SI 74 [ tmpccmr1 ]) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":1271 -1
     (nil))

;; Function TIM_ClearOC2Ref (TIM_ClearOC2Ref, funcdef_no=67, decl_uid=3849, cgraph_uid=68, symbol_order=68)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v/f:SI 76 [ TIMx ])
        (reg:SI 10 a0 [ TIMx ])) "../SRC/Peripheral/src/ch32v00x_tim.c":1287 -1
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 77 [ TIM_OCClear ])
        (reg:SI 11 a1 [ TIM_OCClear ])) "../SRC/Peripheral/src/ch32v00x_tim.c":1287 -1
     (nil))
(note 4 3 8 2 NOTE_INSN_FUNCTION_BEG)
(insn 8 4 9 2 (set (reg:HI 79)
        (mem/v:HI (plus:SI (reg/v/f:SI 76 [ TIMx ])
                (const_int 24 [0x18])) [2 TIMx_3(D)->CHCTLR1+0 S2 A32])) "../SRC/Peripheral/src/ch32v00x_tim.c":1290 -1
     (nil))
(insn 9 8 10 2 (set (reg/v:SI 73 [ tmpccmr1 ])
        (zero_extend:SI (reg:HI 79))) "../SRC/Peripheral/src/ch32v00x_tim.c":1290 -1
     (nil))
(insn 10 9 11 2 (set (reg:SI 82)
        (const_int 32768 [0x8000])) "../SRC/Peripheral/src/ch32v00x_tim.c":1291 -1
     (nil))
(insn 11 10 12 2 (set (reg:SI 81)
        (plus:SI (reg:SI 82)
            (const_int -1 [0xffffffffffffffff]))) "../SRC/Peripheral/src/ch32v00x_tim.c":1291 -1
     (expr_list:REG_EQUAL (const_int 32767 [0x7fff])
        (nil)))
(insn 12 11 13 2 (set (reg:SI 80)
        (and:SI (reg/v:SI 73 [ tmpccmr1 ])
            (reg:SI 81))) "../SRC/Peripheral/src/ch32v00x_tim.c":1291 -1
     (nil))
(insn 13 12 14 2 (set (reg/v:SI 74 [ tmpccmr1 ])
        (zero_extend:SI (subreg:HI (reg:SI 80) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":1291 -1
     (nil))
(insn 14 13 15 2 (set (reg:SI 83)
        (ashift:SI (reg/v:SI 77 [ TIM_OCClear ])
            (const_int 8 [0x8]))) "../SRC/Peripheral/src/ch32v00x_tim.c":1292 -1
     (nil))
(insn 15 14 16 2 (set (reg:HI 84)
        (subreg:HI (reg:SI 83) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":1292 -1
     (nil))
(insn 16 15 17 2 (set (reg:SI 85)
        (ior:SI (reg/v:SI 74 [ tmpccmr1 ])
            (subreg:SI (reg:HI 84) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":1292 -1
     (nil))
(insn 17 16 18 2 (set (reg/v:SI 75 [ tmpccmr1 ])
        (zero_extend:SI (subreg:HI (reg:SI 85) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":1292 -1
     (nil))
(insn 18 17 0 2 (set (mem/v:HI (plus:SI (reg/v/f:SI 76 [ TIMx ])
                (const_int 24 [0x18])) [2 TIMx_3(D)->CHCTLR1+0 S2 A32])
        (subreg/s/v:HI (reg/v:SI 75 [ tmpccmr1 ]) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":1293 -1
     (nil))

;; Function TIM_ClearOC3Ref (TIM_ClearOC3Ref, funcdef_no=68, decl_uid=3852, cgraph_uid=69, symbol_order=69)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v/f:SI 75 [ TIMx ])
        (reg:SI 10 a0 [ TIMx ])) "../SRC/Peripheral/src/ch32v00x_tim.c":1309 -1
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 76 [ TIM_OCClear ])
        (reg:SI 11 a1 [ TIM_OCClear ])) "../SRC/Peripheral/src/ch32v00x_tim.c":1309 -1
     (nil))
(note 4 3 8 2 NOTE_INSN_FUNCTION_BEG)
(insn 8 4 9 2 (set (reg:HI 78)
        (mem/v:HI (plus:SI (reg/v/f:SI 75 [ TIMx ])
                (const_int 28 [0x1c])) [2 TIMx_2(D)->CHCTLR2+0 S2 A32])) "../SRC/Peripheral/src/ch32v00x_tim.c":1312 -1
     (nil))
(insn 9 8 10 2 (set (reg/v:SI 72 [ tmpccmr2 ])
        (zero_extend:SI (reg:HI 78))) "../SRC/Peripheral/src/ch32v00x_tim.c":1312 -1
     (nil))
(insn 10 9 11 2 (set (reg:SI 79)
        (and:SI (reg/v:SI 72 [ tmpccmr2 ])
            (const_int -129 [0xffffffffffffff7f]))) "../SRC/Peripheral/src/ch32v00x_tim.c":1313 -1
     (nil))
(insn 11 10 12 2 (set (reg/v:SI 73 [ tmpccmr2 ])
        (zero_extend:SI (subreg:HI (reg:SI 79) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":1313 -1
     (nil))
(insn 12 11 13 2 (set (reg:SI 80)
        (ior:SI (reg/v:SI 73 [ tmpccmr2 ])
            (reg/v:SI 76 [ TIM_OCClear ]))) "../SRC/Peripheral/src/ch32v00x_tim.c":1314 -1
     (nil))
(insn 13 12 14 2 (set (reg/v:SI 74 [ tmpccmr2 ])
        (zero_extend:SI (subreg:HI (reg:SI 80) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":1314 -1
     (nil))
(insn 14 13 0 2 (set (mem/v:HI (plus:SI (reg/v/f:SI 75 [ TIMx ])
                (const_int 28 [0x1c])) [2 TIMx_2(D)->CHCTLR2+0 S2 A32])
        (subreg/s/v:HI (reg/v:SI 74 [ tmpccmr2 ]) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":1315 -1
     (nil))

;; Function TIM_ClearOC4Ref (TIM_ClearOC4Ref, funcdef_no=69, decl_uid=3855, cgraph_uid=70, symbol_order=70)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v/f:SI 76 [ TIMx ])
        (reg:SI 10 a0 [ TIMx ])) "../SRC/Peripheral/src/ch32v00x_tim.c":1331 -1
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 77 [ TIM_OCClear ])
        (reg:SI 11 a1 [ TIM_OCClear ])) "../SRC/Peripheral/src/ch32v00x_tim.c":1331 -1
     (nil))
(note 4 3 8 2 NOTE_INSN_FUNCTION_BEG)
(insn 8 4 9 2 (set (reg:HI 79)
        (mem/v:HI (plus:SI (reg/v/f:SI 76 [ TIMx ])
                (const_int 28 [0x1c])) [2 TIMx_3(D)->CHCTLR2+0 S2 A32])) "../SRC/Peripheral/src/ch32v00x_tim.c":1334 -1
     (nil))
(insn 9 8 10 2 (set (reg/v:SI 73 [ tmpccmr2 ])
        (zero_extend:SI (reg:HI 79))) "../SRC/Peripheral/src/ch32v00x_tim.c":1334 -1
     (nil))
(insn 10 9 11 2 (set (reg:SI 82)
        (const_int 32768 [0x8000])) "../SRC/Peripheral/src/ch32v00x_tim.c":1335 -1
     (nil))
(insn 11 10 12 2 (set (reg:SI 81)
        (plus:SI (reg:SI 82)
            (const_int -1 [0xffffffffffffffff]))) "../SRC/Peripheral/src/ch32v00x_tim.c":1335 -1
     (expr_list:REG_EQUAL (const_int 32767 [0x7fff])
        (nil)))
(insn 12 11 13 2 (set (reg:SI 80)
        (and:SI (reg/v:SI 73 [ tmpccmr2 ])
            (reg:SI 81))) "../SRC/Peripheral/src/ch32v00x_tim.c":1335 -1
     (nil))
(insn 13 12 14 2 (set (reg/v:SI 74 [ tmpccmr2 ])
        (zero_extend:SI (subreg:HI (reg:SI 80) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":1335 -1
     (nil))
(insn 14 13 15 2 (set (reg:SI 83)
        (ashift:SI (reg/v:SI 77 [ TIM_OCClear ])
            (const_int 8 [0x8]))) "../SRC/Peripheral/src/ch32v00x_tim.c":1336 -1
     (nil))
(insn 15 14 16 2 (set (reg:HI 84)
        (subreg:HI (reg:SI 83) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":1336 -1
     (nil))
(insn 16 15 17 2 (set (reg:SI 85)
        (ior:SI (reg/v:SI 74 [ tmpccmr2 ])
            (subreg:SI (reg:HI 84) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":1336 -1
     (nil))
(insn 17 16 18 2 (set (reg/v:SI 75 [ tmpccmr2 ])
        (zero_extend:SI (subreg:HI (reg:SI 85) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":1336 -1
     (nil))
(insn 18 17 0 2 (set (mem/v:HI (plus:SI (reg/v/f:SI 76 [ TIMx ])
                (const_int 28 [0x1c])) [2 TIMx_3(D)->CHCTLR2+0 S2 A32])
        (subreg/s/v:HI (reg/v:SI 75 [ tmpccmr2 ]) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":1337 -1
     (nil))

;; Function TIM_OC1PolarityConfig (TIM_OC1PolarityConfig, funcdef_no=70, decl_uid=3858, cgraph_uid=71, symbol_order=71)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v/f:SI 75 [ TIMx ])
        (reg:SI 10 a0 [ TIMx ])) "../SRC/Peripheral/src/ch32v00x_tim.c":1353 -1
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 76 [ TIM_OCPolarity ])
        (reg:SI 11 a1 [ TIM_OCPolarity ])) "../SRC/Peripheral/src/ch32v00x_tim.c":1353 -1
     (nil))
(note 4 3 8 2 NOTE_INSN_FUNCTION_BEG)
(insn 8 4 9 2 (set (reg:HI 78)
        (mem/v:HI (plus:SI (reg/v/f:SI 75 [ TIMx ])
                (const_int 32 [0x20])) [2 TIMx_2(D)->CCER+0 S2 A32])) "../SRC/Peripheral/src/ch32v00x_tim.c":1356 -1
     (nil))
(insn 9 8 10 2 (set (reg/v:SI 72 [ tmpccer ])
        (zero_extend:SI (reg:HI 78))) "../SRC/Peripheral/src/ch32v00x_tim.c":1356 -1
     (nil))
(insn 10 9 11 2 (set (reg:SI 79)
        (and:SI (reg/v:SI 72 [ tmpccer ])
            (const_int -3 [0xfffffffffffffffd]))) "../SRC/Peripheral/src/ch32v00x_tim.c":1357 -1
     (nil))
(insn 11 10 12 2 (set (reg/v:SI 73 [ tmpccer ])
        (zero_extend:SI (subreg:HI (reg:SI 79) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":1357 -1
     (nil))
(insn 12 11 13 2 (set (reg:SI 80)
        (ior:SI (reg/v:SI 73 [ tmpccer ])
            (reg/v:SI 76 [ TIM_OCPolarity ]))) "../SRC/Peripheral/src/ch32v00x_tim.c":1358 -1
     (nil))
(insn 13 12 14 2 (set (reg/v:SI 74 [ tmpccer ])
        (zero_extend:SI (subreg:HI (reg:SI 80) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":1358 -1
     (nil))
(insn 14 13 0 2 (set (mem/v:HI (plus:SI (reg/v/f:SI 75 [ TIMx ])
                (const_int 32 [0x20])) [2 TIMx_2(D)->CCER+0 S2 A32])
        (subreg/s/v:HI (reg/v:SI 74 [ tmpccer ]) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":1359 -1
     (nil))

;; Function TIM_OC1NPolarityConfig (TIM_OC1NPolarityConfig, funcdef_no=71, decl_uid=3861, cgraph_uid=72, symbol_order=72)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v/f:SI 75 [ TIMx ])
        (reg:SI 10 a0 [ TIMx ])) "../SRC/Peripheral/src/ch32v00x_tim.c":1375 -1
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 76 [ TIM_OCNPolarity ])
        (reg:SI 11 a1 [ TIM_OCNPolarity ])) "../SRC/Peripheral/src/ch32v00x_tim.c":1375 -1
     (nil))
(note 4 3 8 2 NOTE_INSN_FUNCTION_BEG)
(insn 8 4 9 2 (set (reg:HI 78)
        (mem/v:HI (plus:SI (reg/v/f:SI 75 [ TIMx ])
                (const_int 32 [0x20])) [2 TIMx_2(D)->CCER+0 S2 A32])) "../SRC/Peripheral/src/ch32v00x_tim.c":1378 -1
     (nil))
(insn 9 8 10 2 (set (reg/v:SI 72 [ tmpccer ])
        (zero_extend:SI (reg:HI 78))) "../SRC/Peripheral/src/ch32v00x_tim.c":1378 -1
     (nil))
(insn 10 9 11 2 (set (reg:SI 79)
        (and:SI (reg/v:SI 72 [ tmpccer ])
            (const_int -9 [0xfffffffffffffff7]))) "../SRC/Peripheral/src/ch32v00x_tim.c":1379 -1
     (nil))
(insn 11 10 12 2 (set (reg/v:SI 73 [ tmpccer ])
        (zero_extend:SI (subreg:HI (reg:SI 79) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":1379 -1
     (nil))
(insn 12 11 13 2 (set (reg:SI 80)
        (ior:SI (reg/v:SI 73 [ tmpccer ])
            (reg/v:SI 76 [ TIM_OCNPolarity ]))) "../SRC/Peripheral/src/ch32v00x_tim.c":1380 -1
     (nil))
(insn 13 12 14 2 (set (reg/v:SI 74 [ tmpccer ])
        (zero_extend:SI (subreg:HI (reg:SI 80) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":1380 -1
     (nil))
(insn 14 13 0 2 (set (mem/v:HI (plus:SI (reg/v/f:SI 75 [ TIMx ])
                (const_int 32 [0x20])) [2 TIMx_2(D)->CCER+0 S2 A32])
        (subreg/s/v:HI (reg/v:SI 74 [ tmpccer ]) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":1381 -1
     (nil))

;; Function TIM_OC2PolarityConfig (TIM_OC2PolarityConfig, funcdef_no=72, decl_uid=3864, cgraph_uid=73, symbol_order=73)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v/f:SI 76 [ TIMx ])
        (reg:SI 10 a0 [ TIMx ])) "../SRC/Peripheral/src/ch32v00x_tim.c":1397 -1
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 77 [ TIM_OCPolarity ])
        (reg:SI 11 a1 [ TIM_OCPolarity ])) "../SRC/Peripheral/src/ch32v00x_tim.c":1397 -1
     (nil))
(note 4 3 8 2 NOTE_INSN_FUNCTION_BEG)
(insn 8 4 9 2 (set (reg:HI 79)
        (mem/v:HI (plus:SI (reg/v/f:SI 76 [ TIMx ])
                (const_int 32 [0x20])) [2 TIMx_3(D)->CCER+0 S2 A32])) "../SRC/Peripheral/src/ch32v00x_tim.c":1400 -1
     (nil))
(insn 9 8 10 2 (set (reg/v:SI 73 [ tmpccer ])
        (zero_extend:SI (reg:HI 79))) "../SRC/Peripheral/src/ch32v00x_tim.c":1400 -1
     (nil))
(insn 10 9 11 2 (set (reg:SI 80)
        (and:SI (reg/v:SI 73 [ tmpccer ])
            (const_int -33 [0xffffffffffffffdf]))) "../SRC/Peripheral/src/ch32v00x_tim.c":1401 -1
     (nil))
(insn 11 10 12 2 (set (reg/v:SI 74 [ tmpccer ])
        (zero_extend:SI (subreg:HI (reg:SI 80) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":1401 -1
     (nil))
(insn 12 11 13 2 (set (reg:SI 81)
        (ashift:SI (reg/v:SI 77 [ TIM_OCPolarity ])
            (const_int 4 [0x4]))) "../SRC/Peripheral/src/ch32v00x_tim.c":1402 -1
     (nil))
(insn 13 12 14 2 (set (reg:HI 82)
        (subreg:HI (reg:SI 81) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":1402 -1
     (nil))
(insn 14 13 15 2 (set (reg:SI 83)
        (ior:SI (reg/v:SI 74 [ tmpccer ])
            (subreg:SI (reg:HI 82) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":1402 -1
     (nil))
(insn 15 14 16 2 (set (reg/v:SI 75 [ tmpccer ])
        (zero_extend:SI (subreg:HI (reg:SI 83) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":1402 -1
     (nil))
(insn 16 15 0 2 (set (mem/v:HI (plus:SI (reg/v/f:SI 76 [ TIMx ])
                (const_int 32 [0x20])) [2 TIMx_3(D)->CCER+0 S2 A32])
        (subreg/s/v:HI (reg/v:SI 75 [ tmpccer ]) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":1403 -1
     (nil))

;; Function TIM_OC2NPolarityConfig (TIM_OC2NPolarityConfig, funcdef_no=73, decl_uid=3867, cgraph_uid=74, symbol_order=74)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v/f:SI 76 [ TIMx ])
        (reg:SI 10 a0 [ TIMx ])) "../SRC/Peripheral/src/ch32v00x_tim.c":1419 -1
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 77 [ TIM_OCNPolarity ])
        (reg:SI 11 a1 [ TIM_OCNPolarity ])) "../SRC/Peripheral/src/ch32v00x_tim.c":1419 -1
     (nil))
(note 4 3 8 2 NOTE_INSN_FUNCTION_BEG)
(insn 8 4 9 2 (set (reg:HI 79)
        (mem/v:HI (plus:SI (reg/v/f:SI 76 [ TIMx ])
                (const_int 32 [0x20])) [2 TIMx_3(D)->CCER+0 S2 A32])) "../SRC/Peripheral/src/ch32v00x_tim.c":1422 -1
     (nil))
(insn 9 8 10 2 (set (reg/v:SI 73 [ tmpccer ])
        (zero_extend:SI (reg:HI 79))) "../SRC/Peripheral/src/ch32v00x_tim.c":1422 -1
     (nil))
(insn 10 9 11 2 (set (reg:SI 80)
        (and:SI (reg/v:SI 73 [ tmpccer ])
            (const_int -129 [0xffffffffffffff7f]))) "../SRC/Peripheral/src/ch32v00x_tim.c":1423 -1
     (nil))
(insn 11 10 12 2 (set (reg/v:SI 74 [ tmpccer ])
        (zero_extend:SI (subreg:HI (reg:SI 80) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":1423 -1
     (nil))
(insn 12 11 13 2 (set (reg:SI 81)
        (ashift:SI (reg/v:SI 77 [ TIM_OCNPolarity ])
            (const_int 4 [0x4]))) "../SRC/Peripheral/src/ch32v00x_tim.c":1424 -1
     (nil))
(insn 13 12 14 2 (set (reg:HI 82)
        (subreg:HI (reg:SI 81) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":1424 -1
     (nil))
(insn 14 13 15 2 (set (reg:SI 83)
        (ior:SI (reg/v:SI 74 [ tmpccer ])
            (subreg:SI (reg:HI 82) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":1424 -1
     (nil))
(insn 15 14 16 2 (set (reg/v:SI 75 [ tmpccer ])
        (zero_extend:SI (subreg:HI (reg:SI 83) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":1424 -1
     (nil))
(insn 16 15 0 2 (set (mem/v:HI (plus:SI (reg/v/f:SI 76 [ TIMx ])
                (const_int 32 [0x20])) [2 TIMx_3(D)->CCER+0 S2 A32])
        (subreg/s/v:HI (reg/v:SI 75 [ tmpccer ]) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":1425 -1
     (nil))

;; Function TIM_OC3PolarityConfig (TIM_OC3PolarityConfig, funcdef_no=74, decl_uid=3870, cgraph_uid=75, symbol_order=75)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v/f:SI 76 [ TIMx ])
        (reg:SI 10 a0 [ TIMx ])) "../SRC/Peripheral/src/ch32v00x_tim.c":1441 -1
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 77 [ TIM_OCPolarity ])
        (reg:SI 11 a1 [ TIM_OCPolarity ])) "../SRC/Peripheral/src/ch32v00x_tim.c":1441 -1
     (nil))
(note 4 3 8 2 NOTE_INSN_FUNCTION_BEG)
(insn 8 4 9 2 (set (reg:HI 79)
        (mem/v:HI (plus:SI (reg/v/f:SI 76 [ TIMx ])
                (const_int 32 [0x20])) [2 TIMx_3(D)->CCER+0 S2 A32])) "../SRC/Peripheral/src/ch32v00x_tim.c":1444 -1
     (nil))
(insn 9 8 10 2 (set (reg/v:SI 73 [ tmpccer ])
        (zero_extend:SI (reg:HI 79))) "../SRC/Peripheral/src/ch32v00x_tim.c":1444 -1
     (nil))
(insn 10 9 11 2 (set (reg:SI 80)
        (and:SI (reg/v:SI 73 [ tmpccer ])
            (const_int -513 [0xfffffffffffffdff]))) "../SRC/Peripheral/src/ch32v00x_tim.c":1445 -1
     (nil))
(insn 11 10 12 2 (set (reg/v:SI 74 [ tmpccer ])
        (zero_extend:SI (subreg:HI (reg:SI 80) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":1445 -1
     (nil))
(insn 12 11 13 2 (set (reg:SI 81)
        (ashift:SI (reg/v:SI 77 [ TIM_OCPolarity ])
            (const_int 8 [0x8]))) "../SRC/Peripheral/src/ch32v00x_tim.c":1446 -1
     (nil))
(insn 13 12 14 2 (set (reg:HI 82)
        (subreg:HI (reg:SI 81) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":1446 -1
     (nil))
(insn 14 13 15 2 (set (reg:SI 83)
        (ior:SI (reg/v:SI 74 [ tmpccer ])
            (subreg:SI (reg:HI 82) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":1446 -1
     (nil))
(insn 15 14 16 2 (set (reg/v:SI 75 [ tmpccer ])
        (zero_extend:SI (subreg:HI (reg:SI 83) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":1446 -1
     (nil))
(insn 16 15 0 2 (set (mem/v:HI (plus:SI (reg/v/f:SI 76 [ TIMx ])
                (const_int 32 [0x20])) [2 TIMx_3(D)->CCER+0 S2 A32])
        (subreg/s/v:HI (reg/v:SI 75 [ tmpccer ]) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":1447 -1
     (nil))

;; Function TIM_OC3NPolarityConfig (TIM_OC3NPolarityConfig, funcdef_no=75, decl_uid=3873, cgraph_uid=76, symbol_order=76)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v/f:SI 76 [ TIMx ])
        (reg:SI 10 a0 [ TIMx ])) "../SRC/Peripheral/src/ch32v00x_tim.c":1463 -1
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 77 [ TIM_OCNPolarity ])
        (reg:SI 11 a1 [ TIM_OCNPolarity ])) "../SRC/Peripheral/src/ch32v00x_tim.c":1463 -1
     (nil))
(note 4 3 8 2 NOTE_INSN_FUNCTION_BEG)
(insn 8 4 9 2 (set (reg:HI 79)
        (mem/v:HI (plus:SI (reg/v/f:SI 76 [ TIMx ])
                (const_int 32 [0x20])) [2 TIMx_3(D)->CCER+0 S2 A32])) "../SRC/Peripheral/src/ch32v00x_tim.c":1466 -1
     (nil))
(insn 9 8 10 2 (set (reg/v:SI 73 [ tmpccer ])
        (zero_extend:SI (reg:HI 79))) "../SRC/Peripheral/src/ch32v00x_tim.c":1466 -1
     (nil))
(insn 10 9 11 2 (set (reg:SI 82)
        (const_int -4096 [0xfffffffffffff000])) "../SRC/Peripheral/src/ch32v00x_tim.c":1467 -1
     (nil))
(insn 11 10 12 2 (set (reg:SI 81)
        (plus:SI (reg:SI 82)
            (const_int 2047 [0x7ff]))) "../SRC/Peripheral/src/ch32v00x_tim.c":1467 -1
     (expr_list:REG_EQUAL (const_int -2049 [0xfffffffffffff7ff])
        (nil)))
(insn 12 11 13 2 (set (reg:SI 80)
        (and:SI (reg/v:SI 73 [ tmpccer ])
            (reg:SI 81))) "../SRC/Peripheral/src/ch32v00x_tim.c":1467 -1
     (nil))
(insn 13 12 14 2 (set (reg/v:SI 74 [ tmpccer ])
        (zero_extend:SI (subreg:HI (reg:SI 80) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":1467 -1
     (nil))
(insn 14 13 15 2 (set (reg:SI 83)
        (ashift:SI (reg/v:SI 77 [ TIM_OCNPolarity ])
            (const_int 8 [0x8]))) "../SRC/Peripheral/src/ch32v00x_tim.c":1468 -1
     (nil))
(insn 15 14 16 2 (set (reg:HI 84)
        (subreg:HI (reg:SI 83) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":1468 -1
     (nil))
(insn 16 15 17 2 (set (reg:SI 85)
        (ior:SI (reg/v:SI 74 [ tmpccer ])
            (subreg:SI (reg:HI 84) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":1468 -1
     (nil))
(insn 17 16 18 2 (set (reg/v:SI 75 [ tmpccer ])
        (zero_extend:SI (subreg:HI (reg:SI 85) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":1468 -1
     (nil))
(insn 18 17 0 2 (set (mem/v:HI (plus:SI (reg/v/f:SI 76 [ TIMx ])
                (const_int 32 [0x20])) [2 TIMx_3(D)->CCER+0 S2 A32])
        (subreg/s/v:HI (reg/v:SI 75 [ tmpccer ]) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":1469 -1
     (nil))

;; Function TIM_OC4PolarityConfig (TIM_OC4PolarityConfig, funcdef_no=76, decl_uid=3876, cgraph_uid=77, symbol_order=77)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v/f:SI 76 [ TIMx ])
        (reg:SI 10 a0 [ TIMx ])) "../SRC/Peripheral/src/ch32v00x_tim.c":1485 -1
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 77 [ TIM_OCPolarity ])
        (reg:SI 11 a1 [ TIM_OCPolarity ])) "../SRC/Peripheral/src/ch32v00x_tim.c":1485 -1
     (nil))
(note 4 3 8 2 NOTE_INSN_FUNCTION_BEG)
(insn 8 4 9 2 (set (reg:HI 79)
        (mem/v:HI (plus:SI (reg/v/f:SI 76 [ TIMx ])
                (const_int 32 [0x20])) [2 TIMx_3(D)->CCER+0 S2 A32])) "../SRC/Peripheral/src/ch32v00x_tim.c":1488 -1
     (nil))
(insn 9 8 10 2 (set (reg/v:SI 73 [ tmpccer ])
        (zero_extend:SI (reg:HI 79))) "../SRC/Peripheral/src/ch32v00x_tim.c":1488 -1
     (nil))
(insn 10 9 11 2 (set (reg:SI 82)
        (const_int -8192 [0xffffffffffffe000])) "../SRC/Peripheral/src/ch32v00x_tim.c":1489 -1
     (nil))
(insn 11 10 12 2 (set (reg:SI 81)
        (plus:SI (reg:SI 82)
            (const_int -1 [0xffffffffffffffff]))) "../SRC/Peripheral/src/ch32v00x_tim.c":1489 -1
     (expr_list:REG_EQUAL (const_int -8193 [0xffffffffffffdfff])
        (nil)))
(insn 12 11 13 2 (set (reg:SI 80)
        (and:SI (reg/v:SI 73 [ tmpccer ])
            (reg:SI 81))) "../SRC/Peripheral/src/ch32v00x_tim.c":1489 -1
     (nil))
(insn 13 12 14 2 (set (reg/v:SI 74 [ tmpccer ])
        (zero_extend:SI (subreg:HI (reg:SI 80) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":1489 -1
     (nil))
(insn 14 13 15 2 (set (reg:SI 83)
        (ashift:SI (reg/v:SI 77 [ TIM_OCPolarity ])
            (const_int 12 [0xc]))) "../SRC/Peripheral/src/ch32v00x_tim.c":1490 -1
     (nil))
(insn 15 14 16 2 (set (reg:HI 84)
        (subreg:HI (reg:SI 83) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":1490 -1
     (nil))
(insn 16 15 17 2 (set (reg:SI 85)
        (ior:SI (reg/v:SI 74 [ tmpccer ])
            (subreg:SI (reg:HI 84) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":1490 -1
     (nil))
(insn 17 16 18 2 (set (reg/v:SI 75 [ tmpccer ])
        (zero_extend:SI (subreg:HI (reg:SI 85) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":1490 -1
     (nil))
(insn 18 17 0 2 (set (mem/v:HI (plus:SI (reg/v/f:SI 76 [ TIMx ])
                (const_int 32 [0x20])) [2 TIMx_3(D)->CCER+0 S2 A32])
        (subreg/s/v:HI (reg/v:SI 75 [ tmpccer ]) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":1491 -1
     (nil))

;; Function TIM_CCxCmd (TIM_CCxCmd, funcdef_no=77, decl_uid=3880, cgraph_uid=78, symbol_order=78)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 6 NOTE_INSN_DELETED)
(note 6 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 6 3 2 (set (reg/v/f:SI 83 [ TIMx ])
        (reg:SI 10 a0 [ TIMx ])) "../SRC/Peripheral/src/ch32v00x_tim.c":1512 -1
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 84 [ TIM_Channel ])
        (reg:SI 11 a1 [ TIM_Channel ])) "../SRC/Peripheral/src/ch32v00x_tim.c":1512 -1
     (nil))
(insn 4 3 5 2 (set (reg/v:SI 85 [ TIM_CCx ])
        (reg:SI 12 a2 [ TIM_CCx ])) "../SRC/Peripheral/src/ch32v00x_tim.c":1512 -1
     (nil))
(note 5 4 8 2 NOTE_INSN_FUNCTION_BEG)
(insn 8 5 10 2 (set (reg:SI 72 [ _1 ])
        (reg/v:SI 84 [ TIM_Channel ])) "../SRC/Peripheral/src/ch32v00x_tim.c":1515 -1
     (nil))
(insn 10 8 11 2 (set (reg:HI 87)
        (mem/v:HI (plus:SI (reg/v/f:SI 83 [ TIMx ])
                (const_int 32 [0x20])) [2 TIMx_14(D)->CCER+0 S2 A32])) "../SRC/Peripheral/src/ch32v00x_tim.c":1516 -1
     (nil))
(insn 11 10 12 2 (set (reg:SI 74 [ _3 ])
        (zero_extend:SI (reg:HI 87))) "../SRC/Peripheral/src/ch32v00x_tim.c":1516 -1
     (nil))
(insn 12 11 13 2 (set (reg:SI 89)
        (const_int 1 [0x1])) "../SRC/Peripheral/src/ch32v00x_tim.c":1515 -1
     (nil))
(insn 13 12 14 2 (set (reg:SI 88)
        (ashift:SI (reg:SI 89)
            (subreg:QI (reg:SI 72 [ _1 ]) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":1515 -1
     (nil))
(insn 14 13 15 2 (set (reg:HI 90)
        (subreg:HI (reg:SI 88) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":1516 -1
     (nil))
(insn 15 14 16 2 (set (reg:SI 91)
        (not:SI (subreg:SI (reg:HI 90) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":1516 -1
     (nil))
(insn 16 15 17 2 (set (reg:HI 92)
        (subreg:HI (reg:SI 91) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":1516 -1
     (nil))
(insn 17 16 18 2 (set (reg:SI 93)
        (and:SI (reg:SI 74 [ _3 ])
            (subreg:SI (reg:HI 92) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":1516 -1
     (nil))
(insn 18 17 19 2 (set (reg:SI 76 [ _5 ])
        (zero_extend:SI (subreg:HI (reg:SI 93) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":1516 -1
     (nil))
(insn 19 18 21 2 (set (mem/v:HI (plus:SI (reg/v/f:SI 83 [ TIMx ])
                (const_int 32 [0x20])) [2 TIMx_14(D)->CCER+0 S2 A32])
        (subreg/s/v:HI (reg:SI 76 [ _5 ]) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":1516 -1
     (nil))
(insn 21 19 22 2 (set (reg:HI 95)
        (mem/v:HI (plus:SI (reg/v/f:SI 83 [ TIMx ])
                (const_int 32 [0x20])) [2 TIMx_14(D)->CCER+0 S2 A32])) "../SRC/Peripheral/src/ch32v00x_tim.c":1517 -1
     (nil))
(insn 22 21 23 2 (set (reg:SI 77 [ _6 ])
        (zero_extend:SI (reg:HI 95))) "../SRC/Peripheral/src/ch32v00x_tim.c":1517 -1
     (nil))
(insn 23 22 24 2 (set (reg:SI 96)
        (ashift:SI (reg/v:SI 85 [ TIM_CCx ])
            (subreg:QI (reg:SI 72 [ _1 ]) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":1517 -1
     (nil))
(insn 24 23 25 2 (set (reg:HI 97)
        (subreg:HI (reg:SI 96) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":1517 -1
     (nil))
(insn 25 24 26 2 (set (reg:SI 98)
        (ior:SI (reg:SI 77 [ _6 ])
            (subreg:SI (reg:HI 97) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":1517 -1
     (nil))
(insn 26 25 27 2 (set (reg:SI 81 [ _10 ])
        (zero_extend:SI (subreg:HI (reg:SI 98) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":1517 -1
     (nil))
(insn 27 26 0 2 (set (mem/v:HI (plus:SI (reg/v/f:SI 83 [ TIMx ])
                (const_int 32 [0x20])) [2 TIMx_14(D)->CCER+0 S2 A32])
        (subreg/s/v:HI (reg:SI 81 [ _10 ]) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":1517 -1
     (nil))

;; Function TIM_CCxNCmd (TIM_CCxNCmd, funcdef_no=78, decl_uid=3884, cgraph_uid=79, symbol_order=79)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 6 NOTE_INSN_DELETED)
(note 6 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 6 3 2 (set (reg/v/f:SI 83 [ TIMx ])
        (reg:SI 10 a0 [ TIMx ])) "../SRC/Peripheral/src/ch32v00x_tim.c":1537 -1
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 84 [ TIM_Channel ])
        (reg:SI 11 a1 [ TIM_Channel ])) "../SRC/Peripheral/src/ch32v00x_tim.c":1537 -1
     (nil))
(insn 4 3 5 2 (set (reg/v:SI 85 [ TIM_CCxN ])
        (reg:SI 12 a2 [ TIM_CCxN ])) "../SRC/Peripheral/src/ch32v00x_tim.c":1537 -1
     (nil))
(note 5 4 8 2 NOTE_INSN_FUNCTION_BEG)
(insn 8 5 10 2 (set (reg:SI 72 [ _1 ])
        (reg/v:SI 84 [ TIM_Channel ])) "../SRC/Peripheral/src/ch32v00x_tim.c":1540 -1
     (nil))
(insn 10 8 11 2 (set (reg:HI 87)
        (mem/v:HI (plus:SI (reg/v/f:SI 83 [ TIMx ])
                (const_int 32 [0x20])) [2 TIMx_14(D)->CCER+0 S2 A32])) "../SRC/Peripheral/src/ch32v00x_tim.c":1541 -1
     (nil))
(insn 11 10 12 2 (set (reg:SI 74 [ _3 ])
        (zero_extend:SI (reg:HI 87))) "../SRC/Peripheral/src/ch32v00x_tim.c":1541 -1
     (nil))
(insn 12 11 13 2 (set (reg:SI 89)
        (const_int 4 [0x4])) "../SRC/Peripheral/src/ch32v00x_tim.c":1540 -1
     (nil))
(insn 13 12 14 2 (set (reg:SI 88)
        (ashift:SI (reg:SI 89)
            (subreg:QI (reg:SI 72 [ _1 ]) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":1540 -1
     (nil))
(insn 14 13 15 2 (set (reg:HI 90)
        (subreg:HI (reg:SI 88) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":1541 -1
     (nil))
(insn 15 14 16 2 (set (reg:SI 91)
        (not:SI (subreg:SI (reg:HI 90) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":1541 -1
     (nil))
(insn 16 15 17 2 (set (reg:HI 92)
        (subreg:HI (reg:SI 91) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":1541 -1
     (nil))
(insn 17 16 18 2 (set (reg:SI 93)
        (and:SI (reg:SI 74 [ _3 ])
            (subreg:SI (reg:HI 92) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":1541 -1
     (nil))
(insn 18 17 19 2 (set (reg:SI 76 [ _5 ])
        (zero_extend:SI (subreg:HI (reg:SI 93) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":1541 -1
     (nil))
(insn 19 18 21 2 (set (mem/v:HI (plus:SI (reg/v/f:SI 83 [ TIMx ])
                (const_int 32 [0x20])) [2 TIMx_14(D)->CCER+0 S2 A32])
        (subreg/s/v:HI (reg:SI 76 [ _5 ]) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":1541 -1
     (nil))
(insn 21 19 22 2 (set (reg:HI 95)
        (mem/v:HI (plus:SI (reg/v/f:SI 83 [ TIMx ])
                (const_int 32 [0x20])) [2 TIMx_14(D)->CCER+0 S2 A32])) "../SRC/Peripheral/src/ch32v00x_tim.c":1542 -1
     (nil))
(insn 22 21 23 2 (set (reg:SI 77 [ _6 ])
        (zero_extend:SI (reg:HI 95))) "../SRC/Peripheral/src/ch32v00x_tim.c":1542 -1
     (nil))
(insn 23 22 24 2 (set (reg:SI 96)
        (ashift:SI (reg/v:SI 85 [ TIM_CCxN ])
            (subreg:QI (reg:SI 72 [ _1 ]) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":1542 -1
     (nil))
(insn 24 23 25 2 (set (reg:HI 97)
        (subreg:HI (reg:SI 96) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":1542 -1
     (nil))
(insn 25 24 26 2 (set (reg:SI 98)
        (ior:SI (reg:SI 77 [ _6 ])
            (subreg:SI (reg:HI 97) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":1542 -1
     (nil))
(insn 26 25 27 2 (set (reg:SI 81 [ _10 ])
        (zero_extend:SI (subreg:HI (reg:SI 98) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":1542 -1
     (nil))
(insn 27 26 0 2 (set (mem/v:HI (plus:SI (reg/v/f:SI 83 [ TIMx ])
                (const_int 32 [0x20])) [2 TIMx_14(D)->CCER+0 S2 A32])
        (subreg/s/v:HI (reg:SI 81 [ _10 ]) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":1542 -1
     (nil))

;; Function TIM_SelectOCxM (TIM_SelectOCxM, funcdef_no=79, decl_uid=3888, cgraph_uid=80, symbol_order=80)


;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Redirecting jump 35 from 6 to 7.
Merging block 6 into block 5...
Merged blocks 5 and 6.
Merged 5 and 6 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 6 NOTE_INSN_DELETED)
(note 6 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 6 3 2 (set (reg/v/f:SI 101 [ TIMx ])
        (reg:SI 10 a0 [ TIMx ])) "../SRC/Peripheral/src/ch32v00x_tim.c":1568 -1
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 102 [ TIM_Channel ])
        (reg:SI 11 a1 [ TIM_Channel ])) "../SRC/Peripheral/src/ch32v00x_tim.c":1568 -1
     (nil))
(insn 4 3 5 2 (set (reg/v:SI 103 [ TIM_OCMode ])
        (reg:SI 12 a2 [ TIM_OCMode ])) "../SRC/Peripheral/src/ch32v00x_tim.c":1568 -1
     (nil))
(note 5 4 8 2 NOTE_INSN_FUNCTION_BEG)
(insn 8 5 9 2 (set (reg/v:SI 95 [ tmp ])
        (reg/v/f:SI 101 [ TIMx ])) "../SRC/Peripheral/src/ch32v00x_tim.c":1572 -1
     (nil))
(insn 9 8 11 2 (set (reg/v:SI 96 [ tmp ])
        (plus:SI (reg/v:SI 95 [ tmp ])
            (const_int 24 [0x18]))) "../SRC/Peripheral/src/ch32v00x_tim.c":1573 -1
     (nil))
(insn 11 9 12 2 (set (reg:HI 105)
        (mem/v:HI (plus:SI (reg/v/f:SI 101 [ TIMx ])
                (const_int 32 [0x20])) [2 TIMx_25(D)->CCER+0 S2 A32])) "../SRC/Peripheral/src/ch32v00x_tim.c":1575 -1
     (nil))
(insn 12 11 13 2 (set (reg:SI 74 [ _3 ])
        (zero_extend:SI (reg:HI 105))) "../SRC/Peripheral/src/ch32v00x_tim.c":1575 -1
     (nil))
(insn 13 12 14 2 (set (reg:SI 107)
        (const_int 1 [0x1])) "../SRC/Peripheral/src/ch32v00x_tim.c":1574 -1
     (nil))
(insn 14 13 15 2 (set (reg:SI 106)
        (ashift:SI (reg:SI 107)
            (subreg:QI (reg/v:SI 102 [ TIM_Channel ]) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":1574 -1
     (nil))
(insn 15 14 16 2 (set (reg:HI 108)
        (subreg:HI (reg:SI 106) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":1575 -1
     (nil))
(insn 16 15 17 2 (set (reg:SI 109)
        (not:SI (subreg:SI (reg:HI 108) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":1575 -1
     (nil))
(insn 17 16 18 2 (set (reg:HI 110)
        (subreg:HI (reg:SI 109) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":1575 -1
     (nil))
(insn 18 17 19 2 (set (reg:SI 111)
        (and:SI (reg:SI 74 [ _3 ])
            (subreg:SI (reg:HI 110) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":1575 -1
     (nil))
(insn 19 18 20 2 (set (reg:SI 76 [ _5 ])
        (zero_extend:SI (subreg:HI (reg:SI 111) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":1575 -1
     (nil))
(insn 20 19 21 2 (set (mem/v:HI (plus:SI (reg/v/f:SI 101 [ TIMx ])
                (const_int 32 [0x20])) [2 TIMx_25(D)->CCER+0 S2 A32])
        (subreg/s/v:HI (reg:SI 76 [ _5 ]) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":1575 -1
     (nil))
(insn 21 20 22 2 (set (reg:SI 112)
        (and:SI (reg/v:SI 102 [ TIM_Channel ])
            (const_int -9 [0xfffffffffffffff7]))) "../SRC/Peripheral/src/ch32v00x_tim.c":1577 -1
     (nil))
(insn 22 21 23 2 (set (reg:HI 113)
        (subreg:HI (reg:SI 112) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":1577 -1
     (nil))
(insn 23 22 24 2 (set (reg:SI 114)
        (zero_extend:SI (reg:HI 113))) "../SRC/Peripheral/src/ch32v00x_tim.c":1577 -1
     (nil))
(jump_insn 24 23 25 2 (set (pc)
        (if_then_else (ne (reg:SI 114)
                (const_int 0 [0]))
            (label_ref 37)
            (pc))) "../SRC/Peripheral/src/ch32v00x_tim.c":1577 -1
     (int_list:REG_BR_PROB 536870916 (nil))
 -> 37)
(note 25 24 26 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 27 4 (set (reg:SI 115)
        (lshiftrt:SI (reg/v:SI 102 [ TIM_Channel ])
            (const_int 1 [0x1]))) "../SRC/Peripheral/src/ch32v00x_tim.c":1579 -1
     (nil))
(insn 27 26 28 4 (set (reg:SI 116)
        (zero_extend:SI (subreg:HI (reg:SI 115) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":1579 -1
     (nil))
(insn 28 27 29 4 (set (reg/f:SI 79 [ tmp.0_8 ])
        (plus:SI (reg:SI 116)
            (reg/v:SI 96 [ tmp ]))) "../SRC/Peripheral/src/ch32v00x_tim.c":1579 -1
     (nil))
(insn 29 28 30 4 (set (reg:SI 80 [ _9 ])
        (mem/v:SI (reg/f:SI 79 [ tmp.0_8 ]) [3 *tmp.0_8+0 S4 A32])) "../SRC/Peripheral/src/ch32v00x_tim.c":1580 -1
     (nil))
(insn 30 29 31 4 (set (reg:SI 81 [ _10 ])
        (and:SI (reg:SI 80 [ _9 ])
            (const_int -113 [0xffffffffffffff8f]))) "../SRC/Peripheral/src/ch32v00x_tim.c":1580 -1
     (nil))
(insn 31 30 32 4 (set (mem/v:SI (reg/f:SI 79 [ tmp.0_8 ]) [3 *tmp.0_8+0 S4 A32])
        (reg:SI 81 [ _10 ])) "../SRC/Peripheral/src/ch32v00x_tim.c":1580 -1
     (nil))
(insn 32 31 33 4 (set (reg:SI 82 [ _11 ])
        (mem/v:SI (reg/f:SI 79 [ tmp.0_8 ]) [3 *tmp.0_8+0 S4 A32])) "../SRC/Peripheral/src/ch32v00x_tim.c":1581 -1
     (nil))
(insn 33 32 34 4 (set (reg:SI 84 [ _13 ])
        (ior:SI (reg/v:SI 103 [ TIM_OCMode ])
            (reg:SI 82 [ _11 ]))) "../SRC/Peripheral/src/ch32v00x_tim.c":1581 -1
     (nil))
(insn 34 33 35 4 (set (mem/v:SI (reg/f:SI 79 [ tmp.0_8 ]) [3 *tmp.0_8+0 S4 A32])
        (reg:SI 84 [ _13 ])) "../SRC/Peripheral/src/ch32v00x_tim.c":1581 -1
     (nil))
(jump_insn 35 34 36 4 (set (pc)
        (label_ref:SI 56)) "../SRC/Peripheral/src/ch32v00x_tim.c":1581 250 {jump}
     (nil)
 -> 56)
(barrier 36 35 37)
(code_label 37 36 38 5 105 (nil) [1 uses])
(note 38 37 39 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 39 38 40 5 (set (reg:SI 117)
        (plus:SI (reg/v:SI 102 [ TIM_Channel ])
            (const_int -4 [0xfffffffffffffffc]))) "../SRC/Peripheral/src/ch32v00x_tim.c":1585 -1
     (nil))
(insn 40 39 41 5 (set (reg:SI 118)
        (zero_extend:SI (subreg:HI (reg:SI 117) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":1585 -1
     (nil))
(insn 41 40 42 5 (set (reg:SI 119)
        (lshiftrt:SI (reg:SI 118)
            (const_int 1 [0x1]))) "../SRC/Peripheral/src/ch32v00x_tim.c":1585 -1
     (nil))
(insn 42 41 43 5 (set (reg:SI 120)
        (zero_extend:SI (subreg:HI (reg:SI 119) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":1585 -1
     (nil))
(insn 43 42 44 5 (set (reg/f:SI 88 [ tmp.4_17 ])
        (plus:SI (reg:SI 120)
            (reg/v:SI 96 [ tmp ]))) "../SRC/Peripheral/src/ch32v00x_tim.c":1585 -1
     (nil))
(insn 44 43 45 5 (set (reg:SI 89 [ _18 ])
        (mem/v:SI (reg/f:SI 88 [ tmp.4_17 ]) [3 *tmp.4_17+0 S4 A32])) "../SRC/Peripheral/src/ch32v00x_tim.c":1586 -1
     (nil))
(insn 45 44 46 5 (set (reg:SI 122)
        (const_int -28672 [0xffffffffffff9000])) "../SRC/Peripheral/src/ch32v00x_tim.c":1586 -1
     (nil))
(insn 46 45 47 5 (set (reg:SI 121)
        (plus:SI (reg:SI 122)
            (const_int -1 [0xffffffffffffffff]))) "../SRC/Peripheral/src/ch32v00x_tim.c":1586 -1
     (expr_list:REG_EQUAL (const_int -28673 [0xffffffffffff8fff])
        (nil)))
(insn 47 46 48 5 (set (reg:SI 90 [ _19 ])
        (and:SI (reg:SI 89 [ _18 ])
            (reg:SI 121))) "../SRC/Peripheral/src/ch32v00x_tim.c":1586 -1
     (nil))
(insn 48 47 49 5 (set (mem/v:SI (reg/f:SI 88 [ tmp.4_17 ]) [3 *tmp.4_17+0 S4 A32])
        (reg:SI 90 [ _19 ])) "../SRC/Peripheral/src/ch32v00x_tim.c":1586 -1
     (nil))
(insn 49 48 50 5 (set (reg:SI 91 [ _20 ])
        (mem/v:SI (reg/f:SI 88 [ tmp.4_17 ]) [3 *tmp.4_17+0 S4 A32])) "../SRC/Peripheral/src/ch32v00x_tim.c":1587 -1
     (nil))
(insn 50 49 51 5 (set (reg:SI 123)
        (ashift:SI (reg/v:SI 103 [ TIM_OCMode ])
            (const_int 8 [0x8]))) "../SRC/Peripheral/src/ch32v00x_tim.c":1587 -1
     (nil))
(insn 51 50 52 5 (set (reg:SI 124)
        (zero_extend:SI (subreg:HI (reg:SI 123) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":1587 -1
     (nil))
(insn 52 51 53 5 (set (reg:SI 94 [ _23 ])
        (ior:SI (reg:SI 124)
            (reg:SI 91 [ _20 ]))) "../SRC/Peripheral/src/ch32v00x_tim.c":1587 -1
     (nil))
(insn 53 52 56 5 (set (mem/v:SI (reg/f:SI 88 [ tmp.4_17 ]) [3 *tmp.4_17+0 S4 A32])
        (reg:SI 94 [ _23 ])) "../SRC/Peripheral/src/ch32v00x_tim.c":1587 -1
     (nil))
(code_label 56 53 57 7 104 (nil) [1 uses])
(note 57 56 0 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

;; Function TIM_UpdateDisableConfig (TIM_UpdateDisableConfig, funcdef_no=80, decl_uid=3891, cgraph_uid=81, symbol_order=81)


;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Redirecting jump 14 from 6 to 7.
Merging block 6 into block 5...
Merged blocks 5 and 6.
Merged 5 and 6 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v/f:SI 76 [ TIMx ])
        (reg:SI 10 a0 [ TIMx ])) "../SRC/Peripheral/src/ch32v00x_tim.c":1602 -1
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 77 [ NewState ])
        (reg:SI 11 a1 [ NewState ])) "../SRC/Peripheral/src/ch32v00x_tim.c":1602 -1
     (nil))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(jump_insn 7 4 8 2 (set (pc)
        (if_then_else (eq (reg/v:SI 77 [ NewState ])
                (const_int 0 [0]))
            (label_ref 16)
            (pc))) "../SRC/Peripheral/src/ch32v00x_tim.c":1603 -1
     (int_list:REG_BR_PROB 536870916 (nil))
 -> 16)
(note 8 7 9 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 9 8 10 4 (set (reg:HI 78)
        (mem/v:HI (reg/v/f:SI 76 [ TIMx ]) [2 TIMx_8(D)->CTLR1+0 S2 A32])) "../SRC/Peripheral/src/ch32v00x_tim.c":1605 -1
     (nil))
(insn 10 9 11 4 (set (reg:SI 72 [ _1 ])
        (zero_extend:SI (reg:HI 78))) "../SRC/Peripheral/src/ch32v00x_tim.c":1605 -1
     (nil))
(insn 11 10 12 4 (set (reg:SI 79)
        (ior:SI (reg:SI 72 [ _1 ])
            (const_int 2 [0x2]))) "../SRC/Peripheral/src/ch32v00x_tim.c":1605 -1
     (nil))
(insn 12 11 13 4 (set (reg:SI 73 [ _2 ])
        (zero_extend:SI (subreg:HI (reg:SI 79) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":1605 -1
     (nil))
(insn 13 12 14 4 (set (mem/v:HI (reg/v/f:SI 76 [ TIMx ]) [2 TIMx_8(D)->CTLR1+0 S2 A32])
        (subreg/s/v:HI (reg:SI 73 [ _2 ]) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":1605 -1
     (nil))
(jump_insn 14 13 15 4 (set (pc)
        (label_ref:SI 25)) 250 {jump}
     (nil)
 -> 25)
(barrier 15 14 16)
(code_label 16 15 17 5 109 (nil) [1 uses])
(note 17 16 18 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 18 17 19 5 (set (reg:HI 80)
        (mem/v:HI (reg/v/f:SI 76 [ TIMx ]) [2 TIMx_8(D)->CTLR1+0 S2 A32])) "../SRC/Peripheral/src/ch32v00x_tim.c":1609 -1
     (nil))
(insn 19 18 20 5 (set (reg:SI 74 [ _3 ])
        (zero_extend:SI (reg:HI 80))) "../SRC/Peripheral/src/ch32v00x_tim.c":1609 -1
     (nil))
(insn 20 19 21 5 (set (reg:SI 81)
        (and:SI (reg:SI 74 [ _3 ])
            (const_int -3 [0xfffffffffffffffd]))) "../SRC/Peripheral/src/ch32v00x_tim.c":1609 -1
     (nil))
(insn 21 20 22 5 (set (reg:SI 75 [ _4 ])
        (zero_extend:SI (subreg:HI (reg:SI 81) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":1609 -1
     (nil))
(insn 22 21 25 5 (set (mem/v:HI (reg/v/f:SI 76 [ TIMx ]) [2 TIMx_8(D)->CTLR1+0 S2 A32])
        (subreg/s/v:HI (reg:SI 75 [ _4 ]) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":1609 -1
     (nil))
(code_label 25 22 26 7 108 (nil) [1 uses])
(note 26 25 0 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

;; Function TIM_UpdateRequestConfig (TIM_UpdateRequestConfig, funcdef_no=81, decl_uid=3894, cgraph_uid=82, symbol_order=82)


;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Redirecting jump 14 from 6 to 7.
Merging block 6 into block 5...
Merged blocks 5 and 6.
Merged 5 and 6 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v/f:SI 76 [ TIMx ])
        (reg:SI 10 a0 [ TIMx ])) "../SRC/Peripheral/src/ch32v00x_tim.c":1626 -1
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 77 [ TIM_UpdateSource ])
        (reg:SI 11 a1 [ TIM_UpdateSource ])) "../SRC/Peripheral/src/ch32v00x_tim.c":1626 -1
     (nil))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(jump_insn 7 4 8 2 (set (pc)
        (if_then_else (eq (reg/v:SI 77 [ TIM_UpdateSource ])
                (const_int 0 [0]))
            (label_ref 16)
            (pc))) "../SRC/Peripheral/src/ch32v00x_tim.c":1627 -1
     (int_list:REG_BR_PROB 536870916 (nil))
 -> 16)
(note 8 7 9 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 9 8 10 4 (set (reg:HI 78)
        (mem/v:HI (reg/v/f:SI 76 [ TIMx ]) [2 TIMx_8(D)->CTLR1+0 S2 A32])) "../SRC/Peripheral/src/ch32v00x_tim.c":1629 -1
     (nil))
(insn 10 9 11 4 (set (reg:SI 72 [ _1 ])
        (zero_extend:SI (reg:HI 78))) "../SRC/Peripheral/src/ch32v00x_tim.c":1629 -1
     (nil))
(insn 11 10 12 4 (set (reg:SI 79)
        (ior:SI (reg:SI 72 [ _1 ])
            (const_int 4 [0x4]))) "../SRC/Peripheral/src/ch32v00x_tim.c":1629 -1
     (nil))
(insn 12 11 13 4 (set (reg:SI 73 [ _2 ])
        (zero_extend:SI (subreg:HI (reg:SI 79) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":1629 -1
     (nil))
(insn 13 12 14 4 (set (mem/v:HI (reg/v/f:SI 76 [ TIMx ]) [2 TIMx_8(D)->CTLR1+0 S2 A32])
        (subreg/s/v:HI (reg:SI 73 [ _2 ]) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":1629 -1
     (nil))
(jump_insn 14 13 15 4 (set (pc)
        (label_ref:SI 25)) 250 {jump}
     (nil)
 -> 25)
(barrier 15 14 16)
(code_label 16 15 17 5 113 (nil) [1 uses])
(note 17 16 18 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 18 17 19 5 (set (reg:HI 80)
        (mem/v:HI (reg/v/f:SI 76 [ TIMx ]) [2 TIMx_8(D)->CTLR1+0 S2 A32])) "../SRC/Peripheral/src/ch32v00x_tim.c":1633 -1
     (nil))
(insn 19 18 20 5 (set (reg:SI 74 [ _3 ])
        (zero_extend:SI (reg:HI 80))) "../SRC/Peripheral/src/ch32v00x_tim.c":1633 -1
     (nil))
(insn 20 19 21 5 (set (reg:SI 81)
        (and:SI (reg:SI 74 [ _3 ])
            (const_int -5 [0xfffffffffffffffb]))) "../SRC/Peripheral/src/ch32v00x_tim.c":1633 -1
     (nil))
(insn 21 20 22 5 (set (reg:SI 75 [ _4 ])
        (zero_extend:SI (subreg:HI (reg:SI 81) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":1633 -1
     (nil))
(insn 22 21 25 5 (set (mem/v:HI (reg/v/f:SI 76 [ TIMx ]) [2 TIMx_8(D)->CTLR1+0 S2 A32])
        (subreg/s/v:HI (reg:SI 75 [ _4 ]) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":1633 -1
     (nil))
(code_label 25 22 26 7 112 (nil) [1 uses])
(note 26 25 0 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

;; Function TIM_SelectHallSensor (TIM_SelectHallSensor, funcdef_no=82, decl_uid=3897, cgraph_uid=83, symbol_order=83)


;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Redirecting jump 15 from 6 to 7.
Merging block 6 into block 5...
Merged blocks 5 and 6.
Merged 5 and 6 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v/f:SI 76 [ TIMx ])
        (reg:SI 10 a0 [ TIMx ])) "../SRC/Peripheral/src/ch32v00x_tim.c":1648 -1
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 77 [ NewState ])
        (reg:SI 11 a1 [ NewState ])) "../SRC/Peripheral/src/ch32v00x_tim.c":1648 -1
     (nil))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(jump_insn 7 4 8 2 (set (pc)
        (if_then_else (eq (reg/v:SI 77 [ NewState ])
                (const_int 0 [0]))
            (label_ref 17)
            (pc))) "../SRC/Peripheral/src/ch32v00x_tim.c":1649 -1
     (int_list:REG_BR_PROB 536870916 (nil))
 -> 17)
(note 8 7 10 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 10 8 11 4 (set (reg:HI 79)
        (mem/v:HI (plus:SI (reg/v/f:SI 76 [ TIMx ])
                (const_int 4 [0x4])) [2 TIMx_8(D)->CTLR2+0 S2 A32])) "../SRC/Peripheral/src/ch32v00x_tim.c":1651 -1
     (nil))
(insn 11 10 12 4 (set (reg:SI 72 [ _1 ])
        (zero_extend:SI (reg:HI 79))) "../SRC/Peripheral/src/ch32v00x_tim.c":1651 -1
     (nil))
(insn 12 11 13 4 (set (reg:SI 80)
        (ior:SI (reg:SI 72 [ _1 ])
            (const_int 128 [0x80]))) "../SRC/Peripheral/src/ch32v00x_tim.c":1651 -1
     (nil))
(insn 13 12 14 4 (set (reg:SI 73 [ _2 ])
        (zero_extend:SI (subreg:HI (reg:SI 80) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":1651 -1
     (nil))
(insn 14 13 15 4 (set (mem/v:HI (plus:SI (reg/v/f:SI 76 [ TIMx ])
                (const_int 4 [0x4])) [2 TIMx_8(D)->CTLR2+0 S2 A32])
        (subreg/s/v:HI (reg:SI 73 [ _2 ]) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":1651 -1
     (nil))
(jump_insn 15 14 16 4 (set (pc)
        (label_ref:SI 27)) 250 {jump}
     (nil)
 -> 27)
(barrier 16 15 17)
(code_label 17 16 18 5 117 (nil) [1 uses])
(note 18 17 20 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 20 18 21 5 (set (reg:HI 82)
        (mem/v:HI (plus:SI (reg/v/f:SI 76 [ TIMx ])
                (const_int 4 [0x4])) [2 TIMx_8(D)->CTLR2+0 S2 A32])) "../SRC/Peripheral/src/ch32v00x_tim.c":1655 -1
     (nil))
(insn 21 20 22 5 (set (reg:SI 74 [ _3 ])
        (zero_extend:SI (reg:HI 82))) "../SRC/Peripheral/src/ch32v00x_tim.c":1655 -1
     (nil))
(insn 22 21 23 5 (set (reg:SI 83)
        (and:SI (reg:SI 74 [ _3 ])
            (const_int -129 [0xffffffffffffff7f]))) "../SRC/Peripheral/src/ch32v00x_tim.c":1655 -1
     (nil))
(insn 23 22 24 5 (set (reg:SI 75 [ _4 ])
        (zero_extend:SI (subreg:HI (reg:SI 83) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":1655 -1
     (nil))
(insn 24 23 27 5 (set (mem/v:HI (plus:SI (reg/v/f:SI 76 [ TIMx ])
                (const_int 4 [0x4])) [2 TIMx_8(D)->CTLR2+0 S2 A32])
        (subreg/s/v:HI (reg:SI 75 [ _4 ]) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":1655 -1
     (nil))
(code_label 27 24 28 7 116 (nil) [1 uses])
(note 28 27 0 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

;; Function TIM_SelectOnePulseMode (TIM_SelectOnePulseMode, funcdef_no=83, decl_uid=3900, cgraph_uid=84, symbol_order=84)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v/f:SI 76 [ TIMx ])
        (reg:SI 10 a0 [ TIMx ])) "../SRC/Peripheral/src/ch32v00x_tim.c":1672 -1
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 77 [ TIM_OPMode ])
        (reg:SI 11 a1 [ TIM_OPMode ])) "../SRC/Peripheral/src/ch32v00x_tim.c":1672 -1
     (nil))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(insn 7 4 8 2 (set (reg:HI 78)
        (mem/v:HI (reg/v/f:SI 76 [ TIMx ]) [2 TIMx_6(D)->CTLR1+0 S2 A32])) "../SRC/Peripheral/src/ch32v00x_tim.c":1673 -1
     (nil))
(insn 8 7 9 2 (set (reg:SI 72 [ _1 ])
        (zero_extend:SI (reg:HI 78))) "../SRC/Peripheral/src/ch32v00x_tim.c":1673 -1
     (nil))
(insn 9 8 10 2 (set (reg:SI 79)
        (and:SI (reg:SI 72 [ _1 ])
            (const_int -9 [0xfffffffffffffff7]))) "../SRC/Peripheral/src/ch32v00x_tim.c":1673 -1
     (nil))
(insn 10 9 11 2 (set (reg:SI 73 [ _2 ])
        (zero_extend:SI (subreg:HI (reg:SI 79) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":1673 -1
     (nil))
(insn 11 10 12 2 (set (mem/v:HI (reg/v/f:SI 76 [ TIMx ]) [2 TIMx_6(D)->CTLR1+0 S2 A32])
        (subreg/s/v:HI (reg:SI 73 [ _2 ]) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":1673 -1
     (nil))
(insn 12 11 13 2 (set (reg:HI 80)
        (mem/v:HI (reg/v/f:SI 76 [ TIMx ]) [2 TIMx_6(D)->CTLR1+0 S2 A32])) "../SRC/Peripheral/src/ch32v00x_tim.c":1674 -1
     (nil))
(insn 13 12 14 2 (set (reg:SI 74 [ _3 ])
        (zero_extend:SI (reg:HI 80))) "../SRC/Peripheral/src/ch32v00x_tim.c":1674 -1
     (nil))
(insn 14 13 15 2 (set (reg:SI 81)
        (ior:SI (reg:SI 74 [ _3 ])
            (reg/v:SI 77 [ TIM_OPMode ]))) "../SRC/Peripheral/src/ch32v00x_tim.c":1674 -1
     (nil))
(insn 15 14 16 2 (set (reg:SI 75 [ _4 ])
        (zero_extend:SI (subreg:HI (reg:SI 81) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":1674 -1
     (nil))
(insn 16 15 0 2 (set (mem/v:HI (reg/v/f:SI 76 [ TIMx ]) [2 TIMx_6(D)->CTLR1+0 S2 A32])
        (subreg/s/v:HI (reg:SI 75 [ _4 ]) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":1674 -1
     (nil))

;; Function TIM_SelectOutputTrigger (TIM_SelectOutputTrigger, funcdef_no=84, decl_uid=3903, cgraph_uid=85, symbol_order=85)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v/f:SI 76 [ TIMx ])
        (reg:SI 10 a0 [ TIMx ])) "../SRC/Peripheral/src/ch32v00x_tim.c":1700 -1
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 77 [ TIM_TRGOSource ])
        (reg:SI 11 a1 [ TIM_TRGOSource ])) "../SRC/Peripheral/src/ch32v00x_tim.c":1700 -1
     (nil))
(note 4 3 8 2 NOTE_INSN_FUNCTION_BEG)
(insn 8 4 9 2 (set (reg:HI 79)
        (mem/v:HI (plus:SI (reg/v/f:SI 76 [ TIMx ])
                (const_int 4 [0x4])) [2 TIMx_6(D)->CTLR2+0 S2 A32])) "../SRC/Peripheral/src/ch32v00x_tim.c":1701 -1
     (nil))
(insn 9 8 10 2 (set (reg:SI 72 [ _1 ])
        (zero_extend:SI (reg:HI 79))) "../SRC/Peripheral/src/ch32v00x_tim.c":1701 -1
     (nil))
(insn 10 9 11 2 (set (reg:SI 80)
        (and:SI (reg:SI 72 [ _1 ])
            (const_int -113 [0xffffffffffffff8f]))) "../SRC/Peripheral/src/ch32v00x_tim.c":1701 -1
     (nil))
(insn 11 10 12 2 (set (reg:SI 73 [ _2 ])
        (zero_extend:SI (subreg:HI (reg:SI 80) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":1701 -1
     (nil))
(insn 12 11 14 2 (set (mem/v:HI (plus:SI (reg/v/f:SI 76 [ TIMx ])
                (const_int 4 [0x4])) [2 TIMx_6(D)->CTLR2+0 S2 A32])
        (subreg/s/v:HI (reg:SI 73 [ _2 ]) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":1701 -1
     (nil))
(insn 14 12 15 2 (set (reg:HI 82)
        (mem/v:HI (plus:SI (reg/v/f:SI 76 [ TIMx ])
                (const_int 4 [0x4])) [2 TIMx_6(D)->CTLR2+0 S2 A32])) "../SRC/Peripheral/src/ch32v00x_tim.c":1702 -1
     (nil))
(insn 15 14 16 2 (set (reg:SI 74 [ _3 ])
        (zero_extend:SI (reg:HI 82))) "../SRC/Peripheral/src/ch32v00x_tim.c":1702 -1
     (nil))
(insn 16 15 17 2 (set (reg:SI 83)
        (ior:SI (reg:SI 74 [ _3 ])
            (reg/v:SI 77 [ TIM_TRGOSource ]))) "../SRC/Peripheral/src/ch32v00x_tim.c":1702 -1
     (nil))
(insn 17 16 18 2 (set (reg:SI 75 [ _4 ])
        (zero_extend:SI (subreg:HI (reg:SI 83) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":1702 -1
     (nil))
(insn 18 17 0 2 (set (mem/v:HI (plus:SI (reg/v/f:SI 76 [ TIMx ])
                (const_int 4 [0x4])) [2 TIMx_6(D)->CTLR2+0 S2 A32])
        (subreg/s/v:HI (reg:SI 75 [ _4 ]) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":1702 -1
     (nil))

;; Function TIM_SelectSlaveMode (TIM_SelectSlaveMode, funcdef_no=85, decl_uid=3906, cgraph_uid=86, symbol_order=86)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v/f:SI 76 [ TIMx ])
        (reg:SI 10 a0 [ TIMx ])) "../SRC/Peripheral/src/ch32v00x_tim.c":1724 -1
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 77 [ TIM_SlaveMode ])
        (reg:SI 11 a1 [ TIM_SlaveMode ])) "../SRC/Peripheral/src/ch32v00x_tim.c":1724 -1
     (nil))
(note 4 3 8 2 NOTE_INSN_FUNCTION_BEG)
(insn 8 4 9 2 (set (reg:HI 79)
        (mem/v:HI (plus:SI (reg/v/f:SI 76 [ TIMx ])
                (const_int 8 [0x8])) [2 TIMx_6(D)->SMCFGR+0 S2 A32])) "../SRC/Peripheral/src/ch32v00x_tim.c":1725 -1
     (nil))
(insn 9 8 10 2 (set (reg:SI 72 [ _1 ])
        (zero_extend:SI (reg:HI 79))) "../SRC/Peripheral/src/ch32v00x_tim.c":1725 -1
     (nil))
(insn 10 9 11 2 (set (reg:SI 80)
        (and:SI (reg:SI 72 [ _1 ])
            (const_int -8 [0xfffffffffffffff8]))) "../SRC/Peripheral/src/ch32v00x_tim.c":1725 -1
     (nil))
(insn 11 10 12 2 (set (reg:SI 73 [ _2 ])
        (zero_extend:SI (subreg:HI (reg:SI 80) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":1725 -1
     (nil))
(insn 12 11 14 2 (set (mem/v:HI (plus:SI (reg/v/f:SI 76 [ TIMx ])
                (const_int 8 [0x8])) [2 TIMx_6(D)->SMCFGR+0 S2 A32])
        (subreg/s/v:HI (reg:SI 73 [ _2 ]) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":1725 -1
     (nil))
(insn 14 12 15 2 (set (reg:HI 82)
        (mem/v:HI (plus:SI (reg/v/f:SI 76 [ TIMx ])
                (const_int 8 [0x8])) [2 TIMx_6(D)->SMCFGR+0 S2 A32])) "../SRC/Peripheral/src/ch32v00x_tim.c":1726 -1
     (nil))
(insn 15 14 16 2 (set (reg:SI 74 [ _3 ])
        (zero_extend:SI (reg:HI 82))) "../SRC/Peripheral/src/ch32v00x_tim.c":1726 -1
     (nil))
(insn 16 15 17 2 (set (reg:SI 83)
        (ior:SI (reg:SI 74 [ _3 ])
            (reg/v:SI 77 [ TIM_SlaveMode ]))) "../SRC/Peripheral/src/ch32v00x_tim.c":1726 -1
     (nil))
(insn 17 16 18 2 (set (reg:SI 75 [ _4 ])
        (zero_extend:SI (subreg:HI (reg:SI 83) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":1726 -1
     (nil))
(insn 18 17 0 2 (set (mem/v:HI (plus:SI (reg/v/f:SI 76 [ TIMx ])
                (const_int 8 [0x8])) [2 TIMx_6(D)->SMCFGR+0 S2 A32])
        (subreg/s/v:HI (reg:SI 75 [ _4 ]) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":1726 -1
     (nil))

;; Function TIM_SelectMasterSlaveMode (TIM_SelectMasterSlaveMode, funcdef_no=86, decl_uid=3909, cgraph_uid=87, symbol_order=87)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v/f:SI 76 [ TIMx ])
        (reg:SI 10 a0 [ TIMx ])) "../SRC/Peripheral/src/ch32v00x_tim.c":1743 -1
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 77 [ TIM_MasterSlaveMode ])
        (reg:SI 11 a1 [ TIM_MasterSlaveMode ])) "../SRC/Peripheral/src/ch32v00x_tim.c":1743 -1
     (nil))
(note 4 3 8 2 NOTE_INSN_FUNCTION_BEG)
(insn 8 4 9 2 (set (reg:HI 79)
        (mem/v:HI (plus:SI (reg/v/f:SI 76 [ TIMx ])
                (const_int 8 [0x8])) [2 TIMx_6(D)->SMCFGR+0 S2 A32])) "../SRC/Peripheral/src/ch32v00x_tim.c":1744 -1
     (nil))
(insn 9 8 10 2 (set (reg:SI 72 [ _1 ])
        (zero_extend:SI (reg:HI 79))) "../SRC/Peripheral/src/ch32v00x_tim.c":1744 -1
     (nil))
(insn 10 9 11 2 (set (reg:SI 80)
        (and:SI (reg:SI 72 [ _1 ])
            (const_int -129 [0xffffffffffffff7f]))) "../SRC/Peripheral/src/ch32v00x_tim.c":1744 -1
     (nil))
(insn 11 10 12 2 (set (reg:SI 73 [ _2 ])
        (zero_extend:SI (subreg:HI (reg:SI 80) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":1744 -1
     (nil))
(insn 12 11 14 2 (set (mem/v:HI (plus:SI (reg/v/f:SI 76 [ TIMx ])
                (const_int 8 [0x8])) [2 TIMx_6(D)->SMCFGR+0 S2 A32])
        (subreg/s/v:HI (reg:SI 73 [ _2 ]) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":1744 -1
     (nil))
(insn 14 12 15 2 (set (reg:HI 82)
        (mem/v:HI (plus:SI (reg/v/f:SI 76 [ TIMx ])
                (const_int 8 [0x8])) [2 TIMx_6(D)->SMCFGR+0 S2 A32])) "../SRC/Peripheral/src/ch32v00x_tim.c":1745 -1
     (nil))
(insn 15 14 16 2 (set (reg:SI 74 [ _3 ])
        (zero_extend:SI (reg:HI 82))) "../SRC/Peripheral/src/ch32v00x_tim.c":1745 -1
     (nil))
(insn 16 15 17 2 (set (reg:SI 83)
        (ior:SI (reg:SI 74 [ _3 ])
            (reg/v:SI 77 [ TIM_MasterSlaveMode ]))) "../SRC/Peripheral/src/ch32v00x_tim.c":1745 -1
     (nil))
(insn 17 16 18 2 (set (reg:SI 75 [ _4 ])
        (zero_extend:SI (subreg:HI (reg:SI 83) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":1745 -1
     (nil))
(insn 18 17 0 2 (set (mem/v:HI (plus:SI (reg/v/f:SI 76 [ TIMx ])
                (const_int 8 [0x8])) [2 TIMx_6(D)->SMCFGR+0 S2 A32])
        (subreg/s/v:HI (reg:SI 75 [ _4 ]) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":1745 -1
     (nil))

;; Function TIM_SetCounter (TIM_SetCounter, funcdef_no=87, decl_uid=3912, cgraph_uid=88, symbol_order=88)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v/f:SI 72 [ TIMx ])
        (reg:SI 10 a0 [ TIMx ])) "../SRC/Peripheral/src/ch32v00x_tim.c":1759 -1
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 73 [ Counter ])
        (reg:SI 11 a1 [ Counter ])) "../SRC/Peripheral/src/ch32v00x_tim.c":1759 -1
     (nil))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(insn 7 4 0 2 (set (mem/v:HI (plus:SI (reg/v/f:SI 72 [ TIMx ])
                (const_int 36 [0x24])) [2 TIMx_2(D)->CNT+0 S2 A32])
        (subreg/s/v:HI (reg/v:SI 73 [ Counter ]) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":1760 -1
     (nil))

;; Function TIM_SetAutoreload (TIM_SetAutoreload, funcdef_no=88, decl_uid=3915, cgraph_uid=89, symbol_order=89)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v/f:SI 72 [ TIMx ])
        (reg:SI 10 a0 [ TIMx ])) "../SRC/Peripheral/src/ch32v00x_tim.c":1774 -1
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 73 [ Autoreload ])
        (reg:SI 11 a1 [ Autoreload ])) "../SRC/Peripheral/src/ch32v00x_tim.c":1774 -1
     (nil))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(insn 7 4 0 2 (set (mem/v:HI (plus:SI (reg/v/f:SI 72 [ TIMx ])
                (const_int 44 [0x2c])) [2 TIMx_2(D)->ATRLR+0 S2 A32])
        (subreg/s/v:HI (reg/v:SI 73 [ Autoreload ]) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":1775 -1
     (nil))

;; Function TIM_SetCompare1 (TIM_SetCompare1, funcdef_no=89, decl_uid=3918, cgraph_uid=90, symbol_order=90)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v/f:SI 73 [ TIMx ])
        (reg:SI 10 a0 [ TIMx ])) "../SRC/Peripheral/src/ch32v00x_tim.c":1789 -1
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 74 [ Compare1 ])
        (reg:SI 11 a1 [ Compare1 ])) "../SRC/Peripheral/src/ch32v00x_tim.c":1789 -1
     (nil))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(insn 7 4 8 2 (set (reg:SI 72 [ _1 ])
        (reg/v:SI 74 [ Compare1 ])) "../SRC/Peripheral/src/ch32v00x_tim.c":1790 -1
     (nil))
(insn 8 7 0 2 (set (mem/v:SI (plus:SI (reg/v/f:SI 73 [ TIMx ])
                (const_int 52 [0x34])) [3 TIMx_4(D)->CH1CVR+0 S4 A32])
        (reg:SI 72 [ _1 ])) "../SRC/Peripheral/src/ch32v00x_tim.c":1790 -1
     (nil))

;; Function TIM_SetCompare2 (TIM_SetCompare2, funcdef_no=90, decl_uid=3921, cgraph_uid=91, symbol_order=91)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v/f:SI 73 [ TIMx ])
        (reg:SI 10 a0 [ TIMx ])) "../SRC/Peripheral/src/ch32v00x_tim.c":1804 -1
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 74 [ Compare2 ])
        (reg:SI 11 a1 [ Compare2 ])) "../SRC/Peripheral/src/ch32v00x_tim.c":1804 -1
     (nil))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(insn 7 4 8 2 (set (reg:SI 72 [ _1 ])
        (reg/v:SI 74 [ Compare2 ])) "../SRC/Peripheral/src/ch32v00x_tim.c":1805 -1
     (nil))
(insn 8 7 0 2 (set (mem/v:SI (plus:SI (reg/v/f:SI 73 [ TIMx ])
                (const_int 56 [0x38])) [3 TIMx_4(D)->CH2CVR+0 S4 A32])
        (reg:SI 72 [ _1 ])) "../SRC/Peripheral/src/ch32v00x_tim.c":1805 -1
     (nil))

;; Function TIM_SetCompare3 (TIM_SetCompare3, funcdef_no=91, decl_uid=3924, cgraph_uid=92, symbol_order=92)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v/f:SI 73 [ TIMx ])
        (reg:SI 10 a0 [ TIMx ])) "../SRC/Peripheral/src/ch32v00x_tim.c":1819 -1
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 74 [ Compare3 ])
        (reg:SI 11 a1 [ Compare3 ])) "../SRC/Peripheral/src/ch32v00x_tim.c":1819 -1
     (nil))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(insn 7 4 8 2 (set (reg:SI 72 [ _1 ])
        (reg/v:SI 74 [ Compare3 ])) "../SRC/Peripheral/src/ch32v00x_tim.c":1820 -1
     (nil))
(insn 8 7 0 2 (set (mem/v:SI (plus:SI (reg/v/f:SI 73 [ TIMx ])
                (const_int 60 [0x3c])) [3 TIMx_4(D)->CH3CVR+0 S4 A32])
        (reg:SI 72 [ _1 ])) "../SRC/Peripheral/src/ch32v00x_tim.c":1820 -1
     (nil))

;; Function TIM_SetCompare4 (TIM_SetCompare4, funcdef_no=92, decl_uid=3927, cgraph_uid=93, symbol_order=93)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v/f:SI 73 [ TIMx ])
        (reg:SI 10 a0 [ TIMx ])) "../SRC/Peripheral/src/ch32v00x_tim.c":1834 -1
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 74 [ Compare4 ])
        (reg:SI 11 a1 [ Compare4 ])) "../SRC/Peripheral/src/ch32v00x_tim.c":1834 -1
     (nil))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(insn 7 4 8 2 (set (reg:SI 72 [ _1 ])
        (reg/v:SI 74 [ Compare4 ])) "../SRC/Peripheral/src/ch32v00x_tim.c":1835 -1
     (nil))
(insn 8 7 0 2 (set (mem/v:SI (plus:SI (reg/v/f:SI 73 [ TIMx ])
                (const_int 64 [0x40])) [3 TIMx_4(D)->CH4CVR+0 S4 A32])
        (reg:SI 72 [ _1 ])) "../SRC/Peripheral/src/ch32v00x_tim.c":1835 -1
     (nil))

;; Function TIM_SetIC1Prescaler (TIM_SetIC1Prescaler, funcdef_no=93, decl_uid=3930, cgraph_uid=94, symbol_order=94)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v/f:SI 76 [ TIMx ])
        (reg:SI 10 a0 [ TIMx ])) "../SRC/Peripheral/src/ch32v00x_tim.c":1853 -1
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 77 [ TIM_ICPSC ])
        (reg:SI 11 a1 [ TIM_ICPSC ])) "../SRC/Peripheral/src/ch32v00x_tim.c":1853 -1
     (nil))
(note 4 3 8 2 NOTE_INSN_FUNCTION_BEG)
(insn 8 4 9 2 (set (reg:HI 79)
        (mem/v:HI (plus:SI (reg/v/f:SI 76 [ TIMx ])
                (const_int 24 [0x18])) [2 TIMx_6(D)->CHCTLR1+0 S2 A32])) "../SRC/Peripheral/src/ch32v00x_tim.c":1854 -1
     (nil))
(insn 9 8 10 2 (set (reg:SI 72 [ _1 ])
        (zero_extend:SI (reg:HI 79))) "../SRC/Peripheral/src/ch32v00x_tim.c":1854 -1
     (nil))
(insn 10 9 11 2 (set (reg:SI 80)
        (and:SI (reg:SI 72 [ _1 ])
            (const_int -13 [0xfffffffffffffff3]))) "../SRC/Peripheral/src/ch32v00x_tim.c":1854 -1
     (nil))
(insn 11 10 12 2 (set (reg:SI 73 [ _2 ])
        (zero_extend:SI (subreg:HI (reg:SI 80) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":1854 -1
     (nil))
(insn 12 11 14 2 (set (mem/v:HI (plus:SI (reg/v/f:SI 76 [ TIMx ])
                (const_int 24 [0x18])) [2 TIMx_6(D)->CHCTLR1+0 S2 A32])
        (subreg/s/v:HI (reg:SI 73 [ _2 ]) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":1854 -1
     (nil))
(insn 14 12 15 2 (set (reg:HI 82)
        (mem/v:HI (plus:SI (reg/v/f:SI 76 [ TIMx ])
                (const_int 24 [0x18])) [2 TIMx_6(D)->CHCTLR1+0 S2 A32])) "../SRC/Peripheral/src/ch32v00x_tim.c":1855 -1
     (nil))
(insn 15 14 16 2 (set (reg:SI 74 [ _3 ])
        (zero_extend:SI (reg:HI 82))) "../SRC/Peripheral/src/ch32v00x_tim.c":1855 -1
     (nil))
(insn 16 15 17 2 (set (reg:SI 83)
        (ior:SI (reg:SI 74 [ _3 ])
            (reg/v:SI 77 [ TIM_ICPSC ]))) "../SRC/Peripheral/src/ch32v00x_tim.c":1855 -1
     (nil))
(insn 17 16 18 2 (set (reg:SI 75 [ _4 ])
        (zero_extend:SI (subreg:HI (reg:SI 83) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":1855 -1
     (nil))
(insn 18 17 0 2 (set (mem/v:HI (plus:SI (reg/v/f:SI 76 [ TIMx ])
                (const_int 24 [0x18])) [2 TIMx_6(D)->CHCTLR1+0 S2 A32])
        (subreg/s/v:HI (reg:SI 75 [ _4 ]) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":1855 -1
     (nil))

;; Function TIM_SetIC2Prescaler (TIM_SetIC2Prescaler, funcdef_no=94, decl_uid=3933, cgraph_uid=95, symbol_order=95)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v/f:SI 77 [ TIMx ])
        (reg:SI 10 a0 [ TIMx ])) "../SRC/Peripheral/src/ch32v00x_tim.c":1873 -1
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 78 [ TIM_ICPSC ])
        (reg:SI 11 a1 [ TIM_ICPSC ])) "../SRC/Peripheral/src/ch32v00x_tim.c":1873 -1
     (nil))
(note 4 3 8 2 NOTE_INSN_FUNCTION_BEG)
(insn 8 4 9 2 (set (reg:HI 80)
        (mem/v:HI (plus:SI (reg/v/f:SI 77 [ TIMx ])
                (const_int 24 [0x18])) [2 TIMx_7(D)->CHCTLR1+0 S2 A32])) "../SRC/Peripheral/src/ch32v00x_tim.c":1874 -1
     (nil))
(insn 9 8 10 2 (set (reg:SI 72 [ _1 ])
        (zero_extend:SI (reg:HI 80))) "../SRC/Peripheral/src/ch32v00x_tim.c":1874 -1
     (nil))
(insn 10 9 11 2 (set (reg:SI 83)
        (const_int -4096 [0xfffffffffffff000])) "../SRC/Peripheral/src/ch32v00x_tim.c":1874 -1
     (nil))
(insn 11 10 12 2 (set (reg:SI 82)
        (plus:SI (reg:SI 83)
            (const_int 1023 [0x3ff]))) "../SRC/Peripheral/src/ch32v00x_tim.c":1874 -1
     (expr_list:REG_EQUAL (const_int -3073 [0xfffffffffffff3ff])
        (nil)))
(insn 12 11 13 2 (set (reg:SI 81)
        (and:SI (reg:SI 72 [ _1 ])
            (reg:SI 82))) "../SRC/Peripheral/src/ch32v00x_tim.c":1874 -1
     (nil))
(insn 13 12 14 2 (set (reg:SI 73 [ _2 ])
        (zero_extend:SI (subreg:HI (reg:SI 81) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":1874 -1
     (nil))
(insn 14 13 16 2 (set (mem/v:HI (plus:SI (reg/v/f:SI 77 [ TIMx ])
                (const_int 24 [0x18])) [2 TIMx_7(D)->CHCTLR1+0 S2 A32])
        (subreg/s/v:HI (reg:SI 73 [ _2 ]) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":1874 -1
     (nil))
(insn 16 14 17 2 (set (reg:HI 85)
        (mem/v:HI (plus:SI (reg/v/f:SI 77 [ TIMx ])
                (const_int 24 [0x18])) [2 TIMx_7(D)->CHCTLR1+0 S2 A32])) "../SRC/Peripheral/src/ch32v00x_tim.c":1875 -1
     (nil))
(insn 17 16 18 2 (set (reg:SI 74 [ _3 ])
        (zero_extend:SI (reg:HI 85))) "../SRC/Peripheral/src/ch32v00x_tim.c":1875 -1
     (nil))
(insn 18 17 19 2 (set (reg:SI 86)
        (ashift:SI (reg/v:SI 78 [ TIM_ICPSC ])
            (const_int 8 [0x8]))) "../SRC/Peripheral/src/ch32v00x_tim.c":1875 -1
     (nil))
(insn 19 18 20 2 (set (reg:HI 87)
        (subreg:HI (reg:SI 86) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":1875 -1
     (nil))
(insn 20 19 21 2 (set (reg:SI 88)
        (ior:SI (reg:SI 74 [ _3 ])
            (subreg:SI (reg:HI 87) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":1875 -1
     (nil))
(insn 21 20 22 2 (set (reg:SI 76 [ _5 ])
        (zero_extend:SI (subreg:HI (reg:SI 88) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":1875 -1
     (nil))
(insn 22 21 0 2 (set (mem/v:HI (plus:SI (reg/v/f:SI 77 [ TIMx ])
                (const_int 24 [0x18])) [2 TIMx_7(D)->CHCTLR1+0 S2 A32])
        (subreg/s/v:HI (reg:SI 76 [ _5 ]) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":1875 -1
     (nil))

;; Function TIM_PWMIConfig (TIM_PWMIConfig, funcdef_no=28, decl_uid=3723, cgraph_uid=29, symbol_order=29)


;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8

;; Generating RTL for gimple basic block 9
Edge 2->4 redirected to 12
Edge 4->6 redirected to 13


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Redirecting jump 45 from 12 to 13.
Merging block 12 into block 11...
Merged blocks 11 and 12.
Merged 11 and 12 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 9 NOTE_INSN_DELETED)
(note 9 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 9 3 2 (set (reg/v/f:SI 84 [ TIMx ])
        (reg:SI 10 a0 [ TIMx ])) "../SRC/Peripheral/src/ch32v00x_tim.c":322 -1
     (nil))
(insn 3 2 4 2 (set (reg/v/f:SI 85 [ TIM_ICInitStruct ])
        (reg:SI 11 a1 [ TIM_ICInitStruct ])) "../SRC/Peripheral/src/ch32v00x_tim.c":322 -1
     (nil))
(note 4 3 11 2 NOTE_INSN_FUNCTION_BEG)
(insn 11 4 12 2 (set (reg:SI 72 [ _1 ])
        (zero_extend:SI (mem:HI (plus:SI (reg/v/f:SI 85 [ TIM_ICInitStruct ])
                    (const_int 2 [0x2])) [2 TIM_ICInitStruct_16(D)->TIM_ICPolarity+0 S2 A16]))) "../SRC/Peripheral/src/ch32v00x_tim.c":326 -1
     (nil))
(jump_insn 12 11 13 2 (set (pc)
        (if_then_else (eq (reg:SI 72 [ _1 ])
                (const_int 0 [0]))
            (label_ref:SI 75)
            (pc))) "../SRC/Peripheral/src/ch32v00x_tim.c":326 180 {*branchsi}
     (int_list:REG_BR_PROB 536870916 (nil))
 -> 75)
(note 13 12 6 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 6 13 72 4 (set (reg/v:SI 81 [ icoppositepolarity ])
        (const_int 0 [0])) "../SRC/Peripheral/src/ch32v00x_tim.c":332 -1
     (nil))
(jump_insn 72 6 73 4 (set (pc)
        (label_ref 14)) -1
     (nil)
 -> 14)
(barrier 73 72 75)
(code_label 75 73 74 5 137 (nil) [1 uses])
(note 74 75 5 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 5 74 14 5 (set (reg/v:SI 81 [ icoppositepolarity ])
        (const_int 2 [0x2])) "../SRC/Peripheral/src/ch32v00x_tim.c":328 -1
     (nil))
(code_label 14 5 15 6 133 (nil) [1 uses])
(note 15 14 16 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 16 15 17 6 (set (reg:SI 73 [ _2 ])
        (zero_extend:SI (mem:HI (plus:SI (reg/v/f:SI 85 [ TIM_ICInitStruct ])
                    (const_int 4 [0x4])) [2 TIM_ICInitStruct_16(D)->TIM_ICSelection+0 S2 A16]))) "../SRC/Peripheral/src/ch32v00x_tim.c":335 -1
     (nil))
(insn 17 16 18 6 (set (reg:SI 86)
        (const_int 1 [0x1])) "../SRC/Peripheral/src/ch32v00x_tim.c":335 -1
     (nil))
(jump_insn 18 17 19 6 (set (pc)
        (if_then_else (eq (reg:SI 73 [ _2 ])
                (reg:SI 86))
            (label_ref:SI 79)
            (pc))) "../SRC/Peripheral/src/ch32v00x_tim.c":335 180 {*branchsi}
     (int_list:REG_BR_PROB 365072228 (nil))
 -> 79)
(note 19 18 8 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 8 19 76 7 (set (reg/v:SI 82 [ icoppositeselection ])
        (const_int 1 [0x1])) "../SRC/Peripheral/src/ch32v00x_tim.c":341 -1
     (nil))
(jump_insn 76 8 77 7 (set (pc)
        (label_ref 20)) -1
     (nil)
 -> 20)
(barrier 77 76 79)
(code_label 79 77 78 8 138 (nil) [1 uses])
(note 78 79 7 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 7 78 20 8 (set (reg/v:SI 82 [ icoppositeselection ])
        (const_int 2 [0x2])) "../SRC/Peripheral/src/ch32v00x_tim.c":337 -1
     (nil))
(code_label 20 7 21 9 134 (nil) [1 uses])
(note 21 20 22 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 22 21 23 9 (set (reg:SI 83 [ pretmp_31 ])
        (zero_extend:SI (mem:HI (plus:SI (reg/v/f:SI 85 [ TIM_ICInitStruct ])
                    (const_int 8 [0x8])) [2 TIM_ICInitStruct_16(D)->TIM_ICFilter+0 S2 A16]))) -1
     (nil))
(insn 23 22 24 9 (set (reg:SI 87)
        (zero_extend:SI (mem:HI (reg/v/f:SI 85 [ TIM_ICInitStruct ]) [2 TIM_ICInitStruct_16(D)->TIM_Channel+0 S2 A16]))) "../SRC/Peripheral/src/ch32v00x_tim.c":344 -1
     (nil))
(jump_insn 24 23 25 9 (set (pc)
        (if_then_else (ne (reg:SI 87)
                (const_int 0 [0]))
            (label_ref 47)
            (pc))) "../SRC/Peripheral/src/ch32v00x_tim.c":344 -1
     (int_list:REG_BR_PROB 536870916 (nil))
 -> 47)
(note 25 24 26 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 27 10 (set (reg:SI 13 a3)
        (reg:SI 83 [ pretmp_31 ])) "../SRC/Peripheral/src/ch32v00x_tim.c":346 -1
     (nil))
(insn 27 26 28 10 (set (reg:SI 12 a2)
        (reg:SI 73 [ _2 ])) "../SRC/Peripheral/src/ch32v00x_tim.c":346 -1
     (nil))
(insn 28 27 29 10 (set (reg:SI 11 a1)
        (reg:SI 72 [ _1 ])) "../SRC/Peripheral/src/ch32v00x_tim.c":346 -1
     (nil))
(insn 29 28 30 10 (set (reg:SI 10 a0)
        (reg/v/f:SI 84 [ TIMx ])) "../SRC/Peripheral/src/ch32v00x_tim.c":346 -1
     (nil))
(call_insn 30 29 31 10 (parallel [
            (call (mem:SI (symbol_ref:SI ("TI1_Config") [flags 0x3] <function_decl 066628e8 TI1_Config>) [0 TI1_Config S4 A8])
                (const_int 0 [0]))
            (clobber (reg:SI 1 ra))
        ]) "../SRC/Peripheral/src/ch32v00x_tim.c":346 -1
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("TI1_Config") [flags 0x3] <function_decl 066628e8 TI1_Config>)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:SI (use (reg:SI 10 a0))
        (expr_list:HI (use (reg:SI 11 a1))
            (expr_list:HI (use (reg:SI 12 a2))
                (expr_list:HI (use (reg:SI 13 a3))
                    (nil))))))
(insn 31 30 32 10 (set (reg:SI 88)
        (zero_extend:SI (mem:HI (plus:SI (reg/v/f:SI 85 [ TIM_ICInitStruct ])
                    (const_int 6 [0x6])) [2 TIM_ICInitStruct_16(D)->TIM_ICPrescaler+0 S2 A16]))) "../SRC/Peripheral/src/ch32v00x_tim.c":348 -1
     (nil))
(insn 32 31 33 10 (set (reg:SI 11 a1)
        (reg:SI 88)) "../SRC/Peripheral/src/ch32v00x_tim.c":348 -1
     (nil))
(insn 33 32 34 10 (set (reg:SI 10 a0)
        (reg/v/f:SI 84 [ TIMx ])) "../SRC/Peripheral/src/ch32v00x_tim.c":348 -1
     (nil))
(call_insn 34 33 35 10 (parallel [
            (call (mem:SI (symbol_ref:SI ("TIM_SetIC1Prescaler") [flags 0x3] <function_decl 06651258 TIM_SetIC1Prescaler>) [0 TIM_SetIC1Prescaler S4 A8])
                (const_int 0 [0]))
            (clobber (reg:SI 1 ra))
        ]) "../SRC/Peripheral/src/ch32v00x_tim.c":348 -1
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("TIM_SetIC1Prescaler") [flags 0x3] <function_decl 06651258 TIM_SetIC1Prescaler>)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:SI (use (reg:SI 10 a0))
        (expr_list:HI (use (reg:SI 11 a1))
            (nil))))
(insn 35 34 36 10 (set (reg:SI 89)
        (zero_extend:SI (mem:HI (plus:SI (reg/v/f:SI 85 [ TIM_ICInitStruct ])
                    (const_int 8 [0x8])) [2 TIM_ICInitStruct_16(D)->TIM_ICFilter+0 S2 A16]))) "../SRC/Peripheral/src/ch32v00x_tim.c":349 -1
     (nil))
(insn 36 35 37 10 (set (reg:SI 13 a3)
        (reg:SI 89)) "../SRC/Peripheral/src/ch32v00x_tim.c":349 -1
     (nil))
(insn 37 36 38 10 (set (reg:SI 12 a2)
        (reg/v:SI 82 [ icoppositeselection ])) "../SRC/Peripheral/src/ch32v00x_tim.c":349 -1
     (nil))
(insn 38 37 39 10 (set (reg:SI 11 a1)
        (reg/v:SI 81 [ icoppositepolarity ])) "../SRC/Peripheral/src/ch32v00x_tim.c":349 -1
     (nil))
(insn 39 38 40 10 (set (reg:SI 10 a0)
        (reg/v/f:SI 84 [ TIMx ])) "../SRC/Peripheral/src/ch32v00x_tim.c":349 -1
     (nil))
(call_insn 40 39 41 10 (parallel [
            (call (mem:SI (symbol_ref:SI ("TI2_Config") [flags 0x3] <function_decl 06662960 TI2_Config>) [0 TI2_Config S4 A8])
                (const_int 0 [0]))
            (clobber (reg:SI 1 ra))
        ]) "../SRC/Peripheral/src/ch32v00x_tim.c":349 -1
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("TI2_Config") [flags 0x3] <function_decl 06662960 TI2_Config>)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:SI (use (reg:SI 10 a0))
        (expr_list:HI (use (reg:SI 11 a1))
            (expr_list:HI (use (reg:SI 12 a2))
                (expr_list:HI (use (reg:SI 13 a3))
                    (nil))))))
(insn 41 40 42 10 (set (reg:SI 90)
        (zero_extend:SI (mem:HI (plus:SI (reg/v/f:SI 85 [ TIM_ICInitStruct ])
                    (const_int 6 [0x6])) [2 TIM_ICInitStruct_16(D)->TIM_ICPrescaler+0 S2 A16]))) "../SRC/Peripheral/src/ch32v00x_tim.c":350 -1
     (nil))
(insn 42 41 43 10 (set (reg:SI 11 a1)
        (reg:SI 90)) "../SRC/Peripheral/src/ch32v00x_tim.c":350 -1
     (nil))
(insn 43 42 44 10 (set (reg:SI 10 a0)
        (reg/v/f:SI 84 [ TIMx ])) "../SRC/Peripheral/src/ch32v00x_tim.c":350 -1
     (nil))
(call_insn 44 43 45 10 (parallel [
            (call (mem:SI (symbol_ref:SI ("TIM_SetIC2Prescaler") [flags 0x3] <function_decl 066512d0 TIM_SetIC2Prescaler>) [0 TIM_SetIC2Prescaler S4 A8])
                (const_int 0 [0]))
            (clobber (reg:SI 1 ra))
        ]) "../SRC/Peripheral/src/ch32v00x_tim.c":350 -1
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("TIM_SetIC2Prescaler") [flags 0x3] <function_decl 066512d0 TIM_SetIC2Prescaler>)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:SI (use (reg:SI 10 a0))
        (expr_list:HI (use (reg:SI 11 a1))
            (nil))))
(jump_insn 45 44 46 10 (set (pc)
        (label_ref:SI 70)) 250 {jump}
     (nil)
 -> 70)
(barrier 46 45 47)
(code_label 47 46 48 11 135 (nil) [1 uses])
(note 48 47 49 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 49 48 50 11 (set (reg:SI 13 a3)
        (reg:SI 83 [ pretmp_31 ])) "../SRC/Peripheral/src/ch32v00x_tim.c":354 -1
     (nil))
(insn 50 49 51 11 (set (reg:SI 12 a2)
        (reg:SI 73 [ _2 ])) "../SRC/Peripheral/src/ch32v00x_tim.c":354 -1
     (nil))
(insn 51 50 52 11 (set (reg:SI 11 a1)
        (reg:SI 72 [ _1 ])) "../SRC/Peripheral/src/ch32v00x_tim.c":354 -1
     (nil))
(insn 52 51 53 11 (set (reg:SI 10 a0)
        (reg/v/f:SI 84 [ TIMx ])) "../SRC/Peripheral/src/ch32v00x_tim.c":354 -1
     (nil))
(call_insn 53 52 54 11 (parallel [
            (call (mem:SI (symbol_ref:SI ("TI2_Config") [flags 0x3] <function_decl 06662960 TI2_Config>) [0 TI2_Config S4 A8])
                (const_int 0 [0]))
            (clobber (reg:SI 1 ra))
        ]) "../SRC/Peripheral/src/ch32v00x_tim.c":354 -1
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("TI2_Config") [flags 0x3] <function_decl 06662960 TI2_Config>)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:SI (use (reg:SI 10 a0))
        (expr_list:HI (use (reg:SI 11 a1))
            (expr_list:HI (use (reg:SI 12 a2))
                (expr_list:HI (use (reg:SI 13 a3))
                    (nil))))))
(insn 54 53 55 11 (set (reg:SI 91)
        (zero_extend:SI (mem:HI (plus:SI (reg/v/f:SI 85 [ TIM_ICInitStruct ])
                    (const_int 6 [0x6])) [2 TIM_ICInitStruct_16(D)->TIM_ICPrescaler+0 S2 A16]))) "../SRC/Peripheral/src/ch32v00x_tim.c":356 -1
     (nil))
(insn 55 54 56 11 (set (reg:SI 11 a1)
        (reg:SI 91)) "../SRC/Peripheral/src/ch32v00x_tim.c":356 -1
     (nil))
(insn 56 55 57 11 (set (reg:SI 10 a0)
        (reg/v/f:SI 84 [ TIMx ])) "../SRC/Peripheral/src/ch32v00x_tim.c":356 -1
     (nil))
(call_insn 57 56 58 11 (parallel [
            (call (mem:SI (symbol_ref:SI ("TIM_SetIC2Prescaler") [flags 0x3] <function_decl 066512d0 TIM_SetIC2Prescaler>) [0 TIM_SetIC2Prescaler S4 A8])
                (const_int 0 [0]))
            (clobber (reg:SI 1 ra))
        ]) "../SRC/Peripheral/src/ch32v00x_tim.c":356 -1
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("TIM_SetIC2Prescaler") [flags 0x3] <function_decl 066512d0 TIM_SetIC2Prescaler>)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:SI (use (reg:SI 10 a0))
        (expr_list:HI (use (reg:SI 11 a1))
            (nil))))
(insn 58 57 59 11 (set (reg:SI 92)
        (zero_extend:SI (mem:HI (plus:SI (reg/v/f:SI 85 [ TIM_ICInitStruct ])
                    (const_int 8 [0x8])) [2 TIM_ICInitStruct_16(D)->TIM_ICFilter+0 S2 A16]))) "../SRC/Peripheral/src/ch32v00x_tim.c":357 -1
     (nil))
(insn 59 58 60 11 (set (reg:SI 13 a3)
        (reg:SI 92)) "../SRC/Peripheral/src/ch32v00x_tim.c":357 -1
     (nil))
(insn 60 59 61 11 (set (reg:SI 12 a2)
        (reg/v:SI 82 [ icoppositeselection ])) "../SRC/Peripheral/src/ch32v00x_tim.c":357 -1
     (nil))
(insn 61 60 62 11 (set (reg:SI 11 a1)
        (reg/v:SI 81 [ icoppositepolarity ])) "../SRC/Peripheral/src/ch32v00x_tim.c":357 -1
     (nil))
(insn 62 61 63 11 (set (reg:SI 10 a0)
        (reg/v/f:SI 84 [ TIMx ])) "../SRC/Peripheral/src/ch32v00x_tim.c":357 -1
     (nil))
(call_insn 63 62 64 11 (parallel [
            (call (mem:SI (symbol_ref:SI ("TI1_Config") [flags 0x3] <function_decl 066628e8 TI1_Config>) [0 TI1_Config S4 A8])
                (const_int 0 [0]))
            (clobber (reg:SI 1 ra))
        ]) "../SRC/Peripheral/src/ch32v00x_tim.c":357 -1
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("TI1_Config") [flags 0x3] <function_decl 066628e8 TI1_Config>)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:SI (use (reg:SI 10 a0))
        (expr_list:HI (use (reg:SI 11 a1))
            (expr_list:HI (use (reg:SI 12 a2))
                (expr_list:HI (use (reg:SI 13 a3))
                    (nil))))))
(insn 64 63 65 11 (set (reg:SI 93)
        (zero_extend:SI (mem:HI (plus:SI (reg/v/f:SI 85 [ TIM_ICInitStruct ])
                    (const_int 6 [0x6])) [2 TIM_ICInitStruct_16(D)->TIM_ICPrescaler+0 S2 A16]))) "../SRC/Peripheral/src/ch32v00x_tim.c":358 -1
     (nil))
(insn 65 64 66 11 (set (reg:SI 11 a1)
        (reg:SI 93)) "../SRC/Peripheral/src/ch32v00x_tim.c":358 -1
     (nil))
(insn 66 65 67 11 (set (reg:SI 10 a0)
        (reg/v/f:SI 84 [ TIMx ])) "../SRC/Peripheral/src/ch32v00x_tim.c":358 -1
     (nil))
(call_insn 67 66 70 11 (parallel [
            (call (mem:SI (symbol_ref:SI ("TIM_SetIC1Prescaler") [flags 0x3] <function_decl 06651258 TIM_SetIC1Prescaler>) [0 TIM_SetIC1Prescaler S4 A8])
                (const_int 0 [0]))
            (clobber (reg:SI 1 ra))
        ]) "../SRC/Peripheral/src/ch32v00x_tim.c":358 -1
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("TIM_SetIC1Prescaler") [flags 0x3] <function_decl 06651258 TIM_SetIC1Prescaler>)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:SI (use (reg:SI 10 a0))
        (expr_list:HI (use (reg:SI 11 a1))
            (nil))))
(code_label 70 67 71 13 132 (nil) [1 uses])
(note 71 70 0 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

;; Function TIM_SetIC3Prescaler (TIM_SetIC3Prescaler, funcdef_no=95, decl_uid=3936, cgraph_uid=96, symbol_order=96)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v/f:SI 76 [ TIMx ])
        (reg:SI 10 a0 [ TIMx ])) "../SRC/Peripheral/src/ch32v00x_tim.c":1893 -1
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 77 [ TIM_ICPSC ])
        (reg:SI 11 a1 [ TIM_ICPSC ])) "../SRC/Peripheral/src/ch32v00x_tim.c":1893 -1
     (nil))
(note 4 3 8 2 NOTE_INSN_FUNCTION_BEG)
(insn 8 4 9 2 (set (reg:HI 79)
        (mem/v:HI (plus:SI (reg/v/f:SI 76 [ TIMx ])
                (const_int 28 [0x1c])) [2 TIMx_6(D)->CHCTLR2+0 S2 A32])) "../SRC/Peripheral/src/ch32v00x_tim.c":1894 -1
     (nil))
(insn 9 8 10 2 (set (reg:SI 72 [ _1 ])
        (zero_extend:SI (reg:HI 79))) "../SRC/Peripheral/src/ch32v00x_tim.c":1894 -1
     (nil))
(insn 10 9 11 2 (set (reg:SI 80)
        (and:SI (reg:SI 72 [ _1 ])
            (const_int -13 [0xfffffffffffffff3]))) "../SRC/Peripheral/src/ch32v00x_tim.c":1894 -1
     (nil))
(insn 11 10 12 2 (set (reg:SI 73 [ _2 ])
        (zero_extend:SI (subreg:HI (reg:SI 80) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":1894 -1
     (nil))
(insn 12 11 14 2 (set (mem/v:HI (plus:SI (reg/v/f:SI 76 [ TIMx ])
                (const_int 28 [0x1c])) [2 TIMx_6(D)->CHCTLR2+0 S2 A32])
        (subreg/s/v:HI (reg:SI 73 [ _2 ]) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":1894 -1
     (nil))
(insn 14 12 15 2 (set (reg:HI 82)
        (mem/v:HI (plus:SI (reg/v/f:SI 76 [ TIMx ])
                (const_int 28 [0x1c])) [2 TIMx_6(D)->CHCTLR2+0 S2 A32])) "../SRC/Peripheral/src/ch32v00x_tim.c":1895 -1
     (nil))
(insn 15 14 16 2 (set (reg:SI 74 [ _3 ])
        (zero_extend:SI (reg:HI 82))) "../SRC/Peripheral/src/ch32v00x_tim.c":1895 -1
     (nil))
(insn 16 15 17 2 (set (reg:SI 83)
        (ior:SI (reg:SI 74 [ _3 ])
            (reg/v:SI 77 [ TIM_ICPSC ]))) "../SRC/Peripheral/src/ch32v00x_tim.c":1895 -1
     (nil))
(insn 17 16 18 2 (set (reg:SI 75 [ _4 ])
        (zero_extend:SI (subreg:HI (reg:SI 83) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":1895 -1
     (nil))
(insn 18 17 0 2 (set (mem/v:HI (plus:SI (reg/v/f:SI 76 [ TIMx ])
                (const_int 28 [0x1c])) [2 TIMx_6(D)->CHCTLR2+0 S2 A32])
        (subreg/s/v:HI (reg:SI 75 [ _4 ]) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":1895 -1
     (nil))

;; Function TIM_SetIC4Prescaler (TIM_SetIC4Prescaler, funcdef_no=96, decl_uid=3939, cgraph_uid=97, symbol_order=97)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v/f:SI 77 [ TIMx ])
        (reg:SI 10 a0 [ TIMx ])) "../SRC/Peripheral/src/ch32v00x_tim.c":1913 -1
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 78 [ TIM_ICPSC ])
        (reg:SI 11 a1 [ TIM_ICPSC ])) "../SRC/Peripheral/src/ch32v00x_tim.c":1913 -1
     (nil))
(note 4 3 8 2 NOTE_INSN_FUNCTION_BEG)
(insn 8 4 9 2 (set (reg:HI 80)
        (mem/v:HI (plus:SI (reg/v/f:SI 77 [ TIMx ])
                (const_int 28 [0x1c])) [2 TIMx_7(D)->CHCTLR2+0 S2 A32])) "../SRC/Peripheral/src/ch32v00x_tim.c":1914 -1
     (nil))
(insn 9 8 10 2 (set (reg:SI 72 [ _1 ])
        (zero_extend:SI (reg:HI 80))) "../SRC/Peripheral/src/ch32v00x_tim.c":1914 -1
     (nil))
(insn 10 9 11 2 (set (reg:SI 83)
        (const_int -4096 [0xfffffffffffff000])) "../SRC/Peripheral/src/ch32v00x_tim.c":1914 -1
     (nil))
(insn 11 10 12 2 (set (reg:SI 82)
        (plus:SI (reg:SI 83)
            (const_int 1023 [0x3ff]))) "../SRC/Peripheral/src/ch32v00x_tim.c":1914 -1
     (expr_list:REG_EQUAL (const_int -3073 [0xfffffffffffff3ff])
        (nil)))
(insn 12 11 13 2 (set (reg:SI 81)
        (and:SI (reg:SI 72 [ _1 ])
            (reg:SI 82))) "../SRC/Peripheral/src/ch32v00x_tim.c":1914 -1
     (nil))
(insn 13 12 14 2 (set (reg:SI 73 [ _2 ])
        (zero_extend:SI (subreg:HI (reg:SI 81) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":1914 -1
     (nil))
(insn 14 13 16 2 (set (mem/v:HI (plus:SI (reg/v/f:SI 77 [ TIMx ])
                (const_int 28 [0x1c])) [2 TIMx_7(D)->CHCTLR2+0 S2 A32])
        (subreg/s/v:HI (reg:SI 73 [ _2 ]) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":1914 -1
     (nil))
(insn 16 14 17 2 (set (reg:HI 85)
        (mem/v:HI (plus:SI (reg/v/f:SI 77 [ TIMx ])
                (const_int 28 [0x1c])) [2 TIMx_7(D)->CHCTLR2+0 S2 A32])) "../SRC/Peripheral/src/ch32v00x_tim.c":1915 -1
     (nil))
(insn 17 16 18 2 (set (reg:SI 74 [ _3 ])
        (zero_extend:SI (reg:HI 85))) "../SRC/Peripheral/src/ch32v00x_tim.c":1915 -1
     (nil))
(insn 18 17 19 2 (set (reg:SI 86)
        (ashift:SI (reg/v:SI 78 [ TIM_ICPSC ])
            (const_int 8 [0x8]))) "../SRC/Peripheral/src/ch32v00x_tim.c":1915 -1
     (nil))
(insn 19 18 20 2 (set (reg:HI 87)
        (subreg:HI (reg:SI 86) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":1915 -1
     (nil))
(insn 20 19 21 2 (set (reg:SI 88)
        (ior:SI (reg:SI 74 [ _3 ])
            (subreg:SI (reg:HI 87) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":1915 -1
     (nil))
(insn 21 20 22 2 (set (reg:SI 76 [ _5 ])
        (zero_extend:SI (subreg:HI (reg:SI 88) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":1915 -1
     (nil))
(insn 22 21 0 2 (set (mem/v:HI (plus:SI (reg/v/f:SI 77 [ TIMx ])
                (const_int 28 [0x1c])) [2 TIMx_7(D)->CHCTLR2+0 S2 A32])
        (subreg/s/v:HI (reg:SI 76 [ _5 ]) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":1915 -1
     (nil))

;; Function TIM_ICInit (TIM_ICInit, funcdef_no=27, decl_uid=3720, cgraph_uid=28, symbol_order=28)


;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8

;; Generating RTL for gimple basic block 9

;; Generating RTL for gimple basic block 10

;; Generating RTL for gimple basic block 11

;; Generating RTL for gimple basic block 12

;; Generating RTL for gimple basic block 13

;; Generating RTL for gimple basic block 14

;; Generating RTL for gimple basic block 15

;; Generating RTL for gimple basic block 16

;; Generating RTL for gimple basic block 17


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Redirecting jump 22 from 18 to 19.
Redirecting jump 38 from 18 to 19.
Redirecting jump 107 from 18 to 19.
Merging block 18 into block 17...
Merged blocks 17 and 18.
Merged 17 and 18 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v/f:SI 113 [ TIMx ])
        (reg:SI 10 a0 [ TIMx ])) "../SRC/Peripheral/src/ch32v00x_tim.c":278 -1
     (nil))
(insn 3 2 4 2 (set (reg/v/f:SI 114 [ TIM_ICInitStruct ])
        (reg:SI 11 a1 [ TIM_ICInitStruct ])) "../SRC/Peripheral/src/ch32v00x_tim.c":278 -1
     (nil))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(insn 7 4 8 2 (set (reg:SI 72 [ _1 ])
        (zero_extend:SI (mem:HI (reg/v/f:SI 114 [ TIM_ICInitStruct ]) [2 TIM_ICInitStruct_20(D)->TIM_Channel+0 S2 A16]))) "../SRC/Peripheral/src/ch32v00x_tim.c":279 -1
     (nil))
(insn 8 7 9 2 (set (reg:SI 86 [ pretmp_39 ])
        (zero_extend:SI (mem:HI (plus:SI (reg/v/f:SI 114 [ TIM_ICInitStruct ])
                    (const_int 2 [0x2])) [2 TIM_ICInitStruct_20(D)->TIM_ICPolarity+0 S2 A16]))) -1
     (nil))
(insn 9 8 10 2 (set (reg:SI 111 [ pretmp_85 ])
        (zero_extend:SI (mem:HI (plus:SI (reg/v/f:SI 114 [ TIM_ICInitStruct ])
                    (const_int 4 [0x4])) [2 TIM_ICInitStruct_20(D)->TIM_ICSelection+0 S2 A16]))) -1
     (nil))
(insn 10 9 11 2 (set (reg:SI 110 [ pretmp_83 ])
        (zero_extend:SI (mem:HI (plus:SI (reg/v/f:SI 114 [ TIM_ICInitStruct ])
                    (const_int 8 [0x8])) [2 TIM_ICInitStruct_20(D)->TIM_ICFilter+0 S2 A16]))) -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:SI 72 [ _1 ])
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) "../SRC/Peripheral/src/ch32v00x_tim.c":279 -1
     (int_list:REG_BR_PROB 719407028 (nil))
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg:SI 13 a3)
        (reg:SI 110 [ pretmp_83 ])) "../SRC/Peripheral/src/ch32v00x_tim.c":281 -1
     (nil))
(insn 14 13 15 4 (set (reg:SI 12 a2)
        (reg:SI 111 [ pretmp_85 ])) "../SRC/Peripheral/src/ch32v00x_tim.c":281 -1
     (nil))
(insn 15 14 16 4 (set (reg:SI 11 a1)
        (reg:SI 86 [ pretmp_39 ])) "../SRC/Peripheral/src/ch32v00x_tim.c":281 -1
     (nil))
(insn 16 15 17 4 (set (reg:SI 10 a0)
        (reg/v/f:SI 113 [ TIMx ])) "../SRC/Peripheral/src/ch32v00x_tim.c":281 -1
     (nil))
(call_insn 17 16 18 4 (parallel [
            (call (mem:SI (symbol_ref:SI ("TI1_Config") [flags 0x3] <function_decl 066628e8 TI1_Config>) [0 TI1_Config S4 A8])
                (const_int 0 [0]))
            (clobber (reg:SI 1 ra))
        ]) "../SRC/Peripheral/src/ch32v00x_tim.c":281 -1
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("TI1_Config") [flags 0x3] <function_decl 066628e8 TI1_Config>)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:SI (use (reg:SI 10 a0))
        (expr_list:HI (use (reg:SI 11 a1))
            (expr_list:HI (use (reg:SI 12 a2))
                (expr_list:HI (use (reg:SI 13 a3))
                    (nil))))))
(insn 18 17 19 4 (set (reg:SI 115)
        (zero_extend:SI (mem:HI (plus:SI (reg/v/f:SI 114 [ TIM_ICInitStruct ])
                    (const_int 6 [0x6])) [2 TIM_ICInitStruct_20(D)->TIM_ICPrescaler+0 S2 A16]))) "../SRC/Peripheral/src/ch32v00x_tim.c":284 -1
     (nil))
(insn 19 18 20 4 (set (reg:SI 11 a1)
        (reg:SI 115)) "../SRC/Peripheral/src/ch32v00x_tim.c":284 -1
     (nil))
(insn 20 19 21 4 (set (reg:SI 10 a0)
        (reg/v/f:SI 113 [ TIMx ])) "../SRC/Peripheral/src/ch32v00x_tim.c":284 -1
     (nil))
(call_insn 21 20 22 4 (parallel [
            (call (mem:SI (symbol_ref:SI ("TIM_SetIC1Prescaler") [flags 0x3] <function_decl 06651258 TIM_SetIC1Prescaler>) [0 TIM_SetIC1Prescaler S4 A8])
                (const_int 0 [0]))
            (clobber (reg:SI 1 ra))
        ]) "../SRC/Peripheral/src/ch32v00x_tim.c":284 -1
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("TIM_SetIC1Prescaler") [flags 0x3] <function_decl 06651258 TIM_SetIC1Prescaler>)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:SI (use (reg:SI 10 a0))
        (expr_list:HI (use (reg:SI 11 a1))
            (nil))))
(jump_insn 22 21 23 4 (set (pc)
        (label_ref:SI 183)) 250 {jump}
     (nil)
 -> 183)
(barrier 23 22 24)
(code_label 24 23 25 5 144 (nil) [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 27 5 (set (reg:SI 116)
        (const_int 4 [0x4])) "../SRC/Peripheral/src/ch32v00x_tim.c":286 -1
     (nil))
(jump_insn 27 26 28 5 (set (pc)
        (if_then_else (ne (reg:SI 72 [ _1 ])
                (reg:SI 116))
            (label_ref 40)
            (pc))) "../SRC/Peripheral/src/ch32v00x_tim.c":286 -1
     (int_list:REG_BR_PROB 856416484 (nil))
 -> 40)
(note 28 27 29 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 29 28 30 6 (set (reg:SI 13 a3)
        (reg:SI 110 [ pretmp_83 ])) "../SRC/Peripheral/src/ch32v00x_tim.c":288 -1
     (nil))
(insn 30 29 31 6 (set (reg:SI 12 a2)
        (reg:SI 111 [ pretmp_85 ])) "../SRC/Peripheral/src/ch32v00x_tim.c":288 -1
     (nil))
(insn 31 30 32 6 (set (reg:SI 11 a1)
        (reg:SI 86 [ pretmp_39 ])) "../SRC/Peripheral/src/ch32v00x_tim.c":288 -1
     (nil))
(insn 32 31 33 6 (set (reg:SI 10 a0)
        (reg/v/f:SI 113 [ TIMx ])) "../SRC/Peripheral/src/ch32v00x_tim.c":288 -1
     (nil))
(call_insn 33 32 34 6 (parallel [
            (call (mem:SI (symbol_ref:SI ("TI2_Config") [flags 0x3] <function_decl 06662960 TI2_Config>) [0 TI2_Config S4 A8])
                (const_int 0 [0]))
            (clobber (reg:SI 1 ra))
        ]) "../SRC/Peripheral/src/ch32v00x_tim.c":288 -1
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("TI2_Config") [flags 0x3] <function_decl 06662960 TI2_Config>)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:SI (use (reg:SI 10 a0))
        (expr_list:HI (use (reg:SI 11 a1))
            (expr_list:HI (use (reg:SI 12 a2))
                (expr_list:HI (use (reg:SI 13 a3))
                    (nil))))))
(insn 34 33 35 6 (set (reg:SI 117)
        (zero_extend:SI (mem:HI (plus:SI (reg/v/f:SI 114 [ TIM_ICInitStruct ])
                    (const_int 6 [0x6])) [2 TIM_ICInitStruct_20(D)->TIM_ICPrescaler+0 S2 A16]))) "../SRC/Peripheral/src/ch32v00x_tim.c":291 -1
     (nil))
(insn 35 34 36 6 (set (reg:SI 11 a1)
        (reg:SI 117)) "../SRC/Peripheral/src/ch32v00x_tim.c":291 -1
     (nil))
(insn 36 35 37 6 (set (reg:SI 10 a0)
        (reg/v/f:SI 113 [ TIMx ])) "../SRC/Peripheral/src/ch32v00x_tim.c":291 -1
     (nil))
(call_insn 37 36 38 6 (parallel [
            (call (mem:SI (symbol_ref:SI ("TIM_SetIC2Prescaler") [flags 0x3] <function_decl 066512d0 TIM_SetIC2Prescaler>) [0 TIM_SetIC2Prescaler S4 A8])
                (const_int 0 [0]))
            (clobber (reg:SI 1 ra))
        ]) "../SRC/Peripheral/src/ch32v00x_tim.c":291 -1
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("TIM_SetIC2Prescaler") [flags 0x3] <function_decl 066512d0 TIM_SetIC2Prescaler>)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:SI (use (reg:SI 10 a0))
        (expr_list:HI (use (reg:SI 11 a1))
            (nil))))
(jump_insn 38 37 39 6 (set (pc)
        (label_ref:SI 183)) 250 {jump}
     (nil)
 -> 183)
(barrier 39 38 40)
(code_label 40 39 41 7 146 (nil) [1 uses])
(note 41 40 42 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 42 41 43 7 (set (reg:SI 118)
        (const_int 8 [0x8])) "../SRC/Peripheral/src/ch32v00x_tim.c":293 -1
     (nil))
(jump_insn 43 42 44 7 (set (pc)
        (if_then_else (ne (reg:SI 72 [ _1 ])
                (reg:SI 118))
            (label_ref 109)
            (pc))) "../SRC/Peripheral/src/ch32v00x_tim.c":293 -1
     (int_list:REG_BR_PROB 708669604 (nil))
 -> 109)
(note 44 43 46 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 46 44 47 8 (set (reg:HI 120)
        (mem/v:HI (plus:SI (reg/v/f:SI 113 [ TIMx ])
                (const_int 32 [0x20])) [2 TIMx_21(D)->CCER+0 S2 A32])) "../SRC/Peripheral/src/ch32v00x_tim.c":2272 -1
     (nil))
(insn 47 46 48 8 (set (reg:SI 77 [ _30 ])
        (zero_extend:SI (reg:HI 120))) "../SRC/Peripheral/src/ch32v00x_tim.c":2272 -1
     (nil))
(insn 48 47 49 8 (set (reg:SI 121)
        (and:SI (reg:SI 77 [ _30 ])
            (const_int -257 [0xfffffffffffffeff]))) "../SRC/Peripheral/src/ch32v00x_tim.c":2272 -1
     (nil))
(insn 49 48 50 8 (set (reg:SI 78 [ _31 ])
        (zero_extend:SI (subreg:HI (reg:SI 121) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":2272 -1
     (nil))
(insn 50 49 52 8 (set (mem/v:HI (plus:SI (reg/v/f:SI 113 [ TIMx ])
                (const_int 32 [0x20])) [2 TIMx_21(D)->CCER+0 S2 A32])
        (subreg/s/v:HI (reg:SI 78 [ _31 ]) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":2272 -1
     (nil))
(insn 52 50 53 8 (set (reg:HI 123)
        (mem/v:HI (plus:SI (reg/v/f:SI 113 [ TIMx ])
                (const_int 28 [0x1c])) [2 TIMx_21(D)->CHCTLR2+0 S2 A32])) "../SRC/Peripheral/src/ch32v00x_tim.c":2273 -1
     (nil))
(insn 53 52 55 8 (set (reg/v:SI 79 [ tmpccmr2 ])
        (zero_extend:SI (reg:HI 123))) "../SRC/Peripheral/src/ch32v00x_tim.c":2273 -1
     (nil))
(insn 55 53 56 8 (set (reg:HI 125)
        (mem/v:HI (plus:SI (reg/v/f:SI 113 [ TIMx ])
                (const_int 32 [0x20])) [2 TIMx_21(D)->CCER+0 S2 A32])) "../SRC/Peripheral/src/ch32v00x_tim.c":2274 -1
     (nil))
(insn 56 55 58 8 (set (reg/v:SI 80 [ tmpccer ])
        (zero_extend:SI (reg:HI 125))) "../SRC/Peripheral/src/ch32v00x_tim.c":2274 -1
     (nil))
(insn 58 56 59 8 (set (reg:HI 127)
        (mem/v:HI (plus:SI (reg/v/f:SI 113 [ TIMx ])
                (const_int 28 [0x1c])) [2 TIMx_21(D)->CHCTLR2+0 S2 A32])) "../SRC/Peripheral/src/ch32v00x_tim.c":2278 -1
     (nil))
(insn 59 58 60 8 (set (reg:SI 83 [ _36 ])
        (zero_extend:SI (reg:HI 127))) "../SRC/Peripheral/src/ch32v00x_tim.c":2278 -1
     (nil))
(insn 60 59 61 8 (set (reg:SI 128)
        (ior:SI (reg:SI 83 [ _36 ])
            (reg:SI 111 [ pretmp_85 ]))) "../SRC/Peripheral/src/ch32v00x_tim.c":2278 -1
     (nil))
(insn 61 60 62 8 (set (reg:SI 84 [ _37 ])
        (zero_extend:SI (subreg:HI (reg:SI 128) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":2278 -1
     (nil))
(insn 62 61 63 8 (set (mem/v:HI (plus:SI (reg/v/f:SI 113 [ TIMx ])
                (const_int 28 [0x1c])) [2 TIMx_21(D)->CHCTLR2+0 S2 A32])
        (subreg/s/v:HI (reg:SI 84 [ _37 ]) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":2278 -1
     (nil))
(insn 63 62 64 8 (set (reg:SI 129)
        (and:SI (reg/v:SI 79 [ tmpccmr2 ])
            (const_int -244 [0xffffffffffffff0c]))) "../SRC/Peripheral/src/ch32v00x_tim.c":2276 -1
     (nil))
(insn 64 63 65 8 (set (reg:HI 130)
        (subreg:HI (reg:SI 129) 0)) -1
     (nil))
(insn 65 64 66 8 (set (reg:SI 131)
        (ior:SI (reg:SI 111 [ pretmp_85 ])
            (subreg:SI (reg:HI 130) 0))) -1
     (nil))
(insn 66 65 67 8 (set (reg:SI 112 [ _86 ])
        (zero_extend:SI (subreg:HI (reg:SI 131) 0))) -1
     (nil))
(insn 67 66 68 8 (set (reg:SI 132)
        (ashift:SI (reg:SI 110 [ pretmp_83 ])
            (const_int 4 [0x4]))) "../SRC/Peripheral/src/ch32v00x_tim.c":2279 -1
     (nil))
(insn 68 67 69 8 (set (reg:HI 133)
        (subreg:HI (reg:SI 132) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":2279 -1
     (nil))
(insn 69 68 70 8 (set (reg:SI 134)
        (ior:SI (reg:SI 112 [ _86 ])
            (subreg:SI (reg:HI 133) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":2279 -1
     (nil))
(insn 70 69 71 8 (set (reg/v:SI 87 [ tmpccmr2 ])
        (zero_extend:SI (subreg:HI (reg:SI 134) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":2279 -1
     (nil))
(insn 71 70 72 8 (set (reg:SI 136)
        (const_int 1073819648 [0x40013000])) "../SRC/Peripheral/src/ch32v00x_tim.c":2281 -1
     (nil))
(insn 72 71 73 8 (set (reg:SI 135)
        (plus:SI (reg:SI 136)
            (const_int -1024 [0xfffffffffffffc00]))) "../SRC/Peripheral/src/ch32v00x_tim.c":2281 -1
     (expr_list:REG_EQUAL (const_int 1073818624 [0x40012c00])
        (nil)))
(jump_insn 73 72 74 8 (set (pc)
        (if_then_else (eq (reg/v/f:SI 113 [ TIMx ])
                (reg:SI 135))
            (label_ref 77)
            (pc))) "../SRC/Peripheral/src/ch32v00x_tim.c":2281 -1
     (int_list:REG_BR_PROB 322122548 (nil))
 -> 77)
(note 74 73 75 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 75 74 76 9 (set (reg:SI 137)
        (const_int 1073741824 [0x40000000])) "../SRC/Peripheral/src/ch32v00x_tim.c":2281 -1
     (nil))
(jump_insn 76 75 77 9 (set (pc)
        (if_then_else (ne (reg/v/f:SI 113 [ TIMx ])
                (reg:SI 137))
            (label_ref 89)
            (pc))) "../SRC/Peripheral/src/ch32v00x_tim.c":2281 -1
     (int_list:REG_BR_PROB 751619284 (nil))
 -> 89)
(code_label 77 76 78 10 148 (nil) [1 uses])
(note 78 77 79 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 79 78 80 10 (set (reg:SI 138)
        (ashift:SI (reg:SI 86 [ pretmp_39 ])
            (const_int 8 [0x8]))) "../SRC/Peripheral/src/ch32v00x_tim.c":2275 -1
     (nil))
(insn 80 79 81 10 (set (reg:SI 139)
        (and:SI (reg/v:SI 80 [ tmpccer ])
            (const_int -513 [0xfffffffffffffdff]))) "../SRC/Peripheral/src/ch32v00x_tim.c":2283 -1
     (nil))
(insn 81 80 82 10 (set (reg:HI 140)
        (subreg:HI (reg:SI 138) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":2284 -1
     (nil))
(insn 82 81 83 10 (set (reg:HI 141)
        (subreg:HI (reg:SI 139) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":2284 -1
     (nil))
(insn 83 82 84 10 (set (reg:SI 142)
        (ior:SI (subreg:SI (reg:HI 140) 0)
            (subreg:SI (reg:HI 141) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":2284 -1
     (nil))
(insn 84 83 85 10 (set (reg:SI 89 [ _42 ])
        (zero_extend:SI (subreg:HI (reg:SI 142) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":2284 -1
     (nil))
(insn 85 84 86 10 (set (reg:SI 143)
        (ior:SI (reg:SI 89 [ _42 ])
            (const_int 256 [0x100]))) "../SRC/Peripheral/src/ch32v00x_tim.c":2284 -1
     (nil))
(insn 86 85 87 10 (set (reg/v:SI 92 [ tmpccer ])
        (zero_extend:SI (subreg:HI (reg:SI 143) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":2284 -1
     (nil))
(jump_insn 87 86 88 10 (set (pc)
        (label_ref 99)) "../SRC/Peripheral/src/ch32v00x_tim.c":2284 -1
     (nil)
 -> 99)
(barrier 88 87 89)
(code_label 89 88 90 11 149 (nil) [1 uses])
(note 90 89 91 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 91 90 92 11 (set (reg:SI 146)
        (const_int -4096 [0xfffffffffffff000])) "../SRC/Peripheral/src/ch32v00x_tim.c":2288 -1
     (nil))
(insn 92 91 93 11 (set (reg:SI 145)
        (plus:SI (reg:SI 146)
            (const_int 1535 [0x5ff]))) "../SRC/Peripheral/src/ch32v00x_tim.c":2288 -1
     (expr_list:REG_EQUAL (const_int -2561 [0xfffffffffffff5ff])
        (nil)))
(insn 93 92 94 11 (set (reg:SI 144)
        (and:SI (reg/v:SI 80 [ tmpccer ])
            (reg:SI 145))) "../SRC/Peripheral/src/ch32v00x_tim.c":2288 -1
     (nil))
(insn 94 93 95 11 (set (reg:HI 147)
        (subreg:HI (reg:SI 144) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":2289 -1
     (nil))
(insn 95 94 96 11 (set (reg:SI 148)
        (ior:SI (reg:SI 86 [ pretmp_39 ])
            (subreg:SI (reg:HI 147) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":2289 -1
     (nil))
(insn 96 95 97 11 (set (reg:SI 91 [ _45 ])
        (zero_extend:SI (subreg:HI (reg:SI 148) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":2289 -1
     (nil))
(insn 97 96 98 11 (set (reg:SI 149)
        (ior:SI (reg:SI 91 [ _45 ])
            (const_int 256 [0x100]))) "../SRC/Peripheral/src/ch32v00x_tim.c":2289 -1
     (nil))
(insn 98 97 99 11 (set (reg/v:SI 92 [ tmpccer ])
        (zero_extend:SI (subreg:HI (reg:SI 149) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":2289 -1
     (nil))
(code_label 99 98 100 12 150 (nil) [1 uses])
(note 100 99 101 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 101 100 102 12 (set (mem/v:HI (plus:SI (reg/v/f:SI 113 [ TIMx ])
                (const_int 28 [0x1c])) [2 TIMx_21(D)->CHCTLR2+0 S2 A32])
        (subreg/s/v:HI (reg/v:SI 87 [ tmpccmr2 ]) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":2292 -1
     (nil))
(insn 102 101 103 12 (set (mem/v:HI (plus:SI (reg/v/f:SI 113 [ TIMx ])
                (const_int 32 [0x20])) [2 TIMx_21(D)->CCER+0 S2 A32])
        (subreg/s/v:HI (reg/v:SI 92 [ tmpccer ]) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":2293 -1
     (nil))
(insn 103 102 104 12 (set (reg:SI 150)
        (zero_extend:SI (mem:HI (plus:SI (reg/v/f:SI 114 [ TIM_ICInitStruct ])
                    (const_int 6 [0x6])) [2 TIM_ICInitStruct_20(D)->TIM_ICPrescaler+0 S2 A16]))) "../SRC/Peripheral/src/ch32v00x_tim.c":298 -1
     (nil))
(insn 104 103 105 12 (set (reg:SI 11 a1)
        (reg:SI 150)) "../SRC/Peripheral/src/ch32v00x_tim.c":298 -1
     (nil))
(insn 105 104 106 12 (set (reg:SI 10 a0)
        (reg/v/f:SI 113 [ TIMx ])) "../SRC/Peripheral/src/ch32v00x_tim.c":298 -1
     (nil))
(call_insn 106 105 107 12 (parallel [
            (call (mem:SI (symbol_ref:SI ("TIM_SetIC3Prescaler") [flags 0x3] <function_decl 06651348 TIM_SetIC3Prescaler>) [0 TIM_SetIC3Prescaler S4 A8])
                (const_int 0 [0]))
            (clobber (reg:SI 1 ra))
        ]) "../SRC/Peripheral/src/ch32v00x_tim.c":298 -1
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("TIM_SetIC3Prescaler") [flags 0x3] <function_decl 06651348 TIM_SetIC3Prescaler>)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:SI (use (reg:SI 10 a0))
        (expr_list:HI (use (reg:SI 11 a1))
            (nil))))
(jump_insn 107 106 108 12 (set (pc)
        (label_ref:SI 183)) 250 {jump}
     (nil)
 -> 183)
(barrier 108 107 109)
(code_label 109 108 110 13 147 (nil) [1 uses])
(note 110 109 112 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 112 110 113 13 (set (reg:HI 152)
        (mem/v:HI (plus:SI (reg/v/f:SI 113 [ TIMx ])
                (const_int 32 [0x20])) [2 TIMx_21(D)->CCER+0 S2 A32])) "../SRC/Peripheral/src/ch32v00x_tim.c":2322 -1
     (nil))
(insn 113 112 114 13 (set (reg:SI 93 [ _48 ])
        (zero_extend:SI (reg:HI 152))) "../SRC/Peripheral/src/ch32v00x_tim.c":2322 -1
     (nil))
(insn 114 113 115 13 (set (reg:SI 155)
        (const_int -4096 [0xfffffffffffff000])) "../SRC/Peripheral/src/ch32v00x_tim.c":2322 -1
     (nil))
(insn 115 114 116 13 (set (reg:SI 154)
        (plus:SI (reg:SI 155)
            (const_int -1 [0xffffffffffffffff]))) "../SRC/Peripheral/src/ch32v00x_tim.c":2322 -1
     (expr_list:REG_EQUAL (const_int -4097 [0xffffffffffffefff])
        (nil)))
(insn 116 115 117 13 (set (reg:SI 153)
        (and:SI (reg:SI 93 [ _48 ])
            (reg:SI 154))) "../SRC/Peripheral/src/ch32v00x_tim.c":2322 -1
     (nil))
(insn 117 116 118 13 (set (reg:SI 94 [ _49 ])
        (zero_extend:SI (subreg:HI (reg:SI 153) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":2322 -1
     (nil))
(insn 118 117 120 13 (set (mem/v:HI (plus:SI (reg/v/f:SI 113 [ TIMx ])
                (const_int 32 [0x20])) [2 TIMx_21(D)->CCER+0 S2 A32])
        (subreg/s/v:HI (reg:SI 94 [ _49 ]) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":2322 -1
     (nil))
(insn 120 118 121 13 (set (reg:HI 157)
        (mem/v:HI (plus:SI (reg/v/f:SI 113 [ TIMx ])
                (const_int 28 [0x1c])) [2 TIMx_21(D)->CHCTLR2+0 S2 A32])) "../SRC/Peripheral/src/ch32v00x_tim.c":2323 -1
     (nil))
(insn 121 120 123 13 (set (reg/v:SI 95 [ tmpccmr2 ])
        (zero_extend:SI (reg:HI 157))) "../SRC/Peripheral/src/ch32v00x_tim.c":2323 -1
     (nil))
(insn 123 121 124 13 (set (reg:HI 159)
        (mem/v:HI (plus:SI (reg/v/f:SI 113 [ TIMx ])
                (const_int 32 [0x20])) [2 TIMx_21(D)->CCER+0 S2 A32])) "../SRC/Peripheral/src/ch32v00x_tim.c":2324 -1
     (nil))
(insn 124 123 125 13 (set (reg/v:SI 96 [ tmpccer ])
        (zero_extend:SI (reg:HI 159))) "../SRC/Peripheral/src/ch32v00x_tim.c":2324 -1
     (nil))
(insn 125 124 126 13 (set (reg:SI 162)
        (const_int 4096 [0x1000])) "../SRC/Peripheral/src/ch32v00x_tim.c":2326 -1
     (nil))
(insn 126 125 127 13 (set (reg:SI 161)
        (plus:SI (reg:SI 162)
            (const_int -769 [0xfffffffffffffcff]))) "../SRC/Peripheral/src/ch32v00x_tim.c":2326 -1
     (expr_list:REG_EQUAL (const_int 3327 [0xcff])
        (nil)))
(insn 127 126 128 13 (set (reg:SI 160)
        (and:SI (reg/v:SI 95 [ tmpccmr2 ])
            (reg:SI 161))) "../SRC/Peripheral/src/ch32v00x_tim.c":2326 -1
     (nil))
(insn 128 127 130 13 (set (reg/v:SI 98 [ tmpccmr2 ])
        (zero_extend:SI (subreg:HI (reg:SI 160) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":2326 -1
     (nil))
(insn 130 128 131 13 (set (reg:HI 164)
        (mem/v:HI (plus:SI (reg/v/f:SI 113 [ TIMx ])
                (const_int 28 [0x1c])) [2 TIMx_21(D)->CHCTLR2+0 S2 A32])) "../SRC/Peripheral/src/ch32v00x_tim.c":2328 -1
     (nil))
(insn 131 130 132 13 (set (reg:SI 99 [ _54 ])
        (zero_extend:SI (reg:HI 164))) "../SRC/Peripheral/src/ch32v00x_tim.c":2328 -1
     (nil))
(insn 132 131 133 13 (set (reg:SI 165)
        (ashift:SI (reg:SI 111 [ pretmp_85 ])
            (const_int 8 [0x8]))) "../SRC/Peripheral/src/ch32v00x_tim.c":2328 -1
     (nil))
(insn 133 132 134 13 (set (reg:SI 100 [ _55 ])
        (zero_extend:SI (subreg:HI (reg:SI 165) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":2328 -1
     (nil))
(insn 134 133 135 13 (set (reg:SI 166)
        (ior:SI (reg:SI 99 [ _54 ])
            (reg:SI 100 [ _55 ]))) "../SRC/Peripheral/src/ch32v00x_tim.c":2328 -1
     (nil))
(insn 135 134 136 13 (set (reg:SI 101 [ _56 ])
        (zero_extend:SI (subreg:HI (reg:SI 166) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":2328 -1
     (nil))
(insn 136 135 137 13 (set (mem/v:HI (plus:SI (reg/v/f:SI 113 [ TIMx ])
                (const_int 28 [0x1c])) [2 TIMx_21(D)->CHCTLR2+0 S2 A32])
        (subreg/s/v:HI (reg:SI 101 [ _56 ]) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":2328 -1
     (nil))
(insn 137 136 138 13 (set (reg:SI 167)
        (ashift:SI (reg:SI 110 [ pretmp_83 ])
            (const_int 12 [0xc]))) "../SRC/Peripheral/src/ch32v00x_tim.c":2329 -1
     (nil))
(insn 138 137 139 13 (set (reg:HI 168)
        (subreg:HI (reg:SI 167) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":2329 -1
     (nil))
(insn 139 138 140 13 (set (reg:SI 169)
        (ior:SI (reg:SI 100 [ _55 ])
            (subreg:SI (reg:HI 168) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":2329 -1
     (nil))
(insn 140 139 141 13 (set (reg:HI 170)
        (subreg:HI (reg:SI 169) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":2329 -1
     (nil))
(insn 141 140 142 13 (set (reg:SI 171)
        (ior:SI (reg/v:SI 98 [ tmpccmr2 ])
            (subreg:SI (reg:HI 170) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":2329 -1
     (nil))
(insn 142 141 143 13 (set (reg/v:SI 104 [ tmpccmr2 ])
        (zero_extend:SI (subreg:HI (reg:SI 171) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":2329 -1
     (nil))
(insn 143 142 144 13 (set (reg:SI 173)
        (const_int 1073819648 [0x40013000])) "../SRC/Peripheral/src/ch32v00x_tim.c":2331 -1
     (nil))
(insn 144 143 145 13 (set (reg:SI 172)
        (plus:SI (reg:SI 173)
            (const_int -1024 [0xfffffffffffffc00]))) "../SRC/Peripheral/src/ch32v00x_tim.c":2331 -1
     (expr_list:REG_EQUAL (const_int 1073818624 [0x40012c00])
        (nil)))
(jump_insn 145 144 146 13 (set (pc)
        (if_then_else (eq (reg/v/f:SI 113 [ TIMx ])
                (reg:SI 172))
            (label_ref 149)
            (pc))) "../SRC/Peripheral/src/ch32v00x_tim.c":2331 -1
     (int_list:REG_BR_PROB 322122548 (nil))
 -> 149)
(note 146 145 147 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 147 146 148 14 (set (reg:SI 174)
        (const_int 1073741824 [0x40000000])) "../SRC/Peripheral/src/ch32v00x_tim.c":2331 -1
     (nil))
(jump_insn 148 147 149 14 (set (pc)
        (if_then_else (ne (reg/v/f:SI 113 [ TIMx ])
                (reg:SI 174))
            (label_ref 164)
            (pc))) "../SRC/Peripheral/src/ch32v00x_tim.c":2331 -1
     (int_list:REG_BR_PROB 751619284 (nil))
 -> 164)
(code_label 149 148 150 15 151 (nil) [1 uses])
(note 150 149 151 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 151 150 152 15 (set (reg:SI 175)
        (ashift:SI (reg:SI 86 [ pretmp_39 ])
            (const_int 12 [0xc]))) "../SRC/Peripheral/src/ch32v00x_tim.c":2325 -1
     (nil))
(insn 152 151 153 15 (set (reg:SI 178)
        (const_int -8192 [0xffffffffffffe000])) "../SRC/Peripheral/src/ch32v00x_tim.c":2333 -1
     (nil))
(insn 153 152 154 15 (set (reg:SI 177)
        (plus:SI (reg:SI 178)
            (const_int -1 [0xffffffffffffffff]))) "../SRC/Peripheral/src/ch32v00x_tim.c":2333 -1
     (expr_list:REG_EQUAL (const_int -8193 [0xffffffffffffdfff])
        (nil)))
(insn 154 153 155 15 (set (reg:SI 176)
        (and:SI (reg/v:SI 96 [ tmpccer ])
            (reg:SI 177))) "../SRC/Peripheral/src/ch32v00x_tim.c":2333 -1
     (nil))
(insn 155 154 156 15 (set (reg:HI 179)
        (subreg:HI (reg:SI 175) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":2334 -1
     (nil))
(insn 156 155 157 15 (set (reg:HI 180)
        (subreg:HI (reg:SI 176) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":2334 -1
     (nil))
(insn 157 156 158 15 (set (reg:SI 181)
        (ior:SI (subreg:SI (reg:HI 179) 0)
            (subreg:SI (reg:HI 180) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":2334 -1
     (nil))
(insn 158 157 159 15 (set (reg:SI 106 [ _61 ])
        (zero_extend:SI (subreg:HI (reg:SI 181) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":2334 -1
     (nil))
(insn 159 158 160 15 (set (reg:HI 182)
        (const_int 4096 [0x1000])) "../SRC/Peripheral/src/ch32v00x_tim.c":2334 -1
     (nil))
(insn 160 159 161 15 (set (reg:SI 183)
        (ior:SI (reg:SI 106 [ _61 ])
            (subreg:SI (reg:HI 182) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":2334 -1
     (nil))
(insn 161 160 162 15 (set (reg/v:SI 109 [ tmpccer ])
        (zero_extend:SI (subreg:HI (reg:SI 183) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":2334 -1
     (nil))
(jump_insn 162 161 163 15 (set (pc)
        (label_ref 173)) "../SRC/Peripheral/src/ch32v00x_tim.c":2334 -1
     (nil)
 -> 173)
(barrier 163 162 164)
(code_label 164 163 165 16 152 (nil) [1 uses])
(note 165 164 166 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 166 165 167 16 (set (reg:SI 184)
        (and:SI (reg/v:SI 96 [ tmpccer ])
            (const_int -513 [0xfffffffffffffdff]))) "../SRC/Peripheral/src/ch32v00x_tim.c":2338 -1
     (nil))
(insn 167 166 168 16 (set (reg:HI 185)
        (subreg:HI (reg:SI 184) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":2339 -1
     (nil))
(insn 168 167 169 16 (set (reg:SI 186)
        (ior:SI (reg:SI 86 [ pretmp_39 ])
            (subreg:SI (reg:HI 185) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":2339 -1
     (nil))
(insn 169 168 170 16 (set (reg:SI 108 [ _64 ])
        (zero_extend:SI (subreg:HI (reg:SI 186) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":2339 -1
     (nil))
(insn 170 169 171 16 (set (reg:HI 187)
        (const_int 4096 [0x1000])) "../SRC/Peripheral/src/ch32v00x_tim.c":2339 -1
     (nil))
(insn 171 170 172 16 (set (reg:SI 188)
        (ior:SI (reg:SI 108 [ _64 ])
            (subreg:SI (reg:HI 187) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":2339 -1
     (nil))
(insn 172 171 173 16 (set (reg/v:SI 109 [ tmpccer ])
        (zero_extend:SI (subreg:HI (reg:SI 188) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":2339 -1
     (nil))
(code_label 173 172 174 17 153 (nil) [1 uses])
(note 174 173 175 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 175 174 176 17 (set (mem/v:HI (plus:SI (reg/v/f:SI 113 [ TIMx ])
                (const_int 28 [0x1c])) [2 TIMx_21(D)->CHCTLR2+0 S2 A32])
        (subreg/s/v:HI (reg/v:SI 104 [ tmpccmr2 ]) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":2342 -1
     (nil))
(insn 176 175 177 17 (set (mem/v:HI (plus:SI (reg/v/f:SI 113 [ TIMx ])
                (const_int 32 [0x20])) [2 TIMx_21(D)->CCER+0 S2 A32])
        (subreg/s/v:HI (reg/v:SI 109 [ tmpccer ]) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":2343 -1
     (nil))
(insn 177 176 178 17 (set (reg:SI 189)
        (zero_extend:SI (mem:HI (plus:SI (reg/v/f:SI 114 [ TIM_ICInitStruct ])
                    (const_int 6 [0x6])) [2 TIM_ICInitStruct_20(D)->TIM_ICPrescaler+0 S2 A16]))) "../SRC/Peripheral/src/ch32v00x_tim.c":305 -1
     (nil))
(insn 178 177 179 17 (set (reg:SI 11 a1)
        (reg:SI 189)) "../SRC/Peripheral/src/ch32v00x_tim.c":305 -1
     (nil))
(insn 179 178 180 17 (set (reg:SI 10 a0)
        (reg/v/f:SI 113 [ TIMx ])) "../SRC/Peripheral/src/ch32v00x_tim.c":305 -1
     (nil))
(call_insn 180 179 183 17 (parallel [
            (call (mem:SI (symbol_ref:SI ("TIM_SetIC4Prescaler") [flags 0x3] <function_decl 066513c0 TIM_SetIC4Prescaler>) [0 TIM_SetIC4Prescaler S4 A8])
                (const_int 0 [0]))
            (clobber (reg:SI 1 ra))
        ]) "../SRC/Peripheral/src/ch32v00x_tim.c":305 -1
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("TIM_SetIC4Prescaler") [flags 0x3] <function_decl 066513c0 TIM_SetIC4Prescaler>)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:SI (use (reg:SI 10 a0))
        (expr_list:HI (use (reg:SI 11 a1))
            (nil))))
(code_label 183 180 184 19 143 (nil) [3 uses])
(note 184 183 0 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

;; Function TIM_SetClockDivision (TIM_SetClockDivision, funcdef_no=97, decl_uid=3942, cgraph_uid=98, symbol_order=98)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v/f:SI 76 [ TIMx ])
        (reg:SI 10 a0 [ TIMx ])) "../SRC/Peripheral/src/ch32v00x_tim.c":1932 -1
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 77 [ TIM_CKD ])
        (reg:SI 11 a1 [ TIM_CKD ])) "../SRC/Peripheral/src/ch32v00x_tim.c":1932 -1
     (nil))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(insn 7 4 8 2 (set (reg:HI 78)
        (mem/v:HI (reg/v/f:SI 76 [ TIMx ]) [2 TIMx_6(D)->CTLR1+0 S2 A32])) "../SRC/Peripheral/src/ch32v00x_tim.c":1933 -1
     (nil))
(insn 8 7 9 2 (set (reg:SI 72 [ _1 ])
        (zero_extend:SI (reg:HI 78))) "../SRC/Peripheral/src/ch32v00x_tim.c":1933 -1
     (nil))
(insn 9 8 10 2 (set (reg:SI 79)
        (and:SI (reg:SI 72 [ _1 ])
            (const_int -769 [0xfffffffffffffcff]))) "../SRC/Peripheral/src/ch32v00x_tim.c":1933 -1
     (nil))
(insn 10 9 11 2 (set (reg:SI 73 [ _2 ])
        (zero_extend:SI (subreg:HI (reg:SI 79) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":1933 -1
     (nil))
(insn 11 10 12 2 (set (mem/v:HI (reg/v/f:SI 76 [ TIMx ]) [2 TIMx_6(D)->CTLR1+0 S2 A32])
        (subreg/s/v:HI (reg:SI 73 [ _2 ]) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":1933 -1
     (nil))
(insn 12 11 13 2 (set (reg:HI 80)
        (mem/v:HI (reg/v/f:SI 76 [ TIMx ]) [2 TIMx_6(D)->CTLR1+0 S2 A32])) "../SRC/Peripheral/src/ch32v00x_tim.c":1934 -1
     (nil))
(insn 13 12 14 2 (set (reg:SI 74 [ _3 ])
        (zero_extend:SI (reg:HI 80))) "../SRC/Peripheral/src/ch32v00x_tim.c":1934 -1
     (nil))
(insn 14 13 15 2 (set (reg:SI 81)
        (ior:SI (reg:SI 74 [ _3 ])
            (reg/v:SI 77 [ TIM_CKD ]))) "../SRC/Peripheral/src/ch32v00x_tim.c":1934 -1
     (nil))
(insn 15 14 16 2 (set (reg:SI 75 [ _4 ])
        (zero_extend:SI (subreg:HI (reg:SI 81) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":1934 -1
     (nil))
(insn 16 15 0 2 (set (mem/v:HI (reg/v/f:SI 76 [ TIMx ]) [2 TIMx_6(D)->CTLR1+0 S2 A32])
        (subreg/s/v:HI (reg:SI 75 [ _4 ]) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":1934 -1
     (nil))

;; Function TIM_GetCapture1 (TIM_GetCapture1, funcdef_no=98, decl_uid=3944, cgraph_uid=99, symbol_order=99)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Removing jump 10.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (reg/v/f:SI 74 [ TIMx ])
        (reg:SI 10 a0 [ TIMx ])) "../SRC/Peripheral/src/ch32v00x_tim.c":1947 -1
     (nil))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(insn 6 3 7 2 (set (reg:SI 72 [ _1 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 74 [ TIMx ])
                (const_int 52 [0x34])) [3 TIMx_3(D)->CH1CVR+0 S4 A32])) "../SRC/Peripheral/src/ch32v00x_tim.c":1948 -1
     (nil))
(insn 7 6 8 2 (set (reg:HI 75)
        (subreg:HI (reg:SI 72 [ _1 ]) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":1948 -1
     (nil))
(insn 8 7 9 2 (set (reg:SI 76)
        (zero_extend:SI (reg:HI 75))) "../SRC/Peripheral/src/ch32v00x_tim.c":1948 -1
     (nil))
(insn 9 8 13 2 (set (reg:SI 73 [ <retval> ])
        (reg:SI 76)) "../SRC/Peripheral/src/ch32v00x_tim.c":1948 -1
     (nil))
(insn 13 9 14 2 (set (reg/i:SI 10 a0)
        (reg:SI 73 [ <retval> ])) "../SRC/Peripheral/src/ch32v00x_tim.c":1949 -1
     (nil))
(insn 14 13 0 2 (use (reg/i:SI 10 a0)) "../SRC/Peripheral/src/ch32v00x_tim.c":1949 -1
     (nil))

;; Function TIM_GetCapture2 (TIM_GetCapture2, funcdef_no=99, decl_uid=3946, cgraph_uid=100, symbol_order=100)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Removing jump 10.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (reg/v/f:SI 74 [ TIMx ])
        (reg:SI 10 a0 [ TIMx ])) "../SRC/Peripheral/src/ch32v00x_tim.c":1961 -1
     (nil))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(insn 6 3 7 2 (set (reg:SI 72 [ _1 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 74 [ TIMx ])
                (const_int 56 [0x38])) [3 TIMx_3(D)->CH2CVR+0 S4 A32])) "../SRC/Peripheral/src/ch32v00x_tim.c":1962 -1
     (nil))
(insn 7 6 8 2 (set (reg:HI 75)
        (subreg:HI (reg:SI 72 [ _1 ]) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":1962 -1
     (nil))
(insn 8 7 9 2 (set (reg:SI 76)
        (zero_extend:SI (reg:HI 75))) "../SRC/Peripheral/src/ch32v00x_tim.c":1962 -1
     (nil))
(insn 9 8 13 2 (set (reg:SI 73 [ <retval> ])
        (reg:SI 76)) "../SRC/Peripheral/src/ch32v00x_tim.c":1962 -1
     (nil))
(insn 13 9 14 2 (set (reg/i:SI 10 a0)
        (reg:SI 73 [ <retval> ])) "../SRC/Peripheral/src/ch32v00x_tim.c":1963 -1
     (nil))
(insn 14 13 0 2 (use (reg/i:SI 10 a0)) "../SRC/Peripheral/src/ch32v00x_tim.c":1963 -1
     (nil))

;; Function TIM_GetCapture3 (TIM_GetCapture3, funcdef_no=100, decl_uid=3948, cgraph_uid=101, symbol_order=101)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Removing jump 10.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (reg/v/f:SI 74 [ TIMx ])
        (reg:SI 10 a0 [ TIMx ])) "../SRC/Peripheral/src/ch32v00x_tim.c":1975 -1
     (nil))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(insn 6 3 7 2 (set (reg:SI 72 [ _1 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 74 [ TIMx ])
                (const_int 60 [0x3c])) [3 TIMx_3(D)->CH3CVR+0 S4 A32])) "../SRC/Peripheral/src/ch32v00x_tim.c":1976 -1
     (nil))
(insn 7 6 8 2 (set (reg:HI 75)
        (subreg:HI (reg:SI 72 [ _1 ]) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":1976 -1
     (nil))
(insn 8 7 9 2 (set (reg:SI 76)
        (zero_extend:SI (reg:HI 75))) "../SRC/Peripheral/src/ch32v00x_tim.c":1976 -1
     (nil))
(insn 9 8 13 2 (set (reg:SI 73 [ <retval> ])
        (reg:SI 76)) "../SRC/Peripheral/src/ch32v00x_tim.c":1976 -1
     (nil))
(insn 13 9 14 2 (set (reg/i:SI 10 a0)
        (reg:SI 73 [ <retval> ])) "../SRC/Peripheral/src/ch32v00x_tim.c":1977 -1
     (nil))
(insn 14 13 0 2 (use (reg/i:SI 10 a0)) "../SRC/Peripheral/src/ch32v00x_tim.c":1977 -1
     (nil))

;; Function TIM_GetCapture4 (TIM_GetCapture4, funcdef_no=101, decl_uid=3950, cgraph_uid=102, symbol_order=102)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Removing jump 10.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (reg/v/f:SI 74 [ TIMx ])
        (reg:SI 10 a0 [ TIMx ])) "../SRC/Peripheral/src/ch32v00x_tim.c":1989 -1
     (nil))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(insn 6 3 7 2 (set (reg:SI 72 [ _1 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 74 [ TIMx ])
                (const_int 64 [0x40])) [3 TIMx_3(D)->CH4CVR+0 S4 A32])) "../SRC/Peripheral/src/ch32v00x_tim.c":1990 -1
     (nil))
(insn 7 6 8 2 (set (reg:HI 75)
        (subreg:HI (reg:SI 72 [ _1 ]) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":1990 -1
     (nil))
(insn 8 7 9 2 (set (reg:SI 76)
        (zero_extend:SI (reg:HI 75))) "../SRC/Peripheral/src/ch32v00x_tim.c":1990 -1
     (nil))
(insn 9 8 13 2 (set (reg:SI 73 [ <retval> ])
        (reg:SI 76)) "../SRC/Peripheral/src/ch32v00x_tim.c":1990 -1
     (nil))
(insn 13 9 14 2 (set (reg/i:SI 10 a0)
        (reg:SI 73 [ <retval> ])) "../SRC/Peripheral/src/ch32v00x_tim.c":1991 -1
     (nil))
(insn 14 13 0 2 (use (reg/i:SI 10 a0)) "../SRC/Peripheral/src/ch32v00x_tim.c":1991 -1
     (nil))

;; Function TIM_GetCounter (TIM_GetCounter, funcdef_no=102, decl_uid=3952, cgraph_uid=103, symbol_order=103)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Removing jump 10.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (reg/v/f:SI 73 [ TIMx ])
        (reg:SI 10 a0 [ TIMx ])) "../SRC/Peripheral/src/ch32v00x_tim.c":2003 -1
     (nil))
(note 3 2 7 2 NOTE_INSN_FUNCTION_BEG)
(insn 7 3 8 2 (set (reg:HI 75)
        (mem/v:HI (plus:SI (reg/v/f:SI 73 [ TIMx ])
                (const_int 36 [0x24])) [2 TIMx_2(D)->CNT+0 S2 A32])) "../SRC/Peripheral/src/ch32v00x_tim.c":2004 -1
     (nil))
(insn 8 7 9 2 (set (reg:SI 72 [ <retval> ])
        (zero_extend:SI (reg:HI 75))) "../SRC/Peripheral/src/ch32v00x_tim.c":2004 -1
     (nil))
(insn 9 8 13 2 (set (reg:SI 72 [ <retval> ])
        (reg:SI 72 [ <retval> ])) "../SRC/Peripheral/src/ch32v00x_tim.c":2004 -1
     (nil))
(insn 13 9 14 2 (set (reg/i:SI 10 a0)
        (reg:SI 72 [ <retval> ])) "../SRC/Peripheral/src/ch32v00x_tim.c":2005 -1
     (nil))
(insn 14 13 0 2 (use (reg/i:SI 10 a0)) "../SRC/Peripheral/src/ch32v00x_tim.c":2005 -1
     (nil))

;; Function TIM_GetPrescaler (TIM_GetPrescaler, funcdef_no=103, decl_uid=3954, cgraph_uid=104, symbol_order=104)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Removing jump 10.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (reg/v/f:SI 73 [ TIMx ])
        (reg:SI 10 a0 [ TIMx ])) "../SRC/Peripheral/src/ch32v00x_tim.c":2017 -1
     (nil))
(note 3 2 7 2 NOTE_INSN_FUNCTION_BEG)
(insn 7 3 8 2 (set (reg:HI 75)
        (mem/v:HI (plus:SI (reg/v/f:SI 73 [ TIMx ])
                (const_int 40 [0x28])) [2 TIMx_2(D)->PSC+0 S2 A32])) "../SRC/Peripheral/src/ch32v00x_tim.c":2018 -1
     (nil))
(insn 8 7 9 2 (set (reg:SI 72 [ <retval> ])
        (zero_extend:SI (reg:HI 75))) "../SRC/Peripheral/src/ch32v00x_tim.c":2018 -1
     (nil))
(insn 9 8 13 2 (set (reg:SI 72 [ <retval> ])
        (reg:SI 72 [ <retval> ])) "../SRC/Peripheral/src/ch32v00x_tim.c":2018 -1
     (nil))
(insn 13 9 14 2 (set (reg/i:SI 10 a0)
        (reg:SI 72 [ <retval> ])) "../SRC/Peripheral/src/ch32v00x_tim.c":2019 -1
     (nil))
(insn 14 13 0 2 (use (reg/i:SI 10 a0)) "../SRC/Peripheral/src/ch32v00x_tim.c":2019 -1
     (nil))

;; Function TIM_GetFlagStatus (TIM_GetFlagStatus, funcdef_no=104, decl_uid=3957, cgraph_uid=105, symbol_order=105)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Removing jump 14.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v/f:SI 76 [ TIMx ])
        (reg:SI 10 a0 [ TIMx ])) "../SRC/Peripheral/src/ch32v00x_tim.c":2044 -1
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 77 [ TIM_FLAG ])
        (reg:SI 11 a1 [ TIM_FLAG ])) "../SRC/Peripheral/src/ch32v00x_tim.c":2044 -1
     (nil))
(note 4 3 8 2 NOTE_INSN_FUNCTION_BEG)
(insn 8 4 9 2 (set (reg:HI 79)
        (mem/v:HI (plus:SI (reg/v/f:SI 76 [ TIMx ])
                (const_int 16 [0x10])) [2 TIMx_5(D)->INTFR+0 S2 A32])) "../SRC/Peripheral/src/ch32v00x_tim.c":2047 -1
     (nil))
(insn 9 8 10 2 (set (reg:SI 72 [ _1 ])
        (zero_extend:SI (reg:HI 79))) "../SRC/Peripheral/src/ch32v00x_tim.c":2047 -1
     (nil))
(insn 10 9 11 2 (set (reg:SI 81)
        (and:SI (reg:SI 72 [ _1 ])
            (reg/v:SI 77 [ TIM_FLAG ]))) "../SRC/Peripheral/src/ch32v00x_tim.c":2047 -1
     (nil))
(insn 11 10 12 2 (set (reg:SI 83)
        (zero_extend:SI (subreg:HI (reg:SI 81) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":2047 -1
     (nil))
(insn 12 11 13 2 (set (reg:SI 84)
        (ne:SI (reg:SI 83)
            (const_int 0 [0]))) "../SRC/Peripheral/src/ch32v00x_tim.c":2047 -1
     (nil))
(insn 13 12 17 2 (set (reg:SI 75 [ <retval> ])
        (reg:SI 84)) "../SRC/Peripheral/src/ch32v00x_tim.c":2056 -1
     (nil))
(insn 17 13 18 2 (set (reg/i:SI 10 a0)
        (reg:SI 75 [ <retval> ])) "../SRC/Peripheral/src/ch32v00x_tim.c":2057 -1
     (nil))
(insn 18 17 0 2 (use (reg/i:SI 10 a0)) "../SRC/Peripheral/src/ch32v00x_tim.c":2057 -1
     (nil))

;; Function TIM_ClearFlag (TIM_ClearFlag, funcdef_no=105, decl_uid=3960, cgraph_uid=106, symbol_order=106)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v/f:SI 73 [ TIMx ])
        (reg:SI 10 a0 [ TIMx ])) "../SRC/Peripheral/src/ch32v00x_tim.c":2082 -1
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 74 [ TIM_FLAG ])
        (reg:SI 11 a1 [ TIM_FLAG ])) "../SRC/Peripheral/src/ch32v00x_tim.c":2082 -1
     (nil))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(insn 7 4 8 2 (set (reg:SI 75)
        (not:SI (reg/v:SI 74 [ TIM_FLAG ]))) "../SRC/Peripheral/src/ch32v00x_tim.c":2083 -1
     (nil))
(insn 8 7 9 2 (set (reg:SI 72 [ _1 ])
        (zero_extend:SI (subreg:HI (reg:SI 75) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":2083 -1
     (nil))
(insn 9 8 0 2 (set (mem/v:HI (plus:SI (reg/v/f:SI 73 [ TIMx ])
                (const_int 16 [0x10])) [2 TIMx_4(D)->INTFR+0 S2 A32])
        (subreg/s/v:HI (reg:SI 72 [ _1 ]) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":2083 -1
     (nil))

;; Function TIM_GetITStatus (TIM_GetITStatus, funcdef_no=106, decl_uid=3963, cgraph_uid=107, symbol_order=107)


;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4
Edge 2->4 redirected to 7


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Redirecting jump 31 from 6 to 7.
Merging block 6 into block 5...
Merged blocks 5 and 6.
Merged 5 and 6 without moving.
Removing jump 25.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 6 NOTE_INSN_DELETED)
(note 6 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 6 3 2 (set (reg/v/f:SI 78 [ TIMx ])
        (reg:SI 10 a0 [ TIMx ])) "../SRC/Peripheral/src/ch32v00x_tim.c":2105 -1
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 79 [ TIM_IT ])
        (reg:SI 11 a1 [ TIM_IT ])) "../SRC/Peripheral/src/ch32v00x_tim.c":2105 -1
     (nil))
(note 4 3 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 4 10 2 (set (reg:HI 81)
        (mem/v:HI (plus:SI (reg/v/f:SI 78 [ TIMx ])
                (const_int 16 [0x10])) [2 TIMx_5(D)->INTFR+0 S2 A32])) "../SRC/Peripheral/src/ch32v00x_tim.c":2109 -1
     (nil))
(insn 10 9 12 2 (set (reg:SI 72 [ _1 ])
        (zero_extend:SI (reg:HI 81))) "../SRC/Peripheral/src/ch32v00x_tim.c":2109 -1
     (nil))
(insn 12 10 13 2 (set (reg:HI 83)
        (mem/v:HI (plus:SI (reg/v/f:SI 78 [ TIMx ])
                (const_int 12 [0xc])) [2 TIMx_5(D)->DMAINTENR+0 S2 A32])) "../SRC/Peripheral/src/ch32v00x_tim.c":2111 -1
     (nil))
(insn 13 12 14 2 (set (reg:SI 73 [ _2 ])
        (zero_extend:SI (reg:HI 83))) "../SRC/Peripheral/src/ch32v00x_tim.c":2111 -1
     (nil))
(insn 14 13 15 2 (set (reg:SI 84)
        (and:SI (reg:SI 72 [ _1 ])
            (reg/v:SI 79 [ TIM_IT ]))) "../SRC/Peripheral/src/ch32v00x_tim.c":2109 -1
     (nil))
(insn 15 14 16 2 (set (reg:HI 85)
        (subreg:HI (reg:SI 84) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":2112 -1
     (nil))
(insn 16 15 17 2 (set (reg:SI 86)
        (zero_extend:SI (reg:HI 85))) "../SRC/Peripheral/src/ch32v00x_tim.c":2112 -1
     (nil))
(jump_insn 17 16 18 2 (set (pc)
        (if_then_else (eq (reg:SI 86)
                (const_int 0 [0]))
            (label_ref:SI 34)
            (pc))) "../SRC/Peripheral/src/ch32v00x_tim.c":2112 180 {*branchsi}
     (int_list:REG_BR_PROB 536870916 (nil))
 -> 34)
(note 18 17 19 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 19 18 20 4 (set (reg:SI 87)
        (and:SI (reg:SI 73 [ _2 ])
            (reg/v:SI 79 [ TIM_IT ]))) "../SRC/Peripheral/src/ch32v00x_tim.c":2111 -1
     (nil))
(insn 20 19 21 4 (set (reg:SI 89)
        (zero_extend:SI (subreg:HI (reg:SI 87) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":2112 -1
     (nil))
(insn 21 20 22 4 (set (reg:SI 90)
        (ne:SI (reg:SI 89)
            (const_int 0 [0]))) "../SRC/Peripheral/src/ch32v00x_tim.c":2112 -1
     (nil))
(insn 22 21 31 4 (set (reg/v:SI 77 [ <retval> ])
        (reg:SI 90)) "../SRC/Peripheral/src/ch32v00x_tim.c":2118 -1
     (nil))
(jump_insn 31 22 32 4 (set (pc)
        (label_ref:SI 27)) 250 {jump}
     (nil)
 -> 27)
(barrier 32 31 34)
(code_label 34 32 33 5 168 (nil) [1 uses])
(note 33 34 5 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 5 33 27 5 (set (reg/v:SI 77 [ <retval> ])
        (const_int 0 [0])) "../SRC/Peripheral/src/ch32v00x_tim.c":2118 -1
     (nil))
(code_label 27 5 30 7 166 (nil) [1 uses])
(note 30 27 28 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 28 30 29 7 (set (reg/i:SI 10 a0)
        (reg/v:SI 77 [ <retval> ])) "../SRC/Peripheral/src/ch32v00x_tim.c":2122 -1
     (nil))
(insn 29 28 0 7 (use (reg/i:SI 10 a0)) "../SRC/Peripheral/src/ch32v00x_tim.c":2122 -1
     (nil))

;; Function TIM_ClearITPendingBit (TIM_ClearITPendingBit, funcdef_no=116, decl_uid=3966, cgraph_uid=108, symbol_order=108)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v/f:SI 73 [ TIMx ])
        (reg:SI 10 a0 [ TIMx ])) "../SRC/Peripheral/src/ch32v00x_tim.c":2142 -1
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 74 [ TIM_IT ])
        (reg:SI 11 a1 [ TIM_IT ])) "../SRC/Peripheral/src/ch32v00x_tim.c":2142 -1
     (nil))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(insn 7 4 8 2 (set (reg:SI 75)
        (not:SI (reg/v:SI 74 [ TIM_IT ]))) "../SRC/Peripheral/src/ch32v00x_tim.c":2083 -1
     (nil))
(insn 8 7 9 2 (set (reg:SI 72 [ _5 ])
        (zero_extend:SI (subreg:HI (reg:SI 75) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":2083 -1
     (nil))
(insn 9 8 0 2 (set (mem/v:HI (plus:SI (reg/v/f:SI 73 [ TIMx ])
                (const_int 16 [0x10])) [2 TIMx_2(D)->INTFR+0 S2 A32])
        (subreg/s/v:HI (reg:SI 72 [ _5 ]) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":2083 -1
     (nil))

;; Function TIM_IndicateCaptureLevelCmd (TIM_IndicateCaptureLevelCmd, funcdef_no=112, decl_uid=3969, cgraph_uid=113, symbol_order=113)


;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Redirecting jump 15 from 6 to 7.
Merging block 6 into block 5...
Merged blocks 5 and 6.
Merged 5 and 6 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v/f:SI 76 [ TIMx ])
        (reg:SI 10 a0 [ TIMx ])) "../SRC/Peripheral/src/ch32v00x_tim.c":2357 -1
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 77 [ NewState ])
        (reg:SI 11 a1 [ NewState ])) "../SRC/Peripheral/src/ch32v00x_tim.c":2357 -1
     (nil))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(jump_insn 7 4 8 2 (set (pc)
        (if_then_else (eq (reg/v:SI 77 [ NewState ])
                (const_int 0 [0]))
            (label_ref 17)
            (pc))) "../SRC/Peripheral/src/ch32v00x_tim.c":2358 -1
     (int_list:REG_BR_PROB 536870916 (nil))
 -> 17)
(note 8 7 9 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 9 8 10 4 (set (reg:HI 78)
        (mem/v:HI (reg/v/f:SI 76 [ TIMx ]) [2 TIMx_8(D)->CTLR1+0 S2 A32])) "../SRC/Peripheral/src/ch32v00x_tim.c":2360 -1
     (nil))
(insn 10 9 11 4 (set (reg:SI 72 [ _1 ])
        (zero_extend:SI (reg:HI 78))) "../SRC/Peripheral/src/ch32v00x_tim.c":2360 -1
     (nil))
(insn 11 10 12 4 (set (reg:HI 79)
        (const_int -32768 [0xffffffffffff8000])) "../SRC/Peripheral/src/ch32v00x_tim.c":2360 -1
     (nil))
(insn 12 11 13 4 (set (reg:SI 80)
        (ior:SI (reg:SI 72 [ _1 ])
            (subreg:SI (reg:HI 79) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":2360 -1
     (nil))
(insn 13 12 14 4 (set (reg:SI 73 [ _2 ])
        (zero_extend:SI (subreg:HI (reg:SI 80) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":2360 -1
     (nil))
(insn 14 13 15 4 (set (mem/v:HI (reg/v/f:SI 76 [ TIMx ]) [2 TIMx_8(D)->CTLR1+0 S2 A32])
        (subreg/s/v:HI (reg:SI 73 [ _2 ]) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":2360 -1
     (nil))
(jump_insn 15 14 16 4 (set (pc)
        (label_ref:SI 28)) 250 {jump}
     (nil)
 -> 28)
(barrier 16 15 17)
(code_label 17 16 18 5 171 (nil) [1 uses])
(note 18 17 19 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 19 18 20 5 (set (reg:HI 81)
        (mem/v:HI (reg/v/f:SI 76 [ TIMx ]) [2 TIMx_8(D)->CTLR1+0 S2 A32])) "../SRC/Peripheral/src/ch32v00x_tim.c":2363 -1
     (nil))
(insn 20 19 21 5 (set (reg:SI 74 [ _3 ])
        (zero_extend:SI (reg:HI 81))) "../SRC/Peripheral/src/ch32v00x_tim.c":2363 -1
     (nil))
(insn 21 20 22 5 (set (reg:SI 84)
        (const_int 32768 [0x8000])) "../SRC/Peripheral/src/ch32v00x_tim.c":2363 -1
     (nil))
(insn 22 21 23 5 (set (reg:SI 83)
        (plus:SI (reg:SI 84)
            (const_int -1 [0xffffffffffffffff]))) "../SRC/Peripheral/src/ch32v00x_tim.c":2363 -1
     (expr_list:REG_EQUAL (const_int 32767 [0x7fff])
        (nil)))
(insn 23 22 24 5 (set (reg:SI 82)
        (and:SI (reg:SI 74 [ _3 ])
            (reg:SI 83))) "../SRC/Peripheral/src/ch32v00x_tim.c":2363 -1
     (nil))
(insn 24 23 25 5 (set (reg:SI 75 [ _4 ])
        (zero_extend:SI (subreg:HI (reg:SI 82) 0))) "../SRC/Peripheral/src/ch32v00x_tim.c":2363 -1
     (nil))
(insn 25 24 28 5 (set (mem/v:HI (reg/v/f:SI 76 [ TIMx ]) [2 TIMx_8(D)->CTLR1+0 S2 A32])
        (subreg/s/v:HI (reg:SI 75 [ _4 ]) 0)) "../SRC/Peripheral/src/ch32v00x_tim.c":2363 -1
     (nil))
(code_label 28 25 29 7 170 (nil) [1 uses])
(note 29 28 0 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
