{
  "name": "core_arch::x86::avx512fp16::_mm_maskz_cvtsd_sh",
  "safe": false,
  "callees": {
    "core_arch::x86::<impl core_arch::simd::f16x8>::as_m128h": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": "",
      "adt": {
        "core_arch::x86::__m128h": "Constructor"
      }
    },
    "core_arch::x86::avx512fp16::_mm_mask_cvtsd_sh": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Convert the lower double-precision (64-bit) floating-point element in b to a half-precision (16-bit)\n floating-point elements, store the result in the lower element of dst using writemask k (the element\n if copied from src when mask bit 0 is not set), and copy the upper 7 packed elements from a to the\n upper elements of dst.\n\n [Intel's documentation](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_cvtsd_sh)\n",
      "adt": {
        "core_arch::x86::__m128h": "Constructor"
      }
    }
  },
  "adts": {
    "core_arch::x86::__m128h": [
      "Plain"
    ],
    "core_arch::x86::__m128d": [
      "Plain"
    ]
  },
  "path": 10958,
  "span": "/home/gh-zjp-CN/.rustup/toolchains/nightly-2025-12-06-aarch64-unknown-linux-gnu/lib/rustlib/src/rust/library/core/src/../../stdarch/crates/core_arch/src/x86/avx512fp16.rs:13407:1: 13409:2",
  "src": "pub fn _mm_maskz_cvtsd_sh(k: __mmask8, a: __m128h, b: __m128d) -> __m128h {\n    _mm_mask_cvtsd_sh(f16x8::ZERO.as_m128h(), k, a, b)\n}",
  "mir": "fn core_arch::x86::avx512fp16::_mm_maskz_cvtsd_sh(_1: u8, _2: core_arch::x86::__m128h, _3: core_arch::x86::__m128d) -> core_arch::x86::__m128h {\n    let mut _0: core_arch::x86::__m128h;\n    let mut _4: core_arch::x86::__m128h;\n    debug k => _1;\n    debug a => _2;\n    debug b => _3;\n    bb0: {\n        StorageLive(_4);\n        _4 = core_arch::x86::<impl core_arch::simd::f16x8>::as_m128h(core_arch::simd::f16x8::ZERO) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        _0 = core_arch::x86::avx512fp16::_mm_mask_cvtsd_sh(move _4, _1, _2, _3) -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        StorageDead(_4);\n        return;\n    }\n}\n",
  "doc": " Convert the lower double-precision (64-bit) floating-point element in b to a half-precision (16-bit)\n floating-point elements, store the result in the lower element of dst using zeromask k (the element\n is zeroed out when mask bit 0 is not set), and copy the upper 7 packed elements from a to the upper\n elements of dst.\n\n [Intel's documentation](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_cvtsd_sh)\n",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}