Analysis & Synthesis report for zGPU
Thu Feb 05 16:35:10 2015
Quartus II 64-Bit Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. General Register Statistics
 10. Multiplexer Restructuring Statistics (Restructuring Performed)
 11. Parameter Settings for User Entity Instance: D_FF_VHDL:inst2
 12. Parameter Settings for User Entity Instance: bitwiseBlock:inst5
 13. Parameter Settings for User Entity Instance: lpm_mux7:inst6|LPM_MUX:LPM_MUX_component
 14. Parameter Settings for User Entity Instance: pipeline:inst|lpm_add_sub1:inst|lpm_add_sub:LPM_ADD_SUB_component
 15. Parameter Settings for User Entity Instance: pipeline:inst|lpm_mux0:inst1|LPM_MUX:LPM_MUX_component
 16. Parameter Settings for User Entity Instance: pipeline:inst|lpm_mux0:inst3|LPM_MUX:LPM_MUX_component
 17. Parameter Settings for User Entity Instance: shiftBlock:inst4|lpm_mux0:inst15|LPM_MUX:LPM_MUX_component
 18. Parameter Settings for User Entity Instance: shiftBlock:inst4|lpm_clshift1:inst|lpm_clshift:LPM_CLSHIFT_component
 19. Parameter Settings for User Entity Instance: shiftBlock:inst4|lpm_clshift2:inst5|lpm_clshift:LPM_CLSHIFT_component
 20. Parameter Settings for User Entity Instance: shiftBlock:inst4|lpm_mux2:inst1|LPM_MUX:LPM_MUX_component
 21. Parameter Settings for User Entity Instance: shiftBlock:inst4|lpm_clshift0:inst2|lpm_clshift:LPM_CLSHIFT_component
 22. Parameter Settings for User Entity Instance: lpm_mux0:inst7|LPM_MUX:LPM_MUX_component
 23. Elapsed Time Per Partition
 24. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Feb 05 16:35:10 2015          ;
; Quartus II 64-Bit Version          ; 11.1 Build 259 01/25/2012 SP 2 SJ Full Version ;
; Revision Name                      ; zGPU                                           ;
; Top-level Entity Name              ; ALU                                            ;
; Family                             ; Cyclone IV E                                   ;
; Total logic elements               ; 177                                            ;
;     Total combinational functions  ; 176                                            ;
;     Dedicated logic registers      ; 19                                             ;
; Total registers                    ; 19                                             ;
; Total pins                         ; 51                                             ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 0                                              ;
; Embedded Multiplier 9-bit elements ; 0                                              ;
; Total PLLs                         ; 0                                              ;
+------------------------------------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; ALU                ; zGPU               ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 3                  ; 3                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                   ;
+----------------------------------+-----------------+------------------------------------+--------------------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                   ;
+----------------------------------+-----------------+------------------------------------+--------------------------------------------------------------------------------+
; lpm_add_sub1.vhd                 ; yes             ; User Wizard-Generated File         ; C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/lpm_add_sub1.vhd       ;
; lpm_mux0.vhd                     ; yes             ; User Wizard-Generated File         ; C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/lpm_mux0.vhd           ;
; pipeline.bdf                     ; yes             ; User Block Diagram/Schematic File  ; C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/pipeline.bdf           ;
; ALU.bdf                          ; yes             ; User Block Diagram/Schematic File  ; C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/ALU.bdf                ;
; lpm_clshift0.vhd                 ; yes             ; User Wizard-Generated File         ; C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/lpm_clshift0.vhd       ;
; shiftBlock.bdf                   ; yes             ; User Block Diagram/Schematic File  ; C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/shiftBlock.bdf         ;
; lpm_clshift1.vhd                 ; yes             ; User Wizard-Generated File         ; C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/lpm_clshift1.vhd       ;
; lpm_clshift2.vhd                 ; yes             ; User Wizard-Generated File         ; C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/lpm_clshift2.vhd       ;
; lpm_mux2.vhd                     ; yes             ; User Wizard-Generated File         ; C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/lpm_mux2.vhd           ;
; bitwiseBlock.vhd                 ; yes             ; User VHDL File                     ; C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/bitwiseBlock.vhd       ;
; vwd_ff.vhd                       ; yes             ; User VHDL File                     ; C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/vwd_ff.vhd             ;
; adderComputeCarry.vhd            ; yes             ; User VHDL File                     ; C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/adderComputeCarry.vhd  ;
; lpm_mux7.vhd                     ; yes             ; User Wizard-Generated File         ; C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/lpm_mux7.vhd           ;
; lpm_mux.tdf                      ; yes             ; Megafunction                       ; c:/altera/11.1/quartus/libraries/megafunctions/lpm_mux.tdf                     ;
; aglobal111.inc                   ; yes             ; Megafunction                       ; c:/altera/11.1/quartus/libraries/megafunctions/aglobal111.inc                  ;
; muxlut.inc                       ; yes             ; Megafunction                       ; c:/altera/11.1/quartus/libraries/megafunctions/muxlut.inc                      ;
; bypassff.inc                     ; yes             ; Megafunction                       ; c:/altera/11.1/quartus/libraries/megafunctions/bypassff.inc                    ;
; altshift.inc                     ; yes             ; Megafunction                       ; c:/altera/11.1/quartus/libraries/megafunctions/altshift.inc                    ;
; db/mux_p7e.tdf                   ; yes             ; Auto-Generated Megafunction        ; C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/db/mux_p7e.tdf         ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction                       ; c:/altera/11.1/quartus/libraries/megafunctions/lpm_add_sub.tdf                 ;
; addcore.inc                      ; yes             ; Megafunction                       ; c:/altera/11.1/quartus/libraries/megafunctions/addcore.inc                     ;
; look_add.inc                     ; yes             ; Megafunction                       ; c:/altera/11.1/quartus/libraries/megafunctions/look_add.inc                    ;
; alt_stratix_add_sub.inc          ; yes             ; Megafunction                       ; c:/altera/11.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc         ;
; db/add_sub_lqg.tdf               ; yes             ; Auto-Generated Megafunction        ; C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/db/add_sub_lqg.tdf     ;
; db/mux_i7e.tdf                   ; yes             ; Auto-Generated Megafunction        ; C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/db/mux_i7e.tdf         ;
; lpm_clshift.tdf                  ; yes             ; Megafunction                       ; c:/altera/11.1/quartus/libraries/megafunctions/lpm_clshift.tdf                 ;
; db/lpm_clshift_qee.tdf           ; yes             ; Auto-Generated Megafunction        ; C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/db/lpm_clshift_qee.tdf ;
; db/lpm_clshift_lsd.tdf           ; yes             ; Auto-Generated Megafunction        ; C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/db/lpm_clshift_lsd.tdf ;
; db/mux_s7e.tdf                   ; yes             ; Auto-Generated Megafunction        ; C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/db/mux_s7e.tdf         ;
; db/lpm_clshift_4gc.tdf           ; yes             ; Auto-Generated Megafunction        ; C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/db/lpm_clshift_4gc.tdf ;
+----------------------------------+-----------------+------------------------------------+--------------------------------------------------------------------------------+


+----------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                    ;
+---------------------------------------------+------------------+
; Resource                                    ; Usage            ;
+---------------------------------------------+------------------+
; Estimated Total logic elements              ; 177              ;
;                                             ;                  ;
; Total combinational functions               ; 176              ;
; Logic element usage by number of LUT inputs ;                  ;
;     -- 4 input functions                    ; 94               ;
;     -- 3 input functions                    ; 60               ;
;     -- <=2 input functions                  ; 22               ;
;                                             ;                  ;
; Logic elements by mode                      ;                  ;
;     -- normal mode                          ; 167              ;
;     -- arithmetic mode                      ; 9                ;
;                                             ;                  ;
; Total registers                             ; 19               ;
;     -- Dedicated logic registers            ; 19               ;
;     -- I/O registers                        ; 0                ;
;                                             ;                  ;
; I/O pins                                    ; 51               ;
; Maximum fan-out node                        ; ALUCtrl[2]~input ;
; Maximum fan-out                             ; 32               ;
; Total fan-out                               ; 717              ;
; Average fan-out                             ; 2.41             ;
+---------------------------------------------+------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                 ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                   ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                       ; Library Name ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------+--------------+
; |ALU                                         ; 176 (0)           ; 19 (0)       ; 0           ; 0            ; 0       ; 0         ; 51   ; 0            ; |ALU                                                                                                      ;              ;
;    |D_FF_VHDL:inst2|                         ; 23 (23)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ALU|D_FF_VHDL:inst2                                                                                      ;              ;
;    |bitwiseBlock:inst5|                      ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ALU|bitwiseBlock:inst5                                                                                   ;              ;
;    |lpm_mux0:inst7|                          ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ALU|lpm_mux0:inst7                                                                                       ;              ;
;       |lpm_mux:LPM_MUX_component|            ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ALU|lpm_mux0:inst7|lpm_mux:LPM_MUX_component                                                             ;              ;
;          |mux_i7e:auto_generated|            ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ALU|lpm_mux0:inst7|lpm_mux:LPM_MUX_component|mux_i7e:auto_generated                                      ;              ;
;    |lpm_mux7:inst6|                          ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ALU|lpm_mux7:inst6                                                                                       ;              ;
;       |lpm_mux:LPM_MUX_component|            ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ALU|lpm_mux7:inst6|lpm_mux:LPM_MUX_component                                                             ;              ;
;          |mux_p7e:auto_generated|            ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ALU|lpm_mux7:inst6|lpm_mux:LPM_MUX_component|mux_p7e:auto_generated                                      ;              ;
;    |pipeline:inst|                           ; 20 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ALU|pipeline:inst                                                                                        ;              ;
;       |lpm_add_sub1:inst|                    ; 19 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ALU|pipeline:inst|lpm_add_sub1:inst                                                                      ;              ;
;          |lpm_add_sub:LPM_ADD_SUB_component| ; 19 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ALU|pipeline:inst|lpm_add_sub1:inst|lpm_add_sub:LPM_ADD_SUB_component                                    ;              ;
;             |add_sub_lqg:auto_generated|     ; 19 (19)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ALU|pipeline:inst|lpm_add_sub1:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_lqg:auto_generated         ;              ;
;       |lpm_mux0:inst1|                       ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ALU|pipeline:inst|lpm_mux0:inst1                                                                         ;              ;
;          |lpm_mux:LPM_MUX_component|         ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ALU|pipeline:inst|lpm_mux0:inst1|lpm_mux:LPM_MUX_component                                               ;              ;
;             |mux_i7e:auto_generated|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ALU|pipeline:inst|lpm_mux0:inst1|lpm_mux:LPM_MUX_component|mux_i7e:auto_generated                        ;              ;
;    |shiftBlock:inst4|                        ; 117 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ALU|shiftBlock:inst4                                                                                     ;              ;
;       |lpm_clshift0:inst2|                   ; 23 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ALU|shiftBlock:inst4|lpm_clshift0:inst2                                                                  ;              ;
;          |lpm_clshift:LPM_CLSHIFT_component| ; 23 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ALU|shiftBlock:inst4|lpm_clshift0:inst2|lpm_clshift:LPM_CLSHIFT_component                                ;              ;
;             |lpm_clshift_4gc:auto_generated| ; 23 (23)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ALU|shiftBlock:inst4|lpm_clshift0:inst2|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_4gc:auto_generated ;              ;
;       |lpm_clshift1:inst|                    ; 36 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ALU|shiftBlock:inst4|lpm_clshift1:inst                                                                   ;              ;
;          |lpm_clshift:LPM_CLSHIFT_component| ; 36 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ALU|shiftBlock:inst4|lpm_clshift1:inst|lpm_clshift:LPM_CLSHIFT_component                                 ;              ;
;             |lpm_clshift_qee:auto_generated| ; 36 (36)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ALU|shiftBlock:inst4|lpm_clshift1:inst|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_qee:auto_generated  ;              ;
;       |lpm_clshift2:inst5|                   ; 24 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ALU|shiftBlock:inst4|lpm_clshift2:inst5                                                                  ;              ;
;          |lpm_clshift:LPM_CLSHIFT_component| ; 24 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ALU|shiftBlock:inst4|lpm_clshift2:inst5|lpm_clshift:LPM_CLSHIFT_component                                ;              ;
;             |lpm_clshift_lsd:auto_generated| ; 24 (24)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ALU|shiftBlock:inst4|lpm_clshift2:inst5|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_lsd:auto_generated ;              ;
;       |lpm_mux0:inst15|                      ; 14 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ALU|shiftBlock:inst4|lpm_mux0:inst15                                                                     ;              ;
;          |lpm_mux:LPM_MUX_component|         ; 14 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ALU|shiftBlock:inst4|lpm_mux0:inst15|lpm_mux:LPM_MUX_component                                           ;              ;
;             |mux_i7e:auto_generated|         ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ALU|shiftBlock:inst4|lpm_mux0:inst15|lpm_mux:LPM_MUX_component|mux_i7e:auto_generated                    ;              ;
;       |lpm_mux2:inst1|                       ; 20 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ALU|shiftBlock:inst4|lpm_mux2:inst1                                                                      ;              ;
;          |lpm_mux:LPM_MUX_component|         ; 20 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ALU|shiftBlock:inst4|lpm_mux2:inst1|lpm_mux:LPM_MUX_component                                            ;              ;
;             |mux_s7e:auto_generated|         ; 20 (20)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ALU|shiftBlock:inst4|lpm_mux2:inst1|lpm_mux:LPM_MUX_component|mux_s7e:auto_generated                     ;              ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                               ;
+--------+--------------+---------+--------------+--------------+------------------------------------------+--------------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                          ; IP Include File                                                          ;
+--------+--------------+---------+--------------+--------------+------------------------------------------+--------------------------------------------------------------------------+
; Altera ; LPM_MUX      ; 11.1    ; N/A          ; N/A          ; |ALU|lpm_mux0:inst7                      ; C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/lpm_mux0.vhd     ;
; Altera ; LPM_MUX      ; 11.1    ; N/A          ; N/A          ; |ALU|lpm_mux7:inst6                      ; C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/lpm_mux7.vhd     ;
; Altera ; LPM_ADD_SUB  ; 11.1    ; N/A          ; N/A          ; |ALU|pipeline:inst|lpm_add_sub1:inst     ; C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/lpm_add_sub1.vhd ;
; Altera ; LPM_MUX      ; 11.1    ; N/A          ; N/A          ; |ALU|pipeline:inst|lpm_mux0:inst1        ; C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/lpm_mux0.vhd     ;
; Altera ; LPM_MUX      ; 11.1    ; N/A          ; N/A          ; |ALU|pipeline:inst|lpm_mux0:inst3        ; C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/lpm_mux0.vhd     ;
; Altera ; LPM_CLSHIFT  ; 11.1    ; N/A          ; N/A          ; |ALU|shiftBlock:inst4|lpm_clshift0:inst2 ; C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/lpm_clshift0.vhd ;
; Altera ; LPM_CLSHIFT  ; 11.1    ; N/A          ; N/A          ; |ALU|shiftBlock:inst4|lpm_clshift1:inst  ; C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/lpm_clshift1.vhd ;
; Altera ; LPM_CLSHIFT  ; 11.1    ; N/A          ; N/A          ; |ALU|shiftBlock:inst4|lpm_clshift2:inst5 ; C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/lpm_clshift2.vhd ;
; Altera ; LPM_MUX      ; 11.1    ; N/A          ; N/A          ; |ALU|shiftBlock:inst4|lpm_mux0:inst15    ; C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/lpm_mux0.vhd     ;
; Altera ; LPM_MUX      ; 11.1    ; N/A          ; N/A          ; |ALU|shiftBlock:inst4|lpm_mux2:inst1     ; C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/lpm_mux2.vhd     ;
+--------+--------------+---------+--------------+--------------+------------------------------------------+--------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 19    ;
; Number of registers using Synchronous Clear  ; 9     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered                                                                                                           ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------+
; 6:1                ; 7 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; |ALU|D_FF_VHDL:inst2|q[9]                                                                                            ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |ALU|shiftBlock:inst4|lpm_clshift2:inst5|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_lsd:auto_generated|sbit_w[27] ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |ALU|shiftBlock:inst4|lpm_clshift2:inst5|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_lsd:auto_generated|sbit_w[24] ;                            ;
+--------------------+-----------+---------------+----------------------+------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------+


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: D_FF_VHDL:inst2 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; bit_width      ; 19    ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bitwiseBlock:inst5 ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; bit_width      ; 8     ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_mux7:inst6|LPM_MUX:LPM_MUX_component ;
+------------------------+--------------+-----------------------------------------------+
; Parameter Name         ; Value        ; Type                                          ;
+------------------------+--------------+-----------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                ;
; LPM_WIDTH              ; 8            ; Signed Integer                                ;
; LPM_SIZE               ; 2            ; Signed Integer                                ;
; LPM_WIDTHS             ; 1            ; Signed Integer                                ;
; LPM_PIPELINE           ; 0            ; Signed Integer                                ;
; CBXI_PARAMETER         ; mux_p7e      ; Untyped                                       ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                       ;
+------------------------+--------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipeline:inst|lpm_add_sub1:inst|lpm_add_sub:LPM_ADD_SUB_component ;
+------------------------+--------------+------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                   ;
+------------------------+--------------+------------------------------------------------------------------------+
; LPM_WIDTH              ; 9            ; Signed Integer                                                         ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                ;
; LPM_DIRECTION          ; DEFAULT      ; Untyped                                                                ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                ;
; LPM_PIPELINE           ; 0            ; Untyped                                                                ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                     ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                ;
; USE_WYS                ; OFF          ; Untyped                                                                ;
; STYLE                  ; FAST         ; Untyped                                                                ;
; CBXI_PARAMETER         ; add_sub_lqg  ; Untyped                                                                ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                         ;
+------------------------+--------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipeline:inst|lpm_mux0:inst1|LPM_MUX:LPM_MUX_component ;
+------------------------+--------------+-------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                        ;
+------------------------+--------------+-------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                              ;
; LPM_WIDTH              ; 1            ; Signed Integer                                              ;
; LPM_SIZE               ; 2            ; Signed Integer                                              ;
; LPM_WIDTHS             ; 1            ; Signed Integer                                              ;
; LPM_PIPELINE           ; 0            ; Signed Integer                                              ;
; CBXI_PARAMETER         ; mux_i7e      ; Untyped                                                     ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                     ;
+------------------------+--------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipeline:inst|lpm_mux0:inst3|LPM_MUX:LPM_MUX_component ;
+------------------------+--------------+-------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                        ;
+------------------------+--------------+-------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                              ;
; LPM_WIDTH              ; 1            ; Signed Integer                                              ;
; LPM_SIZE               ; 2            ; Signed Integer                                              ;
; LPM_WIDTHS             ; 1            ; Signed Integer                                              ;
; LPM_PIPELINE           ; 0            ; Signed Integer                                              ;
; CBXI_PARAMETER         ; mux_i7e      ; Untyped                                                     ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                     ;
+------------------------+--------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: shiftBlock:inst4|lpm_mux0:inst15|LPM_MUX:LPM_MUX_component ;
+------------------------+--------------+-----------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                            ;
+------------------------+--------------+-----------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                  ;
; LPM_WIDTH              ; 1            ; Signed Integer                                                  ;
; LPM_SIZE               ; 2            ; Signed Integer                                                  ;
; LPM_WIDTHS             ; 1            ; Signed Integer                                                  ;
; LPM_PIPELINE           ; 0            ; Signed Integer                                                  ;
; CBXI_PARAMETER         ; mux_i7e      ; Untyped                                                         ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                         ;
+------------------------+--------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: shiftBlock:inst4|lpm_clshift1:inst|lpm_clshift:LPM_CLSHIFT_component ;
+----------------+-----------------+--------------------------------------------------------------------------------+
; Parameter Name ; Value           ; Type                                                                           ;
+----------------+-----------------+--------------------------------------------------------------------------------+
; LPM_PIPELINE   ; 0               ; Untyped                                                                        ;
; LPM_SHIFTTYPE  ; LOGICAL         ; Untyped                                                                        ;
; LPM_WIDTH      ; 8               ; Signed Integer                                                                 ;
; LPM_WIDTHDIST  ; 3               ; Signed Integer                                                                 ;
; CBXI_PARAMETER ; lpm_clshift_qee ; Untyped                                                                        ;
+----------------+-----------------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: shiftBlock:inst4|lpm_clshift2:inst5|lpm_clshift:LPM_CLSHIFT_component ;
+----------------+-----------------+---------------------------------------------------------------------------------+
; Parameter Name ; Value           ; Type                                                                            ;
+----------------+-----------------+---------------------------------------------------------------------------------+
; LPM_PIPELINE   ; 0               ; Untyped                                                                         ;
; LPM_SHIFTTYPE  ; ARITHMETIC      ; Untyped                                                                         ;
; LPM_WIDTH      ; 8               ; Signed Integer                                                                  ;
; LPM_WIDTHDIST  ; 3               ; Signed Integer                                                                  ;
; CBXI_PARAMETER ; lpm_clshift_lsd ; Untyped                                                                         ;
+----------------+-----------------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: shiftBlock:inst4|lpm_mux2:inst1|LPM_MUX:LPM_MUX_component ;
+------------------------+--------------+----------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                           ;
+------------------------+--------------+----------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                 ;
; LPM_WIDTH              ; 8            ; Signed Integer                                                 ;
; LPM_SIZE               ; 4            ; Signed Integer                                                 ;
; LPM_WIDTHS             ; 2            ; Signed Integer                                                 ;
; LPM_PIPELINE           ; 0            ; Signed Integer                                                 ;
; CBXI_PARAMETER         ; mux_s7e      ; Untyped                                                        ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                        ;
+------------------------+--------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: shiftBlock:inst4|lpm_clshift0:inst2|lpm_clshift:LPM_CLSHIFT_component ;
+----------------+-----------------+---------------------------------------------------------------------------------+
; Parameter Name ; Value           ; Type                                                                            ;
+----------------+-----------------+---------------------------------------------------------------------------------+
; LPM_PIPELINE   ; 0               ; Untyped                                                                         ;
; LPM_SHIFTTYPE  ; ROTATE          ; Untyped                                                                         ;
; LPM_WIDTH      ; 8               ; Signed Integer                                                                  ;
; LPM_WIDTHDIST  ; 3               ; Signed Integer                                                                  ;
; CBXI_PARAMETER ; lpm_clshift_4gc ; Untyped                                                                         ;
+----------------+-----------------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_mux0:inst7|LPM_MUX:LPM_MUX_component ;
+------------------------+--------------+-----------------------------------------------+
; Parameter Name         ; Value        ; Type                                          ;
+------------------------+--------------+-----------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                ;
; LPM_WIDTH              ; 1            ; Signed Integer                                ;
; LPM_SIZE               ; 2            ; Signed Integer                                ;
; LPM_WIDTHS             ; 1            ; Signed Integer                                ;
; LPM_PIPELINE           ; 0            ; Signed Integer                                ;
; CBXI_PARAMETER         ; mux_i7e      ; Untyped                                       ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                       ;
+------------------------+--------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:04     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Full Version
    Info: Processing started: Thu Feb 05 16:35:04 2015
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off zGPU -c zGPU
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file lpm_add_sub1.vhd
    Info (12022): Found design unit 1: lpm_add_sub1-SYN
    Info (12023): Found entity 1: lpm_add_sub1
Info (12021): Found 2 design units, including 1 entities, in source file lpm_mux0.vhd
    Info (12022): Found design unit 1: lpm_mux0-SYN
    Info (12023): Found entity 1: lpm_mux0
Info (12021): Found 1 design units, including 1 entities, in source file pipeline.bdf
    Info (12023): Found entity 1: pipeline
Info (12021): Found 1 design units, including 1 entities, in source file alu.bdf
    Info (12023): Found entity 1: ALU
Info (12021): Found 2 design units, including 1 entities, in source file lpm_clshift0.vhd
    Info (12022): Found design unit 1: lpm_clshift0-SYN
    Info (12023): Found entity 1: lpm_clshift0
Info (12021): Found 1 design units, including 1 entities, in source file shiftblock.bdf
    Info (12023): Found entity 1: shiftBlock
Info (12021): Found 2 design units, including 1 entities, in source file lpm_clshift1.vhd
    Info (12022): Found design unit 1: lpm_clshift1-SYN
    Info (12023): Found entity 1: lpm_clshift1
Info (12021): Found 2 design units, including 1 entities, in source file lpm_clshift2.vhd
    Info (12022): Found design unit 1: lpm_clshift2-SYN
    Info (12023): Found entity 1: lpm_clshift2
Info (12021): Found 2 design units, including 1 entities, in source file lpm_mux1.vhd
    Info (12022): Found design unit 1: lpm_mux1-SYN
    Info (12023): Found entity 1: lpm_mux1
Info (12021): Found 2 design units, including 1 entities, in source file lpm_mux2.vhd
    Info (12022): Found design unit 1: lpm_mux2-SYN
    Info (12023): Found entity 1: lpm_mux2
Info (12021): Found 2 design units, including 1 entities, in source file bitwiseblock.vhd
    Info (12022): Found design unit 1: bitwiseBlock-struc
    Info (12023): Found entity 1: bitwiseBlock
Info (12021): Found 2 design units, including 1 entities, in source file lpm_mux3.vhd
    Info (12022): Found design unit 1: lpm_mux3-SYN
    Info (12023): Found entity 1: lpm_mux3
Info (12021): Found 2 design units, including 1 entities, in source file vwd_ff.vhd
    Info (12022): Found design unit 1: D_FF_VHDL-Behavioral
    Info (12023): Found entity 1: D_FF_VHDL
Info (12021): Found 2 design units, including 1 entities, in source file addercomputecarry.vhd
    Info (12022): Found design unit 1: adderComputeCarry-struc
    Info (12023): Found entity 1: adderComputeCarry
Info (12021): Found 1 design units, including 1 entities, in source file core.bdf
    Info (12023): Found entity 1: core
Info (12021): Found 1 design units, including 1 entities, in source file threadmem.bdf
    Info (12023): Found entity 1: threadMem
Info (12021): Found 2 design units, including 1 entities, in source file coreram.vhd
    Info (12022): Found design unit 1: coreram-SYN
    Info (12023): Found entity 1: coreram
Info (12021): Found 2 design units, including 1 entities, in source file lpm_mux4.vhd
    Info (12022): Found design unit 1: lpm_mux4-SYN
    Info (12023): Found entity 1: lpm_mux4
Info (12021): Found 2 design units, including 1 entities, in source file lpm_add_sub2.vhd
    Info (12022): Found design unit 1: lpm_add_sub2-SYN
    Info (12023): Found entity 1: lpm_add_sub2
Info (12021): Found 2 design units, including 1 entities, in source file multignd.vhd
    Info (12022): Found design unit 1: MULTI_GND-Behavioral
    Info (12023): Found entity 1: MULTI_GND
Info (12021): Found 1 design units, including 1 entities, in source file regile.bdf
    Info (12023): Found entity 1: regile
Info (12021): Found 2 design units, including 1 entities, in source file pcregmem.vhd
    Info (12022): Found design unit 1: pcregmem-SYN
    Info (12023): Found entity 1: PCregmem
Info (12021): Found 2 design units, including 1 entities, in source file lpm_add_sub3.vhd
    Info (12022): Found design unit 1: lpm_add_sub3-SYN
    Info (12023): Found entity 1: lpm_add_sub3
Info (12021): Found 2 design units, including 1 entities, in source file gpregmem.vhd
    Info (12022): Found design unit 1: gpregmem-SYN
    Info (12023): Found entity 1: GPregmem
Info (12021): Found 2 design units, including 1 entities, in source file flop16x16.vhd
    Info (12022): Found design unit 1: Flop16xN-Behavioral
    Info (12023): Found entity 1: Flop16xN
Info (12021): Found 2 design units, including 1 entities, in source file lpm_add_sub4.vhd
    Info (12022): Found design unit 1: lpm_add_sub4-SYN
    Info (12023): Found entity 1: lpm_add_sub4
Info (12021): Found 2 design units, including 1 entities, in source file lpm_decode1.vhd
    Info (12022): Found design unit 1: lpm_decode1-SYN
    Info (12023): Found entity 1: lpm_decode1
Info (12021): Found 2 design units, including 1 entities, in source file lpm_mux5.vhd
    Info (12022): Found design unit 1: lpm_mux5-SYN
    Info (12023): Found entity 1: lpm_mux5
Info (12021): Found 2 design units, including 1 entities, in source file lpm_add_sub5.vhd
    Info (12022): Found design unit 1: lpm_add_sub5-SYN
    Info (12023): Found entity 1: lpm_add_sub5
Info (12021): Found 2 design units, including 1 entities, in source file lpm_mux6.vhd
    Info (12022): Found design unit 1: lpm_mux6-SYN
    Info (12023): Found entity 1: lpm_mux6
Info (12021): Found 2 design units, including 1 entities, in source file signextend8_16.vhd
    Info (12022): Found design unit 1: signextend8_16-Behavioral
    Info (12023): Found entity 1: signextend8_16
Info (12021): Found 2 design units, including 1 entities, in source file lpm_mux7.vhd
    Info (12022): Found design unit 1: lpm_mux7-SYN
    Info (12023): Found entity 1: lpm_mux7
Info (12021): Found 2 design units, including 1 entities, in source file lpm_add_sub6.vhd
    Info (12022): Found design unit 1: lpm_add_sub6-SYN
    Info (12023): Found entity 1: lpm_add_sub6
Info (12021): Found 2 design units, including 1 entities, in source file lpm_mux8.vhd
    Info (12022): Found design unit 1: lpm_mux8-SYN
    Info (12023): Found entity 1: lpm_mux8
Info (12021): Found 2 design units, including 1 entities, in source file encode4_2.vhd
    Info (12022): Found design unit 1: encode4_2-Behavioral
    Info (12023): Found entity 1: encode4_2
Info (12021): Found 2 design units, including 1 entities, in source file lpm_constant0.vhd
    Info (12022): Found design unit 1: lpm_constant0-SYN
    Info (12023): Found entity 1: lpm_constant0
Info (12021): Found 2 design units, including 1 entities, in source file lpm_constant1.vhd
    Info (12022): Found design unit 1: lpm_constant1-SYN
    Info (12023): Found entity 1: lpm_constant1
Info (12021): Found 2 design units, including 1 entities, in source file lpm_constant2.vhd
    Info (12022): Found design unit 1: lpm_constant2-SYN
    Info (12023): Found entity 1: lpm_constant2
Info (12021): Found 2 design units, including 1 entities, in source file lpm_constant3.vhd
    Info (12022): Found design unit 1: lpm_constant3-SYN
    Info (12023): Found entity 1: lpm_constant3
Info (12021): Found 2 design units, including 1 entities, in source file lpm_constant4.vhd
    Info (12022): Found design unit 1: lpm_constant4-SYN
    Info (12023): Found entity 1: lpm_constant4
Info (12021): Found 2 design units, including 1 entities, in source file lpm_constant5.vhd
    Info (12022): Found design unit 1: lpm_constant5-SYN
    Info (12023): Found entity 1: lpm_constant5
Info (12021): Found 2 design units, including 1 entities, in source file trom.vhd
    Info (12022): Found design unit 1: trom-SYN
    Info (12023): Found entity 1: trom
Info (12021): Found 2 design units, including 1 entities, in source file lpm_counter0.vhd
    Info (12022): Found design unit 1: lpm_counter0-SYN
    Info (12023): Found entity 1: lpm_counter0
Info (12021): Found 2 design units, including 1 entities, in source file lpm_mux9.vhd
    Info (12022): Found design unit 1: lpm_mux9-SYN
    Info (12023): Found entity 1: lpm_mux9
Info (12021): Found 2 design units, including 1 entities, in source file id.vhd
    Info (12022): Found design unit 1: InstructionDecoderStage2-Behavioral
    Info (12023): Found entity 1: InstructionDecoderStage2
Info (12021): Found 2 design units, including 1 entities, in source file id0.vhd
    Info (12022): Found design unit 1: InstructionDecoderStage1-Behavioral
    Info (12023): Found entity 1: InstructionDecoderStage1
Info (12021): Found 2 design units, including 1 entities, in source file lpm_mux10.vhd
    Info (12022): Found design unit 1: lpm_mux10-SYN
    Info (12023): Found entity 1: lpm_mux10
Info (12021): Found 2 design units, including 1 entities, in source file lpm_constant6.vhd
    Info (12022): Found design unit 1: lpm_constant6-SYN
    Info (12023): Found entity 1: lpm_constant6
Info (12021): Found 2 design units, including 1 entities, in source file lpm_mux11.vhd
    Info (12022): Found design unit 1: lpm_mux11-SYN
    Info (12023): Found entity 1: lpm_mux11
Info (12021): Found 2 design units, including 1 entities, in source file lpm_mux12.vhd
    Info (12022): Found design unit 1: lpm_mux12-SYN
    Info (12023): Found entity 1: lpm_mux12
Info (12021): Found 2 design units, including 1 entities, in source file lpm_mux13.vhd
    Info (12022): Found design unit 1: lpm_mux13-SYN
    Info (12023): Found entity 1: lpm_mux13
Info (12021): Found 2 design units, including 1 entities, in source file lpm_constant7.vhd
    Info (12022): Found design unit 1: lpm_constant7-SYN
    Info (12023): Found entity 1: lpm_constant7
Info (12021): Found 2 design units, including 1 entities, in source file lpm_add_sub7.vhd
    Info (12022): Found design unit 1: lpm_add_sub7-SYN
    Info (12023): Found entity 1: lpm_add_sub7
Info (12021): Found 2 design units, including 1 entities, in source file lpm_constant8.vhd
    Info (12022): Found design unit 1: lpm_constant8-SYN
    Info (12023): Found entity 1: lpm_constant8
Info (12021): Found 2 design units, including 1 entities, in source file lpm_mux14.vhd
    Info (12022): Found design unit 1: lpm_mux14-SYN
    Info (12023): Found entity 1: lpm_mux14
Info (12021): Found 2 design units, including 1 entities, in source file lpm_mux15.vhd
    Info (12022): Found design unit 1: lpm_mux15-SYN
    Info (12023): Found entity 1: lpm_mux15
Info (12021): Found 2 design units, including 1 entities, in source file lpm_constant9.vhd
    Info (12022): Found design unit 1: lpm_constant9-SYN
    Info (12023): Found entity 1: lpm_constant9
Info (12021): Found 2 design units, including 1 entities, in source file idrom.vhd
    Info (12022): Found design unit 1: idrom-SYN
    Info (12023): Found entity 1: idrom
Info (12021): Found 2 design units, including 1 entities, in source file lpm_counter1.vhd
    Info (12022): Found design unit 1: lpm_counter1-SYN
    Info (12023): Found entity 1: lpm_counter1
Info (12021): Found 1 design units, including 1 entities, in source file coretest.bdf
    Info (12023): Found entity 1: coreTest
Info (12021): Found 2 design units, including 1 entities, in source file z_abs.vhd
    Info (12022): Found design unit 1: Z_ABS-Behavioral
    Info (12023): Found entity 1: Z_ABS
Info (12021): Found 2 design units, including 1 entities, in source file altpll0.vhd
    Info (12022): Found design unit 1: altpll0-SYN
    Info (12023): Found entity 1: altpll0
Info (12021): Found 2 design units, including 1 entities, in source file lpm_counter2.vhd
    Info (12022): Found design unit 1: lpm_counter2-SYN
    Info (12023): Found entity 1: lpm_counter2
Info (12127): Elaborating entity "ALU" for the top level hierarchy
Info (12128): Elaborating entity "D_FF_VHDL" for hierarchy "D_FF_VHDL:inst2"
Info (12128): Elaborating entity "bitwiseBlock" for hierarchy "bitwiseBlock:inst5"
Info (12128): Elaborating entity "lpm_mux7" for hierarchy "lpm_mux7:inst6"
Info (12128): Elaborating entity "LPM_MUX" for hierarchy "lpm_mux7:inst6|LPM_MUX:LPM_MUX_component"
Info (12130): Elaborated megafunction instantiation "lpm_mux7:inst6|LPM_MUX:LPM_MUX_component"
Info (12133): Instantiated megafunction "lpm_mux7:inst6|LPM_MUX:LPM_MUX_component" with the following parameter:
    Info (12134): Parameter "LPM_WIDTH" = "8"
    Info (12134): Parameter "LPM_SIZE" = "2"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_PIPELINE" = "0"
    Info (12134): Parameter "LPM_TYPE" = "LPM_MUX"
    Info (12134): Parameter "LPM_HINT" = "UNUSED"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_p7e.tdf
    Info (12023): Found entity 1: mux_p7e
Info (12128): Elaborating entity "mux_p7e" for hierarchy "lpm_mux7:inst6|LPM_MUX:LPM_MUX_component|mux_p7e:auto_generated"
Info (12128): Elaborating entity "pipeline" for hierarchy "pipeline:inst"
Info (12128): Elaborating entity "adderComputeCarry" for hierarchy "pipeline:inst|adderComputeCarry:inst11"
Info (12128): Elaborating entity "lpm_add_sub1" for hierarchy "pipeline:inst|lpm_add_sub1:inst"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "pipeline:inst|lpm_add_sub1:inst|lpm_add_sub:LPM_ADD_SUB_component"
Info (12130): Elaborated megafunction instantiation "pipeline:inst|lpm_add_sub1:inst|lpm_add_sub:LPM_ADD_SUB_component"
Info (12133): Instantiated megafunction "pipeline:inst|lpm_add_sub1:inst|lpm_add_sub:LPM_ADD_SUB_component" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "UNUSED"
    Info (12134): Parameter "lpm_hint" = "ONE_INPUT_IS_CONSTANT=NO,CIN_USED=YES"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_ADD_SUB"
    Info (12134): Parameter "lpm_width" = "9"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_lqg.tdf
    Info (12023): Found entity 1: add_sub_lqg
Info (12128): Elaborating entity "add_sub_lqg" for hierarchy "pipeline:inst|lpm_add_sub1:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_lqg:auto_generated"
Info (12128): Elaborating entity "lpm_mux0" for hierarchy "pipeline:inst|lpm_mux0:inst1"
Info (12128): Elaborating entity "LPM_MUX" for hierarchy "pipeline:inst|lpm_mux0:inst1|LPM_MUX:LPM_MUX_component"
Info (12130): Elaborated megafunction instantiation "pipeline:inst|lpm_mux0:inst1|LPM_MUX:LPM_MUX_component"
Info (12133): Instantiated megafunction "pipeline:inst|lpm_mux0:inst1|LPM_MUX:LPM_MUX_component" with the following parameter:
    Info (12134): Parameter "LPM_WIDTH" = "1"
    Info (12134): Parameter "LPM_SIZE" = "2"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_PIPELINE" = "0"
    Info (12134): Parameter "LPM_TYPE" = "LPM_MUX"
    Info (12134): Parameter "LPM_HINT" = "UNUSED"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_i7e.tdf
    Info (12023): Found entity 1: mux_i7e
Info (12128): Elaborating entity "mux_i7e" for hierarchy "pipeline:inst|lpm_mux0:inst1|LPM_MUX:LPM_MUX_component|mux_i7e:auto_generated"
Info (12128): Elaborating entity "shiftBlock" for hierarchy "shiftBlock:inst4"
Info (12128): Elaborating entity "lpm_clshift1" for hierarchy "shiftBlock:inst4|lpm_clshift1:inst"
Info (12128): Elaborating entity "lpm_clshift" for hierarchy "shiftBlock:inst4|lpm_clshift1:inst|lpm_clshift:LPM_CLSHIFT_component"
Info (12130): Elaborated megafunction instantiation "shiftBlock:inst4|lpm_clshift1:inst|lpm_clshift:LPM_CLSHIFT_component"
Info (12133): Instantiated megafunction "shiftBlock:inst4|lpm_clshift1:inst|lpm_clshift:LPM_CLSHIFT_component" with the following parameter:
    Info (12134): Parameter "lpm_shifttype" = "LOGICAL"
    Info (12134): Parameter "lpm_type" = "LPM_CLSHIFT"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthdist" = "3"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_clshift_qee.tdf
    Info (12023): Found entity 1: lpm_clshift_qee
Info (12128): Elaborating entity "lpm_clshift_qee" for hierarchy "shiftBlock:inst4|lpm_clshift1:inst|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_qee:auto_generated"
Info (12128): Elaborating entity "lpm_clshift2" for hierarchy "shiftBlock:inst4|lpm_clshift2:inst5"
Info (12128): Elaborating entity "lpm_clshift" for hierarchy "shiftBlock:inst4|lpm_clshift2:inst5|lpm_clshift:LPM_CLSHIFT_component"
Info (12130): Elaborated megafunction instantiation "shiftBlock:inst4|lpm_clshift2:inst5|lpm_clshift:LPM_CLSHIFT_component"
Info (12133): Instantiated megafunction "shiftBlock:inst4|lpm_clshift2:inst5|lpm_clshift:LPM_CLSHIFT_component" with the following parameter:
    Info (12134): Parameter "lpm_shifttype" = "ARITHMETIC"
    Info (12134): Parameter "lpm_type" = "LPM_CLSHIFT"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthdist" = "3"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_clshift_lsd.tdf
    Info (12023): Found entity 1: lpm_clshift_lsd
Info (12128): Elaborating entity "lpm_clshift_lsd" for hierarchy "shiftBlock:inst4|lpm_clshift2:inst5|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_lsd:auto_generated"
Info (12128): Elaborating entity "lpm_mux2" for hierarchy "shiftBlock:inst4|lpm_mux2:inst1"
Info (12128): Elaborating entity "LPM_MUX" for hierarchy "shiftBlock:inst4|lpm_mux2:inst1|LPM_MUX:LPM_MUX_component"
Info (12130): Elaborated megafunction instantiation "shiftBlock:inst4|lpm_mux2:inst1|LPM_MUX:LPM_MUX_component"
Info (12133): Instantiated megafunction "shiftBlock:inst4|lpm_mux2:inst1|LPM_MUX:LPM_MUX_component" with the following parameter:
    Info (12134): Parameter "LPM_WIDTH" = "8"
    Info (12134): Parameter "LPM_SIZE" = "4"
    Info (12134): Parameter "LPM_WIDTHS" = "2"
    Info (12134): Parameter "LPM_PIPELINE" = "0"
    Info (12134): Parameter "LPM_TYPE" = "LPM_MUX"
    Info (12134): Parameter "LPM_HINT" = "UNUSED"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_s7e.tdf
    Info (12023): Found entity 1: mux_s7e
Info (12128): Elaborating entity "mux_s7e" for hierarchy "shiftBlock:inst4|lpm_mux2:inst1|LPM_MUX:LPM_MUX_component|mux_s7e:auto_generated"
Info (12128): Elaborating entity "lpm_clshift0" for hierarchy "shiftBlock:inst4|lpm_clshift0:inst2"
Info (12128): Elaborating entity "lpm_clshift" for hierarchy "shiftBlock:inst4|lpm_clshift0:inst2|lpm_clshift:LPM_CLSHIFT_component"
Info (12130): Elaborated megafunction instantiation "shiftBlock:inst4|lpm_clshift0:inst2|lpm_clshift:LPM_CLSHIFT_component"
Info (12133): Instantiated megafunction "shiftBlock:inst4|lpm_clshift0:inst2|lpm_clshift:LPM_CLSHIFT_component" with the following parameter:
    Info (12134): Parameter "lpm_shifttype" = "ROTATE"
    Info (12134): Parameter "lpm_type" = "LPM_CLSHIFT"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthdist" = "3"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_clshift_4gc.tdf
    Info (12023): Found entity 1: lpm_clshift_4gc
Info (12128): Elaborating entity "lpm_clshift_4gc" for hierarchy "shiftBlock:inst4|lpm_clshift0:inst2|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_4gc:auto_generated"
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
Info (21057): Implemented 229 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 32 input pins
    Info (21059): Implemented 19 output pins
    Info (21061): Implemented 178 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 443 megabytes
    Info: Processing ended: Thu Feb 05 16:35:11 2015
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:06


