
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.036348                       # Number of seconds simulated
sim_ticks                                 36347826267                       # Number of ticks simulated
final_tick                               565912206204                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 260712                       # Simulator instruction rate (inst/s)
host_op_rate                                   335514                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2185328                       # Simulator tick rate (ticks/s)
host_mem_usage                               16939644                       # Number of bytes of host memory used
host_seconds                                 16632.66                       # Real time elapsed on the host
sim_insts                                  4336342873                       # Number of instructions simulated
sim_ops                                    5580488768                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1595776                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1678464                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       409856                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         2176                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       369536                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4060928                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         2176                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            7296                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1406464                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1406464                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        12467                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        13113                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         3202                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           17                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         2887                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 31726                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           10988                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                10988                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        38737                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     43902928                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        52823                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     46177837                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        49301                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     11275943                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        59866                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     10166660                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               111724095                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        38737                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        52823                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        49301                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        59866                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             200727                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          38694584                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               38694584                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          38694584                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        38737                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     43902928                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        52823                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     46177837                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        49301                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     11275943                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        59866                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     10166660                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              150418679                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                87165052                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31015212                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25440856                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2019505                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13043981                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12087295                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3158306                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87170                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     32045215                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170394692                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31015212                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15245601                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             36607728                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10820839                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       7352314                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15674117                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       805318                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     84774211                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.469859                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.328949                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        48166483     56.82%     56.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3661241      4.32%     61.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3197599      3.77%     64.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3440920      4.06%     68.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2992991      3.53%     72.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1572960      1.86%     74.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1027441      1.21%     75.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2716891      3.20%     78.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        17997685     21.23%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     84774211                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.355822                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.954851                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33710343                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6933461                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34821571                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       546312                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8762515                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5080690                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6676                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     202060963                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        50947                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8762515                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35382403                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        3297987                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       929330                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         33661964                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2740004                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     195199899                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        11313                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1715573                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       748793                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents          105                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    271186668                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    910203301                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    910203301                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       102927404                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33997                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17957                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7264005                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     19234387                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     10028545                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       241408                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3158579                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         184009621                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33962                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147816341                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       286089                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     61107747                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    186732041                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1918                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     84774211                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.743647                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.907794                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     30543439     36.03%     36.03% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17869386     21.08%     57.11% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11958625     14.11%     71.21% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7641915      9.01%     80.23% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7541418      8.90%     89.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4429068      5.22%     94.35% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3392884      4.00%     98.35% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       744164      0.88%     99.23% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       653312      0.77%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     84774211                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1083581     69.91%     69.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult            45      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        206204     13.30%     83.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       260041     16.78%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    121605213     82.27%     82.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2017435      1.36%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     15740572     10.65%     94.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8437099      5.71%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147816341                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.695821                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1549871                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010485                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    382242849                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    245152388                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143665854                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149366212                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       261250                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7022258                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          545                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1077                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2286872                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          564                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8762515                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        2543799                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       159970                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    184043583                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       303850                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     19234387                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     10028545                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17940                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        114975                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         6706                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1077                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1235356                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1130374                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2365730                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145231154                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14789281                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2585183                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            22984796                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20588422                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           8195515                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.666163                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143810772                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143665854                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93715212                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        261803928                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.648205                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.357960                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421920                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     61625079                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2044694                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     76011696                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.610567                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.167017                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     30693541     40.38%     40.38% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20454418     26.91%     67.29% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8388687     11.04%     78.33% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4293248      5.65%     83.97% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3681006      4.84%     88.82% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1803031      2.37%     91.19% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      2001682      2.63%     93.82% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1007551      1.33%     95.15% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3688532      4.85%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     76011696                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421920                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953799                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212129                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146126                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3688532                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           256370163                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          376864901                       # The number of ROB writes
system.switch_cpus0.timesIdled                  40297                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2390841                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421920                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.871651                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.871651                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.147249                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.147249                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       655699459                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      197082586                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      189512010                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                87165052                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        30831987                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     26959982                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1948257                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     15425063                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        14831120                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2212873                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        61615                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     36344144                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             171571324                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           30831987                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     17043993                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             35316598                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        9567881                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4355825                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           30                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         17915023                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       770171                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     83625120                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.361229                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.169781                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        48308522     57.77%     57.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1747720      2.09%     59.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3205972      3.83%     63.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2998511      3.59%     67.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         4954976      5.93%     73.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         5146131      6.15%     79.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1218455      1.46%     80.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          917133      1.10%     81.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        15127700     18.09%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     83625120                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.353720                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.968350                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        37486943                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4220250                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         34178433                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       136575                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       7602918                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3350614                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         5616                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     191913192                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1383                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       7602918                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        39059379                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1595604                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       467487                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         32726891                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2172840                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     186863891                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           20                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        745826                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       871042                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    248017816                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    850500408                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    850500408                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    161640064                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        86377677                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        22035                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        10762                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          5834272                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     28784709                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      6247153                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       105060                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2261812                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         176891526                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        21508                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        149360555                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       197804                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     52925714                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    145398975                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           16                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     83625120                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.786073                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.839492                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     28992361     34.67%     34.67% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     15525384     18.57%     53.23% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13687992     16.37%     69.60% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8320216      9.95%     79.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8691010     10.39%     89.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      5142654      6.15%     96.10% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2250759      2.69%     98.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       601277      0.72%     99.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       413467      0.49%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     83625120                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         586298     66.35%     66.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        188953     21.38%     87.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       108440     12.27%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    117133100     78.42%     78.42% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1175578      0.79%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        10747      0.01%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     25742374     17.24%     96.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      5298756      3.55%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     149360555                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.713537                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             883691                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005916                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    383427722                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    229839211                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    144509994                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     150244246                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       365698                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      8182090                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          890                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          464                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      1527364                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       7602918                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         976889                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        61164                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    176913038                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       205967                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     28784709                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      6247153                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        10762                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         32720                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          223                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          464                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1038550                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1148191                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2186741                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    146584217                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     24749672                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2776335                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            29921273                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        22165731                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           5171601                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.681686                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             144671153                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            144509994                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         88795317                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        216554990                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.657889                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.410036                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    108633733                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    123376742                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     53536937                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        21492                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1953418                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     76022202                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.622904                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.319914                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     34995600     46.03%     46.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     16096651     21.17%     67.21% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9006861     11.85%     79.05% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      3048391      4.01%     83.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2922329      3.84%     86.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1226566      1.61%     88.52% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      3279243      4.31%     92.84% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       948896      1.25%     94.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      4497665      5.92%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     76022202                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    108633733                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     123376742                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              25322405                       # Number of memory references committed
system.switch_cpus1.commit.loads             20602616                       # Number of loads committed
system.switch_cpus1.commit.membars              10746                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          19323460                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        107692403                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1665365                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      4497665                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           248438216                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          361436786                       # The number of ROB writes
system.switch_cpus1.timesIdled                  30579                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                3539932                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          108633733                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            123376742                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    108633733                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.802376                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.802376                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.246299                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.246299                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       678155136                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      189366615                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      197906356                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         21492                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                87165052                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        32097386                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     26166620                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2142756                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     13604927                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        12548732                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3463880                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        95164                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     32113041                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             176305225                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           32097386                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     16012612                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             39168349                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       11386495                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       5240980                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           20                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         15853280                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1038318                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     85739695                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.548298                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.295375                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        46571346     54.32%     54.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2592573      3.02%     57.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4844164      5.65%     62.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         4824924      5.63%     68.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2993728      3.49%     72.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2386881      2.78%     74.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1491975      1.74%     76.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1399397      1.63%     78.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        18634707     21.73%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     85739695                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.368237                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.022660                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        33484929                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5181104                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         37626135                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       230453                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       9217067                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5432285                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          255                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     211529180                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1355                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       9217067                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        35916588                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1016790                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       836863                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         35378213                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      3374168                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     203959467                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           35                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1401706                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents      1034241                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    286398844                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    951490750                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    951490750                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    177189631                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       109209089                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        36391                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17448                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          9393399                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     18868117                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9631407                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       121338                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3597518                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         192310408                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        34896                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        153206051                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       300294                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     65003579                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    198837351                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples     85739695                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.786874                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.895932                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     29155168     34.00%     34.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     18631406     21.73%     55.73% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12505331     14.59%     70.32% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8086516      9.43%     79.75% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8498697      9.91%     89.66% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      4118549      4.80%     94.47% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3246979      3.79%     98.25% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       741364      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       755685      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     85739695                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         955779     72.65%     72.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     72.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     72.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     72.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     72.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     72.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     72.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     72.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     72.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     72.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     72.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     72.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     72.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     72.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     72.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     72.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     72.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     72.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     72.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     72.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     72.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     72.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     72.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     72.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     72.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     72.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     72.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     72.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        180976     13.76%     86.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       178846     13.59%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    128155724     83.65%     83.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2058402      1.34%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17446      0.01%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14828971      9.68%     94.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      8145508      5.32%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     153206051                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.757655                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1315601                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008587                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    393767691                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    257349238                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    149705394                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     154521652                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       479175                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7317094                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         2061                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          356                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2313932                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       9217067                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         519164                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        91556                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    192345307                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       386319                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     18868117                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9631407                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17448                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         71814                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          356                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1340797                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1190056                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2530853                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    151182965                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     14148381                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2023085                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            22106344                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        21436269                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7957963                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.734445                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             149752993                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            149705394                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         95424113                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        273823146                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.717493                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.348488                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    103194851                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    127062977                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     65282701                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        34896                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2168690                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     76522628                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.660463                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.149938                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     28832961     37.68%     37.68% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     21525336     28.13%     65.81% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8938737     11.68%     77.49% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4460414      5.83%     83.32% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4454234      5.82%     89.14% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1807626      2.36%     91.50% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1817289      2.37%     93.88% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       968123      1.27%     95.14% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3717908      4.86%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     76522628                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    103194851                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     127062977                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18868498                       # Number of memory references committed
system.switch_cpus2.commit.loads             11551023                       # Number of loads committed
system.switch_cpus2.commit.membars              17448                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18340174                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        114473975                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2620651                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3717908                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           265150398                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          393914429                       # The number of ROB writes
system.switch_cpus2.timesIdled                  31970                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1425357                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          103194851                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            127062977                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    103194851                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.844665                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.844665                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.183902                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.183902                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       679149209                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      207974537                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      194316740                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         34896                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                87165052                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        32728664                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     26705101                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2182947                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups     13869607                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits        12892339                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         3381378                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        95841                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     33901991                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             177788277                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           32728664                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     16273717                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             38540525                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles       11388940                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       5246294                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles            8                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines         16505932                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       843603                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     86876758                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.530399                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.336622                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        48336233     55.64%     55.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         3168929      3.65%     59.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         4724485      5.44%     64.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         3284350      3.78%     68.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         2295177      2.64%     71.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2243974      2.58%     73.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1360863      1.57%     75.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2905795      3.34%     78.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        18556952     21.36%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     86876758                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.375479                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.039674                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        34858783                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      5487014                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         36804476                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles       538822                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       9187657                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      5511401                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          379                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     212944636                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1657                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       9187657                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        36812950                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         508338                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      2156390                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         35349628                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      2861790                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     206621920                       # Number of instructions processed by rename
system.switch_cpus3.rename.IQFullEvents       1195562                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       972449                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands    289858483                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    961773354                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    961773354                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    178501076                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps       111357367                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        37296                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        17796                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          8502208                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     18940200                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      9697296                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       115632                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      2893435                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         192557666                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        35526                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        153876131                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       306255                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     64138430                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined    196183280                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           62                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     86876758                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.771200                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.917333                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     31177577     35.89%     35.89% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     17344123     19.96%     55.85% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     12535431     14.43%     70.28% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8315125      9.57%     79.85% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      8400097      9.67%     89.52% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      4023000      4.63%     94.15% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      3586566      4.13%     98.28% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       677725      0.78%     99.06% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       817114      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     86876758                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         838711     71.03%     71.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        166490     14.10%     85.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       175591     14.87%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    128709487     83.64%     83.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      1942207      1.26%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        17732      0.01%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     15120973      9.83%     94.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      8085732      5.25%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     153876131                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.765342                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt            1180792                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007674                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    396116066                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    256732014                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    149618663                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     155056923                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       482934                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      7341424                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses         6358                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          393                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores      2321608                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       9187657                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         261812                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        50529                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    192593194                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts       664406                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     18940200                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      9697296                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        17794                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         42946                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          393                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1329177                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1188851                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2518028                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    151045022                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     14130956                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2831108                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            22018441                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        21467100                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7887485                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.732862                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             149683098                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            149618663                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         96941583                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        275416715                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.716498                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.351981                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    103785271                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    127929962                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     64663468                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        35464                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2200465                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     77689101                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.646691                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.174459                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     29810071     38.37%     38.37% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     22207123     28.58%     66.96% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      8395047     10.81%     77.76% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4698567      6.05%     83.81% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      3973807      5.12%     88.92% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1777835      2.29%     91.21% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1699011      2.19%     93.40% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7      1162545      1.50%     94.90% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      3965095      5.10%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     77689101                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    103785271                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     127929962                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18974460                       # Number of memory references committed
system.switch_cpus3.commit.loads             11598772                       # Number of loads committed
system.switch_cpus3.commit.membars              17732                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          18561282                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        115169873                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2645939                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      3965095                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           266317436                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          394380401                       # The number of ROB writes
system.switch_cpus3.timesIdled                  17506                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 288294                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          103785271                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            127929962                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    103785271                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.839860                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.839860                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.190675                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.190675                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       678376918                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      208135551                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      195727436                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         35464                       # number of misc regfile writes
system.l20.replacements                         12478                       # number of replacements
system.l20.tagsinuse                            16384                       # Cycle average of tags in use
system.l20.total_refs                          787768                       # Total number of references to valid blocks.
system.l20.sampled_refs                         28862                       # Sample count of references to valid blocks.
system.l20.avg_refs                         27.294297                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          355.816691                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    10.223438                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  6037.715218                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.inst             0.176643                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          9980.068010                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.021717                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000624                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.368513                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.inst            0.000011                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.609135                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        83152                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  83152                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           21215                       # number of Writeback hits
system.l20.Writeback_hits::total                21215                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        83152                       # number of demand (read+write) hits
system.l20.demand_hits::total                   83152                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        83152                       # number of overall hits
system.l20.overall_hits::total                  83152                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        12467                       # number of ReadReq misses
system.l20.ReadReq_misses::total                12478                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        12467                       # number of demand (read+write) misses
system.l20.demand_misses::total                 12478                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        12467                       # number of overall misses
system.l20.overall_misses::total                12478                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1222763                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   2123286016                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     2124508779                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1222763                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   2123286016                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      2124508779                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1222763                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   2123286016                       # number of overall miss cycles
system.l20.overall_miss_latency::total     2124508779                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           11                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        95619                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              95630                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        21215                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            21215                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           11                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        95619                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               95630                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           11                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        95619                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              95630                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.130382                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.130482                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.130382                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.130482                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.130382                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.130482                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 111160.272727                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 170312.506297                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 170260.360555                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 111160.272727                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 170312.506297                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 170260.360555                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 111160.272727                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 170312.506297                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 170260.360555                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4053                       # number of writebacks
system.l20.writebacks::total                     4053                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        12467                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           12478                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        12467                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            12478                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        12467                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           12478                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1098133                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   1981249112                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   1982347245                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1098133                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   1981249112                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   1982347245                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1098133                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   1981249112                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   1982347245                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.130382                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.130482                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.130382                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.130482                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.130382                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.130482                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 99830.272727                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 158919.476378                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 158867.386200                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 99830.272727                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 158919.476378                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 158867.386200                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 99830.272727                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 158919.476378                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 158867.386200                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         13128                       # number of replacements
system.l21.tagsinuse                            16384                       # Cycle average of tags in use
system.l21.total_refs                          225275                       # Total number of references to valid blocks.
system.l21.sampled_refs                         29512                       # Sample count of references to valid blocks.
system.l21.avg_refs                          7.633336                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          966.632428                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    13.534996                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  6429.101536                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          8974.731040                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.058999                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000826                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.392401                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.547774                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        40484                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  40484                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           12547                       # number of Writeback hits
system.l21.Writeback_hits::total                12547                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        40484                       # number of demand (read+write) hits
system.l21.demand_hits::total                   40484                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        40484                       # number of overall hits
system.l21.overall_hits::total                  40484                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        13113                       # number of ReadReq misses
system.l21.ReadReq_misses::total                13128                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        13113                       # number of demand (read+write) misses
system.l21.demand_misses::total                 13128                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        13113                       # number of overall misses
system.l21.overall_misses::total                13128                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2046255                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   1993238352                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     1995284607                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2046255                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   1993238352                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      1995284607                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2046255                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   1993238352                       # number of overall miss cycles
system.l21.overall_miss_latency::total     1995284607                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        53597                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              53612                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        12547                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            12547                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        53597                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               53612                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        53597                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              53612                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.244659                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.244871                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.244659                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.244871                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.244659                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.244871                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst       136417                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 152004.754976                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 151986.944470                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst       136417                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 152004.754976                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 151986.944470                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst       136417                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 152004.754976                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 151986.944470                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                2234                       # number of writebacks
system.l21.writebacks::total                     2234                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        13113                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           13128                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        13113                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            13128                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        13113                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           13128                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1868805                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   1840207995                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   1842076800                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1868805                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   1840207995                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   1842076800                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1868805                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   1840207995                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   1842076800                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.244659                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.244871                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.244659                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.244871                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.244659                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.244871                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst       124587                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 140334.629375                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 140316.636197                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst       124587                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 140334.629375                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 140316.636197                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst       124587                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 140334.629375                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 140316.636197                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          3216                       # number of replacements
system.l22.tagsinuse                            16384                       # Cycle average of tags in use
system.l22.total_refs                          429951                       # Total number of references to valid blocks.
system.l22.sampled_refs                         19600                       # Sample count of references to valid blocks.
system.l22.avg_refs                         21.936276                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks         1054.861627                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    13.997743                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  1607.328579                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.inst             0.757883                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data         13707.054167                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.064384                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000854                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.098104                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.inst            0.000046                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.836612                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        37000                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  37000                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           11044                       # number of Writeback hits
system.l22.Writeback_hits::total                11044                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        37000                       # number of demand (read+write) hits
system.l22.demand_hits::total                   37000                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        37000                       # number of overall hits
system.l22.overall_hits::total                  37000                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         3202                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 3216                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         3202                       # number of demand (read+write) misses
system.l22.demand_misses::total                  3216                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         3202                       # number of overall misses
system.l22.overall_misses::total                 3216                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      1947536                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    524120325                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      526067861                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      1947536                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    524120325                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       526067861                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      1947536                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    524120325                       # number of overall miss cycles
system.l22.overall_miss_latency::total      526067861                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        40202                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              40216                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        11044                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            11044                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        40202                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               40216                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        40202                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              40216                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.079648                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.079968                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.079648                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.079968                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.079648                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.079968                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 139109.714286                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 163685.298251                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 163578.314988                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 139109.714286                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 163685.298251                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 163578.314988                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 139109.714286                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 163685.298251                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 163578.314988                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                2605                       # number of writebacks
system.l22.writebacks::total                     2605                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         3202                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            3216                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         3202                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             3216                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         3202                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            3216                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      1788916                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    487608428                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    489397344                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      1788916                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    487608428                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    489397344                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      1788916                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    487608428                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    489397344                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.079648                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.079968                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.079648                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.079968                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.079648                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.079968                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 127779.714286                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 152282.457214                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 152175.791045                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 127779.714286                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 152282.457214                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 152175.791045                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 127779.714286                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 152282.457214                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 152175.791045                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          2904                       # number of replacements
system.l23.tagsinuse                            16384                       # Cycle average of tags in use
system.l23.total_refs                          360907                       # Total number of references to valid blocks.
system.l23.sampled_refs                         19288                       # Sample count of references to valid blocks.
system.l23.avg_refs                         18.711479                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks         1315.798880                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    16.031617                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  1428.164580                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.inst            15.121561                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data         13608.883361                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.080310                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.000978                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.087168                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.inst            0.000923                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.830620                       # Average percentage of cache occupancy
system.l23.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data        31355                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  31355                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks           10234                       # number of Writeback hits
system.l23.Writeback_hits::total                10234                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data        31355                       # number of demand (read+write) hits
system.l23.demand_hits::total                   31355                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data        31355                       # number of overall hits
system.l23.overall_hits::total                  31355                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           17                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         2887                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 2904                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           17                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         2887                       # number of demand (read+write) misses
system.l23.demand_misses::total                  2904                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           17                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         2887                       # number of overall misses
system.l23.overall_misses::total                 2904                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      2820687                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data    450823251                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total      453643938                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      2820687                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data    450823251                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total       453643938                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      2820687                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data    450823251                       # number of overall miss cycles
system.l23.overall_miss_latency::total      453643938                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           17                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        34242                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              34259                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks        10234                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total            10234                       # number of Writeback accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           17                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        34242                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               34259                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           17                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        34242                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              34259                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.084312                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.084766                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.084312                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.084766                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.084312                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.084766                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 165922.764706                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 156156.304468                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 156213.477273                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 165922.764706                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 156156.304468                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 156213.477273                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 165922.764706                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 156156.304468                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 156213.477273                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                2096                       # number of writebacks
system.l23.writebacks::total                     2096                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           17                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         2887                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            2904                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           17                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         2887                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             2904                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           17                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         2887                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            2904                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      2627827                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data    417919957                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total    420547784                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      2627827                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data    417919957                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total    420547784                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      2627827                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data    417919957                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total    420547784                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.084312                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.084766                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.084312                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.084766                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.084312                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.084766                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 154578.058824                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 144759.250779                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 144816.730028                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 154578.058824                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 144759.250779                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 144816.730028                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 154578.058824                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 144759.250779                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 144816.730028                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               550.996792                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015681767                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1843342.589837                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    10.996792                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.017623                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.883008                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15674106                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15674106                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15674106                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15674106                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15674106                       # number of overall hits
system.cpu0.icache.overall_hits::total       15674106                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1274133                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1274133                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1274133                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1274133                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1274133                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1274133                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15674117                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15674117                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15674117                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15674117                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15674117                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15674117                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 115830.272727                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 115830.272727                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 115830.272727                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 115830.272727                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 115830.272727                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 115830.272727                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1233763                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1233763                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1233763                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1233763                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1233763                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1233763                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 112160.272727                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 112160.272727                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 112160.272727                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 112160.272727                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 112160.272727                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 112160.272727                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 95619                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191893470                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 95875                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2001.496428                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.489370                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.510630                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.915974                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.084026                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     11629114                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11629114                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709410                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709410                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17102                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17102                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     19338524                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        19338524                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     19338524                       # number of overall hits
system.cpu0.dcache.overall_hits::total       19338524                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       354563                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       354563                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          115                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          115                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       354678                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        354678                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       354678                       # number of overall misses
system.cpu0.dcache.overall_misses::total       354678                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  14627950564                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  14627950564                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     13655763                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     13655763                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  14641606327                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  14641606327                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  14641606327                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  14641606327                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11983677                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11983677                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17102                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17102                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19693202                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19693202                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19693202                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19693202                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.029587                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.029587                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000015                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000015                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.018010                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018010                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.018010                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018010                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 41256.280447                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 41256.280447                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 118745.765217                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 118745.765217                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 41281.405464                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 41281.405464                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 41281.405464                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 41281.405464                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        21215                       # number of writebacks
system.cpu0.dcache.writebacks::total            21215                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       258944                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       258944                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          115                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          115                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       259059                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       259059                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       259059                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       259059                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        95619                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        95619                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        95619                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        95619                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        95619                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        95619                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   2864471160                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   2864471160                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   2864471160                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   2864471160                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   2864471160                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   2864471160                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007979                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007979                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004855                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004855                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004855                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004855                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 29957.133624                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 29957.133624                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 29957.133624                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 29957.133624                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 29957.133624                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 29957.133624                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               541.993714                       # Cycle average of tags in use
system.cpu1.icache.total_refs               929380997                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1714725.086716                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.993714                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.024028                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.868580                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     17915007                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       17915007                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     17915007                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        17915007                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     17915007                       # number of overall hits
system.cpu1.icache.overall_hits::total       17915007                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2219770                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2219770                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2219770                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2219770                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2219770                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2219770                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     17915023                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     17915023                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     17915023                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     17915023                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     17915023                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     17915023                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 138735.625000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 138735.625000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 138735.625000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 138735.625000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 138735.625000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 138735.625000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2081269                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2081269                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2081269                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2081269                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2081269                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2081269                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 138751.266667                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 138751.266667                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 138751.266667                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 138751.266667                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 138751.266667                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 138751.266667                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 53597                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               232171562                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 53853                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4311.209441                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   212.619784                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    43.380216                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.830546                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.169454                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     22482575                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       22482575                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      4698278                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4698278                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        10759                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        10759                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        10746                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        10746                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     27180853                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        27180853                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     27180853                       # number of overall hits
system.cpu1.dcache.overall_hits::total       27180853                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       163760                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       163760                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       163760                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        163760                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       163760                       # number of overall misses
system.cpu1.dcache.overall_misses::total       163760                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  13919523098                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  13919523098                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  13919523098                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  13919523098                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  13919523098                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  13919523098                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     22646335                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     22646335                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      4698278                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4698278                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        10759                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        10759                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        10746                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        10746                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     27344613                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     27344613                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     27344613                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     27344613                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.007231                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.007231                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005989                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005989                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005989                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005989                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 84999.530398                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 84999.530398                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 84999.530398                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 84999.530398                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 84999.530398                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 84999.530398                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        12547                       # number of writebacks
system.cpu1.dcache.writebacks::total            12547                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       110163                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       110163                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       110163                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       110163                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       110163                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       110163                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        53597                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        53597                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        53597                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        53597                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        53597                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        53597                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   2282789936                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   2282789936                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   2282789936                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   2282789936                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   2282789936                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   2282789936                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002367                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002367                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001960                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001960                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001960                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001960                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 42591.748344                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 42591.748344                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 42591.748344                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 42591.748344                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 42591.748344                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 42591.748344                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.997739                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1018813137                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2200460.339093                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.997739                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          449                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022432                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.719551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.741984                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     15853263                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       15853263                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     15853263                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        15853263                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     15853263                       # number of overall hits
system.cpu2.icache.overall_hits::total       15853263                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2706190                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2706190                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2706190                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2706190                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2706190                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2706190                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     15853280                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     15853280                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     15853280                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     15853280                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     15853280                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     15853280                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 159187.647059                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 159187.647059                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 159187.647059                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 159187.647059                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 159187.647059                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 159187.647059                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      1967206                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      1967206                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      1967206                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      1967206                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      1967206                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      1967206                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 140514.714286                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 140514.714286                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 140514.714286                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 140514.714286                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 140514.714286                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 140514.714286                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 40202                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               170214172                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 40458                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4207.182065                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.879821                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.120179                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.905781                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.094219                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10796357                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10796357                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7283155                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7283155                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17448                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17448                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17448                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17448                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     18079512                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        18079512                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     18079512                       # number of overall hits
system.cpu2.dcache.overall_hits::total       18079512                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       103872                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       103872                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       103872                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        103872                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       103872                       # number of overall misses
system.cpu2.dcache.overall_misses::total       103872                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   4564803678                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   4564803678                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   4564803678                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   4564803678                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   4564803678                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   4564803678                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10900229                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10900229                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7283155                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7283155                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17448                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17448                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17448                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17448                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     18183384                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     18183384                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     18183384                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     18183384                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009529                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009529                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005712                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005712                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005712                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005712                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 43946.430973                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 43946.430973                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 43946.430973                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 43946.430973                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 43946.430973                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 43946.430973                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        11044                       # number of writebacks
system.cpu2.dcache.writebacks::total            11044                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        63670                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        63670                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        63670                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        63670                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        63670                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        63670                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        40202                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        40202                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        40202                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        40202                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        40202                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        40202                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    771440702                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    771440702                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    771440702                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    771440702                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    771440702                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    771440702                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003688                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003688                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002211                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002211                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002211                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002211                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 19189.112532                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 19189.112532                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 19189.112532                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 19189.112532                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 19189.112532                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 19189.112532                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               462.031612                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1022856477                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2209193.254860                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    16.031612                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          446                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.025692                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.714744                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.740435                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     16505912                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       16505912                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     16505912                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        16505912                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     16505912                       # number of overall hits
system.cpu3.icache.overall_hits::total       16505912                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           20                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           20                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           20                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            20                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           20                       # number of overall misses
system.cpu3.icache.overall_misses::total           20                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      3305205                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      3305205                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      3305205                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      3305205                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      3305205                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      3305205                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     16505932                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     16505932                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     16505932                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     16505932                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     16505932                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     16505932                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 165260.250000                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 165260.250000                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 165260.250000                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 165260.250000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 165260.250000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 165260.250000                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            3                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            3                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           17                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           17                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           17                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           17                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           17                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           17                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      2838008                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2838008                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      2838008                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2838008                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      2838008                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2838008                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 166941.647059                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 166941.647059                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 166941.647059                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 166941.647059                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 166941.647059                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 166941.647059                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 34242                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               165271752                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 34498                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               4790.763291                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   231.072754                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    24.927246                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.902628                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.097372                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     10755332                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       10755332                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7340224                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7340224                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17762                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17762                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        17732                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        17732                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     18095556                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        18095556                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     18095556                       # number of overall hits
system.cpu3.dcache.overall_hits::total       18095556                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        68898                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        68898                       # number of ReadReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        68898                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         68898                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        68898                       # number of overall misses
system.cpu3.dcache.overall_misses::total        68898                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   2249436895                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   2249436895                       # number of ReadReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   2249436895                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   2249436895                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   2249436895                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   2249436895                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     10824230                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     10824230                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7340224                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7340224                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17762                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17762                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        17732                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        17732                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     18164454                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     18164454                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     18164454                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     18164454                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.006365                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.006365                       # miss rate for ReadReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.003793                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.003793                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.003793                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.003793                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 32648.798151                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 32648.798151                       # average ReadReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 32648.798151                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 32648.798151                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 32648.798151                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 32648.798151                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        10234                       # number of writebacks
system.cpu3.dcache.writebacks::total            10234                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        34656                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        34656                       # number of ReadReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        34656                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        34656                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        34656                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        34656                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        34242                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        34242                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        34242                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        34242                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        34242                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        34242                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    699670726                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    699670726                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    699670726                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    699670726                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    699670726                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    699670726                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003163                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003163                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.001885                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.001885                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.001885                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.001885                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 20433.115063                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 20433.115063                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 20433.115063                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 20433.115063                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 20433.115063                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 20433.115063                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
