<head>
<link rel="stylesheet" href="../../style.css" type="text/css">
</head>
<a href="javascript:history.go(-1)" onMouseOver="self.status=document.referrer;return true">Go Back</a>
<p align='right'><a href='https://github.com/fabriziotappero/ip-cores/tree/memory_core_4-way_set_associative_level_2_unified_cache_for_ni'>Source code</a></p>
<body>
<div class="main">
 <div class="mid" id="dm">
  <div class="content" id="dmc">
   <h2>
    Details
   </h2>
   <p>
    Name: level2_cache_nios_iie
    <br/>
    Created: Jun 28, 2011
    <br/>
    Updated: Aug 19, 2012
    <br/>
    SVN:
    <b>
     No files checked in
    </b>
   </p>
   <h2>
    Other project properties
   </h2>
   <p>
    Category:
    
     Memory core
    
    <br/>
    Language:
    
     Verilog &amp; VHDL
    
    <br/>
    Development status:
    
     Stable
    
    <br/>
    Additional info:
    <br/>
    WishBone Compliant: No
    <br/>
    License: LGPL
   </p>
   <div id="d_Description">
    <h2>
     
     
     Description
    </h2>
    <p id="p_Description">
     This project is an implementation of a unified L2-cache for a NIOS II/e processor. The cache is located between the Avalon bus and the SDRAM controller.
     <br/>
     Key features are:
     <br/>
     - 4-way set associative
     <br/>
     - 8KB cache size (2KB per way)
     <br/>
     - Up to 128MB of cached memory (limited by the 18-bit tags)
     <br/>
     - 32-bit data bus on the Avalon bus side, 16-bit data bus on the SDRAM controller side
     <br/>
     - 16-byte cache lines (8-word burst on the SDRAM side)
     <br/>
     - Cache can be used as a 8KB boot ROM during startup
    </p>
   </div>
  </div>
  <div style="clear:both;margin-left:200px;">
  </div>
 </div>
</div>
</body>
<p id='foot'>Database updated on 22 June 2015</p>
