==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z007s-clg225-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fir_double.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fir_fixed.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:57 . Memory (MB): peak = 175.180 ; gain = 83.523
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:57 . Memory (MB): peak = 175.180 ; gain = 83.523
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:59 . Memory (MB): peak = 175.180 ; gain = 83.523
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:59 . Memory (MB): peak = 175.180 ; gain = 83.523
INFO: [XFORM 203-501] Unrolling loop 'SHIFT' (fir_fixed.cpp:9) in function 'fir_fixed' partially with a factor of 66.
INFO: [XFORM 203-501] Unrolling loop 'MAC' (fir_fixed.cpp:14) in function 'fir_fixed' partially with a factor of 66.
WARNING: [XFORM 203-561] Updating loop upper bound from 2 to 1 for loop 'MAC' in function 'fir_fixed'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 1 for loop 'MAC' in function 'fir_fixed'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:01:01 . Memory (MB): peak = 175.180 ; gain = 83.523
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:01:04 . Memory (MB): peak = 175.180 ; gain = 83.523
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir_fixed' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir_fixed' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (9.4ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'fir_fixed' consists of the following:
	'mul' operation of DSP[1089] ('mul_ln1118', fir_fixed.cpp:15) [1087]  (3.36 ns)
	'add' operation of DSP[1089] ('add_ln1192', fir_fixed.cpp:15) [1089]  (3.02 ns)
	'add' operation of DSP[1101] ('add_ln1192_1', fir_fixed.cpp:15) [1101]  (3.02 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 66.839 seconds; current allocated memory: 124.204 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.785 seconds; current allocated memory: 129.221 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir_fixed' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_fixed/x_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_fixed/h_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_fixed/y_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir_fixed' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'fir_fixed_mac_muladd_16s_16s_32ns_32_1_1' to 'fir_fixed_mac_mulbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'fir_fixed_mac_mulbkb': 66 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir_fixed'.
INFO: [HLS 200-111]  Elapsed time: 3.289 seconds; current allocated memory: 138.014 MB.
INFO: [RTMG 210-278] Implementing memory 'fir_fixed_regs_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:19 ; elapsed = 00:01:24 . Memory (MB): peak = 227.371 ; gain = 135.715
INFO: [VHDL 208-304] Generating VHDL RTL for fir_fixed.
INFO: [VLOG 209-307] Generating Verilog RTL for fir_fixed.
INFO: [HLS 200-112] Total elapsed time: 84.058 seconds; peak allocated memory: 138.014 MB.
