INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vivado project/7SegDemo_1/7SegDemo_1.srcs/sources_1/bd/Demo_7Seg/ipshared/xilinx.com/bcd2seg7_v1_0/BCD2SEG7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD2SEG7
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vivado project/7SegDemo_1/7SegDemo_1.srcs/sources_1/bd/Demo_7Seg/ip/Demo_7Seg_BCD2SEG7_0_0/sim/Demo_7Seg_BCD2SEG7_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Demo_7Seg_BCD2SEG7_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vivado project/7SegDemo_1/7SegDemo_1.srcs/sources_1/bd/Demo_7Seg/ipshared/xilinx.com/decimal_counter_v1_0/decimal_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decimal_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vivado project/7SegDemo_1/7SegDemo_1.srcs/sources_1/bd/Demo_7Seg/ip/Demo_7Seg_decimal_counter_0_0/sim/Demo_7Seg_decimal_counter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Demo_7Seg_decimal_counter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vivado project/7SegDemo_1/7SegDemo_1.srcs/sources_1/bd/Demo_7Seg/ipshared/xilinx.com/clk_div_v1_0/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vivado project/7SegDemo_1/7SegDemo_1.srcs/sources_1/bd/Demo_7Seg/ip/Demo_7Seg_clk_div_0_0/sim/Demo_7Seg_clk_div_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Demo_7Seg_clk_div_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vivado project/7SegDemo_1/7SegDemo_1.srcs/sources_1/bd/Demo_7Seg/hdl/Demo_7Seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Demo_7Seg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vivado project/7SegDemo_1/7SegDemo_1.srcs/sources_1/bd/Demo_7Seg/hdl/Demo_7Seg_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Demo_7Seg_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vivado project/7SegDemo_1/7SegDemo_1.srcs/sim_1/new/Demo7Seg_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Demo7Seg_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/vivado project/7SegDemo_1/7SegDemo_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
