<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">verilator-uhdm</a></h3>
<pre class="test-failed">
description: program construct test
rc: 2 (means success: 0)
should_fail: 0
tags: 24.3 uvm-req
incdirs: /tmpfs/src/github/sv-tests/tests/chapter-24
top_module: 
type: simulation parsing
mode: simulation
files: <a href="../../../tests/chapter-24/24.3--program.sv.html" target="file-frame">tests/chapter-24/24.3--program.sv</a>
defines: 
time_elapsed: 0.928s
ram usage: 42064 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpuh818xfh/scr.sh --uhdm-ast -cc slpp_all/surelog.uhdm -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK --top-module work_top --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/tests/chapter-24 <a href="../../../tests/chapter-24/24.3--program.sv.html" target="file-frame">tests/chapter-24/24.3--program.sv</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../tests/chapter-24/24.3--program.sv.html#l-7" target="file-frame">tests/chapter-24/24.3--program.sv:7</a>: No timescale set for &#34;prog&#34;.

[WRN:PA0205] <a href="../../../tests/chapter-24/24.3--program.sv.html#l-11" target="file-frame">tests/chapter-24/24.3--program.sv:11</a>: No timescale set for &#34;top&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../tests/chapter-24/24.3--program.sv.html#l-11" target="file-frame">tests/chapter-24/24.3--program.sv:11</a>: Compile module &#34;work@top&#34;.

[INF:CP0306] <a href="../../../tests/chapter-24/24.3--program.sv.html#l-7" target="file-frame">tests/chapter-24/24.3--program.sv:7</a>: Compile program &#34;work@prog&#34;.

[WRN:CP0314] <a href="../../../tests/chapter-24/24.3--program.sv.html#l-7" target="file-frame">tests/chapter-24/24.3--program.sv:7</a>: Using programs is discouraged &#34;work@prog&#34;, programs are obsoleted by UVM.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../tests/chapter-24/24.3--program.sv.html#l-11" target="file-frame">tests/chapter-24/24.3--program.sv:11</a>: Top level module &#34;work@top&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 5
+ verilator-uhdm --uhdm-ast -cc slpp_all/surelog.uhdm -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK --top-module work_top --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp
design: (work@top), id:19
|vpiName:work@top
|uhdmallPackages:
\_package: builtin, id:20, parent:work@top
  |vpiDefName:builtin
  |vpiFullName:builtin
|uhdmallClasses:
\_class_defn: (builtin::array), id:28
  |vpiName:builtin::array
  |vpiFullName:builtin.builtin::array
|uhdmallClasses:
\_class_defn: (builtin::queue), id:29
  |vpiName:builtin::queue
  |vpiFullName:builtin.builtin::queue
|uhdmallClasses:
\_class_defn: (builtin::string), id:30
  |vpiName:builtin::string
  |vpiFullName:builtin.builtin::string
|uhdmallClasses:
\_class_defn: (builtin::system), id:31
  |vpiName:builtin::system
  |vpiFullName:builtin.builtin::system
|uhdmallPrograms:
\_program: work@prog, id:21, file:<a href="../../../tests/chapter-24/24.3--program.sv.html" target="file-frame">tests/chapter-24/24.3--program.sv</a>, line:7, parent:work@top
  |vpiDefName:work@prog
  |vpiFullName:work@prog
  |vpiProcess:
  \_initial: , id:0
    |vpiStmt:
    \_sys_func_call: ($display), id:1, line:8
      |vpiName:$display
      |vpiArgument:
      \_constant: , id:2, line:8
        |vpiConstType:6
        |vpiSize:21
        |STRING:&#34;:assert: (%d == %d)&#34;
      |vpiArgument:
      \_ref_obj: (a), id:3, line:8
        |vpiName:a
      |vpiArgument:
      \_ref_obj: (b), id:4, line:8
        |vpiName:b
  |vpiPort:
  \_port: (a), id:22, line:7
    |vpiName:a
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: , id:25
      |vpiActual:
      \_logic_net: (a), id:24, line:7
        |vpiName:a
        |vpiFullName:work@prog.a
        |vpiNetType:1
  |vpiPort:
  \_port: (b), id:23, line:7
    |vpiName:b
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: , id:27
      |vpiActual:
      \_logic_net: (b), id:26, line:7
        |vpiName:b
        |vpiFullName:work@prog.b
        |vpiNetType:1
  |vpiNet:
  \_logic_net: (a), id:24, line:7
  |vpiNet:
  \_logic_net: (b), id:26, line:7
|uhdmallModules:
\_module: work@top, id:32, file:<a href="../../../tests/chapter-24/24.3--program.sv.html" target="file-frame">tests/chapter-24/24.3--program.sv</a>, line:11, parent:work@top
  |vpiDefName:work@top
  |vpiFullName:work@top
  |vpiNet:
  \_logic_net: (a), id:33, line:13
    |vpiName:a
    |vpiFullName:work@top.a
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (b), id:34, line:14
    |vpiName:b
    |vpiFullName:work@top.b
    |vpiNetType:1
|uhdmtopModules:
\_module: work@top (work@top), id:35, file:<a href="../../../tests/chapter-24/24.3--program.sv.html" target="file-frame">tests/chapter-24/24.3--program.sv</a>, line:11
  |vpiDefName:work@top
  |vpiName:work@top
  |vpiProgram:
  \_program: work@prog (p), id:36, file:<a href="../../../tests/chapter-24/24.3--program.sv.html" target="file-frame">tests/chapter-24/24.3--program.sv</a>, line:16, parent:work@top
    |vpiDefName:work@prog
    |vpiName:p
    |vpiFullName:work@top.p
    |vpiPort:
    \_port: (a), id:11, line:7, parent:p
      |vpiName:a
      |vpiDirection:1
      |vpiHighConn:
      \_ref_obj: (a), id:17
        |vpiName:a
      |vpiLowConn:
      \_ref_obj: , id:15
        |vpiActual:
        \_logic_net: (a), id:13, line:7, parent:p
          |vpiName:a
          |vpiFullName:work@top.p.a
          |vpiNetType:1
    |vpiPort:
    \_port: (b), id:12, line:7, parent:p
      |vpiName:b
      |vpiDirection:1
      |vpiHighConn:
      \_ref_obj: (b), id:18
        |vpiName:b
      |vpiLowConn:
      \_ref_obj: , id:16
        |vpiActual:
        \_logic_net: (b), id:14, line:7, parent:p
          |vpiName:b
          |vpiFullName:work@top.p.b
          |vpiNetType:1
    |vpiNet:
    \_logic_net: (a), id:13, line:7, parent:p
    |vpiNet:
    \_logic_net: (b), id:14, line:7, parent:p
    |vpiInstance:
    \_module: work@top (work@top), id:35, file:<a href="../../../tests/chapter-24/24.3--program.sv.html" target="file-frame">tests/chapter-24/24.3--program.sv</a>, line:11
  |vpiRegArray:
  \_array_var: , id:5
    |vpiReg:
    \_logic_var: (a), id:6, line:13
      |vpiName:a
      |vpiExpr:
      \_constant: , id:7, line:13
        |vpiConstType:7
        |vpiSize:32
        |INT:1
  |vpiRegArray:
  \_array_var: , id:8
    |vpiReg:
    \_logic_var: (b), id:9, line:14
      |vpiName:b
      |vpiExpr:
      \_constant: , id:10, line:14
        |vpiConstType:7
        |vpiSize:32
        |INT:1

Object: work_top of type 32 @ 11
Object: builtin of type 600 @ 0
Object: work_top of type 32 @ 11
+ make -C vbuild -f Vtop.mk
make[1]: warning: jobserver unavailable: using -j1.  Add &#39;+&#39; to parent make rule.
make[1]: Entering directory &#39;/tmpfs/tmp/tmpuh818xfh/vbuild&#39;
Vtop.mk:53: /tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1592837126568/work/image/share/verilator/include/verilated.mk: No such file or directory
make[1]: *** No rule to make target &#39;/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1592837126568/work/image/share/verilator/include/verilated.mk&#39;.
make[1]: Failed to remake makefile &#39;/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1592837126568/work/image/share/verilator/include/verilated.mk&#39;.
make[1]: *** No rule to make target &#39;Vtop__ALL.a&#39;, needed by &#39;vmain&#39;.
make[1]: Target &#39;default&#39; not remade because of errors.
make[1]: Leaving directory &#39;/tmpfs/tmp/tmpuh818xfh/vbuild&#39;

</pre>
</body>