============================================================
  Generated by:           Encounter(R) RTL Compiler RC14.25 - v14.20-s046_1
  Generated on:           Aug 28 2017  02:06:55 pm
  Module:                 nnspc
  Technology library:     ac18_CORELIB_WC revision 2.0
  Operating conditions:   worst (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

          Pin                Type       Fanout  Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock Clk)                launch                                125000 F 
RE_reg/CP                                               0        125000 R 
RE_reg/Q                   DFCX3             1 255.4 1784 +1681  126681 R 
RE                         out port                          +2  126682 R 
(nnspc.sdc_line_10_11_1)   ext delay                      +4000  130682 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock Clk)                capture                               250000 R 
                           uncertainty                     -100  249900 R 
--------------------------------------------------------------------------
Cost Group   : 'Clk' (path_group 'Clk')
Timing slack :  119218ps 
Start-point  : RE_reg/CP
End-point    : RE
