+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|               clk_fpga_0 |           ADC_DATA_CLK_2 |nolabel_line137/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line196/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |nolabel_line137/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line196/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |nolabel_line137/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line196/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |nolabel_line137/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line196/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |nolabel_line137/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line196/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |nolabel_line137/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line196/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |nolabel_line137/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line196/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |nolabel_line137/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line196/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |nolabel_line137/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line196/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |nolabel_line137/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line196/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |nolabel_line137/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line196/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                         nolabel_line137/csi_gearbox_dma_0/inst/fifo_space_available_reg/D|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |nolabel_line137/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line196/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |                 nolabel_line137/adc_receiver_core_0/inst/nolabel_line45/g_rst_clkdiv_state_complete_reg/D|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |                                nolabel_line137/adc_receiver_core_0/inst/nolabel_line45/g_rst_clkdiv_reg/D|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |nolabel_line137/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line196/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |nolabel_line137/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line196/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |nolabel_line137/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line196/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |nolabel_line137/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line196/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |nolabel_line137/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line196/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |nolabel_line137/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line196/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |nolabel_line137/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line196/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |nolabel_line137/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line196/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |nolabel_line137/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line196/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |nolabel_line137/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line196/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |nolabel_line137/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line196/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |nolabel_line137/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line196/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |nolabel_line137/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line196/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]|
|               clk_fpga_0 |clk_out1_design_1_clk_wiz_0_0 |                            nolabel_line137/csi_gearbox_dma_0/inst/nolabel_line146/mipi_wct_short_reg[3]/D|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |nolabel_line137/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line196/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]|
|               clk_fpga_0 |clk_out1_design_1_clk_wiz_0_0 |                           nolabel_line137/csi_gearbox_dma_0/inst/nolabel_line146/mipi_wct_short_reg[10]/D|
|               clk_fpga_0 |clk_out1_design_1_clk_wiz_0_0 |                            nolabel_line137/csi_gearbox_dma_0/inst/nolabel_line146/mipi_wct_short_reg[1]/D|
|               clk_fpga_0 |clk_out1_design_1_clk_wiz_0_0 |                            nolabel_line137/csi_gearbox_dma_0/inst/nolabel_line146/mipi_wct_short_reg[4]/D|
|               clk_fpga_0 |clk_out1_design_1_clk_wiz_0_0 |                           nolabel_line137/csi_gearbox_dma_0/inst/nolabel_line146/mipi_wct_short_reg[14]/D|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |nolabel_line137/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line196/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN|
|               clk_fpga_0 |clk_out1_design_1_clk_wiz_0_0 |                           nolabel_line137/csi_gearbox_dma_0/inst/nolabel_line146/mipi_wct_short_reg[13]/D|
|               clk_fpga_0 |clk_out1_design_1_clk_wiz_0_0 |                            nolabel_line137/csi_gearbox_dma_0/inst/nolabel_line146/mipi_wct_short_reg[5]/D|
|               clk_fpga_0 |clk_out1_design_1_clk_wiz_0_0 |                           nolabel_line137/csi_gearbox_dma_0/inst/nolabel_line146/mipi_wct_short_reg[15]/D|
|               clk_fpga_0 |clk_out1_design_1_clk_wiz_0_0 |                            nolabel_line137/csi_gearbox_dma_0/inst/nolabel_line146/mipi_wct_short_reg[2]/D|
|               clk_fpga_0 |clk_out1_design_1_clk_wiz_0_0 |                            nolabel_line137/csi_gearbox_dma_0/inst/nolabel_line146/mipi_wct_short_reg[6]/D|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |nolabel_line137/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line196/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D|
|               clk_fpga_0 |clk_out1_design_1_clk_wiz_0_0 |                            nolabel_line137/csi_gearbox_dma_0/inst/nolabel_line146/mipi_wct_short_reg[7]/D|
|               clk_fpga_0 |clk_out1_design_1_clk_wiz_0_0 |                            nolabel_line137/csi_gearbox_dma_0/inst/nolabel_line146/mipi_wct_short_reg[8]/D|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |                 nolabel_line137/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/trigger_state_reg/D|
|               clk_fpga_0 |clk_out1_design_1_clk_wiz_0_0 |                           nolabel_line137/csi_gearbox_dma_0/inst/nolabel_line146/mipi_wct_short_reg[12]/D|
|               clk_fpga_0 |clk_out1_design_1_clk_wiz_0_0 |                            nolabel_line137/csi_gearbox_dma_0/inst/nolabel_line146/mipi_wct_short_reg[9]/D|
|               clk_fpga_0 |clk_out1_design_1_clk_wiz_0_0 |                  nolabel_line137/csi_gearbox_dma_0/inst/nolabel_line146/csi_ctrl_num_lines_to_tx_reg[7]/D|
|               clk_fpga_0 |clk_out1_design_1_clk_wiz_0_0 |                 nolabel_line137/csi_gearbox_dma_0/inst/nolabel_line146/csi_ctrl_num_lines_to_tx_reg[15]/D|
|               clk_fpga_0 |clk_out1_design_1_clk_wiz_0_0 |                 nolabel_line137/csi_gearbox_dma_0/inst/nolabel_line146/csi_ctrl_num_lines_to_tx_reg[10]/D|
|               clk_fpga_0 |clk_out1_design_1_clk_wiz_0_0 |                  nolabel_line137/csi_gearbox_dma_0/inst/nolabel_line146/csi_ctrl_num_lines_to_tx_reg[1]/D|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |nolabel_line137/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line196/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/CE|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |nolabel_line137/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line196/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CE|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |nolabel_line137/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line196/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/CE|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |nolabel_line137/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line196/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]/CE|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |nolabel_line137/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line196/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]/CE|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |nolabel_line137/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line196/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CE|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |nolabel_line137/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line196/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/CE|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |nolabel_line137/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line196/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CE|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |nolabel_line137/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line196/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[12]/CE|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |nolabel_line137/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line196/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]/CE|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |nolabel_line137/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line196/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[8]/CE|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |nolabel_line137/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line196/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[9]/CE|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |nolabel_line137/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line196/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]/CE|
|           ADC_DATA_CLK_2 |               clk_fpga_0 |           nolabel_line137/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][283]_srl8/D|
|           ADC_DATA_CLK_2 |               clk_fpga_0 |nolabel_line137/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[19].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D|
| clk_out1_design_1_clk_wiz_0_0 |clk_out1_design_1_clk_wiz_0_0 |               nolabel_line137/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/OSERDESE2_lane_d0_inst/OCE|
| clk_out1_design_1_clk_wiz_0_0 |clk_out1_design_1_clk_wiz_0_0 |               nolabel_line137/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/OSERDESE2_lane_d1_inst/OCE|
| clk_out1_design_1_clk_wiz_0_0 |clk_out1_design_1_clk_wiz_0_0 |               nolabel_line137/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/OSERDESE2_lane_d1_inst/RST|
| clk_out1_design_1_clk_wiz_0_0 |clk_out1_design_1_clk_wiz_0_0 |               nolabel_line137/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/OSERDESE2_lane_d0_inst/RST|
| clk_out1_design_1_clk_wiz_0_0 |clk_out1_design_1_clk_wiz_0_0 |                nolabel_line137/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/tx_words_counter_reg[2]/D|
| clk_out1_design_1_clk_wiz_0_0 |clk_out1_design_1_clk_wiz_0_0 |                nolabel_line137/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/tx_words_counter_reg[1]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
