Warning (10268): Verilog HDL information at clkEnable.v(19): always construct contains both blocking and non-blocking assignments File: C:/Users/Fabian/Documents/Quartus/Task3/clkEnable.v Line: 19
