// Seed: 2907164706
module module_0 (
    output tri0 id_0,
    output supply0 id_1
);
  assign module_1.type_6 = 0;
endmodule
module module_1 (
    output tri1 id_0
);
  reg id_3;
  bufif0 primCall (id_0, id_4, id_2);
  assign id_2 = id_2;
  parameter id_4 = id_3 & -1;
  assign id_2 = id_3;
  assign id_2 = id_2;
  module_0 modCall_1 (
      id_0,
      id_0
  );
  localparam id_5 = id_4;
  always id_2 <= id_2;
  always wait (id_2) id_0 = 1'b0 && 1 - 1;
endmodule
module module_2 ();
  always begin : LABEL_0
    id_1 = id_1.sum;
  end
  always $display(id_2, id_2, -1 ? 1 : id_2);
  id_3 :
  assert property (@(posedge 1) -1) id_2 = -1'b0;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_9;
  module_2 modCall_1 ();
endmodule
