// Seed: 1247331319
module module_0 (
    output wor id_0,
    input tri1 id_1,
    output tri id_2
    , id_10,
    input tri id_3,
    output supply1 id_4,
    output supply0 id_5,
    output supply1 id_6,
    input wand id_7,
    output supply1 id_8
);
  assign id_5 = 1;
  wire id_11;
  assign id_10[1][1 : 1&1] = id_11;
endmodule
module module_1 (
    input supply0 id_0,
    output supply0 id_1,
    output wor id_2,
    input supply1 id_3,
    input supply1 id_4
);
  assign id_2 = 1;
  module_0(
      id_2, id_3, id_2, id_3, id_2, id_1, id_2, id_4, id_1
  );
endmodule
