
Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify (R)
Build: Q-2020.03
Install: /export/SoftWare/Synopsys/fpga/Q-2020.03
OS: CentOS Linux 7 (Core)
Hostname: icpc
max virtual memory: unlimited (bytes)
max user processes: 4096
max stack size: 10485760 (bytes)


Implementation : wujian100_open_200t_3b_rev

#### START OF AREA REPORT #####[

Part:			XC7A200TFBG484-2L (Xilinx)

----------------------------------------------------------------------------------
########   Utilization report for  Top level view:   wujian100_open_top   ########
==================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     13387              13387          100 %                
=====================================================================
Total SEQUENTIAL ELEMENTS in the block wujian100_open_top:	13387 (31.03 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            27294              27294          100 %                
Shared LUTS     4396               -2198          100 %                
XORCY           103                103            100 %                
DSP48           1                  1              100 %                
=======================================================================
Total COMBINATIONAL LOGIC in the block wujian100_open_top:	31794 (73.70 % Utilization)


MEMORY ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
SYNC RAMS     64                 64             100 %                
=====================================================================
Total MEMORY ELEMENTS in the block wujian100_open_top:	64 (0.15 % Utilization)


Distributed Memory
Name                Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------------
Distributed RAM     18                 72             100 %                
SRLS                3                  3              100 %                
===========================================================================
Total Distributed Memory in the block wujian100_open_top:	21 (0.05 % Utilization)


IO PADS
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
PADS     62                 62             100 %                
================================================================
Total IO PADS in the block wujian100_open_top:	62 (0.14 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     27315              25171                               
====================================================================
----------------------------------------------------------------
########   Utilization report for  cell:   PAD_DIG_IO   ########
Instance path:   wujian100_open_top.PAD_DIG_IO                  
================================================================

COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     1                  1              0.003660 %           
================================================================
Total COMBINATIONAL LOGIC in the block wujian100_open_top.PAD_DIG_IO:	1 (0.00 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     1                  1                                   
====================================================================
-------------------------------------------------------------------
########   Utilization report for  cell:   PAD_DIG_IO_32   ########
Instance path:   wujian100_open_top.PAD_DIG_IO_32                  
===================================================================

COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     1                  1              0.003660 %           
================================================================
Total COMBINATIONAL LOGIC in the block wujian100_open_top.PAD_DIG_IO_32:	1 (0.00 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     1                  1                                   
====================================================================
-------------------------------------------------------------------
########   Utilization report for  cell:   PAD_DIG_IO_33   ########
Instance path:   wujian100_open_top.PAD_DIG_IO_33                  
===================================================================

COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     1                  1              0.003660 %           
================================================================
Total COMBINATIONAL LOGIC in the block wujian100_open_top.PAD_DIG_IO_33:	1 (0.00 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     1                  1                                   
====================================================================
-------------------------------------------------------------------
########   Utilization report for  cell:   PAD_DIG_IO_34   ########
Instance path:   wujian100_open_top.PAD_DIG_IO_34                  
===================================================================

COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     1                  1              0.003660 %           
================================================================
Total COMBINATIONAL LOGIC in the block wujian100_open_top.PAD_DIG_IO_34:	1 (0.00 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     1                  1                                   
====================================================================
-------------------------------------------------------------------
########   Utilization report for  cell:   PAD_DIG_IO_35   ########
Instance path:   wujian100_open_top.PAD_DIG_IO_35                  
===================================================================

COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     1                  1              0.003660 %           
================================================================
Total COMBINATIONAL LOGIC in the block wujian100_open_top.PAD_DIG_IO_35:	1 (0.00 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     1                  1                                   
====================================================================
-------------------------------------------------------------------
########   Utilization report for  cell:   PAD_DIG_IO_36   ########
Instance path:   wujian100_open_top.PAD_DIG_IO_36                  
===================================================================

COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     1                  1              0.003660 %           
================================================================
Total COMBINATIONAL LOGIC in the block wujian100_open_top.PAD_DIG_IO_36:	1 (0.00 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     1                  1                                   
====================================================================
-------------------------------------------------------------------
########   Utilization report for  cell:   PAD_DIG_IO_37   ########
Instance path:   wujian100_open_top.PAD_DIG_IO_37                  
===================================================================

COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     1                  1              0.003660 %           
================================================================
Total COMBINATIONAL LOGIC in the block wujian100_open_top.PAD_DIG_IO_37:	1 (0.00 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     1                  1                                   
====================================================================
-------------------------------------------------------------------
########   Utilization report for  cell:   PAD_DIG_IO_41   ########
Instance path:   wujian100_open_top.PAD_DIG_IO_41                  
===================================================================

COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     1                  1              0.003660 %           
================================================================
Total COMBINATIONAL LOGIC in the block wujian100_open_top.PAD_DIG_IO_41:	1 (0.00 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     1                  1                                   
====================================================================
-------------------------------------------------------------------
########   Utilization report for  cell:   PAD_DIG_IO_45   ########
Instance path:   wujian100_open_top.PAD_DIG_IO_45                  
===================================================================

COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     1                  1              0.003660 %           
================================================================
Total COMBINATIONAL LOGIC in the block wujian100_open_top.PAD_DIG_IO_45:	1 (0.00 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     1                  1                                   
====================================================================
-------------------------------------------------------------------
########   Utilization report for  cell:   PAD_DIG_IO_49   ########
Instance path:   wujian100_open_top.PAD_DIG_IO_49                  
===================================================================

COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     1                  1              0.003660 %           
================================================================
Total COMBINATIONAL LOGIC in the block wujian100_open_top.PAD_DIG_IO_49:	1 (0.00 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     1                  1                                   
====================================================================
-------------------------------------------------------------
########   Utilization report for  cell:   aou_top   ########
Instance path:   wujian100_open_top.aou_top                  
=============================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     513                513            3.83 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block wujian100_open_top.aou_top:	513 (1.19 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            376                376            1.38 %               
Shared LUTS     72                 -36            1.64 %               
XORCY           1                  1              0.9710 %             
=======================================================================
Total COMBINATIONAL LOGIC in the block wujian100_open_top.aou_top:	449 (1.04 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     376                340                                 
====================================================================
-------------------------------------------------------------------
########   Utilization report for  cell:   gpio0_sec_top   ########
Instance path:   aou_top.gpio0_sec_top                             
===================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     353                353            2.64 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block aou_top.gpio0_sec_top:	353 (0.82 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            317                317            1.16 %               
Shared LUTS     70                 -35            1.59 %               
=======================================================================
Total COMBINATIONAL LOGIC in the block aou_top.gpio0_sec_top:	387 (0.90 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     317                282                                 
====================================================================
-----------------------------------------------------------
########   Utilization report for  cell:   gpio0   ########
Instance path:   gpio0_sec_top.gpio0                       
===========================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     353                353            2.64 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block gpio0_sec_top.gpio0:	353 (0.82 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            317                317            1.16 %               
Shared LUTS     70                 -35            1.59 %               
=======================================================================
Total COMBINATIONAL LOGIC in the block gpio0_sec_top.gpio0:	387 (0.90 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     317                282                                 
====================================================================
--------------------------------------------------------------
########   Utilization report for  cell:   gpio_top   ########
Instance path:   gpio0.gpio_top                               
==============================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     353                353            2.64 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block gpio0.gpio_top:	353 (0.82 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            317                317            1.16 %               
Shared LUTS     70                 -35            1.59 %               
=======================================================================
Total COMBINATIONAL LOGIC in the block gpio0.gpio_top:	387 (0.90 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     317                282                                 
====================================================================
----------------------------------------------------------------
########   Utilization report for  cell:   gpio_apbif   ########
Instance path:   gpio_top.gpio_apbif                            
================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     225                225            1.68 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block gpio_top.gpio_apbif:	225 (0.52 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            113                113            0.4140 %             
Shared LUTS     6                  -3             0.1360 %             
=======================================================================
Total COMBINATIONAL LOGIC in the block gpio_top.gpio_apbif:	119 (0.28 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     113                110                                 
====================================================================
---------------------------------------------------------------
########   Utilization report for  cell:   gpio_ctrl   ########
Instance path:   gpio_top.gpio_ctrl                            
===============================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     128                128            0.9560 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block gpio_top.gpio_ctrl:	128 (0.30 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            204                204            0.7470 %             
Shared LUTS     64                 -32            1.46 %               
=======================================================================
Total COMBINATIONAL LOGIC in the block gpio_top.gpio_ctrl:	268 (0.62 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     204                172                                 
====================================================================
-------------------------------------------------------------------
########   Utilization report for  cell:   pmu_dummy_top   ########
Instance path:   aou_top.pmu_dummy_top                             
===================================================================

COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     1                  1              0.003660 %           
================================================================
Total COMBINATIONAL LOGIC in the block aou_top.pmu_dummy_top:	1 (0.00 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     1                  1                                   
====================================================================
------------------------------------------------------------------
########   Utilization report for  cell:   rtc0_sec_top   ########
Instance path:   aou_top.rtc0_sec_top                             
==================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     160                160            1.2 %                
=====================================================================
Total SEQUENTIAL ELEMENTS in the block aou_top.rtc0_sec_top:	160 (0.37 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            58                 58             0.2130 %             
Shared LUTS     2                  -1             0.04550 %            
XORCY           1                  1              0.9710 %             
=======================================================================
Total COMBINATIONAL LOGIC in the block aou_top.rtc0_sec_top:	61 (0.14 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     58                 57                                  
====================================================================
-----------------------------------------------------------------
########   Utilization report for  cell:   rtc_aou_top   ########
Instance path:   rtc0_sec_top.rtc_aou_top                        
=================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     89                 89             0.6650 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block rtc0_sec_top.rtc_aou_top:	89 (0.21 % Utilization)


COMBINATIONAL LOGIC
Name      Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------
LUTS      48                 48             0.1760 %             
XORCY     1                  1              0.9710 %             
=================================================================
Total COMBINATIONAL LOGIC in the block rtc0_sec_top.rtc_aou_top:	49 (0.11 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     48                 48                                  
====================================================================
-------------------------------------------------------------------
########   Utilization report for  cell:   rtc_aou_apbif   ########
Instance path:   rtc_aou_top.rtc_aou_apbif                         
===================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     56                 56             0.4180 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block rtc_aou_top.rtc_aou_apbif:	56 (0.13 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     1                  1              0.003660 %           
================================================================
Total COMBINATIONAL LOGIC in the block rtc_aou_top.rtc_aou_apbif:	1 (0.00 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     1                  1                                   
====================================================================
-----------------------------------------------------------------
########   Utilization report for  cell:   rtc_clk_div   ########
Instance path:   rtc_aou_top.rtc_clk_div                         
=================================================================

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     0                  0                                   
====================================================================
----------------------------------------------------------------------------------------
########   Utilization report for  cell:   keepbuf_wujian100_open_top_wrapper   ########
Instance path:   rtc_clk_div.keepbuf_wujian100_open_top_wrapper                         
========================================================================================

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     0                  0                                   
====================================================================
------------------------------------------------------------------------------------------
########   Utilization report for  cell:   keepbuf_wujian100_open_top_wrapper_0   ########
Instance path:   rtc_clk_div.keepbuf_wujian100_open_top_wrapper_0                         
==========================================================================================

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     0                  0                                   
====================================================================
-------------------------------------------------------------
########   Utilization report for  cell:   rtc_cnt   ########
Instance path:   rtc_aou_top.rtc_cnt                         
=============================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     32                 32             0.2390 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block rtc_aou_top.rtc_cnt:	32 (0.07 % Utilization)


COMBINATIONAL LOGIC
Name      Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------
LUTS      34                 34             0.1250 %             
XORCY     1                  1              0.9710 %             
=================================================================
Total COMBINATIONAL LOGIC in the block rtc_aou_top.rtc_cnt:	35 (0.08 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     34                 34                                  
====================================================================
------------------------------------------------------------
########   Utilization report for  cell:   rtc_ig   ########
Instance path:   rtc_aou_top.rtc_ig                         
============================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     1                  1              0.007470 %           
=====================================================================
Total SEQUENTIAL ELEMENTS in the block rtc_aou_top.rtc_ig:	1 (0.00 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     13                 13             0.04760 %            
================================================================
Total COMBINATIONAL LOGIC in the block rtc_aou_top.rtc_ig:	13 (0.03 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     13                 13                                  
====================================================================
-----------------------------------------------------------------
########   Utilization report for  cell:   rtc_pdu_top   ########
Instance path:   rtc0_sec_top.rtc_pdu_top                        
=================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     71                 71             0.530 %              
=====================================================================
Total SEQUENTIAL ELEMENTS in the block rtc0_sec_top.rtc_pdu_top:	71 (0.16 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            10                 10             0.03660 %            
Shared LUTS     2                  -1             0.04550 %            
=======================================================================
Total COMBINATIONAL LOGIC in the block rtc0_sec_top.rtc_pdu_top:	12 (0.03 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     10                 9                                   
====================================================================
------------------------------------------------------------------
########   Utilization report for  cell:   rtc_cdr_sync   ########
Instance path:   rtc_pdu_top.rtc_cdr_sync                         
==================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     32                 32             0.2390 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block rtc_pdu_top.rtc_cdr_sync:	32 (0.07 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     0                  0                                   
====================================================================
------------------------------------------------------------------
########   Utilization report for  cell:   rtc_clr_sync   ########
Instance path:   rtc_pdu_top.rtc_clr_sync                         
==================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     5                  5              0.03730 %            
=====================================================================
Total SEQUENTIAL ELEMENTS in the block rtc_pdu_top.rtc_clr_sync:	5 (0.01 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     1                  1              0.003660 %           
================================================================
Total COMBINATIONAL LOGIC in the block rtc_pdu_top.rtc_clr_sync:	1 (0.00 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     1                  1                                   
====================================================================
-------------------------------------------------------------------
########   Utilization report for  cell:   rtc_pdu_apbif   ########
Instance path:   rtc_pdu_top.rtc_pdu_apbif                         
===================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     34                 34             0.2540 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block rtc_pdu_top.rtc_pdu_apbif:	34 (0.08 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            9                  9              0.0330 %             
Shared LUTS     2                  -1             0.04550 %            
=======================================================================
Total COMBINATIONAL LOGIC in the block rtc_pdu_top.rtc_pdu_apbif:	11 (0.03 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     9                  8                                   
====================================================================
--------------------------------------------------------------
########   Utilization report for  cell:   core_top   ########
Instance path:   wujian100_open_top.core_top                  
==============================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     1796               1796           13.4 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block wujian100_open_top.core_top:	1796 (4.16 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            5375               5375           19.7 %               
Shared LUTS     608                -304           13.8 %               
XORCY           5                  5              4.85 %               
DSP48           1                  1              100 %                
=======================================================================
Total COMBINATIONAL LOGIC in the block wujian100_open_top.core_top:	5989 (13.88 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     5375               5071                                
====================================================================
-------------------------------------------------------------------
########   Utilization report for  cell:   E902_20191018   ########
Instance path:   core_top.E902_20191018                            
===================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     1796               1796           13.4 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block core_top.E902_20191018:	1796 (4.16 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            5375               5375           19.7 %               
Shared LUTS     608                -304           13.8 %               
XORCY           5                  5              4.85 %               
DSP48           1                  1              100 %                
=======================================================================
Total COMBINATIONAL LOGIC in the block core_top.E902_20191018:	5989 (13.88 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     5375               5071                                
====================================================================
-----------------------------------------------------------------
########   Utilization report for  cell:   cr_core_top   ########
Instance path:   E902_20191018.cr_core_top                       
=================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     1066               1066           7.96 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block E902_20191018.cr_core_top:	1066 (2.47 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            4129               4129           15.1 %               
Shared LUTS     408                -204           9.28 %               
XORCY           5                  5              4.85 %               
=======================================================================
Total COMBINATIONAL LOGIC in the block E902_20191018.cr_core_top:	4542 (10.53 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     4129               3925                                
====================================================================
----------------------------------------------------------------
########   Utilization report for  cell:   cr_bmu_top   ########
Instance path:   cr_core_top.cr_bmu_top                         
================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     5                  5              0.03730 %            
=====================================================================
Total SEQUENTIAL ELEMENTS in the block cr_core_top.cr_bmu_top:	5 (0.01 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     113                113            0.4140 %             
================================================================
Total COMBINATIONAL LOGIC in the block cr_core_top.cr_bmu_top:	113 (0.26 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     113                113                                 
====================================================================
--------------------------------------------------------------------
########   Utilization report for  cell:   cr_bmu_dbus_if   ########
Instance path:   cr_bmu_top.cr_bmu_dbus_if                          
====================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     3                  3              0.02240 %            
=====================================================================
Total SEQUENTIAL ELEMENTS in the block cr_bmu_top.cr_bmu_dbus_if:	3 (0.01 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     73                 73             0.2670 %             
================================================================
Total COMBINATIONAL LOGIC in the block cr_bmu_top.cr_bmu_dbus_if:	73 (0.17 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     73                 73                                  
====================================================================
--------------------------------------------------------------------
########   Utilization report for  cell:   cr_bmu_ibus_if   ########
Instance path:   cr_bmu_top.cr_bmu_ibus_if                          
====================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     2                  2              0.01490 %            
=====================================================================
Total SEQUENTIAL ELEMENTS in the block cr_bmu_top.cr_bmu_ibus_if:	2 (0.00 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     40                 40             0.1470 %             
================================================================
Total COMBINATIONAL LOGIC in the block cr_bmu_top.cr_bmu_ibus_if:	40 (0.09 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     40                 40                                  
====================================================================
-------------------------------------------------------------
########   Utilization report for  cell:   cr_core   ########
Instance path:   cr_core_top.cr_core                         
=============================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     1048               1048           7.83 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block cr_core_top.cr_core:	1048 (2.43 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            3854               3854           14.1 %               
Shared LUTS     334                -167           7.6 %                
XORCY           5                  5              4.85 %               
=======================================================================
Total COMBINATIONAL LOGIC in the block cr_core_top.cr_core:	4193 (9.72 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     3854               3687                                
====================================================================
----------------------------------------------------------------
########   Utilization report for  cell:   cr_cp0_top   ########
Instance path:   cr_core.cr_cp0_top                             
================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     254                254            1.9 %                
=====================================================================
Total SEQUENTIAL ELEMENTS in the block cr_core.cr_cp0_top:	254 (0.59 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            592                592            2.17 %               
Shared LUTS     76                 -38            1.73 %               
XORCY           1                  1              0.9710 %             
=======================================================================
Total COMBINATIONAL LOGIC in the block cr_core.cr_cp0_top:	669 (1.55 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     592                554                                 
====================================================================
----------------------------------------------------------------
########   Utilization report for  cell:   cr_cp0_iui   ########
Instance path:   cr_cp0_top.cr_cp0_iui                          
================================================================

COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            304                304            1.11 %               
Shared LUTS     52                 -26            1.18 %               
=======================================================================
Total COMBINATIONAL LOGIC in the block cr_cp0_top.cr_cp0_iui:	356 (0.83 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     304                278                                 
====================================================================
-----------------------------------------------------------------
########   Utilization report for  cell:   cr_cp0_lpmd   ########
Instance path:   cr_cp0_top.cr_cp0_lpmd                          
=================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     3                  3              0.02240 %            
=====================================================================
Total SEQUENTIAL ELEMENTS in the block cr_cp0_top.cr_cp0_lpmd:	3 (0.01 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            12                 12             0.0440 %             
Shared LUTS     6                  -3             0.1360 %             
=======================================================================
Total COMBINATIONAL LOGIC in the block cr_cp0_top.cr_cp0_lpmd:	18 (0.04 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     12                 9                                   
====================================================================
-----------------------------------------------------------------
########   Utilization report for  cell:   cr_cp0_oreg   ########
Instance path:   cr_cp0_top.cr_cp0_oreg                          
=================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     221                221            1.65 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block cr_cp0_top.cr_cp0_oreg:	221 (0.51 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            235                235            0.8610 %             
Shared LUTS     8                  -4             0.1820 %             
XORCY           1                  1              0.9710 %             
=======================================================================
Total COMBINATIONAL LOGIC in the block cr_cp0_top.cr_cp0_oreg:	244 (0.57 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     235                231                                 
====================================================================
-------------------------------------------------------------------
########   Utilization report for  cell:   cr_cp0_status   ########
Instance path:   cr_cp0_top.cr_cp0_status                          
===================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     30                 30             0.2240 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block cr_cp0_top.cr_cp0_status:	30 (0.07 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            41                 41             0.150 %              
Shared LUTS     10                 -5             0.2270 %             
=======================================================================
Total COMBINATIONAL LOGIC in the block cr_cp0_top.cr_cp0_status:	51 (0.12 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     41                 36                                  
====================================================================
----------------------------------------------------------------
########   Utilization report for  cell:   cr_ifu_top   ########
Instance path:   cr_core.cr_ifu_top                             
================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     155                155            1.16 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block cr_core.cr_ifu_top:	155 (0.36 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            401                401            1.47 %               
Shared LUTS     46                 -23            1.05 %               
=======================================================================
Total COMBINATIONAL LOGIC in the block cr_core.cr_ifu_top:	447 (1.04 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     401                378                                 
====================================================================
-----------------------------------------------------------------
########   Utilization report for  cell:   cr_ifu_ibuf   ########
Instance path:   cr_ifu_top.cr_ifu_ibuf                          
=================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     120                120            0.8960 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block cr_ifu_top.cr_ifu_ibuf:	120 (0.28 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            316                316            1.16 %               
Shared LUTS     42                 -21            0.9550 %             
=======================================================================
Total COMBINATIONAL LOGIC in the block cr_ifu_top.cr_ifu_ibuf:	358 (0.83 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     316                295                                 
====================================================================
-----------------------------------------------------------------------
########   Utilization report for  cell:   cr_ifu_ibuf_entry   ########
Instance path:   cr_ifu_ibuf.cr_ifu_ibuf_entry                         
=======================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     18                 18             0.1340 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block cr_ifu_ibuf.cr_ifu_ibuf_entry:	18 (0.04 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     20                 20             0.07330 %            
================================================================
Total COMBINATIONAL LOGIC in the block cr_ifu_ibuf.cr_ifu_ibuf_entry:	20 (0.05 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     20                 20                                  
====================================================================
-------------------------------------------------------------------------
########   Utilization report for  cell:   cr_ifu_ibuf_entry_5   ########
Instance path:   cr_ifu_ibuf.cr_ifu_ibuf_entry_5                         
=========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     18                 18             0.1340 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block cr_ifu_ibuf.cr_ifu_ibuf_entry_5:	18 (0.04 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     21                 21             0.07690 %            
================================================================
Total COMBINATIONAL LOGIC in the block cr_ifu_ibuf.cr_ifu_ibuf_entry_5:	21 (0.05 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     21                 21                                  
====================================================================
-------------------------------------------------------------------------
########   Utilization report for  cell:   cr_ifu_ibuf_entry_6   ########
Instance path:   cr_ifu_ibuf.cr_ifu_ibuf_entry_6                         
=========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     18                 18             0.1340 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block cr_ifu_ibuf.cr_ifu_ibuf_entry_6:	18 (0.04 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     20                 20             0.07330 %            
================================================================
Total COMBINATIONAL LOGIC in the block cr_ifu_ibuf.cr_ifu_ibuf_entry_6:	20 (0.05 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     20                 20                                  
====================================================================
-------------------------------------------------------------------------
########   Utilization report for  cell:   cr_ifu_ibuf_entry_7   ########
Instance path:   cr_ifu_ibuf.cr_ifu_ibuf_entry_7                         
=========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     18                 18             0.1340 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block cr_ifu_ibuf.cr_ifu_ibuf_entry_7:	18 (0.04 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     20                 20             0.07330 %            
================================================================
Total COMBINATIONAL LOGIC in the block cr_ifu_ibuf.cr_ifu_ibuf_entry_7:	20 (0.05 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     20                 20                                  
====================================================================
-------------------------------------------------------------------------
########   Utilization report for  cell:   cr_ifu_ibuf_entry_8   ########
Instance path:   cr_ifu_ibuf.cr_ifu_ibuf_entry_8                         
=========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     18                 18             0.1340 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block cr_ifu_ibuf.cr_ifu_ibuf_entry_8:	18 (0.04 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     23                 23             0.08430 %            
================================================================
Total COMBINATIONAL LOGIC in the block cr_ifu_ibuf.cr_ifu_ibuf_entry_8:	23 (0.05 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     23                 23                                  
====================================================================
-------------------------------------------------------------------------
########   Utilization report for  cell:   cr_ifu_ibuf_entry_9   ########
Instance path:   cr_ifu_ibuf.cr_ifu_ibuf_entry_9                         
=========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     18                 18             0.1340 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block cr_ifu_ibuf.cr_ifu_ibuf_entry_9:	18 (0.04 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     21                 21             0.07690 %            
================================================================
Total COMBINATIONAL LOGIC in the block cr_ifu_ibuf.cr_ifu_ibuf_entry_9:	21 (0.05 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     21                 21                                  
====================================================================
-------------------------------------------------------------------
########   Utilization report for  cell:   cr_ifu_ibusif   ########
Instance path:   cr_ifu_top.cr_ifu_ibusif                          
===================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     34                 34             0.2540 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block cr_ifu_top.cr_ifu_ibusif:	34 (0.08 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            78                 78             0.2860 %             
Shared LUTS     4                  -2             0.0910 %             
=======================================================================
Total COMBINATIONAL LOGIC in the block cr_ifu_top.cr_ifu_ibusif:	82 (0.19 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     78                 76                                  
====================================================================
-------------------------------------------------------------------
########   Utilization report for  cell:   cr_ifu_ifctrl   ########
Instance path:   cr_ifu_top.cr_ifu_ifctrl                          
===================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     1                  1              0.007470 %           
=====================================================================
Total SEQUENTIAL ELEMENTS in the block cr_ifu_top.cr_ifu_ifctrl:	1 (0.00 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     6                  6              0.0220 %             
================================================================
Total COMBINATIONAL LOGIC in the block cr_ifu_top.cr_ifu_ifctrl:	6 (0.01 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     6                  6                                   
====================================================================
-----------------------------------------------------------------
########   Utilization report for  cell:   cr_ifu_ifdp   ########
Instance path:   cr_ifu_top.cr_ifu_ifdp                          
=================================================================

COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     1                  1              0.003660 %           
================================================================
Total COMBINATIONAL LOGIC in the block cr_ifu_top.cr_ifu_ifdp:	1 (0.00 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     1                  1                                   
====================================================================
---------------------------------------------------------------
########   Utilization report for  cell:   cr_iu_top   ########
Instance path:   cr_core.cr_iu_top                             
===============================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     601                601            4.49 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block cr_core.cr_iu_top:	601 (1.39 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            2555               2555           9.36 %               
Shared LUTS     194                -97            4.41 %               
XORCY           4                  4              3.88 %               
=======================================================================
Total COMBINATIONAL LOGIC in the block cr_core.cr_iu_top:	2753 (6.38 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     2555               2458                                
====================================================================
---------------------------------------------------------------
########   Utilization report for  cell:   cr_iu_alu   ########
Instance path:   cr_iu_top.cr_iu_alu                           
===============================================================

COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            464                464            1.7 %                
Shared LUTS     16                 -8             0.3640 %             
=======================================================================
Total COMBINATIONAL LOGIC in the block cr_iu_top.cr_iu_alu:	480 (1.11 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     464                456                                 
====================================================================
------------------------------------------------------------------
########   Utilization report for  cell:   cr_iu_branch   ########
Instance path:   cr_iu_top.cr_iu_branch                           
==================================================================

COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     143                143            0.5240 %             
================================================================
Total COMBINATIONAL LOGIC in the block cr_iu_top.cr_iu_branch:	143 (0.33 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     143                143                                 
====================================================================
----------------------------------------------------------------
########   Utilization report for  cell:   cr_iu_ctrl   ########
Instance path:   cr_iu_top.cr_iu_ctrl                           
================================================================

COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     13                 13             0.04760 %            
================================================================
Total COMBINATIONAL LOGIC in the block cr_iu_top.cr_iu_ctrl:	13 (0.03 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     13                 13                                  
====================================================================
----------------------------------------------------------------
########   Utilization report for  cell:   cr_iu_decd   ########
Instance path:   cr_iu_top.cr_iu_decd                           
================================================================

COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            371                371            1.36 %               
Shared LUTS     86                 -43            1.96 %               
=======================================================================
Total COMBINATIONAL LOGIC in the block cr_iu_top.cr_iu_decd:	457 (1.06 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     371                328                                 
====================================================================
---------------------------------------------------------------
########   Utilization report for  cell:   cr_iu_mad   ########
Instance path:   cr_iu_top.cr_iu_mad                           
===============================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     39                 39             0.2910 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block cr_iu_top.cr_iu_mad:	39 (0.09 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            644                644            2.36 %               
Shared LUTS     32                 -16            0.7280 %             
XORCY           4                  4              3.88 %               
=======================================================================
Total COMBINATIONAL LOGIC in the block cr_iu_top.cr_iu_mad:	680 (1.58 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     644                628                                 
====================================================================
----------------------------------------------------------------
########   Utilization report for  cell:   cr_iu_oper   ########
Instance path:   cr_iu_top.cr_iu_oper                           
================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     480                480            3.59 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block cr_iu_top.cr_iu_oper:	480 (1.11 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            463                463            1.7 %                
Shared LUTS     16                 -8             0.3640 %             
=======================================================================
Total COMBINATIONAL LOGIC in the block cr_iu_top.cr_iu_oper:	479 (1.11 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     463                455                                 
====================================================================
--------------------------------------------------------------------
########   Utilization report for  cell:   cr_iu_oper_gpr   ########
Instance path:   cr_iu_oper.cr_iu_oper_gpr                          
====================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     480                480            3.59 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block cr_iu_oper.cr_iu_oper_gpr:	480 (1.11 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            337                337            1.23 %               
Shared LUTS     16                 -8             0.3640 %             
=======================================================================
Total COMBINATIONAL LOGIC in the block cr_iu_oper.cr_iu_oper_gpr:	353 (0.82 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     337                329                                 
====================================================================
-------------------------------------------------------------------------
########   Utilization report for  cell:   cr_iu_gated_clk_reg   ########
Instance path:   cr_iu_oper_gpr.cr_iu_gated_clk_reg                      
=========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     32                 32             0.2390 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block cr_iu_oper_gpr.cr_iu_gated_clk_reg:	32 (0.07 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     0                  0                                   
====================================================================
---------------------------------------------------------------------------
########   Utilization report for  cell:   cr_iu_gated_clk_reg_0   ########
Instance path:   cr_iu_oper_gpr.cr_iu_gated_clk_reg_0                      
===========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     32                 32             0.2390 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block cr_iu_oper_gpr.cr_iu_gated_clk_reg_0:	32 (0.07 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     0                  0                                   
====================================================================
---------------------------------------------------------------------------
########   Utilization report for  cell:   cr_iu_gated_clk_reg_1   ########
Instance path:   cr_iu_oper_gpr.cr_iu_gated_clk_reg_1                      
===========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     32                 32             0.2390 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block cr_iu_oper_gpr.cr_iu_gated_clk_reg_1:	32 (0.07 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     0                  0                                   
====================================================================
----------------------------------------------------------------------------
########   Utilization report for  cell:   cr_iu_gated_clk_reg_10   ########
Instance path:   cr_iu_oper_gpr.cr_iu_gated_clk_reg_10                      
============================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     32                 32             0.2390 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block cr_iu_oper_gpr.cr_iu_gated_clk_reg_10:	32 (0.07 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     0                  0                                   
====================================================================
----------------------------------------------------------------------------
########   Utilization report for  cell:   cr_iu_gated_clk_reg_11   ########
Instance path:   cr_iu_oper_gpr.cr_iu_gated_clk_reg_11                      
============================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     32                 32             0.2390 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block cr_iu_oper_gpr.cr_iu_gated_clk_reg_11:	32 (0.07 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     0                  0                                   
====================================================================
----------------------------------------------------------------------------
########   Utilization report for  cell:   cr_iu_gated_clk_reg_12   ########
Instance path:   cr_iu_oper_gpr.cr_iu_gated_clk_reg_12                      
============================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     32                 32             0.2390 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block cr_iu_oper_gpr.cr_iu_gated_clk_reg_12:	32 (0.07 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     0                  0                                   
====================================================================
---------------------------------------------------------------------------
########   Utilization report for  cell:   cr_iu_gated_clk_reg_2   ########
Instance path:   cr_iu_oper_gpr.cr_iu_gated_clk_reg_2                      
===========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     32                 32             0.2390 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block cr_iu_oper_gpr.cr_iu_gated_clk_reg_2:	32 (0.07 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     0                  0                                   
====================================================================
---------------------------------------------------------------------------
########   Utilization report for  cell:   cr_iu_gated_clk_reg_3   ########
Instance path:   cr_iu_oper_gpr.cr_iu_gated_clk_reg_3                      
===========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     32                 32             0.2390 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block cr_iu_oper_gpr.cr_iu_gated_clk_reg_3:	32 (0.07 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     0                  0                                   
====================================================================
---------------------------------------------------------------------------
########   Utilization report for  cell:   cr_iu_gated_clk_reg_4   ########
Instance path:   cr_iu_oper_gpr.cr_iu_gated_clk_reg_4                      
===========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     32                 32             0.2390 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block cr_iu_oper_gpr.cr_iu_gated_clk_reg_4:	32 (0.07 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     0                  0                                   
====================================================================
---------------------------------------------------------------------------
########   Utilization report for  cell:   cr_iu_gated_clk_reg_5   ########
Instance path:   cr_iu_oper_gpr.cr_iu_gated_clk_reg_5                      
===========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     32                 32             0.2390 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block cr_iu_oper_gpr.cr_iu_gated_clk_reg_5:	32 (0.07 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     0                  0                                   
====================================================================
---------------------------------------------------------------------------
########   Utilization report for  cell:   cr_iu_gated_clk_reg_6   ########
Instance path:   cr_iu_oper_gpr.cr_iu_gated_clk_reg_6                      
===========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     32                 32             0.2390 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block cr_iu_oper_gpr.cr_iu_gated_clk_reg_6:	32 (0.07 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     0                  0                                   
====================================================================
---------------------------------------------------------------------------
########   Utilization report for  cell:   cr_iu_gated_clk_reg_7   ########
Instance path:   cr_iu_oper_gpr.cr_iu_gated_clk_reg_7                      
===========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     32                 32             0.2390 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block cr_iu_oper_gpr.cr_iu_gated_clk_reg_7:	32 (0.07 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     0                  0                                   
====================================================================
---------------------------------------------------------------------------
########   Utilization report for  cell:   cr_iu_gated_clk_reg_8   ########
Instance path:   cr_iu_oper_gpr.cr_iu_gated_clk_reg_8                      
===========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     32                 32             0.2390 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block cr_iu_oper_gpr.cr_iu_gated_clk_reg_8:	32 (0.07 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     0                  0                                   
====================================================================
---------------------------------------------------------------------------
########   Utilization report for  cell:   cr_iu_gated_clk_reg_9   ########
Instance path:   cr_iu_oper_gpr.cr_iu_gated_clk_reg_9                      
===========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     32                 32             0.2390 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block cr_iu_oper_gpr.cr_iu_gated_clk_reg_9:	32 (0.07 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     0                  0                                   
====================================================================
--------------------------------------------------------------------------------
########   Utilization report for  cell:   cr_iu_gated_clk_reg_timing   ########
Instance path:   cr_iu_oper_gpr.cr_iu_gated_clk_reg_timing                      
================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     32                 32             0.2390 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block cr_iu_oper_gpr.cr_iu_gated_clk_reg_timing:	32 (0.07 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     0                  0                                   
====================================================================
-----------------------------------------------------------------
########   Utilization report for  cell:   cr_iu_pcgen   ########
Instance path:   cr_iu_top.cr_iu_pcgen                           
=================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     33                 33             0.2470 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block cr_iu_top.cr_iu_pcgen:	33 (0.08 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            178                178            0.6520 %             
Shared LUTS     20                 -10            0.4550 %             
=======================================================================
Total COMBINATIONAL LOGIC in the block cr_iu_top.cr_iu_pcgen:	198 (0.46 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     178                168                                 
====================================================================
----------------------------------------------------------------
########   Utilization report for  cell:   cr_iu_rbus   ########
Instance path:   cr_iu_top.cr_iu_rbus                           
================================================================

COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     78                 78             0.2860 %             
================================================================
Total COMBINATIONAL LOGIC in the block cr_iu_top.cr_iu_rbus:	78 (0.18 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     78                 78                                  
====================================================================
------------------------------------------------------------------
########   Utilization report for  cell:   cr_iu_retire   ########
Instance path:   cr_iu_top.cr_iu_retire                           
==================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     6                  6              0.04480 %            
=====================================================================
Total SEQUENTIAL ELEMENTS in the block cr_iu_top.cr_iu_retire:	6 (0.01 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            67                 67             0.2450 %             
Shared LUTS     10                 -5             0.2270 %             
=======================================================================
Total COMBINATIONAL LOGIC in the block cr_iu_top.cr_iu_retire:	77 (0.18 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     67                 62                                  
====================================================================
-------------------------------------------------------------------
########   Utilization report for  cell:   cr_iu_special   ########
Instance path:   cr_iu_top.cr_iu_special                           
===================================================================

COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     2                  2              0.007330 %           
================================================================
Total COMBINATIONAL LOGIC in the block cr_iu_top.cr_iu_special:	2 (0.00 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     2                  2                                   
====================================================================
------------------------------------------------------------------
########   Utilization report for  cell:   cr_iu_vector   ########
Instance path:   cr_iu_top.cr_iu_vector                           
==================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     3                  3              0.02240 %            
=====================================================================
Total SEQUENTIAL ELEMENTS in the block cr_iu_top.cr_iu_vector:	3 (0.01 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            19                 19             0.06960 %            
Shared LUTS     10                 -5             0.2270 %             
=======================================================================
Total COMBINATIONAL LOGIC in the block cr_iu_top.cr_iu_vector:	29 (0.07 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     19                 14                                  
====================================================================
--------------------------------------------------------------
########   Utilization report for  cell:   cr_iu_wb   ########
Instance path:   cr_iu_top.cr_iu_wb                           
==============================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     40                 40             0.2990 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block cr_iu_top.cr_iu_wb:	40 (0.09 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            113                113            0.4140 %             
Shared LUTS     4                  -2             0.0910 %             
=======================================================================
Total COMBINATIONAL LOGIC in the block cr_iu_top.cr_iu_wb:	117 (0.27 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     113                111                                 
====================================================================
----------------------------------------------------------------
########   Utilization report for  cell:   cr_lsu_top   ########
Instance path:   cr_core.cr_lsu_top                             
================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     38                 38             0.2840 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block cr_core.cr_lsu_top:	38 (0.09 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            306                306            1.12 %               
Shared LUTS     18                 -9             0.4090 %             
=======================================================================
Total COMBINATIONAL LOGIC in the block cr_core.cr_lsu_top:	324 (0.75 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     306                297                                 
====================================================================
-----------------------------------------------------------------
########   Utilization report for  cell:   cr_lsu_ctrl   ########
Instance path:   cr_lsu_top.cr_lsu_ctrl                          
=================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     1                  1              0.007470 %           
=====================================================================
Total SEQUENTIAL ELEMENTS in the block cr_lsu_top.cr_lsu_ctrl:	1 (0.00 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            14                 14             0.05130 %            
Shared LUTS     4                  -2             0.0910 %             
=======================================================================
Total COMBINATIONAL LOGIC in the block cr_lsu_top.cr_lsu_ctrl:	18 (0.04 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     14                 12                                  
====================================================================
---------------------------------------------------------------
########   Utilization report for  cell:   cr_lsu_dp   ########
Instance path:   cr_lsu_top.cr_lsu_dp                          
===============================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     37                 37             0.2760 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block cr_lsu_top.cr_lsu_dp:	37 (0.09 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            292                292            1.07 %               
Shared LUTS     14                 -7             0.3180 %             
=======================================================================
Total COMBINATIONAL LOGIC in the block cr_lsu_top.cr_lsu_dp:	306 (0.71 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     292                285                                 
====================================================================
------------------------------------------------------------------
########   Utilization report for  cell:   cr_iahbl_top   ########
Instance path:   cr_core_top.cr_iahbl_top                         
==================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     6                  6              0.04480 %            
=====================================================================
Total SEQUENTIAL ELEMENTS in the block cr_core_top.cr_iahbl_top:	6 (0.01 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            83                 83             0.3040 %             
Shared LUTS     42                 -21            0.9550 %             
=======================================================================
Total COMBINATIONAL LOGIC in the block cr_core_top.cr_iahbl_top:	125 (0.29 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     83                 62                                  
====================================================================
------------------------------------------------------------------
########   Utilization report for  cell:   cr_ahbl_if_1   ########
Instance path:   cr_iahbl_top.cr_ahbl_if_1                        
==================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     4                  4              0.02990 %            
=====================================================================
Total SEQUENTIAL ELEMENTS in the block cr_iahbl_top.cr_ahbl_if_1:	4 (0.01 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            8                  8              0.02930 %            
Shared LUTS     4                  -2             0.0910 %             
=======================================================================
Total COMBINATIONAL LOGIC in the block cr_iahbl_top.cr_ahbl_if_1:	12 (0.03 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     8                  6                                   
====================================================================
-----------------------------------------------------------------------
########   Utilization report for  cell:   cr_ahbl_req_arb_0   ########
Instance path:   cr_iahbl_top.cr_ahbl_req_arb_0                        
=======================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     2                  2              0.01490 %            
=====================================================================
Total SEQUENTIAL ELEMENTS in the block cr_iahbl_top.cr_ahbl_req_arb_0:	2 (0.00 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            43                 43             0.1580 %             
Shared LUTS     6                  -3             0.1360 %             
=======================================================================
Total COMBINATIONAL LOGIC in the block cr_iahbl_top.cr_ahbl_req_arb_0:	49 (0.11 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     43                 40                                  
====================================================================
------------------------------------------------------------------
########   Utilization report for  cell:   cr_sahbl_top   ########
Instance path:   cr_core_top.cr_sahbl_top                         
==================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     6                  6              0.04480 %            
=====================================================================
Total SEQUENTIAL ELEMENTS in the block cr_core_top.cr_sahbl_top:	6 (0.01 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            79                 79             0.2890 %             
Shared LUTS     32                 -16            0.7280 %             
=======================================================================
Total COMBINATIONAL LOGIC in the block cr_core_top.cr_sahbl_top:	111 (0.26 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     79                 63                                  
====================================================================
------------------------------------------------------------------
########   Utilization report for  cell:   cr_ahbl_if_0   ########
Instance path:   cr_sahbl_top.cr_ahbl_if_0                        
==================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     4                  4              0.02990 %            
=====================================================================
Total SEQUENTIAL ELEMENTS in the block cr_sahbl_top.cr_ahbl_if_0:	4 (0.01 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     7                  7              0.02560 %            
================================================================
Total COMBINATIONAL LOGIC in the block cr_sahbl_top.cr_ahbl_if_0:	7 (0.02 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     7                  7                                   
====================================================================
---------------------------------------------------------------------
########   Utilization report for  cell:   cr_ahbl_req_arb   ########
Instance path:   cr_sahbl_top.cr_ahbl_req_arb                        
=====================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     2                  2              0.01490 %            
=====================================================================
Total SEQUENTIAL ELEMENTS in the block cr_sahbl_top.cr_ahbl_req_arb:	2 (0.00 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            72                 72             0.2640 %             
Shared LUTS     32                 -16            0.7280 %             
=======================================================================
Total COMBINATIONAL LOGIC in the block cr_sahbl_top.cr_ahbl_req_arb:	104 (0.24 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     72                 56                                  
====================================================================
---------------------------------------------------------------
########   Utilization report for  cell:   cr_sys_io   ########
Instance path:   cr_core_top.cr_sys_io                         
===============================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     1                  1              0.007470 %           
=====================================================================
Total SEQUENTIAL ELEMENTS in the block cr_core_top.cr_sys_io:	1 (0.00 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     0                  0                                   
====================================================================
----------------------------------------------------------------
########   Utilization report for  cell:   cr_had_top   ########
Instance path:   E902_20191018.cr_had_top                       
================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     363                363            2.71 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block E902_20191018.cr_had_top:	363 (0.84 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            571                571            2.09 %               
Shared LUTS     46                 -23            1.05 %               
=======================================================================
Total COMBINATIONAL LOGIC in the block E902_20191018.cr_had_top:	617 (1.43 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     571                548                                 
====================================================================
---------------------------------------------------------
########   Utilization report for  cell:   A15   ########
Instance path:   cr_had_top.A15                          
=========================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     2                  2              0.01490 %            
=====================================================================
Total SEQUENTIAL ELEMENTS in the block cr_had_top.A15:	2 (0.00 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     26                 26             0.09530 %            
================================================================
Total COMBINATIONAL LOGIC in the block cr_had_top.A15:	26 (0.06 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     26                 26                                  
====================================================================
-----------------------------------------------------------
########   Utilization report for  cell:   A15_2   ########
Instance path:   cr_had_top.A15_2                          
===========================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     2                  2              0.01490 %            
=====================================================================
Total SEQUENTIAL ELEMENTS in the block cr_had_top.A15_2:	2 (0.00 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     25                 25             0.09160 %            
================================================================
Total COMBINATIONAL LOGIC in the block cr_had_top.A15_2:	25 (0.06 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     25                 25                                  
====================================================================
-----------------------------------------------------------
########   Utilization report for  cell:   A15_3   ########
Instance path:   cr_had_top.A15_3                          
===========================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     2                  2              0.01490 %            
=====================================================================
Total SEQUENTIAL ELEMENTS in the block cr_had_top.A15_3:	2 (0.00 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     27                 27             0.09890 %            
================================================================
Total COMBINATIONAL LOGIC in the block cr_had_top.A15_3:	27 (0.06 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     27                 27                                  
====================================================================
------------------------------------------------------------
########   Utilization report for  cell:   A1864d   ########
Instance path:   cr_had_top.A1864d                          
============================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     68                 68             0.5080 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block cr_had_top.A1864d:	68 (0.16 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            72                 72             0.2640 %             
Shared LUTS     14                 -7             0.3180 %             
=======================================================================
Total COMBINATIONAL LOGIC in the block cr_had_top.A1864d:	86 (0.20 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     72                 65                                  
====================================================================
----------------------------------------------------------
########   Utilization report for  cell:   A10a   ########
Instance path:   A1864d.A10a                              
==========================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     4                  4              0.02990 %            
=====================================================================
Total SEQUENTIAL ELEMENTS in the block A1864d.A10a:	4 (0.01 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     0                  0                                   
====================================================================
------------------------------------------------------------
########   Utilization report for  cell:   A10a_2   ########
Instance path:   A1864d.A10a_2                              
============================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     4                  4              0.02990 %            
=====================================================================
Total SEQUENTIAL ELEMENTS in the block A1864d.A10a_2:	4 (0.01 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     0                  0                                   
====================================================================
------------------------------------------------------------
########   Utilization report for  cell:   A10a_3   ########
Instance path:   A1864d.A10a_3                              
============================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     4                  4              0.02990 %            
=====================================================================
Total SEQUENTIAL ELEMENTS in the block A1864d.A10a_3:	4 (0.01 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     0                  0                                   
====================================================================
------------------------------------------------------------
########   Utilization report for  cell:   A1867b   ########
Instance path:   cr_had_top.A1867b                          
============================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     1                  1              0.007470 %           
=====================================================================
Total SEQUENTIAL ELEMENTS in the block cr_had_top.A1867b:	1 (0.00 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     10                 10             0.03660 %            
================================================================
Total COMBINATIONAL LOGIC in the block cr_had_top.A1867b:	10 (0.02 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     10                 10                                  
====================================================================
------------------------------------------------------------
########   Utilization report for  cell:   A186a0   ########
Instance path:   cr_had_top.A186a0                          
============================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     2                  2              0.01490 %            
=====================================================================
Total SEQUENTIAL ELEMENTS in the block cr_had_top.A186a0:	2 (0.00 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            35                 35             0.1280 %             
Shared LUTS     2                  -1             0.04550 %            
=======================================================================
Total COMBINATIONAL LOGIC in the block cr_had_top.A186a0:	37 (0.09 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     35                 34                                  
====================================================================
--------------------------------------------------------------
########   Utilization report for  cell:   A186a0_1   ########
Instance path:   cr_had_top.A186a0_1                          
==============================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     2                  2              0.01490 %            
=====================================================================
Total SEQUENTIAL ELEMENTS in the block cr_had_top.A186a0_1:	2 (0.00 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            36                 36             0.1320 %             
Shared LUTS     2                  -1             0.04550 %            
=======================================================================
Total COMBINATIONAL LOGIC in the block cr_had_top.A186a0_1:	38 (0.09 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     36                 35                                  
====================================================================
---------------------------------------------------------
########   Utilization report for  cell:   A45   ########
Instance path:   cr_had_top.A45                          
=========================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     4                  4              0.02990 %            
=====================================================================
Total SEQUENTIAL ELEMENTS in the block cr_had_top.A45:	4 (0.01 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            8                  8              0.02930 %            
Shared LUTS     2                  -1             0.04550 %            
=======================================================================
Total COMBINATIONAL LOGIC in the block cr_had_top.A45:	10 (0.02 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     8                  7                                   
====================================================================
---------------------------------------------------------
########   Utilization report for  cell:   A7f   ########
Instance path:   cr_had_top.A7f                          
=========================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     280                280            2.09 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block cr_had_top.A7f:	280 (0.65 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            332                332            1.22 %               
Shared LUTS     26                 -13            0.5910 %             
=======================================================================
Total COMBINATIONAL LOGIC in the block cr_had_top.A7f:	358 (0.83 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     332                319                                 
====================================================================
-------------------------------------------------------------------
########   Utilization report for  cell:   cr_tcipif_top   ########
Instance path:   E902_20191018.cr_tcipif_top                       
===================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     367                367            2.74 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block E902_20191018.cr_tcipif_top:	367 (0.85 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            675                675            2.47 %               
Shared LUTS     154                -77            3.5 %                
DSP48           1                  1              100 %                
=======================================================================
Total COMBINATIONAL LOGIC in the block E902_20191018.cr_tcipif_top:	830 (1.92 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     675                598                                 
====================================================================
-----------------------------------------------------------------
########   Utilization report for  cell:   cr_clic_top   ########
Instance path:   cr_tcipif_top.cr_clic_top                       
=================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     315                315            2.35 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block cr_tcipif_top.cr_clic_top:	315 (0.73 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            627                627            2.3 %                
Shared LUTS     136                -68            3.09 %               
=======================================================================
Total COMBINATIONAL LOGIC in the block cr_tcipif_top.cr_clic_top:	763 (1.77 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     627                559                                 
====================================================================
-----------------------------------------------------------------
########   Utilization report for  cell:   cr_clic_arb   ########
Instance path:   cr_clic_top.cr_clic_arb                         
=================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     34                 34             0.2540 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block cr_clic_top.cr_clic_arb:	34 (0.08 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            285                285            1.04 %               
Shared LUTS     90                 -45            2.05 %               
=======================================================================
Total COMBINATIONAL LOGIC in the block cr_clic_top.cr_clic_arb:	375 (0.87 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     285                240                                 
====================================================================
-----------------------------------------------------------------
########   Utilization report for  cell:   cr_clic_kid   ########
Instance path:   cr_clic_top.cr_clic_kid                         
=================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     4                  4              0.02990 %            
=====================================================================
Total SEQUENTIAL ELEMENTS in the block cr_clic_top.cr_clic_kid:	4 (0.01 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     1                  1              0.003660 %           
================================================================
Total COMBINATIONAL LOGIC in the block cr_clic_top.cr_clic_kid:	1 (0.00 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     1                  1                                   
====================================================================
-------------------------------------------------------------------
########   Utilization report for  cell:   cr_clic_kid_0   ########
Instance path:   cr_clic_top.cr_clic_kid_0                         
===================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     4                  4              0.02990 %            
=====================================================================
Total SEQUENTIAL ELEMENTS in the block cr_clic_top.cr_clic_kid_0:	4 (0.01 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     1                  1              0.003660 %           
================================================================
Total COMBINATIONAL LOGIC in the block cr_clic_top.cr_clic_kid_0:	1 (0.00 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     1                  1                                   
====================================================================
-------------------------------------------------------------------
########   Utilization report for  cell:   cr_clic_kid_1   ########
Instance path:   cr_clic_top.cr_clic_kid_1                         
===================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     4                  4              0.02990 %            
=====================================================================
Total SEQUENTIAL ELEMENTS in the block cr_clic_top.cr_clic_kid_1:	4 (0.01 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     1                  1              0.003660 %           
================================================================
Total COMBINATIONAL LOGIC in the block cr_clic_top.cr_clic_kid_1:	1 (0.00 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     1                  1                                   
====================================================================
--------------------------------------------------------------------
########   Utilization report for  cell:   cr_clic_kid_10   ########
Instance path:   cr_clic_top.cr_clic_kid_10                         
====================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     4                  4              0.02990 %            
=====================================================================
Total SEQUENTIAL ELEMENTS in the block cr_clic_top.cr_clic_kid_10:	4 (0.01 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     1                  1              0.003660 %           
================================================================
Total COMBINATIONAL LOGIC in the block cr_clic_top.cr_clic_kid_10:	1 (0.00 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     1                  1                                   
====================================================================
--------------------------------------------------------------------
########   Utilization report for  cell:   cr_clic_kid_11   ########
Instance path:   cr_clic_top.cr_clic_kid_11                         
====================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     4                  4              0.02990 %            
=====================================================================
Total SEQUENTIAL ELEMENTS in the block cr_clic_top.cr_clic_kid_11:	4 (0.01 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     1                  1              0.003660 %           
================================================================
Total COMBINATIONAL LOGIC in the block cr_clic_top.cr_clic_kid_11:	1 (0.00 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     1                  1                                   
====================================================================
--------------------------------------------------------------------
########   Utilization report for  cell:   cr_clic_kid_12   ########
Instance path:   cr_clic_top.cr_clic_kid_12                         
====================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     4                  4              0.02990 %            
=====================================================================
Total SEQUENTIAL ELEMENTS in the block cr_clic_top.cr_clic_kid_12:	4 (0.01 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     1                  1              0.003660 %           
================================================================
Total COMBINATIONAL LOGIC in the block cr_clic_top.cr_clic_kid_12:	1 (0.00 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     1                  1                                   
====================================================================
--------------------------------------------------------------------
########   Utilization report for  cell:   cr_clic_kid_13   ########
Instance path:   cr_clic_top.cr_clic_kid_13                         
====================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     4                  4              0.02990 %            
=====================================================================
Total SEQUENTIAL ELEMENTS in the block cr_clic_top.cr_clic_kid_13:	4 (0.01 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     1                  1              0.003660 %           
================================================================
Total COMBINATIONAL LOGIC in the block cr_clic_top.cr_clic_kid_13:	1 (0.00 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     1                  1                                   
====================================================================
--------------------------------------------------------------------
########   Utilization report for  cell:   cr_clic_kid_14   ########
Instance path:   cr_clic_top.cr_clic_kid_14                         
====================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     4                  4              0.02990 %            
=====================================================================
Total SEQUENTIAL ELEMENTS in the block cr_clic_top.cr_clic_kid_14:	4 (0.01 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     1                  1              0.003660 %           
================================================================
Total COMBINATIONAL LOGIC in the block cr_clic_top.cr_clic_kid_14:	1 (0.00 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     1                  1                                   
====================================================================
--------------------------------------------------------------------
########   Utilization report for  cell:   cr_clic_kid_15   ########
Instance path:   cr_clic_top.cr_clic_kid_15                         
====================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     4                  4              0.02990 %            
=====================================================================
Total SEQUENTIAL ELEMENTS in the block cr_clic_top.cr_clic_kid_15:	4 (0.01 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     1                  1              0.003660 %           
================================================================
Total COMBINATIONAL LOGIC in the block cr_clic_top.cr_clic_kid_15:	1 (0.00 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     1                  1                                   
====================================================================
--------------------------------------------------------------------
########   Utilization report for  cell:   cr_clic_kid_16   ########
Instance path:   cr_clic_top.cr_clic_kid_16                         
====================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     4                  4              0.02990 %            
=====================================================================
Total SEQUENTIAL ELEMENTS in the block cr_clic_top.cr_clic_kid_16:	4 (0.01 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     1                  1              0.003660 %           
================================================================
Total COMBINATIONAL LOGIC in the block cr_clic_top.cr_clic_kid_16:	1 (0.00 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     1                  1                                   
====================================================================
--------------------------------------------------------------------
########   Utilization report for  cell:   cr_clic_kid_17   ########
Instance path:   cr_clic_top.cr_clic_kid_17                         
====================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     4                  4              0.02990 %            
=====================================================================
Total SEQUENTIAL ELEMENTS in the block cr_clic_top.cr_clic_kid_17:	4 (0.01 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     1                  1              0.003660 %           
================================================================
Total COMBINATIONAL LOGIC in the block cr_clic_top.cr_clic_kid_17:	1 (0.00 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     1                  1                                   
====================================================================
--------------------------------------------------------------------
########   Utilization report for  cell:   cr_clic_kid_18   ########
Instance path:   cr_clic_top.cr_clic_kid_18                         
====================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     4                  4              0.02990 %            
=====================================================================
Total SEQUENTIAL ELEMENTS in the block cr_clic_top.cr_clic_kid_18:	4 (0.01 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     1                  1              0.003660 %           
================================================================
Total COMBINATIONAL LOGIC in the block cr_clic_top.cr_clic_kid_18:	1 (0.00 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     1                  1                                   
====================================================================
--------------------------------------------------------------------
########   Utilization report for  cell:   cr_clic_kid_19   ########
Instance path:   cr_clic_top.cr_clic_kid_19                         
====================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     4                  4              0.02990 %            
=====================================================================
Total SEQUENTIAL ELEMENTS in the block cr_clic_top.cr_clic_kid_19:	4 (0.01 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     1                  1              0.003660 %           
================================================================
Total COMBINATIONAL LOGIC in the block cr_clic_top.cr_clic_kid_19:	1 (0.00 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     1                  1                                   
====================================================================
-------------------------------------------------------------------
########   Utilization report for  cell:   cr_clic_kid_2   ########
Instance path:   cr_clic_top.cr_clic_kid_2                         
===================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     4                  4              0.02990 %            
=====================================================================
Total SEQUENTIAL ELEMENTS in the block cr_clic_top.cr_clic_kid_2:	4 (0.01 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     1                  1              0.003660 %           
================================================================
Total COMBINATIONAL LOGIC in the block cr_clic_top.cr_clic_kid_2:	1 (0.00 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     1                  1                                   
====================================================================
--------------------------------------------------------------------
########   Utilization report for  cell:   cr_clic_kid_20   ########
Instance path:   cr_clic_top.cr_clic_kid_20                         
====================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     4                  4              0.02990 %            
=====================================================================
Total SEQUENTIAL ELEMENTS in the block cr_clic_top.cr_clic_kid_20:	4 (0.01 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     1                  1              0.003660 %           
================================================================
Total COMBINATIONAL LOGIC in the block cr_clic_top.cr_clic_kid_20:	1 (0.00 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     1                  1                                   
====================================================================
--------------------------------------------------------------------
########   Utilization report for  cell:   cr_clic_kid_21   ########
Instance path:   cr_clic_top.cr_clic_kid_21                         
====================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     4                  4              0.02990 %            
=====================================================================
Total SEQUENTIAL ELEMENTS in the block cr_clic_top.cr_clic_kid_21:	4 (0.01 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     1                  1              0.003660 %           
================================================================
Total COMBINATIONAL LOGIC in the block cr_clic_top.cr_clic_kid_21:	1 (0.00 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     1                  1                                   
====================================================================
--------------------------------------------------------------------
########   Utilization report for  cell:   cr_clic_kid_22   ########
Instance path:   cr_clic_top.cr_clic_kid_22                         
====================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     4                  4              0.02990 %            
=====================================================================
Total SEQUENTIAL ELEMENTS in the block cr_clic_top.cr_clic_kid_22:	4 (0.01 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     1                  1              0.003660 %           
================================================================
Total COMBINATIONAL LOGIC in the block cr_clic_top.cr_clic_kid_22:	1 (0.00 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     1                  1                                   
====================================================================
--------------------------------------------------------------------
########   Utilization report for  cell:   cr_clic_kid_23   ########
Instance path:   cr_clic_top.cr_clic_kid_23                         
====================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     4                  4              0.02990 %            
=====================================================================
Total SEQUENTIAL ELEMENTS in the block cr_clic_top.cr_clic_kid_23:	4 (0.01 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     1                  1              0.003660 %           
================================================================
Total COMBINATIONAL LOGIC in the block cr_clic_top.cr_clic_kid_23:	1 (0.00 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     1                  1                                   
====================================================================
--------------------------------------------------------------------
########   Utilization report for  cell:   cr_clic_kid_24   ########
Instance path:   cr_clic_top.cr_clic_kid_24                         
====================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     4                  4              0.02990 %            
=====================================================================
Total SEQUENTIAL ELEMENTS in the block cr_clic_top.cr_clic_kid_24:	4 (0.01 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     1                  1              0.003660 %           
================================================================
Total COMBINATIONAL LOGIC in the block cr_clic_top.cr_clic_kid_24:	1 (0.00 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     1                  1                                   
====================================================================
--------------------------------------------------------------------
########   Utilization report for  cell:   cr_clic_kid_25   ########
Instance path:   cr_clic_top.cr_clic_kid_25                         
====================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     4                  4              0.02990 %            
=====================================================================
Total SEQUENTIAL ELEMENTS in the block cr_clic_top.cr_clic_kid_25:	4 (0.01 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     1                  1              0.003660 %           
================================================================
Total COMBINATIONAL LOGIC in the block cr_clic_top.cr_clic_kid_25:	1 (0.00 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     1                  1                                   
====================================================================
--------------------------------------------------------------------
########   Utilization report for  cell:   cr_clic_kid_26   ########
Instance path:   cr_clic_top.cr_clic_kid_26                         
====================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     4                  4              0.02990 %            
=====================================================================
Total SEQUENTIAL ELEMENTS in the block cr_clic_top.cr_clic_kid_26:	4 (0.01 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     1                  1              0.003660 %           
================================================================
Total COMBINATIONAL LOGIC in the block cr_clic_top.cr_clic_kid_26:	1 (0.00 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     1                  1                                   
====================================================================
--------------------------------------------------------------------
########   Utilization report for  cell:   cr_clic_kid_27   ########
Instance path:   cr_clic_top.cr_clic_kid_27                         
====================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     4                  4              0.02990 %            
=====================================================================
Total SEQUENTIAL ELEMENTS in the block cr_clic_top.cr_clic_kid_27:	4 (0.01 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     1                  1              0.003660 %           
================================================================
Total COMBINATIONAL LOGIC in the block cr_clic_top.cr_clic_kid_27:	1 (0.00 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     1                  1                                   
====================================================================
--------------------------------------------------------------------
########   Utilization report for  cell:   cr_clic_kid_28   ########
Instance path:   cr_clic_top.cr_clic_kid_28                         
====================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     4                  4              0.02990 %            
=====================================================================
Total SEQUENTIAL ELEMENTS in the block cr_clic_top.cr_clic_kid_28:	4 (0.01 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     1                  1              0.003660 %           
================================================================
Total COMBINATIONAL LOGIC in the block cr_clic_top.cr_clic_kid_28:	1 (0.00 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     1                  1                                   
====================================================================
--------------------------------------------------------------------
########   Utilization report for  cell:   cr_clic_kid_29   ########
Instance path:   cr_clic_top.cr_clic_kid_29                         
====================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     4                  4              0.02990 %            
=====================================================================
Total SEQUENTIAL ELEMENTS in the block cr_clic_top.cr_clic_kid_29:	4 (0.01 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     1                  1              0.003660 %           
================================================================
Total COMBINATIONAL LOGIC in the block cr_clic_top.cr_clic_kid_29:	1 (0.00 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     1                  1                                   
====================================================================
-------------------------------------------------------------------
########   Utilization report for  cell:   cr_clic_kid_3   ########
Instance path:   cr_clic_top.cr_clic_kid_3                         
===================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     4                  4              0.02990 %            
=====================================================================
Total SEQUENTIAL ELEMENTS in the block cr_clic_top.cr_clic_kid_3:	4 (0.01 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     1                  1              0.003660 %           
================================================================
Total COMBINATIONAL LOGIC in the block cr_clic_top.cr_clic_kid_3:	1 (0.00 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     1                  1                                   
====================================================================
--------------------------------------------------------------------
########   Utilization report for  cell:   cr_clic_kid_30   ########
Instance path:   cr_clic_top.cr_clic_kid_30                         
====================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     4                  4              0.02990 %            
=====================================================================
Total SEQUENTIAL ELEMENTS in the block cr_clic_top.cr_clic_kid_30:	4 (0.01 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     1                  1              0.003660 %           
================================================================
Total COMBINATIONAL LOGIC in the block cr_clic_top.cr_clic_kid_30:	1 (0.00 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     1                  1                                   
====================================================================
--------------------------------------------------------------------
########   Utilization report for  cell:   cr_clic_kid_31   ########
Instance path:   cr_clic_top.cr_clic_kid_31                         
====================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     4                  4              0.02990 %            
=====================================================================
Total SEQUENTIAL ELEMENTS in the block cr_clic_top.cr_clic_kid_31:	4 (0.01 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     1                  1              0.003660 %           
================================================================
Total COMBINATIONAL LOGIC in the block cr_clic_top.cr_clic_kid_31:	1 (0.00 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     1                  1                                   
====================================================================
--------------------------------------------------------------------
########   Utilization report for  cell:   cr_clic_kid_32   ########
Instance path:   cr_clic_top.cr_clic_kid_32                         
====================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     4                  4              0.02990 %            
=====================================================================
Total SEQUENTIAL ELEMENTS in the block cr_clic_top.cr_clic_kid_32:	4 (0.01 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     1                  1              0.003660 %           
================================================================
Total COMBINATIONAL LOGIC in the block cr_clic_top.cr_clic_kid_32:	1 (0.00 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     1                  1                                   
====================================================================
--------------------------------------------------------------------
########   Utilization report for  cell:   cr_clic_kid_33   ########
Instance path:   cr_clic_top.cr_clic_kid_33                         
====================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     4                  4              0.02990 %            
=====================================================================
Total SEQUENTIAL ELEMENTS in the block cr_clic_top.cr_clic_kid_33:	4 (0.01 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     1                  1              0.003660 %           
================================================================
Total COMBINATIONAL LOGIC in the block cr_clic_top.cr_clic_kid_33:	1 (0.00 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     1                  1                                   
====================================================================
--------------------------------------------------------------------
########   Utilization report for  cell:   cr_clic_kid_34   ########
Instance path:   cr_clic_top.cr_clic_kid_34                         
====================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     4                  4              0.02990 %            
=====================================================================
Total SEQUENTIAL ELEMENTS in the block cr_clic_top.cr_clic_kid_34:	4 (0.01 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     1                  1              0.003660 %           
================================================================
Total COMBINATIONAL LOGIC in the block cr_clic_top.cr_clic_kid_34:	1 (0.00 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     1                  1                                   
====================================================================
--------------------------------------------------------------------
########   Utilization report for  cell:   cr_clic_kid_35   ########
Instance path:   cr_clic_top.cr_clic_kid_35                         
====================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     4                  4              0.02990 %            
=====================================================================
Total SEQUENTIAL ELEMENTS in the block cr_clic_top.cr_clic_kid_35:	4 (0.01 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     1                  1              0.003660 %           
================================================================
Total COMBINATIONAL LOGIC in the block cr_clic_top.cr_clic_kid_35:	1 (0.00 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     1                  1                                   
====================================================================
--------------------------------------------------------------------
########   Utilization report for  cell:   cr_clic_kid_36   ########
Instance path:   cr_clic_top.cr_clic_kid_36                         
====================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     4                  4              0.02990 %            
=====================================================================
Total SEQUENTIAL ELEMENTS in the block cr_clic_top.cr_clic_kid_36:	4 (0.01 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     1                  1              0.003660 %           
================================================================
Total COMBINATIONAL LOGIC in the block cr_clic_top.cr_clic_kid_36:	1 (0.00 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     1                  1                                   
====================================================================
--------------------------------------------------------------------
########   Utilization report for  cell:   cr_clic_kid_37   ########
Instance path:   cr_clic_top.cr_clic_kid_37                         
====================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     4                  4              0.02990 %            
=====================================================================
Total SEQUENTIAL ELEMENTS in the block cr_clic_top.cr_clic_kid_37:	4 (0.01 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     1                  1              0.003660 %           
================================================================
Total COMBINATIONAL LOGIC in the block cr_clic_top.cr_clic_kid_37:	1 (0.00 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     1                  1                                   
====================================================================
-------------------------------------------------------------------
########   Utilization report for  cell:   cr_clic_kid_4   ########
Instance path:   cr_clic_top.cr_clic_kid_4                         
===================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     4                  4              0.02990 %            
=====================================================================
Total SEQUENTIAL ELEMENTS in the block cr_clic_top.cr_clic_kid_4:	4 (0.01 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     1                  1              0.003660 %           
================================================================
Total COMBINATIONAL LOGIC in the block cr_clic_top.cr_clic_kid_4:	1 (0.00 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     1                  1                                   
====================================================================
-------------------------------------------------------------------
########   Utilization report for  cell:   cr_clic_kid_5   ########
Instance path:   cr_clic_top.cr_clic_kid_5                         
===================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     4                  4              0.02990 %            
=====================================================================
Total SEQUENTIAL ELEMENTS in the block cr_clic_top.cr_clic_kid_5:	4 (0.01 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     1                  1              0.003660 %           
================================================================
Total COMBINATIONAL LOGIC in the block cr_clic_top.cr_clic_kid_5:	1 (0.00 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     1                  1                                   
====================================================================
-------------------------------------------------------------------
########   Utilization report for  cell:   cr_clic_kid_6   ########
Instance path:   cr_clic_top.cr_clic_kid_6                         
===================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     4                  4              0.02990 %            
=====================================================================
Total SEQUENTIAL ELEMENTS in the block cr_clic_top.cr_clic_kid_6:	4 (0.01 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     1                  1              0.003660 %           
================================================================
Total COMBINATIONAL LOGIC in the block cr_clic_top.cr_clic_kid_6:	1 (0.00 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     1                  1                                   
====================================================================
--------------------------------------------------------------------
########   Utilization report for  cell:   cr_clic_kid_60   ########
Instance path:   cr_clic_top.cr_clic_kid_60                         
====================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     5                  5              0.03730 %            
=====================================================================
Total SEQUENTIAL ELEMENTS in the block cr_clic_top.cr_clic_kid_60:	5 (0.01 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     2                  2              0.007330 %           
================================================================
Total COMBINATIONAL LOGIC in the block cr_clic_top.cr_clic_kid_60:	2 (0.00 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     2                  2                                   
====================================================================
-----------------------------------------------------------------------
########   Utilization report for  cell:   cr_clic_kid_60_24   ########
Instance path:   cr_clic_top.cr_clic_kid_60_24                         
=======================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     5                  5              0.03730 %            
=====================================================================
Total SEQUENTIAL ELEMENTS in the block cr_clic_top.cr_clic_kid_60_24:	5 (0.01 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     2                  2              0.007330 %           
================================================================
Total COMBINATIONAL LOGIC in the block cr_clic_top.cr_clic_kid_60_24:	2 (0.00 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     2                  2                                   
====================================================================
-----------------------------------------------------------------------
########   Utilization report for  cell:   cr_clic_kid_60_25   ########
Instance path:   cr_clic_top.cr_clic_kid_60_25                         
=======================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     5                  5              0.03730 %            
=====================================================================
Total SEQUENTIAL ELEMENTS in the block cr_clic_top.cr_clic_kid_60_25:	5 (0.01 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     2                  2              0.007330 %           
================================================================
Total COMBINATIONAL LOGIC in the block cr_clic_top.cr_clic_kid_60_25:	2 (0.00 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     2                  2                                   
====================================================================
-----------------------------------------------------------------------
########   Utilization report for  cell:   cr_clic_kid_60_26   ########
Instance path:   cr_clic_top.cr_clic_kid_60_26                         
=======================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     5                  5              0.03730 %            
=====================================================================
Total SEQUENTIAL ELEMENTS in the block cr_clic_top.cr_clic_kid_60_26:	5 (0.01 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     2                  2              0.007330 %           
================================================================
Total COMBINATIONAL LOGIC in the block cr_clic_top.cr_clic_kid_60_26:	2 (0.00 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     2                  2                                   
====================================================================
-----------------------------------------------------------------------
########   Utilization report for  cell:   cr_clic_kid_60_27   ########
Instance path:   cr_clic_top.cr_clic_kid_60_27                         
=======================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     5                  5              0.03730 %            
=====================================================================
Total SEQUENTIAL ELEMENTS in the block cr_clic_top.cr_clic_kid_60_27:	5 (0.01 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     2                  2              0.007330 %           
================================================================
Total COMBINATIONAL LOGIC in the block cr_clic_top.cr_clic_kid_60_27:	2 (0.00 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     2                  2                                   
====================================================================
-----------------------------------------------------------------------
########   Utilization report for  cell:   cr_clic_kid_60_28   ########
Instance path:   cr_clic_top.cr_clic_kid_60_28                         
=======================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     5                  5              0.03730 %            
=====================================================================
Total SEQUENTIAL ELEMENTS in the block cr_clic_top.cr_clic_kid_60_28:	5 (0.01 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     2                  2              0.007330 %           
================================================================
Total COMBINATIONAL LOGIC in the block cr_clic_top.cr_clic_kid_60_28:	2 (0.00 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     2                  2                                   
====================================================================
-----------------------------------------------------------------------
########   Utilization report for  cell:   cr_clic_kid_60_29   ########
Instance path:   cr_clic_top.cr_clic_kid_60_29                         
=======================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     5                  5              0.03730 %            
=====================================================================
Total SEQUENTIAL ELEMENTS in the block cr_clic_top.cr_clic_kid_60_29:	5 (0.01 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     2                  2              0.007330 %           
================================================================
Total COMBINATIONAL LOGIC in the block cr_clic_top.cr_clic_kid_60_29:	2 (0.00 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     2                  2                                   
====================================================================
-----------------------------------------------------------------------
########   Utilization report for  cell:   cr_clic_kid_60_30   ########
Instance path:   cr_clic_top.cr_clic_kid_60_30                         
=======================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     5                  5              0.03730 %            
=====================================================================
Total SEQUENTIAL ELEMENTS in the block cr_clic_top.cr_clic_kid_60_30:	5 (0.01 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     2                  2              0.007330 %           
================================================================
Total COMBINATIONAL LOGIC in the block cr_clic_top.cr_clic_kid_60_30:	2 (0.00 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     2                  2                                   
====================================================================
-----------------------------------------------------------------------
########   Utilization report for  cell:   cr_clic_kid_60_31   ########
Instance path:   cr_clic_top.cr_clic_kid_60_31                         
=======================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     5                  5              0.03730 %            
=====================================================================
Total SEQUENTIAL ELEMENTS in the block cr_clic_top.cr_clic_kid_60_31:	5 (0.01 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     2                  2              0.007330 %           
================================================================
Total COMBINATIONAL LOGIC in the block cr_clic_top.cr_clic_kid_60_31:	2 (0.00 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     2                  2                                   
====================================================================
-----------------------------------------------------------------------
########   Utilization report for  cell:   cr_clic_kid_60_32   ########
Instance path:   cr_clic_top.cr_clic_kid_60_32                         
=======================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     5                  5              0.03730 %            
=====================================================================
Total SEQUENTIAL ELEMENTS in the block cr_clic_top.cr_clic_kid_60_32:	5 (0.01 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     2                  2              0.007330 %           
================================================================
Total COMBINATIONAL LOGIC in the block cr_clic_top.cr_clic_kid_60_32:	2 (0.00 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     2                  2                                   
====================================================================
-----------------------------------------------------------------------
########   Utilization report for  cell:   cr_clic_kid_60_33   ########
Instance path:   cr_clic_top.cr_clic_kid_60_33                         
=======================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     5                  5              0.03730 %            
=====================================================================
Total SEQUENTIAL ELEMENTS in the block cr_clic_top.cr_clic_kid_60_33:	5 (0.01 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     1                  1              0.003660 %           
================================================================
Total COMBINATIONAL LOGIC in the block cr_clic_top.cr_clic_kid_60_33:	1 (0.00 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     1                  1                                   
====================================================================
-----------------------------------------------------------------------
########   Utilization report for  cell:   cr_clic_kid_60_34   ########
Instance path:   cr_clic_top.cr_clic_kid_60_34                         
=======================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     5                  5              0.03730 %            
=====================================================================
Total SEQUENTIAL ELEMENTS in the block cr_clic_top.cr_clic_kid_60_34:	5 (0.01 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     2                  2              0.007330 %           
================================================================
Total COMBINATIONAL LOGIC in the block cr_clic_top.cr_clic_kid_60_34:	2 (0.00 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     2                  2                                   
====================================================================
-----------------------------------------------------------------------
########   Utilization report for  cell:   cr_clic_kid_60_35   ########
Instance path:   cr_clic_top.cr_clic_kid_60_35                         
=======================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     5                  5              0.03730 %            
=====================================================================
Total SEQUENTIAL ELEMENTS in the block cr_clic_top.cr_clic_kid_60_35:	5 (0.01 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     2                  2              0.007330 %           
================================================================
Total COMBINATIONAL LOGIC in the block cr_clic_top.cr_clic_kid_60_35:	2 (0.00 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     2                  2                                   
====================================================================
-----------------------------------------------------------------------
########   Utilization report for  cell:   cr_clic_kid_60_36   ########
Instance path:   cr_clic_top.cr_clic_kid_60_36                         
=======================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     5                  5              0.03730 %            
=====================================================================
Total SEQUENTIAL ELEMENTS in the block cr_clic_top.cr_clic_kid_60_36:	5 (0.01 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     2                  2              0.007330 %           
================================================================
Total COMBINATIONAL LOGIC in the block cr_clic_top.cr_clic_kid_60_36:	2 (0.00 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     2                  2                                   
====================================================================
-----------------------------------------------------------------------
########   Utilization report for  cell:   cr_clic_kid_60_37   ########
Instance path:   cr_clic_top.cr_clic_kid_60_37                         
=======================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     5                  5              0.03730 %            
=====================================================================
Total SEQUENTIAL ELEMENTS in the block cr_clic_top.cr_clic_kid_60_37:	5 (0.01 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     2                  2              0.007330 %           
================================================================
Total COMBINATIONAL LOGIC in the block cr_clic_top.cr_clic_kid_60_37:	2 (0.00 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     2                  2                                   
====================================================================
-----------------------------------------------------------------------
########   Utilization report for  cell:   cr_clic_kid_60_38   ########
Instance path:   cr_clic_top.cr_clic_kid_60_38                         
=======================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     5                  5              0.03730 %            
=====================================================================
Total SEQUENTIAL ELEMENTS in the block cr_clic_top.cr_clic_kid_60_38:	5 (0.01 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     2                  2              0.007330 %           
================================================================
Total COMBINATIONAL LOGIC in the block cr_clic_top.cr_clic_kid_60_38:	2 (0.00 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     2                  2                                   
====================================================================
-----------------------------------------------------------------------
########   Utilization report for  cell:   cr_clic_kid_60_39   ########
Instance path:   cr_clic_top.cr_clic_kid_60_39                         
=======================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     5                  5              0.03730 %            
=====================================================================
Total SEQUENTIAL ELEMENTS in the block cr_clic_top.cr_clic_kid_60_39:	5 (0.01 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     2                  2              0.007330 %           
================================================================
Total COMBINATIONAL LOGIC in the block cr_clic_top.cr_clic_kid_60_39:	2 (0.00 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     2                  2                                   
====================================================================
-----------------------------------------------------------------------
########   Utilization report for  cell:   cr_clic_kid_60_40   ########
Instance path:   cr_clic_top.cr_clic_kid_60_40                         
=======================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     5                  5              0.03730 %            
=====================================================================
Total SEQUENTIAL ELEMENTS in the block cr_clic_top.cr_clic_kid_60_40:	5 (0.01 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     2                  2              0.007330 %           
================================================================
Total COMBINATIONAL LOGIC in the block cr_clic_top.cr_clic_kid_60_40:	2 (0.00 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     2                  2                                   
====================================================================
-----------------------------------------------------------------------
########   Utilization report for  cell:   cr_clic_kid_60_41   ########
Instance path:   cr_clic_top.cr_clic_kid_60_41                         
=======================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     5                  5              0.03730 %            
=====================================================================
Total SEQUENTIAL ELEMENTS in the block cr_clic_top.cr_clic_kid_60_41:	5 (0.01 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     2                  2              0.007330 %           
================================================================
Total COMBINATIONAL LOGIC in the block cr_clic_top.cr_clic_kid_60_41:	2 (0.00 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     2                  2                                   
====================================================================
-----------------------------------------------------------------------
########   Utilization report for  cell:   cr_clic_kid_60_42   ########
Instance path:   cr_clic_top.cr_clic_kid_60_42                         
=======================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     5                  5              0.03730 %            
=====================================================================
Total SEQUENTIAL ELEMENTS in the block cr_clic_top.cr_clic_kid_60_42:	5 (0.01 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     2                  2              0.007330 %           
================================================================
Total COMBINATIONAL LOGIC in the block cr_clic_top.cr_clic_kid_60_42:	2 (0.00 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     2                  2                                   
====================================================================
-----------------------------------------------------------------------
########   Utilization report for  cell:   cr_clic_kid_60_43   ########
Instance path:   cr_clic_top.cr_clic_kid_60_43                         
=======================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     5                  5              0.03730 %            
=====================================================================
Total SEQUENTIAL ELEMENTS in the block cr_clic_top.cr_clic_kid_60_43:	5 (0.01 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     2                  2              0.007330 %           
================================================================
Total COMBINATIONAL LOGIC in the block cr_clic_top.cr_clic_kid_60_43:	2 (0.00 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     2                  2                                   
====================================================================
-----------------------------------------------------------------------
########   Utilization report for  cell:   cr_clic_kid_60_44   ########
Instance path:   cr_clic_top.cr_clic_kid_60_44                         
=======================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     5                  5              0.03730 %            
=====================================================================
Total SEQUENTIAL ELEMENTS in the block cr_clic_top.cr_clic_kid_60_44:	5 (0.01 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     2                  2              0.007330 %           
================================================================
Total COMBINATIONAL LOGIC in the block cr_clic_top.cr_clic_kid_60_44:	2 (0.00 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     2                  2                                   
====================================================================
-----------------------------------------------------------------------
########   Utilization report for  cell:   cr_clic_kid_60_45   ########
Instance path:   cr_clic_top.cr_clic_kid_60_45                         
=======================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     5                  5              0.03730 %            
=====================================================================
Total SEQUENTIAL ELEMENTS in the block cr_clic_top.cr_clic_kid_60_45:	5 (0.01 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     1                  1              0.003660 %           
================================================================
Total COMBINATIONAL LOGIC in the block cr_clic_top.cr_clic_kid_60_45:	1 (0.00 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     1                  1                                   
====================================================================
-----------------------------------------------------------------------
########   Utilization report for  cell:   cr_clic_kid_60_46   ########
Instance path:   cr_clic_top.cr_clic_kid_60_46                         
=======================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     5                  5              0.03730 %            
=====================================================================
Total SEQUENTIAL ELEMENTS in the block cr_clic_top.cr_clic_kid_60_46:	5 (0.01 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     2                  2              0.007330 %           
================================================================
Total COMBINATIONAL LOGIC in the block cr_clic_top.cr_clic_kid_60_46:	2 (0.00 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     2                  2                                   
====================================================================
-----------------------------------------------------------------------
########   Utilization report for  cell:   cr_clic_kid_60_47   ########
Instance path:   cr_clic_top.cr_clic_kid_60_47                         
=======================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     5                  5              0.03730 %            
=====================================================================
Total SEQUENTIAL ELEMENTS in the block cr_clic_top.cr_clic_kid_60_47:	5 (0.01 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     1                  1              0.003660 %           
================================================================
Total COMBINATIONAL LOGIC in the block cr_clic_top.cr_clic_kid_60_47:	1 (0.00 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     1                  1                                   
====================================================================
-------------------------------------------------------------------
########   Utilization report for  cell:   cr_clic_kid_7   ########
Instance path:   cr_clic_top.cr_clic_kid_7                         
===================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     4                  4              0.02990 %            
=====================================================================
Total SEQUENTIAL ELEMENTS in the block cr_clic_top.cr_clic_kid_7:	4 (0.01 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     1                  1              0.003660 %           
================================================================
Total COMBINATIONAL LOGIC in the block cr_clic_top.cr_clic_kid_7:	1 (0.00 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     1                  1                                   
====================================================================
-------------------------------------------------------------------
########   Utilization report for  cell:   cr_clic_kid_8   ########
Instance path:   cr_clic_top.cr_clic_kid_8                         
===================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     4                  4              0.02990 %            
=====================================================================
Total SEQUENTIAL ELEMENTS in the block cr_clic_top.cr_clic_kid_8:	4 (0.01 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     1                  1              0.003660 %           
================================================================
Total COMBINATIONAL LOGIC in the block cr_clic_top.cr_clic_kid_8:	1 (0.00 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     1                  1                                   
====================================================================
-------------------------------------------------------------------
########   Utilization report for  cell:   cr_clic_kid_9   ########
Instance path:   cr_clic_top.cr_clic_kid_9                         
===================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     4                  4              0.02990 %            
=====================================================================
Total SEQUENTIAL ELEMENTS in the block cr_clic_top.cr_clic_kid_9:	4 (0.01 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     1                  1              0.003660 %           
================================================================
Total COMBINATIONAL LOGIC in the block cr_clic_top.cr_clic_kid_9:	1 (0.00 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     1                  1                                   
====================================================================
--------------------------------------------------------------------
########   Utilization report for  cell:   cr_clic_reg_if   ########
Instance path:   cr_clic_top.cr_clic_reg_if                         
====================================================================

COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            256                256            0.9380 %             
Shared LUTS     46                 -23            1.05 %               
=======================================================================
Total COMBINATIONAL LOGIC in the block cr_clic_top.cr_clic_reg_if:	302 (0.70 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     256                233                                 
====================================================================
--------------------------------------------------------------------
########   Utilization report for  cell:   cr_coretim_top   ########
Instance path:   cr_tcipif_top.cr_coretim_top                       
====================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     32                 32             0.2390 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block cr_tcipif_top.cr_coretim_top:	32 (0.07 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            31                 31             0.1140 %             
Shared LUTS     14                 -7             0.3180 %             
DSP48           1                  1              100 %                
=======================================================================
Total COMBINATIONAL LOGIC in the block cr_tcipif_top.cr_coretim_top:	46 (0.11 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     31                 24                                  
====================================================================
----------------------------------------------------------------------------
########   Utilization report for  cell:   cr_tcipif_behavior_bus   ########
Instance path:   cr_tcipif_top.cr_tcipif_behavior_bus                       
============================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     19                 19             0.1420 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block cr_tcipif_top.cr_tcipif_behavior_bus:	19 (0.04 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            17                 17             0.06230 %            
Shared LUTS     4                  -2             0.0910 %             
=======================================================================
Total COMBINATIONAL LOGIC in the block cr_tcipif_top.cr_tcipif_behavior_bus:	21 (0.05 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     17                 15                                  
====================================================================
-------------------------------------------------------------------------
########   Utilization report for  cell:   cr_tcipif_dummy_bus   ########
Instance path:   cr_tcipif_top.cr_tcipif_dummy_bus                       
=========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     1                  1              0.007470 %           
=====================================================================
Total SEQUENTIAL ELEMENTS in the block cr_tcipif_top.cr_tcipif_dummy_bus:	1 (0.00 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     0                  0                                   
====================================================================
-------------------------------------------------------------
########   Utilization report for  cell:   pdu_top   ########
Instance path:   wujian100_open_top.pdu_top                  
=============================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     10987              10987          82.1 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block wujian100_open_top.pdu_top:	10987 (25.47 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            21237              21237          77.8 %               
Shared LUTS     3554               -1777          80.8 %               
XORCY           97                 97             94.2 %               
=======================================================================
Total COMBINATIONAL LOGIC in the block wujian100_open_top.pdu_top:	24888 (57.69 % Utilization)


Distributed Memory
Name                Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------------
Distributed RAM     18                 72             100 %                
SRLS                3                  3              100 %                
===========================================================================
Total Distributed Memory in the block wujian100_open_top.pdu_top:	21 (0.05 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     21258              19535                               
====================================================================
--------------------------------------------------------------------
########   Utilization report for  cell:   ahb_matrix_top   ########
Instance path:   pdu_top.ahb_matrix_top                             
====================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     4765               4765           35.6 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block pdu_top.ahb_matrix_top:	4765 (11.05 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            12781              12781          46.8 %               
Shared LUTS     2590               -1295          58.9 %               
XORCY           48                 48             46.6 %               
=======================================================================
Total COMBINATIONAL LOGIC in the block pdu_top.ahb_matrix_top:	15419 (35.74 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     12781              11486                               
====================================================================
--------------------------------------------------------------------------
########   Utilization report for  cell:   ahb_matrix_7_12_main   ########
Instance path:   ahb_matrix_top.ahb_matrix_7_12_main                      
==========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     264                264            1.97 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block ahb_matrix_top.ahb_matrix_7_12_main:	264 (0.61 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            1694               1694           6.21 %               
Shared LUTS     256                -128           5.82 %               
=======================================================================
Total COMBINATIONAL LOGIC in the block ahb_matrix_top.ahb_matrix_7_12_main:	1950 (4.52 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     1694               1566                                
====================================================================
-------------------------------------------------------------------------
########   Utilization report for  cell:   ahb_matrix_7_12_arb   ########
Instance path:   ahb_matrix_7_12_main.ahb_matrix_7_12_arb                
=========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     150                150            1.12 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block ahb_matrix_7_12_main.ahb_matrix_7_12_arb:	150 (0.35 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            708                708            2.59 %               
Shared LUTS     206                -103           4.69 %               
=======================================================================
Total COMBINATIONAL LOGIC in the block ahb_matrix_7_12_main.ahb_matrix_7_12_arb:	914 (2.12 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     708                605                                 
====================================================================
-------------------------------------------------------------------------
########   Utilization report for  cell:   ahb_matrix_7_12_dec   ########
Instance path:   ahb_matrix_7_12_main.ahb_matrix_7_12_dec                
=========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     114                114            0.8520 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block ahb_matrix_7_12_main.ahb_matrix_7_12_dec:	114 (0.26 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            986                986            3.61 %               
Shared LUTS     50                 -25            1.14 %               
=======================================================================
Total COMBINATIONAL LOGIC in the block ahb_matrix_7_12_main.ahb_matrix_7_12_dec:	1036 (2.40 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     986                961                                 
====================================================================
--------------------------------------------------------------
########   Utilization report for  cell:   dmac_top   ########
Instance path:   ahb_matrix_top.dmac_top                      
==============================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     4501               4501           33.6 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block ahb_matrix_top.dmac_top:	4501 (10.43 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            11087              11087          40.6 %               
Shared LUTS     2334               -1167          53.1 %               
XORCY           48                 48             46.6 %               
=======================================================================
Total COMBINATIONAL LOGIC in the block ahb_matrix_top.dmac_top:	13469 (31.22 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     11087              9920                                
====================================================================
--------------------------------------------------------------
########   Utilization report for  cell:   arb_ctrl   ########
Instance path:   dmac_top.arb_ctrl                            
==============================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     33                 33             0.2470 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block dmac_top.arb_ctrl:	33 (0.08 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            88                 88             0.3220 %             
Shared LUTS     6                  -3             0.1360 %             
=======================================================================
Total COMBINATIONAL LOGIC in the block dmac_top.arb_ctrl:	94 (0.22 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     88                 85                                  
====================================================================
------------------------------------------------------------------
########   Utilization report for  cell:   chntrg_latch   ########
Instance path:   arb_ctrl.chntrg_latch                            
==================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     1                  1              0.007470 %           
=====================================================================
Total SEQUENTIAL ELEMENTS in the block arb_ctrl.chntrg_latch:	1 (0.00 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     1                  1              0.003660 %           
================================================================
Total COMBINATIONAL LOGIC in the block arb_ctrl.chntrg_latch:	1 (0.00 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     1                  1                                   
====================================================================
--------------------------------------------------------------------
########   Utilization report for  cell:   chntrg_latch_0   ########
Instance path:   arb_ctrl.chntrg_latch_0                            
====================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     1                  1              0.007470 %           
=====================================================================
Total SEQUENTIAL ELEMENTS in the block arb_ctrl.chntrg_latch_0:	1 (0.00 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     1                  1              0.003660 %           
================================================================
Total COMBINATIONAL LOGIC in the block arb_ctrl.chntrg_latch_0:	1 (0.00 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     1                  1                                   
====================================================================
--------------------------------------------------------------------
########   Utilization report for  cell:   chntrg_latch_1   ########
Instance path:   arb_ctrl.chntrg_latch_1                            
====================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     1                  1              0.007470 %           
=====================================================================
Total SEQUENTIAL ELEMENTS in the block arb_ctrl.chntrg_latch_1:	1 (0.00 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     1                  1              0.003660 %           
================================================================
Total COMBINATIONAL LOGIC in the block arb_ctrl.chntrg_latch_1:	1 (0.00 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     1                  1                                   
====================================================================
---------------------------------------------------------------------
########   Utilization report for  cell:   chntrg_latch_10   ########
Instance path:   arb_ctrl.chntrg_latch_10                            
=====================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     1                  1              0.007470 %           
=====================================================================
Total SEQUENTIAL ELEMENTS in the block arb_ctrl.chntrg_latch_10:	1 (0.00 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     1                  1              0.003660 %           
================================================================
Total COMBINATIONAL LOGIC in the block arb_ctrl.chntrg_latch_10:	1 (0.00 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     1                  1                                   
====================================================================
---------------------------------------------------------------------
########   Utilization report for  cell:   chntrg_latch_11   ########
Instance path:   arb_ctrl.chntrg_latch_11                            
=====================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     1                  1              0.007470 %           
=====================================================================
Total SEQUENTIAL ELEMENTS in the block arb_ctrl.chntrg_latch_11:	1 (0.00 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     1                  1              0.003660 %           
================================================================
Total COMBINATIONAL LOGIC in the block arb_ctrl.chntrg_latch_11:	1 (0.00 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     1                  1                                   
====================================================================
---------------------------------------------------------------------
########   Utilization report for  cell:   chntrg_latch_12   ########
Instance path:   arb_ctrl.chntrg_latch_12                            
=====================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     1                  1              0.007470 %           
=====================================================================
Total SEQUENTIAL ELEMENTS in the block arb_ctrl.chntrg_latch_12:	1 (0.00 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     1                  1              0.003660 %           
================================================================
Total COMBINATIONAL LOGIC in the block arb_ctrl.chntrg_latch_12:	1 (0.00 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     1                  1                                   
====================================================================
---------------------------------------------------------------------
########   Utilization report for  cell:   chntrg_latch_13   ########
Instance path:   arb_ctrl.chntrg_latch_13                            
=====================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     1                  1              0.007470 %           
=====================================================================
Total SEQUENTIAL ELEMENTS in the block arb_ctrl.chntrg_latch_13:	1 (0.00 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     1                  1              0.003660 %           
================================================================
Total COMBINATIONAL LOGIC in the block arb_ctrl.chntrg_latch_13:	1 (0.00 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     1                  1                                   
====================================================================
---------------------------------------------------------------------
########   Utilization report for  cell:   chntrg_latch_14   ########
Instance path:   arb_ctrl.chntrg_latch_14                            
=====================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     1                  1              0.007470 %           
=====================================================================
Total SEQUENTIAL ELEMENTS in the block arb_ctrl.chntrg_latch_14:	1 (0.00 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     1                  1              0.003660 %           
================================================================
Total COMBINATIONAL LOGIC in the block arb_ctrl.chntrg_latch_14:	1 (0.00 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     1                  1                                   
====================================================================
--------------------------------------------------------------------
########   Utilization report for  cell:   chntrg_latch_2   ########
Instance path:   arb_ctrl.chntrg_latch_2                            
====================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     1                  1              0.007470 %           
=====================================================================
Total SEQUENTIAL ELEMENTS in the block arb_ctrl.chntrg_latch_2:	1 (0.00 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     1                  1              0.003660 %           
================================================================
Total COMBINATIONAL LOGIC in the block arb_ctrl.chntrg_latch_2:	1 (0.00 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     1                  1                                   
====================================================================
--------------------------------------------------------------------
########   Utilization report for  cell:   chntrg_latch_3   ########
Instance path:   arb_ctrl.chntrg_latch_3                            
====================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     1                  1              0.007470 %           
=====================================================================
Total SEQUENTIAL ELEMENTS in the block arb_ctrl.chntrg_latch_3:	1 (0.00 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     1                  1              0.003660 %           
================================================================
Total COMBINATIONAL LOGIC in the block arb_ctrl.chntrg_latch_3:	1 (0.00 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     1                  1                                   
====================================================================
--------------------------------------------------------------------
########   Utilization report for  cell:   chntrg_latch_4   ########
Instance path:   arb_ctrl.chntrg_latch_4                            
====================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     1                  1              0.007470 %           
=====================================================================
Total SEQUENTIAL ELEMENTS in the block arb_ctrl.chntrg_latch_4:	1 (0.00 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     1                  1              0.003660 %           
================================================================
Total COMBINATIONAL LOGIC in the block arb_ctrl.chntrg_latch_4:	1 (0.00 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     1                  1                                   
====================================================================
--------------------------------------------------------------------
########   Utilization report for  cell:   chntrg_latch_5   ########
Instance path:   arb_ctrl.chntrg_latch_5                            
====================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     1                  1              0.007470 %           
=====================================================================
Total SEQUENTIAL ELEMENTS in the block arb_ctrl.chntrg_latch_5:	1 (0.00 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     1                  1              0.003660 %           
================================================================
Total COMBINATIONAL LOGIC in the block arb_ctrl.chntrg_latch_5:	1 (0.00 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     1                  1                                   
====================================================================
--------------------------------------------------------------------
########   Utilization report for  cell:   chntrg_latch_6   ########
Instance path:   arb_ctrl.chntrg_latch_6                            
====================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     1                  1              0.007470 %           
=====================================================================
Total SEQUENTIAL ELEMENTS in the block arb_ctrl.chntrg_latch_6:	1 (0.00 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     1                  1              0.003660 %           
================================================================
Total COMBINATIONAL LOGIC in the block arb_ctrl.chntrg_latch_6:	1 (0.00 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     1                  1                                   
====================================================================
--------------------------------------------------------------------
########   Utilization report for  cell:   chntrg_latch_7   ########
Instance path:   arb_ctrl.chntrg_latch_7                            
====================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     1                  1              0.007470 %           
=====================================================================
Total SEQUENTIAL ELEMENTS in the block arb_ctrl.chntrg_latch_7:	1 (0.00 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     1                  1              0.003660 %           
================================================================
Total COMBINATIONAL LOGIC in the block arb_ctrl.chntrg_latch_7:	1 (0.00 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     1                  1                                   
====================================================================
--------------------------------------------------------------------
########   Utilization report for  cell:   chntrg_latch_8   ########
Instance path:   arb_ctrl.chntrg_latch_8                            
====================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     1                  1              0.007470 %           
=====================================================================
Total SEQUENTIAL ELEMENTS in the block arb_ctrl.chntrg_latch_8:	1 (0.00 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     1                  1              0.003660 %           
================================================================
Total COMBINATIONAL LOGIC in the block arb_ctrl.chntrg_latch_8:	1 (0.00 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     1                  1                                   
====================================================================
--------------------------------------------------------------------
########   Utilization report for  cell:   chntrg_latch_9   ########
Instance path:   arb_ctrl.chntrg_latch_9                            
====================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     1                  1              0.007470 %           
=====================================================================
Total SEQUENTIAL ELEMENTS in the block arb_ctrl.chntrg_latch_9:	1 (0.00 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     1                  1              0.003660 %           
================================================================
Total COMBINATIONAL LOGIC in the block arb_ctrl.chntrg_latch_9:	1 (0.00 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     1                  1                                   
====================================================================
----------------------------------------------------------------
########   Utilization report for  cell:   hpchn_decd   ########
Instance path:   arb_ctrl.hpchn_decd                            
================================================================

COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     18                 18             0.06590 %            
================================================================
Total COMBINATIONAL LOGIC in the block arb_ctrl.hpchn_decd:	18 (0.04 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     18                 18                                  
====================================================================
---------------------------------------------------------------
########   Utilization report for  cell:   bmux_ctrl   ########
Instance path:   dmac_top.bmux_ctrl                            
===============================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     18                 18             0.1340 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block dmac_top.bmux_ctrl:	18 (0.04 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     585                585            2.14 %               
================================================================
Total COMBINATIONAL LOGIC in the block dmac_top.bmux_ctrl:	585 (1.36 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     585                585                                 
====================================================================
-------------------------------------------------------------
########   Utilization report for  cell:   ch_ctrl   ########
Instance path:   dmac_top.ch_ctrl                            
=============================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     2207               2207           16.5 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block dmac_top.ch_ctrl:	2207 (5.12 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            8621               8621           31.6 %               
Shared LUTS     2066               -1033          47 %                 
XORCY           48                 48             46.6 %               
=======================================================================
Total COMBINATIONAL LOGIC in the block dmac_top.ch_ctrl:	10735 (24.88 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     8621               7588                                
====================================================================
-------------------------------------------------------------
########   Utilization report for  cell:   fsmc_30   ########
Instance path:   ch_ctrl.fsmc_30                             
=============================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     137                137            1.02 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block ch_ctrl.fsmc_30:	137 (0.32 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            559                559            2.05 %               
Shared LUTS     150                -75            3.41 %               
XORCY           3                  3              2.91 %               
=======================================================================
Total COMBINATIONAL LOGIC in the block ch_ctrl.fsmc_30:	712 (1.65 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     559                484                                 
====================================================================
---------------------------------------------------------------
########   Utilization report for  cell:   fsmc_30_0   ########
Instance path:   ch_ctrl.fsmc_30_0                             
===============================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     138                138            1.03 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block ch_ctrl.fsmc_30_0:	138 (0.32 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            516                516            1.89 %               
Shared LUTS     110                -55            2.5 %                
XORCY           3                  3              2.91 %               
=======================================================================
Total COMBINATIONAL LOGIC in the block ch_ctrl.fsmc_30_0:	629 (1.46 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     516                461                                 
====================================================================
---------------------------------------------------------------
########   Utilization report for  cell:   fsmc_30_1   ########
Instance path:   ch_ctrl.fsmc_30_1                             
===============================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     138                138            1.03 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block ch_ctrl.fsmc_30_1:	138 (0.32 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            529                529            1.94 %               
Shared LUTS     136                -68            3.09 %               
XORCY           3                  3              2.91 %               
=======================================================================
Total COMBINATIONAL LOGIC in the block ch_ctrl.fsmc_30_1:	668 (1.55 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     529                461                                 
====================================================================
----------------------------------------------------------------
########   Utilization report for  cell:   fsmc_30_10   ########
Instance path:   ch_ctrl.fsmc_30_10                             
================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     138                138            1.03 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block ch_ctrl.fsmc_30_10:	138 (0.32 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            566                566            2.07 %               
Shared LUTS     146                -73            3.32 %               
XORCY           3                  3              2.91 %               
=======================================================================
Total COMBINATIONAL LOGIC in the block ch_ctrl.fsmc_30_10:	715 (1.66 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     566                493                                 
====================================================================
----------------------------------------------------------------
########   Utilization report for  cell:   fsmc_30_11   ########
Instance path:   ch_ctrl.fsmc_30_11                             
================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     138                138            1.03 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block ch_ctrl.fsmc_30_11:	138 (0.32 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            518                518            1.9 %                
Shared LUTS     134                -67            3.05 %               
XORCY           3                  3              2.91 %               
=======================================================================
Total COMBINATIONAL LOGIC in the block ch_ctrl.fsmc_30_11:	655 (1.52 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     518                451                                 
====================================================================
----------------------------------------------------------------
########   Utilization report for  cell:   fsmc_30_12   ########
Instance path:   ch_ctrl.fsmc_30_12                             
================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     138                138            1.03 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block ch_ctrl.fsmc_30_12:	138 (0.32 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            549                549            2.01 %               
Shared LUTS     164                -82            3.73 %               
XORCY           3                  3              2.91 %               
=======================================================================
Total COMBINATIONAL LOGIC in the block ch_ctrl.fsmc_30_12:	716 (1.66 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     549                467                                 
====================================================================
----------------------------------------------------------------
########   Utilization report for  cell:   fsmc_30_13   ########
Instance path:   ch_ctrl.fsmc_30_13                             
================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     138                138            1.03 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block ch_ctrl.fsmc_30_13:	138 (0.32 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            541                541            1.98 %               
Shared LUTS     124                -62            2.82 %               
XORCY           3                  3              2.91 %               
=======================================================================
Total COMBINATIONAL LOGIC in the block ch_ctrl.fsmc_30_13:	668 (1.55 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     541                479                                 
====================================================================
----------------------------------------------------------------
########   Utilization report for  cell:   fsmc_30_14   ########
Instance path:   ch_ctrl.fsmc_30_14                             
================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     138                138            1.03 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block ch_ctrl.fsmc_30_14:	138 (0.32 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            540                540            1.98 %               
Shared LUTS     126                -63            2.87 %               
XORCY           3                  3              2.91 %               
=======================================================================
Total COMBINATIONAL LOGIC in the block ch_ctrl.fsmc_30_14:	669 (1.55 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     540                477                                 
====================================================================
---------------------------------------------------------------
########   Utilization report for  cell:   fsmc_30_2   ########
Instance path:   ch_ctrl.fsmc_30_2                             
===============================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     138                138            1.03 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block ch_ctrl.fsmc_30_2:	138 (0.32 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            532                532            1.95 %               
Shared LUTS     110                -55            2.5 %                
XORCY           3                  3              2.91 %               
=======================================================================
Total COMBINATIONAL LOGIC in the block ch_ctrl.fsmc_30_2:	645 (1.50 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     532                477                                 
====================================================================
---------------------------------------------------------------
########   Utilization report for  cell:   fsmc_30_3   ########
Instance path:   ch_ctrl.fsmc_30_3                             
===============================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     138                138            1.03 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block ch_ctrl.fsmc_30_3:	138 (0.32 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            563                563            2.06 %               
Shared LUTS     144                -72            3.28 %               
XORCY           3                  3              2.91 %               
=======================================================================
Total COMBINATIONAL LOGIC in the block ch_ctrl.fsmc_30_3:	710 (1.65 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     563                491                                 
====================================================================
---------------------------------------------------------------
########   Utilization report for  cell:   fsmc_30_4   ########
Instance path:   ch_ctrl.fsmc_30_4                             
===============================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     138                138            1.03 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block ch_ctrl.fsmc_30_4:	138 (0.32 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            532                532            1.95 %               
Shared LUTS     106                -53            2.41 %               
XORCY           3                  3              2.91 %               
=======================================================================
Total COMBINATIONAL LOGIC in the block ch_ctrl.fsmc_30_4:	641 (1.49 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     532                479                                 
====================================================================
---------------------------------------------------------------
########   Utilization report for  cell:   fsmc_30_5   ########
Instance path:   ch_ctrl.fsmc_30_5                             
===============================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     138                138            1.03 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block ch_ctrl.fsmc_30_5:	138 (0.32 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            546                546            2 %                  
Shared LUTS     130                -65            2.96 %               
XORCY           3                  3              2.91 %               
=======================================================================
Total COMBINATIONAL LOGIC in the block ch_ctrl.fsmc_30_5:	679 (1.57 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     546                481                                 
====================================================================
---------------------------------------------------------------
########   Utilization report for  cell:   fsmc_30_6   ########
Instance path:   ch_ctrl.fsmc_30_6                             
===============================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     138                138            1.03 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block ch_ctrl.fsmc_30_6:	138 (0.32 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            541                541            1.98 %               
Shared LUTS     122                -61            2.78 %               
XORCY           3                  3              2.91 %               
=======================================================================
Total COMBINATIONAL LOGIC in the block ch_ctrl.fsmc_30_6:	666 (1.54 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     541                480                                 
====================================================================
---------------------------------------------------------------
########   Utilization report for  cell:   fsmc_30_7   ########
Instance path:   ch_ctrl.fsmc_30_7                             
===============================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     138                138            1.03 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block ch_ctrl.fsmc_30_7:	138 (0.32 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            540                540            1.98 %               
Shared LUTS     126                -63            2.87 %               
XORCY           3                  3              2.91 %               
=======================================================================
Total COMBINATIONAL LOGIC in the block ch_ctrl.fsmc_30_7:	669 (1.55 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     540                477                                 
====================================================================
---------------------------------------------------------------
########   Utilization report for  cell:   fsmc_30_8   ########
Instance path:   ch_ctrl.fsmc_30_8                             
===============================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     138                138            1.03 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block ch_ctrl.fsmc_30_8:	138 (0.32 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            505                505            1.85 %               
Shared LUTS     108                -54            2.46 %               
XORCY           3                  3              2.91 %               
=======================================================================
Total COMBINATIONAL LOGIC in the block ch_ctrl.fsmc_30_8:	616 (1.43 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     505                451                                 
====================================================================
---------------------------------------------------------------
########   Utilization report for  cell:   fsmc_30_9   ########
Instance path:   ch_ctrl.fsmc_30_9                             
===============================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     138                138            1.03 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block ch_ctrl.fsmc_30_9:	138 (0.32 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            544                544            1.99 %               
Shared LUTS     130                -65            2.96 %               
XORCY           3                  3              2.91 %               
=======================================================================
Total COMBINATIONAL LOGIC in the block ch_ctrl.fsmc_30_9:	677 (1.57 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     544                479                                 
====================================================================
--------------------------------------------------------------
########   Utilization report for  cell:   reg_ctrl   ########
Instance path:   dmac_top.reg_ctrl                            
==============================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     2243               2243           16.8 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block dmac_top.reg_ctrl:	2243 (5.20 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            1793               1793           6.57 %               
Shared LUTS     262                -131           5.96 %               
=======================================================================
Total COMBINATIONAL LOGIC in the block dmac_top.reg_ctrl:	2055 (4.76 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     1793               1662                                
====================================================================
-------------------------------------------------------------
########   Utilization report for  cell:   chregc0   ########
Instance path:   reg_ctrl.chregc0                            
=============================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     137                137            1.02 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block reg_ctrl.chregc0:	137 (0.32 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            85                 85             0.3110 %             
Shared LUTS     26                 -13            0.5910 %             
=======================================================================
Total COMBINATIONAL LOGIC in the block reg_ctrl.chregc0:	111 (0.26 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     85                 72                                  
====================================================================
-------------------------------------------------------------
########   Utilization report for  cell:   chregc1   ########
Instance path:   reg_ctrl.chregc1                            
=============================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     139                139            1.04 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block reg_ctrl.chregc1:	139 (0.32 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            94                 94             0.3440 %             
Shared LUTS     50                 -25            1.14 %               
=======================================================================
Total COMBINATIONAL LOGIC in the block reg_ctrl.chregc1:	144 (0.33 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     94                 69                                  
====================================================================
--------------------------------------------------------------
########   Utilization report for  cell:   chregc10   ########
Instance path:   reg_ctrl.chregc10                            
==============================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     139                139            1.04 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block reg_ctrl.chregc10:	139 (0.32 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            73                 73             0.2670 %             
Shared LUTS     14                 -7             0.3180 %             
=======================================================================
Total COMBINATIONAL LOGIC in the block reg_ctrl.chregc10:	87 (0.20 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     73                 66                                  
====================================================================
--------------------------------------------------------------
########   Utilization report for  cell:   chregc11   ########
Instance path:   reg_ctrl.chregc11                            
==============================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     139                139            1.04 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block reg_ctrl.chregc11:	139 (0.32 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            73                 73             0.2670 %             
Shared LUTS     18                 -9             0.4090 %             
=======================================================================
Total COMBINATIONAL LOGIC in the block reg_ctrl.chregc11:	91 (0.21 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     73                 64                                  
====================================================================
--------------------------------------------------------------
########   Utilization report for  cell:   chregc12   ########
Instance path:   reg_ctrl.chregc12                            
==============================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     139                139            1.04 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block reg_ctrl.chregc12:	139 (0.32 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            70                 70             0.2560 %             
Shared LUTS     10                 -5             0.2270 %             
=======================================================================
Total COMBINATIONAL LOGIC in the block reg_ctrl.chregc12:	80 (0.19 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     70                 65                                  
====================================================================
--------------------------------------------------------------
########   Utilization report for  cell:   chregc13   ########
Instance path:   reg_ctrl.chregc13                            
==============================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     139                139            1.04 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block reg_ctrl.chregc13:	139 (0.32 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            70                 70             0.2560 %             
Shared LUTS     10                 -5             0.2270 %             
=======================================================================
Total COMBINATIONAL LOGIC in the block reg_ctrl.chregc13:	80 (0.19 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     70                 65                                  
====================================================================
--------------------------------------------------------------
########   Utilization report for  cell:   chregc14   ########
Instance path:   reg_ctrl.chregc14                            
==============================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     139                139            1.04 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block reg_ctrl.chregc14:	139 (0.32 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            68                 68             0.2490 %             
Shared LUTS     8                  -4             0.1820 %             
=======================================================================
Total COMBINATIONAL LOGIC in the block reg_ctrl.chregc14:	76 (0.18 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     68                 64                                  
====================================================================
--------------------------------------------------------------
########   Utilization report for  cell:   chregc15   ########
Instance path:   reg_ctrl.chregc15                            
==============================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     139                139            1.04 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block reg_ctrl.chregc15:	139 (0.32 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            73                 73             0.2670 %             
Shared LUTS     18                 -9             0.4090 %             
=======================================================================
Total COMBINATIONAL LOGIC in the block reg_ctrl.chregc15:	91 (0.21 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     73                 64                                  
====================================================================
-------------------------------------------------------------
########   Utilization report for  cell:   chregc2   ########
Instance path:   reg_ctrl.chregc2                            
=============================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     139                139            1.04 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block reg_ctrl.chregc2:	139 (0.32 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            72                 72             0.2640 %             
Shared LUTS     14                 -7             0.3180 %             
=======================================================================
Total COMBINATIONAL LOGIC in the block reg_ctrl.chregc2:	86 (0.20 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     72                 65                                  
====================================================================
-------------------------------------------------------------
########   Utilization report for  cell:   chregc3   ########
Instance path:   reg_ctrl.chregc3                            
=============================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     139                139            1.04 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block reg_ctrl.chregc3:	139 (0.32 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            69                 69             0.2530 %             
Shared LUTS     12                 -6             0.2730 %             
=======================================================================
Total COMBINATIONAL LOGIC in the block reg_ctrl.chregc3:	81 (0.19 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     69                 63                                  
====================================================================
-------------------------------------------------------------
########   Utilization report for  cell:   chregc4   ########
Instance path:   reg_ctrl.chregc4                            
=============================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     139                139            1.04 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block reg_ctrl.chregc4:	139 (0.32 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            68                 68             0.2490 %             
Shared LUTS     10                 -5             0.2270 %             
=======================================================================
Total COMBINATIONAL LOGIC in the block reg_ctrl.chregc4:	78 (0.18 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     68                 63                                  
====================================================================
-------------------------------------------------------------
########   Utilization report for  cell:   chregc5   ########
Instance path:   reg_ctrl.chregc5                            
=============================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     139                139            1.04 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block reg_ctrl.chregc5:	139 (0.32 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            71                 71             0.260 %              
Shared LUTS     16                 -8             0.3640 %             
=======================================================================
Total COMBINATIONAL LOGIC in the block reg_ctrl.chregc5:	87 (0.20 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     71                 63                                  
====================================================================
-------------------------------------------------------------
########   Utilization report for  cell:   chregc6   ########
Instance path:   reg_ctrl.chregc6                            
=============================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     139                139            1.04 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block reg_ctrl.chregc6:	139 (0.32 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            68                 68             0.2490 %             
Shared LUTS     8                  -4             0.1820 %             
=======================================================================
Total COMBINATIONAL LOGIC in the block reg_ctrl.chregc6:	76 (0.18 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     68                 64                                  
====================================================================
-------------------------------------------------------------
########   Utilization report for  cell:   chregc7   ########
Instance path:   reg_ctrl.chregc7                            
=============================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     139                139            1.04 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block reg_ctrl.chregc7:	139 (0.32 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            71                 71             0.260 %              
Shared LUTS     14                 -7             0.3180 %             
=======================================================================
Total COMBINATIONAL LOGIC in the block reg_ctrl.chregc7:	85 (0.20 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     71                 64                                  
====================================================================
-------------------------------------------------------------
########   Utilization report for  cell:   chregc8   ########
Instance path:   reg_ctrl.chregc8                            
=============================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     139                139            1.04 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block reg_ctrl.chregc8:	139 (0.32 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            68                 68             0.2490 %             
Shared LUTS     8                  -4             0.1820 %             
=======================================================================
Total COMBINATIONAL LOGIC in the block reg_ctrl.chregc8:	76 (0.18 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     68                 64                                  
====================================================================
-------------------------------------------------------------
########   Utilization report for  cell:   chregc9   ########
Instance path:   reg_ctrl.chregc9                            
=============================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     139                139            1.04 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block reg_ctrl.chregc9:	139 (0.32 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            66                 66             0.2420 %             
Shared LUTS     6                  -3             0.1360 %             
=======================================================================
Total COMBINATIONAL LOGIC in the block reg_ctrl.chregc9:	72 (0.17 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     66                 63                                  
====================================================================
------------------------------------------------------------
########   Utilization report for  cell:   gbregc   ########
Instance path:   reg_ctrl.gbregc                            
============================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     5                  5              0.03730 %            
=====================================================================
Total SEQUENTIAL ELEMENTS in the block reg_ctrl.gbregc:	5 (0.01 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            196                196            0.7180 %             
Shared LUTS     2                  -1             0.04550 %            
=======================================================================
Total COMBINATIONAL LOGIC in the block reg_ctrl.gbregc:	198 (0.46 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     196                195                                 
====================================================================
------------------------------------------------------------------
########   Utilization report for  cell:   apb0_sub_top   ########
Instance path:   pdu_top.apb0_sub_top                             
==================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     4801               4801           35.9 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block pdu_top.apb0_sub_top:	4801 (11.13 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            6350               6350           23.3 %               
Shared LUTS     558                -279           12.7 %               
XORCY           34                 34             33 %                 
=======================================================================
Total COMBINATIONAL LOGIC in the block pdu_top.apb0_sub_top:	6942 (16.09 % Utilization)


Distributed Memory
Name                Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------------
Distributed RAM     12                 48             66.7 %               
SRLS                2                  2              66.7 %               
===========================================================================
Total Distributed Memory in the block pdu_top.apb0_sub_top:	14 (0.03 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     6364               6121                                
====================================================================
-------------------------------------------------------------------
########   Utilization report for  cell:   csky_apb0_top   ########
Instance path:   apb0_sub_top.csky_apb0_top                        
===================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     104                104            0.7770 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block apb0_sub_top.csky_apb0_top:	104 (0.24 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            123                123            0.4510 %             
Shared LUTS     16                 -8             0.3640 %             
=======================================================================
Total COMBINATIONAL LOGIC in the block apb0_sub_top.csky_apb0_top:	139 (0.32 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     123                115                                 
====================================================================
-------------------------------------------------------------------
########   Utilization report for  cell:   apb0_leaf_mux   ########
Instance path:   csky_apb0_top.apb0_leaf_mux                       
===================================================================

COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            108                108            0.3960 %             
Shared LUTS     12                 -6             0.2730 %             
=======================================================================
Total COMBINATIONAL LOGIC in the block csky_apb0_top.apb0_leaf_mux:	120 (0.28 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     108                102                                 
====================================================================
---------------------------------------------------------------------
########   Utilization report for  cell:   apb0_state_ctrl   ########
Instance path:   csky_apb0_top.apb0_state_ctrl                       
=====================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     104                104            0.7770 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block csky_apb0_top.apb0_state_ctrl:	104 (0.24 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            15                 15             0.0550 %             
Shared LUTS     4                  -2             0.0910 %             
=======================================================================
Total COMBINATIONAL LOGIC in the block csky_apb0_top.apb0_state_ctrl:	19 (0.04 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     15                 13                                  
====================================================================
-----------------------------------------------------------------
########   Utilization report for  cell:   pwm_sec_top   ########
Instance path:   apb0_sub_top.pwm_sec_top                        
=================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     2760               2760           20.6 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block apb0_sub_top.pwm_sec_top:	2760 (6.40 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            3379               3379           12.4 %               
Shared LUTS     162                -81            3.69 %               
XORCY           12                 12             11.7 %               
=======================================================================
Total COMBINATIONAL LOGIC in the block apb0_sub_top.pwm_sec_top:	3553 (8.24 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     3379               3298                                
====================================================================
---------------------------------------------------------
########   Utilization report for  cell:   pwm   ########
Instance path:   pwm_sec_top.pwm                         
=========================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     2760               2760           20.6 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block pwm_sec_top.pwm:	2760 (6.40 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            3379               3379           12.4 %               
Shared LUTS     162                -81            3.69 %               
XORCY           12                 12             11.7 %               
=======================================================================
Total COMBINATIONAL LOGIC in the block pwm_sec_top.pwm:	3553 (8.24 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     3379               3298                                
====================================================================
---------------------------------------------------------------
########   Utilization report for  cell:   pwm_apbif   ########
Instance path:   pwm.pwm_apbif                                 
===============================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     1461               1461           10.9 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block pwm.pwm_apbif:	1461 (3.39 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            1298               1298           4.76 %               
Shared LUTS     114                -57            2.59 %               
=======================================================================
Total COMBINATIONAL LOGIC in the block pwm.pwm_apbif:	1412 (3.27 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     1298               1241                                
====================================================================
--------------------------------------------------------------
########   Utilization report for  cell:   pwm_ctrl   ########
Instance path:   pwm.pwm_ctrl                                 
==============================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     1297               1297           9.69 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block pwm.pwm_ctrl:	1297 (3.01 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            2081               2081           7.62 %               
Shared LUTS     48                 -24            1.09 %               
XORCY           12                 12             11.7 %               
=======================================================================
Total COMBINATIONAL LOGIC in the block pwm.pwm_ctrl:	2141 (4.96 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     2081               2057                                
====================================================================
--------------------------------------------------------------
########   Utilization report for  cell:   clk_mux2   ########
Instance path:   pwm_ctrl.clk_mux2                            
==============================================================

COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     1                  1              0.003660 %           
================================================================
Total COMBINATIONAL LOGIC in the block pwm_ctrl.clk_mux2:	1 (0.00 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     1                  1                                   
====================================================================
----------------------------------------------------------------
########   Utilization report for  cell:   pwm_gen_10   ########
Instance path:   pwm_ctrl.pwm_gen_10                            
================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     210                210            1.57 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block pwm_ctrl.pwm_gen_10:	210 (0.49 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            344                344            1.26 %               
Shared LUTS     8                  -4             0.1820 %             
XORCY           2                  2              1.94 %               
=======================================================================
Total COMBINATIONAL LOGIC in the block pwm_ctrl.pwm_gen_10:	354 (0.82 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     344                340                                 
====================================================================
------------------------------------------------------------------
########   Utilization report for  cell:   pwm_gen_10_0   ########
Instance path:   pwm_ctrl.pwm_gen_10_0                            
==================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     210                210            1.57 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block pwm_ctrl.pwm_gen_10_0:	210 (0.49 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            345                345            1.26 %               
Shared LUTS     8                  -4             0.1820 %             
XORCY           2                  2              1.94 %               
=======================================================================
Total COMBINATIONAL LOGIC in the block pwm_ctrl.pwm_gen_10_0:	355 (0.82 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     345                341                                 
====================================================================
------------------------------------------------------------------
########   Utilization report for  cell:   pwm_gen_10_1   ########
Instance path:   pwm_ctrl.pwm_gen_10_1                            
==================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     210                210            1.57 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block pwm_ctrl.pwm_gen_10_1:	210 (0.49 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            344                344            1.26 %               
Shared LUTS     8                  -4             0.1820 %             
XORCY           2                  2              1.94 %               
=======================================================================
Total COMBINATIONAL LOGIC in the block pwm_ctrl.pwm_gen_10_1:	354 (0.82 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     344                340                                 
====================================================================
------------------------------------------------------------------
########   Utilization report for  cell:   pwm_gen_10_2   ########
Instance path:   pwm_ctrl.pwm_gen_10_2                            
==================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     210                210            1.57 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block pwm_ctrl.pwm_gen_10_2:	210 (0.49 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            344                344            1.26 %               
Shared LUTS     8                  -4             0.1820 %             
XORCY           2                  2              1.94 %               
=======================================================================
Total COMBINATIONAL LOGIC in the block pwm_ctrl.pwm_gen_10_2:	354 (0.82 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     344                340                                 
====================================================================
------------------------------------------------------------------
########   Utilization report for  cell:   pwm_gen_10_3   ########
Instance path:   pwm_ctrl.pwm_gen_10_3                            
==================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     210                210            1.57 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block pwm_ctrl.pwm_gen_10_3:	210 (0.49 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            345                345            1.26 %               
Shared LUTS     8                  -4             0.1820 %             
XORCY           2                  2              1.94 %               
=======================================================================
Total COMBINATIONAL LOGIC in the block pwm_ctrl.pwm_gen_10_3:	355 (0.82 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     345                341                                 
====================================================================
------------------------------------------------------------------
########   Utilization report for  cell:   pwm_gen_10_4   ########
Instance path:   pwm_ctrl.pwm_gen_10_4                            
==================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     210                210            1.57 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block pwm_ctrl.pwm_gen_10_4:	210 (0.49 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            344                344            1.26 %               
Shared LUTS     8                  -4             0.1820 %             
XORCY           2                  2              1.94 %               
=======================================================================
Total COMBINATIONAL LOGIC in the block pwm_ctrl.pwm_gen_10_4:	354 (0.82 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     344                340                                 
====================================================================
------------------------------------------------------------------
########   Utilization report for  cell:   tim0_sec_top   ########
Instance path:   apb0_sub_top.tim0_sec_top                        
==================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     180                180            1.34 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block apb0_sub_top.tim0_sec_top:	180 (0.42 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            175                175            0.6410 %             
Shared LUTS     2                  -1             0.04550 %            
XORCY           2                  2              1.94 %               
=======================================================================
Total COMBINATIONAL LOGIC in the block apb0_sub_top.tim0_sec_top:	179 (0.41 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     175                174                                 
====================================================================
-------------------------------------------------------------
########   Utilization report for  cell:   tim_top   ########
Instance path:   tim0_sec_top.tim_top                        
=============================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     180                180            1.34 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block tim0_sec_top.tim_top:	180 (0.42 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            175                175            0.6410 %             
Shared LUTS     2                  -1             0.04550 %            
XORCY           2                  2              1.94 %               
=======================================================================
Total COMBINATIONAL LOGIC in the block tim0_sec_top.tim_top:	179 (0.41 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     175                174                                 
====================================================================
----------------------------------------------------------------
########   Utilization report for  cell:   timers_top   ########
Instance path:   tim_top.timers_top                             
================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     180                180            1.34 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block tim_top.timers_top:	180 (0.42 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            175                175            0.6410 %             
Shared LUTS     2                  -1             0.04550 %            
XORCY           2                  2              1.94 %               
=======================================================================
Total COMBINATIONAL LOGIC in the block tim_top.timers_top:	179 (0.41 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     175                174                                 
====================================================================
--------------------------------------------------------------------
########   Utilization report for  cell:   timers_apbif_7   ########
Instance path:   timers_top.timers_apbif_7                          
====================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     110                110            0.8220 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block timers_top.timers_apbif_7:	110 (0.25 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            93                 93             0.3410 %             
Shared LUTS     2                  -1             0.04550 %            
=======================================================================
Total COMBINATIONAL LOGIC in the block timers_top.timers_apbif_7:	95 (0.22 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     93                 92                                  
====================================================================
--------------------------------------------------------------------------
########   Utilization report for  cell:   timers_frc_32_1_1_14   ########
Instance path:   timers_top.timers_frc_32_1_1_14                          
==========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     35                 35             0.2610 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block timers_top.timers_frc_32_1_1_14:	35 (0.08 % Utilization)


COMBINATIONAL LOGIC
Name      Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------
LUTS      41                 41             0.150 %              
XORCY     1                  1              0.9710 %             
=================================================================
Total COMBINATIONAL LOGIC in the block timers_top.timers_frc_32_1_1_14:	42 (0.10 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     41                 41                                  
====================================================================
-------------------------------------------------------------------------
########   Utilization report for  cell:   timers_frc_32_1_1_8   ########
Instance path:   timers_top.timers_frc_32_1_1_8                          
=========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     35                 35             0.2610 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block timers_top.timers_frc_32_1_1_8:	35 (0.08 % Utilization)


COMBINATIONAL LOGIC
Name      Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------
LUTS      41                 41             0.150 %              
XORCY     1                  1              0.9710 %             
=================================================================
Total COMBINATIONAL LOGIC in the block timers_top.timers_frc_32_1_1_8:	42 (0.10 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     41                 41                                  
====================================================================
------------------------------------------------------------------
########   Utilization report for  cell:   tim2_sec_top   ########
Instance path:   apb0_sub_top.tim2_sec_top                        
==================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     180                180            1.34 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block apb0_sub_top.tim2_sec_top:	180 (0.42 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            166                166            0.6080 %             
Shared LUTS     2                  -1             0.04550 %            
XORCY           2                  2              1.94 %               
=======================================================================
Total COMBINATIONAL LOGIC in the block apb0_sub_top.tim2_sec_top:	170 (0.39 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     166                165                                 
====================================================================
------------------------------------------------------------------
########   Utilization report for  cell:   tim2_tim_top   ########
Instance path:   tim2_sec_top.tim2_tim_top                        
==================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     180                180            1.34 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block tim2_sec_top.tim2_tim_top:	180 (0.42 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            166                166            0.6080 %             
Shared LUTS     2                  -1             0.04550 %            
XORCY           2                  2              1.94 %               
=======================================================================
Total COMBINATIONAL LOGIC in the block tim2_sec_top.tim2_tim_top:	170 (0.39 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     166                165                                 
====================================================================
------------------------------------------------------------------
########   Utilization report for  cell:   timers_top_7   ########
Instance path:   tim2_tim_top.timers_top_7                        
==================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     180                180            1.34 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block tim2_tim_top.timers_top_7:	180 (0.42 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            166                166            0.6080 %             
Shared LUTS     2                  -1             0.04550 %            
XORCY           2                  2              1.94 %               
=======================================================================
Total COMBINATIONAL LOGIC in the block tim2_tim_top.timers_top_7:	170 (0.39 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     166                165                                 
====================================================================
----------------------------------------------------------------------
########   Utilization report for  cell:   timers_apbif_7_0   ########
Instance path:   timers_top_7.timers_apbif_7_0                        
======================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     110                110            0.8220 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block timers_top_7.timers_apbif_7_0:	110 (0.25 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            84                 84             0.3080 %             
Shared LUTS     2                  -1             0.04550 %            
=======================================================================
Total COMBINATIONAL LOGIC in the block timers_top_7.timers_apbif_7_0:	86 (0.20 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     84                 83                                  
====================================================================
--------------------------------------------------------------------------
########   Utilization report for  cell:   timers_frc_32_1_1_15   ########
Instance path:   timers_top_7.timers_frc_32_1_1_15                        
==========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     35                 35             0.2610 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block timers_top_7.timers_frc_32_1_1_15:	35 (0.08 % Utilization)


COMBINATIONAL LOGIC
Name      Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------
LUTS      41                 41             0.150 %              
XORCY     1                  1              0.9710 %             
=================================================================
Total COMBINATIONAL LOGIC in the block timers_top_7.timers_frc_32_1_1_15:	42 (0.10 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     41                 41                                  
====================================================================
--------------------------------------------------------------------------
########   Utilization report for  cell:   timers_frc_32_1_1_16   ########
Instance path:   timers_top_7.timers_frc_32_1_1_16                        
==========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     35                 35             0.2610 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block timers_top_7.timers_frc_32_1_1_16:	35 (0.08 % Utilization)


COMBINATIONAL LOGIC
Name      Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------
LUTS      41                 41             0.150 %              
XORCY     1                  1              0.9710 %             
=================================================================
Total COMBINATIONAL LOGIC in the block timers_top_7.timers_frc_32_1_1_16:	42 (0.10 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     41                 41                                  
====================================================================
------------------------------------------------------------------
########   Utilization report for  cell:   tim4_sec_top   ########
Instance path:   apb0_sub_top.tim4_sec_top                        
==================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     180                180            1.34 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block apb0_sub_top.tim4_sec_top:	180 (0.42 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            166                166            0.6080 %             
Shared LUTS     2                  -1             0.04550 %            
XORCY           2                  2              1.94 %               
=======================================================================
Total COMBINATIONAL LOGIC in the block apb0_sub_top.tim4_sec_top:	170 (0.39 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     166                165                                 
====================================================================
------------------------------------------------------------------
########   Utilization report for  cell:   tim4_tim_top   ########
Instance path:   tim4_sec_top.tim4_tim_top                        
==================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     180                180            1.34 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block tim4_sec_top.tim4_tim_top:	180 (0.42 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            166                166            0.6080 %             
Shared LUTS     2                  -1             0.04550 %            
XORCY           2                  2              1.94 %               
=======================================================================
Total COMBINATIONAL LOGIC in the block tim4_sec_top.tim4_tim_top:	170 (0.39 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     166                165                                 
====================================================================
------------------------------------------------------------------
########   Utilization report for  cell:   timers_top_8   ########
Instance path:   tim4_tim_top.timers_top_8                        
==================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     180                180            1.34 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block tim4_tim_top.timers_top_8:	180 (0.42 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            166                166            0.6080 %             
Shared LUTS     2                  -1             0.04550 %            
XORCY           2                  2              1.94 %               
=======================================================================
Total COMBINATIONAL LOGIC in the block tim4_tim_top.timers_top_8:	170 (0.39 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     166                165                                 
====================================================================
----------------------------------------------------------------------
########   Utilization report for  cell:   timers_apbif_7_1   ########
Instance path:   timers_top_8.timers_apbif_7_1                        
======================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     110                110            0.8220 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block timers_top_8.timers_apbif_7_1:	110 (0.25 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            84                 84             0.3080 %             
Shared LUTS     2                  -1             0.04550 %            
=======================================================================
Total COMBINATIONAL LOGIC in the block timers_top_8.timers_apbif_7_1:	86 (0.20 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     84                 83                                  
====================================================================
--------------------------------------------------------------------------
########   Utilization report for  cell:   timers_frc_32_1_1_17   ########
Instance path:   timers_top_8.timers_frc_32_1_1_17                        
==========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     35                 35             0.2610 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block timers_top_8.timers_frc_32_1_1_17:	35 (0.08 % Utilization)


COMBINATIONAL LOGIC
Name      Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------
LUTS      41                 41             0.150 %              
XORCY     1                  1              0.9710 %             
=================================================================
Total COMBINATIONAL LOGIC in the block timers_top_8.timers_frc_32_1_1_17:	42 (0.10 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     41                 41                                  
====================================================================
--------------------------------------------------------------------------
########   Utilization report for  cell:   timers_frc_32_1_1_18   ########
Instance path:   timers_top_8.timers_frc_32_1_1_18                        
==========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     35                 35             0.2610 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block timers_top_8.timers_frc_32_1_1_18:	35 (0.08 % Utilization)


COMBINATIONAL LOGIC
Name      Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------
LUTS      41                 41             0.150 %              
XORCY     1                  1              0.9710 %             
=================================================================
Total COMBINATIONAL LOGIC in the block timers_top_8.timers_frc_32_1_1_18:	42 (0.10 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     41                 41                                  
====================================================================
------------------------------------------------------------------
########   Utilization report for  cell:   tim6_sec_top   ########
Instance path:   apb0_sub_top.tim6_sec_top                        
==================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     180                180            1.34 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block apb0_sub_top.tim6_sec_top:	180 (0.42 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            166                166            0.6080 %             
Shared LUTS     2                  -1             0.04550 %            
XORCY           2                  2              1.94 %               
=======================================================================
Total COMBINATIONAL LOGIC in the block apb0_sub_top.tim6_sec_top:	170 (0.39 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     166                165                                 
====================================================================
------------------------------------------------------------------
########   Utilization report for  cell:   tim6_tim_top   ########
Instance path:   tim6_sec_top.tim6_tim_top                        
==================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     180                180            1.34 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block tim6_sec_top.tim6_tim_top:	180 (0.42 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            166                166            0.6080 %             
Shared LUTS     2                  -1             0.04550 %            
XORCY           2                  2              1.94 %               
=======================================================================
Total COMBINATIONAL LOGIC in the block tim6_sec_top.tim6_tim_top:	170 (0.39 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     166                165                                 
====================================================================
------------------------------------------------------------------
########   Utilization report for  cell:   timers_top_9   ########
Instance path:   tim6_tim_top.timers_top_9                        
==================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     180                180            1.34 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block tim6_tim_top.timers_top_9:	180 (0.42 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            166                166            0.6080 %             
Shared LUTS     2                  -1             0.04550 %            
XORCY           2                  2              1.94 %               
=======================================================================
Total COMBINATIONAL LOGIC in the block tim6_tim_top.timers_top_9:	170 (0.39 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     166                165                                 
====================================================================
----------------------------------------------------------------------
########   Utilization report for  cell:   timers_apbif_7_2   ########
Instance path:   timers_top_9.timers_apbif_7_2                        
======================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     110                110            0.8220 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block timers_top_9.timers_apbif_7_2:	110 (0.25 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            84                 84             0.3080 %             
Shared LUTS     2                  -1             0.04550 %            
=======================================================================
Total COMBINATIONAL LOGIC in the block timers_top_9.timers_apbif_7_2:	86 (0.20 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     84                 83                                  
====================================================================
--------------------------------------------------------------------------
########   Utilization report for  cell:   timers_frc_32_1_1_19   ########
Instance path:   timers_top_9.timers_frc_32_1_1_19                        
==========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     35                 35             0.2610 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block timers_top_9.timers_frc_32_1_1_19:	35 (0.08 % Utilization)


COMBINATIONAL LOGIC
Name      Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------
LUTS      41                 41             0.150 %              
XORCY     1                  1              0.9710 %             
=================================================================
Total COMBINATIONAL LOGIC in the block timers_top_9.timers_frc_32_1_1_19:	42 (0.10 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     41                 41                                  
====================================================================
--------------------------------------------------------------------------
########   Utilization report for  cell:   timers_frc_32_1_1_20   ########
Instance path:   timers_top_9.timers_frc_32_1_1_20                        
==========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     35                 35             0.2610 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block timers_top_9.timers_frc_32_1_1_20:	35 (0.08 % Utilization)


COMBINATIONAL LOGIC
Name      Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------
LUTS      41                 41             0.150 %              
XORCY     1                  1              0.9710 %             
=================================================================
Total COMBINATIONAL LOGIC in the block timers_top_9.timers_frc_32_1_1_20:	42 (0.10 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     41                 41                                  
====================================================================
------------------------------------------------------------------
########   Utilization report for  cell:   usi0_sec_top   ########
Instance path:   apb0_sub_top.usi0_sec_top                        
==================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     562                562            4.2 %                
=====================================================================
Total SEQUENTIAL ELEMENTS in the block apb0_sub_top.usi0_sec_top:	562 (1.30 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            1037               1037           3.8 %                
Shared LUTS     172                -86            3.91 %               
XORCY           7                  7              6.8 %                
=======================================================================
Total COMBINATIONAL LOGIC in the block apb0_sub_top.usi0_sec_top:	1216 (2.82 % Utilization)


Distributed Memory
Name                Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------------
Distributed RAM     6                  24             33.3 %               
SRLS                1                  1              33.3 %               
===========================================================================
Total Distributed Memory in the block apb0_sub_top.usi0_sec_top:	7 (0.02 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     1044               976                                 
====================================================================
---------------------------------------------------------------
########   Utilization report for  cell:   usi_top_4   ########
Instance path:   usi0_sec_top.usi_top_4                        
===============================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     562                562            4.2 %                
=====================================================================
Total SEQUENTIAL ELEMENTS in the block usi0_sec_top.usi_top_4:	562 (1.30 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            1037               1037           3.8 %                
Shared LUTS     172                -86            3.91 %               
XORCY           7                  7              6.8 %                
=======================================================================
Total COMBINATIONAL LOGIC in the block usi0_sec_top.usi_top_4:	1216 (2.82 % Utilization)


Distributed Memory
Name                Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------------
Distributed RAM     6                  24             33.3 %               
SRLS                1                  1              33.3 %               
===========================================================================
Total Distributed Memory in the block usi0_sec_top.usi_top_4:	7 (0.02 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     1044               976                                 
====================================================================
--------------------------------------------------------------
########   Utilization report for  cell:   apb_if_4   ########
Instance path:   usi_top_4.apb_if_4                           
==============================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     192                192            1.43 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block usi_top_4.apb_if_4:	192 (0.45 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            190                190            0.6960 %             
Shared LUTS     30                 -15            0.6820 %             
=======================================================================
Total COMBINATIONAL LOGIC in the block usi_top_4.apb_if_4:	220 (0.51 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     190                175                                 
====================================================================
-------------------------------------------------------------
########   Utilization report for  cell:   i2c_top   ########
Instance path:   usi_top_4.i2c_top                           
=============================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     136                136            1.02 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block usi_top_4.i2c_top:	136 (0.32 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            440                440            1.61 %               
Shared LUTS     72                 -36            1.64 %               
XORCY           5                  5              4.85 %               
=======================================================================
Total COMBINATIONAL LOGIC in the block usi_top_4.i2c_top:	517 (1.20 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     440                404                                 
====================================================================
------------------------------------------------------------
########   Utilization report for  cell:   i2cm_4   ########
Instance path:   i2c_top.i2cm_4                             
============================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     73                 73             0.5450 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block i2c_top.i2cm_4:	73 (0.17 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            288                288            1.06 %               
Shared LUTS     46                 -23            1.05 %               
XORCY           3                  3              2.91 %               
=======================================================================
Total COMBINATIONAL LOGIC in the block i2c_top.i2cm_4:	337 (0.78 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     288                265                                 
====================================================================
----------------------------------------------------------
########   Utilization report for  cell:   i2cs   ########
Instance path:   i2c_top.i2cs                             
==========================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     63                 63             0.4710 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block i2c_top.i2cs:	63 (0.15 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            143                143            0.5240 %             
Shared LUTS     24                 -12            0.5460 %             
XORCY           2                  2              1.94 %               
=======================================================================
Total COMBINATIONAL LOGIC in the block i2c_top.i2cs:	169 (0.39 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     143                131                                 
====================================================================
--------------------------------------------------------------
########   Utilization report for  cell:   sdata_if   ########
Instance path:   usi_top_4.sdata_if                           
==============================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     19                 19             0.1420 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block usi_top_4.sdata_if:	19 (0.04 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            51                 51             0.1870 %             
Shared LUTS     18                 -9             0.4090 %             
=======================================================================
Total COMBINATIONAL LOGIC in the block usi_top_4.sdata_if:	69 (0.16 % Utilization)


Distributed Memory
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
SRLS     1                  1              33.3 %               
================================================================
Total Distributed Memory in the block usi_top_4.sdata_if:	1 (0.00 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     52                 43                                  
====================================================================
-----------------------------------------------------------
########   Utilization report for  cell:   spi_4   ########
Instance path:   usi_top_4.spi_4                           
===========================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     77                 77             0.5750 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block usi_top_4.spi_4:	77 (0.18 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            161                161            0.590 %              
Shared LUTS     30                 -15            0.6820 %             
=======================================================================
Total COMBINATIONAL LOGIC in the block usi_top_4.spi_4:	191 (0.44 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     161                146                                 
====================================================================
---------------------------------------------------------------------
########   Utilization report for  cell:   sync_fifo_16x16   ########
Instance path:   usi_top_4.sync_fifo_16x16                           
=====================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     21                 21             0.1570 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block usi_top_4.sync_fifo_16x16:	21 (0.05 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            30                 30             0.110 %              
Shared LUTS     2                  -1             0.04550 %            
=======================================================================
Total COMBINATIONAL LOGIC in the block usi_top_4.sync_fifo_16x16:	32 (0.07 % Utilization)


Distributed Memory
Name                Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------------
Distributed RAM     3                  12             16.7 %               
===========================================================================
Total Distributed Memory in the block usi_top_4.sync_fifo_16x16:	3 (0.01 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     33                 41                                  
====================================================================
-----------------------------------------------------------------------
########   Utilization report for  cell:   sync_fifo_16x16_2   ########
Instance path:   usi_top_4.sync_fifo_16x16_2                           
=======================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     20                 20             0.1490 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block usi_top_4.sync_fifo_16x16_2:	20 (0.05 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            31                 31             0.1140 %             
Shared LUTS     4                  -2             0.0910 %             
=======================================================================
Total COMBINATIONAL LOGIC in the block usi_top_4.sync_fifo_16x16_2:	35 (0.08 % Utilization)


Distributed Memory
Name                Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------------
Distributed RAM     3                  12             16.7 %               
===========================================================================
Total Distributed Memory in the block usi_top_4.sync_fifo_16x16_2:	3 (0.01 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     34                 41                                  
====================================================================
----------------------------------------------------------
########   Utilization report for  cell:   uart   ########
Instance path:   usi_top_4.uart                           
==========================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     79                 79             0.590 %              
=====================================================================
Total SEQUENTIAL ELEMENTS in the block usi_top_4.uart:	79 (0.18 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            125                125            0.4580 %             
Shared LUTS     16                 -8             0.3640 %             
XORCY           2                  2              1.94 %               
=======================================================================
Total COMBINATIONAL LOGIC in the block usi_top_4.uart:	143 (0.33 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     125                117                                 
====================================================================
------------------------------------------------------------------
########   Utilization report for  cell:   usi2_sec_top   ########
Instance path:   apb0_sub_top.usi2_sec_top                        
==================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     562                562            4.2 %                
=====================================================================
Total SEQUENTIAL ELEMENTS in the block apb0_sub_top.usi2_sec_top:	562 (1.30 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            999                999            3.66 %               
Shared LUTS     174                -87            3.96 %               
XORCY           7                  7              6.8 %                
=======================================================================
Total COMBINATIONAL LOGIC in the block apb0_sub_top.usi2_sec_top:	1180 (2.74 % Utilization)


Distributed Memory
Name                Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------------
Distributed RAM     6                  24             33.3 %               
SRLS                1                  1              33.3 %               
===========================================================================
Total Distributed Memory in the block apb0_sub_top.usi2_sec_top:	7 (0.02 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     1006               937                                 
====================================================================
-----------------------------------------------------------------
########   Utilization report for  cell:   usi_top_4_0   ########
Instance path:   usi2_sec_top.usi_top_4_0                        
=================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     562                562            4.2 %                
=====================================================================
Total SEQUENTIAL ELEMENTS in the block usi2_sec_top.usi_top_4_0:	562 (1.30 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            999                999            3.66 %               
Shared LUTS     174                -87            3.96 %               
XORCY           7                  7              6.8 %                
=======================================================================
Total COMBINATIONAL LOGIC in the block usi2_sec_top.usi_top_4_0:	1180 (2.74 % Utilization)


Distributed Memory
Name                Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------------
Distributed RAM     6                  24             33.3 %               
SRLS                1                  1              33.3 %               
===========================================================================
Total Distributed Memory in the block usi2_sec_top.usi_top_4_0:	7 (0.02 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     1006               937                                 
====================================================================
----------------------------------------------------------------
########   Utilization report for  cell:   apb_if_4_0   ########
Instance path:   usi_top_4_0.apb_if_4_0                         
================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     192                192            1.43 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block usi_top_4_0.apb_if_4_0:	192 (0.45 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            163                163            0.5970 %             
Shared LUTS     26                 -13            0.5910 %             
=======================================================================
Total COMBINATIONAL LOGIC in the block usi_top_4_0.apb_if_4_0:	189 (0.44 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     163                150                                 
====================================================================
---------------------------------------------------------------
########   Utilization report for  cell:   i2c_top_2   ########
Instance path:   usi_top_4_0.i2c_top_2                         
===============================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     136                136            1.02 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block usi_top_4_0.i2c_top_2:	136 (0.32 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            431                431            1.58 %               
Shared LUTS     72                 -36            1.64 %               
XORCY           5                  5              4.85 %               
=======================================================================
Total COMBINATIONAL LOGIC in the block usi_top_4_0.i2c_top_2:	508 (1.18 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     431                395                                 
====================================================================
--------------------------------------------------------------
########   Utilization report for  cell:   i2cm_4_0   ########
Instance path:   i2c_top_2.i2cm_4_0                           
==============================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     73                 73             0.5450 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block i2c_top_2.i2cm_4_0:	73 (0.17 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            277                277            1.01 %               
Shared LUTS     48                 -24            1.09 %               
XORCY           3                  3              2.91 %               
=======================================================================
Total COMBINATIONAL LOGIC in the block i2c_top_2.i2cm_4_0:	328 (0.76 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     277                253                                 
====================================================================
------------------------------------------------------------
########   Utilization report for  cell:   i2cs_2   ########
Instance path:   i2c_top_2.i2cs_2                           
============================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     63                 63             0.4710 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block i2c_top_2.i2cs_2:	63 (0.15 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            145                145            0.5310 %             
Shared LUTS     22                 -11            0.50 %               
XORCY           2                  2              1.94 %               
=======================================================================
Total COMBINATIONAL LOGIC in the block i2c_top_2.i2cs_2:	169 (0.39 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     145                134                                 
====================================================================
----------------------------------------------------------------
########   Utilization report for  cell:   sdata_if_0   ########
Instance path:   usi_top_4_0.sdata_if_0                         
================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     19                 19             0.1420 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block usi_top_4_0.sdata_if_0:	19 (0.04 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            48                 48             0.1760 %             
Shared LUTS     16                 -8             0.3640 %             
=======================================================================
Total COMBINATIONAL LOGIC in the block usi_top_4_0.sdata_if_0:	64 (0.15 % Utilization)


Distributed Memory
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
SRLS     1                  1              33.3 %               
================================================================
Total Distributed Memory in the block usi_top_4_0.sdata_if_0:	1 (0.00 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     49                 41                                  
====================================================================
-------------------------------------------------------------
########   Utilization report for  cell:   spi_4_0   ########
Instance path:   usi_top_4_0.spi_4_0                         
=============================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     77                 77             0.5750 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block usi_top_4_0.spi_4_0:	77 (0.18 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            163                163            0.5970 %             
Shared LUTS     32                 -16            0.7280 %             
=======================================================================
Total COMBINATIONAL LOGIC in the block usi_top_4_0.spi_4_0:	195 (0.45 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     163                147                                 
====================================================================
-------------------------------------------------------------------------
########   Utilization report for  cell:   sync_fifo_16x16_2_0   ########
Instance path:   usi_top_4_0.sync_fifo_16x16_2_0                         
=========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     20                 20             0.1490 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block usi_top_4_0.sync_fifo_16x16_2_0:	20 (0.05 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            31                 31             0.1140 %             
Shared LUTS     6                  -3             0.1360 %             
=======================================================================
Total COMBINATIONAL LOGIC in the block usi_top_4_0.sync_fifo_16x16_2_0:	37 (0.09 % Utilization)


Distributed Memory
Name                Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------------
Distributed RAM     3                  12             16.7 %               
===========================================================================
Total Distributed Memory in the block usi_top_4_0.sync_fifo_16x16_2_0:	3 (0.01 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     34                 40                                  
====================================================================
-----------------------------------------------------------------------
########   Utilization report for  cell:   sync_fifo_16x16_3   ########
Instance path:   usi_top_4_0.sync_fifo_16x16_3                         
=======================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     21                 21             0.1570 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block usi_top_4_0.sync_fifo_16x16_3:	21 (0.05 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            30                 30             0.110 %              
Shared LUTS     2                  -1             0.04550 %            
=======================================================================
Total COMBINATIONAL LOGIC in the block usi_top_4_0.sync_fifo_16x16_3:	32 (0.07 % Utilization)


Distributed Memory
Name                Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------------
Distributed RAM     3                  12             16.7 %               
===========================================================================
Total Distributed Memory in the block usi_top_4_0.sync_fifo_16x16_3:	3 (0.01 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     33                 41                                  
====================================================================
------------------------------------------------------------
########   Utilization report for  cell:   uart_2   ########
Instance path:   usi_top_4_0.uart_2                         
============================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     79                 79             0.590 %              
=====================================================================
Total SEQUENTIAL ELEMENTS in the block usi_top_4_0.uart_2:	79 (0.18 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            124                124            0.4540 %             
Shared LUTS     20                 -10            0.4550 %             
XORCY           2                  2              1.94 %               
=======================================================================
Total COMBINATIONAL LOGIC in the block usi_top_4_0.uart_2:	146 (0.34 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     124                114                                 
====================================================================
-----------------------------------------------------------------
########   Utilization report for  cell:   wdt_sec_top   ########
Instance path:   apb0_sub_top.wdt_sec_top                        
=================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     93                 93             0.6950 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block apb0_sub_top.wdt_sec_top:	93 (0.22 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            139                139            0.5090 %             
Shared LUTS     26                 -13            0.5910 %             
=======================================================================
Total COMBINATIONAL LOGIC in the block apb0_sub_top.wdt_sec_top:	165 (0.38 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     139                126                                 
====================================================================
---------------------------------------------------------
########   Utilization report for  cell:   wdt   ########
Instance path:   wdt_sec_top.wdt                         
=========================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     93                 93             0.6950 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block wdt_sec_top.wdt:	93 (0.22 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            139                139            0.5090 %             
Shared LUTS     26                 -13            0.5910 %             
=======================================================================
Total COMBINATIONAL LOGIC in the block wdt_sec_top.wdt:	165 (0.38 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     139                126                                 
====================================================================
---------------------------------------------------------------
########   Utilization report for  cell:   wdt_biu_7   ########
Instance path:   wdt.wdt_biu_7                                 
===============================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     32                 32             0.2390 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block wdt.wdt_biu_7:	32 (0.07 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     2                  2              0.007330 %           
================================================================
Total COMBINATIONAL LOGIC in the block wdt.wdt_biu_7:	2 (0.00 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     2                  2                                   
====================================================================
--------------------------------------------------------------
########   Utilization report for  cell:   wdt_isrc   ########
Instance path:   wdt.wdt_isrc                                 
==============================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     43                 43             0.3210 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block wdt.wdt_isrc:	43 (0.10 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            60                 60             0.220 %              
Shared LUTS     2                  -1             0.04550 %            
=======================================================================
Total COMBINATIONAL LOGIC in the block wdt.wdt_isrc:	62 (0.14 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     60                 59                                  
====================================================================
-------------------------------------------------------------
########   Utilization report for  cell:   wdt_cnt   ########
Instance path:   wdt_isrc.wdt_cnt                            
=============================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     33                 33             0.2470 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block wdt_isrc.wdt_cnt:	33 (0.08 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            41                 41             0.150 %              
Shared LUTS     2                  -1             0.04550 %            
=======================================================================
Total COMBINATIONAL LOGIC in the block wdt_isrc.wdt_cnt:	43 (0.10 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     41                 40                                  
====================================================================
--------------------------------------------------------------
########   Utilization report for  cell:   wdt_isrg   ########
Instance path:   wdt_isrc.wdt_isrg                            
==============================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     10                 10             0.07470 %            
=====================================================================
Total SEQUENTIAL ELEMENTS in the block wdt_isrc.wdt_isrg:	10 (0.02 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     19                 19             0.06960 %            
================================================================
Total COMBINATIONAL LOGIC in the block wdt_isrc.wdt_isrg:	19 (0.04 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     19                 19                                  
====================================================================
-----------------------------------------------------------------
########   Utilization report for  cell:   wdt_regfile   ########
Instance path:   wdt.wdt_regfile                                 
=================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     18                 18             0.1340 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block wdt.wdt_regfile:	18 (0.04 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            77                 77             0.2820 %             
Shared LUTS     24                 -12            0.5460 %             
=======================================================================
Total COMBINATIONAL LOGIC in the block wdt.wdt_regfile:	101 (0.23 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     77                 65                                  
====================================================================
------------------------------------------------------------------
########   Utilization report for  cell:   apb1_sub_top   ########
Instance path:   pdu_top.apb1_sub_top                             
==================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     1389               1389           10.4 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block pdu_top.apb1_sub_top:	1389 (3.22 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            1898               1898           6.95 %               
Shared LUTS     260                -130           5.91 %               
XORCY           15                 15             14.6 %               
=======================================================================
Total COMBINATIONAL LOGIC in the block pdu_top.apb1_sub_top:	2173 (5.04 % Utilization)


Distributed Memory
Name                Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------------
Distributed RAM     6                  24             33.3 %               
SRLS                1                  1              33.3 %               
===========================================================================
Total Distributed Memory in the block pdu_top.apb1_sub_top:	7 (0.02 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     1905               1793                                
====================================================================
-------------------------------------------------------------------
########   Utilization report for  cell:   csky_apb1_top   ########
Instance path:   apb1_sub_top.csky_apb1_top                        
===================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     107                107            0.7990 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block apb1_sub_top.csky_apb1_top:	107 (0.25 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            186                186            0.6810 %             
Shared LUTS     26                 -13            0.5910 %             
=======================================================================
Total COMBINATIONAL LOGIC in the block apb1_sub_top.csky_apb1_top:	212 (0.49 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     186                173                                 
====================================================================
-------------------------------------------------------------------
########   Utilization report for  cell:   apb1_leaf_mux   ########
Instance path:   csky_apb1_top.apb1_leaf_mux                       
===================================================================

COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            172                172            0.630 %              
Shared LUTS     24                 -12            0.5460 %             
=======================================================================
Total COMBINATIONAL LOGIC in the block csky_apb1_top.apb1_leaf_mux:	196 (0.45 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     172                160                                 
====================================================================
---------------------------------------------------------------------
########   Utilization report for  cell:   apb1_state_ctrl   ########
Instance path:   csky_apb1_top.apb1_state_ctrl                       
=====================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     107                107            0.7990 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block csky_apb1_top.apb1_state_ctrl:	107 (0.25 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            14                 14             0.05130 %            
Shared LUTS     2                  -1             0.04550 %            
=======================================================================
Total COMBINATIONAL LOGIC in the block csky_apb1_top.apb1_state_ctrl:	16 (0.04 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     14                 13                                  
====================================================================
------------------------------------------------------------------
########   Utilization report for  cell:   tim1_sec_top   ########
Instance path:   apb1_sub_top.tim1_sec_top                        
==================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     180                180            1.34 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block apb1_sub_top.tim1_sec_top:	180 (0.42 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            177                177            0.6480 %             
Shared LUTS     4                  -2             0.0910 %             
XORCY           2                  2              1.94 %               
=======================================================================
Total COMBINATIONAL LOGIC in the block apb1_sub_top.tim1_sec_top:	183 (0.42 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     177                175                                 
====================================================================
------------------------------------------------------------------
########   Utilization report for  cell:   tim1_tim_top   ########
Instance path:   tim1_sec_top.tim1_tim_top                        
==================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     180                180            1.34 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block tim1_sec_top.tim1_tim_top:	180 (0.42 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            177                177            0.6480 %             
Shared LUTS     4                  -2             0.0910 %             
XORCY           2                  2              1.94 %               
=======================================================================
Total COMBINATIONAL LOGIC in the block tim1_sec_top.tim1_tim_top:	183 (0.42 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     177                175                                 
====================================================================
-------------------------------------------------------------------
########   Utilization report for  cell:   timers_top_10   ########
Instance path:   tim1_tim_top.timers_top_10                        
===================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     180                180            1.34 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block tim1_tim_top.timers_top_10:	180 (0.42 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            177                177            0.6480 %             
Shared LUTS     4                  -2             0.0910 %             
XORCY           2                  2              1.94 %               
=======================================================================
Total COMBINATIONAL LOGIC in the block tim1_tim_top.timers_top_10:	183 (0.42 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     177                175                                 
====================================================================
----------------------------------------------------------------------
########   Utilization report for  cell:   timers_apbif_7_3   ########
Instance path:   timers_top_10.timers_apbif_7_3                       
======================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     110                110            0.8220 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block timers_top_10.timers_apbif_7_3:	110 (0.25 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            95                 95             0.3480 %             
Shared LUTS     4                  -2             0.0910 %             
=======================================================================
Total COMBINATIONAL LOGIC in the block timers_top_10.timers_apbif_7_3:	99 (0.23 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     95                 93                                  
====================================================================
--------------------------------------------------------------------------
########   Utilization report for  cell:   timers_frc_32_1_1_21   ########
Instance path:   timers_top_10.timers_frc_32_1_1_21                       
==========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     35                 35             0.2610 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block timers_top_10.timers_frc_32_1_1_21:	35 (0.08 % Utilization)


COMBINATIONAL LOGIC
Name      Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------
LUTS      41                 41             0.150 %              
XORCY     1                  1              0.9710 %             
=================================================================
Total COMBINATIONAL LOGIC in the block timers_top_10.timers_frc_32_1_1_21:	42 (0.10 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     41                 41                                  
====================================================================
--------------------------------------------------------------------------
########   Utilization report for  cell:   timers_frc_32_1_1_22   ########
Instance path:   timers_top_10.timers_frc_32_1_1_22                       
==========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     35                 35             0.2610 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block timers_top_10.timers_frc_32_1_1_22:	35 (0.08 % Utilization)


COMBINATIONAL LOGIC
Name      Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------
LUTS      41                 41             0.150 %              
XORCY     1                  1              0.9710 %             
=================================================================
Total COMBINATIONAL LOGIC in the block timers_top_10.timers_frc_32_1_1_22:	42 (0.10 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     41                 41                                  
====================================================================
------------------------------------------------------------------
########   Utilization report for  cell:   tim3_sec_top   ########
Instance path:   apb1_sub_top.tim3_sec_top                        
==================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     180                180            1.34 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block apb1_sub_top.tim3_sec_top:	180 (0.42 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            168                168            0.6160 %             
Shared LUTS     6                  -3             0.1360 %             
XORCY           2                  2              1.94 %               
=======================================================================
Total COMBINATIONAL LOGIC in the block apb1_sub_top.tim3_sec_top:	176 (0.41 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     168                165                                 
====================================================================
------------------------------------------------------------------
########   Utilization report for  cell:   tim3_tim_top   ########
Instance path:   tim3_sec_top.tim3_tim_top                        
==================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     180                180            1.34 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block tim3_sec_top.tim3_tim_top:	180 (0.42 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            168                168            0.6160 %             
Shared LUTS     6                  -3             0.1360 %             
XORCY           2                  2              1.94 %               
=======================================================================
Total COMBINATIONAL LOGIC in the block tim3_sec_top.tim3_tim_top:	176 (0.41 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     168                165                                 
====================================================================
-------------------------------------------------------------------
########   Utilization report for  cell:   timers_top_11   ########
Instance path:   tim3_tim_top.timers_top_11                        
===================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     180                180            1.34 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block tim3_tim_top.timers_top_11:	180 (0.42 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            168                168            0.6160 %             
Shared LUTS     6                  -3             0.1360 %             
XORCY           2                  2              1.94 %               
=======================================================================
Total COMBINATIONAL LOGIC in the block tim3_tim_top.timers_top_11:	176 (0.41 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     168                165                                 
====================================================================
----------------------------------------------------------------------
########   Utilization report for  cell:   timers_apbif_7_4   ########
Instance path:   timers_top_11.timers_apbif_7_4                       
======================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     110                110            0.8220 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block timers_top_11.timers_apbif_7_4:	110 (0.25 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            86                 86             0.3150 %             
Shared LUTS     6                  -3             0.1360 %             
=======================================================================
Total COMBINATIONAL LOGIC in the block timers_top_11.timers_apbif_7_4:	92 (0.21 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     86                 83                                  
====================================================================
--------------------------------------------------------------------------
########   Utilization report for  cell:   timers_frc_32_1_1_23   ########
Instance path:   timers_top_11.timers_frc_32_1_1_23                       
==========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     35                 35             0.2610 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block timers_top_11.timers_frc_32_1_1_23:	35 (0.08 % Utilization)


COMBINATIONAL LOGIC
Name      Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------
LUTS      41                 41             0.150 %              
XORCY     1                  1              0.9710 %             
=================================================================
Total COMBINATIONAL LOGIC in the block timers_top_11.timers_frc_32_1_1_23:	42 (0.10 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     41                 41                                  
====================================================================
--------------------------------------------------------------------------
########   Utilization report for  cell:   timers_frc_32_1_1_24   ########
Instance path:   timers_top_11.timers_frc_32_1_1_24                       
==========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     35                 35             0.2610 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block timers_top_11.timers_frc_32_1_1_24:	35 (0.08 % Utilization)


COMBINATIONAL LOGIC
Name      Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------
LUTS      41                 41             0.150 %              
XORCY     1                  1              0.9710 %             
=================================================================
Total COMBINATIONAL LOGIC in the block timers_top_11.timers_frc_32_1_1_24:	42 (0.10 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     41                 41                                  
====================================================================
------------------------------------------------------------------
########   Utilization report for  cell:   tim5_sec_top   ########
Instance path:   apb1_sub_top.tim5_sec_top                        
==================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     180                180            1.34 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block apb1_sub_top.tim5_sec_top:	180 (0.42 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            168                168            0.6160 %             
Shared LUTS     4                  -2             0.0910 %             
XORCY           2                  2              1.94 %               
=======================================================================
Total COMBINATIONAL LOGIC in the block apb1_sub_top.tim5_sec_top:	174 (0.40 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     168                166                                 
====================================================================
------------------------------------------------------------------
########   Utilization report for  cell:   tim5_tim_top   ########
Instance path:   tim5_sec_top.tim5_tim_top                        
==================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     180                180            1.34 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block tim5_sec_top.tim5_tim_top:	180 (0.42 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            168                168            0.6160 %             
Shared LUTS     4                  -2             0.0910 %             
XORCY           2                  2              1.94 %               
=======================================================================
Total COMBINATIONAL LOGIC in the block tim5_sec_top.tim5_tim_top:	174 (0.40 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     168                166                                 
====================================================================
-------------------------------------------------------------------
########   Utilization report for  cell:   timers_top_12   ########
Instance path:   tim5_tim_top.timers_top_12                        
===================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     180                180            1.34 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block tim5_tim_top.timers_top_12:	180 (0.42 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            168                168            0.6160 %             
Shared LUTS     4                  -2             0.0910 %             
XORCY           2                  2              1.94 %               
=======================================================================
Total COMBINATIONAL LOGIC in the block tim5_tim_top.timers_top_12:	174 (0.40 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     168                166                                 
====================================================================
----------------------------------------------------------------------
########   Utilization report for  cell:   timers_apbif_7_5   ########
Instance path:   timers_top_12.timers_apbif_7_5                       
======================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     110                110            0.8220 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block timers_top_12.timers_apbif_7_5:	110 (0.25 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            86                 86             0.3150 %             
Shared LUTS     4                  -2             0.0910 %             
=======================================================================
Total COMBINATIONAL LOGIC in the block timers_top_12.timers_apbif_7_5:	90 (0.21 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     86                 84                                  
====================================================================
--------------------------------------------------------------------------
########   Utilization report for  cell:   timers_frc_32_1_1_25   ########
Instance path:   timers_top_12.timers_frc_32_1_1_25                       
==========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     35                 35             0.2610 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block timers_top_12.timers_frc_32_1_1_25:	35 (0.08 % Utilization)


COMBINATIONAL LOGIC
Name      Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------
LUTS      41                 41             0.150 %              
XORCY     1                  1              0.9710 %             
=================================================================
Total COMBINATIONAL LOGIC in the block timers_top_12.timers_frc_32_1_1_25:	42 (0.10 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     41                 41                                  
====================================================================
--------------------------------------------------------------------------
########   Utilization report for  cell:   timers_frc_32_1_1_26   ########
Instance path:   timers_top_12.timers_frc_32_1_1_26                       
==========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     35                 35             0.2610 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block timers_top_12.timers_frc_32_1_1_26:	35 (0.08 % Utilization)


COMBINATIONAL LOGIC
Name      Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------
LUTS      41                 41             0.150 %              
XORCY     1                  1              0.9710 %             
=================================================================
Total COMBINATIONAL LOGIC in the block timers_top_12.timers_frc_32_1_1_26:	42 (0.10 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     41                 41                                  
====================================================================
------------------------------------------------------------------
########   Utilization report for  cell:   tim7_sec_top   ########
Instance path:   apb1_sub_top.tim7_sec_top                        
==================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     180                180            1.34 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block apb1_sub_top.tim7_sec_top:	180 (0.42 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            167                167            0.6120 %             
Shared LUTS     4                  -2             0.0910 %             
XORCY           2                  2              1.94 %               
=======================================================================
Total COMBINATIONAL LOGIC in the block apb1_sub_top.tim7_sec_top:	173 (0.40 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     167                165                                 
====================================================================
------------------------------------------------------------------
########   Utilization report for  cell:   tim7_tim_top   ########
Instance path:   tim7_sec_top.tim7_tim_top                        
==================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     180                180            1.34 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block tim7_sec_top.tim7_tim_top:	180 (0.42 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            167                167            0.6120 %             
Shared LUTS     4                  -2             0.0910 %             
XORCY           2                  2              1.94 %               
=======================================================================
Total COMBINATIONAL LOGIC in the block tim7_sec_top.tim7_tim_top:	173 (0.40 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     167                165                                 
====================================================================
-------------------------------------------------------------------
########   Utilization report for  cell:   timers_top_13   ########
Instance path:   tim7_tim_top.timers_top_13                        
===================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     180                180            1.34 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block tim7_tim_top.timers_top_13:	180 (0.42 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            167                167            0.6120 %             
Shared LUTS     4                  -2             0.0910 %             
XORCY           2                  2              1.94 %               
=======================================================================
Total COMBINATIONAL LOGIC in the block tim7_tim_top.timers_top_13:	173 (0.40 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     167                165                                 
====================================================================
----------------------------------------------------------------------
########   Utilization report for  cell:   timers_apbif_7_6   ########
Instance path:   timers_top_13.timers_apbif_7_6                       
======================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     110                110            0.8220 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block timers_top_13.timers_apbif_7_6:	110 (0.25 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            85                 85             0.3110 %             
Shared LUTS     4                  -2             0.0910 %             
=======================================================================
Total COMBINATIONAL LOGIC in the block timers_top_13.timers_apbif_7_6:	89 (0.21 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     85                 83                                  
====================================================================
--------------------------------------------------------------------------
########   Utilization report for  cell:   timers_frc_32_1_1_27   ########
Instance path:   timers_top_13.timers_frc_32_1_1_27                       
==========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     35                 35             0.2610 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block timers_top_13.timers_frc_32_1_1_27:	35 (0.08 % Utilization)


COMBINATIONAL LOGIC
Name      Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------
LUTS      41                 41             0.150 %              
XORCY     1                  1              0.9710 %             
=================================================================
Total COMBINATIONAL LOGIC in the block timers_top_13.timers_frc_32_1_1_27:	42 (0.10 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     41                 41                                  
====================================================================
--------------------------------------------------------------------------
########   Utilization report for  cell:   timers_frc_32_1_1_28   ########
Instance path:   timers_top_13.timers_frc_32_1_1_28                       
==========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     35                 35             0.2610 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block timers_top_13.timers_frc_32_1_1_28:	35 (0.08 % Utilization)


COMBINATIONAL LOGIC
Name      Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------
LUTS      41                 41             0.150 %              
XORCY     1                  1              0.9710 %             
=================================================================
Total COMBINATIONAL LOGIC in the block timers_top_13.timers_frc_32_1_1_28:	42 (0.10 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     41                 41                                  
====================================================================
------------------------------------------------------------------
########   Utilization report for  cell:   usi1_sec_top   ########
Instance path:   apb1_sub_top.usi1_sec_top                        
==================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     562                562            4.2 %                
=====================================================================
Total SEQUENTIAL ELEMENTS in the block apb1_sub_top.usi1_sec_top:	562 (1.30 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            1032               1032           3.78 %               
Shared LUTS     216                -108           4.91 %               
XORCY           7                  7              6.8 %                
=======================================================================
Total COMBINATIONAL LOGIC in the block apb1_sub_top.usi1_sec_top:	1255 (2.91 % Utilization)


Distributed Memory
Name                Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------------
Distributed RAM     6                  24             33.3 %               
SRLS                1                  1              33.3 %               
===========================================================================
Total Distributed Memory in the block apb1_sub_top.usi1_sec_top:	7 (0.02 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     1039               949                                 
====================================================================
-----------------------------------------------------------------
########   Utilization report for  cell:   usi_top_4_1   ########
Instance path:   usi1_sec_top.usi_top_4_1                        
=================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     562                562            4.2 %                
=====================================================================
Total SEQUENTIAL ELEMENTS in the block usi1_sec_top.usi_top_4_1:	562 (1.30 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            1032               1032           3.78 %               
Shared LUTS     216                -108           4.91 %               
XORCY           7                  7              6.8 %                
=======================================================================
Total COMBINATIONAL LOGIC in the block usi1_sec_top.usi_top_4_1:	1255 (2.91 % Utilization)


Distributed Memory
Name                Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------------
Distributed RAM     6                  24             33.3 %               
SRLS                1                  1              33.3 %               
===========================================================================
Total Distributed Memory in the block usi1_sec_top.usi_top_4_1:	7 (0.02 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     1039               949                                 
====================================================================
----------------------------------------------------------------
########   Utilization report for  cell:   apb_if_4_1   ########
Instance path:   usi_top_4_1.apb_if_4_1                         
================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     192                192            1.43 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block usi_top_4_1.apb_if_4_1:	192 (0.45 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            190                190            0.6960 %             
Shared LUTS     40                 -20            0.910 %              
=======================================================================
Total COMBINATIONAL LOGIC in the block usi_top_4_1.apb_if_4_1:	230 (0.53 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     190                170                                 
====================================================================
---------------------------------------------------------------
########   Utilization report for  cell:   i2c_top_3   ########
Instance path:   usi_top_4_1.i2c_top_3                         
===============================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     136                136            1.02 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block usi_top_4_1.i2c_top_3:	136 (0.32 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            437                437            1.6 %                
Shared LUTS     102                -51            2.32 %               
XORCY           5                  5              4.85 %               
=======================================================================
Total COMBINATIONAL LOGIC in the block usi_top_4_1.i2c_top_3:	544 (1.26 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     437                386                                 
====================================================================
--------------------------------------------------------------
########   Utilization report for  cell:   i2cm_4_1   ########
Instance path:   i2c_top_3.i2cm_4_1                           
==============================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     73                 73             0.5450 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block i2c_top_3.i2cm_4_1:	73 (0.17 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            286                286            1.05 %               
Shared LUTS     78                 -39            1.77 %               
XORCY           3                  3              2.91 %               
=======================================================================
Total COMBINATIONAL LOGIC in the block i2c_top_3.i2cm_4_1:	367 (0.85 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     286                247                                 
====================================================================
------------------------------------------------------------
########   Utilization report for  cell:   i2cs_3   ########
Instance path:   i2c_top_3.i2cs_3                           
============================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     63                 63             0.4710 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block i2c_top_3.i2cs_3:	63 (0.15 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            142                142            0.520 %              
Shared LUTS     22                 -11            0.50 %               
XORCY           2                  2              1.94 %               
=======================================================================
Total COMBINATIONAL LOGIC in the block i2c_top_3.i2cs_3:	166 (0.38 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     142                131                                 
====================================================================
----------------------------------------------------------------
########   Utilization report for  cell:   sdata_if_1   ########
Instance path:   usi_top_4_1.sdata_if_1                         
================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     19                 19             0.1420 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block usi_top_4_1.sdata_if_1:	19 (0.04 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            50                 50             0.1830 %             
Shared LUTS     18                 -9             0.4090 %             
=======================================================================
Total COMBINATIONAL LOGIC in the block usi_top_4_1.sdata_if_1:	68 (0.16 % Utilization)


Distributed Memory
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
SRLS     1                  1              33.3 %               
================================================================
Total Distributed Memory in the block usi_top_4_1.sdata_if_1:	1 (0.00 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     51                 42                                  
====================================================================
-------------------------------------------------------------
########   Utilization report for  cell:   spi_4_1   ########
Instance path:   usi_top_4_1.spi_4_1                         
=============================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     77                 77             0.5750 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block usi_top_4_1.spi_4_1:	77 (0.18 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            161                161            0.590 %              
Shared LUTS     34                 -17            0.7730 %             
=======================================================================
Total COMBINATIONAL LOGIC in the block usi_top_4_1.spi_4_1:	195 (0.45 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     161                144                                 
====================================================================
-------------------------------------------------------------------------
########   Utilization report for  cell:   sync_fifo_16x16_2_1   ########
Instance path:   usi_top_4_1.sync_fifo_16x16_2_1                         
=========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     20                 20             0.1490 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block usi_top_4_1.sync_fifo_16x16_2_1:	20 (0.05 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            31                 31             0.1140 %             
Shared LUTS     4                  -2             0.0910 %             
=======================================================================
Total COMBINATIONAL LOGIC in the block usi_top_4_1.sync_fifo_16x16_2_1:	35 (0.08 % Utilization)


Distributed Memory
Name                Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------------
Distributed RAM     3                  12             16.7 %               
===========================================================================
Total Distributed Memory in the block usi_top_4_1.sync_fifo_16x16_2_1:	3 (0.01 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     34                 41                                  
====================================================================
-----------------------------------------------------------------------
########   Utilization report for  cell:   sync_fifo_16x16_4   ########
Instance path:   usi_top_4_1.sync_fifo_16x16_4                         
=======================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     21                 21             0.1570 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block usi_top_4_1.sync_fifo_16x16_4:	21 (0.05 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            30                 30             0.110 %              
Shared LUTS     2                  -1             0.04550 %            
=======================================================================
Total COMBINATIONAL LOGIC in the block usi_top_4_1.sync_fifo_16x16_4:	32 (0.07 % Utilization)


Distributed Memory
Name                Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------------
Distributed RAM     3                  12             16.7 %               
===========================================================================
Total Distributed Memory in the block usi_top_4_1.sync_fifo_16x16_4:	3 (0.01 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     33                 41                                  
====================================================================
------------------------------------------------------------
########   Utilization report for  cell:   uart_3   ########
Instance path:   usi_top_4_1.uart_3                         
============================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     79                 79             0.590 %              
=====================================================================
Total SEQUENTIAL ELEMENTS in the block usi_top_4_1.uart_3:	79 (0.18 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            124                124            0.4540 %             
Shared LUTS     16                 -8             0.3640 %             
XORCY           2                  2              1.94 %               
=======================================================================
Total COMBINATIONAL LOGIC in the block usi_top_4_1.uart_3:	142 (0.33 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     124                116                                 
====================================================================
----------------------------------------------------------------
########   Utilization report for  cell:   ls_sub_top   ########
Instance path:   pdu_top.ls_sub_top                             
================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     32                 32             0.2390 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block pdu_top.ls_sub_top:	32 (0.07 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            208                208            0.7620 %             
Shared LUTS     146                -73            3.32 %               
=======================================================================
Total COMBINATIONAL LOGIC in the block pdu_top.ls_sub_top:	354 (0.82 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     208                135                                 
====================================================================
------------------------------------------------------------------------
########   Utilization report for  cell:   ahb_matrix_1_6_sub   ########
Instance path:   ls_sub_top.ahb_matrix_1_6_sub                          
========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     32                 32             0.2390 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block ls_sub_top.ahb_matrix_1_6_sub:	32 (0.07 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            208                208            0.7620 %             
Shared LUTS     146                -73            3.32 %               
=======================================================================
Total COMBINATIONAL LOGIC in the block ls_sub_top.ahb_matrix_1_6_sub:	354 (0.82 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     208                135                                 
====================================================================
----------------------------------------------------------------------------
########   Utilization report for  cell:   ahb_matrix_1_6_sub_dec   ########
Instance path:   ahb_matrix_1_6_sub.ahb_matrix_1_6_sub_dec                  
============================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     32                 32             0.2390 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block ahb_matrix_1_6_sub.ahb_matrix_1_6_sub_dec:	32 (0.07 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            208                208            0.7620 %             
Shared LUTS     146                -73            3.32 %               
=======================================================================
Total COMBINATIONAL LOGIC in the block ahb_matrix_1_6_sub.ahb_matrix_1_6_sub_dec:	354 (0.82 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     208                135                                 
====================================================================
--------------------------------------------------------------
########   Utilization report for  cell:   retu_top   ########
Instance path:   wujian100_open_top.retu_top                  
==============================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     88                 88             0.6570 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block wujian100_open_top.retu_top:	88 (0.20 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            253                253            0.9270 %             
Shared LUTS     162                -81            3.69 %               
=======================================================================
Total COMBINATIONAL LOGIC in the block wujian100_open_top.retu_top:	415 (0.96 % Utilization)


MEMORY ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
SYNC RAMS     64                 64             100 %                
=====================================================================
Total MEMORY ELEMENTS in the block wujian100_open_top.retu_top:	64 (0.15 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     253                172                                 
====================================================================
-------------------------------------------------------------
########   Utilization report for  cell:   smu_top   ########
Instance path:   retu_top.smu_top                            
=============================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     88                 88             0.6570 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block retu_top.smu_top:	88 (0.20 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            253                253            0.9270 %             
Shared LUTS     162                -81            3.69 %               
=======================================================================
Total COMBINATIONAL LOGIC in the block retu_top.smu_top:	415 (0.96 % Utilization)


MEMORY ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
SYNC RAMS     64                 64             100 %                
=====================================================================
Total MEMORY ELEMENTS in the block retu_top.smu_top:	64 (0.15 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     253                172                                 
====================================================================
-------------------------------------------------------------
########   Utilization report for  cell:   sms_top   ########
Instance path:   smu_top.sms_top                             
=============================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     88                 88             0.6570 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block smu_top.sms_top:	88 (0.20 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            253                253            0.9270 %             
Shared LUTS     162                -81            3.69 %               
=======================================================================
Total COMBINATIONAL LOGIC in the block smu_top.sms_top:	415 (0.96 % Utilization)


MEMORY ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
SYNC RAMS     64                 64             100 %                
=====================================================================
Total MEMORY ELEMENTS in the block smu_top.sms_top:	64 (0.15 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     253                172                                 
====================================================================
----------------------------------------------------------------------
########   Utilization report for  cell:   sms_bank_64k_top   ########
Instance path:   sms_top.sms_bank_64k_top                             
======================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     22                 22             0.1640 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block sms_top.sms_bank_64k_top:	22 (0.05 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            61                 61             0.2230 %             
Shared LUTS     38                 -19            0.8640 %             
=======================================================================
Total COMBINATIONAL LOGIC in the block sms_top.sms_bank_64k_top:	99 (0.23 % Utilization)


MEMORY ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
SYNC RAMS     16                 16             25 %                 
=====================================================================
Total MEMORY ELEMENTS in the block sms_top.sms_bank_64k_top:	16 (0.04 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     61                 42                                  
====================================================================
----------------------------------------------------------------------
########   Utilization report for  cell:   sms_sms_ahbs_bk2   ########
Instance path:   sms_bank_64k_top.sms_sms_ahbs_bk2                    
======================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     21                 21             0.1570 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block sms_bank_64k_top.sms_sms_ahbs_bk2:	21 (0.05 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            40                 40             0.1470 %             
Shared LUTS     24                 -12            0.5460 %             
=======================================================================
Total COMBINATIONAL LOGIC in the block sms_bank_64k_top.sms_sms_ahbs_bk2:	64 (0.15 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     40                 28                                  
====================================================================
------------------------------------------------------------------
########   Utilization report for  cell:   sms_sram_bk2   ########
Instance path:   sms_bank_64k_top.sms_sram_bk2                    
==================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     1                  1              0.007470 %           
=====================================================================
Total SEQUENTIAL ELEMENTS in the block sms_bank_64k_top.sms_sram_bk2:	1 (0.00 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            21                 21             0.07690 %            
Shared LUTS     14                 -7             0.3180 %             
=======================================================================
Total COMBINATIONAL LOGIC in the block sms_bank_64k_top.sms_sram_bk2:	35 (0.08 % Utilization)


MEMORY ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
SYNC RAMS     16                 16             25 %                 
=====================================================================
Total MEMORY ELEMENTS in the block sms_bank_64k_top.sms_sram_bk2:	16 (0.04 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     21                 14                                  
====================================================================
-------------------------------------------------------------------------------
########   Utilization report for  cell:   fpga_spram_32s_14s_16384s   ########
Instance path:   sms_sram_bk2.fpga_spram_32s_14s_16384s                        
===============================================================================

MEMORY ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
SYNC RAMS     16                 16             25 %                 
=====================================================================
Total MEMORY ELEMENTS in the block sms_sram_bk2.fpga_spram_32s_14s_16384s:	16 (0.04 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     0                  0                                   
====================================================================
-----------------------------------------------------------------------------------
########   Utilization report for  cell:   fpga_byte_spram_14s_8s_16384s   ########
Instance path:   fpga_spram_32s_14s_16384s.fpga_byte_spram_14s_8s_16384s           
===================================================================================

MEMORY ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
SYNC RAMS     4                  4              6.25 %               
=====================================================================
Total MEMORY ELEMENTS in the block fpga_spram_32s_14s_16384s.fpga_byte_spram_14s_8s_16384s:	4 (0.01 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     0                  0                                   
====================================================================
-------------------------------------------------------------------------------------
########   Utilization report for  cell:   fpga_byte_spram_14s_8s_16384s_0   ########
Instance path:   fpga_spram_32s_14s_16384s.fpga_byte_spram_14s_8s_16384s_0           
=====================================================================================

MEMORY ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
SYNC RAMS     4                  4              6.25 %               
=====================================================================
Total MEMORY ELEMENTS in the block fpga_spram_32s_14s_16384s.fpga_byte_spram_14s_8s_16384s_0:	4 (0.01 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     0                  0                                   
====================================================================
-------------------------------------------------------------------------------------
########   Utilization report for  cell:   fpga_byte_spram_14s_8s_16384s_1   ########
Instance path:   fpga_spram_32s_14s_16384s.fpga_byte_spram_14s_8s_16384s_1           
=====================================================================================

MEMORY ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
SYNC RAMS     4                  4              6.25 %               
=====================================================================
Total MEMORY ELEMENTS in the block fpga_spram_32s_14s_16384s.fpga_byte_spram_14s_8s_16384s_1:	4 (0.01 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     0                  0                                   
====================================================================
-------------------------------------------------------------------------------------
########   Utilization report for  cell:   fpga_byte_spram_14s_8s_16384s_2   ########
Instance path:   fpga_spram_32s_14s_16384s.fpga_byte_spram_14s_8s_16384s_2           
=====================================================================================

MEMORY ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
SYNC RAMS     4                  4              6.25 %               
=====================================================================
Total MEMORY ELEMENTS in the block fpga_spram_32s_14s_16384s.fpga_byte_spram_14s_8s_16384s_2:	4 (0.01 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     0                  0                                   
====================================================================
------------------------------------------------------------------------
########   Utilization report for  cell:   sms_bank_64k_top_0   ########
Instance path:   sms_top.sms_bank_64k_top_0                             
========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     22                 22             0.1640 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block sms_top.sms_bank_64k_top_0:	22 (0.05 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            57                 57             0.2090 %             
Shared LUTS     28                 -14            0.6370 %             
=======================================================================
Total COMBINATIONAL LOGIC in the block sms_top.sms_bank_64k_top_0:	85 (0.20 % Utilization)


MEMORY ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
SYNC RAMS     16                 16             25 %                 
=====================================================================
Total MEMORY ELEMENTS in the block sms_top.sms_bank_64k_top_0:	16 (0.04 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     57                 43                                  
====================================================================
------------------------------------------------------------------------
########   Utilization report for  cell:   sms_sms_ahbs_bk2_0   ########
Instance path:   sms_bank_64k_top_0.sms_sms_ahbs_bk2_0                  
========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     21                 21             0.1570 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block sms_bank_64k_top_0.sms_sms_ahbs_bk2_0:	21 (0.05 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            39                 39             0.1430 %             
Shared LUTS     18                 -9             0.4090 %             
=======================================================================
Total COMBINATIONAL LOGIC in the block sms_bank_64k_top_0.sms_sms_ahbs_bk2_0:	57 (0.13 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     39                 30                                  
====================================================================
--------------------------------------------------------------------
########   Utilization report for  cell:   sms_sram_bk2_3   ########
Instance path:   sms_bank_64k_top_0.sms_sram_bk2_3                  
====================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     1                  1              0.007470 %           
=====================================================================
Total SEQUENTIAL ELEMENTS in the block sms_bank_64k_top_0.sms_sram_bk2_3:	1 (0.00 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            18                 18             0.06590 %            
Shared LUTS     10                 -5             0.2270 %             
=======================================================================
Total COMBINATIONAL LOGIC in the block sms_bank_64k_top_0.sms_sram_bk2_3:	28 (0.06 % Utilization)


MEMORY ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
SYNC RAMS     16                 16             25 %                 
=====================================================================
Total MEMORY ELEMENTS in the block sms_bank_64k_top_0.sms_sram_bk2_3:	16 (0.04 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     18                 13                                  
====================================================================
---------------------------------------------------------------------------------
########   Utilization report for  cell:   fpga_spram_32s_14s_16384s_0   ########
Instance path:   sms_sram_bk2_3.fpga_spram_32s_14s_16384s_0                      
=================================================================================

MEMORY ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
SYNC RAMS     16                 16             25 %                 
=====================================================================
Total MEMORY ELEMENTS in the block sms_sram_bk2_3.fpga_spram_32s_14s_16384s_0:	16 (0.04 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     0                  0                                   
====================================================================
-------------------------------------------------------------------------------------
########   Utilization report for  cell:   fpga_byte_spram_14s_8s_16384s_3   ########
Instance path:   fpga_spram_32s_14s_16384s_0.fpga_byte_spram_14s_8s_16384s_3         
=====================================================================================

MEMORY ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
SYNC RAMS     4                  4              6.25 %               
=====================================================================
Total MEMORY ELEMENTS in the block fpga_spram_32s_14s_16384s_0.fpga_byte_spram_14s_8s_16384s_3:	4 (0.01 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     0                  0                                   
====================================================================
-------------------------------------------------------------------------------------
########   Utilization report for  cell:   fpga_byte_spram_14s_8s_16384s_4   ########
Instance path:   fpga_spram_32s_14s_16384s_0.fpga_byte_spram_14s_8s_16384s_4         
=====================================================================================

MEMORY ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
SYNC RAMS     4                  4              6.25 %               
=====================================================================
Total MEMORY ELEMENTS in the block fpga_spram_32s_14s_16384s_0.fpga_byte_spram_14s_8s_16384s_4:	4 (0.01 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     0                  0                                   
====================================================================
-------------------------------------------------------------------------------------
########   Utilization report for  cell:   fpga_byte_spram_14s_8s_16384s_5   ########
Instance path:   fpga_spram_32s_14s_16384s_0.fpga_byte_spram_14s_8s_16384s_5         
=====================================================================================

MEMORY ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
SYNC RAMS     4                  4              6.25 %               
=====================================================================
Total MEMORY ELEMENTS in the block fpga_spram_32s_14s_16384s_0.fpga_byte_spram_14s_8s_16384s_5:	4 (0.01 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     0                  0                                   
====================================================================
-------------------------------------------------------------------------------------
########   Utilization report for  cell:   fpga_byte_spram_14s_8s_16384s_6   ########
Instance path:   fpga_spram_32s_14s_16384s_0.fpga_byte_spram_14s_8s_16384s_6         
=====================================================================================

MEMORY ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
SYNC RAMS     4                  4              6.25 %               
=====================================================================
Total MEMORY ELEMENTS in the block fpga_spram_32s_14s_16384s_0.fpga_byte_spram_14s_8s_16384s_6:	4 (0.01 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     0                  0                                   
====================================================================
------------------------------------------------------------------------
########   Utilization report for  cell:   sms_bank_64k_top_1   ########
Instance path:   sms_top.sms_bank_64k_top_1                             
========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     22                 22             0.1640 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block sms_top.sms_bank_64k_top_1:	22 (0.05 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            70                 70             0.2560 %             
Shared LUTS     48                 -24            1.09 %               
=======================================================================
Total COMBINATIONAL LOGIC in the block sms_top.sms_bank_64k_top_1:	118 (0.27 % Utilization)


MEMORY ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
SYNC RAMS     16                 16             25 %                 
=====================================================================
Total MEMORY ELEMENTS in the block sms_top.sms_bank_64k_top_1:	16 (0.04 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     70                 46                                  
====================================================================
------------------------------------------------------------------------
########   Utilization report for  cell:   sms_sms_ahbs_bk2_1   ########
Instance path:   sms_bank_64k_top_1.sms_sms_ahbs_bk2_1                  
========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     21                 21             0.1570 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block sms_bank_64k_top_1.sms_sms_ahbs_bk2_1:	21 (0.05 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            39                 39             0.1430 %             
Shared LUTS     24                 -12            0.5460 %             
=======================================================================
Total COMBINATIONAL LOGIC in the block sms_bank_64k_top_1.sms_sms_ahbs_bk2_1:	63 (0.15 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     39                 27                                  
====================================================================
--------------------------------------------------------------------
########   Utilization report for  cell:   sms_sram_bk2_4   ########
Instance path:   sms_bank_64k_top_1.sms_sram_bk2_4                  
====================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     1                  1              0.007470 %           
=====================================================================
Total SEQUENTIAL ELEMENTS in the block sms_bank_64k_top_1.sms_sram_bk2_4:	1 (0.00 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            31                 31             0.1140 %             
Shared LUTS     24                 -12            0.5460 %             
=======================================================================
Total COMBINATIONAL LOGIC in the block sms_bank_64k_top_1.sms_sram_bk2_4:	55 (0.13 % Utilization)


MEMORY ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
SYNC RAMS     16                 16             25 %                 
=====================================================================
Total MEMORY ELEMENTS in the block sms_bank_64k_top_1.sms_sram_bk2_4:	16 (0.04 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     31                 19                                  
====================================================================
---------------------------------------------------------------------------------
########   Utilization report for  cell:   fpga_spram_32s_14s_16384s_1   ########
Instance path:   sms_sram_bk2_4.fpga_spram_32s_14s_16384s_1                      
=================================================================================

MEMORY ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
SYNC RAMS     16                 16             25 %                 
=====================================================================
Total MEMORY ELEMENTS in the block sms_sram_bk2_4.fpga_spram_32s_14s_16384s_1:	16 (0.04 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     0                  0                                   
====================================================================
--------------------------------------------------------------------------------------
########   Utilization report for  cell:   fpga_byte_spram_14s_8s_16384s_10   ########
Instance path:   fpga_spram_32s_14s_16384s_1.fpga_byte_spram_14s_8s_16384s_10         
======================================================================================

MEMORY ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
SYNC RAMS     4                  4              6.25 %               
=====================================================================
Total MEMORY ELEMENTS in the block fpga_spram_32s_14s_16384s_1.fpga_byte_spram_14s_8s_16384s_10:	4 (0.01 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     0                  0                                   
====================================================================
-------------------------------------------------------------------------------------
########   Utilization report for  cell:   fpga_byte_spram_14s_8s_16384s_7   ########
Instance path:   fpga_spram_32s_14s_16384s_1.fpga_byte_spram_14s_8s_16384s_7         
=====================================================================================

MEMORY ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
SYNC RAMS     4                  4              6.25 %               
=====================================================================
Total MEMORY ELEMENTS in the block fpga_spram_32s_14s_16384s_1.fpga_byte_spram_14s_8s_16384s_7:	4 (0.01 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     0                  0                                   
====================================================================
-------------------------------------------------------------------------------------
########   Utilization report for  cell:   fpga_byte_spram_14s_8s_16384s_8   ########
Instance path:   fpga_spram_32s_14s_16384s_1.fpga_byte_spram_14s_8s_16384s_8         
=====================================================================================

MEMORY ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
SYNC RAMS     4                  4              6.25 %               
=====================================================================
Total MEMORY ELEMENTS in the block fpga_spram_32s_14s_16384s_1.fpga_byte_spram_14s_8s_16384s_8:	4 (0.01 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     0                  0                                   
====================================================================
-------------------------------------------------------------------------------------
########   Utilization report for  cell:   fpga_byte_spram_14s_8s_16384s_9   ########
Instance path:   fpga_spram_32s_14s_16384s_1.fpga_byte_spram_14s_8s_16384s_9         
=====================================================================================

MEMORY ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
SYNC RAMS     4                  4              6.25 %               
=====================================================================
Total MEMORY ELEMENTS in the block fpga_spram_32s_14s_16384s_1.fpga_byte_spram_14s_8s_16384s_9:	4 (0.01 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     0                  0                                   
====================================================================
------------------------------------------------------------------------
########   Utilization report for  cell:   sms_bank_64k_top_2   ########
Instance path:   sms_top.sms_bank_64k_top_2                             
========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     22                 22             0.1640 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block sms_top.sms_bank_64k_top_2:	22 (0.05 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            65                 65             0.2380 %             
Shared LUTS     48                 -24            1.09 %               
=======================================================================
Total COMBINATIONAL LOGIC in the block sms_top.sms_bank_64k_top_2:	113 (0.26 % Utilization)


MEMORY ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
SYNC RAMS     16                 16             25 %                 
=====================================================================
Total MEMORY ELEMENTS in the block sms_top.sms_bank_64k_top_2:	16 (0.04 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     65                 41                                  
====================================================================
------------------------------------------------------------------------
########   Utilization report for  cell:   sms_sms_ahbs_bk2_2   ########
Instance path:   sms_bank_64k_top_2.sms_sms_ahbs_bk2_2                  
========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     21                 21             0.1570 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block sms_bank_64k_top_2.sms_sms_ahbs_bk2_2:	21 (0.05 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            41                 41             0.150 %              
Shared LUTS     26                 -13            0.5910 %             
=======================================================================
Total COMBINATIONAL LOGIC in the block sms_bank_64k_top_2.sms_sms_ahbs_bk2_2:	67 (0.16 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     41                 28                                  
====================================================================
--------------------------------------------------------------------
########   Utilization report for  cell:   sms_sram_bk2_5   ########
Instance path:   sms_bank_64k_top_2.sms_sram_bk2_5                  
====================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     1                  1              0.007470 %           
=====================================================================
Total SEQUENTIAL ELEMENTS in the block sms_bank_64k_top_2.sms_sram_bk2_5:	1 (0.00 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            24                 24             0.08790 %            
Shared LUTS     22                 -11            0.50 %               
=======================================================================
Total COMBINATIONAL LOGIC in the block sms_bank_64k_top_2.sms_sram_bk2_5:	46 (0.11 % Utilization)


MEMORY ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
SYNC RAMS     16                 16             25 %                 
=====================================================================
Total MEMORY ELEMENTS in the block sms_bank_64k_top_2.sms_sram_bk2_5:	16 (0.04 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     24                 13                                  
====================================================================
---------------------------------------------------------------------------------
########   Utilization report for  cell:   fpga_spram_32s_14s_16384s_2   ########
Instance path:   sms_sram_bk2_5.fpga_spram_32s_14s_16384s_2                      
=================================================================================

MEMORY ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
SYNC RAMS     16                 16             25 %                 
=====================================================================
Total MEMORY ELEMENTS in the block sms_sram_bk2_5.fpga_spram_32s_14s_16384s_2:	16 (0.04 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     0                  0                                   
====================================================================
--------------------------------------------------------------------------------------
########   Utilization report for  cell:   fpga_byte_spram_14s_8s_16384s_11   ########
Instance path:   fpga_spram_32s_14s_16384s_2.fpga_byte_spram_14s_8s_16384s_11         
======================================================================================

MEMORY ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
SYNC RAMS     4                  4              6.25 %               
=====================================================================
Total MEMORY ELEMENTS in the block fpga_spram_32s_14s_16384s_2.fpga_byte_spram_14s_8s_16384s_11:	4 (0.01 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     0                  0                                   
====================================================================
--------------------------------------------------------------------------------------
########   Utilization report for  cell:   fpga_byte_spram_14s_8s_16384s_12   ########
Instance path:   fpga_spram_32s_14s_16384s_2.fpga_byte_spram_14s_8s_16384s_12         
======================================================================================

MEMORY ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
SYNC RAMS     4                  4              6.25 %               
=====================================================================
Total MEMORY ELEMENTS in the block fpga_spram_32s_14s_16384s_2.fpga_byte_spram_14s_8s_16384s_12:	4 (0.01 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     0                  0                                   
====================================================================
--------------------------------------------------------------------------------------
########   Utilization report for  cell:   fpga_byte_spram_14s_8s_16384s_13   ########
Instance path:   fpga_spram_32s_14s_16384s_2.fpga_byte_spram_14s_8s_16384s_13         
======================================================================================

MEMORY ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
SYNC RAMS     4                  4              6.25 %               
=====================================================================
Total MEMORY ELEMENTS in the block fpga_spram_32s_14s_16384s_2.fpga_byte_spram_14s_8s_16384s_13:	4 (0.01 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     0                  0                                   
====================================================================
--------------------------------------------------------------------------------------
########   Utilization report for  cell:   fpga_byte_spram_14s_8s_16384s_14   ########
Instance path:   fpga_spram_32s_14s_16384s_2.fpga_byte_spram_14s_8s_16384s_14         
======================================================================================

MEMORY ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
SYNC RAMS     4                  4              6.25 %               
=====================================================================
Total MEMORY ELEMENTS in the block fpga_spram_32s_14s_16384s_2.fpga_byte_spram_14s_8s_16384s_14:	4 (0.01 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     0                  0                                   
====================================================================
#### START OF Block RAM DETAILED REPORT ####

Total Block RAMs: 64

x_retu_top.x_smu_top.x_sms_top.x_isram_top.x_sms_sram.x_fpga_spram.x_fpga_byte3_spram.mem_mem_0_3
----------------------------
READ_WIDTH_A			2
WRITE_WIDTH_A			2
READ_WIDTH_B			1
WRITE_WIDTH_B			1
WRITE_MODE_A			WRITE_FIRST
SRVAL_A					0
DOA_REG					0
DOB_REG					0
----------------------------

x_retu_top.x_smu_top.x_sms_top.x_isram_top.x_sms_sram.x_fpga_spram.x_fpga_byte3_spram.mem_mem_0_2
----------------------------
READ_WIDTH_A			2
WRITE_WIDTH_A			2
READ_WIDTH_B			1
WRITE_WIDTH_B			1
WRITE_MODE_A			WRITE_FIRST
SRVAL_A					0
DOA_REG					0
DOB_REG					0
----------------------------

x_retu_top.x_smu_top.x_sms_top.x_isram_top.x_sms_sram.x_fpga_spram.x_fpga_byte3_spram.mem_mem_0_1
----------------------------
READ_WIDTH_A			2
WRITE_WIDTH_A			2
READ_WIDTH_B			1
WRITE_WIDTH_B			1
WRITE_MODE_A			WRITE_FIRST
SRVAL_A					0
DOA_REG					0
DOB_REG					0
----------------------------

x_retu_top.x_smu_top.x_sms_top.x_isram_top.x_sms_sram.x_fpga_spram.x_fpga_byte3_spram.mem_mem_0_0
----------------------------
READ_WIDTH_A			2
WRITE_WIDTH_A			2
READ_WIDTH_B			1
WRITE_WIDTH_B			1
WRITE_MODE_A			WRITE_FIRST
SRVAL_A					0
DOA_REG					0
DOB_REG					0
----------------------------

x_retu_top.x_smu_top.x_sms_top.x_isram_top.x_sms_sram.x_fpga_spram.x_fpga_byte2_spram.mem_mem_0_3
----------------------------
READ_WIDTH_A			2
WRITE_WIDTH_A			2
READ_WIDTH_B			1
WRITE_WIDTH_B			1
WRITE_MODE_A			WRITE_FIRST
SRVAL_A					0
DOA_REG					0
DOB_REG					0
----------------------------

x_retu_top.x_smu_top.x_sms_top.x_isram_top.x_sms_sram.x_fpga_spram.x_fpga_byte2_spram.mem_mem_0_2
----------------------------
READ_WIDTH_A			2
WRITE_WIDTH_A			2
READ_WIDTH_B			1
WRITE_WIDTH_B			1
WRITE_MODE_A			WRITE_FIRST
SRVAL_A					0
DOA_REG					0
DOB_REG					0
----------------------------

x_retu_top.x_smu_top.x_sms_top.x_isram_top.x_sms_sram.x_fpga_spram.x_fpga_byte2_spram.mem_mem_0_1
----------------------------
READ_WIDTH_A			2
WRITE_WIDTH_A			2
READ_WIDTH_B			1
WRITE_WIDTH_B			1
WRITE_MODE_A			WRITE_FIRST
SRVAL_A					0
DOA_REG					0
DOB_REG					0
----------------------------

x_retu_top.x_smu_top.x_sms_top.x_isram_top.x_sms_sram.x_fpga_spram.x_fpga_byte2_spram.mem_mem_0_0
----------------------------
READ_WIDTH_A			2
WRITE_WIDTH_A			2
READ_WIDTH_B			1
WRITE_WIDTH_B			1
WRITE_MODE_A			WRITE_FIRST
SRVAL_A					0
DOA_REG					0
DOB_REG					0
----------------------------

x_retu_top.x_smu_top.x_sms_top.x_isram_top.x_sms_sram.x_fpga_spram.x_fpga_byte1_spram.mem_mem_0_3
----------------------------
READ_WIDTH_A			2
WRITE_WIDTH_A			2
READ_WIDTH_B			1
WRITE_WIDTH_B			1
WRITE_MODE_A			WRITE_FIRST
SRVAL_A					0
DOA_REG					0
DOB_REG					0
----------------------------

x_retu_top.x_smu_top.x_sms_top.x_isram_top.x_sms_sram.x_fpga_spram.x_fpga_byte1_spram.mem_mem_0_2
----------------------------
READ_WIDTH_A			2
WRITE_WIDTH_A			2
READ_WIDTH_B			1
WRITE_WIDTH_B			1
WRITE_MODE_A			WRITE_FIRST
SRVAL_A					0
DOA_REG					0
DOB_REG					0
----------------------------

x_retu_top.x_smu_top.x_sms_top.x_isram_top.x_sms_sram.x_fpga_spram.x_fpga_byte1_spram.mem_mem_0_1
----------------------------
READ_WIDTH_A			2
WRITE_WIDTH_A			2
READ_WIDTH_B			1
WRITE_WIDTH_B			1
WRITE_MODE_A			WRITE_FIRST
SRVAL_A					0
DOA_REG					0
DOB_REG					0
----------------------------

x_retu_top.x_smu_top.x_sms_top.x_isram_top.x_sms_sram.x_fpga_spram.x_fpga_byte1_spram.mem_mem_0_0
----------------------------
READ_WIDTH_A			2
WRITE_WIDTH_A			2
READ_WIDTH_B			1
WRITE_WIDTH_B			1
WRITE_MODE_A			WRITE_FIRST
SRVAL_A					0
DOA_REG					0
DOB_REG					0
----------------------------

x_retu_top.x_smu_top.x_sms_top.x_isram_top.x_sms_sram.x_fpga_spram.x_fpga_byte0_spram.mem_mem_0_3
----------------------------
READ_WIDTH_A			2
WRITE_WIDTH_A			2
READ_WIDTH_B			1
WRITE_WIDTH_B			1
WRITE_MODE_A			WRITE_FIRST
SRVAL_A					0
DOA_REG					0
DOB_REG					0
----------------------------

x_retu_top.x_smu_top.x_sms_top.x_isram_top.x_sms_sram.x_fpga_spram.x_fpga_byte0_spram.mem_mem_0_2
----------------------------
READ_WIDTH_A			2
WRITE_WIDTH_A			2
READ_WIDTH_B			1
WRITE_WIDTH_B			1
WRITE_MODE_A			WRITE_FIRST
SRVAL_A					0
DOA_REG					0
DOB_REG					0
----------------------------

x_retu_top.x_smu_top.x_sms_top.x_isram_top.x_sms_sram.x_fpga_spram.x_fpga_byte0_spram.mem_mem_0_1
----------------------------
READ_WIDTH_A			2
WRITE_WIDTH_A			2
READ_WIDTH_B			1
WRITE_WIDTH_B			1
WRITE_MODE_A			WRITE_FIRST
SRVAL_A					0
DOA_REG					0
DOB_REG					0
----------------------------

x_retu_top.x_smu_top.x_sms_top.x_isram_top.x_sms_sram.x_fpga_spram.x_fpga_byte0_spram.mem_mem_0_0
----------------------------
READ_WIDTH_A			2
WRITE_WIDTH_A			2
READ_WIDTH_B			1
WRITE_WIDTH_B			1
WRITE_MODE_A			WRITE_FIRST
SRVAL_A					0
DOA_REG					0
DOB_REG					0
----------------------------

x_retu_top.x_smu_top.x_sms_top.x_sms2_top.x_sms_sram.x_fpga_spram.x_fpga_byte3_spram.mem_mem_0_3
----------------------------
READ_WIDTH_A			2
WRITE_WIDTH_A			2
READ_WIDTH_B			1
WRITE_WIDTH_B			1
WRITE_MODE_A			WRITE_FIRST
SRVAL_A					0
DOA_REG					0
DOB_REG					0
----------------------------

x_retu_top.x_smu_top.x_sms_top.x_sms2_top.x_sms_sram.x_fpga_spram.x_fpga_byte3_spram.mem_mem_0_2
----------------------------
READ_WIDTH_A			2
WRITE_WIDTH_A			2
READ_WIDTH_B			1
WRITE_WIDTH_B			1
WRITE_MODE_A			WRITE_FIRST
SRVAL_A					0
DOA_REG					0
DOB_REG					0
----------------------------

x_retu_top.x_smu_top.x_sms_top.x_sms2_top.x_sms_sram.x_fpga_spram.x_fpga_byte3_spram.mem_mem_0_1
----------------------------
READ_WIDTH_A			2
WRITE_WIDTH_A			2
READ_WIDTH_B			1
WRITE_WIDTH_B			1
WRITE_MODE_A			WRITE_FIRST
SRVAL_A					0
DOA_REG					0
DOB_REG					0
----------------------------

x_retu_top.x_smu_top.x_sms_top.x_sms2_top.x_sms_sram.x_fpga_spram.x_fpga_byte3_spram.mem_mem_0_0
----------------------------
READ_WIDTH_A			2
WRITE_WIDTH_A			2
READ_WIDTH_B			1
WRITE_WIDTH_B			1
WRITE_MODE_A			WRITE_FIRST
SRVAL_A					0
DOA_REG					0
DOB_REG					0
----------------------------

x_retu_top.x_smu_top.x_sms_top.x_sms2_top.x_sms_sram.x_fpga_spram.x_fpga_byte2_spram.mem_mem_0_3
----------------------------
READ_WIDTH_A			2
WRITE_WIDTH_A			2
READ_WIDTH_B			1
WRITE_WIDTH_B			1
WRITE_MODE_A			WRITE_FIRST
SRVAL_A					0
DOA_REG					0
DOB_REG					0
----------------------------

x_retu_top.x_smu_top.x_sms_top.x_sms2_top.x_sms_sram.x_fpga_spram.x_fpga_byte2_spram.mem_mem_0_2
----------------------------
READ_WIDTH_A			2
WRITE_WIDTH_A			2
READ_WIDTH_B			1
WRITE_WIDTH_B			1
WRITE_MODE_A			WRITE_FIRST
SRVAL_A					0
DOA_REG					0
DOB_REG					0
----------------------------

x_retu_top.x_smu_top.x_sms_top.x_sms2_top.x_sms_sram.x_fpga_spram.x_fpga_byte2_spram.mem_mem_0_1
----------------------------
READ_WIDTH_A			2
WRITE_WIDTH_A			2
READ_WIDTH_B			1
WRITE_WIDTH_B			1
WRITE_MODE_A			WRITE_FIRST
SRVAL_A					0
DOA_REG					0
DOB_REG					0
----------------------------

x_retu_top.x_smu_top.x_sms_top.x_sms2_top.x_sms_sram.x_fpga_spram.x_fpga_byte2_spram.mem_mem_0_0
----------------------------
READ_WIDTH_A			2
WRITE_WIDTH_A			2
READ_WIDTH_B			1
WRITE_WIDTH_B			1
WRITE_MODE_A			WRITE_FIRST
SRVAL_A					0
DOA_REG					0
DOB_REG					0
----------------------------

x_retu_top.x_smu_top.x_sms_top.x_sms2_top.x_sms_sram.x_fpga_spram.x_fpga_byte1_spram.mem_mem_0_3
----------------------------
READ_WIDTH_A			2
WRITE_WIDTH_A			2
READ_WIDTH_B			1
WRITE_WIDTH_B			1
WRITE_MODE_A			WRITE_FIRST
SRVAL_A					0
DOA_REG					0
DOB_REG					0
----------------------------

x_retu_top.x_smu_top.x_sms_top.x_sms2_top.x_sms_sram.x_fpga_spram.x_fpga_byte1_spram.mem_mem_0_2
----------------------------
READ_WIDTH_A			2
WRITE_WIDTH_A			2
READ_WIDTH_B			1
WRITE_WIDTH_B			1
WRITE_MODE_A			WRITE_FIRST
SRVAL_A					0
DOA_REG					0
DOB_REG					0
----------------------------

x_retu_top.x_smu_top.x_sms_top.x_sms2_top.x_sms_sram.x_fpga_spram.x_fpga_byte1_spram.mem_mem_0_1
----------------------------
READ_WIDTH_A			2
WRITE_WIDTH_A			2
READ_WIDTH_B			1
WRITE_WIDTH_B			1
WRITE_MODE_A			WRITE_FIRST
SRVAL_A					0
DOA_REG					0
DOB_REG					0
----------------------------

x_retu_top.x_smu_top.x_sms_top.x_sms2_top.x_sms_sram.x_fpga_spram.x_fpga_byte1_spram.mem_mem_0_0
----------------------------
READ_WIDTH_A			2
WRITE_WIDTH_A			2
READ_WIDTH_B			1
WRITE_WIDTH_B			1
WRITE_MODE_A			WRITE_FIRST
SRVAL_A					0
DOA_REG					0
DOB_REG					0
----------------------------

x_retu_top.x_smu_top.x_sms_top.x_sms2_top.x_sms_sram.x_fpga_spram.x_fpga_byte0_spram.mem_mem_0_3
----------------------------
READ_WIDTH_A			2
WRITE_WIDTH_A			2
READ_WIDTH_B			1
WRITE_WIDTH_B			1
WRITE_MODE_A			WRITE_FIRST
SRVAL_A					0
DOA_REG					0
DOB_REG					0
----------------------------

x_retu_top.x_smu_top.x_sms_top.x_sms2_top.x_sms_sram.x_fpga_spram.x_fpga_byte0_spram.mem_mem_0_2
----------------------------
READ_WIDTH_A			2
WRITE_WIDTH_A			2
READ_WIDTH_B			1
WRITE_WIDTH_B			1
WRITE_MODE_A			WRITE_FIRST
SRVAL_A					0
DOA_REG					0
DOB_REG					0
----------------------------

x_retu_top.x_smu_top.x_sms_top.x_sms2_top.x_sms_sram.x_fpga_spram.x_fpga_byte0_spram.mem_mem_0_1
----------------------------
READ_WIDTH_A			2
WRITE_WIDTH_A			2
READ_WIDTH_B			1
WRITE_WIDTH_B			1
WRITE_MODE_A			WRITE_FIRST
SRVAL_A					0
DOA_REG					0
DOB_REG					0
----------------------------

x_retu_top.x_smu_top.x_sms_top.x_sms2_top.x_sms_sram.x_fpga_spram.x_fpga_byte0_spram.mem_mem_0_0
----------------------------
READ_WIDTH_A			2
WRITE_WIDTH_A			2
READ_WIDTH_B			1
WRITE_WIDTH_B			1
WRITE_MODE_A			WRITE_FIRST
SRVAL_A					0
DOA_REG					0
DOB_REG					0
----------------------------

x_retu_top.x_smu_top.x_sms_top.x_sms1_top.x_sms_sram.x_fpga_spram.x_fpga_byte3_spram.mem_mem_0_3
----------------------------
READ_WIDTH_A			2
WRITE_WIDTH_A			2
READ_WIDTH_B			1
WRITE_WIDTH_B			1
WRITE_MODE_A			WRITE_FIRST
SRVAL_A					0
DOA_REG					0
DOB_REG					0
----------------------------

x_retu_top.x_smu_top.x_sms_top.x_sms1_top.x_sms_sram.x_fpga_spram.x_fpga_byte3_spram.mem_mem_0_2
----------------------------
READ_WIDTH_A			2
WRITE_WIDTH_A			2
READ_WIDTH_B			1
WRITE_WIDTH_B			1
WRITE_MODE_A			WRITE_FIRST
SRVAL_A					0
DOA_REG					0
DOB_REG					0
----------------------------

x_retu_top.x_smu_top.x_sms_top.x_sms1_top.x_sms_sram.x_fpga_spram.x_fpga_byte3_spram.mem_mem_0_1
----------------------------
READ_WIDTH_A			2
WRITE_WIDTH_A			2
READ_WIDTH_B			1
WRITE_WIDTH_B			1
WRITE_MODE_A			WRITE_FIRST
SRVAL_A					0
DOA_REG					0
DOB_REG					0
----------------------------

x_retu_top.x_smu_top.x_sms_top.x_sms1_top.x_sms_sram.x_fpga_spram.x_fpga_byte3_spram.mem_mem_0_0
----------------------------
READ_WIDTH_A			2
WRITE_WIDTH_A			2
READ_WIDTH_B			1
WRITE_WIDTH_B			1
WRITE_MODE_A			WRITE_FIRST
SRVAL_A					0
DOA_REG					0
DOB_REG					0
----------------------------

x_retu_top.x_smu_top.x_sms_top.x_sms1_top.x_sms_sram.x_fpga_spram.x_fpga_byte2_spram.mem_mem_0_3
----------------------------
READ_WIDTH_A			2
WRITE_WIDTH_A			2
READ_WIDTH_B			1
WRITE_WIDTH_B			1
WRITE_MODE_A			WRITE_FIRST
SRVAL_A					0
DOA_REG					0
DOB_REG					0
----------------------------

x_retu_top.x_smu_top.x_sms_top.x_sms1_top.x_sms_sram.x_fpga_spram.x_fpga_byte2_spram.mem_mem_0_2
----------------------------
READ_WIDTH_A			2
WRITE_WIDTH_A			2
READ_WIDTH_B			1
WRITE_WIDTH_B			1
WRITE_MODE_A			WRITE_FIRST
SRVAL_A					0
DOA_REG					0
DOB_REG					0
----------------------------

x_retu_top.x_smu_top.x_sms_top.x_sms1_top.x_sms_sram.x_fpga_spram.x_fpga_byte2_spram.mem_mem_0_1
----------------------------
READ_WIDTH_A			2
WRITE_WIDTH_A			2
READ_WIDTH_B			1
WRITE_WIDTH_B			1
WRITE_MODE_A			WRITE_FIRST
SRVAL_A					0
DOA_REG					0
DOB_REG					0
----------------------------

x_retu_top.x_smu_top.x_sms_top.x_sms1_top.x_sms_sram.x_fpga_spram.x_fpga_byte2_spram.mem_mem_0_0
----------------------------
READ_WIDTH_A			2
WRITE_WIDTH_A			2
READ_WIDTH_B			1
WRITE_WIDTH_B			1
WRITE_MODE_A			WRITE_FIRST
SRVAL_A					0
DOA_REG					0
DOB_REG					0
----------------------------

x_retu_top.x_smu_top.x_sms_top.x_sms1_top.x_sms_sram.x_fpga_spram.x_fpga_byte1_spram.mem_mem_0_3
----------------------------
READ_WIDTH_A			2
WRITE_WIDTH_A			2
READ_WIDTH_B			1
WRITE_WIDTH_B			1
WRITE_MODE_A			WRITE_FIRST
SRVAL_A					0
DOA_REG					0
DOB_REG					0
----------------------------

x_retu_top.x_smu_top.x_sms_top.x_sms1_top.x_sms_sram.x_fpga_spram.x_fpga_byte1_spram.mem_mem_0_2
----------------------------
READ_WIDTH_A			2
WRITE_WIDTH_A			2
READ_WIDTH_B			1
WRITE_WIDTH_B			1
WRITE_MODE_A			WRITE_FIRST
SRVAL_A					0
DOA_REG					0
DOB_REG					0
----------------------------

x_retu_top.x_smu_top.x_sms_top.x_sms1_top.x_sms_sram.x_fpga_spram.x_fpga_byte1_spram.mem_mem_0_1
----------------------------
READ_WIDTH_A			2
WRITE_WIDTH_A			2
READ_WIDTH_B			1
WRITE_WIDTH_B			1
WRITE_MODE_A			WRITE_FIRST
SRVAL_A					0
DOA_REG					0
DOB_REG					0
----------------------------

x_retu_top.x_smu_top.x_sms_top.x_sms1_top.x_sms_sram.x_fpga_spram.x_fpga_byte1_spram.mem_mem_0_0
----------------------------
READ_WIDTH_A			2
WRITE_WIDTH_A			2
READ_WIDTH_B			1
WRITE_WIDTH_B			1
WRITE_MODE_A			WRITE_FIRST
SRVAL_A					0
DOA_REG					0
DOB_REG					0
----------------------------

x_retu_top.x_smu_top.x_sms_top.x_sms1_top.x_sms_sram.x_fpga_spram.x_fpga_byte0_spram.mem_mem_0_3
----------------------------
READ_WIDTH_A			2
WRITE_WIDTH_A			2
READ_WIDTH_B			1
WRITE_WIDTH_B			1
WRITE_MODE_A			WRITE_FIRST
SRVAL_A					0
DOA_REG					0
DOB_REG					0
----------------------------

x_retu_top.x_smu_top.x_sms_top.x_sms1_top.x_sms_sram.x_fpga_spram.x_fpga_byte0_spram.mem_mem_0_2
----------------------------
READ_WIDTH_A			2
WRITE_WIDTH_A			2
READ_WIDTH_B			1
WRITE_WIDTH_B			1
WRITE_MODE_A			WRITE_FIRST
SRVAL_A					0
DOA_REG					0
DOB_REG					0
----------------------------

x_retu_top.x_smu_top.x_sms_top.x_sms1_top.x_sms_sram.x_fpga_spram.x_fpga_byte0_spram.mem_mem_0_1
----------------------------
READ_WIDTH_A			2
WRITE_WIDTH_A			2
READ_WIDTH_B			1
WRITE_WIDTH_B			1
WRITE_MODE_A			WRITE_FIRST
SRVAL_A					0
DOA_REG					0
DOB_REG					0
----------------------------

x_retu_top.x_smu_top.x_sms_top.x_sms1_top.x_sms_sram.x_fpga_spram.x_fpga_byte0_spram.mem_mem_0_0
----------------------------
READ_WIDTH_A			2
WRITE_WIDTH_A			2
READ_WIDTH_B			1
WRITE_WIDTH_B			1
WRITE_MODE_A			WRITE_FIRST
SRVAL_A					0
DOA_REG					0
DOB_REG					0
----------------------------

x_retu_top.x_smu_top.x_sms_top.x_sms0_top.x_sms_sram.x_fpga_spram.x_fpga_byte3_spram.mem_mem_0_3
----------------------------
READ_WIDTH_A			2
WRITE_WIDTH_A			2
READ_WIDTH_B			1
WRITE_WIDTH_B			1
WRITE_MODE_A			WRITE_FIRST
SRVAL_A					0
DOA_REG					0
DOB_REG					0
----------------------------

x_retu_top.x_smu_top.x_sms_top.x_sms0_top.x_sms_sram.x_fpga_spram.x_fpga_byte3_spram.mem_mem_0_2
----------------------------
READ_WIDTH_A			2
WRITE_WIDTH_A			2
READ_WIDTH_B			1
WRITE_WIDTH_B			1
WRITE_MODE_A			WRITE_FIRST
SRVAL_A					0
DOA_REG					0
DOB_REG					0
----------------------------

x_retu_top.x_smu_top.x_sms_top.x_sms0_top.x_sms_sram.x_fpga_spram.x_fpga_byte3_spram.mem_mem_0_1
----------------------------
READ_WIDTH_A			2
WRITE_WIDTH_A			2
READ_WIDTH_B			1
WRITE_WIDTH_B			1
WRITE_MODE_A			WRITE_FIRST
SRVAL_A					0
DOA_REG					0
DOB_REG					0
----------------------------

x_retu_top.x_smu_top.x_sms_top.x_sms0_top.x_sms_sram.x_fpga_spram.x_fpga_byte3_spram.mem_mem_0_0
----------------------------
READ_WIDTH_A			2
WRITE_WIDTH_A			2
READ_WIDTH_B			1
WRITE_WIDTH_B			1
WRITE_MODE_A			WRITE_FIRST
SRVAL_A					0
DOA_REG					0
DOB_REG					0
----------------------------

x_retu_top.x_smu_top.x_sms_top.x_sms0_top.x_sms_sram.x_fpga_spram.x_fpga_byte2_spram.mem_mem_0_3
----------------------------
READ_WIDTH_A			2
WRITE_WIDTH_A			2
READ_WIDTH_B			1
WRITE_WIDTH_B			1
WRITE_MODE_A			WRITE_FIRST
SRVAL_A					0
DOA_REG					0
DOB_REG					0
----------------------------

x_retu_top.x_smu_top.x_sms_top.x_sms0_top.x_sms_sram.x_fpga_spram.x_fpga_byte2_spram.mem_mem_0_2
----------------------------
READ_WIDTH_A			2
WRITE_WIDTH_A			2
READ_WIDTH_B			1
WRITE_WIDTH_B			1
WRITE_MODE_A			WRITE_FIRST
SRVAL_A					0
DOA_REG					0
DOB_REG					0
----------------------------

x_retu_top.x_smu_top.x_sms_top.x_sms0_top.x_sms_sram.x_fpga_spram.x_fpga_byte2_spram.mem_mem_0_1
----------------------------
READ_WIDTH_A			2
WRITE_WIDTH_A			2
READ_WIDTH_B			1
WRITE_WIDTH_B			1
WRITE_MODE_A			WRITE_FIRST
SRVAL_A					0
DOA_REG					0
DOB_REG					0
----------------------------

x_retu_top.x_smu_top.x_sms_top.x_sms0_top.x_sms_sram.x_fpga_spram.x_fpga_byte2_spram.mem_mem_0_0
----------------------------
READ_WIDTH_A			2
WRITE_WIDTH_A			2
READ_WIDTH_B			1
WRITE_WIDTH_B			1
WRITE_MODE_A			WRITE_FIRST
SRVAL_A					0
DOA_REG					0
DOB_REG					0
----------------------------

x_retu_top.x_smu_top.x_sms_top.x_sms0_top.x_sms_sram.x_fpga_spram.x_fpga_byte1_spram.mem_mem_0_3
----------------------------
READ_WIDTH_A			2
WRITE_WIDTH_A			2
READ_WIDTH_B			1
WRITE_WIDTH_B			1
WRITE_MODE_A			WRITE_FIRST
SRVAL_A					0
DOA_REG					0
DOB_REG					0
----------------------------

x_retu_top.x_smu_top.x_sms_top.x_sms0_top.x_sms_sram.x_fpga_spram.x_fpga_byte1_spram.mem_mem_0_2
----------------------------
READ_WIDTH_A			2
WRITE_WIDTH_A			2
READ_WIDTH_B			1
WRITE_WIDTH_B			1
WRITE_MODE_A			WRITE_FIRST
SRVAL_A					0
DOA_REG					0
DOB_REG					0
----------------------------

x_retu_top.x_smu_top.x_sms_top.x_sms0_top.x_sms_sram.x_fpga_spram.x_fpga_byte1_spram.mem_mem_0_1
----------------------------
READ_WIDTH_A			2
WRITE_WIDTH_A			2
READ_WIDTH_B			1
WRITE_WIDTH_B			1
WRITE_MODE_A			WRITE_FIRST
SRVAL_A					0
DOA_REG					0
DOB_REG					0
----------------------------

x_retu_top.x_smu_top.x_sms_top.x_sms0_top.x_sms_sram.x_fpga_spram.x_fpga_byte1_spram.mem_mem_0_0
----------------------------
READ_WIDTH_A			2
WRITE_WIDTH_A			2
READ_WIDTH_B			1
WRITE_WIDTH_B			1
WRITE_MODE_A			WRITE_FIRST
SRVAL_A					0
DOA_REG					0
DOB_REG					0
----------------------------

x_retu_top.x_smu_top.x_sms_top.x_sms0_top.x_sms_sram.x_fpga_spram.x_fpga_byte0_spram.mem_mem_0_3
----------------------------
READ_WIDTH_A			2
WRITE_WIDTH_A			2
READ_WIDTH_B			1
WRITE_WIDTH_B			1
WRITE_MODE_A			WRITE_FIRST
SRVAL_A					0
DOA_REG					0
DOB_REG					0
----------------------------

x_retu_top.x_smu_top.x_sms_top.x_sms0_top.x_sms_sram.x_fpga_spram.x_fpga_byte0_spram.mem_mem_0_2
----------------------------
READ_WIDTH_A			2
WRITE_WIDTH_A			2
READ_WIDTH_B			1
WRITE_WIDTH_B			1
WRITE_MODE_A			WRITE_FIRST
SRVAL_A					0
DOA_REG					0
DOB_REG					0
----------------------------

x_retu_top.x_smu_top.x_sms_top.x_sms0_top.x_sms_sram.x_fpga_spram.x_fpga_byte0_spram.mem_mem_0_1
----------------------------
READ_WIDTH_A			2
WRITE_WIDTH_A			2
READ_WIDTH_B			1
WRITE_WIDTH_B			1
WRITE_MODE_A			WRITE_FIRST
SRVAL_A					0
DOA_REG					0
DOB_REG					0
----------------------------

x_retu_top.x_smu_top.x_sms_top.x_sms0_top.x_sms_sram.x_fpga_spram.x_fpga_byte0_spram.mem_mem_0_0
----------------------------
READ_WIDTH_A			2
WRITE_WIDTH_A			2
READ_WIDTH_B			1
WRITE_WIDTH_B			1
WRITE_MODE_A			WRITE_FIRST
SRVAL_A					0
DOA_REG					0
DOB_REG					0
----------------------------

#### END OF  Block RAM DETAILED REPORT ####


##### END OF AREA REPORT #####]

