; Hdr:CL450
;
; Header file for C-Cube CL450 MPEG video decoder chip
; Must get Hdr:MPEGCard first

; ***********************************
; ***    C h a n g e   L i s t    ***
; ***********************************

; Date       Who  Version       Description
; ----       ---  -------       -----------
; 06-Mar-95  TMD  -		Changed FlushBitStream to FlushBitstream
; 01-Nov-95  TMD  -		Added CL450FullThreshold

Offset_CL450_DRAM      *       Offset_CL450_Base + &00000000
Offset_CL450_Registers *       Offset_CL450_Base + &00200000
Offset_CL450_CMEM      *       Offset_CL450_Base + &00300000


        MACRO
        VReg    $regname, $index
$regname        *       ($index)*2
        MEND

; Register offsets

        VReg    CMEM_control,   &80
        VReg    CMEM_data,      &02
        VReg    CMEM_dmactrl,   &84
        VReg    CMEM_status,    &82
        VReg    CPU_control,    &20
        VReg    CPU_iaddr,      &3E
        VReg    CPU_imem,       &42
        VReg    CPU_int,        &54
        VReg    CPU_intenb,     &26
        VReg    CPU_pc,         &22
        VReg    CPU_taddr,      &38
        VReg    CPU_tmem,       &46
        VReg    DRAM_refcnt,    &AC
        VReg    HOST_control,   &90
        VReg    HOST_intvecr,   &9C
        VReg    HOST_intvecw,   &98
        VReg    HOST_newcmd,    &56
        VReg    HOST_raddr,     &88
        VReg    HOST_rdata,     &8C
        VReg    HOST_scr0,      &92
        VReg    HOST_scr1,      &94
        VReg    HOST_scr2,      &96
        VReg    VID_control,    &EC
        VReg    VID_regdata,    &EE
        VReg    VID_chroma,     &0A
        VReg    VID_y,          &00

; Bits in CMEM_control
CMEM_control_Rst        *       1<<6    ; Perform software reset (R/W)
CMEM_control_BS         *       1<<5    ; Byte-swap (R/W)
CMEM_control_CR         *       1<<2    ; Request (R) (for micro-application use)
CMEM_control_CRE        *       1<<1    ; Request enable (R/W) (for micro-application use)
CMEM_control_CRst       *       1<<0    ; Reset (R/W) (for micro-application use)

; Bits in HOST_control
HOST_control_AIC        *       1<<15   ; Auto Interrupt Clear (R/W)
HOST_control_VIE        *       1<<14   ; Vectored Interrupt Enable (R/W)
HOST_control_Int        *       1<<7    ; Interrupt line status (R/W) - active low
HOST_control_Fixed1     *       1<<0    ; Always high

; Indirect-access video registers
VRID_sela       *       &0
VRID_selactive  *       &8
VRID_selaux     *       &C
VRID_selb       *       &1
VRID_selbor     *       &9
VRID_selGB      *       &B
VRID_selmode    *       &7
VRID_selR       *       &A

; Video format values
VF_PAL          *       3
VF_NTSC         *       4

UCODE_CACHE_END *       &200    ; 512 x 32-bit entries in IMEM

; DRAM refresh stuff
; RP=8E-3:REM 8ms refresh period (to do all rows)
; GCLK=1/40E6:REM GCLK period (25ns for a 40MHz clock)
; DR=512:REM Number of DRAM rows
; RefCntValue=INT(((RP-512*GCLK)/(DR+1))/GCLK)
RefCntValue     *       622

; Macro-command reason codes

MacroCommand_SetBlank           *       &010F
MacroCommand_SetBorder          *       &0407
MacroCommand_SetColorMode       *       &0111
MacroCommand_SetInterruptMask   *       &0104
MacroCommand_SetThreshold       *       &0103
MacroCommand_SetVideoFormat     *       &0105
MacroCommand_SetWindow          *       &0406

MacroCommand_DisplayStill       *       &000C
MacroCommand_Pause              *       &000E
MacroCommand_Play               *       &000D
MacroCommand_Scan               *       &000A
MacroCommand_SingleStep         *       &000B
MacroCommand_SlowMotion         *       &0109

MacroCommand_AccessSCR          *       &8312
MacroCommand_FlushBitstream     *       &8102
MacroCommand_InquireBufferFullness *    &8001
MacroCommand_NewPacket          *       &0408
MacroCommand_Reset              *       &8000

; CL450 IRQ bits

CL450IRQ_ERR            *       1 :SHL: 0
CL450IRQ_PIC_V          *       1 :SHL: 1
CL450IRQ_GOP            *       1 :SHL: 2
CL450IRQ_SEQ_V          *       1 :SHL: 3
CL450IRQ_END_V          *       1 :SHL: 4
CL450IRQ_END_D          *       1 :SHL: 5
CL450IRQ_PIC_D          *       1 :SHL: 6
CL450IRQ_UND            *       1 :SHL: 8
CL450IRQ_SEQ_D          *       1 :SHL: 9
CL450IRQ_RDY            *       1 :SHL: 10
CL450IRQ_SCN            *       1 :SHL: 11

; DRAM addresses for picture variable group

PIC_SEM         *       &0016 :SHL: 2
TIME_CODE_0     *       &0017 :SHL: 2
TIME_CODE_1     *       &0018 :SHL: 2
TEMPORAL_REFERENCE *    &0019 :SHL: 2

; Buffer fullness threshold - it is dangerous to issue FlushBitstream unless there are fewer bytes
; in the buffer than this

CL450FullThreshold	*	&B7E0		; 32 bytes less than 46K

        END
