

        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-1c1adf09f9d1bccf70ff97255c2b46b40ff0e800_modified_0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  16:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 128:64:2,L:R:f:N:L,A:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     8:128:4,L:R:f:N:L,A:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     64:128:6,L:L:m:N:H,A:128:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      28 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   32 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                   20 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        4,1,1,4,1,1,6 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-tlb_size                            4096 # Number of tlb entries per SM.
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:16,L:B:m:W:L,A:1024:1024,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           11 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=1:CCDL=0:RTPL=0 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_geforcegtx1080ti.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    0 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1481.0:2962.0:1481.0:2750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-gddr_size                     15.96591MB # Size of GDDR in MB/GB.(GLOBAL_HEAP_START, GLOBAL_HEAP_START + gddr_size) would be used for unmanged memory, (GLOBAL_HEAP_START + gddr_size, GLOBAL_HEAP_START + gddr_size*2) would be used for managed memory. 
-page_table_walk_latency                  100 # Average page table walk latency (in core cycle).
-eviction_policy                        5 # Select page eviction policy
-invalidate_clean                       0 # Should directly invalidate clean pages
-reserve_accessed_page_percent                    0 # Percentage of accessed pages reserved from eviction in hope that they will be accessed in next iteration.
-percentage_of_free_page_buffer                    5 # Percentage of free page buffer to trigger the page eviction.
-page_size                            4KB # GDDR page size, only 4KB/2MB avaliable.
-pcie_bandwidth                  16.0GB/s # PCI-e bandwidth per direction, in GB/s.
-enable_dma                             0 # Enable direct access to CPU memory
-multiply_dma_penalty                    2 # Oversubscription Multiplicative Penalty Factor for Adaptive DMA
-migrate_threshold                      8 # Access counter threshold for migrating the page from cpu to gpu
-sim_prof_enable                        1 # Enable gpgpu-sim profiler
-hardware_prefetch                      1 # Select gpgpu-sim hardware prefetcher
-hwprefetch_oversub                     0 # Select gpgpu-sim hardware prefetcher under over-subscription
-page_fault_latency                 66645 # Average fault latency (in core cycle).
-enable_accurate_simulation                    0 # Enable page fault functional simulation.
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency               222150 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          1,2,1,1,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  1 # number of bank groups
CCDL                                    0 # column to column delay between accesses to different bank groups
RTPL                                    0 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 22
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1481000000.000000:2962000000.000000:1481000000.000000:2750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000067521944632:0.00000000033760972316:0.00000000067521944632:0.00000000036363636364
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
8aa444bebaa7cbfca23dcaf7b8db40c4  /root/gpgpu-sim_UVMSmart/benchmarks/Managed/backprop/backprop
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /root/gpgpu-sim_UVMSmart/benchmarks/Managed/backprop/backprop
Running md5sum using "md5sum /root/gpgpu-sim_UVMSmart/benchmarks/Managed/backprop/backprop "
Parsing file _cuobjdump_complete_output_PGNG5X
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: default
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z24bpnn_adjust_weights_cudaPfiS_iS_S_ : hostFun 0x0x402d51, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating shared region for "_Z22bpnn_layerforward_CUDAPfS_S_S_ii$__cuda_local_var_17900_34_non_const_input_node" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z22bpnn_layerforward_CUDAPfS_S_S_ii$__cuda_local_var_17901_34_non_const_weight_matrix" from 0x80 to 0x480 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: reconvergence points for _Z22bpnn_layerforward_CUDAPfS_S_S_ii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x068 (_1.ptx:47) @%p2 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0a0 (_1.ptx:57) cvta.to.global.u64 %rd3, %rd8;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x168 (_1.ptx:82) @%p3 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x250 (_1.ptx:119) setp.eq.s32%p1, %r3, 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1c8 (_1.ptx:97) @%p4 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x228 (_1.ptx:112) bar.sync 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x248 (_1.ptx:116) @%p5 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x250 (_1.ptx:119) setp.eq.s32%p1, %r3, 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x270 (_1.ptx:123) @!%p1 bra BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c8 (_1.ptx:138) ret;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x278 (_1.ptx:124) bra.uni BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x280 (_1.ptx:127) cvt.u32.u64%r20, %rd1;
GPGPU-Sim PTX: ... end of reconvergence points for _Z22bpnn_layerforward_CUDAPfS_S_S_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'.
GPGPU-Sim PTX: instruction assembly for function '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: reconvergence points for _Z24bpnn_adjust_weights_cudaPfiS_iS_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x470 (_1.ptx:210) @%p1 bra BB1_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x530 (_1.ptx:237) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z24bpnn_adjust_weights_cudaPfiS_iS_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_kUOp9p"
Running: cat _ptx_kUOp9p | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_NspadS
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_NspadS --output-file  /dev/null 2> _ptx_kUOp9pinfo"
GPGPU-Sim PTX: Kernel '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_' : regs=22, lmem=0, smem=0, cmem=80
GPGPU-Sim PTX: Kernel '_Z22bpnn_layerforward_CUDAPfS_S_S_ii' : regs=11, lmem=0, smem=1088, cmem=72
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_kUOp9p _ptx2_NspadS _ptx_kUOp9pinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z22bpnn_layerforward_CUDAPfS_S_S_ii : hostFun 0x0x402c00, fat_cubin_handle = 1
Random number generator seed: 7
Input layer size : 131056
Starting training kernel
Performing GPU computation

GPGPU-Sim PTX: cudaLaunch for 0x0x402c00 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z22bpnn_layerforward_CUDAPfS_S_S_ii' to stream 0, gridDim= (1,8191,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
Destroy streams for kernel 1: size 0
kernel_name = _Z22bpnn_layerforward_CUDAPfS_S_S_ii 
kernel_launch_uid = 1 
gpu_sim_cycle = 1393139
gpu_sim_insn = 224892096
gpu_ipc =     161.4283
gpu_tot_sim_cycle = 1615289
gpu_tot_sim_insn = 224892096
gpu_tot_ipc =     139.2272
gpu_tot_issued_cta = 8191
max_total_param_size = 0
gpu_stall_dramfull = 75947
gpu_stall_icnt2sh    = 275735
partiton_reqs_in_parallel = 30573111
partiton_reqs_in_parallel_total    = 0
partiton_level_parallism =      21.9455
partiton_level_parallism_total  =      18.9273
partiton_reqs_in_parallel_util = 30573111
partiton_reqs_in_parallel_util_total    = 0
gpu_sim_cycle_parition_util = 1391006
gpu_tot_sim_cycle_parition_util    = 0
partiton_level_parallism_util =      21.9791
partiton_level_parallism_util_total  =      21.9791
partiton_replys_in_parallel = 397459
partiton_replys_in_parallel_total    = 0
L2_BW  =      27.0416 GB/Sec
L2_BW_total  =      23.3226 GB/Sec
gpu_total_sim_rate=123907

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4677061
	L1I_total_cache_misses = 3489
	L1I_total_cache_miss_rate = 0.0007
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6846
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 262112
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0068
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 260320
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4673572
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3489
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6846
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 262112
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4677061
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
7038, 5583, 6064, 5578, 6577, 5575, 6111, 5611, 7037, 5568, 6061, 5569, 6569, 5568, 6100, 5606, 6861, 5434, 5911, 5433, 6409, 5433, 5953, 5466, 6500, 5146, 5599, 5141, 6074, 5142, 5641, 5176, 6502, 5143, 5596, 5142, 6066, 5129, 5628, 5167, 6141, 4858, 5289, 4849, 5725, 4849, 5322, 4882, 6137, 4856, 5284, 4856, 5723, 4848, 5317, 4882, 5779, 4573, 4976, 4567, 5395, 4567, 5011, 4590, 
gpgpu_n_tot_thrd_icount = 284391520
gpgpu_n_tot_w_icount = 8887235
gpgpu_n_stall_shd_mem = 282162
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 200679
gpgpu_n_mem_write_global = 196584
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2227952
gpgpu_n_store_insn = 2227952
gpgpu_n_shmem_insn = 16644112
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8387584
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 266415
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 10861
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:360197	W0_Idle:10784732	W0_Scoreboard:59176392	W1:0	W2:1048448	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:1351515	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6487272
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1605432 {8:200679,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 15202464 {40:98293,72:32763,136:65528,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 16021592 {40:90101,72:40954,136:69624,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1572672 {8:196584,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 957 
maxdqlatency = 0 
maxmflatency = 126650 
averagemflatency = 3812 
max_icnt2mem_latency = 126392 
max_icnt2sh_latency = 1615288 
mrq_lat_table:51646 	4064 	7040 	19082 	33147 	20918 	15238 	13873 	14345 	1857 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	185190 	151208 	17918 	4387 	3029 	180 	6009 	10251 	16124 	2995 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	72277 	120873 	8864 	226 	148798 	6904 	369 	113 	447 	3029 	180 	6121 	13018 	13245 	2995 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	60236 	96785 	40711 	2926 	49 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	2160 	22848 	79416 	92160 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	264 	118 	18 	1 	20 	6 	15 	29 	20 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        79        69       111        95        26        33        43        51        51        52        48        43        85        85        60        77 
dram[1]:        77        86        86        87        27        32        25        26        55        52        33        74        85        85        69        65 
dram[2]:        85        80       104       103        35        51        34        43        68        60        69        35        85        85        69        69 
dram[3]:        76        74        82       103        35        51        26        33        68        60        48        43        85        85        77        69 
dram[4]:        77        68       100        78        34        43        26        42        59        68        45        43        85        85        66        60 
dram[5]:        61        70        90        94        26        41        28        34        60        60        51        33        85        85        69        69 
dram[6]:        69        56        84        86        27        26        33        34        68        50        51        51        85        85        68        77 
dram[7]:        68        61        78        78        27        26        34        41        60        68        41        43        85        85        74        61 
dram[8]:        69        77        94        86        35        27        41        42        60        60        37        40       102       102        79        94 
dram[9]:        69        65        81        78        42        35        34        43        51        43        54        41        85        85        86        69 
dram[10]:        77        69        70        86        42        31        36        51        52        43        51        38        85        85        69        85 
maximum service time to same row:
dram[0]:    134538    134539    131500    131501    131641    131587    150723    150719    150386    150386    149774    149767    149521    149524    145684    145616 
dram[1]:    134537    134537    131481    131460    131644    131582    150703    150703    150390    150396    149759    149758    149528    149523    145304    145609 
dram[2]:    134532    134531    131462    131465    131630    131565    150700    150717    150396    150392    149759    149759    149474    149468    145692    145682 
dram[3]:    134536    134562    131466    131458    131625    131562    150714    150700    150391    150393    149761    149761    149485    149498    145681    145605 
dram[4]:    134562    134537    131457    131456    131618    131560    150705    150688    150422    150404    149761    149650    149499    149478    128184    130630 
dram[5]:    134517    134539    131439    131454    131665    131612    150715    150717    150403    150405    149649    149669    149477    149491    130508    128237 
dram[6]:    134538    134561    131455    131483    131666    131604    150717    150710    150379    150378    149668    149638    149491    149532    130493    128246 
dram[7]:    146362    146212    131484    131494    131656    131592    150707    150706    150372    150372    149666    149665    149532    149460    128241    130573 
dram[8]:    146322    146125    131495    131491    131630    131565    150707    150708    150412    150410    149680    149679    149459    149458    128139    130515 
dram[9]:    146202    146335    131511    131503    131666    131608    150700    150695    150409    150413    149686    149697    149513    149536    128074    130747 
dram[10]:    146188    146116    131503    131503    131706    131649    150678    150672    150415    150415    149679    149764    149546    149539    127987    130677 
average row accesses per activate:
dram[0]:  5.066964  5.145454  5.725119  5.994949  3.987288  4.376147  4.319249  4.787879  4.539216  4.643216  3.868644  3.951754  6.279762  6.378882  5.453659  5.791045 
dram[1]:  5.085586  5.156250  5.691176  5.816832  4.204444  4.407407  4.286385  4.521951  4.512077  4.541872  3.781893  4.217778  6.017341  6.173653  6.005155  5.772021 
dram[2]:  5.151376  5.514286  5.897059  5.964646  4.295455  4.626794  4.319445  4.456731  4.752525  4.957219  4.077253  4.061674  6.208333  5.908046  5.811224  6.425415 
dram[3]:  4.863248  5.258065  6.087629  6.153846  4.287611  4.495327  4.355769  4.793815  5.052910  4.922680  4.057017  4.373272  6.093023  6.147929  5.949495  5.633663 
dram[4]:  5.186956  5.070796  5.970297  5.751220  4.162996  4.500000  4.751269  4.907692  4.806122  4.937500  4.008696  3.913793  5.886364  6.088235  5.611111  5.627451 
dram[5]:  4.723849  5.097345  5.709524  5.623188  4.248889  4.511737  4.316038  4.814433  4.279070  4.433333  4.004348  4.167421  5.867816  6.035503  5.502512  5.739796 
dram[6]:  4.707113  4.783898  5.634615  5.772727  3.948718  4.237443  4.509804  4.776650  4.364486  4.439613  4.043478  4.442857  5.874286  6.310976  5.641414  5.734375 
dram[7]:  4.909483  5.056277  5.569378  5.862245  4.254464  4.365297  4.383886  4.600985  4.456731  4.823232  4.202765  4.211982  5.858757  6.104651  5.702020  5.286408 
dram[8]:  4.855932  5.103139  5.609524  5.792079  4.444445  4.327189  4.593137  4.766840  4.735000  5.032085  4.126126  4.171946  6.063584  6.351191  5.608040  5.671717 
dram[9]:  5.224215  5.406542  5.780000  6.067358  4.363636  4.396313  4.533980  4.626263  4.763819  5.096774  4.080357  4.004386  6.343373  6.191861  5.517413  5.560976 
dram[10]:  5.509346  5.183036  5.693069  5.693780  4.252252  4.281106  4.563981  4.861538  5.106952  5.042328  3.939394  3.889831  6.341317  6.487500  5.295774  5.912820 
average row locality = 181210/36202 = 5.005525
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       453       452       456       456       435       435       432       432       432       432       434       434       448       448       448       448 
dram[1]:       452       452       456       456       435       435       432       432       432       432       435       435       448       448       448       448 
dram[2]:       452       452       456       456       435       435       432       432       432       432       435       435       448       448       448       448 
dram[3]:       452       452       455       455       435       435       432       432       432       432       435       435       448       448       448       448 
dram[4]:       452       452       455       455       435       435       432       432       432       432       435       435       448       447       449       449 
dram[5]:       452       452       455       455       435       435       432       432       432       432       435       435       447       447       449       449 
dram[6]:       452       452       455       455       435       435       432       432       432       432       435       435       447       447       449       449 
dram[7]:       453       453       455       455       435       435       432       432       432       432       435       435       447       447       448       448 
dram[8]:       453       453       455       455       435       435       432       432       432       432       435       435       448       448       448       448 
dram[9]:       453       453       455       455       435       435       432       432       432       432       435       435       448       448       448       448 
dram[10]:       453       453       455       455       434       434       432       432       432       432       435       435       448       448       448       448 
total reads: 77824
bank skew: 456/432 = 1.06
chip skew: 7076/7074 = 1.00
number of total write accesses:
dram[0]:       682       680       752       731       506       519       488       516       494       492       479       467       607       579       670       716 
dram[1]:       677       703       705       719       511       517       481       495       502       490       484       514       593       583       717       666 
dram[2]:       671       706       747       725       510       532       501       495       509       495       515       487       595       580       691       715 
dram[3]:       686       689       726       745       534       527       474       498       523       523       490       514       600       591       730       690 
dram[4]:       741       694       751       724       510       519       504       525       510       516       487       473       588       588       662       699 
dram[5]:       677       700       744       709       521       526       483       502       488       499       486       486       574       573       646       676 
dram[6]:       673       677       717       688       489       493       488       509       502       487       495       498       581       588       668       652 
dram[7]:       686       715       709       694       518       521       493       502       495       523       477       479       590       603       681       641 
dram[8]:       693       685       723       715       525       504       505       488       515       509       481       487       601       619       668       675 
dram[9]:       712       704       701       716       525       519       502       484       516       516       479       478       605       617       661       692 
dram[10]:       726       708       695       735       510       495       531       516       523       521       475       483       611       590       680       705 
total reads: 103386
bank skew: 752/467 = 1.61
chip skew: 9540/9205 = 1.04
average mf latency per bank:
dram[0]:       8661      8545      7845      8051      7423      7241      8995      8784     11360     11428      9135      9319      7521      7892      5625      5212
dram[1]:       8694      8551      8354      8385      7367      7261      9165      8941     11111     11318      8980      8618      7728      7661      5298      5571
dram[2]:       8898      8599      8023      8191      7215      7118      8942      8873     11088     11260      8655      9061      7259      7336      5477      5267
dram[3]:       8527      8492      8446      8311      7114      7202      9073      8879     11169     10980      9123      8704      7323      7416      4961      5251
dram[4]:       8154      8591      8372      8444      7372      7290      8822      8701     11106     10525      8950      9045      7429      7333      7304      7099
dram[5]:       8963      8693      8299      8559      7348      7274      8939      8774     10851     10718      9019      9148      7362      7439      7420      7208
dram[6]:       8904      8871      8477      8790      7610      7542      8938      8811     10569     10849      9011      8951      7427      7467      7356      7359
dram[7]:       8981      8716      8558      8536      7272      7274      9205      8983     10761     10493      8999      9029      7515      7506      7213      7495
dram[8]:       8756      8852      8350      8368      7186      7420      8992      9074     10581     10698      9119      8927      8037      7745      7309      7251
dram[9]:       8633      8745      8453      8214      7149      7184      8954      9242     11263     11106      9028      8988      7734      7626      7202      7127
dram[10]:       8613      8744      8426      7889      7301      7377      8651      8786     11057     11020      9284      9246      7670      7703      7197      6175
maximum mf latency per bank:
dram[0]:     123947    123985    123866    123834     63171     63198    123810    123818    123498    123530    123739    123794    123475    123492    123269    123264
dram[1]:     123933    124000    123863    123837     63186     63199    123814    123825    123504    123535    123747    123668    123491    123487    123231    123258
dram[2]:     123931    124029    123848    123882     63179     63198    123826    123828    123510    123545    123640    123674    123499    123504    123173    123219
dram[3]:     123958    124009    123838    123869     63172     63191    123829    123822    123515    123532    123657    123658    123500    123507    123143    123186
dram[4]:     123940    124022    123806    123844     63184     63205    123785    123721    123516    123546    123628    123655    123489    123494    126650    126565
dram[5]:     123990    124074    123777    123896     63179     63192    123713    123713    123374    123420    123602    123617    123500    123455    126604    126584
dram[6]:     123996    124081    123858    123898     63171     63197    123811    123823    123462    123499    123589    123590    123315    123323    126595    126565
dram[7]:     123993    124064    123866    123898     63173     63187    123739    123749    123493    123506    123574    123607    123341    123388    126481    126471
dram[8]:     123988    124064    123839    123890     63178     63189    123828    123848    123604    123635    123586    123602    123379    123359    126471    126414
dram[9]:     123961    124040    123879    123893     63188     63207    123724    123747    123496    123533    123564    123571    123368    123410    126374    126381
dram[10]:     123968    124021    123879    123887     63200     63217    123823    123785    123593    123627    123752    123792    123409    123446    126308    126236
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2586854 n_nop=2528720 n_act=3321 n_pre=3305 n_req=16453 n_rd=28300 n_write=23208 bw_util=0.03982
n_activity=158848 dram_eff=0.6485
bk0: 1812a 2561524i bk1: 1808a 2559041i bk2: 1824a 2557774i bk3: 1824a 2556616i bk4: 1740a 2560144i bk5: 1740a 2558789i bk6: 1728a 2562205i bk7: 1728a 2561131i bk8: 1728a 2562604i bk9: 1728a 2560637i bk10: 1736a 2559817i bk11: 1736a 2559167i bk12: 1792a 2560447i bk13: 1792a 2559558i bk14: 1792a 2559527i bk15: 1792a 2558153i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.76861
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2586854 n_nop=2528753 n_act=3316 n_pre=3300 n_req=16433 n_rd=28304 n_write=23181 bw_util=0.03981
n_activity=158029 dram_eff=0.6516
bk0: 1808a 2561514i bk1: 1808a 2559646i bk2: 1824a 2557854i bk3: 1824a 2556380i bk4: 1740a 2560190i bk5: 1740a 2558030i bk6: 1728a 2561212i bk7: 1728a 2561241i bk8: 1728a 2562341i bk9: 1728a 2560334i bk10: 1740a 2559948i bk11: 1740a 2559371i bk12: 1792a 2559658i bk13: 1792a 2559721i bk14: 1792a 2558916i bk15: 1792a 2557996i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.778015
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2586854 n_nop=2528828 n_act=3247 n_pre=3231 n_req=16550 n_rd=28304 n_write=23244 bw_util=0.03985
n_activity=157952 dram_eff=0.6527
bk0: 1808a 2559836i bk1: 1808a 2558634i bk2: 1824a 2557363i bk3: 1824a 2556325i bk4: 1740a 2559683i bk5: 1740a 2558181i bk6: 1728a 2562773i bk7: 1728a 2560988i bk8: 1728a 2562672i bk9: 1728a 2562089i bk10: 1740a 2560067i bk11: 1740a 2558810i bk12: 1792a 2560784i bk13: 1792a 2560706i bk14: 1792a 2559867i bk15: 1792a 2557368i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.776621
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2586854 n_nop=2528762 n_act=3251 n_pre=3235 n_req=16614 n_rd=28296 n_write=23310 bw_util=0.0399
n_activity=157565 dram_eff=0.655
bk0: 1808a 2560105i bk1: 1808a 2559415i bk2: 1820a 2558239i bk3: 1820a 2557352i bk4: 1740a 2559567i bk5: 1740a 2558617i bk6: 1728a 2563170i bk7: 1728a 2561109i bk8: 1728a 2564148i bk9: 1728a 2561925i bk10: 1740a 2561381i bk11: 1740a 2560885i bk12: 1792a 2561040i bk13: 1792a 2559266i bk14: 1792a 2558901i bk15: 1792a 2557619i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.791844
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2586854 n_nop=2528704 n_act=3292 n_pre=3276 n_req=16566 n_rd=28300 n_write=23282 bw_util=0.03988
n_activity=156481 dram_eff=0.6593
bk0: 1808a 2560578i bk1: 1808a 2559676i bk2: 1820a 2558391i bk3: 1820a 2556843i bk4: 1740a 2559928i bk5: 1740a 2559603i bk6: 1728a 2561714i bk7: 1728a 2560547i bk8: 1728a 2561967i bk9: 1728a 2561741i bk10: 1740a 2562139i bk11: 1740a 2559159i bk12: 1792a 2561732i bk13: 1788a 2560344i bk14: 1796a 2558525i bk15: 1796a 2556412i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.789815
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2586854 n_nop=2528771 n_act=3340 n_pre=3324 n_req=16364 n_rd=28296 n_write=23123 bw_util=0.03975
n_activity=157514 dram_eff=0.6529
bk0: 1808a 2559414i bk1: 1808a 2559135i bk2: 1820a 2558164i bk3: 1820a 2556277i bk4: 1740a 2559771i bk5: 1740a 2559999i bk6: 1728a 2560696i bk7: 1728a 2560770i bk8: 1728a 2561619i bk9: 1728a 2559814i bk10: 1740a 2560491i bk11: 1740a 2558997i bk12: 1788a 2562625i bk13: 1788a 2560752i bk14: 1796a 2559053i bk15: 1796a 2556644i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.792885
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2586854 n_nop=2528850 n_act=3325 n_pre=3309 n_req=16279 n_rd=28296 n_write=23074 bw_util=0.03972
n_activity=157729 dram_eff=0.6514
bk0: 1808a 2560146i bk1: 1808a 2559124i bk2: 1820a 2558918i bk3: 1820a 2558488i bk4: 1740a 2560241i bk5: 1740a 2558128i bk6: 1728a 2561483i bk7: 1728a 2560667i bk8: 1728a 2560914i bk9: 1728a 2559633i bk10: 1740a 2559795i bk11: 1740a 2560041i bk12: 1788a 2561553i bk13: 1788a 2561355i bk14: 1796a 2558973i bk15: 1796a 2557220i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.780965
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2586854 n_nop=2528781 n_act=3318 n_pre=3302 n_req=16401 n_rd=28296 n_write=23157 bw_util=0.03978
n_activity=156867 dram_eff=0.656
bk0: 1812a 2559791i bk1: 1812a 2557729i bk2: 1820a 2557946i bk3: 1820a 2556489i bk4: 1740a 2560336i bk5: 1740a 2559124i bk6: 1728a 2561725i bk7: 1728a 2561282i bk8: 1728a 2560861i bk9: 1728a 2559457i bk10: 1740a 2559799i bk11: 1740a 2557968i bk12: 1788a 2561758i bk13: 1788a 2560690i bk14: 1792a 2558749i bk15: 1792a 2557857i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.77637
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2586854 n_nop=2528808 n_act=3269 n_pre=3253 n_req=16469 n_rd=28304 n_write=23220 bw_util=0.03984
n_activity=157494 dram_eff=0.6543
bk0: 1812a 2560786i bk1: 1812a 2559345i bk2: 1820a 2558920i bk3: 1820a 2557043i bk4: 1740a 2561987i bk5: 1740a 2559394i bk6: 1728a 2561258i bk7: 1728a 2561223i bk8: 1728a 2562277i bk9: 1728a 2560296i bk10: 1740a 2559319i bk11: 1740a 2557942i bk12: 1792a 2562073i bk13: 1792a 2559055i bk14: 1792a 2559101i bk15: 1792a 2557601i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.774231
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2586854 n_nop=2528847 n_act=3252 n_pre=3236 n_req=16503 n_rd=28304 n_write=23215 bw_util=0.03983
n_activity=158112 dram_eff=0.6517
bk0: 1812a 2559532i bk1: 1812a 2559325i bk2: 1820a 2557893i bk3: 1820a 2556285i bk4: 1740a 2558815i bk5: 1740a 2559170i bk6: 1728a 2564131i bk7: 1728a 2561075i bk8: 1728a 2561887i bk9: 1728a 2560135i bk10: 1740a 2558955i bk11: 1740a 2557606i bk12: 1792a 2561080i bk13: 1792a 2558588i bk14: 1792a 2559898i bk15: 1792a 2557691i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.777229
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2586854 n_nop=2528747 n_act=3272 n_pre=3256 n_req=16578 n_rd=28296 n_write=23283 bw_util=0.03988
n_activity=158310 dram_eff=0.6516
bk0: 1812a 2561329i bk1: 1812a 2558603i bk2: 1820a 2558398i bk3: 1820a 2556608i bk4: 1736a 2560114i bk5: 1736a 2558818i bk6: 1728a 2560502i bk7: 1728a 2561927i bk8: 1728a 2563577i bk9: 1728a 2561291i bk10: 1740a 2558749i bk11: 1740a 2558042i bk12: 1792a 2559589i bk13: 1792a 2558169i bk14: 1792a 2558518i bk15: 1792a 2557231i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.777153

========= L2 cache stats =========
L2_cache_bank[0]: Access = 18080, Miss = 3538, Miss_rate = 0.196, Pending_hits = 7514, Reservation_fails = 17
L2_cache_bank[1]: Access = 18054, Miss = 3537, Miss_rate = 0.196, Pending_hits = 7508, Reservation_fails = 9
L2_cache_bank[2]: Access = 18070, Miss = 3538, Miss_rate = 0.196, Pending_hits = 7561, Reservation_fails = 18
L2_cache_bank[3]: Access = 18071, Miss = 3538, Miss_rate = 0.196, Pending_hits = 7467, Reservation_fails = 12
L2_cache_bank[4]: Access = 18071, Miss = 3538, Miss_rate = 0.196, Pending_hits = 7590, Reservation_fails = 9
L2_cache_bank[5]: Access = 18063, Miss = 3538, Miss_rate = 0.196, Pending_hits = 7597, Reservation_fails = 18
L2_cache_bank[6]: Access = 18052, Miss = 3537, Miss_rate = 0.196, Pending_hits = 7588, Reservation_fails = 15
L2_cache_bank[7]: Access = 18052, Miss = 3537, Miss_rate = 0.196, Pending_hits = 7602, Reservation_fails = 12
L2_cache_bank[8]: Access = 18080, Miss = 3538, Miss_rate = 0.196, Pending_hits = 7628, Reservation_fails = 9
L2_cache_bank[9]: Access = 18078, Miss = 3537, Miss_rate = 0.196, Pending_hits = 7605, Reservation_fails = 9
L2_cache_bank[10]: Access = 18078, Miss = 3537, Miss_rate = 0.196, Pending_hits = 7433, Reservation_fails = 12
L2_cache_bank[11]: Access = 18076, Miss = 3537, Miss_rate = 0.196, Pending_hits = 7546, Reservation_fails = 14
L2_cache_bank[12]: Access = 18076, Miss = 3537, Miss_rate = 0.196, Pending_hits = 7478, Reservation_fails = 12
L2_cache_bank[13]: Access = 18078, Miss = 3537, Miss_rate = 0.196, Pending_hits = 7381, Reservation_fails = 12
L2_cache_bank[14]: Access = 18052, Miss = 3537, Miss_rate = 0.196, Pending_hits = 7530, Reservation_fails = 7
L2_cache_bank[15]: Access = 18054, Miss = 3537, Miss_rate = 0.196, Pending_hits = 7548, Reservation_fails = 12
L2_cache_bank[16]: Access = 18068, Miss = 3538, Miss_rate = 0.196, Pending_hits = 7596, Reservation_fails = 14
L2_cache_bank[17]: Access = 18068, Miss = 3538, Miss_rate = 0.196, Pending_hits = 7447, Reservation_fails = 14
L2_cache_bank[18]: Access = 18070, Miss = 3538, Miss_rate = 0.196, Pending_hits = 7514, Reservation_fails = 14
L2_cache_bank[19]: Access = 18062, Miss = 3538, Miss_rate = 0.196, Pending_hits = 7562, Reservation_fails = 16
L2_cache_bank[20]: Access = 18054, Miss = 3537, Miss_rate = 0.196, Pending_hits = 7611, Reservation_fails = 10
L2_cache_bank[21]: Access = 18052, Miss = 3537, Miss_rate = 0.196, Pending_hits = 7590, Reservation_fails = 14
L2_total_cache_accesses = 397459
L2_total_cache_misses = 77824
L2_total_cache_miss_rate = 0.1958
L2_total_cache_pending_hits = 165896
L2_total_cache_reservation_fails = 279
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9874
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 117084
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 73721
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 143835
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 48653
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 279
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 30
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 132
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 200679
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 196584
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.019
L2_cache_fill_port_util = 0.010

icnt_total_pkts_mem_to_simt=848692
icnt_total_pkts_simt_to_mem=823390
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 15.6871
	minimum = 6
	maximum = 542
Network latency average = 12.5071
	minimum = 6
	maximum = 542
Slowest packet = 410735
Flit latency average = 12.127
	minimum = 6
	maximum = 542
Slowest flit = 860274
Fragmentation average = 0.000495649
	minimum = 0
	maximum = 162
Injected packet rate average = 0.00570595
	minimum = 0.00499592 (at node 0)
	maximum = 0.00648895 (at node 28)
Accepted packet rate average = 0.00570595
	minimum = 0.00499592 (at node 0)
	maximum = 0.00648895 (at node 28)
Injected flit rate average = 0.0120023
	minimum = 0.0103314 (at node 0)
	maximum = 0.0138759 (at node 36)
Accepted flit rate average= 0.0120023
	minimum = 0.0106903 (at node 0)
	maximum = 0.0134394 (at node 46)
Injected packet length average = 2.10346
Accepted packet length average = 2.10346
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.6871 (1 samples)
	minimum = 6 (1 samples)
	maximum = 542 (1 samples)
Network latency average = 12.5071 (1 samples)
	minimum = 6 (1 samples)
	maximum = 542 (1 samples)
Flit latency average = 12.127 (1 samples)
	minimum = 6 (1 samples)
	maximum = 542 (1 samples)
Fragmentation average = 0.000495649 (1 samples)
	minimum = 0 (1 samples)
	maximum = 162 (1 samples)
Injected packet rate average = 0.00570595 (1 samples)
	minimum = 0.00499592 (1 samples)
	maximum = 0.00648895 (1 samples)
Accepted packet rate average = 0.00570595 (1 samples)
	minimum = 0.00499592 (1 samples)
	maximum = 0.00648895 (1 samples)
Injected flit rate average = 0.0120023 (1 samples)
	minimum = 0.0103314 (1 samples)
	maximum = 0.0138759 (1 samples)
Accepted flit rate average = 0.0120023 (1 samples)
	minimum = 0.0106903 (1 samples)
	maximum = 0.0134394 (1 samples)
Injected packet size average = 2.10346 (1 samples)
Accepted packet size average = 2.10346 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 30 min, 15 sec (1815 sec)
gpgpu_simulation_rate = 123907 (inst/sec)
gpgpu_simulation_rate = 889 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x402d51 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_' to stream 0, gridDim= (1,8191,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
Destroy streams for kernel 2: size 0
kernel_name = _Z24bpnn_adjust_weights_cudaPfiS_iS_S_ 
kernel_launch_uid = 2 
gpu_sim_cycle = 3638272
gpu_sim_insn = 113232736
gpu_ipc =      31.1227
gpu_tot_sim_cycle = 6654282
gpu_tot_sim_insn = 338124832
gpu_tot_ipc =      50.8131
gpu_tot_issued_cta = 16382
max_total_param_size = 0
gpu_stall_dramfull = 743370
gpu_stall_icnt2sh    = 546458
partiton_reqs_in_parallel = 79374561
partiton_reqs_in_parallel_total    = 30573111
partiton_level_parallism =      21.8166
partiton_level_parallism_total  =      16.5228
partiton_reqs_in_parallel_util = 79374561
partiton_reqs_in_parallel_util_total    = 30573111
gpu_sim_cycle_parition_util = 3635224
gpu_tot_sim_cycle_parition_util    = 1391006
partiton_level_parallism_util =      21.8348
partiton_level_parallism_util_total  =      21.8748
partiton_replys_in_parallel = 925702
partiton_replys_in_parallel_total    = 397459
L2_BW  =      24.1163 GB/Sec
L2_BW_total  =      18.8472 GB/Sec
gpu_total_sim_rate=37140

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6511856
	L1I_total_cache_misses = 6785
	L1I_total_cache_miss_rate = 0.0010
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 61201
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 589752
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0030
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 587960
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 6505071
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6785
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 61201
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 589752
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 6511856
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
9501, 8052, 8523, 8048, 9038, 8047, 8576, 8083, 9496, 8040, 8519, 8042, 9024, 8040, 8560, 8076, 9019, 7597, 8065, 7599, 8568, 7594, 8112, 7634, 8723, 7374, 7824, 7373, 8297, 7381, 7864, 7412, 8540, 7182, 7631, 7179, 8100, 7172, 7666, 7210, 8177, 6896, 7322, 6881, 7762, 6879, 7359, 6922, 8172, 6897, 7313, 6903, 7755, 6894, 7345, 6934, 7807, 6618, 7005, 6611, 7425, 6616, 7041, 6644, 
gpgpu_n_tot_thrd_icount = 397624640
gpgpu_n_tot_w_icount = 12425770
gpgpu_n_stall_shd_mem = 18139666
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 864154
gpgpu_n_mem_write_global = 458698
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 16906304
gpgpu_n_store_insn = 6421776
gpgpu_n_shmem_insn = 16644112
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 18872064
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 17878008
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 256772
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:30928358	W0_Idle:54643708	W0_Scoreboard:185255693	W1:0	W2:1048448	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:1351538	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:10025784
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6913232 {8:864154,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 40365424 {40:163823,72:98289,136:196586,}
traffic_breakdown_coretomem[INST_ACC_R] = 2248 {8:281,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 78470416 {40:303068,72:155625,136:405461,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3669584 {8:458698,}
traffic_breakdown_memtocore[INST_ACC_R] = 38216 {136:281,}
maxmrqlatency = 1006 
maxdqlatency = 0 
maxmflatency = 243789 
averagemflatency = 4210 
max_icnt2mem_latency = 243493 
max_icnt2sh_latency = 6654281 
mrq_lat_table:155679 	10421 	13678 	34637 	90137 	57069 	39202 	29987 	29245 	2583 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	608088 	217855 	275118 	75462 	38572 	12599 	11478 	31877 	33969 	9946 	7916 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	134807 	246182 	125169 	134472 	201746 	11256 	130565 	134024 	67376 	31631 	11335 	11006 	35260 	30482 	9936 	7914 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	460985 	277108 	115571 	10318 	193 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	2160 	22848 	79416 	92160 	92638 	169476 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	561 	425 	843 	183 	49 	29 	59 	98 	128 	93 	59 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        79        69       111        95        26        33        43        51        51        52        48        43        85        85        60        77 
dram[1]:        77        86        86        87        27        32        25        26        55        52        33        74        85        85        69        65 
dram[2]:        85        80       104       103        35        51        34        43        68        60        69        35        85        85        69        69 
dram[3]:        76        74        82       103        35        51        26        33        68        60        48        43        85        85        77        69 
dram[4]:        77        68       100        78        34        43        26        42        59        68        45        43        85        85        66        60 
dram[5]:        61        70        90        94        26        41        28        34        60        60        51        33        85        85        69        69 
dram[6]:        69        56        84        86        27        26        33        34        68        50        51        51        85        85        68        77 
dram[7]:        68        61        78        78        27        34        34        41        60        68        41        43        85        85        74        61 
dram[8]:        69        77        94        86        35        31        41        42        60        60        37        40       102       102        79        94 
dram[9]:        69        65        81        78        42        35        34        43        51        43        54        41        85        85        86        69 
dram[10]:        77        69        70        86        42        31        36        51        52        43        51        38        85        85        69        85 
maximum service time to same row:
dram[0]:    483788    494001    356026    355922    355829    355962    601083    610641    612482    606165    606258    608482    602741    608499    595706    596819 
dram[1]:    483787    483885    355935    356003    355963    355950    607748    612460    613035    611853    604445    606172    606089    606135    596861    597234 
dram[2]:    488834    484355    355938    355989    355970    355845    611389    602804    609631    613110    606199    603863    601479    606135    598579    604497 
dram[3]:    493902    483732    355912    355988    355968    355838    613157    607799    616073    613205    610794    601521    604988    600426    600011    599113 
dram[4]:    487360    487388    356023    355992    355885    355868    611970    608430    605133    612568    601519    604405    602176    357215    596755    595650 
dram[5]:    495063    493924    356027    355895    355870    355853    606895    600862    609096    610251    606180    601072    599373    600436    595744    595083 
dram[6]:    493932    493824    355930    356016    355885    355828    608351    610189    612468    605049    603335    358370    601043    602150    598586    597439 
dram[7]:    493926    493919    356053    355940    355905    355922    602651    603982    606210    607959    482070    602111    600992    605645    595151    595708 
dram[8]:    493912    495087    355935    356028    356011    355870    612535    612537    611922    606844    482033    358379    604559    601622    597972    596167 
dram[9]:    481976    493858    356563    356034    356342    355976    608380    607868    604117    602111    602135    480301    607302    599176    596759    595678 
dram[10]:    493960    494018    356035    355995    356376    355911    606846    612470    605632    614825    607325    609594    602622    602779    604635    596740 
average row accesses per activate:
dram[0]:  2.621083  2.618234  2.807769  2.773267  2.315118  2.490253  2.475862  2.575051  2.543412  2.528455  2.340909  2.348615  2.696663  2.695608  2.625837  2.673059 
dram[1]:  2.574766  2.637227  2.771685  2.868448  2.453321  2.492188  2.438169  2.503976  2.478175  2.511111  2.296296  2.376894  2.629960  2.670707  2.697292  2.688911 
dram[2]:  2.609108  2.719453  2.778875  2.789211  2.435946  2.561316  2.402474  2.569827  2.512538  2.578675  2.305785  2.398649  2.628713  2.641000  2.672147  2.824544 
dram[3]:  2.552680  2.669565  2.713592  2.737098  2.457416  2.483996  2.472277  2.593011  2.541877  2.484221  2.316869  2.337058  2.635643  2.667674  2.781529  2.706170 
dram[4]:  2.662252  2.586368  2.727977  2.727273  2.375000  2.466216  2.563895  2.635988  2.398086  2.524623  2.236937  2.309635  2.669355  2.638086  2.642857  2.686712 
dram[5]:  2.510036  2.617924  2.720232  2.712891  2.398313  2.405253  2.516550  2.591795  2.381592  2.422740  2.358025  2.352607  2.670051  2.733888  2.594286  2.570093 
dram[6]:  2.541590  2.594722  2.668582  2.688109  2.322314  2.380997  2.494538  2.611340  2.435122  2.463754  2.334583  2.421359  2.600592  2.623016  2.623327  2.696640 
dram[7]:  2.610954  2.559633  2.666027  2.724852  2.334247  2.401316  2.414190  2.538693  2.435421  2.550152  2.368774  2.392271  2.614625  2.697062  2.635407  2.587060 
dram[8]:  2.542202  2.659923  2.729228  2.734513  2.388993  2.420400  2.527472  2.605809  2.484159  2.585744  2.282949  2.326779  2.578897  2.735714  2.638113  2.754509 
dram[9]:  2.342017  2.661877  2.378541  2.740157  2.197256  2.381174  2.181347  2.482656  2.163652  2.543060  2.110827  2.281106  2.350088  2.649505  2.362069  2.650383 
dram[10]:  2.716780  2.650476  2.659615  2.744618  2.338235  2.371134  2.536246  2.618557  2.550152  2.630753  2.383799  2.369981  2.649158  2.692386  2.584976  2.683092 
average row locality = 462638/182085 = 2.540780
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1285      1284      1280      1280      1251      1251      1242      1242      1222      1222      1222      1222      1271      1271      1280      1280 
dram[1]:      1284      1284      1280      1280      1251      1251      1242      1242      1222      1222      1225      1225      1271      1271      1280      1280 
dram[2]:      1284      1284      1280      1280      1251      1251      1242      1242      1222      1222      1225      1225      1271      1271      1280      1280 
dram[3]:      1284      1284      1278      1278      1251      1251      1242      1242      1222      1222      1225      1225      1271      1271      1280      1280 
dram[4]:      1284      1284      1278      1278      1251      1251      1242      1242      1222      1222      1225      1225      1271      1270      1281      1281 
dram[5]:      1284      1284      1278      1278      1251      1251      1242      1242      1222      1221      1225      1225      1270      1270      1281      1281 
dram[6]:      1284      1284      1278      1278      1251      1251      1242      1242      1221      1221      1225      1225      1270      1270      1281      1281 
dram[7]:      1285      1285      1278      1278      1251      1251      1242      1242      1221      1221      1225      1225      1270      1270      1281      1281 
dram[8]:      1285      1285      1278      1278      1251      1251      1242      1242      1221      1221      1225      1225      1272      1272      1281      1281 
dram[9]:      1285      1285      1278      1278      1251      1251      1242      1241      1222      1221      1225      1225      1272      1272      1281      1280 
dram[10]:      1285      1285      1278      1278      1250      1250      1241      1241      1221      1221      1225      1225      1272      1272      1280      1280 
total reads: 221176
bank skew: 1285/1221 = 1.05
chip skew: 20110/20104 = 1.00
number of total write accesses:
dram[0]:      1475      1473      1539      1521      1291      1304      1271      1297      1268      1266      1250      1237      1396      1368      1464      1508 
dram[1]:      1471      1493      1500      1511      1298      1301      1262      1277      1276      1264      1255      1285      1380      1373      1509      1460 
dram[2]:      1466      1498      1535      1512      1297      1318      1283      1279      1283      1269      1286      1260      1384      1370      1483      1505 
dram[3]:      1478      1479      1517      1533      1317      1310      1255      1281      1297      1297      1261      1285      1391      1378      1521      1483 
dram[4]:      1530      1486      1540      1512      1295      1304      1286      1307      1284      1290      1258      1244      1377      1376      1457      1489 
dram[5]:      1467      1491      1532      1500      1308      1313      1267      1285      1262      1272      1258      1257      1360      1360      1443      1469 
dram[6]:      1466      1469      1508      1480      1278      1280      1270      1291      1275      1260      1266      1269      1367      1374      1463      1448 
dram[7]:      1480      1505      1500      1485      1305      1304      1276      1284      1268      1296      1248      1251      1376      1392      1473      1438 
dram[8]:      1486      1476      1514      1503      1310      1288      1288      1270      1288      1282      1252      1260      1392      1409      1460      1468 
dram[9]:      1502      1494      1493      1506      1311      1304      1284      1264      1290      1289      1251      1250      1393      1404      1459      1487 
dram[10]:      1516      1498      1488      1527      1294      1280      1313      1299      1296      1294      1247      1254      1401      1380      1473      1497 
total reads: 241462
bank skew: 1540/1237 = 1.24
chip skew: 22083/21764 = 1.01
average mf latency per bank:
dram[0]:      10959     10978     13346     13445     14824     14743     14436     14238     12143     12089     11089     11122      8748      8876      8475      8261
dram[1]:      11025     10921     13612     13490     14827     14785     14395     14198     11863     12068     11139     11036      8828      8716      8312      8432
dram[2]:      10977     10787     13402     13467     14768     14763     14215     14164     11924     11979     10977     11050      8581      8575      8387      8318
dram[3]:      10802     10830     13804     13688     14646     14546     14359     14212     11969     11896     10991     10841      8566      8622      8155      8329
dram[4]:      10720     10902     13573     13656     14791     14749     14208     13948     12078     11789     11007     11005      8598      8515      9254      9161
dram[5]:      11090     10918     13561     13813     14828     14796     14200     14155     11979     11821     10984     10968      8519      8600      9349      9226
dram[6]:      11171     11224     13753     13830     14999     14930     14180     14115     11804     12013     10983     10927      8641      8619      9282      9333
dram[7]:      11300     11101     13787     13825     14825     14903     14244     14090     12008     11981     10953     10992      8600      8521      9249      9360
dram[8]:      11089     11196     13885     13835     14797     14911     14236     14242     11835     11837     10960     10902      8822      8729      9270      9234
dram[9]:      11710     11296     14311     13803     15349     14980     14608     14235     61491     12165     11455     11016      9303      8737      9792      9238
dram[10]:      11086     11070     13789     13476     15060     15101     13796     13920     12131     11978     11291     11168      8544      8561      9227      8741
maximum mf latency per bank:
dram[0]:     153659    153660    242884    242917    153664    153673    153676    153691    153671    153679    153665    153666    153664    153665    153645    153651
dram[1]:     153662    153672    243761    243786    153673    153678    153675    153670    153662    153674    153667    153667    153686    153666    153651    153653
dram[2]:     153657    153659    243732    243782    153662    153675    153667    153677    153668    153675    153654    153659    153667    153673    153662    153653
dram[3]:     153657    153657    243744    243773    153673    153671    153667    153676    153665    153680    153656    153663    153666    153666    153652    153657
dram[4]:     153661    153661    243748    243789    153667    153678    153670    153667    153683    153676    153658    153662    153659    153662    153650    153658
dram[5]:     153664    153654    243597    243446    153684    153670    153671    153664    153671    153673    153657    153658    153661    153674    153651    153645
dram[6]:     153657    153657    243500    243527    153661    153688    153666    153669    153667    153670    153670    153666    153672    153670    153650    153663
dram[7]:     153659    153661    243507    243680    153684    153693    153667    153671    153665    153669    153661    153659    153659    153680    153641    153656
dram[8]:     153655    153658    243486    243510    153667    153675    153672    153675    153667    153667    153678    153678    153670    153679    153648    153642
dram[9]:     153655    153669    242952    242937    153674    153669    153671    153664    153677    153666    153669    153667    153668    153668    153650    153652
dram[10]:     153656    153658    242954    242904    153663    153666    153671    153666    153667    153682    153655    153662    153666    153683    153657    153669
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9342591 n_nop=9156043 n_act=16368 n_pre=16352 n_req=42033 n_rd=80420 n_write=73408 bw_util=0.03293
n_activity=516497 dram_eff=0.5957
bk0: 5140a 9255344i bk1: 5136a 9250301i bk2: 5120a 9252946i bk3: 5120a 9248759i bk4: 5004a 9250429i bk5: 5004a 9249356i bk6: 4968a 9258715i bk7: 4968a 9255515i bk8: 4888a 9256819i bk9: 4888a 9253119i bk10: 4888a 9254274i bk11: 4888a 9250205i bk12: 5084a 9250808i bk13: 5084a 9249758i bk14: 5120a 9248920i bk15: 5120a 9245318i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.463714
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9342591 n_nop=9155994 n_act=16380 n_pre=16364 n_req=42025 n_rd=80440 n_write=73413 bw_util=0.03294
n_activity=517259 dram_eff=0.5949
bk0: 5136a 9254540i bk1: 5136a 9250605i bk2: 5120a 9253483i bk3: 5120a 9250834i bk4: 5004a 9254216i bk5: 5004a 9249105i bk6: 4968a 9256608i bk7: 4968a 9255163i bk8: 4888a 9256909i bk9: 4888a 9254012i bk10: 4900a 9251974i bk11: 4900a 9251941i bk12: 5084a 9250015i bk13: 5084a 9249908i bk14: 5120a 9249853i bk15: 5120a 9247886i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.469333
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9342591 n_nop=9156127 n_act=16290 n_pre=16274 n_req=42138 n_rd=80440 n_write=73460 bw_util=0.03295
n_activity=517106 dram_eff=0.5952
bk0: 5136a 9253321i bk1: 5136a 9251652i bk2: 5120a 9251417i bk3: 5120a 9248341i bk4: 5004a 9251483i bk5: 5004a 9250593i bk6: 4968a 9258192i bk7: 4968a 9256683i bk8: 4888a 9258262i bk9: 4888a 9254841i bk10: 4900a 9254126i bk11: 4900a 9252427i bk12: 5084a 9250936i bk13: 5084a 9251773i bk14: 5120a 9249272i bk15: 5120a 9246327i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.468084
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9342591 n_nop=9155869 n_act=16416 n_pre=16400 n_req=42189 n_rd=80424 n_write=73482 bw_util=0.03295
n_activity=516779 dram_eff=0.5956
bk0: 5136a 9253378i bk1: 5136a 9250893i bk2: 5112a 9251574i bk3: 5112a 9248092i bk4: 5004a 9253623i bk5: 5004a 9250614i bk6: 4968a 9260106i bk7: 4968a 9256404i bk8: 4888a 9257210i bk9: 4888a 9253877i bk10: 4900a 9255307i bk11: 4900a 9251026i bk12: 5084a 9253122i bk13: 5084a 9248551i bk14: 5120a 9249086i bk15: 5120a 9245382i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.468571
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9342591 n_nop=9155669 n_act=16526 n_pre=16510 n_req=42142 n_rd=80428 n_write=73458 bw_util=0.03294
n_activity=520205 dram_eff=0.5916
bk0: 5136a 9253855i bk1: 5136a 9250759i bk2: 5112a 9252192i bk3: 5112a 9250839i bk4: 5004a 9253147i bk5: 5004a 9252271i bk6: 4968a 9259086i bk7: 4968a 9257586i bk8: 4888a 9257148i bk9: 4888a 9257016i bk10: 4900a 9254864i bk11: 4900a 9252582i bk12: 5084a 9254684i bk13: 5080a 9250880i bk14: 5124a 9249627i bk15: 5124a 9246114i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.466605
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9342591 n_nop=9155718 n_act=16565 n_pre=16549 n_req=41949 n_rd=80420 n_write=73339 bw_util=0.03292
n_activity=522066 dram_eff=0.589
bk0: 5136a 9251960i bk1: 5136a 9251449i bk2: 5112a 9251608i bk3: 5112a 9247609i bk4: 5004a 9252222i bk5: 5004a 9251074i bk6: 4968a 9259212i bk7: 4968a 9258258i bk8: 4888a 9257667i bk9: 4884a 9253350i bk10: 4900a 9257294i bk11: 4900a 9252484i bk12: 5080a 9255722i bk13: 5080a 9252290i bk14: 5124a 9247812i bk15: 5124a 9243938i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.465615
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9342591 n_nop=9155779 n_act=16551 n_pre=16535 n_req=41868 n_rd=80416 n_write=73310 bw_util=0.03291
n_activity=518078 dram_eff=0.5934
bk0: 5136a 9254534i bk1: 5136a 9250682i bk2: 5112a 9253722i bk3: 5112a 9250426i bk4: 5004a 9252663i bk5: 5004a 9247717i bk6: 4968a 9257416i bk7: 4968a 9257051i bk8: 4884a 9257790i bk9: 4884a 9252208i bk10: 4900a 9253515i bk11: 4900a 9252344i bk12: 5080a 9252909i bk13: 5080a 9251128i bk14: 5124a 9248945i bk15: 5124a 9245917i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.466009
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9342591 n_nop=9155640 n_act=16585 n_pre=16569 n_req=41987 n_rd=80424 n_write=73373 bw_util=0.03292
n_activity=518158 dram_eff=0.5936
bk0: 5140a 9253799i bk1: 5140a 9249296i bk2: 5112a 9252527i bk3: 5112a 9249672i bk4: 5004a 9253144i bk5: 5004a 9251048i bk6: 4968a 9258521i bk7: 4968a 9256634i bk8: 4884a 9257284i bk9: 4884a 9255019i bk10: 4900a 9255106i bk11: 4900a 9251401i bk12: 5080a 9254094i bk13: 5080a 9251438i bk14: 5124a 9248303i bk15: 5124a 9245836i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.463145
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9342591 n_nop=9155865 n_act=16435 n_pre=16419 n_req=42056 n_rd=80440 n_write=73432 bw_util=0.03294
n_activity=519927 dram_eff=0.5919
bk0: 5140a 9253922i bk1: 5140a 9251130i bk2: 5112a 9252884i bk3: 5112a 9250430i bk4: 5004a 9254843i bk5: 5004a 9250160i bk6: 4968a 9258563i bk7: 4968a 9257118i bk8: 4884a 9256874i bk9: 4884a 9255357i bk10: 4900a 9252325i bk11: 4900a 9249413i bk12: 5088a 9252740i bk13: 5088a 9250045i bk14: 5124a 9249912i bk15: 5124a 9249044i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.462563
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9342591 n_nop=9153590 n_act=17575 n_pre=17559 n_req=42090 n_rd=80436 n_write=73431 bw_util=0.03294
n_activity=662753 dram_eff=0.4643
bk0: 5140a 9258251i bk1: 5140a 9258016i bk2: 5112a 9257458i bk3: 5112a 9255989i bk4: 5004a 9257348i bk5: 5004a 9258091i bk6: 4968a 9264036i bk7: 4964a 9262881i bk8: 4888a 9261424i bk9: 4884a 9261125i bk10: 4900a 9257924i bk11: 4900a 9255286i bk12: 5088a 9257781i bk13: 5088a 9256263i bk14: 5124a 9256120i bk15: 5120a 9253748i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.424535
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9342591 n_nop=9155906 n_act=16395 n_pre=16379 n_req=42161 n_rd=80416 n_write=73495 bw_util=0.03295
n_activity=516535 dram_eff=0.5959
bk0: 5140a 9254842i bk1: 5140a 9249148i bk2: 5112a 9251704i bk3: 5112a 9249149i bk4: 5000a 9251995i bk5: 5000a 9248665i bk6: 4964a 9256864i bk7: 4964a 9254999i bk8: 4884a 9258258i bk9: 4884a 9255938i bk10: 4900a 9252195i bk11: 4900a 9249581i bk12: 5088a 9250766i bk13: 5088a 9246953i bk14: 5120a 9249804i bk15: 5120a 9246675i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.467992

========= L2 cache stats =========
L2_cache_bank[0]: Access = 54185, Miss = 10053, Miss_rate = 0.186, Pending_hits = 9752, Reservation_fails = 17
L2_cache_bank[1]: Access = 54160, Miss = 10052, Miss_rate = 0.186, Pending_hits = 9743, Reservation_fails = 9
L2_cache_bank[2]: Access = 54214, Miss = 10055, Miss_rate = 0.185, Pending_hits = 9850, Reservation_fails = 18
L2_cache_bank[3]: Access = 54219, Miss = 10055, Miss_rate = 0.185, Pending_hits = 9779, Reservation_fails = 12
L2_cache_bank[4]: Access = 54216, Miss = 10055, Miss_rate = 0.185, Pending_hits = 9874, Reservation_fails = 9
L2_cache_bank[5]: Access = 54192, Miss = 10055, Miss_rate = 0.186, Pending_hits = 9907, Reservation_fails = 18
L2_cache_bank[6]: Access = 54166, Miss = 10053, Miss_rate = 0.186, Pending_hits = 9868, Reservation_fails = 15
L2_cache_bank[7]: Access = 54166, Miss = 10053, Miss_rate = 0.186, Pending_hits = 9884, Reservation_fails = 12
L2_cache_bank[8]: Access = 54192, Miss = 10054, Miss_rate = 0.186, Pending_hits = 9971, Reservation_fails = 9
L2_cache_bank[9]: Access = 54187, Miss = 10053, Miss_rate = 0.186, Pending_hits = 9900, Reservation_fails = 9
L2_cache_bank[10]: Access = 54187, Miss = 10053, Miss_rate = 0.186, Pending_hits = 9685, Reservation_fails = 12
L2_cache_bank[11]: Access = 54186, Miss = 10052, Miss_rate = 0.186, Pending_hits = 9859, Reservation_fails = 14
L2_cache_bank[12]: Access = 54186, Miss = 10052, Miss_rate = 0.186, Pending_hits = 9750, Reservation_fails = 12
L2_cache_bank[13]: Access = 54186, Miss = 10052, Miss_rate = 0.186, Pending_hits = 9676, Reservation_fails = 12
L2_cache_bank[14]: Access = 54188, Miss = 10053, Miss_rate = 0.186, Pending_hits = 9826, Reservation_fails = 7
L2_cache_bank[15]: Access = 54192, Miss = 10053, Miss_rate = 0.186, Pending_hits = 9787, Reservation_fails = 12
L2_cache_bank[16]: Access = 54207, Miss = 10055, Miss_rate = 0.185, Pending_hits = 9833, Reservation_fails = 14
L2_cache_bank[17]: Access = 54180, Miss = 10055, Miss_rate = 0.186, Pending_hits = 9668, Reservation_fails = 14
L2_cache_bank[18]: Access = 185265, Miss = 10056, Miss_rate = 0.054, Pending_hits = 9471, Reservation_fails = 14
L2_cache_bank[19]: Access = 54168, Miss = 10053, Miss_rate = 0.186, Pending_hits = 9718, Reservation_fails = 16
L2_cache_bank[20]: Access = 54162, Miss = 10052, Miss_rate = 0.186, Pending_hits = 9807, Reservation_fails = 10
L2_cache_bank[21]: Access = 54157, Miss = 10052, Miss_rate = 0.186, Pending_hits = 9800, Reservation_fails = 14
L2_total_cache_accesses = 1323161
L2_total_cache_misses = 221176
L2_total_cache_miss_rate = 0.1672
L2_total_cache_pending_hits = 215408
L2_total_cache_reservation_fails = 279
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 480549
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 166537
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 217068
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 405949
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 48653
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 279
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 79
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 191
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 11
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 864154
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 458698
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 281
L2_cache_data_port_util = 0.028
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=3560503
icnt_total_pkts_simt_to_mem=2469906
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 231.211
	minimum = 6
	maximum = 5463
Network latency average = 129.836
	minimum = 6
	maximum = 3027
Slowest packet = 795367
Flit latency average = 79.029
	minimum = 6
	maximum = 3027
Slowest flit = 1672643
Fragmentation average = 0.0859434
	minimum = 0
	maximum = 963
Injected packet rate average = 0.00508869
	minimum = 0.00445074 (at node 2)
	maximum = 0.0229773 (at node 46)
Accepted packet rate average = 0.00508869
	minimum = 0.00445074 (at node 2)
	maximum = 0.0229773 (at node 46)
Injected flit rate average = 0.0119791
	minimum = 0.00790815 (at node 2)
	maximum = 0.102915 (at node 46)
Accepted flit rate average= 0.0119791
	minimum = 0.00946384 (at node 28)
	maximum = 0.0274795 (at node 46)
Injected packet length average = 2.35407
Accepted packet length average = 2.35407
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 123.449 (2 samples)
	minimum = 6 (2 samples)
	maximum = 3002.5 (2 samples)
Network latency average = 71.1717 (2 samples)
	minimum = 6 (2 samples)
	maximum = 1784.5 (2 samples)
Flit latency average = 45.578 (2 samples)
	minimum = 6 (2 samples)
	maximum = 1784.5 (2 samples)
Fragmentation average = 0.0432195 (2 samples)
	minimum = 0 (2 samples)
	maximum = 562.5 (2 samples)
Injected packet rate average = 0.00539732 (2 samples)
	minimum = 0.00472333 (2 samples)
	maximum = 0.0147331 (2 samples)
Accepted packet rate average = 0.00539732 (2 samples)
	minimum = 0.00472333 (2 samples)
	maximum = 0.0147331 (2 samples)
Injected flit rate average = 0.0119907 (2 samples)
	minimum = 0.00911975 (2 samples)
	maximum = 0.0583952 (2 samples)
Accepted flit rate average = 0.0119907 (2 samples)
	minimum = 0.010077 (2 samples)
	maximum = 0.0204595 (2 samples)
Injected packet size average = 2.2216 (2 samples)
Accepted packet size average = 2.2216 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 31 min, 44 sec (9104 sec)
gpgpu_simulation_rate = 37140 (inst/sec)
gpgpu_simulation_rate = 730 (cycle/sec)
Training done
========================================UVM statistics==============================
========================================TLB statistics(access)==============================
Shader0: Tlb_access: 46765 Tlb_hit: 34174 Tlb_miss: 12591 Tlb_hit_rate: 0.730760
Shader1: Tlb_access: 47038 Tlb_hit: 34540 Tlb_miss: 12498 Tlb_hit_rate: 0.734300
Shader2: Tlb_access: 46599 Tlb_hit: 34242 Tlb_miss: 12357 Tlb_hit_rate: 0.734823
Shader3: Tlb_access: 46986 Tlb_hit: 34541 Tlb_miss: 12445 Tlb_hit_rate: 0.735134
Shader4: Tlb_access: 47598 Tlb_hit: 35059 Tlb_miss: 12539 Tlb_hit_rate: 0.736565
Shader5: Tlb_access: 47681 Tlb_hit: 34947 Tlb_miss: 12734 Tlb_hit_rate: 0.732933
Shader6: Tlb_access: 47206 Tlb_hit: 34744 Tlb_miss: 12462 Tlb_hit_rate: 0.736008
Shader7: Tlb_access: 47813 Tlb_hit: 35272 Tlb_miss: 12541 Tlb_hit_rate: 0.737707
Shader8: Tlb_access: 46815 Tlb_hit: 34348 Tlb_miss: 12467 Tlb_hit_rate: 0.733696
Shader9: Tlb_access: 47398 Tlb_hit: 34879 Tlb_miss: 12519 Tlb_hit_rate: 0.735875
Shader10: Tlb_access: 47242 Tlb_hit: 34686 Tlb_miss: 12556 Tlb_hit_rate: 0.734220
Shader11: Tlb_access: 47031 Tlb_hit: 34646 Tlb_miss: 12385 Tlb_hit_rate: 0.736663
Shader12: Tlb_access: 47200 Tlb_hit: 34526 Tlb_miss: 12674 Tlb_hit_rate: 0.731483
Shader13: Tlb_access: 47482 Tlb_hit: 34884 Tlb_miss: 12598 Tlb_hit_rate: 0.734678
Shader14: Tlb_access: 47189 Tlb_hit: 34530 Tlb_miss: 12659 Tlb_hit_rate: 0.731738
Shader15: Tlb_access: 46932 Tlb_hit: 34200 Tlb_miss: 12732 Tlb_hit_rate: 0.728714
Shader16: Tlb_access: 47660 Tlb_hit: 34988 Tlb_miss: 12672 Tlb_hit_rate: 0.734117
Shader17: Tlb_access: 46866 Tlb_hit: 34339 Tlb_miss: 12527 Tlb_hit_rate: 0.732706
Shader18: Tlb_access: 47120 Tlb_hit: 34481 Tlb_miss: 12639 Tlb_hit_rate: 0.731770
Shader19: Tlb_access: 47245 Tlb_hit: 34573 Tlb_miss: 12672 Tlb_hit_rate: 0.731781
Shader20: Tlb_access: 46871 Tlb_hit: 34528 Tlb_miss: 12343 Tlb_hit_rate: 0.736660
Shader21: Tlb_access: 47658 Tlb_hit: 35120 Tlb_miss: 12538 Tlb_hit_rate: 0.736917
Shader22: Tlb_access: 47796 Tlb_hit: 35067 Tlb_miss: 12729 Tlb_hit_rate: 0.733681
Shader23: Tlb_access: 47527 Tlb_hit: 34863 Tlb_miss: 12664 Tlb_hit_rate: 0.733541
Shader24: Tlb_access: 47094 Tlb_hit: 34482 Tlb_miss: 12612 Tlb_hit_rate: 0.732195
Shader25: Tlb_access: 47109 Tlb_hit: 34610 Tlb_miss: 12499 Tlb_hit_rate: 0.734679
Shader26: Tlb_access: 47469 Tlb_hit: 34749 Tlb_miss: 12720 Tlb_hit_rate: 0.732036
Shader27: Tlb_access: 47462 Tlb_hit: 34771 Tlb_miss: 12691 Tlb_hit_rate: 0.732607
Tlb_tot_access: 1322852 Tlb_tot_hit: 970789, Tlb_tot_miss: 352063, Tlb_tot_hit_rate: 0.733861
========================================TLB statistics(validate)==============================
Shader0: Tlb_validate: 1315 Tlb_invalidate: 1199 Tlb_evict: 0 Tlb_page_evict: 1199
Shader1: Tlb_validate: 1298 Tlb_invalidate: 1183 Tlb_evict: 0 Tlb_page_evict: 1183
Shader2: Tlb_validate: 1320 Tlb_invalidate: 1204 Tlb_evict: 0 Tlb_page_evict: 1204
Shader3: Tlb_validate: 1342 Tlb_invalidate: 1226 Tlb_evict: 0 Tlb_page_evict: 1226
Shader4: Tlb_validate: 1345 Tlb_invalidate: 1229 Tlb_evict: 0 Tlb_page_evict: 1229
Shader5: Tlb_validate: 1343 Tlb_invalidate: 1227 Tlb_evict: 0 Tlb_page_evict: 1227
Shader6: Tlb_validate: 1348 Tlb_invalidate: 1232 Tlb_evict: 0 Tlb_page_evict: 1232
Shader7: Tlb_validate: 1324 Tlb_invalidate: 1208 Tlb_evict: 0 Tlb_page_evict: 1208
Shader8: Tlb_validate: 1314 Tlb_invalidate: 1198 Tlb_evict: 0 Tlb_page_evict: 1198
Shader9: Tlb_validate: 1345 Tlb_invalidate: 1229 Tlb_evict: 0 Tlb_page_evict: 1229
Shader10: Tlb_validate: 1343 Tlb_invalidate: 1227 Tlb_evict: 0 Tlb_page_evict: 1227
Shader11: Tlb_validate: 1315 Tlb_invalidate: 1199 Tlb_evict: 0 Tlb_page_evict: 1199
Shader12: Tlb_validate: 1338 Tlb_invalidate: 1222 Tlb_evict: 0 Tlb_page_evict: 1222
Shader13: Tlb_validate: 1329 Tlb_invalidate: 1213 Tlb_evict: 0 Tlb_page_evict: 1213
Shader14: Tlb_validate: 1349 Tlb_invalidate: 1233 Tlb_evict: 0 Tlb_page_evict: 1233
Shader15: Tlb_validate: 1309 Tlb_invalidate: 1193 Tlb_evict: 0 Tlb_page_evict: 1193
Shader16: Tlb_validate: 1355 Tlb_invalidate: 1239 Tlb_evict: 0 Tlb_page_evict: 1239
Shader17: Tlb_validate: 1317 Tlb_invalidate: 1201 Tlb_evict: 0 Tlb_page_evict: 1201
Shader18: Tlb_validate: 1353 Tlb_invalidate: 1237 Tlb_evict: 0 Tlb_page_evict: 1237
Shader19: Tlb_validate: 1318 Tlb_invalidate: 1202 Tlb_evict: 0 Tlb_page_evict: 1202
Shader20: Tlb_validate: 1313 Tlb_invalidate: 1197 Tlb_evict: 0 Tlb_page_evict: 1197
Shader21: Tlb_validate: 1318 Tlb_invalidate: 1202 Tlb_evict: 0 Tlb_page_evict: 1202
Shader22: Tlb_validate: 1340 Tlb_invalidate: 1224 Tlb_evict: 0 Tlb_page_evict: 1224
Shader23: Tlb_validate: 1290 Tlb_invalidate: 1174 Tlb_evict: 0 Tlb_page_evict: 1174
Shader24: Tlb_validate: 1328 Tlb_invalidate: 1212 Tlb_evict: 0 Tlb_page_evict: 1212
Shader25: Tlb_validate: 1341 Tlb_invalidate: 1225 Tlb_evict: 0 Tlb_page_evict: 1225
Shader26: Tlb_validate: 1342 Tlb_invalidate: 1226 Tlb_evict: 0 Tlb_page_evict: 1226
Shader27: Tlb_validate: 1326 Tlb_invalidate: 1210 Tlb_evict: 0 Tlb_page_evict: 1210
Tlb_tot_valiate: 37218 Tlb_invalidate: 33971, Tlb_tot_evict: 0, Tlb_tot_evict page: 33971
========================================TLB statistics(thrashing)==============================
Shader0: Total 0
Shader1: Total 0
Shader2: Total 0
Shader3: Total 0
Shader4: Total 0
Shader5: Total 0
Shader6: Total 0
Shader7: Total 0
Shader8: Total 0
Shader9: Total 0
Shader10: Total 0
Shader11: Total 0
Shader12: Total 0
Shader13: Total 0
Shader14: Total 0
Shader15: Total 0
Shader16: Total 0
Shader17: Total 0
Shader18: Total 0
Shader19: Total 0
Shader20: Total 0
Shader21: Total 0
Shader22: Total 0
Shader23: Total 0
Shader24: Total 0
Shader25: Total 0
Shader26: Total 0
Shader27: Total 0
Tlb_tot_thrash: 0
========================================Page fault statistics==============================
Shader0: Page_table_access:12591 Page_hit: 9024 Page_miss: 3567 Page_hit_rate: 0.716702
Shader1: Page_table_access:12498 Page_hit: 8925 Page_miss: 3573 Page_hit_rate: 0.714114
Shader2: Page_table_access:12357 Page_hit: 8637 Page_miss: 3720 Page_hit_rate: 0.698956
Shader3: Page_table_access:12445 Page_hit: 8756 Page_miss: 3689 Page_hit_rate: 0.703576
Shader4: Page_table_access:12539 Page_hit: 8899 Page_miss: 3640 Page_hit_rate: 0.709706
Shader5: Page_table_access:12734 Page_hit: 8958 Page_miss: 3776 Page_hit_rate: 0.703471
Shader6: Page_table_access:12462 Page_hit: 8666 Page_miss: 3796 Page_hit_rate: 0.695394
Shader7: Page_table_access:12541 Page_hit: 8764 Page_miss: 3777 Page_hit_rate: 0.698828
Shader8: Page_table_access:12467 Page_hit: 8627 Page_miss: 3840 Page_hit_rate: 0.691987
Shader9: Page_table_access:12519 Page_hit: 8724 Page_miss: 3795 Page_hit_rate: 0.696861
Shader10: Page_table_access:12556 Page_hit: 8696 Page_miss: 3860 Page_hit_rate: 0.692577
Shader11: Page_table_access:12385 Page_hit: 8566 Page_miss: 3819 Page_hit_rate: 0.691643
Shader12: Page_table_access:12674 Page_hit: 8749 Page_miss: 3925 Page_hit_rate: 0.690311
Shader13: Page_table_access:12598 Page_hit: 8843 Page_miss: 3755 Page_hit_rate: 0.701937
Shader14: Page_table_access:12659 Page_hit: 8747 Page_miss: 3912 Page_hit_rate: 0.690971
Shader15: Page_table_access:12732 Page_hit: 8788 Page_miss: 3944 Page_hit_rate: 0.690229
Shader16: Page_table_access:12672 Page_hit: 9103 Page_miss: 3569 Page_hit_rate: 0.718355
Shader17: Page_table_access:12527 Page_hit: 8558 Page_miss: 3969 Page_hit_rate: 0.683164
Shader18: Page_table_access:12639 Page_hit: 8705 Page_miss: 3934 Page_hit_rate: 0.688741
Shader19: Page_table_access:12672 Page_hit: 8657 Page_miss: 4015 Page_hit_rate: 0.683160
Shader20: Page_table_access:12343 Page_hit: 8472 Page_miss: 3871 Page_hit_rate: 0.686381
Shader21: Page_table_access:12538 Page_hit: 8742 Page_miss: 3796 Page_hit_rate: 0.697240
Shader22: Page_table_access:12729 Page_hit: 8799 Page_miss: 3930 Page_hit_rate: 0.691256
Shader23: Page_table_access:12664 Page_hit: 8949 Page_miss: 3715 Page_hit_rate: 0.706649
Shader24: Page_table_access:12612 Page_hit: 8843 Page_miss: 3769 Page_hit_rate: 0.701158
Shader25: Page_table_access:12499 Page_hit: 8647 Page_miss: 3852 Page_hit_rate: 0.691815
Shader26: Page_table_access:12720 Page_hit: 8863 Page_miss: 3857 Page_hit_rate: 0.696777
Shader27: Page_table_access:12691 Page_hit: 8808 Page_miss: 3883 Page_hit_rate: 0.694035
Page_table_tot_access: 352063 Page_tot_hit: 245515, Page_tot_miss 106548, Page_tot_hit_rate: 0.697361 Page_tot_fault: 347 Page_tot_pending: 106201
Total_memory_access_page_fault: 347, Average_latency: 5362525.500000
========================================Page thrashing statistics==============================
Page_validate: 6800 Page_evict_dirty: 452 Page_evict_not_dirty: 33
Page_tot_thrash: 0
========================================Memory access statistics==============================
========================================Prefetch statistics==============================
Tot_page_hit: 0, Tot_page_miss: 0, Tot_page_fault: 0
Avg_page_latency: 0.000000, Avg_prefetch_size: -nan, Avg_prefetch_latency: 0.000000
========================================Rdma statistics==============================
dma_read: 0
dma_migration_read 0
dma_migration_write 0
========================================PCI-e statistics==============================
Pcie_read_utilization: 0.622398
[0-25]: 0.197925, [26-50]: 0.027063, [51-75]: 0.775012, [76-100]: 0.000000
Pcie_write_utilization: 0.135976
[0-25]: 1.000000, [26-50]: 0.000000, [51-75]: 0.000000, [76-100]: 0.000000
F:   222150----T:  1615289 	 	 	 Kl: 1 	 Sm: 0 	 T: kernel_launch(940.674561)
F:   223063----T:   225668 	 St: c0000000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   225668----T:   233908 	 St: c0001000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   233908----T:   237720 	 St: c00d0000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:   237720----T:   244132 	 St: c00d5000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:   244132----T:   246737 	 St: c00e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   246737----T:   254977 	 St: c00e1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   254977----T:   258407 	 St: c00f0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   258407----T:   272697 	 St: c00f4000 Sz: 114688 	 Sm: 0 	 T: memcpy_h2d(9.648886)
F:   272697----T:   275302 	 St: c1a80000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   275302----T:   283542 	 St: c1a81000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   284267----T:   287697 	 St: c0110000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   287697----T:   317009 	 St: c0114000 Sz: 245760 	 Sm: 0 	 T: memcpy_h2d(19.792032)
F:   320879----T:   323484 	 St: c0150000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   323484----T:   384320 	 St: c0151000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F:   393154----T:   395759 	 St: c01d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   395759----T:   516848 	 St: c01d1000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F:   516848----T:   519453 	 St: c0010000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   519453----T:   527693 	 St: c0011000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   527693----T:   530298 	 St: c1a90000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   530298----T:   538538 	 St: c1a91000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   554827----T:   557432 	 St: c02d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   557432----T:   565672 	 St: c02d1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   566190----T:   568795 	 St: c0020000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   568795----T:   584490 	 St: c0021000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F:   584490----T:   587920 	 St: c02e0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   587920----T:   594785 	 St: c02e4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:   594785----T:   598597 	 St: c02f0000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:   598597----T:   601397 	 St: c02f5000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   601397----T:   614285 	 St: c02f7000 Sz: 102400 	 Sm: 0 	 T: memcpy_h2d(8.702229)
F:   614285----T:   616890 	 St: c1aa0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   616890----T:   632585 	 St: c1aa1000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F:   633349----T:   636149 	 St: c0310000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   636149----T:   666402 	 St: c0312000 Sz: 253952 	 Sm: 0 	 T: memcpy_h2d(20.427414)
F:   670363----T:   672968 	 St: c0350000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   672968----T:   733804 	 St: c0351000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F:   742508----T:   745308 	 St: c03d0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   745308----T:   865926 	 St: c03d2000 Sz: 1040384 	 Sm: 0 	 T: memcpy_h2d(81.443619)
F:   884627----T:   887232 	 St: c04d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   887232----T:   895472 	 St: c04d1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   895472----T:   898902 	 St: c04e0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   898902----T:   905767 	 St: c04e4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:   906450----T:   909055 	 St: c0040000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   909055----T:   939778 	 St: c0041000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(20.744766)
F:   939778----T:   942383 	 St: c04f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   942383----T:   945183 	 St: c04f1000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   945183----T:   959941 	 St: c04f3000 Sz: 118784 	 Sm: 0 	 T: memcpy_h2d(9.964889)
F:   959941----T:   964160 	 St: c0510000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:   964160----T:   966765 	 St: c0516000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   966765----T:   994667 	 St: c0517000 Sz: 233472 	 Sm: 0 	 T: memcpy_h2d(18.839973)
F:   994667----T:   997272 	 St: c1ac0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   997272----T:  1027995 	 St: c1ac1000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(20.744766)
F:  1029212----T:  1032642 	 St: c0550000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  1032642----T:  1092066 	 St: c0554000 Sz: 507904 	 Sm: 0 	 T: memcpy_h2d(40.124241)
F:  1100343----T:  1102948 	 St: c05d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1102948----T:  1224037 	 St: c05d1000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F:  1242778----T:  1245383 	 St: c06d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1245383----T:  1253623 	 St: c06d1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1253623----T:  1256228 	 St: c06e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1256228----T:  1264468 	 St: c06e1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1265407----T:  1268012 	 St: c06f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1268012----T:  1271098 	 St: c06f1000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  1271098----T:  1285388 	 St: c06f4000 Sz: 114688 	 Sm: 0 	 T: memcpy_h2d(9.648886)
F:  1285388----T:  1288474 	 St: c0710000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  1288474----T:  1318257 	 St: c0713000 Sz: 249856 	 Sm: 0 	 T: memcpy_h2d(20.110062)
F:  1321784----T:  1324389 	 St: c0750000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1324389----T:  1385225 	 St: c0751000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F:  1393909----T:  1396514 	 St: c07d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1396514----T:  1517603 	 St: c07d1000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F:  1536365----T:  1538970 	 St: c08d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1538970----T:  1547210 	 St: c08d1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1547210----T:  1549815 	 St: c08e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1549815----T:  1558055 	 St: c08e1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1558954----T:  1561559 	 St: c08f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1561559----T:  1577254 	 St: c08f1000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F:  1577254----T:  1581066 	 St: c0910000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  1581066----T:  1609908 	 St: c0915000 Sz: 241664 	 Sm: 0 	 T: memcpy_h2d(19.474680)
F:  1615289----T:  1617894 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  1615289----T:  1623529 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  1626134----T:  1628739 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  1626134----T:  1634374 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  1636979----T:  1639584 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  1636979----T:  1652674 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  1655279----T:  1657884 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  1655279----T:  1686002 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:  1688607----T:  1691212 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  1688607----T:  1749443 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F:  1752048----T:  1754653 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  1752048----T:  1873137 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
F:  1875742----T:  1878347 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  1875742----T:  1883982 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  1886587----T:  1889192 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  1886587----T:  1894827 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  1897432----T:  1900037 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  1897432----T:  1913127 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  1915732----T:  1918337 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  1915732----T:  1946455 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:  1949060----T:  1951665 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  1949060----T:  2009896 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F:  2012501----T:  2015106 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2012501----T:  2133590 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
F:  2136195----T:  2138800 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2136195----T:  2144435 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  2147040----T:  2149645 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2147040----T:  2155280 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  2157885----T:  2160490 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2157885----T:  2173580 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  2176185----T:  2178790 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2176185----T:  2206908 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:  2209513----T:  2212118 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2209513----T:  2270349 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F:  2272954----T:  2275559 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2272954----T:  2394043 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
F:  2396648----T:  2399253 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2396648----T:  2404888 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  2407493----T:  2410098 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2407493----T:  2415733 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  2418338----T:  2420943 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2418338----T:  2434033 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  2436638----T:  2439243 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2436638----T:  2467361 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:  2469966----T:  2472571 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2469966----T:  2530802 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F:  2533407----T:  2536012 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2533407----T:  2654496 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
F:  2657101----T:  2659706 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2657101----T:  2665341 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  2667946----T:  2670551 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2667946----T:  2676186 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  2678791----T:  2681396 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2678791----T:  2694486 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  2697091----T:  2699696 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2697091----T:  2727814 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:  2730419----T:  2733024 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2730419----T:  2791255 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F:  3016010----T:  6654282 	 	 	 Kl: 2 	 Sm: 0 	 T: kernel_launch(2456.632080)
F:  3016783----T:  3019388 	 St: c00a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3019388----T:  3027628 	 St: c00a1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  3027933----T:  3030733 	 St: c11e0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  3030733----T:  3038513 	 St: c11e2000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  3038513----T:  3041118 	 St: c11f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3041118----T:  3049358 	 St: c11f1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  3049358----T:  3054432 	 St: c1200000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  3054432----T:  3066853 	 St: c1208000 Sz: 98304 	 Sm: 0 	 T: memcpy_h2d(8.386901)
F:  3066853----T:  3069458 	 St: c0950000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3069458----T:  3077698 	 St: c0951000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  3077698----T:  3080303 	 St: c0960000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3080303----T:  3088543 	 St: c0961000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  3088543----T:  3091148 	 St: c0970000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3091148----T:  3106843 	 St: c0971000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F:  3111572----T:  3117984 	 St: c1220000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  3117984----T:  3144006 	 St: c122b000 Sz: 217088 	 Sm: 0 	 T: memcpy_h2d(17.570560)
F:  3144006----T:  3146611 	 St: c0990000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3146611----T:  3177334 	 St: c0991000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(20.744766)
F:  3189968----T:  3193054 	 St: c1260000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  3193054----T:  3252949 	 St: c1263000 Sz: 512000 	 Sm: 0 	 T: memcpy_h2d(40.442268)
F:  3252949----T:  3255554 	 St: c09d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3255554----T:  3316390 	 St: c09d1000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F:  3350428----T:  3353033 	 St: c12e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3353033----T:  3474122 	 St: c12e1000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F:  3474122----T:  3476727 	 St: c0a50000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3476727----T:  3597816 	 St: c0a51000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F:  3677458----T:  3680544 	 St: c13e0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  3680544----T:  3687866 	 St: c13e3000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  3687866----T:  3690666 	 St: c0b50000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  3690666----T:  3698446 	 St: c0b52000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  3700673----T:  3705747 	 St: c13f0000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  3705747----T:  3710821 	 St: c13f8000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  3710821----T:  3714251 	 St: c1400000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  3714251----T:  3728541 	 St: c1404000 Sz: 114688 	 Sm: 0 	 T: memcpy_h2d(9.648886)
F:  3728541----T:  3731341 	 St: c0b60000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  3731341----T:  3735560 	 St: c0b62000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  3735560----T:  3740634 	 St: c0b68000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  3740634----T:  3743434 	 St: c0b70000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  3743434----T:  3758660 	 St: c0b72000 Sz: 122880 	 Sm: 0 	 T: memcpy_h2d(10.280891)
F:  3762239----T:  3767313 	 St: c1420000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  3767313----T:  3794745 	 St: c1428000 Sz: 229376 	 Sm: 0 	 T: memcpy_h2d(18.522619)
F:  3794745----T:  3797350 	 St: c0b90000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3797350----T:  3828073 	 St: c0b91000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(20.744766)
F:  3840830----T:  3843916 	 St: c1460000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  3843916----T:  3903811 	 St: c1463000 Sz: 512000 	 Sm: 0 	 T: memcpy_h2d(40.442268)
F:  3903811----T:  3906897 	 St: c0bd0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  3906897----T:  3966792 	 St: c0bd3000 Sz: 512000 	 Sm: 0 	 T: memcpy_h2d(40.442268)
F:  4000456----T:  4003061 	 St: c14e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4003061----T:  4124150 	 St: c14e1000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F:  4124150----T:  4126755 	 St: c0c50000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4126755----T:  4247844 	 St: c0c51000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F:  4327426----T:  4330031 	 St: c15e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4330031----T:  4338271 	 St: c15e1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  4338271----T:  4340876 	 St: c0d50000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4340876----T:  4349116 	 St: c0d51000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  4351287----T:  4353892 	 St: c15f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4353892----T:  4362132 	 St: c15f1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  4362132----T:  4365218 	 St: c1600000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  4365218----T:  4379976 	 St: c1603000 Sz: 118784 	 Sm: 0 	 T: memcpy_h2d(9.964889)
F:  4379976----T:  4382581 	 St: c0d60000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4382581----T:  4390821 	 St: c0d61000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  4390821----T:  4393621 	 St: c0d70000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  4393621----T:  4396226 	 St: c0d72000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4396226----T:  4410984 	 St: c0d73000 Sz: 118784 	 Sm: 0 	 T: memcpy_h2d(9.964889)
F:  4414553----T:  4426041 	 St: c1620000 Sz: 90112 	 Sm: 0 	 T: memcpy_h2d(7.756921)
F:  4426041----T:  4446895 	 St: c1636000 Sz: 172032 	 Sm: 0 	 T: memcpy_h2d(14.081026)
F:  4446895----T:  4449981 	 St: c0d90000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  4449981----T:  4479764 	 St: c0d93000 Sz: 249856 	 Sm: 0 	 T: memcpy_h2d(20.110062)
F:  4492529----T:  4496341 	 St: c1660000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  4496341----T:  4555294 	 St: c1665000 Sz: 503808 	 Sm: 0 	 T: memcpy_h2d(39.806213)
F:  4555294----T:  4558380 	 St: c0dd0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  4558380----T:  4618275 	 St: c0dd3000 Sz: 512000 	 Sm: 0 	 T: memcpy_h2d(40.442268)
F:  4652506----T:  4655306 	 St: c16e0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  4655306----T:  4775924 	 St: c16e2000 Sz: 1040384 	 Sm: 0 	 T: memcpy_h2d(81.443619)
F:  4775924----T:  4778724 	 St: c0e50000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  4778724----T:  4899342 	 St: c0e52000 Sz: 1040384 	 Sm: 0 	 T: memcpy_h2d(81.443619)
F:  4979046----T:  4981651 	 St: c17e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4981651----T:  4989891 	 St: c17e1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  4989891----T:  4992496 	 St: c0f50000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4992496----T:  5000736 	 St: c0f51000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  5003530----T:  5008171 	 St: c17f0000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  5008171----T:  5013686 	 St: c17f7000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  5013686----T:  5016291 	 St: c1800000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5016291----T:  5031986 	 St: c1801000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F:  5031986----T:  5035798 	 St: c0f60000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  5035798----T:  5042210 	 St: c0f65000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  5042210----T:  5044815 	 St: c0f70000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5044815----T:  5060510 	 St: c0f71000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F:  5064067----T:  5067879 	 St: c1820000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  5067879----T:  5096721 	 St: c1825000 Sz: 241664 	 Sm: 0 	 T: memcpy_h2d(19.474680)
F:  5096721----T:  5100533 	 St: c0f90000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  5100533----T:  5129375 	 St: c0f95000 Sz: 241664 	 Sm: 0 	 T: memcpy_h2d(19.474680)
F:  5137704----T:  5140309 	 St: c1860000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5140309----T:  5201145 	 St: c1861000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F:  5201145----T:  5203750 	 St: c0fd0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5203750----T:  5264586 	 St: c0fd1000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F:  5303095----T:  5305895 	 St: c18e0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  5305895----T:  5426513 	 St: c18e2000 Sz: 1040384 	 Sm: 0 	 T: memcpy_h2d(81.443619)
F:  5306518----T:  5309123 	 St: c00a1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5309123----T:  5311728 	 St: c00a2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5311728----T:  5314333 	 St: c00a3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5314333----T:  5316938 	 St: c00a4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5316938----T:  5319543 	 St: c00a5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5319543----T:  5322148 	 St: c00a6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5322148----T:  5324753 	 St: c00a7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5324753----T:  5327358 	 St: c00a8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5327358----T:  5329963 	 St: c00a9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5329963----T:  5332568 	 St: c00aa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5332568----T:  5335173 	 St: c00ab000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5335173----T:  5337778 	 St: c00ac000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5337778----T:  5340383 	 St: c00ad000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5340383----T:  5342988 	 St: c00ae000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5342988----T:  5345593 	 St: c00af000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5345593----T:  5348198 	 St: c0950000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5348198----T:  5350803 	 St: c0951000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5350803----T:  5353408 	 St: c0000000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5353408----T:  5356013 	 St: c0958000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5356013----T:  5358618 	 St: c0954000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5358618----T:  5361223 	 St: c0952000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5361223----T:  5363828 	 St: c0959000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5363828----T:  5366433 	 St: c0953000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5366433----T:  5369038 	 St: c0957000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5369038----T:  5371643 	 St: c095a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5371643----T:  5374248 	 St: c095c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5374248----T:  5376853 	 St: c095e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5376853----T:  5379458 	 St: c095b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5379458----T:  5382063 	 St: c095d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5382063----T:  5384668 	 St: c0955000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5384668----T:  5387273 	 St: c0956000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5387273----T:  5389878 	 St: c11e0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5389878----T:  5392483 	 St: c095f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5392483----T:  5395088 	 St: c11e2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5395088----T:  5397693 	 St: c11e3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5397693----T:  5400298 	 St: c11e9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5400298----T:  5402903 	 St: c11e4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5402903----T:  5405508 	 St: c11e5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5405508----T:  5408113 	 St: c11e1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5408113----T:  5410718 	 St: c11eb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5410718----T:  5413323 	 St: c11e6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5413323----T:  5415928 	 St: c11ed000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5415928----T:  5418533 	 St: c11e7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5418533----T:  5421138 	 St: c11ee000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5421138----T:  5423743 	 St: c11ea000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5423743----T:  5426348 	 St: c11ec000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5426348----T:  5428953 	 St: c11e8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5426513----T:  5429118 	 St: c1050000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5428953----T:  5431558 	 St: c11ef000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5429118----T:  5550207 	 St: c1051000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F:  5431558----T:  5434163 	 St: c0960000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5434163----T:  5436768 	 St: c0962000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5436768----T:  5439373 	 St: c0967000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5439373----T:  5441978 	 St: c0964000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5441978----T:  5444583 	 St: c0965000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5444583----T:  5447188 	 St: c0966000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5447188----T:  5449793 	 St: c0963000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5449793----T:  5452398 	 St: c096a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5452398----T:  5455003 	 St: c0961000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5455003----T:  5457608 	 St: c0969000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5457608----T:  5460213 	 St: c0968000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5460213----T:  5462818 	 St: c096b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5462818----T:  5465423 	 St: c096d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5465423----T:  5468028 	 St: c096e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5468028----T:  5470633 	 St: c096c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5470633----T:  5473238 	 St: c0001000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5473238----T:  5475843 	 St: c11f0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5475843----T:  5478448 	 St: c11f2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5478448----T:  5481053 	 St: c11f6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5481053----T:  5483658 	 St: c11f7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5483658----T:  5486263 	 St: c11f5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5486263----T:  5488868 	 St: c11f3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5488868----T:  5491473 	 St: c11f4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5491473----T:  5494078 	 St: c11fa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5494078----T:  5496683 	 St: c096f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5496683----T:  5499288 	 St: c11f9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5499288----T:  5501893 	 St: c11fd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5501893----T:  5504498 	 St: c11f1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5504498----T:  5507103 	 St: c11fe000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5507103----T:  5509708 	 St: c11f8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5509708----T:  5512313 	 St: c11fb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5512313----T:  5514918 	 St: c11fc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5514918----T:  5517523 	 St: c11ff000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5517523----T:  5520128 	 St: c0970000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5520128----T:  5522733 	 St: c0976000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5522733----T:  5525338 	 St: c0977000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5525338----T:  5527943 	 St: c0973000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5527943----T:  5530548 	 St: c0975000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5530548----T:  5533153 	 St: c0971000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5533153----T:  5535758 	 St: c097e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5535758----T:  5538363 	 St: c0972000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5538363----T:  5540968 	 St: c097a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5540968----T:  5543573 	 St: c0974000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5543573----T:  5546178 	 St: c097d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5546178----T:  5548783 	 St: c097b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5548783----T:  5551388 	 St: c097c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5551388----T:  5553993 	 St: c0986000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5553993----T:  5556598 	 St: c0978000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5556598----T:  5559203 	 St: c0982000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5559203----T:  5561808 	 St: c0979000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5561808----T:  5564413 	 St: c097f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5564413----T:  5567018 	 St: c0980000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5567018----T:  5569623 	 St: c0984000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5569623----T:  5572228 	 St: c0981000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5572228----T:  5574833 	 St: c0985000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5574833----T:  5577438 	 St: c0989000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5577438----T:  5580043 	 St: c0983000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5580043----T:  5582648 	 St: c1200000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5582648----T:  5585253 	 St: c0988000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5585253----T:  5587858 	 St: c0987000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5587858----T:  5590463 	 St: c098a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5590463----T:  5593068 	 St: c0002000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5593068----T:  5595673 	 St: c1203000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5595673----T:  5598278 	 St: c1206000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5598278----T:  5600883 	 St: c120a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5600883----T:  5603488 	 St: c1207000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5603488----T:  5606093 	 St: c1212000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5606093----T:  5608698 	 St: c1201000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5608698----T:  5611303 	 St: c1202000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5611303----T:  5613908 	 St: c1204000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5613908----T:  5616513 	 St: c1219000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5616513----T:  5619118 	 St: c1209000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5619118----T:  5621723 	 St: c120e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5621723----T:  5624328 	 St: c120d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5624328----T:  5626933 	 St: c1216000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5626933----T:  5629538 	 St: c1205000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5629538----T:  5632143 	 St: c1208000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5632143----T:  5634748 	 St: c1211000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5634748----T:  5637353 	 St: c1210000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5637353----T:  5639958 	 St: c1218000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5639958----T:  5642563 	 St: c120f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5642563----T:  5645168 	 St: c1214000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5645168----T:  5647773 	 St: c1215000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5647773----T:  5650378 	 St: c120b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5650378----T:  5652983 	 St: c120c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5652983----T:  5655588 	 St: c1213000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5655588----T:  5658193 	 St: c098c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5658193----T:  5660798 	 St: c098e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5660798----T:  5663403 	 St: c098d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5663403----T:  5666008 	 St: c121a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5666008----T:  5668613 	 St: c1217000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5668613----T:  5671218 	 St: c098b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5671218----T:  5673823 	 St: c098f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5673823----T:  5676428 	 St: c121c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5676428----T:  5679033 	 St: c121d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5679033----T:  5681638 	 St: c121e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5681638----T:  5684243 	 St: c121b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5684243----T:  5686848 	 St: c121f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5686848----T:  5689453 	 St: c0990000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5689453----T:  5692058 	 St: c0996000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5692058----T:  5694663 	 St: c0994000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5694663----T:  5697268 	 St: c0995000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5697268----T:  5699873 	 St: c0997000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5699873----T:  5702478 	 St: c0992000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5702478----T:  5705083 	 St: c0991000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5705083----T:  5707688 	 St: c099b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5707688----T:  5710293 	 St: c0993000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5710293----T:  5712898 	 St: c0998000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5712898----T:  5715503 	 St: c099e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5715503----T:  5718108 	 St: c0999000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5718108----T:  5720713 	 St: c099f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5720713----T:  5723318 	 St: c099d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5723318----T:  5725923 	 St: c099c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5725923----T:  5728528 	 St: c099a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5728528----T:  5731133 	 St: c09a5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5731133----T:  5733738 	 St: c09a6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5733738----T:  5736343 	 St: c09a4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5736343----T:  5738948 	 St: c09a0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5738948----T:  5741553 	 St: c1220000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5741553----T:  5744158 	 St: c09a1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5744158----T:  5746763 	 St: c0004000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5746763----T:  5749368 	 St: c09a8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5749368----T:  5751973 	 St: c09a3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5751973----T:  5754578 	 St: c09a7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5754578----T:  5757183 	 St: c09a2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5757183----T:  5759788 	 St: c09aa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5759788----T:  5762393 	 St: c09ab000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5762393----T:  5764998 	 St: c09a9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5764998----T:  5767603 	 St: c0005000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5767603----T:  5770208 	 St: c0005000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5770208----T:  5772813 	 St: c0005000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5772813----T:  5775418 	 St: c1222000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5775418----T:  5778023 	 St: c1226000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5778023----T:  5780628 	 St: c1224000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5780628----T:  5783233 	 St: c1221000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5783233----T:  5785838 	 St: c1225000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5785838----T:  5788443 	 St: c1227000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5788443----T:  5791048 	 St: c1229000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5791048----T:  5793653 	 St: c122f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5793653----T:  5796258 	 St: c122e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5796258----T:  5798863 	 St: c1228000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5798863----T:  5801468 	 St: c1230000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5801468----T:  5804073 	 St: c1223000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5804073----T:  5806678 	 St: c122b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5806678----T:  5809283 	 St: c122d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5809283----T:  5811888 	 St: c122a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5811888----T:  5814493 	 St: c1236000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5814493----T:  5817098 	 St: c1238000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5817098----T:  5819703 	 St: c122c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5819703----T:  5822308 	 St: c1231000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5822308----T:  5824913 	 St: c1234000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5824913----T:  5827518 	 St: c1232000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5827518----T:  5830123 	 St: c1233000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5830123----T:  5832728 	 St: c1237000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5832728----T:  5835333 	 St: c1235000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5835333----T:  5837938 	 St: c09ac000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5837938----T:  5840543 	 St: c123b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5840543----T:  5843148 	 St: c1239000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5843148----T:  5845753 	 St: c09b0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5845753----T:  5848358 	 St: c123a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5848358----T:  5850963 	 St: c09b1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5850963----T:  5853568 	 St: c09ad000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5853568----T:  5856173 	 St: c09ae000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5856173----T:  5858778 	 St: c09b3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5858778----T:  5861383 	 St: c09b7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5861383----T:  5863988 	 St: c0006000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5863988----T:  5866593 	 St: c09af000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5866593----T:  5869198 	 St: c09b2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5869198----T:  5871803 	 St: c09b4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5871803----T:  5874408 	 St: c09be000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5874408----T:  5877013 	 St: c09b5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5877013----T:  5879618 	 St: c09bf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5879618----T:  5882223 	 St: c09c1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5882223----T:  5884828 	 St: c09b9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5884828----T:  5887433 	 St: c09bc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5887433----T:  5890038 	 St: c09b6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5890038----T:  5892643 	 St: c09b8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5892643----T:  5895248 	 St: c09c0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5895248----T:  5897853 	 St: c123c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5897853----T:  5900458 	 St: c09bb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5900459----T:  5903064 	 St: c09ba000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5977926----T:  5980531 	 St: c19e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5977926----T:  5980531 	 St: c1241000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5980531----T:  5983136 	 St: c19e2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5980531----T:  5983136 	 St: c1244000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5983136----T:  5985741 	 St: c19e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5983136----T:  5985741 	 St: c09c8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5985741----T:  5988346 	 St: c19e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5985741----T:  5988346 	 St: c09c6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5988346----T:  5990951 	 St: c19e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5988346----T:  5990951 	 St: c09c7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5990951----T:  5993556 	 St: c19e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5990951----T:  5993556 	 St: c09c2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5993556----T:  5996161 	 St: c19e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5993556----T:  5996161 	 St: c09bd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5996161----T:  5998766 	 St: c19e7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5996161----T:  5998766 	 St: c09c4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5998766----T:  6001371 	 St: c19e8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5998766----T:  6001371 	 St: c123d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6001371----T:  6003976 	 St: c1151000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6001371----T:  6003976 	 St: c1242000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6003976----T:  6006581 	 St: c19e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6003976----T:  6006581 	 St: c1251000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6006581----T:  6009186 	 St: c1152000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6006581----T:  6009186 	 St: c1249000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6009186----T:  6011791 	 St: c1150000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6009186----T:  6011791 	 St: c1248000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6011791----T:  6014396 	 St: c1154000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6011791----T:  6014396 	 St: c1250000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6014396----T:  6017001 	 St: c1153000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6014396----T:  6017001 	 St: c1240000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6017001----T:  6019606 	 St: c1155000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6017001----T:  6019606 	 St: c1247000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6019606----T:  6022211 	 St: c1156000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6019606----T:  6022211 	 St: c124e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6022211----T:  6024816 	 St: c1157000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6022211----T:  6024816 	 St: c124c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6024816----T:  6027421 	 St: c1158000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6024816----T:  6027421 	 St: c1243000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6027421----T:  6030026 	 St: c1159000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6027422----T:  6030027 	 St: c1245000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6033502----T:  6036107 	 St: c19f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6033502----T:  6036107 	 St: c123e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6036107----T:  6038712 	 St: c19f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6036107----T:  6038712 	 St: c123f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6038712----T:  6041317 	 St: c19eb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6038712----T:  6041317 	 St: c124f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6041317----T:  6043922 	 St: c19ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6041317----T:  6043922 	 St: c1257000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6043922----T:  6046527 	 St: c19ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6043922----T:  6046527 	 St: c1256000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6046527----T:  6049132 	 St: c19f1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6046527----T:  6049132 	 St: c1258000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6049132----T:  6051737 	 St: c19f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6049132----T:  6051737 	 St: c09c9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6051737----T:  6054342 	 St: c19ec000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6051737----T:  6054342 	 St: c09cb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6054342----T:  6056947 	 St: c19ed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6054342----T:  6056947 	 St: c124a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6056947----T:  6059552 	 St: c19ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6056947----T:  6059552 	 St: c09c3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6059552----T:  6062157 	 St: c19f4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6059552----T:  6062157 	 St: c09cc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6062157----T:  6064762 	 St: c19fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6062157----T:  6064762 	 St: c1246000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6064762----T:  6067367 	 St: c19fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6064762----T:  6067367 	 St: c124b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6067367----T:  6069972 	 St: c19f2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6067367----T:  6069972 	 St: c09ca000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6069972----T:  6072577 	 St: c1a03000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6069972----T:  6072577 	 St: c1254000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6072577----T:  6075182 	 St: c19ee000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6072577----T:  6075182 	 St: c124d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6075182----T:  6077787 	 St: c19f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6075182----T:  6077787 	 St: c09c5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6077787----T:  6080392 	 St: c19fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6077787----T:  6080392 	 St: c1252000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6080392----T:  6082997 	 St: c1a01000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6080392----T:  6082997 	 St: c09ce000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6082997----T:  6085602 	 St: c1a02000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6082997----T:  6085602 	 St: c125b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6085602----T:  6088207 	 St: c1a07000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6085602----T:  6088207 	 St: c125c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6088207----T:  6090812 	 St: c19f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6088207----T:  6090812 	 St: c1259000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6090812----T:  6093417 	 St: c19fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6090812----T:  6093417 	 St: c1253000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6093417----T:  6096022 	 St: c1a05000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6093417----T:  6096022 	 St: c125a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6096022----T:  6098627 	 St: c1a00000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6096022----T:  6098627 	 St: c09cd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6098627----T:  6101232 	 St: c19f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6098627----T:  6101232 	 St: c1255000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6101232----T:  6103837 	 St: c19f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6101232----T:  6103837 	 St: c125e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6103837----T:  6106442 	 St: c1a04000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6103837----T:  6106442 	 St: c125d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6106442----T:  6109047 	 St: c1a06000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6106442----T:  6109047 	 St: c09cf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6109047----T:  6111652 	 St: c19fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6109047----T:  6111652 	 St: c125f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6111652----T:  6114257 	 St: c1a09000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6111652----T:  6114257 	 St: c09d0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6114257----T:  6116862 	 St: c1a10000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6114257----T:  6116862 	 St: c1260000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6116862----T:  6119467 	 St: c1a11000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6116862----T:  6119467 	 St: c09d3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6119467----T:  6122072 	 St: c1a15000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6119467----T:  6122072 	 St: c09d2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6122072----T:  6124677 	 St: c1a0e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6122072----T:  6124677 	 St: c09de000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6124677----T:  6127282 	 St: c1a0a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6124677----T:  6127282 	 St: c09d5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6127282----T:  6129887 	 St: c1a12000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6127282----T:  6129887 	 St: c09d1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6129887----T:  6132492 	 St: c1a08000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6129887----T:  6132492 	 St: c09e0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6132492----T:  6135097 	 St: c1a0b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6132492----T:  6135097 	 St: c09d9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6135097----T:  6137702 	 St: c1a0c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6135097----T:  6137702 	 St: c09d6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6137702----T:  6140307 	 St: c1a0d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6137702----T:  6140307 	 St: c09d4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6140307----T:  6142912 	 St: c1a14000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6140307----T:  6142912 	 St: c09da000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6142912----T:  6145517 	 St: c1a17000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6142912----T:  6145517 	 St: c09e1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6145517----T:  6148122 	 St: c1a0f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6145517----T:  6148122 	 St: c09dc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6148122----T:  6150727 	 St: c1a19000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6148122----T:  6150727 	 St: c09d8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6150727----T:  6153332 	 St: c1a13000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6150727----T:  6153332 	 St: c09db000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6153332----T:  6155937 	 St: c1a18000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6153332----T:  6155937 	 St: c09d7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6155937----T:  6158542 	 St: c1a1f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6155937----T:  6158542 	 St: c09dd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6158542----T:  6161147 	 St: c1a20000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6158542----T:  6161147 	 St: c0008000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6161147----T:  6163752 	 St: c1a22000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6161147----T:  6163752 	 St: c0008000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6163752----T:  6166357 	 St: c1a1b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6163752----T:  6166357 	 St: c09df000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6166357----T:  6168962 	 St: c1a1a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6166357----T:  6168962 	 St: c1262000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6168962----T:  6171567 	 St: c1a16000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6168962----T:  6171567 	 St: c1263000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6171567----T:  6174172 	 St: c1a1d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6171567----T:  6174172 	 St: c1264000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6174172----T:  6176777 	 St: c1a1c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6174172----T:  6176777 	 St: c126e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6176777----T:  6179382 	 St: c1160000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6176777----T:  6179382 	 St: c1268000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6179382----T:  6181987 	 St: c1a1e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6179382----T:  6181987 	 St: c1265000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6181987----T:  6184592 	 St: c1a23000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6181987----T:  6184592 	 St: c1266000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6184592----T:  6187197 	 St: c1a21000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6184592----T:  6187197 	 St: c1270000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6187197----T:  6189802 	 St: c1a24000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6187197----T:  6189802 	 St: c1261000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6189802----T:  6192407 	 St: c1168000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6189802----T:  6192407 	 St: c1269000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6192407----T:  6195012 	 St: c115b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6192407----T:  6195012 	 St: c126a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6195012----T:  6197617 	 St: c116f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6195012----T:  6197617 	 St: c1271000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6197617----T:  6200222 	 St: c115a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6197617----T:  6200222 	 St: c126d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6200222----T:  6202827 	 St: c1161000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6200222----T:  6202827 	 St: c1267000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6202827----T:  6205432 	 St: c1169000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6202827----T:  6205432 	 St: c09e2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6205432----T:  6208037 	 St: c115c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6205432----T:  6208037 	 St: c09e3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6208037----T:  6210642 	 St: c115d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6208037----T:  6210642 	 St: c126b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6210642----T:  6213247 	 St: c115f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6210642----T:  6213247 	 St: c126c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6213247----T:  6215852 	 St: c1164000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6213247----T:  6215852 	 St: c126f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6215852----T:  6218457 	 St: c116b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6215852----T:  6218457 	 St: c09e4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6218457----T:  6221062 	 St: c116c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6218457----T:  6221062 	 St: c09ea000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6221062----T:  6223667 	 St: c1162000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6221062----T:  6223667 	 St: c09e7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6223667----T:  6226272 	 St: c1173000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6223667----T:  6226272 	 St: c09f1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6226272----T:  6228877 	 St: c115e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6226272----T:  6228877 	 St: c09e6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6228877----T:  6231482 	 St: c1163000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6228877----T:  6231482 	 St: c09f2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6231482----T:  6234087 	 St: c116a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6231482----T:  6234087 	 St: c09eb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6234087----T:  6236692 	 St: c1171000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6234087----T:  6236692 	 St: c09e8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6236692----T:  6239297 	 St: c1172000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6236692----T:  6239297 	 St: c09e9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6239297----T:  6241902 	 St: c1177000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6239297----T:  6241902 	 St: c09ee000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6241902----T:  6244507 	 St: c1166000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6241902----T:  6244507 	 St: c0009000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6244507----T:  6247112 	 St: c116e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6244507----T:  6247112 	 St: c09ef000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6247112----T:  6249717 	 St: c1175000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6247112----T:  6249717 	 St: c1273000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6249717----T:  6252322 	 St: c1170000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6249717----T:  6252322 	 St: c09f5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6252322----T:  6254927 	 St: c1165000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6252322----T:  6254927 	 St: c09f4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6254927----T:  6257532 	 St: c1167000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6254927----T:  6257532 	 St: c09e5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6257532----T:  6260137 	 St: c1174000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6257532----T:  6260137 	 St: c09f0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6260137----T:  6262742 	 St: c1176000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6260137----T:  6262742 	 St: c0009000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6262742----T:  6265347 	 St: c116d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6262742----T:  6265347 	 St: c1272000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6265347----T:  6267952 	 St: c1179000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6265347----T:  6267952 	 St: c09f7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6267952----T:  6270557 	 St: c1180000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6267952----T:  6270557 	 St: c09f6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6270557----T:  6273162 	 St: c1181000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6270557----T:  6273162 	 St: c09fe000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6273162----T:  6275767 	 St: c1185000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6273162----T:  6275767 	 St: c1274000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6275767----T:  6278372 	 St: c117e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6275767----T:  6278372 	 St: c1276000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6278372----T:  6280977 	 St: c117a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6278372----T:  6280977 	 St: c127a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6280977----T:  6283582 	 St: c1182000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6280977----T:  6283582 	 St: c09f8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6283582----T:  6286187 	 St: c1178000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6283582----T:  6286187 	 St: c09ff000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6286187----T:  6288792 	 St: c117b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6286187----T:  6288792 	 St: c09f9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6288792----T:  6291397 	 St: c117c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6288792----T:  6291397 	 St: c09fd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6291397----T:  6294002 	 St: c117d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6291397----T:  6294002 	 St: c1282000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6294002----T:  6296607 	 St: c1184000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6294002----T:  6296607 	 St: c0a03000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6296607----T:  6299212 	 St: c1187000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6296607----T:  6299212 	 St: c127f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6299212----T:  6301817 	 St: c117f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6299212----T:  6301817 	 St: c09ec000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6301817----T:  6304422 	 St: c1189000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6301817----T:  6304422 	 St: c09ed000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6304422----T:  6307027 	 St: c1183000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6304422----T:  6307027 	 St: c1277000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6307027----T:  6309632 	 St: c1188000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6307027----T:  6309632 	 St: c127b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6309632----T:  6312237 	 St: c118f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6309632----T:  6312237 	 St: c09fc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6312237----T:  6314842 	 St: c1190000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6312237----T:  6314842 	 St: c1281000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6314842----T:  6317447 	 St: c1192000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6314842----T:  6317447 	 St: c127e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6317447----T:  6320052 	 St: c118b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6317447----T:  6320052 	 St: c0a00000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6320052----T:  6322657 	 St: c118a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6320052----T:  6322657 	 St: c09f3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6322657----T:  6325262 	 St: c1186000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6322657----T:  6325262 	 St: c1275000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6325262----T:  6327867 	 St: c118d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6325262----T:  6327867 	 St: c0a07000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6327867----T:  6330472 	 St: c118c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6327867----T:  6330472 	 St: c1285000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6330472----T:  6333077 	 St: c118e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6330472----T:  6333077 	 St: c1278000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6333077----T:  6335682 	 St: c1193000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6333077----T:  6335682 	 St: c1279000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6335682----T:  6338287 	 St: c1191000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6335682----T:  6338287 	 St: c1287000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6338287----T:  6340892 	 St: c1194000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6338288----T:  6340893 	 St: c0a05000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6345032----T:  6347637 	 St: c1a25000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6345032----T:  6347637 	 St: c0a09000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6347637----T:  6350242 	 St: c1a26000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6347637----T:  6350242 	 St: c0a01000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6350242----T:  6352847 	 St: c1a27000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6350242----T:  6352847 	 St: c1284000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6352847----T:  6355452 	 St: c1a28000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6352847----T:  6355452 	 St: c0a02000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6355452----T:  6358057 	 St: c1a2c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6355452----T:  6358057 	 St: c0a08000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6358057----T:  6360662 	 St: c1a2d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6358057----T:  6360662 	 St: c1289000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6360662----T:  6363267 	 St: c1a2b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6360662----T:  6363267 	 St: c1280000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6363267----T:  6365872 	 St: c1a29000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6363267----T:  6365872 	 St: c128e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6365872----T:  6368477 	 St: c1a2a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6365872----T:  6368477 	 St: c1286000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6368477----T:  6371082 	 St: c1a33000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6368477----T:  6371082 	 St: c0a04000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6371082----T:  6373687 	 St: c1a2f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6371082----T:  6373687 	 St: c09fa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6373687----T:  6376292 	 St: c1a34000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6373687----T:  6376292 	 St: c127d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6376292----T:  6378897 	 St: c1a2e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6376292----T:  6378897 	 St: c09fb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6378897----T:  6381502 	 St: c1a3a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6378897----T:  6381502 	 St: c0a06000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6381502----T:  6384107 	 St: c1a35000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6381502----T:  6384107 	 St: c127c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6384107----T:  6386712 	 St: c1a37000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6384107----T:  6386712 	 St: c1283000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6386712----T:  6389317 	 St: c1a3b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6386712----T:  6389317 	 St: c1293000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6389317----T:  6391922 	 St: c1a3c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6389317----T:  6391922 	 St: c0a0c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6391922----T:  6394527 	 St: c1a30000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6391922----T:  6394527 	 St: c000a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6394527----T:  6397132 	 St: c1a31000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6394527----T:  6397132 	 St: c128d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6397132----T:  6399737 	 St: c1a32000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6397132----T:  6399737 	 St: c000a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6399737----T:  6402342 	 St: c1a38000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6399737----T:  6402342 	 St: c0a0a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6402342----T:  6404947 	 St: c1a39000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6402342----T:  6404947 	 St: c1288000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6404947----T:  6407552 	 St: c1a36000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6404947----T:  6407552 	 St: c128f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6407552----T:  6410157 	 St: c1a3f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6407552----T:  6410157 	 St: c1291000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6410157----T:  6412762 	 St: c1a40000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6410157----T:  6412762 	 St: c1290000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6412762----T:  6415367 	 St: c1a41000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6412762----T:  6415367 	 St: c128c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6415367----T:  6417972 	 St: c1a3d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6415367----T:  6417972 	 St: c1295000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6417972----T:  6420577 	 St: c1a3e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6417972----T:  6420577 	 St: c0a10000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6420577----T:  6423182 	 St: c1a43000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6420577----T:  6423182 	 St: c0a0d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6423182----T:  6425787 	 St: c1a45000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6423182----T:  6425787 	 St: c0a0b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6425787----T:  6428392 	 St: c1a46000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6425787----T:  6428392 	 St: c128a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6428392----T:  6430997 	 St: c1a44000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6428392----T:  6430997 	 St: c1294000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6430997----T:  6433602 	 St: c1a4d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6430997----T:  6433602 	 St: c1292000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6433602----T:  6436207 	 St: c1a47000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6433602----T:  6436207 	 St: c1298000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6436207----T:  6438812 	 St: c1a54000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6436207----T:  6438812 	 St: c1299000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6438812----T:  6441417 	 St: c1a55000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6438812----T:  6441417 	 St: c0a17000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6441417----T:  6444022 	 St: c1a48000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6441417----T:  6444022 	 St: c0a12000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6444022----T:  6446627 	 St: c1a42000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6444022----T:  6446627 	 St: c1296000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6446627----T:  6449232 	 St: c1a4e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6446627----T:  6449232 	 St: c0a13000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6449232----T:  6451837 	 St: c1a49000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6449232----T:  6451837 	 St: c1297000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6451837----T:  6454442 	 St: c1a4f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6451837----T:  6454442 	 St: c129a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6454442----T:  6457047 	 St: c1a50000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6454442----T:  6457047 	 St: c128b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6457047----T:  6459652 	 St: c1a51000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6457047----T:  6459652 	 St: c0a16000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6459652----T:  6462257 	 St: c1a53000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6459652----T:  6462257 	 St: c0a14000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6462257----T:  6464862 	 St: c1a5b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6462257----T:  6464862 	 St: c129c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6464862----T:  6467467 	 St: c1a58000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6464862----T:  6467467 	 St: c0a0e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6467467----T:  6470072 	 St: c1a4c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6467467----T:  6470072 	 St: c0a0f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6470072----T:  6472677 	 St: c1a56000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6470072----T:  6472677 	 St: c129d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6472677----T:  6475282 	 St: c1a5c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6472677----T:  6475282 	 St: c129b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6475282----T:  6477887 	 St: c1a5e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6475282----T:  6477887 	 St: c0a15000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6477887----T:  6480492 	 St: c1a57000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6477887----T:  6480492 	 St: c0a18000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6480492----T:  6483097 	 St: c1a5f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6480492----T:  6483097 	 St: c0a1e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6483097----T:  6485702 	 St: c1a5d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6483097----T:  6485702 	 St: c0a1b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6485702----T:  6488307 	 St: c1a52000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6485702----T:  6488307 	 St: c12a0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6488307----T:  6490912 	 St: c1a4b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6488307----T:  6490912 	 St: c0a1c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6490912----T:  6493517 	 St: c1a5a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6490912----T:  6493517 	 St: c12a7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6493517----T:  6496122 	 St: c1a59000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6493517----T:  6496122 	 St: c12a2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6496122----T:  6498727 	 St: c1a4a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6496122----T:  6498727 	 St: c0a1d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6498727----T:  6501332 	 St: c1195000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6498727----T:  6501332 	 St: c000b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6501332----T:  6503937 	 St: c1196000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6501332----T:  6503937 	 St: c12a3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6503937----T:  6506542 	 St: c1197000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6503937----T:  6506542 	 St: c0a19000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6506542----T:  6509147 	 St: c1198000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6506542----T:  6509147 	 St: c0a1a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6509147----T:  6511752 	 St: c119c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6509147----T:  6511752 	 St: c0a11000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6511752----T:  6514357 	 St: c119d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6511752----T:  6514357 	 St: c12a6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6514357----T:  6516962 	 St: c119b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6514357----T:  6516962 	 St: c0a22000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6516962----T:  6519567 	 St: c1199000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6516962----T:  6519567 	 St: c129e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6519567----T:  6522172 	 St: c119a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6519567----T:  6522172 	 St: c129f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6522172----T:  6524777 	 St: c11a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6522172----T:  6524777 	 St: c12a4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6524777----T:  6527382 	 St: c119f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6524777----T:  6527382 	 St: c12a5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6527382----T:  6529987 	 St: c11a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6527382----T:  6529987 	 St: c0a20000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6529987----T:  6532592 	 St: c119e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6529987----T:  6532592 	 St: c0a25000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6532592----T:  6535197 	 St: c11aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6532592----T:  6535197 	 St: c0a27000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6535197----T:  6537802 	 St: c11a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6535197----T:  6537802 	 St: c0a26000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6537802----T:  6540407 	 St: c11a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6537802----T:  6540407 	 St: c0a1f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6540407----T:  6543012 	 St: c11ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6540407----T:  6543012 	 St: c12ae000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6543012----T:  6545617 	 St: c11ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6543012----T:  6545617 	 St: c12ab000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6545617----T:  6548222 	 St: c11a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6545617----T:  6548222 	 St: c0a24000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6548222----T:  6550827 	 St: c11a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6548222----T:  6550827 	 St: c000d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6550827----T:  6553432 	 St: c11a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6550827----T:  6553432 	 St: c12a1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6553432----T:  6556037 	 St: c11a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6553432----T:  6556037 	 St: c12a8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6556037----T:  6558642 	 St: c11a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6556037----T:  6558642 	 St: c12a9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6558642----T:  6561247 	 St: c11a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6558642----T:  6561247 	 St: c12aa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6561247----T:  6563852 	 St: c11af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6561247----T:  6563852 	 St: c12ac000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6563852----T:  6566457 	 St: c11b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6563852----T:  6566457 	 St: c0a21000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6566457----T:  6569062 	 St: c11b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6566457----T:  6569062 	 St: c12ad000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6569062----T:  6571667 	 St: c11ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6569062----T:  6571667 	 St: c0a28000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6571667----T:  6574272 	 St: c11ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6571667----T:  6574272 	 St: c12b2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6574272----T:  6576877 	 St: c11b3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6574272----T:  6576877 	 St: c0a23000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6576877----T:  6579482 	 St: c11b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6576877----T:  6579482 	 St: c12b0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6579482----T:  6582087 	 St: c11b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6579482----T:  6582087 	 St: c0a2e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6582087----T:  6584692 	 St: c11b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6582087----T:  6584692 	 St: c0a2f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6584692----T:  6587297 	 St: c11bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6584692----T:  6587297 	 St: c0a2a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6587297----T:  6589902 	 St: c11b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6587297----T:  6589902 	 St: c0a33000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6589902----T:  6592507 	 St: c11c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6589902----T:  6592507 	 St: c0a2b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6592507----T:  6595112 	 St: c11c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6592507----T:  6595112 	 St: c12af000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6595112----T:  6597717 	 St: c11b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6595112----T:  6597717 	 St: c12b6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6597717----T:  6600322 	 St: c11b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6597717----T:  6600322 	 St: c0a30000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6600322----T:  6602927 	 St: c11be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6600322----T:  6602927 	 St: c12b7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6602927----T:  6605532 	 St: c11b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6602927----T:  6605532 	 St: c12b5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6605532----T:  6608137 	 St: c11bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6605532----T:  6608137 	 St: c0a38000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6608137----T:  6610742 	 St: c11c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6608137----T:  6610742 	 St: c0a31000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6610742----T:  6613347 	 St: c11c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6610742----T:  6613347 	 St: c12b4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6613347----T:  6615952 	 St: c11c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6613347----T:  6615952 	 St: c0a2c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6615952----T:  6618557 	 St: c11cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6615952----T:  6618557 	 St: c0a2d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6618557----T:  6621162 	 St: c11c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6618557----T:  6621162 	 St: c0a34000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6621162----T:  6623767 	 St: c11bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6621162----T:  6623767 	 St: c000e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6623767----T:  6626372 	 St: c11c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6623767----T:  6626372 	 St: c12b1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6626372----T:  6628977 	 St: c11cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6626372----T:  6628977 	 St: c0a39000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6628977----T:  6631582 	 St: c11ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6628977----T:  6631582 	 St: c0a36000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6631582----T:  6634187 	 St: c11c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6631582----T:  6634187 	 St: c12b8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6634187----T:  6636792 	 St: c11cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6634187----T:  6636792 	 St: c0a29000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6636792----T:  6639397 	 St: c11cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6636792----T:  6639397 	 St: c0a35000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6639397----T:  6642002 	 St: c11c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6639397----T:  6642002 	 St: c0a3d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6642002----T:  6644607 	 St: c11bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6642002----T:  6644607 	 St: c0a3f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6644607----T:  6647212 	 St: c11ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6644607----T:  6647212 	 St: c12be000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6647212----T:  6649817 	 St: c11c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6647212----T:  6649817 	 St: c000c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6649817----T:  6652422 	 St: c11ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6649818----T:  6652423 	 St: c12b3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6654282----T:  6656887 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  6654282----T:  6662522 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  6665127----T:  6667732 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  6665127----T:  6673367 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  6675972----T:  6678577 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  6675972----T:  6691667 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  6694272----T:  6696877 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  6694272----T:  6724995 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:  6727600----T:  6730205 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  6727600----T:  6788436 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F:  6791041----T:  6793646 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  6791041----T:  6912130 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
F:  6914735----T:  6917340 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  6914735----T:  6922975 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  6925580----T:  6928185 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  6925580----T:  6933820 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  6936425----T:  6939030 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  6936425----T:  6952120 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  6954725----T:  6957330 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  6954725----T:  6985448 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:  6988053----T:  6990658 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  6988053----T:  7048889 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F:  7051494----T:  7054099 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7051494----T:  7172583 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
F:  7175188----T:  7177793 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7175188----T:  7183428 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  7186033----T:  7188638 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7186033----T:  7194273 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  7196878----T:  7199483 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7196878----T:  7212573 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  7215178----T:  7217783 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7215178----T:  7245901 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:  7248506----T:  7251111 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7248506----T:  7309342 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F:  7311947----T:  7314552 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7311947----T:  7433036 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
F:  7435641----T:  7438246 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7435641----T:  7443881 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  7446486----T:  7449091 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7446486----T:  7454726 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  7457331----T:  7459936 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7457331----T:  7473026 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  7475631----T:  7478236 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7475631----T:  7506354 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:  7508959----T:  7511564 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7508959----T:  7569795 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F:  7572400----T:  7575005 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7572400----T:  7693489 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
F:  7696094----T:  7698699 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7696094----T:  7704334 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  7706939----T:  7709544 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7706939----T:  7715179 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  7717784----T:  7720389 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7717784----T:  7733479 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  7736084----T:  7738689 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7736084----T:  7766807 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:  7769412----T:  7772017 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7769412----T:  7830248 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F:  7832853----T:  7835458 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7832853----T:  7953942 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
F:  7956547----T:  7959152 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7956547----T:  7964787 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  7967392----T:  7969997 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7967392----T:  7975632 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  7978237----T:  7980842 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7978237----T:  7993932 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  7996537----T:  7999142 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7996537----T:  8027260 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:  8029865----T:  8032470 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  8029865----T:  8090701 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F:  8093306----T:  8095911 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  8093306----T:  8214395 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
F:  8217000----T:  8219605 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  8217000----T:  8225240 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  8227845----T:  8230450 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  8227845----T:  8236085 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  8238690----T:  8241295 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  8238690----T:  8254385 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  8256990----T:  8259595 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  8256990----T:  8287713 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:  8290318----T:  8292923 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  8290318----T:  8351154 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F:  8353759----T:  8356364 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  8353759----T:  8474848 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
F:  8477453----T:  8480058 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  8477453----T:  8485693 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  8488298----T:  8490903 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  8488298----T:  8496538 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  8499143----T:  8501748 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  8499143----T:  8514838 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  8517443----T:  8520048 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  8517443----T:  8548166 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:  8550771----T:  8553376 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  8550771----T:  8611607 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F:  8614212----T:  8616817 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  8614212----T:  8643054 	 St: 0 Sz: 241664 	 Sm: 0 	 T: device_sync(19.474680)
Tot_prefetch_time: 0(cycle), 0.000000(us)
Tot_kernel_exec_time: 5031411(cycle), 3397.306641(us)
Tot_kernel_exec_time_and_fault_time: 28157226(cycle), 19012.306641(us)
Tot_memcpy_h2d_time: 4014268(cycle), 2710.511719(us)
Tot_memcpy_d2h_time: 0(cycle), 0.000000(us)
Tot_memcpy_time: 4014268(cycle), 2710.511719(us)
Tot_devicesync_time: 3169948(cycle), 2140.410645(us)
Tot_writeback_time: 1263425(cycle), 853.089111(us)
Tot_dma_time: 0(cycle), 0.000000(us)
Tot_memcpy_d2h_sync_wb_time: 4433373(cycle), 2993.499756(us)
GPGPU-Sim: *** exit detected ***
