// Seed: 1872589197
module module_0 (
    input id_0,
    output id_1,
    input logic id_2,
    input logic id_3
);
  type_8(
      1 || id_2
  );
  logic id_4;
  type_10(
      id_3, id_2
  );
  logic id_5;
  assign id_1 = id_0;
endmodule
