TimeQuest Timing Analyzer report for Common_Bus_System
Thu Apr 05 19:01:18 2018
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'CLK'
 13. Slow 1200mV 85C Model Hold: 'CLK'
 14. Slow 1200mV 85C Model Minimum Pulse Width: 'CLK'
 15. Setup Times
 16. Hold Times
 17. Clock to Output Times
 18. Minimum Clock to Output Times
 19. Propagation Delay
 20. Minimum Propagation Delay
 21. Slow 1200mV 85C Model Metastability Report
 22. Slow 1200mV 0C Model Fmax Summary
 23. Slow 1200mV 0C Model Setup Summary
 24. Slow 1200mV 0C Model Hold Summary
 25. Slow 1200mV 0C Model Recovery Summary
 26. Slow 1200mV 0C Model Removal Summary
 27. Slow 1200mV 0C Model Minimum Pulse Width Summary
 28. Slow 1200mV 0C Model Setup: 'CLK'
 29. Slow 1200mV 0C Model Hold: 'CLK'
 30. Slow 1200mV 0C Model Minimum Pulse Width: 'CLK'
 31. Setup Times
 32. Hold Times
 33. Clock to Output Times
 34. Minimum Clock to Output Times
 35. Propagation Delay
 36. Minimum Propagation Delay
 37. Slow 1200mV 0C Model Metastability Report
 38. Fast 1200mV 0C Model Setup Summary
 39. Fast 1200mV 0C Model Hold Summary
 40. Fast 1200mV 0C Model Recovery Summary
 41. Fast 1200mV 0C Model Removal Summary
 42. Fast 1200mV 0C Model Minimum Pulse Width Summary
 43. Fast 1200mV 0C Model Setup: 'CLK'
 44. Fast 1200mV 0C Model Hold: 'CLK'
 45. Fast 1200mV 0C Model Minimum Pulse Width: 'CLK'
 46. Setup Times
 47. Hold Times
 48. Clock to Output Times
 49. Minimum Clock to Output Times
 50. Propagation Delay
 51. Minimum Propagation Delay
 52. Fast 1200mV 0C Model Metastability Report
 53. Multicorner Timing Analysis Summary
 54. Setup Times
 55. Hold Times
 56. Clock to Output Times
 57. Minimum Clock to Output Times
 58. Progagation Delay
 59. Minimum Progagation Delay
 60. Board Trace Model Assignments
 61. Input Transition Times
 62. Slow Corner Signal Integrity Metrics
 63. Fast Corner Signal Integrity Metrics
 64. Setup Transfers
 65. Hold Transfers
 66. Report TCCS
 67. Report RSKM
 68. Unconstrained Paths
 69. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; Common_Bus_System                                                 ;
; Device Family      ; Cyclone III                                                       ;
; Device Name        ; EP3C16F484C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Enabled                                                           ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                          ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; CLK        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                        ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 359.71 MHz ; 250.0 MHz       ; CLK        ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+--------+--------------------+
; Clock ; Slack  ; End Point TNS      ;
+-------+--------+--------------------+
; CLK   ; -1.780 ; -44.934            ;
+-------+--------+--------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; CLK   ; 0.398 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; CLK   ; -3.000 ; -73.436                          ;
+-------+--------+----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLK'                                                                                                                                                                                                                                                                    ;
+--------+---------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                               ; To Node                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.780 ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a0~porta_re_reg ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|q_a[3]                         ; CLK          ; CLK         ; 1.000        ; -0.093     ; 2.616      ;
; -1.780 ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a0~porta_re_reg ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|q_a[2]                         ; CLK          ; CLK         ; 1.000        ; -0.093     ; 2.616      ;
; -1.780 ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a0~porta_re_reg ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|q_a[1]                         ; CLK          ; CLK         ; 1.000        ; -0.093     ; 2.616      ;
; -1.780 ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a0~porta_re_reg ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|q_a[0]                         ; CLK          ; CLK         ; 1.000        ; -0.093     ; 2.616      ;
; -1.779 ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|ram_block1a0~porta_re_reg ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[3]                         ; CLK          ; CLK         ; 1.000        ; -0.092     ; 2.616      ;
; -1.779 ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|ram_block1a0~porta_re_reg ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[2]                         ; CLK          ; CLK         ; 1.000        ; -0.092     ; 2.616      ;
; -1.779 ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|ram_block1a0~porta_re_reg ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[1]                         ; CLK          ; CLK         ; 1.000        ; -0.092     ; 2.616      ;
; -1.779 ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|ram_block1a0~porta_re_reg ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[0]                         ; CLK          ; CLK         ; 1.000        ; -0.092     ; 2.616      ;
; -1.499 ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|q_a[2]                    ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[2]                 ; CLK          ; CLK         ; 1.000        ; -0.344     ; 2.150      ;
; -1.492 ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|q_a[0]                    ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[0]                 ; CLK          ; CLK         ; 1.000        ; -0.344     ; 2.143      ;
; -1.433 ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|q_a[1]                    ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 1.000        ; -0.023     ; 2.438      ;
; -1.387 ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|q_a[1]                    ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[1]                 ; CLK          ; CLK         ; 1.000        ; -0.344     ; 2.038      ;
; -1.376 ; lpm_decode0:load|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[2]                    ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[1]                 ; CLK          ; CLK         ; 1.000        ; -0.066     ; 2.305      ;
; -1.376 ; lpm_decode0:load|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[2]                    ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[3]                 ; CLK          ; CLK         ; 1.000        ; -0.066     ; 2.305      ;
; -1.348 ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|q_a[1]                    ; lpm_counter6:OUTR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]               ; CLK          ; CLK         ; 1.000        ; -0.340     ; 2.003      ;
; -1.346 ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[2]            ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[2]                 ; CLK          ; CLK         ; 1.000        ; -0.396     ; 1.945      ;
; -1.336 ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[0]            ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[0]                 ; CLK          ; CLK         ; 1.000        ; -0.062     ; 2.269      ;
; -1.333 ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|q_a[2]                    ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[2]                 ; CLK          ; CLK         ; 1.000        ; -0.341     ; 1.987      ;
; -1.330 ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[3]            ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 1.000        ; -0.078     ; 2.280      ;
; -1.309 ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[0]            ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[0]                 ; CLK          ; CLK         ; 1.000        ; -0.396     ; 1.908      ;
; -1.309 ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[1]            ; lpm_counter6:OUTR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]               ; CLK          ; CLK         ; 1.000        ; -0.395     ; 1.909      ;
; -1.261 ; lpm_counter6:INPR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]          ; lpm_counter6:OUTR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]               ; CLK          ; CLK         ; 1.000        ; -0.062     ; 2.194      ;
; -1.258 ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[2]            ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[2]                 ; CLK          ; CLK         ; 1.000        ; -0.399     ; 1.854      ;
; -1.250 ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[2]            ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[2]                 ; CLK          ; CLK         ; 1.000        ; -0.062     ; 2.183      ;
; -1.238 ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[1]            ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 1.000        ; -0.078     ; 2.188      ;
; -1.229 ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[0]            ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[0]                 ; CLK          ; CLK         ; 1.000        ; -0.399     ; 1.825      ;
; -1.225 ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|q_a[3]                    ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 1.000        ; -0.023     ; 2.230      ;
; -1.205 ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[2]            ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 1.000        ; -0.078     ; 2.155      ;
; -1.204 ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|q_a[3]                    ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[3]                 ; CLK          ; CLK         ; 1.000        ; -0.344     ; 1.855      ;
; -1.184 ; lpm_decode0:load|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[2]                    ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[2]                 ; CLK          ; CLK         ; 1.000        ; -0.063     ; 2.116      ;
; -1.184 ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|q_a[1]                    ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[1]                 ; CLK          ; CLK         ; 1.000        ; -0.344     ; 1.835      ;
; -1.184 ; lpm_decode0:load|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[2]                    ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[0]                 ; CLK          ; CLK         ; 1.000        ; -0.063     ; 2.116      ;
; -1.183 ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[0]            ; lpm_counter5:AR|lpm_counter:LPM_COUNTER_component|cntr_i5k:auto_generated|counter_reg_bit[0]                 ; CLK          ; CLK         ; 1.000        ; -0.070     ; 2.108      ;
; -1.176 ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|q_a[2]                    ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[2]                 ; CLK          ; CLK         ; 1.000        ; -0.021     ; 2.150      ;
; -1.169 ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|q_a[0]                    ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[0]                 ; CLK          ; CLK         ; 1.000        ; -0.021     ; 2.143      ;
; -1.158 ; lpm_counter6:INPR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]          ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[3]                 ; CLK          ; CLK         ; 1.000        ; -0.066     ; 2.087      ;
; -1.146 ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[1]            ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[1]                 ; CLK          ; CLK         ; 1.000        ; -0.399     ; 1.742      ;
; -1.135 ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[0]            ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[0]                 ; CLK          ; CLK         ; 1.000        ; -0.065     ; 2.065      ;
; -1.129 ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|q_a[2]                    ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 1.000        ; -0.023     ; 2.134      ;
; -1.127 ; lpm_counter6:INPR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]          ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[0]                 ; CLK          ; CLK         ; 1.000        ; -0.066     ; 2.056      ;
; -1.095 ; lpm_decode0:clear|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[2]                   ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[1]                 ; CLK          ; CLK         ; 1.000        ; -0.066     ; 2.024      ;
; -1.095 ; lpm_decode0:clear|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[2]                   ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[3]                 ; CLK          ; CLK         ; 1.000        ; -0.066     ; 2.024      ;
; -1.044 ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[2]            ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 1.000        ; 0.259      ; 2.331      ;
; -1.039 ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[0]            ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 1.000        ; -0.078     ; 1.989      ;
; -1.036 ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[2]            ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[2]                 ; CLK          ; CLK         ; 1.000        ; -0.059     ; 1.972      ;
; -1.031 ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[3]            ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[3]                 ; CLK          ; CLK         ; 1.000        ; -0.399     ; 1.627      ;
; -1.026 ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|q_a[1]                    ; lpm_counter5:AR|lpm_counter:LPM_COUNTER_component|cntr_i5k:auto_generated|counter_reg_bit[1]                 ; CLK          ; CLK         ; 1.000        ; -0.015     ; 2.006      ;
; -1.025 ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|q_a[3]                    ; lpm_counter6:OUTR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]               ; CLK          ; CLK         ; 1.000        ; 0.009      ; 2.029      ;
; -1.018 ; lpm_decode0:load|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[3]                    ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[2]                 ; CLK          ; CLK         ; 1.000        ; -0.066     ; 1.947      ;
; -1.018 ; lpm_decode0:load|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[3]                    ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[1]                 ; CLK          ; CLK         ; 1.000        ; -0.066     ; 1.947      ;
; -1.018 ; lpm_decode0:load|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[3]                    ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[0]                 ; CLK          ; CLK         ; 1.000        ; -0.066     ; 1.947      ;
; -1.018 ; lpm_decode0:load|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[3]                    ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[3]                 ; CLK          ; CLK         ; 1.000        ; -0.066     ; 1.947      ;
; -1.016 ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[0]            ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[0]                 ; CLK          ; CLK         ; 1.000        ; 0.261      ; 2.272      ;
; -1.008 ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[0]            ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 1.000        ; 0.259      ; 2.295      ;
; -1.007 ; lpm_counter6:INPR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]          ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 1.000        ; 0.255      ; 2.290      ;
; -0.998 ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|q_a[2]                    ; lpm_counter5:AR|lpm_counter:LPM_COUNTER_component|cntr_i5k:auto_generated|counter_reg_bit[2]                 ; CLK          ; CLK         ; 1.000        ; -0.015     ; 1.978      ;
; -0.998 ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[0]            ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[0]                 ; CLK          ; CLK         ; 1.000        ; -0.059     ; 1.934      ;
; -0.997 ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[2]            ; lpm_counter5:AR|lpm_counter:LPM_COUNTER_component|cntr_i5k:auto_generated|counter_reg_bit[2]                 ; CLK          ; CLK         ; 1.000        ; -0.070     ; 1.922      ;
; -0.984 ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[1]            ; lpm_counter5:AR|lpm_counter:LPM_COUNTER_component|cntr_i5k:auto_generated|counter_reg_bit[1]                 ; CLK          ; CLK         ; 1.000        ; -0.070     ; 1.909      ;
; -0.983 ; lpm_counter6:INPR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]          ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[1]                 ; CLK          ; CLK         ; 1.000        ; -0.066     ; 1.912      ;
; -0.969 ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[2]            ; lpm_counter6:OUTR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]               ; CLK          ; CLK         ; 1.000        ; 0.291      ; 2.255      ;
; -0.960 ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[1]            ; lpm_counter6:OUTR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]               ; CLK          ; CLK         ; 1.000        ; -0.058     ; 1.897      ;
; -0.951 ; lpm_counter6:INPR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]          ; lpm_counter6:OUTR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]               ; CLK          ; CLK         ; 1.000        ; 0.287      ; 2.233      ;
; -0.946 ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|q_a[3]                    ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[3]                 ; CLK          ; CLK         ; 1.000        ; -0.344     ; 1.597      ;
; -0.941 ; lpm_decode0:load|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[0]                    ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[3]                 ; CLK          ; CLK         ; 1.000        ; 0.257      ; 2.193      ;
; -0.941 ; lpm_decode0:load|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[0]                    ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[2]                 ; CLK          ; CLK         ; 1.000        ; 0.257      ; 2.193      ;
; -0.941 ; lpm_decode0:load|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[0]                    ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[1]                 ; CLK          ; CLK         ; 1.000        ; 0.257      ; 2.193      ;
; -0.941 ; lpm_decode0:load|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[0]                    ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[0]                 ; CLK          ; CLK         ; 1.000        ; 0.257      ; 2.193      ;
; -0.927 ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[2]            ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[2]                 ; CLK          ; CLK         ; 1.000        ; 0.261      ; 2.183      ;
; -0.923 ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[3]            ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[3]                 ; CLK          ; CLK         ; 1.000        ; -0.062     ; 1.856      ;
; -0.921 ; lpm_decode0:clear|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[3]                   ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[2]                 ; CLK          ; CLK         ; 1.000        ; -0.067     ; 1.849      ;
; -0.921 ; lpm_decode0:clear|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[3]                   ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[1]                 ; CLK          ; CLK         ; 1.000        ; -0.067     ; 1.849      ;
; -0.921 ; lpm_decode0:clear|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[3]                   ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[0]                 ; CLK          ; CLK         ; 1.000        ; -0.067     ; 1.849      ;
; -0.921 ; lpm_decode0:clear|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[3]                   ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[3]                 ; CLK          ; CLK         ; 1.000        ; -0.067     ; 1.849      ;
; -0.919 ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[1]                    ; lpm_counter3:IR|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]                 ; CLK          ; CLK         ; 1.000        ; -0.334     ; 1.580      ;
; -0.917 ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[0]                    ; lpm_counter3:IR|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]                 ; CLK          ; CLK         ; 1.000        ; -0.334     ; 1.578      ;
; -0.914 ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[1]            ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 1.000        ; 0.259      ; 2.201      ;
; -0.913 ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|q_a[0]                    ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[0]                 ; CLK          ; CLK         ; 1.000        ; -0.341     ; 1.567      ;
; -0.903 ; lpm_decode0:clear|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[2]                   ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[2]                 ; CLK          ; CLK         ; 1.000        ; -0.063     ; 1.835      ;
; -0.903 ; lpm_decode0:clear|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[2]                   ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[0]                 ; CLK          ; CLK         ; 1.000        ; -0.063     ; 1.835      ;
; -0.902 ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[2]                    ; lpm_counter3:IR|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]                 ; CLK          ; CLK         ; 1.000        ; -0.334     ; 1.563      ;
; -0.899 ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|q_a[3]                    ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[3]                 ; CLK          ; CLK         ; 1.000        ; -0.021     ; 1.873      ;
; -0.891 ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[3]                    ; lpm_counter3:IR|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]                 ; CLK          ; CLK         ; 1.000        ; -0.334     ; 1.552      ;
; -0.874 ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[2]            ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[2]                 ; CLK          ; CLK         ; 1.000        ; -0.065     ; 1.804      ;
; -0.868 ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[1]            ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[1]                 ; CLK          ; CLK         ; 1.000        ; -0.062     ; 1.801      ;
; -0.855 ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|q_a[0]                    ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 1.000        ; -0.023     ; 1.860      ;
; -0.849 ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[2]            ; lpm_counter6:OUTR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]               ; CLK          ; CLK         ; 1.000        ; -0.046     ; 1.798      ;
; -0.844 ; lpm_counter6:INPR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]          ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[1]                 ; CLK          ; CLK         ; 1.000        ; -0.066     ; 1.773      ;
; -0.829 ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[1]            ; lpm_counter6:OUTR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]               ; CLK          ; CLK         ; 1.000        ; -0.058     ; 1.766      ;
; -0.829 ; lpm_counter3:IR|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]            ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[2]                 ; CLK          ; CLK         ; 1.000        ; -0.059     ; 1.765      ;
; -0.821 ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[1]            ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[1]                 ; CLK          ; CLK         ; 1.000        ; -0.076     ; 1.740      ;
; -0.820 ; lpm_counter6:INPR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]          ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[2]                 ; CLK          ; CLK         ; 1.000        ; -0.066     ; 1.749      ;
; -0.816 ; lpm_counter6:INPR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]          ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 1.000        ; 0.255      ; 2.099      ;
; -0.812 ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[0]            ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[0]                 ; CLK          ; CLK         ; 1.000        ; 0.258      ; 2.065      ;
; -0.807 ; lpm_counter6:INPR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]          ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[0]                 ; CLK          ; CLK         ; 1.000        ; 0.257      ; 2.059      ;
; -0.803 ; lpm_counter6:INPR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]          ; lpm_counter5:AR|lpm_counter:LPM_COUNTER_component|cntr_i5k:auto_generated|counter_reg_bit[1]                 ; CLK          ; CLK         ; 1.000        ; 0.263      ; 2.061      ;
; -0.799 ; lpm_counter3:IR|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]            ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 1.000        ; 0.259      ; 2.086      ;
; -0.799 ; lpm_counter6:INPR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]          ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 1.000        ; 0.255      ; 2.082      ;
; -0.798 ; lpm_counter3:IR|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]            ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[0]                 ; CLK          ; CLK         ; 1.000        ; -0.059     ; 1.734      ;
; -0.795 ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[3]            ; lpm_counter6:OUTR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]               ; CLK          ; CLK         ; 1.000        ; -0.046     ; 1.744      ;
+--------+---------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLK'                                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                      ; To Node                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.398 ; lpm_decode0:clear|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[5]          ; lpm_counter6:INPR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.617      ;
; 0.399 ; lpm_decode0:clear|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[5]          ; lpm_counter6:INPR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.618      ;
; 0.401 ; lpm_decode0:clear|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[5]          ; lpm_counter6:INPR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.620      ;
; 0.429 ; lpm_decode0:clear|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[1]          ; lpm_counter5:AR|lpm_counter:LPM_COUNTER_component|cntr_i5k:auto_generated|counter_reg_bit[0]                  ; CLK          ; CLK         ; 0.000        ; 0.401      ; 0.987      ;
; 0.430 ; lpm_decode0:clear|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[1]          ; lpm_counter5:AR|lpm_counter:LPM_COUNTER_component|cntr_i5k:auto_generated|counter_reg_bit[1]                  ; CLK          ; CLK         ; 0.000        ; 0.401      ; 0.988      ;
; 0.432 ; lpm_decode0:clear|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[1]          ; lpm_counter5:AR|lpm_counter:LPM_COUNTER_component|cntr_i5k:auto_generated|counter_reg_bit[2]                  ; CLK          ; CLK         ; 0.000        ; 0.401      ; 0.990      ;
; 0.483 ; lpm_counter6:INPR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2] ; lpm_counter5:AR|lpm_counter:LPM_COUNTER_component|cntr_i5k:auto_generated|counter_reg_bit[2]                  ; CLK          ; CLK         ; 0.000        ; 0.401      ; 1.041      ;
; 0.497 ; lpm_counter3:IR|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]   ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[0]                  ; CLK          ; CLK         ; 0.000        ; 0.399      ; 1.053      ;
; 0.508 ; lpm_counter3:IR|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]   ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[3]                  ; CLK          ; CLK         ; 0.000        ; 0.399      ; 1.064      ;
; 0.605 ; lpm_decode0:clear|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[5]          ; lpm_counter6:INPR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.824      ;
; 0.608 ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[1]   ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[1]                  ; CLK          ; CLK         ; 0.000        ; 0.399      ; 1.164      ;
; 0.621 ; lpm_decode0:clear|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[4]          ; lpm_counter6:OUTR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.840      ;
; 0.643 ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[2]   ; lpm_counter6:OUTR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                ; CLK          ; CLK         ; 0.000        ; 0.426      ; 1.226      ;
; 0.651 ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[3]   ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.044      ; 0.882      ;
; 0.657 ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[1]   ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.044      ; 0.888      ;
; 0.663 ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[3]   ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[3]                  ; CLK          ; CLK         ; 0.000        ; 0.399      ; 1.219      ;
; 0.669 ; lpm_counter5:AR|lpm_counter:LPM_COUNTER_component|cntr_i5k:auto_generated|counter_reg_bit[0]   ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.048      ; 0.904      ;
; 0.674 ; lpm_counter3:IR|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]   ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[1]                  ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.893      ;
; 0.687 ; lpm_decode0:clear|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[0]          ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[2]                  ; CLK          ; CLK         ; 0.000        ; 0.395      ; 1.239      ;
; 0.687 ; lpm_decode0:clear|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[0]          ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[3]                  ; CLK          ; CLK         ; 0.000        ; 0.395      ; 1.239      ;
; 0.688 ; lpm_decode0:clear|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[0]          ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[0]                  ; CLK          ; CLK         ; 0.000        ; 0.395      ; 1.240      ;
; 0.691 ; lpm_decode0:clear|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[0]          ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[1]                  ; CLK          ; CLK         ; 0.000        ; 0.395      ; 1.243      ;
; 0.691 ; lpm_counter5:AR|lpm_counter:LPM_COUNTER_component|cntr_i5k:auto_generated|counter_reg_bit[2]   ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.048      ; 0.926      ;
; 0.691 ; lpm_counter3:IR|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]   ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[3]                  ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.910      ;
; 0.695 ; lpm_counter6:INPR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0] ; lpm_counter5:AR|lpm_counter:LPM_COUNTER_component|cntr_i5k:auto_generated|counter_reg_bit[0]                  ; CLK          ; CLK         ; 0.000        ; 0.401      ; 1.253      ;
; 0.712 ; lpm_counter5:AR|lpm_counter:LPM_COUNTER_component|cntr_i5k:auto_generated|counter_reg_bit[1]   ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.048      ; 0.947      ;
; 0.728 ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[1]   ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[1]                  ; CLK          ; CLK         ; 0.000        ; 0.399      ; 1.284      ;
; 0.735 ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[0]   ; lpm_counter6:OUTR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                ; CLK          ; CLK         ; 0.000        ; 0.426      ; 1.318      ;
; 0.736 ; lpm_counter3:IR|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]   ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[2]                  ; CLK          ; CLK         ; 0.000        ; 0.399      ; 1.292      ;
; 0.824 ; lpm_decode0:clear|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[3]          ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[1]                  ; CLK          ; CLK         ; 0.000        ; 0.057      ; 1.038      ;
; 0.824 ; lpm_decode0:clear|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[3]          ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[0]                  ; CLK          ; CLK         ; 0.000        ; 0.057      ; 1.038      ;
; 0.841 ; lpm_decode0:clear|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[4]          ; lpm_counter6:OUTR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                ; CLK          ; CLK         ; 0.000        ; 0.425      ; 1.423      ;
; 0.845 ; lpm_counter3:IR|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]   ; lpm_counter6:OUTR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                ; CLK          ; CLK         ; 0.000        ; 0.429      ; 1.431      ;
; 0.845 ; lpm_counter3:IR|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]   ; lpm_counter6:OUTR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                ; CLK          ; CLK         ; 0.000        ; 0.429      ; 1.431      ;
; 0.852 ; lpm_counter3:IR|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]   ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[1]                  ; CLK          ; CLK         ; 0.000        ; 0.399      ; 1.408      ;
; 0.862 ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[2]   ; lpm_counter5:AR|lpm_counter:LPM_COUNTER_component|cntr_i5k:auto_generated|counter_reg_bit[2]                  ; CLK          ; CLK         ; 0.000        ; 0.405      ; 1.424      ;
; 0.879 ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[2]   ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.044      ; 1.110      ;
; 0.882 ; lpm_decode0:clear|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[2]          ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[2]                  ; CLK          ; CLK         ; 0.000        ; 0.061      ; 1.100      ;
; 0.885 ; lpm_decode0:clear|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[2]          ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[0]                  ; CLK          ; CLK         ; 0.000        ; 0.061      ; 1.103      ;
; 0.886 ; lpm_decode0:clear|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[4]          ; lpm_counter6:OUTR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                ; CLK          ; CLK         ; 0.000        ; 0.425      ; 1.468      ;
; 0.886 ; lpm_decode0:clear|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[4]          ; lpm_counter6:OUTR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                ; CLK          ; CLK         ; 0.000        ; 0.425      ; 1.468      ;
; 0.890 ; lpm_counter3:IR|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]   ; lpm_counter6:OUTR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                ; CLK          ; CLK         ; 0.000        ; 0.429      ; 1.476      ;
; 0.895 ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[3]   ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[3]                  ; CLK          ; CLK         ; 0.000        ; 0.399      ; 1.451      ;
; 0.898 ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[0]   ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.044      ; 1.129      ;
; 0.907 ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[0]   ; lpm_counter5:AR|lpm_counter:LPM_COUNTER_component|cntr_i5k:auto_generated|counter_reg_bit[0]                  ; CLK          ; CLK         ; 0.000        ; 0.405      ; 1.469      ;
; 0.909 ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[2]   ; lpm_counter5:AR|lpm_counter:LPM_COUNTER_component|cntr_i5k:auto_generated|counter_reg_bit[2]                  ; CLK          ; CLK         ; 0.000        ; 0.402      ; 1.468      ;
; 0.911 ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[0]   ; lpm_counter5:AR|lpm_counter:LPM_COUNTER_component|cntr_i5k:auto_generated|counter_reg_bit[0]                  ; CLK          ; CLK         ; 0.000        ; 0.402      ; 1.470      ;
; 0.929 ; lpm_counter6:INPR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3] ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[3]                  ; CLK          ; CLK         ; 0.000        ; 0.395      ; 1.481      ;
; 0.961 ; lpm_counter6:INPR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0] ; lpm_counter6:OUTR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                ; CLK          ; CLK         ; 0.000        ; 0.425      ; 1.543      ;
; 0.965 ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[0]   ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[0]                  ; CLK          ; CLK         ; 0.000        ; 0.076      ; 1.198      ;
; 0.992 ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[3]   ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[3]                  ; CLK          ; CLK         ; 0.000        ; 0.062      ; 1.211      ;
; 1.000 ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[3]   ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[3]                  ; CLK          ; CLK         ; 0.000        ; 0.062      ; 1.219      ;
; 1.003 ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[3]   ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[3]                  ; CLK          ; CLK         ; 0.000        ; 0.076      ; 1.236      ;
; 1.006 ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[1]   ; lpm_counter5:AR|lpm_counter:LPM_COUNTER_component|cntr_i5k:auto_generated|counter_reg_bit[1]                  ; CLK          ; CLK         ; 0.000        ; 0.405      ; 1.568      ;
; 1.012 ; lpm_counter3:IR|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]   ; lpm_counter5:AR|lpm_counter:LPM_COUNTER_component|cntr_i5k:auto_generated|counter_reg_bit[1]                  ; CLK          ; CLK         ; 0.000        ; 0.405      ; 1.574      ;
; 1.018 ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[0]   ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK          ; CLK         ; 0.000        ; 0.378      ; 1.583      ;
; 1.028 ; lpm_decode0:clear|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[3]          ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[2]                  ; CLK          ; CLK         ; 0.000        ; 0.057      ; 1.242      ;
; 1.028 ; lpm_decode0:clear|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[3]          ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[3]                  ; CLK          ; CLK         ; 0.000        ; 0.057      ; 1.242      ;
; 1.035 ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[1]   ; lpm_counter5:AR|lpm_counter:LPM_COUNTER_component|cntr_i5k:auto_generated|counter_reg_bit[1]                  ; CLK          ; CLK         ; 0.000        ; 0.405      ; 1.597      ;
; 1.037 ; lpm_counter6:INPR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1] ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[1]                  ; CLK          ; CLK         ; 0.000        ; 0.395      ; 1.589      ;
; 1.039 ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[3]   ; lpm_counter6:OUTR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                ; CLK          ; CLK         ; 0.000        ; 0.429      ; 1.625      ;
; 1.041 ; lpm_counter3:IR|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]   ; lpm_counter5:AR|lpm_counter:LPM_COUNTER_component|cntr_i5k:auto_generated|counter_reg_bit[2]                  ; CLK          ; CLK         ; 0.000        ; 0.405      ; 1.603      ;
; 1.058 ; lpm_counter6:INPR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2] ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[2]                  ; CLK          ; CLK         ; 0.000        ; 0.395      ; 1.610      ;
; 1.059 ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[1]   ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK          ; CLK         ; 0.000        ; 0.381      ; 1.627      ;
; 1.066 ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[1]   ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[1]                  ; CLK          ; CLK         ; 0.000        ; 0.062      ; 1.285      ;
; 1.077 ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[2]   ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK          ; CLK         ; 0.000        ; 0.378      ; 1.642      ;
; 1.083 ; lpm_decode0:clear|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[2]          ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[1]                  ; CLK          ; CLK         ; 0.000        ; 0.058      ; 1.298      ;
; 1.086 ; lpm_counter3:IR|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]   ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[3]                  ; CLK          ; CLK         ; 0.000        ; 0.062      ; 1.305      ;
; 1.088 ; lpm_counter6:INPR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2] ; lpm_counter6:OUTR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                ; CLK          ; CLK         ; 0.000        ; 0.425      ; 1.670      ;
; 1.098 ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[2]   ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[2]                  ; CLK          ; CLK         ; 0.000        ; 0.396      ; 1.651      ;
; 1.098 ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[0]   ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[0]                  ; CLK          ; CLK         ; 0.000        ; 0.062      ; 1.317      ;
; 1.124 ; lpm_counter3:IR|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]   ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK          ; CLK         ; 0.000        ; 0.381      ; 1.692      ;
; 1.127 ; lpm_decode0:load|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[5]           ; lpm_counter6:OUTR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                ; CLK          ; CLK         ; 0.000        ; 0.425      ; 1.709      ;
; 1.127 ; lpm_decode0:load|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[5]           ; lpm_counter6:OUTR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                ; CLK          ; CLK         ; 0.000        ; 0.425      ; 1.709      ;
; 1.127 ; lpm_decode0:load|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[5]           ; lpm_counter6:OUTR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                ; CLK          ; CLK         ; 0.000        ; 0.425      ; 1.709      ;
; 1.163 ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[1]   ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[1]                  ; CLK          ; CLK         ; 0.000        ; -0.261     ; 1.059      ;
; 1.165 ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|q_a[0]           ; lpm_counter6:OUTR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                ; CLK          ; CLK         ; 0.000        ; 0.145      ; 1.467      ;
; 1.173 ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[0]   ; lpm_counter6:OUTR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                ; CLK          ; CLK         ; 0.000        ; 0.429      ; 1.759      ;
; 1.174 ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|q_a[1]           ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[1]                  ; CLK          ; CLK         ; 0.000        ; 0.115      ; 1.446      ;
; 1.185 ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[1]   ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[1]                  ; CLK          ; CLK         ; 0.000        ; 0.062      ; 1.404      ;
; 1.186 ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[3]   ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[3]                  ; CLK          ; CLK         ; 0.000        ; -0.261     ; 1.082      ;
; 1.193 ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[3]   ; lpm_counter6:OUTR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                ; CLK          ; CLK         ; 0.000        ; 0.429      ; 1.779      ;
; 1.193 ; lpm_counter3:IR|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]   ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[1]                  ; CLK          ; CLK         ; 0.000        ; 0.062      ; 1.412      ;
; 1.210 ; lpm_counter6:INPR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2] ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[2]                  ; CLK          ; CLK         ; 0.000        ; 0.061      ; 1.428      ;
; 1.211 ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[2]   ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[2]                  ; CLK          ; CLK         ; 0.000        ; 0.076      ; 1.444      ;
; 1.220 ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[1]   ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[1]                  ; CLK          ; CLK         ; 0.000        ; 0.062      ; 1.439      ;
; 1.220 ; lpm_counter6:INPR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2] ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK          ; CLK         ; 0.000        ; 0.377      ; 1.784      ;
; 1.222 ; lpm_decode0:load|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[1]           ; lpm_counter5:AR|lpm_counter:LPM_COUNTER_component|cntr_i5k:auto_generated|counter_reg_bit[2]                  ; CLK          ; CLK         ; 0.000        ; 0.401      ; 1.780      ;
; 1.222 ; lpm_decode0:load|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[1]           ; lpm_counter5:AR|lpm_counter:LPM_COUNTER_component|cntr_i5k:auto_generated|counter_reg_bit[1]                  ; CLK          ; CLK         ; 0.000        ; 0.401      ; 1.780      ;
; 1.222 ; lpm_decode0:load|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[1]           ; lpm_counter5:AR|lpm_counter:LPM_COUNTER_component|cntr_i5k:auto_generated|counter_reg_bit[0]                  ; CLK          ; CLK         ; 0.000        ; 0.401      ; 1.780      ;
; 1.228 ; lpm_counter3:IR|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]   ; lpm_counter5:AR|lpm_counter:LPM_COUNTER_component|cntr_i5k:auto_generated|counter_reg_bit[0]                  ; CLK          ; CLK         ; 0.000        ; 0.405      ; 1.790      ;
; 1.236 ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[3]   ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[3]                  ; CLK          ; CLK         ; 0.000        ; 0.062      ; 1.455      ;
; 1.243 ; lpm_decode0:clear|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[2]          ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[3]                  ; CLK          ; CLK         ; 0.000        ; 0.058      ; 1.458      ;
; 1.248 ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[2]   ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[2]                  ; CLK          ; CLK         ; 0.000        ; 0.062      ; 1.467      ;
; 1.259 ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[3]   ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK          ; CLK         ; 0.000        ; 0.381      ; 1.827      ;
; 1.263 ; lpm_counter3:IR|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]   ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK          ; CLK         ; 0.000        ; 0.381      ; 1.831      ;
; 1.266 ; lpm_counter6:INPR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3] ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[3]                  ; CLK          ; CLK         ; 0.000        ; 0.058      ; 1.481      ;
; 1.269 ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[3]   ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK          ; CLK         ; 0.000        ; 0.381      ; 1.837      ;
; 1.275 ; lpm_counter3:IR|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]   ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK          ; CLK         ; 0.000        ; 0.381      ; 1.843      ;
; 1.276 ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|q_a[2]           ; lpm_counter6:OUTR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                ; CLK          ; CLK         ; 0.000        ; 0.145      ; 1.578      ;
+-------+------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLK'                                                                                                                                              ;
+--------+--------------+----------------+-----------------+-------+------------+---------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock ; Clock Edge ; Target                                                                                                        ;
+--------+--------------+----------------+-----------------+-------+------------+---------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate       ; CLK   ; Rise       ; CLK                                                                                                           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; CLK   ; Rise       ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[0]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; CLK   ; Rise       ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[1]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; CLK   ; Rise       ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[2]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; CLK   ; Rise       ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[3]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; CLK   ; Rise       ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; CLK   ; Rise       ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|ram_block1a0~porta_re_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; CLK   ; Rise       ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|q_a[0]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; CLK   ; Rise       ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|q_a[1]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; CLK   ; Rise       ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|q_a[2]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; CLK   ; Rise       ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|q_a[3]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; CLK   ; Rise       ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; CLK   ; Rise       ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; CLK   ; Rise       ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a0~porta_re_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; CLK   ; Rise       ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a0~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; lpm_counter3:IR|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; lpm_counter3:IR|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; lpm_counter3:IR|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; lpm_counter3:IR|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[0]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[1]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[2]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[3]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[0]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[1]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[2]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[3]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[0]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[1]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[2]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[3]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; lpm_counter5:AR|lpm_counter:LPM_COUNTER_component|cntr_i5k:auto_generated|counter_reg_bit[0]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; lpm_counter5:AR|lpm_counter:LPM_COUNTER_component|cntr_i5k:auto_generated|counter_reg_bit[1]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; lpm_counter5:AR|lpm_counter:LPM_COUNTER_component|cntr_i5k:auto_generated|counter_reg_bit[2]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; lpm_counter6:INPR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; lpm_counter6:INPR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; lpm_counter6:INPR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; lpm_counter6:INPR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; lpm_counter6:OUTR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; lpm_counter6:OUTR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; lpm_counter6:OUTR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; lpm_counter6:OUTR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; lpm_decode0:clear|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[0]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; lpm_decode0:clear|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[1]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; lpm_decode0:clear|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[2]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; lpm_decode0:clear|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[3]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; lpm_decode0:clear|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[4]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; lpm_decode0:clear|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[5]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; lpm_decode0:load|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[0]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; lpm_decode0:load|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[1]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; lpm_decode0:load|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[2]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; lpm_decode0:load|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[3]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; lpm_decode0:load|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[4]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; lpm_decode0:load|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[5]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; lpm_decode0:load|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[6]                          ;
; 0.077  ; 0.307        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.077  ; 0.307        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 0.077  ; 0.307        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a0~porta_re_reg       ;
; 0.077  ; 0.307        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a0~porta_we_reg       ;
; 0.079  ; 0.309        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.079  ; 0.309        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|ram_block1a0~porta_re_reg       ;
; 0.081  ; 0.311        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|q_a[0]                          ;
; 0.081  ; 0.311        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|q_a[1]                          ;
; 0.081  ; 0.311        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|q_a[2]                          ;
; 0.081  ; 0.311        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|q_a[3]                          ;
; 0.083  ; 0.313        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[0]                          ;
; 0.083  ; 0.313        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[1]                          ;
; 0.083  ; 0.313        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[2]                          ;
; 0.083  ; 0.313        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[3]                          ;
; 0.173  ; 0.357        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; lpm_counter6:OUTR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                ;
; 0.173  ; 0.357        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; lpm_counter6:OUTR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                ;
; 0.173  ; 0.357        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; lpm_counter6:OUTR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                ;
; 0.179  ; 0.363        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[0]                  ;
; 0.179  ; 0.363        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[1]                  ;
; 0.179  ; 0.363        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[2]                  ;
; 0.179  ; 0.363        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[3]                  ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; lpm_counter5:AR|lpm_counter:LPM_COUNTER_component|cntr_i5k:auto_generated|counter_reg_bit[0]                  ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; lpm_counter5:AR|lpm_counter:LPM_COUNTER_component|cntr_i5k:auto_generated|counter_reg_bit[1]                  ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; lpm_counter5:AR|lpm_counter:LPM_COUNTER_component|cntr_i5k:auto_generated|counter_reg_bit[2]                  ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; lpm_counter3:IR|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]                  ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; lpm_counter3:IR|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]                  ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; lpm_counter3:IR|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]                  ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; lpm_counter3:IR|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]                  ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[0]                  ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[1]                  ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[2]                  ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[3]                  ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[0]                  ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[1]                  ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[2]                  ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[3]                  ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; lpm_counter6:INPR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; lpm_counter6:INPR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; lpm_counter6:INPR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; lpm_counter6:INPR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; lpm_counter6:OUTR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; lpm_decode0:clear|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[0]                         ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; lpm_decode0:clear|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[1]                         ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; lpm_decode0:clear|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[2]                         ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; lpm_decode0:clear|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[3]                         ;
+--------+--------------+----------------+-----------------+-------+------------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Setup Times                                                            ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; DataIn[*]  ; CLK        ; 1.589 ; 2.014 ; Rise       ; CLK             ;
;  DataIn[0] ; CLK        ; 1.289 ; 1.701 ; Rise       ; CLK             ;
;  DataIn[1] ; CLK        ; 1.420 ; 1.859 ; Rise       ; CLK             ;
;  DataIn[2] ; CLK        ; 1.380 ; 1.818 ; Rise       ; CLK             ;
;  DataIn[3] ; CLK        ; 1.589 ; 2.014 ; Rise       ; CLK             ;
; INR[*]     ; CLK        ; 2.174 ; 2.580 ; Rise       ; CLK             ;
;  INR[0]    ; CLK        ; 2.168 ; 2.564 ; Rise       ; CLK             ;
;  INR[1]    ; CLK        ; 2.174 ; 2.580 ; Rise       ; CLK             ;
;  INR[2]    ; CLK        ; 1.911 ; 2.322 ; Rise       ; CLK             ;
;  INR[3]    ; CLK        ; 1.975 ; 2.386 ; Rise       ; CLK             ;
; LD[*]      ; CLK        ; 1.856 ; 2.255 ; Rise       ; CLK             ;
;  LD[0]     ; CLK        ; 1.557 ; 1.975 ; Rise       ; CLK             ;
;  LD[1]     ; CLK        ; 1.754 ; 2.174 ; Rise       ; CLK             ;
;  LD[2]     ; CLK        ; 1.613 ; 2.049 ; Rise       ; CLK             ;
;  LD[3]     ; CLK        ; 1.856 ; 2.255 ; Rise       ; CLK             ;
; RW         ; CLK        ; 1.922 ; 2.370 ; Rise       ; CLK             ;
; S[*]       ; CLK        ; 4.028 ; 4.399 ; Rise       ; CLK             ;
;  S[0]      ; CLK        ; 4.028 ; 4.399 ; Rise       ; CLK             ;
;  S[1]      ; CLK        ; 3.903 ; 4.217 ; Rise       ; CLK             ;
;  S[2]      ; CLK        ; 3.778 ; 4.299 ; Rise       ; CLK             ;
; m          ; CLK        ; 2.282 ; 2.644 ; Rise       ; CLK             ;
+------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Hold Times                                                               ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; DataIn[*]  ; CLK        ; -0.924 ; -1.317 ; Rise       ; CLK             ;
;  DataIn[0] ; CLK        ; -0.924 ; -1.317 ; Rise       ; CLK             ;
;  DataIn[1] ; CLK        ; -1.051 ; -1.470 ; Rise       ; CLK             ;
;  DataIn[2] ; CLK        ; -1.011 ; -1.430 ; Rise       ; CLK             ;
;  DataIn[3] ; CLK        ; -1.213 ; -1.620 ; Rise       ; CLK             ;
; INR[*]     ; CLK        ; -0.952 ; -1.361 ; Rise       ; CLK             ;
;  INR[0]    ; CLK        ; -1.164 ; -1.615 ; Rise       ; CLK             ;
;  INR[1]    ; CLK        ; -1.117 ; -1.534 ; Rise       ; CLK             ;
;  INR[2]    ; CLK        ; -0.952 ; -1.361 ; Rise       ; CLK             ;
;  INR[3]    ; CLK        ; -1.014 ; -1.420 ; Rise       ; CLK             ;
; LD[*]      ; CLK        ; -1.168 ; -1.580 ; Rise       ; CLK             ;
;  LD[0]     ; CLK        ; -1.168 ; -1.580 ; Rise       ; CLK             ;
;  LD[1]     ; CLK        ; -1.294 ; -1.718 ; Rise       ; CLK             ;
;  LD[2]     ; CLK        ; -1.215 ; -1.617 ; Rise       ; CLK             ;
;  LD[3]     ; CLK        ; -1.396 ; -1.790 ; Rise       ; CLK             ;
; RW         ; CLK        ; -0.947 ; -1.289 ; Rise       ; CLK             ;
; S[*]       ; CLK        ; -1.275 ; -1.681 ; Rise       ; CLK             ;
;  S[0]      ; CLK        ; -1.380 ; -1.815 ; Rise       ; CLK             ;
;  S[1]      ; CLK        ; -1.356 ; -1.832 ; Rise       ; CLK             ;
;  S[2]      ; CLK        ; -1.275 ; -1.681 ; Rise       ; CLK             ;
; m          ; CLK        ; -0.942 ; -1.297 ; Rise       ; CLK             ;
+------------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; DataOut[*]  ; CLK        ; 5.904 ; 5.887 ; Rise       ; CLK             ;
;  DataOut[0] ; CLK        ; 5.904 ; 5.887 ; Rise       ; CLK             ;
;  DataOut[1] ; CLK        ; 5.230 ; 5.205 ; Rise       ; CLK             ;
;  DataOut[2] ; CLK        ; 5.580 ; 5.557 ; Rise       ; CLK             ;
;  DataOut[3] ; CLK        ; 5.601 ; 5.577 ; Rise       ; CLK             ;
; result[*]   ; CLK        ; 8.298 ; 8.442 ; Rise       ; CLK             ;
;  result[0]  ; CLK        ; 6.881 ; 6.890 ; Rise       ; CLK             ;
;  result[1]  ; CLK        ; 6.927 ; 6.927 ; Rise       ; CLK             ;
;  result[2]  ; CLK        ; 7.509 ; 7.544 ; Rise       ; CLK             ;
;  result[3]  ; CLK        ; 8.298 ; 8.442 ; Rise       ; CLK             ;
+-------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; DataOut[*]  ; CLK        ; 5.125 ; 5.099 ; Rise       ; CLK             ;
;  DataOut[0] ; CLK        ; 5.772 ; 5.754 ; Rise       ; CLK             ;
;  DataOut[1] ; CLK        ; 5.125 ; 5.099 ; Rise       ; CLK             ;
;  DataOut[2] ; CLK        ; 5.462 ; 5.438 ; Rise       ; CLK             ;
;  DataOut[3] ; CLK        ; 5.482 ; 5.457 ; Rise       ; CLK             ;
; result[*]   ; CLK        ; 5.844 ; 5.869 ; Rise       ; CLK             ;
;  result[0]  ; CLK        ; 6.137 ; 6.196 ; Rise       ; CLK             ;
;  result[1]  ; CLK        ; 5.844 ; 5.869 ; Rise       ; CLK             ;
;  result[2]  ; CLK        ; 6.652 ; 6.671 ; Rise       ; CLK             ;
;  result[3]  ; CLK        ; 7.531 ; 7.661 ; Rise       ; CLK             ;
+-------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------+
; Propagation Delay                                          ;
+------------+-------------+-------+-------+--------+--------+
; Input Port ; Output Port ; RR    ; RF    ; FR     ; FF     ;
+------------+-------------+-------+-------+--------+--------+
; S[0]       ; result[0]   ; 8.355 ; 8.530 ; 8.948  ; 8.821  ;
; S[0]       ; result[1]   ; 8.180 ; 8.075 ; 8.552  ; 8.643  ;
; S[0]       ; result[2]   ; 8.977 ; 8.939 ; 9.432  ; 9.473  ;
; S[0]       ; result[3]   ; 9.744 ; 9.737 ; 10.046 ; 10.353 ;
; S[1]       ; result[0]   ; 7.473 ; 8.447 ; 8.853  ; 7.926  ;
; S[1]       ; result[1]   ; 7.675 ; 8.269 ; 8.678  ; 8.139  ;
; S[1]       ; result[2]   ; 7.903 ; 9.099 ; 9.475  ; 8.332  ;
; S[1]       ; result[3]   ; 8.979 ; 9.979 ; 10.242 ; 9.526  ;
; S[2]       ; result[0]   ; 8.327 ; 7.208 ; 7.688  ; 8.801  ;
; S[2]       ; result[1]   ; 7.931 ; 7.462 ; 7.864  ; 8.346  ;
; S[2]       ; result[2]   ; 8.811 ; 7.865 ; 8.318  ; 9.210  ;
; S[2]       ; result[3]   ; 9.425 ; 8.849 ; 9.168  ; 10.008 ;
+------------+-------------+-------+-------+--------+--------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; S[0]       ; result[0]   ; 7.086 ; 7.083 ; 7.548 ; 7.539 ;
; S[0]       ; result[1]   ; 6.985 ; 6.946 ; 7.420 ; 7.392 ;
; S[0]       ; result[2]   ; 7.703 ; 7.689 ; 8.166 ; 8.144 ;
; S[0]       ; result[3]   ; 8.299 ; 8.363 ; 8.735 ; 8.810 ;
; S[1]       ; result[0]   ; 7.047 ; 7.046 ; 7.499 ; 7.488 ;
; S[1]       ; result[1]   ; 6.722 ; 6.751 ; 7.207 ; 7.111 ;
; S[1]       ; result[2]   ; 7.662 ; 7.651 ; 8.116 ; 8.093 ;
; S[1]       ; result[3]   ; 8.345 ; 8.503 ; 8.820 ; 8.842 ;
; S[2]       ; result[0]   ; 7.057 ; 6.396 ; 6.869 ; 7.465 ;
; S[2]       ; result[1]   ; 6.873 ; 6.817 ; 7.309 ; 7.264 ;
; S[2]       ; result[2]   ; 7.661 ; 7.040 ; 7.517 ; 8.098 ;
; S[2]       ; result[3]   ; 8.432 ; 8.536 ; 8.868 ; 8.983 ;
+------------+-------------+-------+-------+-------+-------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                        ;
+-----------+-----------------+------------+---------------------------------------------------------------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note                                                          ;
+-----------+-----------------+------------+---------------------------------------------------------------+
; 399.2 MHz ; 250.0 MHz       ; CLK        ; limit due to minimum period restriction (max I/O toggle rate) ;
+-----------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; CLK   ; -1.505 ; -36.504           ;
+-------+--------+-------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; CLK   ; 0.350 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; CLK   ; -3.000 ; -73.436                         ;
+-------+--------+---------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLK'                                                                                                                                                                                                                                                                     ;
+--------+---------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                               ; To Node                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.505 ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a0~porta_re_reg ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|q_a[3]                         ; CLK          ; CLK         ; 1.000        ; -0.090     ; 2.353      ;
; -1.505 ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a0~porta_re_reg ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|q_a[2]                         ; CLK          ; CLK         ; 1.000        ; -0.090     ; 2.353      ;
; -1.505 ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a0~porta_re_reg ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|q_a[1]                         ; CLK          ; CLK         ; 1.000        ; -0.090     ; 2.353      ;
; -1.505 ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a0~porta_re_reg ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|q_a[0]                         ; CLK          ; CLK         ; 1.000        ; -0.090     ; 2.353      ;
; -1.504 ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|ram_block1a0~porta_re_reg ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[3]                         ; CLK          ; CLK         ; 1.000        ; -0.089     ; 2.353      ;
; -1.504 ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|ram_block1a0~porta_re_reg ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[2]                         ; CLK          ; CLK         ; 1.000        ; -0.089     ; 2.353      ;
; -1.504 ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|ram_block1a0~porta_re_reg ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[1]                         ; CLK          ; CLK         ; 1.000        ; -0.089     ; 2.353      ;
; -1.504 ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|ram_block1a0~porta_re_reg ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[0]                         ; CLK          ; CLK         ; 1.000        ; -0.089     ; 2.353      ;
; -1.234 ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|q_a[2]                    ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[2]                 ; CLK          ; CLK         ; 1.000        ; -0.307     ; 1.922      ;
; -1.224 ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|q_a[0]                    ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[0]                 ; CLK          ; CLK         ; 1.000        ; -0.307     ; 1.912      ;
; -1.206 ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|q_a[1]                    ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 1.000        ; -0.027     ; 2.199      ;
; -1.148 ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|q_a[1]                    ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[1]                 ; CLK          ; CLK         ; 1.000        ; -0.307     ; 1.836      ;
; -1.128 ; lpm_decode0:load|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[2]                    ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[1]                 ; CLK          ; CLK         ; 1.000        ; -0.059     ; 2.064      ;
; -1.128 ; lpm_decode0:load|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[2]                    ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[3]                 ; CLK          ; CLK         ; 1.000        ; -0.059     ; 2.064      ;
; -1.114 ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|q_a[1]                    ; lpm_counter6:OUTR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]               ; CLK          ; CLK         ; 1.000        ; -0.304     ; 1.805      ;
; -1.099 ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[3]            ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 1.000        ; -0.081     ; 2.038      ;
; -1.096 ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[2]            ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[2]                 ; CLK          ; CLK         ; 1.000        ; -0.359     ; 1.732      ;
; -1.083 ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[0]            ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[0]                 ; CLK          ; CLK         ; 1.000        ; -0.055     ; 2.023      ;
; -1.077 ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|q_a[2]                    ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[2]                 ; CLK          ; CLK         ; 1.000        ; -0.305     ; 1.767      ;
; -1.062 ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[0]            ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[0]                 ; CLK          ; CLK         ; 1.000        ; -0.359     ; 1.698      ;
; -1.062 ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[1]            ; lpm_counter6:OUTR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]               ; CLK          ; CLK         ; 1.000        ; -0.358     ; 1.699      ;
; -1.023 ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|q_a[3]                    ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 1.000        ; -0.027     ; 2.016      ;
; -1.021 ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[1]            ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 1.000        ; -0.081     ; 1.960      ;
; -1.017 ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[2]            ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[2]                 ; CLK          ; CLK         ; 1.000        ; -0.055     ; 1.957      ;
; -1.017 ; lpm_counter6:INPR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]          ; lpm_counter6:OUTR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]               ; CLK          ; CLK         ; 1.000        ; -0.056     ; 1.956      ;
; -1.005 ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[2]            ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[2]                 ; CLK          ; CLK         ; 1.000        ; -0.361     ; 1.639      ;
; -1.000 ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[2]            ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 1.000        ; -0.081     ; 1.939      ;
; -0.986 ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[0]            ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[0]                 ; CLK          ; CLK         ; 1.000        ; -0.361     ; 1.620      ;
; -0.973 ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|q_a[3]                    ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[3]                 ; CLK          ; CLK         ; 1.000        ; -0.307     ; 1.661      ;
; -0.958 ; lpm_decode0:load|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[2]                    ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[2]                 ; CLK          ; CLK         ; 1.000        ; -0.057     ; 1.896      ;
; -0.958 ; lpm_decode0:load|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[2]                    ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[0]                 ; CLK          ; CLK         ; 1.000        ; -0.057     ; 1.896      ;
; -0.954 ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|q_a[1]                    ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[1]                 ; CLK          ; CLK         ; 1.000        ; -0.307     ; 1.642      ;
; -0.943 ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[0]            ; lpm_counter5:AR|lpm_counter:LPM_COUNTER_component|cntr_i5k:auto_generated|counter_reg_bit[0]                 ; CLK          ; CLK         ; 1.000        ; -0.062     ; 1.876      ;
; -0.941 ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|q_a[2]                    ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[2]                 ; CLK          ; CLK         ; 1.000        ; -0.013     ; 1.923      ;
; -0.931 ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|q_a[0]                    ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[0]                 ; CLK          ; CLK         ; 1.000        ; -0.013     ; 1.913      ;
; -0.918 ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|q_a[2]                    ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 1.000        ; -0.027     ; 1.911      ;
; -0.912 ; lpm_counter6:INPR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]          ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[3]                 ; CLK          ; CLK         ; 1.000        ; -0.059     ; 1.848      ;
; -0.911 ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[1]            ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[1]                 ; CLK          ; CLK         ; 1.000        ; -0.361     ; 1.545      ;
; -0.902 ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[0]            ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[0]                 ; CLK          ; CLK         ; 1.000        ; -0.057     ; 1.840      ;
; -0.896 ; lpm_counter6:INPR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]          ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[0]                 ; CLK          ; CLK         ; 1.000        ; -0.059     ; 1.832      ;
; -0.887 ; lpm_decode0:clear|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[2]                   ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[1]                 ; CLK          ; CLK         ; 1.000        ; -0.059     ; 1.823      ;
; -0.887 ; lpm_decode0:clear|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[2]                   ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[3]                 ; CLK          ; CLK         ; 1.000        ; -0.059     ; 1.823      ;
; -0.851 ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[2]            ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 1.000        ; 0.225      ; 2.096      ;
; -0.848 ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[0]            ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 1.000        ; -0.081     ; 1.787      ;
; -0.824 ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|q_a[3]                    ; lpm_counter6:OUTR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]               ; CLK          ; CLK         ; 1.000        ; 0.014      ; 1.833      ;
; -0.820 ; lpm_decode0:load|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[3]                    ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[2]                 ; CLK          ; CLK         ; 1.000        ; -0.059     ; 1.756      ;
; -0.820 ; lpm_decode0:load|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[3]                    ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[1]                 ; CLK          ; CLK         ; 1.000        ; -0.059     ; 1.756      ;
; -0.820 ; lpm_decode0:load|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[3]                    ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[0]                 ; CLK          ; CLK         ; 1.000        ; -0.059     ; 1.756      ;
; -0.820 ; lpm_decode0:load|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[3]                    ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[3]                 ; CLK          ; CLK         ; 1.000        ; -0.059     ; 1.756      ;
; -0.819 ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|q_a[1]                    ; lpm_counter5:AR|lpm_counter:LPM_COUNTER_component|cntr_i5k:auto_generated|counter_reg_bit[1]                 ; CLK          ; CLK         ; 1.000        ; -0.008     ; 1.806      ;
; -0.819 ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[2]            ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[2]                 ; CLK          ; CLK         ; 1.000        ; -0.053     ; 1.761      ;
; -0.818 ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[0]            ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 1.000        ; 0.225      ; 2.063      ;
; -0.815 ; lpm_counter6:INPR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]          ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 1.000        ; 0.221      ; 2.056      ;
; -0.808 ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[3]            ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[3]                 ; CLK          ; CLK         ; 1.000        ; -0.361     ; 1.442      ;
; -0.792 ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[0]            ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[0]                 ; CLK          ; CLK         ; 1.000        ; 0.239      ; 2.026      ;
; -0.783 ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[0]            ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[0]                 ; CLK          ; CLK         ; 1.000        ; -0.053     ; 1.725      ;
; -0.777 ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[2]            ; lpm_counter5:AR|lpm_counter:LPM_COUNTER_component|cntr_i5k:auto_generated|counter_reg_bit[2]                 ; CLK          ; CLK         ; 1.000        ; -0.062     ; 1.710      ;
; -0.772 ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|q_a[2]                    ; lpm_counter5:AR|lpm_counter:LPM_COUNTER_component|cntr_i5k:auto_generated|counter_reg_bit[2]                 ; CLK          ; CLK         ; 1.000        ; -0.008     ; 1.759      ;
; -0.767 ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[1]            ; lpm_counter5:AR|lpm_counter:LPM_COUNTER_component|cntr_i5k:auto_generated|counter_reg_bit[1]                 ; CLK          ; CLK         ; 1.000        ; -0.062     ; 1.700      ;
; -0.759 ; lpm_counter6:INPR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]          ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[1]                 ; CLK          ; CLK         ; 1.000        ; -0.059     ; 1.695      ;
; -0.759 ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[1]            ; lpm_counter6:OUTR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]               ; CLK          ; CLK         ; 1.000        ; -0.052     ; 1.702      ;
; -0.749 ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[2]            ; lpm_counter6:OUTR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]               ; CLK          ; CLK         ; 1.000        ; 0.266      ; 2.010      ;
; -0.737 ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|q_a[3]                    ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[3]                 ; CLK          ; CLK         ; 1.000        ; -0.307     ; 1.425      ;
; -0.736 ; lpm_counter6:INPR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]          ; lpm_counter6:OUTR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]               ; CLK          ; CLK         ; 1.000        ; 0.262      ; 1.993      ;
; -0.735 ; lpm_decode0:load|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[0]                    ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[3]                 ; CLK          ; CLK         ; 1.000        ; 0.235      ; 1.965      ;
; -0.735 ; lpm_decode0:load|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[0]                    ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[2]                 ; CLK          ; CLK         ; 1.000        ; 0.235      ; 1.965      ;
; -0.735 ; lpm_decode0:load|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[0]                    ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[1]                 ; CLK          ; CLK         ; 1.000        ; 0.235      ; 1.965      ;
; -0.735 ; lpm_decode0:load|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[0]                    ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[0]                 ; CLK          ; CLK         ; 1.000        ; 0.235      ; 1.965      ;
; -0.731 ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[1]                    ; lpm_counter3:IR|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]                 ; CLK          ; CLK         ; 1.000        ; -0.294     ; 1.432      ;
; -0.731 ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[1]            ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 1.000        ; 0.225      ; 1.976      ;
; -0.730 ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[0]                    ; lpm_counter3:IR|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]                 ; CLK          ; CLK         ; 1.000        ; -0.294     ; 1.431      ;
; -0.727 ; lpm_decode0:clear|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[3]                   ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[2]                 ; CLK          ; CLK         ; 1.000        ; -0.060     ; 1.662      ;
; -0.727 ; lpm_decode0:clear|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[3]                   ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[1]                 ; CLK          ; CLK         ; 1.000        ; -0.060     ; 1.662      ;
; -0.727 ; lpm_decode0:clear|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[3]                   ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[0]                 ; CLK          ; CLK         ; 1.000        ; -0.060     ; 1.662      ;
; -0.727 ; lpm_decode0:clear|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[3]                   ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[3]                 ; CLK          ; CLK         ; 1.000        ; -0.060     ; 1.662      ;
; -0.723 ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[2]            ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[2]                 ; CLK          ; CLK         ; 1.000        ; 0.239      ; 1.957      ;
; -0.716 ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[2]                    ; lpm_counter3:IR|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]                 ; CLK          ; CLK         ; 1.000        ; -0.294     ; 1.417      ;
; -0.710 ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|q_a[0]                    ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[0]                 ; CLK          ; CLK         ; 1.000        ; -0.305     ; 1.400      ;
; -0.709 ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[3]                    ; lpm_counter3:IR|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]                 ; CLK          ; CLK         ; 1.000        ; -0.294     ; 1.410      ;
; -0.708 ; lpm_decode0:clear|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[2]                   ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[2]                 ; CLK          ; CLK         ; 1.000        ; -0.057     ; 1.646      ;
; -0.708 ; lpm_decode0:clear|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[2]                   ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[0]                 ; CLK          ; CLK         ; 1.000        ; -0.057     ; 1.646      ;
; -0.703 ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[3]            ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[3]                 ; CLK          ; CLK         ; 1.000        ; -0.055     ; 1.643      ;
; -0.688 ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|q_a[3]                    ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[3]                 ; CLK          ; CLK         ; 1.000        ; -0.013     ; 1.670      ;
; -0.672 ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|q_a[0]                    ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 1.000        ; -0.027     ; 1.665      ;
; -0.660 ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[2]            ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[2]                 ; CLK          ; CLK         ; 1.000        ; -0.057     ; 1.598      ;
; -0.660 ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[1]            ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[1]                 ; CLK          ; CLK         ; 1.000        ; -0.055     ; 1.600      ;
; -0.650 ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[2]            ; lpm_counter6:OUTR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]               ; CLK          ; CLK         ; 1.000        ; -0.040     ; 1.605      ;
; -0.641 ; lpm_counter6:INPR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]          ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 1.000        ; 0.221      ; 1.882      ;
; -0.635 ; lpm_counter6:INPR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]          ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[1]                 ; CLK          ; CLK         ; 1.000        ; -0.059     ; 1.571      ;
; -0.631 ; lpm_counter6:INPR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]          ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 1.000        ; 0.221      ; 1.872      ;
; -0.629 ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[1]            ; lpm_counter6:OUTR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]               ; CLK          ; CLK         ; 1.000        ; -0.052     ; 1.572      ;
; -0.626 ; lpm_counter3:IR|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]            ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[2]                 ; CLK          ; CLK         ; 1.000        ; -0.053     ; 1.568      ;
; -0.623 ; lpm_counter6:INPR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]          ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[2]                 ; CLK          ; CLK         ; 1.000        ; -0.059     ; 1.559      ;
; -0.618 ; lpm_counter3:IR|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]            ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 1.000        ; 0.225      ; 1.863      ;
; -0.615 ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[1]            ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[1]                 ; CLK          ; CLK         ; 1.000        ; -0.067     ; 1.543      ;
; -0.607 ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[0]            ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[0]                 ; CLK          ; CLK         ; 1.000        ; 0.237      ; 1.839      ;
; -0.606 ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[3]            ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 1.000        ; 0.225      ; 1.851      ;
; -0.606 ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[3]            ; lpm_counter6:OUTR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]               ; CLK          ; CLK         ; 1.000        ; -0.040     ; 1.561      ;
; -0.605 ; lpm_counter6:INPR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]          ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[0]                 ; CLK          ; CLK         ; 1.000        ; 0.235      ; 1.835      ;
; -0.599 ; lpm_counter3:IR|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]            ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[0]                 ; CLK          ; CLK         ; 1.000        ; -0.053     ; 1.541      ;
+--------+---------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLK'                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                      ; To Node                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.350 ; lpm_decode0:clear|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[5]          ; lpm_counter6:INPR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.549      ;
; 0.355 ; lpm_decode0:clear|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[5]          ; lpm_counter6:INPR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.554      ;
; 0.356 ; lpm_decode0:clear|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[5]          ; lpm_counter6:INPR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.555      ;
; 0.390 ; lpm_decode0:clear|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[1]          ; lpm_counter5:AR|lpm_counter:LPM_COUNTER_component|cntr_i5k:auto_generated|counter_reg_bit[0]                  ; CLK          ; CLK         ; 0.000        ; 0.362      ; 0.896      ;
; 0.391 ; lpm_decode0:clear|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[1]          ; lpm_counter5:AR|lpm_counter:LPM_COUNTER_component|cntr_i5k:auto_generated|counter_reg_bit[1]                  ; CLK          ; CLK         ; 0.000        ; 0.362      ; 0.897      ;
; 0.393 ; lpm_decode0:clear|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[1]          ; lpm_counter5:AR|lpm_counter:LPM_COUNTER_component|cntr_i5k:auto_generated|counter_reg_bit[2]                  ; CLK          ; CLK         ; 0.000        ; 0.362      ; 0.899      ;
; 0.426 ; lpm_counter3:IR|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]   ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[0]                  ; CLK          ; CLK         ; 0.000        ; 0.361      ; 0.931      ;
; 0.446 ; lpm_counter3:IR|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]   ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[3]                  ; CLK          ; CLK         ; 0.000        ; 0.361      ; 0.951      ;
; 0.450 ; lpm_counter6:INPR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2] ; lpm_counter5:AR|lpm_counter:LPM_COUNTER_component|cntr_i5k:auto_generated|counter_reg_bit[2]                  ; CLK          ; CLK         ; 0.000        ; 0.362      ; 0.956      ;
; 0.544 ; lpm_decode0:clear|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[5]          ; lpm_counter6:INPR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.743      ;
; 0.559 ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[1]   ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[1]                  ; CLK          ; CLK         ; 0.000        ; 0.361      ; 1.064      ;
; 0.560 ; lpm_decode0:clear|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[4]          ; lpm_counter6:OUTR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.759      ;
; 0.584 ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[2]   ; lpm_counter6:OUTR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                ; CLK          ; CLK         ; 0.000        ; 0.387      ; 1.115      ;
; 0.596 ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[3]   ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[3]                  ; CLK          ; CLK         ; 0.000        ; 0.361      ; 1.101      ;
; 0.600 ; lpm_counter3:IR|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]   ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[1]                  ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.799      ;
; 0.614 ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[3]   ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.030      ; 0.813      ;
; 0.616 ; lpm_counter3:IR|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]   ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[3]                  ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.815      ;
; 0.618 ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[1]   ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.030      ; 0.817      ;
; 0.622 ; lpm_counter5:AR|lpm_counter:LPM_COUNTER_component|cntr_i5k:auto_generated|counter_reg_bit[0]   ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.038      ; 0.829      ;
; 0.629 ; lpm_decode0:clear|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[0]          ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[2]                  ; CLK          ; CLK         ; 0.000        ; 0.357      ; 1.130      ;
; 0.630 ; lpm_decode0:clear|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[0]          ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[0]                  ; CLK          ; CLK         ; 0.000        ; 0.357      ; 1.131      ;
; 0.630 ; lpm_decode0:clear|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[0]          ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[3]                  ; CLK          ; CLK         ; 0.000        ; 0.357      ; 1.131      ;
; 0.633 ; lpm_decode0:clear|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[0]          ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[1]                  ; CLK          ; CLK         ; 0.000        ; 0.357      ; 1.134      ;
; 0.638 ; lpm_counter6:INPR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0] ; lpm_counter5:AR|lpm_counter:LPM_COUNTER_component|cntr_i5k:auto_generated|counter_reg_bit[0]                  ; CLK          ; CLK         ; 0.000        ; 0.362      ; 1.144      ;
; 0.647 ; lpm_counter5:AR|lpm_counter:LPM_COUNTER_component|cntr_i5k:auto_generated|counter_reg_bit[2]   ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.038      ; 0.854      ;
; 0.654 ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[1]   ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[1]                  ; CLK          ; CLK         ; 0.000        ; 0.361      ; 1.159      ;
; 0.654 ; lpm_counter3:IR|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]   ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[2]                  ; CLK          ; CLK         ; 0.000        ; 0.361      ; 1.159      ;
; 0.665 ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[0]   ; lpm_counter6:OUTR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                ; CLK          ; CLK         ; 0.000        ; 0.387      ; 1.196      ;
; 0.666 ; lpm_counter5:AR|lpm_counter:LPM_COUNTER_component|cntr_i5k:auto_generated|counter_reg_bit[1]   ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.038      ; 0.873      ;
; 0.751 ; lpm_decode0:clear|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[3]          ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[1]                  ; CLK          ; CLK         ; 0.000        ; 0.051      ; 0.946      ;
; 0.751 ; lpm_decode0:clear|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[3]          ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[0]                  ; CLK          ; CLK         ; 0.000        ; 0.051      ; 0.946      ;
; 0.769 ; lpm_decode0:clear|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[4]          ; lpm_counter6:OUTR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                ; CLK          ; CLK         ; 0.000        ; 0.385      ; 1.298      ;
; 0.769 ; lpm_counter3:IR|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]   ; lpm_counter6:OUTR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                ; CLK          ; CLK         ; 0.000        ; 0.389      ; 1.302      ;
; 0.774 ; lpm_counter3:IR|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]   ; lpm_counter6:OUTR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                ; CLK          ; CLK         ; 0.000        ; 0.389      ; 1.307      ;
; 0.775 ; lpm_counter3:IR|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]   ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[1]                  ; CLK          ; CLK         ; 0.000        ; 0.361      ; 1.280      ;
; 0.802 ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[2]   ; lpm_counter5:AR|lpm_counter:LPM_COUNTER_component|cntr_i5k:auto_generated|counter_reg_bit[2]                  ; CLK          ; CLK         ; 0.000        ; 0.366      ; 1.312      ;
; 0.804 ; lpm_decode0:clear|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[2]          ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[2]                  ; CLK          ; CLK         ; 0.000        ; 0.053      ; 1.001      ;
; 0.806 ; lpm_decode0:clear|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[2]          ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[0]                  ; CLK          ; CLK         ; 0.000        ; 0.053      ; 1.003      ;
; 0.810 ; lpm_counter3:IR|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]   ; lpm_counter6:OUTR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                ; CLK          ; CLK         ; 0.000        ; 0.389      ; 1.343      ;
; 0.811 ; lpm_decode0:clear|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[4]          ; lpm_counter6:OUTR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                ; CLK          ; CLK         ; 0.000        ; 0.385      ; 1.340      ;
; 0.812 ; lpm_decode0:clear|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[4]          ; lpm_counter6:OUTR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                ; CLK          ; CLK         ; 0.000        ; 0.385      ; 1.341      ;
; 0.817 ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[3]   ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[3]                  ; CLK          ; CLK         ; 0.000        ; 0.361      ; 1.322      ;
; 0.826 ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[2]   ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.030      ; 1.025      ;
; 0.835 ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[0]   ; lpm_counter5:AR|lpm_counter:LPM_COUNTER_component|cntr_i5k:auto_generated|counter_reg_bit[0]                  ; CLK          ; CLK         ; 0.000        ; 0.364      ; 1.343      ;
; 0.836 ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[2]   ; lpm_counter5:AR|lpm_counter:LPM_COUNTER_component|cntr_i5k:auto_generated|counter_reg_bit[2]                  ; CLK          ; CLK         ; 0.000        ; 0.364      ; 1.344      ;
; 0.836 ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[0]   ; lpm_counter5:AR|lpm_counter:LPM_COUNTER_component|cntr_i5k:auto_generated|counter_reg_bit[0]                  ; CLK          ; CLK         ; 0.000        ; 0.366      ; 1.346      ;
; 0.849 ; lpm_counter6:INPR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3] ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[3]                  ; CLK          ; CLK         ; 0.000        ; 0.357      ; 1.350      ;
; 0.850 ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[0]   ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.030      ; 1.049      ;
; 0.888 ; lpm_counter6:INPR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0] ; lpm_counter6:OUTR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                ; CLK          ; CLK         ; 0.000        ; 0.385      ; 1.417      ;
; 0.891 ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[0]   ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[0]                  ; CLK          ; CLK         ; 0.000        ; 0.067      ; 1.102      ;
; 0.901 ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[3]   ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[3]                  ; CLK          ; CLK         ; 0.000        ; 0.055      ; 1.100      ;
; 0.908 ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[3]   ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[3]                  ; CLK          ; CLK         ; 0.000        ; 0.055      ; 1.107      ;
; 0.922 ; lpm_counter3:IR|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]   ; lpm_counter5:AR|lpm_counter:LPM_COUNTER_component|cntr_i5k:auto_generated|counter_reg_bit[1]                  ; CLK          ; CLK         ; 0.000        ; 0.366      ; 1.432      ;
; 0.927 ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[1]   ; lpm_counter5:AR|lpm_counter:LPM_COUNTER_component|cntr_i5k:auto_generated|counter_reg_bit[1]                  ; CLK          ; CLK         ; 0.000        ; 0.366      ; 1.437      ;
; 0.927 ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[3]   ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[3]                  ; CLK          ; CLK         ; 0.000        ; 0.067      ; 1.138      ;
; 0.936 ; lpm_decode0:clear|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[3]          ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[2]                  ; CLK          ; CLK         ; 0.000        ; 0.051      ; 1.131      ;
; 0.937 ; lpm_decode0:clear|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[3]          ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[3]                  ; CLK          ; CLK         ; 0.000        ; 0.051      ; 1.132      ;
; 0.938 ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[0]   ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK          ; CLK         ; 0.000        ; 0.339      ; 1.446      ;
; 0.945 ; lpm_counter3:IR|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]   ; lpm_counter5:AR|lpm_counter:LPM_COUNTER_component|cntr_i5k:auto_generated|counter_reg_bit[2]                  ; CLK          ; CLK         ; 0.000        ; 0.366      ; 1.455      ;
; 0.946 ; lpm_counter6:INPR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1] ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[1]                  ; CLK          ; CLK         ; 0.000        ; 0.357      ; 1.447      ;
; 0.961 ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[1]   ; lpm_counter5:AR|lpm_counter:LPM_COUNTER_component|cntr_i5k:auto_generated|counter_reg_bit[1]                  ; CLK          ; CLK         ; 0.000        ; 0.366      ; 1.471      ;
; 0.961 ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[1]   ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[1]                  ; CLK          ; CLK         ; 0.000        ; 0.055      ; 1.160      ;
; 0.969 ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[3]   ; lpm_counter6:OUTR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                ; CLK          ; CLK         ; 0.000        ; 0.389      ; 1.502      ;
; 0.982 ; lpm_counter6:INPR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2] ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[2]                  ; CLK          ; CLK         ; 0.000        ; 0.357      ; 1.483      ;
; 0.986 ; lpm_counter3:IR|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]   ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[3]                  ; CLK          ; CLK         ; 0.000        ; 0.055      ; 1.185      ;
; 0.987 ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[1]   ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK          ; CLK         ; 0.000        ; 0.341      ; 1.497      ;
; 0.990 ; lpm_decode0:clear|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[2]          ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[1]                  ; CLK          ; CLK         ; 0.000        ; 0.051      ; 1.185      ;
; 0.997 ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[0]   ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[0]                  ; CLK          ; CLK         ; 0.000        ; 0.055      ; 1.196      ;
; 1.001 ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[2]   ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK          ; CLK         ; 0.000        ; 0.339      ; 1.509      ;
; 1.002 ; lpm_counter6:INPR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2] ; lpm_counter6:OUTR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                ; CLK          ; CLK         ; 0.000        ; 0.385      ; 1.531      ;
; 1.015 ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[2]   ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[2]                  ; CLK          ; CLK         ; 0.000        ; 0.359      ; 1.518      ;
; 1.035 ; lpm_decode0:load|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[5]           ; lpm_counter6:OUTR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                ; CLK          ; CLK         ; 0.000        ; 0.385      ; 1.564      ;
; 1.035 ; lpm_decode0:load|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[5]           ; lpm_counter6:OUTR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                ; CLK          ; CLK         ; 0.000        ; 0.385      ; 1.564      ;
; 1.035 ; lpm_decode0:load|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[5]           ; lpm_counter6:OUTR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                ; CLK          ; CLK         ; 0.000        ; 0.385      ; 1.564      ;
; 1.042 ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|q_a[0]           ; lpm_counter6:OUTR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                ; CLK          ; CLK         ; 0.000        ; 0.142      ; 1.328      ;
; 1.045 ; lpm_counter3:IR|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]   ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK          ; CLK         ; 0.000        ; 0.341      ; 1.555      ;
; 1.064 ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[1]   ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[1]                  ; CLK          ; CLK         ; 0.000        ; -0.239     ; 0.969      ;
; 1.066 ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|q_a[1]           ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[1]                  ; CLK          ; CLK         ; 0.000        ; 0.114      ; 1.324      ;
; 1.079 ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[1]   ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[1]                  ; CLK          ; CLK         ; 0.000        ; 0.055      ; 1.278      ;
; 1.084 ; lpm_counter3:IR|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]   ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[1]                  ; CLK          ; CLK         ; 0.000        ; 0.055      ; 1.283      ;
; 1.086 ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[0]   ; lpm_counter6:OUTR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                ; CLK          ; CLK         ; 0.000        ; 0.389      ; 1.619      ;
; 1.089 ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[3]   ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[3]                  ; CLK          ; CLK         ; 0.000        ; -0.239     ; 0.994      ;
; 1.093 ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[3]   ; lpm_counter6:OUTR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                ; CLK          ; CLK         ; 0.000        ; 0.389      ; 1.626      ;
; 1.102 ; lpm_counter6:INPR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2] ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[2]                  ; CLK          ; CLK         ; 0.000        ; 0.053      ; 1.299      ;
; 1.109 ; lpm_decode0:load|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[1]           ; lpm_counter5:AR|lpm_counter:LPM_COUNTER_component|cntr_i5k:auto_generated|counter_reg_bit[2]                  ; CLK          ; CLK         ; 0.000        ; 0.362      ; 1.615      ;
; 1.109 ; lpm_decode0:load|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[1]           ; lpm_counter5:AR|lpm_counter:LPM_COUNTER_component|cntr_i5k:auto_generated|counter_reg_bit[1]                  ; CLK          ; CLK         ; 0.000        ; 0.362      ; 1.615      ;
; 1.109 ; lpm_decode0:load|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[1]           ; lpm_counter5:AR|lpm_counter:LPM_COUNTER_component|cntr_i5k:auto_generated|counter_reg_bit[0]                  ; CLK          ; CLK         ; 0.000        ; 0.362      ; 1.615      ;
; 1.110 ; lpm_counter3:IR|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]   ; lpm_counter5:AR|lpm_counter:LPM_COUNTER_component|cntr_i5k:auto_generated|counter_reg_bit[0]                  ; CLK          ; CLK         ; 0.000        ; 0.366      ; 1.620      ;
; 1.110 ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[1]   ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[1]                  ; CLK          ; CLK         ; 0.000        ; 0.055      ; 1.309      ;
; 1.114 ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[2]   ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[2]                  ; CLK          ; CLK         ; 0.000        ; 0.067      ; 1.325      ;
; 1.132 ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[2]   ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[2]                  ; CLK          ; CLK         ; 0.000        ; 0.055      ; 1.331      ;
; 1.132 ; lpm_counter6:INPR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2] ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK          ; CLK         ; 0.000        ; 0.337      ; 1.638      ;
; 1.136 ; lpm_decode0:clear|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[2]          ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[3]                  ; CLK          ; CLK         ; 0.000        ; 0.051      ; 1.331      ;
; 1.138 ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[3]   ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[3]                  ; CLK          ; CLK         ; 0.000        ; 0.055      ; 1.337      ;
; 1.153 ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|q_a[2]           ; lpm_counter6:OUTR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                ; CLK          ; CLK         ; 0.000        ; 0.142      ; 1.439      ;
; 1.154 ; lpm_counter6:INPR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3] ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[3]                  ; CLK          ; CLK         ; 0.000        ; 0.051      ; 1.349      ;
; 1.167 ; lpm_counter3:IR|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]   ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK          ; CLK         ; 0.000        ; 0.341      ; 1.677      ;
; 1.167 ; lpm_counter3:IR|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]   ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK          ; CLK         ; 0.000        ; 0.341      ; 1.677      ;
; 1.175 ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[3]   ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK          ; CLK         ; 0.000        ; 0.341      ; 1.685      ;
; 1.175 ; lpm_counter3:IR|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]   ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[0]                  ; CLK          ; CLK         ; 0.000        ; 0.055      ; 1.374      ;
+-------+------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLK'                                                                                                                                               ;
+--------+--------------+----------------+-----------------+-------+------------+---------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock ; Clock Edge ; Target                                                                                                        ;
+--------+--------------+----------------+-----------------+-------+------------+---------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate       ; CLK   ; Rise       ; CLK                                                                                                           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; CLK   ; Rise       ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[0]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; CLK   ; Rise       ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[1]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; CLK   ; Rise       ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[2]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; CLK   ; Rise       ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[3]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; CLK   ; Rise       ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; CLK   ; Rise       ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|ram_block1a0~porta_re_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; CLK   ; Rise       ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|q_a[0]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; CLK   ; Rise       ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|q_a[1]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; CLK   ; Rise       ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|q_a[2]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; CLK   ; Rise       ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|q_a[3]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; CLK   ; Rise       ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; CLK   ; Rise       ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; CLK   ; Rise       ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a0~porta_re_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; CLK   ; Rise       ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a0~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; lpm_counter3:IR|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; lpm_counter3:IR|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; lpm_counter3:IR|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; lpm_counter3:IR|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[0]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[1]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[2]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[3]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[0]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[1]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[2]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[3]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[0]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[1]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[2]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[3]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; lpm_counter5:AR|lpm_counter:LPM_COUNTER_component|cntr_i5k:auto_generated|counter_reg_bit[0]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; lpm_counter5:AR|lpm_counter:LPM_COUNTER_component|cntr_i5k:auto_generated|counter_reg_bit[1]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; lpm_counter5:AR|lpm_counter:LPM_COUNTER_component|cntr_i5k:auto_generated|counter_reg_bit[2]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; lpm_counter6:INPR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; lpm_counter6:INPR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; lpm_counter6:INPR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; lpm_counter6:INPR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; lpm_counter6:OUTR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; lpm_counter6:OUTR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; lpm_counter6:OUTR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; lpm_counter6:OUTR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; lpm_decode0:clear|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[0]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; lpm_decode0:clear|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[1]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; lpm_decode0:clear|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[2]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; lpm_decode0:clear|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[3]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; lpm_decode0:clear|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[4]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; lpm_decode0:clear|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[5]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; lpm_decode0:load|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[0]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; lpm_decode0:load|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[1]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; lpm_decode0:load|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[2]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; lpm_decode0:load|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[3]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; lpm_decode0:load|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[4]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; lpm_decode0:load|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[5]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; lpm_decode0:load|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[6]                          ;
; 0.074  ; 0.304        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.074  ; 0.304        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a0~porta_re_reg       ;
; 0.074  ; 0.304        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a0~porta_we_reg       ;
; 0.076  ; 0.306        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.076  ; 0.306        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|ram_block1a0~porta_re_reg       ;
; 0.076  ; 0.306        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 0.078  ; 0.308        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|q_a[0]                          ;
; 0.078  ; 0.308        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|q_a[1]                          ;
; 0.078  ; 0.308        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|q_a[2]                          ;
; 0.078  ; 0.308        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|q_a[3]                          ;
; 0.080  ; 0.310        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[0]                          ;
; 0.080  ; 0.310        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[1]                          ;
; 0.080  ; 0.310        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[2]                          ;
; 0.080  ; 0.310        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[3]                          ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; lpm_counter3:IR|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]                  ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; lpm_counter3:IR|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]                  ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; lpm_counter3:IR|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]                  ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; lpm_counter3:IR|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]                  ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[0]                  ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[1]                  ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[2]                  ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[3]                  ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[0]                  ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[1]                  ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[2]                  ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[3]                  ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; lpm_counter6:OUTR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; lpm_decode0:clear|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[3]                         ;
; 0.182  ; 0.366        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; lpm_counter6:INPR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                ;
; 0.182  ; 0.366        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; lpm_counter6:INPR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                ;
; 0.182  ; 0.366        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; lpm_counter6:INPR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                ;
; 0.182  ; 0.366        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; lpm_counter6:INPR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                ;
; 0.182  ; 0.366        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; lpm_decode0:clear|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[0]                         ;
; 0.182  ; 0.366        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; lpm_decode0:clear|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[1]                         ;
; 0.182  ; 0.366        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; lpm_decode0:clear|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[2]                         ;
; 0.182  ; 0.366        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; lpm_decode0:clear|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[4]                         ;
; 0.182  ; 0.366        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; lpm_decode0:clear|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[5]                         ;
; 0.182  ; 0.366        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; lpm_decode0:load|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[0]                          ;
; 0.182  ; 0.366        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; lpm_decode0:load|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[1]                          ;
; 0.182  ; 0.366        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; lpm_decode0:load|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[2]                          ;
; 0.182  ; 0.366        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; lpm_decode0:load|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[3]                          ;
; 0.182  ; 0.366        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; lpm_decode0:load|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[4]                          ;
; 0.182  ; 0.366        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; lpm_decode0:load|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[5]                          ;
; 0.182  ; 0.366        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; lpm_decode0:load|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[6]                          ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; lpm_counter6:OUTR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                ;
+--------+--------------+----------------+-----------------+-------+------------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Setup Times                                                            ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; DataIn[*]  ; CLK        ; 1.343 ; 1.690 ; Rise       ; CLK             ;
;  DataIn[0] ; CLK        ; 1.059 ; 1.404 ; Rise       ; CLK             ;
;  DataIn[1] ; CLK        ; 1.188 ; 1.548 ; Rise       ; CLK             ;
;  DataIn[2] ; CLK        ; 1.148 ; 1.508 ; Rise       ; CLK             ;
;  DataIn[3] ; CLK        ; 1.343 ; 1.690 ; Rise       ; CLK             ;
; INR[*]     ; CLK        ; 1.859 ; 2.206 ; Rise       ; CLK             ;
;  INR[0]    ; CLK        ; 1.842 ; 2.192 ; Rise       ; CLK             ;
;  INR[1]    ; CLK        ; 1.859 ; 2.206 ; Rise       ; CLK             ;
;  INR[2]    ; CLK        ; 1.625 ; 1.985 ; Rise       ; CLK             ;
;  INR[3]    ; CLK        ; 1.676 ; 2.038 ; Rise       ; CLK             ;
; LD[*]      ; CLK        ; 1.555 ; 1.903 ; Rise       ; CLK             ;
;  LD[0]     ; CLK        ; 1.316 ; 1.659 ; Rise       ; CLK             ;
;  LD[1]     ; CLK        ; 1.476 ; 1.827 ; Rise       ; CLK             ;
;  LD[2]     ; CLK        ; 1.354 ; 1.713 ; Rise       ; CLK             ;
;  LD[3]     ; CLK        ; 1.555 ; 1.903 ; Rise       ; CLK             ;
; RW         ; CLK        ; 1.658 ; 2.039 ; Rise       ; CLK             ;
; S[*]       ; CLK        ; 3.524 ; 3.889 ; Rise       ; CLK             ;
;  S[0]      ; CLK        ; 3.524 ; 3.889 ; Rise       ; CLK             ;
;  S[1]      ; CLK        ; 3.394 ; 3.697 ; Rise       ; CLK             ;
;  S[2]      ; CLK        ; 3.365 ; 3.741 ; Rise       ; CLK             ;
; m          ; CLK        ; 1.999 ; 2.260 ; Rise       ; CLK             ;
+------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Hold Times                                                               ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; DataIn[*]  ; CLK        ; -0.738 ; -1.070 ; Rise       ; CLK             ;
;  DataIn[0] ; CLK        ; -0.738 ; -1.070 ; Rise       ; CLK             ;
;  DataIn[1] ; CLK        ; -0.863 ; -1.208 ; Rise       ; CLK             ;
;  DataIn[2] ; CLK        ; -0.823 ; -1.168 ; Rise       ; CLK             ;
;  DataIn[3] ; CLK        ; -1.012 ; -1.344 ; Rise       ; CLK             ;
; INR[*]     ; CLK        ; -0.758 ; -1.113 ; Rise       ; CLK             ;
;  INR[0]    ; CLK        ; -0.946 ; -1.328 ; Rise       ; CLK             ;
;  INR[1]    ; CLK        ; -0.912 ; -1.265 ; Rise       ; CLK             ;
;  INR[2]    ; CLK        ; -0.758 ; -1.113 ; Rise       ; CLK             ;
;  INR[3]    ; CLK        ; -0.815 ; -1.163 ; Rise       ; CLK             ;
; LD[*]      ; CLK        ; -0.970 ; -1.309 ; Rise       ; CLK             ;
;  LD[0]     ; CLK        ; -0.970 ; -1.309 ; Rise       ; CLK             ;
;  LD[1]     ; CLK        ; -1.077 ; -1.429 ; Rise       ; CLK             ;
;  LD[2]     ; CLK        ; -1.001 ; -1.341 ; Rise       ; CLK             ;
;  LD[3]     ; CLK        ; -1.154 ; -1.495 ; Rise       ; CLK             ;
; RW         ; CLK        ; -0.769 ; -1.057 ; Rise       ; CLK             ;
; S[*]       ; CLK        ; -1.047 ; -1.404 ; Rise       ; CLK             ;
;  S[0]      ; CLK        ; -1.154 ; -1.508 ; Rise       ; CLK             ;
;  S[1]      ; CLK        ; -1.145 ; -1.512 ; Rise       ; CLK             ;
;  S[2]      ; CLK        ; -1.047 ; -1.404 ; Rise       ; CLK             ;
; m          ; CLK        ; -0.772 ; -1.072 ; Rise       ; CLK             ;
+------------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; DataOut[*]  ; CLK        ; 5.594 ; 5.544 ; Rise       ; CLK             ;
;  DataOut[0] ; CLK        ; 5.594 ; 5.544 ; Rise       ; CLK             ;
;  DataOut[1] ; CLK        ; 4.982 ; 4.932 ; Rise       ; CLK             ;
;  DataOut[2] ; CLK        ; 5.299 ; 5.253 ; Rise       ; CLK             ;
;  DataOut[3] ; CLK        ; 5.319 ; 5.270 ; Rise       ; CLK             ;
; result[*]   ; CLK        ; 7.908 ; 7.966 ; Rise       ; CLK             ;
;  result[0]  ; CLK        ; 6.502 ; 6.449 ; Rise       ; CLK             ;
;  result[1]  ; CLK        ; 6.528 ; 6.479 ; Rise       ; CLK             ;
;  result[2]  ; CLK        ; 7.077 ; 7.030 ; Rise       ; CLK             ;
;  result[3]  ; CLK        ; 7.908 ; 7.966 ; Rise       ; CLK             ;
+-------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; DataOut[*]  ; CLK        ; 4.888 ; 4.838 ; Rise       ; CLK             ;
;  DataOut[0] ; CLK        ; 5.476 ; 5.426 ; Rise       ; CLK             ;
;  DataOut[1] ; CLK        ; 4.888 ; 4.838 ; Rise       ; CLK             ;
;  DataOut[2] ; CLK        ; 5.193 ; 5.147 ; Rise       ; CLK             ;
;  DataOut[3] ; CLK        ; 5.213 ; 5.164 ; Rise       ; CLK             ;
; result[*]   ; CLK        ; 5.538 ; 5.532 ; Rise       ; CLK             ;
;  result[0]  ; CLK        ; 5.801 ; 5.825 ; Rise       ; CLK             ;
;  result[1]  ; CLK        ; 5.538 ; 5.532 ; Rise       ; CLK             ;
;  result[2]  ; CLK        ; 6.289 ; 6.237 ; Rise       ; CLK             ;
;  result[3]  ; CLK        ; 7.200 ; 7.270 ; Rise       ; CLK             ;
+-------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; S[0]       ; result[0]   ; 7.737 ; 7.825 ; 8.237 ; 8.059 ;
; S[0]       ; result[1]   ; 7.573 ; 7.422 ; 7.880 ; 7.885 ;
; S[0]       ; result[2]   ; 8.306 ; 8.182 ; 8.694 ; 8.637 ;
; S[0]       ; result[3]   ; 9.114 ; 9.057 ; 9.357 ; 9.558 ;
; S[1]       ; result[0]   ; 6.930 ; 7.751 ; 8.147 ; 7.249 ;
; S[1]       ; result[1]   ; 7.092 ; 7.577 ; 7.983 ; 7.429 ;
; S[1]       ; result[2]   ; 7.335 ; 8.329 ; 8.716 ; 7.599 ;
; S[1]       ; result[3]   ; 8.400 ; 9.250 ; 9.524 ; 8.814 ;
; S[2]       ; result[0]   ; 7.713 ; 6.632 ; 7.085 ; 8.042 ;
; S[2]       ; result[1]   ; 7.356 ; 6.846 ; 7.243 ; 7.639 ;
; S[2]       ; result[2]   ; 8.170 ; 7.215 ; 7.662 ; 8.399 ;
; S[2]       ; result[3]   ; 8.833 ; 8.231 ; 8.551 ; 9.274 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; S[0]       ; result[0]   ; 6.569 ; 6.544 ; 6.955 ; 6.922 ;
; S[0]       ; result[1]   ; 6.474 ; 6.407 ; 6.828 ; 6.776 ;
; S[0]       ; result[2]   ; 7.147 ; 7.075 ; 7.536 ; 7.453 ;
; S[0]       ; result[3]   ; 7.793 ; 7.820 ; 8.148 ; 8.190 ;
; S[1]       ; result[0]   ; 6.535 ; 6.511 ; 6.900 ; 6.866 ;
; S[1]       ; result[1]   ; 6.235 ; 6.236 ; 6.638 ; 6.524 ;
; S[1]       ; result[2]   ; 7.112 ; 7.042 ; 7.480 ; 7.396 ;
; S[1]       ; result[3]   ; 7.834 ; 7.948 ; 8.225 ; 8.217 ;
; S[2]       ; result[0]   ; 6.549 ; 5.933 ; 6.347 ; 6.853 ;
; S[2]       ; result[1]   ; 6.379 ; 6.279 ; 6.745 ; 6.660 ;
; S[2]       ; result[2]   ; 7.102 ; 6.498 ; 6.935 ; 7.414 ;
; S[2]       ; result[3]   ; 7.913 ; 7.958 ; 8.280 ; 8.340 ;
+------------+-------------+-------+-------+-------+-------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; CLK   ; -0.456 ; -8.771            ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; CLK   ; 0.213 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; CLK   ; -3.000 ; -61.238                         ;
+-------+--------+---------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLK'                                                                                                                                                                                                                                                                     ;
+--------+---------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                               ; To Node                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.456 ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|q_a[2]                    ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[2]                 ; CLK          ; CLK         ; 1.000        ; -0.201     ; 1.242      ;
; -0.456 ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|q_a[0]                    ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[0]                 ; CLK          ; CLK         ; 1.000        ; -0.201     ; 1.242      ;
; -0.453 ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|q_a[1]                    ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 1.000        ; -0.023     ; 1.439      ;
; -0.418 ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|q_a[1]                    ; lpm_counter6:OUTR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]               ; CLK          ; CLK         ; 1.000        ; -0.199     ; 1.206      ;
; -0.407 ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|q_a[1]                    ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[1]                 ; CLK          ; CLK         ; 1.000        ; -0.201     ; 1.193      ;
; -0.374 ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[0]            ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[0]                 ; CLK          ; CLK         ; 1.000        ; -0.036     ; 1.325      ;
; -0.356 ; lpm_decode0:load|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[2]                    ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[1]                 ; CLK          ; CLK         ; 1.000        ; -0.038     ; 1.305      ;
; -0.356 ; lpm_decode0:load|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[2]                    ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[3]                 ; CLK          ; CLK         ; 1.000        ; -0.038     ; 1.305      ;
; -0.355 ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[2]            ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[2]                 ; CLK          ; CLK         ; 1.000        ; -0.218     ; 1.124      ;
; -0.342 ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|q_a[3]                    ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 1.000        ; -0.023     ; 1.328      ;
; -0.338 ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a0~porta_re_reg ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|q_a[3]                         ; CLK          ; CLK         ; 1.000        ; -0.061     ; 1.232      ;
; -0.338 ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a0~porta_re_reg ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|q_a[2]                         ; CLK          ; CLK         ; 1.000        ; -0.061     ; 1.232      ;
; -0.338 ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a0~porta_re_reg ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|q_a[1]                         ; CLK          ; CLK         ; 1.000        ; -0.061     ; 1.232      ;
; -0.338 ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a0~porta_re_reg ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|q_a[0]                         ; CLK          ; CLK         ; 1.000        ; -0.061     ; 1.232      ;
; -0.337 ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|ram_block1a0~porta_re_reg ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[3]                         ; CLK          ; CLK         ; 1.000        ; -0.060     ; 1.232      ;
; -0.337 ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|ram_block1a0~porta_re_reg ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[2]                         ; CLK          ; CLK         ; 1.000        ; -0.060     ; 1.232      ;
; -0.337 ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|ram_block1a0~porta_re_reg ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[1]                         ; CLK          ; CLK         ; 1.000        ; -0.060     ; 1.232      ;
; -0.337 ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|ram_block1a0~porta_re_reg ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[0]                         ; CLK          ; CLK         ; 1.000        ; -0.060     ; 1.232      ;
; -0.333 ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|q_a[2]                    ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[2]                 ; CLK          ; CLK         ; 1.000        ; -0.200     ; 1.120      ;
; -0.333 ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[3]            ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 1.000        ; -0.041     ; 1.301      ;
; -0.328 ; lpm_counter6:INPR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]          ; lpm_counter6:OUTR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]               ; CLK          ; CLK         ; 1.000        ; -0.036     ; 1.279      ;
; -0.327 ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[0]            ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[0]                 ; CLK          ; CLK         ; 1.000        ; -0.218     ; 1.096      ;
; -0.324 ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[1]            ; lpm_counter6:OUTR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]               ; CLK          ; CLK         ; 1.000        ; -0.217     ; 1.094      ;
; -0.315 ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[2]            ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[2]                 ; CLK          ; CLK         ; 1.000        ; -0.036     ; 1.266      ;
; -0.301 ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|q_a[3]                    ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[3]                 ; CLK          ; CLK         ; 1.000        ; -0.201     ; 1.087      ;
; -0.286 ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|q_a[1]                    ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[1]                 ; CLK          ; CLK         ; 1.000        ; -0.201     ; 1.072      ;
; -0.286 ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[2]            ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 1.000        ; -0.041     ; 1.254      ;
; -0.283 ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[1]            ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 1.000        ; -0.041     ; 1.251      ;
; -0.280 ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|q_a[2]                    ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[2]                 ; CLK          ; CLK         ; 1.000        ; -0.025     ; 1.242      ;
; -0.279 ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|q_a[0]                    ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[0]                 ; CLK          ; CLK         ; 1.000        ; -0.025     ; 1.241      ;
; -0.270 ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[2]            ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[2]                 ; CLK          ; CLK         ; 1.000        ; -0.219     ; 1.038      ;
; -0.261 ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[0]            ; lpm_counter5:AR|lpm_counter:LPM_COUNTER_component|cntr_i5k:auto_generated|counter_reg_bit[0]                 ; CLK          ; CLK         ; 1.000        ; -0.041     ; 1.207      ;
; -0.253 ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[0]            ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[0]                 ; CLK          ; CLK         ; 1.000        ; -0.219     ; 1.021      ;
; -0.247 ; lpm_counter6:INPR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]          ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[3]                 ; CLK          ; CLK         ; 1.000        ; -0.038     ; 1.196      ;
; -0.244 ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|q_a[1]                    ; lpm_counter5:AR|lpm_counter:LPM_COUNTER_component|cntr_i5k:auto_generated|counter_reg_bit[1]                 ; CLK          ; CLK         ; 1.000        ; -0.023     ; 1.208      ;
; -0.244 ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|q_a[3]                    ; lpm_counter6:OUTR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]               ; CLK          ; CLK         ; 1.000        ; -0.012     ; 1.219      ;
; -0.237 ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|q_a[2]                    ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 1.000        ; -0.023     ; 1.223      ;
; -0.231 ; lpm_decode0:load|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[2]                    ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[2]                 ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.181      ;
; -0.231 ; lpm_decode0:load|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[2]                    ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[0]                 ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.181      ;
; -0.219 ; lpm_counter6:INPR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]          ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[0]                 ; CLK          ; CLK         ; 1.000        ; -0.038     ; 1.168      ;
; -0.212 ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[0]            ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[0]                 ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.162      ;
; -0.207 ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[1]            ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[1]                 ; CLK          ; CLK         ; 1.000        ; -0.219     ; 0.975      ;
; -0.202 ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[0]            ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[0]                 ; CLK          ; CLK         ; 1.000        ; 0.140      ; 1.329      ;
; -0.196 ; lpm_decode0:clear|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[2]                   ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[1]                 ; CLK          ; CLK         ; 1.000        ; -0.038     ; 1.145      ;
; -0.196 ; lpm_decode0:clear|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[2]                   ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[3]                 ; CLK          ; CLK         ; 1.000        ; -0.038     ; 1.145      ;
; -0.188 ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[2]            ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 1.000        ; 0.142      ; 1.339      ;
; -0.187 ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[0]            ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 1.000        ; -0.041     ; 1.155      ;
; -0.184 ; lpm_counter6:INPR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]          ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 1.000        ; 0.140      ; 1.333      ;
; -0.178 ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[0]            ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 1.000        ; 0.142      ; 1.329      ;
; -0.172 ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[2]            ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[2]                 ; CLK          ; CLK         ; 1.000        ; -0.035     ; 1.124      ;
; -0.168 ; lpm_counter6:INPR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]          ; lpm_counter6:OUTR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]               ; CLK          ; CLK         ; 1.000        ; 0.151      ; 1.306      ;
; -0.162 ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[0]            ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[0]                 ; CLK          ; CLK         ; 1.000        ; -0.035     ; 1.114      ;
; -0.161 ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[2]            ; lpm_counter5:AR|lpm_counter:LPM_COUNTER_component|cntr_i5k:auto_generated|counter_reg_bit[2]                 ; CLK          ; CLK         ; 1.000        ; -0.041     ; 1.107      ;
; -0.157 ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|q_a[2]                    ; lpm_counter5:AR|lpm_counter:LPM_COUNTER_component|cntr_i5k:auto_generated|counter_reg_bit[2]                 ; CLK          ; CLK         ; 1.000        ; -0.023     ; 1.121      ;
; -0.155 ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|q_a[3]                    ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[3]                 ; CLK          ; CLK         ; 1.000        ; -0.201     ; 0.941      ;
; -0.148 ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[1]            ; lpm_counter5:AR|lpm_counter:LPM_COUNTER_component|cntr_i5k:auto_generated|counter_reg_bit[1]                 ; CLK          ; CLK         ; 1.000        ; -0.041     ; 1.094      ;
; -0.146 ; lpm_decode0:load|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[3]                    ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[2]                 ; CLK          ; CLK         ; 1.000        ; -0.038     ; 1.095      ;
; -0.146 ; lpm_decode0:load|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[3]                    ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[1]                 ; CLK          ; CLK         ; 1.000        ; -0.038     ; 1.095      ;
; -0.146 ; lpm_decode0:load|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[3]                    ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[0]                 ; CLK          ; CLK         ; 1.000        ; -0.038     ; 1.095      ;
; -0.146 ; lpm_decode0:load|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[3]                    ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[3]                 ; CLK          ; CLK         ; 1.000        ; -0.038     ; 1.095      ;
; -0.142 ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[2]            ; lpm_counter6:OUTR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]               ; CLK          ; CLK         ; 1.000        ; 0.153      ; 1.282      ;
; -0.141 ; lpm_counter6:INPR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]          ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[1]                 ; CLK          ; CLK         ; 1.000        ; -0.038     ; 1.090      ;
; -0.139 ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[2]            ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[2]                 ; CLK          ; CLK         ; 1.000        ; 0.140      ; 1.266      ;
; -0.136 ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[3]            ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[3]                 ; CLK          ; CLK         ; 1.000        ; -0.219     ; 0.904      ;
; -0.133 ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[1]                    ; lpm_counter3:IR|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]                 ; CLK          ; CLK         ; 1.000        ; -0.193     ; 0.927      ;
; -0.131 ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|q_a[3]                    ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[3]                 ; CLK          ; CLK         ; 1.000        ; -0.025     ; 1.093      ;
; -0.131 ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[0]                    ; lpm_counter3:IR|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]                 ; CLK          ; CLK         ; 1.000        ; -0.193     ; 0.925      ;
; -0.127 ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[1]            ; lpm_counter6:OUTR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]               ; CLK          ; CLK         ; 1.000        ; -0.034     ; 1.080      ;
; -0.126 ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[2]                    ; lpm_counter3:IR|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]                 ; CLK          ; CLK         ; 1.000        ; -0.193     ; 0.920      ;
; -0.118 ; lpm_decode0:load|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[0]                    ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[3]                 ; CLK          ; CLK         ; 1.000        ; 0.138      ; 1.243      ;
; -0.118 ; lpm_decode0:load|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[0]                    ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[2]                 ; CLK          ; CLK         ; 1.000        ; 0.138      ; 1.243      ;
; -0.118 ; lpm_decode0:load|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[0]                    ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[1]                 ; CLK          ; CLK         ; 1.000        ; 0.138      ; 1.243      ;
; -0.118 ; lpm_decode0:load|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[0]                    ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[0]                 ; CLK          ; CLK         ; 1.000        ; 0.138      ; 1.243      ;
; -0.113 ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[3]                    ; lpm_counter3:IR|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]                 ; CLK          ; CLK         ; 1.000        ; -0.193     ; 0.907      ;
; -0.108 ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|q_a[0]                    ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[0]                 ; CLK          ; CLK         ; 1.000        ; -0.200     ; 0.895      ;
; -0.101 ; lpm_decode0:clear|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[3]                   ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[2]                 ; CLK          ; CLK         ; 1.000        ; -0.039     ; 1.049      ;
; -0.101 ; lpm_decode0:clear|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[3]                   ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[1]                 ; CLK          ; CLK         ; 1.000        ; -0.039     ; 1.049      ;
; -0.101 ; lpm_decode0:clear|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[3]                   ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[0]                 ; CLK          ; CLK         ; 1.000        ; -0.039     ; 1.049      ;
; -0.101 ; lpm_decode0:clear|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[3]                   ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[3]                 ; CLK          ; CLK         ; 1.000        ; -0.039     ; 1.049      ;
; -0.096 ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[1]            ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 1.000        ; 0.142      ; 1.247      ;
; -0.085 ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[2]            ; lpm_counter6:OUTR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]               ; CLK          ; CLK         ; 1.000        ; -0.030     ; 1.042      ;
; -0.084 ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|q_a[0]                    ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 1.000        ; -0.023     ; 1.070      ;
; -0.082 ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[3]            ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[3]                 ; CLK          ; CLK         ; 1.000        ; -0.036     ; 1.033      ;
; -0.074 ; lpm_counter6:INPR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]          ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 1.000        ; 0.140      ; 1.223      ;
; -0.074 ; lpm_counter6:INPR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]          ; lpm_counter5:AR|lpm_counter:LPM_COUNTER_component|cntr_i5k:auto_generated|counter_reg_bit[1]                 ; CLK          ; CLK         ; 1.000        ; 0.140      ; 1.201      ;
; -0.071 ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[2]            ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[2]                 ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.021      ;
; -0.071 ; lpm_decode0:clear|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[2]                   ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[2]                 ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.021      ;
; -0.071 ; lpm_decode0:clear|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[2]                   ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[0]                 ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.021      ;
; -0.069 ; lpm_counter3:IR|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]            ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[2]                 ; CLK          ; CLK         ; 1.000        ; -0.035     ; 1.021      ;
; -0.061 ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[1]            ; lpm_counter6:OUTR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]               ; CLK          ; CLK         ; 1.000        ; -0.034     ; 1.014      ;
; -0.060 ; lpm_counter6:INPR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]          ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[1]                 ; CLK          ; CLK         ; 1.000        ; -0.038     ; 1.009      ;
; -0.050 ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[1]            ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[1]                 ; CLK          ; CLK         ; 1.000        ; -0.036     ; 1.001      ;
; -0.050 ; lpm_counter6:INPR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]          ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[2]                 ; CLK          ; CLK         ; 1.000        ; -0.038     ; 0.999      ;
; -0.047 ; lpm_counter6:INPR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]          ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[0]                 ; CLK          ; CLK         ; 1.000        ; 0.138      ; 1.172      ;
; -0.046 ; lpm_counter3:IR|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]            ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[0]                 ; CLK          ; CLK         ; 1.000        ; -0.035     ; 0.998      ;
; -0.043 ; lpm_counter3:IR|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]            ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 1.000        ; 0.142      ; 1.194      ;
; -0.039 ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[0]            ; lpm_counter6:OUTR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]               ; CLK          ; CLK         ; 1.000        ; -0.030     ; 0.996      ;
; -0.039 ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[3]            ; lpm_counter6:OUTR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]               ; CLK          ; CLK         ; 1.000        ; -0.030     ; 0.996      ;
; -0.035 ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[0]            ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[0]                 ; CLK          ; CLK         ; 1.000        ; 0.139      ; 1.161      ;
; -0.032 ; lpm_counter3:IR|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]            ; lpm_counter6:OUTR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]               ; CLK          ; CLK         ; 1.000        ; -0.034     ; 0.985      ;
+--------+---------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLK'                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                      ; To Node                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.213 ; lpm_decode0:clear|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[5]          ; lpm_counter6:INPR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.333      ;
; 0.217 ; lpm_decode0:clear|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[5]          ; lpm_counter6:INPR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.337      ;
; 0.217 ; lpm_decode0:clear|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[5]          ; lpm_counter6:INPR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.337      ;
; 0.221 ; lpm_decode0:clear|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[1]          ; lpm_counter5:AR|lpm_counter:LPM_COUNTER_component|cntr_i5k:auto_generated|counter_reg_bit[1]                  ; CLK          ; CLK         ; 0.000        ; 0.219      ; 0.524      ;
; 0.221 ; lpm_decode0:clear|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[1]          ; lpm_counter5:AR|lpm_counter:LPM_COUNTER_component|cntr_i5k:auto_generated|counter_reg_bit[0]                  ; CLK          ; CLK         ; 0.000        ; 0.219      ; 0.524      ;
; 0.224 ; lpm_decode0:clear|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[1]          ; lpm_counter5:AR|lpm_counter:LPM_COUNTER_component|cntr_i5k:auto_generated|counter_reg_bit[2]                  ; CLK          ; CLK         ; 0.000        ; 0.219      ; 0.527      ;
; 0.242 ; lpm_counter6:INPR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2] ; lpm_counter5:AR|lpm_counter:LPM_COUNTER_component|cntr_i5k:auto_generated|counter_reg_bit[2]                  ; CLK          ; CLK         ; 0.000        ; 0.219      ; 0.545      ;
; 0.250 ; lpm_counter3:IR|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]   ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[0]                  ; CLK          ; CLK         ; 0.000        ; 0.219      ; 0.553      ;
; 0.259 ; lpm_counter3:IR|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]   ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[3]                  ; CLK          ; CLK         ; 0.000        ; 0.219      ; 0.562      ;
; 0.315 ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[1]   ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[1]                  ; CLK          ; CLK         ; 0.000        ; 0.219      ; 0.618      ;
; 0.327 ; lpm_decode0:clear|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[5]          ; lpm_counter6:INPR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.447      ;
; 0.328 ; lpm_decode0:clear|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[4]          ; lpm_counter6:OUTR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.448      ;
; 0.332 ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[2]   ; lpm_counter6:OUTR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                ; CLK          ; CLK         ; 0.000        ; 0.232      ; 0.648      ;
; 0.340 ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[3]   ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.479      ;
; 0.344 ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[1]   ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.483      ;
; 0.352 ; lpm_counter3:IR|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]   ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[1]                  ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.472      ;
; 0.353 ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[3]   ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[3]                  ; CLK          ; CLK         ; 0.000        ; 0.219      ; 0.656      ;
; 0.356 ; lpm_counter5:AR|lpm_counter:LPM_COUNTER_component|cntr_i5k:auto_generated|counter_reg_bit[0]   ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.041      ; 0.501      ;
; 0.361 ; lpm_counter6:INPR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0] ; lpm_counter5:AR|lpm_counter:LPM_COUNTER_component|cntr_i5k:auto_generated|counter_reg_bit[0]                  ; CLK          ; CLK         ; 0.000        ; 0.219      ; 0.664      ;
; 0.364 ; lpm_counter3:IR|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]   ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[3]                  ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.484      ;
; 0.365 ; lpm_counter5:AR|lpm_counter:LPM_COUNTER_component|cntr_i5k:auto_generated|counter_reg_bit[2]   ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.041      ; 0.510      ;
; 0.376 ; lpm_counter5:AR|lpm_counter:LPM_COUNTER_component|cntr_i5k:auto_generated|counter_reg_bit[1]   ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.041      ; 0.521      ;
; 0.383 ; lpm_counter3:IR|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]   ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[2]                  ; CLK          ; CLK         ; 0.000        ; 0.219      ; 0.686      ;
; 0.384 ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[0]   ; lpm_counter6:OUTR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                ; CLK          ; CLK         ; 0.000        ; 0.232      ; 0.700      ;
; 0.384 ; lpm_decode0:clear|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[0]          ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[3]                  ; CLK          ; CLK         ; 0.000        ; 0.217      ; 0.685      ;
; 0.385 ; lpm_decode0:clear|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[0]          ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[1]                  ; CLK          ; CLK         ; 0.000        ; 0.217      ; 0.686      ;
; 0.386 ; lpm_decode0:clear|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[0]          ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[2]                  ; CLK          ; CLK         ; 0.000        ; 0.217      ; 0.687      ;
; 0.388 ; lpm_decode0:clear|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[0]          ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[0]                  ; CLK          ; CLK         ; 0.000        ; 0.217      ; 0.689      ;
; 0.392 ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[1]   ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[1]                  ; CLK          ; CLK         ; 0.000        ; 0.219      ; 0.695      ;
; 0.437 ; lpm_decode0:clear|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[4]          ; lpm_counter6:OUTR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                ; CLK          ; CLK         ; 0.000        ; 0.231      ; 0.752      ;
; 0.444 ; lpm_counter3:IR|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]   ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[1]                  ; CLK          ; CLK         ; 0.000        ; 0.219      ; 0.747      ;
; 0.457 ; lpm_decode0:clear|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[3]          ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[1]                  ; CLK          ; CLK         ; 0.000        ; 0.033      ; 0.574      ;
; 0.457 ; lpm_decode0:clear|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[3]          ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[0]                  ; CLK          ; CLK         ; 0.000        ; 0.033      ; 0.574      ;
; 0.460 ; lpm_decode0:clear|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[4]          ; lpm_counter6:OUTR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                ; CLK          ; CLK         ; 0.000        ; 0.231      ; 0.775      ;
; 0.460 ; lpm_counter3:IR|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]   ; lpm_counter6:OUTR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                ; CLK          ; CLK         ; 0.000        ; 0.233      ; 0.777      ;
; 0.460 ; lpm_decode0:clear|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[4]          ; lpm_counter6:OUTR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                ; CLK          ; CLK         ; 0.000        ; 0.231      ; 0.775      ;
; 0.463 ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[2]   ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.602      ;
; 0.463 ; lpm_counter3:IR|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]   ; lpm_counter6:OUTR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                ; CLK          ; CLK         ; 0.000        ; 0.233      ; 0.780      ;
; 0.466 ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[2]   ; lpm_counter5:AR|lpm_counter:LPM_COUNTER_component|cntr_i5k:auto_generated|counter_reg_bit[2]                  ; CLK          ; CLK         ; 0.000        ; 0.221      ; 0.771      ;
; 0.467 ; lpm_decode0:clear|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[2]          ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[2]                  ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.586      ;
; 0.469 ; lpm_decode0:clear|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[2]          ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[0]                  ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.588      ;
; 0.472 ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[2]   ; lpm_counter5:AR|lpm_counter:LPM_COUNTER_component|cntr_i5k:auto_generated|counter_reg_bit[2]                  ; CLK          ; CLK         ; 0.000        ; 0.220      ; 0.776      ;
; 0.472 ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[3]   ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[3]                  ; CLK          ; CLK         ; 0.000        ; 0.219      ; 0.775      ;
; 0.472 ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[0]   ; lpm_counter5:AR|lpm_counter:LPM_COUNTER_component|cntr_i5k:auto_generated|counter_reg_bit[0]                  ; CLK          ; CLK         ; 0.000        ; 0.220      ; 0.776      ;
; 0.480 ; lpm_counter3:IR|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]   ; lpm_counter6:OUTR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                ; CLK          ; CLK         ; 0.000        ; 0.233      ; 0.797      ;
; 0.481 ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[0]   ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.620      ;
; 0.485 ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[0]   ; lpm_counter5:AR|lpm_counter:LPM_COUNTER_component|cntr_i5k:auto_generated|counter_reg_bit[0]                  ; CLK          ; CLK         ; 0.000        ; 0.221      ; 0.790      ;
; 0.496 ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[0]   ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[0]                  ; CLK          ; CLK         ; 0.000        ; 0.043      ; 0.623      ;
; 0.502 ; lpm_counter6:INPR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3] ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[3]                  ; CLK          ; CLK         ; 0.000        ; 0.217      ; 0.803      ;
; 0.507 ; lpm_counter6:INPR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0] ; lpm_counter6:OUTR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                ; CLK          ; CLK         ; 0.000        ; 0.231      ; 0.822      ;
; 0.519 ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[3]   ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[3]                  ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.639      ;
; 0.520 ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[3]   ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[3]                  ; CLK          ; CLK         ; 0.000        ; 0.043      ; 0.647      ;
; 0.529 ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[0]   ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK          ; CLK         ; 0.000        ; 0.220      ; 0.853      ;
; 0.534 ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[3]   ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[3]                  ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.654      ;
; 0.547 ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[1]   ; lpm_counter5:AR|lpm_counter:LPM_COUNTER_component|cntr_i5k:auto_generated|counter_reg_bit[1]                  ; CLK          ; CLK         ; 0.000        ; 0.221      ; 0.852      ;
; 0.549 ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[2]   ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK          ; CLK         ; 0.000        ; 0.220      ; 0.873      ;
; 0.550 ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[1]   ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK          ; CLK         ; 0.000        ; 0.221      ; 0.875      ;
; 0.553 ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[1]   ; lpm_counter5:AR|lpm_counter:LPM_COUNTER_component|cntr_i5k:auto_generated|counter_reg_bit[1]                  ; CLK          ; CLK         ; 0.000        ; 0.221      ; 0.858      ;
; 0.554 ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[3]   ; lpm_counter6:OUTR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                ; CLK          ; CLK         ; 0.000        ; 0.233      ; 0.871      ;
; 0.556 ; lpm_counter3:IR|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]   ; lpm_counter5:AR|lpm_counter:LPM_COUNTER_component|cntr_i5k:auto_generated|counter_reg_bit[1]                  ; CLK          ; CLK         ; 0.000        ; 0.221      ; 0.861      ;
; 0.561 ; lpm_counter6:INPR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2] ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[2]                  ; CLK          ; CLK         ; 0.000        ; 0.217      ; 0.862      ;
; 0.562 ; lpm_counter3:IR|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]   ; lpm_counter5:AR|lpm_counter:LPM_COUNTER_component|cntr_i5k:auto_generated|counter_reg_bit[2]                  ; CLK          ; CLK         ; 0.000        ; 0.221      ; 0.867      ;
; 0.566 ; lpm_decode0:clear|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[3]          ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[2]                  ; CLK          ; CLK         ; 0.000        ; 0.033      ; 0.683      ;
; 0.567 ; lpm_decode0:clear|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[3]          ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[3]                  ; CLK          ; CLK         ; 0.000        ; 0.033      ; 0.684      ;
; 0.570 ; lpm_counter6:INPR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2] ; lpm_counter6:OUTR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                ; CLK          ; CLK         ; 0.000        ; 0.231      ; 0.885      ;
; 0.570 ; lpm_counter6:INPR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1] ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[1]                  ; CLK          ; CLK         ; 0.000        ; 0.217      ; 0.871      ;
; 0.578 ; lpm_counter3:IR|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]   ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[3]                  ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.698      ;
; 0.579 ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[1]   ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[1]                  ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.699      ;
; 0.581 ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[0]   ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[0]                  ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.701      ;
; 0.590 ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[2]   ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[2]                  ; CLK          ; CLK         ; 0.000        ; 0.218      ; 0.892      ;
; 0.590 ; lpm_counter3:IR|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]   ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK          ; CLK         ; 0.000        ; 0.221      ; 0.915      ;
; 0.591 ; lpm_decode0:clear|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[2]          ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[1]                  ; CLK          ; CLK         ; 0.000        ; 0.034      ; 0.709      ;
; 0.592 ; lpm_decode0:load|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[5]           ; lpm_counter6:OUTR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                ; CLK          ; CLK         ; 0.000        ; 0.231      ; 0.907      ;
; 0.592 ; lpm_decode0:load|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[5]           ; lpm_counter6:OUTR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                ; CLK          ; CLK         ; 0.000        ; 0.231      ; 0.907      ;
; 0.592 ; lpm_decode0:load|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[5]           ; lpm_counter6:OUTR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                ; CLK          ; CLK         ; 0.000        ; 0.231      ; 0.907      ;
; 0.612 ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[1]   ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[1]                  ; CLK          ; CLK         ; 0.000        ; -0.140     ; 0.556      ;
; 0.614 ; lpm_counter6:INPR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2] ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK          ; CLK         ; 0.000        ; 0.219      ; 0.937      ;
; 0.625 ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[3]   ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[3]                  ; CLK          ; CLK         ; 0.000        ; -0.140     ; 0.569      ;
; 0.629 ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|q_a[0]           ; lpm_counter6:OUTR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                ; CLK          ; CLK         ; 0.000        ; 0.075      ; 0.788      ;
; 0.629 ; lpm_counter6:INPR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2] ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[2]                  ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.748      ;
; 0.629 ; lpm_counter3:IR|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]   ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[1]                  ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.749      ;
; 0.631 ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[0]   ; lpm_counter6:OUTR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                ; CLK          ; CLK         ; 0.000        ; 0.233      ; 0.948      ;
; 0.631 ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[1]   ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[1]                  ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.751      ;
; 0.634 ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[2]   ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[2]                  ; CLK          ; CLK         ; 0.000        ; 0.043      ; 0.761      ;
; 0.643 ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[3]   ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[3]                  ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.763      ;
; 0.650 ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[3]   ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK          ; CLK         ; 0.000        ; 0.221      ; 0.975      ;
; 0.651 ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[1]   ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[1]                  ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.771      ;
; 0.651 ; lpm_decode0:load|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[1]           ; lpm_counter5:AR|lpm_counter:LPM_COUNTER_component|cntr_i5k:auto_generated|counter_reg_bit[2]                  ; CLK          ; CLK         ; 0.000        ; 0.219      ; 0.954      ;
; 0.651 ; lpm_decode0:load|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[1]           ; lpm_counter5:AR|lpm_counter:LPM_COUNTER_component|cntr_i5k:auto_generated|counter_reg_bit[1]                  ; CLK          ; CLK         ; 0.000        ; 0.219      ; 0.954      ;
; 0.651 ; lpm_decode0:load|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[1]           ; lpm_counter5:AR|lpm_counter:LPM_COUNTER_component|cntr_i5k:auto_generated|counter_reg_bit[0]                  ; CLK          ; CLK         ; 0.000        ; 0.219      ; 0.954      ;
; 0.653 ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[3]   ; lpm_counter6:OUTR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                ; CLK          ; CLK         ; 0.000        ; 0.233      ; 0.970      ;
; 0.658 ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|q_a[1]           ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[1]                  ; CLK          ; CLK         ; 0.000        ; 0.061      ; 0.803      ;
; 0.659 ; lpm_counter3:IR|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]   ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK          ; CLK         ; 0.000        ; 0.221      ; 0.984      ;
; 0.661 ; lpm_counter3:IR|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]   ; lpm_counter5:AR|lpm_counter:LPM_COUNTER_component|cntr_i5k:auto_generated|counter_reg_bit[0]                  ; CLK          ; CLK         ; 0.000        ; 0.221      ; 0.966      ;
; 0.664 ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[2]   ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[2]                  ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.784      ;
; 0.665 ; lpm_counter3:IR|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]   ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK          ; CLK         ; 0.000        ; 0.221      ; 0.990      ;
; 0.666 ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[3]   ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK          ; CLK         ; 0.000        ; 0.221      ; 0.991      ;
; 0.672 ; lpm_counter6:INPR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0] ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK          ; CLK         ; 0.000        ; 0.219      ; 0.995      ;
; 0.674 ; lpm_decode0:clear|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[2]          ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[3]                  ; CLK          ; CLK         ; 0.000        ; 0.034      ; 0.792      ;
; 0.683 ; lpm_counter6:INPR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3] ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[3]                  ; CLK          ; CLK         ; 0.000        ; 0.034      ; 0.801      ;
+-------+------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLK'                                                                                                                                               ;
+--------+--------------+----------------+-----------------+-------+------------+---------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock ; Clock Edge ; Target                                                                                                        ;
+--------+--------------+----------------+-----------------+-------+------------+---------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate       ; CLK   ; Rise       ; CLK                                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[0]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[1]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[2]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[3]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|ram_block1a0~porta_re_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|q_a[0]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|q_a[1]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|q_a[2]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|q_a[3]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a0~porta_re_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a0~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; lpm_counter3:IR|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; lpm_counter3:IR|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; lpm_counter3:IR|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; lpm_counter3:IR|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[0]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[1]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[2]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[3]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[0]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[1]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[2]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[3]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[0]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[1]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[2]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[3]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; lpm_counter5:AR|lpm_counter:LPM_COUNTER_component|cntr_i5k:auto_generated|counter_reg_bit[0]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; lpm_counter5:AR|lpm_counter:LPM_COUNTER_component|cntr_i5k:auto_generated|counter_reg_bit[1]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; lpm_counter5:AR|lpm_counter:LPM_COUNTER_component|cntr_i5k:auto_generated|counter_reg_bit[2]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; lpm_counter6:INPR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; lpm_counter6:INPR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; lpm_counter6:INPR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; lpm_counter6:INPR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; lpm_counter6:OUTR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; lpm_counter6:OUTR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; lpm_counter6:OUTR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; lpm_counter6:OUTR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; lpm_decode0:clear|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[0]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; lpm_decode0:clear|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[1]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; lpm_decode0:clear|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[2]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; lpm_decode0:clear|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[3]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; lpm_decode0:clear|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[4]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; lpm_decode0:clear|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[5]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; lpm_decode0:load|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[0]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; lpm_decode0:load|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[1]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; lpm_decode0:load|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[2]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; lpm_decode0:load|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[3]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; lpm_decode0:load|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[4]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; lpm_decode0:load|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[5]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; lpm_decode0:load|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[6]                          ;
; -0.123 ; 0.107        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -0.123 ; 0.107        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a0~porta_re_reg       ;
; -0.123 ; 0.107        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a0~porta_we_reg       ;
; -0.122 ; 0.108        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|q_a[0]                          ;
; -0.122 ; 0.108        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|q_a[1]                          ;
; -0.122 ; 0.108        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|q_a[2]                          ;
; -0.122 ; 0.108        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|q_a[3]                          ;
; -0.121 ; 0.109        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; DataRam:inst18|altsyncram:altsyncram_component|altsyncram_soh1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -0.120 ; 0.110        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|ram_block1a0~porta_address_reg0 ;
; -0.120 ; 0.110        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|ram_block1a0~porta_re_reg       ;
; -0.119 ; 0.111        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[0]                          ;
; -0.119 ; 0.111        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[1]                          ;
; -0.119 ; 0.111        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[2]                          ;
; -0.119 ; 0.111        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; CodeRom:sadsaf|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|q_a[3]                          ;
; -0.083 ; 0.101        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; lpm_counter6:OUTR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                ;
; -0.083 ; 0.101        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; lpm_counter6:OUTR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                ;
; -0.083 ; 0.101        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; lpm_counter6:OUTR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                ;
; -0.075 ; 0.109        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[0]                  ;
; -0.075 ; 0.109        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[1]                  ;
; -0.075 ; 0.109        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[2]                  ;
; -0.075 ; 0.109        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; lpm_counter4:PC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[3]                  ;
; -0.075 ; 0.109        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; lpm_counter5:AR|lpm_counter:LPM_COUNTER_component|cntr_i5k:auto_generated|counter_reg_bit[0]                  ;
; -0.075 ; 0.109        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; lpm_counter5:AR|lpm_counter:LPM_COUNTER_component|cntr_i5k:auto_generated|counter_reg_bit[1]                  ;
; -0.075 ; 0.109        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; lpm_counter5:AR|lpm_counter:LPM_COUNTER_component|cntr_i5k:auto_generated|counter_reg_bit[2]                  ;
; -0.059 ; 0.125        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; lpm_counter3:IR|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]                  ;
; -0.059 ; 0.125        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; lpm_counter3:IR|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]                  ;
; -0.059 ; 0.125        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; lpm_counter3:IR|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]                  ;
; -0.059 ; 0.125        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; lpm_counter3:IR|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]                  ;
; -0.059 ; 0.125        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[0]                  ;
; -0.059 ; 0.125        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[1]                  ;
; -0.059 ; 0.125        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[2]                  ;
; -0.059 ; 0.125        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; lpm_counter4:AC|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[3]                  ;
; -0.059 ; 0.125        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[0]                  ;
; -0.059 ; 0.125        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[1]                  ;
; -0.059 ; 0.125        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[2]                  ;
; -0.059 ; 0.125        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; lpm_counter4:DR|lpm_counter:LPM_COUNTER_component|cntr_j5k:auto_generated|counter_reg_bit[3]                  ;
; -0.059 ; 0.125        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; lpm_counter6:INPR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                ;
; -0.059 ; 0.125        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; lpm_counter6:INPR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                ;
; -0.059 ; 0.125        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; lpm_counter6:INPR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                ;
; -0.059 ; 0.125        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; lpm_counter6:INPR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                ;
; -0.059 ; 0.125        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; lpm_counter6:OUTR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                ;
; -0.059 ; 0.125        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; lpm_decode0:clear|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[0]                         ;
; -0.059 ; 0.125        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; lpm_decode0:clear|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[1]                         ;
; -0.059 ; 0.125        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; lpm_decode0:clear|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[2]                         ;
; -0.059 ; 0.125        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; lpm_decode0:clear|lpm_decode:LPM_DECODE_component|decode_d9h:auto_generated|dffe1a[3]                         ;
+--------+--------------+----------------+-----------------+-------+------------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Setup Times                                                            ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; DataIn[*]  ; CLK        ; 0.888 ; 1.476 ; Rise       ; CLK             ;
;  DataIn[0] ; CLK        ; 0.699 ; 1.274 ; Rise       ; CLK             ;
;  DataIn[1] ; CLK        ; 0.794 ; 1.380 ; Rise       ; CLK             ;
;  DataIn[2] ; CLK        ; 0.753 ; 1.338 ; Rise       ; CLK             ;
;  DataIn[3] ; CLK        ; 0.888 ; 1.476 ; Rise       ; CLK             ;
; INR[*]     ; CLK        ; 1.192 ; 1.743 ; Rise       ; CLK             ;
;  INR[0]    ; CLK        ; 1.176 ; 1.730 ; Rise       ; CLK             ;
;  INR[1]    ; CLK        ; 1.192 ; 1.743 ; Rise       ; CLK             ;
;  INR[2]    ; CLK        ; 1.058 ; 1.616 ; Rise       ; CLK             ;
;  INR[3]    ; CLK        ; 1.077 ; 1.621 ; Rise       ; CLK             ;
; LD[*]      ; CLK        ; 1.026 ; 1.612 ; Rise       ; CLK             ;
;  LD[0]     ; CLK        ; 0.876 ; 1.470 ; Rise       ; CLK             ;
;  LD[1]     ; CLK        ; 0.967 ; 1.549 ; Rise       ; CLK             ;
;  LD[2]     ; CLK        ; 0.898 ; 1.489 ; Rise       ; CLK             ;
;  LD[3]     ; CLK        ; 1.026 ; 1.612 ; Rise       ; CLK             ;
; RW         ; CLK        ; 1.075 ; 1.681 ; Rise       ; CLK             ;
; S[*]       ; CLK        ; 2.329 ; 2.836 ; Rise       ; CLK             ;
;  S[0]      ; CLK        ; 2.329 ; 2.823 ; Rise       ; CLK             ;
;  S[1]      ; CLK        ; 2.257 ; 2.687 ; Rise       ; CLK             ;
;  S[2]      ; CLK        ; 2.104 ; 2.836 ; Rise       ; CLK             ;
; m          ; CLK        ; 1.271 ; 1.859 ; Rise       ; CLK             ;
+------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Hold Times                                                               ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; DataIn[*]  ; CLK        ; -0.495 ; -1.056 ; Rise       ; CLK             ;
;  DataIn[0] ; CLK        ; -0.495 ; -1.056 ; Rise       ; CLK             ;
;  DataIn[1] ; CLK        ; -0.589 ; -1.159 ; Rise       ; CLK             ;
;  DataIn[2] ; CLK        ; -0.548 ; -1.117 ; Rise       ; CLK             ;
;  DataIn[3] ; CLK        ; -0.679 ; -1.251 ; Rise       ; CLK             ;
; INR[*]     ; CLK        ; -0.534 ; -1.090 ; Rise       ; CLK             ;
;  INR[0]    ; CLK        ; -0.633 ; -1.223 ; Rise       ; CLK             ;
;  INR[1]    ; CLK        ; -0.619 ; -1.184 ; Rise       ; CLK             ;
;  INR[2]    ; CLK        ; -0.534 ; -1.090 ; Rise       ; CLK             ;
;  INR[3]    ; CLK        ; -0.550 ; -1.107 ; Rise       ; CLK             ;
; LD[*]      ; CLK        ; -0.659 ; -1.235 ; Rise       ; CLK             ;
;  LD[0]     ; CLK        ; -0.659 ; -1.240 ; Rise       ; CLK             ;
;  LD[1]     ; CLK        ; -0.712 ; -1.294 ; Rise       ; CLK             ;
;  LD[2]     ; CLK        ; -0.673 ; -1.235 ; Rise       ; CLK             ;
;  LD[3]     ; CLK        ; -0.770 ; -1.346 ; Rise       ; CLK             ;
; RW         ; CLK        ; -0.536 ; -1.062 ; Rise       ; CLK             ;
; S[*]       ; CLK        ; -0.696 ; -1.279 ; Rise       ; CLK             ;
;  S[0]      ; CLK        ; -0.751 ; -1.342 ; Rise       ; CLK             ;
;  S[1]      ; CLK        ; -0.752 ; -1.384 ; Rise       ; CLK             ;
;  S[2]      ; CLK        ; -0.696 ; -1.279 ; Rise       ; CLK             ;
; m          ; CLK        ; -0.535 ; -1.066 ; Rise       ; CLK             ;
+------------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; DataOut[*]  ; CLK        ; 3.477 ; 3.535 ; Rise       ; CLK             ;
;  DataOut[0] ; CLK        ; 3.477 ; 3.535 ; Rise       ; CLK             ;
;  DataOut[1] ; CLK        ; 3.106 ; 3.139 ; Rise       ; CLK             ;
;  DataOut[2] ; CLK        ; 3.298 ; 3.330 ; Rise       ; CLK             ;
;  DataOut[3] ; CLK        ; 3.309 ; 3.342 ; Rise       ; CLK             ;
; result[*]   ; CLK        ; 5.008 ; 5.206 ; Rise       ; CLK             ;
;  result[0]  ; CLK        ; 4.009 ; 4.127 ; Rise       ; CLK             ;
;  result[1]  ; CLK        ; 4.060 ; 4.160 ; Rise       ; CLK             ;
;  result[2]  ; CLK        ; 4.345 ; 4.522 ; Rise       ; CLK             ;
;  result[3]  ; CLK        ; 5.008 ; 5.206 ; Rise       ; CLK             ;
+-------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; DataOut[*]  ; CLK        ; 3.045 ; 3.076 ; Rise       ; CLK             ;
;  DataOut[0] ; CLK        ; 3.401 ; 3.457 ; Rise       ; CLK             ;
;  DataOut[1] ; CLK        ; 3.045 ; 3.076 ; Rise       ; CLK             ;
;  DataOut[2] ; CLK        ; 3.230 ; 3.260 ; Rise       ; CLK             ;
;  DataOut[3] ; CLK        ; 3.240 ; 3.271 ; Rise       ; CLK             ;
; result[*]   ; CLK        ; 3.428 ; 3.501 ; Rise       ; CLK             ;
;  result[0]  ; CLK        ; 3.606 ; 3.694 ; Rise       ; CLK             ;
;  result[1]  ; CLK        ; 3.428 ; 3.501 ; Rise       ; CLK             ;
;  result[2]  ; CLK        ; 3.874 ; 3.990 ; Rise       ; CLK             ;
;  result[3]  ; CLK        ; 4.568 ; 4.762 ; Rise       ; CLK             ;
+-------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; S[0]       ; result[0]   ; 4.854 ; 5.046 ; 5.533 ; 5.603 ;
; S[0]       ; result[1]   ; 4.733 ; 4.788 ; 5.316 ; 5.455 ;
; S[0]       ; result[2]   ; 5.186 ; 5.301 ; 5.785 ; 5.996 ;
; S[0]       ; result[3]   ; 5.813 ; 5.966 ; 6.359 ; 6.663 ;
; S[1]       ; result[0]   ; 4.359 ; 5.037 ; 5.480 ; 5.040 ;
; S[1]       ; result[1]   ; 4.414 ; 4.889 ; 5.359 ; 5.095 ;
; S[1]       ; result[2]   ; 4.583 ; 5.430 ; 5.812 ; 5.292 ;
; S[1]       ; result[3]   ; 5.354 ; 6.097 ; 6.439 ; 6.130 ;
; S[2]       ; result[0]   ; 4.822 ; 4.302 ; 4.822 ; 5.553 ;
; S[2]       ; result[1]   ; 4.605 ; 4.399 ; 4.876 ; 5.295 ;
; S[2]       ; result[2]   ; 5.074 ; 4.701 ; 5.161 ; 5.808 ;
; S[2]       ; result[3]   ; 5.648 ; 5.434 ; 5.816 ; 6.473 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; S[0]       ; result[0]   ; 4.153 ; 4.203 ; 4.770 ; 4.819 ;
; S[0]       ; result[1]   ; 4.063 ; 4.094 ; 4.654 ; 4.691 ;
; S[0]       ; result[2]   ; 4.478 ; 4.567 ; 5.097 ; 5.182 ;
; S[0]       ; result[3]   ; 5.008 ; 5.143 ; 5.600 ; 5.741 ;
; S[1]       ; result[0]   ; 4.133 ; 4.185 ; 4.735 ; 4.787 ;
; S[1]       ; result[1]   ; 3.899 ; 3.972 ; 4.534 ; 4.535 ;
; S[1]       ; result[2]   ; 4.458 ; 4.549 ; 5.061 ; 5.150 ;
; S[1]       ; result[3]   ; 5.017 ; 5.205 ; 5.646 ; 5.755 ;
; S[2]       ; result[0]   ; 4.127 ; 3.829 ; 4.387 ; 4.784 ;
; S[2]       ; result[1]   ; 4.003 ; 4.036 ; 4.586 ; 4.625 ;
; S[2]       ; result[2]   ; 4.452 ; 4.209 ; 4.753 ; 5.167 ;
; S[2]       ; result[3]   ; 5.086 ; 5.250 ; 5.671 ; 5.841 ;
+------------+-------------+-------+-------+-------+-------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                           ;
+------------------+---------+-------+----------+---------+---------------------+
; Clock            ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack ; -1.780  ; 0.213 ; N/A      ; N/A     ; -3.000              ;
;  CLK             ; -1.780  ; 0.213 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -44.934 ; 0.0   ; 0.0      ; 0.0     ; -73.436             ;
;  CLK             ; -44.934 ; 0.000 ; N/A      ; N/A     ; -73.436             ;
+------------------+---------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------+
; Setup Times                                                            ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; DataIn[*]  ; CLK        ; 1.589 ; 2.014 ; Rise       ; CLK             ;
;  DataIn[0] ; CLK        ; 1.289 ; 1.701 ; Rise       ; CLK             ;
;  DataIn[1] ; CLK        ; 1.420 ; 1.859 ; Rise       ; CLK             ;
;  DataIn[2] ; CLK        ; 1.380 ; 1.818 ; Rise       ; CLK             ;
;  DataIn[3] ; CLK        ; 1.589 ; 2.014 ; Rise       ; CLK             ;
; INR[*]     ; CLK        ; 2.174 ; 2.580 ; Rise       ; CLK             ;
;  INR[0]    ; CLK        ; 2.168 ; 2.564 ; Rise       ; CLK             ;
;  INR[1]    ; CLK        ; 2.174 ; 2.580 ; Rise       ; CLK             ;
;  INR[2]    ; CLK        ; 1.911 ; 2.322 ; Rise       ; CLK             ;
;  INR[3]    ; CLK        ; 1.975 ; 2.386 ; Rise       ; CLK             ;
; LD[*]      ; CLK        ; 1.856 ; 2.255 ; Rise       ; CLK             ;
;  LD[0]     ; CLK        ; 1.557 ; 1.975 ; Rise       ; CLK             ;
;  LD[1]     ; CLK        ; 1.754 ; 2.174 ; Rise       ; CLK             ;
;  LD[2]     ; CLK        ; 1.613 ; 2.049 ; Rise       ; CLK             ;
;  LD[3]     ; CLK        ; 1.856 ; 2.255 ; Rise       ; CLK             ;
; RW         ; CLK        ; 1.922 ; 2.370 ; Rise       ; CLK             ;
; S[*]       ; CLK        ; 4.028 ; 4.399 ; Rise       ; CLK             ;
;  S[0]      ; CLK        ; 4.028 ; 4.399 ; Rise       ; CLK             ;
;  S[1]      ; CLK        ; 3.903 ; 4.217 ; Rise       ; CLK             ;
;  S[2]      ; CLK        ; 3.778 ; 4.299 ; Rise       ; CLK             ;
; m          ; CLK        ; 2.282 ; 2.644 ; Rise       ; CLK             ;
+------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Hold Times                                                               ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; DataIn[*]  ; CLK        ; -0.495 ; -1.056 ; Rise       ; CLK             ;
;  DataIn[0] ; CLK        ; -0.495 ; -1.056 ; Rise       ; CLK             ;
;  DataIn[1] ; CLK        ; -0.589 ; -1.159 ; Rise       ; CLK             ;
;  DataIn[2] ; CLK        ; -0.548 ; -1.117 ; Rise       ; CLK             ;
;  DataIn[3] ; CLK        ; -0.679 ; -1.251 ; Rise       ; CLK             ;
; INR[*]     ; CLK        ; -0.534 ; -1.090 ; Rise       ; CLK             ;
;  INR[0]    ; CLK        ; -0.633 ; -1.223 ; Rise       ; CLK             ;
;  INR[1]    ; CLK        ; -0.619 ; -1.184 ; Rise       ; CLK             ;
;  INR[2]    ; CLK        ; -0.534 ; -1.090 ; Rise       ; CLK             ;
;  INR[3]    ; CLK        ; -0.550 ; -1.107 ; Rise       ; CLK             ;
; LD[*]      ; CLK        ; -0.659 ; -1.235 ; Rise       ; CLK             ;
;  LD[0]     ; CLK        ; -0.659 ; -1.240 ; Rise       ; CLK             ;
;  LD[1]     ; CLK        ; -0.712 ; -1.294 ; Rise       ; CLK             ;
;  LD[2]     ; CLK        ; -0.673 ; -1.235 ; Rise       ; CLK             ;
;  LD[3]     ; CLK        ; -0.770 ; -1.346 ; Rise       ; CLK             ;
; RW         ; CLK        ; -0.536 ; -1.057 ; Rise       ; CLK             ;
; S[*]       ; CLK        ; -0.696 ; -1.279 ; Rise       ; CLK             ;
;  S[0]      ; CLK        ; -0.751 ; -1.342 ; Rise       ; CLK             ;
;  S[1]      ; CLK        ; -0.752 ; -1.384 ; Rise       ; CLK             ;
;  S[2]      ; CLK        ; -0.696 ; -1.279 ; Rise       ; CLK             ;
; m          ; CLK        ; -0.535 ; -1.066 ; Rise       ; CLK             ;
+------------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; DataOut[*]  ; CLK        ; 5.904 ; 5.887 ; Rise       ; CLK             ;
;  DataOut[0] ; CLK        ; 5.904 ; 5.887 ; Rise       ; CLK             ;
;  DataOut[1] ; CLK        ; 5.230 ; 5.205 ; Rise       ; CLK             ;
;  DataOut[2] ; CLK        ; 5.580 ; 5.557 ; Rise       ; CLK             ;
;  DataOut[3] ; CLK        ; 5.601 ; 5.577 ; Rise       ; CLK             ;
; result[*]   ; CLK        ; 8.298 ; 8.442 ; Rise       ; CLK             ;
;  result[0]  ; CLK        ; 6.881 ; 6.890 ; Rise       ; CLK             ;
;  result[1]  ; CLK        ; 6.927 ; 6.927 ; Rise       ; CLK             ;
;  result[2]  ; CLK        ; 7.509 ; 7.544 ; Rise       ; CLK             ;
;  result[3]  ; CLK        ; 8.298 ; 8.442 ; Rise       ; CLK             ;
+-------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; DataOut[*]  ; CLK        ; 3.045 ; 3.076 ; Rise       ; CLK             ;
;  DataOut[0] ; CLK        ; 3.401 ; 3.457 ; Rise       ; CLK             ;
;  DataOut[1] ; CLK        ; 3.045 ; 3.076 ; Rise       ; CLK             ;
;  DataOut[2] ; CLK        ; 3.230 ; 3.260 ; Rise       ; CLK             ;
;  DataOut[3] ; CLK        ; 3.240 ; 3.271 ; Rise       ; CLK             ;
; result[*]   ; CLK        ; 3.428 ; 3.501 ; Rise       ; CLK             ;
;  result[0]  ; CLK        ; 3.606 ; 3.694 ; Rise       ; CLK             ;
;  result[1]  ; CLK        ; 3.428 ; 3.501 ; Rise       ; CLK             ;
;  result[2]  ; CLK        ; 3.874 ; 3.990 ; Rise       ; CLK             ;
;  result[3]  ; CLK        ; 4.568 ; 4.762 ; Rise       ; CLK             ;
+-------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------+
; Progagation Delay                                          ;
+------------+-------------+-------+-------+--------+--------+
; Input Port ; Output Port ; RR    ; RF    ; FR     ; FF     ;
+------------+-------------+-------+-------+--------+--------+
; S[0]       ; result[0]   ; 8.355 ; 8.530 ; 8.948  ; 8.821  ;
; S[0]       ; result[1]   ; 8.180 ; 8.075 ; 8.552  ; 8.643  ;
; S[0]       ; result[2]   ; 8.977 ; 8.939 ; 9.432  ; 9.473  ;
; S[0]       ; result[3]   ; 9.744 ; 9.737 ; 10.046 ; 10.353 ;
; S[1]       ; result[0]   ; 7.473 ; 8.447 ; 8.853  ; 7.926  ;
; S[1]       ; result[1]   ; 7.675 ; 8.269 ; 8.678  ; 8.139  ;
; S[1]       ; result[2]   ; 7.903 ; 9.099 ; 9.475  ; 8.332  ;
; S[1]       ; result[3]   ; 8.979 ; 9.979 ; 10.242 ; 9.526  ;
; S[2]       ; result[0]   ; 8.327 ; 7.208 ; 7.688  ; 8.801  ;
; S[2]       ; result[1]   ; 7.931 ; 7.462 ; 7.864  ; 8.346  ;
; S[2]       ; result[2]   ; 8.811 ; 7.865 ; 8.318  ; 9.210  ;
; S[2]       ; result[3]   ; 9.425 ; 8.849 ; 9.168  ; 10.008 ;
+------------+-------------+-------+-------+--------+--------+


+----------------------------------------------------------+
; Minimum Progagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; S[0]       ; result[0]   ; 4.153 ; 4.203 ; 4.770 ; 4.819 ;
; S[0]       ; result[1]   ; 4.063 ; 4.094 ; 4.654 ; 4.691 ;
; S[0]       ; result[2]   ; 4.478 ; 4.567 ; 5.097 ; 5.182 ;
; S[0]       ; result[3]   ; 5.008 ; 5.143 ; 5.600 ; 5.741 ;
; S[1]       ; result[0]   ; 4.133 ; 4.185 ; 4.735 ; 4.787 ;
; S[1]       ; result[1]   ; 3.899 ; 3.972 ; 4.534 ; 4.535 ;
; S[1]       ; result[2]   ; 4.458 ; 4.549 ; 5.061 ; 5.150 ;
; S[1]       ; result[3]   ; 5.017 ; 5.205 ; 5.646 ; 5.755 ;
; S[2]       ; result[0]   ; 4.127 ; 3.829 ; 4.387 ; 4.784 ;
; S[2]       ; result[1]   ; 4.003 ; 4.036 ; 4.586 ; 4.625 ;
; S[2]       ; result[2]   ; 4.452 ; 4.209 ; 4.753 ; 5.167 ;
; S[2]       ; result[3]   ; 5.086 ; 5.250 ; 5.671 ; 5.841 ;
+------------+-------------+-------+-------+-------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; DataOut[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DataOut[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DataOut[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DataOut[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; result[3]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; result[2]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; result[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; result[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; CLR[3]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLR[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLR[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLR[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; S[0]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; S[2]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; S[1]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLK                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; RW                      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; m                       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DataIn[3]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DataIn[2]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DataIn[1]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DataIn[0]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; INR[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; INR[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; INR[3]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; INR[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; LD[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; LD[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; LD[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; LD[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; DataOut[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; DataOut[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; DataOut[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; DataOut[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; result[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.33 V              ; -0.00341 V          ; 0.17 V                               ; 0.084 V                              ; 3.33e-09 s                  ; 3.24e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.33 V             ; -0.00341 V         ; 0.17 V                              ; 0.084 V                             ; 3.33e-09 s                 ; 3.24e-09 s                 ; Yes                       ; Yes                       ;
; result[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; result[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; result[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.68e-07 V                   ; 2.35 V              ; -0.0132 V           ; 0.2 V                                ; 0.027 V                              ; 5.26e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.68e-07 V                  ; 2.35 V             ; -0.0132 V          ; 0.2 V                               ; 0.027 V                             ; 5.26e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.36e-07 V                   ; 2.35 V              ; -0.00444 V          ; 0.18 V                               ; 0.019 V                              ; 7.23e-10 s                  ; 9.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.36e-07 V                  ; 2.35 V             ; -0.00444 V         ; 0.18 V                              ; 0.019 V                             ; 7.23e-10 s                 ; 9.82e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; DataOut[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; DataOut[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; DataOut[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; DataOut[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; result[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.64 V              ; -0.011 V            ; 0.212 V                              ; 0.198 V                              ; 2.38e-09 s                  ; 2.29e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.64 V             ; -0.011 V           ; 0.212 V                             ; 0.198 V                             ; 2.38e-09 s                 ; 2.29e-09 s                 ; No                        ; Yes                       ;
; result[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; result[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; result[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.72 V              ; -0.0747 V           ; 0.28 V                               ; 0.169 V                              ; 3.1e-10 s                   ; 3.01e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.72 V             ; -0.0747 V          ; 0.28 V                              ; 0.169 V                             ; 3.1e-10 s                  ; 3.01e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.53e-08 V                   ; 2.7 V               ; -0.0212 V           ; 0.204 V                              ; 0.049 V                              ; 4.85e-10 s                  ; 6.73e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.53e-08 V                  ; 2.7 V              ; -0.0212 V          ; 0.204 V                             ; 0.049 V                             ; 4.85e-10 s                 ; 6.73e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK        ; CLK      ; 230      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK        ; CLK      ; 230      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 17    ; 17   ;
; Unconstrained Input Port Paths  ; 132   ; 132  ;
; Unconstrained Output Ports      ; 8     ; 8    ;
; Unconstrained Output Port Paths ; 40    ; 40   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu Apr 05 19:01:16 2018
Info: Command: quartus_sta Common_Bus_System -c Common_Bus_System
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Common_Bus_System.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLK CLK
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.780
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.780       -44.934 CLK 
Info (332146): Worst-case hold slack is 0.398
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.398         0.000 CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -73.436 CLK 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.505
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.505       -36.504 CLK 
Info (332146): Worst-case hold slack is 0.350
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.350         0.000 CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -73.436 CLK 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.456
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.456        -8.771 CLK 
Info (332146): Worst-case hold slack is 0.213
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.213         0.000 CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -61.238 CLK 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 497 megabytes
    Info: Processing ended: Thu Apr 05 19:01:18 2018
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


