// Seed: 2378103826
module module_0 (
    output wand id_0,
    input wire id_1,
    input supply0 id_2,
    output tri1 id_3,
    output supply0 id_4,
    output supply1 id_5,
    output wand id_6,
    output wor id_7,
    output tri0 id_8,
    input wand id_9,
    input uwire id_10,
    input wire id_11
);
  final $display(1'b0, 1, 1'b0, 1'd0, id_11, id_10 <-> id_9);
  uwire id_13;
  reg   id_14 = 1;
  assign module_1.type_10 = 0;
  uwire id_15;
  final $display(1);
  wire id_16;
  assign id_15 = id_1;
  assign id_4  = id_2;
  tri0 id_17;
  wor  id_18 = 0;
  tri0 id_19;
  wire id_20;
  wire id_21;
  always #1 id_14 <= 1'h0;
  wire id_22;
  wire id_23;
endmodule
module module_1 (
    output tri0 id_0,
    output tri id_1,
    input wor id_2,
    output tri id_3,
    input wire id_4,
    input tri id_5,
    output wire id_6,
    input tri0 id_7,
    input tri1 id_8,
    output tri0 id_9,
    input tri id_10,
    input wand id_11,
    output tri id_12,
    input tri0 id_13
    , id_38,
    input tri id_14,
    input wor id_15,
    output wand id_16,
    output supply1 id_17,
    output supply0 id_18,
    input wire id_19,
    input wor id_20,
    input wor id_21,
    output supply0 id_22,
    input supply0 id_23,
    output supply1 id_24,
    input supply1 id_25,
    output wire id_26,
    input tri0 id_27,
    output tri0 id_28,
    input tri0 id_29,
    output tri id_30,
    input supply0 id_31,
    input wor id_32,
    input wor id_33,
    input supply1 id_34,
    output tri1 id_35,
    output uwire id_36
);
  wire id_39;
  module_0 modCall_1 (
      id_6,
      id_7,
      id_31,
      id_30,
      id_3,
      id_12,
      id_17,
      id_9,
      id_18,
      id_15,
      id_23,
      id_14
  );
  assign id_9 = 1;
endmodule
