$date
	Sat Oct 22 22:25:47 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#129717
b10 !
1"
#129718
b10 &
b10 %
1$
#129719
0"
#129722
b1 &
b1 %
1#
#129726
b0 &
0#
b0 %
0$
#1142049
b11001 !
1"
#1142050
b11001 &
b11001 %
1$
#1142051
0"
#1142054
b1001100 &
b1001100 %
#1142058
b100110 &
b100110 %
#1142062
b10011 &
b10011 %
#1142066
b111010 &
b111010 %
#1142070
b11101 &
b11101 %
#1142074
b1011000 &
b1011000 %
#1142078
b101100 &
b101100 %
#1142082
b10110 &
b10110 %
#1142086
b1011 &
b1011 %
#1142090
b100010 &
b100010 %
#1142094
b10001 &
b10001 %
#1142098
b110100 &
b110100 %
#1142102
b11010 &
b11010 %
#1142106
b1101 &
b1101 %
#1142110
b101000 &
b101000 %
#1142114
b10100 &
b10100 %
#1142118
b1010 &
b1010 %
#1142122
b101 &
b101 %
#1142126
b10000 &
b10000 %
#1142130
b1000 &
b1000 %
#1142134
b100 &
b100 %
#1142138
b10 &
b10 %
#1142142
b1 &
1#
b1 %
#1142146
b0 &
b0 %
0#
0$
#2105506
b10101 &
b10101 %
1$
b10101 !
1"
#2105507
0"
#2105510
b1000000 &
b1000000 %
#2105514
b100000 &
b100000 %
#2105518
b10000 &
b10000 %
#2105522
b1000 &
b1000 %
#2105526
b100 &
b100 %
#2105530
b10 &
b10 %
#2105534
b1 &
1#
b1 %
#2105538
b0 &
b0 %
0#
0$
#4500012
