# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# vsim $ 
# Start time: 00:56:00 on Jan 30,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: (vopt-13130) Failed to find design unit $.
#         Searched libraries:
#             work
# Optimization failed
# Error loading design
# End time: 00:56:01 on Jan 30,2025, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
make compile
# QuestaSim vlog 10.6c Compiler 2017.07 Jul 25 2017
# Start time: 00:56:05 on Jan 30,2025
# vlog -sv "+acc" "+cover" "+fcover" -l UartCompile.log -f ../UartCompile.f 
# -- Compiling package UartGlobalPkg
# -- Compiling package UartTxPkg
# ** Note: (vlog-2286) ../../src/hvlTop/uartTxAgent/UartTxPkg.sv(6): Using implicit +incdir+/tools/mentor/questasim_10.6c/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package UartGlobalPkg
# -- Compiling package UartRxPkg
# -- Compiling package UartTxSequencePkg
# -- Importing package UartTxPkg
# -- Compiling package UartRxSequencePkg
# -- Importing package UartRxPkg
# -- Compiling package UartEnvPkg
# -- Compiling package UartVirtualSequencePkg
# -- Importing package UartEnvPkg
# -- Importing package UartTxSequencePkg
# -- Importing package UartRxSequencePkg
# -- Compiling package UartBaseTestPkg
# -- Importing package UartVirtualSequencePkg
# -- Compiling package UartInterface_sv_unit
# -- Importing package UartGlobalPkg
# -- Compiling interface UartIf
# -- Compiling package UartTxDriverBfm_sv_unit
# -- Importing package UartGlobalPkg
# -- Compiling interface UartTxDriverBfm
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package UartTxPkg
# -- Compiling package UartTxMonitorBfm_sv_unit
# -- Importing package UartGlobalPkg
# -- Compiling interface UartTxMonitorBfm
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Compiling module UartTxAgentBfm
# -- Compiling package UartRxDriverBfm_sv_unit
# -- Importing package UartGlobalPkg
# -- Compiling interface UartRxDriverBfm
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package UartRxPkg
# -- Compiling package UartRxMonitorBfm_sv_unit
# -- Importing package UartGlobalPkg
# -- Compiling interface UartRxMonitorBfm
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package UartRxPkg
# -- Compiling module UartRxAgentBfm
# -- Compiling module HdlTop
# -- Compiling module HvlTop
# -- Importing package UartBaseTestPkg
# -- Importing package UartTxPkg
# -- Importing package UartEnvPkg
# -- Importing package UartTxSequencePkg
# -- Importing package UartRxSequencePkg
# -- Importing package UartVirtualSequencePkg
# 
# Top level modules:
# 	HdlTop
# 	HvlTop
# End time: 00:56:07 on Jan 30,2025, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# 
# -----------------------------------------------------------------
# ------------------- Compilation Report --------------------------
# 
# ** Note: (vlog-2286) ../../src/hvlTop/uartTxAgent/UartTxPkg.sv(6): Using implicit +incdir+/tools/mentor/questasim_10.6c/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Errors: 0, Warnings: 0
# 
# Log file path: UartCompile.log
# 
# -----------------------------------------------------------------
# -----------------------------------------------------------------
# 
make simulate
