0.6
2017.1
Apr 14 2017
18:58:24
/home/arkady/Documents/Vivado Projects/TDCTwoStage/TDCTwoStage.sim/sim_1/impl/timing/TDC_tb_time_impl.v,1526982212,verilog,,,,\TDC\,,,../../../../TDCTwoStage.srcs/sources_1/ip/clk_wiz_0_1,,,,,
/home/arkady/Documents/Vivado Projects/TDCTwoStage/TDCTwoStage.srcs/sim_1/imports/new/TDC_pkg.vhd,1526314722,vhdl,/home/arkady/Documents/Vivado Projects/TDCTwoStage/TDCTwoStage.srcs/sim_1/new/TDC_tb.vhd,,,tdc_pkg,,,,,,,,
/home/arkady/Documents/Vivado Projects/TDCTwoStage/TDCTwoStage.srcs/sim_1/new/Control_tb.vhd,1526491227,vhdl,,,,,,,,,,,,
/home/arkady/Documents/Vivado Projects/TDCTwoStage/TDCTwoStage.srcs/sim_1/new/TDC_tb.vhd,1526748159,vhdl,,,,tdc_tb,,,,,,,,
/home/arkady/Documents/Vivado Projects/TDCTwoStage/TDCTwoStage.srcs/sim_1/new/ThermoVDL_tb.vhd,1525855409,vhdl,,,,,,,,,,,,
