sch2hdl,-intstyle,ise,-family,spartan6,-verilog,E:/KRSSG/FPGA/programs/revised/ssl.vf,-w,E:/KRSSG/FPGA/programs/revised/ssl.sch
