void F_1 ( void )\r\n{\r\nV_1 = F_2 ( V_2 ) ;\r\nV_3 = F_3 ( 0 ) ;\r\nV_4 = F_4 ( 0 ) ;\r\n}\r\nint F_5 ( int V_5 )\r\n{\r\nif ( ! F_6 ( V_5 ) )\r\nreturn - 1 ;\r\nswitch ( V_5 ) {\r\ncase V_6 :\r\nreturn V_7 ;\r\ncase V_8 :\r\nreturn V_9 ;\r\ncase V_10 :\r\nreturn V_11 ;\r\ncase V_12 :\r\nreturn V_13 ;\r\ncase V_14 :\r\nreturn V_15 ;\r\ncase V_16 :\r\nreturn V_17 ;\r\ncase V_18 :\r\nreturn V_19 ;\r\ncase V_20 :\r\nreturn V_21 ;\r\ncase V_22 :\r\nreturn V_23 ;\r\ncase V_24 :\r\nreturn V_25 ;\r\ncase V_26 :\r\nreturn V_27 ;\r\ncase V_28 :\r\nreturn V_29 ;\r\ncase V_30 :\r\nreturn V_31 ;\r\ncase V_32 :\r\nreturn V_33 ;\r\ncase V_34 :\r\nreturn V_35 ;\r\ndefault:\r\nreturn - 1 ;\r\n}\r\n}\r\nint F_7 ( int V_36 )\r\n{\r\nswitch ( V_36 ) {\r\ncase V_7 :\r\nreturn V_6 ;\r\ncase V_9 :\r\nreturn V_8 ;\r\ncase V_11 :\r\nreturn V_10 ;\r\ncase V_13 :\r\nreturn V_12 ;\r\ncase V_15 :\r\nreturn V_14 ;\r\ncase V_17 :\r\nreturn V_16 ;\r\ncase V_19 :\r\nreturn V_18 ;\r\ncase V_21 :\r\nreturn V_20 ;\r\ncase V_23 :\r\nreturn V_22 ;\r\ncase V_25 :\r\nreturn V_24 ;\r\ncase V_27 :\r\nreturn V_26 ;\r\ncase V_29 :\r\nreturn V_28 ;\r\ncase V_31 :\r\nreturn V_30 ;\r\ncase V_33 :\r\nreturn V_32 ;\r\ncase V_35 :\r\nreturn V_34 ;\r\ndefault:\r\nreturn - 1 ;\r\n}\r\n}\r\nunsigned int F_8 ( int V_37 )\r\n{\r\nunsigned int V_38 , V_39 , V_40 , V_41 ;\r\nunsigned int V_42 , V_43 , V_44 ;\r\nT_1 V_45 ;\r\nV_42 = F_9 ( V_3 , V_46 ) ;\r\nV_43 = F_9 ( V_3 , V_47 ) ;\r\nV_38 = ( ( V_42 >> 10 ) & 0x7f ) + 1 ;\r\nV_39 = ( ( V_42 >> 8 ) & 0x3 ) + 1 ;\r\nV_41 = ( ( V_42 >> 30 ) & 0x3 ) + 1 ;\r\nV_40 = ( ( V_43 >> ( V_37 * 4 ) ) & 0xf ) + 1 ;\r\nV_45 = 800000000ULL * V_38 ;\r\nV_44 = 3 * V_39 * V_41 * V_40 ;\r\nF_10 ( V_45 , V_44 ) ;\r\nreturn ( unsigned int ) V_45 ;\r\n}\r\nunsigned int F_11 ( void )\r\n{\r\nreturn F_8 ( 0 ) ;\r\n}
