* ******************************************************************************

* iCEcube Packer

* Version:            2020.12.27943

* Build Date:         Dec  9 2020 17:31:51

* File Generated:     Oct 23 2024 20:10:40

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Command Line: C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\packer.exe  C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev  C:/Users/Michal/Documents/Magisterka/Magisterka dokumenty wyjsciowe/FPGA/PROGRAM/CONTROL_FPGA_QSW_DC_DC_10KW_FPGA_VHDL/ICE40UP5K_PROGRAM_Implmnt\pr_1\sbt\netlist\oadb-MAIN  --package  SG48  --outdir  C:/Users/Michal/Documents/Magisterka/Magisterka dokumenty wyjsciowe/FPGA/PROGRAM/CONTROL_FPGA_QSW_DC_DC_10KW_FPGA_VHDL/ICE40UP5K_PROGRAM_Implmnt\pr_1\sbt\outputs\packer  --translator  C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl  --src_sdc_file  C:/Users/Michal/Documents/Magisterka/Magisterka dokumenty wyjsciowe/FPGA/PROGRAM/CONTROL_FPGA_QSW_DC_DC_10KW_FPGA_VHDL/ICE40UP5K_PROGRAM_Implmnt\pr_1\sbt\outputs\placer\MAIN_pl.sdc  --dst_sdc_file  C:/Users/Michal/Documents/Magisterka/Magisterka dokumenty wyjsciowe/FPGA/PROGRAM/CONTROL_FPGA_QSW_DC_DC_10KW_FPGA_VHDL/ICE40UP5K_PROGRAM_Implmnt\pr_1\sbt\outputs\packer\MAIN_pk.sdc  --devicename  iCE40UP5K  

***** Device Info *****
Chip: iCE40UP5K
Package: SG48
Size: 24 X 30

***** Design Utilization Info *****
Design: MAIN
Used Logic Cell: 1590/5280
Used Logic Tile: 304/660
Used IO Cell:    13/96
Used Bram Cell For iCE40: 0/30
Used PLL For iCE40: 1/1
Ram Cascading Used: 0
Lut Cascading Used: 1

***** Clock Info *****
Clock Domain: clk_100mhz_0
Clock Source: GB_BUFFER_red_c_g_THRU_CO GB_BUFFER_clk_12mhz_THRU_CO GNDG0 GNDG0 GNDG0 GNDG0 GNDG0 GNDG0 GNDG0 GNDG0 GNDG0 GNDG0 GNDG0 GNDG0 GNDG0 
Clock Driver: pll_inst.ICE40_MAIN_PROGRAM_100MHZ_pll_inst (SB_PLL40_CORE)
Driver Position: (12, 31, 1)
Fanout to FF: 615
Fanout to Tile: 136

Clock Domain: delay_tr_input_c_g
Clock Source: delay_tr_input_ibuf_gb_io_gb_input 
Clock Driver: delay_tr_input_ibuf_gb_io_gb (ICE_GB)
Driver Position: (19, 31, 0)
Fanout to FF: 2
Fanout to Tile: 1

Clock Domain: delay_hc_input_c_g
Clock Source: delay_hc_input_ibuf_gb_io_gb_input 
Clock Driver: delay_hc_input_ibuf_gb_io_gb (ICE_GB)
Driver Position: (6, 0, 1)
Fanout to FF: 2
Fanout to Tile: 1


***** Placement Info *****
Logic cell utilization per tile
    . . . . + . . . . 1 . . . . + . . . . 2 . . . . + . 
   ----------------------------------------------------
31|                                                     
30|   1 2 0 0 0 0 0 0 0 0 3 8 1 3 5 2 0 0 0 0 0 0 0 0   
29|   0 0 0 0 0 0 0 0 0 0 3 8 1 1 8 8 0 0 0 0 0 0 0 0   
28|   0 0 0 0 0 0 0 0 0 1 6 8 2 0 8 8 0 0 0 0 0 0 0 0   
27|   0 0 0 0 0 0 0 0 1 1 8 8 3 5 1 6 5 0 0 4 0 0 0 0   
26|   0 0 0 0 0 0 0 1 0 0 8 1 6 8 4 6 8 0 0 8 1 0 0 0   
25|   0 0 0 0 0 0 0 0 0 0 8 5 8 8 3 4 3 0 0 8 0 0 0 0   
24|   0 0 0 0 0 0 0 0 2 1 2 3 8 8 2 2 8 0 0 0 0 0 0 0   
23|   0 0 0 0 2 0 1 2 1 5 6 6 8 7 8 8 6 0 0 0 0 0 0 5   
22|   0 0 0 0 1 0 2 8 6 8 7 4 6 8 8 7 8 0 0 0 1 2 5 5   
21|   0 0 0 0 2 0 3 8 8 8 8 7 8 8 7 4 8 0 0 0 0 1 1 1   
20|   0 0 0 0 1 0 2 8 8 8 8 3 8 8 8 3 8 0 0 0 0 0 0 0   
19|   0 0 0 0 2 0 5 8 8 8 8 5 8 8 6 2 5 0 0 0 0 0 0 0   
18|   0 0 0 1 2 0 2 8 8 8 8 3 4 8 7 8 8 0 0 0 0 0 0 0   
17|   0 0 0 0 4 0 7 8 8 6 8 2 6 8 7 6 8 0 0 0 0 0 0 0   
16|   0 0 0 0 4 0 3 8 7 8 8 5 2 8 4 5 8 2 0 0 0 0 0 0   
15|   0 1 1 3 3 0 3 8 8 8 8 2 2 7 5 8 8 5 0 0 0 0 0 0   
14|   1 6 8 6 8 0 1 8 4 7 5 7 3 8 8 8 8 3 0 0 0 0 0 0   
13|   3 7 8 7 8 0 1 8 6 4 3 3 6 8 6 8 8 2 0 0 0 0 0 0   
12|   3 8 8 8 8 0 3 8 6 4 5 2 5 8 7 5 8 5 0 0 0 0 0 0   
11|   8 8 8 5 8 0 1 8 0 2 2 4 1 4 1 8 5 3 0 0 0 0 0 0   
10|   8 8 5 5 1 0 0 0 2 8 7 2 8 8 7 8 8 5 0 0 0 0 0 0   
 9|   2 2 4 2 1 0 0 0 0 8 8 4 8 8 6 6 8 5 0 0 0 0 0 0   
 8|   0 1 0 0 0 0 0 0 0 8 8 1 8 8 6 4 8 3 0 0 0 0 0 0   
 7|   0 0 0 0 0 0 0 3 1 8 8 4 8 1 0 0 1 0 0 0 0 0 0 0   
 6|   1 0 0 0 0 0 0 1 3 2 4 2 1 0 0 0 0 0 0 0 0 0 0 0   
 5|   0 0 0 0 0 0 0 3 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0   
 4|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
 3|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
 2|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
 1|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
 0|                                                     

Maximum number of Logic cells per logic tile: 8
Average number of Logic cells per logic tile: 5.23

***** Input Pin Density Info *****
Number of input nets per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  .  +  .  .  .  .  2  .  .  .  .  +  . 
   ------------------------------------------------------------------------------
31|                                                                               
30|     2  3  0  0  0  0  0  0  0  0 10 17  2  5  5  4  0  0  0  0  0  0  0  0    
29|     0  0  0  0  0  0  0  0  0  0 11 17  1  1  9 19  0  0  0  0  0  0  0  0    
28|     0  0  0  0  0  0  0  0  0  3 14 17  4  0 16 23  0  0  0  0  0  0  0  0    
27|     0  0  0  0  0  0  0  0  1  1 16 17  5 11  2 14 15  0  0  7  0  0  0  0    
26|     0  0  0  0  0  0  0  1  0  0 24  4 13 18 16 15 16  0  0 17  2  0  0  0    
25|     0  0  0  0  0  0  0  0  0  0 24  5 17 18  7 13  7  0  0 16  0  0  0  0    
24|     0  0  0  0  0  0  0  0  2  1  5  3 17 17  7  5 24  0  0  0  0  0  0  0    
23|     0  0  0  0  1  0  1  5  1 11  8  7 17 15 12 17 13  0  0  0  0  0  0  8    
22|     0  0  0  0  1  0  4 17 13 18 21  4 11 16  9 16 17  0  0  0  2  6 11 11    
21|     0  0  0  0  2  0  8 17 17 18 24  7 17 16 11 12 17  0  0  0  0  2  2  1    
20|     0  0  0  0  1  0  6 17 17 17 24  3 17 17 11 11 17  0  0  0  0  0  0  0    
19|     0  0  0  0  2  0  5 16 17 16 23 12 18 17 10  5 11  0  0  0  0  0  0  0    
18|     0  0  0  1  2  0  6 10 19 13 17  7 12 17 13 18 18  0  0  0  0  0  0  0    
17|     0  0  0  0  5  0 17  9 17  7 16  3 16 17 11 16 18  0  0  0  0  0  0  0    
16|     0  0  0  0  4  0  3  9 15 14 16 11  5 17  5 11 17  2  0  0  0  0  0  0    
15|     0  3  3  8  3  0  7 10 17 12 16  1  4 13  8 13 17 13  0  0  0  0  0  0    
14|     3  8 15 15 16  0  3 19 10 13  7  8  7 16  9  9 16  5  0  0  0  0  0  0    
13|     5 22 16 17 16  0  4 17 14  8  6  7  6 24 10 11 16  4  0  0  0  0  0  0    
12|     5 24 16 17 16  0  7 17 15  4 14  5  5 24 11  6 17  6  0  0  0  0  0  0    
11|    16 24 16 20 16  0  1 17  0  4  4  4  1  8  4  8 10  3  0  0  0  0  0  0    
10|    20 24  8 16  4  0  0  0  4 17 15  3 17 16 11  8 17  9  0  0  0  0  0  0    
 9|     4  7  6  8  3  0  0  0  0 17 16  8 17 24  6  6 17  9  0  0  0  0  0  0    
 8|     0  2  0  0  0  0  0  0  0 17 24  1 17 24  7  4 18  3  0  0  0  0  0  0    
 7|     0  0  0  0  0  0  0  4  2 17 24  4 17  2  0  0  1  0  0  0  0  0  0  0    
 6|     0  0  0  0  0  0  0  4  8  5 10  4  1  0  0  0  0  0  0  0  0  0  0  0    
 5|     0  0  0  0  0  0  0  7  4  2  3  0  0  0  0  0  0  0  0  0  0  0  0  0    
 4|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 3|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 2|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 1|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 0|                                                                               

Maximum number of input nets per logic tile: 24
Average number of input nets per logic tile: 10.77

Number of input pins per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  .  +  .  .  .  .  2  .  .  .  .  +  . 
   ------------------------------------------------------------------------------
31|                                                                               
30|     2  3  0  0  0  0  0  0  0  0 10 24  2 10  5  4  0  0  0  0  0  0  0  0    
29|     0  0  0  0  0  0  0  0  0  0 11 24  1  1  9 24  0  0  0  0  0  0  0  0    
28|     0  0  0  0  0  0  0  0  0  3 18 24  8  0 18 23  0  0  0  0  0  0  0  0    
27|     0  0  0  0  0  0  0  0  1  1 16 25  9 13  2 16 18  0  0  7  0  0  0  0    
26|     0  0  0  0  0  0  0  1  0  0 24  4 18 24 16 20 17  0  0 17  2  0  0  0    
25|     0  0  0  0  0  0  0  0  0  0 24  5 24 24  8 13  7  0  0 16  0  0  0  0    
24|     0  0  0  0  0  0  0  0  2  1  5  3 24 23  7  6 24  0  0  0  0  0  0  0    
23|     0  0  0  0  2  0  1  6  1 13  8  7 24 15 15 24 18  0  0  0  0  0  0 20    
22|     0  0  0  0  1  0  4 24 18 24 21  4 18 16 16 21 24  0  0  0  2  8 19 13    
21|     0  0  0  0  2  0 12 24 24 24 24  7 32 16 16 14 24  0  0  0  0  2  2  1    
20|     0  0  0  0  1  0  8 24 24 23 24  3 32 17 14 11 24  0  0  0  0  0  0  0    
19|     0  0  0  0  2  0  5 21 24 26 23 14 31 24 15  6 13  0  0  0  0  0  0  0    
18|     0  0  0  1  2  0  6 16 29 20 19  7 12 24 19 23 24  0  0  0  0  0  0  0    
17|     0  0  0  0  8  0 22 16 25  7 16  3 24 24 17 17 24  0  0  0  0  0  0  0    
16|     0  0  0  0  4  0  3 16 22 20 16 15  5 25  6 12 23  2  0  0  0  0  0  0    
15|     0  3  3  8  3  0  9 16 29 16 17  2  4 18 11 17 18 14  0  0  0  0  0  0    
14|     3 18 15 19 16  0  3 25 16 22  8  8 10 16 16 16 16  7  0  0  0  0  0  0    
13|     9 22 16 24 16  0  4 24 24  9 11  9  6 24 18 18 16  4  0  0  0  0  0  0    
12|     9 24 16 24 16  0  9 24 23  4 18  5  5 24 19  9 17  9  0  0  0  0  0  0    
11|    22 24 17 20 16  0  1 23  0  4  8  4  1 11  4  8 17  3  0  0  0  0  0  0    
10|    23 26 14 16  4  0  0  0  4 24 20  6 24 16 19  8 32 17  0  0  0  0  0  0    
 9|     6  7 12  8  3  0  0  0  0 24 16 16 24 24  6  6 32 17  0  0  0  0  0  0    
 8|     0  2  0  0  0  0  0  0  0 24 24  1 24 24  7  4 31  3  0  0  0  0  0  0    
 7|     0  0  0  0  0  0  0 10  2 25 24  4 25  2  0  0  1  0  0  0  0  0  0  0    
 6|     0  0  0  0  0  0  0  4  9  5 13  6  1  0  0  0  0  0  0  0  0  0  0  0    
 5|     0  0  0  0  0  0  0 12  4  2  3  0  0  0  0  0  0  0  0  0  0  0  0  0    
 4|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 3|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 2|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 1|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 0|                                                                               

Maximum number of input pins per logic tile: 32
Average number of input pins per logic tile: 13.69

***** Run Time Info *****
Run Time:  0
