Release 14.6 - xst P.68d (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ml505top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ml505top"
Output Format                      : NGC
Target Device                      : xc5vlx110t-1-ff1136

---- Source Options
Top Module Name                    : ml505top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Use DSP Block                      : Auto
Automatic Register Balancing       : No
Verilog Macros                     : {CS150_CHKPNT_2 CS150_CHKPNT_2_OR_3 RISCV_CLK_50}

---- Target Options
LUT Combining                      : Off
Reduce Control Sets                : Off
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "../../src/pixel_fifo/pixel_fifo.v" in library work
Compiling verilog file "../../src/ml505top.v" in library work
Module <pixel_fifo> compiled
Compiling verilog file "../../src/mig_wdf/mig_wdf.v" in library work
Module <ml505top> compiled
Compiling verilog file "../../src/mig_v3_61/mt4htf3264hy.v" in library work
Module <mig_wdf> compiled
Compiling verilog file "../../src/mig_v3_61/mig_v3_61.v" in library work
Module <mt4htf3264hy> compiled
Compiling verilog file "../../src/mig_v3_61/ddr2_usr_wr.v" in library work
Module <mig_v3_61> compiled
Compiling verilog file "../../src/mig_v3_61/ddr2_usr_top.v" in library work
Module <ddr2_usr_wr> compiled
Compiling verilog file "../../src/mig_v3_61/ddr2_usr_rd.v" in library work
Module <ddr2_usr_top> compiled
Compiling verilog file "../../src/mig_v3_61/ddr2_usr_addr_fifo.v" in library work
Module <ddr2_usr_rd> compiled
Compiling verilog file "../../src/mig_v3_61/ddr2_top.v" in library work
Module <ddr2_usr_addr_fifo> compiled
Compiling verilog file "../../src/mig_v3_61/ddr2_tb_top.v" in library work
Module <ddr2_top> compiled
Compiling verilog file "../../src/mig_v3_61/ddr2_tb_test_gen.v" in library work
Module <ddr2_tb_top> compiled
Compiling verilog file "../../src/mig_v3_61/ddr2_tb_test_data_gen.v" in library work
Module <ddr2_tb_test_gen> compiled
Compiling verilog file "../../src/mig_v3_61/ddr2_tb_test_cmp.v" in library work
Module <ddr2_tb_test_data_gen> compiled
Compiling verilog file "../../src/mig_v3_61/ddr2_tb_test_addr_gen.v" in library work
Module <ddr2_tb_test_cmp> compiled
Compiling verilog file "../../src/mig_v3_61/ddr2_phy_write.v" in library work
Module <ddr2_tb_test_addr_gen> compiled
Compiling verilog file "../../src/mig_v3_61/ddr2_phy_top.v" in library work
Module <ddr2_phy_write> compiled
Compiling verilog file "../../src/mig_v3_61/ddr2_phy_io.v" in library work
Module <ddr2_phy_top> compiled
Compiling verilog file "../../src/mig_v3_61/ddr2_phy_init.v" in library work
Module <ddr2_phy_io> compiled
Compiling verilog file "../../src/mig_v3_61/ddr2_phy_dqs_iob.v" in library work
Module <ddr2_phy_init> compiled
Compiling verilog file "../../src/mig_v3_61/ddr2_phy_dq_iob.v" in library work
Module <ddr2_phy_dqs_iob> compiled
Compiling verilog file "../../src/mig_v3_61/ddr2_phy_dm_iob.v" in library work
Module <ddr2_phy_dq_iob> compiled
Compiling verilog file "../../src/mig_v3_61/ddr2_phy_ctl_io.v" in library work
Module <ddr2_phy_dm_iob> compiled
Compiling verilog file "../../src/mig_v3_61/ddr2_phy_calib.v" in library work
Module <ddr2_phy_ctl_io> compiled
Compiling verilog file "../../src/mig_v3_61/ddr2_model.v" in library work
Module <ddr2_phy_calib> compiled
Compiling verilog include file "../../src/mig_v3_61/ddr2_model_parameters.vh"
Compiling verilog file "../../src/mig_v3_61/ddr2_mem_if_top.v" in library work
Module <ddr2_model> compiled
Compiling verilog file "../../src/mig_v3_61/ddr2_infrastructure.v" in library work
Module <ddr2_mem_if_top> compiled
Compiling verilog file "../../src/mig_v3_61/ddr2_idelay_ctrl.v" in library work
Module <ddr2_infrastructure> compiled
Compiling verilog file "../../src/mig_v3_61/ddr2_ctrl.v" in library work
Module <ddr2_idelay_ctrl> compiled
Compiling verilog file "../../src/mig_v3_61/ddr2_chipscope.v" in library work
Module <ddr2_ctrl> compiled
Module <icon4> compiled
Module <vio_async_in192> compiled
Module <vio_async_in96> compiled
Module <vio_async_in100> compiled
Compiling verilog file "../../src/mig_rdf/mig_rdf.v" in library work
Module <vio_sync_out32> compiled
Compiling verilog file "../../src/mig_af/mig_af.v" in library work
Module <mig_rdf> compiled
Compiling verilog file "../../src/instr_select.v" in library work
Module <mig_af> compiled
Compiling verilog file "../../src/imem_blk_ram/imem_blk_ram.v" in library work
Module <instr_select> compiled
Compiling verilog file "../../src/echo.v" in library work
Module <imem_blk_ram> compiled
Compiling verilog file "../../src/dmem_blk_ram/dmem_blk_ram.v" in library work
Module <echo> compiled
Compiling verilog file "../../src/cache_tag_blk_ram/cache_tag_blk_ram.v" in library work
Module <dmem_blk_ram> compiled
Compiling verilog file "../../src/cache_data_blk_ram/cache_data_blk_ram.v" in library work
Module <cache_tag_blk_ram> compiled
Compiling verilog file "../../src/bios_mem/bios_mem.v" in library work
Module <cache_data_blk_ram> compiled
Compiling verilog file "../../src/bios150v3.v" in library work
Module <bios_mem> compiled
Compiling verilog file "../../src/WriteMemControl.v" in library work
Module <bios150v3> compiled
Compiling verilog file "../../src/UATransmit.v" in library work
Module <WriteMemControl> compiled
Compiling verilog include file "../../src/util.vh"
Compiling verilog file "../../src/UAReceive.v" in library work
Module <UATransmit> compiled
Compiling verilog include file "../../src/util.vh"
Compiling verilog file "../../src/UARTReader.v" in library work
Module <UAReceive> compiled
Compiling verilog file "../../src/UART.v" in library work
Module <UARTReader> compiled
Compiling verilog file "../../src/Riscv150.v" in library work
Module <UART> compiled
Compiling verilog file "../../src/RequestController.v" in library work
Module <Riscv150> compiled
Compiling verilog file "../../src/RegFile.v" in library work
Module <RequestController> compiled
Compiling verilog file "../../src/ReadMemControl.v" in library work
Module <RegFile> compiled
Compiling verilog file "../../src/PixelFeeder.v" in library work
Module <ReadMemControl> compiled
Compiling verilog file "../../src/Pipeline2.v" in library work
Module <PixelFeeder> compiled
Compiling verilog file "../../src/Pipeline1.v" in library work
Module <Pipeline2> compiled
Compiling verilog file "../../src/Memory150TestBench.v" in library work
Module <Pipeline1> compiled
Compiling verilog include file "../../src/CacheTestTasks.vh"
WARNING:HDLCompilers:21 - "../../src/Memory150TestBench.v" line 739 Zero width on based number ignored
WARNING:HDLCompilers:21 - "../../src/Memory150TestBench.v" line 740 Zero width on based number ignored
WARNING:HDLCompilers:21 - "../../src/Memory150TestBench.v" line 748 Zero width on based number ignored
WARNING:HDLCompilers:21 - "../../src/Memory150TestBench.v" line 749 Zero width on based number ignored
Compiling verilog file "../../src/Memory150.v" in library work
Module <Memory150TestBench> compiled
Compiling verilog file "../../src/LineEngineTestbench.v" in library work
Module <Memory150> compiled
Compiling verilog file "../../src/LineEngine.v" in library work
Module <LineEngineTestbench> compiled
Compiling verilog file "../../src/IORegister.v" in library work
Module <LineEngine> compiled
Compiling verilog file "../../src/FrameFiller.v" in library work
Module <IORegister> compiled
Compiling verilog file "../../src/Forwarding2.v" in library work
Module <FrameFiller> compiled
Compiling verilog file "../../src/Forwarding.v" in library work
Module <Forwarding2> compiled
Compiling verilog file "../../src/EchoTestbenchCaches.v" in library work
Module <Forwarding> compiled
Compiling verilog file "../../src/EchoTestbench.v" in library work
Module <EchoTestbenchCaches> compiled
Compiling verilog file "../../src/DataSelector.v" in library work
Compiling verilog file "../../src/DVI/ShiftRegister.v" in library work
Module <EchoTestbench> compiled
Compiling verilog file "../../src/DVI/SDR2DDR.v" in library work
Compiling verilog include file "../../src/DVI/Const.v"
Module <ShiftRegister> compiled
Compiling verilog file "../../src/DVI/Register.v" in library work
Module <SDR2DDR> compiled
Compiling verilog file "../../src/DVI/PixelCounter.v" in library work
WARNING:HDLCompilers:38 - "../../src/DVI/PixelCounter.v" line 44 Macro 'MACROSAFE' redefined
Compiling verilog include file "../../src/DVI/Const.v"
WARNING:HDLCompilers:38 - "../../src/DVI/Const.v" line 59 Macro 'MACROSAFE' redefined
Module <Register> compiled
Compiling verilog file "../../src/DVI/I2CMaster.v" in library work
WARNING:HDLCompilers:38 - "../../src/DVI/I2CMaster.v" line 44 Macro 'MACROSAFE' redefined
Compiling verilog include file "../../src/DVI/Const.v"
WARNING:HDLCompilers:38 - "../../src/DVI/Const.v" line 59 Macro 'MACROSAFE' redefined
Module <PixelCounter> compiled
Compiling verilog include file "../../src/DVI/I2CMaster.constants"
Compiling verilog file "../../src/DVI/I2CDRAMMaster.v" in library work
Compiling verilog include file "../../src/DVI/Const.v"
Module <I2CMaster> compiled
Compiling verilog include file "../../src/DVI/I2CDRAMMaster.constants"
Compiling verilog include file "../../src/DVI/I2CMaster.constants"
Compiling verilog file "../../src/DVI/FIFORegister.v" in library work
Module <I2CDRAMMaster> compiled
Compiling verilog file "../../src/DVI/FIFORegControl.v" in library work
Module <FIFORegister> compiled
Compiling verilog file "../../src/DVI/FIFOInitial.v" in library work
WARNING:HDLCompilers:38 - "../../src/DVI/FIFOInitial.v" line 43 Macro 'MACROSAFE' redefined
Compiling verilog include file "../../src/DVI/Const.v"
WARNING:HDLCompilers:38 - "../../src/DVI/Const.v" line 59 Macro 'MACROSAFE' redefined
Module <FIFORegControl> compiled
Compiling verilog file "../../src/DVI/DVIInitial.v" in library work
Module <FIFOInitial> compiled
Compiling verilog include file "../../src/DVI/I2CDRAMMaster.constants"
Compiling verilog include file "../../src/DVI/I2CMaster.constants"
Compiling verilog file "../../src/DVI/DVIData.v" in library work
Module <DVIInitial> compiled
Compiling verilog file "../../src/DVI/DVI.v" in library work
Module <DVIData> compiled
Compiling verilog file "../../src/DVI/Counter.v" in library work
Module <DVI> compiled
Compiling verilog file "../../src/DVI/CountRegion.v" in library work
Compiling verilog include file "../../src/DVI/Const.v"
Module <Counter> compiled
Compiling verilog file "../../src/DVI/CountCompare.v" in library work
WARNING:HDLCompilers:38 - "../../src/DVI/CountCompare.v" line 43 Macro 'MACROSAFE' redefined
Compiling verilog include file "../../src/DVI/Const.v"
WARNING:HDLCompilers:38 - "../../src/DVI/Const.v" line 59 Macro 'MACROSAFE' redefined
Module <CountRegion> compiled
Compiling verilog file "../../src/DVI/Const.v" in library work
Compiling verilog file "../../src/Control.v" in library work
Compiling verilog include file "../../src/Opcode.vh"
Compiling verilog include file "../../src/ALUop.vh"
Module <CountCompare> compiled
Compiling verilog file "../../src/CacheSA2.v" in library work
Compiling verilog include file "../../src/const.vh"
Module <Control> compiled
Compiling verilog file "../../src/CacheTestBench.v" in library work
Module <CacheWT> compiled
Compiling verilog include file "../../src/CacheTestTasks.vh"
Compiling verilog file "../../src/CacheBypass.v" in library work
Module <CacheTestBench> compiled
Compiling verilog file "../../src/ALUTestbench.v" in library work
Compiling verilog include file "../../src/Opcode.vh"
Module <CacheBypass> compiled
Compiling verilog file "../../src/ALU.v" in library work
Compiling verilog include file "../../src/Opcode.vh"
Compiling verilog include file "../../src/ALUop.vh"
Module <ALUTestbench> compiled
Module <ALU> compiled
No errors in compilation
Analysis of file <"ml505top.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <ml505top> in library <work>.

Analyzing hierarchy for module <Memory150> in library <work> with parameters.
	SIM_ONLY = "0"

Analyzing hierarchy for module <Riscv150> in library <work> with parameters.
	PC_RESET = "00000000000000000000000000000000"

Analyzing hierarchy for module <mig_v3_61> in library <work> with parameters.
	ADDITIVE_LAT = "00000000000000000000000000000000"
	APPDATA_WIDTH = "00000000000000000000000010000000"
	BANK_WIDTH = "00000000000000000000000000000010"
	BURST_LEN = "00000000000000000000000000000100"
	BURST_TYPE = "00000000000000000000000000000000"
	CAS_LAT = "00000000000000000000000000000100"
	CKE_WIDTH = "00000000000000000000000000000001"
	CLK_PERIOD = "00000000000000000001001110001000"
	CLK_WIDTH = "00000000000000000000000000000010"
	COL_WIDTH = "00000000000000000000000000001010"
	CS_BITS = "00000000000000000000000000000000"
	CS_NUM = "00000000000000000000000000000001"
	CS_WIDTH = "00000000000000000000000000000001"
	DEBUG_EN = "00000000000000000000000000000000"
	DM_WIDTH = "00000000000000000000000000001000"
	DQS_BITS = "00000000000000000000000000000011"
	DQS_WIDTH = "00000000000000000000000000001000"
	DQ_BITS = "00000000000000000000000000000110"
	DQ_PER_DQS = "00000000000000000000000000001000"
	DQ_WIDTH = "00000000000000000000000001000000"
	ECC_ENABLE = "00000000000000000000000000000000"
	HIGH_PERFORMANCE_MODE = "TRUE"
	IODELAY_GRP = "IODELAY_MIG"
	MULTI_BANK_EN = "00000000000000000000000000000001"
	ODT_TYPE = "00000000000000000000000000000001"
	ODT_WIDTH = "00000000000000000000000000000001"
	REDUCE_DRV = "00000000000000000000000000000000"
	REG_ENABLE = "00000000000000000000000000000000"
	ROW_WIDTH = "00000000000000000000000000001101"
	RST_ACT_LOW = "00000000000000000000000000000001"
	SIM_ONLY = "0"
	TRAS = "00000000000000001001110001000000"
	TRCD = "00000000000000000011101010011000"
	TREFI_NS = "00000000000000000001111001111000"
	TRFC = "00000000000000011001101000101000"
	TRP = "00000000000000000011101010011000"
	TRTP = "00000000000000000001110101001100"
	TWO_T_TIME_EN = "00000000000000000000000000000001"
	TWR = "00000000000000000011101010011000"
	TWTR = "00000000000000000001110101001100"

Analyzing hierarchy for module <RequestController> in library <work> with parameters.
	BYPASS_ACCESS = "110"
	D_ACCESS = "001"
	FILLER_ACCESS = "011"
	I_ACCESS = "010"
	LINE_ACCESS = "100"
	NO_ACCESS = "000"
	PIXEL_ACCESS = "101"

Analyzing hierarchy for module <CacheWT> in library <work> with parameters.
	CA1 = "0"
	CA2 = "1"
	CWRITEB = "110"
	FETCH = "011"
	IDLE = "000"
	READ1 = "100"
	READ2 = "101"
	WRITE1 = "001"
	WRITE2 = "010"
	WRITEHIT = "111"

Analyzing hierarchy for module <Control> in library <work>.

Analyzing hierarchy for module <RegFile> in library <work> with parameters.
	R0 = "00000"
	R1 = "00001"
	R10 = "01010"
	R11 = "01011"
	R12 = "01100"
	R13 = "01101"
	R14 = "01110"
	R15 = "01111"
	R16 = "10000"
	R17 = "10001"
	R18 = "10010"
	R19 = "10011"
	R2 = "00010"
	R20 = "10100"
	R21 = "10101"
	R22 = "10110"
	R23 = "10111"
	R24 = "11000"
	R25 = "11001"
	R26 = "11010"
	R27 = "11011"
	R28 = "11100"
	R29 = "11101"
	R3 = "00011"
	R30 = "11110"
	R31 = "11111"
	R4 = "00100"
	R5 = "00101"
	R6 = "00110"
	R7 = "00111"
	R8 = "01000"
	R9 = "01001"

Analyzing hierarchy for module <Forwarding2> in library <work> with parameters.
	AUIPC = "0010111"
	IMMTYPE = "0010011"
	JAL = "1101111"
	JALR = "1100111"
	LOAD_ITYPE = "0000011"
	LUI = "0110111"
	RTYPE = "0110011"
	SBTYPE = "1100011"
	STYPE = "0100011"
	ZERO_BRANCH = "00000000000000000000000000000000"

Analyzing hierarchy for module <Pipeline1> in library <work>.

Analyzing hierarchy for module <ALU> in library <work>.

Analyzing hierarchy for module <WriteMemControl> in library <work>.

Analyzing hierarchy for module <UART> in library <work> with parameters.
	BaudRate = "00000000000000011100001000000000"
	ClockFreq = "00000010111110101111000010000000"

Analyzing hierarchy for module <UARTReader> in library <work>.

Analyzing hierarchy for module <Pipeline2> in library <work>.

Analyzing hierarchy for module <ReadMemControl> in library <work>.

Analyzing hierarchy for module <Forwarding> in library <work> with parameters.
	AUIPC = "0010111"
	IMMTYPE = "0010011"
	JAL = "1101111"
	JALR = "1100111"
	LOAD_ITYPE = "0000011"
	LUI = "0110111"
	RTYPE = "0110011"
	SBTYPE = "1100011"
	STYPE = "0100011"
	ZERO_BRANCH = "00000000000000000000000000000001"

Analyzing hierarchy for module <ddr2_idelay_ctrl> in library <work> with parameters.
	IODELAY_GRP = "IODELAY_MIG"

Analyzing hierarchy for module <ddr2_infrastructure> in library <work> with parameters.
	RST_ACT_LOW = "00000000000000000000000000000001"
	RST_SYNC_NUM = "00000000000000000000000000011001"

Analyzing hierarchy for module <ddr2_top> in library <work> with parameters.
	ADDITIVE_LAT = "00000000000000000000000000000000"
	APPDATA_WIDTH = "00000000000000000000000010000000"
	BANK_WIDTH = "00000000000000000000000000000010"
	BURST_LEN = "00000000000000000000000000000100"
	BURST_TYPE = "00000000000000000000000000000000"
	CAS_LAT = "00000000000000000000000000000100"
	CKE_WIDTH = "00000000000000000000000000000001"
	CLK_PERIOD = "00000000000000000001001110001000"
	CLK_WIDTH = "00000000000000000000000000000010"
	COL_WIDTH = "00000000000000000000000000001010"
	CS_BITS = "00000000000000000000000000000000"
	CS_NUM = "00000000000000000000000000000001"
	CS_WIDTH = "00000000000000000000000000000001"
	DEBUG_EN = "00000000000000000000000000000000"
	DM_WIDTH = "00000000000000000000000000001000"
	DQS_BITS = "00000000000000000000000000000011"
	DQS_WIDTH = "00000000000000000000000000001000"
	DQ_BITS = "00000000000000000000000000000110"
	DQ_PER_DQS = "00000000000000000000000000001000"
	DQ_WIDTH = "00000000000000000000000001000000"
	ECC_ENABLE = "00000000000000000000000000000000"
	FPGA_SPEED_GRADE = "00000000000000000000000000000001"
	HIGH_PERFORMANCE_MODE = "TRUE"
	IODELAY_GRP = "IODELAY_MIG"
	MULTI_BANK_EN = "00000000000000000000000000000001"
	ODT_TYPE = "00000000000000000000000000000001"
	ODT_WIDTH = "00000000000000000000000000000001"
	REDUCE_DRV = "00000000000000000000000000000000"
	REG_ENABLE = "00000000000000000000000000000000"
	ROW_WIDTH = "00000000000000000000000000001101"
	SIM_ONLY = "0"
	TRAS = "00000000000000001001110001000000"
	TRCD = "00000000000000000011101010011000"
	TREFI_NS = "00000000000000000001111001111000"
	TRFC = "00000000000000011001101000101000"
	TRP = "00000000000000000011101010011000"
	TRTP = "00000000000000000001110101001100"
	TWO_T_TIME_EN = "00000000000000000000000000000001"
	TWR = "00000000000000000011101010011000"
	TWTR = "00000000000000000001110101001100"
	USE_DM_PORT = "00000000000000000000000000000001"

Analyzing hierarchy for module <IORegister> in library <work> with parameters.
	AsyncReset = "00000000000000000000000000000000"
	AsyncSet = "00000000000000000000000000000000"
	Initial = "1"
	ResetValue = "0"
	SetValue = "1"
	Width = "00000000000000000000000000000001"

Analyzing hierarchy for module <UATransmit> in library <work> with parameters.
	BaudRate = "00000000000000011100001000000000"
	ClockCounterWidth = "00000000000000000000000000001001"
	ClockFreq = "00000010111110101111000010000000"
	START = "0"
	STOP = "1"
	SymbolEdgeTime = "00000000000000000000000110110010"

Analyzing hierarchy for module <UAReceive> in library <work> with parameters.
	BaudRate = "00000000000000011100001000000000"
	ClockCounterWidth = "00000000000000000000000000001001"
	ClockFreq = "00000010111110101111000010000000"
	SampleTime = "00000000000000000000000011011001"
	SymbolEdgeTime = "00000000000000000000000110110010"

Analyzing hierarchy for module <ddr2_mem_if_top> in library <work> with parameters.
	ADDITIVE_LAT = "00000000000000000000000000000000"
	APPDATA_WIDTH = "00000000000000000000000010000000"
	BANK_WIDTH = "00000000000000000000000000000010"
	BURST_LEN = "00000000000000000000000000000100"
	BURST_TYPE = "00000000000000000000000000000000"
	CAS_LAT = "00000000000000000000000000000100"
	CKE_WIDTH = "00000000000000000000000000000001"
	CLK_PERIOD = "00000000000000000001001110001000"
	CLK_WIDTH = "00000000000000000000000000000010"
	COL_WIDTH = "00000000000000000000000000001010"
	CS_BITS = "00000000000000000000000000000000"
	CS_NUM = "00000000000000000000000000000001"
	CS_WIDTH = "00000000000000000000000000000001"
	DDR_TYPE = "00000000000000000000000000000001"
	DEBUG_EN = "00000000000000000000000000000000"
	DM_WIDTH = "00000000000000000000000000001000"
	DQS_BITS = "00000000000000000000000000000011"
	DQS_WIDTH = "00000000000000000000000000001000"
	DQ_BITS = "00000000000000000000000000000110"
	DQ_PER_DQS = "00000000000000000000000000001000"
	DQ_WIDTH = "00000000000000000000000001000000"
	ECC_ENABLE = "00000000000000000000000000000000"
	FPGA_SPEED_GRADE = "00000000000000000000000000000001"
	HIGH_PERFORMANCE_MODE = "TRUE"
	IODELAY_GRP = "IODELAY_MIG"
	MULTI_BANK_EN = "00000000000000000000000000000001"
	ODT_TYPE = "00000000000000000000000000000001"
	ODT_WIDTH = "00000000000000000000000000000001"
	REDUCE_DRV = "00000000000000000000000000000000"
	REG_ENABLE = "00000000000000000000000000000000"
	ROW_WIDTH = "00000000000000000000000000001101"
	SIM_ONLY = "0"
	TRAS = "00000000000000001001110001000000"
	TRCD = "00000000000000000011101010011000"
	TREFI_NS = "00000000000000000001111001111000"
	TRFC = "00000000000000011001101000101000"
	TRP = "00000000000000000011101010011000"
	TRTP = "00000000000000000001110101001100"
	TWO_T_TIME_EN = "00000000000000000000000000000001"
	TWR = "00000000000000000011101010011000"
	TWTR = "00000000000000000001110101001100"
	USE_DM_PORT = "00000000000000000000000000000001"

Analyzing hierarchy for module <ddr2_phy_top> in library <work> with parameters.
	ADDITIVE_LAT = "00000000000000000000000000000000"
	BANK_WIDTH = "00000000000000000000000000000010"
	BURST_LEN = "00000000000000000000000000000100"
	BURST_TYPE = "00000000000000000000000000000000"
	CAS_LAT = "00000000000000000000000000000100"
	CKE_WIDTH = "00000000000000000000000000000001"
	CLK_PERIOD = "00000000000000000001001110001000"
	CLK_WIDTH = "00000000000000000000000000000010"
	COL_WIDTH = "00000000000000000000000000001010"
	CS_BITS = "00000000000000000000000000000000"
	CS_NUM = "00000000000000000000000000000001"
	CS_WIDTH = "00000000000000000000000000000001"
	DDR_TYPE = "00000000000000000000000000000001"
	DEBUG_EN = "00000000000000000000000000000000"
	DM_WIDTH = "00000000000000000000000000001000"
	DQS_BITS = "00000000000000000000000000000011"
	DQS_WIDTH = "00000000000000000000000000001000"
	DQ_BITS = "00000000000000000000000000000110"
	DQ_PER_DQS = "00000000000000000000000000001000"
	DQ_WIDTH = "00000000000000000000000001000000"
	ECC_ENABLE = "00000000000000000000000000000000"
	FPGA_SPEED_GRADE = "00000000000000000000000000000001"
	HIGH_PERFORMANCE_MODE = "TRUE"
	IODELAY_GRP = "IODELAY_MIG"
	ODT_TYPE = "00000000000000000000000000000001"
	ODT_WIDTH = "00000000000000000000000000000001"
	REDUCE_DRV = "00000000000000000000000000000000"
	REG_ENABLE = "00000000000000000000000000000000"
	ROW_WIDTH = "00000000000000000000000000001101"
	SIM_ONLY = "0"
	TWO_T_TIME_EN = "00000000000000000000000000000001"
	TWR = "00000000000000000011101010011000"
	USE_DM_PORT = "00000000000000000000000000000001"

Analyzing hierarchy for module <ddr2_usr_top> in library <work> with parameters.
	APPDATA_WIDTH = "00000000000000000000000010000000"
	BANK_WIDTH = "00000000000000000000000000000010"
	COL_WIDTH = "00000000000000000000000000001010"
	CS_BITS = "00000000000000000000000000000000"
	DQS_WIDTH = "00000000000000000000000000001000"
	DQ_PER_DQS = "00000000000000000000000000001000"
	DQ_WIDTH = "00000000000000000000000001000000"
	ECC_ENABLE = "00000000000000000000000000000000"
	ROW_WIDTH = "00000000000000000000000000001101"

Analyzing hierarchy for module <ddr2_ctrl> in library <work> with parameters.
	ADDITIVE_LAT = "00000000000000000000000000000000"
	BANK_RANGE_END = "00000000000000000000000000011000"
	BANK_RANGE_START = "00000000000000000000000000010111"
	BANK_WIDTH = "00000000000000000000000000000010"
	BURST_LEN = "00000000000000000000000000000100"
	BURST_LEN_DIV2 = "00000000000000000000000000000010"
	CAS_LAT = "00000000000000000000000000000100"
	CAS_LAT_RD = 4
	CLK_PERIOD = "00000000000000000001001110001000"
	CMP_BANK_RANGE_END = "00000000000000000000000000001110"
	CMP_BANK_RANGE_START = "00000000000000000000000000001101"
	CMP_CS_RANGE_END = "00000000000000000000000000001110"
	CMP_CS_RANGE_START = "00000000000000000000000000001111"
	CMP_ROW_RANGE_END = "00000000000000000000000000001100"
	CMP_ROW_RANGE_START = "00000000000000000000000000000000"
	CMP_WIDTH = "00000000000000000000000000001111"
	COL_WIDTH = "00000000000000000000000000001010"
	CS_BITS = "00000000000000000000000000000000"
	CS_BITS_FIX = "00000000000000000000000000000001"
	CS_NUM = "00000000000000000000000000000001"
	CS_RANGE_END = "00000000000000000000000000011000"
	CS_RANGE_START = "00000000000000000000000000011001"
	CTRL_ACTIVE = "00101"
	CTRL_ACTIVE_WAIT = "00110"
	CTRL_AUTO_REFRESH = "00011"
	CTRL_AUTO_REFRESH_WAIT = "00100"
	CTRL_BURST_READ = "00111"
	CTRL_BURST_WRITE = "01001"
	CTRL_IDLE = "00000"
	CTRL_PRECHARGE = "00001"
	CTRL_PRECHARGE_WAIT = "00010"
	CTRL_PRECHARGE_WAIT1 = "01011"
	CTRL_READ_WAIT = "01000"
	CTRL_WRITE_WAIT = "01010"
	DDR_TYPE = "00000000000000000000000000000001"
	ECC_ENABLE = "00000000000000000000000000000000"
	MULTI_BANK_EN = "00000000000000000000000000000001"
	OPEN_BANK_NUM = "00000000000000000000000000000100"
	REG_ENABLE = "00000000000000000000000000000000"
	ROW_RANGE_END = "00000000000000000000000000010110"
	ROW_RANGE_START = "00000000000000000000000000001010"
	ROW_WIDTH = "00000000000000000000000000001101"
	TRAS = "00000000000000001001110001000000"
	TRAS_COUNT = "00000000000000000000000000001001"
	TRAS_CYC = 9
	TRCD = "00000000000000000011101010011000"
	TRCD_COUNT = "00000000000000000000000000000100"
	TRCD_CYC = 4
	TREFI_COUNT = "00000000000000000000011000010111"
	TREFI_NS = "00000000000000000001111001111000"
	TRFC = "00000000000000011001101000101000"
	TRFC_COUNT = "00000000000000000000000000010110"
	TRFC_CYC = 22
	TRP = "00000000000000000011101010011000"
	TRP_COUNT = "00000000000000000000000000000101"
	TRP_CYC = 5
	TRRD = "00000000000000000010011100010000"
	TRRD_COUNT = "00000000000000000000000000000011"
	TRRD_CYC = 3
	TRTP = "00000000000000000001110101001100"
	TRTP_COUNT = "00000000000000000000000000000010"
	TRTP_CYC = 2
	TRTP_TMP_MIN = 2
	TRTW_COUNT = "00000000000000000000000000000110"
	TRTW_CYC = "00000000000000000000000000000110"
	TWO_T_TIME_EN = "00000000000000000000000000000001"
	TWR = "00000000000000000011101010011000"
	TWR_COUNT = "00000000000000000000000000001001"
	TWR_CYC = 9
	TWTR = "00000000000000000001110101001100"
	TWTR_COUNT = "00000000000000000000000000001000"
	TWTR_CYC = 8
	TWTR_TMP_MIN = 3
	WR_LAT = 3

Analyzing hierarchy for module <ddr2_phy_write> in library <work> with parameters.
	ADDITIVE_LAT = "00000000000000000000000000000000"
	CAS_LAT = "00000000000000000000000000000100"
	CS_NUM = "00000000000000000000000000000001"
	DDR1 = "00000000000000000000000000000000"
	DDR2 = "00000000000000000000000000000001"
	DDR3 = "00000000000000000000000000000010"
	DDR_TYPE = "00000000000000000000000000000001"
	DQ_WIDTH = "00000000000000000000000001000000"
	ECC_ENABLE = "00000000000000000000000000000000"
	MASK_WIDTH = "00000000000000000000000000001000"
	ODT_TYPE = "00000000000000000000000000000001"
	ODT_WR_LATENCY = "00000000000000000000000000000011"
	REG_ENABLE = "00000000000000000000000000000000"
	WR_LATENCY = "00000000000000000000000000000011"

Analyzing hierarchy for module <ddr2_phy_io> in library <work> with parameters.
	ADDITIVE_LAT = "00000000000000000000000000000000"
	CAS_LAT = "00000000000000000000000000000100"
	CLK_PERIOD = "00000000000000000001001110001000"
	CLK_WIDTH = "00000000000000000000000000000010"
	DDR_TYPE = "00000000000000000000000000000001"
	DEBUG_EN = "00000000000000000000000000000000"
	DM_TO_BYTE_RATIO = "00000000000000000000000000000001"
	DM_WIDTH = "00000000000000000000000000001000"
	DQS_BITS = "00000000000000000000000000000011"
	DQS_WIDTH = "00000000000000000000000000001000"
	DQ_BITS = "00000000000000000000000000000110"
	DQ_PER_DQS = "00000000000000000000000000001000"
	DQ_WIDTH = "00000000000000000000000001000000"
	FPGA_SPEED_GRADE = "00000000000000000000000000000001"
	HIGH_PERFORMANCE_MODE = "TRUE"
	IODELAY_GRP = "IODELAY_MIG"
	ODT_WIDTH = "00000000000000000000000000000001"
	REG_ENABLE = "00000000000000000000000000000000"
	SIM_ONLY = "0"
	USE_DM_PORT = "00000000000000000000000000000001"

Analyzing hierarchy for module <ddr2_phy_ctl_io> in library <work> with parameters.
	BANK_WIDTH = "00000000000000000000000000000010"
	CKE_WIDTH = "00000000000000000000000000000001"
	COL_WIDTH = "00000000000000000000000000001010"
	CS_NUM = "00000000000000000000000000000001"
	CS_WIDTH = "00000000000000000000000000000001"
	DDR_TYPE = "00000000000000000000000000000001"
	ODT_WIDTH = "00000000000000000000000000000001"
	ROW_WIDTH = "00000000000000000000000000001101"
	TWO_T_TIME_EN = "00000000000000000000000000000001"

Analyzing hierarchy for module <ddr2_phy_init> in library <work> with parameters.
	ADDITIVE_LAT = "00000000000000000000000000000000"
	BANK_WIDTH = "00000000000000000000000000000010"
	BURST_LEN = "00000000000000000000000000000100"
	BURST_TYPE = "00000000000000000000000000000000"
	CAS_LAT = "00000000000000000000000000000100"
	CKE_WIDTH = "00000000000000000000000000000001"
	CLK_PERIOD = "00000000000000000001001110001000"
	CNTNEXT_CMD = "1111111"
	CNTNEXT_RD = "1111"
	COL_WIDTH = "00000000000000000000000000001010"
	CS_BITS = "00000000000000000000000000000000"
	CS_BITS_FIX = "00000000000000000000000000000001"
	CS_NUM = "00000000000000000000000000000001"
	DDR1 = "00000000000000000000000000000000"
	DDR2 = "00000000000000000000000000000001"
	DDR3 = "00000000000000000000000000000010"
	DDR_TYPE = "00000000000000000000000000000001"
	DQ_WIDTH = "00000000000000000000000001000000"
	INIT_AUTO_REFRESH = "01010"
	INIT_AUTO_REFRESH_WAIT = "10000"
	INIT_CAL1_READ = "00000"
	INIT_CAL1_READ_WAIT = "10100"
	INIT_CAL1_WRITE = "00100"
	INIT_CAL1_WRITE_READ = "10011"
	INIT_CAL2_READ = "00001"
	INIT_CAL2_READ_WAIT = "10110"
	INIT_CAL2_WRITE = "00101"
	INIT_CAL2_WRITE_READ = "10101"
	INIT_CAL3_READ = "00010"
	INIT_CAL3_READ_WAIT = "11000"
	INIT_CAL3_WRITE = "00110"
	INIT_CAL3_WRITE_READ = "10111"
	INIT_CAL4_READ = "00011"
	INIT_CAL4_READ_WAIT = "11001"
	INIT_CAL4_WRITE = "11101"
	INIT_CAL4_WRITE_READ = "11110"
	INIT_CALIB_REF = "11010"
	INIT_CNTR_AR_1 = "1000"
	INIT_CNTR_AR_2 = "1001"
	INIT_CNTR_CNT_200_WAIT = "0110"
	INIT_CNTR_DEEP_MEM = "1101"
	INIT_CNTR_DONE = "1110"
	INIT_CNTR_EMR2_INIT = "0010"
	INIT_CNTR_EMR3_INIT = "0011"
	INIT_CNTR_EMR_DEF_OCD = "1011"
	INIT_CNTR_EMR_EN_DLL = "0100"
	INIT_CNTR_EMR_EXIT_OCD = "1100"
	INIT_CNTR_INIT = "0000"
	INIT_CNTR_MR_ACT_DLL = "1010"
	INIT_CNTR_MR_RST_DLL = "0101"
	INIT_CNTR_PRECH_1 = "0001"
	INIT_CNTR_PRECH_2 = "0111"
	INIT_CNT_200 = "01100"
	INIT_CNT_200_WAIT = "01101"
	INIT_DEEP_MEMORY_ST = "10001"
	INIT_DUMMY_ACTIVE = "10010"
	INIT_DUMMY_ACTIVE_WAIT = "00111"
	INIT_IDLE = "01011"
	INIT_LOAD_MODE = "01001"
	INIT_MODE_REGISTER_WAIT = "01111"
	INIT_PRECHARGE = "01000"
	INIT_PRECHARGE_WAIT = "01110"
	INIT_WAIT_DLLK_ZQINIT = "11100"
	INIT_ZQCL = "11011"
	ODT_TYPE = "00000000000000000000000000000001"
	ODT_WIDTH = "00000000000000000000000000000001"
	REDUCE_DRV = "00000000000000000000000000000000"
	REG_ENABLE = "00000000000000000000000000000000"
	ROW_WIDTH = "00000000000000000000000000001101"
	SIM_ONLY = "0"
	TWO_T_TIME_EN = "00000000000000000000000000000001"
	TWR = "00000000000000000011101010011000"
	WR_RECOVERY = 3

Analyzing hierarchy for module <ddr2_usr_rd> in library <work> with parameters.
	APPDATA_WIDTH = "00000000000000000000000010000000"
	DQS_WIDTH = "00000000000000000000000000001000"
	DQ_PER_DQS = "00000000000000000000000000001000"
	ECC_ENABLE = "00000000000000000000000000000000"
	ECC_WIDTH = "00000000000000000000000001001000"
	RDF_FIFO_NUM = "00000000000000000000000000000001"

Analyzing hierarchy for module <ddr2_usr_addr_fifo> in library <work> with parameters.
	BANK_WIDTH = "00000000000000000000000000000010"
	COL_WIDTH = "00000000000000000000000000001010"
	CS_BITS = "00000000000000000000000000000000"
	ROW_WIDTH = "00000000000000000000000000001101"

Analyzing hierarchy for module <ddr2_usr_wr> in library <work> with parameters.
	APPDATA_WIDTH = "00000000000000000000000010000000"
	BANK_WIDTH = "00000000000000000000000000000010"
	COL_WIDTH = "00000000000000000000000000001010"
	CS_BITS = "00000000000000000000000000000000"
	DQ_WIDTH = "00000000000000000000000001000000"
	ECC_ENABLE = "00000000000000000000000000000000"
	MASK_WIDTH = "00000000000000000000000000001000"
	ROW_WIDTH = "00000000000000000000000000001101"
	WDF_FIFO_NUM = "00000000000000000000000000000010"

Analyzing hierarchy for module <ddr2_phy_calib> in library <work> with parameters.
	ADDITIVE_LAT = "00000000000000000000000000000000"
	BIT_TIME_TAPS = 33
	CAL1_CALC_IDEL = "1000"
	CAL1_DEC_IDEL = "1001"
	CAL1_DONE = "1010"
	CAL1_FIND_FIRST_EDGE = "0011"
	CAL1_FIND_SECOND_EDGE = "0110"
	CAL1_FIRST_EDGE_IDEL_WAIT = "0100"
	CAL1_FOUND_FIRST_EDGE_WAIT = "0101"
	CAL1_IDLE = "0000"
	CAL1_INC_IDEL = "0010"
	CAL1_INIT = "0001"
	CAL1_SECOND_EDGE_IDEL_WAIT = "0111"
	CAL2_DEC_IDEL = "0111"
	CAL2_DONE = "1000"
	CAL2_FIND_EDGE_IDEL_WAIT_NEG = "0110"
	CAL2_FIND_EDGE_IDEL_WAIT_POS = "0100"
	CAL2_FIND_EDGE_NEG = "0101"
	CAL2_FIND_EDGE_POS = "0011"
	CAL2_IDLE = "0000"
	CAL2_INIT = "0001"
	CAL2_INIT_IDEL_WAIT = "0010"
	CAL3_DETECT = "010"
	CAL3_DONE = "100"
	CAL3_IDLE = "000"
	CAL3_INIT = "001"
	CAL3_RDEN_PIPE_CLR_WAIT = "011"
	CAL3_RDEN_SRL_DLY_DELTA = "00000000000000000000000000000110"
	CAL4_ADJ_IDEL = "110"
	CAL4_DONE = "111"
	CAL4_FIND_EDGE = "011"
	CAL4_FIND_WINDOW = "010"
	CAL4_IDEL_BIT_VAL = "00000000000000000000000000100000"
	CAL4_IDEL_WAIT = "100"
	CAL4_IDLE = "000"
	CAL4_INIT = "001"
	CAL4_RDEN_PIPE_CLR_WAIT = "101"
	CALIB_RDEN_PIPE_LEN = "00000000000000000000000000011111"
	CAS_LAT = "00000000000000000000000000000100"
	CAS_LAT_RDEN = "00000000000000000000000000000100"
	CLK_PERIOD = "00000000000000000001001110001000"
	DEBUG_EN = "00000000000000000000000000000000"
	DQS_BITS = "00000000000000000000000000000011"
	DQS_BITS_FIX = "00000000000000000000000000000011"
	DQS_WIDTH = "00000000000000000000000000001000"
	DQ_BITS = "00000000000000000000000000000110"
	DQ_IDEL_INIT = "000000"
	DQ_PER_DQS = "00000000000000000000000000001000"
	DQ_WIDTH = "00000000000000000000000001000000"
	GATE_BASE_DELAY = "00000000000000000000000000000001"
	GATE_BASE_INIT = "00000000000000000000000000000000"
	IDEL_SET_VAL = "111"
	MIN_WIN_SIZE = "00000000000000000000000000000101"
	RDEN_BASE_DELAY = "00000000000000000000000000000100"
	REG_ENABLE = "00000000000000000000000000000000"
	SIM_ONLY = "0"

Analyzing hierarchy for module <ddr2_phy_dm_iob> in library <work>.

Analyzing hierarchy for module <ddr2_phy_dqs_iob> in library <work> with parameters.
	DDR_TYPE = "00000000000000000000000000000001"
	DQS_NET_DELAY = 0.800000
	HIGH_PERFORMANCE_MODE = "TRUE"
	IODELAY_GRP = "IODELAY_MIG"

Analyzing hierarchy for module <ddr2_phy_dq_iob> in library <work> with parameters.
	FPGA_SPEED_GRADE = "00000000000000000000000000000001"
	HIGH_PERFORMANCE_MODE = "TRUE"
	IODELAY_GRP = "IODELAY_MIG"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <ml505top>.
Module <ml505top> is correct for synthesis.
 
    Set user-defined property "BANDWIDTH =  OPTIMIZED" for instance <user_clk_pll> in unit <ml505top>.
    Set user-defined property "CLKFBOUT_MULT =  6" for instance <user_clk_pll> in unit <ml505top>.
    Set user-defined property "CLKFBOUT_PHASE =  0.000000" for instance <user_clk_pll> in unit <ml505top>.
    Set user-defined property "CLKIN_PERIOD =  10.000000" for instance <user_clk_pll> in unit <ml505top>.
    Set user-defined property "CLKOUT0_DIVIDE =  12" for instance <user_clk_pll> in unit <ml505top>.
    Set user-defined property "CLKOUT0_DUTY_CYCLE =  0.500000" for instance <user_clk_pll> in unit <ml505top>.
    Set user-defined property "CLKOUT0_PHASE =  0.000000" for instance <user_clk_pll> in unit <ml505top>.
    Set user-defined property "CLKOUT1_DIVIDE =  3" for instance <user_clk_pll> in unit <ml505top>.
    Set user-defined property "CLKOUT1_DUTY_CYCLE =  0.500000" for instance <user_clk_pll> in unit <ml505top>.
    Set user-defined property "CLKOUT1_PHASE =  0.000000" for instance <user_clk_pll> in unit <ml505top>.
    Set user-defined property "CLKOUT2_DIVIDE =  3" for instance <user_clk_pll> in unit <ml505top>.
    Set user-defined property "CLKOUT2_DUTY_CYCLE =  0.500000" for instance <user_clk_pll> in unit <ml505top>.
    Set user-defined property "CLKOUT2_PHASE =  0.000000" for instance <user_clk_pll> in unit <ml505top>.
    Set user-defined property "CLKOUT3_DIVIDE =  3" for instance <user_clk_pll> in unit <ml505top>.
    Set user-defined property "CLKOUT3_DUTY_CYCLE =  0.500000" for instance <user_clk_pll> in unit <ml505top>.
    Set user-defined property "CLKOUT3_PHASE =  90.000000" for instance <user_clk_pll> in unit <ml505top>.
    Set user-defined property "CLKOUT4_DIVIDE =  6" for instance <user_clk_pll> in unit <ml505top>.
    Set user-defined property "CLKOUT4_DUTY_CYCLE =  0.500000" for instance <user_clk_pll> in unit <ml505top>.
    Set user-defined property "CLKOUT4_PHASE =  0.000000" for instance <user_clk_pll> in unit <ml505top>.
    Set user-defined property "CLKOUT5_DIVIDE =  12" for instance <user_clk_pll> in unit <ml505top>.
    Set user-defined property "CLKOUT5_DUTY_CYCLE =  0.500000" for instance <user_clk_pll> in unit <ml505top>.
    Set user-defined property "CLKOUT5_PHASE =  0.000000" for instance <user_clk_pll> in unit <ml505top>.
    Set user-defined property "CLK_FEEDBACK =  CLKFBOUT" for instance <user_clk_pll> in unit <ml505top>.
    Set user-defined property "COMPENSATION =  SYSTEM_SYNCHRONOUS" for instance <user_clk_pll> in unit <ml505top>.
    Set user-defined property "DIVCLK_DIVIDE =  1" for instance <user_clk_pll> in unit <ml505top>.
    Set user-defined property "REF_JITTER =  0.100000" for instance <user_clk_pll> in unit <ml505top>.
    Set user-defined property "RESET_ON_LOSS_OF_LOCK =  FALSE" for instance <user_clk_pll> in unit <ml505top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <user_clk_buf> in unit <ml505top>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <user_clk_buf> in unit <ml505top>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <user_clk_buf> in unit <ml505top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <user_clk_buf> in unit <ml505top>.
Analyzing module <Memory150> in library <work>.
	SIM_ONLY = 1'b0
WARNING:Xst:2211 - "../../src/mig_af/mig_af.v" line 209: Instantiating black box module <mig_af>.
WARNING:Xst:2211 - "../../src/mig_wdf/mig_wdf.v" line 222: Instantiating black box module <mig_wdf>.
WARNING:Xst:2211 - "../../src/mig_rdf/mig_rdf.v" line 235: Instantiating black box module <mig_rdf>.
Module <Memory150> is correct for synthesis.
 
    Set user-defined property "SYN_BLACK_BOX =  1" for instance <ddr2_addr_fifo> in unit <Memory150>.
    Set user-defined property "SYN_NOPRUNE =  1" for instance <ddr2_addr_fifo> in unit <Memory150>.
    Set user-defined property "SYN_BLACK_BOX =  1" for instance <ddr2_write_fifo> in unit <Memory150>.
    Set user-defined property "SYN_NOPRUNE =  1" for instance <ddr2_write_fifo> in unit <Memory150>.
    Set user-defined property "SYN_BLACK_BOX =  1" for instance <ddr2_read_fifo> in unit <Memory150>.
    Set user-defined property "SYN_NOPRUNE =  1" for instance <ddr2_read_fifo> in unit <Memory150>.
Analyzing module <mig_v3_61> in library <work>.
	ADDITIVE_LAT = 32'sb00000000000000000000000000000000
	APPDATA_WIDTH = 32'sb00000000000000000000000010000000
	BANK_WIDTH = 32'sb00000000000000000000000000000010
	BURST_LEN = 32'sb00000000000000000000000000000100
	BURST_TYPE = 32'sb00000000000000000000000000000000
	CAS_LAT = 32'sb00000000000000000000000000000100
	CKE_WIDTH = 32'sb00000000000000000000000000000001
	CLK_PERIOD = 32'sb00000000000000000001001110001000
	CLK_WIDTH = 32'sb00000000000000000000000000000010
	COL_WIDTH = 32'sb00000000000000000000000000001010
	CS_BITS = 32'sb00000000000000000000000000000000
	CS_NUM = 32'sb00000000000000000000000000000001
	CS_WIDTH = 32'sb00000000000000000000000000000001
	DEBUG_EN = 32'sb00000000000000000000000000000000
	DM_WIDTH = 32'sb00000000000000000000000000001000
	DQS_BITS = 32'sb00000000000000000000000000000011
	DQS_WIDTH = 32'sb00000000000000000000000000001000
	DQ_BITS = 32'sb00000000000000000000000000000110
	DQ_PER_DQS = 32'sb00000000000000000000000000001000
	DQ_WIDTH = 32'sb00000000000000000000000001000000
	ECC_ENABLE = 32'sb00000000000000000000000000000000
	HIGH_PERFORMANCE_MODE = "TRUE"
	IODELAY_GRP = "IODELAY_MIG"
	MULTI_BANK_EN = 32'sb00000000000000000000000000000001
	ODT_TYPE = 32'sb00000000000000000000000000000001
	ODT_WIDTH = 32'sb00000000000000000000000000000001
	REDUCE_DRV = 32'sb00000000000000000000000000000000
	REG_ENABLE = 32'sb00000000000000000000000000000000
	ROW_WIDTH = 32'sb00000000000000000000000000001101
	RST_ACT_LOW = 32'sb00000000000000000000000000000001
	SIM_ONLY = 1'b0
	TRAS = 32'sb00000000000000001001110001000000
	TRCD = 32'sb00000000000000000011101010011000
	TREFI_NS = 32'sb00000000000000000001111001111000
	TRFC = 32'sb00000000000000011001101000101000
	TRP = 32'sb00000000000000000011101010011000
	TRTP = 32'sb00000000000000000001110101001100
	TWO_T_TIME_EN = 32'sb00000000000000000000000000000001
	TWR = 32'sb00000000000000000011101010011000
	TWTR = 32'sb00000000000000000001110101001100
Module <mig_v3_61> is correct for synthesis.
 
Analyzing module <ddr2_idelay_ctrl> in library <work>.
	IODELAY_GRP = "IODELAY_MIG"
Module <ddr2_idelay_ctrl> is correct for synthesis.
 
    Set user-defined property "IODELAY_GROUP =  IODELAY_MIG" for instance <u_idelayctrl> in unit <ddr2_idelay_ctrl>.
Analyzing module <ddr2_infrastructure> in library <work>.
	RST_ACT_LOW = 32'sb00000000000000000000000000000001
	RST_SYNC_NUM = 32'sb00000000000000000000000000011001
Module <ddr2_infrastructure> is correct for synthesis.
 
    Set property "syn_maxfan = 10" for signal <rstdiv0_sync_r>.
    Set property "syn_maxfan = 10" for signal <rst200_sync_r>.
    Set property "syn_maxfan = 10" for signal <rst0_sync_r>.
    Set property "syn_maxfan = 10" for signal <rst90_sync_r>.
Analyzing module <ddr2_top> in library <work>.
	ADDITIVE_LAT = 32'sb00000000000000000000000000000000
	APPDATA_WIDTH = 32'sb00000000000000000000000010000000
	BANK_WIDTH = 32'sb00000000000000000000000000000010
	BURST_LEN = 32'sb00000000000000000000000000000100
	BURST_TYPE = 32'sb00000000000000000000000000000000
	CAS_LAT = 32'sb00000000000000000000000000000100
	CKE_WIDTH = 32'sb00000000000000000000000000000001
	CLK_PERIOD = 32'sb00000000000000000001001110001000
	CLK_WIDTH = 32'sb00000000000000000000000000000010
	COL_WIDTH = 32'sb00000000000000000000000000001010
	CS_BITS = 32'sb00000000000000000000000000000000
	CS_NUM = 32'sb00000000000000000000000000000001
	CS_WIDTH = 32'sb00000000000000000000000000000001
	DEBUG_EN = 32'sb00000000000000000000000000000000
	DM_WIDTH = 32'sb00000000000000000000000000001000
	DQS_BITS = 32'sb00000000000000000000000000000011
	DQS_WIDTH = 32'sb00000000000000000000000000001000
	DQ_BITS = 32'sb00000000000000000000000000000110
	DQ_PER_DQS = 32'sb00000000000000000000000000001000
	DQ_WIDTH = 32'sb00000000000000000000000001000000
	ECC_ENABLE = 32'sb00000000000000000000000000000000
	FPGA_SPEED_GRADE = 32'sb00000000000000000000000000000001
	HIGH_PERFORMANCE_MODE = "TRUE"
	IODELAY_GRP = "IODELAY_MIG"
	MULTI_BANK_EN = 32'sb00000000000000000000000000000001
	ODT_TYPE = 32'sb00000000000000000000000000000001
	ODT_WIDTH = 32'sb00000000000000000000000000000001
	REDUCE_DRV = 32'sb00000000000000000000000000000000
	REG_ENABLE = 32'sb00000000000000000000000000000000
	ROW_WIDTH = 32'sb00000000000000000000000000001101
	SIM_ONLY = 1'b0
	TRAS = 32'sb00000000000000001001110001000000
	TRCD = 32'sb00000000000000000011101010011000
	TREFI_NS = 32'sb00000000000000000001111001111000
	TRFC = 32'sb00000000000000011001101000101000
	TRP = 32'sb00000000000000000011101010011000
	TRTP = 32'sb00000000000000000001110101001100
	TWO_T_TIME_EN = 32'sb00000000000000000000000000000001
	TWR = 32'sb00000000000000000011101010011000
	TWTR = 32'sb00000000000000000001110101001100
	USE_DM_PORT = 32'sb00000000000000000000000000000001
Module <ddr2_top> is correct for synthesis.
 
Analyzing module <ddr2_mem_if_top> in library <work>.
	ADDITIVE_LAT = 32'sb00000000000000000000000000000000
	APPDATA_WIDTH = 32'sb00000000000000000000000010000000
	BANK_WIDTH = 32'sb00000000000000000000000000000010
	BURST_LEN = 32'sb00000000000000000000000000000100
	BURST_TYPE = 32'sb00000000000000000000000000000000
	CAS_LAT = 32'sb00000000000000000000000000000100
	CKE_WIDTH = 32'sb00000000000000000000000000000001
	CLK_PERIOD = 32'sb00000000000000000001001110001000
	CLK_WIDTH = 32'sb00000000000000000000000000000010
	COL_WIDTH = 32'sb00000000000000000000000000001010
	CS_BITS = 32'sb00000000000000000000000000000000
	CS_NUM = 32'sb00000000000000000000000000000001
	CS_WIDTH = 32'sb00000000000000000000000000000001
	DDR_TYPE = 32'sb00000000000000000000000000000001
	DEBUG_EN = 32'sb00000000000000000000000000000000
	DM_WIDTH = 32'sb00000000000000000000000000001000
	DQS_BITS = 32'sb00000000000000000000000000000011
	DQS_WIDTH = 32'sb00000000000000000000000000001000
	DQ_BITS = 32'sb00000000000000000000000000000110
	DQ_PER_DQS = 32'sb00000000000000000000000000001000
	DQ_WIDTH = 32'sb00000000000000000000000001000000
	ECC_ENABLE = 32'sb00000000000000000000000000000000
	FPGA_SPEED_GRADE = 32'sb00000000000000000000000000000001
	HIGH_PERFORMANCE_MODE = "TRUE"
	IODELAY_GRP = "IODELAY_MIG"
	MULTI_BANK_EN = 32'sb00000000000000000000000000000001
	ODT_TYPE = 32'sb00000000000000000000000000000001
	ODT_WIDTH = 32'sb00000000000000000000000000000001
	REDUCE_DRV = 32'sb00000000000000000000000000000000
	REG_ENABLE = 32'sb00000000000000000000000000000000
	ROW_WIDTH = 32'sb00000000000000000000000000001101
	SIM_ONLY = 1'b0
	TRAS = 32'sb00000000000000001001110001000000
	TRCD = 32'sb00000000000000000011101010011000
	TREFI_NS = 32'sb00000000000000000001111001111000
	TRFC = 32'sb00000000000000011001101000101000
	TRP = 32'sb00000000000000000011101010011000
	TRTP = 32'sb00000000000000000001110101001100
	TWO_T_TIME_EN = 32'sb00000000000000000000000000000001
	TWR = 32'sb00000000000000000011101010011000
	TWTR = 32'sb00000000000000000001110101001100
	USE_DM_PORT = 32'sb00000000000000000000000000000001
Module <ddr2_mem_if_top> is correct for synthesis.
 
Analyzing module <ddr2_phy_top> in library <work>.
	ADDITIVE_LAT = 32'sb00000000000000000000000000000000
	BANK_WIDTH = 32'sb00000000000000000000000000000010
	BURST_LEN = 32'sb00000000000000000000000000000100
	BURST_TYPE = 32'sb00000000000000000000000000000000
	CAS_LAT = 32'sb00000000000000000000000000000100
	CKE_WIDTH = 32'sb00000000000000000000000000000001
	CLK_PERIOD = 32'sb00000000000000000001001110001000
	CLK_WIDTH = 32'sb00000000000000000000000000000010
	COL_WIDTH = 32'sb00000000000000000000000000001010
	CS_BITS = 32'sb00000000000000000000000000000000
	CS_NUM = 32'sb00000000000000000000000000000001
	CS_WIDTH = 32'sb00000000000000000000000000000001
	DDR_TYPE = 32'sb00000000000000000000000000000001
	DEBUG_EN = 32'sb00000000000000000000000000000000
	DM_WIDTH = 32'sb00000000000000000000000000001000
	DQS_BITS = 32'sb00000000000000000000000000000011
	DQS_WIDTH = 32'sb00000000000000000000000000001000
	DQ_BITS = 32'sb00000000000000000000000000000110
	DQ_PER_DQS = 32'sb00000000000000000000000000001000
	DQ_WIDTH = 32'sb00000000000000000000000001000000
	ECC_ENABLE = 32'sb00000000000000000000000000000000
	FPGA_SPEED_GRADE = 32'sb00000000000000000000000000000001
	HIGH_PERFORMANCE_MODE = "TRUE"
	IODELAY_GRP = "IODELAY_MIG"
	ODT_TYPE = 32'sb00000000000000000000000000000001
	ODT_WIDTH = 32'sb00000000000000000000000000000001
	REDUCE_DRV = 32'sb00000000000000000000000000000000
	REG_ENABLE = 32'sb00000000000000000000000000000000
	ROW_WIDTH = 32'sb00000000000000000000000000001101
	SIM_ONLY = 1'b0
	TWO_T_TIME_EN = 32'sb00000000000000000000000000000001
	TWR = 32'sb00000000000000000011101010011000
	USE_DM_PORT = 32'sb00000000000000000000000000000001
Module <ddr2_phy_top> is correct for synthesis.
 
Analyzing module <ddr2_phy_write> in library <work>.
	ADDITIVE_LAT = 32'sb00000000000000000000000000000000
	CAS_LAT = 32'sb00000000000000000000000000000100
	CS_NUM = 32'sb00000000000000000000000000000001
	DDR1 = 32'sb00000000000000000000000000000000
	DDR2 = 32'sb00000000000000000000000000000001
	DDR3 = 32'sb00000000000000000000000000000010
	DDR_TYPE = 32'sb00000000000000000000000000000001
	DQ_WIDTH = 32'sb00000000000000000000000001000000
	ECC_ENABLE = 32'sb00000000000000000000000000000000
	MASK_WIDTH = 32'sb00000000000000000000000000001000
	ODT_TYPE = 32'sb00000000000000000000000000000001
	ODT_WR_LATENCY = 32'sb00000000000000000000000000000011
	REG_ENABLE = 32'sb00000000000000000000000000000000
	WR_LATENCY = 32'sb00000000000000000000000000000011
Module <ddr2_phy_write> is correct for synthesis.
 
    Set property "syn_maxfan = 10" for signal <rst90_r>.
Analyzing module <ddr2_phy_io> in library <work>.
	ADDITIVE_LAT = 32'sb00000000000000000000000000000000
	CAS_LAT = 32'sb00000000000000000000000000000100
	CLK_PERIOD = 32'sb00000000000000000001001110001000
	CLK_WIDTH = 32'sb00000000000000000000000000000010
	DDR_TYPE = 32'sb00000000000000000000000000000001
	DEBUG_EN = 32'sb00000000000000000000000000000000
	DM_TO_BYTE_RATIO = 32'sb00000000000000000000000000000001
	DM_WIDTH = 32'sb00000000000000000000000000001000
	DQS_BITS = 32'sb00000000000000000000000000000011
	DQS_WIDTH = 32'sb00000000000000000000000000001000
	DQ_BITS = 32'sb00000000000000000000000000000110
	DQ_PER_DQS = 32'sb00000000000000000000000000001000
	DQ_WIDTH = 32'sb00000000000000000000000001000000
	FPGA_SPEED_GRADE = 32'sb00000000000000000000000000000001
	HIGH_PERFORMANCE_MODE = "TRUE"
	IODELAY_GRP = "IODELAY_MIG"
	ODT_WIDTH = 32'sb00000000000000000000000000000001
	REG_ENABLE = 32'sb00000000000000000000000000000000
	SIM_ONLY = 1'b0
	USE_DM_PORT = 32'sb00000000000000000000000000000001
Module <ddr2_phy_io> is correct for synthesis.
 
    Set user-defined property "DDR_CLK_EDGE =  OPPOSITE_EDGE" for instance <gen_ck[0].u_oddr_ck_i> in unit <ddr2_phy_io>.
    Set user-defined property "INIT =  0" for instance <gen_ck[0].u_oddr_ck_i> in unit <ddr2_phy_io>.
    Set user-defined property "SRTYPE =  SYNC" for instance <gen_ck[0].u_oddr_ck_i> in unit <ddr2_phy_io>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_ck[0].u_obuf_ck_i> in unit <ddr2_phy_io>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <gen_ck[0].u_obuf_ck_i> in unit <ddr2_phy_io>.
    Set user-defined property "SLEW =  SLOW" for instance <gen_ck[0].u_obuf_ck_i> in unit <ddr2_phy_io>.
    Set user-defined property "DDR_CLK_EDGE =  OPPOSITE_EDGE" for instance <gen_ck[1].u_oddr_ck_i> in unit <ddr2_phy_io>.
    Set user-defined property "INIT =  0" for instance <gen_ck[1].u_oddr_ck_i> in unit <ddr2_phy_io>.
    Set user-defined property "SRTYPE =  SYNC" for instance <gen_ck[1].u_oddr_ck_i> in unit <ddr2_phy_io>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_ck[1].u_obuf_ck_i> in unit <ddr2_phy_io>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <gen_ck[1].u_obuf_ck_i> in unit <ddr2_phy_io>.
    Set user-defined property "SLEW =  SLOW" for instance <gen_ck[1].u_obuf_ck_i> in unit <ddr2_phy_io>.
    Set user-defined property "KEEP =  TRUE" for signal <en_dqs>.
    Set property "syn_keep = 1" for signal <en_dqs>.
Analyzing module <ddr2_phy_calib> in library <work>.
	ADDITIVE_LAT = 32'sb00000000000000000000000000000000
	BIT_TIME_TAPS = 33
	CAL1_CALC_IDEL = 4'b1000
	CAL1_DEC_IDEL = 4'b1001
	CAL1_DONE = 4'b1010
	CAL1_FIND_FIRST_EDGE = 4'b0011
	CAL1_FIND_SECOND_EDGE = 4'b0110
	CAL1_FIRST_EDGE_IDEL_WAIT = 4'b0100
	CAL1_FOUND_FIRST_EDGE_WAIT = 4'b0101
	CAL1_IDLE = 4'b0000
	CAL1_INC_IDEL = 4'b0010
	CAL1_INIT = 4'b0001
	CAL1_SECOND_EDGE_IDEL_WAIT = 4'b0111
	CAL2_DEC_IDEL = 4'b0111
	CAL2_DONE = 4'b1000
	CAL2_FIND_EDGE_IDEL_WAIT_NEG = 4'b0110
	CAL2_FIND_EDGE_IDEL_WAIT_POS = 4'b0100
	CAL2_FIND_EDGE_NEG = 4'b0101
	CAL2_FIND_EDGE_POS = 4'b0011
	CAL2_IDLE = 4'b0000
	CAL2_INIT = 4'b0001
	CAL2_INIT_IDEL_WAIT = 4'b0010
	CAL3_DETECT = 3'b010
	CAL3_DONE = 3'b100
	CAL3_IDLE = 3'b000
	CAL3_INIT = 3'b001
	CAL3_RDEN_PIPE_CLR_WAIT = 3'b011
	CAL3_RDEN_SRL_DLY_DELTA = 32'sb00000000000000000000000000000110
	CAL4_ADJ_IDEL = 3'b110
	CAL4_DONE = 3'b111
	CAL4_FIND_EDGE = 3'b011
	CAL4_FIND_WINDOW = 3'b010
	CAL4_IDEL_BIT_VAL = 32'b00000000000000000000000000100000
	CAL4_IDEL_WAIT = 3'b100
	CAL4_IDLE = 3'b000
	CAL4_INIT = 3'b001
	CAL4_RDEN_PIPE_CLR_WAIT = 3'b101
	CALIB_RDEN_PIPE_LEN = 32'sb00000000000000000000000000011111
	CAS_LAT = 32'sb00000000000000000000000000000100
	CAS_LAT_RDEN = 32'sb00000000000000000000000000000100
	CLK_PERIOD = 32'sb00000000000000000001001110001000
	DEBUG_EN = 32'sb00000000000000000000000000000000
	DQS_BITS = 32'sb00000000000000000000000000000011
	DQS_BITS_FIX = 32'sb00000000000000000000000000000011
	DQS_WIDTH = 32'sb00000000000000000000000000001000
	DQ_BITS = 32'sb00000000000000000000000000000110
	DQ_IDEL_INIT = 6'b000000
	DQ_PER_DQS = 32'sb00000000000000000000000000001000
	DQ_WIDTH = 32'sb00000000000000000000000001000000
	GATE_BASE_DELAY = 32'sb00000000000000000000000000000001
	GATE_BASE_INIT = 32'sb00000000000000000000000000000000
	IDEL_SET_VAL = 3'b111
	MIN_WIN_SIZE = 32'sb00000000000000000000000000000101
	RDEN_BASE_DELAY = 32'sb00000000000000000000000000000100
	REG_ENABLE = 32'sb00000000000000000000000000000000
	SIM_ONLY = 1'b0
"../../src/mig_v3_61/ddr2_phy_calib.v" line 589: Found FullParallel Case directive in module <ddr2_phy_calib>.
INFO:Xst:1433 - Contents of array <calib_rden_dly> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1433 - Contents of array <calib_rden_dly> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1433 - Contents of array <calib_rden_dly> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1433 - Contents of array <calib_rden_dly> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
Module <ddr2_phy_calib> is correct for synthesis.
 
    Set user-defined property "INIT =  00000000" for instance <u_calib_rden_srl> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <u_calib_rden_srl_out_r> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <u_calib_rden_srl_out_r> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data_sel[0].u_ff_rd_data_sel> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rd_data_sel[0].u_ff_rd_data_sel> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data_sel[1].u_ff_rd_data_sel> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rd_data_sel[1].u_ff_rd_data_sel> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data_sel[2].u_ff_rd_data_sel> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rd_data_sel[2].u_ff_rd_data_sel> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data_sel[3].u_ff_rd_data_sel> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rd_data_sel[3].u_ff_rd_data_sel> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data_sel[4].u_ff_rd_data_sel> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rd_data_sel[4].u_ff_rd_data_sel> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data_sel[5].u_ff_rd_data_sel> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rd_data_sel[5].u_ff_rd_data_sel> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data_sel[6].u_ff_rd_data_sel> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rd_data_sel[6].u_ff_rd_data_sel> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data_sel[7].u_ff_rd_data_sel> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rd_data_sel[7].u_ff_rd_data_sel> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_cal_rden_dly[0].u_ff_cal_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_cal_rden_dly[0].u_ff_cal_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_cal_rden_dly[1].u_ff_cal_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_cal_rden_dly[1].u_ff_cal_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_cal_rden_dly[2].u_ff_cal_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_cal_rden_dly[2].u_ff_cal_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_cal_rden_dly[3].u_ff_cal_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_cal_rden_dly[3].u_ff_cal_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_cal_rden_dly[4].u_ff_cal_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_cal_rden_dly[4].u_ff_cal_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[0].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_dly[0].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[1].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_dly[1].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[2].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_dly[2].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[3].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_dly[3].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[4].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_dly[4].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[5].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_dly[5].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[6].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_dly[6].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[7].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_dly[7].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[8].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_dly[8].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[9].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_dly[9].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[10].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_dly[10].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[11].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_dly[11].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[12].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_dly[12].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[13].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_dly[13].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[14].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_dly[14].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[15].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_dly[15].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[16].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_dly[16].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[17].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_dly[17].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[18].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_dly[18].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[19].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_dly[19].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[20].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_dly[20].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[21].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_dly[21].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[22].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_dly[22].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[23].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_dly[23].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[24].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_dly[24].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[25].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_dly[25].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[26].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_dly[26].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[27].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_dly[27].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[28].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_dly[28].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[29].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_dly[29].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[30].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_dly[30].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[31].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_dly[31].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[32].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_dly[32].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[33].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_dly[33].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[34].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_dly[34].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[35].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_dly[35].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[36].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_dly[36].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[37].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_dly[37].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[38].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_dly[38].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[39].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_dly[39].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  00000000" for instance <gen_rden[0].u_rden_srl> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden[0].u_calib_rden_r> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden[0].u_calib_rden_r> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  00000000" for instance <gen_rden[1].u_rden_srl> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden[1].u_calib_rden_r> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden[1].u_calib_rden_r> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  00000000" for instance <gen_rden[2].u_rden_srl> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden[2].u_calib_rden_r> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden[2].u_calib_rden_r> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  00000000" for instance <gen_rden[3].u_rden_srl> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden[3].u_calib_rden_r> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden[3].u_calib_rden_r> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  00000000" for instance <gen_rden[4].u_rden_srl> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden[4].u_calib_rden_r> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden[4].u_calib_rden_r> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  00000000" for instance <gen_rden[5].u_rden_srl> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden[5].u_calib_rden_r> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden[5].u_calib_rden_r> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  00000000" for instance <gen_rden[6].u_rden_srl> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden[6].u_calib_rden_r> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden[6].u_calib_rden_r> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  00000000" for instance <gen_rden[7].u_rden_srl> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden[7].u_calib_rden_r> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden[7].u_calib_rden_r> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[0].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate_dly[0].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[1].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate_dly[1].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[2].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate_dly[2].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[3].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate_dly[3].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[4].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate_dly[4].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[5].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate_dly[5].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[6].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate_dly[6].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[7].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate_dly[7].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[8].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate_dly[8].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[9].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate_dly[9].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[10].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate_dly[10].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[11].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate_dly[11].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[12].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate_dly[12].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[13].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate_dly[13].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[14].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate_dly[14].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[15].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate_dly[15].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[16].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate_dly[16].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[17].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate_dly[17].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[18].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate_dly[18].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[19].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate_dly[19].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[20].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate_dly[20].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[21].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate_dly[21].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[22].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate_dly[22].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[23].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate_dly[23].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[24].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate_dly[24].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[25].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate_dly[25].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[26].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate_dly[26].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[27].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate_dly[27].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[28].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate_dly[28].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[29].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate_dly[29].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[30].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate_dly[30].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[31].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate_dly[31].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[32].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate_dly[32].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[33].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate_dly[33].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[34].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate_dly[34].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[35].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate_dly[35].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[36].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate_dly[36].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[37].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate_dly[37].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[38].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate_dly[38].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[39].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate_dly[39].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  00000000" for instance <gen_gate[0].u_gate_srl> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate[0].u_en_dqs_ff> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate[0].u_en_dqs_ff> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate[0].gen_gate_base_dly_gt3.u_gate_srl_ff> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate[0].gen_gate_base_dly_gt3.u_gate_srl_ff> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  00000000" for instance <gen_gate[1].u_gate_srl> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate[1].u_en_dqs_ff> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate[1].u_en_dqs_ff> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate[1].gen_gate_base_dly_gt3.u_gate_srl_ff> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate[1].gen_gate_base_dly_gt3.u_gate_srl_ff> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  00000000" for instance <gen_gate[2].u_gate_srl> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate[2].u_en_dqs_ff> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate[2].u_en_dqs_ff> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate[2].gen_gate_base_dly_gt3.u_gate_srl_ff> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate[2].gen_gate_base_dly_gt3.u_gate_srl_ff> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  00000000" for instance <gen_gate[3].u_gate_srl> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate[3].u_en_dqs_ff> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate[3].u_en_dqs_ff> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate[3].gen_gate_base_dly_gt3.u_gate_srl_ff> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate[3].gen_gate_base_dly_gt3.u_gate_srl_ff> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  00000000" for instance <gen_gate[4].u_gate_srl> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate[4].u_en_dqs_ff> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate[4].u_en_dqs_ff> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate[4].gen_gate_base_dly_gt3.u_gate_srl_ff> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate[4].gen_gate_base_dly_gt3.u_gate_srl_ff> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  00000000" for instance <gen_gate[5].u_gate_srl> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate[5].u_en_dqs_ff> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate[5].u_en_dqs_ff> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate[5].gen_gate_base_dly_gt3.u_gate_srl_ff> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate[5].gen_gate_base_dly_gt3.u_gate_srl_ff> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  00000000" for instance <gen_gate[6].u_gate_srl> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate[6].u_en_dqs_ff> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate[6].u_en_dqs_ff> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate[6].gen_gate_base_dly_gt3.u_gate_srl_ff> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate[6].gen_gate_base_dly_gt3.u_gate_srl_ff> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  00000000" for instance <gen_gate[7].u_gate_srl> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate[7].u_en_dqs_ff> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate[7].u_en_dqs_ff> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate[7].gen_gate_base_dly_gt3.u_gate_srl_ff> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate[7].gen_gate_base_dly_gt3.u_gate_srl_ff> in unit <ddr2_phy_calib>.
Analyzing module <ddr2_phy_dm_iob> in library <work>.
Module <ddr2_phy_dm_iob> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <u_dm_ce> in unit <ddr2_phy_dm_iob>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <u_dm_ce> in unit <ddr2_phy_dm_iob>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE" for instance <u_oddr_dm> in unit <ddr2_phy_dm_iob>.
    Set user-defined property "INIT =  0" for instance <u_oddr_dm> in unit <ddr2_phy_dm_iob>.
    Set user-defined property "SRTYPE =  SYNC" for instance <u_oddr_dm> in unit <ddr2_phy_dm_iob>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <u_obuf_dm> in unit <ddr2_phy_dm_iob>.
    Set user-defined property "DRIVE =  12" for instance <u_obuf_dm> in unit <ddr2_phy_dm_iob>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <u_obuf_dm> in unit <ddr2_phy_dm_iob>.
    Set user-defined property "SLEW =  SLOW" for instance <u_obuf_dm> in unit <ddr2_phy_dm_iob>.
Analyzing module <ddr2_phy_dqs_iob> in library <work>.
	DDR_TYPE = 32'sb00000000000000000000000000000001
	DQS_NET_DELAY = 0.800000
	HIGH_PERFORMANCE_MODE = "TRUE"
	IODELAY_GRP = "IODELAY_MIG"
WARNING:Xst:916 - "../../src/mig_v3_61/ddr2_phy_dqs_iob.v" line 157: Delay is ignored for synthesis.
WARNING:Xst:916 - "../../src/mig_v3_61/ddr2_phy_dqs_iob.v" line 158: Delay is ignored for synthesis.
Module <ddr2_phy_dqs_iob> is correct for synthesis.
 
    Set user-defined property "DELAY_SRC =  I" for instance <u_idelay_dqs> in unit <ddr2_phy_dqs_iob>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <u_idelay_dqs> in unit <ddr2_phy_dqs_iob>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <u_idelay_dqs> in unit <ddr2_phy_dqs_iob>.
    Set user-defined property "IDELAY_VALUE =  0" for instance <u_idelay_dqs> in unit <ddr2_phy_dqs_iob>.
    Set user-defined property "IODELAY_GROUP =  IODELAY_MIG" for instance <u_idelay_dqs> in unit <ddr2_phy_dqs_iob>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <u_idelay_dqs> in unit <ddr2_phy_dqs_iob>.
    Set user-defined property "REFCLK_FREQUENCY =  200.000000" for instance <u_idelay_dqs> in unit <ddr2_phy_dqs_iob>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <u_idelay_dqs> in unit <ddr2_phy_dqs_iob>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <u_iodelay_dq_ce> in unit <ddr2_phy_dqs_iob>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <u_iodelay_dq_ce> in unit <ddr2_phy_dqs_iob>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <u_iodelay_dq_ce> in unit <ddr2_phy_dqs_iob>.
    Set user-defined property "IDELAY_VALUE =  0" for instance <u_iodelay_dq_ce> in unit <ddr2_phy_dqs_iob>.
    Set user-defined property "IODELAY_GROUP =  IODELAY_MIG" for instance <u_iodelay_dq_ce> in unit <ddr2_phy_dqs_iob>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <u_iodelay_dq_ce> in unit <ddr2_phy_dqs_iob>.
    Set user-defined property "REFCLK_FREQUENCY =  200.000000" for instance <u_iodelay_dq_ce> in unit <ddr2_phy_dqs_iob>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <u_iodelay_dq_ce> in unit <ddr2_phy_dqs_iob>.
    Set user-defined property "INIT =  0" for instance <u_iddr_dq_ce> in unit <ddr2_phy_dqs_iob>.
    Set user-defined property "IOB =  FORCE" for instance <u_iddr_dq_ce> in unit <ddr2_phy_dqs_iob>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <u_iddr_dq_ce> in unit <ddr2_phy_dqs_iob>.
    Set user-defined property "DDR_CLK_EDGE =  OPPOSITE_EDGE" for instance <u_oddr_dqs> in unit <ddr2_phy_dqs_iob>.
    Set user-defined property "INIT =  0" for instance <u_oddr_dqs> in unit <ddr2_phy_dqs_iob>.
    Set user-defined property "SRTYPE =  SYNC" for instance <u_oddr_dqs> in unit <ddr2_phy_dqs_iob>.
    Set user-defined property "INIT =  1" for instance <u_tri_state_dqs> in unit <ddr2_phy_dqs_iob>.
    Set user-defined property "IOB =  FORCE" for instance <u_tri_state_dqs> in unit <ddr2_phy_dqs_iob>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <u_tri_state_dqs> in unit <ddr2_phy_dqs_iob>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_dqs_iob_ddr2.u_iobuf_dqs> in unit <ddr2_phy_dqs_iob>.
    Set user-defined property "DIFF_TERM =  FALSE" for instance <gen_dqs_iob_ddr2.u_iobuf_dqs> in unit <ddr2_phy_dqs_iob>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <gen_dqs_iob_ddr2.u_iobuf_dqs> in unit <ddr2_phy_dqs_iob>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <gen_dqs_iob_ddr2.u_iobuf_dqs> in unit <ddr2_phy_dqs_iob>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <gen_dqs_iob_ddr2.u_iobuf_dqs> in unit <ddr2_phy_dqs_iob>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <gen_dqs_iob_ddr2.u_iobuf_dqs> in unit <ddr2_phy_dqs_iob>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <gen_dqs_iob_ddr2.u_iobuf_dqs> in unit <ddr2_phy_dqs_iob>.
    Set user-defined property "SLEW =  SLOW" for instance <gen_dqs_iob_ddr2.u_iobuf_dqs> in unit <ddr2_phy_dqs_iob>.
    Set user-defined property "S =  TRUE" for signal <dqs_oe_n_r>.
    Set property "syn_preserve = 1" for signal <dqs_oe_n_r>.
    Set property "syn_keep = 1" for signal <en_dqs_sync>.
    Set property "syn_preserve = 1" for signal <dqs_rst_n_r>.
    Set user-defined property "KEEP =  true" for signal <dqs_rst_n_r>.
Analyzing module <ddr2_phy_dq_iob> in library <work>.
	FPGA_SPEED_GRADE = 32'sb00000000000000000000000000000001
	HIGH_PERFORMANCE_MODE = "TRUE"
	IODELAY_GRP = "IODELAY_MIG"
Module <ddr2_phy_dq_iob> is correct for synthesis.
 
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <u_iobuf_dq> in unit <ddr2_phy_dq_iob>.
    Set user-defined property "DRIVE =  12" for instance <u_iobuf_dq> in unit <ddr2_phy_dq_iob>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <u_iobuf_dq> in unit <ddr2_phy_dq_iob>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <u_iobuf_dq> in unit <ddr2_phy_dq_iob>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <u_iobuf_dq> in unit <ddr2_phy_dq_iob>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <u_iobuf_dq> in unit <ddr2_phy_dq_iob>.
    Set user-defined property "SLEW =  SLOW" for instance <u_iobuf_dq> in unit <ddr2_phy_dq_iob>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE" for instance <u_oddr_dq> in unit <ddr2_phy_dq_iob>.
    Set user-defined property "INIT =  0" for instance <u_oddr_dq> in unit <ddr2_phy_dq_iob>.
    Set user-defined property "SRTYPE =  SYNC" for instance <u_oddr_dq> in unit <ddr2_phy_dq_iob>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE" for instance <u_tri_state_dq> in unit <ddr2_phy_dq_iob>.
    Set user-defined property "INIT =  0" for instance <u_tri_state_dq> in unit <ddr2_phy_dq_iob>.
    Set user-defined property "SRTYPE =  ASYNC" for instance <u_tri_state_dq> in unit <ddr2_phy_dq_iob>.
    Set user-defined property "DELAY_SRC =  I" for instance <u_idelay_dq> in unit <ddr2_phy_dq_iob>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <u_idelay_dq> in unit <ddr2_phy_dq_iob>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <u_idelay_dq> in unit <ddr2_phy_dq_iob>.
    Set user-defined property "IDELAY_VALUE =  0" for instance <u_idelay_dq> in unit <ddr2_phy_dq_iob>.
    Set user-defined property "IODELAY_GROUP =  IODELAY_MIG" for instance <u_idelay_dq> in unit <ddr2_phy_dq_iob>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <u_idelay_dq> in unit <ddr2_phy_dq_iob>.
    Set user-defined property "REFCLK_FREQUENCY =  200.000000" for instance <u_idelay_dq> in unit <ddr2_phy_dq_iob>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <u_idelay_dq> in unit <ddr2_phy_dq_iob>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE" for instance <gen_stg2_sg1.u_iddr_dq> in unit <ddr2_phy_dq_iob>.
    Set user-defined property "INIT_Q1 =  0" for instance <gen_stg2_sg1.u_iddr_dq> in unit <ddr2_phy_dq_iob>.
    Set user-defined property "INIT_Q2 =  0" for instance <gen_stg2_sg1.u_iddr_dq> in unit <ddr2_phy_dq_iob>.
    Set user-defined property "SRTYPE =  SYNC" for instance <gen_stg2_sg1.u_iddr_dq> in unit <ddr2_phy_dq_iob>.
    Set user-defined property "INIT =  0" for instance <gen_stg2_sg1.u_ff_stg2a_fall> in unit <ddr2_phy_dq_iob>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_stg2_sg1.u_ff_stg2a_fall> in unit <ddr2_phy_dq_iob>.
    Set user-defined property "INIT =  0" for instance <gen_stg2_sg1.u_ff_stg2a_rise> in unit <ddr2_phy_dq_iob>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_stg2_sg1.u_ff_stg2a_rise> in unit <ddr2_phy_dq_iob>.
    Set user-defined property "INIT =  0" for instance <gen_stg2_sg1.u_ff_stg3b_fall> in unit <ddr2_phy_dq_iob>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_stg2_sg1.u_ff_stg3b_fall> in unit <ddr2_phy_dq_iob>.
    Set user-defined property "INIT =  0" for instance <gen_stg2_sg1.u_ff_stg3b_rise> in unit <ddr2_phy_dq_iob>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_stg2_sg1.u_ff_stg3b_rise> in unit <ddr2_phy_dq_iob>.
    Set user-defined property "INIT =  0" for instance <gen_stg2_sg1.u_ff_stg2b_fall> in unit <ddr2_phy_dq_iob>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_stg2_sg1.u_ff_stg2b_fall> in unit <ddr2_phy_dq_iob>.
    Set user-defined property "INIT =  0" for instance <gen_stg2_sg1.u_ff_stg2b_rise> in unit <ddr2_phy_dq_iob>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_stg2_sg1.u_ff_stg2b_rise> in unit <ddr2_phy_dq_iob>.
    Set user-defined property "XIL_PAR_DELAY =  0 ps" for signal <stg2b_out_rise>.
    Set user-defined property "XIL_PAR_IP_NAME =  MIG" for signal <stg2b_out_rise>.
    Set property "syn_keep = 1" for signal <stg2b_out_rise>.
    Set user-defined property "KEEP =  TRUE" for signal <stg2b_out_rise> (previous value was "KEEP soft").
    Set user-defined property "XIL_PAR_DELAY =  0 ps" for signal <stg2b_out_fall>.
    Set user-defined property "XIL_PAR_IP_NAME =  MIG" for signal <stg2b_out_fall>.
    Set property "syn_keep = 1" for signal <stg2b_out_fall>.
    Set user-defined property "KEEP =  TRUE" for signal <stg2b_out_fall> (previous value was "KEEP soft").
    Set user-defined property "XIL_PAR_DELAY =  650 ps" for signal <stg1_out_rise_sg1>.
    Set user-defined property "XIL_PAR_SKEW =  70 ps" for signal <stg1_out_rise_sg1>.
    Set user-defined property "XIL_PAR_IP_NAME =  MIG" for signal <stg1_out_rise_sg1>.
    Set property "syn_keep = 1" for signal <stg1_out_rise_sg1>.
    Set user-defined property "KEEP =  TRUE" for signal <stg1_out_rise_sg1> (previous value was "KEEP soft").
    Set user-defined property "XIL_PAR_DELAY =  575 ps" for signal <stg1_out_rise_sg2>.
    Set user-defined property "XIL_PAR_SKEW =  65 ps" for signal <stg1_out_rise_sg2>.
    Set user-defined property "XIL_PAR_IP_NAME =  MIG" for signal <stg1_out_rise_sg2>.
    Set property "syn_keep = 1" for signal <stg1_out_rise_sg2>.
    Set user-defined property "KEEP =  TRUE" for signal <stg1_out_rise_sg2> (previous value was "KEEP soft").
    Set user-defined property "XIL_PAR_DELAY =  515 ps" for signal <stg1_out_rise_sg3>.
    Set user-defined property "XIL_PAR_SKEW =  55 ps" for signal <stg1_out_rise_sg3>.
    Set user-defined property "XIL_PAR_IP_NAME =  MIG" for signal <stg1_out_rise_sg3>.
    Set property "syn_keep = 1" for signal <stg1_out_rise_sg3>.
    Set user-defined property "KEEP =  TRUE" for signal <stg1_out_rise_sg3> (previous value was "KEEP soft").
    Set user-defined property "XIL_PAR_DELAY =  650 ps" for signal <stg1_out_fall_sg1>.
    Set user-defined property "XIL_PAR_SKEW =  70 ps" for signal <stg1_out_fall_sg1>.
    Set user-defined property "XIL_PAR_IP_NAME =  MIG" for signal <stg1_out_fall_sg1>.
    Set property "syn_keep = 1" for signal <stg1_out_fall_sg1>.
    Set user-defined property "KEEP =  TRUE" for signal <stg1_out_fall_sg1> (previous value was "KEEP soft").
    Set user-defined property "XIL_PAR_DELAY =  575 ps" for signal <stg1_out_fall_sg2>.
    Set user-defined property "XIL_PAR_SKEW =  65 ps" for signal <stg1_out_fall_sg2>.
    Set user-defined property "XIL_PAR_IP_NAME =  MIG" for signal <stg1_out_fall_sg2>.
    Set property "syn_keep = 1" for signal <stg1_out_fall_sg2>.
    Set user-defined property "KEEP =  TRUE" for signal <stg1_out_fall_sg2> (previous value was "KEEP soft").
    Set user-defined property "XIL_PAR_DELAY =  515 ps" for signal <stg1_out_fall_sg3>.
    Set user-defined property "XIL_PAR_SKEW =  55 ps" for signal <stg1_out_fall_sg3>.
    Set user-defined property "XIL_PAR_IP_NAME =  MIG" for signal <stg1_out_fall_sg3>.
    Set property "syn_keep = 1" for signal <stg1_out_fall_sg3>.
    Set user-defined property "KEEP =  TRUE" for signal <stg1_out_fall_sg3> (previous value was "KEEP soft").
Analyzing module <ddr2_phy_ctl_io> in library <work>.
	BANK_WIDTH = 32'sb00000000000000000000000000000010
	CKE_WIDTH = 32'sb00000000000000000000000000000001
	COL_WIDTH = 32'sb00000000000000000000000000001010
	CS_NUM = 32'sb00000000000000000000000000000001
	CS_WIDTH = 32'sb00000000000000000000000000000001
	DDR_TYPE = 32'sb00000000000000000000000000000001
	ODT_WIDTH = 32'sb00000000000000000000000000000001
	ROW_WIDTH = 32'sb00000000000000000000000000001101
	TWO_T_TIME_EN = 32'sb00000000000000000000000000000001
Module <ddr2_phy_ctl_io> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <u_ff_ras_n> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "IOB =  FORCE" for instance <u_ff_ras_n> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <u_ff_ras_n> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "INIT =  0" for instance <u_ff_cas_n> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "IOB =  FORCE" for instance <u_ff_cas_n> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <u_ff_cas_n> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "INIT =  0" for instance <u_ff_we_n> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "IOB =  FORCE" for instance <u_ff_we_n> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <u_ff_we_n> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "INIT =  0" for instance <gen_odt_ddr2.gen_odt[0].u_ff_odt> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "IOB =  FORCE" for instance <gen_odt_ddr2.gen_odt[0].u_ff_odt> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "S =  TRUE" for instance <gen_odt_ddr2.gen_odt[0].u_ff_odt> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <gen_odt_ddr2.gen_odt[0].u_ff_odt> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "INIT =  0" for instance <gen_cke[0].u_ff_cke> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "IOB =  FORCE" for instance <gen_cke[0].u_ff_cke> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "S =  TRUE" for instance <gen_cke[0].u_ff_cke> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <gen_cke[0].u_ff_cke> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "INIT =  0" for instance <gen_cs_n[0]..u_ff_cs_n> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "IOB =  FORCE" for instance <gen_cs_n[0]..u_ff_cs_n> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "S =  TRUE" for instance <gen_cs_n[0]..u_ff_cs_n> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <gen_cs_n[0]..u_ff_cs_n> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "INIT =  0" for instance <gen_addr[0].u_ff_addr> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "IOB =  FORCE" for instance <gen_addr[0].u_ff_addr> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <gen_addr[0].u_ff_addr> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "INIT =  0" for instance <gen_addr[1].u_ff_addr> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "IOB =  FORCE" for instance <gen_addr[1].u_ff_addr> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <gen_addr[1].u_ff_addr> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "INIT =  0" for instance <gen_addr[2].u_ff_addr> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "IOB =  FORCE" for instance <gen_addr[2].u_ff_addr> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <gen_addr[2].u_ff_addr> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "INIT =  0" for instance <gen_addr[3].u_ff_addr> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "IOB =  FORCE" for instance <gen_addr[3].u_ff_addr> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <gen_addr[3].u_ff_addr> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "INIT =  0" for instance <gen_addr[4].u_ff_addr> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "IOB =  FORCE" for instance <gen_addr[4].u_ff_addr> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <gen_addr[4].u_ff_addr> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "INIT =  0" for instance <gen_addr[5].u_ff_addr> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "IOB =  FORCE" for instance <gen_addr[5].u_ff_addr> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <gen_addr[5].u_ff_addr> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "INIT =  0" for instance <gen_addr[6].u_ff_addr> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "IOB =  FORCE" for instance <gen_addr[6].u_ff_addr> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <gen_addr[6].u_ff_addr> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "INIT =  0" for instance <gen_addr[7].u_ff_addr> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "IOB =  FORCE" for instance <gen_addr[7].u_ff_addr> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <gen_addr[7].u_ff_addr> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "INIT =  0" for instance <gen_addr[8].u_ff_addr> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "IOB =  FORCE" for instance <gen_addr[8].u_ff_addr> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <gen_addr[8].u_ff_addr> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "INIT =  0" for instance <gen_addr[9].u_ff_addr> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "IOB =  FORCE" for instance <gen_addr[9].u_ff_addr> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <gen_addr[9].u_ff_addr> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "INIT =  0" for instance <gen_addr[10].u_ff_addr> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "IOB =  FORCE" for instance <gen_addr[10].u_ff_addr> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <gen_addr[10].u_ff_addr> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "INIT =  0" for instance <gen_addr[11].u_ff_addr> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "IOB =  FORCE" for instance <gen_addr[11].u_ff_addr> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <gen_addr[11].u_ff_addr> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "INIT =  0" for instance <gen_addr[12].u_ff_addr> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "IOB =  FORCE" for instance <gen_addr[12].u_ff_addr> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <gen_addr[12].u_ff_addr> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "INIT =  0" for instance <gen_ba[0].u_ff_ba> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "IOB =  FORCE" for instance <gen_ba[0].u_ff_ba> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <gen_ba[0].u_ff_ba> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "INIT =  0" for instance <gen_ba[1].u_ff_ba> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "IOB =  FORCE" for instance <gen_ba[1].u_ff_ba> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <gen_ba[1].u_ff_ba> in unit <ddr2_phy_ctl_io>.
Analyzing module <ddr2_phy_init> in library <work>.
	ADDITIVE_LAT = 32'sb00000000000000000000000000000000
	BANK_WIDTH = 32'sb00000000000000000000000000000010
	BURST_LEN = 32'sb00000000000000000000000000000100
	BURST_TYPE = 32'sb00000000000000000000000000000000
	CAS_LAT = 32'sb00000000000000000000000000000100
	CKE_WIDTH = 32'sb00000000000000000000000000000001
	CLK_PERIOD = 32'sb00000000000000000001001110001000
	CNTNEXT_CMD = 7'b1111111
	CNTNEXT_RD = 4'b1111
	COL_WIDTH = 32'sb00000000000000000000000000001010
	CS_BITS = 32'sb00000000000000000000000000000000
	CS_BITS_FIX = 32'sb00000000000000000000000000000001
	CS_NUM = 32'sb00000000000000000000000000000001
	DDR1 = 32'sb00000000000000000000000000000000
	DDR2 = 32'sb00000000000000000000000000000001
	DDR3 = 32'sb00000000000000000000000000000010
	DDR_TYPE = 32'sb00000000000000000000000000000001
	DQ_WIDTH = 32'sb00000000000000000000000001000000
	INIT_AUTO_REFRESH = 5'b01010
	INIT_AUTO_REFRESH_WAIT = 5'b10000
	INIT_CAL1_READ = 5'b00000
	INIT_CAL1_READ_WAIT = 5'b10100
	INIT_CAL1_WRITE = 5'b00100
	INIT_CAL1_WRITE_READ = 5'b10011
	INIT_CAL2_READ = 5'b00001
	INIT_CAL2_READ_WAIT = 5'b10110
	INIT_CAL2_WRITE = 5'b00101
	INIT_CAL2_WRITE_READ = 5'b10101
	INIT_CAL3_READ = 5'b00010
	INIT_CAL3_READ_WAIT = 5'b11000
	INIT_CAL3_WRITE = 5'b00110
	INIT_CAL3_WRITE_READ = 5'b10111
	INIT_CAL4_READ = 5'b00011
	INIT_CAL4_READ_WAIT = 5'b11001
	INIT_CAL4_WRITE = 5'b11101
	INIT_CAL4_WRITE_READ = 5'b11110
	INIT_CALIB_REF = 5'b11010
	INIT_CNTR_AR_1 = 4'b1000
	INIT_CNTR_AR_2 = 4'b1001
	INIT_CNTR_CNT_200_WAIT = 4'b0110
	INIT_CNTR_DEEP_MEM = 4'b1101
	INIT_CNTR_DONE = 4'b1110
	INIT_CNTR_EMR2_INIT = 4'b0010
	INIT_CNTR_EMR3_INIT = 4'b0011
	INIT_CNTR_EMR_DEF_OCD = 4'b1011
	INIT_CNTR_EMR_EN_DLL = 4'b0100
	INIT_CNTR_EMR_EXIT_OCD = 4'b1100
	INIT_CNTR_INIT = 4'b0000
	INIT_CNTR_MR_ACT_DLL = 4'b1010
	INIT_CNTR_MR_RST_DLL = 4'b0101
	INIT_CNTR_PRECH_1 = 4'b0001
	INIT_CNTR_PRECH_2 = 4'b0111
	INIT_CNT_200 = 5'b01100
	INIT_CNT_200_WAIT = 5'b01101
	INIT_DEEP_MEMORY_ST = 5'b10001
	INIT_DUMMY_ACTIVE = 5'b10010
	INIT_DUMMY_ACTIVE_WAIT = 5'b00111
	INIT_IDLE = 5'b01011
	INIT_LOAD_MODE = 5'b01001
	INIT_MODE_REGISTER_WAIT = 5'b01111
	INIT_PRECHARGE = 5'b01000
	INIT_PRECHARGE_WAIT = 5'b01110
	INIT_WAIT_DLLK_ZQINIT = 5'b11100
	INIT_ZQCL = 5'b11011
	ODT_TYPE = 32'sb00000000000000000000000000000001
	ODT_WIDTH = 32'sb00000000000000000000000000000001
	REDUCE_DRV = 32'sb00000000000000000000000000000000
	REG_ENABLE = 32'sb00000000000000000000000000000000
	ROW_WIDTH = 32'sb00000000000000000000000000001101
	SIM_ONLY = 1'b0
	TWO_T_TIME_EN = 32'sb00000000000000000000000000000001
	TWR = 32'sb00000000000000000011101010011000
	WR_RECOVERY = 3
"../../src/mig_v3_61/ddr2_phy_init.v" line 857: Found Parallel Case directive in module <ddr2_phy_init>.
"../../src/mig_v3_61/ddr2_phy_init.v" line 854: Found FullParallel Case directive in module <ddr2_phy_init>.
Module <ddr2_phy_init> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <u_ff_phy_init_data_sel> in unit <ddr2_phy_init>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <u_ff_phy_init_data_sel> in unit <ddr2_phy_init>.
Analyzing module <ddr2_usr_top> in library <work>.
	APPDATA_WIDTH = 32'sb00000000000000000000000010000000
	BANK_WIDTH = 32'sb00000000000000000000000000000010
	COL_WIDTH = 32'sb00000000000000000000000000001010
	CS_BITS = 32'sb00000000000000000000000000000000
	DQS_WIDTH = 32'sb00000000000000000000000000001000
	DQ_PER_DQS = 32'sb00000000000000000000000000001000
	DQ_WIDTH = 32'sb00000000000000000000000001000000
	ECC_ENABLE = 32'sb00000000000000000000000000000000
	ROW_WIDTH = 32'sb00000000000000000000000000001101
Module <ddr2_usr_top> is correct for synthesis.
 
Analyzing module <ddr2_usr_rd> in library <work>.
	APPDATA_WIDTH = 32'sb00000000000000000000000010000000
	DQS_WIDTH = 32'sb00000000000000000000000000001000
	DQ_PER_DQS = 32'sb00000000000000000000000000001000
	ECC_ENABLE = 32'sb00000000000000000000000000000000
	ECC_WIDTH = 32'sb00000000000000000000000001001000
	RDF_FIFO_NUM = 32'sb00000000000000000000000000000001
Module <ddr2_usr_rd> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <gen_rden_sel_mux[0].u_ff_rden_sel_mux> in unit <ddr2_usr_rd>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_sel_mux[0].u_ff_rden_sel_mux> in unit <ddr2_usr_rd>.
    Set user-defined property "INIT =  0" for instance <gen_rden_sel_mux[1].u_ff_rden_sel_mux> in unit <ddr2_usr_rd>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_sel_mux[1].u_ff_rden_sel_mux> in unit <ddr2_usr_rd>.
    Set user-defined property "INIT =  0" for instance <gen_rden_sel_mux[2].u_ff_rden_sel_mux> in unit <ddr2_usr_rd>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_sel_mux[2].u_ff_rden_sel_mux> in unit <ddr2_usr_rd>.
    Set user-defined property "INIT =  0" for instance <gen_rden_sel_mux[3].u_ff_rden_sel_mux> in unit <ddr2_usr_rd>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_sel_mux[3].u_ff_rden_sel_mux> in unit <ddr2_usr_rd>.
    Set user-defined property "INIT =  0" for instance <gen_rden_sel_mux[4].u_ff_rden_sel_mux> in unit <ddr2_usr_rd>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_sel_mux[4].u_ff_rden_sel_mux> in unit <ddr2_usr_rd>.
    Set user-defined property "INIT =  0" for instance <gen_rden_sel_mux[5].u_ff_rden_sel_mux> in unit <ddr2_usr_rd>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_sel_mux[5].u_ff_rden_sel_mux> in unit <ddr2_usr_rd>.
    Set user-defined property "INIT =  0" for instance <gen_rden_sel_mux[6].u_ff_rden_sel_mux> in unit <ddr2_usr_rd>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_sel_mux[6].u_ff_rden_sel_mux> in unit <ddr2_usr_rd>.
    Set user-defined property "INIT =  0" for instance <gen_rden_sel_mux[7].u_ff_rden_sel_mux> in unit <ddr2_usr_rd>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_sel_mux[7].u_ff_rden_sel_mux> in unit <ddr2_usr_rd>.
    Set property "syn_preserve = 1" for signal <rden_sel_r>.
Analyzing module <ddr2_usr_addr_fifo> in library <work>.
	BANK_WIDTH = 32'sb00000000000000000000000000000010
	COL_WIDTH = 32'sb00000000000000000000000000001010
	CS_BITS = 32'sb00000000000000000000000000000000
	ROW_WIDTH = 32'sb00000000000000000000000000001101
Module <ddr2_usr_addr_fifo> is correct for synthesis.
 
    Set user-defined property "ALMOST_EMPTY_OFFSET =  0007" for instance <u_af> in unit <ddr2_usr_addr_fifo>.
    Set user-defined property "ALMOST_FULL_OFFSET =  000F" for instance <u_af> in unit <ddr2_usr_addr_fifo>.
    Set user-defined property "DATA_WIDTH =  36" for instance <u_af> in unit <ddr2_usr_addr_fifo>.
    Set user-defined property "DO_REG =  1" for instance <u_af> in unit <ddr2_usr_addr_fifo>.
    Set user-defined property "EN_SYN =  TRUE" for instance <u_af> in unit <ddr2_usr_addr_fifo>.
    Set user-defined property "FIRST_WORD_FALL_THROUGH =  FALSE" for instance <u_af> in unit <ddr2_usr_addr_fifo>.
    Set user-defined property "SIM_MODE =  SAFE" for instance <u_af> in unit <ddr2_usr_addr_fifo>.
Analyzing module <ddr2_usr_wr> in library <work>.
	APPDATA_WIDTH = 32'sb00000000000000000000000010000000
	BANK_WIDTH = 32'sb00000000000000000000000000000010
	COL_WIDTH = 32'sb00000000000000000000000000001010
	CS_BITS = 32'sb00000000000000000000000000000000
	DQ_WIDTH = 32'sb00000000000000000000000001000000
	ECC_ENABLE = 32'sb00000000000000000000000000000000
	MASK_WIDTH = 32'sb00000000000000000000000000001000
	ROW_WIDTH = 32'sb00000000000000000000000000001101
	WDF_FIFO_NUM = 32'sb00000000000000000000000000000010
Module <ddr2_usr_wr> is correct for synthesis.
 
    Set user-defined property "ALMOST_EMPTY_OFFSET =  007" for instance <.gen_wdf[0].u_wdf> in unit <ddr2_usr_wr>.
    Set user-defined property "ALMOST_FULL_OFFSET =  00F" for instance <.gen_wdf[0].u_wdf> in unit <ddr2_usr_wr>.
    Set user-defined property "DO_REG =  1" for instance <.gen_wdf[0].u_wdf> in unit <ddr2_usr_wr>.
    Set user-defined property "EN_ECC_READ =  FALSE" for instance <.gen_wdf[0].u_wdf> in unit <ddr2_usr_wr>.
    Set user-defined property "EN_ECC_WRITE =  FALSE" for instance <.gen_wdf[0].u_wdf> in unit <ddr2_usr_wr>.
    Set user-defined property "EN_SYN =  FALSE" for instance <.gen_wdf[0].u_wdf> in unit <ddr2_usr_wr>.
    Set user-defined property "FIRST_WORD_FALL_THROUGH =  FALSE" for instance <.gen_wdf[0].u_wdf> in unit <ddr2_usr_wr>.
    Set user-defined property "SIM_MODE =  SAFE" for instance <.gen_wdf[0].u_wdf> in unit <ddr2_usr_wr>.
    Set user-defined property "ALMOST_EMPTY_OFFSET =  007" for instance <.gen_wdf[1].u_wdf> in unit <ddr2_usr_wr>.
    Set user-defined property "ALMOST_FULL_OFFSET =  00F" for instance <.gen_wdf[1].u_wdf> in unit <ddr2_usr_wr>.
    Set user-defined property "DO_REG =  1" for instance <.gen_wdf[1].u_wdf> in unit <ddr2_usr_wr>.
    Set user-defined property "EN_ECC_READ =  FALSE" for instance <.gen_wdf[1].u_wdf> in unit <ddr2_usr_wr>.
    Set user-defined property "EN_ECC_WRITE =  FALSE" for instance <.gen_wdf[1].u_wdf> in unit <ddr2_usr_wr>.
    Set user-defined property "EN_SYN =  FALSE" for instance <.gen_wdf[1].u_wdf> in unit <ddr2_usr_wr>.
    Set user-defined property "FIRST_WORD_FALL_THROUGH =  FALSE" for instance <.gen_wdf[1].u_wdf> in unit <ddr2_usr_wr>.
    Set user-defined property "SIM_MODE =  SAFE" for instance <.gen_wdf[1].u_wdf> in unit <ddr2_usr_wr>.
Analyzing module <ddr2_ctrl> in library <work>.
	ADDITIVE_LAT = 32'sb00000000000000000000000000000000
	BANK_RANGE_END = 32'sb00000000000000000000000000011000
	BANK_RANGE_START = 32'sb00000000000000000000000000010111
	BANK_WIDTH = 32'sb00000000000000000000000000000010
	BURST_LEN = 32'sb00000000000000000000000000000100
	BURST_LEN_DIV2 = 32'sb00000000000000000000000000000010
	CAS_LAT = 32'sb00000000000000000000000000000100
	CAS_LAT_RD = 4
	CLK_PERIOD = 32'sb00000000000000000001001110001000
	CMP_BANK_RANGE_END = 32'sb00000000000000000000000000001110
	CMP_BANK_RANGE_START = 32'sb00000000000000000000000000001101
	CMP_CS_RANGE_END = 32'sb00000000000000000000000000001110
	CMP_CS_RANGE_START = 32'sb00000000000000000000000000001111
	CMP_ROW_RANGE_END = 32'sb00000000000000000000000000001100
	CMP_ROW_RANGE_START = 32'sb00000000000000000000000000000000
	CMP_WIDTH = 32'sb00000000000000000000000000001111
	COL_WIDTH = 32'sb00000000000000000000000000001010
	CS_BITS = 32'sb00000000000000000000000000000000
	CS_BITS_FIX = 32'sb00000000000000000000000000000001
	CS_NUM = 32'sb00000000000000000000000000000001
	CS_RANGE_END = 32'sb00000000000000000000000000011000
	CS_RANGE_START = 32'sb00000000000000000000000000011001
	CTRL_ACTIVE = 5'b00101
	CTRL_ACTIVE_WAIT = 5'b00110
	CTRL_AUTO_REFRESH = 5'b00011
	CTRL_AUTO_REFRESH_WAIT = 5'b00100
	CTRL_BURST_READ = 5'b00111
	CTRL_BURST_WRITE = 5'b01001
	CTRL_IDLE = 5'b00000
	CTRL_PRECHARGE = 5'b00001
	CTRL_PRECHARGE_WAIT = 5'b00010
	CTRL_PRECHARGE_WAIT1 = 5'b01011
	CTRL_READ_WAIT = 5'b01000
	CTRL_WRITE_WAIT = 5'b01010
	DDR_TYPE = 32'sb00000000000000000000000000000001
	ECC_ENABLE = 32'sb00000000000000000000000000000000
	MULTI_BANK_EN = 32'sb00000000000000000000000000000001
	OPEN_BANK_NUM = 32'sb00000000000000000000000000000100
	REG_ENABLE = 32'sb00000000000000000000000000000000
	ROW_RANGE_END = 32'sb00000000000000000000000000010110
	ROW_RANGE_START = 32'sb00000000000000000000000000001010
	ROW_WIDTH = 32'sb00000000000000000000000000001101
	TRAS = 32'sb00000000000000001001110001000000
	TRAS_COUNT = 32'sb00000000000000000000000000001001
	TRAS_CYC = 9
	TRCD = 32'sb00000000000000000011101010011000
	TRCD_COUNT = 32'sb00000000000000000000000000000100
	TRCD_CYC = 4
	TREFI_COUNT = 32'sb00000000000000000000011000010111
	TREFI_NS = 32'sb00000000000000000001111001111000
	TRFC = 32'sb00000000000000011001101000101000
	TRFC_COUNT = 32'sb00000000000000000000000000010110
	TRFC_CYC = 22
	TRP = 32'sb00000000000000000011101010011000
	TRP_COUNT = 32'sb00000000000000000000000000000101
	TRP_CYC = 5
	TRRD = 32'sb00000000000000000010011100010000
	TRRD_COUNT = 32'sb00000000000000000000000000000011
	TRRD_CYC = 3
	TRTP = 32'sb00000000000000000001110101001100
	TRTP_COUNT = 32'sb00000000000000000000000000000010
	TRTP_CYC = 2
	TRTP_TMP_MIN = 2
	TRTW_COUNT = 32'sb00000000000000000000000000000110
	TRTW_CYC = 32'sb00000000000000000000000000000110
	TWO_T_TIME_EN = 32'sb00000000000000000000000000000001
	TWR = 32'sb00000000000000000011101010011000
	TWR_COUNT = 32'sb00000000000000000000000000001001
	TWR_CYC = 9
	TWTR = 32'sb00000000000000000001110101001100
	TWTR_COUNT = 32'sb00000000000000000000000000001000
	TWTR_CYC = 8
	TWTR_TMP_MIN = 3
	WR_LAT = 3
"../../src/mig_v3_61/ddr2_ctrl.v" line 880: Found FullParallel Case directive in module <ddr2_ctrl>.
WARNING:Xst:905 - "../../src/mig_v3_61/ddr2_ctrl.v" line 878: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <wrburst_ok_r>, <rdburst_ok_r>
Module <ddr2_ctrl> is correct for synthesis.
 
    Set property "syn_preserve = 1" for signal <rst_r>.
    Set property "shreg_extract = no" for signal <rst_r>.
    Set property "equivalent_register_removal = no" for signal <rst_r> (previous value was "false").
    Set property "syn_maxfan = 10" for signal <rst_r1>.
    Set property "shreg_extract = no" for signal <rst_r1>.
    Set property "SYN_NOPRUNE = 1" for unit <mig_af>.
    Set property "SYN_NOPRUNE = 1" for unit <mig_wdf>.
    Set property "SYN_NOPRUNE = 1" for unit <mig_rdf>.
Analyzing module <RequestController> in library <work>.
	BYPASS_ACCESS = 3'b110
	D_ACCESS = 3'b001
	FILLER_ACCESS = 3'b011
	I_ACCESS = 3'b010
	LINE_ACCESS = 3'b100
	NO_ACCESS = 3'b000
	PIXEL_ACCESS = 3'b101
Module <RequestController> is correct for synthesis.
 
Analyzing module <CacheWT> in library <work>.
	CA1 = 1'b0
	CA2 = 1'b1
	CWRITEB = 3'b110
	FETCH = 3'b011
	IDLE = 3'b000
	READ1 = 3'b100
	READ2 = 3'b101
	WRITE1 = 3'b001
	WRITE2 = 3'b010
	WRITEHIT = 3'b111
WARNING:Xst:2211 - "../../src/cache_data_blk_ram/cache_data_blk_ram.v" line 140: Instantiating black box module <cache_data_blk_ram>.
WARNING:Xst:2211 - "../../src/cache_tag_blk_ram/cache_tag_blk_ram.v" line 154: Instantiating black box module <cache_tag_blk_ram>.
WARNING:Xst:2211 - "../../src/cache_data_blk_ram/cache_data_blk_ram.v" line 169: Instantiating black box module <cache_data_blk_ram>.
WARNING:Xst:2211 - "../../src/cache_tag_blk_ram/cache_tag_blk_ram.v" line 183: Instantiating black box module <cache_tag_blk_ram>.
Module <CacheWT> is correct for synthesis.
 
Analyzing module <Riscv150> in library <work>.
	PC_RESET = 32'b00000000000000000000000000000000
WARNING:Xst:2211 - "../../src/bios_mem/bios_mem.v" line 285: Instantiating black box module <bios_mem>.
Module <Riscv150> is correct for synthesis.
 
Analyzing module <Control> in library <work>.
Module <Control> is correct for synthesis.
 
Analyzing module <RegFile> in library <work>.
	R0 = 5'b00000
	R1 = 5'b00001
	R10 = 5'b01010
	R11 = 5'b01011
	R12 = 5'b01100
	R13 = 5'b01101
	R14 = 5'b01110
	R15 = 5'b01111
	R16 = 5'b10000
	R17 = 5'b10001
	R18 = 5'b10010
	R19 = 5'b10011
	R2 = 5'b00010
	R20 = 5'b10100
	R21 = 5'b10101
	R22 = 5'b10110
	R23 = 5'b10111
	R24 = 5'b11000
	R25 = 5'b11001
	R26 = 5'b11010
	R27 = 5'b11011
	R28 = 5'b11100
	R29 = 5'b11101
	R3 = 5'b00011
	R30 = 5'b11110
	R31 = 5'b11111
	R4 = 5'b00100
	R5 = 5'b00101
	R6 = 5'b00110
	R7 = 5'b00111
	R8 = 5'b01000
	R9 = 5'b01001
Module <RegFile> is correct for synthesis.
 
    Set property "ram_style = distributed" for signal <reg10>.
    Set property "ram_style = distributed" for signal <reg11>.
    Set property "ram_style = distributed" for signal <reg12>.
    Set property "ram_style = distributed" for signal <reg13>.
    Set property "ram_style = distributed" for signal <reg14>.
    Set property "ram_style = distributed" for signal <reg15>.
    Set property "ram_style = distributed" for signal <reg20>.
    Set property "ram_style = distributed" for signal <reg16>.
    Set property "ram_style = distributed" for signal <reg21>.
    Set property "ram_style = distributed" for signal <reg17>.
    Set property "ram_style = distributed" for signal <reg22>.
    Set property "ram_style = distributed" for signal <reg18>.
    Set property "ram_style = distributed" for signal <reg23>.
    Set property "ram_style = distributed" for signal <reg19>.
    Set property "ram_style = distributed" for signal <reg24>.
    Set property "ram_style = distributed" for signal <reg25>.
    Set property "ram_style = distributed" for signal <reg30>.
    Set property "ram_style = distributed" for signal <reg26>.
    Set property "ram_style = distributed" for signal <reg31>.
    Set property "ram_style = distributed" for signal <reg27>.
    Set property "ram_style = distributed" for signal <reg28>.
    Set property "ram_style = distributed" for signal <reg29>.
    Set property "ram_style = distributed" for signal <reg0>.
    Set property "ram_style = distributed" for signal <reg1>.
    Set property "ram_style = distributed" for signal <reg2>.
    Set property "ram_style = distributed" for signal <reg3>.
    Set property "ram_style = distributed" for signal <reg4>.
    Set property "ram_style = distributed" for signal <reg5>.
    Set property "ram_style = distributed" for signal <reg6>.
    Set property "ram_style = distributed" for signal <reg7>.
    Set property "ram_style = distributed" for signal <reg8>.
    Set property "ram_style = distributed" for signal <reg9>.
Analyzing module <Forwarding2> in library <work>.
	AUIPC = 7'b0010111
	IMMTYPE = 7'b0010011
	JAL = 7'b1101111
	JALR = 7'b1100111
	LOAD_ITYPE = 7'b0000011
	LUI = 7'b0110111
	RTYPE = 7'b0110011
	SBTYPE = 7'b1100011
	STYPE = 7'b0100011
	ZERO_BRANCH = 32'b00000000000000000000000000000000
Module <Forwarding2> is correct for synthesis.
 
Analyzing module <Pipeline1> in library <work>.
Module <Pipeline1> is correct for synthesis.
 
Analyzing module <ALU> in library <work>.
Module <ALU> is correct for synthesis.
 
Analyzing module <WriteMemControl> in library <work>.
Module <WriteMemControl> is correct for synthesis.
 
Analyzing module <UART> in library <work>.
	BaudRate = 32'sb00000000000000011100001000000000
	ClockFreq = 32'sb00000010111110101111000010000000
Module <UART> is correct for synthesis.
 
Analyzing module <IORegister> in library <work>.
	AsyncReset = 32'sb00000000000000000000000000000000
	AsyncSet = 32'sb00000000000000000000000000000000
	Initial = 1'b1
	ResetValue = 1'b0
	SetValue = 1'b1
	Width = 32'sb00000000000000000000000000000001
Module <IORegister> is correct for synthesis.
 
Analyzing module <UATransmit> in library <work>.
	BaudRate = 32'sb00000000000000011100001000000000
	ClockCounterWidth = 32'sb00000000000000000000000000001001
	ClockFreq = 32'sb00000010111110101111000010000000
	START = 1'b0
	STOP = 1'b1
	SymbolEdgeTime = 32'sb00000000000000000000000110110010
Module <UATransmit> is correct for synthesis.
 
Analyzing module <UAReceive> in library <work>.
	BaudRate = 32'sb00000000000000011100001000000000
	ClockCounterWidth = 32'sb00000000000000000000000000001001
	ClockFreq = 32'sb00000010111110101111000010000000
	SampleTime = 32'sb00000000000000000000000011011001
	SymbolEdgeTime = 32'sb00000000000000000000000110110010
Module <UAReceive> is correct for synthesis.
 
Analyzing module <UARTReader> in library <work>.
Module <UARTReader> is correct for synthesis.
 
Analyzing module <Pipeline2> in library <work>.
Module <Pipeline2> is correct for synthesis.
 
Analyzing module <ReadMemControl> in library <work>.
Module <ReadMemControl> is correct for synthesis.
 
Analyzing module <Forwarding> in library <work>.
	AUIPC = 7'b0010111
	IMMTYPE = 7'b0010011
	JAL = 7'b1101111
	JALR = 7'b1100111
	LOAD_ITYPE = 7'b0000011
	LUI = 7'b0110111
	RTYPE = 7'b0110011
	SBTYPE = 7'b1100011
	STYPE = 7'b0100011
	ZERO_BRANCH = 32'b00000000000000000000000000000001
Module <Forwarding> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <i> in unit <ddr2_phy_calib> has a constant value of 1000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <calib_err<0>> in unit <ddr2_phy_calib> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <calib_err<1>> in unit <ddr2_phy_calib> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <reg0> in unit <RegFile> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <r_PC_ORIGNAL> in unit <Forwarding> has a constant value of 0 during circuit operation. The register is replaced by logic.

Synthesizing Unit <RequestController>.
    Related source file is "../../src/RequestController.v".
WARNING:Xst:647 - Input <i_stall> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <d_stall> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Using one-hot encoding for signal <fifo_access>.
    Found T flip-flop for signal <bypass_reserved>.
    Found 11-bit comparator equal for signal <d_read$cmp_eq0000> created at line 197.
    Found 11-bit register for signal <dcache_req_num>.
    Found 2-bit down counter for signal <dcache_req_valid>.
    Found T flip-flop for signal <filler_reserved>.
    Found 11-bit comparator equal for signal <i_read$cmp_eq0000> created at line 196.
    Found 11-bit register for signal <icache_req_num>.
    Found 2-bit down counter for signal <icache_req_valid>.
    Found 11-bit up counter for signal <issued_reads>.
    Found T flip-flop for signal <line_reserved>.
    Found 12-bit up counter for signal <serviced_reads>.
    Summary:
	inferred   4 Counter(s).
	inferred   3 T-type flip-flop(s).
	inferred  22 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <RequestController> synthesized.


Synthesizing Unit <ddr2_infrastructure>.
    Related source file is "../../src/mig_v3_61/ddr2_infrastructure.v".
WARNING:Xst:1780 - Signal <sys_clk_ibufg> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 25-bit register for signal <rst0_sync_r>.
    Found 25-bit register for signal <rst200_sync_r>.
    Found 25-bit register for signal <rst90_sync_r>.
    Found 12-bit register for signal <rstdiv0_sync_r>.
    Summary:
	inferred  87 D-type flip-flop(s).
Unit <ddr2_infrastructure> synthesized.


Synthesizing Unit <ddr2_ctrl>.
    Related source file is "../../src/mig_v3_61/ddr2_ctrl.v".
WARNING:Xst:1780 - Signal <sb_open_add_r> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <no_precharge_wait_r> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bank_hit_r1<3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <af_addr_r3<30:25>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_0> for signal <state_r>.
    -----------------------------------------------------------------------
    | States             | 12                                             |
    | Transitions        | 60                                             |
    | Inputs             | 19                                             |
    | Outputs            | 12                                             |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | rst_r1                    (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 00000                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Using one-hot encoding for signal <state_r1>.
    Found 1-bit register for signal <ctrl_rden>.
    Found 1-bit register for signal <ctrl_wren>.
    Found 15-bit register for signal <act_addr_r>.
    Found 31-bit register for signal <af_addr_r1>.
    Found 31-bit register for signal <af_addr_r2>.
    Found 31-bit register for signal <af_addr_r3>.
    Found 3-bit register for signal <af_cmd_r1>.
    Found 3-bit register for signal <af_cmd_r2>.
    Found 1-bit register for signal <af_valid_r>.
    Found 1-bit register for signal <af_valid_r1>.
    Found 1-bit register for signal <af_valid_r2>.
    Found 2-bit up counter for signal <auto_cnt_r>.
    Found 1-bit register for signal <auto_ref_r>.
    Found 60-bit register for signal <bank_cmp_addr_r>.
    Found 1-bit register for signal <bank_conflict_r>.
    Found 2-bit comparator equal for signal <bank_hit_0$cmp_eq0000> created at line 483.
    Found 2-bit comparator equal for signal <bank_hit_1$cmp_eq0000> created at line 483.
    Found 2-bit comparator equal for signal <bank_hit_2$cmp_eq0000> created at line 483.
    Found 2-bit comparator equal for signal <bank_hit_3$cmp_eq0000> created at line 483.
    Found 4-bit register for signal <bank_hit_r>.
    Found 4-bit register for signal <bank_hit_r1>.
    Found 4-bit register for signal <bank_valid_r>.
    Found 1-bit register for signal <conflict_detect_r>.
    Found 1-bit register for signal <conflict_resolved_r>.
    Found 15-bit comparator equal for signal <conflict_resolved_r$cmp_eq0000> created at line 462.
    Found 1-bit register for signal <ctrl_af_rden_r>.
    Found 13-bit register for signal <ddr_addr_r>.
    Found 2-bit register for signal <ddr_ba_r>.
    Found 1-bit register for signal <ddr_cas_n_r>.
    Found 1-bit register for signal <ddr_cs_n_r<0>>.
    Found 1-bit register for signal <ddr_ras_n_r>.
    Found 1-bit register for signal <ddr_we_n_r>.
    Found 1-bit register for signal <no_precharge_r1>.
    Found 1-bit register for signal <phy_init_done_r>.
    Found 5-bit register for signal <precharge_ok_cnt_r>.
    Found 5-bit comparator lessequal for signal <precharge_ok_cnt_r$cmp_le0000> created at line 759.
    Found 5-bit comparator less for signal <precharge_ok_cnt_r$cmp_lt0000> created at line 754.
    Found 5-bit subtractor for signal <precharge_ok_cnt_r$share0000>.
    Found 1-bit register for signal <precharge_ok_r>.
    Found 5-bit comparator lessequal for signal <precharge_ok_r$cmp_le0000> created at line 772.
    Found 5-bit down counter for signal <ras_cnt_r>.
    Found 1-bit register for signal <rcd_cnt_ok_r>.
    Found 4-bit comparator lessequal for signal <rcd_cnt_ok_r$cmp_le0000> created at line 713.
    Found 4-bit down counter for signal <rcd_cnt_r>.
    Found 1-bit register for signal <rd_af_flag_r>.
    Found 1-bit register for signal <rd_flag_r>.
    Found 5-bit down counter for signal <rd_to_wr_cnt_r>.
    Found 1-bit register for signal <rd_to_wr_ok_r>.
    Found 5-bit comparator lessequal for signal <rd_to_wr_ok_r$cmp_le0000> created at line 807.
    Found 3-bit down counter for signal <rdburst_cnt_r>.
    Found 3-bit comparator greatequal for signal <rdburst_cnt_r$cmp_ge0000> created at line 622.
    Found 1-bit register for signal <rdburst_rden_ok_r>.
    Found 1-bit register for signal <ref_flag_r>.
    Found 1-bit register for signal <refi_cnt_ok_r>.
    Found 12-bit up counter for signal <refi_cnt_r>.
    Found 8-bit down counter for signal <rfc_cnt_r>.
    Found 1-bit register for signal <rfc_ok_r>.
    Found 8-bit comparator lessequal for signal <rfc_ok_r$cmp_le0000> created at line 697.
    Found 4-bit register for signal <row_conflict_r>.
    Found 13-bit comparator not equal for signal <row_miss>.
    Found 1-bit register for signal <rp_cnt_ok_r>.
    Found 4-bit comparator lessequal for signal <rp_cnt_ok_r$cmp_le0000> created at line 682.
    Found 4-bit down counter for signal <rp_cnt_r>.
    Found 1-bit register for signal <rst_r>.
    Found 1-bit register for signal <rst_r1>.
    Found 1-bit register for signal <sm_rden_r>.
    Found 2-bit comparator less for signal <state_r$cmp_lt0000> created at line 923.
    Found 12-bit register for signal <state_r1>.
    Found 1-bit register for signal <trrd_cnt_ok_r>.
    Found 3-bit comparator lessequal for signal <trrd_cnt_ok_r$cmp_le0000> created at line 728.
    Found 3-bit down counter for signal <trrd_cnt_r>.
    Found 3-bit register for signal <two_t_enable_r>.
    Found 1-bit register for signal <two_t_enable_r1<0>>.
    Found 1-bit register for signal <wr_flag_r>.
    Found 5-bit down counter for signal <wr_to_rd_cnt_r>.
    Found 1-bit register for signal <wr_to_rd_ok_r>.
    Found 5-bit comparator lessequal for signal <wr_to_rd_ok_r$cmp_le0000> created at line 790.
    Found 3-bit down counter for signal <wrburst_cnt_r>.
    Found 3-bit comparator greatequal for signal <wrburst_cnt_r$cmp_ge0000> created at line 583.
    Found 1-bit register for signal <wrburst_wren_ok_r>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  11 Counter(s).
	inferred 259 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred  21 Comparator(s).
Unit <ddr2_ctrl> synthesized.


Synthesizing Unit <ddr2_phy_write>.
    Related source file is "../../src/mig_v3_61/ddr2_phy_write.v".
WARNING:Xst:646 - Signal <wr_stages<10>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <wdf_mask_r1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <wdf_ecc_mask> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ecc_dm_error_r1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ecc_dm_error_r> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <dqs_oe_n>.
    Found 2-bit register for signal <dq_oe_n>.
    Found 1-bit register for signal <dm_ce>.
    Found 1-bit register for signal <dqs_rst_n>.
    Found 1-bit register for signal <calib_rden_90_r>.
    Found 1-bit register for signal <dm_ce_r>.
    Found 2-bit register for signal <dq_oe_270>.
    Found 2-bit register for signal <dq_oe_n_90_r1>.
    Found 1-bit register for signal <dqs_oe_270>.
    Found 1-bit register for signal <dqs_oe_n_180_r1>.
    Found 1-bit register for signal <dqs_rst_270>.
    Found 1-bit register for signal <dqs_rst_n_180_r1>.
    Found 64-bit register for signal <init_data_f>.
    Found 64-bit register for signal <init_data_r>.
    Found 4-bit up counter for signal <init_wdf_cnt_r>.
    Found 1-bit register for signal <rst90_r>.
    Found 128-bit register for signal <wdf_data_r>.
    Found 16-bit register for signal <wdf_mask_r>.
    Found 1-bit register for signal <wdf_rden_270>.
    Found 1-bit register for signal <wdf_rden_90_r>.
    Found 1-bit register for signal <wdf_rden_90_r1>.
    Found 3-bit register for signal <wr_stages<3:1>>.
    Summary:
	inferred   1 Counter(s).
	inferred 294 D-type flip-flop(s).
Unit <ddr2_phy_write> synthesized.


Synthesizing Unit <Control>.
    Related source file is "../../src/Control.v".
WARNING:Xst:646 - Signal <rs2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rs1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rd> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:737 - Found 4-bit latch for signal <ALUop>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 3-bit tristate buffer for signal <rd2Sel>.
    Found 1-bit tristate buffer for signal <jump>.
    Found 1-bit tristate buffer for signal <dramWrite>.
    Found 1-bit tristate buffer for signal <branch>.
    Found 1-bit tristate buffer for signal <regWrite>.
    Found 1-bit tristate buffer for signal <rd1Sel>.
    Found 1-bit tristate buffer for signal <memOrReg>.
    Summary:
	inferred   9 Tristate(s).
Unit <Control> synthesized.


Synthesizing Unit <RegFile>.
    Related source file is "../../src/RegFile.v".
WARNING:Xst:646 - Signal <reg0> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 32-bit 32-to-1 multiplexer for signal <rd1>.
    Found 32-bit 32-to-1 multiplexer for signal <rd2>.
    Found 32-bit register for signal <reg1>.
    Found 32-bit register for signal <reg10>.
    Found 32-bit register for signal <reg11>.
    Found 32-bit register for signal <reg12>.
    Found 32-bit register for signal <reg13>.
    Found 32-bit register for signal <reg14>.
    Found 32-bit register for signal <reg15>.
    Found 32-bit register for signal <reg16>.
    Found 32-bit register for signal <reg17>.
    Found 32-bit register for signal <reg18>.
    Found 32-bit register for signal <reg19>.
    Found 32-bit register for signal <reg2>.
    Found 32-bit register for signal <reg20>.
    Found 32-bit register for signal <reg21>.
    Found 32-bit register for signal <reg22>.
    Found 32-bit register for signal <reg23>.
    Found 32-bit register for signal <reg24>.
    Found 32-bit register for signal <reg25>.
    Found 32-bit register for signal <reg26>.
    Found 32-bit register for signal <reg27>.
    Found 32-bit register for signal <reg28>.
    Found 32-bit register for signal <reg29>.
    Found 32-bit register for signal <reg3>.
    Found 32-bit register for signal <reg30>.
    Found 32-bit register for signal <reg31>.
    Found 32-bit register for signal <reg4>.
    Found 32-bit register for signal <reg5>.
    Found 32-bit register for signal <reg6>.
    Found 32-bit register for signal <reg7>.
    Found 32-bit register for signal <reg8>.
    Found 32-bit register for signal <reg9>.
    Summary:
	inferred 992 D-type flip-flop(s).
	inferred  64 Multiplexer(s).
Unit <RegFile> synthesized.


Synthesizing Unit <Forwarding2>.
    Related source file is "../../src/Forwarding2.v".
WARNING:Xst:647 - Input <inst1<31:25>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <inst1<14:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <inst3<31:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 5-bit comparator equal for signal <r_rs1forward$cmp_eq0000> created at line 43.
    Found 5-bit comparator equal for signal <r_rs2forward$cmp_eq0000> created at line 47.
    Summary:
	inferred   2 Comparator(s).
Unit <Forwarding2> synthesized.


Synthesizing Unit <Pipeline1>.
    Related source file is "../../src/Pipeline1.v".
    Found 32-bit register for signal <out_sb_rd2>.
    Found 1-bit register for signal <out_dramWrite>.
    Found 1-bit register for signal <out_regWrite>.
    Found 1-bit register for signal <out_memOrReg>.
    Found 1-bit register for signal <out_jump>.
    Found 32-bit register for signal <out_s_rd2>.
    Found 32-bit register for signal <out_rd1>.
    Found 32-bit register for signal <out_rd2>.
    Found 32-bit register for signal <out_P_PC>.
    Found 4-bit register for signal <out_ALUop>.
    Found 3-bit register for signal <out_rd2Sel>.
    Found 32-bit register for signal <out_shamt>.
    Found 32-bit register for signal <out_u_rd2>.
    Found 32-bit register for signal <out_uj>.
    Found 5-bit register for signal <out_wa>.
    Found 1-bit register for signal <out_branch>.
    Found 3-bit register for signal <out_size>.
    Found 32-bit register for signal <out_i_rd2>.
    Found 32-bit register for signal <out_inst>.
    Found 1-bit register for signal <out_rd1Sel>.
    Summary:
	inferred 341 D-type flip-flop(s).
Unit <Pipeline1> synthesized.


Synthesizing Unit <ALU>.
    Related source file is "../../src/ALU.v".
    Found 32-bit 16-to-1 multiplexer for signal <Out>.
    Found 32-bit addsub for signal <Out$addsub0000>.
    Found 32-bit comparator equal for signal <Out$cmp_eq0000> created at line 35.
    Found 32-bit comparator less for signal <Out$cmp_lt0000> created at line 28.
    Found 32-bit comparator less for signal <Out$cmp_lt0001> created at line 29.
    Found 32-bit comparator not equal for signal <Out$cmp_ne0000> created at line 41.
    Found 32-bit shifter logical left for signal <Out$shift0003> created at line 30.
    Found 32-bit shifter arithmetic right for signal <Out$shift0004> created at line 31.
    Found 32-bit shifter logical right for signal <Out$shift0005> created at line 32.
    Found 32-bit xor2 for signal <Out$xor0000> created at line 27.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 Comparator(s).
	inferred  32 Multiplexer(s).
	inferred   3 Combinational logic shifter(s).
Unit <ALU> synthesized.


Synthesizing Unit <WriteMemControl>.
    Related source file is "../../src/WriteMemControl.v".
WARNING:Xst:647 - Input <addr<27:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PC> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit tristate buffer for signal <d_wea>.
    Found 4-bit tristate buffer for signal <i_wea>.
    Summary:
	inferred   8 Tristate(s).
Unit <WriteMemControl> synthesized.


Synthesizing Unit <UARTReader>.
    Related source file is "../../src/UARTReader.v".
WARNING:Xst:647 - Input <addr<27:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <offset> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:737 - Found 32-bit latch for signal <UARTOut>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
Unit <UARTReader> synthesized.


Synthesizing Unit <Pipeline2>.
    Related source file is "../../src/Pipeline2.v".
    Found 1-bit register for signal <out2_memOrReg>.
    Found 3-bit register for signal <out2_size>.
    Found 1-bit register for signal <out_jump>.
    Found 1-bit register for signal <OUT_isUARTLoad>.
    Found 32-bit register for signal <out2_inst>.
    Found 32-bit register for signal <pip2_UARTOut>.
    Found 5-bit register for signal <out2_wa>.
    Found 32-bit register for signal <OUT_PC>.
    Found 32-bit register for signal <out2_alu_result>.
    Found 1-bit register for signal <out2_take_branch>.
    Found 1-bit register for signal <out2_regWrite>.
    Summary:
	inferred 141 D-type flip-flop(s).
Unit <Pipeline2> synthesized.


Synthesizing Unit <ReadMemControl>.
    Related source file is "../../src/ReadMemControl.v".
WARNING:Xst:647 - Input <addr<27:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:737 - Found 1-bit latch for signal <Mtrien_MemOut>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 32-bit latch for signal <Mtridata_MemOut>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 32-bit tristate buffer for signal <MemOut>.
    Summary:
	inferred  32 Tristate(s).
Unit <ReadMemControl> synthesized.


Synthesizing Unit <Forwarding>.
    Related source file is "../../src/Forwarding.v".
WARNING:Xst:647 - Input <inst2<31:25>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <inst2<14:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <inst3<31:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <alu_result> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <t_isLoad> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <t_isData> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <t_isControl> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rd2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <r_PC_ORIGNAL> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 5-bit comparator equal for signal <r_rs1forward$cmp_eq0000> created at line 78.
    Found 5-bit comparator equal for signal <r_rs2forward$cmp_eq0000> created at line 82.
    Summary:
	inferred   2 Comparator(s).
Unit <Forwarding> synthesized.


Synthesizing Unit <IORegister>.
    Related source file is "../../src/IORegister.v".
    Found 1-bit register for signal <Out<0>>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <IORegister> synthesized.


Synthesizing Unit <UATransmit>.
    Related source file is "../../src/UATransmit.v".
    Found 4-bit down counter for signal <BitCounter>.
    Found 9-bit up counter for signal <ClockCounter>.
    Found 10-bit register for signal <TXShift>.
    Summary:
	inferred   2 Counter(s).
	inferred  10 D-type flip-flop(s).
Unit <UATransmit> synthesized.


Synthesizing Unit <UAReceive>.
    Related source file is "../../src/UAReceive.v".
WARNING:Xst:646 - Signal <RXShift<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 4-bit down counter for signal <BitCounter>.
    Found 9-bit up counter for signal <ClockCounter>.
    Found 1-bit register for signal <HasByte>.
    Found 10-bit register for signal <RXShift>.
    Summary:
	inferred   2 Counter(s).
	inferred  11 D-type flip-flop(s).
Unit <UAReceive> synthesized.


Synthesizing Unit <CacheWT>.
    Related source file is "../../src/CacheSA2.v".
WARNING:Xst:646 - Signal <tag_line_out_padded2<23:21>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tag_line_out_padded1<23:21>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tag> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <read_hit2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <read_hit1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <offset> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <addr_hold<1:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
INFO:Xst:1608 - Relative priorities of control signals on register <WritingTargetCache> differ from those commonly found in the selected device family. This will result in additional logic around the register.
    Found finite state machine <FSM_1> for signal <cs>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 27                                             |
    | Inputs             | 14                                             |
    | Outputs            | 19                                             |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | rst                       (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
WARNING:Xst:737 - Found 1-bit latch for signal <WritingTargetCache>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 21-bit latch for signal <tag_line_in_temp1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 21-bit latch for signal <tag_line_in_temp2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 256-bit register for signal <active_data_line>.
    Found 32-bit register for signal <addr_hold>.
    Found 32-bit register for signal <din_hold>.
    Found 256-bit shifter logical right for signal <dout$shift0000> created at line 373.
    Found 128-bit register for signal <first_read>.
    Found 1-bit register for signal <leastUsed>.
    Found 1-bit register for signal <re_hold>.
    Found 19-bit comparator equal for signal <tag_equal1>.
    Found 19-bit comparator equal for signal <tag_equal2>.
    Found 4-bit register for signal <we_hold>.
    Found 32-bit shifter logical left for signal <we_mask_hold>.
INFO:Xst:738 - HDL ADVISOR - 256 flip-flops were inferred for signal <active_data_line>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred 454 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   2 Combinational logic shifter(s).
Unit <CacheWT> synthesized.


Synthesizing Unit <ddr2_idelay_ctrl>.
    Related source file is "../../src/mig_v3_61/ddr2_idelay_ctrl.v".
Unit <ddr2_idelay_ctrl> synthesized.


Synthesizing Unit <ddr2_phy_ctl_io>.
    Related source file is "../../src/mig_v3_61/ddr2_phy_ctl_io.v".
WARNING:Xst:647 - Input <clk90> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst90> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <ddr2_phy_ctl_io> synthesized.


Synthesizing Unit <ddr2_phy_init>.
    Related source file is "../../src/mig_v3_61/ddr2_phy_init.v".
WARNING:Xst:1780 - Signal <load_mode_reg3<15:13>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <load_mode_reg3<12:0>> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000000.
WARNING:Xst:1780 - Signal <load_mode_reg2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <load_mode_reg1<15:13>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <load_mode_reg1<12:0>> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000000.
WARNING:Xst:1780 - Signal <load_mode_reg0<15:13>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <load_mode_reg0<12:0>> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000000.
WARNING:Xst:646 - Signal <load_mode_reg<15:13>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ext_mode_reg<15:13>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ddr_we_n_r1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ddr_ras_n_r1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ddr_cas_n_r1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ddr_ba_r1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ddr_addr_r1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Register <ddr_addr_r<11>> equivalent to <ddr_addr_r<0>> has been removed
    Register <ddr_addr_r<12>> equivalent to <ddr_addr_r<0>> has been removed
    Register <ddr_addr_r<3>> equivalent to <ddr_addr_r<0>> has been removed
    Register <ddr_addr_r<4>> equivalent to <ddr_addr_r<0>> has been removed
    Register <ddr_addr_r<5>> equivalent to <ddr_addr_r<0>> has been removed
    Register <ddr_addr_r<9>> equivalent to <ddr_addr_r<7>> has been removed
INFO:Xst:1799 - State 11100 is never reached in FSM <init_state_r>.
INFO:Xst:1799 - State 11011 is never reached in FSM <init_state_r>.
INFO:Xst:1799 - State 10001 is never reached in FSM <init_state_r>.
    Found finite state machine <FSM_2> for signal <init_state_r>.
    -----------------------------------------------------------------------
    | States             | 28                                             |
    | Transitions        | 86                                             |
    | Inputs             | 31                                             |
    | Outputs            | 32                                             |
    | Clock              | clkdiv0                   (rising_edge)        |
    | Reset              | rstdiv0                   (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 01011                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Using one-hot encoding for signal <init_state_r1>.
    Using one-hot encoding for signal <init_state_r2>.
    Using one-hot encoding for signal <init_state_r1_2t>.
    Found 4-bit register for signal <calib_start>.
    Found 1-bit register for signal <phy_init_rden>.
    Found 1-bit register for signal <phy_init_wren>.
    Found 1-bit register for signal <calib_ref_done>.
    Found 1-bit register for signal <phy_init_done>.
    Found 2-bit up counter for signal <auto_cnt_r>.
    Found 2-bit comparator greatequal for signal <auto_cnt_r$cmp_ge0000> created at line 663.
    Found 2-bit up accumulator for signal <burst_addr_r>.
    Found 2-bit down counter for signal <burst_cnt_r>.
    Found 1-bit register for signal <cal1_started_r>.
    Found 1-bit register for signal <cal2_started_r>.
    Found 1-bit register for signal <cal4_started_r>.
    Found 4-bit register for signal <calib_done_r>.
    Found 1-bit register for signal <calib_ref_req_posedge>.
    Found 1-bit register for signal <calib_ref_req_r>.
    Found 16-bit register for signal <calib_start_shift0_r>.
    Found 16-bit register for signal <calib_start_shift1_r>.
    Found 16-bit register for signal <calib_start_shift2_r>.
    Found 16-bit register for signal <calib_start_shift3_r>.
    Found 2-bit register for signal <chip_cnt_r>.
    Found 2-bit adder for signal <chip_cnt_r$addsub0000> created at line 645.
    Found 1-bit register for signal <cke_200us_cnt_en_r>.
    Found 5-bit down counter for signal <cke_200us_cnt_r>.
    Found 1-bit register for signal <cnt_200_cycle_done_r>.
    Found 8-bit down counter for signal <cnt_200_cycle_r>.
    Found 1-bit register for signal <cnt_cmd_ok_r>.
    Found 7-bit up counter for signal <cnt_cmd_r>.
    Found 1-bit register for signal <cnt_rd_ok_r>.
    Found 4-bit up counter for signal <cnt_rd_r>.
    Found 1-bit register for signal <ctrl_ref_flag_r>.
    Found 1-bit register for signal <ddr_addr_r<10>>.
    Found 3-bit register for signal <ddr_addr_r<8:6>>.
    Found 3-bit register for signal <ddr_addr_r<2:0>>.
    Found 2-bit register for signal <ddr_ba_r>.
    Found 1-bit register for signal <ddr_cas_n_r>.
    Found 1-bit register for signal <ddr_cke_r<0>>.
    Found 1-bit register for signal <ddr_cs_disable_r<0>>.
    Found 1-bit register for signal <ddr_cs_n_r<0>>.
    Found 1-bit register for signal <ddr_cs_n_r1<0>>.
    Found 1-bit register for signal <ddr_ras_n_r>.
    Found 1-bit register for signal <ddr_we_n_r>.
    Found 1-bit register for signal <done_200us_r>.
    Found 4-bit up counter for signal <init_cnt_r>.
    Found 1-bit register for signal <init_done_r>.
    Found 4-bit comparator greatequal for signal <init_done_r$cmp_ge0000> created at line 831.
    Found 2-bit comparator less for signal <init_state_r$cmp_lt0000> created at line 936.
    Found 31-bit register for signal <init_state_r1>.
    Found 31-bit register for signal <init_state_r1_2t>.
    Found 31-bit register for signal <init_state_r2>.
    Found 1-bit register for signal <phy_init_done_r>.
    Found 1-bit register for signal <phy_init_done_r1>.
    Found 1-bit register for signal <phy_init_done_r2>.
    Found 1-bit register for signal <phy_init_done_r3>.
    Found 1-bit register for signal <refresh_req>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   7 Counter(s).
	inferred   1 Accumulator(s).
	inferred 204 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   3 Comparator(s).
Unit <ddr2_phy_init> synthesized.


Synthesizing Unit <ddr2_phy_calib>.
    Related source file is "../../src/mig_v3_61/ddr2_phy_calib.v".
WARNING:Xst:647 - Input <dbg_idel_down_dq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_idel_down_all> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_sel_all_idel_dqs> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_idel_up_dqs> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_sel_idel_gate> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_idel_up_gate> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_sel_all_idel_gate> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_idel_down_dqs> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_sel_idel_dqs> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_idel_down_gate> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_idel_up_dq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_sel_idel_dq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_idel_up_all> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_sel_all_idel_dq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1872 - Variable <x> is used but never assigned.
WARNING:Xst:1872 - Variable <j> is used but never assigned.
WARNING:Xst:1780 - Signal <calib_done_tmp<2>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <calib_done_r<3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <calib_done_r<1:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Register <ctrl_rden_r> equivalent to <calib_ctrl_rden_r> has been removed
    Register <dlyrst_dqs> equivalent to <dlyrst_dq> has been removed
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <cal4_state> of Case statement line 2222 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <cal4_state> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Found finite state machine <FSM_3> for signal <cal1_state>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 27                                             |
    | Inputs             | 12                                             |
    | Outputs            | 15                                             |
    | Clock              | clkdiv                    (rising_edge)        |
    | Reset              | rstdiv                    (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_4> for signal <cal2_state>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 20                                             |
    | Inputs             | 7                                              |
    | Outputs            | 9                                              |
    | Clock              | clkdiv                    (rising_edge)        |
    | Reset              | rstdiv                    (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_5> for signal <cal3_state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 11                                             |
    | Inputs             | 6                                              |
    | Outputs            | 5                                              |
    | Clock              | clkdiv                    (rising_edge)        |
    | Reset              | rstdiv                    (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_6> for signal <cal4_state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 28                                             |
    | Inputs             | 16                                             |
    | Outputs            | 12                                             |
    | Clock              | clkdiv                    (rising_edge)        |
    | Reset              | rstdiv                    (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit register for signal <calib_rden_sel>.
    Found 8-bit register for signal <dlyinc_dqs>.
    Found 8-bit register for signal <dlyce_dqs>.
    Found 8-bit register for signal <dlyinc_gate>.
    Found 1-bit register for signal <dlyrst_dq>.
    Found 8-bit register for signal <dlyce_gate>.
    Found 64-bit register for signal <dlyinc_dq>.
    Found 8-bit register for signal <dlyrst_gate>.
    Found 4-bit register for signal <calib_done>.
    Found 1-bit register for signal <calib_ref_req>.
    Found 64-bit register for signal <dlyce_dq>.
    Found 6-bit register for signal <cal1_bit_time_tap_cnt>.
    Found 6-bit adder for signal <cal1_bit_time_tap_cnt$add0000> created at line 1144.
    Found 6-bit subtractor for signal <cal1_bit_time_tap_cnt$addsub0000> created at line 1144.
    Found 2-bit register for signal <cal1_data_chk_last>.
    Found 1-bit register for signal <cal1_data_chk_last_valid>.
    Found 2-bit register for signal <cal1_data_chk_r>.
    Found 1-bit 64-to-1 multiplexer for signal <cal1_data_chk_r$varindex0000> created at line 883.
    Found 1-bit 64-to-1 multiplexer for signal <cal1_data_chk_r$varindex0001> created at line 883.
    Found 2-bit comparator equal for signal <cal1_detect_edge$cmp_eq0000> created at line 909.
    Found 1-bit register for signal <cal1_dlyce_dq>.
    Found 1-bit register for signal <cal1_dlyinc_dq>.
    Found 1-bit register for signal <cal1_dqs_dq_init_phase>.
    Found 1-bit register for signal <cal1_first_edge_done>.
    Found 6-bit register for signal <cal1_first_edge_tap_cnt>.
    Found 1-bit register for signal <cal1_found_rising>.
    Found 1-bit register for signal <cal1_found_second_edge>.
    Found 1-bit register for signal <cal1_found_window>.
    Found 7-bit register for signal <cal1_idel_dec_cnt>.
    Found 7-bit addsub for signal <cal1_idel_dec_cnt$share0000> created at line 1062.
    Found 6-bit register for signal <cal1_idel_inc_cnt>.
    Found 6-bit adder for signal <cal1_idel_inc_cnt$addsub0000> created at line 1089.
    Found 6-bit register for signal <cal1_idel_max_tap>.
    Found 1-bit register for signal <cal1_idel_max_tap_we>.
    Found 6-bit comparator less for signal <cal1_idel_max_tap_we$cmp_lt0000> created at line 1028.
    Found 6-bit updown counter for signal <cal1_idel_tap_cnt>.
    Found 1-bit register for signal <cal1_idel_tap_limit_hit>.
    Found 7-bit register for signal <cal1_low_freq_idel_dec>.
    Found 7-bit adder for signal <cal1_low_freq_idel_dec$add0000> created at line 1012.
    Found 7-bit adder for signal <cal1_low_freq_idel_dec$addsub0000> created at line 1012.
    Found 1-bit register for signal <cal1_ref_req>.
    Found 4-bit up counter for signal <cal1_window_cnt>.
    Found 1-bit register for signal <cal2_curr_sel>.
    Found 1-bit xor2 for signal <cal2_detect_edge$xor0000> created at line 1312.
    Found 1-bit xor2 for signal <cal2_detect_edge$xor0001> created at line 1312.
    Found 1-bit xor2 for signal <cal2_detect_edge$xor0002> created at line 1312.
    Found 1-bit xor2 for signal <cal2_detect_edge$xor0003> created at line 1312.
    Found 1-bit xor2 for signal <cal2_detect_edge$xor0004> created at line 1312.
    Found 1-bit register for signal <cal2_dlyce_dqs>.
    Found 1-bit register for signal <cal2_dlyinc_dqs>.
    Found 6-bit register for signal <cal2_idel_dec_cnt>.
    Found 6-bit subtractor for signal <cal2_idel_dec_cnt$addsub0000> created at line 1477.
    Found 6-bit up counter for signal <cal2_idel_tap_cnt>.
    Found 6-bit register for signal <cal2_idel_tap_limit>.
    Found 6-bit adder for signal <cal2_idel_tap_limit$sub0000> created at line 1301.
    Found 1-bit register for signal <cal2_idel_tap_limit_hit>.
    Found 8-bit comparator equal for signal <cal2_idel_tap_limit_hit$cmp_eq0000> created at line 1334.
    Found 8-bit subtractor for signal <cal2_idel_tap_limit_hit$sub0000> created at line 1334.
    Found 1-bit register for signal <cal2_rd_data_fall_last_neg>.
    Found 1-bit register for signal <cal2_rd_data_fall_last_pos>.
    Found 1-bit register for signal <cal2_rd_data_last_valid_neg>.
    Found 1-bit register for signal <cal2_rd_data_last_valid_pos>.
    Found 1-bit register for signal <cal2_rd_data_rise_last_neg>.
    Found 1-bit register for signal <cal2_rd_data_rise_last_pos>.
    Found 8-bit register for signal <cal2_rd_data_sel>.
    Found 1-bit xor2 for signal <cal2_rd_data_sel_edge$xor0000> created at line 774.
    Found 1-bit xor2 for signal <cal2_rd_data_sel_edge$xor0001> created at line 774.
    Found 1-bit xor2 for signal <cal2_rd_data_sel_edge$xor0002> created at line 774.
    Found 1-bit xor2 for signal <cal2_rd_data_sel_edge$xor0003> created at line 774.
    Found 1-bit xor2 for signal <cal2_rd_data_sel_edge$xor0004> created at line 774.
    Found 1-bit xor2 for signal <cal2_rd_data_sel_edge$xor0005> created at line 774.
    Found 1-bit xor2 for signal <cal2_rd_data_sel_edge$xor0006> created at line 774.
    Found 1-bit xor2 for signal <cal2_rd_data_sel_edge$xor0007> created at line 774.
    Found 8-bit register for signal <cal2_rd_data_sel_r>.
    Found 1-bit register for signal <cal2_ref_req>.
    Found 1-bit register for signal <cal3_data_match>.
    Found 1-bit register for signal <cal3_data_match_stgd>.
    Found 5-bit subtractor for signal <cal3_rden_dly>.
    Found 5-bit register for signal <cal3_rden_srl_a>.
    Found 5-bit adder for signal <cal3_rden_srl_a$addsub0000> created at line 1798.
    Found 1-bit register for signal <cal4_data_match>.
    Found 1-bit register for signal <cal4_data_match_stgd>.
    Found 1-bit register for signal <cal4_dlyce_gate>.
    Found 1-bit register for signal <cal4_dlyinc_gate>.
    Found 1-bit register for signal <cal4_dlyrst_gate>.
    Found 5-bit register for signal <cal4_gate_srl_a>.
    Found 5-bit adder for signal <cal4_gate_srl_a$addsub0000> created at line 2322.
    Found 6-bit register for signal <cal4_idel_adj_cnt>.
    Found 6-bit subtractor for signal <cal4_idel_adj_cnt$addsub0000> created at line 2403.
    Found 1-bit register for signal <cal4_idel_adj_inc>.
    Found 1-bit register for signal <cal4_idel_bit_tap>.
    Found 1-bit register for signal <cal4_idel_max_tap>.
    Found 6-bit updown counter for signal <cal4_idel_tap_cnt>.
    Found 5-bit register for signal <cal4_rden_srl_a>.
    Found 1-bit 40-to-1 multiplexer for signal <cal4_rden_srl_a$varindex0000> created at line 2237.
    Found 1-bit 40-to-1 multiplexer for signal <cal4_rden_srl_a$varindex0001> created at line 2237.
    Found 1-bit 40-to-1 multiplexer for signal <cal4_rden_srl_a$varindex0002> created at line 2237.
    Found 1-bit 40-to-1 multiplexer for signal <cal4_rden_srl_a$varindex0003> created at line 2237.
    Found 1-bit 40-to-1 multiplexer for signal <cal4_rden_srl_a$varindex0004> created at line 2237.
    Found 1-bit register for signal <cal4_ref_req>.
    Found 1-bit register for signal <cal4_seek_left>.
    Found 1-bit register for signal <cal4_stable_window>.
    Found 4-bit up counter for signal <cal4_window_cnt>.
    Found 1-bit register for signal <calib_ctrl_gate_pulse_r>.
    Found 1-bit register for signal <calib_ctrl_rden_negedge_r>.
    Found 1-bit register for signal <calib_ctrl_rden_r>.
    Found 4-bit register for signal <calib_done_r>.
    Found 1-bit register for signal <calib_done_tmp<3>>.
    Found 2-bit register for signal <calib_done_tmp<1:0>>.
    Found 2-bit register for signal <calib_err<3:2>>.
    Found 2-bit register for signal <calib_err_2>.
    Found 1-bit register for signal <calib_init_gate_pulse_r>.
    Found 1-bit register for signal <calib_init_gate_pulse_r1>.
    Found 1-bit register for signal <calib_init_rden_r>.
    Found 40-bit register for signal <calib_rden_dly>.
    Found 1-bit register for signal <calib_rden_edge_r>.
    Found 5-bit down counter for signal <calib_rden_pipe_cnt>.
    Found 5-bit register for signal <calib_rden_srl_a>.
    Found 1-bit register for signal <calib_rden_srl_out_r1>.
    Found 1-bit register for signal <calib_rden_valid>.
    Found 1-bit register for signal <calib_rden_valid_stgd>.
    Found 6-bit adder carry out for signal <COND_46$addsub0000>.
    Found 6-bit adder carry out for signal <COND_47$addsub0000>.
    Found 6-bit adder carry out for signal <COND_48$addsub0000>.
    Found 6-bit adder carry out for signal <COND_49$addsub0000>.
    Found 6-bit register for signal <count_dq>.
    Found 3-bit register for signal <count_dqs>.
    Found 3-bit register for signal <count_gate>.
    Found 3-bit register for signal <count_rden>.
    Found 3-bit adder for signal <count_rden$addsub0000> created at line 1814.
    Found 6-bit updown counter for signal <dbg_dq_tap_cnt>.
    Found 6-bit updown counter for signal <dbg_dqs_tap_cnt>.
    Found 6-bit updown counter for signal <dbg_gate_tap_cnt>.
    Found 40-bit register for signal <gate_dly>.
    Found 3-bit up counter for signal <idel_set_cnt>.
    Found 6-bit register for signal <next_count_dq>.
    Found 6-bit adder for signal <next_count_dq$addsub0000> created at line 1203.
    Found 3-bit register for signal <next_count_dqs>.
    Found 3-bit adder for signal <next_count_dqs$share0000> created at line 1360.
    Found 3-bit register for signal <next_count_gate>.
    Found 3-bit adder for signal <next_count_gate$addsub0000> created at line 2401.
    Found 1-bit register for signal <phy_init_rden_r>.
    Found 1-bit register for signal <phy_init_rden_r1>.
    Found 8-bit register for signal <rd_data_fall_1x_bit1_r1>.
    Found 64-bit register for signal <rd_data_fall_1x_r>.
    Found 8-bit register for signal <rd_data_fall_1x_r1>.
    Found 8-bit register for signal <rd_data_fall_2x_bit1_r>.
    Found 8-bit register for signal <rd_data_fall_2x_r>.
    Found 8-bit register for signal <rd_data_rise_1x_bit1_r1>.
    Found 64-bit register for signal <rd_data_rise_1x_r>.
    Found 8-bit register for signal <rd_data_rise_1x_r1>.
    Found 8-bit register for signal <rd_data_rise_2x_bit1_r>.
    Found 8-bit register for signal <rd_data_rise_2x_r>.
    Found 1-bit register for signal <rdd_fall_q1>.
    Found 1-bit register for signal <rdd_fall_q1_bit1>.
    Found 1-bit register for signal <rdd_fall_q1_bit1_r>.
    Found 1-bit register for signal <rdd_fall_q1_bit1_r1>.
    Found 1-bit register for signal <rdd_fall_q1_r>.
    Found 1-bit register for signal <rdd_fall_q1_r1>.
    Found 1-bit register for signal <rdd_fall_q2>.
    Found 1-bit register for signal <rdd_fall_q2_bit1>.
    Found 1-bit register for signal <rdd_fall_q2_bit1_r>.
    Found 1-bit register for signal <rdd_fall_q2_r>.
    Found 3-bit register for signal <rdd_mux_sel>.
    Found 1-bit register for signal <rdd_rise_q1>.
    Found 1-bit register for signal <rdd_rise_q1_bit1>.
    Found 1-bit register for signal <rdd_rise_q1_bit1_r>.
    Found 1-bit register for signal <rdd_rise_q1_bit1_r1>.
    Found 1-bit register for signal <rdd_rise_q1_r>.
    Found 1-bit register for signal <rdd_rise_q1_r1>.
    Found 1-bit register for signal <rdd_rise_q2>.
    Found 1-bit register for signal <rdd_rise_q2_bit1>.
    Found 1-bit register for signal <rdd_rise_q2_bit1_r>.
    Found 1-bit register for signal <rdd_rise_q2_r>.
    Found 1-bit register for signal <rden_dec>.
    Found 5-bit comparator greatequal for signal <rden_dec$cmp_ge0000> created at line 1881.
    Found 40-bit register for signal <rden_dly>.
    Found 5-bit register for signal <rden_dly_0>.
    Found 1-bit register for signal <rden_inc>.
    Found 5-bit comparator lessequal for signal <rden_inc$cmp_le0000> created at line 1879.
    Found 8-bit register for signal <rden_mux>.
    Found 5-bit comparator equal for signal <rden_mux_7$cmp_eq0000> created at line 1875.
    Summary:
	inferred   4 Finite State Machine(s).
	inferred  87 Counter(s).
	inferred 713 D-type flip-flop(s).
	inferred  21 Adder/Subtractor(s).
	inferred   2 Multiplier(s).
	inferred   6 Comparator(s).
	inferred  15 Multiplexer(s).
Unit <ddr2_phy_calib> synthesized.


Synthesizing Unit <ddr2_phy_dm_iob>.
    Related source file is "../../src/mig_v3_61/ddr2_phy_dm_iob.v".
Unit <ddr2_phy_dm_iob> synthesized.


Synthesizing Unit <ddr2_phy_dqs_iob>.
    Related source file is "../../src/mig_v3_61/ddr2_phy_dqs_iob.v".
    Found 1-bit register for signal <dqs_rst_n_r>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <ddr2_phy_dqs_iob> synthesized.


Synthesizing Unit <ddr2_phy_dq_iob>.
    Related source file is "../../src/mig_v3_61/ddr2_phy_dq_iob.v".
WARNING:Xst:1780 - Signal <stg1_out_rise_sg3> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <stg1_out_rise_sg2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <stg1_out_fall_sg3> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <stg1_out_fall_sg2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <ddr2_phy_dq_iob> synthesized.


Synthesizing Unit <ddr2_usr_rd>.
    Related source file is "../../src/mig_v3_61/ddr2_usr_rd.v".
WARNING:Xst:1305 - Output <rd_ecc_error> is never assigned. Tied to value 00.
WARNING:Xst:1780 - Signal <sb_ecc_error> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rst_r> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rise_data_r> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rden_sel_r<7:1>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rd_data_out_rise_temp> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rd_data_out_fall_temp> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fifo_rden_r6> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fifo_rden_r5> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fifo_rden_r4> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fifo_rden_r3> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fifo_rden_r2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fifo_rden_r1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fall_data_r> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <db_ecc_error> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ctrl_rden_r<7:1>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 64-bit register for signal <rd_data_out_rise>.
    Found 64-bit register for signal <rd_data_out_fall>.
    Found 8-bit register for signal <ctrl_rden_r>.
    Found 1-bit register for signal <fifo_rden_r0>.
    Found 64-bit register for signal <rd_data_in_fall_r>.
    Found 64-bit register for signal <rd_data_in_rise_r>.
    Found 8-bit register for signal <rden_sel_r>.
    Summary:
	inferred 273 D-type flip-flop(s).
Unit <ddr2_usr_rd> synthesized.


Synthesizing Unit <ddr2_usr_addr_fifo>.
    Related source file is "../../src/mig_v3_61/ddr2_usr_addr_fifo.v".
WARNING:Xst:646 - Signal <fifo_data_out<35:34>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <rst_r>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <ddr2_usr_addr_fifo> synthesized.


Synthesizing Unit <ddr2_usr_wr>.
    Related source file is "../../src/mig_v3_61/ddr2_usr_wr.v".
WARNING:Xst:1780 - Signal <mask_data_in_ecc_wire> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mask_data_in_ecc> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <i_wdf_mask_data_out_ecc_wire> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <i_wdf_mask_data_out_ecc> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <i_wdf_data_out_ecc> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <i_wdf_afull<1>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <rst_r>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <ddr2_usr_wr> synthesized.


Synthesizing Unit <UART>.
    Related source file is "../../src/UART.v".
Unit <UART> synthesized.


Synthesizing Unit <Riscv150>.
    Related source file is "../../src/Riscv150.v".
WARNING:Xst:646 - Signal <isMemWrite> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <isInsWrite> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <isIOWrite> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <i_ena> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <i_addrb<31:28>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <i_addra<31:28>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <flush_pip2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <flush_pip1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <delay_stall> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <d_ena> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <d_douta> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <d_addr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <b_addrb<31:12>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <b_addra<31:12>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ReadBios> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Instr_bios> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:737 - Found 32-bit latch for signal <temp>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 32-bit register for signal <currPC>.
    Found 32-bit up counter for signal <cycle_counter>.
    Found 1-bit register for signal <delay_flush>.
    Found 32-bit up counter for signal <Instr_counter>.
    Found 32-bit adder for signal <N_PC$share0000>.
    Found 32-bit register for signal <P_PC>.
    Found 32-bit adder for signal <r_wd$addsub0000> created at line 566.
    Found 32-bit 7-to-1 multiplexer for signal <temp$mux0000>.
    Summary:
	inferred   2 Counter(s).
	inferred  65 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred  32 Multiplexer(s).
Unit <Riscv150> synthesized.


Synthesizing Unit <ddr2_usr_top>.
    Related source file is "../../src/mig_v3_61/ddr2_usr_top.v".
Unit <ddr2_usr_top> synthesized.


Synthesizing Unit <ddr2_phy_io>.
    Related source file is "../../src/mig_v3_61/ddr2_phy_io.v".
Unit <ddr2_phy_io> synthesized.


Synthesizing Unit <ddr2_phy_top>.
    Related source file is "../../src/mig_v3_61/ddr2_phy_top.v".
Unit <ddr2_phy_top> synthesized.


Synthesizing Unit <ddr2_mem_if_top>.
    Related source file is "../../src/mig_v3_61/ddr2_mem_if_top.v".
Unit <ddr2_mem_if_top> synthesized.


Synthesizing Unit <ddr2_top>.
    Related source file is "../../src/mig_v3_61/ddr2_top.v".
Unit <ddr2_top> synthesized.


Synthesizing Unit <mig_v3_61>.
    Related source file is "../../src/mig_v3_61/mig_v3_61.v".
WARNING:Xst:1780 - Signal <vio3_out> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <vio2_in> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <vio1_in> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <vio0_in> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dbg_calib_rden_dly> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dbg_calib_rd_data_sel> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dbg_calib_gate_tap_cnt> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dbg_calib_gate_dly> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dbg_calib_err> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dbg_calib_dqs_tap_cnt> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dbg_calib_dq_tap_cnt> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dbg_calib_done> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cs_control3> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cs_control2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cs_control1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cs_control0> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <mig_v3_61> synthesized.


Synthesizing Unit <Memory150>.
    Related source file is "../../src/Memory150.v".
WARNING:Xst:647 - Input <clk50_g> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <rst_tb> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <af_empty> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <Memory150> synthesized.


Synthesizing Unit <ml505top>.
    Related source file is "../../src/ml505top.v".
WARNING:Xst:647 - Input <GPIO_SW_S> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <video_valid> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <video_ready> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <video> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <line_y1_valid> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <line_y0_valid> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <line_x1_valid> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <line_x0_valid> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <line_trigger> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <line_ready> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:1780 - Signal <line_point> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <line_color_valid> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <line_color> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <filler_valid> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <filler_ready> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:1780 - Signal <filler_color> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <dvi_rst> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <bypass_we> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <bypass_din> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <bypass_addr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 26-bit register for signal <count_r>.
    Found 26-bit adder for signal <next_count_r$addsub0000> created at line 161.
    Found 4-bit register for signal <reset_r>.
    Found 3-bit register for signal <rst_sr>.
    Summary:
	inferred  33 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <ml505top> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 2
 3x3-bit multiplier                                    : 2
# Adders/Subtractors                                   : 27
 2-bit adder                                           : 1
 26-bit adder                                          : 1
 3-bit adder                                           : 3
 32-bit adder                                          : 2
 32-bit addsub                                         : 1
 5-bit adder                                           : 2
 5-bit subtractor                                      : 2
 6-bit adder                                           : 4
 6-bit adder carry out                                 : 4
 6-bit subtractor                                      : 3
 7-bit adder                                           : 2
 7-bit addsub                                          : 1
 8-bit subtractor                                      : 1
# Counters                                             : 116
 11-bit up counter                                     : 1
 12-bit up counter                                     : 2
 2-bit down counter                                    : 3
 2-bit up counter                                      : 2
 3-bit down counter                                    : 3
 3-bit up counter                                      : 1
 32-bit up counter                                     : 2
 4-bit down counter                                    : 4
 4-bit up counter                                      : 5
 5-bit down counter                                    : 5
 6-bit up counter                                      : 1
 6-bit updown counter                                  : 82
 7-bit up counter                                      : 1
 8-bit down counter                                    : 2
 9-bit up counter                                      : 2
# Accumulators                                         : 1
 2-bit up accumulator                                  : 1
# Registers                                            : 790
 1-bit register                                        : 653
 10-bit register                                       : 2
 11-bit register                                       : 2
 12-bit register                                       : 2
 128-bit register                                      : 3
 15-bit register                                       : 1
 16-bit register                                       : 5
 2-bit register                                        : 8
 25-bit register                                       : 3
 256-bit register                                      : 2
 26-bit register                                       : 1
 3-bit register                                        : 12
 31-bit register                                       : 6
 32-bit register                                       : 51
 4-bit register                                        : 8
 5-bit register                                        : 8
 6-bit register                                        : 9
 64-bit register                                       : 8
 7-bit register                                        : 2
 8-bit register                                        : 4
# Toggle Registers                                     : 3
 T flip-flop                                           : 3
# Latches                                              : 11
 1-bit latch                                           : 3
 21-bit latch                                          : 4
 32-bit latch                                          : 3
 4-bit latch                                           : 1
# Comparators                                          : 44
 11-bit comparator equal                               : 2
 13-bit comparator not equal                           : 4
 15-bit comparator equal                               : 1
 19-bit comparator equal                               : 4
 2-bit comparator equal                                : 5
 2-bit comparator greatequal                           : 1
 2-bit comparator less                                 : 2
 3-bit comparator greatequal                           : 2
 3-bit comparator lessequal                            : 1
 32-bit comparator equal                               : 1
 32-bit comparator less                                : 2
 32-bit comparator not equal                           : 1
 4-bit comparator greatequal                           : 1
 4-bit comparator lessequal                            : 2
 5-bit comparator equal                                : 5
 5-bit comparator greatequal                           : 1
 5-bit comparator less                                 : 1
 5-bit comparator lessequal                            : 5
 6-bit comparator less                                 : 1
 8-bit comparator equal                                : 1
 8-bit comparator lessequal                            : 1
# Multiplexers                                         : 19
 1-bit 40-to-1 multiplexer                             : 5
 1-bit 64-to-1 multiplexer                             : 2
 1-bit 8-to-1 multiplexer                              : 8
 32-bit 16-to-1 multiplexer                            : 1
 32-bit 32-to-1 multiplexer                            : 2
 32-bit 7-to-1 multiplexer                             : 1
# Logic shifters                                       : 7
 256-bit shifter logical right                         : 2
 32-bit shifter arithmetic right                       : 1
 32-bit shifter logical left                           : 3
 32-bit shifter logical right                          : 1
# Tristates                                            : 10
 1-bit tristate buffer                                 : 6
 3-bit tristate buffer                                 : 1
 32-bit tristate buffer                                : 1
 4-bit tristate buffer                                 : 2
# Xors                                                 : 14
 1-bit xor2                                            : 13
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_6> for best encoding.
Optimizing FSM <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_state/FSM> on signal <cal4_state[1:8]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 000   | 00000001
 001   | 00000010
 010   | 00010000
 011   | 00001000
 100   | 01000000
 101   | 00000100
 110   | 00100000
 111   | 10000000
-------------------
Analyzing FSM <FSM_5> for best encoding.
Optimizing FSM <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal3_state/FSM> on signal <cal3_state[1:3]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 100
 011   | 010
 100   | 011
-------------------
Analyzing FSM <FSM_4> for best encoding.
Optimizing FSM <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_state/FSM> on signal <cal2_state[1:9]> with one-hot encoding.
--------------------
 State | Encoding
--------------------
 0000  | 000000001
 0001  | 000000010
 0010  | 000000100
 0011  | 000001000
 0100  | 000100000
 0101  | 001000000
 0110  | 100000000
 0111  | 010000000
 1000  | 000010000
--------------------
Analyzing FSM <FSM_3> for best encoding.
Optimizing FSM <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_state/FSM> on signal <cal1_state[1:11]> with one-hot encoding.
----------------------
 State | Encoding
----------------------
 0000  | 00000000001
 0001  | 00000000010
 0010  | 00000000100
 0011  | 00000001000
 0100  | 00000100000
 0101  | 00000010000
 0110  | 00001000000
 0111  | 00100000000
 1000  | 00010000000
 1001  | 01000000000
 1010  | 10000000000
----------------------
Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r/FSM> on signal <init_state_r[1:28]> with one-hot encoding.
---------------------------------------
 State | Encoding
---------------------------------------
 00000 | 0000000000000000100000000000
 00001 | 0000000000000010000000000000
 00010 | 0001000000000000000000000000
 00011 | 0000000000010000000000000000
 00100 | 0000000000000001000000000000
 00101 | 0000000000000100000000000000
 00110 | 0000000000001000000000000000
 00111 | 0000000000000000010000000000
 01000 | 0000000000000000000000000100
 01001 | 0000000000000000000000001000
 01010 | 0000000000000000000000010000
 01011 | 0000000000000000000000000001
 01100 | 0000000000000000000000000010
 01101 | 0000000000000000000001000000
 01110 | 0000000000000000000010000000
 01111 | 0000000000000000000100000000
 10000 | 0000000000000000001000000000
 10001 | unreached
 10010 | 0000000000000000000000100000
 10011 | 0000000001000000000000000000
 10100 | 0000000010000000000000000000
 10101 | 0000001000000000000000000000
 10110 | 0000010000000000000000000000
 10111 | 0000100000000000000000000000
 11000 | 0010000000000000000000000000
 11001 | 1000000000000000000000000000
 11010 | 0000000100000000000000000000
 11011 | unreached
 11100 | unreached
 11101 | 0000000000100000000000000000
 11110 | 0100000000000000000000000000
---------------------------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <mem_arch/icache/cs/FSM> on signal <cs[1:3]> with gray encoding.
Optimizing FSM <mem_arch/dcache/cs/FSM> on signal <cs[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 111   | 001
 001   | 011
 011   | 010
 010   | 110
 100   | 111
 101   | 101
 110   | 100
-------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r/FSM> on signal <state_r[1:4]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00000 | 0000
 00001 | 0110
 00010 | 0010
 00011 | 0001
 00100 | 0101
 00101 | 0111
 00110 | 0100
 00111 | 1101
 01000 | 1110
 01001 | 1100
 01010 | 1111
 01011 | 0011
-------------------
INFO:Xst:2261 - The FF/Latch <dqs_oe_270> in Unit <u_phy_write> is equivalent to the following FF/Latch, which will be removed : <dq_oe_270_1> 
INFO:Xst:2261 - The FF/Latch <init_state_r1_17> in Unit <u_phy_init> is equivalent to the following 2 FFs/Latches, which will be removed : <init_state_r1_27> <init_state_r1_28> 
INFO:Xst:2261 - The FF/Latch <out_sb_rd2_0> in Unit <pip1> is equivalent to the following 40 FFs/Latches, which will be removed : <out_u_rd2_0> <out_u_rd2_1> <out_u_rd2_2> <out_u_rd2_3> <out_u_rd2_4> <out_u_rd2_5> <out_u_rd2_6> <out_u_rd2_7> <out_u_rd2_8> <out_u_rd2_9> <out_u_rd2_10> <out_u_rd2_11> <out_uj_0> <out_shamt_5> <out_shamt_6> <out_shamt_7> <out_shamt_8> <out_shamt_9> <out_shamt_10> <out_shamt_11> <out_shamt_12> <out_shamt_13> <out_shamt_14> <out_shamt_15> <out_shamt_16> <out_shamt_17> <out_shamt_18> <out_shamt_19> <out_shamt_20> <out_shamt_21> <out_shamt_22> <out_shamt_23> <out_shamt_24> <out_shamt_25> <out_shamt_26> <out_shamt_27> <out_shamt_28> <out_shamt_29> <out_shamt_30> <out_shamt_31> 
WARNING:Xst:1426 - The value init of the FF/Latch 0 hinder the constant cleaning in the block 19.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch 0 hinder the constant cleaning in the block 19.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch 0 hinder the constant cleaning in the block 19.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch 0 hinder the constant cleaning in the block 19.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1710 - FF/Latch <out_sb_rd2_0> (without init value) has a constant value of 0 in block <pip1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <addr_hold_31> (without init value) has a constant value of 0 in block <dcache>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <addr_hold_30> (without init value) has a constant value of 0 in block <dcache>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <addr_hold_29> (without init value) has a constant value of 0 in block <dcache>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <addr_hold_28> (without init value) has a constant value of 0 in block <dcache>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <18>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <17>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <16>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <18>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <17>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <16>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <addr_hold_31> (without init value) has a constant value of 0 in block <icache>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <addr_hold_30> (without init value) has a constant value of 0 in block <icache>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <addr_hold_29> (without init value) has a constant value of 0 in block <icache>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <addr_hold_28> (without init value) has a constant value of 0 in block <icache>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <18>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <17>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <16>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <18>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <17>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <16>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <filler_reserved>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <bypass_reserved>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <line_reserved>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddr_addr_r_0> (without init value) has a constant value of 0 in block <u_phy_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <calib_done_r_0> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <calib_done_r_1> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <calib_done_r_3> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <init_state_r1_4> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_5> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_6> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_7> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_9> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_12> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_13> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_14> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_15> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_16> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_17> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_18> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_19> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_20> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_21> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_22> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_24> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_25> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_29> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_30> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_2> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_4> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_5> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_6> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_7> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_8> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_9> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_10> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_11> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_12> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_13> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_14> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_15> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_16> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_17> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_18> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_19> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_20> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_21> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_22> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_24> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_25> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_26> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_27> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_28> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_29> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_30> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_2t_0> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_2t_1> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_2t_2> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_2t_3> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_2t_4> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_2t_5> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_2t_6> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_2t_7> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_2t_9> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_2t_10> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_2t_11> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_2t_12> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_2t_13> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_2t_14> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_2t_15> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_2t_16> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_2t_17> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_2t_18> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_2t_19> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_2t_20> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_2t_21> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_2t_22> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_2t_23> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_2t_24> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_2t_25> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_2t_26> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_2t_27> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_2t_28> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_2t_29> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_2t_30> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <rden_sel_r_1> of sequential type is unconnected in block <u_usr_rd>.
WARNING:Xst:2677 - Node <rden_sel_r_2> of sequential type is unconnected in block <u_usr_rd>.
WARNING:Xst:2677 - Node <rden_sel_r_3> of sequential type is unconnected in block <u_usr_rd>.
WARNING:Xst:2677 - Node <rden_sel_r_4> of sequential type is unconnected in block <u_usr_rd>.
WARNING:Xst:2677 - Node <rden_sel_r_5> of sequential type is unconnected in block <u_usr_rd>.
WARNING:Xst:2677 - Node <rden_sel_r_6> of sequential type is unconnected in block <u_usr_rd>.
WARNING:Xst:2677 - Node <rden_sel_r_7> of sequential type is unconnected in block <u_usr_rd>.
WARNING:Xst:2677 - Node <ctrl_rden_r_1> of sequential type is unconnected in block <u_usr_rd>.
WARNING:Xst:2677 - Node <ctrl_rden_r_2> of sequential type is unconnected in block <u_usr_rd>.
WARNING:Xst:2677 - Node <ctrl_rden_r_3> of sequential type is unconnected in block <u_usr_rd>.
WARNING:Xst:2677 - Node <ctrl_rden_r_4> of sequential type is unconnected in block <u_usr_rd>.
WARNING:Xst:2677 - Node <ctrl_rden_r_5> of sequential type is unconnected in block <u_usr_rd>.
WARNING:Xst:2677 - Node <ctrl_rden_r_6> of sequential type is unconnected in block <u_usr_rd>.
WARNING:Xst:2677 - Node <ctrl_rden_r_7> of sequential type is unconnected in block <u_usr_rd>.
WARNING:Xst:2677 - Node <af_addr_r1_25> of sequential type is unconnected in block <u_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r1_26> of sequential type is unconnected in block <u_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r1_27> of sequential type is unconnected in block <u_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r1_28> of sequential type is unconnected in block <u_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r1_29> of sequential type is unconnected in block <u_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r1_30> of sequential type is unconnected in block <u_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r2_25> of sequential type is unconnected in block <u_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r2_26> of sequential type is unconnected in block <u_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r2_27> of sequential type is unconnected in block <u_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r2_28> of sequential type is unconnected in block <u_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r2_29> of sequential type is unconnected in block <u_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r2_30> of sequential type is unconnected in block <u_ctrl>.
WARNING:Xst:2677 - Node <bank_hit_r1_3> of sequential type is unconnected in block <u_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r3_25> of sequential type is unconnected in block <u_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r3_26> of sequential type is unconnected in block <u_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r3_27> of sequential type is unconnected in block <u_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r3_28> of sequential type is unconnected in block <u_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r3_29> of sequential type is unconnected in block <u_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r3_30> of sequential type is unconnected in block <u_ctrl>.
WARNING:Xst:2677 - Node <state_r1_0> of sequential type is unconnected in block <u_ctrl>.
WARNING:Xst:2677 - Node <state_r1_2> of sequential type is unconnected in block <u_ctrl>.
WARNING:Xst:2677 - Node <state_r1_4> of sequential type is unconnected in block <u_ctrl>.
WARNING:Xst:2677 - Node <state_r1_6> of sequential type is unconnected in block <u_ctrl>.
WARNING:Xst:2677 - Node <state_r1_8> of sequential type is unconnected in block <u_ctrl>.
WARNING:Xst:2677 - Node <state_r1_10> of sequential type is unconnected in block <u_ctrl>.
WARNING:Xst:2677 - Node <state_r1_11> of sequential type is unconnected in block <u_ctrl>.
WARNING:Xst:2677 - Node <addr_hold_0> of sequential type is unconnected in block <icache>.
WARNING:Xst:2677 - Node <addr_hold_1> of sequential type is unconnected in block <icache>.
WARNING:Xst:2677 - Node <addr_hold_0> of sequential type is unconnected in block <dcache>.
WARNING:Xst:2677 - Node <addr_hold_1> of sequential type is unconnected in block <dcache>.
WARNING:Xst:2677 - Node <out_inst_12> of sequential type is unconnected in block <pip1>.
WARNING:Xst:2677 - Node <out_inst_13> of sequential type is unconnected in block <pip1>.
WARNING:Xst:2677 - Node <out_inst_14> of sequential type is unconnected in block <pip1>.
WARNING:Xst:2677 - Node <out_inst_25> of sequential type is unconnected in block <pip1>.
WARNING:Xst:2677 - Node <out_inst_26> of sequential type is unconnected in block <pip1>.
WARNING:Xst:2677 - Node <out_inst_27> of sequential type is unconnected in block <pip1>.
WARNING:Xst:2677 - Node <out_inst_28> of sequential type is unconnected in block <pip1>.
WARNING:Xst:2677 - Node <out_inst_29> of sequential type is unconnected in block <pip1>.
WARNING:Xst:2677 - Node <out_inst_30> of sequential type is unconnected in block <pip1>.
WARNING:Xst:2677 - Node <out_inst_31> of sequential type is unconnected in block <pip1>.
WARNING:Xst:2677 - Node <RXShift_0> of sequential type is unconnected in block <uareceive>.
WARNING:Xst:2677 - Node <out2_inst_12> of sequential type is unconnected in block <pip2>.
WARNING:Xst:2677 - Node <out2_inst_13> of sequential type is unconnected in block <pip2>.
WARNING:Xst:2677 - Node <out2_inst_14> of sequential type is unconnected in block <pip2>.
WARNING:Xst:2677 - Node <out2_inst_15> of sequential type is unconnected in block <pip2>.
WARNING:Xst:2677 - Node <out2_inst_16> of sequential type is unconnected in block <pip2>.
WARNING:Xst:2677 - Node <out2_inst_17> of sequential type is unconnected in block <pip2>.
WARNING:Xst:2677 - Node <out2_inst_18> of sequential type is unconnected in block <pip2>.
WARNING:Xst:2677 - Node <out2_inst_19> of sequential type is unconnected in block <pip2>.
WARNING:Xst:2677 - Node <out2_inst_20> of sequential type is unconnected in block <pip2>.
WARNING:Xst:2677 - Node <out2_inst_21> of sequential type is unconnected in block <pip2>.
WARNING:Xst:2677 - Node <out2_inst_22> of sequential type is unconnected in block <pip2>.
WARNING:Xst:2677 - Node <out2_inst_23> of sequential type is unconnected in block <pip2>.
WARNING:Xst:2677 - Node <out2_inst_24> of sequential type is unconnected in block <pip2>.
WARNING:Xst:2677 - Node <out2_inst_25> of sequential type is unconnected in block <pip2>.
WARNING:Xst:2677 - Node <out2_inst_26> of sequential type is unconnected in block <pip2>.
WARNING:Xst:2677 - Node <out2_inst_27> of sequential type is unconnected in block <pip2>.
WARNING:Xst:2677 - Node <out2_inst_28> of sequential type is unconnected in block <pip2>.
WARNING:Xst:2677 - Node <out2_inst_29> of sequential type is unconnected in block <pip2>.
WARNING:Xst:2677 - Node <out2_inst_30> of sequential type is unconnected in block <pip2>.
WARNING:Xst:2677 - Node <out2_inst_31> of sequential type is unconnected in block <pip2>.

Synthesizing (advanced) Unit <ddr2_phy_calib>.
	Found pipelined multiplier on signal <_COND_41>:
		- 1 pipeline level(s) found in a register on signal <count_rden>.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <_COND_50>:
		- 1 pipeline level(s) found in a register on signal <count_gate>.
		Pushing register(s) into the multiplier macro.
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult__COND_41 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult__COND_50 by adding 1 register level(s).
Unit <ddr2_phy_calib> synthesized (advanced).
WARNING:Xst:2677 - Node <af_addr_r1_25> of sequential type is unconnected in block <ddr2_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r1_26> of sequential type is unconnected in block <ddr2_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r1_27> of sequential type is unconnected in block <ddr2_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r1_28> of sequential type is unconnected in block <ddr2_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r1_29> of sequential type is unconnected in block <ddr2_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r1_30> of sequential type is unconnected in block <ddr2_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r2_25> of sequential type is unconnected in block <ddr2_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r2_26> of sequential type is unconnected in block <ddr2_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r2_27> of sequential type is unconnected in block <ddr2_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r2_28> of sequential type is unconnected in block <ddr2_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r2_29> of sequential type is unconnected in block <ddr2_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r2_30> of sequential type is unconnected in block <ddr2_ctrl>.
WARNING:Xst:2677 - Node <bank_hit_r1_3> of sequential type is unconnected in block <ddr2_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r3_25> of sequential type is unconnected in block <ddr2_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r3_26> of sequential type is unconnected in block <ddr2_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r3_27> of sequential type is unconnected in block <ddr2_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r3_28> of sequential type is unconnected in block <ddr2_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r3_29> of sequential type is unconnected in block <ddr2_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r3_30> of sequential type is unconnected in block <ddr2_ctrl>.
WARNING:Xst:2677 - Node <state_r1_0> of sequential type is unconnected in block <ddr2_ctrl>.
WARNING:Xst:2677 - Node <state_r1_2> of sequential type is unconnected in block <ddr2_ctrl>.
WARNING:Xst:2677 - Node <state_r1_4> of sequential type is unconnected in block <ddr2_ctrl>.
WARNING:Xst:2677 - Node <state_r1_6> of sequential type is unconnected in block <ddr2_ctrl>.
WARNING:Xst:2677 - Node <state_r1_8> of sequential type is unconnected in block <ddr2_ctrl>.
WARNING:Xst:2677 - Node <state_r1_10> of sequential type is unconnected in block <ddr2_ctrl>.
WARNING:Xst:2677 - Node <state_r1_11> of sequential type is unconnected in block <ddr2_ctrl>.
WARNING:Xst:2677 - Node <RXShift_0> of sequential type is unconnected in block <UAReceive>.
WARNING:Xst:2677 - Node <init_state_r1_4> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_5> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_6> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_7> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_9> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_12> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_13> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_14> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_15> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_16> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_17> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_18> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_19> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_20> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_21> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_22> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_24> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_25> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_27> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_28> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_29> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_30> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_2> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_4> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_5> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_6> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_7> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_8> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_9> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_10> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_11> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_12> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_13> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_14> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_15> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_16> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_17> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_18> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_19> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_20> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_21> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_22> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_24> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_25> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_26> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_27> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_28> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_29> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_30> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_2t_0> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_2t_1> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_2t_2> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_2t_3> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_2t_4> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_2t_5> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_2t_6> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_2t_7> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_2t_9> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_2t_10> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_2t_11> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_2t_12> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_2t_13> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_2t_14> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_2t_15> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_2t_16> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_2t_17> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_2t_18> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_2t_19> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_2t_20> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_2t_21> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_2t_22> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_2t_23> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_2t_24> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_2t_25> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_2t_26> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_2t_27> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_2t_28> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_2t_29> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_2t_30> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <calib_done_r_0> of sequential type is unconnected in block <ddr2_phy_calib>.
WARNING:Xst:2677 - Node <calib_done_r_1> of sequential type is unconnected in block <ddr2_phy_calib>.
WARNING:Xst:2677 - Node <calib_done_r_3> of sequential type is unconnected in block <ddr2_phy_calib>.
WARNING:Xst:2677 - Node <rden_sel_r_1> of sequential type is unconnected in block <ddr2_usr_rd>.
WARNING:Xst:2677 - Node <rden_sel_r_2> of sequential type is unconnected in block <ddr2_usr_rd>.
WARNING:Xst:2677 - Node <rden_sel_r_3> of sequential type is unconnected in block <ddr2_usr_rd>.
WARNING:Xst:2677 - Node <rden_sel_r_4> of sequential type is unconnected in block <ddr2_usr_rd>.
WARNING:Xst:2677 - Node <rden_sel_r_5> of sequential type is unconnected in block <ddr2_usr_rd>.
WARNING:Xst:2677 - Node <rden_sel_r_6> of sequential type is unconnected in block <ddr2_usr_rd>.
WARNING:Xst:2677 - Node <rden_sel_r_7> of sequential type is unconnected in block <ddr2_usr_rd>.
WARNING:Xst:2677 - Node <ctrl_rden_r_1> of sequential type is unconnected in block <ddr2_usr_rd>.
WARNING:Xst:2677 - Node <ctrl_rden_r_2> of sequential type is unconnected in block <ddr2_usr_rd>.
WARNING:Xst:2677 - Node <ctrl_rden_r_3> of sequential type is unconnected in block <ddr2_usr_rd>.
WARNING:Xst:2677 - Node <ctrl_rden_r_4> of sequential type is unconnected in block <ddr2_usr_rd>.
WARNING:Xst:2677 - Node <ctrl_rden_r_5> of sequential type is unconnected in block <ddr2_usr_rd>.
WARNING:Xst:2677 - Node <ctrl_rden_r_6> of sequential type is unconnected in block <ddr2_usr_rd>.
WARNING:Xst:2677 - Node <ctrl_rden_r_7> of sequential type is unconnected in block <ddr2_usr_rd>.
WARNING:Xst:2677 - Node <addr_hold_0> of sequential type is unconnected in block <CacheWT>.
WARNING:Xst:2677 - Node <addr_hold_1> of sequential type is unconnected in block <CacheWT>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 7
# Multipliers                                          : 2
 3x3-bit registered multiplier                         : 2
# Adders/Subtractors                                   : 26
 26-bit adder                                          : 1
 3-bit adder                                           : 3
 32-bit adder                                          : 2
 32-bit addsub                                         : 1
 5-bit adder                                           : 2
 5-bit subtractor                                      : 2
 6-bit adder                                           : 4
 6-bit adder carry out                                 : 4
 6-bit subtractor                                      : 3
 7-bit adder                                           : 2
 7-bit addsub                                          : 1
 8-bit subtractor                                      : 1
# Counters                                             : 115
 11-bit up counter                                     : 1
 12-bit up counter                                     : 2
 2-bit down counter                                    : 3
 2-bit up counter                                      : 2
 3-bit down counter                                    : 3
 3-bit up counter                                      : 1
 32-bit up counter                                     : 2
 4-bit down counter                                    : 4
 4-bit up counter                                      : 5
 5-bit down counter                                    : 4
 6-bit up counter                                      : 1
 6-bit updown counter                                  : 82
 7-bit up counter                                      : 1
 8-bit down counter                                    : 2
 9-bit up counter                                      : 2
# Accumulators                                         : 1
 2-bit up accumulator                                  : 1
# Registers                                            : 4795
 Flip-Flops                                            : 4795
# Latches                                              : 11
 1-bit latch                                           : 3
 21-bit latch                                          : 4
 32-bit latch                                          : 3
 4-bit latch                                           : 1
# Comparators                                          : 44
 11-bit comparator equal                               : 2
 13-bit comparator not equal                           : 4
 15-bit comparator equal                               : 1
 19-bit comparator equal                               : 4
 2-bit comparator equal                                : 5
 2-bit comparator greatequal                           : 1
 2-bit comparator less                                 : 2
 3-bit comparator greatequal                           : 2
 3-bit comparator lessequal                            : 1
 32-bit comparator equal                               : 1
 32-bit comparator less                                : 2
 32-bit comparator not equal                           : 1
 4-bit comparator greatequal                           : 1
 4-bit comparator lessequal                            : 2
 5-bit comparator equal                                : 5
 5-bit comparator greatequal                           : 1
 5-bit comparator less                                 : 1
 5-bit comparator lessequal                            : 5
 6-bit comparator less                                 : 1
 8-bit comparator equal                                : 1
 8-bit comparator lessequal                            : 1
# Multiplexers                                         : 81
 1-bit 32-to-1 multiplexer                             : 64
 1-bit 40-to-1 multiplexer                             : 5
 1-bit 64-to-1 multiplexer                             : 2
 1-bit 8-to-1 multiplexer                              : 8
 32-bit 16-to-1 multiplexer                            : 1
 32-bit 7-to-1 multiplexer                             : 1
# Logic shifters                                       : 7
 256-bit shifter logical right                         : 2
 32-bit shifter arithmetic right                       : 1
 32-bit shifter logical left                           : 3
 32-bit shifter logical right                          : 1
# Xors                                                 : 14
 1-bit xor2                                            : 13
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <dqs_oe_270> in Unit <ddr2_phy_write> is equivalent to the following FF/Latch, which will be removed : <dq_oe_270_1> 
INFO:Xst:2261 - The FF/Latch <ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_addr_fifo/rst_r> in Unit <Memory150> is equivalent to the following FF/Latch, which will be removed : <ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/rst_r> 
WARNING:Xst:1710 - FF/Latch <out_shamt_12> (without init value) has a constant value of 0 in block <Pipeline1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <out_shamt_13> (without init value) has a constant value of 0 in block <Pipeline1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <out_shamt_14> (without init value) has a constant value of 0 in block <Pipeline1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <out_shamt_15> (without init value) has a constant value of 0 in block <Pipeline1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <out_shamt_16> (without init value) has a constant value of 0 in block <Pipeline1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <out_shamt_17> (without init value) has a constant value of 0 in block <Pipeline1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <out_shamt_18> (without init value) has a constant value of 0 in block <Pipeline1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <out_shamt_19> (without init value) has a constant value of 0 in block <Pipeline1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <out_shamt_20> (without init value) has a constant value of 0 in block <Pipeline1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <out_shamt_21> (without init value) has a constant value of 0 in block <Pipeline1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <out_shamt_22> (without init value) has a constant value of 0 in block <Pipeline1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <out_shamt_23> (without init value) has a constant value of 0 in block <Pipeline1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <out_shamt_24> (without init value) has a constant value of 0 in block <Pipeline1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <out_shamt_25> (without init value) has a constant value of 0 in block <Pipeline1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <out_shamt_26> (without init value) has a constant value of 0 in block <Pipeline1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <out_shamt_27> (without init value) has a constant value of 0 in block <Pipeline1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <out_shamt_28> (without init value) has a constant value of 0 in block <Pipeline1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <out_shamt_29> (without init value) has a constant value of 0 in block <Pipeline1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <out_shamt_30> (without init value) has a constant value of 0 in block <Pipeline1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <out_shamt_31> (without init value) has a constant value of 0 in block <Pipeline1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <out_sb_rd2_0> (without init value) has a constant value of 0 in block <Pipeline1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <out_u_rd2_0> (without init value) has a constant value of 0 in block <Pipeline1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <out_u_rd2_1> (without init value) has a constant value of 0 in block <Pipeline1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <out_u_rd2_2> (without init value) has a constant value of 0 in block <Pipeline1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <out_u_rd2_3> (without init value) has a constant value of 0 in block <Pipeline1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <out_u_rd2_4> (without init value) has a constant value of 0 in block <Pipeline1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <out_u_rd2_5> (without init value) has a constant value of 0 in block <Pipeline1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <out_u_rd2_6> (without init value) has a constant value of 0 in block <Pipeline1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <out_u_rd2_7> (without init value) has a constant value of 0 in block <Pipeline1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <out_u_rd2_8> (without init value) has a constant value of 0 in block <Pipeline1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <out_u_rd2_9> (without init value) has a constant value of 0 in block <Pipeline1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <out_u_rd2_10> (without init value) has a constant value of 0 in block <Pipeline1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <out_u_rd2_11> (without init value) has a constant value of 0 in block <Pipeline1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <out_uj_0> (without init value) has a constant value of 0 in block <Pipeline1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <out_shamt_5> (without init value) has a constant value of 0 in block <Pipeline1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <out_shamt_6> (without init value) has a constant value of 0 in block <Pipeline1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <out_shamt_7> (without init value) has a constant value of 0 in block <Pipeline1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <out_shamt_8> (without init value) has a constant value of 0 in block <Pipeline1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <out_shamt_9> (without init value) has a constant value of 0 in block <Pipeline1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <out_shamt_10> (without init value) has a constant value of 0 in block <Pipeline1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <out_shamt_11> (without init value) has a constant value of 0 in block <Pipeline1>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <out_inst_30> in Unit <Pipeline1> is equivalent to the following 5 FFs/Latches, which will be removed : <out_sb_rd2_10> <out_i_rd2_10> <out_s_rd2_10> <out_u_rd2_30> <out_uj_10> 
INFO:Xst:2261 - The FF/Latch <out_inst_29> in Unit <Pipeline1> is equivalent to the following 5 FFs/Latches, which will be removed : <out_sb_rd2_9> <out_i_rd2_9> <out_s_rd2_9> <out_u_rd2_29> <out_uj_9> 
INFO:Xst:2261 - The FF/Latch <out_inst_28> in Unit <Pipeline1> is equivalent to the following 5 FFs/Latches, which will be removed : <out_sb_rd2_8> <out_i_rd2_8> <out_s_rd2_8> <out_u_rd2_28> <out_uj_8> 
INFO:Xst:2261 - The FF/Latch <out_inst_27> in Unit <Pipeline1> is equivalent to the following 5 FFs/Latches, which will be removed : <out_sb_rd2_7> <out_i_rd2_7> <out_s_rd2_7> <out_u_rd2_27> <out_uj_7> 
INFO:Xst:2261 - The FF/Latch <out_inst_21> in Unit <Pipeline1> is equivalent to the following 4 FFs/Latches, which will be removed : <out_i_rd2_1> <out_u_rd2_21> <out_uj_1> <out_shamt_1> 
INFO:Xst:2261 - The FF/Latch <out_inst_26> in Unit <Pipeline1> is equivalent to the following 5 FFs/Latches, which will be removed : <out_sb_rd2_6> <out_i_rd2_6> <out_s_rd2_6> <out_u_rd2_26> <out_uj_6> 
INFO:Xst:2261 - The FF/Latch <out_inst_20> in Unit <Pipeline1> is equivalent to the following 4 FFs/Latches, which will be removed : <out_i_rd2_0> <out_u_rd2_20> <out_uj_11> <out_shamt_0> 
INFO:Xst:2261 - The FF/Latch <out_inst_25> in Unit <Pipeline1> is equivalent to the following 5 FFs/Latches, which will be removed : <out_sb_rd2_5> <out_i_rd2_5> <out_s_rd2_5> <out_u_rd2_25> <out_uj_5> 
INFO:Xst:2261 - The FF/Latch <out_inst_24> in Unit <Pipeline1> is equivalent to the following 4 FFs/Latches, which will be removed : <out_i_rd2_4> <out_u_rd2_24> <out_uj_4> <out_shamt_4> 
INFO:Xst:2261 - The FF/Latch <out_inst_31> in Unit <Pipeline1> is equivalent to the following 75 FFs/Latches, which will be removed : <out_sb_rd2_12> <out_sb_rd2_13> <out_sb_rd2_14> <out_sb_rd2_15> <out_sb_rd2_16> <out_sb_rd2_17> <out_sb_rd2_18> <out_sb_rd2_19> <out_sb_rd2_20> <out_sb_rd2_21> <out_sb_rd2_22> <out_sb_rd2_23> <out_sb_rd2_24> <out_sb_rd2_25> <out_sb_rd2_26> <out_sb_rd2_27> <out_sb_rd2_28> <out_sb_rd2_29> <out_sb_rd2_30> <out_sb_rd2_31> <out_i_rd2_11> <out_i_rd2_12> <out_i_rd2_13> <out_i_rd2_14> <out_i_rd2_15> <out_i_rd2_16> <out_i_rd2_17> <out_i_rd2_18> <out_i_rd2_19> <out_i_rd2_20> <out_i_rd2_21> <out_i_rd2_22> <out_i_rd2_23> <out_i_rd2_24> <out_i_rd2_25> <out_i_rd2_26> <out_i_rd2_27> <out_i_rd2_28> <out_i_rd2_29> <out_i_rd2_30> <out_i_rd2_31> <out_s_rd2_11> <out_s_rd2_12> <out_s_rd2_13> <out_s_rd2_14> <out_s_rd2_15> <out_s_rd2_16> <out_s_rd2_17> <out_s_rd2_18> <out_s_rd2_19> <out_s_rd2_20> <out_s_rd2_21> <out_s_rd2_22> <out_s_rd2_23> <out_s_rd2_24> <out_s_rd2_25> <out_s_rd2_26> <out_s_rd2_27>
   <out_s_rd2_28> <out_s_rd2_29> <out_s_rd2_30> <out_s_rd2_31> <out_u_rd2_31> <out_uj_20> <out_uj_21> <out_uj_22> <out_uj_23> <out_uj_24> <out_uj_25> <out_uj_26> <out_uj_27> <out_uj_28> <out_uj_29> <out_uj_30> <out_uj_31> 
INFO:Xst:2261 - The FF/Latch <out_inst_23> in Unit <Pipeline1> is equivalent to the following 4 FFs/Latches, which will be removed : <out_i_rd2_3> <out_u_rd2_23> <out_uj_3> <out_shamt_3> 
INFO:Xst:2261 - The FF/Latch <out_inst_22> in Unit <Pipeline1> is equivalent to the following 4 FFs/Latches, which will be removed : <out_i_rd2_2> <out_u_rd2_22> <out_uj_2> <out_shamt_2> 
INFO:Xst:2261 - The FF/Latch <out_inst_19> in Unit <Pipeline1> is equivalent to the following 2 FFs/Latches, which will be removed : <out_u_rd2_19> <out_uj_19> 
INFO:Xst:2261 - The FF/Latch <out_inst_18> in Unit <Pipeline1> is equivalent to the following 2 FFs/Latches, which will be removed : <out_u_rd2_18> <out_uj_18> 
INFO:Xst:2261 - The FF/Latch <out_inst_17> in Unit <Pipeline1> is equivalent to the following 2 FFs/Latches, which will be removed : <out_u_rd2_17> <out_uj_17> 
INFO:Xst:2261 - The FF/Latch <out_inst_11> in Unit <Pipeline1> is equivalent to the following 2 FFs/Latches, which will be removed : <out_sb_rd2_4> <out_s_rd2_4> 
INFO:Xst:2261 - The FF/Latch <out_inst_16> in Unit <Pipeline1> is equivalent to the following 2 FFs/Latches, which will be removed : <out_u_rd2_16> <out_uj_16> 
INFO:Xst:2261 - The FF/Latch <out_inst_10> in Unit <Pipeline1> is equivalent to the following 2 FFs/Latches, which will be removed : <out_sb_rd2_3> <out_s_rd2_3> 
INFO:Xst:2261 - The FF/Latch <out_inst_15> in Unit <Pipeline1> is equivalent to the following 2 FFs/Latches, which will be removed : <out_u_rd2_15> <out_uj_15> 
INFO:Xst:2261 - The FF/Latch <out_inst_9> in Unit <Pipeline1> is equivalent to the following 2 FFs/Latches, which will be removed : <out_sb_rd2_2> <out_s_rd2_2> 
INFO:Xst:2261 - The FF/Latch <out_inst_14> in Unit <Pipeline1> is equivalent to the following 2 FFs/Latches, which will be removed : <out_u_rd2_14> <out_uj_14> 
INFO:Xst:2261 - The FF/Latch <out_inst_8> in Unit <Pipeline1> is equivalent to the following 2 FFs/Latches, which will be removed : <out_sb_rd2_1> <out_s_rd2_1> 
INFO:Xst:2261 - The FF/Latch <out_inst_13> in Unit <Pipeline1> is equivalent to the following 2 FFs/Latches, which will be removed : <out_u_rd2_13> <out_uj_13> 
INFO:Xst:2261 - The FF/Latch <out_inst_7> in Unit <Pipeline1> is equivalent to the following 2 FFs/Latches, which will be removed : <out_sb_rd2_11> <out_s_rd2_0> 
INFO:Xst:2261 - The FF/Latch <out_inst_12> in Unit <Pipeline1> is equivalent to the following 2 FFs/Latches, which will be removed : <out_u_rd2_12> <out_uj_12> 
WARNING:Xst:1710 - FF/Latch <filler_reserved_0> (without init value) has a constant value of 0 in block <RequestController>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bypass_reserved_0> (without init value) has a constant value of 0 in block <RequestController>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <line_reserved_0> (without init value) has a constant value of 0 in block <RequestController>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <burst_addr_r_0> (without init value) has a constant value of 0 in block <ddr2_phy_init>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:1901 - Instance gen_stg2_sg1.u_iddr_dq in unit ddr2_phy_dq_iob of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_addr_fifo/u_af in unit Memory150 of type FIFO36 has been replaced by FIFO36_EXP
INFO:Xst:1901 - Instance ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf in unit Memory150 of type FIFO36_72 has been replaced by FIFO36_72_EXP
INFO:Xst:1901 - Instance ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf in unit Memory150 of type FIFO36_72 has been replaced by FIFO36_72_EXP
INFO:Xst:1901 - Instance user_clk_pll in unit ml505top of type PLL_BASE has been replaced by PLL_ADV
WARNING:Xst:1710 - FF/Latch <ddr_addr_r_0> (without init value) has a constant value of 0 in block <ddr2_phy_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1426 - The value init of the FF/Latch tag_line_in_temp1_19 hinder the constant cleaning in the block CacheWT.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch tag_line_in_temp2_19 hinder the constant cleaning in the block CacheWT.
   You should achieve better results by setting this init to 1.
INFO:Xst:2261 - The FF/Latch <init_data_r_1> in Unit <ddr2_phy_write> is equivalent to the following 47 FFs/Latches, which will be removed : <init_data_r_2> <init_data_r_3> <init_data_r_5> <init_data_r_6> <init_data_r_7> <init_data_r_9> <init_data_r_10> <init_data_r_11> <init_data_r_13> <init_data_r_14> <init_data_r_15> <init_data_r_17> <init_data_r_18> <init_data_r_19> <init_data_r_21> <init_data_r_22> <init_data_r_23> <init_data_r_25> <init_data_r_26> <init_data_r_27> <init_data_r_29> <init_data_r_30> <init_data_r_31> <init_data_r_33> <init_data_r_34> <init_data_r_35> <init_data_r_37> <init_data_r_38> <init_data_r_39> <init_data_r_41> <init_data_r_42> <init_data_r_43> <init_data_r_45> <init_data_r_46> <init_data_r_47> <init_data_r_49> <init_data_r_50> <init_data_r_51> <init_data_r_53> <init_data_r_54> <init_data_r_55> <init_data_r_57> <init_data_r_58> <init_data_r_59> <init_data_r_61> <init_data_r_62> <init_data_r_63> 
INFO:Xst:2261 - The FF/Latch <init_data_f_0> in Unit <ddr2_phy_write> is equivalent to the following 15 FFs/Latches, which will be removed : <init_data_f_4> <init_data_f_8> <init_data_f_12> <init_data_f_16> <init_data_f_20> <init_data_f_24> <init_data_f_28> <init_data_f_32> <init_data_f_36> <init_data_f_40> <init_data_f_44> <init_data_f_48> <init_data_f_52> <init_data_f_56> <init_data_f_60> 
INFO:Xst:2261 - The FF/Latch <init_data_f_1> in Unit <ddr2_phy_write> is equivalent to the following 47 FFs/Latches, which will be removed : <init_data_f_2> <init_data_f_3> <init_data_f_5> <init_data_f_6> <init_data_f_7> <init_data_f_9> <init_data_f_10> <init_data_f_11> <init_data_f_13> <init_data_f_14> <init_data_f_15> <init_data_f_17> <init_data_f_18> <init_data_f_19> <init_data_f_21> <init_data_f_22> <init_data_f_23> <init_data_f_25> <init_data_f_26> <init_data_f_27> <init_data_f_29> <init_data_f_30> <init_data_f_31> <init_data_f_33> <init_data_f_34> <init_data_f_35> <init_data_f_37> <init_data_f_38> <init_data_f_39> <init_data_f_41> <init_data_f_42> <init_data_f_43> <init_data_f_45> <init_data_f_46> <init_data_f_47> <init_data_f_49> <init_data_f_50> <init_data_f_51> <init_data_f_53> <init_data_f_54> <init_data_f_55> <init_data_f_57> <init_data_f_58> <init_data_f_59> <init_data_f_61> <init_data_f_62> <init_data_f_63> 
INFO:Xst:2261 - The FF/Latch <init_data_r_0> in Unit <ddr2_phy_write> is equivalent to the following 15 FFs/Latches, which will be removed : <init_data_r_4> <init_data_r_8> <init_data_r_12> <init_data_r_16> <init_data_r_20> <init_data_r_24> <init_data_r_28> <init_data_r_32> <init_data_r_36> <init_data_r_40> <init_data_r_44> <init_data_r_48> <init_data_r_52> <init_data_r_56> <init_data_r_60> 
INFO:Xst:2261 - The FF/Latch <ddr_addr_r_6> in Unit <ddr2_phy_init> is equivalent to the following FF/Latch, which will be removed : <ddr_addr_r_1> 
INFO:Xst:2261 - The FF/Latch <count_gate_0> in Unit <ddr2_phy_calib> is equivalent to the following FF/Latch, which will be removed : <Mmult__COND_50_2> 
INFO:Xst:2261 - The FF/Latch <count_gate_1> in Unit <ddr2_phy_calib> is equivalent to the following FF/Latch, which will be removed : <Mmult__COND_50_1> 
INFO:Xst:2261 - The FF/Latch <count_gate_2> in Unit <ddr2_phy_calib> is equivalent to the following FF/Latch, which will be removed : <Mmult__COND_50_0> 
INFO:Xst:2261 - The FF/Latch <count_rden_0> in Unit <ddr2_phy_calib> is equivalent to the following FF/Latch, which will be removed : <Mmult__COND_41_2> 
INFO:Xst:2261 - The FF/Latch <count_rden_1> in Unit <ddr2_phy_calib> is equivalent to the following FF/Latch, which will be removed : <Mmult__COND_41_1> 
INFO:Xst:2261 - The FF/Latch <count_rden_2> in Unit <ddr2_phy_calib> is equivalent to the following FF/Latch, which will be removed : <Mmult__COND_41_0> 
WARNING:Xst:2170 - Unit ALU : the following signal(s) form a combinatorial loop: Out_shift0001<31>.
WARNING:Xst:2042 - Unit WriteMemControl: 8 internal tristates are replaced by logic (pull-up yes): d_wea<0>, d_wea<1>, d_wea<2>, d_wea<3>, i_wea<0>, i_wea<1>, i_wea<2>, i_wea<3>.
WARNING:Xst:2042 - Unit Control: 9 internal tristates are replaced by logic (pull-up yes): branch, dramWrite, jump, memOrReg, rd1Sel, rd2Sel<0>, rd2Sel<1>, rd2Sel<2>, regWrite.
WARNING:Xst:2042 - Unit ReadMemControl: 32 internal tristates are replaced by logic (pull-up yes): MemOut<0>, MemOut<10>, MemOut<11>, MemOut<12>, MemOut<13>, MemOut<14>, MemOut<15>, MemOut<16>, MemOut<17>, MemOut<18>, MemOut<19>, MemOut<1>, MemOut<20>, MemOut<21>, MemOut<22>, MemOut<23>, MemOut<24>, MemOut<25>, MemOut<26>, MemOut<27>, MemOut<28>, MemOut<29>, MemOut<2>, MemOut<30>, MemOut<31>, MemOut<3>, MemOut<4>, MemOut<5>, MemOut<6>, MemOut<7>, MemOut<8>, MemOut<9>.

Optimizing unit <ml505top> ...

Optimizing unit <ddr2_infrastructure> ...

Optimizing unit <ddr2_ctrl> ...

Optimizing unit <ddr2_phy_write> ...

Optimizing unit <RegFile> ...

Optimizing unit <Pipeline1> ...

Optimizing unit <ALU> ...

Optimizing unit <WriteMemControl> ...

Optimizing unit <Pipeline2> ...

Optimizing unit <UATransmit> ...

Optimizing unit <UAReceive> ...

Optimizing unit <ddr2_phy_ctl_io> ...

Optimizing unit <ddr2_phy_init> ...

Optimizing unit <ddr2_phy_calib> ...

Optimizing unit <ddr2_phy_dqs_iob> ...

Optimizing unit <ddr2_phy_dq_iob> ...

Optimizing unit <ddr2_usr_rd> ...

Optimizing unit <RequestController> ...

Optimizing unit <Control> ...

Optimizing unit <UARTReader> ...

Optimizing unit <ReadMemControl> ...
WARNING:Xst:1710 - FF/Latch <Mtrien_MemOut> (without init value) has a constant value of 0 in block <ReadMemControl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <Mtrien_MemOut> of sequential type is unconnected in block <ReadMemControl>.

Optimizing unit <CacheWT> ...

Optimizing unit <ddr2_phy_io> ...

Optimizing unit <Riscv150> ...

Optimizing unit <Memory150> ...
WARNING:Xst:1710 - FF/Latch <cal2_idel_dec_cnt_5> (without init value) has a constant value of 0 in block <ddr2_phy_calib>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cal2_idel_dec_cnt_5> (without init value) has a constant value of 0 in block <ddr2_phy_calib>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mem_arch/dcache/addr_hold_31> (without init value) has a constant value of 0 in block <ml505top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mem_arch/dcache/addr_hold_30> (without init value) has a constant value of 0 in block <ml505top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mem_arch/dcache/addr_hold_29> (without init value) has a constant value of 0 in block <ml505top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mem_arch/dcache/addr_hold_28> (without init value) has a constant value of 0 in block <ml505top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mem_arch/icache/addr_hold_31> (without init value) has a constant value of 0 in block <ml505top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mem_arch/icache/addr_hold_30> (without init value) has a constant value of 0 in block <ml505top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mem_arch/icache/addr_hold_29> (without init value) has a constant value of 0 in block <ml505top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mem_arch/icache/addr_hold_28> (without init value) has a constant value of 0 in block <ml505top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mem_arch/dcache/tag_line_in_temp1_18> (without init value) has a constant value of 0 in block <ml505top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mem_arch/dcache/tag_line_in_temp1_17> (without init value) has a constant value of 0 in block <ml505top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mem_arch/dcache/tag_line_in_temp1_16> (without init value) has a constant value of 0 in block <ml505top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mem_arch/dcache/tag_line_in_temp1_15> (without init value) has a constant value of 0 in block <ml505top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mem_arch/dcache/tag_line_in_temp2_18> (without init value) has a constant value of 0 in block <ml505top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mem_arch/dcache/tag_line_in_temp2_17> (without init value) has a constant value of 0 in block <ml505top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mem_arch/dcache/tag_line_in_temp2_16> (without init value) has a constant value of 0 in block <ml505top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mem_arch/dcache/tag_line_in_temp2_15> (without init value) has a constant value of 0 in block <ml505top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mem_arch/icache/tag_line_in_temp1_18> (without init value) has a constant value of 0 in block <ml505top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mem_arch/icache/tag_line_in_temp1_17> (without init value) has a constant value of 0 in block <ml505top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mem_arch/icache/tag_line_in_temp1_16> (without init value) has a constant value of 0 in block <ml505top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mem_arch/icache/tag_line_in_temp1_15> (without init value) has a constant value of 0 in block <ml505top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mem_arch/icache/tag_line_in_temp2_18> (without init value) has a constant value of 0 in block <ml505top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mem_arch/icache/tag_line_in_temp2_17> (without init value) has a constant value of 0 in block <ml505top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mem_arch/icache/tag_line_in_temp2_16> (without init value) has a constant value of 0 in block <ml505top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mem_arch/icache/tag_line_in_temp2_15> (without init value) has a constant value of 0 in block <ml505top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <CPU/pip2/out2_inst_12> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <CPU/pip2/out2_inst_13> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <CPU/pip2/out2_inst_14> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <CPU/pip2/out2_inst_15> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <CPU/pip2/out2_inst_16> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <CPU/pip2/out2_inst_17> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <CPU/pip2/out2_inst_18> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <CPU/pip2/out2_inst_19> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <CPU/pip2/out2_inst_20> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <CPU/pip2/out2_inst_21> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <CPU/pip2/out2_inst_22> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <CPU/pip2/out2_inst_23> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <CPU/pip2/out2_inst_24> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <CPU/pip2/out2_inst_25> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <CPU/pip2/out2_inst_26> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <CPU/pip2/out2_inst_27> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <CPU/pip2/out2_inst_28> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <CPU/pip2/out2_inst_29> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <CPU/pip2/out2_inst_30> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <CPU/pip2/out2_inst_31> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_6_5> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_6_4> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_6_3> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_6_2> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_6_1> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_6_0> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_5_5> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_5_4> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_5_3> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_5_2> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_5_1> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_5_0> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_7_5> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_7_4> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_7_3> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_7_2> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_7_1> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_7_0> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_4_5> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_4_4> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_4_3> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_4_2> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_4_1> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_4_0> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_3_5> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_3_4> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_3_3> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_3_2> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_3_1> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_3_0> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_1_5> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_1_4> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_1_3> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_1_2> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_1_1> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_1_0> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_0_5> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_0_4> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_0_3> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_0_2> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_0_1> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_0_0> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_2_5> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_2_4> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_2_3> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_2_2> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_2_1> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_2_0> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_7_5> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_7_4> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_7_3> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_7_2> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_7_1> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_7_0> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_6_5> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_6_4> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_6_3> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_6_2> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_6_1> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_6_0> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_4_5> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_4_4> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_4_3> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_4_2> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_4_1> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_4_0> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_5_5> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_5_4> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_5_3> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_5_2> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_5_1> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_5_0> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_3_5> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_3_4> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_3_3> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_3_2> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_3_1> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_3_0> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_2_5> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_2_4> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_2_3> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_2_2> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_2_1> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_2_0> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_1_5> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_1_4> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_1_3> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_1_2> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_1_1> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_1_0> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_0_5> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_0_4> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_0_3> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_0_2> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_0_1> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_0_0> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_63_5> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_63_4> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_63_3> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_63_2> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_63_1> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_63_0> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_62_5> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_62_4> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_62_3> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_62_2> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_62_1> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_62_0> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_61_5> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_61_4> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_61_3> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_61_2> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_61_1> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_61_0> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_59_5> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_59_4> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_59_3> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_59_2> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_59_1> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_59_0> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_58_5> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_58_4> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_58_3> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_58_2> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_58_1> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_58_0> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_60_5> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_60_4> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_60_3> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_60_2> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_60_1> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_60_0> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_57_5> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_57_4> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_57_3> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_57_2> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_57_1> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_57_0> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_56_5> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_56_4> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_56_3> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_56_2> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_56_1> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_56_0> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_54_5> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_54_4> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_54_3> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_54_2> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_54_1> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_54_0> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_53_5> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_53_4> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_53_3> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_53_2> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_53_1> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_53_0> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_55_5> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_55_4> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_55_3> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_55_2> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_55_1> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_55_0> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_52_5> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_52_4> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_52_3> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_52_2> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_52_1> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_52_0> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_51_5> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_51_4> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_51_3> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_51_2> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_51_1> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_51_0> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_49_5> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_49_4> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_49_3> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_49_2> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_49_1> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_49_0> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_48_5> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_48_4> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_48_3> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_48_2> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_48_1> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_48_0> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_50_5> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_50_4> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_50_3> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_50_2> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_50_1> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_50_0> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_47_5> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_47_4> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_47_3> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_47_2> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_47_1> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_47_0> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_46_5> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_46_4> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_46_3> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_46_2> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_46_1> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_46_0> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_44_5> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_44_4> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_44_3> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_44_2> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_44_1> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_44_0> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_45_5> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_45_4> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_45_3> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_45_2> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_45_1> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_45_0> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_43_5> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_43_4> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_43_3> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_43_2> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_43_1> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_43_0> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_42_5> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_42_4> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_42_3> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_42_2> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_42_1> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_42_0> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_40_5> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_40_4> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_40_3> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_40_2> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_40_1> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_40_0> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_39_5> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_39_4> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_39_3> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_39_2> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_39_1> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_39_0> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_41_5> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_41_4> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_41_3> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_41_2> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_41_1> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_41_0> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_38_5> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_38_4> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_38_3> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_38_2> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_38_1> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_38_0> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_37_5> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_37_4> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_37_3> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_37_2> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_37_1> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_37_0> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_35_5> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_35_4> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_35_3> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_35_2> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_35_1> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_35_0> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_34_5> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_34_4> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_34_3> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_34_2> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_34_1> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_34_0> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_36_5> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_36_4> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_36_3> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_36_2> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_36_1> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_36_0> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_33_5> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_33_4> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_33_3> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_33_2> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_33_1> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_33_0> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_32_5> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_32_4> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_32_3> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_32_2> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_32_1> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_32_0> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_30_5> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_30_4> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_30_3> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_30_2> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_30_1> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_30_0> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_29_5> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_29_4> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_29_3> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_29_2> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_29_1> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_29_0> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_31_5> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_31_4> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_31_3> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_31_2> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_31_1> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_31_0> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_28_5> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_28_4> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_28_3> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_28_2> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_28_1> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_28_0> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_27_5> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_27_4> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_27_3> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_27_2> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_27_1> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_27_0> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_26_5> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_26_4> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_26_3> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_26_2> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_26_1> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_26_0> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_25_5> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_25_4> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_25_3> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_25_2> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_25_1> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_25_0> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_24_5> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_24_4> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_24_3> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_24_2> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_24_1> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_24_0> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_23_5> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_23_4> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_23_3> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_23_2> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_23_1> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_23_0> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_20_5> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_20_4> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_20_3> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_20_2> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_20_1> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_20_0> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_21_5> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_21_4> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_21_3> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_21_2> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_21_1> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_21_0> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_22_5> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_22_4> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_22_3> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_22_2> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_22_1> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_22_0> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_19_5> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_19_4> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_19_3> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_19_2> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_19_1> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_19_0> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_18_5> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_18_4> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_18_3> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_18_2> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_18_1> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_18_0> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_16_5> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_16_4> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_16_3> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_16_2> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_16_1> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_16_0> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_15_5> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_15_4> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_15_3> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_15_2> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_15_1> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_15_0> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_17_5> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_17_4> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_17_3> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_17_2> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_17_1> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_17_0> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_14_5> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_14_4> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_14_3> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_14_2> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_14_1> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_14_0> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_13_5> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_13_4> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_13_3> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_13_2> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_13_1> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_13_0> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_11_5> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_11_4> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_11_3> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_11_2> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_11_1> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_11_0> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_10_5> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_10_4> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_10_3> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_10_2> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_10_1> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_10_0> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_12_5> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_12_4> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_12_3> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_12_2> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_12_1> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_12_0> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_9_5> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_9_4> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_9_3> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_9_2> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_9_1> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_9_0> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_8_5> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_8_4> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_8_3> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_8_2> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_8_1> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_8_0> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_6_5> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_6_4> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_6_3> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_6_2> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_6_1> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_6_0> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_7_5> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_7_4> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_7_3> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_7_2> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_7_1> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_7_0> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_5_5> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_5_4> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_5_3> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_5_2> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_5_1> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_5_0> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_4_5> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_4_4> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_4_3> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_4_2> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_4_1> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_4_0> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_2_5> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_2_4> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_2_3> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_2_2> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_2_1> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_2_0> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_1_5> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_1_4> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_1_3> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_1_2> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_1_1> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_1_0> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_3_5> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_3_4> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_3_3> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_3_2> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_3_1> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_3_0> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_0_5> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_0_4> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_0_3> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_0_2> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_0_1> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_0_0> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_err_2_1> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dec> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_err_2_0> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_err_2> of sequential type is unconnected in block <ml505top>.
WARNING:Xst:2677 - Node <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_err_3> of sequential type is unconnected in block <ml505top>.

Mapping all equations...
WARNING:Xst:2170 - Unit ml505top : the following signal(s) form a combinatorial loop: CPU/alu/N15.
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_0> in Unit <ml505top> is equivalent to the following FF/Latch, which will be removed : <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_0> 
INFO:Xst:2261 - The FF/Latch <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r_0> in Unit <ml505top> is equivalent to the following FF/Latch, which will be removed : <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_1> 
INFO:Xst:2261 - The FF/Latch <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_1> in Unit <ml505top> is equivalent to the following FF/Latch, which will be removed : <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_8> 
INFO:Xst:2261 - The FF/Latch <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r_1> in Unit <ml505top> is equivalent to the following FF/Latch, which will be removed : <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_9> 
INFO:Xst:2261 - The FF/Latch <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_r_0> in Unit <ml505top> is equivalent to the following FF/Latch, which will be removed : <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_0> 
INFO:Xst:2261 - The FF/Latch <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_bit1_r_0> in Unit <ml505top> is equivalent to the following FF/Latch, which will be removed : <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_1> 
INFO:Xst:2261 - The FF/Latch <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_r_1> in Unit <ml505top> is equivalent to the following FF/Latch, which will be removed : <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_8> 
INFO:Xst:2261 - The FF/Latch <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_bit1_r_1> in Unit <ml505top> is equivalent to the following FF/Latch, which will be removed : <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_9> 
INFO:Xst:2261 - The FF/Latch <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_r_2> in Unit <ml505top> is equivalent to the following FF/Latch, which will be removed : <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_16> 
INFO:Xst:2261 - The FF/Latch <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_bit1_r_2> in Unit <ml505top> is equivalent to the following FF/Latch, which will be removed : <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_17> 
INFO:Xst:2261 - The FF/Latch <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_r_3> in Unit <ml505top> is equivalent to the following FF/Latch, which will be removed : <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_24> 
INFO:Xst:2261 - The FF/Latch <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_bit1_r_3> in Unit <ml505top> is equivalent to the following FF/Latch, which will be removed : <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_25> 
INFO:Xst:2261 - The FF/Latch <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_r_4> in Unit <ml505top> is equivalent to the following FF/Latch, which will be removed : <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_32> 
INFO:Xst:2261 - The FF/Latch <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_bit1_r_4> in Unit <ml505top> is equivalent to the following FF/Latch, which will be removed : <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_33> 
INFO:Xst:2261 - The FF/Latch <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_r_5> in Unit <ml505top> is equivalent to the following FF/Latch, which will be removed : <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_40> 
INFO:Xst:2261 - The FF/Latch <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_bit1_r_5> in Unit <ml505top> is equivalent to the following FF/Latch, which will be removed : <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_41> 
INFO:Xst:2261 - The FF/Latch <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_r_6> in Unit <ml505top> is equivalent to the following FF/Latch, which will be removed : <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_48> 
INFO:Xst:2261 - The FF/Latch <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_bit1_r_6> in Unit <ml505top> is equivalent to the following FF/Latch, which will be removed : <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_49> 
INFO:Xst:2261 - The FF/Latch <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_r_7> in Unit <ml505top> is equivalent to the following FF/Latch, which will be removed : <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_56> 
INFO:Xst:2261 - The FF/Latch <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_bit1_r_7> in Unit <ml505top> is equivalent to the following FF/Latch, which will be removed : <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_57> 
INFO:Xst:2261 - The FF/Latch <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_2> in Unit <ml505top> is equivalent to the following FF/Latch, which will be removed : <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_16> 
INFO:Xst:2261 - The FF/Latch <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r_2> in Unit <ml505top> is equivalent to the following FF/Latch, which will be removed : <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_17> 
INFO:Xst:2261 - The FF/Latch <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_3> in Unit <ml505top> is equivalent to the following FF/Latch, which will be removed : <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_24> 
INFO:Xst:2261 - The FF/Latch <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r_3> in Unit <ml505top> is equivalent to the following FF/Latch, which will be removed : <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_25> 
INFO:Xst:2261 - The FF/Latch <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_4> in Unit <ml505top> is equivalent to the following FF/Latch, which will be removed : <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_32> 
INFO:Xst:2261 - The FF/Latch <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r_4> in Unit <ml505top> is equivalent to the following FF/Latch, which will be removed : <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_33> 
INFO:Xst:2261 - The FF/Latch <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_5> in Unit <ml505top> is equivalent to the following FF/Latch, which will be removed : <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_40> 
INFO:Xst:2261 - The FF/Latch <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r_5> in Unit <ml505top> is equivalent to the following FF/Latch, which will be removed : <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_41> 
INFO:Xst:2261 - The FF/Latch <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_6> in Unit <ml505top> is equivalent to the following FF/Latch, which will be removed : <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_48> 
INFO:Xst:2261 - The FF/Latch <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r_6> in Unit <ml505top> is equivalent to the following FF/Latch, which will be removed : <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_49> 
INFO:Xst:2261 - The FF/Latch <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_7> in Unit <ml505top> is equivalent to the following FF/Latch, which will be removed : <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_56> 
INFO:Xst:2261 - The FF/Latch <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r_7> in Unit <ml505top> is equivalent to the following FF/Latch, which will be removed : <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_57> 
INFO:Xst:2261 - The FF/Latch <CPU/pip1/out_inst_11> in Unit <ml505top> is equivalent to the following FF/Latch, which will be removed : <CPU/pip1/out_wa_4> 
INFO:Xst:2261 - The FF/Latch <CPU/pip1/out_inst_10> in Unit <ml505top> is equivalent to the following FF/Latch, which will be removed : <CPU/pip1/out_wa_3> 
INFO:Xst:2261 - The FF/Latch <CPU/pip1/out_inst_9> in Unit <ml505top> is equivalent to the following FF/Latch, which will be removed : <CPU/pip1/out_wa_2> 
INFO:Xst:2261 - The FF/Latch <CPU/pip1/out_inst_8> in Unit <ml505top> is equivalent to the following FF/Latch, which will be removed : <CPU/pip1/out_wa_1> 
INFO:Xst:2261 - The FF/Latch <CPU/pip1/out_inst_7> in Unit <ml505top> is equivalent to the following FF/Latch, which will be removed : <CPU/pip1/out_wa_0> 
INFO:Xst:2261 - The FF/Latch <CPU/pip1/out_inst_14> in Unit <ml505top> is equivalent to the following FF/Latch, which will be removed : <CPU/pip1/out_size_2> 
INFO:Xst:2261 - The FF/Latch <CPU/pip1/out_inst_13> in Unit <ml505top> is equivalent to the following FF/Latch, which will be removed : <CPU/pip1/out_size_1> 
INFO:Xst:2261 - The FF/Latch <CPU/pip1/out_inst_12> in Unit <ml505top> is equivalent to the following FF/Latch, which will be removed : <CPU/pip1/out_size_0> 
INFO:Xst:2261 - The FF/Latch <CPU/pip2/out2_inst_11> in Unit <ml505top> is equivalent to the following FF/Latch, which will be removed : <CPU/pip2/out2_wa_4> 
INFO:Xst:2261 - The FF/Latch <CPU/pip2/out2_inst_10> in Unit <ml505top> is equivalent to the following FF/Latch, which will be removed : <CPU/pip2/out2_wa_3> 
INFO:Xst:2261 - The FF/Latch <CPU/pip2/out2_inst_9> in Unit <ml505top> is equivalent to the following FF/Latch, which will be removed : <CPU/pip2/out2_wa_2> 
INFO:Xst:2261 - The FF/Latch <CPU/pip2/out2_inst_8> in Unit <ml505top> is equivalent to the following FF/Latch, which will be removed : <CPU/pip2/out2_wa_1> 
INFO:Xst:2261 - The FF/Latch <CPU/pip2/out2_inst_7> in Unit <ml505top> is equivalent to the following FF/Latch, which will be removed : <CPU/pip2/out2_wa_0> 
Found area constraint ratio of 100 (+ 5) on block ml505top, actual ratio is 14.
INFO:Xst:2260 - The FF/Latch <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[7].u_iob_dm/u_dm_ce> in Unit <ml505top> is equivalent to the following 7 FFs/Latches : <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[6].u_iob_dm/u_dm_ce> <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[5].u_iob_dm/u_dm_ce> <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[4].u_iob_dm/u_dm_ce> <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[3].u_iob_dm/u_dm_ce> <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[2].u_iob_dm/u_dm_ce> <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[1].u_iob_dm/u_dm_ce> <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[0].u_iob_dm/u_dm_ce> 
FlipFlop CPU/pip2/out2_inst_10 has been replicated 1 time(s)
FlipFlop CPU/pip2/out2_inst_11 has been replicated 1 time(s)
FlipFlop CPU/pip2/out2_inst_8 has been replicated 1 time(s)
FlipFlop CPU/pip2/out2_inst_9 has been replicated 1 time(s)
FlipFlop CPU/pip2/out2_memOrReg has been replicated 1 time(s)
FlipFlop mem_arch/ddr2/u_ddr2_infrastructure/rst0_sync_r_24 has been replicated 1 time(s)
FlipFlop mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r_24 has been replicated 6 time(s)
FlipFlop mem_arch/ddr2/u_ddr2_infrastructure/rstdiv0_sync_r_10 has been replicated 4 time(s)
FlipFlop mem_arch/ddr2/u_ddr2_infrastructure/rstdiv0_sync_r_11 has been replicated 40 time(s)
FlipFlop mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rst_r1 has been replicated 2 time(s)

Final Macro Processing ...

Processing Unit <ml505top> :
	Found 4-bit shift register for signal <reset_r_3>.
	Found 2-bit shift register for signal <CPU/uart/uareceive/RXShift_8>.
	Found 2-bit shift register for signal <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_fall_q1_bit1_r>.
	Found 15-bit shift register for signal <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/calib_start_shift0_r_15>.
	Found 15-bit shift register for signal <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/calib_start_shift1_r_15>.
	Found 15-bit shift register for signal <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/calib_start_shift3_r_15>.
	Found 16-bit shift register for signal <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/calib_start_2>.
	Found 3-bit shift register for signal <mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done>.
	Found 10-bit shift register for signal <mem_arch/ddr2/u_ddr2_infrastructure/rstdiv0_sync_r_9>.
	Found 24-bit shift register for signal <mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r_23>.
INFO:Xst:741 - HDL ADVISOR - A 25-bit shift register was found for signal <mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_24> and currently occupies 25 logic cells (12 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
Unit <ml505top> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 4651
 Flip-Flops                                            : 4651
# Shift Registers                                      : 10
 10-bit shift register                                 : 1
 15-bit shift register                                 : 3
 16-bit shift register                                 : 1
 2-bit shift register                                  : 2
 24-bit shift register                                 : 1
 3-bit shift register                                  : 1
 4-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : ml505top.ngr
Top Level Output File Name         : ml505top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 126

Cell Usage :
# BELS                             : 7637
#      GND                         : 1
#      INV                         : 98
#      LUT1                        : 164
#      LUT2                        : 295
#      LUT3                        : 448
#      LUT4                        : 447
#      LUT5                        : 2094
#      LUT6                        : 3243
#      MUXCY                       : 347
#      MUXF7                       : 233
#      VCC                         : 1
#      XORCY                       : 266
# FlipFlops/Latches                : 5075
#      FD                          : 649
#      FD_1                        : 4
#      FDCPE                       : 21
#      FDCPE_1                     : 8
#      FDE                         : 1331
#      FDP                         : 112
#      FDPE                        : 34
#      FDR                         : 418
#      FDR_1                       : 3
#      FDRE                        : 1296
#      FDRS                        : 97
#      FDRSE                       : 403
#      FDRSE_1                     : 136
#      FDS                         : 158
#      FDS_1                       : 3
#      FDSE                        : 22
#      IDDR_2CLK                   : 64
#      LD                          : 36
#      LD_1                        : 32
#      LDCP                        : 32
#      LDCPE                       : 68
#      LDCPE_1                     : 2
#      ODDR                        : 146
# Shift Registers                  : 27
#      SRLC16E                     : 9
#      SRLC32E                     : 18
# Clock Buffers                    : 9
#      BUFG                        : 9
# IO Buffers                       : 115
#      IBUF                        : 2
#      IBUFG                       : 1
#      IOBUF                       : 64
#      IOBUFDS                     : 8
#      OBUF                        : 38
#      OBUFDS                      : 2
# Others                           : 105
#      bios_mem                    : 1
#      BUFIO                       : 8
#      cache_data_blk_ram          : 4
#      cache_tag_blk_ram           : 4
#      FIFO36_72_EXP               : 2
#      FIFO36_EXP                  : 1
#      IDELAYCTRL                  : 1
#      IODELAY                     : 80
#      mig_af                      : 1
#      mig_rdf                     : 1
#      mig_wdf                     : 1
#      PLL_ADV                     : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 5vlx110tff1136-1 


Slice Logic Utilization: 
 Number of Slice Registers:            5075  out of  69120     7%  
 Number of Slice LUTs:                 6816  out of  69120     9%  
    Number used as Logic:              6789  out of  69120     9%  
    Number used as Memory:               27  out of  17920     0%  
       Number used as SRL:               27

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   9148
   Number with an unused Flip Flop:    4073  out of   9148    44%  
   Number with an unused LUT:          2332  out of   9148    25%  
   Number of fully used LUT-FF pairs:  2743  out of   9148    29%  
   Number of unique control sets:       475

IO Utilization: 
 Number of IOs:                         126
 Number of bonded IOBs:                 125  out of    640    19%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                9  out of     32    28%  
 Number of PLL_ADVs:                      1  out of      6    16%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                                                                                                                                                                                            | Clock buffer(FF name)                                                                                         | Load  |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------+
cpu_clk                                                                                                                                                                                                 | BUFG                                                                                                          | 2413  |
CPU/readmemcontrol/Mtrien_MemOut_not00011(CPU/readmemcontrol/Mtrien_MemOut_not0001:O)                                                                                                                   | BUFG(*)(CPU/readmemcontrol/Mtridata_MemOut_0)                                                                 | 32    |
CPU/myreaderforuart/InstrNumber1(CPU/myreaderforuart/InstrNumber2:O)                                                                                                                                    | BUFG(*)(CPU/myreaderforuart/UARTOut_0)                                                                        | 32    |
CPU/controller/ALUop_not0001(CPU/controller/ALUop_not0001:O)                                                                                                                                            | NONE(*)(CPU/controller/ALUop_0)                                                                               | 4     |
CPU/temp_cmp_eq00001(CPU/temp_cmp_eq00001:O)                                                                                                                                                            | BUFG(*)(CPU/temp_31)                                                                                          | 32    |
clk90                                                                                                                                                                                                   | BUFG                                                                                                          | 345   |
clk0                                                                                                                                                                                                    | BUFG                                                                                                          | 1080  |
clkdiv0                                                                                                                                                                                                 | BUFG                                                                                                          | 1002  |
mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/dqs_ibuf(mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/gen_dqs_iob_ddr2.u_iobuf_dqs:O)| IODELAY+BUFIO(*)(mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce)| 1     |
mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/dqs_ibuf(mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/gen_dqs_iob_ddr2.u_iobuf_dqs:O)| IODELAY+BUFIO(*)(mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce)| 1     |
mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/dqs_ibuf(mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/gen_dqs_iob_ddr2.u_iobuf_dqs:O)| IODELAY+BUFIO(*)(mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce)| 1     |
mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/dqs_ibuf(mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/gen_dqs_iob_ddr2.u_iobuf_dqs:O)| IODELAY+BUFIO(*)(mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce)| 1     |
mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/dqs_ibuf(mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/gen_dqs_iob_ddr2.u_iobuf_dqs:O)| IODELAY+BUFIO(*)(mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce)| 1     |
mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/dqs_ibuf(mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/gen_dqs_iob_ddr2.u_iobuf_dqs:O)| IODELAY+BUFIO(*)(mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce)| 1     |
mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/dqs_ibuf(mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/gen_dqs_iob_ddr2.u_iobuf_dqs:O)| IODELAY+BUFIO(*)(mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce)| 1     |
mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/dqs_ibuf(mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/gen_dqs_iob_ddr2.u_iobuf_dqs:O)| IODELAY+BUFIO(*)(mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce)| 1     |
mem_arch/icache/leastUsed                                                                                                                                                                               | NONE(mem_arch/icache/WritingTargetCache)                                                                      | 1     |
mem_arch/icache/read_miss2(mem_arch/icache/read_miss21:O)                                                                                                                                               | NONE(*)(mem_arch/icache/tag_line_in_temp2_0)                                                                  | 17    |
mem_arch/icache/read_miss1(mem_arch/icache/read_miss11:O)                                                                                                                                               | NONE(*)(mem_arch/icache/tag_line_in_temp1_0)                                                                  | 17    |
mem_arch/dcache/leastUsed                                                                                                                                                                               | NONE(mem_arch/dcache/WritingTargetCache)                                                                      | 1     |
mem_arch/dcache/read_miss2(mem_arch/dcache/read_miss21:O)                                                                                                                                               | NONE(*)(mem_arch/dcache/tag_line_in_temp2_0)                                                                  | 17    |
mem_arch/dcache/read_miss1(mem_arch/dcache/read_miss11:O)                                                                                                                                               | NONE(*)(mem_arch/dcache/tag_line_in_temp1_0)                                                                  | 17    |
clk200                                                                                                                                                                                                  | BUFG                                                                                                          | 25    |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------+
(*) These 16 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                      | Buffer(FF name)                                                                                      | Load  |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+-------+
mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp(mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp1:O)                                                                                                         | NONE(mem_arch/ddr2/u_ddr2_infrastructure/rst0_sync_r_0)                                              | 113   |
GPIO_LED_3_OBUF(XST_GND:G)                                                                                                                                                                          | NONE(mem_arch/dcache/tag_line_in_temp1_19)                                                           | 48    |
mem_arch/ddr2/u_ddr2_infrastructure/locked_inv(mem_arch/ddr2/u_ddr2_infrastructure/locked_inv1_INV_0:O)                                                                                             | NONE(mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_0)                                            | 25    |
N1(XST_VCC:P)                                                                                                                                                                                       | NONE(mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_addr_fifo/u_af)                         | 10    |
mem_arch/ddr2/u_ddr2_infrastructure/rst0_sync_r_24_1(mem_arch/ddr2/u_ddr2_infrastructure/rst0_sync_r_24_1:Q)                                                                                        | NONE(mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_tri_state_dqs)| 8     |
mem_arch/ddr2/u_ddr2_infrastructure/rst0_sync_r_24(mem_arch/ddr2/u_ddr2_infrastructure/rst0_sync_r_24:Q)                                                                                            | NONE(mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_cke[0].u_ff_cke)             | 6     |
mem_arch/dcache/tag_line_in_temp1_20__and0001(mem_arch/dcache/tag_line_in_temp1_mux0000<20>1:O)                                                                                                     | NONE(mem_arch/dcache/tag_line_in_temp1_20)                                                           | 2     |
mem_arch/icache/tag_line_in_temp1_20__and0001(mem_arch/icache/tag_line_in_temp1_mux0000<20>1:O)                                                                                                     | NONE(mem_arch/icache/tag_line_in_temp1_20)                                                           | 2     |
CPU/myreaderforuart/UARTOut_0__and0000(CPU/myreaderforuart/UARTOut_0__and00001:O)                                                                                                                   | NONE(CPU/myreaderforuart/UARTOut_0)                                                                  | 1     |
CPU/myreaderforuart/UARTOut_0__or0000(CPU/myreaderforuart/UARTOut_0__or00001:O)                                                                                                                     | NONE(CPU/myreaderforuart/UARTOut_0)                                                                  | 1     |
CPU/myreaderforuart/UARTOut_10__and0000(CPU/myreaderforuart/UARTOut_10__and00001:O)                                                                                                                 | NONE(CPU/myreaderforuart/UARTOut_10)                                                                 | 1     |
CPU/myreaderforuart/UARTOut_10__or0000(CPU/myreaderforuart/UARTOut_10__or00001:O)                                                                                                                   | NONE(CPU/myreaderforuart/UARTOut_10)                                                                 | 1     |
CPU/myreaderforuart/UARTOut_11__and0000(CPU/myreaderforuart/UARTOut_11__and00001:O)                                                                                                                 | NONE(CPU/myreaderforuart/UARTOut_11)                                                                 | 1     |
CPU/myreaderforuart/UARTOut_11__or0000(CPU/myreaderforuart/UARTOut_11__or00001:O)                                                                                                                   | NONE(CPU/myreaderforuart/UARTOut_11)                                                                 | 1     |
CPU/myreaderforuart/UARTOut_12__and0000(CPU/myreaderforuart/UARTOut_12__and00001:O)                                                                                                                 | NONE(CPU/myreaderforuart/UARTOut_12)                                                                 | 1     |
CPU/myreaderforuart/UARTOut_12__or0000(CPU/myreaderforuart/UARTOut_12__or00001:O)                                                                                                                   | NONE(CPU/myreaderforuart/UARTOut_12)                                                                 | 1     |
CPU/myreaderforuart/UARTOut_13__and0000(CPU/myreaderforuart/UARTOut_13__and00001:O)                                                                                                                 | NONE(CPU/myreaderforuart/UARTOut_13)                                                                 | 1     |
CPU/myreaderforuart/UARTOut_13__or0000(CPU/myreaderforuart/UARTOut_13__or00001:O)                                                                                                                   | NONE(CPU/myreaderforuart/UARTOut_13)                                                                 | 1     |
CPU/myreaderforuart/UARTOut_14__and0000(CPU/myreaderforuart/UARTOut_14__and00001:O)                                                                                                                 | NONE(CPU/myreaderforuart/UARTOut_14)                                                                 | 1     |
CPU/myreaderforuart/UARTOut_14__or0000(CPU/myreaderforuart/UARTOut_14__or00001:O)                                                                                                                   | NONE(CPU/myreaderforuart/UARTOut_14)                                                                 | 1     |
CPU/myreaderforuart/UARTOut_15__and0000(CPU/myreaderforuart/UARTOut_15__and00001:O)                                                                                                                 | NONE(CPU/myreaderforuart/UARTOut_15)                                                                 | 1     |
CPU/myreaderforuart/UARTOut_15__or0000(CPU/myreaderforuart/UARTOut_15__or00001:O)                                                                                                                   | NONE(CPU/myreaderforuart/UARTOut_15)                                                                 | 1     |
CPU/myreaderforuart/UARTOut_16__and0000(CPU/myreaderforuart/UARTOut_16__and00001:O)                                                                                                                 | NONE(CPU/myreaderforuart/UARTOut_16)                                                                 | 1     |
CPU/myreaderforuart/UARTOut_16__or0000(CPU/myreaderforuart/UARTOut_16__or00001:O)                                                                                                                   | NONE(CPU/myreaderforuart/UARTOut_16)                                                                 | 1     |
CPU/myreaderforuart/UARTOut_17__and0000(CPU/myreaderforuart/UARTOut_17__and00001:O)                                                                                                                 | NONE(CPU/myreaderforuart/UARTOut_17)                                                                 | 1     |
CPU/myreaderforuart/UARTOut_17__or0000(CPU/myreaderforuart/UARTOut_17__or00001:O)                                                                                                                   | NONE(CPU/myreaderforuart/UARTOut_17)                                                                 | 1     |
CPU/myreaderforuart/UARTOut_18__and0000(CPU/myreaderforuart/UARTOut_18__and00001:O)                                                                                                                 | NONE(CPU/myreaderforuart/UARTOut_18)                                                                 | 1     |
CPU/myreaderforuart/UARTOut_18__or0000(CPU/myreaderforuart/UARTOut_18__or00001:O)                                                                                                                   | NONE(CPU/myreaderforuart/UARTOut_18)                                                                 | 1     |
CPU/myreaderforuart/UARTOut_19__and0000(CPU/myreaderforuart/UARTOut_19__and00001:O)                                                                                                                 | NONE(CPU/myreaderforuart/UARTOut_19)                                                                 | 1     |
CPU/myreaderforuart/UARTOut_19__or0000(CPU/myreaderforuart/UARTOut_19__or00001:O)                                                                                                                   | NONE(CPU/myreaderforuart/UARTOut_19)                                                                 | 1     |
CPU/myreaderforuart/UARTOut_1__and0000(CPU/myreaderforuart/UARTOut_1__and00001:O)                                                                                                                   | NONE(CPU/myreaderforuart/UARTOut_1)                                                                  | 1     |
CPU/myreaderforuart/UARTOut_1__or0000(CPU/myreaderforuart/UARTOut_1__or00001:O)                                                                                                                     | NONE(CPU/myreaderforuart/UARTOut_1)                                                                  | 1     |
CPU/myreaderforuart/UARTOut_20__and0000(CPU/myreaderforuart/UARTOut_20__and00001:O)                                                                                                                 | NONE(CPU/myreaderforuart/UARTOut_20)                                                                 | 1     |
CPU/myreaderforuart/UARTOut_20__or0000(CPU/myreaderforuart/UARTOut_20__or00001:O)                                                                                                                   | NONE(CPU/myreaderforuart/UARTOut_20)                                                                 | 1     |
CPU/myreaderforuart/UARTOut_21__and0000(CPU/myreaderforuart/UARTOut_21__and00001:O)                                                                                                                 | NONE(CPU/myreaderforuart/UARTOut_21)                                                                 | 1     |
CPU/myreaderforuart/UARTOut_21__or0000(CPU/myreaderforuart/UARTOut_21__or00001:O)                                                                                                                   | NONE(CPU/myreaderforuart/UARTOut_21)                                                                 | 1     |
CPU/myreaderforuart/UARTOut_22__and0000(CPU/myreaderforuart/UARTOut_22__and00001:O)                                                                                                                 | NONE(CPU/myreaderforuart/UARTOut_22)                                                                 | 1     |
CPU/myreaderforuart/UARTOut_22__or0000(CPU/myreaderforuart/UARTOut_22__or00001:O)                                                                                                                   | NONE(CPU/myreaderforuart/UARTOut_22)                                                                 | 1     |
CPU/myreaderforuart/UARTOut_23__and0000(CPU/myreaderforuart/UARTOut_23__and00001:O)                                                                                                                 | NONE(CPU/myreaderforuart/UARTOut_23)                                                                 | 1     |
CPU/myreaderforuart/UARTOut_23__or0000(CPU/myreaderforuart/UARTOut_23__or00001:O)                                                                                                                   | NONE(CPU/myreaderforuart/UARTOut_23)                                                                 | 1     |
CPU/myreaderforuart/UARTOut_24__and0000(CPU/myreaderforuart/UARTOut_24__and00001:O)                                                                                                                 | NONE(CPU/myreaderforuart/UARTOut_24)                                                                 | 1     |
CPU/myreaderforuart/UARTOut_24__or0000(CPU/myreaderforuart/UARTOut_24__or00001:O)                                                                                                                   | NONE(CPU/myreaderforuart/UARTOut_24)                                                                 | 1     |
CPU/myreaderforuart/UARTOut_25__and0000(CPU/myreaderforuart/UARTOut_25__and00001:O)                                                                                                                 | NONE(CPU/myreaderforuart/UARTOut_25)                                                                 | 1     |
CPU/myreaderforuart/UARTOut_25__or0000(CPU/myreaderforuart/UARTOut_25__or00001:O)                                                                                                                   | NONE(CPU/myreaderforuart/UARTOut_25)                                                                 | 1     |
CPU/myreaderforuart/UARTOut_26__and0000(CPU/myreaderforuart/UARTOut_26__and00001:O)                                                                                                                 | NONE(CPU/myreaderforuart/UARTOut_26)                                                                 | 1     |
CPU/myreaderforuart/UARTOut_26__or0000(CPU/myreaderforuart/UARTOut_26__or00001:O)                                                                                                                   | NONE(CPU/myreaderforuart/UARTOut_26)                                                                 | 1     |
CPU/myreaderforuart/UARTOut_27__and0000(CPU/myreaderforuart/UARTOut_27__and00001:O)                                                                                                                 | NONE(CPU/myreaderforuart/UARTOut_27)                                                                 | 1     |
CPU/myreaderforuart/UARTOut_27__or0000(CPU/myreaderforuart/UARTOut_27__or00001:O)                                                                                                                   | NONE(CPU/myreaderforuart/UARTOut_27)                                                                 | 1     |
CPU/myreaderforuart/UARTOut_28__and0000(CPU/myreaderforuart/UARTOut_28__and00001:O)                                                                                                                 | NONE(CPU/myreaderforuart/UARTOut_28)                                                                 | 1     |
CPU/myreaderforuart/UARTOut_28__or0000(CPU/myreaderforuart/UARTOut_28__or00001:O)                                                                                                                   | NONE(CPU/myreaderforuart/UARTOut_28)                                                                 | 1     |
CPU/myreaderforuart/UARTOut_29__and0000(CPU/myreaderforuart/UARTOut_29__and00001:O)                                                                                                                 | NONE(CPU/myreaderforuart/UARTOut_29)                                                                 | 1     |
CPU/myreaderforuart/UARTOut_29__or0000(CPU/myreaderforuart/UARTOut_29__or00001:O)                                                                                                                   | NONE(CPU/myreaderforuart/UARTOut_29)                                                                 | 1     |
CPU/myreaderforuart/UARTOut_2__and0000(CPU/myreaderforuart/UARTOut_2__and00001:O)                                                                                                                   | NONE(CPU/myreaderforuart/UARTOut_2)                                                                  | 1     |
CPU/myreaderforuart/UARTOut_2__or0000(CPU/myreaderforuart/UARTOut_2__or00001:O)                                                                                                                     | NONE(CPU/myreaderforuart/UARTOut_2)                                                                  | 1     |
CPU/myreaderforuart/UARTOut_30__and0000(CPU/myreaderforuart/UARTOut_30__and00001:O)                                                                                                                 | NONE(CPU/myreaderforuart/UARTOut_30)                                                                 | 1     |
CPU/myreaderforuart/UARTOut_30__or0000(CPU/myreaderforuart/UARTOut_30__or00001:O)                                                                                                                   | NONE(CPU/myreaderforuart/UARTOut_30)                                                                 | 1     |
CPU/myreaderforuart/UARTOut_31__and0000(CPU/myreaderforuart/UARTOut_31__and00001:O)                                                                                                                 | NONE(CPU/myreaderforuart/UARTOut_31)                                                                 | 1     |
CPU/myreaderforuart/UARTOut_31__or0000(CPU/myreaderforuart/UARTOut_31__or00001:O)                                                                                                                   | NONE(CPU/myreaderforuart/UARTOut_31)                                                                 | 1     |
CPU/myreaderforuart/UARTOut_3__and0000(CPU/myreaderforuart/UARTOut_3__and00001:O)                                                                                                                   | NONE(CPU/myreaderforuart/UARTOut_3)                                                                  | 1     |
CPU/myreaderforuart/UARTOut_3__or0000(CPU/myreaderforuart/UARTOut_3__or00001:O)                                                                                                                     | NONE(CPU/myreaderforuart/UARTOut_3)                                                                  | 1     |
CPU/myreaderforuart/UARTOut_4__and0000(CPU/myreaderforuart/UARTOut_4__and00001:O)                                                                                                                   | NONE(CPU/myreaderforuart/UARTOut_4)                                                                  | 1     |
CPU/myreaderforuart/UARTOut_4__or0000(CPU/myreaderforuart/UARTOut_4__or00001:O)                                                                                                                     | NONE(CPU/myreaderforuart/UARTOut_4)                                                                  | 1     |
CPU/myreaderforuart/UARTOut_5__and0000(CPU/myreaderforuart/UARTOut_5__and00001:O)                                                                                                                   | NONE(CPU/myreaderforuart/UARTOut_5)                                                                  | 1     |
CPU/myreaderforuart/UARTOut_5__or0000(CPU/myreaderforuart/UARTOut_5__or00001:O)                                                                                                                     | NONE(CPU/myreaderforuart/UARTOut_5)                                                                  | 1     |
CPU/myreaderforuart/UARTOut_6__and0000(CPU/myreaderforuart/UARTOut_6__and00001:O)                                                                                                                   | NONE(CPU/myreaderforuart/UARTOut_6)                                                                  | 1     |
CPU/myreaderforuart/UARTOut_6__or0000(CPU/myreaderforuart/UARTOut_6__or00001:O)                                                                                                                     | NONE(CPU/myreaderforuart/UARTOut_6)                                                                  | 1     |
CPU/myreaderforuart/UARTOut_7__and0000(CPU/myreaderforuart/UARTOut_7__and00001:O)                                                                                                                   | NONE(CPU/myreaderforuart/UARTOut_7)                                                                  | 1     |
CPU/myreaderforuart/UARTOut_7__or0000(CPU/myreaderforuart/UARTOut_7__or00001:O)                                                                                                                     | NONE(CPU/myreaderforuart/UARTOut_7)                                                                  | 1     |
CPU/myreaderforuart/UARTOut_8__and0000(CPU/myreaderforuart/UARTOut_8__and00001:O)                                                                                                                   | NONE(CPU/myreaderforuart/UARTOut_8)                                                                  | 1     |
CPU/myreaderforuart/UARTOut_8__or0000(CPU/myreaderforuart/UARTOut_8__or00001:O)                                                                                                                     | NONE(CPU/myreaderforuart/UARTOut_8)                                                                  | 1     |
CPU/myreaderforuart/UARTOut_9__and0000(CPU/myreaderforuart/UARTOut_9__and00001:O)                                                                                                                   | NONE(CPU/myreaderforuart/UARTOut_9)                                                                  | 1     |
CPU/myreaderforuart/UARTOut_9__or0000(CPU/myreaderforuart/UARTOut_9__or00001:O)                                                                                                                     | NONE(CPU/myreaderforuart/UARTOut_9)                                                                  | 1     |
mem_arch/dcache/WritingTargetCache_or0000(mem_arch/dcache/WritingTargetCache_or00001:O)                                                                                                             | NONE(mem_arch/dcache/WritingTargetCache)                                                             | 1     |
mem_arch/dcache/WritingTargetCache_or0001(mem_arch/dcache/WritingTargetCache_or00011:O)                                                                                                             | NONE(mem_arch/dcache/WritingTargetCache)                                                             | 1     |
mem_arch/dcache/tag_line_in_temp1_0__and0000(mem_arch/dcache/tag_line_in_temp1_0__and00001:O)                                                                                                       | NONE(mem_arch/dcache/tag_line_in_temp1_0)                                                            | 1     |
mem_arch/dcache/tag_line_in_temp1_0__and0001(mem_arch/dcache/tag_line_in_temp1_0__and00011:O)                                                                                                       | NONE(mem_arch/dcache/tag_line_in_temp1_0)                                                            | 1     |
mem_arch/dcache/tag_line_in_temp1_10__and0000(mem_arch/dcache/tag_line_in_temp1_10__and00001:O)                                                                                                     | NONE(mem_arch/dcache/tag_line_in_temp1_10)                                                           | 1     |
mem_arch/dcache/tag_line_in_temp1_10__and0001(mem_arch/dcache/tag_line_in_temp1_10__and00011:O)                                                                                                     | NONE(mem_arch/dcache/tag_line_in_temp1_10)                                                           | 1     |
mem_arch/dcache/tag_line_in_temp1_11__and0000(mem_arch/dcache/tag_line_in_temp1_11__and00001:O)                                                                                                     | NONE(mem_arch/dcache/tag_line_in_temp1_11)                                                           | 1     |
mem_arch/dcache/tag_line_in_temp1_11__and0001(mem_arch/dcache/tag_line_in_temp1_11__and00011:O)                                                                                                     | NONE(mem_arch/dcache/tag_line_in_temp1_11)                                                           | 1     |
mem_arch/dcache/tag_line_in_temp1_12__and0000(mem_arch/dcache/tag_line_in_temp1_12__and00001:O)                                                                                                     | NONE(mem_arch/dcache/tag_line_in_temp1_12)                                                           | 1     |
mem_arch/dcache/tag_line_in_temp1_12__and0001(mem_arch/dcache/tag_line_in_temp1_12__and00011:O)                                                                                                     | NONE(mem_arch/dcache/tag_line_in_temp1_12)                                                           | 1     |
mem_arch/dcache/tag_line_in_temp1_13__and0000(mem_arch/dcache/tag_line_in_temp1_13__and00001:O)                                                                                                     | NONE(mem_arch/dcache/tag_line_in_temp1_13)                                                           | 1     |
mem_arch/dcache/tag_line_in_temp1_13__and0001(mem_arch/dcache/tag_line_in_temp1_13__and00011:O)                                                                                                     | NONE(mem_arch/dcache/tag_line_in_temp1_13)                                                           | 1     |
mem_arch/dcache/tag_line_in_temp1_14__and0000(mem_arch/dcache/tag_line_in_temp1_14__and00001:O)                                                                                                     | NONE(mem_arch/dcache/tag_line_in_temp1_14)                                                           | 1     |
mem_arch/dcache/tag_line_in_temp1_14__and0001(mem_arch/dcache/tag_line_in_temp1_14__and00011:O)                                                                                                     | NONE(mem_arch/dcache/tag_line_in_temp1_14)                                                           | 1     |
mem_arch/dcache/tag_line_in_temp1_19__and0001(mem_arch/dcache/tag_line_in_temp1_19__and00011:O)                                                                                                     | NONE(mem_arch/dcache/tag_line_in_temp1_19)                                                           | 1     |
mem_arch/dcache/tag_line_in_temp1_1__and0000(mem_arch/dcache/tag_line_in_temp1_1__and00001:O)                                                                                                       | NONE(mem_arch/dcache/tag_line_in_temp1_1)                                                            | 1     |
mem_arch/dcache/tag_line_in_temp1_1__and0001(mem_arch/dcache/tag_line_in_temp1_1__and00011:O)                                                                                                       | NONE(mem_arch/dcache/tag_line_in_temp1_1)                                                            | 1     |
mem_arch/dcache/tag_line_in_temp1_20__and0000(mem_arch/dcache/tag_line_in_temp1_20__and00001:O)                                                                                                     | NONE(mem_arch/dcache/tag_line_in_temp1_20)                                                           | 1     |
mem_arch/dcache/tag_line_in_temp1_2__and0000(mem_arch/dcache/tag_line_in_temp1_2__and00001:O)                                                                                                       | NONE(mem_arch/dcache/tag_line_in_temp1_2)                                                            | 1     |
mem_arch/dcache/tag_line_in_temp1_2__and0001(mem_arch/dcache/tag_line_in_temp1_2__and00011:O)                                                                                                       | NONE(mem_arch/dcache/tag_line_in_temp1_2)                                                            | 1     |
mem_arch/dcache/tag_line_in_temp1_3__and0000(mem_arch/dcache/tag_line_in_temp1_3__and00001:O)                                                                                                       | NONE(mem_arch/dcache/tag_line_in_temp1_3)                                                            | 1     |
mem_arch/dcache/tag_line_in_temp1_3__and0001(mem_arch/dcache/tag_line_in_temp1_3__and00011:O)                                                                                                       | NONE(mem_arch/dcache/tag_line_in_temp1_3)                                                            | 1     |
mem_arch/dcache/tag_line_in_temp1_4__and0000(mem_arch/dcache/tag_line_in_temp1_4__and00001:O)                                                                                                       | NONE(mem_arch/dcache/tag_line_in_temp1_4)                                                            | 1     |
mem_arch/dcache/tag_line_in_temp1_4__and0001(mem_arch/dcache/tag_line_in_temp1_4__and00011:O)                                                                                                       | NONE(mem_arch/dcache/tag_line_in_temp1_4)                                                            | 1     |
mem_arch/dcache/tag_line_in_temp1_5__and0000(mem_arch/dcache/tag_line_in_temp1_5__and00001:O)                                                                                                       | NONE(mem_arch/dcache/tag_line_in_temp1_5)                                                            | 1     |
mem_arch/dcache/tag_line_in_temp1_5__and0001(mem_arch/dcache/tag_line_in_temp1_5__and00011:O)                                                                                                       | NONE(mem_arch/dcache/tag_line_in_temp1_5)                                                            | 1     |
mem_arch/dcache/tag_line_in_temp1_6__and0000(mem_arch/dcache/tag_line_in_temp1_6__and00001:O)                                                                                                       | NONE(mem_arch/dcache/tag_line_in_temp1_6)                                                            | 1     |
mem_arch/dcache/tag_line_in_temp1_6__and0001(mem_arch/dcache/tag_line_in_temp1_6__and00011:O)                                                                                                       | NONE(mem_arch/dcache/tag_line_in_temp1_6)                                                            | 1     |
mem_arch/dcache/tag_line_in_temp1_7__and0000(mem_arch/dcache/tag_line_in_temp1_7__and00001:O)                                                                                                       | NONE(mem_arch/dcache/tag_line_in_temp1_7)                                                            | 1     |
mem_arch/dcache/tag_line_in_temp1_7__and0001(mem_arch/dcache/tag_line_in_temp1_7__and00011:O)                                                                                                       | NONE(mem_arch/dcache/tag_line_in_temp1_7)                                                            | 1     |
mem_arch/dcache/tag_line_in_temp1_8__and0000(mem_arch/dcache/tag_line_in_temp1_8__and00001:O)                                                                                                       | NONE(mem_arch/dcache/tag_line_in_temp1_8)                                                            | 1     |
mem_arch/dcache/tag_line_in_temp1_8__and0001(mem_arch/dcache/tag_line_in_temp1_8__and00011:O)                                                                                                       | NONE(mem_arch/dcache/tag_line_in_temp1_8)                                                            | 1     |
mem_arch/dcache/tag_line_in_temp1_9__and0000(mem_arch/dcache/tag_line_in_temp1_9__and00001:O)                                                                                                       | NONE(mem_arch/dcache/tag_line_in_temp1_9)                                                            | 1     |
mem_arch/dcache/tag_line_in_temp1_9__and0001(mem_arch/dcache/tag_line_in_temp1_9__and00011:O)                                                                                                       | NONE(mem_arch/dcache/tag_line_in_temp1_9)                                                            | 1     |
mem_arch/dcache/tag_line_in_temp2_0__and0000(mem_arch/dcache/tag_line_in_temp2_0__and00001:O)                                                                                                       | NONE(mem_arch/dcache/tag_line_in_temp2_0)                                                            | 1     |
mem_arch/dcache/tag_line_in_temp2_0__and0001(mem_arch/dcache/tag_line_in_temp2_0__and00011:O)                                                                                                       | NONE(mem_arch/dcache/tag_line_in_temp2_0)                                                            | 1     |
mem_arch/dcache/tag_line_in_temp2_10__and0000(mem_arch/dcache/tag_line_in_temp2_10__and00001:O)                                                                                                     | NONE(mem_arch/dcache/tag_line_in_temp2_10)                                                           | 1     |
mem_arch/dcache/tag_line_in_temp2_10__and0001(mem_arch/dcache/tag_line_in_temp2_10__and00011:O)                                                                                                     | NONE(mem_arch/dcache/tag_line_in_temp2_10)                                                           | 1     |
mem_arch/dcache/tag_line_in_temp2_11__and0000(mem_arch/dcache/tag_line_in_temp2_11__and00001:O)                                                                                                     | NONE(mem_arch/dcache/tag_line_in_temp2_11)                                                           | 1     |
mem_arch/dcache/tag_line_in_temp2_11__and0001(mem_arch/dcache/tag_line_in_temp2_11__and00011:O)                                                                                                     | NONE(mem_arch/dcache/tag_line_in_temp2_11)                                                           | 1     |
mem_arch/dcache/tag_line_in_temp2_12__and0000(mem_arch/dcache/tag_line_in_temp2_12__and00001:O)                                                                                                     | NONE(mem_arch/dcache/tag_line_in_temp2_12)                                                           | 1     |
mem_arch/dcache/tag_line_in_temp2_12__and0001(mem_arch/dcache/tag_line_in_temp2_12__and00011:O)                                                                                                     | NONE(mem_arch/dcache/tag_line_in_temp2_12)                                                           | 1     |
mem_arch/dcache/tag_line_in_temp2_13__and0000(mem_arch/dcache/tag_line_in_temp2_13__and00001:O)                                                                                                     | NONE(mem_arch/dcache/tag_line_in_temp2_13)                                                           | 1     |
mem_arch/dcache/tag_line_in_temp2_13__and0001(mem_arch/dcache/tag_line_in_temp2_13__and00011:O)                                                                                                     | NONE(mem_arch/dcache/tag_line_in_temp2_13)                                                           | 1     |
mem_arch/dcache/tag_line_in_temp2_14__and0000(mem_arch/dcache/tag_line_in_temp2_14__and00001:O)                                                                                                     | NONE(mem_arch/dcache/tag_line_in_temp2_14)                                                           | 1     |
mem_arch/dcache/tag_line_in_temp2_14__and0001(mem_arch/dcache/tag_line_in_temp2_14__and00011:O)                                                                                                     | NONE(mem_arch/dcache/tag_line_in_temp2_14)                                                           | 1     |
mem_arch/dcache/tag_line_in_temp2_19__and0001(mem_arch/dcache/tag_line_in_temp2_19__and00011:O)                                                                                                     | NONE(mem_arch/dcache/tag_line_in_temp2_19)                                                           | 1     |
mem_arch/dcache/tag_line_in_temp2_1__and0000(mem_arch/dcache/tag_line_in_temp2_1__and00001:O)                                                                                                       | NONE(mem_arch/dcache/tag_line_in_temp2_1)                                                            | 1     |
mem_arch/dcache/tag_line_in_temp2_1__and0001(mem_arch/dcache/tag_line_in_temp2_1__and00011:O)                                                                                                       | NONE(mem_arch/dcache/tag_line_in_temp2_1)                                                            | 1     |
mem_arch/dcache/tag_line_in_temp2_20__and0000(mem_arch/dcache/tag_line_in_temp2_20__and00001:O)                                                                                                     | NONE(mem_arch/dcache/tag_line_in_temp2_20)                                                           | 1     |
mem_arch/dcache/tag_line_in_temp2_2__and0000(mem_arch/dcache/tag_line_in_temp2_2__and00001:O)                                                                                                       | NONE(mem_arch/dcache/tag_line_in_temp2_2)                                                            | 1     |
mem_arch/dcache/tag_line_in_temp2_2__and0001(mem_arch/dcache/tag_line_in_temp2_2__and00011:O)                                                                                                       | NONE(mem_arch/dcache/tag_line_in_temp2_2)                                                            | 1     |
mem_arch/dcache/tag_line_in_temp2_3__and0000(mem_arch/dcache/tag_line_in_temp2_3__and00001:O)                                                                                                       | NONE(mem_arch/dcache/tag_line_in_temp2_3)                                                            | 1     |
mem_arch/dcache/tag_line_in_temp2_3__and0001(mem_arch/dcache/tag_line_in_temp2_3__and00011:O)                                                                                                       | NONE(mem_arch/dcache/tag_line_in_temp2_3)                                                            | 1     |
mem_arch/dcache/tag_line_in_temp2_4__and0000(mem_arch/dcache/tag_line_in_temp2_4__and00001:O)                                                                                                       | NONE(mem_arch/dcache/tag_line_in_temp2_4)                                                            | 1     |
mem_arch/dcache/tag_line_in_temp2_4__and0001(mem_arch/dcache/tag_line_in_temp2_4__and00011:O)                                                                                                       | NONE(mem_arch/dcache/tag_line_in_temp2_4)                                                            | 1     |
mem_arch/dcache/tag_line_in_temp2_5__and0000(mem_arch/dcache/tag_line_in_temp2_5__and00001:O)                                                                                                       | NONE(mem_arch/dcache/tag_line_in_temp2_5)                                                            | 1     |
mem_arch/dcache/tag_line_in_temp2_5__and0001(mem_arch/dcache/tag_line_in_temp2_5__and00011:O)                                                                                                       | NONE(mem_arch/dcache/tag_line_in_temp2_5)                                                            | 1     |
mem_arch/dcache/tag_line_in_temp2_6__and0000(mem_arch/dcache/tag_line_in_temp2_6__and00001:O)                                                                                                       | NONE(mem_arch/dcache/tag_line_in_temp2_6)                                                            | 1     |
mem_arch/dcache/tag_line_in_temp2_6__and0001(mem_arch/dcache/tag_line_in_temp2_6__and00011:O)                                                                                                       | NONE(mem_arch/dcache/tag_line_in_temp2_6)                                                            | 1     |
mem_arch/dcache/tag_line_in_temp2_7__and0000(mem_arch/dcache/tag_line_in_temp2_7__and00001:O)                                                                                                       | NONE(mem_arch/dcache/tag_line_in_temp2_7)                                                            | 1     |
mem_arch/dcache/tag_line_in_temp2_7__and0001(mem_arch/dcache/tag_line_in_temp2_7__and00011:O)                                                                                                       | NONE(mem_arch/dcache/tag_line_in_temp2_7)                                                            | 1     |
mem_arch/dcache/tag_line_in_temp2_8__and0000(mem_arch/dcache/tag_line_in_temp2_8__and00001:O)                                                                                                       | NONE(mem_arch/dcache/tag_line_in_temp2_8)                                                            | 1     |
mem_arch/dcache/tag_line_in_temp2_8__and0001(mem_arch/dcache/tag_line_in_temp2_8__and00011:O)                                                                                                       | NONE(mem_arch/dcache/tag_line_in_temp2_8)                                                            | 1     |
mem_arch/dcache/tag_line_in_temp2_9__and0000(mem_arch/dcache/tag_line_in_temp2_9__and00001:O)                                                                                                       | NONE(mem_arch/dcache/tag_line_in_temp2_9)                                                            | 1     |
mem_arch/dcache/tag_line_in_temp2_9__and0001(mem_arch/dcache/tag_line_in_temp2_9__and00011:O)                                                                                                       | NONE(mem_arch/dcache/tag_line_in_temp2_9)                                                            | 1     |
mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/en_dqs_sync(mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iodelay_dq_ce:DATAOUT)| NONE(mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce)   | 1     |
mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/en_dqs_sync(mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce:DATAOUT)| NONE(mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce)   | 1     |
mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/en_dqs_sync(mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce:DATAOUT)| NONE(mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce)   | 1     |
mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/en_dqs_sync(mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce:DATAOUT)| NONE(mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce)   | 1     |
mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/en_dqs_sync(mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iodelay_dq_ce:DATAOUT)| NONE(mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce)   | 1     |
mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/en_dqs_sync(mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iodelay_dq_ce:DATAOUT)| NONE(mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce)   | 1     |
mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/en_dqs_sync(mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iodelay_dq_ce:DATAOUT)| NONE(mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce)   | 1     |
mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/en_dqs_sync(mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iodelay_dq_ce:DATAOUT)| NONE(mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce)   | 1     |
mem_arch/icache/WritingTargetCache_or0000(mem_arch/icache/WritingTargetCache_or00001:O)                                                                                                             | NONE(mem_arch/icache/WritingTargetCache)                                                             | 1     |
mem_arch/icache/WritingTargetCache_or0001(mem_arch/icache/WritingTargetCache_or00011:O)                                                                                                             | NONE(mem_arch/icache/WritingTargetCache)                                                             | 1     |
mem_arch/icache/tag_line_in_temp1_0__and0000(mem_arch/icache/tag_line_in_temp1_0__and00001:O)                                                                                                       | NONE(mem_arch/icache/tag_line_in_temp1_0)                                                            | 1     |
mem_arch/icache/tag_line_in_temp1_0__and0001(mem_arch/icache/tag_line_in_temp1_0__and00011:O)                                                                                                       | NONE(mem_arch/icache/tag_line_in_temp1_0)                                                            | 1     |
mem_arch/icache/tag_line_in_temp1_10__and0000(mem_arch/icache/tag_line_in_temp1_10__and00001:O)                                                                                                     | NONE(mem_arch/icache/tag_line_in_temp1_10)                                                           | 1     |
mem_arch/icache/tag_line_in_temp1_10__and0001(mem_arch/icache/tag_line_in_temp1_10__and00011:O)                                                                                                     | NONE(mem_arch/icache/tag_line_in_temp1_10)                                                           | 1     |
mem_arch/icache/tag_line_in_temp1_11__and0000(mem_arch/icache/tag_line_in_temp1_11__and00001:O)                                                                                                     | NONE(mem_arch/icache/tag_line_in_temp1_11)                                                           | 1     |
mem_arch/icache/tag_line_in_temp1_11__and0001(mem_arch/icache/tag_line_in_temp1_11__and00011:O)                                                                                                     | NONE(mem_arch/icache/tag_line_in_temp1_11)                                                           | 1     |
mem_arch/icache/tag_line_in_temp1_12__and0000(mem_arch/icache/tag_line_in_temp1_12__and00001:O)                                                                                                     | NONE(mem_arch/icache/tag_line_in_temp1_12)                                                           | 1     |
mem_arch/icache/tag_line_in_temp1_12__and0001(mem_arch/icache/tag_line_in_temp1_12__and00011:O)                                                                                                     | NONE(mem_arch/icache/tag_line_in_temp1_12)                                                           | 1     |
mem_arch/icache/tag_line_in_temp1_13__and0000(mem_arch/icache/tag_line_in_temp1_13__and00001:O)                                                                                                     | NONE(mem_arch/icache/tag_line_in_temp1_13)                                                           | 1     |
mem_arch/icache/tag_line_in_temp1_13__and0001(mem_arch/icache/tag_line_in_temp1_13__and00011:O)                                                                                                     | NONE(mem_arch/icache/tag_line_in_temp1_13)                                                           | 1     |
mem_arch/icache/tag_line_in_temp1_14__and0000(mem_arch/icache/tag_line_in_temp1_14__and00001:O)                                                                                                     | NONE(mem_arch/icache/tag_line_in_temp1_14)                                                           | 1     |
mem_arch/icache/tag_line_in_temp1_14__and0001(mem_arch/icache/tag_line_in_temp1_14__and00011:O)                                                                                                     | NONE(mem_arch/icache/tag_line_in_temp1_14)                                                           | 1     |
mem_arch/icache/tag_line_in_temp1_19__and0001(mem_arch/icache/tag_line_in_temp1_19__and00011:O)                                                                                                     | NONE(mem_arch/icache/tag_line_in_temp1_19)                                                           | 1     |
mem_arch/icache/tag_line_in_temp1_1__and0000(mem_arch/icache/tag_line_in_temp1_1__and00001:O)                                                                                                       | NONE(mem_arch/icache/tag_line_in_temp1_1)                                                            | 1     |
mem_arch/icache/tag_line_in_temp1_1__and0001(mem_arch/icache/tag_line_in_temp1_1__and00011:O)                                                                                                       | NONE(mem_arch/icache/tag_line_in_temp1_1)                                                            | 1     |
mem_arch/icache/tag_line_in_temp1_20__and0000(mem_arch/icache/tag_line_in_temp1_20__and00001:O)                                                                                                     | NONE(mem_arch/icache/tag_line_in_temp1_20)                                                           | 1     |
mem_arch/icache/tag_line_in_temp1_2__and0000(mem_arch/icache/tag_line_in_temp1_2__and00001:O)                                                                                                       | NONE(mem_arch/icache/tag_line_in_temp1_2)                                                            | 1     |
mem_arch/icache/tag_line_in_temp1_2__and0001(mem_arch/icache/tag_line_in_temp1_2__and00011:O)                                                                                                       | NONE(mem_arch/icache/tag_line_in_temp1_2)                                                            | 1     |
mem_arch/icache/tag_line_in_temp1_3__and0000(mem_arch/icache/tag_line_in_temp1_3__and00001:O)                                                                                                       | NONE(mem_arch/icache/tag_line_in_temp1_3)                                                            | 1     |
mem_arch/icache/tag_line_in_temp1_3__and0001(mem_arch/icache/tag_line_in_temp1_3__and00011:O)                                                                                                       | NONE(mem_arch/icache/tag_line_in_temp1_3)                                                            | 1     |
mem_arch/icache/tag_line_in_temp1_4__and0000(mem_arch/icache/tag_line_in_temp1_4__and00001:O)                                                                                                       | NONE(mem_arch/icache/tag_line_in_temp1_4)                                                            | 1     |
mem_arch/icache/tag_line_in_temp1_4__and0001(mem_arch/icache/tag_line_in_temp1_4__and00011:O)                                                                                                       | NONE(mem_arch/icache/tag_line_in_temp1_4)                                                            | 1     |
mem_arch/icache/tag_line_in_temp1_5__and0000(mem_arch/icache/tag_line_in_temp1_5__and00001:O)                                                                                                       | NONE(mem_arch/icache/tag_line_in_temp1_5)                                                            | 1     |
mem_arch/icache/tag_line_in_temp1_5__and0001(mem_arch/icache/tag_line_in_temp1_5__and00011:O)                                                                                                       | NONE(mem_arch/icache/tag_line_in_temp1_5)                                                            | 1     |
mem_arch/icache/tag_line_in_temp1_6__and0000(mem_arch/icache/tag_line_in_temp1_6__and00001:O)                                                                                                       | NONE(mem_arch/icache/tag_line_in_temp1_6)                                                            | 1     |
mem_arch/icache/tag_line_in_temp1_6__and0001(mem_arch/icache/tag_line_in_temp1_6__and00011:O)                                                                                                       | NONE(mem_arch/icache/tag_line_in_temp1_6)                                                            | 1     |
mem_arch/icache/tag_line_in_temp1_7__and0000(mem_arch/icache/tag_line_in_temp1_7__and00001:O)                                                                                                       | NONE(mem_arch/icache/tag_line_in_temp1_7)                                                            | 1     |
mem_arch/icache/tag_line_in_temp1_7__and0001(mem_arch/icache/tag_line_in_temp1_7__and00011:O)                                                                                                       | NONE(mem_arch/icache/tag_line_in_temp1_7)                                                            | 1     |
mem_arch/icache/tag_line_in_temp1_8__and0000(mem_arch/icache/tag_line_in_temp1_8__and00001:O)                                                                                                       | NONE(mem_arch/icache/tag_line_in_temp1_8)                                                            | 1     |
mem_arch/icache/tag_line_in_temp1_8__and0001(mem_arch/icache/tag_line_in_temp1_8__and00011:O)                                                                                                       | NONE(mem_arch/icache/tag_line_in_temp1_8)                                                            | 1     |
mem_arch/icache/tag_line_in_temp1_9__and0000(mem_arch/icache/tag_line_in_temp1_9__and00001:O)                                                                                                       | NONE(mem_arch/icache/tag_line_in_temp1_9)                                                            | 1     |
mem_arch/icache/tag_line_in_temp1_9__and0001(mem_arch/icache/tag_line_in_temp1_9__and00011:O)                                                                                                       | NONE(mem_arch/icache/tag_line_in_temp1_9)                                                            | 1     |
mem_arch/icache/tag_line_in_temp2_0__and0000(mem_arch/icache/tag_line_in_temp2_0__and00001:O)                                                                                                       | NONE(mem_arch/icache/tag_line_in_temp2_0)                                                            | 1     |
mem_arch/icache/tag_line_in_temp2_0__and0001(mem_arch/icache/tag_line_in_temp2_0__and00011:O)                                                                                                       | NONE(mem_arch/icache/tag_line_in_temp2_0)                                                            | 1     |
mem_arch/icache/tag_line_in_temp2_10__and0000(mem_arch/icache/tag_line_in_temp2_10__and00001:O)                                                                                                     | NONE(mem_arch/icache/tag_line_in_temp2_10)                                                           | 1     |
mem_arch/icache/tag_line_in_temp2_10__and0001(mem_arch/icache/tag_line_in_temp2_10__and00011:O)                                                                                                     | NONE(mem_arch/icache/tag_line_in_temp2_10)                                                           | 1     |
mem_arch/icache/tag_line_in_temp2_11__and0000(mem_arch/icache/tag_line_in_temp2_11__and00001:O)                                                                                                     | NONE(mem_arch/icache/tag_line_in_temp2_11)                                                           | 1     |
mem_arch/icache/tag_line_in_temp2_11__and0001(mem_arch/icache/tag_line_in_temp2_11__and00011:O)                                                                                                     | NONE(mem_arch/icache/tag_line_in_temp2_11)                                                           | 1     |
mem_arch/icache/tag_line_in_temp2_12__and0000(mem_arch/icache/tag_line_in_temp2_12__and00001:O)                                                                                                     | NONE(mem_arch/icache/tag_line_in_temp2_12)                                                           | 1     |
mem_arch/icache/tag_line_in_temp2_12__and0001(mem_arch/icache/tag_line_in_temp2_12__and00011:O)                                                                                                     | NONE(mem_arch/icache/tag_line_in_temp2_12)                                                           | 1     |
mem_arch/icache/tag_line_in_temp2_13__and0000(mem_arch/icache/tag_line_in_temp2_13__and00001:O)                                                                                                     | NONE(mem_arch/icache/tag_line_in_temp2_13)                                                           | 1     |
mem_arch/icache/tag_line_in_temp2_13__and0001(mem_arch/icache/tag_line_in_temp2_13__and00011:O)                                                                                                     | NONE(mem_arch/icache/tag_line_in_temp2_13)                                                           | 1     |
mem_arch/icache/tag_line_in_temp2_14__and0000(mem_arch/icache/tag_line_in_temp2_14__and00001:O)                                                                                                     | NONE(mem_arch/icache/tag_line_in_temp2_14)                                                           | 1     |
mem_arch/icache/tag_line_in_temp2_14__and0001(mem_arch/icache/tag_line_in_temp2_14__and00011:O)                                                                                                     | NONE(mem_arch/icache/tag_line_in_temp2_14)                                                           | 1     |
mem_arch/icache/tag_line_in_temp2_19__and0001(mem_arch/icache/tag_line_in_temp2_19__and00011:O)                                                                                                     | NONE(mem_arch/icache/tag_line_in_temp2_19)                                                           | 1     |
mem_arch/icache/tag_line_in_temp2_1__and0000(mem_arch/icache/tag_line_in_temp2_1__and00001:O)                                                                                                       | NONE(mem_arch/icache/tag_line_in_temp2_1)                                                            | 1     |
mem_arch/icache/tag_line_in_temp2_1__and0001(mem_arch/icache/tag_line_in_temp2_1__and00011:O)                                                                                                       | NONE(mem_arch/icache/tag_line_in_temp2_1)                                                            | 1     |
mem_arch/icache/tag_line_in_temp2_20__and0000(mem_arch/icache/tag_line_in_temp2_20__and00001:O)                                                                                                     | NONE(mem_arch/icache/tag_line_in_temp2_20)                                                           | 1     |
mem_arch/icache/tag_line_in_temp2_2__and0000(mem_arch/icache/tag_line_in_temp2_2__and00001:O)                                                                                                       | NONE(mem_arch/icache/tag_line_in_temp2_2)                                                            | 1     |
mem_arch/icache/tag_line_in_temp2_2__and0001(mem_arch/icache/tag_line_in_temp2_2__and00011:O)                                                                                                       | NONE(mem_arch/icache/tag_line_in_temp2_2)                                                            | 1     |
mem_arch/icache/tag_line_in_temp2_3__and0000(mem_arch/icache/tag_line_in_temp2_3__and00001:O)                                                                                                       | NONE(mem_arch/icache/tag_line_in_temp2_3)                                                            | 1     |
mem_arch/icache/tag_line_in_temp2_3__and0001(mem_arch/icache/tag_line_in_temp2_3__and00011:O)                                                                                                       | NONE(mem_arch/icache/tag_line_in_temp2_3)                                                            | 1     |
mem_arch/icache/tag_line_in_temp2_4__and0000(mem_arch/icache/tag_line_in_temp2_4__and00001:O)                                                                                                       | NONE(mem_arch/icache/tag_line_in_temp2_4)                                                            | 1     |
mem_arch/icache/tag_line_in_temp2_4__and0001(mem_arch/icache/tag_line_in_temp2_4__and00011:O)                                                                                                       | NONE(mem_arch/icache/tag_line_in_temp2_4)                                                            | 1     |
mem_arch/icache/tag_line_in_temp2_5__and0000(mem_arch/icache/tag_line_in_temp2_5__and00001:O)                                                                                                       | NONE(mem_arch/icache/tag_line_in_temp2_5)                                                            | 1     |
mem_arch/icache/tag_line_in_temp2_5__and0001(mem_arch/icache/tag_line_in_temp2_5__and00011:O)                                                                                                       | NONE(mem_arch/icache/tag_line_in_temp2_5)                                                            | 1     |
mem_arch/icache/tag_line_in_temp2_6__and0000(mem_arch/icache/tag_line_in_temp2_6__and00001:O)                                                                                                       | NONE(mem_arch/icache/tag_line_in_temp2_6)                                                            | 1     |
mem_arch/icache/tag_line_in_temp2_6__and0001(mem_arch/icache/tag_line_in_temp2_6__and00011:O)                                                                                                       | NONE(mem_arch/icache/tag_line_in_temp2_6)                                                            | 1     |
mem_arch/icache/tag_line_in_temp2_7__and0000(mem_arch/icache/tag_line_in_temp2_7__and00001:O)                                                                                                       | NONE(mem_arch/icache/tag_line_in_temp2_7)                                                            | 1     |
mem_arch/icache/tag_line_in_temp2_7__and0001(mem_arch/icache/tag_line_in_temp2_7__and00011:O)                                                                                                       | NONE(mem_arch/icache/tag_line_in_temp2_7)                                                            | 1     |
mem_arch/icache/tag_line_in_temp2_8__and0000(mem_arch/icache/tag_line_in_temp2_8__and00001:O)                                                                                                       | NONE(mem_arch/icache/tag_line_in_temp2_8)                                                            | 1     |
mem_arch/icache/tag_line_in_temp2_8__and0001(mem_arch/icache/tag_line_in_temp2_8__and00011:O)                                                                                                       | NONE(mem_arch/icache/tag_line_in_temp2_8)                                                            | 1     |
mem_arch/icache/tag_line_in_temp2_9__and0000(mem_arch/icache/tag_line_in_temp2_9__and00001:O)                                                                                                       | NONE(mem_arch/icache/tag_line_in_temp2_9)                                                            | 1     |
mem_arch/icache/tag_line_in_temp2_9__and0001(mem_arch/icache/tag_line_in_temp2_9__and00011:O)                                                                                                       | NONE(mem_arch/icache/tag_line_in_temp2_9)                                                            | 1     |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 12.244ns (Maximum Frequency: 81.671MHz)
   Minimum input arrival time before clock: 9.733ns
   Maximum output required time after clock: 9.760ns
   Maximum combinational path delay: 9.346ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'cpu_clk'
  Clock period: 12.244ns (frequency: 81.671MHz)
  Total number of paths / destination ports: 637559040 / 5712
-------------------------------------------------------------------------
Delay:               12.244ns (Levels of Logic = 45)
  Source:            CPU/pip1/out_inst_1 (FF)
  Destination:       CPU/P_PC_31 (FF)
  Source Clock:      cpu_clk rising
  Destination Clock: cpu_clk rising

  Data Path: CPU/pip1/out_inst_1 to CPU/P_PC_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              4   0.471   1.085  CPU/pip1/out_inst_1 (CPU/pip1/out_inst_1)
     LUT6:I0->O            1   0.094   0.480  CPU/fwdUnit/r_rs1forward124 (CPU/fwdUnit/r_rs1forward124)
     LUT3:I2->O            5   0.094   0.598  CPU/fwdUnit/r_rs1forward129 (CPU/fwdUnit/r_rs1forward129)
     LUT5:I3->O           72   0.094   0.615  CPU/fwdUnit/r_rs2forward1 (CPU/rs2forward)
     LUT6:I5->O            9   0.094   1.113  CPU/input2<20>1 (CPU/input2<20>)
     LUT6:I0->O            2   0.094   0.794  CPU/alu/Out_or000155 (CPU/alu/Out_or000155)
     LUT6:I2->O           81   0.094   0.712  CPU/alu/Out_or000181 (CPU/alu/Out_or0001)
     LUT2:I0->O           23   0.094   0.597  CPU/alu/Out_shift0001<0>11 (CPU/alu/N15)
     LUT6:I5->O            1   0.094   0.480  CPU/alu/ALUop<3>1282_SW0 (N1077)
     LUT6:I5->O            5   0.094   0.995  CPU/alu/ALUop<3>1282 (CPU/alu_result<20>)
     LUT5:I0->O            1   0.094   0.480  CPU/take_branch198 (CPU/take_branch198)
     LUT6:I5->O           64   0.094   0.613  CPU/take_branch237 (CPU/take_branch237)
     LUT6:I5->O            1   0.094   0.000  CPU/Madd_N_PC_share0000_lut<0> (CPU/Madd_N_PC_share0000_lut<0>)
     MUXCY:S->O            1   0.372   0.000  CPU/Madd_N_PC_share0000_cy<0> (CPU/Madd_N_PC_share0000_cy<0>)
     MUXCY:CI->O           1   0.026   0.000  CPU/Madd_N_PC_share0000_cy<1> (CPU/Madd_N_PC_share0000_cy<1>)
     MUXCY:CI->O           1   0.026   0.000  CPU/Madd_N_PC_share0000_cy<2> (CPU/Madd_N_PC_share0000_cy<2>)
     MUXCY:CI->O           1   0.026   0.000  CPU/Madd_N_PC_share0000_cy<3> (CPU/Madd_N_PC_share0000_cy<3>)
     MUXCY:CI->O           1   0.026   0.000  CPU/Madd_N_PC_share0000_cy<4> (CPU/Madd_N_PC_share0000_cy<4>)
     MUXCY:CI->O           1   0.026   0.000  CPU/Madd_N_PC_share0000_cy<5> (CPU/Madd_N_PC_share0000_cy<5>)
     MUXCY:CI->O           1   0.026   0.000  CPU/Madd_N_PC_share0000_cy<6> (CPU/Madd_N_PC_share0000_cy<6>)
     MUXCY:CI->O           1   0.026   0.000  CPU/Madd_N_PC_share0000_cy<7> (CPU/Madd_N_PC_share0000_cy<7>)
     MUXCY:CI->O           1   0.026   0.000  CPU/Madd_N_PC_share0000_cy<8> (CPU/Madd_N_PC_share0000_cy<8>)
     MUXCY:CI->O           1   0.026   0.000  CPU/Madd_N_PC_share0000_cy<9> (CPU/Madd_N_PC_share0000_cy<9>)
     MUXCY:CI->O           1   0.026   0.000  CPU/Madd_N_PC_share0000_cy<10> (CPU/Madd_N_PC_share0000_cy<10>)
     MUXCY:CI->O           1   0.026   0.000  CPU/Madd_N_PC_share0000_cy<11> (CPU/Madd_N_PC_share0000_cy<11>)
     MUXCY:CI->O           1   0.026   0.000  CPU/Madd_N_PC_share0000_cy<12> (CPU/Madd_N_PC_share0000_cy<12>)
     MUXCY:CI->O           1   0.026   0.000  CPU/Madd_N_PC_share0000_cy<13> (CPU/Madd_N_PC_share0000_cy<13>)
     MUXCY:CI->O           1   0.026   0.000  CPU/Madd_N_PC_share0000_cy<14> (CPU/Madd_N_PC_share0000_cy<14>)
     MUXCY:CI->O           1   0.026   0.000  CPU/Madd_N_PC_share0000_cy<15> (CPU/Madd_N_PC_share0000_cy<15>)
     MUXCY:CI->O           1   0.026   0.000  CPU/Madd_N_PC_share0000_cy<16> (CPU/Madd_N_PC_share0000_cy<16>)
     MUXCY:CI->O           1   0.026   0.000  CPU/Madd_N_PC_share0000_cy<17> (CPU/Madd_N_PC_share0000_cy<17>)
     MUXCY:CI->O           1   0.026   0.000  CPU/Madd_N_PC_share0000_cy<18> (CPU/Madd_N_PC_share0000_cy<18>)
     MUXCY:CI->O           1   0.026   0.000  CPU/Madd_N_PC_share0000_cy<19> (CPU/Madd_N_PC_share0000_cy<19>)
     MUXCY:CI->O           1   0.026   0.000  CPU/Madd_N_PC_share0000_cy<20> (CPU/Madd_N_PC_share0000_cy<20>)
     MUXCY:CI->O           1   0.026   0.000  CPU/Madd_N_PC_share0000_cy<21> (CPU/Madd_N_PC_share0000_cy<21>)
     MUXCY:CI->O           1   0.026   0.000  CPU/Madd_N_PC_share0000_cy<22> (CPU/Madd_N_PC_share0000_cy<22>)
     MUXCY:CI->O           1   0.026   0.000  CPU/Madd_N_PC_share0000_cy<23> (CPU/Madd_N_PC_share0000_cy<23>)
     MUXCY:CI->O           1   0.026   0.000  CPU/Madd_N_PC_share0000_cy<24> (CPU/Madd_N_PC_share0000_cy<24>)
     MUXCY:CI->O           1   0.026   0.000  CPU/Madd_N_PC_share0000_cy<25> (CPU/Madd_N_PC_share0000_cy<25>)
     MUXCY:CI->O           1   0.026   0.000  CPU/Madd_N_PC_share0000_cy<26> (CPU/Madd_N_PC_share0000_cy<26>)
     MUXCY:CI->O           1   0.026   0.000  CPU/Madd_N_PC_share0000_cy<27> (CPU/Madd_N_PC_share0000_cy<27>)
     MUXCY:CI->O           1   0.026   0.000  CPU/Madd_N_PC_share0000_cy<28> (CPU/Madd_N_PC_share0000_cy<28>)
     MUXCY:CI->O           1   0.026   0.000  CPU/Madd_N_PC_share0000_cy<29> (CPU/Madd_N_PC_share0000_cy<29>)
     MUXCY:CI->O           0   0.026   0.000  CPU/Madd_N_PC_share0000_cy<30> (CPU/Madd_N_PC_share0000_cy<30>)
     XORCY:CI->O           1   0.357   0.480  CPU/Madd_N_PC_share0000_xor<31> (CPU/N_PC_share0000<31>)
     LUT6:I5->O            1   0.094   0.000  CPU/N_PC<31>1 (CPU/N_PC<31>)
     FDRE:D                   -0.018          CPU/P_PC_31
    ----------------------------------------
    Total                     12.244ns (3.202ns logic, 9.042ns route)
                                       (26.2% logic, 73.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk90'
  Clock period: 2.762ns (frequency: 362.056MHz)
  Total number of paths / destination ports: 557 / 540
-------------------------------------------------------------------------
Delay:               1.381ns (Levels of Logic = 0)
  Source:            mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dqs_oe_270 (FF)
  Destination:       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_90_r1_1 (FF)
  Source Clock:      clk90 falling
  Destination Clock: clk90 rising

  Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dqs_oe_270 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_90_r1_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS_1:C->Q            2   0.467   0.341  mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dqs_oe_270 (mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dqs_oe_270)
     FDR:R                     0.573          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_90_r1_1
    ----------------------------------------
    Total                      1.381ns (1.040ns logic, 0.341ns route)
                                       (75.3% logic, 24.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clkdiv0'
  Clock period: 5.834ns (frequency: 171.395MHz)
  Total number of paths / destination ports: 11094 / 1714
-------------------------------------------------------------------------
Delay:               5.834ns (Levels of Logic = 5)
  Source:            mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_rd_data_sel_r_4 (FF)
  Destination:       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_ref_req (FF)
  Source Clock:      clkdiv0 rising
  Destination Clock: clkdiv0 rising

  Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_rd_data_sel_r_4 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_ref_req
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.471   1.074  mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_rd_data_sel_r_4 (mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_rd_data_sel_r_4)
     LUT6:I0->O            1   0.094   0.576  mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_or85 (mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_or85)
     LUT6:I4->O            1   0.094   0.710  mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_or190_SW0 (N1443)
     LUT6:I3->O            9   0.094   0.524  mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_or190 (mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_or)
     LUT4:I3->O           33   0.094   1.100  mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/idel_set_wait1 (mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/idel_set_wait)
     LUT6:I1->O            1   0.094   0.336  mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_ref_req_or00001 (mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_ref_req_or0000)
     FDR:R                     0.573          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_ref_req
    ----------------------------------------
    Total                      5.834ns (1.514ns logic, 4.320ns route)
                                       (25.9% logic, 74.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk0'
  Clock period: 4.878ns (frequency: 205.002MHz)
  Total number of paths / destination ports: 3243 / 1026
-------------------------------------------------------------------------
Delay:               4.878ns (Levels of Logic = 6)
  Source:            mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/row_conflict_r_2 (FF)
  Destination:       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4 (FF)
  Source Clock:      clk0 rising
  Destination Clock: clk0 rising

  Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/row_conflict_r_2 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.471   0.789  mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/row_conflict_r_2 (mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/row_conflict_r_2)
     LUT4:I0->O            2   0.094   0.485  mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/conflict_detect_or0000_SW0 (N752)
     LUT6:I5->O            4   0.094   0.989  mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/conflict_detect_or0000 (mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/conflict_detect_or0000)
     LUT5:I0->O            1   0.094   0.710  mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4-In134_SW0 (N1463)
     LUT6:I3->O            1   0.094   0.710  mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4-In134 (mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4-In134)
     LUT6:I3->O            1   0.094   0.000  mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4-In3281_G (N1900)
     MUXF7:I1->O           1   0.254   0.000  mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4-In3281 (mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4-In328)
     FDRS:D                   -0.018          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4
    ----------------------------------------
    Total                      4.878ns (1.195ns logic, 3.683ns route)
                                       (24.5% logic, 75.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk200'
  Clock period: 0.807ns (frequency: 1239.157MHz)
  Total number of paths / destination ports: 24 / 24
-------------------------------------------------------------------------
Delay:               0.807ns (Levels of Logic = 0)
  Source:            mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_0 (FF)
  Destination:       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_1 (FF)
  Source Clock:      clk200 rising
  Destination Clock: clk200 rising

  Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_0 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              1   0.471   0.336  mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_0 (mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_0)
     FDP:D                    -0.018          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_1
    ----------------------------------------
    Total                      0.807ns (0.471ns logic, 0.336ns route)
                                       (58.4% logic, 41.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'cpu_clk'
  Total number of paths / destination ports: 2189559 / 4405
-------------------------------------------------------------------------
Offset:              9.091ns (Levels of Logic = 15)
  Source:            mem_arch/icache/cache_tag2:doutb<0> (PAD)
  Destination:       CPU/pip1/out_rd2_0 (FF)
  Destination Clock: cpu_clk rising

  Data Path: mem_arch/icache/cache_tag2:doutb<0> to CPU/pip1/out_rd2_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    cache_tag_blk_ram:doutb<0>    2   0.000   1.074  mem_arch/icache/cache_tag2 (mem_arch/icache/tag_line_out_padded2<0>)
     LUT6:I0->O            1   0.094   0.000  mem_arch/icache/Mcompar_tag_equal2_lut<0> (mem_arch/icache/Mcompar_tag_equal2_lut<0>)
     MUXCY:S->O            1   0.372   0.000  mem_arch/icache/Mcompar_tag_equal2_cy<0> (mem_arch/icache/Mcompar_tag_equal2_cy<0>)
     MUXCY:CI->O           1   0.026   0.000  mem_arch/icache/Mcompar_tag_equal2_cy<1> (mem_arch/icache/Mcompar_tag_equal2_cy<1>)
     MUXCY:CI->O           1   0.026   0.000  mem_arch/icache/Mcompar_tag_equal2_cy<2> (mem_arch/icache/Mcompar_tag_equal2_cy<2>)
     MUXCY:CI->O           1   0.026   0.000  mem_arch/icache/Mcompar_tag_equal2_cy<3> (mem_arch/icache/Mcompar_tag_equal2_cy<3>)
     MUXCY:CI->O           1   0.026   0.000  mem_arch/icache/Mcompar_tag_equal2_cy<4> (mem_arch/icache/Mcompar_tag_equal2_cy<4>)
     MUXCY:CI->O           1   0.026   0.000  mem_arch/icache/Mcompar_tag_equal2_cy<5> (mem_arch/icache/Mcompar_tag_equal2_cy<5>)
     MUXCY:CI->O          41   0.254   1.102  mem_arch/icache/Mcompar_tag_equal2_cy<6> (mem_arch/icache/tag_equal2)
     LUT6:I1->O          256   0.094   0.958  mem_arch/icache/data<0>41 (mem_arch/icache/N8)
     LUT6:I2->O            1   0.094   0.973  CPU/i_doutb<23>172 (CPU/i_doutb<23>172)
     LUT6:I1->O            1   0.094   0.480  CPU/i_doutb<23>297 (CPU/i_doutb<23>297)
     LUT5:I4->O           66   0.094   1.107  CPU/i_doutb<23>334 (CPU/i_doutb<23>)
     LUT6:I1->O            1   0.094   0.973  CPU/fwd2/r_rs2forward138 (CPU/fwd2/r_rs2forward138)
     LUT5:I0->O           32   0.094   0.916  CPU/fwd2/r_rs2forward154 (CPU/forwarding2)
     LUT6:I2->O            1   0.094   0.000  CPU/pip1/out_rd2_mux0000<9>1 (CPU/pip1/out_rd2_mux0000<9>)
     FDE:D                    -0.018          CPU/pip1/out_rd2_22
    ----------------------------------------
    Total                      9.091ns (1.508ns logic, 7.583ns route)
                                       (16.6% logic, 83.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CPU/readmemcontrol/Mtrien_MemOut_not00011'
  Total number of paths / destination ports: 115284 / 32
-------------------------------------------------------------------------
Offset:              9.733ns (Levels of Logic = 16)
  Source:            mem_arch/dcache/cache_tag:doutb<0> (PAD)
  Destination:       CPU/readmemcontrol/Mtridata_MemOut_24 (LATCH)
  Destination Clock: CPU/readmemcontrol/Mtrien_MemOut_not00011 falling

  Data Path: mem_arch/dcache/cache_tag:doutb<0> to CPU/readmemcontrol/Mtridata_MemOut_24
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    cache_tag_blk_ram:doutb<0>    2   0.000   1.074  mem_arch/dcache/cache_tag (mem_arch/dcache/tag_line_out_padded1<0>)
     LUT6:I0->O            1   0.094   0.000  mem_arch/dcache/Mcompar_tag_equal1_lut<0> (mem_arch/dcache/Mcompar_tag_equal1_lut<0>)
     MUXCY:S->O            1   0.372   0.000  mem_arch/dcache/Mcompar_tag_equal1_cy<0> (mem_arch/dcache/Mcompar_tag_equal1_cy<0>)
     MUXCY:CI->O           1   0.026   0.000  mem_arch/dcache/Mcompar_tag_equal1_cy<1> (mem_arch/dcache/Mcompar_tag_equal1_cy<1>)
     MUXCY:CI->O           1   0.026   0.000  mem_arch/dcache/Mcompar_tag_equal1_cy<2> (mem_arch/dcache/Mcompar_tag_equal1_cy<2>)
     MUXCY:CI->O           1   0.026   0.000  mem_arch/dcache/Mcompar_tag_equal1_cy<3> (mem_arch/dcache/Mcompar_tag_equal1_cy<3>)
     MUXCY:CI->O           1   0.026   0.000  mem_arch/dcache/Mcompar_tag_equal1_cy<4> (mem_arch/dcache/Mcompar_tag_equal1_cy<4>)
     MUXCY:CI->O           1   0.026   0.000  mem_arch/dcache/Mcompar_tag_equal1_cy<5> (mem_arch/dcache/Mcompar_tag_equal1_cy<5>)
     MUXCY:CI->O          35   0.254   0.608  mem_arch/dcache/Mcompar_tag_equal1_cy<6> (mem_arch/dcache/tag_equal1)
     LUT2:I1->O           16   0.094   0.792  mem_arch/dcache/tag_hit11 (mem_arch/dcache/tag_hit1)
     LUT6:I3->O          251   0.094   0.957  mem_arch/dcache/data<0>41 (mem_arch/dcache/N8)
     LUT6:I2->O            1   0.094   0.973  mem_arch/dcache/Sh87119 (mem_arch/dcache/Sh87119)
     LUT6:I1->O            2   0.094   0.978  mem_arch/dcache/Sh871144 (mem_arch/dcache/Sh871144)
     LUT5:I0->O            3   0.094   0.721  CPU/readmemcontrol/N471 (CPU/readmemcontrol/N47)
     LUT5:I2->O            3   0.094   0.984  CPU/readmemcontrol/Mtridata_MemOut_mux0000<15>31 (CPU/readmemcontrol/N91)
     LUT6:I1->O           14   0.094   1.044  CPU/readmemcontrol/Mtridata_MemOut_mux0000<16>2 (CPU/readmemcontrol/N9)
     LUT5:I0->O            1   0.094   0.000  CPU/readmemcontrol/Mtridata_MemOut_mux0000<30>1 (CPU/readmemcontrol/Mtridata_MemOut_mux0000<30>)
     LD:D                     -0.071          CPU/readmemcontrol/Mtridata_MemOut_30
    ----------------------------------------
    Total                      9.733ns (1.602ns logic, 8.131ns route)
                                       (16.5% logic, 83.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CPU/controller/ALUop_not0001'
  Total number of paths / destination ports: 61758 / 4
-------------------------------------------------------------------------
Offset:              9.012ns (Levels of Logic = 16)
  Source:            mem_arch/icache/cache_tag2:doutb<0> (PAD)
  Destination:       CPU/controller/ALUop_0 (LATCH)
  Destination Clock: CPU/controller/ALUop_not0001 falling

  Data Path: mem_arch/icache/cache_tag2:doutb<0> to CPU/controller/ALUop_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    cache_tag_blk_ram:doutb<0>    2   0.000   1.074  mem_arch/icache/cache_tag2 (mem_arch/icache/tag_line_out_padded2<0>)
     LUT6:I0->O            1   0.094   0.000  mem_arch/icache/Mcompar_tag_equal2_lut<0> (mem_arch/icache/Mcompar_tag_equal2_lut<0>)
     MUXCY:S->O            1   0.372   0.000  mem_arch/icache/Mcompar_tag_equal2_cy<0> (mem_arch/icache/Mcompar_tag_equal2_cy<0>)
     MUXCY:CI->O           1   0.026   0.000  mem_arch/icache/Mcompar_tag_equal2_cy<1> (mem_arch/icache/Mcompar_tag_equal2_cy<1>)
     MUXCY:CI->O           1   0.026   0.000  mem_arch/icache/Mcompar_tag_equal2_cy<2> (mem_arch/icache/Mcompar_tag_equal2_cy<2>)
     MUXCY:CI->O           1   0.026   0.000  mem_arch/icache/Mcompar_tag_equal2_cy<3> (mem_arch/icache/Mcompar_tag_equal2_cy<3>)
     MUXCY:CI->O           1   0.026   0.000  mem_arch/icache/Mcompar_tag_equal2_cy<4> (mem_arch/icache/Mcompar_tag_equal2_cy<4>)
     MUXCY:CI->O           1   0.026   0.000  mem_arch/icache/Mcompar_tag_equal2_cy<5> (mem_arch/icache/Mcompar_tag_equal2_cy<5>)
     MUXCY:CI->O          41   0.254   1.102  mem_arch/icache/Mcompar_tag_equal2_cy<6> (mem_arch/icache/tag_equal2)
     LUT6:I1->O          256   0.094   0.958  mem_arch/icache/data<0>41 (mem_arch/icache/N8)
     LUT6:I2->O            1   0.094   0.973  CPU/i_doutb<31>172 (CPU/i_doutb<31>172)
     LUT6:I1->O            1   0.094   0.480  CPU/i_doutb<31>297 (CPU/i_doutb<31>297)
     LUT5:I4->O            2   0.094   1.074  CPU/i_doutb<31>334 (CPU/i_doutb<31>)
     LUT6:I0->O            1   0.094   0.480  CPU/controller/ALUop_mux0000<0>126_SW0 (N1373)
     LUT6:I5->O            1   0.094   0.789  CPU/controller/ALUop_mux0000<0>126 (CPU/controller/ALUop_mux0000<0>126)
     LUT6:I2->O            1   0.094   0.480  CPU/controller/ALUop_mux0000<0>199_SW0 (N1405)
     LUT6:I5->O            1   0.094   0.000  CPU/controller/ALUop_mux0000<0>199 (CPU/controller/ALUop_mux0000<0>)
     LD:D                     -0.071          CPU/controller/ALUop_0
    ----------------------------------------
    Total                      9.012ns (1.602ns logic, 7.410ns route)
                                       (17.8% logic, 82.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.341ns (Levels of Logic = 0)
  Source:            mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iodelay_dq_ce:DATAOUT (PAD)
  Destination:       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination Clock: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/dqs_ibuf falling

  Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iodelay_dq_ce:DATAOUT to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IODELAY:DATAOUT        2   0.000   0.341  mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iodelay_dq_ce (mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/en_dqs_sync)
     FDCPE_1:D                -0.018          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce
    ----------------------------------------
    Total                      0.341ns (0.000ns logic, 0.341ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.341ns (Levels of Logic = 0)
  Source:            mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iodelay_dq_ce:DATAOUT (PAD)
  Destination:       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination Clock: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/dqs_ibuf falling

  Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iodelay_dq_ce:DATAOUT to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IODELAY:DATAOUT        2   0.000   0.341  mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iodelay_dq_ce (mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/en_dqs_sync)
     FDCPE_1:D                -0.018          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ----------------------------------------
    Total                      0.341ns (0.000ns logic, 0.341ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.341ns (Levels of Logic = 0)
  Source:            mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iodelay_dq_ce:DATAOUT (PAD)
  Destination:       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination Clock: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/dqs_ibuf falling

  Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iodelay_dq_ce:DATAOUT to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IODELAY:DATAOUT        2   0.000   0.341  mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iodelay_dq_ce (mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/en_dqs_sync)
     FDCPE_1:D                -0.018          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce
    ----------------------------------------
    Total                      0.341ns (0.000ns logic, 0.341ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.341ns (Levels of Logic = 0)
  Source:            mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iodelay_dq_ce:DATAOUT (PAD)
  Destination:       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination Clock: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/dqs_ibuf falling

  Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iodelay_dq_ce:DATAOUT to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IODELAY:DATAOUT        2   0.000   0.341  mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iodelay_dq_ce (mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/en_dqs_sync)
     FDCPE_1:D                -0.018          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ----------------------------------------
    Total                      0.341ns (0.000ns logic, 0.341ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.341ns (Levels of Logic = 0)
  Source:            mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce:DATAOUT (PAD)
  Destination:       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination Clock: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/dqs_ibuf falling

  Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce:DATAOUT to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IODELAY:DATAOUT        2   0.000   0.341  mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce (mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/en_dqs_sync)
     FDCPE_1:D                -0.018          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce
    ----------------------------------------
    Total                      0.341ns (0.000ns logic, 0.341ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.341ns (Levels of Logic = 0)
  Source:            mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce:DATAOUT (PAD)
  Destination:       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination Clock: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/dqs_ibuf falling

  Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce:DATAOUT to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IODELAY:DATAOUT        2   0.000   0.341  mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce (mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/en_dqs_sync)
     FDCPE_1:D                -0.018          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce
    ----------------------------------------
    Total                      0.341ns (0.000ns logic, 0.341ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.341ns (Levels of Logic = 0)
  Source:            mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce:DATAOUT (PAD)
  Destination:       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination Clock: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/dqs_ibuf falling

  Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce:DATAOUT to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IODELAY:DATAOUT        2   0.000   0.341  mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce (mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/en_dqs_sync)
     FDCPE_1:D                -0.018          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce
    ----------------------------------------
    Total                      0.341ns (0.000ns logic, 0.341ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.341ns (Levels of Logic = 0)
  Source:            mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iodelay_dq_ce:DATAOUT (PAD)
  Destination:       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination Clock: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/dqs_ibuf falling

  Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iodelay_dq_ce:DATAOUT to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IODELAY:DATAOUT        2   0.000   0.341  mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iodelay_dq_ce (mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/en_dqs_sync)
     FDCPE_1:D                -0.018          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce
    ----------------------------------------
    Total                      0.341ns (0.000ns logic, 0.341ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk0'
  Total number of paths / destination ports: 437 / 437
-------------------------------------------------------------------------
Offset:              0.814ns (Levels of Logic = 0)
  Source:            mem_arch/ddr2_addr_fifo:valid (PAD)
  Destination:       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_addr_fifo/u_af (UNKNOWN)
  Destination Clock: clk0 rising

  Data Path: mem_arch/ddr2_addr_fifo:valid to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_addr_fifo/u_af
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    mig_af:valid           1   0.000   0.336  mem_arch/ddr2_addr_fifo (mem_arch/af_valid)
     FIFO36_EXP:WREN           0.478          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_addr_fifo/u_af
    ----------------------------------------
    Total                      0.814ns (0.478ns logic, 0.336ns route)
                                       (58.7% logic, 41.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'mem_arch/icache/leastUsed'
  Total number of paths / destination ports: 20 / 1
-------------------------------------------------------------------------
Offset:              3.485ns (Levels of Logic = 9)
  Source:            mem_arch/icache/cache_tag2:doutb<0> (PAD)
  Destination:       mem_arch/icache/WritingTargetCache (LATCH)
  Destination Clock: mem_arch/icache/leastUsed rising

  Data Path: mem_arch/icache/cache_tag2:doutb<0> to mem_arch/icache/WritingTargetCache
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    cache_tag_blk_ram:doutb<0>    2   0.000   1.074  mem_arch/icache/cache_tag2 (mem_arch/icache/tag_line_out_padded2<0>)
     LUT6:I0->O            1   0.094   0.000  mem_arch/icache/Mcompar_tag_equal2_lut<0> (mem_arch/icache/Mcompar_tag_equal2_lut<0>)
     MUXCY:S->O            1   0.372   0.000  mem_arch/icache/Mcompar_tag_equal2_cy<0> (mem_arch/icache/Mcompar_tag_equal2_cy<0>)
     MUXCY:CI->O           1   0.026   0.000  mem_arch/icache/Mcompar_tag_equal2_cy<1> (mem_arch/icache/Mcompar_tag_equal2_cy<1>)
     MUXCY:CI->O           1   0.026   0.000  mem_arch/icache/Mcompar_tag_equal2_cy<2> (mem_arch/icache/Mcompar_tag_equal2_cy<2>)
     MUXCY:CI->O           1   0.026   0.000  mem_arch/icache/Mcompar_tag_equal2_cy<3> (mem_arch/icache/Mcompar_tag_equal2_cy<3>)
     MUXCY:CI->O           1   0.026   0.000  mem_arch/icache/Mcompar_tag_equal2_cy<4> (mem_arch/icache/Mcompar_tag_equal2_cy<4>)
     MUXCY:CI->O           1   0.026   0.000  mem_arch/icache/Mcompar_tag_equal2_cy<5> (mem_arch/icache/Mcompar_tag_equal2_cy<5>)
     MUXCY:CI->O          41   0.254   0.918  mem_arch/icache/Mcompar_tag_equal2_cy<6> (mem_arch/icache/tag_equal2)
     LUT6:I2->O            1   0.094   0.336  mem_arch/icache/write_miss_hold21 (mem_arch/icache/write_miss_hold2)
     LDCPE_1:GE                0.213          mem_arch/icache/WritingTargetCache
    ----------------------------------------
    Total                      3.485ns (1.157ns logic, 2.328ns route)
                                       (33.2% logic, 66.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'mem_arch/icache/read_miss2'
  Total number of paths / destination ports: 17 / 17
-------------------------------------------------------------------------
Offset:              1.339ns (Levels of Logic = 1)
  Source:            mem_arch/icache/cache_tag2:doutb<20> (PAD)
  Destination:       mem_arch/icache/tag_line_in_temp2_0 (LATCH)
  Destination Clock: mem_arch/icache/read_miss2 falling

  Data Path: mem_arch/icache/cache_tag2:doutb<20> to mem_arch/icache/tag_line_in_temp2_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    cache_tag_blk_ram:doutb<20>   34   0.000   0.464  mem_arch/icache/cache_tag2 (mem_arch/icache/tag_line_out_padded2<20>)
     INV:I->O             17   0.238   0.424  mem_arch/icache/tag_line_in_temp2_0_0_not00001_INV_0 (mem_arch/icache/tag_line_in_temp2_0_0_not0000)
     LDCPE:GE                  0.213          mem_arch/icache/tag_line_in_temp2_0
    ----------------------------------------
    Total                      1.339ns (0.451ns logic, 0.888ns route)
                                       (33.7% logic, 66.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'mem_arch/icache/read_miss1'
  Total number of paths / destination ports: 17 / 17
-------------------------------------------------------------------------
Offset:              1.339ns (Levels of Logic = 1)
  Source:            mem_arch/icache/cache_tag:doutb<20> (PAD)
  Destination:       mem_arch/icache/tag_line_in_temp1_0 (LATCH)
  Destination Clock: mem_arch/icache/read_miss1 falling

  Data Path: mem_arch/icache/cache_tag:doutb<20> to mem_arch/icache/tag_line_in_temp1_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    cache_tag_blk_ram:doutb<20>   34   0.000   0.464  mem_arch/icache/cache_tag (mem_arch/icache/tag_line_out_padded1<20>)
     INV:I->O             17   0.238   0.424  mem_arch/icache/tag_line_in_temp1_0_0_not00001_INV_0 (mem_arch/icache/tag_line_in_temp1_0_0_not0000)
     LDCPE:GE                  0.213          mem_arch/icache/tag_line_in_temp1_0
    ----------------------------------------
    Total                      1.339ns (0.451ns logic, 0.888ns route)
                                       (33.7% logic, 66.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'mem_arch/dcache/leastUsed'
  Total number of paths / destination ports: 20 / 1
-------------------------------------------------------------------------
Offset:              3.486ns (Levels of Logic = 9)
  Source:            mem_arch/dcache/cache_tag2:doutb<0> (PAD)
  Destination:       mem_arch/dcache/WritingTargetCache (LATCH)
  Destination Clock: mem_arch/dcache/leastUsed rising

  Data Path: mem_arch/dcache/cache_tag2:doutb<0> to mem_arch/dcache/WritingTargetCache
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    cache_tag_blk_ram:doutb<0>    2   0.000   1.074  mem_arch/dcache/cache_tag2 (mem_arch/dcache/tag_line_out_padded2<0>)
     LUT6:I0->O            1   0.094   0.000  mem_arch/dcache/Mcompar_tag_equal2_lut<0> (mem_arch/dcache/Mcompar_tag_equal2_lut<0>)
     MUXCY:S->O            1   0.372   0.000  mem_arch/dcache/Mcompar_tag_equal2_cy<0> (mem_arch/dcache/Mcompar_tag_equal2_cy<0>)
     MUXCY:CI->O           1   0.026   0.000  mem_arch/dcache/Mcompar_tag_equal2_cy<1> (mem_arch/dcache/Mcompar_tag_equal2_cy<1>)
     MUXCY:CI->O           1   0.026   0.000  mem_arch/dcache/Mcompar_tag_equal2_cy<2> (mem_arch/dcache/Mcompar_tag_equal2_cy<2>)
     MUXCY:CI->O           1   0.026   0.000  mem_arch/dcache/Mcompar_tag_equal2_cy<3> (mem_arch/dcache/Mcompar_tag_equal2_cy<3>)
     MUXCY:CI->O           1   0.026   0.000  mem_arch/dcache/Mcompar_tag_equal2_cy<4> (mem_arch/dcache/Mcompar_tag_equal2_cy<4>)
     MUXCY:CI->O           1   0.026   0.000  mem_arch/dcache/Mcompar_tag_equal2_cy<5> (mem_arch/dcache/Mcompar_tag_equal2_cy<5>)
     MUXCY:CI->O          45   0.254   0.919  mem_arch/dcache/Mcompar_tag_equal2_cy<6> (mem_arch/dcache/tag_equal2)
     LUT6:I2->O            1   0.094   0.336  mem_arch/dcache/write_miss_hold21 (mem_arch/dcache/write_miss_hold2)
     LDCPE_1:GE                0.213          mem_arch/dcache/WritingTargetCache
    ----------------------------------------
    Total                      3.486ns (1.157ns logic, 2.329ns route)
                                       (33.2% logic, 66.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'mem_arch/dcache/read_miss2'
  Total number of paths / destination ports: 17 / 17
-------------------------------------------------------------------------
Offset:              1.339ns (Levels of Logic = 1)
  Source:            mem_arch/dcache/cache_tag2:doutb<20> (PAD)
  Destination:       mem_arch/dcache/tag_line_in_temp2_0 (LATCH)
  Destination Clock: mem_arch/dcache/read_miss2 falling

  Data Path: mem_arch/dcache/cache_tag2:doutb<20> to mem_arch/dcache/tag_line_in_temp2_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    cache_tag_blk_ram:doutb<20>   34   0.000   0.464  mem_arch/dcache/cache_tag2 (mem_arch/dcache/tag_line_out_padded2<20>)
     INV:I->O             17   0.238   0.424  mem_arch/dcache/tag_line_in_temp2_0_0_not00001_INV_0 (mem_arch/dcache/tag_line_in_temp2_0_0_not0000)
     LDCPE:GE                  0.213          mem_arch/dcache/tag_line_in_temp2_0
    ----------------------------------------
    Total                      1.339ns (0.451ns logic, 0.888ns route)
                                       (33.7% logic, 66.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'mem_arch/dcache/read_miss1'
  Total number of paths / destination ports: 17 / 17
-------------------------------------------------------------------------
Offset:              1.339ns (Levels of Logic = 1)
  Source:            mem_arch/dcache/cache_tag:doutb<20> (PAD)
  Destination:       mem_arch/dcache/tag_line_in_temp1_0 (LATCH)
  Destination Clock: mem_arch/dcache/read_miss1 falling

  Data Path: mem_arch/dcache/cache_tag:doutb<20> to mem_arch/dcache/tag_line_in_temp1_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    cache_tag_blk_ram:doutb<20>   34   0.000   0.464  mem_arch/dcache/cache_tag (mem_arch/dcache/tag_line_out_padded1<20>)
     INV:I->O             17   0.238   0.424  mem_arch/dcache/tag_line_in_temp1_0_0_not00001_INV_0 (mem_arch/dcache/tag_line_in_temp1_0_0_not0000)
     LDCPE:GE                  0.213          mem_arch/dcache/tag_line_in_temp1_0
    ----------------------------------------
    Total                      1.339ns (0.451ns logic, 0.888ns route)
                                       (33.7% logic, 66.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk0'
  Total number of paths / destination ports: 211 / 187
-------------------------------------------------------------------------
Offset:              3.395ns (Levels of Logic = 1)
  Source:            mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_oddr_dqs (FF)
  Destination:       DDR2_DQS_N<7> (PAD)
  Source Clock:      clk0 falling

  Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_oddr_dqs to DDR2_DQS_N<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     ODDR:C->Q             1   0.607   0.336  mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_oddr_dqs (mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/dqs_out)
     IOBUFDS:I->IOB        0   2.452   0.000  mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/gen_dqs_iob_ddr2.u_iobuf_dqs (DDR2_DQS_N<7>)
    ----------------------------------------
    Total                      3.395ns (3.059ns logic, 0.336ns route)
                                       (90.1% logic, 9.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'cpu_clk'
  Total number of paths / destination ports: 1817255 / 1494
-------------------------------------------------------------------------
Offset:              9.760ns (Levels of Logic = 17)
  Source:            mem_arch/dcache/addr_hold_13 (FF)
  Destination:       mem_arch/dcache/cache_data:ena (PAD)
  Source Clock:      cpu_clk rising

  Data Path: mem_arch/dcache/addr_hold_13 to mem_arch/dcache/cache_data:ena
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              9   0.471   1.017  mem_arch/dcache/addr_hold_13 (mem_arch/dcache/addr_hold_13)
     LUT6:I1->O            1   0.094   0.000  mem_arch/dcache/Mcompar_tag_equal2_lut<0> (mem_arch/dcache/Mcompar_tag_equal2_lut<0>)
     MUXCY:S->O            1   0.372   0.000  mem_arch/dcache/Mcompar_tag_equal2_cy<0> (mem_arch/dcache/Mcompar_tag_equal2_cy<0>)
     MUXCY:CI->O           1   0.026   0.000  mem_arch/dcache/Mcompar_tag_equal2_cy<1> (mem_arch/dcache/Mcompar_tag_equal2_cy<1>)
     MUXCY:CI->O           1   0.026   0.000  mem_arch/dcache/Mcompar_tag_equal2_cy<2> (mem_arch/dcache/Mcompar_tag_equal2_cy<2>)
     MUXCY:CI->O           1   0.026   0.000  mem_arch/dcache/Mcompar_tag_equal2_cy<3> (mem_arch/dcache/Mcompar_tag_equal2_cy<3>)
     MUXCY:CI->O           1   0.026   0.000  mem_arch/dcache/Mcompar_tag_equal2_cy<4> (mem_arch/dcache/Mcompar_tag_equal2_cy<4>)
     MUXCY:CI->O           1   0.026   0.000  mem_arch/dcache/Mcompar_tag_equal2_cy<5> (mem_arch/dcache/Mcompar_tag_equal2_cy<5>)
     MUXCY:CI->O          45   0.254   0.610  mem_arch/dcache/Mcompar_tag_equal2_cy<6> (mem_arch/dcache/tag_equal2)
     LUT2:I1->O            9   0.094   0.833  mem_arch/dcache/tag_hit21 (mem_arch/dcache/tag_hit2)
     LUT6:I2->O            2   0.094   1.074  mem_arch/dcache/cs_FSM_FFd3-In132 (mem_arch/dcache/cs_FSM_N10)
     LUT6:I0->O          265   0.094   0.959  mem_arch/dcache/cs_FSM_FFd3-In120 (mem_arch/dcache/cs_FSM_FFd3-In)
     LUT4:I0->O           16   0.094   0.562  mem_arch/dcache/tag_we2_and00001 (mem_arch/dcache/tag_we2_and0000)
     LUT6:I5->O            1   0.094   0.789  mem_arch/dcache/data_we_reg2<15>1 (mem_arch/dcache/data_we_reg2<15>)
     LUT4:I0->O            1   0.094   0.789  mem_arch/dcache/mem_en257 (mem_arch/dcache/mem_en257)
     LUT6:I2->O            1   0.094   0.480  mem_arch/dcache/mem_en281 (mem_arch/dcache/mem_en281)
     LUT6:I5->O            1   0.094   0.480  mem_arch/dcache/mem_en2103 (mem_arch/dcache/mem_en2103)
     LUT6:I5->O            0   0.094   0.000  mem_arch/dcache/mem_en2111 (mem_arch/dcache/mem_en2)
    cache_data_blk_ram:ena        0.000          mem_arch/dcache/cache_data2
    ----------------------------------------
    Total                      9.760ns (2.167ns logic, 7.593ns route)
                                       (22.2% logic, 77.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk90'
  Total number of paths / destination ports: 136 / 72
-------------------------------------------------------------------------
Offset:              3.395ns (Levels of Logic = 1)
  Source:            mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/u_oddr_dq (FF)
  Destination:       DDR2_D<63> (PAD)
  Source Clock:      clk90 rising

  Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/u_oddr_dq to DDR2_D<63>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     ODDR:C->Q             1   0.607   0.336  mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/u_oddr_dq (mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/dq_out)
     IOBUF:I->IO               2.452          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/u_iobuf_dq (DDR2_D<63>)
    ----------------------------------------
    Total                      3.395ns (3.059ns logic, 0.336ns route)
                                       (90.1% logic, 9.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'mem_arch/dcache/leastUsed'
  Total number of paths / destination ports: 4519 / 838
-------------------------------------------------------------------------
Offset:              7.899ns (Levels of Logic = 8)
  Source:            mem_arch/dcache/WritingTargetCache (LATCH)
  Destination:       mem_arch/dcache/cache_data:ena (PAD)
  Source Clock:      mem_arch/dcache/leastUsed rising

  Data Path: mem_arch/dcache/WritingTargetCache to mem_arch/dcache/cache_data:ena
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCPE_1:G->Q        470   0.736   1.277  mem_arch/dcache/WritingTargetCache (mem_arch/dcache/WritingTargetCache)
     LUT6:I0->O            2   0.094   1.074  mem_arch/dcache/cs_FSM_FFd3-In132 (mem_arch/dcache/cs_FSM_N10)
     LUT6:I0->O          265   0.094   0.959  mem_arch/dcache/cs_FSM_FFd3-In120 (mem_arch/dcache/cs_FSM_FFd3-In)
     LUT4:I0->O           16   0.094   0.562  mem_arch/dcache/tag_we2_and00001 (mem_arch/dcache/tag_we2_and0000)
     LUT6:I5->O            1   0.094   0.789  mem_arch/dcache/data_we_reg2<15>1 (mem_arch/dcache/data_we_reg2<15>)
     LUT4:I0->O            1   0.094   0.789  mem_arch/dcache/mem_en257 (mem_arch/dcache/mem_en257)
     LUT6:I2->O            1   0.094   0.480  mem_arch/dcache/mem_en281 (mem_arch/dcache/mem_en281)
     LUT6:I5->O            1   0.094   0.480  mem_arch/dcache/mem_en2103 (mem_arch/dcache/mem_en2103)
     LUT6:I5->O            0   0.094   0.000  mem_arch/dcache/mem_en2111 (mem_arch/dcache/mem_en2)
    cache_data_blk_ram:ena        0.000          mem_arch/dcache/cache_data2
    ----------------------------------------
    Total                      7.899ns (1.488ns logic, 6.411ns route)
                                       (18.8% logic, 81.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'mem_arch/icache/leastUsed'
  Total number of paths / destination ports: 4519 / 838
-------------------------------------------------------------------------
Offset:              7.330ns (Levels of Logic = 7)
  Source:            mem_arch/icache/WritingTargetCache (LATCH)
  Destination:       mem_arch/icache/cache_data:ena (PAD)
  Source Clock:      mem_arch/icache/leastUsed rising

  Data Path: mem_arch/icache/WritingTargetCache to mem_arch/icache/cache_data:ena
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCPE_1:G->Q        568   0.736   1.283  mem_arch/icache/WritingTargetCache (mem_arch/icache/WritingTargetCache)
     LUT6:I0->O            2   0.094   1.074  mem_arch/icache/cs_FSM_FFd3-In132 (mem_arch/icache/cs_FSM_N10)
     LUT6:I0->O          265   0.094   0.959  mem_arch/icache/cs_FSM_FFd3-In120 (mem_arch/icache/cs_FSM_FFd3-In)
     LUT4:I0->O           16   0.094   0.562  mem_arch/icache/tag_we2_and00001 (mem_arch/icache/tag_we2_and0000)
     LUT6:I5->O            1   0.094   0.789  mem_arch/icache/data_we_reg2<15>1 (mem_arch/icache/data_we_reg2<15>)
     LUT4:I0->O            1   0.094   0.789  mem_arch/icache/mem_en260 (mem_arch/icache/mem_en260)
     LUT6:I2->O            1   0.094   0.480  mem_arch/icache/mem_en284 (mem_arch/icache/mem_en284)
     LUT6:I5->O            0   0.094   0.000  mem_arch/icache/mem_en2106 (mem_arch/icache/mem_en2)
    cache_data_blk_ram:ena        0.000          mem_arch/icache/cache_data2
    ----------------------------------------
    Total                      7.330ns (1.394ns logic, 5.936ns route)
                                       (19.0% logic, 81.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clkdiv0'
  Total number of paths / destination ports: 252 / 252
-------------------------------------------------------------------------
Offset:              3.423ns (Levels of Logic = 1)
  Source:            mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:       GPIO_LED<0> (PAD)
  Source Clock:      clkdiv0 rising

  Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to GPIO_LED<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q            228   0.471   0.500  mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done)
     OBUF:I->O                 2.452          GPIO_LED_0_OBUF (GPIO_LED<0>)
    ----------------------------------------
    Total                      3.423ns (2.923ns logic, 0.500ns route)
                                       (85.4% logic, 14.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CPU/readmemcontrol/Mtrien_MemOut_not00011'
  Total number of paths / destination ports: 20611 / 85
-------------------------------------------------------------------------
Offset:              8.076ns (Levels of Logic = 8)
  Source:            CPU/readmemcontrol/Mtridata_MemOut_1 (LATCH)
  Destination:       mem_arch/dcache/cache_data:ena (PAD)
  Source Clock:      CPU/readmemcontrol/Mtrien_MemOut_not00011 falling

  Data Path: CPU/readmemcontrol/Mtridata_MemOut_1 to mem_arch/dcache/cache_data:ena
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.736   1.069  CPU/readmemcontrol/Mtridata_MemOut_1 (CPU/readmemcontrol/Mtridata_MemOut_1)
     LUT6:I0->O           47   0.094   1.103  CPU/r_wd<1>1 (CPU/r_wd<1>)
     LUT6:I1->O           79   0.094   1.205  CPU/input2<1>1 (CPU/input2<1>)
     LUT6:I0->O            5   0.094   0.732  CPU/alu/Sh128 (CPU/alu/Sh12)
     LUT6:I3->O            2   0.094   0.581  CPU/alu/Sh441 (CPU/alu/Sh44)
     LUT6:I4->O            1   0.094   0.000  CPU/alu/ALUop<3>_619_G (N1942)
     MUXF7:I1->O           1   0.254   0.576  CPU/alu/ALUop<3>_619 (CPU/alu/ALUop<3>_619)
     LUT6:I4->O           18   0.094   1.162  CPU/alu/ALUop<3>20102 (CPU/alu_result<28>)
     LUT6:I0->O            0   0.094   0.000  mem_arch/dcache/mem_en2111 (mem_arch/dcache/mem_en2)
    cache_data_blk_ram:ena        0.000          mem_arch/dcache/cache_data2
    ----------------------------------------
    Total                      8.076ns (1.648ns logic, 6.428ns route)
                                       (20.4% logic, 79.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CPU/temp_cmp_eq00001'
  Total number of paths / destination ports: 14408 / 85
-------------------------------------------------------------------------
Offset:              7.338ns (Levels of Logic = 7)
  Source:            CPU/temp_20 (LATCH)
  Destination:       mem_arch/dcache/cache_data:ena (PAD)
  Source Clock:      CPU/temp_cmp_eq00001 rising

  Data Path: CPU/temp_20 to mem_arch/dcache/cache_data:ena
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD_1:G->Q             2   0.732   1.074  CPU/temp_20 (CPU/temp_20)
     LUT6:I0->O            9   0.094   1.113  CPU/input2<20>1 (CPU/input2<20>)
     LUT6:I0->O            2   0.094   0.794  CPU/alu/Out_or000155 (CPU/alu/Out_or000155)
     LUT6:I2->O           81   0.094   0.712  CPU/alu/Out_or000181 (CPU/alu/Out_or0001)
     LUT2:I0->O           23   0.094   0.597  CPU/alu/Out_shift0001<0>11 (CPU/alu/N15)
     LUT5:I4->O            4   0.094   0.496  CPU/alu/ALUop<3>2370 (CPU/alu/ALUop<3>1664)
     LUT6:I5->O           18   0.094   1.162  CPU/alu/ALUop<3>20102 (CPU/alu_result<28>)
     LUT6:I0->O            0   0.094   0.000  mem_arch/dcache/mem_en2111 (mem_arch/dcache/mem_en2)
    cache_data_blk_ram:ena        0.000          mem_arch/dcache/cache_data2
    ----------------------------------------
    Total                      7.338ns (1.390ns logic, 5.948ns route)
                                       (18.9% logic, 81.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.841ns (Levels of Logic = 0)
  Source:            mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE (PAD)
  Source Clock:      mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/dqs_ibuf falling

  Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE_1:C->Q          8   0.467   0.374  mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<7>)
    IDDR_2CLK:CE               0.000          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    ----------------------------------------
    Total                      0.841ns (0.467ns logic, 0.374ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.841ns (Levels of Logic = 0)
  Source:            mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[55].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE (PAD)
  Source Clock:      mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/dqs_ibuf falling

  Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[55].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE_1:C->Q          8   0.467   0.374  mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>)
    IDDR_2CLK:CE               0.000          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[55].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    ----------------------------------------
    Total                      0.841ns (0.467ns logic, 0.374ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.841ns (Levels of Logic = 0)
  Source:            mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[47].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE (PAD)
  Source Clock:      mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/dqs_ibuf falling

  Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[47].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE_1:C->Q          8   0.467   0.374  mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce (mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<5>)
    IDDR_2CLK:CE               0.000          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[47].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    ----------------------------------------
    Total                      0.841ns (0.467ns logic, 0.374ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.841ns (Levels of Logic = 0)
  Source:            mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE (PAD)
  Source Clock:      mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/dqs_ibuf falling

  Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE_1:C->Q          8   0.467   0.374  mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>)
    IDDR_2CLK:CE               0.000          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    ----------------------------------------
    Total                      0.841ns (0.467ns logic, 0.374ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.841ns (Levels of Logic = 0)
  Source:            mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE (PAD)
  Source Clock:      mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/dqs_ibuf falling

  Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE_1:C->Q          8   0.467   0.374  mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<3>)
    IDDR_2CLK:CE               0.000          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    ----------------------------------------
    Total                      0.841ns (0.467ns logic, 0.374ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.841ns (Levels of Logic = 0)
  Source:            mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[23].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE (PAD)
  Source Clock:      mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/dqs_ibuf falling

  Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[23].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE_1:C->Q          8   0.467   0.374  mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce (mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<2>)
    IDDR_2CLK:CE               0.000          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[23].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    ----------------------------------------
    Total                      0.841ns (0.467ns logic, 0.374ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.841ns (Levels of Logic = 0)
  Source:            mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[15].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE (PAD)
  Source Clock:      mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/dqs_ibuf falling

  Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[15].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE_1:C->Q          8   0.467   0.374  mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce (mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<1>)
    IDDR_2CLK:CE               0.000          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[15].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    ----------------------------------------
    Total                      0.841ns (0.467ns logic, 0.374ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.841ns (Levels of Logic = 0)
  Source:            mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[7].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE (PAD)
  Source Clock:      mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/dqs_ibuf falling

  Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[7].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE_1:C->Q          8   0.467   0.374  mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce (mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<0>)
    IDDR_2CLK:CE               0.000          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[7].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    ----------------------------------------
    Total                      0.841ns (0.467ns logic, 0.374ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'mem_arch/icache/read_miss1'
  Total number of paths / destination ports: 34 / 34
-------------------------------------------------------------------------
Offset:              1.406ns (Levels of Logic = 1)
  Source:            mem_arch/icache/tag_line_in_temp1_20 (LATCH)
  Destination:       mem_arch/icache/cache_tag:dina<20> (PAD)
  Source Clock:      mem_arch/icache/read_miss1 falling

  Data Path: mem_arch/icache/tag_line_in_temp1_20 to mem_arch/icache/cache_tag:dina<20>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCPE:G->Q            1   0.736   0.576  mem_arch/icache/tag_line_in_temp1_20 (mem_arch/icache/tag_line_in_temp1_20)
     LUT3:I1->O            0   0.094   0.000  mem_arch/icache/tag_line_in<20>1 (mem_arch/icache/tag_line_in<20>)
    cache_tag_blk_ram:dina<20>        0.000          mem_arch/icache/cache_tag
    ----------------------------------------
    Total                      1.406ns (0.830ns logic, 0.576ns route)
                                       (59.0% logic, 41.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'mem_arch/icache/read_miss2'
  Total number of paths / destination ports: 34 / 34
-------------------------------------------------------------------------
Offset:              1.310ns (Levels of Logic = 1)
  Source:            mem_arch/icache/tag_line_in_temp2_20 (LATCH)
  Destination:       mem_arch/icache/cache_tag:dina<20> (PAD)
  Source Clock:      mem_arch/icache/read_miss2 falling

  Data Path: mem_arch/icache/tag_line_in_temp2_20 to mem_arch/icache/cache_tag:dina<20>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCPE:G->Q            1   0.736   0.480  mem_arch/icache/tag_line_in_temp2_20 (mem_arch/icache/tag_line_in_temp2_20)
     LUT3:I2->O            0   0.094   0.000  mem_arch/icache/tag_line_in<20>1 (mem_arch/icache/tag_line_in<20>)
    cache_tag_blk_ram:dina<20>        0.000          mem_arch/icache/cache_tag
    ----------------------------------------
    Total                      1.310ns (0.830ns logic, 0.480ns route)
                                       (63.4% logic, 36.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'mem_arch/dcache/read_miss1'
  Total number of paths / destination ports: 34 / 34
-------------------------------------------------------------------------
Offset:              1.406ns (Levels of Logic = 1)
  Source:            mem_arch/dcache/tag_line_in_temp1_20 (LATCH)
  Destination:       mem_arch/dcache/cache_tag:dina<20> (PAD)
  Source Clock:      mem_arch/dcache/read_miss1 falling

  Data Path: mem_arch/dcache/tag_line_in_temp1_20 to mem_arch/dcache/cache_tag:dina<20>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCPE:G->Q            1   0.736   0.576  mem_arch/dcache/tag_line_in_temp1_20 (mem_arch/dcache/tag_line_in_temp1_20)
     LUT3:I1->O            0   0.094   0.000  mem_arch/dcache/tag_line_in<20>1 (mem_arch/dcache/tag_line_in<20>)
    cache_tag_blk_ram:dina<20>        0.000          mem_arch/dcache/cache_tag
    ----------------------------------------
    Total                      1.406ns (0.830ns logic, 0.576ns route)
                                       (59.0% logic, 41.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'mem_arch/dcache/read_miss2'
  Total number of paths / destination ports: 34 / 34
-------------------------------------------------------------------------
Offset:              1.310ns (Levels of Logic = 1)
  Source:            mem_arch/dcache/tag_line_in_temp2_20 (LATCH)
  Destination:       mem_arch/dcache/cache_tag:dina<20> (PAD)
  Source Clock:      mem_arch/dcache/read_miss2 falling

  Data Path: mem_arch/dcache/tag_line_in_temp2_20 to mem_arch/dcache/cache_tag:dina<20>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCPE:G->Q            1   0.736   0.480  mem_arch/dcache/tag_line_in_temp2_20 (mem_arch/dcache/tag_line_in_temp2_20)
     LUT3:I2->O            0   0.094   0.000  mem_arch/dcache/tag_line_in<20>1 (mem_arch/dcache/tag_line_in<20>)
    cache_tag_blk_ram:dina<20>        0.000          mem_arch/dcache/cache_tag
    ----------------------------------------
    Total                      1.310ns (0.830ns logic, 0.480ns route)
                                       (63.4% logic, 36.6% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 399558 / 1662
-------------------------------------------------------------------------
Delay:               9.346ns (Levels of Logic = 17)
  Source:            mem_arch/dcache/cache_tag2:doutb<0> (PAD)
  Destination:       mem_arch/dcache/cache_data:ena (PAD)

  Data Path: mem_arch/dcache/cache_tag2:doutb<0> to mem_arch/dcache/cache_data:ena
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    cache_tag_blk_ram:doutb<0>    2   0.000   1.074  mem_arch/dcache/cache_tag2 (mem_arch/dcache/tag_line_out_padded2<0>)
     LUT6:I0->O            1   0.094   0.000  mem_arch/dcache/Mcompar_tag_equal2_lut<0> (mem_arch/dcache/Mcompar_tag_equal2_lut<0>)
     MUXCY:S->O            1   0.372   0.000  mem_arch/dcache/Mcompar_tag_equal2_cy<0> (mem_arch/dcache/Mcompar_tag_equal2_cy<0>)
     MUXCY:CI->O           1   0.026   0.000  mem_arch/dcache/Mcompar_tag_equal2_cy<1> (mem_arch/dcache/Mcompar_tag_equal2_cy<1>)
     MUXCY:CI->O           1   0.026   0.000  mem_arch/dcache/Mcompar_tag_equal2_cy<2> (mem_arch/dcache/Mcompar_tag_equal2_cy<2>)
     MUXCY:CI->O           1   0.026   0.000  mem_arch/dcache/Mcompar_tag_equal2_cy<3> (mem_arch/dcache/Mcompar_tag_equal2_cy<3>)
     MUXCY:CI->O           1   0.026   0.000  mem_arch/dcache/Mcompar_tag_equal2_cy<4> (mem_arch/dcache/Mcompar_tag_equal2_cy<4>)
     MUXCY:CI->O           1   0.026   0.000  mem_arch/dcache/Mcompar_tag_equal2_cy<5> (mem_arch/dcache/Mcompar_tag_equal2_cy<5>)
     MUXCY:CI->O          45   0.254   0.610  mem_arch/dcache/Mcompar_tag_equal2_cy<6> (mem_arch/dcache/tag_equal2)
     LUT2:I1->O            9   0.094   0.833  mem_arch/dcache/tag_hit21 (mem_arch/dcache/tag_hit2)
     LUT6:I2->O            2   0.094   1.074  mem_arch/dcache/cs_FSM_FFd3-In132 (mem_arch/dcache/cs_FSM_N10)
     LUT6:I0->O          265   0.094   0.959  mem_arch/dcache/cs_FSM_FFd3-In120 (mem_arch/dcache/cs_FSM_FFd3-In)
     LUT4:I0->O           16   0.094   0.562  mem_arch/dcache/tag_we2_and00001 (mem_arch/dcache/tag_we2_and0000)
     LUT6:I5->O            1   0.094   0.789  mem_arch/dcache/data_we_reg2<15>1 (mem_arch/dcache/data_we_reg2<15>)
     LUT4:I0->O            1   0.094   0.789  mem_arch/dcache/mem_en257 (mem_arch/dcache/mem_en257)
     LUT6:I2->O            1   0.094   0.480  mem_arch/dcache/mem_en281 (mem_arch/dcache/mem_en281)
     LUT6:I5->O            1   0.094   0.480  mem_arch/dcache/mem_en2103 (mem_arch/dcache/mem_en2103)
     LUT6:I5->O            0   0.094   0.000  mem_arch/dcache/mem_en2111 (mem_arch/dcache/mem_en2)
    cache_data_blk_ram:ena        0.000          mem_arch/dcache/cache_data2
    ----------------------------------------
    Total                      9.346ns (1.696ns logic, 7.650ns route)
                                       (18.1% logic, 81.9% route)

=========================================================================
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[7].u_iob_dm/u_dm_ce.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[6].u_iob_dm/u_dm_ce.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[5].u_iob_dm/u_dm_ce.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[4].u_iob_dm/u_dm_ce.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[3].u_iob_dm/u_dm_ce.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[2].u_iob_dm/u_dm_ce.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[1].u_iob_dm/u_dm_ce.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[0].u_iob_dm/u_dm_ce.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].gen_gate_base_dly_gt3.u_gate_srl_ff.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_en_dqs_ff.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].gen_gate_base_dly_gt3.u_gate_srl_ff.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_en_dqs_ff.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].gen_gate_base_dly_gt3.u_gate_srl_ff.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_en_dqs_ff.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].gen_gate_base_dly_gt3.u_gate_srl_ff.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_en_dqs_ff.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].gen_gate_base_dly_gt3.u_gate_srl_ff.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].gen_gate_base_dly_gt3.u_gate_srl_ff.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].gen_gate_base_dly_gt3.u_gate_srl_ff.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].gen_gate_base_dly_gt3.u_gate_srl_ff.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_en_dqs_ff.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[39].u_ff_gate_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[38].u_ff_gate_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[37].u_ff_gate_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[36].u_ff_gate_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[35].u_ff_gate_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[34].u_ff_gate_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[33].u_ff_gate_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[32].u_ff_gate_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[31].u_ff_gate_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[30].u_ff_gate_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[29].u_ff_gate_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[28].u_ff_gate_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[27].u_ff_gate_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[26].u_ff_gate_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[25].u_ff_gate_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[24].u_ff_gate_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[23].u_ff_gate_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[22].u_ff_gate_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[21].u_ff_gate_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[20].u_ff_gate_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[19].u_ff_gate_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[18].u_ff_gate_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[17].u_ff_gate_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[16].u_ff_gate_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[15].u_ff_gate_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[14].u_ff_gate_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[13].u_ff_gate_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[12].u_ff_gate_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[11].u_ff_gate_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[10].u_ff_gate_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[9].u_ff_gate_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[8].u_ff_gate_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[7].u_ff_gate_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[6].u_ff_gate_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[5].u_ff_gate_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[4].u_ff_gate_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[3].u_ff_gate_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[2].u_ff_gate_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[1].u_ff_gate_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[0].u_ff_gate_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[7].u_calib_rden_r.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[6].u_calib_rden_r.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[5].u_calib_rden_r.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[4].u_calib_rden_r.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[3].u_calib_rden_r.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[2].u_calib_rden_r.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[1].u_calib_rden_r.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[39].u_ff_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[38].u_ff_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[37].u_ff_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[36].u_ff_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[35].u_ff_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[34].u_ff_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[33].u_ff_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[32].u_ff_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[31].u_ff_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[30].u_ff_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[29].u_ff_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[28].u_ff_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[27].u_ff_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[26].u_ff_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[25].u_ff_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[24].u_ff_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[23].u_ff_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[22].u_ff_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[21].u_ff_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[20].u_ff_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[19].u_ff_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[18].u_ff_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[17].u_ff_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[16].u_ff_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[15].u_ff_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[14].u_ff_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[13].u_ff_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[12].u_ff_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[11].u_ff_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[10].u_ff_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[9].u_ff_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[8].u_ff_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[7].u_ff_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[6].u_ff_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[5].u_ff_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[4].u_ff_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[3].u_ff_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[2].u_ff_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[1].u_ff_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[0].u_ff_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[4].u_ff_cal_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[3].u_ff_cal_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[2].u_ff_cal_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[1].u_ff_cal_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[0].u_ff_cal_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[6].u_ff_rd_data_sel.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[5].u_ff_rd_data_sel.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[4].u_ff_rd_data_sel.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[3].u_ff_rd_data_sel.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[2].u_ff_rd_data_sel.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[1].u_ff_rd_data_sel.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[0].u_ff_rd_data_sel.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_tri_state_dqs.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_tri_state_dqs.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_tri_state_dqs.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_tri_state_dqs.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_tri_state_dqs.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_tri_state_dqs.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_tri_state_dqs.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_tri_state_dqs.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[61].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[61].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[61].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[61].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[61].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[61].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[60].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[60].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[60].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[60].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[60].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[60].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[55].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[55].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[55].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[55].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[55].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[55].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[47].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[47].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[47].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[47].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[47].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[47].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[46].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[46].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[46].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[46].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[46].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[46].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[45].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[45].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[45].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[45].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[45].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[45].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[44].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[44].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[44].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[44].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[44].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[44].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[42].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[42].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[42].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[42].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[42].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[42].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[40].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[40].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[40].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[40].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[40].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[40].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[38].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[38].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[38].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[38].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[38].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[38].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[37].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[37].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[37].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[37].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[37].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[37].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[33].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[33].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[33].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[33].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[33].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[33].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[30].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[30].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[30].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[30].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[30].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[30].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[28].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[28].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[28].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[28].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[28].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[28].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[25].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[25].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[25].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[25].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[25].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[25].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[24].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[24].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[24].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[24].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[24].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[24].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[23].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[23].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[23].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[23].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[23].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[23].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[22].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[22].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[22].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[22].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[22].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[22].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[20].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[20].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[20].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[20].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[20].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[20].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[19].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[19].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[19].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[19].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[19].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[19].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[18].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[18].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[18].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[18].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[18].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[18].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[17].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[17].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[17].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[17].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[17].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[17].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[16].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[16].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[16].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[16].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[16].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[16].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[15].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[15].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[15].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[15].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[15].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[15].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[14].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[14].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[14].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[14].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[14].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[14].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[13].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[13].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[13].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[13].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[13].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[13].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[11].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[11].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[11].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[11].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[11].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[11].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[8].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[8].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[8].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[8].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[8].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[8].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[7].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[7].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[7].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[7].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[7].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[7].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[6].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[6].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[6].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[6].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[6].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[6].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[5].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[5].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[5].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[5].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[5].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[5].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[4].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[4].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[4].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[4].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[4].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[4].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[3].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[3].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[3].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[3].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[3].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[3].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[2].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[2].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[2].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[2].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[2].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[2].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[0].u_ff_rden_sel_mux.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[1].u_ff_rden_sel_mux.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[2].u_ff_rden_sel_mux.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[3].u_ff_rden_sel_mux.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[4].u_ff_rden_sel_mux.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[5].u_ff_rden_sel_mux.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[6].u_ff_rden_sel_mux.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[7].u_ff_rden_sel_mux.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/u_ff_ras_n.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/u_ff_cas_n.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/u_ff_we_n.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_odt_ddr2.gen_odt[0].u_ff_odt.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_cke[0].u_ff_cke.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_cs_n[0]..u_ff_cs_n.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_addr[0].u_ff_addr.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_addr[1].u_ff_addr.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_addr[2].u_ff_addr.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_addr[3].u_ff_addr.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_addr[4].u_ff_addr.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_addr[5].u_ff_addr.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_addr[6].u_ff_addr.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_addr[7].u_ff_addr.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_addr[8].u_ff_addr.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_addr[9].u_ff_addr.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_addr[10].u_ff_addr.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_addr[11].u_ff_addr.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_addr[12].u_ff_addr.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_ba[0].u_ff_ba.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_ba[1].u_ff_ba.
WARNING:Xst:616 - Invalid property "SYN_NOPRUNE 1": Did not attach to mem_arch/ddr2_read_fifo.
WARNING:Xst:616 - Invalid property "SYN_BLACK_BOX 1": Did not attach to mem_arch/ddr2_read_fifo.
WARNING:Xst:616 - Invalid property "SYN_NOPRUNE 1": Did not attach to mem_arch/ddr2_write_fifo.
WARNING:Xst:616 - Invalid property "SYN_BLACK_BOX 1": Did not attach to mem_arch/ddr2_write_fifo.
WARNING:Xst:616 - Invalid property "SYN_NOPRUNE 1": Did not attach to mem_arch/ddr2_addr_fifo.
WARNING:Xst:616 - Invalid property "SYN_BLACK_BOX 1": Did not attach to mem_arch/ddr2_addr_fifo.


Total REAL time to Xst completion: 130.00 secs
Total CPU time to Xst completion: 128.16 secs
 
--> 


Total memory usage is 923252 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings : 1652 (   0 filtered)
Number of infos    :  116 (   0 filtered)

