// Seed: 4208124412
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  input wire id_1;
  logic [7:0] id_4, id_5;
  assign id_5[1'b0] = id_2;
endmodule
module module_1 (
    input wand id_0,
    input supply1 id_1,
    input supply0 id_2
    , id_14,
    output wand id_3,
    input uwire id_4,
    output tri id_5,
    output tri0 id_6,
    input uwire id_7,
    input wor id_8,
    input wor id_9,
    input wand id_10,
    output wire id_11,
    output tri0 id_12
);
  wire id_15;
  module_0(
      id_14, id_15, id_15
  );
  wire id_16;
endmodule
