-- ==============================================================
-- Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-- ==============================================================
library ieee; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_unsigned.all;

entity DNN_wlo_std_o_rom is 
    generic(
             DWIDTH     : integer := 16; 
             AWIDTH     : integer := 7; 
             MEM_SIZE    : integer := 104
    ); 
    port (
          addr0      : in std_logic_vector(AWIDTH-1 downto 0); 
          ce0       : in std_logic; 
          q0         : out std_logic_vector(DWIDTH-1 downto 0);
          clk       : in std_logic
    ); 
end entity; 


architecture rtl of DNN_wlo_std_o_rom is 

signal addr0_tmp : std_logic_vector(AWIDTH-1 downto 0); 
type mem_array is array (0 to MEM_SIZE-1) of std_logic_vector (DWIDTH-1 downto 0); 
signal mem : mem_array := (
    0 => "0011100110100101", 1 => "0011100110110011", 2 => "0011100110111001", 
    3 => "0011100110101110", 4 => "0011100110100111", 5 => "0011100110110001", 
    6 => "0011100110111000", 7 => "0011100110110010", 8 => "0011100110101011", 
    9 => "0011100110101111", 10 => "0011100110110110", 11 => "0011100110110011", 
    12 => "0011100110101101", 13 => "0011100110101111", 14 => "0011100110110101", 
    15 => "0011100110110011", 16 => "0011100110101100", 17 => "0011100110101111", 
    18 => "0011100110110110", 19 => "0011100110110010", 20 => "0011100110101010", 
    21 => "0011100110101110", 22 => "0011100110111000", 23 => "0011100110110100", 
    24 => "0011100110101000", 25 => "0011100110101011", 26 => "0011100110111000", 
    27 => "0011100110101001", 28 => "0011100110100111", 29 => "0011100110110111", 
    30 => "0011100110111011", 31 => "0011100110101100", 32 => "0011100110100100", 
    33 => "0011100110110001", 34 => "0011100110111011", 35 => "0011100110110000", 
    36 => "0011100110100011", 37 => "0011100110101000", 38 => "0011100110110101", 
    39 => "0011100110110100", 40 => "0011100110100110", 41 => "0011100110100010", 
    42 => "0011100110101110", 43 => "0011100110111000", 44 => "0011100110101110", 
    45 => "0011100110100001", 46 => "0011100110101000", 47 => "0011100110111000", 
    48 => "0011100110110110", 49 => "0011100110100101", 50 => "0011100110100010", 
    51 => "0011100110110011", 52 => "0011100110111001", 53 => "0011100110101011", 
    54 => "0011100110100101", 55 => "0011100110110010", 56 => "0011100110111001", 
    57 => "0011100110110000", 58 => "0011100110101001", 59 => "0011100110110000", 
    60 => "0011100110110111", 61 => "0011100110110011", 62 => "0011100110101100", 
    63 => "0011100110101111", 64 => "0011100110110101", 65 => "0011100110110011", 
    66 => "0011100110101101", 67 => "0011100110101111", 68 => "0011100110110101", 
    69 => "0011100110110010", 70 => "0011100110101011", 71 => "0011100110101110", 
    72 => "0011100110110111", 73 => "0011100110110011", 74 => "0011100110101000", 
    75 => "0011100110101100", 76 => "0011100110111000", 77 => "0011100110110110", 
    78 => "0011100110101001", 79 => "0011100110111001", 80 => "0011100110111010", 
    81 => "0011100110101010", 82 => "0011100110100101", 83 => "0011100110110100", 
    84 => "0011100110111100", 85 => "0011100110101110", 86 => "0011100110100011", 
    87 => "0011100110101100", 88 => "0011100110111000", 89 => "0011100110110010", 
    90 => "0011100110100100", 91 => "0011100110100101", 92 => "0011100110110010", 
    93 => "0011100110110110", 94 => "0011100110101010", 95 => "0011100110100001", 
    96 => "0011100110101011", 97 => "0011100110111000", 98 => "0011100110110011", 
    99 => "0011100110100011", 100 => "0011100110100101", 101 => "0011100110110110", 
    102 => "0011100110111001", 103 => "0011100110101000" );


begin 


memory_access_guard_0: process (addr0) 
begin
      addr0_tmp <= addr0;
--synthesis translate_off
      if (CONV_INTEGER(addr0) > mem_size-1) then
           addr0_tmp <= (others => '0');
      else 
           addr0_tmp <= addr0;
      end if;
--synthesis translate_on
end process;

p_rom_access: process (clk)  
begin 
    if (clk'event and clk = '1') then
        if (ce0 = '1') then 
            q0 <= mem(CONV_INTEGER(addr0_tmp)); 
        end if;
    end if;
end process;

end rtl;

Library IEEE;
use IEEE.std_logic_1164.all;

entity DNN_wlo_std_o is
    generic (
        DataWidth : INTEGER := 16;
        AddressRange : INTEGER := 104;
        AddressWidth : INTEGER := 7);
    port (
        reset : IN STD_LOGIC;
        clk : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR(AddressWidth - 1 DOWNTO 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR(DataWidth - 1 DOWNTO 0));
end entity;

architecture arch of DNN_wlo_std_o is
    component DNN_wlo_std_o_rom is
        port (
            clk : IN STD_LOGIC;
            addr0 : IN STD_LOGIC_VECTOR;
            ce0 : IN STD_LOGIC;
            q0 : OUT STD_LOGIC_VECTOR);
    end component;



begin
    DNN_wlo_std_o_rom_U :  component DNN_wlo_std_o_rom
    port map (
        clk => clk,
        addr0 => address0,
        ce0 => ce0,
        q0 => q0);

end architecture;


