
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
  **** SW Build 3670227 on Oct 13 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source /media/pablo1318/hddLinux/XILINX/Vitis_HLS/2022.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/media/pablo1318/hddLinux/XILINX/Vitis_HLS/2022.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'pablo1318' on host 'pop-os.localdomain' (Linux_x86_64 version 6.2.6-76060206-generic) on Sat Apr 15 17:35:26 CEST 2023
INFO: [HLS 200-10] On os Pop!_OS 22.04 LTS
INFO: [HLS 200-10] In directory '/home/pablo1318/workspace/prueba2vectores_kernels/vivado_rtl_kernel/probatina_ex/imports/hls'
Sourcing Tcl script './run_hls.tcl'
INFO: [HLS 200-1510] Running: source ./run_hls.tcl
INFO: [HLS 200-1510] Running: open_project prj 
INFO: [HLS 200-10] Creating and opening project '/home/pablo1318/workspace/prueba2vectores_kernels/vivado_rtl_kernel/probatina_ex/imports/hls/prj'.
INFO: [HLS 200-1510] Running: open_solution sol -flow_target vitis 
INFO: [HLS 200-10] Creating and opening solution '/home/pablo1318/workspace/prueba2vectores_kernels/vivado_rtl_kernel/probatina_ex/imports/hls/prj/sol'.
INFO: [HLS 200-1505] Using flow_target 'vitis'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcu250-figd2104-2L-e 
INFO: [HLS 200-1611] Setting target device to 'xcu250-figd2104-2L-e'
INFO: [HLS 200-1510] Running: add_files ../probatina_cmodel.cpp 
INFO: [HLS 200-10] Adding design file '../probatina_cmodel.cpp' to the project
INFO: [HLS 200-1510] Running: set_top probatina 
INFO: [HLS 200-1510] Running: csynth_design 
Running Dispatch Server on port: 35485
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.09 seconds; current allocated memory: 307.762 MB.
INFO: [HLS 200-10] Analyzing design file '../probatina_cmodel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.24 seconds. CPU system time: 0.61 seconds. Elapsed time: 6.68 seconds; current allocated memory: 309.969 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 512 has been inferred on bundle 'm00_axi'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../probatina_cmodel.cpp:47:5)
INFO: [HLS 214-115] Multiple burst writes of length 256 and bit width 512 has been inferred on bundle 'm00_axi'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../probatina_cmodel.cpp:55:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.78 seconds. CPU system time: 0.52 seconds. Elapsed time: 6.84 seconds; current allocated memory: 310.320 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 310.320 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 312.742 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 312.973 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'probatina' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_50_1' (../probatina_cmodel.cpp:50) in function 'probatina' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'probatina' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 333.945 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'm00_axi_input_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'm00_axi_output_buffer' (../probatina_cmodel.cpp:51:32)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 354.141 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'probatina' ...
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'probatina_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.2 seconds; current allocated memory: 355.430 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 355.430 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'probatina_Pipeline_VITIS_LOOP_50_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_50_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_50_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 355.473 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 355.473 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'probatina_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 355.656 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 355.656 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'probatina' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 355.664 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 355.664 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'probatina_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'probatina_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'probatina_Pipeline_1/m_axi_m00_axi_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'probatina_Pipeline_1/m_axi_m00_axi_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'probatina_Pipeline_1/m_axi_m00_axi_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'probatina_Pipeline_1/m_axi_m00_axi_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'probatina_Pipeline_1/m_axi_m00_axi_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'probatina_Pipeline_1/m_axi_m00_axi_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'probatina_Pipeline_1/m_axi_m00_axi_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'probatina_Pipeline_1/m_axi_m00_axi_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'probatina_Pipeline_1/m_axi_m00_axi_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'probatina_Pipeline_1/m_axi_m00_axi_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'probatina_Pipeline_1/m_axi_m00_axi_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'probatina_Pipeline_1/m_axi_m00_axi_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'probatina_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 355.812 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'probatina_Pipeline_VITIS_LOOP_50_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'probatina_Pipeline_VITIS_LOOP_50_1' pipeline 'VITIS_LOOP_50_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'probatina_Pipeline_VITIS_LOOP_50_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 356.730 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'probatina_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'probatina_Pipeline_3' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'probatina_Pipeline_3/m_axi_m00_axi_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'probatina_Pipeline_3/m_axi_m00_axi_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'probatina_Pipeline_3/m_axi_m00_axi_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'probatina_Pipeline_3/m_axi_m00_axi_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'probatina_Pipeline_3/m_axi_m00_axi_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'probatina_Pipeline_3/m_axi_m00_axi_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'probatina_Pipeline_3/m_axi_m00_axi_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'probatina_Pipeline_3/m_axi_m00_axi_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'probatina_Pipeline_3/m_axi_m00_axi_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'probatina_Pipeline_3/m_axi_m00_axi_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'probatina_Pipeline_3/m_axi_m00_axi_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'probatina_Pipeline_3/m_axi_m00_axi_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'probatina_Pipeline_3/m_axi_m00_axi_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'probatina_Pipeline_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 357.582 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'probatina' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'probatina/m00_axi' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'probatina/axi00_ptr0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'probatina' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'axi00_ptr0' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'probatina'.
INFO: [RTMG 210-278] Implementing memory 'probatina_m00_axi_input_buffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 361.082 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 364.988 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.44 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.48 seconds; current allocated memory: 369.449 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for probatina.
INFO: [VLOG 209-307] Generating Verilog RTL for probatina.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 10.29 seconds. CPU system time: 1.27 seconds. Elapsed time: 16.54 seconds; current allocated memory: 61.766 MB.
INFO: [HLS 200-112] Total CPU user time: 11.68 seconds. Total CPU system time: 1.6 seconds. Total elapsed time: 29.74 seconds; peak allocated memory: 369.527 MB.
INFO: [Common 17-206] Exiting vitis_hls at Sat Apr 15 17:35:54 2023...
