

================================================================
== Vivado HLS Report for 'invCosh_1'
================================================================
* Date:           Thu Aug 23 18:03:56 2018

* Version:        2016.4 (Build 1756540 on Mon Jan 23 19:31:01 MST 2017)
* Project:        hls_prop
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1927-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.11|      3.10|        0.51|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    5|    5|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 6
* Pipeline: 1
  Pipeline-0: II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
* FSM state operations: 

 <State 1>: 2.94ns
ST_1: data_V_read_3 (3)  [1/1] 0.00ns
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:0  %data_V_read_3 = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %data_V_read)

ST_1: tmp (5)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:330
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:2  %tmp = trunc i12 %data_V_read_3 to i11

ST_1: zext_cast (6)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:330
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:3  %zext_cast = zext i11 %tmp to i24

ST_1: mul (7)  [3/3] 2.94ns  loc: src/tk-mu_simple.h:330
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:4  %mul = mul i24 2731, %zext_cast


 <State 2>: 2.94ns
ST_2: mul (7)  [2/3] 2.94ns  loc: src/tk-mu_simple.h:330
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:4  %mul = mul i24 2731, %zext_cast


 <State 3>: 0.00ns
ST_3: mul (7)  [1/3] 0.00ns  loc: src/tk-mu_simple.h:330
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:4  %mul = mul i24 2731, %zext_cast

ST_3: tmp_230 (8)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:330
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:5  %tmp_230 = call i11 @_ssdm_op_PartSelect.i11.i24.i32.i32(i24 %mul, i32 13, i32 23)


 <State 4>: 2.09ns
ST_4: tmp_cast_cast (9)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:330
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:6  %tmp_cast_cast = zext i11 %tmp_230 to i12

ST_4: r_V (10)  [1/1] 1.33ns  loc: src/tk-mu_simple.h:330
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:7  %r_V = sub i12 1024, %tmp_cast_cast

ST_4: tmp_232 (13)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:333
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:10  %tmp_232 = call i2 @_ssdm_op_PartSelect.i2.i12.i32.i32(i12 %r_V, i32 10, i32 11)

ST_4: icmp (14)  [1/1] 0.76ns  loc: src/tk-mu_simple.h:333
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:11  %icmp = icmp ne i2 %tmp_232, 0


 <State 5>: 2.39ns
ST_5: tmp_231 (11)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:330
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:8  %tmp_231 = call i15 @_ssdm_op_BitConcatenate.i15.i12.i3(i12 %r_V, i3 0)

ST_5: tmp_s (12)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:330
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:9  %tmp_s = sext i15 %tmp_231 to i16

ST_5: tmp_192 (15)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:334
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:12  %tmp_192 = zext i16 %tmp_s to i64

ST_5: cosh_table7_addr (16)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:334
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:13  %cosh_table7_addr = getelementptr [8192 x i11]* @cosh_table7, i64 0, i64 %tmp_192

ST_5: cosh_table7_load (17)  [2/2] 2.39ns  loc: src/tk-mu_simple.h:334
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:14  %cosh_table7_load = load i11* %cosh_table7_addr, align 2


 <State 6>: 3.10ns
ST_6: StgValue_23 (4)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:327
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

ST_6: cosh_table7_load (17)  [1/2] 2.39ns  loc: src/tk-mu_simple.h:334
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:14  %cosh_table7_load = load i11* %cosh_table7_addr, align 2

ST_6: ssdm_int_V_write_ass (18)  [1/1] 0.71ns  loc: src/tk-mu_simple.h:334
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:15  %ssdm_int_V_write_ass = select i1 %icmp, i11 -1024, i11 %cosh_table7_load

ST_6: StgValue_26 (19)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:336
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:16  ret i11 %ssdm_int_V_write_ass



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4.11ns, clock uncertainty: 0.514ns.

 <State 1>: 2.94ns
The critical path consists of the following:
	wire read on port 'data_V_read' [3]  (0 ns)
	'mul' operation ('mul', src/tk-mu_simple.h:330) [7]  (2.94 ns)

 <State 2>: 2.94ns
The critical path consists of the following:
	'mul' operation ('mul', src/tk-mu_simple.h:330) [7]  (2.94 ns)

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 2.09ns
The critical path consists of the following:
	'sub' operation ('r_V', src/tk-mu_simple.h:330) [10]  (1.33 ns)
	'icmp' operation ('icmp', src/tk-mu_simple.h:333) [14]  (0.764 ns)

 <State 5>: 2.39ns
The critical path consists of the following:
	'getelementptr' operation ('cosh_table7_addr', src/tk-mu_simple.h:334) [16]  (0 ns)
	'load' operation ('cosh_table7_load', src/tk-mu_simple.h:334) on array 'cosh_table7' [17]  (2.39 ns)

 <State 6>: 3.1ns
The critical path consists of the following:
	'load' operation ('cosh_table7_load', src/tk-mu_simple.h:334) on array 'cosh_table7' [17]  (2.39 ns)
	'select' operation ('ssdm_int<14 + 1024 * 0, true>.V', src/tk-mu_simple.h:334) [18]  (0.71 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
