# Reading C:/altera/13.1/modelsim_ase/tcl/vsim/pref.tcl 
# do capture_and_store_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Proyecto BBTS/Capture_and_store/memory.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity memory
# -- Compiling architecture Behavioral of memory
# vcom -93 -work work {C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Proyecto BBTS/Capture_and_store/DelayedOutput.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity DelayedOutput
# -- Compiling architecture Behavioral of DelayedOutput
# vcom -93 -work work {C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Proyecto BBTS/Capture_and_store/Capture_driver.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity capture_driver
# -- Compiling architecture Behavioral of capture_driver
# vcom -93 -work work {C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Proyecto BBTS/Capture_and_store/RegisterPP.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity RegisterPP
# -- Compiling architecture Behavioral of RegisterPP
# vcom -93 -work work {C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Proyecto BBTS/Capture_and_store/div_clk.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity div_clk
# -- Compiling architecture Behavioral of div_clk
# vcom -93 -work work {C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Proyecto BBTS/Capture_and_store/capture_and_store.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity capture_and_store
# -- Compiling architecture Behavioral of capture_and_store
# 
vsim work.capture_and_store
# vsim work.capture_and_store 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.capture_and_store(behavioral)
# Loading work.capture_driver(behavioral)
# Loading work.registerpp(behavioral)
# Loading work.div_clk(behavioral)
# Loading work.delayedoutput(behavioral)
# Loading work.memory(behavioral)
vsim work.capture_and_store
# vsim work.capture_and_store 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.capture_and_store(behavioral)
# Loading work.capture_driver(behavioral)
# Loading work.registerpp(behavioral)
# Loading work.div_clk(behavioral)
# Loading work.delayedoutput(behavioral)
# Loading work.memory(behavioral)
wave create -driver freeze -pattern clock -initialvalue 0 -period 100ps -dutycycle 50 -starttime 0ps -endtime 3000ps sim:/capture_and_store/PCLK
add wave -position insertpoint  \
sim:/capture_and_store/HREF
wave create -driver freeze -pattern constant -value 1 -starttime 0ps -endtime 3000ps sim:/capture_and_store/HREF
wave create -driver freeze -pattern constant -value 1 -starttime 0ps -endtime 3000ps sim:/capture_and_store/RST
wave create -driver freeze -pattern random -initialvalue 00000000 -period 100ps -random_type Uniform -seed 5 -range 7 0 -starttime 0ps -endtime 3000ps sim:/capture_and_store/D_IN
add wave -position insertpoint  \
sim:/capture_and_store/clk_div
add wave -position insertpoint  \
sim:/capture_and_store/wr
add wave -position insertpoint  \
sim:/capture_and_store/pixel_per_line_counter_aux
add wave -position insertpoint  \
sim:/capture_and_store/line_counter_aux
add wave -position insertpoint  \
sim:/capture_and_store/address
add wave -position insertpoint  \
sim:/capture_and_store/Qaux1
add wave -position insertpoint  \
sim:/capture_and_store/Qaux2
add wave -position insertpoint  \
sim:/capture_and_store/Q_OUT
run -all
wave edit invert -start 0ps -end 27ps Edit:/capture_and_store/RST
restart
run -all
