{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1520332836808 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1520332836808 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 06 11:40:36 2018 " "Processing started: Tue Mar 06 11:40:36 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1520332836808 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1520332836808 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Morse -c Morse " "Command: quartus_map --read_settings_files=on --write_settings_files=off Morse -c Morse" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1520332836808 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1520332837050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pec02/documents/pec-2018-master/tarea7b/clock_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/pec02/documents/pec-2018-master/tarea7b/clock_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clockGen-Structure " "Found design unit 1: clockGen-Structure" {  } { { "../Tarea7b/clock_gen.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018-master/Tarea7b/clock_gen.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1520332837422 ""} { "Info" "ISGN_ENTITY_NAME" "1 clockGen " "Found entity 1: clockGen" {  } { { "../Tarea7b/clock_gen.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018-master/Tarea7b/clock_gen.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1520332837422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1520332837422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "morse.vhd 2 1 " "Found 2 design units, including 1 entities, in source file morse.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Morse-Structure " "Found design unit 1: Morse-Structure" {  } { { "Morse.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018-master/Morse/Morse.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1520332837423 ""} { "Info" "ISGN_ENTITY_NAME" "1 Morse " "Found entity 1: Morse" {  } { { "Morse.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018-master/Morse/Morse.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1520332837423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1520332837423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "switchtomorse.vhd 2 1 " "Found 2 design units, including 1 entities, in source file switchtomorse.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SwitchToMorse-Structure " "Found design unit 1: SwitchToMorse-Structure" {  } { { "SwitchToMorse.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018-master/Morse/SwitchToMorse.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1520332837425 ""} { "Info" "ISGN_ENTITY_NAME" "1 SwitchToMorse " "Found entity 1: SwitchToMorse" {  } { { "SwitchToMorse.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018-master/Morse/SwitchToMorse.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1520332837425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1520332837425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displaylletres.vhd 2 1 " "Found 2 design units, including 1 entities, in source file displaylletres.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Display7-Structure " "Found design unit 1: Display7-Structure" {  } { { "displayLletres.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018-master/Morse/displayLletres.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1520332837427 ""} { "Info" "ISGN_ENTITY_NAME" "1 Display7 " "Found entity 1: Display7" {  } { { "displayLletres.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018-master/Morse/displayLletres.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1520332837427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1520332837427 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Morse " "Elaborating entity \"Morse\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1520332837449 ""}
{ "Warning" "WVRFX_VHDL_2050_UNCONVERTED" "KEY Morse.vhd(57) " "VHDL warning at Morse.vhd(57): sensitivity list already contains KEY" {  } { { "Morse.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018-master/Morse/Morse.vhd" 57 0 0 } }  } 0 10812 "VHDL warning at %2!s!: sensitivity list already contains %1!s!" 0 0 "Quartus II" 0 -1 1520332837451 "|Morse"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clockGen clockGen:clock " "Elaborating entity \"clockGen\" for hierarchy \"clockGen:clock\"" {  } { { "Morse.vhd" "clock" { Text "C:/Users/pec02/Documents/PEC-2018-master/Morse/Morse.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1520332837462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Display7 Display7:visor0 " "Elaborating entity \"Display7\" for hierarchy \"Display7:visor0\"" {  } { { "Morse.vhd" "visor0" { Text "C:/Users/pec02/Documents/PEC-2018-master/Morse/Morse.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1520332837464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SwitchToMorse SwitchToMorse:morse0 " "Elaborating entity \"SwitchToMorse\" for hierarchy \"SwitchToMorse:morse0\"" {  } { { "Morse.vhd" "morse0" { Text "C:/Users/pec02/Documents/PEC-2018-master/Morse/Morse.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1520332837465 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SwitchToMorse:morse0\|MorseVector\[2\] " "Converted tri-state buffer \"SwitchToMorse:morse0\|MorseVector\[2\]\" feeding internal logic into a wire" {  } { { "SwitchToMorse.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018-master/Morse/SwitchToMorse.vhd" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1520332837532 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SwitchToMorse:morse0\|MorseVector\[3\] " "Converted tri-state buffer \"SwitchToMorse:morse0\|MorseVector\[3\]\" feeding internal logic into a wire" {  } { { "SwitchToMorse.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018-master/Morse/SwitchToMorse.vhd" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1520332837532 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SwitchToMorse:morse0\|MorseVector\[4\] " "Converted tri-state buffer \"SwitchToMorse:morse0\|MorseVector\[4\]\" feeding internal logic into a wire" {  } { { "SwitchToMorse.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018-master/Morse/SwitchToMorse.vhd" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1520332837532 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SwitchToMorse:morse0\|MorseVector\[5\] " "Converted tri-state buffer \"SwitchToMorse:morse0\|MorseVector\[5\]\" feeding internal logic into a wire" {  } { { "SwitchToMorse.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018-master/Morse/SwitchToMorse.vhd" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1520332837532 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SwitchToMorse:morse0\|MorseVector\[6\] " "Converted tri-state buffer \"SwitchToMorse:morse0\|MorseVector\[6\]\" feeding internal logic into a wire" {  } { { "SwitchToMorse.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018-master/Morse/SwitchToMorse.vhd" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1520332837532 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SwitchToMorse:morse0\|MorseVector\[7\] " "Converted tri-state buffer \"SwitchToMorse:morse0\|MorseVector\[7\]\" feeding internal logic into a wire" {  } { { "SwitchToMorse.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018-master/Morse/SwitchToMorse.vhd" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1520332837532 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SwitchToMorse:morse0\|MorseVector\[8\] " "Converted tri-state buffer \"SwitchToMorse:morse0\|MorseVector\[8\]\" feeding internal logic into a wire" {  } { { "SwitchToMorse.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018-master/Morse/SwitchToMorse.vhd" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1520332837532 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SwitchToMorse:morse0\|MorseVector\[9\] " "Converted tri-state buffer \"SwitchToMorse:morse0\|MorseVector\[9\]\" feeding internal logic into a wire" {  } { { "SwitchToMorse.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018-master/Morse/SwitchToMorse.vhd" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1520332837532 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SwitchToMorse:morse0\|MorseVector\[10\] " "Converted tri-state buffer \"SwitchToMorse:morse0\|MorseVector\[10\]\" feeding internal logic into a wire" {  } { { "SwitchToMorse.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018-master/Morse/SwitchToMorse.vhd" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1520332837532 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SwitchToMorse:morse0\|MorseVector\[11\] " "Converted tri-state buffer \"SwitchToMorse:morse0\|MorseVector\[11\]\" feeding internal logic into a wire" {  } { { "SwitchToMorse.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018-master/Morse/SwitchToMorse.vhd" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1520332837532 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1520332837532 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Morse.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018-master/Morse/Morse.vhd" 59 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1520332837807 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1520332837807 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FINISH FINISH~_emulated FINISH~1 " "Register \"FINISH\" is converted into an equivalent circuit using register \"FINISH~_emulated\" and latch \"FINISH~1\"" {  } { { "Morse.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018-master/Morse/Morse.vhd" 65 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1520332837807 "|Morse|FINISH"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "WIP WIP~_emulated WIP~1 " "Register \"WIP\" is converted into an equivalent circuit using register \"WIP~_emulated\" and latch \"WIP~1\"" {  } { { "Morse.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018-master/Morse/Morse.vhd" 61 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1520332837807 "|Morse|WIP"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1520332837807 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "INI_MORSE High " "Register INI_MORSE will power up to High" {  } { { "Morse.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018-master/Morse/Morse.vhd" 59 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1520332837853 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Quartus II" 0 -1 1520332837853 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1520332838041 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1520332838041 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "199 " "Implemented 199 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1520332838072 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1520332838072 ""} { "Info" "ICUT_CUT_TM_LCELLS" "183 " "Implemented 183 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1520332838072 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1520332838072 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "498 " "Peak virtual memory: 498 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1520332838084 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 06 11:40:38 2018 " "Processing ended: Tue Mar 06 11:40:38 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1520332838084 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1520332838084 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1520332838084 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1520332838084 ""}
