<!DOCTYPE html>
<html>
  <meta http-equiv="content-type" content="text/html; charset=UTF-8"/>
  <head>
<!-- INTEL CONFIDENTIAL
 -->
<!-- 
 -->
<!-- Copyright 2024 Intel Corporation All Rights Reserved.
 -->
<!-- 
 -->
<!-- The source code contained or described herein and all documents related
 -->
<!-- to the source code ("Material") are owned by Intel Corporation or its
 -->
<!-- suppliers or licensors. Title to the Material remains with Intel
 -->
<!-- Corporation or its suppliers and licensors. The Material contains trade
 -->
<!-- secrets and proprietary and confidential information of Intel or its
 -->
<!-- suppliers and licensors. The Material is protected by worldwide copyright
 -->
<!-- and trade secret laws and treaty provisions. No part of the Material may
 -->
<!-- be used, copied, reproduced, modified, published, uploaded, posted,
 -->
<!-- transmitted, distributed, or disclosed in any way without Intel's prior
 -->
<!-- express written permission.
 -->
<!-- 
 -->
<!-- No license under any patent, copyright, trade secret or other intellectual
 -->
<!-- property right is granted to or conferred upon you by disclosure or
 -->
<!-- delivery of the Materials, either expressly, by implication, inducement,
 -->
<!-- estoppel or otherwise. Any license under such intellectual property rights
 -->
<!-- must be express and approved by Intel in writing. -->
<!--  -->
    <title>Registers in AddressMap abc_soc_top/vexa/abcnoc/ve_2_7_p0_0x00010400_address_map_instance</title>

    <!-- Default style sheet -->
    <style type="text/css">
      body        { font-family:Verdana,Helvetica,sans-serif; }
      th          { background:#E0C0C0; }
      td          { padding:0px 8px; border-width:1px; border-style:solid; border-color:black; }
      td.unboxed  { border-style:none; }
      ul          { list-style-type:disc; }
      code        { white-space:pre;font-family:monospace;display:block;font-size:1.3em; }
      code.tree   { display:inline;font-size:medium; }
      .namsp       { font-weight:bold; }
      .namprim     { font-style:italic; }
      .signature   { white-space:pre;font-family:monospace;display:left;font-size:1.1em; }
      .msgerror   { color:#FF0000; }
      .msgwarng   { color:#CC8800; }
      .boxed      { border-width:1px; border-style:solid; }
      .unboxed    { border-width:1px; }
      .tblcoll    { border-collapse:collapse; }
      .regname    { font-size:larger; font-weight:bold; }
      .regunalloc { background:#EEEEEE; }
      .sdescmap   { font-style:italic; }
      .sdescdet   { font-style:italic; font-weight:bold; }
      .ldescdet   { font-size:smaller; }
      .addr       { font-family:monospace; font-size:larger; }
      .agent      { font-size:smaller; }
      .fldview    { font-size:larger; }
      .flddesc    { background:#FFF0B0; }
      .tabrh      { background:#E0C0C0; }
      .tabry      { background:#FFF2CC; }
      .tabryd     { background:#EFD2AC; }
      .tabrb      { background:#DEEAFA; }
      .tabrbd     { background:#BECAEA; }
      .tabrt      { background:#ADD9FF; }
      .tabrtd     { background:#8DB9EF; }
      .tabrg      { background:#C6F8CC; }
      .tabrgl     { background:#D6FFDC; }
      .tabrv      { background:#E0E4FE; }
      .tabrs      { background:#DDDDDD; }
      .fldpos     { background:#E0E0E0; text-align:center; font-weight:bold; }
      .fldnorm    { background:#C0C0F0; text-align:center; font-weight:bold; }
      .fldrsvd    { background:#C080F0; text-align:center; font-weight:bold; }
      .fldgap     { text-align:center; font-weight:bold; }
      .fldrst     { background:#FFFFE0; text-align:center; }
      .fldrstuaf  { color:#DC143C; }
      .accga      { text-align:center; }
      .accno      { background:#E0E0F8; text-align:center; }
      .accro      { background:#F8E0E0; text-align:center; }
      .accwo      { background:#E0F8E0; text-align:center; }
      .accrw      { background:#F8F8E0; text-align:center; }
    </style>
  </head>
  <body>
    <hr/>
    <h1 id="TOPOFDOC">Registers in AddressMap abc_soc_top/vexa/abcnoc/ve_2_7_p0_0x00010400_address_map_instance</h1>
    <h2><a href="abc_soc_regs.html">Back to main file</a></h2>
    <p><i>
INTEL CONFIDENTIAL
<br/>

<br/>
Copyright 2024 Intel Corporation All Rights Reserved.
<br/>

<br/>
The source code contained or described herein and all documents related
<br/>
to the source code ("Material") are owned by Intel Corporation or its
<br/>
suppliers or licensors. Title to the Material remains with Intel
<br/>
Corporation or its suppliers and licensors. The Material contains trade
<br/>
secrets and proprietary and confidential information of Intel or its
<br/>
suppliers and licensors. The Material is protected by worldwide copyright
<br/>
and trade secret laws and treaty provisions. No part of the Material may
<br/>
be used, copied, reproduced, modified, published, uploaded, posted,
<br/>
transmitted, distributed, or disclosed in any way without Intel's prior
<br/>
express written permission.
<br/>

<br/>
No license under any patent, copyright, trade secret or other intellectual
<br/>
property right is granted to or conferred upon you by disclosure or
<br/>
delivery of the Materials, either expressly, by implication, inducement,
<br/>
estoppel or otherwise. Any license under such intellectual property rights
<br/>
must be express and approved by Intel in writing.<br/>
<br/>
<br/>
This file was automatically generated by OneSource.
<br/>
Do not edit this file manually!<br/>
<br/>
<br/>
</i></p>

    <h3 class="sdescdet"></h3>
    <p class="ldescdet"></p>
    <hr/>
    <h2 id="G_AR_abc_soc_top_vexa_abcnoc_ve_2_7_p0_0x00010400_address_map_instance">AddressMap abc_soc_top/vexa/abcnoc/ve_2_7_p0_0x00010400_address_map_instance</h2>

    <!-- Registers for AddressMap abc_soc_top/vexa/abcnoc/ve_2_7_p0_0x00010400_address_map_instance -->
      <p>AddressUnit: 8</p>
      <p><b>Accessible over:</b><br/>
        &emsp;<b><a href="abc_soc_regs.html#G_GR_NOC_rcs__axi_eaacf73c">Group NOC.rcs__axi</a></b> Mem with fixed address<br/>
      </p>
    <table>
      <tr>
        <th>Address</th>
        <th>EndAddress</th>
        <th>Name</th>
        <th>Description</th>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000000</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_E2BE2003491F7A76">bridge_ve_2_7_p0_23_58_strtx_bridge_id_value</a>  </b></td>
        <td class="unboxed sdescmap">Bridge ID register</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x00000008</td>
        <td class="unboxed addr">0x0000000f</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000010</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_4D74AB8BD9FF4AAB">bridge_ve_2_7_p0_23_58_noc_tx_ab_dest_decode_error_value</a>  </b></td>
        <td class="unboxed sdescmap">Illegal destination lookup key log</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x00000018</td>
        <td class="unboxed addr">0x0000002f</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000030</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_9B7281C17F531874">bridge_ve_2_7_p0_23_58_noc_ctrl_value</a>  </b></td>
        <td class="unboxed sdescmap">Streaming TX clock gating override</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x00000034</td>
        <td class="unboxed addr">0x00000037</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000038</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_160DBB47D798EE7F">bridge_ve_2_7_p0_23_58_noc_tx_qos_weight_0_value</a>  </b></td>
        <td class="unboxed sdescmap">QoS profile data</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x00000040</td>
        <td class="unboxed addr">0x00000057</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000058</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_93D95651F728F4EF">bridge_ve_2_7_p0_23_58_noc_tx_error_status_strg_value</a>  </b></td>
        <td class="unboxed sdescmap">Interrupt status register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000060</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_1DEFFA3E7A07605F">bridge_ve_2_7_p0_23_58_noc_tx_error_status_value</a>  </b></td>
        <td class="unboxed sdescmap">TX event status write zero to clear register</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x00000068</td>
        <td class="unboxed addr">0x00000087</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000088</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_849CDDC09D1CFB55">bridge_ve_2_7_p0_23_58_noc_tx_error_inject_value</a>  </b></td>
        <td class="unboxed sdescmap">Interrupt error inject register</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x00000090</td>
        <td class="unboxed addr">0x000000cf</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000d0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D3EA9CC31145DA0A">bridge_ve_2_7_p0_23_58_noc_rx_a_vc_b2h_credit_counter_value_value</a>  </b></td>
        <td class="unboxed sdescmap">B2H interface vc credit counter value</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000d8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_0F393DEBAD5F6E96">bridge_ve_2_7_p0_23_58_noc_rx_a_shared_b2h_credit_counter_value_value</a>  </b></td>
        <td class="unboxed sdescmap">B2H interface shared credit counter value</td>
      </tr>
    </table>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <hr/>

    <!-- Registers details / bit fields -->
    <h2 id="G_BITFIELDS">Register Details for AddressMap abc_soc_top/vexa/abcnoc/ve_2_7_p0_0x00010400_address_map_instance</h2>
    <p><b>Note:</b> AddressOffsets before register name are offsets inside AddressMap (that is what the "+" means)</p>
    <p id="R_E2BE2003491F7A76" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000000</span> Register(64 bit) bridge_ve_2_7_p0_23_58_strtx_bridge_id_value</span><br/>
      <span class="sdescdet">Bridge ID register</span><br/>
      <span class="ldescdet">Unique identifier assigned to the source-initiator bridge.<br/><br/>
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x02010400</span> at NOC.vexarray (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x0000000000000017</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>63</td>
        <td>62</td>
        <td>61</td>
        <td>60</td>
        <td>59</td>
        <td>58</td>
        <td>57</td>
        <td>56</td>
        <td>55</td>
        <td>54</td>
        <td>53</td>
        <td>52</td>
        <td>51</td>
        <td>50</td>
        <td>49</td>
        <td>48</td>
        <td>47</td>
        <td>46</td>
        <td>45</td>
        <td>44</td>
        <td>43</td>
        <td>42</td>
        <td>41</td>
        <td>40</td>
        <td>39</td>
        <td>38</td>
        <td>37</td>
        <td>36</td>
        <td>35</td>
        <td>34</td>
        <td>33</td>
        <td>32</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="48">UNSD_63_16</td>
        <td class="fldnorm" colspan="16">ID</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="48">NA</td>
        <td class="accno" colspan="16">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[63:16]</b><br/>NA</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNSD_63_16</span><br/>
          <span class="sdescdet">need to be updated</span><br/>
          <span class="ldescdet">need to be updated</span></p>
          <p><b>Reset: </b>hex:0x000000000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ID</span><br/>
          <span class="sdescdet">Unique bridge ID</span><br/>
          <span class="ldescdet">Unique bridge ID</span></p>
          <p><b>Reset: </b>hex:0x0017;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_abcnoc_ve_2_7_p0_0x00010400_address_map_instance">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_4D74AB8BD9FF4AAB" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000010</span> Register(64 bit) bridge_ve_2_7_p0_23_58_noc_tx_ab_dest_decode_error_value</span><br/>
      <span class="sdescdet">Illegal destination lookup key log</span><br/>
      <span class="ldescdet">This register logs the route lookup information for the first occurrence of a lookup failure illegal destination for A and B host interface.  Note the cfg_bridge_id is common to all lookups and is not logged here but is reported in the noc_tx_id register.  Subsequent error keys for a given host interface will not be logged until the corresponding valid bit is cleared.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x02010410</span> at NOC.vexarray (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x0000000000000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>63</td>
        <td>62</td>
        <td>61</td>
        <td>60</td>
        <td>59</td>
        <td>58</td>
        <td>57</td>
        <td>56</td>
        <td>55</td>
        <td>54</td>
        <td>53</td>
        <td>52</td>
        <td>51</td>
        <td>50</td>
        <td>49</td>
        <td>48</td>
        <td>47</td>
        <td>46</td>
        <td>45</td>
        <td>44</td>
        <td>43</td>
        <td>42</td>
        <td>41</td>
        <td>40</td>
        <td>39</td>
        <td>38</td>
        <td>37</td>
        <td>36</td>
        <td>35</td>
        <td>34</td>
        <td>33</td>
        <td>32</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="12">UNSD_63_52</td>
        <td class="fldnorm" colspan="1">VALID_B</td>
        <td class="fldnorm" colspan="3">IFID_B</td>
        <td class="fldnorm" colspan="5">UNSD_47_43</td>
        <td class="fldnorm" colspan="11">HPID_B</td>
        <td class="fldnorm" colspan="12">UNSD_31_20</td>
        <td class="fldnorm" colspan="1">VALID_A</td>
        <td class="fldnorm" colspan="3">IFID_A</td>
        <td class="fldnorm" colspan="5">UNSD_15_11</td>
        <td class="fldnorm" colspan="11">HPID_A</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="12">NA</td>
        <td class="accno" colspan="1">NA</td>
        <td class="accno" colspan="3">NA</td>
        <td class="accno" colspan="5">NA</td>
        <td class="accno" colspan="11">NA</td>
        <td class="accno" colspan="12">NA</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="5">NA</td>
        <td class="accno" colspan="11">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[63:52]</b><br/>NA</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNSD_63_52</span><br/>
          <span class="sdescdet">Spare bits.</span><br/>
          <span class="ldescdet">Spare bits.</span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[51:51]</b><br/>NA</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">VALID_B</span><br/>
          <span class="sdescdet">disabled register field</span><br/>
          <span class="ldescdet">disabled register field</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[50:48]</b><br/>NA</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">IFID_B</span><br/>
          <span class="sdescdet">disabled register field</span><br/>
          <span class="ldescdet">disabled register field</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[47:43]</b><br/>NA</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNSD_47_43</span><br/>
          <span class="sdescdet">Spare bits.</span><br/>
          <span class="ldescdet">Spare bits.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[42:32]</b><br/>NA</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">HPID_B</span><br/>
          <span class="sdescdet">disabled register field</span><br/>
          <span class="ldescdet">disabled register field</span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[31:20]</b><br/>NA</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNSD_31_20</span><br/>
          <span class="sdescdet">Spare bits.</span><br/>
          <span class="ldescdet">Spare bits.</span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:19]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">VALID_A</span><br/>
          <span class="sdescdet">1b1: Host interface A illegal destintation error has been logged, subsequent errorneous lookup keys will not be logged until this bit is cleared.1b0: Host interface A illegal error log is old/invalid, next occurring error will be logged.</span><br/>
          <span class="ldescdet">1b1: Host interface A illegal destintation error has been logged, subsequent errorneous lookup keys will not be logged until this bit is cleared.1b0: Host interface A illegal error log is old/invalid, next occurring error will be logged.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">IFID_A</span><br/>
          <span class="sdescdet">Host interface A destintation interface ID ifid value of failing lookup.</span><br/>
          <span class="ldescdet">Host interface A destintation interface ID ifid value of failing lookup.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:11]</b><br/>NA</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNSD_15_11</span><br/>
          <span class="sdescdet">Spare bits.</span><br/>
          <span class="ldescdet">Spare bits.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">HPID_A</span><br/>
          <span class="sdescdet">Host interface A destination host id hpid value of failing lookup.</span><br/>
          <span class="ldescdet">Host interface A destination host id hpid value of failing lookup.</span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_abcnoc_ve_2_7_p0_0x00010400_address_map_instance">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_9B7281C17F531874" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000030</span> Register(32 bit) bridge_ve_2_7_p0_23_58_noc_ctrl_value</span><br/>
      <span class="sdescdet">Streaming TX clock gating override</span><br/>
      <span class="ldescdet">This register controls miscellaneous bridge settings
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x02010430</span> at NOC.vexarray (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="29">UNSD_31_3</td>
        <td class="fldnorm" colspan="1">B2H_RAS_CHECK</td>
        <td class="fldnorm" colspan="1">H2B_RAS_CHECK</td>
        <td class="fldnorm" colspan="1">CG_OR</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="29">NA</td>
        <td class="accno" colspan="1">NA</td>
        <td class="accno" colspan="1">NA</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:03]</b><br/>NA</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNSD_31_3</span><br/>
          <span class="sdescdet">Spare bits.</span><br/>
          <span class="ldescdet">Spare bits.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>NA</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">B2H_RAS_CHECK</span><br/>
          <span class="sdescdet">disabled register field</span><br/>
          <span class="ldescdet">disabled register field</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>NA</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">H2B_RAS_CHECK</span><br/>
          <span class="sdescdet">disabled register field</span><br/>
          <span class="ldescdet">disabled register field</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">CG_OR</span><br/>
          <span class="sdescdet">1b1: This field is used by coarse grained clock gating logic. This field can be set to override coarse clock gating for the entire Streaming Tx bridge. Coarse clock gating for selective Steaming Tx Bridges can be overridden by locally setting this field, if the user does not want incur and aggregate coarse clock gating cycle penalty over a fast path/critical path through the NoC.1b0: Coarse clock gating is locally enabled</span><br/>
          <span class="ldescdet">1b1: This field is used by coarse grained clock gating logic. This field can be set to override coarse clock gating for the entire Streaming Tx bridge. Coarse clock gating for selective Steaming Tx Bridges can be overridden by locally setting this field, if the user does not want incur and aggregate coarse clock gating cycle penalty over a fast path/critical path through the NoC.1b0: Coarse clock gating is locally enabled</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_abcnoc_ve_2_7_p0_0x00010400_address_map_instance">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_160DBB47D798EE7F" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000038</span> Register(64 bit) bridge_ve_2_7_p0_23_58_noc_tx_qos_weight_0_value</span><br/>
      <span class="sdescdet">QoS profile data</span><br/>
      <span class="ldescdet">This register describes the weight value of each QoS supported at the noc_tx. Each byte of this register must be greater than or equal to 1. Each transmitting noc_tx supports up to 16 QoS profiles. Each QoS is composed of priority and weight, however only the weight is programmable, therefore is part of the registers.QoS data is composed of four registers, noc_tx_qos_weight_0, noc_tx_qos_weight_1, noc_tx_qos_weight_2 and noc_tx_qos_weight_3, each of which contains the weight of four profiles. Depending upon how many QoS profiles are enabled, the appropriate bits in the following registers are available.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x02010438</span> at NOC.vexarray (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x0000000000000003</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>63</td>
        <td>62</td>
        <td>61</td>
        <td>60</td>
        <td>59</td>
        <td>58</td>
        <td>57</td>
        <td>56</td>
        <td>55</td>
        <td>54</td>
        <td>53</td>
        <td>52</td>
        <td>51</td>
        <td>50</td>
        <td>49</td>
        <td>48</td>
        <td>47</td>
        <td>46</td>
        <td>45</td>
        <td>44</td>
        <td>43</td>
        <td>42</td>
        <td>41</td>
        <td>40</td>
        <td>39</td>
        <td>38</td>
        <td>37</td>
        <td>36</td>
        <td>35</td>
        <td>34</td>
        <td>33</td>
        <td>32</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">UNSD_63_32</td>
        <td class="fldnorm" colspan="8">WT_QOS_3</td>
        <td class="fldnorm" colspan="8">WT_QOS_2</td>
        <td class="fldnorm" colspan="8">WT_QOS_1</td>
        <td class="fldnorm" colspan="8">WT_QOS_0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">NA</td>
        <td class="accno" colspan="8">NA</td>
        <td class="accno" colspan="8">NA</td>
        <td class="accno" colspan="8">NA</td>
        <td class="accno" colspan="8">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[63:32]</b><br/>NA</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNSD_63_32</span><br/>
          <span class="sdescdet">need to be updated</span><br/>
          <span class="ldescdet">need to be updated</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[31:24]</b><br/>NA</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">WT_QOS_3</span><br/>
          <span class="sdescdet">disabled register field</span><br/>
          <span class="ldescdet">disabled register field</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:16]</b><br/>NA</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">WT_QOS_2</span><br/>
          <span class="sdescdet">disabled register field</span><br/>
          <span class="ldescdet">disabled register field</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:08]</b><br/>NA</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">WT_QOS_1</span><br/>
          <span class="sdescdet">disabled register field</span><br/>
          <span class="ldescdet">disabled register field</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">WT_QOS_0</span><br/>
          <span class="sdescdet">OQS weight 0</span><br/>
          <span class="ldescdet">OQS weight 0</span></p>
          <p><b>Reset: </b>hex:0x03;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_abcnoc_ve_2_7_p0_0x00010400_address_map_instance">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_93D95651F728F4EF" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000058</span> Register(64 bit) bridge_ve_2_7_p0_23_58_noc_tx_error_status_strg_value</span><br/>
      <span class="sdescdet">Interrupt status register</span><br/>
      <span class="ldescdet">This register tracks error or interrupt conditions. It resets to 0, but as these conditions occur, the corresponding bits are set to 1. This register can be read and can also be cleared by sending a write with bits set to 0 for the bits that should be cleared. This register works in combination with the Transmit Interrupt Mask register to determine when an interrupt is transmitted.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x02010458</span> at NOC.vexarray (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x0000000000000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>63</td>
        <td>62</td>
        <td>61</td>
        <td>60</td>
        <td>59</td>
        <td>58</td>
        <td>57</td>
        <td>56</td>
        <td>55</td>
        <td>54</td>
        <td>53</td>
        <td>52</td>
        <td>51</td>
        <td>50</td>
        <td>49</td>
        <td>48</td>
        <td>47</td>
        <td>46</td>
        <td>45</td>
        <td>44</td>
        <td>43</td>
        <td>42</td>
        <td>41</td>
        <td>40</td>
        <td>39</td>
        <td>38</td>
        <td>37</td>
        <td>36</td>
        <td>35</td>
        <td>34</td>
        <td>33</td>
        <td>32</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">UNSD_63_32</td>
        <td class="fldnorm" colspan="14">UNSD_31_18</td>
        <td class="fldnorm" colspan="1">B2H_TP_RAS_ECC_CORR_ERR</td>
        <td class="fldnorm" colspan="1">B2H_TP_RAS_ERR</td>
        <td class="fldnorm" colspan="1">B2H_USABLE_CREDITS_ERR</td>
        <td class="fldnorm" colspan="1">B2H_RAS_ERR</td>
        <td class="fldnorm" colspan="1">H2B_RAS_ERR</td>
        <td class="fldnorm" colspan="1">CSR_PARITY_ERR</td>
        <td class="fldnorm" colspan="1">FIFO_OVERFLOW_H</td>
        <td class="fldnorm" colspan="1">FIFO_OVERFLOW_G</td>
        <td class="fldnorm" colspan="1">FIFO_OVERFLOW_F</td>
        <td class="fldnorm" colspan="1">FIFO_OVERFLOW_E</td>
        <td class="fldnorm" colspan="1">FIFO_OVERFLOW_D</td>
        <td class="fldnorm" colspan="1">FIFO_OVERFLOW_C</td>
        <td class="fldnorm" colspan="1">FIFO_OVERFLOW_B</td>
        <td class="fldnorm" colspan="1">FIFO_OVERFLOW_A</td>
        <td class="fldnorm" colspan="1">UNSD_3</td>
        <td class="fldnorm" colspan="1">TRANS_ILLEGAL_DEST_QOS</td>
        <td class="fldnorm" colspan="1">SOP_AFTER_SOP</td>
        <td class="fldnorm" colspan="1">TRANS_WITHOUT_SOP</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">NA</td>
        <td class="accno" colspan="14">NA</td>
        <td class="accno" colspan="1">NA</td>
        <td class="accno" colspan="1">NA</td>
        <td class="accno" colspan="1">NA</td>
        <td class="accno" colspan="1">NA</td>
        <td class="accno" colspan="1">NA</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">NA</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[63:32]</b><br/>NA</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNSD_63_32</span><br/>
          <span class="sdescdet">need to be updated</span><br/>
          <span class="ldescdet">need to be updated</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[31:18]</b><br/>NA</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNSD_31_18</span><br/>
          <span class="sdescdet">Spare bits.</span><br/>
          <span class="ldescdet">Spare bits.</span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:17]</b><br/>NA</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">B2H_TP_RAS_ECC_CORR_ERR</span><br/>
          <span class="sdescdet">disabled register field</span><br/>
          <span class="ldescdet">disabled register field</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:16]</b><br/>NA</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">B2H_TP_RAS_ERR</span><br/>
          <span class="sdescdet">disabled register field</span><br/>
          <span class="ldescdet">disabled register field</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:15]</b><br/>NA</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">B2H_USABLE_CREDITS_ERR</span><br/>
          <span class="sdescdet">disabled register field</span><br/>
          <span class="ldescdet">disabled register field</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:14]</b><br/>NA</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">B2H_RAS_ERR</span><br/>
          <span class="sdescdet">disabled register field</span><br/>
          <span class="ldescdet">disabled register field</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:13]</b><br/>NA</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">H2B_RAS_ERR</span><br/>
          <span class="sdescdet">disabled register field</span><br/>
          <span class="ldescdet">disabled register field</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">CSR_PARITY_ERR</span><br/>
          <span class="sdescdet">1b1: This is ored bit of all parity error bits</span><br/>
          <span class="ldescdet">1b1: This is ored bit of all parity error bits</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">FIFO_OVERFLOW_H</span><br/>
          <span class="sdescdet">1b1: Sets if the Interface 7 vc buff/shared buff  overflows</span><br/>
          <span class="ldescdet">1b1: Sets if the Interface 7 vc buff/shared buff  overflows</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">FIFO_OVERFLOW_G</span><br/>
          <span class="sdescdet">1b1: Sets if the Interface 6 vc buff/shared buff  overflows</span><br/>
          <span class="ldescdet">1b1: Sets if the Interface 6 vc buff/shared buff  overflows</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">FIFO_OVERFLOW_F</span><br/>
          <span class="sdescdet">1b1: Sets if the Interface 5 vc buff/shared buff  overflows</span><br/>
          <span class="ldescdet">1b1: Sets if the Interface 5 vc buff/shared buff  overflows</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">FIFO_OVERFLOW_E</span><br/>
          <span class="sdescdet">1b1: Sets if the Interface 4 vc buff/shared buff  overflows</span><br/>
          <span class="ldescdet">1b1: Sets if the Interface 4 vc buff/shared buff  overflows</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">FIFO_OVERFLOW_D</span><br/>
          <span class="sdescdet">1b1: Sets if the Interface 3 vc buff/shared buff  overflows</span><br/>
          <span class="ldescdet">1b1: Sets if the Interface 3 vc buff/shared buff  overflows</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">FIFO_OVERFLOW_C</span><br/>
          <span class="sdescdet">1b1: Sets if the Interface 2 vc buff/shared buff  overflows</span><br/>
          <span class="ldescdet">1b1: Sets if the Interface 2 vc buff/shared buff  overflows</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">FIFO_OVERFLOW_B</span><br/>
          <span class="sdescdet">1b1: Sets if the Interface 1 vc buff/shared buff  overflows</span><br/>
          <span class="ldescdet">1b1: Sets if the Interface 1 vc buff/shared buff  overflows</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">FIFO_OVERFLOW_A</span><br/>
          <span class="sdescdet">1b1: Sets if the Interface 0 vc buff/shared buff  overflows</span><br/>
          <span class="ldescdet">1b1: Sets if the Interface 0 vc buff/shared buff  overflows</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>NA</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNSD_3</span><br/>
          <span class="sdescdet">Spare bits.</span><br/>
          <span class="ldescdet">Spare bits.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">TRANS_ILLEGAL_DEST_QOS</span><br/>
          <span class="sdescdet">1b1: Sets if a transaction is received from bridge for which there is no entry present in the vcmap, i.e. the destination and/or QoS is not supported, this is a decode error. This event can be masked to not send an interrupt, but the packet will be dropped in the bridge.</span><br/>
          <span class="ldescdet">1b1: Sets if a transaction is received from bridge for which there is no entry present in the vcmap, i.e. the destination and/or QoS is not supported, this is a decode error. This event can be masked to not send an interrupt, but the packet will be dropped in the bridge.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SOP_AFTER_SOP</span><br/>
          <span class="sdescdet">1b1: Sets if a SOP is received after SOP, this event will always trigger an interrupt and cannot be masked.</span><br/>
          <span class="ldescdet">1b1: Sets if a SOP is received after SOP, this event will always trigger an interrupt and cannot be masked.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">TRANS_WITHOUT_SOP</span><br/>
          <span class="sdescdet">1b1: Sets if a transaction is initiated w/o SOP, this event will always trigger an interrupt and cannot be masked.</span><br/>
          <span class="ldescdet">1b1: Sets if a transaction is initiated w/o SOP, this event will always trigger an interrupt and cannot be masked.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_abcnoc_ve_2_7_p0_0x00010400_address_map_instance">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_1DEFFA3E7A07605F" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000060</span> Register(64 bit) bridge_ve_2_7_p0_23_58_noc_tx_error_status_value</span><br/>
      <span class="sdescdet">TX event status write zero to clear register</span><br/>
      <span class="ldescdet">Event status write zero to clear register. Writing 0 to a bit in this register clears the error event in the corresponding bit position of the event status register. No storage.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x02010460</span> at NOC.vexarray (Mem) <br/>
      </p>
          <p><b>Access RW/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x0000000000000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>63</td>
        <td>62</td>
        <td>61</td>
        <td>60</td>
        <td>59</td>
        <td>58</td>
        <td>57</td>
        <td>56</td>
        <td>55</td>
        <td>54</td>
        <td>53</td>
        <td>52</td>
        <td>51</td>
        <td>50</td>
        <td>49</td>
        <td>48</td>
        <td>47</td>
        <td>46</td>
        <td>45</td>
        <td>44</td>
        <td>43</td>
        <td>42</td>
        <td>41</td>
        <td>40</td>
        <td>39</td>
        <td>38</td>
        <td>37</td>
        <td>36</td>
        <td>35</td>
        <td>34</td>
        <td>33</td>
        <td>32</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">UNSD_63_32</td>
        <td class="fldnorm" colspan="14">UNSD_31_18</td>
        <td class="fldnorm" colspan="1">B2H_TP_RAS_ECC_CORR_ERR</td>
        <td class="fldnorm" colspan="1">B2H_TP_RAS_ERR</td>
        <td class="fldnorm" colspan="1">B2H_USABLE_CREDITS_ERR</td>
        <td class="fldnorm" colspan="1">B2H_RAS_ERR</td>
        <td class="fldnorm" colspan="1">H2B_RAS_ERR</td>
        <td class="fldnorm" colspan="1">CSR_PARITY_ERR</td>
        <td class="fldnorm" colspan="1">FIFO_OVERFLOW_H</td>
        <td class="fldnorm" colspan="1">FIFO_OVERFLOW_G</td>
        <td class="fldnorm" colspan="1">FIFO_OVERFLOW_F</td>
        <td class="fldnorm" colspan="1">FIFO_OVERFLOW_E</td>
        <td class="fldnorm" colspan="1">FIFO_OVERFLOW_D</td>
        <td class="fldnorm" colspan="1">FIFO_OVERFLOW_C</td>
        <td class="fldnorm" colspan="1">FIFO_OVERFLOW_B</td>
        <td class="fldnorm" colspan="1">FIFO_OVERFLOW_A</td>
        <td class="fldnorm" colspan="1">UNSD_3</td>
        <td class="fldnorm" colspan="1">TRANS_ILLEGAL_DEST_QOS</td>
        <td class="fldnorm" colspan="1">SOP_AFTER_SOP</td>
        <td class="fldnorm" colspan="1">TRANS_WITHOUT_SOP</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">NA</td>
        <td class="accno" colspan="14">NA</td>
        <td class="accno" colspan="1">NA</td>
        <td class="accno" colspan="1">NA</td>
        <td class="accno" colspan="1">NA</td>
        <td class="accno" colspan="1">NA</td>
        <td class="accno" colspan="1">NA</td>
        <td class="accno" colspan="1">RW/0C/V</td>
        <td class="accno" colspan="1">RW/0C/V</td>
        <td class="accno" colspan="1">RW/0C/V</td>
        <td class="accno" colspan="1">RW/0C/V</td>
        <td class="accno" colspan="1">RW/0C/V</td>
        <td class="accno" colspan="1">RW/0C/V</td>
        <td class="accno" colspan="1">RW/0C/V</td>
        <td class="accno" colspan="1">RW/0C/V</td>
        <td class="accno" colspan="1">RW/0C/V</td>
        <td class="accno" colspan="1">NA</td>
        <td class="accno" colspan="1">RW/0C/V</td>
        <td class="accno" colspan="1">RW/0C/V</td>
        <td class="accno" colspan="1">RW/0C/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[63:32]</b><br/>NA</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNSD_63_32</span><br/>
          <span class="sdescdet">need to be updated</span><br/>
          <span class="ldescdet">need to be updated</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[31:18]</b><br/>NA</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNSD_31_18</span><br/>
          <span class="sdescdet">Spare bits.</span><br/>
          <span class="ldescdet">Spare bits.</span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:17]</b><br/>NA</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">B2H_TP_RAS_ECC_CORR_ERR</span><br/>
          <span class="sdescdet">disabled register field</span><br/>
          <span class="ldescdet">disabled register field</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:16]</b><br/>NA</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">B2H_TP_RAS_ERR</span><br/>
          <span class="sdescdet">disabled register field</span><br/>
          <span class="ldescdet">disabled register field</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:15]</b><br/>NA</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">B2H_USABLE_CREDITS_ERR</span><br/>
          <span class="sdescdet">disabled register field</span><br/>
          <span class="ldescdet">disabled register field</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:14]</b><br/>NA</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">B2H_RAS_ERR</span><br/>
          <span class="sdescdet">disabled register field</span><br/>
          <span class="ldescdet">disabled register field</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:13]</b><br/>NA</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">H2B_RAS_ERR</span><br/>
          <span class="sdescdet">disabled register field</span><br/>
          <span class="ldescdet">disabled register field</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:12]</b><br/>RW/0C/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">CSR_PARITY_ERR</span><br/>
          <span class="sdescdet">Spare bits.</span><br/>
          <span class="ldescdet">Spare bits.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RW/0C/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">FIFO_OVERFLOW_H</span><br/>
          <span class="sdescdet">Spare bits.</span><br/>
          <span class="ldescdet">Spare bits.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RW/0C/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">FIFO_OVERFLOW_G</span><br/>
          <span class="sdescdet">Spare bits.</span><br/>
          <span class="ldescdet">Spare bits.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RW/0C/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">FIFO_OVERFLOW_F</span><br/>
          <span class="sdescdet">Spare bits.</span><br/>
          <span class="ldescdet">Spare bits.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RW/0C/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">FIFO_OVERFLOW_E</span><br/>
          <span class="sdescdet">Spare bits.</span><br/>
          <span class="ldescdet">Spare bits.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RW/0C/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">FIFO_OVERFLOW_D</span><br/>
          <span class="sdescdet">Spare bits.</span><br/>
          <span class="ldescdet">Spare bits.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW/0C/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">FIFO_OVERFLOW_C</span><br/>
          <span class="sdescdet">Spare bits.</span><br/>
          <span class="ldescdet">Spare bits.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW/0C/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">FIFO_OVERFLOW_B</span><br/>
          <span class="sdescdet">Spare bits.</span><br/>
          <span class="ldescdet">Spare bits.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW/0C/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">FIFO_OVERFLOW_A</span><br/>
          <span class="sdescdet">Spare bits.</span><br/>
          <span class="ldescdet">Spare bits.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>NA</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNSD_3</span><br/>
          <span class="sdescdet">Spare bits.</span><br/>
          <span class="ldescdet">Spare bits.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW/0C/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">TRANS_ILLEGAL_DEST_QOS</span><br/>
          <span class="sdescdet">1b1: Clear the bit that sets if a transaction is received from bridge for which there is no entry present in the vcmap, i.e. the destination and/or QoS is not supported, this is a decode error. This event can be masked to not send an interrupt, but the packet will be dropped in the bridge.</span><br/>
          <span class="ldescdet">1b1: Clear the bit that sets if a transaction is received from bridge for which there is no entry present in the vcmap, i.e. the destination and/or QoS is not supported, this is a decode error. This event can be masked to not send an interrupt, but the packet will be dropped in the bridge.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW/0C/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SOP_AFTER_SOP</span><br/>
          <span class="sdescdet">1b1: Clear the bit that sets if a SOP is received after SOP, this event will always trigger an interrupt and cannot be masked.</span><br/>
          <span class="ldescdet">1b1: Clear the bit that sets if a SOP is received after SOP, this event will always trigger an interrupt and cannot be masked.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW/0C/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">TRANS_WITHOUT_SOP</span><br/>
          <span class="sdescdet">1b1: Clear the bit that sets if a transaction is initiated w/o SOP, this event will always trigger an interrupt and cannot be masked.</span><br/>
          <span class="ldescdet">1b1: Clear the bit that sets if a transaction is initiated w/o SOP, this event will always trigger an interrupt and cannot be masked.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_abcnoc_ve_2_7_p0_0x00010400_address_map_instance">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_849CDDC09D1CFB55" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000088</span> Register(64 bit) bridge_ve_2_7_p0_23_58_noc_tx_error_inject_value</span><br/>
      <span class="sdescdet">Interrupt error inject register</span><br/>
      <span class="ldescdet">Error inject register. Writing 1 to a bit in these registers causes an error to be logged in the corresponding bit position of the error register noc_tx_error_status. Bits in these registers are self-clearing. No storage, always reads back 0 s.<br/><br/>
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x02010488</span> at NOC.vexarray (Mem) <br/>
      </p>
          <p><b>Access RW/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x0000000000000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>63</td>
        <td>62</td>
        <td>61</td>
        <td>60</td>
        <td>59</td>
        <td>58</td>
        <td>57</td>
        <td>56</td>
        <td>55</td>
        <td>54</td>
        <td>53</td>
        <td>52</td>
        <td>51</td>
        <td>50</td>
        <td>49</td>
        <td>48</td>
        <td>47</td>
        <td>46</td>
        <td>45</td>
        <td>44</td>
        <td>43</td>
        <td>42</td>
        <td>41</td>
        <td>40</td>
        <td>39</td>
        <td>38</td>
        <td>37</td>
        <td>36</td>
        <td>35</td>
        <td>34</td>
        <td>33</td>
        <td>32</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">UNSD_63_32</td>
        <td class="fldnorm" colspan="14">UNSD_31_18</td>
        <td class="fldnorm" colspan="1">B2H_TP_RAS_ECC_CORR_ERR</td>
        <td class="fldnorm" colspan="1">B2H_TP_RAS_ERR</td>
        <td class="fldnorm" colspan="1">B2H_USABLE_CREDITS_ERR</td>
        <td class="fldnorm" colspan="1">B2H_RAS_ERR</td>
        <td class="fldnorm" colspan="1">H2B_RAS_ERR</td>
        <td class="fldnorm" colspan="1">CSR_PARITY_ERR</td>
        <td class="fldnorm" colspan="1">FIFO_OVERFLOW_H</td>
        <td class="fldnorm" colspan="1">FIFO_OVERFLOW_G</td>
        <td class="fldnorm" colspan="1">FIFO_OVERFLOW_F</td>
        <td class="fldnorm" colspan="1">FIFO_OVERFLOW_E</td>
        <td class="fldnorm" colspan="1">FIFO_OVERFLOW_D</td>
        <td class="fldnorm" colspan="1">FIFO_OVERFLOW_C</td>
        <td class="fldnorm" colspan="1">FIFO_OVERFLOW_B</td>
        <td class="fldnorm" colspan="1">FIFO_OVERFLOW_A</td>
        <td class="fldnorm" colspan="1">UNSD_3</td>
        <td class="fldnorm" colspan="1">TRANS_ILLEGAL_DEST_QOS</td>
        <td class="fldnorm" colspan="1">SOP_AFTER_SOP</td>
        <td class="fldnorm" colspan="1">TRANS_WITHOUT_SOP</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">NA</td>
        <td class="accno" colspan="14">NA</td>
        <td class="accno" colspan="1">NA</td>
        <td class="accno" colspan="1">NA</td>
        <td class="accno" colspan="1">NA</td>
        <td class="accno" colspan="1">NA</td>
        <td class="accno" colspan="1">NA</td>
        <td class="accno" colspan="1">RW/1S/V</td>
        <td class="accno" colspan="1">RW/1S/V</td>
        <td class="accno" colspan="1">RW/1S/V</td>
        <td class="accno" colspan="1">RW/1S/V</td>
        <td class="accno" colspan="1">RW/1S/V</td>
        <td class="accno" colspan="1">RW/1S/V</td>
        <td class="accno" colspan="1">RW/1S/V</td>
        <td class="accno" colspan="1">RW/1S/V</td>
        <td class="accno" colspan="1">RW/1S/V</td>
        <td class="accno" colspan="1">NA</td>
        <td class="accno" colspan="1">RW/1S/V</td>
        <td class="accno" colspan="1">RW/1S/V</td>
        <td class="accno" colspan="1">RW/1S/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[63:32]</b><br/>NA</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNSD_63_32</span><br/>
          <span class="sdescdet">need to be updated</span><br/>
          <span class="ldescdet">need to be updated</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[31:18]</b><br/>NA</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNSD_31_18</span><br/>
          <span class="sdescdet">Spare bits.</span><br/>
          <span class="ldescdet">Spare bits.</span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:17]</b><br/>NA</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">B2H_TP_RAS_ECC_CORR_ERR</span><br/>
          <span class="sdescdet">disabled register field</span><br/>
          <span class="ldescdet">disabled register field</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:16]</b><br/>NA</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">B2H_TP_RAS_ERR</span><br/>
          <span class="sdescdet">disabled register field</span><br/>
          <span class="ldescdet">disabled register field</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:15]</b><br/>NA</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">B2H_USABLE_CREDITS_ERR</span><br/>
          <span class="sdescdet">disabled register field</span><br/>
          <span class="ldescdet">disabled register field</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:14]</b><br/>NA</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">B2H_RAS_ERR</span><br/>
          <span class="sdescdet">disabled register field</span><br/>
          <span class="ldescdet">disabled register field</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:13]</b><br/>NA</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">H2B_RAS_ERR</span><br/>
          <span class="sdescdet">disabled register field</span><br/>
          <span class="ldescdet">disabled register field</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:12]</b><br/>RW/1S/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">CSR_PARITY_ERR</span><br/>
          <span class="sdescdet">1b1: This is ored bit of all parity error bits</span><br/>
          <span class="ldescdet">1b1: This is ored bit of all parity error bits</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RW/1S/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">FIFO_OVERFLOW_H</span><br/>
          <span class="sdescdet">1b1: Sets if the Interface 7 vc buff/shared buff  overflows</span><br/>
          <span class="ldescdet">1b1: Sets if the Interface 7 vc buff/shared buff  overflows</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RW/1S/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">FIFO_OVERFLOW_G</span><br/>
          <span class="sdescdet">1b1: Sets if the Interface 6 vc buff/shared buff  overflows</span><br/>
          <span class="ldescdet">1b1: Sets if the Interface 6 vc buff/shared buff  overflows</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RW/1S/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">FIFO_OVERFLOW_F</span><br/>
          <span class="sdescdet">1b1: Sets if the Interface 5 vc buff/shared buff  overflows</span><br/>
          <span class="ldescdet">1b1: Sets if the Interface 5 vc buff/shared buff  overflows</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RW/1S/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">FIFO_OVERFLOW_E</span><br/>
          <span class="sdescdet">1b1: Sets if the Interface 4 vc buff/shared buff  overflows</span><br/>
          <span class="ldescdet">1b1: Sets if the Interface 4 vc buff/shared buff  overflows</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RW/1S/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">FIFO_OVERFLOW_D</span><br/>
          <span class="sdescdet">1b1: Sets if the Interface 3 vc buff/shared buff  overflows</span><br/>
          <span class="ldescdet">1b1: Sets if the Interface 3 vc buff/shared buff  overflows</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW/1S/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">FIFO_OVERFLOW_C</span><br/>
          <span class="sdescdet">1b1: Sets if the Interface 2 vc buff/shared buff  overflows</span><br/>
          <span class="ldescdet">1b1: Sets if the Interface 2 vc buff/shared buff  overflows</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW/1S/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">FIFO_OVERFLOW_B</span><br/>
          <span class="sdescdet">1b1: Sets if the Interface 1 vc buff/shared buff  overflows</span><br/>
          <span class="ldescdet">1b1: Sets if the Interface 1 vc buff/shared buff  overflows</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW/1S/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">FIFO_OVERFLOW_A</span><br/>
          <span class="sdescdet">1b1: Sets if the Interface 0 vc buff/shared buff  overflows</span><br/>
          <span class="ldescdet">1b1: Sets if the Interface 0 vc buff/shared buff  overflows</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>NA</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNSD_3</span><br/>
          <span class="sdescdet">Spare bits.</span><br/>
          <span class="ldescdet">Spare bits.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW/1S/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">TRANS_ILLEGAL_DEST_QOS</span><br/>
          <span class="sdescdet">1b1: Sets if a transaction is received from bridge for which there is no entry present in the vcmap, i.e. the destination and/or QoS is not supported, this is a decode error. This event can be masked to not send an interrupt, but the packet will be dropped in the bridge.</span><br/>
          <span class="ldescdet">1b1: Sets if a transaction is received from bridge for which there is no entry present in the vcmap, i.e. the destination and/or QoS is not supported, this is a decode error. This event can be masked to not send an interrupt, but the packet will be dropped in the bridge.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW/1S/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SOP_AFTER_SOP</span><br/>
          <span class="sdescdet">1b1: Sets if a SOP is received after SOP, this event will always trigger an interrupt and cannot be masked.</span><br/>
          <span class="ldescdet">1b1: Sets if a SOP is received after SOP, this event will always trigger an interrupt and cannot be masked.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW/1S/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">TRANS_WITHOUT_SOP</span><br/>
          <span class="sdescdet">1b1: Sets if a transaction is initiated w/o SOP, this event will always trigger an interrupt and cannot be masked.</span><br/>
          <span class="ldescdet">1b1: Sets if a transaction is initiated w/o SOP, this event will always trigger an interrupt and cannot be masked.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_abcnoc_ve_2_7_p0_0x00010400_address_map_instance">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D3EA9CC31145DA0A" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000d0</span> Register(64 bit) bridge_ve_2_7_p0_23_58_noc_rx_a_vc_b2h_credit_counter_value_value</span><br/>
      <span class="sdescdet">B2H interface vc credit counter value</span><br/>
      <span class="ldescdet">This is a register per b2h interface that shows the numbers of vc dedicated credits currently available in the interface. The fields are initialized to respective fifo_depth_host values, and return to respective fifo_depth_host values when idle. This register is not affected by the usable credits limit.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x020104d0</span> at NOC.vexarray (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x0000000000000008</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>63</td>
        <td>62</td>
        <td>61</td>
        <td>60</td>
        <td>59</td>
        <td>58</td>
        <td>57</td>
        <td>56</td>
        <td>55</td>
        <td>54</td>
        <td>53</td>
        <td>52</td>
        <td>51</td>
        <td>50</td>
        <td>49</td>
        <td>48</td>
        <td>47</td>
        <td>46</td>
        <td>45</td>
        <td>44</td>
        <td>43</td>
        <td>42</td>
        <td>41</td>
        <td>40</td>
        <td>39</td>
        <td>38</td>
        <td>37</td>
        <td>36</td>
        <td>35</td>
        <td>34</td>
        <td>33</td>
        <td>32</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="2">UNSD_63_62</td>
        <td class="fldnorm" colspan="6">VC7</td>
        <td class="fldnorm" colspan="2">UNSD_55_54</td>
        <td class="fldnorm" colspan="6">VC6</td>
        <td class="fldnorm" colspan="2">UNSD_47_46</td>
        <td class="fldnorm" colspan="6">VC5</td>
        <td class="fldnorm" colspan="2">UNSD_39_38</td>
        <td class="fldnorm" colspan="6">VC4</td>
        <td class="fldnorm" colspan="2">UNSD_31_30</td>
        <td class="fldnorm" colspan="6">VC3</td>
        <td class="fldnorm" colspan="2">UNSD_23_22</td>
        <td class="fldnorm" colspan="6">VC2</td>
        <td class="fldnorm" colspan="2">UNSD_15_14</td>
        <td class="fldnorm" colspan="6">VC1</td>
        <td class="fldnorm" colspan="2">UNSD_7_6</td>
        <td class="fldnorm" colspan="6">VC0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="2">NA</td>
        <td class="accno" colspan="6">NA</td>
        <td class="accno" colspan="2">NA</td>
        <td class="accno" colspan="6">NA</td>
        <td class="accno" colspan="2">NA</td>
        <td class="accno" colspan="6">NA</td>
        <td class="accno" colspan="2">NA</td>
        <td class="accno" colspan="6">NA</td>
        <td class="accno" colspan="2">NA</td>
        <td class="accno" colspan="6">NA</td>
        <td class="accno" colspan="2">NA</td>
        <td class="accno" colspan="6">NA</td>
        <td class="accno" colspan="2">NA</td>
        <td class="accno" colspan="6">NA</td>
        <td class="accno" colspan="2">NA</td>
        <td class="accno" colspan="6">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[63:62]</b><br/>NA</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNSD_63_62</span><br/>
          <span class="sdescdet">Spare bits.</span><br/>
          <span class="ldescdet">Spare bits.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[61:56]</b><br/>NA</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">VC7</span><br/>
          <span class="sdescdet">disabled register field</span><br/>
          <span class="ldescdet">disabled register field</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[55:54]</b><br/>NA</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNSD_55_54</span><br/>
          <span class="sdescdet">Spare bits.</span><br/>
          <span class="ldescdet">Spare bits.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[53:48]</b><br/>NA</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">VC6</span><br/>
          <span class="sdescdet">disabled register field</span><br/>
          <span class="ldescdet">disabled register field</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[47:46]</b><br/>NA</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNSD_47_46</span><br/>
          <span class="sdescdet">Spare bits.</span><br/>
          <span class="ldescdet">Spare bits.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[45:40]</b><br/>NA</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">VC5</span><br/>
          <span class="sdescdet">disabled register field</span><br/>
          <span class="ldescdet">disabled register field</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[39:38]</b><br/>NA</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNSD_39_38</span><br/>
          <span class="sdescdet">Spare bits.</span><br/>
          <span class="ldescdet">Spare bits.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[37:32]</b><br/>NA</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">VC4</span><br/>
          <span class="sdescdet">disabled register field</span><br/>
          <span class="ldescdet">disabled register field</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[31:30]</b><br/>NA</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNSD_31_30</span><br/>
          <span class="sdescdet">Spare bits.</span><br/>
          <span class="ldescdet">Spare bits.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[29:24]</b><br/>NA</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">VC3</span><br/>
          <span class="sdescdet">disabled register field</span><br/>
          <span class="ldescdet">disabled register field</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:22]</b><br/>NA</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNSD_23_22</span><br/>
          <span class="sdescdet">Spare bits.</span><br/>
          <span class="ldescdet">Spare bits.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:16]</b><br/>NA</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">VC2</span><br/>
          <span class="sdescdet">disabled register field</span><br/>
          <span class="ldescdet">disabled register field</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:14]</b><br/>NA</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNSD_15_14</span><br/>
          <span class="sdescdet">Spare bits.</span><br/>
          <span class="ldescdet">Spare bits.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:08]</b><br/>NA</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">VC1</span><br/>
          <span class="sdescdet">disabled register field</span><br/>
          <span class="ldescdet">disabled register field</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:06]</b><br/>NA</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNSD_7_6</span><br/>
          <span class="sdescdet">Spare bits.</span><br/>
          <span class="ldescdet">Spare bits.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">VC0</span><br/>
          <span class="sdescdet">Credit count for VC0</span><br/>
          <span class="ldescdet">Credit count for VC0</span></p>
          <p><b>Reset: </b>hex:0x08;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_abcnoc_ve_2_7_p0_0x00010400_address_map_instance">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_0F393DEBAD5F6E96" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000d8</span> Register(64 bit) bridge_ve_2_7_p0_23_58_noc_rx_a_shared_b2h_credit_counter_value_value</span><br/>
      <span class="sdescdet">B2H interface shared credit counter value</span><br/>
      <span class="ldescdet">This is a register per b2h interface that shows the number of shared credits currently available with the interface. The field is initialized to shared_credits_host value, and returns to shared_credits_host value when idle. This register is not affected by the usable credits limit.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x020104d8</span> at NOC.vexarray (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x0000000000000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>63</td>
        <td>62</td>
        <td>61</td>
        <td>60</td>
        <td>59</td>
        <td>58</td>
        <td>57</td>
        <td>56</td>
        <td>55</td>
        <td>54</td>
        <td>53</td>
        <td>52</td>
        <td>51</td>
        <td>50</td>
        <td>49</td>
        <td>48</td>
        <td>47</td>
        <td>46</td>
        <td>45</td>
        <td>44</td>
        <td>43</td>
        <td>42</td>
        <td>41</td>
        <td>40</td>
        <td>39</td>
        <td>38</td>
        <td>37</td>
        <td>36</td>
        <td>35</td>
        <td>34</td>
        <td>33</td>
        <td>32</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="58">UNSD_63_6</td>
        <td class="fldnorm" colspan="6">SHARED</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="58">NA</td>
        <td class="accno" colspan="6">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[63:06]</b><br/>NA</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNSD_63_6</span><br/>
          <span class="sdescdet">need to be updated</span><br/>
          <span class="ldescdet">need to be updated</span></p>
          <p><b>Reset: </b>hex:0x000000000000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SHARED</span><br/>
          <span class="sdescdet">Shared credit count for interface</span><br/>
          <span class="ldescdet">Shared credit count for interface</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_abcnoc_ve_2_7_p0_0x00010400_address_map_instance">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
  </body>
</html>
