# zsim stats
===
root: # Stats
 contention: # Contention simulation stats
  domain-0: # Domain stats
   time: 3786579501 # Weave simulation time
 time: # Simulator time breakdown
  init: 329478571579
  bound: 17029585049
  weave: 7221526632
  ff: 0
 trigger: 20000 # Reason for this stats dump
 phase: 64515 # Simulated phases
 westmere: # Core stats
  westmere-0: # Core stats
   cycles: 645151187 # Simulated unhalted cycles
   cCycles: 146456578 # Cycles due to contention stalls
   instrs: 100001316 # Simulated instructions
   uops: 101923034 # Retired micro-ops
   bbls: 27665122 # Basic blocks
   approxInstrs: 22438 # Instrs with approx uop decoding
   mispredBranches: 1591861 # Mispredicted branches
   condBranches: 25815865 # conditional branches
 l1i: # Cache stats
  l1i-0: # Filter cache stats
   fhGETS: 35462756 # Filtered GETS hits
   fhGETX: 0 # Filtered GETX hits
   hGETS: 0 # GETS hits
   hGETX: 0 # GETX hits
   mGETS: 6879 # GETS misses
   mGETXIM: 0 # GETX I->M misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   PUTS: 0 # Clean evictions (from lower level)
   PUTX: 0 # Dirty evictions (from lower level)
   INV: 6843 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 852996 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 l1d: # Cache stats
  l1d-0: # Filter cache stats
   fhGETS: 22289609 # Filtered GETS hits
   fhGETX: 2299456 # Filtered GETX hits
   hGETS: 1818092 # GETS hits
   hGETX: 3226478 # GETX hits
   mGETS: 12475047 # GETS misses
   mGETXIM: 256963 # GETX I->M misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   PUTS: 0 # Clean evictions (from lower level)
   PUTX: 0 # Dirty evictions (from lower level)
   INV: 1955 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 1087034818 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 l2: # Cache stats
  l2-0: # Cache stats
   hGETS: 2430371 # GETS hits
   hGETX: 84622 # GETX hits
   mGETS: 10051555 # GETS misses
   mGETXIM: 172341 # GETX I->M misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   PUTS: 9478391 # Clean evictions (from lower level)
   PUTX: 3251152 # Dirty evictions (from lower level)
   INV: 11088 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 960498924 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 l3: # Cache stats
  l3-0: # Cache stats
   hGETS: 2226428 # GETS hits
   hGETX: 51630 # GETX hits
   mGETS: 7825127 # GETS misses
   mGETXIM: 120711 # GETX I->M misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   PUTS: 7445166 # Clean evictions (from lower level)
   PUTX: 2763546 # Dirty evictions (from lower level)
   INV: 0 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 715125420 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 mem: # Memory controller stats
  mem-0: # Memory controller stats
   rd: 1984436 # Read requests
   wr: 648085 # Write requests
   rdlat: 270113089 # Total latency experienced by read requests
   wrlat: 94318141 # Total latency experienced by write requests
   rdhits: 2029 # Read row hits
   wrhits: 2073 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 0
    10: 0
    11: 237
    12: 368
    13: 1750207
    14: 138251
    15: 48364
    16: 13525
    17: 2675
    18: 900
    19: 933
    20: 1123
    21: 1298
    22: 925
    23: 1338
    24: 3103
    25: 1834
    26: 528
    27: 575
    28: 618
    29: 661
    30: 1052
    31: 1390
    32: 1073
    33: 1126
    34: 1196
    35: 1389
    36: 1409
    37: 1265
    38: 1120
    39: 1176
    40: 1075
    41: 1150
    42: 1129
    43: 468
    44: 225
    45: 178
    46: 136
    47: 205
    48: 126
    49: 35
    50: 13
    51: 20
    52: 8
    53: 3
    54: 4
    55: 0
    56: 1
    57: 1
    58: 0
    59: 0
    60: 0
    61: 0
    62: 0
    63: 0
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
  mem-1: # Memory controller stats
   rd: 1982125 # Read requests
   wr: 647661 # Write requests
   rdlat: 269844155 # Total latency experienced by read requests
   wrlat: 94416920 # Total latency experienced by write requests
   rdhits: 2075 # Read row hits
   wrhits: 2092 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 0
    10: 0
    11: 235
    12: 486
    13: 1747788
    14: 137268
    15: 49130
    16: 13780
    17: 2520
    18: 971
    19: 919
    20: 1158
    21: 1205
    22: 882
    23: 1332
    24: 2932
    25: 1978
    26: 484
    27: 616
    28: 625
    29: 719
    30: 1161
    31: 1393
    32: 1072
    33: 1157
    34: 1283
    35: 1368
    36: 1389
    37: 1155
    38: 1172
    39: 1162
    40: 1097
    41: 1147
    42: 1053
    43: 521
    44: 208
    45: 188
    46: 138
    47: 242
    48: 115
    49: 41
    50: 7
    51: 11
    52: 5
    53: 5
    54: 2
    55: 2
    56: 1
    57: 2
    58: 0
    59: 0
    60: 0
    61: 0
    62: 0
    63: 0
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
  mem-2: # Memory controller stats
   rd: 2001147 # Read requests
   wr: 647383 # Write requests
   rdlat: 272583980 # Total latency experienced by read requests
   wrlat: 94509659 # Total latency experienced by write requests
   rdhits: 2202 # Read row hits
   wrhits: 2078 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 0
    10: 0
    11: 255
    12: 579
    13: 1758796
    14: 144750
    15: 49629
    16: 12521
    17: 2297
    18: 910
    19: 1000
    20: 1206
    21: 1347
    22: 941
    23: 1407
    24: 3440
    25: 2226
    26: 519
    27: 563
    28: 613
    29: 712
    30: 1121
    31: 1377
    32: 1153
    33: 1234
    34: 1338
    35: 1374
    36: 1398
    37: 1235
    38: 1148
    39: 1248
    40: 1107
    41: 1084
    42: 1067
    43: 520
    44: 210
    45: 175
    46: 127
    47: 249
    48: 164
    49: 57
    50: 16
    51: 11
    52: 6
    53: 8
    54: 6
    55: 1
    56: 0
    57: 1
    58: 0
    59: 0
    60: 1
    61: 0
    62: 0
    63: 0
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
  mem-3: # Memory controller stats
   rd: 1978125 # Read requests
   wr: 647119 # Write requests
   rdlat: 269341743 # Total latency experienced by read requests
   wrlat: 94130970 # Total latency experienced by write requests
   rdhits: 2331 # Read row hits
   wrhits: 1978 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 0
    10: 0
    11: 331
    12: 461
    13: 1744149
    14: 136725
    15: 48703
    16: 14213
    17: 2274
    18: 935
    19: 956
    20: 1117
    21: 1345
    22: 996
    23: 1279
    24: 3308
    25: 1836
    26: 503
    27: 573
    28: 654
    29: 783
    30: 1110
    31: 1292
    32: 1101
    33: 1149
    34: 1297
    35: 1398
    36: 1310
    37: 1177
    38: 1124
    39: 1169
    40: 1075
    41: 1159
    42: 1064
    43: 560
    44: 228
    45: 186
    46: 126
    47: 234
    48: 139
    49: 44
    50: 13
    51: 10
    52: 6
    53: 6
    54: 7
    55: 0
    56: 0
    57: 0
    58: 0
    59: 0
    60: 0
    61: 0
    62: 0
    63: 0
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
 sched: # Scheduler stats
  thCr: 1 # Threads created
  thFn: 1 # Threads finished
  schedEvs: 1 # Schedule events
  waitEvs: 0 # Wait events
  handoffEvs: 0 # Handoff events
  sleepEvs: 0 # Sleep events
  idlePhases: 0 # Phases with no thread active
  idlePeriods: 0 # Periods with no thread active
  occHist: # Occupancy histogram
   0: 0
   1: 64515
  rqSzHist: # Run queue size histogram
   0: 64515
   1: 0
   2: 0
   3: 0
   4: 0
   5: 0
   6: 0
   7: 0
   8: 0
   9: 0
   10: 0
   11: 0
   12: 0
   13: 0
   14: 0
   15: 0
   16: 0
 procCycles: # Per-process unhalted core cycles
  0: 645151187
  1: 0
  2: 0
  3: 0
  4: 0
  5: 0
  6: 0
  7: 0
  8: 0
  9: 0
  10: 0
  11: 0
  12: 0
  13: 0
  14: 0
  15: 0
  16: 0
  17: 0
  18: 0
  19: 0
  20: 0
  21: 0
  22: 0
  23: 0
  24: 0
  25: 0
  26: 0
  27: 0
  28: 0
  29: 0
  30: 0
  31: 0
  32: 0
  33: 0
  34: 0
  35: 0
  36: 0
  37: 0
  38: 0
  39: 0
  40: 0
  41: 0
  42: 0
  43: 0
  44: 0
  45: 0
  46: 0
  47: 0
  48: 0
  49: 0
  50: 0
  51: 0
  52: 0
  53: 0
  54: 0
  55: 0
  56: 0
  57: 0
  58: 0
  59: 0
  60: 0
  61: 0
  62: 0
  63: 0
 procInstrs: # Per-process instructions
  0: 100001316
  1: 0
  2: 0
  3: 0
  4: 0
  5: 0
  6: 0
  7: 0
  8: 0
  9: 0
  10: 0
  11: 0
  12: 0
  13: 0
  14: 0
  15: 0
  16: 0
  17: 0
  18: 0
  19: 0
  20: 0
  21: 0
  22: 0
  23: 0
  24: 0
  25: 0
  26: 0
  27: 0
  28: 0
  29: 0
  30: 0
  31: 0
  32: 0
  33: 0
  34: 0
  35: 0
  36: 0
  37: 0
  38: 0
  39: 0
  40: 0
  41: 0
  42: 0
  43: 0
  44: 0
  45: 0
  46: 0
  47: 0
  48: 0
  49: 0
  50: 0
  51: 0
  52: 0
  53: 0
  54: 0
  55: 0
  56: 0
  57: 0
  58: 0
  59: 0
  60: 0
  61: 0
  62: 0
  63: 0
 heartbeats: # Per-process heartbeats
  0: 0
  1: 0
  2: 0
  3: 0
  4: 0
  5: 0
  6: 0
  7: 0
  8: 0
  9: 0
  10: 0
  11: 0
  12: 0
  13: 0
  14: 0
  15: 0
  16: 0
  17: 0
  18: 0
  19: 0
  20: 0
  21: 0
  22: 0
  23: 0
  24: 0
  25: 0
  26: 0
  27: 0
  28: 0
  29: 0
  30: 0
  31: 0
  32: 0
  33: 0
  34: 0
  35: 0
  36: 0
  37: 0
  38: 0
  39: 0
  40: 0
  41: 0
  42: 0
  43: 0
  44: 0
  45: 0
  46: 0
  47: 0
  48: 0
  49: 0
  50: 0
  51: 0
  52: 0
  53: 0
  54: 0
  55: 0
  56: 0
  57: 0
  58: 0
  59: 0
  60: 0
  61: 0
  62: 0
  63: 0
===
