/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire [2:0] _04_;
  wire [8:0] _05_;
  wire [6:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [4:0] celloutsig_0_12z;
  wire [3:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire [17:0] celloutsig_0_18z;
  wire [8:0] celloutsig_0_1z;
  wire celloutsig_0_22z;
  wire [23:0] celloutsig_0_24z;
  wire celloutsig_0_28z;
  wire [10:0] celloutsig_0_2z;
  wire celloutsig_0_34z;
  wire [14:0] celloutsig_0_3z;
  wire [12:0] celloutsig_0_4z;
  wire celloutsig_0_57z;
  reg [6:0] celloutsig_0_58z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [7:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [2:0] celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [7:0] celloutsig_1_3z;
  wire celloutsig_1_6z;
  wire [16:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_57z = ~(celloutsig_0_28z & _01_);
  assign celloutsig_0_10z = ~(celloutsig_0_8z[4] & celloutsig_0_4z[11]);
  assign celloutsig_0_16z = ~(celloutsig_0_12z[3] & celloutsig_0_5z);
  assign celloutsig_1_18z = !(celloutsig_1_11z ? celloutsig_1_3z[3] : 1'h0);
  assign celloutsig_0_22z = !(celloutsig_0_11z ? celloutsig_0_1z[6] : celloutsig_0_11z);
  assign celloutsig_1_6z = ~celloutsig_1_2z;
  assign celloutsig_0_14z = ~celloutsig_0_12z[1];
  assign celloutsig_0_6z = celloutsig_0_0z[5] | celloutsig_0_1z[3];
  assign celloutsig_0_11z = celloutsig_0_5z ^ _03_;
  reg [2:0] _15_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[32])
    if (clkin_data[32]) _15_ <= 3'h0;
    else _15_ <= celloutsig_0_2z[8:6];
  assign { _04_[2:1], _03_ } = _15_;
  reg [8:0] _16_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[32])
    if (!clkin_data[32]) _16_ <= 9'h000;
    else _16_ <= { celloutsig_0_0z[3:2], celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_14z, celloutsig_0_14z, celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_6z };
  assign { _05_[8:6], _00_, _05_[4:3], _02_, _05_[1], _01_ } = _16_;
  assign celloutsig_0_4z = celloutsig_0_3z[12:0] / { 1'h1, in_data[57:55], celloutsig_0_1z };
  assign celloutsig_0_34z = { celloutsig_0_24z[11:9], celloutsig_0_6z } || { celloutsig_0_4z[6:4], celloutsig_0_22z };
  assign celloutsig_0_5z = in_data[19:3] < in_data[72:56];
  assign celloutsig_1_2z = in_data[149:135] < { in_data[163:152], celloutsig_1_0z };
  assign celloutsig_1_11z = in_data[128:121] < celloutsig_1_9z[7:0];
  assign celloutsig_0_9z = { celloutsig_0_8z[7:5], celloutsig_0_6z } < celloutsig_0_1z[6:3];
  assign celloutsig_0_28z = { celloutsig_0_8z[2], celloutsig_0_12z, celloutsig_0_1z } < in_data[45:31];
  assign celloutsig_0_0z = - in_data[27:21];
  assign celloutsig_1_0z = - in_data[152:150];
  assign celloutsig_0_1z = { in_data[44:43], celloutsig_0_0z } | { celloutsig_0_0z[4:3], celloutsig_0_0z };
  assign celloutsig_1_1z = ^ in_data[152:142];
  assign celloutsig_0_2z = in_data[30:20] >> { celloutsig_0_1z[6:5], celloutsig_0_1z };
  assign celloutsig_0_3z = { celloutsig_0_1z[3:0], celloutsig_0_2z } >> { in_data[5:2], celloutsig_0_2z };
  assign celloutsig_0_8z = { celloutsig_0_2z[6:0], celloutsig_0_5z } <<< celloutsig_0_2z[7:0];
  assign celloutsig_0_12z = { celloutsig_0_0z[2:0], celloutsig_0_10z, celloutsig_0_11z } <<< celloutsig_0_3z[10:6];
  assign celloutsig_0_18z = { in_data[46:31], celloutsig_0_6z, celloutsig_0_11z } >>> { celloutsig_0_4z[5:1], celloutsig_0_4z };
  assign celloutsig_1_3z = { celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z } - { in_data[189:184], celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_1_9z = { celloutsig_1_3z[7:1], celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_2z } - in_data[118:102];
  assign celloutsig_1_19z = in_data[191:189] - celloutsig_1_0z;
  assign celloutsig_0_13z = celloutsig_0_0z[4:1] ^ celloutsig_0_2z[5:2];
  assign celloutsig_0_24z = { celloutsig_0_1z[8:3], celloutsig_0_18z } ^ { celloutsig_0_2z[8:0], celloutsig_0_2z, celloutsig_0_13z };
  always_latch
    if (clkin_data[32]) celloutsig_0_58z = 7'h00;
    else if (!celloutsig_1_18z) celloutsig_0_58z = { celloutsig_0_9z, celloutsig_0_34z, celloutsig_0_13z, celloutsig_0_16z };
  assign _04_[0] = _03_;
  assign { _05_[5], _05_[2], _05_[0] } = { _00_, _02_, _01_ };
  assign { out_data[128], out_data[98:96], out_data[32], out_data[6:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_57z, celloutsig_0_58z };
endmodule
