Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 7abee4e6992d4bbeac8cdb4b89ba2e93 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testBenchCEP_behav xil_defaultlib.testBenchCEP xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 13 for port LED [C:/DSP_Projects/Temp_Sensor_RGB/Temp_Sensor_RGB.srcs/sim_1/new/testBenchCEP.v:19]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.i2c_master
Compiling module xil_defaultlib.clkgen_200kHz
Compiling module xil_defaultlib.pwm
Compiling module xil_defaultlib.seg_Display
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testBenchCEP
Compiling module xil_defaultlib.glbl
Built simulation snapshot testBenchCEP_behav
