#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\Users\piyus\Desktop\DESKTO~1\EXTRAS~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\Users\piyus\Desktop\DESKTO~1\EXTRAS~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\Users\piyus\Desktop\DESKTO~1\EXTRAS~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\Users\piyus\Desktop\DESKTO~1\EXTRAS~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\Users\piyus\Desktop\DESKTO~1\EXTRAS~1\iverilog\lib\ivl\va_math.vpi";
S_00000230df8245b0 .scope module, "tb_cnn_top" "tb_cnn_top" 2 2;
 .timescale -9 -12;
P_00000230df824740 .param/l "DATA_W" 0 2 3, +C4<00000000000000000000000000001000>;
P_00000230df824778 .param/l "FRAC" 0 2 4, +C4<00000000000000000000000000000100>;
P_00000230df8247b0 .param/l "IMG_W" 0 2 5, +C4<00000000000000000000000000000100>;
v00000230df8b69f0_0 .var "clk", 0 0;
v00000230df8b7670_0 .var "in_valid", 0 0;
v00000230df8b82f0_0 .net/s "out_data", 7 0, v00000230df8b7ad0_0;  1 drivers
v00000230df8b8390_0 .net "out_valid", 0 0, v00000230df8b7850_0;  1 drivers
v00000230df8b72b0_0 .var/s "pixel_in", 7 0;
v00000230df8b6ef0_0 .var "rst", 0 0;
S_00000230df84fe20 .scope module, "dut" "cnn_top" 2 13, 3 5 0, S_00000230df8245b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "in_valid";
    .port_info 3 /INPUT 8 "pixel_in";
    .port_info 4 /OUTPUT 1 "out_valid";
    .port_info 5 /OUTPUT 8 "out_data";
P_00000230df8634d0 .param/l "DATA_W" 0 3 7, +C4<00000000000000000000000000001000>;
P_00000230df863508 .param/l "FRAC" 0 3 8, +C4<00000000000000000000000000000100>;
P_00000230df863540 .param/l "IMG_W" 0 3 9, +C4<00000000000000000000000000000100>;
v00000230df8b7a30_0 .var "bn_in_valid", 0 0;
v00000230df8b70d0_0 .net/s "bn_out_data", 7 0, v00000230df82f580_0;  1 drivers
v00000230df8b6950_0 .net "bn_out_valid", 0 0, v00000230df82f620_0;  1 drivers
v00000230df8b6db0_0 .net "clk", 0 0, v00000230df8b69f0_0;  1 drivers
v00000230df8b7fd0_0 .var "conv_in_valid", 0 0;
v00000230df8b7b70_0 .net/s "conv_out_data", 7 0, v00000230df839470_0;  1 drivers
v00000230df8b7170_0 .net "conv_out_valid", 0 0, v00000230df839510_0;  1 drivers
v00000230df8b6f90_0 .net "in_valid", 0 0, v00000230df8b7670_0;  1 drivers
v00000230df8b6e50_0 .net "lb_valid", 0 0, v00000230df8b5d00_0;  1 drivers
v00000230df8b7ad0_0 .var/s "out_data", 7 0;
v00000230df8b7850_0 .var "out_valid", 0 0;
v00000230df8b7cb0_0 .net/s "p00", 7 0, v00000230df8b6340_0;  1 drivers
v00000230df8b6d10_0 .net/s "p01", 7 0, v00000230df8b6200_0;  1 drivers
v00000230df8b6bd0_0 .net/s "p02", 7 0, v00000230df8b63e0_0;  1 drivers
v00000230df8b6c70_0 .net/s "p10", 7 0, v00000230df8b6480_0;  1 drivers
v00000230df8b7210_0 .net/s "p11", 7 0, v00000230df8b5da0_0;  1 drivers
v00000230df8b75d0_0 .net/s "p12", 7 0, v00000230df8b5e40_0;  1 drivers
v00000230df8b7c10_0 .net/s "p20", 7 0, v00000230df8b5f80_0;  1 drivers
v00000230df8b7e90_0 .net/s "p21", 7 0, v00000230df8b6020_0;  1 drivers
v00000230df8b73f0_0 .net/s "p22", 7 0, v00000230df8b60c0_0;  1 drivers
v00000230df8b8250_0 .net/s "pixel_in", 7 0, v00000230df8b72b0_0;  1 drivers
v00000230df8b81b0_0 .var "relu_in_valid", 0 0;
v00000230df8b87f0_0 .net/s "relu_out_data", 7 0, v00000230df8b7f30_0;  1 drivers
v00000230df8b77b0_0 .net "relu_out_valid", 0 0, v00000230df8b6b30_0;  1 drivers
v00000230df8b8610_0 .net "rst", 0 0, v00000230df8b6ef0_0;  1 drivers
S_00000230df84ffb0 .scope module, "bn" "batchnorm_scale_shift" 3 67, 4 1 0, S_00000230df84fe20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 8 "in_data";
    .port_info 3 /INPUT 1 "in_valid";
    .port_info 4 /OUTPUT 8 "out_data";
    .port_info 5 /OUTPUT 1 "out_valid";
P_00000230df850140 .param/l "BETA" 0 4 6, +C4<00000000000000000000000000000100>;
P_00000230df850178 .param/l "DATA_W" 0 4 3, +C4<00000000000000000000000000001000>;
P_00000230df8501b0 .param/l "FRAC" 0 4 4, +C4<00000000000000000000000000000100>;
P_00000230df8501e8 .param/l "GAMMA" 0 4 5, +C4<00000000000000000000000000011000>;
v00000230df859ec0_0 .net "clk", 0 0, v00000230df8b69f0_0;  alias, 1 drivers
v00000230df7dbe90_0 .net/s "in_data", 7 0, v00000230df839470_0;  alias, 1 drivers
v00000230df7f2f90_0 .net "in_valid", 0 0, v00000230df8b7a30_0;  1 drivers
v00000230df7f3300_0 .var/s "mult", 15 0;
v00000230df82f580_0 .var/s "out_data", 7 0;
v00000230df82f620_0 .var "out_valid", 0 0;
v00000230df82f6c0_0 .var/s "res", 15 0;
v00000230df82f760_0 .net "rst", 0 0, v00000230df8b6ef0_0;  alias, 1 drivers
E_00000230df85fec0 .event posedge, v00000230df859ec0_0;
S_00000230df82f800 .scope module, "conv" "conv3x3_single_ch" 3 58, 5 1 0, S_00000230df84fe20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "in_valid";
    .port_info 3 /INPUT 8 "p00";
    .port_info 4 /INPUT 8 "p01";
    .port_info 5 /INPUT 8 "p02";
    .port_info 6 /INPUT 8 "p10";
    .port_info 7 /INPUT 8 "p11";
    .port_info 8 /INPUT 8 "p12";
    .port_info 9 /INPUT 8 "p20";
    .port_info 10 /INPUT 8 "p21";
    .port_info 11 /INPUT 8 "p22";
    .port_info 12 /OUTPUT 8 "out_data";
    .port_info 13 /OUTPUT 1 "out_valid";
P_00000230df8475c0 .param/l "BIAS" 0 5 8, +C4<00000000000000000000000000000000>;
P_00000230df8475f8 .param/l "DATA_W" 0 5 3, +C4<00000000000000000000000000001000>;
P_00000230df847630 .param/l "FRAC" 0 5 4, +C4<00000000000000000000000000000100>;
P_00000230df847668 .param/l "W00" 0 5 5, +C4<00000000000000000000000000000000>;
P_00000230df8476a0 .param/l "W01" 0 5 5, +C4<11111111111111111111111111110000>;
P_00000230df8476d8 .param/l "W02" 0 5 5, +C4<00000000000000000000000000000000>;
P_00000230df847710 .param/l "W10" 0 5 6, +C4<11111111111111111111111111110000>;
P_00000230df847748 .param/l "W11" 0 5 6, +C4<00000000000000000000000001000000>;
P_00000230df847780 .param/l "W12" 0 5 6, +C4<11111111111111111111111111110000>;
P_00000230df8477b8 .param/l "W20" 0 5 7, +C4<00000000000000000000000000000000>;
P_00000230df8477f0 .param/l "W21" 0 5 7, +C4<11111111111111111111111111110000>;
P_00000230df847828 .param/l "W22" 0 5 7, +C4<00000000000000000000000000000000>;
v00000230df847960_0 .var/s "acc", 20 0;
v00000230df839330_0 .net "clk", 0 0, v00000230df8b69f0_0;  alias, 1 drivers
v00000230df8393d0_0 .net "in_valid", 0 0, v00000230df8b7fd0_0;  1 drivers
v00000230df839470_0 .var/s "out_data", 7 0;
v00000230df839510_0 .var "out_valid", 0 0;
v00000230df8395b0_0 .net/s "p00", 7 0, v00000230df8b6340_0;  alias, 1 drivers
v00000230df839650_0 .net/s "p01", 7 0, v00000230df8b6200_0;  alias, 1 drivers
v00000230df8396f0_0 .net/s "p02", 7 0, v00000230df8b63e0_0;  alias, 1 drivers
v00000230df8b65c0_0 .net/s "p10", 7 0, v00000230df8b6480_0;  alias, 1 drivers
v00000230df8b67a0_0 .net/s "p11", 7 0, v00000230df8b5da0_0;  alias, 1 drivers
v00000230df8b6840_0 .net/s "p12", 7 0, v00000230df8b5e40_0;  alias, 1 drivers
v00000230df8b5ee0_0 .net/s "p20", 7 0, v00000230df8b5f80_0;  alias, 1 drivers
v00000230df8b5940_0 .net/s "p21", 7 0, v00000230df8b6020_0;  alias, 1 drivers
v00000230df8b5c60_0 .net/s "p22", 7 0, v00000230df8b60c0_0;  alias, 1 drivers
v00000230df8b59e0_0 .var/s "prod", 15 0;
v00000230df8b5a80_0 .net "rst", 0 0, v00000230df8b6ef0_0;  alias, 1 drivers
S_00000230df7f29c0 .scope module, "lb" "linebuffer_3x3" 3 42, 6 5 0, S_00000230df84fe20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "in_valid";
    .port_info 3 /INPUT 8 "pixel_in";
    .port_info 4 /OUTPUT 1 "out_valid";
    .port_info 5 /OUTPUT 8 "p00";
    .port_info 6 /OUTPUT 8 "p01";
    .port_info 7 /OUTPUT 8 "p02";
    .port_info 8 /OUTPUT 8 "p10";
    .port_info 9 /OUTPUT 8 "p11";
    .port_info 10 /OUTPUT 8 "p12";
    .port_info 11 /OUTPUT 8 "p20";
    .port_info 12 /OUTPUT 8 "p21";
    .port_info 13 /OUTPUT 8 "p22";
P_00000230df859a00 .param/l "DATA_W" 0 6 7, +C4<00000000000000000000000000001000>;
P_00000230df859a38 .param/l "IMG_W" 0 6 8, +C4<00000000000000000000000000000100>;
v00000230df8b62a0_0 .net "clk", 0 0, v00000230df8b69f0_0;  alias, 1 drivers
v00000230df8b6660_0 .var "col", 15 0;
v00000230df8b6520_0 .var/i "i", 31 0;
v00000230df8b5b20_0 .net "in_valid", 0 0, v00000230df8b7670_0;  alias, 1 drivers
v00000230df8b6700 .array/s "line1", 3 0, 7 0;
v00000230df8b5bc0 .array/s "line2", 3 0, 7 0;
v00000230df8b5d00_0 .var "out_valid", 0 0;
v00000230df8b6340_0 .var/s "p00", 7 0;
v00000230df8b6200_0 .var/s "p01", 7 0;
v00000230df8b63e0_0 .var/s "p02", 7 0;
v00000230df8b6480_0 .var/s "p10", 7 0;
v00000230df8b5da0_0 .var/s "p11", 7 0;
v00000230df8b5e40_0 .var/s "p12", 7 0;
v00000230df8b5f80_0 .var/s "p20", 7 0;
v00000230df8b6020_0 .var/s "p21", 7 0;
v00000230df8b60c0_0 .var/s "p22", 7 0;
v00000230df8b6160_0 .net/s "pixel_in", 7 0, v00000230df8b72b0_0;  alias, 1 drivers
v00000230df8b7710_0 .net "rst", 0 0, v00000230df8b6ef0_0;  alias, 1 drivers
S_00000230df8b8910 .scope module, "lrelu" "leaky_relu" 3 74, 7 2 0, S_00000230df84fe20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 8 "in_data";
    .port_info 3 /INPUT 1 "in_valid";
    .port_info 4 /OUTPUT 8 "out_data";
    .port_info 5 /OUTPUT 1 "out_valid";
P_00000230df7f2d50 .param/l "A_DEN" 0 7 7, +C4<00000000000000000000000000000100>;
P_00000230df7f2d88 .param/l "A_NUM" 0 7 6, +C4<00000000000000000000000000000001>;
P_00000230df7f2dc0 .param/l "DATA_W" 0 7 4, +C4<00000000000000000000000000001000>;
P_00000230df7f2df8 .param/l "FRAC" 0 7 5, +C4<00000000000000000000000000000100>;
v00000230df8b7df0_0 .net "clk", 0 0, v00000230df8b69f0_0;  alias, 1 drivers
v00000230df8b8110_0 .net/s "in_data", 7 0, v00000230df82f580_0;  alias, 1 drivers
v00000230df8b7530_0 .net "in_valid", 0 0, v00000230df8b81b0_0;  1 drivers
v00000230df8b7f30_0 .var/s "out_data", 7 0;
v00000230df8b6b30_0 .var "out_valid", 0 0;
v00000230df8b8570_0 .var/s "prod", 15 0;
v00000230df8b8070_0 .net "rst", 0 0, v00000230df8b6ef0_0;  alias, 1 drivers
v00000230df8b7d50_0 .var/s "scaled", 15 0;
    .scope S_00000230df7f29c0;
T_0 ;
    %wait E_00000230df85fec0;
    %load/vec4 v00000230df8b7710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000230df8b6520_0, 0, 32;
T_0.2 ;
    %load/vec4 v00000230df8b6520_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v00000230df8b6520_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000230df8b6700, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v00000230df8b6520_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000230df8b5bc0, 0, 4;
    %load/vec4 v00000230df8b6520_0;
    %addi 1, 0, 32;
    %store/vec4 v00000230df8b6520_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000230df8b6660_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000230df8b5d00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000230df8b6340_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000230df8b6200_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000230df8b63e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000230df8b6480_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000230df8b5da0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000230df8b5e40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000230df8b5f80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000230df8b6020_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000230df8b60c0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000230df8b5b20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %ix/getv 4, v00000230df8b6660_0;
    %load/vec4a v00000230df8b6700, 4;
    %ix/getv 3, v00000230df8b6660_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000230df8b5bc0, 0, 4;
    %load/vec4 v00000230df8b6160_0;
    %ix/getv 3, v00000230df8b6660_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000230df8b6700, 0, 4;
    %load/vec4 v00000230df8b6660_0;
    %pad/u 32;
    %cmpi/u 2, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_0.6, 5;
    %load/vec4 v00000230df8b6660_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v00000230df8b5bc0, 4;
    %assign/vec4 v00000230df8b6340_0, 0;
    %load/vec4 v00000230df8b6660_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v00000230df8b5bc0, 4;
    %assign/vec4 v00000230df8b6200_0, 0;
    %ix/getv 4, v00000230df8b6660_0;
    %load/vec4a v00000230df8b5bc0, 4;
    %assign/vec4 v00000230df8b63e0_0, 0;
    %load/vec4 v00000230df8b6660_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v00000230df8b6700, 4;
    %assign/vec4 v00000230df8b6480_0, 0;
    %load/vec4 v00000230df8b6660_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v00000230df8b6700, 4;
    %assign/vec4 v00000230df8b5da0_0, 0;
    %ix/getv 4, v00000230df8b6660_0;
    %load/vec4a v00000230df8b6700, 4;
    %assign/vec4 v00000230df8b5e40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000230df8b5f80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000230df8b6020_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000230df8b60c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000230df8b5d00_0, 0;
    %jmp T_0.7;
T_0.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000230df8b5d00_0, 0;
T_0.7 ;
    %load/vec4 v00000230df8b6660_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_0.8, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000230df8b6660_0, 0;
    %jmp T_0.9;
T_0.8 ;
    %load/vec4 v00000230df8b6660_0;
    %addi 1, 0, 16;
    %assign/vec4 v00000230df8b6660_0, 0;
T_0.9 ;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000230df8b5d00_0, 0;
T_0.5 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000230df82f800;
T_1 ;
    %wait E_00000230df85fec0;
    %load/vec4 v00000230df8b5a80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000230df839510_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000230df839470_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000230df8393d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 0, 0, 21;
    %store/vec4 v00000230df847960_0, 0, 21;
    %load/vec4 v00000230df8395b0_0;
    %pad/s 32;
    %muli 0, 0, 32;
    %pad/s 16;
    %store/vec4 v00000230df8b59e0_0, 0, 16;
    %load/vec4 v00000230df847960_0;
    %load/vec4 v00000230df8b59e0_0;
    %pad/s 21;
    %add;
    %store/vec4 v00000230df847960_0, 0, 21;
    %load/vec4 v00000230df839650_0;
    %pad/s 32;
    %muli 4294967280, 0, 32;
    %pad/s 16;
    %store/vec4 v00000230df8b59e0_0, 0, 16;
    %load/vec4 v00000230df847960_0;
    %load/vec4 v00000230df8b59e0_0;
    %pad/s 21;
    %add;
    %store/vec4 v00000230df847960_0, 0, 21;
    %load/vec4 v00000230df8396f0_0;
    %pad/s 32;
    %muli 0, 0, 32;
    %pad/s 16;
    %store/vec4 v00000230df8b59e0_0, 0, 16;
    %load/vec4 v00000230df847960_0;
    %load/vec4 v00000230df8b59e0_0;
    %pad/s 21;
    %add;
    %store/vec4 v00000230df847960_0, 0, 21;
    %load/vec4 v00000230df8b65c0_0;
    %pad/s 32;
    %muli 4294967280, 0, 32;
    %pad/s 16;
    %store/vec4 v00000230df8b59e0_0, 0, 16;
    %load/vec4 v00000230df847960_0;
    %load/vec4 v00000230df8b59e0_0;
    %pad/s 21;
    %add;
    %store/vec4 v00000230df847960_0, 0, 21;
    %load/vec4 v00000230df8b67a0_0;
    %pad/s 32;
    %muli 64, 0, 32;
    %pad/s 16;
    %store/vec4 v00000230df8b59e0_0, 0, 16;
    %load/vec4 v00000230df847960_0;
    %load/vec4 v00000230df8b59e0_0;
    %pad/s 21;
    %add;
    %store/vec4 v00000230df847960_0, 0, 21;
    %load/vec4 v00000230df8b6840_0;
    %pad/s 32;
    %muli 4294967280, 0, 32;
    %pad/s 16;
    %store/vec4 v00000230df8b59e0_0, 0, 16;
    %load/vec4 v00000230df847960_0;
    %load/vec4 v00000230df8b59e0_0;
    %pad/s 21;
    %add;
    %store/vec4 v00000230df847960_0, 0, 21;
    %load/vec4 v00000230df8b5ee0_0;
    %pad/s 32;
    %muli 0, 0, 32;
    %pad/s 16;
    %store/vec4 v00000230df8b59e0_0, 0, 16;
    %load/vec4 v00000230df847960_0;
    %load/vec4 v00000230df8b59e0_0;
    %pad/s 21;
    %add;
    %store/vec4 v00000230df847960_0, 0, 21;
    %load/vec4 v00000230df8b5940_0;
    %pad/s 32;
    %muli 4294967280, 0, 32;
    %pad/s 16;
    %store/vec4 v00000230df8b59e0_0, 0, 16;
    %load/vec4 v00000230df847960_0;
    %load/vec4 v00000230df8b59e0_0;
    %pad/s 21;
    %add;
    %store/vec4 v00000230df847960_0, 0, 21;
    %load/vec4 v00000230df8b5c60_0;
    %pad/s 32;
    %muli 0, 0, 32;
    %pad/s 16;
    %store/vec4 v00000230df8b59e0_0, 0, 16;
    %load/vec4 v00000230df847960_0;
    %load/vec4 v00000230df8b59e0_0;
    %pad/s 21;
    %add;
    %store/vec4 v00000230df847960_0, 0, 21;
    %load/vec4 v00000230df847960_0;
    %pad/s 32;
    %addi 0, 0, 32;
    %pad/s 21;
    %store/vec4 v00000230df847960_0, 0, 21;
    %load/vec4 v00000230df847960_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %pad/s 8;
    %assign/vec4 v00000230df839470_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000230df839510_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000230df839510_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000230df84ffb0;
T_2 ;
    %wait E_00000230df85fec0;
    %load/vec4 v00000230df82f760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000230df82f580_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000230df82f620_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v00000230df7f2f90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v00000230df7dbe90_0;
    %pad/s 32;
    %muli 24, 0, 32;
    %pad/s 16;
    %store/vec4 v00000230df7f3300_0, 0, 16;
    %load/vec4 v00000230df7f3300_0;
    %pad/s 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %addi 4, 0, 32;
    %pad/s 16;
    %store/vec4 v00000230df82f6c0_0, 0, 16;
    %load/vec4 v00000230df82f6c0_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v00000230df82f580_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000230df82f620_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000230df82f620_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00000230df8b8910;
T_3 ;
    %wait E_00000230df85fec0;
    %load/vec4 v00000230df8b8070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000230df8b7f30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000230df8b6b30_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v00000230df8b7530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v00000230df8b8110_0;
    %parti/s 1, 7, 4;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_3.4, 4;
    %load/vec4 v00000230df8b8110_0;
    %assign/vec4 v00000230df8b7f30_0, 0;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v00000230df8b8110_0;
    %pad/s 32;
    %muli 1, 0, 32;
    %pad/s 16;
    %store/vec4 v00000230df8b8570_0, 0, 16;
    %load/vec4 v00000230df8b8570_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v00000230df8b7d50_0, 0, 16;
    %load/vec4 v00000230df8b7d50_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v00000230df8b7f30_0, 0;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000230df8b6b30_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000230df8b6b30_0, 0;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000230df84fe20;
T_4 ;
    %wait E_00000230df85fec0;
    %load/vec4 v00000230df8b8610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000230df8b7fd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000230df8b7a30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000230df8b81b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000230df8b7850_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000230df8b7ad0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000230df8b6e50_0;
    %assign/vec4 v00000230df8b7fd0_0, 0;
    %load/vec4 v00000230df8b7170_0;
    %assign/vec4 v00000230df8b7a30_0, 0;
    %load/vec4 v00000230df8b6950_0;
    %assign/vec4 v00000230df8b81b0_0, 0;
    %load/vec4 v00000230df8b77b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000230df8b7850_0, 0;
    %load/vec4 v00000230df8b87f0_0;
    %assign/vec4 v00000230df8b7ad0_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000230df8b7850_0, 0;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_00000230df8245b0;
T_5 ;
    %vpi_call 2 20 "$dumpfile", "wave_cnn_top.vcd" {0 0 0};
    %vpi_call 2 21 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000230df8245b0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000230df8b69f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000230df8b6ef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000230df8b7670_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000230df8b72b0_0, 0, 8;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000230df8b6ef0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000230df8b7670_0, 0, 1;
    %pushi/vec4 10, 0, 8;
    %store/vec4 v00000230df8b72b0_0, 0, 8;
    %delay 10000, 0;
    %pushi/vec4 20, 0, 8;
    %store/vec4 v00000230df8b72b0_0, 0, 8;
    %delay 10000, 0;
    %pushi/vec4 30, 0, 8;
    %store/vec4 v00000230df8b72b0_0, 0, 8;
    %delay 10000, 0;
    %pushi/vec4 40, 0, 8;
    %store/vec4 v00000230df8b72b0_0, 0, 8;
    %delay 10000, 0;
    %pushi/vec4 50, 0, 8;
    %store/vec4 v00000230df8b72b0_0, 0, 8;
    %delay 10000, 0;
    %pushi/vec4 60, 0, 8;
    %store/vec4 v00000230df8b72b0_0, 0, 8;
    %delay 10000, 0;
    %pushi/vec4 70, 0, 8;
    %store/vec4 v00000230df8b72b0_0, 0, 8;
    %delay 10000, 0;
    %pushi/vec4 80, 0, 8;
    %store/vec4 v00000230df8b72b0_0, 0, 8;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000230df8b7670_0, 0, 1;
    %delay 100000, 0;
    %vpi_call 2 39 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_00000230df8245b0;
T_6 ;
    %delay 5000, 0;
    %load/vec4 v00000230df8b69f0_0;
    %inv;
    %store/vec4 v00000230df8b69f0_0, 0, 1;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "tb_cnn_top.v";
    "cnn_top.v";
    "batchnorm_scale_shift.v";
    "conv3x3_single_ch.v";
    "linebuffer_3x3.v";
    "leaky_relu.v";
