-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Radix2wECC is
generic (
    C_M_AXI_GMEM_ADDR_WIDTH : INTEGER := 64;
    C_M_AXI_GMEM_ID_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_GMEM_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM_BUSER_WIDTH : INTEGER := 1;
    C_S_AXI_CONTROL_ADDR_WIDTH : INTEGER := 6;
    C_S_AXI_CONTROL_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_GMEM_USER_VALUE : INTEGER := 0;
    C_M_AXI_GMEM_PROT_VALUE : INTEGER := 0;
    C_M_AXI_GMEM_CACHE_VALUE : INTEGER := 3 );
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    m_axi_gmem_AWVALID : OUT STD_LOGIC;
    m_axi_gmem_AWREADY : IN STD_LOGIC;
    m_axi_gmem_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_ADDR_WIDTH-1 downto 0);
    m_axi_gmem_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_ID_WIDTH-1 downto 0);
    m_axi_gmem_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_AWUSER_WIDTH-1 downto 0);
    m_axi_gmem_WVALID : OUT STD_LOGIC;
    m_axi_gmem_WREADY : IN STD_LOGIC;
    m_axi_gmem_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_DATA_WIDTH-1 downto 0);
    m_axi_gmem_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_DATA_WIDTH/8-1 downto 0);
    m_axi_gmem_WLAST : OUT STD_LOGIC;
    m_axi_gmem_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_ID_WIDTH-1 downto 0);
    m_axi_gmem_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_WUSER_WIDTH-1 downto 0);
    m_axi_gmem_ARVALID : OUT STD_LOGIC;
    m_axi_gmem_ARREADY : IN STD_LOGIC;
    m_axi_gmem_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_ADDR_WIDTH-1 downto 0);
    m_axi_gmem_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_ID_WIDTH-1 downto 0);
    m_axi_gmem_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_ARUSER_WIDTH-1 downto 0);
    m_axi_gmem_RVALID : IN STD_LOGIC;
    m_axi_gmem_RREADY : OUT STD_LOGIC;
    m_axi_gmem_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM_DATA_WIDTH-1 downto 0);
    m_axi_gmem_RLAST : IN STD_LOGIC;
    m_axi_gmem_RID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM_ID_WIDTH-1 downto 0);
    m_axi_gmem_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM_RUSER_WIDTH-1 downto 0);
    m_axi_gmem_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_BVALID : IN STD_LOGIC;
    m_axi_gmem_BREADY : OUT STD_LOGIC;
    m_axi_gmem_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_BID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM_ID_WIDTH-1 downto 0);
    m_axi_gmem_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM_BUSER_WIDTH-1 downto 0);
    s_axi_control_AWVALID : IN STD_LOGIC;
    s_axi_control_AWREADY : OUT STD_LOGIC;
    s_axi_control_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_WVALID : IN STD_LOGIC;
    s_axi_control_WREADY : OUT STD_LOGIC;
    s_axi_control_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH/8-1 downto 0);
    s_axi_control_ARVALID : IN STD_LOGIC;
    s_axi_control_ARREADY : OUT STD_LOGIC;
    s_axi_control_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_RVALID : OUT STD_LOGIC;
    s_axi_control_RREADY : IN STD_LOGIC;
    s_axi_control_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_control_BVALID : OUT STD_LOGIC;
    s_axi_control_BREADY : IN STD_LOGIC;
    s_axi_control_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    interrupt : OUT STD_LOGIC );
end;


architecture behav of Radix2wECC is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "Radix2wECC_Radix2wECC,hls_ip_2022_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.300000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=10,HLS_SYN_DSP=0,HLS_SYN_FF=25970,HLS_SYN_LUT=35702,HLS_VERSION=2022_2}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (85 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (85 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (85 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (85 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (85 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (85 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (85 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (85 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (85 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (85 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (85 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (85 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (85 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (85 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (85 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (85 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (85 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (85 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (85 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (85 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (85 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (85 downto 0) := "00000000000000000000000000000000000000000000000000000000000000001000000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (85 downto 0) := "00000000000000000000000000000000000000000000000000000000000000010000000000000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (85 downto 0) := "00000000000000000000000000000000000000000000000000000000000000100000000000000000000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (85 downto 0) := "00000000000000000000000000000000000000000000000000000000000001000000000000000000000000";
    constant ap_ST_fsm_state26 : STD_LOGIC_VECTOR (85 downto 0) := "00000000000000000000000000000000000000000000000000000000000010000000000000000000000000";
    constant ap_ST_fsm_state27 : STD_LOGIC_VECTOR (85 downto 0) := "00000000000000000000000000000000000000000000000000000000000100000000000000000000000000";
    constant ap_ST_fsm_state28 : STD_LOGIC_VECTOR (85 downto 0) := "00000000000000000000000000000000000000000000000000000000001000000000000000000000000000";
    constant ap_ST_fsm_state29 : STD_LOGIC_VECTOR (85 downto 0) := "00000000000000000000000000000000000000000000000000000000010000000000000000000000000000";
    constant ap_ST_fsm_state30 : STD_LOGIC_VECTOR (85 downto 0) := "00000000000000000000000000000000000000000000000000000000100000000000000000000000000000";
    constant ap_ST_fsm_state31 : STD_LOGIC_VECTOR (85 downto 0) := "00000000000000000000000000000000000000000000000000000001000000000000000000000000000000";
    constant ap_ST_fsm_state32 : STD_LOGIC_VECTOR (85 downto 0) := "00000000000000000000000000000000000000000000000000000010000000000000000000000000000000";
    constant ap_ST_fsm_state33 : STD_LOGIC_VECTOR (85 downto 0) := "00000000000000000000000000000000000000000000000000000100000000000000000000000000000000";
    constant ap_ST_fsm_state34 : STD_LOGIC_VECTOR (85 downto 0) := "00000000000000000000000000000000000000000000000000001000000000000000000000000000000000";
    constant ap_ST_fsm_state35 : STD_LOGIC_VECTOR (85 downto 0) := "00000000000000000000000000000000000000000000000000010000000000000000000000000000000000";
    constant ap_ST_fsm_state36 : STD_LOGIC_VECTOR (85 downto 0) := "00000000000000000000000000000000000000000000000000100000000000000000000000000000000000";
    constant ap_ST_fsm_state37 : STD_LOGIC_VECTOR (85 downto 0) := "00000000000000000000000000000000000000000000000001000000000000000000000000000000000000";
    constant ap_ST_fsm_state38 : STD_LOGIC_VECTOR (85 downto 0) := "00000000000000000000000000000000000000000000000010000000000000000000000000000000000000";
    constant ap_ST_fsm_state39 : STD_LOGIC_VECTOR (85 downto 0) := "00000000000000000000000000000000000000000000000100000000000000000000000000000000000000";
    constant ap_ST_fsm_state40 : STD_LOGIC_VECTOR (85 downto 0) := "00000000000000000000000000000000000000000000001000000000000000000000000000000000000000";
    constant ap_ST_fsm_state41 : STD_LOGIC_VECTOR (85 downto 0) := "00000000000000000000000000000000000000000000010000000000000000000000000000000000000000";
    constant ap_ST_fsm_state42 : STD_LOGIC_VECTOR (85 downto 0) := "00000000000000000000000000000000000000000000100000000000000000000000000000000000000000";
    constant ap_ST_fsm_state43 : STD_LOGIC_VECTOR (85 downto 0) := "00000000000000000000000000000000000000000001000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state44 : STD_LOGIC_VECTOR (85 downto 0) := "00000000000000000000000000000000000000000010000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state45 : STD_LOGIC_VECTOR (85 downto 0) := "00000000000000000000000000000000000000000100000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state46 : STD_LOGIC_VECTOR (85 downto 0) := "00000000000000000000000000000000000000001000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state47 : STD_LOGIC_VECTOR (85 downto 0) := "00000000000000000000000000000000000000010000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state48 : STD_LOGIC_VECTOR (85 downto 0) := "00000000000000000000000000000000000000100000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state49 : STD_LOGIC_VECTOR (85 downto 0) := "00000000000000000000000000000000000001000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state50 : STD_LOGIC_VECTOR (85 downto 0) := "00000000000000000000000000000000000010000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state51 : STD_LOGIC_VECTOR (85 downto 0) := "00000000000000000000000000000000000100000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state52 : STD_LOGIC_VECTOR (85 downto 0) := "00000000000000000000000000000000001000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state53 : STD_LOGIC_VECTOR (85 downto 0) := "00000000000000000000000000000000010000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state54 : STD_LOGIC_VECTOR (85 downto 0) := "00000000000000000000000000000000100000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state55 : STD_LOGIC_VECTOR (85 downto 0) := "00000000000000000000000000000001000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state56 : STD_LOGIC_VECTOR (85 downto 0) := "00000000000000000000000000000010000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state57 : STD_LOGIC_VECTOR (85 downto 0) := "00000000000000000000000000000100000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state58 : STD_LOGIC_VECTOR (85 downto 0) := "00000000000000000000000000001000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state59 : STD_LOGIC_VECTOR (85 downto 0) := "00000000000000000000000000010000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state60 : STD_LOGIC_VECTOR (85 downto 0) := "00000000000000000000000000100000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state61 : STD_LOGIC_VECTOR (85 downto 0) := "00000000000000000000000001000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state62 : STD_LOGIC_VECTOR (85 downto 0) := "00000000000000000000000010000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state63 : STD_LOGIC_VECTOR (85 downto 0) := "00000000000000000000000100000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state64 : STD_LOGIC_VECTOR (85 downto 0) := "00000000000000000000001000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state65 : STD_LOGIC_VECTOR (85 downto 0) := "00000000000000000000010000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state66 : STD_LOGIC_VECTOR (85 downto 0) := "00000000000000000000100000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state67 : STD_LOGIC_VECTOR (85 downto 0) := "00000000000000000001000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state68 : STD_LOGIC_VECTOR (85 downto 0) := "00000000000000000010000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state69 : STD_LOGIC_VECTOR (85 downto 0) := "00000000000000000100000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state70 : STD_LOGIC_VECTOR (85 downto 0) := "00000000000000001000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state71 : STD_LOGIC_VECTOR (85 downto 0) := "00000000000000010000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state72 : STD_LOGIC_VECTOR (85 downto 0) := "00000000000000100000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state73 : STD_LOGIC_VECTOR (85 downto 0) := "00000000000001000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state74 : STD_LOGIC_VECTOR (85 downto 0) := "00000000000010000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state75 : STD_LOGIC_VECTOR (85 downto 0) := "00000000000100000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state76 : STD_LOGIC_VECTOR (85 downto 0) := "00000000001000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state77 : STD_LOGIC_VECTOR (85 downto 0) := "00000000010000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state78 : STD_LOGIC_VECTOR (85 downto 0) := "00000000100000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state79 : STD_LOGIC_VECTOR (85 downto 0) := "00000001000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state80 : STD_LOGIC_VECTOR (85 downto 0) := "00000010000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state81 : STD_LOGIC_VECTOR (85 downto 0) := "00000100000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state82 : STD_LOGIC_VECTOR (85 downto 0) := "00001000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state83 : STD_LOGIC_VECTOR (85 downto 0) := "00010000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state84 : STD_LOGIC_VECTOR (85 downto 0) := "00100000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state85 : STD_LOGIC_VECTOR (85 downto 0) := "01000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state86 : STD_LOGIC_VECTOR (85 downto 0) := "10000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_46 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000110";
    constant ap_const_lv32_4E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001110";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_4A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001010";
    constant ap_const_lv32_55 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010101";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_34 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110100";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_26 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100110";
    constant ap_const_lv32_35 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110101";
    constant ap_const_lv32_3B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111011";
    constant ap_const_lv32_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100011";
    constant ap_const_lv32_38 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111000";
    constant ap_const_lv32_2A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101010";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_42 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000010";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv32_25 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100101";
    constant ap_const_lv32_29 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_2D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101101";
    constant ap_const_lv32_2E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101110";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_31 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110001";
    constant ap_const_lv32_33 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110011";
    constant ap_const_lv32_3A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111010";
    constant ap_const_lv32_3D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111101";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_3E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111110";
    constant ap_const_lv32_41 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000001";
    constant C_S_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant C_M_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";
    constant ap_const_lv166_lc_1 : STD_LOGIC_VECTOR (165 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_45 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000101";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv32_22 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100010";
    constant ap_const_lv32_37 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110111";
    constant ap_const_lv32_21 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100001";
    constant ap_const_lv32_24 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100100";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv32_2B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101011";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_2C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101100";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_32 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110010";
    constant ap_const_lv32_36 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110110";
    constant ap_const_lv32_39 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111001";
    constant ap_const_lv32_3C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111100";
    constant ap_const_lv32_43 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000011";
    constant ap_const_lv32_44 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000100";
    constant ap_const_lv32_47 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000111";
    constant ap_const_lv32_48 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001000";
    constant ap_const_lv32_49 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001001";
    constant ap_const_lv32_4F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001111";
    constant ap_const_lv32_50 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010000";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv4_4 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_const_lv163_lc_1 : STD_LOGIC_VECTOR (162 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv7_20 : STD_LOGIC_VECTOR (6 downto 0) := "0100000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv166_lc_2 : STD_LOGIC_VECTOR (165 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv3_7 : STD_LOGIC_VECTOR (2 downto 0) := "111";
    constant ap_const_lv8_A5 : STD_LOGIC_VECTOR (7 downto 0) := "10100101";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv7_7F : STD_LOGIC_VECTOR (6 downto 0) := "1111111";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_FFFFFFFF : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111111";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv32_A2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010100010";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";

    signal ap_rst_n_inv : STD_LOGIC;
    signal ap_start : STD_LOGIC;
    signal ap_done : STD_LOGIC;
    signal ap_idle : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (85 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_ready : STD_LOGIC;
    signal k : STD_LOGIC_VECTOR (63 downto 0);
    signal x_o : STD_LOGIC_VECTOR (63 downto 0);
    signal y_o : STD_LOGIC_VECTOR (63 downto 0);
    signal values_x_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal values_x_V_ce0 : STD_LOGIC;
    signal values_x_V_we0 : STD_LOGIC;
    signal values_x_V_d0 : STD_LOGIC_VECTOR (165 downto 0);
    signal values_x_V_q0 : STD_LOGIC_VECTOR (165 downto 0);
    signal values_y_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal values_y_V_ce0 : STD_LOGIC;
    signal values_y_V_we0 : STD_LOGIC;
    signal values_y_V_d0 : STD_LOGIC_VECTOR (165 downto 0);
    signal values_y_V_q0 : STD_LOGIC_VECTOR (165 downto 0);
    signal gmem_blk_n_AR : STD_LOGIC;
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal gmem_blk_n_AW : STD_LOGIC;
    signal ap_CS_fsm_state71 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state71 : signal is "none";
    signal gmem_blk_n_B : STD_LOGIC;
    signal ap_CS_fsm_state79 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state79 : signal is "none";
    signal ap_CS_fsm_state20 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state20 : signal is "none";
    signal ap_CS_fsm_state75 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state75 : signal is "none";
    signal ap_CS_fsm_state86 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state86 : signal is "none";
    signal grp_bf_inv_fu_529_ap_return : STD_LOGIC_VECTOR (165 downto 0);
    signal reg_683 : STD_LOGIC_VECTOR (165 downto 0);
    signal ap_CS_fsm_state32 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state32 : signal is "none";
    signal ap_CS_fsm_state53 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state53 : signal is "none";
    signal grp_bf_mult_2_fu_534_ap_return : STD_LOGIC_VECTOR (165 downto 0);
    signal reg_688 : STD_LOGIC_VECTOR (165 downto 0);
    signal grp_bf_mult_1_fu_539_ap_return : STD_LOGIC_VECTOR (165 downto 0);
    signal reg_694 : STD_LOGIC_VECTOR (165 downto 0);
    signal ap_CS_fsm_state33 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state33 : signal is "none";
    signal ap_CS_fsm_state39 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state39 : signal is "none";
    signal ap_CS_fsm_state54 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state54 : signal is "none";
    signal ap_CS_fsm_state60 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state60 : signal is "none";
    signal reg_702 : STD_LOGIC_VECTOR (165 downto 0);
    signal ap_CS_fsm_state36 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state36 : signal is "none";
    signal ap_CS_fsm_state57 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state57 : signal is "none";
    signal reg_708 : STD_LOGIC_VECTOR (165 downto 0);
    signal ap_CS_fsm_state43 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state43 : signal is "none";
    signal ap_CS_fsm_state64 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state64 : signal is "none";
    signal reg_713 : STD_LOGIC_VECTOR (165 downto 0);
    signal ap_CS_fsm_state67 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state67 : signal is "none";
    signal trunc_ln_reg_1400 : STD_LOGIC_VECTOR (61 downto 0);
    signal trunc_ln6_reg_1406 : STD_LOGIC_VECTOR (61 downto 0);
    signal trunc_ln7_reg_1413 : STD_LOGIC_VECTOR (61 downto 0);
    signal gmem_addr_1_reg_1425 : STD_LOGIC_VECTOR (63 downto 0);
    signal gmem_addr_2_reg_1430 : STD_LOGIC_VECTOR (63 downto 0);
    signal scalar_V_fu_788_p3 : STD_LOGIC_VECTOR (165 downto 0);
    signal scalar_V_reg_1441 : STD_LOGIC_VECTOR (165 downto 0);
    signal ap_CS_fsm_state31 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state31 : signal is "none";
    signal b_V_2_fu_796_p1 : STD_LOGIC_VECTOR (165 downto 0);
    signal b_V_2_reg_1446 : STD_LOGIC_VECTOR (165 downto 0);
    signal trunc_ln99_fu_808_p1 : STD_LOGIC_VECTOR (162 downto 0);
    signal trunc_ln99_reg_1453 : STD_LOGIC_VECTOR (162 downto 0);
    signal icmp_ln1019_fu_812_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1019_reg_1458 : STD_LOGIC_VECTOR (0 downto 0);
    signal lambda_V_8_fu_822_p2 : STD_LOGIC_VECTOR (165 downto 0);
    signal lambda_V_8_reg_1465 : STD_LOGIC_VECTOR (165 downto 0);
    signal empty_132_fu_831_p1 : STD_LOGIC_VECTOR (162 downto 0);
    signal empty_132_reg_1474 : STD_LOGIC_VECTOR (162 downto 0);
    signal ap_CS_fsm_state38 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state38 : signal is "none";
    signal zext_ln110_fu_848_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln110_reg_1486 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state42 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state42 : signal is "none";
    signal icmp_ln110_fu_852_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln48_fu_919_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln48_reg_1543 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state46 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state46 : signal is "none";
    signal add_ln48_1_fu_928_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln48_1_reg_1551 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln48_fu_913_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln48_fu_945_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln48_reg_1556 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state47 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state47 : signal is "none";
    signal select_ln48_1_fu_953_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln48_1_reg_1562 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln48_fu_959_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln48_reg_1567 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_shl_mid2_fu_964_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_shl_mid2_reg_1572 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_13_reg_1577 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state49 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state49 : signal is "none";
    signal tmp_s_reg_1582 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln81_fu_1014_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln81_reg_1587 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_Result_s_reg_1592 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_15_reg_1596 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln49_fu_1036_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln49_reg_1601 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state50 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state50 : signal is "none";
    signal Q_fu_1095_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal Q_reg_1606 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln82_fu_1102_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln82_reg_1611 : STD_LOGIC_VECTOR (0 downto 0);
    signal R_x_V_1_load_1_reg_1615 : STD_LOGIC_VECTOR (165 downto 0);
    signal ap_CS_fsm_state52 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state52 : signal is "none";
    signal trunc_ln47_fu_1136_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln47_reg_1622 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln1019_1_fu_1140_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1019_1_reg_1628 : STD_LOGIC_VECTOR (0 downto 0);
    signal R_y_V_4_1_load_1_reg_1632 : STD_LOGIC_VECTOR (162 downto 0);
    signal lambda_V_12_fu_1150_p2 : STD_LOGIC_VECTOR (165 downto 0);
    signal lambda_V_12_reg_1640 : STD_LOGIC_VECTOR (165 downto 0);
    signal empty_134_fu_1159_p1 : STD_LOGIC_VECTOR (162 downto 0);
    signal empty_134_reg_1649 : STD_LOGIC_VECTOR (162 downto 0);
    signal ap_CS_fsm_state59 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state59 : signal is "none";
    signal and_ln58_fu_1179_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln58_reg_1654 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state62 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state62 : signal is "none";
    signal select_ln61_fu_1235_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln61_reg_1658 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_state63 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state63 : signal is "none";
    signal ap_CS_fsm_state66 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state66 : signal is "none";
    signal x_V_load_reg_1683 : STD_LOGIC_VECTOR (165 downto 0);
    signal p_Result_63_fu_1298_p5 : STD_LOGIC_VECTOR (191 downto 0);
    signal p_Result_63_reg_1692 : STD_LOGIC_VECTOR (191 downto 0);
    signal p_Result_64_fu_1310_p5 : STD_LOGIC_VECTOR (191 downto 0);
    signal p_Result_64_reg_1697 : STD_LOGIC_VECTOR (191 downto 0);
    signal buff1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal buff1_ce0 : STD_LOGIC;
    signal buff1_we0 : STD_LOGIC;
    signal buff1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff2_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal buff2_ce0 : STD_LOGIC;
    signal buff2_we0 : STD_LOGIC;
    signal buff2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff3_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal buff3_ce0 : STD_LOGIC;
    signal buff3_we0 : STD_LOGIC;
    signal buff3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Radix2wECC_Pipeline_1_fu_487_ap_start : STD_LOGIC;
    signal grp_Radix2wECC_Pipeline_1_fu_487_ap_done : STD_LOGIC;
    signal grp_Radix2wECC_Pipeline_1_fu_487_ap_idle : STD_LOGIC;
    signal grp_Radix2wECC_Pipeline_1_fu_487_ap_ready : STD_LOGIC;
    signal grp_Radix2wECC_Pipeline_1_fu_487_m_axi_gmem_AWVALID : STD_LOGIC;
    signal grp_Radix2wECC_Pipeline_1_fu_487_m_axi_gmem_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Radix2wECC_Pipeline_1_fu_487_m_axi_gmem_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Radix2wECC_Pipeline_1_fu_487_m_axi_gmem_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Radix2wECC_Pipeline_1_fu_487_m_axi_gmem_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_Radix2wECC_Pipeline_1_fu_487_m_axi_gmem_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Radix2wECC_Pipeline_1_fu_487_m_axi_gmem_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Radix2wECC_Pipeline_1_fu_487_m_axi_gmem_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Radix2wECC_Pipeline_1_fu_487_m_axi_gmem_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_Radix2wECC_Pipeline_1_fu_487_m_axi_gmem_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Radix2wECC_Pipeline_1_fu_487_m_axi_gmem_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Radix2wECC_Pipeline_1_fu_487_m_axi_gmem_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Radix2wECC_Pipeline_1_fu_487_m_axi_gmem_WVALID : STD_LOGIC;
    signal grp_Radix2wECC_Pipeline_1_fu_487_m_axi_gmem_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Radix2wECC_Pipeline_1_fu_487_m_axi_gmem_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Radix2wECC_Pipeline_1_fu_487_m_axi_gmem_WLAST : STD_LOGIC;
    signal grp_Radix2wECC_Pipeline_1_fu_487_m_axi_gmem_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Radix2wECC_Pipeline_1_fu_487_m_axi_gmem_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Radix2wECC_Pipeline_1_fu_487_m_axi_gmem_ARVALID : STD_LOGIC;
    signal grp_Radix2wECC_Pipeline_1_fu_487_m_axi_gmem_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Radix2wECC_Pipeline_1_fu_487_m_axi_gmem_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Radix2wECC_Pipeline_1_fu_487_m_axi_gmem_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Radix2wECC_Pipeline_1_fu_487_m_axi_gmem_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_Radix2wECC_Pipeline_1_fu_487_m_axi_gmem_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Radix2wECC_Pipeline_1_fu_487_m_axi_gmem_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Radix2wECC_Pipeline_1_fu_487_m_axi_gmem_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Radix2wECC_Pipeline_1_fu_487_m_axi_gmem_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_Radix2wECC_Pipeline_1_fu_487_m_axi_gmem_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Radix2wECC_Pipeline_1_fu_487_m_axi_gmem_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Radix2wECC_Pipeline_1_fu_487_m_axi_gmem_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Radix2wECC_Pipeline_1_fu_487_m_axi_gmem_RREADY : STD_LOGIC;
    signal grp_Radix2wECC_Pipeline_1_fu_487_m_axi_gmem_BREADY : STD_LOGIC;
    signal grp_Radix2wECC_Pipeline_1_fu_487_buff1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_Radix2wECC_Pipeline_1_fu_487_buff1_ce0 : STD_LOGIC;
    signal grp_Radix2wECC_Pipeline_1_fu_487_buff1_we0 : STD_LOGIC;
    signal grp_Radix2wECC_Pipeline_1_fu_487_buff1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Radix2wECC_Pipeline_2_fu_495_ap_start : STD_LOGIC;
    signal grp_Radix2wECC_Pipeline_2_fu_495_ap_done : STD_LOGIC;
    signal grp_Radix2wECC_Pipeline_2_fu_495_ap_idle : STD_LOGIC;
    signal grp_Radix2wECC_Pipeline_2_fu_495_ap_ready : STD_LOGIC;
    signal grp_Radix2wECC_Pipeline_2_fu_495_m_axi_gmem_AWVALID : STD_LOGIC;
    signal grp_Radix2wECC_Pipeline_2_fu_495_m_axi_gmem_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Radix2wECC_Pipeline_2_fu_495_m_axi_gmem_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Radix2wECC_Pipeline_2_fu_495_m_axi_gmem_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Radix2wECC_Pipeline_2_fu_495_m_axi_gmem_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_Radix2wECC_Pipeline_2_fu_495_m_axi_gmem_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Radix2wECC_Pipeline_2_fu_495_m_axi_gmem_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Radix2wECC_Pipeline_2_fu_495_m_axi_gmem_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Radix2wECC_Pipeline_2_fu_495_m_axi_gmem_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_Radix2wECC_Pipeline_2_fu_495_m_axi_gmem_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Radix2wECC_Pipeline_2_fu_495_m_axi_gmem_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Radix2wECC_Pipeline_2_fu_495_m_axi_gmem_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Radix2wECC_Pipeline_2_fu_495_m_axi_gmem_WVALID : STD_LOGIC;
    signal grp_Radix2wECC_Pipeline_2_fu_495_m_axi_gmem_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Radix2wECC_Pipeline_2_fu_495_m_axi_gmem_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Radix2wECC_Pipeline_2_fu_495_m_axi_gmem_WLAST : STD_LOGIC;
    signal grp_Radix2wECC_Pipeline_2_fu_495_m_axi_gmem_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Radix2wECC_Pipeline_2_fu_495_m_axi_gmem_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Radix2wECC_Pipeline_2_fu_495_m_axi_gmem_ARVALID : STD_LOGIC;
    signal grp_Radix2wECC_Pipeline_2_fu_495_m_axi_gmem_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Radix2wECC_Pipeline_2_fu_495_m_axi_gmem_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Radix2wECC_Pipeline_2_fu_495_m_axi_gmem_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Radix2wECC_Pipeline_2_fu_495_m_axi_gmem_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_Radix2wECC_Pipeline_2_fu_495_m_axi_gmem_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Radix2wECC_Pipeline_2_fu_495_m_axi_gmem_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Radix2wECC_Pipeline_2_fu_495_m_axi_gmem_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Radix2wECC_Pipeline_2_fu_495_m_axi_gmem_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_Radix2wECC_Pipeline_2_fu_495_m_axi_gmem_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Radix2wECC_Pipeline_2_fu_495_m_axi_gmem_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Radix2wECC_Pipeline_2_fu_495_m_axi_gmem_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Radix2wECC_Pipeline_2_fu_495_m_axi_gmem_RREADY : STD_LOGIC;
    signal grp_Radix2wECC_Pipeline_2_fu_495_m_axi_gmem_BREADY : STD_LOGIC;
    signal grp_Radix2wECC_Pipeline_2_fu_495_buff2_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_Radix2wECC_Pipeline_2_fu_495_buff2_ce0 : STD_LOGIC;
    signal grp_Radix2wECC_Pipeline_2_fu_495_buff2_we0 : STD_LOGIC;
    signal grp_Radix2wECC_Pipeline_2_fu_495_buff2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Radix2wECC_Pipeline_VITIS_LOOP_28_1_fu_503_ap_start : STD_LOGIC;
    signal grp_Radix2wECC_Pipeline_VITIS_LOOP_28_1_fu_503_ap_done : STD_LOGIC;
    signal grp_Radix2wECC_Pipeline_VITIS_LOOP_28_1_fu_503_ap_idle : STD_LOGIC;
    signal grp_Radix2wECC_Pipeline_VITIS_LOOP_28_1_fu_503_ap_ready : STD_LOGIC;
    signal grp_Radix2wECC_Pipeline_VITIS_LOOP_28_1_fu_503_buff1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_Radix2wECC_Pipeline_VITIS_LOOP_28_1_fu_503_buff1_ce0 : STD_LOGIC;
    signal grp_Radix2wECC_Pipeline_VITIS_LOOP_28_1_fu_503_a_V_out : STD_LOGIC_VECTOR (164 downto 0);
    signal grp_Radix2wECC_Pipeline_VITIS_LOOP_28_1_fu_503_a_V_out_ap_vld : STD_LOGIC;
    signal grp_Radix2wECC_Pipeline_3_fu_509_ap_start : STD_LOGIC;
    signal grp_Radix2wECC_Pipeline_3_fu_509_ap_done : STD_LOGIC;
    signal grp_Radix2wECC_Pipeline_3_fu_509_ap_idle : STD_LOGIC;
    signal grp_Radix2wECC_Pipeline_3_fu_509_ap_ready : STD_LOGIC;
    signal grp_Radix2wECC_Pipeline_3_fu_509_m_axi_gmem_AWVALID : STD_LOGIC;
    signal grp_Radix2wECC_Pipeline_3_fu_509_m_axi_gmem_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Radix2wECC_Pipeline_3_fu_509_m_axi_gmem_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Radix2wECC_Pipeline_3_fu_509_m_axi_gmem_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Radix2wECC_Pipeline_3_fu_509_m_axi_gmem_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_Radix2wECC_Pipeline_3_fu_509_m_axi_gmem_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Radix2wECC_Pipeline_3_fu_509_m_axi_gmem_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Radix2wECC_Pipeline_3_fu_509_m_axi_gmem_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Radix2wECC_Pipeline_3_fu_509_m_axi_gmem_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_Radix2wECC_Pipeline_3_fu_509_m_axi_gmem_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Radix2wECC_Pipeline_3_fu_509_m_axi_gmem_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Radix2wECC_Pipeline_3_fu_509_m_axi_gmem_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Radix2wECC_Pipeline_3_fu_509_m_axi_gmem_WVALID : STD_LOGIC;
    signal grp_Radix2wECC_Pipeline_3_fu_509_m_axi_gmem_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Radix2wECC_Pipeline_3_fu_509_m_axi_gmem_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Radix2wECC_Pipeline_3_fu_509_m_axi_gmem_WLAST : STD_LOGIC;
    signal grp_Radix2wECC_Pipeline_3_fu_509_m_axi_gmem_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Radix2wECC_Pipeline_3_fu_509_m_axi_gmem_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Radix2wECC_Pipeline_3_fu_509_m_axi_gmem_ARVALID : STD_LOGIC;
    signal grp_Radix2wECC_Pipeline_3_fu_509_m_axi_gmem_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Radix2wECC_Pipeline_3_fu_509_m_axi_gmem_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Radix2wECC_Pipeline_3_fu_509_m_axi_gmem_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Radix2wECC_Pipeline_3_fu_509_m_axi_gmem_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_Radix2wECC_Pipeline_3_fu_509_m_axi_gmem_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Radix2wECC_Pipeline_3_fu_509_m_axi_gmem_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Radix2wECC_Pipeline_3_fu_509_m_axi_gmem_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Radix2wECC_Pipeline_3_fu_509_m_axi_gmem_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_Radix2wECC_Pipeline_3_fu_509_m_axi_gmem_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Radix2wECC_Pipeline_3_fu_509_m_axi_gmem_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Radix2wECC_Pipeline_3_fu_509_m_axi_gmem_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Radix2wECC_Pipeline_3_fu_509_m_axi_gmem_RREADY : STD_LOGIC;
    signal grp_Radix2wECC_Pipeline_3_fu_509_m_axi_gmem_BREADY : STD_LOGIC;
    signal grp_Radix2wECC_Pipeline_3_fu_509_buff3_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_Radix2wECC_Pipeline_3_fu_509_buff3_ce0 : STD_LOGIC;
    signal grp_Radix2wECC_Pipeline_3_fu_509_buff3_we0 : STD_LOGIC;
    signal grp_Radix2wECC_Pipeline_3_fu_509_buff3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Radix2wECC_Pipeline_VITIS_LOOP_31_2_fu_517_ap_start : STD_LOGIC;
    signal grp_Radix2wECC_Pipeline_VITIS_LOOP_31_2_fu_517_ap_done : STD_LOGIC;
    signal grp_Radix2wECC_Pipeline_VITIS_LOOP_31_2_fu_517_ap_idle : STD_LOGIC;
    signal grp_Radix2wECC_Pipeline_VITIS_LOOP_31_2_fu_517_ap_ready : STD_LOGIC;
    signal grp_Radix2wECC_Pipeline_VITIS_LOOP_31_2_fu_517_buff2_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_Radix2wECC_Pipeline_VITIS_LOOP_31_2_fu_517_buff2_ce0 : STD_LOGIC;
    signal grp_Radix2wECC_Pipeline_VITIS_LOOP_31_2_fu_517_b_V_out : STD_LOGIC_VECTOR (191 downto 0);
    signal grp_Radix2wECC_Pipeline_VITIS_LOOP_31_2_fu_517_b_V_out_ap_vld : STD_LOGIC;
    signal grp_Radix2wECC_Pipeline_VITIS_LOOP_34_3_fu_523_ap_start : STD_LOGIC;
    signal grp_Radix2wECC_Pipeline_VITIS_LOOP_34_3_fu_523_ap_done : STD_LOGIC;
    signal grp_Radix2wECC_Pipeline_VITIS_LOOP_34_3_fu_523_ap_idle : STD_LOGIC;
    signal grp_Radix2wECC_Pipeline_VITIS_LOOP_34_3_fu_523_ap_ready : STD_LOGIC;
    signal grp_Radix2wECC_Pipeline_VITIS_LOOP_34_3_fu_523_buff3_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_Radix2wECC_Pipeline_VITIS_LOOP_34_3_fu_523_buff3_ce0 : STD_LOGIC;
    signal grp_Radix2wECC_Pipeline_VITIS_LOOP_34_3_fu_523_c_V_out : STD_LOGIC_VECTOR (191 downto 0);
    signal grp_Radix2wECC_Pipeline_VITIS_LOOP_34_3_fu_523_c_V_out_ap_vld : STD_LOGIC;
    signal grp_bf_inv_fu_529_ap_start : STD_LOGIC;
    signal grp_bf_inv_fu_529_ap_done : STD_LOGIC;
    signal grp_bf_inv_fu_529_ap_idle : STD_LOGIC;
    signal grp_bf_inv_fu_529_ap_ready : STD_LOGIC;
    signal grp_bf_inv_fu_529_x_V_read : STD_LOGIC_VECTOR (165 downto 0);
    signal grp_bf_mult_2_fu_534_ap_start : STD_LOGIC;
    signal grp_bf_mult_2_fu_534_ap_done : STD_LOGIC;
    signal grp_bf_mult_2_fu_534_ap_idle : STD_LOGIC;
    signal grp_bf_mult_2_fu_534_ap_ready : STD_LOGIC;
    signal grp_bf_mult_2_fu_534_x_V_read : STD_LOGIC_VECTOR (165 downto 0);
    signal grp_bf_mult_1_fu_539_ap_start : STD_LOGIC;
    signal grp_bf_mult_1_fu_539_ap_done : STD_LOGIC;
    signal grp_bf_mult_1_fu_539_ap_idle : STD_LOGIC;
    signal grp_bf_mult_1_fu_539_ap_ready : STD_LOGIC;
    signal grp_bf_mult_1_fu_539_z_V_read : STD_LOGIC_VECTOR (165 downto 0);
    signal grp_bf_mult_1_fu_539_y_V_read : STD_LOGIC_VECTOR (162 downto 0);
    signal grp_Radix2wECC_Pipeline_VITIS_LOOP_23_1_fu_546_ap_start : STD_LOGIC;
    signal grp_Radix2wECC_Pipeline_VITIS_LOOP_23_1_fu_546_ap_done : STD_LOGIC;
    signal grp_Radix2wECC_Pipeline_VITIS_LOOP_23_1_fu_546_ap_idle : STD_LOGIC;
    signal grp_Radix2wECC_Pipeline_VITIS_LOOP_23_1_fu_546_ap_ready : STD_LOGIC;
    signal grp_Radix2wECC_Pipeline_VITIS_LOOP_23_1_fu_546_p_Val2_out : STD_LOGIC_VECTOR (165 downto 0);
    signal grp_Radix2wECC_Pipeline_VITIS_LOOP_23_1_fu_546_p_Val2_out_ap_vld : STD_LOGIC;
    signal grp_Radix2wECC_Pipeline_VITIS_LOOP_23_119_fu_554_ap_start : STD_LOGIC;
    signal grp_Radix2wECC_Pipeline_VITIS_LOOP_23_119_fu_554_ap_done : STD_LOGIC;
    signal grp_Radix2wECC_Pipeline_VITIS_LOOP_23_119_fu_554_ap_idle : STD_LOGIC;
    signal grp_Radix2wECC_Pipeline_VITIS_LOOP_23_119_fu_554_ap_ready : STD_LOGIC;
    signal grp_Radix2wECC_Pipeline_VITIS_LOOP_23_119_fu_554_p_Val2_37_out : STD_LOGIC_VECTOR (165 downto 0);
    signal grp_Radix2wECC_Pipeline_VITIS_LOOP_23_119_fu_554_p_Val2_37_out_ap_vld : STD_LOGIC;
    signal grp_Radix2wECC_Pipeline_VITIS_LOOP_23_120_fu_562_ap_start : STD_LOGIC;
    signal grp_Radix2wECC_Pipeline_VITIS_LOOP_23_120_fu_562_ap_done : STD_LOGIC;
    signal grp_Radix2wECC_Pipeline_VITIS_LOOP_23_120_fu_562_ap_idle : STD_LOGIC;
    signal grp_Radix2wECC_Pipeline_VITIS_LOOP_23_120_fu_562_ap_ready : STD_LOGIC;
    signal grp_Radix2wECC_Pipeline_VITIS_LOOP_23_120_fu_562_tmp_y_V_out : STD_LOGIC_VECTOR (165 downto 0);
    signal grp_Radix2wECC_Pipeline_VITIS_LOOP_23_120_fu_562_tmp_y_V_out_ap_vld : STD_LOGIC;
    signal grp_point_add_fu_570_ap_start : STD_LOGIC;
    signal grp_point_add_fu_570_ap_done : STD_LOGIC;
    signal grp_point_add_fu_570_ap_idle : STD_LOGIC;
    signal grp_point_add_fu_570_ap_ready : STD_LOGIC;
    signal grp_point_add_fu_570_x1_V_read : STD_LOGIC_VECTOR (165 downto 0);
    signal grp_point_add_fu_570_y1_V_read : STD_LOGIC_VECTOR (165 downto 0);
    signal grp_point_add_fu_570_ap_return_0 : STD_LOGIC_VECTOR (165 downto 0);
    signal grp_point_add_fu_570_ap_return_1 : STD_LOGIC_VECTOR (165 downto 0);
    signal grp_Radix2wECC_Pipeline_VITIS_LOOP_51_6_fu_582_ap_start : STD_LOGIC;
    signal grp_Radix2wECC_Pipeline_VITIS_LOOP_51_6_fu_582_ap_done : STD_LOGIC;
    signal grp_Radix2wECC_Pipeline_VITIS_LOOP_51_6_fu_582_ap_idle : STD_LOGIC;
    signal grp_Radix2wECC_Pipeline_VITIS_LOOP_51_6_fu_582_ap_ready : STD_LOGIC;
    signal grp_Radix2wECC_Pipeline_VITIS_LOOP_51_6_fu_582_slice_V_1_out : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_Radix2wECC_Pipeline_VITIS_LOOP_51_6_fu_582_slice_V_1_out_ap_vld : STD_LOGIC;
    signal grp_Radix2wECC_Pipeline_VITIS_LOOP_87_1_fu_590_ap_start : STD_LOGIC;
    signal grp_Radix2wECC_Pipeline_VITIS_LOOP_87_1_fu_590_ap_done : STD_LOGIC;
    signal grp_Radix2wECC_Pipeline_VITIS_LOOP_87_1_fu_590_ap_idle : STD_LOGIC;
    signal grp_Radix2wECC_Pipeline_VITIS_LOOP_87_1_fu_590_ap_ready : STD_LOGIC;
    signal grp_Radix2wECC_Pipeline_VITIS_LOOP_87_1_fu_590_n_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Radix2wECC_Pipeline_VITIS_LOOP_87_1_fu_590_n_out_ap_vld : STD_LOGIC;
    signal grp_Radix2wECC_Pipeline_VITIS_LOOP_87_1_fu_590_Q_1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Radix2wECC_Pipeline_VITIS_LOOP_87_1_fu_590_Q_1_out_ap_vld : STD_LOGIC;
    signal grp_Radix2wECC_Pipeline_VITIS_LOOP_23_121_fu_597_ap_start : STD_LOGIC;
    signal grp_Radix2wECC_Pipeline_VITIS_LOOP_23_121_fu_597_ap_done : STD_LOGIC;
    signal grp_Radix2wECC_Pipeline_VITIS_LOOP_23_121_fu_597_ap_idle : STD_LOGIC;
    signal grp_Radix2wECC_Pipeline_VITIS_LOOP_23_121_fu_597_ap_ready : STD_LOGIC;
    signal grp_Radix2wECC_Pipeline_VITIS_LOOP_23_121_fu_597_p_Val2_46_out : STD_LOGIC_VECTOR (165 downto 0);
    signal grp_Radix2wECC_Pipeline_VITIS_LOOP_23_121_fu_597_p_Val2_46_out_ap_vld : STD_LOGIC;
    signal grp_Radix2wECC_Pipeline_VITIS_LOOP_23_122_fu_605_ap_start : STD_LOGIC;
    signal grp_Radix2wECC_Pipeline_VITIS_LOOP_23_122_fu_605_ap_done : STD_LOGIC;
    signal grp_Radix2wECC_Pipeline_VITIS_LOOP_23_122_fu_605_ap_idle : STD_LOGIC;
    signal grp_Radix2wECC_Pipeline_VITIS_LOOP_23_122_fu_605_ap_ready : STD_LOGIC;
    signal grp_Radix2wECC_Pipeline_VITIS_LOOP_23_122_fu_605_p_Val2_48_out : STD_LOGIC_VECTOR (165 downto 0);
    signal grp_Radix2wECC_Pipeline_VITIS_LOOP_23_122_fu_605_p_Val2_48_out_ap_vld : STD_LOGIC;
    signal grp_Radix2wECC_Pipeline_VITIS_LOOP_23_123_fu_613_ap_start : STD_LOGIC;
    signal grp_Radix2wECC_Pipeline_VITIS_LOOP_23_123_fu_613_ap_done : STD_LOGIC;
    signal grp_Radix2wECC_Pipeline_VITIS_LOOP_23_123_fu_613_ap_idle : STD_LOGIC;
    signal grp_Radix2wECC_Pipeline_VITIS_LOOP_23_123_fu_613_ap_ready : STD_LOGIC;
    signal grp_Radix2wECC_Pipeline_VITIS_LOOP_23_123_fu_613_R_y_V_5_out : STD_LOGIC_VECTOR (165 downto 0);
    signal grp_Radix2wECC_Pipeline_VITIS_LOOP_23_123_fu_613_R_y_V_5_out_ap_vld : STD_LOGIC;
    signal grp_Radix2wECC_Pipeline_VITIS_LOOP_23_124_fu_621_ap_start : STD_LOGIC;
    signal grp_Radix2wECC_Pipeline_VITIS_LOOP_23_124_fu_621_ap_done : STD_LOGIC;
    signal grp_Radix2wECC_Pipeline_VITIS_LOOP_23_124_fu_621_ap_idle : STD_LOGIC;
    signal grp_Radix2wECC_Pipeline_VITIS_LOOP_23_124_fu_621_ap_ready : STD_LOGIC;
    signal grp_Radix2wECC_Pipeline_VITIS_LOOP_23_124_fu_621_p_Val2_54_out : STD_LOGIC_VECTOR (165 downto 0);
    signal grp_Radix2wECC_Pipeline_VITIS_LOOP_23_124_fu_621_p_Val2_54_out_ap_vld : STD_LOGIC;
    signal grp_point_add_1_fu_630_ap_start : STD_LOGIC;
    signal grp_point_add_1_fu_630_ap_done : STD_LOGIC;
    signal grp_point_add_1_fu_630_ap_idle : STD_LOGIC;
    signal grp_point_add_1_fu_630_ap_ready : STD_LOGIC;
    signal grp_point_add_1_fu_630_ap_return_0 : STD_LOGIC_VECTOR (165 downto 0);
    signal grp_point_add_1_fu_630_ap_return_1 : STD_LOGIC_VECTOR (165 downto 0);
    signal grp_point_add_1_fu_630_grp_bf_inv_fu_529_p_din1 : STD_LOGIC_VECTOR (165 downto 0);
    signal grp_point_add_1_fu_630_grp_bf_inv_fu_529_p_start : STD_LOGIC;
    signal grp_point_add_1_fu_630_grp_bf_mult_1_fu_539_p_din1 : STD_LOGIC_VECTOR (165 downto 0);
    signal grp_point_add_1_fu_630_grp_bf_mult_1_fu_539_p_din2 : STD_LOGIC_VECTOR (162 downto 0);
    signal grp_point_add_1_fu_630_grp_bf_mult_1_fu_539_p_start : STD_LOGIC;
    signal grp_point_add_1_fu_630_grp_bf_mult_2_fu_534_p_din1 : STD_LOGIC_VECTOR (165 downto 0);
    signal grp_point_add_1_fu_630_grp_bf_mult_2_fu_534_p_start : STD_LOGIC;
    signal grp_Radix2wECC_Pipeline_VITIS_LOOP_72_7_fu_640_ap_start : STD_LOGIC;
    signal grp_Radix2wECC_Pipeline_VITIS_LOOP_72_7_fu_640_ap_done : STD_LOGIC;
    signal grp_Radix2wECC_Pipeline_VITIS_LOOP_72_7_fu_640_ap_idle : STD_LOGIC;
    signal grp_Radix2wECC_Pipeline_VITIS_LOOP_72_7_fu_640_ap_ready : STD_LOGIC;
    signal grp_Radix2wECC_Pipeline_VITIS_LOOP_72_7_fu_640_buff2_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_Radix2wECC_Pipeline_VITIS_LOOP_72_7_fu_640_buff2_ce0 : STD_LOGIC;
    signal grp_Radix2wECC_Pipeline_VITIS_LOOP_72_7_fu_640_buff2_we0 : STD_LOGIC;
    signal grp_Radix2wECC_Pipeline_VITIS_LOOP_72_7_fu_640_buff2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Radix2wECC_Pipeline_VITIS_LOOP_72_7_fu_640_buff3_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_Radix2wECC_Pipeline_VITIS_LOOP_72_7_fu_640_buff3_ce0 : STD_LOGIC;
    signal grp_Radix2wECC_Pipeline_VITIS_LOOP_72_7_fu_640_buff3_we0 : STD_LOGIC;
    signal grp_Radix2wECC_Pipeline_VITIS_LOOP_72_7_fu_640_buff3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Radix2wECC_Pipeline_17_fu_648_ap_start : STD_LOGIC;
    signal grp_Radix2wECC_Pipeline_17_fu_648_ap_done : STD_LOGIC;
    signal grp_Radix2wECC_Pipeline_17_fu_648_ap_idle : STD_LOGIC;
    signal grp_Radix2wECC_Pipeline_17_fu_648_ap_ready : STD_LOGIC;
    signal grp_Radix2wECC_Pipeline_17_fu_648_m_axi_gmem_AWVALID : STD_LOGIC;
    signal grp_Radix2wECC_Pipeline_17_fu_648_m_axi_gmem_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Radix2wECC_Pipeline_17_fu_648_m_axi_gmem_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Radix2wECC_Pipeline_17_fu_648_m_axi_gmem_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Radix2wECC_Pipeline_17_fu_648_m_axi_gmem_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_Radix2wECC_Pipeline_17_fu_648_m_axi_gmem_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Radix2wECC_Pipeline_17_fu_648_m_axi_gmem_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Radix2wECC_Pipeline_17_fu_648_m_axi_gmem_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Radix2wECC_Pipeline_17_fu_648_m_axi_gmem_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_Radix2wECC_Pipeline_17_fu_648_m_axi_gmem_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Radix2wECC_Pipeline_17_fu_648_m_axi_gmem_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Radix2wECC_Pipeline_17_fu_648_m_axi_gmem_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Radix2wECC_Pipeline_17_fu_648_m_axi_gmem_WVALID : STD_LOGIC;
    signal grp_Radix2wECC_Pipeline_17_fu_648_m_axi_gmem_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Radix2wECC_Pipeline_17_fu_648_m_axi_gmem_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Radix2wECC_Pipeline_17_fu_648_m_axi_gmem_WLAST : STD_LOGIC;
    signal grp_Radix2wECC_Pipeline_17_fu_648_m_axi_gmem_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Radix2wECC_Pipeline_17_fu_648_m_axi_gmem_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Radix2wECC_Pipeline_17_fu_648_m_axi_gmem_ARVALID : STD_LOGIC;
    signal grp_Radix2wECC_Pipeline_17_fu_648_m_axi_gmem_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Radix2wECC_Pipeline_17_fu_648_m_axi_gmem_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Radix2wECC_Pipeline_17_fu_648_m_axi_gmem_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Radix2wECC_Pipeline_17_fu_648_m_axi_gmem_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_Radix2wECC_Pipeline_17_fu_648_m_axi_gmem_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Radix2wECC_Pipeline_17_fu_648_m_axi_gmem_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Radix2wECC_Pipeline_17_fu_648_m_axi_gmem_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Radix2wECC_Pipeline_17_fu_648_m_axi_gmem_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_Radix2wECC_Pipeline_17_fu_648_m_axi_gmem_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Radix2wECC_Pipeline_17_fu_648_m_axi_gmem_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Radix2wECC_Pipeline_17_fu_648_m_axi_gmem_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Radix2wECC_Pipeline_17_fu_648_m_axi_gmem_RREADY : STD_LOGIC;
    signal grp_Radix2wECC_Pipeline_17_fu_648_m_axi_gmem_BREADY : STD_LOGIC;
    signal grp_Radix2wECC_Pipeline_17_fu_648_buff2_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_Radix2wECC_Pipeline_17_fu_648_buff2_ce0 : STD_LOGIC;
    signal grp_Radix2wECC_Pipeline_18_fu_656_ap_start : STD_LOGIC;
    signal grp_Radix2wECC_Pipeline_18_fu_656_ap_done : STD_LOGIC;
    signal grp_Radix2wECC_Pipeline_18_fu_656_ap_idle : STD_LOGIC;
    signal grp_Radix2wECC_Pipeline_18_fu_656_ap_ready : STD_LOGIC;
    signal grp_Radix2wECC_Pipeline_18_fu_656_m_axi_gmem_AWVALID : STD_LOGIC;
    signal grp_Radix2wECC_Pipeline_18_fu_656_m_axi_gmem_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Radix2wECC_Pipeline_18_fu_656_m_axi_gmem_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Radix2wECC_Pipeline_18_fu_656_m_axi_gmem_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Radix2wECC_Pipeline_18_fu_656_m_axi_gmem_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_Radix2wECC_Pipeline_18_fu_656_m_axi_gmem_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Radix2wECC_Pipeline_18_fu_656_m_axi_gmem_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Radix2wECC_Pipeline_18_fu_656_m_axi_gmem_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Radix2wECC_Pipeline_18_fu_656_m_axi_gmem_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_Radix2wECC_Pipeline_18_fu_656_m_axi_gmem_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Radix2wECC_Pipeline_18_fu_656_m_axi_gmem_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Radix2wECC_Pipeline_18_fu_656_m_axi_gmem_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Radix2wECC_Pipeline_18_fu_656_m_axi_gmem_WVALID : STD_LOGIC;
    signal grp_Radix2wECC_Pipeline_18_fu_656_m_axi_gmem_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Radix2wECC_Pipeline_18_fu_656_m_axi_gmem_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Radix2wECC_Pipeline_18_fu_656_m_axi_gmem_WLAST : STD_LOGIC;
    signal grp_Radix2wECC_Pipeline_18_fu_656_m_axi_gmem_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Radix2wECC_Pipeline_18_fu_656_m_axi_gmem_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Radix2wECC_Pipeline_18_fu_656_m_axi_gmem_ARVALID : STD_LOGIC;
    signal grp_Radix2wECC_Pipeline_18_fu_656_m_axi_gmem_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Radix2wECC_Pipeline_18_fu_656_m_axi_gmem_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Radix2wECC_Pipeline_18_fu_656_m_axi_gmem_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Radix2wECC_Pipeline_18_fu_656_m_axi_gmem_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_Radix2wECC_Pipeline_18_fu_656_m_axi_gmem_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Radix2wECC_Pipeline_18_fu_656_m_axi_gmem_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Radix2wECC_Pipeline_18_fu_656_m_axi_gmem_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Radix2wECC_Pipeline_18_fu_656_m_axi_gmem_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_Radix2wECC_Pipeline_18_fu_656_m_axi_gmem_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Radix2wECC_Pipeline_18_fu_656_m_axi_gmem_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Radix2wECC_Pipeline_18_fu_656_m_axi_gmem_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Radix2wECC_Pipeline_18_fu_656_m_axi_gmem_RREADY : STD_LOGIC;
    signal grp_Radix2wECC_Pipeline_18_fu_656_m_axi_gmem_BREADY : STD_LOGIC;
    signal grp_Radix2wECC_Pipeline_18_fu_656_buff3_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_Radix2wECC_Pipeline_18_fu_656_buff3_ce0 : STD_LOGIC;
    signal gmem_AWVALID : STD_LOGIC;
    signal gmem_AWREADY : STD_LOGIC;
    signal gmem_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal gmem_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal gmem_WVALID : STD_LOGIC;
    signal gmem_WREADY : STD_LOGIC;
    signal gmem_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal gmem_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal gmem_ARVALID : STD_LOGIC;
    signal gmem_ARREADY : STD_LOGIC;
    signal gmem_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal gmem_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal gmem_RVALID : STD_LOGIC;
    signal gmem_RREADY : STD_LOGIC;
    signal gmem_RDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal gmem_RFIFONUM : STD_LOGIC_VECTOR (8 downto 0);
    signal gmem_BVALID : STD_LOGIC;
    signal gmem_BREADY : STD_LOGIC;
    signal tmp_y_V_reg_391 : STD_LOGIC_VECTOR (165 downto 0);
    signal ap_CS_fsm_state41 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state41 : signal is "none";
    signal tmp1_x_V_reg_403 : STD_LOGIC_VECTOR (165 downto 0);
    signal m_fu_1127_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_m_1_phi_fu_419_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal m_1_reg_415 : STD_LOGIC_VECTOR (31 downto 0);
    signal n_reg_427 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_R_x_V_2_phi_fu_443_p4 : STD_LOGIC_VECTOR (165 downto 0);
    signal R_x_V_2_reg_439 : STD_LOGIC_VECTOR (165 downto 0);
    signal ap_phi_mux_R_y_V_phi_fu_455_p4 : STD_LOGIC_VECTOR (165 downto 0);
    signal R_y_V_reg_451 : STD_LOGIC_VECTOR (165 downto 0);
    signal ap_phi_mux_R_y_V_4_4_in_phi_fu_466_p6 : STD_LOGIC_VECTOR (165 downto 0);
    signal R_y_V_4_4_in_reg_463 : STD_LOGIC_VECTOR (165 downto 0);
    signal ap_CS_fsm_state70 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state70 : signal is "none";
    signal ap_predicate_op347_call_state70 : BOOLEAN;
    signal ap_block_state70_on_subcall_done : BOOLEAN;
    signal ap_phi_mux_R_x_V_5_phi_fu_478_p6 : STD_LOGIC_VECTOR (165 downto 0);
    signal R_x_V_5_reg_475 : STD_LOGIC_VECTOR (165 downto 0);
    signal grp_Radix2wECC_Pipeline_1_fu_487_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal grp_Radix2wECC_Pipeline_2_fu_495_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal ap_CS_fsm_state19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state19 : signal is "none";
    signal grp_Radix2wECC_Pipeline_VITIS_LOOP_28_1_fu_503_ap_start_reg : STD_LOGIC := '0';
    signal a_V_loc_fu_248 : STD_LOGIC_VECTOR (164 downto 0);
    signal grp_Radix2wECC_Pipeline_3_fu_509_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state27 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state27 : signal is "none";
    signal ap_CS_fsm_state28 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state28 : signal is "none";
    signal grp_Radix2wECC_Pipeline_VITIS_LOOP_31_2_fu_517_ap_start_reg : STD_LOGIC := '0';
    signal grp_Radix2wECC_Pipeline_VITIS_LOOP_34_3_fu_523_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state29 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state29 : signal is "none";
    signal ap_CS_fsm_state30 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state30 : signal is "none";
    signal grp_bf_inv_fu_529_ap_start_reg : STD_LOGIC := '0';
    signal grp_bf_mult_2_fu_534_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state35 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state35 : signal is "none";
    signal ap_CS_fsm_state56 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state56 : signal is "none";
    signal grp_bf_mult_1_fu_539_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_state32_on_subcall_done : BOOLEAN;
    signal ap_block_state53_on_subcall_done : BOOLEAN;
    signal grp_Radix2wECC_Pipeline_VITIS_LOOP_23_1_fu_546_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state34 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state34 : signal is "none";
    signal grp_Radix2wECC_Pipeline_VITIS_LOOP_23_119_fu_554_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state37 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state37 : signal is "none";
    signal grp_Radix2wECC_Pipeline_VITIS_LOOP_23_120_fu_562_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state40 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state40 : signal is "none";
    signal grp_point_add_fu_570_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state44 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state44 : signal is "none";
    signal ap_CS_fsm_state65 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state65 : signal is "none";
    signal ap_CS_fsm_state45 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state45 : signal is "none";
    signal grp_Radix2wECC_Pipeline_VITIS_LOOP_51_6_fu_582_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state48 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state48 : signal is "none";
    signal grp_Radix2wECC_Pipeline_VITIS_LOOP_87_1_fu_590_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state51 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state51 : signal is "none";
    signal grp_Radix2wECC_Pipeline_VITIS_LOOP_23_121_fu_597_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state55 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state55 : signal is "none";
    signal grp_Radix2wECC_Pipeline_VITIS_LOOP_23_122_fu_605_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state58 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state58 : signal is "none";
    signal grp_Radix2wECC_Pipeline_VITIS_LOOP_23_123_fu_613_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state61 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state61 : signal is "none";
    signal grp_Radix2wECC_Pipeline_VITIS_LOOP_23_124_fu_621_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state68 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state68 : signal is "none";
    signal grp_point_add_1_fu_630_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state69 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state69 : signal is "none";
    signal grp_Radix2wECC_Pipeline_VITIS_LOOP_72_7_fu_640_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state72 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state72 : signal is "none";
    signal grp_Radix2wECC_Pipeline_17_fu_648_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state73 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state73 : signal is "none";
    signal ap_CS_fsm_state74 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state74 : signal is "none";
    signal grp_Radix2wECC_Pipeline_18_fu_656_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state80 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state80 : signal is "none";
    signal ap_CS_fsm_state81 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state81 : signal is "none";
    signal zext_ln111_fu_868_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln61_fu_1243_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln22_fu_749_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln23_fu_759_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln24_fu_769_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal i_43_fu_264 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln110_fu_874_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal k_1_fu_268 : STD_LOGIC_VECTOR (3 downto 0);
    signal k_2_fu_1266_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal R_x_V_1_fu_272 : STD_LOGIC_VECTOR (165 downto 0);
    signal R_y_V_4_1_fu_276 : STD_LOGIC_VECTOR (162 downto 0);
    signal trunc_ln82_fu_1262_p1 : STD_LOGIC_VECTOR (162 downto 0);
    signal i_44_fu_280 : STD_LOGIC_VECTOR (6 downto 0);
    signal indvar_flatten_fu_284 : STD_LOGIC_VECTOR (7 downto 0);
    signal c_V_4_fu_803_p1 : STD_LOGIC_VECTOR (165 downto 0);
    signal trunc_ln110_fu_858_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln111_fu_862_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_fu_937_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_136_fu_976_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_12_fu_984_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln81_1_fu_992_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln81_fu_980_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal shl_ln81_2_fu_1039_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp4_fu_1050_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln81_4_fu_1061_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln81_2_fu_1046_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln81_1_fu_1064_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln81_5_fu_1070_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln81_3_fu_1057_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln81_2_fu_1074_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal shl_ln81_1_fu_1084_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln779_fu_1080_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln81_6_fu_1091_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal abscond_fu_1121_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal neg_fu_1115_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln58_1_fu_1168_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln58_fu_1174_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln61_fu_1185_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln61_fu_1204_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln61_2_fu_1209_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln61_1_fu_1191_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_16_fu_1196_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln61_1_fu_1219_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln61_3_fu_1225_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln628_fu_1294_p1 : STD_LOGIC_VECTOR (162 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (85 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ST_fsm_state18_blk : STD_LOGIC;
    signal ap_block_state19_on_subcall_done : BOOLEAN;
    signal ap_ST_fsm_state19_blk : STD_LOGIC;
    signal ap_ST_fsm_state20_blk : STD_LOGIC;
    signal ap_ST_fsm_state21_blk : STD_LOGIC;
    signal ap_ST_fsm_state22_blk : STD_LOGIC;
    signal ap_ST_fsm_state23_blk : STD_LOGIC;
    signal ap_ST_fsm_state24_blk : STD_LOGIC;
    signal ap_ST_fsm_state25_blk : STD_LOGIC;
    signal ap_ST_fsm_state26_blk : STD_LOGIC;
    signal ap_ST_fsm_state27_blk : STD_LOGIC;
    signal ap_block_state28_on_subcall_done : BOOLEAN;
    signal ap_ST_fsm_state28_blk : STD_LOGIC;
    signal ap_ST_fsm_state29_blk : STD_LOGIC;
    signal ap_ST_fsm_state30_blk : STD_LOGIC;
    signal ap_ST_fsm_state31_blk : STD_LOGIC;
    signal ap_ST_fsm_state32_blk : STD_LOGIC;
    signal ap_ST_fsm_state33_blk : STD_LOGIC;
    signal ap_ST_fsm_state34_blk : STD_LOGIC;
    signal ap_ST_fsm_state35_blk : STD_LOGIC;
    signal ap_ST_fsm_state36_blk : STD_LOGIC;
    signal ap_ST_fsm_state37_blk : STD_LOGIC;
    signal ap_ST_fsm_state38_blk : STD_LOGIC;
    signal ap_ST_fsm_state39_blk : STD_LOGIC;
    signal ap_ST_fsm_state40_blk : STD_LOGIC;
    signal ap_ST_fsm_state41_blk : STD_LOGIC;
    signal ap_ST_fsm_state42_blk : STD_LOGIC;
    signal ap_ST_fsm_state43_blk : STD_LOGIC;
    signal ap_ST_fsm_state44_blk : STD_LOGIC;
    signal ap_ST_fsm_state45_blk : STD_LOGIC;
    signal ap_ST_fsm_state46_blk : STD_LOGIC;
    signal ap_ST_fsm_state47_blk : STD_LOGIC;
    signal ap_ST_fsm_state48_blk : STD_LOGIC;
    signal ap_ST_fsm_state49_blk : STD_LOGIC;
    signal ap_ST_fsm_state50_blk : STD_LOGIC;
    signal ap_ST_fsm_state51_blk : STD_LOGIC;
    signal ap_ST_fsm_state52_blk : STD_LOGIC;
    signal ap_ST_fsm_state53_blk : STD_LOGIC;
    signal ap_ST_fsm_state54_blk : STD_LOGIC;
    signal ap_ST_fsm_state55_blk : STD_LOGIC;
    signal ap_ST_fsm_state56_blk : STD_LOGIC;
    signal ap_ST_fsm_state57_blk : STD_LOGIC;
    signal ap_ST_fsm_state58_blk : STD_LOGIC;
    signal ap_ST_fsm_state59_blk : STD_LOGIC;
    signal ap_ST_fsm_state60_blk : STD_LOGIC;
    signal ap_ST_fsm_state61_blk : STD_LOGIC;
    signal ap_ST_fsm_state62_blk : STD_LOGIC;
    signal ap_ST_fsm_state63_blk : STD_LOGIC;
    signal ap_ST_fsm_state64_blk : STD_LOGIC;
    signal ap_ST_fsm_state65_blk : STD_LOGIC;
    signal ap_ST_fsm_state66_blk : STD_LOGIC;
    signal ap_ST_fsm_state67_blk : STD_LOGIC;
    signal ap_ST_fsm_state68_blk : STD_LOGIC;
    signal ap_ST_fsm_state69_blk : STD_LOGIC;
    signal ap_ST_fsm_state70_blk : STD_LOGIC;
    signal ap_ST_fsm_state71_blk : STD_LOGIC;
    signal ap_ST_fsm_state72_blk : STD_LOGIC;
    signal ap_ST_fsm_state73_blk : STD_LOGIC;
    signal ap_ST_fsm_state74_blk : STD_LOGIC;
    signal ap_ST_fsm_state75_blk : STD_LOGIC;
    signal ap_ST_fsm_state76_blk : STD_LOGIC;
    signal ap_ST_fsm_state77_blk : STD_LOGIC;
    signal ap_ST_fsm_state78_blk : STD_LOGIC;
    signal ap_ST_fsm_state79_blk : STD_LOGIC;
    signal ap_ST_fsm_state80_blk : STD_LOGIC;
    signal ap_ST_fsm_state81_blk : STD_LOGIC;
    signal ap_ST_fsm_state82_blk : STD_LOGIC;
    signal ap_ST_fsm_state83_blk : STD_LOGIC;
    signal ap_ST_fsm_state84_blk : STD_LOGIC;
    signal ap_ST_fsm_state85_blk : STD_LOGIC;
    signal ap_ST_fsm_state86_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component Radix2wECC_Radix2wECC_Pipeline_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_gmem_AWVALID : OUT STD_LOGIC;
        m_axi_gmem_AWREADY : IN STD_LOGIC;
        m_axi_gmem_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_WVALID : OUT STD_LOGIC;
        m_axi_gmem_WREADY : IN STD_LOGIC;
        m_axi_gmem_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_WLAST : OUT STD_LOGIC;
        m_axi_gmem_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_ARVALID : OUT STD_LOGIC;
        m_axi_gmem_ARREADY : IN STD_LOGIC;
        m_axi_gmem_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RVALID : IN STD_LOGIC;
        m_axi_gmem_RREADY : OUT STD_LOGIC;
        m_axi_gmem_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_RLAST : IN STD_LOGIC;
        m_axi_gmem_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_gmem_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_BVALID : IN STD_LOGIC;
        m_axi_gmem_BREADY : OUT STD_LOGIC;
        m_axi_gmem_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        sext_ln22 : IN STD_LOGIC_VECTOR (61 downto 0);
        buff1_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buff1_ce0 : OUT STD_LOGIC;
        buff1_we0 : OUT STD_LOGIC;
        buff1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component Radix2wECC_Radix2wECC_Pipeline_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_gmem_AWVALID : OUT STD_LOGIC;
        m_axi_gmem_AWREADY : IN STD_LOGIC;
        m_axi_gmem_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_WVALID : OUT STD_LOGIC;
        m_axi_gmem_WREADY : IN STD_LOGIC;
        m_axi_gmem_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_WLAST : OUT STD_LOGIC;
        m_axi_gmem_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_ARVALID : OUT STD_LOGIC;
        m_axi_gmem_ARREADY : IN STD_LOGIC;
        m_axi_gmem_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RVALID : IN STD_LOGIC;
        m_axi_gmem_RREADY : OUT STD_LOGIC;
        m_axi_gmem_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_RLAST : IN STD_LOGIC;
        m_axi_gmem_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_gmem_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_BVALID : IN STD_LOGIC;
        m_axi_gmem_BREADY : OUT STD_LOGIC;
        m_axi_gmem_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        sext_ln23 : IN STD_LOGIC_VECTOR (61 downto 0);
        buff2_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buff2_ce0 : OUT STD_LOGIC;
        buff2_we0 : OUT STD_LOGIC;
        buff2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component Radix2wECC_Radix2wECC_Pipeline_VITIS_LOOP_28_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        buff1_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buff1_ce0 : OUT STD_LOGIC;
        buff1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_V_out : OUT STD_LOGIC_VECTOR (164 downto 0);
        a_V_out_ap_vld : OUT STD_LOGIC );
    end component;


    component Radix2wECC_Radix2wECC_Pipeline_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_gmem_AWVALID : OUT STD_LOGIC;
        m_axi_gmem_AWREADY : IN STD_LOGIC;
        m_axi_gmem_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_WVALID : OUT STD_LOGIC;
        m_axi_gmem_WREADY : IN STD_LOGIC;
        m_axi_gmem_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_WLAST : OUT STD_LOGIC;
        m_axi_gmem_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_ARVALID : OUT STD_LOGIC;
        m_axi_gmem_ARREADY : IN STD_LOGIC;
        m_axi_gmem_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RVALID : IN STD_LOGIC;
        m_axi_gmem_RREADY : OUT STD_LOGIC;
        m_axi_gmem_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_RLAST : IN STD_LOGIC;
        m_axi_gmem_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_gmem_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_BVALID : IN STD_LOGIC;
        m_axi_gmem_BREADY : OUT STD_LOGIC;
        m_axi_gmem_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        sext_ln24 : IN STD_LOGIC_VECTOR (61 downto 0);
        buff3_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buff3_ce0 : OUT STD_LOGIC;
        buff3_we0 : OUT STD_LOGIC;
        buff3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component Radix2wECC_Radix2wECC_Pipeline_VITIS_LOOP_31_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        buff2_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buff2_ce0 : OUT STD_LOGIC;
        buff2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_V_out : OUT STD_LOGIC_VECTOR (191 downto 0);
        b_V_out_ap_vld : OUT STD_LOGIC );
    end component;


    component Radix2wECC_Radix2wECC_Pipeline_VITIS_LOOP_34_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        buff3_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buff3_ce0 : OUT STD_LOGIC;
        buff3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        c_V_out : OUT STD_LOGIC_VECTOR (191 downto 0);
        c_V_out_ap_vld : OUT STD_LOGIC );
    end component;


    component Radix2wECC_bf_inv IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        x_V_read : IN STD_LOGIC_VECTOR (165 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (165 downto 0) );
    end component;


    component Radix2wECC_bf_mult_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        x_V_read : IN STD_LOGIC_VECTOR (165 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (165 downto 0) );
    end component;


    component Radix2wECC_bf_mult_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        z_V_read : IN STD_LOGIC_VECTOR (165 downto 0);
        y_V_read : IN STD_LOGIC_VECTOR (162 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (165 downto 0) );
    end component;


    component Radix2wECC_Radix2wECC_Pipeline_VITIS_LOOP_23_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        lambda_V_13 : IN STD_LOGIC_VECTOR (165 downto 0);
        b_V_4 : IN STD_LOGIC_VECTOR (165 downto 0);
        p_Val2_out : OUT STD_LOGIC_VECTOR (165 downto 0);
        p_Val2_out_ap_vld : OUT STD_LOGIC );
    end component;


    component Radix2wECC_Radix2wECC_Pipeline_VITIS_LOOP_23_119 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        tmp_x_V_1 : IN STD_LOGIC_VECTOR (165 downto 0);
        lambda_V_22 : IN STD_LOGIC_VECTOR (165 downto 0);
        p_Val2_37_out : OUT STD_LOGIC_VECTOR (165 downto 0);
        p_Val2_37_out_ap_vld : OUT STD_LOGIC );
    end component;


    component Radix2wECC_Radix2wECC_Pipeline_VITIS_LOOP_23_120 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        tmp_y_V_1 : IN STD_LOGIC_VECTOR (165 downto 0);
        lambda_V_23 : IN STD_LOGIC_VECTOR (165 downto 0);
        tmp_y_V_out : OUT STD_LOGIC_VECTOR (165 downto 0);
        tmp_y_V_out_ap_vld : OUT STD_LOGIC );
    end component;


    component Radix2wECC_point_add IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        x1_V_read : IN STD_LOGIC_VECTOR (165 downto 0);
        y1_V_read : IN STD_LOGIC_VECTOR (165 downto 0);
        x2_V_read : IN STD_LOGIC_VECTOR (165 downto 0);
        y2_V_read : IN STD_LOGIC_VECTOR (165 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (165 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (165 downto 0) );
    end component;


    component Radix2wECC_Radix2wECC_Pipeline_VITIS_LOOP_51_6 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        trunc_ln48_mid2 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_shl_mid2 : IN STD_LOGIC_VECTOR (7 downto 0);
        scalar_V : IN STD_LOGIC_VECTOR (165 downto 0);
        slice_V_1_out : OUT STD_LOGIC_VECTOR (5 downto 0);
        slice_V_1_out_ap_vld : OUT STD_LOGIC );
    end component;


    component Radix2wECC_Radix2wECC_Pipeline_VITIS_LOOP_87_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        sext_ln81 : IN STD_LOGIC_VECTOR (5 downto 0);
        n_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        n_out_ap_vld : OUT STD_LOGIC;
        Q_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        Q_1_out_ap_vld : OUT STD_LOGIC );
    end component;


    component Radix2wECC_Radix2wECC_Pipeline_VITIS_LOOP_23_121 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        lambda_V_18 : IN STD_LOGIC_VECTOR (165 downto 0);
        p_Val2_47 : IN STD_LOGIC_VECTOR (165 downto 0);
        p_Val2_46_out : OUT STD_LOGIC_VECTOR (165 downto 0);
        p_Val2_46_out_ap_vld : OUT STD_LOGIC );
    end component;


    component Radix2wECC_Radix2wECC_Pipeline_VITIS_LOOP_23_122 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        R_x_V : IN STD_LOGIC_VECTOR (165 downto 0);
        lambda_V_24 : IN STD_LOGIC_VECTOR (165 downto 0);
        p_Val2_48_out : OUT STD_LOGIC_VECTOR (165 downto 0);
        p_Val2_48_out_ap_vld : OUT STD_LOGIC );
    end component;


    component Radix2wECC_Radix2wECC_Pipeline_VITIS_LOOP_23_123 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        R_y_V_1 : IN STD_LOGIC_VECTOR (165 downto 0);
        lambda_V_25 : IN STD_LOGIC_VECTOR (165 downto 0);
        R_y_V_5_out : OUT STD_LOGIC_VECTOR (165 downto 0);
        R_y_V_5_out_ap_vld : OUT STD_LOGIC );
    end component;


    component Radix2wECC_Radix2wECC_Pipeline_VITIS_LOOP_23_124 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        p_Val2_52 : IN STD_LOGIC_VECTOR (165 downto 0);
        p_Val2_53 : IN STD_LOGIC_VECTOR (165 downto 0);
        p_Val2_54_out : OUT STD_LOGIC_VECTOR (165 downto 0);
        p_Val2_54_out_ap_vld : OUT STD_LOGIC );
    end component;


    component Radix2wECC_point_add_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        x1_V_read : IN STD_LOGIC_VECTOR (165 downto 0);
        y1_V_read : IN STD_LOGIC_VECTOR (165 downto 0);
        x2_V_read : IN STD_LOGIC_VECTOR (165 downto 0);
        y2_V_read : IN STD_LOGIC_VECTOR (165 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (165 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (165 downto 0);
        grp_bf_inv_fu_529_p_din1 : OUT STD_LOGIC_VECTOR (165 downto 0);
        grp_bf_inv_fu_529_p_dout0 : IN STD_LOGIC_VECTOR (165 downto 0);
        grp_bf_inv_fu_529_p_start : OUT STD_LOGIC;
        grp_bf_inv_fu_529_p_ready : IN STD_LOGIC;
        grp_bf_inv_fu_529_p_done : IN STD_LOGIC;
        grp_bf_inv_fu_529_p_idle : IN STD_LOGIC;
        grp_bf_mult_1_fu_539_p_din1 : OUT STD_LOGIC_VECTOR (165 downto 0);
        grp_bf_mult_1_fu_539_p_din2 : OUT STD_LOGIC_VECTOR (162 downto 0);
        grp_bf_mult_1_fu_539_p_dout0 : IN STD_LOGIC_VECTOR (165 downto 0);
        grp_bf_mult_1_fu_539_p_start : OUT STD_LOGIC;
        grp_bf_mult_1_fu_539_p_ready : IN STD_LOGIC;
        grp_bf_mult_1_fu_539_p_done : IN STD_LOGIC;
        grp_bf_mult_1_fu_539_p_idle : IN STD_LOGIC;
        grp_bf_mult_2_fu_534_p_din1 : OUT STD_LOGIC_VECTOR (165 downto 0);
        grp_bf_mult_2_fu_534_p_dout0 : IN STD_LOGIC_VECTOR (165 downto 0);
        grp_bf_mult_2_fu_534_p_start : OUT STD_LOGIC;
        grp_bf_mult_2_fu_534_p_ready : IN STD_LOGIC;
        grp_bf_mult_2_fu_534_p_done : IN STD_LOGIC;
        grp_bf_mult_2_fu_534_p_idle : IN STD_LOGIC );
    end component;


    component Radix2wECC_Radix2wECC_Pipeline_VITIS_LOOP_72_7 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        p_Result_106 : IN STD_LOGIC_VECTOR (191 downto 0);
        buff2_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buff2_ce0 : OUT STD_LOGIC;
        buff2_we0 : OUT STD_LOGIC;
        buff2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_Result_107 : IN STD_LOGIC_VECTOR (191 downto 0);
        buff3_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buff3_ce0 : OUT STD_LOGIC;
        buff3_we0 : OUT STD_LOGIC;
        buff3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component Radix2wECC_Radix2wECC_Pipeline_17 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_gmem_AWVALID : OUT STD_LOGIC;
        m_axi_gmem_AWREADY : IN STD_LOGIC;
        m_axi_gmem_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_WVALID : OUT STD_LOGIC;
        m_axi_gmem_WREADY : IN STD_LOGIC;
        m_axi_gmem_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_WLAST : OUT STD_LOGIC;
        m_axi_gmem_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_ARVALID : OUT STD_LOGIC;
        m_axi_gmem_ARREADY : IN STD_LOGIC;
        m_axi_gmem_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RVALID : IN STD_LOGIC;
        m_axi_gmem_RREADY : OUT STD_LOGIC;
        m_axi_gmem_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_RLAST : IN STD_LOGIC;
        m_axi_gmem_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_gmem_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_BVALID : IN STD_LOGIC;
        m_axi_gmem_BREADY : OUT STD_LOGIC;
        m_axi_gmem_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        sext_ln23 : IN STD_LOGIC_VECTOR (61 downto 0);
        buff2_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buff2_ce0 : OUT STD_LOGIC;
        buff2_q0 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component Radix2wECC_Radix2wECC_Pipeline_18 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_gmem_AWVALID : OUT STD_LOGIC;
        m_axi_gmem_AWREADY : IN STD_LOGIC;
        m_axi_gmem_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_WVALID : OUT STD_LOGIC;
        m_axi_gmem_WREADY : IN STD_LOGIC;
        m_axi_gmem_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_WLAST : OUT STD_LOGIC;
        m_axi_gmem_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_ARVALID : OUT STD_LOGIC;
        m_axi_gmem_ARREADY : IN STD_LOGIC;
        m_axi_gmem_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RVALID : IN STD_LOGIC;
        m_axi_gmem_RREADY : OUT STD_LOGIC;
        m_axi_gmem_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_RLAST : IN STD_LOGIC;
        m_axi_gmem_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_gmem_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_BVALID : IN STD_LOGIC;
        m_axi_gmem_BREADY : OUT STD_LOGIC;
        m_axi_gmem_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        sext_ln24 : IN STD_LOGIC_VECTOR (61 downto 0);
        buff3_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buff3_ce0 : OUT STD_LOGIC;
        buff3_q0 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component Radix2wECC_values_x_V_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (165 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (165 downto 0) );
    end component;


    component Radix2wECC_buff1_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component Radix2wECC_control_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        k : OUT STD_LOGIC_VECTOR (63 downto 0);
        x_o : OUT STD_LOGIC_VECTOR (63 downto 0);
        y_o : OUT STD_LOGIC_VECTOR (63 downto 0);
        ap_start : OUT STD_LOGIC;
        interrupt : OUT STD_LOGIC;
        ap_ready : IN STD_LOGIC;
        ap_done : IN STD_LOGIC;
        ap_idle : IN STD_LOGIC );
    end component;


    component Radix2wECC_gmem_m_axi IS
    generic (
        CONSERVATIVE : INTEGER;
        USER_MAXREQS : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER;
        USER_RFIFONUM_WIDTH : INTEGER;
        USER_DW : INTEGER;
        USER_AW : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_ARVALID : IN STD_LOGIC;
        I_ARREADY : OUT STD_LOGIC;
        I_ARADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_RVALID : OUT STD_LOGIC;
        I_RREADY : IN STD_LOGIC;
        I_RDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        I_RFIFONUM : OUT STD_LOGIC_VECTOR (8 downto 0);
        I_AWVALID : IN STD_LOGIC;
        I_AWREADY : OUT STD_LOGIC;
        I_AWADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_WVALID : IN STD_LOGIC;
        I_WREADY : OUT STD_LOGIC;
        I_WDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        I_WSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
        I_BVALID : OUT STD_LOGIC;
        I_BREADY : IN STD_LOGIC );
    end component;



begin
    values_x_V_U : component Radix2wECC_values_x_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 166,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => values_x_V_address0,
        ce0 => values_x_V_ce0,
        we0 => values_x_V_we0,
        d0 => values_x_V_d0,
        q0 => values_x_V_q0);

    values_y_V_U : component Radix2wECC_values_x_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 166,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => values_y_V_address0,
        ce0 => values_y_V_ce0,
        we0 => values_y_V_we0,
        d0 => values_y_V_d0,
        q0 => values_y_V_q0);

    buff1_U : component Radix2wECC_buff1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => buff1_address0,
        ce0 => buff1_ce0,
        we0 => buff1_we0,
        d0 => grp_Radix2wECC_Pipeline_1_fu_487_buff1_d0,
        q0 => buff1_q0);

    buff2_U : component Radix2wECC_buff1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => buff2_address0,
        ce0 => buff2_ce0,
        we0 => buff2_we0,
        d0 => buff2_d0,
        q0 => buff2_q0);

    buff3_U : component Radix2wECC_buff1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => buff3_address0,
        ce0 => buff3_ce0,
        we0 => buff3_we0,
        d0 => buff3_d0,
        q0 => buff3_q0);

    grp_Radix2wECC_Pipeline_1_fu_487 : component Radix2wECC_Radix2wECC_Pipeline_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_Radix2wECC_Pipeline_1_fu_487_ap_start,
        ap_done => grp_Radix2wECC_Pipeline_1_fu_487_ap_done,
        ap_idle => grp_Radix2wECC_Pipeline_1_fu_487_ap_idle,
        ap_ready => grp_Radix2wECC_Pipeline_1_fu_487_ap_ready,
        m_axi_gmem_AWVALID => grp_Radix2wECC_Pipeline_1_fu_487_m_axi_gmem_AWVALID,
        m_axi_gmem_AWREADY => ap_const_logic_0,
        m_axi_gmem_AWADDR => grp_Radix2wECC_Pipeline_1_fu_487_m_axi_gmem_AWADDR,
        m_axi_gmem_AWID => grp_Radix2wECC_Pipeline_1_fu_487_m_axi_gmem_AWID,
        m_axi_gmem_AWLEN => grp_Radix2wECC_Pipeline_1_fu_487_m_axi_gmem_AWLEN,
        m_axi_gmem_AWSIZE => grp_Radix2wECC_Pipeline_1_fu_487_m_axi_gmem_AWSIZE,
        m_axi_gmem_AWBURST => grp_Radix2wECC_Pipeline_1_fu_487_m_axi_gmem_AWBURST,
        m_axi_gmem_AWLOCK => grp_Radix2wECC_Pipeline_1_fu_487_m_axi_gmem_AWLOCK,
        m_axi_gmem_AWCACHE => grp_Radix2wECC_Pipeline_1_fu_487_m_axi_gmem_AWCACHE,
        m_axi_gmem_AWPROT => grp_Radix2wECC_Pipeline_1_fu_487_m_axi_gmem_AWPROT,
        m_axi_gmem_AWQOS => grp_Radix2wECC_Pipeline_1_fu_487_m_axi_gmem_AWQOS,
        m_axi_gmem_AWREGION => grp_Radix2wECC_Pipeline_1_fu_487_m_axi_gmem_AWREGION,
        m_axi_gmem_AWUSER => grp_Radix2wECC_Pipeline_1_fu_487_m_axi_gmem_AWUSER,
        m_axi_gmem_WVALID => grp_Radix2wECC_Pipeline_1_fu_487_m_axi_gmem_WVALID,
        m_axi_gmem_WREADY => ap_const_logic_0,
        m_axi_gmem_WDATA => grp_Radix2wECC_Pipeline_1_fu_487_m_axi_gmem_WDATA,
        m_axi_gmem_WSTRB => grp_Radix2wECC_Pipeline_1_fu_487_m_axi_gmem_WSTRB,
        m_axi_gmem_WLAST => grp_Radix2wECC_Pipeline_1_fu_487_m_axi_gmem_WLAST,
        m_axi_gmem_WID => grp_Radix2wECC_Pipeline_1_fu_487_m_axi_gmem_WID,
        m_axi_gmem_WUSER => grp_Radix2wECC_Pipeline_1_fu_487_m_axi_gmem_WUSER,
        m_axi_gmem_ARVALID => grp_Radix2wECC_Pipeline_1_fu_487_m_axi_gmem_ARVALID,
        m_axi_gmem_ARREADY => gmem_ARREADY,
        m_axi_gmem_ARADDR => grp_Radix2wECC_Pipeline_1_fu_487_m_axi_gmem_ARADDR,
        m_axi_gmem_ARID => grp_Radix2wECC_Pipeline_1_fu_487_m_axi_gmem_ARID,
        m_axi_gmem_ARLEN => grp_Radix2wECC_Pipeline_1_fu_487_m_axi_gmem_ARLEN,
        m_axi_gmem_ARSIZE => grp_Radix2wECC_Pipeline_1_fu_487_m_axi_gmem_ARSIZE,
        m_axi_gmem_ARBURST => grp_Radix2wECC_Pipeline_1_fu_487_m_axi_gmem_ARBURST,
        m_axi_gmem_ARLOCK => grp_Radix2wECC_Pipeline_1_fu_487_m_axi_gmem_ARLOCK,
        m_axi_gmem_ARCACHE => grp_Radix2wECC_Pipeline_1_fu_487_m_axi_gmem_ARCACHE,
        m_axi_gmem_ARPROT => grp_Radix2wECC_Pipeline_1_fu_487_m_axi_gmem_ARPROT,
        m_axi_gmem_ARQOS => grp_Radix2wECC_Pipeline_1_fu_487_m_axi_gmem_ARQOS,
        m_axi_gmem_ARREGION => grp_Radix2wECC_Pipeline_1_fu_487_m_axi_gmem_ARREGION,
        m_axi_gmem_ARUSER => grp_Radix2wECC_Pipeline_1_fu_487_m_axi_gmem_ARUSER,
        m_axi_gmem_RVALID => gmem_RVALID,
        m_axi_gmem_RREADY => grp_Radix2wECC_Pipeline_1_fu_487_m_axi_gmem_RREADY,
        m_axi_gmem_RDATA => gmem_RDATA,
        m_axi_gmem_RLAST => ap_const_logic_0,
        m_axi_gmem_RID => ap_const_lv1_0,
        m_axi_gmem_RFIFONUM => gmem_RFIFONUM,
        m_axi_gmem_RUSER => ap_const_lv1_0,
        m_axi_gmem_RRESP => ap_const_lv2_0,
        m_axi_gmem_BVALID => ap_const_logic_0,
        m_axi_gmem_BREADY => grp_Radix2wECC_Pipeline_1_fu_487_m_axi_gmem_BREADY,
        m_axi_gmem_BRESP => ap_const_lv2_0,
        m_axi_gmem_BID => ap_const_lv1_0,
        m_axi_gmem_BUSER => ap_const_lv1_0,
        sext_ln22 => trunc_ln_reg_1400,
        buff1_address0 => grp_Radix2wECC_Pipeline_1_fu_487_buff1_address0,
        buff1_ce0 => grp_Radix2wECC_Pipeline_1_fu_487_buff1_ce0,
        buff1_we0 => grp_Radix2wECC_Pipeline_1_fu_487_buff1_we0,
        buff1_d0 => grp_Radix2wECC_Pipeline_1_fu_487_buff1_d0);

    grp_Radix2wECC_Pipeline_2_fu_495 : component Radix2wECC_Radix2wECC_Pipeline_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_Radix2wECC_Pipeline_2_fu_495_ap_start,
        ap_done => grp_Radix2wECC_Pipeline_2_fu_495_ap_done,
        ap_idle => grp_Radix2wECC_Pipeline_2_fu_495_ap_idle,
        ap_ready => grp_Radix2wECC_Pipeline_2_fu_495_ap_ready,
        m_axi_gmem_AWVALID => grp_Radix2wECC_Pipeline_2_fu_495_m_axi_gmem_AWVALID,
        m_axi_gmem_AWREADY => ap_const_logic_0,
        m_axi_gmem_AWADDR => grp_Radix2wECC_Pipeline_2_fu_495_m_axi_gmem_AWADDR,
        m_axi_gmem_AWID => grp_Radix2wECC_Pipeline_2_fu_495_m_axi_gmem_AWID,
        m_axi_gmem_AWLEN => grp_Radix2wECC_Pipeline_2_fu_495_m_axi_gmem_AWLEN,
        m_axi_gmem_AWSIZE => grp_Radix2wECC_Pipeline_2_fu_495_m_axi_gmem_AWSIZE,
        m_axi_gmem_AWBURST => grp_Radix2wECC_Pipeline_2_fu_495_m_axi_gmem_AWBURST,
        m_axi_gmem_AWLOCK => grp_Radix2wECC_Pipeline_2_fu_495_m_axi_gmem_AWLOCK,
        m_axi_gmem_AWCACHE => grp_Radix2wECC_Pipeline_2_fu_495_m_axi_gmem_AWCACHE,
        m_axi_gmem_AWPROT => grp_Radix2wECC_Pipeline_2_fu_495_m_axi_gmem_AWPROT,
        m_axi_gmem_AWQOS => grp_Radix2wECC_Pipeline_2_fu_495_m_axi_gmem_AWQOS,
        m_axi_gmem_AWREGION => grp_Radix2wECC_Pipeline_2_fu_495_m_axi_gmem_AWREGION,
        m_axi_gmem_AWUSER => grp_Radix2wECC_Pipeline_2_fu_495_m_axi_gmem_AWUSER,
        m_axi_gmem_WVALID => grp_Radix2wECC_Pipeline_2_fu_495_m_axi_gmem_WVALID,
        m_axi_gmem_WREADY => ap_const_logic_0,
        m_axi_gmem_WDATA => grp_Radix2wECC_Pipeline_2_fu_495_m_axi_gmem_WDATA,
        m_axi_gmem_WSTRB => grp_Radix2wECC_Pipeline_2_fu_495_m_axi_gmem_WSTRB,
        m_axi_gmem_WLAST => grp_Radix2wECC_Pipeline_2_fu_495_m_axi_gmem_WLAST,
        m_axi_gmem_WID => grp_Radix2wECC_Pipeline_2_fu_495_m_axi_gmem_WID,
        m_axi_gmem_WUSER => grp_Radix2wECC_Pipeline_2_fu_495_m_axi_gmem_WUSER,
        m_axi_gmem_ARVALID => grp_Radix2wECC_Pipeline_2_fu_495_m_axi_gmem_ARVALID,
        m_axi_gmem_ARREADY => gmem_ARREADY,
        m_axi_gmem_ARADDR => grp_Radix2wECC_Pipeline_2_fu_495_m_axi_gmem_ARADDR,
        m_axi_gmem_ARID => grp_Radix2wECC_Pipeline_2_fu_495_m_axi_gmem_ARID,
        m_axi_gmem_ARLEN => grp_Radix2wECC_Pipeline_2_fu_495_m_axi_gmem_ARLEN,
        m_axi_gmem_ARSIZE => grp_Radix2wECC_Pipeline_2_fu_495_m_axi_gmem_ARSIZE,
        m_axi_gmem_ARBURST => grp_Radix2wECC_Pipeline_2_fu_495_m_axi_gmem_ARBURST,
        m_axi_gmem_ARLOCK => grp_Radix2wECC_Pipeline_2_fu_495_m_axi_gmem_ARLOCK,
        m_axi_gmem_ARCACHE => grp_Radix2wECC_Pipeline_2_fu_495_m_axi_gmem_ARCACHE,
        m_axi_gmem_ARPROT => grp_Radix2wECC_Pipeline_2_fu_495_m_axi_gmem_ARPROT,
        m_axi_gmem_ARQOS => grp_Radix2wECC_Pipeline_2_fu_495_m_axi_gmem_ARQOS,
        m_axi_gmem_ARREGION => grp_Radix2wECC_Pipeline_2_fu_495_m_axi_gmem_ARREGION,
        m_axi_gmem_ARUSER => grp_Radix2wECC_Pipeline_2_fu_495_m_axi_gmem_ARUSER,
        m_axi_gmem_RVALID => gmem_RVALID,
        m_axi_gmem_RREADY => grp_Radix2wECC_Pipeline_2_fu_495_m_axi_gmem_RREADY,
        m_axi_gmem_RDATA => gmem_RDATA,
        m_axi_gmem_RLAST => ap_const_logic_0,
        m_axi_gmem_RID => ap_const_lv1_0,
        m_axi_gmem_RFIFONUM => gmem_RFIFONUM,
        m_axi_gmem_RUSER => ap_const_lv1_0,
        m_axi_gmem_RRESP => ap_const_lv2_0,
        m_axi_gmem_BVALID => ap_const_logic_0,
        m_axi_gmem_BREADY => grp_Radix2wECC_Pipeline_2_fu_495_m_axi_gmem_BREADY,
        m_axi_gmem_BRESP => ap_const_lv2_0,
        m_axi_gmem_BID => ap_const_lv1_0,
        m_axi_gmem_BUSER => ap_const_lv1_0,
        sext_ln23 => trunc_ln6_reg_1406,
        buff2_address0 => grp_Radix2wECC_Pipeline_2_fu_495_buff2_address0,
        buff2_ce0 => grp_Radix2wECC_Pipeline_2_fu_495_buff2_ce0,
        buff2_we0 => grp_Radix2wECC_Pipeline_2_fu_495_buff2_we0,
        buff2_d0 => grp_Radix2wECC_Pipeline_2_fu_495_buff2_d0);

    grp_Radix2wECC_Pipeline_VITIS_LOOP_28_1_fu_503 : component Radix2wECC_Radix2wECC_Pipeline_VITIS_LOOP_28_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_Radix2wECC_Pipeline_VITIS_LOOP_28_1_fu_503_ap_start,
        ap_done => grp_Radix2wECC_Pipeline_VITIS_LOOP_28_1_fu_503_ap_done,
        ap_idle => grp_Radix2wECC_Pipeline_VITIS_LOOP_28_1_fu_503_ap_idle,
        ap_ready => grp_Radix2wECC_Pipeline_VITIS_LOOP_28_1_fu_503_ap_ready,
        buff1_address0 => grp_Radix2wECC_Pipeline_VITIS_LOOP_28_1_fu_503_buff1_address0,
        buff1_ce0 => grp_Radix2wECC_Pipeline_VITIS_LOOP_28_1_fu_503_buff1_ce0,
        buff1_q0 => buff1_q0,
        a_V_out => grp_Radix2wECC_Pipeline_VITIS_LOOP_28_1_fu_503_a_V_out,
        a_V_out_ap_vld => grp_Radix2wECC_Pipeline_VITIS_LOOP_28_1_fu_503_a_V_out_ap_vld);

    grp_Radix2wECC_Pipeline_3_fu_509 : component Radix2wECC_Radix2wECC_Pipeline_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_Radix2wECC_Pipeline_3_fu_509_ap_start,
        ap_done => grp_Radix2wECC_Pipeline_3_fu_509_ap_done,
        ap_idle => grp_Radix2wECC_Pipeline_3_fu_509_ap_idle,
        ap_ready => grp_Radix2wECC_Pipeline_3_fu_509_ap_ready,
        m_axi_gmem_AWVALID => grp_Radix2wECC_Pipeline_3_fu_509_m_axi_gmem_AWVALID,
        m_axi_gmem_AWREADY => ap_const_logic_0,
        m_axi_gmem_AWADDR => grp_Radix2wECC_Pipeline_3_fu_509_m_axi_gmem_AWADDR,
        m_axi_gmem_AWID => grp_Radix2wECC_Pipeline_3_fu_509_m_axi_gmem_AWID,
        m_axi_gmem_AWLEN => grp_Radix2wECC_Pipeline_3_fu_509_m_axi_gmem_AWLEN,
        m_axi_gmem_AWSIZE => grp_Radix2wECC_Pipeline_3_fu_509_m_axi_gmem_AWSIZE,
        m_axi_gmem_AWBURST => grp_Radix2wECC_Pipeline_3_fu_509_m_axi_gmem_AWBURST,
        m_axi_gmem_AWLOCK => grp_Radix2wECC_Pipeline_3_fu_509_m_axi_gmem_AWLOCK,
        m_axi_gmem_AWCACHE => grp_Radix2wECC_Pipeline_3_fu_509_m_axi_gmem_AWCACHE,
        m_axi_gmem_AWPROT => grp_Radix2wECC_Pipeline_3_fu_509_m_axi_gmem_AWPROT,
        m_axi_gmem_AWQOS => grp_Radix2wECC_Pipeline_3_fu_509_m_axi_gmem_AWQOS,
        m_axi_gmem_AWREGION => grp_Radix2wECC_Pipeline_3_fu_509_m_axi_gmem_AWREGION,
        m_axi_gmem_AWUSER => grp_Radix2wECC_Pipeline_3_fu_509_m_axi_gmem_AWUSER,
        m_axi_gmem_WVALID => grp_Radix2wECC_Pipeline_3_fu_509_m_axi_gmem_WVALID,
        m_axi_gmem_WREADY => ap_const_logic_0,
        m_axi_gmem_WDATA => grp_Radix2wECC_Pipeline_3_fu_509_m_axi_gmem_WDATA,
        m_axi_gmem_WSTRB => grp_Radix2wECC_Pipeline_3_fu_509_m_axi_gmem_WSTRB,
        m_axi_gmem_WLAST => grp_Radix2wECC_Pipeline_3_fu_509_m_axi_gmem_WLAST,
        m_axi_gmem_WID => grp_Radix2wECC_Pipeline_3_fu_509_m_axi_gmem_WID,
        m_axi_gmem_WUSER => grp_Radix2wECC_Pipeline_3_fu_509_m_axi_gmem_WUSER,
        m_axi_gmem_ARVALID => grp_Radix2wECC_Pipeline_3_fu_509_m_axi_gmem_ARVALID,
        m_axi_gmem_ARREADY => gmem_ARREADY,
        m_axi_gmem_ARADDR => grp_Radix2wECC_Pipeline_3_fu_509_m_axi_gmem_ARADDR,
        m_axi_gmem_ARID => grp_Radix2wECC_Pipeline_3_fu_509_m_axi_gmem_ARID,
        m_axi_gmem_ARLEN => grp_Radix2wECC_Pipeline_3_fu_509_m_axi_gmem_ARLEN,
        m_axi_gmem_ARSIZE => grp_Radix2wECC_Pipeline_3_fu_509_m_axi_gmem_ARSIZE,
        m_axi_gmem_ARBURST => grp_Radix2wECC_Pipeline_3_fu_509_m_axi_gmem_ARBURST,
        m_axi_gmem_ARLOCK => grp_Radix2wECC_Pipeline_3_fu_509_m_axi_gmem_ARLOCK,
        m_axi_gmem_ARCACHE => grp_Radix2wECC_Pipeline_3_fu_509_m_axi_gmem_ARCACHE,
        m_axi_gmem_ARPROT => grp_Radix2wECC_Pipeline_3_fu_509_m_axi_gmem_ARPROT,
        m_axi_gmem_ARQOS => grp_Radix2wECC_Pipeline_3_fu_509_m_axi_gmem_ARQOS,
        m_axi_gmem_ARREGION => grp_Radix2wECC_Pipeline_3_fu_509_m_axi_gmem_ARREGION,
        m_axi_gmem_ARUSER => grp_Radix2wECC_Pipeline_3_fu_509_m_axi_gmem_ARUSER,
        m_axi_gmem_RVALID => gmem_RVALID,
        m_axi_gmem_RREADY => grp_Radix2wECC_Pipeline_3_fu_509_m_axi_gmem_RREADY,
        m_axi_gmem_RDATA => gmem_RDATA,
        m_axi_gmem_RLAST => ap_const_logic_0,
        m_axi_gmem_RID => ap_const_lv1_0,
        m_axi_gmem_RFIFONUM => gmem_RFIFONUM,
        m_axi_gmem_RUSER => ap_const_lv1_0,
        m_axi_gmem_RRESP => ap_const_lv2_0,
        m_axi_gmem_BVALID => ap_const_logic_0,
        m_axi_gmem_BREADY => grp_Radix2wECC_Pipeline_3_fu_509_m_axi_gmem_BREADY,
        m_axi_gmem_BRESP => ap_const_lv2_0,
        m_axi_gmem_BID => ap_const_lv1_0,
        m_axi_gmem_BUSER => ap_const_lv1_0,
        sext_ln24 => trunc_ln7_reg_1413,
        buff3_address0 => grp_Radix2wECC_Pipeline_3_fu_509_buff3_address0,
        buff3_ce0 => grp_Radix2wECC_Pipeline_3_fu_509_buff3_ce0,
        buff3_we0 => grp_Radix2wECC_Pipeline_3_fu_509_buff3_we0,
        buff3_d0 => grp_Radix2wECC_Pipeline_3_fu_509_buff3_d0);

    grp_Radix2wECC_Pipeline_VITIS_LOOP_31_2_fu_517 : component Radix2wECC_Radix2wECC_Pipeline_VITIS_LOOP_31_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_Radix2wECC_Pipeline_VITIS_LOOP_31_2_fu_517_ap_start,
        ap_done => grp_Radix2wECC_Pipeline_VITIS_LOOP_31_2_fu_517_ap_done,
        ap_idle => grp_Radix2wECC_Pipeline_VITIS_LOOP_31_2_fu_517_ap_idle,
        ap_ready => grp_Radix2wECC_Pipeline_VITIS_LOOP_31_2_fu_517_ap_ready,
        buff2_address0 => grp_Radix2wECC_Pipeline_VITIS_LOOP_31_2_fu_517_buff2_address0,
        buff2_ce0 => grp_Radix2wECC_Pipeline_VITIS_LOOP_31_2_fu_517_buff2_ce0,
        buff2_q0 => buff2_q0,
        b_V_out => grp_Radix2wECC_Pipeline_VITIS_LOOP_31_2_fu_517_b_V_out,
        b_V_out_ap_vld => grp_Radix2wECC_Pipeline_VITIS_LOOP_31_2_fu_517_b_V_out_ap_vld);

    grp_Radix2wECC_Pipeline_VITIS_LOOP_34_3_fu_523 : component Radix2wECC_Radix2wECC_Pipeline_VITIS_LOOP_34_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_Radix2wECC_Pipeline_VITIS_LOOP_34_3_fu_523_ap_start,
        ap_done => grp_Radix2wECC_Pipeline_VITIS_LOOP_34_3_fu_523_ap_done,
        ap_idle => grp_Radix2wECC_Pipeline_VITIS_LOOP_34_3_fu_523_ap_idle,
        ap_ready => grp_Radix2wECC_Pipeline_VITIS_LOOP_34_3_fu_523_ap_ready,
        buff3_address0 => grp_Radix2wECC_Pipeline_VITIS_LOOP_34_3_fu_523_buff3_address0,
        buff3_ce0 => grp_Radix2wECC_Pipeline_VITIS_LOOP_34_3_fu_523_buff3_ce0,
        buff3_q0 => buff3_q0,
        c_V_out => grp_Radix2wECC_Pipeline_VITIS_LOOP_34_3_fu_523_c_V_out,
        c_V_out_ap_vld => grp_Radix2wECC_Pipeline_VITIS_LOOP_34_3_fu_523_c_V_out_ap_vld);

    grp_bf_inv_fu_529 : component Radix2wECC_bf_inv
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_bf_inv_fu_529_ap_start,
        ap_done => grp_bf_inv_fu_529_ap_done,
        ap_idle => grp_bf_inv_fu_529_ap_idle,
        ap_ready => grp_bf_inv_fu_529_ap_ready,
        x_V_read => grp_bf_inv_fu_529_x_V_read,
        ap_return => grp_bf_inv_fu_529_ap_return);

    grp_bf_mult_2_fu_534 : component Radix2wECC_bf_mult_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_bf_mult_2_fu_534_ap_start,
        ap_done => grp_bf_mult_2_fu_534_ap_done,
        ap_idle => grp_bf_mult_2_fu_534_ap_idle,
        ap_ready => grp_bf_mult_2_fu_534_ap_ready,
        x_V_read => grp_bf_mult_2_fu_534_x_V_read,
        ap_return => grp_bf_mult_2_fu_534_ap_return);

    grp_bf_mult_1_fu_539 : component Radix2wECC_bf_mult_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_bf_mult_1_fu_539_ap_start,
        ap_done => grp_bf_mult_1_fu_539_ap_done,
        ap_idle => grp_bf_mult_1_fu_539_ap_idle,
        ap_ready => grp_bf_mult_1_fu_539_ap_ready,
        z_V_read => grp_bf_mult_1_fu_539_z_V_read,
        y_V_read => grp_bf_mult_1_fu_539_y_V_read,
        ap_return => grp_bf_mult_1_fu_539_ap_return);

    grp_Radix2wECC_Pipeline_VITIS_LOOP_23_1_fu_546 : component Radix2wECC_Radix2wECC_Pipeline_VITIS_LOOP_23_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_Radix2wECC_Pipeline_VITIS_LOOP_23_1_fu_546_ap_start,
        ap_done => grp_Radix2wECC_Pipeline_VITIS_LOOP_23_1_fu_546_ap_done,
        ap_idle => grp_Radix2wECC_Pipeline_VITIS_LOOP_23_1_fu_546_ap_idle,
        ap_ready => grp_Radix2wECC_Pipeline_VITIS_LOOP_23_1_fu_546_ap_ready,
        lambda_V_13 => reg_694,
        b_V_4 => b_V_2_reg_1446,
        p_Val2_out => grp_Radix2wECC_Pipeline_VITIS_LOOP_23_1_fu_546_p_Val2_out,
        p_Val2_out_ap_vld => grp_Radix2wECC_Pipeline_VITIS_LOOP_23_1_fu_546_p_Val2_out_ap_vld);

    grp_Radix2wECC_Pipeline_VITIS_LOOP_23_119_fu_554 : component Radix2wECC_Radix2wECC_Pipeline_VITIS_LOOP_23_119
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_Radix2wECC_Pipeline_VITIS_LOOP_23_119_fu_554_ap_start,
        ap_done => grp_Radix2wECC_Pipeline_VITIS_LOOP_23_119_fu_554_ap_done,
        ap_idle => grp_Radix2wECC_Pipeline_VITIS_LOOP_23_119_fu_554_ap_idle,
        ap_ready => grp_Radix2wECC_Pipeline_VITIS_LOOP_23_119_fu_554_ap_ready,
        tmp_x_V_1 => reg_702,
        lambda_V_22 => lambda_V_8_reg_1465,
        p_Val2_37_out => grp_Radix2wECC_Pipeline_VITIS_LOOP_23_119_fu_554_p_Val2_37_out,
        p_Val2_37_out_ap_vld => grp_Radix2wECC_Pipeline_VITIS_LOOP_23_119_fu_554_p_Val2_37_out_ap_vld);

    grp_Radix2wECC_Pipeline_VITIS_LOOP_23_120_fu_562 : component Radix2wECC_Radix2wECC_Pipeline_VITIS_LOOP_23_120
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_Radix2wECC_Pipeline_VITIS_LOOP_23_120_fu_562_ap_start,
        ap_done => grp_Radix2wECC_Pipeline_VITIS_LOOP_23_120_fu_562_ap_done,
        ap_idle => grp_Radix2wECC_Pipeline_VITIS_LOOP_23_120_fu_562_ap_idle,
        ap_ready => grp_Radix2wECC_Pipeline_VITIS_LOOP_23_120_fu_562_ap_ready,
        tmp_y_V_1 => reg_688,
        lambda_V_23 => reg_694,
        tmp_y_V_out => grp_Radix2wECC_Pipeline_VITIS_LOOP_23_120_fu_562_tmp_y_V_out,
        tmp_y_V_out_ap_vld => grp_Radix2wECC_Pipeline_VITIS_LOOP_23_120_fu_562_tmp_y_V_out_ap_vld);

    grp_point_add_fu_570 : component Radix2wECC_point_add
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_point_add_fu_570_ap_start,
        ap_done => grp_point_add_fu_570_ap_done,
        ap_idle => grp_point_add_fu_570_ap_idle,
        ap_ready => grp_point_add_fu_570_ap_ready,
        x1_V_read => grp_point_add_fu_570_x1_V_read,
        y1_V_read => grp_point_add_fu_570_y1_V_read,
        x2_V_read => reg_708,
        y2_V_read => reg_713,
        ap_return_0 => grp_point_add_fu_570_ap_return_0,
        ap_return_1 => grp_point_add_fu_570_ap_return_1);

    grp_Radix2wECC_Pipeline_VITIS_LOOP_51_6_fu_582 : component Radix2wECC_Radix2wECC_Pipeline_VITIS_LOOP_51_6
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_Radix2wECC_Pipeline_VITIS_LOOP_51_6_fu_582_ap_start,
        ap_done => grp_Radix2wECC_Pipeline_VITIS_LOOP_51_6_fu_582_ap_done,
        ap_idle => grp_Radix2wECC_Pipeline_VITIS_LOOP_51_6_fu_582_ap_idle,
        ap_ready => grp_Radix2wECC_Pipeline_VITIS_LOOP_51_6_fu_582_ap_ready,
        trunc_ln48_mid2 => trunc_ln48_reg_1567,
        p_shl_mid2 => p_shl_mid2_reg_1572,
        scalar_V => scalar_V_reg_1441,
        slice_V_1_out => grp_Radix2wECC_Pipeline_VITIS_LOOP_51_6_fu_582_slice_V_1_out,
        slice_V_1_out_ap_vld => grp_Radix2wECC_Pipeline_VITIS_LOOP_51_6_fu_582_slice_V_1_out_ap_vld);

    grp_Radix2wECC_Pipeline_VITIS_LOOP_87_1_fu_590 : component Radix2wECC_Radix2wECC_Pipeline_VITIS_LOOP_87_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_Radix2wECC_Pipeline_VITIS_LOOP_87_1_fu_590_ap_start,
        ap_done => grp_Radix2wECC_Pipeline_VITIS_LOOP_87_1_fu_590_ap_done,
        ap_idle => grp_Radix2wECC_Pipeline_VITIS_LOOP_87_1_fu_590_ap_idle,
        ap_ready => grp_Radix2wECC_Pipeline_VITIS_LOOP_87_1_fu_590_ap_ready,
        sext_ln81 => Q_reg_1606,
        n_out => grp_Radix2wECC_Pipeline_VITIS_LOOP_87_1_fu_590_n_out,
        n_out_ap_vld => grp_Radix2wECC_Pipeline_VITIS_LOOP_87_1_fu_590_n_out_ap_vld,
        Q_1_out => grp_Radix2wECC_Pipeline_VITIS_LOOP_87_1_fu_590_Q_1_out,
        Q_1_out_ap_vld => grp_Radix2wECC_Pipeline_VITIS_LOOP_87_1_fu_590_Q_1_out_ap_vld);

    grp_Radix2wECC_Pipeline_VITIS_LOOP_23_121_fu_597 : component Radix2wECC_Radix2wECC_Pipeline_VITIS_LOOP_23_121
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_Radix2wECC_Pipeline_VITIS_LOOP_23_121_fu_597_ap_start,
        ap_done => grp_Radix2wECC_Pipeline_VITIS_LOOP_23_121_fu_597_ap_done,
        ap_idle => grp_Radix2wECC_Pipeline_VITIS_LOOP_23_121_fu_597_ap_idle,
        ap_ready => grp_Radix2wECC_Pipeline_VITIS_LOOP_23_121_fu_597_ap_ready,
        lambda_V_18 => reg_694,
        p_Val2_47 => R_x_V_1_load_1_reg_1615,
        p_Val2_46_out => grp_Radix2wECC_Pipeline_VITIS_LOOP_23_121_fu_597_p_Val2_46_out,
        p_Val2_46_out_ap_vld => grp_Radix2wECC_Pipeline_VITIS_LOOP_23_121_fu_597_p_Val2_46_out_ap_vld);

    grp_Radix2wECC_Pipeline_VITIS_LOOP_23_122_fu_605 : component Radix2wECC_Radix2wECC_Pipeline_VITIS_LOOP_23_122
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_Radix2wECC_Pipeline_VITIS_LOOP_23_122_fu_605_ap_start,
        ap_done => grp_Radix2wECC_Pipeline_VITIS_LOOP_23_122_fu_605_ap_done,
        ap_idle => grp_Radix2wECC_Pipeline_VITIS_LOOP_23_122_fu_605_ap_idle,
        ap_ready => grp_Radix2wECC_Pipeline_VITIS_LOOP_23_122_fu_605_ap_ready,
        R_x_V => reg_702,
        lambda_V_24 => lambda_V_12_reg_1640,
        p_Val2_48_out => grp_Radix2wECC_Pipeline_VITIS_LOOP_23_122_fu_605_p_Val2_48_out,
        p_Val2_48_out_ap_vld => grp_Radix2wECC_Pipeline_VITIS_LOOP_23_122_fu_605_p_Val2_48_out_ap_vld);

    grp_Radix2wECC_Pipeline_VITIS_LOOP_23_123_fu_613 : component Radix2wECC_Radix2wECC_Pipeline_VITIS_LOOP_23_123
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_Radix2wECC_Pipeline_VITIS_LOOP_23_123_fu_613_ap_start,
        ap_done => grp_Radix2wECC_Pipeline_VITIS_LOOP_23_123_fu_613_ap_done,
        ap_idle => grp_Radix2wECC_Pipeline_VITIS_LOOP_23_123_fu_613_ap_idle,
        ap_ready => grp_Radix2wECC_Pipeline_VITIS_LOOP_23_123_fu_613_ap_ready,
        R_y_V_1 => reg_688,
        lambda_V_25 => reg_694,
        R_y_V_5_out => grp_Radix2wECC_Pipeline_VITIS_LOOP_23_123_fu_613_R_y_V_5_out,
        R_y_V_5_out_ap_vld => grp_Radix2wECC_Pipeline_VITIS_LOOP_23_123_fu_613_R_y_V_5_out_ap_vld);

    grp_Radix2wECC_Pipeline_VITIS_LOOP_23_124_fu_621 : component Radix2wECC_Radix2wECC_Pipeline_VITIS_LOOP_23_124
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_Radix2wECC_Pipeline_VITIS_LOOP_23_124_fu_621_ap_start,
        ap_done => grp_Radix2wECC_Pipeline_VITIS_LOOP_23_124_fu_621_ap_done,
        ap_idle => grp_Radix2wECC_Pipeline_VITIS_LOOP_23_124_fu_621_ap_idle,
        ap_ready => grp_Radix2wECC_Pipeline_VITIS_LOOP_23_124_fu_621_ap_ready,
        p_Val2_52 => x_V_load_reg_1683,
        p_Val2_53 => reg_713,
        p_Val2_54_out => grp_Radix2wECC_Pipeline_VITIS_LOOP_23_124_fu_621_p_Val2_54_out,
        p_Val2_54_out_ap_vld => grp_Radix2wECC_Pipeline_VITIS_LOOP_23_124_fu_621_p_Val2_54_out_ap_vld);

    grp_point_add_1_fu_630 : component Radix2wECC_point_add_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_point_add_1_fu_630_ap_start,
        ap_done => grp_point_add_1_fu_630_ap_done,
        ap_idle => grp_point_add_1_fu_630_ap_idle,
        ap_ready => grp_point_add_1_fu_630_ap_ready,
        x1_V_read => R_x_V_2_reg_439,
        y1_V_read => R_y_V_reg_451,
        x2_V_read => x_V_load_reg_1683,
        y2_V_read => grp_Radix2wECC_Pipeline_VITIS_LOOP_23_124_fu_621_p_Val2_54_out,
        ap_return_0 => grp_point_add_1_fu_630_ap_return_0,
        ap_return_1 => grp_point_add_1_fu_630_ap_return_1,
        grp_bf_inv_fu_529_p_din1 => grp_point_add_1_fu_630_grp_bf_inv_fu_529_p_din1,
        grp_bf_inv_fu_529_p_dout0 => grp_bf_inv_fu_529_ap_return,
        grp_bf_inv_fu_529_p_start => grp_point_add_1_fu_630_grp_bf_inv_fu_529_p_start,
        grp_bf_inv_fu_529_p_ready => grp_bf_inv_fu_529_ap_ready,
        grp_bf_inv_fu_529_p_done => grp_bf_inv_fu_529_ap_done,
        grp_bf_inv_fu_529_p_idle => grp_bf_inv_fu_529_ap_idle,
        grp_bf_mult_1_fu_539_p_din1 => grp_point_add_1_fu_630_grp_bf_mult_1_fu_539_p_din1,
        grp_bf_mult_1_fu_539_p_din2 => grp_point_add_1_fu_630_grp_bf_mult_1_fu_539_p_din2,
        grp_bf_mult_1_fu_539_p_dout0 => grp_bf_mult_1_fu_539_ap_return,
        grp_bf_mult_1_fu_539_p_start => grp_point_add_1_fu_630_grp_bf_mult_1_fu_539_p_start,
        grp_bf_mult_1_fu_539_p_ready => grp_bf_mult_1_fu_539_ap_ready,
        grp_bf_mult_1_fu_539_p_done => grp_bf_mult_1_fu_539_ap_done,
        grp_bf_mult_1_fu_539_p_idle => grp_bf_mult_1_fu_539_ap_idle,
        grp_bf_mult_2_fu_534_p_din1 => grp_point_add_1_fu_630_grp_bf_mult_2_fu_534_p_din1,
        grp_bf_mult_2_fu_534_p_dout0 => grp_bf_mult_2_fu_534_ap_return,
        grp_bf_mult_2_fu_534_p_start => grp_point_add_1_fu_630_grp_bf_mult_2_fu_534_p_start,
        grp_bf_mult_2_fu_534_p_ready => grp_bf_mult_2_fu_534_ap_ready,
        grp_bf_mult_2_fu_534_p_done => grp_bf_mult_2_fu_534_ap_done,
        grp_bf_mult_2_fu_534_p_idle => grp_bf_mult_2_fu_534_ap_idle);

    grp_Radix2wECC_Pipeline_VITIS_LOOP_72_7_fu_640 : component Radix2wECC_Radix2wECC_Pipeline_VITIS_LOOP_72_7
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_Radix2wECC_Pipeline_VITIS_LOOP_72_7_fu_640_ap_start,
        ap_done => grp_Radix2wECC_Pipeline_VITIS_LOOP_72_7_fu_640_ap_done,
        ap_idle => grp_Radix2wECC_Pipeline_VITIS_LOOP_72_7_fu_640_ap_idle,
        ap_ready => grp_Radix2wECC_Pipeline_VITIS_LOOP_72_7_fu_640_ap_ready,
        p_Result_106 => p_Result_63_reg_1692,
        buff2_address0 => grp_Radix2wECC_Pipeline_VITIS_LOOP_72_7_fu_640_buff2_address0,
        buff2_ce0 => grp_Radix2wECC_Pipeline_VITIS_LOOP_72_7_fu_640_buff2_ce0,
        buff2_we0 => grp_Radix2wECC_Pipeline_VITIS_LOOP_72_7_fu_640_buff2_we0,
        buff2_d0 => grp_Radix2wECC_Pipeline_VITIS_LOOP_72_7_fu_640_buff2_d0,
        p_Result_107 => p_Result_64_reg_1697,
        buff3_address0 => grp_Radix2wECC_Pipeline_VITIS_LOOP_72_7_fu_640_buff3_address0,
        buff3_ce0 => grp_Radix2wECC_Pipeline_VITIS_LOOP_72_7_fu_640_buff3_ce0,
        buff3_we0 => grp_Radix2wECC_Pipeline_VITIS_LOOP_72_7_fu_640_buff3_we0,
        buff3_d0 => grp_Radix2wECC_Pipeline_VITIS_LOOP_72_7_fu_640_buff3_d0);

    grp_Radix2wECC_Pipeline_17_fu_648 : component Radix2wECC_Radix2wECC_Pipeline_17
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_Radix2wECC_Pipeline_17_fu_648_ap_start,
        ap_done => grp_Radix2wECC_Pipeline_17_fu_648_ap_done,
        ap_idle => grp_Radix2wECC_Pipeline_17_fu_648_ap_idle,
        ap_ready => grp_Radix2wECC_Pipeline_17_fu_648_ap_ready,
        m_axi_gmem_AWVALID => grp_Radix2wECC_Pipeline_17_fu_648_m_axi_gmem_AWVALID,
        m_axi_gmem_AWREADY => gmem_AWREADY,
        m_axi_gmem_AWADDR => grp_Radix2wECC_Pipeline_17_fu_648_m_axi_gmem_AWADDR,
        m_axi_gmem_AWID => grp_Radix2wECC_Pipeline_17_fu_648_m_axi_gmem_AWID,
        m_axi_gmem_AWLEN => grp_Radix2wECC_Pipeline_17_fu_648_m_axi_gmem_AWLEN,
        m_axi_gmem_AWSIZE => grp_Radix2wECC_Pipeline_17_fu_648_m_axi_gmem_AWSIZE,
        m_axi_gmem_AWBURST => grp_Radix2wECC_Pipeline_17_fu_648_m_axi_gmem_AWBURST,
        m_axi_gmem_AWLOCK => grp_Radix2wECC_Pipeline_17_fu_648_m_axi_gmem_AWLOCK,
        m_axi_gmem_AWCACHE => grp_Radix2wECC_Pipeline_17_fu_648_m_axi_gmem_AWCACHE,
        m_axi_gmem_AWPROT => grp_Radix2wECC_Pipeline_17_fu_648_m_axi_gmem_AWPROT,
        m_axi_gmem_AWQOS => grp_Radix2wECC_Pipeline_17_fu_648_m_axi_gmem_AWQOS,
        m_axi_gmem_AWREGION => grp_Radix2wECC_Pipeline_17_fu_648_m_axi_gmem_AWREGION,
        m_axi_gmem_AWUSER => grp_Radix2wECC_Pipeline_17_fu_648_m_axi_gmem_AWUSER,
        m_axi_gmem_WVALID => grp_Radix2wECC_Pipeline_17_fu_648_m_axi_gmem_WVALID,
        m_axi_gmem_WREADY => gmem_WREADY,
        m_axi_gmem_WDATA => grp_Radix2wECC_Pipeline_17_fu_648_m_axi_gmem_WDATA,
        m_axi_gmem_WSTRB => grp_Radix2wECC_Pipeline_17_fu_648_m_axi_gmem_WSTRB,
        m_axi_gmem_WLAST => grp_Radix2wECC_Pipeline_17_fu_648_m_axi_gmem_WLAST,
        m_axi_gmem_WID => grp_Radix2wECC_Pipeline_17_fu_648_m_axi_gmem_WID,
        m_axi_gmem_WUSER => grp_Radix2wECC_Pipeline_17_fu_648_m_axi_gmem_WUSER,
        m_axi_gmem_ARVALID => grp_Radix2wECC_Pipeline_17_fu_648_m_axi_gmem_ARVALID,
        m_axi_gmem_ARREADY => ap_const_logic_0,
        m_axi_gmem_ARADDR => grp_Radix2wECC_Pipeline_17_fu_648_m_axi_gmem_ARADDR,
        m_axi_gmem_ARID => grp_Radix2wECC_Pipeline_17_fu_648_m_axi_gmem_ARID,
        m_axi_gmem_ARLEN => grp_Radix2wECC_Pipeline_17_fu_648_m_axi_gmem_ARLEN,
        m_axi_gmem_ARSIZE => grp_Radix2wECC_Pipeline_17_fu_648_m_axi_gmem_ARSIZE,
        m_axi_gmem_ARBURST => grp_Radix2wECC_Pipeline_17_fu_648_m_axi_gmem_ARBURST,
        m_axi_gmem_ARLOCK => grp_Radix2wECC_Pipeline_17_fu_648_m_axi_gmem_ARLOCK,
        m_axi_gmem_ARCACHE => grp_Radix2wECC_Pipeline_17_fu_648_m_axi_gmem_ARCACHE,
        m_axi_gmem_ARPROT => grp_Radix2wECC_Pipeline_17_fu_648_m_axi_gmem_ARPROT,
        m_axi_gmem_ARQOS => grp_Radix2wECC_Pipeline_17_fu_648_m_axi_gmem_ARQOS,
        m_axi_gmem_ARREGION => grp_Radix2wECC_Pipeline_17_fu_648_m_axi_gmem_ARREGION,
        m_axi_gmem_ARUSER => grp_Radix2wECC_Pipeline_17_fu_648_m_axi_gmem_ARUSER,
        m_axi_gmem_RVALID => ap_const_logic_0,
        m_axi_gmem_RREADY => grp_Radix2wECC_Pipeline_17_fu_648_m_axi_gmem_RREADY,
        m_axi_gmem_RDATA => ap_const_lv32_0,
        m_axi_gmem_RLAST => ap_const_logic_0,
        m_axi_gmem_RID => ap_const_lv1_0,
        m_axi_gmem_RFIFONUM => ap_const_lv9_0,
        m_axi_gmem_RUSER => ap_const_lv1_0,
        m_axi_gmem_RRESP => ap_const_lv2_0,
        m_axi_gmem_BVALID => gmem_BVALID,
        m_axi_gmem_BREADY => grp_Radix2wECC_Pipeline_17_fu_648_m_axi_gmem_BREADY,
        m_axi_gmem_BRESP => ap_const_lv2_0,
        m_axi_gmem_BID => ap_const_lv1_0,
        m_axi_gmem_BUSER => ap_const_lv1_0,
        sext_ln23 => trunc_ln6_reg_1406,
        buff2_address0 => grp_Radix2wECC_Pipeline_17_fu_648_buff2_address0,
        buff2_ce0 => grp_Radix2wECC_Pipeline_17_fu_648_buff2_ce0,
        buff2_q0 => buff2_q0);

    grp_Radix2wECC_Pipeline_18_fu_656 : component Radix2wECC_Radix2wECC_Pipeline_18
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_Radix2wECC_Pipeline_18_fu_656_ap_start,
        ap_done => grp_Radix2wECC_Pipeline_18_fu_656_ap_done,
        ap_idle => grp_Radix2wECC_Pipeline_18_fu_656_ap_idle,
        ap_ready => grp_Radix2wECC_Pipeline_18_fu_656_ap_ready,
        m_axi_gmem_AWVALID => grp_Radix2wECC_Pipeline_18_fu_656_m_axi_gmem_AWVALID,
        m_axi_gmem_AWREADY => gmem_AWREADY,
        m_axi_gmem_AWADDR => grp_Radix2wECC_Pipeline_18_fu_656_m_axi_gmem_AWADDR,
        m_axi_gmem_AWID => grp_Radix2wECC_Pipeline_18_fu_656_m_axi_gmem_AWID,
        m_axi_gmem_AWLEN => grp_Radix2wECC_Pipeline_18_fu_656_m_axi_gmem_AWLEN,
        m_axi_gmem_AWSIZE => grp_Radix2wECC_Pipeline_18_fu_656_m_axi_gmem_AWSIZE,
        m_axi_gmem_AWBURST => grp_Radix2wECC_Pipeline_18_fu_656_m_axi_gmem_AWBURST,
        m_axi_gmem_AWLOCK => grp_Radix2wECC_Pipeline_18_fu_656_m_axi_gmem_AWLOCK,
        m_axi_gmem_AWCACHE => grp_Radix2wECC_Pipeline_18_fu_656_m_axi_gmem_AWCACHE,
        m_axi_gmem_AWPROT => grp_Radix2wECC_Pipeline_18_fu_656_m_axi_gmem_AWPROT,
        m_axi_gmem_AWQOS => grp_Radix2wECC_Pipeline_18_fu_656_m_axi_gmem_AWQOS,
        m_axi_gmem_AWREGION => grp_Radix2wECC_Pipeline_18_fu_656_m_axi_gmem_AWREGION,
        m_axi_gmem_AWUSER => grp_Radix2wECC_Pipeline_18_fu_656_m_axi_gmem_AWUSER,
        m_axi_gmem_WVALID => grp_Radix2wECC_Pipeline_18_fu_656_m_axi_gmem_WVALID,
        m_axi_gmem_WREADY => gmem_WREADY,
        m_axi_gmem_WDATA => grp_Radix2wECC_Pipeline_18_fu_656_m_axi_gmem_WDATA,
        m_axi_gmem_WSTRB => grp_Radix2wECC_Pipeline_18_fu_656_m_axi_gmem_WSTRB,
        m_axi_gmem_WLAST => grp_Radix2wECC_Pipeline_18_fu_656_m_axi_gmem_WLAST,
        m_axi_gmem_WID => grp_Radix2wECC_Pipeline_18_fu_656_m_axi_gmem_WID,
        m_axi_gmem_WUSER => grp_Radix2wECC_Pipeline_18_fu_656_m_axi_gmem_WUSER,
        m_axi_gmem_ARVALID => grp_Radix2wECC_Pipeline_18_fu_656_m_axi_gmem_ARVALID,
        m_axi_gmem_ARREADY => ap_const_logic_0,
        m_axi_gmem_ARADDR => grp_Radix2wECC_Pipeline_18_fu_656_m_axi_gmem_ARADDR,
        m_axi_gmem_ARID => grp_Radix2wECC_Pipeline_18_fu_656_m_axi_gmem_ARID,
        m_axi_gmem_ARLEN => grp_Radix2wECC_Pipeline_18_fu_656_m_axi_gmem_ARLEN,
        m_axi_gmem_ARSIZE => grp_Radix2wECC_Pipeline_18_fu_656_m_axi_gmem_ARSIZE,
        m_axi_gmem_ARBURST => grp_Radix2wECC_Pipeline_18_fu_656_m_axi_gmem_ARBURST,
        m_axi_gmem_ARLOCK => grp_Radix2wECC_Pipeline_18_fu_656_m_axi_gmem_ARLOCK,
        m_axi_gmem_ARCACHE => grp_Radix2wECC_Pipeline_18_fu_656_m_axi_gmem_ARCACHE,
        m_axi_gmem_ARPROT => grp_Radix2wECC_Pipeline_18_fu_656_m_axi_gmem_ARPROT,
        m_axi_gmem_ARQOS => grp_Radix2wECC_Pipeline_18_fu_656_m_axi_gmem_ARQOS,
        m_axi_gmem_ARREGION => grp_Radix2wECC_Pipeline_18_fu_656_m_axi_gmem_ARREGION,
        m_axi_gmem_ARUSER => grp_Radix2wECC_Pipeline_18_fu_656_m_axi_gmem_ARUSER,
        m_axi_gmem_RVALID => ap_const_logic_0,
        m_axi_gmem_RREADY => grp_Radix2wECC_Pipeline_18_fu_656_m_axi_gmem_RREADY,
        m_axi_gmem_RDATA => ap_const_lv32_0,
        m_axi_gmem_RLAST => ap_const_logic_0,
        m_axi_gmem_RID => ap_const_lv1_0,
        m_axi_gmem_RFIFONUM => ap_const_lv9_0,
        m_axi_gmem_RUSER => ap_const_lv1_0,
        m_axi_gmem_RRESP => ap_const_lv2_0,
        m_axi_gmem_BVALID => gmem_BVALID,
        m_axi_gmem_BREADY => grp_Radix2wECC_Pipeline_18_fu_656_m_axi_gmem_BREADY,
        m_axi_gmem_BRESP => ap_const_lv2_0,
        m_axi_gmem_BID => ap_const_lv1_0,
        m_axi_gmem_BUSER => ap_const_lv1_0,
        sext_ln24 => trunc_ln7_reg_1413,
        buff3_address0 => grp_Radix2wECC_Pipeline_18_fu_656_buff3_address0,
        buff3_ce0 => grp_Radix2wECC_Pipeline_18_fu_656_buff3_ce0,
        buff3_q0 => buff3_q0);

    control_s_axi_U : component Radix2wECC_control_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_CONTROL_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_CONTROL_DATA_WIDTH)
    port map (
        AWVALID => s_axi_control_AWVALID,
        AWREADY => s_axi_control_AWREADY,
        AWADDR => s_axi_control_AWADDR,
        WVALID => s_axi_control_WVALID,
        WREADY => s_axi_control_WREADY,
        WDATA => s_axi_control_WDATA,
        WSTRB => s_axi_control_WSTRB,
        ARVALID => s_axi_control_ARVALID,
        ARREADY => s_axi_control_ARREADY,
        ARADDR => s_axi_control_ARADDR,
        RVALID => s_axi_control_RVALID,
        RREADY => s_axi_control_RREADY,
        RDATA => s_axi_control_RDATA,
        RRESP => s_axi_control_RRESP,
        BVALID => s_axi_control_BVALID,
        BREADY => s_axi_control_BREADY,
        BRESP => s_axi_control_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        k => k,
        x_o => x_o,
        y_o => y_o,
        ap_start => ap_start,
        interrupt => interrupt,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_idle => ap_idle);

    gmem_m_axi_U : component Radix2wECC_gmem_m_axi
    generic map (
        CONSERVATIVE => 1,
        USER_MAXREQS => 5,
        MAX_READ_BURST_LENGTH => 16,
        MAX_WRITE_BURST_LENGTH => 16,
        C_M_AXI_ID_WIDTH => C_M_AXI_GMEM_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_GMEM_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_GMEM_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_GMEM_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_GMEM_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_GMEM_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_GMEM_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_GMEM_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_GMEM_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_GMEM_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_GMEM_CACHE_VALUE,
        USER_RFIFONUM_WIDTH => 9,
        USER_DW => 32,
        USER_AW => 64,
        NUM_READ_OUTSTANDING => 16,
        NUM_WRITE_OUTSTANDING => 16)
    port map (
        AWVALID => m_axi_gmem_AWVALID,
        AWREADY => m_axi_gmem_AWREADY,
        AWADDR => m_axi_gmem_AWADDR,
        AWID => m_axi_gmem_AWID,
        AWLEN => m_axi_gmem_AWLEN,
        AWSIZE => m_axi_gmem_AWSIZE,
        AWBURST => m_axi_gmem_AWBURST,
        AWLOCK => m_axi_gmem_AWLOCK,
        AWCACHE => m_axi_gmem_AWCACHE,
        AWPROT => m_axi_gmem_AWPROT,
        AWQOS => m_axi_gmem_AWQOS,
        AWREGION => m_axi_gmem_AWREGION,
        AWUSER => m_axi_gmem_AWUSER,
        WVALID => m_axi_gmem_WVALID,
        WREADY => m_axi_gmem_WREADY,
        WDATA => m_axi_gmem_WDATA,
        WSTRB => m_axi_gmem_WSTRB,
        WLAST => m_axi_gmem_WLAST,
        WID => m_axi_gmem_WID,
        WUSER => m_axi_gmem_WUSER,
        ARVALID => m_axi_gmem_ARVALID,
        ARREADY => m_axi_gmem_ARREADY,
        ARADDR => m_axi_gmem_ARADDR,
        ARID => m_axi_gmem_ARID,
        ARLEN => m_axi_gmem_ARLEN,
        ARSIZE => m_axi_gmem_ARSIZE,
        ARBURST => m_axi_gmem_ARBURST,
        ARLOCK => m_axi_gmem_ARLOCK,
        ARCACHE => m_axi_gmem_ARCACHE,
        ARPROT => m_axi_gmem_ARPROT,
        ARQOS => m_axi_gmem_ARQOS,
        ARREGION => m_axi_gmem_ARREGION,
        ARUSER => m_axi_gmem_ARUSER,
        RVALID => m_axi_gmem_RVALID,
        RREADY => m_axi_gmem_RREADY,
        RDATA => m_axi_gmem_RDATA,
        RLAST => m_axi_gmem_RLAST,
        RID => m_axi_gmem_RID,
        RUSER => m_axi_gmem_RUSER,
        RRESP => m_axi_gmem_RRESP,
        BVALID => m_axi_gmem_BVALID,
        BREADY => m_axi_gmem_BREADY,
        BRESP => m_axi_gmem_BRESP,
        BID => m_axi_gmem_BID,
        BUSER => m_axi_gmem_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_ARVALID => gmem_ARVALID,
        I_ARREADY => gmem_ARREADY,
        I_ARADDR => gmem_ARADDR,
        I_ARLEN => gmem_ARLEN,
        I_RVALID => gmem_RVALID,
        I_RREADY => gmem_RREADY,
        I_RDATA => gmem_RDATA,
        I_RFIFONUM => gmem_RFIFONUM,
        I_AWVALID => gmem_AWVALID,
        I_AWREADY => gmem_AWREADY,
        I_AWADDR => gmem_AWADDR,
        I_AWLEN => gmem_AWLEN,
        I_WVALID => gmem_WVALID,
        I_WREADY => gmem_WREADY,
        I_WDATA => gmem_WDATA,
        I_WSTRB => gmem_WSTRB,
        I_BVALID => gmem_BVALID,
        I_BREADY => gmem_BREADY);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_Radix2wECC_Pipeline_17_fu_648_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_Radix2wECC_Pipeline_17_fu_648_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state73)) then 
                    grp_Radix2wECC_Pipeline_17_fu_648_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Radix2wECC_Pipeline_17_fu_648_ap_ready = ap_const_logic_1)) then 
                    grp_Radix2wECC_Pipeline_17_fu_648_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Radix2wECC_Pipeline_18_fu_656_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_Radix2wECC_Pipeline_18_fu_656_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
                    grp_Radix2wECC_Pipeline_18_fu_656_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Radix2wECC_Pipeline_18_fu_656_ap_ready = ap_const_logic_1)) then 
                    grp_Radix2wECC_Pipeline_18_fu_656_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Radix2wECC_Pipeline_1_fu_487_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_Radix2wECC_Pipeline_1_fu_487_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                    grp_Radix2wECC_Pipeline_1_fu_487_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Radix2wECC_Pipeline_1_fu_487_ap_ready = ap_const_logic_1)) then 
                    grp_Radix2wECC_Pipeline_1_fu_487_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Radix2wECC_Pipeline_2_fu_495_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_Radix2wECC_Pipeline_2_fu_495_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
                    grp_Radix2wECC_Pipeline_2_fu_495_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Radix2wECC_Pipeline_2_fu_495_ap_ready = ap_const_logic_1)) then 
                    grp_Radix2wECC_Pipeline_2_fu_495_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Radix2wECC_Pipeline_3_fu_509_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_Radix2wECC_Pipeline_3_fu_509_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
                    grp_Radix2wECC_Pipeline_3_fu_509_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Radix2wECC_Pipeline_3_fu_509_ap_ready = ap_const_logic_1)) then 
                    grp_Radix2wECC_Pipeline_3_fu_509_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Radix2wECC_Pipeline_VITIS_LOOP_23_119_fu_554_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_Radix2wECC_Pipeline_VITIS_LOOP_23_119_fu_554_ap_start_reg <= ap_const_logic_0;
            else
                if (((grp_bf_mult_2_fu_534_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state36))) then 
                    grp_Radix2wECC_Pipeline_VITIS_LOOP_23_119_fu_554_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Radix2wECC_Pipeline_VITIS_LOOP_23_119_fu_554_ap_ready = ap_const_logic_1)) then 
                    grp_Radix2wECC_Pipeline_VITIS_LOOP_23_119_fu_554_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Radix2wECC_Pipeline_VITIS_LOOP_23_120_fu_562_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_Radix2wECC_Pipeline_VITIS_LOOP_23_120_fu_562_ap_start_reg <= ap_const_logic_0;
            else
                if (((grp_bf_mult_1_fu_539_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state39))) then 
                    grp_Radix2wECC_Pipeline_VITIS_LOOP_23_120_fu_562_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Radix2wECC_Pipeline_VITIS_LOOP_23_120_fu_562_ap_ready = ap_const_logic_1)) then 
                    grp_Radix2wECC_Pipeline_VITIS_LOOP_23_120_fu_562_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Radix2wECC_Pipeline_VITIS_LOOP_23_121_fu_597_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_Radix2wECC_Pipeline_VITIS_LOOP_23_121_fu_597_ap_start_reg <= ap_const_logic_0;
            else
                if (((grp_bf_mult_1_fu_539_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state54))) then 
                    grp_Radix2wECC_Pipeline_VITIS_LOOP_23_121_fu_597_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Radix2wECC_Pipeline_VITIS_LOOP_23_121_fu_597_ap_ready = ap_const_logic_1)) then 
                    grp_Radix2wECC_Pipeline_VITIS_LOOP_23_121_fu_597_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Radix2wECC_Pipeline_VITIS_LOOP_23_122_fu_605_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_Radix2wECC_Pipeline_VITIS_LOOP_23_122_fu_605_ap_start_reg <= ap_const_logic_0;
            else
                if (((grp_bf_mult_2_fu_534_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state57))) then 
                    grp_Radix2wECC_Pipeline_VITIS_LOOP_23_122_fu_605_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Radix2wECC_Pipeline_VITIS_LOOP_23_122_fu_605_ap_ready = ap_const_logic_1)) then 
                    grp_Radix2wECC_Pipeline_VITIS_LOOP_23_122_fu_605_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Radix2wECC_Pipeline_VITIS_LOOP_23_123_fu_613_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_Radix2wECC_Pipeline_VITIS_LOOP_23_123_fu_613_ap_start_reg <= ap_const_logic_0;
            else
                if (((grp_bf_mult_1_fu_539_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state60))) then 
                    grp_Radix2wECC_Pipeline_VITIS_LOOP_23_123_fu_613_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Radix2wECC_Pipeline_VITIS_LOOP_23_123_fu_613_ap_ready = ap_const_logic_1)) then 
                    grp_Radix2wECC_Pipeline_VITIS_LOOP_23_123_fu_613_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Radix2wECC_Pipeline_VITIS_LOOP_23_124_fu_621_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_Radix2wECC_Pipeline_VITIS_LOOP_23_124_fu_621_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state67)) then 
                    grp_Radix2wECC_Pipeline_VITIS_LOOP_23_124_fu_621_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Radix2wECC_Pipeline_VITIS_LOOP_23_124_fu_621_ap_ready = ap_const_logic_1)) then 
                    grp_Radix2wECC_Pipeline_VITIS_LOOP_23_124_fu_621_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Radix2wECC_Pipeline_VITIS_LOOP_23_1_fu_546_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_Radix2wECC_Pipeline_VITIS_LOOP_23_1_fu_546_ap_start_reg <= ap_const_logic_0;
            else
                if (((grp_bf_mult_1_fu_539_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state33))) then 
                    grp_Radix2wECC_Pipeline_VITIS_LOOP_23_1_fu_546_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Radix2wECC_Pipeline_VITIS_LOOP_23_1_fu_546_ap_ready = ap_const_logic_1)) then 
                    grp_Radix2wECC_Pipeline_VITIS_LOOP_23_1_fu_546_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Radix2wECC_Pipeline_VITIS_LOOP_28_1_fu_503_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_Radix2wECC_Pipeline_VITIS_LOOP_28_1_fu_503_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
                    grp_Radix2wECC_Pipeline_VITIS_LOOP_28_1_fu_503_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Radix2wECC_Pipeline_VITIS_LOOP_28_1_fu_503_ap_ready = ap_const_logic_1)) then 
                    grp_Radix2wECC_Pipeline_VITIS_LOOP_28_1_fu_503_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Radix2wECC_Pipeline_VITIS_LOOP_31_2_fu_517_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_Radix2wECC_Pipeline_VITIS_LOOP_31_2_fu_517_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
                    grp_Radix2wECC_Pipeline_VITIS_LOOP_31_2_fu_517_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Radix2wECC_Pipeline_VITIS_LOOP_31_2_fu_517_ap_ready = ap_const_logic_1)) then 
                    grp_Radix2wECC_Pipeline_VITIS_LOOP_31_2_fu_517_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Radix2wECC_Pipeline_VITIS_LOOP_34_3_fu_523_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_Radix2wECC_Pipeline_VITIS_LOOP_34_3_fu_523_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
                    grp_Radix2wECC_Pipeline_VITIS_LOOP_34_3_fu_523_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Radix2wECC_Pipeline_VITIS_LOOP_34_3_fu_523_ap_ready = ap_const_logic_1)) then 
                    grp_Radix2wECC_Pipeline_VITIS_LOOP_34_3_fu_523_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Radix2wECC_Pipeline_VITIS_LOOP_51_6_fu_582_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_Radix2wECC_Pipeline_VITIS_LOOP_51_6_fu_582_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
                    grp_Radix2wECC_Pipeline_VITIS_LOOP_51_6_fu_582_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Radix2wECC_Pipeline_VITIS_LOOP_51_6_fu_582_ap_ready = ap_const_logic_1)) then 
                    grp_Radix2wECC_Pipeline_VITIS_LOOP_51_6_fu_582_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Radix2wECC_Pipeline_VITIS_LOOP_72_7_fu_640_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_Radix2wECC_Pipeline_VITIS_LOOP_72_7_fu_640_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state71) and (gmem_AWREADY = ap_const_logic_1))) then 
                    grp_Radix2wECC_Pipeline_VITIS_LOOP_72_7_fu_640_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Radix2wECC_Pipeline_VITIS_LOOP_72_7_fu_640_ap_ready = ap_const_logic_1)) then 
                    grp_Radix2wECC_Pipeline_VITIS_LOOP_72_7_fu_640_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Radix2wECC_Pipeline_VITIS_LOOP_87_1_fu_590_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_Radix2wECC_Pipeline_VITIS_LOOP_87_1_fu_590_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln82_fu_1102_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state50))) then 
                    grp_Radix2wECC_Pipeline_VITIS_LOOP_87_1_fu_590_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Radix2wECC_Pipeline_VITIS_LOOP_87_1_fu_590_ap_ready = ap_const_logic_1)) then 
                    grp_Radix2wECC_Pipeline_VITIS_LOOP_87_1_fu_590_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_bf_inv_fu_529_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_bf_inv_fu_529_ap_start_reg <= ap_const_logic_0;
            else
                if ((((icmp_ln1019_1_fu_1140_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state52)) or ((icmp_ln1019_fu_812_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state31)))) then 
                    grp_bf_inv_fu_529_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_bf_inv_fu_529_ap_ready = ap_const_logic_1)) then 
                    grp_bf_inv_fu_529_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_bf_mult_1_fu_539_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_bf_mult_1_fu_539_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state59) or (ap_const_logic_1 = ap_CS_fsm_state38) or ((ap_const_logic_1 = ap_CS_fsm_state53) and (ap_const_boolean_0 = ap_block_state53_on_subcall_done)) or ((ap_const_logic_1 = ap_CS_fsm_state32) and (ap_const_boolean_0 = ap_block_state32_on_subcall_done)))) then 
                    grp_bf_mult_1_fu_539_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_bf_mult_1_fu_539_ap_ready = ap_const_logic_1)) then 
                    grp_bf_mult_1_fu_539_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_bf_mult_2_fu_534_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_bf_mult_2_fu_534_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state56) or (ap_const_logic_1 = ap_CS_fsm_state35) or ((icmp_ln1019_1_fu_1140_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state52)) or ((icmp_ln1019_fu_812_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state31)))) then 
                    grp_bf_mult_2_fu_534_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_bf_mult_2_fu_534_ap_ready = ap_const_logic_1)) then 
                    grp_bf_mult_2_fu_534_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_point_add_1_fu_630_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_point_add_1_fu_630_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state69)) then 
                    grp_point_add_1_fu_630_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_point_add_1_fu_630_ap_ready = ap_const_logic_1)) then 
                    grp_point_add_1_fu_630_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_point_add_fu_570_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_point_add_fu_570_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state65) or (ap_const_logic_1 = ap_CS_fsm_state44))) then 
                    grp_point_add_fu_570_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_point_add_fu_570_ap_ready = ap_const_logic_1)) then 
                    grp_point_add_fu_570_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    R_x_V_1_fu_272_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln110_fu_852_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state42))) then 
                R_x_V_1_fu_272 <= ap_const_lv166_lc_1;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state70) and (ap_const_boolean_0 = ap_block_state70_on_subcall_done))) then 
                R_x_V_1_fu_272 <= ap_phi_mux_R_x_V_5_phi_fu_478_p6;
            end if; 
        end if;
    end process;

    R_x_V_2_reg_439_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1019_1_fu_1140_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state52))) then 
                R_x_V_2_reg_439 <= ap_const_lv166_lc_1;
            elsif (((icmp_ln1019_1_reg_1628 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state62))) then 
                R_x_V_2_reg_439 <= grp_Radix2wECC_Pipeline_VITIS_LOOP_23_122_fu_605_p_Val2_48_out;
            end if; 
        end if;
    end process;

    R_x_V_5_reg_475_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_0 = and_ln58_fu_1179_p2) and (ap_const_logic_1 = ap_CS_fsm_state62))) then 
                R_x_V_5_reg_475 <= ap_phi_mux_R_x_V_2_phi_fu_443_p4;
            elsif (((grp_point_add_fu_570_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state66))) then 
                R_x_V_5_reg_475 <= grp_point_add_fu_570_ap_return_0;
            elsif (((ap_const_lv1_1 = and_ln58_reg_1654) and (p_Result_s_reg_1592 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state70) and (ap_const_boolean_0 = ap_block_state70_on_subcall_done))) then 
                R_x_V_5_reg_475 <= grp_point_add_1_fu_630_ap_return_0;
            end if; 
        end if;
    end process;

    R_y_V_4_1_fu_276_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln110_fu_852_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state42))) then 
                R_y_V_4_1_fu_276 <= ap_const_lv163_lc_1;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state70) and (ap_const_boolean_0 = ap_block_state70_on_subcall_done))) then 
                R_y_V_4_1_fu_276 <= trunc_ln82_fu_1262_p1;
            end if; 
        end if;
    end process;

    R_y_V_4_4_in_reg_463_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_0 = and_ln58_fu_1179_p2) and (ap_const_logic_1 = ap_CS_fsm_state62))) then 
                R_y_V_4_4_in_reg_463 <= ap_phi_mux_R_y_V_phi_fu_455_p4;
            elsif (((grp_point_add_fu_570_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state66))) then 
                R_y_V_4_4_in_reg_463 <= grp_point_add_fu_570_ap_return_1;
            elsif (((ap_const_lv1_1 = and_ln58_reg_1654) and (p_Result_s_reg_1592 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state70) and (ap_const_boolean_0 = ap_block_state70_on_subcall_done))) then 
                R_y_V_4_4_in_reg_463 <= grp_point_add_1_fu_630_ap_return_1;
            end if; 
        end if;
    end process;

    R_y_V_reg_451_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1019_1_fu_1140_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state52))) then 
                R_y_V_reg_451 <= ap_const_lv166_lc_1;
            elsif (((icmp_ln1019_1_reg_1628 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state62))) then 
                R_y_V_reg_451 <= grp_Radix2wECC_Pipeline_VITIS_LOOP_23_123_fu_613_R_y_V_5_out;
            end if; 
        end if;
    end process;

    i_43_fu_264_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
                i_43_fu_264 <= ap_const_lv4_1;
            elsif (((icmp_ln110_fu_852_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state42))) then 
                i_43_fu_264 <= add_ln110_fu_874_p2;
            end if; 
        end if;
    end process;

    i_44_fu_280_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln110_fu_852_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state42))) then 
                i_44_fu_280 <= ap_const_lv7_20;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state70) and (ap_const_boolean_0 = ap_block_state70_on_subcall_done))) then 
                i_44_fu_280 <= select_ln48_1_reg_1562;
            end if; 
        end if;
    end process;

    indvar_flatten_fu_284_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln110_fu_852_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state42))) then 
                indvar_flatten_fu_284 <= ap_const_lv8_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state70) and (ap_const_boolean_0 = ap_block_state70_on_subcall_done))) then 
                indvar_flatten_fu_284 <= add_ln48_reg_1543;
            end if; 
        end if;
    end process;

    k_1_fu_268_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln110_fu_852_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state42))) then 
                k_1_fu_268 <= ap_const_lv4_4;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state70) and (ap_const_boolean_0 = ap_block_state70_on_subcall_done))) then 
                k_1_fu_268 <= k_2_fu_1266_p2;
            end if; 
        end if;
    end process;

    m_1_reg_415_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln82_fu_1102_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state50))) then 
                m_1_reg_415 <= ap_const_lv32_0;
            elsif (((icmp_ln82_reg_1611 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state52))) then 
                m_1_reg_415 <= m_fu_1127_p3;
            end if; 
        end if;
    end process;

    n_reg_427_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln82_fu_1102_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state50))) then 
                n_reg_427 <= ap_const_lv32_0;
            elsif (((icmp_ln82_reg_1611 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state52))) then 
                n_reg_427 <= grp_Radix2wECC_Pipeline_VITIS_LOOP_87_1_fu_590_n_out;
            end if; 
        end if;
    end process;

    tmp1_x_V_reg_403_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1019_fu_812_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state31))) then 
                tmp1_x_V_reg_403 <= ap_const_lv166_lc_1;
            elsif (((icmp_ln1019_reg_1458 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state41))) then 
                tmp1_x_V_reg_403 <= grp_Radix2wECC_Pipeline_VITIS_LOOP_23_119_fu_554_p_Val2_37_out;
            end if; 
        end if;
    end process;

    tmp_y_V_reg_391_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1019_fu_812_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state31))) then 
                tmp_y_V_reg_391 <= ap_const_lv166_lc_1;
            elsif (((icmp_ln1019_reg_1458 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state41))) then 
                tmp_y_V_reg_391 <= grp_Radix2wECC_Pipeline_VITIS_LOOP_23_120_fu_562_tmp_y_V_out;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state50)) then
                Q_reg_1606 <= Q_fu_1095_p2;
                icmp_ln82_reg_1611 <= icmp_ln82_fu_1102_p2;
                sext_ln49_reg_1601 <= sext_ln49_fu_1036_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state52)) then
                R_x_V_1_load_1_reg_1615 <= R_x_V_1_fu_272;
                icmp_ln1019_1_reg_1628 <= icmp_ln1019_1_fu_1140_p2;
                trunc_ln47_reg_1622 <= trunc_ln47_fu_1136_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state53)) then
                R_y_V_4_1_load_1_reg_1632 <= R_y_V_4_1_fu_276;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_Radix2wECC_Pipeline_VITIS_LOOP_28_1_fu_503_a_V_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state19))) then
                a_V_loc_fu_248 <= grp_Radix2wECC_Pipeline_VITIS_LOOP_28_1_fu_503_a_V_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln48_fu_913_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state46))) then
                add_ln48_1_reg_1551 <= add_ln48_1_fu_928_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state46)) then
                add_ln48_reg_1543 <= add_ln48_fu_919_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state49)) then
                add_ln81_reg_1587 <= add_ln81_fu_1014_p2;
                p_Result_s_reg_1592 <= grp_Radix2wECC_Pipeline_VITIS_LOOP_51_6_fu_582_slice_V_1_out(5 downto 5);
                tmp_13_reg_1577 <= grp_Radix2wECC_Pipeline_VITIS_LOOP_51_6_fu_582_slice_V_1_out(2 downto 2);
                tmp_15_reg_1596 <= grp_Radix2wECC_Pipeline_VITIS_LOOP_51_6_fu_582_slice_V_1_out(5 downto 5);
                tmp_s_reg_1582 <= grp_Radix2wECC_Pipeline_VITIS_LOOP_51_6_fu_582_slice_V_1_out(4 downto 3);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state62)) then
                and_ln58_reg_1654 <= and_ln58_fu_1179_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state31)) then
                b_V_2_reg_1446 <= b_V_2_fu_796_p1;
                icmp_ln1019_reg_1458 <= icmp_ln1019_fu_812_p2;
                    scalar_V_reg_1441(165 downto 1) <= scalar_V_fu_788_p3(165 downto 1);
                trunc_ln99_reg_1453 <= trunc_ln99_fu_808_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state38)) then
                empty_132_reg_1474 <= empty_132_fu_831_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state59)) then
                empty_134_reg_1649 <= empty_134_fu_1159_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state11)) then
                gmem_addr_1_reg_1425 <= sext_ln23_fu_759_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state20)) then
                gmem_addr_2_reg_1430 <= sext_ln24_fu_769_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state57)) then
                lambda_V_12_reg_1640 <= lambda_V_12_fu_1150_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state36)) then
                lambda_V_8_reg_1465 <= lambda_V_8_fu_822_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state71)) then
                p_Result_63_reg_1692 <= p_Result_63_fu_1298_p5;
                p_Result_64_reg_1697 <= p_Result_64_fu_1310_p5;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state47)) then
                    p_shl_mid2_reg_1572(7 downto 2) <= p_shl_mid2_fu_964_p3(7 downto 2);
                select_ln48_1_reg_1562 <= select_ln48_1_fu_953_p3;
                select_ln48_reg_1556 <= select_ln48_fu_945_p3;
                trunc_ln48_reg_1567 <= trunc_ln48_fu_959_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state53) or (ap_const_logic_1 = ap_CS_fsm_state32))) then
                reg_683 <= grp_bf_inv_fu_529_ap_return;
                reg_688 <= grp_bf_mult_2_fu_534_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state60) or (ap_const_logic_1 = ap_CS_fsm_state54) or (ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state33))) then
                reg_694 <= grp_bf_mult_1_fu_539_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state57) or (ap_const_logic_1 = ap_CS_fsm_state36))) then
                reg_702 <= grp_bf_mult_2_fu_534_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state64) or (ap_const_logic_1 = ap_CS_fsm_state43))) then
                reg_708 <= values_x_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state67) or (ap_const_logic_1 = ap_CS_fsm_state64) or (ap_const_logic_1 = ap_CS_fsm_state43))) then
                reg_713 <= values_y_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = and_ln58_fu_1179_p2) and (ap_const_logic_1 = ap_CS_fsm_state62))) then
                select_ln61_reg_1658 <= select_ln61_fu_1235_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                trunc_ln6_reg_1406 <= x_o(63 downto 2);
                trunc_ln7_reg_1413 <= y_o(63 downto 2);
                trunc_ln_reg_1400 <= k(63 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state67)) then
                x_V_load_reg_1683 <= values_x_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state42)) then
                    zext_ln110_reg_1486(3 downto 0) <= zext_ln110_fu_848_p1(3 downto 0);
            end if;
        end if;
    end process;
    scalar_V_reg_1441(0) <= '0';
    zext_ln110_reg_1486(63 downto 4) <= "000000000000000000000000000000000000000000000000000000000000";
    p_shl_mid2_reg_1572(1 downto 0) <= "00";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state11, ap_CS_fsm_state71, ap_CS_fsm_state79, ap_CS_fsm_state20, ap_CS_fsm_state75, ap_CS_fsm_state86, ap_CS_fsm_state32, ap_CS_fsm_state53, ap_CS_fsm_state33, ap_CS_fsm_state39, ap_CS_fsm_state54, ap_CS_fsm_state60, ap_CS_fsm_state36, ap_CS_fsm_state57, ap_CS_fsm_state31, icmp_ln1019_fu_812_p2, ap_CS_fsm_state42, icmp_ln110_fu_852_p2, ap_CS_fsm_state46, icmp_ln48_fu_913_p2, p_Result_s_reg_1592, ap_CS_fsm_state50, icmp_ln82_fu_1102_p2, ap_CS_fsm_state52, icmp_ln1019_1_fu_1140_p2, and_ln58_fu_1179_p2, ap_CS_fsm_state62, ap_CS_fsm_state63, ap_CS_fsm_state66, grp_Radix2wECC_Pipeline_1_fu_487_ap_done, grp_Radix2wECC_Pipeline_VITIS_LOOP_34_3_fu_523_ap_done, grp_bf_mult_2_fu_534_ap_done, grp_bf_mult_1_fu_539_ap_done, grp_Radix2wECC_Pipeline_VITIS_LOOP_23_1_fu_546_ap_done, grp_Radix2wECC_Pipeline_VITIS_LOOP_23_119_fu_554_ap_done, grp_Radix2wECC_Pipeline_VITIS_LOOP_23_120_fu_562_ap_done, grp_point_add_fu_570_ap_done, grp_Radix2wECC_Pipeline_VITIS_LOOP_51_6_fu_582_ap_done, grp_Radix2wECC_Pipeline_VITIS_LOOP_87_1_fu_590_ap_done, grp_Radix2wECC_Pipeline_VITIS_LOOP_23_121_fu_597_ap_done, grp_Radix2wECC_Pipeline_VITIS_LOOP_23_122_fu_605_ap_done, grp_Radix2wECC_Pipeline_VITIS_LOOP_23_123_fu_613_ap_done, grp_Radix2wECC_Pipeline_VITIS_LOOP_23_124_fu_621_ap_done, grp_Radix2wECC_Pipeline_VITIS_LOOP_72_7_fu_640_ap_done, grp_Radix2wECC_Pipeline_17_fu_648_ap_done, grp_Radix2wECC_Pipeline_18_fu_656_ap_done, gmem_AWREADY, gmem_ARREADY, gmem_BVALID, ap_CS_fsm_state70, ap_block_state70_on_subcall_done, ap_CS_fsm_state10, ap_CS_fsm_state19, ap_CS_fsm_state28, ap_CS_fsm_state30, ap_block_state32_on_subcall_done, ap_block_state53_on_subcall_done, ap_CS_fsm_state34, ap_CS_fsm_state37, ap_CS_fsm_state40, ap_CS_fsm_state45, ap_CS_fsm_state48, ap_CS_fsm_state51, ap_CS_fsm_state55, ap_CS_fsm_state58, ap_CS_fsm_state61, ap_CS_fsm_state68, ap_CS_fsm_state72, ap_CS_fsm_state74, ap_CS_fsm_state81, ap_block_state19_on_subcall_done, ap_block_state28_on_subcall_done)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (gmem_ARREADY = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                if (((grp_Radix2wECC_Pipeline_1_fu_487_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                else
                    ap_NS_fsm <= ap_ST_fsm_state10;
                end if;
            when ap_ST_fsm_state11 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state11) and (gmem_ARREADY = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state12;
                else
                    ap_NS_fsm <= ap_ST_fsm_state11;
                end if;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state19;
            when ap_ST_fsm_state19 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state19) and (ap_const_boolean_0 = ap_block_state19_on_subcall_done))) then
                    ap_NS_fsm <= ap_ST_fsm_state20;
                else
                    ap_NS_fsm <= ap_ST_fsm_state19;
                end if;
            when ap_ST_fsm_state20 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state20) and (gmem_ARREADY = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state21;
                else
                    ap_NS_fsm <= ap_ST_fsm_state20;
                end if;
            when ap_ST_fsm_state21 => 
                ap_NS_fsm <= ap_ST_fsm_state22;
            when ap_ST_fsm_state22 => 
                ap_NS_fsm <= ap_ST_fsm_state23;
            when ap_ST_fsm_state23 => 
                ap_NS_fsm <= ap_ST_fsm_state24;
            when ap_ST_fsm_state24 => 
                ap_NS_fsm <= ap_ST_fsm_state25;
            when ap_ST_fsm_state25 => 
                ap_NS_fsm <= ap_ST_fsm_state26;
            when ap_ST_fsm_state26 => 
                ap_NS_fsm <= ap_ST_fsm_state27;
            when ap_ST_fsm_state27 => 
                ap_NS_fsm <= ap_ST_fsm_state28;
            when ap_ST_fsm_state28 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state28) and (ap_const_boolean_0 = ap_block_state28_on_subcall_done))) then
                    ap_NS_fsm <= ap_ST_fsm_state29;
                else
                    ap_NS_fsm <= ap_ST_fsm_state28;
                end if;
            when ap_ST_fsm_state29 => 
                ap_NS_fsm <= ap_ST_fsm_state30;
            when ap_ST_fsm_state30 => 
                if (((grp_Radix2wECC_Pipeline_VITIS_LOOP_34_3_fu_523_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state30))) then
                    ap_NS_fsm <= ap_ST_fsm_state31;
                else
                    ap_NS_fsm <= ap_ST_fsm_state30;
                end if;
            when ap_ST_fsm_state31 => 
                if (((icmp_ln1019_fu_812_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state31))) then
                    ap_NS_fsm <= ap_ST_fsm_state41;
                else
                    ap_NS_fsm <= ap_ST_fsm_state32;
                end if;
            when ap_ST_fsm_state32 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state32) and (ap_const_boolean_0 = ap_block_state32_on_subcall_done))) then
                    ap_NS_fsm <= ap_ST_fsm_state33;
                else
                    ap_NS_fsm <= ap_ST_fsm_state32;
                end if;
            when ap_ST_fsm_state33 => 
                if (((grp_bf_mult_1_fu_539_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state33))) then
                    ap_NS_fsm <= ap_ST_fsm_state34;
                else
                    ap_NS_fsm <= ap_ST_fsm_state33;
                end if;
            when ap_ST_fsm_state34 => 
                if (((grp_Radix2wECC_Pipeline_VITIS_LOOP_23_1_fu_546_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state34))) then
                    ap_NS_fsm <= ap_ST_fsm_state35;
                else
                    ap_NS_fsm <= ap_ST_fsm_state34;
                end if;
            when ap_ST_fsm_state35 => 
                ap_NS_fsm <= ap_ST_fsm_state36;
            when ap_ST_fsm_state36 => 
                if (((grp_bf_mult_2_fu_534_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state36))) then
                    ap_NS_fsm <= ap_ST_fsm_state37;
                else
                    ap_NS_fsm <= ap_ST_fsm_state36;
                end if;
            when ap_ST_fsm_state37 => 
                if (((grp_Radix2wECC_Pipeline_VITIS_LOOP_23_119_fu_554_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state37))) then
                    ap_NS_fsm <= ap_ST_fsm_state38;
                else
                    ap_NS_fsm <= ap_ST_fsm_state37;
                end if;
            when ap_ST_fsm_state38 => 
                ap_NS_fsm <= ap_ST_fsm_state39;
            when ap_ST_fsm_state39 => 
                if (((grp_bf_mult_1_fu_539_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state39))) then
                    ap_NS_fsm <= ap_ST_fsm_state40;
                else
                    ap_NS_fsm <= ap_ST_fsm_state39;
                end if;
            when ap_ST_fsm_state40 => 
                if (((grp_Radix2wECC_Pipeline_VITIS_LOOP_23_120_fu_562_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state40))) then
                    ap_NS_fsm <= ap_ST_fsm_state41;
                else
                    ap_NS_fsm <= ap_ST_fsm_state40;
                end if;
            when ap_ST_fsm_state41 => 
                ap_NS_fsm <= ap_ST_fsm_state42;
            when ap_ST_fsm_state42 => 
                if (((icmp_ln110_fu_852_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state42))) then
                    ap_NS_fsm <= ap_ST_fsm_state46;
                else
                    ap_NS_fsm <= ap_ST_fsm_state43;
                end if;
            when ap_ST_fsm_state43 => 
                ap_NS_fsm <= ap_ST_fsm_state44;
            when ap_ST_fsm_state44 => 
                ap_NS_fsm <= ap_ST_fsm_state45;
            when ap_ST_fsm_state45 => 
                if (((grp_point_add_fu_570_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state45))) then
                    ap_NS_fsm <= ap_ST_fsm_state42;
                else
                    ap_NS_fsm <= ap_ST_fsm_state45;
                end if;
            when ap_ST_fsm_state46 => 
                if (((icmp_ln48_fu_913_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state46))) then
                    ap_NS_fsm <= ap_ST_fsm_state71;
                else
                    ap_NS_fsm <= ap_ST_fsm_state47;
                end if;
            when ap_ST_fsm_state47 => 
                ap_NS_fsm <= ap_ST_fsm_state48;
            when ap_ST_fsm_state48 => 
                if (((grp_Radix2wECC_Pipeline_VITIS_LOOP_51_6_fu_582_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state48))) then
                    ap_NS_fsm <= ap_ST_fsm_state49;
                else
                    ap_NS_fsm <= ap_ST_fsm_state48;
                end if;
            when ap_ST_fsm_state49 => 
                ap_NS_fsm <= ap_ST_fsm_state50;
            when ap_ST_fsm_state50 => 
                if (((icmp_ln82_fu_1102_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state50))) then
                    ap_NS_fsm <= ap_ST_fsm_state52;
                else
                    ap_NS_fsm <= ap_ST_fsm_state51;
                end if;
            when ap_ST_fsm_state51 => 
                if (((grp_Radix2wECC_Pipeline_VITIS_LOOP_87_1_fu_590_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state51))) then
                    ap_NS_fsm <= ap_ST_fsm_state52;
                else
                    ap_NS_fsm <= ap_ST_fsm_state51;
                end if;
            when ap_ST_fsm_state52 => 
                if (((icmp_ln1019_1_fu_1140_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state52))) then
                    ap_NS_fsm <= ap_ST_fsm_state62;
                else
                    ap_NS_fsm <= ap_ST_fsm_state53;
                end if;
            when ap_ST_fsm_state53 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state53) and (ap_const_boolean_0 = ap_block_state53_on_subcall_done))) then
                    ap_NS_fsm <= ap_ST_fsm_state54;
                else
                    ap_NS_fsm <= ap_ST_fsm_state53;
                end if;
            when ap_ST_fsm_state54 => 
                if (((grp_bf_mult_1_fu_539_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state54))) then
                    ap_NS_fsm <= ap_ST_fsm_state55;
                else
                    ap_NS_fsm <= ap_ST_fsm_state54;
                end if;
            when ap_ST_fsm_state55 => 
                if (((grp_Radix2wECC_Pipeline_VITIS_LOOP_23_121_fu_597_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state55))) then
                    ap_NS_fsm <= ap_ST_fsm_state56;
                else
                    ap_NS_fsm <= ap_ST_fsm_state55;
                end if;
            when ap_ST_fsm_state56 => 
                ap_NS_fsm <= ap_ST_fsm_state57;
            when ap_ST_fsm_state57 => 
                if (((grp_bf_mult_2_fu_534_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state57))) then
                    ap_NS_fsm <= ap_ST_fsm_state58;
                else
                    ap_NS_fsm <= ap_ST_fsm_state57;
                end if;
            when ap_ST_fsm_state58 => 
                if (((grp_Radix2wECC_Pipeline_VITIS_LOOP_23_122_fu_605_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state58))) then
                    ap_NS_fsm <= ap_ST_fsm_state59;
                else
                    ap_NS_fsm <= ap_ST_fsm_state58;
                end if;
            when ap_ST_fsm_state59 => 
                ap_NS_fsm <= ap_ST_fsm_state60;
            when ap_ST_fsm_state60 => 
                if (((grp_bf_mult_1_fu_539_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state60))) then
                    ap_NS_fsm <= ap_ST_fsm_state61;
                else
                    ap_NS_fsm <= ap_ST_fsm_state60;
                end if;
            when ap_ST_fsm_state61 => 
                if (((grp_Radix2wECC_Pipeline_VITIS_LOOP_23_123_fu_613_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state61))) then
                    ap_NS_fsm <= ap_ST_fsm_state62;
                else
                    ap_NS_fsm <= ap_ST_fsm_state61;
                end if;
            when ap_ST_fsm_state62 => 
                if (((ap_const_lv1_0 = and_ln58_fu_1179_p2) and (ap_const_logic_1 = ap_CS_fsm_state62))) then
                    ap_NS_fsm <= ap_ST_fsm_state70;
                else
                    ap_NS_fsm <= ap_ST_fsm_state63;
                end if;
            when ap_ST_fsm_state63 => 
                if (((p_Result_s_reg_1592 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state63))) then
                    ap_NS_fsm <= ap_ST_fsm_state67;
                else
                    ap_NS_fsm <= ap_ST_fsm_state64;
                end if;
            when ap_ST_fsm_state64 => 
                ap_NS_fsm <= ap_ST_fsm_state65;
            when ap_ST_fsm_state65 => 
                ap_NS_fsm <= ap_ST_fsm_state66;
            when ap_ST_fsm_state66 => 
                if (((grp_point_add_fu_570_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state66))) then
                    ap_NS_fsm <= ap_ST_fsm_state70;
                else
                    ap_NS_fsm <= ap_ST_fsm_state66;
                end if;
            when ap_ST_fsm_state67 => 
                ap_NS_fsm <= ap_ST_fsm_state68;
            when ap_ST_fsm_state68 => 
                if (((grp_Radix2wECC_Pipeline_VITIS_LOOP_23_124_fu_621_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state68))) then
                    ap_NS_fsm <= ap_ST_fsm_state69;
                else
                    ap_NS_fsm <= ap_ST_fsm_state68;
                end if;
            when ap_ST_fsm_state69 => 
                ap_NS_fsm <= ap_ST_fsm_state70;
            when ap_ST_fsm_state70 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state70) and (ap_const_boolean_0 = ap_block_state70_on_subcall_done))) then
                    ap_NS_fsm <= ap_ST_fsm_state46;
                else
                    ap_NS_fsm <= ap_ST_fsm_state70;
                end if;
            when ap_ST_fsm_state71 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state71) and (gmem_AWREADY = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state72;
                else
                    ap_NS_fsm <= ap_ST_fsm_state71;
                end if;
            when ap_ST_fsm_state72 => 
                if (((grp_Radix2wECC_Pipeline_VITIS_LOOP_72_7_fu_640_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state72))) then
                    ap_NS_fsm <= ap_ST_fsm_state73;
                else
                    ap_NS_fsm <= ap_ST_fsm_state72;
                end if;
            when ap_ST_fsm_state73 => 
                ap_NS_fsm <= ap_ST_fsm_state74;
            when ap_ST_fsm_state74 => 
                if (((grp_Radix2wECC_Pipeline_17_fu_648_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state74))) then
                    ap_NS_fsm <= ap_ST_fsm_state75;
                else
                    ap_NS_fsm <= ap_ST_fsm_state74;
                end if;
            when ap_ST_fsm_state75 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state75) and (gmem_AWREADY = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state76;
                else
                    ap_NS_fsm <= ap_ST_fsm_state75;
                end if;
            when ap_ST_fsm_state76 => 
                ap_NS_fsm <= ap_ST_fsm_state77;
            when ap_ST_fsm_state77 => 
                ap_NS_fsm <= ap_ST_fsm_state78;
            when ap_ST_fsm_state78 => 
                ap_NS_fsm <= ap_ST_fsm_state79;
            when ap_ST_fsm_state79 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state79) and (gmem_BVALID = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state80;
                else
                    ap_NS_fsm <= ap_ST_fsm_state79;
                end if;
            when ap_ST_fsm_state80 => 
                ap_NS_fsm <= ap_ST_fsm_state81;
            when ap_ST_fsm_state81 => 
                if (((grp_Radix2wECC_Pipeline_18_fu_656_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state81))) then
                    ap_NS_fsm <= ap_ST_fsm_state82;
                else
                    ap_NS_fsm <= ap_ST_fsm_state81;
                end if;
            when ap_ST_fsm_state82 => 
                ap_NS_fsm <= ap_ST_fsm_state83;
            when ap_ST_fsm_state83 => 
                ap_NS_fsm <= ap_ST_fsm_state84;
            when ap_ST_fsm_state84 => 
                ap_NS_fsm <= ap_ST_fsm_state85;
            when ap_ST_fsm_state85 => 
                ap_NS_fsm <= ap_ST_fsm_state86;
            when ap_ST_fsm_state86 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state86) and (gmem_BVALID = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state86;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    Q_fu_1095_p2 <= std_logic_vector(unsigned(zext_ln779_fu_1080_p1) - unsigned(zext_ln81_6_fu_1091_p1));
    abscond_fu_1121_p2 <= "1" when (signed(grp_Radix2wECC_Pipeline_VITIS_LOOP_87_1_fu_590_Q_1_out) > signed(ap_const_lv32_0)) else "0";
    add_ln110_fu_874_p2 <= std_logic_vector(unsigned(i_43_fu_264) + unsigned(ap_const_lv4_1));
    add_ln111_fu_862_p2 <= std_logic_vector(unsigned(trunc_ln110_fu_858_p1) + unsigned(ap_const_lv3_7));
    add_ln48_1_fu_928_p2 <= std_logic_vector(unsigned(i_44_fu_280) + unsigned(ap_const_lv7_7F));
    add_ln48_fu_919_p2 <= std_logic_vector(unsigned(indvar_flatten_fu_284) + unsigned(ap_const_lv8_1));
    add_ln61_1_fu_1191_p2 <= std_logic_vector(unsigned(trunc_ln47_reg_1622) + unsigned(ap_const_lv4_F));
    add_ln61_fu_1185_p2 <= std_logic_vector(unsigned(m_1_reg_415) + unsigned(ap_const_lv32_FFFFFFFF));
    add_ln81_1_fu_1064_p2 <= std_logic_vector(unsigned(zext_ln81_4_fu_1061_p1) + unsigned(zext_ln81_2_fu_1046_p1));
    add_ln81_2_fu_1074_p2 <= std_logic_vector(unsigned(zext_ln81_5_fu_1070_p1) + unsigned(zext_ln81_3_fu_1057_p1));
    add_ln81_fu_1014_p2 <= std_logic_vector(unsigned(zext_ln81_1_fu_992_p1) + unsigned(zext_ln81_fu_980_p1));
    and_ln58_fu_1179_p2 <= (icmp_ln58_fu_1174_p2 and icmp_ln58_1_fu_1168_p2);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state18 <= ap_CS_fsm(17);
    ap_CS_fsm_state19 <= ap_CS_fsm(18);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state20 <= ap_CS_fsm(19);
    ap_CS_fsm_state27 <= ap_CS_fsm(26);
    ap_CS_fsm_state28 <= ap_CS_fsm(27);
    ap_CS_fsm_state29 <= ap_CS_fsm(28);
    ap_CS_fsm_state30 <= ap_CS_fsm(29);
    ap_CS_fsm_state31 <= ap_CS_fsm(30);
    ap_CS_fsm_state32 <= ap_CS_fsm(31);
    ap_CS_fsm_state33 <= ap_CS_fsm(32);
    ap_CS_fsm_state34 <= ap_CS_fsm(33);
    ap_CS_fsm_state35 <= ap_CS_fsm(34);
    ap_CS_fsm_state36 <= ap_CS_fsm(35);
    ap_CS_fsm_state37 <= ap_CS_fsm(36);
    ap_CS_fsm_state38 <= ap_CS_fsm(37);
    ap_CS_fsm_state39 <= ap_CS_fsm(38);
    ap_CS_fsm_state40 <= ap_CS_fsm(39);
    ap_CS_fsm_state41 <= ap_CS_fsm(40);
    ap_CS_fsm_state42 <= ap_CS_fsm(41);
    ap_CS_fsm_state43 <= ap_CS_fsm(42);
    ap_CS_fsm_state44 <= ap_CS_fsm(43);
    ap_CS_fsm_state45 <= ap_CS_fsm(44);
    ap_CS_fsm_state46 <= ap_CS_fsm(45);
    ap_CS_fsm_state47 <= ap_CS_fsm(46);
    ap_CS_fsm_state48 <= ap_CS_fsm(47);
    ap_CS_fsm_state49 <= ap_CS_fsm(48);
    ap_CS_fsm_state50 <= ap_CS_fsm(49);
    ap_CS_fsm_state51 <= ap_CS_fsm(50);
    ap_CS_fsm_state52 <= ap_CS_fsm(51);
    ap_CS_fsm_state53 <= ap_CS_fsm(52);
    ap_CS_fsm_state54 <= ap_CS_fsm(53);
    ap_CS_fsm_state55 <= ap_CS_fsm(54);
    ap_CS_fsm_state56 <= ap_CS_fsm(55);
    ap_CS_fsm_state57 <= ap_CS_fsm(56);
    ap_CS_fsm_state58 <= ap_CS_fsm(57);
    ap_CS_fsm_state59 <= ap_CS_fsm(58);
    ap_CS_fsm_state60 <= ap_CS_fsm(59);
    ap_CS_fsm_state61 <= ap_CS_fsm(60);
    ap_CS_fsm_state62 <= ap_CS_fsm(61);
    ap_CS_fsm_state63 <= ap_CS_fsm(62);
    ap_CS_fsm_state64 <= ap_CS_fsm(63);
    ap_CS_fsm_state65 <= ap_CS_fsm(64);
    ap_CS_fsm_state66 <= ap_CS_fsm(65);
    ap_CS_fsm_state67 <= ap_CS_fsm(66);
    ap_CS_fsm_state68 <= ap_CS_fsm(67);
    ap_CS_fsm_state69 <= ap_CS_fsm(68);
    ap_CS_fsm_state70 <= ap_CS_fsm(69);
    ap_CS_fsm_state71 <= ap_CS_fsm(70);
    ap_CS_fsm_state72 <= ap_CS_fsm(71);
    ap_CS_fsm_state73 <= ap_CS_fsm(72);
    ap_CS_fsm_state74 <= ap_CS_fsm(73);
    ap_CS_fsm_state75 <= ap_CS_fsm(74);
    ap_CS_fsm_state79 <= ap_CS_fsm(78);
    ap_CS_fsm_state80 <= ap_CS_fsm(79);
    ap_CS_fsm_state81 <= ap_CS_fsm(80);
    ap_CS_fsm_state86 <= ap_CS_fsm(85);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_ST_fsm_state10_blk_assign_proc : process(grp_Radix2wECC_Pipeline_1_fu_487_ap_done)
    begin
        if ((grp_Radix2wECC_Pipeline_1_fu_487_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state10_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state10_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state11_blk_assign_proc : process(gmem_ARREADY)
    begin
        if ((gmem_ARREADY = ap_const_logic_0)) then 
            ap_ST_fsm_state11_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state11_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state12_blk <= ap_const_logic_0;
    ap_ST_fsm_state13_blk <= ap_const_logic_0;
    ap_ST_fsm_state14_blk <= ap_const_logic_0;
    ap_ST_fsm_state15_blk <= ap_const_logic_0;
    ap_ST_fsm_state16_blk <= ap_const_logic_0;
    ap_ST_fsm_state17_blk <= ap_const_logic_0;
    ap_ST_fsm_state18_blk <= ap_const_logic_0;

    ap_ST_fsm_state19_blk_assign_proc : process(ap_block_state19_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state19_on_subcall_done)) then 
            ap_ST_fsm_state19_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state19_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state20_blk_assign_proc : process(gmem_ARREADY)
    begin
        if ((gmem_ARREADY = ap_const_logic_0)) then 
            ap_ST_fsm_state20_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state20_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state21_blk <= ap_const_logic_0;
    ap_ST_fsm_state22_blk <= ap_const_logic_0;
    ap_ST_fsm_state23_blk <= ap_const_logic_0;
    ap_ST_fsm_state24_blk <= ap_const_logic_0;
    ap_ST_fsm_state25_blk <= ap_const_logic_0;
    ap_ST_fsm_state26_blk <= ap_const_logic_0;
    ap_ST_fsm_state27_blk <= ap_const_logic_0;

    ap_ST_fsm_state28_blk_assign_proc : process(ap_block_state28_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state28_on_subcall_done)) then 
            ap_ST_fsm_state28_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state28_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state29_blk <= ap_const_logic_0;

    ap_ST_fsm_state2_blk_assign_proc : process(gmem_ARREADY)
    begin
        if ((gmem_ARREADY = ap_const_logic_0)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state30_blk_assign_proc : process(grp_Radix2wECC_Pipeline_VITIS_LOOP_34_3_fu_523_ap_done)
    begin
        if ((grp_Radix2wECC_Pipeline_VITIS_LOOP_34_3_fu_523_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state30_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state30_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state31_blk <= ap_const_logic_0;

    ap_ST_fsm_state32_blk_assign_proc : process(ap_block_state32_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state32_on_subcall_done)) then 
            ap_ST_fsm_state32_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state32_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state33_blk_assign_proc : process(grp_bf_mult_1_fu_539_ap_done)
    begin
        if ((grp_bf_mult_1_fu_539_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state33_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state33_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state34_blk_assign_proc : process(grp_Radix2wECC_Pipeline_VITIS_LOOP_23_1_fu_546_ap_done)
    begin
        if ((grp_Radix2wECC_Pipeline_VITIS_LOOP_23_1_fu_546_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state34_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state34_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state35_blk <= ap_const_logic_0;

    ap_ST_fsm_state36_blk_assign_proc : process(grp_bf_mult_2_fu_534_ap_done)
    begin
        if ((grp_bf_mult_2_fu_534_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state36_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state36_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state37_blk_assign_proc : process(grp_Radix2wECC_Pipeline_VITIS_LOOP_23_119_fu_554_ap_done)
    begin
        if ((grp_Radix2wECC_Pipeline_VITIS_LOOP_23_119_fu_554_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state37_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state37_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state38_blk <= ap_const_logic_0;

    ap_ST_fsm_state39_blk_assign_proc : process(grp_bf_mult_1_fu_539_ap_done)
    begin
        if ((grp_bf_mult_1_fu_539_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state39_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state39_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;

    ap_ST_fsm_state40_blk_assign_proc : process(grp_Radix2wECC_Pipeline_VITIS_LOOP_23_120_fu_562_ap_done)
    begin
        if ((grp_Radix2wECC_Pipeline_VITIS_LOOP_23_120_fu_562_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state40_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state40_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state41_blk <= ap_const_logic_0;
    ap_ST_fsm_state42_blk <= ap_const_logic_0;
    ap_ST_fsm_state43_blk <= ap_const_logic_0;
    ap_ST_fsm_state44_blk <= ap_const_logic_0;

    ap_ST_fsm_state45_blk_assign_proc : process(grp_point_add_fu_570_ap_done)
    begin
        if ((grp_point_add_fu_570_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state45_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state45_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state46_blk <= ap_const_logic_0;
    ap_ST_fsm_state47_blk <= ap_const_logic_0;

    ap_ST_fsm_state48_blk_assign_proc : process(grp_Radix2wECC_Pipeline_VITIS_LOOP_51_6_fu_582_ap_done)
    begin
        if ((grp_Radix2wECC_Pipeline_VITIS_LOOP_51_6_fu_582_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state48_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state48_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state49_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state50_blk <= ap_const_logic_0;

    ap_ST_fsm_state51_blk_assign_proc : process(grp_Radix2wECC_Pipeline_VITIS_LOOP_87_1_fu_590_ap_done)
    begin
        if ((grp_Radix2wECC_Pipeline_VITIS_LOOP_87_1_fu_590_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state51_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state51_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state52_blk <= ap_const_logic_0;

    ap_ST_fsm_state53_blk_assign_proc : process(ap_block_state53_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state53_on_subcall_done)) then 
            ap_ST_fsm_state53_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state53_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state54_blk_assign_proc : process(grp_bf_mult_1_fu_539_ap_done)
    begin
        if ((grp_bf_mult_1_fu_539_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state54_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state54_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state55_blk_assign_proc : process(grp_Radix2wECC_Pipeline_VITIS_LOOP_23_121_fu_597_ap_done)
    begin
        if ((grp_Radix2wECC_Pipeline_VITIS_LOOP_23_121_fu_597_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state55_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state55_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state56_blk <= ap_const_logic_0;

    ap_ST_fsm_state57_blk_assign_proc : process(grp_bf_mult_2_fu_534_ap_done)
    begin
        if ((grp_bf_mult_2_fu_534_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state57_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state57_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state58_blk_assign_proc : process(grp_Radix2wECC_Pipeline_VITIS_LOOP_23_122_fu_605_ap_done)
    begin
        if ((grp_Radix2wECC_Pipeline_VITIS_LOOP_23_122_fu_605_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state58_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state58_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state59_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;

    ap_ST_fsm_state60_blk_assign_proc : process(grp_bf_mult_1_fu_539_ap_done)
    begin
        if ((grp_bf_mult_1_fu_539_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state60_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state60_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state61_blk_assign_proc : process(grp_Radix2wECC_Pipeline_VITIS_LOOP_23_123_fu_613_ap_done)
    begin
        if ((grp_Radix2wECC_Pipeline_VITIS_LOOP_23_123_fu_613_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state61_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state61_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state62_blk <= ap_const_logic_0;
    ap_ST_fsm_state63_blk <= ap_const_logic_0;
    ap_ST_fsm_state64_blk <= ap_const_logic_0;
    ap_ST_fsm_state65_blk <= ap_const_logic_0;

    ap_ST_fsm_state66_blk_assign_proc : process(grp_point_add_fu_570_ap_done)
    begin
        if ((grp_point_add_fu_570_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state66_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state66_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state67_blk <= ap_const_logic_0;

    ap_ST_fsm_state68_blk_assign_proc : process(grp_Radix2wECC_Pipeline_VITIS_LOOP_23_124_fu_621_ap_done)
    begin
        if ((grp_Radix2wECC_Pipeline_VITIS_LOOP_23_124_fu_621_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state68_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state68_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state69_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;

    ap_ST_fsm_state70_blk_assign_proc : process(ap_block_state70_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state70_on_subcall_done)) then 
            ap_ST_fsm_state70_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state70_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state71_blk_assign_proc : process(gmem_AWREADY)
    begin
        if ((gmem_AWREADY = ap_const_logic_0)) then 
            ap_ST_fsm_state71_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state71_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state72_blk_assign_proc : process(grp_Radix2wECC_Pipeline_VITIS_LOOP_72_7_fu_640_ap_done)
    begin
        if ((grp_Radix2wECC_Pipeline_VITIS_LOOP_72_7_fu_640_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state72_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state72_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state73_blk <= ap_const_logic_0;

    ap_ST_fsm_state74_blk_assign_proc : process(grp_Radix2wECC_Pipeline_17_fu_648_ap_done)
    begin
        if ((grp_Radix2wECC_Pipeline_17_fu_648_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state74_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state74_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state75_blk_assign_proc : process(gmem_AWREADY)
    begin
        if ((gmem_AWREADY = ap_const_logic_0)) then 
            ap_ST_fsm_state75_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state75_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state76_blk <= ap_const_logic_0;
    ap_ST_fsm_state77_blk <= ap_const_logic_0;
    ap_ST_fsm_state78_blk <= ap_const_logic_0;

    ap_ST_fsm_state79_blk_assign_proc : process(gmem_BVALID)
    begin
        if ((gmem_BVALID = ap_const_logic_0)) then 
            ap_ST_fsm_state79_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state79_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state7_blk <= ap_const_logic_0;
    ap_ST_fsm_state80_blk <= ap_const_logic_0;

    ap_ST_fsm_state81_blk_assign_proc : process(grp_Radix2wECC_Pipeline_18_fu_656_ap_done)
    begin
        if ((grp_Radix2wECC_Pipeline_18_fu_656_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state81_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state81_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state82_blk <= ap_const_logic_0;
    ap_ST_fsm_state83_blk <= ap_const_logic_0;
    ap_ST_fsm_state84_blk <= ap_const_logic_0;
    ap_ST_fsm_state85_blk <= ap_const_logic_0;

    ap_ST_fsm_state86_blk_assign_proc : process(gmem_BVALID)
    begin
        if ((gmem_BVALID = ap_const_logic_0)) then 
            ap_ST_fsm_state86_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state86_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state8_blk <= ap_const_logic_0;
    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_block_state19_on_subcall_done_assign_proc : process(grp_Radix2wECC_Pipeline_2_fu_495_ap_done, grp_Radix2wECC_Pipeline_VITIS_LOOP_28_1_fu_503_ap_done)
    begin
                ap_block_state19_on_subcall_done <= ((grp_Radix2wECC_Pipeline_VITIS_LOOP_28_1_fu_503_ap_done = ap_const_logic_0) or (grp_Radix2wECC_Pipeline_2_fu_495_ap_done = ap_const_logic_0));
    end process;


    ap_block_state28_on_subcall_done_assign_proc : process(grp_Radix2wECC_Pipeline_3_fu_509_ap_done, grp_Radix2wECC_Pipeline_VITIS_LOOP_31_2_fu_517_ap_done)
    begin
                ap_block_state28_on_subcall_done <= ((grp_Radix2wECC_Pipeline_VITIS_LOOP_31_2_fu_517_ap_done = ap_const_logic_0) or (grp_Radix2wECC_Pipeline_3_fu_509_ap_done = ap_const_logic_0));
    end process;


    ap_block_state32_on_subcall_done_assign_proc : process(grp_bf_inv_fu_529_ap_done, grp_bf_mult_2_fu_534_ap_done)
    begin
                ap_block_state32_on_subcall_done <= ((grp_bf_mult_2_fu_534_ap_done = ap_const_logic_0) or (grp_bf_inv_fu_529_ap_done = ap_const_logic_0));
    end process;


    ap_block_state53_on_subcall_done_assign_proc : process(grp_bf_inv_fu_529_ap_done, grp_bf_mult_2_fu_534_ap_done)
    begin
                ap_block_state53_on_subcall_done <= ((grp_bf_mult_2_fu_534_ap_done = ap_const_logic_0) or (grp_bf_inv_fu_529_ap_done = ap_const_logic_0));
    end process;


    ap_block_state70_on_subcall_done_assign_proc : process(grp_point_add_1_fu_630_ap_done, ap_predicate_op347_call_state70)
    begin
                ap_block_state70_on_subcall_done <= ((grp_point_add_1_fu_630_ap_done = ap_const_logic_0) and (ap_predicate_op347_call_state70 = ap_const_boolean_1));
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_state86, gmem_BVALID)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state86) and (gmem_BVALID = ap_const_logic_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_R_x_V_2_phi_fu_443_p4_assign_proc : process(icmp_ln1019_1_reg_1628, ap_CS_fsm_state62, grp_Radix2wECC_Pipeline_VITIS_LOOP_23_122_fu_605_p_Val2_48_out, R_x_V_2_reg_439)
    begin
        if (((icmp_ln1019_1_reg_1628 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state62))) then 
            ap_phi_mux_R_x_V_2_phi_fu_443_p4 <= grp_Radix2wECC_Pipeline_VITIS_LOOP_23_122_fu_605_p_Val2_48_out;
        else 
            ap_phi_mux_R_x_V_2_phi_fu_443_p4 <= R_x_V_2_reg_439;
        end if; 
    end process;


    ap_phi_mux_R_x_V_5_phi_fu_478_p6_assign_proc : process(p_Result_s_reg_1592, and_ln58_reg_1654, grp_point_add_1_fu_630_ap_return_0, ap_CS_fsm_state70, R_x_V_5_reg_475)
    begin
        if (((ap_const_lv1_1 = and_ln58_reg_1654) and (p_Result_s_reg_1592 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state70))) then 
            ap_phi_mux_R_x_V_5_phi_fu_478_p6 <= grp_point_add_1_fu_630_ap_return_0;
        else 
            ap_phi_mux_R_x_V_5_phi_fu_478_p6 <= R_x_V_5_reg_475;
        end if; 
    end process;


    ap_phi_mux_R_y_V_4_4_in_phi_fu_466_p6_assign_proc : process(p_Result_s_reg_1592, and_ln58_reg_1654, grp_point_add_1_fu_630_ap_return_1, R_y_V_4_4_in_reg_463, ap_CS_fsm_state70)
    begin
        if (((ap_const_lv1_1 = and_ln58_reg_1654) and (p_Result_s_reg_1592 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state70))) then 
            ap_phi_mux_R_y_V_4_4_in_phi_fu_466_p6 <= grp_point_add_1_fu_630_ap_return_1;
        else 
            ap_phi_mux_R_y_V_4_4_in_phi_fu_466_p6 <= R_y_V_4_4_in_reg_463;
        end if; 
    end process;


    ap_phi_mux_R_y_V_phi_fu_455_p4_assign_proc : process(icmp_ln1019_1_reg_1628, ap_CS_fsm_state62, grp_Radix2wECC_Pipeline_VITIS_LOOP_23_123_fu_613_R_y_V_5_out, R_y_V_reg_451)
    begin
        if (((icmp_ln1019_1_reg_1628 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state62))) then 
            ap_phi_mux_R_y_V_phi_fu_455_p4 <= grp_Radix2wECC_Pipeline_VITIS_LOOP_23_123_fu_613_R_y_V_5_out;
        else 
            ap_phi_mux_R_y_V_phi_fu_455_p4 <= R_y_V_reg_451;
        end if; 
    end process;


    ap_phi_mux_m_1_phi_fu_419_p4_assign_proc : process(icmp_ln82_reg_1611, ap_CS_fsm_state52, m_fu_1127_p3, m_1_reg_415)
    begin
        if (((icmp_ln82_reg_1611 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state52))) then 
            ap_phi_mux_m_1_phi_fu_419_p4 <= m_fu_1127_p3;
        else 
            ap_phi_mux_m_1_phi_fu_419_p4 <= m_1_reg_415;
        end if; 
    end process;


    ap_predicate_op347_call_state70_assign_proc : process(p_Result_s_reg_1592, and_ln58_reg_1654)
    begin
                ap_predicate_op347_call_state70 <= ((ap_const_lv1_1 = and_ln58_reg_1654) and (p_Result_s_reg_1592 = ap_const_lv1_1));
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state86, gmem_BVALID)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state86) and (gmem_BVALID = ap_const_logic_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    b_V_2_fu_796_p1 <= grp_Radix2wECC_Pipeline_VITIS_LOOP_31_2_fu_517_b_V_out(166 - 1 downto 0);

    buff1_address0_assign_proc : process(grp_Radix2wECC_Pipeline_1_fu_487_buff1_address0, grp_Radix2wECC_Pipeline_VITIS_LOOP_28_1_fu_503_buff1_address0, ap_CS_fsm_state10, ap_CS_fsm_state19)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            buff1_address0 <= grp_Radix2wECC_Pipeline_VITIS_LOOP_28_1_fu_503_buff1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buff1_address0 <= grp_Radix2wECC_Pipeline_1_fu_487_buff1_address0;
        else 
            buff1_address0 <= "XXX";
        end if; 
    end process;


    buff1_ce0_assign_proc : process(grp_Radix2wECC_Pipeline_1_fu_487_buff1_ce0, grp_Radix2wECC_Pipeline_VITIS_LOOP_28_1_fu_503_buff1_ce0, ap_CS_fsm_state10, ap_CS_fsm_state19)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            buff1_ce0 <= grp_Radix2wECC_Pipeline_VITIS_LOOP_28_1_fu_503_buff1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buff1_ce0 <= grp_Radix2wECC_Pipeline_1_fu_487_buff1_ce0;
        else 
            buff1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buff1_we0_assign_proc : process(grp_Radix2wECC_Pipeline_1_fu_487_buff1_we0, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buff1_we0 <= grp_Radix2wECC_Pipeline_1_fu_487_buff1_we0;
        else 
            buff1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buff2_address0_assign_proc : process(grp_Radix2wECC_Pipeline_2_fu_495_buff2_address0, grp_Radix2wECC_Pipeline_VITIS_LOOP_31_2_fu_517_buff2_address0, grp_Radix2wECC_Pipeline_VITIS_LOOP_72_7_fu_640_buff2_address0, grp_Radix2wECC_Pipeline_17_fu_648_buff2_address0, ap_CS_fsm_state19, ap_CS_fsm_state28, ap_CS_fsm_state72, ap_CS_fsm_state74)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            buff2_address0 <= grp_Radix2wECC_Pipeline_17_fu_648_buff2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state72)) then 
            buff2_address0 <= grp_Radix2wECC_Pipeline_VITIS_LOOP_72_7_fu_640_buff2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            buff2_address0 <= grp_Radix2wECC_Pipeline_VITIS_LOOP_31_2_fu_517_buff2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            buff2_address0 <= grp_Radix2wECC_Pipeline_2_fu_495_buff2_address0;
        else 
            buff2_address0 <= "XXX";
        end if; 
    end process;


    buff2_ce0_assign_proc : process(grp_Radix2wECC_Pipeline_2_fu_495_buff2_ce0, grp_Radix2wECC_Pipeline_VITIS_LOOP_31_2_fu_517_buff2_ce0, grp_Radix2wECC_Pipeline_VITIS_LOOP_72_7_fu_640_buff2_ce0, grp_Radix2wECC_Pipeline_17_fu_648_buff2_ce0, ap_CS_fsm_state19, ap_CS_fsm_state28, ap_CS_fsm_state72, ap_CS_fsm_state74)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            buff2_ce0 <= grp_Radix2wECC_Pipeline_17_fu_648_buff2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state72)) then 
            buff2_ce0 <= grp_Radix2wECC_Pipeline_VITIS_LOOP_72_7_fu_640_buff2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            buff2_ce0 <= grp_Radix2wECC_Pipeline_VITIS_LOOP_31_2_fu_517_buff2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            buff2_ce0 <= grp_Radix2wECC_Pipeline_2_fu_495_buff2_ce0;
        else 
            buff2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buff2_d0_assign_proc : process(grp_Radix2wECC_Pipeline_2_fu_495_buff2_d0, grp_Radix2wECC_Pipeline_VITIS_LOOP_72_7_fu_640_buff2_d0, ap_CS_fsm_state19, ap_CS_fsm_state72)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state72)) then 
            buff2_d0 <= grp_Radix2wECC_Pipeline_VITIS_LOOP_72_7_fu_640_buff2_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            buff2_d0 <= grp_Radix2wECC_Pipeline_2_fu_495_buff2_d0;
        else 
            buff2_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    buff2_we0_assign_proc : process(grp_Radix2wECC_Pipeline_2_fu_495_buff2_we0, grp_Radix2wECC_Pipeline_VITIS_LOOP_72_7_fu_640_buff2_we0, ap_CS_fsm_state19, ap_CS_fsm_state72)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state72)) then 
            buff2_we0 <= grp_Radix2wECC_Pipeline_VITIS_LOOP_72_7_fu_640_buff2_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            buff2_we0 <= grp_Radix2wECC_Pipeline_2_fu_495_buff2_we0;
        else 
            buff2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buff3_address0_assign_proc : process(grp_Radix2wECC_Pipeline_3_fu_509_buff3_address0, grp_Radix2wECC_Pipeline_VITIS_LOOP_34_3_fu_523_buff3_address0, grp_Radix2wECC_Pipeline_VITIS_LOOP_72_7_fu_640_buff3_address0, grp_Radix2wECC_Pipeline_18_fu_656_buff3_address0, ap_CS_fsm_state28, ap_CS_fsm_state30, ap_CS_fsm_state72, ap_CS_fsm_state81)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state81)) then 
            buff3_address0 <= grp_Radix2wECC_Pipeline_18_fu_656_buff3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state72)) then 
            buff3_address0 <= grp_Radix2wECC_Pipeline_VITIS_LOOP_72_7_fu_640_buff3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            buff3_address0 <= grp_Radix2wECC_Pipeline_VITIS_LOOP_34_3_fu_523_buff3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            buff3_address0 <= grp_Radix2wECC_Pipeline_3_fu_509_buff3_address0;
        else 
            buff3_address0 <= "XXX";
        end if; 
    end process;


    buff3_ce0_assign_proc : process(grp_Radix2wECC_Pipeline_3_fu_509_buff3_ce0, grp_Radix2wECC_Pipeline_VITIS_LOOP_34_3_fu_523_buff3_ce0, grp_Radix2wECC_Pipeline_VITIS_LOOP_72_7_fu_640_buff3_ce0, grp_Radix2wECC_Pipeline_18_fu_656_buff3_ce0, ap_CS_fsm_state28, ap_CS_fsm_state30, ap_CS_fsm_state72, ap_CS_fsm_state81)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state81)) then 
            buff3_ce0 <= grp_Radix2wECC_Pipeline_18_fu_656_buff3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state72)) then 
            buff3_ce0 <= grp_Radix2wECC_Pipeline_VITIS_LOOP_72_7_fu_640_buff3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            buff3_ce0 <= grp_Radix2wECC_Pipeline_VITIS_LOOP_34_3_fu_523_buff3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            buff3_ce0 <= grp_Radix2wECC_Pipeline_3_fu_509_buff3_ce0;
        else 
            buff3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buff3_d0_assign_proc : process(grp_Radix2wECC_Pipeline_3_fu_509_buff3_d0, grp_Radix2wECC_Pipeline_VITIS_LOOP_72_7_fu_640_buff3_d0, ap_CS_fsm_state28, ap_CS_fsm_state72)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state72)) then 
            buff3_d0 <= grp_Radix2wECC_Pipeline_VITIS_LOOP_72_7_fu_640_buff3_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            buff3_d0 <= grp_Radix2wECC_Pipeline_3_fu_509_buff3_d0;
        else 
            buff3_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    buff3_we0_assign_proc : process(grp_Radix2wECC_Pipeline_3_fu_509_buff3_we0, grp_Radix2wECC_Pipeline_VITIS_LOOP_72_7_fu_640_buff3_we0, ap_CS_fsm_state28, ap_CS_fsm_state72)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state72)) then 
            buff3_we0 <= grp_Radix2wECC_Pipeline_VITIS_LOOP_72_7_fu_640_buff3_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            buff3_we0 <= grp_Radix2wECC_Pipeline_3_fu_509_buff3_we0;
        else 
            buff3_we0 <= ap_const_logic_0;
        end if; 
    end process;

    c_V_4_fu_803_p1 <= grp_Radix2wECC_Pipeline_VITIS_LOOP_34_3_fu_523_c_V_out(166 - 1 downto 0);
    empty_132_fu_831_p1 <= grp_Radix2wECC_Pipeline_VITIS_LOOP_23_119_fu_554_p_Val2_37_out(163 - 1 downto 0);
    empty_134_fu_1159_p1 <= grp_Radix2wECC_Pipeline_VITIS_LOOP_23_122_fu_605_p_Val2_48_out(163 - 1 downto 0);
    empty_136_fu_976_p1 <= grp_Radix2wECC_Pipeline_VITIS_LOOP_51_6_fu_582_slice_V_1_out(1 - 1 downto 0);

    gmem_ARADDR_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state11, ap_CS_fsm_state20, grp_Radix2wECC_Pipeline_1_fu_487_m_axi_gmem_ARADDR, grp_Radix2wECC_Pipeline_2_fu_495_m_axi_gmem_ARADDR, grp_Radix2wECC_Pipeline_3_fu_509_m_axi_gmem_ARADDR, gmem_ARREADY, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state18, ap_CS_fsm_state19, ap_CS_fsm_state27, ap_CS_fsm_state28, sext_ln22_fu_749_p1, sext_ln23_fu_759_p1, sext_ln24_fu_769_p1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state20) and (gmem_ARREADY = ap_const_logic_1))) then 
            gmem_ARADDR <= sext_ln24_fu_769_p1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) and (gmem_ARREADY = ap_const_logic_1))) then 
            gmem_ARADDR <= sext_ln23_fu_759_p1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (gmem_ARREADY = ap_const_logic_1))) then 
            gmem_ARADDR <= sext_ln22_fu_749_p1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state27))) then 
            gmem_ARADDR <= grp_Radix2wECC_Pipeline_3_fu_509_m_axi_gmem_ARADDR;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state18))) then 
            gmem_ARADDR <= grp_Radix2wECC_Pipeline_2_fu_495_m_axi_gmem_ARADDR;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            gmem_ARADDR <= grp_Radix2wECC_Pipeline_1_fu_487_m_axi_gmem_ARADDR;
        else 
            gmem_ARADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    gmem_ARLEN_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state11, ap_CS_fsm_state20, grp_Radix2wECC_Pipeline_1_fu_487_m_axi_gmem_ARLEN, grp_Radix2wECC_Pipeline_2_fu_495_m_axi_gmem_ARLEN, grp_Radix2wECC_Pipeline_3_fu_509_m_axi_gmem_ARLEN, gmem_ARREADY, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state18, ap_CS_fsm_state19, ap_CS_fsm_state27, ap_CS_fsm_state28)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state20) and (gmem_ARREADY = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_state11) and (gmem_ARREADY = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_state2) and (gmem_ARREADY = ap_const_logic_1)))) then 
            gmem_ARLEN <= ap_const_lv32_6;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state27))) then 
            gmem_ARLEN <= grp_Radix2wECC_Pipeline_3_fu_509_m_axi_gmem_ARLEN;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state18))) then 
            gmem_ARLEN <= grp_Radix2wECC_Pipeline_2_fu_495_m_axi_gmem_ARLEN;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            gmem_ARLEN <= grp_Radix2wECC_Pipeline_1_fu_487_m_axi_gmem_ARLEN;
        else 
            gmem_ARLEN <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    gmem_ARVALID_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state11, ap_CS_fsm_state20, grp_Radix2wECC_Pipeline_1_fu_487_m_axi_gmem_ARVALID, grp_Radix2wECC_Pipeline_2_fu_495_m_axi_gmem_ARVALID, grp_Radix2wECC_Pipeline_3_fu_509_m_axi_gmem_ARVALID, gmem_ARREADY, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state18, ap_CS_fsm_state19, ap_CS_fsm_state27, ap_CS_fsm_state28)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state20) and (gmem_ARREADY = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_state11) and (gmem_ARREADY = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_state2) and (gmem_ARREADY = ap_const_logic_1)))) then 
            gmem_ARVALID <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state27))) then 
            gmem_ARVALID <= grp_Radix2wECC_Pipeline_3_fu_509_m_axi_gmem_ARVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state18))) then 
            gmem_ARVALID <= grp_Radix2wECC_Pipeline_2_fu_495_m_axi_gmem_ARVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            gmem_ARVALID <= grp_Radix2wECC_Pipeline_1_fu_487_m_axi_gmem_ARVALID;
        else 
            gmem_ARVALID <= ap_const_logic_0;
        end if; 
    end process;


    gmem_AWADDR_assign_proc : process(ap_CS_fsm_state71, ap_CS_fsm_state75, gmem_addr_1_reg_1425, gmem_addr_2_reg_1430, grp_Radix2wECC_Pipeline_17_fu_648_m_axi_gmem_AWADDR, grp_Radix2wECC_Pipeline_18_fu_656_m_axi_gmem_AWADDR, gmem_AWREADY, ap_CS_fsm_state73, ap_CS_fsm_state74, ap_CS_fsm_state80, ap_CS_fsm_state81)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state75) and (gmem_AWREADY = ap_const_logic_1))) then 
            gmem_AWADDR <= gmem_addr_2_reg_1430;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state71) and (gmem_AWREADY = ap_const_logic_1))) then 
            gmem_AWADDR <= gmem_addr_1_reg_1425;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state81) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            gmem_AWADDR <= grp_Radix2wECC_Pipeline_18_fu_656_m_axi_gmem_AWADDR;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state74) or (ap_const_logic_1 = ap_CS_fsm_state73))) then 
            gmem_AWADDR <= grp_Radix2wECC_Pipeline_17_fu_648_m_axi_gmem_AWADDR;
        else 
            gmem_AWADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    gmem_AWLEN_assign_proc : process(ap_CS_fsm_state71, ap_CS_fsm_state75, grp_Radix2wECC_Pipeline_17_fu_648_m_axi_gmem_AWLEN, grp_Radix2wECC_Pipeline_18_fu_656_m_axi_gmem_AWLEN, gmem_AWREADY, ap_CS_fsm_state73, ap_CS_fsm_state74, ap_CS_fsm_state80, ap_CS_fsm_state81)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state75) and (gmem_AWREADY = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_state71) and (gmem_AWREADY = ap_const_logic_1)))) then 
            gmem_AWLEN <= ap_const_lv32_6;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state81) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            gmem_AWLEN <= grp_Radix2wECC_Pipeline_18_fu_656_m_axi_gmem_AWLEN;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state74) or (ap_const_logic_1 = ap_CS_fsm_state73))) then 
            gmem_AWLEN <= grp_Radix2wECC_Pipeline_17_fu_648_m_axi_gmem_AWLEN;
        else 
            gmem_AWLEN <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    gmem_AWVALID_assign_proc : process(ap_CS_fsm_state71, ap_CS_fsm_state75, grp_Radix2wECC_Pipeline_17_fu_648_m_axi_gmem_AWVALID, grp_Radix2wECC_Pipeline_18_fu_656_m_axi_gmem_AWVALID, gmem_AWREADY, ap_CS_fsm_state73, ap_CS_fsm_state74, ap_CS_fsm_state80, ap_CS_fsm_state81)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state75) and (gmem_AWREADY = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_state71) and (gmem_AWREADY = ap_const_logic_1)))) then 
            gmem_AWVALID <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state81) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            gmem_AWVALID <= grp_Radix2wECC_Pipeline_18_fu_656_m_axi_gmem_AWVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state74) or (ap_const_logic_1 = ap_CS_fsm_state73))) then 
            gmem_AWVALID <= grp_Radix2wECC_Pipeline_17_fu_648_m_axi_gmem_AWVALID;
        else 
            gmem_AWVALID <= ap_const_logic_0;
        end if; 
    end process;


    gmem_BREADY_assign_proc : process(ap_CS_fsm_state79, ap_CS_fsm_state86, grp_Radix2wECC_Pipeline_17_fu_648_m_axi_gmem_BREADY, grp_Radix2wECC_Pipeline_18_fu_656_m_axi_gmem_BREADY, gmem_BVALID, ap_CS_fsm_state73, ap_CS_fsm_state74, ap_CS_fsm_state80, ap_CS_fsm_state81)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state86) and (gmem_BVALID = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_state79) and (gmem_BVALID = ap_const_logic_1)))) then 
            gmem_BREADY <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state81) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            gmem_BREADY <= grp_Radix2wECC_Pipeline_18_fu_656_m_axi_gmem_BREADY;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state74) or (ap_const_logic_1 = ap_CS_fsm_state73))) then 
            gmem_BREADY <= grp_Radix2wECC_Pipeline_17_fu_648_m_axi_gmem_BREADY;
        else 
            gmem_BREADY <= ap_const_logic_0;
        end if; 
    end process;


    gmem_RREADY_assign_proc : process(grp_Radix2wECC_Pipeline_1_fu_487_m_axi_gmem_RREADY, grp_Radix2wECC_Pipeline_2_fu_495_m_axi_gmem_RREADY, grp_Radix2wECC_Pipeline_3_fu_509_m_axi_gmem_RREADY, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state18, ap_CS_fsm_state19, ap_CS_fsm_state27, ap_CS_fsm_state28)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state27))) then 
            gmem_RREADY <= grp_Radix2wECC_Pipeline_3_fu_509_m_axi_gmem_RREADY;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state18))) then 
            gmem_RREADY <= grp_Radix2wECC_Pipeline_2_fu_495_m_axi_gmem_RREADY;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            gmem_RREADY <= grp_Radix2wECC_Pipeline_1_fu_487_m_axi_gmem_RREADY;
        else 
            gmem_RREADY <= ap_const_logic_0;
        end if; 
    end process;


    gmem_WDATA_assign_proc : process(grp_Radix2wECC_Pipeline_17_fu_648_m_axi_gmem_WDATA, grp_Radix2wECC_Pipeline_18_fu_656_m_axi_gmem_WDATA, ap_CS_fsm_state73, ap_CS_fsm_state74, ap_CS_fsm_state80, ap_CS_fsm_state81)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state81) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            gmem_WDATA <= grp_Radix2wECC_Pipeline_18_fu_656_m_axi_gmem_WDATA;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state74) or (ap_const_logic_1 = ap_CS_fsm_state73))) then 
            gmem_WDATA <= grp_Radix2wECC_Pipeline_17_fu_648_m_axi_gmem_WDATA;
        else 
            gmem_WDATA <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    gmem_WSTRB_assign_proc : process(grp_Radix2wECC_Pipeline_17_fu_648_m_axi_gmem_WSTRB, grp_Radix2wECC_Pipeline_18_fu_656_m_axi_gmem_WSTRB, ap_CS_fsm_state73, ap_CS_fsm_state74, ap_CS_fsm_state80, ap_CS_fsm_state81)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state81) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            gmem_WSTRB <= grp_Radix2wECC_Pipeline_18_fu_656_m_axi_gmem_WSTRB;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state74) or (ap_const_logic_1 = ap_CS_fsm_state73))) then 
            gmem_WSTRB <= grp_Radix2wECC_Pipeline_17_fu_648_m_axi_gmem_WSTRB;
        else 
            gmem_WSTRB <= "XXXX";
        end if; 
    end process;


    gmem_WVALID_assign_proc : process(grp_Radix2wECC_Pipeline_17_fu_648_m_axi_gmem_WVALID, grp_Radix2wECC_Pipeline_18_fu_656_m_axi_gmem_WVALID, ap_CS_fsm_state73, ap_CS_fsm_state74, ap_CS_fsm_state80, ap_CS_fsm_state81)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state81) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            gmem_WVALID <= grp_Radix2wECC_Pipeline_18_fu_656_m_axi_gmem_WVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state74) or (ap_const_logic_1 = ap_CS_fsm_state73))) then 
            gmem_WVALID <= grp_Radix2wECC_Pipeline_17_fu_648_m_axi_gmem_WVALID;
        else 
            gmem_WVALID <= ap_const_logic_0;
        end if; 
    end process;


    gmem_blk_n_AR_assign_proc : process(m_axi_gmem_ARREADY, ap_CS_fsm_state2, ap_CS_fsm_state11, ap_CS_fsm_state20)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            gmem_blk_n_AR <= m_axi_gmem_ARREADY;
        else 
            gmem_blk_n_AR <= ap_const_logic_1;
        end if; 
    end process;


    gmem_blk_n_AW_assign_proc : process(m_axi_gmem_AWREADY, ap_CS_fsm_state71, ap_CS_fsm_state75)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state75) or (ap_const_logic_1 = ap_CS_fsm_state71))) then 
            gmem_blk_n_AW <= m_axi_gmem_AWREADY;
        else 
            gmem_blk_n_AW <= ap_const_logic_1;
        end if; 
    end process;


    gmem_blk_n_B_assign_proc : process(m_axi_gmem_BVALID, ap_CS_fsm_state79, ap_CS_fsm_state86)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state86) or (ap_const_logic_1 = ap_CS_fsm_state79))) then 
            gmem_blk_n_B <= m_axi_gmem_BVALID;
        else 
            gmem_blk_n_B <= ap_const_logic_1;
        end if; 
    end process;

    grp_Radix2wECC_Pipeline_17_fu_648_ap_start <= grp_Radix2wECC_Pipeline_17_fu_648_ap_start_reg;
    grp_Radix2wECC_Pipeline_18_fu_656_ap_start <= grp_Radix2wECC_Pipeline_18_fu_656_ap_start_reg;
    grp_Radix2wECC_Pipeline_1_fu_487_ap_start <= grp_Radix2wECC_Pipeline_1_fu_487_ap_start_reg;
    grp_Radix2wECC_Pipeline_2_fu_495_ap_start <= grp_Radix2wECC_Pipeline_2_fu_495_ap_start_reg;
    grp_Radix2wECC_Pipeline_3_fu_509_ap_start <= grp_Radix2wECC_Pipeline_3_fu_509_ap_start_reg;
    grp_Radix2wECC_Pipeline_VITIS_LOOP_23_119_fu_554_ap_start <= grp_Radix2wECC_Pipeline_VITIS_LOOP_23_119_fu_554_ap_start_reg;
    grp_Radix2wECC_Pipeline_VITIS_LOOP_23_120_fu_562_ap_start <= grp_Radix2wECC_Pipeline_VITIS_LOOP_23_120_fu_562_ap_start_reg;
    grp_Radix2wECC_Pipeline_VITIS_LOOP_23_121_fu_597_ap_start <= grp_Radix2wECC_Pipeline_VITIS_LOOP_23_121_fu_597_ap_start_reg;
    grp_Radix2wECC_Pipeline_VITIS_LOOP_23_122_fu_605_ap_start <= grp_Radix2wECC_Pipeline_VITIS_LOOP_23_122_fu_605_ap_start_reg;
    grp_Radix2wECC_Pipeline_VITIS_LOOP_23_123_fu_613_ap_start <= grp_Radix2wECC_Pipeline_VITIS_LOOP_23_123_fu_613_ap_start_reg;
    grp_Radix2wECC_Pipeline_VITIS_LOOP_23_124_fu_621_ap_start <= grp_Radix2wECC_Pipeline_VITIS_LOOP_23_124_fu_621_ap_start_reg;
    grp_Radix2wECC_Pipeline_VITIS_LOOP_23_1_fu_546_ap_start <= grp_Radix2wECC_Pipeline_VITIS_LOOP_23_1_fu_546_ap_start_reg;
    grp_Radix2wECC_Pipeline_VITIS_LOOP_28_1_fu_503_ap_start <= grp_Radix2wECC_Pipeline_VITIS_LOOP_28_1_fu_503_ap_start_reg;
    grp_Radix2wECC_Pipeline_VITIS_LOOP_31_2_fu_517_ap_start <= grp_Radix2wECC_Pipeline_VITIS_LOOP_31_2_fu_517_ap_start_reg;
    grp_Radix2wECC_Pipeline_VITIS_LOOP_34_3_fu_523_ap_start <= grp_Radix2wECC_Pipeline_VITIS_LOOP_34_3_fu_523_ap_start_reg;
    grp_Radix2wECC_Pipeline_VITIS_LOOP_51_6_fu_582_ap_start <= grp_Radix2wECC_Pipeline_VITIS_LOOP_51_6_fu_582_ap_start_reg;
    grp_Radix2wECC_Pipeline_VITIS_LOOP_72_7_fu_640_ap_start <= grp_Radix2wECC_Pipeline_VITIS_LOOP_72_7_fu_640_ap_start_reg;
    grp_Radix2wECC_Pipeline_VITIS_LOOP_87_1_fu_590_ap_start <= grp_Radix2wECC_Pipeline_VITIS_LOOP_87_1_fu_590_ap_start_reg;

    grp_bf_inv_fu_529_ap_start_assign_proc : process(grp_point_add_1_fu_630_grp_bf_inv_fu_529_p_start, ap_CS_fsm_state70, grp_bf_inv_fu_529_ap_start_reg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state70)) then 
            grp_bf_inv_fu_529_ap_start <= grp_point_add_1_fu_630_grp_bf_inv_fu_529_p_start;
        else 
            grp_bf_inv_fu_529_ap_start <= grp_bf_inv_fu_529_ap_start_reg;
        end if; 
    end process;


    grp_bf_inv_fu_529_x_V_read_assign_proc : process(ap_CS_fsm_state32, ap_CS_fsm_state53, b_V_2_reg_1446, R_x_V_1_load_1_reg_1615, grp_point_add_1_fu_630_grp_bf_inv_fu_529_p_din1, ap_CS_fsm_state70)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state70)) then 
            grp_bf_inv_fu_529_x_V_read <= grp_point_add_1_fu_630_grp_bf_inv_fu_529_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            grp_bf_inv_fu_529_x_V_read <= R_x_V_1_load_1_reg_1615;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            grp_bf_inv_fu_529_x_V_read <= b_V_2_reg_1446;
        else 
            grp_bf_inv_fu_529_x_V_read <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_bf_mult_1_fu_539_ap_start_assign_proc : process(grp_point_add_1_fu_630_grp_bf_mult_1_fu_539_p_start, ap_CS_fsm_state70, grp_bf_mult_1_fu_539_ap_start_reg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state70)) then 
            grp_bf_mult_1_fu_539_ap_start <= grp_point_add_1_fu_630_grp_bf_mult_1_fu_539_p_start;
        else 
            grp_bf_mult_1_fu_539_ap_start <= grp_bf_mult_1_fu_539_ap_start_reg;
        end if; 
    end process;


    grp_bf_mult_1_fu_539_y_V_read_assign_proc : process(ap_CS_fsm_state33, ap_CS_fsm_state39, ap_CS_fsm_state54, ap_CS_fsm_state60, trunc_ln99_reg_1453, empty_132_reg_1474, R_y_V_4_1_load_1_reg_1632, empty_134_reg_1649, grp_point_add_1_fu_630_grp_bf_mult_1_fu_539_p_din2, ap_CS_fsm_state70)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state70)) then 
            grp_bf_mult_1_fu_539_y_V_read <= grp_point_add_1_fu_630_grp_bf_mult_1_fu_539_p_din2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state60)) then 
            grp_bf_mult_1_fu_539_y_V_read <= empty_134_reg_1649;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            grp_bf_mult_1_fu_539_y_V_read <= R_y_V_4_1_load_1_reg_1632;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            grp_bf_mult_1_fu_539_y_V_read <= empty_132_reg_1474;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_bf_mult_1_fu_539_y_V_read <= trunc_ln99_reg_1453;
        else 
            grp_bf_mult_1_fu_539_y_V_read <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_bf_mult_1_fu_539_z_V_read_assign_proc : process(reg_683, ap_CS_fsm_state33, ap_CS_fsm_state39, ap_CS_fsm_state54, ap_CS_fsm_state60, lambda_V_8_reg_1465, lambda_V_12_reg_1640, grp_point_add_1_fu_630_grp_bf_mult_1_fu_539_p_din1, ap_CS_fsm_state70)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state70)) then 
            grp_bf_mult_1_fu_539_z_V_read <= grp_point_add_1_fu_630_grp_bf_mult_1_fu_539_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state60)) then 
            grp_bf_mult_1_fu_539_z_V_read <= lambda_V_12_reg_1640;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            grp_bf_mult_1_fu_539_z_V_read <= lambda_V_8_reg_1465;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state54) or (ap_const_logic_1 = ap_CS_fsm_state33))) then 
            grp_bf_mult_1_fu_539_z_V_read <= reg_683;
        else 
            grp_bf_mult_1_fu_539_z_V_read <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_bf_mult_2_fu_534_ap_start_assign_proc : process(grp_point_add_1_fu_630_grp_bf_mult_2_fu_534_p_start, ap_CS_fsm_state70, grp_bf_mult_2_fu_534_ap_start_reg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state70)) then 
            grp_bf_mult_2_fu_534_ap_start <= grp_point_add_1_fu_630_grp_bf_mult_2_fu_534_p_start;
        else 
            grp_bf_mult_2_fu_534_ap_start <= grp_bf_mult_2_fu_534_ap_start_reg;
        end if; 
    end process;


    grp_bf_mult_2_fu_534_x_V_read_assign_proc : process(ap_CS_fsm_state32, ap_CS_fsm_state53, ap_CS_fsm_state36, ap_CS_fsm_state57, b_V_2_reg_1446, R_x_V_1_load_1_reg_1615, grp_Radix2wECC_Pipeline_VITIS_LOOP_23_1_fu_546_p_Val2_out, grp_Radix2wECC_Pipeline_VITIS_LOOP_23_121_fu_597_p_Val2_46_out, grp_point_add_1_fu_630_grp_bf_mult_2_fu_534_p_din1, ap_CS_fsm_state70)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state70)) then 
            grp_bf_mult_2_fu_534_x_V_read <= grp_point_add_1_fu_630_grp_bf_mult_2_fu_534_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state57)) then 
            grp_bf_mult_2_fu_534_x_V_read <= grp_Radix2wECC_Pipeline_VITIS_LOOP_23_121_fu_597_p_Val2_46_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            grp_bf_mult_2_fu_534_x_V_read <= R_x_V_1_load_1_reg_1615;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state36)) then 
            grp_bf_mult_2_fu_534_x_V_read <= grp_Radix2wECC_Pipeline_VITIS_LOOP_23_1_fu_546_p_Val2_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            grp_bf_mult_2_fu_534_x_V_read <= b_V_2_reg_1446;
        else 
            grp_bf_mult_2_fu_534_x_V_read <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_point_add_1_fu_630_ap_start <= grp_point_add_1_fu_630_ap_start_reg;
    grp_point_add_fu_570_ap_start <= grp_point_add_fu_570_ap_start_reg;

    grp_point_add_fu_570_x1_V_read_assign_proc : process(ap_CS_fsm_state66, tmp1_x_V_reg_403, R_x_V_2_reg_439, ap_CS_fsm_state45)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state66)) then 
            grp_point_add_fu_570_x1_V_read <= R_x_V_2_reg_439;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
            grp_point_add_fu_570_x1_V_read <= tmp1_x_V_reg_403;
        else 
            grp_point_add_fu_570_x1_V_read <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_point_add_fu_570_y1_V_read_assign_proc : process(ap_CS_fsm_state66, tmp_y_V_reg_391, R_y_V_reg_451, ap_CS_fsm_state45)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state66)) then 
            grp_point_add_fu_570_y1_V_read <= R_y_V_reg_451;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
            grp_point_add_fu_570_y1_V_read <= tmp_y_V_reg_391;
        else 
            grp_point_add_fu_570_y1_V_read <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    icmp_ln1019_1_fu_1140_p2 <= "1" when (R_x_V_1_fu_272 = ap_const_lv166_lc_1) else "0";
    icmp_ln1019_fu_812_p2 <= "1" when (b_V_2_fu_796_p1 = ap_const_lv166_lc_1) else "0";
    icmp_ln110_fu_852_p2 <= "1" when (i_43_fu_264 = ap_const_lv4_8) else "0";
    icmp_ln48_fu_913_p2 <= "1" when (indvar_flatten_fu_284 = ap_const_lv8_A5) else "0";
    icmp_ln58_1_fu_1168_p2 <= "0" when (m_1_reg_415 = ap_const_lv32_0) else "1";
    icmp_ln58_fu_1174_p2 <= "1" when (sext_ln49_reg_1601 = n_reg_427) else "0";
    icmp_ln82_fu_1102_p2 <= "1" when (add_ln81_2_fu_1074_p2 = shl_ln81_1_fu_1084_p3) else "0";
    k_2_fu_1266_p2 <= std_logic_vector(signed(select_ln48_reg_1556) + signed(ap_const_lv4_F));
    lambda_V_12_fu_1150_p2 <= (grp_Radix2wECC_Pipeline_VITIS_LOOP_23_121_fu_597_p_Val2_46_out xor ap_const_lv166_lc_2);
    lambda_V_8_fu_822_p2 <= (grp_Radix2wECC_Pipeline_VITIS_LOOP_23_1_fu_546_p_Val2_out xor ap_const_lv166_lc_2);
    m_fu_1127_p3 <= 
        grp_Radix2wECC_Pipeline_VITIS_LOOP_87_1_fu_590_Q_1_out when (abscond_fu_1121_p2(0) = '1') else 
        neg_fu_1115_p2;
    neg_fu_1115_p2 <= std_logic_vector(unsigned(ap_const_lv32_0) - unsigned(grp_Radix2wECC_Pipeline_VITIS_LOOP_87_1_fu_590_Q_1_out));
    p_Result_63_fu_1298_p5 <= (grp_Radix2wECC_Pipeline_VITIS_LOOP_31_2_fu_517_b_V_out(191 downto 163) & trunc_ln628_fu_1294_p1);
    p_Result_64_fu_1310_p5 <= (grp_Radix2wECC_Pipeline_VITIS_LOOP_34_3_fu_523_c_V_out(191 downto 163) & R_y_V_4_1_fu_276);
    p_shl_mid2_fu_964_p3 <= (trunc_ln48_fu_959_p1 & ap_const_lv2_0);
    scalar_V_fu_788_p3 <= (a_V_loc_fu_248 & ap_const_lv1_0);
    select_ln48_1_fu_953_p3 <= 
        add_ln48_1_reg_1551 when (tmp_fu_937_p3(0) = '1') else 
        i_44_fu_280;
    select_ln48_fu_945_p3 <= 
        ap_const_lv4_4 when (tmp_fu_937_p3(0) = '1') else 
        k_1_fu_268;
    select_ln61_fu_1235_p3 <= 
        sub_ln61_1_fu_1219_p2 when (tmp_16_fu_1196_p3(0) = '1') else 
        trunc_ln61_3_fu_1225_p4;
        sext_ln22_fu_749_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln_reg_1400),64));

        sext_ln23_fu_759_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln6_reg_1406),64));

        sext_ln24_fu_769_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln7_reg_1413),64));

        sext_ln49_fu_1036_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln48_reg_1556),32));

    shl_ln81_1_fu_1084_p3 <= (tmp_15_reg_1596 & ap_const_lv4_0);
    shl_ln81_2_fu_1039_p3 <= (tmp_13_reg_1577 & ap_const_lv1_0);
    sub_ln61_1_fu_1219_p2 <= std_logic_vector(unsigned(ap_const_lv3_0) - unsigned(trunc_ln61_2_fu_1209_p4));
    sub_ln61_fu_1204_p2 <= std_logic_vector(unsigned(ap_const_lv4_1) - unsigned(trunc_ln47_reg_1622));
    tmp4_fu_1050_p3 <= (tmp_s_reg_1582 & ap_const_lv2_0);
    tmp_12_fu_984_p3 <= grp_Radix2wECC_Pipeline_VITIS_LOOP_51_6_fu_582_slice_V_1_out(1 downto 1);
    tmp_16_fu_1196_p3 <= add_ln61_fu_1185_p2(31 downto 31);
    tmp_fu_937_p3 <= k_1_fu_268(3 downto 3);
    trunc_ln110_fu_858_p1 <= i_43_fu_264(3 - 1 downto 0);
    trunc_ln47_fu_1136_p1 <= ap_phi_mux_m_1_phi_fu_419_p4(4 - 1 downto 0);
    trunc_ln48_fu_959_p1 <= select_ln48_1_fu_953_p3(6 - 1 downto 0);
    trunc_ln61_2_fu_1209_p4 <= sub_ln61_fu_1204_p2(3 downto 1);
    trunc_ln61_3_fu_1225_p4 <= add_ln61_1_fu_1191_p2(3 downto 1);
    trunc_ln628_fu_1294_p1 <= R_x_V_1_fu_272(163 - 1 downto 0);
    trunc_ln82_fu_1262_p1 <= ap_phi_mux_R_y_V_4_4_in_phi_fu_466_p6(163 - 1 downto 0);
    trunc_ln99_fu_808_p1 <= grp_Radix2wECC_Pipeline_VITIS_LOOP_34_3_fu_523_c_V_out(163 - 1 downto 0);

    values_x_V_address0_assign_proc : process(ap_CS_fsm_state31, zext_ln110_reg_1486, ap_CS_fsm_state42, p_Result_s_reg_1592, ap_CS_fsm_state63, ap_CS_fsm_state45, zext_ln111_fu_868_p1, zext_ln61_fu_1243_p1)
    begin
        if ((((p_Result_s_reg_1592 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state63)) or ((p_Result_s_reg_1592 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state63)))) then 
            values_x_V_address0 <= zext_ln61_fu_1243_p1(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
            values_x_V_address0 <= zext_ln110_reg_1486(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            values_x_V_address0 <= zext_ln111_fu_868_p1(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            values_x_V_address0 <= ap_const_lv3_0;
        else 
            values_x_V_address0 <= "XXX";
        end if; 
    end process;


    values_x_V_ce0_assign_proc : process(ap_CS_fsm_state31, ap_CS_fsm_state42, p_Result_s_reg_1592, ap_CS_fsm_state63, grp_point_add_fu_570_ap_done, ap_CS_fsm_state45)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state31) or ((p_Result_s_reg_1592 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state63)) or ((grp_point_add_fu_570_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state45)) or ((p_Result_s_reg_1592 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state63)))) then 
            values_x_V_ce0 <= ap_const_logic_1;
        else 
            values_x_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    values_x_V_d0_assign_proc : process(ap_CS_fsm_state31, b_V_2_fu_796_p1, grp_point_add_fu_570_ap_return_0, ap_CS_fsm_state45)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
            values_x_V_d0 <= grp_point_add_fu_570_ap_return_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            values_x_V_d0 <= b_V_2_fu_796_p1;
        else 
            values_x_V_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    values_x_V_we0_assign_proc : process(ap_CS_fsm_state31, grp_point_add_fu_570_ap_done, ap_CS_fsm_state45)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state31) or ((grp_point_add_fu_570_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state45)))) then 
            values_x_V_we0 <= ap_const_logic_1;
        else 
            values_x_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    values_y_V_address0_assign_proc : process(ap_CS_fsm_state31, zext_ln110_reg_1486, ap_CS_fsm_state42, p_Result_s_reg_1592, ap_CS_fsm_state63, ap_CS_fsm_state45, zext_ln111_fu_868_p1, zext_ln61_fu_1243_p1)
    begin
        if ((((p_Result_s_reg_1592 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state63)) or ((p_Result_s_reg_1592 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state63)))) then 
            values_y_V_address0 <= zext_ln61_fu_1243_p1(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
            values_y_V_address0 <= zext_ln110_reg_1486(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            values_y_V_address0 <= zext_ln111_fu_868_p1(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            values_y_V_address0 <= ap_const_lv3_0;
        else 
            values_y_V_address0 <= "XXX";
        end if; 
    end process;


    values_y_V_ce0_assign_proc : process(ap_CS_fsm_state31, ap_CS_fsm_state42, p_Result_s_reg_1592, ap_CS_fsm_state63, grp_point_add_fu_570_ap_done, ap_CS_fsm_state45)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state31) or ((p_Result_s_reg_1592 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state63)) or ((grp_point_add_fu_570_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state45)) or ((p_Result_s_reg_1592 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state63)))) then 
            values_y_V_ce0 <= ap_const_logic_1;
        else 
            values_y_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    values_y_V_d0_assign_proc : process(ap_CS_fsm_state31, grp_point_add_fu_570_ap_return_1, ap_CS_fsm_state45, c_V_4_fu_803_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
            values_y_V_d0 <= grp_point_add_fu_570_ap_return_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            values_y_V_d0 <= c_V_4_fu_803_p1;
        else 
            values_y_V_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    values_y_V_we0_assign_proc : process(ap_CS_fsm_state31, grp_point_add_fu_570_ap_done, ap_CS_fsm_state45)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state31) or ((grp_point_add_fu_570_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state45)))) then 
            values_y_V_we0 <= ap_const_logic_1;
        else 
            values_y_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    zext_ln110_fu_848_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_43_fu_264),64));
    zext_ln111_fu_868_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln111_fu_862_p2),64));
    zext_ln61_fu_1243_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln61_reg_1658),64));
    zext_ln779_fu_1080_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln81_2_fu_1074_p2),6));
    zext_ln81_1_fu_992_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_12_fu_984_p3),2));
    zext_ln81_2_fu_1046_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln81_2_fu_1039_p3),3));
    zext_ln81_3_fu_1057_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp4_fu_1050_p3),5));
    zext_ln81_4_fu_1061_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln81_reg_1587),3));
    zext_ln81_5_fu_1070_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln81_1_fu_1064_p2),5));
    zext_ln81_6_fu_1091_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln81_1_fu_1084_p3),6));
    zext_ln81_fu_980_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_136_fu_976_p1),2));
end behav;
