<html><body>
<pre>
 
cpldfit:  version J.33                              Xilinx Inc.
                                  Fitter Report
Design Name: CPLD_32Channel_forAD7671            Date: 11-28-2013,  4:36PM
Device Used: XC95108-7-PC84
Fitting Status: Successful

*************************  Mapped Resource Summary  **************************

Macrocells     Product Terms    Function Block   Registers      Pins           
Used/Tot       Used/Tot         Inps Used/Tot    Used/Tot       Used/Tot       
38 /108 ( 35%) 80  /540  ( 15%) 90 /216 ( 42%)   3  /108 (  3%) 59 /69  ( 85%)

** Function Block Resources **

Function    Mcells      FB Inps     Signals     Pterms      IO          
Block       Used/Tot    Used/Tot    Used        Used/Tot    Used/Tot    
FB1           0/18        0/36        0           0/90       0/12
FB2           5/18       18/36       18          12/90       2/12
FB3           1/18       12/36       12           4/90       1/12
FB4          16/18       30/36       38          30/90      11/11*
FB5           0/18        0/36        0           0/90       0/11
FB6          16/18       30/36       30          34/90      11/11*
             -----       -----                   -----       -----     
             38/108      90/216                  80/540     25/69 

* - Resource is exhausted

** Global Control Resources **

Global clock net(s) unused.
Global output enable net(s) unused.
Global set/reset net(s) unused.

** Pin Resources **

Signal Type    Required     Mapped  |  Pin Type            Used    Total 
------------------------------------|------------------------------------
Input         :   34          34    |  I/O              :    58      63
Output        :   22          22    |  GCK/IO           :     0       3
Bidirectional :    3           3    |  GTS/IO           :     0       2
GCK           :    0           0    |  GSR/IO           :     1       1
GTS           :    0           0    |
GSR           :    0           0    |
                 ----        ----
        Total     59          59

** Power Data **

There are 38 macrocells in high performance mode (MCHP).
There are 0 macrocells in low power mode (MCLP).
End of Mapped Resource Summary
**************************  Errors and Warnings  ***************************

WARNING:Cpld:1007 - Removing unused input(s) 'IO_B<4>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'IO_B<5>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'IO_B<6>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'IO_B<7>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
*************************  Summary of Mapped Logic  ************************

** 25 Outputs **

Signal                                            Total Total Loc     Pin  Pin     Pin     Pwr  Slew Reg Init
Name                                              Pts   Inps          No.  Type    Use     Mode Rate State
OUT_SD_S<9>                                       3     15    FB2_2   71   I/O     O       STD  FAST RESET
OUT_SD_S<8>                                       3     15    FB2_3   72   I/O     O       STD  FAST RESET
IOCS16                                            4     12    FB3_16  26   I/O     O       STD  FAST 
SD<4>                                             2     13    FB4_2   57   I/O     O       STD  FAST 
SD<3>                                             2     4     FB4_3   58   I/O     O       STD  FAST 
SD<2>                                             2     14    FB4_5   61   I/O     I/O     STD  FAST 
SD<1>                                             2     4     FB4_6   62   I/O     I/O     STD  FAST 
SD<0>                                             2     4     FB4_8   63   I/O     I/O     STD  FAST 
OUT_SD<15>                                        1     13    FB4_9   65   I/O     O       STD  FAST 
OUT_SD<14>                                        1     13    FB4_11  66   I/O     O       STD  FAST 
OUT_SD<13>                                        1     13    FB4_12  67   I/O     O       STD  FAST 
OUT_SD<12>                                        1     13    FB4_14  68   I/O     O       STD  FAST 
OUT_SD<11>                                        1     13    FB4_15  69   I/O     O       STD  FAST 
OUT_SD_S<10>                                      3     15    FB4_17  70   I/O     O       STD  FAST RESET
SD<15>                                            2     13    FB6_2   45   I/O     O       STD  FAST 
SD<14>                                            2     13    FB6_3   46   I/O     O       STD  FAST 
SD<13>                                            2     13    FB6_5   47   I/O     O       STD  FAST 
SD<12>                                            2     13    FB6_6   48   I/O     O       STD  FAST 
SD<11>                                            2     13    FB6_8   50   I/O     O       STD  FAST 
SD<10>                                            2     13    FB6_9   51   I/O     O       STD  FAST 
SD<9>                                             2     13    FB6_11  52   I/O     O       STD  FAST 
SD<8>                                             2     13    FB6_12  53   I/O     O       STD  FAST 
SD<7>                                             2     13    FB6_14  54   I/O     O       STD  FAST 
SD<6>                                             2     13    FB6_15  55   I/O     O       STD  FAST 
SD<5>                                             2     13    FB6_17  56   I/O     O       STD  FAST 

** 13 Buried Nodes **

Signal                                            Total Total Loc     Pwr  Reg Init
Name                                              Pts   Inps          Mode State
$OpTx$$OpTx$FX_DC$16_INV$101                      1     2     FB2_16  STD  
$OpTx$$OpTx$FX_DC$17_INV$102                      2     3     FB2_17  STD  
SD<0>_MLTSRCEDGE$BUF0/SD<0>_MLTSRCEDGE$BUF0_TRST  3     13    FB2_18  STD  
SD<3>_MLTSRCEDGE\$WA0                             2     14    FB4_7   STD  
SD<2>_MLTSRCEDGE\$WA0                             2     14    FB4_10  STD  
SD<1>_MLTSRCEDGE\$WA0                             2     14    FB4_13  STD  
SD<0>_MLTSRCEDGE\$WA0                             2     14    FB4_16  STD  
SD<1>_MLTSRCEDGE$BUF0/SD<1>_MLTSRCEDGE$BUF0_TRST  4     13    FB4_18  STD  
SD<3>_MLTSRCEDGE\$WA1                             2     13    FB6_7   STD  
SD<2>_MLTSRCEDGE\$WA1                             2     13    FB6_10  STD  
SD<1>_MLTSRCEDGE\$WA1                             2     13    FB6_13  STD  
SD<0>_MLTSRCEDGE\$WA1                             2     13    FB6_16  STD  
SD<3>_MLTSRCEDGE$BUF0/SD<3>_MLTSRCEDGE$BUF0_TRST  4     13    FB6_18  STD  

** 34 Inputs **

Signal                                            Loc     Pin  Pin     Pin     
Name                                                      No.  Type    Use     
IO_B<3>                                           FB1_8   5    I/O     I
IO_B<2>                                           FB1_9   6    I/O     I
IO_B<1>                                           FB1_11  7    I/O     I
IO_B<0>                                           FB1_15  11   I/O     I
IO_A<7>                                           FB1_17  13   I/O     I
IN_SD<15>                                         FB2_5   74   GSR/I/O I
IN_SD<14>                                         FB2_6   75   I/O     I
IN_SD<13>                                         FB2_11  79   I/O     I
IN_SD<12>                                         FB2_12  80   I/O     I
IN_SD<11>                                         FB2_14  81   I/O     I
IN_SD<10>                                         FB2_15  82   I/O     I
IN_SD<9>                                          FB2_16  83   I/O     I
IN_SD<8>                                          FB2_17  84   I/O     I
IO_A<6>                                           FB3_2   14   I/O     I
IO_A<5>                                           FB3_3   15   I/O     I
IO_A<4>                                           FB3_5   17   I/O     I
IO_A<3>                                           FB3_6   18   I/O     I
IO_A<2>                                           FB3_8   19   I/O     I
IO_A<1>                                           FB3_9   20   I/O     I
IO_A<0>                                           FB3_11  21   I/O     I
IOW                                               FB3_12  23   I/O     I
IOR                                               FB3_14  24   I/O     I
SA<11>                                            FB3_17  31   I/O     I
SA<10>                                            FB5_2   32   I/O     I
SA<9>                                             FB5_3   33   I/O     I
SA<8>                                             FB5_5   34   I/O     I
SA<7>                                             FB5_6   35   I/O     I
SA<6>                                             FB5_8   36   I/O     I
SA<5>                                             FB5_9   37   I/O     I
SA<4>                                             FB5_11  39   I/O     I
SA<3>                                             FB5_12  40   I/O     I
SA<2>                                             FB5_14  41   I/O     I
SA<1>                                             FB5_15  43   I/O     I
SA<0>                                             FB5_17  44   I/O     I

Legend:
Pin No. - ~ - User Assigned
**************************  Function Block Details  ************************
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pin Type/Use - I  - Input             GCK - Global Clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
X(@)         - Signal used as input (wire-AND input) to the macrocell logic.
               The number of Signals Used may exceed the number of FB Inputs
               Used due to wire-ANDing in the switch matrix.
Pin No.      - ~  - User Assigned
*********************************** FB1  ***********************************
Number of function block inputs used/remaining:               0/36
Number of signals used by logic mapping into function block:  0
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB1_1         (b)     
(unused)              0       0     0   5     FB1_2   1     I/O     
(unused)              0       0     0   5     FB1_3   2     I/O     
(unused)              0       0     0   5     FB1_4         (b)     
(unused)              0       0     0   5     FB1_5   3     I/O     
(unused)              0       0     0   5     FB1_6   4     I/O     
(unused)              0       0     0   5     FB1_7         (b)     
(unused)              0       0     0   5     FB1_8   5     I/O     I
(unused)              0       0     0   5     FB1_9   6     I/O     I
(unused)              0       0     0   5     FB1_10        (b)     
(unused)              0       0     0   5     FB1_11  7     I/O     I
(unused)              0       0     0   5     FB1_12  9     GCK/I/O 
(unused)              0       0     0   5     FB1_13        (b)     
(unused)              0       0     0   5     FB1_14  10    GCK/I/O 
(unused)              0       0     0   5     FB1_15  11    I/O     I
(unused)              0       0     0   5     FB1_16  12    GCK/I/O 
(unused)              0       0     0   5     FB1_17  13    I/O     I
(unused)              0       0     0   5     FB1_18        (b)     
*********************************** FB2  ***********************************
Number of function block inputs used/remaining:               18/18
Number of signals used by logic mapping into function block:  18
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB2_1         (b)     
OUT_SD_S<9>           3       0     0   2     FB2_2   71    I/O     O
OUT_SD_S<8>           3       0     0   2     FB2_3   72    I/O     O
(unused)              0       0     0   5     FB2_4         (b)     
(unused)              0       0     0   5     FB2_5   74    GSR/I/O I
(unused)              0       0     0   5     FB2_6   75    I/O     I
(unused)              0       0     0   5     FB2_7         (b)     
(unused)              0       0     0   5     FB2_8   76    GTS/I/O 
(unused)              0       0     0   5     FB2_9   77    GTS/I/O 
(unused)              0       0     0   5     FB2_10        (b)     
(unused)              0       0     0   5     FB2_11  79    I/O     I
(unused)              0       0     0   5     FB2_12  80    I/O     I
(unused)              0       0     0   5     FB2_13        (b)     
(unused)              0       0     0   5     FB2_14  81    I/O     I
(unused)              0       0     0   5     FB2_15  82    I/O     I
$OpTx$$OpTx$FX_DC$16_INV$101
                      1       0     0   4     FB2_16  83    I/O     I
$OpTx$$OpTx$FX_DC$17_INV$102
                      2       0     0   3     FB2_17  84    I/O     I
SD<0>_MLTSRCEDGE$BUF0/SD<0>_MLTSRCEDGE$BUF0_TRST
                      3       0     0   2     FB2_18        (b)     (b)

Signals Used by Logic in Function Block
  1: IOR                7: SA<0>             13: SA<4> 
  2: IOW                8: SA<10>            14: SA<5> 
  3: SD<0>.PIN          9: SA<11>            15: SA<6> 
  4: SD<1>.PIN         10: SA<1>             16: SA<7> 
  5: OUT_SD_S_0.LFBK   11: SA<2>             17: SA<8> 
  6: OUT_SD_S_1.LFBK   12: SA<3>             18: SA<9> 

Signal                        1         2         3         4 Signals FB
Name                0----+----0----+----0----+----0----+----0 Used    Inputs
OUT_SD_S<9>          .X.X.XXXXXXXXXXXXX...................... 15      15
OUT_SD_S<8>          .XX.X.XXXXXXXXXXXX...................... 15      15
$OpTx$$OpTx$FX_DC$16_INV$101 
                     ..........XX............................ 2       2
$OpTx$$OpTx$FX_DC$17_INV$102 
                     .........XXX............................ 3       3
SD<0>_MLTSRCEDGE$BUF0/SD<0>_MLTSRCEDGE$BUF0_TRST 
                     X.....XXXXXXXXXXXX...................... 13      13
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB3  ***********************************
Number of function block inputs used/remaining:               12/24
Number of signals used by logic mapping into function block:  12
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB3_1         (b)     
(unused)              0       0     0   5     FB3_2   14    I/O     I
(unused)              0       0     0   5     FB3_3   15    I/O     I
(unused)              0       0     0   5     FB3_4         (b)     
(unused)              0       0     0   5     FB3_5   17    I/O     I
(unused)              0       0     0   5     FB3_6   18    I/O     I
(unused)              0       0     0   5     FB3_7         (b)     
(unused)              0       0     0   5     FB3_8   19    I/O     I
(unused)              0       0     0   5     FB3_9   20    I/O     I
(unused)              0       0     0   5     FB3_10        (b)     
(unused)              0       0     0   5     FB3_11  21    I/O     I
(unused)              0       0     0   5     FB3_12  23    I/O     I
(unused)              0       0     0   5     FB3_13        (b)     
(unused)              0       0     0   5     FB3_14  24    I/O     I
(unused)              0       0     0   5     FB3_15  25    I/O     
IOCS16                4       0     0   1     FB3_16  26    I/O     O
(unused)              0       0     0   5     FB3_17  31    I/O     I
(unused)              0       0     0   5     FB3_18        (b)     

Signals Used by Logic in Function Block
  1: SA<0>              5: SA<2>              9: SA<6> 
  2: SA<10>             6: SA<3>             10: SA<7> 
  3: SA<11>             7: SA<4>             11: SA<8> 
  4: SA<1>              8: SA<5>             12: SA<9> 

Signal                        1         2         3         4 Signals FB
Name                0----+----0----+----0----+----0----+----0 Used    Inputs
IOCS16               XXXXXXXXXXXX............................ 12      12
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB4  ***********************************
Number of function block inputs used/remaining:               30/6
Number of signals used by logic mapping into function block:  38
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB4_1         (b)     
SD<4>                 2       0     0   3     FB4_2   57    I/O     O
SD<3>                 2       0     0   3     FB4_3   58    I/O     O
(unused)              0       0     0   5     FB4_4         (b)     
SD<2>                 2       0     0   3     FB4_5   61    I/O     I/O
SD<1>                 2       0     0   3     FB4_6   62    I/O     I/O
SD<3>_MLTSRCEDGE\$WA0
                      2       0     0   3     FB4_7         (b)     (b)
SD<0>                 2       0     0   3     FB4_8   63    I/O     I/O
OUT_SD<15>            1       0     0   4     FB4_9   65    I/O     O
SD<2>_MLTSRCEDGE\$WA0
                      2       0     0   3     FB4_10        (b)     (b)
OUT_SD<14>            1       0     0   4     FB4_11  66    I/O     O
OUT_SD<13>            1       0     0   4     FB4_12  67    I/O     O
SD<1>_MLTSRCEDGE\$WA0
                      2       0     0   3     FB4_13        (b)     (b)
OUT_SD<12>            1       0     0   4     FB4_14  68    I/O     O
OUT_SD<11>            1       0     0   4     FB4_15  69    I/O     O
SD<0>_MLTSRCEDGE\$WA0
                      2       0     0   3     FB4_16        (b)     (b)
OUT_SD_S<10>          3       0     0   2     FB4_17  70    I/O     O
SD<1>_MLTSRCEDGE$BUF0/SD<1>_MLTSRCEDGE$BUF0_TRST
                      4       0     0   1     FB4_18        (b)     (b)

Signals Used by Logic in Function Block
  1: $OpTx$$OpTx$FX_DC$16_INV$101  14: SA<11>                                            27: SD<0>_MLTSRCEDGE\$WA1 
  2: $OpTx$$OpTx$FX_DC$17_INV$102  15: SA<1>                                             28: SD<1>_MLTSRCEDGE 
  3: IOR                           16: SA<2>                                             29: SD<1>_MLTSRCEDGE$BUF0/SD<1>_MLTSRCEDGE$BUF0_TRST.LFBK 
  4: IOW                           17: SA<3>                                             30: SD<1>_MLTSRCEDGE\$WA0 
  5: IO_A<4>                       18: SA<4>                                             31: SD<1>_MLTSRCEDGE\$WA1 
  6: IO_B<0>                       19: SA<5>                                             32: SD<2>_MLTSRCEDGE 
  7: IO_B<1>                       20: SA<6>                                             33: SD<2>_MLTSRCEDGE\$WA0 
  8: IO_B<2>                       21: SA<7>                                             34: SD<2>_MLTSRCEDGE\$WA1 
  9: IO_B<3>                       22: SA<8>                                             35: SD<3>_MLTSRCEDGE 
 10: SD<2>.PIN                     23: SA<9>                                             36: SD<3>_MLTSRCEDGE$BUF0/SD<3>_MLTSRCEDGE$BUF0_TRST 
 11: OUT_SD_S_2.LFBK               24: SD<0>_MLTSRCEDGE                                  37: SD<3>_MLTSRCEDGE\$WA0 
 12: SA<0>                         25: SD<0>_MLTSRCEDGE$BUF0/SD<0>_MLTSRCEDGE$BUF0_TRST  38: SD<3>_MLTSRCEDGE\$WA1 
 13: SA<10>                        26: SD<0>_MLTSRCEDGE\$WA0                            

Signal                        1         2         3         4 Signals FB
Name                0----+----0----+----0----+----0----+----0 Used    Inputs
SD<4>                XXX.X......XXX...XXXXXX................. 13      13
SD<3>                ..................................XX@@.. 4       2
SD<2>                .XX........XXX...XXXXXX........X@@...... 14      12
SD<1>                ...........................XX@@......... 4       2
SD<3>_MLTSRCEDGE\$WA0 
                     ..X.....X..XXXXXXXXXXXX................. 14      14
SD<0>                .......................XX@@............. 4       2
OUT_SD<15>           ..X........XXXXXXXXXXXX................. 13      13
SD<2>_MLTSRCEDGE\$WA0 
                     ..X....X...XXXXXXXXXXXX................. 14      14
OUT_SD<14>           ..X........XXXXXXXXXXXX................. 13      13
OUT_SD<13>           ..X........XXXXXXXXXXXX................. 13      13
SD<1>_MLTSRCEDGE\$WA0 
                     ..X...X....XXXXXXXXXXXX................. 14      14
OUT_SD<12>           ..X........XXXXXXXXXXXX................. 13      13
OUT_SD<11>           ...X.......XXXXXXXXXXXX................. 13      13
SD<0>_MLTSRCEDGE\$WA0 
                     ..X..X.....XXXXXXXXXXXX................. 14      14
OUT_SD_S<10>         ...X.....XXXXXXXXXXXXXX................. 15      15
SD<1>_MLTSRCEDGE$BUF0/SD<1>_MLTSRCEDGE$BUF0_TRST 
                     ..X........XXXXXXXXXXXX................. 13      13
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB5  ***********************************
Number of function block inputs used/remaining:               0/36
Number of signals used by logic mapping into function block:  0
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB5_1         (b)     
(unused)              0       0     0   5     FB5_2   32    I/O     I
(unused)              0       0     0   5     FB5_3   33    I/O     I
(unused)              0       0     0   5     FB5_4         (b)     
(unused)              0       0     0   5     FB5_5   34    I/O     I
(unused)              0       0     0   5     FB5_6   35    I/O     I
(unused)              0       0     0   5     FB5_7         (b)     
(unused)              0       0     0   5     FB5_8   36    I/O     I
(unused)              0       0     0   5     FB5_9   37    I/O     I
(unused)              0       0     0   5     FB5_10        (b)     
(unused)              0       0     0   5     FB5_11  39    I/O     I
(unused)              0       0     0   5     FB5_12  40    I/O     I
(unused)              0       0     0   5     FB5_13        (b)     
(unused)              0       0     0   5     FB5_14  41    I/O     I
(unused)              0       0     0   5     FB5_15  43    I/O     I
(unused)              0       0     0   5     FB5_16        (b)     
(unused)              0       0     0   5     FB5_17  44    I/O     I
(unused)              0       0     0   5     FB5_18        (b)     
*********************************** FB6  ***********************************
Number of function block inputs used/remaining:               30/6
Number of signals used by logic mapping into function block:  30
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB6_1         (b)     
SD<15>                2       0     0   3     FB6_2   45    I/O     O
SD<14>                2       0     0   3     FB6_3   46    I/O     O
(unused)              0       0     0   5     FB6_4         (b)     
SD<13>                2       0     0   3     FB6_5   47    I/O     O
SD<12>                2       0     0   3     FB6_6   48    I/O     O
SD<3>_MLTSRCEDGE\$WA1
                      2       0     0   3     FB6_7         (b)     (b)
SD<11>                2       0     0   3     FB6_8   50    I/O     O
SD<10>                2       0     0   3     FB6_9   51    I/O     O
SD<2>_MLTSRCEDGE\$WA1
                      2       0     0   3     FB6_10        (b)     (b)
SD<9>                 2       0     0   3     FB6_11  52    I/O     O
SD<8>                 2       0     0   3     FB6_12  53    I/O     O
SD<1>_MLTSRCEDGE\$WA1
                      2       0     0   3     FB6_13        (b)     (b)
SD<7>                 2       0     0   3     FB6_14  54    I/O     O
SD<6>                 2       0     0   3     FB6_15  55    I/O     O
SD<0>_MLTSRCEDGE\$WA1
                      2       0     0   3     FB6_16        (b)     (b)
SD<5>                 2       0     0   3     FB6_17  56    I/O     O
SD<3>_MLTSRCEDGE$BUF0/SD<3>_MLTSRCEDGE$BUF0_TRST
                      4       0     0   1     FB6_18        (b)     (b)

Signals Used by Logic in Function Block
  1: $OpTx$$OpTx$FX_DC$16_INV$101  11: IOR               21: SA<11> 
  2: $OpTx$$OpTx$FX_DC$17_INV$102  12: IO_A<0>           22: SA<1> 
  3: IN_SD<10>                     13: IO_A<1>           23: SA<2> 
  4: IN_SD<11>                     14: IO_A<2>           24: SA<3> 
  5: IN_SD<12>                     15: IO_A<3>           25: SA<4> 
  6: IN_SD<13>                     16: IO_A<5>           26: SA<5> 
  7: IN_SD<14>                     17: IO_A<6>           27: SA<6> 
  8: IN_SD<15>                     18: IO_A<7>           28: SA<7> 
  9: IN_SD<8>                      19: SA<0>             29: SA<8> 
 10: IN_SD<9>                      20: SA<10>            30: SA<9> 

Signal                        1         2         3         4 Signals FB
Name                0----+----0----+----0----+----0----+----0 Used    Inputs
SD<15>               XX.....X..X.......XXX...XXXXXX.......... 13      13
SD<14>               XX....X...X.......XXX...XXXXXX.......... 13      13
SD<13>               XX...X....X.......XXX...XXXXXX.......... 13      13
SD<12>               XX..X.....X.......XXX...XXXXXX.......... 13      13
SD<3>_MLTSRCEDGE\$WA1 
                     XX........X...X...XXX...XXXXXX.......... 13      13
SD<11>               XX.X......X.......XXX...XXXXXX.......... 13      13
SD<10>               XXX.......X.......XXX...XXXXXX.......... 13      13
SD<2>_MLTSRCEDGE\$WA1 
                     XX........X..X....XXX...XXXXXX.......... 13      13
SD<9>                XX.......XX.......XXX...XXXXXX.......... 13      13
SD<8>                XX......X.X.......XXX...XXXXXX.......... 13      13
SD<1>_MLTSRCEDGE\$WA1 
                     XX........X.X.....XXX...XXXXXX.......... 13      13
SD<7>                XX........X......XXXX...XXXXXX.......... 13      13
SD<6>                XX........X.....X.XXX...XXXXXX.......... 13      13
SD<0>_MLTSRCEDGE\$WA1 
                     XX........XX......XXX...XXXXXX.......... 13      13
SD<5>                XX........X....X..XXX...XXXXXX.......... 13      13
SD<3>_MLTSRCEDGE$BUF0/SD<3>_MLTSRCEDGE$BUF0_TRST 
                     ..........X.......XXXXXXXXXXXX.......... 13      13
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*******************************  Equations  ********************************

********** Mapped Logic **********


$OpTx$$OpTx$FX_DC$16_INV$101 <= (SA(3) AND SA(2));


$OpTx$$OpTx$FX_DC$17_INV$102 <= ((SA(3) AND SA(1))
	OR (NOT SA(3) AND NOT SA(2) AND NOT SA(1)));


IOCS16 <= NOT (((NOT SA(8) AND NOT SA(7) AND NOT SA(6) AND NOT SA(11) AND NOT SA(10) AND 
	NOT SA(0) AND NOT SA(3) AND SA(4) AND NOT SA(5) AND SA(9))
	OR (NOT SA(8) AND NOT SA(7) AND NOT SA(6) AND NOT SA(11) AND NOT SA(10) AND 
	NOT SA(0) AND NOT SA(3) AND SA(2) AND NOT SA(4) AND SA(5) AND SA(9))
	OR (NOT SA(8) AND NOT SA(7) AND NOT SA(6) AND NOT SA(11) AND NOT SA(10) AND 
	NOT SA(0) AND NOT SA(3) AND NOT SA(4) AND SA(1) AND SA(5) AND SA(9))
	OR (NOT SA(8) AND NOT SA(7) AND NOT SA(6) AND NOT SA(11) AND NOT SA(10) AND 
	NOT SA(0) AND SA(3) AND NOT SA(2) AND NOT SA(4) AND NOT SA(1) AND SA(5) AND SA(9))));


OUT_SD(11) <= (NOT SA(8) AND NOT SA(7) AND NOT SA(6) AND NOT SA(11) AND NOT SA(10) AND 
	SA(0) AND NOT SA(3) AND NOT SA(2) AND NOT SA(4) AND NOT SA(1) AND NOT IOW AND SA(5) AND 
	SA(9));


OUT_SD(12) <= (NOT SA(8) AND NOT SA(7) AND NOT SA(6) AND NOT SA(11) AND NOT SA(10) AND 
	NOT SA(0) AND NOT IOR AND NOT SA(3) AND NOT SA(2) AND NOT SA(4) AND SA(1) AND SA(5) AND 
	SA(9));


OUT_SD(13) <= (NOT SA(8) AND NOT SA(7) AND NOT SA(6) AND NOT SA(11) AND NOT SA(10) AND 
	NOT SA(0) AND NOT IOR AND NOT SA(3) AND SA(2) AND NOT SA(4) AND NOT SA(1) AND SA(5) AND 
	SA(9));


OUT_SD(14) <= (NOT SA(8) AND NOT SA(7) AND NOT SA(6) AND NOT SA(11) AND NOT SA(10) AND 
	NOT SA(0) AND NOT IOR AND NOT SA(3) AND SA(2) AND NOT SA(4) AND SA(1) AND SA(5) AND 
	SA(9));


OUT_SD(15) <= (NOT SA(8) AND NOT SA(7) AND NOT SA(6) AND NOT SA(11) AND NOT SA(10) AND 
	NOT SA(0) AND NOT IOR AND SA(3) AND NOT SA(2) AND NOT SA(4) AND NOT SA(1) AND SA(5) AND 
	SA(9));

FTCPE_OUT_SD_S8: FTCPE port map (OUT_SD_S(8),OUT_SD_S_T(8),NOT IOW,'0','0');
OUT_SD_S_T(8) <= ((NOT SA(8) AND NOT SA(7) AND NOT SA(6) AND NOT SA(11) AND NOT SA(10) AND 
	NOT SA(0) AND NOT SA(3) AND NOT SA(2) AND NOT SA(4) AND NOT SA(1) AND SA(5) AND SA(9) AND 
	SD(0).PIN AND OUT_SD_S_0.LFBK)
	OR (NOT SA(8) AND NOT SA(7) AND NOT SA(6) AND NOT SA(11) AND NOT SA(10) AND 
	NOT SA(0) AND NOT SA(3) AND NOT SA(2) AND NOT SA(4) AND NOT SA(1) AND SA(5) AND SA(9) AND 
	NOT SD(0).PIN AND NOT OUT_SD_S_0.LFBK));

FTCPE_OUT_SD_S9: FTCPE port map (OUT_SD_S(9),OUT_SD_S_T(9),NOT IOW,'0','0');
OUT_SD_S_T(9) <= ((NOT SA(8) AND NOT SA(7) AND NOT SA(6) AND NOT SA(11) AND NOT SA(10) AND 
	NOT SA(0) AND NOT SA(3) AND NOT SA(2) AND NOT SA(4) AND NOT SA(1) AND SA(5) AND SA(9) AND 
	SD(1).PIN AND OUT_SD_S_1.LFBK)
	OR (NOT SA(8) AND NOT SA(7) AND NOT SA(6) AND NOT SA(11) AND NOT SA(10) AND 
	NOT SA(0) AND NOT SA(3) AND NOT SA(2) AND NOT SA(4) AND NOT SA(1) AND SA(5) AND SA(9) AND 
	NOT SD(1).PIN AND NOT OUT_SD_S_1.LFBK));

FTCPE_OUT_SD_S10: FTCPE port map (OUT_SD_S(10),OUT_SD_S_T(10),NOT IOW,'0','0');
OUT_SD_S_T(10) <= ((NOT SA(8) AND NOT SA(7) AND NOT SA(6) AND NOT SA(11) AND NOT SA(10) AND 
	NOT SA(0) AND NOT SA(3) AND NOT SA(2) AND NOT SA(4) AND NOT SA(1) AND SA(5) AND SA(9) AND 
	SD(2).PIN AND OUT_SD_S_2.LFBK)
	OR (NOT SA(8) AND NOT SA(7) AND NOT SA(6) AND NOT SA(11) AND NOT SA(10) AND 
	NOT SA(0) AND NOT SA(3) AND NOT SA(2) AND NOT SA(4) AND NOT SA(1) AND SA(5) AND SA(9) AND 
	NOT SD(2).PIN AND NOT OUT_SD_S_2.LFBK));


SD_I(0) <= SD(0)_MLTSRCEDGE;
SD(0) <= SD_I(0) when SD_OE(0) = '1' else 'Z';
SD_OE(0) <= SD(0)_MLTSRCEDGE$BUF0/SD(0)_MLTSRCEDGE$BUF0_TRST;


SD(0)_MLTSRCEDGE$BUF0/SD(0)_MLTSRCEDGE$BUF0_TRST <= ((NOT SA(8) AND NOT SA(7) AND NOT SA(6) AND NOT SA(11) AND NOT SA(10) AND 
	NOT SA(0) AND NOT IOR AND SA(3) AND NOT SA(2) AND NOT SA(4) AND SA(5) AND SA(9))
	OR (NOT SA(8) AND NOT SA(7) AND NOT SA(6) AND NOT SA(11) AND NOT SA(10) AND 
	NOT SA(0) AND NOT IOR AND NOT SA(3) AND SA(2) AND NOT SA(4) AND SA(5) AND SA(9))
	OR (NOT SA(8) AND NOT SA(7) AND NOT SA(6) AND NOT SA(11) AND NOT SA(10) AND 
	NOT SA(0) AND NOT IOR AND NOT SA(3) AND NOT SA(4) AND SA(1) AND SA(5) AND SA(9)));


SD(0)_MLTSRCEDGE\$WA0 <= NOT IO_B(0);


SD(0)_MLTSRCEDGE\$WA1 <= NOT IO_A(0);


SD(1)_MLTSRCEDGE$BUF0/SD(1)_MLTSRCEDGE$BUF0_TRST <= ((NOT SA(8) AND NOT SA(7) AND NOT SA(6) AND NOT SA(11) AND NOT SA(10) AND 
	NOT SA(0) AND NOT IOR AND NOT SA(3) AND SA(2) AND NOT SA(4) AND SA(5) AND SA(9))
	OR (NOT SA(8) AND NOT SA(7) AND NOT SA(6) AND NOT SA(11) AND NOT SA(10) AND 
	NOT SA(0) AND NOT IOR AND NOT SA(3) AND NOT SA(4) AND SA(1) AND SA(5) AND SA(9))
	OR (NOT SA(8) AND NOT SA(7) AND NOT SA(6) AND NOT SA(11) AND NOT SA(10) AND 
	SA(0) AND NOT IOR AND SA(3) AND NOT SA(2) AND NOT SA(4) AND SA(1) AND SA(5) AND 
	SA(9))
	OR (NOT SA(8) AND NOT SA(7) AND NOT SA(6) AND NOT SA(11) AND NOT SA(10) AND 
	NOT SA(0) AND NOT IOR AND SA(3) AND NOT SA(2) AND NOT SA(4) AND NOT SA(1) AND SA(5) AND 
	SA(9)));


SD_I(1) <= SD(1)_MLTSRCEDGE;
SD(1) <= SD_I(1) when SD_OE(1) = '1' else 'Z';
SD_OE(1) <= SD(1)_MLTSRCEDGE$BUF0/SD(1)_MLTSRCEDGE$BUF0_TRST.LFBK;


SD(1)_MLTSRCEDGE\$WA1 <= NOT IO_A(1);


SD(1)_MLTSRCEDGE\$WA0 <= NOT IO_B(1);


SD(2)_MLTSRCEDGE\$WA0 <= NOT IO_B(2);


SD_I(2) <= SD(2)_MLTSRCEDGE;
SD(2) <= SD_I(2) when SD_OE(2) = '1' else 'Z';
SD_OE(2) <= (NOT SA(8) AND NOT SA(7) AND NOT SA(6) AND NOT SA(11) AND NOT SA(10) AND 
	NOT SA(0) AND NOT IOR AND NOT SA(4) AND SA(5) AND SA(9) AND 
	NOT $OpTx$$OpTx$FX_DC$17_INV$102);


SD(2)_MLTSRCEDGE\$WA1 <= NOT IO_A(2);


SD_I(3) <= SD(3)_MLTSRCEDGE;
SD(3) <= SD_I(3) when SD_OE(3) = '1' else 'Z';
SD_OE(3) <= SD(3)_MLTSRCEDGE$BUF0/SD(3)_MLTSRCEDGE$BUF0_TRST;


SD(3)_MLTSRCEDGE$BUF0/SD(3)_MLTSRCEDGE$BUF0_TRST <= ((NOT SA(8) AND NOT SA(7) AND NOT SA(6) AND NOT SA(11) AND NOT SA(10) AND 
	NOT SA(0) AND NOT IOR AND NOT SA(3) AND SA(2) AND NOT SA(4) AND SA(5) AND SA(9))
	OR (NOT SA(8) AND NOT SA(7) AND NOT SA(6) AND NOT SA(11) AND NOT SA(10) AND 
	NOT SA(0) AND NOT IOR AND NOT SA(3) AND NOT SA(4) AND SA(1) AND SA(5) AND SA(9))
	OR (NOT SA(8) AND NOT SA(7) AND NOT SA(6) AND NOT SA(11) AND NOT SA(10) AND 
	SA(0) AND NOT IOR AND SA(3) AND SA(2) AND NOT SA(4) AND NOT SA(1) AND SA(5) AND 
	SA(9))
	OR (NOT SA(8) AND NOT SA(7) AND NOT SA(6) AND NOT SA(11) AND NOT SA(10) AND 
	NOT SA(0) AND NOT IOR AND SA(3) AND NOT SA(2) AND NOT SA(4) AND NOT SA(1) AND SA(5) AND 
	SA(9)));


SD(3)_MLTSRCEDGE\$WA1 <= NOT IO_A(3);


SD(3)_MLTSRCEDGE\$WA0 <= NOT IO_B(3);


SD_I(4) <= NOT IO_A(4);
SD(4) <= SD_I(4) when SD_OE(4) = '1' else 'Z';
SD_OE(4) <= (NOT SA(8) AND NOT SA(7) AND NOT SA(6) AND NOT SA(11) AND NOT SA(10) AND 
	NOT SA(0) AND NOT IOR AND NOT SA(4) AND SA(5) AND SA(9) AND 
	NOT $OpTx$$OpTx$FX_DC$17_INV$102 AND NOT $OpTx$$OpTx$FX_DC$16_INV$101);


SD_I(5) <= NOT IO_A(5);
SD(5) <= SD_I(5) when SD_OE(5) = '1' else 'Z';
SD_OE(5) <= (NOT SA(8) AND NOT SA(7) AND NOT SA(6) AND NOT SA(11) AND NOT SA(10) AND 
	NOT SA(0) AND NOT IOR AND NOT SA(4) AND SA(5) AND SA(9) AND 
	NOT $OpTx$$OpTx$FX_DC$17_INV$102 AND NOT $OpTx$$OpTx$FX_DC$16_INV$101);


SD_I(6) <= NOT IO_A(6);
SD(6) <= SD_I(6) when SD_OE(6) = '1' else 'Z';
SD_OE(6) <= (NOT SA(8) AND NOT SA(7) AND NOT SA(6) AND NOT SA(11) AND NOT SA(10) AND 
	NOT SA(0) AND NOT IOR AND NOT SA(4) AND SA(5) AND SA(9) AND 
	NOT $OpTx$$OpTx$FX_DC$17_INV$102 AND NOT $OpTx$$OpTx$FX_DC$16_INV$101);


SD_I(7) <= NOT IO_A(7);
SD(7) <= SD_I(7) when SD_OE(7) = '1' else 'Z';
SD_OE(7) <= (NOT SA(8) AND NOT SA(7) AND NOT SA(6) AND NOT SA(11) AND NOT SA(10) AND 
	NOT SA(0) AND NOT IOR AND NOT SA(4) AND SA(5) AND SA(9) AND 
	NOT $OpTx$$OpTx$FX_DC$17_INV$102 AND NOT $OpTx$$OpTx$FX_DC$16_INV$101);


SD_I(8) <= NOT IN_SD(8);
SD(8) <= SD_I(8) when SD_OE(8) = '1' else 'Z';
SD_OE(8) <= (NOT SA(8) AND NOT SA(7) AND NOT SA(6) AND NOT SA(11) AND NOT SA(10) AND 
	NOT SA(0) AND NOT IOR AND NOT SA(4) AND SA(5) AND SA(9) AND 
	NOT $OpTx$$OpTx$FX_DC$17_INV$102 AND NOT $OpTx$$OpTx$FX_DC$16_INV$101);


SD_I(9) <= NOT IN_SD(9);
SD(9) <= SD_I(9) when SD_OE(9) = '1' else 'Z';
SD_OE(9) <= (NOT SA(8) AND NOT SA(7) AND NOT SA(6) AND NOT SA(11) AND NOT SA(10) AND 
	NOT SA(0) AND NOT IOR AND NOT SA(4) AND SA(5) AND SA(9) AND 
	NOT $OpTx$$OpTx$FX_DC$17_INV$102 AND NOT $OpTx$$OpTx$FX_DC$16_INV$101);


SD_I(10) <= NOT IN_SD(10);
SD(10) <= SD_I(10) when SD_OE(10) = '1' else 'Z';
SD_OE(10) <= (NOT SA(8) AND NOT SA(7) AND NOT SA(6) AND NOT SA(11) AND NOT SA(10) AND 
	NOT SA(0) AND NOT IOR AND NOT SA(4) AND SA(5) AND SA(9) AND 
	NOT $OpTx$$OpTx$FX_DC$17_INV$102 AND NOT $OpTx$$OpTx$FX_DC$16_INV$101);


SD_I(11) <= NOT IN_SD(11);
SD(11) <= SD_I(11) when SD_OE(11) = '1' else 'Z';
SD_OE(11) <= (NOT SA(8) AND NOT SA(7) AND NOT SA(6) AND NOT SA(11) AND NOT SA(10) AND 
	NOT SA(0) AND NOT IOR AND NOT SA(4) AND SA(5) AND SA(9) AND 
	NOT $OpTx$$OpTx$FX_DC$17_INV$102 AND NOT $OpTx$$OpTx$FX_DC$16_INV$101);


SD_I(12) <= NOT IN_SD(12);
SD(12) <= SD_I(12) when SD_OE(12) = '1' else 'Z';
SD_OE(12) <= (NOT SA(8) AND NOT SA(7) AND NOT SA(6) AND NOT SA(11) AND NOT SA(10) AND 
	NOT SA(0) AND NOT IOR AND NOT SA(4) AND SA(5) AND SA(9) AND 
	NOT $OpTx$$OpTx$FX_DC$17_INV$102 AND NOT $OpTx$$OpTx$FX_DC$16_INV$101);


SD_I(13) <= NOT IN_SD(13);
SD(13) <= SD_I(13) when SD_OE(13) = '1' else 'Z';
SD_OE(13) <= (NOT SA(8) AND NOT SA(7) AND NOT SA(6) AND NOT SA(11) AND NOT SA(10) AND 
	NOT SA(0) AND NOT IOR AND NOT SA(4) AND SA(5) AND SA(9) AND 
	NOT $OpTx$$OpTx$FX_DC$17_INV$102 AND NOT $OpTx$$OpTx$FX_DC$16_INV$101);


SD_I(14) <= NOT IN_SD(14);
SD(14) <= SD_I(14) when SD_OE(14) = '1' else 'Z';
SD_OE(14) <= (NOT SA(8) AND NOT SA(7) AND NOT SA(6) AND NOT SA(11) AND NOT SA(10) AND 
	NOT SA(0) AND NOT IOR AND NOT SA(4) AND SA(5) AND SA(9) AND 
	NOT $OpTx$$OpTx$FX_DC$17_INV$102 AND NOT $OpTx$$OpTx$FX_DC$16_INV$101);


SD_I(15) <= NOT IN_SD(15);
SD(15) <= SD_I(15) when SD_OE(15) = '1' else 'Z';
SD_OE(15) <= (NOT SA(8) AND NOT SA(7) AND NOT SA(6) AND NOT SA(11) AND NOT SA(10) AND 
	NOT SA(0) AND NOT IOR AND NOT SA(4) AND SA(5) AND SA(9) AND 
	NOT $OpTx$$OpTx$FX_DC$17_INV$102 AND NOT $OpTx$$OpTx$FX_DC$16_INV$101);

Register Legend:
 FDCPE (Q,D,C,CLR,PRE); 
 FTCPE (Q,D,C,CLR,PRE); 
 LDCP  (Q,D,G,CLR,PRE); 

******************************  Device Pin Out *****************************

Device : XC95108-7-PC84


   --------------------------------------------------------------  
  /11 10 9  8  7  6  5  4  3  2  1  84 83 82 81 80 79 78 77 76 75 \
 | 12                                                          74 | 
 | 13                                                          73 | 
 | 14                                                          72 | 
 | 15                                                          71 | 
 | 16                                                          70 | 
 | 17                                                          69 | 
 | 18                                                          68 | 
 | 19                                                          67 | 
 | 20                                                          66 | 
 | 21                       XC95108-7-PC84                     65 | 
 | 22                                                          64 | 
 | 23                                                          63 | 
 | 24                                                          62 | 
 | 25                                                          61 | 
 | 26                                                          60 | 
 | 27                                                          59 | 
 | 28                                                          58 | 
 | 29                                                          57 | 
 | 30                                                          56 | 
 | 31                                                          55 | 
 | 32                                                          54 | 
 \ 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 /
   --------------------------------------------------------------  


Pin Signal                         Pin Signal                        
No. Name                           No. Name                          
  1 TIE                              43 SA<1>                         
  2 TIE                              44 SA<0>                         
  3 TIE                              45 SD<15>                        
  4 TIE                              46 SD<14>                        
  5 IO_B<3>                          47 SD<13>                        
  6 IO_B<2>                          48 SD<12>                        
  7 IO_B<1>                          49 GND                           
  8 GND                              50 SD<11>                        
  9 TIE                              51 SD<10>                        
 10 TIE                              52 SD<9>                         
 11 IO_B<0>                          53 SD<8>                         
 12 TIE                              54 SD<7>                         
 13 IO_A<7>                          55 SD<6>                         
 14 IO_A<6>                          56 SD<5>                         
 15 IO_A<5>                          57 SD<4>                         
 16 GND                              58 SD<3>                         
 17 IO_A<4>                          59 TDO                           
 18 IO_A<3>                          60 GND                           
 19 IO_A<2>                          61 SD<2>                         
 20 IO_A<1>                          62 SD<1>                         
 21 IO_A<0>                          63 SD<0>                         
 22 VCC                              64 VCC                           
 23 IOW                              65 OUT_SD<15>                    
 24 IOR                              66 OUT_SD<14>                    
 25 TIE                              67 OUT_SD<13>                    
 26 IOCS16                           68 OUT_SD<12>                    
 27 GND                              69 OUT_SD<11>                    
 28 TDI                              70 OUT_SD_S<10>                  
 29 TMS                              71 OUT_SD_S<9>                   
 30 TCK                              72 OUT_SD_S<8>                   
 31 SA<11>                           73 VCC                           
 32 SA<10>                           74 IN_SD<15>                     
 33 SA<9>                            75 IN_SD<14>                     
 34 SA<8>                            76 TIE                           
 35 SA<7>                            77 TIE                           
 36 SA<6>                            78 VCC                           
 37 SA<5>                            79 IN_SD<13>                     
 38 VCC                              80 IN_SD<12>                     
 39 SA<4>                            81 IN_SD<11>                     
 40 SA<3>                            82 IN_SD<10>                     
 41 SA<2>                            83 IN_SD<9>                      
 42 GND                              84 IN_SD<8>                      


Legend :  NC  = Not Connected, unbonded pin
         PGND = Unused I/O configured as additional Ground pin
         TIE  = Unused I/O floating -- must tie to VCC, GND or other signal
         VCC  = Dedicated Power Pin
         GND  = Dedicated Ground Pin
         TDI  = Test Data In, JTAG pin
         TDO  = Test Data Out, JTAG pin
         TCK  = Test Clock, JTAG pin
         TMS  = Test Mode Select, JTAG pin
  PROHIBITED  = User reserved pin
****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : xc95108-7-PC84
Optimization Method                         : SPEED
Multi-Level Logic Optimization              : ON
Ignore Timing Specifications                : OFF
Default Register Power Up Value             : LOW
Keep User Location Constraints              : ON
What-You-See-Is-What-You-Get                : OFF
Exhaustive Fitting                          : OFF
Keep Unused Inputs                          : OFF
Slew Rate                                   : FAST
Power Mode                                  : STD
Ground on Unused IOs                        : OFF
Global Clock Optimization                   : ON
Global Set/Reset Optimization               : ON
Global Ouput Enable Optimization            : ON
FASTConnect/UIM optimzation                 : ON
Local Feedback                              : ON
Pin Feedback                                : ON
Input Limit                                 : 36
Pterm Limit                                 : 25
</pre>
<form><span class="pgRef"><table width="90%" align="center"><tr>
<td align="left"><input type="button" onclick="javascript:parent.leftnav.showTop()" onmouseover="window.status='goto top of page'; return true;" onmouseout="window.status=''" value="back to top"></td>
<td align="right"><input type="button" onclick="window.print()" onmouseover="window.status='print page'; return true;" onmouseout="window.status=''" value="print page"></td>
</tr></table></span></form>
</body></html>
