<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>E:\TangNano\statemachine\src\top.v<br>
E:\TangNano\statemachine\src\tv80_alu.v<br>
E:\TangNano\statemachine\src\tv80_core.v<br>
E:\TangNano\statemachine\src\tv80_mcode.v<br>
E:\TangNano\statemachine\src\tv80_reg.v<br>
E:\TangNano\statemachine\src\tv80s.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.12 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2A-LV18PG256C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2A-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun Oct  5 20:03:08 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>topz80</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.14s, Elapsed time = 0h 0m 0.149s, Peak memory usage = 579.809MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0.109s, Elapsed time = 0h 0m 0.116s, Peak memory usage = 579.809MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.032s, Peak memory usage = 579.809MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0.078s, Elapsed time = 0h 0m 0.077s, Peak memory usage = 579.809MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0.046s, Elapsed time = 0h 0m 0.035s, Peak memory usage = 579.809MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.001s, Peak memory usage = 579.809MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.005s, Peak memory usage = 579.809MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.004s, Peak memory usage = 579.809MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0.14s, Elapsed time = 0h 0m 0.128s, Peak memory usage = 579.809MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.02s, Peak memory usage = 579.809MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.015s, Peak memory usage = 579.809MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 10s, Elapsed time = 0h 0m 10s, Peak memory usage = 579.809MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.109s, Elapsed time = 0h 0m 0.114s, Peak memory usage = 579.809MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.078s, Elapsed time = 0h 0m 0.076s, Peak memory usage = 579.809MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 10s, Elapsed time = 0h 0m 10s, Peak memory usage = 579.809MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>46</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>46</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>14</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>32</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>239</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFE</td>
<td>36</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFSE</td>
<td>6</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFP</td>
<td>5</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFPE</td>
<td>51</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFC</td>
<td>8</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFCE</td>
<td>133</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>1463</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>137</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>463</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>863</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>54</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>54</td>
</tr>
<tr>
<td class="label"><b>SSRAM </b></td>
<td>12</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspRAM16S4</td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspRAM16SDP4</td>
<td>8</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>6</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>6</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>1595(1469 LUT, 54 ALU, 12 RAM16) / 20736</td>
<td>8%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>239 / 16173</td>
<td>2%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 16173</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>239 / 16173</td>
<td>2%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>0 / 46</td>
<td>0%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>clk_ibuf/I </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>100.000(MHz)</td>
<td>62.231(MHz)</td>
<td>17</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.069</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.395</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.325</td>
</tr>
<tr>
<td class="label">From</td>
<td>tv80s/i_tv80_core/F_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tv80s/i_tv80_core/i_reg/RegsH_RegsH_0_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>251</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>tv80s/i_tv80_core/F_7_s0/CLK</td>
</tr>
<tr>
<td>0.592</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>tv80s/i_tv80_core/F_7_s0/Q</td>
</tr>
<tr>
<td>1.066</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>tv80s/i_tv80_core/i_mcode/n809_s15/I1</td>
</tr>
<tr>
<td>1.621</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>tv80s/i_tv80_core/i_mcode/n809_s15/F</td>
</tr>
<tr>
<td>2.095</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>tv80s/i_tv80_core/i_mcode/n809_s13/I1</td>
</tr>
<tr>
<td>2.198</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>tv80s/i_tv80_core/i_mcode/n809_s13/O</td>
</tr>
<tr>
<td>2.672</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>tv80s/i_tv80_core/i_mcode/mcycles_d_2_s8/I1</td>
</tr>
<tr>
<td>3.227</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>tv80s/i_tv80_core/i_mcode/mcycles_d_2_s8/F</td>
</tr>
<tr>
<td>3.701</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>tv80s/i_tv80_core/RegAddrA_1_s21/I1</td>
</tr>
<tr>
<td>4.256</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>tv80s/i_tv80_core/RegAddrA_1_s21/F</td>
</tr>
<tr>
<td>4.730</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>tv80s/i_tv80_core/RegAddrA_1_s23/I1</td>
</tr>
<tr>
<td>5.285</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>tv80s/i_tv80_core/RegAddrA_1_s23/F</td>
</tr>
<tr>
<td>5.759</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>tv80s/i_tv80_core/RegAddrA_1_s10/I0</td>
</tr>
<tr>
<td>6.276</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>tv80s/i_tv80_core/RegAddrA_1_s10/F</td>
</tr>
<tr>
<td>6.750</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>tv80s/i_tv80_core/n1692_s18/I1</td>
</tr>
<tr>
<td>7.305</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>tv80s/i_tv80_core/n1692_s18/F</td>
</tr>
<tr>
<td>7.779</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>tv80s/i_tv80_core/RegAddrA_0_s9/I0</td>
</tr>
<tr>
<td>8.296</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>tv80s/i_tv80_core/RegAddrA_0_s9/F</td>
</tr>
<tr>
<td>8.770</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>tv80s/i_tv80_core/RegAddrA_2_s11/I3</td>
</tr>
<tr>
<td>9.141</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>tv80s/i_tv80_core/RegAddrA_2_s11/F</td>
</tr>
<tr>
<td>9.615</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>tv80s/i_tv80_core/RegAddrA_1_s6/I2</td>
</tr>
<tr>
<td>10.068</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>tv80s/i_tv80_core/RegAddrA_1_s6/F</td>
</tr>
<tr>
<td>10.542</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>tv80s/i_tv80_core/i_reg/RegsL_RegsL_0_0_s1/AD[1]</td>
</tr>
<tr>
<td>11.059</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>tv80s/i_tv80_core/i_reg/RegsL_RegsL_0_0_s1/DO[1]</td>
</tr>
<tr>
<td>11.533</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>tv80s/i_tv80_core/ID16_1_s/I0</td>
</tr>
<tr>
<td>12.082</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>tv80s/i_tv80_core/ID16_1_s/COUT</td>
</tr>
<tr>
<td>12.082</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>tv80s/i_tv80_core/ID16_2_s/CIN</td>
</tr>
<tr>
<td>12.117</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>tv80s/i_tv80_core/ID16_2_s/COUT</td>
</tr>
<tr>
<td>12.117</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>tv80s/i_tv80_core/ID16_3_s/CIN</td>
</tr>
<tr>
<td>12.152</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>tv80s/i_tv80_core/ID16_3_s/COUT</td>
</tr>
<tr>
<td>12.152</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>tv80s/i_tv80_core/ID16_4_s/CIN</td>
</tr>
<tr>
<td>12.188</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>tv80s/i_tv80_core/ID16_4_s/COUT</td>
</tr>
<tr>
<td>12.188</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>tv80s/i_tv80_core/ID16_5_s/CIN</td>
</tr>
<tr>
<td>12.223</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>tv80s/i_tv80_core/ID16_5_s/COUT</td>
</tr>
<tr>
<td>12.223</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>tv80s/i_tv80_core/ID16_6_s/CIN</td>
</tr>
<tr>
<td>12.258</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>tv80s/i_tv80_core/ID16_6_s/COUT</td>
</tr>
<tr>
<td>12.258</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>tv80s/i_tv80_core/ID16_7_s/CIN</td>
</tr>
<tr>
<td>12.293</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>tv80s/i_tv80_core/ID16_7_s/COUT</td>
</tr>
<tr>
<td>12.293</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>tv80s/i_tv80_core/ID16_8_s/CIN</td>
</tr>
<tr>
<td>12.328</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>tv80s/i_tv80_core/ID16_8_s/COUT</td>
</tr>
<tr>
<td>12.328</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>tv80s/i_tv80_core/ID16_9_s/CIN</td>
</tr>
<tr>
<td>12.364</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>tv80s/i_tv80_core/ID16_9_s/COUT</td>
</tr>
<tr>
<td>12.364</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>tv80s/i_tv80_core/ID16_10_s/CIN</td>
</tr>
<tr>
<td>12.834</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>tv80s/i_tv80_core/ID16_10_s/SUM</td>
</tr>
<tr>
<td>13.308</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>tv80s/i_tv80_core/RegDIH_2_s2/I1</td>
</tr>
<tr>
<td>13.863</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>tv80s/i_tv80_core/RegDIH_2_s2/F</td>
</tr>
<tr>
<td>14.337</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>tv80s/i_tv80_core/RegDIH_2_s1/I1</td>
</tr>
<tr>
<td>14.892</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>tv80s/i_tv80_core/RegDIH_2_s1/F</td>
</tr>
<tr>
<td>15.366</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>tv80s/i_tv80_core/RegDIH_2_s0/I1</td>
</tr>
<tr>
<td>15.921</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>tv80s/i_tv80_core/RegDIH_2_s0/F</td>
</tr>
<tr>
<td>16.395</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>tv80s/i_tv80_core/i_reg/RegsH_RegsH_0_0_s1/DI[2]</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>251</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>tv80s/i_tv80_core/i_reg/RegsH_RegsH_0_0_s1/CLK</td>
</tr>
<tr>
<td>10.325</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>tv80s/i_tv80_core/i_reg/RegsH_RegsH_0_0_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 8.219, 51.255%; route: 7.584, 47.298%; tC2Q: 0.232, 1.447%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.069</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.395</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.325</td>
</tr>
<tr>
<td class="label">From</td>
<td>tv80s/i_tv80_core/F_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tv80s/i_tv80_core/i_reg/RegsH_RegsH_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>251</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>tv80s/i_tv80_core/F_7_s0/CLK</td>
</tr>
<tr>
<td>0.592</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>tv80s/i_tv80_core/F_7_s0/Q</td>
</tr>
<tr>
<td>1.066</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>tv80s/i_tv80_core/i_mcode/n809_s15/I1</td>
</tr>
<tr>
<td>1.621</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>tv80s/i_tv80_core/i_mcode/n809_s15/F</td>
</tr>
<tr>
<td>2.095</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>tv80s/i_tv80_core/i_mcode/n809_s13/I1</td>
</tr>
<tr>
<td>2.198</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>tv80s/i_tv80_core/i_mcode/n809_s13/O</td>
</tr>
<tr>
<td>2.672</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>tv80s/i_tv80_core/i_mcode/mcycles_d_2_s8/I1</td>
</tr>
<tr>
<td>3.227</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>tv80s/i_tv80_core/i_mcode/mcycles_d_2_s8/F</td>
</tr>
<tr>
<td>3.701</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>tv80s/i_tv80_core/RegAddrA_1_s21/I1</td>
</tr>
<tr>
<td>4.256</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>tv80s/i_tv80_core/RegAddrA_1_s21/F</td>
</tr>
<tr>
<td>4.730</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>tv80s/i_tv80_core/RegAddrA_1_s23/I1</td>
</tr>
<tr>
<td>5.285</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>tv80s/i_tv80_core/RegAddrA_1_s23/F</td>
</tr>
<tr>
<td>5.759</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>tv80s/i_tv80_core/RegAddrA_1_s10/I0</td>
</tr>
<tr>
<td>6.276</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>tv80s/i_tv80_core/RegAddrA_1_s10/F</td>
</tr>
<tr>
<td>6.750</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>tv80s/i_tv80_core/n1692_s18/I1</td>
</tr>
<tr>
<td>7.305</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>tv80s/i_tv80_core/n1692_s18/F</td>
</tr>
<tr>
<td>7.779</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>tv80s/i_tv80_core/RegAddrA_0_s9/I0</td>
</tr>
<tr>
<td>8.296</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>tv80s/i_tv80_core/RegAddrA_0_s9/F</td>
</tr>
<tr>
<td>8.770</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>tv80s/i_tv80_core/RegAddrA_2_s11/I3</td>
</tr>
<tr>
<td>9.141</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>tv80s/i_tv80_core/RegAddrA_2_s11/F</td>
</tr>
<tr>
<td>9.615</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>tv80s/i_tv80_core/RegAddrA_1_s6/I2</td>
</tr>
<tr>
<td>10.068</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>tv80s/i_tv80_core/RegAddrA_1_s6/F</td>
</tr>
<tr>
<td>10.542</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>tv80s/i_tv80_core/i_reg/RegsL_RegsL_0_0_s1/AD[1]</td>
</tr>
<tr>
<td>11.059</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>tv80s/i_tv80_core/i_reg/RegsL_RegsL_0_0_s1/DO[1]</td>
</tr>
<tr>
<td>11.533</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>tv80s/i_tv80_core/ID16_1_s/I0</td>
</tr>
<tr>
<td>12.082</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>tv80s/i_tv80_core/ID16_1_s/COUT</td>
</tr>
<tr>
<td>12.082</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>tv80s/i_tv80_core/ID16_2_s/CIN</td>
</tr>
<tr>
<td>12.117</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>tv80s/i_tv80_core/ID16_2_s/COUT</td>
</tr>
<tr>
<td>12.117</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>tv80s/i_tv80_core/ID16_3_s/CIN</td>
</tr>
<tr>
<td>12.152</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>tv80s/i_tv80_core/ID16_3_s/COUT</td>
</tr>
<tr>
<td>12.152</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>tv80s/i_tv80_core/ID16_4_s/CIN</td>
</tr>
<tr>
<td>12.188</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>tv80s/i_tv80_core/ID16_4_s/COUT</td>
</tr>
<tr>
<td>12.188</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>tv80s/i_tv80_core/ID16_5_s/CIN</td>
</tr>
<tr>
<td>12.223</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>tv80s/i_tv80_core/ID16_5_s/COUT</td>
</tr>
<tr>
<td>12.223</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>tv80s/i_tv80_core/ID16_6_s/CIN</td>
</tr>
<tr>
<td>12.258</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>tv80s/i_tv80_core/ID16_6_s/COUT</td>
</tr>
<tr>
<td>12.258</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>tv80s/i_tv80_core/ID16_7_s/CIN</td>
</tr>
<tr>
<td>12.293</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>tv80s/i_tv80_core/ID16_7_s/COUT</td>
</tr>
<tr>
<td>12.293</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>tv80s/i_tv80_core/ID16_8_s/CIN</td>
</tr>
<tr>
<td>12.328</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>tv80s/i_tv80_core/ID16_8_s/COUT</td>
</tr>
<tr>
<td>12.328</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>tv80s/i_tv80_core/ID16_9_s/CIN</td>
</tr>
<tr>
<td>12.364</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>tv80s/i_tv80_core/ID16_9_s/COUT</td>
</tr>
<tr>
<td>12.364</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>tv80s/i_tv80_core/ID16_10_s/CIN</td>
</tr>
<tr>
<td>12.834</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>tv80s/i_tv80_core/ID16_10_s/SUM</td>
</tr>
<tr>
<td>13.308</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>tv80s/i_tv80_core/RegDIH_2_s2/I1</td>
</tr>
<tr>
<td>13.863</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>tv80s/i_tv80_core/RegDIH_2_s2/F</td>
</tr>
<tr>
<td>14.337</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>tv80s/i_tv80_core/RegDIH_2_s1/I1</td>
</tr>
<tr>
<td>14.892</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>tv80s/i_tv80_core/RegDIH_2_s1/F</td>
</tr>
<tr>
<td>15.366</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>tv80s/i_tv80_core/RegDIH_2_s0/I1</td>
</tr>
<tr>
<td>15.921</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>tv80s/i_tv80_core/RegDIH_2_s0/F</td>
</tr>
<tr>
<td>16.395</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>tv80s/i_tv80_core/i_reg/RegsH_RegsH_0_0_s0/DI[2]</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>251</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>tv80s/i_tv80_core/i_reg/RegsH_RegsH_0_0_s0/CLK</td>
</tr>
<tr>
<td>10.325</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>tv80s/i_tv80_core/i_reg/RegsH_RegsH_0_0_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 8.219, 51.255%; route: 7.584, 47.298%; tC2Q: 0.232, 1.447%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.069</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.395</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.325</td>
</tr>
<tr>
<td class="label">From</td>
<td>tv80s/i_tv80_core/F_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tv80s/i_tv80_core/i_reg/RegsH_RegsH_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>251</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>tv80s/i_tv80_core/F_7_s0/CLK</td>
</tr>
<tr>
<td>0.592</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>tv80s/i_tv80_core/F_7_s0/Q</td>
</tr>
<tr>
<td>1.066</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>tv80s/i_tv80_core/i_mcode/n809_s15/I1</td>
</tr>
<tr>
<td>1.621</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>tv80s/i_tv80_core/i_mcode/n809_s15/F</td>
</tr>
<tr>
<td>2.095</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>tv80s/i_tv80_core/i_mcode/n809_s13/I1</td>
</tr>
<tr>
<td>2.198</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>tv80s/i_tv80_core/i_mcode/n809_s13/O</td>
</tr>
<tr>
<td>2.672</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>tv80s/i_tv80_core/i_mcode/mcycles_d_2_s8/I1</td>
</tr>
<tr>
<td>3.227</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>tv80s/i_tv80_core/i_mcode/mcycles_d_2_s8/F</td>
</tr>
<tr>
<td>3.701</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>tv80s/i_tv80_core/RegAddrA_1_s21/I1</td>
</tr>
<tr>
<td>4.256</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>tv80s/i_tv80_core/RegAddrA_1_s21/F</td>
</tr>
<tr>
<td>4.730</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>tv80s/i_tv80_core/RegAddrA_1_s23/I1</td>
</tr>
<tr>
<td>5.285</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>tv80s/i_tv80_core/RegAddrA_1_s23/F</td>
</tr>
<tr>
<td>5.759</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>tv80s/i_tv80_core/RegAddrA_1_s10/I0</td>
</tr>
<tr>
<td>6.276</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>tv80s/i_tv80_core/RegAddrA_1_s10/F</td>
</tr>
<tr>
<td>6.750</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>tv80s/i_tv80_core/n1692_s18/I1</td>
</tr>
<tr>
<td>7.305</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>tv80s/i_tv80_core/n1692_s18/F</td>
</tr>
<tr>
<td>7.779</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>tv80s/i_tv80_core/RegAddrA_0_s9/I0</td>
</tr>
<tr>
<td>8.296</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>tv80s/i_tv80_core/RegAddrA_0_s9/F</td>
</tr>
<tr>
<td>8.770</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>tv80s/i_tv80_core/RegAddrA_2_s11/I3</td>
</tr>
<tr>
<td>9.141</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>tv80s/i_tv80_core/RegAddrA_2_s11/F</td>
</tr>
<tr>
<td>9.615</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>tv80s/i_tv80_core/RegAddrA_1_s6/I2</td>
</tr>
<tr>
<td>10.068</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>tv80s/i_tv80_core/RegAddrA_1_s6/F</td>
</tr>
<tr>
<td>10.542</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>tv80s/i_tv80_core/i_reg/RegsL_RegsL_0_0_s1/AD[1]</td>
</tr>
<tr>
<td>11.059</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>tv80s/i_tv80_core/i_reg/RegsL_RegsL_0_0_s1/DO[1]</td>
</tr>
<tr>
<td>11.533</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>tv80s/i_tv80_core/ID16_1_s/I0</td>
</tr>
<tr>
<td>12.082</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>tv80s/i_tv80_core/ID16_1_s/COUT</td>
</tr>
<tr>
<td>12.082</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>tv80s/i_tv80_core/ID16_2_s/CIN</td>
</tr>
<tr>
<td>12.117</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>tv80s/i_tv80_core/ID16_2_s/COUT</td>
</tr>
<tr>
<td>12.117</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>tv80s/i_tv80_core/ID16_3_s/CIN</td>
</tr>
<tr>
<td>12.152</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>tv80s/i_tv80_core/ID16_3_s/COUT</td>
</tr>
<tr>
<td>12.152</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>tv80s/i_tv80_core/ID16_4_s/CIN</td>
</tr>
<tr>
<td>12.188</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>tv80s/i_tv80_core/ID16_4_s/COUT</td>
</tr>
<tr>
<td>12.188</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>tv80s/i_tv80_core/ID16_5_s/CIN</td>
</tr>
<tr>
<td>12.223</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>tv80s/i_tv80_core/ID16_5_s/COUT</td>
</tr>
<tr>
<td>12.223</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>tv80s/i_tv80_core/ID16_6_s/CIN</td>
</tr>
<tr>
<td>12.258</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>tv80s/i_tv80_core/ID16_6_s/COUT</td>
</tr>
<tr>
<td>12.258</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>tv80s/i_tv80_core/ID16_7_s/CIN</td>
</tr>
<tr>
<td>12.293</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>tv80s/i_tv80_core/ID16_7_s/COUT</td>
</tr>
<tr>
<td>12.293</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>tv80s/i_tv80_core/ID16_8_s/CIN</td>
</tr>
<tr>
<td>12.328</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>tv80s/i_tv80_core/ID16_8_s/COUT</td>
</tr>
<tr>
<td>12.328</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>tv80s/i_tv80_core/ID16_9_s/CIN</td>
</tr>
<tr>
<td>12.364</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>tv80s/i_tv80_core/ID16_9_s/COUT</td>
</tr>
<tr>
<td>12.364</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>tv80s/i_tv80_core/ID16_10_s/CIN</td>
</tr>
<tr>
<td>12.834</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>tv80s/i_tv80_core/ID16_10_s/SUM</td>
</tr>
<tr>
<td>13.308</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>tv80s/i_tv80_core/RegDIH_2_s2/I1</td>
</tr>
<tr>
<td>13.863</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>tv80s/i_tv80_core/RegDIH_2_s2/F</td>
</tr>
<tr>
<td>14.337</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>tv80s/i_tv80_core/RegDIH_2_s1/I1</td>
</tr>
<tr>
<td>14.892</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>tv80s/i_tv80_core/RegDIH_2_s1/F</td>
</tr>
<tr>
<td>15.366</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>tv80s/i_tv80_core/RegDIH_2_s0/I1</td>
</tr>
<tr>
<td>15.921</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>tv80s/i_tv80_core/RegDIH_2_s0/F</td>
</tr>
<tr>
<td>16.395</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>tv80s/i_tv80_core/i_reg/RegsH_RegsH_0_0_s/DI[2]</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>251</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>tv80s/i_tv80_core/i_reg/RegsH_RegsH_0_0_s/CLK</td>
</tr>
<tr>
<td>10.325</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>tv80s/i_tv80_core/i_reg/RegsH_RegsH_0_0_s</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 8.219, 51.255%; route: 7.584, 47.298%; tC2Q: 0.232, 1.447%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.971</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.325</td>
</tr>
<tr>
<td class="label">From</td>
<td>tv80s/i_tv80_core/F_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tv80s/i_tv80_core/IncDecZ_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>251</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>tv80s/i_tv80_core/F_7_s0/CLK</td>
</tr>
<tr>
<td>0.592</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>tv80s/i_tv80_core/F_7_s0/Q</td>
</tr>
<tr>
<td>1.066</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>tv80s/i_tv80_core/i_mcode/n809_s15/I1</td>
</tr>
<tr>
<td>1.621</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>tv80s/i_tv80_core/i_mcode/n809_s15/F</td>
</tr>
<tr>
<td>2.095</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>tv80s/i_tv80_core/i_mcode/n809_s13/I1</td>
</tr>
<tr>
<td>2.198</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>tv80s/i_tv80_core/i_mcode/n809_s13/O</td>
</tr>
<tr>
<td>2.672</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>tv80s/i_tv80_core/i_mcode/mcycles_d_2_s8/I1</td>
</tr>
<tr>
<td>3.227</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>tv80s/i_tv80_core/i_mcode/mcycles_d_2_s8/F</td>
</tr>
<tr>
<td>3.701</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>tv80s/i_tv80_core/RegAddrA_1_s21/I1</td>
</tr>
<tr>
<td>4.256</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>tv80s/i_tv80_core/RegAddrA_1_s21/F</td>
</tr>
<tr>
<td>4.730</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>tv80s/i_tv80_core/RegAddrA_1_s23/I1</td>
</tr>
<tr>
<td>5.285</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>tv80s/i_tv80_core/RegAddrA_1_s23/F</td>
</tr>
<tr>
<td>5.759</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>tv80s/i_tv80_core/RegAddrA_1_s10/I0</td>
</tr>
<tr>
<td>6.276</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>tv80s/i_tv80_core/RegAddrA_1_s10/F</td>
</tr>
<tr>
<td>6.750</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>tv80s/i_tv80_core/n1692_s18/I1</td>
</tr>
<tr>
<td>7.305</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>tv80s/i_tv80_core/n1692_s18/F</td>
</tr>
<tr>
<td>7.779</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>tv80s/i_tv80_core/RegAddrA_0_s9/I0</td>
</tr>
<tr>
<td>8.296</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>tv80s/i_tv80_core/RegAddrA_0_s9/F</td>
</tr>
<tr>
<td>8.770</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>tv80s/i_tv80_core/RegAddrA_2_s11/I3</td>
</tr>
<tr>
<td>9.141</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>tv80s/i_tv80_core/RegAddrA_2_s11/F</td>
</tr>
<tr>
<td>9.615</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>tv80s/i_tv80_core/RegAddrA_1_s6/I2</td>
</tr>
<tr>
<td>10.068</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>tv80s/i_tv80_core/RegAddrA_1_s6/F</td>
</tr>
<tr>
<td>10.542</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>tv80s/i_tv80_core/i_reg/RegsL_RegsL_0_0_s1/AD[1]</td>
</tr>
<tr>
<td>11.059</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>tv80s/i_tv80_core/i_reg/RegsL_RegsL_0_0_s1/DO[1]</td>
</tr>
<tr>
<td>11.533</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>tv80s/i_tv80_core/ID16_1_s/I0</td>
</tr>
<tr>
<td>12.082</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>tv80s/i_tv80_core/ID16_1_s/COUT</td>
</tr>
<tr>
<td>12.082</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>tv80s/i_tv80_core/ID16_2_s/CIN</td>
</tr>
<tr>
<td>12.117</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>tv80s/i_tv80_core/ID16_2_s/COUT</td>
</tr>
<tr>
<td>12.117</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>tv80s/i_tv80_core/ID16_3_s/CIN</td>
</tr>
<tr>
<td>12.152</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>tv80s/i_tv80_core/ID16_3_s/COUT</td>
</tr>
<tr>
<td>12.152</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>tv80s/i_tv80_core/ID16_4_s/CIN</td>
</tr>
<tr>
<td>12.188</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>tv80s/i_tv80_core/ID16_4_s/COUT</td>
</tr>
<tr>
<td>12.188</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>tv80s/i_tv80_core/ID16_5_s/CIN</td>
</tr>
<tr>
<td>12.223</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>tv80s/i_tv80_core/ID16_5_s/COUT</td>
</tr>
<tr>
<td>12.223</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>tv80s/i_tv80_core/ID16_6_s/CIN</td>
</tr>
<tr>
<td>12.258</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>tv80s/i_tv80_core/ID16_6_s/COUT</td>
</tr>
<tr>
<td>12.258</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>tv80s/i_tv80_core/ID16_7_s/CIN</td>
</tr>
<tr>
<td>12.293</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>tv80s/i_tv80_core/ID16_7_s/COUT</td>
</tr>
<tr>
<td>12.293</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>tv80s/i_tv80_core/ID16_8_s/CIN</td>
</tr>
<tr>
<td>12.328</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>tv80s/i_tv80_core/ID16_8_s/COUT</td>
</tr>
<tr>
<td>12.328</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>tv80s/i_tv80_core/ID16_9_s/CIN</td>
</tr>
<tr>
<td>12.364</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>tv80s/i_tv80_core/ID16_9_s/COUT</td>
</tr>
<tr>
<td>12.364</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>tv80s/i_tv80_core/ID16_10_s/CIN</td>
</tr>
<tr>
<td>12.399</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>tv80s/i_tv80_core/ID16_10_s/COUT</td>
</tr>
<tr>
<td>12.399</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>tv80s/i_tv80_core/ID16_11_s/CIN</td>
</tr>
<tr>
<td>12.434</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>tv80s/i_tv80_core/ID16_11_s/COUT</td>
</tr>
<tr>
<td>12.434</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>tv80s/i_tv80_core/ID16_12_s/CIN</td>
</tr>
<tr>
<td>12.469</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>tv80s/i_tv80_core/ID16_12_s/COUT</td>
</tr>
<tr>
<td>12.469</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>tv80s/i_tv80_core/ID16_13_s/CIN</td>
</tr>
<tr>
<td>12.939</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>tv80s/i_tv80_core/ID16_13_s/SUM</td>
</tr>
<tr>
<td>13.413</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>tv80s/i_tv80_core/n1692_s15/I1</td>
</tr>
<tr>
<td>13.968</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>tv80s/i_tv80_core/n1692_s15/F</td>
</tr>
<tr>
<td>14.442</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>tv80s/i_tv80_core/n1692_s3/I2</td>
</tr>
<tr>
<td>14.895</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>tv80s/i_tv80_core/n1692_s3/F</td>
</tr>
<tr>
<td>15.369</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>tv80s/i_tv80_core/n1692_s0/I2</td>
</tr>
<tr>
<td>15.822</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>tv80s/i_tv80_core/n1692_s0/F</td>
</tr>
<tr>
<td>16.296</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>tv80s/i_tv80_core/IncDecZ_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>251</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>tv80s/i_tv80_core/IncDecZ_s0/CLK</td>
</tr>
<tr>
<td>10.325</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>tv80s/i_tv80_core/IncDecZ_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 8.120, 50.954%; route: 7.584, 47.590%; tC2Q: 0.232, 1.456%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.788</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.113</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.325</td>
</tr>
<tr>
<td class="label">From</td>
<td>tv80s/i_tv80_core/F_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tv80s/i_tv80_core/i_reg/RegsL_RegsL_0_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>251</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>tv80s/i_tv80_core/F_7_s0/CLK</td>
</tr>
<tr>
<td>0.592</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>tv80s/i_tv80_core/F_7_s0/Q</td>
</tr>
<tr>
<td>1.066</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>tv80s/i_tv80_core/i_mcode/n809_s15/I1</td>
</tr>
<tr>
<td>1.621</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>tv80s/i_tv80_core/i_mcode/n809_s15/F</td>
</tr>
<tr>
<td>2.095</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>tv80s/i_tv80_core/i_mcode/n809_s13/I1</td>
</tr>
<tr>
<td>2.198</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>tv80s/i_tv80_core/i_mcode/n809_s13/O</td>
</tr>
<tr>
<td>2.672</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>tv80s/i_tv80_core/i_mcode/mcycles_d_2_s8/I1</td>
</tr>
<tr>
<td>3.227</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>tv80s/i_tv80_core/i_mcode/mcycles_d_2_s8/F</td>
</tr>
<tr>
<td>3.701</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>tv80s/i_tv80_core/RegAddrA_1_s21/I1</td>
</tr>
<tr>
<td>4.256</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>tv80s/i_tv80_core/RegAddrA_1_s21/F</td>
</tr>
<tr>
<td>4.730</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>tv80s/i_tv80_core/RegAddrA_1_s23/I1</td>
</tr>
<tr>
<td>5.285</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>tv80s/i_tv80_core/RegAddrA_1_s23/F</td>
</tr>
<tr>
<td>5.759</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>tv80s/i_tv80_core/RegAddrA_1_s10/I0</td>
</tr>
<tr>
<td>6.276</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>tv80s/i_tv80_core/RegAddrA_1_s10/F</td>
</tr>
<tr>
<td>6.750</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>tv80s/i_tv80_core/n1692_s18/I1</td>
</tr>
<tr>
<td>7.305</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>tv80s/i_tv80_core/n1692_s18/F</td>
</tr>
<tr>
<td>7.779</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>tv80s/i_tv80_core/RegAddrA_0_s9/I0</td>
</tr>
<tr>
<td>8.296</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>tv80s/i_tv80_core/RegAddrA_0_s9/F</td>
</tr>
<tr>
<td>8.770</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>tv80s/i_tv80_core/RegAddrA_2_s11/I3</td>
</tr>
<tr>
<td>9.141</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>tv80s/i_tv80_core/RegAddrA_2_s11/F</td>
</tr>
<tr>
<td>9.615</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>tv80s/i_tv80_core/RegAddrA_1_s6/I2</td>
</tr>
<tr>
<td>10.068</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>tv80s/i_tv80_core/RegAddrA_1_s6/F</td>
</tr>
<tr>
<td>10.542</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>tv80s/i_tv80_core/i_reg/RegsL_RegsL_0_0_s1/AD[1]</td>
</tr>
<tr>
<td>11.059</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>tv80s/i_tv80_core/i_reg/RegsL_RegsL_0_0_s1/DO[1]</td>
</tr>
<tr>
<td>11.533</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>tv80s/i_tv80_core/ID16_1_s/I0</td>
</tr>
<tr>
<td>12.082</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>tv80s/i_tv80_core/ID16_1_s/COUT</td>
</tr>
<tr>
<td>12.082</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>tv80s/i_tv80_core/ID16_2_s/CIN</td>
</tr>
<tr>
<td>12.552</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>tv80s/i_tv80_core/ID16_2_s/SUM</td>
</tr>
<tr>
<td>13.026</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>tv80s/i_tv80_core/RegDIL_2_s2/I1</td>
</tr>
<tr>
<td>13.581</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>tv80s/i_tv80_core/RegDIL_2_s2/F</td>
</tr>
<tr>
<td>14.055</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>tv80s/i_tv80_core/RegDIL_2_s1/I1</td>
</tr>
<tr>
<td>14.610</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>tv80s/i_tv80_core/RegDIL_2_s1/F</td>
</tr>
<tr>
<td>15.084</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>tv80s/i_tv80_core/RegDIL_2_s0/I1</td>
</tr>
<tr>
<td>15.639</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>tv80s/i_tv80_core/RegDIL_2_s0/F</td>
</tr>
<tr>
<td>16.113</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>tv80s/i_tv80_core/i_reg/RegsL_RegsL_0_0_s1/DI[2]</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>251</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>tv80s/i_tv80_core/i_reg/RegsL_RegsL_0_0_s1/CLK</td>
</tr>
<tr>
<td>10.325</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>tv80s/i_tv80_core/i_reg/RegsL_RegsL_0_0_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 7.937, 50.384%; route: 7.584, 48.143%; tC2Q: 0.232, 1.473%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
