# [doc = "Register `FILT1` reader"] pub type R = crate :: R < Filt1Spec > ; # [doc = "Register `FILT1` writer"] pub type W = crate :: W < Filt1Spec > ; # [doc = "Filter pin select\n\nValue on reset: 0"] # [derive (Clone , Copy , Debug , PartialEq , Eq)] # [repr (u8)] pub enum Filtsel { # [doc = "0: Select LLWU_P0 for filter"] _0000 = 0 , # [doc = "15: Select LLWU_P15 for filter"] _1111 = 15 , } impl From < Filtsel > for u8 { # [inline (always)] fn from (variant : Filtsel) -> Self { variant as _ } } impl crate :: FieldSpec for Filtsel { type Ux = u8 ; } impl crate :: IsEnum for Filtsel { } # [doc = "Field `FILTSEL` reader - Filter pin select"] pub type FiltselR = crate :: FieldReader < Filtsel > ; impl FiltselR { # [doc = "Get enumerated values variant"] # [inline (always)] pub const fn variant (& self) -> Option < Filtsel > { match self . bits { 0 => Some (Filtsel :: _0000) , 15 => Some (Filtsel :: _1111) , _ => None , } } # [doc = "Select LLWU_P0 for filter"] # [inline (always)] pub fn is_0000 (& self) -> bool { * self == Filtsel :: _0000 } # [doc = "Select LLWU_P15 for filter"] # [inline (always)] pub fn is_1111 (& self) -> bool { * self == Filtsel :: _1111 } } # [doc = "Field `FILTSEL` writer - Filter pin select"] pub type FiltselW < 'a , REG > = crate :: FieldWriter < 'a , REG , 4 , Filtsel > ; impl < 'a , REG > FiltselW < 'a , REG > where REG : crate :: Writable + crate :: RegisterSpec , REG :: Ux : From < u8 > { # [doc = "Select LLWU_P0 for filter"] # [inline (always)] pub fn _0000 (self) -> & 'a mut crate :: W < REG > { self . variant (Filtsel :: _0000) } # [doc = "Select LLWU_P15 for filter"] # [inline (always)] pub fn _1111 (self) -> & 'a mut crate :: W < REG > { self . variant (Filtsel :: _1111) } } # [doc = "Digital Filter on External Pin\n\nValue on reset: 0"] # [derive (Clone , Copy , Debug , PartialEq , Eq)] # [repr (u8)] pub enum Filte { # [doc = "0: Filter disabled"] _00 = 0 , # [doc = "1: Filter posedge detect enabled"] _01 = 1 , # [doc = "2: Filter negedge detect enabled"] _10 = 2 , # [doc = "3: Filter any edge detect enabled"] _11 = 3 , } impl From < Filte > for u8 { # [inline (always)] fn from (variant : Filte) -> Self { variant as _ } } impl crate :: FieldSpec for Filte { type Ux = u8 ; } impl crate :: IsEnum for Filte { } # [doc = "Field `FILTE` reader - Digital Filter on External Pin"] pub type FilteR = crate :: FieldReader < Filte > ; impl FilteR { # [doc = "Get enumerated values variant"] # [inline (always)] pub const fn variant (& self) -> Filte { match self . bits { 0 => Filte :: _00 , 1 => Filte :: _01 , 2 => Filte :: _10 , 3 => Filte :: _11 , _ => unreachable ! () , } } # [doc = "Filter disabled"] # [inline (always)] pub fn is_00 (& self) -> bool { * self == Filte :: _00 } # [doc = "Filter posedge detect enabled"] # [inline (always)] pub fn is_01 (& self) -> bool { * self == Filte :: _01 } # [doc = "Filter negedge detect enabled"] # [inline (always)] pub fn is_10 (& self) -> bool { * self == Filte :: _10 } # [doc = "Filter any edge detect enabled"] # [inline (always)] pub fn is_11 (& self) -> bool { * self == Filte :: _11 } } # [doc = "Field `FILTE` writer - Digital Filter on External Pin"] pub type FilteW < 'a , REG > = crate :: FieldWriter < 'a , REG , 2 , Filte , crate :: Safe > ; impl < 'a , REG > FilteW < 'a , REG > where REG : crate :: Writable + crate :: RegisterSpec , REG :: Ux : From < u8 > { # [doc = "Filter disabled"] # [inline (always)] pub fn _00 (self) -> & 'a mut crate :: W < REG > { self . variant (Filte :: _00) } # [doc = "Filter posedge detect enabled"] # [inline (always)] pub fn _01 (self) -> & 'a mut crate :: W < REG > { self . variant (Filte :: _01) } # [doc = "Filter negedge detect enabled"] # [inline (always)] pub fn _10 (self) -> & 'a mut crate :: W < REG > { self . variant (Filte :: _10) } # [doc = "Filter any edge detect enabled"] # [inline (always)] pub fn _11 (self) -> & 'a mut crate :: W < REG > { self . variant (Filte :: _11) } } # [doc = "Filter Detect Flag\n\nValue on reset: 0"] # [derive (Clone , Copy , Debug , PartialEq , Eq)] pub enum Filtf { # [doc = "0: Pin Filter 1 was not a wakeup source"] _0 = 0 , # [doc = "1: Pin Filter 1 was a wakeup source"] _1 = 1 , } impl From < Filtf > for bool { # [inline (always)] fn from (variant : Filtf) -> Self { variant as u8 != 0 } } # [doc = "Field `FILTF` reader - Filter Detect Flag"] pub type FiltfR = crate :: BitReader < Filtf > ; impl FiltfR { # [doc = "Get enumerated values variant"] # [inline (always)] pub const fn variant (& self) -> Filtf { match self . bits { false => Filtf :: _0 , true => Filtf :: _1 , } } # [doc = "Pin Filter 1 was not a wakeup source"] # [inline (always)] pub fn is_0 (& self) -> bool { * self == Filtf :: _0 } # [doc = "Pin Filter 1 was a wakeup source"] # [inline (always)] pub fn is_1 (& self) -> bool { * self == Filtf :: _1 } } # [doc = "Field `FILTF` writer - Filter Detect Flag"] pub type FiltfW < 'a , REG > = crate :: BitWriter < 'a , REG , Filtf > ; impl < 'a , REG > FiltfW < 'a , REG > where REG : crate :: Writable + crate :: RegisterSpec , { # [doc = "Pin Filter 1 was not a wakeup source"] # [inline (always)] pub fn _0 (self) -> & 'a mut crate :: W < REG > { self . variant (Filtf :: _0) } # [doc = "Pin Filter 1 was a wakeup source"] # [inline (always)] pub fn _1 (self) -> & 'a mut crate :: W < REG > { self . variant (Filtf :: _1) } } impl R { # [doc = "Bits 0:3 - Filter pin select"] # [inline (always)] pub fn filtsel (& self) -> FiltselR { FiltselR :: new (self . bits & 0x0f) } # [doc = "Bits 5:6 - Digital Filter on External Pin"] # [inline (always)] pub fn filte (& self) -> FilteR { FilteR :: new ((self . bits >> 5) & 3) } # [doc = "Bit 7 - Filter Detect Flag"] # [inline (always)] pub fn filtf (& self) -> FiltfR { FiltfR :: new (((self . bits >> 7) & 1) != 0) } } impl W { # [doc = "Bits 0:3 - Filter pin select"] # [inline (always)] # [must_use] pub fn filtsel (& mut self) -> FiltselW < Filt1Spec > { FiltselW :: new (self , 0) } # [doc = "Bits 5:6 - Digital Filter on External Pin"] # [inline (always)] # [must_use] pub fn filte (& mut self) -> FilteW < Filt1Spec > { FilteW :: new (self , 5) } # [doc = "Bit 7 - Filter Detect Flag"] # [inline (always)] # [must_use] pub fn filtf (& mut self) -> FiltfW < Filt1Spec > { FiltfW :: new (self , 7) } } # [doc = "LLWU Pin Filter 1 Register\n\nYou can [`read`](crate::Reg::read) this register and get [`filt1::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`filt1::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."] pub struct Filt1Spec ; impl crate :: RegisterSpec for Filt1Spec { type Ux = u8 ; } # [doc = "`read()` method returns [`filt1::R`](R) reader structure"] impl crate :: Readable for Filt1Spec { } # [doc = "`write(|w| ..)` method takes [`filt1::W`](W) writer structure"] impl crate :: Writable for Filt1Spec { type Safety = crate :: Unsafe ; const ZERO_TO_MODIFY_FIELDS_BITMAP : u8 = 0 ; const ONE_TO_MODIFY_FIELDS_BITMAP : u8 = 0 ; } # [doc = "`reset()` method sets FILT1 to value 0"] impl crate :: Resettable for Filt1Spec { const RESET_VALUE : u8 = 0 ; }