#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x6279d1543c70 .scope module, "top_sum_res_tb" "top_sum_res_tb" 2 11;
 .timescale -9 -12;
v0x6279d1590180_0 .var "A", 3 0;
v0x6279d1590260_0 .var "B", 3 0;
v0x6279d1590370_0 .net "SSeg", 0 6, v0x6279d158e710_0;  1 drivers
v0x6279d1590410_0 .var "Sel", 0 0;
v0x6279d15904b0_0 .net "an", 3 0, L_0x6279d1592250;  1 drivers
v0x6279d15905c0_0 .var "clk", 0 0;
v0x6279d1590660_0 .var "rst", 0 0;
S_0x6279d15443b0 .scope module, "TSR" "top_sum_res" 2 21, 3 3 0, S_0x6279d1543c70;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Sel";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 7 "SSeg";
    .port_info 6 /OUTPUT 4 "an";
v0x6279d158f750_0 .net "A", 3 0, v0x6279d1590180_0;  1 drivers
v0x6279d158f830_0 .net "B", 3 0, v0x6279d1590260_0;  1 drivers
v0x6279d158f8f0_0 .net "Cout", 0 0, L_0x6279d1591d90;  1 drivers
v0x6279d158f990_0 .net "S", 3 0, L_0x6279d1592030;  1 drivers
v0x6279d158fa80_0 .net "SSeg", 0 6, v0x6279d158e710_0;  alias, 1 drivers
v0x6279d158fbc0_0 .net "Sel", 0 0, v0x6279d1590410_0;  1 drivers
v0x6279d158fc60_0 .net "an", 3 0, L_0x6279d1592250;  alias, 1 drivers
v0x6279d158fd70_0 .net "clk", 0 0, v0x6279d15905c0_0;  1 drivers
v0x6279d158fe60_0 .net "inp_top", 4 0, L_0x6279d1590700;  1 drivers
v0x6279d158ffb0_0 .net "rst", 0 0, v0x6279d1590660_0;  1 drivers
L_0x6279d1590700 .concat [ 4 1 0 0], L_0x6279d1592030, L_0x6279d1591d90;
S_0x6279d1546a30 .scope module, "sr" "sum_res_4b" 3 19, 4 3 0, S_0x6279d15443b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Sel";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 4 "S";
L_0x6279d1590910 .functor XOR 4, v0x6279d1590260_0, L_0x6279d1590870, C4<0000>, C4<0000>;
v0x6279d158d120_0 .net "A", 3 0, v0x6279d1590180_0;  alias, 1 drivers
v0x6279d158d200_0 .net "B", 3 0, v0x6279d1590260_0;  alias, 1 drivers
v0x6279d158d2c0_0 .net "B_c", 3 0, L_0x6279d1590910;  1 drivers
v0x6279d158d360_0 .net "Cout", 0 0, L_0x6279d1591d90;  alias, 1 drivers
v0x6279d158d450_0 .net "S", 3 0, L_0x6279d1592030;  alias, 1 drivers
v0x6279d158d540_0 .net "Sel", 0 0, v0x6279d1590410_0;  alias, 1 drivers
v0x6279d158d630_0 .net *"_ivl_0", 3 0, L_0x6279d1590870;  1 drivers
L_0x6279d1590870 .concat [ 1 1 1 1], v0x6279d1590410_0, v0x6279d1590410_0, v0x6279d1590410_0, v0x6279d1590410_0;
S_0x6279d1540f20 .scope module, "UUT" "sum4b_estruc" 4 17, 5 3 0, S_0x6279d1546a30;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Ci";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 4 "S";
v0x6279d158c960_0 .net "A", 3 0, v0x6279d1590180_0;  alias, 1 drivers
v0x6279d158ca60_0 .net "B", 3 0, L_0x6279d1590910;  alias, 1 drivers
v0x6279d158cb40_0 .net "Ci", 0 0, v0x6279d1590410_0;  alias, 1 drivers
v0x6279d158cc10_0 .net "Cout", 0 0, L_0x6279d1591d90;  alias, 1 drivers
v0x6279d158cce0_0 .net "S", 3 0, L_0x6279d1592030;  alias, 1 drivers
v0x6279d158cdd0_0 .net "c0", 0 0, L_0x6279d1590ce0;  1 drivers
v0x6279d158cec0_0 .net "c1", 0 0, L_0x6279d1591200;  1 drivers
v0x6279d158cfb0_0 .net "c2", 0 0, L_0x6279d15917e0;  1 drivers
L_0x6279d1590df0 .part v0x6279d1590180_0, 0, 1;
L_0x6279d1590e90 .part L_0x6279d1590910, 0, 1;
L_0x6279d1591310 .part v0x6279d1590180_0, 1, 1;
L_0x6279d15913b0 .part L_0x6279d1590910, 1, 1;
L_0x6279d15918f0 .part v0x6279d1590180_0, 2, 1;
L_0x6279d1591990 .part L_0x6279d1590910, 2, 1;
L_0x6279d1591ea0 .part v0x6279d1590180_0, 3, 1;
L_0x6279d1591f40 .part L_0x6279d1590910, 3, 1;
L_0x6279d1592030 .concat8 [ 1 1 1 1], L_0x6279d1590aa0, L_0x6279d1590fa0, L_0x6279d1591580, L_0x6279d1591ae0;
S_0x6279d153b360 .scope module, "S0" "sum1b_estruc" 5 15, 6 1 0, S_0x6279d1540f20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Ci";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "S";
L_0x6279d1590a10 .functor AND 1, L_0x6279d1590df0, L_0x6279d1590e90, C4<1>, C4<1>;
L_0x6279d1590aa0 .functor XOR 1, L_0x6279d1590b10, v0x6279d1590410_0, C4<0>, C4<0>;
L_0x6279d1590b10 .functor XOR 1, L_0x6279d1590df0, L_0x6279d1590e90, C4<0>, C4<0>;
L_0x6279d1590c70 .functor AND 1, L_0x6279d1590b10, v0x6279d1590410_0, C4<1>, C4<1>;
L_0x6279d1590ce0 .functor OR 1, L_0x6279d1590c70, L_0x6279d1590a10, C4<0>, C4<0>;
v0x6279d154b930_0 .net "A", 0 0, L_0x6279d1590df0;  1 drivers
v0x6279d158a8a0_0 .net "B", 0 0, L_0x6279d1590e90;  1 drivers
v0x6279d158a960_0 .net "Ci", 0 0, v0x6279d1590410_0;  alias, 1 drivers
v0x6279d158aa00_0 .net "Cout", 0 0, L_0x6279d1590ce0;  alias, 1 drivers
v0x6279d158aac0_0 .net "S", 0 0, L_0x6279d1590aa0;  1 drivers
v0x6279d158abd0_0 .net "a_ab", 0 0, L_0x6279d1590a10;  1 drivers
v0x6279d158ac90_0 .net "cout_t", 0 0, L_0x6279d1590c70;  1 drivers
v0x6279d158ad50_0 .net "x_ab", 0 0, L_0x6279d1590b10;  1 drivers
S_0x6279d158aeb0 .scope module, "S1" "sum1b_estruc" 5 21, 6 1 0, S_0x6279d1540f20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Ci";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "S";
L_0x6279d1590f30 .functor AND 1, L_0x6279d1591310, L_0x6279d15913b0, C4<1>, C4<1>;
L_0x6279d1590fa0 .functor XOR 1, L_0x6279d15910a0, L_0x6279d1590ce0, C4<0>, C4<0>;
L_0x6279d15910a0 .functor XOR 1, L_0x6279d1591310, L_0x6279d15913b0, C4<0>, C4<0>;
L_0x6279d1591160 .functor AND 1, L_0x6279d15910a0, L_0x6279d1590ce0, C4<1>, C4<1>;
L_0x6279d1591200 .functor OR 1, L_0x6279d1591160, L_0x6279d1590f30, C4<0>, C4<0>;
v0x6279d158b0b0_0 .net "A", 0 0, L_0x6279d1591310;  1 drivers
v0x6279d158b170_0 .net "B", 0 0, L_0x6279d15913b0;  1 drivers
v0x6279d158b230_0 .net "Ci", 0 0, L_0x6279d1590ce0;  alias, 1 drivers
v0x6279d158b300_0 .net "Cout", 0 0, L_0x6279d1591200;  alias, 1 drivers
v0x6279d158b3a0_0 .net "S", 0 0, L_0x6279d1590fa0;  1 drivers
v0x6279d158b490_0 .net "a_ab", 0 0, L_0x6279d1590f30;  1 drivers
v0x6279d158b550_0 .net "cout_t", 0 0, L_0x6279d1591160;  1 drivers
v0x6279d158b610_0 .net "x_ab", 0 0, L_0x6279d15910a0;  1 drivers
S_0x6279d158b770 .scope module, "S2" "sum1b_estruc" 5 27, 6 1 0, S_0x6279d1540f20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Ci";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "S";
L_0x6279d1591510 .functor AND 1, L_0x6279d15918f0, L_0x6279d1591990, C4<1>, C4<1>;
L_0x6279d1591580 .functor XOR 1, L_0x6279d1591680, L_0x6279d1591200, C4<0>, C4<0>;
L_0x6279d1591680 .functor XOR 1, L_0x6279d15918f0, L_0x6279d1591990, C4<0>, C4<0>;
L_0x6279d1591740 .functor AND 1, L_0x6279d1591680, L_0x6279d1591200, C4<1>, C4<1>;
L_0x6279d15917e0 .functor OR 1, L_0x6279d1591740, L_0x6279d1591510, C4<0>, C4<0>;
v0x6279d158b980_0 .net "A", 0 0, L_0x6279d15918f0;  1 drivers
v0x6279d158ba40_0 .net "B", 0 0, L_0x6279d1591990;  1 drivers
v0x6279d158bb00_0 .net "Ci", 0 0, L_0x6279d1591200;  alias, 1 drivers
v0x6279d158bc00_0 .net "Cout", 0 0, L_0x6279d15917e0;  alias, 1 drivers
v0x6279d158bca0_0 .net "S", 0 0, L_0x6279d1591580;  1 drivers
v0x6279d158bd90_0 .net "a_ab", 0 0, L_0x6279d1591510;  1 drivers
v0x6279d158be50_0 .net "cout_t", 0 0, L_0x6279d1591740;  1 drivers
v0x6279d158bf10_0 .net "x_ab", 0 0, L_0x6279d1591680;  1 drivers
S_0x6279d158c070 .scope module, "S3" "sum1b_estruc" 5 33, 6 1 0, S_0x6279d1540f20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Ci";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "S";
L_0x6279d1591a70 .functor AND 1, L_0x6279d1591ea0, L_0x6279d1591f40, C4<1>, C4<1>;
L_0x6279d1591ae0 .functor XOR 1, L_0x6279d1591be0, L_0x6279d15917e0, C4<0>, C4<0>;
L_0x6279d1591be0 .functor XOR 1, L_0x6279d1591ea0, L_0x6279d1591f40, C4<0>, C4<0>;
L_0x6279d1591cf0 .functor AND 1, L_0x6279d1591be0, L_0x6279d15917e0, C4<1>, C4<1>;
L_0x6279d1591d90 .functor OR 1, L_0x6279d1591cf0, L_0x6279d1591a70, C4<0>, C4<0>;
v0x6279d158c250_0 .net "A", 0 0, L_0x6279d1591ea0;  1 drivers
v0x6279d158c330_0 .net "B", 0 0, L_0x6279d1591f40;  1 drivers
v0x6279d158c3f0_0 .net "Ci", 0 0, L_0x6279d15917e0;  alias, 1 drivers
v0x6279d158c4f0_0 .net "Cout", 0 0, L_0x6279d1591d90;  alias, 1 drivers
v0x6279d158c590_0 .net "S", 0 0, L_0x6279d1591ae0;  1 drivers
v0x6279d158c680_0 .net "a_ab", 0 0, L_0x6279d1591a70;  1 drivers
v0x6279d158c740_0 .net "cout_t", 0 0, L_0x6279d1591cf0;  1 drivers
v0x6279d158c800_0 .net "x_ab", 0 0, L_0x6279d1591be0;  1 drivers
S_0x6279d158d790 .scope module, "u_top" "top" 3 27, 7 5 0, S_0x6279d15443b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "inp";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 1 "Sel";
    .port_info 4 /OUTPUT 7 "SSeg";
    .port_info 5 /OUTPUT 4 "an";
v0x6279d158ef50_0 .net "SSeg", 0 6, v0x6279d158e710_0;  alias, 1 drivers
v0x6279d158f040_0 .net "Sel", 0 0, v0x6279d1590410_0;  alias, 1 drivers
v0x6279d158f0e0_0 .net "an", 3 0, L_0x6279d1592250;  alias, 1 drivers
v0x6279d158f1e0_0 .net "bcdsseg", 3 0, v0x6279d158de90_0;  1 drivers
v0x6279d158f280_0 .net "c", 3 0, v0x6279d158df50_0;  1 drivers
v0x6279d158f3c0_0 .net "clk", 0 0, v0x6279d15905c0_0;  alias, 1 drivers
v0x6279d158f460_0 .net "fdivider", 0 0, v0x6279d158ee30_0;  1 drivers
v0x6279d158f550_0 .net "inp", 4 0, L_0x6279d1590700;  alias, 1 drivers
v0x6279d158f5f0_0 .net "rst", 0 0, v0x6279d1590660_0;  alias, 1 drivers
S_0x6279d158da30 .scope module, "BCD" "BCD" 7 18, 8 1 0, S_0x6279d158d790;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "inp";
    .port_info 1 /INPUT 1 "clk2";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 1 "Sel";
    .port_info 4 /OUTPUT 4 "bcd";
    .port_info 5 /OUTPUT 4 "c";
v0x6279d158dcf0_0 .net "Sel", 0 0, v0x6279d1590410_0;  alias, 1 drivers
v0x6279d158ddb0_0 .var "algo", 1 0;
v0x6279d158de90_0 .var "bcd", 3 0;
v0x6279d158df50_0 .var "c", 3 0;
v0x6279d158e030_0 .net "clk2", 0 0, v0x6279d158ee30_0;  alias, 1 drivers
v0x6279d158e140_0 .net "inp", 4 0, L_0x6279d1590700;  alias, 1 drivers
v0x6279d158e220_0 .net "rst", 0 0, v0x6279d1590660_0;  alias, 1 drivers
E_0x6279d1535290 .event posedge, v0x6279d158e030_0;
S_0x6279d158e3a0 .scope module, "BCDtoSSeg" "BCDtoSSeg" 7 32, 9 1 0, S_0x6279d158d790;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "BCD";
    .port_info 1 /INPUT 4 "c";
    .port_info 2 /OUTPUT 7 "SSeg";
    .port_info 3 /OUTPUT 4 "an";
L_0x6279d1592250 .functor BUFZ 4, v0x6279d158df50_0, C4<0000>, C4<0000>, C4<0000>;
v0x6279d158e630_0 .net "BCD", 3 0, v0x6279d158de90_0;  alias, 1 drivers
v0x6279d158e710_0 .var "SSeg", 0 6;
v0x6279d158e7d0_0 .net "an", 3 0, L_0x6279d1592250;  alias, 1 drivers
v0x6279d158e890_0 .net "c", 3 0, v0x6279d158df50_0;  alias, 1 drivers
E_0x6279d1553fa0 .event anyedge, v0x6279d158de90_0;
S_0x6279d158ea10 .scope module, "fdiv" "CF_Div" 7 27, 10 1 0, S_0x6279d158d790;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "fdiv";
v0x6279d158ec70_0 .net "clk", 0 0, v0x6279d15905c0_0;  alias, 1 drivers
v0x6279d158ed50_0 .var "counter", 4 0;
v0x6279d158ee30_0 .var "fdiv", 0 0;
E_0x6279d158ebf0 .event posedge, v0x6279d158ec70_0;
    .scope S_0x6279d158da30;
T_0 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x6279d158ddb0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x6279d158df50_0, 0, 4;
    %end;
    .thread T_0;
    .scope S_0x6279d158da30;
T_1 ;
    %wait E_0x6279d1535290;
    %load/vec4 v0x6279d158ddb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %jmp T_1.3;
T_1.0 ;
    %load/vec4 v0x6279d158e140_0;
    %pad/u 32;
    %pushi/vec4 10, 0, 32;
    %mod;
    %pad/u 4;
    %assign/vec4 v0x6279d158de90_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x6279d158ddb0_0, 0;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v0x6279d158df50_0, 0;
    %jmp T_1.3;
T_1.1 ;
    %load/vec4 v0x6279d158e140_0;
    %pad/u 32;
    %load/vec4 v0x6279d158e140_0;
    %pad/u 32;
    %pushi/vec4 10, 0, 32;
    %mod;
    %sub;
    %pushi/vec4 10, 0, 32;
    %div;
    %pad/u 4;
    %assign/vec4 v0x6279d158de90_0, 0;
    %load/vec4 v0x6279d158dcf0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_1.6, 4;
    %load/vec4 v0x6279d158e140_0;
    %parti/s 1, 4, 4;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_1.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x6279d158ddb0_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6279d158ddb0_0, 0;
T_1.5 ;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x6279d158df50_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x6279d158de90_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6279d158ddb0_0, 0;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x6279d158df50_0, 0;
    %jmp T_1.3;
T_1.3 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x6279d158ea10;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6279d158ee30_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x6279d158ed50_0, 0, 5;
    %end;
    .thread T_2;
    .scope S_0x6279d158ea10;
T_3 ;
    %wait E_0x6279d158ebf0;
    %load/vec4 v0x6279d158ed50_0;
    %pad/u 32;
    %cmpi/e 10, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x6279d158ed50_0, 0;
    %load/vec4 v0x6279d158ee30_0;
    %inv;
    %assign/vec4 v0x6279d158ee30_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x6279d158ed50_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x6279d158ed50_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x6279d158e3a0;
T_4 ;
    %wait E_0x6279d1553fa0;
    %load/vec4 v0x6279d158e630_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x6279d158e710_0, 0, 7;
    %jmp T_4.18;
T_4.0 ;
    %pushi/vec4 1, 0, 7;
    %store/vec4 v0x6279d158e710_0, 0, 7;
    %jmp T_4.18;
T_4.1 ;
    %pushi/vec4 79, 0, 7;
    %store/vec4 v0x6279d158e710_0, 0, 7;
    %jmp T_4.18;
T_4.2 ;
    %pushi/vec4 18, 0, 7;
    %store/vec4 v0x6279d158e710_0, 0, 7;
    %jmp T_4.18;
T_4.3 ;
    %pushi/vec4 6, 0, 7;
    %store/vec4 v0x6279d158e710_0, 0, 7;
    %jmp T_4.18;
T_4.4 ;
    %pushi/vec4 76, 0, 7;
    %store/vec4 v0x6279d158e710_0, 0, 7;
    %jmp T_4.18;
T_4.5 ;
    %pushi/vec4 36, 0, 7;
    %store/vec4 v0x6279d158e710_0, 0, 7;
    %jmp T_4.18;
T_4.6 ;
    %pushi/vec4 32, 0, 7;
    %store/vec4 v0x6279d158e710_0, 0, 7;
    %jmp T_4.18;
T_4.7 ;
    %pushi/vec4 15, 0, 7;
    %store/vec4 v0x6279d158e710_0, 0, 7;
    %jmp T_4.18;
T_4.8 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x6279d158e710_0, 0, 7;
    %jmp T_4.18;
T_4.9 ;
    %pushi/vec4 4, 0, 7;
    %store/vec4 v0x6279d158e710_0, 0, 7;
    %jmp T_4.18;
T_4.10 ;
    %pushi/vec4 2, 0, 7;
    %store/vec4 v0x6279d158e710_0, 0, 7;
    %jmp T_4.18;
T_4.11 ;
    %pushi/vec4 8, 0, 7;
    %store/vec4 v0x6279d158e710_0, 0, 7;
    %jmp T_4.18;
T_4.12 ;
    %pushi/vec4 96, 0, 7;
    %store/vec4 v0x6279d158e710_0, 0, 7;
    %jmp T_4.18;
T_4.13 ;
    %pushi/vec4 49, 0, 7;
    %store/vec4 v0x6279d158e710_0, 0, 7;
    %jmp T_4.18;
T_4.14 ;
    %pushi/vec4 66, 0, 7;
    %store/vec4 v0x6279d158e710_0, 0, 7;
    %jmp T_4.18;
T_4.15 ;
    %pushi/vec4 48, 0, 7;
    %store/vec4 v0x6279d158e710_0, 0, 7;
    %jmp T_4.18;
T_4.16 ;
    %pushi/vec4 56, 0, 7;
    %store/vec4 v0x6279d158e710_0, 0, 7;
    %jmp T_4.18;
T_4.18 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x6279d1543c70;
T_5 ;
    %load/vec4 v0x6279d15905c0_0;
    %inv;
    %store/vec4 v0x6279d15905c0_0, 0, 1;
    %delay 5000, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0x6279d1543c70;
T_6 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x6279d1590180_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x6279d1590260_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6279d1590410_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6279d15905c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6279d1590660_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6279d1590660_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x6279d1590180_0, 0, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x6279d1590260_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6279d1590410_0, 0, 1;
    %delay 500000, 0;
    %end;
    .thread T_6;
    .scope S_0x6279d1543c70;
T_7 ;
    %vpi_call 2 55 "$dumpfile", "top_sum_res_tb.vcd" {0 0 0};
    %vpi_call 2 56 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x6279d1543c70 {0 0 0};
    %delay 10000000, 0;
    %vpi_call 2 57 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "src/top_sum_res_tb.v";
    "./src/top_sum_res.v";
    "./src/sum_res_4b.v";
    "./src/sum4b_estruc.v";
    "./src/sum1b_estruc.v";
    "./src/top.v";
    "./src/BCD.v";
    "./src/BCDtoSSeg.v";
    "./src/CF_Div.v";
