m255
K4
z2
!s11f vlog 2021.3_2 2021.09, Sep 10 2021
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/homes/q18ky/risc_v/fpga
vaxis_infrastructure_v1_1_0_cdc_handshake
Z1 !s110 1644241389
!i10b 1
!s100 >_A79PJBkGi2]nJCNXmMP3
I1lS3SiVlIQQ2lh4mB^mBH2
R0
Z2 w1590640450
Z3 8/usr/home/enstb1/Xilinx/Vivado2020.1/Vivado/2020.1/data/ip/xilinx/axis_infrastructure_v1_1/hdl/axis_infrastructure_v1_1_vl_rfs.v
Z4 F/usr/home/enstb1/Xilinx/Vivado2020.1/Vivado/2020.1/data/ip/xilinx/axis_infrastructure_v1_1/hdl/axis_infrastructure_v1_1_vl_rfs.v
!i122 0
L0 1265 56
Z5 VDg1SIo80bB@j0V0VzS_@n1
Z6 OL;L;2021.3_2;73
r1
!s85 0
31
Z7 !s108 1644241389.000000
!s107 /homes/q18ky/risc_v/fpga/.cxl.ip/incl/axis_infrastructure_v1_1_0.vh|/usr/home/enstb1/Xilinx/Vivado2020.1/Vivado/2020.1/data/ip/xilinx/axis_infrastructure_v1_1/hdl/axis_infrastructure_v1_1_vl_rfs.v|
Z8 !s90 -64|+incdir+/homes/q18ky/risc_v/fpga/.cxl.ip/incl|-work|axis_infrastructure_v1_1_0|-f|/homes/q18ky/risc_v/fpga/lib_xilinx_questa/axis_infrastructure_v1_1_0/.cxl.verilog.axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0.lin64.cmf|
!i113 0
Z9 o-64 -work axis_infrastructure_v1_1_0 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z10 !s92 -64 +incdir+/homes/q18ky/risc_v/fpga/.cxl.ip/incl -work axis_infrastructure_v1_1_0 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z11 tCvgOpt 0
vaxis_infrastructure_v1_1_0_clock_synchronizer
R1
!i10b 1
!s100 BR^HWP=GRNmz[Ve0KQ=1o2
IG0ESOo;hJoJ?1^Xk[gl7O0
R0
R2
R3
R4
!i122 0
L0 1173 34
R5
R6
r1
!s85 0
31
R7
Z12 !s107 /homes/q18ky/risc_v/fpga/.cxl.ip/incl/axis_infrastructure_v1_1_0.vh|/usr/home/enstb1/Xilinx/Vivado2020.1/Vivado/2020.1/data/ip/xilinx/axis_infrastructure_v1_1/hdl/axis_infrastructure_v1_1_vl_rfs.v|
R8
!i113 0
R9
R10
R11
vaxis_infrastructure_v1_1_0_mux_enc
R1
!i10b 1
!s100 @UHW[Mo?I3Ph4Xa>9RPUj2
I7k?R`7cFY<8MG2eUgWe870
R0
R2
R3
R4
!i122 0
L0 66 206
R5
R6
r1
!s85 0
31
R7
R12
R8
!i113 0
R9
R10
R11
vaxis_infrastructure_v1_1_0_util_aclken_converter
R1
!i10b 1
!s100 5S]P]VXCHM?]YFCNfRNH40
IIXnA4VNkW17KO2RTLhHgb1
R0
R2
R3
R4
!i122 0
L0 337 194
R5
R6
r1
!s85 0
31
R7
R12
R8
!i113 0
R9
R10
R11
vaxis_infrastructure_v1_1_0_util_aclken_converter_wrapper
R1
!i10b 1
!s100 ZU[E;G6RQ6:D[2cX5X8;Z2
I:TKNPj6zz1fGj`VYMRg<<3
R0
R2
R3
R4
Z13 F/homes/q18ky/risc_v/fpga/.cxl.ip/incl/axis_infrastructure_v1_1_0.vh
!i122 0
L0 600 477
R5
R6
r1
!s85 0
31
R7
R12
R8
!i113 0
R9
R10
R11
vaxis_infrastructure_v1_1_0_util_axis2vector
R1
!i10b 1
!s100 :_5Q=JJYKNWj3[IGeIWZj1
I]fRn7D:o;0TYDMJk^517X1
R0
R2
R3
R4
R13
!i122 0
L0 810 449
R5
R6
r1
!s85 0
31
R7
R12
R8
!i113 0
R9
R10
R11
vaxis_infrastructure_v1_1_0_util_vector2axis
R1
!i10b 1
!s100 d>9ddGR0S6gffGHM>GUhF3
IOocS:<VXm<^e^M3SCk_LX3
R0
R2
R3
R4
R13
!i122 0
L0 992 456
R5
R6
r1
!s85 0
31
R7
R12
R8
!i113 0
R9
R10
R11
