<!DOCTYPE html>
<html lang="en-US">
  <head>
    <meta charset="utf-8">
    <meta name="viewport" content="width=device-width,initial-scale=1">
    <title>Publication List | Cheng Liu</title>
    <meta name="description" content="Welcome to Cheng Liu&#39;s Homepage.">
    <link rel="icon" href="/logo.png">
    
    <link rel="preload" href="/assets/css/0.styles.c56b52ce.css" as="style"><link rel="preload" href="/assets/js/app.63c92a50.js" as="script"><link rel="preload" href="/assets/js/2.33b14124.js" as="script"><link rel="preload" href="/assets/js/11.5c71eb5d.js" as="script"><link rel="prefetch" href="/assets/js/10.8e0bc42a.js"><link rel="prefetch" href="/assets/js/12.56189012.js"><link rel="prefetch" href="/assets/js/3.dd2a6d4c.js"><link rel="prefetch" href="/assets/js/4.ae195db3.js"><link rel="prefetch" href="/assets/js/5.45769505.js"><link rel="prefetch" href="/assets/js/6.e5ca4a4c.js"><link rel="prefetch" href="/assets/js/7.d42f1db1.js"><link rel="prefetch" href="/assets/js/8.831e4b26.js"><link rel="prefetch" href="/assets/js/9.bf975c5b.js">
    <link rel="stylesheet" href="/assets/css/0.styles.c56b52ce.css">
  </head>
  <body>
    <div id="app" data-server-rendered="true"><div class="theme-container no-sidebar"><header class="navbar"><div class="sidebar-button"><svg xmlns="http://www.w3.org/2000/svg" aria-hidden="true" role="img" viewBox="0 0 448 512" class="icon"><path fill="currentColor" d="M436 124H12c-6.627 0-12-5.373-12-12V80c0-6.627 5.373-12 12-12h424c6.627 0 12 5.373 12 12v32c0 6.627-5.373 12-12 12zm0 160H12c-6.627 0-12-5.373-12-12v-32c0-6.627 5.373-12 12-12h424c6.627 0 12 5.373 12 12v32c0 6.627-5.373 12-12 12zm0 160H12c-6.627 0-12-5.373-12-12v-32c0-6.627 5.373-12 12-12h424c6.627 0 12 5.373 12 12v32c0 6.627-5.373 12-12 12z"></path></svg></div> <a href="/" class="home-link router-link-active"><!----> <span class="site-name">Cheng Liu</span></a> <div class="links"><!----> <nav class="nav-links can-hide"><div class="nav-item"><a href="/" class="nav-link">Home</a></div><div class="nav-item"><a href="/projects/" class="nav-link">Projects</a></div><div class="nav-item"><a href="/article/" class="nav-link router-link-exact-active router-link-active">Publications</a></div><div class="nav-item"><a href="https://github.com/Liu-Cheng" target="_blank" rel="noopener noreferrer" class="nav-link external">
  GitHub
  <svg xmlns="http://www.w3.org/2000/svg" aria-hidden="true" x="0px" y="0px" viewBox="0 0 100 100" width="15" height="15" class="icon outbound"><path fill="currentColor" d="M18.8,85.1h56l0,0c2.2,0,4-1.8,4-4v-32h-8v28h-48v-48h28v-8h-32l0,0c-2.2,0-4,1.8-4,4v56C14.8,83.3,16.6,85.1,18.8,85.1z"></path> <polygon fill="currentColor" points="45.7,48.7 51.3,54.3 77.2,28.5 77.2,37.2 85.2,37.2 85.2,14.9 62.8,14.9 62.8,22.9 71.5,22.9"></polygon></svg></a></div> <!----></nav></div></header> <div class="sidebar-mask"></div> <aside class="sidebar"><nav class="nav-links"><div class="nav-item"><a href="/" class="nav-link">Home</a></div><div class="nav-item"><a href="/projects/" class="nav-link">Projects</a></div><div class="nav-item"><a href="/article/" class="nav-link router-link-exact-active router-link-active">Publications</a></div><div class="nav-item"><a href="https://github.com/Liu-Cheng" target="_blank" rel="noopener noreferrer" class="nav-link external">
  GitHub
  <svg xmlns="http://www.w3.org/2000/svg" aria-hidden="true" x="0px" y="0px" viewBox="0 0 100 100" width="15" height="15" class="icon outbound"><path fill="currentColor" d="M18.8,85.1h56l0,0c2.2,0,4-1.8,4-4v-32h-8v28h-48v-48h28v-8h-32l0,0c-2.2,0-4,1.8-4,4v56C14.8,83.3,16.6,85.1,18.8,85.1z"></path> <polygon fill="currentColor" points="45.7,48.7 51.3,54.3 77.2,28.5 77.2,37.2 85.2,37.2 85.2,14.9 62.8,14.9 62.8,22.9 71.5,22.9"></polygon></svg></a></div> <!----></nav>  <!----> </aside> <main class="page"> <div class="theme-default-content content__default"><h1 id="publication-list">Publication List</h1> <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/KaTeX/0.5.1/katex.min.css"> <link rel="stylesheet" href="https://cdn.jsdelivr.net/github-markdown-css/2.2.1/github-markdown.css"> <h2 id="book">Book</h2> <ul><li><p>Xiaowei Li, Guihai Yan, <strong>Cheng Liu</strong>, Built-in Fault-tolerant Computing Paradigm for Resilient Large-Scale Chip Design, Springer Nature, 2023</p></li> <li><p>Hayden Kwok-Hay So and <strong>Cheng Liu</strong>. FPGA overlays. In FPGAs for Software
Programmers, pp. 285-305. Springer, Cham, 2016.</p></li></ul> <h2 id="journals">Journals</h2> <ol><li><p>Mingkai Chen, <strong>Cheng Liu</strong>*, Shengwen Liang, Lei He, Ying Wang, Lei Zhang, Huawei Li, Xiaowei Li, An Energy-Efficient In-Memory Accelerator for Graph Construction and Updating, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), 2024.</p></li> <li><p>Long Cheng, Yan Gu, Qingzhi Liu, Lei Yang, <strong>Cheng Liu</strong>, Ying Wang, Advancements in Accelerating Deep Neural Network Inference on AIoT Devices: A Survey, IEEE Transactions on Sustainable Computing, 2024.</p></li> <li><p>Yajun Hui, Qingzheng Li, <strong>Cheng Liu</strong>, Deming Zhang, Xiangshui Miao, In-Memory Wallace Tree Multipliers Based on Majority Gates within Voltage-Gated SOT-MRAM Crossbar Arrays, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2024</p></li> <li><p>Xinmiao Zhang, <strong>Cheng Liu</strong>*, Jiacheng Ni, Yuanqing Cheng*, Lei Zhang, Huawei Li, Xiaowei Li, PDG: A Prefetcher for Dynamic Graph Updating, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), 2023.</p></li> <li><p>Yajun Hui, Qingzheng Li, <strong>Cheng Liu</strong>, Deming Zhang, Xiangshui Miao, Logic-in-Memory based on Majority Gates with Voltage-gated SOT-MRAM Crossbar Arrays, IEEE Transactions on Circuits and Systems II: Express Briefs (TCAS2), 2023.</p></li> <li><p>惠亚娟,李青朕,王雷敏,<strong>刘成</strong>, 基于电压调控自旋轨道矩器件多数决定逻辑门的存内华莱士树乘法器设计, 电子与信息学报，2023 (<strong>优秀推荐文章</strong>).</p></li> <li><p>Xinghua Xue, <strong>Cheng Liu</strong>*, Ying Wang, Bing Yang, Tao Luo, Lei Zhang, Huawei Li, Xiaowei Li, Soft Error Reliability Analysis of Vision Transformers, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2023.</p></li> <li><p>Xinghua Xue, <strong>Cheng Liu</strong>*, Bo Liu, Haitong Huang, Ying Wang, Tao Luo, Lei Zhang, Huawei Li, Xiaowei Li, &quot;Exploring Winograd Convolution for Cost-effective Neural Network Fault Tolerance&quot;, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2023.</p></li> <li><p>Long Cheng, Yue Wang, Feng Cheng, <strong>Cheng Liu</strong>, Zhiming Zhao, Ying Wang, &quot;A Deep Reinforcement Learning-based Preemptive Approach for Cost-aware Cloud Job Scheduling&quot;, IEEE Transactions on Sustainable Computing, 2023.</p></li> <li><p>王梦迪, 王颖, <strong>刘成</strong>, 常开颜, 高成思, 韩银和, 李华伟, 张磊. Puzzle:面向深度学习集成芯片的可扩展框架[J]. 计算机研究与发展, 60(6):1216-1231, 2023.</p></li> <li><p>储著飞、洪庆辉、李冰、<strong>刘成</strong>、尹勋钊、岳金山、张吉良、卓成、李华伟, &quot;存内计算研究进展与发展趋势&quot;, 2021-2022中国计算机科学技术发展报告, 2023.</p></li> <li><p>Cheng Chu, <strong>Cheng Liu</strong>*, Dawen Xu, Ying Wang, Tao Luo, Huawei Li, Xiaowei Li, &quot;Accelerating Deformable Convolution Networks with Dynamic and Irregular Memory Accesses&quot;, ACM Transactions on Design Automation of Electronic Systems (TODAES), 2023.</p></li> <li><p>Haitong Huang, Xinghua Xue, <strong>Cheng Liu</strong>*, Ying Wang, Tao Luo, Long Cheng, Huawei Li, Xiaowei Li, &quot;Statistical Modeling of Soft Error Influence on Neural Networks&quot;, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), 2023.</p></li> <li><p>Yuquan He, Long Zhang, <strong>Cheng Liu</strong>, Lei Zhang, Ying Wang, &quot;S2Loop: a Lightweight Spectral-Spatio Loop Closure Detector for Resource-Constrained Platforms&quot;, IEEE Robotics and Automation Letters (RAL), 2023.</p></li> <li><p>Xiandong Zhao, Ying Wang, <strong>Cheng Liu</strong>, Cong Shi, Kaijie Tu, Lei Zhang, &quot;Network Pruning for Bit-Serial Accelerators&quot;, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), 2022.</p></li> <li><p>Hao Lv, Bing Li, Lei Zhang, <strong>Cheng Liu</strong>, Ying Wang, &quot;Variation Enhanced Attacks Against RRAM-based Neuromorphic Computing System&quot;, IEEE Transactions on Co mputer-Aided Design of Integrated Circuits and Systems (TCAD), 2022.</p></li> <li><p>Weiwei Chen, Ying Wang, Ying Xu, Chengsi Gao, <strong>Cheng Liu</strong>, Lei Zhang, &quot;A Framework for Neural Network Architecture and Compiler Co-Optimization&quot;, in ACM Transactions on Embedded Computing Systems (TECS), 2022.</p></li> <li><p>Benjamin Chen Ming Choong, Tao Luo, <strong>Cheng Liu</strong>, Bingsheng He, Wei Zhang and Joey Tianyi Zhou, &quot;Hardware-software co-exploration with racetrack memory based in-memory computing for CNN inference in embedded systems&quot;, in Journal of System Architecture (JSA), 2022.</p></li> <li><p>Wen Li, Ying Wang, <strong>Cheng Liu</strong>, Yintao He, Lian Liu, Huawei Li, Xiaowei Li, “On-line Fault Protection for ReRAM-based Neural Networks,” in IEEE Transactions on Computers, 2022</p></li> <li><p><strong>Cheng Liu</strong>, Cheng Chu, Dawen Xu, Ying Wang, Qianlong Wang, Huawei Li, Xiaowei Li, Kwang-Ting Cheng, &quot;HyCA: A Hybrid Computing Architecture for Fault Tolerant Deep Learning&quot;, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), 2022</p></li> <li><p>Dawen Xu, Zhuangyu Feng, <strong>Cheng Liu</strong>*, Li Li, Ying Wang, Huawei Li, Xiaowei Li, &quot;Taming Process Variations in CNFET for Efficient Last Level Cache Design&quot;, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2021.</p></li> <li><p>Dawen Xu, Meng He, <strong>Cheng Liu</strong>*, Ying Wang, Long Cheng, Huawei Li, Xiaowei Li, Kwang-Ting Cheng, &quot;R2F: A Remote Retraining Framework for AIoT Processors with Computing Errors&quot;, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2021.</p></li> <li><p>L. Cheng, Ying Wang, Qingzhi Liu, Dick H.J.Epema, <strong>Cheng Liu</strong>, Ying Mao, John Murphy, &quot;Network-Aware Locality Scheduling for Distributed Data Operators in Data Centers,&quot; in IEEE Transactions on Parallel and Distributed Systems (TPDS), 2021.</p></li> <li><p>Dawen Xu, Ziyang Zhu, <strong>Cheng Liu</strong>*, Ying Wang, Shuang Zhao, Lei Zhang, Huaguo Liang, Huawei Li, Kwang-Ting Cheng, &quot;Reliability Evaluation and Analysis of FPGA-based Neural Network Acceleration System&quot;, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2021</p></li> <li><p>Shengwen Liang, Ying Wang, <strong>Cheng Liu</strong>, Lei He, Huawei Li, Dawen Xu, Xiaowei Li. &quot;EnGN: A High-Throughput and Energy-Efficient Accelerator for Large Graph Neural Networks&quot;, IEEE Transactions on Computers, 2020. (<strong>Best Paper Award</strong>)</p></li> <li><p>Dawen Xu#, <strong>Cheng Liu</strong>#, Ying Wang, Kaijie Tu, Bingsheng He, and Lei Zhang. &quot;Accelerating Generative Neural Networks on Unmodified Deep Learning Processors-A Software Approach.&quot; IEEE Transactions on Computers (2020). (# Equal contribution)</p></li> <li><p>Chuangyi Gui, Long Zheng, Bingsheng He, <strong>Cheng Liu</strong>, Xinyu Chen, Xiaofei Liao, and Hai Jin. A Survey on Graph Processing Accelerators: Challenges and Opportunities. Journal of Computer Science and Technology (JCST), Vol.34, no. 2 (2019): 339-371.</p></li> <li><p>Yin-He Han, <strong>Cheng Liu</strong>, Hang Lu, Wen-Bo Li, Lei Zhang, and Xiao-Wei Li. RevivePath: Resilient network-on-chip design through data path salvaging of router. Journal of Computer Science and Technology (JCST), Vol. 28, no. 6 (2013): 1045-1053.</p></li> <li><p>Ying Wang, Yin-He Han, Lei Zhang, Bin-Zhang Fu, <strong>Cheng Liu</strong>, Hua-Wei Li, and Xiaowei Li. Economizing TSV resources in 3-D network-on-chip design. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, no. 3(2015):493-506.</p></li> <li><p>张庆利, <strong>刘成</strong>, 肖立伊, 付方发. 支持确定性/自适应路由的低延迟片上路由器设计[J]. 计算机辅助设计与图形学学报,2009,21(12):1706-1714.</p></li></ol> <h2 id="conferences">Conferences</h2> <ol><li><p>张青, <strong>刘成</strong>*, 刘波, 黄海同, 王颖, 李华伟, 李晓维, &quot;容错深度学习加速器跨层优化&quot;, CCF-DAC, 2023.</p></li> <li><p>Erjing Luo(#), Haitong Huang(#), <strong>Cheng Liu</strong>*, Guoyu Li, Bing Yang, Ying Wang, Huawei Li, Xiaowei Li, &quot;DeepBurning-MixQ: An Open Source Mixed-Precision Neural Network Accelerator Design Framework for FPGAs&quot;, ICCAD, 2023.(# Equal Contribution)</p></li> <li><p>Haitong Huang, <strong>Cheng Liu</strong>*, Xinghua Xue, Ying Wang, Huawei Li, Xiaowei Li, &quot;MRFI: An Open Source Multi-Resolution Fault Injection Framework for Neural Network Processing&quot;, CCF-CFTC, 2023.</p></li> <li><p>Chengsi Gao, Ying Wang, <strong>Cheng Liu</strong>, Mengdi Wang, Weiwei Chen, yinhe han and Lei Zhang, &quot;Layer-Puzzle: Allocating and Scheduling Multi-Task on Multi-Core NPUs By Using Layer Heterogeneity&quot;, DATE, 2023</p></li> <li><p>Neo Wei Ming, Zhehui Wang, <strong>Cheng Liu</strong>, Rick Siow Mong Goh, Tao Luo, &quot;MA-BERT: Towards Matrix Arithmetic-only BERT Inference by Eliminating Complex Non-linear Functions&quot;, ICLR, 2023.</p></li> <li><p>Lei Dai, Ying Wang, <strong>Cheng Liu</strong>, Fuping Li, Huawei Li and Xiaowei Li, &quot;Reexamining the CGRA Memory Sub-system for Higher Memory Utilization and Performance&quot;, The 40th IEEE International Conference on Computer Design(ICCD), October, 2022.</p></li> <li><p><strong>Cheng Liu</strong>, Zhen Gao, Siting Liu, Xuefei Ning, Huawei Li, and Xiaowei Li, &quot;Fault-Tolerant Deep Learning: A Hierarchical Perspective&quot;, in The 40th IEEE VLSI Test Symposium (VTS), 2022.</p></li> <li><p>Xinghua Xue, Haitong Huang, <strong>Cheng Liu</strong>*, Tao Luo, Lei Zhang, Ying Wang, &quot;Winograd Convolution: A Perspective from Fault Tolerance&quot;, In proceedings of ACM/IEEE Design Automation Conference (DAC), 2022.</p></li> <li><p>Yuquan He, Songyun Qu, Gangliang Lin, Ying Wang, <strong>Cheng Liu</strong> and Lei Zhang, &quot;Processing-in-SRAM Acceleration for Ultra-Low Power Visual 3D Perception&quot;, In proceedings of ACM/IEEE Design Automation Conference (DAC), 2022.</p></li> <li><p>Shengwen Liang, Ziming Yuan, Ying Wang, <strong>Cheng Liu</strong>, Huawei Li and Xiaowei Li, &quot;VStore: In-Storage Graph Based Vector Search Accelerator&quot;, In proceedings of ACM/IEEE Design Automation Conference (DAC), 2022.</p></li> <li><p>Fuping Li, Ying Wang, <strong>Cheng Liu</strong>, Huawei Li and Xiaowei Li, &quot;NoCeption: A Fast PPA Prediction Framework for Network-on-Chips Using Graph Neural Network,&quot; IEEE/ACM Proceedings of Design, Automation and Test in Europe conference (DATE), 2022.</p></li> <li><p>Cangyuan Li, Ying Wang*, <strong>Cheng Liu</strong>*, Shengwen Liang, Huawei Li, Xiaowei Li, &quot;GLIST: Towards In-Storage Graph Learning&quot;, USENIX Annual Technical Conference(ATC), 2021.</p></li> <li><p>Weiwei Chen, Ying Wang, Gangliang Lin, Chengsi Gao, <strong>Cheng Liu</strong>, Lei Zhang, &quot;CHaNAS: Coordinated Search for Network Architecture and Scheduling Policy&quot;, Language, Compilers, Tools and Theory of Embedded Systems (LCTES), 2021.</p></li> <li><p>Mengdi Wang, Bing Li, Ying Wang, <strong>Cheng Liu</strong>, Lei Zhang, “MT-DLA: An Efficient Multi-Task Deep Learning Accelerator Design,” in IEEE GLVLSI, 2021.(<strong>Best Paper Award</strong>)</p></li> <li><p>Xiaohan Ma, Chang Si, Ying Wang, <strong>Cheng Liu</strong>, Lei Zhang, &quot;NASA: Accelerating Neural Network Design with a NAS Processor&quot;, In The 48th IEEE/ACM International Symposium on Computer Architecture (ISCA), 2021.</p></li> <li><p>Lei He#, <strong>Cheng Liu</strong>#, Ying Wang, Shengwen Liang, Huawei Li, and Xiaowei Li, &quot;GCiM: A Near-Data Processing Accelerator for Graph Construction&quot;,In proceedings of ACM/IEEE Design Automation Conference (DAC), 2021.(# Equal Contribution)</p></li> <li><p>Mengdi Wang and Ying Wang and <strong>Cheng Liu</strong> and Lei Zhang, &quot;Network-on-Interposer Design for Agile Neural-Network Processor Chip Customization&quot;,In proceedings of ACM/IEEE Design Automation Conference (DAC), 2021.</p></li> <li><p>Yintao He, Ying Wang, <strong>Cheng Liu</strong>, Huawei Li, and Xiaowei Li, &quot;TARe: Task-Adaptive in-situ ReRAM Computing for Graph Learning&quot;, In proceedings of ACM/IEEE Design Automation Conference (DAC), 2021.</p></li> <li><p>Yuquan He, Ying Wang*, <strong>Cheng Liu</strong>*, and Lei Zhang, &quot;PicoVO: A Lightweight RGB-D Visual Odometry Targeting Resource-Constrained IoT Devices&quot;, In The 2021 IEEE International Conference on Robotics and Automation (ICRA), 2021.</p></li> <li><p>Hao Lv, Bing Li, Ying Wang, <strong>Cheng Liu</strong>, Lei Zhang, &quot;VADER: Leveraging the Natural Variation of Hardware to Enhance Adversarial Attack&quot;, In Proceedings of the 25th Asia and South Pacific Design Automation Conference (ASP-DAC), IEEE, 2020.</p></li> <li><p>Tao Luo, Wei Zhang, Bingsheng He, <strong>Cheng Liu</strong>, Douglas Maskell, &quot;Energy Efficient In-memory Integer Multiplication Based on Racetrack Memory&quot;, IEEE 40th International Conference on Distributed Computing Systems (ICDCS), IEEE, 2020.</p></li> <li><p>Dawen Xu, Cheng Chu, <strong>Cheng Liu</strong>*, Qianlong Wang, Ying Wang, Lei Zhang, Huaguo Liang and Kwang-Ting Tim Cheng, A Hybrid Computing Architecture for Fault-tolerant Deep Learning Accelerators, The 38th IEEE International Conference on Computer Design(ICCD), October, 2020.</p></li> <li><p>Shengwen Liang#, <strong>Cheng Liu</strong>#, Ying Wang, Huawei Li, Xiaowei Li, DeepBurning-GL: an Automated Framework for Generating Graph Neural Network Accelerators, IEEE/ACM International Conference on Computer-Aided Design (ICCAD), November, 2020(# Equal contribution).</p></li> <li><p>Dawen Xu, Ziyang Zhu, <strong>Cheng Liu</strong>*, Ying Wang, Huawei Li, Lei Zhang, Kwang-Ting Cheng, Persistent Fault Analysis of Neural Networks on FPGA-based Acceleration System, The 31th IEEE International Conference on Application-specific Systems,
Architectures and Processors (ASAP), July, 2020</p></li> <li><p>Xiandong Zhao, Ying Wang, <strong>Cheng Liu</strong>, Cong Shi, Lei Zhang, BitPruner: Network
Pruning for Bit-Serial Accelerators, In IEEE/ACM Proceedings of Design,
Automation Conference (DAC), 2020.</p></li> <li><p>Dawen Xu, Cheng Chu, <strong>Cheng Liu</strong>*, Ying Wang, Xianzhong Zhou, Lei Zhang,
Huawei Li, Huaguo Liang, Multi-task Scheduling for PIM-based Heterogeneous
Computing System, In IEEE Great Lakes Symposium on VLSI (GLVLSI), 2020.</p></li> <li><p>Xiandong Zhao, Ying Wang, Xuyi Cai, <strong>Cheng Liu</strong>, Lei Zhang, Linear Symmetric
Quantization of Neural Networks for Low-precision Integer Hardware , In
International Conference on Learning Representations(ICLR), 2020</p></li> <li><p>Dawen Xu, Xinke Chu, <strong>Cheng Liu</strong>*, Ying Wang, Huawei Li, Lei Zhang, CNT-Cache:
an Energy-Efficient Carbon Nanotube Cache with Adaptive Encoding , IEEE/ACM
Proceedings of Design, Automation and Test in Europe conference (DATE), 2020</p></li> <li><p>Weiwei Chen, Ying Wang, Shuang Yang, <strong>Cheng Liu</strong>, Lei Zhang, You Only Search
Once: A Fast Automation Framework for Single-Stage DNN/Accelerator Codesign,
IEEE/ACM Proceedings of Design, Automation and Test in Europe
conference (DATE), 2020</p></li> <li><p>Weiwei Chen, Ying Wang, Shuang Yang, Lei Zhang, <strong>Cheng Liu</strong>, Towards Besteffort
Approximation: Applying NAS to General-purpose Approximate
Computing, IEEE/ACM Proceedings of Design, Automation and Test in Europe
conference (DATE), 2020</p></li> <li><p><strong>Cheng Liu</strong>, Xinyu Chen, Bingsheng He, Ying Wang, Xiaofei Liao, Lei Zhang, OBFS:
OpenCL Based BFS Optimization on Software Programmable FPGAs, In 2019
International Conference on Field Programmable Technology (FPT), Dec 11-13,
2019</p></li> <li><p>Shengwen Liang, Ying Wang, <strong>Cheng Liu</strong>, Huawei Li and Xiaowei Li, InS-DLA: An
In-SSD Deep Learning Accelerator for Near-Data Processing, The International
Conference on Field-Programmable Logic and Applications (FPL), Sep 9-11, 2019</p></li> <li><p>Dawen Xu, Kouzi Xing, <strong>Cheng Liu</strong>*, Ying Wang, Yulin Dai, Long Cheng, Huawei Li,
Lei Zhang, Resilient Neural Network Training for Accelerators with Computing
Errors, The 30th IEEE International Conference on Application-specific Systems,
Architectures and Processors (ASAP), July 15-17, 2019</p></li> <li><p>Kouzi Xing, Dawen Xu, <strong>Cheng Liu</strong>*, Ying Wang, Huawei Li and Xiaowei Li,
Squeezing the Last MHz for CNN Acceleration on FPGAs , The 3rd International
Test Conference in Asia (ITC-Asia), 2019</p></li> <li><p>Dawen Xu, Li Li, Ying Wang, <strong>Cheng Liu</strong>, and Huawei Li. Exploring emerging
CNFET for efficient last level cache design. In Proceedings of the 24th Asia and
South Pacific Design Automation Conference (ASP-DAC). ACM, New York, NY,
USA, 426-431, 2019</p></li> <li><p>Dawen Xu, Kaijie Tu, Ying Wang, <strong>Cheng Liu</strong>, Bingsheng He, and Huawei Li. FCNengine:
accelerating deconvolutional layers in classic CNN processors. In
Proceedings of the International Conference on Computer-Aided Design (ICCAD),
p.22. ACM, 2018.</p></li> <li><p>Ho-Cheung Ng, <strong>Cheng Liu</strong>, and Hayden Kwok-Hay So. A soft processor overlay
with tightly-coupled FPGA accelerator. The 2nd International Workshop on
Overlay Architectures for FPGAs (OLAF), 2016.</p></li> <li><p><strong>Cheng Liu</strong>, Ho-Cheung Ng, and Hayden Kwok-Hay So. QuickDough: a rapid
FPGA loop accelerator design framework using soft CGRA overlay . In
International Conference on Field Programmable Technology (FPT), pp. 56-63.
IEEE, 2015.</p></li> <li><p><strong>Cheng Liu</strong>, Ho-Cheung Ng, Hayden Kwok-Hay So, Automatic nested loop
acceleration on fpgas using soft CGRA overlay, The Second International
workshop of FPGAs for Software Programmers (FSP), 2015</p></li> <li><p><strong>Cheng Liu</strong>, and Hayden Kwok-Hay So. Automatic soft cgra overlay customization
for high-productivity nested loop acceleration on fpgas . In 2015 IEEE 23rd Annual
International Symposium on Field-Programmable Custom Computing Machines
(FCCM), pp. 101-101. IEEE, 2015 (poster)</p></li> <li><p><strong>Cheng Liu</strong>, Colin Lin Yu, and Hayden Kwok-Hay So. A soft coarse-grained
reconfigurable array based high-level synthesis methodology: Promoting design
productivity and exploring extreme FPGA frequency. In 2013 IEEE 21st Annual
International Symposium on Field-Programmable Custom Computing Machines
(FCCM), pp. 228-228. IEEE, 2013 (poster)</p></li> <li><p><strong>Cheng Liu</strong>, Hayden Kwok-Hay So, QuickDough: A Rapid FPGA Accelerator
Generation Framework using Soft Coarse-Grained Reconfigurable Array Overla,y
The 1st International Workshop on Overlay Architectures for FPGAs (OLAF), 2013.</p></li> <li><p><strong>Cheng Liu</strong>, Lei Zhang, Yinhe Han, and Xiaowei Li. Vertical interconnects
squeezing in symmetric 3D mesh network-on-chip. In Proceedings of the 16th
Asia and South Pacific Design Automation Conference (ASP-DAC), pp. 357-362.
IEEE Press, 2011.</p></li> <li><p><strong>Cheng Liu</strong>, Lei Zhang, Yinhe Han, and Xiaowei Li. A resilient on-chip router
design through data path salvaging. In Proceedings of the 16th Asia and South
Pacific Design Automation Conference (ASP-DAC), pp.437-442. 2011.</p></li> <li><p><strong>Cheng Liu</strong>, Lei Zhang, Yinhe Han, and Xiaowei Li. Dynamic Buffer Regulator for
3D Mesh Network-on-Chip. 3D Integration Workshop in conjunction with
ACM/IEEE Design, Automation and Test in Europe (DATE), Grenoble, France,
March 18, 2011 (poster)</p></li></ol></div> <footer class="page-edit"><!----> <div class="last-updated"><span class="prefix">Last Updated:</span> <span class="time">7/22/2023, 11:01:34 AM</span></div></footer> <!----> </main></div><div class="global-ui"></div></div>
    <script src="/assets/js/app.63c92a50.js" defer></script><script src="/assets/js/2.33b14124.js" defer></script><script src="/assets/js/11.5c71eb5d.js" defer></script>
  </body>
</html>
