\hypertarget{union__hw__i2c__sltl}{}\section{\+\_\+hw\+\_\+i2c\+\_\+sltl Union Reference}
\label{union__hw__i2c__sltl}\index{\+\_\+hw\+\_\+i2c\+\_\+sltl@{\+\_\+hw\+\_\+i2c\+\_\+sltl}}


H\+W\+\_\+\+I2\+C\+\_\+\+S\+L\+TL -\/ I2C S\+CL Low Timeout Register Low (RW)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+i2c.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__i2c__sltl_1_1__hw__i2c__sltl__bitfields}{\+\_\+hw\+\_\+i2c\+\_\+sltl\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint8\+\_\+t {\bfseries U}\hypertarget{union__hw__i2c__sltl_adc990241ab34b0517f9e50eb7e1d2015}{}\label{union__hw__i2c__sltl_adc990241ab34b0517f9e50eb7e1d2015}

\item 
struct \hyperlink{struct__hw__i2c__sltl_1_1__hw__i2c__sltl__bitfields}{\+\_\+hw\+\_\+i2c\+\_\+sltl\+::\+\_\+hw\+\_\+i2c\+\_\+sltl\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__i2c__sltl_a39df77f4a048f917bf0af25e2e09949c}{}\label{union__hw__i2c__sltl_a39df77f4a048f917bf0af25e2e09949c}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+I2\+C\+\_\+\+S\+L\+TL -\/ I2C S\+CL Low Timeout Register Low (RW) 

Reset value\+: 0x00U 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+i2c.\+h\end{DoxyCompactItemize}
