{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1746882015170 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1746882015170 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 10 18:30:15 2025 " "Processing started: Sat May 10 18:30:15 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1746882015170 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1746882015170 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UART -c UART --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off UART -c UART --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1746882015170 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1746882015608 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1746882015608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "uart_tx.sv" "" { Text "H:/KavishkaJ/UOM/Sem 4/Electronic Circuit Design/FPGA Assignment/UART/uart_tx.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746882025082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1746882025082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx_tb " "Found entity 1: uart_tx_tb" {  } { { "uart_tx_tb.sv" "" { Text "H:/KavishkaJ/UOM/Sem 4/Electronic Circuit Design/FPGA Assignment/UART/uart_tx_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746882025083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1746882025083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "uart_rx.sv" "" { Text "H:/KavishkaJ/UOM/Sem 4/Electronic Circuit Design/FPGA Assignment/UART/uart_rx.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746882025083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1746882025083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx_rx_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx_rx_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx_rx_tb " "Found entity 1: uart_tx_rx_tb" {  } { { "uart_tx_rx_tb.sv" "" { Text "H:/KavishkaJ/UOM/Sem 4/Electronic Circuit Design/FPGA Assignment/UART/uart_tx_rx_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746882025085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1746882025085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "uart.sv" "" { Text "H:/KavishkaJ/UOM/Sem 4/Electronic Circuit Design/FPGA Assignment/UART/uart.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746882025086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1746882025086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tb " "Found entity 1: uart_tb" {  } { { "uart_tb.sv" "" { Text "H:/KavishkaJ/UOM/Sem 4/Electronic Circuit Design/FPGA Assignment/UART/uart_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746882025087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1746882025087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_segment_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file seven_segment_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 seven_segment_decoder " "Found entity 1: seven_segment_decoder" {  } { { "seven_segment_decoder.sv" "" { Text "H:/KavishkaJ/UOM/Sem 4/Electronic Circuit Design/FPGA Assignment/UART/seven_segment_decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746882025088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1746882025088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transceiver.sv 1 1 " "Found 1 design units, including 1 entities, in source file transceiver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 transceiver " "Found entity 1: transceiver" {  } { { "transceiver.sv" "" { Text "H:/KavishkaJ/UOM/Sem 4/Electronic Circuit Design/FPGA Assignment/UART/transceiver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746882025089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1746882025089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transceiver_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file transceiver_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 transceiver_tb " "Found entity 1: transceiver_tb" {  } { { "transceiver_tb.sv" "" { Text "H:/KavishkaJ/UOM/Sem 4/Electronic Circuit Design/FPGA Assignment/UART/transceiver_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746882025090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1746882025090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_3digit_multiplexed.sv 1 1 " "Found 1 design units, including 1 entities, in source file display_3digit_multiplexed.sv" { { "Info" "ISGN_ENTITY_NAME" "1 display_3digit_multiplexed " "Found entity 1: display_3digit_multiplexed" {  } { { "display_3digit_multiplexed.sv" "" { Text "H:/KavishkaJ/UOM/Sem 4/Electronic Circuit Design/FPGA Assignment/UART/display_3digit_multiplexed.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746882025091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1746882025091 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "transceiver_tb " "Elaborating entity \"transceiver_tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1746882025132 ""}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "clk transceiver_tb.sv(16) " "Verilog HDL warning at transceiver_tb.sv(16): assignments to clk create a combinational loop" {  } { { "transceiver_tb.sv" "" { Text "H:/KavishkaJ/UOM/Sem 4/Electronic Circuit Design/FPGA Assignment/UART/transceiver_tb.sv" 16 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Design Software" 0 -1 1746882025220 "|transceiver_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Starting transceiver testbench... transceiver_tb.sv(37) " "Verilog HDL Display System Task info at transceiver_tb.sv(37): Starting transceiver testbench..." {  } { { "transceiver_tb.sv" "" { Text "H:/KavishkaJ/UOM/Sem 4/Electronic Circuit Design/FPGA Assignment/UART/transceiver_tb.sv" 37 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1746882025220 "|transceiver_tb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 transceiver_tb.sv(49) " "Verilog HDL assignment warning at transceiver_tb.sv(49): truncated value with size 32 to match size of target (4)" {  } { { "transceiver_tb.sv" "" { Text "H:/KavishkaJ/UOM/Sem 4/Electronic Circuit Design/FPGA Assignment/UART/transceiver_tb.sv" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1746882025220 "|transceiver_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Sent: 0, Segment: ....... transceiver_tb.sv(58) " "Verilog HDL Display System Task info at transceiver_tb.sv(58): Sent: 0, Segment: ......." {  } { { "transceiver_tb.sv" "" { Text "H:/KavishkaJ/UOM/Sem 4/Electronic Circuit Design/FPGA Assignment/UART/transceiver_tb.sv" 58 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1746882025220 "|transceiver_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Sent: 1, Segment: ....... transceiver_tb.sv(58) " "Verilog HDL Display System Task info at transceiver_tb.sv(58): Sent: 1, Segment: ......." {  } { { "transceiver_tb.sv" "" { Text "H:/KavishkaJ/UOM/Sem 4/Electronic Circuit Design/FPGA Assignment/UART/transceiver_tb.sv" 58 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1746882025220 "|transceiver_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Sent: 2, Segment: ....... transceiver_tb.sv(58) " "Verilog HDL Display System Task info at transceiver_tb.sv(58): Sent: 2, Segment: ......." {  } { { "transceiver_tb.sv" "" { Text "H:/KavishkaJ/UOM/Sem 4/Electronic Circuit Design/FPGA Assignment/UART/transceiver_tb.sv" 58 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1746882025220 "|transceiver_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Sent: 3, Segment: ....... transceiver_tb.sv(58) " "Verilog HDL Display System Task info at transceiver_tb.sv(58): Sent: 3, Segment: ......." {  } { { "transceiver_tb.sv" "" { Text "H:/KavishkaJ/UOM/Sem 4/Electronic Circuit Design/FPGA Assignment/UART/transceiver_tb.sv" 58 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1746882025220 "|transceiver_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Sent: 4, Segment: ....... transceiver_tb.sv(58) " "Verilog HDL Display System Task info at transceiver_tb.sv(58): Sent: 4, Segment: ......." {  } { { "transceiver_tb.sv" "" { Text "H:/KavishkaJ/UOM/Sem 4/Electronic Circuit Design/FPGA Assignment/UART/transceiver_tb.sv" 58 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1746882025220 "|transceiver_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Sent: 5, Segment: ....... transceiver_tb.sv(58) " "Verilog HDL Display System Task info at transceiver_tb.sv(58): Sent: 5, Segment: ......." {  } { { "transceiver_tb.sv" "" { Text "H:/KavishkaJ/UOM/Sem 4/Electronic Circuit Design/FPGA Assignment/UART/transceiver_tb.sv" 58 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1746882025220 "|transceiver_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Sent: 6, Segment: ....... transceiver_tb.sv(58) " "Verilog HDL Display System Task info at transceiver_tb.sv(58): Sent: 6, Segment: ......." {  } { { "transceiver_tb.sv" "" { Text "H:/KavishkaJ/UOM/Sem 4/Electronic Circuit Design/FPGA Assignment/UART/transceiver_tb.sv" 58 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1746882025220 "|transceiver_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Sent: 7, Segment: ....... transceiver_tb.sv(58) " "Verilog HDL Display System Task info at transceiver_tb.sv(58): Sent: 7, Segment: ......." {  } { { "transceiver_tb.sv" "" { Text "H:/KavishkaJ/UOM/Sem 4/Electronic Circuit Design/FPGA Assignment/UART/transceiver_tb.sv" 58 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1746882025220 "|transceiver_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Sent: 8, Segment: ....... transceiver_tb.sv(58) " "Verilog HDL Display System Task info at transceiver_tb.sv(58): Sent: 8, Segment: ......." {  } { { "transceiver_tb.sv" "" { Text "H:/KavishkaJ/UOM/Sem 4/Electronic Circuit Design/FPGA Assignment/UART/transceiver_tb.sv" 58 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1746882025220 "|transceiver_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Sent: 9, Segment: ....... transceiver_tb.sv(58) " "Verilog HDL Display System Task info at transceiver_tb.sv(58): Sent: 9, Segment: ......." {  } { { "transceiver_tb.sv" "" { Text "H:/KavishkaJ/UOM/Sem 4/Electronic Circuit Design/FPGA Assignment/UART/transceiver_tb.sv" 58 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1746882025220 "|transceiver_tb"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "transceiver_tb.sv(61) " "Verilog HDL warning at transceiver_tb.sv(61): ignoring unsupported system task" {  } { { "transceiver_tb.sv" "" { Text "H:/KavishkaJ/UOM/Sem 4/Electronic Circuit Design/FPGA Assignment/UART/transceiver_tb.sv" 61 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Design Software" 0 -1 1746882025220 "|transceiver_tb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "transceiver transceiver:dut " "Elaborating entity \"transceiver\" for hierarchy \"transceiver:dut\"" {  } { { "transceiver_tb.sv" "dut" { Text "H:/KavishkaJ/UOM/Sem 4/Electronic Circuit Design/FPGA Assignment/UART/transceiver_tb.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1746882025221 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "display_data transceiver.sv(27) " "Verilog HDL or VHDL warning at transceiver.sv(27): object \"display_data\" assigned a value but never read" {  } { { "transceiver.sv" "" { Text "H:/KavishkaJ/UOM/Sem 4/Electronic Circuit Design/FPGA Assignment/UART/transceiver.sv" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1746882025263 "|transceiver_tb|transceiver:dut"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart transceiver:dut\|uart:uart_inst " "Elaborating entity \"uart\" for hierarchy \"transceiver:dut\|uart:uart_inst\"" {  } { { "transceiver.sv" "uart_inst" { Text "H:/KavishkaJ/UOM/Sem 4/Electronic Circuit Design/FPGA Assignment/UART/transceiver.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1746882025264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx transceiver:dut\|uart:uart_inst\|uart_tx:tx_inst " "Elaborating entity \"uart_tx\" for hierarchy \"transceiver:dut\|uart:uart_inst\|uart_tx:tx_inst\"" {  } { { "uart.sv" "tx_inst" { Text "H:/KavishkaJ/UOM/Sem 4/Electronic Circuit Design/FPGA Assignment/UART/uart.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1746882025330 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_tx.sv(60) " "Verilog HDL assignment warning at uart_tx.sv(60): truncated value with size 32 to match size of target (4)" {  } { { "uart_tx.sv" "" { Text "H:/KavishkaJ/UOM/Sem 4/Electronic Circuit Design/FPGA Assignment/UART/uart_tx.sv" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1746882025331 "|transceiver_tb|transceiver:dut|uart:uart_inst|uart_tx:tx_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 uart_tx.sv(64) " "Verilog HDL assignment warning at uart_tx.sv(64): truncated value with size 32 to match size of target (13)" {  } { { "uart_tx.sv" "" { Text "H:/KavishkaJ/UOM/Sem 4/Electronic Circuit Design/FPGA Assignment/UART/uart_tx.sv" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1746882025332 "|transceiver_tb|transceiver:dut|uart:uart_inst|uart_tx:tx_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx transceiver:dut\|uart:uart_inst\|uart_rx:rx_inst " "Elaborating entity \"uart_rx\" for hierarchy \"transceiver:dut\|uart:uart_inst\|uart_rx:rx_inst\"" {  } { { "uart.sv" "rx_inst" { Text "H:/KavishkaJ/UOM/Sem 4/Electronic Circuit Design/FPGA Assignment/UART/uart.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1746882025340 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 uart_rx.sv(46) " "Verilog HDL assignment warning at uart_rx.sv(46): truncated value with size 32 to match size of target (13)" {  } { { "uart_rx.sv" "" { Text "H:/KavishkaJ/UOM/Sem 4/Electronic Circuit Design/FPGA Assignment/UART/uart_rx.sv" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746882025437 "|uart_rx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 uart_rx.sv(57) " "Verilog HDL assignment warning at uart_rx.sv(57): truncated value with size 32 to match size of target (3)" {  } { { "uart_rx.sv" "" { Text "H:/KavishkaJ/UOM/Sem 4/Electronic Circuit Design/FPGA Assignment/UART/uart_rx.sv" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746882025437 "|uart_rx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 uart_rx.sv(60) " "Verilog HDL assignment warning at uart_rx.sv(60): truncated value with size 32 to match size of target (13)" {  } { { "uart_rx.sv" "" { Text "H:/KavishkaJ/UOM/Sem 4/Electronic Circuit Design/FPGA Assignment/UART/uart_rx.sv" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746882025437 "|uart_rx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 uart_rx.sv(70) " "Verilog HDL assignment warning at uart_rx.sv(70): truncated value with size 32 to match size of target (13)" {  } { { "uart_rx.sv" "" { Text "H:/KavishkaJ/UOM/Sem 4/Electronic Circuit Design/FPGA Assignment/UART/uart_rx.sv" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746882025437 "|uart_rx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_3digit_multiplexed transceiver:dut\|display_3digit_multiplexed:display_inst " "Elaborating entity \"display_3digit_multiplexed\" for hierarchy \"transceiver:dut\|display_3digit_multiplexed:display_inst\"" {  } { { "transceiver.sv" "display_inst" { Text "H:/KavishkaJ/UOM/Sem 4/Electronic Circuit Design/FPGA Assignment/UART/transceiver.sv" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1746882025438 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_3digit_multiplexed.sv(17) " "Verilog HDL assignment warning at display_3digit_multiplexed.sv(17): truncated value with size 32 to match size of target (4)" {  } { { "display_3digit_multiplexed.sv" "" { Text "H:/KavishkaJ/UOM/Sem 4/Electronic Circuit Design/FPGA Assignment/UART/display_3digit_multiplexed.sv" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746882025515 "|transceiver|display_3digit_multiplexed:comb_51"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_3digit_multiplexed.sv(18) " "Verilog HDL assignment warning at display_3digit_multiplexed.sv(18): truncated value with size 32 to match size of target (4)" {  } { { "display_3digit_multiplexed.sv" "" { Text "H:/KavishkaJ/UOM/Sem 4/Electronic Circuit Design/FPGA Assignment/UART/display_3digit_multiplexed.sv" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746882025515 "|transceiver|display_3digit_multiplexed:comb_51"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_3digit_multiplexed.sv(19) " "Verilog HDL assignment warning at display_3digit_multiplexed.sv(19): truncated value with size 32 to match size of target (4)" {  } { { "display_3digit_multiplexed.sv" "" { Text "H:/KavishkaJ/UOM/Sem 4/Electronic Circuit Design/FPGA Assignment/UART/display_3digit_multiplexed.sv" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746882025515 "|transceiver|display_3digit_multiplexed:comb_51"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 display_3digit_multiplexed.sv(24) " "Verilog HDL assignment warning at display_3digit_multiplexed.sv(24): truncated value with size 32 to match size of target (16)" {  } { { "display_3digit_multiplexed.sv" "" { Text "H:/KavishkaJ/UOM/Sem 4/Electronic Circuit Design/FPGA Assignment/UART/display_3digit_multiplexed.sv" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746882025515 "|transceiver|display_3digit_multiplexed:comb_51"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 display_3digit_multiplexed.sv(27) " "Verilog HDL assignment warning at display_3digit_multiplexed.sv(27): truncated value with size 32 to match size of target (2)" {  } { { "display_3digit_multiplexed.sv" "" { Text "H:/KavishkaJ/UOM/Sem 4/Electronic Circuit Design/FPGA Assignment/UART/display_3digit_multiplexed.sv" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746882025515 "|transceiver|display_3digit_multiplexed:comb_51"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_segment_decoder transceiver:dut\|display_3digit_multiplexed:display_inst\|seven_segment_decoder:decoder " "Elaborating entity \"seven_segment_decoder\" for hierarchy \"transceiver:dut\|display_3digit_multiplexed:display_inst\|seven_segment_decoder:decoder\"" {  } { { "display_3digit_multiplexed.sv" "decoder" { Text "H:/KavishkaJ/UOM/Sem 4/Electronic Circuit Design/FPGA Assignment/UART/display_3digit_multiplexed.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1746882025515 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1746882025632 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 17 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4695 " "Peak virtual memory: 4695 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1746882025680 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 10 18:30:25 2025 " "Processing ended: Sat May 10 18:30:25 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1746882025680 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1746882025680 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1746882025680 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1746882025680 ""}
