

================================================================
== Vitis HLS Report for 'nn_fpga_top_Pipeline_VITIS_LOOP_63_1'
================================================================
* Date:           Tue Nov 25 01:19:43 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        final_nn_fpga_tanh
* Solution:       hls (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.001 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      786|      786|  7.860 us|  7.860 us|  785|  785|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_63_1  |      784|      784|         2|          1|          1|   784|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [mlp.cpp:63->mlp.cpp:95]   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%mul_ln65_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %mul_ln65"   --->   Operation 6 'read' 'mul_ln65_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.61ns)   --->   "%store_ln63 = store i10 0, i10 %i" [mlp.cpp:63->mlp.cpp:95]   --->   Operation 7 'store' 'store_ln63' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 8 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i_2 = load i10 %i" [mlp.cpp:63->mlp.cpp:95]   --->   Operation 9 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (2.12ns)   --->   "%icmp_ln63 = icmp_eq  i10 %i_2, i10 784" [mlp.cpp:63->mlp.cpp:95]   --->   Operation 10 'icmp' 'icmp_ln63' <Predicate = true> <Delay = 2.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (2.12ns)   --->   "%add_ln63 = add i10 %i_2, i10 1" [mlp.cpp:63->mlp.cpp:95]   --->   Operation 11 'add' 'add_ln63' <Predicate = true> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln63 = br i1 %icmp_ln63, void %for.inc.i.split, void %for.body.i.i.preheader.exitStub" [mlp.cpp:63->mlp.cpp:95]   --->   Operation 12 'br' 'br_ln63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln65 = zext i10 %i_2" [mlp.cpp:65->mlp.cpp:95]   --->   Operation 13 'zext' 'zext_ln65' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (2.13ns)   --->   "%add_ln65 = add i13 %mul_ln65_read, i13 %zext_ln65" [mlp.cpp:65->mlp.cpp:95]   --->   Operation 14 'add' 'add_ln65' <Predicate = (!icmp_ln63)> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln65_1 = zext i13 %add_ln65" [mlp.cpp:65->mlp.cpp:95]   --->   Operation 15 'zext' 'zext_ln65_1' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%test_images_addr = getelementptr i10 %test_images, i64 0, i64 %zext_ln65_1" [mlp.cpp:65->mlp.cpp:95]   --->   Operation 16 'getelementptr' 'test_images_addr' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_1 : Operation 17 [2/2] (3.25ns)   --->   "%test_images_load = load i13 %test_images_addr" [mlp.cpp:65->mlp.cpp:95]   --->   Operation 17 'load' 'test_images_load' <Predicate = (!icmp_ln63)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 7840> <ROM>
ST_1 : Operation 18 [1/1] (1.61ns)   --->   "%store_ln63 = store i10 %add_ln63, i10 %i" [mlp.cpp:63->mlp.cpp:95]   --->   Operation 18 'store' 'store_ln63' <Predicate = (!icmp_ln63)> <Delay = 1.61>
ST_1 : Operation 27 [1/1] (1.61ns)   --->   "%ret_ln0 = ret"   --->   Operation 27 'ret' 'ret_ln0' <Predicate = (icmp_ln63)> <Delay = 1.61>

State 2 <SV = 1> <Delay = 6.51>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln63 = zext i10 %i_2" [mlp.cpp:63->mlp.cpp:95]   --->   Operation 19 'zext' 'zext_ln63' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specpipeline_ln64 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_6" [mlp.cpp:64->mlp.cpp:95]   --->   Operation 20 'specpipeline' 'specpipeline_ln64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%speclooptripcount_ln63 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 784, i64 784, i64 784" [mlp.cpp:63->mlp.cpp:95]   --->   Operation 21 'speclooptripcount' 'speclooptripcount_ln63' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specloopname_ln63 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [mlp.cpp:63->mlp.cpp:95]   --->   Operation 22 'specloopname' 'specloopname_ln63' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%image_addr = getelementptr i10 %image_r, i64 0, i64 %zext_ln63" [mlp.cpp:65->mlp.cpp:95]   --->   Operation 23 'getelementptr' 'image_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/2] ( I:3.25ns O:3.25ns )   --->   "%test_images_load = load i13 %test_images_addr" [mlp.cpp:65->mlp.cpp:95]   --->   Operation 24 'load' 'test_images_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 7840> <ROM>
ST_2 : Operation 25 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln65 = store i10 %test_images_load, i10 %image_addr" [mlp.cpp:65->mlp.cpp:95]   --->   Operation 25 'store' 'store_ln65' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 784> <RAM>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln63 = br void %for.inc.i" [mlp.cpp:63->mlp.cpp:95]   --->   Operation 26 'br' 'br_ln63' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 7.001ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln63', mlp.cpp:63->mlp.cpp:95) of constant 0 on local variable 'i', mlp.cpp:63->mlp.cpp:95 [6]  (1.610 ns)
	'load' operation 10 bit ('i', mlp.cpp:63->mlp.cpp:95) on local variable 'i', mlp.cpp:63->mlp.cpp:95 [9]  (0.000 ns)
	'add' operation 13 bit ('add_ln65', mlp.cpp:65->mlp.cpp:95) [16]  (2.134 ns)
	'getelementptr' operation 13 bit ('test_images_addr', mlp.cpp:65->mlp.cpp:95) [18]  (0.000 ns)
	'load' operation 10 bit ('test_images_load', mlp.cpp:65->mlp.cpp:95) on array 'test_images' [23]  (3.257 ns)

 <State 2>: 6.514ns
The critical path consists of the following:
	'load' operation 10 bit ('test_images_load', mlp.cpp:65->mlp.cpp:95) on array 'test_images' [23]  (3.257 ns)
	'store' operation 0 bit ('store_ln65', mlp.cpp:65->mlp.cpp:95) of variable 'test_images_load', mlp.cpp:65->mlp.cpp:95 on array 'image_r' [24]  (3.257 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
