Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Wed Nov 18 12:59:22 2020
| Host              : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command           : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design            : main
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 232 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 288 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.112        0.000                      0                43084        0.023        0.000                      0                43084        3.225        0.000                       0                 19840  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 1.112        0.000                      0                43084        0.023        0.000                      0                43084        3.225        0.000                       0                 19840  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        1.112ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.023ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.112ns  (required time - arrival time)
  Source:                 done_reg31/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            E0_0/mem_reg[3][2][25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.870ns  (logic 1.486ns (25.315%)  route 4.384ns (74.685%))
  Logic Levels:           12  (CARRY8=5 LUT3=3 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=20223, unset)        0.035     0.035    done_reg31/clk
    SLICE_X18Y106        FDRE                                         r  done_reg31/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y106        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 f  done_reg31/out_reg[0]/Q
                         net (fo=2, routed)           0.461     0.592    fsm36/done_reg31_out
    SLICE_X16Y113        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.113     0.705 f  fsm36/out[0]_i_2__18/O
                         net (fo=10, routed)          0.571     1.276    fsm10/out_reg[0]_8
    SLICE_X22Y96         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.147     1.423 f  fsm10/out[0]_i_3__5/O
                         net (fo=5, routed)           0.109     1.532    fsm9/done_reg_15
    SLICE_X22Y94         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.038     1.570 f  fsm9/out[0]_i_2__16/O
                         net (fo=7, routed)           0.162     1.732    fsm9/out_reg[0]_3
    SLICE_X23Y96         LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.063     1.795 r  fsm9/mem[0][0][31]_i_8__11/O
                         net (fo=165, routed)         0.972     2.767    add2/E0_0_addr01
    SLICE_X25Y37         LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.064     2.831 r  add2/mem[0][0][7]_i_35/O
                         net (fo=1, routed)           0.011     2.842    add2/mem[0][0][7]_i_35_n_0
    SLICE_X25Y37         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     3.080 r  add2/mem_reg[0][0][7]_i_19/CO[7]
                         net (fo=1, routed)           0.028     3.108    add2/mem_reg[0][0][7]_i_19_n_0
    SLICE_X25Y38         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097     3.205 r  add2/mem_reg[0][0][15]_i_19/O[1]
                         net (fo=1, routed)           0.867     4.072    add3/mem_reg[0][0][31]_i_9_0[9]
    SLICE_X27Y101        LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.177     4.249 r  add3/mem[0][0][15]_i_17/O
                         net (fo=1, routed)           0.010     4.259    add3/mem[0][0][15]_i_17_n_0
    SLICE_X27Y101        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     4.492 r  add3/mem_reg[0][0][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.520    add3/mem_reg[0][0][15]_i_2_n_0
    SLICE_X27Y102        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.543 r  add3/mem_reg[0][0][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.571    add3/mem_reg[0][0][23]_i_2_n_0
    SLICE_X27Y103        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097     4.668 r  add3/mem_reg[0][0][31]_i_9/O[1]
                         net (fo=1, routed)           0.375     5.043    E0_0/out[25]
    SLICE_X30Y110        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.100     5.143 r  E0_0/mem[0][0][25]_i_1__7/O
                         net (fo=16, routed)          0.762     5.905    E0_0/E0_0_write_data[25]
    SLICE_X35Y135        FDRE                                         r  E0_0/mem_reg[3][2][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=20223, unset)        0.025     7.025    E0_0/clk
    SLICE_X35Y135        FDRE                                         r  E0_0/mem_reg[3][2][25]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X35Y135        FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.027     7.017    E0_0/mem_reg[3][2][25]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -5.905    
  -------------------------------------------------------------------
                         slack                                  1.112    

Slack (MET) :             1.137ns  (required time - arrival time)
  Source:                 done_reg31/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            E0_0/mem_reg[0][3][25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.846ns  (logic 1.486ns (25.419%)  route 4.360ns (74.581%))
  Logic Levels:           12  (CARRY8=5 LUT3=3 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=20223, unset)        0.035     0.035    done_reg31/clk
    SLICE_X18Y106        FDRE                                         r  done_reg31/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y106        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 f  done_reg31/out_reg[0]/Q
                         net (fo=2, routed)           0.461     0.592    fsm36/done_reg31_out
    SLICE_X16Y113        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.113     0.705 f  fsm36/out[0]_i_2__18/O
                         net (fo=10, routed)          0.571     1.276    fsm10/out_reg[0]_8
    SLICE_X22Y96         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.147     1.423 f  fsm10/out[0]_i_3__5/O
                         net (fo=5, routed)           0.109     1.532    fsm9/done_reg_15
    SLICE_X22Y94         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.038     1.570 f  fsm9/out[0]_i_2__16/O
                         net (fo=7, routed)           0.162     1.732    fsm9/out_reg[0]_3
    SLICE_X23Y96         LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.063     1.795 r  fsm9/mem[0][0][31]_i_8__11/O
                         net (fo=165, routed)         0.972     2.767    add2/E0_0_addr01
    SLICE_X25Y37         LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.064     2.831 r  add2/mem[0][0][7]_i_35/O
                         net (fo=1, routed)           0.011     2.842    add2/mem[0][0][7]_i_35_n_0
    SLICE_X25Y37         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     3.080 r  add2/mem_reg[0][0][7]_i_19/CO[7]
                         net (fo=1, routed)           0.028     3.108    add2/mem_reg[0][0][7]_i_19_n_0
    SLICE_X25Y38         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097     3.205 r  add2/mem_reg[0][0][15]_i_19/O[1]
                         net (fo=1, routed)           0.867     4.072    add3/mem_reg[0][0][31]_i_9_0[9]
    SLICE_X27Y101        LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.177     4.249 r  add3/mem[0][0][15]_i_17/O
                         net (fo=1, routed)           0.010     4.259    add3/mem[0][0][15]_i_17_n_0
    SLICE_X27Y101        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     4.492 r  add3/mem_reg[0][0][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.520    add3/mem_reg[0][0][15]_i_2_n_0
    SLICE_X27Y102        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.543 r  add3/mem_reg[0][0][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.571    add3/mem_reg[0][0][23]_i_2_n_0
    SLICE_X27Y103        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097     4.668 r  add3/mem_reg[0][0][31]_i_9/O[1]
                         net (fo=1, routed)           0.375     5.043    E0_0/out[25]
    SLICE_X30Y110        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.100     5.143 r  E0_0/mem[0][0][25]_i_1__7/O
                         net (fo=16, routed)          0.738     5.881    E0_0/E0_0_write_data[25]
    SLICE_X34Y135        FDRE                                         r  E0_0/mem_reg[0][3][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=20223, unset)        0.026     7.026    E0_0/clk
    SLICE_X34Y135        FDRE                                         r  E0_0/mem_reg[0][3][25]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X34Y135        FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.027     7.018    E0_0/mem_reg[0][3][25]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -5.881    
  -------------------------------------------------------------------
                         slack                                  1.137    

Slack (MET) :             1.151ns  (required time - arrival time)
  Source:                 done_reg31/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            E0_0/mem_reg[2][3][25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.830ns  (logic 1.486ns (25.489%)  route 4.344ns (74.511%))
  Logic Levels:           12  (CARRY8=5 LUT3=3 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=20223, unset)        0.035     0.035    done_reg31/clk
    SLICE_X18Y106        FDRE                                         r  done_reg31/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y106        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 f  done_reg31/out_reg[0]/Q
                         net (fo=2, routed)           0.461     0.592    fsm36/done_reg31_out
    SLICE_X16Y113        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.113     0.705 f  fsm36/out[0]_i_2__18/O
                         net (fo=10, routed)          0.571     1.276    fsm10/out_reg[0]_8
    SLICE_X22Y96         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.147     1.423 f  fsm10/out[0]_i_3__5/O
                         net (fo=5, routed)           0.109     1.532    fsm9/done_reg_15
    SLICE_X22Y94         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.038     1.570 f  fsm9/out[0]_i_2__16/O
                         net (fo=7, routed)           0.162     1.732    fsm9/out_reg[0]_3
    SLICE_X23Y96         LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.063     1.795 r  fsm9/mem[0][0][31]_i_8__11/O
                         net (fo=165, routed)         0.972     2.767    add2/E0_0_addr01
    SLICE_X25Y37         LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.064     2.831 r  add2/mem[0][0][7]_i_35/O
                         net (fo=1, routed)           0.011     2.842    add2/mem[0][0][7]_i_35_n_0
    SLICE_X25Y37         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     3.080 r  add2/mem_reg[0][0][7]_i_19/CO[7]
                         net (fo=1, routed)           0.028     3.108    add2/mem_reg[0][0][7]_i_19_n_0
    SLICE_X25Y38         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097     3.205 r  add2/mem_reg[0][0][15]_i_19/O[1]
                         net (fo=1, routed)           0.867     4.072    add3/mem_reg[0][0][31]_i_9_0[9]
    SLICE_X27Y101        LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.177     4.249 r  add3/mem[0][0][15]_i_17/O
                         net (fo=1, routed)           0.010     4.259    add3/mem[0][0][15]_i_17_n_0
    SLICE_X27Y101        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     4.492 r  add3/mem_reg[0][0][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.520    add3/mem_reg[0][0][15]_i_2_n_0
    SLICE_X27Y102        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.543 r  add3/mem_reg[0][0][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.571    add3/mem_reg[0][0][23]_i_2_n_0
    SLICE_X27Y103        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097     4.668 r  add3/mem_reg[0][0][31]_i_9/O[1]
                         net (fo=1, routed)           0.375     5.043    E0_0/out[25]
    SLICE_X30Y110        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.100     5.143 r  E0_0/mem[0][0][25]_i_1__7/O
                         net (fo=16, routed)          0.722     5.865    E0_0/E0_0_write_data[25]
    SLICE_X35Y135        FDRE                                         r  E0_0/mem_reg[2][3][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=20223, unset)        0.024     7.024    E0_0/clk
    SLICE_X35Y135        FDRE                                         r  E0_0/mem_reg[2][3][25]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X35Y135        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.027     7.016    E0_0/mem_reg[2][3][25]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -5.865    
  -------------------------------------------------------------------
                         slack                                  1.151    

Slack (MET) :             1.151ns  (required time - arrival time)
  Source:                 done_reg31/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            E0_0/mem_reg[1][1][25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.831ns  (logic 1.486ns (25.484%)  route 4.345ns (74.516%))
  Logic Levels:           12  (CARRY8=5 LUT3=3 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=20223, unset)        0.035     0.035    done_reg31/clk
    SLICE_X18Y106        FDRE                                         r  done_reg31/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y106        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 f  done_reg31/out_reg[0]/Q
                         net (fo=2, routed)           0.461     0.592    fsm36/done_reg31_out
    SLICE_X16Y113        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.113     0.705 f  fsm36/out[0]_i_2__18/O
                         net (fo=10, routed)          0.571     1.276    fsm10/out_reg[0]_8
    SLICE_X22Y96         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.147     1.423 f  fsm10/out[0]_i_3__5/O
                         net (fo=5, routed)           0.109     1.532    fsm9/done_reg_15
    SLICE_X22Y94         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.038     1.570 f  fsm9/out[0]_i_2__16/O
                         net (fo=7, routed)           0.162     1.732    fsm9/out_reg[0]_3
    SLICE_X23Y96         LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.063     1.795 r  fsm9/mem[0][0][31]_i_8__11/O
                         net (fo=165, routed)         0.972     2.767    add2/E0_0_addr01
    SLICE_X25Y37         LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.064     2.831 r  add2/mem[0][0][7]_i_35/O
                         net (fo=1, routed)           0.011     2.842    add2/mem[0][0][7]_i_35_n_0
    SLICE_X25Y37         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     3.080 r  add2/mem_reg[0][0][7]_i_19/CO[7]
                         net (fo=1, routed)           0.028     3.108    add2/mem_reg[0][0][7]_i_19_n_0
    SLICE_X25Y38         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097     3.205 r  add2/mem_reg[0][0][15]_i_19/O[1]
                         net (fo=1, routed)           0.867     4.072    add3/mem_reg[0][0][31]_i_9_0[9]
    SLICE_X27Y101        LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.177     4.249 r  add3/mem[0][0][15]_i_17/O
                         net (fo=1, routed)           0.010     4.259    add3/mem[0][0][15]_i_17_n_0
    SLICE_X27Y101        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     4.492 r  add3/mem_reg[0][0][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.520    add3/mem_reg[0][0][15]_i_2_n_0
    SLICE_X27Y102        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.543 r  add3/mem_reg[0][0][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.571    add3/mem_reg[0][0][23]_i_2_n_0
    SLICE_X27Y103        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097     4.668 r  add3/mem_reg[0][0][31]_i_9/O[1]
                         net (fo=1, routed)           0.375     5.043    E0_0/out[25]
    SLICE_X30Y110        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.100     5.143 r  E0_0/mem[0][0][25]_i_1__7/O
                         net (fo=16, routed)          0.723     5.866    E0_0/E0_0_write_data[25]
    SLICE_X35Y135        FDRE                                         r  E0_0/mem_reg[1][1][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=20223, unset)        0.025     7.025    E0_0/clk
    SLICE_X35Y135        FDRE                                         r  E0_0/mem_reg[1][1][25]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X35Y135        FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.027     7.017    E0_0/mem_reg[1][1][25]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -5.866    
  -------------------------------------------------------------------
                         slack                                  1.151    

Slack (MET) :             1.160ns  (required time - arrival time)
  Source:                 done_reg31/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            E0_0/mem_reg[3][1][25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.823ns  (logic 1.486ns (25.519%)  route 4.337ns (74.481%))
  Logic Levels:           12  (CARRY8=5 LUT3=3 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=20223, unset)        0.035     0.035    done_reg31/clk
    SLICE_X18Y106        FDRE                                         r  done_reg31/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y106        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 f  done_reg31/out_reg[0]/Q
                         net (fo=2, routed)           0.461     0.592    fsm36/done_reg31_out
    SLICE_X16Y113        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.113     0.705 f  fsm36/out[0]_i_2__18/O
                         net (fo=10, routed)          0.571     1.276    fsm10/out_reg[0]_8
    SLICE_X22Y96         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.147     1.423 f  fsm10/out[0]_i_3__5/O
                         net (fo=5, routed)           0.109     1.532    fsm9/done_reg_15
    SLICE_X22Y94         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.038     1.570 f  fsm9/out[0]_i_2__16/O
                         net (fo=7, routed)           0.162     1.732    fsm9/out_reg[0]_3
    SLICE_X23Y96         LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.063     1.795 r  fsm9/mem[0][0][31]_i_8__11/O
                         net (fo=165, routed)         0.972     2.767    add2/E0_0_addr01
    SLICE_X25Y37         LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.064     2.831 r  add2/mem[0][0][7]_i_35/O
                         net (fo=1, routed)           0.011     2.842    add2/mem[0][0][7]_i_35_n_0
    SLICE_X25Y37         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     3.080 r  add2/mem_reg[0][0][7]_i_19/CO[7]
                         net (fo=1, routed)           0.028     3.108    add2/mem_reg[0][0][7]_i_19_n_0
    SLICE_X25Y38         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097     3.205 r  add2/mem_reg[0][0][15]_i_19/O[1]
                         net (fo=1, routed)           0.867     4.072    add3/mem_reg[0][0][31]_i_9_0[9]
    SLICE_X27Y101        LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.177     4.249 r  add3/mem[0][0][15]_i_17/O
                         net (fo=1, routed)           0.010     4.259    add3/mem[0][0][15]_i_17_n_0
    SLICE_X27Y101        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     4.492 r  add3/mem_reg[0][0][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.520    add3/mem_reg[0][0][15]_i_2_n_0
    SLICE_X27Y102        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.543 r  add3/mem_reg[0][0][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.571    add3/mem_reg[0][0][23]_i_2_n_0
    SLICE_X27Y103        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097     4.668 r  add3/mem_reg[0][0][31]_i_9/O[1]
                         net (fo=1, routed)           0.375     5.043    E0_0/out[25]
    SLICE_X30Y110        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.100     5.143 r  E0_0/mem[0][0][25]_i_1__7/O
                         net (fo=16, routed)          0.715     5.858    E0_0/E0_0_write_data[25]
    SLICE_X34Y135        FDRE                                         r  E0_0/mem_reg[3][1][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=20223, unset)        0.026     7.026    E0_0/clk
    SLICE_X34Y135        FDRE                                         r  E0_0/mem_reg[3][1][25]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X34Y135        FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.027     7.018    E0_0/mem_reg[3][1][25]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -5.858    
  -------------------------------------------------------------------
                         slack                                  1.160    

Slack (MET) :             1.167ns  (required time - arrival time)
  Source:                 done_reg31/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            E0_0/mem_reg[0][1][25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.814ns  (logic 1.486ns (25.559%)  route 4.328ns (74.441%))
  Logic Levels:           12  (CARRY8=5 LUT3=3 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=20223, unset)        0.035     0.035    done_reg31/clk
    SLICE_X18Y106        FDRE                                         r  done_reg31/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y106        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 f  done_reg31/out_reg[0]/Q
                         net (fo=2, routed)           0.461     0.592    fsm36/done_reg31_out
    SLICE_X16Y113        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.113     0.705 f  fsm36/out[0]_i_2__18/O
                         net (fo=10, routed)          0.571     1.276    fsm10/out_reg[0]_8
    SLICE_X22Y96         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.147     1.423 f  fsm10/out[0]_i_3__5/O
                         net (fo=5, routed)           0.109     1.532    fsm9/done_reg_15
    SLICE_X22Y94         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.038     1.570 f  fsm9/out[0]_i_2__16/O
                         net (fo=7, routed)           0.162     1.732    fsm9/out_reg[0]_3
    SLICE_X23Y96         LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.063     1.795 r  fsm9/mem[0][0][31]_i_8__11/O
                         net (fo=165, routed)         0.972     2.767    add2/E0_0_addr01
    SLICE_X25Y37         LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.064     2.831 r  add2/mem[0][0][7]_i_35/O
                         net (fo=1, routed)           0.011     2.842    add2/mem[0][0][7]_i_35_n_0
    SLICE_X25Y37         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     3.080 r  add2/mem_reg[0][0][7]_i_19/CO[7]
                         net (fo=1, routed)           0.028     3.108    add2/mem_reg[0][0][7]_i_19_n_0
    SLICE_X25Y38         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097     3.205 r  add2/mem_reg[0][0][15]_i_19/O[1]
                         net (fo=1, routed)           0.867     4.072    add3/mem_reg[0][0][31]_i_9_0[9]
    SLICE_X27Y101        LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.177     4.249 r  add3/mem[0][0][15]_i_17/O
                         net (fo=1, routed)           0.010     4.259    add3/mem[0][0][15]_i_17_n_0
    SLICE_X27Y101        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     4.492 r  add3/mem_reg[0][0][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.520    add3/mem_reg[0][0][15]_i_2_n_0
    SLICE_X27Y102        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.543 r  add3/mem_reg[0][0][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.571    add3/mem_reg[0][0][23]_i_2_n_0
    SLICE_X27Y103        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097     4.668 r  add3/mem_reg[0][0][31]_i_9/O[1]
                         net (fo=1, routed)           0.375     5.043    E0_0/out[25]
    SLICE_X30Y110        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.100     5.143 r  E0_0/mem[0][0][25]_i_1__7/O
                         net (fo=16, routed)          0.706     5.849    E0_0/E0_0_write_data[25]
    SLICE_X35Y135        FDRE                                         r  E0_0/mem_reg[0][1][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=20223, unset)        0.024     7.024    E0_0/clk
    SLICE_X35Y135        FDRE                                         r  E0_0/mem_reg[0][1][25]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X35Y135        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.027     7.016    E0_0/mem_reg[0][1][25]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -5.849    
  -------------------------------------------------------------------
                         slack                                  1.167    

Slack (MET) :             1.174ns  (required time - arrival time)
  Source:                 done_reg31/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            E0_0/mem_reg[0][2][25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.809ns  (logic 1.486ns (25.581%)  route 4.323ns (74.419%))
  Logic Levels:           12  (CARRY8=5 LUT3=3 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=20223, unset)        0.035     0.035    done_reg31/clk
    SLICE_X18Y106        FDRE                                         r  done_reg31/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y106        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 f  done_reg31/out_reg[0]/Q
                         net (fo=2, routed)           0.461     0.592    fsm36/done_reg31_out
    SLICE_X16Y113        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.113     0.705 f  fsm36/out[0]_i_2__18/O
                         net (fo=10, routed)          0.571     1.276    fsm10/out_reg[0]_8
    SLICE_X22Y96         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.147     1.423 f  fsm10/out[0]_i_3__5/O
                         net (fo=5, routed)           0.109     1.532    fsm9/done_reg_15
    SLICE_X22Y94         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.038     1.570 f  fsm9/out[0]_i_2__16/O
                         net (fo=7, routed)           0.162     1.732    fsm9/out_reg[0]_3
    SLICE_X23Y96         LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.063     1.795 r  fsm9/mem[0][0][31]_i_8__11/O
                         net (fo=165, routed)         0.972     2.767    add2/E0_0_addr01
    SLICE_X25Y37         LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.064     2.831 r  add2/mem[0][0][7]_i_35/O
                         net (fo=1, routed)           0.011     2.842    add2/mem[0][0][7]_i_35_n_0
    SLICE_X25Y37         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     3.080 r  add2/mem_reg[0][0][7]_i_19/CO[7]
                         net (fo=1, routed)           0.028     3.108    add2/mem_reg[0][0][7]_i_19_n_0
    SLICE_X25Y38         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097     3.205 r  add2/mem_reg[0][0][15]_i_19/O[1]
                         net (fo=1, routed)           0.867     4.072    add3/mem_reg[0][0][31]_i_9_0[9]
    SLICE_X27Y101        LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.177     4.249 r  add3/mem[0][0][15]_i_17/O
                         net (fo=1, routed)           0.010     4.259    add3/mem[0][0][15]_i_17_n_0
    SLICE_X27Y101        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     4.492 r  add3/mem_reg[0][0][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.520    add3/mem_reg[0][0][15]_i_2_n_0
    SLICE_X27Y102        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.543 r  add3/mem_reg[0][0][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.571    add3/mem_reg[0][0][23]_i_2_n_0
    SLICE_X27Y103        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097     4.668 r  add3/mem_reg[0][0][31]_i_9/O[1]
                         net (fo=1, routed)           0.375     5.043    E0_0/out[25]
    SLICE_X30Y110        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.100     5.143 r  E0_0/mem[0][0][25]_i_1__7/O
                         net (fo=16, routed)          0.701     5.844    E0_0/E0_0_write_data[25]
    SLICE_X34Y135        FDRE                                         r  E0_0/mem_reg[0][2][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=20223, unset)        0.026     7.026    E0_0/clk
    SLICE_X34Y135        FDRE                                         r  E0_0/mem_reg[0][2][25]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X34Y135        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.027     7.018    E0_0/mem_reg[0][2][25]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -5.844    
  -------------------------------------------------------------------
                         slack                                  1.174    

Slack (MET) :             1.181ns  (required time - arrival time)
  Source:                 done_reg31/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            E0_0/mem_reg[3][2][28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.802ns  (logic 1.461ns (25.181%)  route 4.341ns (74.819%))
  Logic Levels:           12  (CARRY8=5 LUT3=3 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=20223, unset)        0.035     0.035    done_reg31/clk
    SLICE_X18Y106        FDRE                                         r  done_reg31/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y106        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 f  done_reg31/out_reg[0]/Q
                         net (fo=2, routed)           0.461     0.592    fsm36/done_reg31_out
    SLICE_X16Y113        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.113     0.705 f  fsm36/out[0]_i_2__18/O
                         net (fo=10, routed)          0.571     1.276    fsm10/out_reg[0]_8
    SLICE_X22Y96         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.147     1.423 f  fsm10/out[0]_i_3__5/O
                         net (fo=5, routed)           0.109     1.532    fsm9/done_reg_15
    SLICE_X22Y94         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.038     1.570 f  fsm9/out[0]_i_2__16/O
                         net (fo=7, routed)           0.162     1.732    fsm9/out_reg[0]_3
    SLICE_X23Y96         LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.063     1.795 r  fsm9/mem[0][0][31]_i_8__11/O
                         net (fo=165, routed)         0.972     2.767    add2/E0_0_addr01
    SLICE_X25Y37         LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.064     2.831 r  add2/mem[0][0][7]_i_35/O
                         net (fo=1, routed)           0.011     2.842    add2/mem[0][0][7]_i_35_n_0
    SLICE_X25Y37         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     3.080 r  add2/mem_reg[0][0][7]_i_19/CO[7]
                         net (fo=1, routed)           0.028     3.108    add2/mem_reg[0][0][7]_i_19_n_0
    SLICE_X25Y38         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097     3.205 r  add2/mem_reg[0][0][15]_i_19/O[1]
                         net (fo=1, routed)           0.867     4.072    add3/mem_reg[0][0][31]_i_9_0[9]
    SLICE_X27Y101        LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.177     4.249 r  add3/mem[0][0][15]_i_17/O
                         net (fo=1, routed)           0.010     4.259    add3/mem[0][0][15]_i_17_n_0
    SLICE_X27Y101        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     4.492 r  add3/mem_reg[0][0][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.520    add3/mem_reg[0][0][15]_i_2_n_0
    SLICE_X27Y102        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.543 r  add3/mem_reg[0][0][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.571    add3/mem_reg[0][0][23]_i_2_n_0
    SLICE_X27Y103        CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.109     4.680 r  add3/mem_reg[0][0][31]_i_9/O[4]
                         net (fo=1, routed)           0.349     5.029    E0_0/out[28]
    SLICE_X32Y106        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.063     5.092 r  E0_0/mem[0][0][28]_i_1__7/O
                         net (fo=16, routed)          0.745     5.837    E0_0/E0_0_write_data[28]
    SLICE_X34Y131        FDRE                                         r  E0_0/mem_reg[3][2][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=20223, unset)        0.026     7.026    E0_0/clk
    SLICE_X34Y131        FDRE                                         r  E0_0/mem_reg[3][2][28]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X34Y131        FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.027     7.018    E0_0/mem_reg[3][2][28]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -5.837    
  -------------------------------------------------------------------
                         slack                                  1.181    

Slack (MET) :             1.184ns  (required time - arrival time)
  Source:                 done_reg31/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            E0_0/mem_reg[1][3][25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.799ns  (logic 1.486ns (25.625%)  route 4.313ns (74.375%))
  Logic Levels:           12  (CARRY8=5 LUT3=3 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=20223, unset)        0.035     0.035    done_reg31/clk
    SLICE_X18Y106        FDRE                                         r  done_reg31/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y106        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 f  done_reg31/out_reg[0]/Q
                         net (fo=2, routed)           0.461     0.592    fsm36/done_reg31_out
    SLICE_X16Y113        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.113     0.705 f  fsm36/out[0]_i_2__18/O
                         net (fo=10, routed)          0.571     1.276    fsm10/out_reg[0]_8
    SLICE_X22Y96         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.147     1.423 f  fsm10/out[0]_i_3__5/O
                         net (fo=5, routed)           0.109     1.532    fsm9/done_reg_15
    SLICE_X22Y94         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.038     1.570 f  fsm9/out[0]_i_2__16/O
                         net (fo=7, routed)           0.162     1.732    fsm9/out_reg[0]_3
    SLICE_X23Y96         LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.063     1.795 r  fsm9/mem[0][0][31]_i_8__11/O
                         net (fo=165, routed)         0.972     2.767    add2/E0_0_addr01
    SLICE_X25Y37         LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.064     2.831 r  add2/mem[0][0][7]_i_35/O
                         net (fo=1, routed)           0.011     2.842    add2/mem[0][0][7]_i_35_n_0
    SLICE_X25Y37         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     3.080 r  add2/mem_reg[0][0][7]_i_19/CO[7]
                         net (fo=1, routed)           0.028     3.108    add2/mem_reg[0][0][7]_i_19_n_0
    SLICE_X25Y38         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097     3.205 r  add2/mem_reg[0][0][15]_i_19/O[1]
                         net (fo=1, routed)           0.867     4.072    add3/mem_reg[0][0][31]_i_9_0[9]
    SLICE_X27Y101        LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.177     4.249 r  add3/mem[0][0][15]_i_17/O
                         net (fo=1, routed)           0.010     4.259    add3/mem[0][0][15]_i_17_n_0
    SLICE_X27Y101        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     4.492 r  add3/mem_reg[0][0][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.520    add3/mem_reg[0][0][15]_i_2_n_0
    SLICE_X27Y102        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.543 r  add3/mem_reg[0][0][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.571    add3/mem_reg[0][0][23]_i_2_n_0
    SLICE_X27Y103        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097     4.668 r  add3/mem_reg[0][0][31]_i_9/O[1]
                         net (fo=1, routed)           0.375     5.043    E0_0/out[25]
    SLICE_X30Y110        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.100     5.143 r  E0_0/mem[0][0][25]_i_1__7/O
                         net (fo=16, routed)          0.691     5.834    E0_0/E0_0_write_data[25]
    SLICE_X34Y135        FDRE                                         r  E0_0/mem_reg[1][3][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=20223, unset)        0.026     7.026    E0_0/clk
    SLICE_X34Y135        FDRE                                         r  E0_0/mem_reg[1][3][25]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X34Y135        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.027     7.018    E0_0/mem_reg[1][3][25]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -5.834    
  -------------------------------------------------------------------
                         slack                                  1.184    

Slack (MET) :             1.184ns  (required time - arrival time)
  Source:                 done_reg31/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            E0_0/mem_reg[2][2][29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.799ns  (logic 1.534ns (26.453%)  route 4.265ns (73.547%))
  Logic Levels:           12  (CARRY8=5 LUT3=3 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=20223, unset)        0.035     0.035    done_reg31/clk
    SLICE_X18Y106        FDRE                                         r  done_reg31/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y106        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 f  done_reg31/out_reg[0]/Q
                         net (fo=2, routed)           0.461     0.592    fsm36/done_reg31_out
    SLICE_X16Y113        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.113     0.705 f  fsm36/out[0]_i_2__18/O
                         net (fo=10, routed)          0.571     1.276    fsm10/out_reg[0]_8
    SLICE_X22Y96         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.147     1.423 f  fsm10/out[0]_i_3__5/O
                         net (fo=5, routed)           0.109     1.532    fsm9/done_reg_15
    SLICE_X22Y94         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.038     1.570 f  fsm9/out[0]_i_2__16/O
                         net (fo=7, routed)           0.162     1.732    fsm9/out_reg[0]_3
    SLICE_X23Y96         LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.063     1.795 r  fsm9/mem[0][0][31]_i_8__11/O
                         net (fo=165, routed)         0.972     2.767    add2/E0_0_addr01
    SLICE_X25Y37         LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.064     2.831 r  add2/mem[0][0][7]_i_35/O
                         net (fo=1, routed)           0.011     2.842    add2/mem[0][0][7]_i_35_n_0
    SLICE_X25Y37         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     3.080 r  add2/mem_reg[0][0][7]_i_19/CO[7]
                         net (fo=1, routed)           0.028     3.108    add2/mem_reg[0][0][7]_i_19_n_0
    SLICE_X25Y38         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097     3.205 r  add2/mem_reg[0][0][15]_i_19/O[1]
                         net (fo=1, routed)           0.867     4.072    add3/mem_reg[0][0][31]_i_9_0[9]
    SLICE_X27Y101        LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.177     4.249 r  add3/mem[0][0][15]_i_17/O
                         net (fo=1, routed)           0.010     4.259    add3/mem[0][0][15]_i_17_n_0
    SLICE_X27Y101        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     4.492 r  add3/mem_reg[0][0][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.520    add3/mem_reg[0][0][15]_i_2_n_0
    SLICE_X27Y102        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.543 r  add3/mem_reg[0][0][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.571    add3/mem_reg[0][0][23]_i_2_n_0
    SLICE_X27Y103        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.145     4.716 r  add3/mem_reg[0][0][31]_i_9/O[5]
                         net (fo=1, routed)           0.300     5.016    E0_0/out[29]
    SLICE_X29Y103        LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.100     5.116 r  E0_0/mem[0][0][29]_i_1__7/O
                         net (fo=16, routed)          0.718     5.834    E0_0/E0_0_write_data[29]
    SLICE_X34Y124        FDRE                                         r  E0_0/mem_reg[2][2][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=20223, unset)        0.026     7.026    E0_0/clk
    SLICE_X34Y124        FDRE                                         r  E0_0/mem_reg[2][2][29]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X34Y124        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.027     7.018    E0_0/mem_reg[2][2][29]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -5.834    
  -------------------------------------------------------------------
                         slack                                  1.184    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 A_int_read0_0/out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A0_0/mem_reg[1][2][29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.077ns  (logic 0.039ns (50.649%)  route 0.038ns (49.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=20223, unset)        0.012     0.012    A_int_read0_0/clk
    SLICE_X18Y57         FDRE                                         r  A_int_read0_0/out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y57         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  A_int_read0_0/out_reg[29]/Q
                         net (fo=64, routed)          0.038     0.089    A0_0/Q[29]
    SLICE_X18Y56         FDRE                                         r  A0_0/mem_reg[1][2][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=20223, unset)        0.019     0.019    A0_0/clk
    SLICE_X18Y56         FDRE                                         r  A0_0/mem_reg[1][2][29]/C
                         clock pessimism              0.000     0.019    
    SLICE_X18Y56         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    A0_0/mem_reg[1][2][29]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.089    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 bin_read0_0/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v_0_0_00/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.039ns (41.489%)  route 0.055ns (58.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=20223, unset)        0.012     0.012    bin_read0_0/clk
    SLICE_X22Y37         FDRE                                         r  bin_read0_0/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y37         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bin_read0_0/out_reg[1]/Q
                         net (fo=1, routed)           0.055     0.106    v_0_0_00/out_reg[1]_1
    SLICE_X23Y37         FDRE                                         r  v_0_0_00/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=20223, unset)        0.018     0.018    v_0_0_00/clk
    SLICE_X23Y37         FDRE                                         r  v_0_0_00/out_reg[1]/C
                         clock pessimism              0.000     0.018    
    SLICE_X23Y37         FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     0.065    v_0_0_00/out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 mult_pipe4/out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read4_0/out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.040ns (41.667%)  route 0.056ns (58.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=20223, unset)        0.012     0.012    mult_pipe4/clk
    SLICE_X27Y38         FDRE                                         r  mult_pipe4/out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y38         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     0.052 r  mult_pipe4/out_reg[15]/Q
                         net (fo=1, routed)           0.056     0.108    bin_read4_0/Q[15]
    SLICE_X27Y39         FDRE                                         r  bin_read4_0/out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=20223, unset)        0.019     0.019    bin_read4_0/clk
    SLICE_X27Y39         FDRE                                         r  bin_read4_0/out_reg[15]/C
                         clock pessimism              0.000     0.019    
    SLICE_X27Y39         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     0.066    bin_read4_0/out_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 bin_read5_0/out_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v_1_0_10/out_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.037ns (38.947%)  route 0.058ns (61.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=20223, unset)        0.013     0.013    bin_read5_0/clk
    SLICE_X29Y72         FDRE                                         r  bin_read5_0/out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y72         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 r  bin_read5_0/out_reg[25]/Q
                         net (fo=1, routed)           0.058     0.108    v_1_0_10/out_reg[25]_1
    SLICE_X30Y72         FDRE                                         r  v_1_0_10/out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=20223, unset)        0.019     0.019    v_1_0_10/clk
    SLICE_X30Y72         FDRE                                         r  v_1_0_10/out_reg[25]/C
                         clock pessimism              0.000     0.019    
    SLICE_X30Y72         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.066    v_1_0_10/out_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 done_reg4/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            done_reg4/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.054ns (57.447%)  route 0.040ns (42.553%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=20223, unset)        0.012     0.012    done_reg4/clk
    SLICE_X22Y66         FDRE                                         r  done_reg4/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y66         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 f  done_reg4/out_reg[0]/Q
                         net (fo=5, routed)           0.025     0.076    par_done_reg5/done_reg4_out
    SLICE_X22Y66         LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.015     0.091 r  par_done_reg5/out[0]_i_1__377/O
                         net (fo=1, routed)           0.015     0.106    done_reg4/out_reg[0]_0
    SLICE_X22Y66         FDRE                                         r  done_reg4/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=20223, unset)        0.018     0.018    done_reg4/clk
    SLICE_X22Y66         FDRE                                         r  done_reg4/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X22Y66         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    done_reg4/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 done_reg50/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            done_reg50/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.054ns (57.447%)  route 0.040ns (42.553%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=20223, unset)        0.012     0.012    done_reg50/clk
    SLICE_X15Y119        FDRE                                         r  done_reg50/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y119        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 f  done_reg50/out_reg[0]/Q
                         net (fo=5, routed)           0.025     0.076    par_done_reg144/done_reg50_out
    SLICE_X15Y119        LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.015     0.091 r  par_done_reg144/out[0]_i_1__268/O
                         net (fo=1, routed)           0.015     0.106    done_reg50/out_reg[0]_0
    SLICE_X15Y119        FDRE                                         r  done_reg50/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=20223, unset)        0.018     0.018    done_reg50/clk
    SLICE_X15Y119        FDRE                                         r  done_reg50/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X15Y119        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    done_reg50/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 bin_read7_0/out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v_1_1_10/out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.039ns (41.053%)  route 0.056ns (58.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=20223, unset)        0.013     0.013    bin_read7_0/clk
    SLICE_X34Y57         FDRE                                         r  bin_read7_0/out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y57         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     0.052 r  bin_read7_0/out_reg[7]/Q
                         net (fo=1, routed)           0.056     0.108    v_1_1_10/out_reg[7]_1
    SLICE_X35Y57         FDRE                                         r  v_1_1_10/out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=20223, unset)        0.018     0.018    v_1_1_10/clk
    SLICE_X35Y57         FDRE                                         r  v_1_1_10/out_reg[7]/C
                         clock pessimism              0.000     0.018    
    SLICE_X35Y57         FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     0.065    v_1_1_10/out_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 cond_computed5/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            cond_stored5/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.053ns (55.789%)  route 0.042ns (44.211%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=20223, unset)        0.012     0.012    cond_computed5/clk
    SLICE_X23Y66         FDRE                                         r  cond_computed5/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y66         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 f  cond_computed5/out_reg[0]/Q
                         net (fo=4, routed)           0.025     0.076    i0/cond_computed5_out
    SLICE_X23Y66         LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.014     0.090 r  i0/out[0]_i_1__378/O
                         net (fo=1, routed)           0.017     0.107    cond_stored5/out_reg[0]_0
    SLICE_X23Y66         FDRE                                         r  cond_stored5/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=20223, unset)        0.018     0.018    cond_stored5/clk
    SLICE_X23Y66         FDRE                                         r  cond_stored5/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X23Y66         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.064    cond_stored5/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.107    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 bin_read0_0/out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v_0_0_00/out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.040ns (41.237%)  route 0.057ns (58.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=20223, unset)        0.012     0.012    bin_read0_0/clk
    SLICE_X22Y38         FDRE                                         r  bin_read0_0/out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y38         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     0.052 r  bin_read0_0/out_reg[9]/Q
                         net (fo=1, routed)           0.057     0.109    v_0_0_00/out_reg[9]_1
    SLICE_X23Y38         FDRE                                         r  v_0_0_00/out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=20223, unset)        0.019     0.019    v_0_0_00/clk
    SLICE_X23Y38         FDRE                                         r  v_0_0_00/out_reg[9]/C
                         clock pessimism              0.000     0.019    
    SLICE_X23Y38         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.066    v_0_0_00/out_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 bin_read23_0/out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v_1_1_12/out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.039ns (40.625%)  route 0.057ns (59.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=20223, unset)        0.013     0.013    bin_read23_0/clk
    SLICE_X17Y111        FDRE                                         r  bin_read23_0/out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y111        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bin_read23_0/out_reg[6]/Q
                         net (fo=1, routed)           0.057     0.109    v_1_1_12/out_reg[6]_1
    SLICE_X17Y110        FDRE                                         r  v_1_1_12/out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=20223, unset)        0.019     0.019    v_1_1_12/clk
    SLICE_X17Y110        FDRE                                         r  v_1_1_12/out_reg[6]/C
                         clock pessimism              0.000     0.019    
    SLICE_X17Y110        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     0.066    v_1_1_12/out_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.043    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y22  mult_pipe1/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X0Y65  mult_pipe15/out_tmp0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X3Y20  mult_pipe3/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y61  mult_pipe9/out_tmp0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y13  mult_pipe0/out_tmp0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y54  mult_pipe18/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y48  mult_pipe23/out_tmp0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X0Y56  mult_pipe11/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y51  mult_pipe17/out_tmp0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y28  mult_pipe5/out_tmp_reg/DSP_OUTPUT_INST/CLK
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X20Y66   A0_0/done_reg/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X17Y32   A0_0/mem_reg[0][0][0]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X17Y32   A0_0/mem_reg[0][0][0]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X20Y42   A0_0/mem_reg[0][0][10]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X19Y58   A0_0/mem_reg[0][0][11]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X21Y34   A0_0/mem_reg[0][0][12]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X17Y35   A0_0/mem_reg[0][0][13]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X17Y35   A0_0/mem_reg[0][0][13]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X23Y33   A0_0/mem_reg[0][0][14]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X23Y33   A0_0/mem_reg[0][0][14]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X20Y66   A0_0/done_reg/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X20Y66   A0_0/done_reg/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X17Y32   A0_0/mem_reg[0][0][0]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X17Y32   A0_0/mem_reg[0][0][0]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X20Y42   A0_0/mem_reg[0][0][10]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X20Y42   A0_0/mem_reg[0][0][10]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X19Y58   A0_0/mem_reg[0][0][11]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X19Y58   A0_0/mem_reg[0][0][11]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X21Y34   A0_0/mem_reg[0][0][12]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X21Y34   A0_0/mem_reg[0][0][12]/C



