// Seed: 2894813759
`timescale 1ps / 1 ps
module module_0 (
    output tri1 id_0,
    input id_1,
    output logic id_2
);
  logic id_3;
  logic id_4;
  assign id_4 = 1;
  assign id_0[1] = 1;
endmodule
