

================================================================
== Vitis HLS Report for 'D_drain_IO_L3_out_x0'
================================================================
* Date:           Sun Sep 18 14:03:47 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+-------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval   | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max  |   Type  |
    +---------+---------+-----------+-----------+------+-------+---------+
    |     3193|    25201|  10.642 us|  83.995 us|  3193|  25201|     none|
    +---------+---------+-----------+-----------+------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------------------------------------------------------+---------+---------+------------+-----------+-----------+-------+----------+
        |                                                                                          |  Latency (cycles) |  Iteration |  Initiation Interval  |  Trip |          |
        |                                         Loop Name                                        |   min   |   max   |   Latency  |  achieved |   target  | Count | Pipelined|
        +------------------------------------------------------------------------------------------+---------+---------+------------+-----------+-----------+-------+----------+
        |- D_drain_IO_L3_out_x0_loop_1_D_drain_IO_L3_out_x0_loop_2                                 |     3192|    25200|  133 ~ 1050|          -|          -|     24|        no|
        | + D_drain_IO_L3_out_x0_loop_3                                                            |      131|     1048|         131|          -|          -|  1 ~ 8|        no|
        |  ++ D_drain_IO_L3_out_x0_loop_4_D_drain_IO_L3_out_x0_loop_5_D_drain_IO_L3_out_x0_loop_6  |      128|      128|           2|          1|          1|    128|       yes|
        +------------------------------------------------------------------------------------------+---------+---------+------------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      122|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|      108|     -|
|Register             |        -|      -|       44|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|       44|      230|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln691_fu_201_p2               |         +|   0|  0|  10|           3|           1|
    |add_ln890_2_fu_206_p2             |         +|   0|  0|  15|           8|           1|
    |add_ln890_fu_140_p2               |         +|   0|  0|  12|           5|           1|
    |c3_2_fu_186_p2                    |         +|   0|  0|  12|           4|           1|
    |add_i_i56_cast_fu_174_p2          |         -|   0|  0|  13|           6|           6|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|   2|           1|           1|
    |icmp_ln11999_fu_180_p2            |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln886_fu_196_p2              |      icmp|   0|  0|  10|           6|           6|
    |icmp_ln89022_fu_152_p2            |      icmp|   0|  0|   8|           3|           3|
    |icmp_ln890_562_fu_212_p2          |      icmp|   0|  0|  11|           8|           9|
    |icmp_ln890_fu_146_p2              |      icmp|   0|  0|   9|           5|           5|
    |ap_block_state1                   |        or|   0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |select_ln11995_fu_158_p3          |    select|   0|  0|   3|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |       xor|   0|  0|   2|           2|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 122|          59|          45|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  31|          6|    1|          6|
    |ap_done                      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |  14|          3|    1|          3|
    |c1_V_reg_107                 |   9|          2|    3|          6|
    |c3_reg_118                   |   9|          2|    4|          8|
    |fifo_D_drain_local_in_blk_n  |   9|          2|    1|          2|
    |fifo_D_drain_out_blk_n       |   9|          2|    1|          2|
    |indvar_flatten11_reg_129     |   9|          2|    8|         16|
    |indvar_flatten19_reg_96      |   9|          2|    5|         10|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 108|         23|   25|         55|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+---+----+-----+-----------+
    |           Name           | FF| LUT| Bits| Const Bits|
    +--------------------------+---+----+-----+-----------+
    |add_i_i56_cast_reg_231    |  3|   0|    6|          3|
    |add_ln890_reg_218         |  5|   0|    5|          0|
    |ap_CS_fsm                 |  5|   0|    5|          0|
    |ap_done_reg               |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0   |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |  1|   0|    1|          0|
    |c1_V_reg_107              |  3|   0|    3|          0|
    |c3_2_reg_240              |  4|   0|    4|          0|
    |c3_reg_118                |  4|   0|    4|          0|
    |icmp_ln890_562_reg_259    |  1|   0|    1|          0|
    |indvar_flatten11_reg_129  |  8|   0|    8|          0|
    |indvar_flatten19_reg_96   |  5|   0|    5|          0|
    |select_ln11995_reg_226    |  3|   0|    3|          0|
    +--------------------------+---+----+-----+-----------+
    |Total                     | 44|   0|   47|          3|
    +--------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+-----------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+-------------------------------+-----+-----+------------+-----------------------+--------------+
|ap_clk                         |   in|    1|  ap_ctrl_hs|   D_drain_IO_L3_out_x0|  return value|
|ap_rst                         |   in|    1|  ap_ctrl_hs|   D_drain_IO_L3_out_x0|  return value|
|ap_start                       |   in|    1|  ap_ctrl_hs|   D_drain_IO_L3_out_x0|  return value|
|ap_done                        |  out|    1|  ap_ctrl_hs|   D_drain_IO_L3_out_x0|  return value|
|ap_continue                    |   in|    1|  ap_ctrl_hs|   D_drain_IO_L3_out_x0|  return value|
|ap_idle                        |  out|    1|  ap_ctrl_hs|   D_drain_IO_L3_out_x0|  return value|
|ap_ready                       |  out|    1|  ap_ctrl_hs|   D_drain_IO_L3_out_x0|  return value|
|fifo_D_drain_out_din           |  out|  128|     ap_fifo|       fifo_D_drain_out|       pointer|
|fifo_D_drain_out_full_n        |   in|    1|     ap_fifo|       fifo_D_drain_out|       pointer|
|fifo_D_drain_out_write         |  out|    1|     ap_fifo|       fifo_D_drain_out|       pointer|
|fifo_D_drain_local_in_dout     |   in|  128|     ap_fifo|  fifo_D_drain_local_in|       pointer|
|fifo_D_drain_local_in_empty_n  |   in|    1|     ap_fifo|  fifo_D_drain_local_in|       pointer|
|fifo_D_drain_local_in_read     |  out|    1|     ap_fifo|  fifo_D_drain_local_in|       pointer|
+-------------------------------+-----+-----+------------+-----------------------+--------------+

