Design code:

module HalfAdder(
    input a,b,
    output sum,carry
    );
    xor(sum,a,b);
    and(carry,a,b);
endmodule

Testbench code:

module fulladdertb;
reg a,b;
wire sum,carry;
FullAdderSM uut(a,b,sum,carry);
initial begin
a = 0; b = 0;
#10
a = 0; b = 1;
#10
a = 1; b = 0;
#10
a = 1; b = 1;
#10
$finish();
end    
endmodule
