d5252d9697a3 ("clk: renesas: rcar-gen3: Extend SDnH divider table")
bb6d3fa98a41 ("clk: renesas: rcar-gen3: Switch to new SD clock handling")
a31cf51bf6b4 ("clk: renesas: rcar-gen3: Add dummy SDnH clock")
f2fb4fe62390 ("clk: renesas: Zero init clk_init_data")
792501727c2a ("clk: renesas: r8a779a0: Add SDHI support")
8bb67d87346a ("clk: renesas: rcar-gen3: Factor out CPG library")
97af391a6fdc ("clk: renesas: rcar-gen3: Remove cpg_quirks access when registering SD clock")
