{"vcs1":{"timestamp_begin":1709284306.040316336, "rt":1.07, "ut":0.27, "st":0.17}}
{"vcselab":{"timestamp_begin":1709284307.179365531, "rt":0.80, "ut":0.30, "st":0.12}}
{"link":{"timestamp_begin":1709284308.042819562, "rt":0.29, "ut":0.13, "st":0.11}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1709284305.510114708}
{"VCS_COMP_START_TIME": 1709284305.510114708}
{"VCS_COMP_END_TIME": 1709284309.837774474}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 330192}}
{"stitch_vcselab": {"peak_mem": 231516}}
