{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1725359892903 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1725359892904 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 03 18:38:12 2024 " "Processing started: Tue Sep 03 18:38:12 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1725359892904 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1725359892904 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu " "Command: quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1725359892904 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1725359893267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/the_all_project/fpga_project/cpu/user/src/micro_rom_wire.v 1 1 " "Found 1 design units, including 1 entities, in source file /the_all_project/fpga_project/cpu/user/src/micro_rom_wire.v" { { "Info" "ISGN_ENTITY_NAME" "1 micro_Rom_wire " "Found entity 1: micro_Rom_wire" {  } { { "../user/src/micro_Rom_wire.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/micro_Rom_wire.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1725359893332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1725359893332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/the_all_project/fpga_project/cpu/user/src/micro_rom_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file /the_all_project/fpga_project/cpu/user/src/micro_rom_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 micro_Rom_reg " "Found entity 1: micro_Rom_reg" {  } { { "../user/src/micro_Rom_reg.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/micro_Rom_reg.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1725359893335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1725359893335 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "PROGREM_SRAM_me.v(15) " "Verilog HDL information at PROGREM_SRAM_me.v(15): always construct contains both blocking and non-blocking assignments" {  } { { "../user/src/PROGREM_SRAM_me.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/PROGREM_SRAM_me.v" 15 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1725359893336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/the_all_project/fpga_project/cpu/user/src/progrem_sram_me.v 1 1 " "Found 1 design units, including 1 entities, in source file /the_all_project/fpga_project/cpu/user/src/progrem_sram_me.v" { { "Info" "ISGN_ENTITY_NAME" "1 PROGREM_SRAM_me " "Found entity 1: PROGREM_SRAM_me" {  } { { "../user/src/PROGREM_SRAM_me.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/PROGREM_SRAM_me.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1725359893337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1725359893337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/the_all_project/fpga_project/cpu/user/sim/tb_test.v 1 1 " "Found 1 design units, including 1 entities, in source file /the_all_project/fpga_project/cpu/user/sim/tb_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_test " "Found entity 1: tb_test" {  } { { "../user/sim/tb_test.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/sim/tb_test.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1725359893338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1725359893338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/the_all_project/fpga_project/cpu/user/src/test2.v 1 1 " "Found 1 design units, including 1 entities, in source file /the_all_project/fpga_project/cpu/user/src/test2.v" { { "Info" "ISGN_ENTITY_NAME" "1 test2 " "Found entity 1: test2" {  } { { "../user/src/test2.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/test2.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1725359893340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1725359893340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/the_all_project/fpga_project/cpu/user/src/test_1.v 1 1 " "Found 1 design units, including 1 entities, in source file /the_all_project/fpga_project/cpu/user/src/test_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_1 " "Found entity 1: test_1" {  } { { "../user/src/test_1.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/test_1.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1725359893341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1725359893341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/the_all_project/fpga_project/cpu/user/src/tristimulus_8.v 1 1 " "Found 1 design units, including 1 entities, in source file /the_all_project/fpga_project/cpu/user/src/tristimulus_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 tristimulus_8 " "Found entity 1: tristimulus_8" {  } { { "../user/src/tristimulus_8.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/tristimulus_8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1725359893342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1725359893342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/the_all_project/fpga_project/cpu/user/src/tristimulus_1.v 1 1 " "Found 1 design units, including 1 entities, in source file /the_all_project/fpga_project/cpu/user/src/tristimulus_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 tristimulus_1 " "Found entity 1: tristimulus_1" {  } { { "../user/src/tristimulus_1.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/tristimulus_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1725359893344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1725359893344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/the_all_project/fpga_project/cpu/user/sim/tb_p_test.v 1 1 " "Found 1 design units, including 1 entities, in source file /the_all_project/fpga_project/cpu/user/sim/tb_p_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_p_test " "Found entity 1: tb_p_test" {  } { { "../user/sim/tb_p_test.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/sim/tb_p_test.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1725359893345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1725359893345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/the_all_project/fpga_project/cpu/user/src/p_test.v 1 1 " "Found 1 design units, including 1 entities, in source file /the_all_project/fpga_project/cpu/user/src/p_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 p_test " "Found entity 1: p_test" {  } { { "../user/src/p_test.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/p_test.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1725359893347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1725359893347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/the_all_project/fpga_project/cpu/user/src/tb_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /the_all_project/fpga_project/cpu/user/src/tb_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_top " "Found entity 1: tb_top" {  } { { "../user/src/tb_top.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/tb_top.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1725359893348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1725359893348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/the_all_project/fpga_project/cpu/user/sim/tb_ir_register.v 1 1 " "Found 1 design units, including 1 entities, in source file /the_all_project/fpga_project/cpu/user/sim/tb_ir_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_IR_register " "Found entity 1: tb_IR_register" {  } { { "../user/sim/tb_IR_register.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/sim/tb_IR_register.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1725359893350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1725359893350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/the_all_project/fpga_project/cpu/user/sim/tb_pro_sram.v 1 1 " "Found 1 design units, including 1 entities, in source file /the_all_project/fpga_project/cpu/user/sim/tb_pro_sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_PRO_SRAM " "Found entity 1: tb_PRO_SRAM" {  } { { "../user/sim/tb_PRO_SRAM.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/sim/tb_PRO_SRAM.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1725359893351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1725359893351 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "top.v(142) " "Verilog HDL information at top.v(142): always construct contains both blocking and non-blocking assignments" {  } { { "../user/src/top.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/top.v" 142 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1725359893352 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "top.v(181) " "Verilog HDL information at top.v(181): always construct contains both blocking and non-blocking assignments" {  } { { "../user/src/top.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/top.v" 181 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1725359893352 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ALU_B alu_b top.v(57) " "Verilog HDL Declaration information at top.v(57): object \"ALU_B\" differs only in case from object \"alu_b\" in the same scope" {  } { { "../user/src/top.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/top.v" 57 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1725359893353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/the_all_project/fpga_project/cpu/user/src/top.v 1 1 " "Found 1 design units, including 1 entities, in source file /the_all_project/fpga_project/cpu/user/src/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "../user/src/top.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1725359893353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1725359893353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/the_all_project/fpga_project/cpu/user/sim/tb_tristimulus.v 1 1 " "Found 1 design units, including 1 entities, in source file /the_all_project/fpga_project/cpu/user/sim/tb_tristimulus.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_tristimulus " "Found entity 1: tb_tristimulus" {  } { { "../user/sim/tb_tristimulus.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/sim/tb_tristimulus.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1725359893354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1725359893354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/the_all_project/fpga_project/cpu/user/src/ir_register.v 1 1 " "Found 1 design units, including 1 entities, in source file /the_all_project/fpga_project/cpu/user/src/ir_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 IR_register " "Found entity 1: IR_register" {  } { { "../user/src/IR_register.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/IR_register.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1725359893356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1725359893356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/the_all_project/fpga_project/cpu/user/sim/tb_data_sram.v 1 1 " "Found 1 design units, including 1 entities, in source file /the_all_project/fpga_project/cpu/user/sim/tb_data_sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_DATA_SRAM " "Found entity 1: tb_DATA_SRAM" {  } { { "../user/sim/tb_DATA_SRAM.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/sim/tb_DATA_SRAM.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1725359893357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1725359893357 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "DATA_SRAM.v(12) " "Verilog HDL information at DATA_SRAM.v(12): always construct contains both blocking and non-blocking assignments" {  } { { "../user/src/DATA_SRAM.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/DATA_SRAM.v" 12 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1725359893358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/the_all_project/fpga_project/cpu/user/src/data_sram.v 1 1 " "Found 1 design units, including 1 entities, in source file /the_all_project/fpga_project/cpu/user/src/data_sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 DATA_SRAM " "Found entity 1: DATA_SRAM" {  } { { "../user/src/DATA_SRAM.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/DATA_SRAM.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1725359893358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1725359893358 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "the_mux_switch_2 the_mux_switch_2.v(8) " "Verilog Module Declaration warning at the_mux_switch_2.v(8): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"the_mux_switch_2\"" {  } { { "../user/src/the_mux_switch_2.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/the_mux_switch_2.v" 8 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Quartus II" 0 -1 1725359893360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/the_all_project/fpga_project/cpu/user/src/the_mux_switch_2.v 1 1 " "Found 1 design units, including 1 entities, in source file /the_all_project/fpga_project/cpu/user/src/the_mux_switch_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 the_mux_switch_2 " "Found entity 1: the_mux_switch_2" {  } { { "../user/src/the_mux_switch_2.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/the_mux_switch_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1725359893360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1725359893360 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "the_mux_switch_1 the_mux_switch_1.v(9) " "Verilog Module Declaration warning at the_mux_switch_1.v(9): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"the_mux_switch_1\"" {  } { { "../user/src/the_mux_switch_1.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/the_mux_switch_1.v" 9 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Quartus II" 0 -1 1725359893361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/the_all_project/fpga_project/cpu/user/src/the_mux_switch_1.v 1 1 " "Found 1 design units, including 1 entities, in source file /the_all_project/fpga_project/cpu/user/src/the_mux_switch_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 the_mux_switch_1 " "Found entity 1: the_mux_switch_1" {  } { { "../user/src/the_mux_switch_1.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/the_mux_switch_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1725359893362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1725359893362 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "register_stack.v(39) " "Verilog HDL information at register_stack.v(39): always construct contains both blocking and non-blocking assignments" {  } { { "../user/src/register_stack.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/register_stack.v" 39 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1725359893363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/the_all_project/fpga_project/cpu/user/src/register_stack.v 1 1 " "Found 1 design units, including 1 entities, in source file /the_all_project/fpga_project/cpu/user/src/register_stack.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_stack " "Found entity 1: register_stack" {  } { { "../user/src/register_stack.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/register_stack.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1725359893363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1725359893363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/the_all_project/fpga_project/cpu/user/src/pc_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /the_all_project/fpga_project/cpu/user/src/pc_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC_counter " "Found entity 1: PC_counter" {  } { { "../user/src/PC_counter.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/PC_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1725359893365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1725359893365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/the_all_project/fpga_project/cpu/user/src/fenpin_notuse.v 1 1 " "Found 1 design units, including 1 entities, in source file /the_all_project/fpga_project/cpu/user/src/fenpin_notuse.v" { { "Info" "ISGN_ENTITY_NAME" "1 fenpin_notuse " "Found entity 1: fenpin_notuse" {  } { { "../user/src/fenpin_notuse.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/fenpin_notuse.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1725359893366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1725359893366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/the_all_project/fpga_project/cpu/user/src/counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /the_all_project/fpga_project/cpu/user/src/counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "../user/src/counter.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1725359893368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1725359893368 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ALU.v(20) " "Verilog HDL information at ALU.v(20): always construct contains both blocking and non-blocking assignments" {  } { { "../user/src/ALU.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/ALU.v" 20 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1725359893369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/the_all_project/fpga_project/cpu/user/src/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /the_all_project/fpga_project/cpu/user/src/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../user/src/ALU.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1725359893369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1725359893369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/the_all_project/fpga_project/cpu/user/src/addr_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file /the_all_project/fpga_project/cpu/user/src/addr_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 addr_reg " "Found entity 1: addr_reg" {  } { { "../user/src/addr_reg.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/addr_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1725359893371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1725359893371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/the_all_project/fpga_project/cpu/user/sim/tb_the_mux_switch_2.v 1 1 " "Found 1 design units, including 1 entities, in source file /the_all_project/fpga_project/cpu/user/sim/tb_the_mux_switch_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_the_mux_switch_2 " "Found entity 1: tb_the_mux_switch_2" {  } { { "../user/sim/tb_the_mux_switch_2.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/sim/tb_the_mux_switch_2.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1725359893372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1725359893372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/the_all_project/fpga_project/cpu/user/sim/tb_the_mux_switch_1.v 1 1 " "Found 1 design units, including 1 entities, in source file /the_all_project/fpga_project/cpu/user/sim/tb_the_mux_switch_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_the_mux_switch_1 " "Found entity 1: tb_the_mux_switch_1" {  } { { "../user/sim/tb_the_mux_switch_1.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/sim/tb_the_mux_switch_1.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1725359893373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1725359893373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/the_all_project/fpga_project/cpu/user/sim/tb_register_stack.v 1 1 " "Found 1 design units, including 1 entities, in source file /the_all_project/fpga_project/cpu/user/sim/tb_register_stack.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_register_stack " "Found entity 1: tb_register_stack" {  } { { "../user/sim/tb_register_stack.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/sim/tb_register_stack.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1725359893375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1725359893375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/the_all_project/fpga_project/cpu/user/sim/tb_pc_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /the_all_project/fpga_project/cpu/user/sim/tb_pc_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_pc_counter " "Found entity 1: tb_pc_counter" {  } { { "../user/sim/tb_pc_counter.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/sim/tb_pc_counter.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1725359893376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1725359893376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/the_all_project/fpga_project/cpu/user/sim/tb_fenpin.v 1 1 " "Found 1 design units, including 1 entities, in source file /the_all_project/fpga_project/cpu/user/sim/tb_fenpin.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_fenpin " "Found entity 1: tb_fenpin" {  } { { "../user/sim/tb_fenpin.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/sim/tb_fenpin.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1725359893378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1725359893378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/the_all_project/fpga_project/cpu/user/sim/tb_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /the_all_project/fpga_project/cpu/user/sim/tb_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_counter " "Found entity 1: tb_counter" {  } { { "../user/sim/tb_counter.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/sim/tb_counter.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1725359893379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1725359893379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/the_all_project/fpga_project/cpu/user/sim/tb_alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /the_all_project/fpga_project/cpu/user/sim/tb_alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_ALU " "Found entity 1: tb_ALU" {  } { { "../user/sim/tb_ALU.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/sim/tb_ALU.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1725359893380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1725359893380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/program_ram_16_256/program_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/program_ram_16_256/program_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 PROGRAM_RAM " "Found entity 1: PROGRAM_RAM" {  } { { "ip_core/PROGRAM_RAM_16_256/PROGRAM_RAM.v" "" { Text "E:/the_all_project/fpga_project/cpu/prj/ip_core/PROGRAM_RAM_16_256/PROGRAM_RAM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1725359893382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1725359893382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/dataram_ram_8_256/dataram_ram_8_256.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/dataram_ram_8_256/dataram_ram_8_256.v" { { "Info" "ISGN_ENTITY_NAME" "1 DATARAM_RAM_8_256 " "Found entity 1: DATARAM_RAM_8_256" {  } { { "ip_core/DATARAM_RAM_8_256/DATARAM_RAM_8_256.v" "" { Text "E:/the_all_project/fpga_project/cpu/prj/ip_core/DATARAM_RAM_8_256/DATARAM_RAM_8_256.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1725359893384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1725359893384 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1725359893511 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DATA_SRAM_CS_D top.v(40) " "Verilog HDL or VHDL warning at top.v(40): object \"DATA_SRAM_CS_D\" assigned a value but never read" {  } { { "../user/src/top.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/top.v" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1725359893514 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "have_after_beat top.v(71) " "Verilog HDL or VHDL warning at top.v(71): object \"have_after_beat\" assigned a value but never read" {  } { { "../user/src/top.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/top.v" 71 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1725359893514 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tristimulus_1 tristimulus_1:u_PROGREM_RAM_out_CS_D_tristimulus_1 " "Elaborating entity \"tristimulus_1\" for hierarchy \"tristimulus_1:u_PROGREM_RAM_out_CS_D_tristimulus_1\"" {  } { { "../user/src/top.v" "u_PROGREM_RAM_out_CS_D_tristimulus_1" { Text "E:/the_all_project/fpga_project/cpu/user/src/top.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1725359893543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "p_test p_test:u_p_test " "Elaborating entity \"p_test\" for hierarchy \"p_test:u_p_test\"" {  } { { "../user/src/top.v" "u_p_test" { Text "E:/the_all_project/fpga_project/cpu/user/src/top.v" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1725359893548 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "p_test.v(58) " "Verilog HDL Case Statement information at p_test.v(58): all case item expressions in this case statement are onehot" {  } { { "../user/src/p_test.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/p_test.v" 58 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1725359893548 "|top|p_test:u_p_test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "micro_Rom_wire micro_Rom_wire:u_micro " "Elaborating entity \"micro_Rom_wire\" for hierarchy \"micro_Rom_wire:u_micro\"" {  } { { "../user/src/top.v" "u_micro" { Text "E:/the_all_project/fpga_project/cpu/user/src/top.v" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1725359893557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:u_ALU " "Elaborating entity \"ALU\" for hierarchy \"ALU:u_ALU\"" {  } { { "../user/src/top.v" "u_ALU" { Text "E:/the_all_project/fpga_project/cpu/user/src/top.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1725359893564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_stack register_stack:u_register_stack " "Elaborating entity \"register_stack\" for hierarchy \"register_stack:u_register_stack\"" {  } { { "../user/src/top.v" "u_register_stack" { Text "E:/the_all_project/fpga_project/cpu/user/src/top.v" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1725359893573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "the_mux_switch_1 the_mux_switch_1:u_the_mux_switch_1 " "Elaborating entity \"the_mux_switch_1\" for hierarchy \"the_mux_switch_1:u_the_mux_switch_1\"" {  } { { "../user/src/top.v" "u_the_mux_switch_1" { Text "E:/the_all_project/fpga_project/cpu/user/src/top.v" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1725359893579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "the_mux_switch_2 the_mux_switch_2:u_the_mux_switch_2 " "Elaborating entity \"the_mux_switch_2\" for hierarchy \"the_mux_switch_2:u_the_mux_switch_2\"" {  } { { "../user/src/top.v" "u_the_mux_switch_2" { Text "E:/the_all_project/fpga_project/cpu/user/src/top.v" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1725359893584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addr_reg addr_reg:u_addr_reg " "Elaborating entity \"addr_reg\" for hierarchy \"addr_reg:u_addr_reg\"" {  } { { "../user/src/top.v" "u_addr_reg" { Text "E:/the_all_project/fpga_project/cpu/user/src/top.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1725359893589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DATARAM_RAM_8_256 DATARAM_RAM_8_256:u_DATARAM_RAM_8_256 " "Elaborating entity \"DATARAM_RAM_8_256\" for hierarchy \"DATARAM_RAM_8_256:u_DATARAM_RAM_8_256\"" {  } { { "../user/src/top.v" "u_DATARAM_RAM_8_256" { Text "E:/the_all_project/fpga_project/cpu/user/src/top.v" 357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1725359893595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DATARAM_RAM_8_256:u_DATARAM_RAM_8_256\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"DATARAM_RAM_8_256:u_DATARAM_RAM_8_256\|altsyncram:altsyncram_component\"" {  } { { "ip_core/DATARAM_RAM_8_256/DATARAM_RAM_8_256.v" "altsyncram_component" { Text "E:/the_all_project/fpga_project/cpu/prj/ip_core/DATARAM_RAM_8_256/DATARAM_RAM_8_256.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1725359893735 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DATARAM_RAM_8_256:u_DATARAM_RAM_8_256\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"DATARAM_RAM_8_256:u_DATARAM_RAM_8_256\|altsyncram:altsyncram_component\"" {  } { { "ip_core/DATARAM_RAM_8_256/DATARAM_RAM_8_256.v" "" { Text "E:/the_all_project/fpga_project/cpu/prj/ip_core/DATARAM_RAM_8_256/DATARAM_RAM_8_256.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1725359893747 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DATARAM_RAM_8_256:u_DATARAM_RAM_8_256\|altsyncram:altsyncram_component " "Instantiated megafunction \"DATARAM_RAM_8_256:u_DATARAM_RAM_8_256\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1725359893748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1725359893748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1725359893748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1725359893748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1725359893748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1725359893748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1725359893748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1725359893748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1725359893748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1725359893748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1725359893748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1725359893748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1725359893748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1725359893748 ""}  } { { "ip_core/DATARAM_RAM_8_256/DATARAM_RAM_8_256.v" "" { Text "E:/the_all_project/fpga_project/cpu/prj/ip_core/DATARAM_RAM_8_256/DATARAM_RAM_8_256.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1725359893748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_l6g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_l6g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_l6g1 " "Found entity 1: altsyncram_l6g1" {  } { { "db/altsyncram_l6g1.tdf" "" { Text "E:/the_all_project/fpga_project/cpu/prj/db/altsyncram_l6g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1725359893813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1725359893813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_l6g1 DATARAM_RAM_8_256:u_DATARAM_RAM_8_256\|altsyncram:altsyncram_component\|altsyncram_l6g1:auto_generated " "Elaborating entity \"altsyncram_l6g1\" for hierarchy \"DATARAM_RAM_8_256:u_DATARAM_RAM_8_256\|altsyncram:altsyncram_component\|altsyncram_l6g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus_2/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1725359893814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_counter PC_counter:u_PC_counter " "Elaborating entity \"PC_counter\" for hierarchy \"PC_counter:u_PC_counter\"" {  } { { "../user/src/top.v" "u_PC_counter" { Text "E:/the_all_project/fpga_project/cpu/user/src/top.v" 368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1725359893842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PROGRAM_RAM PROGRAM_RAM:u_PROGRAM_RAM " "Elaborating entity \"PROGRAM_RAM\" for hierarchy \"PROGRAM_RAM:u_PROGRAM_RAM\"" {  } { { "../user/src/top.v" "u_PROGRAM_RAM" { Text "E:/the_all_project/fpga_project/cpu/user/src/top.v" 377 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1725359893848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram PROGRAM_RAM:u_PROGRAM_RAM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"PROGRAM_RAM:u_PROGRAM_RAM\|altsyncram:altsyncram_component\"" {  } { { "ip_core/PROGRAM_RAM_16_256/PROGRAM_RAM.v" "altsyncram_component" { Text "E:/the_all_project/fpga_project/cpu/prj/ip_core/PROGRAM_RAM_16_256/PROGRAM_RAM.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1725359893863 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PROGRAM_RAM:u_PROGRAM_RAM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"PROGRAM_RAM:u_PROGRAM_RAM\|altsyncram:altsyncram_component\"" {  } { { "ip_core/PROGRAM_RAM_16_256/PROGRAM_RAM.v" "" { Text "E:/the_all_project/fpga_project/cpu/prj/ip_core/PROGRAM_RAM_16_256/PROGRAM_RAM.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1725359893875 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PROGRAM_RAM:u_PROGRAM_RAM\|altsyncram:altsyncram_component " "Instantiated megafunction \"PROGRAM_RAM:u_PROGRAM_RAM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1725359893875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1725359893875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1725359893875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1725359893875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1725359893875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1725359893875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1725359893875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a CLEAR0 " "Parameter \"outdata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1725359893875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1725359893875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1725359893875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a OLD_DATA " "Parameter \"read_during_write_mode_port_a\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1725359893875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1725359893875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1725359893875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1725359893875 ""}  } { { "ip_core/PROGRAM_RAM_16_256/PROGRAM_RAM.v" "" { Text "E:/the_all_project/fpga_project/cpu/prj/ip_core/PROGRAM_RAM_16_256/PROGRAM_RAM.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1725359893875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7lf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7lf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7lf1 " "Found entity 1: altsyncram_7lf1" {  } { { "db/altsyncram_7lf1.tdf" "" { Text "E:/the_all_project/fpga_project/cpu/prj/db/altsyncram_7lf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1725359893917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1725359893917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7lf1 PROGRAM_RAM:u_PROGRAM_RAM\|altsyncram:altsyncram_component\|altsyncram_7lf1:auto_generated " "Elaborating entity \"altsyncram_7lf1\" for hierarchy \"PROGRAM_RAM:u_PROGRAM_RAM\|altsyncram:altsyncram_component\|altsyncram_7lf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus_2/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1725359893918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR_register IR_register:u_IR_register " "Elaborating entity \"IR_register\" for hierarchy \"IR_register:u_IR_register\"" {  } { { "../user/src/top.v" "u_IR_register" { Text "E:/the_all_project/fpga_project/cpu/user/src/top.v" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1725359893929 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "is_coming IR_register.v(12) " "Verilog HDL or VHDL warning at IR_register.v(12): object \"is_coming\" assigned a value but never read" {  } { { "../user/src/IR_register.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/IR_register.v" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1725359893929 "|top|IR_register:u_IR_register"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tristimulus_8 tristimulus_8:u_ADDR_tristimulus_8 " "Elaborating entity \"tristimulus_8\" for hierarchy \"tristimulus_8:u_ADDR_tristimulus_8\"" {  } { { "../user/src/top.v" "u_ADDR_tristimulus_8" { Text "E:/the_all_project/fpga_project/cpu/user/src/top.v" 401 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1725359893933 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"ABUSI\[7\]\" " "Converted tri-state node \"ABUSI\[7\]\" into a selector" {  } { { "db/altsyncram_7lf1.tdf" "" { Text "E:/the_all_project/fpga_project/cpu/prj/db/altsyncram_7lf1.tdf" 33 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1725359894178 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"ABUSI\[6\]\" " "Converted tri-state node \"ABUSI\[6\]\" into a selector" {  } { { "db/altsyncram_7lf1.tdf" "" { Text "E:/the_all_project/fpga_project/cpu/prj/db/altsyncram_7lf1.tdf" 33 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1725359894178 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"ABUSI\[5\]\" " "Converted tri-state node \"ABUSI\[5\]\" into a selector" {  } { { "db/altsyncram_7lf1.tdf" "" { Text "E:/the_all_project/fpga_project/cpu/prj/db/altsyncram_7lf1.tdf" 33 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1725359894178 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"ABUSI\[4\]\" " "Converted tri-state node \"ABUSI\[4\]\" into a selector" {  } { { "db/altsyncram_7lf1.tdf" "" { Text "E:/the_all_project/fpga_project/cpu/prj/db/altsyncram_7lf1.tdf" 33 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1725359894178 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"ABUSI\[3\]\" " "Converted tri-state node \"ABUSI\[3\]\" into a selector" {  } { { "db/altsyncram_7lf1.tdf" "" { Text "E:/the_all_project/fpga_project/cpu/prj/db/altsyncram_7lf1.tdf" 33 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1725359894178 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"ABUSI\[2\]\" " "Converted tri-state node \"ABUSI\[2\]\" into a selector" {  } { { "db/altsyncram_7lf1.tdf" "" { Text "E:/the_all_project/fpga_project/cpu/prj/db/altsyncram_7lf1.tdf" 33 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1725359894178 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"ABUSI\[1\]\" " "Converted tri-state node \"ABUSI\[1\]\" into a selector" {  } { { "db/altsyncram_7lf1.tdf" "" { Text "E:/the_all_project/fpga_project/cpu/prj/db/altsyncram_7lf1.tdf" 33 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1725359894178 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"ABUSI\[0\]\" " "Converted tri-state node \"ABUSI\[0\]\" into a selector" {  } { { "db/altsyncram_7lf1.tdf" "" { Text "E:/the_all_project/fpga_project/cpu/prj/db/altsyncram_7lf1.tdf" 33 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1725359894178 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"ABUSD\[7\]\" " "Converted tri-state node \"ABUSD\[7\]\" into a selector" {  } { { "db/altsyncram_l6g1.tdf" "" { Text "E:/the_all_project/fpga_project/cpu/prj/db/altsyncram_l6g1.tdf" 32 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1725359894178 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"ABUSD\[6\]\" " "Converted tri-state node \"ABUSD\[6\]\" into a selector" {  } { { "db/altsyncram_l6g1.tdf" "" { Text "E:/the_all_project/fpga_project/cpu/prj/db/altsyncram_l6g1.tdf" 32 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1725359894178 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"ABUSD\[5\]\" " "Converted tri-state node \"ABUSD\[5\]\" into a selector" {  } { { "db/altsyncram_l6g1.tdf" "" { Text "E:/the_all_project/fpga_project/cpu/prj/db/altsyncram_l6g1.tdf" 32 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1725359894178 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"ABUSD\[4\]\" " "Converted tri-state node \"ABUSD\[4\]\" into a selector" {  } { { "db/altsyncram_l6g1.tdf" "" { Text "E:/the_all_project/fpga_project/cpu/prj/db/altsyncram_l6g1.tdf" 32 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1725359894178 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"ABUSD\[3\]\" " "Converted tri-state node \"ABUSD\[3\]\" into a selector" {  } { { "db/altsyncram_l6g1.tdf" "" { Text "E:/the_all_project/fpga_project/cpu/prj/db/altsyncram_l6g1.tdf" 32 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1725359894178 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"ABUSD\[2\]\" " "Converted tri-state node \"ABUSD\[2\]\" into a selector" {  } { { "db/altsyncram_l6g1.tdf" "" { Text "E:/the_all_project/fpga_project/cpu/prj/db/altsyncram_l6g1.tdf" 32 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1725359894178 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"ABUSD\[1\]\" " "Converted tri-state node \"ABUSD\[1\]\" into a selector" {  } { { "db/altsyncram_l6g1.tdf" "" { Text "E:/the_all_project/fpga_project/cpu/prj/db/altsyncram_l6g1.tdf" 32 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1725359894178 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"ABUSD\[0\]\" " "Converted tri-state node \"ABUSD\[0\]\" into a selector" {  } { { "db/altsyncram_l6g1.tdf" "" { Text "E:/the_all_project/fpga_project/cpu/prj/db/altsyncram_l6g1.tdf" 32 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1725359894178 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1725359894178 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "tristimulus_8:u_ADDR_tristimulus_8\|out\[0\] DATARAM_RAM_8_256:u_DATARAM_RAM_8_256\|altsyncram:altsyncram_component\|altsyncram_l6g1:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"tristimulus_8:u_ADDR_tristimulus_8\|out\[0\]\" to the node \"DATARAM_RAM_8_256:u_DATARAM_RAM_8_256\|altsyncram:altsyncram_component\|altsyncram_l6g1:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "../user/src/tristimulus_8.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/tristimulus_8.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1725359894422 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "tristimulus_8:u_ADDR_tristimulus_8\|out\[1\] DATARAM_RAM_8_256:u_DATARAM_RAM_8_256\|altsyncram:altsyncram_component\|altsyncram_l6g1:auto_generated\|q_a\[1\] " "Converted the fan-out from the tri-state buffer \"tristimulus_8:u_ADDR_tristimulus_8\|out\[1\]\" to the node \"DATARAM_RAM_8_256:u_DATARAM_RAM_8_256\|altsyncram:altsyncram_component\|altsyncram_l6g1:auto_generated\|q_a\[1\]\" into an OR gate" {  } { { "../user/src/tristimulus_8.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/tristimulus_8.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1725359894422 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "tristimulus_8:u_ADDR_tristimulus_8\|out\[2\] DATARAM_RAM_8_256:u_DATARAM_RAM_8_256\|altsyncram:altsyncram_component\|altsyncram_l6g1:auto_generated\|q_a\[2\] " "Converted the fan-out from the tri-state buffer \"tristimulus_8:u_ADDR_tristimulus_8\|out\[2\]\" to the node \"DATARAM_RAM_8_256:u_DATARAM_RAM_8_256\|altsyncram:altsyncram_component\|altsyncram_l6g1:auto_generated\|q_a\[2\]\" into an OR gate" {  } { { "../user/src/tristimulus_8.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/tristimulus_8.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1725359894422 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "tristimulus_8:u_ADDR_tristimulus_8\|out\[3\] DATARAM_RAM_8_256:u_DATARAM_RAM_8_256\|altsyncram:altsyncram_component\|altsyncram_l6g1:auto_generated\|q_a\[3\] " "Converted the fan-out from the tri-state buffer \"tristimulus_8:u_ADDR_tristimulus_8\|out\[3\]\" to the node \"DATARAM_RAM_8_256:u_DATARAM_RAM_8_256\|altsyncram:altsyncram_component\|altsyncram_l6g1:auto_generated\|q_a\[3\]\" into an OR gate" {  } { { "../user/src/tristimulus_8.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/tristimulus_8.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1725359894422 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "tristimulus_8:u_ADDR_tristimulus_8\|out\[4\] DATARAM_RAM_8_256:u_DATARAM_RAM_8_256\|altsyncram:altsyncram_component\|altsyncram_l6g1:auto_generated\|q_a\[4\] " "Converted the fan-out from the tri-state buffer \"tristimulus_8:u_ADDR_tristimulus_8\|out\[4\]\" to the node \"DATARAM_RAM_8_256:u_DATARAM_RAM_8_256\|altsyncram:altsyncram_component\|altsyncram_l6g1:auto_generated\|q_a\[4\]\" into an OR gate" {  } { { "../user/src/tristimulus_8.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/tristimulus_8.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1725359894422 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "tristimulus_8:u_ADDR_tristimulus_8\|out\[5\] DATARAM_RAM_8_256:u_DATARAM_RAM_8_256\|altsyncram:altsyncram_component\|altsyncram_l6g1:auto_generated\|q_a\[5\] " "Converted the fan-out from the tri-state buffer \"tristimulus_8:u_ADDR_tristimulus_8\|out\[5\]\" to the node \"DATARAM_RAM_8_256:u_DATARAM_RAM_8_256\|altsyncram:altsyncram_component\|altsyncram_l6g1:auto_generated\|q_a\[5\]\" into an OR gate" {  } { { "../user/src/tristimulus_8.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/tristimulus_8.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1725359894422 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "tristimulus_8:u_ADDR_tristimulus_8\|out\[6\] DATARAM_RAM_8_256:u_DATARAM_RAM_8_256\|altsyncram:altsyncram_component\|altsyncram_l6g1:auto_generated\|q_a\[6\] " "Converted the fan-out from the tri-state buffer \"tristimulus_8:u_ADDR_tristimulus_8\|out\[6\]\" to the node \"DATARAM_RAM_8_256:u_DATARAM_RAM_8_256\|altsyncram:altsyncram_component\|altsyncram_l6g1:auto_generated\|q_a\[6\]\" into an OR gate" {  } { { "../user/src/tristimulus_8.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/tristimulus_8.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1725359894422 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "tristimulus_8:u_ADDR_tristimulus_8\|out\[7\] DATARAM_RAM_8_256:u_DATARAM_RAM_8_256\|altsyncram:altsyncram_component\|altsyncram_l6g1:auto_generated\|q_a\[7\] " "Converted the fan-out from the tri-state buffer \"tristimulus_8:u_ADDR_tristimulus_8\|out\[7\]\" to the node \"DATARAM_RAM_8_256:u_DATARAM_RAM_8_256\|altsyncram:altsyncram_component\|altsyncram_l6g1:auto_generated\|q_a\[7\]\" into an OR gate" {  } { { "../user/src/tristimulus_8.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/tristimulus_8.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1725359894422 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1725359894422 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../user/src/p_test.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/p_test.v" 57 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1725359894424 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1725359894424 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1725359894565 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1725359894725 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/the_all_project/fpga_project/cpu/prj/output_files/cpu.map.smsg " "Generated suppressed messages file E:/the_all_project/fpga_project/cpu/prj/output_files/cpu.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1725359894803 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1725359894963 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1725359894963 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PROGREM_SRAM_out_CS_D " "No output dependent on input pin \"PROGREM_SRAM_out_CS_D\"" {  } { { "../user/src/top.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/top.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1725359895112 "|top|PROGREM_SRAM_out_CS_D"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATA_RAM_SRAM_out_CS_D " "No output dependent on input pin \"DATA_RAM_SRAM_out_CS_D\"" {  } { { "../user/src/top.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/top.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1725359895112 "|top|DATA_RAM_SRAM_out_CS_D"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1725359895112 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "348 " "Implemented 348 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "46 " "Implemented 46 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1725359895113 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1725359895113 ""} { "Info" "ICUT_CUT_TM_LCELLS" "270 " "Implemented 270 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1725359895113 ""} { "Info" "ICUT_CUT_TM_RAMS" "24 " "Implemented 24 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1725359895113 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1725359895113 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 34 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4698 " "Peak virtual memory: 4698 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1725359895135 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 03 18:38:15 2024 " "Processing ended: Tue Sep 03 18:38:15 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1725359895135 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1725359895135 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1725359895135 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1725359895135 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1725359896115 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1725359896116 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 03 18:38:15 2024 " "Processing started: Tue Sep 03 18:38:15 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1725359896116 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1725359896116 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off cpu -c cpu " "Command: quartus_fit --read_settings_files=off --write_settings_files=off cpu -c cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1725359896116 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1725359896196 ""}
{ "Info" "0" "" "Project  = cpu" {  } {  } 0 0 "Project  = cpu" 0 0 "Fitter" 0 0 1725359896196 ""}
{ "Info" "0" "" "Revision = cpu" {  } {  } 0 0 "Revision = cpu" 0 0 "Fitter" 0 0 1725359896196 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1725359896296 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "cpu EP4CGX22CF19C6 " "Automatically selected device EP4CGX22CF19C6 for design cpu" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1725359896579 ""}
{ "Info" "IMPP_MPP_FIT_WITH_SMALLER_DEVICE" "" "Fitting design with smaller device may be possible, but smaller device must be specified" {  } {  } 0 119005 "Fitting design with smaller device may be possible, but smaller device must be specified" 0 0 "Fitter" 0 -1 1725359896579 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1725359896600 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1725359896600 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1725359896847 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX30CF19C6 " "Device EP4CGX30CF19C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1725359897079 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1725359897079 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCEO~ R6 " "Pin ~ALTERA_NCEO~ is reserved at location R6" {  } { { "d:/quartus_2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_2/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCEO~ } } } { "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/the_all_project/fpga_project/cpu/prj/" { { 0 { 0 ""} 0 932 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1725359897085 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ A4 " "Pin ~ALTERA_DATA0~ is reserved at location A4" {  } { { "d:/quartus_2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_2/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/the_all_project/fpga_project/cpu/prj/" { { 0 { 0 ""} 0 934 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1725359897085 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO~ B4 " "Pin ~ALTERA_ASDO~ is reserved at location B4" {  } { { "d:/quartus_2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_2/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO~ } } } { "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/the_all_project/fpga_project/cpu/prj/" { { 0 { 0 ""} 0 936 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1725359897085 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCSO~ C5 " "Pin ~ALTERA_NCSO~ is reserved at location C5" {  } { { "d:/quartus_2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_2/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCSO~ } } } { "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/the_all_project/fpga_project/cpu/prj/" { { 0 { 0 ""} 0 938 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1725359897085 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ D5 " "Pin ~ALTERA_DCLK~ is reserved at location D5" {  } { { "d:/quartus_2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_2/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/the_all_project/fpga_project/cpu/prj/" { { 0 { 0 ""} 0 940 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1725359897085 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1725359897085 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1725359897087 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1725359897088 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "54 54 " "No exact pin location assignment(s) for 54 pins of 54 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PROGREM_SRAM_out_CS_D " "Pin PROGREM_SRAM_out_CS_D not assigned to an exact location on the device" {  } { { "d:/quartus_2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_2/quartus/bin64/pin_planner.ppl" { PROGREM_SRAM_out_CS_D } } } { "../user/src/top.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/top.v" 5 0 0 } } { "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROGREM_SRAM_out_CS_D } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/the_all_project/fpga_project/cpu/prj/" { { 0 { 0 ""} 0 85 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1725359897303 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_RAM_SRAM_out_CS_D " "Pin DATA_RAM_SRAM_out_CS_D not assigned to an exact location on the device" {  } { { "d:/quartus_2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_2/quartus/bin64/pin_planner.ppl" { DATA_RAM_SRAM_out_CS_D } } } { "../user/src/top.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/top.v" 9 0 0 } } { "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_RAM_SRAM_out_CS_D } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/the_all_project/fpga_project/cpu/prj/" { { 0 { 0 ""} 0 87 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1725359897303 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_to_wave\[0\] " "Pin out_to_wave\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus_2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_2/quartus/bin64/pin_planner.ppl" { out_to_wave[0] } } } { "../user/src/top.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/top.v" 13 0 0 } } { "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_to_wave[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/the_all_project/fpga_project/cpu/prj/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1725359897303 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_to_wave\[1\] " "Pin out_to_wave\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus_2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_2/quartus/bin64/pin_planner.ppl" { out_to_wave[1] } } } { "../user/src/top.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/top.v" 13 0 0 } } { "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_to_wave[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/the_all_project/fpga_project/cpu/prj/" { { 0 { 0 ""} 0 75 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1725359897303 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_to_wave\[2\] " "Pin out_to_wave\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus_2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_2/quartus/bin64/pin_planner.ppl" { out_to_wave[2] } } } { "../user/src/top.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/top.v" 13 0 0 } } { "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_to_wave[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/the_all_project/fpga_project/cpu/prj/" { { 0 { 0 ""} 0 76 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1725359897303 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_to_wave\[3\] " "Pin out_to_wave\[3\] not assigned to an exact location on the device" {  } { { "d:/quartus_2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_2/quartus/bin64/pin_planner.ppl" { out_to_wave[3] } } } { "../user/src/top.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/top.v" 13 0 0 } } { "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_to_wave[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/the_all_project/fpga_project/cpu/prj/" { { 0 { 0 ""} 0 77 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1725359897303 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_to_wave\[4\] " "Pin out_to_wave\[4\] not assigned to an exact location on the device" {  } { { "d:/quartus_2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_2/quartus/bin64/pin_planner.ppl" { out_to_wave[4] } } } { "../user/src/top.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/top.v" 13 0 0 } } { "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_to_wave[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/the_all_project/fpga_project/cpu/prj/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1725359897303 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_to_wave\[5\] " "Pin out_to_wave\[5\] not assigned to an exact location on the device" {  } { { "d:/quartus_2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_2/quartus/bin64/pin_planner.ppl" { out_to_wave[5] } } } { "../user/src/top.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/top.v" 13 0 0 } } { "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_to_wave[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/the_all_project/fpga_project/cpu/prj/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1725359897303 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_to_wave\[6\] " "Pin out_to_wave\[6\] not assigned to an exact location on the device" {  } { { "d:/quartus_2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_2/quartus/bin64/pin_planner.ppl" { out_to_wave[6] } } } { "../user/src/top.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/top.v" 13 0 0 } } { "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_to_wave[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/the_all_project/fpga_project/cpu/prj/" { { 0 { 0 ""} 0 80 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1725359897303 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_to_wave\[7\] " "Pin out_to_wave\[7\] not assigned to an exact location on the device" {  } { { "d:/quartus_2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_2/quartus/bin64/pin_planner.ppl" { out_to_wave[7] } } } { "../user/src/top.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/top.v" 13 0 0 } } { "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_to_wave[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/the_all_project/fpga_project/cpu/prj/" { { 0 { 0 ""} 0 81 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1725359897303 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_RAM_OUT_DIN\[0\] " "Pin DATA_RAM_OUT_DIN\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus_2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_2/quartus/bin64/pin_planner.ppl" { DATA_RAM_OUT_DIN[0] } } } { "../user/src/top.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/top.v" 10 0 0 } } { "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_RAM_OUT_DIN[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/the_all_project/fpga_project/cpu/prj/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1725359897303 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_RAM_OUT_DIN\[1\] " "Pin DATA_RAM_OUT_DIN\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus_2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_2/quartus/bin64/pin_planner.ppl" { DATA_RAM_OUT_DIN[1] } } } { "../user/src/top.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/top.v" 10 0 0 } } { "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_RAM_OUT_DIN[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/the_all_project/fpga_project/cpu/prj/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1725359897303 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_RAM_OUT_DIN\[2\] " "Pin DATA_RAM_OUT_DIN\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus_2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_2/quartus/bin64/pin_planner.ppl" { DATA_RAM_OUT_DIN[2] } } } { "../user/src/top.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/top.v" 10 0 0 } } { "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_RAM_OUT_DIN[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/the_all_project/fpga_project/cpu/prj/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1725359897303 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_RAM_OUT_DIN\[3\] " "Pin DATA_RAM_OUT_DIN\[3\] not assigned to an exact location on the device" {  } { { "d:/quartus_2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_2/quartus/bin64/pin_planner.ppl" { DATA_RAM_OUT_DIN[3] } } } { "../user/src/top.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/top.v" 10 0 0 } } { "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_RAM_OUT_DIN[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/the_all_project/fpga_project/cpu/prj/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1725359897303 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_RAM_OUT_DIN\[4\] " "Pin DATA_RAM_OUT_DIN\[4\] not assigned to an exact location on the device" {  } { { "d:/quartus_2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_2/quartus/bin64/pin_planner.ppl" { DATA_RAM_OUT_DIN[4] } } } { "../user/src/top.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/top.v" 10 0 0 } } { "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_RAM_OUT_DIN[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/the_all_project/fpga_project/cpu/prj/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1725359897303 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_RAM_OUT_DIN\[5\] " "Pin DATA_RAM_OUT_DIN\[5\] not assigned to an exact location on the device" {  } { { "d:/quartus_2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_2/quartus/bin64/pin_planner.ppl" { DATA_RAM_OUT_DIN[5] } } } { "../user/src/top.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/top.v" 10 0 0 } } { "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_RAM_OUT_DIN[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/the_all_project/fpga_project/cpu/prj/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1725359897303 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_RAM_OUT_DIN\[6\] " "Pin DATA_RAM_OUT_DIN\[6\] not assigned to an exact location on the device" {  } { { "d:/quartus_2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_2/quartus/bin64/pin_planner.ppl" { DATA_RAM_OUT_DIN[6] } } } { "../user/src/top.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/top.v" 10 0 0 } } { "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_RAM_OUT_DIN[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/the_all_project/fpga_project/cpu/prj/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1725359897303 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_RAM_OUT_DIN\[7\] " "Pin DATA_RAM_OUT_DIN\[7\] not assigned to an exact location on the device" {  } { { "d:/quartus_2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_2/quartus/bin64/pin_planner.ppl" { DATA_RAM_OUT_DIN[7] } } } { "../user/src/top.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/top.v" 10 0 0 } } { "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_RAM_OUT_DIN[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/the_all_project/fpga_project/cpu/prj/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1725359897303 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_RAM_out_WD " "Pin DATA_RAM_out_WD not assigned to an exact location on the device" {  } { { "d:/quartus_2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_2/quartus/bin64/pin_planner.ppl" { DATA_RAM_out_WD } } } { "../user/src/top.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/top.v" 8 0 0 } } { "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_RAM_out_WD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/the_all_project/fpga_project/cpu/prj/" { { 0 { 0 ""} 0 86 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1725359897303 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "d:/quartus_2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_2/quartus/bin64/pin_planner.ppl" { clk } } } { "../user/src/top.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/top.v" 2 0 0 } } { "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/the_all_project/fpga_project/cpu/prj/" { { 0 { 0 ""} 0 82 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1725359897303 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_RAM_OUT_ADDR\[0\] " "Pin DATA_RAM_OUT_ADDR\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus_2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_2/quartus/bin64/pin_planner.ppl" { DATA_RAM_OUT_ADDR[0] } } } { "../user/src/top.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/top.v" 11 0 0 } } { "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_RAM_OUT_ADDR[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/the_all_project/fpga_project/cpu/prj/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1725359897303 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_RAM_OUT_ADDR\[1\] " "Pin DATA_RAM_OUT_ADDR\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus_2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_2/quartus/bin64/pin_planner.ppl" { DATA_RAM_OUT_ADDR[1] } } } { "../user/src/top.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/top.v" 11 0 0 } } { "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_RAM_OUT_ADDR[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/the_all_project/fpga_project/cpu/prj/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1725359897303 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_RAM_OUT_ADDR\[2\] " "Pin DATA_RAM_OUT_ADDR\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus_2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_2/quartus/bin64/pin_planner.ppl" { DATA_RAM_OUT_ADDR[2] } } } { "../user/src/top.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/top.v" 11 0 0 } } { "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_RAM_OUT_ADDR[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/the_all_project/fpga_project/cpu/prj/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1725359897303 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_RAM_OUT_ADDR\[3\] " "Pin DATA_RAM_OUT_ADDR\[3\] not assigned to an exact location on the device" {  } { { "d:/quartus_2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_2/quartus/bin64/pin_planner.ppl" { DATA_RAM_OUT_ADDR[3] } } } { "../user/src/top.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/top.v" 11 0 0 } } { "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_RAM_OUT_ADDR[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/the_all_project/fpga_project/cpu/prj/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1725359897303 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_RAM_OUT_ADDR\[4\] " "Pin DATA_RAM_OUT_ADDR\[4\] not assigned to an exact location on the device" {  } { { "d:/quartus_2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_2/quartus/bin64/pin_planner.ppl" { DATA_RAM_OUT_ADDR[4] } } } { "../user/src/top.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/top.v" 11 0 0 } } { "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_RAM_OUT_ADDR[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/the_all_project/fpga_project/cpu/prj/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1725359897303 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_RAM_OUT_ADDR\[5\] " "Pin DATA_RAM_OUT_ADDR\[5\] not assigned to an exact location on the device" {  } { { "d:/quartus_2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_2/quartus/bin64/pin_planner.ppl" { DATA_RAM_OUT_ADDR[5] } } } { "../user/src/top.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/top.v" 11 0 0 } } { "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_RAM_OUT_ADDR[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/the_all_project/fpga_project/cpu/prj/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1725359897303 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_RAM_OUT_ADDR\[6\] " "Pin DATA_RAM_OUT_ADDR\[6\] not assigned to an exact location on the device" {  } { { "d:/quartus_2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_2/quartus/bin64/pin_planner.ppl" { DATA_RAM_OUT_ADDR[6] } } } { "../user/src/top.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/top.v" 11 0 0 } } { "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_RAM_OUT_ADDR[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/the_all_project/fpga_project/cpu/prj/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1725359897303 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_RAM_OUT_ADDR\[7\] " "Pin DATA_RAM_OUT_ADDR\[7\] not assigned to an exact location on the device" {  } { { "d:/quartus_2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_2/quartus/bin64/pin_planner.ppl" { DATA_RAM_OUT_ADDR[7] } } } { "../user/src/top.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/top.v" 11 0 0 } } { "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_RAM_OUT_ADDR[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/the_all_project/fpga_project/cpu/prj/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1725359897303 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rst_n " "Pin rst_n not assigned to an exact location on the device" {  } { { "d:/quartus_2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_2/quartus/bin64/pin_planner.ppl" { rst_n } } } { "../user/src/top.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/top.v" 3 0 0 } } { "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/the_all_project/fpga_project/cpu/prj/" { { 0 { 0 ""} 0 83 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1725359897303 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PROGREM_WD " "Pin PROGREM_WD not assigned to an exact location on the device" {  } { { "d:/quartus_2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_2/quartus/bin64/pin_planner.ppl" { PROGREM_WD } } } { "../user/src/top.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/top.v" 4 0 0 } } { "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROGREM_WD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/the_all_project/fpga_project/cpu/prj/" { { 0 { 0 ""} 0 84 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1725359897303 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PROGREM_DIN\[10\] " "Pin PROGREM_DIN\[10\] not assigned to an exact location on the device" {  } { { "d:/quartus_2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_2/quartus/bin64/pin_planner.ppl" { PROGREM_DIN[10] } } } { "../user/src/top.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/top.v" 7 0 0 } } { "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROGREM_DIN[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/the_all_project/fpga_project/cpu/prj/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1725359897303 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PROGREM_RAM_OUT_ADDR\[0\] " "Pin PROGREM_RAM_OUT_ADDR\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus_2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_2/quartus/bin64/pin_planner.ppl" { PROGREM_RAM_OUT_ADDR[0] } } } { "../user/src/top.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/top.v" 6 0 0 } } { "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROGREM_RAM_OUT_ADDR[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/the_all_project/fpga_project/cpu/prj/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1725359897303 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PROGREM_RAM_OUT_ADDR\[1\] " "Pin PROGREM_RAM_OUT_ADDR\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus_2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_2/quartus/bin64/pin_planner.ppl" { PROGREM_RAM_OUT_ADDR[1] } } } { "../user/src/top.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/top.v" 6 0 0 } } { "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROGREM_RAM_OUT_ADDR[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/the_all_project/fpga_project/cpu/prj/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1725359897303 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PROGREM_RAM_OUT_ADDR\[2\] " "Pin PROGREM_RAM_OUT_ADDR\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus_2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_2/quartus/bin64/pin_planner.ppl" { PROGREM_RAM_OUT_ADDR[2] } } } { "../user/src/top.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/top.v" 6 0 0 } } { "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROGREM_RAM_OUT_ADDR[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/the_all_project/fpga_project/cpu/prj/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1725359897303 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PROGREM_RAM_OUT_ADDR\[3\] " "Pin PROGREM_RAM_OUT_ADDR\[3\] not assigned to an exact location on the device" {  } { { "d:/quartus_2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_2/quartus/bin64/pin_planner.ppl" { PROGREM_RAM_OUT_ADDR[3] } } } { "../user/src/top.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/top.v" 6 0 0 } } { "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROGREM_RAM_OUT_ADDR[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/the_all_project/fpga_project/cpu/prj/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1725359897303 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PROGREM_RAM_OUT_ADDR\[4\] " "Pin PROGREM_RAM_OUT_ADDR\[4\] not assigned to an exact location on the device" {  } { { "d:/quartus_2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_2/quartus/bin64/pin_planner.ppl" { PROGREM_RAM_OUT_ADDR[4] } } } { "../user/src/top.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/top.v" 6 0 0 } } { "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROGREM_RAM_OUT_ADDR[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/the_all_project/fpga_project/cpu/prj/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1725359897303 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PROGREM_RAM_OUT_ADDR\[5\] " "Pin PROGREM_RAM_OUT_ADDR\[5\] not assigned to an exact location on the device" {  } { { "d:/quartus_2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_2/quartus/bin64/pin_planner.ppl" { PROGREM_RAM_OUT_ADDR[5] } } } { "../user/src/top.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/top.v" 6 0 0 } } { "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROGREM_RAM_OUT_ADDR[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/the_all_project/fpga_project/cpu/prj/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1725359897303 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PROGREM_RAM_OUT_ADDR\[6\] " "Pin PROGREM_RAM_OUT_ADDR\[6\] not assigned to an exact location on the device" {  } { { "d:/quartus_2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_2/quartus/bin64/pin_planner.ppl" { PROGREM_RAM_OUT_ADDR[6] } } } { "../user/src/top.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/top.v" 6 0 0 } } { "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROGREM_RAM_OUT_ADDR[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/the_all_project/fpga_project/cpu/prj/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1725359897303 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PROGREM_RAM_OUT_ADDR\[7\] " "Pin PROGREM_RAM_OUT_ADDR\[7\] not assigned to an exact location on the device" {  } { { "d:/quartus_2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_2/quartus/bin64/pin_planner.ppl" { PROGREM_RAM_OUT_ADDR[7] } } } { "../user/src/top.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/top.v" 6 0 0 } } { "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROGREM_RAM_OUT_ADDR[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/the_all_project/fpga_project/cpu/prj/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1725359897303 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PROGREM_DIN\[11\] " "Pin PROGREM_DIN\[11\] not assigned to an exact location on the device" {  } { { "d:/quartus_2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_2/quartus/bin64/pin_planner.ppl" { PROGREM_DIN[11] } } } { "../user/src/top.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/top.v" 7 0 0 } } { "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROGREM_DIN[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/the_all_project/fpga_project/cpu/prj/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1725359897303 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PROGREM_DIN\[14\] " "Pin PROGREM_DIN\[14\] not assigned to an exact location on the device" {  } { { "d:/quartus_2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_2/quartus/bin64/pin_planner.ppl" { PROGREM_DIN[14] } } } { "../user/src/top.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/top.v" 7 0 0 } } { "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROGREM_DIN[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/the_all_project/fpga_project/cpu/prj/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1725359897303 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PROGREM_DIN\[15\] " "Pin PROGREM_DIN\[15\] not assigned to an exact location on the device" {  } { { "d:/quartus_2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_2/quartus/bin64/pin_planner.ppl" { PROGREM_DIN[15] } } } { "../user/src/top.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/top.v" 7 0 0 } } { "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROGREM_DIN[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/the_all_project/fpga_project/cpu/prj/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1725359897303 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PROGREM_DIN\[12\] " "Pin PROGREM_DIN\[12\] not assigned to an exact location on the device" {  } { { "d:/quartus_2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_2/quartus/bin64/pin_planner.ppl" { PROGREM_DIN[12] } } } { "../user/src/top.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/top.v" 7 0 0 } } { "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROGREM_DIN[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/the_all_project/fpga_project/cpu/prj/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1725359897303 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PROGREM_DIN\[13\] " "Pin PROGREM_DIN\[13\] not assigned to an exact location on the device" {  } { { "d:/quartus_2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_2/quartus/bin64/pin_planner.ppl" { PROGREM_DIN[13] } } } { "../user/src/top.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/top.v" 7 0 0 } } { "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROGREM_DIN[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/the_all_project/fpga_project/cpu/prj/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1725359897303 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PROGREM_DIN\[0\] " "Pin PROGREM_DIN\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus_2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_2/quartus/bin64/pin_planner.ppl" { PROGREM_DIN[0] } } } { "../user/src/top.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/top.v" 7 0 0 } } { "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROGREM_DIN[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/the_all_project/fpga_project/cpu/prj/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1725359897303 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PROGREM_DIN\[1\] " "Pin PROGREM_DIN\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus_2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_2/quartus/bin64/pin_planner.ppl" { PROGREM_DIN[1] } } } { "../user/src/top.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/top.v" 7 0 0 } } { "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROGREM_DIN[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/the_all_project/fpga_project/cpu/prj/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1725359897303 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PROGREM_DIN\[2\] " "Pin PROGREM_DIN\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus_2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_2/quartus/bin64/pin_planner.ppl" { PROGREM_DIN[2] } } } { "../user/src/top.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/top.v" 7 0 0 } } { "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROGREM_DIN[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/the_all_project/fpga_project/cpu/prj/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1725359897303 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PROGREM_DIN\[3\] " "Pin PROGREM_DIN\[3\] not assigned to an exact location on the device" {  } { { "d:/quartus_2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_2/quartus/bin64/pin_planner.ppl" { PROGREM_DIN[3] } } } { "../user/src/top.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/top.v" 7 0 0 } } { "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROGREM_DIN[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/the_all_project/fpga_project/cpu/prj/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1725359897303 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PROGREM_DIN\[4\] " "Pin PROGREM_DIN\[4\] not assigned to an exact location on the device" {  } { { "d:/quartus_2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_2/quartus/bin64/pin_planner.ppl" { PROGREM_DIN[4] } } } { "../user/src/top.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/top.v" 7 0 0 } } { "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROGREM_DIN[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/the_all_project/fpga_project/cpu/prj/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1725359897303 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PROGREM_DIN\[5\] " "Pin PROGREM_DIN\[5\] not assigned to an exact location on the device" {  } { { "d:/quartus_2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_2/quartus/bin64/pin_planner.ppl" { PROGREM_DIN[5] } } } { "../user/src/top.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/top.v" 7 0 0 } } { "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROGREM_DIN[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/the_all_project/fpga_project/cpu/prj/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1725359897303 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PROGREM_DIN\[6\] " "Pin PROGREM_DIN\[6\] not assigned to an exact location on the device" {  } { { "d:/quartus_2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_2/quartus/bin64/pin_planner.ppl" { PROGREM_DIN[6] } } } { "../user/src/top.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/top.v" 7 0 0 } } { "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROGREM_DIN[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/the_all_project/fpga_project/cpu/prj/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1725359897303 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PROGREM_DIN\[7\] " "Pin PROGREM_DIN\[7\] not assigned to an exact location on the device" {  } { { "d:/quartus_2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_2/quartus/bin64/pin_planner.ppl" { PROGREM_DIN[7] } } } { "../user/src/top.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/top.v" 7 0 0 } } { "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROGREM_DIN[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/the_all_project/fpga_project/cpu/prj/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1725359897303 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PROGREM_DIN\[9\] " "Pin PROGREM_DIN\[9\] not assigned to an exact location on the device" {  } { { "d:/quartus_2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_2/quartus/bin64/pin_planner.ppl" { PROGREM_DIN[9] } } } { "../user/src/top.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/top.v" 7 0 0 } } { "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROGREM_DIN[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/the_all_project/fpga_project/cpu/prj/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1725359897303 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PROGREM_DIN\[8\] " "Pin PROGREM_DIN\[8\] not assigned to an exact location on the device" {  } { { "d:/quartus_2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_2/quartus/bin64/pin_planner.ppl" { PROGREM_DIN[8] } } } { "../user/src/top.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/top.v" 7 0 0 } } { "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROGREM_DIN[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/the_all_project/fpga_project/cpu/prj/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1725359897303 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1725359897303 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "cpu.sdc " "Synopsys Design Constraints File file not found: 'cpu.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1725359897600 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1725359897601 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1725359897604 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1725359897604 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1725359897604 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN M10 (CLK13, DIFFCLK_7n, REFCLK0n)) " "Automatically promoted node clk~input (placed in PIN M10 (CLK13, DIFFCLK_7n, REFCLK0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1725359897625 ""}  } { { "../user/src/top.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/top.v" 2 0 0 } } { "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/the_all_project/fpga_project/cpu/prj/" { { 0 { 0 ""} 0 893 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1725359897625 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst_n~input (placed in PIN M9 (CLK12, DIFFCLK_7p, REFCLK0p)) " "Automatically promoted node rst_n~input (placed in PIN M9 (CLK12, DIFFCLK_7p, REFCLK0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1725359897626 ""}  } { { "../user/src/top.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/top.v" 3 0 0 } } { "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst_n~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/the_all_project/fpga_project/cpu/prj/" { { 0 { 0 ""} 0 902 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1725359897626 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1725359897944 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1725359897945 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1725359897945 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1725359897946 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1725359897947 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1725359897947 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1725359897947 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1725359897947 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1725359897948 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1725359897948 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1725359897948 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "52 unused 2.5V 44 8 0 " "Number of I/O pins in group: 52 (unused VREF, 2.5V VCCIO, 44 input, 8 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1725359897950 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1725359897950 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1725359897950 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL0 does not use undetermined 0 0 " "I/O bank number QL0 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1725359897952 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 25 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1725359897952 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3A does not use undetermined 2 0 " "I/O bank number 3A does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1725359897952 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 28 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  28 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1725359897952 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 20 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1725359897952 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 18 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1725359897952 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 28 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  28 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1725359897952 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8A does not use undetermined 0 2 " "I/O bank number 8A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1725359897952 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 23 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  23 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1725359897952 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 4 0 " "I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1725359897952 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1725359897952 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1725359897952 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1725359897974 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1725359898723 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1725359898821 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1725359898831 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1725359899808 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1725359899808 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1725359900134 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X39_Y31 X52_Y41 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X39_Y31 to location X52_Y41" {  } { { "loc" "" { Generic "E:/the_all_project/fpga_project/cpu/prj/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X39_Y31 to location X52_Y41"} { { 11 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X39_Y31 to location X52_Y41"} 39 31 14 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1725359900684 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1725359900684 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1725359901384 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1725359901385 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1725359901385 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.11 " "Total time spent on timing analysis during the Fitter is 0.11 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1725359901398 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1725359901465 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1725359901627 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1725359901692 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1725359901824 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1725359902121 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "2 Cyclone IV GX " "2 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV GX Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 2.5 V M10 " "Pin clk uses I/O standard 2.5 V at M10" {  } { { "d:/quartus_2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_2/quartus/bin64/pin_planner.ppl" { clk } } } { "../user/src/top.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/top.v" 2 0 0 } } { "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/the_all_project/fpga_project/cpu/prj/" { { 0 { 0 ""} 0 82 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1725359902315 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rst_n 2.5 V M9 " "Pin rst_n uses I/O standard 2.5 V at M9" {  } { { "d:/quartus_2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_2/quartus/bin64/pin_planner.ppl" { rst_n } } } { "../user/src/top.v" "" { Text "E:/the_all_project/fpga_project/cpu/user/src/top.v" 3 0 0 } } { "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/the_all_project/fpga_project/cpu/prj/" { { 0 { 0 ""} 0 83 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1725359902315 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1725359902315 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/the_all_project/fpga_project/cpu/prj/output_files/cpu.fit.smsg " "Generated suppressed messages file E:/the_all_project/fpga_project/cpu/prj/output_files/cpu.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1725359902389 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6137 " "Peak virtual memory: 6137 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1725359902694 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 03 18:38:22 2024 " "Processing ended: Tue Sep 03 18:38:22 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1725359902694 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1725359902694 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1725359902694 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1725359902694 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1725359903586 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1725359903586 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 03 18:38:23 2024 " "Processing started: Tue Sep 03 18:38:23 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1725359903586 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1725359903586 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off cpu -c cpu " "Command: quartus_asm --read_settings_files=off --write_settings_files=off cpu -c cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1725359903586 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1725359904385 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1725359904411 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4613 " "Peak virtual memory: 4613 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1725359904657 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 03 18:38:24 2024 " "Processing ended: Tue Sep 03 18:38:24 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1725359904657 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1725359904657 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1725359904657 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1725359904657 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1725359905258 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1725359905670 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1725359905671 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 03 18:38:25 2024 " "Processing started: Tue Sep 03 18:38:25 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1725359905671 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1725359905671 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta cpu -c cpu " "Command: quartus_sta cpu -c cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1725359905671 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1725359905733 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1725359905805 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1725359905831 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1725359905831 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "cpu.sdc " "Synopsys Design Constraints File file not found: 'cpu.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1725359906055 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1725359906055 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1725359906056 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1725359906056 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1725359906148 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1725359906149 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1725359906149 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1725359906159 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1725359906173 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1725359906173 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.247 " "Worst-case setup slack is -4.247" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1725359906175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1725359906175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.247      -277.832 clk  " "   -4.247      -277.832 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1725359906175 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1725359906175 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.356 " "Worst-case hold slack is 0.356" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1725359906177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1725359906177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.356         0.000 clk  " "    0.356         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1725359906177 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1725359906177 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1725359906178 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1725359906179 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1725359906181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1725359906181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -169.568 clk  " "   -3.000      -169.568 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1725359906181 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1725359906181 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1725359906221 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1725359906246 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1725359906457 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1725359906492 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1725359906497 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1725359906497 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.677 " "Worst-case setup slack is -3.677" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1725359906499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1725359906499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.677      -236.918 clk  " "   -3.677      -236.918 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1725359906499 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1725359906499 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.310 " "Worst-case hold slack is 0.310" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1725359906503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1725359906503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.310         0.000 clk  " "    0.310         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1725359906503 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1725359906503 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1725359906506 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1725359906508 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1725359906511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1725359906511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -169.568 clk  " "   -3.000      -169.568 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1725359906511 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1725359906511 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1725359906548 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1725359906699 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1725359906700 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1725359906700 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.996 " "Worst-case setup slack is -1.996" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1725359906703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1725359906703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.996      -104.003 clk  " "   -1.996      -104.003 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1725359906703 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1725359906703 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.186 " "Worst-case hold slack is 0.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1725359906706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1725359906706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186         0.000 clk  " "    0.186         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1725359906706 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1725359906706 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1725359906709 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1725359906712 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1725359906715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1725359906715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -138.189 clk  " "   -3.000      -138.189 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1725359906715 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1725359906715 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1725359907102 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1725359907102 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4734 " "Peak virtual memory: 4734 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1725359907159 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 03 18:38:27 2024 " "Processing ended: Tue Sep 03 18:38:27 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1725359907159 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1725359907159 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1725359907159 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1725359907159 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1725359908029 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1725359908029 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 03 18:38:27 2024 " "Processing started: Tue Sep 03 18:38:27 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1725359908029 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1725359908029 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off cpu -c cpu " "Command: quartus_eda --read_settings_files=off --write_settings_files=off cpu -c cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1725359908029 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "Quartus II" 0 -1 1725359908302 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "cpu_6_1200mv_85c_slow.vo E:/the_all_project/fpga_project/cpu/prj/simulation/modelsim/ simulation " "Generated file cpu_6_1200mv_85c_slow.vo in folder \"E:/the_all_project/fpga_project/cpu/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1725359908323 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "Quartus II" 0 -1 1725359908347 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "cpu_6_1200mv_0c_slow.vo E:/the_all_project/fpga_project/cpu/prj/simulation/modelsim/ simulation " "Generated file cpu_6_1200mv_0c_slow.vo in folder \"E:/the_all_project/fpga_project/cpu/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1725359908365 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "Quartus II" 0 -1 1725359908390 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "cpu_min_1200mv_0c_fast.vo E:/the_all_project/fpga_project/cpu/prj/simulation/modelsim/ simulation " "Generated file cpu_min_1200mv_0c_fast.vo in folder \"E:/the_all_project/fpga_project/cpu/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1725359908408 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "Quartus II" 0 -1 1725359908433 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "cpu.vo E:/the_all_project/fpga_project/cpu/prj/simulation/modelsim/ simulation " "Generated file cpu.vo in folder \"E:/the_all_project/fpga_project/cpu/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1725359908450 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "cpu_6_1200mv_85c_v_slow.sdo E:/the_all_project/fpga_project/cpu/prj/simulation/modelsim/ simulation " "Generated file cpu_6_1200mv_85c_v_slow.sdo in folder \"E:/the_all_project/fpga_project/cpu/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1725359908493 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "cpu_6_1200mv_0c_v_slow.sdo E:/the_all_project/fpga_project/cpu/prj/simulation/modelsim/ simulation " "Generated file cpu_6_1200mv_0c_v_slow.sdo in folder \"E:/the_all_project/fpga_project/cpu/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1725359908529 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "cpu_min_1200mv_0c_v_fast.sdo E:/the_all_project/fpga_project/cpu/prj/simulation/modelsim/ simulation " "Generated file cpu_min_1200mv_0c_v_fast.sdo in folder \"E:/the_all_project/fpga_project/cpu/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1725359908565 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "cpu_v.sdo E:/the_all_project/fpga_project/cpu/prj/simulation/modelsim/ simulation " "Generated file cpu_v.sdo in folder \"E:/the_all_project/fpga_project/cpu/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1725359908602 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4597 " "Peak virtual memory: 4597 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1725359908643 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 03 18:38:28 2024 " "Processing ended: Tue Sep 03 18:38:28 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1725359908643 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1725359908643 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1725359908643 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1725359908643 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 46 s " "Quartus II Full Compilation was successful. 0 errors, 46 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1725359909230 ""}
