--- a/arch/mips/ath79/Kconfig	2014-10-29 18:41:40.000000000 +0800
+++ b/arch/mips/ath79/Kconfig	2014-10-29 18:42:17.000000000 +0800
@@ -1064,6 +1064,12 @@
 	select PCI_AR724X if PCI
 	def_bool n
 
+config SOC_QCA956X
+	select USB_ARCH_HAS_EHCI
+	select HW_HAS_PCI
+	select PCI_AR724X if PCI
+	def_bool n
+
 config ATH79_DEV_M25P80
 	select ATH79_DEV_SPI
 	def_bool n
@@ -1101,7 +1107,7 @@
 	def_bool n
 
 config ATH79_DEV_WMAC
-	depends on (SOC_AR913X || SOC_AR933X || SOC_AR934X || SOC_QCA953X || SOC_QCA955X)
+	depends on (SOC_AR913X || SOC_AR933X || SOC_AR934X || SOC_QCA953X || SOC_QCA955X || SOC_QCA956X)
 	def_bool n
 
 config ATH79_NVRAM
diff -urN a//arch/mips/ath79/clock.c b//arch/mips/ath79/clock.c
--- a//arch/mips/ath79/clock.c	2014-10-29 19:18:10.000000000 +0800
+++ b//arch/mips/ath79/clock.c	2014-10-29 21:40:01.000000000 +0800
@@ -447,6 +447,93 @@
 	ath79_uart_clk.rate = ath79_ref_clk.rate;
 }
 
+/* Begin: Added by zhouke, for qsdk ar71xx 625 patch. 2014-10-10. */
+static void __init qca956x_clocks_init(void)
+{
+	u32 pll, out_div, ref_div, nint, hfrac, lfrac, clk_ctrl, postdiv;
+	u32 cpu_pll, ddr_pll;
+	u32 bootstrap;
+
+	bootstrap = ath79_reset_rr(QCA956X_RESET_REG_BOOTSTRAP);
+	if (bootstrap &	QCA956X_BOOTSTRAP_REF_CLK_40)
+		ath79_ref_clk.rate = 40 * 1000 * 1000;
+	else
+		ath79_ref_clk.rate = 25 * 1000 * 1000;
+
+	pll = ath79_pll_rr(QCA956X_PLL_CPU_CONFIG_REG);
+	out_div = (pll >> QCA956X_PLL_CPU_CONFIG_OUTDIV_SHIFT) &
+		  QCA956X_PLL_CPU_CONFIG_OUTDIV_MASK;
+	ref_div = (pll >> QCA956X_PLL_CPU_CONFIG_REFDIV_SHIFT) &
+		  QCA956X_PLL_CPU_CONFIG_REFDIV_MASK;
+
+	pll = ath79_pll_rr(QCA956X_PLL_CPU_CONFIG1_REG);
+	nint = (pll >> QCA956X_PLL_CPU_CONFIG1_NINT_SHIFT) &
+	       QCA956X_PLL_CPU_CONFIG1_NINT_MASK;
+	hfrac = (pll >> QCA956X_PLL_CPU_CONFIG1_NFRAC_H_SHIFT) &
+	       QCA956X_PLL_CPU_CONFIG1_NFRAC_H_MASK;
+	lfrac = (pll >> QCA956X_PLL_CPU_CONFIG1_NFRAC_L_SHIFT) &
+	       QCA956X_PLL_CPU_CONFIG1_NFRAC_L_MASK;
+
+	cpu_pll = nint * ath79_ref_clk.rate / ref_div;
+	cpu_pll += (lfrac * ath79_ref_clk.rate) / (ref_div * (25 << 13));
+	cpu_pll += (hfrac * ath79_ref_clk.rate) / (ref_div << 13);
+	cpu_pll /= (1 << out_div);
+
+	pll = ath79_pll_rr(QCA956X_PLL_DDR_CONFIG_REG);
+	out_div = (pll >> QCA956X_PLL_DDR_CONFIG_OUTDIV_SHIFT) &
+		  QCA956X_PLL_DDR_CONFIG_OUTDIV_MASK;
+	ref_div = (pll >> QCA956X_PLL_DDR_CONFIG_REFDIV_SHIFT) &
+		  QCA956X_PLL_DDR_CONFIG_REFDIV_MASK;
+	pll = ath79_pll_rr(QCA956X_PLL_DDR_CONFIG1_REG);
+	nint = (pll >> QCA956X_PLL_DDR_CONFIG1_NINT_SHIFT) &
+	       QCA956X_PLL_DDR_CONFIG1_NINT_MASK;
+	hfrac = (pll >> QCA956X_PLL_DDR_CONFIG1_NFRAC_H_SHIFT) &
+	       QCA956X_PLL_DDR_CONFIG1_NFRAC_H_MASK;
+	lfrac = (pll >> QCA956X_PLL_DDR_CONFIG1_NFRAC_L_SHIFT) &
+	       QCA956X_PLL_DDR_CONFIG1_NFRAC_L_MASK;
+
+	ddr_pll = nint * ath79_ref_clk.rate / ref_div;
+	ddr_pll += (lfrac * ath79_ref_clk.rate) / (ref_div * (25 << 13));
+	ddr_pll += (hfrac * ath79_ref_clk.rate) / (ref_div << 13);
+	ddr_pll /= (1 << out_div);
+
+	clk_ctrl = ath79_pll_rr(QCA956X_PLL_CLK_CTRL_REG);
+
+	postdiv = (clk_ctrl >> QCA956X_PLL_CLK_CTRL_CPU_POST_DIV_SHIFT) &
+		  QCA956X_PLL_CLK_CTRL_CPU_POST_DIV_MASK;
+
+	if (clk_ctrl & QCA956X_PLL_CLK_CTRL_CPU_PLL_BYPASS)
+		ath79_cpu_clk.rate = ath79_ref_clk.rate;
+	else if (clk_ctrl & QCA956X_PLL_CLK_CTRL_CPU_DDRCLK_FROM_CPUPLL)
+		ath79_cpu_clk.rate = ddr_pll / (postdiv + 1);
+	else
+		ath79_cpu_clk.rate = cpu_pll / (postdiv + 1);
+
+	postdiv = (clk_ctrl >> QCA956X_PLL_CLK_CTRL_DDR_POST_DIV_SHIFT) &
+		  QCA956X_PLL_CLK_CTRL_DDR_POST_DIV_MASK;
+
+	if (clk_ctrl & QCA956X_PLL_CLK_CTRL_DDR_PLL_BYPASS)
+		ath79_ddr_clk.rate = ath79_ref_clk.rate;
+	else if (clk_ctrl & QCA956X_PLL_CLK_CTRL_CPU_DDRCLK_FROM_DDRPLL)
+		ath79_ddr_clk.rate = cpu_pll / (postdiv + 1);
+	else
+		ath79_ddr_clk.rate = ddr_pll / (postdiv + 1);
+
+	postdiv = (clk_ctrl >> QCA956X_PLL_CLK_CTRL_AHB_POST_DIV_SHIFT) &
+		  QCA956X_PLL_CLK_CTRL_AHB_POST_DIV_MASK;
+
+	if (clk_ctrl & QCA956X_PLL_CLK_CTRL_AHB_PLL_BYPASS)
+		ath79_ahb_clk.rate = ath79_ref_clk.rate;
+	else if (clk_ctrl & QCA956X_PLL_CLK_CTRL_AHBCLK_FROM_DDRPLL)
+		ath79_ahb_clk.rate = ddr_pll / (postdiv + 1);
+	else
+		ath79_ahb_clk.rate = cpu_pll / (postdiv + 1);
+
+	ath79_wdt_clk.rate = ath79_ref_clk.rate;
+	ath79_uart_clk.rate = ath79_ref_clk.rate;
+}
+/* End:    Added by zhouke, for qsdk ar71xx patch.    2014-10-10. */
+
 void __init ath79_clocks_init(void)
 {
 	if (soc_is_ar71xx())
@@ -463,6 +550,10 @@
 		qca953x_clocks_init();
 	else if (soc_is_qca955x())
 		qca955x_clocks_init();
+/* Begin: Added by zhouke, for qsdk ar71xx 625 patch. 2014-10-10. */
+	else if (soc_is_qca956x())
+		qca956x_clocks_init();
+/* End:    Added by zhouke, for qsdk ar71xx patch.    2014-10-10. */
 	else
 		BUG();
 
diff -urN a//arch/mips/ath79/common.c b//arch/mips/ath79/common.c
--- a//arch/mips/ath79/common.c	2014-10-29 19:18:10.000000000 +0800
+++ b//arch/mips/ath79/common.c	2014-10-29 21:40:17.000000000 +0800
@@ -77,6 +77,10 @@
 		reg = QCA953X_RESET_REG_RESET_MODULE;
 	else if (soc_is_qca955x())
 		reg = QCA955X_RESET_REG_RESET_MODULE;
+/* Begin: Added by zhouke, for qsdk ar71xx 625 patch. 2014-10-10. */
+    else if (soc_is_qca956x())
+		reg = QCA955X_RESET_REG_RESET_MODULE;
+/* End:    Added by zhouke, for qsdk ar71xx patch.    2014-10-10. */
 	else
 		panic("Reset register not defined for this SOC");
 
@@ -107,6 +111,10 @@
 		reg = QCA953X_RESET_REG_RESET_MODULE;
 	else if (soc_is_qca955x())
 		reg = QCA955X_RESET_REG_RESET_MODULE;
+/* Begin: Added by zhouke, for qsdk ar71xx 625 patch. 2014-10-10. */
+    else if (soc_is_qca956x())
+		reg = QCA955X_RESET_REG_RESET_MODULE;
+/* End:    Added by zhouke, for qsdk ar71xx patch.    2014-10-10. */
 	else
 		panic("Reset register not defined for this SOC");
 
@@ -133,6 +141,10 @@
 		reg = AR933X_RESET_REG_RESET_MODULE;
 	else if (soc_is_ar934x())
 		reg = AR934X_RESET_REG_RESET_MODULE;
+/* Begin: Added by zhouke, for qsdk ar71xx 625 patch. 2014-10-10. */
+    else if (soc_is_qca956x())
+		reg = QCA953X_RESET_REG_RESET_MODULE;
+/* End:    Added by zhouke, for qsdk ar71xx patch.    2014-10-10. */
 	else
 		BUG();
 
diff -urN a//arch/mips/ath79/dev-common.c b//arch/mips/ath79/dev-common.c
--- a//arch/mips/ath79/dev-common.c	2014-10-29 19:18:10.000000000 +0800
+++ b//arch/mips/ath79/dev-common.c	2014-10-29 21:40:26.000000000 +0800
@@ -101,7 +101,14 @@
 	    soc_is_ar913x() ||
 	    soc_is_ar934x() ||
 	    soc_is_qca953x() ||
+/* Begin: Added by zhouke, for qsdk ar71xx 625 patch. 2014-10-10. */
+#if 0
 	    soc_is_qca955x()) {
+#else
+	    soc_is_qca955x() ||
+        soc_is_qca956x()) {
+#endif
+/* End:    Added by zhouke, for qsdk ar71xx patch.    2014-10-10. */
 		ath79_uart_data[0].uartclk = clk_get_rate(clk);
 		platform_device_register(&ath79_uart_device);
 	} else if (soc_is_ar933x()) {
diff -urN a//arch/mips/ath79/dev-eth.c b//arch/mips/ath79/dev-eth.c
--- a//arch/mips/ath79/dev-eth.c	2014-10-29 19:18:10.000000000 +0800
+++ b//arch/mips/ath79/dev-eth.c	2014-10-29 21:50:18.000000000 +0800
@@ -183,7 +183,14 @@
 	    ath79_soc == ATH79_SOC_AR9342 ||
 	    ath79_soc == ATH79_SOC_AR9344 ||
 	    ath79_soc == ATH79_SOC_QCA9556 ||
+/* Begin: Added by zhouke, for qsdk ar71xx 625 patch. 2014-10-10. */
+#if 0
 	    ath79_soc == ATH79_SOC_QCA9558)
+#else
+        ath79_soc == ATH79_SOC_QCA9558 ||
+        ath79_soc == ATH79_SOC_QCA9563)
+#endif
+/* End:    Added by zhouke, for qsdk ar71xx patch.    2014-10-10. */
 		max_id = 1;
 	else
 		max_id = 0;
@@ -198,6 +205,9 @@
 	case ATH79_SOC_AR9330:
 	case ATH79_SOC_AR9331:
 	case ATH79_SOC_QCA9533:
+/* Begin: Added by zhouke, for qsdk ar71xx 625 patch. 2014-10-10. */
+ 	case ATH79_SOC_QCA9563:
+/* End:    Added by zhouke, for qsdk ar71xx patch.    2014-10-10. */
 		mdio_dev = &ath79_mdio1_device;
 		mdio_data = &ath79_mdio1_data;
 		break;
@@ -244,6 +254,12 @@
 		mdio_data->builtin_switch = 1;
 		break;
 
+/* Begin: Added by zhouke, for qsdk ar71xx 625 patch. 2014-10-10. */
+	case ATH79_SOC_QCA9563:
+		mdio_data->builtin_switch = 1;
+		break;
+/* End:    Added by zhouke, for qsdk ar71xx patch.    2014-10-10. */
+
 	case ATH79_SOC_AR9341:
 	case ATH79_SOC_AR9342:
 	case ATH79_SOC_AR9344:
@@ -268,7 +284,20 @@
 		break;
 	}
 
+/* Begin: Added by zhouke, for qsdk ar71xx 625 patch. 2014-10-10. */
+#if 0
 	platform_device_register(mdio_dev);
+#else
+    switch (ath79_soc) {
+    case ATH79_SOC_QCA9563:
+        platform_device_register(id ? &ath79_mdio1_device : &ath79_mdio0_device);
+        break;
+    default:
+        platform_device_register(mdio_dev);
+        break;
+    }
+#endif
+/* End:    Added by zhouke, for qsdk ar71xx patch.    2014-10-10. */
 }
 
 struct ath79_eth_pll_data ath79_eth0_pll_data;
@@ -571,6 +600,9 @@
 	case ATH79_SOC_QCA9533:
 	case ATH79_SOC_QCA9556:
 	case ATH79_SOC_QCA9558:
+/* Begin: Added by zhouke, for qsdk ar71xx 625 patch. 2014-10-10. */
+    case ATH79_SOC_QCA9563:
+/* End:    Added by zhouke, for qsdk ar71xx patch.    2014-10-10. */
 		pll_10 = AR934X_PLL_VAL_10;
 		pll_100 = AR934X_PLL_VAL_100;
 		pll_1000 = AR934X_PLL_VAL_1000;
@@ -627,6 +659,9 @@
 		case ATH79_SOC_AR9330:
 		case ATH79_SOC_AR9331:
 		case ATH79_SOC_QCA9533:
+/* Begin: Added by zhouke, for qsdk ar71xx 625 patch. 2014-10-10. */
+        case ATH79_SOC_QCA9563:
+/* End:    Added by zhouke, for qsdk ar71xx patch.    2014-10-10. */
 			pdata->phy_if_mode = PHY_INTERFACE_MODE_MII;
 			break;
 
@@ -697,6 +732,9 @@
 		case ATH79_SOC_AR9341:
 		case ATH79_SOC_AR9342:
 		case ATH79_SOC_AR9344:
+/* Begin: Added by zhouke, for qsdk ar71xx 625 patch. 2014-10-10. */
+        case ATH79_SOC_QCA9563:
+/* End:    Added by zhouke, for qsdk ar71xx patch.    2014-10-10. */
 			switch (pdata->phy_if_mode) {
 			case PHY_INTERFACE_MODE_MII:
 			case PHY_INTERFACE_MODE_GMII:
@@ -960,6 +998,9 @@
 	case ATH79_SOC_AR9341:
 	case ATH79_SOC_AR9342:
 	case ATH79_SOC_AR9344:
+/* Begin: Added by zhouke, for qsdk ar71xx 625 patch. 2014-10-10. */
+	case ATH79_SOC_QCA9563:
+/* End:    Added by zhouke, for qsdk ar71xx patch.    2014-10-10. */
 		if (id == 0) {
 			pdata->reset_bit = AR934X_RESET_GE0_MAC |
 					   AR934X_RESET_GE0_MDIO;
@@ -1097,6 +1138,9 @@
 		case ATH79_SOC_AR9330:
 		case ATH79_SOC_AR9331:
 		case ATH79_SOC_QCA9533:
+/* Begin: Added by zhouke, for qsdk ar71xx 625 patch. 2014-10-10. */
+        case ATH79_SOC_QCA9563:
+/* End:    Added by zhouke, for qsdk ar71xx patch.    2014-10-10. */
 			pdata->mii_bus_dev = &ath79_mdio1_device.dev;
 			break;
 
diff -urN a//arch/mips/ath79/dev-wmac.c b//arch/mips/ath79/dev-wmac.c
--- a//arch/mips/ath79/dev-wmac.c	2014-10-29 19:18:10.000000000 +0800
+++ b//arch/mips/ath79/dev-wmac.c	2014-10-29 21:41:15.000000000 +0800
@@ -187,6 +187,26 @@
 		ath79_wmac_data.is_clk_25mhz = true;
 }
 
+/* Begin: Added by zhouke, for qsdk ar71xx 625 patch. 2014-10-10. */
+static void qca956x_wmac_setup(void)
+{
+	u32 t;
+
+	ath79_wmac_device.name = "qca956x_wmac";
+
+	ath79_wmac_resources[0].start = QCA956X_WMAC_BASE;
+	ath79_wmac_resources[0].end = QCA956X_WMAC_BASE + QCA956X_WMAC_SIZE - 1;
+	ath79_wmac_resources[1].start = ATH79_IP2_IRQ(1);
+	ath79_wmac_resources[1].end = ATH79_IP2_IRQ(1);
+
+	t = ath79_reset_rr(QCA955X_RESET_REG_BOOTSTRAP);
+	if (t & QCA955X_BOOTSTRAP_REF_CLK_40)
+		ath79_wmac_data.is_clk_25mhz = false;
+	else
+		ath79_wmac_data.is_clk_25mhz = true;
+}
+/* End:    Added by zhouke, for qsdk ar71xx patch.    2014-10-10. */
+
 static bool __init
 ar93xx_wmac_otp_read_word(void __iomem *base, int addr, u32 *data)
 {
@@ -390,6 +410,10 @@
 		qca953x_wmac_setup();
 	else if (soc_is_qca955x())
 		qca955x_wmac_setup();
+/* Begin: Added by zhouke, for qsdk ar71xx 625 patch. 2014-10-10. */
+	else if (soc_is_qca956x())
+		qca956x_wmac_setup();
+/* End:    Added by zhouke, for qsdk ar71xx patch.    2014-10-10. */
 	else
 		BUG();
 
diff -urN a//arch/mips/ath79/early_printk.c b//arch/mips/ath79/early_printk.c
--- a//arch/mips/ath79/early_printk.c	2014-10-29 19:18:10.000000000 +0800
+++ b//arch/mips/ath79/early_printk.c	2014-10-29 21:41:24.000000000 +0800
@@ -117,6 +117,9 @@
 	case REV_ID_MAJOR_QCA9533:
 	case REV_ID_MAJOR_QCA9556:
 	case REV_ID_MAJOR_QCA9558:
+/* Begin: Added by zhouke, for qsdk ar71xx 625 patch. 2014-10-10. */
+	case REV_ID_MAJOR_QCA9563:
+/* End:    Added by zhouke, for qsdk ar71xx patch.    2014-10-10. */
 		_prom_putchar = prom_putchar_ar71xx;
 		break;
 
diff -urN a//arch/mips/ath79/gpio.c b//arch/mips/ath79/gpio.c
--- a//arch/mips/ath79/gpio.c	2014-10-29 19:18:10.000000000 +0800
+++ b//arch/mips/ath79/gpio.c	2014-10-29 21:41:45.000000000 +0800
@@ -130,6 +130,34 @@
 	return 0;
 }
 
+/* Begin: Added by zhouke, for qsdk ar71xx 624 and 625 patch. 2014-10-10. */
+int ath79_gpio_direction_select(unsigned gpio, bool oe)
+{
+	void __iomem *base = ath79_gpio_base;
+	unsigned long flags;
+	bool ieq_1 = (soc_is_ar934x() ||
+			soc_is_qca953x() ||
+			soc_is_qca955x() ||
+			soc_is_qca9563());
+
+	if (gpio >= ath79_gpio_count)
+		return -1;
+
+	spin_lock_irqsave(&ath79_gpio_lock, flags);
+
+	if ((ieq_1 && oe) || (!ieq_1 && !oe))
+		__raw_writel(__raw_readl(base + AR71XX_GPIO_REG_OE) & ~(1 << gpio),
+				base + AR71XX_GPIO_REG_OE);
+	else
+		__raw_writel(__raw_readl(base + AR71XX_GPIO_REG_OE) | (1 << gpio),
+				base + AR71XX_GPIO_REG_OE);
+
+	spin_unlock_irqrestore(&ath79_gpio_lock, flags);
+
+	return 0;
+}
+/* Begin: Added by zhouke, for qsdk ar71xx 623 patch. 2014-10-10. */
+
 static struct gpio_chip ath79_gpio_chip = {
 	.label			= "ath79",
 	.get			= ath79_gpio_get_value,
@@ -148,8 +176,15 @@
 	    soc_is_ar913x() ||
 	    soc_is_ar933x())
 		reg = AR71XX_GPIO_REG_FUNC;
+/* Begin: Added by zhouke, for qsdk ar71xx 624 and 625 patch. 2014-10-10. */
+#if 0
 	else if (soc_is_ar934x())
 		reg = AR934X_GPIO_REG_FUNC;
+#else
+	else if (soc_is_ar934x() || soc_is_qca953x() || soc_is_qca956x())
+		reg = AR934X_GPIO_REG_FUNC;
+#endif
+/* End:    Added by zhouke, for qsdk ar71xx patch.    2014-10-10. */
 	else
 		BUG();
 
@@ -187,10 +222,19 @@
 	unsigned int reg;
 	u32 t, s;
 
-	BUG_ON(!soc_is_ar934x());
+/* Begin: Added by zhouke, for qsdk ar71xx 624 and 625 patch. 2014-10-10. */
+#if 0
+    BUG_ON(!soc_is_ar934x());
 
 	if (gpio >= AR934X_GPIO_COUNT)
 		return;
+#else
+	BUG_ON(!soc_is_ar934x() && !soc_is_qca953x() && !soc_is_qca956x());
+
+	if (gpio >= ath79_gpio_count)
+		return;
+#endif
+/* End:    Added by zhouke, for qsdk ar71xx patch.    2014-10-10. */
 
 	reg = AR934X_GPIO_REG_OUT_FUNC0 + 4 * (gpio / 4);
 	s = 8 * (gpio % 4);
@@ -228,12 +272,24 @@
 		ath79_gpio_count = QCA953X_GPIO_COUNT;
 	else if (soc_is_qca955x())
 		ath79_gpio_count = QCA955X_GPIO_COUNT;
+/* Begin: Added by zhouke, for qsdk ar71xx 625 patch. 2014-10-10. */
+	else if (soc_is_qca956x())
+		ath79_gpio_count = QCA956X_GPIO_COUNT;
+/* End:    Added by zhouke, for qsdk ar71xx patch.    2014-10-10. */
 	else
 		BUG();
 
 	ath79_gpio_base = ioremap_nocache(AR71XX_GPIO_BASE, AR71XX_GPIO_SIZE);
 	ath79_gpio_chip.ngpio = ath79_gpio_count;
+
+/* Begin: Added by zhouke, for qsdk ar71xx 625 patch. 2014-10-10. */
+#if 0
 	if (soc_is_ar934x() || soc_is_qca953x() || soc_is_qca955x()) {
+#else
+	if (soc_is_ar934x() || soc_is_qca953x() || soc_is_qca955x() ||
+	    soc_is_qca956x()) {
+#endif
+/* End:    Added by zhouke, for qsdk ar71xx patch.    2014-10-10. */
 		ath79_gpio_chip.direction_input = ar934x_gpio_direction_input;
 		ath79_gpio_chip.direction_output = ar934x_gpio_direction_output;
 	}
diff -urN a//arch/mips/ath79/irq.c b//arch/mips/ath79/irq.c
--- a//arch/mips/ath79/irq.c	2014-10-29 19:18:10.000000000 +0800
+++ b//arch/mips/ath79/irq.c	2014-10-29 21:42:04.000000000 +0800
@@ -107,7 +107,14 @@
 		 soc_is_ar933x() ||
 		 soc_is_ar934x() ||
 		 soc_is_qca953x() ||
+/* Begin: Added by zhouke, for qsdk ar71xx 625 patch. 2014-10-10. */
+#if 0
 		 soc_is_qca955x())
+#else
+		 soc_is_qca955x() ||
+		 soc_is_qca956x())
+#endif
+/* End:    Added by zhouke, for qsdk ar71xx patch.    2014-10-10. */
 		ath79_misc_irq_chip.irq_ack = ar724x_misc_irq_ack;
 	else
 		BUG();
@@ -236,6 +243,96 @@
 	irq_set_chained_handler(ATH79_CPU_IRQ(3), qca955x_ip3_irq_dispatch);
 }
 
+/* Begin: Added by zhouke, for qsdk ar71xx 625 patch. 2014-10-10. */
+static void qca956x_ip2_irq_dispatch(unsigned int irq, struct irq_desc *desc)
+{
+	u32 status;
+
+	disable_irq_nosync(irq);
+
+	status = ath79_reset_rr(QCA956X_RESET_REG_EXT_INT_STATUS);
+	status &= QCA956X_EXT_INT_PCIE_RC1_ALL | QCA956X_EXT_INT_WMAC_ALL;
+
+	if (status == 0) {
+		spurious_interrupt();
+		goto enable;
+	}
+
+	if (status & QCA956X_EXT_INT_PCIE_RC1_ALL) {
+		/* TODO: flush DDR? */
+		generic_handle_irq(ATH79_IP2_IRQ(0));
+	}
+
+	if (status & QCA956X_EXT_INT_WMAC_ALL) {
+		/* TODO: flsuh DDR? */
+		generic_handle_irq(ATH79_IP2_IRQ(1));
+	}
+
+enable:
+	enable_irq(irq);
+}
+
+static void qca956x_ip3_irq_dispatch(unsigned int irq, struct irq_desc *desc)
+{
+	u32 status;
+
+	disable_irq_nosync(irq);
+
+	status = ath79_reset_rr(QCA956X_RESET_REG_EXT_INT_STATUS);
+	status &= QCA956X_EXT_INT_PCIE_RC2_ALL |
+		  QCA956X_EXT_INT_USB1;
+
+	if (status == 0) {
+		spurious_interrupt();
+		goto enable;
+	}
+
+	if (status & QCA956X_EXT_INT_USB1) {
+		/* TODO: flush DDR? */
+		generic_handle_irq(ATH79_IP3_IRQ(0));
+	}
+
+	if (status & QCA956X_EXT_INT_PCIE_RC2_ALL) {
+		/* TODO: flush DDR? */
+		generic_handle_irq(ATH79_IP3_IRQ(2));
+	}
+
+enable:
+	enable_irq(irq);
+}
+
+static void qca956x_enable_timer_cb(void) {
+	u32 misc;
+
+	misc = ath79_reset_rr(AR71XX_RESET_REG_MISC_INT_ENABLE);
+	misc |= MISC_INT_MIPS_SI_TIMERINT_MASK;
+	ath79_reset_wr(AR71XX_RESET_REG_MISC_INT_ENABLE, misc);
+}
+
+static void qca956x_irq_init(void)
+{
+	int i;
+
+	for (i = ATH79_IP2_IRQ_BASE;
+	     i < ATH79_IP2_IRQ_BASE + ATH79_IP2_IRQ_COUNT; i++)
+		irq_set_chip_and_handler(i, &dummy_irq_chip,
+					 handle_level_irq);
+
+	irq_set_chained_handler(ATH79_CPU_IRQ(2), qca956x_ip2_irq_dispatch);
+
+	for (i = ATH79_IP3_IRQ_BASE;
+	     i < ATH79_IP3_IRQ_BASE + ATH79_IP3_IRQ_COUNT; i++)
+		irq_set_chip_and_handler(i, &dummy_irq_chip,
+					 handle_level_irq);
+
+	irq_set_chained_handler(ATH79_CPU_IRQ(3), qca956x_ip3_irq_dispatch);
+
+	/* QCA956x timer init workaround has to be applied right before setting
+	 * up the clock. Else, there will be no jiffies */
+	late_time_init = &qca956x_enable_timer_cb;
+}
+/* End:    Added by zhouke, for qsdk ar71xx patch.    2014-10-10. */
+
 asmlinkage void plat_irq_dispatch(void)
 {
 	unsigned long pending;
@@ -359,6 +456,11 @@
 	} else if (soc_is_qca955x()) {
 		ath79_ip2_handler = ath79_default_ip2_handler;
 		ath79_ip3_handler = ath79_default_ip3_handler;
+/* Begin: Added by zhouke, for qsdk ar71xx 625 patch. 2014-10-10. */
+	} else if (soc_is_qca956x()) {
+		ath79_ip2_handler = ath79_default_ip2_handler;
+		ath79_ip3_handler = ath79_default_ip3_handler;
+/* End:    Added by zhouke, for qsdk ar71xx patch.    2014-10-10. */
 	} else {
 		BUG();
 	}
@@ -371,4 +473,9 @@
 		ar934x_ip2_irq_init();
 	else if (soc_is_qca955x())
 		qca955x_irq_init();
+/* Begin: Added by zhouke, for qsdk ar71xx 625 patch. 2014-10-10. */
+	else if (soc_is_qca956x()) {
+		qca956x_irq_init();
+    }
+/* End:    Added by zhouke, for qsdk ar71xx patch.    2014-10-10. */
 }
diff -urN a//arch/mips/ath79/pci.c b//arch/mips/ath79/pci.c
--- a//arch/mips/ath79/pci.c	2014-10-29 19:18:10.000000000 +0800
+++ b//arch/mips/ath79/pci.c	2014-10-29 21:42:17.000000000 +0800
@@ -68,6 +68,23 @@
 	},
 };
 
+/* Begin: Added by zhouke, for qsdk ar71xx 625 patch. 2014-10-10. */
+static const struct ath79_pci_irq qca956x_pci_irq_map[] __initconst = {
+        {
+                .bus    = 0,
+                .slot   = 0,
+                .pin    = 1,
+                .irq    = ATH79_PCI_IRQ(0),
+        },
+        {
+                .bus    = 1,
+                .slot   = 0,
+                .pin    = 1,
+                .irq    = ATH79_PCI_IRQ(1),
+        },
+};
+/* End:    Added by zhouke, for qsdk ar71xx patch.    2014-10-10. */
+
 int __init pcibios_map_irq(const struct pci_dev *dev, uint8_t slot, uint8_t pin)
 {
 	int irq = -1;
@@ -86,6 +103,11 @@
 		} else if (soc_is_qca955x()) {
 			ath79_pci_irq_map = qca955x_pci_irq_map;
 			ath79_pci_nr_irqs = ARRAY_SIZE(qca955x_pci_irq_map);
+/* Begin: Added by zhouke, for qsdk ar71xx 625 patch. 2014-10-10. */
+		} else if (soc_is_qca956x()) {
+			ath79_pci_irq_map = qca956x_pci_irq_map;
+			ath79_pci_nr_irqs = ARRAY_SIZE(qca956x_pci_irq_map);
+/* End:    Added by zhouke, for qsdk ar71xx patch.    2014-10-10. */
 		} else {
 			pr_crit("pci %s: invalid irq map\n",
 				pci_name((struct pci_dev *) dev));
@@ -303,6 +325,17 @@
 						 QCA955X_PCI_MEM_SIZE,
 						 1,
 						 ATH79_IP3_IRQ(2));
+/* Begin: Added by zhouke, for qsdk ar71xx 625 patch. 2014-10-10. */
+	} else if (soc_is_qca956x()) {
+		pdev = ath79_register_pci_ar724x(0,
+						 QCA956X_PCI_CFG_BASE1,
+						 QCA956X_PCI_CTRL_BASE1,
+						 QCA956X_PCI_CRP_BASE1,
+						 QCA956X_PCI_MEM_BASE1,
+						 QCA956X_PCI_MEM_SIZE,
+						 1,
+						 ATH79_IP3_IRQ(2));
+/* End:    Added by zhouke, for qsdk ar71xx patch.    2014-10-10. */
 	} else {
 		/* No PCI support */
 		return -ENODEV;
diff -urN a//arch/mips/ath79/setup.c b//arch/mips/ath79/setup.c
--- a//arch/mips/ath79/setup.c	2014-10-29 19:18:10.000000000 +0800
+++ b//arch/mips/ath79/setup.c	2014-10-29 21:42:26.000000000 +0800
@@ -169,13 +169,27 @@
 		rev = id & QCA955X_REV_ID_REVISION_MASK;
 		break;
 
+/* Begin: Added by zhouke, for qsdk ar71xx 625 patch. 2014-10-10. */
+	case REV_ID_MAJOR_QCA9563:
+		ath79_soc = ATH79_SOC_QCA9563;
+		chip = "9563";
+		rev = id & QCA956X_REV_ID_REVISION_MASK;
+		break;
+/* End:    Added by zhouke, for qsdk ar71xx patch.    2014-10-10. */
+
 	default:
 		panic("ath79: unknown SoC, id:0x%08x", id);
 	}
 
 	ath79_soc_rev = rev;
 
+/* Begin: Added by zhouke, for qsdk ar71xx 625 patch. 2014-10-10. */
+#if 0
 	if (soc_is_qca953x() || soc_is_qca955x())
+#else
+    if (soc_is_qca955x() || soc_is_qca953x() || soc_is_qca956x())
+#endif
+/* End:    Added by zhouke, for qsdk ar71xx patch.    2014-10-10. */
 		sprintf(ath79_sys_type, "Qualcomm Atheros QCA%s rev %u",
 			chip, rev);
 	else
diff -urN a//arch/mips/include/asm/mach-ath79/ar71xx_regs.h b//arch/mips/include/asm/mach-ath79/ar71xx_regs.h
--- a//arch/mips/include/asm/mach-ath79/ar71xx_regs.h	2014-10-29 19:18:10.000000000 +0800
+++ b//arch/mips/include/asm/mach-ath79/ar71xx_regs.h	2014-10-29 21:42:55.000000000 +0800
@@ -132,6 +132,25 @@
 #define QCA955X_NFC_BASE	0x1b800200
 #define QCA955X_NFC_SIZE	0xb8
 
+/* Begin: Added by zhouke, for qsdk ar71xx 625 patch. 2014-10-10. */
+#define QCA956X_PCI_MEM_BASE1	0x12000000
+#define QCA956X_PCI_MEM_SIZE	0x02000000
+#define QCA956X_PCI_CFG_BASE1	0x16000000
+#define QCA956X_PCI_CFG_SIZE	0x1000
+#define QCA956X_PCI_CRP_BASE1	(AR71XX_APB_BASE + 0x00250000)
+#define QCA956X_PCI_CRP_SIZE	0x1000
+#define QCA956X_PCI_CTRL_BASE1	(AR71XX_APB_BASE + 0x00280000)
+#define QCA956X_PCI_CTRL_SIZE	0x100
+
+#define QCA956X_WMAC_BASE	(AR71XX_APB_BASE + 0x00100000)
+#define QCA956X_WMAC_SIZE	0x20000
+#define QCA956X_EHCI0_BASE	0x1b000000
+#define QCA956X_EHCI1_BASE	0x1b400000
+#define QCA956X_EHCI_SIZE	0x200
+#define QCA956X_GMAC_BASE	(AR71XX_APB_BASE + 0x00070000)
+#define QCA956X_GMAC_SIZE	0x64
+/* End:    Added by zhouke, for qsdk ar71xx patch.    2014-10-10. */
+
 #define AR9300_OTP_BASE		0x14000
 #define AR9300_OTP_STATUS	0x15f18
 #define AR9300_OTP_STATUS_TYPE		0x7
@@ -357,6 +376,51 @@
 #define QCA955X_PLL_CLK_CTRL_DDRCLK_FROM_DDRPLL		BIT(21)
 #define QCA955X_PLL_CLK_CTRL_AHBCLK_FROM_DDRPLL		BIT(24)
 
+/* Begin: Added by zhouke, for qsdk ar71xx 625 patch. 2014-10-10. */
+#define QCA956X_PLL_CPU_CONFIG_REG		0x00
+#define QCA956X_PLL_CPU_CONFIG1_REG		0x04
+#define QCA956X_PLL_DDR_CONFIG_REG		0x08
+#define QCA956X_PLL_DDR_CONFIG1_REG		0x0c
+#define QCA956X_PLL_CLK_CTRL_REG		0x10
+
+#define QCA956X_PLL_CPU_CONFIG_REFDIV_SHIFT	12
+#define QCA956X_PLL_CPU_CONFIG_REFDIV_MASK	0x1f
+#define QCA956X_PLL_CPU_CONFIG_OUTDIV_SHIFT	19
+#define QCA956X_PLL_CPU_CONFIG_OUTDIV_MASK	0x7
+
+#define QCA956X_PLL_CPU_CONFIG1_NFRAC_L_SHIFT	0
+#define QCA956X_PLL_CPU_CONFIG1_NFRAC_L_MASK	0x1f
+#define QCA956X_PLL_CPU_CONFIG1_NFRAC_H_SHIFT	5
+#define QCA956X_PLL_CPU_CONFIG1_NFRAC_H_MASK	0x3fff
+#define QCA956X_PLL_CPU_CONFIG1_NINT_SHIFT	18
+#define QCA956X_PLL_CPU_CONFIG1_NINT_MASK	0x1ff
+
+#define QCA956X_PLL_DDR_CONFIG_REFDIV_SHIFT	16
+#define QCA956X_PLL_DDR_CONFIG_REFDIV_MASK	0x1f
+#define QCA956X_PLL_DDR_CONFIG_OUTDIV_SHIFT	23
+#define QCA956X_PLL_DDR_CONFIG_OUTDIV_MASK	0x7
+
+#define QCA956X_PLL_DDR_CONFIG1_NFRAC_L_SHIFT	0
+#define QCA956X_PLL_DDR_CONFIG1_NFRAC_L_MASK	0x1f
+#define QCA956X_PLL_DDR_CONFIG1_NFRAC_H_SHIFT	5
+#define QCA956X_PLL_DDR_CONFIG1_NFRAC_H_MASK	0x3fff
+#define QCA956X_PLL_DDR_CONFIG1_NINT_SHIFT	18
+#define QCA956X_PLL_DDR_CONFIG1_NINT_MASK	0x1ff
+
+#define QCA956X_PLL_CLK_CTRL_CPU_PLL_BYPASS		BIT(2)
+#define QCA956X_PLL_CLK_CTRL_DDR_PLL_BYPASS		BIT(3)
+#define QCA956X_PLL_CLK_CTRL_AHB_PLL_BYPASS		BIT(4)
+#define QCA956X_PLL_CLK_CTRL_CPU_POST_DIV_SHIFT		5
+#define QCA956X_PLL_CLK_CTRL_CPU_POST_DIV_MASK		0x1f
+#define QCA956X_PLL_CLK_CTRL_DDR_POST_DIV_SHIFT		10
+#define QCA956X_PLL_CLK_CTRL_DDR_POST_DIV_MASK		0x1f
+#define QCA956X_PLL_CLK_CTRL_AHB_POST_DIV_SHIFT		15
+#define QCA956X_PLL_CLK_CTRL_AHB_POST_DIV_MASK		0x1f
+#define QCA956X_PLL_CLK_CTRL_CPU_DDRCLK_FROM_DDRPLL	BIT(20)
+#define QCA956X_PLL_CLK_CTRL_CPU_DDRCLK_FROM_CPUPLL	BIT(21)
+#define QCA956X_PLL_CLK_CTRL_AHBCLK_FROM_DDRPLL		BIT(24)
+/* End:    Added by zhouke, for qsdk ar71xx patch.    2014-10-10. */
+
 /*
  * USB_CONFIG block
  */
@@ -404,6 +468,13 @@
 #define QCA955X_RESET_REG_BOOTSTRAP		0xb0
 #define QCA955X_RESET_REG_EXT_INT_STATUS	0xac
 
+/* Begin: Added by zhouke, for qsdk ar71xx 625 patch. 2014-10-10. */
+#define QCA956X_RESET_REG_BOOTSTRAP		0xb0
+#define QCA956X_RESET_REG_EXT_INT_STATUS	0xac
+
+#define MISC_INT_MIPS_SI_TIMERINT_MASK	BIT(28)
+/* End:    Added by zhouke, for qsdk ar71xx patch.    2014-10-10. */
+
 #define MISC_INT_ETHSW			BIT(12)
 #define MISC_INT_TIMER4			BIT(10)
 #define MISC_INT_TIMER3			BIT(9)
@@ -552,6 +623,10 @@
 
 #define QCA955X_BOOTSTRAP_REF_CLK_40	BIT(4)
 
+/* Begin: Added by zhouke, for qsdk ar71xx 625 patch. 2014-10-10. */
+#define QCA956X_BOOTSTRAP_REF_CLK_40	BIT(2)
+/* End:    Added by zhouke, for qsdk ar71xx patch.    2014-10-10. */
+
 #define AR934X_PCIE_WMAC_INT_WMAC_MISC		BIT(0)
 #define AR934X_PCIE_WMAC_INT_WMAC_TX		BIT(1)
 #define AR934X_PCIE_WMAC_INT_WMAC_RXLP		BIT(2)
@@ -601,6 +676,38 @@
 	 QCA955X_EXT_INT_PCIE_RC2_INT1 | QCA955X_EXT_INT_PCIE_RC2_INT2 | \
 	 QCA955X_EXT_INT_PCIE_RC2_INT3)
 
+/* Begin: Added by zhouke, for qsdk ar71xx 625 patch. 2014-10-10. */
+#define QCA956X_EXT_INT_WMAC_MISC		BIT(0)
+#define QCA956X_EXT_INT_WMAC_TX			BIT(1)
+#define QCA956X_EXT_INT_WMAC_RXLP		BIT(2)
+#define QCA956X_EXT_INT_WMAC_RXHP		BIT(3)
+#define QCA956X_EXT_INT_PCIE_RC1		BIT(4)
+#define QCA956X_EXT_INT_PCIE_RC1_INT0		BIT(5)
+#define QCA956X_EXT_INT_PCIE_RC1_INT1		BIT(6)
+#define QCA956X_EXT_INT_PCIE_RC1_INT2		BIT(7)
+#define QCA956X_EXT_INT_PCIE_RC1_INT3		BIT(8)
+#define QCA956X_EXT_INT_PCIE_RC2		BIT(12)
+#define QCA956X_EXT_INT_PCIE_RC2_INT0		BIT(13)
+#define QCA956X_EXT_INT_PCIE_RC2_INT1		BIT(14)
+#define QCA956X_EXT_INT_PCIE_RC2_INT2		BIT(15)
+#define QCA956X_EXT_INT_PCIE_RC2_INT3		BIT(16)
+#define QCA956X_EXT_INT_USB1			BIT(24)
+
+#define QCA956X_EXT_INT_WMAC_ALL \
+	(QCA956X_EXT_INT_WMAC_MISC | QCA956X_EXT_INT_WMAC_TX | \
+	 QCA956X_EXT_INT_WMAC_RXLP | QCA956X_EXT_INT_WMAC_RXHP)
+
+#define QCA956X_EXT_INT_PCIE_RC1_ALL \
+	(QCA956X_EXT_INT_PCIE_RC1 | QCA956X_EXT_INT_PCIE_RC1_INT0 | \
+	 QCA956X_EXT_INT_PCIE_RC1_INT1 | QCA956X_EXT_INT_PCIE_RC1_INT2 | \
+	 QCA956X_EXT_INT_PCIE_RC1_INT3)
+
+#define QCA956X_EXT_INT_PCIE_RC2_ALL \
+	(QCA956X_EXT_INT_PCIE_RC2 | QCA956X_EXT_INT_PCIE_RC2_INT0 | \
+	 QCA956X_EXT_INT_PCIE_RC2_INT1 | QCA956X_EXT_INT_PCIE_RC2_INT2 | \
+	 QCA956X_EXT_INT_PCIE_RC2_INT3)
+/* End:    Added by zhouke, for qsdk ar71xx patch.    2014-10-10. */
+
 #define REV_ID_MAJOR_MASK		0xfff0
 #define REV_ID_MAJOR_AR71XX		0x00a0
 #define REV_ID_MAJOR_AR913X		0x00b0
@@ -616,6 +723,10 @@
 #define REV_ID_MAJOR_QCA9556		0x0130
 #define REV_ID_MAJOR_QCA9558		0x1130
 
+/* Begin: Added by zhouke, for qsdk ar71xx 625 patch. 2014-10-10. */
+#define REV_ID_MAJOR_QCA9563		0x1150
+/* End:    Added by zhouke, for qsdk ar71xx patch.    2014-10-10. */
+
 #define AR71XX_REV_ID_MINOR_MASK	0x3
 #define AR71XX_REV_ID_MINOR_AR7130	0x0
 #define AR71XX_REV_ID_MINOR_AR7141	0x1
@@ -639,6 +750,10 @@
 
 #define QCA955X_REV_ID_REVISION_MASK	0xf
 
+/* Begin: Added by zhouke, for qsdk ar71xx 625 patch. 2014-10-10. */
+#define QCA956X_REV_ID_REVISION_MASK	0xf
+/* End:    Added by zhouke, for qsdk ar71xx patch.    2014-10-10. */
+
 /*
  * SPI block
  */
@@ -684,6 +799,21 @@
 #define AR934X_GPIO_REG_OUT_FUNC5	0x40
 #define AR934X_GPIO_REG_FUNC		0x6c
 
+/* Begin: Added by zhouke, for qsdk ar71xx 625 patch. 2014-10-10. */
+#define QCA9563_GPIO_REG_OUT_FUNC0	0x2c
+#define QCA9563_GPIO_REG_OUT_FUNC1	0x30
+#define QCA9563_GPIO_REG_OUT_FUNC2	0x34
+#define QCA9563_GPIO_REG_OUT_FUNC3	0x38
+#define QCA9563_GPIO_REG_OUT_FUNC4	0x3c
+#define QCA9563_GPIO_REG_OUT_FUNC5	0x40
+#define QCA9563_GPIO_REG_IN_ENABLE0	0x44
+#define QCA9563_GPIO_REG_IN_ENABLE3	0x50
+#define QCA9563_GPIO_REG_FUNC		0x6c
+
+#define QCA9563_GPIO_OUT_MUX_GE0_MDO	32
+#define QCA9563_GPIO_OUT_MUX_GE0_MDC	33
+/* End:    Added by zhouke, for qsdk ar71xx patch.    2014-10-10. */
+
 #define AR71XX_GPIO_COUNT		16
 #define AR7240_GPIO_COUNT		18
 #define AR7241_GPIO_COUNT		20
@@ -693,6 +823,10 @@
 #define QCA953X_GPIO_COUNT		24
 #define QCA955X_GPIO_COUNT		24
 
+/* Begin: Added by zhouke, for qsdk ar71xx 625 patch. 2014-10-10. */
+#define QCA956X_GPIO_COUNT		23
+/* End:    Added by zhouke, for qsdk ar71xx patch.    2014-10-10. */
+
 /*
  * SRIF block
  */
diff -urN a//arch/mips/include/asm/mach-ath79/ath79.h b//arch/mips/include/asm/mach-ath79/ath79.h
--- a//arch/mips/include/asm/mach-ath79/ath79.h	2014-10-29 19:18:10.000000000 +0800
+++ b//arch/mips/include/asm/mach-ath79/ath79.h	2014-10-29 21:43:07.000000000 +0800
@@ -35,6 +35,9 @@
 	ATH79_SOC_QCA9533,
 	ATH79_SOC_QCA9556,
 	ATH79_SOC_QCA9558,
+/* Begin: Added by zhouke, for qsdk ar71xx 625 patch. 2014-10-10. */
+	ATH79_SOC_QCA9563,
+/* End:    Added by zhouke, for qsdk ar71xx patch.    2014-10-10. */
 };
 
 extern enum ath79_soc_type ath79_soc;
@@ -126,6 +129,18 @@
 	return soc_is_qca9556() || soc_is_qca9558();
 }
 
+/* Begin: Added by zhouke, for qsdk ar71xx 625 patch. 2014-10-10. */
+static inline int soc_is_qca9563(void)
+{
+	return ath79_soc == ATH79_SOC_QCA9563;
+}
+
+static inline int soc_is_qca956x(void)
+{
+	return soc_is_qca9563();
+}
+/* End:    Added by zhouke, for qsdk ar71xx patch.    2014-10-10. */
+
 extern void __iomem *ath79_ddr_base;
 extern void __iomem *ath79_gpio_base;
 extern void __iomem *ath79_pll_base;
