highbank_lluart_map_io	,	F_5
"timer0"	,	L_4
hignbank_set_pwr_shutdown	,	F_28
__iomem	,	T_2
l2x0_of_init	,	F_18
sregs_base	,	V_11
scu_base_addr	,	V_12
"arm,sp804"	,	L_2
cpu_logical_map	,	F_8
of_irq_init	,	F_17
HB_JUMP_TABLE_PHYS	,	F_15
"timer1"	,	L_3
cpu	,	V_4
jump_addr	,	V_5
highbank_scu_map_io	,	F_1
highbank_set_cpu_jump	,	F_6
highbank_map_io	,	F_4
CONFIG_SMP	,	F_7
highbank_init	,	F_31
of_default_bus_match_table	,	V_15
pfn	,	V_3
irq_of_parse_and_map	,	F_23
BSYM	,	F_10
__cpuc_flush_dcache_area	,	F_13
np	,	V_9
HB_JUMP_TABLE_VIRT	,	F_12
outer_clean_range	,	F_14
scu_io_desc	,	V_2
"calxeda,hb-sregs"	,	L_1
of_platform_populate	,	F_32
sp804_clockevents_init	,	F_26
device_node	,	V_8
pm_power_off	,	V_14
iotable_init	,	F_3
highbank_clocks_init	,	F_24
highbank_timer_init	,	F_19
scu_power_mode	,	F_29
of_find_compatible_node	,	F_20
cpu_do_idle	,	F_30
sp804_clocksource_init	,	F_25
writel	,	F_9
irq	,	V_7
WARN_ON	,	F_22
highbank_init_irq	,	F_16
virt_to_phys	,	F_11
irq_match	,	V_6
SCU_PM_POWEROFF	,	V_13
timer_base	,	V_10
highbank_power_off	,	F_27
__init	,	T_1
of_iomap	,	F_21
__phys_to_pfn	,	F_2
base	,	V_1
