<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\WORK\FPGA\Learning\SPI_Learning\impl\gwsynthesis\SPI_Learning.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>D:\WORK\FPGA\Learning\SPI_Learning\src\Spi_test.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1N-UV9EQ144C6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1N-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sat Sep 14 16:45:13 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.71V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 3.6V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>495</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>223</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk50m</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>clk50m_ibuf/I </td>
</tr>
<tr>
<td>u_rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>50.000</td>
<td>20.000
<td>0.000</td>
<td>25.000</td>
<td>clk50m_ibuf/I</td>
<td>clk50m</td>
<td>u_rPLL/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>u_rPLL/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>50.000</td>
<td>20.000
<td>0.000</td>
<td>25.000</td>
<td>clk50m_ibuf/I</td>
<td>clk50m</td>
<td>u_rPLL/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>100.000</td>
<td>10.000
<td>0.000</td>
<td>50.000</td>
<td>clk50m_ibuf/I</td>
<td>clk50m</td>
<td>u_rPLL/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>u_rPLL/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>150.000</td>
<td>6.667
<td>0.000</td>
<td>75.000</td>
<td>clk50m_ibuf/I</td>
<td>clk50m</td>
<td>u_rPLL/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>10.000(MHz)</td>
<td>85.093(MHz)</td>
<td>8</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clk50m!</h4>
<h4>No timing paths to get frequency of u_rPLL/rpll_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_rPLL/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_rPLL/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk50m</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk50m</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_rPLL/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_rPLL/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_rPLL/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_rPLL/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>88.248</td>
<td>u_ledDriver/spi/bit_cnt_0_s2/Q</td>
<td>u_ledDriver/spi/mosi_s1/D</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>100.000</td>
<td>0.000</td>
<td>11.352</td>
</tr>
<tr>
<td>2</td>
<td>88.248</td>
<td>u_ledDriver/spi/bit_cnt_0_s2/Q</td>
<td>u_ledDriver/spi/check_bit_s0/D</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>100.000</td>
<td>0.000</td>
<td>11.352</td>
</tr>
<tr>
<td>3</td>
<td>88.931</td>
<td>u_ledDriver/delay_counter_9_s3/Q</td>
<td>u_ledDriver/delay_counter_10_s3/D</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>100.000</td>
<td>0.000</td>
<td>10.669</td>
</tr>
<tr>
<td>4</td>
<td>88.998</td>
<td>u_ledDriver/delay_counter_9_s3/Q</td>
<td>u_ledDriver/delay_counter_12_s3/D</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>100.000</td>
<td>0.000</td>
<td>10.602</td>
</tr>
<tr>
<td>5</td>
<td>89.298</td>
<td>u_ledDriver/delay_counter_9_s3/Q</td>
<td>u_ledDriver/delay_counter_1_s3/D</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>100.000</td>
<td>0.000</td>
<td>10.302</td>
</tr>
<tr>
<td>6</td>
<td>89.303</td>
<td>u_ledDriver/delay_counter_9_s3/Q</td>
<td>u_ledDriver/delay_counter_11_s1/CE</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>100.000</td>
<td>0.000</td>
<td>10.654</td>
</tr>
<tr>
<td>7</td>
<td>89.612</td>
<td>u_ledDriver/delay_counter_9_s3/Q</td>
<td>u_ledDriver/delay_counter_3_s1/D</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>100.000</td>
<td>0.000</td>
<td>9.988</td>
</tr>
<tr>
<td>8</td>
<td>89.658</td>
<td>u_ledDriver/delay_counter_9_s3/Q</td>
<td>u_ledDriver/delay_counter_7_s3/D</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>100.000</td>
<td>0.000</td>
<td>9.942</td>
</tr>
<tr>
<td>9</td>
<td>89.658</td>
<td>u_ledDriver/delay_counter_9_s3/Q</td>
<td>u_ledDriver/delay_counter_14_s3/D</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>100.000</td>
<td>0.000</td>
<td>9.942</td>
</tr>
<tr>
<td>10</td>
<td>89.715</td>
<td>u_ledDriver/delay_counter_9_s3/Q</td>
<td>u_ledDriver/delay_counter_6_s1/CE</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>100.000</td>
<td>0.000</td>
<td>10.241</td>
</tr>
<tr>
<td>11</td>
<td>89.720</td>
<td>u_ledDriver/delay_counter_9_s3/Q</td>
<td>u_ledDriver/delay_counter_3_s1/CE</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>100.000</td>
<td>0.000</td>
<td>10.237</td>
</tr>
<tr>
<td>12</td>
<td>89.741</td>
<td>u_ledDriver/delay_counter_9_s3/Q</td>
<td>u_ledDriver/delay_counter_13_s1/CE</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>100.000</td>
<td>0.000</td>
<td>10.215</td>
</tr>
<tr>
<td>13</td>
<td>89.741</td>
<td>u_ledDriver/delay_counter_9_s3/Q</td>
<td>u_ledDriver/delay_counter_15_s1/CE</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>100.000</td>
<td>0.000</td>
<td>10.215</td>
</tr>
<tr>
<td>14</td>
<td>89.758</td>
<td>u_ledDriver/delay_counter_9_s3/Q</td>
<td>u_ledDriver/delay_counter_11_s1/D</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>100.000</td>
<td>0.000</td>
<td>9.842</td>
</tr>
<tr>
<td>15</td>
<td>89.880</td>
<td>u_ledDriver/delay_counter_9_s3/Q</td>
<td>u_ledDriver/delay_counter_9_s3/D</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>100.000</td>
<td>0.000</td>
<td>9.720</td>
</tr>
<tr>
<td>16</td>
<td>90.035</td>
<td>u_ledDriver/delay_counter_9_s3/Q</td>
<td>u_ledDriver/state_0_s1/CE</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>100.000</td>
<td>0.000</td>
<td>9.921</td>
</tr>
<tr>
<td>17</td>
<td>90.035</td>
<td>u_ledDriver/delay_counter_9_s3/Q</td>
<td>u_ledDriver/state_1_s1/CE</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>100.000</td>
<td>0.000</td>
<td>9.921</td>
</tr>
<tr>
<td>18</td>
<td>90.058</td>
<td>u_ledDriver/delay_counter_9_s3/Q</td>
<td>u_ledDriver/delay_counter_2_s1/D</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>100.000</td>
<td>0.000</td>
<td>9.542</td>
</tr>
<tr>
<td>19</td>
<td>90.083</td>
<td>u_ledDriver/delay_counter_9_s3/Q</td>
<td>u_ledDriver/delay_counter_2_s1/CE</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>100.000</td>
<td>0.000</td>
<td>9.874</td>
</tr>
<tr>
<td>20</td>
<td>90.083</td>
<td>u_ledDriver/delay_counter_9_s3/Q</td>
<td>u_ledDriver/delay_counter_8_s1/CE</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>100.000</td>
<td>0.000</td>
<td>9.874</td>
</tr>
<tr>
<td>21</td>
<td>90.113</td>
<td>u_ledDriver/delay_counter_9_s3/Q</td>
<td>u_ledDriver/delay_counter_0_s3/D</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>100.000</td>
<td>0.000</td>
<td>9.487</td>
</tr>
<tr>
<td>22</td>
<td>90.121</td>
<td>u_ledDriver/delay_counter_9_s3/Q</td>
<td>u_ledDriver/delay_counter_5_s1/CE</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>100.000</td>
<td>0.000</td>
<td>9.836</td>
</tr>
<tr>
<td>23</td>
<td>90.135</td>
<td>u_ledDriver/delay_counter_9_s3/Q</td>
<td>u_ledDriver/delay_counter_4_s3/D</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>100.000</td>
<td>0.000</td>
<td>9.465</td>
</tr>
<tr>
<td>24</td>
<td>90.220</td>
<td>u_ledDriver/delay_counter_9_s3/Q</td>
<td>u_ledDriver/delay_counter_6_s1/D</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>100.000</td>
<td>0.000</td>
<td>9.380</td>
</tr>
<tr>
<td>25</td>
<td>90.363</td>
<td>u_ledDriver/delay_counter_9_s3/Q</td>
<td>u_ledDriver/delay_counter_13_s1/D</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>100.000</td>
<td>0.000</td>
<td>9.237</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.708</td>
<td>u_ledDriver/rst_executed_s11/Q</td>
<td>u_ledDriver/rst_executed_s11/D</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>2</td>
<td>0.708</td>
<td>u_ledDriver/block_counter_4_s1/Q</td>
<td>u_ledDriver/block_counter_4_s1/D</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>3</td>
<td>0.708</td>
<td>u_ledDriver/delay_counter_13_s1/Q</td>
<td>u_ledDriver/delay_counter_13_s1/D</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>4</td>
<td>0.708</td>
<td>u_ledDriver/delay_counter_15_s1/Q</td>
<td>u_ledDriver/delay_counter_15_s1/D</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>5</td>
<td>0.708</td>
<td>u_ledDriver/data_buffer_53_s1/Q</td>
<td>u_ledDriver/data_buffer_53_s1/D</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>6</td>
<td>0.708</td>
<td>u_ledDriver/data_buffer_43_s1/Q</td>
<td>u_ledDriver/data_buffer_43_s1/D</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>7</td>
<td>0.708</td>
<td>u_ledDriver/data_buffer_19_s1/Q</td>
<td>u_ledDriver/data_buffer_19_s1/D</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>8</td>
<td>0.708</td>
<td>u_ledDriver/data_buffer_13_s1/Q</td>
<td>u_ledDriver/data_buffer_13_s1/D</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>9</td>
<td>0.708</td>
<td>count_256_0_s2/Q</td>
<td>count_256_0_s2/D</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>10</td>
<td>0.709</td>
<td>u_ledDriver/spi/high_cnt_4_s1/Q</td>
<td>u_ledDriver/spi/high_cnt_4_s1/D</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>11</td>
<td>0.709</td>
<td>u_ledDriver/spi/data_bit_cnt_1_s1/Q</td>
<td>u_ledDriver/spi/data_bit_cnt_1_s1/D</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>12</td>
<td>0.709</td>
<td>u_ledDriver/spi/data_bit_cnt_6_s1/Q</td>
<td>u_ledDriver/spi/data_bit_cnt_6_s1/D</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>13</td>
<td>0.709</td>
<td>u_ledDriver/spi/first_bit_s1/Q</td>
<td>u_ledDriver/spi/first_bit_s1/D</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>14</td>
<td>0.709</td>
<td>u_ledDriver/delay_counter_0_s3/Q</td>
<td>u_ledDriver/delay_counter_0_s3/D</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>15</td>
<td>0.709</td>
<td>u_ledDriver/delay_counter_14_s3/Q</td>
<td>u_ledDriver/delay_counter_14_s3/D</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>16</td>
<td>0.709</td>
<td>u_ledDriver/block_counter_0_s1/Q</td>
<td>u_ledDriver/block_counter_0_s1/D</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>17</td>
<td>0.709</td>
<td>u_ledDriver/block_counter_7_s1/Q</td>
<td>u_ledDriver/block_counter_7_s1/D</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>18</td>
<td>0.709</td>
<td>u_ledDriver/data_buffer_39_s1/Q</td>
<td>u_ledDriver/data_buffer_39_s1/D</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>19</td>
<td>0.709</td>
<td>u_ledDriver/data_buffer_11_s1/Q</td>
<td>u_ledDriver/data_buffer_11_s1/D</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>20</td>
<td>0.710</td>
<td>u_ledDriver/spi/high_cnt_3_s1/Q</td>
<td>u_ledDriver/spi/high_cnt_3_s1/D</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>21</td>
<td>0.710</td>
<td>u_ledDriver/spi/sclk_s0/Q</td>
<td>u_ledDriver/spi/sclk_s0/D</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>22</td>
<td>0.710</td>
<td>u_ledDriver/delay_counter_4_s3/Q</td>
<td>u_ledDriver/delay_counter_4_s3/D</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>23</td>
<td>0.710</td>
<td>u_ledDriver/delay_counter_9_s3/Q</td>
<td>u_ledDriver/delay_counter_9_s3/D</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>24</td>
<td>0.710</td>
<td>u_ledDriver/delay_counter_10_s3/Q</td>
<td>u_ledDriver/delay_counter_10_s3/D</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>25</td>
<td>0.710</td>
<td>u_ledDriver/data_buffer_17_s1/Q</td>
<td>u_ledDriver/data_buffer_17_s1/D</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>48.672</td>
<td>49.922</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>count_256_12_s0</td>
</tr>
<tr>
<td>2</td>
<td>48.672</td>
<td>49.922</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>count_256_10_s0</td>
</tr>
<tr>
<td>3</td>
<td>48.672</td>
<td>49.922</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>count_256_6_s0</td>
</tr>
<tr>
<td>4</td>
<td>48.672</td>
<td>49.922</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>u_ledDriver/prev_done_s0</td>
</tr>
<tr>
<td>5</td>
<td>48.672</td>
<td>49.922</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>u_ledDriver/data_buffer_400_399_s0</td>
</tr>
<tr>
<td>6</td>
<td>48.672</td>
<td>49.922</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>u_ledDriver/delay_counter_2_s1</td>
</tr>
<tr>
<td>7</td>
<td>48.672</td>
<td>49.922</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>u_ledDriver/delay_counter_3_s1</td>
</tr>
<tr>
<td>8</td>
<td>48.672</td>
<td>49.922</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>u_ledDriver/data_s0</td>
</tr>
<tr>
<td>9</td>
<td>48.672</td>
<td>49.922</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>u_ledDriver/delay_counter_5_s1</td>
</tr>
<tr>
<td>10</td>
<td>48.672</td>
<td>49.922</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>u_ledDriver/delay_counter_6_s1</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>88.248</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.105</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>101.353</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ledDriver/spi/bit_cnt_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ledDriver/spi/mosi_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>113</td>
<td>PLL_L</td>
<td>u_rPLL/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.753</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C13[2][B]</td>
<td>u_ledDriver/spi/bit_cnt_0_s2/CLK</td>
</tr>
<tr>
<td>2.211</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>31</td>
<td>R14C13[2][B]</td>
<td style=" font-weight:bold;">u_ledDriver/spi/bit_cnt_0_s2/Q</td>
</tr>
<tr>
<td>3.718</td>
<td>1.507</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C16[3][A]</td>
<td>u_ledDriver/spi/n73_s132/I2</td>
</tr>
<tr>
<td>4.744</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C16[3][A]</td>
<td style=" background: #97FFFF;">u_ledDriver/spi/n73_s132/F</td>
</tr>
<tr>
<td>4.744</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C16[3][A]</td>
<td>u_ledDriver/spi/n73_s120/I0</td>
</tr>
<tr>
<td>4.894</td>
<td>0.150</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C16[3][A]</td>
<td style=" background: #97FFFF;">u_ledDriver/spi/n73_s120/O</td>
</tr>
<tr>
<td>4.894</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C16[2][B]</td>
<td>u_ledDriver/spi/n73_s116/I0</td>
</tr>
<tr>
<td>5.071</td>
<td>0.177</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C16[2][B]</td>
<td style=" background: #97FFFF;">u_ledDriver/spi/n73_s116/O</td>
</tr>
<tr>
<td>5.071</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C16[1][B]</td>
<td>u_ledDriver/spi/n73_s115/I0</td>
</tr>
<tr>
<td>5.248</td>
<td>0.177</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C16[1][B]</td>
<td style=" background: #97FFFF;">u_ledDriver/spi/n73_s115/O</td>
</tr>
<tr>
<td>6.041</td>
<td>0.793</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[3][B]</td>
<td>u_ledDriver/spi/n379_s30/I2</td>
</tr>
<tr>
<td>6.667</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C15[3][B]</td>
<td style=" background: #97FFFF;">u_ledDriver/spi/n379_s30/F</td>
</tr>
<tr>
<td>6.673</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[0][A]</td>
<td>u_ledDriver/spi/n379_s32/I2</td>
</tr>
<tr>
<td>7.699</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C15[0][A]</td>
<td style=" background: #97FFFF;">u_ledDriver/spi/n379_s32/F</td>
</tr>
<tr>
<td>8.118</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[1][B]</td>
<td>u_ledDriver/spi/n379_s5/I2</td>
</tr>
<tr>
<td>8.744</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C15[1][B]</td>
<td style=" background: #97FFFF;">u_ledDriver/spi/n379_s5/F</td>
</tr>
<tr>
<td>10.363</td>
<td>1.620</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[3][A]</td>
<td>u_ledDriver/spi/n379_s1/I3</td>
</tr>
<tr>
<td>11.185</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C15[3][A]</td>
<td style=" background: #97FFFF;">u_ledDriver/spi/n379_s1/F</td>
</tr>
<tr>
<td>12.479</td>
<td>1.293</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C12[0][A]</td>
<td>u_ledDriver/spi/mosi_s4/I2</td>
</tr>
<tr>
<td>13.105</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C12[0][A]</td>
<td style=" background: #97FFFF;">u_ledDriver/spi/mosi_s4/F</td>
</tr>
<tr>
<td>13.105</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C12[0][A]</td>
<td style=" font-weight:bold;">u_ledDriver/spi/mosi_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>101.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>113</td>
<td>PLL_L</td>
<td>u_rPLL/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>101.753</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C12[0][A]</td>
<td>u_ledDriver/spi/mosi_s1/CLK</td>
</tr>
<tr>
<td>101.353</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C12[0][A]</td>
<td>u_ledDriver/spi/mosi_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>100.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.256, 46.301%; route: 5.638, 49.662%; tC2Q: 0.458, 4.038%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>88.248</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.105</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>101.353</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ledDriver/spi/bit_cnt_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ledDriver/spi/check_bit_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>113</td>
<td>PLL_L</td>
<td>u_rPLL/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.753</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C13[2][B]</td>
<td>u_ledDriver/spi/bit_cnt_0_s2/CLK</td>
</tr>
<tr>
<td>2.211</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>31</td>
<td>R14C13[2][B]</td>
<td style=" font-weight:bold;">u_ledDriver/spi/bit_cnt_0_s2/Q</td>
</tr>
<tr>
<td>3.718</td>
<td>1.507</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C16[3][A]</td>
<td>u_ledDriver/spi/n73_s132/I2</td>
</tr>
<tr>
<td>4.744</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C16[3][A]</td>
<td style=" background: #97FFFF;">u_ledDriver/spi/n73_s132/F</td>
</tr>
<tr>
<td>4.744</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C16[3][A]</td>
<td>u_ledDriver/spi/n73_s120/I0</td>
</tr>
<tr>
<td>4.894</td>
<td>0.150</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C16[3][A]</td>
<td style=" background: #97FFFF;">u_ledDriver/spi/n73_s120/O</td>
</tr>
<tr>
<td>4.894</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C16[2][B]</td>
<td>u_ledDriver/spi/n73_s116/I0</td>
</tr>
<tr>
<td>5.071</td>
<td>0.177</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C16[2][B]</td>
<td style=" background: #97FFFF;">u_ledDriver/spi/n73_s116/O</td>
</tr>
<tr>
<td>5.071</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C16[1][B]</td>
<td>u_ledDriver/spi/n73_s115/I0</td>
</tr>
<tr>
<td>5.248</td>
<td>0.177</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C16[1][B]</td>
<td style=" background: #97FFFF;">u_ledDriver/spi/n73_s115/O</td>
</tr>
<tr>
<td>6.041</td>
<td>0.793</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[3][B]</td>
<td>u_ledDriver/spi/n379_s30/I2</td>
</tr>
<tr>
<td>6.667</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C15[3][B]</td>
<td style=" background: #97FFFF;">u_ledDriver/spi/n379_s30/F</td>
</tr>
<tr>
<td>6.673</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[0][A]</td>
<td>u_ledDriver/spi/n379_s32/I2</td>
</tr>
<tr>
<td>7.699</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C15[0][A]</td>
<td style=" background: #97FFFF;">u_ledDriver/spi/n379_s32/F</td>
</tr>
<tr>
<td>8.118</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[1][B]</td>
<td>u_ledDriver/spi/n379_s5/I2</td>
</tr>
<tr>
<td>8.744</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C15[1][B]</td>
<td style=" background: #97FFFF;">u_ledDriver/spi/n379_s5/F</td>
</tr>
<tr>
<td>10.363</td>
<td>1.620</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[3][A]</td>
<td>u_ledDriver/spi/n379_s1/I3</td>
</tr>
<tr>
<td>11.185</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C15[3][A]</td>
<td style=" background: #97FFFF;">u_ledDriver/spi/n379_s1/F</td>
</tr>
<tr>
<td>13.105</td>
<td>1.919</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C12[1][A]</td>
<td style=" font-weight:bold;">u_ledDriver/spi/check_bit_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>101.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>113</td>
<td>PLL_L</td>
<td>u_rPLL/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>101.753</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C12[1][A]</td>
<td>u_ledDriver/spi/check_bit_s0/CLK</td>
</tr>
<tr>
<td>101.353</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C12[1][A]</td>
<td>u_ledDriver/spi/check_bit_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>100.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.630, 40.786%; route: 6.264, 55.176%; tC2Q: 0.458, 4.038%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>88.931</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.422</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>101.353</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ledDriver/delay_counter_9_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ledDriver/delay_counter_10_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>113</td>
<td>PLL_L</td>
<td>u_rPLL/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.753</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[0][A]</td>
<td>u_ledDriver/delay_counter_9_s3/CLK</td>
</tr>
<tr>
<td>2.211</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R15C21[0][A]</td>
<td style=" font-weight:bold;">u_ledDriver/delay_counter_9_s3/Q</td>
</tr>
<tr>
<td>3.031</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[3][A]</td>
<td>u_ledDriver/delay_phase_s10/I1</td>
</tr>
<tr>
<td>4.130</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[3][A]</td>
<td style=" background: #97FFFF;">u_ledDriver/delay_phase_s10/F</td>
</tr>
<tr>
<td>4.466</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[0][B]</td>
<td>u_ledDriver/delay_phase_s8/I2</td>
</tr>
<tr>
<td>5.565</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[0][B]</td>
<td style=" background: #97FFFF;">u_ledDriver/delay_phase_s8/F</td>
</tr>
<tr>
<td>6.370</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[1][B]</td>
<td>u_ledDriver/delay_phase_s5/I1</td>
</tr>
<tr>
<td>7.469</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C21[1][B]</td>
<td style=" background: #97FFFF;">u_ledDriver/delay_phase_s5/F</td>
</tr>
<tr>
<td>8.282</td>
<td>0.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td>u_ledDriver/delay_counter_15_s5/I0</td>
</tr>
<tr>
<td>9.314</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R15C20[3][A]</td>
<td style=" background: #97FFFF;">u_ledDriver/delay_counter_15_s5/F</td>
</tr>
<tr>
<td>10.495</td>
<td>1.181</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C21[3][A]</td>
<td>u_ledDriver/n162_s7/I0</td>
</tr>
<tr>
<td>11.594</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C21[3][A]</td>
<td style=" background: #97FFFF;">u_ledDriver/n162_s7/F</td>
</tr>
<tr>
<td>11.600</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C21[1][A]</td>
<td>u_ledDriver/n162_s8/I2</td>
</tr>
<tr>
<td>12.422</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C21[1][A]</td>
<td style=" background: #97FFFF;">u_ledDriver/n162_s8/F</td>
</tr>
<tr>
<td>12.422</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C21[1][A]</td>
<td style=" font-weight:bold;">u_ledDriver/delay_counter_10_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>101.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>113</td>
<td>PLL_L</td>
<td>u_rPLL/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>101.753</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[1][A]</td>
<td>u_ledDriver/delay_counter_10_s3/CLK</td>
</tr>
<tr>
<td>101.353</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C21[1][A]</td>
<td>u_ledDriver/delay_counter_10_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>100.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.250, 58.581%; route: 3.961, 37.123%; tC2Q: 0.458, 4.296%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>88.998</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.355</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>101.353</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ledDriver/delay_counter_9_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ledDriver/delay_counter_12_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>113</td>
<td>PLL_L</td>
<td>u_rPLL/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.753</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[0][A]</td>
<td>u_ledDriver/delay_counter_9_s3/CLK</td>
</tr>
<tr>
<td>2.211</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R15C21[0][A]</td>
<td style=" font-weight:bold;">u_ledDriver/delay_counter_9_s3/Q</td>
</tr>
<tr>
<td>3.031</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[3][A]</td>
<td>u_ledDriver/delay_phase_s10/I1</td>
</tr>
<tr>
<td>4.130</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[3][A]</td>
<td style=" background: #97FFFF;">u_ledDriver/delay_phase_s10/F</td>
</tr>
<tr>
<td>4.466</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[0][B]</td>
<td>u_ledDriver/delay_phase_s8/I2</td>
</tr>
<tr>
<td>5.565</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[0][B]</td>
<td style=" background: #97FFFF;">u_ledDriver/delay_phase_s8/F</td>
</tr>
<tr>
<td>6.370</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[1][B]</td>
<td>u_ledDriver/delay_phase_s5/I1</td>
</tr>
<tr>
<td>7.469</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C21[1][B]</td>
<td style=" background: #97FFFF;">u_ledDriver/delay_phase_s5/F</td>
</tr>
<tr>
<td>8.282</td>
<td>0.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td>u_ledDriver/delay_counter_15_s5/I0</td>
</tr>
<tr>
<td>9.314</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R15C20[3][A]</td>
<td style=" background: #97FFFF;">u_ledDriver/delay_counter_15_s5/F</td>
</tr>
<tr>
<td>10.495</td>
<td>1.181</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C21[2][B]</td>
<td>u_ledDriver/n160_s8/I0</td>
</tr>
<tr>
<td>11.317</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C21[2][B]</td>
<td style=" background: #97FFFF;">u_ledDriver/n160_s8/F</td>
</tr>
<tr>
<td>11.323</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C21[0][B]</td>
<td>u_ledDriver/n160_s9/I2</td>
</tr>
<tr>
<td>12.355</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C21[0][B]</td>
<td style=" background: #97FFFF;">u_ledDriver/n160_s9/F</td>
</tr>
<tr>
<td>12.355</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C21[0][B]</td>
<td style=" font-weight:bold;">u_ledDriver/delay_counter_12_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>101.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>113</td>
<td>PLL_L</td>
<td>u_rPLL/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>101.753</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[0][B]</td>
<td>u_ledDriver/delay_counter_12_s3/CLK</td>
</tr>
<tr>
<td>101.353</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C21[0][B]</td>
<td>u_ledDriver/delay_counter_12_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>100.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.183, 58.319%; route: 3.961, 37.358%; tC2Q: 0.458, 4.323%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>89.298</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.055</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>101.353</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ledDriver/delay_counter_9_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ledDriver/delay_counter_1_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>113</td>
<td>PLL_L</td>
<td>u_rPLL/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.753</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[0][A]</td>
<td>u_ledDriver/delay_counter_9_s3/CLK</td>
</tr>
<tr>
<td>2.211</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R15C21[0][A]</td>
<td style=" font-weight:bold;">u_ledDriver/delay_counter_9_s3/Q</td>
</tr>
<tr>
<td>3.031</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[3][A]</td>
<td>u_ledDriver/delay_phase_s10/I1</td>
</tr>
<tr>
<td>4.130</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[3][A]</td>
<td style=" background: #97FFFF;">u_ledDriver/delay_phase_s10/F</td>
</tr>
<tr>
<td>4.466</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[0][B]</td>
<td>u_ledDriver/delay_phase_s8/I2</td>
</tr>
<tr>
<td>5.565</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[0][B]</td>
<td style=" background: #97FFFF;">u_ledDriver/delay_phase_s8/F</td>
</tr>
<tr>
<td>6.370</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[1][B]</td>
<td>u_ledDriver/delay_phase_s5/I1</td>
</tr>
<tr>
<td>7.469</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C21[1][B]</td>
<td style=" background: #97FFFF;">u_ledDriver/delay_phase_s5/F</td>
</tr>
<tr>
<td>8.282</td>
<td>0.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td>u_ledDriver/delay_counter_15_s5/I0</td>
</tr>
<tr>
<td>9.314</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R15C20[3][A]</td>
<td style=" background: #97FFFF;">u_ledDriver/delay_counter_15_s5/F</td>
</tr>
<tr>
<td>10.195</td>
<td>0.881</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[3][A]</td>
<td>u_ledDriver/n171_s5/I0</td>
</tr>
<tr>
<td>11.227</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C22[3][A]</td>
<td style=" background: #97FFFF;">u_ledDriver/n171_s5/F</td>
</tr>
<tr>
<td>11.233</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[0][B]</td>
<td>u_ledDriver/n171_s6/I2</td>
</tr>
<tr>
<td>12.055</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C22[0][B]</td>
<td style=" background: #97FFFF;">u_ledDriver/n171_s6/F</td>
</tr>
<tr>
<td>12.055</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[0][B]</td>
<td style=" font-weight:bold;">u_ledDriver/delay_counter_1_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>101.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>113</td>
<td>PLL_L</td>
<td>u_rPLL/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>101.753</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[0][B]</td>
<td>u_ledDriver/delay_counter_1_s3/CLK</td>
</tr>
<tr>
<td>101.353</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C22[0][B]</td>
<td>u_ledDriver/delay_counter_1_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>100.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.183, 60.017%; route: 3.661, 35.534%; tC2Q: 0.458, 4.449%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>89.303</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.406</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>101.709</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ledDriver/delay_counter_9_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ledDriver/delay_counter_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>113</td>
<td>PLL_L</td>
<td>u_rPLL/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.753</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[0][A]</td>
<td>u_ledDriver/delay_counter_9_s3/CLK</td>
</tr>
<tr>
<td>2.211</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R15C21[0][A]</td>
<td style=" font-weight:bold;">u_ledDriver/delay_counter_9_s3/Q</td>
</tr>
<tr>
<td>3.031</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[3][A]</td>
<td>u_ledDriver/delay_phase_s10/I1</td>
</tr>
<tr>
<td>4.130</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[3][A]</td>
<td style=" background: #97FFFF;">u_ledDriver/delay_phase_s10/F</td>
</tr>
<tr>
<td>4.466</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[0][B]</td>
<td>u_ledDriver/delay_phase_s8/I2</td>
</tr>
<tr>
<td>5.565</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[0][B]</td>
<td style=" background: #97FFFF;">u_ledDriver/delay_phase_s8/F</td>
</tr>
<tr>
<td>6.370</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[1][B]</td>
<td>u_ledDriver/delay_phase_s5/I1</td>
</tr>
<tr>
<td>7.469</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C21[1][B]</td>
<td style=" background: #97FFFF;">u_ledDriver/delay_phase_s5/F</td>
</tr>
<tr>
<td>8.282</td>
<td>0.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td>u_ledDriver/delay_counter_15_s5/I0</td>
</tr>
<tr>
<td>9.314</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R15C20[3][A]</td>
<td style=" background: #97FFFF;">u_ledDriver/delay_counter_15_s5/F</td>
</tr>
<tr>
<td>10.186</td>
<td>0.872</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[3][B]</td>
<td>u_ledDriver/delay_counter_15_s6/I0</td>
</tr>
<tr>
<td>11.247</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R15C21[3][B]</td>
<td style=" background: #97FFFF;">u_ledDriver/delay_counter_15_s6/F</td>
</tr>
<tr>
<td>12.406</td>
<td>1.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[2][A]</td>
<td style=" font-weight:bold;">u_ledDriver/delay_counter_11_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>101.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>113</td>
<td>PLL_L</td>
<td>u_rPLL/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>101.753</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[2][A]</td>
<td>u_ledDriver/delay_counter_11_s1/CLK</td>
</tr>
<tr>
<td>101.709</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C21[2][A]</td>
<td>u_ledDriver/delay_counter_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>100.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.390, 50.593%; route: 4.805, 45.105%; tC2Q: 0.458, 4.302%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>89.612</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.740</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>101.353</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ledDriver/delay_counter_9_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ledDriver/delay_counter_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>113</td>
<td>PLL_L</td>
<td>u_rPLL/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.753</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[0][A]</td>
<td>u_ledDriver/delay_counter_9_s3/CLK</td>
</tr>
<tr>
<td>2.211</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R15C21[0][A]</td>
<td style=" font-weight:bold;">u_ledDriver/delay_counter_9_s3/Q</td>
</tr>
<tr>
<td>3.031</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[3][A]</td>
<td>u_ledDriver/delay_phase_s10/I1</td>
</tr>
<tr>
<td>4.130</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[3][A]</td>
<td style=" background: #97FFFF;">u_ledDriver/delay_phase_s10/F</td>
</tr>
<tr>
<td>4.466</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[0][B]</td>
<td>u_ledDriver/delay_phase_s8/I2</td>
</tr>
<tr>
<td>5.565</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[0][B]</td>
<td style=" background: #97FFFF;">u_ledDriver/delay_phase_s8/F</td>
</tr>
<tr>
<td>6.370</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[1][B]</td>
<td>u_ledDriver/delay_phase_s5/I1</td>
</tr>
<tr>
<td>7.469</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C21[1][B]</td>
<td style=" background: #97FFFF;">u_ledDriver/delay_phase_s5/F</td>
</tr>
<tr>
<td>8.282</td>
<td>0.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td>u_ledDriver/delay_counter_15_s5/I0</td>
</tr>
<tr>
<td>9.314</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R15C20[3][A]</td>
<td style=" background: #97FFFF;">u_ledDriver/delay_counter_15_s5/F</td>
</tr>
<tr>
<td>10.641</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[1][A]</td>
<td>u_ledDriver/n169_s2/I3</td>
</tr>
<tr>
<td>11.740</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[1][A]</td>
<td style=" background: #97FFFF;">u_ledDriver/n169_s2/F</td>
</tr>
<tr>
<td>11.740</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[1][A]</td>
<td style=" font-weight:bold;">u_ledDriver/delay_counter_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>101.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>113</td>
<td>PLL_L</td>
<td>u_rPLL/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>101.753</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22[1][A]</td>
<td>u_ledDriver/delay_counter_3_s1/CLK</td>
</tr>
<tr>
<td>101.353</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C22[1][A]</td>
<td>u_ledDriver/delay_counter_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>100.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.428, 54.347%; route: 4.101, 41.064%; tC2Q: 0.458, 4.589%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>89.658</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.695</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>101.353</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ledDriver/delay_counter_9_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ledDriver/delay_counter_7_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>113</td>
<td>PLL_L</td>
<td>u_rPLL/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.753</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[0][A]</td>
<td>u_ledDriver/delay_counter_9_s3/CLK</td>
</tr>
<tr>
<td>2.211</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R15C21[0][A]</td>
<td style=" font-weight:bold;">u_ledDriver/delay_counter_9_s3/Q</td>
</tr>
<tr>
<td>3.031</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[3][A]</td>
<td>u_ledDriver/delay_phase_s10/I1</td>
</tr>
<tr>
<td>4.130</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[3][A]</td>
<td style=" background: #97FFFF;">u_ledDriver/delay_phase_s10/F</td>
</tr>
<tr>
<td>4.466</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[0][B]</td>
<td>u_ledDriver/delay_phase_s8/I2</td>
</tr>
<tr>
<td>5.565</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[0][B]</td>
<td style=" background: #97FFFF;">u_ledDriver/delay_phase_s8/F</td>
</tr>
<tr>
<td>6.370</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[1][B]</td>
<td>u_ledDriver/delay_phase_s5/I1</td>
</tr>
<tr>
<td>7.469</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C21[1][B]</td>
<td style=" background: #97FFFF;">u_ledDriver/delay_phase_s5/F</td>
</tr>
<tr>
<td>8.282</td>
<td>0.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td>u_ledDriver/delay_counter_15_s5/I0</td>
</tr>
<tr>
<td>9.314</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R15C20[3][A]</td>
<td style=" background: #97FFFF;">u_ledDriver/delay_counter_15_s5/F</td>
</tr>
<tr>
<td>9.835</td>
<td>0.521</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[2][B]</td>
<td>u_ledDriver/n165_s7/I0</td>
</tr>
<tr>
<td>10.657</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C21[2][B]</td>
<td style=" background: #97FFFF;">u_ledDriver/n165_s7/F</td>
</tr>
<tr>
<td>10.663</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[0][B]</td>
<td>u_ledDriver/n165_s8/I2</td>
</tr>
<tr>
<td>11.695</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C21[0][B]</td>
<td style=" background: #97FFFF;">u_ledDriver/n165_s8/F</td>
</tr>
<tr>
<td>11.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[0][B]</td>
<td style=" font-weight:bold;">u_ledDriver/delay_counter_7_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>101.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>113</td>
<td>PLL_L</td>
<td>u_rPLL/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>101.753</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[0][B]</td>
<td>u_ledDriver/delay_counter_7_s3/CLK</td>
</tr>
<tr>
<td>101.353</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C21[0][B]</td>
<td>u_ledDriver/delay_counter_7_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>100.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.183, 62.192%; route: 3.300, 33.198%; tC2Q: 0.458, 4.610%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>89.658</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.695</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>101.353</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ledDriver/delay_counter_9_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ledDriver/delay_counter_14_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>113</td>
<td>PLL_L</td>
<td>u_rPLL/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.753</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[0][A]</td>
<td>u_ledDriver/delay_counter_9_s3/CLK</td>
</tr>
<tr>
<td>2.211</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R15C21[0][A]</td>
<td style=" font-weight:bold;">u_ledDriver/delay_counter_9_s3/Q</td>
</tr>
<tr>
<td>3.031</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[3][A]</td>
<td>u_ledDriver/delay_phase_s10/I1</td>
</tr>
<tr>
<td>4.130</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[3][A]</td>
<td style=" background: #97FFFF;">u_ledDriver/delay_phase_s10/F</td>
</tr>
<tr>
<td>4.466</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[0][B]</td>
<td>u_ledDriver/delay_phase_s8/I2</td>
</tr>
<tr>
<td>5.565</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[0][B]</td>
<td style=" background: #97FFFF;">u_ledDriver/delay_phase_s8/F</td>
</tr>
<tr>
<td>6.370</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[1][B]</td>
<td>u_ledDriver/delay_phase_s5/I1</td>
</tr>
<tr>
<td>7.469</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C21[1][B]</td>
<td style=" background: #97FFFF;">u_ledDriver/delay_phase_s5/F</td>
</tr>
<tr>
<td>8.282</td>
<td>0.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td>u_ledDriver/delay_counter_15_s5/I0</td>
</tr>
<tr>
<td>9.314</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R15C20[3][A]</td>
<td style=" background: #97FFFF;">u_ledDriver/delay_counter_15_s5/F</td>
</tr>
<tr>
<td>9.835</td>
<td>0.521</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[2][B]</td>
<td>u_ledDriver/n158_s6/I2</td>
</tr>
<tr>
<td>10.657</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C22[2][B]</td>
<td style=" background: #97FFFF;">u_ledDriver/n158_s6/F</td>
</tr>
<tr>
<td>10.663</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[0][A]</td>
<td>u_ledDriver/n158_s7/I0</td>
</tr>
<tr>
<td>11.695</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C22[0][A]</td>
<td style=" background: #97FFFF;">u_ledDriver/n158_s7/F</td>
</tr>
<tr>
<td>11.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[0][A]</td>
<td style=" font-weight:bold;">u_ledDriver/delay_counter_14_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>101.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>113</td>
<td>PLL_L</td>
<td>u_rPLL/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>101.753</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[0][A]</td>
<td>u_ledDriver/delay_counter_14_s3/CLK</td>
</tr>
<tr>
<td>101.353</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C22[0][A]</td>
<td>u_ledDriver/delay_counter_14_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>100.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.183, 62.192%; route: 3.300, 33.198%; tC2Q: 0.458, 4.610%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>89.715</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.994</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>101.709</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ledDriver/delay_counter_9_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ledDriver/delay_counter_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>113</td>
<td>PLL_L</td>
<td>u_rPLL/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.753</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[0][A]</td>
<td>u_ledDriver/delay_counter_9_s3/CLK</td>
</tr>
<tr>
<td>2.211</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R15C21[0][A]</td>
<td style=" font-weight:bold;">u_ledDriver/delay_counter_9_s3/Q</td>
</tr>
<tr>
<td>3.031</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[3][A]</td>
<td>u_ledDriver/delay_phase_s10/I1</td>
</tr>
<tr>
<td>4.130</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[3][A]</td>
<td style=" background: #97FFFF;">u_ledDriver/delay_phase_s10/F</td>
</tr>
<tr>
<td>4.466</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[0][B]</td>
<td>u_ledDriver/delay_phase_s8/I2</td>
</tr>
<tr>
<td>5.565</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[0][B]</td>
<td style=" background: #97FFFF;">u_ledDriver/delay_phase_s8/F</td>
</tr>
<tr>
<td>6.370</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[1][B]</td>
<td>u_ledDriver/delay_phase_s5/I1</td>
</tr>
<tr>
<td>7.469</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C21[1][B]</td>
<td style=" background: #97FFFF;">u_ledDriver/delay_phase_s5/F</td>
</tr>
<tr>
<td>8.282</td>
<td>0.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td>u_ledDriver/delay_counter_15_s5/I0</td>
</tr>
<tr>
<td>9.314</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R15C20[3][A]</td>
<td style=" background: #97FFFF;">u_ledDriver/delay_counter_15_s5/F</td>
</tr>
<tr>
<td>10.186</td>
<td>0.872</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[3][B]</td>
<td>u_ledDriver/delay_counter_15_s6/I0</td>
</tr>
<tr>
<td>11.247</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R15C21[3][B]</td>
<td style=" background: #97FFFF;">u_ledDriver/delay_counter_15_s6/F</td>
</tr>
<tr>
<td>11.994</td>
<td>0.747</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C22[0][B]</td>
<td style=" font-weight:bold;">u_ledDriver/delay_counter_6_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>101.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>113</td>
<td>PLL_L</td>
<td>u_rPLL/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>101.753</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C22[0][B]</td>
<td>u_ledDriver/delay_counter_6_s1/CLK</td>
</tr>
<tr>
<td>101.709</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C22[0][B]</td>
<td>u_ledDriver/delay_counter_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>100.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.390, 52.630%; route: 4.393, 42.894%; tC2Q: 0.458, 4.475%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>89.720</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.990</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>101.709</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ledDriver/delay_counter_9_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ledDriver/delay_counter_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>113</td>
<td>PLL_L</td>
<td>u_rPLL/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.753</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[0][A]</td>
<td>u_ledDriver/delay_counter_9_s3/CLK</td>
</tr>
<tr>
<td>2.211</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R15C21[0][A]</td>
<td style=" font-weight:bold;">u_ledDriver/delay_counter_9_s3/Q</td>
</tr>
<tr>
<td>3.031</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[3][A]</td>
<td>u_ledDriver/delay_phase_s10/I1</td>
</tr>
<tr>
<td>4.130</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[3][A]</td>
<td style=" background: #97FFFF;">u_ledDriver/delay_phase_s10/F</td>
</tr>
<tr>
<td>4.466</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[0][B]</td>
<td>u_ledDriver/delay_phase_s8/I2</td>
</tr>
<tr>
<td>5.565</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[0][B]</td>
<td style=" background: #97FFFF;">u_ledDriver/delay_phase_s8/F</td>
</tr>
<tr>
<td>6.370</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[1][B]</td>
<td>u_ledDriver/delay_phase_s5/I1</td>
</tr>
<tr>
<td>7.469</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C21[1][B]</td>
<td style=" background: #97FFFF;">u_ledDriver/delay_phase_s5/F</td>
</tr>
<tr>
<td>8.282</td>
<td>0.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td>u_ledDriver/delay_counter_15_s5/I0</td>
</tr>
<tr>
<td>9.314</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R15C20[3][A]</td>
<td style=" background: #97FFFF;">u_ledDriver/delay_counter_15_s5/F</td>
</tr>
<tr>
<td>10.186</td>
<td>0.872</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[3][B]</td>
<td>u_ledDriver/delay_counter_15_s6/I0</td>
</tr>
<tr>
<td>11.247</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R15C21[3][B]</td>
<td style=" background: #97FFFF;">u_ledDriver/delay_counter_15_s6/F</td>
</tr>
<tr>
<td>11.990</td>
<td>0.743</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22[1][A]</td>
<td style=" font-weight:bold;">u_ledDriver/delay_counter_3_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>101.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>113</td>
<td>PLL_L</td>
<td>u_rPLL/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>101.753</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22[1][A]</td>
<td>u_ledDriver/delay_counter_3_s1/CLK</td>
</tr>
<tr>
<td>101.709</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C22[1][A]</td>
<td>u_ledDriver/delay_counter_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>100.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.390, 52.654%; route: 4.388, 42.869%; tC2Q: 0.458, 4.477%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>89.741</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.968</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>101.709</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ledDriver/delay_counter_9_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ledDriver/delay_counter_13_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>113</td>
<td>PLL_L</td>
<td>u_rPLL/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.753</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[0][A]</td>
<td>u_ledDriver/delay_counter_9_s3/CLK</td>
</tr>
<tr>
<td>2.211</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R15C21[0][A]</td>
<td style=" font-weight:bold;">u_ledDriver/delay_counter_9_s3/Q</td>
</tr>
<tr>
<td>3.031</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[3][A]</td>
<td>u_ledDriver/delay_phase_s10/I1</td>
</tr>
<tr>
<td>4.130</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[3][A]</td>
<td style=" background: #97FFFF;">u_ledDriver/delay_phase_s10/F</td>
</tr>
<tr>
<td>4.466</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[0][B]</td>
<td>u_ledDriver/delay_phase_s8/I2</td>
</tr>
<tr>
<td>5.565</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[0][B]</td>
<td style=" background: #97FFFF;">u_ledDriver/delay_phase_s8/F</td>
</tr>
<tr>
<td>6.370</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[1][B]</td>
<td>u_ledDriver/delay_phase_s5/I1</td>
</tr>
<tr>
<td>7.469</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C21[1][B]</td>
<td style=" background: #97FFFF;">u_ledDriver/delay_phase_s5/F</td>
</tr>
<tr>
<td>8.282</td>
<td>0.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td>u_ledDriver/delay_counter_15_s5/I0</td>
</tr>
<tr>
<td>9.314</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R15C20[3][A]</td>
<td style=" background: #97FFFF;">u_ledDriver/delay_counter_15_s5/F</td>
</tr>
<tr>
<td>10.186</td>
<td>0.872</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[3][B]</td>
<td>u_ledDriver/delay_counter_15_s6/I0</td>
</tr>
<tr>
<td>11.247</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R15C21[3][B]</td>
<td style=" background: #97FFFF;">u_ledDriver/delay_counter_15_s6/F</td>
</tr>
<tr>
<td>11.968</td>
<td>0.722</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td style=" font-weight:bold;">u_ledDriver/delay_counter_13_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>101.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>113</td>
<td>PLL_L</td>
<td>u_rPLL/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>101.753</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td>u_ledDriver/delay_counter_13_s1/CLK</td>
</tr>
<tr>
<td>101.709</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C21[0][A]</td>
<td>u_ledDriver/delay_counter_13_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>100.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.390, 52.764%; route: 4.367, 42.750%; tC2Q: 0.458, 4.487%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>89.741</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.968</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>101.709</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ledDriver/delay_counter_9_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ledDriver/delay_counter_15_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>113</td>
<td>PLL_L</td>
<td>u_rPLL/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.753</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[0][A]</td>
<td>u_ledDriver/delay_counter_9_s3/CLK</td>
</tr>
<tr>
<td>2.211</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R15C21[0][A]</td>
<td style=" font-weight:bold;">u_ledDriver/delay_counter_9_s3/Q</td>
</tr>
<tr>
<td>3.031</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[3][A]</td>
<td>u_ledDriver/delay_phase_s10/I1</td>
</tr>
<tr>
<td>4.130</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[3][A]</td>
<td style=" background: #97FFFF;">u_ledDriver/delay_phase_s10/F</td>
</tr>
<tr>
<td>4.466</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[0][B]</td>
<td>u_ledDriver/delay_phase_s8/I2</td>
</tr>
<tr>
<td>5.565</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[0][B]</td>
<td style=" background: #97FFFF;">u_ledDriver/delay_phase_s8/F</td>
</tr>
<tr>
<td>6.370</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[1][B]</td>
<td>u_ledDriver/delay_phase_s5/I1</td>
</tr>
<tr>
<td>7.469</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C21[1][B]</td>
<td style=" background: #97FFFF;">u_ledDriver/delay_phase_s5/F</td>
</tr>
<tr>
<td>8.282</td>
<td>0.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td>u_ledDriver/delay_counter_15_s5/I0</td>
</tr>
<tr>
<td>9.314</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R15C20[3][A]</td>
<td style=" background: #97FFFF;">u_ledDriver/delay_counter_15_s5/F</td>
</tr>
<tr>
<td>10.186</td>
<td>0.872</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[3][B]</td>
<td>u_ledDriver/delay_counter_15_s6/I0</td>
</tr>
<tr>
<td>11.247</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R15C21[3][B]</td>
<td style=" background: #97FFFF;">u_ledDriver/delay_counter_15_s6/F</td>
</tr>
<tr>
<td>11.968</td>
<td>0.722</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[1][A]</td>
<td style=" font-weight:bold;">u_ledDriver/delay_counter_15_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>101.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>113</td>
<td>PLL_L</td>
<td>u_rPLL/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>101.753</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[1][A]</td>
<td>u_ledDriver/delay_counter_15_s1/CLK</td>
</tr>
<tr>
<td>101.709</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C21[1][A]</td>
<td>u_ledDriver/delay_counter_15_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>100.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.390, 52.764%; route: 4.367, 42.750%; tC2Q: 0.458, 4.487%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>89.758</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.594</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>101.353</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ledDriver/delay_counter_9_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ledDriver/delay_counter_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>113</td>
<td>PLL_L</td>
<td>u_rPLL/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.753</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[0][A]</td>
<td>u_ledDriver/delay_counter_9_s3/CLK</td>
</tr>
<tr>
<td>2.211</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R15C21[0][A]</td>
<td style=" font-weight:bold;">u_ledDriver/delay_counter_9_s3/Q</td>
</tr>
<tr>
<td>3.031</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[3][A]</td>
<td>u_ledDriver/delay_phase_s10/I1</td>
</tr>
<tr>
<td>4.130</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[3][A]</td>
<td style=" background: #97FFFF;">u_ledDriver/delay_phase_s10/F</td>
</tr>
<tr>
<td>4.466</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[0][B]</td>
<td>u_ledDriver/delay_phase_s8/I2</td>
</tr>
<tr>
<td>5.565</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[0][B]</td>
<td style=" background: #97FFFF;">u_ledDriver/delay_phase_s8/F</td>
</tr>
<tr>
<td>6.370</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[1][B]</td>
<td>u_ledDriver/delay_phase_s5/I1</td>
</tr>
<tr>
<td>7.469</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C21[1][B]</td>
<td style=" background: #97FFFF;">u_ledDriver/delay_phase_s5/F</td>
</tr>
<tr>
<td>8.282</td>
<td>0.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td>u_ledDriver/delay_counter_15_s5/I0</td>
</tr>
<tr>
<td>9.314</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R15C20[3][A]</td>
<td style=" background: #97FFFF;">u_ledDriver/delay_counter_15_s5/F</td>
</tr>
<tr>
<td>10.495</td>
<td>1.181</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C21[2][A]</td>
<td>u_ledDriver/n161_s2/I3</td>
</tr>
<tr>
<td>11.594</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C21[2][A]</td>
<td style=" background: #97FFFF;">u_ledDriver/n161_s2/F</td>
</tr>
<tr>
<td>11.594</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C21[2][A]</td>
<td style=" font-weight:bold;">u_ledDriver/delay_counter_11_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>101.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>113</td>
<td>PLL_L</td>
<td>u_rPLL/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>101.753</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[2][A]</td>
<td>u_ledDriver/delay_counter_11_s1/CLK</td>
</tr>
<tr>
<td>101.353</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C21[2][A]</td>
<td>u_ledDriver/delay_counter_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>100.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.428, 55.154%; route: 3.955, 40.189%; tC2Q: 0.458, 4.657%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>89.880</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.473</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>101.353</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ledDriver/delay_counter_9_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ledDriver/delay_counter_9_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>113</td>
<td>PLL_L</td>
<td>u_rPLL/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.753</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[0][A]</td>
<td>u_ledDriver/delay_counter_9_s3/CLK</td>
</tr>
<tr>
<td>2.211</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R15C21[0][A]</td>
<td style=" font-weight:bold;">u_ledDriver/delay_counter_9_s3/Q</td>
</tr>
<tr>
<td>3.031</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[3][A]</td>
<td>u_ledDriver/delay_phase_s10/I1</td>
</tr>
<tr>
<td>4.130</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[3][A]</td>
<td style=" background: #97FFFF;">u_ledDriver/delay_phase_s10/F</td>
</tr>
<tr>
<td>4.466</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[0][B]</td>
<td>u_ledDriver/delay_phase_s8/I2</td>
</tr>
<tr>
<td>5.565</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[0][B]</td>
<td style=" background: #97FFFF;">u_ledDriver/delay_phase_s8/F</td>
</tr>
<tr>
<td>6.370</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[1][B]</td>
<td>u_ledDriver/delay_phase_s5/I1</td>
</tr>
<tr>
<td>7.469</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C21[1][B]</td>
<td style=" background: #97FFFF;">u_ledDriver/delay_phase_s5/F</td>
</tr>
<tr>
<td>8.282</td>
<td>0.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td>u_ledDriver/delay_counter_15_s5/I0</td>
</tr>
<tr>
<td>9.308</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>24</td>
<td>R15C20[3][A]</td>
<td style=" background: #97FFFF;">u_ledDriver/delay_counter_15_s5/F</td>
</tr>
<tr>
<td>9.743</td>
<td>0.435</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[1][B]</td>
<td>u_ledDriver/n163_s6/I0</td>
</tr>
<tr>
<td>10.369</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C21[1][B]</td>
<td style=" background: #97FFFF;">u_ledDriver/n163_s6/F</td>
</tr>
<tr>
<td>10.374</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[0][A]</td>
<td>u_ledDriver/n163_s7/I2</td>
</tr>
<tr>
<td>11.473</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C21[0][A]</td>
<td style=" background: #97FFFF;">u_ledDriver/n163_s7/F</td>
</tr>
<tr>
<td>11.473</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[0][A]</td>
<td style=" font-weight:bold;">u_ledDriver/delay_counter_9_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>101.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>113</td>
<td>PLL_L</td>
<td>u_rPLL/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>101.753</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[0][A]</td>
<td>u_ledDriver/delay_counter_9_s3/CLK</td>
</tr>
<tr>
<td>101.353</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C21[0][A]</td>
<td>u_ledDriver/delay_counter_9_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>100.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.048, 62.220%; route: 3.214, 33.064%; tC2Q: 0.458, 4.715%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>90.035</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.674</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>101.709</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ledDriver/delay_counter_9_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ledDriver/state_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>113</td>
<td>PLL_L</td>
<td>u_rPLL/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.753</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[0][A]</td>
<td>u_ledDriver/delay_counter_9_s3/CLK</td>
</tr>
<tr>
<td>2.211</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R15C21[0][A]</td>
<td style=" font-weight:bold;">u_ledDriver/delay_counter_9_s3/Q</td>
</tr>
<tr>
<td>3.031</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[3][A]</td>
<td>u_ledDriver/delay_phase_s10/I1</td>
</tr>
<tr>
<td>4.130</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[3][A]</td>
<td style=" background: #97FFFF;">u_ledDriver/delay_phase_s10/F</td>
</tr>
<tr>
<td>4.466</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[0][B]</td>
<td>u_ledDriver/delay_phase_s8/I2</td>
</tr>
<tr>
<td>5.565</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[0][B]</td>
<td style=" background: #97FFFF;">u_ledDriver/delay_phase_s8/F</td>
</tr>
<tr>
<td>6.370</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[1][B]</td>
<td>u_ledDriver/delay_phase_s5/I1</td>
</tr>
<tr>
<td>7.469</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C21[1][B]</td>
<td style=" background: #97FFFF;">u_ledDriver/delay_phase_s5/F</td>
</tr>
<tr>
<td>8.282</td>
<td>0.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[2][B]</td>
<td>u_ledDriver/state_1_s4/I0</td>
</tr>
<tr>
<td>9.314</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C20[2][B]</td>
<td style=" background: #97FFFF;">u_ledDriver/state_1_s4/F</td>
</tr>
<tr>
<td>10.135</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[0][B]</td>
<td>u_ledDriver/state_1_s3/I1</td>
</tr>
<tr>
<td>10.937</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R14C20[0][B]</td>
<td style=" background: #97FFFF;">u_ledDriver/state_1_s3/F</td>
</tr>
<tr>
<td>11.674</td>
<td>0.737</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C19[2][B]</td>
<td style=" font-weight:bold;">u_ledDriver/state_0_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>101.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>113</td>
<td>PLL_L</td>
<td>u_rPLL/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>101.753</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C19[2][B]</td>
<td>u_ledDriver/state_0_s1/CLK</td>
</tr>
<tr>
<td>101.709</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C19[2][B]</td>
<td>u_ledDriver/state_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>100.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.131, 51.717%; route: 4.332, 43.663%; tC2Q: 0.458, 4.620%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>90.035</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.674</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>101.709</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ledDriver/delay_counter_9_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ledDriver/state_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>113</td>
<td>PLL_L</td>
<td>u_rPLL/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.753</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[0][A]</td>
<td>u_ledDriver/delay_counter_9_s3/CLK</td>
</tr>
<tr>
<td>2.211</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R15C21[0][A]</td>
<td style=" font-weight:bold;">u_ledDriver/delay_counter_9_s3/Q</td>
</tr>
<tr>
<td>3.031</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[3][A]</td>
<td>u_ledDriver/delay_phase_s10/I1</td>
</tr>
<tr>
<td>4.130</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[3][A]</td>
<td style=" background: #97FFFF;">u_ledDriver/delay_phase_s10/F</td>
</tr>
<tr>
<td>4.466</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[0][B]</td>
<td>u_ledDriver/delay_phase_s8/I2</td>
</tr>
<tr>
<td>5.565</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[0][B]</td>
<td style=" background: #97FFFF;">u_ledDriver/delay_phase_s8/F</td>
</tr>
<tr>
<td>6.370</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[1][B]</td>
<td>u_ledDriver/delay_phase_s5/I1</td>
</tr>
<tr>
<td>7.469</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C21[1][B]</td>
<td style=" background: #97FFFF;">u_ledDriver/delay_phase_s5/F</td>
</tr>
<tr>
<td>8.282</td>
<td>0.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[2][B]</td>
<td>u_ledDriver/state_1_s4/I0</td>
</tr>
<tr>
<td>9.314</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C20[2][B]</td>
<td style=" background: #97FFFF;">u_ledDriver/state_1_s4/F</td>
</tr>
<tr>
<td>10.135</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[0][B]</td>
<td>u_ledDriver/state_1_s3/I1</td>
</tr>
<tr>
<td>10.937</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R14C20[0][B]</td>
<td style=" background: #97FFFF;">u_ledDriver/state_1_s3/F</td>
</tr>
<tr>
<td>11.674</td>
<td>0.737</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C19[2][A]</td>
<td style=" font-weight:bold;">u_ledDriver/state_1_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>101.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>113</td>
<td>PLL_L</td>
<td>u_rPLL/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>101.753</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C19[2][A]</td>
<td>u_ledDriver/state_1_s1/CLK</td>
</tr>
<tr>
<td>101.709</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C19[2][A]</td>
<td>u_ledDriver/state_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>100.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.131, 51.717%; route: 4.332, 43.663%; tC2Q: 0.458, 4.620%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>90.058</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.294</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>101.353</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ledDriver/delay_counter_9_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ledDriver/delay_counter_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>113</td>
<td>PLL_L</td>
<td>u_rPLL/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.753</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[0][A]</td>
<td>u_ledDriver/delay_counter_9_s3/CLK</td>
</tr>
<tr>
<td>2.211</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R15C21[0][A]</td>
<td style=" font-weight:bold;">u_ledDriver/delay_counter_9_s3/Q</td>
</tr>
<tr>
<td>3.031</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[3][A]</td>
<td>u_ledDriver/delay_phase_s10/I1</td>
</tr>
<tr>
<td>4.130</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[3][A]</td>
<td style=" background: #97FFFF;">u_ledDriver/delay_phase_s10/F</td>
</tr>
<tr>
<td>4.466</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[0][B]</td>
<td>u_ledDriver/delay_phase_s8/I2</td>
</tr>
<tr>
<td>5.565</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[0][B]</td>
<td style=" background: #97FFFF;">u_ledDriver/delay_phase_s8/F</td>
</tr>
<tr>
<td>6.370</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[1][B]</td>
<td>u_ledDriver/delay_phase_s5/I1</td>
</tr>
<tr>
<td>7.469</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C21[1][B]</td>
<td style=" background: #97FFFF;">u_ledDriver/delay_phase_s5/F</td>
</tr>
<tr>
<td>8.282</td>
<td>0.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td>u_ledDriver/delay_counter_15_s5/I0</td>
</tr>
<tr>
<td>9.314</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R15C20[3][A]</td>
<td style=" background: #97FFFF;">u_ledDriver/delay_counter_15_s5/F</td>
</tr>
<tr>
<td>10.195</td>
<td>0.881</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[2][A]</td>
<td>u_ledDriver/n170_s4/I3</td>
</tr>
<tr>
<td>11.294</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C22[2][A]</td>
<td style=" background: #97FFFF;">u_ledDriver/n170_s4/F</td>
</tr>
<tr>
<td>11.294</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[2][A]</td>
<td style=" font-weight:bold;">u_ledDriver/delay_counter_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>101.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>113</td>
<td>PLL_L</td>
<td>u_rPLL/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>101.753</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[2][A]</td>
<td>u_ledDriver/delay_counter_2_s1/CLK</td>
</tr>
<tr>
<td>101.353</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C22[2][A]</td>
<td>u_ledDriver/delay_counter_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>100.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.428, 56.888%; route: 3.655, 38.309%; tC2Q: 0.458, 4.804%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>90.083</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.627</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>101.709</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ledDriver/delay_counter_9_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ledDriver/delay_counter_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>113</td>
<td>PLL_L</td>
<td>u_rPLL/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.753</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[0][A]</td>
<td>u_ledDriver/delay_counter_9_s3/CLK</td>
</tr>
<tr>
<td>2.211</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R15C21[0][A]</td>
<td style=" font-weight:bold;">u_ledDriver/delay_counter_9_s3/Q</td>
</tr>
<tr>
<td>3.031</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[3][A]</td>
<td>u_ledDriver/delay_phase_s10/I1</td>
</tr>
<tr>
<td>4.130</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[3][A]</td>
<td style=" background: #97FFFF;">u_ledDriver/delay_phase_s10/F</td>
</tr>
<tr>
<td>4.466</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[0][B]</td>
<td>u_ledDriver/delay_phase_s8/I2</td>
</tr>
<tr>
<td>5.565</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[0][B]</td>
<td style=" background: #97FFFF;">u_ledDriver/delay_phase_s8/F</td>
</tr>
<tr>
<td>6.370</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[1][B]</td>
<td>u_ledDriver/delay_phase_s5/I1</td>
</tr>
<tr>
<td>7.469</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C21[1][B]</td>
<td style=" background: #97FFFF;">u_ledDriver/delay_phase_s5/F</td>
</tr>
<tr>
<td>8.282</td>
<td>0.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td>u_ledDriver/delay_counter_15_s5/I0</td>
</tr>
<tr>
<td>9.314</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R15C20[3][A]</td>
<td style=" background: #97FFFF;">u_ledDriver/delay_counter_15_s5/F</td>
</tr>
<tr>
<td>10.186</td>
<td>0.872</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[3][B]</td>
<td>u_ledDriver/delay_counter_15_s6/I0</td>
</tr>
<tr>
<td>11.247</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R15C21[3][B]</td>
<td style=" background: #97FFFF;">u_ledDriver/delay_counter_15_s6/F</td>
</tr>
<tr>
<td>11.627</td>
<td>0.380</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[2][A]</td>
<td style=" font-weight:bold;">u_ledDriver/delay_counter_2_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>101.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>113</td>
<td>PLL_L</td>
<td>u_rPLL/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>101.753</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[2][A]</td>
<td>u_ledDriver/delay_counter_2_s1/CLK</td>
</tr>
<tr>
<td>101.709</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C22[2][A]</td>
<td>u_ledDriver/delay_counter_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>100.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.390, 54.590%; route: 4.025, 40.769%; tC2Q: 0.458, 4.642%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>90.083</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.627</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>101.709</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ledDriver/delay_counter_9_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ledDriver/delay_counter_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>113</td>
<td>PLL_L</td>
<td>u_rPLL/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.753</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[0][A]</td>
<td>u_ledDriver/delay_counter_9_s3/CLK</td>
</tr>
<tr>
<td>2.211</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R15C21[0][A]</td>
<td style=" font-weight:bold;">u_ledDriver/delay_counter_9_s3/Q</td>
</tr>
<tr>
<td>3.031</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[3][A]</td>
<td>u_ledDriver/delay_phase_s10/I1</td>
</tr>
<tr>
<td>4.130</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[3][A]</td>
<td style=" background: #97FFFF;">u_ledDriver/delay_phase_s10/F</td>
</tr>
<tr>
<td>4.466</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[0][B]</td>
<td>u_ledDriver/delay_phase_s8/I2</td>
</tr>
<tr>
<td>5.565</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[0][B]</td>
<td style=" background: #97FFFF;">u_ledDriver/delay_phase_s8/F</td>
</tr>
<tr>
<td>6.370</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[1][B]</td>
<td>u_ledDriver/delay_phase_s5/I1</td>
</tr>
<tr>
<td>7.469</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C21[1][B]</td>
<td style=" background: #97FFFF;">u_ledDriver/delay_phase_s5/F</td>
</tr>
<tr>
<td>8.282</td>
<td>0.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td>u_ledDriver/delay_counter_15_s5/I0</td>
</tr>
<tr>
<td>9.314</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R15C20[3][A]</td>
<td style=" background: #97FFFF;">u_ledDriver/delay_counter_15_s5/F</td>
</tr>
<tr>
<td>10.186</td>
<td>0.872</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[3][B]</td>
<td>u_ledDriver/delay_counter_15_s6/I0</td>
</tr>
<tr>
<td>11.247</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R15C21[3][B]</td>
<td style=" background: #97FFFF;">u_ledDriver/delay_counter_15_s6/F</td>
</tr>
<tr>
<td>11.627</td>
<td>0.380</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[1][B]</td>
<td style=" font-weight:bold;">u_ledDriver/delay_counter_8_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>101.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>113</td>
<td>PLL_L</td>
<td>u_rPLL/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>101.753</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[1][B]</td>
<td>u_ledDriver/delay_counter_8_s1/CLK</td>
</tr>
<tr>
<td>101.709</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C22[1][B]</td>
<td>u_ledDriver/delay_counter_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>100.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.390, 54.590%; route: 4.025, 40.769%; tC2Q: 0.458, 4.642%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>90.113</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.239</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>101.353</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ledDriver/delay_counter_9_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ledDriver/delay_counter_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>113</td>
<td>PLL_L</td>
<td>u_rPLL/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.753</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[0][A]</td>
<td>u_ledDriver/delay_counter_9_s3/CLK</td>
</tr>
<tr>
<td>2.211</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R15C21[0][A]</td>
<td style=" font-weight:bold;">u_ledDriver/delay_counter_9_s3/Q</td>
</tr>
<tr>
<td>3.031</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[3][A]</td>
<td>u_ledDriver/delay_phase_s10/I1</td>
</tr>
<tr>
<td>4.130</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[3][A]</td>
<td style=" background: #97FFFF;">u_ledDriver/delay_phase_s10/F</td>
</tr>
<tr>
<td>4.466</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[0][B]</td>
<td>u_ledDriver/delay_phase_s8/I2</td>
</tr>
<tr>
<td>5.565</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[0][B]</td>
<td style=" background: #97FFFF;">u_ledDriver/delay_phase_s8/F</td>
</tr>
<tr>
<td>6.370</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[1][B]</td>
<td>u_ledDriver/delay_phase_s5/I1</td>
</tr>
<tr>
<td>7.469</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C21[1][B]</td>
<td style=" background: #97FFFF;">u_ledDriver/delay_phase_s5/F</td>
</tr>
<tr>
<td>8.282</td>
<td>0.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td>u_ledDriver/delay_counter_15_s5/I0</td>
</tr>
<tr>
<td>9.314</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R15C20[3][A]</td>
<td style=" background: #97FFFF;">u_ledDriver/delay_counter_15_s5/F</td>
</tr>
<tr>
<td>10.140</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C22[1][A]</td>
<td>u_ledDriver/n172_s4/I0</td>
</tr>
<tr>
<td>11.239</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C22[1][A]</td>
<td style=" background: #97FFFF;">u_ledDriver/n172_s4/F</td>
</tr>
<tr>
<td>11.239</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C22[1][A]</td>
<td style=" font-weight:bold;">u_ledDriver/delay_counter_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>101.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>113</td>
<td>PLL_L</td>
<td>u_rPLL/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>101.753</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C22[1][A]</td>
<td>u_ledDriver/delay_counter_0_s3/CLK</td>
</tr>
<tr>
<td>101.353</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C22[1][A]</td>
<td>u_ledDriver/delay_counter_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>100.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.428, 57.218%; route: 3.600, 37.951%; tC2Q: 0.458, 4.831%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>90.121</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.589</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>101.709</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ledDriver/delay_counter_9_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ledDriver/delay_counter_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>113</td>
<td>PLL_L</td>
<td>u_rPLL/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.753</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[0][A]</td>
<td>u_ledDriver/delay_counter_9_s3/CLK</td>
</tr>
<tr>
<td>2.211</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R15C21[0][A]</td>
<td style=" font-weight:bold;">u_ledDriver/delay_counter_9_s3/Q</td>
</tr>
<tr>
<td>3.031</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[3][A]</td>
<td>u_ledDriver/delay_phase_s10/I1</td>
</tr>
<tr>
<td>4.130</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[3][A]</td>
<td style=" background: #97FFFF;">u_ledDriver/delay_phase_s10/F</td>
</tr>
<tr>
<td>4.466</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[0][B]</td>
<td>u_ledDriver/delay_phase_s8/I2</td>
</tr>
<tr>
<td>5.565</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[0][B]</td>
<td style=" background: #97FFFF;">u_ledDriver/delay_phase_s8/F</td>
</tr>
<tr>
<td>6.370</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[1][B]</td>
<td>u_ledDriver/delay_phase_s5/I1</td>
</tr>
<tr>
<td>7.469</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C21[1][B]</td>
<td style=" background: #97FFFF;">u_ledDriver/delay_phase_s5/F</td>
</tr>
<tr>
<td>8.282</td>
<td>0.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td>u_ledDriver/delay_counter_15_s5/I0</td>
</tr>
<tr>
<td>9.314</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R15C20[3][A]</td>
<td style=" background: #97FFFF;">u_ledDriver/delay_counter_15_s5/F</td>
</tr>
<tr>
<td>10.186</td>
<td>0.872</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[3][B]</td>
<td>u_ledDriver/delay_counter_15_s6/I0</td>
</tr>
<tr>
<td>11.247</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R15C21[3][B]</td>
<td style=" background: #97FFFF;">u_ledDriver/delay_counter_15_s6/F</td>
</tr>
<tr>
<td>11.589</td>
<td>0.342</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[2][A]</td>
<td style=" font-weight:bold;">u_ledDriver/delay_counter_5_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>101.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>113</td>
<td>PLL_L</td>
<td>u_rPLL/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>101.753</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[2][A]</td>
<td>u_ledDriver/delay_counter_5_s1/CLK</td>
</tr>
<tr>
<td>101.709</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C21[2][A]</td>
<td>u_ledDriver/delay_counter_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>100.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.390, 54.799%; route: 3.988, 40.541%; tC2Q: 0.458, 4.660%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>90.135</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.218</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>101.353</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ledDriver/delay_counter_9_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ledDriver/delay_counter_4_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>113</td>
<td>PLL_L</td>
<td>u_rPLL/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.753</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[0][A]</td>
<td>u_ledDriver/delay_counter_9_s3/CLK</td>
</tr>
<tr>
<td>2.211</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R15C21[0][A]</td>
<td style=" font-weight:bold;">u_ledDriver/delay_counter_9_s3/Q</td>
</tr>
<tr>
<td>3.031</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[3][A]</td>
<td>u_ledDriver/delay_phase_s10/I1</td>
</tr>
<tr>
<td>4.130</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[3][A]</td>
<td style=" background: #97FFFF;">u_ledDriver/delay_phase_s10/F</td>
</tr>
<tr>
<td>4.466</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[0][B]</td>
<td>u_ledDriver/delay_phase_s8/I2</td>
</tr>
<tr>
<td>5.565</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[0][B]</td>
<td style=" background: #97FFFF;">u_ledDriver/delay_phase_s8/F</td>
</tr>
<tr>
<td>6.370</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[1][B]</td>
<td>u_ledDriver/delay_phase_s5/I1</td>
</tr>
<tr>
<td>7.469</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C21[1][B]</td>
<td style=" background: #97FFFF;">u_ledDriver/delay_phase_s5/F</td>
</tr>
<tr>
<td>8.282</td>
<td>0.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td>u_ledDriver/delay_counter_15_s5/I0</td>
</tr>
<tr>
<td>9.314</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R15C20[3][A]</td>
<td style=" background: #97FFFF;">u_ledDriver/delay_counter_15_s5/F</td>
</tr>
<tr>
<td>10.186</td>
<td>0.872</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[1][A]</td>
<td>u_ledDriver/n168_s7/I0</td>
</tr>
<tr>
<td>11.218</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C21[1][A]</td>
<td style=" background: #97FFFF;">u_ledDriver/n168_s7/F</td>
</tr>
<tr>
<td>11.218</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[1][A]</td>
<td style=" font-weight:bold;">u_ledDriver/delay_counter_4_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>101.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>113</td>
<td>PLL_L</td>
<td>u_rPLL/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>101.753</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[1][A]</td>
<td>u_ledDriver/delay_counter_4_s3/CLK</td>
</tr>
<tr>
<td>101.353</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C21[1][A]</td>
<td>u_ledDriver/delay_counter_4_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>100.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.361, 56.642%; route: 3.645, 38.516%; tC2Q: 0.458, 4.843%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>90.220</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.133</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>101.353</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ledDriver/delay_counter_9_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ledDriver/delay_counter_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>113</td>
<td>PLL_L</td>
<td>u_rPLL/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.753</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[0][A]</td>
<td>u_ledDriver/delay_counter_9_s3/CLK</td>
</tr>
<tr>
<td>2.211</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R15C21[0][A]</td>
<td style=" font-weight:bold;">u_ledDriver/delay_counter_9_s3/Q</td>
</tr>
<tr>
<td>3.031</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[3][A]</td>
<td>u_ledDriver/delay_phase_s10/I1</td>
</tr>
<tr>
<td>4.130</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[3][A]</td>
<td style=" background: #97FFFF;">u_ledDriver/delay_phase_s10/F</td>
</tr>
<tr>
<td>4.466</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[0][B]</td>
<td>u_ledDriver/delay_phase_s8/I2</td>
</tr>
<tr>
<td>5.565</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[0][B]</td>
<td style=" background: #97FFFF;">u_ledDriver/delay_phase_s8/F</td>
</tr>
<tr>
<td>6.370</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[1][B]</td>
<td>u_ledDriver/delay_phase_s5/I1</td>
</tr>
<tr>
<td>7.469</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C21[1][B]</td>
<td style=" background: #97FFFF;">u_ledDriver/delay_phase_s5/F</td>
</tr>
<tr>
<td>8.282</td>
<td>0.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td>u_ledDriver/delay_counter_15_s5/I0</td>
</tr>
<tr>
<td>9.314</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R15C20[3][A]</td>
<td style=" background: #97FFFF;">u_ledDriver/delay_counter_15_s5/F</td>
</tr>
<tr>
<td>10.311</td>
<td>0.997</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C22[0][B]</td>
<td>u_ledDriver/n166_s2/I3</td>
</tr>
<tr>
<td>11.133</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C22[0][B]</td>
<td style=" background: #97FFFF;">u_ledDriver/n166_s2/F</td>
</tr>
<tr>
<td>11.133</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C22[0][B]</td>
<td style=" font-weight:bold;">u_ledDriver/delay_counter_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>101.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>113</td>
<td>PLL_L</td>
<td>u_rPLL/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>101.753</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C22[0][B]</td>
<td>u_ledDriver/delay_counter_6_s1/CLK</td>
</tr>
<tr>
<td>101.353</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C22[0][B]</td>
<td>u_ledDriver/delay_counter_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>100.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.151, 54.916%; route: 3.770, 40.198%; tC2Q: 0.458, 4.886%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>90.363</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.990</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>101.353</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ledDriver/delay_counter_9_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ledDriver/delay_counter_13_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>113</td>
<td>PLL_L</td>
<td>u_rPLL/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.753</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[0][A]</td>
<td>u_ledDriver/delay_counter_9_s3/CLK</td>
</tr>
<tr>
<td>2.211</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R15C21[0][A]</td>
<td style=" font-weight:bold;">u_ledDriver/delay_counter_9_s3/Q</td>
</tr>
<tr>
<td>3.031</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[3][A]</td>
<td>u_ledDriver/delay_phase_s10/I1</td>
</tr>
<tr>
<td>4.130</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[3][A]</td>
<td style=" background: #97FFFF;">u_ledDriver/delay_phase_s10/F</td>
</tr>
<tr>
<td>4.466</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[0][B]</td>
<td>u_ledDriver/delay_phase_s8/I2</td>
</tr>
<tr>
<td>5.565</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[0][B]</td>
<td style=" background: #97FFFF;">u_ledDriver/delay_phase_s8/F</td>
</tr>
<tr>
<td>6.370</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[1][B]</td>
<td>u_ledDriver/delay_phase_s5/I1</td>
</tr>
<tr>
<td>7.469</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C21[1][B]</td>
<td style=" background: #97FFFF;">u_ledDriver/delay_phase_s5/F</td>
</tr>
<tr>
<td>8.282</td>
<td>0.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td>u_ledDriver/delay_counter_15_s5/I0</td>
</tr>
<tr>
<td>9.314</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R15C20[3][A]</td>
<td style=" background: #97FFFF;">u_ledDriver/delay_counter_15_s5/F</td>
</tr>
<tr>
<td>10.168</td>
<td>0.853</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td>u_ledDriver/n159_s2/I3</td>
</tr>
<tr>
<td>10.990</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td style=" background: #97FFFF;">u_ledDriver/n159_s2/F</td>
</tr>
<tr>
<td>10.990</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td style=" font-weight:bold;">u_ledDriver/delay_counter_13_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>101.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>113</td>
<td>PLL_L</td>
<td>u_rPLL/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>101.753</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td>u_ledDriver/delay_counter_13_s1/CLK</td>
</tr>
<tr>
<td>101.353</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C21[0][A]</td>
<td>u_ledDriver/delay_counter_13_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>100.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.151, 55.767%; route: 3.627, 39.271%; tC2Q: 0.458, 4.962%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.401</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ledDriver/rst_executed_s11</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ledDriver/rst_executed_s11</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>113</td>
<td>PLL_L</td>
<td>u_rPLL/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C22[0][A]</td>
<td>u_ledDriver/rst_executed_s11/CLK</td>
</tr>
<tr>
<td>2.027</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R17C22[0][A]</td>
<td style=" font-weight:bold;">u_ledDriver/rst_executed_s11/Q</td>
</tr>
<tr>
<td>2.029</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C22[0][A]</td>
<td>u_ledDriver/n107_s2/I0</td>
</tr>
<tr>
<td>2.401</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C22[0][A]</td>
<td style=" background: #97FFFF;">u_ledDriver/n107_s2/F</td>
</tr>
<tr>
<td>2.401</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C22[0][A]</td>
<td style=" font-weight:bold;">u_ledDriver/rst_executed_s11/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>113</td>
<td>PLL_L</td>
<td>u_rPLL/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C22[0][A]</td>
<td>u_ledDriver/rst_executed_s11/CLK</td>
</tr>
<tr>
<td>1.693</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C22[0][A]</td>
<td>u_ledDriver/rst_executed_s11</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.401</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ledDriver/block_counter_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ledDriver/block_counter_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>113</td>
<td>PLL_L</td>
<td>u_rPLL/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C19[1][A]</td>
<td>u_ledDriver/block_counter_4_s1/CLK</td>
</tr>
<tr>
<td>2.027</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R13C19[1][A]</td>
<td style=" font-weight:bold;">u_ledDriver/block_counter_4_s1/Q</td>
</tr>
<tr>
<td>2.029</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C19[1][A]</td>
<td>u_ledDriver/n2464_s8/I0</td>
</tr>
<tr>
<td>2.401</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C19[1][A]</td>
<td style=" background: #97FFFF;">u_ledDriver/n2464_s8/F</td>
</tr>
<tr>
<td>2.401</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C19[1][A]</td>
<td style=" font-weight:bold;">u_ledDriver/block_counter_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>113</td>
<td>PLL_L</td>
<td>u_rPLL/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C19[1][A]</td>
<td>u_ledDriver/block_counter_4_s1/CLK</td>
</tr>
<tr>
<td>1.693</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C19[1][A]</td>
<td>u_ledDriver/block_counter_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.401</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ledDriver/delay_counter_13_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ledDriver/delay_counter_13_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>113</td>
<td>PLL_L</td>
<td>u_rPLL/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td>u_ledDriver/delay_counter_13_s1/CLK</td>
</tr>
<tr>
<td>2.027</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R13C21[0][A]</td>
<td style=" font-weight:bold;">u_ledDriver/delay_counter_13_s1/Q</td>
</tr>
<tr>
<td>2.029</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td>u_ledDriver/n159_s2/I2</td>
</tr>
<tr>
<td>2.401</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td style=" background: #97FFFF;">u_ledDriver/n159_s2/F</td>
</tr>
<tr>
<td>2.401</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td style=" font-weight:bold;">u_ledDriver/delay_counter_13_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>113</td>
<td>PLL_L</td>
<td>u_rPLL/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td>u_ledDriver/delay_counter_13_s1/CLK</td>
</tr>
<tr>
<td>1.693</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C21[0][A]</td>
<td>u_ledDriver/delay_counter_13_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.401</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ledDriver/delay_counter_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ledDriver/delay_counter_15_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>113</td>
<td>PLL_L</td>
<td>u_rPLL/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[1][A]</td>
<td>u_ledDriver/delay_counter_15_s1/CLK</td>
</tr>
<tr>
<td>2.027</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R13C21[1][A]</td>
<td style=" font-weight:bold;">u_ledDriver/delay_counter_15_s1/Q</td>
</tr>
<tr>
<td>2.029</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[1][A]</td>
<td>u_ledDriver/n157_s2/I2</td>
</tr>
<tr>
<td>2.401</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C21[1][A]</td>
<td style=" background: #97FFFF;">u_ledDriver/n157_s2/F</td>
</tr>
<tr>
<td>2.401</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[1][A]</td>
<td style=" font-weight:bold;">u_ledDriver/delay_counter_15_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>113</td>
<td>PLL_L</td>
<td>u_rPLL/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[1][A]</td>
<td>u_ledDriver/delay_counter_15_s1/CLK</td>
</tr>
<tr>
<td>1.693</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C21[1][A]</td>
<td>u_ledDriver/delay_counter_15_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.401</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ledDriver/data_buffer_53_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ledDriver/data_buffer_53_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>113</td>
<td>PLL_L</td>
<td>u_rPLL/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C17[1][A]</td>
<td>u_ledDriver/data_buffer_53_s1/CLK</td>
</tr>
<tr>
<td>2.027</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R14C17[1][A]</td>
<td style=" font-weight:bold;">u_ledDriver/data_buffer_53_s1/Q</td>
</tr>
<tr>
<td>2.029</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C17[1][A]</td>
<td>u_ledDriver/data_buffer_55_s6/I2</td>
</tr>
<tr>
<td>2.401</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C17[1][A]</td>
<td style=" background: #97FFFF;">u_ledDriver/data_buffer_55_s6/F</td>
</tr>
<tr>
<td>2.401</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[1][A]</td>
<td style=" font-weight:bold;">u_ledDriver/data_buffer_53_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>113</td>
<td>PLL_L</td>
<td>u_rPLL/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C17[1][A]</td>
<td>u_ledDriver/data_buffer_53_s1/CLK</td>
</tr>
<tr>
<td>1.693</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C17[1][A]</td>
<td>u_ledDriver/data_buffer_53_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.401</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ledDriver/data_buffer_43_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ledDriver/data_buffer_43_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>113</td>
<td>PLL_L</td>
<td>u_rPLL/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C18[0][A]</td>
<td>u_ledDriver/data_buffer_43_s1/CLK</td>
</tr>
<tr>
<td>2.027</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R12C18[0][A]</td>
<td style=" font-weight:bold;">u_ledDriver/data_buffer_43_s1/Q</td>
</tr>
<tr>
<td>2.029</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C18[0][A]</td>
<td>u_ledDriver/data_buffer_43_s5/I1</td>
</tr>
<tr>
<td>2.401</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C18[0][A]</td>
<td style=" background: #97FFFF;">u_ledDriver/data_buffer_43_s5/F</td>
</tr>
<tr>
<td>2.401</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C18[0][A]</td>
<td style=" font-weight:bold;">u_ledDriver/data_buffer_43_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>113</td>
<td>PLL_L</td>
<td>u_rPLL/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C18[0][A]</td>
<td>u_ledDriver/data_buffer_43_s1/CLK</td>
</tr>
<tr>
<td>1.693</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C18[0][A]</td>
<td>u_ledDriver/data_buffer_43_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.401</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ledDriver/data_buffer_19_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ledDriver/data_buffer_19_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>113</td>
<td>PLL_L</td>
<td>u_rPLL/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C17[0][A]</td>
<td>u_ledDriver/data_buffer_19_s1/CLK</td>
</tr>
<tr>
<td>2.027</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R12C17[0][A]</td>
<td style=" font-weight:bold;">u_ledDriver/data_buffer_19_s1/Q</td>
</tr>
<tr>
<td>2.029</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C17[0][A]</td>
<td>u_ledDriver/data_buffer_29_s5/I1</td>
</tr>
<tr>
<td>2.401</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C17[0][A]</td>
<td style=" background: #97FFFF;">u_ledDriver/data_buffer_29_s5/F</td>
</tr>
<tr>
<td>2.401</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C17[0][A]</td>
<td style=" font-weight:bold;">u_ledDriver/data_buffer_19_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>113</td>
<td>PLL_L</td>
<td>u_rPLL/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C17[0][A]</td>
<td>u_ledDriver/data_buffer_19_s1/CLK</td>
</tr>
<tr>
<td>1.693</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C17[0][A]</td>
<td>u_ledDriver/data_buffer_19_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.401</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ledDriver/data_buffer_13_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ledDriver/data_buffer_13_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>113</td>
<td>PLL_L</td>
<td>u_rPLL/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C18[1][A]</td>
<td>u_ledDriver/data_buffer_13_s1/CLK</td>
</tr>
<tr>
<td>2.027</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R12C18[1][A]</td>
<td style=" font-weight:bold;">u_ledDriver/data_buffer_13_s1/Q</td>
</tr>
<tr>
<td>2.029</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C18[1][A]</td>
<td>u_ledDriver/data_buffer_13_s5/I1</td>
</tr>
<tr>
<td>2.401</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C18[1][A]</td>
<td style=" background: #97FFFF;">u_ledDriver/data_buffer_13_s5/F</td>
</tr>
<tr>
<td>2.401</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C18[1][A]</td>
<td style=" font-weight:bold;">u_ledDriver/data_buffer_13_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>113</td>
<td>PLL_L</td>
<td>u_rPLL/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C18[1][A]</td>
<td>u_ledDriver/data_buffer_13_s1/CLK</td>
</tr>
<tr>
<td>1.693</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C18[1][A]</td>
<td>u_ledDriver/data_buffer_13_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.401</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_256_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_256_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>113</td>
<td>PLL_L</td>
<td>u_rPLL/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C22[1][A]</td>
<td>count_256_0_s2/CLK</td>
</tr>
<tr>
<td>2.027</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R17C22[1][A]</td>
<td style=" font-weight:bold;">count_256_0_s2/Q</td>
</tr>
<tr>
<td>2.029</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C22[1][A]</td>
<td>n820_s3/I0</td>
</tr>
<tr>
<td>2.401</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C22[1][A]</td>
<td style=" background: #97FFFF;">n820_s3/F</td>
</tr>
<tr>
<td>2.401</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C22[1][A]</td>
<td style=" font-weight:bold;">count_256_0_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>113</td>
<td>PLL_L</td>
<td>u_rPLL/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C22[1][A]</td>
<td>count_256_0_s2/CLK</td>
</tr>
<tr>
<td>1.693</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C22[1][A]</td>
<td>count_256_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.402</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ledDriver/spi/high_cnt_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ledDriver/spi/high_cnt_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>113</td>
<td>PLL_L</td>
<td>u_rPLL/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[0][A]</td>
<td>u_ledDriver/spi/high_cnt_4_s1/CLK</td>
</tr>
<tr>
<td>2.027</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R15C14[0][A]</td>
<td style=" font-weight:bold;">u_ledDriver/spi/high_cnt_4_s1/Q</td>
</tr>
<tr>
<td>2.030</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[0][A]</td>
<td>u_ledDriver/spi/n25_s1/I2</td>
</tr>
<tr>
<td>2.402</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C14[0][A]</td>
<td style=" background: #97FFFF;">u_ledDriver/spi/n25_s1/F</td>
</tr>
<tr>
<td>2.402</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[0][A]</td>
<td style=" font-weight:bold;">u_ledDriver/spi/high_cnt_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>113</td>
<td>PLL_L</td>
<td>u_rPLL/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[0][A]</td>
<td>u_ledDriver/spi/high_cnt_4_s1/CLK</td>
</tr>
<tr>
<td>1.693</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C14[0][A]</td>
<td>u_ledDriver/spi/high_cnt_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.402</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ledDriver/spi/data_bit_cnt_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ledDriver/spi/data_bit_cnt_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>113</td>
<td>PLL_L</td>
<td>u_rPLL/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C14[1][A]</td>
<td>u_ledDriver/spi/data_bit_cnt_1_s1/CLK</td>
</tr>
<tr>
<td>2.027</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R12C14[1][A]</td>
<td style=" font-weight:bold;">u_ledDriver/spi/data_bit_cnt_1_s1/Q</td>
</tr>
<tr>
<td>2.030</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C14[1][A]</td>
<td>u_ledDriver/spi/n23_s1/I1</td>
</tr>
<tr>
<td>2.402</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C14[1][A]</td>
<td style=" background: #97FFFF;">u_ledDriver/spi/n23_s1/F</td>
</tr>
<tr>
<td>2.402</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C14[1][A]</td>
<td style=" font-weight:bold;">u_ledDriver/spi/data_bit_cnt_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>113</td>
<td>PLL_L</td>
<td>u_rPLL/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C14[1][A]</td>
<td>u_ledDriver/spi/data_bit_cnt_1_s1/CLK</td>
</tr>
<tr>
<td>1.693</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C14[1][A]</td>
<td>u_ledDriver/spi/data_bit_cnt_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.402</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ledDriver/spi/data_bit_cnt_6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ledDriver/spi/data_bit_cnt_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>113</td>
<td>PLL_L</td>
<td>u_rPLL/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C13[1][A]</td>
<td>u_ledDriver/spi/data_bit_cnt_6_s1/CLK</td>
</tr>
<tr>
<td>2.027</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R15C13[1][A]</td>
<td style=" font-weight:bold;">u_ledDriver/spi/data_bit_cnt_6_s1/Q</td>
</tr>
<tr>
<td>2.030</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C13[1][A]</td>
<td>u_ledDriver/spi/n18_s1/I2</td>
</tr>
<tr>
<td>2.402</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C13[1][A]</td>
<td style=" background: #97FFFF;">u_ledDriver/spi/n18_s1/F</td>
</tr>
<tr>
<td>2.402</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[1][A]</td>
<td style=" font-weight:bold;">u_ledDriver/spi/data_bit_cnt_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>113</td>
<td>PLL_L</td>
<td>u_rPLL/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C13[1][A]</td>
<td>u_ledDriver/spi/data_bit_cnt_6_s1/CLK</td>
</tr>
<tr>
<td>1.693</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C13[1][A]</td>
<td>u_ledDriver/spi/data_bit_cnt_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.402</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ledDriver/spi/first_bit_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ledDriver/spi/first_bit_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>113</td>
<td>PLL_L</td>
<td>u_rPLL/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C12[0][A]</td>
<td>u_ledDriver/spi/first_bit_s1/CLK</td>
</tr>
<tr>
<td>2.027</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R13C12[0][A]</td>
<td style=" font-weight:bold;">u_ledDriver/spi/first_bit_s1/Q</td>
</tr>
<tr>
<td>2.030</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C12[0][A]</td>
<td>u_ledDriver/spi/first_bit_s7/I3</td>
</tr>
<tr>
<td>2.402</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C12[0][A]</td>
<td style=" background: #97FFFF;">u_ledDriver/spi/first_bit_s7/F</td>
</tr>
<tr>
<td>2.402</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C12[0][A]</td>
<td style=" font-weight:bold;">u_ledDriver/spi/first_bit_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>113</td>
<td>PLL_L</td>
<td>u_rPLL/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C12[0][A]</td>
<td>u_ledDriver/spi/first_bit_s1/CLK</td>
</tr>
<tr>
<td>1.693</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C12[0][A]</td>
<td>u_ledDriver/spi/first_bit_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.402</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ledDriver/delay_counter_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ledDriver/delay_counter_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>113</td>
<td>PLL_L</td>
<td>u_rPLL/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C22[1][A]</td>
<td>u_ledDriver/delay_counter_0_s3/CLK</td>
</tr>
<tr>
<td>2.027</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R16C22[1][A]</td>
<td style=" font-weight:bold;">u_ledDriver/delay_counter_0_s3/Q</td>
</tr>
<tr>
<td>2.030</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C22[1][A]</td>
<td>u_ledDriver/n172_s4/I2</td>
</tr>
<tr>
<td>2.402</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C22[1][A]</td>
<td style=" background: #97FFFF;">u_ledDriver/n172_s4/F</td>
</tr>
<tr>
<td>2.402</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C22[1][A]</td>
<td style=" font-weight:bold;">u_ledDriver/delay_counter_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>113</td>
<td>PLL_L</td>
<td>u_rPLL/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C22[1][A]</td>
<td>u_ledDriver/delay_counter_0_s3/CLK</td>
</tr>
<tr>
<td>1.693</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C22[1][A]</td>
<td>u_ledDriver/delay_counter_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.402</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ledDriver/delay_counter_14_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ledDriver/delay_counter_14_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>113</td>
<td>PLL_L</td>
<td>u_rPLL/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[0][A]</td>
<td>u_ledDriver/delay_counter_14_s3/CLK</td>
</tr>
<tr>
<td>2.027</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R15C22[0][A]</td>
<td style=" font-weight:bold;">u_ledDriver/delay_counter_14_s3/Q</td>
</tr>
<tr>
<td>2.030</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[0][A]</td>
<td>u_ledDriver/n158_s7/I3</td>
</tr>
<tr>
<td>2.402</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C22[0][A]</td>
<td style=" background: #97FFFF;">u_ledDriver/n158_s7/F</td>
</tr>
<tr>
<td>2.402</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[0][A]</td>
<td style=" font-weight:bold;">u_ledDriver/delay_counter_14_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>113</td>
<td>PLL_L</td>
<td>u_rPLL/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[0][A]</td>
<td>u_ledDriver/delay_counter_14_s3/CLK</td>
</tr>
<tr>
<td>1.693</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C22[0][A]</td>
<td>u_ledDriver/delay_counter_14_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.402</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ledDriver/block_counter_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ledDriver/block_counter_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>113</td>
<td>PLL_L</td>
<td>u_rPLL/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C20[1][A]</td>
<td>u_ledDriver/block_counter_0_s1/CLK</td>
</tr>
<tr>
<td>2.027</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R12C20[1][A]</td>
<td style=" font-weight:bold;">u_ledDriver/block_counter_0_s1/Q</td>
</tr>
<tr>
<td>2.030</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C20[1][A]</td>
<td>u_ledDriver/n2468_s8/I0</td>
</tr>
<tr>
<td>2.402</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C20[1][A]</td>
<td style=" background: #97FFFF;">u_ledDriver/n2468_s8/F</td>
</tr>
<tr>
<td>2.402</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C20[1][A]</td>
<td style=" font-weight:bold;">u_ledDriver/block_counter_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>113</td>
<td>PLL_L</td>
<td>u_rPLL/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C20[1][A]</td>
<td>u_ledDriver/block_counter_0_s1/CLK</td>
</tr>
<tr>
<td>1.693</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C20[1][A]</td>
<td>u_ledDriver/block_counter_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.402</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ledDriver/block_counter_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ledDriver/block_counter_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>113</td>
<td>PLL_L</td>
<td>u_rPLL/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C19[0][A]</td>
<td>u_ledDriver/block_counter_7_s1/CLK</td>
</tr>
<tr>
<td>2.027</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R13C19[0][A]</td>
<td style=" font-weight:bold;">u_ledDriver/block_counter_7_s1/Q</td>
</tr>
<tr>
<td>2.030</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C19[0][A]</td>
<td>u_ledDriver/n2461_s8/I0</td>
</tr>
<tr>
<td>2.402</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C19[0][A]</td>
<td style=" background: #97FFFF;">u_ledDriver/n2461_s8/F</td>
</tr>
<tr>
<td>2.402</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C19[0][A]</td>
<td style=" font-weight:bold;">u_ledDriver/block_counter_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>113</td>
<td>PLL_L</td>
<td>u_rPLL/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C19[0][A]</td>
<td>u_ledDriver/block_counter_7_s1/CLK</td>
</tr>
<tr>
<td>1.693</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C19[0][A]</td>
<td>u_ledDriver/block_counter_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.402</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ledDriver/data_buffer_39_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ledDriver/data_buffer_39_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>113</td>
<td>PLL_L</td>
<td>u_rPLL/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[1][A]</td>
<td>u_ledDriver/data_buffer_39_s1/CLK</td>
</tr>
<tr>
<td>2.027</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R13C17[1][A]</td>
<td style=" font-weight:bold;">u_ledDriver/data_buffer_39_s1/Q</td>
</tr>
<tr>
<td>2.030</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[1][A]</td>
<td>u_ledDriver/data_buffer_41_s5/I1</td>
</tr>
<tr>
<td>2.402</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C17[1][A]</td>
<td style=" background: #97FFFF;">u_ledDriver/data_buffer_41_s5/F</td>
</tr>
<tr>
<td>2.402</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[1][A]</td>
<td style=" font-weight:bold;">u_ledDriver/data_buffer_39_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>113</td>
<td>PLL_L</td>
<td>u_rPLL/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[1][A]</td>
<td>u_ledDriver/data_buffer_39_s1/CLK</td>
</tr>
<tr>
<td>1.693</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C17[1][A]</td>
<td>u_ledDriver/data_buffer_39_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.402</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ledDriver/data_buffer_11_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ledDriver/data_buffer_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>113</td>
<td>PLL_L</td>
<td>u_rPLL/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[1][A]</td>
<td>u_ledDriver/data_buffer_11_s1/CLK</td>
</tr>
<tr>
<td>2.027</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R14C18[1][A]</td>
<td style=" font-weight:bold;">u_ledDriver/data_buffer_11_s1/Q</td>
</tr>
<tr>
<td>2.030</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[1][A]</td>
<td>u_ledDriver/data_buffer_37_s5/I1</td>
</tr>
<tr>
<td>2.402</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C18[1][A]</td>
<td style=" background: #97FFFF;">u_ledDriver/data_buffer_37_s5/F</td>
</tr>
<tr>
<td>2.402</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[1][A]</td>
<td style=" font-weight:bold;">u_ledDriver/data_buffer_11_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>113</td>
<td>PLL_L</td>
<td>u_rPLL/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[1][A]</td>
<td>u_ledDriver/data_buffer_11_s1/CLK</td>
</tr>
<tr>
<td>1.693</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C18[1][A]</td>
<td>u_ledDriver/data_buffer_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.404</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ledDriver/spi/high_cnt_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ledDriver/spi/high_cnt_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>113</td>
<td>PLL_L</td>
<td>u_rPLL/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[1][A]</td>
<td>u_ledDriver/spi/high_cnt_3_s1/CLK</td>
</tr>
<tr>
<td>2.027</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R15C14[1][A]</td>
<td style=" font-weight:bold;">u_ledDriver/spi/high_cnt_3_s1/Q</td>
</tr>
<tr>
<td>2.032</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[1][A]</td>
<td>u_ledDriver/spi/n26_s1/I0</td>
</tr>
<tr>
<td>2.404</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C14[1][A]</td>
<td style=" background: #97FFFF;">u_ledDriver/spi/n26_s1/F</td>
</tr>
<tr>
<td>2.404</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[1][A]</td>
<td style=" font-weight:bold;">u_ledDriver/spi/high_cnt_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>113</td>
<td>PLL_L</td>
<td>u_rPLL/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[1][A]</td>
<td>u_ledDriver/spi/high_cnt_3_s1/CLK</td>
</tr>
<tr>
<td>1.693</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C14[1][A]</td>
<td>u_ledDriver/spi/high_cnt_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.404</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ledDriver/spi/sclk_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ledDriver/spi/sclk_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>113</td>
<td>PLL_L</td>
<td>u_rPLL/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C12[1][A]</td>
<td>u_ledDriver/spi/sclk_s0/CLK</td>
</tr>
<tr>
<td>2.027</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R13C12[1][A]</td>
<td style=" font-weight:bold;">u_ledDriver/spi/sclk_s0/Q</td>
</tr>
<tr>
<td>2.032</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C12[1][A]</td>
<td>u_ledDriver/spi/n5_s2/I0</td>
</tr>
<tr>
<td>2.404</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C12[1][A]</td>
<td style=" background: #97FFFF;">u_ledDriver/spi/n5_s2/F</td>
</tr>
<tr>
<td>2.404</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C12[1][A]</td>
<td style=" font-weight:bold;">u_ledDriver/spi/sclk_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>113</td>
<td>PLL_L</td>
<td>u_rPLL/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C12[1][A]</td>
<td>u_ledDriver/spi/sclk_s0/CLK</td>
</tr>
<tr>
<td>1.693</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C12[1][A]</td>
<td>u_ledDriver/spi/sclk_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.404</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ledDriver/delay_counter_4_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ledDriver/delay_counter_4_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>113</td>
<td>PLL_L</td>
<td>u_rPLL/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[1][A]</td>
<td>u_ledDriver/delay_counter_4_s3/CLK</td>
</tr>
<tr>
<td>2.027</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R15C21[1][A]</td>
<td style=" font-weight:bold;">u_ledDriver/delay_counter_4_s3/Q</td>
</tr>
<tr>
<td>2.032</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[1][A]</td>
<td>u_ledDriver/n168_s7/I3</td>
</tr>
<tr>
<td>2.404</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C21[1][A]</td>
<td style=" background: #97FFFF;">u_ledDriver/n168_s7/F</td>
</tr>
<tr>
<td>2.404</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[1][A]</td>
<td style=" font-weight:bold;">u_ledDriver/delay_counter_4_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>113</td>
<td>PLL_L</td>
<td>u_rPLL/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[1][A]</td>
<td>u_ledDriver/delay_counter_4_s3/CLK</td>
</tr>
<tr>
<td>1.693</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C21[1][A]</td>
<td>u_ledDriver/delay_counter_4_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.404</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ledDriver/delay_counter_9_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ledDriver/delay_counter_9_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>113</td>
<td>PLL_L</td>
<td>u_rPLL/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[0][A]</td>
<td>u_ledDriver/delay_counter_9_s3/CLK</td>
</tr>
<tr>
<td>2.027</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R15C21[0][A]</td>
<td style=" font-weight:bold;">u_ledDriver/delay_counter_9_s3/Q</td>
</tr>
<tr>
<td>2.032</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[0][A]</td>
<td>u_ledDriver/n163_s7/I3</td>
</tr>
<tr>
<td>2.404</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C21[0][A]</td>
<td style=" background: #97FFFF;">u_ledDriver/n163_s7/F</td>
</tr>
<tr>
<td>2.404</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[0][A]</td>
<td style=" font-weight:bold;">u_ledDriver/delay_counter_9_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>113</td>
<td>PLL_L</td>
<td>u_rPLL/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[0][A]</td>
<td>u_ledDriver/delay_counter_9_s3/CLK</td>
</tr>
<tr>
<td>1.693</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C21[0][A]</td>
<td>u_ledDriver/delay_counter_9_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.404</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ledDriver/delay_counter_10_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ledDriver/delay_counter_10_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>113</td>
<td>PLL_L</td>
<td>u_rPLL/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[1][A]</td>
<td>u_ledDriver/delay_counter_10_s3/CLK</td>
</tr>
<tr>
<td>2.027</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R14C21[1][A]</td>
<td style=" font-weight:bold;">u_ledDriver/delay_counter_10_s3/Q</td>
</tr>
<tr>
<td>2.032</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[1][A]</td>
<td>u_ledDriver/n162_s8/I3</td>
</tr>
<tr>
<td>2.404</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C21[1][A]</td>
<td style=" background: #97FFFF;">u_ledDriver/n162_s8/F</td>
</tr>
<tr>
<td>2.404</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C21[1][A]</td>
<td style=" font-weight:bold;">u_ledDriver/delay_counter_10_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>113</td>
<td>PLL_L</td>
<td>u_rPLL/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[1][A]</td>
<td>u_ledDriver/delay_counter_10_s3/CLK</td>
</tr>
<tr>
<td>1.693</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C21[1][A]</td>
<td>u_ledDriver/delay_counter_10_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.404</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ledDriver/data_buffer_17_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ledDriver/data_buffer_17_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>113</td>
<td>PLL_L</td>
<td>u_rPLL/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[0][A]</td>
<td>u_ledDriver/data_buffer_17_s1/CLK</td>
</tr>
<tr>
<td>2.027</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R13C17[0][A]</td>
<td style=" font-weight:bold;">u_ledDriver/data_buffer_17_s1/Q</td>
</tr>
<tr>
<td>2.032</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[0][A]</td>
<td>u_ledDriver/data_buffer_45_s5/I1</td>
</tr>
<tr>
<td>2.404</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C17[0][A]</td>
<td style=" background: #97FFFF;">u_ledDriver/data_buffer_45_s5/F</td>
</tr>
<tr>
<td>2.404</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[0][A]</td>
<td style=" font-weight:bold;">u_ledDriver/data_buffer_17_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>113</td>
<td>PLL_L</td>
<td>u_rPLL/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[0][A]</td>
<td>u_ledDriver/data_buffer_17_s1/CLK</td>
</tr>
<tr>
<td>1.693</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C17[0][A]</td>
<td>u_ledDriver/data_buffer_17_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>48.672</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>49.922</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>count_256_12_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>51.509</td>
<td>1.509</td>
<td>tCL</td>
<td>FF</td>
<td>u_rPLL/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>51.771</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>count_256_12_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>101.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>u_rPLL/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>101.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>count_256_12_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>48.672</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>49.922</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>count_256_10_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>51.509</td>
<td>1.509</td>
<td>tCL</td>
<td>FF</td>
<td>u_rPLL/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>51.771</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>count_256_10_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>101.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>u_rPLL/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>101.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>count_256_10_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>48.672</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>49.922</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>count_256_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>51.509</td>
<td>1.509</td>
<td>tCL</td>
<td>FF</td>
<td>u_rPLL/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>51.771</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>count_256_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>101.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>u_rPLL/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>101.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>count_256_6_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>48.672</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>49.922</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_ledDriver/prev_done_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>51.509</td>
<td>1.509</td>
<td>tCL</td>
<td>FF</td>
<td>u_rPLL/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>51.771</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>u_ledDriver/prev_done_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>101.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>u_rPLL/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>101.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>u_ledDriver/prev_done_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>48.672</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>49.922</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_ledDriver/data_buffer_400_399_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>51.509</td>
<td>1.509</td>
<td>tCL</td>
<td>FF</td>
<td>u_rPLL/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>51.771</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>u_ledDriver/data_buffer_400_399_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>101.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>u_rPLL/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>101.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>u_ledDriver/data_buffer_400_399_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>48.672</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>49.922</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_ledDriver/delay_counter_2_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>51.509</td>
<td>1.509</td>
<td>tCL</td>
<td>FF</td>
<td>u_rPLL/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>51.771</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>u_ledDriver/delay_counter_2_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>101.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>u_rPLL/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>101.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>u_ledDriver/delay_counter_2_s1/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>48.672</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>49.922</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_ledDriver/delay_counter_3_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>51.509</td>
<td>1.509</td>
<td>tCL</td>
<td>FF</td>
<td>u_rPLL/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>51.771</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>u_ledDriver/delay_counter_3_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>101.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>u_rPLL/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>101.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>u_ledDriver/delay_counter_3_s1/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>48.672</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>49.922</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_ledDriver/data_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>51.509</td>
<td>1.509</td>
<td>tCL</td>
<td>FF</td>
<td>u_rPLL/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>51.771</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>u_ledDriver/data_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>101.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>u_rPLL/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>101.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>u_ledDriver/data_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>48.672</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>49.922</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_ledDriver/delay_counter_5_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>51.509</td>
<td>1.509</td>
<td>tCL</td>
<td>FF</td>
<td>u_rPLL/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>51.771</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>u_ledDriver/delay_counter_5_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>101.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>u_rPLL/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>101.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>u_ledDriver/delay_counter_5_s1/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>48.672</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>49.922</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_ledDriver/delay_counter_6_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>51.509</td>
<td>1.509</td>
<td>tCL</td>
<td>FF</td>
<td>u_rPLL/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>51.771</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>u_ledDriver/delay_counter_6_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>101.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>u_rPLL/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>101.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>u_ledDriver/delay_counter_6_s1/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>113</td>
<td>clkd_pll</td>
<td>88.248</td>
<td>0.262</td>
</tr>
<tr>
<td>31</td>
<td>bit_cnt[0]</td>
<td>88.248</td>
<td>1.507</td>
</tr>
<tr>
<td>24</td>
<td>delay_counter_15_11</td>
<td>88.931</td>
<td>1.327</td>
</tr>
<tr>
<td>24</td>
<td>n1711_7</td>
<td>94.949</td>
<td>1.177</td>
</tr>
<tr>
<td>24</td>
<td>data_buffer_63_9</td>
<td>92.302</td>
<td>1.191</td>
</tr>
<tr>
<td>21</td>
<td>bit_cnt[1]</td>
<td>89.589</td>
<td>0.869</td>
</tr>
<tr>
<td>15</td>
<td>init_data_counter[0]</td>
<td>94.201</td>
<td>1.340</td>
</tr>
<tr>
<td>15</td>
<td>init_data_counter[1]</td>
<td>94.175</td>
<td>0.862</td>
</tr>
<tr>
<td>14</td>
<td>state[0]</td>
<td>91.375</td>
<td>1.002</td>
</tr>
<tr>
<td>14</td>
<td>init_phase</td>
<td>92.746</td>
<td>1.647</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R13C17</td>
<td>90.28%</td>
</tr>
<tr>
<td>R13C19</td>
<td>87.50%</td>
</tr>
<tr>
<td>R12C18</td>
<td>86.11%</td>
</tr>
<tr>
<td>R12C17</td>
<td>80.56%</td>
</tr>
<tr>
<td>R12C22</td>
<td>77.78%</td>
</tr>
<tr>
<td>R14C17</td>
<td>76.39%</td>
</tr>
<tr>
<td>R12C21</td>
<td>75.00%</td>
</tr>
<tr>
<td>R13C20</td>
<td>70.83%</td>
</tr>
<tr>
<td>R15C21</td>
<td>69.44%</td>
</tr>
<tr>
<td>R15C22</td>
<td>68.06%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
