board/Siul2_Port_Ip_Cfg.o: ../board/Siul2_Port_Ip_Cfg.c \
 ../board/Siul2_Port_Ip_Cfg.h \
 C\:/nxp/S32DS.3.5/S32DS/software/PlatformSDK_S32K3_2022_07/SW32K3_RTD_4_4_2_0_1_D2207/Base_TS_T40D34M20I1R0/header/S32K312_SIUL2.h \
 C\:/nxp/S32DS.3.5/S32DS/software/PlatformSDK_S32K3_2022_07/SW32K3_RTD_4_4_2_0_1_D2207/Base_TS_T40D34M20I1R0/header/S32K312_COMMON.h \
 C\:/nxp/S32DS.3.5/S32DS/software/PlatformSDK_S32K3_2022_07/SW32K3_RTD_4_4_2_0_1_D2207/Base_TS_T40D34M20I1R0/include/BasicTypes.h \
 C\:/nxp/S32DS.3.5/S32DS/software/PlatformSDK_S32K3_2022_07/SW32K3_RTD_4_4_2_0_1_D2207/Base_TS_T40D34M20I1R0/include/PlatformTypes.h \
 ../RTD/include/Siul2_Port_Ip_Types.h \
 C\:/nxp/S32DS.3.5/S32DS/software/PlatformSDK_S32K3_2022_07/SW32K3_RTD_4_4_2_0_1_D2207/Base_TS_T40D34M20I1R0/include/StandardTypes.h \
 C\:/nxp/S32DS.3.5/S32DS/software/PlatformSDK_S32K3_2022_07/SW32K3_RTD_4_4_2_0_1_D2207/Base_TS_T40D34M20I1R0/include/Platform_Types.h \
 C\:/nxp/S32DS.3.5/S32DS/software/PlatformSDK_S32K3_2022_07/SW32K3_RTD_4_4_2_0_1_D2207/Base_TS_T40D34M20I1R0/include/Compiler.h \
 C\:/nxp/S32DS.3.5/S32DS/software/PlatformSDK_S32K3_2022_07/SW32K3_RTD_4_4_2_0_1_D2207/Base_TS_T40D34M20I1R0/include/Compiler_Cfg.h \
 C\:/nxp/S32DS.3.5/S32DS/software/PlatformSDK_S32K3_2022_07/SW32K3_RTD_4_4_2_0_1_D2207/Base_TS_T40D34M20I1R0/include/CompilerDefinition.h \
 C\:/Users/abhi/workspaceS32DS.3.5/Lpspi_Flexio_Ip_Transfer_S32K312/generate/include/Siul2_Port_Ip_Defines.h \
 C\:/nxp/S32DS.3.5/S32DS/software/PlatformSDK_S32K3_2022_07/SW32K3_RTD_4_4_2_0_1_D2207/Base_TS_T40D34M20I1R0/header/S32K312_DCM_GPR.h \
 C\:/nxp/S32DS.3.5/S32DS/software/PlatformSDK_S32K3_2022_07/SW32K3_RTD_4_4_2_0_1_D2207/Base_TS_T40D34M20I1R0/include/Port_MemMap.h
../board/Siul2_Port_Ip_Cfg.h:
C\:/nxp/S32DS.3.5/S32DS/software/PlatformSDK_S32K3_2022_07/SW32K3_RTD_4_4_2_0_1_D2207/Base_TS_T40D34M20I1R0/header/S32K312_SIUL2.h:
C\:/nxp/S32DS.3.5/S32DS/software/PlatformSDK_S32K3_2022_07/SW32K3_RTD_4_4_2_0_1_D2207/Base_TS_T40D34M20I1R0/header/S32K312_COMMON.h:
C\:/nxp/S32DS.3.5/S32DS/software/PlatformSDK_S32K3_2022_07/SW32K3_RTD_4_4_2_0_1_D2207/Base_TS_T40D34M20I1R0/include/BasicTypes.h:
C\:/nxp/S32DS.3.5/S32DS/software/PlatformSDK_S32K3_2022_07/SW32K3_RTD_4_4_2_0_1_D2207/Base_TS_T40D34M20I1R0/include/PlatformTypes.h:
../RTD/include/Siul2_Port_Ip_Types.h:
C\:/nxp/S32DS.3.5/S32DS/software/PlatformSDK_S32K3_2022_07/SW32K3_RTD_4_4_2_0_1_D2207/Base_TS_T40D34M20I1R0/include/StandardTypes.h:
C\:/nxp/S32DS.3.5/S32DS/software/PlatformSDK_S32K3_2022_07/SW32K3_RTD_4_4_2_0_1_D2207/Base_TS_T40D34M20I1R0/include/Platform_Types.h:
C\:/nxp/S32DS.3.5/S32DS/software/PlatformSDK_S32K3_2022_07/SW32K3_RTD_4_4_2_0_1_D2207/Base_TS_T40D34M20I1R0/include/Compiler.h:
C\:/nxp/S32DS.3.5/S32DS/software/PlatformSDK_S32K3_2022_07/SW32K3_RTD_4_4_2_0_1_D2207/Base_TS_T40D34M20I1R0/include/Compiler_Cfg.h:
C\:/nxp/S32DS.3.5/S32DS/software/PlatformSDK_S32K3_2022_07/SW32K3_RTD_4_4_2_0_1_D2207/Base_TS_T40D34M20I1R0/include/CompilerDefinition.h:
C\:/Users/abhi/workspaceS32DS.3.5/Lpspi_Flexio_Ip_Transfer_S32K312/generate/include/Siul2_Port_Ip_Defines.h:
C\:/nxp/S32DS.3.5/S32DS/software/PlatformSDK_S32K3_2022_07/SW32K3_RTD_4_4_2_0_1_D2207/Base_TS_T40D34M20I1R0/header/S32K312_DCM_GPR.h:
C\:/nxp/S32DS.3.5/S32DS/software/PlatformSDK_S32K3_2022_07/SW32K3_RTD_4_4_2_0_1_D2207/Base_TS_T40D34M20I1R0/include/Port_MemMap.h:
