#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Nov 27 20:47:06 2020
# Process ID: 2808
# Current directory: C:/HaTiDeGit/HaTiDe_source/Minized_Board_Project/main1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11856 C:\HaTiDeGit\HaTiDe_source\Minized_Board_Project\main1\main1.xpr
# Log file: C:/HaTiDeGit/HaTiDe_source/Minized_Board_Project/main1/vivado.log
# Journal file: C:/HaTiDeGit/HaTiDe_source/Minized_Board_Project/main1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/HaTiDeGit/HaTiDe_source/Minized_Board_Project/main1/main1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 766.000 ; gain = 142.090
update_compile_order -fileset sources_1
open_bd_design {C:/HaTiDeGit/HaTiDe_source/Minized_Board_Project/main1/main1.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:ila:6.2 - ila_0
INFO: [xilinx.com:ip:ila:6.2-6] /ila_0: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
Adding component instance block -- xilinx.com:module_ref:KeyPadInterpreter:1.0 - KeyPadInterpreter_0_upgraded_ipi
Adding component instance block -- xilinx.com:module_ref:top:1.0 - top_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /RowDataIn(intr) and /ila_0/probe1(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /RowDataIn(intr) and /KeyPadInterpreter_0_upgraded_ipi/RowDataIn(undef)
Successfully read diagram <design_1> from BD file <C:/HaTiDeGit/HaTiDe_source/Minized_Board_Project/main1/main1.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 853.555 ; gain = 82.000
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:floating_point:7.1 floating_point_0
endgroup
set_property screensize {291 148} [get_bd_cells floating_point_0]
delete_bd_objs [get_bd_cells floating_point_0]
exit
INFO: [Common 17-206] Exiting Vivado at Fri Nov 27 21:52:48 2020...
