{
  "id": "sys_12_Languages.ASM_RISCV",
  "name": "ASM_RISCV",
  "category": "02_Assembly",
  "mandate": "NEVER APPLY UPDATES AUTOMATICALLY. REWRITE IN ANVIL.",
  "status": "awaiting_source",
  "sovereignty_level": "assimilated",
  "assimilated_at": "2026-01-19T02:45:27.600301",
  "origin": {
    "url": "https://github.com/riscv/riscv-isa-sim.git",
    "commit": "unknown",
    "policy": "monitor_only"
  }
}