/*
 * stm32f446xx.h
 *
 *  Created on: 05-Feb-2026
 *      Author: dayanand
 */

#ifndef INC_STM32F446XX_H_
#define INC_STM32F446XX_H_

#include <stdint.h>

#define __vo					volatile

/*
 * Common basic macros used in all files
 */

#define SET						1
#define RESET					0
#define ENABLE					SET
#define DISABLE					RESET
#define GPIO_PIN_SET			SET
#define GPIO_PIN_RESET			RESET

/*
 * Base Address for SRAM1, SRAM2, FLASH & ROM
 */

#define FLASH_BASEADDR			0x08000000U
#define ROM_BASEADDR			0x1FFF0000U
#define SRAM1_BASEADDR			0x20000000U
#define SRAM2_BASEADDR			0x2001C000U

/*
 * Base Address for APB1, APB2, AHB1, AHB2 & AHB3
 */

#define APB1_BASEADDR			0x40000000U
#define APB2_BASEADDR			0x40010000U
#define AHB1_BASEADDR			0x40020000U
#define AHB2_BASEADDR			0x50000000U
#define AHB3_BASEADDR			0xA0010000U

/*
 * Base Address for the GPIOx peripherals
 */

#define GPIOA_BASEADDR			(AHB1_BASEADDR + 0x0000)
#define GPIOB_BASEADDR			(AHB1_BASEADDR + 0x0400)
#define GPIOC_BASEADDR			(AHB1_BASEADDR + 0x0800)
#define GPIOD_BASEADDR			(AHB1_BASEADDR + 0x0C00)
#define GPIOE_BASEADDR			(AHB1_BASEADDR + 0x1000)
#define GPIOF_BASEADDR			(AHB1_BASEADDR + 0x1400)
#define GPIOG_BASEADDR			(AHB1_BASEADDR + 0x1800)
#define GPIOH_BASEADDR			(AHB1_BASEADDR + 0x1C00)

#define RCC_BASEADDR			(AHB1_BASEADDR + 0x3800)

/*
 * Base address for the SPIx peripherals
 */

#define SPI1_BASEADDR			(APB2_BASEADDR + 0x3000)
#define SPI2_BASEADDR			(APB1_BASEADDR + 0x3800)
#define SPI3_BASEADDR			(APB1_BASEADDR + 0x3C00)
#define SPI4_BASEADDR			(APB2_BASEADDR + 0x3400)

/*
 * Create the Structure for GPIOx peripherals
 */

typedef struct
{
	__vo uint32_t MODER;
	__vo uint32_t OTYPER;
	__vo uint32_t OSPEEDER;
	__vo uint32_t PUPDR;
	__vo uint32_t IDR;
	__vo uint32_t ODR;
	__vo uint32_t BSRR;
	__vo uint32_t LCKR;
	__vo uint32_t AFR[2];
}GPIO_RegDef_t;

/*
 * Create the Structure for RCC peripherals
 */

typedef struct
{
	__vo uint32_t CR;
	__vo uint32_t PLLCFGR;
	__vo uint32_t CFGR;
	__vo uint32_t CIR;
	__vo uint32_t AHB1RSTR;
	__vo uint32_t AHB2RSTR;
	__vo uint32_t AHB3RSTR;
	uint32_t	RESERVED0;
	__vo uint32_t APB1RSTR;
	__vo uint32_t APB2RSTR;
	uint32_t	RESERVED1[2];
	__vo uint32_t AHB1ENR;
	__vo uint32_t AHB2ENR;
	__vo uint32_t AHB3ENR;
	uint32_t	RESERVED2;
	__vo uint32_t APB1ENR;
	__vo uint32_t APB2ENR;
	uint32_t	RESERVED3[2];
	__vo uint32_t AHB1LPENR;
	__vo uint32_t AHB2LPENR;
	__vo uint32_t AHB3LPENR;
	uint32_t	RESERVED4;
	__vo uint32_t APB1LPENR;
	__vo uint32_t APB2LPENR;
	uint32_t	RESERVED5[2];
	__vo uint32_t BDCR;
	__vo uint32_t CSR;
	uint32_t	RESERVED6[2];
	__vo uint32_t SSCGR;
	__vo uint32_t PLLI2SCFGR;
	__vo uint32_t PLLSAICFGR;
	__vo uint32_t DCKCFGR;
	__vo uint32_t CKGATENR;
	__vo uint32_t DCKCFGR2;
}RCC_RegDef_t;

/*
 * Create the structure for the SPIx
 */

typedef struct
{
	__vo uint32_t CR1;
	__vo uint32_t CR2;
	__vo uint32_t SR;
	__vo uint32_t DR;
	__vo uint32_t CRCPR;
	__vo uint32_t RXCRCR;
	__vo uint32_t TXCRCR;
	__vo uint32_t I2SCFGR;
	__vo uint32_t I2SPR;
}SPI_RegDef_t;


/*
 * Peripheral address type casted to GPIOx RegDef_t
 */

#define GPIOA					((GPIO_RegDef_t*)GPIOA_BASEADDR)
#define GPIOB					((GPIO_RegDef_t*)GPIOB_BASEADDR)
#define GPIOC					((GPIO_RegDef_t*)GPIOC_BASEADDR)
#define GPIOD					((GPIO_RegDef_t*)GPIOD_BASEADDR)
#define GPIOE					((GPIO_RegDef_t*)GPIOE_BASEADDR)
#define GPIOF					((GPIO_RegDef_t*)GPIOF_BASEADDR)
#define GPIOG					((GPIO_RegDef_t*)GPIOG_BASEADDR)
#define GPIOH					((GPIO_RegDef_t*)GPIOH_BASEADDR)

/*
 * Peripheral address type casted to RCC RegDef_t
 */

#define RCC						((RCC_RegDef_t*)RCC_BASEADDR)

/*
 * Peripheral Address casted for the SPIx
 */

#define SPI1					((SPI_RegDef_t*)SPI1_BASEADDR)
#define SPI2					((SPI_RegDef_t*)SPI2_BASEADDR)
#define SPI3					((SPI_RegDef_t*)SPI3_BASEADDR)
#define SPI4					((SPI_RegDef_t*)SPI4_BASEADDR)

/*
 * Peripheral Clock Enable for the GPIOx
 */

#define GPIOA_PCLK_EN()			(RCC->AHB1ENR |= (1<<0))
#define GPIOB_PCLK_EN()			(RCC->AHB1ENR |= (1<<1))
#define GPIOC_PCLK_EN()			(RCC->AHB1ENR |= (1<<2))
#define GPIOD_PCLK_EN()			(RCC->AHB1ENR |= (1<<3))
#define GPIOE_PCLK_EN()			(RCC->AHB1ENR |= (1<<4))
#define GPIOF_PCLK_EN()			(RCC->AHB1ENR |= (1<<5))
#define GPIOG_PCLK_EN()			(RCC->AHB1ENR |= (1<<6))
#define GPIOH_PCLK_EN()			(RCC->AHB1ENR |= (1<<7))

/*
 * Peripheral Clock Disable for the GPIOx
 */

#define GPIOA_PCLK_DIS()		(RCC->AHB1ENR &= ~(1<<0))
#define GPIOB_PCLK_DIS()		(RCC->AHB1ENR &= ~(1<<1))
#define GPIOC_PCLK_DIS()		(RCC->AHB1ENR &= ~(1<<2))
#define GPIOD_PCLK_DIS()		(RCC->AHB1ENR &= ~(1<<3))
#define GPIOE_PCLK_DIS()		(RCC->AHB1ENR &= ~(1<<4))
#define GPIOF_PCLK_DIS()		(RCC->AHB1ENR &= ~(1<<5))
#define GPIOG_PCLK_DIS()		(RCC->AHB1ENR &= ~(1<<6))
#define GPIOH_PCLK_DIS()		(RCC->AHB1ENR &= ~(1<<7))

/*
 * Macros for reset register the GPIOx pins
 */

#define GPIOA_REG_RESET()		do { (RCC->AHB1RSTR |= (1<<0)); (RCC->AHB1RSTR) &= ~(1<<0); }while(0)
#define GPIOB_REG_RESET()		do { (RCC->AHB1RSTR |= (1<<1)); (RCC->AHB1RSTR) &= ~(1<<1); }while(0)
#define GPIOC_REG_RESET()		do { (RCC->AHB1RSTR |= (1<<2)); (RCC->AHB1RSTR) &= ~(1<<2); }while(0)
#define GPIOD_REG_RESET()		do { (RCC->AHB1RSTR |= (1<<3)); (RCC->AHB1RSTR) &= ~(1<<3); }while(0)
#define GPIOE_REG_RESET()		do { (RCC->AHB1RSTR |= (1<<4)); (RCC->AHB1RSTR) &= ~(1<<4); }while(0)
#define GPIOF_REG_RESET()		do { (RCC->AHB1RSTR |= (1<<5)); (RCC->AHB1RSTR) &= ~(1<<5); }while(0)
#define GPIOG_REG_RESET()		do { (RCC->AHB1RSTR |= (1<<6)); (RCC->AHB1RSTR) &= ~(1<<6); }while(0)
#define GPIOH_REG_RESET()		do { (RCC->AHB1RSTR |= (1<<7)); (RCC->AHB1RSTR) &= ~(1<<7); }while(0)

/*
 * Peripheral Clock enable for the SPIx
 */

#define SPI1_PCLK_EN()			(RCC->APB2ENR |= (1<<12))
#define SPI2_PCLK_EN()			(RCC->APB1ENR |= (1<<14))
#define SPI3_PCLK_EN()			(RCC->APB1ENR |= (1<<15))
#define SPI4_PCLK_EN()			(RCC->APB2ENR |= (1<<13))

/*
 * Peripheral Clock Disable for the SPIx
 */

#define SPI1_PCLK_DIS()			(RCC->APB2ENR &= ~(1<<12))
#define SPI2_PCLK_DIS()			(RCC->APB1ENR &= ~(1<<14))
#define SPI3_PCLK_DIS()			(RCC->APB1ENR &= ~(1<<15))
#define SPI4_PCLK_DIS()			(RCC->APB2ENR &= ~(1<<13))

/*
 * Macros for Reset the SPIx pins
 */

#define SPI1_REG_RESET()		do { (RCC->APB2RSTR |= (1<<12)); (RCC->APB2RSTR &= ~(1<<12)); }while(0)
#define SPI2_REG_RESET()		do { (RCC->APB1RSTR |= (1<<14)); (RCC->APB1RSTR &= ~(1<<14)); }while(0)
#define SPI3_REG_RESET()		do { (RCC->APB1RSTR |= (1<<15)); (RCC->APB1RSTR &= ~(1<<15)); }while(0)
#define SPI4_REG_RESET()		do { (RCC->APB2RSTR |= (1<<12)); (RCC->APB2RSTR &= ~(1<<12)); }while(0)

/*
 * Macros of the register used in CR1 of the SPI
 */

#define SPI_CR1_CPHA			0
#define SPI_CR1_CPOL			1
#define SPI_CR1_MSTR			2
#define SPI_CR1_BR				3
#define SPI_CR1_SPE				6
#define SPI_CR1_LSB_FIRST		7
#define SPI_CR1_SSI				8
#define SPI_CR1_SSM				9
#define SPI_CR1_RXONLY			10
#define SPI_CR1_DFF				11
#define SPI_CR1_CRCNEXT			12
#define SPI_CR1_CRCEN			13
#define SPI_CR1_BIDIOE			14
#define SPI_CR1_BIDIMODE		15

/*
 * Macros of the register used in CR2 of the SPI
 */

#define SPI_CR2_RXDMAEN			0
#define SPI_CR2_TXDMAEN			1
#define SPI_CR2_SSOE			2
#define SPI_CR2_FRF				4
#define SPI_CR2_ERRIE			5
#define SPI_CR2_RXNEIE			6
#define SPI_CR2_TXEIE			7

/*
 * Macros of the register used in SR of the SPI
 */

#define SPI_SR_RXNE				0
#define SPI_SR_TXE				1
#define SPI_SR_CHSIDE			2
#define SPI_SR_UDR				3
#define SPI_SR_CRCERR			4
#define SPI_SR_MODF				5
#define SPI_SR_OVR				6
#define SPI_SR_BSY				7
#define SPI_SR_FRE				8


#include "stm32f446xx_gpio_driver.h"
#include "stm32f446xx_spi_driver.h"

#endif /* INC_STM32F446XX_H_ */
