Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date              : Wed Aug 11 18:26:21 2021
| Host              : DESKTOP-C3F5G4E running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design            : top
| Device            : xcku040-ffva1156
| Speed File        : -2  PRODUCTION 1.24 11-02-2017
| Temperature Grade : I
----------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.962        0.000                      0                  403        0.043        0.000                      0                  403        1.100        0.000                       0                   254  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
sys_clk_p             {0.000 2.500}        5.000           200.000         
  clk_out1_video_pll  {0.000 5.000}        10.000          100.000         
  clk_out2_video_pll  {0.000 3.368}        6.737           148.438         
  clkfbout_video_pll  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_p                                                                                                                                                               1.100        0.000                       0                     1  
  clk_out1_video_pll        7.226        0.000                      0                  168        0.043        0.000                      0                  168        4.725        0.000                       0                   117  
  clk_out2_video_pll        2.962        0.000                      0                  235        0.043        0.000                      0                  235        2.514        0.000                       0                   133  
  clkfbout_video_pll                                                                                                                                                    8.621        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_p
  To Clock:  sys_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sys_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME3_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME3_ADV_X0Y1  video_pll_m0/inst/mmcme3_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME3_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME3_ADV_X0Y1  video_pll_m0/inst/mmcme3_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME3_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME3_ADV_X0Y1  video_pll_m0/inst/mmcme3_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME3_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME3_ADV_X0Y1  video_pll_m0/inst/mmcme3_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME3_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME3_ADV_X0Y1  video_pll_m0/inst/mmcme3_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_video_pll
  To Clock:  clk_out1_video_pll

Setup :            0  Failing Endpoints,  Worst Slack        7.226ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.043ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.226ns  (required time - arrival time)
  Source:                 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_video_pll rise@10.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        2.901ns  (logic 0.578ns (19.924%)  route 2.323ns (80.076%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.906ns = ( 9.094 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.046ns (routing 0.794ns, distribution 1.252ns)
  Clock Net Delay (Destination): 2.072ns (routing 0.733ns, distribution 1.339ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    video_pll_m0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    video_pll_m0/inst/clk_in1_video_pll
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.969    -3.472 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    -3.069    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.986 r  video_pll_m0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=115, routed)         2.046    -0.940    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out1
    SLICE_X48Y88         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y88         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117    -0.823 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[11]/Q
                         net (fo=4, routed)           0.698    -0.125    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[11]
    SLICE_X49Y88         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.173     0.048 f  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_5/O
                         net (fo=4, routed)           0.782     0.830    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_5_n_0
    SLICE_X48Y88         LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.115     0.945 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[3]_i_2/O
                         net (fo=2, routed)           0.817     1.762    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[3]_i_2_n_0
    SLICE_X49Y87         LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.173     1.935 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[2]_i_1/O
                         net (fo=1, routed)           0.026     1.961    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/p_1_in[2]
    SLICE_X49Y87         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     10.000    10.000 r  
    AK17                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    10.384 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.435    video_pll_m0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.435 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.213    video_pll_m0/inst/clk_in1_video_pll
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.611     6.602 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     6.947    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.022 r  video_pll_m0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=115, routed)         2.072     9.094    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out1
    SLICE_X49Y87         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[2]/C
                         clock pessimism              0.102     9.197    
                         clock uncertainty           -0.068     9.129    
    SLICE_X49Y87         FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.058     9.187    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          9.187    
                         arrival time                          -1.961    
  -------------------------------------------------------------------
                         slack                                  7.226    

Slack (MET) :             7.231ns  (required time - arrival time)
  Source:                 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_video_pll rise@10.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        2.897ns  (logic 0.578ns (19.952%)  route 2.319ns (80.048%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.906ns = ( 9.094 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.046ns (routing 0.794ns, distribution 1.252ns)
  Clock Net Delay (Destination): 2.072ns (routing 0.733ns, distribution 1.339ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    video_pll_m0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    video_pll_m0/inst/clk_in1_video_pll
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.969    -3.472 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    -3.069    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.986 r  video_pll_m0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=115, routed)         2.046    -0.940    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out1
    SLICE_X48Y88         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y88         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117    -0.823 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[11]/Q
                         net (fo=4, routed)           0.698    -0.125    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[11]
    SLICE_X49Y88         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.173     0.048 f  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_5/O
                         net (fo=4, routed)           0.782     0.830    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_5_n_0
    SLICE_X48Y88         LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.115     0.945 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[3]_i_2/O
                         net (fo=2, routed)           0.816     1.761    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[3]_i_2_n_0
    SLICE_X49Y87         LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.173     1.934 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[3]_i_1/O
                         net (fo=1, routed)           0.023     1.957    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/p_1_in[3]
    SLICE_X49Y87         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     10.000    10.000 r  
    AK17                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    10.384 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.435    video_pll_m0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.435 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.213    video_pll_m0/inst/clk_in1_video_pll
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.611     6.602 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     6.947    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.022 r  video_pll_m0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=115, routed)         2.072     9.094    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out1
    SLICE_X49Y87         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[3]/C
                         clock pessimism              0.102     9.197    
                         clock uncertainty           -0.068     9.129    
    SLICE_X49Y87         FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.059     9.188    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          9.188    
                         arrival time                          -1.957    
  -------------------------------------------------------------------
                         slack                                  7.231    

Slack (MET) :             7.343ns  (required time - arrival time)
  Source:                 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_video_pll rise@10.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        2.588ns  (logic 0.647ns (25.000%)  route 1.941ns (75.000%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.910ns = ( 9.090 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.669ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.317ns (routing 0.794ns, distribution 1.523ns)
  Clock Net Delay (Destination): 2.068ns (routing 0.733ns, distribution 1.335ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    video_pll_m0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    video_pll_m0/inst/clk_in1_video_pll
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.969    -3.472 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    -3.069    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.986 r  video_pll_m0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=115, routed)         2.317    -0.669    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out1
    SLICE_X49Y87         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y87         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117    -0.552 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[0]/Q
                         net (fo=7, routed)           0.229    -0.323    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[0]
    SLICE_X49Y87         LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.205    -0.118 f  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[9]_i_3/O
                         net (fo=6, routed)           0.825     0.707    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[9]_i_3_n_0
    SLICE_X48Y88         LUT4 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.153     0.860 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_6/O
                         net (fo=4, routed)           0.860     1.720    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_6_n_0
    SLICE_X49Y88         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.172     1.892 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[14]_i_1/O
                         net (fo=1, routed)           0.027     1.919    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/p_1_in[14]
    SLICE_X49Y88         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     10.000    10.000 r  
    AK17                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    10.384 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.435    video_pll_m0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.435 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.213    video_pll_m0/inst/clk_in1_video_pll
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.611     6.602 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     6.947    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.022 r  video_pll_m0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=115, routed)         2.068     9.090    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out1
    SLICE_X49Y88         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[14]/C
                         clock pessimism              0.180     9.270    
                         clock uncertainty           -0.068     9.202    
    SLICE_X49Y88         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.060     9.262    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          9.262    
                         arrival time                          -1.919    
  -------------------------------------------------------------------
                         slack                                  7.343    

Slack (MET) :             7.345ns  (required time - arrival time)
  Source:                 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_video_pll rise@10.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        2.586ns  (logic 0.647ns (25.019%)  route 1.939ns (74.981%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.910ns = ( 9.090 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.669ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.317ns (routing 0.794ns, distribution 1.523ns)
  Clock Net Delay (Destination): 2.068ns (routing 0.733ns, distribution 1.335ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    video_pll_m0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    video_pll_m0/inst/clk_in1_video_pll
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.969    -3.472 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    -3.069    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.986 r  video_pll_m0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=115, routed)         2.317    -0.669    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out1
    SLICE_X49Y87         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y87         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117    -0.552 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[0]/Q
                         net (fo=7, routed)           0.229    -0.323    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[0]
    SLICE_X49Y87         LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.205    -0.118 f  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[9]_i_3/O
                         net (fo=6, routed)           0.825     0.707    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[9]_i_3_n_0
    SLICE_X48Y88         LUT4 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.153     0.860 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_6/O
                         net (fo=4, routed)           0.859     1.719    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_6_n_0
    SLICE_X49Y88         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.172     1.891 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_2/O
                         net (fo=1, routed)           0.026     1.917    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/p_1_in[15]
    SLICE_X49Y88         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     10.000    10.000 r  
    AK17                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    10.384 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.435    video_pll_m0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.435 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.213    video_pll_m0/inst/clk_in1_video_pll
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.611     6.602 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     6.947    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.022 r  video_pll_m0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=115, routed)         2.068     9.090    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out1
    SLICE_X49Y88         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[15]/C
                         clock pessimism              0.180     9.270    
                         clock uncertainty           -0.068     9.202    
    SLICE_X49Y88         FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.060     9.262    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          9.262    
                         arrival time                          -1.917    
  -------------------------------------------------------------------
                         slack                                  7.345    

Slack (MET) :             7.436ns  (required time - arrival time)
  Source:                 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_video_pll rise@10.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        2.496ns  (logic 0.590ns (23.638%)  route 1.906ns (76.362%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.908ns = ( 9.092 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.669ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.317ns (routing 0.794ns, distribution 1.523ns)
  Clock Net Delay (Destination): 2.070ns (routing 0.733ns, distribution 1.337ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    video_pll_m0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    video_pll_m0/inst/clk_in1_video_pll
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.969    -3.472 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    -3.069    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.986 r  video_pll_m0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=115, routed)         2.317    -0.669    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out1
    SLICE_X49Y87         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y87         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117    -0.552 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[0]/Q
                         net (fo=7, routed)           0.229    -0.323    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[0]
    SLICE_X49Y87         LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.205    -0.118 f  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[9]_i_3/O
                         net (fo=6, routed)           0.825     0.707    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[9]_i_3_n_0
    SLICE_X48Y88         LUT4 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.153     0.860 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_6/O
                         net (fo=4, routed)           0.823     1.683    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_6_n_0
    SLICE_X49Y88         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.115     1.798 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[12]_i_1/O
                         net (fo=1, routed)           0.029     1.827    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/p_1_in[12]
    SLICE_X49Y88         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     10.000    10.000 r  
    AK17                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    10.384 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.435    video_pll_m0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.435 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.213    video_pll_m0/inst/clk_in1_video_pll
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.611     6.602 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     6.947    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.022 r  video_pll_m0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=115, routed)         2.070     9.092    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out1
    SLICE_X49Y88         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[12]/C
                         clock pessimism              0.180     9.272    
                         clock uncertainty           -0.068     9.204    
    SLICE_X49Y88         FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.059     9.263    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          9.263    
                         arrival time                          -1.827    
  -------------------------------------------------------------------
                         slack                                  7.436    

Slack (MET) :             7.437ns  (required time - arrival time)
  Source:                 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_video_pll rise@10.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        2.495ns  (logic 0.590ns (23.647%)  route 1.905ns (76.353%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.908ns = ( 9.092 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.669ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.317ns (routing 0.794ns, distribution 1.523ns)
  Clock Net Delay (Destination): 2.070ns (routing 0.733ns, distribution 1.337ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    video_pll_m0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    video_pll_m0/inst/clk_in1_video_pll
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.969    -3.472 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    -3.069    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.986 r  video_pll_m0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=115, routed)         2.317    -0.669    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out1
    SLICE_X49Y87         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y87         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117    -0.552 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[0]/Q
                         net (fo=7, routed)           0.229    -0.323    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[0]
    SLICE_X49Y87         LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.205    -0.118 f  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[9]_i_3/O
                         net (fo=6, routed)           0.825     0.707    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[9]_i_3_n_0
    SLICE_X48Y88         LUT4 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.153     0.860 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_6/O
                         net (fo=4, routed)           0.824     1.684    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_6_n_0
    SLICE_X49Y88         LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.115     1.799 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[13]_i_1/O
                         net (fo=1, routed)           0.027     1.826    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/p_1_in[13]
    SLICE_X49Y88         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     10.000    10.000 r  
    AK17                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    10.384 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.435    video_pll_m0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.435 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.213    video_pll_m0/inst/clk_in1_video_pll
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.611     6.602 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     6.947    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.022 r  video_pll_m0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=115, routed)         2.070     9.092    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out1
    SLICE_X49Y88         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[13]/C
                         clock pessimism              0.180     9.272    
                         clock uncertainty           -0.068     9.204    
    SLICE_X49Y88         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.059     9.263    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          9.263    
                         arrival time                          -1.826    
  -------------------------------------------------------------------
                         slack                                  7.437    

Slack (MET) :             7.644ns  (required time - arrival time)
  Source:                 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_video_pll rise@10.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        1.966ns  (logic 0.618ns (31.434%)  route 1.348ns (68.566%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.385ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.157ns = ( 8.843 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.318ns (routing 0.794ns, distribution 1.524ns)
  Clock Net Delay (Destination): 1.821ns (routing 0.733ns, distribution 1.088ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    video_pll_m0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    video_pll_m0/inst/clk_in1_video_pll
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.969    -3.472 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    -3.069    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.986 r  video_pll_m0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=115, routed)         2.318    -0.668    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out1
    SLICE_X49Y89         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y89         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117    -0.551 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[6]/Q
                         net (fo=5, routed)           0.315    -0.236    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[6]
    SLICE_X49Y89         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.116    -0.120 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_7/O
                         net (fo=3, routed)           0.223     0.103    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_7_n_0
    SLICE_X49Y87         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.175     0.278 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_3/O
                         net (fo=4, routed)           0.775     1.053    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_3_n_0
    SLICE_X48Y88         LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.210     1.263 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[11]_i_1/O
                         net (fo=1, routed)           0.035     1.298    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/p_1_in[11]
    SLICE_X48Y88         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     10.000    10.000 r  
    AK17                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    10.384 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.435    video_pll_m0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.435 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.213    video_pll_m0/inst/clk_in1_video_pll
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.611     6.602 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     6.947    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.022 r  video_pll_m0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=115, routed)         1.821     8.843    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out1
    SLICE_X48Y88         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[11]/C
                         clock pessimism              0.103     8.947    
                         clock uncertainty           -0.068     8.879    
    SLICE_X48Y88         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.063     8.942    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          8.942    
                         arrival time                          -1.298    
  -------------------------------------------------------------------
                         slack                                  7.644    

Slack (MET) :             7.667ns  (required time - arrival time)
  Source:                 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_video_pll rise@10.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        1.939ns  (logic 0.599ns (30.892%)  route 1.340ns (69.108%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.385ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.157ns = ( 8.843 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.318ns (routing 0.794ns, distribution 1.524ns)
  Clock Net Delay (Destination): 1.821ns (routing 0.733ns, distribution 1.088ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    video_pll_m0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    video_pll_m0/inst/clk_in1_video_pll
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.969    -3.472 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    -3.069    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.986 r  video_pll_m0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=115, routed)         2.318    -0.668    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out1
    SLICE_X49Y89         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y89         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117    -0.551 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[6]/Q
                         net (fo=5, routed)           0.315    -0.236    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[6]
    SLICE_X49Y89         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.116    -0.120 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_7/O
                         net (fo=3, routed)           0.223     0.103    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_7_n_0
    SLICE_X49Y87         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.175     0.278 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_3/O
                         net (fo=4, routed)           0.775     1.053    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_3_n_0
    SLICE_X48Y88         LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.191     1.244 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[10]_i_1/O
                         net (fo=1, routed)           0.027     1.271    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/p_1_in[10]
    SLICE_X48Y88         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     10.000    10.000 r  
    AK17                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    10.384 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.435    video_pll_m0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.435 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.213    video_pll_m0/inst/clk_in1_video_pll
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.611     6.602 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     6.947    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.022 r  video_pll_m0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=115, routed)         1.821     8.843    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out1
    SLICE_X48Y88         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[10]/C
                         clock pessimism              0.103     8.947    
                         clock uncertainty           -0.068     8.879    
    SLICE_X48Y88         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.059     8.938    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          8.938    
                         arrival time                          -1.271    
  -------------------------------------------------------------------
                         slack                                  7.667    

Slack (MET) :             7.682ns  (required time - arrival time)
  Source:                 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_video_pll rise@10.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        1.817ns  (logic 0.449ns (24.711%)  route 1.368ns (75.289%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.385ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.157ns = ( 8.843 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.318ns (routing 0.794ns, distribution 1.524ns)
  Clock Net Delay (Destination): 1.821ns (routing 0.733ns, distribution 1.088ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    video_pll_m0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    video_pll_m0/inst/clk_in1_video_pll
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.969    -3.472 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    -3.069    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.986 r  video_pll_m0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=115, routed)         2.318    -0.668    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out1
    SLICE_X49Y89         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y89         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117    -0.551 f  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[6]/Q
                         net (fo=5, routed)           0.315    -0.236    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[6]
    SLICE_X49Y89         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.116    -0.120 f  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_7/O
                         net (fo=3, routed)           0.223     0.103    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_7_n_0
    SLICE_X49Y87         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.175     0.278 f  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_3/O
                         net (fo=4, routed)           0.073     0.351    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_3_n_0
    SLICE_X49Y87         LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.041     0.392 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_1/O
                         net (fo=16, routed)          0.757     1.149    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_1_n_0
    SLICE_X48Y88         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     10.000    10.000 r  
    AK17                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    10.384 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.435    video_pll_m0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.435 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.213    video_pll_m0/inst/clk_in1_video_pll
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.611     6.602 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     6.947    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.022 r  video_pll_m0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=115, routed)         1.821     8.843    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out1
    SLICE_X48Y88         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[11]/C
                         clock pessimism              0.103     8.947    
                         clock uncertainty           -0.068     8.879    
    SLICE_X48Y88         FDRE (Setup_DFF2_SLICEM_C_CE)
                                                     -0.048     8.831    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          8.831    
                         arrival time                          -1.149    
  -------------------------------------------------------------------
                         slack                                  7.682    

Slack (MET) :             7.686ns  (required time - arrival time)
  Source:                 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_video_pll rise@10.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        1.814ns  (logic 0.449ns (24.752%)  route 1.365ns (75.248%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.385ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.157ns = ( 8.843 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.318ns (routing 0.794ns, distribution 1.524ns)
  Clock Net Delay (Destination): 1.821ns (routing 0.733ns, distribution 1.088ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    video_pll_m0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    video_pll_m0/inst/clk_in1_video_pll
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.969    -3.472 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    -3.069    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.986 r  video_pll_m0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=115, routed)         2.318    -0.668    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out1
    SLICE_X49Y89         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y89         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117    -0.551 f  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[6]/Q
                         net (fo=5, routed)           0.315    -0.236    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[6]
    SLICE_X49Y89         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.116    -0.120 f  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_7/O
                         net (fo=3, routed)           0.223     0.103    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_7_n_0
    SLICE_X49Y87         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.175     0.278 f  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_3/O
                         net (fo=4, routed)           0.073     0.351    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_3_n_0
    SLICE_X49Y87         LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.041     0.392 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_1/O
                         net (fo=16, routed)          0.754     1.146    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_1_n_0
    SLICE_X48Y88         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     10.000    10.000 r  
    AK17                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    10.384 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.435    video_pll_m0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.435 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.213    video_pll_m0/inst/clk_in1_video_pll
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.611     6.602 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     6.947    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.022 r  video_pll_m0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=115, routed)         1.821     8.843    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out1
    SLICE_X48Y88         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[10]/C
                         clock pessimism              0.103     8.947    
                         clock uncertainty           -0.068     8.879    
    SLICE_X48Y88         FDRE (Setup_DFF_SLICEM_C_CE)
                                                     -0.047     8.832    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          8.832    
                         arrival time                          -1.146    
  -------------------------------------------------------------------
                         slack                                  7.686    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.094ns (47.716%)  route 0.103ns (52.284%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.698ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Net Delay (Source):      1.013ns (routing 0.376ns, distribution 0.637ns)
  Clock Net Delay (Destination): 1.210ns (routing 0.416ns, distribution 0.794ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    video_pll_m0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    video_pll_m0/inst/clk_in1_video_pll
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.425    -1.747 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -1.581    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.554 r  video_pll_m0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=115, routed)         1.013    -0.541    i2c_config_m0/i2c_master_top_m0/clk_out1
    SLICE_X49Y90         FDCE                                         r  i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y90         FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.049    -0.492 r  i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[6]/Q
                         net (fo=7, routed)           0.088    -0.404    i2c_config_m0/i2c_master_top_m0/byte_controller/out[6]
    SLICE_X51Y90         LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.045    -0.359 r  i2c_config_m0/i2c_master_top_m0/byte_controller/FSM_onehot_state[7]_i_1/O
                         net (fo=1, routed)           0.015    -0.344    i2c_config_m0/i2c_master_top_m0/byte_controller_n_13
    SLICE_X51Y90         FDCE                                         r  i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    video_pll_m0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    video_pll_m0/inst/clk_in1_video_pll
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.081    -2.147 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208    -1.939    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.908 r  video_pll_m0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=115, routed)         1.210    -0.698    i2c_config_m0/i2c_master_top_m0/clk_out1
    SLICE_X51Y90         FDCE                                         r  i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[7]/C
                         clock pessimism              0.255    -0.443    
    SLICE_X51Y90         FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.056    -0.387    i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[7]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/dSDA_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sto_condition_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.094ns (66.667%)  route 0.047ns (33.333%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.696ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.214ns
  Clock Net Delay (Source):      1.030ns (routing 0.376ns, distribution 0.654ns)
  Clock Net Delay (Destination): 1.212ns (routing 0.416ns, distribution 0.796ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    video_pll_m0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    video_pll_m0/inst/clk_in1_video_pll
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.425    -1.747 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -1.581    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.554 r  video_pll_m0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=115, routed)         1.030    -0.524    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out1
    SLICE_X50Y88         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/dSDA_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y88         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.049    -0.475 f  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/dSDA_reg/Q
                         net (fo=1, routed)           0.035    -0.440    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/dSDA
    SLICE_X50Y88         LUT4 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.045    -0.395 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sto_condition_i_1/O
                         net (fo=1, routed)           0.012    -0.383    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sto_condition
    SLICE_X50Y88         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sto_condition_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    video_pll_m0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    video_pll_m0/inst/clk_in1_video_pll
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.081    -2.147 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208    -1.939    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.908 r  video_pll_m0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=115, routed)         1.212    -0.696    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out1
    SLICE_X50Y88         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sto_condition_reg/C
                         clock pessimism              0.214    -0.482    
    SLICE_X50Y88         FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.056    -0.426    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sto_condition_reg
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.383    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 i2c_config_m0/i2c_master_top_m0/byte_controller/ld_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.093ns (50.000%)  route 0.093ns (50.000%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.695ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Net Delay (Source):      1.028ns (routing 0.376ns, distribution 0.652ns)
  Clock Net Delay (Destination): 1.213ns (routing 0.416ns, distribution 0.797ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    video_pll_m0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    video_pll_m0/inst/clk_in1_video_pll
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.425    -1.747 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -1.581    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.554 r  video_pll_m0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=115, routed)         1.028    -0.526    i2c_config_m0/i2c_master_top_m0/byte_controller/clk_out1
    SLICE_X52Y87         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/ld_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y87         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.048    -0.478 r  i2c_config_m0/i2c_master_top_m0/byte_controller/ld_reg/Q
                         net (fo=12, routed)          0.077    -0.401    i2c_config_m0/i2c_master_top_m0/byte_controller/ld_reg_n_0
    SLICE_X51Y87         LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.045    -0.356 r  i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt[1]_i_1/O
                         net (fo=1, routed)           0.016    -0.340    i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt[1]_i_1_n_0
    SLICE_X51Y87         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    video_pll_m0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    video_pll_m0/inst/clk_in1_video_pll
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.081    -2.147 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208    -1.939    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.908 r  video_pll_m0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=115, routed)         1.213    -0.695    i2c_config_m0/i2c_master_top_m0/byte_controller/clk_out1
    SLICE_X51Y87         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt_reg[1]/C
                         clock pessimism              0.256    -0.439    
    SLICE_X51Y87         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056    -0.383    i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 i2c_config_m0/i2c_master_top_m0/ack_in_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/core_txd_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.094ns (65.278%)  route 0.050ns (34.722%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.697ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.214ns
  Clock Net Delay (Source):      1.028ns (routing 0.376ns, distribution 0.652ns)
  Clock Net Delay (Destination): 1.211ns (routing 0.416ns, distribution 0.795ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    video_pll_m0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    video_pll_m0/inst/clk_in1_video_pll
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.425    -1.747 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -1.581    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.554 r  video_pll_m0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=115, routed)         1.028    -0.526    i2c_config_m0/i2c_master_top_m0/clk_out1
    SLICE_X51Y88         FDCE                                         r  i2c_config_m0/i2c_master_top_m0/ack_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y88         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049    -0.477 r  i2c_config_m0/i2c_master_top_m0/ack_in_reg/Q
                         net (fo=1, routed)           0.035    -0.442    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/ack_in
    SLICE_X51Y88         LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.045    -0.397 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/core_txd_i_1/O
                         net (fo=1, routed)           0.015    -0.382    i2c_config_m0/i2c_master_top_m0/byte_controller/core_txd
    SLICE_X51Y88         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/core_txd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    video_pll_m0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    video_pll_m0/inst/clk_in1_video_pll
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.081    -2.147 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208    -1.939    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.908 r  video_pll_m0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=115, routed)         1.211    -0.697    i2c_config_m0/i2c_master_top_m0/byte_controller/clk_out1
    SLICE_X51Y88         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/core_txd_reg/C
                         clock pessimism              0.214    -0.483    
    SLICE_X51Y88         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056    -0.427    i2c_config_m0/i2c_master_top_m0/byte_controller/core_txd_reg
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.382    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 i2c_config_m0/i2c_master_top_m0/byte_controller/ld_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.103ns (53.927%)  route 0.088ns (46.073%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.695ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Net Delay (Source):      1.028ns (routing 0.376ns, distribution 0.652ns)
  Clock Net Delay (Destination): 1.213ns (routing 0.416ns, distribution 0.797ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    video_pll_m0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    video_pll_m0/inst/clk_in1_video_pll
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.425    -1.747 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -1.581    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.554 r  video_pll_m0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=115, routed)         1.028    -0.526    i2c_config_m0/i2c_master_top_m0/byte_controller/clk_out1
    SLICE_X52Y87         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/ld_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y87         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.048    -0.478 r  i2c_config_m0/i2c_master_top_m0/byte_controller/ld_reg/Q
                         net (fo=12, routed)          0.077    -0.401    i2c_config_m0/i2c_master_top_m0/byte_controller/ld_reg_n_0
    SLICE_X51Y87         LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.055    -0.346 r  i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt[2]_i_2/O
                         net (fo=1, routed)           0.011    -0.335    i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt[2]_i_2_n_0
    SLICE_X51Y87         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    video_pll_m0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    video_pll_m0/inst/clk_in1_video_pll
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.081    -2.147 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208    -1.939    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.908 r  video_pll_m0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=115, routed)         1.213    -0.695    i2c_config_m0/i2c_master_top_m0/byte_controller/clk_out1
    SLICE_X51Y87         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt_reg[2]/C
                         clock pessimism              0.256    -0.439    
    SLICE_X51Y87         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.056    -0.383    i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/dSCL_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_en_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.110ns  (logic 0.063ns (57.273%)  route 0.047ns (42.727%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.696ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.179ns
  Clock Net Delay (Source):      1.032ns (routing 0.376ns, distribution 0.656ns)
  Clock Net Delay (Destination): 1.212ns (routing 0.416ns, distribution 0.796ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    video_pll_m0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    video_pll_m0/inst/clk_in1_video_pll
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.425    -1.747 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -1.581    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.554 r  video_pll_m0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=115, routed)         1.032    -0.522    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out1
    SLICE_X50Y87         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/dSCL_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y87         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.048    -0.474 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/dSCL_reg/Q
                         net (fo=6, routed)           0.033    -0.441    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/dSCL
    SLICE_X50Y87         LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.015    -0.426 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_en_i_1/O
                         net (fo=1, routed)           0.014    -0.412    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt1
    SLICE_X50Y87         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    video_pll_m0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    video_pll_m0/inst/clk_in1_video_pll
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.081    -2.147 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208    -1.939    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.908 r  video_pll_m0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=115, routed)         1.212    -0.696    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out1
    SLICE_X50Y87         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_en_reg/C
                         clock pessimism              0.179    -0.518    
    SLICE_X50Y87         FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.056    -0.462    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_en_reg
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.412    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.111ns  (logic 0.064ns (57.658%)  route 0.047ns (42.342%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.714ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.188ns
  Clock Net Delay (Source):      1.022ns (routing 0.376ns, distribution 0.646ns)
  Clock Net Delay (Destination): 1.194ns (routing 0.416ns, distribution 0.778ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    video_pll_m0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    video_pll_m0/inst/clk_in1_video_pll
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.425    -1.747 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -1.581    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.554 r  video_pll_m0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=115, routed)         1.022    -0.532    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out1
    SLICE_X49Y93         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y93         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049    -0.483 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[7]/Q
                         net (fo=2, routed)           0.035    -0.448    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[7]
    SLICE_X49Y93         LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.015    -0.433 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[7]_i_1/O
                         net (fo=1, routed)           0.012    -0.421    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[7]_i_1_n_0
    SLICE_X49Y93         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    video_pll_m0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    video_pll_m0/inst/clk_in1_video_pll
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.081    -2.147 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208    -1.939    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.908 r  video_pll_m0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=115, routed)         1.194    -0.714    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out1
    SLICE_X49Y93         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[7]/C
                         clock pessimism              0.188    -0.527    
    SLICE_X49Y93         FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.056    -0.471    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.421    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 i2c_config_m0/i2c_master_top_m0/byte_controller/sr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/sr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.064ns (56.637%)  route 0.049ns (43.363%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.708ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.186ns
  Clock Net Delay (Source):      1.026ns (routing 0.376ns, distribution 0.650ns)
  Clock Net Delay (Destination): 1.200ns (routing 0.416ns, distribution 0.784ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    video_pll_m0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    video_pll_m0/inst/clk_in1_video_pll
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.425    -1.747 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -1.581    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.554 r  video_pll_m0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=115, routed)         1.026    -0.528    i2c_config_m0/i2c_master_top_m0/byte_controller/clk_out1
    SLICE_X52Y90         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/sr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y90         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.049    -0.479 r  i2c_config_m0/i2c_master_top_m0/byte_controller/sr_reg[4]/Q
                         net (fo=1, routed)           0.033    -0.446    i2c_config_m0/i2c_master_top_m0/byte_controller/sr_reg_n_0_[4]
    SLICE_X52Y90         LUT4 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.015    -0.431 r  i2c_config_m0/i2c_master_top_m0/byte_controller/sr[5]_i_1/O
                         net (fo=1, routed)           0.016    -0.415    i2c_config_m0/i2c_master_top_m0/byte_controller/sr[5]_i_1_n_0
    SLICE_X52Y90         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/sr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    video_pll_m0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    video_pll_m0/inst/clk_in1_video_pll
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.081    -2.147 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208    -1.939    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.908 r  video_pll_m0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=115, routed)         1.200    -0.708    i2c_config_m0/i2c_master_top_m0/byte_controller/clk_out1
    SLICE_X52Y90         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/sr_reg[5]/C
                         clock pessimism              0.186    -0.523    
    SLICE_X52Y90         FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.056    -0.467    i2c_config_m0/i2c_master_top_m0/byte_controller/sr_reg[5]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.415    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.064ns (56.637%)  route 0.049ns (43.363%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.188ns
  Clock Net Delay (Source):      1.020ns (routing 0.376ns, distribution 0.644ns)
  Clock Net Delay (Destination): 1.192ns (routing 0.416ns, distribution 0.776ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    video_pll_m0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    video_pll_m0/inst/clk_in1_video_pll
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.425    -1.747 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -1.581    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.554 r  video_pll_m0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=115, routed)         1.020    -0.534    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out1
    SLICE_X49Y87         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y87         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049    -0.485 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[3]/Q
                         net (fo=5, routed)           0.037    -0.448    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[3]
    SLICE_X49Y87         LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.015    -0.433 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[3]_i_1/O
                         net (fo=1, routed)           0.012    -0.421    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/p_1_in[3]
    SLICE_X49Y87         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    video_pll_m0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    video_pll_m0/inst/clk_in1_video_pll
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.081    -2.147 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208    -1.939    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.908 r  video_pll_m0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=115, routed)         1.192    -0.716    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out1
    SLICE_X49Y87         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[3]/C
                         clock pessimism              0.188    -0.529    
    SLICE_X49Y87         FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.056    -0.473    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.421    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.063ns (55.752%)  route 0.050ns (44.248%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.718ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.191ns
  Clock Net Delay (Source):      1.022ns (routing 0.376ns, distribution 0.646ns)
  Clock Net Delay (Destination): 1.190ns (routing 0.416ns, distribution 0.774ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    video_pll_m0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    video_pll_m0/inst/clk_in1_video_pll
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.425    -1.747 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -1.581    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.554 r  video_pll_m0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=115, routed)         1.022    -0.532    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out1
    SLICE_X50Y93         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y93         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.048    -0.484 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[3]/Q
                         net (fo=6, routed)           0.036    -0.448    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[3]
    SLICE_X50Y93         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.015    -0.433 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[5]_i_1/O
                         net (fo=1, routed)           0.014    -0.419    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[5]_i_1_n_0
    SLICE_X50Y93         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    video_pll_m0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    video_pll_m0/inst/clk_in1_video_pll
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.081    -2.147 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208    -1.939    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.908 r  video_pll_m0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=115, routed)         1.190    -0.718    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out1
    SLICE_X50Y93         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[5]/C
                         clock pessimism              0.191    -0.528    
    SLICE_X50Y93         FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.056    -0.472    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.419    
  -------------------------------------------------------------------
                         slack                                  0.053    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_video_pll
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { video_pll_m0/inst/mmcme3_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCE/I            n/a            1.379         10.000      8.621      BUFGCE_X0Y38     video_pll_m0/inst/clkout1_buf/I
Min Period        n/a     MMCME3_ADV/CLKOUT0  n/a            1.071         10.000      8.929      MMCME3_ADV_X0Y1  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X50Y93     i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X50Y93     i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X50Y93     i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X50Y87     i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_en_reg/C
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X51Y88     i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cmd_ack_reg/C
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X50Y87     i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cmd_stop_reg/C
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X49Y89     i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[7]/C
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X49Y89     i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X50Y87     i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_en_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X50Y87     i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cmd_stop_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X49Y89     i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X50Y87     i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/dSCL_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X50Y88     i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/dout_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X49Y92     i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X49Y92     i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X51Y91     i2c_config_m0/i2c_master_top_m0/byte_controller/sr_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X51Y91     i2c_config_m0/i2c_master_top_m0/byte_controller/sr_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X51Y91     i2c_config_m0/i2c_master_top_m0/byte_controller/sr_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X50Y88     i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/dSDA_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X50Y91     i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X49Y93     i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X49Y93     i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X49Y92     i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sSCL_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X49Y92     i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sSDA_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X50Y88     i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X50Y88     i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_chk_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X50Y91     i2c_config_m0/i2c_master_top_m0/byte_controller/sr_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         5.000       4.725      SLICE_X52Y88     i2c_config_m0/i2c_master_top_m0/read_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_video_pll
  To Clock:  clk_out2_video_pll

Setup :            0  Failing Endpoints,  Worst Slack        2.962ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.043ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.514ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.962ns  (required time - arrival time)
  Source:                 osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk_out2_video_pll  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            osd_display_m0/v_data_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out2_video_pll rise@6.737ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        3.409ns  (logic 1.534ns (44.999%)  route 1.875ns (55.001%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.086ns = ( 5.651 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.809ns
    Clock Pessimism Removal (CPR):    0.058ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.177ns (routing 0.829ns, distribution 1.348ns)
  Clock Net Delay (Destination): 1.892ns (routing 0.762ns, distribution 1.130ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    video_pll_m0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    video_pll_m0/inst/clk_in1_video_pll
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.969    -3.472 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403    -3.069    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.986 r  video_pll_m0/inst/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=132, routed)         2.177    -0.809    osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y94         RAMB18E2                                     r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y94         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[7])
                                                      1.305     0.496 r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOUTADOUT[7]
                         net (fo=1, routed)           0.320     0.816    osd_display_m0/q[7]
    SLICE_X3Y235         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.188     1.004 f  osd_display_m0/v_data[23]_i_2/O
                         net (fo=1, routed)           0.124     1.128    osd_display_m0/v_data[23]_i_2_n_0
    SLICE_X3Y235         LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.041     1.169 r  osd_display_m0/v_data[23]_i_1/O
                         net (fo=24, routed)          1.431     2.600    osd_display_m0/v_data
    SLICE_X0Y289         FDRE                                         r  osd_display_m0/v_data_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                      6.737     6.737 r  
    AK17                                              0.000     6.737 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     6.737    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     7.121 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     7.172    video_pll_m0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     7.172 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     7.950    video_pll_m0/inst/clk_in1_video_pll
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.611     3.339 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345     3.684    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.759 r  video_pll_m0/inst/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=132, routed)         1.892     5.651    osd_display_m0/clk_out2
    SLICE_X0Y289         FDRE                                         r  osd_display_m0/v_data_reg[7]/C
                         clock pessimism              0.058     5.710    
                         clock uncertainty           -0.064     5.645    
    SLICE_X0Y289         FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.084     5.561    osd_display_m0/v_data_reg[7]
  -------------------------------------------------------------------
                         required time                          5.561    
                         arrival time                          -2.600    
  -------------------------------------------------------------------
                         slack                                  2.962    

Slack (MET) :             2.962ns  (required time - arrival time)
  Source:                 osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk_out2_video_pll  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            osd_display_m0/v_data_reg[7]_lopt_replica_3/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out2_video_pll rise@6.737ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        3.409ns  (logic 1.534ns (44.999%)  route 1.875ns (55.001%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.086ns = ( 5.651 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.809ns
    Clock Pessimism Removal (CPR):    0.058ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.177ns (routing 0.829ns, distribution 1.348ns)
  Clock Net Delay (Destination): 1.892ns (routing 0.762ns, distribution 1.130ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    video_pll_m0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    video_pll_m0/inst/clk_in1_video_pll
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.969    -3.472 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403    -3.069    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.986 r  video_pll_m0/inst/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=132, routed)         2.177    -0.809    osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y94         RAMB18E2                                     r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y94         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[7])
                                                      1.305     0.496 r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOUTADOUT[7]
                         net (fo=1, routed)           0.320     0.816    osd_display_m0/q[7]
    SLICE_X3Y235         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.188     1.004 f  osd_display_m0/v_data[23]_i_2/O
                         net (fo=1, routed)           0.124     1.128    osd_display_m0/v_data[23]_i_2_n_0
    SLICE_X3Y235         LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.041     1.169 r  osd_display_m0/v_data[23]_i_1/O
                         net (fo=24, routed)          1.431     2.600    osd_display_m0/v_data
    SLICE_X0Y289         FDRE                                         r  osd_display_m0/v_data_reg[7]_lopt_replica_3/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                      6.737     6.737 r  
    AK17                                              0.000     6.737 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     6.737    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     7.121 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     7.172    video_pll_m0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     7.172 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     7.950    video_pll_m0/inst/clk_in1_video_pll
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.611     3.339 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345     3.684    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.759 r  video_pll_m0/inst/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=132, routed)         1.892     5.651    osd_display_m0/clk_out2
    SLICE_X0Y289         FDRE                                         r  osd_display_m0/v_data_reg[7]_lopt_replica_3/C
                         clock pessimism              0.058     5.710    
                         clock uncertainty           -0.064     5.645    
    SLICE_X0Y289         FDRE (Setup_BFF_SLICEL_C_R)
                                                     -0.084     5.561    osd_display_m0/v_data_reg[7]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                          5.561    
                         arrival time                          -2.600    
  -------------------------------------------------------------------
                         slack                                  2.962    

Slack (MET) :             2.962ns  (required time - arrival time)
  Source:                 osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk_out2_video_pll  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            osd_display_m0/v_data_reg[7]_lopt_replica_6/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out2_video_pll rise@6.737ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        3.409ns  (logic 1.534ns (44.999%)  route 1.875ns (55.001%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.086ns = ( 5.651 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.809ns
    Clock Pessimism Removal (CPR):    0.058ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.177ns (routing 0.829ns, distribution 1.348ns)
  Clock Net Delay (Destination): 1.892ns (routing 0.762ns, distribution 1.130ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    video_pll_m0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    video_pll_m0/inst/clk_in1_video_pll
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.969    -3.472 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403    -3.069    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.986 r  video_pll_m0/inst/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=132, routed)         2.177    -0.809    osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y94         RAMB18E2                                     r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y94         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[7])
                                                      1.305     0.496 r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOUTADOUT[7]
                         net (fo=1, routed)           0.320     0.816    osd_display_m0/q[7]
    SLICE_X3Y235         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.188     1.004 f  osd_display_m0/v_data[23]_i_2/O
                         net (fo=1, routed)           0.124     1.128    osd_display_m0/v_data[23]_i_2_n_0
    SLICE_X3Y235         LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.041     1.169 r  osd_display_m0/v_data[23]_i_1/O
                         net (fo=24, routed)          1.431     2.600    osd_display_m0/v_data
    SLICE_X0Y289         FDRE                                         r  osd_display_m0/v_data_reg[7]_lopt_replica_6/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                      6.737     6.737 r  
    AK17                                              0.000     6.737 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     6.737    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     7.121 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     7.172    video_pll_m0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     7.172 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     7.950    video_pll_m0/inst/clk_in1_video_pll
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.611     3.339 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345     3.684    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.759 r  video_pll_m0/inst/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=132, routed)         1.892     5.651    osd_display_m0/clk_out2
    SLICE_X0Y289         FDRE                                         r  osd_display_m0/v_data_reg[7]_lopt_replica_6/C
                         clock pessimism              0.058     5.710    
                         clock uncertainty           -0.064     5.645    
    SLICE_X0Y289         FDRE (Setup_CFF_SLICEL_C_R)
                                                     -0.084     5.561    osd_display_m0/v_data_reg[7]_lopt_replica_6
  -------------------------------------------------------------------
                         required time                          5.561    
                         arrival time                          -2.600    
  -------------------------------------------------------------------
                         slack                                  2.962    

Slack (MET) :             2.964ns  (required time - arrival time)
  Source:                 osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk_out2_video_pll  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            osd_display_m0/v_data_reg[7]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out2_video_pll rise@6.737ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        3.409ns  (logic 1.534ns (44.999%)  route 1.875ns (55.001%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.086ns = ( 5.651 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.809ns
    Clock Pessimism Removal (CPR):    0.058ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.177ns (routing 0.829ns, distribution 1.348ns)
  Clock Net Delay (Destination): 1.892ns (routing 0.762ns, distribution 1.130ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    video_pll_m0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    video_pll_m0/inst/clk_in1_video_pll
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.969    -3.472 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403    -3.069    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.986 r  video_pll_m0/inst/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=132, routed)         2.177    -0.809    osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y94         RAMB18E2                                     r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y94         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[7])
                                                      1.305     0.496 r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOUTADOUT[7]
                         net (fo=1, routed)           0.320     0.816    osd_display_m0/q[7]
    SLICE_X3Y235         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.188     1.004 f  osd_display_m0/v_data[23]_i_2/O
                         net (fo=1, routed)           0.124     1.128    osd_display_m0/v_data[23]_i_2_n_0
    SLICE_X3Y235         LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.041     1.169 r  osd_display_m0/v_data[23]_i_1/O
                         net (fo=24, routed)          1.431     2.600    osd_display_m0/v_data
    SLICE_X0Y289         FDRE                                         r  osd_display_m0/v_data_reg[7]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                      6.737     6.737 r  
    AK17                                              0.000     6.737 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     6.737    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     7.121 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     7.172    video_pll_m0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     7.172 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     7.950    video_pll_m0/inst/clk_in1_video_pll
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.611     3.339 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345     3.684    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.759 r  video_pll_m0/inst/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=132, routed)         1.892     5.651    osd_display_m0/clk_out2
    SLICE_X0Y289         FDRE                                         r  osd_display_m0/v_data_reg[7]_lopt_replica/C
                         clock pessimism              0.058     5.710    
                         clock uncertainty           -0.064     5.645    
    SLICE_X0Y289         FDRE (Setup_AFF2_SLICEL_C_R)
                                                     -0.082     5.563    osd_display_m0/v_data_reg[7]_lopt_replica
  -------------------------------------------------------------------
                         required time                          5.563    
                         arrival time                          -2.600    
  -------------------------------------------------------------------
                         slack                                  2.964    

Slack (MET) :             2.964ns  (required time - arrival time)
  Source:                 osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk_out2_video_pll  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            osd_display_m0/v_data_reg[7]_lopt_replica_5/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out2_video_pll rise@6.737ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        3.409ns  (logic 1.534ns (44.999%)  route 1.875ns (55.001%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.086ns = ( 5.651 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.809ns
    Clock Pessimism Removal (CPR):    0.058ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.177ns (routing 0.829ns, distribution 1.348ns)
  Clock Net Delay (Destination): 1.892ns (routing 0.762ns, distribution 1.130ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    video_pll_m0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    video_pll_m0/inst/clk_in1_video_pll
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.969    -3.472 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403    -3.069    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.986 r  video_pll_m0/inst/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=132, routed)         2.177    -0.809    osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y94         RAMB18E2                                     r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y94         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[7])
                                                      1.305     0.496 r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOUTADOUT[7]
                         net (fo=1, routed)           0.320     0.816    osd_display_m0/q[7]
    SLICE_X3Y235         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.188     1.004 f  osd_display_m0/v_data[23]_i_2/O
                         net (fo=1, routed)           0.124     1.128    osd_display_m0/v_data[23]_i_2_n_0
    SLICE_X3Y235         LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.041     1.169 r  osd_display_m0/v_data[23]_i_1/O
                         net (fo=24, routed)          1.431     2.600    osd_display_m0/v_data
    SLICE_X0Y289         FDRE                                         r  osd_display_m0/v_data_reg[7]_lopt_replica_5/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                      6.737     6.737 r  
    AK17                                              0.000     6.737 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     6.737    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     7.121 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     7.172    video_pll_m0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     7.172 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     7.950    video_pll_m0/inst/clk_in1_video_pll
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.611     3.339 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345     3.684    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.759 r  video_pll_m0/inst/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=132, routed)         1.892     5.651    osd_display_m0/clk_out2
    SLICE_X0Y289         FDRE                                         r  osd_display_m0/v_data_reg[7]_lopt_replica_5/C
                         clock pessimism              0.058     5.710    
                         clock uncertainty           -0.064     5.645    
    SLICE_X0Y289         FDRE (Setup_BFF2_SLICEL_C_R)
                                                     -0.082     5.563    osd_display_m0/v_data_reg[7]_lopt_replica_5
  -------------------------------------------------------------------
                         required time                          5.563    
                         arrival time                          -2.600    
  -------------------------------------------------------------------
                         slack                                  2.964    

Slack (MET) :             2.964ns  (required time - arrival time)
  Source:                 osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk_out2_video_pll  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            osd_display_m0/v_data_reg[7]_lopt_replica_7/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out2_video_pll rise@6.737ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        3.409ns  (logic 1.534ns (44.999%)  route 1.875ns (55.001%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.086ns = ( 5.651 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.809ns
    Clock Pessimism Removal (CPR):    0.058ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.177ns (routing 0.829ns, distribution 1.348ns)
  Clock Net Delay (Destination): 1.892ns (routing 0.762ns, distribution 1.130ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    video_pll_m0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    video_pll_m0/inst/clk_in1_video_pll
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.969    -3.472 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403    -3.069    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.986 r  video_pll_m0/inst/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=132, routed)         2.177    -0.809    osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y94         RAMB18E2                                     r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y94         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[7])
                                                      1.305     0.496 r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOUTADOUT[7]
                         net (fo=1, routed)           0.320     0.816    osd_display_m0/q[7]
    SLICE_X3Y235         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.188     1.004 f  osd_display_m0/v_data[23]_i_2/O
                         net (fo=1, routed)           0.124     1.128    osd_display_m0/v_data[23]_i_2_n_0
    SLICE_X3Y235         LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.041     1.169 r  osd_display_m0/v_data[23]_i_1/O
                         net (fo=24, routed)          1.431     2.600    osd_display_m0/v_data
    SLICE_X0Y289         FDRE                                         r  osd_display_m0/v_data_reg[7]_lopt_replica_7/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                      6.737     6.737 r  
    AK17                                              0.000     6.737 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     6.737    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     7.121 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     7.172    video_pll_m0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     7.172 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     7.950    video_pll_m0/inst/clk_in1_video_pll
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.611     3.339 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345     3.684    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.759 r  video_pll_m0/inst/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=132, routed)         1.892     5.651    osd_display_m0/clk_out2
    SLICE_X0Y289         FDRE                                         r  osd_display_m0/v_data_reg[7]_lopt_replica_7/C
                         clock pessimism              0.058     5.710    
                         clock uncertainty           -0.064     5.645    
    SLICE_X0Y289         FDRE (Setup_CFF2_SLICEL_C_R)
                                                     -0.082     5.563    osd_display_m0/v_data_reg[7]_lopt_replica_7
  -------------------------------------------------------------------
                         required time                          5.563    
                         arrival time                          -2.600    
  -------------------------------------------------------------------
                         slack                                  2.964    

Slack (MET) :             2.971ns  (required time - arrival time)
  Source:                 osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk_out2_video_pll  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            osd_display_m0/v_data_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out2_video_pll rise@6.737ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        3.399ns  (logic 1.534ns (45.131%)  route 1.865ns (54.869%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.088ns = ( 5.649 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.809ns
    Clock Pessimism Removal (CPR):    0.058ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.177ns (routing 0.829ns, distribution 1.348ns)
  Clock Net Delay (Destination): 1.890ns (routing 0.762ns, distribution 1.128ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    video_pll_m0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    video_pll_m0/inst/clk_in1_video_pll
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.969    -3.472 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403    -3.069    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.986 r  video_pll_m0/inst/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=132, routed)         2.177    -0.809    osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y94         RAMB18E2                                     r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y94         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[7])
                                                      1.305     0.496 r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOUTADOUT[7]
                         net (fo=1, routed)           0.320     0.816    osd_display_m0/q[7]
    SLICE_X3Y235         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.188     1.004 f  osd_display_m0/v_data[23]_i_2/O
                         net (fo=1, routed)           0.124     1.128    osd_display_m0/v_data[23]_i_2_n_0
    SLICE_X3Y235         LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.041     1.169 r  osd_display_m0/v_data[23]_i_1/O
                         net (fo=24, routed)          1.421     2.590    osd_display_m0/v_data
    SLICE_X0Y289         FDRE                                         r  osd_display_m0/v_data_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                      6.737     6.737 r  
    AK17                                              0.000     6.737 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     6.737    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     7.121 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     7.172    video_pll_m0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     7.172 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     7.950    video_pll_m0/inst/clk_in1_video_pll
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.611     3.339 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345     3.684    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.759 r  video_pll_m0/inst/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=132, routed)         1.890     5.649    osd_display_m0/clk_out2
    SLICE_X0Y289         FDRE                                         r  osd_display_m0/v_data_reg[15]/C
                         clock pessimism              0.058     5.708    
                         clock uncertainty           -0.064     5.643    
    SLICE_X0Y289         FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.083     5.560    osd_display_m0/v_data_reg[15]
  -------------------------------------------------------------------
                         required time                          5.560    
                         arrival time                          -2.590    
  -------------------------------------------------------------------
                         slack                                  2.971    

Slack (MET) :             2.971ns  (required time - arrival time)
  Source:                 osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk_out2_video_pll  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            osd_display_m0/v_data_reg[15]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out2_video_pll rise@6.737ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        3.399ns  (logic 1.534ns (45.131%)  route 1.865ns (54.869%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.088ns = ( 5.649 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.809ns
    Clock Pessimism Removal (CPR):    0.058ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.177ns (routing 0.829ns, distribution 1.348ns)
  Clock Net Delay (Destination): 1.890ns (routing 0.762ns, distribution 1.128ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    video_pll_m0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    video_pll_m0/inst/clk_in1_video_pll
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.969    -3.472 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403    -3.069    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.986 r  video_pll_m0/inst/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=132, routed)         2.177    -0.809    osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y94         RAMB18E2                                     r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y94         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[7])
                                                      1.305     0.496 r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOUTADOUT[7]
                         net (fo=1, routed)           0.320     0.816    osd_display_m0/q[7]
    SLICE_X3Y235         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.188     1.004 f  osd_display_m0/v_data[23]_i_2/O
                         net (fo=1, routed)           0.124     1.128    osd_display_m0/v_data[23]_i_2_n_0
    SLICE_X3Y235         LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.041     1.169 r  osd_display_m0/v_data[23]_i_1/O
                         net (fo=24, routed)          1.421     2.590    osd_display_m0/v_data
    SLICE_X0Y289         FDRE                                         r  osd_display_m0/v_data_reg[15]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                      6.737     6.737 r  
    AK17                                              0.000     6.737 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     6.737    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     7.121 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     7.172    video_pll_m0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     7.172 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     7.950    video_pll_m0/inst/clk_in1_video_pll
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.611     3.339 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345     3.684    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.759 r  video_pll_m0/inst/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=132, routed)         1.890     5.649    osd_display_m0/clk_out2
    SLICE_X0Y289         FDRE                                         r  osd_display_m0/v_data_reg[15]_lopt_replica/C
                         clock pessimism              0.058     5.708    
                         clock uncertainty           -0.064     5.643    
    SLICE_X0Y289         FDRE (Setup_EFF2_SLICEL_C_R)
                                                     -0.083     5.560    osd_display_m0/v_data_reg[15]_lopt_replica
  -------------------------------------------------------------------
                         required time                          5.560    
                         arrival time                          -2.590    
  -------------------------------------------------------------------
                         slack                                  2.971    

Slack (MET) :             2.971ns  (required time - arrival time)
  Source:                 osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk_out2_video_pll  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            osd_display_m0/v_data_reg[15]_lopt_replica_7/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out2_video_pll rise@6.737ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        3.399ns  (logic 1.534ns (45.131%)  route 1.865ns (54.869%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.088ns = ( 5.649 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.809ns
    Clock Pessimism Removal (CPR):    0.058ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.177ns (routing 0.829ns, distribution 1.348ns)
  Clock Net Delay (Destination): 1.890ns (routing 0.762ns, distribution 1.128ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    video_pll_m0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    video_pll_m0/inst/clk_in1_video_pll
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.969    -3.472 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403    -3.069    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.986 r  video_pll_m0/inst/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=132, routed)         2.177    -0.809    osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y94         RAMB18E2                                     r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y94         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[7])
                                                      1.305     0.496 r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOUTADOUT[7]
                         net (fo=1, routed)           0.320     0.816    osd_display_m0/q[7]
    SLICE_X3Y235         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.188     1.004 f  osd_display_m0/v_data[23]_i_2/O
                         net (fo=1, routed)           0.124     1.128    osd_display_m0/v_data[23]_i_2_n_0
    SLICE_X3Y235         LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.041     1.169 r  osd_display_m0/v_data[23]_i_1/O
                         net (fo=24, routed)          1.421     2.590    osd_display_m0/v_data
    SLICE_X0Y289         FDRE                                         r  osd_display_m0/v_data_reg[15]_lopt_replica_7/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                      6.737     6.737 r  
    AK17                                              0.000     6.737 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     6.737    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     7.121 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     7.172    video_pll_m0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     7.172 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     7.950    video_pll_m0/inst/clk_in1_video_pll
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.611     3.339 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345     3.684    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.759 r  video_pll_m0/inst/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=132, routed)         1.890     5.649    osd_display_m0/clk_out2
    SLICE_X0Y289         FDRE                                         r  osd_display_m0/v_data_reg[15]_lopt_replica_7/C
                         clock pessimism              0.058     5.708    
                         clock uncertainty           -0.064     5.643    
    SLICE_X0Y289         FDRE (Setup_FFF_SLICEL_C_R)
                                                     -0.083     5.560    osd_display_m0/v_data_reg[15]_lopt_replica_7
  -------------------------------------------------------------------
                         required time                          5.560    
                         arrival time                          -2.590    
  -------------------------------------------------------------------
                         slack                                  2.971    

Slack (MET) :             2.989ns  (required time - arrival time)
  Source:                 osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk_out2_video_pll  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            osd_display_m0/v_data_reg[15]_lopt_replica_2/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out2_video_pll rise@6.737ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        3.375ns  (logic 1.534ns (45.452%)  route 1.841ns (54.548%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.094ns = ( 5.643 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.809ns
    Clock Pessimism Removal (CPR):    0.058ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.177ns (routing 0.829ns, distribution 1.348ns)
  Clock Net Delay (Destination): 1.884ns (routing 0.762ns, distribution 1.122ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    video_pll_m0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    video_pll_m0/inst/clk_in1_video_pll
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.969    -3.472 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403    -3.069    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.986 r  video_pll_m0/inst/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=132, routed)         2.177    -0.809    osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y94         RAMB18E2                                     r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y94         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[7])
                                                      1.305     0.496 r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOUTADOUT[7]
                         net (fo=1, routed)           0.320     0.816    osd_display_m0/q[7]
    SLICE_X3Y235         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.188     1.004 f  osd_display_m0/v_data[23]_i_2/O
                         net (fo=1, routed)           0.124     1.128    osd_display_m0/v_data[23]_i_2_n_0
    SLICE_X3Y235         LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.041     1.169 r  osd_display_m0/v_data[23]_i_1/O
                         net (fo=24, routed)          1.397     2.566    osd_display_m0/v_data
    SLICE_X0Y288         FDRE                                         r  osd_display_m0/v_data_reg[15]_lopt_replica_2/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                      6.737     6.737 r  
    AK17                                              0.000     6.737 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     6.737    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     7.121 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     7.172    video_pll_m0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     7.172 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     7.950    video_pll_m0/inst/clk_in1_video_pll
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.611     3.339 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345     3.684    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.759 r  video_pll_m0/inst/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=132, routed)         1.884     5.643    osd_display_m0/clk_out2
    SLICE_X0Y288         FDRE                                         r  osd_display_m0/v_data_reg[15]_lopt_replica_2/C
                         clock pessimism              0.058     5.702    
                         clock uncertainty           -0.064     5.637    
    SLICE_X0Y288         FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.083     5.554    osd_display_m0/v_data_reg[15]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                          5.554    
                         arrival time                          -2.566    
  -------------------------------------------------------------------
                         slack                                  2.989    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 color_bar_m0/v_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            color_bar_m0/v_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_video_pll rise@0.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.078ns (45.614%)  route 0.093ns (54.386%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    -0.270ns
  Clock Net Delay (Source):      0.894ns (routing 0.375ns, distribution 0.519ns)
  Clock Net Delay (Destination): 1.050ns (routing 0.415ns, distribution 0.635ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    video_pll_m0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    video_pll_m0/inst/clk_in1_video_pll
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.425    -1.747 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.166    -1.581    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.554 r  video_pll_m0/inst/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=132, routed)         0.894    -0.660    color_bar_m0/CLK
    SLICE_X1Y234         FDCE                                         r  color_bar_m0/v_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y234         FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.048    -0.612 r  color_bar_m0/v_cnt_reg[3]/Q
                         net (fo=10, routed)          0.079    -0.533    color_bar_m0/v_cnt_reg_n_0_[3]
    SLICE_X0Y234         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.030    -0.503 r  color_bar_m0/v_cnt[0]_i_1/O
                         net (fo=1, routed)           0.014    -0.489    color_bar_m0/v_cnt[0]_i_1_n_0
    SLICE_X0Y234         FDCE                                         r  color_bar_m0/v_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    video_pll_m0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    video_pll_m0/inst/clk_in1_video_pll
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.081    -2.147 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208    -1.939    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.908 r  video_pll_m0/inst/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=132, routed)         1.050    -0.858    color_bar_m0/CLK
    SLICE_X0Y234         FDCE                                         r  color_bar_m0/v_cnt_reg[0]/C
                         clock pessimism              0.270    -0.588    
    SLICE_X0Y234         FDCE (Hold_GFF_SLICEL_C_D)
                                                      0.056    -0.532    color_bar_m0/v_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.532    
                         arrival time                          -0.489    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 osd_display_m0/timing_gen_xy_m0/de_d0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            osd_display_m0/timing_gen_xy_m0/x_cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_video_pll rise@0.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.094ns (64.384%)  route 0.052ns (35.616%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.229ns
  Clock Net Delay (Source):      0.900ns (routing 0.375ns, distribution 0.525ns)
  Clock Net Delay (Destination): 1.068ns (routing 0.415ns, distribution 0.653ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    video_pll_m0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    video_pll_m0/inst/clk_in1_video_pll
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.425    -1.747 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.166    -1.581    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.554 r  video_pll_m0/inst/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=132, routed)         0.900    -0.654    osd_display_m0/timing_gen_xy_m0/clk_out2
    SLICE_X2Y236         FDRE                                         r  osd_display_m0/timing_gen_xy_m0/de_d0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y236         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049    -0.605 r  osd_display_m0/timing_gen_xy_m0/de_d0_reg/Q
                         net (fo=15, routed)          0.040    -0.565    osd_display_m0/timing_gen_xy_m0/de_d0
    SLICE_X2Y236         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.045    -0.520 r  osd_display_m0/timing_gen_xy_m0/x_cnt[9]_i_1/O
                         net (fo=1, routed)           0.012    -0.508    osd_display_m0/timing_gen_xy_m0/p_0_in__2[9]
    SLICE_X2Y236         FDCE                                         r  osd_display_m0/timing_gen_xy_m0/x_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    video_pll_m0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    video_pll_m0/inst/clk_in1_video_pll
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.081    -2.147 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208    -1.939    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.908 r  video_pll_m0/inst/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=132, routed)         1.068    -0.840    osd_display_m0/timing_gen_xy_m0/clk_out2
    SLICE_X2Y236         FDCE                                         r  osd_display_m0/timing_gen_xy_m0/x_cnt_reg[9]/C
                         clock pessimism              0.229    -0.611    
    SLICE_X2Y236         FDCE (Hold_AFF_SLICEL_C_D)
                                                      0.056    -0.555    osd_display_m0/timing_gen_xy_m0/x_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.555    
                         arrival time                          -0.508    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 osd_display_m0/timing_gen_xy_m0/vs_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            osd_display_m0/timing_gen_xy_m0/y_cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_video_pll rise@0.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.094ns (64.384%)  route 0.052ns (35.616%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.228ns
  Clock Net Delay (Source):      0.900ns (routing 0.375ns, distribution 0.525ns)
  Clock Net Delay (Destination): 1.069ns (routing 0.415ns, distribution 0.654ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    video_pll_m0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    video_pll_m0/inst/clk_in1_video_pll
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.425    -1.747 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.166    -1.581    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.554 r  video_pll_m0/inst/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=132, routed)         0.900    -0.654    osd_display_m0/timing_gen_xy_m0/clk_out2
    SLICE_X2Y237         FDRE                                         r  osd_display_m0/timing_gen_xy_m0/vs_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y237         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049    -0.605 r  osd_display_m0/timing_gen_xy_m0/vs_d1_reg/Q
                         net (fo=13, routed)          0.037    -0.568    osd_display_m0/timing_gen_xy_m0/pos_vs_d0_reg
    SLICE_X2Y237         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.045    -0.523 r  osd_display_m0/timing_gen_xy_m0/y_cnt[8]_i_1/O
                         net (fo=1, routed)           0.015    -0.508    osd_display_m0/timing_gen_xy_m0/p_0_in__1[8]
    SLICE_X2Y237         FDCE                                         r  osd_display_m0/timing_gen_xy_m0/y_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    video_pll_m0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    video_pll_m0/inst/clk_in1_video_pll
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.081    -2.147 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208    -1.939    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.908 r  video_pll_m0/inst/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=132, routed)         1.069    -0.839    osd_display_m0/timing_gen_xy_m0/clk_out2
    SLICE_X2Y237         FDCE                                         r  osd_display_m0/timing_gen_xy_m0/y_cnt_reg[8]/C
                         clock pessimism              0.228    -0.611    
    SLICE_X2Y237         FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.056    -0.555    osd_display_m0/timing_gen_xy_m0/y_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.555    
                         arrival time                          -0.508    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 color_bar_m0/v_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            color_bar_m0/v_cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_video_pll rise@0.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.064ns (33.508%)  route 0.127ns (66.492%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Net Delay (Source):      0.894ns (routing 0.375ns, distribution 0.519ns)
  Clock Net Delay (Destination): 1.061ns (routing 0.415ns, distribution 0.646ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    video_pll_m0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    video_pll_m0/inst/clk_in1_video_pll
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.425    -1.747 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.166    -1.581    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.554 r  video_pll_m0/inst/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=132, routed)         0.894    -0.660    color_bar_m0/CLK
    SLICE_X0Y234         FDCE                                         r  color_bar_m0/v_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y234         FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.049    -0.611 r  color_bar_m0/v_cnt_reg[6]/Q
                         net (fo=7, routed)           0.115    -0.496    color_bar_m0/v_cnt_reg_n_0_[6]
    SLICE_X1Y235         LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.015    -0.481 r  color_bar_m0/v_cnt[8]_i_1/O
                         net (fo=1, routed)           0.012    -0.469    color_bar_m0/v_cnt[8]_i_1_n_0
    SLICE_X1Y235         FDCE                                         r  color_bar_m0/v_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    video_pll_m0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    video_pll_m0/inst/clk_in1_video_pll
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.081    -2.147 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208    -1.939    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.908 r  video_pll_m0/inst/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=132, routed)         1.061    -0.847    color_bar_m0/CLK
    SLICE_X1Y235         FDCE                                         r  color_bar_m0/v_cnt_reg[8]/C
                         clock pessimism              0.271    -0.577    
    SLICE_X1Y235         FDCE (Hold_AFF_SLICEM_C_D)
                                                      0.056    -0.521    color_bar_m0/v_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                          -0.469    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 color_bar_m0/active_x_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            color_bar_m0/rgb_r_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_video_pll rise@0.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.063ns (40.645%)  route 0.092ns (59.355%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Net Delay (Source):      0.892ns (routing 0.375ns, distribution 0.517ns)
  Clock Net Delay (Destination): 1.054ns (routing 0.415ns, distribution 0.639ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    video_pll_m0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    video_pll_m0/inst/clk_in1_video_pll
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.425    -1.747 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.166    -1.581    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.554 r  video_pll_m0/inst/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=132, routed)         0.892    -0.662    color_bar_m0/CLK
    SLICE_X0Y236         FDCE                                         r  color_bar_m0/active_x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y236         FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.048    -0.614 r  color_bar_m0/active_x_reg[7]/Q
                         net (fo=4, routed)           0.077    -0.537    color_bar_m0/active_x[7]
    SLICE_X0Y239         LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.015    -0.522 r  color_bar_m0/rgb_r_reg[7]_i_1/O
                         net (fo=1, routed)           0.015    -0.507    color_bar_m0/rgb_r_reg[7]_i_1_n_0
    SLICE_X0Y239         FDCE                                         r  color_bar_m0/rgb_r_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    video_pll_m0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    video_pll_m0/inst/clk_in1_video_pll
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.081    -2.147 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208    -1.939    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.908 r  video_pll_m0/inst/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=132, routed)         1.054    -0.854    color_bar_m0/CLK
    SLICE_X0Y239         FDCE                                         r  color_bar_m0/rgb_r_reg_reg[7]/C
                         clock pessimism              0.240    -0.615    
    SLICE_X0Y239         FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.056    -0.559    color_bar_m0/rgb_r_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.559    
                         arrival time                          -0.507    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 osd_display_m0/timing_gen_xy_m0/de_d0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            osd_display_m0/timing_gen_xy_m0/x_cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_video_pll rise@0.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.094ns (62.252%)  route 0.057ns (37.748%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.229ns
  Clock Net Delay (Source):      0.900ns (routing 0.375ns, distribution 0.525ns)
  Clock Net Delay (Destination): 1.068ns (routing 0.415ns, distribution 0.653ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    video_pll_m0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    video_pll_m0/inst/clk_in1_video_pll
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.425    -1.747 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.166    -1.581    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.554 r  video_pll_m0/inst/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=132, routed)         0.900    -0.654    osd_display_m0/timing_gen_xy_m0/clk_out2
    SLICE_X2Y236         FDRE                                         r  osd_display_m0/timing_gen_xy_m0/de_d0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y236         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049    -0.605 r  osd_display_m0/timing_gen_xy_m0/de_d0_reg/Q
                         net (fo=15, routed)          0.042    -0.563    osd_display_m0/timing_gen_xy_m0/de_d0
    SLICE_X2Y236         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.045    -0.518 r  osd_display_m0/timing_gen_xy_m0/x_cnt[5]_i_1/O
                         net (fo=1, routed)           0.015    -0.503    osd_display_m0/timing_gen_xy_m0/p_0_in__2[5]
    SLICE_X2Y236         FDCE                                         r  osd_display_m0/timing_gen_xy_m0/x_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    video_pll_m0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    video_pll_m0/inst/clk_in1_video_pll
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.081    -2.147 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208    -1.939    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.908 r  video_pll_m0/inst/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=132, routed)         1.068    -0.840    osd_display_m0/timing_gen_xy_m0/clk_out2
    SLICE_X2Y236         FDCE                                         r  osd_display_m0/timing_gen_xy_m0/x_cnt_reg[5]/C
                         clock pessimism              0.229    -0.611    
    SLICE_X2Y236         FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.056    -0.555    osd_display_m0/timing_gen_xy_m0/x_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.555    
                         arrival time                          -0.503    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 color_bar_m0/vs_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            color_bar_m0/vs_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_video_pll rise@0.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.064ns (56.140%)  route 0.050ns (43.860%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    -0.201ns
  Clock Net Delay (Source):      0.894ns (routing 0.375ns, distribution 0.519ns)
  Clock Net Delay (Destination): 1.053ns (routing 0.415ns, distribution 0.638ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    video_pll_m0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    video_pll_m0/inst/clk_in1_video_pll
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.425    -1.747 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.166    -1.581    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.554 r  video_pll_m0/inst/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=132, routed)         0.894    -0.660    color_bar_m0/CLK
    SLICE_X0Y235         FDCE                                         r  color_bar_m0/vs_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y235         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.049    -0.611 r  color_bar_m0/vs_reg_reg/Q
                         net (fo=2, routed)           0.035    -0.576    color_bar_m0/vs_reg
    SLICE_X0Y235         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.015    -0.561 r  color_bar_m0/vs_reg_i_1/O
                         net (fo=1, routed)           0.015    -0.546    color_bar_m0/vs_reg_i_1_n_0
    SLICE_X0Y235         FDCE                                         r  color_bar_m0/vs_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    video_pll_m0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    video_pll_m0/inst/clk_in1_video_pll
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.081    -2.147 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208    -1.939    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.908 r  video_pll_m0/inst/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=132, routed)         1.053    -0.855    color_bar_m0/CLK
    SLICE_X0Y235         FDCE                                         r  color_bar_m0/vs_reg_reg/C
                         clock pessimism              0.201    -0.655    
    SLICE_X0Y235         FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.056    -0.599    color_bar_m0/vs_reg_reg
  -------------------------------------------------------------------
                         required time                          0.599    
                         arrival time                          -0.546    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 osd_display_m0/timing_gen_xy_m0/y_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            osd_display_m0/timing_gen_xy_m0/y_cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_video_pll rise@0.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        0.115ns  (logic 0.064ns (55.652%)  route 0.051ns (44.348%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.193ns
  Clock Net Delay (Source):      0.902ns (routing 0.375ns, distribution 0.527ns)
  Clock Net Delay (Destination): 1.069ns (routing 0.415ns, distribution 0.654ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    video_pll_m0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    video_pll_m0/inst/clk_in1_video_pll
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.425    -1.747 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.166    -1.581    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.554 r  video_pll_m0/inst/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=132, routed)         0.902    -0.652    osd_display_m0/timing_gen_xy_m0/clk_out2
    SLICE_X2Y237         FDCE                                         r  osd_display_m0/timing_gen_xy_m0/y_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y237         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.049    -0.603 r  osd_display_m0/timing_gen_xy_m0/y_cnt_reg[8]/Q
                         net (fo=4, routed)           0.039    -0.564    osd_display_m0/timing_gen_xy_m0/pos_y[8]
    SLICE_X2Y237         LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.015    -0.549 r  osd_display_m0/timing_gen_xy_m0/y_cnt[9]_i_1/O
                         net (fo=1, routed)           0.012    -0.537    osd_display_m0/timing_gen_xy_m0/p_0_in__1[9]
    SLICE_X2Y237         FDCE                                         r  osd_display_m0/timing_gen_xy_m0/y_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    video_pll_m0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    video_pll_m0/inst/clk_in1_video_pll
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.081    -2.147 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208    -1.939    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.908 r  video_pll_m0/inst/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=132, routed)         1.069    -0.839    osd_display_m0/timing_gen_xy_m0/clk_out2
    SLICE_X2Y237         FDCE                                         r  osd_display_m0/timing_gen_xy_m0/y_cnt_reg[9]/C
                         clock pessimism              0.193    -0.647    
    SLICE_X2Y237         FDCE (Hold_AFF_SLICEL_C_D)
                                                      0.056    -0.591    osd_display_m0/timing_gen_xy_m0/y_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.591    
                         arrival time                          -0.537    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 osd_display_m0/timing_gen_xy_m0/x_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            osd_display_m0/timing_gen_xy_m0/x_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_video_pll rise@0.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        0.117ns  (logic 0.065ns (55.556%)  route 0.052ns (44.444%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    -0.194ns
  Clock Net Delay (Source):      0.904ns (routing 0.375ns, distribution 0.529ns)
  Clock Net Delay (Destination): 1.070ns (routing 0.415ns, distribution 0.655ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    video_pll_m0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    video_pll_m0/inst/clk_in1_video_pll
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.425    -1.747 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.166    -1.581    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.554 r  video_pll_m0/inst/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=132, routed)         0.904    -0.650    osd_display_m0/timing_gen_xy_m0/clk_out2
    SLICE_X1Y238         FDCE                                         r  osd_display_m0/timing_gen_xy_m0/x_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y238         FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.049    -0.601 r  osd_display_m0/timing_gen_xy_m0/x_cnt_reg[4]/Q
                         net (fo=5, routed)           0.037    -0.564    osd_display_m0/timing_gen_xy_m0/pos_x[4]
    SLICE_X1Y238         LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.016    -0.548 r  osd_display_m0/timing_gen_xy_m0/x_cnt[4]_i_1/O
                         net (fo=1, routed)           0.015    -0.533    osd_display_m0/timing_gen_xy_m0/p_0_in__2[4]
    SLICE_X1Y238         FDCE                                         r  osd_display_m0/timing_gen_xy_m0/x_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    video_pll_m0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    video_pll_m0/inst/clk_in1_video_pll
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.081    -2.147 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208    -1.939    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.908 r  video_pll_m0/inst/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=132, routed)         1.070    -0.838    osd_display_m0/timing_gen_xy_m0/clk_out2
    SLICE_X1Y238         FDCE                                         r  osd_display_m0/timing_gen_xy_m0/x_cnt_reg[4]/C
                         clock pessimism              0.194    -0.645    
    SLICE_X1Y238         FDCE (Hold_BFF_SLICEM_C_D)
                                                      0.056    -0.589    osd_display_m0/timing_gen_xy_m0/x_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.589    
                         arrival time                          -0.533    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 color_bar_m0/hs_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            color_bar_m0/hs_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_video_pll rise@0.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        0.117ns  (logic 0.065ns (55.556%)  route 0.052ns (44.444%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.194ns
  Clock Net Delay (Source):      0.903ns (routing 0.375ns, distribution 0.528ns)
  Clock Net Delay (Destination): 1.069ns (routing 0.415ns, distribution 0.654ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    video_pll_m0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    video_pll_m0/inst/clk_in1_video_pll
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.425    -1.747 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.166    -1.581    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.554 r  video_pll_m0/inst/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=132, routed)         0.903    -0.651    color_bar_m0/CLK
    SLICE_X1Y236         FDCE                                         r  color_bar_m0/hs_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y236         FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.049    -0.602 r  color_bar_m0/hs_reg_reg/Q
                         net (fo=2, routed)           0.037    -0.565    color_bar_m0/hs_reg
    SLICE_X1Y236         LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.016    -0.549 r  color_bar_m0/hs_reg_i_1/O
                         net (fo=1, routed)           0.015    -0.534    color_bar_m0/hs_reg_i_1_n_0
    SLICE_X1Y236         FDCE                                         r  color_bar_m0/hs_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    video_pll_m0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    video_pll_m0/inst/clk_in1_video_pll
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.081    -2.147 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208    -1.939    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.908 r  video_pll_m0/inst/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=132, routed)         1.069    -0.839    color_bar_m0/CLK
    SLICE_X1Y236         FDCE                                         r  color_bar_m0/hs_reg_reg/C
                         clock pessimism              0.194    -0.646    
    SLICE_X1Y236         FDCE (Hold_BFF_SLICEM_C_D)
                                                      0.056    -0.590    color_bar_m0/hs_reg_reg
  -------------------------------------------------------------------
                         required time                          0.590    
                         arrival time                          -0.534    
  -------------------------------------------------------------------
                         slack                                  0.056    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_video_pll
Waveform(ns):       { 0.000 3.368 }
Period(ns):         6.737
Sources:            { video_pll_m0/inst/mmcme3_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.709         6.737       5.028      RAMB18_X0Y94     osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.709         6.737       5.028      RAMB18_X0Y94     osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFGCE/I            n/a            1.379         6.737       5.358      BUFGCE_X0Y26     video_pll_m0/inst/clkout2_buf/I
Min Period        n/a     MMCME3_ADV/CLKOUT1  n/a            1.071         6.737       5.666      MMCME3_ADV_X0Y1  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            0.550         6.737       6.187      SLICE_X1Y236     color_bar_m0/active_x_reg[0]/C
Min Period        n/a     FDCE/C              n/a            0.550         6.737       6.187      SLICE_X0Y237     color_bar_m0/active_x_reg[10]/C
Min Period        n/a     FDCE/C              n/a            0.550         6.737       6.187      SLICE_X0Y237     color_bar_m0/active_x_reg[11]/C
Min Period        n/a     FDCE/C              n/a            0.550         6.737       6.187      SLICE_X0Y236     color_bar_m0/active_x_reg[1]/C
Min Period        n/a     FDCE/C              n/a            0.550         6.737       6.187      SLICE_X0Y236     color_bar_m0/active_x_reg[2]/C
Min Period        n/a     FDCE/C              n/a            0.550         6.737       6.187      SLICE_X0Y236     color_bar_m0/active_x_reg[3]/C
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.854         3.368       2.514      RAMB18_X0Y94     osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.854         3.368       2.514      RAMB18_X0Y94     osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.854         3.368       2.514      RAMB18_X0Y94     osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.854         3.368       2.514      RAMB18_X0Y94     osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Low Pulse Width   Fast    FDCE/C              n/a            0.275         3.368       3.093      SLICE_X0Y239     color_bar_m0/rgb_b_reg_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         3.368       3.093      SLICE_X2Y236     osd_display_m0/timing_gen_xy_m0/de_d0_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         3.368       3.093      SLICE_X0Y239     color_bar_m0/rgb_g_reg_reg[7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         3.368       3.093      SLICE_X0Y239     color_bar_m0/rgb_r_reg_reg[7]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.275         3.368       3.093      SLICE_X1Y236     color_bar_m0/active_x_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.275         3.368       3.093      SLICE_X0Y237     color_bar_m0/active_x_reg[10]/C
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.854         3.368       2.514      RAMB18_X0Y94     osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.854         3.368       2.514      RAMB18_X0Y94     osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.854         3.368       2.514      RAMB18_X0Y94     osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            0.854         3.368       2.514      RAMB18_X0Y94     osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
High Pulse Width  Slow    FDCE/C              n/a            0.275         3.368       3.093      SLICE_X1Y236     color_bar_m0/active_x_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.275         3.368       3.093      SLICE_X1Y236     color_bar_m0/active_x_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         3.368       3.093      SLICE_X0Y237     color_bar_m0/active_x_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         3.368       3.093      SLICE_X0Y237     color_bar_m0/active_x_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         3.368       3.093      SLICE_X0Y236     color_bar_m0/active_x_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.275         3.368       3.093      SLICE_X0Y236     color_bar_m0/active_x_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_video_pll
  To Clock:  clkfbout_video_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.621ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_video_pll
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { video_pll_m0/inst/mmcme3_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFGCE/I             n/a            1.379         10.000      8.621      BUFGCE_X0Y44     video_pll_m0/inst/clkf_buf/I
Min Period  n/a     MMCME3_ADV/CLKFBOUT  n/a            1.071         10.000      8.929      MMCME3_ADV_X0Y1  video_pll_m0/inst/mmcme3_adv_inst/CLKFBOUT
Min Period  n/a     MMCME3_ADV/CLKFBIN   n/a            1.071         10.000      8.929      MMCME3_ADV_X0Y1  video_pll_m0/inst/mmcme3_adv_inst/CLKFBIN



