@article{panda2020high,
  title={High-speed area-efficient VLSI architecture of three-operand binary adder},
  author={Panda, Amit Kumar and Palisetty, Rakesh and Ray, Kailash Chandra},
  journal={IEEE Transactions on Circuits and Systems I: Regular Papers},
  volume={67},
  number={11},
  pages={3944--3953},
  year={2020},
  publisher={IEEE}
}

@inproceedings{murugesh2020modified,
  title={Modified high speed 32-bit vedic multiplier design and implementation},
  author={Murugesh, M Bala and Nagaraj, S and Jayasree, J and Reddy, G Vijay Kumar},
  booktitle={2020 International Conference on Electronics and Sustainable Communication Systems (ICESC)},
  pages={929--932},
  year={2020},
  organization={IEEE}
}

@inproceedings{pushpa2018design,
  title={Design and Analysis of 8-bit Array Carry Save Array Braun Wallace Tree and Vedic Multipliers},
  author={Pushpa, M and Nagaraj, S},
  booktitle={IEEE Sponsored International Conference On New Trends In Engineering \& Technology (ICNTET 2018).},
  year={2018}
}

@inproceedings{anbumani2021speed,
  title={Speed and Power Efficient Vedic Multiplier using Adders with MUX},
  author={Anbumani, V and Soviya, S and Sneha, S and Saran, L},
  booktitle={2021 Innovations in Power and Advanced Computing Technologies (i-PACT)},
  pages={1--5},
  year={2021},
  organization={IEEE}
}

@inproceedings{itawadiya2013design,
  title={Design a DSP operations using vedic mathematics},
  author={Itawadiya, Akhalesh K and Mahle, Rajesh and Patel, Vivek and Kumar, Dadan},
  booktitle={2013 International Conference on Communication and Signal Processing},
  pages={897--902},
  year={2013},
  organization={IEEE}
}

@inproceedings{jaina2011vedic,
  title={Vedic mathematics based multiply accumulate unit},
  author={Jaina, Devika and Sethi, Kabiraj and Panda, Rutuparna},
  booktitle={2011 International Conference on Computational Intelligence and Communication Networks},
  pages={754--757},
  year={2011},
  organization={IEEE}
}

@article{thakur2015area,
  title={Area-efficient \& high speed ripple carry based vedic multiplier},
  author={Thakur, Sulakshna and Kumar, Pardeep},
  journal={SSRG International Journal of Electronics and Communication Engineering (SSRG-IJECE)--EFES April 2015},
  pages={6--10},
  year={2015}
}

@inproceedings{meti2017design,
  title={Design and implementation of 8-bit vedic multiplier using mGDI technique},
  author={Meti, Shashank S and Bharath, CN and Kumar, YG Praveen and Kariyappa, BS},
  booktitle={2017 International Conference on Advances in Computing, Communications and Informatics (ICACCI)},
  pages={1923--1927},
  year={2017},
  organization={IEEE}
}

@article{islam2019fpga,
  title={FPGA implementation of high-speed area-efficient processor for elliptic curve point multiplication over prime field},
  author={Islam, Md Mainul and Hossain, Md Selim and Hasan, Moh Khalid and Shahjalal, Md and Jang, Yeong Min},
  journal={IEEE Access},
  volume={7},
  pages={178811--178826},
  year={2019},
  publisher={IEEE}
}

@article{liu2016elliptic,
  title={Elliptic curve cryptography with efficiently computable endomorphisms and its hardware implementations for the internet of things},
  author={Liu, Zhe and Gro{\ss}sch{\"a}dl, Johann and Hu, Zhi and J{\"a}rvinen, Kimmo and Wang, Husen and Verbauwhede, Ingrid},
  journal={IEEE Transactions on Computers},
  volume={66},
  number={5},
  pages={773--785},
  year={2016},
  publisher={IEEE}
}

@article{liu2016efficient,
  title={An efficient and flexible hardware implementation of the dual-field elliptic curve cryptographic processor},
  author={Liu, Zilong and Liu, Dongsheng and Zou, Xuecheng},
  journal={IEEE Transactions on Industrial Electronics},
  volume={64},
  number={3},
  pages={2353--2362},
  year={2016},
  publisher={IEEE}
}

@article{montgomery1985modular,
  title={Modular multiplication without trial division},
  author={Montgomery, Peter L},
  journal={Mathematics of computation},
  volume={44},
  number={170},
  pages={519--521},
  year={1985}
}

@article{kuang2015low,
  title={Low-cost high-performance VLSI architecture for Montgomery modular multiplication},
  author={Kuang, Shiann-Rong and Wu, Kun-Yi and Lu, Ren-Yao},
  journal={IEEE Transactions on Very Large Scale Integration (VLSI) Systems},
  volume={24},
  number={2},
  pages={434--443},
  year={2015},
  publisher={IEEE}
}

@article{erdem2017general,
  title={A general digit-serial architecture for Montgomery modular multiplication},
  author={Erdem, Serdar S{\"u}er and Yan{\i}k, Tu{\u{g}}rul and {\c{C}}elebi, An{\i}l},
  journal={IEEE Transactions on Very Large Scale Integration (VLSI) Systems},
  volume={25},
  number={5},
  pages={1658--1668},
  year={2017},
  publisher={IEEE}
}

@inproceedings{katti2009efficient,
  title={Efficient hardware implementation of a new pseudo-random bit sequence generator},
  author={Katti, Raj S and Srinivasan, Sudarshan K},
  booktitle={2009 IEEE International Symposium on Circuits and Systems},
  pages={1393--1396},
  year={2009},
  organization={IEEE}
}

@article{panda2018modified,
  title={Modified dual-CLCG method and its VLSI architecture for pseudorandom bit generation},
  author={Panda, Amit Kumar and Ray, Kailash Chandra},
  journal={IEEE Transactions on Circuits and Systems I: Regular Papers},
  volume={66},
  number={3},
  pages={989--1002},
  year={2018},
  publisher={IEEE}
}

@article{panda2019coupled,
  title={A coupled variable input LCG method and its VLSI architecture for pseudorandom bit generation},
  author={Panda, Amit Kumar and Ray, Kailash Chandra},
  journal={IEEE Transactions on Instrumentation and Measurement},
  volume={69},
  number={4},
  pages={1011--1019},
  year={2019},
  publisher={IEEE}
}

@article{kim1998circuit,
  title={Circuit optimization using carry-save-adder cells},
  author={Kim, Taewhan and Jao, William and Tjiang, Steve},
  journal={IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems},
  volume={17},
  number={10},
  pages={974--984},
  year={1998},
  publisher={IEEE}
}

@article{rezai2014high,
  title={High-throughput modular multiplication and exponentiation algorithms using multibit-scan--multibit-shift technique},
  author={Rezai, Abdalhossein and Keshavarzi, Parviz},
  journal={IEEE Transactions on Very Large Scale Integration (VLSI) Systems},
  volume={23},
  number={9},
  pages={1710--1719},
  year={2014},
  publisher={IEEE}
}

@inproceedings{panda2018design,
  title={Design and FPGA prototype of 1024-bit Blum-Blum-Shub PRBG architecture},
  author={Panda, Amit Kumar and Ray, Kailash Chandra},
  booktitle={2018 IEEE International Conference on Information Communication and Signal Processing (ICICSP)},
  pages={38--43},
  year={2018},
  organization={IEEE}
}

@inproceedings{han1987fast,
  title={Fast area-efficient VLSI adders},
  author={Han, Tackdon and Carlson, David A},
  booktitle={1987 IEEE 8th symposium on computer arithmetic (ARITH)},
  pages={49--56},
  year={1987},
  organization={IEEE}
}

@misc{harris2006parallel,
  title={Parallel prefix networks that make tradeoffs between logic levels, fanout and wiring racks},
  author={Harris, David L},
  year={2006},
  month=dec # "~19",
  publisher={Google Patents},
  note={US Patent 7,152,089}
}

@article{ling1981high,
  title={High-speed binary adder},
  author={Ling, Huey},
  journal={IBM Journal of Research and Development},
  volume={25},
  number={3},
  pages={156--166},
  year={1981},
  publisher={IBM}
}

@inproceedings{jackson2004high,
  title={High speed binary addition},
  author={Jackson, Robert and Talwar, Sunil},
  booktitle={Conference Record of the Thirty-Eighth Asilomar Conference on Signals, Systems and Computers, 2004.},
  volume={2},
  pages={1350--1353},
  year={2004},
  organization={IEEE}
}

@inproceedings{pandey2019ultra,
  title={An ultra-fast parallel prefix adder},
  author={Pandey, Kumar Sambhav and Kumar, Dinesh and Goel, Neeraj and Shrimali, Hitesh},
  booktitle={2019 IEEE 26th Symposium on Computer Arithmetic (ARITH)},
  pages={125--134},
  year={2019},
  organization={IEEE}
}

@article{jafarzadehpour2019new,
  title={New energy-efficient hybrid wide-operand adder architecture},
  author={Jafarzadehpour, Fereshteh and Molahosseini, Amir Sabbagh and Zarandi, Azadeh Alsadat Emrani and Sousa, Leonel},
  journal={IET Circuits, Devices \& Systems},
  volume={13},
  number={8},
  pages={1221--1231},
  year={2019},
  publisher={IET}
}

@inproceedings{sudhakar2012hybrid,
  title={Hybrid han-carlson adder},
  author={Sudhakar, Sreenivaas Muthyala and Chidambaram, Kumar P and Swartzlander, Earl E},
  booktitle={2012 IEEE 55th International Midwest Symposium on Circuits and Systems (MWSCAS)},
  pages={818--821},
  year={2012},
  organization={IEEE}
}