
---------- Begin Simulation Statistics ----------
final_tick                               353619289815000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                              187017565                       # Simulator instruction rate (inst/s)
host_mem_usage                                 993232                       # Number of bytes of host memory used
host_op_rate                                343496915                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.42                       # Real time elapsed on the host
host_tick_rate                            18264611466                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    78029972                       # Number of instructions simulated
sim_ops                                     143349110                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.007623                       # Number of seconds simulated
sim_ticks                                  7622524000                       # Number of ticks simulated
system.apicbridge.pwrStateResidencyTicks::UNDEFINED 353619289815000                       # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED 353619289815000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.pwrStateResidencyTicks::UNDEFINED 353619289815000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 353619289815000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 353619289815000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.pwrStateResidencyTicks::UNDEFINED 353619289815000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 353619289815000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.pwrStateResidencyTicks::OFF   8488149899500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.iobridge.pwrStateResidencyTicks::UNDEFINED 353619289815000                       # Cumulative time (in ticks) in various power states
system.iobus.pkt_count_system.bridge.master::system.pc.com_1.pio          184                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          184                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave           46                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total           46                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     230                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.com_1.pio           92                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total           92                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave           92                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::total           92                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pwrStateResidencyTicks::UNDEFINED 353619289815000                       # Cumulative time (in ticks) in various power states
system.iobus.reqLayer0.occupancy                46000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer13.occupancy              119000                       # Layer occupancy (ticks)
system.iobus.reqLayer13.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              157000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer3.occupancy               23000                       # Layer occupancy (ticks)
system.iobus.respLayer3.utilization               0.0                       # Layer utilization (%)
system.iobus.trans_dist::ReadReq                   65                       # Transaction distribution
system.iobus.trans_dist::ReadResp                  65                       # Transaction distribution
system.iobus.trans_dist::WriteReq                  27                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 27                       # Transaction distribution
system.iobus.trans_dist::MessageReq                23                       # Transaction distribution
system.iobus.trans_dist::MessageResp               23                       # Transaction distribution
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                      55022.47                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                28892.73                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.switch_cpus.dtb.walker::samples       115.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.itb.walker::samples       109.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples    105134.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     18535.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                     10142.73                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                      1032.61                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    128.26                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                         7.68                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     11.46                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      26.85                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         8.13                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.07                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.06                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.switch_cpus.inst    110340354                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        110340354                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.dtb.walker       124893                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.itb.walker       125943                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst    110340354                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data     17667114                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             128258304                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.dtb.walker       124893                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.itb.walker       125943                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst    110340354                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data     29130640                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            139721830                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.switch_cpus.data     11463526                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             11463526                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples        14876                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    533.007798                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   333.718960                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   402.160393                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         3233     21.73%     21.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         2244     15.08%     36.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1230      8.27%     45.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          843      5.67%     50.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          694      4.67%     55.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          730      4.91%     60.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          703      4.73%     65.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          523      3.52%     68.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         4676     31.43%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        14876                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                7871104                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                  977652                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                  195008                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   58560                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys                87381                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst       841072                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        841072                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.dtb.walker          952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.itb.walker          960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst       841072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data       134668                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             977652                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.switch_cpus.data        87381                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           87381                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.switch_cpus.dtb.walker          119                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.itb.walker          120                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst       105134                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data        20660                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.switch_cpus.dtb.walker     44207.98                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.itb.walker     44529.17                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     28069.08                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     28643.89                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.switch_cpus.dtb.walker          920                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.itb.walker          872                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.inst       841072                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data       115459                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.switch_cpus.dtb.walker 120694.929920850365                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.itb.walker 114397.803142371209                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.inst 110340354.454771146178                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 15147082.514925502241                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.switch_cpus.dtb.walker      5260750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.itb.walker      5343500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst   2951014500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data    591782750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.switch_cpus.data        12502                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.switch_cpus.data  16350007.34                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.switch_cpus.data         5860                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.switch_cpus.data 768774.227539329440                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.switch_cpus.data 204407791750                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                 11595                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds           57                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState              260364                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                858                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds           57                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.switch_cpus.dtb.walker          119                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.itb.walker          120                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst       105134                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data        20660                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              126033                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.switch_cpus.data        12502                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              12502                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    88.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0              4471                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              7728                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             27765                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              5955                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              3585                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             12818                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             18294                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8174                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11149                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              6571                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             5242                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2703                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1237                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2983                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1828                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2483                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                32                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               126                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                39                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               305                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               120                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                52                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                41                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                33                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                29                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               48                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               56                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               20                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                6                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.008317328750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 353619289815000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples           57                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    2166.508772                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    975.685086                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   7449.969207                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047           47     82.46%     82.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095            7     12.28%     94.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143            2      3.51%     98.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::55296-57343            1      1.75%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            57                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                  122986                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                    126033                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                   902                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                   173                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                  5815                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                119143                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.readReqs                      126033                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 88.10                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                   108349                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                   3047                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                  614930000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                    7622538000                       # Total gap between requests
system.mem_ctrls.totMemAccLat              3553401500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                   1247414000                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples           57                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.052632                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.048311                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.397360                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               56     98.25%     98.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      1.75%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            57                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                    12502                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                  307                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                  167                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                 2371                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                 9657                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                      12502                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                74.75                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                     678                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy           1234442730                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy                 69722100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      2160884250                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            631.512040                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE      6576000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     254540000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF       365000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    140318250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    2485009500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   4735745750                       # Time in different power states
system.mem_ctrls_0.preBackEnergy             15586560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy                 37042995                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        53901120                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy               634574640                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         601732560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy     1859220.000000                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             4813715685                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime           4876398750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy                3753180                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            567120930                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy                 36578220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      2431023210                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            563.964090                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE      9732000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     252720000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF     52335750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    952097250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    1024799000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   5330959500                       # Time in different power states
system.mem_ctrls_1.preBackEnergy             16962720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                 19437990                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       365884800                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy               244180860                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         597430080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy         19187880                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             4298829810                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime           6335087000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy                1023120                       # Energy for write commands per rank (pJ)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 353619289815000                       # Cumulative time (in ticks) in various power states
system.membus.pkt_count_system.apicbridge.master::system.cpu.interrupts.int_slave           46                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::total           46                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache_port::system.mem_ctrls.port       210268                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache_port::total       210268                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.bridge.slave          184                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.cpu.interrupts.pio           20                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.mem_ctrls.port        66324                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::total        66528                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.itb.walker.port::system.mem_ctrls.port          240                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.itb.walker.port::total          240                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dtb.walker.port::system.mem_ctrls.port          238                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dtb.walker.port::total          238                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 277320                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu.interrupts.int_slave           92                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::total           92                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache_port::system.mem_ctrls.port       841072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache_port::total       841072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.bridge.slave           92                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.cpu.interrupts.pio           40                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.mem_ctrls.port       222049                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::total       222181                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.itb.walker.port::system.mem_ctrls.port          960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.itb.walker.port::total          960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dtb.walker.port::system.mem_ctrls.port          952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dtb.walker.port::total          952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1065257                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED 353619289815000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy              119000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy               20000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer3.occupancy               46000                       # Layer occupancy (ticks)
system.membus.reqLayer3.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer4.occupancy           151037500                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               2.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy              23000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          239040500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.1                       # Layer utilization (%)
system.membus.respLayer4.occupancy           60166250                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.8                       # Layer utilization (%)
system.membus.respLayer5.occupancy             295500                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer6.occupancy             302250                       # Layer occupancy (ticks)
system.membus.respLayer6.utilization              0.0                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            138660                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  138660    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              138660                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadReq              126076                       # Transaction distribution
system.membus.trans_dist::ReadResp             126076                       # Transaction distribution
system.membus.trans_dist::WriteReq              12539                       # Transaction distribution
system.membus.trans_dist::WriteResp             12539                       # Transaction distribution
system.membus.trans_dist::SoftPFReq                22                       # Transaction distribution
system.membus.trans_dist::SoftPFResp               22                       # Transaction distribution
system.membus.trans_dist::MessageReq               23                       # Transaction distribution
system.membus.trans_dist::MessageResp              23                       # Transaction distribution
system.mmiofu.pwrStateResidencyTicks::UNDEFINED 353619289815000                       # Cumulative time (in ticks) in various power states
system.mmiofu_bridge.pwrStateResidencyTicks::UNDEFINED 353619289815000                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.pwrStateResidencyTicks::UNDEFINED 353619289815000                       # Cumulative time (in ticks) in various power states
system.pc.com_1.pwrStateResidencyTicks::UNDEFINED 353619289815000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.pwrStateResidencyTicks::UNDEFINED 353619289815000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.pwrStateResidencyTicks::UNDEFINED 353619289815000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_4.pwrStateResidencyTicks::UNDEFINED 353619289815000                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.pwrStateResidencyTicks::UNDEFINED 353619289815000                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.pwrStateResidencyTicks::UNDEFINED 353619289815000                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.pwrStateResidencyTicks::UNDEFINED 353619289815000                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.pwrStateResidencyTicks::UNDEFINED 353619289815000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.pwrStateResidencyTicks::UNDEFINED 353619289815000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.pwrStateResidencyTicks::UNDEFINED 353619289815000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.disks0.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks0.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.disks1.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks1.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.pwrStateResidencyTicks::UNDEFINED 353619289815000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.pwrStateResidencyTicks::UNDEFINED 353619289815000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.pwrStateResidencyTicks::UNDEFINED 353619289815000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.pwrStateResidencyTicks::UNDEFINED 353619289815000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.pwrStateResidencyTicks::UNDEFINED 353619289815000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.pwrStateResidencyTicks::UNDEFINED 353619289815000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.pwrStateResidencyTicks::UNDEFINED 353619289815000                       # Cumulative time (in ticks) in various power states
system.pwrStateResidencyTicks::UNDEFINED 353619289815000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.Branches                     19033                       # Number of branches fetched
system.switch_cpus.committedInsts               80261                       # Number of instructions committed
system.switch_cpus.committedOps                161163                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.pwrStateResidencyTicks::UNDEFINED 353619289815000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.rdAccesses               20687                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                    26                       # TLB misses on read requests
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 353619289815000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.wrAccesses               12516                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     4                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.pwrStateResidencyTicks::UNDEFINED 353619289815000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 353619289815000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.wrAccesses              105164                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    30                       # TLB misses on write requests
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 15245474                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles           15245474                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads        82474                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes        49499                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts        11951                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses           8436                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                  8436                       # number of float instructions
system.switch_cpus.num_fp_register_reads        13916                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes         7203                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                5204                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses        153886                       # Number of integer alu accesses
system.switch_cpus.num_int_insts               153886                       # number of integer instructions
system.switch_cpus.num_int_register_reads       293464                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes       123387                       # number of times the integer registers were written
system.switch_cpus.num_load_insts               20731                       # Number of load instructions
system.switch_cpus.num_mem_refs                 33270                       # number of memory refs
system.switch_cpus.num_store_insts              12539                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass           896      0.56%      0.56% # Class of executed instruction
system.switch_cpus.op_class::IntAlu            122013     75.71%     76.26% # Class of executed instruction
system.switch_cpus.op_class::IntMult               71      0.04%     76.30% # Class of executed instruction
system.switch_cpus.op_class::IntDiv                28      0.02%     76.32% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd             804      0.50%     76.82% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0      0.00%     76.82% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0      0.00%     76.82% # Class of executed instruction
system.switch_cpus.op_class::FloatMult            100      0.06%     76.88% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0      0.00%     76.88% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0      0.00%     76.88% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0      0.00%     76.88% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt            100      0.06%     76.95% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0      0.00%     76.95% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     76.95% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu             1226      0.76%     77.71% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     77.71% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt              218      0.14%     77.84% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc             241      0.15%     77.99% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     77.99% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     77.99% # Class of executed instruction
system.switch_cpus.op_class::SimdShift            200      0.12%     78.11% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     78.11% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     78.11% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd         1000      0.62%     78.74% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     78.74% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     78.74% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt          502      0.31%     79.05% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv          300      0.19%     79.23% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     79.23% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult          200      0.12%     79.36% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     79.36% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     79.36% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     79.36% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     79.36% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     79.36% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     79.36% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     79.36% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     79.36% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     79.36% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     79.36% # Class of executed instruction
system.switch_cpus.op_class::MemRead            19415     12.05%     91.40% # Class of executed instruction
system.switch_cpus.op_class::MemWrite           11622      7.21%     98.61% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead         1316      0.82%     99.43% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite          917      0.57%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total             161169                       # Class of executed instruction
system.switch_cpus.pwrStateResidencyTicks::ON 7620893191000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               353626565567000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                              199186800                       # Simulator instruction rate (inst/s)
host_mem_usage                                 993232                       # Number of bytes of host memory used
host_op_rate                                365914014                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.39                       # Real time elapsed on the host
host_tick_rate                            18551066337                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    78107404                       # Number of instructions simulated
sim_ops                                     143506553                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.007276                       # Number of seconds simulated
sim_ticks                                  7275752000                       # Number of ticks simulated
system.apicbridge.pwrStateResidencyTicks::UNDEFINED   7275752000                       # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED   7275752000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.pwrStateResidencyTicks::UNDEFINED   7275752000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   7275752000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   7275752000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.pwrStateResidencyTicks::UNDEFINED   7275752000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   7275752000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.pwrStateResidencyTicks::OFF     7275752000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.iobridge.pwrStateResidencyTicks::UNDEFINED   7275752000                       # Cumulative time (in ticks) in various power states
system.iobus.pkt_count_system.bridge.master::system.pc.com_1.pio          184                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          184                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave           46                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total           46                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     230                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.com_1.pio           92                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total           92                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave           92                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::total           92                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pwrStateResidencyTicks::UNDEFINED   7275752000                       # Cumulative time (in ticks) in various power states
system.iobus.reqLayer0.occupancy                46000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer13.occupancy              119000                       # Layer occupancy (ticks)
system.iobus.reqLayer13.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              157000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer3.occupancy               23000                       # Layer occupancy (ticks)
system.iobus.respLayer3.utilization               0.0                       # Layer utilization (%)
system.iobus.trans_dist::ReadReq                   65                       # Transaction distribution
system.iobus.trans_dist::ReadResp                  65                       # Transaction distribution
system.iobus.trans_dist::WriteReq                  27                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 27                       # Transaction distribution
system.iobus.trans_dist::MessageReq                23                       # Transaction distribution
system.iobus.trans_dist::MessageResp               23                       # Transaction distribution
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                      54422.56                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                28487.10                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.switch_cpus.dtb.walker::samples         3.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples    100763.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     17556.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                      9737.10                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                      1036.71                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    129.01                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                         4.08                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     11.01                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      23.03                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         8.13                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.10                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.03                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.switch_cpus.inst    110793221                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        110793221                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.dtb.walker         3299                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst    110793221                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data     18210076                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             129006596                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.dtb.walker         3299                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst    110793221                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data     29219660                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            140016180                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.switch_cpus.data     11009584                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             11009584                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples        13093                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    578.351180                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   385.709580                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   395.441851                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         2157     16.47%     16.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1899     14.50%     30.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1011      7.72%     38.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          950      7.26%     45.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          732      5.59%     51.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          674      5.15%     56.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          593      4.53%     61.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          455      3.48%     64.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         4622     35.30%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        13093                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                7542848                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                  938620                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                  255488                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   29696                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys                80103                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst       806104                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        806104                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.dtb.walker           24                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst       806104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data       132492                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             938620                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.switch_cpus.data        80103                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           80103                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.switch_cpus.dtb.walker            3                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst       100763                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data        21083                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.switch_cpus.dtb.walker     90916.67                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     27760.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     26558.13                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.switch_cpus.dtb.walker           24                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.inst       806104                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data       111091                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.switch_cpus.dtb.walker 3298.628100572972                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.inst 110793221.099344789982                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 15268662.263364667073                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.switch_cpus.dtb.walker       272750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst   2797206000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data    559925000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.switch_cpus.data        11841                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.switch_cpus.data  14076909.09                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.switch_cpus.data         2869                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.switch_cpus.data 394323.500855994003                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.switch_cpus.data 166684680500                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                 11376                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds           29                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState              249390                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                437                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds           29                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.switch_cpus.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst       100763                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data        21083                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              121849                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.switch_cpus.data        11841                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              11841                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    88.93                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0              1435                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              4424                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             28387                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2057                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1743                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             13297                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             17555                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5356                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             21325                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              5813                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             6268                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2446                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              872                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2364                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1217                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             3298                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               108                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                28                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               117                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                41                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                44                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                18                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                31                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                18                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               29                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               23                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.010385261250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   7275752000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples           29                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    4062.827586                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean   1416.052768                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  11684.992668                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047           22     75.86%     75.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095            4     13.79%     89.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143            1      3.45%     93.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-18431            1      3.45%     96.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::61440-63487            1      3.45%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            29                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                  117857                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                    121849                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                   676                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                   146                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                  7641                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                113386                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.readReqs                      121849                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 88.99                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                   104880                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                   3992                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                  589285000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                    7275752000                       # Total gap between requests
system.mem_ctrls.totMemAccLat              3357403750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                   1147585000                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples           29                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             16                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               29    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            29                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                    11841                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                  229                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                  141                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                 3044                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                 8427                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                      11841                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                73.76                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                     343                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy           1039276440                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy                 55120800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      2180104650                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            617.496033                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE      5040000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     242840000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    179468250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    2068125000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   4780278750                       # Time in different power states
system.mem_ctrls_0.preBackEnergy             13876320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy                 29293605                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        68954880                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy               530173560                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         574073760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             4492747995                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime           4959716750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy                1873980                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            661131030                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy                 38398920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      2208235290                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            576.247606                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE      8382000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     242320000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF     12386750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    928420250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    1241123250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   4843119750                       # Time in different power states
system.mem_ctrls_1.preBackEnergy             16147680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                 20394330                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       356556960                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy               311325420                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         572844480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy          6913080                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             4192634670                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime           5783621250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy                 548100                       # Energy for write commands per rank (pJ)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   7275752000                       # Cumulative time (in ticks) in various power states
system.membus.pkt_count_system.apicbridge.master::system.cpu.interrupts.int_slave           46                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::total           46                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache_port::system.mem_ctrls.port       201526                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache_port::total       201526                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.bridge.slave          184                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.cpu.interrupts.pio           20                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.mem_ctrls.port        65848                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::total        66052                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dtb.walker.port::system.mem_ctrls.port            6                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dtb.walker.port::total            6                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 267630                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu.interrupts.int_slave           92                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::total           92                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache_port::system.mem_ctrls.port       806104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache_port::total       806104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.bridge.slave           92                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.cpu.interrupts.pio           40                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.mem_ctrls.port       212595                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::total       212727                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dtb.walker.port::system.mem_ctrls.port           24                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dtb.walker.port::total           24                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1018947                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED   7275752000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy              119000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy               20000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer3.occupancy               46000                       # Layer occupancy (ticks)
system.membus.reqLayer3.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer4.occupancy           145531500                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               2.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy              23000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          228964000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.1                       # Layer utilization (%)
system.membus.respLayer4.occupancy           59862000                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.8                       # Layer utilization (%)
system.membus.respLayer6.occupancy               7250                       # Layer occupancy (ticks)
system.membus.respLayer6.utilization              0.0                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            133815                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  133815    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              133815                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadReq              121914                       # Transaction distribution
system.membus.trans_dist::ReadResp             121914                       # Transaction distribution
system.membus.trans_dist::WriteReq              11878                       # Transaction distribution
system.membus.trans_dist::WriteResp             11878                       # Transaction distribution
system.membus.trans_dist::MessageReq               23                       # Transaction distribution
system.membus.trans_dist::MessageResp              23                       # Transaction distribution
system.mmiofu.pwrStateResidencyTicks::UNDEFINED   7275752000                       # Cumulative time (in ticks) in various power states
system.mmiofu_bridge.pwrStateResidencyTicks::UNDEFINED   7275752000                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.pwrStateResidencyTicks::UNDEFINED   7275752000                       # Cumulative time (in ticks) in various power states
system.pc.com_1.pwrStateResidencyTicks::UNDEFINED   7275752000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.pwrStateResidencyTicks::UNDEFINED   7275752000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.pwrStateResidencyTicks::UNDEFINED   7275752000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_4.pwrStateResidencyTicks::UNDEFINED   7275752000                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.pwrStateResidencyTicks::UNDEFINED   7275752000                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.pwrStateResidencyTicks::UNDEFINED   7275752000                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.pwrStateResidencyTicks::UNDEFINED   7275752000                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.pwrStateResidencyTicks::UNDEFINED   7275752000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.pwrStateResidencyTicks::UNDEFINED   7275752000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.pwrStateResidencyTicks::UNDEFINED   7275752000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.disks0.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks0.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.disks1.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks1.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.pwrStateResidencyTicks::UNDEFINED   7275752000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.pwrStateResidencyTicks::UNDEFINED   7275752000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.pwrStateResidencyTicks::UNDEFINED   7275752000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.pwrStateResidencyTicks::UNDEFINED   7275752000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.pwrStateResidencyTicks::UNDEFINED   7275752000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.pwrStateResidencyTicks::UNDEFINED   7275752000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.pwrStateResidencyTicks::UNDEFINED   7275752000                       # Cumulative time (in ticks) in various power states
system.pwrStateResidencyTicks::UNDEFINED   7275752000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.Branches                     18727                       # Number of branches fetched
system.switch_cpus.committedInsts               77432                       # Number of instructions committed
system.switch_cpus.committedOps                157443                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.pwrStateResidencyTicks::UNDEFINED   7275752000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.rdAccesses               21085                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     1                       # TLB misses on read requests
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED   7275752000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.wrAccesses               11851                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.pwrStateResidencyTicks::UNDEFINED   7275752000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED   7275752000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.wrAccesses              100763                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 14551504                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles           14551504                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads        81306                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes        48441                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts        11601                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses          10843                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                 10843                       # number of float instructions
system.switch_cpus.num_fp_register_reads        17327                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes         9210                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                5644                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses        149251                       # Number of integer alu accesses
system.switch_cpus.num_int_insts               149251                       # number of integer instructions
system.switch_cpus.num_int_register_reads       280884                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes       118862                       # number of times the integer registers were written
system.switch_cpus.num_load_insts               21150                       # Number of load instructions
system.switch_cpus.num_mem_refs                 33028                       # number of memory refs
system.switch_cpus.num_store_insts              11878                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass           803      0.51%      0.51% # Class of executed instruction
system.switch_cpus.op_class::IntAlu            117459     74.60%     75.11% # Class of executed instruction
system.switch_cpus.op_class::IntMult               44      0.03%     75.14% # Class of executed instruction
system.switch_cpus.op_class::IntDiv                14      0.01%     75.15% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd             904      0.57%     75.72% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0      0.00%     75.72% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0      0.00%     75.72% # Class of executed instruction
system.switch_cpus.op_class::FloatMult            200      0.13%     75.85% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0      0.00%     75.85% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0      0.00%     75.85% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0      0.00%     75.85% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt            100      0.06%     75.92% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0      0.00%     75.92% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     75.92% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu             1226      0.78%     76.69% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     76.69% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt              218      0.14%     76.83% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc             442      0.28%     77.11% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     77.11% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     77.11% # Class of executed instruction
system.switch_cpus.op_class::SimdShift            200      0.13%     77.24% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     77.24% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     77.24% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd         1201      0.76%     78.00% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     78.00% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     78.00% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt          704      0.45%     78.45% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv          500      0.32%     78.77% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     78.77% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult          401      0.25%     79.02% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     79.02% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     79.02% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     79.02% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     79.02% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     79.02% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     79.02% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     79.02% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     79.02% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     79.02% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     79.02% # Class of executed instruction
system.switch_cpus.op_class::MemRead            19132     12.15%     91.17% # Class of executed instruction
system.switch_cpus.op_class::MemWrite           10561      6.71%     97.88% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead         2018      1.28%     99.16% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite         1317      0.84%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total             157444                       # Class of executed instruction
system.switch_cpus.pwrStateResidencyTicks::ON   7275752000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               353636339224000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                              148912239                       # Simulator instruction rate (inst/s)
host_mem_usage                                 993232                       # Number of bytes of host memory used
host_op_rate                                273607455                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.53                       # Real time elapsed on the host
host_tick_rate                            18606524613                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    78210595                       # Number of instructions simulated
sim_ops                                     143716765                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.009774                       # Number of seconds simulated
sim_ticks                                  9773657000                       # Number of ticks simulated
system.apicbridge.pwrStateResidencyTicks::UNDEFINED   9773657000                       # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED   9773657000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.pwrStateResidencyTicks::UNDEFINED   9773657000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   9773657000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   9773657000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.pwrStateResidencyTicks::UNDEFINED   9773657000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   9773657000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.pwrStateResidencyTicks::OFF     9773657000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.iobridge.pwrStateResidencyTicks::UNDEFINED   9773657000                       # Cumulative time (in ticks) in various power states
system.iobus.pkt_count_system.bridge.master::system.pc.com_1.pio          184                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          184                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave           46                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total           46                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     230                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.com_1.pio           92                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total           92                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave           92                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::total           92                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pwrStateResidencyTicks::UNDEFINED   9773657000                       # Cumulative time (in ticks) in various power states
system.iobus.reqLayer0.occupancy                46000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer13.occupancy              119000                       # Layer occupancy (ticks)
system.iobus.reqLayer13.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              157000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer3.occupancy               23000                       # Layer occupancy (ticks)
system.iobus.respLayer3.utilization               0.0                       # Layer utilization (%)
system.iobus.trans_dist::ReadReq                   65                       # Transaction distribution
system.iobus.trans_dist::ReadResp                  65                       # Transaction distribution
system.iobus.trans_dist::WriteReq                  27                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 27                       # Transaction distribution
system.iobus.trans_dist::MessageReq                23                       # Transaction distribution
system.iobus.trans_dist::MessageResp               23                       # Transaction distribution
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                      54123.40                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                28472.61                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples    133916.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     24607.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                      9722.61                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                      1034.93                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    128.70                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                         3.04                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     11.17                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      25.45                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         8.11                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.09                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.switch_cpus.inst    109613832                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        109613832                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst    109613832                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data     19081394                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             128695226                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst    109613832                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data     30254489                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            139868322                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.switch_cpus.data     11173095                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             11173095                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples        17073                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    594.206993                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   404.404911                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   393.002642                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         2521     14.77%     14.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         2527     14.80%     29.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1195      7.00%     36.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1342      7.86%     44.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1006      5.89%     50.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          873      5.11%     55.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          790      4.63%     60.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          425      2.49%     62.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         6394     37.45%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        17073                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM               10115008                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                 1257823                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                  388544                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   29696                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys               109202                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst      1071328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1071328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst      1071328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data       186495                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1257823                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.switch_cpus.data       109202                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          109202                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst       133916                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data        30202                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     27882.62                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     25365.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.switch_cpus.inst      1071328                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data       151538                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 109613832.365919947624                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 15504738.911954859272                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst   3733929500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data    766081250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.switch_cpus.data        16463                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.switch_cpus.data  14810958.62                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.switch_cpus.data         2877                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.switch_cpus.data 294362.693513799401                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.switch_cpus.data 243832811750                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                 15987                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds           29                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState              335022                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                436                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds           29                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.switch_cpus.inst       133916                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data        30202                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              164118                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.switch_cpus.data        16463                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              16463                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    89.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0               861                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              4175                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             37176                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2056                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1679                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             17493                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             19971                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5758                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             42099                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              5810                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             8456                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2787                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              888                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2357                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1184                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             5297                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               111                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                27                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               120                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                49                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                43                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                20                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                25                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                14                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               35                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               19                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.012036663750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   9773657000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples           29                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    5422.965517                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean   1473.535379                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  13399.185363                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047           23     79.31%     79.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095            2      6.90%     86.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143            1      3.45%     89.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28672-30719            1      3.45%     93.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::30720-32767            1      3.45%     96.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::61440-63487            1      3.45%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            29                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                  158047                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                    164118                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                   665                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                   141                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                 12405                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                150907                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.readReqs                      164118                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 89.27                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                   141089                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                   6071                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                  790235000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                    9773657000                       # Total gap between requests
system.mem_ctrls.totMemAccLat              4500010750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                   1536629500                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples           29                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             16                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               29    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            29                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                    16463                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                  220                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                  137                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                 5035                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                11071                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                      16463                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                74.16                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                     353                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy           1265300250                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy                 66966060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      3008306670                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            607.922460                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE      6672000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     326560000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF        60500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    353797750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    2490029750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   6596537000                       # Time in different power states
system.mem_ctrls_0.preBackEnergy             18242880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy                 35604690                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       135914880                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy               636666660                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         771987840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy     614640.000000                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             5941625610                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime           6950365000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy                1931400                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           1013768940                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy                 54906600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      3018698910                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            587.068998                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE      9246000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     325780000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF     17162750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    862146000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    1938844250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   6620478000                       # Time in different power states
system.mem_ctrls_1.preBackEnergy             19550400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                 29187345                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       331044960                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy               491788920                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         770143920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy          8069880                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             5737811025                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime           7499481250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy                 490680                       # Energy for write commands per rank (pJ)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   9773657000                       # Cumulative time (in ticks) in various power states
system.membus.pkt_count_system.apicbridge.master::system.cpu.interrupts.int_slave           46                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::total           46                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache_port::system.mem_ctrls.port       267832                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache_port::total       267832                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.bridge.slave          184                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.cpu.interrupts.pio           20                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.mem_ctrls.port        93330                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::total        93534                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 361412                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu.interrupts.int_slave           92                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::total           92                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache_port::system.mem_ctrls.port      1071328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache_port::total      1071328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.bridge.slave           92                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.cpu.interrupts.pio           40                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.mem_ctrls.port       295697                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::total       295829                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1367249                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED   9773657000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy              119000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy               20000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer3.occupancy               46000                       # Layer occupancy (ticks)
system.membus.reqLayer3.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer4.occupancy           197044500                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               2.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy              23000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          304155500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.1                       # Layer utilization (%)
system.membus.respLayer4.occupancy           84793750                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.9                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            180706                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  180706    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              180706                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadReq              164183                       # Transaction distribution
system.membus.trans_dist::ReadResp             164183                       # Transaction distribution
system.membus.trans_dist::WriteReq              16500                       # Transaction distribution
system.membus.trans_dist::WriteResp             16500                       # Transaction distribution
system.membus.trans_dist::MessageReq               23                       # Transaction distribution
system.membus.trans_dist::MessageResp              23                       # Transaction distribution
system.mmiofu.pwrStateResidencyTicks::UNDEFINED   9773657000                       # Cumulative time (in ticks) in various power states
system.mmiofu_bridge.pwrStateResidencyTicks::UNDEFINED   9773657000                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.pwrStateResidencyTicks::UNDEFINED   9773657000                       # Cumulative time (in ticks) in various power states
system.pc.com_1.pwrStateResidencyTicks::UNDEFINED   9773657000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.pwrStateResidencyTicks::UNDEFINED   9773657000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.pwrStateResidencyTicks::UNDEFINED   9773657000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_4.pwrStateResidencyTicks::UNDEFINED   9773657000                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.pwrStateResidencyTicks::UNDEFINED   9773657000                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.pwrStateResidencyTicks::UNDEFINED   9773657000                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.pwrStateResidencyTicks::UNDEFINED   9773657000                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.pwrStateResidencyTicks::UNDEFINED   9773657000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.pwrStateResidencyTicks::UNDEFINED   9773657000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.pwrStateResidencyTicks::UNDEFINED   9773657000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.disks0.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks0.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.disks1.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks1.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.pwrStateResidencyTicks::UNDEFINED   9773657000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.pwrStateResidencyTicks::UNDEFINED   9773657000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.pwrStateResidencyTicks::UNDEFINED   9773657000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.pwrStateResidencyTicks::UNDEFINED   9773657000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.pwrStateResidencyTicks::UNDEFINED   9773657000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.pwrStateResidencyTicks::UNDEFINED   9773657000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.pwrStateResidencyTicks::UNDEFINED   9773657000                       # Cumulative time (in ticks) in various power states
system.pwrStateResidencyTicks::UNDEFINED   9773657000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.Branches                     25160                       # Number of branches fetched
system.switch_cpus.committedInsts              103191                       # Number of instructions committed
system.switch_cpus.committedOps                210212                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.pwrStateResidencyTicks::UNDEFINED   9773657000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.rdAccesses               30203                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED   9773657000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.wrAccesses               16473                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.pwrStateResidencyTicks::UNDEFINED   9773657000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED   9773657000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.wrAccesses              133916                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 19547314                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles           19547314                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads       110368                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes        64650                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts        15295                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses          15843                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                 15843                       # number of float instructions
system.switch_cpus.num_fp_register_reads        24527                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes        13410                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                7992                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses        199622                       # Number of integer alu accesses
system.switch_cpus.num_int_insts               199622                       # number of integer instructions
system.switch_cpus.num_int_register_reads       377586                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes       157179                       # number of times the integer registers were written
system.switch_cpus.num_load_insts               30268                       # Number of load instructions
system.switch_cpus.num_mem_refs                 46768                       # number of memory refs
system.switch_cpus.num_store_insts              16500                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass           802      0.38%      0.38% # Class of executed instruction
system.switch_cpus.op_class::IntAlu            153888     73.21%     73.59% # Class of executed instruction
system.switch_cpus.op_class::IntMult               44      0.02%     73.61% # Class of executed instruction
system.switch_cpus.op_class::IntDiv                14      0.01%     73.62% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd            1104      0.53%     74.14% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0      0.00%     74.14% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0      0.00%     74.14% # Class of executed instruction
system.switch_cpus.op_class::FloatMult            400      0.19%     74.33% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0      0.00%     74.33% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0      0.00%     74.33% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0      0.00%     74.33% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt            100      0.05%     74.38% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0      0.00%     74.38% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     74.38% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu             1426      0.68%     75.06% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     75.06% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt              218      0.10%     75.16% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc             842      0.40%     75.56% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     75.56% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus.op_class::SimdShift            200      0.10%     75.66% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     75.66% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     75.66% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd         1601      0.76%     76.42% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     76.42% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     76.42% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt         1104      0.53%     76.94% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv          900      0.43%     77.37% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     77.37% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult          801      0.38%     77.75% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     77.75% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     77.75% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     77.75% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     77.75% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     77.75% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     77.75% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     77.75% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     77.75% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     77.75% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     77.75% # Class of executed instruction
system.switch_cpus.op_class::MemRead            26850     12.77%     90.52% # Class of executed instruction
system.switch_cpus.op_class::MemWrite           14383      6.84%     97.37% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead         3418      1.63%     98.99% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite         2117      1.01%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total             210212                       # Class of executed instruction
system.switch_cpus.pwrStateResidencyTicks::ON   9773657000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               353650379045000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                              104224499                       # Simulator instruction rate (inst/s)
host_mem_usage                                 993232                       # Number of bytes of host memory used
host_op_rate                                191544252                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.75                       # Real time elapsed on the host
host_tick_rate                            18672622398                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    78358584                       # Number of instructions simulated
sim_ops                                     144018007                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.014040                       # Number of seconds simulated
sim_ticks                                 14039821000                       # Number of ticks simulated
system.apicbridge.pwrStateResidencyTicks::UNDEFINED  14039821000                       # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED  14039821000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.pwrStateResidencyTicks::UNDEFINED  14039821000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  14039821000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  14039821000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.pwrStateResidencyTicks::UNDEFINED  14039821000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  14039821000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.pwrStateResidencyTicks::OFF    14039821000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.iobridge.pwrStateResidencyTicks::UNDEFINED  14039821000                       # Cumulative time (in ticks) in various power states
system.iobus.pkt_count_system.bridge.master::system.pc.com_1.pio          184                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          184                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave           46                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total           46                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     230                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.com_1.pio           92                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total           92                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave           92                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::total           92                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pwrStateResidencyTicks::UNDEFINED  14039821000                       # Cumulative time (in ticks) in various power states
system.iobus.reqLayer0.occupancy                46000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer13.occupancy              119000                       # Layer occupancy (ticks)
system.iobus.reqLayer13.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              157000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer3.occupancy               23000                       # Layer occupancy (ticks)
system.iobus.respLayer3.utilization               0.0                       # Layer utilization (%)
system.iobus.trans_dist::ReadReq                   65                       # Transaction distribution
system.iobus.trans_dist::ReadResp                  65                       # Transaction distribution
system.iobus.trans_dist::WriteReq                  27                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 27                       # Transaction distribution
system.iobus.trans_dist::MessageReq                23                       # Transaction distribution
system.iobus.trans_dist::MessageResp               23                       # Transaction distribution
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                      53628.86                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                28396.14                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples    191979.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     35060.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                      9646.14                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                      1032.32                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    129.25                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                         2.63                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     11.38                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      24.06                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         8.09                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.07                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.switch_cpus.inst    109391138                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        109391138                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst    109391138                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data     19857589                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             129248728                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst    109391138                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data     31241495                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            140632633                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.switch_cpus.data     11383906                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             11383906                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples        24075                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    603.551236                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   420.747272                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   386.412168                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         3249     13.50%     13.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         3260     13.54%     27.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1704      7.08%     34.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2320      9.64%     43.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1545      6.42%     50.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1170      4.86%     55.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          982      4.08%     59.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          850      3.53%     62.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         8995     37.36%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        24075                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM               14493632                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                 1814629                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                  702976                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   36864                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys               159828                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst      1535832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1535832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst      1535832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data       278797                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1814629                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.switch_cpus.data       159828                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          159828                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst       191979                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data        45468                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     27956.74                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     23391.57                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.switch_cpus.inst      1535832                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data       221151                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 109391138.248842358589                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 15751696.549407575279                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst   5367106250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   1063568000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.switch_cpus.data        24349                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.switch_cpus.data  13884047.78                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.switch_cpus.data         3570                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.switch_cpus.data 254276.746120908530                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.switch_cpus.data 338062679500                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                 23773                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds           36                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState              480838                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                540                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds           36                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.switch_cpus.inst       191979                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data        45468                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              237447                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.switch_cpus.data        24349                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              24349                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    89.40                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0              1247                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              4812                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             50395                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2493                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2512                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             22868                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             25351                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              7087                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             73566                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              6050                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            12398                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             3562                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              950                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2785                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1828                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             8559                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               121                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                34                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               131                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                58                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                76                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                31                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                40                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                17                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               41                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               25                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.015679669750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  14039821000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples           36                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    6290.138889                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean   1391.514753                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  17134.330751                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047           30     83.33%     83.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095            2      5.56%     88.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143            1      2.78%     91.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::61440-63487            3      8.33%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            36                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                  226463                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                    237447                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                   691                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                   155                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                 19795                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                216806                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.readReqs                      237447                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 89.43                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                   202534                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                  10984                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                 1132315000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                   14039821000                       # Total gap between requests
system.mem_ctrls.totMemAccLat              6430674250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                   2184493000                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples           36                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             16                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               36    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            36                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                    24349                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                  242                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                  151                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                 8091                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                15865                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                      24349                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                74.83                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                     431                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy           1677141210                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy                 89842620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      4387622880                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            600.487182                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE      9096000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     468780000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    673370000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    3266539250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   9622035750                       # Time in different power states
system.mem_ctrls_0.preBackEnergy             25673280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy                 47752485                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       258447840                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy               833702100                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         1108195920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             8430732555                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime          10295375500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy                2354220                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           1584434700                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy                 82045740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      4160875170                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            592.149270                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     13020000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     467740000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF     31537250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   1337273500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    3064395250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   9125855000                       # Time in different power states
system.mem_ctrls_1.preBackEnergy             27423840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                 43612140                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       513531360                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy               783243720                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         1105737360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy         12030420                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             8313669750                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime          10494360250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy                 652500                       # Energy for write commands per rank (pJ)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  14039821000                       # Cumulative time (in ticks) in various power states
system.membus.pkt_count_system.apicbridge.master::system.cpu.interrupts.int_slave           46                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::total           46                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache_port::system.mem_ctrls.port       383958                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache_port::total       383958                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.bridge.slave          184                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.cpu.interrupts.pio           24                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.mem_ctrls.port       139634                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::total       139842                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 523846                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu.interrupts.int_slave           92                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::total           92                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache_port::system.mem_ctrls.port      1535832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache_port::total      1535832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.bridge.slave           92                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.cpu.interrupts.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.mem_ctrls.port       438625                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::total       438765                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1974689                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED  14039821000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy              119000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy               24000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer3.occupancy               46000                       # Layer occupancy (ticks)
system.membus.reqLayer3.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer4.occupancy           286145500                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               2.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy              23000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          435911750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.1                       # Layer utilization (%)
system.membus.respLayer4.occupancy          126516000                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.9                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            261923                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  261923    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              261923                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadReq              237512                       # Transaction distribution
system.membus.trans_dist::ReadResp             237512                       # Transaction distribution
system.membus.trans_dist::WriteReq              24388                       # Transaction distribution
system.membus.trans_dist::WriteResp             24388                       # Transaction distribution
system.membus.trans_dist::MessageReq               23                       # Transaction distribution
system.membus.trans_dist::MessageResp              23                       # Transaction distribution
system.mmiofu.pwrStateResidencyTicks::UNDEFINED  14039821000                       # Cumulative time (in ticks) in various power states
system.mmiofu_bridge.pwrStateResidencyTicks::UNDEFINED  14039821000                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.pwrStateResidencyTicks::UNDEFINED  14039821000                       # Cumulative time (in ticks) in various power states
system.pc.com_1.pwrStateResidencyTicks::UNDEFINED  14039821000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.pwrStateResidencyTicks::UNDEFINED  14039821000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.pwrStateResidencyTicks::UNDEFINED  14039821000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_4.pwrStateResidencyTicks::UNDEFINED  14039821000                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.pwrStateResidencyTicks::UNDEFINED  14039821000                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.pwrStateResidencyTicks::UNDEFINED  14039821000                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.pwrStateResidencyTicks::UNDEFINED  14039821000                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.pwrStateResidencyTicks::UNDEFINED  14039821000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.pwrStateResidencyTicks::UNDEFINED  14039821000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.pwrStateResidencyTicks::UNDEFINED  14039821000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.disks0.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks0.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.disks1.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks1.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.pwrStateResidencyTicks::UNDEFINED  14039821000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.pwrStateResidencyTicks::UNDEFINED  14039821000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.pwrStateResidencyTicks::UNDEFINED  14039821000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.pwrStateResidencyTicks::UNDEFINED  14039821000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.pwrStateResidencyTicks::UNDEFINED  14039821000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.pwrStateResidencyTicks::UNDEFINED  14039821000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.pwrStateResidencyTicks::UNDEFINED  14039821000                       # Cumulative time (in ticks) in various power states
system.pwrStateResidencyTicks::UNDEFINED  14039821000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.Branches                     35914                       # Number of branches fetched
system.switch_cpus.committedInsts              147989                       # Number of instructions committed
system.switch_cpus.committedOps                301242                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.pwrStateResidencyTicks::UNDEFINED  14039821000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.rdAccesses               45469                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  14039821000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.wrAccesses               24361                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.pwrStateResidencyTicks::UNDEFINED  14039821000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  14039821000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.wrAccesses              191979                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 28079642                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles           28079642                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads       158392                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes        92690                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts        21353                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses          23443                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                 23443                       # number of float instructions
system.switch_cpus.num_fp_register_reads        35527                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes        19810                       # number of times the floating registers were written
system.switch_cpus.num_func_calls               11832                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses        286404                       # Number of integer alu accesses
system.switch_cpus.num_int_insts               286404                       # number of integer instructions
system.switch_cpus.num_int_register_reads       544261                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes       223887                       # number of times the integer registers were written
system.switch_cpus.num_load_insts               45534                       # Number of load instructions
system.switch_cpus.num_mem_refs                 69922                       # number of memory refs
system.switch_cpus.num_store_insts              24388                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass          1250      0.41%      0.41% # Class of executed instruction
system.switch_cpus.op_class::IntAlu            217282     72.13%     72.54% # Class of executed instruction
system.switch_cpus.op_class::IntMult               78      0.03%     72.57% # Class of executed instruction
system.switch_cpus.op_class::IntDiv                14      0.00%     72.57% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd            1404      0.47%     73.04% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0      0.00%     73.04% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0      0.00%     73.04% # Class of executed instruction
system.switch_cpus.op_class::FloatMult            700      0.23%     73.27% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0      0.00%     73.27% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0      0.00%     73.27% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0      0.00%     73.27% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt            100      0.03%     73.31% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0      0.00%     73.31% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     73.31% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu             1826      0.61%     73.91% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     73.91% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt              218      0.07%     73.98% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc            1442      0.48%     74.46% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     74.46% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     74.46% # Class of executed instruction
system.switch_cpus.op_class::SimdShift            200      0.07%     74.53% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     74.53% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     74.53% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd         2201      0.73%     75.26% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     75.26% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     75.26% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt         1704      0.57%     75.83% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv         1500      0.50%     76.32% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     76.32% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult         1401      0.47%     76.79% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     76.79% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     76.79% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     76.79% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     76.79% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     76.79% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     76.79% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     76.79% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     76.79% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     76.79% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     76.79% # Class of executed instruction
system.switch_cpus.op_class::MemRead            40016     13.28%     90.07% # Class of executed instruction
system.switch_cpus.op_class::MemWrite           21071      6.99%     97.07% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead         5518      1.83%     98.90% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite         3317      1.10%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total             301242                       # Class of executed instruction
system.switch_cpus.pwrStateResidencyTicks::ON  14039821000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               353669739192000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               75755223                       # Simulator instruction rate (inst/s)
host_mem_usage                                 994256                       # Number of bytes of host memory used
host_op_rate                                139265142                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     1.04                       # Real time elapsed on the host
host_tick_rate                            18667612729                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    78560010                       # Number of instructions simulated
sim_ops                                     144428870                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.019360                       # Number of seconds simulated
sim_ticks                                 19360147000                       # Number of ticks simulated
system.apicbridge.pwrStateResidencyTicks::UNDEFINED  19360147000                       # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED  19360147000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.pwrStateResidencyTicks::UNDEFINED  19360147000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  19360147000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  19360147000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.pwrStateResidencyTicks::UNDEFINED  19360147000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  19360147000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.pwrStateResidencyTicks::OFF    19360147000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.iobridge.pwrStateResidencyTicks::UNDEFINED  19360147000                       # Cumulative time (in ticks) in various power states
system.iobus.pkt_count_system.bridge.master::system.pc.com_1.pio          192                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          192                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     240                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.com_1.pio           96                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total           96                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave           96                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::total           96                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      192                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pwrStateResidencyTicks::UNDEFINED  19360147000                       # Cumulative time (in ticks) in various power states
system.iobus.reqLayer0.occupancy                48000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer13.occupancy              124000                       # Layer occupancy (ticks)
system.iobus.reqLayer13.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              164000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer3.occupancy               24000                       # Layer occupancy (ticks)
system.iobus.respLayer3.utilization               0.0                       # Layer utilization (%)
system.iobus.trans_dist::ReadReq                   68                       # Transaction distribution
system.iobus.trans_dist::ReadResp                  68                       # Transaction distribution
system.iobus.trans_dist::WriteReq                  28                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 28                       # Transaction distribution
system.iobus.trans_dist::MessageReq                24                       # Transaction distribution
system.iobus.trans_dist::MessageResp               24                       # Transaction distribution
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                      53613.18                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                28321.87                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples    261715.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     51973.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                      9571.87                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                      1034.69                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    128.58                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                         2.33                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     11.55                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      26.17                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         8.10                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.08                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.switch_cpus.inst    108145873                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        108145873                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst    108145873                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data     20437758                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             128583631                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst    108145873                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data     31984623                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            140130496                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.switch_cpus.data     11546865                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             11546865                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples        32716                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    613.675021                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   432.954320                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   384.180875                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         4104     12.54%     12.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4495     13.74%     26.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2079      6.35%     32.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3065      9.37%     42.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2364      7.23%     49.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1573      4.81%     54.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1517      4.64%     58.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1000      3.06%     61.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        12519     38.27%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        32716                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM               20031744                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                 2489398                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                  881152                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   45056                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys               223549                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst      2093720                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2093720                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst      2093720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data       395678                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2489398                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.switch_cpus.data       223549                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          223549                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst       261715                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data        65049                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     27783.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     24492.44                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.switch_cpus.inst      2093720                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data       317661                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 108145873.065943136811                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 16407984.918709551916                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst   7271424500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   1593208500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.switch_cpus.data        34344                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.switch_cpus.data  14784124.89                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.switch_cpus.data         4502                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.switch_cpus.data 232539.556646961399                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.switch_cpus.data 507745985250                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                 33652                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds           44                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState              665248                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                661                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds           44                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.switch_cpus.inst       261715                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data        65049                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              326764                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.switch_cpus.data        34344                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34344                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    89.57                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0              1440                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              5218                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             68013                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2687                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2903                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             33042                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             29429                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8089                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            115300                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              6200                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            17396                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             4452                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              931                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             3053                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2153                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            12690                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               154                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                33                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               144                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                83                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                88                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                41                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                65                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                20                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               43                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               30                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.014708143250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  19360147000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples           44                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    7131.704545                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean   1461.974859                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  17492.164536                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047           36     81.82%     81.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095            2      4.55%     86.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143            1      2.27%     88.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::30720-32767            1      2.27%     90.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::51200-53247            1      2.27%     93.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::61440-63487            3      6.82%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            44                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                  312996                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                    326764                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                   814                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                   166                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                 29505                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                296279                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.readReqs                      326764                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 89.60                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                   280452                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                  13768                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                 1564980000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                   19360147000                       # Total gap between requests
system.mem_ctrls.totMemAccLat              8864633000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                   2995958000                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples           44                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             16                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               44    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            44                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                    34344                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                  249                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                  162                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                12122                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                21811                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                      34344                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                76.88                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                     532                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy           2183333700                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy                116760420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      6175521930                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            596.101675                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE     12852000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     646360000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    938062500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    4221081750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  13541790750                       # Time in different power states
system.mem_ctrls_0.preBackEnergy             35225280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy                 62048250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       360035040                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy              1076861940                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         1527995040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            11540616060                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime          14479823000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy                2834460                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           2308476060                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy                116831820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      5671461240                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            597.166690                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     17658000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     645566750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF     25572750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   1738156750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    4495776250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  12437416500                       # Time in different power states
system.mem_ctrls_1.preBackEnergy             36832800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                 62108970                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       667515360                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy              1157929500                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         1526151120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy         12877680                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            11561234910                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime          14201146000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy                 840420                       # Energy for write commands per rank (pJ)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  19360147000                       # Cumulative time (in ticks) in various power states
system.membus.pkt_count_system.apicbridge.master::system.cpu.interrupts.int_slave           48                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::total           48                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache_port::system.mem_ctrls.port       523430                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache_port::total       523430                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.bridge.slave          192                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.cpu.interrupts.pio           26                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.mem_ctrls.port       198786                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::total       199004                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 722482                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu.interrupts.int_slave           96                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::total           96                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache_port::system.mem_ctrls.port      2093720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache_port::total      2093720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.bridge.slave           96                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.cpu.interrupts.pio           52                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.mem_ctrls.port       619227                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::total       619375                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2713191                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED  19360147000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy              124000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy               26000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer3.occupancy               48000                       # Layer occupancy (ticks)
system.membus.reqLayer3.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer4.occupancy           395452500                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               2.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy              24000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          594248500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.1                       # Layer utilization (%)
system.membus.respLayer4.occupancy          180642500                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.9                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            361241                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  361241    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              361241                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadReq              326732                       # Transaction distribution
system.membus.trans_dist::ReadResp             326732                       # Transaction distribution
system.membus.trans_dist::WriteReq              34385                       # Transaction distribution
system.membus.trans_dist::WriteResp             34385                       # Transaction distribution
system.membus.trans_dist::SoftPFReq               100                       # Transaction distribution
system.membus.trans_dist::SoftPFResp              100                       # Transaction distribution
system.membus.trans_dist::MessageReq               24                       # Transaction distribution
system.membus.trans_dist::MessageResp              24                       # Transaction distribution
system.mmiofu.pwrStateResidencyTicks::UNDEFINED  19360147000                       # Cumulative time (in ticks) in various power states
system.mmiofu_bridge.pwrStateResidencyTicks::UNDEFINED  19360147000                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.pwrStateResidencyTicks::UNDEFINED  19360147000                       # Cumulative time (in ticks) in various power states
system.pc.com_1.pwrStateResidencyTicks::UNDEFINED  19360147000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.pwrStateResidencyTicks::UNDEFINED  19360147000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.pwrStateResidencyTicks::UNDEFINED  19360147000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_4.pwrStateResidencyTicks::UNDEFINED  19360147000                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.pwrStateResidencyTicks::UNDEFINED  19360147000                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.pwrStateResidencyTicks::UNDEFINED  19360147000                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.pwrStateResidencyTicks::UNDEFINED  19360147000                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.pwrStateResidencyTicks::UNDEFINED  19360147000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.pwrStateResidencyTicks::UNDEFINED  19360147000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.pwrStateResidencyTicks::UNDEFINED  19360147000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.disks0.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks0.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.disks1.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks1.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.pwrStateResidencyTicks::UNDEFINED  19360147000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.pwrStateResidencyTicks::UNDEFINED  19360147000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.pwrStateResidencyTicks::UNDEFINED  19360147000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.pwrStateResidencyTicks::UNDEFINED  19360147000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.pwrStateResidencyTicks::UNDEFINED  19360147000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.pwrStateResidencyTicks::UNDEFINED  19360147000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.pwrStateResidencyTicks::UNDEFINED  19360147000                       # Cumulative time (in ticks) in various power states
system.pwrStateResidencyTicks::UNDEFINED  19360147000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.Branches                     48810                       # Number of branches fetched
system.switch_cpus.committedInsts              201426                       # Number of instructions committed
system.switch_cpus.committedOps                410863                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.pwrStateResidencyTicks::UNDEFINED  19360147000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.rdAccesses               65050                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  19360147000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.wrAccesses               34357                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.pwrStateResidencyTicks::UNDEFINED  19360147000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  19360147000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.wrAccesses              261715                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 38720294                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles           38720294                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads       215717                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes       124640                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts        28460                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses          33443                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                 33443                       # number of float instructions
system.switch_cpus.num_fp_register_reads        49927                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes        28210                       # number of times the floating registers were written
system.switch_cpus.num_func_calls               16782                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses        390892                       # Number of integer alu accesses
system.switch_cpus.num_int_insts               390892                       # number of integer instructions
system.switch_cpus.num_int_register_reads       749123                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes       303518                       # number of times the integer registers were written
system.switch_cpus.num_load_insts               65118                       # Number of load instructions
system.switch_cpus.num_mem_refs                 99503                       # number of memory refs
system.switch_cpus.num_store_insts              34385                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass          1475      0.36%      0.36% # Class of executed instruction
system.switch_cpus.op_class::IntAlu            291879     71.04%     71.40% # Class of executed instruction
system.switch_cpus.op_class::IntMult               96      0.02%     71.42% # Class of executed instruction
system.switch_cpus.op_class::IntDiv                14      0.00%     71.43% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd            1804      0.44%     71.87% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0      0.00%     71.87% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0      0.00%     71.87% # Class of executed instruction
system.switch_cpus.op_class::FloatMult           1100      0.27%     72.13% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0      0.00%     72.13% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0      0.00%     72.13% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0      0.00%     72.13% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt            100      0.02%     72.16% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0      0.00%     72.16% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     72.16% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu             2226      0.54%     72.70% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     72.70% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt              218      0.05%     72.75% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc            2242      0.55%     73.30% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     73.30% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     73.30% # Class of executed instruction
system.switch_cpus.op_class::SimdShift            200      0.05%     73.35% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     73.35% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     73.35% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd         3001      0.73%     74.08% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     74.08% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     74.08% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt         2504      0.61%     74.69% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv         2300      0.56%     75.25% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     75.25% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult         2201      0.54%     75.78% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     75.78% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     75.78% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     75.78% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     75.78% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     75.78% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     75.78% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     75.78% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     75.78% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     75.78% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     75.78% # Class of executed instruction
system.switch_cpus.op_class::MemRead            56800     13.82%     89.61% # Class of executed instruction
system.switch_cpus.op_class::MemWrite           29468      7.17%     96.78% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead         8318      2.02%     98.80% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite         4917      1.20%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total             410863                       # Class of executed instruction
system.switch_cpus.pwrStateResidencyTicks::ON  19360147000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               353696880401000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               54419146                       # Simulator instruction rate (inst/s)
host_mem_usage                                 994256                       # Number of bytes of host memory used
host_op_rate                                100083468                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     1.45                       # Real time elapsed on the host
host_tick_rate                            18733137739                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    78840580                       # Number of instructions simulated
sim_ops                                     145002870                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.027141                       # Number of seconds simulated
sim_ticks                                 27141209000                       # Number of ticks simulated
system.apicbridge.pwrStateResidencyTicks::UNDEFINED  27141209000                       # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED  27141209000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.pwrStateResidencyTicks::UNDEFINED  27141209000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  27141209000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  27141209000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.pwrStateResidencyTicks::UNDEFINED  27141209000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  27141209000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.pwrStateResidencyTicks::OFF    27141209000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.iobridge.pwrStateResidencyTicks::UNDEFINED  27141209000                       # Cumulative time (in ticks) in various power states
system.iobus.pkt_count_system.bridge.master::system.pc.com_1.pio          192                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          192                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     240                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.com_1.pio           96                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total           96                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave           96                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::total           96                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      192                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pwrStateResidencyTicks::UNDEFINED  27141209000                       # Cumulative time (in ticks) in various power states
system.iobus.reqLayer0.occupancy                48000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer13.occupancy              124000                       # Layer occupancy (ticks)
system.iobus.reqLayer13.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              164000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer3.occupancy               24000                       # Layer occupancy (ticks)
system.iobus.respLayer3.utilization               0.0                       # Layer utilization (%)
system.iobus.trans_dist::ReadReq                   68                       # Transaction distribution
system.iobus.trans_dist::ReadResp                  68                       # Transaction distribution
system.iobus.trans_dist::WriteReq                  28                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 28                       # Transaction distribution
system.iobus.trans_dist::MessageReq                24                       # Transaction distribution
system.iobus.trans_dist::MessageResp               24                       # Transaction distribution
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                      53625.29                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                28468.36                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples    363099.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     75069.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                      9718.36                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                      1031.42                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    127.95                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                         1.77                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     11.69                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      26.81                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         8.07                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.06                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.switch_cpus.inst    107025151                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        107025151                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst    107025151                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data     20925671                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             127950822                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst    107025151                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data     32615902                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            139641053                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.switch_cpus.data     11690231                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             11690231                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples        45251                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    619.707145                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   442.482150                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   382.694987                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         5122     11.32%     11.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         6435     14.22%     25.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2880      6.36%     31.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4699     10.38%     42.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3027      6.69%     48.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2000      4.42%     53.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2065      4.56%     57.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1323      2.92%     60.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        17700     39.12%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        45251                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM               27993856                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                 3472740                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                 1256384                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   48128                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys               317287                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst      2904792                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2904792                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst      2904792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data       567948                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            3472740                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.switch_cpus.data       317287                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          317287                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst       363099                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data        93936                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     27936.01                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     24576.72                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.switch_cpus.inst      2904792                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data       461065                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 107025151.311424627900                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 16987636.770344313234                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst  10143536000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   2308638500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.switch_cpus.data        49092                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.switch_cpus.data  14696499.33                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.switch_cpus.data         4853                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.switch_cpus.data 178805.594105995784                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.switch_cpus.data 721480545000                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                 48328                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds           47                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState              930812                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                706                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds           47                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.switch_cpus.inst       363099                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data        93936                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              457035                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.switch_cpus.data        49092                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              49092                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    89.67                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0              1633                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              5542                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             94422                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2932                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              3344                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             45838                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             35032                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8618                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            177791                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              6306                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            24658                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             5744                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1001                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             3247                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2475                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            18821                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               160                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                32                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               145                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               109                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               109                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                50                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                61                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                12                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               45                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               28                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.015335342750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  27141209000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples           47                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    9289.936170                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean   1792.113173                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  19888.456844                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047           35     74.47%     74.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095            4      8.51%     82.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143            1      2.13%     85.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::38912-40959            1      2.13%     87.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40960-43007            1      2.13%     89.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::59392-61439            4      8.51%     97.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::61440-63487            1      2.13%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            47                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                  437404                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                    457035                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                   926                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                   173                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                 44005                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                411931                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.readReqs                      457035                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 89.69                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                   392315                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                  19631                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                 2187020000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                   27141209000                       # Total gap between requests
system.mem_ctrls.totMemAccLat             12452174500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                   4250849500                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples           47                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             16                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               47    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            47                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                    49092                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                  261                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                  169                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                18152                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                30510                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                      49092                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                77.36                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                     591                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy           2885420370                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy                155066520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      8840204670                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            591.962763                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE     18846000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     906360000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF       350750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   1294958500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    5535327750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  19385366000                       # Time in different power states
system.mem_ctrls_0.preBackEnergy             50838240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy                 82427400                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       497040960                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy              1409157540                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         2142635040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy     636240.000000                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            16066585080                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime          20680645000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy                3158100                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           3397594440                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy                168018480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      7883459100                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            601.511211                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     30468000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     904033250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF     57571500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   2207036500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    6652954250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  17289145500                       # Time in different power states
system.mem_ctrls_1.preBackEnergy             52155360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                 89300145                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       847490400                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy              1713907020                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         2137103280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy         35200020                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            16325741505                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime          19553448250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy                 767340                       # Energy for write commands per rank (pJ)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  27141209000                       # Cumulative time (in ticks) in various power states
system.membus.pkt_count_system.apicbridge.master::system.cpu.interrupts.int_slave           48                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::total           48                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache_port::system.mem_ctrls.port       726198                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache_port::total       726198                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.bridge.slave          192                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.cpu.interrupts.pio           28                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.mem_ctrls.port       286056                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::total       286276                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1012522                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu.interrupts.int_slave           96                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::total           96                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache_port::system.mem_ctrls.port      2904792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache_port::total      2904792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.bridge.slave           96                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.cpu.interrupts.pio           56                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.mem_ctrls.port       885235                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::total       885387                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 3790275                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED  27141209000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy              124000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy               28000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer3.occupancy               48000                       # Layer occupancy (ticks)
system.membus.reqLayer3.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer4.occupancy           555219500                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               2.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy              24000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          824314000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.0                       # Layer utilization (%)
system.membus.respLayer4.occupancy          260069500                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              1.0                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            506261                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  506261    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              506261                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadReq              456903                       # Transaction distribution
system.membus.trans_dist::ReadResp             456903                       # Transaction distribution
system.membus.trans_dist::WriteReq              49134                       # Transaction distribution
system.membus.trans_dist::WriteResp             49134                       # Transaction distribution
system.membus.trans_dist::SoftPFReq               200                       # Transaction distribution
system.membus.trans_dist::SoftPFResp              200                       # Transaction distribution
system.membus.trans_dist::MessageReq               24                       # Transaction distribution
system.membus.trans_dist::MessageResp              24                       # Transaction distribution
system.mmiofu.pwrStateResidencyTicks::UNDEFINED  27141209000                       # Cumulative time (in ticks) in various power states
system.mmiofu_bridge.pwrStateResidencyTicks::UNDEFINED  27141209000                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.pwrStateResidencyTicks::UNDEFINED  27141209000                       # Cumulative time (in ticks) in various power states
system.pc.com_1.pwrStateResidencyTicks::UNDEFINED  27141209000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.pwrStateResidencyTicks::UNDEFINED  27141209000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.pwrStateResidencyTicks::UNDEFINED  27141209000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_4.pwrStateResidencyTicks::UNDEFINED  27141209000                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.pwrStateResidencyTicks::UNDEFINED  27141209000                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.pwrStateResidencyTicks::UNDEFINED  27141209000                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.pwrStateResidencyTicks::UNDEFINED  27141209000                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.pwrStateResidencyTicks::UNDEFINED  27141209000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.pwrStateResidencyTicks::UNDEFINED  27141209000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.pwrStateResidencyTicks::UNDEFINED  27141209000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.disks0.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks0.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.disks1.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks1.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.pwrStateResidencyTicks::UNDEFINED  27141209000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.pwrStateResidencyTicks::UNDEFINED  27141209000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.pwrStateResidencyTicks::UNDEFINED  27141209000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.pwrStateResidencyTicks::UNDEFINED  27141209000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.pwrStateResidencyTicks::UNDEFINED  27141209000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.pwrStateResidencyTicks::UNDEFINED  27141209000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.pwrStateResidencyTicks::UNDEFINED  27141209000                       # Cumulative time (in ticks) in various power states
system.pwrStateResidencyTicks::UNDEFINED  27141209000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.Branches                     68539                       # Number of branches fetched
system.switch_cpus.committedInsts              280570                       # Number of instructions committed
system.switch_cpus.committedOps                574000                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.pwrStateResidencyTicks::UNDEFINED  27141209000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.rdAccesses               93937                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  27141209000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.wrAccesses               49106                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.pwrStateResidencyTicks::UNDEFINED  27141209000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  27141209000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.wrAccesses              363099                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 54282418                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles           54282418                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads       304567                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes       173001                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts        39644                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses          48443                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                 48443                       # number of float instructions
system.switch_cpus.num_fp_register_reads        71527                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes        40810                       # number of times the floating registers were written
system.switch_cpus.num_func_calls               24102                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses        547306                       # Number of integer alu accesses
system.switch_cpus.num_int_insts               547306                       # number of integer instructions
system.switch_cpus.num_int_register_reads      1053690                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes       422487                       # number of times the integer registers were written
system.switch_cpus.num_load_insts               94005                       # Number of load instructions
system.switch_cpus.num_mem_refs                143139                       # number of memory refs
system.switch_cpus.num_store_insts              49134                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass           998      0.17%      0.17% # Class of executed instruction
system.switch_cpus.op_class::IntAlu            404040     70.39%     70.56% # Class of executed instruction
system.switch_cpus.op_class::IntMult              113      0.02%     70.58% # Class of executed instruction
system.switch_cpus.op_class::IntDiv                14      0.00%     70.59% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd            2404      0.42%     71.01% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0      0.00%     71.01% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0      0.00%     71.01% # Class of executed instruction
system.switch_cpus.op_class::FloatMult           1700      0.30%     71.30% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0      0.00%     71.30% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0      0.00%     71.30% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0      0.00%     71.30% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt            100      0.02%     71.32% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0      0.00%     71.32% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     71.32% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu             2826      0.49%     71.81% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     71.81% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt              218      0.04%     71.85% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc            3442      0.60%     72.45% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     72.45% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     72.45% # Class of executed instruction
system.switch_cpus.op_class::SimdShift            200      0.03%     72.48% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     72.48% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     72.48% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd         4201      0.73%     73.22% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     73.22% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     73.22% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt         3704      0.65%     73.86% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv         3500      0.61%     74.47% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     74.47% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult         3401      0.59%     75.06% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     75.06% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     75.06% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     75.06% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     75.06% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     75.06% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     75.06% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     75.06% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     75.06% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     75.06% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     75.06% # Class of executed instruction
system.switch_cpus.op_class::MemRead            81487     14.20%     89.26% # Class of executed instruction
system.switch_cpus.op_class::MemWrite           41817      7.29%     96.54% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead        12518      2.18%     98.73% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite         7317      1.27%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total             574000                       # Class of executed instruction
system.switch_cpus.pwrStateResidencyTicks::ON  27141209000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               353736163898000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               37962908                       # Simulator instruction rate (inst/s)
host_mem_usage                                 994256                       # Number of bytes of host memory used
host_op_rate                                 69859755                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     2.09                       # Real time elapsed on the host
host_tick_rate                            18818106133                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    79245792                       # Number of instructions simulated
sim_ops                                     145833776                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.039283                       # Number of seconds simulated
sim_ticks                                 39283497000                       # Number of ticks simulated
system.apicbridge.pwrStateResidencyTicks::UNDEFINED  39283497000                       # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED  39283497000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.pwrStateResidencyTicks::UNDEFINED  39283497000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  39283497000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  39283497000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.pwrStateResidencyTicks::UNDEFINED  39283497000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  39283497000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.pwrStateResidencyTicks::OFF    39283497000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.iobridge.pwrStateResidencyTicks::UNDEFINED  39283497000                       # Cumulative time (in ticks) in various power states
system.iobus.pkt_count_system.bridge.master::system.pc.com_1.pio          192                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          192                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     240                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.com_1.pio           96                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total           96                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave           96                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::total           96                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      192                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pwrStateResidencyTicks::UNDEFINED  39283497000                       # Cumulative time (in ticks) in various power states
system.iobus.reqLayer0.occupancy                48000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer13.occupancy              124000                       # Layer occupancy (ticks)
system.iobus.reqLayer13.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              164000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer3.occupancy               24000                       # Layer occupancy (ticks)
system.iobus.respLayer3.utilization               0.0                       # Layer utilization (%)
system.iobus.trans_dist::ReadReq                   68                       # Transaction distribution
system.iobus.trans_dist::ReadResp                  68                       # Transaction distribution
system.iobus.trans_dist::WriteReq                  28                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 28                       # Transaction distribution
system.iobus.trans_dist::MessageReq                24                       # Transaction distribution
system.iobus.trans_dist::MessageResp               24                       # Transaction distribution
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                      53417.43                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                28570.45                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples    524721.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    106523.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                      9820.45                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                      1026.68                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    128.15                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                         1.73                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     11.81                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      28.37                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         8.03                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.02                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.switch_cpus.inst    106858307                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        106858307                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst    106858307                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data     21291816                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             128150124                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst    106858307                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data     33105479                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            139963787                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.switch_cpus.data     11813663                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             11813663                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples        64855                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    622.909321                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   448.658694                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   380.288192                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         6966     10.74%     10.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         9170     14.14%     24.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4028      6.21%     31.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         6809     10.50%     41.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         5192      8.01%     49.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2593      4.00%     53.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2588      3.99%     57.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1872      2.89%     60.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        25637     39.53%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        64855                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM               40331712                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                 5034185                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                 2122816                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   67904                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys               464082                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst      4197768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4197768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst      4197768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data       836417                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5034185                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.switch_cpus.data       464082                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          464082                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst       524721                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       138631                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     27936.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     24134.16                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.switch_cpus.inst      4197768                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data       660942                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 106858307.446508646011                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 16824927.780742127448                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst  14658869250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   3345743250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.switch_cpus.data        72054                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.switch_cpus.data  15481259.83                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.switch_cpus.data         6952                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.switch_cpus.data 176969.988186133211                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.switch_cpus.data 1115486696000                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                 70993                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds           66                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState             1342373                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                996                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds           66                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.switch_cpus.inst       524721                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       138631                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              663352                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.switch_cpus.data        72054                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              72054                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    89.73                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0              2405                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6847                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            134024                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              3764                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              4856                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             61388                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             46088                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             10869                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            271894                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              6788                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            36078                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             7890                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1051                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             4133                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             3763                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            28345                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               213                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                34                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               171                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               178                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               167                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                69                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               100                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                18                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               67                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               42                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.016064926500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  39283497000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples           66                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    9547.893939                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean   1695.984149                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  20596.378893                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047           51     77.27%     77.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095            4      6.06%     83.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143            1      1.52%     84.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::26624-28671            1      1.52%     86.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::51200-53247            1      1.52%     87.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::57344-59391            1      1.52%     89.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::59392-61439            4      6.06%     95.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::61440-63487            3      4.55%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            66                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                  630183                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                    663352                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                  1079                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                   201                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                 65968                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                596104                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.readReqs                      663352                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 89.74                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                   565555                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                  33169                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                 3150915000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                   39283497000                       # Total gap between requests
system.mem_ctrls.totMemAccLat             18004612500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                   6188681250                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples           66                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.075758                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.070368                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.440650                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               64     96.97%     96.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                1      1.52%     98.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      1.52%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            66                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                    72054                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                  305                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                  197                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                27258                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                44294                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                      72054                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                78.32                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                     831                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy           3974596320                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy                217834260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     12880832640                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            588.414541                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE     26838000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    1311700000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF      1086750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   2123430750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    7571328000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  28249113500                       # Time in different power states
system.mem_ctrls_0.preBackEnergy             74997600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy                115781655                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       815402880                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy              1929520740                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         3100858800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy     812940.000000                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            23114980875                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime          30373600750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy                4343040                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           5062962870                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy                245251860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     11104478940                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            603.008133                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     76506000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    1295580000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF    430378000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   3175087000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    9953876000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  24352070000                       # Time in different power states
system.mem_ctrls_1.preBackEnergy             85195680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                130343070                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      1219236960                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy              2569985880                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         3062751120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        206305740                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            23688268170                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime          27957229500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy                1195380                       # Energy for write commands per rank (pJ)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  39283497000                       # Cumulative time (in ticks) in various power states
system.membus.pkt_count_system.apicbridge.master::system.cpu.interrupts.int_slave           48                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::total           48                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache_port::system.mem_ctrls.port      1049442                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache_port::total      1049442                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.bridge.slave          192                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.cpu.interrupts.pio           36                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.mem_ctrls.port       421370                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::total       421598                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1471088                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu.interrupts.int_slave           96                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::total           96                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache_port::system.mem_ctrls.port      4197768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache_port::total      4197768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.bridge.slave           96                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.cpu.interrupts.pio           72                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.mem_ctrls.port      1300499                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::total      1300667                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 5498531                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED  39283497000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy              124000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy               36000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer3.occupancy               48000                       # Layer occupancy (ticks)
system.membus.reqLayer3.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer4.occupancy           807460500                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               2.1                       # Layer utilization (%)
system.membus.respLayer0.occupancy              24000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         1191120750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.0                       # Layer utilization (%)
system.membus.respLayer4.occupancy          381955750                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              1.0                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            735544                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  735544    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              735544                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadReq              663120                       # Transaction distribution
system.membus.trans_dist::ReadResp             663120                       # Transaction distribution
system.membus.trans_dist::WriteReq              72100                       # Transaction distribution
system.membus.trans_dist::WriteResp             72100                       # Transaction distribution
system.membus.trans_dist::SoftPFReq               300                       # Transaction distribution
system.membus.trans_dist::SoftPFResp              300                       # Transaction distribution
system.membus.trans_dist::MessageReq               24                       # Transaction distribution
system.membus.trans_dist::MessageResp              24                       # Transaction distribution
system.mmiofu.pwrStateResidencyTicks::UNDEFINED  39283497000                       # Cumulative time (in ticks) in various power states
system.mmiofu_bridge.pwrStateResidencyTicks::UNDEFINED  39283497000                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.pwrStateResidencyTicks::UNDEFINED  39283497000                       # Cumulative time (in ticks) in various power states
system.pc.com_1.pwrStateResidencyTicks::UNDEFINED  39283497000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.pwrStateResidencyTicks::UNDEFINED  39283497000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.pwrStateResidencyTicks::UNDEFINED  39283497000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_4.pwrStateResidencyTicks::UNDEFINED  39283497000                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.pwrStateResidencyTicks::UNDEFINED  39283497000                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.pwrStateResidencyTicks::UNDEFINED  39283497000                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.pwrStateResidencyTicks::UNDEFINED  39283497000                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.pwrStateResidencyTicks::UNDEFINED  39283497000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.pwrStateResidencyTicks::UNDEFINED  39283497000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.pwrStateResidencyTicks::UNDEFINED  39283497000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.disks0.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks0.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.disks1.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks1.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.pwrStateResidencyTicks::UNDEFINED  39283497000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.pwrStateResidencyTicks::UNDEFINED  39283497000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.pwrStateResidencyTicks::UNDEFINED  39283497000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.pwrStateResidencyTicks::UNDEFINED  39283497000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.pwrStateResidencyTicks::UNDEFINED  39283497000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.pwrStateResidencyTicks::UNDEFINED  39283497000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.pwrStateResidencyTicks::UNDEFINED  39283497000                       # Cumulative time (in ticks) in various power states
system.pwrStateResidencyTicks::UNDEFINED  39283497000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.Branches                     98627                       # Number of branches fetched
system.switch_cpus.committedInsts              405212                       # Number of instructions committed
system.switch_cpus.committedOps                830906                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.pwrStateResidencyTicks::UNDEFINED  39283497000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.rdAccesses              138632                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  39283497000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.wrAccesses               72072                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.pwrStateResidencyTicks::UNDEFINED  39283497000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  39283497000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.wrAccesses              524721                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 78566994                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles           78566994                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads       441096                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes       251365                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts        56738                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses          70843                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                 70843                       # number of float instructions
system.switch_cpus.num_fp_register_reads       103727                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes        59610                       # number of times the floating registers were written
system.switch_cpus.num_func_calls               35382                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses        793014                       # Number of integer alu accesses
system.switch_cpus.num_int_insts               793014                       # number of integer instructions
system.switch_cpus.num_int_register_reads      1530218                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes       610779                       # number of times the integer registers were written
system.switch_cpus.num_load_insts              138700                       # Number of load instructions
system.switch_cpus.num_mem_refs                210799                       # number of memory refs
system.switch_cpus.num_store_insts              72099                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass          1496      0.18%      0.18% # Class of executed instruction
system.switch_cpus.op_class::IntAlu            581120     69.94%     70.12% # Class of executed instruction
system.switch_cpus.op_class::IntMult              181      0.02%     70.14% # Class of executed instruction
system.switch_cpus.op_class::IntDiv                14      0.00%     70.14% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd            3304      0.40%     70.54% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0      0.00%     70.54% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0      0.00%     70.54% # Class of executed instruction
system.switch_cpus.op_class::FloatMult           2600      0.31%     70.85% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0      0.00%     70.85% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0      0.00%     70.85% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0      0.00%     70.85% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt            100      0.01%     70.86% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0      0.00%     70.86% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     70.86% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu             3626      0.44%     71.30% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     71.30% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt              218      0.03%     71.33% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc            5242      0.63%     71.96% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     71.96% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     71.96% # Class of executed instruction
system.switch_cpus.op_class::SimdShift            200      0.02%     71.98% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     71.98% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     71.98% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd         6001      0.72%     72.70% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     72.70% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     72.70% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt         5504      0.66%     73.37% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv         5300      0.64%     74.00% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     74.00% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult         5201      0.63%     74.63% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     74.63% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     74.63% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     74.63% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     74.63% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     74.63% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     74.63% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     74.63% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     74.63% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     74.63% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     74.63% # Class of executed instruction
system.switch_cpus.op_class::MemRead           119882     14.43%     89.06% # Class of executed instruction
system.switch_cpus.op_class::MemWrite           61182      7.36%     96.42% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead        18818      2.26%     98.69% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite        10917      1.31%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total             830906                       # Class of executed instruction
system.switch_cpus.pwrStateResidencyTicks::ON  39283497000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               353794023211000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               25893461                       # Simulator instruction rate (inst/s)
host_mem_usage                                 994256                       # Number of bytes of host memory used
host_op_rate                                 47690960                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     3.08                       # Real time elapsed on the host
host_tick_rate                            18763613080                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    79842998                       # Number of instructions simulated
sim_ops                                     147058722                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.057859                       # Number of seconds simulated
sim_ticks                                 57859313000                       # Number of ticks simulated
system.apicbridge.pwrStateResidencyTicks::UNDEFINED  57859313000                       # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED  57859313000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.pwrStateResidencyTicks::UNDEFINED  57859313000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  57859313000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  57859313000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.pwrStateResidencyTicks::UNDEFINED  57859313000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  57859313000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.pwrStateResidencyTicks::OFF    57859313000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.iobridge.pwrStateResidencyTicks::UNDEFINED  57859313000                       # Cumulative time (in ticks) in various power states
system.iobus.pkt_count_system.bridge.master::system.pc.com_1.pio          192                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          192                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     240                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.com_1.pio           96                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total           96                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave           96                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::total           96                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      192                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pwrStateResidencyTicks::UNDEFINED  57859313000                       # Cumulative time (in ticks) in various power states
system.iobus.reqLayer0.occupancy                48000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer13.occupancy              124000                       # Layer occupancy (ticks)
system.iobus.reqLayer13.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              164000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer3.occupancy               24000                       # Layer occupancy (ticks)
system.iobus.respLayer3.utilization               0.0                       # Layer utilization (%)
system.iobus.trans_dist::ReadReq                   68                       # Transaction distribution
system.iobus.trans_dist::ReadResp                  68                       # Transaction distribution
system.iobus.trans_dist::WriteReq                  28                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 28                       # Transaction distribution
system.iobus.trans_dist::MessageReq                24                       # Transaction distribution
system.iobus.trans_dist::MessageResp               24                       # Transaction distribution
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                      53104.01                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                28517.46                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.switch_cpus.dtb.walker::samples         4.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples    774206.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    153712.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                      9767.46                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                      1024.65                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    128.66                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                         1.75                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     11.92                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      29.09                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         8.02                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.01                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.switch_cpus.inst    107046691                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        107046691                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.dtb.walker          553                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst    107046691                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data     21610454                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             128657698                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.dtb.walker          553                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst    107046691                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data     33530799                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            140578043                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.switch_cpus.data     11920345                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             11920345                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples       101279                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    586.367875                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   404.126778                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   389.503125                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        13767     13.59%     13.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        15012     14.82%     28.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         7716      7.62%     36.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        11152     11.01%     47.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         6417      6.34%     53.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3699      3.65%     57.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         3282      3.24%     60.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2457      2.43%     62.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        37777     37.30%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       101279                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM               59285696                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                 7444046                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                 3571008                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  101312                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys               689703                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst      6193648                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       6193648                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.dtb.walker           32                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst      6193648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data      1250366                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            7444046                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.switch_cpus.data       689703                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          689703                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.switch_cpus.dtb.walker            4                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst       774206                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       207926                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.switch_cpus.dtb.walker     38500.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     27855.95                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     23327.71                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.switch_cpus.dtb.walker           32                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.inst      6193648                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data       940132                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.switch_cpus.dtb.walker 553.065675010694                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.inst 107046690.996832266450                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 16248585.599348543212                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.switch_cpus.dtb.walker       154000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst  21566242250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   4850438000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.switch_cpus.data       107411                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.switch_cpus.data  15643010.83                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.switch_cpus.data        10627                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.switch_cpus.data 183669.654010582512                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.switch_cpus.data 1680231435750                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                105828                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds           98                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState             1974684                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1487                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds           98                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.switch_cpus.dtb.walker            4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst       774206                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       207926                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              982136                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.switch_cpus.data       107411                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             107411                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    89.09                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0              3370                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              8473                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            195747                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             13065                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              6973                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             76328                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             62052                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             14382                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            419054                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              7411                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            53590                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            11122                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1171                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             5193                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5405                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            43003                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               303                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                40                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               218                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               338                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               249                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               111                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               164                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                18                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               84                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               55                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.023589625750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  57859313000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples           98                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    9451.591837                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean   1705.431644                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  19931.887576                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047           71     72.45%     72.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095            6      6.12%     78.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143            4      4.08%     82.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-8191            3      3.06%     85.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::47104-49151            1      1.02%     86.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::53248-55295            3      3.06%     89.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::55296-57343            3      3.06%     92.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::57344-59391            1      1.02%     93.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::59392-61439            1      1.02%     94.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::61440-63487            5      5.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            98                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                  926339                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                    982136                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                  1562                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                   236                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                100173                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                880165                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.readReqs                      982136                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 89.10                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                   825391                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                  55797                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                 4631695000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                   57859313000                       # Total gap between requests
system.mem_ctrls.totMemAccLat             26416834250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                   9047978000                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples           98                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.153061                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.140903                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.663512                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               93     94.90%     94.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                5      5.10%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            98                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     98                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     98                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     98                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     98                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     98                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     98                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     98                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     99                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     99                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     98                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     98                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     98                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     98                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     98                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     98                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                   107411                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                  359                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                  232                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                41420                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                65400                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                     107411                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                78.96                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                    1250                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy           5688954540                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy                357521220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     18937407540                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            586.661647                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE     41172000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    1932060000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   3558511000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   10795717500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  41531852500                       # Time in different power states
system.mem_ctrls_0.preBackEnergy            113204640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy                190023240                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      1366782240                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy              2715984600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         4567389840.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            33943839840                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime          45090333250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy                6571980                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           7629332580                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy                365625120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     16378390830                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            603.080406                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     94998000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    1891500000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   1152200250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   3751798000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   15051918000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  35916898750                       # Time in different power states
system.mem_ctrls_1.preBackEnergy            117810720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                194330565                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      1440692160                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy              3898075860                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         4471506000.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        396362880                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            34893817995                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime          40820591500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy                1691280                       # Energy for write commands per rank (pJ)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  57859313000                       # Cumulative time (in ticks) in various power states
system.membus.pkt_count_system.apicbridge.master::system.cpu.interrupts.int_slave           48                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::total           48                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache_port::system.mem_ctrls.port      1548412                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache_port::total      1548412                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.bridge.slave          192                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.cpu.interrupts.pio           46                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.mem_ctrls.port       630674                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::total       630912                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dtb.walker.port::system.mem_ctrls.port            8                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dtb.walker.port::total            8                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2179380                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu.interrupts.int_slave           96                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::total           96                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache_port::system.mem_ctrls.port      6193648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache_port::total      6193648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.bridge.slave           96                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.cpu.interrupts.pio           92                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.mem_ctrls.port      1940069                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::total      1940257                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dtb.walker.port::system.mem_ctrls.port           32                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dtb.walker.port::total           32                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 8134033                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED  57859313000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy              124000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy               46000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer3.occupancy               48000                       # Layer occupancy (ticks)
system.membus.reqLayer3.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer4.occupancy          1196958500                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               2.1                       # Layer utilization (%)
system.membus.respLayer0.occupancy              24000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         1757277750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.0                       # Layer utilization (%)
system.membus.respLayer4.occupancy          572002000                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              1.0                       # Layer utilization (%)
system.membus.respLayer6.occupancy              10000                       # Layer occupancy (ticks)
system.membus.respLayer6.utilization              0.0                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1089690                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1089690    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1089690                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadReq              981504                       # Transaction distribution
system.membus.trans_dist::ReadResp             981504                       # Transaction distribution
system.membus.trans_dist::WriteReq             107462                       # Transaction distribution
system.membus.trans_dist::WriteResp            107462                       # Transaction distribution
system.membus.trans_dist::SoftPFReq               700                       # Transaction distribution
system.membus.trans_dist::SoftPFResp              700                       # Transaction distribution
system.membus.trans_dist::MessageReq               24                       # Transaction distribution
system.membus.trans_dist::MessageResp              24                       # Transaction distribution
system.mmiofu.pwrStateResidencyTicks::UNDEFINED  57859313000                       # Cumulative time (in ticks) in various power states
system.mmiofu_bridge.pwrStateResidencyTicks::UNDEFINED  57859313000                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.pwrStateResidencyTicks::UNDEFINED  57859313000                       # Cumulative time (in ticks) in various power states
system.pc.com_1.pwrStateResidencyTicks::UNDEFINED  57859313000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.pwrStateResidencyTicks::UNDEFINED  57859313000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.pwrStateResidencyTicks::UNDEFINED  57859313000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_4.pwrStateResidencyTicks::UNDEFINED  57859313000                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.pwrStateResidencyTicks::UNDEFINED  57859313000                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.pwrStateResidencyTicks::UNDEFINED  57859313000                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.pwrStateResidencyTicks::UNDEFINED  57859313000                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.pwrStateResidencyTicks::UNDEFINED  57859313000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.pwrStateResidencyTicks::UNDEFINED  57859313000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.pwrStateResidencyTicks::UNDEFINED  57859313000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.disks0.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks0.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.disks1.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks1.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.pwrStateResidencyTicks::UNDEFINED  57859313000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.pwrStateResidencyTicks::UNDEFINED  57859313000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.pwrStateResidencyTicks::UNDEFINED  57859313000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.pwrStateResidencyTicks::UNDEFINED  57859313000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.pwrStateResidencyTicks::UNDEFINED  57859313000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.pwrStateResidencyTicks::UNDEFINED  57859313000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.pwrStateResidencyTicks::UNDEFINED  57859313000                       # Cumulative time (in ticks) in various power states
system.pwrStateResidencyTicks::UNDEFINED  57859313000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.Branches                    145283                       # Number of branches fetched
system.switch_cpus.committedInsts              597206                       # Number of instructions committed
system.switch_cpus.committedOps               1224946                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.pwrStateResidencyTicks::UNDEFINED  57859313000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.rdAccesses              207928                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     1                       # TLB misses on read requests
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  57859313000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.wrAccesses              107434                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.pwrStateResidencyTicks::UNDEFINED  57859313000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  57859313000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.wrAccesses              774206                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                115718626                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles          115718626                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads       652037                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes       369708                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts        83153                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses         105843                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                105843                       # number of float instructions
system.switch_cpus.num_fp_register_reads       154127                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes        89010                       # number of times the floating registers were written
system.switch_cpus.num_func_calls               52784                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses       1169933                       # Number of integer alu accesses
system.switch_cpus.num_int_insts              1169933                       # number of integer instructions
system.switch_cpus.num_int_register_reads      2264105                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes       898849                       # number of times the integer registers were written
system.switch_cpus.num_load_insts              207995                       # Number of load instructions
system.switch_cpus.num_mem_refs                315457                       # number of memory refs
system.switch_cpus.num_store_insts             107462                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass          1717      0.14%      0.14% # Class of executed instruction
system.switch_cpus.op_class::IntAlu            851996     69.55%     69.69% # Class of executed instruction
system.switch_cpus.op_class::IntMult              266      0.02%     69.72% # Class of executed instruction
system.switch_cpus.op_class::IntDiv                14      0.00%     69.72% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd            4704      0.38%     70.10% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0      0.00%     70.10% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0      0.00%     70.10% # Class of executed instruction
system.switch_cpus.op_class::FloatMult           4000      0.33%     70.43% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0      0.00%     70.43% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0      0.00%     70.43% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0      0.00%     70.43% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt            100      0.01%     70.44% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0      0.00%     70.44% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     70.44% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu             5026      0.41%     70.85% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     70.85% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt              218      0.02%     70.86% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc            8042      0.66%     71.52% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     71.52% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     71.52% # Class of executed instruction
system.switch_cpus.op_class::SimdShift            200      0.02%     71.54% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     71.54% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     71.54% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd         8801      0.72%     72.25% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     72.25% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     72.25% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt         8304      0.68%     72.93% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv         8100      0.66%     73.59% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     73.59% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult         8001      0.65%     74.25% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     74.25% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     74.25% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     74.25% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     74.25% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     74.25% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     74.25% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     74.25% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     74.25% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     74.25% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     74.25% # Class of executed instruction
system.switch_cpus.op_class::MemRead           179377     14.64%     88.89% # Class of executed instruction
system.switch_cpus.op_class::MemWrite           90945      7.42%     96.32% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead        28618      2.34%     98.65% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite        16517      1.35%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total            1224946                       # Class of executed instruction
system.switch_cpus.pwrStateResidencyTicks::ON  57859313000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               353879804267000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               17805021                       # Simulator instruction rate (inst/s)
host_mem_usage                                 994256                       # Number of bytes of host memory used
host_op_rate                                 32834685                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     4.53                       # Real time elapsed on the host
host_tick_rate                            18919264831                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    80727764                       # Number of instructions simulated
sim_ops                                     148873911                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.085781                       # Number of seconds simulated
sim_ticks                                 85781056000                       # Number of ticks simulated
system.apicbridge.pwrStateResidencyTicks::UNDEFINED  85781056000                       # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED  85781056000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.pwrStateResidencyTicks::UNDEFINED  85781056000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  85781056000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  85781056000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.pwrStateResidencyTicks::UNDEFINED  85781056000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  85781056000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.pwrStateResidencyTicks::OFF    85781056000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.iobridge.pwrStateResidencyTicks::UNDEFINED  85781056000                       # Cumulative time (in ticks) in various power states
system.iobus.pkt_count_system.bridge.master::system.pc.com_1.pio          192                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          192                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     240                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.com_1.pio           96                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total           96                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave           96                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::total           96                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      192                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pwrStateResidencyTicks::UNDEFINED  85781056000                       # Cumulative time (in ticks) in various power states
system.iobus.reqLayer0.occupancy                48000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer13.occupancy              124000                       # Layer occupancy (ticks)
system.iobus.reqLayer13.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              164000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer3.occupancy               24000                       # Layer occupancy (ticks)
system.iobus.respLayer3.utilization               0.0                       # Layer utilization (%)
system.iobus.trans_dist::ReadReq                   68                       # Transaction distribution
system.iobus.trans_dist::ReadResp                  68                       # Transaction distribution
system.iobus.trans_dist::WriteReq                  28                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 28                       # Transaction distribution
system.iobus.trans_dist::MessageReq                24                       # Transaction distribution
system.iobus.trans_dist::MessageResp               24                       # Transaction distribution
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                      53035.73                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                28629.27                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.switch_cpus.dtb.walker::samples         8.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples   1147168.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    224325.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                      9879.27                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                      1021.18                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    128.71                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                         2.07                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     11.94                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      28.22                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         7.99                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.98                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.switch_cpus.inst    106985673                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        106985673                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.dtb.walker          746                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst    106985673                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data     21719154                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             128705573                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.dtb.walker          746                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst    106985673                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data     33656324                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            140642743                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.switch_cpus.data     11937169                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             11937169                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples       137685                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    637.512234                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   474.858709                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   371.921320                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        12043      8.75%      8.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        17865     12.98%     21.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         9727      7.06%     28.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        16114     11.70%     40.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        11549      8.39%     48.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         6152      4.47%     53.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         4242      3.08%     56.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3658      2.66%     59.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        56335     40.92%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       137685                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM               87598208                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                11040500                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                 5685440                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  177920                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys              1023983                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst      9177344                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       9177344                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.dtb.walker           64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst      9177344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data      1863092                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           11040500                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.switch_cpus.data      1023983                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1023983                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.switch_cpus.dtb.walker            8                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst      1147168                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       310381                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.switch_cpus.dtb.walker     47093.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     27911.77                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     23086.58                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.switch_cpus.dtb.walker           64                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.inst      9177344                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data      1398785                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.switch_cpus.dtb.walker 746.085476028647                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.inst 106985672.920603826642                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 16306455.821667665616                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.switch_cpus.dtb.walker       376750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst  32019494750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   7165636000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.switch_cpus.data       159863                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.switch_cpus.data  15131687.43                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.switch_cpus.data        19247                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.switch_cpus.data 224373.549330052570                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.switch_cpus.data 2418996947500                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                157084                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds          173                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState             2918804                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               2611                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds          173                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.switch_cpus.dtb.walker            8                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst      1147168                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       310381                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1457557                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.switch_cpus.data       159863                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             159863                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    89.96                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0              4536                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             10369                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            288072                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             85869                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              9497                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             40191                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             89349                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             20038                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            637267                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              8094                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            79593                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            15842                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1344                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             6476                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             7396                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            64789                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               397                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                50                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               693                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               659                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               353                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               164                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               219                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                18                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              166                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               59                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.016007173750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  85781056000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples          173                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    7912.560694                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean   2345.450228                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  15258.646652                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047           97     56.07%     56.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095           10      5.78%     61.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143           14      8.09%     69.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-8191           12      6.94%     76.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-10239           18     10.40%     87.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-12287            6      3.47%     90.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::38912-40959            1      0.58%     91.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::49152-51199            1      0.58%     91.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::51200-53247            2      1.16%     93.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::53248-55295            6      3.47%     96.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::55296-57343            2      1.16%     97.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::57344-59391            4      2.31%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           173                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                 1368722                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                   1457557                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                  2026                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                   281                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                151022                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3               1304228                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.readReqs                     1457557                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 89.98                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                  1231570                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                  88835                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                 6843610000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                   85781056000                       # Total gap between requests
system.mem_ctrls.totMemAccLat             39185507500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                  13521970000                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples          173                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.069364                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.063701                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.452176                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              169     97.69%     97.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                4      2.31%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           173                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                   159863                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                  429                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                  277                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                62564                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                96593                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                     159863                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                80.89                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                    2248                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy           8160540660                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy                439774020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     28696948110                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            584.380576                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE     56970000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    2864420000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   4568065000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   15358934750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  62932666250                       # Time in different power states
system.mem_ctrls_0.preBackEnergy            147511200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy                233745435                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      1754529120                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy              3912155940                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         6771488880.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            50128782885                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime          67500701000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy               12089520                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          11457434340                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy                543289740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     24467415870                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            603.122286                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE    171918000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    2775240000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   2554761500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   3956356500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   22666840500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  53655939500                       # Time in different power states
system.mem_ctrls_1.preBackEnergy            187093920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                288769140                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      1519233120                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy              5860519140                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         6560667360.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        849541920                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            51736466580                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime          60166752000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy                2422080                       # Energy for write commands per rank (pJ)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  85781056000                       # Cumulative time (in ticks) in various power states
system.membus.pkt_count_system.apicbridge.master::system.cpu.interrupts.int_slave           48                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::total           48                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache_port::system.mem_ctrls.port      2294336                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache_port::total      2294336                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.bridge.slave          192                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.cpu.interrupts.pio           58                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.mem_ctrls.port       940488                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::total       940738                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dtb.walker.port::system.mem_ctrls.port           16                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dtb.walker.port::total           16                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3235138                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu.interrupts.int_slave           96                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::total           96                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache_port::system.mem_ctrls.port      9177344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache_port::total      9177344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.bridge.slave           96                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.cpu.interrupts.pio          116                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.mem_ctrls.port      2887075                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::total      2887287                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dtb.walker.port::system.mem_ctrls.port           64                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dtb.walker.port::total           64                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                12064791                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED  85781056000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy              124000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy               58000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer3.occupancy               48000                       # Layer occupancy (ticks)
system.membus.reqLayer3.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer4.occupancy          1777283500                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               2.1                       # Layer utilization (%)
system.membus.respLayer0.occupancy              24000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         2602847250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.0                       # Layer utilization (%)
system.membus.respLayer4.occupancy          848383000                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              1.0                       # Layer utilization (%)
system.membus.respLayer6.occupancy              21250                       # Layer occupancy (ticks)
system.membus.respLayer6.utilization              0.0                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1617569                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1617569    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1617569                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadReq             1456525                       # Transaction distribution
system.membus.trans_dist::ReadResp            1456525                       # Transaction distribution
system.membus.trans_dist::WriteReq             159920                       # Transaction distribution
system.membus.trans_dist::WriteResp            159920                       # Transaction distribution
system.membus.trans_dist::SoftPFReq              1100                       # Transaction distribution
system.membus.trans_dist::SoftPFResp             1100                       # Transaction distribution
system.membus.trans_dist::MessageReq               24                       # Transaction distribution
system.membus.trans_dist::MessageResp              24                       # Transaction distribution
system.mmiofu.pwrStateResidencyTicks::UNDEFINED  85781056000                       # Cumulative time (in ticks) in various power states
system.mmiofu_bridge.pwrStateResidencyTicks::UNDEFINED  85781056000                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.pwrStateResidencyTicks::UNDEFINED  85781056000                       # Cumulative time (in ticks) in various power states
system.pc.com_1.pwrStateResidencyTicks::UNDEFINED  85781056000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.pwrStateResidencyTicks::UNDEFINED  85781056000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.pwrStateResidencyTicks::UNDEFINED  85781056000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_4.pwrStateResidencyTicks::UNDEFINED  85781056000                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.pwrStateResidencyTicks::UNDEFINED  85781056000                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.pwrStateResidencyTicks::UNDEFINED  85781056000                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.pwrStateResidencyTicks::UNDEFINED  85781056000                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.pwrStateResidencyTicks::UNDEFINED  85781056000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.pwrStateResidencyTicks::UNDEFINED  85781056000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.pwrStateResidencyTicks::UNDEFINED  85781056000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.disks0.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks0.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.disks1.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks1.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.pwrStateResidencyTicks::UNDEFINED  85781056000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.pwrStateResidencyTicks::UNDEFINED  85781056000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.pwrStateResidencyTicks::UNDEFINED  85781056000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.pwrStateResidencyTicks::UNDEFINED  85781056000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.pwrStateResidencyTicks::UNDEFINED  85781056000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.pwrStateResidencyTicks::UNDEFINED  85781056000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.pwrStateResidencyTicks::UNDEFINED  85781056000                       # Cumulative time (in ticks) in various power states
system.pwrStateResidencyTicks::UNDEFINED  85781056000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.Branches                    215750                       # Number of branches fetched
system.switch_cpus.committedInsts              884766                       # Number of instructions committed
system.switch_cpus.committedOps               1815189                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.pwrStateResidencyTicks::UNDEFINED  85781056000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.rdAccesses              310384                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     2                       # TLB misses on read requests
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  85781056000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.wrAccesses              159892                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.pwrStateResidencyTicks::UNDEFINED  85781056000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  85781056000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.wrAccesses             1147168                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                171562112                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles          171562112                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads       968473                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes       548013                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts       123016                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses         158443                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                158443                       # number of float instructions
system.switch_cpus.num_fp_register_reads       229927                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes       133210                       # number of times the floating registers were written
system.switch_cpus.num_func_calls               78722                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses       1734133                       # Number of integer alu accesses
system.switch_cpus.num_int_insts              1734133                       # number of integer instructions
system.switch_cpus.num_int_register_reads      3355924                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes      1329830                       # number of times the integer registers were written
system.switch_cpus.num_load_insts              310450                       # Number of load instructions
system.switch_cpus.num_mem_refs                470370                       # number of memory refs
system.switch_cpus.num_store_insts             159920                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass          2360      0.13%      0.13% # Class of executed instruction
system.switch_cpus.op_class::IntAlu           1259179     69.37%     69.50% # Class of executed instruction
system.switch_cpus.op_class::IntMult              370      0.02%     69.52% # Class of executed instruction
system.switch_cpus.op_class::IntDiv                14      0.00%     69.52% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd            6804      0.37%     69.90% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0      0.00%     69.90% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0      0.00%     69.90% # Class of executed instruction
system.switch_cpus.op_class::FloatMult           6100      0.34%     70.23% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt            100      0.01%     70.24% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0      0.00%     70.24% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     70.24% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu             7226      0.40%     70.63% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     70.63% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt              218      0.01%     70.65% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc           12242      0.67%     71.32% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     71.32% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     71.32% # Class of executed instruction
system.switch_cpus.op_class::SimdShift            200      0.01%     71.33% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     71.33% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     71.33% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd        13001      0.72%     72.05% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     72.05% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     72.05% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt        12504      0.69%     72.74% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv        12300      0.68%     73.41% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     73.41% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult        12201      0.67%     74.09% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     74.09% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     74.09% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     74.09% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     74.09% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     74.09% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     74.09% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     74.09% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     74.09% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     74.09% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     74.09% # Class of executed instruction
system.switch_cpus.op_class::MemRead           267132     14.72%     88.80% # Class of executed instruction
system.switch_cpus.op_class::MemWrite          135003      7.44%     96.24% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead        43318      2.39%     98.63% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite        24917      1.37%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total            1815189                       # Class of executed instruction
system.switch_cpus.pwrStateResidencyTicks::ON  85781056000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               354009787546000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               11822133                       # Simulator instruction rate (inst/s)
host_mem_usage                                 994256                       # Number of bytes of host memory used
host_op_rate                                 21841488                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     6.94                       # Real time elapsed on the host
host_tick_rate                            18724188774                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    82068213                       # Number of instructions simulated
sim_ops                                     151623059                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.129983                       # Number of seconds simulated
sim_ticks                                129983279000                       # Number of ticks simulated
system.apicbridge.pwrStateResidencyTicks::UNDEFINED 129983279000                       # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED 129983279000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.pwrStateResidencyTicks::UNDEFINED 129983279000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 129983279000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 129983279000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.pwrStateResidencyTicks::UNDEFINED 129983279000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 129983279000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.pwrStateResidencyTicks::OFF   129983279000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.iobridge.pwrStateResidencyTicks::UNDEFINED 129983279000                       # Cumulative time (in ticks) in various power states
system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.ide.pio           46                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pc.com_1.pio          192                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          238                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.ide.dma::system.iobridge.slave           34                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.ide.dma::total           34                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave           50                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total           50                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     322                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.south_bridge.ide.pio           26                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.com_1.pio           96                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          122                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.ide.dma::system.iobridge.slave         1032                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.ide.dma::total         1032                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave          100                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::total          100                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                     1254                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pwrStateResidencyTicks::UNDEFINED 129983279000                       # Cumulative time (in ticks) in various power states
system.iobus.reqLayer0.occupancy                50000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer13.occupancy              124000                       # Layer occupancy (ticks)
system.iobus.reqLayer13.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer18.occupancy               18997                       # Layer occupancy (ticks)
system.iobus.reqLayer18.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer3.occupancy                38000                       # Layer occupancy (ticks)
system.iobus.reqLayer3.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              195000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer2.occupancy               82000                       # Layer occupancy (ticks)
system.iobus.respLayer2.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer3.occupancy               25000                       # Layer occupancy (ticks)
system.iobus.respLayer3.utilization               0.0                       # Layer utilization (%)
system.iobus.trans_dist::ReadReq                   93                       # Transaction distribution
system.iobus.trans_dist::ReadResp                  93                       # Transaction distribution
system.iobus.trans_dist::WriteReq                  43                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 43                       # Transaction distribution
system.iobus.trans_dist::MessageReq                25                       # Transaction distribution
system.iobus.trans_dist::MessageResp               25                       # Transaction distribution
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                      52922.34                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                28417.39                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.pc.south_bridge.ide::samples        17.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.dtb.walker::samples        82.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples   1739698.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    349526.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                      9667.39                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                      1025.57                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    129.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                         3.16                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     11.97                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      27.57                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         8.04                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.01                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.switch_cpus.inst    107072110                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        107072110                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.pc.south_bridge.ide         7939                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.dtb.walker         5047                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst    107072110                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data     21919512                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             129004608                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.pc.south_bridge.ide         7939                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.dtb.walker         5047                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst    107072110                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data     33888867                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            140973963                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.switch_cpus.data     11969355                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             11969355                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples       207578                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    644.182948                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   482.492565                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   370.183067                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        18337      8.83%      8.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        25230     12.15%     20.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        14621      7.04%     28.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        24393     11.75%     39.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        17529      8.44%     48.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         8578      4.13%     52.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         7012      3.38%     55.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         6168      2.97%     58.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        85710     41.29%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       207578                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM              133306432                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                16768442                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                 8360128                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  411008                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys              1555816                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst     13917584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      13917584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.pc.south_bridge.ide         1032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.dtb.walker          656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst     13917584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data      2849170                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           16768442                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.switch_cpus.data      1555816                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1555816                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.pc.south_bridge.ide           17                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.dtb.walker           82                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst      1739698                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       473743                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.pc.south_bridge.ide     79895.29                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.dtb.walker     42210.37                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     27815.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     22786.88                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.pc.south_bridge.ide         1032                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.dtb.walker          656                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.inst     13917584                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data      2164825                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.pc.south_bridge.ide 7939.482739160627                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.dtb.walker 5046.802981481948                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.inst 107072110.405831500888                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 16654642.171321127564                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.pc.south_bridge.ide      1358220                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.dtb.walker      3461250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst  48391004747                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  10795125750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.switch_cpus.data       242573                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.switch_cpus.data  14749195.36                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.switch_cpus.data        44713                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.switch_cpus.data 343990.398949698720                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.switch_cpus.data 3577756566000                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                236163                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds          400                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState             4440573                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               6027                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds          400                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.pc.south_bridge.ide           17                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.dtb.walker           82                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst      1739698                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       473743                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2213540                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.switch_cpus.data       242573                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             242573                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    90.07                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0              8520                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             16043                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            430053                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            147797                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             17250                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             48033                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            128209                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             28023                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            963625                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             10659                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           119010                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            24382                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             3991                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            11028                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            19212                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           107078                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                33                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               641                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               107                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2225                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                26                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1124                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               576                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               333                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               484                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                44                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              450                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              126                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              103                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               15                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               80                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               55                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.009318562500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 129983279000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples          400                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    5209.177500                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean   2322.499400                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   7905.949974                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047          205     51.25%     51.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095           23      5.75%     57.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143           31      7.75%     64.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-8191           44     11.00%     75.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-10239           51     12.75%     88.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-12287           19      4.75%     93.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-14335           12      3.00%     96.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14336-16383            3      0.75%     97.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20480-22527            2      0.50%     97.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::26624-28671            1      0.25%     97.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-34815            1      0.25%     98.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::38912-40959            2      0.50%     98.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40960-43007            1      0.25%     98.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::51200-53247            1      0.25%     99.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::53248-55295            1      0.25%     99.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::55296-57343            2      0.50%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::57344-59391            1      0.25%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           400                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                 2082896                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                   2213540                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                  3338                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                   630                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                228407                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3               1981149                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                    16                       # Read request sizes (log2)
system.mem_ctrls.readReqs                     2213540                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 90.09                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                  1876447                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                 130627                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                10414565000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                  129983251000                       # Total gap between requests
system.mem_ctrls.totMemAccLat             59190949967                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                  20136331217                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples          400                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.055000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.050623                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.396697                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              392     98.00%     98.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      0.25%     98.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                7      1.75%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           400                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                   242573                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                  694                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                  461                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                94286                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3               147132                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                     242573                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                82.79                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                    5307                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy          12319375800                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy                648162060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     43275455070                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            583.581485                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE     87978000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    4340180000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF      2787750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   7502432750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   23149823500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  94900077000                       # Time in different power states
system.mem_ctrls_0.preBackEnergy            214864320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy                344494920                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      2880707040                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy              5882845920                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         10260185520.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy          3026460                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            75855835020                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime         102405266750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy               26439300                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          17532639690                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy                833966280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     36532428030                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            599.630751                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE    203538000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    4144920000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   5732842500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   5014716000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   34769912252                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  80117350248                       # Time in different power states
system.mem_ctrls_1.preBackEnergy            257954880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                443263590                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      1925637600                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy              8989152900                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         9798590880.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       1621137360                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            77941971180                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime          90864712248                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy                7083540                       # Energy for write commands per rank (pJ)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 129983279000                       # Cumulative time (in ticks) in various power states
system.membus.pkt_count_system.apicbridge.master::system.cpu.interrupts.int_slave           50                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::total           50                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iobridge.master::system.mem_ctrls.port           34                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iobridge.master::total           34                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache_port::system.mem_ctrls.port      3479396                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache_port::total      3479396                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.bridge.slave          238                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.cpu.interrupts.pio           84                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.mem_ctrls.port      1432632                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::total      1432954                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dtb.walker.port::system.mem_ctrls.port          164                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dtb.walker.port::total          164                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                4912598                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu.interrupts.int_slave          100                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::total          100                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iobridge.master::system.mem_ctrls.port         1032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iobridge.master::total         1032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache_port::system.mem_ctrls.port     13917584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache_port::total     13917584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.bridge.slave          122                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.cpu.interrupts.pio          168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.mem_ctrls.port      4404986                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::total      4405276                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dtb.walker.port::system.mem_ctrls.port          656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dtb.walker.port::total          656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                18324648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED 129983279000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy              162000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy               84000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer3.occupancy               50000                       # Layer occupancy (ticks)
system.membus.reqLayer3.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer4.occupancy          2698686503                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               2.1                       # Layer utilization (%)
system.membus.respLayer0.occupancy              25000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy              83500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         3946658253                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.0                       # Layer utilization (%)
system.membus.respLayer4.occupancy         1294419250                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              1.0                       # Layer utilization (%)
system.membus.respLayer6.occupancy             210750                       # Layer occupancy (ticks)
system.membus.respLayer6.utilization              0.0                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2456299                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2456299    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2456299                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadReq             2211714                       # Transaction distribution
system.membus.trans_dist::ReadResp            2211714                       # Transaction distribution
system.membus.trans_dist::WriteReq             242658                       # Transaction distribution
system.membus.trans_dist::WriteResp            242658                       # Transaction distribution
system.membus.trans_dist::SoftPFReq              1902                       # Transaction distribution
system.membus.trans_dist::SoftPFResp             1902                       # Transaction distribution
system.membus.trans_dist::MessageReq               25                       # Transaction distribution
system.membus.trans_dist::MessageResp              25                       # Transaction distribution
system.mmiofu.pwrStateResidencyTicks::UNDEFINED 129983279000                       # Cumulative time (in ticks) in various power states
system.mmiofu_bridge.pwrStateResidencyTicks::UNDEFINED 129983279000                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.pwrStateResidencyTicks::UNDEFINED 129983279000                       # Cumulative time (in ticks) in various power states
system.pc.com_1.pwrStateResidencyTicks::UNDEFINED 129983279000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.pwrStateResidencyTicks::UNDEFINED 129983279000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.pwrStateResidencyTicks::UNDEFINED 129983279000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_4.pwrStateResidencyTicks::UNDEFINED 129983279000                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.pwrStateResidencyTicks::UNDEFINED 129983279000                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.pwrStateResidencyTicks::UNDEFINED 129983279000                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.pwrStateResidencyTicks::UNDEFINED 129983279000                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.pwrStateResidencyTicks::UNDEFINED 129983279000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.pwrStateResidencyTicks::UNDEFINED 129983279000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.pwrStateResidencyTicks::UNDEFINED 129983279000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.disks0.dma_read_bytes         1024                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_txs            1                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks0.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.disks1.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks1.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.pwrStateResidencyTicks::UNDEFINED 129983279000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.pwrStateResidencyTicks::UNDEFINED 129983279000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.pwrStateResidencyTicks::UNDEFINED 129983279000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.pwrStateResidencyTicks::UNDEFINED 129983279000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.pwrStateResidencyTicks::UNDEFINED 129983279000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.pwrStateResidencyTicks::UNDEFINED 129983279000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.pwrStateResidencyTicks::UNDEFINED 129983279000                       # Cumulative time (in ticks) in various power states
system.pwrStateResidencyTicks::UNDEFINED 129983279000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.Branches                    326001                       # Number of branches fetched
system.switch_cpus.committedInsts             1340449                       # Number of instructions committed
system.switch_cpus.committedOps               2749148                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.pwrStateResidencyTicks::UNDEFINED 129983279000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.rdAccesses              473764                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                    20                       # TLB misses on read requests
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 129983279000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.wrAccesses              242616                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     1                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.pwrStateResidencyTicks::UNDEFINED 129983279000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 129983279000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.wrAccesses             1739698                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                259965978                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles          259965978                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads      1465941                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes       830632                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts       186070                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses         235843                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                235843                       # number of float instructions
system.switch_cpus.num_fp_register_reads       341327                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes       198210                       # number of times the floating registers were written
system.switch_cpus.num_func_calls              119098                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses       2630588                       # Number of integer alu accesses
system.switch_cpus.num_int_insts              2630588                       # number of integer instructions
system.switch_cpus.num_int_register_reads      5102799                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes      2019475                       # number of times the integer registers were written
system.switch_cpus.num_load_insts              473820                       # Number of load instructions
system.switch_cpus.num_mem_refs                716478                       # number of memory refs
system.switch_cpus.num_store_insts             242658                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass          2771      0.10%      0.10% # Class of executed instruction
system.switch_cpus.op_class::IntAlu           1905650     69.32%     69.42% # Class of executed instruction
system.switch_cpus.op_class::IntMult              621      0.02%     69.44% # Class of executed instruction
system.switch_cpus.op_class::IntDiv               532      0.02%     69.46% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd            9904      0.36%     69.82% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0      0.00%     69.82% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0      0.00%     69.82% # Class of executed instruction
system.switch_cpus.op_class::FloatMult           9200      0.33%     70.16% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0      0.00%     70.16% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0      0.00%     70.16% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0      0.00%     70.16% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt            100      0.00%     70.16% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0      0.00%     70.16% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     70.16% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu            10226      0.37%     70.53% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     70.53% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt              218      0.01%     70.54% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc           18442      0.67%     71.21% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     71.21% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     71.21% # Class of executed instruction
system.switch_cpus.op_class::SimdShift            200      0.01%     71.22% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     71.22% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     71.22% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd        19201      0.70%     71.92% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     71.92% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     71.92% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt        18704      0.68%     72.60% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv        18500      0.67%     73.27% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     73.27% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult        18401      0.67%     73.94% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     73.94% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     73.94% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     73.94% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     73.94% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     73.94% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     73.94% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     73.94% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     73.94% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     73.94% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     73.94% # Class of executed instruction
system.switch_cpus.op_class::MemRead           408802     14.87%     88.81% # Class of executed instruction
system.switch_cpus.op_class::MemWrite          205341      7.47%     96.28% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead        65018      2.37%     98.64% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite        37317      1.36%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total            2749148                       # Class of executed instruction
system.switch_cpus.pwrStateResidencyTicks::ON 129983279000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               354199262855000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                8253356                       # Simulator instruction rate (inst/s)
host_mem_usage                                 994256                       # Number of bytes of host memory used
host_op_rate                                 15287750                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    10.18                       # Real time elapsed on the host
host_tick_rate                            18612427640                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    84018917                       # Number of instructions simulated
sim_ops                                     155629718                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.189475                       # Number of seconds simulated
sim_ticks                                189475309000                       # Number of ticks simulated
system.apicbridge.pwrStateResidencyTicks::UNDEFINED 189475309000                       # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED 189475309000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.pwrStateResidencyTicks::UNDEFINED 189475309000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 189475309000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 189475309000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.pwrStateResidencyTicks::UNDEFINED 189475309000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 189475309000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.pwrStateResidencyTicks::OFF   189475309000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.iobridge.pwrStateResidencyTicks::UNDEFINED 189475309000                       # Cumulative time (in ticks) in various power states
system.iobus.pkt_count_system.bridge.master::system.pc.com_1.pio          200                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          200                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave           50                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total           50                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     250                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.com_1.pio          100                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          100                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave          100                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::total          100                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      200                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pwrStateResidencyTicks::UNDEFINED 189475309000                       # Cumulative time (in ticks) in various power states
system.iobus.reqLayer0.occupancy                50000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer13.occupancy              129000                       # Layer occupancy (ticks)
system.iobus.reqLayer13.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              171000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer3.occupancy               25000                       # Layer occupancy (ticks)
system.iobus.respLayer3.utilization               0.0                       # Layer utilization (%)
system.iobus.trans_dist::ReadReq                   71                       # Transaction distribution
system.iobus.trans_dist::ReadResp                  71                       # Transaction distribution
system.iobus.trans_dist::WriteReq                  29                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 29                       # Transaction distribution
system.iobus.trans_dist::MessageReq                25                       # Transaction distribution
system.iobus.trans_dist::MessageResp               25                       # Transaction distribution
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                      52898.46                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                28378.73                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples   2531789.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    516623.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                      9628.73                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                      1026.41                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    128.83                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                         3.27                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     12.01                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      26.23                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         8.04                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.02                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.03                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.switch_cpus.inst    106896841                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        106896841                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst    106896841                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data     21937296                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             128834137                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst    106896841                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data     33944038                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            140840879                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.switch_cpus.data     12006741                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             12006741                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples       298602                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    653.367894                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   495.011729                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   367.418176                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        24125      8.08%      8.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        35793     11.99%     20.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        20239      6.78%     26.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        35449     11.87%     38.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        24996      8.37%     47.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        13409      4.49%     51.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        10066      3.37%     54.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         8627      2.89%     57.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       125898     42.16%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       298602                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM              194478592                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                24410888                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                11977792                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  618944                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys              2274981                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst     20254312                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      20254312                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst     20254312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data      4156576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           24410888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.switch_cpus.data      2274981                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2274981                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst      2531789                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       694092                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     27803.39                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     22825.42                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.switch_cpus.inst     20254312                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data      3176927                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 106896841.107671707869                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 16766970.940788911656                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst  70392306000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  15842944750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.switch_cpus.data       355988                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.switch_cpus.data  13909437.45                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.switch_cpus.data        69423                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.switch_cpus.data 366396.024718978035                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.switch_cpus.data 4951592817500                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                346304                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds          604                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState             6480063                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               9070                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds          604                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.switch_cpus.inst      2531789                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       694092                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3225881                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.switch_cpus.data       355988                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             355988                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    90.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0              9546                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             18803                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            631409                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            229123                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             19869                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             57375                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            183506                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             39240                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1451769                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             11234                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           177012                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            33699                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2172                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            12097                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            15680                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           146194                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               739                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                85                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4732                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1486                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               762                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               529                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               594                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                11                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              613                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              119                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.009341410750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 189475309000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples          604                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    5029.675497                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean   2963.659881                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   4067.867755                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023          164     27.15%     27.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047           79     13.08%     40.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071           26      4.30%     44.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-4095           27      4.47%     49.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-5119           17      2.81%     51.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-6143           22      3.64%     55.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-7167           38      6.29%     61.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-8191           62     10.26%     72.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-9215           53      8.77%     80.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9216-10239           54      8.94%     89.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-11263           41      6.79%     96.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11264-12287            9      1.49%     98.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-13311            5      0.83%     98.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::13312-14335            1      0.17%     99.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14336-15359            3      0.50%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::15360-16383            1      0.17%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20480-21503            2      0.33%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           604                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                 3038728                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                   3225881                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                  4378                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                   463                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                340684                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3               2880356                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.readReqs                     3225881                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 90.22                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                  2741647                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                 187153                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                15193640000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                  189475337000                       # Total gap between requests
system.mem_ctrls.totMemAccLat             86235250750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                  29259100750                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples          604                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.011589                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.010796                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.167505                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              601     99.50%     99.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                2      0.33%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      0.17%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           604                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                   355988                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                  719                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                  459                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2               141284                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3               213526                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                     355988                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                84.18                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                    8152                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy          17893474770                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy                919289280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     63129439710                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            582.922147                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE    126960000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    6327100000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF       230250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  10994963000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   33593347000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 138432708750                       # Time in different power states
system.mem_ctrls_0.preBackEnergy            308460480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy                488625225                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      4220135520                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy              8488538940                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         14957264400.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy     614640.000000                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           110449353915                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime         149427871750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy               43498260                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          25679157780                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy               1212714720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     52872670470                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            597.165406                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE    252354000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    5976620000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  10351105250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   5937244500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   51009269500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 115948715750                       # Time in different power states
system.mem_ctrls_1.preBackEnergy            354671040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                644569365                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      2279956320                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy             13207978980                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         14128729680.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       2760484500                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           113148099915                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime         132236760000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy                6984360                       # Energy for write commands per rank (pJ)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 189475309000                       # Cumulative time (in ticks) in various power states
system.membus.pkt_count_system.apicbridge.master::system.cpu.interrupts.int_slave           50                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::total           50                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache_port::system.mem_ctrls.port      5063578                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache_port::total      5063578                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.bridge.slave          200                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.cpu.interrupts.pio          110                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.mem_ctrls.port      2100160                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::total      2100470                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                7164098                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu.interrupts.int_slave          100                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::total          100                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache_port::system.mem_ctrls.port     20254312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache_port::total     20254312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.bridge.slave          100                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.cpu.interrupts.pio          220                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.mem_ctrls.port      6431557                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::total      6431877                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                26686289                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED 189475309000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy              129000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy              110000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer3.occupancy               50000                       # Layer occupancy (ticks)
system.membus.reqLayer3.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer4.occupancy          3937857500                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               2.1                       # Layer utilization (%)
system.membus.respLayer0.occupancy              25000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         5743032000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.0                       # Layer utilization (%)
system.membus.respLayer4.occupancy         1896619250                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              1.0                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3582049                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3582049    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             3582049                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadReq             3222852                       # Transaction distribution
system.membus.trans_dist::ReadResp            3222852                       # Transaction distribution
system.membus.trans_dist::WriteReq             356072                       # Transaction distribution
system.membus.trans_dist::WriteResp            356072                       # Transaction distribution
system.membus.trans_dist::SoftPFReq              3100                       # Transaction distribution
system.membus.trans_dist::SoftPFResp             3100                       # Transaction distribution
system.membus.trans_dist::MessageReq               25                       # Transaction distribution
system.membus.trans_dist::MessageResp              25                       # Transaction distribution
system.mmiofu.pwrStateResidencyTicks::UNDEFINED 189475309000                       # Cumulative time (in ticks) in various power states
system.mmiofu_bridge.pwrStateResidencyTicks::UNDEFINED 189475309000                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.pwrStateResidencyTicks::UNDEFINED 189475309000                       # Cumulative time (in ticks) in various power states
system.pc.com_1.pwrStateResidencyTicks::UNDEFINED 189475309000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.pwrStateResidencyTicks::UNDEFINED 189475309000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.pwrStateResidencyTicks::UNDEFINED 189475309000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_4.pwrStateResidencyTicks::UNDEFINED 189475309000                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.pwrStateResidencyTicks::UNDEFINED 189475309000                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.pwrStateResidencyTicks::UNDEFINED 189475309000                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.pwrStateResidencyTicks::UNDEFINED 189475309000                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.pwrStateResidencyTicks::UNDEFINED 189475309000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.pwrStateResidencyTicks::UNDEFINED 189475309000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.pwrStateResidencyTicks::UNDEFINED 189475309000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.disks0.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks0.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.disks1.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks1.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.pwrStateResidencyTicks::UNDEFINED 189475309000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.pwrStateResidencyTicks::UNDEFINED 189475309000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.pwrStateResidencyTicks::UNDEFINED 189475309000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.pwrStateResidencyTicks::UNDEFINED 189475309000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.pwrStateResidencyTicks::UNDEFINED 189475309000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.pwrStateResidencyTicks::UNDEFINED 189475309000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.pwrStateResidencyTicks::UNDEFINED 189475309000                       # Cumulative time (in ticks) in various power states
system.pwrStateResidencyTicks::UNDEFINED 189475309000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.Branches                    476142                       # Number of branches fetched
system.switch_cpus.committedInsts             1950704                       # Number of instructions committed
system.switch_cpus.committedOps               4006659                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.pwrStateResidencyTicks::UNDEFINED 189475309000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.rdAccesses              694093                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 189475309000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.wrAccesses              356043                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.pwrStateResidencyTicks::UNDEFINED 189475309000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 189475309000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.wrAccesses             2531789                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                378951198                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles          378951198                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads      2142035                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes      1208181                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts       270344                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses         353443                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                353443                       # number of float instructions
system.switch_cpus.num_fp_register_reads       510727                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes       297010                       # number of times the floating registers were written
system.switch_cpus.num_func_calls              175456                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses       3831372                       # Number of integer alu accesses
system.switch_cpus.num_int_insts              3831372                       # number of integer instructions
system.switch_cpus.num_int_register_reads      7428724                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes      2932407                       # number of times the integer registers were written
system.switch_cpus.num_load_insts              694164                       # Number of load instructions
system.switch_cpus.num_mem_refs               1050236                       # number of memory refs
system.switch_cpus.num_store_insts             356072                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass          2983      0.07%      0.07% # Class of executed instruction
system.switch_cpus.op_class::IntAlu           2768319     69.09%     69.17% # Class of executed instruction
system.switch_cpus.op_class::IntMult              811      0.02%     69.19% # Class of executed instruction
system.switch_cpus.op_class::IntDiv                14      0.00%     69.19% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd           14604      0.36%     69.55% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0      0.00%     69.55% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0      0.00%     69.55% # Class of executed instruction
system.switch_cpus.op_class::FloatMult          13900      0.35%     69.90% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0      0.00%     69.90% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0      0.00%     69.90% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0      0.00%     69.90% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt            100      0.00%     69.90% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0      0.00%     69.90% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     69.90% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu            15026      0.38%     70.28% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     70.28% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt              218      0.01%     70.28% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc           27842      0.69%     70.98% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     70.98% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     70.98% # Class of executed instruction
system.switch_cpus.op_class::SimdShift            200      0.00%     70.98% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     70.98% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     70.98% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd        28601      0.71%     71.70% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     71.70% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     71.70% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt        28104      0.70%     72.40% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv        27900      0.70%     73.09% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     73.09% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult        27801      0.69%     73.79% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     73.79% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     73.79% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     73.79% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     73.79% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     73.79% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     73.79% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     73.79% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     73.79% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     73.79% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     73.79% # Class of executed instruction
system.switch_cpus.op_class::MemRead           596246     14.88%     88.67% # Class of executed instruction
system.switch_cpus.op_class::MemWrite          299955      7.49%     96.16% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead        97918      2.44%     98.60% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite        56117      1.40%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total            4006659                       # Class of executed instruction
system.switch_cpus.pwrStateResidencyTicks::ON 189475309000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               354482410141000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                5779165                       # Simulator instruction rate (inst/s)
host_mem_usage                                 994256                       # Number of bytes of host memory used
host_op_rate                                 10743942                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    15.04                       # Real time elapsed on the host
host_tick_rate                            18823871977                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    86929292                       # Number of instructions simulated
sim_ops                                     161609419                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.283147                       # Number of seconds simulated
sim_ticks                                283147286000                       # Number of ticks simulated
system.apicbridge.pwrStateResidencyTicks::UNDEFINED 283147286000                       # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED 283147286000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.pwrStateResidencyTicks::UNDEFINED 283147286000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 283147286000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 283147286000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.pwrStateResidencyTicks::UNDEFINED 283147286000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 283147286000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.pwrStateResidencyTicks::OFF   283147286000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.iobridge.pwrStateResidencyTicks::UNDEFINED 283147286000                       # Cumulative time (in ticks) in various power states
system.iobus.pkt_count_system.bridge.master::system.pc.com_1.pio          208                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          208                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave           52                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total           52                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     260                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.com_1.pio          104                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          104                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave          104                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::total          104                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      208                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pwrStateResidencyTicks::UNDEFINED 283147286000                       # Cumulative time (in ticks) in various power states
system.iobus.reqLayer0.occupancy                52000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer13.occupancy              134000                       # Layer occupancy (ticks)
system.iobus.reqLayer13.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              178000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer3.occupancy               26000                       # Layer occupancy (ticks)
system.iobus.respLayer3.utilization               0.0                       # Layer utilization (%)
system.iobus.trans_dist::ReadReq                   74                       # Transaction distribution
system.iobus.trans_dist::ReadResp                  74                       # Transaction distribution
system.iobus.trans_dist::WriteReq                  30                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 30                       # Transaction distribution
system.iobus.trans_dist::MessageReq                26                       # Transaction distribution
system.iobus.trans_dist::MessageResp               26                       # Transaction distribution
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                      52913.18                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                28394.44                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.switch_cpus.dtb.walker::samples        15.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples   3778481.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    778829.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                      9644.44                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                      1026.22                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    128.73                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                         3.87                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     12.03                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      26.13                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         8.05                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.02                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.03                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.switch_cpus.inst    106756623                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        106756623                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.dtb.walker          452                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst    106756623                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data     21974924                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             128731999                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.dtb.walker          452                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst    106756623                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data     34004882                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            140761957                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.switch_cpus.data     12029958                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             12029958                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples       444647                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    655.954553                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   498.229325                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   366.817068                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        35419      7.97%      7.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        52667     11.84%     19.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        28623      6.44%     26.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        53605     12.06%     38.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        38866      8.74%     47.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        19058      4.29%     51.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        14399      3.24%     54.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        12806      2.88%     57.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       189204     42.55%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       444647                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM              290571840                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                36450116                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                17783296                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1097024                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys              3406250                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst     30227848                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      30227848                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.dtb.walker          128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst     30227848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data      6222140                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           36450116                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.switch_cpus.data      3406250                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3406250                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.switch_cpus.dtb.walker           16                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst      3778481                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data      1039552                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.switch_cpus.dtb.walker     47109.38                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     27819.57                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     22894.02                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.switch_cpus.dtb.walker          120                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.inst     30227848                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data      4758656                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.switch_cpus.dtb.walker 423.807699855544                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.inst 106756622.770525157452                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 16806292.114698212594                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.switch_cpus.dtb.walker       753750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst 105115717750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  23799521750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.switch_cpus.data       533118                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.switch_cpus.data  13809661.99                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.switch_cpus.data       125092                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.switch_cpus.data 441791.273252748069                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.switch_cpus.data 7362179383000                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                515978                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds         1070                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState             9682646                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              16101                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds         1070                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.switch_cpus.dtb.walker           16                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst      3778481                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data      1039552                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4818049                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.switch_cpus.data       533118                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             533118                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    90.24                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0             14199                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             26751                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            939695                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            352334                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             31025                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             76298                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            267872                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             56286                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           2182757                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             14172                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           265010                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            50065                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             3423                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            17369                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            23574                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           219355                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1101                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               105                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             10200                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1649                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1147                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               848                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               843                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                17                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1059                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              169                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.015792058750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 283147286000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples         1070                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    4243.204673                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean   2383.562048                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   3809.798282                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511           110     10.28%     10.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023          228     21.31%     31.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535          101      9.44%     41.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047          111     10.37%     51.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559           18      1.68%     53.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-3071           15      1.40%     54.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3583           22      2.06%     56.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-4095           18      1.68%     58.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4607           16      1.50%     59.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-5119            8      0.75%     60.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5631            9      0.84%     61.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-6143           18      1.68%     62.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6655           17      1.59%     64.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6656-7167           23      2.15%     66.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7679           60      5.61%     72.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7680-8191           45      4.21%     76.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8703           22      2.06%     78.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8704-9215           44      4.11%     82.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9216-9727           73      6.82%     89.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9728-10239           45      4.21%     93.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-10751           44      4.11%     97.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10752-11263            7      0.65%     98.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11264-11775           14      1.31%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11776-12287            2      0.19%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1070                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                 4540185                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                   4818049                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                  6626                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                   639                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                511015                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3               4299769                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.readReqs                     4818049                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 90.26                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                  4098112                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                 277864                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                22700925000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                  283147286000                       # Total gap between requests
system.mem_ctrls.totMemAccLat            128915993250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                  43787524500                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples         1070                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.019626                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.017998                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.241967                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1063     99.35%     99.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                7      0.65%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1070                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1065                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1070                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1070                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1074                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1071                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1070                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1070                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1072                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1071                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1072                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1071                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1070                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1070                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1070                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1069                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1070                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                   533118                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                  996                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                  635                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2               211978                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3               319509                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                     533118                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                84.99                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                   14568                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy          26344196160                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy               1359377460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     95206055190                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            582.792100                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE    186080250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    9452040000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF     83705250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  15318815250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   49333732000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 208772913250                       # Time in different power states
system.mem_ctrls_0.preBackEnergy            458246400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy                722526255                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      5879875200                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy             12598244400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         22344622560.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy         24071880                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           165016001475                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime         224175403500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy               78566220                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          38570669940                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy               1815394980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     78563548020                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            596.169946                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE    356994500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    8889140000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  16761042750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   8164638500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   76689218250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 172286252000                       # Time in different power states
system.mem_ctrls_1.preBackEnergy            517449600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                964909110                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      3135222720                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy             19818676500                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         21013926960.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       4392840900                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           168803902260                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime         197211627750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy               10909800                       # Energy for write commands per rank (pJ)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 283147286000                       # Cumulative time (in ticks) in various power states
system.membus.pkt_count_system.apicbridge.master::system.cpu.interrupts.int_slave           52                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::total           52                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache_port::system.mem_ctrls.port      7556962                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache_port::total      7556962                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.bridge.slave          208                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.cpu.interrupts.pio          158                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.mem_ctrls.port      3145340                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::total      3145706                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dtb.walker.port::system.mem_ctrls.port           32                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dtb.walker.port::total           32                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               10702752                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu.interrupts.int_slave          104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::total          104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache_port::system.mem_ctrls.port     30227848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache_port::total     30227848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.bridge.slave          104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.cpu.interrupts.pio          316                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.mem_ctrls.port      9628390                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::total      9628810                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dtb.walker.port::system.mem_ctrls.port          128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dtb.walker.port::total          128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                39856890                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED 283147286000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy              134000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy              158000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer3.occupancy               52000                       # Layer occupancy (ticks)
system.membus.reqLayer3.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer4.occupancy          5884285500                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               2.1                       # Layer utilization (%)
system.membus.respLayer0.occupancy              26000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         8570734250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.0                       # Layer utilization (%)
system.membus.respLayer4.occupancy         2840418250                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              1.0                       # Layer utilization (%)
system.membus.respLayer6.occupancy              41250                       # Layer occupancy (ticks)
system.membus.respLayer6.utilization              0.0                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5351376                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5351376    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             5351376                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadReq             4813122                       # Transaction distribution
system.membus.trans_dist::ReadResp            4813122                       # Transaction distribution
system.membus.trans_dist::WriteReq             533227                       # Transaction distribution
system.membus.trans_dist::WriteResp            533227                       # Transaction distribution
system.membus.trans_dist::SoftPFReq              5001                       # Transaction distribution
system.membus.trans_dist::SoftPFResp             5001                       # Transaction distribution
system.membus.trans_dist::MessageReq               26                       # Transaction distribution
system.membus.trans_dist::MessageResp              26                       # Transaction distribution
system.mmiofu.pwrStateResidencyTicks::UNDEFINED 283147286000                       # Cumulative time (in ticks) in various power states
system.mmiofu_bridge.pwrStateResidencyTicks::UNDEFINED 283147286000                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.pwrStateResidencyTicks::UNDEFINED 283147286000                       # Cumulative time (in ticks) in various power states
system.pc.com_1.pwrStateResidencyTicks::UNDEFINED 283147286000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.pwrStateResidencyTicks::UNDEFINED 283147286000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.pwrStateResidencyTicks::UNDEFINED 283147286000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_4.pwrStateResidencyTicks::UNDEFINED 283147286000                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.pwrStateResidencyTicks::UNDEFINED 283147286000                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.pwrStateResidencyTicks::UNDEFINED 283147286000                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.pwrStateResidencyTicks::UNDEFINED 283147286000                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.pwrStateResidencyTicks::UNDEFINED 283147286000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.pwrStateResidencyTicks::UNDEFINED 283147286000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.pwrStateResidencyTicks::UNDEFINED 283147286000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.disks0.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks0.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.disks1.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks1.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.pwrStateResidencyTicks::UNDEFINED 283147286000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.pwrStateResidencyTicks::UNDEFINED 283147286000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.pwrStateResidencyTicks::UNDEFINED 283147286000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.pwrStateResidencyTicks::UNDEFINED 283147286000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.pwrStateResidencyTicks::UNDEFINED 283147286000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.pwrStateResidencyTicks::UNDEFINED 283147286000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.pwrStateResidencyTicks::UNDEFINED 283147286000                       # Cumulative time (in ticks) in various power states
system.pwrStateResidencyTicks::UNDEFINED 283147286000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.Branches                    710695                       # Number of branches fetched
system.switch_cpus.committedInsts             2910375                       # Number of instructions committed
system.switch_cpus.committedOps               5979701                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.pwrStateResidencyTicks::UNDEFINED 283147286000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.rdAccesses             1039555                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     2                       # TLB misses on read requests
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 283147286000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.wrAccesses              533199                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     2                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.pwrStateResidencyTicks::UNDEFINED 283147286000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 283147286000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.wrAccesses             3778481                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                566294572                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles          566294572                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads      3199722                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes      1801760                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts       403170                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses         528443                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                528443                       # number of float instructions
system.switch_cpus.num_fp_register_reads       762727                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes       444010                       # number of times the floating registers were written
system.switch_cpus.num_func_calls              262466                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses       5720386                       # Number of integer alu accesses
system.switch_cpus.num_int_insts              5720386                       # number of integer instructions
system.switch_cpus.num_int_register_reads     11099833                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes      4375661                       # number of times the integer registers were written
system.switch_cpus.num_load_insts             1039627                       # Number of load instructions
system.switch_cpus.num_mem_refs               1572855                       # number of memory refs
system.switch_cpus.num_store_insts             533228                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass          3103      0.05%      0.05% # Class of executed instruction
system.switch_cpus.op_class::IntAlu           4127156     69.02%     69.07% # Class of executed instruction
system.switch_cpus.op_class::IntMult             1229      0.02%     69.09% # Class of executed instruction
system.switch_cpus.op_class::IntDiv                63      0.00%     69.09% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd           21604      0.36%     69.45% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0      0.00%     69.45% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0      0.00%     69.45% # Class of executed instruction
system.switch_cpus.op_class::FloatMult          20900      0.35%     69.80% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0      0.00%     69.80% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0      0.00%     69.80% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0      0.00%     69.80% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt            100      0.00%     69.81% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0      0.00%     69.81% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     69.81% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu            22026      0.37%     70.17% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     70.17% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt              218      0.00%     70.18% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc           41842      0.70%     70.88% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     70.88% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     70.88% # Class of executed instruction
system.switch_cpus.op_class::SimdShift            200      0.00%     70.88% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     70.88% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     70.88% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd        42601      0.71%     71.59% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     71.59% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     71.59% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt        42104      0.70%     72.30% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv        41900      0.70%     73.00% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     73.00% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult        41801      0.70%     73.70% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     73.70% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     73.70% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     73.70% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     73.70% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     73.70% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     73.70% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     73.70% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     73.70% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     73.70% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     73.70% # Class of executed instruction
system.switch_cpus.op_class::MemRead           892709     14.93%     88.63% # Class of executed instruction
system.switch_cpus.op_class::MemWrite          449111      7.51%     96.14% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead       146918      2.46%     98.59% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite        84117      1.41%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total            5979702                       # Class of executed instruction
system.switch_cpus.pwrStateResidencyTicks::ON 283147286000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               354482412694000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                           149182112420                       # Simulator instruction rate (inst/s)
host_mem_usage                                 994256                       # Number of bytes of host memory used
host_op_rate                             252796799867                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.00                       # Real time elapsed on the host
host_tick_rate                             3895848244                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    86929312                       # Number of instructions simulated
sim_ops                                     161609455                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000003                       # Number of seconds simulated
sim_ticks                                     2553000                       # Number of ticks simulated
system.apicbridge.pwrStateResidencyTicks::UNDEFINED      2553000                       # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED      2553000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.pwrStateResidencyTicks::UNDEFINED      2553000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED      2553000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED      2553000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.pwrStateResidencyTicks::UNDEFINED      2553000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED      2553000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.pwrStateResidencyTicks::OFF        2553000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.iobridge.pwrStateResidencyTicks::UNDEFINED      2553000                       # Cumulative time (in ticks) in various power states
system.iobus.pwrStateResidencyTicks::UNDEFINED      2553000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                      56111.11                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                29920.73                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.switch_cpus.dtb.walker::samples         4.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        32.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples         7.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                     11170.73                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                      1027.81                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    133.18                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                       401.10                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      4.70                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      31.89                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                        11.16                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.03                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.13                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.switch_cpus.inst    100274187                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        100274187                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.dtb.walker     12534273                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst    100274187                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data     20368194                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             133176655                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.dtb.walker     12534273                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst    100274187                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data     25068547                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            137877007                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.switch_cpus.data      4700353                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              4700353                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples           13                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    413.538462                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   275.285724                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   354.045340                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127            2     15.38%     15.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255            4     30.77%     46.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383            1      7.69%     53.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            1      7.69%     61.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            2     15.38%     76.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            1      7.69%     84.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151            2     15.38%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total           13                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                   2624                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                     340                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                     128                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    1024                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys                   12                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total           256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.dtb.walker           32                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst          256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data           52                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total                340                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.switch_cpus.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total              12                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.switch_cpus.dtb.walker            4                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst           32                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data            7                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.switch_cpus.dtb.walker     48812.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     27453.12                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     21857.14                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.switch_cpus.dtb.walker           32                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.inst          256                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data           40                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.switch_cpus.dtb.walker 12534273.403838621452                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.inst 100274187.230708971620                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 15667841.754798276350                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.switch_cpus.dtb.walker       195250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst       878500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data       153000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.switch_cpus.data            2                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.switch_cpus.data 951083500.00                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.switch_cpus.data           91                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.switch_cpus.data 35644339.992166079581                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.switch_cpus.data   1902167000                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds            1                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState                  83                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                 15                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds            1                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.switch_cpus.dtb.walker            4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst           32                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data            7                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                  43                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.switch_cpus.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                  2                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    97.67                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                24                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                10                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.001536251250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED      2553000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples            1                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean            811                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    811.000000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev           nan                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::800-831            1    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             1                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                      41                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                        43                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                    42                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.readReqs                          43                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 80.49                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                       33                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                      2                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                     205000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                       2525000                       # Total gap between requests
system.mem_ctrls.totMemAccLat                 1226750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                       458000                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples            1                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             16                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev           nan                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                1    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             1                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                        2                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    1                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    1                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                          2                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate               450.00                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                       9                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy               513570                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy                    57120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy          650940                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            605.951821                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT       1121750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN      1431250                       # Time in different power states
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy                    26565                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy               0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy                  257040                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy                1546995                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime              1400500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy                  41760                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy               177270                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy                    49980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy          987240                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            514.970623                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT        390500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN      2162500                       # Time in different power states
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                    22770                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy               0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy                   35700                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy                1314720                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime              1979750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy                  41760                       # Energy for write commands per rank (pJ)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED      2553000                       # Cumulative time (in ticks) in various power states
system.membus.pkt_count_system.cpu.icache_port::system.mem_ctrls.port           64                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache_port::total           64                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.mem_ctrls.port           18                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::total           18                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dtb.walker.port::system.mem_ctrls.port            8                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dtb.walker.port::total            8                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                     90                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache_port::system.mem_ctrls.port          256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache_port::total          256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.mem_ctrls.port           64                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::total           64                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dtb.walker.port::system.mem_ctrls.port           32                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dtb.walker.port::total           32                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                     352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED      2553000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer4.occupancy               47500                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               1.9                       # Layer utilization (%)
system.membus.respLayer3.occupancy              72500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              2.8                       # Layer utilization (%)
system.membus.respLayer4.occupancy              18000                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.7                       # Layer utilization (%)
system.membus.respLayer6.occupancy              10750                       # Layer occupancy (ticks)
system.membus.respLayer6.utilization              0.4                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                45                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      45    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                  45                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadReq                  43                       # Transaction distribution
system.membus.trans_dist::ReadResp                 43                       # Transaction distribution
system.membus.trans_dist::WriteReq                  2                       # Transaction distribution
system.membus.trans_dist::WriteResp                 2                       # Transaction distribution
system.mmiofu.pwrStateResidencyTicks::UNDEFINED      2553000                       # Cumulative time (in ticks) in various power states
system.mmiofu_bridge.pwrStateResidencyTicks::UNDEFINED      2553000                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.pwrStateResidencyTicks::UNDEFINED      2553000                       # Cumulative time (in ticks) in various power states
system.pc.com_1.pwrStateResidencyTicks::UNDEFINED      2553000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.pwrStateResidencyTicks::UNDEFINED      2553000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.pwrStateResidencyTicks::UNDEFINED      2553000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_4.pwrStateResidencyTicks::UNDEFINED      2553000                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.pwrStateResidencyTicks::UNDEFINED      2553000                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.pwrStateResidencyTicks::UNDEFINED      2553000                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.pwrStateResidencyTicks::UNDEFINED      2553000                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.pwrStateResidencyTicks::UNDEFINED      2553000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.pwrStateResidencyTicks::UNDEFINED      2553000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.pwrStateResidencyTicks::UNDEFINED      2553000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.disks0.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks0.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.disks1.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks1.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.pwrStateResidencyTicks::UNDEFINED      2553000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.pwrStateResidencyTicks::UNDEFINED      2553000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.pwrStateResidencyTicks::UNDEFINED      2553000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.pwrStateResidencyTicks::UNDEFINED      2553000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.pwrStateResidencyTicks::UNDEFINED      2553000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.pwrStateResidencyTicks::UNDEFINED      2553000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.pwrStateResidencyTicks::UNDEFINED      2553000                       # Cumulative time (in ticks) in various power states
system.pwrStateResidencyTicks::UNDEFINED      2553000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.Branches                         4                       # Number of branches fetched
system.switch_cpus.committedInsts                  20                       # Number of instructions committed
system.switch_cpus.committedOps                    36                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.pwrStateResidencyTicks::UNDEFINED      2553000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.rdAccesses                   9                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     1                       # TLB misses on read requests
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED      2553000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.wrAccesses                   2                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.pwrStateResidencyTicks::UNDEFINED      2553000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED      2553000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.wrAccesses                  32                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                     4470                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles               4470                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads            7                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes            6                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              8                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     8                       # number of float instructions
system.switch_cpus.num_fp_register_reads           11                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            7                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   2                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses            32                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                   32                       # number of integer instructions
system.switch_cpus.num_int_register_reads           63                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes           23                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   8                       # Number of load instructions
system.switch_cpus.num_mem_refs                    10                       # number of memory refs
system.switch_cpus.num_store_insts                  2                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0      0.00%      0.00% # Class of executed instruction
system.switch_cpus.op_class::IntAlu                21     58.33%     58.33% # Class of executed instruction
system.switch_cpus.op_class::IntMult                0      0.00%     58.33% # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0      0.00%     58.33% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0      0.00%     58.33% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0      0.00%     58.33% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0      0.00%     58.33% # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0      0.00%     58.33% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0      0.00%     58.33% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0      0.00%     58.33% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0      0.00%     58.33% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     58.33% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0      0.00%     58.33% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     58.33% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0      0.00%     58.33% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     58.33% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0      0.00%     58.33% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               1      2.78%     61.11% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     61.11% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     61.11% # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0      0.00%     61.11% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     61.11% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     61.11% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            1      2.78%     63.89% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     63.89% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     63.89% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            2      5.56%     69.44% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0      0.00%     69.44% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     69.44% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            1      2.78%     72.22% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     72.22% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     72.22% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     72.22% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     72.22% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     72.22% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     72.22% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     72.22% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     72.22% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     72.22% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     72.22% # Class of executed instruction
system.switch_cpus.op_class::MemRead                5     13.89%     86.11% # Class of executed instruction
system.switch_cpus.op_class::MemWrite               2      5.56%     91.67% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            3      8.33%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total                 36                       # Class of executed instruction
system.switch_cpus.pwrStateResidencyTicks::ON      2553000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
