// Seed: 2180079616
module module_0 (
    input  wire  id_0,
    input  tri   id_1,
    input  wor   id_2,
    output uwire id_3,
    input  wand  id_4,
    input  tri0  id_5,
    input  tri0  id_6,
    output tri0  id_7
);
  wire id_9;
endmodule
module module_2 (
    output tri id_0
    , id_25,
    input supply0 sample,
    input supply1 module_1,
    input tri id_3,
    output supply1 id_4,
    input uwire id_5,
    input wand id_6,
    input uwire id_7,
    input supply0 id_8,
    output wor id_9,
    output wand id_10,
    output supply1 id_11,
    output uwire id_12,
    input wor id_13,
    input wire id_14,
    input uwire id_15,
    input supply0 id_16,
    output tri0 id_17,
    output tri0 id_18,
    input supply0 id_19,
    input wor id_20,
    output tri0 id_21,
    output tri id_22,
    input supply1 id_23
);
  logic [7:0] id_26;
  module_0 modCall_1 (
      id_7,
      id_19,
      id_14,
      id_21,
      id_13,
      id_8,
      id_19,
      id_22
  );
  assign modCall_1.type_3 = 0;
  assign id_26[1] = id_8;
endmodule
