--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Mon Sep 28 21:07:10 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     MyTopLevel
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets jtag_io_jtag_tck_c]
            1462 items scored, 1198 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 6.272ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             jtag_ctrl_tap_instruction_i0  (from jtag_io_jtag_tck_c +)
   Destination:    FD1S3AX    D              jtag_ctrl_tap_tdoUnbufferd_regNext_135  (to jtag_io_jtag_tck_c -)

   Delay:                   8.612ns  (30.8% logic, 69.2% route), 6 logic levels.

 Constraint Details:

      8.612ns data_path jtag_ctrl_tap_instruction_i0 to jtag_ctrl_tap_tdoUnbufferd_regNext_135 violates
      2.500ns delay constraint less
      0.160ns L_S requirement (totaling 2.340ns) by 6.272ns

 Path Details: jtag_ctrl_tap_instruction_i0 to jtag_ctrl_tap_tdoUnbufferd_regNext_135

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              jtag_ctrl_tap_instruction_i0 (from jtag_io_jtag_tck_c)
Route        10   e 1.662                                  jtag_ctrl_tap_instruction[0]
LUT4        ---     0.493              A to Z              i1_2_lut_rep_62
Route         2   e 1.141                                  n2318
LUT4        ---     0.493              D to Z              i3_4_lut
Route         3   e 1.258                                  n15
LUT4        ---     0.493              D to Z              i887_4_lut
Route         1   e 0.020                                  n1165
MUXL5       ---     0.233           ALUT to Z              mux_408_i1
Route         1   e 0.941                                  n1175
LUT4        ---     0.493              B to Z              i689_3_lut
Route         1   e 0.941                                  jtag_ctrl_tap_tdoUnbufferd
                  --------
                    8.612  (30.8% logic, 69.2% route), 6 logic levels.


Error:  The following path violates requirements by 6.242ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             jtag_ctrl_tap_instruction_i1  (from jtag_io_jtag_tck_c +)
   Destination:    FD1S3AX    D              jtag_ctrl_tap_tdoUnbufferd_regNext_135  (to jtag_io_jtag_tck_c -)

   Delay:                   8.582ns  (30.9% logic, 69.1% route), 6 logic levels.

 Constraint Details:

      8.582ns data_path jtag_ctrl_tap_instruction_i1 to jtag_ctrl_tap_tdoUnbufferd_regNext_135 violates
      2.500ns delay constraint less
      0.160ns L_S requirement (totaling 2.340ns) by 6.242ns

 Path Details: jtag_ctrl_tap_instruction_i1 to jtag_ctrl_tap_tdoUnbufferd_regNext_135

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              jtag_ctrl_tap_instruction_i1 (from jtag_io_jtag_tck_c)
Route         9   e 1.632                                  jtag_ctrl_tap_instruction[1]
LUT4        ---     0.493              B to Z              i1_2_lut_rep_62
Route         2   e 1.141                                  n2318
LUT4        ---     0.493              D to Z              i3_4_lut
Route         3   e 1.258                                  n15
LUT4        ---     0.493              D to Z              i887_4_lut
Route         1   e 0.020                                  n1165
MUXL5       ---     0.233           ALUT to Z              mux_408_i1
Route         1   e 0.941                                  n1175
LUT4        ---     0.493              B to Z              i689_3_lut
Route         1   e 0.941                                  jtag_ctrl_tap_tdoUnbufferd
                  --------
                    8.582  (30.9% logic, 69.1% route), 6 logic levels.


Error:  The following path violates requirements by 6.169ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             jtag_ctrl_tap_instruction_i4  (from jtag_io_jtag_tck_c +)
   Destination:    FD1S3AX    D              jtag_ctrl_tap_tdoUnbufferd_regNext_135  (to jtag_io_jtag_tck_c -)

   Delay:                   8.509ns  (31.1% logic, 68.9% route), 6 logic levels.

 Constraint Details:

      8.509ns data_path jtag_ctrl_tap_instruction_i4 to jtag_ctrl_tap_tdoUnbufferd_regNext_135 violates
      2.500ns delay constraint less
      0.160ns L_S requirement (totaling 2.340ns) by 6.169ns

 Path Details: jtag_ctrl_tap_instruction_i4 to jtag_ctrl_tap_tdoUnbufferd_regNext_135

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              jtag_ctrl_tap_instruction_i4 (from jtag_io_jtag_tck_c)
Route         2   e 1.198                                  jtag_ctrl_tap_instruction[4]
LUT4        ---     0.493              D to Z              i3_4_lut_adj_9
Route         7   e 1.502                                  n14
LUT4        ---     0.493              B to Z              i3_4_lut
Route         3   e 1.258                                  n15
LUT4        ---     0.493              D to Z              i887_4_lut
Route         1   e 0.020                                  n1165
MUXL5       ---     0.233           ALUT to Z              mux_408_i1
Route         1   e 0.941                                  n1175
LUT4        ---     0.493              B to Z              i689_3_lut
Route         1   e 0.941                                  jtag_ctrl_tap_tdoUnbufferd
                  --------
                    8.509  (31.1% logic, 68.9% route), 6 logic levels.

Warning: 8.772 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets jtag_io_jtag_tck_c]      |     5.000 ns|    17.544 ns|     6 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
n15                                     |       3|     416|     34.72%
                                        |        |        |
jtag_io_jtag_tck_c_enable_67            |      32|     352|     29.38%
                                        |        |        |
n14                                     |       7|     316|     26.38%
                                        |        |        |
n1391                                   |      19|     228|     19.03%
                                        |        |        |
jtag_ctrl_tap_fsm_state[3]              |      24|     158|     13.19%
                                        |        |        |
jtag_ctrl_tap_fsm_state[1]              |      22|     156|     13.02%
                                        |        |        |
jtag_ctrl_tap_fsm_state[2]              |      31|     156|     13.02%
                                        |        |        |
n2306                                   |       3|     120|     10.02%
                                        |        |        |
n2318                                   |       2|     120|     10.02%
                                        |        |        |
--------------------------------------------------------------------------------


Timing summary:
---------------

Timing errors: 1198  Score: 2447674

Constraints cover  1462 paths, 187 nets, and 631 connections (94.3% coverage)


Peak memory: 185032704 bytes, TRCE: 1388544 bytes, DLYMAN: 253952 bytes
CPU_TIME_REPORT: 0 secs 
