Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Aug 15 17:54:43 2021
| Host         : DESKTOP-0B5CPTC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/axi_araddr_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/axi_araddr_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/axi_araddr_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/axi_araddr_reg[5]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/axi_araddr_reg[6]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/axi_araddr_reg[6]_rep__1/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/done_epoch_reg/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/State_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/State_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/State_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/State_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/done_all_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/num_of_before_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/num_of_before_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/sel_div_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/sel_div_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/sel_div_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/sel_div_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/sel_div_reg[4]/Q (HIGH)

 There are 192 register/latch pins with no clock driven by root clock pin: design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/write_enable_reg/Q (HIGH)

 There are 305 register/latch pins with no clock driven by root clock pin: design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 829 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.424        0.000                      0                 6172        0.031        0.000                      0                 6172        6.519        0.000                       0                  2294  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 7.499}      14.999          66.671          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.424        0.000                      0                 6165        0.031        0.000                      0                 6165        6.519        0.000                       0                  2294  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0              11.045        0.000                      0                    7        1.045        0.000                      0                    7  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.424ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.031ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.519ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.424ns  (required time - arrival time)
  Source:                 design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/x_t_reg[2][21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.999ns  (clk_fpga_0 rise@14.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.402ns  (logic 8.947ns (62.125%)  route 5.455ns (37.875%))
  Logic Levels:           22  (CARRY4=15 DSP48E1=1 LUT1=1 LUT2=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 17.687 - 14.999 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.450ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        1.665     2.973    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/s00_axi_aclk
    SLICE_X14Y18         FDRE                                         r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/x_t_reg[2][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y18         FDRE (Prop_fdre_C_Q)         0.456     3.429 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/x_t_reg[2][21]/Q
                         net (fo=6, routed)           0.866     4.295    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/x_t_reg_n_0_[2][21]
    SLICE_X10Y19         LUT2 (Prop_lut2_I0_O)        0.124     4.419 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/ARG__0_i_15__1/O
                         net (fo=1, routed)           0.000     4.419    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/ARG__0_i_15__1_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.952 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/ARG__0_i_3__1/CO[3]
                         net (fo=1, routed)           0.000     4.952    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/ARG__0_i_3__1_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.069 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/ARG__0_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     5.069    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/ARG__0_i_2__1_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.384 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/ARG__0_i_1__0/O[3]
                         net (fo=18, routed)          0.871     6.254    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/ARG__0_i_1__0_n_4
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[19]_P[1])
                                                      4.024    10.278 f  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/ARG__0/P[1]
                         net (fo=1, routed)           0.805    11.083    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/ARG__0_n_104
    SLICE_X11Y20         LUT1 (Prop_lut1_I0_O)        0.124    11.207 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka[3]_i_59/O
                         net (fo=1, routed)           0.000    11.207    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka[3]_i_59_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.757 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    11.757    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[3]_i_36_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.871 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[3]_i_27/CO[3]
                         net (fo=1, routed)           0.000    11.871    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[3]_i_27_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.985 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.985    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[3]_i_29_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.099 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    12.099    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[15]_i_20_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.213 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[15]_i_26/CO[3]
                         net (fo=1, routed)           0.009    12.222    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[15]_i_26_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.336 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[15]_i_24/CO[3]
                         net (fo=1, routed)           0.000    12.336    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[15]_i_24_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.450 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[3]_i_28/CO[3]
                         net (fo=1, routed)           0.000    12.450    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[3]_i_28_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.689 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[15]_i_21/O[2]
                         net (fo=1, routed)           0.479    13.168    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[15]_i_21_n_5
    SLICE_X10Y24         LUT4 (Prop_lut4_I1_O)        0.302    13.470 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka[15]_i_27/O
                         net (fo=1, routed)           0.452    13.922    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka[15]_i_27_n_0
    SLICE_X10Y24         LUT5 (Prop_lut5_I4_O)        0.124    14.046 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka[15]_i_14/O
                         net (fo=2, routed)           0.715    14.761    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka[15]_i_14_n_0
    SLICE_X13Y24         LUT5 (Prop_lut5_I3_O)        0.124    14.885 f  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka[15]_i_10/O
                         net (fo=29, routed)          0.661    15.546    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka[15]_i_10_n_0
    SLICE_X14Y25         LUT4 (Prop_lut4_I0_O)        0.124    15.670 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka[3]_i_5/O
                         net (fo=1, routed)           0.597    16.268    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/v_prod[0]
    SLICE_X12Y25         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    16.818 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.818    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[3]_i_1_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.935 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.935    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[7]_i_1_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.052 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.052    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[11]_i_1_n_0
    SLICE_X12Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.375 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[15]_i_2/O[1]
                         net (fo=1, routed)           0.000    17.375    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[15]_i_2_n_6
    SLICE_X12Y28         FDRE                                         r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     14.999    14.999 r  
    PS7_X0Y0             PS7                          0.000    14.999 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    16.100    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.191 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        1.495    17.686    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/s00_axi_aclk
    SLICE_X12Y28         FDRE                                         r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[13]/C
                         clock pessimism              0.230    17.917    
                         clock uncertainty           -0.228    17.689    
    SLICE_X12Y28         FDRE (Setup_fdre_C_D)        0.109    17.798    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[13]
  -------------------------------------------------------------------
                         required time                         17.798    
                         arrival time                         -17.375    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.432ns  (required time - arrival time)
  Source:                 design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/x_t_reg[2][21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.999ns  (clk_fpga_0 rise@14.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.394ns  (logic 8.939ns (62.104%)  route 5.455ns (37.896%))
  Logic Levels:           22  (CARRY4=15 DSP48E1=1 LUT1=1 LUT2=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 17.687 - 14.999 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.450ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        1.665     2.973    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/s00_axi_aclk
    SLICE_X14Y18         FDRE                                         r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/x_t_reg[2][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y18         FDRE (Prop_fdre_C_Q)         0.456     3.429 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/x_t_reg[2][21]/Q
                         net (fo=6, routed)           0.866     4.295    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/x_t_reg_n_0_[2][21]
    SLICE_X10Y19         LUT2 (Prop_lut2_I0_O)        0.124     4.419 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/ARG__0_i_15__1/O
                         net (fo=1, routed)           0.000     4.419    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/ARG__0_i_15__1_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.952 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/ARG__0_i_3__1/CO[3]
                         net (fo=1, routed)           0.000     4.952    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/ARG__0_i_3__1_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.069 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/ARG__0_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     5.069    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/ARG__0_i_2__1_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.384 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/ARG__0_i_1__0/O[3]
                         net (fo=18, routed)          0.871     6.254    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/ARG__0_i_1__0_n_4
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[19]_P[1])
                                                      4.024    10.278 f  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/ARG__0/P[1]
                         net (fo=1, routed)           0.805    11.083    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/ARG__0_n_104
    SLICE_X11Y20         LUT1 (Prop_lut1_I0_O)        0.124    11.207 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka[3]_i_59/O
                         net (fo=1, routed)           0.000    11.207    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka[3]_i_59_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.757 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    11.757    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[3]_i_36_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.871 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[3]_i_27/CO[3]
                         net (fo=1, routed)           0.000    11.871    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[3]_i_27_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.985 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.985    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[3]_i_29_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.099 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    12.099    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[15]_i_20_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.213 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[15]_i_26/CO[3]
                         net (fo=1, routed)           0.009    12.222    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[15]_i_26_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.336 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[15]_i_24/CO[3]
                         net (fo=1, routed)           0.000    12.336    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[15]_i_24_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.450 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[3]_i_28/CO[3]
                         net (fo=1, routed)           0.000    12.450    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[3]_i_28_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.689 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[15]_i_21/O[2]
                         net (fo=1, routed)           0.479    13.168    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[15]_i_21_n_5
    SLICE_X10Y24         LUT4 (Prop_lut4_I1_O)        0.302    13.470 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka[15]_i_27/O
                         net (fo=1, routed)           0.452    13.922    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka[15]_i_27_n_0
    SLICE_X10Y24         LUT5 (Prop_lut5_I4_O)        0.124    14.046 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka[15]_i_14/O
                         net (fo=2, routed)           0.715    14.761    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka[15]_i_14_n_0
    SLICE_X13Y24         LUT5 (Prop_lut5_I3_O)        0.124    14.885 f  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka[15]_i_10/O
                         net (fo=29, routed)          0.661    15.546    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka[15]_i_10_n_0
    SLICE_X14Y25         LUT4 (Prop_lut4_I0_O)        0.124    15.670 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka[3]_i_5/O
                         net (fo=1, routed)           0.597    16.268    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/v_prod[0]
    SLICE_X12Y25         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    16.818 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.818    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[3]_i_1_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.935 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.935    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[7]_i_1_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.052 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.052    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[11]_i_1_n_0
    SLICE_X12Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.367 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[15]_i_2/O[3]
                         net (fo=1, routed)           0.000    17.367    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[15]_i_2_n_4
    SLICE_X12Y28         FDRE                                         r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     14.999    14.999 r  
    PS7_X0Y0             PS7                          0.000    14.999 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    16.100    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.191 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        1.495    17.686    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/s00_axi_aclk
    SLICE_X12Y28         FDRE                                         r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[15]/C
                         clock pessimism              0.230    17.917    
                         clock uncertainty           -0.228    17.689    
    SLICE_X12Y28         FDRE (Setup_fdre_C_D)        0.109    17.798    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[15]
  -------------------------------------------------------------------
                         required time                         17.798    
                         arrival time                         -17.367    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             0.508ns  (required time - arrival time)
  Source:                 design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/x_t_reg[2][21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.999ns  (clk_fpga_0 rise@14.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.318ns  (logic 8.863ns (61.903%)  route 5.455ns (38.097%))
  Logic Levels:           22  (CARRY4=15 DSP48E1=1 LUT1=1 LUT2=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 17.687 - 14.999 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.450ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        1.665     2.973    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/s00_axi_aclk
    SLICE_X14Y18         FDRE                                         r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/x_t_reg[2][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y18         FDRE (Prop_fdre_C_Q)         0.456     3.429 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/x_t_reg[2][21]/Q
                         net (fo=6, routed)           0.866     4.295    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/x_t_reg_n_0_[2][21]
    SLICE_X10Y19         LUT2 (Prop_lut2_I0_O)        0.124     4.419 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/ARG__0_i_15__1/O
                         net (fo=1, routed)           0.000     4.419    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/ARG__0_i_15__1_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.952 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/ARG__0_i_3__1/CO[3]
                         net (fo=1, routed)           0.000     4.952    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/ARG__0_i_3__1_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.069 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/ARG__0_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     5.069    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/ARG__0_i_2__1_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.384 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/ARG__0_i_1__0/O[3]
                         net (fo=18, routed)          0.871     6.254    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/ARG__0_i_1__0_n_4
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[19]_P[1])
                                                      4.024    10.278 f  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/ARG__0/P[1]
                         net (fo=1, routed)           0.805    11.083    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/ARG__0_n_104
    SLICE_X11Y20         LUT1 (Prop_lut1_I0_O)        0.124    11.207 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka[3]_i_59/O
                         net (fo=1, routed)           0.000    11.207    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka[3]_i_59_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.757 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    11.757    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[3]_i_36_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.871 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[3]_i_27/CO[3]
                         net (fo=1, routed)           0.000    11.871    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[3]_i_27_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.985 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.985    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[3]_i_29_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.099 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    12.099    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[15]_i_20_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.213 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[15]_i_26/CO[3]
                         net (fo=1, routed)           0.009    12.222    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[15]_i_26_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.336 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[15]_i_24/CO[3]
                         net (fo=1, routed)           0.000    12.336    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[15]_i_24_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.450 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[3]_i_28/CO[3]
                         net (fo=1, routed)           0.000    12.450    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[3]_i_28_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.689 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[15]_i_21/O[2]
                         net (fo=1, routed)           0.479    13.168    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[15]_i_21_n_5
    SLICE_X10Y24         LUT4 (Prop_lut4_I1_O)        0.302    13.470 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka[15]_i_27/O
                         net (fo=1, routed)           0.452    13.922    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka[15]_i_27_n_0
    SLICE_X10Y24         LUT5 (Prop_lut5_I4_O)        0.124    14.046 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka[15]_i_14/O
                         net (fo=2, routed)           0.715    14.761    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka[15]_i_14_n_0
    SLICE_X13Y24         LUT5 (Prop_lut5_I3_O)        0.124    14.885 f  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka[15]_i_10/O
                         net (fo=29, routed)          0.661    15.546    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka[15]_i_10_n_0
    SLICE_X14Y25         LUT4 (Prop_lut4_I0_O)        0.124    15.670 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka[3]_i_5/O
                         net (fo=1, routed)           0.597    16.268    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/v_prod[0]
    SLICE_X12Y25         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    16.818 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.818    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[3]_i_1_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.935 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.935    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[7]_i_1_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.052 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.052    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[11]_i_1_n_0
    SLICE_X12Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.291 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[15]_i_2/O[2]
                         net (fo=1, routed)           0.000    17.291    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[15]_i_2_n_5
    SLICE_X12Y28         FDRE                                         r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     14.999    14.999 r  
    PS7_X0Y0             PS7                          0.000    14.999 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    16.100    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.191 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        1.495    17.686    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/s00_axi_aclk
    SLICE_X12Y28         FDRE                                         r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[14]/C
                         clock pessimism              0.230    17.917    
                         clock uncertainty           -0.228    17.689    
    SLICE_X12Y28         FDRE (Setup_fdre_C_D)        0.109    17.798    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[14]
  -------------------------------------------------------------------
                         required time                         17.798    
                         arrival time                         -17.291    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.528ns  (required time - arrival time)
  Source:                 design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/x_t_reg[2][21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.999ns  (clk_fpga_0 rise@14.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.298ns  (logic 8.843ns (61.850%)  route 5.455ns (38.150%))
  Logic Levels:           22  (CARRY4=15 DSP48E1=1 LUT1=1 LUT2=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 17.687 - 14.999 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.450ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        1.665     2.973    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/s00_axi_aclk
    SLICE_X14Y18         FDRE                                         r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/x_t_reg[2][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y18         FDRE (Prop_fdre_C_Q)         0.456     3.429 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/x_t_reg[2][21]/Q
                         net (fo=6, routed)           0.866     4.295    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/x_t_reg_n_0_[2][21]
    SLICE_X10Y19         LUT2 (Prop_lut2_I0_O)        0.124     4.419 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/ARG__0_i_15__1/O
                         net (fo=1, routed)           0.000     4.419    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/ARG__0_i_15__1_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.952 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/ARG__0_i_3__1/CO[3]
                         net (fo=1, routed)           0.000     4.952    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/ARG__0_i_3__1_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.069 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/ARG__0_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     5.069    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/ARG__0_i_2__1_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.384 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/ARG__0_i_1__0/O[3]
                         net (fo=18, routed)          0.871     6.254    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/ARG__0_i_1__0_n_4
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[19]_P[1])
                                                      4.024    10.278 f  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/ARG__0/P[1]
                         net (fo=1, routed)           0.805    11.083    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/ARG__0_n_104
    SLICE_X11Y20         LUT1 (Prop_lut1_I0_O)        0.124    11.207 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka[3]_i_59/O
                         net (fo=1, routed)           0.000    11.207    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka[3]_i_59_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.757 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    11.757    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[3]_i_36_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.871 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[3]_i_27/CO[3]
                         net (fo=1, routed)           0.000    11.871    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[3]_i_27_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.985 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.985    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[3]_i_29_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.099 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    12.099    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[15]_i_20_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.213 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[15]_i_26/CO[3]
                         net (fo=1, routed)           0.009    12.222    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[15]_i_26_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.336 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[15]_i_24/CO[3]
                         net (fo=1, routed)           0.000    12.336    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[15]_i_24_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.450 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[3]_i_28/CO[3]
                         net (fo=1, routed)           0.000    12.450    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[3]_i_28_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.689 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[15]_i_21/O[2]
                         net (fo=1, routed)           0.479    13.168    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[15]_i_21_n_5
    SLICE_X10Y24         LUT4 (Prop_lut4_I1_O)        0.302    13.470 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka[15]_i_27/O
                         net (fo=1, routed)           0.452    13.922    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka[15]_i_27_n_0
    SLICE_X10Y24         LUT5 (Prop_lut5_I4_O)        0.124    14.046 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka[15]_i_14/O
                         net (fo=2, routed)           0.715    14.761    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka[15]_i_14_n_0
    SLICE_X13Y24         LUT5 (Prop_lut5_I3_O)        0.124    14.885 f  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka[15]_i_10/O
                         net (fo=29, routed)          0.661    15.546    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka[15]_i_10_n_0
    SLICE_X14Y25         LUT4 (Prop_lut4_I0_O)        0.124    15.670 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka[3]_i_5/O
                         net (fo=1, routed)           0.597    16.268    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/v_prod[0]
    SLICE_X12Y25         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    16.818 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.818    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[3]_i_1_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.935 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.935    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[7]_i_1_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.052 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.052    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[11]_i_1_n_0
    SLICE_X12Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.271 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[15]_i_2/O[0]
                         net (fo=1, routed)           0.000    17.271    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[15]_i_2_n_7
    SLICE_X12Y28         FDRE                                         r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     14.999    14.999 r  
    PS7_X0Y0             PS7                          0.000    14.999 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    16.100    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.191 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        1.495    17.686    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/s00_axi_aclk
    SLICE_X12Y28         FDRE                                         r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[12]/C
                         clock pessimism              0.230    17.917    
                         clock uncertainty           -0.228    17.689    
    SLICE_X12Y28         FDRE (Setup_fdre_C_D)        0.109    17.798    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[12]
  -------------------------------------------------------------------
                         required time                         17.798    
                         arrival time                         -17.271    
  -------------------------------------------------------------------
                         slack                                  0.528    

Slack (MET) :             0.539ns  (required time - arrival time)
  Source:                 design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/x_t_reg[2][21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.999ns  (clk_fpga_0 rise@14.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.285ns  (logic 8.830ns (61.815%)  route 5.455ns (38.185%))
  Logic Levels:           21  (CARRY4=14 DSP48E1=1 LUT1=1 LUT2=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 17.684 - 14.999 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.450ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        1.665     2.973    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/s00_axi_aclk
    SLICE_X14Y18         FDRE                                         r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/x_t_reg[2][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y18         FDRE (Prop_fdre_C_Q)         0.456     3.429 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/x_t_reg[2][21]/Q
                         net (fo=6, routed)           0.866     4.295    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/x_t_reg_n_0_[2][21]
    SLICE_X10Y19         LUT2 (Prop_lut2_I0_O)        0.124     4.419 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/ARG__0_i_15__1/O
                         net (fo=1, routed)           0.000     4.419    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/ARG__0_i_15__1_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.952 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/ARG__0_i_3__1/CO[3]
                         net (fo=1, routed)           0.000     4.952    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/ARG__0_i_3__1_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.069 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/ARG__0_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     5.069    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/ARG__0_i_2__1_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.384 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/ARG__0_i_1__0/O[3]
                         net (fo=18, routed)          0.871     6.254    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/ARG__0_i_1__0_n_4
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[19]_P[1])
                                                      4.024    10.278 f  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/ARG__0/P[1]
                         net (fo=1, routed)           0.805    11.083    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/ARG__0_n_104
    SLICE_X11Y20         LUT1 (Prop_lut1_I0_O)        0.124    11.207 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka[3]_i_59/O
                         net (fo=1, routed)           0.000    11.207    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka[3]_i_59_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.757 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    11.757    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[3]_i_36_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.871 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[3]_i_27/CO[3]
                         net (fo=1, routed)           0.000    11.871    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[3]_i_27_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.985 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.985    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[3]_i_29_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.099 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    12.099    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[15]_i_20_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.213 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[15]_i_26/CO[3]
                         net (fo=1, routed)           0.009    12.222    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[15]_i_26_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.336 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[15]_i_24/CO[3]
                         net (fo=1, routed)           0.000    12.336    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[15]_i_24_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.450 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[3]_i_28/CO[3]
                         net (fo=1, routed)           0.000    12.450    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[3]_i_28_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.689 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[15]_i_21/O[2]
                         net (fo=1, routed)           0.479    13.168    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[15]_i_21_n_5
    SLICE_X10Y24         LUT4 (Prop_lut4_I1_O)        0.302    13.470 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka[15]_i_27/O
                         net (fo=1, routed)           0.452    13.922    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka[15]_i_27_n_0
    SLICE_X10Y24         LUT5 (Prop_lut5_I4_O)        0.124    14.046 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka[15]_i_14/O
                         net (fo=2, routed)           0.715    14.761    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka[15]_i_14_n_0
    SLICE_X13Y24         LUT5 (Prop_lut5_I3_O)        0.124    14.885 f  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka[15]_i_10/O
                         net (fo=29, routed)          0.661    15.546    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka[15]_i_10_n_0
    SLICE_X14Y25         LUT4 (Prop_lut4_I0_O)        0.124    15.670 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka[3]_i_5/O
                         net (fo=1, routed)           0.597    16.268    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/v_prod[0]
    SLICE_X12Y25         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    16.818 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.818    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[3]_i_1_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.935 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.935    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[7]_i_1_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.258 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000    17.258    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[11]_i_1_n_6
    SLICE_X12Y27         FDRE                                         r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     14.999    14.999 r  
    PS7_X0Y0             PS7                          0.000    14.999 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    16.100    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.191 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        1.493    17.684    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/s00_axi_aclk
    SLICE_X12Y27         FDRE                                         r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[9]/C
                         clock pessimism              0.230    17.915    
                         clock uncertainty           -0.228    17.687    
    SLICE_X12Y27         FDRE (Setup_fdre_C_D)        0.109    17.796    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[9]
  -------------------------------------------------------------------
                         required time                         17.796    
                         arrival time                         -17.258    
  -------------------------------------------------------------------
                         slack                                  0.539    

Slack (MET) :             0.547ns  (required time - arrival time)
  Source:                 design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/x_t_reg[2][21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.999ns  (clk_fpga_0 rise@14.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.277ns  (logic 8.822ns (61.794%)  route 5.455ns (38.206%))
  Logic Levels:           21  (CARRY4=14 DSP48E1=1 LUT1=1 LUT2=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 17.684 - 14.999 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.450ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        1.665     2.973    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/s00_axi_aclk
    SLICE_X14Y18         FDRE                                         r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/x_t_reg[2][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y18         FDRE (Prop_fdre_C_Q)         0.456     3.429 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/x_t_reg[2][21]/Q
                         net (fo=6, routed)           0.866     4.295    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/x_t_reg_n_0_[2][21]
    SLICE_X10Y19         LUT2 (Prop_lut2_I0_O)        0.124     4.419 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/ARG__0_i_15__1/O
                         net (fo=1, routed)           0.000     4.419    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/ARG__0_i_15__1_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.952 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/ARG__0_i_3__1/CO[3]
                         net (fo=1, routed)           0.000     4.952    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/ARG__0_i_3__1_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.069 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/ARG__0_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     5.069    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/ARG__0_i_2__1_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.384 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/ARG__0_i_1__0/O[3]
                         net (fo=18, routed)          0.871     6.254    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/ARG__0_i_1__0_n_4
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[19]_P[1])
                                                      4.024    10.278 f  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/ARG__0/P[1]
                         net (fo=1, routed)           0.805    11.083    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/ARG__0_n_104
    SLICE_X11Y20         LUT1 (Prop_lut1_I0_O)        0.124    11.207 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka[3]_i_59/O
                         net (fo=1, routed)           0.000    11.207    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka[3]_i_59_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.757 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    11.757    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[3]_i_36_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.871 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[3]_i_27/CO[3]
                         net (fo=1, routed)           0.000    11.871    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[3]_i_27_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.985 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.985    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[3]_i_29_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.099 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    12.099    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[15]_i_20_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.213 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[15]_i_26/CO[3]
                         net (fo=1, routed)           0.009    12.222    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[15]_i_26_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.336 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[15]_i_24/CO[3]
                         net (fo=1, routed)           0.000    12.336    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[15]_i_24_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.450 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[3]_i_28/CO[3]
                         net (fo=1, routed)           0.000    12.450    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[3]_i_28_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.689 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[15]_i_21/O[2]
                         net (fo=1, routed)           0.479    13.168    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[15]_i_21_n_5
    SLICE_X10Y24         LUT4 (Prop_lut4_I1_O)        0.302    13.470 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka[15]_i_27/O
                         net (fo=1, routed)           0.452    13.922    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka[15]_i_27_n_0
    SLICE_X10Y24         LUT5 (Prop_lut5_I4_O)        0.124    14.046 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka[15]_i_14/O
                         net (fo=2, routed)           0.715    14.761    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka[15]_i_14_n_0
    SLICE_X13Y24         LUT5 (Prop_lut5_I3_O)        0.124    14.885 f  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka[15]_i_10/O
                         net (fo=29, routed)          0.661    15.546    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka[15]_i_10_n_0
    SLICE_X14Y25         LUT4 (Prop_lut4_I0_O)        0.124    15.670 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka[3]_i_5/O
                         net (fo=1, routed)           0.597    16.268    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/v_prod[0]
    SLICE_X12Y25         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    16.818 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.818    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[3]_i_1_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.935 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.935    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[7]_i_1_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.250 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000    17.250    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[11]_i_1_n_4
    SLICE_X12Y27         FDRE                                         r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     14.999    14.999 r  
    PS7_X0Y0             PS7                          0.000    14.999 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    16.100    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.191 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        1.493    17.684    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/s00_axi_aclk
    SLICE_X12Y27         FDRE                                         r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[11]/C
                         clock pessimism              0.230    17.915    
                         clock uncertainty           -0.228    17.687    
    SLICE_X12Y27         FDRE (Setup_fdre_C_D)        0.109    17.796    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[11]
  -------------------------------------------------------------------
                         required time                         17.796    
                         arrival time                         -17.250    
  -------------------------------------------------------------------
                         slack                                  0.547    

Slack (MET) :             0.623ns  (required time - arrival time)
  Source:                 design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/x_t_reg[2][21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.999ns  (clk_fpga_0 rise@14.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.201ns  (logic 8.746ns (61.589%)  route 5.455ns (38.411%))
  Logic Levels:           21  (CARRY4=14 DSP48E1=1 LUT1=1 LUT2=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 17.684 - 14.999 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.450ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        1.665     2.973    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/s00_axi_aclk
    SLICE_X14Y18         FDRE                                         r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/x_t_reg[2][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y18         FDRE (Prop_fdre_C_Q)         0.456     3.429 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/x_t_reg[2][21]/Q
                         net (fo=6, routed)           0.866     4.295    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/x_t_reg_n_0_[2][21]
    SLICE_X10Y19         LUT2 (Prop_lut2_I0_O)        0.124     4.419 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/ARG__0_i_15__1/O
                         net (fo=1, routed)           0.000     4.419    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/ARG__0_i_15__1_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.952 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/ARG__0_i_3__1/CO[3]
                         net (fo=1, routed)           0.000     4.952    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/ARG__0_i_3__1_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.069 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/ARG__0_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     5.069    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/ARG__0_i_2__1_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.384 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/ARG__0_i_1__0/O[3]
                         net (fo=18, routed)          0.871     6.254    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/ARG__0_i_1__0_n_4
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[19]_P[1])
                                                      4.024    10.278 f  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/ARG__0/P[1]
                         net (fo=1, routed)           0.805    11.083    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/ARG__0_n_104
    SLICE_X11Y20         LUT1 (Prop_lut1_I0_O)        0.124    11.207 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka[3]_i_59/O
                         net (fo=1, routed)           0.000    11.207    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka[3]_i_59_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.757 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    11.757    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[3]_i_36_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.871 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[3]_i_27/CO[3]
                         net (fo=1, routed)           0.000    11.871    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[3]_i_27_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.985 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.985    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[3]_i_29_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.099 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    12.099    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[15]_i_20_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.213 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[15]_i_26/CO[3]
                         net (fo=1, routed)           0.009    12.222    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[15]_i_26_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.336 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[15]_i_24/CO[3]
                         net (fo=1, routed)           0.000    12.336    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[15]_i_24_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.450 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[3]_i_28/CO[3]
                         net (fo=1, routed)           0.000    12.450    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[3]_i_28_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.689 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[15]_i_21/O[2]
                         net (fo=1, routed)           0.479    13.168    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[15]_i_21_n_5
    SLICE_X10Y24         LUT4 (Prop_lut4_I1_O)        0.302    13.470 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka[15]_i_27/O
                         net (fo=1, routed)           0.452    13.922    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka[15]_i_27_n_0
    SLICE_X10Y24         LUT5 (Prop_lut5_I4_O)        0.124    14.046 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka[15]_i_14/O
                         net (fo=2, routed)           0.715    14.761    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka[15]_i_14_n_0
    SLICE_X13Y24         LUT5 (Prop_lut5_I3_O)        0.124    14.885 f  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka[15]_i_10/O
                         net (fo=29, routed)          0.661    15.546    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka[15]_i_10_n_0
    SLICE_X14Y25         LUT4 (Prop_lut4_I0_O)        0.124    15.670 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka[3]_i_5/O
                         net (fo=1, routed)           0.597    16.268    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/v_prod[0]
    SLICE_X12Y25         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    16.818 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.818    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[3]_i_1_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.935 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.935    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[7]_i_1_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.174 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000    17.174    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[11]_i_1_n_5
    SLICE_X12Y27         FDRE                                         r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     14.999    14.999 r  
    PS7_X0Y0             PS7                          0.000    14.999 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    16.100    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.191 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        1.493    17.684    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/s00_axi_aclk
    SLICE_X12Y27         FDRE                                         r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[10]/C
                         clock pessimism              0.230    17.915    
                         clock uncertainty           -0.228    17.687    
    SLICE_X12Y27         FDRE (Setup_fdre_C_D)        0.109    17.796    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[10]
  -------------------------------------------------------------------
                         required time                         17.796    
                         arrival time                         -17.174    
  -------------------------------------------------------------------
                         slack                                  0.623    

Slack (MET) :             0.643ns  (required time - arrival time)
  Source:                 design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/x_t_reg[2][21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.999ns  (clk_fpga_0 rise@14.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.181ns  (logic 8.726ns (61.535%)  route 5.455ns (38.465%))
  Logic Levels:           21  (CARRY4=14 DSP48E1=1 LUT1=1 LUT2=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 17.684 - 14.999 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.450ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        1.665     2.973    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/s00_axi_aclk
    SLICE_X14Y18         FDRE                                         r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/x_t_reg[2][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y18         FDRE (Prop_fdre_C_Q)         0.456     3.429 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/x_t_reg[2][21]/Q
                         net (fo=6, routed)           0.866     4.295    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/x_t_reg_n_0_[2][21]
    SLICE_X10Y19         LUT2 (Prop_lut2_I0_O)        0.124     4.419 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/ARG__0_i_15__1/O
                         net (fo=1, routed)           0.000     4.419    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/ARG__0_i_15__1_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.952 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/ARG__0_i_3__1/CO[3]
                         net (fo=1, routed)           0.000     4.952    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/ARG__0_i_3__1_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.069 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/ARG__0_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     5.069    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/ARG__0_i_2__1_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.384 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/ARG__0_i_1__0/O[3]
                         net (fo=18, routed)          0.871     6.254    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/ARG__0_i_1__0_n_4
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[19]_P[1])
                                                      4.024    10.278 f  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/ARG__0/P[1]
                         net (fo=1, routed)           0.805    11.083    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/ARG__0_n_104
    SLICE_X11Y20         LUT1 (Prop_lut1_I0_O)        0.124    11.207 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka[3]_i_59/O
                         net (fo=1, routed)           0.000    11.207    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka[3]_i_59_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.757 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    11.757    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[3]_i_36_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.871 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[3]_i_27/CO[3]
                         net (fo=1, routed)           0.000    11.871    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[3]_i_27_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.985 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.985    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[3]_i_29_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.099 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    12.099    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[15]_i_20_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.213 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[15]_i_26/CO[3]
                         net (fo=1, routed)           0.009    12.222    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[15]_i_26_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.336 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[15]_i_24/CO[3]
                         net (fo=1, routed)           0.000    12.336    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[15]_i_24_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.450 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[3]_i_28/CO[3]
                         net (fo=1, routed)           0.000    12.450    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[3]_i_28_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.689 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[15]_i_21/O[2]
                         net (fo=1, routed)           0.479    13.168    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[15]_i_21_n_5
    SLICE_X10Y24         LUT4 (Prop_lut4_I1_O)        0.302    13.470 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka[15]_i_27/O
                         net (fo=1, routed)           0.452    13.922    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka[15]_i_27_n_0
    SLICE_X10Y24         LUT5 (Prop_lut5_I4_O)        0.124    14.046 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka[15]_i_14/O
                         net (fo=2, routed)           0.715    14.761    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka[15]_i_14_n_0
    SLICE_X13Y24         LUT5 (Prop_lut5_I3_O)        0.124    14.885 f  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka[15]_i_10/O
                         net (fo=29, routed)          0.661    15.546    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka[15]_i_10_n_0
    SLICE_X14Y25         LUT4 (Prop_lut4_I0_O)        0.124    15.670 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka[3]_i_5/O
                         net (fo=1, routed)           0.597    16.268    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/v_prod[0]
    SLICE_X12Y25         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    16.818 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.818    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[3]_i_1_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.935 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.935    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[7]_i_1_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.154 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000    17.154    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[11]_i_1_n_7
    SLICE_X12Y27         FDRE                                         r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     14.999    14.999 r  
    PS7_X0Y0             PS7                          0.000    14.999 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    16.100    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.191 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        1.493    17.684    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/s00_axi_aclk
    SLICE_X12Y27         FDRE                                         r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[8]/C
                         clock pessimism              0.230    17.915    
                         clock uncertainty           -0.228    17.687    
    SLICE_X12Y27         FDRE (Setup_fdre_C_D)        0.109    17.796    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[8]
  -------------------------------------------------------------------
                         required time                         17.796    
                         arrival time                         -17.154    
  -------------------------------------------------------------------
                         slack                                  0.643    

Slack (MET) :             0.655ns  (required time - arrival time)
  Source:                 design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/x_t_reg[2][21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.999ns  (clk_fpga_0 rise@14.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.168ns  (logic 8.713ns (61.500%)  route 5.455ns (38.500%))
  Logic Levels:           20  (CARRY4=13 DSP48E1=1 LUT1=1 LUT2=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 17.684 - 14.999 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.450ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        1.665     2.973    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/s00_axi_aclk
    SLICE_X14Y18         FDRE                                         r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/x_t_reg[2][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y18         FDRE (Prop_fdre_C_Q)         0.456     3.429 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/x_t_reg[2][21]/Q
                         net (fo=6, routed)           0.866     4.295    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/x_t_reg_n_0_[2][21]
    SLICE_X10Y19         LUT2 (Prop_lut2_I0_O)        0.124     4.419 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/ARG__0_i_15__1/O
                         net (fo=1, routed)           0.000     4.419    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/ARG__0_i_15__1_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.952 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/ARG__0_i_3__1/CO[3]
                         net (fo=1, routed)           0.000     4.952    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/ARG__0_i_3__1_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.069 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/ARG__0_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     5.069    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/ARG__0_i_2__1_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.384 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/ARG__0_i_1__0/O[3]
                         net (fo=18, routed)          0.871     6.254    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/ARG__0_i_1__0_n_4
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[19]_P[1])
                                                      4.024    10.278 f  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/ARG__0/P[1]
                         net (fo=1, routed)           0.805    11.083    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/ARG__0_n_104
    SLICE_X11Y20         LUT1 (Prop_lut1_I0_O)        0.124    11.207 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka[3]_i_59/O
                         net (fo=1, routed)           0.000    11.207    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka[3]_i_59_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.757 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    11.757    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[3]_i_36_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.871 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[3]_i_27/CO[3]
                         net (fo=1, routed)           0.000    11.871    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[3]_i_27_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.985 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.985    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[3]_i_29_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.099 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    12.099    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[15]_i_20_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.213 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[15]_i_26/CO[3]
                         net (fo=1, routed)           0.009    12.222    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[15]_i_26_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.336 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[15]_i_24/CO[3]
                         net (fo=1, routed)           0.000    12.336    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[15]_i_24_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.450 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[3]_i_28/CO[3]
                         net (fo=1, routed)           0.000    12.450    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[3]_i_28_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.689 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[15]_i_21/O[2]
                         net (fo=1, routed)           0.479    13.168    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[15]_i_21_n_5
    SLICE_X10Y24         LUT4 (Prop_lut4_I1_O)        0.302    13.470 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka[15]_i_27/O
                         net (fo=1, routed)           0.452    13.922    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka[15]_i_27_n_0
    SLICE_X10Y24         LUT5 (Prop_lut5_I4_O)        0.124    14.046 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka[15]_i_14/O
                         net (fo=2, routed)           0.715    14.761    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka[15]_i_14_n_0
    SLICE_X13Y24         LUT5 (Prop_lut5_I3_O)        0.124    14.885 f  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka[15]_i_10/O
                         net (fo=29, routed)          0.661    15.546    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka[15]_i_10_n_0
    SLICE_X14Y25         LUT4 (Prop_lut4_I0_O)        0.124    15.670 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka[3]_i_5/O
                         net (fo=1, routed)           0.597    16.268    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/v_prod[0]
    SLICE_X12Y25         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    16.818 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.818    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[3]_i_1_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.141 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000    17.141    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[7]_i_1_n_6
    SLICE_X12Y26         FDRE                                         r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     14.999    14.999 r  
    PS7_X0Y0             PS7                          0.000    14.999 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    16.100    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.191 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        1.492    17.683    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/s00_axi_aclk
    SLICE_X12Y26         FDRE                                         r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[5]/C
                         clock pessimism              0.230    17.914    
                         clock uncertainty           -0.228    17.686    
    SLICE_X12Y26         FDRE (Setup_fdre_C_D)        0.109    17.795    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[5]
  -------------------------------------------------------------------
                         required time                         17.795    
                         arrival time                         -17.141    
  -------------------------------------------------------------------
                         slack                                  0.655    

Slack (MET) :             0.663ns  (required time - arrival time)
  Source:                 design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/x_t_reg[2][21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.999ns  (clk_fpga_0 rise@14.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.160ns  (logic 8.705ns (61.478%)  route 5.455ns (38.522%))
  Logic Levels:           20  (CARRY4=13 DSP48E1=1 LUT1=1 LUT2=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 17.684 - 14.999 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.450ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        1.665     2.973    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/s00_axi_aclk
    SLICE_X14Y18         FDRE                                         r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/x_t_reg[2][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y18         FDRE (Prop_fdre_C_Q)         0.456     3.429 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/x_t_reg[2][21]/Q
                         net (fo=6, routed)           0.866     4.295    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/x_t_reg_n_0_[2][21]
    SLICE_X10Y19         LUT2 (Prop_lut2_I0_O)        0.124     4.419 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/ARG__0_i_15__1/O
                         net (fo=1, routed)           0.000     4.419    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/ARG__0_i_15__1_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.952 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/ARG__0_i_3__1/CO[3]
                         net (fo=1, routed)           0.000     4.952    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/ARG__0_i_3__1_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.069 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/ARG__0_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     5.069    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/ARG__0_i_2__1_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.384 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/ARG__0_i_1__0/O[3]
                         net (fo=18, routed)          0.871     6.254    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/ARG__0_i_1__0_n_4
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[19]_P[1])
                                                      4.024    10.278 f  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/ARG__0/P[1]
                         net (fo=1, routed)           0.805    11.083    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/ARG__0_n_104
    SLICE_X11Y20         LUT1 (Prop_lut1_I0_O)        0.124    11.207 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka[3]_i_59/O
                         net (fo=1, routed)           0.000    11.207    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka[3]_i_59_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.757 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    11.757    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[3]_i_36_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.871 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[3]_i_27/CO[3]
                         net (fo=1, routed)           0.000    11.871    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[3]_i_27_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.985 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.985    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[3]_i_29_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.099 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    12.099    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[15]_i_20_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.213 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[15]_i_26/CO[3]
                         net (fo=1, routed)           0.009    12.222    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[15]_i_26_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.336 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[15]_i_24/CO[3]
                         net (fo=1, routed)           0.000    12.336    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[15]_i_24_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.450 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[3]_i_28/CO[3]
                         net (fo=1, routed)           0.000    12.450    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[3]_i_28_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.689 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[15]_i_21/O[2]
                         net (fo=1, routed)           0.479    13.168    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[15]_i_21_n_5
    SLICE_X10Y24         LUT4 (Prop_lut4_I1_O)        0.302    13.470 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka[15]_i_27/O
                         net (fo=1, routed)           0.452    13.922    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka[15]_i_27_n_0
    SLICE_X10Y24         LUT5 (Prop_lut5_I4_O)        0.124    14.046 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka[15]_i_14/O
                         net (fo=2, routed)           0.715    14.761    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka[15]_i_14_n_0
    SLICE_X13Y24         LUT5 (Prop_lut5_I3_O)        0.124    14.885 f  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka[15]_i_10/O
                         net (fo=29, routed)          0.661    15.546    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka[15]_i_10_n_0
    SLICE_X14Y25         LUT4 (Prop_lut4_I0_O)        0.124    15.670 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka[3]_i_5/O
                         net (fo=1, routed)           0.597    16.268    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/v_prod[0]
    SLICE_X12Y25         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    16.818 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.818    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[3]_i_1_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.133 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000    17.133    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[7]_i_1_n_4
    SLICE_X12Y26         FDRE                                         r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     14.999    14.999 r  
    PS7_X0Y0             PS7                          0.000    14.999 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    16.100    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.191 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        1.492    17.683    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/s00_axi_aclk
    SLICE_X12Y26         FDRE                                         r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[7]/C
                         clock pessimism              0.230    17.914    
                         clock uncertainty           -0.228    17.686    
    SLICE_X12Y26         FDRE (Setup_fdre_C_D)        0.109    17.795    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka_reg[7]
  -------------------------------------------------------------------
                         required time                         17.795    
                         arrival time                         -17.133    
  -------------------------------------------------------------------
                         slack                                  0.663    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.128ns (41.085%)  route 0.184ns (58.915%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        0.586     0.927    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.128     1.055 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[56]/Q
                         net (fo=1, routed)           0.184     1.238    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]_0[26]
    SLICE_X3Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        0.853     1.223    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X3Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/C
                         clock pessimism             -0.029     1.194    
    SLICE_X3Y50          FDRE (Hold_fdre_C_D)         0.013     1.207    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.207    
                         arrival time                           1.238    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/forward/luts[1].luts/out_vec_rez_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/x_t_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.164ns (45.654%)  route 0.195ns (54.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        0.552     0.893    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/forward/luts[1].luts/s00_axi_aclk
    SLICE_X24Y30         FDRE                                         r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/forward/luts[1].luts/out_vec_rez_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y30         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/forward/luts[1].luts/out_vec_rez_reg[4]/Q
                         net (fo=3, routed)           0.195     1.252    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/Y[4]
    SLICE_X20Y27         FDRE                                         r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/x_t_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        0.817     1.187    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/s00_axi_aclk
    SLICE_X20Y27         FDRE                                         r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/x_t_reg[1][4]/C
                         clock pessimism             -0.034     1.153    
    SLICE_X20Y27         FDRE (Hold_fdre_C_D)         0.059     1.212    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/x_t_reg[1][4]
  -------------------------------------------------------------------
                         required time                         -1.212    
                         arrival time                           1.252    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        0.584     0.925    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X3Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.102     1.168    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X4Y50          SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        0.853     1.223    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X4Y50          SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.282     0.941    
    SLICE_X4Y50          SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.124    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.124    
                         arrival time                           1.168    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/SEQ/pr_dec_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            design_1_i/rst_ps7_0_100M/U0/SEQ/pr_dec_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.227ns (55.791%)  route 0.180ns (44.209%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        0.562     0.903    design_1_i/rst_ps7_0_100M/U0/SEQ/slowest_sync_clk
    SLICE_X14Y50         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/SEQ/pr_dec_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y50         FDRE (Prop_fdre_C_Q)         0.128     1.031 r  design_1_i/rst_ps7_0_100M/U0/SEQ/pr_dec_reg[0]/Q
                         net (fo=1, routed)           0.180     1.210    design_1_i/rst_ps7_0_100M/U0/SEQ/pr_dec_reg_n_0_[0]
    SLICE_X14Y49         LUT2 (Prop_lut2_I1_O)        0.099     1.309 r  design_1_i/rst_ps7_0_100M/U0/SEQ/pr_dec[2]_i_1/O
                         net (fo=1, routed)           0.000     1.309    design_1_i/rst_ps7_0_100M/U0/SEQ/p_3_out[2]
    SLICE_X14Y49         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/SEQ/pr_dec_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        0.832     1.202    design_1_i/rst_ps7_0_100M/U0/SEQ/slowest_sync_clk
    SLICE_X14Y49         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/SEQ/pr_dec_reg[2]/C
                         clock pessimism             -0.029     1.173    
    SLICE_X14Y49         FDRE (Hold_fdre_C_D)         0.092     1.265    design_1_i/rst_ps7_0_100M/U0/SEQ/pr_dec_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.265    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/forward/luts[1].luts/out_vec_rez_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/x_t_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.186ns (43.765%)  route 0.239ns (56.235%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        0.553     0.894    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/forward/luts[1].luts/s00_axi_aclk
    SLICE_X25Y31         FDRE                                         r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/forward/luts[1].luts/out_vec_rez_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y31         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/forward/luts[1].luts/out_vec_rez_reg[6]/Q
                         net (fo=3, routed)           0.239     1.274    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/forward/luts[1].luts/Y[6]
    SLICE_X20Y26         LUT4 (Prop_lut4_I3_O)        0.045     1.319 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/forward/luts[1].luts/x_t[0][6]_i_1/O
                         net (fo=1, routed)           0.000     1.319    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/x_t[0]_29[6]
    SLICE_X20Y26         FDRE                                         r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/x_t_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        0.815     1.185    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/s00_axi_aclk
    SLICE_X20Y26         FDRE                                         r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/x_t_reg[0][6]/C
                         clock pessimism             -0.034     1.151    
    SLICE_X20Y26         FDRE (Hold_fdre_C_D)         0.121     1.272    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/x_t_reg[0][6]
  -------------------------------------------------------------------
                         required time                         -1.272    
                         arrival time                           1.319    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/axi_rdata_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        0.563     0.904    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X9Y37          FDRE                                         r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/axi_rdata_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/axi_rdata_reg[30]/Q
                         net (fo=1, routed)           0.112     1.157    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[30]
    SLICE_X8Y38          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        0.832     1.202    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y38          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK
                         clock pessimism             -0.281     0.921    
    SLICE_X8Y38          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.104    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32
  -------------------------------------------------------------------
                         required time                         -1.104    
                         arrival time                           1.157    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[7]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.128ns (40.367%)  route 0.189ns (59.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        0.582     0.923    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.128     1.051 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[9]/Q
                         net (fo=1, routed)           0.189     1.240    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[7]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        0.893     1.263    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[7])
                                                     -0.053     1.181    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.240    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[4]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.775%)  route 0.232ns (62.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        0.582     0.923    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[6]/Q
                         net (fo=1, routed)           0.232     1.296    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[4]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        0.893     1.263    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[4])
                                                      0.000     1.234    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.296    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[6]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.775%)  route 0.232ns (62.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        0.582     0.923    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[8]/Q
                         net (fo=1, routed)           0.232     1.296    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[6]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        0.893     1.263    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[6])
                                                      0.000     1.234    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.296    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/axi_rdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.463%)  route 0.169ns (54.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        0.564     0.905    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X7Y38          FDRE                                         r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/axi_rdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.141     1.046 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/axi_rdata_reg[5]/Q
                         net (fo=1, routed)           0.169     1.215    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[5]
    SLICE_X8Y39          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        0.832     1.202    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y39          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
                         clock pessimism             -0.262     0.940    
    SLICE_X8Y39          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.123    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                         -1.123    
                         arrival time                           1.215    
  -------------------------------------------------------------------
                         slack                                  0.092    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 7.499 }
Period(ns):         14.999
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         14.999      12.844     BUFGCTRL_X0Y0  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         14.999      12.845     DSP48_X0Y12    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/backward/ARG__1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         14.999      12.845     DSP48_X0Y2     design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/backward/ARG__5/CLK
Min Period        n/a     FDSE/C       n/a            1.000         14.999      13.999     SLICE_X6Y45    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/aw_en_reg/C
Min Period        n/a     FDSE/C       n/a            1.000         14.999      13.999     SLICE_X14Y39   design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDSE/C       n/a            1.000         14.999      13.999     SLICE_X14Y39   design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDSE/C       n/a            1.000         14.999      13.999     SLICE_X14Y37   design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/axi_araddr_reg[4]/C
Min Period        n/a     FDSE/C       n/a            1.000         14.999      13.999     SLICE_X14Y37   design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/axi_araddr_reg[4]_rep/C
Min Period        n/a     FDSE/C       n/a            1.000         14.999      13.999     SLICE_X14Y37   design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/axi_araddr_reg[4]_rep__0/C
Min Period        n/a     FDSE/C       n/a            1.000         14.999      13.999     SLICE_X14Y39   design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/axi_araddr_reg[5]/C
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         7.499       6.519      SLICE_X4Y36    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         7.499       6.519      SLICE_X8Y38    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         7.499       6.519      SLICE_X8Y38    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         7.499       6.519      SLICE_X4Y36    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         7.499       6.519      SLICE_X8Y37    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         7.499       6.519      SLICE_X4Y39    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         7.499       6.519      SLICE_X4Y39    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         7.499       6.519      SLICE_X4Y38    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         7.499       6.519      SLICE_X0Y38    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         7.499       6.519      SLICE_X0Y38    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         7.499       6.519      SLICE_X4Y36    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         7.499       6.519      SLICE_X4Y36    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         7.499       6.519      SLICE_X0Y36    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         7.499       6.519      SLICE_X0Y36    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         7.499       6.519      SLICE_X8Y38    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         7.499       6.519      SLICE_X8Y38    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         7.499       6.519      SLICE_X4Y36    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         7.499       6.519      SLICE_X4Y36    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         7.499       6.519      SLICE_X8Y37    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         7.499       6.519      SLICE_X8Y37    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       11.045ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.045ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.045ns  (required time - arrival time)
  Source:                 design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/enable_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/State_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.999ns  (clk_fpga_0 rise@14.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.165ns  (logic 0.580ns (18.325%)  route 2.585ns (81.675%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 17.689 - 14.999 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.450ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        1.669     2.977    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/s00_axi_aclk
    SLICE_X18Y13         FDRE                                         r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/enable_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y13         FDRE (Prop_fdre_C_Q)         0.456     3.433 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/enable_temp_reg/Q
                         net (fo=8, routed)           1.722     5.155    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/current_example_reg[0]
    SLICE_X37Y9          LUT1 (Prop_lut1_I0_O)        0.124     5.279 f  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/State[3]_i_3/O
                         net (fo=4, routed)           0.863     6.142    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/State0
    SLICE_X35Y10         FDCE                                         f  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/State_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     14.999    14.999 r  
    PS7_X0Y0             PS7                          0.000    14.999 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    16.100    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.191 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        1.498    17.689    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/s00_axi_aclk
    SLICE_X35Y10         FDCE                                         r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/State_reg[1]/C
                         clock pessimism              0.130    17.819    
                         clock uncertainty           -0.228    17.592    
    SLICE_X35Y10         FDCE (Recov_fdce_C_CLR)     -0.405    17.187    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/State_reg[1]
  -------------------------------------------------------------------
                         required time                         17.187    
                         arrival time                          -6.142    
  -------------------------------------------------------------------
                         slack                                 11.045    

Slack (MET) :             11.045ns  (required time - arrival time)
  Source:                 design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/enable_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/State_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.999ns  (clk_fpga_0 rise@14.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.165ns  (logic 0.580ns (18.325%)  route 2.585ns (81.675%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 17.689 - 14.999 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.450ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        1.669     2.977    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/s00_axi_aclk
    SLICE_X18Y13         FDRE                                         r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/enable_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y13         FDRE (Prop_fdre_C_Q)         0.456     3.433 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/enable_temp_reg/Q
                         net (fo=8, routed)           1.722     5.155    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/current_example_reg[0]
    SLICE_X37Y9          LUT1 (Prop_lut1_I0_O)        0.124     5.279 f  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/State[3]_i_3/O
                         net (fo=4, routed)           0.863     6.142    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/State0
    SLICE_X35Y10         FDCE                                         f  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/State_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     14.999    14.999 r  
    PS7_X0Y0             PS7                          0.000    14.999 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    16.100    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.191 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        1.498    17.689    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/s00_axi_aclk
    SLICE_X35Y10         FDCE                                         r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/State_reg[2]/C
                         clock pessimism              0.130    17.819    
                         clock uncertainty           -0.228    17.592    
    SLICE_X35Y10         FDCE (Recov_fdce_C_CLR)     -0.405    17.187    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/State_reg[2]
  -------------------------------------------------------------------
                         required time                         17.187    
                         arrival time                          -6.142    
  -------------------------------------------------------------------
                         slack                                 11.045    

Slack (MET) :             11.335ns  (required time - arrival time)
  Source:                 design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/enable_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/State_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.999ns  (clk_fpga_0 rise@14.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.875ns  (logic 0.580ns (20.177%)  route 2.295ns (79.823%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 17.689 - 14.999 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.450ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        1.669     2.977    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/s00_axi_aclk
    SLICE_X18Y13         FDRE                                         r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/enable_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y13         FDRE (Prop_fdre_C_Q)         0.456     3.433 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/enable_temp_reg/Q
                         net (fo=8, routed)           1.722     5.155    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/current_example_reg[0]
    SLICE_X37Y9          LUT1 (Prop_lut1_I0_O)        0.124     5.279 f  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/State[3]_i_3/O
                         net (fo=4, routed)           0.573     5.852    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/State0
    SLICE_X35Y9          FDCE                                         f  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/State_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     14.999    14.999 r  
    PS7_X0Y0             PS7                          0.000    14.999 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    16.100    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.191 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        1.498    17.689    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/s00_axi_aclk
    SLICE_X35Y9          FDCE                                         r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/State_reg[0]/C
                         clock pessimism              0.130    17.819    
                         clock uncertainty           -0.228    17.592    
    SLICE_X35Y9          FDCE (Recov_fdce_C_CLR)     -0.405    17.187    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/State_reg[0]
  -------------------------------------------------------------------
                         required time                         17.187    
                         arrival time                          -5.852    
  -------------------------------------------------------------------
                         slack                                 11.335    

Slack (MET) :             11.335ns  (required time - arrival time)
  Source:                 design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/enable_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/State_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.999ns  (clk_fpga_0 rise@14.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.875ns  (logic 0.580ns (20.177%)  route 2.295ns (79.823%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 17.689 - 14.999 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.450ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        1.669     2.977    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/s00_axi_aclk
    SLICE_X18Y13         FDRE                                         r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/enable_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y13         FDRE (Prop_fdre_C_Q)         0.456     3.433 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/enable_temp_reg/Q
                         net (fo=8, routed)           1.722     5.155    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/current_example_reg[0]
    SLICE_X37Y9          LUT1 (Prop_lut1_I0_O)        0.124     5.279 f  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/State[3]_i_3/O
                         net (fo=4, routed)           0.573     5.852    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/State0
    SLICE_X35Y9          FDCE                                         f  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/State_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     14.999    14.999 r  
    PS7_X0Y0             PS7                          0.000    14.999 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    16.100    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.191 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        1.498    17.689    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/s00_axi_aclk
    SLICE_X35Y9          FDCE                                         r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/State_reg[3]/C
                         clock pessimism              0.130    17.819    
                         clock uncertainty           -0.228    17.592    
    SLICE_X35Y9          FDCE (Recov_fdce_C_CLR)     -0.405    17.187    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/State_reg[3]
  -------------------------------------------------------------------
                         required time                         17.187    
                         arrival time                          -5.852    
  -------------------------------------------------------------------
                         slack                                 11.335    

Slack (MET) :             11.652ns  (required time - arrival time)
  Source:                 design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/State_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.999ns  (clk_fpga_0 rise@14.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.653ns  (logic 0.642ns (24.204%)  route 2.011ns (75.796%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 17.681 - 14.999 ) 
    Source Clock Delay      (SCD):    3.018ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.450ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        1.710     3.018    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X4Y26          FDRE                                         r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          FDRE (Prop_fdre_C_Q)         0.518     3.536 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=6, routed)           1.623     5.159    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/done_learning_reg_0[0]
    SLICE_X17Y19         LUT1 (Prop_lut1_I0_O)        0.124     5.283 f  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/State[2]_i_3/O
                         net (fo=3, routed)           0.387     5.671    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/epoch_num2
    SLICE_X16Y19         FDCE                                         f  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/State_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     14.999    14.999 r  
    PS7_X0Y0             PS7                          0.000    14.999 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    16.100    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.191 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        1.489    17.681    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/s00_axi_aclk
    SLICE_X16Y19         FDCE                                         r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/State_reg[2]/C
                         clock pessimism              0.230    17.911    
                         clock uncertainty           -0.228    17.683    
    SLICE_X16Y19         FDCE (Recov_fdce_C_CLR)     -0.361    17.322    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/State_reg[2]
  -------------------------------------------------------------------
                         required time                         17.322    
                         arrival time                          -5.671    
  -------------------------------------------------------------------
                         slack                                 11.652    

Slack (MET) :             11.694ns  (required time - arrival time)
  Source:                 design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/State_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.999ns  (clk_fpga_0 rise@14.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.653ns  (logic 0.642ns (24.204%)  route 2.011ns (75.796%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 17.681 - 14.999 ) 
    Source Clock Delay      (SCD):    3.018ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.450ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        1.710     3.018    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X4Y26          FDRE                                         r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          FDRE (Prop_fdre_C_Q)         0.518     3.536 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=6, routed)           1.623     5.159    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/done_learning_reg_0[0]
    SLICE_X17Y19         LUT1 (Prop_lut1_I0_O)        0.124     5.283 f  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/State[2]_i_3/O
                         net (fo=3, routed)           0.387     5.671    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/epoch_num2
    SLICE_X16Y19         FDCE                                         f  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/State_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     14.999    14.999 r  
    PS7_X0Y0             PS7                          0.000    14.999 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    16.100    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.191 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        1.489    17.681    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/s00_axi_aclk
    SLICE_X16Y19         FDCE                                         r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/State_reg[0]/C
                         clock pessimism              0.230    17.911    
                         clock uncertainty           -0.228    17.683    
    SLICE_X16Y19         FDCE (Recov_fdce_C_CLR)     -0.319    17.364    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/State_reg[0]
  -------------------------------------------------------------------
                         required time                         17.364    
                         arrival time                          -5.671    
  -------------------------------------------------------------------
                         slack                                 11.694    

Slack (MET) :             11.694ns  (required time - arrival time)
  Source:                 design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/State_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.999ns  (clk_fpga_0 rise@14.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.653ns  (logic 0.642ns (24.204%)  route 2.011ns (75.796%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 17.681 - 14.999 ) 
    Source Clock Delay      (SCD):    3.018ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.450ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        1.710     3.018    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X4Y26          FDRE                                         r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          FDRE (Prop_fdre_C_Q)         0.518     3.536 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=6, routed)           1.623     5.159    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/done_learning_reg_0[0]
    SLICE_X17Y19         LUT1 (Prop_lut1_I0_O)        0.124     5.283 f  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/State[2]_i_3/O
                         net (fo=3, routed)           0.387     5.671    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/epoch_num2
    SLICE_X16Y19         FDCE                                         f  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/State_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     14.999    14.999 r  
    PS7_X0Y0             PS7                          0.000    14.999 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    16.100    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.191 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        1.489    17.681    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/s00_axi_aclk
    SLICE_X16Y19         FDCE                                         r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/State_reg[1]/C
                         clock pessimism              0.230    17.911    
                         clock uncertainty           -0.228    17.683    
    SLICE_X16Y19         FDCE (Recov_fdce_C_CLR)     -0.319    17.364    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/State_reg[1]
  -------------------------------------------------------------------
                         required time                         17.364    
                         arrival time                          -5.671    
  -------------------------------------------------------------------
                         slack                                 11.694    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.045ns  (arrival time - required time)
  Source:                 design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/enable_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/State_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.221ns  (logic 0.186ns (15.239%)  route 1.035ns (84.761%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        0.559     0.900    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/s00_axi_aclk
    SLICE_X18Y13         FDRE                                         r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/enable_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y13         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/enable_temp_reg/Q
                         net (fo=8, routed)           0.778     1.818    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/current_example_reg[0]
    SLICE_X37Y9          LUT1 (Prop_lut1_I0_O)        0.045     1.863 f  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/State[3]_i_3/O
                         net (fo=4, routed)           0.257     2.120    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/State0
    SLICE_X35Y9          FDCE                                         f  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/State_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        0.831     1.201    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/s00_axi_aclk
    SLICE_X35Y9          FDCE                                         r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/State_reg[0]/C
                         clock pessimism             -0.034     1.167    
    SLICE_X35Y9          FDCE (Remov_fdce_C_CLR)     -0.092     1.075    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/State_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.075    
                         arrival time                           2.120    
  -------------------------------------------------------------------
                         slack                                  1.045    

Slack (MET) :             1.045ns  (arrival time - required time)
  Source:                 design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/enable_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/State_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.221ns  (logic 0.186ns (15.239%)  route 1.035ns (84.761%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        0.559     0.900    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/s00_axi_aclk
    SLICE_X18Y13         FDRE                                         r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/enable_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y13         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/enable_temp_reg/Q
                         net (fo=8, routed)           0.778     1.818    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/current_example_reg[0]
    SLICE_X37Y9          LUT1 (Prop_lut1_I0_O)        0.045     1.863 f  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/State[3]_i_3/O
                         net (fo=4, routed)           0.257     2.120    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/State0
    SLICE_X35Y9          FDCE                                         f  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/State_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        0.831     1.201    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/s00_axi_aclk
    SLICE_X35Y9          FDCE                                         r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/State_reg[3]/C
                         clock pessimism             -0.034     1.167    
    SLICE_X35Y9          FDCE (Remov_fdce_C_CLR)     -0.092     1.075    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/State_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.075    
                         arrival time                           2.120    
  -------------------------------------------------------------------
                         slack                                  1.045    

Slack (MET) :             1.161ns  (arrival time - required time)
  Source:                 design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/enable_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/State_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.335ns  (logic 0.186ns (13.933%)  route 1.149ns (86.067%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        0.559     0.900    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/s00_axi_aclk
    SLICE_X18Y13         FDRE                                         r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/enable_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y13         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/enable_temp_reg/Q
                         net (fo=8, routed)           0.778     1.818    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/current_example_reg[0]
    SLICE_X37Y9          LUT1 (Prop_lut1_I0_O)        0.045     1.863 f  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/State[3]_i_3/O
                         net (fo=4, routed)           0.371     2.234    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/State0
    SLICE_X35Y10         FDCE                                         f  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/State_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        0.830     1.200    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/s00_axi_aclk
    SLICE_X35Y10         FDCE                                         r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/State_reg[1]/C
                         clock pessimism             -0.034     1.166    
    SLICE_X35Y10         FDCE (Remov_fdce_C_CLR)     -0.092     1.074    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/State_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.074    
                         arrival time                           2.234    
  -------------------------------------------------------------------
                         slack                                  1.161    

Slack (MET) :             1.161ns  (arrival time - required time)
  Source:                 design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/enable_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/State_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.335ns  (logic 0.186ns (13.933%)  route 1.149ns (86.067%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        0.559     0.900    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/s00_axi_aclk
    SLICE_X18Y13         FDRE                                         r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/enable_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y13         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/enable_temp_reg/Q
                         net (fo=8, routed)           0.778     1.818    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/current_example_reg[0]
    SLICE_X37Y9          LUT1 (Prop_lut1_I0_O)        0.045     1.863 f  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/State[3]_i_3/O
                         net (fo=4, routed)           0.371     2.234    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/State0
    SLICE_X35Y10         FDCE                                         f  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/State_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        0.830     1.200    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/s00_axi_aclk
    SLICE_X35Y10         FDCE                                         r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/State_reg[2]/C
                         clock pessimism             -0.034     1.166    
    SLICE_X35Y10         FDCE (Remov_fdce_C_CLR)     -0.092     1.074    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/State_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.074    
                         arrival time                           2.234    
  -------------------------------------------------------------------
                         slack                                  1.161    

Slack (MET) :             1.174ns  (arrival time - required time)
  Source:                 design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/State_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.122ns  (logic 0.209ns (18.636%)  route 0.913ns (81.364%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        0.573     0.914    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X4Y26          FDRE                                         r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          FDRE (Prop_fdre_C_Q)         0.164     1.077 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=6, routed)           0.793     1.871    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/done_learning_reg_0[0]
    SLICE_X17Y19         LUT1 (Prop_lut1_I0_O)        0.045     1.916 f  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/State[2]_i_3/O
                         net (fo=3, routed)           0.119     2.035    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/epoch_num2
    SLICE_X16Y19         FDCE                                         f  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/State_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        0.821     1.191    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/s00_axi_aclk
    SLICE_X16Y19         FDCE                                         r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/State_reg[0]/C
                         clock pessimism             -0.262     0.929    
    SLICE_X16Y19         FDCE (Remov_fdce_C_CLR)     -0.067     0.862    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/State_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.861    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  1.174    

Slack (MET) :             1.174ns  (arrival time - required time)
  Source:                 design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/State_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.122ns  (logic 0.209ns (18.636%)  route 0.913ns (81.364%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        0.573     0.914    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X4Y26          FDRE                                         r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          FDRE (Prop_fdre_C_Q)         0.164     1.077 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=6, routed)           0.793     1.871    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/done_learning_reg_0[0]
    SLICE_X17Y19         LUT1 (Prop_lut1_I0_O)        0.045     1.916 f  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/State[2]_i_3/O
                         net (fo=3, routed)           0.119     2.035    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/epoch_num2
    SLICE_X16Y19         FDCE                                         f  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/State_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        0.821     1.191    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/s00_axi_aclk
    SLICE_X16Y19         FDCE                                         r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/State_reg[1]/C
                         clock pessimism             -0.262     0.929    
    SLICE_X16Y19         FDCE (Remov_fdce_C_CLR)     -0.067     0.862    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/State_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.861    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  1.174    

Slack (MET) :             1.174ns  (arrival time - required time)
  Source:                 design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/State_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.122ns  (logic 0.209ns (18.636%)  route 0.913ns (81.364%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        0.573     0.914    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X4Y26          FDRE                                         r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          FDRE (Prop_fdre_C_Q)         0.164     1.077 r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=6, routed)           0.793     1.871    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/done_learning_reg_0[0]
    SLICE_X17Y19         LUT1 (Prop_lut1_I0_O)        0.045     1.916 f  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/State[2]_i_3/O
                         net (fo=3, routed)           0.119     2.035    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/epoch_num2
    SLICE_X16Y19         FDCE                                         f  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/State_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2312, routed)        0.821     1.191    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/s00_axi_aclk
    SLICE_X16Y19         FDCE                                         r  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/State_reg[2]/C
                         clock pessimism             -0.262     0.929    
    SLICE_X16Y19         FDCE (Remov_fdce_C_CLR)     -0.067     0.862    design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/State_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.861    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  1.174    





