Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date             : Fri Mar 31 21:24:31 2023
| Host             : LAPTOP-MBJHTN7L running 64-bit major release  (build 9200)
| Command          : report_power -file Top_Student2_power_routed.rpt -pb Top_Student2_power_summary_routed.pb -rpx Top_Student2_power_routed.rpx
| Design           : Top_Student2
| Device           : xc7a35tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.156        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.083        |
| Device Static (W)        | 0.073        |
| Effective TJA (C/W)      | 5.0          |
| Max Ambient (C)          | 84.2         |
| Junction Temperature (C) | 25.8         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.012 |        3 |       --- |             --- |
| Slice Logic             |     0.015 |    24844 |       --- |             --- |
|   LUT as Logic          |     0.013 |    15475 |     20800 |           74.40 |
|   F7/F8 Muxes           |     0.001 |     2329 |     32600 |            7.14 |
|   CARRY4                |    <0.001 |     2256 |      8150 |           27.68 |
|   Register              |    <0.001 |     2650 |     41600 |            6.37 |
|   LUT as Shift Register |    <0.001 |        1 |      9600 |            0.01 |
|   Others                |     0.000 |      160 |       --- |             --- |
|   BUFG                  |     0.000 |        6 |        32 |           18.75 |
| Signals                 |     0.013 |    15744 |       --- |             --- |
| Block RAM               |     0.033 |       27 |        50 |           54.00 |
| I/O                     |     0.010 |       67 |       106 |           63.21 |
| Static Power            |     0.073 |          |           |                 |
| Total                   |     0.156 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.081 |       0.070 |      0.010 |
| Vccaux    |       1.800 |     0.013 |       0.000 |      0.013 |
| Vcco33    |       3.300 |     0.004 |       0.003 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.004 |       0.003 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------+--------+-----------------+
| Clock       | Domain | Constraint (ns) |
+-------------+--------+-----------------+
| sys_clk_pin | CLOCK  |            10.0 |
+-------------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------------+-----------+
| Name                                           | Power (W) |
+------------------------------------------------+-----------+
| Top_Student2                                   |     0.083 |
|   PS2Clk_IOBUF_inst                            |     0.000 |
|   PS2Data_IOBUF_inst                           |     0.000 |
|   alarm                                        |     0.001 |
|   audioOutBasic                                |     0.001 |
|   audioout                                     |     0.001 |
|     audioout                                   |    <0.001 |
|     clock20kHz                                 |    <0.001 |
|     clock50MHz                                 |    <0.001 |
|   blurImager                                   |     0.033 |
|     mem0                                       |     0.004 |
|       U0                                       |     0.004 |
|         inst_blk_mem_gen                       |     0.004 |
|           gnbram.gnativebmg.native_blk_mem_gen |     0.004 |
|             valid.cstr                         |     0.004 |
|               has_mux_a.A                      |    <0.001 |
|               ramloop[0].ram.r                 |     0.002 |
|                 prim_init.ram                  |     0.002 |
|               ramloop[1].ram.r                 |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[2].ram.r                 |     0.002 |
|                 prim_init.ram                  |     0.002 |
|     mem1                                       |     0.004 |
|       U0                                       |     0.004 |
|         inst_blk_mem_gen                       |     0.004 |
|           gnbram.gnativebmg.native_blk_mem_gen |     0.004 |
|             valid.cstr                         |     0.004 |
|               has_mux_a.A                      |    <0.001 |
|               ramloop[0].ram.r                 |     0.002 |
|                 prim_init.ram                  |     0.002 |
|               ramloop[1].ram.r                 |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[2].ram.r                 |     0.002 |
|                 prim_init.ram                  |     0.002 |
|     mem2                                       |     0.004 |
|       U0                                       |     0.004 |
|         inst_blk_mem_gen                       |     0.004 |
|           gnbram.gnativebmg.native_blk_mem_gen |     0.004 |
|             valid.cstr                         |     0.004 |
|               has_mux_a.A                      |    <0.001 |
|               ramloop[0].ram.r                 |     0.002 |
|                 prim_init.ram                  |     0.002 |
|               ramloop[1].ram.r                 |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[2].ram.r                 |     0.002 |
|                 prim_init.ram                  |     0.002 |
|     mem3                                       |     0.004 |
|       U0                                       |     0.004 |
|         inst_blk_mem_gen                       |     0.004 |
|           gnbram.gnativebmg.native_blk_mem_gen |     0.004 |
|             valid.cstr                         |     0.004 |
|               has_mux_a.A                      |    <0.001 |
|               ramloop[0].ram.r                 |     0.002 |
|                 prim_init.ram                  |     0.002 |
|               ramloop[1].ram.r                 |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[2].ram.r                 |     0.002 |
|                 prim_init.ram                  |     0.002 |
|     mem4                                       |     0.004 |
|       U0                                       |     0.004 |
|         inst_blk_mem_gen                       |     0.004 |
|           gnbram.gnativebmg.native_blk_mem_gen |     0.004 |
|             valid.cstr                         |     0.004 |
|               has_mux_a.A                      |    <0.001 |
|               ramloop[0].ram.r                 |     0.002 |
|                 prim_init.ram                  |     0.002 |
|               ramloop[1].ram.r                 |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[2].ram.r                 |     0.002 |
|                 prim_init.ram                  |     0.002 |
|     mem5                                       |     0.004 |
|       U0                                       |     0.004 |
|         inst_blk_mem_gen                       |     0.004 |
|           gnbram.gnativebmg.native_blk_mem_gen |     0.004 |
|             valid.cstr                         |     0.004 |
|               has_mux_a.A                      |    <0.001 |
|               ramloop[0].ram.r                 |     0.002 |
|                 prim_init.ram                  |     0.002 |
|               ramloop[1].ram.r                 |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[2].ram.r                 |     0.002 |
|                 prim_init.ram                  |     0.002 |
|     mem6                                       |     0.004 |
|       U0                                       |     0.004 |
|         inst_blk_mem_gen                       |     0.004 |
|           gnbram.gnativebmg.native_blk_mem_gen |     0.004 |
|             valid.cstr                         |     0.004 |
|               has_mux_a.A                      |    <0.001 |
|               ramloop[0].ram.r                 |     0.002 |
|                 prim_init.ram                  |     0.002 |
|               ramloop[1].ram.r                 |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[2].ram.r                 |     0.002 |
|                 prim_init.ram                  |     0.002 |
|     mem7                                       |     0.004 |
|       U0                                       |     0.004 |
|         inst_blk_mem_gen                       |     0.004 |
|           gnbram.gnativebmg.native_blk_mem_gen |     0.004 |
|             valid.cstr                         |     0.004 |
|               has_mux_a.A                      |    <0.001 |
|               ramloop[0].ram.r                 |     0.002 |
|                 prim_init.ram                  |     0.002 |
|               ramloop[1].ram.r                 |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[2].ram.r                 |     0.002 |
|                 prim_init.ram                  |     0.002 |
|     mem8                                       |     0.004 |
|       U0                                       |     0.004 |
|         inst_blk_mem_gen                       |     0.004 |
|           gnbram.gnativebmg.native_blk_mem_gen |     0.004 |
|             valid.cstr                         |     0.004 |
|               has_mux_a.A                      |    <0.001 |
|               ramloop[0].ram.r                 |     0.002 |
|                 prim_init.ram                  |     0.002 |
|               ramloop[1].ram.r                 |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[2].ram.r                 |     0.002 |
|                 prim_init.ram                  |     0.002 |
|   centrebtnImage                               |    <0.001 |
|   clk_6p25HzSource                             |    <0.001 |
|   fp                                           |     0.001 |
|     audio_input                                |    <0.001 |
|     clk20k                                     |    <0.001 |
|   game_start                                   |     0.000 |
|   groupTASK                                    |    <0.001 |
|   groupTaskAudio                               |    <0.001 |
|     audio_380Hz                                |    <0.001 |
|   imageEdit                                    |     0.020 |
|   leftbtnImage                                 |    <0.001 |
|   lose_page                                    |     0.000 |
|   main                                         |     0.003 |
|     btnDcontrol                                |    <0.001 |
|     btnUcontrol                                |    <0.001 |
|     nolabel_line47                             |    <0.001 |
|   menu                                         |     0.002 |
|     clk_1KHZ                                   |    <0.001 |
|     segOut                                     |    <0.001 |
|       left                                     |     0.000 |
|       leftMid                                  |     0.000 |
|       right                                    |     0.000 |
|       rightMid                                 |     0.000 |
|   mouse                                        |    <0.001 |
|     m1                                         |    <0.001 |
|       Inst_Ps2Interface                        |    <0.001 |
|   oledDisplayer                                |    <0.001 |
|   oledFunc                                     |    <0.001 |
|   play                                         |    <0.001 |
|   redBTNC                                      |    <0.001 |
|   redBTND                                      |    <0.001 |
|   redBTNUP                                     |    <0.001 |
|   redShifter                                   |    <0.001 |
|   rejectPass                                   |    <0.001 |
|   rightbtnImage                                |    <0.001 |
|   unlockSound                                  |     0.002 |
|   win_page                                     |     0.000 |
+------------------------------------------------+-----------+


