
SCUTTLE_V0.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008d34  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000bc  08008ec4  08008ec4  00009ec4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008f80  08008f80  0000a06c  2**0
                  CONTENTS
  4 .ARM          00000008  08008f80  08008f80  00009f80  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008f88  08008f88  0000a06c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008f88  08008f88  00009f88  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008f8c  08008f8c  00009f8c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  08008f90  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000073c  2000006c  08008ffc  0000a06c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200007a8  08008ffc  0000a7a8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a06c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001adf2  00000000  00000000  0000a09c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000031b1  00000000  00000000  00024e8e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000018a8  00000000  00000000  00028040  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001363  00000000  00000000  000298e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000412e  00000000  00000000  0002ac4b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001df63  00000000  00000000  0002ed79  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000fb97c  00000000  00000000  0004ccdc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00148658  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000071d4  00000000  00000000  0014869c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005e  00000000  00000000  0014f870  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000006c 	.word	0x2000006c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08008eac 	.word	0x08008eac

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000070 	.word	0x20000070
 80001cc:	08008eac 	.word	0x08008eac

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b96a 	b.w	800055c <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	460c      	mov	r4, r1
 80002a8:	2b00      	cmp	r3, #0
 80002aa:	d14e      	bne.n	800034a <__udivmoddi4+0xaa>
 80002ac:	4694      	mov	ip, r2
 80002ae:	458c      	cmp	ip, r1
 80002b0:	4686      	mov	lr, r0
 80002b2:	fab2 f282 	clz	r2, r2
 80002b6:	d962      	bls.n	800037e <__udivmoddi4+0xde>
 80002b8:	b14a      	cbz	r2, 80002ce <__udivmoddi4+0x2e>
 80002ba:	f1c2 0320 	rsb	r3, r2, #32
 80002be:	4091      	lsls	r1, r2
 80002c0:	fa20 f303 	lsr.w	r3, r0, r3
 80002c4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002c8:	4319      	orrs	r1, r3
 80002ca:	fa00 fe02 	lsl.w	lr, r0, r2
 80002ce:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002d2:	fa1f f68c 	uxth.w	r6, ip
 80002d6:	fbb1 f4f7 	udiv	r4, r1, r7
 80002da:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002de:	fb07 1114 	mls	r1, r7, r4, r1
 80002e2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002e6:	fb04 f106 	mul.w	r1, r4, r6
 80002ea:	4299      	cmp	r1, r3
 80002ec:	d90a      	bls.n	8000304 <__udivmoddi4+0x64>
 80002ee:	eb1c 0303 	adds.w	r3, ip, r3
 80002f2:	f104 30ff 	add.w	r0, r4, #4294967295
 80002f6:	f080 8112 	bcs.w	800051e <__udivmoddi4+0x27e>
 80002fa:	4299      	cmp	r1, r3
 80002fc:	f240 810f 	bls.w	800051e <__udivmoddi4+0x27e>
 8000300:	3c02      	subs	r4, #2
 8000302:	4463      	add	r3, ip
 8000304:	1a59      	subs	r1, r3, r1
 8000306:	fa1f f38e 	uxth.w	r3, lr
 800030a:	fbb1 f0f7 	udiv	r0, r1, r7
 800030e:	fb07 1110 	mls	r1, r7, r0, r1
 8000312:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000316:	fb00 f606 	mul.w	r6, r0, r6
 800031a:	429e      	cmp	r6, r3
 800031c:	d90a      	bls.n	8000334 <__udivmoddi4+0x94>
 800031e:	eb1c 0303 	adds.w	r3, ip, r3
 8000322:	f100 31ff 	add.w	r1, r0, #4294967295
 8000326:	f080 80fc 	bcs.w	8000522 <__udivmoddi4+0x282>
 800032a:	429e      	cmp	r6, r3
 800032c:	f240 80f9 	bls.w	8000522 <__udivmoddi4+0x282>
 8000330:	4463      	add	r3, ip
 8000332:	3802      	subs	r0, #2
 8000334:	1b9b      	subs	r3, r3, r6
 8000336:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800033a:	2100      	movs	r1, #0
 800033c:	b11d      	cbz	r5, 8000346 <__udivmoddi4+0xa6>
 800033e:	40d3      	lsrs	r3, r2
 8000340:	2200      	movs	r2, #0
 8000342:	e9c5 3200 	strd	r3, r2, [r5]
 8000346:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800034a:	428b      	cmp	r3, r1
 800034c:	d905      	bls.n	800035a <__udivmoddi4+0xba>
 800034e:	b10d      	cbz	r5, 8000354 <__udivmoddi4+0xb4>
 8000350:	e9c5 0100 	strd	r0, r1, [r5]
 8000354:	2100      	movs	r1, #0
 8000356:	4608      	mov	r0, r1
 8000358:	e7f5      	b.n	8000346 <__udivmoddi4+0xa6>
 800035a:	fab3 f183 	clz	r1, r3
 800035e:	2900      	cmp	r1, #0
 8000360:	d146      	bne.n	80003f0 <__udivmoddi4+0x150>
 8000362:	42a3      	cmp	r3, r4
 8000364:	d302      	bcc.n	800036c <__udivmoddi4+0xcc>
 8000366:	4290      	cmp	r0, r2
 8000368:	f0c0 80f0 	bcc.w	800054c <__udivmoddi4+0x2ac>
 800036c:	1a86      	subs	r6, r0, r2
 800036e:	eb64 0303 	sbc.w	r3, r4, r3
 8000372:	2001      	movs	r0, #1
 8000374:	2d00      	cmp	r5, #0
 8000376:	d0e6      	beq.n	8000346 <__udivmoddi4+0xa6>
 8000378:	e9c5 6300 	strd	r6, r3, [r5]
 800037c:	e7e3      	b.n	8000346 <__udivmoddi4+0xa6>
 800037e:	2a00      	cmp	r2, #0
 8000380:	f040 8090 	bne.w	80004a4 <__udivmoddi4+0x204>
 8000384:	eba1 040c 	sub.w	r4, r1, ip
 8000388:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800038c:	fa1f f78c 	uxth.w	r7, ip
 8000390:	2101      	movs	r1, #1
 8000392:	fbb4 f6f8 	udiv	r6, r4, r8
 8000396:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800039a:	fb08 4416 	mls	r4, r8, r6, r4
 800039e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003a2:	fb07 f006 	mul.w	r0, r7, r6
 80003a6:	4298      	cmp	r0, r3
 80003a8:	d908      	bls.n	80003bc <__udivmoddi4+0x11c>
 80003aa:	eb1c 0303 	adds.w	r3, ip, r3
 80003ae:	f106 34ff 	add.w	r4, r6, #4294967295
 80003b2:	d202      	bcs.n	80003ba <__udivmoddi4+0x11a>
 80003b4:	4298      	cmp	r0, r3
 80003b6:	f200 80cd 	bhi.w	8000554 <__udivmoddi4+0x2b4>
 80003ba:	4626      	mov	r6, r4
 80003bc:	1a1c      	subs	r4, r3, r0
 80003be:	fa1f f38e 	uxth.w	r3, lr
 80003c2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003c6:	fb08 4410 	mls	r4, r8, r0, r4
 80003ca:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003ce:	fb00 f707 	mul.w	r7, r0, r7
 80003d2:	429f      	cmp	r7, r3
 80003d4:	d908      	bls.n	80003e8 <__udivmoddi4+0x148>
 80003d6:	eb1c 0303 	adds.w	r3, ip, r3
 80003da:	f100 34ff 	add.w	r4, r0, #4294967295
 80003de:	d202      	bcs.n	80003e6 <__udivmoddi4+0x146>
 80003e0:	429f      	cmp	r7, r3
 80003e2:	f200 80b0 	bhi.w	8000546 <__udivmoddi4+0x2a6>
 80003e6:	4620      	mov	r0, r4
 80003e8:	1bdb      	subs	r3, r3, r7
 80003ea:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003ee:	e7a5      	b.n	800033c <__udivmoddi4+0x9c>
 80003f0:	f1c1 0620 	rsb	r6, r1, #32
 80003f4:	408b      	lsls	r3, r1
 80003f6:	fa22 f706 	lsr.w	r7, r2, r6
 80003fa:	431f      	orrs	r7, r3
 80003fc:	fa20 fc06 	lsr.w	ip, r0, r6
 8000400:	fa04 f301 	lsl.w	r3, r4, r1
 8000404:	ea43 030c 	orr.w	r3, r3, ip
 8000408:	40f4      	lsrs	r4, r6
 800040a:	fa00 f801 	lsl.w	r8, r0, r1
 800040e:	0c38      	lsrs	r0, r7, #16
 8000410:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000414:	fbb4 fef0 	udiv	lr, r4, r0
 8000418:	fa1f fc87 	uxth.w	ip, r7
 800041c:	fb00 441e 	mls	r4, r0, lr, r4
 8000420:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000424:	fb0e f90c 	mul.w	r9, lr, ip
 8000428:	45a1      	cmp	r9, r4
 800042a:	fa02 f201 	lsl.w	r2, r2, r1
 800042e:	d90a      	bls.n	8000446 <__udivmoddi4+0x1a6>
 8000430:	193c      	adds	r4, r7, r4
 8000432:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000436:	f080 8084 	bcs.w	8000542 <__udivmoddi4+0x2a2>
 800043a:	45a1      	cmp	r9, r4
 800043c:	f240 8081 	bls.w	8000542 <__udivmoddi4+0x2a2>
 8000440:	f1ae 0e02 	sub.w	lr, lr, #2
 8000444:	443c      	add	r4, r7
 8000446:	eba4 0409 	sub.w	r4, r4, r9
 800044a:	fa1f f983 	uxth.w	r9, r3
 800044e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000452:	fb00 4413 	mls	r4, r0, r3, r4
 8000456:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800045a:	fb03 fc0c 	mul.w	ip, r3, ip
 800045e:	45a4      	cmp	ip, r4
 8000460:	d907      	bls.n	8000472 <__udivmoddi4+0x1d2>
 8000462:	193c      	adds	r4, r7, r4
 8000464:	f103 30ff 	add.w	r0, r3, #4294967295
 8000468:	d267      	bcs.n	800053a <__udivmoddi4+0x29a>
 800046a:	45a4      	cmp	ip, r4
 800046c:	d965      	bls.n	800053a <__udivmoddi4+0x29a>
 800046e:	3b02      	subs	r3, #2
 8000470:	443c      	add	r4, r7
 8000472:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000476:	fba0 9302 	umull	r9, r3, r0, r2
 800047a:	eba4 040c 	sub.w	r4, r4, ip
 800047e:	429c      	cmp	r4, r3
 8000480:	46ce      	mov	lr, r9
 8000482:	469c      	mov	ip, r3
 8000484:	d351      	bcc.n	800052a <__udivmoddi4+0x28a>
 8000486:	d04e      	beq.n	8000526 <__udivmoddi4+0x286>
 8000488:	b155      	cbz	r5, 80004a0 <__udivmoddi4+0x200>
 800048a:	ebb8 030e 	subs.w	r3, r8, lr
 800048e:	eb64 040c 	sbc.w	r4, r4, ip
 8000492:	fa04 f606 	lsl.w	r6, r4, r6
 8000496:	40cb      	lsrs	r3, r1
 8000498:	431e      	orrs	r6, r3
 800049a:	40cc      	lsrs	r4, r1
 800049c:	e9c5 6400 	strd	r6, r4, [r5]
 80004a0:	2100      	movs	r1, #0
 80004a2:	e750      	b.n	8000346 <__udivmoddi4+0xa6>
 80004a4:	f1c2 0320 	rsb	r3, r2, #32
 80004a8:	fa20 f103 	lsr.w	r1, r0, r3
 80004ac:	fa0c fc02 	lsl.w	ip, ip, r2
 80004b0:	fa24 f303 	lsr.w	r3, r4, r3
 80004b4:	4094      	lsls	r4, r2
 80004b6:	430c      	orrs	r4, r1
 80004b8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004bc:	fa00 fe02 	lsl.w	lr, r0, r2
 80004c0:	fa1f f78c 	uxth.w	r7, ip
 80004c4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004c8:	fb08 3110 	mls	r1, r8, r0, r3
 80004cc:	0c23      	lsrs	r3, r4, #16
 80004ce:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004d2:	fb00 f107 	mul.w	r1, r0, r7
 80004d6:	4299      	cmp	r1, r3
 80004d8:	d908      	bls.n	80004ec <__udivmoddi4+0x24c>
 80004da:	eb1c 0303 	adds.w	r3, ip, r3
 80004de:	f100 36ff 	add.w	r6, r0, #4294967295
 80004e2:	d22c      	bcs.n	800053e <__udivmoddi4+0x29e>
 80004e4:	4299      	cmp	r1, r3
 80004e6:	d92a      	bls.n	800053e <__udivmoddi4+0x29e>
 80004e8:	3802      	subs	r0, #2
 80004ea:	4463      	add	r3, ip
 80004ec:	1a5b      	subs	r3, r3, r1
 80004ee:	b2a4      	uxth	r4, r4
 80004f0:	fbb3 f1f8 	udiv	r1, r3, r8
 80004f4:	fb08 3311 	mls	r3, r8, r1, r3
 80004f8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80004fc:	fb01 f307 	mul.w	r3, r1, r7
 8000500:	42a3      	cmp	r3, r4
 8000502:	d908      	bls.n	8000516 <__udivmoddi4+0x276>
 8000504:	eb1c 0404 	adds.w	r4, ip, r4
 8000508:	f101 36ff 	add.w	r6, r1, #4294967295
 800050c:	d213      	bcs.n	8000536 <__udivmoddi4+0x296>
 800050e:	42a3      	cmp	r3, r4
 8000510:	d911      	bls.n	8000536 <__udivmoddi4+0x296>
 8000512:	3902      	subs	r1, #2
 8000514:	4464      	add	r4, ip
 8000516:	1ae4      	subs	r4, r4, r3
 8000518:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800051c:	e739      	b.n	8000392 <__udivmoddi4+0xf2>
 800051e:	4604      	mov	r4, r0
 8000520:	e6f0      	b.n	8000304 <__udivmoddi4+0x64>
 8000522:	4608      	mov	r0, r1
 8000524:	e706      	b.n	8000334 <__udivmoddi4+0x94>
 8000526:	45c8      	cmp	r8, r9
 8000528:	d2ae      	bcs.n	8000488 <__udivmoddi4+0x1e8>
 800052a:	ebb9 0e02 	subs.w	lr, r9, r2
 800052e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000532:	3801      	subs	r0, #1
 8000534:	e7a8      	b.n	8000488 <__udivmoddi4+0x1e8>
 8000536:	4631      	mov	r1, r6
 8000538:	e7ed      	b.n	8000516 <__udivmoddi4+0x276>
 800053a:	4603      	mov	r3, r0
 800053c:	e799      	b.n	8000472 <__udivmoddi4+0x1d2>
 800053e:	4630      	mov	r0, r6
 8000540:	e7d4      	b.n	80004ec <__udivmoddi4+0x24c>
 8000542:	46d6      	mov	lr, sl
 8000544:	e77f      	b.n	8000446 <__udivmoddi4+0x1a6>
 8000546:	4463      	add	r3, ip
 8000548:	3802      	subs	r0, #2
 800054a:	e74d      	b.n	80003e8 <__udivmoddi4+0x148>
 800054c:	4606      	mov	r6, r0
 800054e:	4623      	mov	r3, r4
 8000550:	4608      	mov	r0, r1
 8000552:	e70f      	b.n	8000374 <__udivmoddi4+0xd4>
 8000554:	3e02      	subs	r6, #2
 8000556:	4463      	add	r3, ip
 8000558:	e730      	b.n	80003bc <__udivmoddi4+0x11c>
 800055a:	bf00      	nop

0800055c <__aeabi_idiv0>:
 800055c:	4770      	bx	lr
 800055e:	bf00      	nop

08000560 <read_encoder>:
 * @brief Read encoder value
 * @param[in] encoder A pointer to a structure (encoder_t) containing encoder-related data such as position, velocity, and the last counter value.
 * @param[in] htim A pointer to the timer handle used to read the counter value.
 * @details This function reads a timer setup in encoder mode and finds position and velocity, accounting for overflow and direction change.
 */
void read_encoder(encoder_t *encoder) {
 8000560:	b580      	push	{r7, lr}
 8000562:	b086      	sub	sp, #24
 8000564:	af00      	add	r7, sp, #0
 8000566:	6078      	str	r0, [r7, #4]

	//initialize internal variables
    uint32_t current_counter = __HAL_TIM_GET_COUNTER(encoder->htim); //Inverted due to wiring
 8000568:	687b      	ldr	r3, [r7, #4]
 800056a:	681b      	ldr	r3, [r3, #0]
 800056c:	681b      	ldr	r3, [r3, #0]
 800056e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000570:	613b      	str	r3, [r7, #16]
    int32_t velocity_change;
    float delta_t;
    float current_tick = HAL_GetTick();
 8000572:	f002 f815 	bl	80025a0 <HAL_GetTick>
 8000576:	ee07 0a90 	vmov	s15, r0
 800057a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800057e:	edc7 7a03 	vstr	s15, [r7, #12]

	// Calculate velocity change
	if (current_counter >= encoder->last_counter_value) {
 8000582:	687b      	ldr	r3, [r7, #4]
 8000584:	68db      	ldr	r3, [r3, #12]
 8000586:	693a      	ldr	r2, [r7, #16]
 8000588:	429a      	cmp	r2, r3
 800058a:	d305      	bcc.n	8000598 <read_encoder+0x38>
		velocity_change = current_counter - encoder->last_counter_value; //Velocity has units of counts per timer tick
 800058c:	687b      	ldr	r3, [r7, #4]
 800058e:	68db      	ldr	r3, [r3, #12]
 8000590:	693a      	ldr	r2, [r7, #16]
 8000592:	1ad3      	subs	r3, r2, r3
 8000594:	617b      	str	r3, [r7, #20]
 8000596:	e014      	b.n	80005c2 <read_encoder+0x62>
	} else {
		velocity_change = __HAL_TIM_GET_AUTORELOAD(encoder->htim) - encoder->last_counter_value + current_counter;
 8000598:	687b      	ldr	r3, [r7, #4]
 800059a:	681b      	ldr	r3, [r3, #0]
 800059c:	681b      	ldr	r3, [r3, #0]
 800059e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80005a0:	687b      	ldr	r3, [r7, #4]
 80005a2:	68db      	ldr	r3, [r3, #12]
 80005a4:	1ad2      	subs	r2, r2, r3
 80005a6:	693b      	ldr	r3, [r7, #16]
 80005a8:	4413      	add	r3, r2
 80005aa:	617b      	str	r3, [r7, #20]
		if (!__HAL_TIM_IS_TIM_COUNTING_DOWN(encoder->htim)) { //If encoder is rotating in other direction
 80005ac:	687b      	ldr	r3, [r7, #4]
 80005ae:	681b      	ldr	r3, [r3, #0]
 80005b0:	681b      	ldr	r3, [r3, #0]
 80005b2:	681b      	ldr	r3, [r3, #0]
 80005b4:	f003 0310 	and.w	r3, r3, #16
 80005b8:	2b10      	cmp	r3, #16
 80005ba:	d002      	beq.n	80005c2 <read_encoder+0x62>
			velocity_change *= -1; // Invert for counting down mode
 80005bc:	697b      	ldr	r3, [r7, #20]
 80005be:	425b      	negs	r3, r3
 80005c0:	617b      	str	r3, [r7, #20]
		}
	}
	// Update position and store last counter value
	encoder->position += velocity_change;
 80005c2:	687b      	ldr	r3, [r7, #4]
 80005c4:	689a      	ldr	r2, [r3, #8]
 80005c6:	697b      	ldr	r3, [r7, #20]
 80005c8:	441a      	add	r2, r3
 80005ca:	687b      	ldr	r3, [r7, #4]
 80005cc:	609a      	str	r2, [r3, #8]
	encoder->last_counter_value = current_counter;
 80005ce:	687b      	ldr	r3, [r7, #4]
 80005d0:	693a      	ldr	r2, [r7, #16]
 80005d2:	60da      	str	r2, [r3, #12]

	delta_t = (current_tick > encoder->last_tick) ? ((current_tick - encoder->last_tick)/1000) : 1; //how much time(ms) elapsed since last run
 80005d4:	687b      	ldr	r3, [r7, #4]
 80005d6:	691b      	ldr	r3, [r3, #16]
 80005d8:	ee07 3a90 	vmov	s15, r3
 80005dc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80005e0:	ed97 7a03 	vldr	s14, [r7, #12]
 80005e4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80005e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80005ec:	dd0e      	ble.n	800060c <read_encoder+0xac>
 80005ee:	687b      	ldr	r3, [r7, #4]
 80005f0:	691b      	ldr	r3, [r3, #16]
 80005f2:	ee07 3a90 	vmov	s15, r3
 80005f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80005fa:	ed97 7a03 	vldr	s14, [r7, #12]
 80005fe:	ee37 7a67 	vsub.f32	s14, s14, s15
 8000602:	eddf 6a12 	vldr	s13, [pc, #72]	@ 800064c <read_encoder+0xec>
 8000606:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800060a:	e001      	b.n	8000610 <read_encoder+0xb0>
 800060c:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8000610:	edc7 7a02 	vstr	s15, [r7, #8]
    encoder->velocity = (int16_t)(velocity_change / delta_t); //units of encoder counts / s
 8000614:	697b      	ldr	r3, [r7, #20]
 8000616:	ee07 3a90 	vmov	s15, r3
 800061a:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800061e:	ed97 7a02 	vldr	s14, [r7, #8]
 8000622:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000626:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800062a:	ee17 3a90 	vmov	r3, s15
 800062e:	b21a      	sxth	r2, r3
 8000630:	687b      	ldr	r3, [r7, #4]
 8000632:	809a      	strh	r2, [r3, #4]
    encoder->last_tick = current_tick;
 8000634:	edd7 7a03 	vldr	s15, [r7, #12]
 8000638:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800063c:	ee17 2a90 	vmov	r2, s15
 8000640:	687b      	ldr	r3, [r7, #4]
 8000642:	611a      	str	r2, [r3, #16]


}
 8000644:	bf00      	nop
 8000646:	3718      	adds	r7, #24
 8000648:	46bd      	mov	sp, r7
 800064a:	bd80      	pop	{r7, pc}
 800064c:	447a0000 	.word	0x447a0000

08000650 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8000650:	b480      	push	{r7}
 8000652:	b083      	sub	sp, #12
 8000654:	af00      	add	r7, sp, #0
 8000656:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000658:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 800065c:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 8000660:	f003 0301 	and.w	r3, r3, #1
 8000664:	2b00      	cmp	r3, #0
 8000666:	d013      	beq.n	8000690 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8000668:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 800066c:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 8000670:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000674:	2b00      	cmp	r3, #0
 8000676:	d00b      	beq.n	8000690 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8000678:	e000      	b.n	800067c <ITM_SendChar+0x2c>
    {
      __NOP();
 800067a:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 800067c:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000680:	681b      	ldr	r3, [r3, #0]
 8000682:	2b00      	cmp	r3, #0
 8000684:	d0f9      	beq.n	800067a <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8000686:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 800068a:	687a      	ldr	r2, [r7, #4]
 800068c:	b2d2      	uxtb	r2, r2
 800068e:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8000690:	687b      	ldr	r3, [r7, #4]
}
 8000692:	4618      	mov	r0, r3
 8000694:	370c      	adds	r7, #12
 8000696:	46bd      	mov	sp, r7
 8000698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800069c:	4770      	bx	lr
	...

080006a0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80006a0:	b580      	push	{r7, lr}
 80006a2:	b0a2      	sub	sp, #136	@ 0x88
 80006a4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80006a6:	f001 ff12 	bl	80024ce <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80006aa:	f000 f995 	bl	80009d8 <SystemClock_Config>

/* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 80006ae:	f000 f9e2 	bl	8000a76 <PeriphCommonClock_Config>

  /* USER CODE BEGIN SysInit */
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80006b2:	f000 fffd 	bl	80016b0 <MX_GPIO_Init>
  MX_TIM1_Init();
 80006b6:	f000 fbd5 	bl	8000e64 <MX_TIM1_Init>
  MX_ADC1_Init();
 80006ba:	f000 fa07 	bl	8000acc <MX_ADC1_Init>
  MX_ADC2_Init();
 80006be:	f000 fa7b 	bl	8000bb8 <MX_ADC2_Init>
  MX_ADC3_Init();
 80006c2:	f000 faed 	bl	8000ca0 <MX_ADC3_Init>
  MX_TIM2_Init();
 80006c6:	f000 fcc3 	bl	8001050 <MX_TIM2_Init>
  MX_SPI3_Init();
 80006ca:	f000 fb8d 	bl	8000de8 <MX_SPI3_Init>
  MX_TIM3_Init();
 80006ce:	f000 fd13 	bl	80010f8 <MX_TIM3_Init>
  MX_USART3_UART_Init();
 80006d2:	f000 ffbd 	bl	8001650 <MX_USART3_UART_Init>
  MX_TIM4_Init();
 80006d6:	f000 fd65 	bl	80011a4 <MX_TIM4_Init>
  MX_TIM5_Init();
 80006da:	f000 fdb9 	bl	8001250 <MX_TIM5_Init>
  MX_I2C2_Init();
 80006de:	f000 fb43 	bl	8000d68 <MX_I2C2_Init>
  MX_TIM8_Init();
 80006e2:	f000 fe81 	bl	80013e8 <MX_TIM8_Init>
  MX_TIM15_Init();
 80006e6:	f000 ff33 	bl	8001550 <MX_TIM15_Init>
  MX_TIM17_Init();
 80006ea:	f000 ff89 	bl	8001600 <MX_TIM17_Init>
  MX_TIM7_Init();
 80006ee:	f000 fe45 	bl	800137c <MX_TIM7_Init>
  MX_TIM6_Init();
 80006f2:	f000 fe0d 	bl	8001310 <MX_TIM6_Init>
  /* USER CODE BEGIN 2 */

  //Put timers in correct mode
  ;
//  HAL_TIM_Base_Start_IT(&htim6);
  HAL_TIM_Base_Start_IT(&htim7);
 80006f6:	48a0      	ldr	r0, [pc, #640]	@ (8000978 <main+0x2d8>)
 80006f8:	f005 f868 	bl	80057cc <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim17);
 80006fc:	489f      	ldr	r0, [pc, #636]	@ (800097c <main+0x2dc>)
 80006fe:	f005 f865 	bl	80057cc <HAL_TIM_Base_Start_IT>
  HAL_TIM_IC_Start_IT(&htim15, TIM_CHANNEL_1);
 8000702:	2100      	movs	r1, #0
 8000704:	489e      	ldr	r0, [pc, #632]	@ (8000980 <main+0x2e0>)
 8000706:	f005 fa87 	bl	8005c18 <HAL_TIM_IC_Start_IT>
  //Set ADC in correct mode
  HAL_ADC_Start(&hadc1);
 800070a:	489e      	ldr	r0, [pc, #632]	@ (8000984 <main+0x2e4>)
 800070c:	f002 fa66 	bl	8002bdc <HAL_ADC_Start>
  HAL_ADC_Start(&hadc2);
 8000710:	489d      	ldr	r0, [pc, #628]	@ (8000988 <main+0x2e8>)
 8000712:	f002 fa63 	bl	8002bdc <HAL_ADC_Start>
  //hadc1.Init.EOCSelection = DISABLE; //Apparently important
  //hadc2.Init.EOCSelection = DISABLE; //Apparently important
  HAL_ADC_Start(&hadc3);
 8000716:	489d      	ldr	r0, [pc, #628]	@ (800098c <main+0x2ec>)
 8000718:	f002 fa60 	bl	8002bdc <HAL_ADC_Start>
  //hadc3.Init.EOCSelection = DISABLE; //Apparently important


	// Start PWM for motor 1 and motor 2 channels
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 800071c:	2100      	movs	r1, #0
 800071e:	489c      	ldr	r0, [pc, #624]	@ (8000990 <main+0x2f0>)
 8000720:	f005 f91c 	bl	800595c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8000724:	2104      	movs	r1, #4
 8000726:	489a      	ldr	r0, [pc, #616]	@ (8000990 <main+0x2f0>)
 8000728:	f005 f918 	bl	800595c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 800072c:	2108      	movs	r1, #8
 800072e:	4898      	ldr	r0, [pc, #608]	@ (8000990 <main+0x2f0>)
 8000730:	f005 f914 	bl	800595c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 8000734:	210c      	movs	r1, #12
 8000736:	4896      	ldr	r0, [pc, #600]	@ (8000990 <main+0x2f0>)
 8000738:	f005 f910 	bl	800595c <HAL_TIM_PWM_Start>

	// Assign motor 1 to Timer 1 channels 1 and 3
	motor1.chA = &(htim1.Instance->CCR2);
 800073c:	4b94      	ldr	r3, [pc, #592]	@ (8000990 <main+0x2f0>)
 800073e:	681b      	ldr	r3, [r3, #0]
 8000740:	3338      	adds	r3, #56	@ 0x38
 8000742:	4a94      	ldr	r2, [pc, #592]	@ (8000994 <main+0x2f4>)
 8000744:	6013      	str	r3, [r2, #0]
	motor1.chB = &(htim1.Instance->CCR4);
 8000746:	4b92      	ldr	r3, [pc, #584]	@ (8000990 <main+0x2f0>)
 8000748:	681b      	ldr	r3, [r3, #0]
 800074a:	3340      	adds	r3, #64	@ 0x40
 800074c:	4a91      	ldr	r2, [pc, #580]	@ (8000994 <main+0x2f4>)
 800074e:	6053      	str	r3, [r2, #4]
	motor1.Period = __HAL_TIM_GET_AUTORELOAD(&htim1);
 8000750:	4b8f      	ldr	r3, [pc, #572]	@ (8000990 <main+0x2f0>)
 8000752:	681b      	ldr	r3, [r3, #0]
 8000754:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000756:	4a8f      	ldr	r2, [pc, #572]	@ (8000994 <main+0x2f4>)
 8000758:	6093      	str	r3, [r2, #8]

	// Assign motor 2 to Timer 1 channels 2 and 4
	motor2.chA = &(htim1.Instance->CCR1);
 800075a:	4b8d      	ldr	r3, [pc, #564]	@ (8000990 <main+0x2f0>)
 800075c:	681b      	ldr	r3, [r3, #0]
 800075e:	3334      	adds	r3, #52	@ 0x34
 8000760:	4a8d      	ldr	r2, [pc, #564]	@ (8000998 <main+0x2f8>)
 8000762:	6013      	str	r3, [r2, #0]
	motor2.chB = &(htim1.Instance->CCR3);
 8000764:	4b8a      	ldr	r3, [pc, #552]	@ (8000990 <main+0x2f0>)
 8000766:	681b      	ldr	r3, [r3, #0]
 8000768:	333c      	adds	r3, #60	@ 0x3c
 800076a:	4a8b      	ldr	r2, [pc, #556]	@ (8000998 <main+0x2f8>)
 800076c:	6053      	str	r3, [r2, #4]
	motor2.Period = __HAL_TIM_GET_AUTORELOAD(&htim1);
 800076e:	4b88      	ldr	r3, [pc, #544]	@ (8000990 <main+0x2f0>)
 8000770:	681b      	ldr	r3, [r3, #0]
 8000772:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000774:	4a88      	ldr	r2, [pc, #544]	@ (8000998 <main+0x2f8>)
 8000776:	6093      	str	r3, [r2, #8]

  	// Enable motors 1 (PB1) and 2 (PB2)
  	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_12|GPIO_PIN_13, GPIO_PIN_SET);
 8000778:	2201      	movs	r2, #1
 800077a:	f243 0106 	movw	r1, #12294	@ 0x3006
 800077e:	4887      	ldr	r0, [pc, #540]	@ (800099c <main+0x2fc>)
 8000780:	f003 faf0 	bl	8003d64 <HAL_GPIO_WritePin>

	//Set initial duty cycles
	set_duty(&motor1, 0);
 8000784:	ed9f 0a86 	vldr	s0, [pc, #536]	@ 80009a0 <main+0x300>
 8000788:	4882      	ldr	r0, [pc, #520]	@ (8000994 <main+0x2f4>)
 800078a:	f001 f8ab 	bl	80018e4 <set_duty>
	set_duty(&motor2, 0);
 800078e:	ed9f 0a84 	vldr	s0, [pc, #528]	@ 80009a0 <main+0x300>
 8000792:	4881      	ldr	r0, [pc, #516]	@ (8000998 <main+0x2f8>)
 8000794:	f001 f8a6 	bl	80018e4 <set_duty>

	// Initialize encoders
	int16_t mot1_velocity = 0;
 8000798:	2300      	movs	r3, #0
 800079a:	f8a7 3080 	strh.w	r3, [r7, #128]	@ 0x80
	int32_t mot1_position = 0;
 800079e:	2300      	movs	r3, #0
 80007a0:	67fb      	str	r3, [r7, #124]	@ 0x7c
	uint32_t enc1_lastval = 0;
 80007a2:	2300      	movs	r3, #0
 80007a4:	67bb      	str	r3, [r7, #120]	@ 0x78
	uint32_t last_tick1 = 0;
 80007a6:	2300      	movs	r3, #0
 80007a8:	677b      	str	r3, [r7, #116]	@ 0x74
	encoder1 = (encoder_t){&htim3, mot1_velocity, mot1_position, enc1_lastval, last_tick1};
 80007aa:	4b7e      	ldr	r3, [pc, #504]	@ (80009a4 <main+0x304>)
 80007ac:	4a7e      	ldr	r2, [pc, #504]	@ (80009a8 <main+0x308>)
 80007ae:	601a      	str	r2, [r3, #0]
 80007b0:	4a7c      	ldr	r2, [pc, #496]	@ (80009a4 <main+0x304>)
 80007b2:	f8b7 3080 	ldrh.w	r3, [r7, #128]	@ 0x80
 80007b6:	8093      	strh	r3, [r2, #4]
 80007b8:	4a7a      	ldr	r2, [pc, #488]	@ (80009a4 <main+0x304>)
 80007ba:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80007bc:	6093      	str	r3, [r2, #8]
 80007be:	4a79      	ldr	r2, [pc, #484]	@ (80009a4 <main+0x304>)
 80007c0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80007c2:	60d3      	str	r3, [r2, #12]
 80007c4:	4a77      	ldr	r2, [pc, #476]	@ (80009a4 <main+0x304>)
 80007c6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80007c8:	6113      	str	r3, [r2, #16]

	int16_t mot2_velocity = 0;
 80007ca:	2300      	movs	r3, #0
 80007cc:	f8a7 3072 	strh.w	r3, [r7, #114]	@ 0x72
	int32_t mot2_position = 0;
 80007d0:	2300      	movs	r3, #0
 80007d2:	66fb      	str	r3, [r7, #108]	@ 0x6c
	uint32_t enc2_lastval = 0;
 80007d4:	2300      	movs	r3, #0
 80007d6:	66bb      	str	r3, [r7, #104]	@ 0x68
	uint32_t last_tick2 = 0;
 80007d8:	2300      	movs	r3, #0
 80007da:	667b      	str	r3, [r7, #100]	@ 0x64
	encoder2 = (encoder_t){&htim4, mot2_velocity, mot2_position, enc2_lastval, last_tick2};
 80007dc:	4b73      	ldr	r3, [pc, #460]	@ (80009ac <main+0x30c>)
 80007de:	4a74      	ldr	r2, [pc, #464]	@ (80009b0 <main+0x310>)
 80007e0:	601a      	str	r2, [r3, #0]
 80007e2:	4a72      	ldr	r2, [pc, #456]	@ (80009ac <main+0x30c>)
 80007e4:	f8b7 3072 	ldrh.w	r3, [r7, #114]	@ 0x72
 80007e8:	8093      	strh	r3, [r2, #4]
 80007ea:	4a70      	ldr	r2, [pc, #448]	@ (80009ac <main+0x30c>)
 80007ec:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80007ee:	6093      	str	r3, [r2, #8]
 80007f0:	4a6e      	ldr	r2, [pc, #440]	@ (80009ac <main+0x30c>)
 80007f2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80007f4:	60d3      	str	r3, [r2, #12]
 80007f6:	4a6d      	ldr	r2, [pc, #436]	@ (80009ac <main+0x30c>)
 80007f8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80007fa:	6113      	str	r3, [r2, #16]

	// Start the encoders and enable interrupts
	HAL_TIM_Encoder_Start_IT(&htim3, TIM_CHANNEL_ALL);
 80007fc:	213c      	movs	r1, #60	@ 0x3c
 80007fe:	486a      	ldr	r0, [pc, #424]	@ (80009a8 <main+0x308>)
 8000800:	f005 fbfa 	bl	8005ff8 <HAL_TIM_Encoder_Start_IT>
	__HAL_TIM_SET_COUNTER(&htim3,0);
 8000804:	4b68      	ldr	r3, [pc, #416]	@ (80009a8 <main+0x308>)
 8000806:	681b      	ldr	r3, [r3, #0]
 8000808:	2200      	movs	r2, #0
 800080a:	625a      	str	r2, [r3, #36]	@ 0x24
	HAL_TIM_Encoder_Start_IT(&htim4, TIM_CHANNEL_ALL);
 800080c:	213c      	movs	r1, #60	@ 0x3c
 800080e:	4868      	ldr	r0, [pc, #416]	@ (80009b0 <main+0x310>)
 8000810:	f005 fbf2 	bl	8005ff8 <HAL_TIM_Encoder_Start_IT>
	__HAL_TIM_SET_COUNTER(&htim4,0);
 8000814:	4b66      	ldr	r3, [pc, #408]	@ (80009b0 <main+0x310>)
 8000816:	681b      	ldr	r3, [r3, #0]
 8000818:	2200      	movs	r2, #0
 800081a:	625a      	str	r2, [r3, #36]	@ 0x24

	uint32_t previousMillis = 0;//for debug
 800081c:	2300      	movs	r3, #0
 800081e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84

	//Set test duty cycles
	set_duty(&motor1, 0);
 8000822:	ed9f 0a5f 	vldr	s0, [pc, #380]	@ 80009a0 <main+0x300>
 8000826:	485b      	ldr	r0, [pc, #364]	@ (8000994 <main+0x2f4>)
 8000828:	f001 f85c 	bl	80018e4 <set_duty>
	set_duty(&motor2, 0);
 800082c:	ed9f 0a5c 	vldr	s0, [pc, #368]	@ 80009a0 <main+0x300>
 8000830:	4859      	ldr	r0, [pc, #356]	@ (8000998 <main+0x2f8>)
 8000832:	f001 f857 	bl	80018e4 <set_duty>


	// Initialize controllers
	float Pgain_velocity2 = 0.04;
 8000836:	4b5f      	ldr	r3, [pc, #380]	@ (80009b4 <main+0x314>)
 8000838:	663b      	str	r3, [r7, #96]	@ 0x60
	float Igain_velocity2 = 0.01;
 800083a:	4b5f      	ldr	r3, [pc, #380]	@ (80009b8 <main+0x318>)
 800083c:	65fb      	str	r3, [r7, #92]	@ 0x5c
	int32_t velocity_setpoint2 = 0;
 800083e:	2300      	movs	r3, #0
 8000840:	65bb      	str	r3, [r7, #88]	@ 0x58
	int32_t esum2 = 0;
 8000842:	2300      	movs	r3, #0
 8000844:	657b      	str	r3, [r7, #84]	@ 0x54
	controller2 = (controller_t){Pgain_velocity2, Igain_velocity2, velocity_setpoint2, esum2};
 8000846:	4a5d      	ldr	r2, [pc, #372]	@ (80009bc <main+0x31c>)
 8000848:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800084a:	6013      	str	r3, [r2, #0]
 800084c:	4a5b      	ldr	r2, [pc, #364]	@ (80009bc <main+0x31c>)
 800084e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8000850:	6053      	str	r3, [r2, #4]
 8000852:	4a5a      	ldr	r2, [pc, #360]	@ (80009bc <main+0x31c>)
 8000854:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8000856:	6093      	str	r3, [r2, #8]
 8000858:	4a58      	ldr	r2, [pc, #352]	@ (80009bc <main+0x31c>)
 800085a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800085c:	60d3      	str	r3, [r2, #12]



  uint8_t task = 0; //State variable for main loop
 800085e:	2300      	movs	r3, #0
 8000860:	f887 3083 	strb.w	r3, [r7, #131]	@ 0x83
  uint8_t T1State = 0; //Task 1 State
 8000864:	2300      	movs	r3, #0
 8000866:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
  uint8_t T2State = 0; //Task 2 State
 800086a:	2300      	movs	r3, #0
 800086c:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
  uint8_t T3State = 0; //Task 3 State
 8000870:	2300      	movs	r3, #0
 8000872:	f887 3051 	strb.w	r3, [r7, #81]	@ 0x51
  uint8_t T4State = 0; //Task 4 State
 8000876:	2300      	movs	r3, #0
 8000878:	f887 3050 	strb.w	r3, [r7, #80]	@ 0x50
  uint8_t T5State = 0; //Task 5 State
 800087c:	2300      	movs	r3, #0
 800087e:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
  uint8_t T6State = 0; //Task 6 State
 8000882:	2300      	movs	r3, #0
 8000884:	f887 304e 	strb.w	r3, [r7, #78]	@ 0x4e

  //Set motors, metal detector, and camera to ON by default. Will turn off if battery too low or killswitch active
   uint8_t DriveON_Rad = 1; //Radio Drive ON
 8000888:	2301      	movs	r3, #1
 800088a:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d
   uint8_t DriveON_MD = 1; //Metal Detector Drive ON
 800088e:	2301      	movs	r3, #1
 8000890:	f887 304c 	strb.w	r3, [r7, #76]	@ 0x4c
   uint8_t ArmON = 1;
 8000894:	2301      	movs	r3, #1
 8000896:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b

   uint8_t OpenMV = 1; //Camera Update On
 800089a:	2301      	movs	r3, #1
 800089c:	f887 304a 	strb.w	r3, [r7, #74]	@ 0x4a


   uint8_t Follow = 1; //Follow mode
 80008a0:	2301      	movs	r3, #1
 80008a2:	f887 3049 	strb.w	r3, [r7, #73]	@ 0x49



   //Set Kill switch to be off by default
   uint8_t BatKill = 0; //If Kill is 1 then turn everything off
 80008a6:	2300      	movs	r3, #0
 80008a8:	f887 3048 	strb.w	r3, [r7, #72]	@ 0x48
   uint8_t RadKill = 0; //Radio Kill switch
 80008ac:	2300      	movs	r3, #0
 80008ae:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47

   //Initialize a distance and angle setpoint
   float Distance_Target = 0;
 80008b2:	f04f 0300 	mov.w	r3, #0
 80008b6:	643b      	str	r3, [r7, #64]	@ 0x40
   float Angle_Target = 0;
 80008b8:	f04f 0300 	mov.w	r3, #0
 80008bc:	63fb      	str	r3, [r7, #60]	@ 0x3c


   //Set timer 6 PSC to impulse
   TIM6->PSC = impuls;
 80008be:	4b40      	ldr	r3, [pc, #256]	@ (80009c0 <main+0x320>)
 80008c0:	881a      	ldrh	r2, [r3, #0]
 80008c2:	4b40      	ldr	r3, [pc, #256]	@ (80009c4 <main+0x324>)
 80008c4:	629a      	str	r2, [r3, #40]	@ 0x28
   //Set timer 7 PSC to impulse+Delay

   TIM7->PSC = (impuls+Delay_MD);
 80008c6:	4b3e      	ldr	r3, [pc, #248]	@ (80009c0 <main+0x320>)
 80008c8:	881b      	ldrh	r3, [r3, #0]
 80008ca:	461a      	mov	r2, r3
 80008cc:	4b3e      	ldr	r3, [pc, #248]	@ (80009c8 <main+0x328>)
 80008ce:	881b      	ldrh	r3, [r3, #0]
 80008d0:	441a      	add	r2, r3
 80008d2:	4b3e      	ldr	r3, [pc, #248]	@ (80009cc <main+0x32c>)
 80008d4:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1) {
	  //Run FSM
	  switch(task){
 80008d6:	f897 3083 	ldrb.w	r3, [r7, #131]	@ 0x83
 80008da:	2b06      	cmp	r3, #6
 80008dc:	d8fb      	bhi.n	80008d6 <main+0x236>
 80008de:	a201      	add	r2, pc, #4	@ (adr r2, 80008e4 <main+0x244>)
 80008e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80008e4:	08000901 	.word	0x08000901
 80008e8:	08000909 	.word	0x08000909
 80008ec:	08000911 	.word	0x08000911
 80008f0:	08000919 	.word	0x08000919
 80008f4:	0800095d 	.word	0x0800095d
 80008f8:	08000965 	.word	0x08000965
 80008fc:	0800096d 	.word	0x0800096d

	  case 0: //State 0
		  //State 0: INIT
		  //Do not make file for this, just Initialize as necessary
		  task = 1;
 8000900:	2301      	movs	r3, #1
 8000902:	f887 3083 	strb.w	r3, [r7, #131]	@ 0x83
		  break;
 8000906:	e036      	b.n	8000976 <main+0x2d6>

	  case 1: //State 1
		  //State 1: Diagnostics
		  //Check battery and shut off if necessary
		  //task1_run(&T1State, hadc2,&BatKill);
		  task = 2;
 8000908:	2302      	movs	r3, #2
 800090a:	f887 3083 	strb.w	r3, [r7, #131]	@ 0x83
		  break;
 800090e:	e032      	b.n	8000976 <main+0x2d6>

	  case 2: //State 2
		  //State 2: Radio
		  //Check killswitches and radio, act accordingly
		  //task2_run(&T2State,&BatKill,&RadKill,&usWidth,&DriveON_Rad,&ArmON,&MDON,&OpenMV);
	  	  task = 3;
 8000910:	2303      	movs	r3, #3
 8000912:	f887 3083 	strb.w	r3, [r7, #131]	@ 0x83
	  	  break;
 8000916:	e02e      	b.n	8000976 <main+0x2d6>

	  case 3: //State 3
		  //State 3: OpenMV Camera
	  	  //task3_run(&T3State,&Distance_Target,&Angle_Target,&SPI_Rec,&Follow,&OpenMV, hspi3);
		  if (HAL_GetTick() - previousMillis >= 100) {
 8000918:	f001 fe42 	bl	80025a0 <HAL_GetTick>
 800091c:	4602      	mov	r2, r0
 800091e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8000922:	1ad3      	subs	r3, r2, r3
 8000924:	2b63      	cmp	r3, #99	@ 0x63
 8000926:	d915      	bls.n	8000954 <main+0x2b4>
		  	          previousMillis = HAL_GetTick();
 8000928:	f001 fe3a 	bl	80025a0 <HAL_GetTick>
 800092c:	f8c7 0084 	str.w	r0, [r7, #132]	@ 0x84
		  	          run_control(&controller2, &motor2, &encoder2);
 8000930:	4a1e      	ldr	r2, [pc, #120]	@ (80009ac <main+0x30c>)
 8000932:	4919      	ldr	r1, [pc, #100]	@ (8000998 <main+0x2f8>)
 8000934:	4821      	ldr	r0, [pc, #132]	@ (80009bc <main+0x31c>)
 8000936:	f001 f843 	bl	80019c0 <run_control>
//		  	          read_encoder(&encoder1);
//		  	          read_encoder(&encoder2);
//		  	    	  printf("Encoder1 position: %ld\n", encoder1.position);
//		  	    	  printf("Encoder1 Velocity: %d\n", encoder1.velocity);
		  	    	  printf("Encoder2 position: %ld\n", encoder2.position);
 800093a:	4b1c      	ldr	r3, [pc, #112]	@ (80009ac <main+0x30c>)
 800093c:	689b      	ldr	r3, [r3, #8]
 800093e:	4619      	mov	r1, r3
 8000940:	4823      	ldr	r0, [pc, #140]	@ (80009d0 <main+0x330>)
 8000942:	f007 fc45 	bl	80081d0 <iprintf>
		  	    	  printf("Encoder2 Velocity: %d\n", encoder2.velocity);
 8000946:	4b19      	ldr	r3, [pc, #100]	@ (80009ac <main+0x30c>)
 8000948:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800094c:	4619      	mov	r1, r3
 800094e:	4821      	ldr	r0, [pc, #132]	@ (80009d4 <main+0x334>)
 8000950:	f007 fc3e 	bl	80081d0 <iprintf>
		  }
		  task = 4;
 8000954:	2304      	movs	r3, #4
 8000956:	f887 3083 	strb.w	r3, [r7, #131]	@ 0x83
	  	  break;
 800095a:	e00c      	b.n	8000976 <main+0x2d6>

	  case 4: //State 4
		  //State 4: Metal Detector
	  	  //task4_run(&T4State);
	  	  task = 5;
 800095c:	2305      	movs	r3, #5
 800095e:	f887 3083 	strb.w	r3, [r7, #131]	@ 0x83
	  	  break;
 8000962:	e008      	b.n	8000976 <main+0x2d6>

	  case 5: //State 5
		  //State 5: Arm Motor
	  	  //task5_run(&T5State,&ArmON,&Metal_Found,htim17,&sumval);
	  	  task = 6;
 8000964:	2306      	movs	r3, #6
 8000966:	f887 3083 	strb.w	r3, [r7, #131]	@ 0x83
	  	  break;
 800096a:	e004      	b.n	8000976 <main+0x2d6>

	  case 6: //State 6
		  //State 6:
	  	  //Insert State 6 class here
		  //task6_run(&T6State, &DriveON_MD, &DriveON_Rad, &Follow,&Distance_Target,&Angle_Target);
	  	  task = 1; //Do not go back to init
 800096c:	2301      	movs	r3, #1
 800096e:	f887 3083 	strb.w	r3, [r7, #131]	@ 0x83
	  	  break;
 8000972:	bf00      	nop
 8000974:	e7af      	b.n	80008d6 <main+0x236>
	  switch(task){
 8000976:	e7ae      	b.n	80008d6 <main+0x236>
 8000978:	20000434 	.word	0x20000434
 800097c:	20000518 	.word	0x20000518
 8000980:	200004cc 	.word	0x200004cc
 8000984:	20000088 	.word	0x20000088
 8000988:	200000ec 	.word	0x200000ec
 800098c:	20000150 	.word	0x20000150
 8000990:	2000026c 	.word	0x2000026c
 8000994:	20000600 	.word	0x20000600
 8000998:	2000060c 	.word	0x2000060c
 800099c:	48000400 	.word	0x48000400
 80009a0:	00000000 	.word	0x00000000
 80009a4:	20000618 	.word	0x20000618
 80009a8:	20000304 	.word	0x20000304
 80009ac:	2000062c 	.word	0x2000062c
 80009b0:	20000350 	.word	0x20000350
 80009b4:	3d23d70a 	.word	0x3d23d70a
 80009b8:	3c23d70a 	.word	0x3c23d70a
 80009bc:	20000640 	.word	0x20000640
 80009c0:	20000000 	.word	0x20000000
 80009c4:	40001000 	.word	0x40001000
 80009c8:	20000002 	.word	0x20000002
 80009cc:	40001400 	.word	0x40001400
 80009d0:	08008ec4 	.word	0x08008ec4
 80009d4:	08008edc 	.word	0x08008edc

080009d8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80009d8:	b580      	push	{r7, lr}
 80009da:	b096      	sub	sp, #88	@ 0x58
 80009dc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80009de:	f107 0314 	add.w	r3, r7, #20
 80009e2:	2244      	movs	r2, #68	@ 0x44
 80009e4:	2100      	movs	r1, #0
 80009e6:	4618      	mov	r0, r3
 80009e8:	f007 fc47 	bl	800827a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80009ec:	463b      	mov	r3, r7
 80009ee:	2200      	movs	r2, #0
 80009f0:	601a      	str	r2, [r3, #0]
 80009f2:	605a      	str	r2, [r3, #4]
 80009f4:	609a      	str	r2, [r3, #8]
 80009f6:	60da      	str	r2, [r3, #12]
 80009f8:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80009fa:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80009fe:	f003 fb09 	bl	8004014 <HAL_PWREx_ControlVoltageScaling>
 8000a02:	4603      	mov	r3, r0
 8000a04:	2b00      	cmp	r3, #0
 8000a06:	d001      	beq.n	8000a0c <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000a08:	f000 ff64 	bl	80018d4 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000a0c:	2301      	movs	r3, #1
 8000a0e:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000a10:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000a14:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000a16:	2302      	movs	r3, #2
 8000a18:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000a1a:	2303      	movs	r3, #3
 8000a1c:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 5;
 8000a1e:	2305      	movs	r3, #5
 8000a20:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 32;
 8000a22:	2320      	movs	r3, #32
 8000a24:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000a26:	2307      	movs	r3, #7
 8000a28:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000a2a:	2302      	movs	r3, #2
 8000a2c:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000a2e:	2302      	movs	r3, #2
 8000a30:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000a32:	f107 0314 	add.w	r3, r7, #20
 8000a36:	4618      	mov	r0, r3
 8000a38:	f003 fb42 	bl	80040c0 <HAL_RCC_OscConfig>
 8000a3c:	4603      	mov	r3, r0
 8000a3e:	2b00      	cmp	r3, #0
 8000a40:	d001      	beq.n	8000a46 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8000a42:	f000 ff47 	bl	80018d4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000a46:	230f      	movs	r3, #15
 8000a48:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000a4a:	2303      	movs	r3, #3
 8000a4c:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000a4e:	2300      	movs	r3, #0
 8000a50:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000a52:	2300      	movs	r3, #0
 8000a54:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000a56:	2300      	movs	r3, #0
 8000a58:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000a5a:	463b      	mov	r3, r7
 8000a5c:	2104      	movs	r1, #4
 8000a5e:	4618      	mov	r0, r3
 8000a60:	f003 ff0a 	bl	8004878 <HAL_RCC_ClockConfig>
 8000a64:	4603      	mov	r3, r0
 8000a66:	2b00      	cmp	r3, #0
 8000a68:	d001      	beq.n	8000a6e <SystemClock_Config+0x96>
  {
    Error_Handler();
 8000a6a:	f000 ff33 	bl	80018d4 <Error_Handler>
  }
}
 8000a6e:	bf00      	nop
 8000a70:	3758      	adds	r7, #88	@ 0x58
 8000a72:	46bd      	mov	sp, r7
 8000a74:	bd80      	pop	{r7, pc}

08000a76 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8000a76:	b580      	push	{r7, lr}
 8000a78:	b0a2      	sub	sp, #136	@ 0x88
 8000a7a:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000a7c:	1d3b      	adds	r3, r7, #4
 8000a7e:	2284      	movs	r2, #132	@ 0x84
 8000a80:	2100      	movs	r1, #0
 8000a82:	4618      	mov	r0, r3
 8000a84:	f007 fbf9 	bl	800827a <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000a88:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8000a8c:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8000a8e:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000a92:	67bb      	str	r3, [r7, #120]	@ 0x78
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSE;
 8000a94:	2303      	movs	r3, #3
 8000a96:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.PLLSAI1.PLLSAI1M = 5;
 8000a98:	2305      	movs	r3, #5
 8000a9a:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 8000a9c:	2318      	movs	r3, #24
 8000a9e:	613b      	str	r3, [r7, #16]
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8000aa0:	2307      	movs	r3, #7
 8000aa2:	617b      	str	r3, [r7, #20]
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8000aa4:	2302      	movs	r3, #2
 8000aa6:	61bb      	str	r3, [r7, #24]
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8000aa8:	2302      	movs	r3, #2
 8000aaa:	61fb      	str	r3, [r7, #28]
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 8000aac:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8000ab0:	623b      	str	r3, [r7, #32]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000ab2:	1d3b      	adds	r3, r7, #4
 8000ab4:	4618      	mov	r0, r3
 8000ab6:	f004 f903 	bl	8004cc0 <HAL_RCCEx_PeriphCLKConfig>
 8000aba:	4603      	mov	r3, r0
 8000abc:	2b00      	cmp	r3, #0
 8000abe:	d001      	beq.n	8000ac4 <PeriphCommonClock_Config+0x4e>
  {
    Error_Handler();
 8000ac0:	f000 ff08 	bl	80018d4 <Error_Handler>
  }
}
 8000ac4:	bf00      	nop
 8000ac6:	3788      	adds	r7, #136	@ 0x88
 8000ac8:	46bd      	mov	sp, r7
 8000aca:	bd80      	pop	{r7, pc}

08000acc <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000acc:	b580      	push	{r7, lr}
 8000ace:	b08a      	sub	sp, #40	@ 0x28
 8000ad0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000ad2:	f107 031c 	add.w	r3, r7, #28
 8000ad6:	2200      	movs	r2, #0
 8000ad8:	601a      	str	r2, [r3, #0]
 8000ada:	605a      	str	r2, [r3, #4]
 8000adc:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000ade:	1d3b      	adds	r3, r7, #4
 8000ae0:	2200      	movs	r2, #0
 8000ae2:	601a      	str	r2, [r3, #0]
 8000ae4:	605a      	str	r2, [r3, #4]
 8000ae6:	609a      	str	r2, [r3, #8]
 8000ae8:	60da      	str	r2, [r3, #12]
 8000aea:	611a      	str	r2, [r3, #16]
 8000aec:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000aee:	4b2f      	ldr	r3, [pc, #188]	@ (8000bac <MX_ADC1_Init+0xe0>)
 8000af0:	4a2f      	ldr	r2, [pc, #188]	@ (8000bb0 <MX_ADC1_Init+0xe4>)
 8000af2:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000af4:	4b2d      	ldr	r3, [pc, #180]	@ (8000bac <MX_ADC1_Init+0xe0>)
 8000af6:	2200      	movs	r2, #0
 8000af8:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000afa:	4b2c      	ldr	r3, [pc, #176]	@ (8000bac <MX_ADC1_Init+0xe0>)
 8000afc:	2200      	movs	r2, #0
 8000afe:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000b00:	4b2a      	ldr	r3, [pc, #168]	@ (8000bac <MX_ADC1_Init+0xe0>)
 8000b02:	2200      	movs	r2, #0
 8000b04:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000b06:	4b29      	ldr	r3, [pc, #164]	@ (8000bac <MX_ADC1_Init+0xe0>)
 8000b08:	2200      	movs	r2, #0
 8000b0a:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000b0c:	4b27      	ldr	r3, [pc, #156]	@ (8000bac <MX_ADC1_Init+0xe0>)
 8000b0e:	2204      	movs	r2, #4
 8000b10:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000b12:	4b26      	ldr	r3, [pc, #152]	@ (8000bac <MX_ADC1_Init+0xe0>)
 8000b14:	2200      	movs	r2, #0
 8000b16:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000b18:	4b24      	ldr	r3, [pc, #144]	@ (8000bac <MX_ADC1_Init+0xe0>)
 8000b1a:	2200      	movs	r2, #0
 8000b1c:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 8000b1e:	4b23      	ldr	r3, [pc, #140]	@ (8000bac <MX_ADC1_Init+0xe0>)
 8000b20:	2201      	movs	r2, #1
 8000b22:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000b24:	4b21      	ldr	r3, [pc, #132]	@ (8000bac <MX_ADC1_Init+0xe0>)
 8000b26:	2200      	movs	r2, #0
 8000b28:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000b2c:	4b1f      	ldr	r3, [pc, #124]	@ (8000bac <MX_ADC1_Init+0xe0>)
 8000b2e:	2200      	movs	r2, #0
 8000b30:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000b32:	4b1e      	ldr	r3, [pc, #120]	@ (8000bac <MX_ADC1_Init+0xe0>)
 8000b34:	2200      	movs	r2, #0
 8000b36:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000b38:	4b1c      	ldr	r3, [pc, #112]	@ (8000bac <MX_ADC1_Init+0xe0>)
 8000b3a:	2200      	movs	r2, #0
 8000b3c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000b40:	4b1a      	ldr	r3, [pc, #104]	@ (8000bac <MX_ADC1_Init+0xe0>)
 8000b42:	2200      	movs	r2, #0
 8000b44:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8000b46:	4b19      	ldr	r3, [pc, #100]	@ (8000bac <MX_ADC1_Init+0xe0>)
 8000b48:	2200      	movs	r2, #0
 8000b4a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000b4e:	4817      	ldr	r0, [pc, #92]	@ (8000bac <MX_ADC1_Init+0xe0>)
 8000b50:	f001 fef4 	bl	800293c <HAL_ADC_Init>
 8000b54:	4603      	mov	r3, r0
 8000b56:	2b00      	cmp	r3, #0
 8000b58:	d001      	beq.n	8000b5e <MX_ADC1_Init+0x92>
  {
    Error_Handler();
 8000b5a:	f000 febb 	bl	80018d4 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000b5e:	2300      	movs	r3, #0
 8000b60:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000b62:	f107 031c 	add.w	r3, r7, #28
 8000b66:	4619      	mov	r1, r3
 8000b68:	4810      	ldr	r0, [pc, #64]	@ (8000bac <MX_ADC1_Init+0xe0>)
 8000b6a:	f002 fd8f 	bl	800368c <HAL_ADCEx_MultiModeConfigChannel>
 8000b6e:	4603      	mov	r3, r0
 8000b70:	2b00      	cmp	r3, #0
 8000b72:	d001      	beq.n	8000b78 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8000b74:	f000 feae 	bl	80018d4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000b78:	4b0e      	ldr	r3, [pc, #56]	@ (8000bb4 <MX_ADC1_Init+0xe8>)
 8000b7a:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000b7c:	2306      	movs	r3, #6
 8000b7e:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8000b80:	2300      	movs	r3, #0
 8000b82:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000b84:	237f      	movs	r3, #127	@ 0x7f
 8000b86:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000b88:	2304      	movs	r3, #4
 8000b8a:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8000b8c:	2300      	movs	r3, #0
 8000b8e:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000b90:	1d3b      	adds	r3, r7, #4
 8000b92:	4619      	mov	r1, r3
 8000b94:	4805      	ldr	r0, [pc, #20]	@ (8000bac <MX_ADC1_Init+0xe0>)
 8000b96:	f002 f8db 	bl	8002d50 <HAL_ADC_ConfigChannel>
 8000b9a:	4603      	mov	r3, r0
 8000b9c:	2b00      	cmp	r3, #0
 8000b9e:	d001      	beq.n	8000ba4 <MX_ADC1_Init+0xd8>
  {
    Error_Handler();
 8000ba0:	f000 fe98 	bl	80018d4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000ba4:	bf00      	nop
 8000ba6:	3728      	adds	r7, #40	@ 0x28
 8000ba8:	46bd      	mov	sp, r7
 8000baa:	bd80      	pop	{r7, pc}
 8000bac:	20000088 	.word	0x20000088
 8000bb0:	50040000 	.word	0x50040000
 8000bb4:	04300002 	.word	0x04300002

08000bb8 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8000bb8:	b580      	push	{r7, lr}
 8000bba:	b086      	sub	sp, #24
 8000bbc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000bbe:	463b      	mov	r3, r7
 8000bc0:	2200      	movs	r2, #0
 8000bc2:	601a      	str	r2, [r3, #0]
 8000bc4:	605a      	str	r2, [r3, #4]
 8000bc6:	609a      	str	r2, [r3, #8]
 8000bc8:	60da      	str	r2, [r3, #12]
 8000bca:	611a      	str	r2, [r3, #16]
 8000bcc:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 8000bce:	4b30      	ldr	r3, [pc, #192]	@ (8000c90 <MX_ADC2_Init+0xd8>)
 8000bd0:	4a30      	ldr	r2, [pc, #192]	@ (8000c94 <MX_ADC2_Init+0xdc>)
 8000bd2:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000bd4:	4b2e      	ldr	r3, [pc, #184]	@ (8000c90 <MX_ADC2_Init+0xd8>)
 8000bd6:	2200      	movs	r2, #0
 8000bd8:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8000bda:	4b2d      	ldr	r3, [pc, #180]	@ (8000c90 <MX_ADC2_Init+0xd8>)
 8000bdc:	2200      	movs	r2, #0
 8000bde:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000be0:	4b2b      	ldr	r3, [pc, #172]	@ (8000c90 <MX_ADC2_Init+0xd8>)
 8000be2:	2200      	movs	r2, #0
 8000be4:	60da      	str	r2, [r3, #12]
  hadc2.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000be6:	4b2a      	ldr	r3, [pc, #168]	@ (8000c90 <MX_ADC2_Init+0xd8>)
 8000be8:	2201      	movs	r2, #1
 8000bea:	611a      	str	r2, [r3, #16]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000bec:	4b28      	ldr	r3, [pc, #160]	@ (8000c90 <MX_ADC2_Init+0xd8>)
 8000bee:	2204      	movs	r2, #4
 8000bf0:	615a      	str	r2, [r3, #20]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8000bf2:	4b27      	ldr	r3, [pc, #156]	@ (8000c90 <MX_ADC2_Init+0xd8>)
 8000bf4:	2200      	movs	r2, #0
 8000bf6:	761a      	strb	r2, [r3, #24]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8000bf8:	4b25      	ldr	r3, [pc, #148]	@ (8000c90 <MX_ADC2_Init+0xd8>)
 8000bfa:	2200      	movs	r2, #0
 8000bfc:	765a      	strb	r2, [r3, #25]
  hadc2.Init.NbrOfConversion = 2;
 8000bfe:	4b24      	ldr	r3, [pc, #144]	@ (8000c90 <MX_ADC2_Init+0xd8>)
 8000c00:	2202      	movs	r2, #2
 8000c02:	61da      	str	r2, [r3, #28]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8000c04:	4b22      	ldr	r3, [pc, #136]	@ (8000c90 <MX_ADC2_Init+0xd8>)
 8000c06:	2200      	movs	r2, #0
 8000c08:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000c0c:	4b20      	ldr	r3, [pc, #128]	@ (8000c90 <MX_ADC2_Init+0xd8>)
 8000c0e:	2200      	movs	r2, #0
 8000c10:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000c12:	4b1f      	ldr	r3, [pc, #124]	@ (8000c90 <MX_ADC2_Init+0xd8>)
 8000c14:	2200      	movs	r2, #0
 8000c16:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8000c18:	4b1d      	ldr	r3, [pc, #116]	@ (8000c90 <MX_ADC2_Init+0xd8>)
 8000c1a:	2200      	movs	r2, #0
 8000c1c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000c20:	4b1b      	ldr	r3, [pc, #108]	@ (8000c90 <MX_ADC2_Init+0xd8>)
 8000c22:	2200      	movs	r2, #0
 8000c24:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc2.Init.OversamplingMode = DISABLE;
 8000c26:	4b1a      	ldr	r3, [pc, #104]	@ (8000c90 <MX_ADC2_Init+0xd8>)
 8000c28:	2200      	movs	r2, #0
 8000c2a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8000c2e:	4818      	ldr	r0, [pc, #96]	@ (8000c90 <MX_ADC2_Init+0xd8>)
 8000c30:	f001 fe84 	bl	800293c <HAL_ADC_Init>
 8000c34:	4603      	mov	r3, r0
 8000c36:	2b00      	cmp	r3, #0
 8000c38:	d001      	beq.n	8000c3e <MX_ADC2_Init+0x86>
  {
    Error_Handler();
 8000c3a:	f000 fe4b 	bl	80018d4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8000c3e:	4b16      	ldr	r3, [pc, #88]	@ (8000c98 <MX_ADC2_Init+0xe0>)
 8000c40:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000c42:	2306      	movs	r3, #6
 8000c44:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8000c46:	2300      	movs	r3, #0
 8000c48:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000c4a:	237f      	movs	r3, #127	@ 0x7f
 8000c4c:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000c4e:	2304      	movs	r3, #4
 8000c50:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000c52:	2300      	movs	r3, #0
 8000c54:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000c56:	463b      	mov	r3, r7
 8000c58:	4619      	mov	r1, r3
 8000c5a:	480d      	ldr	r0, [pc, #52]	@ (8000c90 <MX_ADC2_Init+0xd8>)
 8000c5c:	f002 f878 	bl	8002d50 <HAL_ADC_ConfigChannel>
 8000c60:	4603      	mov	r3, r0
 8000c62:	2b00      	cmp	r3, #0
 8000c64:	d001      	beq.n	8000c6a <MX_ADC2_Init+0xb2>
  {
    Error_Handler();
 8000c66:	f000 fe35 	bl	80018d4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_15;
 8000c6a:	4b0c      	ldr	r3, [pc, #48]	@ (8000c9c <MX_ADC2_Init+0xe4>)
 8000c6c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000c6e:	230c      	movs	r3, #12
 8000c70:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000c72:	463b      	mov	r3, r7
 8000c74:	4619      	mov	r1, r3
 8000c76:	4806      	ldr	r0, [pc, #24]	@ (8000c90 <MX_ADC2_Init+0xd8>)
 8000c78:	f002 f86a 	bl	8002d50 <HAL_ADC_ConfigChannel>
 8000c7c:	4603      	mov	r3, r0
 8000c7e:	2b00      	cmp	r3, #0
 8000c80:	d001      	beq.n	8000c86 <MX_ADC2_Init+0xce>
  {
    Error_Handler();
 8000c82:	f000 fe27 	bl	80018d4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8000c86:	bf00      	nop
 8000c88:	3718      	adds	r7, #24
 8000c8a:	46bd      	mov	sp, r7
 8000c8c:	bd80      	pop	{r7, pc}
 8000c8e:	bf00      	nop
 8000c90:	200000ec 	.word	0x200000ec
 8000c94:	50040100 	.word	0x50040100
 8000c98:	08600004 	.word	0x08600004
 8000c9c:	3ef08000 	.word	0x3ef08000

08000ca0 <MX_ADC3_Init>:
  * @brief ADC3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC3_Init(void)
{
 8000ca0:	b580      	push	{r7, lr}
 8000ca2:	b086      	sub	sp, #24
 8000ca4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000ca6:	463b      	mov	r3, r7
 8000ca8:	2200      	movs	r2, #0
 8000caa:	601a      	str	r2, [r3, #0]
 8000cac:	605a      	str	r2, [r3, #4]
 8000cae:	609a      	str	r2, [r3, #8]
 8000cb0:	60da      	str	r2, [r3, #12]
 8000cb2:	611a      	str	r2, [r3, #16]
 8000cb4:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC3_Init 1 */

  /** Common config
  */
  hadc3.Instance = ADC3;
 8000cb6:	4b29      	ldr	r3, [pc, #164]	@ (8000d5c <MX_ADC3_Init+0xbc>)
 8000cb8:	4a29      	ldr	r2, [pc, #164]	@ (8000d60 <MX_ADC3_Init+0xc0>)
 8000cba:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000cbc:	4b27      	ldr	r3, [pc, #156]	@ (8000d5c <MX_ADC3_Init+0xbc>)
 8000cbe:	2200      	movs	r2, #0
 8000cc0:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 8000cc2:	4b26      	ldr	r3, [pc, #152]	@ (8000d5c <MX_ADC3_Init+0xbc>)
 8000cc4:	2200      	movs	r2, #0
 8000cc6:	609a      	str	r2, [r3, #8]
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000cc8:	4b24      	ldr	r3, [pc, #144]	@ (8000d5c <MX_ADC3_Init+0xbc>)
 8000cca:	2200      	movs	r2, #0
 8000ccc:	60da      	str	r2, [r3, #12]
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000cce:	4b23      	ldr	r3, [pc, #140]	@ (8000d5c <MX_ADC3_Init+0xbc>)
 8000cd0:	2200      	movs	r2, #0
 8000cd2:	611a      	str	r2, [r3, #16]
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000cd4:	4b21      	ldr	r3, [pc, #132]	@ (8000d5c <MX_ADC3_Init+0xbc>)
 8000cd6:	2204      	movs	r2, #4
 8000cd8:	615a      	str	r2, [r3, #20]
  hadc3.Init.LowPowerAutoWait = DISABLE;
 8000cda:	4b20      	ldr	r3, [pc, #128]	@ (8000d5c <MX_ADC3_Init+0xbc>)
 8000cdc:	2200      	movs	r2, #0
 8000cde:	761a      	strb	r2, [r3, #24]
  hadc3.Init.ContinuousConvMode = DISABLE;
 8000ce0:	4b1e      	ldr	r3, [pc, #120]	@ (8000d5c <MX_ADC3_Init+0xbc>)
 8000ce2:	2200      	movs	r2, #0
 8000ce4:	765a      	strb	r2, [r3, #25]
  hadc3.Init.NbrOfConversion = 1;
 8000ce6:	4b1d      	ldr	r3, [pc, #116]	@ (8000d5c <MX_ADC3_Init+0xbc>)
 8000ce8:	2201      	movs	r2, #1
 8000cea:	61da      	str	r2, [r3, #28]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 8000cec:	4b1b      	ldr	r3, [pc, #108]	@ (8000d5c <MX_ADC3_Init+0xbc>)
 8000cee:	2200      	movs	r2, #0
 8000cf0:	f883 2020 	strb.w	r2, [r3, #32]
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000cf4:	4b19      	ldr	r3, [pc, #100]	@ (8000d5c <MX_ADC3_Init+0xbc>)
 8000cf6:	2200      	movs	r2, #0
 8000cf8:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000cfa:	4b18      	ldr	r3, [pc, #96]	@ (8000d5c <MX_ADC3_Init+0xbc>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc3.Init.DMAContinuousRequests = DISABLE;
 8000d00:	4b16      	ldr	r3, [pc, #88]	@ (8000d5c <MX_ADC3_Init+0xbc>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc3.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000d08:	4b14      	ldr	r3, [pc, #80]	@ (8000d5c <MX_ADC3_Init+0xbc>)
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc3.Init.OversamplingMode = DISABLE;
 8000d0e:	4b13      	ldr	r3, [pc, #76]	@ (8000d5c <MX_ADC3_Init+0xbc>)
 8000d10:	2200      	movs	r2, #0
 8000d12:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 8000d16:	4811      	ldr	r0, [pc, #68]	@ (8000d5c <MX_ADC3_Init+0xbc>)
 8000d18:	f001 fe10 	bl	800293c <HAL_ADC_Init>
 8000d1c:	4603      	mov	r3, r0
 8000d1e:	2b00      	cmp	r3, #0
 8000d20:	d001      	beq.n	8000d26 <MX_ADC3_Init+0x86>
  {
    Error_Handler();
 8000d22:	f000 fdd7 	bl	80018d4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8000d26:	4b0f      	ldr	r3, [pc, #60]	@ (8000d64 <MX_ADC3_Init+0xc4>)
 8000d28:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000d2a:	2306      	movs	r3, #6
 8000d2c:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8000d2e:	2300      	movs	r3, #0
 8000d30:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000d32:	237f      	movs	r3, #127	@ 0x7f
 8000d34:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000d36:	2304      	movs	r3, #4
 8000d38:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000d3a:	2300      	movs	r3, #0
 8000d3c:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8000d3e:	463b      	mov	r3, r7
 8000d40:	4619      	mov	r1, r3
 8000d42:	4806      	ldr	r0, [pc, #24]	@ (8000d5c <MX_ADC3_Init+0xbc>)
 8000d44:	f002 f804 	bl	8002d50 <HAL_ADC_ConfigChannel>
 8000d48:	4603      	mov	r3, r0
 8000d4a:	2b00      	cmp	r3, #0
 8000d4c:	d001      	beq.n	8000d52 <MX_ADC3_Init+0xb2>
  {
    Error_Handler();
 8000d4e:	f000 fdc1 	bl	80018d4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 8000d52:	bf00      	nop
 8000d54:	3718      	adds	r7, #24
 8000d56:	46bd      	mov	sp, r7
 8000d58:	bd80      	pop	{r7, pc}
 8000d5a:	bf00      	nop
 8000d5c:	20000150 	.word	0x20000150
 8000d60:	50040200 	.word	0x50040200
 8000d64:	0c900008 	.word	0x0c900008

08000d68 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8000d68:	b580      	push	{r7, lr}
 8000d6a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8000d6c:	4b1b      	ldr	r3, [pc, #108]	@ (8000ddc <MX_I2C2_Init+0x74>)
 8000d6e:	4a1c      	ldr	r2, [pc, #112]	@ (8000de0 <MX_I2C2_Init+0x78>)
 8000d70:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x10909CEC;
 8000d72:	4b1a      	ldr	r3, [pc, #104]	@ (8000ddc <MX_I2C2_Init+0x74>)
 8000d74:	4a1b      	ldr	r2, [pc, #108]	@ (8000de4 <MX_I2C2_Init+0x7c>)
 8000d76:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8000d78:	4b18      	ldr	r3, [pc, #96]	@ (8000ddc <MX_I2C2_Init+0x74>)
 8000d7a:	2200      	movs	r2, #0
 8000d7c:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000d7e:	4b17      	ldr	r3, [pc, #92]	@ (8000ddc <MX_I2C2_Init+0x74>)
 8000d80:	2201      	movs	r2, #1
 8000d82:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000d84:	4b15      	ldr	r3, [pc, #84]	@ (8000ddc <MX_I2C2_Init+0x74>)
 8000d86:	2200      	movs	r2, #0
 8000d88:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8000d8a:	4b14      	ldr	r3, [pc, #80]	@ (8000ddc <MX_I2C2_Init+0x74>)
 8000d8c:	2200      	movs	r2, #0
 8000d8e:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000d90:	4b12      	ldr	r3, [pc, #72]	@ (8000ddc <MX_I2C2_Init+0x74>)
 8000d92:	2200      	movs	r2, #0
 8000d94:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000d96:	4b11      	ldr	r3, [pc, #68]	@ (8000ddc <MX_I2C2_Init+0x74>)
 8000d98:	2200      	movs	r2, #0
 8000d9a:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000d9c:	4b0f      	ldr	r3, [pc, #60]	@ (8000ddc <MX_I2C2_Init+0x74>)
 8000d9e:	2200      	movs	r2, #0
 8000da0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8000da2:	480e      	ldr	r0, [pc, #56]	@ (8000ddc <MX_I2C2_Init+0x74>)
 8000da4:	f002 fff6 	bl	8003d94 <HAL_I2C_Init>
 8000da8:	4603      	mov	r3, r0
 8000daa:	2b00      	cmp	r3, #0
 8000dac:	d001      	beq.n	8000db2 <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8000dae:	f000 fd91 	bl	80018d4 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000db2:	2100      	movs	r1, #0
 8000db4:	4809      	ldr	r0, [pc, #36]	@ (8000ddc <MX_I2C2_Init+0x74>)
 8000db6:	f003 f888 	bl	8003eca <HAL_I2CEx_ConfigAnalogFilter>
 8000dba:	4603      	mov	r3, r0
 8000dbc:	2b00      	cmp	r3, #0
 8000dbe:	d001      	beq.n	8000dc4 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8000dc0:	f000 fd88 	bl	80018d4 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8000dc4:	2100      	movs	r1, #0
 8000dc6:	4805      	ldr	r0, [pc, #20]	@ (8000ddc <MX_I2C2_Init+0x74>)
 8000dc8:	f003 f8ca 	bl	8003f60 <HAL_I2CEx_ConfigDigitalFilter>
 8000dcc:	4603      	mov	r3, r0
 8000dce:	2b00      	cmp	r3, #0
 8000dd0:	d001      	beq.n	8000dd6 <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 8000dd2:	f000 fd7f 	bl	80018d4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8000dd6:	bf00      	nop
 8000dd8:	bd80      	pop	{r7, pc}
 8000dda:	bf00      	nop
 8000ddc:	200001b4 	.word	0x200001b4
 8000de0:	40005800 	.word	0x40005800
 8000de4:	10909cec 	.word	0x10909cec

08000de8 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8000de8:	b580      	push	{r7, lr}
 8000dea:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8000dec:	4b1b      	ldr	r3, [pc, #108]	@ (8000e5c <MX_SPI3_Init+0x74>)
 8000dee:	4a1c      	ldr	r2, [pc, #112]	@ (8000e60 <MX_SPI3_Init+0x78>)
 8000df0:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8000df2:	4b1a      	ldr	r3, [pc, #104]	@ (8000e5c <MX_SPI3_Init+0x74>)
 8000df4:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000df8:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8000dfa:	4b18      	ldr	r3, [pc, #96]	@ (8000e5c <MX_SPI3_Init+0x74>)
 8000dfc:	2200      	movs	r2, #0
 8000dfe:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_4BIT;
 8000e00:	4b16      	ldr	r3, [pc, #88]	@ (8000e5c <MX_SPI3_Init+0x74>)
 8000e02:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8000e06:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000e08:	4b14      	ldr	r3, [pc, #80]	@ (8000e5c <MX_SPI3_Init+0x74>)
 8000e0a:	2200      	movs	r2, #0
 8000e0c:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000e0e:	4b13      	ldr	r3, [pc, #76]	@ (8000e5c <MX_SPI3_Init+0x74>)
 8000e10:	2200      	movs	r2, #0
 8000e12:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8000e14:	4b11      	ldr	r3, [pc, #68]	@ (8000e5c <MX_SPI3_Init+0x74>)
 8000e16:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000e1a:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000e1c:	4b0f      	ldr	r3, [pc, #60]	@ (8000e5c <MX_SPI3_Init+0x74>)
 8000e1e:	2200      	movs	r2, #0
 8000e20:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000e22:	4b0e      	ldr	r3, [pc, #56]	@ (8000e5c <MX_SPI3_Init+0x74>)
 8000e24:	2200      	movs	r2, #0
 8000e26:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8000e28:	4b0c      	ldr	r3, [pc, #48]	@ (8000e5c <MX_SPI3_Init+0x74>)
 8000e2a:	2200      	movs	r2, #0
 8000e2c:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000e2e:	4b0b      	ldr	r3, [pc, #44]	@ (8000e5c <MX_SPI3_Init+0x74>)
 8000e30:	2200      	movs	r2, #0
 8000e32:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 7;
 8000e34:	4b09      	ldr	r3, [pc, #36]	@ (8000e5c <MX_SPI3_Init+0x74>)
 8000e36:	2207      	movs	r2, #7
 8000e38:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000e3a:	4b08      	ldr	r3, [pc, #32]	@ (8000e5c <MX_SPI3_Init+0x74>)
 8000e3c:	2200      	movs	r2, #0
 8000e3e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000e40:	4b06      	ldr	r3, [pc, #24]	@ (8000e5c <MX_SPI3_Init+0x74>)
 8000e42:	2208      	movs	r2, #8
 8000e44:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8000e46:	4805      	ldr	r0, [pc, #20]	@ (8000e5c <MX_SPI3_Init+0x74>)
 8000e48:	f004 fbc6 	bl	80055d8 <HAL_SPI_Init>
 8000e4c:	4603      	mov	r3, r0
 8000e4e:	2b00      	cmp	r3, #0
 8000e50:	d001      	beq.n	8000e56 <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 8000e52:	f000 fd3f 	bl	80018d4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8000e56:	bf00      	nop
 8000e58:	bd80      	pop	{r7, pc}
 8000e5a:	bf00      	nop
 8000e5c:	20000208 	.word	0x20000208
 8000e60:	40003c00 	.word	0x40003c00

08000e64 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000e64:	b580      	push	{r7, lr}
 8000e66:	b09a      	sub	sp, #104	@ 0x68
 8000e68:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */
  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000e6a:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8000e6e:	2200      	movs	r2, #0
 8000e70:	601a      	str	r2, [r3, #0]
 8000e72:	605a      	str	r2, [r3, #4]
 8000e74:	609a      	str	r2, [r3, #8]
 8000e76:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000e78:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8000e7c:	2200      	movs	r2, #0
 8000e7e:	601a      	str	r2, [r3, #0]
 8000e80:	605a      	str	r2, [r3, #4]
 8000e82:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000e84:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000e88:	2200      	movs	r2, #0
 8000e8a:	601a      	str	r2, [r3, #0]
 8000e8c:	605a      	str	r2, [r3, #4]
 8000e8e:	609a      	str	r2, [r3, #8]
 8000e90:	60da      	str	r2, [r3, #12]
 8000e92:	611a      	str	r2, [r3, #16]
 8000e94:	615a      	str	r2, [r3, #20]
 8000e96:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000e98:	1d3b      	adds	r3, r7, #4
 8000e9a:	222c      	movs	r2, #44	@ 0x2c
 8000e9c:	2100      	movs	r1, #0
 8000e9e:	4618      	mov	r0, r3
 8000ea0:	f007 f9eb 	bl	800827a <memset>

  /* USER CODE BEGIN TIM1_Init 1 */
  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000ea4:	4b68      	ldr	r3, [pc, #416]	@ (8001048 <MX_TIM1_Init+0x1e4>)
 8000ea6:	4a69      	ldr	r2, [pc, #420]	@ (800104c <MX_TIM1_Init+0x1e8>)
 8000ea8:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8000eaa:	4b67      	ldr	r3, [pc, #412]	@ (8001048 <MX_TIM1_Init+0x1e4>)
 8000eac:	2200      	movs	r2, #0
 8000eae:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000eb0:	4b65      	ldr	r3, [pc, #404]	@ (8001048 <MX_TIM1_Init+0x1e4>)
 8000eb2:	2200      	movs	r2, #0
 8000eb4:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 59999;
 8000eb6:	4b64      	ldr	r3, [pc, #400]	@ (8001048 <MX_TIM1_Init+0x1e4>)
 8000eb8:	f64e 225f 	movw	r2, #59999	@ 0xea5f
 8000ebc:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000ebe:	4b62      	ldr	r3, [pc, #392]	@ (8001048 <MX_TIM1_Init+0x1e4>)
 8000ec0:	2200      	movs	r2, #0
 8000ec2:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000ec4:	4b60      	ldr	r3, [pc, #384]	@ (8001048 <MX_TIM1_Init+0x1e4>)
 8000ec6:	2200      	movs	r2, #0
 8000ec8:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000eca:	4b5f      	ldr	r3, [pc, #380]	@ (8001048 <MX_TIM1_Init+0x1e4>)
 8000ecc:	2200      	movs	r2, #0
 8000ece:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000ed0:	485d      	ldr	r0, [pc, #372]	@ (8001048 <MX_TIM1_Init+0x1e4>)
 8000ed2:	f004 fc24 	bl	800571e <HAL_TIM_Base_Init>
 8000ed6:	4603      	mov	r3, r0
 8000ed8:	2b00      	cmp	r3, #0
 8000eda:	d001      	beq.n	8000ee0 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8000edc:	f000 fcfa 	bl	80018d4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000ee0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000ee4:	65bb      	str	r3, [r7, #88]	@ 0x58
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000ee6:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8000eea:	4619      	mov	r1, r3
 8000eec:	4856      	ldr	r0, [pc, #344]	@ (8001048 <MX_TIM1_Init+0x1e4>)
 8000eee:	f005 fbe3 	bl	80066b8 <HAL_TIM_ConfigClockSource>
 8000ef2:	4603      	mov	r3, r0
 8000ef4:	2b00      	cmp	r3, #0
 8000ef6:	d001      	beq.n	8000efc <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8000ef8:	f000 fcec 	bl	80018d4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8000efc:	4852      	ldr	r0, [pc, #328]	@ (8001048 <MX_TIM1_Init+0x1e4>)
 8000efe:	f004 fcd5 	bl	80058ac <HAL_TIM_PWM_Init>
 8000f02:	4603      	mov	r3, r0
 8000f04:	2b00      	cmp	r3, #0
 8000f06:	d001      	beq.n	8000f0c <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 8000f08:	f000 fce4 	bl	80018d4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000f0c:	2300      	movs	r3, #0
 8000f0e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000f10:	2300      	movs	r3, #0
 8000f12:	653b      	str	r3, [r7, #80]	@ 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000f14:	2300      	movs	r3, #0
 8000f16:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000f18:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8000f1c:	4619      	mov	r1, r3
 8000f1e:	484a      	ldr	r0, [pc, #296]	@ (8001048 <MX_TIM1_Init+0x1e4>)
 8000f20:	f006 fa54 	bl	80073cc <HAL_TIMEx_MasterConfigSynchronization>
 8000f24:	4603      	mov	r3, r0
 8000f26:	2b00      	cmp	r3, #0
 8000f28:	d001      	beq.n	8000f2e <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 8000f2a:	f000 fcd3 	bl	80018d4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000f2e:	2360      	movs	r3, #96	@ 0x60
 8000f30:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.Pulse = 0;
 8000f32:	2300      	movs	r3, #0
 8000f34:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000f36:	2300      	movs	r3, #0
 8000f38:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000f3a:	2300      	movs	r3, #0
 8000f3c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000f3e:	2300      	movs	r3, #0
 8000f40:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000f42:	2300      	movs	r3, #0
 8000f44:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000f46:	2300      	movs	r3, #0
 8000f48:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000f4a:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000f4e:	2200      	movs	r2, #0
 8000f50:	4619      	mov	r1, r3
 8000f52:	483d      	ldr	r0, [pc, #244]	@ (8001048 <MX_TIM1_Init+0x1e4>)
 8000f54:	f005 fa9c 	bl	8006490 <HAL_TIM_PWM_ConfigChannel>
 8000f58:	4603      	mov	r3, r0
 8000f5a:	2b00      	cmp	r3, #0
 8000f5c:	d001      	beq.n	8000f62 <MX_TIM1_Init+0xfe>
  {
    Error_Handler();
 8000f5e:	f000 fcb9 	bl	80018d4 <Error_Handler>
  }
  __HAL_TIM_DISABLE_OCxPRELOAD(&htim1, TIM_CHANNEL_1);
 8000f62:	4b39      	ldr	r3, [pc, #228]	@ (8001048 <MX_TIM1_Init+0x1e4>)
 8000f64:	681b      	ldr	r3, [r3, #0]
 8000f66:	699a      	ldr	r2, [r3, #24]
 8000f68:	4b37      	ldr	r3, [pc, #220]	@ (8001048 <MX_TIM1_Init+0x1e4>)
 8000f6a:	681b      	ldr	r3, [r3, #0]
 8000f6c:	f022 0208 	bic.w	r2, r2, #8
 8000f70:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000f72:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000f76:	2204      	movs	r2, #4
 8000f78:	4619      	mov	r1, r3
 8000f7a:	4833      	ldr	r0, [pc, #204]	@ (8001048 <MX_TIM1_Init+0x1e4>)
 8000f7c:	f005 fa88 	bl	8006490 <HAL_TIM_PWM_ConfigChannel>
 8000f80:	4603      	mov	r3, r0
 8000f82:	2b00      	cmp	r3, #0
 8000f84:	d001      	beq.n	8000f8a <MX_TIM1_Init+0x126>
  {
    Error_Handler();
 8000f86:	f000 fca5 	bl	80018d4 <Error_Handler>
  }
  __HAL_TIM_DISABLE_OCxPRELOAD(&htim1, TIM_CHANNEL_2);
 8000f8a:	4b2f      	ldr	r3, [pc, #188]	@ (8001048 <MX_TIM1_Init+0x1e4>)
 8000f8c:	681b      	ldr	r3, [r3, #0]
 8000f8e:	699a      	ldr	r2, [r3, #24]
 8000f90:	4b2d      	ldr	r3, [pc, #180]	@ (8001048 <MX_TIM1_Init+0x1e4>)
 8000f92:	681b      	ldr	r3, [r3, #0]
 8000f94:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8000f98:	619a      	str	r2, [r3, #24]
  sConfigOC.Pulse = 29999;
 8000f9a:	f247 532f 	movw	r3, #29999	@ 0x752f
 8000f9e:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000fa0:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000fa4:	2208      	movs	r2, #8
 8000fa6:	4619      	mov	r1, r3
 8000fa8:	4827      	ldr	r0, [pc, #156]	@ (8001048 <MX_TIM1_Init+0x1e4>)
 8000faa:	f005 fa71 	bl	8006490 <HAL_TIM_PWM_ConfigChannel>
 8000fae:	4603      	mov	r3, r0
 8000fb0:	2b00      	cmp	r3, #0
 8000fb2:	d001      	beq.n	8000fb8 <MX_TIM1_Init+0x154>
  {
    Error_Handler();
 8000fb4:	f000 fc8e 	bl	80018d4 <Error_Handler>
  }
  __HAL_TIM_DISABLE_OCxPRELOAD(&htim1, TIM_CHANNEL_3);
 8000fb8:	4b23      	ldr	r3, [pc, #140]	@ (8001048 <MX_TIM1_Init+0x1e4>)
 8000fba:	681b      	ldr	r3, [r3, #0]
 8000fbc:	69da      	ldr	r2, [r3, #28]
 8000fbe:	4b22      	ldr	r3, [pc, #136]	@ (8001048 <MX_TIM1_Init+0x1e4>)
 8000fc0:	681b      	ldr	r3, [r3, #0]
 8000fc2:	f022 0208 	bic.w	r2, r2, #8
 8000fc6:	61da      	str	r2, [r3, #28]
  sConfigOC.Pulse = 0;
 8000fc8:	2300      	movs	r3, #0
 8000fca:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8000fcc:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000fd0:	220c      	movs	r2, #12
 8000fd2:	4619      	mov	r1, r3
 8000fd4:	481c      	ldr	r0, [pc, #112]	@ (8001048 <MX_TIM1_Init+0x1e4>)
 8000fd6:	f005 fa5b 	bl	8006490 <HAL_TIM_PWM_ConfigChannel>
 8000fda:	4603      	mov	r3, r0
 8000fdc:	2b00      	cmp	r3, #0
 8000fde:	d001      	beq.n	8000fe4 <MX_TIM1_Init+0x180>
  {
    Error_Handler();
 8000fe0:	f000 fc78 	bl	80018d4 <Error_Handler>
  }
  __HAL_TIM_DISABLE_OCxPRELOAD(&htim1, TIM_CHANNEL_4);
 8000fe4:	4b18      	ldr	r3, [pc, #96]	@ (8001048 <MX_TIM1_Init+0x1e4>)
 8000fe6:	681b      	ldr	r3, [r3, #0]
 8000fe8:	69da      	ldr	r2, [r3, #28]
 8000fea:	4b17      	ldr	r3, [pc, #92]	@ (8001048 <MX_TIM1_Init+0x1e4>)
 8000fec:	681b      	ldr	r3, [r3, #0]
 8000fee:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8000ff2:	61da      	str	r2, [r3, #28]
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000ff4:	2300      	movs	r3, #0
 8000ff6:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000ff8:	2300      	movs	r3, #0
 8000ffa:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000ffc:	2300      	movs	r3, #0
 8000ffe:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001000:	2300      	movs	r3, #0
 8001002:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001004:	2300      	movs	r3, #0
 8001006:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001008:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800100c:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 800100e:	2300      	movs	r3, #0
 8001010:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8001012:	2300      	movs	r3, #0
 8001014:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001016:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800101a:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 800101c:	2300      	movs	r3, #0
 800101e:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001020:	2300      	movs	r3, #0
 8001022:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001024:	1d3b      	adds	r3, r7, #4
 8001026:	4619      	mov	r1, r3
 8001028:	4807      	ldr	r0, [pc, #28]	@ (8001048 <MX_TIM1_Init+0x1e4>)
 800102a:	f006 fa57 	bl	80074dc <HAL_TIMEx_ConfigBreakDeadTime>
 800102e:	4603      	mov	r3, r0
 8001030:	2b00      	cmp	r3, #0
 8001032:	d001      	beq.n	8001038 <MX_TIM1_Init+0x1d4>
  {
    Error_Handler();
 8001034:	f000 fc4e 	bl	80018d4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */
  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001038:	4803      	ldr	r0, [pc, #12]	@ (8001048 <MX_TIM1_Init+0x1e4>)
 800103a:	f001 f871 	bl	8002120 <HAL_TIM_MspPostInit>

}
 800103e:	bf00      	nop
 8001040:	3768      	adds	r7, #104	@ 0x68
 8001042:	46bd      	mov	sp, r7
 8001044:	bd80      	pop	{r7, pc}
 8001046:	bf00      	nop
 8001048:	2000026c 	.word	0x2000026c
 800104c:	40012c00 	.word	0x40012c00

08001050 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001050:	b580      	push	{r7, lr}
 8001052:	b08c      	sub	sp, #48	@ 0x30
 8001054:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001056:	f107 030c 	add.w	r3, r7, #12
 800105a:	2224      	movs	r2, #36	@ 0x24
 800105c:	2100      	movs	r1, #0
 800105e:	4618      	mov	r0, r3
 8001060:	f007 f90b 	bl	800827a <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001064:	463b      	mov	r3, r7
 8001066:	2200      	movs	r2, #0
 8001068:	601a      	str	r2, [r3, #0]
 800106a:	605a      	str	r2, [r3, #4]
 800106c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800106e:	4b21      	ldr	r3, [pc, #132]	@ (80010f4 <MX_TIM2_Init+0xa4>)
 8001070:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001074:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001076:	4b1f      	ldr	r3, [pc, #124]	@ (80010f4 <MX_TIM2_Init+0xa4>)
 8001078:	2200      	movs	r2, #0
 800107a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800107c:	4b1d      	ldr	r3, [pc, #116]	@ (80010f4 <MX_TIM2_Init+0xa4>)
 800107e:	2200      	movs	r2, #0
 8001080:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8001082:	4b1c      	ldr	r3, [pc, #112]	@ (80010f4 <MX_TIM2_Init+0xa4>)
 8001084:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001088:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800108a:	4b1a      	ldr	r3, [pc, #104]	@ (80010f4 <MX_TIM2_Init+0xa4>)
 800108c:	2200      	movs	r2, #0
 800108e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001090:	4b18      	ldr	r3, [pc, #96]	@ (80010f4 <MX_TIM2_Init+0xa4>)
 8001092:	2200      	movs	r2, #0
 8001094:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8001096:	2301      	movs	r3, #1
 8001098:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800109a:	2300      	movs	r3, #0
 800109c:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800109e:	2301      	movs	r3, #1
 80010a0:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80010a2:	2300      	movs	r3, #0
 80010a4:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80010a6:	2300      	movs	r3, #0
 80010a8:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80010aa:	2300      	movs	r3, #0
 80010ac:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80010ae:	2301      	movs	r3, #1
 80010b0:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80010b2:	2300      	movs	r3, #0
 80010b4:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 80010b6:	2300      	movs	r3, #0
 80010b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 80010ba:	f107 030c 	add.w	r3, r7, #12
 80010be:	4619      	mov	r1, r3
 80010c0:	480c      	ldr	r0, [pc, #48]	@ (80010f4 <MX_TIM2_Init+0xa4>)
 80010c2:	f004 fef3 	bl	8005eac <HAL_TIM_Encoder_Init>
 80010c6:	4603      	mov	r3, r0
 80010c8:	2b00      	cmp	r3, #0
 80010ca:	d001      	beq.n	80010d0 <MX_TIM2_Init+0x80>
  {
    Error_Handler();
 80010cc:	f000 fc02 	bl	80018d4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80010d0:	2300      	movs	r3, #0
 80010d2:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80010d4:	2300      	movs	r3, #0
 80010d6:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80010d8:	463b      	mov	r3, r7
 80010da:	4619      	mov	r1, r3
 80010dc:	4805      	ldr	r0, [pc, #20]	@ (80010f4 <MX_TIM2_Init+0xa4>)
 80010de:	f006 f975 	bl	80073cc <HAL_TIMEx_MasterConfigSynchronization>
 80010e2:	4603      	mov	r3, r0
 80010e4:	2b00      	cmp	r3, #0
 80010e6:	d001      	beq.n	80010ec <MX_TIM2_Init+0x9c>
  {
    Error_Handler();
 80010e8:	f000 fbf4 	bl	80018d4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80010ec:	bf00      	nop
 80010ee:	3730      	adds	r7, #48	@ 0x30
 80010f0:	46bd      	mov	sp, r7
 80010f2:	bd80      	pop	{r7, pc}
 80010f4:	200002b8 	.word	0x200002b8

080010f8 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80010f8:	b580      	push	{r7, lr}
 80010fa:	b08c      	sub	sp, #48	@ 0x30
 80010fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80010fe:	f107 030c 	add.w	r3, r7, #12
 8001102:	2224      	movs	r2, #36	@ 0x24
 8001104:	2100      	movs	r1, #0
 8001106:	4618      	mov	r0, r3
 8001108:	f007 f8b7 	bl	800827a <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800110c:	463b      	mov	r3, r7
 800110e:	2200      	movs	r2, #0
 8001110:	601a      	str	r2, [r3, #0]
 8001112:	605a      	str	r2, [r3, #4]
 8001114:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001116:	4b21      	ldr	r3, [pc, #132]	@ (800119c <MX_TIM3_Init+0xa4>)
 8001118:	4a21      	ldr	r2, [pc, #132]	@ (80011a0 <MX_TIM3_Init+0xa8>)
 800111a:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 800111c:	4b1f      	ldr	r3, [pc, #124]	@ (800119c <MX_TIM3_Init+0xa4>)
 800111e:	2200      	movs	r2, #0
 8001120:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001122:	4b1e      	ldr	r3, [pc, #120]	@ (800119c <MX_TIM3_Init+0xa4>)
 8001124:	2200      	movs	r2, #0
 8001126:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001128:	4b1c      	ldr	r3, [pc, #112]	@ (800119c <MX_TIM3_Init+0xa4>)
 800112a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800112e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001130:	4b1a      	ldr	r3, [pc, #104]	@ (800119c <MX_TIM3_Init+0xa4>)
 8001132:	2200      	movs	r2, #0
 8001134:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001136:	4b19      	ldr	r3, [pc, #100]	@ (800119c <MX_TIM3_Init+0xa4>)
 8001138:	2200      	movs	r2, #0
 800113a:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 800113c:	2301      	movs	r3, #1
 800113e:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001140:	2300      	movs	r3, #0
 8001142:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001144:	2301      	movs	r3, #1
 8001146:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001148:	2300      	movs	r3, #0
 800114a:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 800114c:	2300      	movs	r3, #0
 800114e:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001150:	2300      	movs	r3, #0
 8001152:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001154:	2301      	movs	r3, #1
 8001156:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001158:	2300      	movs	r3, #0
 800115a:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 800115c:	2300      	movs	r3, #0
 800115e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8001160:	f107 030c 	add.w	r3, r7, #12
 8001164:	4619      	mov	r1, r3
 8001166:	480d      	ldr	r0, [pc, #52]	@ (800119c <MX_TIM3_Init+0xa4>)
 8001168:	f004 fea0 	bl	8005eac <HAL_TIM_Encoder_Init>
 800116c:	4603      	mov	r3, r0
 800116e:	2b00      	cmp	r3, #0
 8001170:	d001      	beq.n	8001176 <MX_TIM3_Init+0x7e>
  {
    Error_Handler();
 8001172:	f000 fbaf 	bl	80018d4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001176:	2300      	movs	r3, #0
 8001178:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800117a:	2300      	movs	r3, #0
 800117c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800117e:	463b      	mov	r3, r7
 8001180:	4619      	mov	r1, r3
 8001182:	4806      	ldr	r0, [pc, #24]	@ (800119c <MX_TIM3_Init+0xa4>)
 8001184:	f006 f922 	bl	80073cc <HAL_TIMEx_MasterConfigSynchronization>
 8001188:	4603      	mov	r3, r0
 800118a:	2b00      	cmp	r3, #0
 800118c:	d001      	beq.n	8001192 <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 800118e:	f000 fba1 	bl	80018d4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001192:	bf00      	nop
 8001194:	3730      	adds	r7, #48	@ 0x30
 8001196:	46bd      	mov	sp, r7
 8001198:	bd80      	pop	{r7, pc}
 800119a:	bf00      	nop
 800119c:	20000304 	.word	0x20000304
 80011a0:	40000400 	.word	0x40000400

080011a4 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80011a4:	b580      	push	{r7, lr}
 80011a6:	b08c      	sub	sp, #48	@ 0x30
 80011a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80011aa:	f107 030c 	add.w	r3, r7, #12
 80011ae:	2224      	movs	r2, #36	@ 0x24
 80011b0:	2100      	movs	r1, #0
 80011b2:	4618      	mov	r0, r3
 80011b4:	f007 f861 	bl	800827a <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80011b8:	463b      	mov	r3, r7
 80011ba:	2200      	movs	r2, #0
 80011bc:	601a      	str	r2, [r3, #0]
 80011be:	605a      	str	r2, [r3, #4]
 80011c0:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80011c2:	4b21      	ldr	r3, [pc, #132]	@ (8001248 <MX_TIM4_Init+0xa4>)
 80011c4:	4a21      	ldr	r2, [pc, #132]	@ (800124c <MX_TIM4_Init+0xa8>)
 80011c6:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 80011c8:	4b1f      	ldr	r3, [pc, #124]	@ (8001248 <MX_TIM4_Init+0xa4>)
 80011ca:	2200      	movs	r2, #0
 80011cc:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80011ce:	4b1e      	ldr	r3, [pc, #120]	@ (8001248 <MX_TIM4_Init+0xa4>)
 80011d0:	2200      	movs	r2, #0
 80011d2:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 80011d4:	4b1c      	ldr	r3, [pc, #112]	@ (8001248 <MX_TIM4_Init+0xa4>)
 80011d6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80011da:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80011dc:	4b1a      	ldr	r3, [pc, #104]	@ (8001248 <MX_TIM4_Init+0xa4>)
 80011de:	2200      	movs	r2, #0
 80011e0:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80011e2:	4b19      	ldr	r3, [pc, #100]	@ (8001248 <MX_TIM4_Init+0xa4>)
 80011e4:	2200      	movs	r2, #0
 80011e6:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 80011e8:	2301      	movs	r3, #1
 80011ea:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80011ec:	2300      	movs	r3, #0
 80011ee:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80011f0:	2301      	movs	r3, #1
 80011f2:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80011f4:	2300      	movs	r3, #0
 80011f6:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80011f8:	2300      	movs	r3, #0
 80011fa:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80011fc:	2300      	movs	r3, #0
 80011fe:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001200:	2301      	movs	r3, #1
 8001202:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001204:	2300      	movs	r3, #0
 8001206:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8001208:	2300      	movs	r3, #0
 800120a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 800120c:	f107 030c 	add.w	r3, r7, #12
 8001210:	4619      	mov	r1, r3
 8001212:	480d      	ldr	r0, [pc, #52]	@ (8001248 <MX_TIM4_Init+0xa4>)
 8001214:	f004 fe4a 	bl	8005eac <HAL_TIM_Encoder_Init>
 8001218:	4603      	mov	r3, r0
 800121a:	2b00      	cmp	r3, #0
 800121c:	d001      	beq.n	8001222 <MX_TIM4_Init+0x7e>
  {
    Error_Handler();
 800121e:	f000 fb59 	bl	80018d4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001222:	2300      	movs	r3, #0
 8001224:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001226:	2300      	movs	r3, #0
 8001228:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800122a:	463b      	mov	r3, r7
 800122c:	4619      	mov	r1, r3
 800122e:	4806      	ldr	r0, [pc, #24]	@ (8001248 <MX_TIM4_Init+0xa4>)
 8001230:	f006 f8cc 	bl	80073cc <HAL_TIMEx_MasterConfigSynchronization>
 8001234:	4603      	mov	r3, r0
 8001236:	2b00      	cmp	r3, #0
 8001238:	d001      	beq.n	800123e <MX_TIM4_Init+0x9a>
  {
    Error_Handler();
 800123a:	f000 fb4b 	bl	80018d4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 800123e:	bf00      	nop
 8001240:	3730      	adds	r7, #48	@ 0x30
 8001242:	46bd      	mov	sp, r7
 8001244:	bd80      	pop	{r7, pc}
 8001246:	bf00      	nop
 8001248:	20000350 	.word	0x20000350
 800124c:	40000800 	.word	0x40000800

08001250 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8001250:	b580      	push	{r7, lr}
 8001252:	b088      	sub	sp, #32
 8001254:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001256:	f107 0314 	add.w	r3, r7, #20
 800125a:	2200      	movs	r2, #0
 800125c:	601a      	str	r2, [r3, #0]
 800125e:	605a      	str	r2, [r3, #4]
 8001260:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001262:	1d3b      	adds	r3, r7, #4
 8001264:	2200      	movs	r2, #0
 8001266:	601a      	str	r2, [r3, #0]
 8001268:	605a      	str	r2, [r3, #4]
 800126a:	609a      	str	r2, [r3, #8]
 800126c:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 800126e:	4b26      	ldr	r3, [pc, #152]	@ (8001308 <MX_TIM5_Init+0xb8>)
 8001270:	4a26      	ldr	r2, [pc, #152]	@ (800130c <MX_TIM5_Init+0xbc>)
 8001272:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8001274:	4b24      	ldr	r3, [pc, #144]	@ (8001308 <MX_TIM5_Init+0xb8>)
 8001276:	2200      	movs	r2, #0
 8001278:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 800127a:	4b23      	ldr	r3, [pc, #140]	@ (8001308 <MX_TIM5_Init+0xb8>)
 800127c:	2200      	movs	r2, #0
 800127e:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 8001280:	4b21      	ldr	r3, [pc, #132]	@ (8001308 <MX_TIM5_Init+0xb8>)
 8001282:	f04f 32ff 	mov.w	r2, #4294967295
 8001286:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001288:	4b1f      	ldr	r3, [pc, #124]	@ (8001308 <MX_TIM5_Init+0xb8>)
 800128a:	2200      	movs	r2, #0
 800128c:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800128e:	4b1e      	ldr	r3, [pc, #120]	@ (8001308 <MX_TIM5_Init+0xb8>)
 8001290:	2200      	movs	r2, #0
 8001292:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim5) != HAL_OK)
 8001294:	481c      	ldr	r0, [pc, #112]	@ (8001308 <MX_TIM5_Init+0xb8>)
 8001296:	f004 fc67 	bl	8005b68 <HAL_TIM_IC_Init>
 800129a:	4603      	mov	r3, r0
 800129c:	2b00      	cmp	r3, #0
 800129e:	d001      	beq.n	80012a4 <MX_TIM5_Init+0x54>
  {
    Error_Handler();
 80012a0:	f000 fb18 	bl	80018d4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80012a4:	2300      	movs	r3, #0
 80012a6:	617b      	str	r3, [r7, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80012a8:	2300      	movs	r3, #0
 80012aa:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 80012ac:	f107 0314 	add.w	r3, r7, #20
 80012b0:	4619      	mov	r1, r3
 80012b2:	4815      	ldr	r0, [pc, #84]	@ (8001308 <MX_TIM5_Init+0xb8>)
 80012b4:	f006 f88a 	bl	80073cc <HAL_TIMEx_MasterConfigSynchronization>
 80012b8:	4603      	mov	r3, r0
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	d001      	beq.n	80012c2 <MX_TIM5_Init+0x72>
  {
    Error_Handler();
 80012be:	f000 fb09 	bl	80018d4 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80012c2:	2300      	movs	r3, #0
 80012c4:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80012c6:	2301      	movs	r3, #1
 80012c8:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80012ca:	2300      	movs	r3, #0
 80012cc:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 0;
 80012ce:	2300      	movs	r3, #0
 80012d0:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim5, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 80012d2:	1d3b      	adds	r3, r7, #4
 80012d4:	2208      	movs	r2, #8
 80012d6:	4619      	mov	r1, r3
 80012d8:	480b      	ldr	r0, [pc, #44]	@ (8001308 <MX_TIM5_Init+0xb8>)
 80012da:	f005 f83d 	bl	8006358 <HAL_TIM_IC_ConfigChannel>
 80012de:	4603      	mov	r3, r0
 80012e0:	2b00      	cmp	r3, #0
 80012e2:	d001      	beq.n	80012e8 <MX_TIM5_Init+0x98>
  {
    Error_Handler();
 80012e4:	f000 faf6 	bl	80018d4 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim5, &sConfigIC, TIM_CHANNEL_4) != HAL_OK)
 80012e8:	1d3b      	adds	r3, r7, #4
 80012ea:	220c      	movs	r2, #12
 80012ec:	4619      	mov	r1, r3
 80012ee:	4806      	ldr	r0, [pc, #24]	@ (8001308 <MX_TIM5_Init+0xb8>)
 80012f0:	f005 f832 	bl	8006358 <HAL_TIM_IC_ConfigChannel>
 80012f4:	4603      	mov	r3, r0
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	d001      	beq.n	80012fe <MX_TIM5_Init+0xae>
  {
    Error_Handler();
 80012fa:	f000 faeb 	bl	80018d4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 80012fe:	bf00      	nop
 8001300:	3720      	adds	r7, #32
 8001302:	46bd      	mov	sp, r7
 8001304:	bd80      	pop	{r7, pc}
 8001306:	bf00      	nop
 8001308:	2000039c 	.word	0x2000039c
 800130c:	40000c00 	.word	0x40000c00

08001310 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8001310:	b580      	push	{r7, lr}
 8001312:	b084      	sub	sp, #16
 8001314:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001316:	1d3b      	adds	r3, r7, #4
 8001318:	2200      	movs	r2, #0
 800131a:	601a      	str	r2, [r3, #0]
 800131c:	605a      	str	r2, [r3, #4]
 800131e:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8001320:	4b14      	ldr	r3, [pc, #80]	@ (8001374 <MX_TIM6_Init+0x64>)
 8001322:	4a15      	ldr	r2, [pc, #84]	@ (8001378 <MX_TIM6_Init+0x68>)
 8001324:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 0;
 8001326:	4b13      	ldr	r3, [pc, #76]	@ (8001374 <MX_TIM6_Init+0x64>)
 8001328:	2200      	movs	r2, #0
 800132a:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800132c:	4b11      	ldr	r3, [pc, #68]	@ (8001374 <MX_TIM6_Init+0x64>)
 800132e:	2200      	movs	r2, #0
 8001330:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 79;
 8001332:	4b10      	ldr	r3, [pc, #64]	@ (8001374 <MX_TIM6_Init+0x64>)
 8001334:	224f      	movs	r2, #79	@ 0x4f
 8001336:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001338:	4b0e      	ldr	r3, [pc, #56]	@ (8001374 <MX_TIM6_Init+0x64>)
 800133a:	2200      	movs	r2, #0
 800133c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 800133e:	480d      	ldr	r0, [pc, #52]	@ (8001374 <MX_TIM6_Init+0x64>)
 8001340:	f004 f9ed 	bl	800571e <HAL_TIM_Base_Init>
 8001344:	4603      	mov	r3, r0
 8001346:	2b00      	cmp	r3, #0
 8001348:	d001      	beq.n	800134e <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 800134a:	f000 fac3 	bl	80018d4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800134e:	2300      	movs	r3, #0
 8001350:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001352:	2300      	movs	r3, #0
 8001354:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8001356:	1d3b      	adds	r3, r7, #4
 8001358:	4619      	mov	r1, r3
 800135a:	4806      	ldr	r0, [pc, #24]	@ (8001374 <MX_TIM6_Init+0x64>)
 800135c:	f006 f836 	bl	80073cc <HAL_TIMEx_MasterConfigSynchronization>
 8001360:	4603      	mov	r3, r0
 8001362:	2b00      	cmp	r3, #0
 8001364:	d001      	beq.n	800136a <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 8001366:	f000 fab5 	bl	80018d4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 800136a:	bf00      	nop
 800136c:	3710      	adds	r7, #16
 800136e:	46bd      	mov	sp, r7
 8001370:	bd80      	pop	{r7, pc}
 8001372:	bf00      	nop
 8001374:	200003e8 	.word	0x200003e8
 8001378:	40001000 	.word	0x40001000

0800137c <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 800137c:	b580      	push	{r7, lr}
 800137e:	b084      	sub	sp, #16
 8001380:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001382:	1d3b      	adds	r3, r7, #4
 8001384:	2200      	movs	r2, #0
 8001386:	601a      	str	r2, [r3, #0]
 8001388:	605a      	str	r2, [r3, #4]
 800138a:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 800138c:	4b14      	ldr	r3, [pc, #80]	@ (80013e0 <MX_TIM7_Init+0x64>)
 800138e:	4a15      	ldr	r2, [pc, #84]	@ (80013e4 <MX_TIM7_Init+0x68>)
 8001390:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 0;
 8001392:	4b13      	ldr	r3, [pc, #76]	@ (80013e0 <MX_TIM7_Init+0x64>)
 8001394:	2200      	movs	r2, #0
 8001396:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001398:	4b11      	ldr	r3, [pc, #68]	@ (80013e0 <MX_TIM7_Init+0x64>)
 800139a:	2200      	movs	r2, #0
 800139c:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 79;
 800139e:	4b10      	ldr	r3, [pc, #64]	@ (80013e0 <MX_TIM7_Init+0x64>)
 80013a0:	224f      	movs	r2, #79	@ 0x4f
 80013a2:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80013a4:	4b0e      	ldr	r3, [pc, #56]	@ (80013e0 <MX_TIM7_Init+0x64>)
 80013a6:	2200      	movs	r2, #0
 80013a8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 80013aa:	480d      	ldr	r0, [pc, #52]	@ (80013e0 <MX_TIM7_Init+0x64>)
 80013ac:	f004 f9b7 	bl	800571e <HAL_TIM_Base_Init>
 80013b0:	4603      	mov	r3, r0
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	d001      	beq.n	80013ba <MX_TIM7_Init+0x3e>
  {
    Error_Handler();
 80013b6:	f000 fa8d 	bl	80018d4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80013ba:	2300      	movs	r3, #0
 80013bc:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80013be:	2300      	movs	r3, #0
 80013c0:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 80013c2:	1d3b      	adds	r3, r7, #4
 80013c4:	4619      	mov	r1, r3
 80013c6:	4806      	ldr	r0, [pc, #24]	@ (80013e0 <MX_TIM7_Init+0x64>)
 80013c8:	f006 f800 	bl	80073cc <HAL_TIMEx_MasterConfigSynchronization>
 80013cc:	4603      	mov	r3, r0
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	d001      	beq.n	80013d6 <MX_TIM7_Init+0x5a>
  {
    Error_Handler();
 80013d2:	f000 fa7f 	bl	80018d4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 80013d6:	bf00      	nop
 80013d8:	3710      	adds	r7, #16
 80013da:	46bd      	mov	sp, r7
 80013dc:	bd80      	pop	{r7, pc}
 80013de:	bf00      	nop
 80013e0:	20000434 	.word	0x20000434
 80013e4:	40001400 	.word	0x40001400

080013e8 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 80013e8:	b580      	push	{r7, lr}
 80013ea:	b096      	sub	sp, #88	@ 0x58
 80013ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80013ee:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 80013f2:	2200      	movs	r2, #0
 80013f4:	601a      	str	r2, [r3, #0]
 80013f6:	605a      	str	r2, [r3, #4]
 80013f8:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80013fa:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80013fe:	2200      	movs	r2, #0
 8001400:	601a      	str	r2, [r3, #0]
 8001402:	605a      	str	r2, [r3, #4]
 8001404:	609a      	str	r2, [r3, #8]
 8001406:	60da      	str	r2, [r3, #12]
 8001408:	611a      	str	r2, [r3, #16]
 800140a:	615a      	str	r2, [r3, #20]
 800140c:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800140e:	1d3b      	adds	r3, r7, #4
 8001410:	222c      	movs	r2, #44	@ 0x2c
 8001412:	2100      	movs	r1, #0
 8001414:	4618      	mov	r0, r3
 8001416:	f006 ff30 	bl	800827a <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 800141a:	4b4b      	ldr	r3, [pc, #300]	@ (8001548 <MX_TIM8_Init+0x160>)
 800141c:	4a4b      	ldr	r2, [pc, #300]	@ (800154c <MX_TIM8_Init+0x164>)
 800141e:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8001420:	4b49      	ldr	r3, [pc, #292]	@ (8001548 <MX_TIM8_Init+0x160>)
 8001422:	2200      	movs	r2, #0
 8001424:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001426:	4b48      	ldr	r3, [pc, #288]	@ (8001548 <MX_TIM8_Init+0x160>)
 8001428:	2200      	movs	r2, #0
 800142a:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 59999;
 800142c:	4b46      	ldr	r3, [pc, #280]	@ (8001548 <MX_TIM8_Init+0x160>)
 800142e:	f64e 225f 	movw	r2, #59999	@ 0xea5f
 8001432:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001434:	4b44      	ldr	r3, [pc, #272]	@ (8001548 <MX_TIM8_Init+0x160>)
 8001436:	2200      	movs	r2, #0
 8001438:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 800143a:	4b43      	ldr	r3, [pc, #268]	@ (8001548 <MX_TIM8_Init+0x160>)
 800143c:	2200      	movs	r2, #0
 800143e:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001440:	4b41      	ldr	r3, [pc, #260]	@ (8001548 <MX_TIM8_Init+0x160>)
 8001442:	2200      	movs	r2, #0
 8001444:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8001446:	4840      	ldr	r0, [pc, #256]	@ (8001548 <MX_TIM8_Init+0x160>)
 8001448:	f004 fa30 	bl	80058ac <HAL_TIM_PWM_Init>
 800144c:	4603      	mov	r3, r0
 800144e:	2b00      	cmp	r3, #0
 8001450:	d001      	beq.n	8001456 <MX_TIM8_Init+0x6e>
  {
    Error_Handler();
 8001452:	f000 fa3f 	bl	80018d4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001456:	2300      	movs	r3, #0
 8001458:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800145a:	2300      	movs	r3, #0
 800145c:	653b      	str	r3, [r7, #80]	@ 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800145e:	2300      	movs	r3, #0
 8001460:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8001462:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8001466:	4619      	mov	r1, r3
 8001468:	4837      	ldr	r0, [pc, #220]	@ (8001548 <MX_TIM8_Init+0x160>)
 800146a:	f005 ffaf 	bl	80073cc <HAL_TIMEx_MasterConfigSynchronization>
 800146e:	4603      	mov	r3, r0
 8001470:	2b00      	cmp	r3, #0
 8001472:	d001      	beq.n	8001478 <MX_TIM8_Init+0x90>
  {
    Error_Handler();
 8001474:	f000 fa2e 	bl	80018d4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001478:	2360      	movs	r3, #96	@ 0x60
 800147a:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.Pulse = 0;
 800147c:	2300      	movs	r3, #0
 800147e:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001480:	2300      	movs	r3, #0
 8001482:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001484:	2300      	movs	r3, #0
 8001486:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001488:	2300      	movs	r3, #0
 800148a:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800148c:	2300      	movs	r3, #0
 800148e:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001490:	2300      	movs	r3, #0
 8001492:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001494:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001498:	2200      	movs	r2, #0
 800149a:	4619      	mov	r1, r3
 800149c:	482a      	ldr	r0, [pc, #168]	@ (8001548 <MX_TIM8_Init+0x160>)
 800149e:	f004 fff7 	bl	8006490 <HAL_TIM_PWM_ConfigChannel>
 80014a2:	4603      	mov	r3, r0
 80014a4:	2b00      	cmp	r3, #0
 80014a6:	d001      	beq.n	80014ac <MX_TIM8_Init+0xc4>
  {
    Error_Handler();
 80014a8:	f000 fa14 	bl	80018d4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80014ac:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80014b0:	2204      	movs	r2, #4
 80014b2:	4619      	mov	r1, r3
 80014b4:	4824      	ldr	r0, [pc, #144]	@ (8001548 <MX_TIM8_Init+0x160>)
 80014b6:	f004 ffeb 	bl	8006490 <HAL_TIM_PWM_ConfigChannel>
 80014ba:	4603      	mov	r3, r0
 80014bc:	2b00      	cmp	r3, #0
 80014be:	d001      	beq.n	80014c4 <MX_TIM8_Init+0xdc>
  {
    Error_Handler();
 80014c0:	f000 fa08 	bl	80018d4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80014c4:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80014c8:	2208      	movs	r2, #8
 80014ca:	4619      	mov	r1, r3
 80014cc:	481e      	ldr	r0, [pc, #120]	@ (8001548 <MX_TIM8_Init+0x160>)
 80014ce:	f004 ffdf 	bl	8006490 <HAL_TIM_PWM_ConfigChannel>
 80014d2:	4603      	mov	r3, r0
 80014d4:	2b00      	cmp	r3, #0
 80014d6:	d001      	beq.n	80014dc <MX_TIM8_Init+0xf4>
  {
    Error_Handler();
 80014d8:	f000 f9fc 	bl	80018d4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80014dc:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80014e0:	220c      	movs	r2, #12
 80014e2:	4619      	mov	r1, r3
 80014e4:	4818      	ldr	r0, [pc, #96]	@ (8001548 <MX_TIM8_Init+0x160>)
 80014e6:	f004 ffd3 	bl	8006490 <HAL_TIM_PWM_ConfigChannel>
 80014ea:	4603      	mov	r3, r0
 80014ec:	2b00      	cmp	r3, #0
 80014ee:	d001      	beq.n	80014f4 <MX_TIM8_Init+0x10c>
  {
    Error_Handler();
 80014f0:	f000 f9f0 	bl	80018d4 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80014f4:	2300      	movs	r3, #0
 80014f6:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80014f8:	2300      	movs	r3, #0
 80014fa:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80014fc:	2300      	movs	r3, #0
 80014fe:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001500:	2300      	movs	r3, #0
 8001502:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001504:	2300      	movs	r3, #0
 8001506:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001508:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800150c:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 800150e:	2300      	movs	r3, #0
 8001510:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8001512:	2300      	movs	r3, #0
 8001514:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001516:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800151a:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 800151c:	2300      	movs	r3, #0
 800151e:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001520:	2300      	movs	r3, #0
 8001522:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8001524:	1d3b      	adds	r3, r7, #4
 8001526:	4619      	mov	r1, r3
 8001528:	4807      	ldr	r0, [pc, #28]	@ (8001548 <MX_TIM8_Init+0x160>)
 800152a:	f005 ffd7 	bl	80074dc <HAL_TIMEx_ConfigBreakDeadTime>
 800152e:	4603      	mov	r3, r0
 8001530:	2b00      	cmp	r3, #0
 8001532:	d001      	beq.n	8001538 <MX_TIM8_Init+0x150>
  {
    Error_Handler();
 8001534:	f000 f9ce 	bl	80018d4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 8001538:	4803      	ldr	r0, [pc, #12]	@ (8001548 <MX_TIM8_Init+0x160>)
 800153a:	f000 fdf1 	bl	8002120 <HAL_TIM_MspPostInit>

}
 800153e:	bf00      	nop
 8001540:	3758      	adds	r7, #88	@ 0x58
 8001542:	46bd      	mov	sp, r7
 8001544:	bd80      	pop	{r7, pc}
 8001546:	bf00      	nop
 8001548:	20000480 	.word	0x20000480
 800154c:	40013400 	.word	0x40013400

08001550 <MX_TIM15_Init>:
  * @brief TIM15 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM15_Init(void)
{
 8001550:	b580      	push	{r7, lr}
 8001552:	b088      	sub	sp, #32
 8001554:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM15_Init 0 */

  /* USER CODE END TIM15_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001556:	f107 0314 	add.w	r3, r7, #20
 800155a:	2200      	movs	r2, #0
 800155c:	601a      	str	r2, [r3, #0]
 800155e:	605a      	str	r2, [r3, #4]
 8001560:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001562:	1d3b      	adds	r3, r7, #4
 8001564:	2200      	movs	r2, #0
 8001566:	601a      	str	r2, [r3, #0]
 8001568:	605a      	str	r2, [r3, #4]
 800156a:	609a      	str	r2, [r3, #8]
 800156c:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM15_Init 1 */

  /* USER CODE END TIM15_Init 1 */
  htim15.Instance = TIM15;
 800156e:	4b22      	ldr	r3, [pc, #136]	@ (80015f8 <MX_TIM15_Init+0xa8>)
 8001570:	4a22      	ldr	r2, [pc, #136]	@ (80015fc <MX_TIM15_Init+0xac>)
 8001572:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = 79;
 8001574:	4b20      	ldr	r3, [pc, #128]	@ (80015f8 <MX_TIM15_Init+0xa8>)
 8001576:	224f      	movs	r2, #79	@ 0x4f
 8001578:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 800157a:	4b1f      	ldr	r3, [pc, #124]	@ (80015f8 <MX_TIM15_Init+0xa8>)
 800157c:	2200      	movs	r2, #0
 800157e:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 65535;
 8001580:	4b1d      	ldr	r3, [pc, #116]	@ (80015f8 <MX_TIM15_Init+0xa8>)
 8001582:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001586:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001588:	4b1b      	ldr	r3, [pc, #108]	@ (80015f8 <MX_TIM15_Init+0xa8>)
 800158a:	2200      	movs	r2, #0
 800158c:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 800158e:	4b1a      	ldr	r3, [pc, #104]	@ (80015f8 <MX_TIM15_Init+0xa8>)
 8001590:	2200      	movs	r2, #0
 8001592:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001594:	4b18      	ldr	r3, [pc, #96]	@ (80015f8 <MX_TIM15_Init+0xa8>)
 8001596:	2280      	movs	r2, #128	@ 0x80
 8001598:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim15) != HAL_OK)
 800159a:	4817      	ldr	r0, [pc, #92]	@ (80015f8 <MX_TIM15_Init+0xa8>)
 800159c:	f004 fae4 	bl	8005b68 <HAL_TIM_IC_Init>
 80015a0:	4603      	mov	r3, r0
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	d001      	beq.n	80015aa <MX_TIM15_Init+0x5a>
  {
    Error_Handler();
 80015a6:	f000 f995 	bl	80018d4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80015aa:	2300      	movs	r3, #0
 80015ac:	617b      	str	r3, [r7, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80015ae:	2300      	movs	r3, #0
 80015b0:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 80015b2:	f107 0314 	add.w	r3, r7, #20
 80015b6:	4619      	mov	r1, r3
 80015b8:	480f      	ldr	r0, [pc, #60]	@ (80015f8 <MX_TIM15_Init+0xa8>)
 80015ba:	f005 ff07 	bl	80073cc <HAL_TIMEx_MasterConfigSynchronization>
 80015be:	4603      	mov	r3, r0
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	d001      	beq.n	80015c8 <MX_TIM15_Init+0x78>
  {
    Error_Handler();
 80015c4:	f000 f986 	bl	80018d4 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_BOTHEDGE;
 80015c8:	230a      	movs	r3, #10
 80015ca:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80015cc:	2301      	movs	r3, #1
 80015ce:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80015d0:	2300      	movs	r3, #0
 80015d2:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 0;
 80015d4:	2300      	movs	r3, #0
 80015d6:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim15, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 80015d8:	1d3b      	adds	r3, r7, #4
 80015da:	2200      	movs	r2, #0
 80015dc:	4619      	mov	r1, r3
 80015de:	4806      	ldr	r0, [pc, #24]	@ (80015f8 <MX_TIM15_Init+0xa8>)
 80015e0:	f004 feba 	bl	8006358 <HAL_TIM_IC_ConfigChannel>
 80015e4:	4603      	mov	r3, r0
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	d001      	beq.n	80015ee <MX_TIM15_Init+0x9e>
  {
    Error_Handler();
 80015ea:	f000 f973 	bl	80018d4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM15_Init 2 */

  /* USER CODE END TIM15_Init 2 */

}
 80015ee:	bf00      	nop
 80015f0:	3720      	adds	r7, #32
 80015f2:	46bd      	mov	sp, r7
 80015f4:	bd80      	pop	{r7, pc}
 80015f6:	bf00      	nop
 80015f8:	200004cc 	.word	0x200004cc
 80015fc:	40014000 	.word	0x40014000

08001600 <MX_TIM17_Init>:
  * @brief TIM17 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM17_Init(void)
{
 8001600:	b580      	push	{r7, lr}
 8001602:	af00      	add	r7, sp, #0
  /* USER CODE END TIM17_Init 0 */

  /* USER CODE BEGIN TIM17_Init 1 */

  /* USER CODE END TIM17_Init 1 */
  htim17.Instance = TIM17;
 8001604:	4b10      	ldr	r3, [pc, #64]	@ (8001648 <MX_TIM17_Init+0x48>)
 8001606:	4a11      	ldr	r2, [pc, #68]	@ (800164c <MX_TIM17_Init+0x4c>)
 8001608:	601a      	str	r2, [r3, #0]
  htim17.Init.Prescaler = 7999;
 800160a:	4b0f      	ldr	r3, [pc, #60]	@ (8001648 <MX_TIM17_Init+0x48>)
 800160c:	f641 723f 	movw	r2, #7999	@ 0x1f3f
 8001610:	605a      	str	r2, [r3, #4]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001612:	4b0d      	ldr	r3, [pc, #52]	@ (8001648 <MX_TIM17_Init+0x48>)
 8001614:	2200      	movs	r2, #0
 8001616:	609a      	str	r2, [r3, #8]
  htim17.Init.Period = 65535;
 8001618:	4b0b      	ldr	r3, [pc, #44]	@ (8001648 <MX_TIM17_Init+0x48>)
 800161a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800161e:	60da      	str	r2, [r3, #12]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001620:	4b09      	ldr	r3, [pc, #36]	@ (8001648 <MX_TIM17_Init+0x48>)
 8001622:	2200      	movs	r2, #0
 8001624:	611a      	str	r2, [r3, #16]
  htim17.Init.RepetitionCounter = 0;
 8001626:	4b08      	ldr	r3, [pc, #32]	@ (8001648 <MX_TIM17_Init+0x48>)
 8001628:	2200      	movs	r2, #0
 800162a:	615a      	str	r2, [r3, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800162c:	4b06      	ldr	r3, [pc, #24]	@ (8001648 <MX_TIM17_Init+0x48>)
 800162e:	2200      	movs	r2, #0
 8001630:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 8001632:	4805      	ldr	r0, [pc, #20]	@ (8001648 <MX_TIM17_Init+0x48>)
 8001634:	f004 f873 	bl	800571e <HAL_TIM_Base_Init>
 8001638:	4603      	mov	r3, r0
 800163a:	2b00      	cmp	r3, #0
 800163c:	d001      	beq.n	8001642 <MX_TIM17_Init+0x42>
  {
    Error_Handler();
 800163e:	f000 f949 	bl	80018d4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM17_Init 2 */

  /* USER CODE END TIM17_Init 2 */

}
 8001642:	bf00      	nop
 8001644:	bd80      	pop	{r7, pc}
 8001646:	bf00      	nop
 8001648:	20000518 	.word	0x20000518
 800164c:	40014800 	.word	0x40014800

08001650 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001650:	b580      	push	{r7, lr}
 8001652:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001654:	4b14      	ldr	r3, [pc, #80]	@ (80016a8 <MX_USART3_UART_Init+0x58>)
 8001656:	4a15      	ldr	r2, [pc, #84]	@ (80016ac <MX_USART3_UART_Init+0x5c>)
 8001658:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800165a:	4b13      	ldr	r3, [pc, #76]	@ (80016a8 <MX_USART3_UART_Init+0x58>)
 800165c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001660:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001662:	4b11      	ldr	r3, [pc, #68]	@ (80016a8 <MX_USART3_UART_Init+0x58>)
 8001664:	2200      	movs	r2, #0
 8001666:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001668:	4b0f      	ldr	r3, [pc, #60]	@ (80016a8 <MX_USART3_UART_Init+0x58>)
 800166a:	2200      	movs	r2, #0
 800166c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800166e:	4b0e      	ldr	r3, [pc, #56]	@ (80016a8 <MX_USART3_UART_Init+0x58>)
 8001670:	2200      	movs	r2, #0
 8001672:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001674:	4b0c      	ldr	r3, [pc, #48]	@ (80016a8 <MX_USART3_UART_Init+0x58>)
 8001676:	220c      	movs	r2, #12
 8001678:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800167a:	4b0b      	ldr	r3, [pc, #44]	@ (80016a8 <MX_USART3_UART_Init+0x58>)
 800167c:	2200      	movs	r2, #0
 800167e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001680:	4b09      	ldr	r3, [pc, #36]	@ (80016a8 <MX_USART3_UART_Init+0x58>)
 8001682:	2200      	movs	r2, #0
 8001684:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001686:	4b08      	ldr	r3, [pc, #32]	@ (80016a8 <MX_USART3_UART_Init+0x58>)
 8001688:	2200      	movs	r2, #0
 800168a:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800168c:	4b06      	ldr	r3, [pc, #24]	@ (80016a8 <MX_USART3_UART_Init+0x58>)
 800168e:	2200      	movs	r2, #0
 8001690:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001692:	4805      	ldr	r0, [pc, #20]	@ (80016a8 <MX_USART3_UART_Init+0x58>)
 8001694:	f005 ffbe 	bl	8007614 <HAL_UART_Init>
 8001698:	4603      	mov	r3, r0
 800169a:	2b00      	cmp	r3, #0
 800169c:	d001      	beq.n	80016a2 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 800169e:	f000 f919 	bl	80018d4 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80016a2:	bf00      	nop
 80016a4:	bd80      	pop	{r7, pc}
 80016a6:	bf00      	nop
 80016a8:	20000564 	.word	0x20000564
 80016ac:	40004800 	.word	0x40004800

080016b0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80016b0:	b580      	push	{r7, lr}
 80016b2:	b08a      	sub	sp, #40	@ 0x28
 80016b4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016b6:	f107 0314 	add.w	r3, r7, #20
 80016ba:	2200      	movs	r2, #0
 80016bc:	601a      	str	r2, [r3, #0]
 80016be:	605a      	str	r2, [r3, #4]
 80016c0:	609a      	str	r2, [r3, #8]
 80016c2:	60da      	str	r2, [r3, #12]
 80016c4:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80016c6:	4b39      	ldr	r3, [pc, #228]	@ (80017ac <MX_GPIO_Init+0xfc>)
 80016c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016ca:	4a38      	ldr	r2, [pc, #224]	@ (80017ac <MX_GPIO_Init+0xfc>)
 80016cc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80016d0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80016d2:	4b36      	ldr	r3, [pc, #216]	@ (80017ac <MX_GPIO_Init+0xfc>)
 80016d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016d6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80016da:	613b      	str	r3, [r7, #16]
 80016dc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80016de:	4b33      	ldr	r3, [pc, #204]	@ (80017ac <MX_GPIO_Init+0xfc>)
 80016e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016e2:	4a32      	ldr	r2, [pc, #200]	@ (80017ac <MX_GPIO_Init+0xfc>)
 80016e4:	f043 0304 	orr.w	r3, r3, #4
 80016e8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80016ea:	4b30      	ldr	r3, [pc, #192]	@ (80017ac <MX_GPIO_Init+0xfc>)
 80016ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016ee:	f003 0304 	and.w	r3, r3, #4
 80016f2:	60fb      	str	r3, [r7, #12]
 80016f4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80016f6:	4b2d      	ldr	r3, [pc, #180]	@ (80017ac <MX_GPIO_Init+0xfc>)
 80016f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016fa:	4a2c      	ldr	r2, [pc, #176]	@ (80017ac <MX_GPIO_Init+0xfc>)
 80016fc:	f043 0301 	orr.w	r3, r3, #1
 8001700:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001702:	4b2a      	ldr	r3, [pc, #168]	@ (80017ac <MX_GPIO_Init+0xfc>)
 8001704:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001706:	f003 0301 	and.w	r3, r3, #1
 800170a:	60bb      	str	r3, [r7, #8]
 800170c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800170e:	4b27      	ldr	r3, [pc, #156]	@ (80017ac <MX_GPIO_Init+0xfc>)
 8001710:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001712:	4a26      	ldr	r2, [pc, #152]	@ (80017ac <MX_GPIO_Init+0xfc>)
 8001714:	f043 0302 	orr.w	r3, r3, #2
 8001718:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800171a:	4b24      	ldr	r3, [pc, #144]	@ (80017ac <MX_GPIO_Init+0xfc>)
 800171c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800171e:	f003 0302 	and.w	r3, r3, #2
 8001722:	607b      	str	r3, [r7, #4]
 8001724:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, GPIO_PIN_RESET);
 8001726:	2200      	movs	r2, #0
 8001728:	2108      	movs	r1, #8
 800172a:	4821      	ldr	r0, [pc, #132]	@ (80017b0 <MX_GPIO_Init+0x100>)
 800172c:	f002 fb1a 	bl	8003d64 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5|GPIO_PIN_12, GPIO_PIN_RESET);
 8001730:	2200      	movs	r2, #0
 8001732:	f44f 5181 	mov.w	r1, #4128	@ 0x1020
 8001736:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800173a:	f002 fb13 	bl	8003d64 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_12|GPIO_PIN_13, GPIO_PIN_RESET);
 800173e:	2200      	movs	r2, #0
 8001740:	f243 0106 	movw	r1, #12294	@ 0x3006
 8001744:	481b      	ldr	r0, [pc, #108]	@ (80017b4 <MX_GPIO_Init+0x104>)
 8001746:	f002 fb0d 	bl	8003d64 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 800174a:	2308      	movs	r3, #8
 800174c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800174e:	2301      	movs	r3, #1
 8001750:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001752:	2300      	movs	r3, #0
 8001754:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001756:	2300      	movs	r3, #0
 8001758:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800175a:	f107 0314 	add.w	r3, r7, #20
 800175e:	4619      	mov	r1, r3
 8001760:	4813      	ldr	r0, [pc, #76]	@ (80017b0 <MX_GPIO_Init+0x100>)
 8001762:	f002 f955 	bl	8003a10 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA5 PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_12;
 8001766:	f44f 5381 	mov.w	r3, #4128	@ 0x1020
 800176a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800176c:	2301      	movs	r3, #1
 800176e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001770:	2300      	movs	r3, #0
 8001772:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001774:	2300      	movs	r3, #0
 8001776:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001778:	f107 0314 	add.w	r3, r7, #20
 800177c:	4619      	mov	r1, r3
 800177e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001782:	f002 f945 	bl	8003a10 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB1 PB2 PB12 PB13 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_12|GPIO_PIN_13;
 8001786:	f243 0306 	movw	r3, #12294	@ 0x3006
 800178a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800178c:	2301      	movs	r3, #1
 800178e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001790:	2300      	movs	r3, #0
 8001792:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001794:	2300      	movs	r3, #0
 8001796:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001798:	f107 0314 	add.w	r3, r7, #20
 800179c:	4619      	mov	r1, r3
 800179e:	4805      	ldr	r0, [pc, #20]	@ (80017b4 <MX_GPIO_Init+0x104>)
 80017a0:	f002 f936 	bl	8003a10 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80017a4:	bf00      	nop
 80017a6:	3728      	adds	r7, #40	@ 0x28
 80017a8:	46bd      	mov	sp, r7
 80017aa:	bd80      	pop	{r7, pc}
 80017ac:	40021000 	.word	0x40021000
 80017b0:	48000800 	.word	0x48000800
 80017b4:	48000400 	.word	0x48000400

080017b8 <HAL_TIM_IC_CaptureCallback>:
}



void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim) //Function from https://controllerstech.com/input-capture-in-stm32/
{
 80017b8:	b580      	push	{r7, lr}
 80017ba:	b084      	sub	sp, #16
 80017bc:	af00      	add	r7, sp, #0
 80017be:	6078      	str	r0, [r7, #4]
	if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1)  // if the interrupt source is channel1
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	7f1b      	ldrb	r3, [r3, #28]
 80017c4:	2b01      	cmp	r3, #1
 80017c6:	d156      	bne.n	8001876 <HAL_TIM_IC_CaptureCallback+0xbe>
	{
		if (Is_First_Captured==0) // if the first value is not captured
 80017c8:	4b2d      	ldr	r3, [pc, #180]	@ (8001880 <HAL_TIM_IC_CaptureCallback+0xc8>)
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	2b00      	cmp	r3, #0
 80017ce:	d10b      	bne.n	80017e8 <HAL_TIM_IC_CaptureCallback+0x30>
		{
			IC_Val1 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1); // read the first value
 80017d0:	2100      	movs	r1, #0
 80017d2:	6878      	ldr	r0, [r7, #4]
 80017d4:	f005 f83a 	bl	800684c <HAL_TIM_ReadCapturedValue>
 80017d8:	4603      	mov	r3, r0
 80017da:	461a      	mov	r2, r3
 80017dc:	4b29      	ldr	r3, [pc, #164]	@ (8001884 <HAL_TIM_IC_CaptureCallback+0xcc>)
 80017de:	601a      	str	r2, [r3, #0]
			Is_First_Captured = 1;  // set the first captured as true
 80017e0:	4b27      	ldr	r3, [pc, #156]	@ (8001880 <HAL_TIM_IC_CaptureCallback+0xc8>)
 80017e2:	2201      	movs	r2, #1
 80017e4:	601a      	str	r2, [r3, #0]

			__HAL_TIM_SET_COUNTER(htim, 0);  // reset the counter
			Is_First_Captured = 0; // set it back to false
		}
	}
}
 80017e6:	e046      	b.n	8001876 <HAL_TIM_IC_CaptureCallback+0xbe>
			IC_Val2 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);  // read second value
 80017e8:	2100      	movs	r1, #0
 80017ea:	6878      	ldr	r0, [r7, #4]
 80017ec:	f005 f82e 	bl	800684c <HAL_TIM_ReadCapturedValue>
 80017f0:	4603      	mov	r3, r0
 80017f2:	461a      	mov	r2, r3
 80017f4:	4b24      	ldr	r3, [pc, #144]	@ (8001888 <HAL_TIM_IC_CaptureCallback+0xd0>)
 80017f6:	601a      	str	r2, [r3, #0]
			if (IC_Val2 > IC_Val1)
 80017f8:	4b23      	ldr	r3, [pc, #140]	@ (8001888 <HAL_TIM_IC_CaptureCallback+0xd0>)
 80017fa:	681a      	ldr	r2, [r3, #0]
 80017fc:	4b21      	ldr	r3, [pc, #132]	@ (8001884 <HAL_TIM_IC_CaptureCallback+0xcc>)
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	429a      	cmp	r2, r3
 8001802:	dd07      	ble.n	8001814 <HAL_TIM_IC_CaptureCallback+0x5c>
				Difference = IC_Val2-IC_Val1;
 8001804:	4b20      	ldr	r3, [pc, #128]	@ (8001888 <HAL_TIM_IC_CaptureCallback+0xd0>)
 8001806:	681a      	ldr	r2, [r3, #0]
 8001808:	4b1e      	ldr	r3, [pc, #120]	@ (8001884 <HAL_TIM_IC_CaptureCallback+0xcc>)
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	1ad3      	subs	r3, r2, r3
 800180e:	4a1f      	ldr	r2, [pc, #124]	@ (800188c <HAL_TIM_IC_CaptureCallback+0xd4>)
 8001810:	6013      	str	r3, [r2, #0]
 8001812:	e00f      	b.n	8001834 <HAL_TIM_IC_CaptureCallback+0x7c>
			else if (IC_Val1 > IC_Val2)
 8001814:	4b1b      	ldr	r3, [pc, #108]	@ (8001884 <HAL_TIM_IC_CaptureCallback+0xcc>)
 8001816:	681a      	ldr	r2, [r3, #0]
 8001818:	4b1b      	ldr	r3, [pc, #108]	@ (8001888 <HAL_TIM_IC_CaptureCallback+0xd0>)
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	429a      	cmp	r2, r3
 800181e:	dd09      	ble.n	8001834 <HAL_TIM_IC_CaptureCallback+0x7c>
				Difference = (0xffff - IC_Val1) + IC_Val2;
 8001820:	4b18      	ldr	r3, [pc, #96]	@ (8001884 <HAL_TIM_IC_CaptureCallback+0xcc>)
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	f5c3 437f 	rsb	r3, r3, #65280	@ 0xff00
 8001828:	33ff      	adds	r3, #255	@ 0xff
 800182a:	4a17      	ldr	r2, [pc, #92]	@ (8001888 <HAL_TIM_IC_CaptureCallback+0xd0>)
 800182c:	6812      	ldr	r2, [r2, #0]
 800182e:	4413      	add	r3, r2
 8001830:	4a16      	ldr	r2, [pc, #88]	@ (800188c <HAL_TIM_IC_CaptureCallback+0xd4>)
 8001832:	6013      	str	r3, [r2, #0]
			float refClock = TIMCLOCK/(PRESCALAR);
 8001834:	4b16      	ldr	r3, [pc, #88]	@ (8001890 <HAL_TIM_IC_CaptureCallback+0xd8>)
 8001836:	60fb      	str	r3, [r7, #12]
			float mFactor = 1000000/refClock;
 8001838:	eddf 6a16 	vldr	s13, [pc, #88]	@ 8001894 <HAL_TIM_IC_CaptureCallback+0xdc>
 800183c:	ed97 7a03 	vldr	s14, [r7, #12]
 8001840:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001844:	edc7 7a02 	vstr	s15, [r7, #8]
			usWidth = Difference*mFactor;
 8001848:	4b10      	ldr	r3, [pc, #64]	@ (800188c <HAL_TIM_IC_CaptureCallback+0xd4>)
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	ee07 3a90 	vmov	s15, r3
 8001850:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001854:	edd7 7a02 	vldr	s15, [r7, #8]
 8001858:	ee67 7a27 	vmul.f32	s15, s14, s15
 800185c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001860:	ee17 2a90 	vmov	r2, s15
 8001864:	4b0c      	ldr	r3, [pc, #48]	@ (8001898 <HAL_TIM_IC_CaptureCallback+0xe0>)
 8001866:	601a      	str	r2, [r3, #0]
			__HAL_TIM_SET_COUNTER(htim, 0);  // reset the counter
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	2200      	movs	r2, #0
 800186e:	625a      	str	r2, [r3, #36]	@ 0x24
			Is_First_Captured = 0; // set it back to false
 8001870:	4b03      	ldr	r3, [pc, #12]	@ (8001880 <HAL_TIM_IC_CaptureCallback+0xc8>)
 8001872:	2200      	movs	r2, #0
 8001874:	601a      	str	r2, [r3, #0]
}
 8001876:	bf00      	nop
 8001878:	3710      	adds	r7, #16
 800187a:	46bd      	mov	sp, r7
 800187c:	bd80      	pop	{r7, pc}
 800187e:	bf00      	nop
 8001880:	200005fc 	.word	0x200005fc
 8001884:	200005f0 	.word	0x200005f0
 8001888:	200005f4 	.word	0x200005f4
 800188c:	200005f8 	.word	0x200005f8
 8001890:	49742400 	.word	0x49742400
 8001894:	49742400 	.word	0x49742400
 8001898:	200005ec 	.word	0x200005ec

0800189c <_write>:

int _write(int file, char *ptr, int len)
{
 800189c:	b580      	push	{r7, lr}
 800189e:	b086      	sub	sp, #24
 80018a0:	af00      	add	r7, sp, #0
 80018a2:	60f8      	str	r0, [r7, #12]
 80018a4:	60b9      	str	r1, [r7, #8]
 80018a6:	607a      	str	r2, [r7, #4]
    for (int DataIdx = 0; DataIdx < len; DataIdx++)
 80018a8:	2300      	movs	r3, #0
 80018aa:	617b      	str	r3, [r7, #20]
 80018ac:	e009      	b.n	80018c2 <_write+0x26>
        ITM_SendChar(*ptr++);
 80018ae:	68bb      	ldr	r3, [r7, #8]
 80018b0:	1c5a      	adds	r2, r3, #1
 80018b2:	60ba      	str	r2, [r7, #8]
 80018b4:	781b      	ldrb	r3, [r3, #0]
 80018b6:	4618      	mov	r0, r3
 80018b8:	f7fe feca 	bl	8000650 <ITM_SendChar>
    for (int DataIdx = 0; DataIdx < len; DataIdx++)
 80018bc:	697b      	ldr	r3, [r7, #20]
 80018be:	3301      	adds	r3, #1
 80018c0:	617b      	str	r3, [r7, #20]
 80018c2:	697a      	ldr	r2, [r7, #20]
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	429a      	cmp	r2, r3
 80018c8:	dbf1      	blt.n	80018ae <_write+0x12>

    return len;
 80018ca:	687b      	ldr	r3, [r7, #4]
}
 80018cc:	4618      	mov	r0, r3
 80018ce:	3718      	adds	r7, #24
 80018d0:	46bd      	mov	sp, r7
 80018d2:	bd80      	pop	{r7, pc}

080018d4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80018d4:	b480      	push	{r7}
 80018d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* USER CODE END Error_Handler_Debug */
}
 80018d8:	bf00      	nop
 80018da:	46bd      	mov	sp, r7
 80018dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e0:	4770      	bx	lr
	...

080018e4 <set_duty>:
 * @param[in] p_mot Pointer to the motor object structure.
 * @param[in] level Desired duty cycle percentage (-100 to 100).
 * @details This function constrains the level to the valid range and sets the
 * 			PWM duty cycle by updating the compare register pointer directly.
 */
void set_duty(motor_t* p_mot, float level) {
 80018e4:	b480      	push	{r7}
 80018e6:	b085      	sub	sp, #20
 80018e8:	af00      	add	r7, sp, #0
 80018ea:	6078      	str	r0, [r7, #4]
 80018ec:	ed87 0a00 	vstr	s0, [r7]
	/// Constrain level to valid range
	if (level > 100) level = 100;
 80018f0:	edd7 7a00 	vldr	s15, [r7]
 80018f4:	ed9f 7a2e 	vldr	s14, [pc, #184]	@ 80019b0 <set_duty+0xcc>
 80018f8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80018fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001900:	dd01      	ble.n	8001906 <set_duty+0x22>
 8001902:	4b2c      	ldr	r3, [pc, #176]	@ (80019b4 <set_duty+0xd0>)
 8001904:	603b      	str	r3, [r7, #0]
    if (level < -100) level = -100;
 8001906:	edd7 7a00 	vldr	s15, [r7]
 800190a:	ed9f 7a2b 	vldr	s14, [pc, #172]	@ 80019b8 <set_duty+0xd4>
 800190e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001912:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001916:	d501      	bpl.n	800191c <set_duty+0x38>
 8001918:	4b28      	ldr	r3, [pc, #160]	@ (80019bc <set_duty+0xd8>)
 800191a:	603b      	str	r3, [r7, #0]
	/// Initialize pulse width variables
    uint32_t pulse1 = 0;
 800191c:	2300      	movs	r3, #0
 800191e:	60fb      	str	r3, [r7, #12]
    uint32_t pulse2 = 0;
 8001920:	2300      	movs	r3, #0
 8001922:	60bb      	str	r3, [r7, #8]
    if(level > 0 ){
 8001924:	edd7 7a00 	vldr	s15, [r7]
 8001928:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800192c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001930:	dd13      	ble.n	800195a <set_duty+0x76>
    	pulse2 = (uint32_t)((level * p_mot->Period) / 100);
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	689b      	ldr	r3, [r3, #8]
 8001936:	ee07 3a90 	vmov	s15, r3
 800193a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800193e:	edd7 7a00 	vldr	s15, [r7]
 8001942:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001946:	eddf 6a1a 	vldr	s13, [pc, #104]	@ 80019b0 <set_duty+0xcc>
 800194a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800194e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001952:	ee17 3a90 	vmov	r3, s15
 8001956:	60bb      	str	r3, [r7, #8]
 8001958:	e01b      	b.n	8001992 <set_duty+0xae>
    }
    else if(level < 0){
 800195a:	edd7 7a00 	vldr	s15, [r7]
 800195e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001962:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001966:	d514      	bpl.n	8001992 <set_duty+0xae>
    	pulse1 = (uint32_t)((-level * p_mot->Period) / 100);
 8001968:	edd7 7a00 	vldr	s15, [r7]
 800196c:	eeb1 7a67 	vneg.f32	s14, s15
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	689b      	ldr	r3, [r3, #8]
 8001974:	ee07 3a90 	vmov	s15, r3
 8001978:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800197c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001980:	eddf 6a0b 	vldr	s13, [pc, #44]	@ 80019b0 <set_duty+0xcc>
 8001984:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001988:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800198c:	ee17 3a90 	vmov	r3, s15
 8001990:	60fb      	str	r3, [r7, #12]
    }
    /// Set the PWM duty cycle by updating the compare register
    *(p_mot->chA) = pulse1;
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	68fa      	ldr	r2, [r7, #12]
 8001998:	601a      	str	r2, [r3, #0]
    *(p_mot->chB) = pulse2;
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	685b      	ldr	r3, [r3, #4]
 800199e:	68ba      	ldr	r2, [r7, #8]
 80019a0:	601a      	str	r2, [r3, #0]

}
 80019a2:	bf00      	nop
 80019a4:	3714      	adds	r7, #20
 80019a6:	46bd      	mov	sp, r7
 80019a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ac:	4770      	bx	lr
 80019ae:	bf00      	nop
 80019b0:	42c80000 	.word	0x42c80000
 80019b4:	42c80000 	.word	0x42c80000
 80019b8:	c2c80000 	.word	0xc2c80000
 80019bc:	c2c80000 	.word	0xc2c80000

080019c0 <run_control>:
 * @param[in] controller A pointer to a structure (controller_t) containing controller gains and relevant information
 * @param[in] motor A pointer to a structure (motor_t) containing motor data
 * @param[in] encoder A pointer to a structure (encoder_t) containing encoder-related data such as position, velocity, and the last counter value.
 * @details This function runs the motor controller loop that alters motor duty cycle to reach a position or velocity setpoint
 */
void run_control(controller_t *controller, motor_t *motor, encoder_t *encoder) {
 80019c0:	b580      	push	{r7, lr}
 80019c2:	b086      	sub	sp, #24
 80019c4:	af00      	add	r7, sp, #0
 80019c6:	60f8      	str	r0, [r7, #12]
 80019c8:	60b9      	str	r1, [r7, #8]
 80019ca:	607a      	str	r2, [r7, #4]
	// Read the current position and velocity from the encoder
	read_encoder(encoder);
 80019cc:	6878      	ldr	r0, [r7, #4]
 80019ce:	f7fe fdc7 	bl	8000560 <read_encoder>

	// Calculate the error
	int32_t error = controller->velocity_setpoint - encoder->velocity;
 80019d2:	68fb      	ldr	r3, [r7, #12]
 80019d4:	689b      	ldr	r3, [r3, #8]
 80019d6:	687a      	ldr	r2, [r7, #4]
 80019d8:	f9b2 2004 	ldrsh.w	r2, [r2, #4]
 80019dc:	1a9b      	subs	r3, r3, r2
 80019de:	617b      	str	r3, [r7, #20]

	// Integral term calculation
	controller->esum += error;
 80019e0:	68fb      	ldr	r3, [r7, #12]
 80019e2:	68da      	ldr	r2, [r3, #12]
 80019e4:	697b      	ldr	r3, [r7, #20]
 80019e6:	441a      	add	r2, r3
 80019e8:	68fb      	ldr	r3, [r7, #12]
 80019ea:	60da      	str	r2, [r3, #12]

	// Calculate the duty cycle
	float duty = controller->Pgain_velocity * error + controller->Igain_velocity * controller->esum;
 80019ec:	68fb      	ldr	r3, [r7, #12]
 80019ee:	ed93 7a00 	vldr	s14, [r3]
 80019f2:	697b      	ldr	r3, [r7, #20]
 80019f4:	ee07 3a90 	vmov	s15, r3
 80019f8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80019fc:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001a00:	68fb      	ldr	r3, [r7, #12]
 8001a02:	edd3 6a01 	vldr	s13, [r3, #4]
 8001a06:	68fb      	ldr	r3, [r7, #12]
 8001a08:	68db      	ldr	r3, [r3, #12]
 8001a0a:	ee07 3a90 	vmov	s15, r3
 8001a0e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001a12:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001a16:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001a1a:	edc7 7a04 	vstr	s15, [r7, #16]
	printf("Duty sent: %ld\n", (long)duty); // For debug
 8001a1e:	edd7 7a04 	vldr	s15, [r7, #16]
 8001a22:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001a26:	ee17 1a90 	vmov	r1, s15
 8001a2a:	4806      	ldr	r0, [pc, #24]	@ (8001a44 <run_control+0x84>)
 8001a2c:	f006 fbd0 	bl	80081d0 <iprintf>

	// Apply to the motor
	set_duty(motor, duty);
 8001a30:	ed97 0a04 	vldr	s0, [r7, #16]
 8001a34:	68b8      	ldr	r0, [r7, #8]
 8001a36:	f7ff ff55 	bl	80018e4 <set_duty>


}
 8001a3a:	bf00      	nop
 8001a3c:	3718      	adds	r7, #24
 8001a3e:	46bd      	mov	sp, r7
 8001a40:	bd80      	pop	{r7, pc}
 8001a42:	bf00      	nop
 8001a44:	08008ef4 	.word	0x08008ef4

08001a48 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001a48:	b580      	push	{r7, lr}
 8001a4a:	b082      	sub	sp, #8
 8001a4c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a4e:	4b12      	ldr	r3, [pc, #72]	@ (8001a98 <HAL_MspInit+0x50>)
 8001a50:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001a52:	4a11      	ldr	r2, [pc, #68]	@ (8001a98 <HAL_MspInit+0x50>)
 8001a54:	f043 0301 	orr.w	r3, r3, #1
 8001a58:	6613      	str	r3, [r2, #96]	@ 0x60
 8001a5a:	4b0f      	ldr	r3, [pc, #60]	@ (8001a98 <HAL_MspInit+0x50>)
 8001a5c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001a5e:	f003 0301 	and.w	r3, r3, #1
 8001a62:	607b      	str	r3, [r7, #4]
 8001a64:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001a66:	4b0c      	ldr	r3, [pc, #48]	@ (8001a98 <HAL_MspInit+0x50>)
 8001a68:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a6a:	4a0b      	ldr	r2, [pc, #44]	@ (8001a98 <HAL_MspInit+0x50>)
 8001a6c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001a70:	6593      	str	r3, [r2, #88]	@ 0x58
 8001a72:	4b09      	ldr	r3, [pc, #36]	@ (8001a98 <HAL_MspInit+0x50>)
 8001a74:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a76:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001a7a:	603b      	str	r3, [r7, #0]
 8001a7c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 0, 0);
 8001a7e:	2200      	movs	r2, #0
 8001a80:	2100      	movs	r1, #0
 8001a82:	2005      	movs	r0, #5
 8001a84:	f001 ff8d 	bl	80039a2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 8001a88:	2005      	movs	r0, #5
 8001a8a:	f001 ffa6 	bl	80039da <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001a8e:	bf00      	nop
 8001a90:	3708      	adds	r7, #8
 8001a92:	46bd      	mov	sp, r7
 8001a94:	bd80      	pop	{r7, pc}
 8001a96:	bf00      	nop
 8001a98:	40021000 	.word	0x40021000

08001a9c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001a9c:	b580      	push	{r7, lr}
 8001a9e:	b08e      	sub	sp, #56	@ 0x38
 8001aa0:	af00      	add	r7, sp, #0
 8001aa2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001aa4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001aa8:	2200      	movs	r2, #0
 8001aaa:	601a      	str	r2, [r3, #0]
 8001aac:	605a      	str	r2, [r3, #4]
 8001aae:	609a      	str	r2, [r3, #8]
 8001ab0:	60da      	str	r2, [r3, #12]
 8001ab2:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	4a58      	ldr	r2, [pc, #352]	@ (8001c1c <HAL_ADC_MspInit+0x180>)
 8001aba:	4293      	cmp	r3, r2
 8001abc:	d12d      	bne.n	8001b1a <HAL_ADC_MspInit+0x7e>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    HAL_RCC_ADC_CLK_ENABLED++;
 8001abe:	4b58      	ldr	r3, [pc, #352]	@ (8001c20 <HAL_ADC_MspInit+0x184>)
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	3301      	adds	r3, #1
 8001ac4:	4a56      	ldr	r2, [pc, #344]	@ (8001c20 <HAL_ADC_MspInit+0x184>)
 8001ac6:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC_CLK_ENABLED==1){
 8001ac8:	4b55      	ldr	r3, [pc, #340]	@ (8001c20 <HAL_ADC_MspInit+0x184>)
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	2b01      	cmp	r3, #1
 8001ace:	d10b      	bne.n	8001ae8 <HAL_ADC_MspInit+0x4c>
      __HAL_RCC_ADC_CLK_ENABLE();
 8001ad0:	4b54      	ldr	r3, [pc, #336]	@ (8001c24 <HAL_ADC_MspInit+0x188>)
 8001ad2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ad4:	4a53      	ldr	r2, [pc, #332]	@ (8001c24 <HAL_ADC_MspInit+0x188>)
 8001ad6:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001ada:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001adc:	4b51      	ldr	r3, [pc, #324]	@ (8001c24 <HAL_ADC_MspInit+0x188>)
 8001ade:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ae0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001ae4:	623b      	str	r3, [r7, #32]
 8001ae6:	6a3b      	ldr	r3, [r7, #32]
    }

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001ae8:	4b4e      	ldr	r3, [pc, #312]	@ (8001c24 <HAL_ADC_MspInit+0x188>)
 8001aea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001aec:	4a4d      	ldr	r2, [pc, #308]	@ (8001c24 <HAL_ADC_MspInit+0x188>)
 8001aee:	f043 0304 	orr.w	r3, r3, #4
 8001af2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001af4:	4b4b      	ldr	r3, [pc, #300]	@ (8001c24 <HAL_ADC_MspInit+0x188>)
 8001af6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001af8:	f003 0304 	and.w	r3, r3, #4
 8001afc:	61fb      	str	r3, [r7, #28]
 8001afe:	69fb      	ldr	r3, [r7, #28]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN1
    PC1     ------> ADC1_IN2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001b00:	2303      	movs	r3, #3
 8001b02:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001b04:	2303      	movs	r3, #3
 8001b06:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b08:	2300      	movs	r3, #0
 8001b0a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001b0c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001b10:	4619      	mov	r1, r3
 8001b12:	4845      	ldr	r0, [pc, #276]	@ (8001c28 <HAL_ADC_MspInit+0x18c>)
 8001b14:	f001 ff7c 	bl	8003a10 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }

}
 8001b18:	e07c      	b.n	8001c14 <HAL_ADC_MspInit+0x178>
  else if(hadc->Instance==ADC2)
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	4a43      	ldr	r2, [pc, #268]	@ (8001c2c <HAL_ADC_MspInit+0x190>)
 8001b20:	4293      	cmp	r3, r2
 8001b22:	d145      	bne.n	8001bb0 <HAL_ADC_MspInit+0x114>
    HAL_RCC_ADC_CLK_ENABLED++;
 8001b24:	4b3e      	ldr	r3, [pc, #248]	@ (8001c20 <HAL_ADC_MspInit+0x184>)
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	3301      	adds	r3, #1
 8001b2a:	4a3d      	ldr	r2, [pc, #244]	@ (8001c20 <HAL_ADC_MspInit+0x184>)
 8001b2c:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC_CLK_ENABLED==1){
 8001b2e:	4b3c      	ldr	r3, [pc, #240]	@ (8001c20 <HAL_ADC_MspInit+0x184>)
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	2b01      	cmp	r3, #1
 8001b34:	d10b      	bne.n	8001b4e <HAL_ADC_MspInit+0xb2>
      __HAL_RCC_ADC_CLK_ENABLE();
 8001b36:	4b3b      	ldr	r3, [pc, #236]	@ (8001c24 <HAL_ADC_MspInit+0x188>)
 8001b38:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b3a:	4a3a      	ldr	r2, [pc, #232]	@ (8001c24 <HAL_ADC_MspInit+0x188>)
 8001b3c:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001b40:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001b42:	4b38      	ldr	r3, [pc, #224]	@ (8001c24 <HAL_ADC_MspInit+0x188>)
 8001b44:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b46:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001b4a:	61bb      	str	r3, [r7, #24]
 8001b4c:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001b4e:	4b35      	ldr	r3, [pc, #212]	@ (8001c24 <HAL_ADC_MspInit+0x188>)
 8001b50:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b52:	4a34      	ldr	r2, [pc, #208]	@ (8001c24 <HAL_ADC_MspInit+0x188>)
 8001b54:	f043 0304 	orr.w	r3, r3, #4
 8001b58:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001b5a:	4b32      	ldr	r3, [pc, #200]	@ (8001c24 <HAL_ADC_MspInit+0x188>)
 8001b5c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b5e:	f003 0304 	and.w	r3, r3, #4
 8001b62:	617b      	str	r3, [r7, #20]
 8001b64:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b66:	4b2f      	ldr	r3, [pc, #188]	@ (8001c24 <HAL_ADC_MspInit+0x188>)
 8001b68:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b6a:	4a2e      	ldr	r2, [pc, #184]	@ (8001c24 <HAL_ADC_MspInit+0x188>)
 8001b6c:	f043 0302 	orr.w	r3, r3, #2
 8001b70:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001b72:	4b2c      	ldr	r3, [pc, #176]	@ (8001c24 <HAL_ADC_MspInit+0x188>)
 8001b74:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b76:	f003 0302 	and.w	r3, r3, #2
 8001b7a:	613b      	str	r3, [r7, #16]
 8001b7c:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 8001b7e:	2306      	movs	r3, #6
 8001b80:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001b82:	2303      	movs	r3, #3
 8001b84:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b86:	2300      	movs	r3, #0
 8001b88:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001b8a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001b8e:	4619      	mov	r1, r3
 8001b90:	4825      	ldr	r0, [pc, #148]	@ (8001c28 <HAL_ADC_MspInit+0x18c>)
 8001b92:	f001 ff3d 	bl	8003a10 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001b96:	2301      	movs	r3, #1
 8001b98:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001b9a:	230b      	movs	r3, #11
 8001b9c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b9e:	2300      	movs	r3, #0
 8001ba0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ba2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001ba6:	4619      	mov	r1, r3
 8001ba8:	4821      	ldr	r0, [pc, #132]	@ (8001c30 <HAL_ADC_MspInit+0x194>)
 8001baa:	f001 ff31 	bl	8003a10 <HAL_GPIO_Init>
}
 8001bae:	e031      	b.n	8001c14 <HAL_ADC_MspInit+0x178>
  else if(hadc->Instance==ADC3)
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	4a1f      	ldr	r2, [pc, #124]	@ (8001c34 <HAL_ADC_MspInit+0x198>)
 8001bb6:	4293      	cmp	r3, r2
 8001bb8:	d12c      	bne.n	8001c14 <HAL_ADC_MspInit+0x178>
    HAL_RCC_ADC_CLK_ENABLED++;
 8001bba:	4b19      	ldr	r3, [pc, #100]	@ (8001c20 <HAL_ADC_MspInit+0x184>)
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	3301      	adds	r3, #1
 8001bc0:	4a17      	ldr	r2, [pc, #92]	@ (8001c20 <HAL_ADC_MspInit+0x184>)
 8001bc2:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC_CLK_ENABLED==1){
 8001bc4:	4b16      	ldr	r3, [pc, #88]	@ (8001c20 <HAL_ADC_MspInit+0x184>)
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	2b01      	cmp	r3, #1
 8001bca:	d10b      	bne.n	8001be4 <HAL_ADC_MspInit+0x148>
      __HAL_RCC_ADC_CLK_ENABLE();
 8001bcc:	4b15      	ldr	r3, [pc, #84]	@ (8001c24 <HAL_ADC_MspInit+0x188>)
 8001bce:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001bd0:	4a14      	ldr	r2, [pc, #80]	@ (8001c24 <HAL_ADC_MspInit+0x188>)
 8001bd2:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001bd6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001bd8:	4b12      	ldr	r3, [pc, #72]	@ (8001c24 <HAL_ADC_MspInit+0x188>)
 8001bda:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001bdc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001be0:	60fb      	str	r3, [r7, #12]
 8001be2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001be4:	4b0f      	ldr	r3, [pc, #60]	@ (8001c24 <HAL_ADC_MspInit+0x188>)
 8001be6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001be8:	4a0e      	ldr	r2, [pc, #56]	@ (8001c24 <HAL_ADC_MspInit+0x188>)
 8001bea:	f043 0304 	orr.w	r3, r3, #4
 8001bee:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001bf0:	4b0c      	ldr	r3, [pc, #48]	@ (8001c24 <HAL_ADC_MspInit+0x188>)
 8001bf2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001bf4:	f003 0304 	and.w	r3, r3, #4
 8001bf8:	60bb      	str	r3, [r7, #8]
 8001bfa:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001bfc:	2304      	movs	r3, #4
 8001bfe:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001c00:	2303      	movs	r3, #3
 8001c02:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c04:	2300      	movs	r3, #0
 8001c06:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001c08:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001c0c:	4619      	mov	r1, r3
 8001c0e:	4806      	ldr	r0, [pc, #24]	@ (8001c28 <HAL_ADC_MspInit+0x18c>)
 8001c10:	f001 fefe 	bl	8003a10 <HAL_GPIO_Init>
}
 8001c14:	bf00      	nop
 8001c16:	3738      	adds	r7, #56	@ 0x38
 8001c18:	46bd      	mov	sp, r7
 8001c1a:	bd80      	pop	{r7, pc}
 8001c1c:	50040000 	.word	0x50040000
 8001c20:	20000650 	.word	0x20000650
 8001c24:	40021000 	.word	0x40021000
 8001c28:	48000800 	.word	0x48000800
 8001c2c:	50040100 	.word	0x50040100
 8001c30:	48000400 	.word	0x48000400
 8001c34:	50040200 	.word	0x50040200

08001c38 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001c38:	b580      	push	{r7, lr}
 8001c3a:	b0aa      	sub	sp, #168	@ 0xa8
 8001c3c:	af00      	add	r7, sp, #0
 8001c3e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c40:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8001c44:	2200      	movs	r2, #0
 8001c46:	601a      	str	r2, [r3, #0]
 8001c48:	605a      	str	r2, [r3, #4]
 8001c4a:	609a      	str	r2, [r3, #8]
 8001c4c:	60da      	str	r2, [r3, #12]
 8001c4e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001c50:	f107 0310 	add.w	r3, r7, #16
 8001c54:	2284      	movs	r2, #132	@ 0x84
 8001c56:	2100      	movs	r1, #0
 8001c58:	4618      	mov	r0, r3
 8001c5a:	f006 fb0e 	bl	800827a <memset>
  if(hi2c->Instance==I2C2)
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	4a21      	ldr	r2, [pc, #132]	@ (8001ce8 <HAL_I2C_MspInit+0xb0>)
 8001c64:	4293      	cmp	r3, r2
 8001c66:	d13b      	bne.n	8001ce0 <HAL_I2C_MspInit+0xa8>

  /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8001c68:	2380      	movs	r3, #128	@ 0x80
 8001c6a:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8001c6c:	2300      	movs	r3, #0
 8001c6e:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001c70:	f107 0310 	add.w	r3, r7, #16
 8001c74:	4618      	mov	r0, r3
 8001c76:	f003 f823 	bl	8004cc0 <HAL_RCCEx_PeriphCLKConfig>
 8001c7a:	4603      	mov	r3, r0
 8001c7c:	2b00      	cmp	r3, #0
 8001c7e:	d001      	beq.n	8001c84 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8001c80:	f7ff fe28 	bl	80018d4 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c84:	4b19      	ldr	r3, [pc, #100]	@ (8001cec <HAL_I2C_MspInit+0xb4>)
 8001c86:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c88:	4a18      	ldr	r2, [pc, #96]	@ (8001cec <HAL_I2C_MspInit+0xb4>)
 8001c8a:	f043 0302 	orr.w	r3, r3, #2
 8001c8e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001c90:	4b16      	ldr	r3, [pc, #88]	@ (8001cec <HAL_I2C_MspInit+0xb4>)
 8001c92:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c94:	f003 0302 	and.w	r3, r3, #2
 8001c98:	60fb      	str	r3, [r7, #12]
 8001c9a:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001c9c:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001ca0:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001ca4:	2312      	movs	r3, #18
 8001ca6:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001caa:	2300      	movs	r3, #0
 8001cac:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001cb0:	2303      	movs	r3, #3
 8001cb2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001cb6:	2304      	movs	r3, #4
 8001cb8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001cbc:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8001cc0:	4619      	mov	r1, r3
 8001cc2:	480b      	ldr	r0, [pc, #44]	@ (8001cf0 <HAL_I2C_MspInit+0xb8>)
 8001cc4:	f001 fea4 	bl	8003a10 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001cc8:	4b08      	ldr	r3, [pc, #32]	@ (8001cec <HAL_I2C_MspInit+0xb4>)
 8001cca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ccc:	4a07      	ldr	r2, [pc, #28]	@ (8001cec <HAL_I2C_MspInit+0xb4>)
 8001cce:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001cd2:	6593      	str	r3, [r2, #88]	@ 0x58
 8001cd4:	4b05      	ldr	r3, [pc, #20]	@ (8001cec <HAL_I2C_MspInit+0xb4>)
 8001cd6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001cd8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001cdc:	60bb      	str	r3, [r7, #8]
 8001cde:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8001ce0:	bf00      	nop
 8001ce2:	37a8      	adds	r7, #168	@ 0xa8
 8001ce4:	46bd      	mov	sp, r7
 8001ce6:	bd80      	pop	{r7, pc}
 8001ce8:	40005800 	.word	0x40005800
 8001cec:	40021000 	.word	0x40021000
 8001cf0:	48000400 	.word	0x48000400

08001cf4 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001cf4:	b580      	push	{r7, lr}
 8001cf6:	b08a      	sub	sp, #40	@ 0x28
 8001cf8:	af00      	add	r7, sp, #0
 8001cfa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cfc:	f107 0314 	add.w	r3, r7, #20
 8001d00:	2200      	movs	r2, #0
 8001d02:	601a      	str	r2, [r3, #0]
 8001d04:	605a      	str	r2, [r3, #4]
 8001d06:	609a      	str	r2, [r3, #8]
 8001d08:	60da      	str	r2, [r3, #12]
 8001d0a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	4a26      	ldr	r2, [pc, #152]	@ (8001dac <HAL_SPI_MspInit+0xb8>)
 8001d12:	4293      	cmp	r3, r2
 8001d14:	d145      	bne.n	8001da2 <HAL_SPI_MspInit+0xae>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8001d16:	4b26      	ldr	r3, [pc, #152]	@ (8001db0 <HAL_SPI_MspInit+0xbc>)
 8001d18:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d1a:	4a25      	ldr	r2, [pc, #148]	@ (8001db0 <HAL_SPI_MspInit+0xbc>)
 8001d1c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001d20:	6593      	str	r3, [r2, #88]	@ 0x58
 8001d22:	4b23      	ldr	r3, [pc, #140]	@ (8001db0 <HAL_SPI_MspInit+0xbc>)
 8001d24:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d26:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001d2a:	613b      	str	r3, [r7, #16]
 8001d2c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d2e:	4b20      	ldr	r3, [pc, #128]	@ (8001db0 <HAL_SPI_MspInit+0xbc>)
 8001d30:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d32:	4a1f      	ldr	r2, [pc, #124]	@ (8001db0 <HAL_SPI_MspInit+0xbc>)
 8001d34:	f043 0301 	orr.w	r3, r3, #1
 8001d38:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001d3a:	4b1d      	ldr	r3, [pc, #116]	@ (8001db0 <HAL_SPI_MspInit+0xbc>)
 8001d3c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d3e:	f003 0301 	and.w	r3, r3, #1
 8001d42:	60fb      	str	r3, [r7, #12]
 8001d44:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001d46:	4b1a      	ldr	r3, [pc, #104]	@ (8001db0 <HAL_SPI_MspInit+0xbc>)
 8001d48:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d4a:	4a19      	ldr	r2, [pc, #100]	@ (8001db0 <HAL_SPI_MspInit+0xbc>)
 8001d4c:	f043 0304 	orr.w	r3, r3, #4
 8001d50:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001d52:	4b17      	ldr	r3, [pc, #92]	@ (8001db0 <HAL_SPI_MspInit+0xbc>)
 8001d54:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d56:	f003 0304 	and.w	r3, r3, #4
 8001d5a:	60bb      	str	r3, [r7, #8]
 8001d5c:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> SPI3_NSS
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001d5e:	2310      	movs	r3, #16
 8001d60:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d62:	2302      	movs	r3, #2
 8001d64:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d66:	2300      	movs	r3, #0
 8001d68:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d6a:	2303      	movs	r3, #3
 8001d6c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001d6e:	2306      	movs	r3, #6
 8001d70:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d72:	f107 0314 	add.w	r3, r7, #20
 8001d76:	4619      	mov	r1, r3
 8001d78:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001d7c:	f001 fe48 	bl	8003a10 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8001d80:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 8001d84:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d86:	2302      	movs	r3, #2
 8001d88:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d8a:	2300      	movs	r3, #0
 8001d8c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d8e:	2303      	movs	r3, #3
 8001d90:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001d92:	2306      	movs	r3, #6
 8001d94:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001d96:	f107 0314 	add.w	r3, r7, #20
 8001d9a:	4619      	mov	r1, r3
 8001d9c:	4805      	ldr	r0, [pc, #20]	@ (8001db4 <HAL_SPI_MspInit+0xc0>)
 8001d9e:	f001 fe37 	bl	8003a10 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8001da2:	bf00      	nop
 8001da4:	3728      	adds	r7, #40	@ 0x28
 8001da6:	46bd      	mov	sp, r7
 8001da8:	bd80      	pop	{r7, pc}
 8001daa:	bf00      	nop
 8001dac:	40003c00 	.word	0x40003c00
 8001db0:	40021000 	.word	0x40021000
 8001db4:	48000800 	.word	0x48000800

08001db8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001db8:	b580      	push	{r7, lr}
 8001dba:	b086      	sub	sp, #24
 8001dbc:	af00      	add	r7, sp, #0
 8001dbe:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	4a30      	ldr	r2, [pc, #192]	@ (8001e88 <HAL_TIM_Base_MspInit+0xd0>)
 8001dc6:	4293      	cmp	r3, r2
 8001dc8:	d114      	bne.n	8001df4 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001dca:	4b30      	ldr	r3, [pc, #192]	@ (8001e8c <HAL_TIM_Base_MspInit+0xd4>)
 8001dcc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001dce:	4a2f      	ldr	r2, [pc, #188]	@ (8001e8c <HAL_TIM_Base_MspInit+0xd4>)
 8001dd0:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001dd4:	6613      	str	r3, [r2, #96]	@ 0x60
 8001dd6:	4b2d      	ldr	r3, [pc, #180]	@ (8001e8c <HAL_TIM_Base_MspInit+0xd4>)
 8001dd8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001dda:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001dde:	617b      	str	r3, [r7, #20]
 8001de0:	697b      	ldr	r3, [r7, #20]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, 0, 0);
 8001de2:	2200      	movs	r2, #0
 8001de4:	2100      	movs	r1, #0
 8001de6:	2018      	movs	r0, #24
 8001de8:	f001 fddb 	bl	80039a2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 8001dec:	2018      	movs	r0, #24
 8001dee:	f001 fdf4 	bl	80039da <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM17_MspInit 1 */

  /* USER CODE END TIM17_MspInit 1 */
  }

}
 8001df2:	e044      	b.n	8001e7e <HAL_TIM_Base_MspInit+0xc6>
  else if(htim_base->Instance==TIM6)
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	4a25      	ldr	r2, [pc, #148]	@ (8001e90 <HAL_TIM_Base_MspInit+0xd8>)
 8001dfa:	4293      	cmp	r3, r2
 8001dfc:	d114      	bne.n	8001e28 <HAL_TIM_Base_MspInit+0x70>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8001dfe:	4b23      	ldr	r3, [pc, #140]	@ (8001e8c <HAL_TIM_Base_MspInit+0xd4>)
 8001e00:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e02:	4a22      	ldr	r2, [pc, #136]	@ (8001e8c <HAL_TIM_Base_MspInit+0xd4>)
 8001e04:	f043 0310 	orr.w	r3, r3, #16
 8001e08:	6593      	str	r3, [r2, #88]	@ 0x58
 8001e0a:	4b20      	ldr	r3, [pc, #128]	@ (8001e8c <HAL_TIM_Base_MspInit+0xd4>)
 8001e0c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e0e:	f003 0310 	and.w	r3, r3, #16
 8001e12:	613b      	str	r3, [r7, #16]
 8001e14:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8001e16:	2200      	movs	r2, #0
 8001e18:	2100      	movs	r1, #0
 8001e1a:	2036      	movs	r0, #54	@ 0x36
 8001e1c:	f001 fdc1 	bl	80039a2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001e20:	2036      	movs	r0, #54	@ 0x36
 8001e22:	f001 fdda 	bl	80039da <HAL_NVIC_EnableIRQ>
}
 8001e26:	e02a      	b.n	8001e7e <HAL_TIM_Base_MspInit+0xc6>
  else if(htim_base->Instance==TIM7)
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	4a19      	ldr	r2, [pc, #100]	@ (8001e94 <HAL_TIM_Base_MspInit+0xdc>)
 8001e2e:	4293      	cmp	r3, r2
 8001e30:	d114      	bne.n	8001e5c <HAL_TIM_Base_MspInit+0xa4>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8001e32:	4b16      	ldr	r3, [pc, #88]	@ (8001e8c <HAL_TIM_Base_MspInit+0xd4>)
 8001e34:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e36:	4a15      	ldr	r2, [pc, #84]	@ (8001e8c <HAL_TIM_Base_MspInit+0xd4>)
 8001e38:	f043 0320 	orr.w	r3, r3, #32
 8001e3c:	6593      	str	r3, [r2, #88]	@ 0x58
 8001e3e:	4b13      	ldr	r3, [pc, #76]	@ (8001e8c <HAL_TIM_Base_MspInit+0xd4>)
 8001e40:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e42:	f003 0320 	and.w	r3, r3, #32
 8001e46:	60fb      	str	r3, [r7, #12]
 8001e48:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8001e4a:	2200      	movs	r2, #0
 8001e4c:	2100      	movs	r1, #0
 8001e4e:	2037      	movs	r0, #55	@ 0x37
 8001e50:	f001 fda7 	bl	80039a2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8001e54:	2037      	movs	r0, #55	@ 0x37
 8001e56:	f001 fdc0 	bl	80039da <HAL_NVIC_EnableIRQ>
}
 8001e5a:	e010      	b.n	8001e7e <HAL_TIM_Base_MspInit+0xc6>
  else if(htim_base->Instance==TIM17)
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	4a0d      	ldr	r2, [pc, #52]	@ (8001e98 <HAL_TIM_Base_MspInit+0xe0>)
 8001e62:	4293      	cmp	r3, r2
 8001e64:	d10b      	bne.n	8001e7e <HAL_TIM_Base_MspInit+0xc6>
    __HAL_RCC_TIM17_CLK_ENABLE();
 8001e66:	4b09      	ldr	r3, [pc, #36]	@ (8001e8c <HAL_TIM_Base_MspInit+0xd4>)
 8001e68:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001e6a:	4a08      	ldr	r2, [pc, #32]	@ (8001e8c <HAL_TIM_Base_MspInit+0xd4>)
 8001e6c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001e70:	6613      	str	r3, [r2, #96]	@ 0x60
 8001e72:	4b06      	ldr	r3, [pc, #24]	@ (8001e8c <HAL_TIM_Base_MspInit+0xd4>)
 8001e74:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001e76:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001e7a:	60bb      	str	r3, [r7, #8]
 8001e7c:	68bb      	ldr	r3, [r7, #8]
}
 8001e7e:	bf00      	nop
 8001e80:	3718      	adds	r7, #24
 8001e82:	46bd      	mov	sp, r7
 8001e84:	bd80      	pop	{r7, pc}
 8001e86:	bf00      	nop
 8001e88:	40012c00 	.word	0x40012c00
 8001e8c:	40021000 	.word	0x40021000
 8001e90:	40001000 	.word	0x40001000
 8001e94:	40001400 	.word	0x40001400
 8001e98:	40014800 	.word	0x40014800

08001e9c <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8001e9c:	b580      	push	{r7, lr}
 8001e9e:	b08e      	sub	sp, #56	@ 0x38
 8001ea0:	af00      	add	r7, sp, #0
 8001ea2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ea4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001ea8:	2200      	movs	r2, #0
 8001eaa:	601a      	str	r2, [r3, #0]
 8001eac:	605a      	str	r2, [r3, #4]
 8001eae:	609a      	str	r2, [r3, #8]
 8001eb0:	60da      	str	r2, [r3, #12]
 8001eb2:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM2)
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001ebc:	d129      	bne.n	8001f12 <HAL_TIM_Encoder_MspInit+0x76>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001ebe:	4b45      	ldr	r3, [pc, #276]	@ (8001fd4 <HAL_TIM_Encoder_MspInit+0x138>)
 8001ec0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ec2:	4a44      	ldr	r2, [pc, #272]	@ (8001fd4 <HAL_TIM_Encoder_MspInit+0x138>)
 8001ec4:	f043 0301 	orr.w	r3, r3, #1
 8001ec8:	6593      	str	r3, [r2, #88]	@ 0x58
 8001eca:	4b42      	ldr	r3, [pc, #264]	@ (8001fd4 <HAL_TIM_Encoder_MspInit+0x138>)
 8001ecc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ece:	f003 0301 	and.w	r3, r3, #1
 8001ed2:	623b      	str	r3, [r7, #32]
 8001ed4:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ed6:	4b3f      	ldr	r3, [pc, #252]	@ (8001fd4 <HAL_TIM_Encoder_MspInit+0x138>)
 8001ed8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001eda:	4a3e      	ldr	r2, [pc, #248]	@ (8001fd4 <HAL_TIM_Encoder_MspInit+0x138>)
 8001edc:	f043 0301 	orr.w	r3, r3, #1
 8001ee0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001ee2:	4b3c      	ldr	r3, [pc, #240]	@ (8001fd4 <HAL_TIM_Encoder_MspInit+0x138>)
 8001ee4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ee6:	f003 0301 	and.w	r3, r3, #1
 8001eea:	61fb      	str	r3, [r7, #28]
 8001eec:	69fb      	ldr	r3, [r7, #28]
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001eee:	2303      	movs	r3, #3
 8001ef0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ef2:	2302      	movs	r3, #2
 8001ef4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ef6:	2300      	movs	r3, #0
 8001ef8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001efa:	2300      	movs	r3, #0
 8001efc:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001efe:	2301      	movs	r3, #1
 8001f00:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f02:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001f06:	4619      	mov	r1, r3
 8001f08:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001f0c:	f001 fd80 	bl	8003a10 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8001f10:	e05b      	b.n	8001fca <HAL_TIM_Encoder_MspInit+0x12e>
  else if(htim_encoder->Instance==TIM3)
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	4a30      	ldr	r2, [pc, #192]	@ (8001fd8 <HAL_TIM_Encoder_MspInit+0x13c>)
 8001f18:	4293      	cmp	r3, r2
 8001f1a:	d129      	bne.n	8001f70 <HAL_TIM_Encoder_MspInit+0xd4>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001f1c:	4b2d      	ldr	r3, [pc, #180]	@ (8001fd4 <HAL_TIM_Encoder_MspInit+0x138>)
 8001f1e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f20:	4a2c      	ldr	r2, [pc, #176]	@ (8001fd4 <HAL_TIM_Encoder_MspInit+0x138>)
 8001f22:	f043 0302 	orr.w	r3, r3, #2
 8001f26:	6593      	str	r3, [r2, #88]	@ 0x58
 8001f28:	4b2a      	ldr	r3, [pc, #168]	@ (8001fd4 <HAL_TIM_Encoder_MspInit+0x138>)
 8001f2a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f2c:	f003 0302 	and.w	r3, r3, #2
 8001f30:	61bb      	str	r3, [r7, #24]
 8001f32:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f34:	4b27      	ldr	r3, [pc, #156]	@ (8001fd4 <HAL_TIM_Encoder_MspInit+0x138>)
 8001f36:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f38:	4a26      	ldr	r2, [pc, #152]	@ (8001fd4 <HAL_TIM_Encoder_MspInit+0x138>)
 8001f3a:	f043 0301 	orr.w	r3, r3, #1
 8001f3e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001f40:	4b24      	ldr	r3, [pc, #144]	@ (8001fd4 <HAL_TIM_Encoder_MspInit+0x138>)
 8001f42:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f44:	f003 0301 	and.w	r3, r3, #1
 8001f48:	617b      	str	r3, [r7, #20]
 8001f4a:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001f4c:	23c0      	movs	r3, #192	@ 0xc0
 8001f4e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f50:	2302      	movs	r3, #2
 8001f52:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f54:	2300      	movs	r3, #0
 8001f56:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f58:	2300      	movs	r3, #0
 8001f5a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001f5c:	2302      	movs	r3, #2
 8001f5e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f60:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001f64:	4619      	mov	r1, r3
 8001f66:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001f6a:	f001 fd51 	bl	8003a10 <HAL_GPIO_Init>
}
 8001f6e:	e02c      	b.n	8001fca <HAL_TIM_Encoder_MspInit+0x12e>
  else if(htim_encoder->Instance==TIM4)
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	4a19      	ldr	r2, [pc, #100]	@ (8001fdc <HAL_TIM_Encoder_MspInit+0x140>)
 8001f76:	4293      	cmp	r3, r2
 8001f78:	d127      	bne.n	8001fca <HAL_TIM_Encoder_MspInit+0x12e>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001f7a:	4b16      	ldr	r3, [pc, #88]	@ (8001fd4 <HAL_TIM_Encoder_MspInit+0x138>)
 8001f7c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f7e:	4a15      	ldr	r2, [pc, #84]	@ (8001fd4 <HAL_TIM_Encoder_MspInit+0x138>)
 8001f80:	f043 0304 	orr.w	r3, r3, #4
 8001f84:	6593      	str	r3, [r2, #88]	@ 0x58
 8001f86:	4b13      	ldr	r3, [pc, #76]	@ (8001fd4 <HAL_TIM_Encoder_MspInit+0x138>)
 8001f88:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f8a:	f003 0304 	and.w	r3, r3, #4
 8001f8e:	613b      	str	r3, [r7, #16]
 8001f90:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f92:	4b10      	ldr	r3, [pc, #64]	@ (8001fd4 <HAL_TIM_Encoder_MspInit+0x138>)
 8001f94:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f96:	4a0f      	ldr	r2, [pc, #60]	@ (8001fd4 <HAL_TIM_Encoder_MspInit+0x138>)
 8001f98:	f043 0302 	orr.w	r3, r3, #2
 8001f9c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001f9e:	4b0d      	ldr	r3, [pc, #52]	@ (8001fd4 <HAL_TIM_Encoder_MspInit+0x138>)
 8001fa0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001fa2:	f003 0302 	and.w	r3, r3, #2
 8001fa6:	60fb      	str	r3, [r7, #12]
 8001fa8:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001faa:	23c0      	movs	r3, #192	@ 0xc0
 8001fac:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fae:	2302      	movs	r3, #2
 8001fb0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fb2:	2300      	movs	r3, #0
 8001fb4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fb6:	2300      	movs	r3, #0
 8001fb8:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001fba:	2302      	movs	r3, #2
 8001fbc:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001fbe:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001fc2:	4619      	mov	r1, r3
 8001fc4:	4806      	ldr	r0, [pc, #24]	@ (8001fe0 <HAL_TIM_Encoder_MspInit+0x144>)
 8001fc6:	f001 fd23 	bl	8003a10 <HAL_GPIO_Init>
}
 8001fca:	bf00      	nop
 8001fcc:	3738      	adds	r7, #56	@ 0x38
 8001fce:	46bd      	mov	sp, r7
 8001fd0:	bd80      	pop	{r7, pc}
 8001fd2:	bf00      	nop
 8001fd4:	40021000 	.word	0x40021000
 8001fd8:	40000400 	.word	0x40000400
 8001fdc:	40000800 	.word	0x40000800
 8001fe0:	48000400 	.word	0x48000400

08001fe4 <HAL_TIM_IC_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_ic: TIM_IC handle pointer
* @retval None
*/
void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* htim_ic)
{
 8001fe4:	b580      	push	{r7, lr}
 8001fe6:	b08c      	sub	sp, #48	@ 0x30
 8001fe8:	af00      	add	r7, sp, #0
 8001fea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fec:	f107 031c 	add.w	r3, r7, #28
 8001ff0:	2200      	movs	r2, #0
 8001ff2:	601a      	str	r2, [r3, #0]
 8001ff4:	605a      	str	r2, [r3, #4]
 8001ff6:	609a      	str	r2, [r3, #8]
 8001ff8:	60da      	str	r2, [r3, #12]
 8001ffa:	611a      	str	r2, [r3, #16]
  if(htim_ic->Instance==TIM5)
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	4a33      	ldr	r2, [pc, #204]	@ (80020d0 <HAL_TIM_IC_MspInit+0xec>)
 8002002:	4293      	cmp	r3, r2
 8002004:	d129      	bne.n	800205a <HAL_TIM_IC_MspInit+0x76>
  {
  /* USER CODE BEGIN TIM5_MspInit 0 */

  /* USER CODE END TIM5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM5_CLK_ENABLE();
 8002006:	4b33      	ldr	r3, [pc, #204]	@ (80020d4 <HAL_TIM_IC_MspInit+0xf0>)
 8002008:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800200a:	4a32      	ldr	r2, [pc, #200]	@ (80020d4 <HAL_TIM_IC_MspInit+0xf0>)
 800200c:	f043 0308 	orr.w	r3, r3, #8
 8002010:	6593      	str	r3, [r2, #88]	@ 0x58
 8002012:	4b30      	ldr	r3, [pc, #192]	@ (80020d4 <HAL_TIM_IC_MspInit+0xf0>)
 8002014:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002016:	f003 0308 	and.w	r3, r3, #8
 800201a:	61bb      	str	r3, [r7, #24]
 800201c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800201e:	4b2d      	ldr	r3, [pc, #180]	@ (80020d4 <HAL_TIM_IC_MspInit+0xf0>)
 8002020:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002022:	4a2c      	ldr	r2, [pc, #176]	@ (80020d4 <HAL_TIM_IC_MspInit+0xf0>)
 8002024:	f043 0301 	orr.w	r3, r3, #1
 8002028:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800202a:	4b2a      	ldr	r3, [pc, #168]	@ (80020d4 <HAL_TIM_IC_MspInit+0xf0>)
 800202c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800202e:	f003 0301 	and.w	r3, r3, #1
 8002032:	617b      	str	r3, [r7, #20]
 8002034:	697b      	ldr	r3, [r7, #20]
    /**TIM5 GPIO Configuration
    PA2     ------> TIM5_CH3
    PA3     ------> TIM5_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002036:	230c      	movs	r3, #12
 8002038:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800203a:	2302      	movs	r3, #2
 800203c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800203e:	2300      	movs	r3, #0
 8002040:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002042:	2300      	movs	r3, #0
 8002044:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8002046:	2302      	movs	r3, #2
 8002048:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800204a:	f107 031c 	add.w	r3, r7, #28
 800204e:	4619      	mov	r1, r3
 8002050:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002054:	f001 fcdc 	bl	8003a10 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM15_MspInit 1 */

  /* USER CODE END TIM15_MspInit 1 */
  }

}
 8002058:	e035      	b.n	80020c6 <HAL_TIM_IC_MspInit+0xe2>
  else if(htim_ic->Instance==TIM15)
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	4a1e      	ldr	r2, [pc, #120]	@ (80020d8 <HAL_TIM_IC_MspInit+0xf4>)
 8002060:	4293      	cmp	r3, r2
 8002062:	d130      	bne.n	80020c6 <HAL_TIM_IC_MspInit+0xe2>
    __HAL_RCC_TIM15_CLK_ENABLE();
 8002064:	4b1b      	ldr	r3, [pc, #108]	@ (80020d4 <HAL_TIM_IC_MspInit+0xf0>)
 8002066:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002068:	4a1a      	ldr	r2, [pc, #104]	@ (80020d4 <HAL_TIM_IC_MspInit+0xf0>)
 800206a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800206e:	6613      	str	r3, [r2, #96]	@ 0x60
 8002070:	4b18      	ldr	r3, [pc, #96]	@ (80020d4 <HAL_TIM_IC_MspInit+0xf0>)
 8002072:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002074:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002078:	613b      	str	r3, [r7, #16]
 800207a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800207c:	4b15      	ldr	r3, [pc, #84]	@ (80020d4 <HAL_TIM_IC_MspInit+0xf0>)
 800207e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002080:	4a14      	ldr	r2, [pc, #80]	@ (80020d4 <HAL_TIM_IC_MspInit+0xf0>)
 8002082:	f043 0302 	orr.w	r3, r3, #2
 8002086:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002088:	4b12      	ldr	r3, [pc, #72]	@ (80020d4 <HAL_TIM_IC_MspInit+0xf0>)
 800208a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800208c:	f003 0302 	and.w	r3, r3, #2
 8002090:	60fb      	str	r3, [r7, #12]
 8002092:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8002094:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8002098:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800209a:	2302      	movs	r3, #2
 800209c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800209e:	2300      	movs	r3, #0
 80020a0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020a2:	2300      	movs	r3, #0
 80020a4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF14_TIM15;
 80020a6:	230e      	movs	r3, #14
 80020a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80020aa:	f107 031c 	add.w	r3, r7, #28
 80020ae:	4619      	mov	r1, r3
 80020b0:	480a      	ldr	r0, [pc, #40]	@ (80020dc <HAL_TIM_IC_MspInit+0xf8>)
 80020b2:	f001 fcad 	bl	8003a10 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, 0, 0);
 80020b6:	2200      	movs	r2, #0
 80020b8:	2100      	movs	r1, #0
 80020ba:	2018      	movs	r0, #24
 80020bc:	f001 fc71 	bl	80039a2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 80020c0:	2018      	movs	r0, #24
 80020c2:	f001 fc8a 	bl	80039da <HAL_NVIC_EnableIRQ>
}
 80020c6:	bf00      	nop
 80020c8:	3730      	adds	r7, #48	@ 0x30
 80020ca:	46bd      	mov	sp, r7
 80020cc:	bd80      	pop	{r7, pc}
 80020ce:	bf00      	nop
 80020d0:	40000c00 	.word	0x40000c00
 80020d4:	40021000 	.word	0x40021000
 80020d8:	40014000 	.word	0x40014000
 80020dc:	48000400 	.word	0x48000400

080020e0 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 80020e0:	b480      	push	{r7}
 80020e2:	b085      	sub	sp, #20
 80020e4:	af00      	add	r7, sp, #0
 80020e6:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM8)
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	4a0a      	ldr	r2, [pc, #40]	@ (8002118 <HAL_TIM_PWM_MspInit+0x38>)
 80020ee:	4293      	cmp	r3, r2
 80020f0:	d10b      	bne.n	800210a <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM8_MspInit 0 */

  /* USER CODE END TIM8_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM8_CLK_ENABLE();
 80020f2:	4b0a      	ldr	r3, [pc, #40]	@ (800211c <HAL_TIM_PWM_MspInit+0x3c>)
 80020f4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80020f6:	4a09      	ldr	r2, [pc, #36]	@ (800211c <HAL_TIM_PWM_MspInit+0x3c>)
 80020f8:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80020fc:	6613      	str	r3, [r2, #96]	@ 0x60
 80020fe:	4b07      	ldr	r3, [pc, #28]	@ (800211c <HAL_TIM_PWM_MspInit+0x3c>)
 8002100:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002102:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002106:	60fb      	str	r3, [r7, #12]
 8002108:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 800210a:	bf00      	nop
 800210c:	3714      	adds	r7, #20
 800210e:	46bd      	mov	sp, r7
 8002110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002114:	4770      	bx	lr
 8002116:	bf00      	nop
 8002118:	40013400 	.word	0x40013400
 800211c:	40021000 	.word	0x40021000

08002120 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002120:	b580      	push	{r7, lr}
 8002122:	b08a      	sub	sp, #40	@ 0x28
 8002124:	af00      	add	r7, sp, #0
 8002126:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002128:	f107 0314 	add.w	r3, r7, #20
 800212c:	2200      	movs	r2, #0
 800212e:	601a      	str	r2, [r3, #0]
 8002130:	605a      	str	r2, [r3, #4]
 8002132:	609a      	str	r2, [r3, #8]
 8002134:	60da      	str	r2, [r3, #12]
 8002136:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	4a23      	ldr	r2, [pc, #140]	@ (80021cc <HAL_TIM_MspPostInit+0xac>)
 800213e:	4293      	cmp	r3, r2
 8002140:	d11e      	bne.n	8002180 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002142:	4b23      	ldr	r3, [pc, #140]	@ (80021d0 <HAL_TIM_MspPostInit+0xb0>)
 8002144:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002146:	4a22      	ldr	r2, [pc, #136]	@ (80021d0 <HAL_TIM_MspPostInit+0xb0>)
 8002148:	f043 0301 	orr.w	r3, r3, #1
 800214c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800214e:	4b20      	ldr	r3, [pc, #128]	@ (80021d0 <HAL_TIM_MspPostInit+0xb0>)
 8002150:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002152:	f003 0301 	and.w	r3, r3, #1
 8002156:	613b      	str	r3, [r7, #16]
 8002158:	693b      	ldr	r3, [r7, #16]
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    PA11     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11;
 800215a:	f44f 6370 	mov.w	r3, #3840	@ 0xf00
 800215e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002160:	2302      	movs	r3, #2
 8002162:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002164:	2300      	movs	r3, #0
 8002166:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002168:	2300      	movs	r3, #0
 800216a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 800216c:	2301      	movs	r3, #1
 800216e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002170:	f107 0314 	add.w	r3, r7, #20
 8002174:	4619      	mov	r1, r3
 8002176:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800217a:	f001 fc49 	bl	8003a10 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 800217e:	e021      	b.n	80021c4 <HAL_TIM_MspPostInit+0xa4>
  else if(htim->Instance==TIM8)
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	4a13      	ldr	r2, [pc, #76]	@ (80021d4 <HAL_TIM_MspPostInit+0xb4>)
 8002186:	4293      	cmp	r3, r2
 8002188:	d11c      	bne.n	80021c4 <HAL_TIM_MspPostInit+0xa4>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800218a:	4b11      	ldr	r3, [pc, #68]	@ (80021d0 <HAL_TIM_MspPostInit+0xb0>)
 800218c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800218e:	4a10      	ldr	r2, [pc, #64]	@ (80021d0 <HAL_TIM_MspPostInit+0xb0>)
 8002190:	f043 0304 	orr.w	r3, r3, #4
 8002194:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002196:	4b0e      	ldr	r3, [pc, #56]	@ (80021d0 <HAL_TIM_MspPostInit+0xb0>)
 8002198:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800219a:	f003 0304 	and.w	r3, r3, #4
 800219e:	60fb      	str	r3, [r7, #12]
 80021a0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 80021a2:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 80021a6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021a8:	2302      	movs	r3, #2
 80021aa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021ac:	2300      	movs	r3, #0
 80021ae:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021b0:	2300      	movs	r3, #0
 80021b2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 80021b4:	2303      	movs	r3, #3
 80021b6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80021b8:	f107 0314 	add.w	r3, r7, #20
 80021bc:	4619      	mov	r1, r3
 80021be:	4806      	ldr	r0, [pc, #24]	@ (80021d8 <HAL_TIM_MspPostInit+0xb8>)
 80021c0:	f001 fc26 	bl	8003a10 <HAL_GPIO_Init>
}
 80021c4:	bf00      	nop
 80021c6:	3728      	adds	r7, #40	@ 0x28
 80021c8:	46bd      	mov	sp, r7
 80021ca:	bd80      	pop	{r7, pc}
 80021cc:	40012c00 	.word	0x40012c00
 80021d0:	40021000 	.word	0x40021000
 80021d4:	40013400 	.word	0x40013400
 80021d8:	48000800 	.word	0x48000800

080021dc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80021dc:	b580      	push	{r7, lr}
 80021de:	b0aa      	sub	sp, #168	@ 0xa8
 80021e0:	af00      	add	r7, sp, #0
 80021e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021e4:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 80021e8:	2200      	movs	r2, #0
 80021ea:	601a      	str	r2, [r3, #0]
 80021ec:	605a      	str	r2, [r3, #4]
 80021ee:	609a      	str	r2, [r3, #8]
 80021f0:	60da      	str	r2, [r3, #12]
 80021f2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80021f4:	f107 0310 	add.w	r3, r7, #16
 80021f8:	2284      	movs	r2, #132	@ 0x84
 80021fa:	2100      	movs	r1, #0
 80021fc:	4618      	mov	r0, r3
 80021fe:	f006 f83c 	bl	800827a <memset>
  if(huart->Instance==USART3)
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	4a21      	ldr	r2, [pc, #132]	@ (800228c <HAL_UART_MspInit+0xb0>)
 8002208:	4293      	cmp	r3, r2
 800220a:	d13a      	bne.n	8002282 <HAL_UART_MspInit+0xa6>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 800220c:	2304      	movs	r3, #4
 800220e:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8002210:	2300      	movs	r3, #0
 8002212:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002214:	f107 0310 	add.w	r3, r7, #16
 8002218:	4618      	mov	r0, r3
 800221a:	f002 fd51 	bl	8004cc0 <HAL_RCCEx_PeriphCLKConfig>
 800221e:	4603      	mov	r3, r0
 8002220:	2b00      	cmp	r3, #0
 8002222:	d001      	beq.n	8002228 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002224:	f7ff fb56 	bl	80018d4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8002228:	4b19      	ldr	r3, [pc, #100]	@ (8002290 <HAL_UART_MspInit+0xb4>)
 800222a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800222c:	4a18      	ldr	r2, [pc, #96]	@ (8002290 <HAL_UART_MspInit+0xb4>)
 800222e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002232:	6593      	str	r3, [r2, #88]	@ 0x58
 8002234:	4b16      	ldr	r3, [pc, #88]	@ (8002290 <HAL_UART_MspInit+0xb4>)
 8002236:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002238:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800223c:	60fb      	str	r3, [r7, #12]
 800223e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002240:	4b13      	ldr	r3, [pc, #76]	@ (8002290 <HAL_UART_MspInit+0xb4>)
 8002242:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002244:	4a12      	ldr	r2, [pc, #72]	@ (8002290 <HAL_UART_MspInit+0xb4>)
 8002246:	f043 0304 	orr.w	r3, r3, #4
 800224a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800224c:	4b10      	ldr	r3, [pc, #64]	@ (8002290 <HAL_UART_MspInit+0xb4>)
 800224e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002250:	f003 0304 	and.w	r3, r3, #4
 8002254:	60bb      	str	r3, [r7, #8]
 8002256:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PC4     ------> USART3_TX
    PC5     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8002258:	2330      	movs	r3, #48	@ 0x30
 800225a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800225e:	2302      	movs	r3, #2
 8002260:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002264:	2300      	movs	r3, #0
 8002266:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800226a:	2303      	movs	r3, #3
 800226c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002270:	2307      	movs	r3, #7
 8002272:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002276:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 800227a:	4619      	mov	r1, r3
 800227c:	4805      	ldr	r0, [pc, #20]	@ (8002294 <HAL_UART_MspInit+0xb8>)
 800227e:	f001 fbc7 	bl	8003a10 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8002282:	bf00      	nop
 8002284:	37a8      	adds	r7, #168	@ 0xa8
 8002286:	46bd      	mov	sp, r7
 8002288:	bd80      	pop	{r7, pc}
 800228a:	bf00      	nop
 800228c:	40004800 	.word	0x40004800
 8002290:	40021000 	.word	0x40021000
 8002294:	48000800 	.word	0x48000800

08002298 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002298:	b480      	push	{r7}
 800229a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800229c:	bf00      	nop
 800229e:	e7fd      	b.n	800229c <NMI_Handler+0x4>

080022a0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80022a0:	b480      	push	{r7}
 80022a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80022a4:	bf00      	nop
 80022a6:	e7fd      	b.n	80022a4 <HardFault_Handler+0x4>

080022a8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80022a8:	b480      	push	{r7}
 80022aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80022ac:	bf00      	nop
 80022ae:	e7fd      	b.n	80022ac <MemManage_Handler+0x4>

080022b0 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80022b0:	b480      	push	{r7}
 80022b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80022b4:	bf00      	nop
 80022b6:	e7fd      	b.n	80022b4 <BusFault_Handler+0x4>

080022b8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80022b8:	b480      	push	{r7}
 80022ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80022bc:	bf00      	nop
 80022be:	e7fd      	b.n	80022bc <UsageFault_Handler+0x4>

080022c0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80022c0:	b480      	push	{r7}
 80022c2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80022c4:	bf00      	nop
 80022c6:	46bd      	mov	sp, r7
 80022c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022cc:	4770      	bx	lr

080022ce <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80022ce:	b480      	push	{r7}
 80022d0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80022d2:	bf00      	nop
 80022d4:	46bd      	mov	sp, r7
 80022d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022da:	4770      	bx	lr

080022dc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80022dc:	b480      	push	{r7}
 80022de:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80022e0:	bf00      	nop
 80022e2:	46bd      	mov	sp, r7
 80022e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e8:	4770      	bx	lr

080022ea <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80022ea:	b580      	push	{r7, lr}
 80022ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80022ee:	f000 f943 	bl	8002578 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80022f2:	bf00      	nop
 80022f4:	bd80      	pop	{r7, pc}

080022f6 <RCC_IRQHandler>:

/**
  * @brief This function handles RCC global interrupt.
  */
void RCC_IRQHandler(void)
{
 80022f6:	b480      	push	{r7}
 80022f8:	af00      	add	r7, sp, #0

  /* USER CODE END RCC_IRQn 0 */
  /* USER CODE BEGIN RCC_IRQn 1 */

  /* USER CODE END RCC_IRQn 1 */
}
 80022fa:	bf00      	nop
 80022fc:	46bd      	mov	sp, r7
 80022fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002302:	4770      	bx	lr

08002304 <TIM1_BRK_TIM15_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM15 global interrupt.
  */
void TIM1_BRK_TIM15_IRQHandler(void)
{
 8002304:	b580      	push	{r7, lr}
 8002306:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM15_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM15_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002308:	4803      	ldr	r0, [pc, #12]	@ (8002318 <TIM1_BRK_TIM15_IRQHandler+0x14>)
 800230a:	f003 ff23 	bl	8006154 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim15);
 800230e:	4803      	ldr	r0, [pc, #12]	@ (800231c <TIM1_BRK_TIM15_IRQHandler+0x18>)
 8002310:	f003 ff20 	bl	8006154 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM15_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM15_IRQn 1 */
}
 8002314:	bf00      	nop
 8002316:	bd80      	pop	{r7, pc}
 8002318:	2000026c 	.word	0x2000026c
 800231c:	200004cc 	.word	0x200004cc

08002320 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8002320:	b580      	push	{r7, lr}
 8002322:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8002324:	4802      	ldr	r0, [pc, #8]	@ (8002330 <TIM6_DAC_IRQHandler+0x10>)
 8002326:	f003 ff15 	bl	8006154 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800232a:	bf00      	nop
 800232c:	bd80      	pop	{r7, pc}
 800232e:	bf00      	nop
 8002330:	200003e8 	.word	0x200003e8

08002334 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8002334:	b580      	push	{r7, lr}
 8002336:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8002338:	4802      	ldr	r0, [pc, #8]	@ (8002344 <TIM7_IRQHandler+0x10>)
 800233a:	f003 ff0b 	bl	8006154 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 800233e:	bf00      	nop
 8002340:	bd80      	pop	{r7, pc}
 8002342:	bf00      	nop
 8002344:	20000434 	.word	0x20000434

08002348 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002348:	b580      	push	{r7, lr}
 800234a:	b086      	sub	sp, #24
 800234c:	af00      	add	r7, sp, #0
 800234e:	60f8      	str	r0, [r7, #12]
 8002350:	60b9      	str	r1, [r7, #8]
 8002352:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002354:	2300      	movs	r3, #0
 8002356:	617b      	str	r3, [r7, #20]
 8002358:	e00a      	b.n	8002370 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800235a:	f3af 8000 	nop.w
 800235e:	4601      	mov	r1, r0
 8002360:	68bb      	ldr	r3, [r7, #8]
 8002362:	1c5a      	adds	r2, r3, #1
 8002364:	60ba      	str	r2, [r7, #8]
 8002366:	b2ca      	uxtb	r2, r1
 8002368:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800236a:	697b      	ldr	r3, [r7, #20]
 800236c:	3301      	adds	r3, #1
 800236e:	617b      	str	r3, [r7, #20]
 8002370:	697a      	ldr	r2, [r7, #20]
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	429a      	cmp	r2, r3
 8002376:	dbf0      	blt.n	800235a <_read+0x12>
  }

  return len;
 8002378:	687b      	ldr	r3, [r7, #4]
}
 800237a:	4618      	mov	r0, r3
 800237c:	3718      	adds	r7, #24
 800237e:	46bd      	mov	sp, r7
 8002380:	bd80      	pop	{r7, pc}

08002382 <_close>:
  }
  return len;
}

int _close(int file)
{
 8002382:	b480      	push	{r7}
 8002384:	b083      	sub	sp, #12
 8002386:	af00      	add	r7, sp, #0
 8002388:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800238a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800238e:	4618      	mov	r0, r3
 8002390:	370c      	adds	r7, #12
 8002392:	46bd      	mov	sp, r7
 8002394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002398:	4770      	bx	lr

0800239a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800239a:	b480      	push	{r7}
 800239c:	b083      	sub	sp, #12
 800239e:	af00      	add	r7, sp, #0
 80023a0:	6078      	str	r0, [r7, #4]
 80023a2:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80023a4:	683b      	ldr	r3, [r7, #0]
 80023a6:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80023aa:	605a      	str	r2, [r3, #4]
  return 0;
 80023ac:	2300      	movs	r3, #0
}
 80023ae:	4618      	mov	r0, r3
 80023b0:	370c      	adds	r7, #12
 80023b2:	46bd      	mov	sp, r7
 80023b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023b8:	4770      	bx	lr

080023ba <_isatty>:

int _isatty(int file)
{
 80023ba:	b480      	push	{r7}
 80023bc:	b083      	sub	sp, #12
 80023be:	af00      	add	r7, sp, #0
 80023c0:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80023c2:	2301      	movs	r3, #1
}
 80023c4:	4618      	mov	r0, r3
 80023c6:	370c      	adds	r7, #12
 80023c8:	46bd      	mov	sp, r7
 80023ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ce:	4770      	bx	lr

080023d0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80023d0:	b480      	push	{r7}
 80023d2:	b085      	sub	sp, #20
 80023d4:	af00      	add	r7, sp, #0
 80023d6:	60f8      	str	r0, [r7, #12]
 80023d8:	60b9      	str	r1, [r7, #8]
 80023da:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80023dc:	2300      	movs	r3, #0
}
 80023de:	4618      	mov	r0, r3
 80023e0:	3714      	adds	r7, #20
 80023e2:	46bd      	mov	sp, r7
 80023e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e8:	4770      	bx	lr
	...

080023ec <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80023ec:	b580      	push	{r7, lr}
 80023ee:	b086      	sub	sp, #24
 80023f0:	af00      	add	r7, sp, #0
 80023f2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80023f4:	4a14      	ldr	r2, [pc, #80]	@ (8002448 <_sbrk+0x5c>)
 80023f6:	4b15      	ldr	r3, [pc, #84]	@ (800244c <_sbrk+0x60>)
 80023f8:	1ad3      	subs	r3, r2, r3
 80023fa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80023fc:	697b      	ldr	r3, [r7, #20]
 80023fe:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002400:	4b13      	ldr	r3, [pc, #76]	@ (8002450 <_sbrk+0x64>)
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	2b00      	cmp	r3, #0
 8002406:	d102      	bne.n	800240e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002408:	4b11      	ldr	r3, [pc, #68]	@ (8002450 <_sbrk+0x64>)
 800240a:	4a12      	ldr	r2, [pc, #72]	@ (8002454 <_sbrk+0x68>)
 800240c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800240e:	4b10      	ldr	r3, [pc, #64]	@ (8002450 <_sbrk+0x64>)
 8002410:	681a      	ldr	r2, [r3, #0]
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	4413      	add	r3, r2
 8002416:	693a      	ldr	r2, [r7, #16]
 8002418:	429a      	cmp	r2, r3
 800241a:	d207      	bcs.n	800242c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800241c:	f005 ff7c 	bl	8008318 <__errno>
 8002420:	4603      	mov	r3, r0
 8002422:	220c      	movs	r2, #12
 8002424:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002426:	f04f 33ff 	mov.w	r3, #4294967295
 800242a:	e009      	b.n	8002440 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800242c:	4b08      	ldr	r3, [pc, #32]	@ (8002450 <_sbrk+0x64>)
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002432:	4b07      	ldr	r3, [pc, #28]	@ (8002450 <_sbrk+0x64>)
 8002434:	681a      	ldr	r2, [r3, #0]
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	4413      	add	r3, r2
 800243a:	4a05      	ldr	r2, [pc, #20]	@ (8002450 <_sbrk+0x64>)
 800243c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800243e:	68fb      	ldr	r3, [r7, #12]
}
 8002440:	4618      	mov	r0, r3
 8002442:	3718      	adds	r7, #24
 8002444:	46bd      	mov	sp, r7
 8002446:	bd80      	pop	{r7, pc}
 8002448:	20018000 	.word	0x20018000
 800244c:	00000400 	.word	0x00000400
 8002450:	20000654 	.word	0x20000654
 8002454:	200007a8 	.word	0x200007a8

08002458 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8002458:	b480      	push	{r7}
 800245a:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 800245c:	4b06      	ldr	r3, [pc, #24]	@ (8002478 <SystemInit+0x20>)
 800245e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002462:	4a05      	ldr	r2, [pc, #20]	@ (8002478 <SystemInit+0x20>)
 8002464:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002468:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 800246c:	bf00      	nop
 800246e:	46bd      	mov	sp, r7
 8002470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002474:	4770      	bx	lr
 8002476:	bf00      	nop
 8002478:	e000ed00 	.word	0xe000ed00

0800247c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 800247c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80024b4 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002480:	f7ff ffea 	bl	8002458 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002484:	480c      	ldr	r0, [pc, #48]	@ (80024b8 <LoopForever+0x6>)
  ldr r1, =_edata
 8002486:	490d      	ldr	r1, [pc, #52]	@ (80024bc <LoopForever+0xa>)
  ldr r2, =_sidata
 8002488:	4a0d      	ldr	r2, [pc, #52]	@ (80024c0 <LoopForever+0xe>)
  movs r3, #0
 800248a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800248c:	e002      	b.n	8002494 <LoopCopyDataInit>

0800248e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800248e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002490:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002492:	3304      	adds	r3, #4

08002494 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002494:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002496:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002498:	d3f9      	bcc.n	800248e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800249a:	4a0a      	ldr	r2, [pc, #40]	@ (80024c4 <LoopForever+0x12>)
  ldr r4, =_ebss
 800249c:	4c0a      	ldr	r4, [pc, #40]	@ (80024c8 <LoopForever+0x16>)
  movs r3, #0
 800249e:	2300      	movs	r3, #0
  b LoopFillZerobss
 80024a0:	e001      	b.n	80024a6 <LoopFillZerobss>

080024a2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80024a2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80024a4:	3204      	adds	r2, #4

080024a6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80024a6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80024a8:	d3fb      	bcc.n	80024a2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80024aa:	f005 ff3b 	bl	8008324 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80024ae:	f7fe f8f7 	bl	80006a0 <main>

080024b2 <LoopForever>:

LoopForever:
    b LoopForever
 80024b2:	e7fe      	b.n	80024b2 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80024b4:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80024b8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80024bc:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 80024c0:	08008f90 	.word	0x08008f90
  ldr r2, =_sbss
 80024c4:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 80024c8:	200007a8 	.word	0x200007a8

080024cc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80024cc:	e7fe      	b.n	80024cc <ADC1_2_IRQHandler>

080024ce <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80024ce:	b580      	push	{r7, lr}
 80024d0:	b082      	sub	sp, #8
 80024d2:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80024d4:	2300      	movs	r3, #0
 80024d6:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80024d8:	2003      	movs	r0, #3
 80024da:	f001 fa57 	bl	800398c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80024de:	200f      	movs	r0, #15
 80024e0:	f000 f80e 	bl	8002500 <HAL_InitTick>
 80024e4:	4603      	mov	r3, r0
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	d002      	beq.n	80024f0 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80024ea:	2301      	movs	r3, #1
 80024ec:	71fb      	strb	r3, [r7, #7]
 80024ee:	e001      	b.n	80024f4 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80024f0:	f7ff faaa 	bl	8001a48 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80024f4:	79fb      	ldrb	r3, [r7, #7]
}
 80024f6:	4618      	mov	r0, r3
 80024f8:	3708      	adds	r7, #8
 80024fa:	46bd      	mov	sp, r7
 80024fc:	bd80      	pop	{r7, pc}
	...

08002500 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002500:	b580      	push	{r7, lr}
 8002502:	b084      	sub	sp, #16
 8002504:	af00      	add	r7, sp, #0
 8002506:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002508:	2300      	movs	r3, #0
 800250a:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 800250c:	4b17      	ldr	r3, [pc, #92]	@ (800256c <HAL_InitTick+0x6c>)
 800250e:	781b      	ldrb	r3, [r3, #0]
 8002510:	2b00      	cmp	r3, #0
 8002512:	d023      	beq.n	800255c <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8002514:	4b16      	ldr	r3, [pc, #88]	@ (8002570 <HAL_InitTick+0x70>)
 8002516:	681a      	ldr	r2, [r3, #0]
 8002518:	4b14      	ldr	r3, [pc, #80]	@ (800256c <HAL_InitTick+0x6c>)
 800251a:	781b      	ldrb	r3, [r3, #0]
 800251c:	4619      	mov	r1, r3
 800251e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002522:	fbb3 f3f1 	udiv	r3, r3, r1
 8002526:	fbb2 f3f3 	udiv	r3, r2, r3
 800252a:	4618      	mov	r0, r3
 800252c:	f001 fa63 	bl	80039f6 <HAL_SYSTICK_Config>
 8002530:	4603      	mov	r3, r0
 8002532:	2b00      	cmp	r3, #0
 8002534:	d10f      	bne.n	8002556 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	2b0f      	cmp	r3, #15
 800253a:	d809      	bhi.n	8002550 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800253c:	2200      	movs	r2, #0
 800253e:	6879      	ldr	r1, [r7, #4]
 8002540:	f04f 30ff 	mov.w	r0, #4294967295
 8002544:	f001 fa2d 	bl	80039a2 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002548:	4a0a      	ldr	r2, [pc, #40]	@ (8002574 <HAL_InitTick+0x74>)
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	6013      	str	r3, [r2, #0]
 800254e:	e007      	b.n	8002560 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8002550:	2301      	movs	r3, #1
 8002552:	73fb      	strb	r3, [r7, #15]
 8002554:	e004      	b.n	8002560 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002556:	2301      	movs	r3, #1
 8002558:	73fb      	strb	r3, [r7, #15]
 800255a:	e001      	b.n	8002560 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 800255c:	2301      	movs	r3, #1
 800255e:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002560:	7bfb      	ldrb	r3, [r7, #15]
}
 8002562:	4618      	mov	r0, r3
 8002564:	3710      	adds	r7, #16
 8002566:	46bd      	mov	sp, r7
 8002568:	bd80      	pop	{r7, pc}
 800256a:	bf00      	nop
 800256c:	2000000c 	.word	0x2000000c
 8002570:	20000004 	.word	0x20000004
 8002574:	20000008 	.word	0x20000008

08002578 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002578:	b480      	push	{r7}
 800257a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800257c:	4b06      	ldr	r3, [pc, #24]	@ (8002598 <HAL_IncTick+0x20>)
 800257e:	781b      	ldrb	r3, [r3, #0]
 8002580:	461a      	mov	r2, r3
 8002582:	4b06      	ldr	r3, [pc, #24]	@ (800259c <HAL_IncTick+0x24>)
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	4413      	add	r3, r2
 8002588:	4a04      	ldr	r2, [pc, #16]	@ (800259c <HAL_IncTick+0x24>)
 800258a:	6013      	str	r3, [r2, #0]
}
 800258c:	bf00      	nop
 800258e:	46bd      	mov	sp, r7
 8002590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002594:	4770      	bx	lr
 8002596:	bf00      	nop
 8002598:	2000000c 	.word	0x2000000c
 800259c:	20000658 	.word	0x20000658

080025a0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80025a0:	b480      	push	{r7}
 80025a2:	af00      	add	r7, sp, #0
  return uwTick;
 80025a4:	4b03      	ldr	r3, [pc, #12]	@ (80025b4 <HAL_GetTick+0x14>)
 80025a6:	681b      	ldr	r3, [r3, #0]
}
 80025a8:	4618      	mov	r0, r3
 80025aa:	46bd      	mov	sp, r7
 80025ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b0:	4770      	bx	lr
 80025b2:	bf00      	nop
 80025b4:	20000658 	.word	0x20000658

080025b8 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80025b8:	b480      	push	{r7}
 80025ba:	b083      	sub	sp, #12
 80025bc:	af00      	add	r7, sp, #0
 80025be:	6078      	str	r0, [r7, #4]
 80025c0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	689b      	ldr	r3, [r3, #8]
 80025c6:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 80025ca:	683b      	ldr	r3, [r7, #0]
 80025cc:	431a      	orrs	r2, r3
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	609a      	str	r2, [r3, #8]
}
 80025d2:	bf00      	nop
 80025d4:	370c      	adds	r7, #12
 80025d6:	46bd      	mov	sp, r7
 80025d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025dc:	4770      	bx	lr

080025de <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80025de:	b480      	push	{r7}
 80025e0:	b083      	sub	sp, #12
 80025e2:	af00      	add	r7, sp, #0
 80025e4:	6078      	str	r0, [r7, #4]
 80025e6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	689b      	ldr	r3, [r3, #8]
 80025ec:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 80025f0:	683b      	ldr	r3, [r7, #0]
 80025f2:	431a      	orrs	r2, r3
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	609a      	str	r2, [r3, #8]
}
 80025f8:	bf00      	nop
 80025fa:	370c      	adds	r7, #12
 80025fc:	46bd      	mov	sp, r7
 80025fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002602:	4770      	bx	lr

08002604 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002604:	b480      	push	{r7}
 8002606:	b083      	sub	sp, #12
 8002608:	af00      	add	r7, sp, #0
 800260a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	689b      	ldr	r3, [r3, #8]
 8002610:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8002614:	4618      	mov	r0, r3
 8002616:	370c      	adds	r7, #12
 8002618:	46bd      	mov	sp, r7
 800261a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800261e:	4770      	bx	lr

08002620 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8002620:	b480      	push	{r7}
 8002622:	b087      	sub	sp, #28
 8002624:	af00      	add	r7, sp, #0
 8002626:	60f8      	str	r0, [r7, #12]
 8002628:	60b9      	str	r1, [r7, #8]
 800262a:	607a      	str	r2, [r7, #4]
 800262c:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800262e:	68fb      	ldr	r3, [r7, #12]
 8002630:	3360      	adds	r3, #96	@ 0x60
 8002632:	461a      	mov	r2, r3
 8002634:	68bb      	ldr	r3, [r7, #8]
 8002636:	009b      	lsls	r3, r3, #2
 8002638:	4413      	add	r3, r2
 800263a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800263c:	697b      	ldr	r3, [r7, #20]
 800263e:	681a      	ldr	r2, [r3, #0]
 8002640:	4b08      	ldr	r3, [pc, #32]	@ (8002664 <LL_ADC_SetOffset+0x44>)
 8002642:	4013      	ands	r3, r2
 8002644:	687a      	ldr	r2, [r7, #4]
 8002646:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 800264a:	683a      	ldr	r2, [r7, #0]
 800264c:	430a      	orrs	r2, r1
 800264e:	4313      	orrs	r3, r2
 8002650:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8002654:	697b      	ldr	r3, [r7, #20]
 8002656:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8002658:	bf00      	nop
 800265a:	371c      	adds	r7, #28
 800265c:	46bd      	mov	sp, r7
 800265e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002662:	4770      	bx	lr
 8002664:	03fff000 	.word	0x03fff000

08002668 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8002668:	b480      	push	{r7}
 800266a:	b085      	sub	sp, #20
 800266c:	af00      	add	r7, sp, #0
 800266e:	6078      	str	r0, [r7, #4]
 8002670:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	3360      	adds	r3, #96	@ 0x60
 8002676:	461a      	mov	r2, r3
 8002678:	683b      	ldr	r3, [r7, #0]
 800267a:	009b      	lsls	r3, r3, #2
 800267c:	4413      	add	r3, r2
 800267e:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8002688:	4618      	mov	r0, r3
 800268a:	3714      	adds	r7, #20
 800268c:	46bd      	mov	sp, r7
 800268e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002692:	4770      	bx	lr

08002694 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8002694:	b480      	push	{r7}
 8002696:	b087      	sub	sp, #28
 8002698:	af00      	add	r7, sp, #0
 800269a:	60f8      	str	r0, [r7, #12]
 800269c:	60b9      	str	r1, [r7, #8]
 800269e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80026a0:	68fb      	ldr	r3, [r7, #12]
 80026a2:	3360      	adds	r3, #96	@ 0x60
 80026a4:	461a      	mov	r2, r3
 80026a6:	68bb      	ldr	r3, [r7, #8]
 80026a8:	009b      	lsls	r3, r3, #2
 80026aa:	4413      	add	r3, r2
 80026ac:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80026ae:	697b      	ldr	r3, [r7, #20]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	431a      	orrs	r2, r3
 80026ba:	697b      	ldr	r3, [r7, #20]
 80026bc:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 80026be:	bf00      	nop
 80026c0:	371c      	adds	r7, #28
 80026c2:	46bd      	mov	sp, r7
 80026c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c8:	4770      	bx	lr

080026ca <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80026ca:	b480      	push	{r7}
 80026cc:	b087      	sub	sp, #28
 80026ce:	af00      	add	r7, sp, #0
 80026d0:	60f8      	str	r0, [r7, #12]
 80026d2:	60b9      	str	r1, [r7, #8]
 80026d4:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 80026d6:	68fb      	ldr	r3, [r7, #12]
 80026d8:	3330      	adds	r3, #48	@ 0x30
 80026da:	461a      	mov	r2, r3
 80026dc:	68bb      	ldr	r3, [r7, #8]
 80026de:	0a1b      	lsrs	r3, r3, #8
 80026e0:	009b      	lsls	r3, r3, #2
 80026e2:	f003 030c 	and.w	r3, r3, #12
 80026e6:	4413      	add	r3, r2
 80026e8:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80026ea:	697b      	ldr	r3, [r7, #20]
 80026ec:	681a      	ldr	r2, [r3, #0]
 80026ee:	68bb      	ldr	r3, [r7, #8]
 80026f0:	f003 031f 	and.w	r3, r3, #31
 80026f4:	211f      	movs	r1, #31
 80026f6:	fa01 f303 	lsl.w	r3, r1, r3
 80026fa:	43db      	mvns	r3, r3
 80026fc:	401a      	ands	r2, r3
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	0e9b      	lsrs	r3, r3, #26
 8002702:	f003 011f 	and.w	r1, r3, #31
 8002706:	68bb      	ldr	r3, [r7, #8]
 8002708:	f003 031f 	and.w	r3, r3, #31
 800270c:	fa01 f303 	lsl.w	r3, r1, r3
 8002710:	431a      	orrs	r2, r3
 8002712:	697b      	ldr	r3, [r7, #20]
 8002714:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8002716:	bf00      	nop
 8002718:	371c      	adds	r7, #28
 800271a:	46bd      	mov	sp, r7
 800271c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002720:	4770      	bx	lr

08002722 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8002722:	b480      	push	{r7}
 8002724:	b087      	sub	sp, #28
 8002726:	af00      	add	r7, sp, #0
 8002728:	60f8      	str	r0, [r7, #12]
 800272a:	60b9      	str	r1, [r7, #8]
 800272c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 800272e:	68fb      	ldr	r3, [r7, #12]
 8002730:	3314      	adds	r3, #20
 8002732:	461a      	mov	r2, r3
 8002734:	68bb      	ldr	r3, [r7, #8]
 8002736:	0e5b      	lsrs	r3, r3, #25
 8002738:	009b      	lsls	r3, r3, #2
 800273a:	f003 0304 	and.w	r3, r3, #4
 800273e:	4413      	add	r3, r2
 8002740:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8002742:	697b      	ldr	r3, [r7, #20]
 8002744:	681a      	ldr	r2, [r3, #0]
 8002746:	68bb      	ldr	r3, [r7, #8]
 8002748:	0d1b      	lsrs	r3, r3, #20
 800274a:	f003 031f 	and.w	r3, r3, #31
 800274e:	2107      	movs	r1, #7
 8002750:	fa01 f303 	lsl.w	r3, r1, r3
 8002754:	43db      	mvns	r3, r3
 8002756:	401a      	ands	r2, r3
 8002758:	68bb      	ldr	r3, [r7, #8]
 800275a:	0d1b      	lsrs	r3, r3, #20
 800275c:	f003 031f 	and.w	r3, r3, #31
 8002760:	6879      	ldr	r1, [r7, #4]
 8002762:	fa01 f303 	lsl.w	r3, r1, r3
 8002766:	431a      	orrs	r2, r3
 8002768:	697b      	ldr	r3, [r7, #20]
 800276a:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 800276c:	bf00      	nop
 800276e:	371c      	adds	r7, #28
 8002770:	46bd      	mov	sp, r7
 8002772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002776:	4770      	bx	lr

08002778 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8002778:	b480      	push	{r7}
 800277a:	b085      	sub	sp, #20
 800277c:	af00      	add	r7, sp, #0
 800277e:	60f8      	str	r0, [r7, #12]
 8002780:	60b9      	str	r1, [r7, #8]
 8002782:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8002784:	68fb      	ldr	r3, [r7, #12]
 8002786:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 800278a:	68bb      	ldr	r3, [r7, #8]
 800278c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002790:	43db      	mvns	r3, r3
 8002792:	401a      	ands	r2, r3
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	f003 0318 	and.w	r3, r3, #24
 800279a:	4908      	ldr	r1, [pc, #32]	@ (80027bc <LL_ADC_SetChannelSingleDiff+0x44>)
 800279c:	40d9      	lsrs	r1, r3
 800279e:	68bb      	ldr	r3, [r7, #8]
 80027a0:	400b      	ands	r3, r1
 80027a2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80027a6:	431a      	orrs	r2, r3
 80027a8:	68fb      	ldr	r3, [r7, #12]
 80027aa:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 80027ae:	bf00      	nop
 80027b0:	3714      	adds	r7, #20
 80027b2:	46bd      	mov	sp, r7
 80027b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027b8:	4770      	bx	lr
 80027ba:	bf00      	nop
 80027bc:	0007ffff 	.word	0x0007ffff

080027c0 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80027c0:	b480      	push	{r7}
 80027c2:	b083      	sub	sp, #12
 80027c4:	af00      	add	r7, sp, #0
 80027c6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	689b      	ldr	r3, [r3, #8]
 80027cc:	f003 031f 	and.w	r3, r3, #31
}
 80027d0:	4618      	mov	r0, r3
 80027d2:	370c      	adds	r7, #12
 80027d4:	46bd      	mov	sp, r7
 80027d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027da:	4770      	bx	lr

080027dc <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80027dc:	b480      	push	{r7}
 80027de:	b083      	sub	sp, #12
 80027e0:	af00      	add	r7, sp, #0
 80027e2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	689b      	ldr	r3, [r3, #8]
 80027e8:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 80027ec:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80027f0:	687a      	ldr	r2, [r7, #4]
 80027f2:	6093      	str	r3, [r2, #8]
}
 80027f4:	bf00      	nop
 80027f6:	370c      	adds	r7, #12
 80027f8:	46bd      	mov	sp, r7
 80027fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027fe:	4770      	bx	lr

08002800 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8002800:	b480      	push	{r7}
 8002802:	b083      	sub	sp, #12
 8002804:	af00      	add	r7, sp, #0
 8002806:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	689b      	ldr	r3, [r3, #8]
 800280c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002810:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002814:	d101      	bne.n	800281a <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8002816:	2301      	movs	r3, #1
 8002818:	e000      	b.n	800281c <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800281a:	2300      	movs	r3, #0
}
 800281c:	4618      	mov	r0, r3
 800281e:	370c      	adds	r7, #12
 8002820:	46bd      	mov	sp, r7
 8002822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002826:	4770      	bx	lr

08002828 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002828:	b480      	push	{r7}
 800282a:	b083      	sub	sp, #12
 800282c:	af00      	add	r7, sp, #0
 800282e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	689b      	ldr	r3, [r3, #8]
 8002834:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8002838:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800283c:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002844:	bf00      	nop
 8002846:	370c      	adds	r7, #12
 8002848:	46bd      	mov	sp, r7
 800284a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800284e:	4770      	bx	lr

08002850 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8002850:	b480      	push	{r7}
 8002852:	b083      	sub	sp, #12
 8002854:	af00      	add	r7, sp, #0
 8002856:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	689b      	ldr	r3, [r3, #8]
 800285c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002860:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002864:	d101      	bne.n	800286a <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8002866:	2301      	movs	r3, #1
 8002868:	e000      	b.n	800286c <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800286a:	2300      	movs	r3, #0
}
 800286c:	4618      	mov	r0, r3
 800286e:	370c      	adds	r7, #12
 8002870:	46bd      	mov	sp, r7
 8002872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002876:	4770      	bx	lr

08002878 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8002878:	b480      	push	{r7}
 800287a:	b083      	sub	sp, #12
 800287c:	af00      	add	r7, sp, #0
 800287e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	689b      	ldr	r3, [r3, #8]
 8002884:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002888:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800288c:	f043 0201 	orr.w	r2, r3, #1
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8002894:	bf00      	nop
 8002896:	370c      	adds	r7, #12
 8002898:	46bd      	mov	sp, r7
 800289a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800289e:	4770      	bx	lr

080028a0 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 80028a0:	b480      	push	{r7}
 80028a2:	b083      	sub	sp, #12
 80028a4:	af00      	add	r7, sp, #0
 80028a6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	689b      	ldr	r3, [r3, #8]
 80028ac:	f003 0301 	and.w	r3, r3, #1
 80028b0:	2b01      	cmp	r3, #1
 80028b2:	d101      	bne.n	80028b8 <LL_ADC_IsEnabled+0x18>
 80028b4:	2301      	movs	r3, #1
 80028b6:	e000      	b.n	80028ba <LL_ADC_IsEnabled+0x1a>
 80028b8:	2300      	movs	r3, #0
}
 80028ba:	4618      	mov	r0, r3
 80028bc:	370c      	adds	r7, #12
 80028be:	46bd      	mov	sp, r7
 80028c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c4:	4770      	bx	lr

080028c6 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80028c6:	b480      	push	{r7}
 80028c8:	b083      	sub	sp, #12
 80028ca:	af00      	add	r7, sp, #0
 80028cc:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	689b      	ldr	r3, [r3, #8]
 80028d2:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80028d6:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80028da:	f043 0204 	orr.w	r2, r3, #4
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80028e2:	bf00      	nop
 80028e4:	370c      	adds	r7, #12
 80028e6:	46bd      	mov	sp, r7
 80028e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ec:	4770      	bx	lr

080028ee <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80028ee:	b480      	push	{r7}
 80028f0:	b083      	sub	sp, #12
 80028f2:	af00      	add	r7, sp, #0
 80028f4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	689b      	ldr	r3, [r3, #8]
 80028fa:	f003 0304 	and.w	r3, r3, #4
 80028fe:	2b04      	cmp	r3, #4
 8002900:	d101      	bne.n	8002906 <LL_ADC_REG_IsConversionOngoing+0x18>
 8002902:	2301      	movs	r3, #1
 8002904:	e000      	b.n	8002908 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002906:	2300      	movs	r3, #0
}
 8002908:	4618      	mov	r0, r3
 800290a:	370c      	adds	r7, #12
 800290c:	46bd      	mov	sp, r7
 800290e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002912:	4770      	bx	lr

08002914 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002914:	b480      	push	{r7}
 8002916:	b083      	sub	sp, #12
 8002918:	af00      	add	r7, sp, #0
 800291a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	689b      	ldr	r3, [r3, #8]
 8002920:	f003 0308 	and.w	r3, r3, #8
 8002924:	2b08      	cmp	r3, #8
 8002926:	d101      	bne.n	800292c <LL_ADC_INJ_IsConversionOngoing+0x18>
 8002928:	2301      	movs	r3, #1
 800292a:	e000      	b.n	800292e <LL_ADC_INJ_IsConversionOngoing+0x1a>
 800292c:	2300      	movs	r3, #0
}
 800292e:	4618      	mov	r0, r3
 8002930:	370c      	adds	r7, #12
 8002932:	46bd      	mov	sp, r7
 8002934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002938:	4770      	bx	lr
	...

0800293c <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800293c:	b590      	push	{r4, r7, lr}
 800293e:	b089      	sub	sp, #36	@ 0x24
 8002940:	af00      	add	r7, sp, #0
 8002942:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002944:	2300      	movs	r3, #0
 8002946:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8002948:	2300      	movs	r3, #0
 800294a:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	2b00      	cmp	r3, #0
 8002950:	d101      	bne.n	8002956 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8002952:	2301      	movs	r3, #1
 8002954:	e130      	b.n	8002bb8 <HAL_ADC_Init+0x27c>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	691b      	ldr	r3, [r3, #16]
 800295a:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002960:	2b00      	cmp	r3, #0
 8002962:	d109      	bne.n	8002978 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002964:	6878      	ldr	r0, [r7, #4]
 8002966:	f7ff f899 	bl	8001a9c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	2200      	movs	r2, #0
 800296e:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	2200      	movs	r2, #0
 8002974:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	4618      	mov	r0, r3
 800297e:	f7ff ff3f 	bl	8002800 <LL_ADC_IsDeepPowerDownEnabled>
 8002982:	4603      	mov	r3, r0
 8002984:	2b00      	cmp	r3, #0
 8002986:	d004      	beq.n	8002992 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	4618      	mov	r0, r3
 800298e:	f7ff ff25 	bl	80027dc <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	4618      	mov	r0, r3
 8002998:	f7ff ff5a 	bl	8002850 <LL_ADC_IsInternalRegulatorEnabled>
 800299c:	4603      	mov	r3, r0
 800299e:	2b00      	cmp	r3, #0
 80029a0:	d115      	bne.n	80029ce <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	4618      	mov	r0, r3
 80029a8:	f7ff ff3e 	bl	8002828 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80029ac:	4b84      	ldr	r3, [pc, #528]	@ (8002bc0 <HAL_ADC_Init+0x284>)
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	099b      	lsrs	r3, r3, #6
 80029b2:	4a84      	ldr	r2, [pc, #528]	@ (8002bc4 <HAL_ADC_Init+0x288>)
 80029b4:	fba2 2303 	umull	r2, r3, r2, r3
 80029b8:	099b      	lsrs	r3, r3, #6
 80029ba:	3301      	adds	r3, #1
 80029bc:	005b      	lsls	r3, r3, #1
 80029be:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80029c0:	e002      	b.n	80029c8 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 80029c2:	68fb      	ldr	r3, [r7, #12]
 80029c4:	3b01      	subs	r3, #1
 80029c6:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d1f9      	bne.n	80029c2 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	4618      	mov	r0, r3
 80029d4:	f7ff ff3c 	bl	8002850 <LL_ADC_IsInternalRegulatorEnabled>
 80029d8:	4603      	mov	r3, r0
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d10d      	bne.n	80029fa <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80029e2:	f043 0210 	orr.w	r2, r3, #16
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80029ee:	f043 0201 	orr.w	r2, r3, #1
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 80029f6:	2301      	movs	r3, #1
 80029f8:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	4618      	mov	r0, r3
 8002a00:	f7ff ff75 	bl	80028ee <LL_ADC_REG_IsConversionOngoing>
 8002a04:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a0a:	f003 0310 	and.w	r3, r3, #16
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	f040 80c9 	bne.w	8002ba6 <HAL_ADC_Init+0x26a>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8002a14:	697b      	ldr	r3, [r7, #20]
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	f040 80c5 	bne.w	8002ba6 <HAL_ADC_Init+0x26a>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a20:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8002a24:	f043 0202 	orr.w	r2, r3, #2
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	4618      	mov	r0, r3
 8002a32:	f7ff ff35 	bl	80028a0 <LL_ADC_IsEnabled>
 8002a36:	4603      	mov	r3, r0
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d115      	bne.n	8002a68 <HAL_ADC_Init+0x12c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002a3c:	4862      	ldr	r0, [pc, #392]	@ (8002bc8 <HAL_ADC_Init+0x28c>)
 8002a3e:	f7ff ff2f 	bl	80028a0 <LL_ADC_IsEnabled>
 8002a42:	4604      	mov	r4, r0
 8002a44:	4861      	ldr	r0, [pc, #388]	@ (8002bcc <HAL_ADC_Init+0x290>)
 8002a46:	f7ff ff2b 	bl	80028a0 <LL_ADC_IsEnabled>
 8002a4a:	4603      	mov	r3, r0
 8002a4c:	431c      	orrs	r4, r3
 8002a4e:	4860      	ldr	r0, [pc, #384]	@ (8002bd0 <HAL_ADC_Init+0x294>)
 8002a50:	f7ff ff26 	bl	80028a0 <LL_ADC_IsEnabled>
 8002a54:	4603      	mov	r3, r0
 8002a56:	4323      	orrs	r3, r4
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	d105      	bne.n	8002a68 <HAL_ADC_Init+0x12c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	685b      	ldr	r3, [r3, #4]
 8002a60:	4619      	mov	r1, r3
 8002a62:	485c      	ldr	r0, [pc, #368]	@ (8002bd4 <HAL_ADC_Init+0x298>)
 8002a64:	f7ff fda8 	bl	80025b8 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	7e5b      	ldrb	r3, [r3, #25]
 8002a6c:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002a72:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8002a78:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8002a7e:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002a86:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002a88:	4313      	orrs	r3, r2
 8002a8a:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002a92:	2b01      	cmp	r3, #1
 8002a94:	d106      	bne.n	8002aa4 <HAL_ADC_Init+0x168>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a9a:	3b01      	subs	r3, #1
 8002a9c:	045b      	lsls	r3, r3, #17
 8002a9e:	69ba      	ldr	r2, [r7, #24]
 8002aa0:	4313      	orrs	r3, r2
 8002aa2:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	d009      	beq.n	8002ac0 <HAL_ADC_Init+0x184>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ab0:	f403 7270 	and.w	r2, r3, #960	@ 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ab8:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002aba:	69ba      	ldr	r2, [r7, #24]
 8002abc:	4313      	orrs	r3, r2
 8002abe:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	68da      	ldr	r2, [r3, #12]
 8002ac6:	4b44      	ldr	r3, [pc, #272]	@ (8002bd8 <HAL_ADC_Init+0x29c>)
 8002ac8:	4013      	ands	r3, r2
 8002aca:	687a      	ldr	r2, [r7, #4]
 8002acc:	6812      	ldr	r2, [r2, #0]
 8002ace:	69b9      	ldr	r1, [r7, #24]
 8002ad0:	430b      	orrs	r3, r1
 8002ad2:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	4618      	mov	r0, r3
 8002ada:	f7ff ff1b 	bl	8002914 <LL_ADC_INJ_IsConversionOngoing>
 8002ade:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002ae0:	697b      	ldr	r3, [r7, #20]
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	d13d      	bne.n	8002b62 <HAL_ADC_Init+0x226>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002ae6:	693b      	ldr	r3, [r7, #16]
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d13a      	bne.n	8002b62 <HAL_ADC_Init+0x226>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	7e1b      	ldrb	r3, [r3, #24]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002af0:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8002af8:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002afa:	4313      	orrs	r3, r2
 8002afc:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	68db      	ldr	r3, [r3, #12]
 8002b04:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002b08:	f023 0302 	bic.w	r3, r3, #2
 8002b0c:	687a      	ldr	r2, [r7, #4]
 8002b0e:	6812      	ldr	r2, [r2, #0]
 8002b10:	69b9      	ldr	r1, [r7, #24]
 8002b12:	430b      	orrs	r3, r1
 8002b14:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002b1c:	2b01      	cmp	r3, #1
 8002b1e:	d118      	bne.n	8002b52 <HAL_ADC_Init+0x216>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	691b      	ldr	r3, [r3, #16]
 8002b26:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8002b2a:	f023 0304 	bic.w	r3, r3, #4
 8002b2e:	687a      	ldr	r2, [r7, #4]
 8002b30:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 8002b32:	687a      	ldr	r2, [r7, #4]
 8002b34:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8002b36:	4311      	orrs	r1, r2
 8002b38:	687a      	ldr	r2, [r7, #4]
 8002b3a:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8002b3c:	4311      	orrs	r1, r2
 8002b3e:	687a      	ldr	r2, [r7, #4]
 8002b40:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002b42:	430a      	orrs	r2, r1
 8002b44:	431a      	orrs	r2, r3
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	f042 0201 	orr.w	r2, r2, #1
 8002b4e:	611a      	str	r2, [r3, #16]
 8002b50:	e007      	b.n	8002b62 <HAL_ADC_Init+0x226>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	691a      	ldr	r2, [r3, #16]
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	f022 0201 	bic.w	r2, r2, #1
 8002b60:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	691b      	ldr	r3, [r3, #16]
 8002b66:	2b01      	cmp	r3, #1
 8002b68:	d10c      	bne.n	8002b84 <HAL_ADC_Init+0x248>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b70:	f023 010f 	bic.w	r1, r3, #15
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	69db      	ldr	r3, [r3, #28]
 8002b78:	1e5a      	subs	r2, r3, #1
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	430a      	orrs	r2, r1
 8002b80:	631a      	str	r2, [r3, #48]	@ 0x30
 8002b82:	e007      	b.n	8002b94 <HAL_ADC_Init+0x258>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	f022 020f 	bic.w	r2, r2, #15
 8002b92:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002b98:	f023 0303 	bic.w	r3, r3, #3
 8002b9c:	f043 0201 	orr.w	r2, r3, #1
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	655a      	str	r2, [r3, #84]	@ 0x54
 8002ba4:	e007      	b.n	8002bb6 <HAL_ADC_Init+0x27a>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002baa:	f043 0210 	orr.w	r2, r3, #16
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8002bb2:	2301      	movs	r3, #1
 8002bb4:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8002bb6:	7ffb      	ldrb	r3, [r7, #31]
}
 8002bb8:	4618      	mov	r0, r3
 8002bba:	3724      	adds	r7, #36	@ 0x24
 8002bbc:	46bd      	mov	sp, r7
 8002bbe:	bd90      	pop	{r4, r7, pc}
 8002bc0:	20000004 	.word	0x20000004
 8002bc4:	053e2d63 	.word	0x053e2d63
 8002bc8:	50040000 	.word	0x50040000
 8002bcc:	50040100 	.word	0x50040100
 8002bd0:	50040200 	.word	0x50040200
 8002bd4:	50040300 	.word	0x50040300
 8002bd8:	fff0c007 	.word	0xfff0c007

08002bdc <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8002bdc:	b580      	push	{r7, lr}
 8002bde:	b086      	sub	sp, #24
 8002be0:	af00      	add	r7, sp, #0
 8002be2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002be4:	4857      	ldr	r0, [pc, #348]	@ (8002d44 <HAL_ADC_Start+0x168>)
 8002be6:	f7ff fdeb 	bl	80027c0 <LL_ADC_GetMultimode>
 8002bea:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	4618      	mov	r0, r3
 8002bf2:	f7ff fe7c 	bl	80028ee <LL_ADC_REG_IsConversionOngoing>
 8002bf6:	4603      	mov	r3, r0
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	f040 809c 	bne.w	8002d36 <HAL_ADC_Start+0x15a>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002c04:	2b01      	cmp	r3, #1
 8002c06:	d101      	bne.n	8002c0c <HAL_ADC_Start+0x30>
 8002c08:	2302      	movs	r3, #2
 8002c0a:	e097      	b.n	8002d3c <HAL_ADC_Start+0x160>
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	2201      	movs	r2, #1
 8002c10:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8002c14:	6878      	ldr	r0, [r7, #4]
 8002c16:	f000 fc8d 	bl	8003534 <ADC_Enable>
 8002c1a:	4603      	mov	r3, r0
 8002c1c:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8002c1e:	7dfb      	ldrb	r3, [r7, #23]
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	f040 8083 	bne.w	8002d2c <HAL_ADC_Start+0x150>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c2a:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8002c2e:	f023 0301 	bic.w	r3, r3, #1
 8002c32:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	655a      	str	r2, [r3, #84]	@ 0x54

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	4a42      	ldr	r2, [pc, #264]	@ (8002d48 <HAL_ADC_Start+0x16c>)
 8002c40:	4293      	cmp	r3, r2
 8002c42:	d002      	beq.n	8002c4a <HAL_ADC_Start+0x6e>
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	e000      	b.n	8002c4c <HAL_ADC_Start+0x70>
 8002c4a:	4b40      	ldr	r3, [pc, #256]	@ (8002d4c <HAL_ADC_Start+0x170>)
 8002c4c:	687a      	ldr	r2, [r7, #4]
 8002c4e:	6812      	ldr	r2, [r2, #0]
 8002c50:	4293      	cmp	r3, r2
 8002c52:	d002      	beq.n	8002c5a <HAL_ADC_Start+0x7e>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002c54:	693b      	ldr	r3, [r7, #16]
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d105      	bne.n	8002c66 <HAL_ADC_Start+0x8a>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c5e:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	655a      	str	r2, [r3, #84]	@ 0x54
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c6a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002c6e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002c72:	d106      	bne.n	8002c82 <HAL_ADC_Start+0xa6>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c78:	f023 0206 	bic.w	r2, r3, #6
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	659a      	str	r2, [r3, #88]	@ 0x58
 8002c80:	e002      	b.n	8002c88 <HAL_ADC_Start+0xac>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	2200      	movs	r2, #0
 8002c86:	659a      	str	r2, [r3, #88]	@ 0x58
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	221c      	movs	r2, #28
 8002c8e:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	2200      	movs	r2, #0
 8002c94:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	4a2a      	ldr	r2, [pc, #168]	@ (8002d48 <HAL_ADC_Start+0x16c>)
 8002c9e:	4293      	cmp	r3, r2
 8002ca0:	d002      	beq.n	8002ca8 <HAL_ADC_Start+0xcc>
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	e000      	b.n	8002caa <HAL_ADC_Start+0xce>
 8002ca8:	4b28      	ldr	r3, [pc, #160]	@ (8002d4c <HAL_ADC_Start+0x170>)
 8002caa:	687a      	ldr	r2, [r7, #4]
 8002cac:	6812      	ldr	r2, [r2, #0]
 8002cae:	4293      	cmp	r3, r2
 8002cb0:	d008      	beq.n	8002cc4 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002cb2:	693b      	ldr	r3, [r7, #16]
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d005      	beq.n	8002cc4 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002cb8:	693b      	ldr	r3, [r7, #16]
 8002cba:	2b05      	cmp	r3, #5
 8002cbc:	d002      	beq.n	8002cc4 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002cbe:	693b      	ldr	r3, [r7, #16]
 8002cc0:	2b09      	cmp	r3, #9
 8002cc2:	d114      	bne.n	8002cee <HAL_ADC_Start+0x112>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	68db      	ldr	r3, [r3, #12]
 8002cca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d007      	beq.n	8002ce2 <HAL_ADC_Start+0x106>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002cd6:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002cda:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	655a      	str	r2, [r3, #84]	@ 0x54
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	4618      	mov	r0, r3
 8002ce8:	f7ff fded 	bl	80028c6 <LL_ADC_REG_StartConversion>
 8002cec:	e025      	b.n	8002d3a <HAL_ADC_Start+0x15e>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002cf2:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	655a      	str	r2, [r3, #84]	@ 0x54
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	4a12      	ldr	r2, [pc, #72]	@ (8002d48 <HAL_ADC_Start+0x16c>)
 8002d00:	4293      	cmp	r3, r2
 8002d02:	d002      	beq.n	8002d0a <HAL_ADC_Start+0x12e>
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	e000      	b.n	8002d0c <HAL_ADC_Start+0x130>
 8002d0a:	4b10      	ldr	r3, [pc, #64]	@ (8002d4c <HAL_ADC_Start+0x170>)
 8002d0c:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	68db      	ldr	r3, [r3, #12]
 8002d12:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d00f      	beq.n	8002d3a <HAL_ADC_Start+0x15e>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d1e:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002d22:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	655a      	str	r2, [r3, #84]	@ 0x54
 8002d2a:	e006      	b.n	8002d3a <HAL_ADC_Start+0x15e>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	2200      	movs	r2, #0
 8002d30:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
 8002d34:	e001      	b.n	8002d3a <HAL_ADC_Start+0x15e>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002d36:	2302      	movs	r3, #2
 8002d38:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8002d3a:	7dfb      	ldrb	r3, [r7, #23]
}
 8002d3c:	4618      	mov	r0, r3
 8002d3e:	3718      	adds	r7, #24
 8002d40:	46bd      	mov	sp, r7
 8002d42:	bd80      	pop	{r7, pc}
 8002d44:	50040300 	.word	0x50040300
 8002d48:	50040100 	.word	0x50040100
 8002d4c:	50040000 	.word	0x50040000

08002d50 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8002d50:	b580      	push	{r7, lr}
 8002d52:	b0b6      	sub	sp, #216	@ 0xd8
 8002d54:	af00      	add	r7, sp, #0
 8002d56:	6078      	str	r0, [r7, #4]
 8002d58:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002d5a:	2300      	movs	r3, #0
 8002d5c:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8002d60:	2300      	movs	r3, #0
 8002d62:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002d6a:	2b01      	cmp	r3, #1
 8002d6c:	d101      	bne.n	8002d72 <HAL_ADC_ConfigChannel+0x22>
 8002d6e:	2302      	movs	r3, #2
 8002d70:	e3c9      	b.n	8003506 <HAL_ADC_ConfigChannel+0x7b6>
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	2201      	movs	r2, #1
 8002d76:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	4618      	mov	r0, r3
 8002d80:	f7ff fdb5 	bl	80028ee <LL_ADC_REG_IsConversionOngoing>
 8002d84:	4603      	mov	r3, r0
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	f040 83aa 	bne.w	80034e0 <HAL_ADC_ConfigChannel+0x790>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 8002d8c:	683b      	ldr	r3, [r7, #0]
 8002d8e:	685b      	ldr	r3, [r3, #4]
 8002d90:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 8002d94:	683b      	ldr	r3, [r7, #0]
 8002d96:	685b      	ldr	r3, [r3, #4]
 8002d98:	2b05      	cmp	r3, #5
 8002d9a:	d824      	bhi.n	8002de6 <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 8002d9c:	683b      	ldr	r3, [r7, #0]
 8002d9e:	685b      	ldr	r3, [r3, #4]
 8002da0:	3b02      	subs	r3, #2
 8002da2:	2b03      	cmp	r3, #3
 8002da4:	d81b      	bhi.n	8002dde <HAL_ADC_ConfigChannel+0x8e>
 8002da6:	a201      	add	r2, pc, #4	@ (adr r2, 8002dac <HAL_ADC_ConfigChannel+0x5c>)
 8002da8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002dac:	08002dbd 	.word	0x08002dbd
 8002db0:	08002dc5 	.word	0x08002dc5
 8002db4:	08002dcd 	.word	0x08002dcd
 8002db8:	08002dd5 	.word	0x08002dd5
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 8002dbc:	230c      	movs	r3, #12
 8002dbe:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8002dc2:	e010      	b.n	8002de6 <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 8002dc4:	2312      	movs	r3, #18
 8002dc6:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8002dca:	e00c      	b.n	8002de6 <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 8002dcc:	2318      	movs	r3, #24
 8002dce:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8002dd2:	e008      	b.n	8002de6 <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 8002dd4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002dd8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8002ddc:	e003      	b.n	8002de6 <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 8002dde:	2306      	movs	r3, #6
 8002de0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8002de4:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	6818      	ldr	r0, [r3, #0]
 8002dea:	683b      	ldr	r3, [r7, #0]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	461a      	mov	r2, r3
 8002df0:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 8002df4:	f7ff fc69 	bl	80026ca <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	4618      	mov	r0, r3
 8002dfe:	f7ff fd76 	bl	80028ee <LL_ADC_REG_IsConversionOngoing>
 8002e02:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	4618      	mov	r0, r3
 8002e0c:	f7ff fd82 	bl	8002914 <LL_ADC_INJ_IsConversionOngoing>
 8002e10:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002e14:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	f040 81a4 	bne.w	8003166 <HAL_ADC_ConfigChannel+0x416>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002e1e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	f040 819f 	bne.w	8003166 <HAL_ADC_ConfigChannel+0x416>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	6818      	ldr	r0, [r3, #0]
 8002e2c:	683b      	ldr	r3, [r7, #0]
 8002e2e:	6819      	ldr	r1, [r3, #0]
 8002e30:	683b      	ldr	r3, [r7, #0]
 8002e32:	689b      	ldr	r3, [r3, #8]
 8002e34:	461a      	mov	r2, r3
 8002e36:	f7ff fc74 	bl	8002722 <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8002e3a:	683b      	ldr	r3, [r7, #0]
 8002e3c:	695a      	ldr	r2, [r3, #20]
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	68db      	ldr	r3, [r3, #12]
 8002e44:	08db      	lsrs	r3, r3, #3
 8002e46:	f003 0303 	and.w	r3, r3, #3
 8002e4a:	005b      	lsls	r3, r3, #1
 8002e4c:	fa02 f303 	lsl.w	r3, r2, r3
 8002e50:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002e54:	683b      	ldr	r3, [r7, #0]
 8002e56:	691b      	ldr	r3, [r3, #16]
 8002e58:	2b04      	cmp	r3, #4
 8002e5a:	d00a      	beq.n	8002e72 <HAL_ADC_ConfigChannel+0x122>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	6818      	ldr	r0, [r3, #0]
 8002e60:	683b      	ldr	r3, [r7, #0]
 8002e62:	6919      	ldr	r1, [r3, #16]
 8002e64:	683b      	ldr	r3, [r7, #0]
 8002e66:	681a      	ldr	r2, [r3, #0]
 8002e68:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002e6c:	f7ff fbd8 	bl	8002620 <LL_ADC_SetOffset>
 8002e70:	e179      	b.n	8003166 <HAL_ADC_ConfigChannel+0x416>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	2100      	movs	r1, #0
 8002e78:	4618      	mov	r0, r3
 8002e7a:	f7ff fbf5 	bl	8002668 <LL_ADC_GetOffsetChannel>
 8002e7e:	4603      	mov	r3, r0
 8002e80:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	d10a      	bne.n	8002e9e <HAL_ADC_ConfigChannel+0x14e>
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	2100      	movs	r1, #0
 8002e8e:	4618      	mov	r0, r3
 8002e90:	f7ff fbea 	bl	8002668 <LL_ADC_GetOffsetChannel>
 8002e94:	4603      	mov	r3, r0
 8002e96:	0e9b      	lsrs	r3, r3, #26
 8002e98:	f003 021f 	and.w	r2, r3, #31
 8002e9c:	e01e      	b.n	8002edc <HAL_ADC_ConfigChannel+0x18c>
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	2100      	movs	r1, #0
 8002ea4:	4618      	mov	r0, r3
 8002ea6:	f7ff fbdf 	bl	8002668 <LL_ADC_GetOffsetChannel>
 8002eaa:	4603      	mov	r3, r0
 8002eac:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002eb0:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8002eb4:	fa93 f3a3 	rbit	r3, r3
 8002eb8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002ebc:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002ec0:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8002ec4:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d101      	bne.n	8002ed0 <HAL_ADC_ConfigChannel+0x180>
  {
    return 32U;
 8002ecc:	2320      	movs	r3, #32
 8002ece:	e004      	b.n	8002eda <HAL_ADC_ConfigChannel+0x18a>
  }
  return __builtin_clz(value);
 8002ed0:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8002ed4:	fab3 f383 	clz	r3, r3
 8002ed8:	b2db      	uxtb	r3, r3
 8002eda:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002edc:	683b      	ldr	r3, [r7, #0]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	d105      	bne.n	8002ef4 <HAL_ADC_ConfigChannel+0x1a4>
 8002ee8:	683b      	ldr	r3, [r7, #0]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	0e9b      	lsrs	r3, r3, #26
 8002eee:	f003 031f 	and.w	r3, r3, #31
 8002ef2:	e018      	b.n	8002f26 <HAL_ADC_ConfigChannel+0x1d6>
 8002ef4:	683b      	ldr	r3, [r7, #0]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002efc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002f00:	fa93 f3a3 	rbit	r3, r3
 8002f04:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 8002f08:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002f0c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 8002f10:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	d101      	bne.n	8002f1c <HAL_ADC_ConfigChannel+0x1cc>
    return 32U;
 8002f18:	2320      	movs	r3, #32
 8002f1a:	e004      	b.n	8002f26 <HAL_ADC_ConfigChannel+0x1d6>
  return __builtin_clz(value);
 8002f1c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002f20:	fab3 f383 	clz	r3, r3
 8002f24:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002f26:	429a      	cmp	r2, r3
 8002f28:	d106      	bne.n	8002f38 <HAL_ADC_ConfigChannel+0x1e8>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	2200      	movs	r2, #0
 8002f30:	2100      	movs	r1, #0
 8002f32:	4618      	mov	r0, r3
 8002f34:	f7ff fbae 	bl	8002694 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	2101      	movs	r1, #1
 8002f3e:	4618      	mov	r0, r3
 8002f40:	f7ff fb92 	bl	8002668 <LL_ADC_GetOffsetChannel>
 8002f44:	4603      	mov	r3, r0
 8002f46:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d10a      	bne.n	8002f64 <HAL_ADC_ConfigChannel+0x214>
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	2101      	movs	r1, #1
 8002f54:	4618      	mov	r0, r3
 8002f56:	f7ff fb87 	bl	8002668 <LL_ADC_GetOffsetChannel>
 8002f5a:	4603      	mov	r3, r0
 8002f5c:	0e9b      	lsrs	r3, r3, #26
 8002f5e:	f003 021f 	and.w	r2, r3, #31
 8002f62:	e01e      	b.n	8002fa2 <HAL_ADC_ConfigChannel+0x252>
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	2101      	movs	r1, #1
 8002f6a:	4618      	mov	r0, r3
 8002f6c:	f7ff fb7c 	bl	8002668 <LL_ADC_GetOffsetChannel>
 8002f70:	4603      	mov	r3, r0
 8002f72:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f76:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002f7a:	fa93 f3a3 	rbit	r3, r3
 8002f7e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 8002f82:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002f86:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 8002f8a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d101      	bne.n	8002f96 <HAL_ADC_ConfigChannel+0x246>
    return 32U;
 8002f92:	2320      	movs	r3, #32
 8002f94:	e004      	b.n	8002fa0 <HAL_ADC_ConfigChannel+0x250>
  return __builtin_clz(value);
 8002f96:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002f9a:	fab3 f383 	clz	r3, r3
 8002f9e:	b2db      	uxtb	r3, r3
 8002fa0:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002fa2:	683b      	ldr	r3, [r7, #0]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d105      	bne.n	8002fba <HAL_ADC_ConfigChannel+0x26a>
 8002fae:	683b      	ldr	r3, [r7, #0]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	0e9b      	lsrs	r3, r3, #26
 8002fb4:	f003 031f 	and.w	r3, r3, #31
 8002fb8:	e018      	b.n	8002fec <HAL_ADC_ConfigChannel+0x29c>
 8002fba:	683b      	ldr	r3, [r7, #0]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fc2:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002fc6:	fa93 f3a3 	rbit	r3, r3
 8002fca:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 8002fce:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002fd2:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 8002fd6:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d101      	bne.n	8002fe2 <HAL_ADC_ConfigChannel+0x292>
    return 32U;
 8002fde:	2320      	movs	r3, #32
 8002fe0:	e004      	b.n	8002fec <HAL_ADC_ConfigChannel+0x29c>
  return __builtin_clz(value);
 8002fe2:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002fe6:	fab3 f383 	clz	r3, r3
 8002fea:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002fec:	429a      	cmp	r2, r3
 8002fee:	d106      	bne.n	8002ffe <HAL_ADC_ConfigChannel+0x2ae>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	2200      	movs	r2, #0
 8002ff6:	2101      	movs	r1, #1
 8002ff8:	4618      	mov	r0, r3
 8002ffa:	f7ff fb4b 	bl	8002694 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	2102      	movs	r1, #2
 8003004:	4618      	mov	r0, r3
 8003006:	f7ff fb2f 	bl	8002668 <LL_ADC_GetOffsetChannel>
 800300a:	4603      	mov	r3, r0
 800300c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003010:	2b00      	cmp	r3, #0
 8003012:	d10a      	bne.n	800302a <HAL_ADC_ConfigChannel+0x2da>
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	2102      	movs	r1, #2
 800301a:	4618      	mov	r0, r3
 800301c:	f7ff fb24 	bl	8002668 <LL_ADC_GetOffsetChannel>
 8003020:	4603      	mov	r3, r0
 8003022:	0e9b      	lsrs	r3, r3, #26
 8003024:	f003 021f 	and.w	r2, r3, #31
 8003028:	e01e      	b.n	8003068 <HAL_ADC_ConfigChannel+0x318>
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	2102      	movs	r1, #2
 8003030:	4618      	mov	r0, r3
 8003032:	f7ff fb19 	bl	8002668 <LL_ADC_GetOffsetChannel>
 8003036:	4603      	mov	r3, r0
 8003038:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800303c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003040:	fa93 f3a3 	rbit	r3, r3
 8003044:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 8003048:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800304c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 8003050:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003054:	2b00      	cmp	r3, #0
 8003056:	d101      	bne.n	800305c <HAL_ADC_ConfigChannel+0x30c>
    return 32U;
 8003058:	2320      	movs	r3, #32
 800305a:	e004      	b.n	8003066 <HAL_ADC_ConfigChannel+0x316>
  return __builtin_clz(value);
 800305c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003060:	fab3 f383 	clz	r3, r3
 8003064:	b2db      	uxtb	r3, r3
 8003066:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003068:	683b      	ldr	r3, [r7, #0]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003070:	2b00      	cmp	r3, #0
 8003072:	d105      	bne.n	8003080 <HAL_ADC_ConfigChannel+0x330>
 8003074:	683b      	ldr	r3, [r7, #0]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	0e9b      	lsrs	r3, r3, #26
 800307a:	f003 031f 	and.w	r3, r3, #31
 800307e:	e014      	b.n	80030aa <HAL_ADC_ConfigChannel+0x35a>
 8003080:	683b      	ldr	r3, [r7, #0]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003086:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003088:	fa93 f3a3 	rbit	r3, r3
 800308c:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 800308e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003090:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 8003094:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003098:	2b00      	cmp	r3, #0
 800309a:	d101      	bne.n	80030a0 <HAL_ADC_ConfigChannel+0x350>
    return 32U;
 800309c:	2320      	movs	r3, #32
 800309e:	e004      	b.n	80030aa <HAL_ADC_ConfigChannel+0x35a>
  return __builtin_clz(value);
 80030a0:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80030a4:	fab3 f383 	clz	r3, r3
 80030a8:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80030aa:	429a      	cmp	r2, r3
 80030ac:	d106      	bne.n	80030bc <HAL_ADC_ConfigChannel+0x36c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	2200      	movs	r2, #0
 80030b4:	2102      	movs	r1, #2
 80030b6:	4618      	mov	r0, r3
 80030b8:	f7ff faec 	bl	8002694 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	2103      	movs	r1, #3
 80030c2:	4618      	mov	r0, r3
 80030c4:	f7ff fad0 	bl	8002668 <LL_ADC_GetOffsetChannel>
 80030c8:	4603      	mov	r3, r0
 80030ca:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d10a      	bne.n	80030e8 <HAL_ADC_ConfigChannel+0x398>
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	2103      	movs	r1, #3
 80030d8:	4618      	mov	r0, r3
 80030da:	f7ff fac5 	bl	8002668 <LL_ADC_GetOffsetChannel>
 80030de:	4603      	mov	r3, r0
 80030e0:	0e9b      	lsrs	r3, r3, #26
 80030e2:	f003 021f 	and.w	r2, r3, #31
 80030e6:	e017      	b.n	8003118 <HAL_ADC_ConfigChannel+0x3c8>
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	2103      	movs	r1, #3
 80030ee:	4618      	mov	r0, r3
 80030f0:	f7ff faba 	bl	8002668 <LL_ADC_GetOffsetChannel>
 80030f4:	4603      	mov	r3, r0
 80030f6:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030f8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80030fa:	fa93 f3a3 	rbit	r3, r3
 80030fe:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 8003100:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003102:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 8003104:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003106:	2b00      	cmp	r3, #0
 8003108:	d101      	bne.n	800310e <HAL_ADC_ConfigChannel+0x3be>
    return 32U;
 800310a:	2320      	movs	r3, #32
 800310c:	e003      	b.n	8003116 <HAL_ADC_ConfigChannel+0x3c6>
  return __builtin_clz(value);
 800310e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003110:	fab3 f383 	clz	r3, r3
 8003114:	b2db      	uxtb	r3, r3
 8003116:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003118:	683b      	ldr	r3, [r7, #0]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003120:	2b00      	cmp	r3, #0
 8003122:	d105      	bne.n	8003130 <HAL_ADC_ConfigChannel+0x3e0>
 8003124:	683b      	ldr	r3, [r7, #0]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	0e9b      	lsrs	r3, r3, #26
 800312a:	f003 031f 	and.w	r3, r3, #31
 800312e:	e011      	b.n	8003154 <HAL_ADC_ConfigChannel+0x404>
 8003130:	683b      	ldr	r3, [r7, #0]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003136:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003138:	fa93 f3a3 	rbit	r3, r3
 800313c:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 800313e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003140:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 8003142:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003144:	2b00      	cmp	r3, #0
 8003146:	d101      	bne.n	800314c <HAL_ADC_ConfigChannel+0x3fc>
    return 32U;
 8003148:	2320      	movs	r3, #32
 800314a:	e003      	b.n	8003154 <HAL_ADC_ConfigChannel+0x404>
  return __builtin_clz(value);
 800314c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800314e:	fab3 f383 	clz	r3, r3
 8003152:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003154:	429a      	cmp	r2, r3
 8003156:	d106      	bne.n	8003166 <HAL_ADC_ConfigChannel+0x416>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	2200      	movs	r2, #0
 800315e:	2103      	movs	r1, #3
 8003160:	4618      	mov	r0, r3
 8003162:	f7ff fa97 	bl	8002694 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	4618      	mov	r0, r3
 800316c:	f7ff fb98 	bl	80028a0 <LL_ADC_IsEnabled>
 8003170:	4603      	mov	r3, r0
 8003172:	2b00      	cmp	r3, #0
 8003174:	f040 8140 	bne.w	80033f8 <HAL_ADC_ConfigChannel+0x6a8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	6818      	ldr	r0, [r3, #0]
 800317c:	683b      	ldr	r3, [r7, #0]
 800317e:	6819      	ldr	r1, [r3, #0]
 8003180:	683b      	ldr	r3, [r7, #0]
 8003182:	68db      	ldr	r3, [r3, #12]
 8003184:	461a      	mov	r2, r3
 8003186:	f7ff faf7 	bl	8002778 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800318a:	683b      	ldr	r3, [r7, #0]
 800318c:	68db      	ldr	r3, [r3, #12]
 800318e:	4a8f      	ldr	r2, [pc, #572]	@ (80033cc <HAL_ADC_ConfigChannel+0x67c>)
 8003190:	4293      	cmp	r3, r2
 8003192:	f040 8131 	bne.w	80033f8 <HAL_ADC_ConfigChannel+0x6a8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800319a:	683b      	ldr	r3, [r7, #0]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d10b      	bne.n	80031be <HAL_ADC_ConfigChannel+0x46e>
 80031a6:	683b      	ldr	r3, [r7, #0]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	0e9b      	lsrs	r3, r3, #26
 80031ac:	3301      	adds	r3, #1
 80031ae:	f003 031f 	and.w	r3, r3, #31
 80031b2:	2b09      	cmp	r3, #9
 80031b4:	bf94      	ite	ls
 80031b6:	2301      	movls	r3, #1
 80031b8:	2300      	movhi	r3, #0
 80031ba:	b2db      	uxtb	r3, r3
 80031bc:	e019      	b.n	80031f2 <HAL_ADC_ConfigChannel+0x4a2>
 80031be:	683b      	ldr	r3, [r7, #0]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031c4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80031c6:	fa93 f3a3 	rbit	r3, r3
 80031ca:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 80031cc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80031ce:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 80031d0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d101      	bne.n	80031da <HAL_ADC_ConfigChannel+0x48a>
    return 32U;
 80031d6:	2320      	movs	r3, #32
 80031d8:	e003      	b.n	80031e2 <HAL_ADC_ConfigChannel+0x492>
  return __builtin_clz(value);
 80031da:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80031dc:	fab3 f383 	clz	r3, r3
 80031e0:	b2db      	uxtb	r3, r3
 80031e2:	3301      	adds	r3, #1
 80031e4:	f003 031f 	and.w	r3, r3, #31
 80031e8:	2b09      	cmp	r3, #9
 80031ea:	bf94      	ite	ls
 80031ec:	2301      	movls	r3, #1
 80031ee:	2300      	movhi	r3, #0
 80031f0:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d079      	beq.n	80032ea <HAL_ADC_ConfigChannel+0x59a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80031f6:	683b      	ldr	r3, [r7, #0]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d107      	bne.n	8003212 <HAL_ADC_ConfigChannel+0x4c2>
 8003202:	683b      	ldr	r3, [r7, #0]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	0e9b      	lsrs	r3, r3, #26
 8003208:	3301      	adds	r3, #1
 800320a:	069b      	lsls	r3, r3, #26
 800320c:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003210:	e015      	b.n	800323e <HAL_ADC_ConfigChannel+0x4ee>
 8003212:	683b      	ldr	r3, [r7, #0]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003218:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800321a:	fa93 f3a3 	rbit	r3, r3
 800321e:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 8003220:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003222:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 8003224:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003226:	2b00      	cmp	r3, #0
 8003228:	d101      	bne.n	800322e <HAL_ADC_ConfigChannel+0x4de>
    return 32U;
 800322a:	2320      	movs	r3, #32
 800322c:	e003      	b.n	8003236 <HAL_ADC_ConfigChannel+0x4e6>
  return __builtin_clz(value);
 800322e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003230:	fab3 f383 	clz	r3, r3
 8003234:	b2db      	uxtb	r3, r3
 8003236:	3301      	adds	r3, #1
 8003238:	069b      	lsls	r3, r3, #26
 800323a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800323e:	683b      	ldr	r3, [r7, #0]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003246:	2b00      	cmp	r3, #0
 8003248:	d109      	bne.n	800325e <HAL_ADC_ConfigChannel+0x50e>
 800324a:	683b      	ldr	r3, [r7, #0]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	0e9b      	lsrs	r3, r3, #26
 8003250:	3301      	adds	r3, #1
 8003252:	f003 031f 	and.w	r3, r3, #31
 8003256:	2101      	movs	r1, #1
 8003258:	fa01 f303 	lsl.w	r3, r1, r3
 800325c:	e017      	b.n	800328e <HAL_ADC_ConfigChannel+0x53e>
 800325e:	683b      	ldr	r3, [r7, #0]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003264:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003266:	fa93 f3a3 	rbit	r3, r3
 800326a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 800326c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800326e:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 8003270:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003272:	2b00      	cmp	r3, #0
 8003274:	d101      	bne.n	800327a <HAL_ADC_ConfigChannel+0x52a>
    return 32U;
 8003276:	2320      	movs	r3, #32
 8003278:	e003      	b.n	8003282 <HAL_ADC_ConfigChannel+0x532>
  return __builtin_clz(value);
 800327a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800327c:	fab3 f383 	clz	r3, r3
 8003280:	b2db      	uxtb	r3, r3
 8003282:	3301      	adds	r3, #1
 8003284:	f003 031f 	and.w	r3, r3, #31
 8003288:	2101      	movs	r1, #1
 800328a:	fa01 f303 	lsl.w	r3, r1, r3
 800328e:	ea42 0103 	orr.w	r1, r2, r3
 8003292:	683b      	ldr	r3, [r7, #0]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800329a:	2b00      	cmp	r3, #0
 800329c:	d10a      	bne.n	80032b4 <HAL_ADC_ConfigChannel+0x564>
 800329e:	683b      	ldr	r3, [r7, #0]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	0e9b      	lsrs	r3, r3, #26
 80032a4:	3301      	adds	r3, #1
 80032a6:	f003 021f 	and.w	r2, r3, #31
 80032aa:	4613      	mov	r3, r2
 80032ac:	005b      	lsls	r3, r3, #1
 80032ae:	4413      	add	r3, r2
 80032b0:	051b      	lsls	r3, r3, #20
 80032b2:	e018      	b.n	80032e6 <HAL_ADC_ConfigChannel+0x596>
 80032b4:	683b      	ldr	r3, [r7, #0]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032ba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80032bc:	fa93 f3a3 	rbit	r3, r3
 80032c0:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 80032c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80032c4:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 80032c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	d101      	bne.n	80032d0 <HAL_ADC_ConfigChannel+0x580>
    return 32U;
 80032cc:	2320      	movs	r3, #32
 80032ce:	e003      	b.n	80032d8 <HAL_ADC_ConfigChannel+0x588>
  return __builtin_clz(value);
 80032d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80032d2:	fab3 f383 	clz	r3, r3
 80032d6:	b2db      	uxtb	r3, r3
 80032d8:	3301      	adds	r3, #1
 80032da:	f003 021f 	and.w	r2, r3, #31
 80032de:	4613      	mov	r3, r2
 80032e0:	005b      	lsls	r3, r3, #1
 80032e2:	4413      	add	r3, r2
 80032e4:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80032e6:	430b      	orrs	r3, r1
 80032e8:	e081      	b.n	80033ee <HAL_ADC_ConfigChannel+0x69e>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80032ea:	683b      	ldr	r3, [r7, #0]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d107      	bne.n	8003306 <HAL_ADC_ConfigChannel+0x5b6>
 80032f6:	683b      	ldr	r3, [r7, #0]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	0e9b      	lsrs	r3, r3, #26
 80032fc:	3301      	adds	r3, #1
 80032fe:	069b      	lsls	r3, r3, #26
 8003300:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003304:	e015      	b.n	8003332 <HAL_ADC_ConfigChannel+0x5e2>
 8003306:	683b      	ldr	r3, [r7, #0]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800330c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800330e:	fa93 f3a3 	rbit	r3, r3
 8003312:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 8003314:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003316:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 8003318:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800331a:	2b00      	cmp	r3, #0
 800331c:	d101      	bne.n	8003322 <HAL_ADC_ConfigChannel+0x5d2>
    return 32U;
 800331e:	2320      	movs	r3, #32
 8003320:	e003      	b.n	800332a <HAL_ADC_ConfigChannel+0x5da>
  return __builtin_clz(value);
 8003322:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003324:	fab3 f383 	clz	r3, r3
 8003328:	b2db      	uxtb	r3, r3
 800332a:	3301      	adds	r3, #1
 800332c:	069b      	lsls	r3, r3, #26
 800332e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003332:	683b      	ldr	r3, [r7, #0]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800333a:	2b00      	cmp	r3, #0
 800333c:	d109      	bne.n	8003352 <HAL_ADC_ConfigChannel+0x602>
 800333e:	683b      	ldr	r3, [r7, #0]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	0e9b      	lsrs	r3, r3, #26
 8003344:	3301      	adds	r3, #1
 8003346:	f003 031f 	and.w	r3, r3, #31
 800334a:	2101      	movs	r1, #1
 800334c:	fa01 f303 	lsl.w	r3, r1, r3
 8003350:	e017      	b.n	8003382 <HAL_ADC_ConfigChannel+0x632>
 8003352:	683b      	ldr	r3, [r7, #0]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003358:	69fb      	ldr	r3, [r7, #28]
 800335a:	fa93 f3a3 	rbit	r3, r3
 800335e:	61bb      	str	r3, [r7, #24]
  return result;
 8003360:	69bb      	ldr	r3, [r7, #24]
 8003362:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 8003364:	6a3b      	ldr	r3, [r7, #32]
 8003366:	2b00      	cmp	r3, #0
 8003368:	d101      	bne.n	800336e <HAL_ADC_ConfigChannel+0x61e>
    return 32U;
 800336a:	2320      	movs	r3, #32
 800336c:	e003      	b.n	8003376 <HAL_ADC_ConfigChannel+0x626>
  return __builtin_clz(value);
 800336e:	6a3b      	ldr	r3, [r7, #32]
 8003370:	fab3 f383 	clz	r3, r3
 8003374:	b2db      	uxtb	r3, r3
 8003376:	3301      	adds	r3, #1
 8003378:	f003 031f 	and.w	r3, r3, #31
 800337c:	2101      	movs	r1, #1
 800337e:	fa01 f303 	lsl.w	r3, r1, r3
 8003382:	ea42 0103 	orr.w	r1, r2, r3
 8003386:	683b      	ldr	r3, [r7, #0]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800338e:	2b00      	cmp	r3, #0
 8003390:	d10d      	bne.n	80033ae <HAL_ADC_ConfigChannel+0x65e>
 8003392:	683b      	ldr	r3, [r7, #0]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	0e9b      	lsrs	r3, r3, #26
 8003398:	3301      	adds	r3, #1
 800339a:	f003 021f 	and.w	r2, r3, #31
 800339e:	4613      	mov	r3, r2
 80033a0:	005b      	lsls	r3, r3, #1
 80033a2:	4413      	add	r3, r2
 80033a4:	3b1e      	subs	r3, #30
 80033a6:	051b      	lsls	r3, r3, #20
 80033a8:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80033ac:	e01e      	b.n	80033ec <HAL_ADC_ConfigChannel+0x69c>
 80033ae:	683b      	ldr	r3, [r7, #0]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033b4:	693b      	ldr	r3, [r7, #16]
 80033b6:	fa93 f3a3 	rbit	r3, r3
 80033ba:	60fb      	str	r3, [r7, #12]
  return result;
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 80033c0:	697b      	ldr	r3, [r7, #20]
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d104      	bne.n	80033d0 <HAL_ADC_ConfigChannel+0x680>
    return 32U;
 80033c6:	2320      	movs	r3, #32
 80033c8:	e006      	b.n	80033d8 <HAL_ADC_ConfigChannel+0x688>
 80033ca:	bf00      	nop
 80033cc:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 80033d0:	697b      	ldr	r3, [r7, #20]
 80033d2:	fab3 f383 	clz	r3, r3
 80033d6:	b2db      	uxtb	r3, r3
 80033d8:	3301      	adds	r3, #1
 80033da:	f003 021f 	and.w	r2, r3, #31
 80033de:	4613      	mov	r3, r2
 80033e0:	005b      	lsls	r3, r3, #1
 80033e2:	4413      	add	r3, r2
 80033e4:	3b1e      	subs	r3, #30
 80033e6:	051b      	lsls	r3, r3, #20
 80033e8:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80033ec:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 80033ee:	683a      	ldr	r2, [r7, #0]
 80033f0:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80033f2:	4619      	mov	r1, r3
 80033f4:	f7ff f995 	bl	8002722 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80033f8:	683b      	ldr	r3, [r7, #0]
 80033fa:	681a      	ldr	r2, [r3, #0]
 80033fc:	4b44      	ldr	r3, [pc, #272]	@ (8003510 <HAL_ADC_ConfigChannel+0x7c0>)
 80033fe:	4013      	ands	r3, r2
 8003400:	2b00      	cmp	r3, #0
 8003402:	d07a      	beq.n	80034fa <HAL_ADC_ConfigChannel+0x7aa>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003404:	4843      	ldr	r0, [pc, #268]	@ (8003514 <HAL_ADC_ConfigChannel+0x7c4>)
 8003406:	f7ff f8fd 	bl	8002604 <LL_ADC_GetCommonPathInternalCh>
 800340a:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800340e:	683b      	ldr	r3, [r7, #0]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	4a41      	ldr	r2, [pc, #260]	@ (8003518 <HAL_ADC_ConfigChannel+0x7c8>)
 8003414:	4293      	cmp	r3, r2
 8003416:	d12c      	bne.n	8003472 <HAL_ADC_ConfigChannel+0x722>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8003418:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800341c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003420:	2b00      	cmp	r3, #0
 8003422:	d126      	bne.n	8003472 <HAL_ADC_ConfigChannel+0x722>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	4a3c      	ldr	r2, [pc, #240]	@ (800351c <HAL_ADC_ConfigChannel+0x7cc>)
 800342a:	4293      	cmp	r3, r2
 800342c:	d004      	beq.n	8003438 <HAL_ADC_ConfigChannel+0x6e8>
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	4a3b      	ldr	r2, [pc, #236]	@ (8003520 <HAL_ADC_ConfigChannel+0x7d0>)
 8003434:	4293      	cmp	r3, r2
 8003436:	d15d      	bne.n	80034f4 <HAL_ADC_ConfigChannel+0x7a4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003438:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800343c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003440:	4619      	mov	r1, r3
 8003442:	4834      	ldr	r0, [pc, #208]	@ (8003514 <HAL_ADC_ConfigChannel+0x7c4>)
 8003444:	f7ff f8cb 	bl	80025de <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003448:	4b36      	ldr	r3, [pc, #216]	@ (8003524 <HAL_ADC_ConfigChannel+0x7d4>)
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	099b      	lsrs	r3, r3, #6
 800344e:	4a36      	ldr	r2, [pc, #216]	@ (8003528 <HAL_ADC_ConfigChannel+0x7d8>)
 8003450:	fba2 2303 	umull	r2, r3, r2, r3
 8003454:	099b      	lsrs	r3, r3, #6
 8003456:	1c5a      	adds	r2, r3, #1
 8003458:	4613      	mov	r3, r2
 800345a:	005b      	lsls	r3, r3, #1
 800345c:	4413      	add	r3, r2
 800345e:	009b      	lsls	r3, r3, #2
 8003460:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8003462:	e002      	b.n	800346a <HAL_ADC_ConfigChannel+0x71a>
          {
            wait_loop_index--;
 8003464:	68bb      	ldr	r3, [r7, #8]
 8003466:	3b01      	subs	r3, #1
 8003468:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 800346a:	68bb      	ldr	r3, [r7, #8]
 800346c:	2b00      	cmp	r3, #0
 800346e:	d1f9      	bne.n	8003464 <HAL_ADC_ConfigChannel+0x714>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003470:	e040      	b.n	80034f4 <HAL_ADC_ConfigChannel+0x7a4>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8003472:	683b      	ldr	r3, [r7, #0]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	4a2d      	ldr	r2, [pc, #180]	@ (800352c <HAL_ADC_ConfigChannel+0x7dc>)
 8003478:	4293      	cmp	r3, r2
 800347a:	d118      	bne.n	80034ae <HAL_ADC_ConfigChannel+0x75e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800347c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003480:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003484:	2b00      	cmp	r3, #0
 8003486:	d112      	bne.n	80034ae <HAL_ADC_ConfigChannel+0x75e>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	4a23      	ldr	r2, [pc, #140]	@ (800351c <HAL_ADC_ConfigChannel+0x7cc>)
 800348e:	4293      	cmp	r3, r2
 8003490:	d004      	beq.n	800349c <HAL_ADC_ConfigChannel+0x74c>
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	4a22      	ldr	r2, [pc, #136]	@ (8003520 <HAL_ADC_ConfigChannel+0x7d0>)
 8003498:	4293      	cmp	r3, r2
 800349a:	d12d      	bne.n	80034f8 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800349c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80034a0:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80034a4:	4619      	mov	r1, r3
 80034a6:	481b      	ldr	r0, [pc, #108]	@ (8003514 <HAL_ADC_ConfigChannel+0x7c4>)
 80034a8:	f7ff f899 	bl	80025de <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80034ac:	e024      	b.n	80034f8 <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 80034ae:	683b      	ldr	r3, [r7, #0]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	4a1f      	ldr	r2, [pc, #124]	@ (8003530 <HAL_ADC_ConfigChannel+0x7e0>)
 80034b4:	4293      	cmp	r3, r2
 80034b6:	d120      	bne.n	80034fa <HAL_ADC_ConfigChannel+0x7aa>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80034b8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80034bc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d11a      	bne.n	80034fa <HAL_ADC_ConfigChannel+0x7aa>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	4a14      	ldr	r2, [pc, #80]	@ (800351c <HAL_ADC_ConfigChannel+0x7cc>)
 80034ca:	4293      	cmp	r3, r2
 80034cc:	d115      	bne.n	80034fa <HAL_ADC_ConfigChannel+0x7aa>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80034ce:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80034d2:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80034d6:	4619      	mov	r1, r3
 80034d8:	480e      	ldr	r0, [pc, #56]	@ (8003514 <HAL_ADC_ConfigChannel+0x7c4>)
 80034da:	f7ff f880 	bl	80025de <LL_ADC_SetCommonPathInternalCh>
 80034de:	e00c      	b.n	80034fa <HAL_ADC_ConfigChannel+0x7aa>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80034e4:	f043 0220 	orr.w	r2, r3, #32
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 80034ec:	2301      	movs	r3, #1
 80034ee:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 80034f2:	e002      	b.n	80034fa <HAL_ADC_ConfigChannel+0x7aa>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80034f4:	bf00      	nop
 80034f6:	e000      	b.n	80034fa <HAL_ADC_ConfigChannel+0x7aa>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80034f8:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	2200      	movs	r2, #0
 80034fe:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8003502:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8003506:	4618      	mov	r0, r3
 8003508:	37d8      	adds	r7, #216	@ 0xd8
 800350a:	46bd      	mov	sp, r7
 800350c:	bd80      	pop	{r7, pc}
 800350e:	bf00      	nop
 8003510:	80080000 	.word	0x80080000
 8003514:	50040300 	.word	0x50040300
 8003518:	c7520000 	.word	0xc7520000
 800351c:	50040000 	.word	0x50040000
 8003520:	50040200 	.word	0x50040200
 8003524:	20000004 	.word	0x20000004
 8003528:	053e2d63 	.word	0x053e2d63
 800352c:	cb840000 	.word	0xcb840000
 8003530:	80000001 	.word	0x80000001

08003534 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8003534:	b580      	push	{r7, lr}
 8003536:	b084      	sub	sp, #16
 8003538:	af00      	add	r7, sp, #0
 800353a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 800353c:	2300      	movs	r3, #0
 800353e:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	4618      	mov	r0, r3
 8003546:	f7ff f9ab 	bl	80028a0 <LL_ADC_IsEnabled>
 800354a:	4603      	mov	r3, r0
 800354c:	2b00      	cmp	r3, #0
 800354e:	d169      	bne.n	8003624 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	689a      	ldr	r2, [r3, #8]
 8003556:	4b36      	ldr	r3, [pc, #216]	@ (8003630 <ADC_Enable+0xfc>)
 8003558:	4013      	ands	r3, r2
 800355a:	2b00      	cmp	r3, #0
 800355c:	d00d      	beq.n	800357a <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003562:	f043 0210 	orr.w	r2, r3, #16
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800356e:	f043 0201 	orr.w	r2, r3, #1
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 8003576:	2301      	movs	r3, #1
 8003578:	e055      	b.n	8003626 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	4618      	mov	r0, r3
 8003580:	f7ff f97a 	bl	8002878 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8003584:	482b      	ldr	r0, [pc, #172]	@ (8003634 <ADC_Enable+0x100>)
 8003586:	f7ff f83d 	bl	8002604 <LL_ADC_GetCommonPathInternalCh>
 800358a:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 800358c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8003590:	2b00      	cmp	r3, #0
 8003592:	d013      	beq.n	80035bc <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003594:	4b28      	ldr	r3, [pc, #160]	@ (8003638 <ADC_Enable+0x104>)
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	099b      	lsrs	r3, r3, #6
 800359a:	4a28      	ldr	r2, [pc, #160]	@ (800363c <ADC_Enable+0x108>)
 800359c:	fba2 2303 	umull	r2, r3, r2, r3
 80035a0:	099b      	lsrs	r3, r3, #6
 80035a2:	1c5a      	adds	r2, r3, #1
 80035a4:	4613      	mov	r3, r2
 80035a6:	005b      	lsls	r3, r3, #1
 80035a8:	4413      	add	r3, r2
 80035aa:	009b      	lsls	r3, r3, #2
 80035ac:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80035ae:	e002      	b.n	80035b6 <ADC_Enable+0x82>
      {
        wait_loop_index--;
 80035b0:	68bb      	ldr	r3, [r7, #8]
 80035b2:	3b01      	subs	r3, #1
 80035b4:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80035b6:	68bb      	ldr	r3, [r7, #8]
 80035b8:	2b00      	cmp	r3, #0
 80035ba:	d1f9      	bne.n	80035b0 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 80035bc:	f7fe fff0 	bl	80025a0 <HAL_GetTick>
 80035c0:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80035c2:	e028      	b.n	8003616 <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	4618      	mov	r0, r3
 80035ca:	f7ff f969 	bl	80028a0 <LL_ADC_IsEnabled>
 80035ce:	4603      	mov	r3, r0
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d104      	bne.n	80035de <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	4618      	mov	r0, r3
 80035da:	f7ff f94d 	bl	8002878 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80035de:	f7fe ffdf 	bl	80025a0 <HAL_GetTick>
 80035e2:	4602      	mov	r2, r0
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	1ad3      	subs	r3, r2, r3
 80035e8:	2b02      	cmp	r3, #2
 80035ea:	d914      	bls.n	8003616 <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	f003 0301 	and.w	r3, r3, #1
 80035f6:	2b01      	cmp	r3, #1
 80035f8:	d00d      	beq.n	8003616 <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80035fe:	f043 0210 	orr.w	r2, r3, #16
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800360a:	f043 0201 	orr.w	r2, r3, #1
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8003612:	2301      	movs	r3, #1
 8003614:	e007      	b.n	8003626 <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	f003 0301 	and.w	r3, r3, #1
 8003620:	2b01      	cmp	r3, #1
 8003622:	d1cf      	bne.n	80035c4 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003624:	2300      	movs	r3, #0
}
 8003626:	4618      	mov	r0, r3
 8003628:	3710      	adds	r7, #16
 800362a:	46bd      	mov	sp, r7
 800362c:	bd80      	pop	{r7, pc}
 800362e:	bf00      	nop
 8003630:	8000003f 	.word	0x8000003f
 8003634:	50040300 	.word	0x50040300
 8003638:	20000004 	.word	0x20000004
 800363c:	053e2d63 	.word	0x053e2d63

08003640 <LL_ADC_IsEnabled>:
{
 8003640:	b480      	push	{r7}
 8003642:	b083      	sub	sp, #12
 8003644:	af00      	add	r7, sp, #0
 8003646:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	689b      	ldr	r3, [r3, #8]
 800364c:	f003 0301 	and.w	r3, r3, #1
 8003650:	2b01      	cmp	r3, #1
 8003652:	d101      	bne.n	8003658 <LL_ADC_IsEnabled+0x18>
 8003654:	2301      	movs	r3, #1
 8003656:	e000      	b.n	800365a <LL_ADC_IsEnabled+0x1a>
 8003658:	2300      	movs	r3, #0
}
 800365a:	4618      	mov	r0, r3
 800365c:	370c      	adds	r7, #12
 800365e:	46bd      	mov	sp, r7
 8003660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003664:	4770      	bx	lr

08003666 <LL_ADC_REG_IsConversionOngoing>:
{
 8003666:	b480      	push	{r7}
 8003668:	b083      	sub	sp, #12
 800366a:	af00      	add	r7, sp, #0
 800366c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	689b      	ldr	r3, [r3, #8]
 8003672:	f003 0304 	and.w	r3, r3, #4
 8003676:	2b04      	cmp	r3, #4
 8003678:	d101      	bne.n	800367e <LL_ADC_REG_IsConversionOngoing+0x18>
 800367a:	2301      	movs	r3, #1
 800367c:	e000      	b.n	8003680 <LL_ADC_REG_IsConversionOngoing+0x1a>
 800367e:	2300      	movs	r3, #0
}
 8003680:	4618      	mov	r0, r3
 8003682:	370c      	adds	r7, #12
 8003684:	46bd      	mov	sp, r7
 8003686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800368a:	4770      	bx	lr

0800368c <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 800368c:	b590      	push	{r4, r7, lr}
 800368e:	b09f      	sub	sp, #124	@ 0x7c
 8003690:	af00      	add	r7, sp, #0
 8003692:	6078      	str	r0, [r7, #4]
 8003694:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003696:	2300      	movs	r3, #0
 8003698:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80036a2:	2b01      	cmp	r3, #1
 80036a4:	d101      	bne.n	80036aa <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 80036a6:	2302      	movs	r3, #2
 80036a8:	e093      	b.n	80037d2 <HAL_ADCEx_MultiModeConfigChannel+0x146>
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	2201      	movs	r2, #1
 80036ae:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 80036b2:	2300      	movs	r3, #0
 80036b4:	65fb      	str	r3, [r7, #92]	@ 0x5c
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 80036b6:	2300      	movs	r3, #0
 80036b8:	663b      	str	r3, [r7, #96]	@ 0x60

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	4a47      	ldr	r2, [pc, #284]	@ (80037dc <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 80036c0:	4293      	cmp	r3, r2
 80036c2:	d102      	bne.n	80036ca <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 80036c4:	4b46      	ldr	r3, [pc, #280]	@ (80037e0 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 80036c6:	60bb      	str	r3, [r7, #8]
 80036c8:	e001      	b.n	80036ce <HAL_ADCEx_MultiModeConfigChannel+0x42>
 80036ca:	2300      	movs	r3, #0
 80036cc:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 80036ce:	68bb      	ldr	r3, [r7, #8]
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d10b      	bne.n	80036ec <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80036d8:	f043 0220 	orr.w	r2, r3, #32
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	2200      	movs	r2, #0
 80036e4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    return HAL_ERROR;
 80036e8:	2301      	movs	r3, #1
 80036ea:	e072      	b.n	80037d2 <HAL_ADCEx_MultiModeConfigChannel+0x146>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 80036ec:	68bb      	ldr	r3, [r7, #8]
 80036ee:	4618      	mov	r0, r3
 80036f0:	f7ff ffb9 	bl	8003666 <LL_ADC_REG_IsConversionOngoing>
 80036f4:	6738      	str	r0, [r7, #112]	@ 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	4618      	mov	r0, r3
 80036fc:	f7ff ffb3 	bl	8003666 <LL_ADC_REG_IsConversionOngoing>
 8003700:	4603      	mov	r3, r0
 8003702:	2b00      	cmp	r3, #0
 8003704:	d154      	bne.n	80037b0 <HAL_ADCEx_MultiModeConfigChannel+0x124>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8003706:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003708:	2b00      	cmp	r3, #0
 800370a:	d151      	bne.n	80037b0 <HAL_ADCEx_MultiModeConfigChannel+0x124>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 800370c:	4b35      	ldr	r3, [pc, #212]	@ (80037e4 <HAL_ADCEx_MultiModeConfigChannel+0x158>)
 800370e:	66fb      	str	r3, [r7, #108]	@ 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003710:	683b      	ldr	r3, [r7, #0]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	2b00      	cmp	r3, #0
 8003716:	d02c      	beq.n	8003772 <HAL_ADCEx_MultiModeConfigChannel+0xe6>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8003718:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800371a:	689b      	ldr	r3, [r3, #8]
 800371c:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003720:	683b      	ldr	r3, [r7, #0]
 8003722:	6859      	ldr	r1, [r3, #4]
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800372a:	035b      	lsls	r3, r3, #13
 800372c:	430b      	orrs	r3, r1
 800372e:	431a      	orrs	r2, r3
 8003730:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003732:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003734:	4829      	ldr	r0, [pc, #164]	@ (80037dc <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8003736:	f7ff ff83 	bl	8003640 <LL_ADC_IsEnabled>
 800373a:	4604      	mov	r4, r0
 800373c:	4828      	ldr	r0, [pc, #160]	@ (80037e0 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 800373e:	f7ff ff7f 	bl	8003640 <LL_ADC_IsEnabled>
 8003742:	4603      	mov	r3, r0
 8003744:	431c      	orrs	r4, r3
 8003746:	4828      	ldr	r0, [pc, #160]	@ (80037e8 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 8003748:	f7ff ff7a 	bl	8003640 <LL_ADC_IsEnabled>
 800374c:	4603      	mov	r3, r0
 800374e:	4323      	orrs	r3, r4
 8003750:	2b00      	cmp	r3, #0
 8003752:	d137      	bne.n	80037c4 <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8003754:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003756:	689b      	ldr	r3, [r3, #8]
 8003758:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 800375c:	f023 030f 	bic.w	r3, r3, #15
 8003760:	683a      	ldr	r2, [r7, #0]
 8003762:	6811      	ldr	r1, [r2, #0]
 8003764:	683a      	ldr	r2, [r7, #0]
 8003766:	6892      	ldr	r2, [r2, #8]
 8003768:	430a      	orrs	r2, r1
 800376a:	431a      	orrs	r2, r3
 800376c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800376e:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003770:	e028      	b.n	80037c4 <HAL_ADCEx_MultiModeConfigChannel+0x138>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8003772:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003774:	689b      	ldr	r3, [r3, #8]
 8003776:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800377a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800377c:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800377e:	4817      	ldr	r0, [pc, #92]	@ (80037dc <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8003780:	f7ff ff5e 	bl	8003640 <LL_ADC_IsEnabled>
 8003784:	4604      	mov	r4, r0
 8003786:	4816      	ldr	r0, [pc, #88]	@ (80037e0 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8003788:	f7ff ff5a 	bl	8003640 <LL_ADC_IsEnabled>
 800378c:	4603      	mov	r3, r0
 800378e:	431c      	orrs	r4, r3
 8003790:	4815      	ldr	r0, [pc, #84]	@ (80037e8 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 8003792:	f7ff ff55 	bl	8003640 <LL_ADC_IsEnabled>
 8003796:	4603      	mov	r3, r0
 8003798:	4323      	orrs	r3, r4
 800379a:	2b00      	cmp	r3, #0
 800379c:	d112      	bne.n	80037c4 <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 800379e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80037a0:	689b      	ldr	r3, [r3, #8]
 80037a2:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 80037a6:	f023 030f 	bic.w	r3, r3, #15
 80037aa:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80037ac:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80037ae:	e009      	b.n	80037c4 <HAL_ADCEx_MultiModeConfigChannel+0x138>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80037b4:	f043 0220 	orr.w	r2, r3, #32
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 80037bc:	2301      	movs	r3, #1
 80037be:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
 80037c2:	e000      	b.n	80037c6 <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80037c4:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	2200      	movs	r2, #0
 80037ca:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 80037ce:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
}
 80037d2:	4618      	mov	r0, r3
 80037d4:	377c      	adds	r7, #124	@ 0x7c
 80037d6:	46bd      	mov	sp, r7
 80037d8:	bd90      	pop	{r4, r7, pc}
 80037da:	bf00      	nop
 80037dc:	50040000 	.word	0x50040000
 80037e0:	50040100 	.word	0x50040100
 80037e4:	50040300 	.word	0x50040300
 80037e8:	50040200 	.word	0x50040200

080037ec <__NVIC_SetPriorityGrouping>:
{
 80037ec:	b480      	push	{r7}
 80037ee:	b085      	sub	sp, #20
 80037f0:	af00      	add	r7, sp, #0
 80037f2:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	f003 0307 	and.w	r3, r3, #7
 80037fa:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80037fc:	4b0c      	ldr	r3, [pc, #48]	@ (8003830 <__NVIC_SetPriorityGrouping+0x44>)
 80037fe:	68db      	ldr	r3, [r3, #12]
 8003800:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003802:	68ba      	ldr	r2, [r7, #8]
 8003804:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003808:	4013      	ands	r3, r2
 800380a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003810:	68bb      	ldr	r3, [r7, #8]
 8003812:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003814:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003818:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800381c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800381e:	4a04      	ldr	r2, [pc, #16]	@ (8003830 <__NVIC_SetPriorityGrouping+0x44>)
 8003820:	68bb      	ldr	r3, [r7, #8]
 8003822:	60d3      	str	r3, [r2, #12]
}
 8003824:	bf00      	nop
 8003826:	3714      	adds	r7, #20
 8003828:	46bd      	mov	sp, r7
 800382a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800382e:	4770      	bx	lr
 8003830:	e000ed00 	.word	0xe000ed00

08003834 <__NVIC_GetPriorityGrouping>:
{
 8003834:	b480      	push	{r7}
 8003836:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003838:	4b04      	ldr	r3, [pc, #16]	@ (800384c <__NVIC_GetPriorityGrouping+0x18>)
 800383a:	68db      	ldr	r3, [r3, #12]
 800383c:	0a1b      	lsrs	r3, r3, #8
 800383e:	f003 0307 	and.w	r3, r3, #7
}
 8003842:	4618      	mov	r0, r3
 8003844:	46bd      	mov	sp, r7
 8003846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800384a:	4770      	bx	lr
 800384c:	e000ed00 	.word	0xe000ed00

08003850 <__NVIC_EnableIRQ>:
{
 8003850:	b480      	push	{r7}
 8003852:	b083      	sub	sp, #12
 8003854:	af00      	add	r7, sp, #0
 8003856:	4603      	mov	r3, r0
 8003858:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800385a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800385e:	2b00      	cmp	r3, #0
 8003860:	db0b      	blt.n	800387a <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003862:	79fb      	ldrb	r3, [r7, #7]
 8003864:	f003 021f 	and.w	r2, r3, #31
 8003868:	4907      	ldr	r1, [pc, #28]	@ (8003888 <__NVIC_EnableIRQ+0x38>)
 800386a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800386e:	095b      	lsrs	r3, r3, #5
 8003870:	2001      	movs	r0, #1
 8003872:	fa00 f202 	lsl.w	r2, r0, r2
 8003876:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800387a:	bf00      	nop
 800387c:	370c      	adds	r7, #12
 800387e:	46bd      	mov	sp, r7
 8003880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003884:	4770      	bx	lr
 8003886:	bf00      	nop
 8003888:	e000e100 	.word	0xe000e100

0800388c <__NVIC_SetPriority>:
{
 800388c:	b480      	push	{r7}
 800388e:	b083      	sub	sp, #12
 8003890:	af00      	add	r7, sp, #0
 8003892:	4603      	mov	r3, r0
 8003894:	6039      	str	r1, [r7, #0]
 8003896:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003898:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800389c:	2b00      	cmp	r3, #0
 800389e:	db0a      	blt.n	80038b6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80038a0:	683b      	ldr	r3, [r7, #0]
 80038a2:	b2da      	uxtb	r2, r3
 80038a4:	490c      	ldr	r1, [pc, #48]	@ (80038d8 <__NVIC_SetPriority+0x4c>)
 80038a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038aa:	0112      	lsls	r2, r2, #4
 80038ac:	b2d2      	uxtb	r2, r2
 80038ae:	440b      	add	r3, r1
 80038b0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80038b4:	e00a      	b.n	80038cc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80038b6:	683b      	ldr	r3, [r7, #0]
 80038b8:	b2da      	uxtb	r2, r3
 80038ba:	4908      	ldr	r1, [pc, #32]	@ (80038dc <__NVIC_SetPriority+0x50>)
 80038bc:	79fb      	ldrb	r3, [r7, #7]
 80038be:	f003 030f 	and.w	r3, r3, #15
 80038c2:	3b04      	subs	r3, #4
 80038c4:	0112      	lsls	r2, r2, #4
 80038c6:	b2d2      	uxtb	r2, r2
 80038c8:	440b      	add	r3, r1
 80038ca:	761a      	strb	r2, [r3, #24]
}
 80038cc:	bf00      	nop
 80038ce:	370c      	adds	r7, #12
 80038d0:	46bd      	mov	sp, r7
 80038d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038d6:	4770      	bx	lr
 80038d8:	e000e100 	.word	0xe000e100
 80038dc:	e000ed00 	.word	0xe000ed00

080038e0 <NVIC_EncodePriority>:
{
 80038e0:	b480      	push	{r7}
 80038e2:	b089      	sub	sp, #36	@ 0x24
 80038e4:	af00      	add	r7, sp, #0
 80038e6:	60f8      	str	r0, [r7, #12]
 80038e8:	60b9      	str	r1, [r7, #8]
 80038ea:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	f003 0307 	and.w	r3, r3, #7
 80038f2:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80038f4:	69fb      	ldr	r3, [r7, #28]
 80038f6:	f1c3 0307 	rsb	r3, r3, #7
 80038fa:	2b04      	cmp	r3, #4
 80038fc:	bf28      	it	cs
 80038fe:	2304      	movcs	r3, #4
 8003900:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003902:	69fb      	ldr	r3, [r7, #28]
 8003904:	3304      	adds	r3, #4
 8003906:	2b06      	cmp	r3, #6
 8003908:	d902      	bls.n	8003910 <NVIC_EncodePriority+0x30>
 800390a:	69fb      	ldr	r3, [r7, #28]
 800390c:	3b03      	subs	r3, #3
 800390e:	e000      	b.n	8003912 <NVIC_EncodePriority+0x32>
 8003910:	2300      	movs	r3, #0
 8003912:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003914:	f04f 32ff 	mov.w	r2, #4294967295
 8003918:	69bb      	ldr	r3, [r7, #24]
 800391a:	fa02 f303 	lsl.w	r3, r2, r3
 800391e:	43da      	mvns	r2, r3
 8003920:	68bb      	ldr	r3, [r7, #8]
 8003922:	401a      	ands	r2, r3
 8003924:	697b      	ldr	r3, [r7, #20]
 8003926:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003928:	f04f 31ff 	mov.w	r1, #4294967295
 800392c:	697b      	ldr	r3, [r7, #20]
 800392e:	fa01 f303 	lsl.w	r3, r1, r3
 8003932:	43d9      	mvns	r1, r3
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003938:	4313      	orrs	r3, r2
}
 800393a:	4618      	mov	r0, r3
 800393c:	3724      	adds	r7, #36	@ 0x24
 800393e:	46bd      	mov	sp, r7
 8003940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003944:	4770      	bx	lr
	...

08003948 <SysTick_Config>:
{
 8003948:	b580      	push	{r7, lr}
 800394a:	b082      	sub	sp, #8
 800394c:	af00      	add	r7, sp, #0
 800394e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	3b01      	subs	r3, #1
 8003954:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003958:	d301      	bcc.n	800395e <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 800395a:	2301      	movs	r3, #1
 800395c:	e00f      	b.n	800397e <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800395e:	4a0a      	ldr	r2, [pc, #40]	@ (8003988 <SysTick_Config+0x40>)
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	3b01      	subs	r3, #1
 8003964:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003966:	210f      	movs	r1, #15
 8003968:	f04f 30ff 	mov.w	r0, #4294967295
 800396c:	f7ff ff8e 	bl	800388c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003970:	4b05      	ldr	r3, [pc, #20]	@ (8003988 <SysTick_Config+0x40>)
 8003972:	2200      	movs	r2, #0
 8003974:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003976:	4b04      	ldr	r3, [pc, #16]	@ (8003988 <SysTick_Config+0x40>)
 8003978:	2207      	movs	r2, #7
 800397a:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 800397c:	2300      	movs	r3, #0
}
 800397e:	4618      	mov	r0, r3
 8003980:	3708      	adds	r7, #8
 8003982:	46bd      	mov	sp, r7
 8003984:	bd80      	pop	{r7, pc}
 8003986:	bf00      	nop
 8003988:	e000e010 	.word	0xe000e010

0800398c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800398c:	b580      	push	{r7, lr}
 800398e:	b082      	sub	sp, #8
 8003990:	af00      	add	r7, sp, #0
 8003992:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003994:	6878      	ldr	r0, [r7, #4]
 8003996:	f7ff ff29 	bl	80037ec <__NVIC_SetPriorityGrouping>
}
 800399a:	bf00      	nop
 800399c:	3708      	adds	r7, #8
 800399e:	46bd      	mov	sp, r7
 80039a0:	bd80      	pop	{r7, pc}

080039a2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80039a2:	b580      	push	{r7, lr}
 80039a4:	b086      	sub	sp, #24
 80039a6:	af00      	add	r7, sp, #0
 80039a8:	4603      	mov	r3, r0
 80039aa:	60b9      	str	r1, [r7, #8]
 80039ac:	607a      	str	r2, [r7, #4]
 80039ae:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80039b0:	2300      	movs	r3, #0
 80039b2:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80039b4:	f7ff ff3e 	bl	8003834 <__NVIC_GetPriorityGrouping>
 80039b8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80039ba:	687a      	ldr	r2, [r7, #4]
 80039bc:	68b9      	ldr	r1, [r7, #8]
 80039be:	6978      	ldr	r0, [r7, #20]
 80039c0:	f7ff ff8e 	bl	80038e0 <NVIC_EncodePriority>
 80039c4:	4602      	mov	r2, r0
 80039c6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80039ca:	4611      	mov	r1, r2
 80039cc:	4618      	mov	r0, r3
 80039ce:	f7ff ff5d 	bl	800388c <__NVIC_SetPriority>
}
 80039d2:	bf00      	nop
 80039d4:	3718      	adds	r7, #24
 80039d6:	46bd      	mov	sp, r7
 80039d8:	bd80      	pop	{r7, pc}

080039da <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80039da:	b580      	push	{r7, lr}
 80039dc:	b082      	sub	sp, #8
 80039de:	af00      	add	r7, sp, #0
 80039e0:	4603      	mov	r3, r0
 80039e2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80039e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80039e8:	4618      	mov	r0, r3
 80039ea:	f7ff ff31 	bl	8003850 <__NVIC_EnableIRQ>
}
 80039ee:	bf00      	nop
 80039f0:	3708      	adds	r7, #8
 80039f2:	46bd      	mov	sp, r7
 80039f4:	bd80      	pop	{r7, pc}

080039f6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80039f6:	b580      	push	{r7, lr}
 80039f8:	b082      	sub	sp, #8
 80039fa:	af00      	add	r7, sp, #0
 80039fc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80039fe:	6878      	ldr	r0, [r7, #4]
 8003a00:	f7ff ffa2 	bl	8003948 <SysTick_Config>
 8003a04:	4603      	mov	r3, r0
}
 8003a06:	4618      	mov	r0, r3
 8003a08:	3708      	adds	r7, #8
 8003a0a:	46bd      	mov	sp, r7
 8003a0c:	bd80      	pop	{r7, pc}
	...

08003a10 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003a10:	b480      	push	{r7}
 8003a12:	b087      	sub	sp, #28
 8003a14:	af00      	add	r7, sp, #0
 8003a16:	6078      	str	r0, [r7, #4]
 8003a18:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003a1a:	2300      	movs	r3, #0
 8003a1c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003a1e:	e17f      	b.n	8003d20 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003a20:	683b      	ldr	r3, [r7, #0]
 8003a22:	681a      	ldr	r2, [r3, #0]
 8003a24:	2101      	movs	r1, #1
 8003a26:	697b      	ldr	r3, [r7, #20]
 8003a28:	fa01 f303 	lsl.w	r3, r1, r3
 8003a2c:	4013      	ands	r3, r2
 8003a2e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	f000 8171 	beq.w	8003d1a <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003a38:	683b      	ldr	r3, [r7, #0]
 8003a3a:	685b      	ldr	r3, [r3, #4]
 8003a3c:	f003 0303 	and.w	r3, r3, #3
 8003a40:	2b01      	cmp	r3, #1
 8003a42:	d005      	beq.n	8003a50 <HAL_GPIO_Init+0x40>
 8003a44:	683b      	ldr	r3, [r7, #0]
 8003a46:	685b      	ldr	r3, [r3, #4]
 8003a48:	f003 0303 	and.w	r3, r3, #3
 8003a4c:	2b02      	cmp	r3, #2
 8003a4e:	d130      	bne.n	8003ab2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	689b      	ldr	r3, [r3, #8]
 8003a54:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003a56:	697b      	ldr	r3, [r7, #20]
 8003a58:	005b      	lsls	r3, r3, #1
 8003a5a:	2203      	movs	r2, #3
 8003a5c:	fa02 f303 	lsl.w	r3, r2, r3
 8003a60:	43db      	mvns	r3, r3
 8003a62:	693a      	ldr	r2, [r7, #16]
 8003a64:	4013      	ands	r3, r2
 8003a66:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003a68:	683b      	ldr	r3, [r7, #0]
 8003a6a:	68da      	ldr	r2, [r3, #12]
 8003a6c:	697b      	ldr	r3, [r7, #20]
 8003a6e:	005b      	lsls	r3, r3, #1
 8003a70:	fa02 f303 	lsl.w	r3, r2, r3
 8003a74:	693a      	ldr	r2, [r7, #16]
 8003a76:	4313      	orrs	r3, r2
 8003a78:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	693a      	ldr	r2, [r7, #16]
 8003a7e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	685b      	ldr	r3, [r3, #4]
 8003a84:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003a86:	2201      	movs	r2, #1
 8003a88:	697b      	ldr	r3, [r7, #20]
 8003a8a:	fa02 f303 	lsl.w	r3, r2, r3
 8003a8e:	43db      	mvns	r3, r3
 8003a90:	693a      	ldr	r2, [r7, #16]
 8003a92:	4013      	ands	r3, r2
 8003a94:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003a96:	683b      	ldr	r3, [r7, #0]
 8003a98:	685b      	ldr	r3, [r3, #4]
 8003a9a:	091b      	lsrs	r3, r3, #4
 8003a9c:	f003 0201 	and.w	r2, r3, #1
 8003aa0:	697b      	ldr	r3, [r7, #20]
 8003aa2:	fa02 f303 	lsl.w	r3, r2, r3
 8003aa6:	693a      	ldr	r2, [r7, #16]
 8003aa8:	4313      	orrs	r3, r2
 8003aaa:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	693a      	ldr	r2, [r7, #16]
 8003ab0:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8003ab2:	683b      	ldr	r3, [r7, #0]
 8003ab4:	685b      	ldr	r3, [r3, #4]
 8003ab6:	f003 0303 	and.w	r3, r3, #3
 8003aba:	2b03      	cmp	r3, #3
 8003abc:	d118      	bne.n	8003af0 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ac2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8003ac4:	2201      	movs	r2, #1
 8003ac6:	697b      	ldr	r3, [r7, #20]
 8003ac8:	fa02 f303 	lsl.w	r3, r2, r3
 8003acc:	43db      	mvns	r3, r3
 8003ace:	693a      	ldr	r2, [r7, #16]
 8003ad0:	4013      	ands	r3, r2
 8003ad2:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8003ad4:	683b      	ldr	r3, [r7, #0]
 8003ad6:	685b      	ldr	r3, [r3, #4]
 8003ad8:	08db      	lsrs	r3, r3, #3
 8003ada:	f003 0201 	and.w	r2, r3, #1
 8003ade:	697b      	ldr	r3, [r7, #20]
 8003ae0:	fa02 f303 	lsl.w	r3, r2, r3
 8003ae4:	693a      	ldr	r2, [r7, #16]
 8003ae6:	4313      	orrs	r3, r2
 8003ae8:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	693a      	ldr	r2, [r7, #16]
 8003aee:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003af0:	683b      	ldr	r3, [r7, #0]
 8003af2:	685b      	ldr	r3, [r3, #4]
 8003af4:	f003 0303 	and.w	r3, r3, #3
 8003af8:	2b03      	cmp	r3, #3
 8003afa:	d017      	beq.n	8003b2c <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	68db      	ldr	r3, [r3, #12]
 8003b00:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003b02:	697b      	ldr	r3, [r7, #20]
 8003b04:	005b      	lsls	r3, r3, #1
 8003b06:	2203      	movs	r2, #3
 8003b08:	fa02 f303 	lsl.w	r3, r2, r3
 8003b0c:	43db      	mvns	r3, r3
 8003b0e:	693a      	ldr	r2, [r7, #16]
 8003b10:	4013      	ands	r3, r2
 8003b12:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003b14:	683b      	ldr	r3, [r7, #0]
 8003b16:	689a      	ldr	r2, [r3, #8]
 8003b18:	697b      	ldr	r3, [r7, #20]
 8003b1a:	005b      	lsls	r3, r3, #1
 8003b1c:	fa02 f303 	lsl.w	r3, r2, r3
 8003b20:	693a      	ldr	r2, [r7, #16]
 8003b22:	4313      	orrs	r3, r2
 8003b24:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	693a      	ldr	r2, [r7, #16]
 8003b2a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003b2c:	683b      	ldr	r3, [r7, #0]
 8003b2e:	685b      	ldr	r3, [r3, #4]
 8003b30:	f003 0303 	and.w	r3, r3, #3
 8003b34:	2b02      	cmp	r3, #2
 8003b36:	d123      	bne.n	8003b80 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003b38:	697b      	ldr	r3, [r7, #20]
 8003b3a:	08da      	lsrs	r2, r3, #3
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	3208      	adds	r2, #8
 8003b40:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003b44:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003b46:	697b      	ldr	r3, [r7, #20]
 8003b48:	f003 0307 	and.w	r3, r3, #7
 8003b4c:	009b      	lsls	r3, r3, #2
 8003b4e:	220f      	movs	r2, #15
 8003b50:	fa02 f303 	lsl.w	r3, r2, r3
 8003b54:	43db      	mvns	r3, r3
 8003b56:	693a      	ldr	r2, [r7, #16]
 8003b58:	4013      	ands	r3, r2
 8003b5a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003b5c:	683b      	ldr	r3, [r7, #0]
 8003b5e:	691a      	ldr	r2, [r3, #16]
 8003b60:	697b      	ldr	r3, [r7, #20]
 8003b62:	f003 0307 	and.w	r3, r3, #7
 8003b66:	009b      	lsls	r3, r3, #2
 8003b68:	fa02 f303 	lsl.w	r3, r2, r3
 8003b6c:	693a      	ldr	r2, [r7, #16]
 8003b6e:	4313      	orrs	r3, r2
 8003b70:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003b72:	697b      	ldr	r3, [r7, #20]
 8003b74:	08da      	lsrs	r2, r3, #3
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	3208      	adds	r2, #8
 8003b7a:	6939      	ldr	r1, [r7, #16]
 8003b7c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8003b86:	697b      	ldr	r3, [r7, #20]
 8003b88:	005b      	lsls	r3, r3, #1
 8003b8a:	2203      	movs	r2, #3
 8003b8c:	fa02 f303 	lsl.w	r3, r2, r3
 8003b90:	43db      	mvns	r3, r3
 8003b92:	693a      	ldr	r2, [r7, #16]
 8003b94:	4013      	ands	r3, r2
 8003b96:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003b98:	683b      	ldr	r3, [r7, #0]
 8003b9a:	685b      	ldr	r3, [r3, #4]
 8003b9c:	f003 0203 	and.w	r2, r3, #3
 8003ba0:	697b      	ldr	r3, [r7, #20]
 8003ba2:	005b      	lsls	r3, r3, #1
 8003ba4:	fa02 f303 	lsl.w	r3, r2, r3
 8003ba8:	693a      	ldr	r2, [r7, #16]
 8003baa:	4313      	orrs	r3, r2
 8003bac:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	693a      	ldr	r2, [r7, #16]
 8003bb2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003bb4:	683b      	ldr	r3, [r7, #0]
 8003bb6:	685b      	ldr	r3, [r3, #4]
 8003bb8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	f000 80ac 	beq.w	8003d1a <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003bc2:	4b5f      	ldr	r3, [pc, #380]	@ (8003d40 <HAL_GPIO_Init+0x330>)
 8003bc4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003bc6:	4a5e      	ldr	r2, [pc, #376]	@ (8003d40 <HAL_GPIO_Init+0x330>)
 8003bc8:	f043 0301 	orr.w	r3, r3, #1
 8003bcc:	6613      	str	r3, [r2, #96]	@ 0x60
 8003bce:	4b5c      	ldr	r3, [pc, #368]	@ (8003d40 <HAL_GPIO_Init+0x330>)
 8003bd0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003bd2:	f003 0301 	and.w	r3, r3, #1
 8003bd6:	60bb      	str	r3, [r7, #8]
 8003bd8:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003bda:	4a5a      	ldr	r2, [pc, #360]	@ (8003d44 <HAL_GPIO_Init+0x334>)
 8003bdc:	697b      	ldr	r3, [r7, #20]
 8003bde:	089b      	lsrs	r3, r3, #2
 8003be0:	3302      	adds	r3, #2
 8003be2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003be6:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003be8:	697b      	ldr	r3, [r7, #20]
 8003bea:	f003 0303 	and.w	r3, r3, #3
 8003bee:	009b      	lsls	r3, r3, #2
 8003bf0:	220f      	movs	r2, #15
 8003bf2:	fa02 f303 	lsl.w	r3, r2, r3
 8003bf6:	43db      	mvns	r3, r3
 8003bf8:	693a      	ldr	r2, [r7, #16]
 8003bfa:	4013      	ands	r3, r2
 8003bfc:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8003c04:	d025      	beq.n	8003c52 <HAL_GPIO_Init+0x242>
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	4a4f      	ldr	r2, [pc, #316]	@ (8003d48 <HAL_GPIO_Init+0x338>)
 8003c0a:	4293      	cmp	r3, r2
 8003c0c:	d01f      	beq.n	8003c4e <HAL_GPIO_Init+0x23e>
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	4a4e      	ldr	r2, [pc, #312]	@ (8003d4c <HAL_GPIO_Init+0x33c>)
 8003c12:	4293      	cmp	r3, r2
 8003c14:	d019      	beq.n	8003c4a <HAL_GPIO_Init+0x23a>
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	4a4d      	ldr	r2, [pc, #308]	@ (8003d50 <HAL_GPIO_Init+0x340>)
 8003c1a:	4293      	cmp	r3, r2
 8003c1c:	d013      	beq.n	8003c46 <HAL_GPIO_Init+0x236>
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	4a4c      	ldr	r2, [pc, #304]	@ (8003d54 <HAL_GPIO_Init+0x344>)
 8003c22:	4293      	cmp	r3, r2
 8003c24:	d00d      	beq.n	8003c42 <HAL_GPIO_Init+0x232>
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	4a4b      	ldr	r2, [pc, #300]	@ (8003d58 <HAL_GPIO_Init+0x348>)
 8003c2a:	4293      	cmp	r3, r2
 8003c2c:	d007      	beq.n	8003c3e <HAL_GPIO_Init+0x22e>
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	4a4a      	ldr	r2, [pc, #296]	@ (8003d5c <HAL_GPIO_Init+0x34c>)
 8003c32:	4293      	cmp	r3, r2
 8003c34:	d101      	bne.n	8003c3a <HAL_GPIO_Init+0x22a>
 8003c36:	2306      	movs	r3, #6
 8003c38:	e00c      	b.n	8003c54 <HAL_GPIO_Init+0x244>
 8003c3a:	2307      	movs	r3, #7
 8003c3c:	e00a      	b.n	8003c54 <HAL_GPIO_Init+0x244>
 8003c3e:	2305      	movs	r3, #5
 8003c40:	e008      	b.n	8003c54 <HAL_GPIO_Init+0x244>
 8003c42:	2304      	movs	r3, #4
 8003c44:	e006      	b.n	8003c54 <HAL_GPIO_Init+0x244>
 8003c46:	2303      	movs	r3, #3
 8003c48:	e004      	b.n	8003c54 <HAL_GPIO_Init+0x244>
 8003c4a:	2302      	movs	r3, #2
 8003c4c:	e002      	b.n	8003c54 <HAL_GPIO_Init+0x244>
 8003c4e:	2301      	movs	r3, #1
 8003c50:	e000      	b.n	8003c54 <HAL_GPIO_Init+0x244>
 8003c52:	2300      	movs	r3, #0
 8003c54:	697a      	ldr	r2, [r7, #20]
 8003c56:	f002 0203 	and.w	r2, r2, #3
 8003c5a:	0092      	lsls	r2, r2, #2
 8003c5c:	4093      	lsls	r3, r2
 8003c5e:	693a      	ldr	r2, [r7, #16]
 8003c60:	4313      	orrs	r3, r2
 8003c62:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003c64:	4937      	ldr	r1, [pc, #220]	@ (8003d44 <HAL_GPIO_Init+0x334>)
 8003c66:	697b      	ldr	r3, [r7, #20]
 8003c68:	089b      	lsrs	r3, r3, #2
 8003c6a:	3302      	adds	r3, #2
 8003c6c:	693a      	ldr	r2, [r7, #16]
 8003c6e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003c72:	4b3b      	ldr	r3, [pc, #236]	@ (8003d60 <HAL_GPIO_Init+0x350>)
 8003c74:	689b      	ldr	r3, [r3, #8]
 8003c76:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	43db      	mvns	r3, r3
 8003c7c:	693a      	ldr	r2, [r7, #16]
 8003c7e:	4013      	ands	r3, r2
 8003c80:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003c82:	683b      	ldr	r3, [r7, #0]
 8003c84:	685b      	ldr	r3, [r3, #4]
 8003c86:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	d003      	beq.n	8003c96 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8003c8e:	693a      	ldr	r2, [r7, #16]
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	4313      	orrs	r3, r2
 8003c94:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003c96:	4a32      	ldr	r2, [pc, #200]	@ (8003d60 <HAL_GPIO_Init+0x350>)
 8003c98:	693b      	ldr	r3, [r7, #16]
 8003c9a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003c9c:	4b30      	ldr	r3, [pc, #192]	@ (8003d60 <HAL_GPIO_Init+0x350>)
 8003c9e:	68db      	ldr	r3, [r3, #12]
 8003ca0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	43db      	mvns	r3, r3
 8003ca6:	693a      	ldr	r2, [r7, #16]
 8003ca8:	4013      	ands	r3, r2
 8003caa:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003cac:	683b      	ldr	r3, [r7, #0]
 8003cae:	685b      	ldr	r3, [r3, #4]
 8003cb0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	d003      	beq.n	8003cc0 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8003cb8:	693a      	ldr	r2, [r7, #16]
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	4313      	orrs	r3, r2
 8003cbe:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003cc0:	4a27      	ldr	r2, [pc, #156]	@ (8003d60 <HAL_GPIO_Init+0x350>)
 8003cc2:	693b      	ldr	r3, [r7, #16]
 8003cc4:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8003cc6:	4b26      	ldr	r3, [pc, #152]	@ (8003d60 <HAL_GPIO_Init+0x350>)
 8003cc8:	685b      	ldr	r3, [r3, #4]
 8003cca:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	43db      	mvns	r3, r3
 8003cd0:	693a      	ldr	r2, [r7, #16]
 8003cd2:	4013      	ands	r3, r2
 8003cd4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003cd6:	683b      	ldr	r3, [r7, #0]
 8003cd8:	685b      	ldr	r3, [r3, #4]
 8003cda:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d003      	beq.n	8003cea <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8003ce2:	693a      	ldr	r2, [r7, #16]
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	4313      	orrs	r3, r2
 8003ce8:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003cea:	4a1d      	ldr	r2, [pc, #116]	@ (8003d60 <HAL_GPIO_Init+0x350>)
 8003cec:	693b      	ldr	r3, [r7, #16]
 8003cee:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8003cf0:	4b1b      	ldr	r3, [pc, #108]	@ (8003d60 <HAL_GPIO_Init+0x350>)
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	43db      	mvns	r3, r3
 8003cfa:	693a      	ldr	r2, [r7, #16]
 8003cfc:	4013      	ands	r3, r2
 8003cfe:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003d00:	683b      	ldr	r3, [r7, #0]
 8003d02:	685b      	ldr	r3, [r3, #4]
 8003d04:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	d003      	beq.n	8003d14 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8003d0c:	693a      	ldr	r2, [r7, #16]
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	4313      	orrs	r3, r2
 8003d12:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003d14:	4a12      	ldr	r2, [pc, #72]	@ (8003d60 <HAL_GPIO_Init+0x350>)
 8003d16:	693b      	ldr	r3, [r7, #16]
 8003d18:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003d1a:	697b      	ldr	r3, [r7, #20]
 8003d1c:	3301      	adds	r3, #1
 8003d1e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003d20:	683b      	ldr	r3, [r7, #0]
 8003d22:	681a      	ldr	r2, [r3, #0]
 8003d24:	697b      	ldr	r3, [r7, #20]
 8003d26:	fa22 f303 	lsr.w	r3, r2, r3
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	f47f ae78 	bne.w	8003a20 <HAL_GPIO_Init+0x10>
  }
}
 8003d30:	bf00      	nop
 8003d32:	bf00      	nop
 8003d34:	371c      	adds	r7, #28
 8003d36:	46bd      	mov	sp, r7
 8003d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d3c:	4770      	bx	lr
 8003d3e:	bf00      	nop
 8003d40:	40021000 	.word	0x40021000
 8003d44:	40010000 	.word	0x40010000
 8003d48:	48000400 	.word	0x48000400
 8003d4c:	48000800 	.word	0x48000800
 8003d50:	48000c00 	.word	0x48000c00
 8003d54:	48001000 	.word	0x48001000
 8003d58:	48001400 	.word	0x48001400
 8003d5c:	48001800 	.word	0x48001800
 8003d60:	40010400 	.word	0x40010400

08003d64 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003d64:	b480      	push	{r7}
 8003d66:	b083      	sub	sp, #12
 8003d68:	af00      	add	r7, sp, #0
 8003d6a:	6078      	str	r0, [r7, #4]
 8003d6c:	460b      	mov	r3, r1
 8003d6e:	807b      	strh	r3, [r7, #2]
 8003d70:	4613      	mov	r3, r2
 8003d72:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003d74:	787b      	ldrb	r3, [r7, #1]
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d003      	beq.n	8003d82 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003d7a:	887a      	ldrh	r2, [r7, #2]
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003d80:	e002      	b.n	8003d88 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003d82:	887a      	ldrh	r2, [r7, #2]
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003d88:	bf00      	nop
 8003d8a:	370c      	adds	r7, #12
 8003d8c:	46bd      	mov	sp, r7
 8003d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d92:	4770      	bx	lr

08003d94 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003d94:	b580      	push	{r7, lr}
 8003d96:	b082      	sub	sp, #8
 8003d98:	af00      	add	r7, sp, #0
 8003d9a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d101      	bne.n	8003da6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003da2:	2301      	movs	r3, #1
 8003da4:	e08d      	b.n	8003ec2 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003dac:	b2db      	uxtb	r3, r3
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d106      	bne.n	8003dc0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	2200      	movs	r2, #0
 8003db6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8003dba:	6878      	ldr	r0, [r7, #4]
 8003dbc:	f7fd ff3c 	bl	8001c38 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	2224      	movs	r2, #36	@ 0x24
 8003dc4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	681a      	ldr	r2, [r3, #0]
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	f022 0201 	bic.w	r2, r2, #1
 8003dd6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	685a      	ldr	r2, [r3, #4]
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003de4:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	689a      	ldr	r2, [r3, #8]
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003df4:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	68db      	ldr	r3, [r3, #12]
 8003dfa:	2b01      	cmp	r3, #1
 8003dfc:	d107      	bne.n	8003e0e <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	689a      	ldr	r2, [r3, #8]
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003e0a:	609a      	str	r2, [r3, #8]
 8003e0c:	e006      	b.n	8003e1c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	689a      	ldr	r2, [r3, #8]
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8003e1a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	68db      	ldr	r3, [r3, #12]
 8003e20:	2b02      	cmp	r3, #2
 8003e22:	d108      	bne.n	8003e36 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	685a      	ldr	r2, [r3, #4]
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003e32:	605a      	str	r2, [r3, #4]
 8003e34:	e007      	b.n	8003e46 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	685a      	ldr	r2, [r3, #4]
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003e44:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	685b      	ldr	r3, [r3, #4]
 8003e4c:	687a      	ldr	r2, [r7, #4]
 8003e4e:	6812      	ldr	r2, [r2, #0]
 8003e50:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8003e54:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003e58:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	68da      	ldr	r2, [r3, #12]
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003e68:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	691a      	ldr	r2, [r3, #16]
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	695b      	ldr	r3, [r3, #20]
 8003e72:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	699b      	ldr	r3, [r3, #24]
 8003e7a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	430a      	orrs	r2, r1
 8003e82:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	69d9      	ldr	r1, [r3, #28]
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	6a1a      	ldr	r2, [r3, #32]
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	430a      	orrs	r2, r1
 8003e92:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	681a      	ldr	r2, [r3, #0]
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	f042 0201 	orr.w	r2, r2, #1
 8003ea2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	2200      	movs	r2, #0
 8003ea8:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	2220      	movs	r2, #32
 8003eae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	2200      	movs	r2, #0
 8003eb6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	2200      	movs	r2, #0
 8003ebc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8003ec0:	2300      	movs	r3, #0
}
 8003ec2:	4618      	mov	r0, r3
 8003ec4:	3708      	adds	r7, #8
 8003ec6:	46bd      	mov	sp, r7
 8003ec8:	bd80      	pop	{r7, pc}

08003eca <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003eca:	b480      	push	{r7}
 8003ecc:	b083      	sub	sp, #12
 8003ece:	af00      	add	r7, sp, #0
 8003ed0:	6078      	str	r0, [r7, #4]
 8003ed2:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003eda:	b2db      	uxtb	r3, r3
 8003edc:	2b20      	cmp	r3, #32
 8003ede:	d138      	bne.n	8003f52 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003ee6:	2b01      	cmp	r3, #1
 8003ee8:	d101      	bne.n	8003eee <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003eea:	2302      	movs	r3, #2
 8003eec:	e032      	b.n	8003f54 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	2201      	movs	r2, #1
 8003ef2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	2224      	movs	r2, #36	@ 0x24
 8003efa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	681a      	ldr	r2, [r3, #0]
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	f022 0201 	bic.w	r2, r2, #1
 8003f0c:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	681a      	ldr	r2, [r3, #0]
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003f1c:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	6819      	ldr	r1, [r3, #0]
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	683a      	ldr	r2, [r7, #0]
 8003f2a:	430a      	orrs	r2, r1
 8003f2c:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	681a      	ldr	r2, [r3, #0]
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	f042 0201 	orr.w	r2, r2, #1
 8003f3c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	2220      	movs	r2, #32
 8003f42:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	2200      	movs	r2, #0
 8003f4a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003f4e:	2300      	movs	r3, #0
 8003f50:	e000      	b.n	8003f54 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003f52:	2302      	movs	r3, #2
  }
}
 8003f54:	4618      	mov	r0, r3
 8003f56:	370c      	adds	r7, #12
 8003f58:	46bd      	mov	sp, r7
 8003f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f5e:	4770      	bx	lr

08003f60 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003f60:	b480      	push	{r7}
 8003f62:	b085      	sub	sp, #20
 8003f64:	af00      	add	r7, sp, #0
 8003f66:	6078      	str	r0, [r7, #4]
 8003f68:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003f70:	b2db      	uxtb	r3, r3
 8003f72:	2b20      	cmp	r3, #32
 8003f74:	d139      	bne.n	8003fea <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003f7c:	2b01      	cmp	r3, #1
 8003f7e:	d101      	bne.n	8003f84 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003f80:	2302      	movs	r3, #2
 8003f82:	e033      	b.n	8003fec <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	2201      	movs	r2, #1
 8003f88:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	2224      	movs	r2, #36	@ 0x24
 8003f90:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	681a      	ldr	r2, [r3, #0]
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	f022 0201 	bic.w	r2, r2, #1
 8003fa2:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8003fb2:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003fb4:	683b      	ldr	r3, [r7, #0]
 8003fb6:	021b      	lsls	r3, r3, #8
 8003fb8:	68fa      	ldr	r2, [r7, #12]
 8003fba:	4313      	orrs	r3, r2
 8003fbc:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	68fa      	ldr	r2, [r7, #12]
 8003fc4:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	681a      	ldr	r2, [r3, #0]
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	f042 0201 	orr.w	r2, r2, #1
 8003fd4:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	2220      	movs	r2, #32
 8003fda:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	2200      	movs	r2, #0
 8003fe2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003fe6:	2300      	movs	r3, #0
 8003fe8:	e000      	b.n	8003fec <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003fea:	2302      	movs	r3, #2
  }
}
 8003fec:	4618      	mov	r0, r3
 8003fee:	3714      	adds	r7, #20
 8003ff0:	46bd      	mov	sp, r7
 8003ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ff6:	4770      	bx	lr

08003ff8 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8003ff8:	b480      	push	{r7}
 8003ffa:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8003ffc:	4b04      	ldr	r3, [pc, #16]	@ (8004010 <HAL_PWREx_GetVoltageRange+0x18>)
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8004004:	4618      	mov	r0, r3
 8004006:	46bd      	mov	sp, r7
 8004008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800400c:	4770      	bx	lr
 800400e:	bf00      	nop
 8004010:	40007000 	.word	0x40007000

08004014 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004014:	b480      	push	{r7}
 8004016:	b085      	sub	sp, #20
 8004018:	af00      	add	r7, sp, #0
 800401a:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004022:	d130      	bne.n	8004086 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8004024:	4b23      	ldr	r3, [pc, #140]	@ (80040b4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800402c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004030:	d038      	beq.n	80040a4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004032:	4b20      	ldr	r3, [pc, #128]	@ (80040b4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800403a:	4a1e      	ldr	r2, [pc, #120]	@ (80040b4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800403c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004040:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004042:	4b1d      	ldr	r3, [pc, #116]	@ (80040b8 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	2232      	movs	r2, #50	@ 0x32
 8004048:	fb02 f303 	mul.w	r3, r2, r3
 800404c:	4a1b      	ldr	r2, [pc, #108]	@ (80040bc <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800404e:	fba2 2303 	umull	r2, r3, r2, r3
 8004052:	0c9b      	lsrs	r3, r3, #18
 8004054:	3301      	adds	r3, #1
 8004056:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004058:	e002      	b.n	8004060 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	3b01      	subs	r3, #1
 800405e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004060:	4b14      	ldr	r3, [pc, #80]	@ (80040b4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004062:	695b      	ldr	r3, [r3, #20]
 8004064:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004068:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800406c:	d102      	bne.n	8004074 <HAL_PWREx_ControlVoltageScaling+0x60>
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	2b00      	cmp	r3, #0
 8004072:	d1f2      	bne.n	800405a <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004074:	4b0f      	ldr	r3, [pc, #60]	@ (80040b4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004076:	695b      	ldr	r3, [r3, #20]
 8004078:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800407c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004080:	d110      	bne.n	80040a4 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8004082:	2303      	movs	r3, #3
 8004084:	e00f      	b.n	80040a6 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8004086:	4b0b      	ldr	r3, [pc, #44]	@ (80040b4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800408e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004092:	d007      	beq.n	80040a4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8004094:	4b07      	ldr	r3, [pc, #28]	@ (80040b4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800409c:	4a05      	ldr	r2, [pc, #20]	@ (80040b4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800409e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80040a2:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80040a4:	2300      	movs	r3, #0
}
 80040a6:	4618      	mov	r0, r3
 80040a8:	3714      	adds	r7, #20
 80040aa:	46bd      	mov	sp, r7
 80040ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040b0:	4770      	bx	lr
 80040b2:	bf00      	nop
 80040b4:	40007000 	.word	0x40007000
 80040b8:	20000004 	.word	0x20000004
 80040bc:	431bde83 	.word	0x431bde83

080040c0 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80040c0:	b580      	push	{r7, lr}
 80040c2:	b088      	sub	sp, #32
 80040c4:	af00      	add	r7, sp, #0
 80040c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	2b00      	cmp	r3, #0
 80040cc:	d101      	bne.n	80040d2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80040ce:	2301      	movs	r3, #1
 80040d0:	e3ca      	b.n	8004868 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80040d2:	4b97      	ldr	r3, [pc, #604]	@ (8004330 <HAL_RCC_OscConfig+0x270>)
 80040d4:	689b      	ldr	r3, [r3, #8]
 80040d6:	f003 030c 	and.w	r3, r3, #12
 80040da:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80040dc:	4b94      	ldr	r3, [pc, #592]	@ (8004330 <HAL_RCC_OscConfig+0x270>)
 80040de:	68db      	ldr	r3, [r3, #12]
 80040e0:	f003 0303 	and.w	r3, r3, #3
 80040e4:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	f003 0310 	and.w	r3, r3, #16
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	f000 80e4 	beq.w	80042bc <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80040f4:	69bb      	ldr	r3, [r7, #24]
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	d007      	beq.n	800410a <HAL_RCC_OscConfig+0x4a>
 80040fa:	69bb      	ldr	r3, [r7, #24]
 80040fc:	2b0c      	cmp	r3, #12
 80040fe:	f040 808b 	bne.w	8004218 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8004102:	697b      	ldr	r3, [r7, #20]
 8004104:	2b01      	cmp	r3, #1
 8004106:	f040 8087 	bne.w	8004218 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800410a:	4b89      	ldr	r3, [pc, #548]	@ (8004330 <HAL_RCC_OscConfig+0x270>)
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	f003 0302 	and.w	r3, r3, #2
 8004112:	2b00      	cmp	r3, #0
 8004114:	d005      	beq.n	8004122 <HAL_RCC_OscConfig+0x62>
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	699b      	ldr	r3, [r3, #24]
 800411a:	2b00      	cmp	r3, #0
 800411c:	d101      	bne.n	8004122 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 800411e:	2301      	movs	r3, #1
 8004120:	e3a2      	b.n	8004868 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	6a1a      	ldr	r2, [r3, #32]
 8004126:	4b82      	ldr	r3, [pc, #520]	@ (8004330 <HAL_RCC_OscConfig+0x270>)
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	f003 0308 	and.w	r3, r3, #8
 800412e:	2b00      	cmp	r3, #0
 8004130:	d004      	beq.n	800413c <HAL_RCC_OscConfig+0x7c>
 8004132:	4b7f      	ldr	r3, [pc, #508]	@ (8004330 <HAL_RCC_OscConfig+0x270>)
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800413a:	e005      	b.n	8004148 <HAL_RCC_OscConfig+0x88>
 800413c:	4b7c      	ldr	r3, [pc, #496]	@ (8004330 <HAL_RCC_OscConfig+0x270>)
 800413e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004142:	091b      	lsrs	r3, r3, #4
 8004144:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004148:	4293      	cmp	r3, r2
 800414a:	d223      	bcs.n	8004194 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	6a1b      	ldr	r3, [r3, #32]
 8004150:	4618      	mov	r0, r3
 8004152:	f000 fd55 	bl	8004c00 <RCC_SetFlashLatencyFromMSIRange>
 8004156:	4603      	mov	r3, r0
 8004158:	2b00      	cmp	r3, #0
 800415a:	d001      	beq.n	8004160 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 800415c:	2301      	movs	r3, #1
 800415e:	e383      	b.n	8004868 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004160:	4b73      	ldr	r3, [pc, #460]	@ (8004330 <HAL_RCC_OscConfig+0x270>)
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	4a72      	ldr	r2, [pc, #456]	@ (8004330 <HAL_RCC_OscConfig+0x270>)
 8004166:	f043 0308 	orr.w	r3, r3, #8
 800416a:	6013      	str	r3, [r2, #0]
 800416c:	4b70      	ldr	r3, [pc, #448]	@ (8004330 <HAL_RCC_OscConfig+0x270>)
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	6a1b      	ldr	r3, [r3, #32]
 8004178:	496d      	ldr	r1, [pc, #436]	@ (8004330 <HAL_RCC_OscConfig+0x270>)
 800417a:	4313      	orrs	r3, r2
 800417c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800417e:	4b6c      	ldr	r3, [pc, #432]	@ (8004330 <HAL_RCC_OscConfig+0x270>)
 8004180:	685b      	ldr	r3, [r3, #4]
 8004182:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	69db      	ldr	r3, [r3, #28]
 800418a:	021b      	lsls	r3, r3, #8
 800418c:	4968      	ldr	r1, [pc, #416]	@ (8004330 <HAL_RCC_OscConfig+0x270>)
 800418e:	4313      	orrs	r3, r2
 8004190:	604b      	str	r3, [r1, #4]
 8004192:	e025      	b.n	80041e0 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004194:	4b66      	ldr	r3, [pc, #408]	@ (8004330 <HAL_RCC_OscConfig+0x270>)
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	4a65      	ldr	r2, [pc, #404]	@ (8004330 <HAL_RCC_OscConfig+0x270>)
 800419a:	f043 0308 	orr.w	r3, r3, #8
 800419e:	6013      	str	r3, [r2, #0]
 80041a0:	4b63      	ldr	r3, [pc, #396]	@ (8004330 <HAL_RCC_OscConfig+0x270>)
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	6a1b      	ldr	r3, [r3, #32]
 80041ac:	4960      	ldr	r1, [pc, #384]	@ (8004330 <HAL_RCC_OscConfig+0x270>)
 80041ae:	4313      	orrs	r3, r2
 80041b0:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80041b2:	4b5f      	ldr	r3, [pc, #380]	@ (8004330 <HAL_RCC_OscConfig+0x270>)
 80041b4:	685b      	ldr	r3, [r3, #4]
 80041b6:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	69db      	ldr	r3, [r3, #28]
 80041be:	021b      	lsls	r3, r3, #8
 80041c0:	495b      	ldr	r1, [pc, #364]	@ (8004330 <HAL_RCC_OscConfig+0x270>)
 80041c2:	4313      	orrs	r3, r2
 80041c4:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80041c6:	69bb      	ldr	r3, [r7, #24]
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	d109      	bne.n	80041e0 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	6a1b      	ldr	r3, [r3, #32]
 80041d0:	4618      	mov	r0, r3
 80041d2:	f000 fd15 	bl	8004c00 <RCC_SetFlashLatencyFromMSIRange>
 80041d6:	4603      	mov	r3, r0
 80041d8:	2b00      	cmp	r3, #0
 80041da:	d001      	beq.n	80041e0 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 80041dc:	2301      	movs	r3, #1
 80041de:	e343      	b.n	8004868 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80041e0:	f000 fc4a 	bl	8004a78 <HAL_RCC_GetSysClockFreq>
 80041e4:	4602      	mov	r2, r0
 80041e6:	4b52      	ldr	r3, [pc, #328]	@ (8004330 <HAL_RCC_OscConfig+0x270>)
 80041e8:	689b      	ldr	r3, [r3, #8]
 80041ea:	091b      	lsrs	r3, r3, #4
 80041ec:	f003 030f 	and.w	r3, r3, #15
 80041f0:	4950      	ldr	r1, [pc, #320]	@ (8004334 <HAL_RCC_OscConfig+0x274>)
 80041f2:	5ccb      	ldrb	r3, [r1, r3]
 80041f4:	f003 031f 	and.w	r3, r3, #31
 80041f8:	fa22 f303 	lsr.w	r3, r2, r3
 80041fc:	4a4e      	ldr	r2, [pc, #312]	@ (8004338 <HAL_RCC_OscConfig+0x278>)
 80041fe:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8004200:	4b4e      	ldr	r3, [pc, #312]	@ (800433c <HAL_RCC_OscConfig+0x27c>)
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	4618      	mov	r0, r3
 8004206:	f7fe f97b 	bl	8002500 <HAL_InitTick>
 800420a:	4603      	mov	r3, r0
 800420c:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800420e:	7bfb      	ldrb	r3, [r7, #15]
 8004210:	2b00      	cmp	r3, #0
 8004212:	d052      	beq.n	80042ba <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8004214:	7bfb      	ldrb	r3, [r7, #15]
 8004216:	e327      	b.n	8004868 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	699b      	ldr	r3, [r3, #24]
 800421c:	2b00      	cmp	r3, #0
 800421e:	d032      	beq.n	8004286 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8004220:	4b43      	ldr	r3, [pc, #268]	@ (8004330 <HAL_RCC_OscConfig+0x270>)
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	4a42      	ldr	r2, [pc, #264]	@ (8004330 <HAL_RCC_OscConfig+0x270>)
 8004226:	f043 0301 	orr.w	r3, r3, #1
 800422a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800422c:	f7fe f9b8 	bl	80025a0 <HAL_GetTick>
 8004230:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004232:	e008      	b.n	8004246 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004234:	f7fe f9b4 	bl	80025a0 <HAL_GetTick>
 8004238:	4602      	mov	r2, r0
 800423a:	693b      	ldr	r3, [r7, #16]
 800423c:	1ad3      	subs	r3, r2, r3
 800423e:	2b02      	cmp	r3, #2
 8004240:	d901      	bls.n	8004246 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8004242:	2303      	movs	r3, #3
 8004244:	e310      	b.n	8004868 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004246:	4b3a      	ldr	r3, [pc, #232]	@ (8004330 <HAL_RCC_OscConfig+0x270>)
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	f003 0302 	and.w	r3, r3, #2
 800424e:	2b00      	cmp	r3, #0
 8004250:	d0f0      	beq.n	8004234 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004252:	4b37      	ldr	r3, [pc, #220]	@ (8004330 <HAL_RCC_OscConfig+0x270>)
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	4a36      	ldr	r2, [pc, #216]	@ (8004330 <HAL_RCC_OscConfig+0x270>)
 8004258:	f043 0308 	orr.w	r3, r3, #8
 800425c:	6013      	str	r3, [r2, #0]
 800425e:	4b34      	ldr	r3, [pc, #208]	@ (8004330 <HAL_RCC_OscConfig+0x270>)
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	6a1b      	ldr	r3, [r3, #32]
 800426a:	4931      	ldr	r1, [pc, #196]	@ (8004330 <HAL_RCC_OscConfig+0x270>)
 800426c:	4313      	orrs	r3, r2
 800426e:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004270:	4b2f      	ldr	r3, [pc, #188]	@ (8004330 <HAL_RCC_OscConfig+0x270>)
 8004272:	685b      	ldr	r3, [r3, #4]
 8004274:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	69db      	ldr	r3, [r3, #28]
 800427c:	021b      	lsls	r3, r3, #8
 800427e:	492c      	ldr	r1, [pc, #176]	@ (8004330 <HAL_RCC_OscConfig+0x270>)
 8004280:	4313      	orrs	r3, r2
 8004282:	604b      	str	r3, [r1, #4]
 8004284:	e01a      	b.n	80042bc <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8004286:	4b2a      	ldr	r3, [pc, #168]	@ (8004330 <HAL_RCC_OscConfig+0x270>)
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	4a29      	ldr	r2, [pc, #164]	@ (8004330 <HAL_RCC_OscConfig+0x270>)
 800428c:	f023 0301 	bic.w	r3, r3, #1
 8004290:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004292:	f7fe f985 	bl	80025a0 <HAL_GetTick>
 8004296:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004298:	e008      	b.n	80042ac <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800429a:	f7fe f981 	bl	80025a0 <HAL_GetTick>
 800429e:	4602      	mov	r2, r0
 80042a0:	693b      	ldr	r3, [r7, #16]
 80042a2:	1ad3      	subs	r3, r2, r3
 80042a4:	2b02      	cmp	r3, #2
 80042a6:	d901      	bls.n	80042ac <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 80042a8:	2303      	movs	r3, #3
 80042aa:	e2dd      	b.n	8004868 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80042ac:	4b20      	ldr	r3, [pc, #128]	@ (8004330 <HAL_RCC_OscConfig+0x270>)
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	f003 0302 	and.w	r3, r3, #2
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	d1f0      	bne.n	800429a <HAL_RCC_OscConfig+0x1da>
 80042b8:	e000      	b.n	80042bc <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80042ba:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	f003 0301 	and.w	r3, r3, #1
 80042c4:	2b00      	cmp	r3, #0
 80042c6:	d074      	beq.n	80043b2 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80042c8:	69bb      	ldr	r3, [r7, #24]
 80042ca:	2b08      	cmp	r3, #8
 80042cc:	d005      	beq.n	80042da <HAL_RCC_OscConfig+0x21a>
 80042ce:	69bb      	ldr	r3, [r7, #24]
 80042d0:	2b0c      	cmp	r3, #12
 80042d2:	d10e      	bne.n	80042f2 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80042d4:	697b      	ldr	r3, [r7, #20]
 80042d6:	2b03      	cmp	r3, #3
 80042d8:	d10b      	bne.n	80042f2 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80042da:	4b15      	ldr	r3, [pc, #84]	@ (8004330 <HAL_RCC_OscConfig+0x270>)
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	d064      	beq.n	80043b0 <HAL_RCC_OscConfig+0x2f0>
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	685b      	ldr	r3, [r3, #4]
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d160      	bne.n	80043b0 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80042ee:	2301      	movs	r3, #1
 80042f0:	e2ba      	b.n	8004868 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	685b      	ldr	r3, [r3, #4]
 80042f6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80042fa:	d106      	bne.n	800430a <HAL_RCC_OscConfig+0x24a>
 80042fc:	4b0c      	ldr	r3, [pc, #48]	@ (8004330 <HAL_RCC_OscConfig+0x270>)
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	4a0b      	ldr	r2, [pc, #44]	@ (8004330 <HAL_RCC_OscConfig+0x270>)
 8004302:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004306:	6013      	str	r3, [r2, #0]
 8004308:	e026      	b.n	8004358 <HAL_RCC_OscConfig+0x298>
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	685b      	ldr	r3, [r3, #4]
 800430e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004312:	d115      	bne.n	8004340 <HAL_RCC_OscConfig+0x280>
 8004314:	4b06      	ldr	r3, [pc, #24]	@ (8004330 <HAL_RCC_OscConfig+0x270>)
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	4a05      	ldr	r2, [pc, #20]	@ (8004330 <HAL_RCC_OscConfig+0x270>)
 800431a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800431e:	6013      	str	r3, [r2, #0]
 8004320:	4b03      	ldr	r3, [pc, #12]	@ (8004330 <HAL_RCC_OscConfig+0x270>)
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	4a02      	ldr	r2, [pc, #8]	@ (8004330 <HAL_RCC_OscConfig+0x270>)
 8004326:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800432a:	6013      	str	r3, [r2, #0]
 800432c:	e014      	b.n	8004358 <HAL_RCC_OscConfig+0x298>
 800432e:	bf00      	nop
 8004330:	40021000 	.word	0x40021000
 8004334:	08008f04 	.word	0x08008f04
 8004338:	20000004 	.word	0x20000004
 800433c:	20000008 	.word	0x20000008
 8004340:	4ba0      	ldr	r3, [pc, #640]	@ (80045c4 <HAL_RCC_OscConfig+0x504>)
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	4a9f      	ldr	r2, [pc, #636]	@ (80045c4 <HAL_RCC_OscConfig+0x504>)
 8004346:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800434a:	6013      	str	r3, [r2, #0]
 800434c:	4b9d      	ldr	r3, [pc, #628]	@ (80045c4 <HAL_RCC_OscConfig+0x504>)
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	4a9c      	ldr	r2, [pc, #624]	@ (80045c4 <HAL_RCC_OscConfig+0x504>)
 8004352:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004356:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	685b      	ldr	r3, [r3, #4]
 800435c:	2b00      	cmp	r3, #0
 800435e:	d013      	beq.n	8004388 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004360:	f7fe f91e 	bl	80025a0 <HAL_GetTick>
 8004364:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004366:	e008      	b.n	800437a <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004368:	f7fe f91a 	bl	80025a0 <HAL_GetTick>
 800436c:	4602      	mov	r2, r0
 800436e:	693b      	ldr	r3, [r7, #16]
 8004370:	1ad3      	subs	r3, r2, r3
 8004372:	2b64      	cmp	r3, #100	@ 0x64
 8004374:	d901      	bls.n	800437a <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8004376:	2303      	movs	r3, #3
 8004378:	e276      	b.n	8004868 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800437a:	4b92      	ldr	r3, [pc, #584]	@ (80045c4 <HAL_RCC_OscConfig+0x504>)
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004382:	2b00      	cmp	r3, #0
 8004384:	d0f0      	beq.n	8004368 <HAL_RCC_OscConfig+0x2a8>
 8004386:	e014      	b.n	80043b2 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004388:	f7fe f90a 	bl	80025a0 <HAL_GetTick>
 800438c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800438e:	e008      	b.n	80043a2 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004390:	f7fe f906 	bl	80025a0 <HAL_GetTick>
 8004394:	4602      	mov	r2, r0
 8004396:	693b      	ldr	r3, [r7, #16]
 8004398:	1ad3      	subs	r3, r2, r3
 800439a:	2b64      	cmp	r3, #100	@ 0x64
 800439c:	d901      	bls.n	80043a2 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800439e:	2303      	movs	r3, #3
 80043a0:	e262      	b.n	8004868 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80043a2:	4b88      	ldr	r3, [pc, #544]	@ (80045c4 <HAL_RCC_OscConfig+0x504>)
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	d1f0      	bne.n	8004390 <HAL_RCC_OscConfig+0x2d0>
 80043ae:	e000      	b.n	80043b2 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80043b0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	f003 0302 	and.w	r3, r3, #2
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	d060      	beq.n	8004480 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80043be:	69bb      	ldr	r3, [r7, #24]
 80043c0:	2b04      	cmp	r3, #4
 80043c2:	d005      	beq.n	80043d0 <HAL_RCC_OscConfig+0x310>
 80043c4:	69bb      	ldr	r3, [r7, #24]
 80043c6:	2b0c      	cmp	r3, #12
 80043c8:	d119      	bne.n	80043fe <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80043ca:	697b      	ldr	r3, [r7, #20]
 80043cc:	2b02      	cmp	r3, #2
 80043ce:	d116      	bne.n	80043fe <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80043d0:	4b7c      	ldr	r3, [pc, #496]	@ (80045c4 <HAL_RCC_OscConfig+0x504>)
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80043d8:	2b00      	cmp	r3, #0
 80043da:	d005      	beq.n	80043e8 <HAL_RCC_OscConfig+0x328>
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	68db      	ldr	r3, [r3, #12]
 80043e0:	2b00      	cmp	r3, #0
 80043e2:	d101      	bne.n	80043e8 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80043e4:	2301      	movs	r3, #1
 80043e6:	e23f      	b.n	8004868 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80043e8:	4b76      	ldr	r3, [pc, #472]	@ (80045c4 <HAL_RCC_OscConfig+0x504>)
 80043ea:	685b      	ldr	r3, [r3, #4]
 80043ec:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	691b      	ldr	r3, [r3, #16]
 80043f4:	061b      	lsls	r3, r3, #24
 80043f6:	4973      	ldr	r1, [pc, #460]	@ (80045c4 <HAL_RCC_OscConfig+0x504>)
 80043f8:	4313      	orrs	r3, r2
 80043fa:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80043fc:	e040      	b.n	8004480 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	68db      	ldr	r3, [r3, #12]
 8004402:	2b00      	cmp	r3, #0
 8004404:	d023      	beq.n	800444e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004406:	4b6f      	ldr	r3, [pc, #444]	@ (80045c4 <HAL_RCC_OscConfig+0x504>)
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	4a6e      	ldr	r2, [pc, #440]	@ (80045c4 <HAL_RCC_OscConfig+0x504>)
 800440c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004410:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004412:	f7fe f8c5 	bl	80025a0 <HAL_GetTick>
 8004416:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004418:	e008      	b.n	800442c <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800441a:	f7fe f8c1 	bl	80025a0 <HAL_GetTick>
 800441e:	4602      	mov	r2, r0
 8004420:	693b      	ldr	r3, [r7, #16]
 8004422:	1ad3      	subs	r3, r2, r3
 8004424:	2b02      	cmp	r3, #2
 8004426:	d901      	bls.n	800442c <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8004428:	2303      	movs	r3, #3
 800442a:	e21d      	b.n	8004868 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800442c:	4b65      	ldr	r3, [pc, #404]	@ (80045c4 <HAL_RCC_OscConfig+0x504>)
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004434:	2b00      	cmp	r3, #0
 8004436:	d0f0      	beq.n	800441a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004438:	4b62      	ldr	r3, [pc, #392]	@ (80045c4 <HAL_RCC_OscConfig+0x504>)
 800443a:	685b      	ldr	r3, [r3, #4]
 800443c:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	691b      	ldr	r3, [r3, #16]
 8004444:	061b      	lsls	r3, r3, #24
 8004446:	495f      	ldr	r1, [pc, #380]	@ (80045c4 <HAL_RCC_OscConfig+0x504>)
 8004448:	4313      	orrs	r3, r2
 800444a:	604b      	str	r3, [r1, #4]
 800444c:	e018      	b.n	8004480 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800444e:	4b5d      	ldr	r3, [pc, #372]	@ (80045c4 <HAL_RCC_OscConfig+0x504>)
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	4a5c      	ldr	r2, [pc, #368]	@ (80045c4 <HAL_RCC_OscConfig+0x504>)
 8004454:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004458:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800445a:	f7fe f8a1 	bl	80025a0 <HAL_GetTick>
 800445e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004460:	e008      	b.n	8004474 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004462:	f7fe f89d 	bl	80025a0 <HAL_GetTick>
 8004466:	4602      	mov	r2, r0
 8004468:	693b      	ldr	r3, [r7, #16]
 800446a:	1ad3      	subs	r3, r2, r3
 800446c:	2b02      	cmp	r3, #2
 800446e:	d901      	bls.n	8004474 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8004470:	2303      	movs	r3, #3
 8004472:	e1f9      	b.n	8004868 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004474:	4b53      	ldr	r3, [pc, #332]	@ (80045c4 <HAL_RCC_OscConfig+0x504>)
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800447c:	2b00      	cmp	r3, #0
 800447e:	d1f0      	bne.n	8004462 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	f003 0308 	and.w	r3, r3, #8
 8004488:	2b00      	cmp	r3, #0
 800448a:	d03c      	beq.n	8004506 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	695b      	ldr	r3, [r3, #20]
 8004490:	2b00      	cmp	r3, #0
 8004492:	d01c      	beq.n	80044ce <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004494:	4b4b      	ldr	r3, [pc, #300]	@ (80045c4 <HAL_RCC_OscConfig+0x504>)
 8004496:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800449a:	4a4a      	ldr	r2, [pc, #296]	@ (80045c4 <HAL_RCC_OscConfig+0x504>)
 800449c:	f043 0301 	orr.w	r3, r3, #1
 80044a0:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80044a4:	f7fe f87c 	bl	80025a0 <HAL_GetTick>
 80044a8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80044aa:	e008      	b.n	80044be <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80044ac:	f7fe f878 	bl	80025a0 <HAL_GetTick>
 80044b0:	4602      	mov	r2, r0
 80044b2:	693b      	ldr	r3, [r7, #16]
 80044b4:	1ad3      	subs	r3, r2, r3
 80044b6:	2b02      	cmp	r3, #2
 80044b8:	d901      	bls.n	80044be <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80044ba:	2303      	movs	r3, #3
 80044bc:	e1d4      	b.n	8004868 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80044be:	4b41      	ldr	r3, [pc, #260]	@ (80045c4 <HAL_RCC_OscConfig+0x504>)
 80044c0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80044c4:	f003 0302 	and.w	r3, r3, #2
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	d0ef      	beq.n	80044ac <HAL_RCC_OscConfig+0x3ec>
 80044cc:	e01b      	b.n	8004506 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80044ce:	4b3d      	ldr	r3, [pc, #244]	@ (80045c4 <HAL_RCC_OscConfig+0x504>)
 80044d0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80044d4:	4a3b      	ldr	r2, [pc, #236]	@ (80045c4 <HAL_RCC_OscConfig+0x504>)
 80044d6:	f023 0301 	bic.w	r3, r3, #1
 80044da:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80044de:	f7fe f85f 	bl	80025a0 <HAL_GetTick>
 80044e2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80044e4:	e008      	b.n	80044f8 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80044e6:	f7fe f85b 	bl	80025a0 <HAL_GetTick>
 80044ea:	4602      	mov	r2, r0
 80044ec:	693b      	ldr	r3, [r7, #16]
 80044ee:	1ad3      	subs	r3, r2, r3
 80044f0:	2b02      	cmp	r3, #2
 80044f2:	d901      	bls.n	80044f8 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80044f4:	2303      	movs	r3, #3
 80044f6:	e1b7      	b.n	8004868 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80044f8:	4b32      	ldr	r3, [pc, #200]	@ (80045c4 <HAL_RCC_OscConfig+0x504>)
 80044fa:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80044fe:	f003 0302 	and.w	r3, r3, #2
 8004502:	2b00      	cmp	r3, #0
 8004504:	d1ef      	bne.n	80044e6 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	f003 0304 	and.w	r3, r3, #4
 800450e:	2b00      	cmp	r3, #0
 8004510:	f000 80a6 	beq.w	8004660 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004514:	2300      	movs	r3, #0
 8004516:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8004518:	4b2a      	ldr	r3, [pc, #168]	@ (80045c4 <HAL_RCC_OscConfig+0x504>)
 800451a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800451c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004520:	2b00      	cmp	r3, #0
 8004522:	d10d      	bne.n	8004540 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004524:	4b27      	ldr	r3, [pc, #156]	@ (80045c4 <HAL_RCC_OscConfig+0x504>)
 8004526:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004528:	4a26      	ldr	r2, [pc, #152]	@ (80045c4 <HAL_RCC_OscConfig+0x504>)
 800452a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800452e:	6593      	str	r3, [r2, #88]	@ 0x58
 8004530:	4b24      	ldr	r3, [pc, #144]	@ (80045c4 <HAL_RCC_OscConfig+0x504>)
 8004532:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004534:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004538:	60bb      	str	r3, [r7, #8]
 800453a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800453c:	2301      	movs	r3, #1
 800453e:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004540:	4b21      	ldr	r3, [pc, #132]	@ (80045c8 <HAL_RCC_OscConfig+0x508>)
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004548:	2b00      	cmp	r3, #0
 800454a:	d118      	bne.n	800457e <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800454c:	4b1e      	ldr	r3, [pc, #120]	@ (80045c8 <HAL_RCC_OscConfig+0x508>)
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	4a1d      	ldr	r2, [pc, #116]	@ (80045c8 <HAL_RCC_OscConfig+0x508>)
 8004552:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004556:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004558:	f7fe f822 	bl	80025a0 <HAL_GetTick>
 800455c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800455e:	e008      	b.n	8004572 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004560:	f7fe f81e 	bl	80025a0 <HAL_GetTick>
 8004564:	4602      	mov	r2, r0
 8004566:	693b      	ldr	r3, [r7, #16]
 8004568:	1ad3      	subs	r3, r2, r3
 800456a:	2b02      	cmp	r3, #2
 800456c:	d901      	bls.n	8004572 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800456e:	2303      	movs	r3, #3
 8004570:	e17a      	b.n	8004868 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004572:	4b15      	ldr	r3, [pc, #84]	@ (80045c8 <HAL_RCC_OscConfig+0x508>)
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800457a:	2b00      	cmp	r3, #0
 800457c:	d0f0      	beq.n	8004560 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	689b      	ldr	r3, [r3, #8]
 8004582:	2b01      	cmp	r3, #1
 8004584:	d108      	bne.n	8004598 <HAL_RCC_OscConfig+0x4d8>
 8004586:	4b0f      	ldr	r3, [pc, #60]	@ (80045c4 <HAL_RCC_OscConfig+0x504>)
 8004588:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800458c:	4a0d      	ldr	r2, [pc, #52]	@ (80045c4 <HAL_RCC_OscConfig+0x504>)
 800458e:	f043 0301 	orr.w	r3, r3, #1
 8004592:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004596:	e029      	b.n	80045ec <HAL_RCC_OscConfig+0x52c>
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	689b      	ldr	r3, [r3, #8]
 800459c:	2b05      	cmp	r3, #5
 800459e:	d115      	bne.n	80045cc <HAL_RCC_OscConfig+0x50c>
 80045a0:	4b08      	ldr	r3, [pc, #32]	@ (80045c4 <HAL_RCC_OscConfig+0x504>)
 80045a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80045a6:	4a07      	ldr	r2, [pc, #28]	@ (80045c4 <HAL_RCC_OscConfig+0x504>)
 80045a8:	f043 0304 	orr.w	r3, r3, #4
 80045ac:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80045b0:	4b04      	ldr	r3, [pc, #16]	@ (80045c4 <HAL_RCC_OscConfig+0x504>)
 80045b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80045b6:	4a03      	ldr	r2, [pc, #12]	@ (80045c4 <HAL_RCC_OscConfig+0x504>)
 80045b8:	f043 0301 	orr.w	r3, r3, #1
 80045bc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80045c0:	e014      	b.n	80045ec <HAL_RCC_OscConfig+0x52c>
 80045c2:	bf00      	nop
 80045c4:	40021000 	.word	0x40021000
 80045c8:	40007000 	.word	0x40007000
 80045cc:	4b9c      	ldr	r3, [pc, #624]	@ (8004840 <HAL_RCC_OscConfig+0x780>)
 80045ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80045d2:	4a9b      	ldr	r2, [pc, #620]	@ (8004840 <HAL_RCC_OscConfig+0x780>)
 80045d4:	f023 0301 	bic.w	r3, r3, #1
 80045d8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80045dc:	4b98      	ldr	r3, [pc, #608]	@ (8004840 <HAL_RCC_OscConfig+0x780>)
 80045de:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80045e2:	4a97      	ldr	r2, [pc, #604]	@ (8004840 <HAL_RCC_OscConfig+0x780>)
 80045e4:	f023 0304 	bic.w	r3, r3, #4
 80045e8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	689b      	ldr	r3, [r3, #8]
 80045f0:	2b00      	cmp	r3, #0
 80045f2:	d016      	beq.n	8004622 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80045f4:	f7fd ffd4 	bl	80025a0 <HAL_GetTick>
 80045f8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80045fa:	e00a      	b.n	8004612 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80045fc:	f7fd ffd0 	bl	80025a0 <HAL_GetTick>
 8004600:	4602      	mov	r2, r0
 8004602:	693b      	ldr	r3, [r7, #16]
 8004604:	1ad3      	subs	r3, r2, r3
 8004606:	f241 3288 	movw	r2, #5000	@ 0x1388
 800460a:	4293      	cmp	r3, r2
 800460c:	d901      	bls.n	8004612 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800460e:	2303      	movs	r3, #3
 8004610:	e12a      	b.n	8004868 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004612:	4b8b      	ldr	r3, [pc, #556]	@ (8004840 <HAL_RCC_OscConfig+0x780>)
 8004614:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004618:	f003 0302 	and.w	r3, r3, #2
 800461c:	2b00      	cmp	r3, #0
 800461e:	d0ed      	beq.n	80045fc <HAL_RCC_OscConfig+0x53c>
 8004620:	e015      	b.n	800464e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004622:	f7fd ffbd 	bl	80025a0 <HAL_GetTick>
 8004626:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004628:	e00a      	b.n	8004640 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800462a:	f7fd ffb9 	bl	80025a0 <HAL_GetTick>
 800462e:	4602      	mov	r2, r0
 8004630:	693b      	ldr	r3, [r7, #16]
 8004632:	1ad3      	subs	r3, r2, r3
 8004634:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004638:	4293      	cmp	r3, r2
 800463a:	d901      	bls.n	8004640 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 800463c:	2303      	movs	r3, #3
 800463e:	e113      	b.n	8004868 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004640:	4b7f      	ldr	r3, [pc, #508]	@ (8004840 <HAL_RCC_OscConfig+0x780>)
 8004642:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004646:	f003 0302 	and.w	r3, r3, #2
 800464a:	2b00      	cmp	r3, #0
 800464c:	d1ed      	bne.n	800462a <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800464e:	7ffb      	ldrb	r3, [r7, #31]
 8004650:	2b01      	cmp	r3, #1
 8004652:	d105      	bne.n	8004660 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004654:	4b7a      	ldr	r3, [pc, #488]	@ (8004840 <HAL_RCC_OscConfig+0x780>)
 8004656:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004658:	4a79      	ldr	r2, [pc, #484]	@ (8004840 <HAL_RCC_OscConfig+0x780>)
 800465a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800465e:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004664:	2b00      	cmp	r3, #0
 8004666:	f000 80fe 	beq.w	8004866 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800466e:	2b02      	cmp	r3, #2
 8004670:	f040 80d0 	bne.w	8004814 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8004674:	4b72      	ldr	r3, [pc, #456]	@ (8004840 <HAL_RCC_OscConfig+0x780>)
 8004676:	68db      	ldr	r3, [r3, #12]
 8004678:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800467a:	697b      	ldr	r3, [r7, #20]
 800467c:	f003 0203 	and.w	r2, r3, #3
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004684:	429a      	cmp	r2, r3
 8004686:	d130      	bne.n	80046ea <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004688:	697b      	ldr	r3, [r7, #20]
 800468a:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004692:	3b01      	subs	r3, #1
 8004694:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004696:	429a      	cmp	r2, r3
 8004698:	d127      	bne.n	80046ea <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800469a:	697b      	ldr	r3, [r7, #20]
 800469c:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80046a4:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80046a6:	429a      	cmp	r2, r3
 80046a8:	d11f      	bne.n	80046ea <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80046aa:	697b      	ldr	r3, [r7, #20]
 80046ac:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80046b0:	687a      	ldr	r2, [r7, #4]
 80046b2:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80046b4:	2a07      	cmp	r2, #7
 80046b6:	bf14      	ite	ne
 80046b8:	2201      	movne	r2, #1
 80046ba:	2200      	moveq	r2, #0
 80046bc:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80046be:	4293      	cmp	r3, r2
 80046c0:	d113      	bne.n	80046ea <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80046c2:	697b      	ldr	r3, [r7, #20]
 80046c4:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80046cc:	085b      	lsrs	r3, r3, #1
 80046ce:	3b01      	subs	r3, #1
 80046d0:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80046d2:	429a      	cmp	r2, r3
 80046d4:	d109      	bne.n	80046ea <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80046d6:	697b      	ldr	r3, [r7, #20]
 80046d8:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046e0:	085b      	lsrs	r3, r3, #1
 80046e2:	3b01      	subs	r3, #1
 80046e4:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80046e6:	429a      	cmp	r2, r3
 80046e8:	d06e      	beq.n	80047c8 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80046ea:	69bb      	ldr	r3, [r7, #24]
 80046ec:	2b0c      	cmp	r3, #12
 80046ee:	d069      	beq.n	80047c4 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80046f0:	4b53      	ldr	r3, [pc, #332]	@ (8004840 <HAL_RCC_OscConfig+0x780>)
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80046f8:	2b00      	cmp	r3, #0
 80046fa:	d105      	bne.n	8004708 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80046fc:	4b50      	ldr	r3, [pc, #320]	@ (8004840 <HAL_RCC_OscConfig+0x780>)
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004704:	2b00      	cmp	r3, #0
 8004706:	d001      	beq.n	800470c <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8004708:	2301      	movs	r3, #1
 800470a:	e0ad      	b.n	8004868 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800470c:	4b4c      	ldr	r3, [pc, #304]	@ (8004840 <HAL_RCC_OscConfig+0x780>)
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	4a4b      	ldr	r2, [pc, #300]	@ (8004840 <HAL_RCC_OscConfig+0x780>)
 8004712:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004716:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004718:	f7fd ff42 	bl	80025a0 <HAL_GetTick>
 800471c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800471e:	e008      	b.n	8004732 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004720:	f7fd ff3e 	bl	80025a0 <HAL_GetTick>
 8004724:	4602      	mov	r2, r0
 8004726:	693b      	ldr	r3, [r7, #16]
 8004728:	1ad3      	subs	r3, r2, r3
 800472a:	2b02      	cmp	r3, #2
 800472c:	d901      	bls.n	8004732 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 800472e:	2303      	movs	r3, #3
 8004730:	e09a      	b.n	8004868 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004732:	4b43      	ldr	r3, [pc, #268]	@ (8004840 <HAL_RCC_OscConfig+0x780>)
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800473a:	2b00      	cmp	r3, #0
 800473c:	d1f0      	bne.n	8004720 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800473e:	4b40      	ldr	r3, [pc, #256]	@ (8004840 <HAL_RCC_OscConfig+0x780>)
 8004740:	68da      	ldr	r2, [r3, #12]
 8004742:	4b40      	ldr	r3, [pc, #256]	@ (8004844 <HAL_RCC_OscConfig+0x784>)
 8004744:	4013      	ands	r3, r2
 8004746:	687a      	ldr	r2, [r7, #4]
 8004748:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 800474a:	687a      	ldr	r2, [r7, #4]
 800474c:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800474e:	3a01      	subs	r2, #1
 8004750:	0112      	lsls	r2, r2, #4
 8004752:	4311      	orrs	r1, r2
 8004754:	687a      	ldr	r2, [r7, #4]
 8004756:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8004758:	0212      	lsls	r2, r2, #8
 800475a:	4311      	orrs	r1, r2
 800475c:	687a      	ldr	r2, [r7, #4]
 800475e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8004760:	0852      	lsrs	r2, r2, #1
 8004762:	3a01      	subs	r2, #1
 8004764:	0552      	lsls	r2, r2, #21
 8004766:	4311      	orrs	r1, r2
 8004768:	687a      	ldr	r2, [r7, #4]
 800476a:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800476c:	0852      	lsrs	r2, r2, #1
 800476e:	3a01      	subs	r2, #1
 8004770:	0652      	lsls	r2, r2, #25
 8004772:	4311      	orrs	r1, r2
 8004774:	687a      	ldr	r2, [r7, #4]
 8004776:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004778:	0912      	lsrs	r2, r2, #4
 800477a:	0452      	lsls	r2, r2, #17
 800477c:	430a      	orrs	r2, r1
 800477e:	4930      	ldr	r1, [pc, #192]	@ (8004840 <HAL_RCC_OscConfig+0x780>)
 8004780:	4313      	orrs	r3, r2
 8004782:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8004784:	4b2e      	ldr	r3, [pc, #184]	@ (8004840 <HAL_RCC_OscConfig+0x780>)
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	4a2d      	ldr	r2, [pc, #180]	@ (8004840 <HAL_RCC_OscConfig+0x780>)
 800478a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800478e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004790:	4b2b      	ldr	r3, [pc, #172]	@ (8004840 <HAL_RCC_OscConfig+0x780>)
 8004792:	68db      	ldr	r3, [r3, #12]
 8004794:	4a2a      	ldr	r2, [pc, #168]	@ (8004840 <HAL_RCC_OscConfig+0x780>)
 8004796:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800479a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800479c:	f7fd ff00 	bl	80025a0 <HAL_GetTick>
 80047a0:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80047a2:	e008      	b.n	80047b6 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80047a4:	f7fd fefc 	bl	80025a0 <HAL_GetTick>
 80047a8:	4602      	mov	r2, r0
 80047aa:	693b      	ldr	r3, [r7, #16]
 80047ac:	1ad3      	subs	r3, r2, r3
 80047ae:	2b02      	cmp	r3, #2
 80047b0:	d901      	bls.n	80047b6 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 80047b2:	2303      	movs	r3, #3
 80047b4:	e058      	b.n	8004868 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80047b6:	4b22      	ldr	r3, [pc, #136]	@ (8004840 <HAL_RCC_OscConfig+0x780>)
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80047be:	2b00      	cmp	r3, #0
 80047c0:	d0f0      	beq.n	80047a4 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80047c2:	e050      	b.n	8004866 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80047c4:	2301      	movs	r3, #1
 80047c6:	e04f      	b.n	8004868 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80047c8:	4b1d      	ldr	r3, [pc, #116]	@ (8004840 <HAL_RCC_OscConfig+0x780>)
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80047d0:	2b00      	cmp	r3, #0
 80047d2:	d148      	bne.n	8004866 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80047d4:	4b1a      	ldr	r3, [pc, #104]	@ (8004840 <HAL_RCC_OscConfig+0x780>)
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	4a19      	ldr	r2, [pc, #100]	@ (8004840 <HAL_RCC_OscConfig+0x780>)
 80047da:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80047de:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80047e0:	4b17      	ldr	r3, [pc, #92]	@ (8004840 <HAL_RCC_OscConfig+0x780>)
 80047e2:	68db      	ldr	r3, [r3, #12]
 80047e4:	4a16      	ldr	r2, [pc, #88]	@ (8004840 <HAL_RCC_OscConfig+0x780>)
 80047e6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80047ea:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80047ec:	f7fd fed8 	bl	80025a0 <HAL_GetTick>
 80047f0:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80047f2:	e008      	b.n	8004806 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80047f4:	f7fd fed4 	bl	80025a0 <HAL_GetTick>
 80047f8:	4602      	mov	r2, r0
 80047fa:	693b      	ldr	r3, [r7, #16]
 80047fc:	1ad3      	subs	r3, r2, r3
 80047fe:	2b02      	cmp	r3, #2
 8004800:	d901      	bls.n	8004806 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8004802:	2303      	movs	r3, #3
 8004804:	e030      	b.n	8004868 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004806:	4b0e      	ldr	r3, [pc, #56]	@ (8004840 <HAL_RCC_OscConfig+0x780>)
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800480e:	2b00      	cmp	r3, #0
 8004810:	d0f0      	beq.n	80047f4 <HAL_RCC_OscConfig+0x734>
 8004812:	e028      	b.n	8004866 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004814:	69bb      	ldr	r3, [r7, #24]
 8004816:	2b0c      	cmp	r3, #12
 8004818:	d023      	beq.n	8004862 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800481a:	4b09      	ldr	r3, [pc, #36]	@ (8004840 <HAL_RCC_OscConfig+0x780>)
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	4a08      	ldr	r2, [pc, #32]	@ (8004840 <HAL_RCC_OscConfig+0x780>)
 8004820:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004824:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004826:	f7fd febb 	bl	80025a0 <HAL_GetTick>
 800482a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800482c:	e00c      	b.n	8004848 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800482e:	f7fd feb7 	bl	80025a0 <HAL_GetTick>
 8004832:	4602      	mov	r2, r0
 8004834:	693b      	ldr	r3, [r7, #16]
 8004836:	1ad3      	subs	r3, r2, r3
 8004838:	2b02      	cmp	r3, #2
 800483a:	d905      	bls.n	8004848 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 800483c:	2303      	movs	r3, #3
 800483e:	e013      	b.n	8004868 <HAL_RCC_OscConfig+0x7a8>
 8004840:	40021000 	.word	0x40021000
 8004844:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004848:	4b09      	ldr	r3, [pc, #36]	@ (8004870 <HAL_RCC_OscConfig+0x7b0>)
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004850:	2b00      	cmp	r3, #0
 8004852:	d1ec      	bne.n	800482e <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8004854:	4b06      	ldr	r3, [pc, #24]	@ (8004870 <HAL_RCC_OscConfig+0x7b0>)
 8004856:	68da      	ldr	r2, [r3, #12]
 8004858:	4905      	ldr	r1, [pc, #20]	@ (8004870 <HAL_RCC_OscConfig+0x7b0>)
 800485a:	4b06      	ldr	r3, [pc, #24]	@ (8004874 <HAL_RCC_OscConfig+0x7b4>)
 800485c:	4013      	ands	r3, r2
 800485e:	60cb      	str	r3, [r1, #12]
 8004860:	e001      	b.n	8004866 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8004862:	2301      	movs	r3, #1
 8004864:	e000      	b.n	8004868 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8004866:	2300      	movs	r3, #0
}
 8004868:	4618      	mov	r0, r3
 800486a:	3720      	adds	r7, #32
 800486c:	46bd      	mov	sp, r7
 800486e:	bd80      	pop	{r7, pc}
 8004870:	40021000 	.word	0x40021000
 8004874:	feeefffc 	.word	0xfeeefffc

08004878 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004878:	b580      	push	{r7, lr}
 800487a:	b084      	sub	sp, #16
 800487c:	af00      	add	r7, sp, #0
 800487e:	6078      	str	r0, [r7, #4]
 8004880:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	2b00      	cmp	r3, #0
 8004886:	d101      	bne.n	800488c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004888:	2301      	movs	r3, #1
 800488a:	e0e7      	b.n	8004a5c <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800488c:	4b75      	ldr	r3, [pc, #468]	@ (8004a64 <HAL_RCC_ClockConfig+0x1ec>)
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	f003 0307 	and.w	r3, r3, #7
 8004894:	683a      	ldr	r2, [r7, #0]
 8004896:	429a      	cmp	r2, r3
 8004898:	d910      	bls.n	80048bc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800489a:	4b72      	ldr	r3, [pc, #456]	@ (8004a64 <HAL_RCC_ClockConfig+0x1ec>)
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	f023 0207 	bic.w	r2, r3, #7
 80048a2:	4970      	ldr	r1, [pc, #448]	@ (8004a64 <HAL_RCC_ClockConfig+0x1ec>)
 80048a4:	683b      	ldr	r3, [r7, #0]
 80048a6:	4313      	orrs	r3, r2
 80048a8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80048aa:	4b6e      	ldr	r3, [pc, #440]	@ (8004a64 <HAL_RCC_ClockConfig+0x1ec>)
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	f003 0307 	and.w	r3, r3, #7
 80048b2:	683a      	ldr	r2, [r7, #0]
 80048b4:	429a      	cmp	r2, r3
 80048b6:	d001      	beq.n	80048bc <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80048b8:	2301      	movs	r3, #1
 80048ba:	e0cf      	b.n	8004a5c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	f003 0302 	and.w	r3, r3, #2
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	d010      	beq.n	80048ea <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	689a      	ldr	r2, [r3, #8]
 80048cc:	4b66      	ldr	r3, [pc, #408]	@ (8004a68 <HAL_RCC_ClockConfig+0x1f0>)
 80048ce:	689b      	ldr	r3, [r3, #8]
 80048d0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80048d4:	429a      	cmp	r2, r3
 80048d6:	d908      	bls.n	80048ea <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80048d8:	4b63      	ldr	r3, [pc, #396]	@ (8004a68 <HAL_RCC_ClockConfig+0x1f0>)
 80048da:	689b      	ldr	r3, [r3, #8]
 80048dc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	689b      	ldr	r3, [r3, #8]
 80048e4:	4960      	ldr	r1, [pc, #384]	@ (8004a68 <HAL_RCC_ClockConfig+0x1f0>)
 80048e6:	4313      	orrs	r3, r2
 80048e8:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	f003 0301 	and.w	r3, r3, #1
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	d04c      	beq.n	8004990 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	685b      	ldr	r3, [r3, #4]
 80048fa:	2b03      	cmp	r3, #3
 80048fc:	d107      	bne.n	800490e <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80048fe:	4b5a      	ldr	r3, [pc, #360]	@ (8004a68 <HAL_RCC_ClockConfig+0x1f0>)
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004906:	2b00      	cmp	r3, #0
 8004908:	d121      	bne.n	800494e <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800490a:	2301      	movs	r3, #1
 800490c:	e0a6      	b.n	8004a5c <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	685b      	ldr	r3, [r3, #4]
 8004912:	2b02      	cmp	r3, #2
 8004914:	d107      	bne.n	8004926 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004916:	4b54      	ldr	r3, [pc, #336]	@ (8004a68 <HAL_RCC_ClockConfig+0x1f0>)
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800491e:	2b00      	cmp	r3, #0
 8004920:	d115      	bne.n	800494e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004922:	2301      	movs	r3, #1
 8004924:	e09a      	b.n	8004a5c <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	685b      	ldr	r3, [r3, #4]
 800492a:	2b00      	cmp	r3, #0
 800492c:	d107      	bne.n	800493e <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800492e:	4b4e      	ldr	r3, [pc, #312]	@ (8004a68 <HAL_RCC_ClockConfig+0x1f0>)
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	f003 0302 	and.w	r3, r3, #2
 8004936:	2b00      	cmp	r3, #0
 8004938:	d109      	bne.n	800494e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800493a:	2301      	movs	r3, #1
 800493c:	e08e      	b.n	8004a5c <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800493e:	4b4a      	ldr	r3, [pc, #296]	@ (8004a68 <HAL_RCC_ClockConfig+0x1f0>)
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004946:	2b00      	cmp	r3, #0
 8004948:	d101      	bne.n	800494e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800494a:	2301      	movs	r3, #1
 800494c:	e086      	b.n	8004a5c <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800494e:	4b46      	ldr	r3, [pc, #280]	@ (8004a68 <HAL_RCC_ClockConfig+0x1f0>)
 8004950:	689b      	ldr	r3, [r3, #8]
 8004952:	f023 0203 	bic.w	r2, r3, #3
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	685b      	ldr	r3, [r3, #4]
 800495a:	4943      	ldr	r1, [pc, #268]	@ (8004a68 <HAL_RCC_ClockConfig+0x1f0>)
 800495c:	4313      	orrs	r3, r2
 800495e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004960:	f7fd fe1e 	bl	80025a0 <HAL_GetTick>
 8004964:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004966:	e00a      	b.n	800497e <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004968:	f7fd fe1a 	bl	80025a0 <HAL_GetTick>
 800496c:	4602      	mov	r2, r0
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	1ad3      	subs	r3, r2, r3
 8004972:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004976:	4293      	cmp	r3, r2
 8004978:	d901      	bls.n	800497e <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 800497a:	2303      	movs	r3, #3
 800497c:	e06e      	b.n	8004a5c <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800497e:	4b3a      	ldr	r3, [pc, #232]	@ (8004a68 <HAL_RCC_ClockConfig+0x1f0>)
 8004980:	689b      	ldr	r3, [r3, #8]
 8004982:	f003 020c 	and.w	r2, r3, #12
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	685b      	ldr	r3, [r3, #4]
 800498a:	009b      	lsls	r3, r3, #2
 800498c:	429a      	cmp	r2, r3
 800498e:	d1eb      	bne.n	8004968 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	f003 0302 	and.w	r3, r3, #2
 8004998:	2b00      	cmp	r3, #0
 800499a:	d010      	beq.n	80049be <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	689a      	ldr	r2, [r3, #8]
 80049a0:	4b31      	ldr	r3, [pc, #196]	@ (8004a68 <HAL_RCC_ClockConfig+0x1f0>)
 80049a2:	689b      	ldr	r3, [r3, #8]
 80049a4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80049a8:	429a      	cmp	r2, r3
 80049aa:	d208      	bcs.n	80049be <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80049ac:	4b2e      	ldr	r3, [pc, #184]	@ (8004a68 <HAL_RCC_ClockConfig+0x1f0>)
 80049ae:	689b      	ldr	r3, [r3, #8]
 80049b0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	689b      	ldr	r3, [r3, #8]
 80049b8:	492b      	ldr	r1, [pc, #172]	@ (8004a68 <HAL_RCC_ClockConfig+0x1f0>)
 80049ba:	4313      	orrs	r3, r2
 80049bc:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80049be:	4b29      	ldr	r3, [pc, #164]	@ (8004a64 <HAL_RCC_ClockConfig+0x1ec>)
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	f003 0307 	and.w	r3, r3, #7
 80049c6:	683a      	ldr	r2, [r7, #0]
 80049c8:	429a      	cmp	r2, r3
 80049ca:	d210      	bcs.n	80049ee <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80049cc:	4b25      	ldr	r3, [pc, #148]	@ (8004a64 <HAL_RCC_ClockConfig+0x1ec>)
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	f023 0207 	bic.w	r2, r3, #7
 80049d4:	4923      	ldr	r1, [pc, #140]	@ (8004a64 <HAL_RCC_ClockConfig+0x1ec>)
 80049d6:	683b      	ldr	r3, [r7, #0]
 80049d8:	4313      	orrs	r3, r2
 80049da:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80049dc:	4b21      	ldr	r3, [pc, #132]	@ (8004a64 <HAL_RCC_ClockConfig+0x1ec>)
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	f003 0307 	and.w	r3, r3, #7
 80049e4:	683a      	ldr	r2, [r7, #0]
 80049e6:	429a      	cmp	r2, r3
 80049e8:	d001      	beq.n	80049ee <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 80049ea:	2301      	movs	r3, #1
 80049ec:	e036      	b.n	8004a5c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	f003 0304 	and.w	r3, r3, #4
 80049f6:	2b00      	cmp	r3, #0
 80049f8:	d008      	beq.n	8004a0c <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80049fa:	4b1b      	ldr	r3, [pc, #108]	@ (8004a68 <HAL_RCC_ClockConfig+0x1f0>)
 80049fc:	689b      	ldr	r3, [r3, #8]
 80049fe:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	68db      	ldr	r3, [r3, #12]
 8004a06:	4918      	ldr	r1, [pc, #96]	@ (8004a68 <HAL_RCC_ClockConfig+0x1f0>)
 8004a08:	4313      	orrs	r3, r2
 8004a0a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	f003 0308 	and.w	r3, r3, #8
 8004a14:	2b00      	cmp	r3, #0
 8004a16:	d009      	beq.n	8004a2c <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004a18:	4b13      	ldr	r3, [pc, #76]	@ (8004a68 <HAL_RCC_ClockConfig+0x1f0>)
 8004a1a:	689b      	ldr	r3, [r3, #8]
 8004a1c:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	691b      	ldr	r3, [r3, #16]
 8004a24:	00db      	lsls	r3, r3, #3
 8004a26:	4910      	ldr	r1, [pc, #64]	@ (8004a68 <HAL_RCC_ClockConfig+0x1f0>)
 8004a28:	4313      	orrs	r3, r2
 8004a2a:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004a2c:	f000 f824 	bl	8004a78 <HAL_RCC_GetSysClockFreq>
 8004a30:	4602      	mov	r2, r0
 8004a32:	4b0d      	ldr	r3, [pc, #52]	@ (8004a68 <HAL_RCC_ClockConfig+0x1f0>)
 8004a34:	689b      	ldr	r3, [r3, #8]
 8004a36:	091b      	lsrs	r3, r3, #4
 8004a38:	f003 030f 	and.w	r3, r3, #15
 8004a3c:	490b      	ldr	r1, [pc, #44]	@ (8004a6c <HAL_RCC_ClockConfig+0x1f4>)
 8004a3e:	5ccb      	ldrb	r3, [r1, r3]
 8004a40:	f003 031f 	and.w	r3, r3, #31
 8004a44:	fa22 f303 	lsr.w	r3, r2, r3
 8004a48:	4a09      	ldr	r2, [pc, #36]	@ (8004a70 <HAL_RCC_ClockConfig+0x1f8>)
 8004a4a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8004a4c:	4b09      	ldr	r3, [pc, #36]	@ (8004a74 <HAL_RCC_ClockConfig+0x1fc>)
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	4618      	mov	r0, r3
 8004a52:	f7fd fd55 	bl	8002500 <HAL_InitTick>
 8004a56:	4603      	mov	r3, r0
 8004a58:	72fb      	strb	r3, [r7, #11]

  return status;
 8004a5a:	7afb      	ldrb	r3, [r7, #11]
}
 8004a5c:	4618      	mov	r0, r3
 8004a5e:	3710      	adds	r7, #16
 8004a60:	46bd      	mov	sp, r7
 8004a62:	bd80      	pop	{r7, pc}
 8004a64:	40022000 	.word	0x40022000
 8004a68:	40021000 	.word	0x40021000
 8004a6c:	08008f04 	.word	0x08008f04
 8004a70:	20000004 	.word	0x20000004
 8004a74:	20000008 	.word	0x20000008

08004a78 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004a78:	b480      	push	{r7}
 8004a7a:	b089      	sub	sp, #36	@ 0x24
 8004a7c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8004a7e:	2300      	movs	r3, #0
 8004a80:	61fb      	str	r3, [r7, #28]
 8004a82:	2300      	movs	r3, #0
 8004a84:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004a86:	4b3e      	ldr	r3, [pc, #248]	@ (8004b80 <HAL_RCC_GetSysClockFreq+0x108>)
 8004a88:	689b      	ldr	r3, [r3, #8]
 8004a8a:	f003 030c 	and.w	r3, r3, #12
 8004a8e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004a90:	4b3b      	ldr	r3, [pc, #236]	@ (8004b80 <HAL_RCC_GetSysClockFreq+0x108>)
 8004a92:	68db      	ldr	r3, [r3, #12]
 8004a94:	f003 0303 	and.w	r3, r3, #3
 8004a98:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004a9a:	693b      	ldr	r3, [r7, #16]
 8004a9c:	2b00      	cmp	r3, #0
 8004a9e:	d005      	beq.n	8004aac <HAL_RCC_GetSysClockFreq+0x34>
 8004aa0:	693b      	ldr	r3, [r7, #16]
 8004aa2:	2b0c      	cmp	r3, #12
 8004aa4:	d121      	bne.n	8004aea <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	2b01      	cmp	r3, #1
 8004aaa:	d11e      	bne.n	8004aea <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8004aac:	4b34      	ldr	r3, [pc, #208]	@ (8004b80 <HAL_RCC_GetSysClockFreq+0x108>)
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	f003 0308 	and.w	r3, r3, #8
 8004ab4:	2b00      	cmp	r3, #0
 8004ab6:	d107      	bne.n	8004ac8 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8004ab8:	4b31      	ldr	r3, [pc, #196]	@ (8004b80 <HAL_RCC_GetSysClockFreq+0x108>)
 8004aba:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004abe:	0a1b      	lsrs	r3, r3, #8
 8004ac0:	f003 030f 	and.w	r3, r3, #15
 8004ac4:	61fb      	str	r3, [r7, #28]
 8004ac6:	e005      	b.n	8004ad4 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8004ac8:	4b2d      	ldr	r3, [pc, #180]	@ (8004b80 <HAL_RCC_GetSysClockFreq+0x108>)
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	091b      	lsrs	r3, r3, #4
 8004ace:	f003 030f 	and.w	r3, r3, #15
 8004ad2:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8004ad4:	4a2b      	ldr	r2, [pc, #172]	@ (8004b84 <HAL_RCC_GetSysClockFreq+0x10c>)
 8004ad6:	69fb      	ldr	r3, [r7, #28]
 8004ad8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004adc:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004ade:	693b      	ldr	r3, [r7, #16]
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	d10d      	bne.n	8004b00 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8004ae4:	69fb      	ldr	r3, [r7, #28]
 8004ae6:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004ae8:	e00a      	b.n	8004b00 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8004aea:	693b      	ldr	r3, [r7, #16]
 8004aec:	2b04      	cmp	r3, #4
 8004aee:	d102      	bne.n	8004af6 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004af0:	4b25      	ldr	r3, [pc, #148]	@ (8004b88 <HAL_RCC_GetSysClockFreq+0x110>)
 8004af2:	61bb      	str	r3, [r7, #24]
 8004af4:	e004      	b.n	8004b00 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8004af6:	693b      	ldr	r3, [r7, #16]
 8004af8:	2b08      	cmp	r3, #8
 8004afa:	d101      	bne.n	8004b00 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004afc:	4b23      	ldr	r3, [pc, #140]	@ (8004b8c <HAL_RCC_GetSysClockFreq+0x114>)
 8004afe:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8004b00:	693b      	ldr	r3, [r7, #16]
 8004b02:	2b0c      	cmp	r3, #12
 8004b04:	d134      	bne.n	8004b70 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004b06:	4b1e      	ldr	r3, [pc, #120]	@ (8004b80 <HAL_RCC_GetSysClockFreq+0x108>)
 8004b08:	68db      	ldr	r3, [r3, #12]
 8004b0a:	f003 0303 	and.w	r3, r3, #3
 8004b0e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004b10:	68bb      	ldr	r3, [r7, #8]
 8004b12:	2b02      	cmp	r3, #2
 8004b14:	d003      	beq.n	8004b1e <HAL_RCC_GetSysClockFreq+0xa6>
 8004b16:	68bb      	ldr	r3, [r7, #8]
 8004b18:	2b03      	cmp	r3, #3
 8004b1a:	d003      	beq.n	8004b24 <HAL_RCC_GetSysClockFreq+0xac>
 8004b1c:	e005      	b.n	8004b2a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8004b1e:	4b1a      	ldr	r3, [pc, #104]	@ (8004b88 <HAL_RCC_GetSysClockFreq+0x110>)
 8004b20:	617b      	str	r3, [r7, #20]
      break;
 8004b22:	e005      	b.n	8004b30 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8004b24:	4b19      	ldr	r3, [pc, #100]	@ (8004b8c <HAL_RCC_GetSysClockFreq+0x114>)
 8004b26:	617b      	str	r3, [r7, #20]
      break;
 8004b28:	e002      	b.n	8004b30 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8004b2a:	69fb      	ldr	r3, [r7, #28]
 8004b2c:	617b      	str	r3, [r7, #20]
      break;
 8004b2e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004b30:	4b13      	ldr	r3, [pc, #76]	@ (8004b80 <HAL_RCC_GetSysClockFreq+0x108>)
 8004b32:	68db      	ldr	r3, [r3, #12]
 8004b34:	091b      	lsrs	r3, r3, #4
 8004b36:	f003 0307 	and.w	r3, r3, #7
 8004b3a:	3301      	adds	r3, #1
 8004b3c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8004b3e:	4b10      	ldr	r3, [pc, #64]	@ (8004b80 <HAL_RCC_GetSysClockFreq+0x108>)
 8004b40:	68db      	ldr	r3, [r3, #12]
 8004b42:	0a1b      	lsrs	r3, r3, #8
 8004b44:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004b48:	697a      	ldr	r2, [r7, #20]
 8004b4a:	fb03 f202 	mul.w	r2, r3, r2
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b54:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004b56:	4b0a      	ldr	r3, [pc, #40]	@ (8004b80 <HAL_RCC_GetSysClockFreq+0x108>)
 8004b58:	68db      	ldr	r3, [r3, #12]
 8004b5a:	0e5b      	lsrs	r3, r3, #25
 8004b5c:	f003 0303 	and.w	r3, r3, #3
 8004b60:	3301      	adds	r3, #1
 8004b62:	005b      	lsls	r3, r3, #1
 8004b64:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8004b66:	697a      	ldr	r2, [r7, #20]
 8004b68:	683b      	ldr	r3, [r7, #0]
 8004b6a:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b6e:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8004b70:	69bb      	ldr	r3, [r7, #24]
}
 8004b72:	4618      	mov	r0, r3
 8004b74:	3724      	adds	r7, #36	@ 0x24
 8004b76:	46bd      	mov	sp, r7
 8004b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b7c:	4770      	bx	lr
 8004b7e:	bf00      	nop
 8004b80:	40021000 	.word	0x40021000
 8004b84:	08008f1c 	.word	0x08008f1c
 8004b88:	00f42400 	.word	0x00f42400
 8004b8c:	017d7840 	.word	0x017d7840

08004b90 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004b90:	b480      	push	{r7}
 8004b92:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004b94:	4b03      	ldr	r3, [pc, #12]	@ (8004ba4 <HAL_RCC_GetHCLKFreq+0x14>)
 8004b96:	681b      	ldr	r3, [r3, #0]
}
 8004b98:	4618      	mov	r0, r3
 8004b9a:	46bd      	mov	sp, r7
 8004b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ba0:	4770      	bx	lr
 8004ba2:	bf00      	nop
 8004ba4:	20000004 	.word	0x20000004

08004ba8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004ba8:	b580      	push	{r7, lr}
 8004baa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8004bac:	f7ff fff0 	bl	8004b90 <HAL_RCC_GetHCLKFreq>
 8004bb0:	4602      	mov	r2, r0
 8004bb2:	4b06      	ldr	r3, [pc, #24]	@ (8004bcc <HAL_RCC_GetPCLK1Freq+0x24>)
 8004bb4:	689b      	ldr	r3, [r3, #8]
 8004bb6:	0a1b      	lsrs	r3, r3, #8
 8004bb8:	f003 0307 	and.w	r3, r3, #7
 8004bbc:	4904      	ldr	r1, [pc, #16]	@ (8004bd0 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004bbe:	5ccb      	ldrb	r3, [r1, r3]
 8004bc0:	f003 031f 	and.w	r3, r3, #31
 8004bc4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004bc8:	4618      	mov	r0, r3
 8004bca:	bd80      	pop	{r7, pc}
 8004bcc:	40021000 	.word	0x40021000
 8004bd0:	08008f14 	.word	0x08008f14

08004bd4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004bd4:	b580      	push	{r7, lr}
 8004bd6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8004bd8:	f7ff ffda 	bl	8004b90 <HAL_RCC_GetHCLKFreq>
 8004bdc:	4602      	mov	r2, r0
 8004bde:	4b06      	ldr	r3, [pc, #24]	@ (8004bf8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004be0:	689b      	ldr	r3, [r3, #8]
 8004be2:	0adb      	lsrs	r3, r3, #11
 8004be4:	f003 0307 	and.w	r3, r3, #7
 8004be8:	4904      	ldr	r1, [pc, #16]	@ (8004bfc <HAL_RCC_GetPCLK2Freq+0x28>)
 8004bea:	5ccb      	ldrb	r3, [r1, r3]
 8004bec:	f003 031f 	and.w	r3, r3, #31
 8004bf0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004bf4:	4618      	mov	r0, r3
 8004bf6:	bd80      	pop	{r7, pc}
 8004bf8:	40021000 	.word	0x40021000
 8004bfc:	08008f14 	.word	0x08008f14

08004c00 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8004c00:	b580      	push	{r7, lr}
 8004c02:	b086      	sub	sp, #24
 8004c04:	af00      	add	r7, sp, #0
 8004c06:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8004c08:	2300      	movs	r3, #0
 8004c0a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8004c0c:	4b2a      	ldr	r3, [pc, #168]	@ (8004cb8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004c0e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004c10:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004c14:	2b00      	cmp	r3, #0
 8004c16:	d003      	beq.n	8004c20 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8004c18:	f7ff f9ee 	bl	8003ff8 <HAL_PWREx_GetVoltageRange>
 8004c1c:	6178      	str	r0, [r7, #20]
 8004c1e:	e014      	b.n	8004c4a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8004c20:	4b25      	ldr	r3, [pc, #148]	@ (8004cb8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004c22:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004c24:	4a24      	ldr	r2, [pc, #144]	@ (8004cb8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004c26:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004c2a:	6593      	str	r3, [r2, #88]	@ 0x58
 8004c2c:	4b22      	ldr	r3, [pc, #136]	@ (8004cb8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004c2e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004c30:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004c34:	60fb      	str	r3, [r7, #12]
 8004c36:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8004c38:	f7ff f9de 	bl	8003ff8 <HAL_PWREx_GetVoltageRange>
 8004c3c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8004c3e:	4b1e      	ldr	r3, [pc, #120]	@ (8004cb8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004c40:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004c42:	4a1d      	ldr	r2, [pc, #116]	@ (8004cb8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004c44:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004c48:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004c4a:	697b      	ldr	r3, [r7, #20]
 8004c4c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004c50:	d10b      	bne.n	8004c6a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	2b80      	cmp	r3, #128	@ 0x80
 8004c56:	d919      	bls.n	8004c8c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	2ba0      	cmp	r3, #160	@ 0xa0
 8004c5c:	d902      	bls.n	8004c64 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004c5e:	2302      	movs	r3, #2
 8004c60:	613b      	str	r3, [r7, #16]
 8004c62:	e013      	b.n	8004c8c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004c64:	2301      	movs	r3, #1
 8004c66:	613b      	str	r3, [r7, #16]
 8004c68:	e010      	b.n	8004c8c <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	2b80      	cmp	r3, #128	@ 0x80
 8004c6e:	d902      	bls.n	8004c76 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8004c70:	2303      	movs	r3, #3
 8004c72:	613b      	str	r3, [r7, #16]
 8004c74:	e00a      	b.n	8004c8c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	2b80      	cmp	r3, #128	@ 0x80
 8004c7a:	d102      	bne.n	8004c82 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004c7c:	2302      	movs	r3, #2
 8004c7e:	613b      	str	r3, [r7, #16]
 8004c80:	e004      	b.n	8004c8c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	2b70      	cmp	r3, #112	@ 0x70
 8004c86:	d101      	bne.n	8004c8c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004c88:	2301      	movs	r3, #1
 8004c8a:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8004c8c:	4b0b      	ldr	r3, [pc, #44]	@ (8004cbc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	f023 0207 	bic.w	r2, r3, #7
 8004c94:	4909      	ldr	r1, [pc, #36]	@ (8004cbc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004c96:	693b      	ldr	r3, [r7, #16]
 8004c98:	4313      	orrs	r3, r2
 8004c9a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8004c9c:	4b07      	ldr	r3, [pc, #28]	@ (8004cbc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	f003 0307 	and.w	r3, r3, #7
 8004ca4:	693a      	ldr	r2, [r7, #16]
 8004ca6:	429a      	cmp	r2, r3
 8004ca8:	d001      	beq.n	8004cae <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8004caa:	2301      	movs	r3, #1
 8004cac:	e000      	b.n	8004cb0 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8004cae:	2300      	movs	r3, #0
}
 8004cb0:	4618      	mov	r0, r3
 8004cb2:	3718      	adds	r7, #24
 8004cb4:	46bd      	mov	sp, r7
 8004cb6:	bd80      	pop	{r7, pc}
 8004cb8:	40021000 	.word	0x40021000
 8004cbc:	40022000 	.word	0x40022000

08004cc0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004cc0:	b580      	push	{r7, lr}
 8004cc2:	b086      	sub	sp, #24
 8004cc4:	af00      	add	r7, sp, #0
 8004cc6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004cc8:	2300      	movs	r3, #0
 8004cca:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004ccc:	2300      	movs	r3, #0
 8004cce:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004cd8:	2b00      	cmp	r3, #0
 8004cda:	d041      	beq.n	8004d60 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004ce0:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8004ce4:	d02a      	beq.n	8004d3c <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8004ce6:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8004cea:	d824      	bhi.n	8004d36 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8004cec:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004cf0:	d008      	beq.n	8004d04 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8004cf2:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004cf6:	d81e      	bhi.n	8004d36 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	d00a      	beq.n	8004d12 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8004cfc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004d00:	d010      	beq.n	8004d24 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8004d02:	e018      	b.n	8004d36 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004d04:	4b86      	ldr	r3, [pc, #536]	@ (8004f20 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004d06:	68db      	ldr	r3, [r3, #12]
 8004d08:	4a85      	ldr	r2, [pc, #532]	@ (8004f20 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004d0a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004d0e:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004d10:	e015      	b.n	8004d3e <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	3304      	adds	r3, #4
 8004d16:	2100      	movs	r1, #0
 8004d18:	4618      	mov	r0, r3
 8004d1a:	f000 fa8b 	bl	8005234 <RCCEx_PLLSAI1_Config>
 8004d1e:	4603      	mov	r3, r0
 8004d20:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004d22:	e00c      	b.n	8004d3e <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	3320      	adds	r3, #32
 8004d28:	2100      	movs	r1, #0
 8004d2a:	4618      	mov	r0, r3
 8004d2c:	f000 fb76 	bl	800541c <RCCEx_PLLSAI2_Config>
 8004d30:	4603      	mov	r3, r0
 8004d32:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004d34:	e003      	b.n	8004d3e <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004d36:	2301      	movs	r3, #1
 8004d38:	74fb      	strb	r3, [r7, #19]
      break;
 8004d3a:	e000      	b.n	8004d3e <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8004d3c:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004d3e:	7cfb      	ldrb	r3, [r7, #19]
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	d10b      	bne.n	8004d5c <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004d44:	4b76      	ldr	r3, [pc, #472]	@ (8004f20 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004d46:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004d4a:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004d52:	4973      	ldr	r1, [pc, #460]	@ (8004f20 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004d54:	4313      	orrs	r3, r2
 8004d56:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8004d5a:	e001      	b.n	8004d60 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004d5c:	7cfb      	ldrb	r3, [r7, #19]
 8004d5e:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004d68:	2b00      	cmp	r3, #0
 8004d6a:	d041      	beq.n	8004df0 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004d70:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004d74:	d02a      	beq.n	8004dcc <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8004d76:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004d7a:	d824      	bhi.n	8004dc6 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8004d7c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004d80:	d008      	beq.n	8004d94 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8004d82:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004d86:	d81e      	bhi.n	8004dc6 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8004d88:	2b00      	cmp	r3, #0
 8004d8a:	d00a      	beq.n	8004da2 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8004d8c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004d90:	d010      	beq.n	8004db4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8004d92:	e018      	b.n	8004dc6 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004d94:	4b62      	ldr	r3, [pc, #392]	@ (8004f20 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004d96:	68db      	ldr	r3, [r3, #12]
 8004d98:	4a61      	ldr	r2, [pc, #388]	@ (8004f20 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004d9a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004d9e:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004da0:	e015      	b.n	8004dce <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	3304      	adds	r3, #4
 8004da6:	2100      	movs	r1, #0
 8004da8:	4618      	mov	r0, r3
 8004daa:	f000 fa43 	bl	8005234 <RCCEx_PLLSAI1_Config>
 8004dae:	4603      	mov	r3, r0
 8004db0:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004db2:	e00c      	b.n	8004dce <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	3320      	adds	r3, #32
 8004db8:	2100      	movs	r1, #0
 8004dba:	4618      	mov	r0, r3
 8004dbc:	f000 fb2e 	bl	800541c <RCCEx_PLLSAI2_Config>
 8004dc0:	4603      	mov	r3, r0
 8004dc2:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004dc4:	e003      	b.n	8004dce <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004dc6:	2301      	movs	r3, #1
 8004dc8:	74fb      	strb	r3, [r7, #19]
      break;
 8004dca:	e000      	b.n	8004dce <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8004dcc:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004dce:	7cfb      	ldrb	r3, [r7, #19]
 8004dd0:	2b00      	cmp	r3, #0
 8004dd2:	d10b      	bne.n	8004dec <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8004dd4:	4b52      	ldr	r3, [pc, #328]	@ (8004f20 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004dd6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004dda:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004de2:	494f      	ldr	r1, [pc, #316]	@ (8004f20 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004de4:	4313      	orrs	r3, r2
 8004de6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8004dea:	e001      	b.n	8004df0 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004dec:	7cfb      	ldrb	r3, [r7, #19]
 8004dee:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004df8:	2b00      	cmp	r3, #0
 8004dfa:	f000 80a0 	beq.w	8004f3e <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004dfe:	2300      	movs	r3, #0
 8004e00:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004e02:	4b47      	ldr	r3, [pc, #284]	@ (8004f20 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004e04:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004e06:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004e0a:	2b00      	cmp	r3, #0
 8004e0c:	d101      	bne.n	8004e12 <HAL_RCCEx_PeriphCLKConfig+0x152>
 8004e0e:	2301      	movs	r3, #1
 8004e10:	e000      	b.n	8004e14 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8004e12:	2300      	movs	r3, #0
 8004e14:	2b00      	cmp	r3, #0
 8004e16:	d00d      	beq.n	8004e34 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004e18:	4b41      	ldr	r3, [pc, #260]	@ (8004f20 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004e1a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004e1c:	4a40      	ldr	r2, [pc, #256]	@ (8004f20 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004e1e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004e22:	6593      	str	r3, [r2, #88]	@ 0x58
 8004e24:	4b3e      	ldr	r3, [pc, #248]	@ (8004f20 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004e26:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004e28:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004e2c:	60bb      	str	r3, [r7, #8]
 8004e2e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004e30:	2301      	movs	r3, #1
 8004e32:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004e34:	4b3b      	ldr	r3, [pc, #236]	@ (8004f24 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	4a3a      	ldr	r2, [pc, #232]	@ (8004f24 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004e3a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004e3e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004e40:	f7fd fbae 	bl	80025a0 <HAL_GetTick>
 8004e44:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004e46:	e009      	b.n	8004e5c <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004e48:	f7fd fbaa 	bl	80025a0 <HAL_GetTick>
 8004e4c:	4602      	mov	r2, r0
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	1ad3      	subs	r3, r2, r3
 8004e52:	2b02      	cmp	r3, #2
 8004e54:	d902      	bls.n	8004e5c <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8004e56:	2303      	movs	r3, #3
 8004e58:	74fb      	strb	r3, [r7, #19]
        break;
 8004e5a:	e005      	b.n	8004e68 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004e5c:	4b31      	ldr	r3, [pc, #196]	@ (8004f24 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004e64:	2b00      	cmp	r3, #0
 8004e66:	d0ef      	beq.n	8004e48 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8004e68:	7cfb      	ldrb	r3, [r7, #19]
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	d15c      	bne.n	8004f28 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004e6e:	4b2c      	ldr	r3, [pc, #176]	@ (8004f20 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004e70:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004e74:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004e78:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004e7a:	697b      	ldr	r3, [r7, #20]
 8004e7c:	2b00      	cmp	r3, #0
 8004e7e:	d01f      	beq.n	8004ec0 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004e86:	697a      	ldr	r2, [r7, #20]
 8004e88:	429a      	cmp	r2, r3
 8004e8a:	d019      	beq.n	8004ec0 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004e8c:	4b24      	ldr	r3, [pc, #144]	@ (8004f20 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004e8e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004e92:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004e96:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004e98:	4b21      	ldr	r3, [pc, #132]	@ (8004f20 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004e9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004e9e:	4a20      	ldr	r2, [pc, #128]	@ (8004f20 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004ea0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004ea4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004ea8:	4b1d      	ldr	r3, [pc, #116]	@ (8004f20 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004eaa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004eae:	4a1c      	ldr	r2, [pc, #112]	@ (8004f20 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004eb0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004eb4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004eb8:	4a19      	ldr	r2, [pc, #100]	@ (8004f20 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004eba:	697b      	ldr	r3, [r7, #20]
 8004ebc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004ec0:	697b      	ldr	r3, [r7, #20]
 8004ec2:	f003 0301 	and.w	r3, r3, #1
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	d016      	beq.n	8004ef8 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004eca:	f7fd fb69 	bl	80025a0 <HAL_GetTick>
 8004ece:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004ed0:	e00b      	b.n	8004eea <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004ed2:	f7fd fb65 	bl	80025a0 <HAL_GetTick>
 8004ed6:	4602      	mov	r2, r0
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	1ad3      	subs	r3, r2, r3
 8004edc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004ee0:	4293      	cmp	r3, r2
 8004ee2:	d902      	bls.n	8004eea <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8004ee4:	2303      	movs	r3, #3
 8004ee6:	74fb      	strb	r3, [r7, #19]
            break;
 8004ee8:	e006      	b.n	8004ef8 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004eea:	4b0d      	ldr	r3, [pc, #52]	@ (8004f20 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004eec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004ef0:	f003 0302 	and.w	r3, r3, #2
 8004ef4:	2b00      	cmp	r3, #0
 8004ef6:	d0ec      	beq.n	8004ed2 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8004ef8:	7cfb      	ldrb	r3, [r7, #19]
 8004efa:	2b00      	cmp	r3, #0
 8004efc:	d10c      	bne.n	8004f18 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004efe:	4b08      	ldr	r3, [pc, #32]	@ (8004f20 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004f00:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004f04:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004f0e:	4904      	ldr	r1, [pc, #16]	@ (8004f20 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004f10:	4313      	orrs	r3, r2
 8004f12:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8004f16:	e009      	b.n	8004f2c <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004f18:	7cfb      	ldrb	r3, [r7, #19]
 8004f1a:	74bb      	strb	r3, [r7, #18]
 8004f1c:	e006      	b.n	8004f2c <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8004f1e:	bf00      	nop
 8004f20:	40021000 	.word	0x40021000
 8004f24:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004f28:	7cfb      	ldrb	r3, [r7, #19]
 8004f2a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004f2c:	7c7b      	ldrb	r3, [r7, #17]
 8004f2e:	2b01      	cmp	r3, #1
 8004f30:	d105      	bne.n	8004f3e <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004f32:	4ba1      	ldr	r3, [pc, #644]	@ (80051b8 <HAL_RCCEx_PeriphCLKConfig+0x4f8>)
 8004f34:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004f36:	4aa0      	ldr	r2, [pc, #640]	@ (80051b8 <HAL_RCCEx_PeriphCLKConfig+0x4f8>)
 8004f38:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004f3c:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	f003 0301 	and.w	r3, r3, #1
 8004f46:	2b00      	cmp	r3, #0
 8004f48:	d00a      	beq.n	8004f60 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004f4a:	4b9b      	ldr	r3, [pc, #620]	@ (80051b8 <HAL_RCCEx_PeriphCLKConfig+0x4f8>)
 8004f4c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f50:	f023 0203 	bic.w	r2, r3, #3
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f58:	4997      	ldr	r1, [pc, #604]	@ (80051b8 <HAL_RCCEx_PeriphCLKConfig+0x4f8>)
 8004f5a:	4313      	orrs	r3, r2
 8004f5c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	f003 0302 	and.w	r3, r3, #2
 8004f68:	2b00      	cmp	r3, #0
 8004f6a:	d00a      	beq.n	8004f82 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004f6c:	4b92      	ldr	r3, [pc, #584]	@ (80051b8 <HAL_RCCEx_PeriphCLKConfig+0x4f8>)
 8004f6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f72:	f023 020c 	bic.w	r2, r3, #12
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004f7a:	498f      	ldr	r1, [pc, #572]	@ (80051b8 <HAL_RCCEx_PeriphCLKConfig+0x4f8>)
 8004f7c:	4313      	orrs	r3, r2
 8004f7e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	f003 0304 	and.w	r3, r3, #4
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	d00a      	beq.n	8004fa4 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004f8e:	4b8a      	ldr	r3, [pc, #552]	@ (80051b8 <HAL_RCCEx_PeriphCLKConfig+0x4f8>)
 8004f90:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f94:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f9c:	4986      	ldr	r1, [pc, #536]	@ (80051b8 <HAL_RCCEx_PeriphCLKConfig+0x4f8>)
 8004f9e:	4313      	orrs	r3, r2
 8004fa0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	f003 0308 	and.w	r3, r3, #8
 8004fac:	2b00      	cmp	r3, #0
 8004fae:	d00a      	beq.n	8004fc6 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004fb0:	4b81      	ldr	r3, [pc, #516]	@ (80051b8 <HAL_RCCEx_PeriphCLKConfig+0x4f8>)
 8004fb2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004fb6:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004fbe:	497e      	ldr	r1, [pc, #504]	@ (80051b8 <HAL_RCCEx_PeriphCLKConfig+0x4f8>)
 8004fc0:	4313      	orrs	r3, r2
 8004fc2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	f003 0310 	and.w	r3, r3, #16
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	d00a      	beq.n	8004fe8 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004fd2:	4b79      	ldr	r3, [pc, #484]	@ (80051b8 <HAL_RCCEx_PeriphCLKConfig+0x4f8>)
 8004fd4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004fd8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004fe0:	4975      	ldr	r1, [pc, #468]	@ (80051b8 <HAL_RCCEx_PeriphCLKConfig+0x4f8>)
 8004fe2:	4313      	orrs	r3, r2
 8004fe4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	f003 0320 	and.w	r3, r3, #32
 8004ff0:	2b00      	cmp	r3, #0
 8004ff2:	d00a      	beq.n	800500a <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004ff4:	4b70      	ldr	r3, [pc, #448]	@ (80051b8 <HAL_RCCEx_PeriphCLKConfig+0x4f8>)
 8004ff6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ffa:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005002:	496d      	ldr	r1, [pc, #436]	@ (80051b8 <HAL_RCCEx_PeriphCLKConfig+0x4f8>)
 8005004:	4313      	orrs	r3, r2
 8005006:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005012:	2b00      	cmp	r3, #0
 8005014:	d00a      	beq.n	800502c <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005016:	4b68      	ldr	r3, [pc, #416]	@ (80051b8 <HAL_RCCEx_PeriphCLKConfig+0x4f8>)
 8005018:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800501c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005024:	4964      	ldr	r1, [pc, #400]	@ (80051b8 <HAL_RCCEx_PeriphCLKConfig+0x4f8>)
 8005026:	4313      	orrs	r3, r2
 8005028:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005034:	2b00      	cmp	r3, #0
 8005036:	d00a      	beq.n	800504e <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8005038:	4b5f      	ldr	r3, [pc, #380]	@ (80051b8 <HAL_RCCEx_PeriphCLKConfig+0x4f8>)
 800503a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800503e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005046:	495c      	ldr	r1, [pc, #368]	@ (80051b8 <HAL_RCCEx_PeriphCLKConfig+0x4f8>)
 8005048:	4313      	orrs	r3, r2
 800504a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005056:	2b00      	cmp	r3, #0
 8005058:	d00a      	beq.n	8005070 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800505a:	4b57      	ldr	r3, [pc, #348]	@ (80051b8 <HAL_RCCEx_PeriphCLKConfig+0x4f8>)
 800505c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005060:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005068:	4953      	ldr	r1, [pc, #332]	@ (80051b8 <HAL_RCCEx_PeriphCLKConfig+0x4f8>)
 800506a:	4313      	orrs	r3, r2
 800506c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005078:	2b00      	cmp	r3, #0
 800507a:	d00a      	beq.n	8005092 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800507c:	4b4e      	ldr	r3, [pc, #312]	@ (80051b8 <HAL_RCCEx_PeriphCLKConfig+0x4f8>)
 800507e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005082:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800508a:	494b      	ldr	r1, [pc, #300]	@ (80051b8 <HAL_RCCEx_PeriphCLKConfig+0x4f8>)
 800508c:	4313      	orrs	r3, r2
 800508e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800509a:	2b00      	cmp	r3, #0
 800509c:	d00a      	beq.n	80050b4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800509e:	4b46      	ldr	r3, [pc, #280]	@ (80051b8 <HAL_RCCEx_PeriphCLKConfig+0x4f8>)
 80050a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80050a4:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80050ac:	4942      	ldr	r1, [pc, #264]	@ (80051b8 <HAL_RCCEx_PeriphCLKConfig+0x4f8>)
 80050ae:	4313      	orrs	r3, r2
 80050b0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80050bc:	2b00      	cmp	r3, #0
 80050be:	d028      	beq.n	8005112 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80050c0:	4b3d      	ldr	r3, [pc, #244]	@ (80051b8 <HAL_RCCEx_PeriphCLKConfig+0x4f8>)
 80050c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80050c6:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80050ce:	493a      	ldr	r1, [pc, #232]	@ (80051b8 <HAL_RCCEx_PeriphCLKConfig+0x4f8>)
 80050d0:	4313      	orrs	r3, r2
 80050d2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80050da:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80050de:	d106      	bne.n	80050ee <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80050e0:	4b35      	ldr	r3, [pc, #212]	@ (80051b8 <HAL_RCCEx_PeriphCLKConfig+0x4f8>)
 80050e2:	68db      	ldr	r3, [r3, #12]
 80050e4:	4a34      	ldr	r2, [pc, #208]	@ (80051b8 <HAL_RCCEx_PeriphCLKConfig+0x4f8>)
 80050e6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80050ea:	60d3      	str	r3, [r2, #12]
 80050ec:	e011      	b.n	8005112 <HAL_RCCEx_PeriphCLKConfig+0x452>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80050f2:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80050f6:	d10c      	bne.n	8005112 <HAL_RCCEx_PeriphCLKConfig+0x452>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	3304      	adds	r3, #4
 80050fc:	2101      	movs	r1, #1
 80050fe:	4618      	mov	r0, r3
 8005100:	f000 f898 	bl	8005234 <RCCEx_PLLSAI1_Config>
 8005104:	4603      	mov	r3, r0
 8005106:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005108:	7cfb      	ldrb	r3, [r7, #19]
 800510a:	2b00      	cmp	r3, #0
 800510c:	d001      	beq.n	8005112 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* set overall return value */
        status = ret;
 800510e:	7cfb      	ldrb	r3, [r7, #19]
 8005110:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800511a:	2b00      	cmp	r3, #0
 800511c:	d028      	beq.n	8005170 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800511e:	4b26      	ldr	r3, [pc, #152]	@ (80051b8 <HAL_RCCEx_PeriphCLKConfig+0x4f8>)
 8005120:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005124:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800512c:	4922      	ldr	r1, [pc, #136]	@ (80051b8 <HAL_RCCEx_PeriphCLKConfig+0x4f8>)
 800512e:	4313      	orrs	r3, r2
 8005130:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005138:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800513c:	d106      	bne.n	800514c <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800513e:	4b1e      	ldr	r3, [pc, #120]	@ (80051b8 <HAL_RCCEx_PeriphCLKConfig+0x4f8>)
 8005140:	68db      	ldr	r3, [r3, #12]
 8005142:	4a1d      	ldr	r2, [pc, #116]	@ (80051b8 <HAL_RCCEx_PeriphCLKConfig+0x4f8>)
 8005144:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005148:	60d3      	str	r3, [r2, #12]
 800514a:	e011      	b.n	8005170 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005150:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005154:	d10c      	bne.n	8005170 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	3304      	adds	r3, #4
 800515a:	2101      	movs	r1, #1
 800515c:	4618      	mov	r0, r3
 800515e:	f000 f869 	bl	8005234 <RCCEx_PLLSAI1_Config>
 8005162:	4603      	mov	r3, r0
 8005164:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005166:	7cfb      	ldrb	r3, [r7, #19]
 8005168:	2b00      	cmp	r3, #0
 800516a:	d001      	beq.n	8005170 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 800516c:	7cfb      	ldrb	r3, [r7, #19]
 800516e:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005178:	2b00      	cmp	r3, #0
 800517a:	d031      	beq.n	80051e0 <HAL_RCCEx_PeriphCLKConfig+0x520>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800517c:	4b0e      	ldr	r3, [pc, #56]	@ (80051b8 <HAL_RCCEx_PeriphCLKConfig+0x4f8>)
 800517e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005182:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800518a:	490b      	ldr	r1, [pc, #44]	@ (80051b8 <HAL_RCCEx_PeriphCLKConfig+0x4f8>)
 800518c:	4313      	orrs	r3, r2
 800518e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005196:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800519a:	d10f      	bne.n	80051bc <HAL_RCCEx_PeriphCLKConfig+0x4fc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	3304      	adds	r3, #4
 80051a0:	2102      	movs	r1, #2
 80051a2:	4618      	mov	r0, r3
 80051a4:	f000 f846 	bl	8005234 <RCCEx_PLLSAI1_Config>
 80051a8:	4603      	mov	r3, r0
 80051aa:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80051ac:	7cfb      	ldrb	r3, [r7, #19]
 80051ae:	2b00      	cmp	r3, #0
 80051b0:	d016      	beq.n	80051e0 <HAL_RCCEx_PeriphCLKConfig+0x520>
      {
        /* set overall return value */
        status = ret;
 80051b2:	7cfb      	ldrb	r3, [r7, #19]
 80051b4:	74bb      	strb	r3, [r7, #18]
 80051b6:	e013      	b.n	80051e0 <HAL_RCCEx_PeriphCLKConfig+0x520>
 80051b8:	40021000 	.word	0x40021000
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80051c0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80051c4:	d10c      	bne.n	80051e0 <HAL_RCCEx_PeriphCLKConfig+0x520>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	3320      	adds	r3, #32
 80051ca:	2102      	movs	r1, #2
 80051cc:	4618      	mov	r0, r3
 80051ce:	f000 f925 	bl	800541c <RCCEx_PLLSAI2_Config>
 80051d2:	4603      	mov	r3, r0
 80051d4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80051d6:	7cfb      	ldrb	r3, [r7, #19]
 80051d8:	2b00      	cmp	r3, #0
 80051da:	d001      	beq.n	80051e0 <HAL_RCCEx_PeriphCLKConfig+0x520>
      {
        /* set overall return value */
        status = ret;
 80051dc:	7cfb      	ldrb	r3, [r7, #19]
 80051de:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80051e8:	2b00      	cmp	r3, #0
 80051ea:	d00a      	beq.n	8005202 <HAL_RCCEx_PeriphCLKConfig+0x542>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80051ec:	4b10      	ldr	r3, [pc, #64]	@ (8005230 <HAL_RCCEx_PeriphCLKConfig+0x570>)
 80051ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80051f2:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80051fa:	490d      	ldr	r1, [pc, #52]	@ (8005230 <HAL_RCCEx_PeriphCLKConfig+0x570>)
 80051fc:	4313      	orrs	r3, r2
 80051fe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800520a:	2b00      	cmp	r3, #0
 800520c:	d00a      	beq.n	8005224 <HAL_RCCEx_PeriphCLKConfig+0x564>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800520e:	4b08      	ldr	r3, [pc, #32]	@ (8005230 <HAL_RCCEx_PeriphCLKConfig+0x570>)
 8005210:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005214:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800521c:	4904      	ldr	r1, [pc, #16]	@ (8005230 <HAL_RCCEx_PeriphCLKConfig+0x570>)
 800521e:	4313      	orrs	r3, r2
 8005220:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8005224:	7cbb      	ldrb	r3, [r7, #18]
}
 8005226:	4618      	mov	r0, r3
 8005228:	3718      	adds	r7, #24
 800522a:	46bd      	mov	sp, r7
 800522c:	bd80      	pop	{r7, pc}
 800522e:	bf00      	nop
 8005230:	40021000 	.word	0x40021000

08005234 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8005234:	b580      	push	{r7, lr}
 8005236:	b084      	sub	sp, #16
 8005238:	af00      	add	r7, sp, #0
 800523a:	6078      	str	r0, [r7, #4]
 800523c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800523e:	2300      	movs	r3, #0
 8005240:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8005242:	4b75      	ldr	r3, [pc, #468]	@ (8005418 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005244:	68db      	ldr	r3, [r3, #12]
 8005246:	f003 0303 	and.w	r3, r3, #3
 800524a:	2b00      	cmp	r3, #0
 800524c:	d018      	beq.n	8005280 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800524e:	4b72      	ldr	r3, [pc, #456]	@ (8005418 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005250:	68db      	ldr	r3, [r3, #12]
 8005252:	f003 0203 	and.w	r2, r3, #3
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	429a      	cmp	r2, r3
 800525c:	d10d      	bne.n	800527a <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	681b      	ldr	r3, [r3, #0]
       ||
 8005262:	2b00      	cmp	r3, #0
 8005264:	d009      	beq.n	800527a <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8005266:	4b6c      	ldr	r3, [pc, #432]	@ (8005418 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005268:	68db      	ldr	r3, [r3, #12]
 800526a:	091b      	lsrs	r3, r3, #4
 800526c:	f003 0307 	and.w	r3, r3, #7
 8005270:	1c5a      	adds	r2, r3, #1
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	685b      	ldr	r3, [r3, #4]
       ||
 8005276:	429a      	cmp	r2, r3
 8005278:	d047      	beq.n	800530a <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800527a:	2301      	movs	r3, #1
 800527c:	73fb      	strb	r3, [r7, #15]
 800527e:	e044      	b.n	800530a <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	2b03      	cmp	r3, #3
 8005286:	d018      	beq.n	80052ba <RCCEx_PLLSAI1_Config+0x86>
 8005288:	2b03      	cmp	r3, #3
 800528a:	d825      	bhi.n	80052d8 <RCCEx_PLLSAI1_Config+0xa4>
 800528c:	2b01      	cmp	r3, #1
 800528e:	d002      	beq.n	8005296 <RCCEx_PLLSAI1_Config+0x62>
 8005290:	2b02      	cmp	r3, #2
 8005292:	d009      	beq.n	80052a8 <RCCEx_PLLSAI1_Config+0x74>
 8005294:	e020      	b.n	80052d8 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8005296:	4b60      	ldr	r3, [pc, #384]	@ (8005418 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	f003 0302 	and.w	r3, r3, #2
 800529e:	2b00      	cmp	r3, #0
 80052a0:	d11d      	bne.n	80052de <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 80052a2:	2301      	movs	r3, #1
 80052a4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80052a6:	e01a      	b.n	80052de <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80052a8:	4b5b      	ldr	r3, [pc, #364]	@ (8005418 <RCCEx_PLLSAI1_Config+0x1e4>)
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80052b0:	2b00      	cmp	r3, #0
 80052b2:	d116      	bne.n	80052e2 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 80052b4:	2301      	movs	r3, #1
 80052b6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80052b8:	e013      	b.n	80052e2 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80052ba:	4b57      	ldr	r3, [pc, #348]	@ (8005418 <RCCEx_PLLSAI1_Config+0x1e4>)
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80052c2:	2b00      	cmp	r3, #0
 80052c4:	d10f      	bne.n	80052e6 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80052c6:	4b54      	ldr	r3, [pc, #336]	@ (8005418 <RCCEx_PLLSAI1_Config+0x1e4>)
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80052ce:	2b00      	cmp	r3, #0
 80052d0:	d109      	bne.n	80052e6 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 80052d2:	2301      	movs	r3, #1
 80052d4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80052d6:	e006      	b.n	80052e6 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 80052d8:	2301      	movs	r3, #1
 80052da:	73fb      	strb	r3, [r7, #15]
      break;
 80052dc:	e004      	b.n	80052e8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80052de:	bf00      	nop
 80052e0:	e002      	b.n	80052e8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80052e2:	bf00      	nop
 80052e4:	e000      	b.n	80052e8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80052e6:	bf00      	nop
    }

    if(status == HAL_OK)
 80052e8:	7bfb      	ldrb	r3, [r7, #15]
 80052ea:	2b00      	cmp	r3, #0
 80052ec:	d10d      	bne.n	800530a <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80052ee:	4b4a      	ldr	r3, [pc, #296]	@ (8005418 <RCCEx_PLLSAI1_Config+0x1e4>)
 80052f0:	68db      	ldr	r3, [r3, #12]
 80052f2:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	6819      	ldr	r1, [r3, #0]
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	685b      	ldr	r3, [r3, #4]
 80052fe:	3b01      	subs	r3, #1
 8005300:	011b      	lsls	r3, r3, #4
 8005302:	430b      	orrs	r3, r1
 8005304:	4944      	ldr	r1, [pc, #272]	@ (8005418 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005306:	4313      	orrs	r3, r2
 8005308:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800530a:	7bfb      	ldrb	r3, [r7, #15]
 800530c:	2b00      	cmp	r3, #0
 800530e:	d17d      	bne.n	800540c <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8005310:	4b41      	ldr	r3, [pc, #260]	@ (8005418 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	4a40      	ldr	r2, [pc, #256]	@ (8005418 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005316:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800531a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800531c:	f7fd f940 	bl	80025a0 <HAL_GetTick>
 8005320:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005322:	e009      	b.n	8005338 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005324:	f7fd f93c 	bl	80025a0 <HAL_GetTick>
 8005328:	4602      	mov	r2, r0
 800532a:	68bb      	ldr	r3, [r7, #8]
 800532c:	1ad3      	subs	r3, r2, r3
 800532e:	2b02      	cmp	r3, #2
 8005330:	d902      	bls.n	8005338 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8005332:	2303      	movs	r3, #3
 8005334:	73fb      	strb	r3, [r7, #15]
        break;
 8005336:	e005      	b.n	8005344 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005338:	4b37      	ldr	r3, [pc, #220]	@ (8005418 <RCCEx_PLLSAI1_Config+0x1e4>)
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005340:	2b00      	cmp	r3, #0
 8005342:	d1ef      	bne.n	8005324 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8005344:	7bfb      	ldrb	r3, [r7, #15]
 8005346:	2b00      	cmp	r3, #0
 8005348:	d160      	bne.n	800540c <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800534a:	683b      	ldr	r3, [r7, #0]
 800534c:	2b00      	cmp	r3, #0
 800534e:	d111      	bne.n	8005374 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005350:	4b31      	ldr	r3, [pc, #196]	@ (8005418 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005352:	691b      	ldr	r3, [r3, #16]
 8005354:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8005358:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800535c:	687a      	ldr	r2, [r7, #4]
 800535e:	6892      	ldr	r2, [r2, #8]
 8005360:	0211      	lsls	r1, r2, #8
 8005362:	687a      	ldr	r2, [r7, #4]
 8005364:	68d2      	ldr	r2, [r2, #12]
 8005366:	0912      	lsrs	r2, r2, #4
 8005368:	0452      	lsls	r2, r2, #17
 800536a:	430a      	orrs	r2, r1
 800536c:	492a      	ldr	r1, [pc, #168]	@ (8005418 <RCCEx_PLLSAI1_Config+0x1e4>)
 800536e:	4313      	orrs	r3, r2
 8005370:	610b      	str	r3, [r1, #16]
 8005372:	e027      	b.n	80053c4 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8005374:	683b      	ldr	r3, [r7, #0]
 8005376:	2b01      	cmp	r3, #1
 8005378:	d112      	bne.n	80053a0 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800537a:	4b27      	ldr	r3, [pc, #156]	@ (8005418 <RCCEx_PLLSAI1_Config+0x1e4>)
 800537c:	691b      	ldr	r3, [r3, #16]
 800537e:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8005382:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8005386:	687a      	ldr	r2, [r7, #4]
 8005388:	6892      	ldr	r2, [r2, #8]
 800538a:	0211      	lsls	r1, r2, #8
 800538c:	687a      	ldr	r2, [r7, #4]
 800538e:	6912      	ldr	r2, [r2, #16]
 8005390:	0852      	lsrs	r2, r2, #1
 8005392:	3a01      	subs	r2, #1
 8005394:	0552      	lsls	r2, r2, #21
 8005396:	430a      	orrs	r2, r1
 8005398:	491f      	ldr	r1, [pc, #124]	@ (8005418 <RCCEx_PLLSAI1_Config+0x1e4>)
 800539a:	4313      	orrs	r3, r2
 800539c:	610b      	str	r3, [r1, #16]
 800539e:	e011      	b.n	80053c4 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80053a0:	4b1d      	ldr	r3, [pc, #116]	@ (8005418 <RCCEx_PLLSAI1_Config+0x1e4>)
 80053a2:	691b      	ldr	r3, [r3, #16]
 80053a4:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 80053a8:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80053ac:	687a      	ldr	r2, [r7, #4]
 80053ae:	6892      	ldr	r2, [r2, #8]
 80053b0:	0211      	lsls	r1, r2, #8
 80053b2:	687a      	ldr	r2, [r7, #4]
 80053b4:	6952      	ldr	r2, [r2, #20]
 80053b6:	0852      	lsrs	r2, r2, #1
 80053b8:	3a01      	subs	r2, #1
 80053ba:	0652      	lsls	r2, r2, #25
 80053bc:	430a      	orrs	r2, r1
 80053be:	4916      	ldr	r1, [pc, #88]	@ (8005418 <RCCEx_PLLSAI1_Config+0x1e4>)
 80053c0:	4313      	orrs	r3, r2
 80053c2:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80053c4:	4b14      	ldr	r3, [pc, #80]	@ (8005418 <RCCEx_PLLSAI1_Config+0x1e4>)
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	4a13      	ldr	r2, [pc, #76]	@ (8005418 <RCCEx_PLLSAI1_Config+0x1e4>)
 80053ca:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80053ce:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80053d0:	f7fd f8e6 	bl	80025a0 <HAL_GetTick>
 80053d4:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80053d6:	e009      	b.n	80053ec <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80053d8:	f7fd f8e2 	bl	80025a0 <HAL_GetTick>
 80053dc:	4602      	mov	r2, r0
 80053de:	68bb      	ldr	r3, [r7, #8]
 80053e0:	1ad3      	subs	r3, r2, r3
 80053e2:	2b02      	cmp	r3, #2
 80053e4:	d902      	bls.n	80053ec <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 80053e6:	2303      	movs	r3, #3
 80053e8:	73fb      	strb	r3, [r7, #15]
          break;
 80053ea:	e005      	b.n	80053f8 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80053ec:	4b0a      	ldr	r3, [pc, #40]	@ (8005418 <RCCEx_PLLSAI1_Config+0x1e4>)
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80053f4:	2b00      	cmp	r3, #0
 80053f6:	d0ef      	beq.n	80053d8 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 80053f8:	7bfb      	ldrb	r3, [r7, #15]
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	d106      	bne.n	800540c <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80053fe:	4b06      	ldr	r3, [pc, #24]	@ (8005418 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005400:	691a      	ldr	r2, [r3, #16]
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	699b      	ldr	r3, [r3, #24]
 8005406:	4904      	ldr	r1, [pc, #16]	@ (8005418 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005408:	4313      	orrs	r3, r2
 800540a:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800540c:	7bfb      	ldrb	r3, [r7, #15]
}
 800540e:	4618      	mov	r0, r3
 8005410:	3710      	adds	r7, #16
 8005412:	46bd      	mov	sp, r7
 8005414:	bd80      	pop	{r7, pc}
 8005416:	bf00      	nop
 8005418:	40021000 	.word	0x40021000

0800541c <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 800541c:	b580      	push	{r7, lr}
 800541e:	b084      	sub	sp, #16
 8005420:	af00      	add	r7, sp, #0
 8005422:	6078      	str	r0, [r7, #4]
 8005424:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005426:	2300      	movs	r3, #0
 8005428:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800542a:	4b6a      	ldr	r3, [pc, #424]	@ (80055d4 <RCCEx_PLLSAI2_Config+0x1b8>)
 800542c:	68db      	ldr	r3, [r3, #12]
 800542e:	f003 0303 	and.w	r3, r3, #3
 8005432:	2b00      	cmp	r3, #0
 8005434:	d018      	beq.n	8005468 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8005436:	4b67      	ldr	r3, [pc, #412]	@ (80055d4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005438:	68db      	ldr	r3, [r3, #12]
 800543a:	f003 0203 	and.w	r2, r3, #3
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	429a      	cmp	r2, r3
 8005444:	d10d      	bne.n	8005462 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	681b      	ldr	r3, [r3, #0]
       ||
 800544a:	2b00      	cmp	r3, #0
 800544c:	d009      	beq.n	8005462 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 800544e:	4b61      	ldr	r3, [pc, #388]	@ (80055d4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005450:	68db      	ldr	r3, [r3, #12]
 8005452:	091b      	lsrs	r3, r3, #4
 8005454:	f003 0307 	and.w	r3, r3, #7
 8005458:	1c5a      	adds	r2, r3, #1
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	685b      	ldr	r3, [r3, #4]
       ||
 800545e:	429a      	cmp	r2, r3
 8005460:	d047      	beq.n	80054f2 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8005462:	2301      	movs	r3, #1
 8005464:	73fb      	strb	r3, [r7, #15]
 8005466:	e044      	b.n	80054f2 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	2b03      	cmp	r3, #3
 800546e:	d018      	beq.n	80054a2 <RCCEx_PLLSAI2_Config+0x86>
 8005470:	2b03      	cmp	r3, #3
 8005472:	d825      	bhi.n	80054c0 <RCCEx_PLLSAI2_Config+0xa4>
 8005474:	2b01      	cmp	r3, #1
 8005476:	d002      	beq.n	800547e <RCCEx_PLLSAI2_Config+0x62>
 8005478:	2b02      	cmp	r3, #2
 800547a:	d009      	beq.n	8005490 <RCCEx_PLLSAI2_Config+0x74>
 800547c:	e020      	b.n	80054c0 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800547e:	4b55      	ldr	r3, [pc, #340]	@ (80055d4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	f003 0302 	and.w	r3, r3, #2
 8005486:	2b00      	cmp	r3, #0
 8005488:	d11d      	bne.n	80054c6 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 800548a:	2301      	movs	r3, #1
 800548c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800548e:	e01a      	b.n	80054c6 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005490:	4b50      	ldr	r3, [pc, #320]	@ (80055d4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005498:	2b00      	cmp	r3, #0
 800549a:	d116      	bne.n	80054ca <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 800549c:	2301      	movs	r3, #1
 800549e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80054a0:	e013      	b.n	80054ca <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80054a2:	4b4c      	ldr	r3, [pc, #304]	@ (80055d4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80054aa:	2b00      	cmp	r3, #0
 80054ac:	d10f      	bne.n	80054ce <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80054ae:	4b49      	ldr	r3, [pc, #292]	@ (80055d4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80054b6:	2b00      	cmp	r3, #0
 80054b8:	d109      	bne.n	80054ce <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 80054ba:	2301      	movs	r3, #1
 80054bc:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80054be:	e006      	b.n	80054ce <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 80054c0:	2301      	movs	r3, #1
 80054c2:	73fb      	strb	r3, [r7, #15]
      break;
 80054c4:	e004      	b.n	80054d0 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80054c6:	bf00      	nop
 80054c8:	e002      	b.n	80054d0 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80054ca:	bf00      	nop
 80054cc:	e000      	b.n	80054d0 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80054ce:	bf00      	nop
    }

    if(status == HAL_OK)
 80054d0:	7bfb      	ldrb	r3, [r7, #15]
 80054d2:	2b00      	cmp	r3, #0
 80054d4:	d10d      	bne.n	80054f2 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80054d6:	4b3f      	ldr	r3, [pc, #252]	@ (80055d4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80054d8:	68db      	ldr	r3, [r3, #12]
 80054da:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	6819      	ldr	r1, [r3, #0]
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	685b      	ldr	r3, [r3, #4]
 80054e6:	3b01      	subs	r3, #1
 80054e8:	011b      	lsls	r3, r3, #4
 80054ea:	430b      	orrs	r3, r1
 80054ec:	4939      	ldr	r1, [pc, #228]	@ (80055d4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80054ee:	4313      	orrs	r3, r2
 80054f0:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80054f2:	7bfb      	ldrb	r3, [r7, #15]
 80054f4:	2b00      	cmp	r3, #0
 80054f6:	d167      	bne.n	80055c8 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80054f8:	4b36      	ldr	r3, [pc, #216]	@ (80055d4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	4a35      	ldr	r2, [pc, #212]	@ (80055d4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80054fe:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005502:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005504:	f7fd f84c 	bl	80025a0 <HAL_GetTick>
 8005508:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800550a:	e009      	b.n	8005520 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800550c:	f7fd f848 	bl	80025a0 <HAL_GetTick>
 8005510:	4602      	mov	r2, r0
 8005512:	68bb      	ldr	r3, [r7, #8]
 8005514:	1ad3      	subs	r3, r2, r3
 8005516:	2b02      	cmp	r3, #2
 8005518:	d902      	bls.n	8005520 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800551a:	2303      	movs	r3, #3
 800551c:	73fb      	strb	r3, [r7, #15]
        break;
 800551e:	e005      	b.n	800552c <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005520:	4b2c      	ldr	r3, [pc, #176]	@ (80055d4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005528:	2b00      	cmp	r3, #0
 800552a:	d1ef      	bne.n	800550c <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 800552c:	7bfb      	ldrb	r3, [r7, #15]
 800552e:	2b00      	cmp	r3, #0
 8005530:	d14a      	bne.n	80055c8 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8005532:	683b      	ldr	r3, [r7, #0]
 8005534:	2b00      	cmp	r3, #0
 8005536:	d111      	bne.n	800555c <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005538:	4b26      	ldr	r3, [pc, #152]	@ (80055d4 <RCCEx_PLLSAI2_Config+0x1b8>)
 800553a:	695b      	ldr	r3, [r3, #20]
 800553c:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8005540:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005544:	687a      	ldr	r2, [r7, #4]
 8005546:	6892      	ldr	r2, [r2, #8]
 8005548:	0211      	lsls	r1, r2, #8
 800554a:	687a      	ldr	r2, [r7, #4]
 800554c:	68d2      	ldr	r2, [r2, #12]
 800554e:	0912      	lsrs	r2, r2, #4
 8005550:	0452      	lsls	r2, r2, #17
 8005552:	430a      	orrs	r2, r1
 8005554:	491f      	ldr	r1, [pc, #124]	@ (80055d4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005556:	4313      	orrs	r3, r2
 8005558:	614b      	str	r3, [r1, #20]
 800555a:	e011      	b.n	8005580 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800555c:	4b1d      	ldr	r3, [pc, #116]	@ (80055d4 <RCCEx_PLLSAI2_Config+0x1b8>)
 800555e:	695b      	ldr	r3, [r3, #20]
 8005560:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8005564:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8005568:	687a      	ldr	r2, [r7, #4]
 800556a:	6892      	ldr	r2, [r2, #8]
 800556c:	0211      	lsls	r1, r2, #8
 800556e:	687a      	ldr	r2, [r7, #4]
 8005570:	6912      	ldr	r2, [r2, #16]
 8005572:	0852      	lsrs	r2, r2, #1
 8005574:	3a01      	subs	r2, #1
 8005576:	0652      	lsls	r2, r2, #25
 8005578:	430a      	orrs	r2, r1
 800557a:	4916      	ldr	r1, [pc, #88]	@ (80055d4 <RCCEx_PLLSAI2_Config+0x1b8>)
 800557c:	4313      	orrs	r3, r2
 800557e:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8005580:	4b14      	ldr	r3, [pc, #80]	@ (80055d4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	4a13      	ldr	r2, [pc, #76]	@ (80055d4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005586:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800558a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800558c:	f7fd f808 	bl	80025a0 <HAL_GetTick>
 8005590:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005592:	e009      	b.n	80055a8 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005594:	f7fd f804 	bl	80025a0 <HAL_GetTick>
 8005598:	4602      	mov	r2, r0
 800559a:	68bb      	ldr	r3, [r7, #8]
 800559c:	1ad3      	subs	r3, r2, r3
 800559e:	2b02      	cmp	r3, #2
 80055a0:	d902      	bls.n	80055a8 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 80055a2:	2303      	movs	r3, #3
 80055a4:	73fb      	strb	r3, [r7, #15]
          break;
 80055a6:	e005      	b.n	80055b4 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80055a8:	4b0a      	ldr	r3, [pc, #40]	@ (80055d4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80055b0:	2b00      	cmp	r3, #0
 80055b2:	d0ef      	beq.n	8005594 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 80055b4:	7bfb      	ldrb	r3, [r7, #15]
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	d106      	bne.n	80055c8 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80055ba:	4b06      	ldr	r3, [pc, #24]	@ (80055d4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80055bc:	695a      	ldr	r2, [r3, #20]
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	695b      	ldr	r3, [r3, #20]
 80055c2:	4904      	ldr	r1, [pc, #16]	@ (80055d4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80055c4:	4313      	orrs	r3, r2
 80055c6:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80055c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80055ca:	4618      	mov	r0, r3
 80055cc:	3710      	adds	r7, #16
 80055ce:	46bd      	mov	sp, r7
 80055d0:	bd80      	pop	{r7, pc}
 80055d2:	bf00      	nop
 80055d4:	40021000 	.word	0x40021000

080055d8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80055d8:	b580      	push	{r7, lr}
 80055da:	b084      	sub	sp, #16
 80055dc:	af00      	add	r7, sp, #0
 80055de:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	d101      	bne.n	80055ea <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80055e6:	2301      	movs	r3, #1
 80055e8:	e095      	b.n	8005716 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055ee:	2b00      	cmp	r3, #0
 80055f0:	d108      	bne.n	8005604 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	685b      	ldr	r3, [r3, #4]
 80055f6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80055fa:	d009      	beq.n	8005610 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	2200      	movs	r2, #0
 8005600:	61da      	str	r2, [r3, #28]
 8005602:	e005      	b.n	8005610 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	2200      	movs	r2, #0
 8005608:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	2200      	movs	r2, #0
 800560e:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	2200      	movs	r2, #0
 8005614:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800561c:	b2db      	uxtb	r3, r3
 800561e:	2b00      	cmp	r3, #0
 8005620:	d106      	bne.n	8005630 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	2200      	movs	r2, #0
 8005626:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800562a:	6878      	ldr	r0, [r7, #4]
 800562c:	f7fc fb62 	bl	8001cf4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	2202      	movs	r2, #2
 8005634:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	681a      	ldr	r2, [r3, #0]
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005646:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	68db      	ldr	r3, [r3, #12]
 800564c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005650:	d902      	bls.n	8005658 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8005652:	2300      	movs	r3, #0
 8005654:	60fb      	str	r3, [r7, #12]
 8005656:	e002      	b.n	800565e <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8005658:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800565c:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	68db      	ldr	r3, [r3, #12]
 8005662:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8005666:	d007      	beq.n	8005678 <HAL_SPI_Init+0xa0>
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	68db      	ldr	r3, [r3, #12]
 800566c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005670:	d002      	beq.n	8005678 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	2200      	movs	r2, #0
 8005676:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	685b      	ldr	r3, [r3, #4]
 800567c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	689b      	ldr	r3, [r3, #8]
 8005684:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8005688:	431a      	orrs	r2, r3
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	691b      	ldr	r3, [r3, #16]
 800568e:	f003 0302 	and.w	r3, r3, #2
 8005692:	431a      	orrs	r2, r3
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	695b      	ldr	r3, [r3, #20]
 8005698:	f003 0301 	and.w	r3, r3, #1
 800569c:	431a      	orrs	r2, r3
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	699b      	ldr	r3, [r3, #24]
 80056a2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80056a6:	431a      	orrs	r2, r3
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	69db      	ldr	r3, [r3, #28]
 80056ac:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80056b0:	431a      	orrs	r2, r3
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	6a1b      	ldr	r3, [r3, #32]
 80056b6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80056ba:	ea42 0103 	orr.w	r1, r2, r3
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80056c2:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	430a      	orrs	r2, r1
 80056cc:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	699b      	ldr	r3, [r3, #24]
 80056d2:	0c1b      	lsrs	r3, r3, #16
 80056d4:	f003 0204 	and.w	r2, r3, #4
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056dc:	f003 0310 	and.w	r3, r3, #16
 80056e0:	431a      	orrs	r2, r3
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80056e6:	f003 0308 	and.w	r3, r3, #8
 80056ea:	431a      	orrs	r2, r3
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	68db      	ldr	r3, [r3, #12]
 80056f0:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80056f4:	ea42 0103 	orr.w	r1, r2, r3
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	430a      	orrs	r2, r1
 8005704:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	2200      	movs	r2, #0
 800570a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	2201      	movs	r2, #1
 8005710:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8005714:	2300      	movs	r3, #0
}
 8005716:	4618      	mov	r0, r3
 8005718:	3710      	adds	r7, #16
 800571a:	46bd      	mov	sp, r7
 800571c:	bd80      	pop	{r7, pc}

0800571e <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800571e:	b580      	push	{r7, lr}
 8005720:	b082      	sub	sp, #8
 8005722:	af00      	add	r7, sp, #0
 8005724:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	2b00      	cmp	r3, #0
 800572a:	d101      	bne.n	8005730 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800572c:	2301      	movs	r3, #1
 800572e:	e049      	b.n	80057c4 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005736:	b2db      	uxtb	r3, r3
 8005738:	2b00      	cmp	r3, #0
 800573a:	d106      	bne.n	800574a <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	2200      	movs	r2, #0
 8005740:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005744:	6878      	ldr	r0, [r7, #4]
 8005746:	f7fc fb37 	bl	8001db8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	2202      	movs	r2, #2
 800574e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	681a      	ldr	r2, [r3, #0]
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	3304      	adds	r3, #4
 800575a:	4619      	mov	r1, r3
 800575c:	4610      	mov	r0, r2
 800575e:	f001 f8e1 	bl	8006924 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	2201      	movs	r2, #1
 8005766:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	2201      	movs	r2, #1
 800576e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	2201      	movs	r2, #1
 8005776:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	2201      	movs	r2, #1
 800577e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	2201      	movs	r2, #1
 8005786:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	2201      	movs	r2, #1
 800578e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	2201      	movs	r2, #1
 8005796:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	2201      	movs	r2, #1
 800579e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	2201      	movs	r2, #1
 80057a6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	2201      	movs	r2, #1
 80057ae:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	2201      	movs	r2, #1
 80057b6:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	2201      	movs	r2, #1
 80057be:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80057c2:	2300      	movs	r3, #0
}
 80057c4:	4618      	mov	r0, r3
 80057c6:	3708      	adds	r7, #8
 80057c8:	46bd      	mov	sp, r7
 80057ca:	bd80      	pop	{r7, pc}

080057cc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80057cc:	b480      	push	{r7}
 80057ce:	b085      	sub	sp, #20
 80057d0:	af00      	add	r7, sp, #0
 80057d2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80057da:	b2db      	uxtb	r3, r3
 80057dc:	2b01      	cmp	r3, #1
 80057de:	d001      	beq.n	80057e4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80057e0:	2301      	movs	r3, #1
 80057e2:	e04f      	b.n	8005884 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	2202      	movs	r2, #2
 80057e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	68da      	ldr	r2, [r3, #12]
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	f042 0201 	orr.w	r2, r2, #1
 80057fa:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	4a23      	ldr	r2, [pc, #140]	@ (8005890 <HAL_TIM_Base_Start_IT+0xc4>)
 8005802:	4293      	cmp	r3, r2
 8005804:	d01d      	beq.n	8005842 <HAL_TIM_Base_Start_IT+0x76>
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800580e:	d018      	beq.n	8005842 <HAL_TIM_Base_Start_IT+0x76>
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	4a1f      	ldr	r2, [pc, #124]	@ (8005894 <HAL_TIM_Base_Start_IT+0xc8>)
 8005816:	4293      	cmp	r3, r2
 8005818:	d013      	beq.n	8005842 <HAL_TIM_Base_Start_IT+0x76>
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	4a1e      	ldr	r2, [pc, #120]	@ (8005898 <HAL_TIM_Base_Start_IT+0xcc>)
 8005820:	4293      	cmp	r3, r2
 8005822:	d00e      	beq.n	8005842 <HAL_TIM_Base_Start_IT+0x76>
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	4a1c      	ldr	r2, [pc, #112]	@ (800589c <HAL_TIM_Base_Start_IT+0xd0>)
 800582a:	4293      	cmp	r3, r2
 800582c:	d009      	beq.n	8005842 <HAL_TIM_Base_Start_IT+0x76>
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	4a1b      	ldr	r2, [pc, #108]	@ (80058a0 <HAL_TIM_Base_Start_IT+0xd4>)
 8005834:	4293      	cmp	r3, r2
 8005836:	d004      	beq.n	8005842 <HAL_TIM_Base_Start_IT+0x76>
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	4a19      	ldr	r2, [pc, #100]	@ (80058a4 <HAL_TIM_Base_Start_IT+0xd8>)
 800583e:	4293      	cmp	r3, r2
 8005840:	d115      	bne.n	800586e <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	689a      	ldr	r2, [r3, #8]
 8005848:	4b17      	ldr	r3, [pc, #92]	@ (80058a8 <HAL_TIM_Base_Start_IT+0xdc>)
 800584a:	4013      	ands	r3, r2
 800584c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800584e:	68fb      	ldr	r3, [r7, #12]
 8005850:	2b06      	cmp	r3, #6
 8005852:	d015      	beq.n	8005880 <HAL_TIM_Base_Start_IT+0xb4>
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800585a:	d011      	beq.n	8005880 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	681a      	ldr	r2, [r3, #0]
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	f042 0201 	orr.w	r2, r2, #1
 800586a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800586c:	e008      	b.n	8005880 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	681a      	ldr	r2, [r3, #0]
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	f042 0201 	orr.w	r2, r2, #1
 800587c:	601a      	str	r2, [r3, #0]
 800587e:	e000      	b.n	8005882 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005880:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005882:	2300      	movs	r3, #0
}
 8005884:	4618      	mov	r0, r3
 8005886:	3714      	adds	r7, #20
 8005888:	46bd      	mov	sp, r7
 800588a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800588e:	4770      	bx	lr
 8005890:	40012c00 	.word	0x40012c00
 8005894:	40000400 	.word	0x40000400
 8005898:	40000800 	.word	0x40000800
 800589c:	40000c00 	.word	0x40000c00
 80058a0:	40013400 	.word	0x40013400
 80058a4:	40014000 	.word	0x40014000
 80058a8:	00010007 	.word	0x00010007

080058ac <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80058ac:	b580      	push	{r7, lr}
 80058ae:	b082      	sub	sp, #8
 80058b0:	af00      	add	r7, sp, #0
 80058b2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	2b00      	cmp	r3, #0
 80058b8:	d101      	bne.n	80058be <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80058ba:	2301      	movs	r3, #1
 80058bc:	e049      	b.n	8005952 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80058c4:	b2db      	uxtb	r3, r3
 80058c6:	2b00      	cmp	r3, #0
 80058c8:	d106      	bne.n	80058d8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	2200      	movs	r2, #0
 80058ce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80058d2:	6878      	ldr	r0, [r7, #4]
 80058d4:	f7fc fc04 	bl	80020e0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	2202      	movs	r2, #2
 80058dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	681a      	ldr	r2, [r3, #0]
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	3304      	adds	r3, #4
 80058e8:	4619      	mov	r1, r3
 80058ea:	4610      	mov	r0, r2
 80058ec:	f001 f81a 	bl	8006924 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	2201      	movs	r2, #1
 80058f4:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	2201      	movs	r2, #1
 80058fc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	2201      	movs	r2, #1
 8005904:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	2201      	movs	r2, #1
 800590c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	2201      	movs	r2, #1
 8005914:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	2201      	movs	r2, #1
 800591c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	2201      	movs	r2, #1
 8005924:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	2201      	movs	r2, #1
 800592c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	2201      	movs	r2, #1
 8005934:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	2201      	movs	r2, #1
 800593c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	2201      	movs	r2, #1
 8005944:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	2201      	movs	r2, #1
 800594c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005950:	2300      	movs	r3, #0
}
 8005952:	4618      	mov	r0, r3
 8005954:	3708      	adds	r7, #8
 8005956:	46bd      	mov	sp, r7
 8005958:	bd80      	pop	{r7, pc}
	...

0800595c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800595c:	b580      	push	{r7, lr}
 800595e:	b084      	sub	sp, #16
 8005960:	af00      	add	r7, sp, #0
 8005962:	6078      	str	r0, [r7, #4]
 8005964:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005966:	683b      	ldr	r3, [r7, #0]
 8005968:	2b00      	cmp	r3, #0
 800596a:	d109      	bne.n	8005980 <HAL_TIM_PWM_Start+0x24>
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005972:	b2db      	uxtb	r3, r3
 8005974:	2b01      	cmp	r3, #1
 8005976:	bf14      	ite	ne
 8005978:	2301      	movne	r3, #1
 800597a:	2300      	moveq	r3, #0
 800597c:	b2db      	uxtb	r3, r3
 800597e:	e03c      	b.n	80059fa <HAL_TIM_PWM_Start+0x9e>
 8005980:	683b      	ldr	r3, [r7, #0]
 8005982:	2b04      	cmp	r3, #4
 8005984:	d109      	bne.n	800599a <HAL_TIM_PWM_Start+0x3e>
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800598c:	b2db      	uxtb	r3, r3
 800598e:	2b01      	cmp	r3, #1
 8005990:	bf14      	ite	ne
 8005992:	2301      	movne	r3, #1
 8005994:	2300      	moveq	r3, #0
 8005996:	b2db      	uxtb	r3, r3
 8005998:	e02f      	b.n	80059fa <HAL_TIM_PWM_Start+0x9e>
 800599a:	683b      	ldr	r3, [r7, #0]
 800599c:	2b08      	cmp	r3, #8
 800599e:	d109      	bne.n	80059b4 <HAL_TIM_PWM_Start+0x58>
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80059a6:	b2db      	uxtb	r3, r3
 80059a8:	2b01      	cmp	r3, #1
 80059aa:	bf14      	ite	ne
 80059ac:	2301      	movne	r3, #1
 80059ae:	2300      	moveq	r3, #0
 80059b0:	b2db      	uxtb	r3, r3
 80059b2:	e022      	b.n	80059fa <HAL_TIM_PWM_Start+0x9e>
 80059b4:	683b      	ldr	r3, [r7, #0]
 80059b6:	2b0c      	cmp	r3, #12
 80059b8:	d109      	bne.n	80059ce <HAL_TIM_PWM_Start+0x72>
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80059c0:	b2db      	uxtb	r3, r3
 80059c2:	2b01      	cmp	r3, #1
 80059c4:	bf14      	ite	ne
 80059c6:	2301      	movne	r3, #1
 80059c8:	2300      	moveq	r3, #0
 80059ca:	b2db      	uxtb	r3, r3
 80059cc:	e015      	b.n	80059fa <HAL_TIM_PWM_Start+0x9e>
 80059ce:	683b      	ldr	r3, [r7, #0]
 80059d0:	2b10      	cmp	r3, #16
 80059d2:	d109      	bne.n	80059e8 <HAL_TIM_PWM_Start+0x8c>
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80059da:	b2db      	uxtb	r3, r3
 80059dc:	2b01      	cmp	r3, #1
 80059de:	bf14      	ite	ne
 80059e0:	2301      	movne	r3, #1
 80059e2:	2300      	moveq	r3, #0
 80059e4:	b2db      	uxtb	r3, r3
 80059e6:	e008      	b.n	80059fa <HAL_TIM_PWM_Start+0x9e>
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80059ee:	b2db      	uxtb	r3, r3
 80059f0:	2b01      	cmp	r3, #1
 80059f2:	bf14      	ite	ne
 80059f4:	2301      	movne	r3, #1
 80059f6:	2300      	moveq	r3, #0
 80059f8:	b2db      	uxtb	r3, r3
 80059fa:	2b00      	cmp	r3, #0
 80059fc:	d001      	beq.n	8005a02 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 80059fe:	2301      	movs	r3, #1
 8005a00:	e09c      	b.n	8005b3c <HAL_TIM_PWM_Start+0x1e0>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005a02:	683b      	ldr	r3, [r7, #0]
 8005a04:	2b00      	cmp	r3, #0
 8005a06:	d104      	bne.n	8005a12 <HAL_TIM_PWM_Start+0xb6>
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	2202      	movs	r2, #2
 8005a0c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005a10:	e023      	b.n	8005a5a <HAL_TIM_PWM_Start+0xfe>
 8005a12:	683b      	ldr	r3, [r7, #0]
 8005a14:	2b04      	cmp	r3, #4
 8005a16:	d104      	bne.n	8005a22 <HAL_TIM_PWM_Start+0xc6>
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	2202      	movs	r2, #2
 8005a1c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005a20:	e01b      	b.n	8005a5a <HAL_TIM_PWM_Start+0xfe>
 8005a22:	683b      	ldr	r3, [r7, #0]
 8005a24:	2b08      	cmp	r3, #8
 8005a26:	d104      	bne.n	8005a32 <HAL_TIM_PWM_Start+0xd6>
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	2202      	movs	r2, #2
 8005a2c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005a30:	e013      	b.n	8005a5a <HAL_TIM_PWM_Start+0xfe>
 8005a32:	683b      	ldr	r3, [r7, #0]
 8005a34:	2b0c      	cmp	r3, #12
 8005a36:	d104      	bne.n	8005a42 <HAL_TIM_PWM_Start+0xe6>
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	2202      	movs	r2, #2
 8005a3c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005a40:	e00b      	b.n	8005a5a <HAL_TIM_PWM_Start+0xfe>
 8005a42:	683b      	ldr	r3, [r7, #0]
 8005a44:	2b10      	cmp	r3, #16
 8005a46:	d104      	bne.n	8005a52 <HAL_TIM_PWM_Start+0xf6>
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	2202      	movs	r2, #2
 8005a4c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005a50:	e003      	b.n	8005a5a <HAL_TIM_PWM_Start+0xfe>
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	2202      	movs	r2, #2
 8005a56:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	2201      	movs	r2, #1
 8005a60:	6839      	ldr	r1, [r7, #0]
 8005a62:	4618      	mov	r0, r3
 8005a64:	f001 fc8c 	bl	8007380 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	4a35      	ldr	r2, [pc, #212]	@ (8005b44 <HAL_TIM_PWM_Start+0x1e8>)
 8005a6e:	4293      	cmp	r3, r2
 8005a70:	d013      	beq.n	8005a9a <HAL_TIM_PWM_Start+0x13e>
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	4a34      	ldr	r2, [pc, #208]	@ (8005b48 <HAL_TIM_PWM_Start+0x1ec>)
 8005a78:	4293      	cmp	r3, r2
 8005a7a:	d00e      	beq.n	8005a9a <HAL_TIM_PWM_Start+0x13e>
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	4a32      	ldr	r2, [pc, #200]	@ (8005b4c <HAL_TIM_PWM_Start+0x1f0>)
 8005a82:	4293      	cmp	r3, r2
 8005a84:	d009      	beq.n	8005a9a <HAL_TIM_PWM_Start+0x13e>
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	4a31      	ldr	r2, [pc, #196]	@ (8005b50 <HAL_TIM_PWM_Start+0x1f4>)
 8005a8c:	4293      	cmp	r3, r2
 8005a8e:	d004      	beq.n	8005a9a <HAL_TIM_PWM_Start+0x13e>
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	4a2f      	ldr	r2, [pc, #188]	@ (8005b54 <HAL_TIM_PWM_Start+0x1f8>)
 8005a96:	4293      	cmp	r3, r2
 8005a98:	d101      	bne.n	8005a9e <HAL_TIM_PWM_Start+0x142>
 8005a9a:	2301      	movs	r3, #1
 8005a9c:	e000      	b.n	8005aa0 <HAL_TIM_PWM_Start+0x144>
 8005a9e:	2300      	movs	r3, #0
 8005aa0:	2b00      	cmp	r3, #0
 8005aa2:	d007      	beq.n	8005ab4 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005ab2:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	4a22      	ldr	r2, [pc, #136]	@ (8005b44 <HAL_TIM_PWM_Start+0x1e8>)
 8005aba:	4293      	cmp	r3, r2
 8005abc:	d01d      	beq.n	8005afa <HAL_TIM_PWM_Start+0x19e>
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005ac6:	d018      	beq.n	8005afa <HAL_TIM_PWM_Start+0x19e>
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	4a22      	ldr	r2, [pc, #136]	@ (8005b58 <HAL_TIM_PWM_Start+0x1fc>)
 8005ace:	4293      	cmp	r3, r2
 8005ad0:	d013      	beq.n	8005afa <HAL_TIM_PWM_Start+0x19e>
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	4a21      	ldr	r2, [pc, #132]	@ (8005b5c <HAL_TIM_PWM_Start+0x200>)
 8005ad8:	4293      	cmp	r3, r2
 8005ada:	d00e      	beq.n	8005afa <HAL_TIM_PWM_Start+0x19e>
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	4a1f      	ldr	r2, [pc, #124]	@ (8005b60 <HAL_TIM_PWM_Start+0x204>)
 8005ae2:	4293      	cmp	r3, r2
 8005ae4:	d009      	beq.n	8005afa <HAL_TIM_PWM_Start+0x19e>
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	4a17      	ldr	r2, [pc, #92]	@ (8005b48 <HAL_TIM_PWM_Start+0x1ec>)
 8005aec:	4293      	cmp	r3, r2
 8005aee:	d004      	beq.n	8005afa <HAL_TIM_PWM_Start+0x19e>
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	4a15      	ldr	r2, [pc, #84]	@ (8005b4c <HAL_TIM_PWM_Start+0x1f0>)
 8005af6:	4293      	cmp	r3, r2
 8005af8:	d115      	bne.n	8005b26 <HAL_TIM_PWM_Start+0x1ca>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	689a      	ldr	r2, [r3, #8]
 8005b00:	4b18      	ldr	r3, [pc, #96]	@ (8005b64 <HAL_TIM_PWM_Start+0x208>)
 8005b02:	4013      	ands	r3, r2
 8005b04:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005b06:	68fb      	ldr	r3, [r7, #12]
 8005b08:	2b06      	cmp	r3, #6
 8005b0a:	d015      	beq.n	8005b38 <HAL_TIM_PWM_Start+0x1dc>
 8005b0c:	68fb      	ldr	r3, [r7, #12]
 8005b0e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005b12:	d011      	beq.n	8005b38 <HAL_TIM_PWM_Start+0x1dc>
    {
      __HAL_TIM_ENABLE(htim);
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	681a      	ldr	r2, [r3, #0]
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	f042 0201 	orr.w	r2, r2, #1
 8005b22:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005b24:	e008      	b.n	8005b38 <HAL_TIM_PWM_Start+0x1dc>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	681a      	ldr	r2, [r3, #0]
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	f042 0201 	orr.w	r2, r2, #1
 8005b34:	601a      	str	r2, [r3, #0]
 8005b36:	e000      	b.n	8005b3a <HAL_TIM_PWM_Start+0x1de>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005b38:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005b3a:	2300      	movs	r3, #0
}
 8005b3c:	4618      	mov	r0, r3
 8005b3e:	3710      	adds	r7, #16
 8005b40:	46bd      	mov	sp, r7
 8005b42:	bd80      	pop	{r7, pc}
 8005b44:	40012c00 	.word	0x40012c00
 8005b48:	40013400 	.word	0x40013400
 8005b4c:	40014000 	.word	0x40014000
 8005b50:	40014400 	.word	0x40014400
 8005b54:	40014800 	.word	0x40014800
 8005b58:	40000400 	.word	0x40000400
 8005b5c:	40000800 	.word	0x40000800
 8005b60:	40000c00 	.word	0x40000c00
 8005b64:	00010007 	.word	0x00010007

08005b68 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8005b68:	b580      	push	{r7, lr}
 8005b6a:	b082      	sub	sp, #8
 8005b6c:	af00      	add	r7, sp, #0
 8005b6e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	2b00      	cmp	r3, #0
 8005b74:	d101      	bne.n	8005b7a <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8005b76:	2301      	movs	r3, #1
 8005b78:	e049      	b.n	8005c0e <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005b80:	b2db      	uxtb	r3, r3
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	d106      	bne.n	8005b94 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	2200      	movs	r2, #0
 8005b8a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8005b8e:	6878      	ldr	r0, [r7, #4]
 8005b90:	f7fc fa28 	bl	8001fe4 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	2202      	movs	r2, #2
 8005b98:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	681a      	ldr	r2, [r3, #0]
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	3304      	adds	r3, #4
 8005ba4:	4619      	mov	r1, r3
 8005ba6:	4610      	mov	r0, r2
 8005ba8:	f000 febc 	bl	8006924 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	2201      	movs	r2, #1
 8005bb0:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	2201      	movs	r2, #1
 8005bb8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	2201      	movs	r2, #1
 8005bc0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	2201      	movs	r2, #1
 8005bc8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	2201      	movs	r2, #1
 8005bd0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	2201      	movs	r2, #1
 8005bd8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	2201      	movs	r2, #1
 8005be0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	2201      	movs	r2, #1
 8005be8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	2201      	movs	r2, #1
 8005bf0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	2201      	movs	r2, #1
 8005bf8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	2201      	movs	r2, #1
 8005c00:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	2201      	movs	r2, #1
 8005c08:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005c0c:	2300      	movs	r3, #0
}
 8005c0e:	4618      	mov	r0, r3
 8005c10:	3708      	adds	r7, #8
 8005c12:	46bd      	mov	sp, r7
 8005c14:	bd80      	pop	{r7, pc}
	...

08005c18 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005c18:	b580      	push	{r7, lr}
 8005c1a:	b084      	sub	sp, #16
 8005c1c:	af00      	add	r7, sp, #0
 8005c1e:	6078      	str	r0, [r7, #4]
 8005c20:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005c22:	2300      	movs	r3, #0
 8005c24:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8005c26:	683b      	ldr	r3, [r7, #0]
 8005c28:	2b00      	cmp	r3, #0
 8005c2a:	d104      	bne.n	8005c36 <HAL_TIM_IC_Start_IT+0x1e>
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005c32:	b2db      	uxtb	r3, r3
 8005c34:	e023      	b.n	8005c7e <HAL_TIM_IC_Start_IT+0x66>
 8005c36:	683b      	ldr	r3, [r7, #0]
 8005c38:	2b04      	cmp	r3, #4
 8005c3a:	d104      	bne.n	8005c46 <HAL_TIM_IC_Start_IT+0x2e>
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005c42:	b2db      	uxtb	r3, r3
 8005c44:	e01b      	b.n	8005c7e <HAL_TIM_IC_Start_IT+0x66>
 8005c46:	683b      	ldr	r3, [r7, #0]
 8005c48:	2b08      	cmp	r3, #8
 8005c4a:	d104      	bne.n	8005c56 <HAL_TIM_IC_Start_IT+0x3e>
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005c52:	b2db      	uxtb	r3, r3
 8005c54:	e013      	b.n	8005c7e <HAL_TIM_IC_Start_IT+0x66>
 8005c56:	683b      	ldr	r3, [r7, #0]
 8005c58:	2b0c      	cmp	r3, #12
 8005c5a:	d104      	bne.n	8005c66 <HAL_TIM_IC_Start_IT+0x4e>
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005c62:	b2db      	uxtb	r3, r3
 8005c64:	e00b      	b.n	8005c7e <HAL_TIM_IC_Start_IT+0x66>
 8005c66:	683b      	ldr	r3, [r7, #0]
 8005c68:	2b10      	cmp	r3, #16
 8005c6a:	d104      	bne.n	8005c76 <HAL_TIM_IC_Start_IT+0x5e>
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005c72:	b2db      	uxtb	r3, r3
 8005c74:	e003      	b.n	8005c7e <HAL_TIM_IC_Start_IT+0x66>
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8005c7c:	b2db      	uxtb	r3, r3
 8005c7e:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8005c80:	683b      	ldr	r3, [r7, #0]
 8005c82:	2b00      	cmp	r3, #0
 8005c84:	d104      	bne.n	8005c90 <HAL_TIM_IC_Start_IT+0x78>
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005c8c:	b2db      	uxtb	r3, r3
 8005c8e:	e013      	b.n	8005cb8 <HAL_TIM_IC_Start_IT+0xa0>
 8005c90:	683b      	ldr	r3, [r7, #0]
 8005c92:	2b04      	cmp	r3, #4
 8005c94:	d104      	bne.n	8005ca0 <HAL_TIM_IC_Start_IT+0x88>
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005c9c:	b2db      	uxtb	r3, r3
 8005c9e:	e00b      	b.n	8005cb8 <HAL_TIM_IC_Start_IT+0xa0>
 8005ca0:	683b      	ldr	r3, [r7, #0]
 8005ca2:	2b08      	cmp	r3, #8
 8005ca4:	d104      	bne.n	8005cb0 <HAL_TIM_IC_Start_IT+0x98>
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8005cac:	b2db      	uxtb	r3, r3
 8005cae:	e003      	b.n	8005cb8 <HAL_TIM_IC_Start_IT+0xa0>
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 8005cb6:	b2db      	uxtb	r3, r3
 8005cb8:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8005cba:	7bbb      	ldrb	r3, [r7, #14]
 8005cbc:	2b01      	cmp	r3, #1
 8005cbe:	d102      	bne.n	8005cc6 <HAL_TIM_IC_Start_IT+0xae>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8005cc0:	7b7b      	ldrb	r3, [r7, #13]
 8005cc2:	2b01      	cmp	r3, #1
 8005cc4:	d001      	beq.n	8005cca <HAL_TIM_IC_Start_IT+0xb2>
  {
    return HAL_ERROR;
 8005cc6:	2301      	movs	r3, #1
 8005cc8:	e0dd      	b.n	8005e86 <HAL_TIM_IC_Start_IT+0x26e>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005cca:	683b      	ldr	r3, [r7, #0]
 8005ccc:	2b00      	cmp	r3, #0
 8005cce:	d104      	bne.n	8005cda <HAL_TIM_IC_Start_IT+0xc2>
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	2202      	movs	r2, #2
 8005cd4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005cd8:	e023      	b.n	8005d22 <HAL_TIM_IC_Start_IT+0x10a>
 8005cda:	683b      	ldr	r3, [r7, #0]
 8005cdc:	2b04      	cmp	r3, #4
 8005cde:	d104      	bne.n	8005cea <HAL_TIM_IC_Start_IT+0xd2>
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	2202      	movs	r2, #2
 8005ce4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005ce8:	e01b      	b.n	8005d22 <HAL_TIM_IC_Start_IT+0x10a>
 8005cea:	683b      	ldr	r3, [r7, #0]
 8005cec:	2b08      	cmp	r3, #8
 8005cee:	d104      	bne.n	8005cfa <HAL_TIM_IC_Start_IT+0xe2>
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	2202      	movs	r2, #2
 8005cf4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005cf8:	e013      	b.n	8005d22 <HAL_TIM_IC_Start_IT+0x10a>
 8005cfa:	683b      	ldr	r3, [r7, #0]
 8005cfc:	2b0c      	cmp	r3, #12
 8005cfe:	d104      	bne.n	8005d0a <HAL_TIM_IC_Start_IT+0xf2>
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	2202      	movs	r2, #2
 8005d04:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005d08:	e00b      	b.n	8005d22 <HAL_TIM_IC_Start_IT+0x10a>
 8005d0a:	683b      	ldr	r3, [r7, #0]
 8005d0c:	2b10      	cmp	r3, #16
 8005d0e:	d104      	bne.n	8005d1a <HAL_TIM_IC_Start_IT+0x102>
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	2202      	movs	r2, #2
 8005d14:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005d18:	e003      	b.n	8005d22 <HAL_TIM_IC_Start_IT+0x10a>
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	2202      	movs	r2, #2
 8005d1e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005d22:	683b      	ldr	r3, [r7, #0]
 8005d24:	2b00      	cmp	r3, #0
 8005d26:	d104      	bne.n	8005d32 <HAL_TIM_IC_Start_IT+0x11a>
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	2202      	movs	r2, #2
 8005d2c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005d30:	e013      	b.n	8005d5a <HAL_TIM_IC_Start_IT+0x142>
 8005d32:	683b      	ldr	r3, [r7, #0]
 8005d34:	2b04      	cmp	r3, #4
 8005d36:	d104      	bne.n	8005d42 <HAL_TIM_IC_Start_IT+0x12a>
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	2202      	movs	r2, #2
 8005d3c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005d40:	e00b      	b.n	8005d5a <HAL_TIM_IC_Start_IT+0x142>
 8005d42:	683b      	ldr	r3, [r7, #0]
 8005d44:	2b08      	cmp	r3, #8
 8005d46:	d104      	bne.n	8005d52 <HAL_TIM_IC_Start_IT+0x13a>
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	2202      	movs	r2, #2
 8005d4c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005d50:	e003      	b.n	8005d5a <HAL_TIM_IC_Start_IT+0x142>
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	2202      	movs	r2, #2
 8005d56:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  switch (Channel)
 8005d5a:	683b      	ldr	r3, [r7, #0]
 8005d5c:	2b0c      	cmp	r3, #12
 8005d5e:	d841      	bhi.n	8005de4 <HAL_TIM_IC_Start_IT+0x1cc>
 8005d60:	a201      	add	r2, pc, #4	@ (adr r2, 8005d68 <HAL_TIM_IC_Start_IT+0x150>)
 8005d62:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d66:	bf00      	nop
 8005d68:	08005d9d 	.word	0x08005d9d
 8005d6c:	08005de5 	.word	0x08005de5
 8005d70:	08005de5 	.word	0x08005de5
 8005d74:	08005de5 	.word	0x08005de5
 8005d78:	08005daf 	.word	0x08005daf
 8005d7c:	08005de5 	.word	0x08005de5
 8005d80:	08005de5 	.word	0x08005de5
 8005d84:	08005de5 	.word	0x08005de5
 8005d88:	08005dc1 	.word	0x08005dc1
 8005d8c:	08005de5 	.word	0x08005de5
 8005d90:	08005de5 	.word	0x08005de5
 8005d94:	08005de5 	.word	0x08005de5
 8005d98:	08005dd3 	.word	0x08005dd3
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	68da      	ldr	r2, [r3, #12]
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	f042 0202 	orr.w	r2, r2, #2
 8005daa:	60da      	str	r2, [r3, #12]
      break;
 8005dac:	e01d      	b.n	8005dea <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	68da      	ldr	r2, [r3, #12]
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	f042 0204 	orr.w	r2, r2, #4
 8005dbc:	60da      	str	r2, [r3, #12]
      break;
 8005dbe:	e014      	b.n	8005dea <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	68da      	ldr	r2, [r3, #12]
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	f042 0208 	orr.w	r2, r2, #8
 8005dce:	60da      	str	r2, [r3, #12]
      break;
 8005dd0:	e00b      	b.n	8005dea <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	68da      	ldr	r2, [r3, #12]
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	f042 0210 	orr.w	r2, r2, #16
 8005de0:	60da      	str	r2, [r3, #12]
      break;
 8005de2:	e002      	b.n	8005dea <HAL_TIM_IC_Start_IT+0x1d2>
    }

    default:
      status = HAL_ERROR;
 8005de4:	2301      	movs	r3, #1
 8005de6:	73fb      	strb	r3, [r7, #15]
      break;
 8005de8:	bf00      	nop
  }

  if (status == HAL_OK)
 8005dea:	7bfb      	ldrb	r3, [r7, #15]
 8005dec:	2b00      	cmp	r3, #0
 8005dee:	d149      	bne.n	8005e84 <HAL_TIM_IC_Start_IT+0x26c>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	2201      	movs	r2, #1
 8005df6:	6839      	ldr	r1, [r7, #0]
 8005df8:	4618      	mov	r0, r3
 8005dfa:	f001 fac1 	bl	8007380 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	4a23      	ldr	r2, [pc, #140]	@ (8005e90 <HAL_TIM_IC_Start_IT+0x278>)
 8005e04:	4293      	cmp	r3, r2
 8005e06:	d01d      	beq.n	8005e44 <HAL_TIM_IC_Start_IT+0x22c>
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005e10:	d018      	beq.n	8005e44 <HAL_TIM_IC_Start_IT+0x22c>
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	4a1f      	ldr	r2, [pc, #124]	@ (8005e94 <HAL_TIM_IC_Start_IT+0x27c>)
 8005e18:	4293      	cmp	r3, r2
 8005e1a:	d013      	beq.n	8005e44 <HAL_TIM_IC_Start_IT+0x22c>
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	4a1d      	ldr	r2, [pc, #116]	@ (8005e98 <HAL_TIM_IC_Start_IT+0x280>)
 8005e22:	4293      	cmp	r3, r2
 8005e24:	d00e      	beq.n	8005e44 <HAL_TIM_IC_Start_IT+0x22c>
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	4a1c      	ldr	r2, [pc, #112]	@ (8005e9c <HAL_TIM_IC_Start_IT+0x284>)
 8005e2c:	4293      	cmp	r3, r2
 8005e2e:	d009      	beq.n	8005e44 <HAL_TIM_IC_Start_IT+0x22c>
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	4a1a      	ldr	r2, [pc, #104]	@ (8005ea0 <HAL_TIM_IC_Start_IT+0x288>)
 8005e36:	4293      	cmp	r3, r2
 8005e38:	d004      	beq.n	8005e44 <HAL_TIM_IC_Start_IT+0x22c>
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	4a19      	ldr	r2, [pc, #100]	@ (8005ea4 <HAL_TIM_IC_Start_IT+0x28c>)
 8005e40:	4293      	cmp	r3, r2
 8005e42:	d115      	bne.n	8005e70 <HAL_TIM_IC_Start_IT+0x258>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	689a      	ldr	r2, [r3, #8]
 8005e4a:	4b17      	ldr	r3, [pc, #92]	@ (8005ea8 <HAL_TIM_IC_Start_IT+0x290>)
 8005e4c:	4013      	ands	r3, r2
 8005e4e:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005e50:	68bb      	ldr	r3, [r7, #8]
 8005e52:	2b06      	cmp	r3, #6
 8005e54:	d015      	beq.n	8005e82 <HAL_TIM_IC_Start_IT+0x26a>
 8005e56:	68bb      	ldr	r3, [r7, #8]
 8005e58:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005e5c:	d011      	beq.n	8005e82 <HAL_TIM_IC_Start_IT+0x26a>
      {
        __HAL_TIM_ENABLE(htim);
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	681a      	ldr	r2, [r3, #0]
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	f042 0201 	orr.w	r2, r2, #1
 8005e6c:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005e6e:	e008      	b.n	8005e82 <HAL_TIM_IC_Start_IT+0x26a>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	681a      	ldr	r2, [r3, #0]
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	f042 0201 	orr.w	r2, r2, #1
 8005e7e:	601a      	str	r2, [r3, #0]
 8005e80:	e000      	b.n	8005e84 <HAL_TIM_IC_Start_IT+0x26c>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005e82:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 8005e84:	7bfb      	ldrb	r3, [r7, #15]
}
 8005e86:	4618      	mov	r0, r3
 8005e88:	3710      	adds	r7, #16
 8005e8a:	46bd      	mov	sp, r7
 8005e8c:	bd80      	pop	{r7, pc}
 8005e8e:	bf00      	nop
 8005e90:	40012c00 	.word	0x40012c00
 8005e94:	40000400 	.word	0x40000400
 8005e98:	40000800 	.word	0x40000800
 8005e9c:	40000c00 	.word	0x40000c00
 8005ea0:	40013400 	.word	0x40013400
 8005ea4:	40014000 	.word	0x40014000
 8005ea8:	00010007 	.word	0x00010007

08005eac <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8005eac:	b580      	push	{r7, lr}
 8005eae:	b086      	sub	sp, #24
 8005eb0:	af00      	add	r7, sp, #0
 8005eb2:	6078      	str	r0, [r7, #4]
 8005eb4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	2b00      	cmp	r3, #0
 8005eba:	d101      	bne.n	8005ec0 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8005ebc:	2301      	movs	r3, #1
 8005ebe:	e097      	b.n	8005ff0 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005ec6:	b2db      	uxtb	r3, r3
 8005ec8:	2b00      	cmp	r3, #0
 8005eca:	d106      	bne.n	8005eda <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	2200      	movs	r2, #0
 8005ed0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8005ed4:	6878      	ldr	r0, [r7, #4]
 8005ed6:	f7fb ffe1 	bl	8001e9c <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	2202      	movs	r2, #2
 8005ede:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	689b      	ldr	r3, [r3, #8]
 8005ee8:	687a      	ldr	r2, [r7, #4]
 8005eea:	6812      	ldr	r2, [r2, #0]
 8005eec:	f423 33a0 	bic.w	r3, r3, #81920	@ 0x14000
 8005ef0:	f023 0307 	bic.w	r3, r3, #7
 8005ef4:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	681a      	ldr	r2, [r3, #0]
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	3304      	adds	r3, #4
 8005efe:	4619      	mov	r1, r3
 8005f00:	4610      	mov	r0, r2
 8005f02:	f000 fd0f 	bl	8006924 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	689b      	ldr	r3, [r3, #8]
 8005f0c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	699b      	ldr	r3, [r3, #24]
 8005f14:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	6a1b      	ldr	r3, [r3, #32]
 8005f1c:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8005f1e:	683b      	ldr	r3, [r7, #0]
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	697a      	ldr	r2, [r7, #20]
 8005f24:	4313      	orrs	r3, r2
 8005f26:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8005f28:	693b      	ldr	r3, [r7, #16]
 8005f2a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005f2e:	f023 0303 	bic.w	r3, r3, #3
 8005f32:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8005f34:	683b      	ldr	r3, [r7, #0]
 8005f36:	689a      	ldr	r2, [r3, #8]
 8005f38:	683b      	ldr	r3, [r7, #0]
 8005f3a:	699b      	ldr	r3, [r3, #24]
 8005f3c:	021b      	lsls	r3, r3, #8
 8005f3e:	4313      	orrs	r3, r2
 8005f40:	693a      	ldr	r2, [r7, #16]
 8005f42:	4313      	orrs	r3, r2
 8005f44:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8005f46:	693b      	ldr	r3, [r7, #16]
 8005f48:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8005f4c:	f023 030c 	bic.w	r3, r3, #12
 8005f50:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8005f52:	693b      	ldr	r3, [r7, #16]
 8005f54:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005f58:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005f5c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8005f5e:	683b      	ldr	r3, [r7, #0]
 8005f60:	68da      	ldr	r2, [r3, #12]
 8005f62:	683b      	ldr	r3, [r7, #0]
 8005f64:	69db      	ldr	r3, [r3, #28]
 8005f66:	021b      	lsls	r3, r3, #8
 8005f68:	4313      	orrs	r3, r2
 8005f6a:	693a      	ldr	r2, [r7, #16]
 8005f6c:	4313      	orrs	r3, r2
 8005f6e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8005f70:	683b      	ldr	r3, [r7, #0]
 8005f72:	691b      	ldr	r3, [r3, #16]
 8005f74:	011a      	lsls	r2, r3, #4
 8005f76:	683b      	ldr	r3, [r7, #0]
 8005f78:	6a1b      	ldr	r3, [r3, #32]
 8005f7a:	031b      	lsls	r3, r3, #12
 8005f7c:	4313      	orrs	r3, r2
 8005f7e:	693a      	ldr	r2, [r7, #16]
 8005f80:	4313      	orrs	r3, r2
 8005f82:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8005f84:	68fb      	ldr	r3, [r7, #12]
 8005f86:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8005f8a:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8005f8c:	68fb      	ldr	r3, [r7, #12]
 8005f8e:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 8005f92:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8005f94:	683b      	ldr	r3, [r7, #0]
 8005f96:	685a      	ldr	r2, [r3, #4]
 8005f98:	683b      	ldr	r3, [r7, #0]
 8005f9a:	695b      	ldr	r3, [r3, #20]
 8005f9c:	011b      	lsls	r3, r3, #4
 8005f9e:	4313      	orrs	r3, r2
 8005fa0:	68fa      	ldr	r2, [r7, #12]
 8005fa2:	4313      	orrs	r3, r2
 8005fa4:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	697a      	ldr	r2, [r7, #20]
 8005fac:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	693a      	ldr	r2, [r7, #16]
 8005fb4:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	68fa      	ldr	r2, [r7, #12]
 8005fbc:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	2201      	movs	r2, #1
 8005fc2:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	2201      	movs	r2, #1
 8005fca:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	2201      	movs	r2, #1
 8005fd2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	2201      	movs	r2, #1
 8005fda:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	2201      	movs	r2, #1
 8005fe2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	2201      	movs	r2, #1
 8005fea:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005fee:	2300      	movs	r3, #0
}
 8005ff0:	4618      	mov	r0, r3
 8005ff2:	3718      	adds	r7, #24
 8005ff4:	46bd      	mov	sp, r7
 8005ff6:	bd80      	pop	{r7, pc}

08005ff8 <HAL_TIM_Encoder_Start_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005ff8:	b580      	push	{r7, lr}
 8005ffa:	b084      	sub	sp, #16
 8005ffc:	af00      	add	r7, sp, #0
 8005ffe:	6078      	str	r0, [r7, #4]
 8006000:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006008:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8006010:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006018:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006020:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8006022:	683b      	ldr	r3, [r7, #0]
 8006024:	2b00      	cmp	r3, #0
 8006026:	d110      	bne.n	800604a <HAL_TIM_Encoder_Start_IT+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8006028:	7bfb      	ldrb	r3, [r7, #15]
 800602a:	2b01      	cmp	r3, #1
 800602c:	d102      	bne.n	8006034 <HAL_TIM_Encoder_Start_IT+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 800602e:	7b7b      	ldrb	r3, [r7, #13]
 8006030:	2b01      	cmp	r3, #1
 8006032:	d001      	beq.n	8006038 <HAL_TIM_Encoder_Start_IT+0x40>
    {
      return HAL_ERROR;
 8006034:	2301      	movs	r3, #1
 8006036:	e089      	b.n	800614c <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	2202      	movs	r2, #2
 800603c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	2202      	movs	r2, #2
 8006044:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006048:	e031      	b.n	80060ae <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800604a:	683b      	ldr	r3, [r7, #0]
 800604c:	2b04      	cmp	r3, #4
 800604e:	d110      	bne.n	8006072 <HAL_TIM_Encoder_Start_IT+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8006050:	7bbb      	ldrb	r3, [r7, #14]
 8006052:	2b01      	cmp	r3, #1
 8006054:	d102      	bne.n	800605c <HAL_TIM_Encoder_Start_IT+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8006056:	7b3b      	ldrb	r3, [r7, #12]
 8006058:	2b01      	cmp	r3, #1
 800605a:	d001      	beq.n	8006060 <HAL_TIM_Encoder_Start_IT+0x68>
    {
      return HAL_ERROR;
 800605c:	2301      	movs	r3, #1
 800605e:	e075      	b.n	800614c <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	2202      	movs	r2, #2
 8006064:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	2202      	movs	r2, #2
 800606c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006070:	e01d      	b.n	80060ae <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8006072:	7bfb      	ldrb	r3, [r7, #15]
 8006074:	2b01      	cmp	r3, #1
 8006076:	d108      	bne.n	800608a <HAL_TIM_Encoder_Start_IT+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8006078:	7bbb      	ldrb	r3, [r7, #14]
 800607a:	2b01      	cmp	r3, #1
 800607c:	d105      	bne.n	800608a <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800607e:	7b7b      	ldrb	r3, [r7, #13]
 8006080:	2b01      	cmp	r3, #1
 8006082:	d102      	bne.n	800608a <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8006084:	7b3b      	ldrb	r3, [r7, #12]
 8006086:	2b01      	cmp	r3, #1
 8006088:	d001      	beq.n	800608e <HAL_TIM_Encoder_Start_IT+0x96>
    {
      return HAL_ERROR;
 800608a:	2301      	movs	r3, #1
 800608c:	e05e      	b.n	800614c <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	2202      	movs	r2, #2
 8006092:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	2202      	movs	r2, #2
 800609a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	2202      	movs	r2, #2
 80060a2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	2202      	movs	r2, #2
 80060aa:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
  }

  /* Enable the encoder interface channels */
  /* Enable the capture compare Interrupts 1 and/or 2 */
  switch (Channel)
 80060ae:	683b      	ldr	r3, [r7, #0]
 80060b0:	2b00      	cmp	r3, #0
 80060b2:	d003      	beq.n	80060bc <HAL_TIM_Encoder_Start_IT+0xc4>
 80060b4:	683b      	ldr	r3, [r7, #0]
 80060b6:	2b04      	cmp	r3, #4
 80060b8:	d010      	beq.n	80060dc <HAL_TIM_Encoder_Start_IT+0xe4>
 80060ba:	e01f      	b.n	80060fc <HAL_TIM_Encoder_Start_IT+0x104>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	2201      	movs	r2, #1
 80060c2:	2100      	movs	r1, #0
 80060c4:	4618      	mov	r0, r3
 80060c6:	f001 f95b 	bl	8007380 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	68da      	ldr	r2, [r3, #12]
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	f042 0202 	orr.w	r2, r2, #2
 80060d8:	60da      	str	r2, [r3, #12]
      break;
 80060da:	e02e      	b.n	800613a <HAL_TIM_Encoder_Start_IT+0x142>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	2201      	movs	r2, #1
 80060e2:	2104      	movs	r1, #4
 80060e4:	4618      	mov	r0, r3
 80060e6:	f001 f94b 	bl	8007380 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	68da      	ldr	r2, [r3, #12]
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	f042 0204 	orr.w	r2, r2, #4
 80060f8:	60da      	str	r2, [r3, #12]
      break;
 80060fa:	e01e      	b.n	800613a <HAL_TIM_Encoder_Start_IT+0x142>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	2201      	movs	r2, #1
 8006102:	2100      	movs	r1, #0
 8006104:	4618      	mov	r0, r3
 8006106:	f001 f93b 	bl	8007380 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	2201      	movs	r2, #1
 8006110:	2104      	movs	r1, #4
 8006112:	4618      	mov	r0, r3
 8006114:	f001 f934 	bl	8007380 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	68da      	ldr	r2, [r3, #12]
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	f042 0202 	orr.w	r2, r2, #2
 8006126:	60da      	str	r2, [r3, #12]
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	68da      	ldr	r2, [r3, #12]
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	f042 0204 	orr.w	r2, r2, #4
 8006136:	60da      	str	r2, [r3, #12]
      break;
 8006138:	bf00      	nop
    }
  }

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	681a      	ldr	r2, [r3, #0]
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	f042 0201 	orr.w	r2, r2, #1
 8006148:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800614a:	2300      	movs	r3, #0
}
 800614c:	4618      	mov	r0, r3
 800614e:	3710      	adds	r7, #16
 8006150:	46bd      	mov	sp, r7
 8006152:	bd80      	pop	{r7, pc}

08006154 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006154:	b580      	push	{r7, lr}
 8006156:	b084      	sub	sp, #16
 8006158:	af00      	add	r7, sp, #0
 800615a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	68db      	ldr	r3, [r3, #12]
 8006162:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	691b      	ldr	r3, [r3, #16]
 800616a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800616c:	68bb      	ldr	r3, [r7, #8]
 800616e:	f003 0302 	and.w	r3, r3, #2
 8006172:	2b00      	cmp	r3, #0
 8006174:	d020      	beq.n	80061b8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8006176:	68fb      	ldr	r3, [r7, #12]
 8006178:	f003 0302 	and.w	r3, r3, #2
 800617c:	2b00      	cmp	r3, #0
 800617e:	d01b      	beq.n	80061b8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	f06f 0202 	mvn.w	r2, #2
 8006188:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	2201      	movs	r2, #1
 800618e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	699b      	ldr	r3, [r3, #24]
 8006196:	f003 0303 	and.w	r3, r3, #3
 800619a:	2b00      	cmp	r3, #0
 800619c:	d003      	beq.n	80061a6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800619e:	6878      	ldr	r0, [r7, #4]
 80061a0:	f7fb fb0a 	bl	80017b8 <HAL_TIM_IC_CaptureCallback>
 80061a4:	e005      	b.n	80061b2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80061a6:	6878      	ldr	r0, [r7, #4]
 80061a8:	f000 fb9e 	bl	80068e8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80061ac:	6878      	ldr	r0, [r7, #4]
 80061ae:	f000 fba5 	bl	80068fc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	2200      	movs	r2, #0
 80061b6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80061b8:	68bb      	ldr	r3, [r7, #8]
 80061ba:	f003 0304 	and.w	r3, r3, #4
 80061be:	2b00      	cmp	r3, #0
 80061c0:	d020      	beq.n	8006204 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80061c2:	68fb      	ldr	r3, [r7, #12]
 80061c4:	f003 0304 	and.w	r3, r3, #4
 80061c8:	2b00      	cmp	r3, #0
 80061ca:	d01b      	beq.n	8006204 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	f06f 0204 	mvn.w	r2, #4
 80061d4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	2202      	movs	r2, #2
 80061da:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	699b      	ldr	r3, [r3, #24]
 80061e2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80061e6:	2b00      	cmp	r3, #0
 80061e8:	d003      	beq.n	80061f2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80061ea:	6878      	ldr	r0, [r7, #4]
 80061ec:	f7fb fae4 	bl	80017b8 <HAL_TIM_IC_CaptureCallback>
 80061f0:	e005      	b.n	80061fe <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80061f2:	6878      	ldr	r0, [r7, #4]
 80061f4:	f000 fb78 	bl	80068e8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80061f8:	6878      	ldr	r0, [r7, #4]
 80061fa:	f000 fb7f 	bl	80068fc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	2200      	movs	r2, #0
 8006202:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8006204:	68bb      	ldr	r3, [r7, #8]
 8006206:	f003 0308 	and.w	r3, r3, #8
 800620a:	2b00      	cmp	r3, #0
 800620c:	d020      	beq.n	8006250 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800620e:	68fb      	ldr	r3, [r7, #12]
 8006210:	f003 0308 	and.w	r3, r3, #8
 8006214:	2b00      	cmp	r3, #0
 8006216:	d01b      	beq.n	8006250 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	f06f 0208 	mvn.w	r2, #8
 8006220:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	2204      	movs	r2, #4
 8006226:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	69db      	ldr	r3, [r3, #28]
 800622e:	f003 0303 	and.w	r3, r3, #3
 8006232:	2b00      	cmp	r3, #0
 8006234:	d003      	beq.n	800623e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006236:	6878      	ldr	r0, [r7, #4]
 8006238:	f7fb fabe 	bl	80017b8 <HAL_TIM_IC_CaptureCallback>
 800623c:	e005      	b.n	800624a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800623e:	6878      	ldr	r0, [r7, #4]
 8006240:	f000 fb52 	bl	80068e8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006244:	6878      	ldr	r0, [r7, #4]
 8006246:	f000 fb59 	bl	80068fc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	2200      	movs	r2, #0
 800624e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8006250:	68bb      	ldr	r3, [r7, #8]
 8006252:	f003 0310 	and.w	r3, r3, #16
 8006256:	2b00      	cmp	r3, #0
 8006258:	d020      	beq.n	800629c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800625a:	68fb      	ldr	r3, [r7, #12]
 800625c:	f003 0310 	and.w	r3, r3, #16
 8006260:	2b00      	cmp	r3, #0
 8006262:	d01b      	beq.n	800629c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	f06f 0210 	mvn.w	r2, #16
 800626c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	2208      	movs	r2, #8
 8006272:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	69db      	ldr	r3, [r3, #28]
 800627a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800627e:	2b00      	cmp	r3, #0
 8006280:	d003      	beq.n	800628a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006282:	6878      	ldr	r0, [r7, #4]
 8006284:	f7fb fa98 	bl	80017b8 <HAL_TIM_IC_CaptureCallback>
 8006288:	e005      	b.n	8006296 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800628a:	6878      	ldr	r0, [r7, #4]
 800628c:	f000 fb2c 	bl	80068e8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006290:	6878      	ldr	r0, [r7, #4]
 8006292:	f000 fb33 	bl	80068fc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	2200      	movs	r2, #0
 800629a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800629c:	68bb      	ldr	r3, [r7, #8]
 800629e:	f003 0301 	and.w	r3, r3, #1
 80062a2:	2b00      	cmp	r3, #0
 80062a4:	d00c      	beq.n	80062c0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80062a6:	68fb      	ldr	r3, [r7, #12]
 80062a8:	f003 0301 	and.w	r3, r3, #1
 80062ac:	2b00      	cmp	r3, #0
 80062ae:	d007      	beq.n	80062c0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	f06f 0201 	mvn.w	r2, #1
 80062b8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80062ba:	6878      	ldr	r0, [r7, #4]
 80062bc:	f000 fb0a 	bl	80068d4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80062c0:	68bb      	ldr	r3, [r7, #8]
 80062c2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80062c6:	2b00      	cmp	r3, #0
 80062c8:	d00c      	beq.n	80062e4 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80062ca:	68fb      	ldr	r3, [r7, #12]
 80062cc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80062d0:	2b00      	cmp	r3, #0
 80062d2:	d007      	beq.n	80062e4 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80062dc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80062de:	6878      	ldr	r0, [r7, #4]
 80062e0:	f001 f984 	bl	80075ec <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80062e4:	68bb      	ldr	r3, [r7, #8]
 80062e6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80062ea:	2b00      	cmp	r3, #0
 80062ec:	d00c      	beq.n	8006308 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80062ee:	68fb      	ldr	r3, [r7, #12]
 80062f0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80062f4:	2b00      	cmp	r3, #0
 80062f6:	d007      	beq.n	8006308 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8006300:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8006302:	6878      	ldr	r0, [r7, #4]
 8006304:	f001 f97c 	bl	8007600 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8006308:	68bb      	ldr	r3, [r7, #8]
 800630a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800630e:	2b00      	cmp	r3, #0
 8006310:	d00c      	beq.n	800632c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8006312:	68fb      	ldr	r3, [r7, #12]
 8006314:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006318:	2b00      	cmp	r3, #0
 800631a:	d007      	beq.n	800632c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8006324:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006326:	6878      	ldr	r0, [r7, #4]
 8006328:	f000 faf2 	bl	8006910 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800632c:	68bb      	ldr	r3, [r7, #8]
 800632e:	f003 0320 	and.w	r3, r3, #32
 8006332:	2b00      	cmp	r3, #0
 8006334:	d00c      	beq.n	8006350 <HAL_TIM_IRQHandler+0x1fc>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8006336:	68fb      	ldr	r3, [r7, #12]
 8006338:	f003 0320 	and.w	r3, r3, #32
 800633c:	2b00      	cmp	r3, #0
 800633e:	d007      	beq.n	8006350 <HAL_TIM_IRQHandler+0x1fc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	f06f 0220 	mvn.w	r2, #32
 8006348:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800634a:	6878      	ldr	r0, [r7, #4]
 800634c:	f001 f944 	bl	80075d8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006350:	bf00      	nop
 8006352:	3710      	adds	r7, #16
 8006354:	46bd      	mov	sp, r7
 8006356:	bd80      	pop	{r7, pc}

08006358 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8006358:	b580      	push	{r7, lr}
 800635a:	b086      	sub	sp, #24
 800635c:	af00      	add	r7, sp, #0
 800635e:	60f8      	str	r0, [r7, #12]
 8006360:	60b9      	str	r1, [r7, #8]
 8006362:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006364:	2300      	movs	r3, #0
 8006366:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006368:	68fb      	ldr	r3, [r7, #12]
 800636a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800636e:	2b01      	cmp	r3, #1
 8006370:	d101      	bne.n	8006376 <HAL_TIM_IC_ConfigChannel+0x1e>
 8006372:	2302      	movs	r3, #2
 8006374:	e088      	b.n	8006488 <HAL_TIM_IC_ConfigChannel+0x130>
 8006376:	68fb      	ldr	r3, [r7, #12]
 8006378:	2201      	movs	r2, #1
 800637a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	2b00      	cmp	r3, #0
 8006382:	d11b      	bne.n	80063bc <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8006384:	68fb      	ldr	r3, [r7, #12]
 8006386:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8006388:	68bb      	ldr	r3, [r7, #8]
 800638a:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800638c:	68bb      	ldr	r3, [r7, #8]
 800638e:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8006390:	68bb      	ldr	r3, [r7, #8]
 8006392:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 8006394:	f000 fe36 	bl	8007004 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8006398:	68fb      	ldr	r3, [r7, #12]
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	699a      	ldr	r2, [r3, #24]
 800639e:	68fb      	ldr	r3, [r7, #12]
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	f022 020c 	bic.w	r2, r2, #12
 80063a6:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 80063a8:	68fb      	ldr	r3, [r7, #12]
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	6999      	ldr	r1, [r3, #24]
 80063ae:	68bb      	ldr	r3, [r7, #8]
 80063b0:	689a      	ldr	r2, [r3, #8]
 80063b2:	68fb      	ldr	r3, [r7, #12]
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	430a      	orrs	r2, r1
 80063b8:	619a      	str	r2, [r3, #24]
 80063ba:	e060      	b.n	800647e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	2b04      	cmp	r3, #4
 80063c0:	d11c      	bne.n	80063fc <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 80063c2:	68fb      	ldr	r3, [r7, #12]
 80063c4:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80063c6:	68bb      	ldr	r3, [r7, #8]
 80063c8:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80063ca:	68bb      	ldr	r3, [r7, #8]
 80063cc:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80063ce:	68bb      	ldr	r3, [r7, #8]
 80063d0:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 80063d2:	f000 feb4 	bl	800713e <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 80063d6:	68fb      	ldr	r3, [r7, #12]
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	699a      	ldr	r2, [r3, #24]
 80063dc:	68fb      	ldr	r3, [r7, #12]
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 80063e4:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 80063e6:	68fb      	ldr	r3, [r7, #12]
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	6999      	ldr	r1, [r3, #24]
 80063ec:	68bb      	ldr	r3, [r7, #8]
 80063ee:	689b      	ldr	r3, [r3, #8]
 80063f0:	021a      	lsls	r2, r3, #8
 80063f2:	68fb      	ldr	r3, [r7, #12]
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	430a      	orrs	r2, r1
 80063f8:	619a      	str	r2, [r3, #24]
 80063fa:	e040      	b.n	800647e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	2b08      	cmp	r3, #8
 8006400:	d11b      	bne.n	800643a <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8006402:	68fb      	ldr	r3, [r7, #12]
 8006404:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8006406:	68bb      	ldr	r3, [r7, #8]
 8006408:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800640a:	68bb      	ldr	r3, [r7, #8]
 800640c:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800640e:	68bb      	ldr	r3, [r7, #8]
 8006410:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 8006412:	f000 ff01 	bl	8007218 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8006416:	68fb      	ldr	r3, [r7, #12]
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	69da      	ldr	r2, [r3, #28]
 800641c:	68fb      	ldr	r3, [r7, #12]
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	f022 020c 	bic.w	r2, r2, #12
 8006424:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8006426:	68fb      	ldr	r3, [r7, #12]
 8006428:	681b      	ldr	r3, [r3, #0]
 800642a:	69d9      	ldr	r1, [r3, #28]
 800642c:	68bb      	ldr	r3, [r7, #8]
 800642e:	689a      	ldr	r2, [r3, #8]
 8006430:	68fb      	ldr	r3, [r7, #12]
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	430a      	orrs	r2, r1
 8006436:	61da      	str	r2, [r3, #28]
 8006438:	e021      	b.n	800647e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	2b0c      	cmp	r3, #12
 800643e:	d11c      	bne.n	800647a <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8006440:	68fb      	ldr	r3, [r7, #12]
 8006442:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8006444:	68bb      	ldr	r3, [r7, #8]
 8006446:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8006448:	68bb      	ldr	r3, [r7, #8]
 800644a:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800644c:	68bb      	ldr	r3, [r7, #8]
 800644e:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 8006450:	f000 ff1e 	bl	8007290 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8006454:	68fb      	ldr	r3, [r7, #12]
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	69da      	ldr	r2, [r3, #28]
 800645a:	68fb      	ldr	r3, [r7, #12]
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8006462:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8006464:	68fb      	ldr	r3, [r7, #12]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	69d9      	ldr	r1, [r3, #28]
 800646a:	68bb      	ldr	r3, [r7, #8]
 800646c:	689b      	ldr	r3, [r3, #8]
 800646e:	021a      	lsls	r2, r3, #8
 8006470:	68fb      	ldr	r3, [r7, #12]
 8006472:	681b      	ldr	r3, [r3, #0]
 8006474:	430a      	orrs	r2, r1
 8006476:	61da      	str	r2, [r3, #28]
 8006478:	e001      	b.n	800647e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 800647a:	2301      	movs	r3, #1
 800647c:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 800647e:	68fb      	ldr	r3, [r7, #12]
 8006480:	2200      	movs	r2, #0
 8006482:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006486:	7dfb      	ldrb	r3, [r7, #23]
}
 8006488:	4618      	mov	r0, r3
 800648a:	3718      	adds	r7, #24
 800648c:	46bd      	mov	sp, r7
 800648e:	bd80      	pop	{r7, pc}

08006490 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006490:	b580      	push	{r7, lr}
 8006492:	b086      	sub	sp, #24
 8006494:	af00      	add	r7, sp, #0
 8006496:	60f8      	str	r0, [r7, #12]
 8006498:	60b9      	str	r1, [r7, #8]
 800649a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800649c:	2300      	movs	r3, #0
 800649e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80064a0:	68fb      	ldr	r3, [r7, #12]
 80064a2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80064a6:	2b01      	cmp	r3, #1
 80064a8:	d101      	bne.n	80064ae <HAL_TIM_PWM_ConfigChannel+0x1e>
 80064aa:	2302      	movs	r3, #2
 80064ac:	e0ff      	b.n	80066ae <HAL_TIM_PWM_ConfigChannel+0x21e>
 80064ae:	68fb      	ldr	r3, [r7, #12]
 80064b0:	2201      	movs	r2, #1
 80064b2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	2b14      	cmp	r3, #20
 80064ba:	f200 80f0 	bhi.w	800669e <HAL_TIM_PWM_ConfigChannel+0x20e>
 80064be:	a201      	add	r2, pc, #4	@ (adr r2, 80064c4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80064c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80064c4:	08006519 	.word	0x08006519
 80064c8:	0800669f 	.word	0x0800669f
 80064cc:	0800669f 	.word	0x0800669f
 80064d0:	0800669f 	.word	0x0800669f
 80064d4:	08006559 	.word	0x08006559
 80064d8:	0800669f 	.word	0x0800669f
 80064dc:	0800669f 	.word	0x0800669f
 80064e0:	0800669f 	.word	0x0800669f
 80064e4:	0800659b 	.word	0x0800659b
 80064e8:	0800669f 	.word	0x0800669f
 80064ec:	0800669f 	.word	0x0800669f
 80064f0:	0800669f 	.word	0x0800669f
 80064f4:	080065db 	.word	0x080065db
 80064f8:	0800669f 	.word	0x0800669f
 80064fc:	0800669f 	.word	0x0800669f
 8006500:	0800669f 	.word	0x0800669f
 8006504:	0800661d 	.word	0x0800661d
 8006508:	0800669f 	.word	0x0800669f
 800650c:	0800669f 	.word	0x0800669f
 8006510:	0800669f 	.word	0x0800669f
 8006514:	0800665d 	.word	0x0800665d
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006518:	68fb      	ldr	r3, [r7, #12]
 800651a:	681b      	ldr	r3, [r3, #0]
 800651c:	68b9      	ldr	r1, [r7, #8]
 800651e:	4618      	mov	r0, r3
 8006520:	f000 fa9a 	bl	8006a58 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006524:	68fb      	ldr	r3, [r7, #12]
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	699a      	ldr	r2, [r3, #24]
 800652a:	68fb      	ldr	r3, [r7, #12]
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	f042 0208 	orr.w	r2, r2, #8
 8006532:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006534:	68fb      	ldr	r3, [r7, #12]
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	699a      	ldr	r2, [r3, #24]
 800653a:	68fb      	ldr	r3, [r7, #12]
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	f022 0204 	bic.w	r2, r2, #4
 8006542:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	6999      	ldr	r1, [r3, #24]
 800654a:	68bb      	ldr	r3, [r7, #8]
 800654c:	691a      	ldr	r2, [r3, #16]
 800654e:	68fb      	ldr	r3, [r7, #12]
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	430a      	orrs	r2, r1
 8006554:	619a      	str	r2, [r3, #24]
      break;
 8006556:	e0a5      	b.n	80066a4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006558:	68fb      	ldr	r3, [r7, #12]
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	68b9      	ldr	r1, [r7, #8]
 800655e:	4618      	mov	r0, r3
 8006560:	f000 fb0a 	bl	8006b78 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006564:	68fb      	ldr	r3, [r7, #12]
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	699a      	ldr	r2, [r3, #24]
 800656a:	68fb      	ldr	r3, [r7, #12]
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006572:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006574:	68fb      	ldr	r3, [r7, #12]
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	699a      	ldr	r2, [r3, #24]
 800657a:	68fb      	ldr	r3, [r7, #12]
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006582:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006584:	68fb      	ldr	r3, [r7, #12]
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	6999      	ldr	r1, [r3, #24]
 800658a:	68bb      	ldr	r3, [r7, #8]
 800658c:	691b      	ldr	r3, [r3, #16]
 800658e:	021a      	lsls	r2, r3, #8
 8006590:	68fb      	ldr	r3, [r7, #12]
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	430a      	orrs	r2, r1
 8006596:	619a      	str	r2, [r3, #24]
      break;
 8006598:	e084      	b.n	80066a4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800659a:	68fb      	ldr	r3, [r7, #12]
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	68b9      	ldr	r1, [r7, #8]
 80065a0:	4618      	mov	r0, r3
 80065a2:	f000 fb73 	bl	8006c8c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80065a6:	68fb      	ldr	r3, [r7, #12]
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	69da      	ldr	r2, [r3, #28]
 80065ac:	68fb      	ldr	r3, [r7, #12]
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	f042 0208 	orr.w	r2, r2, #8
 80065b4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80065b6:	68fb      	ldr	r3, [r7, #12]
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	69da      	ldr	r2, [r3, #28]
 80065bc:	68fb      	ldr	r3, [r7, #12]
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	f022 0204 	bic.w	r2, r2, #4
 80065c4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80065c6:	68fb      	ldr	r3, [r7, #12]
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	69d9      	ldr	r1, [r3, #28]
 80065cc:	68bb      	ldr	r3, [r7, #8]
 80065ce:	691a      	ldr	r2, [r3, #16]
 80065d0:	68fb      	ldr	r3, [r7, #12]
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	430a      	orrs	r2, r1
 80065d6:	61da      	str	r2, [r3, #28]
      break;
 80065d8:	e064      	b.n	80066a4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80065da:	68fb      	ldr	r3, [r7, #12]
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	68b9      	ldr	r1, [r7, #8]
 80065e0:	4618      	mov	r0, r3
 80065e2:	f000 fbdb 	bl	8006d9c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80065e6:	68fb      	ldr	r3, [r7, #12]
 80065e8:	681b      	ldr	r3, [r3, #0]
 80065ea:	69da      	ldr	r2, [r3, #28]
 80065ec:	68fb      	ldr	r3, [r7, #12]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80065f4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80065f6:	68fb      	ldr	r3, [r7, #12]
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	69da      	ldr	r2, [r3, #28]
 80065fc:	68fb      	ldr	r3, [r7, #12]
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006604:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	69d9      	ldr	r1, [r3, #28]
 800660c:	68bb      	ldr	r3, [r7, #8]
 800660e:	691b      	ldr	r3, [r3, #16]
 8006610:	021a      	lsls	r2, r3, #8
 8006612:	68fb      	ldr	r3, [r7, #12]
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	430a      	orrs	r2, r1
 8006618:	61da      	str	r2, [r3, #28]
      break;
 800661a:	e043      	b.n	80066a4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800661c:	68fb      	ldr	r3, [r7, #12]
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	68b9      	ldr	r1, [r7, #8]
 8006622:	4618      	mov	r0, r3
 8006624:	f000 fc24 	bl	8006e70 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8006628:	68fb      	ldr	r3, [r7, #12]
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800662e:	68fb      	ldr	r3, [r7, #12]
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	f042 0208 	orr.w	r2, r2, #8
 8006636:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8006638:	68fb      	ldr	r3, [r7, #12]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800663e:	68fb      	ldr	r3, [r7, #12]
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	f022 0204 	bic.w	r2, r2, #4
 8006646:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8006648:	68fb      	ldr	r3, [r7, #12]
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800664e:	68bb      	ldr	r3, [r7, #8]
 8006650:	691a      	ldr	r2, [r3, #16]
 8006652:	68fb      	ldr	r3, [r7, #12]
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	430a      	orrs	r2, r1
 8006658:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800665a:	e023      	b.n	80066a4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800665c:	68fb      	ldr	r3, [r7, #12]
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	68b9      	ldr	r1, [r7, #8]
 8006662:	4618      	mov	r0, r3
 8006664:	f000 fc68 	bl	8006f38 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8006668:	68fb      	ldr	r3, [r7, #12]
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800666e:	68fb      	ldr	r3, [r7, #12]
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006676:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8006678:	68fb      	ldr	r3, [r7, #12]
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800667e:	68fb      	ldr	r3, [r7, #12]
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006686:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8006688:	68fb      	ldr	r3, [r7, #12]
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800668e:	68bb      	ldr	r3, [r7, #8]
 8006690:	691b      	ldr	r3, [r3, #16]
 8006692:	021a      	lsls	r2, r3, #8
 8006694:	68fb      	ldr	r3, [r7, #12]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	430a      	orrs	r2, r1
 800669a:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800669c:	e002      	b.n	80066a4 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800669e:	2301      	movs	r3, #1
 80066a0:	75fb      	strb	r3, [r7, #23]
      break;
 80066a2:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80066a4:	68fb      	ldr	r3, [r7, #12]
 80066a6:	2200      	movs	r2, #0
 80066a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80066ac:	7dfb      	ldrb	r3, [r7, #23]
}
 80066ae:	4618      	mov	r0, r3
 80066b0:	3718      	adds	r7, #24
 80066b2:	46bd      	mov	sp, r7
 80066b4:	bd80      	pop	{r7, pc}
 80066b6:	bf00      	nop

080066b8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80066b8:	b580      	push	{r7, lr}
 80066ba:	b084      	sub	sp, #16
 80066bc:	af00      	add	r7, sp, #0
 80066be:	6078      	str	r0, [r7, #4]
 80066c0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80066c2:	2300      	movs	r3, #0
 80066c4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80066cc:	2b01      	cmp	r3, #1
 80066ce:	d101      	bne.n	80066d4 <HAL_TIM_ConfigClockSource+0x1c>
 80066d0:	2302      	movs	r3, #2
 80066d2:	e0b6      	b.n	8006842 <HAL_TIM_ConfigClockSource+0x18a>
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	2201      	movs	r2, #1
 80066d8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	2202      	movs	r2, #2
 80066e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	689b      	ldr	r3, [r3, #8]
 80066ea:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80066ec:	68bb      	ldr	r3, [r7, #8]
 80066ee:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80066f2:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80066f6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80066f8:	68bb      	ldr	r3, [r7, #8]
 80066fa:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80066fe:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	68ba      	ldr	r2, [r7, #8]
 8006706:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006708:	683b      	ldr	r3, [r7, #0]
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006710:	d03e      	beq.n	8006790 <HAL_TIM_ConfigClockSource+0xd8>
 8006712:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006716:	f200 8087 	bhi.w	8006828 <HAL_TIM_ConfigClockSource+0x170>
 800671a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800671e:	f000 8086 	beq.w	800682e <HAL_TIM_ConfigClockSource+0x176>
 8006722:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006726:	d87f      	bhi.n	8006828 <HAL_TIM_ConfigClockSource+0x170>
 8006728:	2b70      	cmp	r3, #112	@ 0x70
 800672a:	d01a      	beq.n	8006762 <HAL_TIM_ConfigClockSource+0xaa>
 800672c:	2b70      	cmp	r3, #112	@ 0x70
 800672e:	d87b      	bhi.n	8006828 <HAL_TIM_ConfigClockSource+0x170>
 8006730:	2b60      	cmp	r3, #96	@ 0x60
 8006732:	d050      	beq.n	80067d6 <HAL_TIM_ConfigClockSource+0x11e>
 8006734:	2b60      	cmp	r3, #96	@ 0x60
 8006736:	d877      	bhi.n	8006828 <HAL_TIM_ConfigClockSource+0x170>
 8006738:	2b50      	cmp	r3, #80	@ 0x50
 800673a:	d03c      	beq.n	80067b6 <HAL_TIM_ConfigClockSource+0xfe>
 800673c:	2b50      	cmp	r3, #80	@ 0x50
 800673e:	d873      	bhi.n	8006828 <HAL_TIM_ConfigClockSource+0x170>
 8006740:	2b40      	cmp	r3, #64	@ 0x40
 8006742:	d058      	beq.n	80067f6 <HAL_TIM_ConfigClockSource+0x13e>
 8006744:	2b40      	cmp	r3, #64	@ 0x40
 8006746:	d86f      	bhi.n	8006828 <HAL_TIM_ConfigClockSource+0x170>
 8006748:	2b30      	cmp	r3, #48	@ 0x30
 800674a:	d064      	beq.n	8006816 <HAL_TIM_ConfigClockSource+0x15e>
 800674c:	2b30      	cmp	r3, #48	@ 0x30
 800674e:	d86b      	bhi.n	8006828 <HAL_TIM_ConfigClockSource+0x170>
 8006750:	2b20      	cmp	r3, #32
 8006752:	d060      	beq.n	8006816 <HAL_TIM_ConfigClockSource+0x15e>
 8006754:	2b20      	cmp	r3, #32
 8006756:	d867      	bhi.n	8006828 <HAL_TIM_ConfigClockSource+0x170>
 8006758:	2b00      	cmp	r3, #0
 800675a:	d05c      	beq.n	8006816 <HAL_TIM_ConfigClockSource+0x15e>
 800675c:	2b10      	cmp	r3, #16
 800675e:	d05a      	beq.n	8006816 <HAL_TIM_ConfigClockSource+0x15e>
 8006760:	e062      	b.n	8006828 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006766:	683b      	ldr	r3, [r7, #0]
 8006768:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800676a:	683b      	ldr	r3, [r7, #0]
 800676c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800676e:	683b      	ldr	r3, [r7, #0]
 8006770:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006772:	f000 fde5 	bl	8007340 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	689b      	ldr	r3, [r3, #8]
 800677c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800677e:	68bb      	ldr	r3, [r7, #8]
 8006780:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8006784:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	68ba      	ldr	r2, [r7, #8]
 800678c:	609a      	str	r2, [r3, #8]
      break;
 800678e:	e04f      	b.n	8006830 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006794:	683b      	ldr	r3, [r7, #0]
 8006796:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006798:	683b      	ldr	r3, [r7, #0]
 800679a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800679c:	683b      	ldr	r3, [r7, #0]
 800679e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80067a0:	f000 fdce 	bl	8007340 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	689a      	ldr	r2, [r3, #8]
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80067b2:	609a      	str	r2, [r3, #8]
      break;
 80067b4:	e03c      	b.n	8006830 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80067ba:	683b      	ldr	r3, [r7, #0]
 80067bc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80067be:	683b      	ldr	r3, [r7, #0]
 80067c0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80067c2:	461a      	mov	r2, r3
 80067c4:	f000 fc8c 	bl	80070e0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	2150      	movs	r1, #80	@ 0x50
 80067ce:	4618      	mov	r0, r3
 80067d0:	f000 fd9b 	bl	800730a <TIM_ITRx_SetConfig>
      break;
 80067d4:	e02c      	b.n	8006830 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80067da:	683b      	ldr	r3, [r7, #0]
 80067dc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80067de:	683b      	ldr	r3, [r7, #0]
 80067e0:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80067e2:	461a      	mov	r2, r3
 80067e4:	f000 fce8 	bl	80071b8 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	2160      	movs	r1, #96	@ 0x60
 80067ee:	4618      	mov	r0, r3
 80067f0:	f000 fd8b 	bl	800730a <TIM_ITRx_SetConfig>
      break;
 80067f4:	e01c      	b.n	8006830 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80067fa:	683b      	ldr	r3, [r7, #0]
 80067fc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80067fe:	683b      	ldr	r3, [r7, #0]
 8006800:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006802:	461a      	mov	r2, r3
 8006804:	f000 fc6c 	bl	80070e0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	681b      	ldr	r3, [r3, #0]
 800680c:	2140      	movs	r1, #64	@ 0x40
 800680e:	4618      	mov	r0, r3
 8006810:	f000 fd7b 	bl	800730a <TIM_ITRx_SetConfig>
      break;
 8006814:	e00c      	b.n	8006830 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	681a      	ldr	r2, [r3, #0]
 800681a:	683b      	ldr	r3, [r7, #0]
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	4619      	mov	r1, r3
 8006820:	4610      	mov	r0, r2
 8006822:	f000 fd72 	bl	800730a <TIM_ITRx_SetConfig>
      break;
 8006826:	e003      	b.n	8006830 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8006828:	2301      	movs	r3, #1
 800682a:	73fb      	strb	r3, [r7, #15]
      break;
 800682c:	e000      	b.n	8006830 <HAL_TIM_ConfigClockSource+0x178>
      break;
 800682e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	2201      	movs	r2, #1
 8006834:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	2200      	movs	r2, #0
 800683c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006840:	7bfb      	ldrb	r3, [r7, #15]
}
 8006842:	4618      	mov	r0, r3
 8006844:	3710      	adds	r7, #16
 8006846:	46bd      	mov	sp, r7
 8006848:	bd80      	pop	{r7, pc}
	...

0800684c <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800684c:	b480      	push	{r7}
 800684e:	b085      	sub	sp, #20
 8006850:	af00      	add	r7, sp, #0
 8006852:	6078      	str	r0, [r7, #4]
 8006854:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8006856:	2300      	movs	r3, #0
 8006858:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 800685a:	683b      	ldr	r3, [r7, #0]
 800685c:	2b0c      	cmp	r3, #12
 800685e:	d831      	bhi.n	80068c4 <HAL_TIM_ReadCapturedValue+0x78>
 8006860:	a201      	add	r2, pc, #4	@ (adr r2, 8006868 <HAL_TIM_ReadCapturedValue+0x1c>)
 8006862:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006866:	bf00      	nop
 8006868:	0800689d 	.word	0x0800689d
 800686c:	080068c5 	.word	0x080068c5
 8006870:	080068c5 	.word	0x080068c5
 8006874:	080068c5 	.word	0x080068c5
 8006878:	080068a7 	.word	0x080068a7
 800687c:	080068c5 	.word	0x080068c5
 8006880:	080068c5 	.word	0x080068c5
 8006884:	080068c5 	.word	0x080068c5
 8006888:	080068b1 	.word	0x080068b1
 800688c:	080068c5 	.word	0x080068c5
 8006890:	080068c5 	.word	0x080068c5
 8006894:	080068c5 	.word	0x080068c5
 8006898:	080068bb 	.word	0x080068bb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80068a2:	60fb      	str	r3, [r7, #12]

      break;
 80068a4:	e00f      	b.n	80068c6 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80068ac:	60fb      	str	r3, [r7, #12]

      break;
 80068ae:	e00a      	b.n	80068c6 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80068b6:	60fb      	str	r3, [r7, #12]

      break;
 80068b8:	e005      	b.n	80068c6 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	681b      	ldr	r3, [r3, #0]
 80068be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80068c0:	60fb      	str	r3, [r7, #12]

      break;
 80068c2:	e000      	b.n	80068c6 <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 80068c4:	bf00      	nop
  }

  return tmpreg;
 80068c6:	68fb      	ldr	r3, [r7, #12]
}
 80068c8:	4618      	mov	r0, r3
 80068ca:	3714      	adds	r7, #20
 80068cc:	46bd      	mov	sp, r7
 80068ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068d2:	4770      	bx	lr

080068d4 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80068d4:	b480      	push	{r7}
 80068d6:	b083      	sub	sp, #12
 80068d8:	af00      	add	r7, sp, #0
 80068da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80068dc:	bf00      	nop
 80068de:	370c      	adds	r7, #12
 80068e0:	46bd      	mov	sp, r7
 80068e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068e6:	4770      	bx	lr

080068e8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80068e8:	b480      	push	{r7}
 80068ea:	b083      	sub	sp, #12
 80068ec:	af00      	add	r7, sp, #0
 80068ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80068f0:	bf00      	nop
 80068f2:	370c      	adds	r7, #12
 80068f4:	46bd      	mov	sp, r7
 80068f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068fa:	4770      	bx	lr

080068fc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80068fc:	b480      	push	{r7}
 80068fe:	b083      	sub	sp, #12
 8006900:	af00      	add	r7, sp, #0
 8006902:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006904:	bf00      	nop
 8006906:	370c      	adds	r7, #12
 8006908:	46bd      	mov	sp, r7
 800690a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800690e:	4770      	bx	lr

08006910 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006910:	b480      	push	{r7}
 8006912:	b083      	sub	sp, #12
 8006914:	af00      	add	r7, sp, #0
 8006916:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006918:	bf00      	nop
 800691a:	370c      	adds	r7, #12
 800691c:	46bd      	mov	sp, r7
 800691e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006922:	4770      	bx	lr

08006924 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006924:	b480      	push	{r7}
 8006926:	b085      	sub	sp, #20
 8006928:	af00      	add	r7, sp, #0
 800692a:	6078      	str	r0, [r7, #4]
 800692c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	4a40      	ldr	r2, [pc, #256]	@ (8006a38 <TIM_Base_SetConfig+0x114>)
 8006938:	4293      	cmp	r3, r2
 800693a:	d013      	beq.n	8006964 <TIM_Base_SetConfig+0x40>
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006942:	d00f      	beq.n	8006964 <TIM_Base_SetConfig+0x40>
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	4a3d      	ldr	r2, [pc, #244]	@ (8006a3c <TIM_Base_SetConfig+0x118>)
 8006948:	4293      	cmp	r3, r2
 800694a:	d00b      	beq.n	8006964 <TIM_Base_SetConfig+0x40>
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	4a3c      	ldr	r2, [pc, #240]	@ (8006a40 <TIM_Base_SetConfig+0x11c>)
 8006950:	4293      	cmp	r3, r2
 8006952:	d007      	beq.n	8006964 <TIM_Base_SetConfig+0x40>
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	4a3b      	ldr	r2, [pc, #236]	@ (8006a44 <TIM_Base_SetConfig+0x120>)
 8006958:	4293      	cmp	r3, r2
 800695a:	d003      	beq.n	8006964 <TIM_Base_SetConfig+0x40>
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	4a3a      	ldr	r2, [pc, #232]	@ (8006a48 <TIM_Base_SetConfig+0x124>)
 8006960:	4293      	cmp	r3, r2
 8006962:	d108      	bne.n	8006976 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006964:	68fb      	ldr	r3, [r7, #12]
 8006966:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800696a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800696c:	683b      	ldr	r3, [r7, #0]
 800696e:	685b      	ldr	r3, [r3, #4]
 8006970:	68fa      	ldr	r2, [r7, #12]
 8006972:	4313      	orrs	r3, r2
 8006974:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	4a2f      	ldr	r2, [pc, #188]	@ (8006a38 <TIM_Base_SetConfig+0x114>)
 800697a:	4293      	cmp	r3, r2
 800697c:	d01f      	beq.n	80069be <TIM_Base_SetConfig+0x9a>
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006984:	d01b      	beq.n	80069be <TIM_Base_SetConfig+0x9a>
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	4a2c      	ldr	r2, [pc, #176]	@ (8006a3c <TIM_Base_SetConfig+0x118>)
 800698a:	4293      	cmp	r3, r2
 800698c:	d017      	beq.n	80069be <TIM_Base_SetConfig+0x9a>
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	4a2b      	ldr	r2, [pc, #172]	@ (8006a40 <TIM_Base_SetConfig+0x11c>)
 8006992:	4293      	cmp	r3, r2
 8006994:	d013      	beq.n	80069be <TIM_Base_SetConfig+0x9a>
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	4a2a      	ldr	r2, [pc, #168]	@ (8006a44 <TIM_Base_SetConfig+0x120>)
 800699a:	4293      	cmp	r3, r2
 800699c:	d00f      	beq.n	80069be <TIM_Base_SetConfig+0x9a>
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	4a29      	ldr	r2, [pc, #164]	@ (8006a48 <TIM_Base_SetConfig+0x124>)
 80069a2:	4293      	cmp	r3, r2
 80069a4:	d00b      	beq.n	80069be <TIM_Base_SetConfig+0x9a>
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	4a28      	ldr	r2, [pc, #160]	@ (8006a4c <TIM_Base_SetConfig+0x128>)
 80069aa:	4293      	cmp	r3, r2
 80069ac:	d007      	beq.n	80069be <TIM_Base_SetConfig+0x9a>
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	4a27      	ldr	r2, [pc, #156]	@ (8006a50 <TIM_Base_SetConfig+0x12c>)
 80069b2:	4293      	cmp	r3, r2
 80069b4:	d003      	beq.n	80069be <TIM_Base_SetConfig+0x9a>
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	4a26      	ldr	r2, [pc, #152]	@ (8006a54 <TIM_Base_SetConfig+0x130>)
 80069ba:	4293      	cmp	r3, r2
 80069bc:	d108      	bne.n	80069d0 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80069be:	68fb      	ldr	r3, [r7, #12]
 80069c0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80069c4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80069c6:	683b      	ldr	r3, [r7, #0]
 80069c8:	68db      	ldr	r3, [r3, #12]
 80069ca:	68fa      	ldr	r2, [r7, #12]
 80069cc:	4313      	orrs	r3, r2
 80069ce:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80069d0:	68fb      	ldr	r3, [r7, #12]
 80069d2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80069d6:	683b      	ldr	r3, [r7, #0]
 80069d8:	695b      	ldr	r3, [r3, #20]
 80069da:	4313      	orrs	r3, r2
 80069dc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	68fa      	ldr	r2, [r7, #12]
 80069e2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80069e4:	683b      	ldr	r3, [r7, #0]
 80069e6:	689a      	ldr	r2, [r3, #8]
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80069ec:	683b      	ldr	r3, [r7, #0]
 80069ee:	681a      	ldr	r2, [r3, #0]
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	4a10      	ldr	r2, [pc, #64]	@ (8006a38 <TIM_Base_SetConfig+0x114>)
 80069f8:	4293      	cmp	r3, r2
 80069fa:	d00f      	beq.n	8006a1c <TIM_Base_SetConfig+0xf8>
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	4a12      	ldr	r2, [pc, #72]	@ (8006a48 <TIM_Base_SetConfig+0x124>)
 8006a00:	4293      	cmp	r3, r2
 8006a02:	d00b      	beq.n	8006a1c <TIM_Base_SetConfig+0xf8>
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	4a11      	ldr	r2, [pc, #68]	@ (8006a4c <TIM_Base_SetConfig+0x128>)
 8006a08:	4293      	cmp	r3, r2
 8006a0a:	d007      	beq.n	8006a1c <TIM_Base_SetConfig+0xf8>
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	4a10      	ldr	r2, [pc, #64]	@ (8006a50 <TIM_Base_SetConfig+0x12c>)
 8006a10:	4293      	cmp	r3, r2
 8006a12:	d003      	beq.n	8006a1c <TIM_Base_SetConfig+0xf8>
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	4a0f      	ldr	r2, [pc, #60]	@ (8006a54 <TIM_Base_SetConfig+0x130>)
 8006a18:	4293      	cmp	r3, r2
 8006a1a:	d103      	bne.n	8006a24 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006a1c:	683b      	ldr	r3, [r7, #0]
 8006a1e:	691a      	ldr	r2, [r3, #16]
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	2201      	movs	r2, #1
 8006a28:	615a      	str	r2, [r3, #20]
}
 8006a2a:	bf00      	nop
 8006a2c:	3714      	adds	r7, #20
 8006a2e:	46bd      	mov	sp, r7
 8006a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a34:	4770      	bx	lr
 8006a36:	bf00      	nop
 8006a38:	40012c00 	.word	0x40012c00
 8006a3c:	40000400 	.word	0x40000400
 8006a40:	40000800 	.word	0x40000800
 8006a44:	40000c00 	.word	0x40000c00
 8006a48:	40013400 	.word	0x40013400
 8006a4c:	40014000 	.word	0x40014000
 8006a50:	40014400 	.word	0x40014400
 8006a54:	40014800 	.word	0x40014800

08006a58 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006a58:	b480      	push	{r7}
 8006a5a:	b087      	sub	sp, #28
 8006a5c:	af00      	add	r7, sp, #0
 8006a5e:	6078      	str	r0, [r7, #4]
 8006a60:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	6a1b      	ldr	r3, [r3, #32]
 8006a66:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	6a1b      	ldr	r3, [r3, #32]
 8006a6c:	f023 0201 	bic.w	r2, r3, #1
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	685b      	ldr	r3, [r3, #4]
 8006a78:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	699b      	ldr	r3, [r3, #24]
 8006a7e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006a80:	68fb      	ldr	r3, [r7, #12]
 8006a82:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006a86:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006a8a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006a8c:	68fb      	ldr	r3, [r7, #12]
 8006a8e:	f023 0303 	bic.w	r3, r3, #3
 8006a92:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006a94:	683b      	ldr	r3, [r7, #0]
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	68fa      	ldr	r2, [r7, #12]
 8006a9a:	4313      	orrs	r3, r2
 8006a9c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006a9e:	697b      	ldr	r3, [r7, #20]
 8006aa0:	f023 0302 	bic.w	r3, r3, #2
 8006aa4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006aa6:	683b      	ldr	r3, [r7, #0]
 8006aa8:	689b      	ldr	r3, [r3, #8]
 8006aaa:	697a      	ldr	r2, [r7, #20]
 8006aac:	4313      	orrs	r3, r2
 8006aae:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	4a2c      	ldr	r2, [pc, #176]	@ (8006b64 <TIM_OC1_SetConfig+0x10c>)
 8006ab4:	4293      	cmp	r3, r2
 8006ab6:	d00f      	beq.n	8006ad8 <TIM_OC1_SetConfig+0x80>
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	4a2b      	ldr	r2, [pc, #172]	@ (8006b68 <TIM_OC1_SetConfig+0x110>)
 8006abc:	4293      	cmp	r3, r2
 8006abe:	d00b      	beq.n	8006ad8 <TIM_OC1_SetConfig+0x80>
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	4a2a      	ldr	r2, [pc, #168]	@ (8006b6c <TIM_OC1_SetConfig+0x114>)
 8006ac4:	4293      	cmp	r3, r2
 8006ac6:	d007      	beq.n	8006ad8 <TIM_OC1_SetConfig+0x80>
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	4a29      	ldr	r2, [pc, #164]	@ (8006b70 <TIM_OC1_SetConfig+0x118>)
 8006acc:	4293      	cmp	r3, r2
 8006ace:	d003      	beq.n	8006ad8 <TIM_OC1_SetConfig+0x80>
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	4a28      	ldr	r2, [pc, #160]	@ (8006b74 <TIM_OC1_SetConfig+0x11c>)
 8006ad4:	4293      	cmp	r3, r2
 8006ad6:	d10c      	bne.n	8006af2 <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006ad8:	697b      	ldr	r3, [r7, #20]
 8006ada:	f023 0308 	bic.w	r3, r3, #8
 8006ade:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006ae0:	683b      	ldr	r3, [r7, #0]
 8006ae2:	68db      	ldr	r3, [r3, #12]
 8006ae4:	697a      	ldr	r2, [r7, #20]
 8006ae6:	4313      	orrs	r3, r2
 8006ae8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006aea:	697b      	ldr	r3, [r7, #20]
 8006aec:	f023 0304 	bic.w	r3, r3, #4
 8006af0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	4a1b      	ldr	r2, [pc, #108]	@ (8006b64 <TIM_OC1_SetConfig+0x10c>)
 8006af6:	4293      	cmp	r3, r2
 8006af8:	d00f      	beq.n	8006b1a <TIM_OC1_SetConfig+0xc2>
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	4a1a      	ldr	r2, [pc, #104]	@ (8006b68 <TIM_OC1_SetConfig+0x110>)
 8006afe:	4293      	cmp	r3, r2
 8006b00:	d00b      	beq.n	8006b1a <TIM_OC1_SetConfig+0xc2>
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	4a19      	ldr	r2, [pc, #100]	@ (8006b6c <TIM_OC1_SetConfig+0x114>)
 8006b06:	4293      	cmp	r3, r2
 8006b08:	d007      	beq.n	8006b1a <TIM_OC1_SetConfig+0xc2>
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	4a18      	ldr	r2, [pc, #96]	@ (8006b70 <TIM_OC1_SetConfig+0x118>)
 8006b0e:	4293      	cmp	r3, r2
 8006b10:	d003      	beq.n	8006b1a <TIM_OC1_SetConfig+0xc2>
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	4a17      	ldr	r2, [pc, #92]	@ (8006b74 <TIM_OC1_SetConfig+0x11c>)
 8006b16:	4293      	cmp	r3, r2
 8006b18:	d111      	bne.n	8006b3e <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006b1a:	693b      	ldr	r3, [r7, #16]
 8006b1c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006b20:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006b22:	693b      	ldr	r3, [r7, #16]
 8006b24:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006b28:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006b2a:	683b      	ldr	r3, [r7, #0]
 8006b2c:	695b      	ldr	r3, [r3, #20]
 8006b2e:	693a      	ldr	r2, [r7, #16]
 8006b30:	4313      	orrs	r3, r2
 8006b32:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006b34:	683b      	ldr	r3, [r7, #0]
 8006b36:	699b      	ldr	r3, [r3, #24]
 8006b38:	693a      	ldr	r2, [r7, #16]
 8006b3a:	4313      	orrs	r3, r2
 8006b3c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	693a      	ldr	r2, [r7, #16]
 8006b42:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	68fa      	ldr	r2, [r7, #12]
 8006b48:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006b4a:	683b      	ldr	r3, [r7, #0]
 8006b4c:	685a      	ldr	r2, [r3, #4]
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	697a      	ldr	r2, [r7, #20]
 8006b56:	621a      	str	r2, [r3, #32]
}
 8006b58:	bf00      	nop
 8006b5a:	371c      	adds	r7, #28
 8006b5c:	46bd      	mov	sp, r7
 8006b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b62:	4770      	bx	lr
 8006b64:	40012c00 	.word	0x40012c00
 8006b68:	40013400 	.word	0x40013400
 8006b6c:	40014000 	.word	0x40014000
 8006b70:	40014400 	.word	0x40014400
 8006b74:	40014800 	.word	0x40014800

08006b78 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006b78:	b480      	push	{r7}
 8006b7a:	b087      	sub	sp, #28
 8006b7c:	af00      	add	r7, sp, #0
 8006b7e:	6078      	str	r0, [r7, #4]
 8006b80:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	6a1b      	ldr	r3, [r3, #32]
 8006b86:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	6a1b      	ldr	r3, [r3, #32]
 8006b8c:	f023 0210 	bic.w	r2, r3, #16
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	685b      	ldr	r3, [r3, #4]
 8006b98:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	699b      	ldr	r3, [r3, #24]
 8006b9e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006ba0:	68fb      	ldr	r3, [r7, #12]
 8006ba2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006ba6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006baa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006bac:	68fb      	ldr	r3, [r7, #12]
 8006bae:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006bb2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006bb4:	683b      	ldr	r3, [r7, #0]
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	021b      	lsls	r3, r3, #8
 8006bba:	68fa      	ldr	r2, [r7, #12]
 8006bbc:	4313      	orrs	r3, r2
 8006bbe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006bc0:	697b      	ldr	r3, [r7, #20]
 8006bc2:	f023 0320 	bic.w	r3, r3, #32
 8006bc6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006bc8:	683b      	ldr	r3, [r7, #0]
 8006bca:	689b      	ldr	r3, [r3, #8]
 8006bcc:	011b      	lsls	r3, r3, #4
 8006bce:	697a      	ldr	r2, [r7, #20]
 8006bd0:	4313      	orrs	r3, r2
 8006bd2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	4a28      	ldr	r2, [pc, #160]	@ (8006c78 <TIM_OC2_SetConfig+0x100>)
 8006bd8:	4293      	cmp	r3, r2
 8006bda:	d003      	beq.n	8006be4 <TIM_OC2_SetConfig+0x6c>
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	4a27      	ldr	r2, [pc, #156]	@ (8006c7c <TIM_OC2_SetConfig+0x104>)
 8006be0:	4293      	cmp	r3, r2
 8006be2:	d10d      	bne.n	8006c00 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006be4:	697b      	ldr	r3, [r7, #20]
 8006be6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006bea:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006bec:	683b      	ldr	r3, [r7, #0]
 8006bee:	68db      	ldr	r3, [r3, #12]
 8006bf0:	011b      	lsls	r3, r3, #4
 8006bf2:	697a      	ldr	r2, [r7, #20]
 8006bf4:	4313      	orrs	r3, r2
 8006bf6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006bf8:	697b      	ldr	r3, [r7, #20]
 8006bfa:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006bfe:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	4a1d      	ldr	r2, [pc, #116]	@ (8006c78 <TIM_OC2_SetConfig+0x100>)
 8006c04:	4293      	cmp	r3, r2
 8006c06:	d00f      	beq.n	8006c28 <TIM_OC2_SetConfig+0xb0>
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	4a1c      	ldr	r2, [pc, #112]	@ (8006c7c <TIM_OC2_SetConfig+0x104>)
 8006c0c:	4293      	cmp	r3, r2
 8006c0e:	d00b      	beq.n	8006c28 <TIM_OC2_SetConfig+0xb0>
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	4a1b      	ldr	r2, [pc, #108]	@ (8006c80 <TIM_OC2_SetConfig+0x108>)
 8006c14:	4293      	cmp	r3, r2
 8006c16:	d007      	beq.n	8006c28 <TIM_OC2_SetConfig+0xb0>
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	4a1a      	ldr	r2, [pc, #104]	@ (8006c84 <TIM_OC2_SetConfig+0x10c>)
 8006c1c:	4293      	cmp	r3, r2
 8006c1e:	d003      	beq.n	8006c28 <TIM_OC2_SetConfig+0xb0>
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	4a19      	ldr	r2, [pc, #100]	@ (8006c88 <TIM_OC2_SetConfig+0x110>)
 8006c24:	4293      	cmp	r3, r2
 8006c26:	d113      	bne.n	8006c50 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006c28:	693b      	ldr	r3, [r7, #16]
 8006c2a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006c2e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006c30:	693b      	ldr	r3, [r7, #16]
 8006c32:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006c36:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006c38:	683b      	ldr	r3, [r7, #0]
 8006c3a:	695b      	ldr	r3, [r3, #20]
 8006c3c:	009b      	lsls	r3, r3, #2
 8006c3e:	693a      	ldr	r2, [r7, #16]
 8006c40:	4313      	orrs	r3, r2
 8006c42:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006c44:	683b      	ldr	r3, [r7, #0]
 8006c46:	699b      	ldr	r3, [r3, #24]
 8006c48:	009b      	lsls	r3, r3, #2
 8006c4a:	693a      	ldr	r2, [r7, #16]
 8006c4c:	4313      	orrs	r3, r2
 8006c4e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	693a      	ldr	r2, [r7, #16]
 8006c54:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	68fa      	ldr	r2, [r7, #12]
 8006c5a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006c5c:	683b      	ldr	r3, [r7, #0]
 8006c5e:	685a      	ldr	r2, [r3, #4]
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	697a      	ldr	r2, [r7, #20]
 8006c68:	621a      	str	r2, [r3, #32]
}
 8006c6a:	bf00      	nop
 8006c6c:	371c      	adds	r7, #28
 8006c6e:	46bd      	mov	sp, r7
 8006c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c74:	4770      	bx	lr
 8006c76:	bf00      	nop
 8006c78:	40012c00 	.word	0x40012c00
 8006c7c:	40013400 	.word	0x40013400
 8006c80:	40014000 	.word	0x40014000
 8006c84:	40014400 	.word	0x40014400
 8006c88:	40014800 	.word	0x40014800

08006c8c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006c8c:	b480      	push	{r7}
 8006c8e:	b087      	sub	sp, #28
 8006c90:	af00      	add	r7, sp, #0
 8006c92:	6078      	str	r0, [r7, #4]
 8006c94:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	6a1b      	ldr	r3, [r3, #32]
 8006c9a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	6a1b      	ldr	r3, [r3, #32]
 8006ca0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	685b      	ldr	r3, [r3, #4]
 8006cac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	69db      	ldr	r3, [r3, #28]
 8006cb2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006cb4:	68fb      	ldr	r3, [r7, #12]
 8006cb6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006cba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006cbe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006cc0:	68fb      	ldr	r3, [r7, #12]
 8006cc2:	f023 0303 	bic.w	r3, r3, #3
 8006cc6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006cc8:	683b      	ldr	r3, [r7, #0]
 8006cca:	681b      	ldr	r3, [r3, #0]
 8006ccc:	68fa      	ldr	r2, [r7, #12]
 8006cce:	4313      	orrs	r3, r2
 8006cd0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006cd2:	697b      	ldr	r3, [r7, #20]
 8006cd4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006cd8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006cda:	683b      	ldr	r3, [r7, #0]
 8006cdc:	689b      	ldr	r3, [r3, #8]
 8006cde:	021b      	lsls	r3, r3, #8
 8006ce0:	697a      	ldr	r2, [r7, #20]
 8006ce2:	4313      	orrs	r3, r2
 8006ce4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	4a27      	ldr	r2, [pc, #156]	@ (8006d88 <TIM_OC3_SetConfig+0xfc>)
 8006cea:	4293      	cmp	r3, r2
 8006cec:	d003      	beq.n	8006cf6 <TIM_OC3_SetConfig+0x6a>
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	4a26      	ldr	r2, [pc, #152]	@ (8006d8c <TIM_OC3_SetConfig+0x100>)
 8006cf2:	4293      	cmp	r3, r2
 8006cf4:	d10d      	bne.n	8006d12 <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006cf6:	697b      	ldr	r3, [r7, #20]
 8006cf8:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006cfc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006cfe:	683b      	ldr	r3, [r7, #0]
 8006d00:	68db      	ldr	r3, [r3, #12]
 8006d02:	021b      	lsls	r3, r3, #8
 8006d04:	697a      	ldr	r2, [r7, #20]
 8006d06:	4313      	orrs	r3, r2
 8006d08:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006d0a:	697b      	ldr	r3, [r7, #20]
 8006d0c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006d10:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	4a1c      	ldr	r2, [pc, #112]	@ (8006d88 <TIM_OC3_SetConfig+0xfc>)
 8006d16:	4293      	cmp	r3, r2
 8006d18:	d00f      	beq.n	8006d3a <TIM_OC3_SetConfig+0xae>
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	4a1b      	ldr	r2, [pc, #108]	@ (8006d8c <TIM_OC3_SetConfig+0x100>)
 8006d1e:	4293      	cmp	r3, r2
 8006d20:	d00b      	beq.n	8006d3a <TIM_OC3_SetConfig+0xae>
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	4a1a      	ldr	r2, [pc, #104]	@ (8006d90 <TIM_OC3_SetConfig+0x104>)
 8006d26:	4293      	cmp	r3, r2
 8006d28:	d007      	beq.n	8006d3a <TIM_OC3_SetConfig+0xae>
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	4a19      	ldr	r2, [pc, #100]	@ (8006d94 <TIM_OC3_SetConfig+0x108>)
 8006d2e:	4293      	cmp	r3, r2
 8006d30:	d003      	beq.n	8006d3a <TIM_OC3_SetConfig+0xae>
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	4a18      	ldr	r2, [pc, #96]	@ (8006d98 <TIM_OC3_SetConfig+0x10c>)
 8006d36:	4293      	cmp	r3, r2
 8006d38:	d113      	bne.n	8006d62 <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006d3a:	693b      	ldr	r3, [r7, #16]
 8006d3c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006d40:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006d42:	693b      	ldr	r3, [r7, #16]
 8006d44:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006d48:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006d4a:	683b      	ldr	r3, [r7, #0]
 8006d4c:	695b      	ldr	r3, [r3, #20]
 8006d4e:	011b      	lsls	r3, r3, #4
 8006d50:	693a      	ldr	r2, [r7, #16]
 8006d52:	4313      	orrs	r3, r2
 8006d54:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006d56:	683b      	ldr	r3, [r7, #0]
 8006d58:	699b      	ldr	r3, [r3, #24]
 8006d5a:	011b      	lsls	r3, r3, #4
 8006d5c:	693a      	ldr	r2, [r7, #16]
 8006d5e:	4313      	orrs	r3, r2
 8006d60:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	693a      	ldr	r2, [r7, #16]
 8006d66:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	68fa      	ldr	r2, [r7, #12]
 8006d6c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006d6e:	683b      	ldr	r3, [r7, #0]
 8006d70:	685a      	ldr	r2, [r3, #4]
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	697a      	ldr	r2, [r7, #20]
 8006d7a:	621a      	str	r2, [r3, #32]
}
 8006d7c:	bf00      	nop
 8006d7e:	371c      	adds	r7, #28
 8006d80:	46bd      	mov	sp, r7
 8006d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d86:	4770      	bx	lr
 8006d88:	40012c00 	.word	0x40012c00
 8006d8c:	40013400 	.word	0x40013400
 8006d90:	40014000 	.word	0x40014000
 8006d94:	40014400 	.word	0x40014400
 8006d98:	40014800 	.word	0x40014800

08006d9c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006d9c:	b480      	push	{r7}
 8006d9e:	b087      	sub	sp, #28
 8006da0:	af00      	add	r7, sp, #0
 8006da2:	6078      	str	r0, [r7, #4]
 8006da4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	6a1b      	ldr	r3, [r3, #32]
 8006daa:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	6a1b      	ldr	r3, [r3, #32]
 8006db0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	685b      	ldr	r3, [r3, #4]
 8006dbc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	69db      	ldr	r3, [r3, #28]
 8006dc2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006dc4:	68fb      	ldr	r3, [r7, #12]
 8006dc6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006dca:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006dce:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006dd0:	68fb      	ldr	r3, [r7, #12]
 8006dd2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006dd6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006dd8:	683b      	ldr	r3, [r7, #0]
 8006dda:	681b      	ldr	r3, [r3, #0]
 8006ddc:	021b      	lsls	r3, r3, #8
 8006dde:	68fa      	ldr	r2, [r7, #12]
 8006de0:	4313      	orrs	r3, r2
 8006de2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006de4:	693b      	ldr	r3, [r7, #16]
 8006de6:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006dea:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006dec:	683b      	ldr	r3, [r7, #0]
 8006dee:	689b      	ldr	r3, [r3, #8]
 8006df0:	031b      	lsls	r3, r3, #12
 8006df2:	693a      	ldr	r2, [r7, #16]
 8006df4:	4313      	orrs	r3, r2
 8006df6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	4a18      	ldr	r2, [pc, #96]	@ (8006e5c <TIM_OC4_SetConfig+0xc0>)
 8006dfc:	4293      	cmp	r3, r2
 8006dfe:	d00f      	beq.n	8006e20 <TIM_OC4_SetConfig+0x84>
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	4a17      	ldr	r2, [pc, #92]	@ (8006e60 <TIM_OC4_SetConfig+0xc4>)
 8006e04:	4293      	cmp	r3, r2
 8006e06:	d00b      	beq.n	8006e20 <TIM_OC4_SetConfig+0x84>
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	4a16      	ldr	r2, [pc, #88]	@ (8006e64 <TIM_OC4_SetConfig+0xc8>)
 8006e0c:	4293      	cmp	r3, r2
 8006e0e:	d007      	beq.n	8006e20 <TIM_OC4_SetConfig+0x84>
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	4a15      	ldr	r2, [pc, #84]	@ (8006e68 <TIM_OC4_SetConfig+0xcc>)
 8006e14:	4293      	cmp	r3, r2
 8006e16:	d003      	beq.n	8006e20 <TIM_OC4_SetConfig+0x84>
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	4a14      	ldr	r2, [pc, #80]	@ (8006e6c <TIM_OC4_SetConfig+0xd0>)
 8006e1c:	4293      	cmp	r3, r2
 8006e1e:	d109      	bne.n	8006e34 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006e20:	697b      	ldr	r3, [r7, #20]
 8006e22:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006e26:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006e28:	683b      	ldr	r3, [r7, #0]
 8006e2a:	695b      	ldr	r3, [r3, #20]
 8006e2c:	019b      	lsls	r3, r3, #6
 8006e2e:	697a      	ldr	r2, [r7, #20]
 8006e30:	4313      	orrs	r3, r2
 8006e32:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	697a      	ldr	r2, [r7, #20]
 8006e38:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	68fa      	ldr	r2, [r7, #12]
 8006e3e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006e40:	683b      	ldr	r3, [r7, #0]
 8006e42:	685a      	ldr	r2, [r3, #4]
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	693a      	ldr	r2, [r7, #16]
 8006e4c:	621a      	str	r2, [r3, #32]
}
 8006e4e:	bf00      	nop
 8006e50:	371c      	adds	r7, #28
 8006e52:	46bd      	mov	sp, r7
 8006e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e58:	4770      	bx	lr
 8006e5a:	bf00      	nop
 8006e5c:	40012c00 	.word	0x40012c00
 8006e60:	40013400 	.word	0x40013400
 8006e64:	40014000 	.word	0x40014000
 8006e68:	40014400 	.word	0x40014400
 8006e6c:	40014800 	.word	0x40014800

08006e70 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006e70:	b480      	push	{r7}
 8006e72:	b087      	sub	sp, #28
 8006e74:	af00      	add	r7, sp, #0
 8006e76:	6078      	str	r0, [r7, #4]
 8006e78:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	6a1b      	ldr	r3, [r3, #32]
 8006e7e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	6a1b      	ldr	r3, [r3, #32]
 8006e84:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	685b      	ldr	r3, [r3, #4]
 8006e90:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006e96:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8006e98:	68fb      	ldr	r3, [r7, #12]
 8006e9a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006e9e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006ea2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006ea4:	683b      	ldr	r3, [r7, #0]
 8006ea6:	681b      	ldr	r3, [r3, #0]
 8006ea8:	68fa      	ldr	r2, [r7, #12]
 8006eaa:	4313      	orrs	r3, r2
 8006eac:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8006eae:	693b      	ldr	r3, [r7, #16]
 8006eb0:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8006eb4:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8006eb6:	683b      	ldr	r3, [r7, #0]
 8006eb8:	689b      	ldr	r3, [r3, #8]
 8006eba:	041b      	lsls	r3, r3, #16
 8006ebc:	693a      	ldr	r2, [r7, #16]
 8006ebe:	4313      	orrs	r3, r2
 8006ec0:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	4a17      	ldr	r2, [pc, #92]	@ (8006f24 <TIM_OC5_SetConfig+0xb4>)
 8006ec6:	4293      	cmp	r3, r2
 8006ec8:	d00f      	beq.n	8006eea <TIM_OC5_SetConfig+0x7a>
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	4a16      	ldr	r2, [pc, #88]	@ (8006f28 <TIM_OC5_SetConfig+0xb8>)
 8006ece:	4293      	cmp	r3, r2
 8006ed0:	d00b      	beq.n	8006eea <TIM_OC5_SetConfig+0x7a>
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	4a15      	ldr	r2, [pc, #84]	@ (8006f2c <TIM_OC5_SetConfig+0xbc>)
 8006ed6:	4293      	cmp	r3, r2
 8006ed8:	d007      	beq.n	8006eea <TIM_OC5_SetConfig+0x7a>
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	4a14      	ldr	r2, [pc, #80]	@ (8006f30 <TIM_OC5_SetConfig+0xc0>)
 8006ede:	4293      	cmp	r3, r2
 8006ee0:	d003      	beq.n	8006eea <TIM_OC5_SetConfig+0x7a>
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	4a13      	ldr	r2, [pc, #76]	@ (8006f34 <TIM_OC5_SetConfig+0xc4>)
 8006ee6:	4293      	cmp	r3, r2
 8006ee8:	d109      	bne.n	8006efe <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8006eea:	697b      	ldr	r3, [r7, #20]
 8006eec:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006ef0:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8006ef2:	683b      	ldr	r3, [r7, #0]
 8006ef4:	695b      	ldr	r3, [r3, #20]
 8006ef6:	021b      	lsls	r3, r3, #8
 8006ef8:	697a      	ldr	r2, [r7, #20]
 8006efa:	4313      	orrs	r3, r2
 8006efc:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	697a      	ldr	r2, [r7, #20]
 8006f02:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	68fa      	ldr	r2, [r7, #12]
 8006f08:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8006f0a:	683b      	ldr	r3, [r7, #0]
 8006f0c:	685a      	ldr	r2, [r3, #4]
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	693a      	ldr	r2, [r7, #16]
 8006f16:	621a      	str	r2, [r3, #32]
}
 8006f18:	bf00      	nop
 8006f1a:	371c      	adds	r7, #28
 8006f1c:	46bd      	mov	sp, r7
 8006f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f22:	4770      	bx	lr
 8006f24:	40012c00 	.word	0x40012c00
 8006f28:	40013400 	.word	0x40013400
 8006f2c:	40014000 	.word	0x40014000
 8006f30:	40014400 	.word	0x40014400
 8006f34:	40014800 	.word	0x40014800

08006f38 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006f38:	b480      	push	{r7}
 8006f3a:	b087      	sub	sp, #28
 8006f3c:	af00      	add	r7, sp, #0
 8006f3e:	6078      	str	r0, [r7, #4]
 8006f40:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	6a1b      	ldr	r3, [r3, #32]
 8006f46:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	6a1b      	ldr	r3, [r3, #32]
 8006f4c:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	685b      	ldr	r3, [r3, #4]
 8006f58:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006f5e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8006f60:	68fb      	ldr	r3, [r7, #12]
 8006f62:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006f66:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006f6a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006f6c:	683b      	ldr	r3, [r7, #0]
 8006f6e:	681b      	ldr	r3, [r3, #0]
 8006f70:	021b      	lsls	r3, r3, #8
 8006f72:	68fa      	ldr	r2, [r7, #12]
 8006f74:	4313      	orrs	r3, r2
 8006f76:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8006f78:	693b      	ldr	r3, [r7, #16]
 8006f7a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8006f7e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8006f80:	683b      	ldr	r3, [r7, #0]
 8006f82:	689b      	ldr	r3, [r3, #8]
 8006f84:	051b      	lsls	r3, r3, #20
 8006f86:	693a      	ldr	r2, [r7, #16]
 8006f88:	4313      	orrs	r3, r2
 8006f8a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	4a18      	ldr	r2, [pc, #96]	@ (8006ff0 <TIM_OC6_SetConfig+0xb8>)
 8006f90:	4293      	cmp	r3, r2
 8006f92:	d00f      	beq.n	8006fb4 <TIM_OC6_SetConfig+0x7c>
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	4a17      	ldr	r2, [pc, #92]	@ (8006ff4 <TIM_OC6_SetConfig+0xbc>)
 8006f98:	4293      	cmp	r3, r2
 8006f9a:	d00b      	beq.n	8006fb4 <TIM_OC6_SetConfig+0x7c>
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	4a16      	ldr	r2, [pc, #88]	@ (8006ff8 <TIM_OC6_SetConfig+0xc0>)
 8006fa0:	4293      	cmp	r3, r2
 8006fa2:	d007      	beq.n	8006fb4 <TIM_OC6_SetConfig+0x7c>
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	4a15      	ldr	r2, [pc, #84]	@ (8006ffc <TIM_OC6_SetConfig+0xc4>)
 8006fa8:	4293      	cmp	r3, r2
 8006faa:	d003      	beq.n	8006fb4 <TIM_OC6_SetConfig+0x7c>
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	4a14      	ldr	r2, [pc, #80]	@ (8007000 <TIM_OC6_SetConfig+0xc8>)
 8006fb0:	4293      	cmp	r3, r2
 8006fb2:	d109      	bne.n	8006fc8 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8006fb4:	697b      	ldr	r3, [r7, #20]
 8006fb6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006fba:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006fbc:	683b      	ldr	r3, [r7, #0]
 8006fbe:	695b      	ldr	r3, [r3, #20]
 8006fc0:	029b      	lsls	r3, r3, #10
 8006fc2:	697a      	ldr	r2, [r7, #20]
 8006fc4:	4313      	orrs	r3, r2
 8006fc6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	697a      	ldr	r2, [r7, #20]
 8006fcc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	68fa      	ldr	r2, [r7, #12]
 8006fd2:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8006fd4:	683b      	ldr	r3, [r7, #0]
 8006fd6:	685a      	ldr	r2, [r3, #4]
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	693a      	ldr	r2, [r7, #16]
 8006fe0:	621a      	str	r2, [r3, #32]
}
 8006fe2:	bf00      	nop
 8006fe4:	371c      	adds	r7, #28
 8006fe6:	46bd      	mov	sp, r7
 8006fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fec:	4770      	bx	lr
 8006fee:	bf00      	nop
 8006ff0:	40012c00 	.word	0x40012c00
 8006ff4:	40013400 	.word	0x40013400
 8006ff8:	40014000 	.word	0x40014000
 8006ffc:	40014400 	.word	0x40014400
 8007000:	40014800 	.word	0x40014800

08007004 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8007004:	b480      	push	{r7}
 8007006:	b087      	sub	sp, #28
 8007008:	af00      	add	r7, sp, #0
 800700a:	60f8      	str	r0, [r7, #12]
 800700c:	60b9      	str	r1, [r7, #8]
 800700e:	607a      	str	r2, [r7, #4]
 8007010:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007012:	68fb      	ldr	r3, [r7, #12]
 8007014:	6a1b      	ldr	r3, [r3, #32]
 8007016:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007018:	68fb      	ldr	r3, [r7, #12]
 800701a:	6a1b      	ldr	r3, [r3, #32]
 800701c:	f023 0201 	bic.w	r2, r3, #1
 8007020:	68fb      	ldr	r3, [r7, #12]
 8007022:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007024:	68fb      	ldr	r3, [r7, #12]
 8007026:	699b      	ldr	r3, [r3, #24]
 8007028:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800702a:	68fb      	ldr	r3, [r7, #12]
 800702c:	4a26      	ldr	r2, [pc, #152]	@ (80070c8 <TIM_TI1_SetConfig+0xc4>)
 800702e:	4293      	cmp	r3, r2
 8007030:	d017      	beq.n	8007062 <TIM_TI1_SetConfig+0x5e>
 8007032:	68fb      	ldr	r3, [r7, #12]
 8007034:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007038:	d013      	beq.n	8007062 <TIM_TI1_SetConfig+0x5e>
 800703a:	68fb      	ldr	r3, [r7, #12]
 800703c:	4a23      	ldr	r2, [pc, #140]	@ (80070cc <TIM_TI1_SetConfig+0xc8>)
 800703e:	4293      	cmp	r3, r2
 8007040:	d00f      	beq.n	8007062 <TIM_TI1_SetConfig+0x5e>
 8007042:	68fb      	ldr	r3, [r7, #12]
 8007044:	4a22      	ldr	r2, [pc, #136]	@ (80070d0 <TIM_TI1_SetConfig+0xcc>)
 8007046:	4293      	cmp	r3, r2
 8007048:	d00b      	beq.n	8007062 <TIM_TI1_SetConfig+0x5e>
 800704a:	68fb      	ldr	r3, [r7, #12]
 800704c:	4a21      	ldr	r2, [pc, #132]	@ (80070d4 <TIM_TI1_SetConfig+0xd0>)
 800704e:	4293      	cmp	r3, r2
 8007050:	d007      	beq.n	8007062 <TIM_TI1_SetConfig+0x5e>
 8007052:	68fb      	ldr	r3, [r7, #12]
 8007054:	4a20      	ldr	r2, [pc, #128]	@ (80070d8 <TIM_TI1_SetConfig+0xd4>)
 8007056:	4293      	cmp	r3, r2
 8007058:	d003      	beq.n	8007062 <TIM_TI1_SetConfig+0x5e>
 800705a:	68fb      	ldr	r3, [r7, #12]
 800705c:	4a1f      	ldr	r2, [pc, #124]	@ (80070dc <TIM_TI1_SetConfig+0xd8>)
 800705e:	4293      	cmp	r3, r2
 8007060:	d101      	bne.n	8007066 <TIM_TI1_SetConfig+0x62>
 8007062:	2301      	movs	r3, #1
 8007064:	e000      	b.n	8007068 <TIM_TI1_SetConfig+0x64>
 8007066:	2300      	movs	r3, #0
 8007068:	2b00      	cmp	r3, #0
 800706a:	d008      	beq.n	800707e <TIM_TI1_SetConfig+0x7a>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 800706c:	697b      	ldr	r3, [r7, #20]
 800706e:	f023 0303 	bic.w	r3, r3, #3
 8007072:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8007074:	697a      	ldr	r2, [r7, #20]
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	4313      	orrs	r3, r2
 800707a:	617b      	str	r3, [r7, #20]
 800707c:	e003      	b.n	8007086 <TIM_TI1_SetConfig+0x82>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800707e:	697b      	ldr	r3, [r7, #20]
 8007080:	f043 0301 	orr.w	r3, r3, #1
 8007084:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007086:	697b      	ldr	r3, [r7, #20]
 8007088:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800708c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800708e:	683b      	ldr	r3, [r7, #0]
 8007090:	011b      	lsls	r3, r3, #4
 8007092:	b2db      	uxtb	r3, r3
 8007094:	697a      	ldr	r2, [r7, #20]
 8007096:	4313      	orrs	r3, r2
 8007098:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800709a:	693b      	ldr	r3, [r7, #16]
 800709c:	f023 030a 	bic.w	r3, r3, #10
 80070a0:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 80070a2:	68bb      	ldr	r3, [r7, #8]
 80070a4:	f003 030a 	and.w	r3, r3, #10
 80070a8:	693a      	ldr	r2, [r7, #16]
 80070aa:	4313      	orrs	r3, r2
 80070ac:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80070ae:	68fb      	ldr	r3, [r7, #12]
 80070b0:	697a      	ldr	r2, [r7, #20]
 80070b2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80070b4:	68fb      	ldr	r3, [r7, #12]
 80070b6:	693a      	ldr	r2, [r7, #16]
 80070b8:	621a      	str	r2, [r3, #32]
}
 80070ba:	bf00      	nop
 80070bc:	371c      	adds	r7, #28
 80070be:	46bd      	mov	sp, r7
 80070c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070c4:	4770      	bx	lr
 80070c6:	bf00      	nop
 80070c8:	40012c00 	.word	0x40012c00
 80070cc:	40000400 	.word	0x40000400
 80070d0:	40000800 	.word	0x40000800
 80070d4:	40000c00 	.word	0x40000c00
 80070d8:	40013400 	.word	0x40013400
 80070dc:	40014000 	.word	0x40014000

080070e0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80070e0:	b480      	push	{r7}
 80070e2:	b087      	sub	sp, #28
 80070e4:	af00      	add	r7, sp, #0
 80070e6:	60f8      	str	r0, [r7, #12]
 80070e8:	60b9      	str	r1, [r7, #8]
 80070ea:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80070ec:	68fb      	ldr	r3, [r7, #12]
 80070ee:	6a1b      	ldr	r3, [r3, #32]
 80070f0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80070f2:	68fb      	ldr	r3, [r7, #12]
 80070f4:	6a1b      	ldr	r3, [r3, #32]
 80070f6:	f023 0201 	bic.w	r2, r3, #1
 80070fa:	68fb      	ldr	r3, [r7, #12]
 80070fc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80070fe:	68fb      	ldr	r3, [r7, #12]
 8007100:	699b      	ldr	r3, [r3, #24]
 8007102:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007104:	693b      	ldr	r3, [r7, #16]
 8007106:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800710a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	011b      	lsls	r3, r3, #4
 8007110:	693a      	ldr	r2, [r7, #16]
 8007112:	4313      	orrs	r3, r2
 8007114:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007116:	697b      	ldr	r3, [r7, #20]
 8007118:	f023 030a 	bic.w	r3, r3, #10
 800711c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800711e:	697a      	ldr	r2, [r7, #20]
 8007120:	68bb      	ldr	r3, [r7, #8]
 8007122:	4313      	orrs	r3, r2
 8007124:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007126:	68fb      	ldr	r3, [r7, #12]
 8007128:	693a      	ldr	r2, [r7, #16]
 800712a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800712c:	68fb      	ldr	r3, [r7, #12]
 800712e:	697a      	ldr	r2, [r7, #20]
 8007130:	621a      	str	r2, [r3, #32]
}
 8007132:	bf00      	nop
 8007134:	371c      	adds	r7, #28
 8007136:	46bd      	mov	sp, r7
 8007138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800713c:	4770      	bx	lr

0800713e <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800713e:	b480      	push	{r7}
 8007140:	b087      	sub	sp, #28
 8007142:	af00      	add	r7, sp, #0
 8007144:	60f8      	str	r0, [r7, #12]
 8007146:	60b9      	str	r1, [r7, #8]
 8007148:	607a      	str	r2, [r7, #4]
 800714a:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800714c:	68fb      	ldr	r3, [r7, #12]
 800714e:	6a1b      	ldr	r3, [r3, #32]
 8007150:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007152:	68fb      	ldr	r3, [r7, #12]
 8007154:	6a1b      	ldr	r3, [r3, #32]
 8007156:	f023 0210 	bic.w	r2, r3, #16
 800715a:	68fb      	ldr	r3, [r7, #12]
 800715c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800715e:	68fb      	ldr	r3, [r7, #12]
 8007160:	699b      	ldr	r3, [r3, #24]
 8007162:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8007164:	693b      	ldr	r3, [r7, #16]
 8007166:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800716a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	021b      	lsls	r3, r3, #8
 8007170:	693a      	ldr	r2, [r7, #16]
 8007172:	4313      	orrs	r3, r2
 8007174:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007176:	693b      	ldr	r3, [r7, #16]
 8007178:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800717c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800717e:	683b      	ldr	r3, [r7, #0]
 8007180:	031b      	lsls	r3, r3, #12
 8007182:	b29b      	uxth	r3, r3
 8007184:	693a      	ldr	r2, [r7, #16]
 8007186:	4313      	orrs	r3, r2
 8007188:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800718a:	697b      	ldr	r3, [r7, #20]
 800718c:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8007190:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8007192:	68bb      	ldr	r3, [r7, #8]
 8007194:	011b      	lsls	r3, r3, #4
 8007196:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 800719a:	697a      	ldr	r2, [r7, #20]
 800719c:	4313      	orrs	r3, r2
 800719e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80071a0:	68fb      	ldr	r3, [r7, #12]
 80071a2:	693a      	ldr	r2, [r7, #16]
 80071a4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80071a6:	68fb      	ldr	r3, [r7, #12]
 80071a8:	697a      	ldr	r2, [r7, #20]
 80071aa:	621a      	str	r2, [r3, #32]
}
 80071ac:	bf00      	nop
 80071ae:	371c      	adds	r7, #28
 80071b0:	46bd      	mov	sp, r7
 80071b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071b6:	4770      	bx	lr

080071b8 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80071b8:	b480      	push	{r7}
 80071ba:	b087      	sub	sp, #28
 80071bc:	af00      	add	r7, sp, #0
 80071be:	60f8      	str	r0, [r7, #12]
 80071c0:	60b9      	str	r1, [r7, #8]
 80071c2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80071c4:	68fb      	ldr	r3, [r7, #12]
 80071c6:	6a1b      	ldr	r3, [r3, #32]
 80071c8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80071ca:	68fb      	ldr	r3, [r7, #12]
 80071cc:	6a1b      	ldr	r3, [r3, #32]
 80071ce:	f023 0210 	bic.w	r2, r3, #16
 80071d2:	68fb      	ldr	r3, [r7, #12]
 80071d4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80071d6:	68fb      	ldr	r3, [r7, #12]
 80071d8:	699b      	ldr	r3, [r3, #24]
 80071da:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80071dc:	693b      	ldr	r3, [r7, #16]
 80071de:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80071e2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	031b      	lsls	r3, r3, #12
 80071e8:	693a      	ldr	r2, [r7, #16]
 80071ea:	4313      	orrs	r3, r2
 80071ec:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80071ee:	697b      	ldr	r3, [r7, #20]
 80071f0:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80071f4:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80071f6:	68bb      	ldr	r3, [r7, #8]
 80071f8:	011b      	lsls	r3, r3, #4
 80071fa:	697a      	ldr	r2, [r7, #20]
 80071fc:	4313      	orrs	r3, r2
 80071fe:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007200:	68fb      	ldr	r3, [r7, #12]
 8007202:	693a      	ldr	r2, [r7, #16]
 8007204:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007206:	68fb      	ldr	r3, [r7, #12]
 8007208:	697a      	ldr	r2, [r7, #20]
 800720a:	621a      	str	r2, [r3, #32]
}
 800720c:	bf00      	nop
 800720e:	371c      	adds	r7, #28
 8007210:	46bd      	mov	sp, r7
 8007212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007216:	4770      	bx	lr

08007218 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007218:	b480      	push	{r7}
 800721a:	b087      	sub	sp, #28
 800721c:	af00      	add	r7, sp, #0
 800721e:	60f8      	str	r0, [r7, #12]
 8007220:	60b9      	str	r1, [r7, #8]
 8007222:	607a      	str	r2, [r7, #4]
 8007224:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 8007226:	68fb      	ldr	r3, [r7, #12]
 8007228:	6a1b      	ldr	r3, [r3, #32]
 800722a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800722c:	68fb      	ldr	r3, [r7, #12]
 800722e:	6a1b      	ldr	r3, [r3, #32]
 8007230:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8007234:	68fb      	ldr	r3, [r7, #12]
 8007236:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8007238:	68fb      	ldr	r3, [r7, #12]
 800723a:	69db      	ldr	r3, [r3, #28]
 800723c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800723e:	693b      	ldr	r3, [r7, #16]
 8007240:	f023 0303 	bic.w	r3, r3, #3
 8007244:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 8007246:	693a      	ldr	r2, [r7, #16]
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	4313      	orrs	r3, r2
 800724c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800724e:	693b      	ldr	r3, [r7, #16]
 8007250:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007254:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8007256:	683b      	ldr	r3, [r7, #0]
 8007258:	011b      	lsls	r3, r3, #4
 800725a:	b2db      	uxtb	r3, r3
 800725c:	693a      	ldr	r2, [r7, #16]
 800725e:	4313      	orrs	r3, r2
 8007260:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8007262:	697b      	ldr	r3, [r7, #20]
 8007264:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 8007268:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800726a:	68bb      	ldr	r3, [r7, #8]
 800726c:	021b      	lsls	r3, r3, #8
 800726e:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 8007272:	697a      	ldr	r2, [r7, #20]
 8007274:	4313      	orrs	r3, r2
 8007276:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8007278:	68fb      	ldr	r3, [r7, #12]
 800727a:	693a      	ldr	r2, [r7, #16]
 800727c:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 800727e:	68fb      	ldr	r3, [r7, #12]
 8007280:	697a      	ldr	r2, [r7, #20]
 8007282:	621a      	str	r2, [r3, #32]
}
 8007284:	bf00      	nop
 8007286:	371c      	adds	r7, #28
 8007288:	46bd      	mov	sp, r7
 800728a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800728e:	4770      	bx	lr

08007290 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007290:	b480      	push	{r7}
 8007292:	b087      	sub	sp, #28
 8007294:	af00      	add	r7, sp, #0
 8007296:	60f8      	str	r0, [r7, #12]
 8007298:	60b9      	str	r1, [r7, #8]
 800729a:	607a      	str	r2, [r7, #4]
 800729c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 800729e:	68fb      	ldr	r3, [r7, #12]
 80072a0:	6a1b      	ldr	r3, [r3, #32]
 80072a2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80072a4:	68fb      	ldr	r3, [r7, #12]
 80072a6:	6a1b      	ldr	r3, [r3, #32]
 80072a8:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80072ac:	68fb      	ldr	r3, [r7, #12]
 80072ae:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80072b0:	68fb      	ldr	r3, [r7, #12]
 80072b2:	69db      	ldr	r3, [r3, #28]
 80072b4:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 80072b6:	693b      	ldr	r3, [r7, #16]
 80072b8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80072bc:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	021b      	lsls	r3, r3, #8
 80072c2:	693a      	ldr	r2, [r7, #16]
 80072c4:	4313      	orrs	r3, r2
 80072c6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 80072c8:	693b      	ldr	r3, [r7, #16]
 80072ca:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80072ce:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 80072d0:	683b      	ldr	r3, [r7, #0]
 80072d2:	031b      	lsls	r3, r3, #12
 80072d4:	b29b      	uxth	r3, r3
 80072d6:	693a      	ldr	r2, [r7, #16]
 80072d8:	4313      	orrs	r3, r2
 80072da:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 80072dc:	697b      	ldr	r3, [r7, #20]
 80072de:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 80072e2:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 80072e4:	68bb      	ldr	r3, [r7, #8]
 80072e6:	031b      	lsls	r3, r3, #12
 80072e8:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 80072ec:	697a      	ldr	r2, [r7, #20]
 80072ee:	4313      	orrs	r3, r2
 80072f0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80072f2:	68fb      	ldr	r3, [r7, #12]
 80072f4:	693a      	ldr	r2, [r7, #16]
 80072f6:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 80072f8:	68fb      	ldr	r3, [r7, #12]
 80072fa:	697a      	ldr	r2, [r7, #20]
 80072fc:	621a      	str	r2, [r3, #32]
}
 80072fe:	bf00      	nop
 8007300:	371c      	adds	r7, #28
 8007302:	46bd      	mov	sp, r7
 8007304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007308:	4770      	bx	lr

0800730a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800730a:	b480      	push	{r7}
 800730c:	b085      	sub	sp, #20
 800730e:	af00      	add	r7, sp, #0
 8007310:	6078      	str	r0, [r7, #4]
 8007312:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	689b      	ldr	r3, [r3, #8]
 8007318:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800731a:	68fb      	ldr	r3, [r7, #12]
 800731c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007320:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007322:	683a      	ldr	r2, [r7, #0]
 8007324:	68fb      	ldr	r3, [r7, #12]
 8007326:	4313      	orrs	r3, r2
 8007328:	f043 0307 	orr.w	r3, r3, #7
 800732c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	68fa      	ldr	r2, [r7, #12]
 8007332:	609a      	str	r2, [r3, #8]
}
 8007334:	bf00      	nop
 8007336:	3714      	adds	r7, #20
 8007338:	46bd      	mov	sp, r7
 800733a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800733e:	4770      	bx	lr

08007340 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007340:	b480      	push	{r7}
 8007342:	b087      	sub	sp, #28
 8007344:	af00      	add	r7, sp, #0
 8007346:	60f8      	str	r0, [r7, #12]
 8007348:	60b9      	str	r1, [r7, #8]
 800734a:	607a      	str	r2, [r7, #4]
 800734c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800734e:	68fb      	ldr	r3, [r7, #12]
 8007350:	689b      	ldr	r3, [r3, #8]
 8007352:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007354:	697b      	ldr	r3, [r7, #20]
 8007356:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800735a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800735c:	683b      	ldr	r3, [r7, #0]
 800735e:	021a      	lsls	r2, r3, #8
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	431a      	orrs	r2, r3
 8007364:	68bb      	ldr	r3, [r7, #8]
 8007366:	4313      	orrs	r3, r2
 8007368:	697a      	ldr	r2, [r7, #20]
 800736a:	4313      	orrs	r3, r2
 800736c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800736e:	68fb      	ldr	r3, [r7, #12]
 8007370:	697a      	ldr	r2, [r7, #20]
 8007372:	609a      	str	r2, [r3, #8]
}
 8007374:	bf00      	nop
 8007376:	371c      	adds	r7, #28
 8007378:	46bd      	mov	sp, r7
 800737a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800737e:	4770      	bx	lr

08007380 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007380:	b480      	push	{r7}
 8007382:	b087      	sub	sp, #28
 8007384:	af00      	add	r7, sp, #0
 8007386:	60f8      	str	r0, [r7, #12]
 8007388:	60b9      	str	r1, [r7, #8]
 800738a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800738c:	68bb      	ldr	r3, [r7, #8]
 800738e:	f003 031f 	and.w	r3, r3, #31
 8007392:	2201      	movs	r2, #1
 8007394:	fa02 f303 	lsl.w	r3, r2, r3
 8007398:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800739a:	68fb      	ldr	r3, [r7, #12]
 800739c:	6a1a      	ldr	r2, [r3, #32]
 800739e:	697b      	ldr	r3, [r7, #20]
 80073a0:	43db      	mvns	r3, r3
 80073a2:	401a      	ands	r2, r3
 80073a4:	68fb      	ldr	r3, [r7, #12]
 80073a6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80073a8:	68fb      	ldr	r3, [r7, #12]
 80073aa:	6a1a      	ldr	r2, [r3, #32]
 80073ac:	68bb      	ldr	r3, [r7, #8]
 80073ae:	f003 031f 	and.w	r3, r3, #31
 80073b2:	6879      	ldr	r1, [r7, #4]
 80073b4:	fa01 f303 	lsl.w	r3, r1, r3
 80073b8:	431a      	orrs	r2, r3
 80073ba:	68fb      	ldr	r3, [r7, #12]
 80073bc:	621a      	str	r2, [r3, #32]
}
 80073be:	bf00      	nop
 80073c0:	371c      	adds	r7, #28
 80073c2:	46bd      	mov	sp, r7
 80073c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073c8:	4770      	bx	lr
	...

080073cc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80073cc:	b480      	push	{r7}
 80073ce:	b085      	sub	sp, #20
 80073d0:	af00      	add	r7, sp, #0
 80073d2:	6078      	str	r0, [r7, #4]
 80073d4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80073dc:	2b01      	cmp	r3, #1
 80073de:	d101      	bne.n	80073e4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80073e0:	2302      	movs	r3, #2
 80073e2:	e068      	b.n	80074b6 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	2201      	movs	r2, #1
 80073e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	2202      	movs	r2, #2
 80073f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	681b      	ldr	r3, [r3, #0]
 80073f8:	685b      	ldr	r3, [r3, #4]
 80073fa:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	681b      	ldr	r3, [r3, #0]
 8007400:	689b      	ldr	r3, [r3, #8]
 8007402:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	681b      	ldr	r3, [r3, #0]
 8007408:	4a2e      	ldr	r2, [pc, #184]	@ (80074c4 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800740a:	4293      	cmp	r3, r2
 800740c:	d004      	beq.n	8007418 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	681b      	ldr	r3, [r3, #0]
 8007412:	4a2d      	ldr	r2, [pc, #180]	@ (80074c8 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8007414:	4293      	cmp	r3, r2
 8007416:	d108      	bne.n	800742a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8007418:	68fb      	ldr	r3, [r7, #12]
 800741a:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800741e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8007420:	683b      	ldr	r3, [r7, #0]
 8007422:	685b      	ldr	r3, [r3, #4]
 8007424:	68fa      	ldr	r2, [r7, #12]
 8007426:	4313      	orrs	r3, r2
 8007428:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800742a:	68fb      	ldr	r3, [r7, #12]
 800742c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007430:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007432:	683b      	ldr	r3, [r7, #0]
 8007434:	681b      	ldr	r3, [r3, #0]
 8007436:	68fa      	ldr	r2, [r7, #12]
 8007438:	4313      	orrs	r3, r2
 800743a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	681b      	ldr	r3, [r3, #0]
 8007440:	68fa      	ldr	r2, [r7, #12]
 8007442:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	681b      	ldr	r3, [r3, #0]
 8007448:	4a1e      	ldr	r2, [pc, #120]	@ (80074c4 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800744a:	4293      	cmp	r3, r2
 800744c:	d01d      	beq.n	800748a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	681b      	ldr	r3, [r3, #0]
 8007452:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007456:	d018      	beq.n	800748a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	681b      	ldr	r3, [r3, #0]
 800745c:	4a1b      	ldr	r2, [pc, #108]	@ (80074cc <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800745e:	4293      	cmp	r3, r2
 8007460:	d013      	beq.n	800748a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	681b      	ldr	r3, [r3, #0]
 8007466:	4a1a      	ldr	r2, [pc, #104]	@ (80074d0 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8007468:	4293      	cmp	r3, r2
 800746a:	d00e      	beq.n	800748a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	681b      	ldr	r3, [r3, #0]
 8007470:	4a18      	ldr	r2, [pc, #96]	@ (80074d4 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8007472:	4293      	cmp	r3, r2
 8007474:	d009      	beq.n	800748a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	681b      	ldr	r3, [r3, #0]
 800747a:	4a13      	ldr	r2, [pc, #76]	@ (80074c8 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800747c:	4293      	cmp	r3, r2
 800747e:	d004      	beq.n	800748a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	681b      	ldr	r3, [r3, #0]
 8007484:	4a14      	ldr	r2, [pc, #80]	@ (80074d8 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8007486:	4293      	cmp	r3, r2
 8007488:	d10c      	bne.n	80074a4 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800748a:	68bb      	ldr	r3, [r7, #8]
 800748c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007490:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007492:	683b      	ldr	r3, [r7, #0]
 8007494:	689b      	ldr	r3, [r3, #8]
 8007496:	68ba      	ldr	r2, [r7, #8]
 8007498:	4313      	orrs	r3, r2
 800749a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	681b      	ldr	r3, [r3, #0]
 80074a0:	68ba      	ldr	r2, [r7, #8]
 80074a2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	2201      	movs	r2, #1
 80074a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	2200      	movs	r2, #0
 80074b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80074b4:	2300      	movs	r3, #0
}
 80074b6:	4618      	mov	r0, r3
 80074b8:	3714      	adds	r7, #20
 80074ba:	46bd      	mov	sp, r7
 80074bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074c0:	4770      	bx	lr
 80074c2:	bf00      	nop
 80074c4:	40012c00 	.word	0x40012c00
 80074c8:	40013400 	.word	0x40013400
 80074cc:	40000400 	.word	0x40000400
 80074d0:	40000800 	.word	0x40000800
 80074d4:	40000c00 	.word	0x40000c00
 80074d8:	40014000 	.word	0x40014000

080074dc <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80074dc:	b480      	push	{r7}
 80074de:	b085      	sub	sp, #20
 80074e0:	af00      	add	r7, sp, #0
 80074e2:	6078      	str	r0, [r7, #4]
 80074e4:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80074e6:	2300      	movs	r3, #0
 80074e8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80074f0:	2b01      	cmp	r3, #1
 80074f2:	d101      	bne.n	80074f8 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80074f4:	2302      	movs	r3, #2
 80074f6:	e065      	b.n	80075c4 <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	2201      	movs	r2, #1
 80074fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8007500:	68fb      	ldr	r3, [r7, #12]
 8007502:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8007506:	683b      	ldr	r3, [r7, #0]
 8007508:	68db      	ldr	r3, [r3, #12]
 800750a:	4313      	orrs	r3, r2
 800750c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800750e:	68fb      	ldr	r3, [r7, #12]
 8007510:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8007514:	683b      	ldr	r3, [r7, #0]
 8007516:	689b      	ldr	r3, [r3, #8]
 8007518:	4313      	orrs	r3, r2
 800751a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800751c:	68fb      	ldr	r3, [r7, #12]
 800751e:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8007522:	683b      	ldr	r3, [r7, #0]
 8007524:	685b      	ldr	r3, [r3, #4]
 8007526:	4313      	orrs	r3, r2
 8007528:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800752a:	68fb      	ldr	r3, [r7, #12]
 800752c:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8007530:	683b      	ldr	r3, [r7, #0]
 8007532:	681b      	ldr	r3, [r3, #0]
 8007534:	4313      	orrs	r3, r2
 8007536:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8007538:	68fb      	ldr	r3, [r7, #12]
 800753a:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800753e:	683b      	ldr	r3, [r7, #0]
 8007540:	691b      	ldr	r3, [r3, #16]
 8007542:	4313      	orrs	r3, r2
 8007544:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8007546:	68fb      	ldr	r3, [r7, #12]
 8007548:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800754c:	683b      	ldr	r3, [r7, #0]
 800754e:	695b      	ldr	r3, [r3, #20]
 8007550:	4313      	orrs	r3, r2
 8007552:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8007554:	68fb      	ldr	r3, [r7, #12]
 8007556:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800755a:	683b      	ldr	r3, [r7, #0]
 800755c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800755e:	4313      	orrs	r3, r2
 8007560:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8007562:	68fb      	ldr	r3, [r7, #12]
 8007564:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 8007568:	683b      	ldr	r3, [r7, #0]
 800756a:	699b      	ldr	r3, [r3, #24]
 800756c:	041b      	lsls	r3, r3, #16
 800756e:	4313      	orrs	r3, r2
 8007570:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	681b      	ldr	r3, [r3, #0]
 8007576:	4a16      	ldr	r2, [pc, #88]	@ (80075d0 <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 8007578:	4293      	cmp	r3, r2
 800757a:	d004      	beq.n	8007586 <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	681b      	ldr	r3, [r3, #0]
 8007580:	4a14      	ldr	r2, [pc, #80]	@ (80075d4 <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 8007582:	4293      	cmp	r3, r2
 8007584:	d115      	bne.n	80075b2 <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8007586:	68fb      	ldr	r3, [r7, #12]
 8007588:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 800758c:	683b      	ldr	r3, [r7, #0]
 800758e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007590:	051b      	lsls	r3, r3, #20
 8007592:	4313      	orrs	r3, r2
 8007594:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8007596:	68fb      	ldr	r3, [r7, #12]
 8007598:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800759c:	683b      	ldr	r3, [r7, #0]
 800759e:	69db      	ldr	r3, [r3, #28]
 80075a0:	4313      	orrs	r3, r2
 80075a2:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 80075a4:	68fb      	ldr	r3, [r7, #12]
 80075a6:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 80075aa:	683b      	ldr	r3, [r7, #0]
 80075ac:	6a1b      	ldr	r3, [r3, #32]
 80075ae:	4313      	orrs	r3, r2
 80075b0:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	681b      	ldr	r3, [r3, #0]
 80075b6:	68fa      	ldr	r2, [r7, #12]
 80075b8:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	2200      	movs	r2, #0
 80075be:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80075c2:	2300      	movs	r3, #0
}
 80075c4:	4618      	mov	r0, r3
 80075c6:	3714      	adds	r7, #20
 80075c8:	46bd      	mov	sp, r7
 80075ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075ce:	4770      	bx	lr
 80075d0:	40012c00 	.word	0x40012c00
 80075d4:	40013400 	.word	0x40013400

080075d8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80075d8:	b480      	push	{r7}
 80075da:	b083      	sub	sp, #12
 80075dc:	af00      	add	r7, sp, #0
 80075de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80075e0:	bf00      	nop
 80075e2:	370c      	adds	r7, #12
 80075e4:	46bd      	mov	sp, r7
 80075e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075ea:	4770      	bx	lr

080075ec <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80075ec:	b480      	push	{r7}
 80075ee:	b083      	sub	sp, #12
 80075f0:	af00      	add	r7, sp, #0
 80075f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80075f4:	bf00      	nop
 80075f6:	370c      	adds	r7, #12
 80075f8:	46bd      	mov	sp, r7
 80075fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075fe:	4770      	bx	lr

08007600 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8007600:	b480      	push	{r7}
 8007602:	b083      	sub	sp, #12
 8007604:	af00      	add	r7, sp, #0
 8007606:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8007608:	bf00      	nop
 800760a:	370c      	adds	r7, #12
 800760c:	46bd      	mov	sp, r7
 800760e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007612:	4770      	bx	lr

08007614 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007614:	b580      	push	{r7, lr}
 8007616:	b082      	sub	sp, #8
 8007618:	af00      	add	r7, sp, #0
 800761a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	2b00      	cmp	r3, #0
 8007620:	d101      	bne.n	8007626 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007622:	2301      	movs	r3, #1
 8007624:	e040      	b.n	80076a8 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800762a:	2b00      	cmp	r3, #0
 800762c:	d106      	bne.n	800763c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	2200      	movs	r2, #0
 8007632:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007636:	6878      	ldr	r0, [r7, #4]
 8007638:	f7fa fdd0 	bl	80021dc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	2224      	movs	r2, #36	@ 0x24
 8007640:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	681b      	ldr	r3, [r3, #0]
 8007646:	681a      	ldr	r2, [r3, #0]
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	681b      	ldr	r3, [r3, #0]
 800764c:	f022 0201 	bic.w	r2, r2, #1
 8007650:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007656:	2b00      	cmp	r3, #0
 8007658:	d002      	beq.n	8007660 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 800765a:	6878      	ldr	r0, [r7, #4]
 800765c:	f000 fae0 	bl	8007c20 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007660:	6878      	ldr	r0, [r7, #4]
 8007662:	f000 f825 	bl	80076b0 <UART_SetConfig>
 8007666:	4603      	mov	r3, r0
 8007668:	2b01      	cmp	r3, #1
 800766a:	d101      	bne.n	8007670 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 800766c:	2301      	movs	r3, #1
 800766e:	e01b      	b.n	80076a8 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	681b      	ldr	r3, [r3, #0]
 8007674:	685a      	ldr	r2, [r3, #4]
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	681b      	ldr	r3, [r3, #0]
 800767a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800767e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	681b      	ldr	r3, [r3, #0]
 8007684:	689a      	ldr	r2, [r3, #8]
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	681b      	ldr	r3, [r3, #0]
 800768a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800768e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	681b      	ldr	r3, [r3, #0]
 8007694:	681a      	ldr	r2, [r3, #0]
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	681b      	ldr	r3, [r3, #0]
 800769a:	f042 0201 	orr.w	r2, r2, #1
 800769e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80076a0:	6878      	ldr	r0, [r7, #4]
 80076a2:	f000 fb5f 	bl	8007d64 <UART_CheckIdleState>
 80076a6:	4603      	mov	r3, r0
}
 80076a8:	4618      	mov	r0, r3
 80076aa:	3708      	adds	r7, #8
 80076ac:	46bd      	mov	sp, r7
 80076ae:	bd80      	pop	{r7, pc}

080076b0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80076b0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80076b4:	b08a      	sub	sp, #40	@ 0x28
 80076b6:	af00      	add	r7, sp, #0
 80076b8:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80076ba:	2300      	movs	r3, #0
 80076bc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80076c0:	68fb      	ldr	r3, [r7, #12]
 80076c2:	689a      	ldr	r2, [r3, #8]
 80076c4:	68fb      	ldr	r3, [r7, #12]
 80076c6:	691b      	ldr	r3, [r3, #16]
 80076c8:	431a      	orrs	r2, r3
 80076ca:	68fb      	ldr	r3, [r7, #12]
 80076cc:	695b      	ldr	r3, [r3, #20]
 80076ce:	431a      	orrs	r2, r3
 80076d0:	68fb      	ldr	r3, [r7, #12]
 80076d2:	69db      	ldr	r3, [r3, #28]
 80076d4:	4313      	orrs	r3, r2
 80076d6:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80076d8:	68fb      	ldr	r3, [r7, #12]
 80076da:	681b      	ldr	r3, [r3, #0]
 80076dc:	681a      	ldr	r2, [r3, #0]
 80076de:	4ba4      	ldr	r3, [pc, #656]	@ (8007970 <UART_SetConfig+0x2c0>)
 80076e0:	4013      	ands	r3, r2
 80076e2:	68fa      	ldr	r2, [r7, #12]
 80076e4:	6812      	ldr	r2, [r2, #0]
 80076e6:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80076e8:	430b      	orrs	r3, r1
 80076ea:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80076ec:	68fb      	ldr	r3, [r7, #12]
 80076ee:	681b      	ldr	r3, [r3, #0]
 80076f0:	685b      	ldr	r3, [r3, #4]
 80076f2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80076f6:	68fb      	ldr	r3, [r7, #12]
 80076f8:	68da      	ldr	r2, [r3, #12]
 80076fa:	68fb      	ldr	r3, [r7, #12]
 80076fc:	681b      	ldr	r3, [r3, #0]
 80076fe:	430a      	orrs	r2, r1
 8007700:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007702:	68fb      	ldr	r3, [r7, #12]
 8007704:	699b      	ldr	r3, [r3, #24]
 8007706:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007708:	68fb      	ldr	r3, [r7, #12]
 800770a:	681b      	ldr	r3, [r3, #0]
 800770c:	4a99      	ldr	r2, [pc, #612]	@ (8007974 <UART_SetConfig+0x2c4>)
 800770e:	4293      	cmp	r3, r2
 8007710:	d004      	beq.n	800771c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8007712:	68fb      	ldr	r3, [r7, #12]
 8007714:	6a1b      	ldr	r3, [r3, #32]
 8007716:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007718:	4313      	orrs	r3, r2
 800771a:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800771c:	68fb      	ldr	r3, [r7, #12]
 800771e:	681b      	ldr	r3, [r3, #0]
 8007720:	689b      	ldr	r3, [r3, #8]
 8007722:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8007726:	68fb      	ldr	r3, [r7, #12]
 8007728:	681b      	ldr	r3, [r3, #0]
 800772a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800772c:	430a      	orrs	r2, r1
 800772e:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007730:	68fb      	ldr	r3, [r7, #12]
 8007732:	681b      	ldr	r3, [r3, #0]
 8007734:	4a90      	ldr	r2, [pc, #576]	@ (8007978 <UART_SetConfig+0x2c8>)
 8007736:	4293      	cmp	r3, r2
 8007738:	d126      	bne.n	8007788 <UART_SetConfig+0xd8>
 800773a:	4b90      	ldr	r3, [pc, #576]	@ (800797c <UART_SetConfig+0x2cc>)
 800773c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007740:	f003 0303 	and.w	r3, r3, #3
 8007744:	2b03      	cmp	r3, #3
 8007746:	d81b      	bhi.n	8007780 <UART_SetConfig+0xd0>
 8007748:	a201      	add	r2, pc, #4	@ (adr r2, 8007750 <UART_SetConfig+0xa0>)
 800774a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800774e:	bf00      	nop
 8007750:	08007761 	.word	0x08007761
 8007754:	08007771 	.word	0x08007771
 8007758:	08007769 	.word	0x08007769
 800775c:	08007779 	.word	0x08007779
 8007760:	2301      	movs	r3, #1
 8007762:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007766:	e116      	b.n	8007996 <UART_SetConfig+0x2e6>
 8007768:	2302      	movs	r3, #2
 800776a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800776e:	e112      	b.n	8007996 <UART_SetConfig+0x2e6>
 8007770:	2304      	movs	r3, #4
 8007772:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007776:	e10e      	b.n	8007996 <UART_SetConfig+0x2e6>
 8007778:	2308      	movs	r3, #8
 800777a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800777e:	e10a      	b.n	8007996 <UART_SetConfig+0x2e6>
 8007780:	2310      	movs	r3, #16
 8007782:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007786:	e106      	b.n	8007996 <UART_SetConfig+0x2e6>
 8007788:	68fb      	ldr	r3, [r7, #12]
 800778a:	681b      	ldr	r3, [r3, #0]
 800778c:	4a7c      	ldr	r2, [pc, #496]	@ (8007980 <UART_SetConfig+0x2d0>)
 800778e:	4293      	cmp	r3, r2
 8007790:	d138      	bne.n	8007804 <UART_SetConfig+0x154>
 8007792:	4b7a      	ldr	r3, [pc, #488]	@ (800797c <UART_SetConfig+0x2cc>)
 8007794:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007798:	f003 030c 	and.w	r3, r3, #12
 800779c:	2b0c      	cmp	r3, #12
 800779e:	d82d      	bhi.n	80077fc <UART_SetConfig+0x14c>
 80077a0:	a201      	add	r2, pc, #4	@ (adr r2, 80077a8 <UART_SetConfig+0xf8>)
 80077a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80077a6:	bf00      	nop
 80077a8:	080077dd 	.word	0x080077dd
 80077ac:	080077fd 	.word	0x080077fd
 80077b0:	080077fd 	.word	0x080077fd
 80077b4:	080077fd 	.word	0x080077fd
 80077b8:	080077ed 	.word	0x080077ed
 80077bc:	080077fd 	.word	0x080077fd
 80077c0:	080077fd 	.word	0x080077fd
 80077c4:	080077fd 	.word	0x080077fd
 80077c8:	080077e5 	.word	0x080077e5
 80077cc:	080077fd 	.word	0x080077fd
 80077d0:	080077fd 	.word	0x080077fd
 80077d4:	080077fd 	.word	0x080077fd
 80077d8:	080077f5 	.word	0x080077f5
 80077dc:	2300      	movs	r3, #0
 80077de:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80077e2:	e0d8      	b.n	8007996 <UART_SetConfig+0x2e6>
 80077e4:	2302      	movs	r3, #2
 80077e6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80077ea:	e0d4      	b.n	8007996 <UART_SetConfig+0x2e6>
 80077ec:	2304      	movs	r3, #4
 80077ee:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80077f2:	e0d0      	b.n	8007996 <UART_SetConfig+0x2e6>
 80077f4:	2308      	movs	r3, #8
 80077f6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80077fa:	e0cc      	b.n	8007996 <UART_SetConfig+0x2e6>
 80077fc:	2310      	movs	r3, #16
 80077fe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007802:	e0c8      	b.n	8007996 <UART_SetConfig+0x2e6>
 8007804:	68fb      	ldr	r3, [r7, #12]
 8007806:	681b      	ldr	r3, [r3, #0]
 8007808:	4a5e      	ldr	r2, [pc, #376]	@ (8007984 <UART_SetConfig+0x2d4>)
 800780a:	4293      	cmp	r3, r2
 800780c:	d125      	bne.n	800785a <UART_SetConfig+0x1aa>
 800780e:	4b5b      	ldr	r3, [pc, #364]	@ (800797c <UART_SetConfig+0x2cc>)
 8007810:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007814:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8007818:	2b30      	cmp	r3, #48	@ 0x30
 800781a:	d016      	beq.n	800784a <UART_SetConfig+0x19a>
 800781c:	2b30      	cmp	r3, #48	@ 0x30
 800781e:	d818      	bhi.n	8007852 <UART_SetConfig+0x1a2>
 8007820:	2b20      	cmp	r3, #32
 8007822:	d00a      	beq.n	800783a <UART_SetConfig+0x18a>
 8007824:	2b20      	cmp	r3, #32
 8007826:	d814      	bhi.n	8007852 <UART_SetConfig+0x1a2>
 8007828:	2b00      	cmp	r3, #0
 800782a:	d002      	beq.n	8007832 <UART_SetConfig+0x182>
 800782c:	2b10      	cmp	r3, #16
 800782e:	d008      	beq.n	8007842 <UART_SetConfig+0x192>
 8007830:	e00f      	b.n	8007852 <UART_SetConfig+0x1a2>
 8007832:	2300      	movs	r3, #0
 8007834:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007838:	e0ad      	b.n	8007996 <UART_SetConfig+0x2e6>
 800783a:	2302      	movs	r3, #2
 800783c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007840:	e0a9      	b.n	8007996 <UART_SetConfig+0x2e6>
 8007842:	2304      	movs	r3, #4
 8007844:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007848:	e0a5      	b.n	8007996 <UART_SetConfig+0x2e6>
 800784a:	2308      	movs	r3, #8
 800784c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007850:	e0a1      	b.n	8007996 <UART_SetConfig+0x2e6>
 8007852:	2310      	movs	r3, #16
 8007854:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007858:	e09d      	b.n	8007996 <UART_SetConfig+0x2e6>
 800785a:	68fb      	ldr	r3, [r7, #12]
 800785c:	681b      	ldr	r3, [r3, #0]
 800785e:	4a4a      	ldr	r2, [pc, #296]	@ (8007988 <UART_SetConfig+0x2d8>)
 8007860:	4293      	cmp	r3, r2
 8007862:	d125      	bne.n	80078b0 <UART_SetConfig+0x200>
 8007864:	4b45      	ldr	r3, [pc, #276]	@ (800797c <UART_SetConfig+0x2cc>)
 8007866:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800786a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800786e:	2bc0      	cmp	r3, #192	@ 0xc0
 8007870:	d016      	beq.n	80078a0 <UART_SetConfig+0x1f0>
 8007872:	2bc0      	cmp	r3, #192	@ 0xc0
 8007874:	d818      	bhi.n	80078a8 <UART_SetConfig+0x1f8>
 8007876:	2b80      	cmp	r3, #128	@ 0x80
 8007878:	d00a      	beq.n	8007890 <UART_SetConfig+0x1e0>
 800787a:	2b80      	cmp	r3, #128	@ 0x80
 800787c:	d814      	bhi.n	80078a8 <UART_SetConfig+0x1f8>
 800787e:	2b00      	cmp	r3, #0
 8007880:	d002      	beq.n	8007888 <UART_SetConfig+0x1d8>
 8007882:	2b40      	cmp	r3, #64	@ 0x40
 8007884:	d008      	beq.n	8007898 <UART_SetConfig+0x1e8>
 8007886:	e00f      	b.n	80078a8 <UART_SetConfig+0x1f8>
 8007888:	2300      	movs	r3, #0
 800788a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800788e:	e082      	b.n	8007996 <UART_SetConfig+0x2e6>
 8007890:	2302      	movs	r3, #2
 8007892:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007896:	e07e      	b.n	8007996 <UART_SetConfig+0x2e6>
 8007898:	2304      	movs	r3, #4
 800789a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800789e:	e07a      	b.n	8007996 <UART_SetConfig+0x2e6>
 80078a0:	2308      	movs	r3, #8
 80078a2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80078a6:	e076      	b.n	8007996 <UART_SetConfig+0x2e6>
 80078a8:	2310      	movs	r3, #16
 80078aa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80078ae:	e072      	b.n	8007996 <UART_SetConfig+0x2e6>
 80078b0:	68fb      	ldr	r3, [r7, #12]
 80078b2:	681b      	ldr	r3, [r3, #0]
 80078b4:	4a35      	ldr	r2, [pc, #212]	@ (800798c <UART_SetConfig+0x2dc>)
 80078b6:	4293      	cmp	r3, r2
 80078b8:	d12a      	bne.n	8007910 <UART_SetConfig+0x260>
 80078ba:	4b30      	ldr	r3, [pc, #192]	@ (800797c <UART_SetConfig+0x2cc>)
 80078bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80078c0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80078c4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80078c8:	d01a      	beq.n	8007900 <UART_SetConfig+0x250>
 80078ca:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80078ce:	d81b      	bhi.n	8007908 <UART_SetConfig+0x258>
 80078d0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80078d4:	d00c      	beq.n	80078f0 <UART_SetConfig+0x240>
 80078d6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80078da:	d815      	bhi.n	8007908 <UART_SetConfig+0x258>
 80078dc:	2b00      	cmp	r3, #0
 80078de:	d003      	beq.n	80078e8 <UART_SetConfig+0x238>
 80078e0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80078e4:	d008      	beq.n	80078f8 <UART_SetConfig+0x248>
 80078e6:	e00f      	b.n	8007908 <UART_SetConfig+0x258>
 80078e8:	2300      	movs	r3, #0
 80078ea:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80078ee:	e052      	b.n	8007996 <UART_SetConfig+0x2e6>
 80078f0:	2302      	movs	r3, #2
 80078f2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80078f6:	e04e      	b.n	8007996 <UART_SetConfig+0x2e6>
 80078f8:	2304      	movs	r3, #4
 80078fa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80078fe:	e04a      	b.n	8007996 <UART_SetConfig+0x2e6>
 8007900:	2308      	movs	r3, #8
 8007902:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007906:	e046      	b.n	8007996 <UART_SetConfig+0x2e6>
 8007908:	2310      	movs	r3, #16
 800790a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800790e:	e042      	b.n	8007996 <UART_SetConfig+0x2e6>
 8007910:	68fb      	ldr	r3, [r7, #12]
 8007912:	681b      	ldr	r3, [r3, #0]
 8007914:	4a17      	ldr	r2, [pc, #92]	@ (8007974 <UART_SetConfig+0x2c4>)
 8007916:	4293      	cmp	r3, r2
 8007918:	d13a      	bne.n	8007990 <UART_SetConfig+0x2e0>
 800791a:	4b18      	ldr	r3, [pc, #96]	@ (800797c <UART_SetConfig+0x2cc>)
 800791c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007920:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8007924:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007928:	d01a      	beq.n	8007960 <UART_SetConfig+0x2b0>
 800792a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800792e:	d81b      	bhi.n	8007968 <UART_SetConfig+0x2b8>
 8007930:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007934:	d00c      	beq.n	8007950 <UART_SetConfig+0x2a0>
 8007936:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800793a:	d815      	bhi.n	8007968 <UART_SetConfig+0x2b8>
 800793c:	2b00      	cmp	r3, #0
 800793e:	d003      	beq.n	8007948 <UART_SetConfig+0x298>
 8007940:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007944:	d008      	beq.n	8007958 <UART_SetConfig+0x2a8>
 8007946:	e00f      	b.n	8007968 <UART_SetConfig+0x2b8>
 8007948:	2300      	movs	r3, #0
 800794a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800794e:	e022      	b.n	8007996 <UART_SetConfig+0x2e6>
 8007950:	2302      	movs	r3, #2
 8007952:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007956:	e01e      	b.n	8007996 <UART_SetConfig+0x2e6>
 8007958:	2304      	movs	r3, #4
 800795a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800795e:	e01a      	b.n	8007996 <UART_SetConfig+0x2e6>
 8007960:	2308      	movs	r3, #8
 8007962:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007966:	e016      	b.n	8007996 <UART_SetConfig+0x2e6>
 8007968:	2310      	movs	r3, #16
 800796a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800796e:	e012      	b.n	8007996 <UART_SetConfig+0x2e6>
 8007970:	efff69f3 	.word	0xefff69f3
 8007974:	40008000 	.word	0x40008000
 8007978:	40013800 	.word	0x40013800
 800797c:	40021000 	.word	0x40021000
 8007980:	40004400 	.word	0x40004400
 8007984:	40004800 	.word	0x40004800
 8007988:	40004c00 	.word	0x40004c00
 800798c:	40005000 	.word	0x40005000
 8007990:	2310      	movs	r3, #16
 8007992:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8007996:	68fb      	ldr	r3, [r7, #12]
 8007998:	681b      	ldr	r3, [r3, #0]
 800799a:	4a9f      	ldr	r2, [pc, #636]	@ (8007c18 <UART_SetConfig+0x568>)
 800799c:	4293      	cmp	r3, r2
 800799e:	d17a      	bne.n	8007a96 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80079a0:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80079a4:	2b08      	cmp	r3, #8
 80079a6:	d824      	bhi.n	80079f2 <UART_SetConfig+0x342>
 80079a8:	a201      	add	r2, pc, #4	@ (adr r2, 80079b0 <UART_SetConfig+0x300>)
 80079aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80079ae:	bf00      	nop
 80079b0:	080079d5 	.word	0x080079d5
 80079b4:	080079f3 	.word	0x080079f3
 80079b8:	080079dd 	.word	0x080079dd
 80079bc:	080079f3 	.word	0x080079f3
 80079c0:	080079e3 	.word	0x080079e3
 80079c4:	080079f3 	.word	0x080079f3
 80079c8:	080079f3 	.word	0x080079f3
 80079cc:	080079f3 	.word	0x080079f3
 80079d0:	080079eb 	.word	0x080079eb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80079d4:	f7fd f8e8 	bl	8004ba8 <HAL_RCC_GetPCLK1Freq>
 80079d8:	61f8      	str	r0, [r7, #28]
        break;
 80079da:	e010      	b.n	80079fe <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80079dc:	4b8f      	ldr	r3, [pc, #572]	@ (8007c1c <UART_SetConfig+0x56c>)
 80079de:	61fb      	str	r3, [r7, #28]
        break;
 80079e0:	e00d      	b.n	80079fe <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80079e2:	f7fd f849 	bl	8004a78 <HAL_RCC_GetSysClockFreq>
 80079e6:	61f8      	str	r0, [r7, #28]
        break;
 80079e8:	e009      	b.n	80079fe <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80079ea:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80079ee:	61fb      	str	r3, [r7, #28]
        break;
 80079f0:	e005      	b.n	80079fe <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 80079f2:	2300      	movs	r3, #0
 80079f4:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80079f6:	2301      	movs	r3, #1
 80079f8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80079fc:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80079fe:	69fb      	ldr	r3, [r7, #28]
 8007a00:	2b00      	cmp	r3, #0
 8007a02:	f000 80fb 	beq.w	8007bfc <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8007a06:	68fb      	ldr	r3, [r7, #12]
 8007a08:	685a      	ldr	r2, [r3, #4]
 8007a0a:	4613      	mov	r3, r2
 8007a0c:	005b      	lsls	r3, r3, #1
 8007a0e:	4413      	add	r3, r2
 8007a10:	69fa      	ldr	r2, [r7, #28]
 8007a12:	429a      	cmp	r2, r3
 8007a14:	d305      	bcc.n	8007a22 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8007a16:	68fb      	ldr	r3, [r7, #12]
 8007a18:	685b      	ldr	r3, [r3, #4]
 8007a1a:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8007a1c:	69fa      	ldr	r2, [r7, #28]
 8007a1e:	429a      	cmp	r2, r3
 8007a20:	d903      	bls.n	8007a2a <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8007a22:	2301      	movs	r3, #1
 8007a24:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8007a28:	e0e8      	b.n	8007bfc <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8007a2a:	69fb      	ldr	r3, [r7, #28]
 8007a2c:	2200      	movs	r2, #0
 8007a2e:	461c      	mov	r4, r3
 8007a30:	4615      	mov	r5, r2
 8007a32:	f04f 0200 	mov.w	r2, #0
 8007a36:	f04f 0300 	mov.w	r3, #0
 8007a3a:	022b      	lsls	r3, r5, #8
 8007a3c:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8007a40:	0222      	lsls	r2, r4, #8
 8007a42:	68f9      	ldr	r1, [r7, #12]
 8007a44:	6849      	ldr	r1, [r1, #4]
 8007a46:	0849      	lsrs	r1, r1, #1
 8007a48:	2000      	movs	r0, #0
 8007a4a:	4688      	mov	r8, r1
 8007a4c:	4681      	mov	r9, r0
 8007a4e:	eb12 0a08 	adds.w	sl, r2, r8
 8007a52:	eb43 0b09 	adc.w	fp, r3, r9
 8007a56:	68fb      	ldr	r3, [r7, #12]
 8007a58:	685b      	ldr	r3, [r3, #4]
 8007a5a:	2200      	movs	r2, #0
 8007a5c:	603b      	str	r3, [r7, #0]
 8007a5e:	607a      	str	r2, [r7, #4]
 8007a60:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007a64:	4650      	mov	r0, sl
 8007a66:	4659      	mov	r1, fp
 8007a68:	f7f8 fc02 	bl	8000270 <__aeabi_uldivmod>
 8007a6c:	4602      	mov	r2, r0
 8007a6e:	460b      	mov	r3, r1
 8007a70:	4613      	mov	r3, r2
 8007a72:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007a74:	69bb      	ldr	r3, [r7, #24]
 8007a76:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007a7a:	d308      	bcc.n	8007a8e <UART_SetConfig+0x3de>
 8007a7c:	69bb      	ldr	r3, [r7, #24]
 8007a7e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007a82:	d204      	bcs.n	8007a8e <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8007a84:	68fb      	ldr	r3, [r7, #12]
 8007a86:	681b      	ldr	r3, [r3, #0]
 8007a88:	69ba      	ldr	r2, [r7, #24]
 8007a8a:	60da      	str	r2, [r3, #12]
 8007a8c:	e0b6      	b.n	8007bfc <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8007a8e:	2301      	movs	r3, #1
 8007a90:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8007a94:	e0b2      	b.n	8007bfc <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007a96:	68fb      	ldr	r3, [r7, #12]
 8007a98:	69db      	ldr	r3, [r3, #28]
 8007a9a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007a9e:	d15e      	bne.n	8007b5e <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8007aa0:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8007aa4:	2b08      	cmp	r3, #8
 8007aa6:	d828      	bhi.n	8007afa <UART_SetConfig+0x44a>
 8007aa8:	a201      	add	r2, pc, #4	@ (adr r2, 8007ab0 <UART_SetConfig+0x400>)
 8007aaa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007aae:	bf00      	nop
 8007ab0:	08007ad5 	.word	0x08007ad5
 8007ab4:	08007add 	.word	0x08007add
 8007ab8:	08007ae5 	.word	0x08007ae5
 8007abc:	08007afb 	.word	0x08007afb
 8007ac0:	08007aeb 	.word	0x08007aeb
 8007ac4:	08007afb 	.word	0x08007afb
 8007ac8:	08007afb 	.word	0x08007afb
 8007acc:	08007afb 	.word	0x08007afb
 8007ad0:	08007af3 	.word	0x08007af3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007ad4:	f7fd f868 	bl	8004ba8 <HAL_RCC_GetPCLK1Freq>
 8007ad8:	61f8      	str	r0, [r7, #28]
        break;
 8007ada:	e014      	b.n	8007b06 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007adc:	f7fd f87a 	bl	8004bd4 <HAL_RCC_GetPCLK2Freq>
 8007ae0:	61f8      	str	r0, [r7, #28]
        break;
 8007ae2:	e010      	b.n	8007b06 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007ae4:	4b4d      	ldr	r3, [pc, #308]	@ (8007c1c <UART_SetConfig+0x56c>)
 8007ae6:	61fb      	str	r3, [r7, #28]
        break;
 8007ae8:	e00d      	b.n	8007b06 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007aea:	f7fc ffc5 	bl	8004a78 <HAL_RCC_GetSysClockFreq>
 8007aee:	61f8      	str	r0, [r7, #28]
        break;
 8007af0:	e009      	b.n	8007b06 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007af2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007af6:	61fb      	str	r3, [r7, #28]
        break;
 8007af8:	e005      	b.n	8007b06 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8007afa:	2300      	movs	r3, #0
 8007afc:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8007afe:	2301      	movs	r3, #1
 8007b00:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8007b04:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007b06:	69fb      	ldr	r3, [r7, #28]
 8007b08:	2b00      	cmp	r3, #0
 8007b0a:	d077      	beq.n	8007bfc <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8007b0c:	69fb      	ldr	r3, [r7, #28]
 8007b0e:	005a      	lsls	r2, r3, #1
 8007b10:	68fb      	ldr	r3, [r7, #12]
 8007b12:	685b      	ldr	r3, [r3, #4]
 8007b14:	085b      	lsrs	r3, r3, #1
 8007b16:	441a      	add	r2, r3
 8007b18:	68fb      	ldr	r3, [r7, #12]
 8007b1a:	685b      	ldr	r3, [r3, #4]
 8007b1c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007b20:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007b22:	69bb      	ldr	r3, [r7, #24]
 8007b24:	2b0f      	cmp	r3, #15
 8007b26:	d916      	bls.n	8007b56 <UART_SetConfig+0x4a6>
 8007b28:	69bb      	ldr	r3, [r7, #24]
 8007b2a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007b2e:	d212      	bcs.n	8007b56 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007b30:	69bb      	ldr	r3, [r7, #24]
 8007b32:	b29b      	uxth	r3, r3
 8007b34:	f023 030f 	bic.w	r3, r3, #15
 8007b38:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007b3a:	69bb      	ldr	r3, [r7, #24]
 8007b3c:	085b      	lsrs	r3, r3, #1
 8007b3e:	b29b      	uxth	r3, r3
 8007b40:	f003 0307 	and.w	r3, r3, #7
 8007b44:	b29a      	uxth	r2, r3
 8007b46:	8afb      	ldrh	r3, [r7, #22]
 8007b48:	4313      	orrs	r3, r2
 8007b4a:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8007b4c:	68fb      	ldr	r3, [r7, #12]
 8007b4e:	681b      	ldr	r3, [r3, #0]
 8007b50:	8afa      	ldrh	r2, [r7, #22]
 8007b52:	60da      	str	r2, [r3, #12]
 8007b54:	e052      	b.n	8007bfc <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8007b56:	2301      	movs	r3, #1
 8007b58:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8007b5c:	e04e      	b.n	8007bfc <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007b5e:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8007b62:	2b08      	cmp	r3, #8
 8007b64:	d827      	bhi.n	8007bb6 <UART_SetConfig+0x506>
 8007b66:	a201      	add	r2, pc, #4	@ (adr r2, 8007b6c <UART_SetConfig+0x4bc>)
 8007b68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b6c:	08007b91 	.word	0x08007b91
 8007b70:	08007b99 	.word	0x08007b99
 8007b74:	08007ba1 	.word	0x08007ba1
 8007b78:	08007bb7 	.word	0x08007bb7
 8007b7c:	08007ba7 	.word	0x08007ba7
 8007b80:	08007bb7 	.word	0x08007bb7
 8007b84:	08007bb7 	.word	0x08007bb7
 8007b88:	08007bb7 	.word	0x08007bb7
 8007b8c:	08007baf 	.word	0x08007baf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007b90:	f7fd f80a 	bl	8004ba8 <HAL_RCC_GetPCLK1Freq>
 8007b94:	61f8      	str	r0, [r7, #28]
        break;
 8007b96:	e014      	b.n	8007bc2 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007b98:	f7fd f81c 	bl	8004bd4 <HAL_RCC_GetPCLK2Freq>
 8007b9c:	61f8      	str	r0, [r7, #28]
        break;
 8007b9e:	e010      	b.n	8007bc2 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007ba0:	4b1e      	ldr	r3, [pc, #120]	@ (8007c1c <UART_SetConfig+0x56c>)
 8007ba2:	61fb      	str	r3, [r7, #28]
        break;
 8007ba4:	e00d      	b.n	8007bc2 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007ba6:	f7fc ff67 	bl	8004a78 <HAL_RCC_GetSysClockFreq>
 8007baa:	61f8      	str	r0, [r7, #28]
        break;
 8007bac:	e009      	b.n	8007bc2 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007bae:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007bb2:	61fb      	str	r3, [r7, #28]
        break;
 8007bb4:	e005      	b.n	8007bc2 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8007bb6:	2300      	movs	r3, #0
 8007bb8:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8007bba:	2301      	movs	r3, #1
 8007bbc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8007bc0:	bf00      	nop
    }

    if (pclk != 0U)
 8007bc2:	69fb      	ldr	r3, [r7, #28]
 8007bc4:	2b00      	cmp	r3, #0
 8007bc6:	d019      	beq.n	8007bfc <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8007bc8:	68fb      	ldr	r3, [r7, #12]
 8007bca:	685b      	ldr	r3, [r3, #4]
 8007bcc:	085a      	lsrs	r2, r3, #1
 8007bce:	69fb      	ldr	r3, [r7, #28]
 8007bd0:	441a      	add	r2, r3
 8007bd2:	68fb      	ldr	r3, [r7, #12]
 8007bd4:	685b      	ldr	r3, [r3, #4]
 8007bd6:	fbb2 f3f3 	udiv	r3, r2, r3
 8007bda:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007bdc:	69bb      	ldr	r3, [r7, #24]
 8007bde:	2b0f      	cmp	r3, #15
 8007be0:	d909      	bls.n	8007bf6 <UART_SetConfig+0x546>
 8007be2:	69bb      	ldr	r3, [r7, #24]
 8007be4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007be8:	d205      	bcs.n	8007bf6 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007bea:	69bb      	ldr	r3, [r7, #24]
 8007bec:	b29a      	uxth	r2, r3
 8007bee:	68fb      	ldr	r3, [r7, #12]
 8007bf0:	681b      	ldr	r3, [r3, #0]
 8007bf2:	60da      	str	r2, [r3, #12]
 8007bf4:	e002      	b.n	8007bfc <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8007bf6:	2301      	movs	r3, #1
 8007bf8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007bfc:	68fb      	ldr	r3, [r7, #12]
 8007bfe:	2200      	movs	r2, #0
 8007c00:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8007c02:	68fb      	ldr	r3, [r7, #12]
 8007c04:	2200      	movs	r2, #0
 8007c06:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8007c08:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8007c0c:	4618      	mov	r0, r3
 8007c0e:	3728      	adds	r7, #40	@ 0x28
 8007c10:	46bd      	mov	sp, r7
 8007c12:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007c16:	bf00      	nop
 8007c18:	40008000 	.word	0x40008000
 8007c1c:	00f42400 	.word	0x00f42400

08007c20 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007c20:	b480      	push	{r7}
 8007c22:	b083      	sub	sp, #12
 8007c24:	af00      	add	r7, sp, #0
 8007c26:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c2c:	f003 0308 	and.w	r3, r3, #8
 8007c30:	2b00      	cmp	r3, #0
 8007c32:	d00a      	beq.n	8007c4a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	681b      	ldr	r3, [r3, #0]
 8007c38:	685b      	ldr	r3, [r3, #4]
 8007c3a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	681b      	ldr	r3, [r3, #0]
 8007c46:	430a      	orrs	r2, r1
 8007c48:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c4e:	f003 0301 	and.w	r3, r3, #1
 8007c52:	2b00      	cmp	r3, #0
 8007c54:	d00a      	beq.n	8007c6c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	681b      	ldr	r3, [r3, #0]
 8007c5a:	685b      	ldr	r3, [r3, #4]
 8007c5c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	681b      	ldr	r3, [r3, #0]
 8007c68:	430a      	orrs	r2, r1
 8007c6a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c70:	f003 0302 	and.w	r3, r3, #2
 8007c74:	2b00      	cmp	r3, #0
 8007c76:	d00a      	beq.n	8007c8e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	681b      	ldr	r3, [r3, #0]
 8007c7c:	685b      	ldr	r3, [r3, #4]
 8007c7e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	681b      	ldr	r3, [r3, #0]
 8007c8a:	430a      	orrs	r2, r1
 8007c8c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c92:	f003 0304 	and.w	r3, r3, #4
 8007c96:	2b00      	cmp	r3, #0
 8007c98:	d00a      	beq.n	8007cb0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	681b      	ldr	r3, [r3, #0]
 8007c9e:	685b      	ldr	r3, [r3, #4]
 8007ca0:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	681b      	ldr	r3, [r3, #0]
 8007cac:	430a      	orrs	r2, r1
 8007cae:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007cb4:	f003 0310 	and.w	r3, r3, #16
 8007cb8:	2b00      	cmp	r3, #0
 8007cba:	d00a      	beq.n	8007cd2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	681b      	ldr	r3, [r3, #0]
 8007cc0:	689b      	ldr	r3, [r3, #8]
 8007cc2:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	681b      	ldr	r3, [r3, #0]
 8007cce:	430a      	orrs	r2, r1
 8007cd0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007cd6:	f003 0320 	and.w	r3, r3, #32
 8007cda:	2b00      	cmp	r3, #0
 8007cdc:	d00a      	beq.n	8007cf4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	681b      	ldr	r3, [r3, #0]
 8007ce2:	689b      	ldr	r3, [r3, #8]
 8007ce4:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	681b      	ldr	r3, [r3, #0]
 8007cf0:	430a      	orrs	r2, r1
 8007cf2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007cf8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007cfc:	2b00      	cmp	r3, #0
 8007cfe:	d01a      	beq.n	8007d36 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	681b      	ldr	r3, [r3, #0]
 8007d04:	685b      	ldr	r3, [r3, #4]
 8007d06:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	681b      	ldr	r3, [r3, #0]
 8007d12:	430a      	orrs	r2, r1
 8007d14:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d1a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007d1e:	d10a      	bne.n	8007d36 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	681b      	ldr	r3, [r3, #0]
 8007d24:	685b      	ldr	r3, [r3, #4]
 8007d26:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	681b      	ldr	r3, [r3, #0]
 8007d32:	430a      	orrs	r2, r1
 8007d34:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007d3a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007d3e:	2b00      	cmp	r3, #0
 8007d40:	d00a      	beq.n	8007d58 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	681b      	ldr	r3, [r3, #0]
 8007d46:	685b      	ldr	r3, [r3, #4]
 8007d48:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	681b      	ldr	r3, [r3, #0]
 8007d54:	430a      	orrs	r2, r1
 8007d56:	605a      	str	r2, [r3, #4]
  }
}
 8007d58:	bf00      	nop
 8007d5a:	370c      	adds	r7, #12
 8007d5c:	46bd      	mov	sp, r7
 8007d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d62:	4770      	bx	lr

08007d64 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007d64:	b580      	push	{r7, lr}
 8007d66:	b098      	sub	sp, #96	@ 0x60
 8007d68:	af02      	add	r7, sp, #8
 8007d6a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	2200      	movs	r2, #0
 8007d70:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007d74:	f7fa fc14 	bl	80025a0 <HAL_GetTick>
 8007d78:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	681b      	ldr	r3, [r3, #0]
 8007d7e:	681b      	ldr	r3, [r3, #0]
 8007d80:	f003 0308 	and.w	r3, r3, #8
 8007d84:	2b08      	cmp	r3, #8
 8007d86:	d12e      	bne.n	8007de6 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007d88:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007d8c:	9300      	str	r3, [sp, #0]
 8007d8e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007d90:	2200      	movs	r2, #0
 8007d92:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8007d96:	6878      	ldr	r0, [r7, #4]
 8007d98:	f000 f88c 	bl	8007eb4 <UART_WaitOnFlagUntilTimeout>
 8007d9c:	4603      	mov	r3, r0
 8007d9e:	2b00      	cmp	r3, #0
 8007da0:	d021      	beq.n	8007de6 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	681b      	ldr	r3, [r3, #0]
 8007da6:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007da8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007daa:	e853 3f00 	ldrex	r3, [r3]
 8007dae:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007db0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007db2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007db6:	653b      	str	r3, [r7, #80]	@ 0x50
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	681b      	ldr	r3, [r3, #0]
 8007dbc:	461a      	mov	r2, r3
 8007dbe:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007dc0:	647b      	str	r3, [r7, #68]	@ 0x44
 8007dc2:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007dc4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007dc6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007dc8:	e841 2300 	strex	r3, r2, [r1]
 8007dcc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007dce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007dd0:	2b00      	cmp	r3, #0
 8007dd2:	d1e6      	bne.n	8007da2 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	2220      	movs	r2, #32
 8007dd8:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	2200      	movs	r2, #0
 8007dde:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007de2:	2303      	movs	r3, #3
 8007de4:	e062      	b.n	8007eac <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	681b      	ldr	r3, [r3, #0]
 8007dea:	681b      	ldr	r3, [r3, #0]
 8007dec:	f003 0304 	and.w	r3, r3, #4
 8007df0:	2b04      	cmp	r3, #4
 8007df2:	d149      	bne.n	8007e88 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007df4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007df8:	9300      	str	r3, [sp, #0]
 8007dfa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007dfc:	2200      	movs	r2, #0
 8007dfe:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8007e02:	6878      	ldr	r0, [r7, #4]
 8007e04:	f000 f856 	bl	8007eb4 <UART_WaitOnFlagUntilTimeout>
 8007e08:	4603      	mov	r3, r0
 8007e0a:	2b00      	cmp	r3, #0
 8007e0c:	d03c      	beq.n	8007e88 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	681b      	ldr	r3, [r3, #0]
 8007e12:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e16:	e853 3f00 	ldrex	r3, [r3]
 8007e1a:	623b      	str	r3, [r7, #32]
   return(result);
 8007e1c:	6a3b      	ldr	r3, [r7, #32]
 8007e1e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007e22:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	681b      	ldr	r3, [r3, #0]
 8007e28:	461a      	mov	r2, r3
 8007e2a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007e2c:	633b      	str	r3, [r7, #48]	@ 0x30
 8007e2e:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e30:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007e32:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007e34:	e841 2300 	strex	r3, r2, [r1]
 8007e38:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007e3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e3c:	2b00      	cmp	r3, #0
 8007e3e:	d1e6      	bne.n	8007e0e <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	681b      	ldr	r3, [r3, #0]
 8007e44:	3308      	adds	r3, #8
 8007e46:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e48:	693b      	ldr	r3, [r7, #16]
 8007e4a:	e853 3f00 	ldrex	r3, [r3]
 8007e4e:	60fb      	str	r3, [r7, #12]
   return(result);
 8007e50:	68fb      	ldr	r3, [r7, #12]
 8007e52:	f023 0301 	bic.w	r3, r3, #1
 8007e56:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	681b      	ldr	r3, [r3, #0]
 8007e5c:	3308      	adds	r3, #8
 8007e5e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007e60:	61fa      	str	r2, [r7, #28]
 8007e62:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e64:	69b9      	ldr	r1, [r7, #24]
 8007e66:	69fa      	ldr	r2, [r7, #28]
 8007e68:	e841 2300 	strex	r3, r2, [r1]
 8007e6c:	617b      	str	r3, [r7, #20]
   return(result);
 8007e6e:	697b      	ldr	r3, [r7, #20]
 8007e70:	2b00      	cmp	r3, #0
 8007e72:	d1e5      	bne.n	8007e40 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	2220      	movs	r2, #32
 8007e78:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	2200      	movs	r2, #0
 8007e80:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007e84:	2303      	movs	r3, #3
 8007e86:	e011      	b.n	8007eac <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	2220      	movs	r2, #32
 8007e8c:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	2220      	movs	r2, #32
 8007e92:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	2200      	movs	r2, #0
 8007e9a:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	2200      	movs	r2, #0
 8007ea0:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	2200      	movs	r2, #0
 8007ea6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8007eaa:	2300      	movs	r3, #0
}
 8007eac:	4618      	mov	r0, r3
 8007eae:	3758      	adds	r7, #88	@ 0x58
 8007eb0:	46bd      	mov	sp, r7
 8007eb2:	bd80      	pop	{r7, pc}

08007eb4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007eb4:	b580      	push	{r7, lr}
 8007eb6:	b084      	sub	sp, #16
 8007eb8:	af00      	add	r7, sp, #0
 8007eba:	60f8      	str	r0, [r7, #12]
 8007ebc:	60b9      	str	r1, [r7, #8]
 8007ebe:	603b      	str	r3, [r7, #0]
 8007ec0:	4613      	mov	r3, r2
 8007ec2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007ec4:	e049      	b.n	8007f5a <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007ec6:	69bb      	ldr	r3, [r7, #24]
 8007ec8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007ecc:	d045      	beq.n	8007f5a <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007ece:	f7fa fb67 	bl	80025a0 <HAL_GetTick>
 8007ed2:	4602      	mov	r2, r0
 8007ed4:	683b      	ldr	r3, [r7, #0]
 8007ed6:	1ad3      	subs	r3, r2, r3
 8007ed8:	69ba      	ldr	r2, [r7, #24]
 8007eda:	429a      	cmp	r2, r3
 8007edc:	d302      	bcc.n	8007ee4 <UART_WaitOnFlagUntilTimeout+0x30>
 8007ede:	69bb      	ldr	r3, [r7, #24]
 8007ee0:	2b00      	cmp	r3, #0
 8007ee2:	d101      	bne.n	8007ee8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007ee4:	2303      	movs	r3, #3
 8007ee6:	e048      	b.n	8007f7a <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8007ee8:	68fb      	ldr	r3, [r7, #12]
 8007eea:	681b      	ldr	r3, [r3, #0]
 8007eec:	681b      	ldr	r3, [r3, #0]
 8007eee:	f003 0304 	and.w	r3, r3, #4
 8007ef2:	2b00      	cmp	r3, #0
 8007ef4:	d031      	beq.n	8007f5a <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007ef6:	68fb      	ldr	r3, [r7, #12]
 8007ef8:	681b      	ldr	r3, [r3, #0]
 8007efa:	69db      	ldr	r3, [r3, #28]
 8007efc:	f003 0308 	and.w	r3, r3, #8
 8007f00:	2b08      	cmp	r3, #8
 8007f02:	d110      	bne.n	8007f26 <UART_WaitOnFlagUntilTimeout+0x72>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007f04:	68fb      	ldr	r3, [r7, #12]
 8007f06:	681b      	ldr	r3, [r3, #0]
 8007f08:	2208      	movs	r2, #8
 8007f0a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007f0c:	68f8      	ldr	r0, [r7, #12]
 8007f0e:	f000 f838 	bl	8007f82 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007f12:	68fb      	ldr	r3, [r7, #12]
 8007f14:	2208      	movs	r2, #8
 8007f16:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007f1a:	68fb      	ldr	r3, [r7, #12]
 8007f1c:	2200      	movs	r2, #0
 8007f1e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8007f22:	2301      	movs	r3, #1
 8007f24:	e029      	b.n	8007f7a <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007f26:	68fb      	ldr	r3, [r7, #12]
 8007f28:	681b      	ldr	r3, [r3, #0]
 8007f2a:	69db      	ldr	r3, [r3, #28]
 8007f2c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007f30:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007f34:	d111      	bne.n	8007f5a <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007f36:	68fb      	ldr	r3, [r7, #12]
 8007f38:	681b      	ldr	r3, [r3, #0]
 8007f3a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007f3e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007f40:	68f8      	ldr	r0, [r7, #12]
 8007f42:	f000 f81e 	bl	8007f82 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007f46:	68fb      	ldr	r3, [r7, #12]
 8007f48:	2220      	movs	r2, #32
 8007f4a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007f4e:	68fb      	ldr	r3, [r7, #12]
 8007f50:	2200      	movs	r2, #0
 8007f52:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8007f56:	2303      	movs	r3, #3
 8007f58:	e00f      	b.n	8007f7a <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007f5a:	68fb      	ldr	r3, [r7, #12]
 8007f5c:	681b      	ldr	r3, [r3, #0]
 8007f5e:	69da      	ldr	r2, [r3, #28]
 8007f60:	68bb      	ldr	r3, [r7, #8]
 8007f62:	4013      	ands	r3, r2
 8007f64:	68ba      	ldr	r2, [r7, #8]
 8007f66:	429a      	cmp	r2, r3
 8007f68:	bf0c      	ite	eq
 8007f6a:	2301      	moveq	r3, #1
 8007f6c:	2300      	movne	r3, #0
 8007f6e:	b2db      	uxtb	r3, r3
 8007f70:	461a      	mov	r2, r3
 8007f72:	79fb      	ldrb	r3, [r7, #7]
 8007f74:	429a      	cmp	r2, r3
 8007f76:	d0a6      	beq.n	8007ec6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007f78:	2300      	movs	r3, #0
}
 8007f7a:	4618      	mov	r0, r3
 8007f7c:	3710      	adds	r7, #16
 8007f7e:	46bd      	mov	sp, r7
 8007f80:	bd80      	pop	{r7, pc}

08007f82 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007f82:	b480      	push	{r7}
 8007f84:	b095      	sub	sp, #84	@ 0x54
 8007f86:	af00      	add	r7, sp, #0
 8007f88:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	681b      	ldr	r3, [r3, #0]
 8007f8e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f90:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007f92:	e853 3f00 	ldrex	r3, [r3]
 8007f96:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007f98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f9a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007f9e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	681b      	ldr	r3, [r3, #0]
 8007fa4:	461a      	mov	r2, r3
 8007fa6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007fa8:	643b      	str	r3, [r7, #64]	@ 0x40
 8007faa:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007fac:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007fae:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007fb0:	e841 2300 	strex	r3, r2, [r1]
 8007fb4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007fb6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007fb8:	2b00      	cmp	r3, #0
 8007fba:	d1e6      	bne.n	8007f8a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	681b      	ldr	r3, [r3, #0]
 8007fc0:	3308      	adds	r3, #8
 8007fc2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007fc4:	6a3b      	ldr	r3, [r7, #32]
 8007fc6:	e853 3f00 	ldrex	r3, [r3]
 8007fca:	61fb      	str	r3, [r7, #28]
   return(result);
 8007fcc:	69fb      	ldr	r3, [r7, #28]
 8007fce:	f023 0301 	bic.w	r3, r3, #1
 8007fd2:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	681b      	ldr	r3, [r3, #0]
 8007fd8:	3308      	adds	r3, #8
 8007fda:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007fdc:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007fde:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007fe0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007fe2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007fe4:	e841 2300 	strex	r3, r2, [r1]
 8007fe8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007fea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007fec:	2b00      	cmp	r3, #0
 8007fee:	d1e5      	bne.n	8007fbc <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007ff4:	2b01      	cmp	r3, #1
 8007ff6:	d118      	bne.n	800802a <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	681b      	ldr	r3, [r3, #0]
 8007ffc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ffe:	68fb      	ldr	r3, [r7, #12]
 8008000:	e853 3f00 	ldrex	r3, [r3]
 8008004:	60bb      	str	r3, [r7, #8]
   return(result);
 8008006:	68bb      	ldr	r3, [r7, #8]
 8008008:	f023 0310 	bic.w	r3, r3, #16
 800800c:	647b      	str	r3, [r7, #68]	@ 0x44
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	681b      	ldr	r3, [r3, #0]
 8008012:	461a      	mov	r2, r3
 8008014:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008016:	61bb      	str	r3, [r7, #24]
 8008018:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800801a:	6979      	ldr	r1, [r7, #20]
 800801c:	69ba      	ldr	r2, [r7, #24]
 800801e:	e841 2300 	strex	r3, r2, [r1]
 8008022:	613b      	str	r3, [r7, #16]
   return(result);
 8008024:	693b      	ldr	r3, [r7, #16]
 8008026:	2b00      	cmp	r3, #0
 8008028:	d1e6      	bne.n	8007ff8 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	2220      	movs	r2, #32
 800802e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008032:	687b      	ldr	r3, [r7, #4]
 8008034:	2200      	movs	r2, #0
 8008036:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	2200      	movs	r2, #0
 800803c:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800803e:	bf00      	nop
 8008040:	3754      	adds	r7, #84	@ 0x54
 8008042:	46bd      	mov	sp, r7
 8008044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008048:	4770      	bx	lr
	...

0800804c <std>:
 800804c:	2300      	movs	r3, #0
 800804e:	b510      	push	{r4, lr}
 8008050:	4604      	mov	r4, r0
 8008052:	e9c0 3300 	strd	r3, r3, [r0]
 8008056:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800805a:	6083      	str	r3, [r0, #8]
 800805c:	8181      	strh	r1, [r0, #12]
 800805e:	6643      	str	r3, [r0, #100]	@ 0x64
 8008060:	81c2      	strh	r2, [r0, #14]
 8008062:	6183      	str	r3, [r0, #24]
 8008064:	4619      	mov	r1, r3
 8008066:	2208      	movs	r2, #8
 8008068:	305c      	adds	r0, #92	@ 0x5c
 800806a:	f000 f906 	bl	800827a <memset>
 800806e:	4b0d      	ldr	r3, [pc, #52]	@ (80080a4 <std+0x58>)
 8008070:	6263      	str	r3, [r4, #36]	@ 0x24
 8008072:	4b0d      	ldr	r3, [pc, #52]	@ (80080a8 <std+0x5c>)
 8008074:	62a3      	str	r3, [r4, #40]	@ 0x28
 8008076:	4b0d      	ldr	r3, [pc, #52]	@ (80080ac <std+0x60>)
 8008078:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800807a:	4b0d      	ldr	r3, [pc, #52]	@ (80080b0 <std+0x64>)
 800807c:	6323      	str	r3, [r4, #48]	@ 0x30
 800807e:	4b0d      	ldr	r3, [pc, #52]	@ (80080b4 <std+0x68>)
 8008080:	6224      	str	r4, [r4, #32]
 8008082:	429c      	cmp	r4, r3
 8008084:	d006      	beq.n	8008094 <std+0x48>
 8008086:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800808a:	4294      	cmp	r4, r2
 800808c:	d002      	beq.n	8008094 <std+0x48>
 800808e:	33d0      	adds	r3, #208	@ 0xd0
 8008090:	429c      	cmp	r4, r3
 8008092:	d105      	bne.n	80080a0 <std+0x54>
 8008094:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8008098:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800809c:	f000 b966 	b.w	800836c <__retarget_lock_init_recursive>
 80080a0:	bd10      	pop	{r4, pc}
 80080a2:	bf00      	nop
 80080a4:	080081f5 	.word	0x080081f5
 80080a8:	08008217 	.word	0x08008217
 80080ac:	0800824f 	.word	0x0800824f
 80080b0:	08008273 	.word	0x08008273
 80080b4:	2000065c 	.word	0x2000065c

080080b8 <stdio_exit_handler>:
 80080b8:	4a02      	ldr	r2, [pc, #8]	@ (80080c4 <stdio_exit_handler+0xc>)
 80080ba:	4903      	ldr	r1, [pc, #12]	@ (80080c8 <stdio_exit_handler+0x10>)
 80080bc:	4803      	ldr	r0, [pc, #12]	@ (80080cc <stdio_exit_handler+0x14>)
 80080be:	f000 b869 	b.w	8008194 <_fwalk_sglue>
 80080c2:	bf00      	nop
 80080c4:	20000010 	.word	0x20000010
 80080c8:	08008c0d 	.word	0x08008c0d
 80080cc:	20000020 	.word	0x20000020

080080d0 <cleanup_stdio>:
 80080d0:	6841      	ldr	r1, [r0, #4]
 80080d2:	4b0c      	ldr	r3, [pc, #48]	@ (8008104 <cleanup_stdio+0x34>)
 80080d4:	4299      	cmp	r1, r3
 80080d6:	b510      	push	{r4, lr}
 80080d8:	4604      	mov	r4, r0
 80080da:	d001      	beq.n	80080e0 <cleanup_stdio+0x10>
 80080dc:	f000 fd96 	bl	8008c0c <_fflush_r>
 80080e0:	68a1      	ldr	r1, [r4, #8]
 80080e2:	4b09      	ldr	r3, [pc, #36]	@ (8008108 <cleanup_stdio+0x38>)
 80080e4:	4299      	cmp	r1, r3
 80080e6:	d002      	beq.n	80080ee <cleanup_stdio+0x1e>
 80080e8:	4620      	mov	r0, r4
 80080ea:	f000 fd8f 	bl	8008c0c <_fflush_r>
 80080ee:	68e1      	ldr	r1, [r4, #12]
 80080f0:	4b06      	ldr	r3, [pc, #24]	@ (800810c <cleanup_stdio+0x3c>)
 80080f2:	4299      	cmp	r1, r3
 80080f4:	d004      	beq.n	8008100 <cleanup_stdio+0x30>
 80080f6:	4620      	mov	r0, r4
 80080f8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80080fc:	f000 bd86 	b.w	8008c0c <_fflush_r>
 8008100:	bd10      	pop	{r4, pc}
 8008102:	bf00      	nop
 8008104:	2000065c 	.word	0x2000065c
 8008108:	200006c4 	.word	0x200006c4
 800810c:	2000072c 	.word	0x2000072c

08008110 <global_stdio_init.part.0>:
 8008110:	b510      	push	{r4, lr}
 8008112:	4b0b      	ldr	r3, [pc, #44]	@ (8008140 <global_stdio_init.part.0+0x30>)
 8008114:	4c0b      	ldr	r4, [pc, #44]	@ (8008144 <global_stdio_init.part.0+0x34>)
 8008116:	4a0c      	ldr	r2, [pc, #48]	@ (8008148 <global_stdio_init.part.0+0x38>)
 8008118:	601a      	str	r2, [r3, #0]
 800811a:	4620      	mov	r0, r4
 800811c:	2200      	movs	r2, #0
 800811e:	2104      	movs	r1, #4
 8008120:	f7ff ff94 	bl	800804c <std>
 8008124:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8008128:	2201      	movs	r2, #1
 800812a:	2109      	movs	r1, #9
 800812c:	f7ff ff8e 	bl	800804c <std>
 8008130:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8008134:	2202      	movs	r2, #2
 8008136:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800813a:	2112      	movs	r1, #18
 800813c:	f7ff bf86 	b.w	800804c <std>
 8008140:	20000794 	.word	0x20000794
 8008144:	2000065c 	.word	0x2000065c
 8008148:	080080b9 	.word	0x080080b9

0800814c <__sfp_lock_acquire>:
 800814c:	4801      	ldr	r0, [pc, #4]	@ (8008154 <__sfp_lock_acquire+0x8>)
 800814e:	f000 b90e 	b.w	800836e <__retarget_lock_acquire_recursive>
 8008152:	bf00      	nop
 8008154:	2000079d 	.word	0x2000079d

08008158 <__sfp_lock_release>:
 8008158:	4801      	ldr	r0, [pc, #4]	@ (8008160 <__sfp_lock_release+0x8>)
 800815a:	f000 b909 	b.w	8008370 <__retarget_lock_release_recursive>
 800815e:	bf00      	nop
 8008160:	2000079d 	.word	0x2000079d

08008164 <__sinit>:
 8008164:	b510      	push	{r4, lr}
 8008166:	4604      	mov	r4, r0
 8008168:	f7ff fff0 	bl	800814c <__sfp_lock_acquire>
 800816c:	6a23      	ldr	r3, [r4, #32]
 800816e:	b11b      	cbz	r3, 8008178 <__sinit+0x14>
 8008170:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008174:	f7ff bff0 	b.w	8008158 <__sfp_lock_release>
 8008178:	4b04      	ldr	r3, [pc, #16]	@ (800818c <__sinit+0x28>)
 800817a:	6223      	str	r3, [r4, #32]
 800817c:	4b04      	ldr	r3, [pc, #16]	@ (8008190 <__sinit+0x2c>)
 800817e:	681b      	ldr	r3, [r3, #0]
 8008180:	2b00      	cmp	r3, #0
 8008182:	d1f5      	bne.n	8008170 <__sinit+0xc>
 8008184:	f7ff ffc4 	bl	8008110 <global_stdio_init.part.0>
 8008188:	e7f2      	b.n	8008170 <__sinit+0xc>
 800818a:	bf00      	nop
 800818c:	080080d1 	.word	0x080080d1
 8008190:	20000794 	.word	0x20000794

08008194 <_fwalk_sglue>:
 8008194:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008198:	4607      	mov	r7, r0
 800819a:	4688      	mov	r8, r1
 800819c:	4614      	mov	r4, r2
 800819e:	2600      	movs	r6, #0
 80081a0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80081a4:	f1b9 0901 	subs.w	r9, r9, #1
 80081a8:	d505      	bpl.n	80081b6 <_fwalk_sglue+0x22>
 80081aa:	6824      	ldr	r4, [r4, #0]
 80081ac:	2c00      	cmp	r4, #0
 80081ae:	d1f7      	bne.n	80081a0 <_fwalk_sglue+0xc>
 80081b0:	4630      	mov	r0, r6
 80081b2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80081b6:	89ab      	ldrh	r3, [r5, #12]
 80081b8:	2b01      	cmp	r3, #1
 80081ba:	d907      	bls.n	80081cc <_fwalk_sglue+0x38>
 80081bc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80081c0:	3301      	adds	r3, #1
 80081c2:	d003      	beq.n	80081cc <_fwalk_sglue+0x38>
 80081c4:	4629      	mov	r1, r5
 80081c6:	4638      	mov	r0, r7
 80081c8:	47c0      	blx	r8
 80081ca:	4306      	orrs	r6, r0
 80081cc:	3568      	adds	r5, #104	@ 0x68
 80081ce:	e7e9      	b.n	80081a4 <_fwalk_sglue+0x10>

080081d0 <iprintf>:
 80081d0:	b40f      	push	{r0, r1, r2, r3}
 80081d2:	b507      	push	{r0, r1, r2, lr}
 80081d4:	4906      	ldr	r1, [pc, #24]	@ (80081f0 <iprintf+0x20>)
 80081d6:	ab04      	add	r3, sp, #16
 80081d8:	6808      	ldr	r0, [r1, #0]
 80081da:	f853 2b04 	ldr.w	r2, [r3], #4
 80081de:	6881      	ldr	r1, [r0, #8]
 80081e0:	9301      	str	r3, [sp, #4]
 80081e2:	f000 f9e9 	bl	80085b8 <_vfiprintf_r>
 80081e6:	b003      	add	sp, #12
 80081e8:	f85d eb04 	ldr.w	lr, [sp], #4
 80081ec:	b004      	add	sp, #16
 80081ee:	4770      	bx	lr
 80081f0:	2000001c 	.word	0x2000001c

080081f4 <__sread>:
 80081f4:	b510      	push	{r4, lr}
 80081f6:	460c      	mov	r4, r1
 80081f8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80081fc:	f000 f868 	bl	80082d0 <_read_r>
 8008200:	2800      	cmp	r0, #0
 8008202:	bfab      	itete	ge
 8008204:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8008206:	89a3      	ldrhlt	r3, [r4, #12]
 8008208:	181b      	addge	r3, r3, r0
 800820a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800820e:	bfac      	ite	ge
 8008210:	6563      	strge	r3, [r4, #84]	@ 0x54
 8008212:	81a3      	strhlt	r3, [r4, #12]
 8008214:	bd10      	pop	{r4, pc}

08008216 <__swrite>:
 8008216:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800821a:	461f      	mov	r7, r3
 800821c:	898b      	ldrh	r3, [r1, #12]
 800821e:	05db      	lsls	r3, r3, #23
 8008220:	4605      	mov	r5, r0
 8008222:	460c      	mov	r4, r1
 8008224:	4616      	mov	r6, r2
 8008226:	d505      	bpl.n	8008234 <__swrite+0x1e>
 8008228:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800822c:	2302      	movs	r3, #2
 800822e:	2200      	movs	r2, #0
 8008230:	f000 f83c 	bl	80082ac <_lseek_r>
 8008234:	89a3      	ldrh	r3, [r4, #12]
 8008236:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800823a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800823e:	81a3      	strh	r3, [r4, #12]
 8008240:	4632      	mov	r2, r6
 8008242:	463b      	mov	r3, r7
 8008244:	4628      	mov	r0, r5
 8008246:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800824a:	f000 b853 	b.w	80082f4 <_write_r>

0800824e <__sseek>:
 800824e:	b510      	push	{r4, lr}
 8008250:	460c      	mov	r4, r1
 8008252:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008256:	f000 f829 	bl	80082ac <_lseek_r>
 800825a:	1c43      	adds	r3, r0, #1
 800825c:	89a3      	ldrh	r3, [r4, #12]
 800825e:	bf15      	itete	ne
 8008260:	6560      	strne	r0, [r4, #84]	@ 0x54
 8008262:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8008266:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800826a:	81a3      	strheq	r3, [r4, #12]
 800826c:	bf18      	it	ne
 800826e:	81a3      	strhne	r3, [r4, #12]
 8008270:	bd10      	pop	{r4, pc}

08008272 <__sclose>:
 8008272:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008276:	f000 b809 	b.w	800828c <_close_r>

0800827a <memset>:
 800827a:	4402      	add	r2, r0
 800827c:	4603      	mov	r3, r0
 800827e:	4293      	cmp	r3, r2
 8008280:	d100      	bne.n	8008284 <memset+0xa>
 8008282:	4770      	bx	lr
 8008284:	f803 1b01 	strb.w	r1, [r3], #1
 8008288:	e7f9      	b.n	800827e <memset+0x4>
	...

0800828c <_close_r>:
 800828c:	b538      	push	{r3, r4, r5, lr}
 800828e:	4d06      	ldr	r5, [pc, #24]	@ (80082a8 <_close_r+0x1c>)
 8008290:	2300      	movs	r3, #0
 8008292:	4604      	mov	r4, r0
 8008294:	4608      	mov	r0, r1
 8008296:	602b      	str	r3, [r5, #0]
 8008298:	f7fa f873 	bl	8002382 <_close>
 800829c:	1c43      	adds	r3, r0, #1
 800829e:	d102      	bne.n	80082a6 <_close_r+0x1a>
 80082a0:	682b      	ldr	r3, [r5, #0]
 80082a2:	b103      	cbz	r3, 80082a6 <_close_r+0x1a>
 80082a4:	6023      	str	r3, [r4, #0]
 80082a6:	bd38      	pop	{r3, r4, r5, pc}
 80082a8:	20000798 	.word	0x20000798

080082ac <_lseek_r>:
 80082ac:	b538      	push	{r3, r4, r5, lr}
 80082ae:	4d07      	ldr	r5, [pc, #28]	@ (80082cc <_lseek_r+0x20>)
 80082b0:	4604      	mov	r4, r0
 80082b2:	4608      	mov	r0, r1
 80082b4:	4611      	mov	r1, r2
 80082b6:	2200      	movs	r2, #0
 80082b8:	602a      	str	r2, [r5, #0]
 80082ba:	461a      	mov	r2, r3
 80082bc:	f7fa f888 	bl	80023d0 <_lseek>
 80082c0:	1c43      	adds	r3, r0, #1
 80082c2:	d102      	bne.n	80082ca <_lseek_r+0x1e>
 80082c4:	682b      	ldr	r3, [r5, #0]
 80082c6:	b103      	cbz	r3, 80082ca <_lseek_r+0x1e>
 80082c8:	6023      	str	r3, [r4, #0]
 80082ca:	bd38      	pop	{r3, r4, r5, pc}
 80082cc:	20000798 	.word	0x20000798

080082d0 <_read_r>:
 80082d0:	b538      	push	{r3, r4, r5, lr}
 80082d2:	4d07      	ldr	r5, [pc, #28]	@ (80082f0 <_read_r+0x20>)
 80082d4:	4604      	mov	r4, r0
 80082d6:	4608      	mov	r0, r1
 80082d8:	4611      	mov	r1, r2
 80082da:	2200      	movs	r2, #0
 80082dc:	602a      	str	r2, [r5, #0]
 80082de:	461a      	mov	r2, r3
 80082e0:	f7fa f832 	bl	8002348 <_read>
 80082e4:	1c43      	adds	r3, r0, #1
 80082e6:	d102      	bne.n	80082ee <_read_r+0x1e>
 80082e8:	682b      	ldr	r3, [r5, #0]
 80082ea:	b103      	cbz	r3, 80082ee <_read_r+0x1e>
 80082ec:	6023      	str	r3, [r4, #0]
 80082ee:	bd38      	pop	{r3, r4, r5, pc}
 80082f0:	20000798 	.word	0x20000798

080082f4 <_write_r>:
 80082f4:	b538      	push	{r3, r4, r5, lr}
 80082f6:	4d07      	ldr	r5, [pc, #28]	@ (8008314 <_write_r+0x20>)
 80082f8:	4604      	mov	r4, r0
 80082fa:	4608      	mov	r0, r1
 80082fc:	4611      	mov	r1, r2
 80082fe:	2200      	movs	r2, #0
 8008300:	602a      	str	r2, [r5, #0]
 8008302:	461a      	mov	r2, r3
 8008304:	f7f9 faca 	bl	800189c <_write>
 8008308:	1c43      	adds	r3, r0, #1
 800830a:	d102      	bne.n	8008312 <_write_r+0x1e>
 800830c:	682b      	ldr	r3, [r5, #0]
 800830e:	b103      	cbz	r3, 8008312 <_write_r+0x1e>
 8008310:	6023      	str	r3, [r4, #0]
 8008312:	bd38      	pop	{r3, r4, r5, pc}
 8008314:	20000798 	.word	0x20000798

08008318 <__errno>:
 8008318:	4b01      	ldr	r3, [pc, #4]	@ (8008320 <__errno+0x8>)
 800831a:	6818      	ldr	r0, [r3, #0]
 800831c:	4770      	bx	lr
 800831e:	bf00      	nop
 8008320:	2000001c 	.word	0x2000001c

08008324 <__libc_init_array>:
 8008324:	b570      	push	{r4, r5, r6, lr}
 8008326:	4d0d      	ldr	r5, [pc, #52]	@ (800835c <__libc_init_array+0x38>)
 8008328:	4c0d      	ldr	r4, [pc, #52]	@ (8008360 <__libc_init_array+0x3c>)
 800832a:	1b64      	subs	r4, r4, r5
 800832c:	10a4      	asrs	r4, r4, #2
 800832e:	2600      	movs	r6, #0
 8008330:	42a6      	cmp	r6, r4
 8008332:	d109      	bne.n	8008348 <__libc_init_array+0x24>
 8008334:	4d0b      	ldr	r5, [pc, #44]	@ (8008364 <__libc_init_array+0x40>)
 8008336:	4c0c      	ldr	r4, [pc, #48]	@ (8008368 <__libc_init_array+0x44>)
 8008338:	f000 fdb8 	bl	8008eac <_init>
 800833c:	1b64      	subs	r4, r4, r5
 800833e:	10a4      	asrs	r4, r4, #2
 8008340:	2600      	movs	r6, #0
 8008342:	42a6      	cmp	r6, r4
 8008344:	d105      	bne.n	8008352 <__libc_init_array+0x2e>
 8008346:	bd70      	pop	{r4, r5, r6, pc}
 8008348:	f855 3b04 	ldr.w	r3, [r5], #4
 800834c:	4798      	blx	r3
 800834e:	3601      	adds	r6, #1
 8008350:	e7ee      	b.n	8008330 <__libc_init_array+0xc>
 8008352:	f855 3b04 	ldr.w	r3, [r5], #4
 8008356:	4798      	blx	r3
 8008358:	3601      	adds	r6, #1
 800835a:	e7f2      	b.n	8008342 <__libc_init_array+0x1e>
 800835c:	08008f88 	.word	0x08008f88
 8008360:	08008f88 	.word	0x08008f88
 8008364:	08008f88 	.word	0x08008f88
 8008368:	08008f8c 	.word	0x08008f8c

0800836c <__retarget_lock_init_recursive>:
 800836c:	4770      	bx	lr

0800836e <__retarget_lock_acquire_recursive>:
 800836e:	4770      	bx	lr

08008370 <__retarget_lock_release_recursive>:
 8008370:	4770      	bx	lr
	...

08008374 <_free_r>:
 8008374:	b538      	push	{r3, r4, r5, lr}
 8008376:	4605      	mov	r5, r0
 8008378:	2900      	cmp	r1, #0
 800837a:	d041      	beq.n	8008400 <_free_r+0x8c>
 800837c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008380:	1f0c      	subs	r4, r1, #4
 8008382:	2b00      	cmp	r3, #0
 8008384:	bfb8      	it	lt
 8008386:	18e4      	addlt	r4, r4, r3
 8008388:	f000 f8e0 	bl	800854c <__malloc_lock>
 800838c:	4a1d      	ldr	r2, [pc, #116]	@ (8008404 <_free_r+0x90>)
 800838e:	6813      	ldr	r3, [r2, #0]
 8008390:	b933      	cbnz	r3, 80083a0 <_free_r+0x2c>
 8008392:	6063      	str	r3, [r4, #4]
 8008394:	6014      	str	r4, [r2, #0]
 8008396:	4628      	mov	r0, r5
 8008398:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800839c:	f000 b8dc 	b.w	8008558 <__malloc_unlock>
 80083a0:	42a3      	cmp	r3, r4
 80083a2:	d908      	bls.n	80083b6 <_free_r+0x42>
 80083a4:	6820      	ldr	r0, [r4, #0]
 80083a6:	1821      	adds	r1, r4, r0
 80083a8:	428b      	cmp	r3, r1
 80083aa:	bf01      	itttt	eq
 80083ac:	6819      	ldreq	r1, [r3, #0]
 80083ae:	685b      	ldreq	r3, [r3, #4]
 80083b0:	1809      	addeq	r1, r1, r0
 80083b2:	6021      	streq	r1, [r4, #0]
 80083b4:	e7ed      	b.n	8008392 <_free_r+0x1e>
 80083b6:	461a      	mov	r2, r3
 80083b8:	685b      	ldr	r3, [r3, #4]
 80083ba:	b10b      	cbz	r3, 80083c0 <_free_r+0x4c>
 80083bc:	42a3      	cmp	r3, r4
 80083be:	d9fa      	bls.n	80083b6 <_free_r+0x42>
 80083c0:	6811      	ldr	r1, [r2, #0]
 80083c2:	1850      	adds	r0, r2, r1
 80083c4:	42a0      	cmp	r0, r4
 80083c6:	d10b      	bne.n	80083e0 <_free_r+0x6c>
 80083c8:	6820      	ldr	r0, [r4, #0]
 80083ca:	4401      	add	r1, r0
 80083cc:	1850      	adds	r0, r2, r1
 80083ce:	4283      	cmp	r3, r0
 80083d0:	6011      	str	r1, [r2, #0]
 80083d2:	d1e0      	bne.n	8008396 <_free_r+0x22>
 80083d4:	6818      	ldr	r0, [r3, #0]
 80083d6:	685b      	ldr	r3, [r3, #4]
 80083d8:	6053      	str	r3, [r2, #4]
 80083da:	4408      	add	r0, r1
 80083dc:	6010      	str	r0, [r2, #0]
 80083de:	e7da      	b.n	8008396 <_free_r+0x22>
 80083e0:	d902      	bls.n	80083e8 <_free_r+0x74>
 80083e2:	230c      	movs	r3, #12
 80083e4:	602b      	str	r3, [r5, #0]
 80083e6:	e7d6      	b.n	8008396 <_free_r+0x22>
 80083e8:	6820      	ldr	r0, [r4, #0]
 80083ea:	1821      	adds	r1, r4, r0
 80083ec:	428b      	cmp	r3, r1
 80083ee:	bf04      	itt	eq
 80083f0:	6819      	ldreq	r1, [r3, #0]
 80083f2:	685b      	ldreq	r3, [r3, #4]
 80083f4:	6063      	str	r3, [r4, #4]
 80083f6:	bf04      	itt	eq
 80083f8:	1809      	addeq	r1, r1, r0
 80083fa:	6021      	streq	r1, [r4, #0]
 80083fc:	6054      	str	r4, [r2, #4]
 80083fe:	e7ca      	b.n	8008396 <_free_r+0x22>
 8008400:	bd38      	pop	{r3, r4, r5, pc}
 8008402:	bf00      	nop
 8008404:	200007a4 	.word	0x200007a4

08008408 <sbrk_aligned>:
 8008408:	b570      	push	{r4, r5, r6, lr}
 800840a:	4e0f      	ldr	r6, [pc, #60]	@ (8008448 <sbrk_aligned+0x40>)
 800840c:	460c      	mov	r4, r1
 800840e:	6831      	ldr	r1, [r6, #0]
 8008410:	4605      	mov	r5, r0
 8008412:	b911      	cbnz	r1, 800841a <sbrk_aligned+0x12>
 8008414:	f000 fcb6 	bl	8008d84 <_sbrk_r>
 8008418:	6030      	str	r0, [r6, #0]
 800841a:	4621      	mov	r1, r4
 800841c:	4628      	mov	r0, r5
 800841e:	f000 fcb1 	bl	8008d84 <_sbrk_r>
 8008422:	1c43      	adds	r3, r0, #1
 8008424:	d103      	bne.n	800842e <sbrk_aligned+0x26>
 8008426:	f04f 34ff 	mov.w	r4, #4294967295
 800842a:	4620      	mov	r0, r4
 800842c:	bd70      	pop	{r4, r5, r6, pc}
 800842e:	1cc4      	adds	r4, r0, #3
 8008430:	f024 0403 	bic.w	r4, r4, #3
 8008434:	42a0      	cmp	r0, r4
 8008436:	d0f8      	beq.n	800842a <sbrk_aligned+0x22>
 8008438:	1a21      	subs	r1, r4, r0
 800843a:	4628      	mov	r0, r5
 800843c:	f000 fca2 	bl	8008d84 <_sbrk_r>
 8008440:	3001      	adds	r0, #1
 8008442:	d1f2      	bne.n	800842a <sbrk_aligned+0x22>
 8008444:	e7ef      	b.n	8008426 <sbrk_aligned+0x1e>
 8008446:	bf00      	nop
 8008448:	200007a0 	.word	0x200007a0

0800844c <_malloc_r>:
 800844c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008450:	1ccd      	adds	r5, r1, #3
 8008452:	f025 0503 	bic.w	r5, r5, #3
 8008456:	3508      	adds	r5, #8
 8008458:	2d0c      	cmp	r5, #12
 800845a:	bf38      	it	cc
 800845c:	250c      	movcc	r5, #12
 800845e:	2d00      	cmp	r5, #0
 8008460:	4606      	mov	r6, r0
 8008462:	db01      	blt.n	8008468 <_malloc_r+0x1c>
 8008464:	42a9      	cmp	r1, r5
 8008466:	d904      	bls.n	8008472 <_malloc_r+0x26>
 8008468:	230c      	movs	r3, #12
 800846a:	6033      	str	r3, [r6, #0]
 800846c:	2000      	movs	r0, #0
 800846e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008472:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008548 <_malloc_r+0xfc>
 8008476:	f000 f869 	bl	800854c <__malloc_lock>
 800847a:	f8d8 3000 	ldr.w	r3, [r8]
 800847e:	461c      	mov	r4, r3
 8008480:	bb44      	cbnz	r4, 80084d4 <_malloc_r+0x88>
 8008482:	4629      	mov	r1, r5
 8008484:	4630      	mov	r0, r6
 8008486:	f7ff ffbf 	bl	8008408 <sbrk_aligned>
 800848a:	1c43      	adds	r3, r0, #1
 800848c:	4604      	mov	r4, r0
 800848e:	d158      	bne.n	8008542 <_malloc_r+0xf6>
 8008490:	f8d8 4000 	ldr.w	r4, [r8]
 8008494:	4627      	mov	r7, r4
 8008496:	2f00      	cmp	r7, #0
 8008498:	d143      	bne.n	8008522 <_malloc_r+0xd6>
 800849a:	2c00      	cmp	r4, #0
 800849c:	d04b      	beq.n	8008536 <_malloc_r+0xea>
 800849e:	6823      	ldr	r3, [r4, #0]
 80084a0:	4639      	mov	r1, r7
 80084a2:	4630      	mov	r0, r6
 80084a4:	eb04 0903 	add.w	r9, r4, r3
 80084a8:	f000 fc6c 	bl	8008d84 <_sbrk_r>
 80084ac:	4581      	cmp	r9, r0
 80084ae:	d142      	bne.n	8008536 <_malloc_r+0xea>
 80084b0:	6821      	ldr	r1, [r4, #0]
 80084b2:	1a6d      	subs	r5, r5, r1
 80084b4:	4629      	mov	r1, r5
 80084b6:	4630      	mov	r0, r6
 80084b8:	f7ff ffa6 	bl	8008408 <sbrk_aligned>
 80084bc:	3001      	adds	r0, #1
 80084be:	d03a      	beq.n	8008536 <_malloc_r+0xea>
 80084c0:	6823      	ldr	r3, [r4, #0]
 80084c2:	442b      	add	r3, r5
 80084c4:	6023      	str	r3, [r4, #0]
 80084c6:	f8d8 3000 	ldr.w	r3, [r8]
 80084ca:	685a      	ldr	r2, [r3, #4]
 80084cc:	bb62      	cbnz	r2, 8008528 <_malloc_r+0xdc>
 80084ce:	f8c8 7000 	str.w	r7, [r8]
 80084d2:	e00f      	b.n	80084f4 <_malloc_r+0xa8>
 80084d4:	6822      	ldr	r2, [r4, #0]
 80084d6:	1b52      	subs	r2, r2, r5
 80084d8:	d420      	bmi.n	800851c <_malloc_r+0xd0>
 80084da:	2a0b      	cmp	r2, #11
 80084dc:	d917      	bls.n	800850e <_malloc_r+0xc2>
 80084de:	1961      	adds	r1, r4, r5
 80084e0:	42a3      	cmp	r3, r4
 80084e2:	6025      	str	r5, [r4, #0]
 80084e4:	bf18      	it	ne
 80084e6:	6059      	strne	r1, [r3, #4]
 80084e8:	6863      	ldr	r3, [r4, #4]
 80084ea:	bf08      	it	eq
 80084ec:	f8c8 1000 	streq.w	r1, [r8]
 80084f0:	5162      	str	r2, [r4, r5]
 80084f2:	604b      	str	r3, [r1, #4]
 80084f4:	4630      	mov	r0, r6
 80084f6:	f000 f82f 	bl	8008558 <__malloc_unlock>
 80084fa:	f104 000b 	add.w	r0, r4, #11
 80084fe:	1d23      	adds	r3, r4, #4
 8008500:	f020 0007 	bic.w	r0, r0, #7
 8008504:	1ac2      	subs	r2, r0, r3
 8008506:	bf1c      	itt	ne
 8008508:	1a1b      	subne	r3, r3, r0
 800850a:	50a3      	strne	r3, [r4, r2]
 800850c:	e7af      	b.n	800846e <_malloc_r+0x22>
 800850e:	6862      	ldr	r2, [r4, #4]
 8008510:	42a3      	cmp	r3, r4
 8008512:	bf0c      	ite	eq
 8008514:	f8c8 2000 	streq.w	r2, [r8]
 8008518:	605a      	strne	r2, [r3, #4]
 800851a:	e7eb      	b.n	80084f4 <_malloc_r+0xa8>
 800851c:	4623      	mov	r3, r4
 800851e:	6864      	ldr	r4, [r4, #4]
 8008520:	e7ae      	b.n	8008480 <_malloc_r+0x34>
 8008522:	463c      	mov	r4, r7
 8008524:	687f      	ldr	r7, [r7, #4]
 8008526:	e7b6      	b.n	8008496 <_malloc_r+0x4a>
 8008528:	461a      	mov	r2, r3
 800852a:	685b      	ldr	r3, [r3, #4]
 800852c:	42a3      	cmp	r3, r4
 800852e:	d1fb      	bne.n	8008528 <_malloc_r+0xdc>
 8008530:	2300      	movs	r3, #0
 8008532:	6053      	str	r3, [r2, #4]
 8008534:	e7de      	b.n	80084f4 <_malloc_r+0xa8>
 8008536:	230c      	movs	r3, #12
 8008538:	6033      	str	r3, [r6, #0]
 800853a:	4630      	mov	r0, r6
 800853c:	f000 f80c 	bl	8008558 <__malloc_unlock>
 8008540:	e794      	b.n	800846c <_malloc_r+0x20>
 8008542:	6005      	str	r5, [r0, #0]
 8008544:	e7d6      	b.n	80084f4 <_malloc_r+0xa8>
 8008546:	bf00      	nop
 8008548:	200007a4 	.word	0x200007a4

0800854c <__malloc_lock>:
 800854c:	4801      	ldr	r0, [pc, #4]	@ (8008554 <__malloc_lock+0x8>)
 800854e:	f7ff bf0e 	b.w	800836e <__retarget_lock_acquire_recursive>
 8008552:	bf00      	nop
 8008554:	2000079c 	.word	0x2000079c

08008558 <__malloc_unlock>:
 8008558:	4801      	ldr	r0, [pc, #4]	@ (8008560 <__malloc_unlock+0x8>)
 800855a:	f7ff bf09 	b.w	8008370 <__retarget_lock_release_recursive>
 800855e:	bf00      	nop
 8008560:	2000079c 	.word	0x2000079c

08008564 <__sfputc_r>:
 8008564:	6893      	ldr	r3, [r2, #8]
 8008566:	3b01      	subs	r3, #1
 8008568:	2b00      	cmp	r3, #0
 800856a:	b410      	push	{r4}
 800856c:	6093      	str	r3, [r2, #8]
 800856e:	da08      	bge.n	8008582 <__sfputc_r+0x1e>
 8008570:	6994      	ldr	r4, [r2, #24]
 8008572:	42a3      	cmp	r3, r4
 8008574:	db01      	blt.n	800857a <__sfputc_r+0x16>
 8008576:	290a      	cmp	r1, #10
 8008578:	d103      	bne.n	8008582 <__sfputc_r+0x1e>
 800857a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800857e:	f000 bb6d 	b.w	8008c5c <__swbuf_r>
 8008582:	6813      	ldr	r3, [r2, #0]
 8008584:	1c58      	adds	r0, r3, #1
 8008586:	6010      	str	r0, [r2, #0]
 8008588:	7019      	strb	r1, [r3, #0]
 800858a:	4608      	mov	r0, r1
 800858c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008590:	4770      	bx	lr

08008592 <__sfputs_r>:
 8008592:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008594:	4606      	mov	r6, r0
 8008596:	460f      	mov	r7, r1
 8008598:	4614      	mov	r4, r2
 800859a:	18d5      	adds	r5, r2, r3
 800859c:	42ac      	cmp	r4, r5
 800859e:	d101      	bne.n	80085a4 <__sfputs_r+0x12>
 80085a0:	2000      	movs	r0, #0
 80085a2:	e007      	b.n	80085b4 <__sfputs_r+0x22>
 80085a4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80085a8:	463a      	mov	r2, r7
 80085aa:	4630      	mov	r0, r6
 80085ac:	f7ff ffda 	bl	8008564 <__sfputc_r>
 80085b0:	1c43      	adds	r3, r0, #1
 80085b2:	d1f3      	bne.n	800859c <__sfputs_r+0xa>
 80085b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080085b8 <_vfiprintf_r>:
 80085b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80085bc:	460d      	mov	r5, r1
 80085be:	b09d      	sub	sp, #116	@ 0x74
 80085c0:	4614      	mov	r4, r2
 80085c2:	4698      	mov	r8, r3
 80085c4:	4606      	mov	r6, r0
 80085c6:	b118      	cbz	r0, 80085d0 <_vfiprintf_r+0x18>
 80085c8:	6a03      	ldr	r3, [r0, #32]
 80085ca:	b90b      	cbnz	r3, 80085d0 <_vfiprintf_r+0x18>
 80085cc:	f7ff fdca 	bl	8008164 <__sinit>
 80085d0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80085d2:	07d9      	lsls	r1, r3, #31
 80085d4:	d405      	bmi.n	80085e2 <_vfiprintf_r+0x2a>
 80085d6:	89ab      	ldrh	r3, [r5, #12]
 80085d8:	059a      	lsls	r2, r3, #22
 80085da:	d402      	bmi.n	80085e2 <_vfiprintf_r+0x2a>
 80085dc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80085de:	f7ff fec6 	bl	800836e <__retarget_lock_acquire_recursive>
 80085e2:	89ab      	ldrh	r3, [r5, #12]
 80085e4:	071b      	lsls	r3, r3, #28
 80085e6:	d501      	bpl.n	80085ec <_vfiprintf_r+0x34>
 80085e8:	692b      	ldr	r3, [r5, #16]
 80085ea:	b99b      	cbnz	r3, 8008614 <_vfiprintf_r+0x5c>
 80085ec:	4629      	mov	r1, r5
 80085ee:	4630      	mov	r0, r6
 80085f0:	f000 fb72 	bl	8008cd8 <__swsetup_r>
 80085f4:	b170      	cbz	r0, 8008614 <_vfiprintf_r+0x5c>
 80085f6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80085f8:	07dc      	lsls	r4, r3, #31
 80085fa:	d504      	bpl.n	8008606 <_vfiprintf_r+0x4e>
 80085fc:	f04f 30ff 	mov.w	r0, #4294967295
 8008600:	b01d      	add	sp, #116	@ 0x74
 8008602:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008606:	89ab      	ldrh	r3, [r5, #12]
 8008608:	0598      	lsls	r0, r3, #22
 800860a:	d4f7      	bmi.n	80085fc <_vfiprintf_r+0x44>
 800860c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800860e:	f7ff feaf 	bl	8008370 <__retarget_lock_release_recursive>
 8008612:	e7f3      	b.n	80085fc <_vfiprintf_r+0x44>
 8008614:	2300      	movs	r3, #0
 8008616:	9309      	str	r3, [sp, #36]	@ 0x24
 8008618:	2320      	movs	r3, #32
 800861a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800861e:	f8cd 800c 	str.w	r8, [sp, #12]
 8008622:	2330      	movs	r3, #48	@ 0x30
 8008624:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80087d4 <_vfiprintf_r+0x21c>
 8008628:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800862c:	f04f 0901 	mov.w	r9, #1
 8008630:	4623      	mov	r3, r4
 8008632:	469a      	mov	sl, r3
 8008634:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008638:	b10a      	cbz	r2, 800863e <_vfiprintf_r+0x86>
 800863a:	2a25      	cmp	r2, #37	@ 0x25
 800863c:	d1f9      	bne.n	8008632 <_vfiprintf_r+0x7a>
 800863e:	ebba 0b04 	subs.w	fp, sl, r4
 8008642:	d00b      	beq.n	800865c <_vfiprintf_r+0xa4>
 8008644:	465b      	mov	r3, fp
 8008646:	4622      	mov	r2, r4
 8008648:	4629      	mov	r1, r5
 800864a:	4630      	mov	r0, r6
 800864c:	f7ff ffa1 	bl	8008592 <__sfputs_r>
 8008650:	3001      	adds	r0, #1
 8008652:	f000 80a7 	beq.w	80087a4 <_vfiprintf_r+0x1ec>
 8008656:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008658:	445a      	add	r2, fp
 800865a:	9209      	str	r2, [sp, #36]	@ 0x24
 800865c:	f89a 3000 	ldrb.w	r3, [sl]
 8008660:	2b00      	cmp	r3, #0
 8008662:	f000 809f 	beq.w	80087a4 <_vfiprintf_r+0x1ec>
 8008666:	2300      	movs	r3, #0
 8008668:	f04f 32ff 	mov.w	r2, #4294967295
 800866c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008670:	f10a 0a01 	add.w	sl, sl, #1
 8008674:	9304      	str	r3, [sp, #16]
 8008676:	9307      	str	r3, [sp, #28]
 8008678:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800867c:	931a      	str	r3, [sp, #104]	@ 0x68
 800867e:	4654      	mov	r4, sl
 8008680:	2205      	movs	r2, #5
 8008682:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008686:	4853      	ldr	r0, [pc, #332]	@ (80087d4 <_vfiprintf_r+0x21c>)
 8008688:	f7f7 fda2 	bl	80001d0 <memchr>
 800868c:	9a04      	ldr	r2, [sp, #16]
 800868e:	b9d8      	cbnz	r0, 80086c8 <_vfiprintf_r+0x110>
 8008690:	06d1      	lsls	r1, r2, #27
 8008692:	bf44      	itt	mi
 8008694:	2320      	movmi	r3, #32
 8008696:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800869a:	0713      	lsls	r3, r2, #28
 800869c:	bf44      	itt	mi
 800869e:	232b      	movmi	r3, #43	@ 0x2b
 80086a0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80086a4:	f89a 3000 	ldrb.w	r3, [sl]
 80086a8:	2b2a      	cmp	r3, #42	@ 0x2a
 80086aa:	d015      	beq.n	80086d8 <_vfiprintf_r+0x120>
 80086ac:	9a07      	ldr	r2, [sp, #28]
 80086ae:	4654      	mov	r4, sl
 80086b0:	2000      	movs	r0, #0
 80086b2:	f04f 0c0a 	mov.w	ip, #10
 80086b6:	4621      	mov	r1, r4
 80086b8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80086bc:	3b30      	subs	r3, #48	@ 0x30
 80086be:	2b09      	cmp	r3, #9
 80086c0:	d94b      	bls.n	800875a <_vfiprintf_r+0x1a2>
 80086c2:	b1b0      	cbz	r0, 80086f2 <_vfiprintf_r+0x13a>
 80086c4:	9207      	str	r2, [sp, #28]
 80086c6:	e014      	b.n	80086f2 <_vfiprintf_r+0x13a>
 80086c8:	eba0 0308 	sub.w	r3, r0, r8
 80086cc:	fa09 f303 	lsl.w	r3, r9, r3
 80086d0:	4313      	orrs	r3, r2
 80086d2:	9304      	str	r3, [sp, #16]
 80086d4:	46a2      	mov	sl, r4
 80086d6:	e7d2      	b.n	800867e <_vfiprintf_r+0xc6>
 80086d8:	9b03      	ldr	r3, [sp, #12]
 80086da:	1d19      	adds	r1, r3, #4
 80086dc:	681b      	ldr	r3, [r3, #0]
 80086de:	9103      	str	r1, [sp, #12]
 80086e0:	2b00      	cmp	r3, #0
 80086e2:	bfbb      	ittet	lt
 80086e4:	425b      	neglt	r3, r3
 80086e6:	f042 0202 	orrlt.w	r2, r2, #2
 80086ea:	9307      	strge	r3, [sp, #28]
 80086ec:	9307      	strlt	r3, [sp, #28]
 80086ee:	bfb8      	it	lt
 80086f0:	9204      	strlt	r2, [sp, #16]
 80086f2:	7823      	ldrb	r3, [r4, #0]
 80086f4:	2b2e      	cmp	r3, #46	@ 0x2e
 80086f6:	d10a      	bne.n	800870e <_vfiprintf_r+0x156>
 80086f8:	7863      	ldrb	r3, [r4, #1]
 80086fa:	2b2a      	cmp	r3, #42	@ 0x2a
 80086fc:	d132      	bne.n	8008764 <_vfiprintf_r+0x1ac>
 80086fe:	9b03      	ldr	r3, [sp, #12]
 8008700:	1d1a      	adds	r2, r3, #4
 8008702:	681b      	ldr	r3, [r3, #0]
 8008704:	9203      	str	r2, [sp, #12]
 8008706:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800870a:	3402      	adds	r4, #2
 800870c:	9305      	str	r3, [sp, #20]
 800870e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80087e4 <_vfiprintf_r+0x22c>
 8008712:	7821      	ldrb	r1, [r4, #0]
 8008714:	2203      	movs	r2, #3
 8008716:	4650      	mov	r0, sl
 8008718:	f7f7 fd5a 	bl	80001d0 <memchr>
 800871c:	b138      	cbz	r0, 800872e <_vfiprintf_r+0x176>
 800871e:	9b04      	ldr	r3, [sp, #16]
 8008720:	eba0 000a 	sub.w	r0, r0, sl
 8008724:	2240      	movs	r2, #64	@ 0x40
 8008726:	4082      	lsls	r2, r0
 8008728:	4313      	orrs	r3, r2
 800872a:	3401      	adds	r4, #1
 800872c:	9304      	str	r3, [sp, #16]
 800872e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008732:	4829      	ldr	r0, [pc, #164]	@ (80087d8 <_vfiprintf_r+0x220>)
 8008734:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008738:	2206      	movs	r2, #6
 800873a:	f7f7 fd49 	bl	80001d0 <memchr>
 800873e:	2800      	cmp	r0, #0
 8008740:	d03f      	beq.n	80087c2 <_vfiprintf_r+0x20a>
 8008742:	4b26      	ldr	r3, [pc, #152]	@ (80087dc <_vfiprintf_r+0x224>)
 8008744:	bb1b      	cbnz	r3, 800878e <_vfiprintf_r+0x1d6>
 8008746:	9b03      	ldr	r3, [sp, #12]
 8008748:	3307      	adds	r3, #7
 800874a:	f023 0307 	bic.w	r3, r3, #7
 800874e:	3308      	adds	r3, #8
 8008750:	9303      	str	r3, [sp, #12]
 8008752:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008754:	443b      	add	r3, r7
 8008756:	9309      	str	r3, [sp, #36]	@ 0x24
 8008758:	e76a      	b.n	8008630 <_vfiprintf_r+0x78>
 800875a:	fb0c 3202 	mla	r2, ip, r2, r3
 800875e:	460c      	mov	r4, r1
 8008760:	2001      	movs	r0, #1
 8008762:	e7a8      	b.n	80086b6 <_vfiprintf_r+0xfe>
 8008764:	2300      	movs	r3, #0
 8008766:	3401      	adds	r4, #1
 8008768:	9305      	str	r3, [sp, #20]
 800876a:	4619      	mov	r1, r3
 800876c:	f04f 0c0a 	mov.w	ip, #10
 8008770:	4620      	mov	r0, r4
 8008772:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008776:	3a30      	subs	r2, #48	@ 0x30
 8008778:	2a09      	cmp	r2, #9
 800877a:	d903      	bls.n	8008784 <_vfiprintf_r+0x1cc>
 800877c:	2b00      	cmp	r3, #0
 800877e:	d0c6      	beq.n	800870e <_vfiprintf_r+0x156>
 8008780:	9105      	str	r1, [sp, #20]
 8008782:	e7c4      	b.n	800870e <_vfiprintf_r+0x156>
 8008784:	fb0c 2101 	mla	r1, ip, r1, r2
 8008788:	4604      	mov	r4, r0
 800878a:	2301      	movs	r3, #1
 800878c:	e7f0      	b.n	8008770 <_vfiprintf_r+0x1b8>
 800878e:	ab03      	add	r3, sp, #12
 8008790:	9300      	str	r3, [sp, #0]
 8008792:	462a      	mov	r2, r5
 8008794:	4b12      	ldr	r3, [pc, #72]	@ (80087e0 <_vfiprintf_r+0x228>)
 8008796:	a904      	add	r1, sp, #16
 8008798:	4630      	mov	r0, r6
 800879a:	f3af 8000 	nop.w
 800879e:	4607      	mov	r7, r0
 80087a0:	1c78      	adds	r0, r7, #1
 80087a2:	d1d6      	bne.n	8008752 <_vfiprintf_r+0x19a>
 80087a4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80087a6:	07d9      	lsls	r1, r3, #31
 80087a8:	d405      	bmi.n	80087b6 <_vfiprintf_r+0x1fe>
 80087aa:	89ab      	ldrh	r3, [r5, #12]
 80087ac:	059a      	lsls	r2, r3, #22
 80087ae:	d402      	bmi.n	80087b6 <_vfiprintf_r+0x1fe>
 80087b0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80087b2:	f7ff fddd 	bl	8008370 <__retarget_lock_release_recursive>
 80087b6:	89ab      	ldrh	r3, [r5, #12]
 80087b8:	065b      	lsls	r3, r3, #25
 80087ba:	f53f af1f 	bmi.w	80085fc <_vfiprintf_r+0x44>
 80087be:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80087c0:	e71e      	b.n	8008600 <_vfiprintf_r+0x48>
 80087c2:	ab03      	add	r3, sp, #12
 80087c4:	9300      	str	r3, [sp, #0]
 80087c6:	462a      	mov	r2, r5
 80087c8:	4b05      	ldr	r3, [pc, #20]	@ (80087e0 <_vfiprintf_r+0x228>)
 80087ca:	a904      	add	r1, sp, #16
 80087cc:	4630      	mov	r0, r6
 80087ce:	f000 f879 	bl	80088c4 <_printf_i>
 80087d2:	e7e4      	b.n	800879e <_vfiprintf_r+0x1e6>
 80087d4:	08008f4c 	.word	0x08008f4c
 80087d8:	08008f56 	.word	0x08008f56
 80087dc:	00000000 	.word	0x00000000
 80087e0:	08008593 	.word	0x08008593
 80087e4:	08008f52 	.word	0x08008f52

080087e8 <_printf_common>:
 80087e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80087ec:	4616      	mov	r6, r2
 80087ee:	4698      	mov	r8, r3
 80087f0:	688a      	ldr	r2, [r1, #8]
 80087f2:	690b      	ldr	r3, [r1, #16]
 80087f4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80087f8:	4293      	cmp	r3, r2
 80087fa:	bfb8      	it	lt
 80087fc:	4613      	movlt	r3, r2
 80087fe:	6033      	str	r3, [r6, #0]
 8008800:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8008804:	4607      	mov	r7, r0
 8008806:	460c      	mov	r4, r1
 8008808:	b10a      	cbz	r2, 800880e <_printf_common+0x26>
 800880a:	3301      	adds	r3, #1
 800880c:	6033      	str	r3, [r6, #0]
 800880e:	6823      	ldr	r3, [r4, #0]
 8008810:	0699      	lsls	r1, r3, #26
 8008812:	bf42      	ittt	mi
 8008814:	6833      	ldrmi	r3, [r6, #0]
 8008816:	3302      	addmi	r3, #2
 8008818:	6033      	strmi	r3, [r6, #0]
 800881a:	6825      	ldr	r5, [r4, #0]
 800881c:	f015 0506 	ands.w	r5, r5, #6
 8008820:	d106      	bne.n	8008830 <_printf_common+0x48>
 8008822:	f104 0a19 	add.w	sl, r4, #25
 8008826:	68e3      	ldr	r3, [r4, #12]
 8008828:	6832      	ldr	r2, [r6, #0]
 800882a:	1a9b      	subs	r3, r3, r2
 800882c:	42ab      	cmp	r3, r5
 800882e:	dc26      	bgt.n	800887e <_printf_common+0x96>
 8008830:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8008834:	6822      	ldr	r2, [r4, #0]
 8008836:	3b00      	subs	r3, #0
 8008838:	bf18      	it	ne
 800883a:	2301      	movne	r3, #1
 800883c:	0692      	lsls	r2, r2, #26
 800883e:	d42b      	bmi.n	8008898 <_printf_common+0xb0>
 8008840:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8008844:	4641      	mov	r1, r8
 8008846:	4638      	mov	r0, r7
 8008848:	47c8      	blx	r9
 800884a:	3001      	adds	r0, #1
 800884c:	d01e      	beq.n	800888c <_printf_common+0xa4>
 800884e:	6823      	ldr	r3, [r4, #0]
 8008850:	6922      	ldr	r2, [r4, #16]
 8008852:	f003 0306 	and.w	r3, r3, #6
 8008856:	2b04      	cmp	r3, #4
 8008858:	bf02      	ittt	eq
 800885a:	68e5      	ldreq	r5, [r4, #12]
 800885c:	6833      	ldreq	r3, [r6, #0]
 800885e:	1aed      	subeq	r5, r5, r3
 8008860:	68a3      	ldr	r3, [r4, #8]
 8008862:	bf0c      	ite	eq
 8008864:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008868:	2500      	movne	r5, #0
 800886a:	4293      	cmp	r3, r2
 800886c:	bfc4      	itt	gt
 800886e:	1a9b      	subgt	r3, r3, r2
 8008870:	18ed      	addgt	r5, r5, r3
 8008872:	2600      	movs	r6, #0
 8008874:	341a      	adds	r4, #26
 8008876:	42b5      	cmp	r5, r6
 8008878:	d11a      	bne.n	80088b0 <_printf_common+0xc8>
 800887a:	2000      	movs	r0, #0
 800887c:	e008      	b.n	8008890 <_printf_common+0xa8>
 800887e:	2301      	movs	r3, #1
 8008880:	4652      	mov	r2, sl
 8008882:	4641      	mov	r1, r8
 8008884:	4638      	mov	r0, r7
 8008886:	47c8      	blx	r9
 8008888:	3001      	adds	r0, #1
 800888a:	d103      	bne.n	8008894 <_printf_common+0xac>
 800888c:	f04f 30ff 	mov.w	r0, #4294967295
 8008890:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008894:	3501      	adds	r5, #1
 8008896:	e7c6      	b.n	8008826 <_printf_common+0x3e>
 8008898:	18e1      	adds	r1, r4, r3
 800889a:	1c5a      	adds	r2, r3, #1
 800889c:	2030      	movs	r0, #48	@ 0x30
 800889e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80088a2:	4422      	add	r2, r4
 80088a4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80088a8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80088ac:	3302      	adds	r3, #2
 80088ae:	e7c7      	b.n	8008840 <_printf_common+0x58>
 80088b0:	2301      	movs	r3, #1
 80088b2:	4622      	mov	r2, r4
 80088b4:	4641      	mov	r1, r8
 80088b6:	4638      	mov	r0, r7
 80088b8:	47c8      	blx	r9
 80088ba:	3001      	adds	r0, #1
 80088bc:	d0e6      	beq.n	800888c <_printf_common+0xa4>
 80088be:	3601      	adds	r6, #1
 80088c0:	e7d9      	b.n	8008876 <_printf_common+0x8e>
	...

080088c4 <_printf_i>:
 80088c4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80088c8:	7e0f      	ldrb	r7, [r1, #24]
 80088ca:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80088cc:	2f78      	cmp	r7, #120	@ 0x78
 80088ce:	4691      	mov	r9, r2
 80088d0:	4680      	mov	r8, r0
 80088d2:	460c      	mov	r4, r1
 80088d4:	469a      	mov	sl, r3
 80088d6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80088da:	d807      	bhi.n	80088ec <_printf_i+0x28>
 80088dc:	2f62      	cmp	r7, #98	@ 0x62
 80088de:	d80a      	bhi.n	80088f6 <_printf_i+0x32>
 80088e0:	2f00      	cmp	r7, #0
 80088e2:	f000 80d2 	beq.w	8008a8a <_printf_i+0x1c6>
 80088e6:	2f58      	cmp	r7, #88	@ 0x58
 80088e8:	f000 80b9 	beq.w	8008a5e <_printf_i+0x19a>
 80088ec:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80088f0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80088f4:	e03a      	b.n	800896c <_printf_i+0xa8>
 80088f6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80088fa:	2b15      	cmp	r3, #21
 80088fc:	d8f6      	bhi.n	80088ec <_printf_i+0x28>
 80088fe:	a101      	add	r1, pc, #4	@ (adr r1, 8008904 <_printf_i+0x40>)
 8008900:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008904:	0800895d 	.word	0x0800895d
 8008908:	08008971 	.word	0x08008971
 800890c:	080088ed 	.word	0x080088ed
 8008910:	080088ed 	.word	0x080088ed
 8008914:	080088ed 	.word	0x080088ed
 8008918:	080088ed 	.word	0x080088ed
 800891c:	08008971 	.word	0x08008971
 8008920:	080088ed 	.word	0x080088ed
 8008924:	080088ed 	.word	0x080088ed
 8008928:	080088ed 	.word	0x080088ed
 800892c:	080088ed 	.word	0x080088ed
 8008930:	08008a71 	.word	0x08008a71
 8008934:	0800899b 	.word	0x0800899b
 8008938:	08008a2b 	.word	0x08008a2b
 800893c:	080088ed 	.word	0x080088ed
 8008940:	080088ed 	.word	0x080088ed
 8008944:	08008a93 	.word	0x08008a93
 8008948:	080088ed 	.word	0x080088ed
 800894c:	0800899b 	.word	0x0800899b
 8008950:	080088ed 	.word	0x080088ed
 8008954:	080088ed 	.word	0x080088ed
 8008958:	08008a33 	.word	0x08008a33
 800895c:	6833      	ldr	r3, [r6, #0]
 800895e:	1d1a      	adds	r2, r3, #4
 8008960:	681b      	ldr	r3, [r3, #0]
 8008962:	6032      	str	r2, [r6, #0]
 8008964:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008968:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800896c:	2301      	movs	r3, #1
 800896e:	e09d      	b.n	8008aac <_printf_i+0x1e8>
 8008970:	6833      	ldr	r3, [r6, #0]
 8008972:	6820      	ldr	r0, [r4, #0]
 8008974:	1d19      	adds	r1, r3, #4
 8008976:	6031      	str	r1, [r6, #0]
 8008978:	0606      	lsls	r6, r0, #24
 800897a:	d501      	bpl.n	8008980 <_printf_i+0xbc>
 800897c:	681d      	ldr	r5, [r3, #0]
 800897e:	e003      	b.n	8008988 <_printf_i+0xc4>
 8008980:	0645      	lsls	r5, r0, #25
 8008982:	d5fb      	bpl.n	800897c <_printf_i+0xb8>
 8008984:	f9b3 5000 	ldrsh.w	r5, [r3]
 8008988:	2d00      	cmp	r5, #0
 800898a:	da03      	bge.n	8008994 <_printf_i+0xd0>
 800898c:	232d      	movs	r3, #45	@ 0x2d
 800898e:	426d      	negs	r5, r5
 8008990:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008994:	4859      	ldr	r0, [pc, #356]	@ (8008afc <_printf_i+0x238>)
 8008996:	230a      	movs	r3, #10
 8008998:	e011      	b.n	80089be <_printf_i+0xfa>
 800899a:	6821      	ldr	r1, [r4, #0]
 800899c:	6833      	ldr	r3, [r6, #0]
 800899e:	0608      	lsls	r0, r1, #24
 80089a0:	f853 5b04 	ldr.w	r5, [r3], #4
 80089a4:	d402      	bmi.n	80089ac <_printf_i+0xe8>
 80089a6:	0649      	lsls	r1, r1, #25
 80089a8:	bf48      	it	mi
 80089aa:	b2ad      	uxthmi	r5, r5
 80089ac:	2f6f      	cmp	r7, #111	@ 0x6f
 80089ae:	4853      	ldr	r0, [pc, #332]	@ (8008afc <_printf_i+0x238>)
 80089b0:	6033      	str	r3, [r6, #0]
 80089b2:	bf14      	ite	ne
 80089b4:	230a      	movne	r3, #10
 80089b6:	2308      	moveq	r3, #8
 80089b8:	2100      	movs	r1, #0
 80089ba:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80089be:	6866      	ldr	r6, [r4, #4]
 80089c0:	60a6      	str	r6, [r4, #8]
 80089c2:	2e00      	cmp	r6, #0
 80089c4:	bfa2      	ittt	ge
 80089c6:	6821      	ldrge	r1, [r4, #0]
 80089c8:	f021 0104 	bicge.w	r1, r1, #4
 80089cc:	6021      	strge	r1, [r4, #0]
 80089ce:	b90d      	cbnz	r5, 80089d4 <_printf_i+0x110>
 80089d0:	2e00      	cmp	r6, #0
 80089d2:	d04b      	beq.n	8008a6c <_printf_i+0x1a8>
 80089d4:	4616      	mov	r6, r2
 80089d6:	fbb5 f1f3 	udiv	r1, r5, r3
 80089da:	fb03 5711 	mls	r7, r3, r1, r5
 80089de:	5dc7      	ldrb	r7, [r0, r7]
 80089e0:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80089e4:	462f      	mov	r7, r5
 80089e6:	42bb      	cmp	r3, r7
 80089e8:	460d      	mov	r5, r1
 80089ea:	d9f4      	bls.n	80089d6 <_printf_i+0x112>
 80089ec:	2b08      	cmp	r3, #8
 80089ee:	d10b      	bne.n	8008a08 <_printf_i+0x144>
 80089f0:	6823      	ldr	r3, [r4, #0]
 80089f2:	07df      	lsls	r7, r3, #31
 80089f4:	d508      	bpl.n	8008a08 <_printf_i+0x144>
 80089f6:	6923      	ldr	r3, [r4, #16]
 80089f8:	6861      	ldr	r1, [r4, #4]
 80089fa:	4299      	cmp	r1, r3
 80089fc:	bfde      	ittt	le
 80089fe:	2330      	movle	r3, #48	@ 0x30
 8008a00:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008a04:	f106 36ff 	addle.w	r6, r6, #4294967295
 8008a08:	1b92      	subs	r2, r2, r6
 8008a0a:	6122      	str	r2, [r4, #16]
 8008a0c:	f8cd a000 	str.w	sl, [sp]
 8008a10:	464b      	mov	r3, r9
 8008a12:	aa03      	add	r2, sp, #12
 8008a14:	4621      	mov	r1, r4
 8008a16:	4640      	mov	r0, r8
 8008a18:	f7ff fee6 	bl	80087e8 <_printf_common>
 8008a1c:	3001      	adds	r0, #1
 8008a1e:	d14a      	bne.n	8008ab6 <_printf_i+0x1f2>
 8008a20:	f04f 30ff 	mov.w	r0, #4294967295
 8008a24:	b004      	add	sp, #16
 8008a26:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008a2a:	6823      	ldr	r3, [r4, #0]
 8008a2c:	f043 0320 	orr.w	r3, r3, #32
 8008a30:	6023      	str	r3, [r4, #0]
 8008a32:	4833      	ldr	r0, [pc, #204]	@ (8008b00 <_printf_i+0x23c>)
 8008a34:	2778      	movs	r7, #120	@ 0x78
 8008a36:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8008a3a:	6823      	ldr	r3, [r4, #0]
 8008a3c:	6831      	ldr	r1, [r6, #0]
 8008a3e:	061f      	lsls	r7, r3, #24
 8008a40:	f851 5b04 	ldr.w	r5, [r1], #4
 8008a44:	d402      	bmi.n	8008a4c <_printf_i+0x188>
 8008a46:	065f      	lsls	r7, r3, #25
 8008a48:	bf48      	it	mi
 8008a4a:	b2ad      	uxthmi	r5, r5
 8008a4c:	6031      	str	r1, [r6, #0]
 8008a4e:	07d9      	lsls	r1, r3, #31
 8008a50:	bf44      	itt	mi
 8008a52:	f043 0320 	orrmi.w	r3, r3, #32
 8008a56:	6023      	strmi	r3, [r4, #0]
 8008a58:	b11d      	cbz	r5, 8008a62 <_printf_i+0x19e>
 8008a5a:	2310      	movs	r3, #16
 8008a5c:	e7ac      	b.n	80089b8 <_printf_i+0xf4>
 8008a5e:	4827      	ldr	r0, [pc, #156]	@ (8008afc <_printf_i+0x238>)
 8008a60:	e7e9      	b.n	8008a36 <_printf_i+0x172>
 8008a62:	6823      	ldr	r3, [r4, #0]
 8008a64:	f023 0320 	bic.w	r3, r3, #32
 8008a68:	6023      	str	r3, [r4, #0]
 8008a6a:	e7f6      	b.n	8008a5a <_printf_i+0x196>
 8008a6c:	4616      	mov	r6, r2
 8008a6e:	e7bd      	b.n	80089ec <_printf_i+0x128>
 8008a70:	6833      	ldr	r3, [r6, #0]
 8008a72:	6825      	ldr	r5, [r4, #0]
 8008a74:	6961      	ldr	r1, [r4, #20]
 8008a76:	1d18      	adds	r0, r3, #4
 8008a78:	6030      	str	r0, [r6, #0]
 8008a7a:	062e      	lsls	r6, r5, #24
 8008a7c:	681b      	ldr	r3, [r3, #0]
 8008a7e:	d501      	bpl.n	8008a84 <_printf_i+0x1c0>
 8008a80:	6019      	str	r1, [r3, #0]
 8008a82:	e002      	b.n	8008a8a <_printf_i+0x1c6>
 8008a84:	0668      	lsls	r0, r5, #25
 8008a86:	d5fb      	bpl.n	8008a80 <_printf_i+0x1bc>
 8008a88:	8019      	strh	r1, [r3, #0]
 8008a8a:	2300      	movs	r3, #0
 8008a8c:	6123      	str	r3, [r4, #16]
 8008a8e:	4616      	mov	r6, r2
 8008a90:	e7bc      	b.n	8008a0c <_printf_i+0x148>
 8008a92:	6833      	ldr	r3, [r6, #0]
 8008a94:	1d1a      	adds	r2, r3, #4
 8008a96:	6032      	str	r2, [r6, #0]
 8008a98:	681e      	ldr	r6, [r3, #0]
 8008a9a:	6862      	ldr	r2, [r4, #4]
 8008a9c:	2100      	movs	r1, #0
 8008a9e:	4630      	mov	r0, r6
 8008aa0:	f7f7 fb96 	bl	80001d0 <memchr>
 8008aa4:	b108      	cbz	r0, 8008aaa <_printf_i+0x1e6>
 8008aa6:	1b80      	subs	r0, r0, r6
 8008aa8:	6060      	str	r0, [r4, #4]
 8008aaa:	6863      	ldr	r3, [r4, #4]
 8008aac:	6123      	str	r3, [r4, #16]
 8008aae:	2300      	movs	r3, #0
 8008ab0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008ab4:	e7aa      	b.n	8008a0c <_printf_i+0x148>
 8008ab6:	6923      	ldr	r3, [r4, #16]
 8008ab8:	4632      	mov	r2, r6
 8008aba:	4649      	mov	r1, r9
 8008abc:	4640      	mov	r0, r8
 8008abe:	47d0      	blx	sl
 8008ac0:	3001      	adds	r0, #1
 8008ac2:	d0ad      	beq.n	8008a20 <_printf_i+0x15c>
 8008ac4:	6823      	ldr	r3, [r4, #0]
 8008ac6:	079b      	lsls	r3, r3, #30
 8008ac8:	d413      	bmi.n	8008af2 <_printf_i+0x22e>
 8008aca:	68e0      	ldr	r0, [r4, #12]
 8008acc:	9b03      	ldr	r3, [sp, #12]
 8008ace:	4298      	cmp	r0, r3
 8008ad0:	bfb8      	it	lt
 8008ad2:	4618      	movlt	r0, r3
 8008ad4:	e7a6      	b.n	8008a24 <_printf_i+0x160>
 8008ad6:	2301      	movs	r3, #1
 8008ad8:	4632      	mov	r2, r6
 8008ada:	4649      	mov	r1, r9
 8008adc:	4640      	mov	r0, r8
 8008ade:	47d0      	blx	sl
 8008ae0:	3001      	adds	r0, #1
 8008ae2:	d09d      	beq.n	8008a20 <_printf_i+0x15c>
 8008ae4:	3501      	adds	r5, #1
 8008ae6:	68e3      	ldr	r3, [r4, #12]
 8008ae8:	9903      	ldr	r1, [sp, #12]
 8008aea:	1a5b      	subs	r3, r3, r1
 8008aec:	42ab      	cmp	r3, r5
 8008aee:	dcf2      	bgt.n	8008ad6 <_printf_i+0x212>
 8008af0:	e7eb      	b.n	8008aca <_printf_i+0x206>
 8008af2:	2500      	movs	r5, #0
 8008af4:	f104 0619 	add.w	r6, r4, #25
 8008af8:	e7f5      	b.n	8008ae6 <_printf_i+0x222>
 8008afa:	bf00      	nop
 8008afc:	08008f5d 	.word	0x08008f5d
 8008b00:	08008f6e 	.word	0x08008f6e

08008b04 <__sflush_r>:
 8008b04:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008b08:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008b0c:	0716      	lsls	r6, r2, #28
 8008b0e:	4605      	mov	r5, r0
 8008b10:	460c      	mov	r4, r1
 8008b12:	d454      	bmi.n	8008bbe <__sflush_r+0xba>
 8008b14:	684b      	ldr	r3, [r1, #4]
 8008b16:	2b00      	cmp	r3, #0
 8008b18:	dc02      	bgt.n	8008b20 <__sflush_r+0x1c>
 8008b1a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8008b1c:	2b00      	cmp	r3, #0
 8008b1e:	dd48      	ble.n	8008bb2 <__sflush_r+0xae>
 8008b20:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008b22:	2e00      	cmp	r6, #0
 8008b24:	d045      	beq.n	8008bb2 <__sflush_r+0xae>
 8008b26:	2300      	movs	r3, #0
 8008b28:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8008b2c:	682f      	ldr	r7, [r5, #0]
 8008b2e:	6a21      	ldr	r1, [r4, #32]
 8008b30:	602b      	str	r3, [r5, #0]
 8008b32:	d030      	beq.n	8008b96 <__sflush_r+0x92>
 8008b34:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8008b36:	89a3      	ldrh	r3, [r4, #12]
 8008b38:	0759      	lsls	r1, r3, #29
 8008b3a:	d505      	bpl.n	8008b48 <__sflush_r+0x44>
 8008b3c:	6863      	ldr	r3, [r4, #4]
 8008b3e:	1ad2      	subs	r2, r2, r3
 8008b40:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8008b42:	b10b      	cbz	r3, 8008b48 <__sflush_r+0x44>
 8008b44:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8008b46:	1ad2      	subs	r2, r2, r3
 8008b48:	2300      	movs	r3, #0
 8008b4a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008b4c:	6a21      	ldr	r1, [r4, #32]
 8008b4e:	4628      	mov	r0, r5
 8008b50:	47b0      	blx	r6
 8008b52:	1c43      	adds	r3, r0, #1
 8008b54:	89a3      	ldrh	r3, [r4, #12]
 8008b56:	d106      	bne.n	8008b66 <__sflush_r+0x62>
 8008b58:	6829      	ldr	r1, [r5, #0]
 8008b5a:	291d      	cmp	r1, #29
 8008b5c:	d82b      	bhi.n	8008bb6 <__sflush_r+0xb2>
 8008b5e:	4a2a      	ldr	r2, [pc, #168]	@ (8008c08 <__sflush_r+0x104>)
 8008b60:	410a      	asrs	r2, r1
 8008b62:	07d6      	lsls	r6, r2, #31
 8008b64:	d427      	bmi.n	8008bb6 <__sflush_r+0xb2>
 8008b66:	2200      	movs	r2, #0
 8008b68:	6062      	str	r2, [r4, #4]
 8008b6a:	04d9      	lsls	r1, r3, #19
 8008b6c:	6922      	ldr	r2, [r4, #16]
 8008b6e:	6022      	str	r2, [r4, #0]
 8008b70:	d504      	bpl.n	8008b7c <__sflush_r+0x78>
 8008b72:	1c42      	adds	r2, r0, #1
 8008b74:	d101      	bne.n	8008b7a <__sflush_r+0x76>
 8008b76:	682b      	ldr	r3, [r5, #0]
 8008b78:	b903      	cbnz	r3, 8008b7c <__sflush_r+0x78>
 8008b7a:	6560      	str	r0, [r4, #84]	@ 0x54
 8008b7c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008b7e:	602f      	str	r7, [r5, #0]
 8008b80:	b1b9      	cbz	r1, 8008bb2 <__sflush_r+0xae>
 8008b82:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008b86:	4299      	cmp	r1, r3
 8008b88:	d002      	beq.n	8008b90 <__sflush_r+0x8c>
 8008b8a:	4628      	mov	r0, r5
 8008b8c:	f7ff fbf2 	bl	8008374 <_free_r>
 8008b90:	2300      	movs	r3, #0
 8008b92:	6363      	str	r3, [r4, #52]	@ 0x34
 8008b94:	e00d      	b.n	8008bb2 <__sflush_r+0xae>
 8008b96:	2301      	movs	r3, #1
 8008b98:	4628      	mov	r0, r5
 8008b9a:	47b0      	blx	r6
 8008b9c:	4602      	mov	r2, r0
 8008b9e:	1c50      	adds	r0, r2, #1
 8008ba0:	d1c9      	bne.n	8008b36 <__sflush_r+0x32>
 8008ba2:	682b      	ldr	r3, [r5, #0]
 8008ba4:	2b00      	cmp	r3, #0
 8008ba6:	d0c6      	beq.n	8008b36 <__sflush_r+0x32>
 8008ba8:	2b1d      	cmp	r3, #29
 8008baa:	d001      	beq.n	8008bb0 <__sflush_r+0xac>
 8008bac:	2b16      	cmp	r3, #22
 8008bae:	d11e      	bne.n	8008bee <__sflush_r+0xea>
 8008bb0:	602f      	str	r7, [r5, #0]
 8008bb2:	2000      	movs	r0, #0
 8008bb4:	e022      	b.n	8008bfc <__sflush_r+0xf8>
 8008bb6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008bba:	b21b      	sxth	r3, r3
 8008bbc:	e01b      	b.n	8008bf6 <__sflush_r+0xf2>
 8008bbe:	690f      	ldr	r7, [r1, #16]
 8008bc0:	2f00      	cmp	r7, #0
 8008bc2:	d0f6      	beq.n	8008bb2 <__sflush_r+0xae>
 8008bc4:	0793      	lsls	r3, r2, #30
 8008bc6:	680e      	ldr	r6, [r1, #0]
 8008bc8:	bf08      	it	eq
 8008bca:	694b      	ldreq	r3, [r1, #20]
 8008bcc:	600f      	str	r7, [r1, #0]
 8008bce:	bf18      	it	ne
 8008bd0:	2300      	movne	r3, #0
 8008bd2:	eba6 0807 	sub.w	r8, r6, r7
 8008bd6:	608b      	str	r3, [r1, #8]
 8008bd8:	f1b8 0f00 	cmp.w	r8, #0
 8008bdc:	dde9      	ble.n	8008bb2 <__sflush_r+0xae>
 8008bde:	6a21      	ldr	r1, [r4, #32]
 8008be0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8008be2:	4643      	mov	r3, r8
 8008be4:	463a      	mov	r2, r7
 8008be6:	4628      	mov	r0, r5
 8008be8:	47b0      	blx	r6
 8008bea:	2800      	cmp	r0, #0
 8008bec:	dc08      	bgt.n	8008c00 <__sflush_r+0xfc>
 8008bee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008bf2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008bf6:	81a3      	strh	r3, [r4, #12]
 8008bf8:	f04f 30ff 	mov.w	r0, #4294967295
 8008bfc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008c00:	4407      	add	r7, r0
 8008c02:	eba8 0800 	sub.w	r8, r8, r0
 8008c06:	e7e7      	b.n	8008bd8 <__sflush_r+0xd4>
 8008c08:	dfbffffe 	.word	0xdfbffffe

08008c0c <_fflush_r>:
 8008c0c:	b538      	push	{r3, r4, r5, lr}
 8008c0e:	690b      	ldr	r3, [r1, #16]
 8008c10:	4605      	mov	r5, r0
 8008c12:	460c      	mov	r4, r1
 8008c14:	b913      	cbnz	r3, 8008c1c <_fflush_r+0x10>
 8008c16:	2500      	movs	r5, #0
 8008c18:	4628      	mov	r0, r5
 8008c1a:	bd38      	pop	{r3, r4, r5, pc}
 8008c1c:	b118      	cbz	r0, 8008c26 <_fflush_r+0x1a>
 8008c1e:	6a03      	ldr	r3, [r0, #32]
 8008c20:	b90b      	cbnz	r3, 8008c26 <_fflush_r+0x1a>
 8008c22:	f7ff fa9f 	bl	8008164 <__sinit>
 8008c26:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008c2a:	2b00      	cmp	r3, #0
 8008c2c:	d0f3      	beq.n	8008c16 <_fflush_r+0xa>
 8008c2e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8008c30:	07d0      	lsls	r0, r2, #31
 8008c32:	d404      	bmi.n	8008c3e <_fflush_r+0x32>
 8008c34:	0599      	lsls	r1, r3, #22
 8008c36:	d402      	bmi.n	8008c3e <_fflush_r+0x32>
 8008c38:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008c3a:	f7ff fb98 	bl	800836e <__retarget_lock_acquire_recursive>
 8008c3e:	4628      	mov	r0, r5
 8008c40:	4621      	mov	r1, r4
 8008c42:	f7ff ff5f 	bl	8008b04 <__sflush_r>
 8008c46:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008c48:	07da      	lsls	r2, r3, #31
 8008c4a:	4605      	mov	r5, r0
 8008c4c:	d4e4      	bmi.n	8008c18 <_fflush_r+0xc>
 8008c4e:	89a3      	ldrh	r3, [r4, #12]
 8008c50:	059b      	lsls	r3, r3, #22
 8008c52:	d4e1      	bmi.n	8008c18 <_fflush_r+0xc>
 8008c54:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008c56:	f7ff fb8b 	bl	8008370 <__retarget_lock_release_recursive>
 8008c5a:	e7dd      	b.n	8008c18 <_fflush_r+0xc>

08008c5c <__swbuf_r>:
 8008c5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008c5e:	460e      	mov	r6, r1
 8008c60:	4614      	mov	r4, r2
 8008c62:	4605      	mov	r5, r0
 8008c64:	b118      	cbz	r0, 8008c6e <__swbuf_r+0x12>
 8008c66:	6a03      	ldr	r3, [r0, #32]
 8008c68:	b90b      	cbnz	r3, 8008c6e <__swbuf_r+0x12>
 8008c6a:	f7ff fa7b 	bl	8008164 <__sinit>
 8008c6e:	69a3      	ldr	r3, [r4, #24]
 8008c70:	60a3      	str	r3, [r4, #8]
 8008c72:	89a3      	ldrh	r3, [r4, #12]
 8008c74:	071a      	lsls	r2, r3, #28
 8008c76:	d501      	bpl.n	8008c7c <__swbuf_r+0x20>
 8008c78:	6923      	ldr	r3, [r4, #16]
 8008c7a:	b943      	cbnz	r3, 8008c8e <__swbuf_r+0x32>
 8008c7c:	4621      	mov	r1, r4
 8008c7e:	4628      	mov	r0, r5
 8008c80:	f000 f82a 	bl	8008cd8 <__swsetup_r>
 8008c84:	b118      	cbz	r0, 8008c8e <__swbuf_r+0x32>
 8008c86:	f04f 37ff 	mov.w	r7, #4294967295
 8008c8a:	4638      	mov	r0, r7
 8008c8c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008c8e:	6823      	ldr	r3, [r4, #0]
 8008c90:	6922      	ldr	r2, [r4, #16]
 8008c92:	1a98      	subs	r0, r3, r2
 8008c94:	6963      	ldr	r3, [r4, #20]
 8008c96:	b2f6      	uxtb	r6, r6
 8008c98:	4283      	cmp	r3, r0
 8008c9a:	4637      	mov	r7, r6
 8008c9c:	dc05      	bgt.n	8008caa <__swbuf_r+0x4e>
 8008c9e:	4621      	mov	r1, r4
 8008ca0:	4628      	mov	r0, r5
 8008ca2:	f7ff ffb3 	bl	8008c0c <_fflush_r>
 8008ca6:	2800      	cmp	r0, #0
 8008ca8:	d1ed      	bne.n	8008c86 <__swbuf_r+0x2a>
 8008caa:	68a3      	ldr	r3, [r4, #8]
 8008cac:	3b01      	subs	r3, #1
 8008cae:	60a3      	str	r3, [r4, #8]
 8008cb0:	6823      	ldr	r3, [r4, #0]
 8008cb2:	1c5a      	adds	r2, r3, #1
 8008cb4:	6022      	str	r2, [r4, #0]
 8008cb6:	701e      	strb	r6, [r3, #0]
 8008cb8:	6962      	ldr	r2, [r4, #20]
 8008cba:	1c43      	adds	r3, r0, #1
 8008cbc:	429a      	cmp	r2, r3
 8008cbe:	d004      	beq.n	8008cca <__swbuf_r+0x6e>
 8008cc0:	89a3      	ldrh	r3, [r4, #12]
 8008cc2:	07db      	lsls	r3, r3, #31
 8008cc4:	d5e1      	bpl.n	8008c8a <__swbuf_r+0x2e>
 8008cc6:	2e0a      	cmp	r6, #10
 8008cc8:	d1df      	bne.n	8008c8a <__swbuf_r+0x2e>
 8008cca:	4621      	mov	r1, r4
 8008ccc:	4628      	mov	r0, r5
 8008cce:	f7ff ff9d 	bl	8008c0c <_fflush_r>
 8008cd2:	2800      	cmp	r0, #0
 8008cd4:	d0d9      	beq.n	8008c8a <__swbuf_r+0x2e>
 8008cd6:	e7d6      	b.n	8008c86 <__swbuf_r+0x2a>

08008cd8 <__swsetup_r>:
 8008cd8:	b538      	push	{r3, r4, r5, lr}
 8008cda:	4b29      	ldr	r3, [pc, #164]	@ (8008d80 <__swsetup_r+0xa8>)
 8008cdc:	4605      	mov	r5, r0
 8008cde:	6818      	ldr	r0, [r3, #0]
 8008ce0:	460c      	mov	r4, r1
 8008ce2:	b118      	cbz	r0, 8008cec <__swsetup_r+0x14>
 8008ce4:	6a03      	ldr	r3, [r0, #32]
 8008ce6:	b90b      	cbnz	r3, 8008cec <__swsetup_r+0x14>
 8008ce8:	f7ff fa3c 	bl	8008164 <__sinit>
 8008cec:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008cf0:	0719      	lsls	r1, r3, #28
 8008cf2:	d422      	bmi.n	8008d3a <__swsetup_r+0x62>
 8008cf4:	06da      	lsls	r2, r3, #27
 8008cf6:	d407      	bmi.n	8008d08 <__swsetup_r+0x30>
 8008cf8:	2209      	movs	r2, #9
 8008cfa:	602a      	str	r2, [r5, #0]
 8008cfc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008d00:	81a3      	strh	r3, [r4, #12]
 8008d02:	f04f 30ff 	mov.w	r0, #4294967295
 8008d06:	e033      	b.n	8008d70 <__swsetup_r+0x98>
 8008d08:	0758      	lsls	r0, r3, #29
 8008d0a:	d512      	bpl.n	8008d32 <__swsetup_r+0x5a>
 8008d0c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008d0e:	b141      	cbz	r1, 8008d22 <__swsetup_r+0x4a>
 8008d10:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008d14:	4299      	cmp	r1, r3
 8008d16:	d002      	beq.n	8008d1e <__swsetup_r+0x46>
 8008d18:	4628      	mov	r0, r5
 8008d1a:	f7ff fb2b 	bl	8008374 <_free_r>
 8008d1e:	2300      	movs	r3, #0
 8008d20:	6363      	str	r3, [r4, #52]	@ 0x34
 8008d22:	89a3      	ldrh	r3, [r4, #12]
 8008d24:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8008d28:	81a3      	strh	r3, [r4, #12]
 8008d2a:	2300      	movs	r3, #0
 8008d2c:	6063      	str	r3, [r4, #4]
 8008d2e:	6923      	ldr	r3, [r4, #16]
 8008d30:	6023      	str	r3, [r4, #0]
 8008d32:	89a3      	ldrh	r3, [r4, #12]
 8008d34:	f043 0308 	orr.w	r3, r3, #8
 8008d38:	81a3      	strh	r3, [r4, #12]
 8008d3a:	6923      	ldr	r3, [r4, #16]
 8008d3c:	b94b      	cbnz	r3, 8008d52 <__swsetup_r+0x7a>
 8008d3e:	89a3      	ldrh	r3, [r4, #12]
 8008d40:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8008d44:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008d48:	d003      	beq.n	8008d52 <__swsetup_r+0x7a>
 8008d4a:	4621      	mov	r1, r4
 8008d4c:	4628      	mov	r0, r5
 8008d4e:	f000 f84f 	bl	8008df0 <__smakebuf_r>
 8008d52:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008d56:	f013 0201 	ands.w	r2, r3, #1
 8008d5a:	d00a      	beq.n	8008d72 <__swsetup_r+0x9a>
 8008d5c:	2200      	movs	r2, #0
 8008d5e:	60a2      	str	r2, [r4, #8]
 8008d60:	6962      	ldr	r2, [r4, #20]
 8008d62:	4252      	negs	r2, r2
 8008d64:	61a2      	str	r2, [r4, #24]
 8008d66:	6922      	ldr	r2, [r4, #16]
 8008d68:	b942      	cbnz	r2, 8008d7c <__swsetup_r+0xa4>
 8008d6a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8008d6e:	d1c5      	bne.n	8008cfc <__swsetup_r+0x24>
 8008d70:	bd38      	pop	{r3, r4, r5, pc}
 8008d72:	0799      	lsls	r1, r3, #30
 8008d74:	bf58      	it	pl
 8008d76:	6962      	ldrpl	r2, [r4, #20]
 8008d78:	60a2      	str	r2, [r4, #8]
 8008d7a:	e7f4      	b.n	8008d66 <__swsetup_r+0x8e>
 8008d7c:	2000      	movs	r0, #0
 8008d7e:	e7f7      	b.n	8008d70 <__swsetup_r+0x98>
 8008d80:	2000001c 	.word	0x2000001c

08008d84 <_sbrk_r>:
 8008d84:	b538      	push	{r3, r4, r5, lr}
 8008d86:	4d06      	ldr	r5, [pc, #24]	@ (8008da0 <_sbrk_r+0x1c>)
 8008d88:	2300      	movs	r3, #0
 8008d8a:	4604      	mov	r4, r0
 8008d8c:	4608      	mov	r0, r1
 8008d8e:	602b      	str	r3, [r5, #0]
 8008d90:	f7f9 fb2c 	bl	80023ec <_sbrk>
 8008d94:	1c43      	adds	r3, r0, #1
 8008d96:	d102      	bne.n	8008d9e <_sbrk_r+0x1a>
 8008d98:	682b      	ldr	r3, [r5, #0]
 8008d9a:	b103      	cbz	r3, 8008d9e <_sbrk_r+0x1a>
 8008d9c:	6023      	str	r3, [r4, #0]
 8008d9e:	bd38      	pop	{r3, r4, r5, pc}
 8008da0:	20000798 	.word	0x20000798

08008da4 <__swhatbuf_r>:
 8008da4:	b570      	push	{r4, r5, r6, lr}
 8008da6:	460c      	mov	r4, r1
 8008da8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008dac:	2900      	cmp	r1, #0
 8008dae:	b096      	sub	sp, #88	@ 0x58
 8008db0:	4615      	mov	r5, r2
 8008db2:	461e      	mov	r6, r3
 8008db4:	da0d      	bge.n	8008dd2 <__swhatbuf_r+0x2e>
 8008db6:	89a3      	ldrh	r3, [r4, #12]
 8008db8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8008dbc:	f04f 0100 	mov.w	r1, #0
 8008dc0:	bf14      	ite	ne
 8008dc2:	2340      	movne	r3, #64	@ 0x40
 8008dc4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8008dc8:	2000      	movs	r0, #0
 8008dca:	6031      	str	r1, [r6, #0]
 8008dcc:	602b      	str	r3, [r5, #0]
 8008dce:	b016      	add	sp, #88	@ 0x58
 8008dd0:	bd70      	pop	{r4, r5, r6, pc}
 8008dd2:	466a      	mov	r2, sp
 8008dd4:	f000 f848 	bl	8008e68 <_fstat_r>
 8008dd8:	2800      	cmp	r0, #0
 8008dda:	dbec      	blt.n	8008db6 <__swhatbuf_r+0x12>
 8008ddc:	9901      	ldr	r1, [sp, #4]
 8008dde:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8008de2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8008de6:	4259      	negs	r1, r3
 8008de8:	4159      	adcs	r1, r3
 8008dea:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008dee:	e7eb      	b.n	8008dc8 <__swhatbuf_r+0x24>

08008df0 <__smakebuf_r>:
 8008df0:	898b      	ldrh	r3, [r1, #12]
 8008df2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008df4:	079d      	lsls	r5, r3, #30
 8008df6:	4606      	mov	r6, r0
 8008df8:	460c      	mov	r4, r1
 8008dfa:	d507      	bpl.n	8008e0c <__smakebuf_r+0x1c>
 8008dfc:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8008e00:	6023      	str	r3, [r4, #0]
 8008e02:	6123      	str	r3, [r4, #16]
 8008e04:	2301      	movs	r3, #1
 8008e06:	6163      	str	r3, [r4, #20]
 8008e08:	b003      	add	sp, #12
 8008e0a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008e0c:	ab01      	add	r3, sp, #4
 8008e0e:	466a      	mov	r2, sp
 8008e10:	f7ff ffc8 	bl	8008da4 <__swhatbuf_r>
 8008e14:	9f00      	ldr	r7, [sp, #0]
 8008e16:	4605      	mov	r5, r0
 8008e18:	4639      	mov	r1, r7
 8008e1a:	4630      	mov	r0, r6
 8008e1c:	f7ff fb16 	bl	800844c <_malloc_r>
 8008e20:	b948      	cbnz	r0, 8008e36 <__smakebuf_r+0x46>
 8008e22:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008e26:	059a      	lsls	r2, r3, #22
 8008e28:	d4ee      	bmi.n	8008e08 <__smakebuf_r+0x18>
 8008e2a:	f023 0303 	bic.w	r3, r3, #3
 8008e2e:	f043 0302 	orr.w	r3, r3, #2
 8008e32:	81a3      	strh	r3, [r4, #12]
 8008e34:	e7e2      	b.n	8008dfc <__smakebuf_r+0xc>
 8008e36:	89a3      	ldrh	r3, [r4, #12]
 8008e38:	6020      	str	r0, [r4, #0]
 8008e3a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008e3e:	81a3      	strh	r3, [r4, #12]
 8008e40:	9b01      	ldr	r3, [sp, #4]
 8008e42:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8008e46:	b15b      	cbz	r3, 8008e60 <__smakebuf_r+0x70>
 8008e48:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008e4c:	4630      	mov	r0, r6
 8008e4e:	f000 f81d 	bl	8008e8c <_isatty_r>
 8008e52:	b128      	cbz	r0, 8008e60 <__smakebuf_r+0x70>
 8008e54:	89a3      	ldrh	r3, [r4, #12]
 8008e56:	f023 0303 	bic.w	r3, r3, #3
 8008e5a:	f043 0301 	orr.w	r3, r3, #1
 8008e5e:	81a3      	strh	r3, [r4, #12]
 8008e60:	89a3      	ldrh	r3, [r4, #12]
 8008e62:	431d      	orrs	r5, r3
 8008e64:	81a5      	strh	r5, [r4, #12]
 8008e66:	e7cf      	b.n	8008e08 <__smakebuf_r+0x18>

08008e68 <_fstat_r>:
 8008e68:	b538      	push	{r3, r4, r5, lr}
 8008e6a:	4d07      	ldr	r5, [pc, #28]	@ (8008e88 <_fstat_r+0x20>)
 8008e6c:	2300      	movs	r3, #0
 8008e6e:	4604      	mov	r4, r0
 8008e70:	4608      	mov	r0, r1
 8008e72:	4611      	mov	r1, r2
 8008e74:	602b      	str	r3, [r5, #0]
 8008e76:	f7f9 fa90 	bl	800239a <_fstat>
 8008e7a:	1c43      	adds	r3, r0, #1
 8008e7c:	d102      	bne.n	8008e84 <_fstat_r+0x1c>
 8008e7e:	682b      	ldr	r3, [r5, #0]
 8008e80:	b103      	cbz	r3, 8008e84 <_fstat_r+0x1c>
 8008e82:	6023      	str	r3, [r4, #0]
 8008e84:	bd38      	pop	{r3, r4, r5, pc}
 8008e86:	bf00      	nop
 8008e88:	20000798 	.word	0x20000798

08008e8c <_isatty_r>:
 8008e8c:	b538      	push	{r3, r4, r5, lr}
 8008e8e:	4d06      	ldr	r5, [pc, #24]	@ (8008ea8 <_isatty_r+0x1c>)
 8008e90:	2300      	movs	r3, #0
 8008e92:	4604      	mov	r4, r0
 8008e94:	4608      	mov	r0, r1
 8008e96:	602b      	str	r3, [r5, #0]
 8008e98:	f7f9 fa8f 	bl	80023ba <_isatty>
 8008e9c:	1c43      	adds	r3, r0, #1
 8008e9e:	d102      	bne.n	8008ea6 <_isatty_r+0x1a>
 8008ea0:	682b      	ldr	r3, [r5, #0]
 8008ea2:	b103      	cbz	r3, 8008ea6 <_isatty_r+0x1a>
 8008ea4:	6023      	str	r3, [r4, #0]
 8008ea6:	bd38      	pop	{r3, r4, r5, pc}
 8008ea8:	20000798 	.word	0x20000798

08008eac <_init>:
 8008eac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008eae:	bf00      	nop
 8008eb0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008eb2:	bc08      	pop	{r3}
 8008eb4:	469e      	mov	lr, r3
 8008eb6:	4770      	bx	lr

08008eb8 <_fini>:
 8008eb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008eba:	bf00      	nop
 8008ebc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008ebe:	bc08      	pop	{r3}
 8008ec0:	469e      	mov	lr, r3
 8008ec2:	4770      	bx	lr
