Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3.1 (win64) Build 1056140 Thu Oct 30 17:03:40 MDT 2014
| Date         : Sat Sep 05 22:11:38 2020
| Host         : DESKTOP-1FKOVIF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file TopLevel_timing_summary_routed.rpt -rpx TopLevel_timing_summary_routed.rpx
| Design       : TopLevel
| Device       : 7a100t-fgg676
| Speed File   : -2  PRODUCTION 1.13 2014-05-07
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: EASIROC1_TRIGGER[22] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: EASIROC1_TRIGGER[6] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/L1_Delayer/counter_25M_reg[0]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/L1_Delayer/counter_25M_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/L1_Delayer/counter_25M_reg[2]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/L1_Delayer/counter_25M_reg[3]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/L1_Delayer/counter_25M_reg[4]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/L1_Delayer/counter_25M_reg[5]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/L1_Delayer/counter_25M_reg[6]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/L1_Delayer/counter_25M_reg[7]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/L1_Delayer/counter_reg[0]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/L1_Delayer/counter_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/L1_Delayer/counter_reg[2]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/L1_Delayer/counter_reg[3]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/L1_Delayer/counter_reg[4]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/L1_Delayer/counter_reg[5]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/L1_Delayer/counter_reg[6]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/L1_Delayer/counter_reg[7]/C (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: TriggerManager_0/L1_Delayer/state_reg[0]/C (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: TriggerManager_0/L1_Delayer/state_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/L2_Delayer/counter_25M_reg[0]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/L2_Delayer/counter_25M_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/L2_Delayer/counter_25M_reg[2]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/L2_Delayer/counter_25M_reg[3]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/L2_Delayer/counter_25M_reg[4]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/L2_Delayer/counter_25M_reg[5]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/L2_Delayer/counter_25M_reg[6]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/L2_Delayer/counter_25M_reg[7]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/L2_Delayer/counter_reg[0]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/L2_Delayer/counter_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/L2_Delayer/counter_reg[2]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/L2_Delayer/counter_reg[3]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/L2_Delayer/counter_reg[4]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/L2_Delayer/counter_reg[5]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/L2_Delayer/counter_reg[6]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/L2_Delayer/counter_reg[7]/C (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: TriggerManager_0/L2_Delayer/state_reg[0]/C (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: TriggerManager_0/L2_Delayer/state_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/Trig_Delayer/counter_25M_reg[0]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/Trig_Delayer/counter_25M_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/Trig_Delayer/counter_25M_reg[2]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/Trig_Delayer/counter_25M_reg[3]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/Trig_Delayer/counter_25M_reg[4]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/Trig_Delayer/counter_25M_reg[5]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/Trig_Delayer/counter_25M_reg[6]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/Trig_Delayer/counter_25M_reg[7]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[22].Width_Adjuster_0/Delayer_0/Dff_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[6].Width_Adjuster_0/Delayer_0/Dff_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[6].Width_Adjuster_1/Delayer_0/Dff_reg[1]/C (HIGH)

 There are 77 register/latch pins with no clock (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 115 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 75 input ports with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 61 ports with no output delay but user has a false path constraint (MEDIUM)

 There are 0 ports with no output delay but has a clock definition.


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.271      -36.772                     35                83589        0.053        0.000                      0                83589        0.146        0.000                       0                 33870  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock           Waveform(ns)         Period(ns)      Frequency(MHz)
-----           ------------         ----------      --------------
ETH_RX_CLK      {0.000 20.000}       40.000          25.000          
ETH_TX_CLK      {0.000 20.000}       40.000          25.000          
EXTCLK50M       {0.000 10.000}       20.000          50.000          
  CLKIN1        {0.000 20.000}       40.000          25.000          
    CLKFBIN     {0.000 20.000}       40.000          25.000          
    CLK_25M     {0.000 20.000}       40.000          25.000          
    CLK_66M     {0.000 7.500}        15.000          66.667          
    CLK_6M      {0.000 83.333}       166.667         6.000           
      CLK_3M    {0.000 166.667}      333.333         3.000           
  CLK_125M      {0.000 4.000}        8.000           125.000         
  CLK_250M_0    {0.000 2.000}        4.000           250.000         
  CLK_250M_180  {2.000 4.000}        4.000           250.000         
  CLK_250M_270  {3.000 5.000}        4.000           250.000         
  CLK_250M_90   {1.000 3.000}        4.000           250.000         
  CLK_500M      {0.000 1.000}        2.000           500.000         
  I_0           {0.000 10.000}       20.000          50.000          
vclk_66M        {0.000 7.500}        15.000          66.667          
vclk_6M         {0.000 83.334}       166.667         6.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ETH_RX_CLK           11.426        0.000                      0                  616        0.081        0.000                      0                  616       19.500        0.000                       0                   333  
ETH_TX_CLK           18.390        0.000                      0                  397        0.108        0.000                      0                  397       19.146        0.000                       0                   273  
EXTCLK50M                                                                                                                                                         7.000        0.000                       0                     1  
  CLKIN1                                                                                                                                                         15.000        0.000                       0                     2  
    CLKFBIN                                                                                                                                                      38.751        0.000                       0                     2  
    CLK_25M          19.214        0.000                      0                 9121        0.053        0.000                      0                 9121       18.870        0.000                       0                  4867  
    CLK_66M           8.821        0.000                      0                  185        0.088        0.000                      0                  185        7.000        0.000                       0                    88  
    CLK_6M          159.732        0.000                      0                  612        0.145        0.000                      0                  612       46.693        0.000                       0                   331  
      CLK_3M        326.479        0.000                      0                   30        0.194        0.000                      0                   30      166.167        0.000                       0                    35  
  CLK_125M           -1.571      -32.468                     32                69119        0.054        0.000                      0                69119        2.870        0.000                       0                 25900  
  CLK_250M_0          0.586        0.000                      0                 1034        0.094        0.000                      0                 1034        1.146        0.000                       0                  1560  
  CLK_250M_180                                                                                                                                                    1.500        0.000                       0                   131  
  CLK_250M_270                                                                                                                                                    1.500        0.000                       0                   131  
  CLK_250M_90                                                                                                                                                     1.500        0.000                       0                   131  
  CLK_500M           -0.023       -0.033                      2                   76        0.072        0.000                      0                   76        0.146        0.000                       0                    82  
  I_0                                                                                                                                                            18.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
CLK_6M        CLK_25M             3.671        0.000                      0                    4        0.160        0.000                      0                    4  
CLK_3M        CLK_6M            161.303        0.000                      0                    2        0.222        0.000                      0                    2  
CLK_25M       CLK_3M              5.142        0.000                      0                   25        0.151        0.000                      0                   25  
CLK_6M        CLK_3M            160.850        0.000                      0                    2        0.059        0.000                      0                    2  
CLK_250M_0    CLK_125M            0.944        0.000                      0                 1032        0.060        0.000                      0                 1032  
CLK_125M      CLK_250M_0         -4.271       -4.271                      1                    1        0.606        0.000                      0                    1  
CLK_250M_180  CLK_250M_0          0.315        0.000                      0                  129        1.640        0.000                      0                  129  
CLK_250M_270  CLK_250M_0          0.620        0.000                      0                  129        0.066        0.000                      0                  129  
CLK_250M_90   CLK_250M_0          1.437        0.000                      0                  129        0.646        0.000                      0                  129  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  CLK_125M           CLK_125M                 1.999        0.000                      0                  202        0.575        0.000                      0                  202  
**async_default**  CLK_25M            CLK_25M                 33.984        0.000                      0                  769        0.411        0.000                      0                  769  
**async_default**  CLK_500M           CLK_500M                 0.149        0.000                      0                    2        0.317        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ETH_RX_CLK
  To Clock:  ETH_RX_CLK

Setup :            0  Failing Endpoints,  Worst Slack       11.426ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.081ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.426ns  (required time - arrival time)
  Source:                 ETH_RXD[1]
                            (input port clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/IOB_RD_1/D
                            (rising edge-triggered cell FDRE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ETH_RX_CLK rise@40.000ns - ETH_RX_CLK rise@0.000ns)
  Data Path Delay:        3.193ns  (logic 1.449ns (45.376%)  route 1.744ns (54.624%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            28.000ns
  Clock Path Skew:        2.701ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 42.701 - 40.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.002ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                 28.000    28.000    
    P4                                                0.000    28.000 r  ETH_RXD[1]
                         net (fo=0)                   0.000    28.000    ETH_RXD[1]
    P4                   IBUF (Prop_ibuf_I_O)         1.449    29.449 r  ETH_RXD_IBUF[1]_inst/O
                         net (fo=1, routed)           1.744    31.193    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RXD[1]
    SLICE_X89Y107        FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/IOB_RD_1/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_RX_CLK rise edge)
                                                     40.000    40.000 r  
    R3                                                0.000    40.000 r  ETH_RX_CLK
                         net (fo=0)                   0.000    40.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         1.370    41.370 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         1.331    42.701    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X89Y107                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/IOB_RD_1/C
                         clock pessimism              0.000    42.701    
                         clock uncertainty           -0.035    42.666    
    SLICE_X89Y107        FDRE (Setup_fdre_C_D)       -0.047    42.619    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/IOB_RD_1
  -------------------------------------------------------------------
                         required time                         42.619    
                         arrival time                         -31.193    
  -------------------------------------------------------------------
                         slack                                 11.426    

Slack (MET) :             11.546ns  (required time - arrival time)
  Source:                 ETH_RXD[0]
                            (input port clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/IOB_RD_0/D
                            (rising edge-triggered cell FDRE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ETH_RX_CLK rise@40.000ns - ETH_RX_CLK rise@0.000ns)
  Data Path Delay:        3.186ns  (logic 1.457ns (45.732%)  route 1.729ns (54.268%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            28.000ns
  Clock Path Skew:        2.815ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.815ns = ( 42.815 - 40.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.002ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                 28.000    28.000    
    P1                                                0.000    28.000 r  ETH_RXD[0]
                         net (fo=0)                   0.000    28.000    ETH_RXD[0]
    P1                   IBUF (Prop_ibuf_I_O)         1.457    29.457 r  ETH_RXD_IBUF[0]_inst/O
                         net (fo=1, routed)           1.729    31.186    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RXD[0]
    SLICE_X89Y113        FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/IOB_RD_0/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_RX_CLK rise edge)
                                                     40.000    40.000 r  
    R3                                                0.000    40.000 r  ETH_RX_CLK
                         net (fo=0)                   0.000    40.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         1.370    41.370 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         1.444    42.815    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X89Y113                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/IOB_RD_0/C
                         clock pessimism              0.000    42.815    
                         clock uncertainty           -0.035    42.779    
    SLICE_X89Y113        FDRE (Setup_fdre_C_D)       -0.047    42.732    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/IOB_RD_0
  -------------------------------------------------------------------
                         required time                         42.732    
                         arrival time                         -31.186    
  -------------------------------------------------------------------
                         slack                                 11.546    

Slack (MET) :             11.587ns  (required time - arrival time)
  Source:                 ETH_RXD[3]
                            (input port clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/IOB_RD_3/D
                            (rising edge-triggered cell FDRE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ETH_RX_CLK rise@40.000ns - ETH_RX_CLK rise@0.000ns)
  Data Path Delay:        3.014ns  (logic 1.453ns (48.204%)  route 1.561ns (51.796%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            28.000ns
  Clock Path Skew:        2.695ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.695ns = ( 42.695 - 40.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.002ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                 28.000    28.000    
    R2                                                0.000    28.000 r  ETH_RXD[3]
                         net (fo=0)                   0.000    28.000    ETH_RXD[3]
    R2                   IBUF (Prop_ibuf_I_O)         1.453    29.453 r  ETH_RXD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.561    31.014    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RXD[3]
    SLICE_X89Y103        FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/IOB_RD_3/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_RX_CLK rise edge)
                                                     40.000    40.000 r  
    R3                                                0.000    40.000 r  ETH_RX_CLK
                         net (fo=0)                   0.000    40.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         1.370    41.370 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         1.325    42.695    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X89Y103                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/IOB_RD_3/C
                         clock pessimism              0.000    42.695    
                         clock uncertainty           -0.035    42.660    
    SLICE_X89Y103        FDRE (Setup_fdre_C_D)       -0.059    42.601    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/IOB_RD_3
  -------------------------------------------------------------------
                         required time                         42.601    
                         arrival time                         -31.014    
  -------------------------------------------------------------------
                         slack                                 11.587    

Slack (MET) :             11.681ns  (required time - arrival time)
  Source:                 ETH_RXD[2]
                            (input port clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/IOB_RD_2/D
                            (rising edge-triggered cell FDRE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ETH_RX_CLK rise@40.000ns - ETH_RX_CLK rise@0.000ns)
  Data Path Delay:        2.932ns  (logic 1.453ns (49.538%)  route 1.480ns (50.462%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            28.000ns
  Clock Path Skew:        2.695ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.695ns = ( 42.695 - 40.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.002ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                 28.000    28.000    
    R1                                                0.000    28.000 r  ETH_RXD[2]
                         net (fo=0)                   0.000    28.000    ETH_RXD[2]
    R1                   IBUF (Prop_ibuf_I_O)         1.453    29.453 r  ETH_RXD_IBUF[2]_inst/O
                         net (fo=1, routed)           1.480    30.932    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RXD[2]
    SLICE_X89Y103        FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/IOB_RD_2/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_RX_CLK rise edge)
                                                     40.000    40.000 r  
    R3                                                0.000    40.000 r  ETH_RX_CLK
                         net (fo=0)                   0.000    40.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         1.370    41.370 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         1.325    42.695    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X89Y103                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/IOB_RD_2/C
                         clock pessimism              0.000    42.695    
                         clock uncertainty           -0.035    42.660    
    SLICE_X89Y103        FDRE (Setup_fdre_C_D)       -0.047    42.613    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/IOB_RD_2
  -------------------------------------------------------------------
                         required time                         42.613    
                         arrival time                         -30.932    
  -------------------------------------------------------------------
                         slack                                 11.681    

Slack (MET) :             11.838ns  (required time - arrival time)
  Source:                 ETH_RX_DV
                            (input port clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/IOB_RDV/D
                            (rising edge-triggered cell FDRE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_RX_CLK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            40.000ns  (ETH_RX_CLK rise@40.000ns - ETH_RX_CLK rise@0.000ns)
  Data Path Delay:        1.048ns  (logic 0.478ns (45.597%)  route 0.570ns (54.403%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            28.000ns
  Clock Path Skew:        0.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.936ns = ( 40.936 - 40.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.002ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                 28.000    28.000    
    N1                                                0.000    28.000 r  ETH_RX_DV
                         net (fo=0)                   0.000    28.000    ETH_RX_DV
    N1                   IBUF (Prop_ibuf_I_O)         0.478    28.478 r  ETH_RX_DV_IBUF_inst/O
                         net (fo=1, routed)           0.570    29.048    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_DV
    SLICE_X89Y92         FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/IOB_RDV/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_RX_CLK rise edge)
                                                     40.000    40.000 r  
    R3                                                0.000    40.000 r  ETH_RX_CLK
                         net (fo=0)                   0.000    40.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         0.273    40.273 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         0.663    40.936    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X89Y92                                                      r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/IOB_RDV/C
                         clock pessimism              0.000    40.936    
                         clock uncertainty           -0.035    40.900    
    SLICE_X89Y92         FDRE (Setup_fdre_C_D)       -0.014    40.886    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/IOB_RDV
  -------------------------------------------------------------------
                         required time                         40.886    
                         arrival time                         -29.048    
  -------------------------------------------------------------------
                         slack                                 11.838    

Slack (MET) :             11.844ns  (required time - arrival time)
  Source:                 ETH_RX_ER
                            (input port clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/IOB_RERR/D
                            (rising edge-triggered cell FDRE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_RX_CLK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            40.000ns  (ETH_RX_CLK rise@40.000ns - ETH_RX_CLK rise@0.000ns)
  Data Path Delay:        1.178ns  (logic 0.475ns (40.357%)  route 0.703ns (59.643%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            28.000ns
  Clock Path Skew:        1.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.071ns = ( 41.071 - 40.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.002ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                 28.000    28.000    
    M2                                                0.000    28.000 r  ETH_RX_ER
                         net (fo=0)                   0.000    28.000    ETH_RX_ER
    M2                   IBUF (Prop_ibuf_I_O)         0.475    28.475 r  ETH_RX_ER_IBUF_inst/O
                         net (fo=1, routed)           0.703    29.178    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_ER
    SLICE_X89Y103        FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/IOB_RERR/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_RX_CLK rise edge)
                                                     40.000    40.000 r  
    R3                                                0.000    40.000 r  ETH_RX_CLK
                         net (fo=0)                   0.000    40.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         0.273    40.273 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         0.798    41.071    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X89Y103                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/IOB_RERR/C
                         clock pessimism              0.000    41.071    
                         clock uncertainty           -0.035    41.036    
    SLICE_X89Y103        FDRE (Setup_fdre_C_D)       -0.014    41.022    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/IOB_RERR
  -------------------------------------------------------------------
                         required time                         41.022    
                         arrival time                         -29.178    
  -------------------------------------------------------------------
                         slack                                 11.844    

Slack (MET) :             35.654ns  (required time - arrival time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/payNblCunt_1/C
                            (rising edge-triggered cell FDRE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/muxMyMac_6/D
                            (rising edge-triggered cell FDRE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ETH_RX_CLK rise@40.000ns - ETH_RX_CLK rise@0.000ns)
  Data Path Delay:        4.079ns  (logic 0.589ns (14.440%)  route 3.490ns (85.560%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.309ns = ( 43.309 - 40.000 ) 
    Source Clock Delay      (SCD):    3.688ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.002ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_RX_CLK rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  ETH_RX_CLK
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         1.436     1.436 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         2.252     3.688    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X75Y122                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/payNblCunt_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y122        FDRE (Prop_fdre_C_Q)         0.379     4.067 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/payNblCunt_1/Q
                         net (fo=37, routed)          2.827     6.894    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/payNblCunt[1]
    SLICE_X87Y145        LUT6 (Prop_lut6_I0_O)        0.105     6.999 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[3]_GND_11_o_wide_mux_110_OUT71/O
                         net (fo=1, routed)           0.663     7.662    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[3]_GND_11_o_wide_mux_110_OUT7
    SLICE_X86Y143        LUT6 (Prop_lut6_I5_O)        0.105     7.767 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[3]_GND_11_o_wide_mux_110_OUT72/O
                         net (fo=1, routed)           0.000     7.767    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/payNblCunt[3]_GND_11_o_wide_mux_110_OUT[6]
    SLICE_X86Y143        FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/muxMyMac_6/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_RX_CLK rise edge)
                                                     40.000    40.000 r  
    R3                                                0.000    40.000 r  ETH_RX_CLK
                         net (fo=0)                   0.000    40.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         1.370    41.370 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         1.939    43.309    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X86Y143                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/muxMyMac_6/C
                         clock pessimism              0.114    43.423    
                         clock uncertainty           -0.035    43.388    
    SLICE_X86Y143        FDRE (Setup_fdre_C_D)        0.033    43.421    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/muxMyMac_6
  -------------------------------------------------------------------
                         required time                         43.421    
                         arrival time                          -7.767    
  -------------------------------------------------------------------
                         slack                                 35.654    

Slack (MET) :             35.696ns  (required time - arrival time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/payNblCunt_1/C
                            (rising edge-triggered cell FDRE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/muxMyMac_4/D
                            (rising edge-triggered cell FDRE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ETH_RX_CLK rise@40.000ns - ETH_RX_CLK rise@0.000ns)
  Data Path Delay:        4.072ns  (logic 0.589ns (14.465%)  route 3.483ns (85.534%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.304ns = ( 43.304 - 40.000 ) 
    Source Clock Delay      (SCD):    3.688ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.002ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_RX_CLK rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  ETH_RX_CLK
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         1.436     1.436 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         2.252     3.688    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X75Y122                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/payNblCunt_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y122        FDRE (Prop_fdre_C_Q)         0.379     4.067 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/payNblCunt_1/Q
                         net (fo=37, routed)          2.930     6.997    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/payNblCunt[1]
    SLICE_X85Y147        LUT6 (Prop_lut6_I0_O)        0.105     7.102 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[3]_GND_11_o_wide_mux_110_OUT51/O
                         net (fo=1, routed)           0.553     7.655    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[3]_GND_11_o_wide_mux_110_OUT5
    SLICE_X84Y147        LUT6 (Prop_lut6_I5_O)        0.105     7.760 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[3]_GND_11_o_wide_mux_110_OUT52/O
                         net (fo=1, routed)           0.000     7.760    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/payNblCunt[3]_GND_11_o_wide_mux_110_OUT[4]
    SLICE_X84Y147        FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/muxMyMac_4/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_RX_CLK rise edge)
                                                     40.000    40.000 r  
    R3                                                0.000    40.000 r  ETH_RX_CLK
                         net (fo=0)                   0.000    40.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         1.370    41.370 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         1.933    43.304    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X84Y147                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/muxMyMac_4/C
                         clock pessimism              0.114    43.418    
                         clock uncertainty           -0.035    43.382    
    SLICE_X84Y147        FDRE (Setup_fdre_C_D)        0.074    43.456    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/muxMyMac_4
  -------------------------------------------------------------------
                         required time                         43.456    
                         arrival time                          -7.760    
  -------------------------------------------------------------------
                         slack                                 35.696    

Slack (MET) :             35.766ns  (required time - arrival time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/rxData_5/C
                            (rising edge-triggered cell FDRE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/fcsCal_13/D
                            (rising edge-triggered cell FDSE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ETH_RX_CLK rise@40.000ns - ETH_RX_CLK rise@0.000ns)
  Data Path Delay:        3.746ns  (logic 0.840ns (22.427%)  route 2.906ns (77.573%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.928ns = ( 42.928 - 40.000 ) 
    Source Clock Delay      (SCD):    3.525ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.002ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_RX_CLK rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  ETH_RX_CLK
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         1.436     1.436 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         2.089     3.525    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X78Y122                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/rxData_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y122        FDRE (Prop_fdre_C_Q)         0.398     3.923 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/rxData_5/Q
                         net (fo=11, routed)          1.580     5.503    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/rxData[5]
    SLICE_X86Y114        LUT2 (Prop_lut2_I1_O)        0.232     5.735 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/Mxor_fcsFb<2>_xo<0>1/O
                         net (fo=7, routed)           0.696     6.431    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/fcsFb[2]
    SLICE_X86Y116        LUT6 (Prop_lut6_I0_O)        0.105     6.536 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/Mxor_fcsAnd13b[7]_fcsCal[5]_XOR_109_o_xo<0>_SW1/O
                         net (fo=1, routed)           0.630     7.166    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/N272
    SLICE_X85Y115        LUT6 (Prop_lut6_I5_O)        0.105     7.271 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/Mxor_fcsAnd13b[7]_fcsCal[5]_XOR_109_o_xo<0>/O
                         net (fo=1, routed)           0.000     7.271    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/fcsAnd13b[7]_fcsCal[5]_XOR_109_o
    SLICE_X85Y115        FDSE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/fcsCal_13/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_RX_CLK rise edge)
                                                     40.000    40.000 r  
    R3                                                0.000    40.000 r  ETH_RX_CLK
                         net (fo=0)                   0.000    40.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         1.370    41.370 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         1.558    42.928    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X85Y115                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/fcsCal_13/C
                         clock pessimism              0.114    43.042    
                         clock uncertainty           -0.035    43.007    
    SLICE_X85Y115        FDSE (Setup_fdse_C_D)        0.030    43.037    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/fcsCal_13
  -------------------------------------------------------------------
                         required time                         43.037    
                         arrival time                          -7.271    
  -------------------------------------------------------------------
                         slack                                 35.766    

Slack (MET) :             35.832ns  (required time - arrival time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/dlyRxData_3/C
                            (rising edge-triggered cell FDRE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/ipIpAddrCmpOk/D
                            (rising edge-triggered cell FDRE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ETH_RX_CLK rise@40.000ns - ETH_RX_CLK rise@0.000ns)
  Data Path Delay:        3.995ns  (logic 0.748ns (18.722%)  route 3.247ns (81.278%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.316ns = ( 43.316 - 40.000 ) 
    Source Clock Delay      (SCD):    3.598ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.002ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_RX_CLK rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  ETH_RX_CLK
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         1.436     1.436 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         2.162     3.598    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X78Y124                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/dlyRxData_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y124        FDRE (Prop_fdre_C_Q)         0.433     4.031 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/dlyRxData_3/Q
                         net (fo=6, routed)           1.478     5.509    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/dlyRxData[3]
    SLICE_X83Y143        LUT6 (Prop_lut6_I2_O)        0.105     5.614 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/muxMyIp[7]_dlyRxData[7]_equal_117_o82/O
                         net (fo=1, routed)           0.741     6.355    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/muxMyIp[7]_dlyRxData[7]_equal_117_o81
    SLICE_X81Y143        LUT5 (Prop_lut5_I4_O)        0.105     6.460 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/ipIpAddrCmpOk_rstpot1_SW0/O
                         net (fo=2, routed)           1.028     7.488    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/N256
    SLICE_X72Y125        LUT6 (Prop_lut6_I5_O)        0.105     7.593 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/ipIpAddrCmpOk_rstpot1/O
                         net (fo=1, routed)           0.000     7.593    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/ipIpAddrCmpOk_rstpot1
    SLICE_X72Y125        FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/ipIpAddrCmpOk/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_RX_CLK rise edge)
                                                     40.000    40.000 r  
    R3                                                0.000    40.000 r  ETH_RX_CLK
                         net (fo=0)                   0.000    40.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         1.370    41.370 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         1.946    43.316    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X72Y125                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/ipIpAddrCmpOk/C
                         clock pessimism              0.114    43.430    
                         clock uncertainty           -0.035    43.395    
    SLICE_X72Y125        FDRE (Setup_fdre_C_D)        0.030    43.425    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/ipIpAddrCmpOk
  -------------------------------------------------------------------
                         required time                         43.425    
                         arrival time                          -7.593    
  -------------------------------------------------------------------
                         slack                                 35.832    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/macFlowPrm_7/C
                            (rising edge-triggered cell FDRE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/orMacTim_7/D
                            (rising edge-triggered cell FDRE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ETH_RX_CLK rise@0.000ns - ETH_RX_CLK rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.852%)  route 0.188ns (57.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.574ns
    Source Clock Delay      (SCD):    1.185ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_RX_CLK rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  ETH_RX_CLK
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         0.273     0.273 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         0.912     1.185    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X87Y117                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/macFlowPrm_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y117        FDRE (Prop_fdre_C_Q)         0.141     1.326 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/macFlowPrm_7/Q
                         net (fo=3, routed)           0.188     1.514    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/macFlowPrm[7]
    SLICE_X87Y120        FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/orMacTim_7/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_RX_CLK rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  ETH_RX_CLK
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         0.461     0.461 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         1.113     1.574    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X87Y120                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/orMacTim_7/C
                         clock pessimism             -0.219     1.355    
    SLICE_X87Y120        FDRE (Hold_fdre_C_D)         0.078     1.433    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/orMacTim_7
  -------------------------------------------------------------------
                         required time                         -1.433    
                         arrival time                           1.514    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/muxData_1/C
                            (rising edge-triggered cell FDRE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/orData_1/D
                            (rising edge-triggered cell FDRE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ETH_RX_CLK rise@0.000ns - ETH_RX_CLK rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.164ns (40.067%)  route 0.245ns (59.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.892ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_RX_CLK rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  ETH_RX_CLK
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         0.273     0.273 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         1.155     1.428    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X70Y125                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/muxData_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y125        FDRE (Prop_fdre_C_Q)         0.164     1.592 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/muxData_1/Q
                         net (fo=1, routed)           0.245     1.837    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/muxData[1]
    SLICE_X68Y125        FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/orData_1/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_RX_CLK rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  ETH_RX_CLK
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         0.461     0.461 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         1.431     1.892    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X68Y125                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/orData_1/C
                         clock pessimism             -0.219     1.673    
    SLICE_X68Y125        FDRE (Hold_fdre_C_D)         0.066     1.739    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/orData_1
  -------------------------------------------------------------------
                         required time                         -1.739    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/macFlowPrm_8/C
                            (rising edge-triggered cell FDRE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/orMacTim_8/D
                            (rising edge-triggered cell FDRE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ETH_RX_CLK rise@0.000ns - ETH_RX_CLK rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.456%)  route 0.235ns (62.544%))
  Logic Levels:           0  
  Clock Path Skew:        0.206ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.560ns
    Source Clock Delay      (SCD):    1.135ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_RX_CLK rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  ETH_RX_CLK
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         0.273     0.273 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         0.862     1.135    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X87Y116                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/macFlowPrm_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y116        FDRE (Prop_fdre_C_Q)         0.141     1.276 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/macFlowPrm_8/Q
                         net (fo=3, routed)           0.235     1.511    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/macFlowPrm[8]
    SLICE_X87Y118        FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/orMacTim_8/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_RX_CLK rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  ETH_RX_CLK
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         0.461     0.461 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         1.099     1.560    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X87Y118                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/orMacTim_8/C
                         clock pessimism             -0.219     1.341    
    SLICE_X87Y118        FDRE (Hold_fdre_C_D)         0.070     1.411    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/orMacTim_8
  -------------------------------------------------------------------
                         required time                         -1.411    
                         arrival time                           1.511    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/payNblCunt_5/C
                            (rising edge-triggered cell FDRE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/muxData_4/D
                            (rising edge-triggered cell FDRE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ETH_RX_CLK rise@0.000ns - ETH_RX_CLK rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.186ns (48.164%)  route 0.200ns (51.836%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.842ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_RX_CLK rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  ETH_RX_CLK
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         0.273     0.273 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         1.159     1.432    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X75Y123                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/payNblCunt_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y123        FDRE (Prop_fdre_C_Q)         0.141     1.573 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/payNblCunt_5/Q
                         net (fo=7, routed)           0.200     1.773    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/payNblCunt[5]
    SLICE_X73Y124        LUT5 (Prop_lut5_I1_O)        0.045     1.818 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/GND_11_o_GND_11_o_or_193_OUT<4>/O
                         net (fo=1, routed)           0.000     1.818    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/GND_11_o_GND_11_o_or_193_OUT[4]
    SLICE_X73Y124        FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/muxData_4/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_RX_CLK rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  ETH_RX_CLK
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         0.461     0.461 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         1.381     1.842    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X73Y124                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/muxData_4/C
                         clock pessimism             -0.219     1.623    
    SLICE_X73Y124        FDRE (Hold_fdre_C_D)         0.092     1.715    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/muxData_4
  -------------------------------------------------------------------
                         required time                         -1.715    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/wrDataAddr_3/C
                            (rising edge-triggered cell FDRE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/wrAddrData_3/D
                            (rising edge-triggered cell FDRE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ETH_RX_CLK rise@0.000ns - ETH_RX_CLK rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.209ns (56.422%)  route 0.161ns (43.578%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.147ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.736ns
    Source Clock Delay      (SCD):    1.370ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_RX_CLK rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  ETH_RX_CLK
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         0.273     0.273 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         1.097     1.370    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X74Y115                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/wrDataAddr_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y115        FDRE (Prop_fdre_C_Q)         0.164     1.534 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/wrDataAddr_3/Q
                         net (fo=1, routed)           0.161     1.695    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/wrDataAddr[3]
    SLICE_X74Y116        LUT3 (Prop_lut3_I1_O)        0.045     1.740 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/Mmux_wrDataAddr[11]_wrStatusAddr[11]_mux_2_OUT61/O
                         net (fo=1, routed)           0.000     1.740    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/wrDataAddr[11]_wrStatusAddr[11]_mux_2_OUT[3]
    SLICE_X74Y116        FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/wrAddrData_3/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_RX_CLK rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  ETH_RX_CLK
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         0.461     0.461 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         1.275     1.736    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X74Y116                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/wrAddrData_3/C
                         clock pessimism             -0.219     1.516    
    SLICE_X74Y116        FDRE (Hold_fdre_C_D)         0.120     1.636    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/wrAddrData_3
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/rxUx0Rcvd/C
                            (rising edge-triggered cell FDRE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/typeMcChk_0/D
                            (rising edge-triggered cell FDRE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ETH_RX_CLK rise@0.000ns - ETH_RX_CLK rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.209ns (53.715%)  route 0.180ns (46.285%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.760ns
    Source Clock Delay      (SCD):    1.378ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_RX_CLK rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  ETH_RX_CLK
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         0.273     0.273 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         1.105     1.378    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X78Y122                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/rxUx0Rcvd/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y122        FDRE (Prop_fdre_C_Q)         0.164     1.542 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/rxUx0Rcvd/Q
                         net (fo=19, routed)          0.180     1.722    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/rxUx0Rcvd
    SLICE_X78Y123        LUT4 (Prop_lut4_I3_O)        0.045     1.767 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/macFlowCmpOk_rxLx8Rcvd_AND_117_o1/O
                         net (fo=1, routed)           0.000     1.767    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/macFlowCmpOk_rxLx8Rcvd_AND_117_o
    SLICE_X78Y123        FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/typeMcChk_0/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_RX_CLK rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  ETH_RX_CLK
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         0.461     0.461 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         1.299     1.760    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X78Y123                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/typeMcChk_0/C
                         clock pessimism             -0.219     1.541    
    SLICE_X78Y123        FDRE (Hold_fdre_C_D)         0.121     1.662    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/typeMcChk_0
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/orVal/C
                            (rising edge-triggered cell FDRE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/memWe/D
                            (rising edge-triggered cell FDRE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ETH_RX_CLK rise@0.000ns - ETH_RX_CLK rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.186ns (47.071%)  route 0.209ns (52.929%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.863ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_RX_CLK rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  ETH_RX_CLK
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         0.273     0.273 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         1.175     1.448    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X72Y122                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/orVal/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y122        FDRE (Prop_fdre_C_Q)         0.141     1.589 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/orVal/Q
                         net (fo=4, routed)           0.209     1.798    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/orVal
    SLICE_X72Y121        LUT2 (Prop_lut2_I0_O)        0.045     1.843 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/memWe_rstpot/O
                         net (fo=1, routed)           0.000     1.843    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/memWe_rstpot
    SLICE_X72Y121        FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/memWe/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_RX_CLK rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  ETH_RX_CLK
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         0.461     0.461 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         1.402     1.863    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X72Y121                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/memWe/C
                         clock pessimism             -0.219     1.644    
    SLICE_X72Y121        FDRE (Hold_fdre_C_D)         0.092     1.736    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/memWe
  -------------------------------------------------------------------
                         required time                         -1.736    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/muxData_0/C
                            (rising edge-triggered cell FDRE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/orData_0/D
                            (rising edge-triggered cell FDRE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ETH_RX_CLK rise@0.000ns - ETH_RX_CLK rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.164ns (38.750%)  route 0.259ns (61.250%))
  Logic Levels:           0  
  Clock Path Skew:        0.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.892ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_RX_CLK rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  ETH_RX_CLK
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         0.273     0.273 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         1.155     1.428    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X70Y125                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/muxData_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y125        FDRE (Prop_fdre_C_Q)         0.164     1.592 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/muxData_0/Q
                         net (fo=1, routed)           0.259     1.851    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/muxData[0]
    SLICE_X68Y125        FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/orData_0/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_RX_CLK rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  ETH_RX_CLK
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         0.461     0.461 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         1.431     1.892    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X68Y125                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/orData_0/C
                         clock pessimism             -0.219     1.673    
    SLICE_X68Y125        FDRE (Hold_fdre_C_D)         0.070     1.743    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/orData_0
  -------------------------------------------------------------------
                         required time                         -1.743    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/wrAddrData_3/C
                            (rising edge-triggered cell FDRE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/wrAddr_3/D
                            (rising edge-triggered cell FDRE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ETH_RX_CLK rise@0.000ns - ETH_RX_CLK rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.209ns (59.061%)  route 0.145ns (40.939%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.148ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.739ns
    Source Clock Delay      (SCD):    1.371ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_RX_CLK rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  ETH_RX_CLK
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         0.273     0.273 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         1.099     1.371    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X74Y116                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/wrAddrData_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y116        FDRE (Prop_fdre_C_Q)         0.164     1.535 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/wrAddrData_3/Q
                         net (fo=1, routed)           0.145     1.680    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/wrAddrData[3]
    SLICE_X73Y115        LUT3 (Prop_lut3_I1_O)        0.045     1.725 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/Mmux_n012261/O
                         net (fo=1, routed)           0.000     1.725    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/n0122[3]
    SLICE_X73Y115        FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/wrAddr_3/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_RX_CLK rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  ETH_RX_CLK
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         0.461     0.461 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         1.278     1.739    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X73Y115                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/wrAddr_3/C
                         clock pessimism             -0.219     1.520    
    SLICE_X73Y115        FDRE (Hold_fdre_C_D)         0.092     1.612    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/wrAddr_3
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/ipgCnt_5/C
                            (rising edge-triggered cell FDCE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/ipgOk/D
                            (rising edge-triggered cell FDCE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ETH_RX_CLK rise@0.000ns - ETH_RX_CLK rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.186ns (50.049%)  route 0.186ns (49.951%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.618ns
    Source Clock Delay      (SCD):    1.234ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_RX_CLK rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  ETH_RX_CLK
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         0.273     0.273 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         0.961     1.234    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X79Y112                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/ipgCnt_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y112        FDCE (Prop_fdce_C_Q)         0.141     1.375 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/ipgCnt_5/Q
                         net (fo=3, routed)           0.186     1.561    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/ipgCnt[5]
    SLICE_X79Y113        LUT3 (Prop_lut3_I1_O)        0.045     1.606 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/ipgOk_rstpot/O
                         net (fo=1, routed)           0.000     1.606    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/ipgOk_rstpot
    SLICE_X79Y113        FDCE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/ipgOk/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_RX_CLK rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  ETH_RX_CLK
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         0.461     0.461 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         1.157     1.618    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X79Y113                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/ipgOk/C
                         clock pessimism             -0.219     1.399    
    SLICE_X79Y113        FDCE (Hold_fdce_C_D)         0.092     1.491    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/ipgOk
  -------------------------------------------------------------------
                         required time                         -1.491    
                         arrival time                           1.606    
  -------------------------------------------------------------------
                         slack                                  0.115    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ETH_RX_CLK
Waveform:           { 0 20 }
Period:             40.000
Sources:            { ETH_RX_CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack   Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170     40.000  37.830  RAMB36_X2Y23   WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM/CLKARDCLK
Min Period        n/a     FDCE/C              n/a            1.000     40.000  39.000  SLICE_X72Y119  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_0/C
Min Period        n/a     FDCE/C              n/a            1.000     40.000  39.000  SLICE_X72Y119  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_1/C
Min Period        n/a     FDCE/C              n/a            1.000     40.000  39.000  SLICE_X70Y120  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_10/C
Min Period        n/a     FDCE/C              n/a            1.000     40.000  39.000  SLICE_X70Y120  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_11/C
Min Period        n/a     FDCE/C              n/a            1.000     40.000  39.000  SLICE_X70Y120  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_2/C
Min Period        n/a     FDCE/C              n/a            1.000     40.000  39.000  SLICE_X70Y120  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_3/C
Min Period        n/a     FDCE/C              n/a            1.000     40.000  39.000  SLICE_X72Y119  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_4/C
Min Period        n/a     FDCE/C              n/a            1.000     40.000  39.000  SLICE_X70Y120  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_5/C
Min Period        n/a     FDCE/C              n/a            1.000     40.000  39.000  SLICE_X70Y120  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_6/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500     20.000  19.500  SLICE_X79Y113  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/ipgOk/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500     20.000  19.500  SLICE_X79Y113  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/rxSfd/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500     20.000  19.500  SLICE_X71Y121  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_7/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500     20.000  19.500  SLICE_X72Y121  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/lastWe/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500     20.000  19.500  SLICE_X72Y121  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/lastWe/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500     20.000  19.500  SLICE_X72Y125  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/memWd_0/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500     20.000  19.500  SLICE_X72Y125  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/memWd_1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500     20.000  19.500  SLICE_X72Y121  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/memWd_2/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500     20.000  19.500  SLICE_X72Y121  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/memWd_2/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500     20.000  19.500  SLICE_X72Y121  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/memWd_3/C
High Pulse Width  Slow    FDCE/C              n/a            0.500     20.000  19.500  SLICE_X72Y119  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_0/C
High Pulse Width  Fast    FDCE/C              n/a            0.500     20.000  19.500  SLICE_X72Y119  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_0/C
High Pulse Width  Slow    FDCE/C              n/a            0.500     20.000  19.500  SLICE_X72Y119  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_1/C
High Pulse Width  Fast    FDCE/C              n/a            0.500     20.000  19.500  SLICE_X72Y119  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_1/C
High Pulse Width  Slow    FDCE/C              n/a            0.500     20.000  19.500  SLICE_X70Y120  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_10/C
High Pulse Width  Slow    FDCE/C              n/a            0.500     20.000  19.500  SLICE_X70Y120  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_11/C
High Pulse Width  Slow    FDCE/C              n/a            0.500     20.000  19.500  SLICE_X70Y120  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_2/C
High Pulse Width  Slow    FDCE/C              n/a            0.500     20.000  19.500  SLICE_X70Y120  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_3/C
High Pulse Width  Slow    FDCE/C              n/a            0.500     20.000  19.500  SLICE_X72Y119  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_4/C
High Pulse Width  Fast    FDCE/C              n/a            0.500     20.000  19.500  SLICE_X72Y119  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_4/C



---------------------------------------------------------------------------------------------------
From Clock:  ETH_TX_CLK
  To Clock:  ETH_TX_CLK

Setup :            0  Failing Endpoints,  Worst Slack       18.390ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.390ns  (required time - arrival time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/IOB_TD_0/C
                            (rising edge-triggered cell FDRE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ETH_TXD[0]
                            (output port clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_TX_CLK
  Path Type:              Max at Slow Process Corner
  Requirement:            40.000ns  (ETH_TX_CLK rise@40.000ns - ETH_TX_CLK rise@0.000ns)
  Data Path Delay:        6.219ns  (logic 3.796ns (61.030%)  route 2.424ns (38.970%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           12.000ns
  Clock Path Skew:        -3.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 40.000 - 40.000 ) 
    Source Clock Delay      (SCD):    3.355ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.002ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_TX_CLK rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  ETH_TX_CLK
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         1.438     1.438 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         1.918     3.355    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X85Y118                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/IOB_TD_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y118        FDRE (Prop_fdre_C_Q)         0.348     3.703 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/IOB_TD_0/Q
                         net (fo=1, routed)           2.424     6.127    ETH_TXD_OBUF[0]
    L3                   OBUF (Prop_obuf_I_O)         3.448     9.575 r  ETH_TXD_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.575    ETH_TXD[0]
    L3                                                                r  ETH_TXD[0]
  -------------------------------------------------------------------    -------------------

                         (clock ETH_TX_CLK rise edge)
                                                     40.000    40.000 r  
                         clock pessimism              0.000    40.000    
                         clock uncertainty           -0.035    39.965    
                         output delay               -12.000    27.965    
  -------------------------------------------------------------------
                         required time                         27.965    
                         arrival time                          -9.575    
  -------------------------------------------------------------------
                         slack                                 18.390    

Slack (MET) :             18.641ns  (required time - arrival time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/IOB_TD_1/C
                            (rising edge-triggered cell FDRE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ETH_TXD[1]
                            (output port clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_TX_CLK
  Path Type:              Max at Slow Process Corner
  Requirement:            40.000ns  (ETH_TX_CLK rise@40.000ns - ETH_TX_CLK rise@0.000ns)
  Data Path Delay:        5.969ns  (logic 3.784ns (63.405%)  route 2.184ns (36.595%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           12.000ns
  Clock Path Skew:        -3.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 40.000 - 40.000 ) 
    Source Clock Delay      (SCD):    3.355ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.002ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_TX_CLK rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  ETH_TX_CLK
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         1.438     1.438 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         1.918     3.355    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X85Y118                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/IOB_TD_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y118        FDRE (Prop_fdre_C_Q)         0.348     3.703 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/IOB_TD_1/Q
                         net (fo=1, routed)           2.184     5.887    ETH_TXD_OBUF[1]
    L4                   OBUF (Prop_obuf_I_O)         3.436     9.324 r  ETH_TXD_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.324    ETH_TXD[1]
    L4                                                                r  ETH_TXD[1]
  -------------------------------------------------------------------    -------------------

                         (clock ETH_TX_CLK rise edge)
                                                     40.000    40.000 r  
                         clock pessimism              0.000    40.000    
                         clock uncertainty           -0.035    39.965    
                         output delay               -12.000    27.965    
  -------------------------------------------------------------------
                         required time                         27.965    
                         arrival time                          -9.324    
  -------------------------------------------------------------------
                         slack                                 18.641    

Slack (MET) :             19.672ns  (required time - arrival time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/IOB_TD_2/C
                            (rising edge-triggered cell FDRE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ETH_TXD[2]
                            (output port clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_TX_CLK
  Path Type:              Max at Slow Process Corner
  Requirement:            40.000ns  (ETH_TX_CLK rise@40.000ns - ETH_TX_CLK rise@0.000ns)
  Data Path Delay:        5.571ns  (logic 3.708ns (66.566%)  route 1.863ns (33.434%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           12.000ns
  Clock Path Skew:        -2.721ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 40.000 - 40.000 ) 
    Source Clock Delay      (SCD):    2.721ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.002ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_TX_CLK rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  ETH_TX_CLK
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         1.438     1.438 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         1.284     2.721    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X89Y95                                                      r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/IOB_TD_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y95         FDRE (Prop_fdre_C_Q)         0.379     3.100 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/IOB_TD_2/Q
                         net (fo=1, routed)           1.863     4.963    ETH_TXD_OBUF[2]
    L2                   OBUF (Prop_obuf_I_O)         3.329     8.292 r  ETH_TXD_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.292    ETH_TXD[2]
    L2                                                                r  ETH_TXD[2]
  -------------------------------------------------------------------    -------------------

                         (clock ETH_TX_CLK rise edge)
                                                     40.000    40.000 r  
                         clock pessimism              0.000    40.000    
                         clock uncertainty           -0.035    39.965    
                         output delay               -12.000    27.965    
  -------------------------------------------------------------------
                         required time                         27.965    
                         arrival time                          -8.292    
  -------------------------------------------------------------------
                         slack                                 19.672    

Slack (MET) :             19.861ns  (required time - arrival time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/IOB_TEN/C
                            (rising edge-triggered cell FDRE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ETH_TX_EN
                            (output port clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_TX_CLK
  Path Type:              Max at Slow Process Corner
  Requirement:            40.000ns  (ETH_TX_CLK rise@40.000ns - ETH_TX_CLK rise@0.000ns)
  Data Path Delay:        5.425ns  (logic 3.703ns (68.268%)  route 1.721ns (31.732%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           12.000ns
  Clock Path Skew:        -2.679ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 40.000 - 40.000 ) 
    Source Clock Delay      (SCD):    2.679ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.002ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_TX_CLK rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  ETH_TX_CLK
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         1.438     1.438 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         1.241     2.679    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X89Y94                                                      r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/IOB_TEN/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y94         FDRE (Prop_fdre_C_Q)         0.379     3.058 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/IOB_TEN/Q
                         net (fo=1, routed)           1.721     4.779    ETH_TX_EN_OBUF
    M1                   OBUF (Prop_obuf_I_O)         3.324     8.104 r  ETH_TX_EN_OBUF_inst/O
                         net (fo=0)                   0.000     8.104    ETH_TX_EN
    M1                                                                r  ETH_TX_EN
  -------------------------------------------------------------------    -------------------

                         (clock ETH_TX_CLK rise edge)
                                                     40.000    40.000 r  
                         clock pessimism              0.000    40.000    
                         clock uncertainty           -0.035    39.965    
                         output delay               -12.000    27.965    
  -------------------------------------------------------------------
                         required time                         27.965    
                         arrival time                          -8.104    
  -------------------------------------------------------------------
                         slack                                 19.861    

Slack (MET) :             19.896ns  (required time - arrival time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/IOB_TD_3/C
                            (rising edge-triggered cell FDRE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ETH_TXD[3]
                            (output port clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_TX_CLK
  Path Type:              Max at Slow Process Corner
  Requirement:            40.000ns  (ETH_TX_CLK rise@40.000ns - ETH_TX_CLK rise@0.000ns)
  Data Path Delay:        5.107ns  (logic 3.689ns (72.229%)  route 1.418ns (27.771%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           12.000ns
  Clock Path Skew:        -2.961ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 40.000 - 40.000 ) 
    Source Clock Delay      (SCD):    2.961ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.002ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_TX_CLK rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  ETH_TX_CLK
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         1.438     1.438 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         1.523     2.961    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X89Y102                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/IOB_TD_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y102        FDRE (Prop_fdre_C_Q)         0.379     3.340 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/IOB_TD_3/Q
                         net (fo=1, routed)           1.418     4.758    ETH_TXD_OBUF[3]
    K3                   OBUF (Prop_obuf_I_O)         3.310     8.068 r  ETH_TXD_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.068    ETH_TXD[3]
    K3                                                                r  ETH_TXD[3]
  -------------------------------------------------------------------    -------------------

                         (clock ETH_TX_CLK rise edge)
                                                     40.000    40.000 r  
                         clock pessimism              0.000    40.000    
                         clock uncertainty           -0.035    39.965    
                         output delay               -12.000    27.965    
  -------------------------------------------------------------------
                         required time                         27.965    
                         arrival time                          -8.068    
  -------------------------------------------------------------------
                         slack                                 19.896    

Slack (MET) :             36.086ns  (required time - arrival time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/memRdAddr_7/C
                            (rising edge-triggered cell FDCE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ETH_TX_CLK rise@40.000ns - ETH_TX_CLK rise@0.000ns)
  Data Path Delay:        3.254ns  (logic 0.589ns (18.103%)  route 2.665ns (81.897%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.181ns = ( 43.181 - 40.000 ) 
    Source Clock Delay      (SCD):    3.622ns
    Clock Pessimism Removal (CPR):    0.203ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.002ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_TX_CLK rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  ETH_TX_CLK
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         1.438     1.438 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         2.185     3.622    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X81Y125                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/memRdAddr_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y125        FDCE (Prop_fdce_C_Q)         0.379     4.001 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/memRdAddr_7/Q
                         net (fo=5, routed)           1.510     5.511    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/memRdAddr[7]
    SLICE_X80Y126        LUT6 (Prop_lut6_I4_O)        0.105     5.616 f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/memRdAddr[10]_GND_5_o_equal_77_o<10>/O
                         net (fo=3, routed)           0.780     6.395    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/memRdAddr[10]_GND_5_o_equal_77_o
    SLICE_X80Y128        LUT2 (Prop_lut2_I1_O)        0.105     6.500 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM_ENBWREN_cooolgate_en_gate_27/O
                         net (fo=1, routed)           0.375     6.876    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM_ENBWREN_cooolgate_en_sig_10
    RAMB18_X3Y51         RAMB18E1                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock ETH_TX_CLK rise edge)
                                                     40.000    40.000 r  
    N3                                                0.000    40.000 r  ETH_TX_CLK
                         net (fo=0)                   0.000    40.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         1.371    41.371 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         1.810    43.181    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    RAMB18_X3Y51                                                      r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/CLKBWRCLK
                         clock pessimism              0.203    43.385    
                         clock uncertainty           -0.035    43.349    
    RAMB18_X3Y51         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.387    42.962    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM
  -------------------------------------------------------------------
                         required time                         42.962    
                         arrival time                          -6.876    
  -------------------------------------------------------------------
                         slack                                 36.086    

Slack (MET) :             36.244ns  (required time - arrival time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/memRdAddr_7/C
                            (rising edge-triggered cell FDCE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ETH_TX_CLK rise@40.000ns - ETH_TX_CLK rise@0.000ns)
  Data Path Delay:        3.096ns  (logic 0.589ns (19.023%)  route 2.507ns (80.977%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.181ns = ( 43.181 - 40.000 ) 
    Source Clock Delay      (SCD):    3.622ns
    Clock Pessimism Removal (CPR):    0.203ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.002ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_TX_CLK rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  ETH_TX_CLK
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         1.438     1.438 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         2.185     3.622    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X81Y125                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/memRdAddr_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y125        FDCE (Prop_fdce_C_Q)         0.379     4.001 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/memRdAddr_7/Q
                         net (fo=5, routed)           1.510     5.511    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/memRdAddr[7]
    SLICE_X80Y126        LUT6 (Prop_lut6_I4_O)        0.105     5.616 f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/memRdAddr[10]_GND_5_o_equal_77_o<10>/O
                         net (fo=3, routed)           0.623     6.238    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/memRdAddr[10]_GND_5_o_equal_77_o
    SLICE_X81Y128        LUT2 (Prop_lut2_I1_O)        0.105     6.343 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM_ENBWREN_cooolgate_en_gate_25/O
                         net (fo=1, routed)           0.375     6.719    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM_ENBWREN_cooolgate_en_sig_9
    RAMB18_X3Y50         RAMB18E1                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock ETH_TX_CLK rise edge)
                                                     40.000    40.000 r  
    N3                                                0.000    40.000 r  ETH_TX_CLK
                         net (fo=0)                   0.000    40.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         1.371    41.371 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         1.810    43.181    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    RAMB18_X3Y50                                                      r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKBWRCLK
                         clock pessimism              0.203    43.385    
                         clock uncertainty           -0.035    43.349    
    RAMB18_X3Y50         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.387    42.962    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM
  -------------------------------------------------------------------
                         required time                         42.962    
                         arrival time                          -6.719    
  -------------------------------------------------------------------
                         slack                                 36.244    

Slack (MET) :             36.248ns  (required time - arrival time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/pauseEnb/C
                            (rising edge-triggered cell FDCE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/pasuseCntr_21/D
                            (rising edge-triggered cell FDCE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ETH_TX_CLK rise@40.000ns - ETH_TX_CLK rise@0.000ns)
  Data Path Delay:        3.693ns  (logic 1.789ns (48.445%)  route 1.904ns (51.555%))
  Logic Levels:           7  (CARRY4=6 LUT1=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.890ns = ( 42.890 - 40.000 ) 
    Source Clock Delay      (SCD):    3.249ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.002ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_TX_CLK rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  ETH_TX_CLK
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         1.438     1.438 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         1.811     3.249    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X86Y122                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/pauseEnb/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y122        FDCE (Prop_fdce_C_Q)         0.379     3.628 f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/pauseEnb/Q
                         net (fo=27, routed)          1.529     5.157    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/pauseEnb
    SLICE_X86Y116        LUT1 (Prop_lut1_I0_O)        0.110     5.267 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/pauseEnb_inv1_INV_0/O
                         net (fo=1, routed)           0.375     5.642    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/pauseEnb_inv
    SLICE_X89Y116        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.643     6.285 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.285    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy[3]
    SLICE_X89Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.383 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.383    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy[7]
    SLICE_X89Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.481 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.481    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy[11]
    SLICE_X89Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.579 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<12>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.579    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy[15]
    SLICE_X89Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.677 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<16>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.677    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy[19]
    SLICE_X89Y121        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     6.942 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<20>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     6.942    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr21
    SLICE_X89Y121        FDCE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/pasuseCntr_21/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_TX_CLK rise edge)
                                                     40.000    40.000 r  
    N3                                                0.000    40.000 r  ETH_TX_CLK
                         net (fo=0)                   0.000    40.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         1.371    41.371 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         1.518    42.890    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X89Y121                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/pasuseCntr_21/C
                         clock pessimism              0.277    43.167    
                         clock uncertainty           -0.035    43.131    
    SLICE_X89Y121        FDCE (Setup_fdce_C_D)        0.059    43.190    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/pasuseCntr_21
  -------------------------------------------------------------------
                         required time                         43.190    
                         arrival time                          -6.942    
  -------------------------------------------------------------------
                         slack                                 36.248    

Slack (MET) :             36.254ns  (required time - arrival time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/pauseEnb/C
                            (rising edge-triggered cell FDCE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/pasuseCntr_23/D
                            (rising edge-triggered cell FDCE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ETH_TX_CLK rise@40.000ns - ETH_TX_CLK rise@0.000ns)
  Data Path Delay:        3.687ns  (logic 1.783ns (48.361%)  route 1.904ns (51.639%))
  Logic Levels:           7  (CARRY4=6 LUT1=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.890ns = ( 42.890 - 40.000 ) 
    Source Clock Delay      (SCD):    3.249ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.002ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_TX_CLK rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  ETH_TX_CLK
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         1.438     1.438 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         1.811     3.249    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X86Y122                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/pauseEnb/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y122        FDCE (Prop_fdce_C_Q)         0.379     3.628 f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/pauseEnb/Q
                         net (fo=27, routed)          1.529     5.157    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/pauseEnb
    SLICE_X86Y116        LUT1 (Prop_lut1_I0_O)        0.110     5.267 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/pauseEnb_inv1_INV_0/O
                         net (fo=1, routed)           0.375     5.642    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/pauseEnb_inv
    SLICE_X89Y116        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.643     6.285 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.285    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy[3]
    SLICE_X89Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.383 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.383    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy[7]
    SLICE_X89Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.481 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.481    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy[11]
    SLICE_X89Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.579 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<12>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.579    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy[15]
    SLICE_X89Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.677 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<16>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.677    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy[19]
    SLICE_X89Y121        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.259     6.936 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<20>_CARRY4/O[3]
                         net (fo=1, routed)           0.000     6.936    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr23
    SLICE_X89Y121        FDCE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/pasuseCntr_23/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_TX_CLK rise edge)
                                                     40.000    40.000 r  
    N3                                                0.000    40.000 r  ETH_TX_CLK
                         net (fo=0)                   0.000    40.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         1.371    41.371 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         1.518    42.890    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X89Y121                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/pasuseCntr_23/C
                         clock pessimism              0.277    43.167    
                         clock uncertainty           -0.035    43.131    
    SLICE_X89Y121        FDCE (Setup_fdce_C_D)        0.059    43.190    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/pasuseCntr_23
  -------------------------------------------------------------------
                         required time                         43.190    
                         arrival time                          -6.936    
  -------------------------------------------------------------------
                         slack                                 36.254    

Slack (MET) :             36.310ns  (required time - arrival time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/pauseEnb/C
                            (rising edge-triggered cell FDCE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/pasuseCntr_13/D
                            (rising edge-triggered cell FDCE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ETH_TX_CLK rise@40.000ns - ETH_TX_CLK rise@0.000ns)
  Data Path Delay:        3.497ns  (logic 1.593ns (45.555%)  route 1.904ns (54.445%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.887ns = ( 42.887 - 40.000 ) 
    Source Clock Delay      (SCD):    3.249ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.002ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_TX_CLK rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  ETH_TX_CLK
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         1.438     1.438 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         1.811     3.249    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X86Y122                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/pauseEnb/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y122        FDCE (Prop_fdce_C_Q)         0.379     3.628 f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/pauseEnb/Q
                         net (fo=27, routed)          1.529     5.157    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/pauseEnb
    SLICE_X86Y116        LUT1 (Prop_lut1_I0_O)        0.110     5.267 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/pauseEnb_inv1_INV_0/O
                         net (fo=1, routed)           0.375     5.642    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/pauseEnb_inv
    SLICE_X89Y116        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.643     6.285 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.285    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy[3]
    SLICE_X89Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.383 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.383    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy[7]
    SLICE_X89Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.481 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.481    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy[11]
    SLICE_X89Y119        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     6.746 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<12>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     6.746    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr13
    SLICE_X89Y119        FDCE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/pasuseCntr_13/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_TX_CLK rise edge)
                                                     40.000    40.000 r  
    N3                                                0.000    40.000 r  ETH_TX_CLK
                         net (fo=0)                   0.000    40.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         1.371    41.371 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         1.515    42.887    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X89Y119                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/pasuseCntr_13/C
                         clock pessimism              0.145    43.032    
                         clock uncertainty           -0.035    42.997    
    SLICE_X89Y119        FDCE (Setup_fdce_C_D)        0.059    43.056    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/pasuseCntr_13
  -------------------------------------------------------------------
                         required time                         43.056    
                         arrival time                          -6.746    
  -------------------------------------------------------------------
                         slack                                 36.310    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13/C
                            (rising edge-triggered cell FDRE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/pasuseCntr_19/D
                            (rising edge-triggered cell FDCE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ETH_TX_CLK rise@0.000ns - ETH_TX_CLK rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.249ns (45.693%)  route 0.296ns (54.307%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.627ns
    Source Clock Delay      (SCD):    1.076ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_TX_CLK rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  ETH_TX_CLK
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         0.274     0.274 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         0.802     1.076    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X87Y121                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y121        FDRE (Prop_fdre_C_Q)         0.141     1.217 f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13/Q
                         net (fo=1, routed)           0.296     1.513    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/irMacPauseTime[13]
    SLICE_X89Y120        LUT3 (Prop_lut3_I1_O)        0.045     1.558 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_lut<19>/O
                         net (fo=1, routed)           0.000     1.558    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_lut[19]
    SLICE_X89Y120        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.621 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<16>_CARRY4/O[3]
                         net (fo=1, routed)           0.000     1.621    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr19
    SLICE_X89Y120        FDCE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/pasuseCntr_19/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_TX_CLK rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  ETH_TX_CLK
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         0.462     0.462 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         1.165     1.627    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X89Y120                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/pasuseCntr_19/C
                         clock pessimism             -0.219     1.408    
    SLICE_X89Y120        FDCE (Hold_fdce_C_D)         0.105     1.513    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/pasuseCntr_19
  -------------------------------------------------------------------
                         required time                         -1.513    
                         arrival time                           1.621    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11/C
                            (rising edge-triggered cell FDRE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/pasuseCntr_17/D
                            (rising edge-triggered cell FDCE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ETH_TX_CLK rise@0.000ns - ETH_TX_CLK rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.251ns (45.754%)  route 0.298ns (54.246%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.627ns
    Source Clock Delay      (SCD):    1.076ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_TX_CLK rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  ETH_TX_CLK
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         0.274     0.274 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         0.802     1.076    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X87Y121                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y121        FDRE (Prop_fdre_C_Q)         0.141     1.217 f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11/Q
                         net (fo=1, routed)           0.298     1.515    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/irMacPauseTime[11]
    SLICE_X89Y120        LUT3 (Prop_lut3_I1_O)        0.045     1.560 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_lut<17>/O
                         net (fo=1, routed)           0.000     1.560    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_lut[17]
    SLICE_X89Y120        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.625 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<16>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     1.625    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr17
    SLICE_X89Y120        FDCE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/pasuseCntr_17/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_TX_CLK rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  ETH_TX_CLK
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         0.462     0.462 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         1.165     1.627    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X89Y120                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/pasuseCntr_17/C
                         clock pessimism             -0.219     1.408    
    SLICE_X89Y120        FDCE (Hold_fdce_C_D)         0.105     1.513    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/pasuseCntr_17
  -------------------------------------------------------------------
                         required time                         -1.513    
                         arrival time                           1.625    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_8/C
                            (rising edge-triggered cell FDRE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/lastWrAddr_8/D
                            (rising edge-triggered cell FDRE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ETH_TX_CLK rise@0.000ns - ETH_TX_CLK rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.471%)  route 0.162ns (46.529%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.632ns
    Source Clock Delay      (SCD):    1.247ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_TX_CLK rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  ETH_TX_CLK
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         0.274     0.274 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         0.973     1.247    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X89Y126                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y126        FDRE (Prop_fdre_C_Q)         0.141     1.388 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_8/Q
                         net (fo=1, routed)           0.162     1.550    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr[8]
    SLICE_X82Y127        LUT3 (Prop_lut3_I2_O)        0.045     1.595 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/Mmux_rsmpBank0LastWrAddr[10]_rsmpBank1LastWrAddr[10]_mux_62_OUT101/O
                         net (fo=1, routed)           0.000     1.595    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr[10]_rsmpBank1LastWrAddr[10]_mux_62_OUT[8]
    SLICE_X82Y127        FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/lastWrAddr_8/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_TX_CLK rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  ETH_TX_CLK
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         0.462     0.462 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         1.170     1.632    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X82Y127                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/lastWrAddr_8/C
                         clock pessimism             -0.272     1.360    
    SLICE_X82Y127        FDRE (Hold_fdre_C_D)         0.092     1.452    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/lastWrAddr_8
  -------------------------------------------------------------------
                         required time                         -1.452    
                         arrival time                           1.595    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/lastWrAddr_9/C
                            (rising edge-triggered cell FDRE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/runtDet/D
                            (rising edge-triggered cell FDRE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ETH_TX_CLK rise@0.000ns - ETH_TX_CLK rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.197%)  route 0.164ns (46.803%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.649ns
    Source Clock Delay      (SCD):    1.263ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_TX_CLK rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  ETH_TX_CLK
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         0.274     0.274 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         0.989     1.263    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X82Y127                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/lastWrAddr_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y127        FDRE (Prop_fdre_C_Q)         0.141     1.404 f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/lastWrAddr_9/Q
                         net (fo=2, routed)           0.164     1.567    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/lastWrAddr[9]
    SLICE_X82Y125        LUT6 (Prop_lut6_I1_O)        0.045     1.612 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/lastWrAddr[10]_GND_5_o_LessThan_66_o12/O
                         net (fo=1, routed)           0.000     1.612    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/lastWrAddr[10]_GND_5_o_LessThan_66_o
    SLICE_X82Y125        FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/runtDet/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_TX_CLK rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  ETH_TX_CLK
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         0.462     0.462 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         1.186     1.649    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X82Y125                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/runtDet/C
                         clock pessimism             -0.272     1.377    
    SLICE_X82Y125        FDRE (Hold_fdre_C_D)         0.092     1.469    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/runtDet
  -------------------------------------------------------------------
                         required time                         -1.469    
                         arrival time                           1.612    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/memRdAddr_3/C
                            (rising edge-triggered cell FDCE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ETH_TX_CLK rise@0.000ns - ETH_TX_CLK rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.141ns (27.127%)  route 0.379ns (72.873%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.837ns
    Source Clock Delay      (SCD):    1.387ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_TX_CLK rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  ETH_TX_CLK
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         0.274     0.274 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         1.113     1.387    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X81Y124                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/memRdAddr_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y124        FDCE (Prop_fdce_C_Q)         0.141     1.528 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/memRdAddr_3/Q
                         net (fo=5, routed)           0.379     1.907    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/memRdAddr[3]
    RAMB18_X3Y50         RAMB18E1                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock ETH_TX_CLK rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  ETH_TX_CLK
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         0.462     0.462 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         1.374     1.837    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    RAMB18_X3Y50                                                      r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKBWRCLK
                         clock pessimism             -0.272     1.565    
    RAMB18_X3Y50         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     1.748    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM
  -------------------------------------------------------------------
                         required time                         -1.748    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/memRdAddr_3/C
                            (rising edge-triggered cell FDCE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ETH_TX_CLK rise@0.000ns - ETH_TX_CLK rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.141ns (27.127%)  route 0.379ns (72.873%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.837ns
    Source Clock Delay      (SCD):    1.387ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_TX_CLK rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  ETH_TX_CLK
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         0.274     0.274 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         1.113     1.387    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X81Y124                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/memRdAddr_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y124        FDCE (Prop_fdce_C_Q)         0.141     1.528 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/memRdAddr_3/Q
                         net (fo=5, routed)           0.379     1.907    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/memRdAddr[3]
    RAMB18_X3Y51         RAMB18E1                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock ETH_TX_CLK rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  ETH_TX_CLK
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         0.462     0.462 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         1.374     1.837    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    RAMB18_X3Y51                                                      r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/CLKBWRCLK
                         clock pessimism             -0.272     1.565    
    RAMB18_X3Y51         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     1.748    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM
  -------------------------------------------------------------------
                         required time                         -1.748    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/fcsCal_23/C
                            (rising edge-triggered cell FDCE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/fcsCal_31/D
                            (rising edge-triggered cell FDCE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ETH_TX_CLK rise@0.000ns - ETH_TX_CLK rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.654%)  route 0.231ns (55.346%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.135ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.628ns
    Source Clock Delay      (SCD):    1.221ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_TX_CLK rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  ETH_TX_CLK
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         0.274     0.274 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         0.946     1.221    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X85Y126                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/fcsCal_23/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y126        FDCE (Prop_fdce_C_Q)         0.141     1.362 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/fcsCal_23/Q
                         net (fo=2, routed)           0.231     1.592    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/fcsCal[23]
    SLICE_X84Y125        LUT4 (Prop_lut4_I1_O)        0.045     1.637 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/Mmux_n0476251/O
                         net (fo=1, routed)           0.000     1.637    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/n0476[31]
    SLICE_X84Y125        FDCE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/fcsCal_31/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_TX_CLK rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  ETH_TX_CLK
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         0.462     0.462 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         1.165     1.628    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X84Y125                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/fcsCal_31/C
                         clock pessimism             -0.272     1.356    
    SLICE_X84Y125        FDCE (Hold_fdce_C_D)         0.121     1.477    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/fcsCal_31
  -------------------------------------------------------------------
                         required time                         -1.477    
                         arrival time                           1.637    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/fcsCal_13/C
                            (rising edge-triggered cell FDCE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/fcsCal_21/D
                            (rising edge-triggered cell FDCE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ETH_TX_CLK rise@0.000ns - ETH_TX_CLK rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.186ns (59.336%)  route 0.127ns (40.664%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.628ns
    Source Clock Delay      (SCD):    1.326ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_TX_CLK rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  ETH_TX_CLK
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         0.274     0.274 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         1.052     1.326    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X86Y125                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/fcsCal_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y125        FDCE (Prop_fdce_C_Q)         0.141     1.467 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/fcsCal_13/Q
                         net (fo=2, routed)           0.127     1.594    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/fcsCal[13]
    SLICE_X84Y125        LUT4 (Prop_lut4_I1_O)        0.045     1.639 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/Mmux_n0476141/O
                         net (fo=1, routed)           0.000     1.639    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/n0476[21]
    SLICE_X84Y125        FDCE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/fcsCal_21/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_TX_CLK rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  ETH_TX_CLK
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         0.462     0.462 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         1.165     1.628    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X84Y125                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/fcsCal_21/C
                         clock pessimism             -0.272     1.356    
    SLICE_X84Y125        FDCE (Hold_fdce_C_D)         0.120     1.476    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/fcsCal_21
  -------------------------------------------------------------------
                         required time                         -1.476    
                         arrival time                           1.639    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/orData_7/C
                            (rising edge-triggered cell FDRE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/memWd_7/D
                            (rising edge-triggered cell FDRE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ETH_TX_CLK rise@0.000ns - ETH_TX_CLK rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.523%)  route 0.216ns (60.477%))
  Logic Levels:           0  
  Clock Path Skew:        0.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.622ns
    Source Clock Delay      (SCD):    1.234ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_TX_CLK rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  ETH_TX_CLK
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         0.274     0.274 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         0.960     1.234    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X87Y124                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/orData_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y124        FDRE (Prop_fdre_C_Q)         0.141     1.375 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/orData_7/Q
                         net (fo=1, routed)           0.216     1.591    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/orData[7]
    SLICE_X82Y123        FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/memWd_7/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_TX_CLK rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  ETH_TX_CLK
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         0.462     0.462 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         1.160     1.622    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X82Y123                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/memWd_7/C
                         clock pessimism             -0.272     1.350    
    SLICE_X82Y123        FDRE (Hold_fdre_C_D)         0.076     1.426    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/memWd_7
  -------------------------------------------------------------------
                         required time                         -1.426    
                         arrival time                           1.591    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16/C
                            (rising edge-triggered cell FDRE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/pasuseCntr_22/D
                            (rising edge-triggered cell FDCE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ETH_TX_CLK rise@0.000ns - ETH_TX_CLK rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.293ns (58.747%)  route 0.206ns (41.253%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.226ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.521ns
    Source Clock Delay      (SCD):    1.076ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_TX_CLK rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  ETH_TX_CLK
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         0.274     0.274 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         0.802     1.076    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X87Y121                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y121        FDRE (Prop_fdre_C_Q)         0.128     1.204 f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16/Q
                         net (fo=1, routed)           0.206     1.410    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/irMacPauseTime[16]
    SLICE_X89Y121        LUT3 (Prop_lut3_I1_O)        0.099     1.509 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_lut<22>/O
                         net (fo=1, routed)           0.000     1.509    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_lut[22]
    SLICE_X89Y121        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.575 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<20>_CARRY4/O[2]
                         net (fo=1, routed)           0.000     1.575    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr22
    SLICE_X89Y121        FDCE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/pasuseCntr_22/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_TX_CLK rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  ETH_TX_CLK
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         0.462     0.462 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         1.059     1.521    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X89Y121                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/pasuseCntr_22/C
                         clock pessimism             -0.219     1.302    
    SLICE_X89Y121        FDCE (Hold_fdce_C_D)         0.105     1.407    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/pasuseCntr_22
  -------------------------------------------------------------------
                         required time                         -1.407    
                         arrival time                           1.575    
  -------------------------------------------------------------------
                         slack                                  0.167    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ETH_TX_CLK
Waveform:           { 0 20 }
Period:             40.000
Sources:            { ETH_TX_CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack   Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472     40.000  37.528  RAMB18_X3Y48   WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170     40.000  37.830  RAMB18_X3Y50   WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170     40.000  37.830  RAMB18_X3Y51   WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170     40.000  37.830  RAMB18_X3Y48   WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKBWRCLK
Min Period        n/a     FDSE/C              n/a            1.000     40.000  39.000  SLICE_X83Y124  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_0/C
Min Period        n/a     FDSE/C              n/a            1.000     40.000  39.000  SLICE_X83Y124  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_1/C
Min Period        n/a     FDRE/C              n/a            1.000     40.000  39.000  SLICE_X80Y125  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_10/C
Min Period        n/a     FDRE/C              n/a            1.000     40.000  39.000  SLICE_X83Y124  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_2/C
Min Period        n/a     FDRE/C              n/a            1.000     40.000  39.000  SLICE_X83Y124  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_3/C
Min Period        n/a     FDRE/C              n/a            1.000     40.000  39.000  SLICE_X83Y124  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_4/C
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854     20.000  19.146  SLICE_X80Y122  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854     20.000  19.146  SLICE_X80Y122  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
Low Pulse Width   Slow    FDCE/C              n/a            0.500     20.000  19.500  SLICE_X84Y125  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/fcsCal_21/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500     20.000  19.500  SLICE_X84Y125  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/fcsCal_29/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500     20.000  19.500  SLICE_X84Y125  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/fcsCal_31/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500     20.000  19.500  SLICE_X84Y125  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/fcsCal_7/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500     20.000  19.500  SLICE_X79Y128  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500     20.000  19.500  SLICE_X80Y126  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/irMemRdReq_1/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500     20.000  19.500  SLICE_X80Y126  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/lastRd/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500     20.000  19.500  SLICE_X85Y124  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/lastWrAddr_1/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854     20.000  19.146  SLICE_X80Y122  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854     20.000  19.146  SLICE_X80Y122  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
High Pulse Width  Fast    FDSE/C              n/a            0.500     20.000  19.500  SLICE_X83Y124  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_0/C
High Pulse Width  Fast    FDSE/C              n/a            0.500     20.000  19.500  SLICE_X83Y124  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_1/C
High Pulse Width  Fast    FDRE/C              n/a            0.500     20.000  19.500  SLICE_X83Y124  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_2/C
High Pulse Width  Fast    FDRE/C              n/a            0.500     20.000  19.500  SLICE_X83Y124  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_3/C
High Pulse Width  Fast    FDRE/C              n/a            0.500     20.000  19.500  SLICE_X83Y124  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_4/C
High Pulse Width  Fast    FDSE/C              n/a            0.500     20.000  19.500  SLICE_X83Y124  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_6/C
High Pulse Width  Fast    FDRE/C              n/a            0.500     20.000  19.500  SLICE_X83Y124  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_8/C
High Pulse Width  Slow    FDRE/C              n/a            0.500     20.000  19.500  SLICE_X86Y123  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/irCntEmpty/C



---------------------------------------------------------------------------------------------------
From Clock:  EXTCLK50M
  To Clock:  EXTCLK50M

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         EXTCLK50M
Waveform:           { 0 10 }
Period:             20.000
Sources:            { EXTCLK50M }

Check Type        Corner  Lib Pin            Reference Pin  Required  Actual  Slack   Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249     20.000  18.751  MMCME2_ADV_X0Y3  ClockManager_0/MMCM_0/MMCM_0/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000   20.000  80.000  MMCME2_ADV_X0Y3  ClockManager_0/MMCM_0/MMCM_0/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000     10.000  7.000   MMCME2_ADV_X0Y3  ClockManager_0/MMCM_0/MMCM_0/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000     10.000  7.000   MMCME2_ADV_X0Y3  ClockManager_0/MMCM_0/MMCM_0/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000     10.000  7.000   MMCME2_ADV_X0Y3  ClockManager_0/MMCM_0/MMCM_0/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000     10.000  7.000   MMCME2_ADV_X0Y3  ClockManager_0/MMCM_0/MMCM_0/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLKIN1
  To Clock:  CLKIN1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       15.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKIN1
Waveform:           { 0 20 }
Period:             40.000
Sources:            { ClockManager_0/MMCM_0/MMCM_0/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249     40.000  38.751   MMCME2_ADV_X0Y3  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
Min Period        n/a     MMCME2_ADV/CLKIN1   n/a            1.249     40.000  38.751   MMCME2_ADV_X0Y2  ClockManager_0/MMCM_0/MMCM_1/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000   40.000  60.000   MMCME2_ADV_X0Y2  ClockManager_0/MMCM_0/MMCM_1/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360   40.000  173.360  MMCME2_ADV_X0Y3  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            5.000     20.000  15.000   MMCME2_ADV_X0Y2  ClockManager_0/MMCM_0/MMCM_1/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            5.000     20.000  15.000   MMCME2_ADV_X0Y2  ClockManager_0/MMCM_0/MMCM_1/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            5.000     20.000  15.000   MMCME2_ADV_X0Y2  ClockManager_0/MMCM_0/MMCM_1/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            5.000     20.000  15.000   MMCME2_ADV_X0Y2  ClockManager_0/MMCM_0/MMCM_1/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       38.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform:           { 0 20 }
Period:             40.000
Sources:            { ClockManager_0/MMCM_0/MMCM_1/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249     40.000  38.751   MMCME2_ADV_X0Y2  ClockManager_0/MMCM_0/MMCM_1/CLKFBIN
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249     40.000  38.751   MMCME2_ADV_X0Y2  ClockManager_0/MMCM_0/MMCM_1/CLKFBOUT
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000   40.000  60.000   MMCME2_ADV_X0Y2  ClockManager_0/MMCM_0/MMCM_1/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360   40.000  173.360  MMCME2_ADV_X0Y2  ClockManager_0/MMCM_0/MMCM_1/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  CLK_25M
  To Clock:  CLK_25M

Setup :            0  Failing Endpoints,  Worst Slack       19.214ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.214ns  (required time - arrival time)
  Source:                 ResetManager_0/PulseExtender_TcpOpenAck/DOUT_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ResetManager_0/DelayedTcpOpenAckBothEdge_reg/D
                            (falling edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_25M fall@20.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.379ns (57.839%)  route 0.276ns (42.161%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.233ns = ( 19.767 - 20.000 ) 
    Source Clock Delay      (SCD):    0.250ns
    Clock Pessimism Removal (CPR):    0.440ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.059ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4868, routed)        1.458     0.250    ResetManager_0/PulseExtender_TcpOpenAck/SCK_DAC_OBUF
    SLICE_X4Y54                                                       r  ResetManager_0/PulseExtender_TcpOpenAck/DOUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y54          FDCE (Prop_fdce_C_Q)         0.379     0.629 r  ResetManager_0/PulseExtender_TcpOpenAck/DOUT_reg/Q
                         net (fo=1, routed)           0.276     0.905    ResetManager_0/DOUT
    SLICE_X0Y54          FDCE                                         r  ResetManager_0/DelayedTcpOpenAckBothEdge_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M fall edge)   20.000    20.000 f  
    D18                                               0.000    20.000 f  EXTCLK50M
                         net (fo=0)                   0.000    20.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 f  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    22.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    16.037 f  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858    16.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    16.968 f  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.373    18.341    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.077    18.418 f  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4868, routed)        1.349    19.767    ResetManager_0/Clk_N
    SLICE_X0Y54                                                       r  ResetManager_0/DelayedTcpOpenAckBothEdge_reg/C  (IS_INVERTED)
                         clock pessimism              0.440    20.208    
                         clock uncertainty           -0.046    20.162    
    SLICE_X0Y54          FDCE (Setup_fdce_C_D)       -0.043    20.119    ResetManager_0/DelayedTcpOpenAckBothEdge_reg
  -------------------------------------------------------------------
                         required time                         20.119    
                         arrival time                          -0.905    
  -------------------------------------------------------------------
                         slack                                 19.214    

Slack (MET) :             30.840ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_EventBuffer_Trailing/DualPortRam_0/RamData_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MHTDC_0/MHTDC_EventBuffer_Trailing/DualPortRam_0/RamData_reg_1/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25M rise@40.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        8.727ns  (logic 2.900ns (33.231%)  route 5.827ns (66.769%))
  Logic Levels:           4  (LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.223ns = ( 39.777 - 40.000 ) 
    Source Clock Delay      (SCD):    0.260ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.059ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4868, routed)        1.468     0.260    MHTDC_0/MHTDC_EventBuffer_Trailing/DualPortRam_0/SCK_DAC_OBUF
    RAMB18_X2Y42                                                      r  MHTDC_0/MHTDC_EventBuffer_Trailing/DualPortRam_0/RamData_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y42         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.125     2.385 f  MHTDC_0/MHTDC_EventBuffer_Trailing/DualPortRam_0/RamData_reg_1/DOBDO[1]
                         net (fo=1, routed)           0.950     3.335    MHTDC_0/MHTDC_EventBuffer_Trailing/DOUT1_in[19]
    SLICE_X72Y108        LUT3 (Prop_lut3_I1_O)        0.115     3.450 f  MHTDC_0/MHTDC_EventBuffer_Trailing/DOUT[19]_i_3/O
                         net (fo=2, routed)           1.565     5.015    MHTDC_0/MHTDC_EventBuffer_Trailing/DualPortRam_1/O2[2]
    SLICE_X51Y120        LUT3 (Prop_lut3_I0_O)        0.288     5.303 f  MHTDC_0/MHTDC_EventBuffer_Trailing/DualPortRam_1/DOUT[19]_i_2__0/O
                         net (fo=2, routed)           1.048     6.351    GlobalGatherer_0/TDC_Gatherer_0/I5[19]
    SLICE_X40Y120        LUT6 (Prop_lut6_I3_O)        0.267     6.618 r  GlobalGatherer_0/TDC_Gatherer_0/FSM_sequential_CurrentState[1]_i_1__2/O
                         net (fo=7, routed)           1.678     8.296    MHTDC_0/MHTDC_EventBuffer_Trailing/DualPortRam_0/pwropt
    SLICE_X69Y109        LUT2 (Prop_lut2_I1_O)        0.105     8.401 r  MHTDC_0/MHTDC_EventBuffer_Trailing/DualPortRam_0/RamData_reg_1_ENBWREN_cooolgate_en_gate_21/O
                         net (fo=1, routed)           0.586     8.986    MHTDC_0/MHTDC_EventBuffer_Trailing/DualPortRam_0/RamData_reg_1_ENBWREN_cooolgate_en_sig_7
    RAMB18_X2Y42         RAMB18E1                                     r  MHTDC_0/MHTDC_EventBuffer_Trailing/DualPortRam_0/RamData_reg_1/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)   40.000    40.000 r  
    D18                                               0.000    40.000 r  EXTCLK50M
                         net (fo=0)                   0.000    40.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    41.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    42.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    36.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858    36.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    36.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.373    38.341    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.077    38.418 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4868, routed)        1.359    39.777    MHTDC_0/MHTDC_EventBuffer_Trailing/DualPortRam_0/SCK_DAC_OBUF
    RAMB18_X2Y42                                                      r  MHTDC_0/MHTDC_EventBuffer_Trailing/DualPortRam_0/RamData_reg_1/CLKBWRCLK
                         clock pessimism              0.483    40.260    
                         clock uncertainty           -0.046    40.214    
    RAMB18_X2Y42         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.387    39.827    MHTDC_0/MHTDC_EventBuffer_Trailing/DualPortRam_0/RamData_reg_1
  -------------------------------------------------------------------
                         required time                         39.827    
                         arrival time                          -8.986    
  -------------------------------------------------------------------
                         slack                                 30.840    

Slack (MET) :             30.861ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_EventBuffer_Trailing/DualPortRam_0/RamData_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GlobalGatherer_0/Header_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25M rise@40.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        8.930ns  (logic 4.027ns (45.097%)  route 4.903ns (54.903%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=1 LUT5=3)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.342ns = ( 39.658 - 40.000 ) 
    Source Clock Delay      (SCD):    0.261ns
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.059ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4868, routed)        1.469     0.261    MHTDC_0/MHTDC_EventBuffer_Trailing/DualPortRam_0/SCK_DAC_OBUF
    RAMB36_X2Y20                                                      r  MHTDC_0/MHTDC_EventBuffer_Trailing/DualPortRam_0/RamData_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y20         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      2.125     2.386 r  MHTDC_0/MHTDC_EventBuffer_Trailing/DualPortRam_0/RamData_reg_0/DOBDO[6]
                         net (fo=1, routed)           1.105     3.491    MHTDC_0/MHTDC_EventBuffer_Trailing/DOUT1_in[6]
    SLICE_X73Y112        LUT3 (Prop_lut3_I1_O)        0.126     3.617 r  MHTDC_0/MHTDC_EventBuffer_Trailing/DOUT[6]_i_2/O
                         net (fo=3, routed)           1.719     5.335    GlobalGatherer_0/TDC_DIN_T[3]
    SLICE_X47Y119        LUT5 (Prop_lut5_I3_O)        0.275     5.610 r  GlobalGatherer_0/Header[11]_i_36/O
                         net (fo=2, routed)           0.534     6.145    GlobalGatherer_0/n_0_Header[11]_i_36
    SLICE_X45Y119        LUT5 (Prop_lut5_I0_O)        0.105     6.250 r  GlobalGatherer_0/Header[11]_i_40/O
                         net (fo=1, routed)           0.000     6.250    GlobalGatherer_0/n_0_Header[11]_i_40
    SLICE_X45Y119        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     6.582 r  GlobalGatherer_0/Header_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.582    MHTDC_0/MHTDC_EventBuffer_Trailing/DualPortRam_1/CO[0]
    SLICE_X45Y120        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     6.762 r  MHTDC_0/MHTDC_EventBuffer_Trailing/DualPortRam_1/Header_reg[11]_i_10/O[0]
                         net (fo=2, routed)           0.889     7.651    MHTDC_0/MHTDC_EventBuffer_Leading/DualPortRam_1/O[0]
    SLICE_X43Y122        LUT4 (Prop_lut4_I3_O)        0.249     7.900 r  MHTDC_0/MHTDC_EventBuffer_Leading/DualPortRam_1/Header[11]_i_3/O
                         net (fo=2, routed)           0.655     8.555    MHTDC_0/MHTDC_EventBuffer_Leading/DualPortRam_1/n_0_Header[11]_i_3
    SLICE_X43Y121        LUT5 (Prop_lut5_I4_O)        0.105     8.660 r  MHTDC_0/MHTDC_EventBuffer_Leading/DualPortRam_1/Header[11]_i_7/O
                         net (fo=1, routed)           0.000     8.660    MHTDC_0/MHTDC_EventBuffer_Leading/DualPortRam_1/n_0_Header[11]_i_7
    SLICE_X43Y121        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.530     9.190 r  MHTDC_0/MHTDC_EventBuffer_Leading/DualPortRam_1/Header_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.190    GlobalGatherer_0/D[7]
    SLICE_X43Y121        FDCE                                         r  GlobalGatherer_0/Header_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)   40.000    40.000 r  
    D18                                               0.000    40.000 r  EXTCLK50M
                         net (fo=0)                   0.000    40.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    41.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    42.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    36.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858    36.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    36.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.373    38.341    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.077    38.418 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4868, routed)        1.240    39.658    GlobalGatherer_0/SCK_DAC_OBUF
    SLICE_X43Y121                                                     r  GlobalGatherer_0/Header_reg[11]/C
                         clock pessimism              0.379    40.038    
                         clock uncertainty           -0.046    39.992    
    SLICE_X43Y121        FDCE (Setup_fdce_C_D)        0.059    40.051    GlobalGatherer_0/Header_reg[11]
  -------------------------------------------------------------------
                         required time                         40.051    
                         arrival time                          -9.190    
  -------------------------------------------------------------------
                         slack                                 30.861    

Slack (MET) :             30.869ns  (required time - arrival time)
  Source:                 ADC_0/ADC_EventBuffer_LG2/DualPortRam_0/RamData_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GlobalGatherer_0/Header_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25M rise@40.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        9.009ns  (logic 4.153ns (46.097%)  route 4.856ns (53.903%))
  Logic Levels:           9  (CARRY4=4 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.342ns = ( 39.658 - 40.000 ) 
    Source Clock Delay      (SCD):    0.173ns
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.059ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4868, routed)        1.381     0.173    ADC_0/ADC_EventBuffer_LG2/DualPortRam_0/SCK_DAC_OBUF
    RAMB18_X1Y48                                                      r  ADC_0/ADC_EventBuffer_LG2/DualPortRam_0/RamData_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y48         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.125     2.298 r  ADC_0/ADC_EventBuffer_LG2/DualPortRam_0/RamData_reg/DOADO[0]
                         net (fo=2, routed)           1.452     3.750    ADC_0/ADC_EventBuffer_LG2/DualPortRam_0/DOUT1_in[0]
    SLICE_X47Y122        LUT4 (Prop_lut4_I0_O)        0.105     3.855 r  ADC_0/ADC_EventBuffer_LG2/DualPortRam_0/Header[7]_i_30/O
                         net (fo=2, routed)           1.257     5.111    ADC_0/ADC_EventBuffer_LG1/DualPortRam_1/I5
    SLICE_X33Y124        LUT6 (Prop_lut6_I0_O)        0.105     5.216 r  ADC_0/ADC_EventBuffer_LG1/DualPortRam_1/Header[7]_i_14/O
                         net (fo=2, routed)           0.355     5.571    ADC_0/ADC_EventBuffer_LG1/DualPortRam_1/n_0_Header[7]_i_14
    SLICE_X35Y124        LUT5 (Prop_lut5_I2_O)        0.105     5.676 r  ADC_0/ADC_EventBuffer_LG1/DualPortRam_1/Header[7]_i_17/O
                         net (fo=1, routed)           0.000     5.676    ADC_0/ADC_EventBuffer_LG1/DualPortRam_1/n_0_Header[7]_i_17
    SLICE_X35Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.133 r  ADC_0/ADC_EventBuffer_LG1/DualPortRam_1/Header_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.008     6.141    ADC_0/ADC_EventBuffer_LG1/DualPortRam_1/n_0_Header_reg[7]_i_10
    SLICE_X35Y125        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     6.321 r  ADC_0/ADC_EventBuffer_LG1/DualPortRam_1/Header_reg[11]_i_11/O[0]
                         net (fo=2, routed)           0.911     7.232    GlobalGatherer_0/I16[0]
    SLICE_X44Y119        LUT4 (Prop_lut4_I2_O)        0.249     7.481 r  GlobalGatherer_0/Header[7]_i_4/O
                         net (fo=2, routed)           0.874     8.355    GlobalGatherer_0/n_0_Header[7]_i_4
    SLICE_X43Y120        LUT5 (Prop_lut5_I4_O)        0.105     8.460 r  GlobalGatherer_0/Header[7]_i_8/O
                         net (fo=1, routed)           0.000     8.460    GlobalGatherer_0/n_0_Header[7]_i_8
    SLICE_X43Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.917 r  GlobalGatherer_0/Header_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.917    MHTDC_0/MHTDC_EventBuffer_Leading/DualPortRam_1/O5[0]
    SLICE_X43Y121        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.182 r  MHTDC_0/MHTDC_EventBuffer_Leading/DualPortRam_1/Header_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.182    GlobalGatherer_0/D[5]
    SLICE_X43Y121        FDCE                                         r  GlobalGatherer_0/Header_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)   40.000    40.000 r  
    D18                                               0.000    40.000 r  EXTCLK50M
                         net (fo=0)                   0.000    40.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    41.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    42.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    36.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858    36.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    36.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.373    38.341    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.077    38.418 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4868, routed)        1.240    39.658    GlobalGatherer_0/SCK_DAC_OBUF
    SLICE_X43Y121                                                     r  GlobalGatherer_0/Header_reg[9]/C
                         clock pessimism              0.379    40.038    
                         clock uncertainty           -0.046    39.992    
    SLICE_X43Y121        FDCE (Setup_fdce_C_D)        0.059    40.051    GlobalGatherer_0/Header_reg[9]
  -------------------------------------------------------------------
                         required time                         40.051    
                         arrival time                          -9.182    
  -------------------------------------------------------------------
                         slack                                 30.869    

Slack (MET) :             30.910ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_EventBuffer_Trailing/DualPortRam_0/RamData_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GlobalGatherer_0/Header_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25M rise@40.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        8.881ns  (logic 3.978ns (44.794%)  route 4.903ns (55.206%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=1 LUT5=3)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.342ns = ( 39.658 - 40.000 ) 
    Source Clock Delay      (SCD):    0.261ns
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.059ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4868, routed)        1.469     0.261    MHTDC_0/MHTDC_EventBuffer_Trailing/DualPortRam_0/SCK_DAC_OBUF
    RAMB36_X2Y20                                                      r  MHTDC_0/MHTDC_EventBuffer_Trailing/DualPortRam_0/RamData_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y20         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      2.125     2.386 r  MHTDC_0/MHTDC_EventBuffer_Trailing/DualPortRam_0/RamData_reg_0/DOBDO[6]
                         net (fo=1, routed)           1.105     3.491    MHTDC_0/MHTDC_EventBuffer_Trailing/DOUT1_in[6]
    SLICE_X73Y112        LUT3 (Prop_lut3_I1_O)        0.126     3.617 r  MHTDC_0/MHTDC_EventBuffer_Trailing/DOUT[6]_i_2/O
                         net (fo=3, routed)           1.719     5.335    GlobalGatherer_0/TDC_DIN_T[3]
    SLICE_X47Y119        LUT5 (Prop_lut5_I3_O)        0.275     5.610 r  GlobalGatherer_0/Header[11]_i_36/O
                         net (fo=2, routed)           0.534     6.145    GlobalGatherer_0/n_0_Header[11]_i_36
    SLICE_X45Y119        LUT5 (Prop_lut5_I0_O)        0.105     6.250 r  GlobalGatherer_0/Header[11]_i_40/O
                         net (fo=1, routed)           0.000     6.250    GlobalGatherer_0/n_0_Header[11]_i_40
    SLICE_X45Y119        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     6.582 r  GlobalGatherer_0/Header_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.582    MHTDC_0/MHTDC_EventBuffer_Trailing/DualPortRam_1/CO[0]
    SLICE_X45Y120        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     6.762 r  MHTDC_0/MHTDC_EventBuffer_Trailing/DualPortRam_1/Header_reg[11]_i_10/O[0]
                         net (fo=2, routed)           0.889     7.651    MHTDC_0/MHTDC_EventBuffer_Leading/DualPortRam_1/O[0]
    SLICE_X43Y122        LUT4 (Prop_lut4_I3_O)        0.249     7.900 r  MHTDC_0/MHTDC_EventBuffer_Leading/DualPortRam_1/Header[11]_i_3/O
                         net (fo=2, routed)           0.655     8.555    MHTDC_0/MHTDC_EventBuffer_Leading/DualPortRam_1/n_0_Header[11]_i_3
    SLICE_X43Y121        LUT5 (Prop_lut5_I4_O)        0.105     8.660 r  MHTDC_0/MHTDC_EventBuffer_Leading/DualPortRam_1/Header[11]_i_7/O
                         net (fo=1, routed)           0.000     8.660    MHTDC_0/MHTDC_EventBuffer_Leading/DualPortRam_1/n_0_Header[11]_i_7
    SLICE_X43Y121        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481     9.141 r  MHTDC_0/MHTDC_EventBuffer_Leading/DualPortRam_1/Header_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.141    GlobalGatherer_0/D[6]
    SLICE_X43Y121        FDCE                                         r  GlobalGatherer_0/Header_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)   40.000    40.000 r  
    D18                                               0.000    40.000 r  EXTCLK50M
                         net (fo=0)                   0.000    40.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    41.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    42.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    36.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858    36.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    36.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.373    38.341    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.077    38.418 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4868, routed)        1.240    39.658    GlobalGatherer_0/SCK_DAC_OBUF
    SLICE_X43Y121                                                     r  GlobalGatherer_0/Header_reg[10]/C
                         clock pessimism              0.379    40.038    
                         clock uncertainty           -0.046    39.992    
    SLICE_X43Y121        FDCE (Setup_fdce_C_D)        0.059    40.051    GlobalGatherer_0/Header_reg[10]
  -------------------------------------------------------------------
                         required time                         40.051    
                         arrival time                          -9.141    
  -------------------------------------------------------------------
                         slack                                 30.910    

Slack (MET) :             30.936ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_EventBuffer_Trailing/DualPortRam_0/RamData_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MHTDC_0/MHTDC_EventBuffer_Trailing/DualPortRam_1/RamData_reg_1/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25M rise@40.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        8.608ns  (logic 2.900ns (33.691%)  route 5.708ns (66.309%))
  Logic Levels:           4  (LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.223ns = ( 39.777 - 40.000 ) 
    Source Clock Delay      (SCD):    0.260ns
    Clock Pessimism Removal (CPR):    0.459ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.059ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4868, routed)        1.468     0.260    MHTDC_0/MHTDC_EventBuffer_Trailing/DualPortRam_0/SCK_DAC_OBUF
    RAMB18_X2Y42                                                      r  MHTDC_0/MHTDC_EventBuffer_Trailing/DualPortRam_0/RamData_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y42         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.125     2.385 f  MHTDC_0/MHTDC_EventBuffer_Trailing/DualPortRam_0/RamData_reg_1/DOBDO[1]
                         net (fo=1, routed)           0.950     3.335    MHTDC_0/MHTDC_EventBuffer_Trailing/DOUT1_in[19]
    SLICE_X72Y108        LUT3 (Prop_lut3_I1_O)        0.115     3.450 f  MHTDC_0/MHTDC_EventBuffer_Trailing/DOUT[19]_i_3/O
                         net (fo=2, routed)           1.565     5.015    MHTDC_0/MHTDC_EventBuffer_Trailing/DualPortRam_1/O2[2]
    SLICE_X51Y120        LUT3 (Prop_lut3_I0_O)        0.288     5.303 f  MHTDC_0/MHTDC_EventBuffer_Trailing/DualPortRam_1/DOUT[19]_i_2__0/O
                         net (fo=2, routed)           1.048     6.351    GlobalGatherer_0/TDC_Gatherer_0/I5[19]
    SLICE_X40Y120        LUT6 (Prop_lut6_I3_O)        0.267     6.618 r  GlobalGatherer_0/TDC_Gatherer_0/FSM_sequential_CurrentState[1]_i_1__2/O
                         net (fo=7, routed)           1.675     8.293    MHTDC_0/MHTDC_EventBuffer_Trailing/DualPortRam_1/pwropt
    SLICE_X69Y109        LUT2 (Prop_lut2_I1_O)        0.105     8.398 r  MHTDC_0/MHTDC_EventBuffer_Trailing/DualPortRam_1/RamData_reg_1_ENBWREN_cooolgate_en_gate_23/O
                         net (fo=1, routed)           0.469     8.867    MHTDC_0/MHTDC_EventBuffer_Trailing/DualPortRam_1/RamData_reg_1_ENBWREN_cooolgate_en_sig_8
    RAMB18_X2Y43         RAMB18E1                                     r  MHTDC_0/MHTDC_EventBuffer_Trailing/DualPortRam_1/RamData_reg_1/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)   40.000    40.000 r  
    D18                                               0.000    40.000 r  EXTCLK50M
                         net (fo=0)                   0.000    40.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    41.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    42.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    36.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858    36.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    36.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.373    38.341    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.077    38.418 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4868, routed)        1.359    39.777    MHTDC_0/MHTDC_EventBuffer_Trailing/DualPortRam_1/SCK_DAC_OBUF
    RAMB18_X2Y43                                                      r  MHTDC_0/MHTDC_EventBuffer_Trailing/DualPortRam_1/RamData_reg_1/CLKBWRCLK
                         clock pessimism              0.459    40.236    
                         clock uncertainty           -0.046    40.190    
    RAMB18_X2Y43         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.387    39.803    MHTDC_0/MHTDC_EventBuffer_Trailing/DualPortRam_1/RamData_reg_1
  -------------------------------------------------------------------
                         required time                         39.803    
                         arrival time                          -8.867    
  -------------------------------------------------------------------
                         slack                                 30.936    

Slack (MET) :             30.953ns  (required time - arrival time)
  Source:                 ADC_0/ADC_EventBuffer_LG2/DualPortRam_0/RamData_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GlobalGatherer_0/Header_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25M rise@40.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        8.925ns  (logic 4.069ns (45.590%)  route 4.856ns (54.410%))
  Logic Levels:           9  (CARRY4=4 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.342ns = ( 39.658 - 40.000 ) 
    Source Clock Delay      (SCD):    0.173ns
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.059ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4868, routed)        1.381     0.173    ADC_0/ADC_EventBuffer_LG2/DualPortRam_0/SCK_DAC_OBUF
    RAMB18_X1Y48                                                      r  ADC_0/ADC_EventBuffer_LG2/DualPortRam_0/RamData_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y48         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.125     2.298 r  ADC_0/ADC_EventBuffer_LG2/DualPortRam_0/RamData_reg/DOADO[0]
                         net (fo=2, routed)           1.452     3.750    ADC_0/ADC_EventBuffer_LG2/DualPortRam_0/DOUT1_in[0]
    SLICE_X47Y122        LUT4 (Prop_lut4_I0_O)        0.105     3.855 r  ADC_0/ADC_EventBuffer_LG2/DualPortRam_0/Header[7]_i_30/O
                         net (fo=2, routed)           1.257     5.111    ADC_0/ADC_EventBuffer_LG1/DualPortRam_1/I5
    SLICE_X33Y124        LUT6 (Prop_lut6_I0_O)        0.105     5.216 r  ADC_0/ADC_EventBuffer_LG1/DualPortRam_1/Header[7]_i_14/O
                         net (fo=2, routed)           0.355     5.571    ADC_0/ADC_EventBuffer_LG1/DualPortRam_1/n_0_Header[7]_i_14
    SLICE_X35Y124        LUT5 (Prop_lut5_I2_O)        0.105     5.676 r  ADC_0/ADC_EventBuffer_LG1/DualPortRam_1/Header[7]_i_17/O
                         net (fo=1, routed)           0.000     5.676    ADC_0/ADC_EventBuffer_LG1/DualPortRam_1/n_0_Header[7]_i_17
    SLICE_X35Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.133 r  ADC_0/ADC_EventBuffer_LG1/DualPortRam_1/Header_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.008     6.141    ADC_0/ADC_EventBuffer_LG1/DualPortRam_1/n_0_Header_reg[7]_i_10
    SLICE_X35Y125        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     6.321 r  ADC_0/ADC_EventBuffer_LG1/DualPortRam_1/Header_reg[11]_i_11/O[0]
                         net (fo=2, routed)           0.911     7.232    GlobalGatherer_0/I16[0]
    SLICE_X44Y119        LUT4 (Prop_lut4_I2_O)        0.249     7.481 r  GlobalGatherer_0/Header[7]_i_4/O
                         net (fo=2, routed)           0.874     8.355    GlobalGatherer_0/n_0_Header[7]_i_4
    SLICE_X43Y120        LUT5 (Prop_lut5_I4_O)        0.105     8.460 r  GlobalGatherer_0/Header[7]_i_8/O
                         net (fo=1, routed)           0.000     8.460    GlobalGatherer_0/n_0_Header[7]_i_8
    SLICE_X43Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.917 r  GlobalGatherer_0/Header_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.917    MHTDC_0/MHTDC_EventBuffer_Leading/DualPortRam_1/O5[0]
    SLICE_X43Y121        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     9.098 r  MHTDC_0/MHTDC_EventBuffer_Leading/DualPortRam_1/Header_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.098    GlobalGatherer_0/D[4]
    SLICE_X43Y121        FDCE                                         r  GlobalGatherer_0/Header_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)   40.000    40.000 r  
    D18                                               0.000    40.000 r  EXTCLK50M
                         net (fo=0)                   0.000    40.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    41.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    42.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    36.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858    36.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    36.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.373    38.341    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.077    38.418 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4868, routed)        1.240    39.658    GlobalGatherer_0/SCK_DAC_OBUF
    SLICE_X43Y121                                                     r  GlobalGatherer_0/Header_reg[8]/C
                         clock pessimism              0.379    40.038    
                         clock uncertainty           -0.046    39.992    
    SLICE_X43Y121        FDCE (Setup_fdce_C_D)        0.059    40.051    GlobalGatherer_0/Header_reg[8]
  -------------------------------------------------------------------
                         required time                         40.051    
                         arrival time                          -9.098    
  -------------------------------------------------------------------
                         slack                                 30.953    

Slack (MET) :             30.964ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_EventBuffer_Trailing/DualPortRam_0/RamData_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MHTDC_0/MHTDC_EventBuffer_Leading/DualPortRam_0/RamData_reg_1/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25M rise@40.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        8.484ns  (logic 2.900ns (34.182%)  route 5.584ns (65.818%))
  Logic Levels:           4  (LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.298ns = ( 39.702 - 40.000 ) 
    Source Clock Delay      (SCD):    0.260ns
    Clock Pessimism Removal (CPR):    0.439ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.059ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4868, routed)        1.468     0.260    MHTDC_0/MHTDC_EventBuffer_Trailing/DualPortRam_0/SCK_DAC_OBUF
    RAMB18_X2Y42                                                      r  MHTDC_0/MHTDC_EventBuffer_Trailing/DualPortRam_0/RamData_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y42         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.125     2.385 f  MHTDC_0/MHTDC_EventBuffer_Trailing/DualPortRam_0/RamData_reg_1/DOBDO[1]
                         net (fo=1, routed)           0.950     3.335    MHTDC_0/MHTDC_EventBuffer_Trailing/DOUT1_in[19]
    SLICE_X72Y108        LUT3 (Prop_lut3_I1_O)        0.115     3.450 f  MHTDC_0/MHTDC_EventBuffer_Trailing/DOUT[19]_i_3/O
                         net (fo=2, routed)           1.565     5.015    MHTDC_0/MHTDC_EventBuffer_Trailing/DualPortRam_1/O2[2]
    SLICE_X51Y120        LUT3 (Prop_lut3_I0_O)        0.288     5.303 f  MHTDC_0/MHTDC_EventBuffer_Trailing/DualPortRam_1/DOUT[19]_i_2__0/O
                         net (fo=2, routed)           1.048     6.351    GlobalGatherer_0/TDC_Gatherer_0/I5[19]
    SLICE_X40Y120        LUT6 (Prop_lut6_I3_O)        0.267     6.618 r  GlobalGatherer_0/TDC_Gatherer_0/FSM_sequential_CurrentState[1]_i_1__2/O
                         net (fo=7, routed)           1.630     8.248    MHTDC_0/MHTDC_EventBuffer_Leading/DualPortRam_0/pwropt
    SLICE_X64Y112        LUT2 (Prop_lut2_I1_O)        0.105     8.353 r  MHTDC_0/MHTDC_EventBuffer_Leading/DualPortRam_0/RamData_reg_1_ENBWREN_cooolgate_en_gate_17/O
                         net (fo=1, routed)           0.390     8.744    MHTDC_0/MHTDC_EventBuffer_Leading/DualPortRam_0/RamData_reg_1_ENBWREN_cooolgate_en_sig_5
    RAMB18_X1Y44         RAMB18E1                                     r  MHTDC_0/MHTDC_EventBuffer_Leading/DualPortRam_0/RamData_reg_1/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)   40.000    40.000 r  
    D18                                               0.000    40.000 r  EXTCLK50M
                         net (fo=0)                   0.000    40.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    41.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    42.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    36.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858    36.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    36.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.373    38.341    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.077    38.418 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4868, routed)        1.284    39.702    MHTDC_0/MHTDC_EventBuffer_Leading/DualPortRam_0/SCK_DAC_OBUF
    RAMB18_X1Y44                                                      r  MHTDC_0/MHTDC_EventBuffer_Leading/DualPortRam_0/RamData_reg_1/CLKBWRCLK
                         clock pessimism              0.439    40.141    
                         clock uncertainty           -0.046    40.095    
    RAMB18_X1Y44         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.387    39.708    MHTDC_0/MHTDC_EventBuffer_Leading/DualPortRam_0/RamData_reg_1
  -------------------------------------------------------------------
                         required time                         39.708    
                         arrival time                          -8.744    
  -------------------------------------------------------------------
                         slack                                 30.964    

Slack (MET) :             30.972ns  (required time - arrival time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/TCP/TCP_TXCNT/memAlmostFull/C
                            (rising edge-triggered cell FDRE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GlobalSender_0/TCP_Sender_32bit_0/FSM_sequential_CurrentState_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25M rise@40.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        9.008ns  (logic 0.772ns (8.570%)  route 8.236ns (91.430%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.344ns = ( 39.656 - 40.000 ) 
    Source Clock Delay      (SCD):    0.141ns
    Clock Pessimism Removal (CPR):    0.439ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.059ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4868, routed)        1.349     0.141    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X67Y131                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/TCP/TCP_TXCNT/memAlmostFull/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y131        FDRE (Prop_fdre_C_Q)         0.379     0.520 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/TCP/TCP_TXCNT/memAlmostFull/Q
                         net (fo=4, routed)           5.132     5.652    WRAP_SiTCP_GMII_XC7A_32K_0/TCP_TX_FULL
    SLICE_X0Y79          LUT2 (Prop_lut2_I1_O)        0.126     5.778 f  WRAP_SiTCP_GMII_XC7A_32K_0/FSM_sequential_CurrentState[0]_i_2__5/O
                         net (fo=1, routed)           3.104     8.882    GlobalSender_0/TCP_Sender_32bit_0/I1
    SLICE_X58Y132        LUT6 (Prop_lut6_I1_O)        0.267     9.149 r  GlobalSender_0/TCP_Sender_32bit_0/FSM_sequential_CurrentState[0]_i_1__9/O
                         net (fo=1, routed)           0.000     9.149    GlobalSender_0/TCP_Sender_32bit_0/n_0_FSM_sequential_CurrentState[0]_i_1__9
    SLICE_X58Y132        FDCE                                         r  GlobalSender_0/TCP_Sender_32bit_0/FSM_sequential_CurrentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)   40.000    40.000 r  
    D18                                               0.000    40.000 r  EXTCLK50M
                         net (fo=0)                   0.000    40.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    41.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    42.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    36.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858    36.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    36.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.373    38.341    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.077    38.418 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4868, routed)        1.238    39.656    GlobalSender_0/TCP_Sender_32bit_0/SCK_DAC_OBUF
    SLICE_X58Y132                                                     r  GlobalSender_0/TCP_Sender_32bit_0/FSM_sequential_CurrentState_reg[0]/C
                         clock pessimism              0.439    40.095    
                         clock uncertainty           -0.046    40.049    
    SLICE_X58Y132        FDCE (Setup_fdce_C_D)        0.072    40.121    GlobalSender_0/TCP_Sender_32bit_0/FSM_sequential_CurrentState_reg[0]
  -------------------------------------------------------------------
                         required time                         40.121    
                         arrival time                          -9.149    
  -------------------------------------------------------------------
                         slack                                 30.972    

Slack (MET) :             30.983ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_EventBuffer_Trailing/DualPortRam_0/RamData_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MHTDC_0/MHTDC_EventBuffer_Leading/DualPortRam_1/RamData_reg_1/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25M rise@40.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        8.465ns  (logic 2.900ns (34.258%)  route 5.565ns (65.742%))
  Logic Levels:           4  (LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.298ns = ( 39.702 - 40.000 ) 
    Source Clock Delay      (SCD):    0.260ns
    Clock Pessimism Removal (CPR):    0.439ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.059ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4868, routed)        1.468     0.260    MHTDC_0/MHTDC_EventBuffer_Trailing/DualPortRam_0/SCK_DAC_OBUF
    RAMB18_X2Y42                                                      r  MHTDC_0/MHTDC_EventBuffer_Trailing/DualPortRam_0/RamData_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y42         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.125     2.385 f  MHTDC_0/MHTDC_EventBuffer_Trailing/DualPortRam_0/RamData_reg_1/DOBDO[1]
                         net (fo=1, routed)           0.950     3.335    MHTDC_0/MHTDC_EventBuffer_Trailing/DOUT1_in[19]
    SLICE_X72Y108        LUT3 (Prop_lut3_I1_O)        0.115     3.450 f  MHTDC_0/MHTDC_EventBuffer_Trailing/DOUT[19]_i_3/O
                         net (fo=2, routed)           1.565     5.015    MHTDC_0/MHTDC_EventBuffer_Trailing/DualPortRam_1/O2[2]
    SLICE_X51Y120        LUT3 (Prop_lut3_I0_O)        0.288     5.303 f  MHTDC_0/MHTDC_EventBuffer_Trailing/DualPortRam_1/DOUT[19]_i_2__0/O
                         net (fo=2, routed)           1.048     6.351    GlobalGatherer_0/TDC_Gatherer_0/I5[19]
    SLICE_X40Y120        LUT6 (Prop_lut6_I3_O)        0.267     6.618 r  GlobalGatherer_0/TDC_Gatherer_0/FSM_sequential_CurrentState[1]_i_1__2/O
                         net (fo=7, routed)           1.506     8.124    MHTDC_0/MHTDC_EventBuffer_Leading/DualPortRam_1/pwropt
    SLICE_X61Y112        LUT2 (Prop_lut2_I1_O)        0.105     8.229 r  MHTDC_0/MHTDC_EventBuffer_Leading/DualPortRam_1/RamData_reg_1_ENBWREN_cooolgate_en_gate_19/O
                         net (fo=1, routed)           0.495     8.725    MHTDC_0/MHTDC_EventBuffer_Leading/DualPortRam_1/RamData_reg_1_ENBWREN_cooolgate_en_sig_6
    RAMB18_X1Y45         RAMB18E1                                     r  MHTDC_0/MHTDC_EventBuffer_Leading/DualPortRam_1/RamData_reg_1/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)   40.000    40.000 r  
    D18                                               0.000    40.000 r  EXTCLK50M
                         net (fo=0)                   0.000    40.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    41.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    42.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    36.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858    36.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    36.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.373    38.341    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.077    38.418 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4868, routed)        1.284    39.702    MHTDC_0/MHTDC_EventBuffer_Leading/DualPortRam_1/SCK_DAC_OBUF
    RAMB18_X1Y45                                                      r  MHTDC_0/MHTDC_EventBuffer_Leading/DualPortRam_1/RamData_reg_1/CLKBWRCLK
                         clock pessimism              0.439    40.141    
                         clock uncertainty           -0.046    40.095    
    RAMB18_X1Y45         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.387    39.708    MHTDC_0/MHTDC_EventBuffer_Leading/DualPortRam_1/RamData_reg_1
  -------------------------------------------------------------------
                         required time                         39.708    
                         arrival time                          -8.725    
  -------------------------------------------------------------------
                         slack                                 30.983    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 MADC_O/MADC_Core_O/data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MADC_O/Rd_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25M rise@0.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.209ns (63.710%)  route 0.119ns (36.290%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.534ns
    Source Clock Delay      (SCD):    -0.242ns
    Clock Pessimism Removal (CPR):    -0.475ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4868, routed)        0.643    -0.242    MADC_O/MADC_Core_O/SCK_DAC_OBUF
    SLICE_X60Y150                                                     r  MADC_O/MADC_Core_O/data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y150        FDRE (Prop_fdre_C_Q)         0.164    -0.078 r  MADC_O/MADC_Core_O/data_reg[1]/Q
                         net (fo=2, routed)           0.119     0.041    MADC_O/p_1_in[2]
    SLICE_X61Y149        LUT4 (Prop_lut4_I2_O)        0.045     0.086 r  MADC_O/Rd[1]_i_1/O
                         net (fo=1, routed)           0.000     0.086    MADC_O/n_0_Rd[1]_i_1
    SLICE_X61Y149        FDCE                                         r  MADC_O/Rd_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4868, routed)        0.831    -0.534    MADC_O/SCK_DAC_OBUF
    SLICE_X61Y149                                                     r  MADC_O/Rd_reg[1]/C
                         clock pessimism              0.475    -0.059    
    SLICE_X61Y149        FDCE (Hold_fdce_C_D)         0.092     0.033    MADC_O/Rd_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.033    
                         arrival time                           0.086    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1DData_0/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/TCP/TCP_TXCNT/dstPortNum_0/D
                            (rising edge-triggered cell FDRE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25M rise@0.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.209ns (56.485%)  route 0.161ns (43.515%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.499ns
    Source Clock Delay      (SCD):    -0.219ns
    Clock Pessimism Removal (CPR):    -0.475ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4868, routed)        0.666    -0.219    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X80Y150                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1DData_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y150        FDCE (Prop_fdce_C_Q)         0.164    -0.055 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1DData_0/Q
                         net (fo=4, routed)           0.161     0.106    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/TCP_MAIN_PORT_IN[0]
    SLICE_X78Y149        LUT3 (Prop_lut3_I2_O)        0.045     0.151 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/TCP/TCP_TXCNT/Mmux_dstPortNum[15]_MY_PORT[15]_mux_39_OUT<0>11/O
                         net (fo=1, routed)           0.000     0.151    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/TCP/TCP_TXCNT/dstPortNum[15]_MY_PORT[15]_mux_39_OUT[0]
    SLICE_X78Y149        FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/TCP/TCP_TXCNT/dstPortNum_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4868, routed)        0.866    -0.499    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X78Y149                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/TCP/TCP_TXCNT/dstPortNum_0/C
                         clock pessimism              0.475    -0.024    
    SLICE_X78Y149        FDRE (Hold_fdre_C_D)         0.121     0.097    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/TCP/TCP_TXCNT/dstPortNum_0
  -------------------------------------------------------------------
                         required time                         -0.097    
                         arrival time                           0.151    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_CNTRL/eepWd_3/C
                            (rising edge-triggered cell FDRE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/AT93C46IF/irWrData_3/D
                            (rising edge-triggered cell FDRE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25M rise@0.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.832%)  route 0.174ns (55.168%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.534ns
    Source Clock Delay      (SCD):    -0.242ns
    Clock Pessimism Removal (CPR):    -0.475ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4868, routed)        0.643    -0.242    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X59Y150                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_CNTRL/eepWd_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y150        FDRE (Prop_fdre_C_Q)         0.141    -0.101 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_CNTRL/eepWd_3/Q
                         net (fo=1, routed)           0.174     0.072    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_CNTRL/eepWd[3]
    SLICE_X59Y148        FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/AT93C46IF/irWrData_3/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4868, routed)        0.831    -0.534    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X59Y148                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/AT93C46IF/irWrData_3/C
                         clock pessimism              0.475    -0.059    
    SLICE_X59Y148        FDRE (Hold_fdre_C_D)         0.066     0.007    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/AT93C46IF/irWrData_3
  -------------------------------------------------------------------
                         required time                         -0.007    
                         arrival time                           0.072    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 MADC_O/MADC_Core_O/data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MADC_O/MADC_Core_O/data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25M rise@0.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.148ns (53.853%)  route 0.127ns (46.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.534ns
    Source Clock Delay      (SCD):    -0.242ns
    Clock Pessimism Removal (CPR):    -0.475ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4868, routed)        0.643    -0.242    MADC_O/MADC_Core_O/SCK_DAC_OBUF
    SLICE_X60Y150                                                     r  MADC_O/MADC_Core_O/data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y150        FDRE (Prop_fdre_C_Q)         0.148    -0.094 r  MADC_O/MADC_Core_O/data_reg[9]/Q
                         net (fo=2, routed)           0.127     0.032    MADC_O/MADC_Core_O/O1[9]
    SLICE_X60Y149        FDRE                                         r  MADC_O/MADC_Core_O/data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4868, routed)        0.831    -0.534    MADC_O/MADC_Core_O/SCK_DAC_OBUF
    SLICE_X60Y149                                                     r  MADC_O/MADC_Core_O/data_reg[10]/C
                         clock pessimism              0.475    -0.059    
    SLICE_X60Y149        FDRE (Hold_fdre_C_D)         0.022    -0.037    MADC_O/MADC_Core_O/data_reg[10]
  -------------------------------------------------------------------
                         required time                          0.037    
                         arrival time                           0.032    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 ADC_0/ADC_Core_LG2/RBCP_Receiver_0/PrevAddress_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg_0_31_0_5/RAMA/WADR4
                            (rising edge-triggered cell RAMD32 clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25M rise@0.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.338%)  route 0.163ns (53.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.549ns
    Source Clock Delay      (SCD):    -0.336ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4868, routed)        0.550    -0.336    ADC_0/ADC_Core_LG2/RBCP_Receiver_0/SCK_DAC_OBUF
    SLICE_X41Y126                                                     r  ADC_0/ADC_Core_LG2/RBCP_Receiver_0/PrevAddress_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y126        FDCE (Prop_fdce_C_Q)         0.141    -0.195 r  ADC_0/ADC_Core_LG2/RBCP_Receiver_0/PrevAddress_reg[5]/Q
                         net (fo=25, routed)          0.163    -0.031    ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg_0_31_0_5/ADDRD4
    SLICE_X42Y126        RAMD32                                       r  ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg_0_31_0_5/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4868, routed)        0.817    -0.549    ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg_0_31_0_5/WCLK
    SLICE_X42Y126                                                     r  ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg_0_31_0_5/RAMA/CLK
                         clock pessimism              0.246    -0.303    
    SLICE_X42Y126        RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.103    ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.103    
                         arrival time                          -0.031    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 ADC_0/ADC_Core_LG2/RBCP_Receiver_0/PrevAddress_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg_0_31_0_5/RAMA_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25M rise@0.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.338%)  route 0.163ns (53.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.549ns
    Source Clock Delay      (SCD):    -0.336ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4868, routed)        0.550    -0.336    ADC_0/ADC_Core_LG2/RBCP_Receiver_0/SCK_DAC_OBUF
    SLICE_X41Y126                                                     r  ADC_0/ADC_Core_LG2/RBCP_Receiver_0/PrevAddress_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y126        FDCE (Prop_fdce_C_Q)         0.141    -0.195 r  ADC_0/ADC_Core_LG2/RBCP_Receiver_0/PrevAddress_reg[5]/Q
                         net (fo=25, routed)          0.163    -0.031    ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg_0_31_0_5/ADDRD4
    SLICE_X42Y126        RAMD32                                       r  ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg_0_31_0_5/RAMA_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4868, routed)        0.817    -0.549    ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg_0_31_0_5/WCLK
    SLICE_X42Y126                                                     r  ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg_0_31_0_5/RAMA_D1/CLK
                         clock pessimism              0.246    -0.303    
    SLICE_X42Y126        RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.103    ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.103    
                         arrival time                          -0.031    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 ADC_0/ADC_Core_LG2/RBCP_Receiver_0/PrevAddress_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg_0_31_0_5/RAMB/WADR4
                            (rising edge-triggered cell RAMD32 clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25M rise@0.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.338%)  route 0.163ns (53.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.549ns
    Source Clock Delay      (SCD):    -0.336ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4868, routed)        0.550    -0.336    ADC_0/ADC_Core_LG2/RBCP_Receiver_0/SCK_DAC_OBUF
    SLICE_X41Y126                                                     r  ADC_0/ADC_Core_LG2/RBCP_Receiver_0/PrevAddress_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y126        FDCE (Prop_fdce_C_Q)         0.141    -0.195 r  ADC_0/ADC_Core_LG2/RBCP_Receiver_0/PrevAddress_reg[5]/Q
                         net (fo=25, routed)          0.163    -0.031    ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg_0_31_0_5/ADDRD4
    SLICE_X42Y126        RAMD32                                       r  ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg_0_31_0_5/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4868, routed)        0.817    -0.549    ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg_0_31_0_5/WCLK
    SLICE_X42Y126                                                     r  ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg_0_31_0_5/RAMB/CLK
                         clock pessimism              0.246    -0.303    
    SLICE_X42Y126        RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.103    ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.103    
                         arrival time                          -0.031    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 ADC_0/ADC_Core_LG2/RBCP_Receiver_0/PrevAddress_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg_0_31_0_5/RAMB_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25M rise@0.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.338%)  route 0.163ns (53.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.549ns
    Source Clock Delay      (SCD):    -0.336ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4868, routed)        0.550    -0.336    ADC_0/ADC_Core_LG2/RBCP_Receiver_0/SCK_DAC_OBUF
    SLICE_X41Y126                                                     r  ADC_0/ADC_Core_LG2/RBCP_Receiver_0/PrevAddress_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y126        FDCE (Prop_fdce_C_Q)         0.141    -0.195 r  ADC_0/ADC_Core_LG2/RBCP_Receiver_0/PrevAddress_reg[5]/Q
                         net (fo=25, routed)          0.163    -0.031    ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg_0_31_0_5/ADDRD4
    SLICE_X42Y126        RAMD32                                       r  ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg_0_31_0_5/RAMB_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4868, routed)        0.817    -0.549    ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg_0_31_0_5/WCLK
    SLICE_X42Y126                                                     r  ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg_0_31_0_5/RAMB_D1/CLK
                         clock pessimism              0.246    -0.303    
    SLICE_X42Y126        RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.103    ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.103    
                         arrival time                          -0.031    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 ADC_0/ADC_Core_LG2/RBCP_Receiver_0/PrevAddress_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg_0_31_0_5/RAMC/WADR4
                            (rising edge-triggered cell RAMD32 clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25M rise@0.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.338%)  route 0.163ns (53.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.549ns
    Source Clock Delay      (SCD):    -0.336ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4868, routed)        0.550    -0.336    ADC_0/ADC_Core_LG2/RBCP_Receiver_0/SCK_DAC_OBUF
    SLICE_X41Y126                                                     r  ADC_0/ADC_Core_LG2/RBCP_Receiver_0/PrevAddress_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y126        FDCE (Prop_fdce_C_Q)         0.141    -0.195 r  ADC_0/ADC_Core_LG2/RBCP_Receiver_0/PrevAddress_reg[5]/Q
                         net (fo=25, routed)          0.163    -0.031    ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg_0_31_0_5/ADDRD4
    SLICE_X42Y126        RAMD32                                       r  ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg_0_31_0_5/RAMC/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4868, routed)        0.817    -0.549    ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg_0_31_0_5/WCLK
    SLICE_X42Y126                                                     r  ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg_0_31_0_5/RAMC/CLK
                         clock pessimism              0.246    -0.303    
    SLICE_X42Y126        RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.103    ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.103    
                         arrival time                          -0.031    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 ADC_0/ADC_Core_LG2/RBCP_Receiver_0/PrevAddress_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg_0_31_0_5/RAMC_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25M rise@0.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.338%)  route 0.163ns (53.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.549ns
    Source Clock Delay      (SCD):    -0.336ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4868, routed)        0.550    -0.336    ADC_0/ADC_Core_LG2/RBCP_Receiver_0/SCK_DAC_OBUF
    SLICE_X41Y126                                                     r  ADC_0/ADC_Core_LG2/RBCP_Receiver_0/PrevAddress_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y126        FDCE (Prop_fdce_C_Q)         0.141    -0.195 r  ADC_0/ADC_Core_LG2/RBCP_Receiver_0/PrevAddress_reg[5]/Q
                         net (fo=25, routed)          0.163    -0.031    ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg_0_31_0_5/ADDRD4
    SLICE_X42Y126        RAMD32                                       r  ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg_0_31_0_5/RAMC_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4868, routed)        0.817    -0.549    ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg_0_31_0_5/WCLK
    SLICE_X42Y126                                                     r  ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg_0_31_0_5/RAMC_D1/CLK
                         clock pessimism              0.246    -0.303    
    SLICE_X42Y126        RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.103    ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.103    
                         arrival time                          -0.031    
  -------------------------------------------------------------------
                         slack                                  0.071    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_25M
Waveform:           { 0 20 }
Period:             40.000
Sources:            { ClockManager_0/MMCM_0/MMCM_1/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472     40.000  37.528   RAMB18_X3Y49     WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/ECIF_RX/PCKT_BUF/Mram_RAM/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472     40.000  37.528   RAMB18_X1Y50     WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/UDP/UDP_LOC/CMDBUF/Mram_RAM/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170     40.000  37.830   RAMB18_X0Y54     ADC_0/ADC_EventBuffer_HG1/DualPortRam_0/RamData_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170     40.000  37.830   RAMB18_X0Y53     ADC_0/ADC_EventBuffer_HG1/DualPortRam_1/RamData_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170     40.000  37.830   RAMB18_X1Y46     ADC_0/ADC_EventBuffer_HG2/DualPortRam_0/RamData_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170     40.000  37.830   RAMB18_X1Y47     ADC_0/ADC_EventBuffer_HG2/DualPortRam_1/RamData_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170     40.000  37.830   RAMB18_X0Y51     ADC_0/ADC_EventBuffer_LG1/DualPortRam_0/RamData_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170     40.000  37.830   RAMB18_X0Y50     ADC_0/ADC_EventBuffer_LG1/DualPortRam_1/RamData_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170     40.000  37.830   RAMB18_X1Y48     ADC_0/ADC_EventBuffer_LG2/DualPortRam_0/RamData_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170     40.000  37.830   RAMB18_X1Y49     ADC_0/ADC_EventBuffer_LG2/DualPortRam_1/RamData_reg/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360   40.000  173.360  MMCME2_ADV_X0Y2  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130     20.000  18.870   SLICE_X14Y133    ADC_0/ADC_Core_HG1/PedestalSuppressionRam/RamData_reg_0_31_6_11/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130     20.000  18.870   SLICE_X14Y133    ADC_0/ADC_Core_HG1/PedestalSuppressionRam/RamData_reg_0_31_6_11/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130     20.000  18.870   SLICE_X14Y133    ADC_0/ADC_Core_HG1/PedestalSuppressionRam/RamData_reg_0_31_6_11/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130     20.000  18.870   SLICE_X14Y133    ADC_0/ADC_Core_HG1/PedestalSuppressionRam/RamData_reg_0_31_6_11/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130     20.000  18.870   SLICE_X14Y133    ADC_0/ADC_Core_HG1/PedestalSuppressionRam/RamData_reg_0_31_6_11/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130     20.000  18.870   SLICE_X14Y133    ADC_0/ADC_Core_HG1/PedestalSuppressionRam/RamData_reg_0_31_6_11/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.130     20.000  18.870   SLICE_X14Y133    ADC_0/ADC_Core_HG1/PedestalSuppressionRam/RamData_reg_0_31_6_11/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.130     20.000  18.870   SLICE_X14Y133    ADC_0/ADC_Core_HG1/PedestalSuppressionRam/RamData_reg_0_31_6_11/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130     20.000  18.870   SLICE_X50Y121    ADC_0/ADC_Core_HG2/PedestalSuppressionRam/RamData_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130     20.000  18.870   SLICE_X50Y121    ADC_0/ADC_Core_HG2/PedestalSuppressionRam/RamData_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130     20.000  18.870   SLICE_X14Y134    ADC_0/ADC_Core_HG1/PedestalSuppressionRam/RamData_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130     20.000  18.870   SLICE_X14Y134    ADC_0/ADC_Core_HG1/PedestalSuppressionRam/RamData_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130     20.000  18.870   SLICE_X14Y134    ADC_0/ADC_Core_HG1/PedestalSuppressionRam/RamData_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130     20.000  18.870   SLICE_X14Y134    ADC_0/ADC_Core_HG1/PedestalSuppressionRam/RamData_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130     20.000  18.870   SLICE_X14Y134    ADC_0/ADC_Core_HG1/PedestalSuppressionRam/RamData_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130     20.000  18.870   SLICE_X14Y134    ADC_0/ADC_Core_HG1/PedestalSuppressionRam/RamData_reg_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.130     20.000  18.870   SLICE_X14Y134    ADC_0/ADC_Core_HG1/PedestalSuppressionRam/RamData_reg_0_31_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.130     20.000  18.870   SLICE_X14Y134    ADC_0/ADC_Core_HG1/PedestalSuppressionRam/RamData_reg_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130     20.000  18.870   SLICE_X14Y133    ADC_0/ADC_Core_HG1/PedestalSuppressionRam/RamData_reg_0_31_6_11/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130     20.000  18.870   SLICE_X14Y133    ADC_0/ADC_Core_HG1/PedestalSuppressionRam/RamData_reg_0_31_6_11/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  CLK_66M
  To Clock:  CLK_66M

Setup :            0  Failing Endpoints,  Worst Slack        8.821ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.088ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.821ns  (required time - arrival time)
  Source:                 SPI_FLASH_Programmer_0/WriteBuf/RamData_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/SPI_MOSI_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             CLK_66M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (CLK_66M rise@15.000ns - CLK_66M rise@0.000ns)
  Data Path Delay:        5.065ns  (logic 1.017ns (20.078%)  route 4.048ns (79.922%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.248ns = ( 14.752 - 15.000 ) 
    Source Clock Delay      (SCD):    0.353ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.049ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_66M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          1.561     0.353    SPI_FLASH_Programmer_0/WriteBuf/CLK
    RAMB18_X1Y62                                                      r  SPI_FLASH_Programmer_0/WriteBuf/RamData_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y62         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[6])
                                                      0.734     1.087 r  SPI_FLASH_Programmer_0/WriteBuf/RamData_reg/DOBDO[6]
                         net (fo=1, routed)           0.852     1.939    SPI_FLASH_Programmer_0/WriteBuf/SPI_CommandSender_0/SPI_IF_0/DinReg[6]
    SLICE_X62Y155        LUT6 (Prop_lut6_I1_O)        0.105     2.044 r  SPI_FLASH_Programmer_0/WriteBuf/SPI_MOSI_i_3/O
                         net (fo=1, routed)           0.000     2.044    SPI_FLASH_Programmer_0/WriteBuf/n_0_SPI_MOSI_i_3
    SLICE_X62Y155        MUXF7 (Prop_muxf7_I1_O)      0.178     2.222 r  SPI_FLASH_Programmer_0/WriteBuf/SPI_MOSI_reg_i_1/O
                         net (fo=1, routed)           3.196     5.418    SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/SpiMosiPre
    OLOGIC_X0Y98         FDRE                                         r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/SPI_MOSI_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_66M rise edge)   15.000    15.000 r  
    D18                                               0.000    15.000 r  EXTCLK50M
                         net (fo=0)                   0.000    15.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    16.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    17.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    11.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858    11.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    11.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           1.373    13.341    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.077    13.418 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          1.334    14.752    SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/CLK
    OLOGIC_X0Y98                                                      r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/SPI_MOSI_reg/C
                         clock pessimism              0.373    15.125    
                         clock uncertainty           -0.043    15.082    
    OLOGIC_X0Y98         FDRE (Setup_fdre_C_D)       -0.843    14.239    SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/SPI_MOSI_reg
  -------------------------------------------------------------------
                         required time                         14.239    
                         arrival time                          -5.418    
  -------------------------------------------------------------------
                         slack                                  8.821    

Slack (MET) :             10.331ns  (required time - arrival time)
  Source:                 SPI_FLASH_Programmer_0/SPI_CommandSender_0/CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_SS_N_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             CLK_66M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (CLK_66M rise@15.000ns - CLK_66M rise@0.000ns)
  Data Path Delay:        3.895ns  (logic 0.538ns (13.811%)  route 3.357ns (86.189%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.252ns = ( 14.748 - 15.000 ) 
    Source Clock Delay      (SCD):    0.145ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.049ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_66M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          1.353     0.145    SPI_FLASH_Programmer_0/SPI_CommandSender_0/CLK
    SLICE_X60Y139                                                     r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y139        FDRE (Prop_fdre_C_Q)         0.433     0.578 f  SPI_FLASH_Programmer_0/SPI_CommandSender_0/CurrentState_reg[1]/Q
                         net (fo=9, routed)           0.783     1.361    SPI_FLASH_Programmer_0/SPI_CommandSender_0/Q[1]
    SLICE_X51Y139        LUT2 (Prop_lut2_I1_O)        0.105     1.466 r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_SS_N_i_1/O
                         net (fo=23, routed)          2.574     4.040    SPI_FLASH_Programmer_0/SPI_CommandSender_0/WaddrCountClear
    OLOGIC_X0Y88         FDRE                                         r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_SS_N_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_66M rise edge)   15.000    15.000 r  
    D18                                               0.000    15.000 r  EXTCLK50M
                         net (fo=0)                   0.000    15.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    16.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    17.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    11.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858    11.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    11.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           1.373    13.341    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.077    13.418 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          1.329    14.748    SPI_FLASH_Programmer_0/SPI_CommandSender_0/CLK
    OLOGIC_X0Y88                                                      r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_SS_N_reg/C
                         clock pessimism              0.373    15.121    
                         clock uncertainty           -0.043    15.078    
    OLOGIC_X0Y88         FDRE (Setup_fdre_C_D)       -0.707    14.371    SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_SS_N_reg
  -------------------------------------------------------------------
                         required time                         14.371    
                         arrival time                          -4.040    
  -------------------------------------------------------------------
                         slack                                 10.331    

Slack (MET) :             10.450ns  (required time - arrival time)
  Source:                 SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/FSM_sequential_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/SPI_SCLK_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             CLK_66M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (CLK_66M rise@15.000ns - CLK_66M rise@0.000ns)
  Data Path Delay:        3.618ns  (logic 0.484ns (13.378%)  route 3.134ns (86.622%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.248ns = ( 14.752 - 15.000 ) 
    Source Clock Delay      (SCD):    0.307ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.049ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_66M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          1.515     0.307    SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/CLK
    SLICE_X52Y152                                                     r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/FSM_sequential_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y152        FDRE (Prop_fdre_C_Q)         0.379     0.686 r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/FSM_sequential_CurrentState_reg[1]/Q
                         net (fo=6, routed)           0.885     1.570    SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/CurrentState[1]
    SLICE_X52Y145        LUT3 (Prop_lut3_I2_O)        0.105     1.675 r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/BitSel[2]_i_2/O
                         net (fo=12, routed)          2.249     3.925    SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/SpiSclkPre
    OLOGIC_X0Y96         FDRE                                         r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/SPI_SCLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_66M rise edge)   15.000    15.000 r  
    D18                                               0.000    15.000 r  EXTCLK50M
                         net (fo=0)                   0.000    15.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    16.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    17.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    11.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858    11.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    11.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           1.373    13.341    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.077    13.418 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          1.334    14.752    SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/CLK
    OLOGIC_X0Y96                                                      r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/SPI_SCLK_reg/C
                         clock pessimism              0.373    15.125    
                         clock uncertainty           -0.043    15.082    
    OLOGIC_X0Y96         FDRE (Setup_fdre_C_D)       -0.707    14.375    SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/SPI_SCLK_reg
  -------------------------------------------------------------------
                         required time                         14.375    
                         arrival time                          -3.925    
  -------------------------------------------------------------------
                         slack                                 10.450    

Slack (MET) :             10.627ns  (required time - arrival time)
  Source:                 SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/FSM_sequential_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/ShiftReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             CLK_66M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (CLK_66M rise@15.000ns - CLK_66M rise@0.000ns)
  Data Path Delay:        3.613ns  (logic 0.484ns (13.397%)  route 3.129ns (86.603%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.248ns = ( 14.752 - 15.000 ) 
    Source Clock Delay      (SCD):    0.307ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.049ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_66M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          1.515     0.307    SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/CLK
    SLICE_X52Y152                                                     r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/FSM_sequential_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y152        FDRE (Prop_fdre_C_Q)         0.379     0.686 r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/FSM_sequential_CurrentState_reg[1]/Q
                         net (fo=6, routed)           0.885     1.570    SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/CurrentState[1]
    SLICE_X52Y145        LUT3 (Prop_lut3_I2_O)        0.105     1.675 r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/BitSel[2]_i_2/O
                         net (fo=12, routed)          2.244     3.920    SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/SpiSclkPre
    ILOGIC_X0Y97         FDRE                                         r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/ShiftReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_66M rise edge)   15.000    15.000 r  
    D18                                               0.000    15.000 r  EXTCLK50M
                         net (fo=0)                   0.000    15.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    16.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    17.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    11.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858    11.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    11.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           1.373    13.341    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.077    13.418 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          1.334    14.752    SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/CLK
    ILOGIC_X0Y97                                                      r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/ShiftReg_reg[0]/C
                         clock pessimism              0.373    15.125    
                         clock uncertainty           -0.043    15.082    
    ILOGIC_X0Y97         FDRE (Setup_fdre_C_CE)      -0.536    14.546    SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/ShiftReg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.546    
                         arrival time                          -3.920    
  -------------------------------------------------------------------
                         slack                                 10.627    

Slack (MET) :             10.660ns  (required time - arrival time)
  Source:                 SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/ShiftReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_0/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             CLK_66M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (CLK_66M rise@15.000ns - CLK_66M rise@0.000ns)
  Data Path Delay:        3.481ns  (logic 0.448ns (12.868%)  route 3.033ns (87.132%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.229ns = ( 14.771 - 15.000 ) 
    Source Clock Delay      (SCD):    0.270ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.049ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_66M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          1.479     0.270    SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/CLK
    ILOGIC_X0Y97                                                      r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/ShiftReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y97         FDRE (Prop_fdre_C_Q)         0.448     0.718 r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/ShiftReg_reg[0]/Q
                         net (fo=2, routed)           3.033     3.752    SPI_FLASH_Programmer_0/ReadBuf/Q[0]
    RAMB36_X2Y26         RAMB36E1                                     r  SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_0/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_66M rise edge)   15.000    15.000 r  
    D18                                               0.000    15.000 r  EXTCLK50M
                         net (fo=0)                   0.000    15.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    16.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    17.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    11.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858    11.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    11.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           1.373    13.341    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.077    13.418 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          1.353    14.771    SPI_FLASH_Programmer_0/ReadBuf/CLK
    RAMB36_X2Y26                                                      r  SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_0/CLKARDCLK
                         clock pessimism              0.373    15.145    
                         clock uncertainty           -0.043    15.101    
    RAMB36_X2Y26         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.690    14.411    SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_0
  -------------------------------------------------------------------
                         required time                         14.411    
                         arrival time                          -3.752    
  -------------------------------------------------------------------
                         slack                                 10.660    

Slack (MET) :             10.972ns  (required time - arrival time)
  Source:                 SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/ShiftReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/ShiftReg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             CLK_66M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (CLK_66M rise@15.000ns - CLK_66M rise@0.000ns)
  Data Path Delay:        3.694ns  (logic 0.448ns (12.129%)  route 3.246ns (87.871%))
  Logic Levels:           0  
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.271ns = ( 14.729 - 15.000 ) 
    Source Clock Delay      (SCD):    0.270ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.049ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_66M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          1.479     0.270    SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/CLK
    ILOGIC_X0Y97                                                      r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/ShiftReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y97         FDRE (Prop_fdre_C_Q)         0.448     0.718 r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/ShiftReg_reg[0]/Q
                         net (fo=2, routed)           3.246     3.964    SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/O3[0]
    SLICE_X73Y130        FDRE                                         r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/ShiftReg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_66M rise edge)   15.000    15.000 r  
    D18                                               0.000    15.000 r  EXTCLK50M
                         net (fo=0)                   0.000    15.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    16.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    17.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    11.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858    11.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    11.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           1.373    13.341    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.077    13.418 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          1.311    14.729    SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/CLK
    SLICE_X73Y130                                                     r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/ShiftReg_reg[1]/C
                         clock pessimism              0.373    15.103    
                         clock uncertainty           -0.043    15.060    
    SLICE_X73Y130        FDRE (Setup_fdre_C_D)       -0.124    14.936    SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/ShiftReg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.936    
                         arrival time                          -3.964    
  -------------------------------------------------------------------
                         slack                                 10.972    

Slack (MET) :             11.666ns  (required time - arrival time)
  Source:                 SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/FSM_sequential_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/ShiftReg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             CLK_66M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (CLK_66M rise@15.000ns - CLK_66M rise@0.000ns)
  Data Path Delay:        2.925ns  (logic 0.484ns (16.545%)  route 2.441ns (83.455%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.271ns = ( 14.729 - 15.000 ) 
    Source Clock Delay      (SCD):    0.307ns
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.049ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_66M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          1.515     0.307    SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/CLK
    SLICE_X52Y152                                                     r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/FSM_sequential_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y152        FDRE (Prop_fdre_C_Q)         0.379     0.686 r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/FSM_sequential_CurrentState_reg[1]/Q
                         net (fo=6, routed)           0.885     1.570    SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/CurrentState[1]
    SLICE_X52Y145        LUT3 (Prop_lut3_I2_O)        0.105     1.675 r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/BitSel[2]_i_2/O
                         net (fo=12, routed)          1.557     3.232    SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/SpiSclkPre
    SLICE_X73Y130        FDRE                                         r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/ShiftReg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_66M rise edge)   15.000    15.000 r  
    D18                                               0.000    15.000 r  EXTCLK50M
                         net (fo=0)                   0.000    15.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    16.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    17.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    11.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858    11.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    11.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           1.373    13.341    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.077    13.418 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          1.311    14.729    SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/CLK
    SLICE_X73Y130                                                     r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/ShiftReg_reg[1]/C
                         clock pessimism              0.379    15.109    
                         clock uncertainty           -0.043    15.066    
    SLICE_X73Y130        FDRE (Setup_fdre_C_CE)      -0.168    14.898    SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/ShiftReg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.898    
                         arrival time                          -3.232    
  -------------------------------------------------------------------
                         slack                                 11.666    

Slack (MET) :             11.666ns  (required time - arrival time)
  Source:                 SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/FSM_sequential_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/ShiftReg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             CLK_66M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (CLK_66M rise@15.000ns - CLK_66M rise@0.000ns)
  Data Path Delay:        2.925ns  (logic 0.484ns (16.545%)  route 2.441ns (83.455%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.271ns = ( 14.729 - 15.000 ) 
    Source Clock Delay      (SCD):    0.307ns
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.049ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_66M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          1.515     0.307    SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/CLK
    SLICE_X52Y152                                                     r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/FSM_sequential_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y152        FDRE (Prop_fdre_C_Q)         0.379     0.686 r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/FSM_sequential_CurrentState_reg[1]/Q
                         net (fo=6, routed)           0.885     1.570    SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/CurrentState[1]
    SLICE_X52Y145        LUT3 (Prop_lut3_I2_O)        0.105     1.675 r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/BitSel[2]_i_2/O
                         net (fo=12, routed)          1.557     3.232    SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/SpiSclkPre
    SLICE_X73Y130        FDRE                                         r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/ShiftReg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_66M rise edge)   15.000    15.000 r  
    D18                                               0.000    15.000 r  EXTCLK50M
                         net (fo=0)                   0.000    15.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    16.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    17.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    11.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858    11.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    11.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           1.373    13.341    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.077    13.418 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          1.311    14.729    SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/CLK
    SLICE_X73Y130                                                     r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/ShiftReg_reg[2]/C
                         clock pessimism              0.379    15.109    
                         clock uncertainty           -0.043    15.066    
    SLICE_X73Y130        FDRE (Setup_fdre_C_CE)      -0.168    14.898    SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/ShiftReg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.898    
                         arrival time                          -3.232    
  -------------------------------------------------------------------
                         slack                                 11.666    

Slack (MET) :             11.666ns  (required time - arrival time)
  Source:                 SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/FSM_sequential_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/ShiftReg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             CLK_66M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (CLK_66M rise@15.000ns - CLK_66M rise@0.000ns)
  Data Path Delay:        2.925ns  (logic 0.484ns (16.545%)  route 2.441ns (83.455%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.271ns = ( 14.729 - 15.000 ) 
    Source Clock Delay      (SCD):    0.307ns
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.049ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_66M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          1.515     0.307    SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/CLK
    SLICE_X52Y152                                                     r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/FSM_sequential_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y152        FDRE (Prop_fdre_C_Q)         0.379     0.686 r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/FSM_sequential_CurrentState_reg[1]/Q
                         net (fo=6, routed)           0.885     1.570    SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/CurrentState[1]
    SLICE_X52Y145        LUT3 (Prop_lut3_I2_O)        0.105     1.675 r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/BitSel[2]_i_2/O
                         net (fo=12, routed)          1.557     3.232    SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/SpiSclkPre
    SLICE_X73Y130        FDRE                                         r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/ShiftReg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_66M rise edge)   15.000    15.000 r  
    D18                                               0.000    15.000 r  EXTCLK50M
                         net (fo=0)                   0.000    15.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    16.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    17.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    11.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858    11.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    11.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           1.373    13.341    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.077    13.418 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          1.311    14.729    SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/CLK
    SLICE_X73Y130                                                     r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/ShiftReg_reg[3]/C
                         clock pessimism              0.379    15.109    
                         clock uncertainty           -0.043    15.066    
    SLICE_X73Y130        FDRE (Setup_fdre_C_CE)      -0.168    14.898    SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/ShiftReg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.898    
                         arrival time                          -3.232    
  -------------------------------------------------------------------
                         slack                                 11.666    

Slack (MET) :             11.666ns  (required time - arrival time)
  Source:                 SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/FSM_sequential_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/ShiftReg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             CLK_66M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (CLK_66M rise@15.000ns - CLK_66M rise@0.000ns)
  Data Path Delay:        2.925ns  (logic 0.484ns (16.545%)  route 2.441ns (83.455%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.271ns = ( 14.729 - 15.000 ) 
    Source Clock Delay      (SCD):    0.307ns
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.049ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_66M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          1.515     0.307    SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/CLK
    SLICE_X52Y152                                                     r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/FSM_sequential_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y152        FDRE (Prop_fdre_C_Q)         0.379     0.686 r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/FSM_sequential_CurrentState_reg[1]/Q
                         net (fo=6, routed)           0.885     1.570    SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/CurrentState[1]
    SLICE_X52Y145        LUT3 (Prop_lut3_I2_O)        0.105     1.675 r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/BitSel[2]_i_2/O
                         net (fo=12, routed)          1.557     3.232    SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/SpiSclkPre
    SLICE_X73Y130        FDRE                                         r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/ShiftReg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_66M rise edge)   15.000    15.000 r  
    D18                                               0.000    15.000 r  EXTCLK50M
                         net (fo=0)                   0.000    15.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    16.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    17.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    11.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858    11.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    11.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           1.373    13.341    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.077    13.418 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          1.311    14.729    SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/CLK
    SLICE_X73Y130                                                     r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/ShiftReg_reg[4]/C
                         clock pessimism              0.379    15.109    
                         clock uncertainty           -0.043    15.066    
    SLICE_X73Y130        FDRE (Setup_fdre_C_CE)      -0.168    14.898    SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/ShiftReg_reg[4]
  -------------------------------------------------------------------
                         required time                         14.898    
                         arrival time                          -3.232    
  -------------------------------------------------------------------
                         slack                                 11.666    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 SPI_FLASH_Programmer_0/SynchronizerNbit_Length/Synchronizer1bit[11].Synchronizer_0/DoubleFFSynchronizerFF2/C
                            (rising edge-triggered cell FDCE clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            SPI_FLASH_Programmer_0/SPI_CommandSender_0/LengthReg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             CLK_66M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_66M rise@0.000ns - CLK_66M rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.249ns (54.297%)  route 0.210ns (45.703%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.539ns
    Source Clock Delay      (SCD):    -0.330ns
    Clock Pessimism Removal (CPR):    -0.475ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_66M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          0.556    -0.330    SPI_FLASH_Programmer_0/SynchronizerNbit_Length/Synchronizer1bit[11].Synchronizer_0/CLK
    SLICE_X52Y138                                                     r  SPI_FLASH_Programmer_0/SynchronizerNbit_Length/Synchronizer1bit[11].Synchronizer_0/DoubleFFSynchronizerFF2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y138        FDCE (Prop_fdce_C_Q)         0.141    -0.189 r  SPI_FLASH_Programmer_0/SynchronizerNbit_Length/Synchronizer1bit[11].Synchronizer_0/DoubleFFSynchronizerFF2/Q
                         net (fo=2, routed)           0.210     0.021    SPI_FLASH_Programmer_0/SynchEdgeDetector_CommandSenderStart/Synchronizer_0/I1[11]
    SLICE_X49Y137        LUT4 (Prop_lut4_I1_O)        0.045     0.066 r  SPI_FLASH_Programmer_0/SynchEdgeDetector_CommandSenderStart/Synchronizer_0/LengthReg[11]_i_2/O
                         net (fo=1, routed)           0.000     0.066    SPI_FLASH_Programmer_0/SynchEdgeDetector_CommandSenderStart/Synchronizer_0/n_0_LengthReg[11]_i_2
    SLICE_X49Y137        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.129 r  SPI_FLASH_Programmer_0/SynchEdgeDetector_CommandSenderStart/Synchronizer_0/LengthReg_reg[9]_i_3_CARRY4/O[3]
                         net (fo=1, routed)           0.000     0.129    SPI_FLASH_Programmer_0/SPI_CommandSender_0/I13
    SLICE_X49Y137        FDRE                                         r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/LengthReg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_66M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          0.826    -0.539    SPI_FLASH_Programmer_0/SPI_CommandSender_0/CLK
    SLICE_X49Y137                                                     r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/LengthReg_reg[11]/C
                         clock pessimism              0.475    -0.064    
    SLICE_X49Y137        FDRE (Hold_fdre_C_D)         0.105     0.041    SPI_FLASH_Programmer_0/SPI_CommandSender_0/LengthReg_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.041    
                         arrival time                           0.129    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_RADDR_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            SPI_FLASH_Programmer_0/WriteBuf/RamData_reg/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             CLK_66M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_66M rise@0.000ns - CLK_66M rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.164ns (49.451%)  route 0.168ns (50.549%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.408ns
    Source Clock Delay      (SCD):    -0.241ns
    Clock Pessimism Removal (CPR):    -0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_66M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          0.644    -0.241    SPI_FLASH_Programmer_0/SPI_CommandSender_0/CLK
    SLICE_X62Y156                                                     r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_RADDR_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y156        FDRE (Prop_fdre_C_Q)         0.164    -0.077 r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_RADDR_reg[3]/Q
                         net (fo=5, routed)           0.168     0.090    SPI_FLASH_Programmer_0/WriteBuf/O2[3]
    RAMB18_X1Y62         RAMB18E1                                     r  SPI_FLASH_Programmer_0/WriteBuf/RamData_reg/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_66M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          0.958    -0.408    SPI_FLASH_Programmer_0/WriteBuf/CLK
    RAMB18_X1Y62                                                      r  SPI_FLASH_Programmer_0/WriteBuf/RamData_reg/CLKBWRCLK
                         clock pessimism              0.221    -0.187    
    RAMB18_X1Y62         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183    -0.004    SPI_FLASH_Programmer_0/WriteBuf/RamData_reg
  -------------------------------------------------------------------
                         required time                          0.004    
                         arrival time                           0.090    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_WADDR_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_0/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             CLK_66M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_66M rise@0.000ns - CLK_66M rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.127%)  route 0.219ns (60.873%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.473ns
    Source Clock Delay      (SCD):    -0.305ns
    Clock Pessimism Removal (CPR):    -0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_66M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          0.581    -0.305    SPI_FLASH_Programmer_0/SPI_CommandSender_0/CLK
    SLICE_X72Y130                                                     r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_WADDR_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y130        FDRE (Prop_fdre_C_Q)         0.141    -0.164 r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_WADDR_reg[11]/Q
                         net (fo=3, routed)           0.219     0.056    SPI_FLASH_Programmer_0/ReadBuf/out[11]
    RAMB36_X2Y26         RAMB36E1                                     r  SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_0/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_66M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          0.892    -0.473    SPI_FLASH_Programmer_0/ReadBuf/CLK
    RAMB36_X2Y26                                                      r  SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_0/CLKARDCLK
                         clock pessimism              0.224    -0.249    
    RAMB36_X2Y26         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183    -0.066    SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_0
  -------------------------------------------------------------------
                         required time                          0.066    
                         arrival time                           0.056    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_WADDR_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_0/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             CLK_66M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_66M rise@0.000ns - CLK_66M rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.398%)  route 0.226ns (61.602%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.473ns
    Source Clock Delay      (SCD):    -0.307ns
    Clock Pessimism Removal (CPR):    -0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_66M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          0.579    -0.307    SPI_FLASH_Programmer_0/SPI_CommandSender_0/CLK
    SLICE_X72Y128                                                     r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_WADDR_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.166 r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_WADDR_reg[2]/Q
                         net (fo=3, routed)           0.226     0.060    SPI_FLASH_Programmer_0/ReadBuf/out[2]
    RAMB36_X2Y26         RAMB36E1                                     r  SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_0/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_66M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          0.892    -0.473    SPI_FLASH_Programmer_0/ReadBuf/CLK
    RAMB36_X2Y26                                                      r  SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_0/CLKARDCLK
                         clock pessimism              0.224    -0.249    
    RAMB36_X2Y26         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.066    SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_0
  -------------------------------------------------------------------
                         required time                          0.066    
                         arrival time                           0.060    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_RADDR_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            SPI_FLASH_Programmer_0/WriteBuf/RamData_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             CLK_66M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_66M rise@0.000ns - CLK_66M rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.164ns (42.208%)  route 0.225ns (57.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.408ns
    Source Clock Delay      (SCD):    -0.241ns
    Clock Pessimism Removal (CPR):    -0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_66M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          0.644    -0.241    SPI_FLASH_Programmer_0/SPI_CommandSender_0/CLK
    SLICE_X62Y155                                                     r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_RADDR_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y155        FDRE (Prop_fdre_C_Q)         0.164    -0.077 r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_RADDR_reg[5]/Q
                         net (fo=3, routed)           0.225     0.147    SPI_FLASH_Programmer_0/WriteBuf/O2[5]
    RAMB18_X1Y62         RAMB18E1                                     r  SPI_FLASH_Programmer_0/WriteBuf/RamData_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_66M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          0.958    -0.408    SPI_FLASH_Programmer_0/WriteBuf/CLK
    RAMB18_X1Y62                                                      r  SPI_FLASH_Programmer_0/WriteBuf/RamData_reg/CLKBWRCLK
                         clock pessimism              0.221    -0.187    
    RAMB18_X1Y62         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.004    SPI_FLASH_Programmer_0/WriteBuf/RamData_reg
  -------------------------------------------------------------------
                         required time                          0.004    
                         arrival time                           0.147    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/ShiftReg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_1/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             CLK_66M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_66M rise@0.000ns - CLK_66M rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.141ns (27.915%)  route 0.364ns (72.085%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.468ns
    Source Clock Delay      (SCD):    -0.299ns
    Clock Pessimism Removal (CPR):    -0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_66M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          0.587    -0.299    SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/CLK
    SLICE_X73Y139                                                     r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/ShiftReg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y139        FDRE (Prop_fdre_C_Q)         0.141    -0.158 r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/ShiftReg_reg[6]/Q
                         net (fo=2, routed)           0.364     0.206    SPI_FLASH_Programmer_0/ReadBuf/Q[6]
    RAMB36_X2Y27         RAMB36E1                                     r  SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_1/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_66M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          0.897    -0.468    SPI_FLASH_Programmer_0/ReadBuf/CLK
    RAMB36_X2Y27                                                      r  SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_1/CLKARDCLK
                         clock pessimism              0.224    -0.244    
    RAMB36_X2Y27         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296     0.052    SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_1
  -------------------------------------------------------------------
                         required time                         -0.052    
                         arrival time                           0.206    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/ShiftReg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_1/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             CLK_66M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_66M rise@0.000ns - CLK_66M rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.141ns (27.793%)  route 0.366ns (72.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.468ns
    Source Clock Delay      (SCD):    -0.299ns
    Clock Pessimism Removal (CPR):    -0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_66M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          0.587    -0.299    SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/CLK
    SLICE_X73Y139                                                     r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/ShiftReg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y139        FDRE (Prop_fdre_C_Q)         0.141    -0.158 r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/ShiftReg_reg[7]/Q
                         net (fo=1, routed)           0.366     0.209    SPI_FLASH_Programmer_0/ReadBuf/Q[7]
    RAMB36_X2Y27         RAMB36E1                                     r  SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_1/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_66M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          0.897    -0.468    SPI_FLASH_Programmer_0/ReadBuf/CLK
    RAMB36_X2Y27                                                      r  SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_1/CLKARDCLK
                         clock pessimism              0.224    -0.244    
    RAMB36_X2Y27         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.296     0.052    SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_1
  -------------------------------------------------------------------
                         required time                         -0.052    
                         arrival time                           0.209    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_RADDR_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            SPI_FLASH_Programmer_0/WriteBuf/RamData_reg/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             CLK_66M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_66M rise@0.000ns - CLK_66M rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.164ns (41.003%)  route 0.236ns (58.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.408ns
    Source Clock Delay      (SCD):    -0.241ns
    Clock Pessimism Removal (CPR):    -0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_66M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          0.644    -0.241    SPI_FLASH_Programmer_0/SPI_CommandSender_0/CLK
    SLICE_X62Y156                                                     r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_RADDR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y156        FDRE (Prop_fdre_C_Q)         0.164    -0.077 r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_RADDR_reg[0]/Q
                         net (fo=8, routed)           0.236     0.159    SPI_FLASH_Programmer_0/WriteBuf/O2[0]
    RAMB18_X1Y62         RAMB18E1                                     r  SPI_FLASH_Programmer_0/WriteBuf/RamData_reg/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_66M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          0.958    -0.408    SPI_FLASH_Programmer_0/WriteBuf/CLK
    RAMB18_X1Y62                                                      r  SPI_FLASH_Programmer_0/WriteBuf/RamData_reg/CLKBWRCLK
                         clock pessimism              0.221    -0.187    
    RAMB18_X1Y62         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183    -0.004    SPI_FLASH_Programmer_0/WriteBuf/RamData_reg
  -------------------------------------------------------------------
                         required time                          0.004    
                         arrival time                           0.159    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_RADDR_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            SPI_FLASH_Programmer_0/WriteBuf/RamData_reg/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             CLK_66M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_66M rise@0.000ns - CLK_66M rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.164ns (40.986%)  route 0.236ns (59.014%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.408ns
    Source Clock Delay      (SCD):    -0.241ns
    Clock Pessimism Removal (CPR):    -0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_66M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          0.644    -0.241    SPI_FLASH_Programmer_0/SPI_CommandSender_0/CLK
    SLICE_X62Y156                                                     r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_RADDR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y156        FDRE (Prop_fdre_C_Q)         0.164    -0.077 r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_RADDR_reg[1]/Q
                         net (fo=7, routed)           0.236     0.159    SPI_FLASH_Programmer_0/WriteBuf/O2[1]
    RAMB18_X1Y62         RAMB18E1                                     r  SPI_FLASH_Programmer_0/WriteBuf/RamData_reg/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_66M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          0.958    -0.408    SPI_FLASH_Programmer_0/WriteBuf/CLK
    RAMB18_X1Y62                                                      r  SPI_FLASH_Programmer_0/WriteBuf/RamData_reg/CLKBWRCLK
                         clock pessimism              0.221    -0.187    
    RAMB18_X1Y62         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183    -0.004    SPI_FLASH_Programmer_0/WriteBuf/RamData_reg
  -------------------------------------------------------------------
                         required time                          0.004    
                         arrival time                           0.159    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 SPI_FLASH_Programmer_0/SynchronizerNbit_Length/Synchronizer1bit[8].Synchronizer_0/DoubleFFSynchronizerFF1/C
                            (rising edge-triggered cell FDCE clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            SPI_FLASH_Programmer_0/SynchronizerNbit_Length/Synchronizer1bit[8].Synchronizer_0/DoubleFFSynchronizerFF2/D
                            (rising edge-triggered cell FDCE clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             CLK_66M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_66M rise@0.000ns - CLK_66M rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.136%)  route 0.115ns (44.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.539ns
    Source Clock Delay      (SCD):    -0.328ns
    Clock Pessimism Removal (CPR):    -0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_66M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          0.558    -0.328    SPI_FLASH_Programmer_0/SynchronizerNbit_Length/Synchronizer1bit[8].Synchronizer_0/CLK
    SLICE_X47Y139                                                     r  SPI_FLASH_Programmer_0/SynchronizerNbit_Length/Synchronizer1bit[8].Synchronizer_0/DoubleFFSynchronizerFF1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y139        FDCE (Prop_fdce_C_Q)         0.141    -0.187 r  SPI_FLASH_Programmer_0/SynchronizerNbit_Length/Synchronizer1bit[8].Synchronizer_0/DoubleFFSynchronizerFF1/Q
                         net (fo=1, routed)           0.115    -0.072    SPI_FLASH_Programmer_0/SynchronizerNbit_Length/Synchronizer1bit[8].Synchronizer_0/temp
    SLICE_X47Y137        FDCE                                         r  SPI_FLASH_Programmer_0/SynchronizerNbit_Length/Synchronizer1bit[8].Synchronizer_0/DoubleFFSynchronizerFF2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_66M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          0.826    -0.539    SPI_FLASH_Programmer_0/SynchronizerNbit_Length/Synchronizer1bit[8].Synchronizer_0/CLK
    SLICE_X47Y137                                                     r  SPI_FLASH_Programmer_0/SynchronizerNbit_Length/Synchronizer1bit[8].Synchronizer_0/DoubleFFSynchronizerFF2/C
                         clock pessimism              0.225    -0.314    
    SLICE_X47Y137        FDCE (Hold_fdce_C_D)         0.070    -0.244    SPI_FLASH_Programmer_0/SynchronizerNbit_Length/Synchronizer1bit[8].Synchronizer_0/DoubleFFSynchronizerFF2
  -------------------------------------------------------------------
                         required time                          0.244    
                         arrival time                          -0.072    
  -------------------------------------------------------------------
                         slack                                  0.172    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_66M
Waveform:           { 0 7.5 }
Period:             15.000
Sources:            { ClockManager_0/MMCM_0/MMCM_1/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170     15.000  12.830   RAMB36_X2Y26     SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170     15.000  12.830   RAMB36_X2Y27     SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170     15.000  12.830   RAMB18_X1Y62     SPI_FLASH_Programmer_0/WriteBuf/RamData_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592     15.000  13.408   BUFGCTRL_X0Y22   ClockManager_0/MMCM_0/BUFG_CLK_66M/I
Min Period        n/a     FDRE/C              n/a            1.474     15.000  13.526   OLOGIC_X0Y98     SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/SPI_MOSI_reg/C
Min Period        n/a     FDRE/C              n/a            1.474     15.000  13.526   OLOGIC_X0Y96     SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/SPI_SCLK_reg/C
Min Period        n/a     FDRE/C              n/a            1.474     15.000  13.526   ILOGIC_X0Y97     SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/ShiftReg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.474     15.000  13.526   OLOGIC_X0Y88     SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_SS_N_reg/C
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249     15.000  13.751   MMCME2_ADV_X0Y2  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000     15.000  14.000   SLICE_X51Y137    SPI_FLASH_Programmer_0/SPI_CommandSender_0/CurrentState_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360   15.000  198.360  MMCME2_ADV_X0Y2  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
Low Pulse Width   Fast    FDRE/C              n/a            0.500     7.500   7.000    SLICE_X51Y137    SPI_FLASH_Programmer_0/SPI_CommandSender_0/CurrentState_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500     7.500   7.000    SLICE_X60Y139    SPI_FLASH_Programmer_0/SPI_CommandSender_0/CurrentState_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500     7.500   7.000    SLICE_X49Y135    SPI_FLASH_Programmer_0/SPI_CommandSender_0/LengthReg_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500     7.500   7.000    SLICE_X49Y137    SPI_FLASH_Programmer_0/SPI_CommandSender_0/LengthReg_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500     7.500   7.000    SLICE_X49Y137    SPI_FLASH_Programmer_0/SPI_CommandSender_0/LengthReg_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500     7.500   7.000    SLICE_X49Y137    SPI_FLASH_Programmer_0/SPI_CommandSender_0/LengthReg_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500     7.500   7.000    SLICE_X49Y137    SPI_FLASH_Programmer_0/SPI_CommandSender_0/LengthReg_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500     7.500   7.000    SLICE_X49Y138    SPI_FLASH_Programmer_0/SPI_CommandSender_0/LengthReg_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500     7.500   7.000    SLICE_X49Y138    SPI_FLASH_Programmer_0/SPI_CommandSender_0/LengthReg_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500     7.500   7.000    SLICE_X49Y135    SPI_FLASH_Programmer_0/SPI_CommandSender_0/LengthReg_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500     7.500   7.000    SLICE_X51Y137    SPI_FLASH_Programmer_0/SPI_CommandSender_0/CurrentState_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500     7.500   7.000    SLICE_X49Y135    SPI_FLASH_Programmer_0/SPI_CommandSender_0/LengthReg_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500     7.500   7.000    SLICE_X49Y137    SPI_FLASH_Programmer_0/SPI_CommandSender_0/LengthReg_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500     7.500   7.000    SLICE_X49Y137    SPI_FLASH_Programmer_0/SPI_CommandSender_0/LengthReg_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500     7.500   7.000    SLICE_X49Y135    SPI_FLASH_Programmer_0/SPI_CommandSender_0/LengthReg_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500     7.500   7.000    SLICE_X49Y135    SPI_FLASH_Programmer_0/SPI_CommandSender_0/LengthReg_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500     7.500   7.000    SLICE_X49Y135    SPI_FLASH_Programmer_0/SPI_CommandSender_0/LengthReg_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500     7.500   7.000    SLICE_X49Y136    SPI_FLASH_Programmer_0/SPI_CommandSender_0/LengthReg_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500     7.500   7.000    SLICE_X49Y136    SPI_FLASH_Programmer_0/SPI_CommandSender_0/LengthReg_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500     7.500   7.000    SLICE_X49Y136    SPI_FLASH_Programmer_0/SPI_CommandSender_0/LengthReg_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLK_6M
  To Clock:  CLK_6M

Setup :            0  Failing Endpoints,  Worst Slack      159.732ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.145ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       46.693ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             159.732ns  (required time - arrival time)
  Source:                 ADC_0/ADC_Core_HG2/DelayedAdcData_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            ADC_0/ADC_EventBuffer_HG2/DualPortRam_1/RamData_reg/WEBWE[2]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             CLK_6M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (CLK_6M rise@166.667ns - CLK_6M rise@0.000ns)
  Data Path Delay:        6.292ns  (logic 1.466ns (23.301%)  route 4.826ns (76.699%))
  Logic Levels:           4  (CARRY4=2 LUT4=2)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.301ns = ( 166.366 - 166.667 ) 
    Source Clock Delay      (SCD):    0.253ns
    Clock Pessimism Removal (CPR):    0.439ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.075ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.461     0.253    ADC_0/ADC_Core_HG2/CLK
    ILOGIC_X1Y111                                                     r  ADC_0/ADC_Core_HG2/DelayedAdcData_reg[3]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y111        FDCE (Prop_fdce_C_Q)         0.448     0.701 r  ADC_0/ADC_Core_HG2/DelayedAdcData_reg[3]/Q
                         net (fo=4, routed)           2.765     3.466    ADC_0/ADC_Core_HG2/PedestalSuppressionRam/Q[3]
    SLICE_X57Y121        LUT4 (Prop_lut4_I1_O)        0.154     3.620 r  ADC_0/ADC_Core_HG2/PedestalSuppressionRam/RamData_reg_i_50__1/O
                         net (fo=1, routed)           0.000     3.620    ADC_0/ADC_Core_HG2/PedestalSuppressionRam/n_0_RamData_reg_i_50__1
    SLICE_X57Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     4.077 r  ADC_0/ADC_Core_HG2/PedestalSuppressionRam/RamData_reg_i_39__0/CO[3]
                         net (fo=1, routed)           0.000     4.077    ADC_0/ADC_Core_HG2/PedestalSuppressionRam/n_0_RamData_reg_i_39__0
    SLICE_X57Y122        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     4.209 r  ADC_0/ADC_Core_HG2/PedestalSuppressionRam/RamData_reg_i_36__0/CO[1]
                         net (fo=3, routed)           1.175     5.384    ADC_0/ADC_Core_HG2/PedestalSuppressionRam/ltOp
    SLICE_X64Y119        LUT4 (Prop_lut4_I0_O)        0.275     5.659 r  ADC_0/ADC_Core_HG2/PedestalSuppressionRam/RamData_reg_i_33__3/O
                         net (fo=4, routed)           0.886     6.545    ADC_0/ADC_EventBuffer_HG2/DualPortRam_1/WEBWE[0]
    RAMB18_X1Y47         RAMB18E1                                     r  ADC_0/ADC_EventBuffer_HG2/DualPortRam_1/RamData_reg/WEBWE[2]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)   166.667   166.667 r  
    D18                                               0.000   166.667 r  EXTCLK50M
                         net (fo=0)                   0.000   166.667    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   168.065 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   169.069    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   162.704 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   163.562    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   163.635 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.373   165.008    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   165.085 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.281   166.366    ADC_0/ADC_EventBuffer_HG2/DualPortRam_1/CLK
    RAMB18_X1Y47                                                      r  ADC_0/ADC_EventBuffer_HG2/DualPortRam_1/RamData_reg/CLKBWRCLK
                         clock pessimism              0.439   166.804    
                         clock uncertainty           -0.052   166.753    
    RAMB18_X1Y47         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[2])
                                                     -0.476   166.277    ADC_0/ADC_EventBuffer_HG2/DualPortRam_1/RamData_reg
  -------------------------------------------------------------------
                         required time                        166.277    
                         arrival time                          -6.545    
  -------------------------------------------------------------------
                         slack                                159.732    

Slack (MET) :             159.771ns  (required time - arrival time)
  Source:                 ADC_0/ADC_Core_LG2/DelayedAdcData_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            ADC_0/ADC_EventBuffer_LG2/DualPortRam_1/RamData_reg/WEBWE[0]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             CLK_6M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (CLK_6M rise@166.667ns - CLK_6M rise@0.000ns)
  Data Path Delay:        6.243ns  (logic 1.449ns (23.210%)  route 4.794ns (76.790%))
  Logic Levels:           4  (CARRY4=2 LUT4=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.307ns = ( 166.360 - 166.667 ) 
    Source Clock Delay      (SCD):    0.257ns
    Clock Pessimism Removal (CPR):    0.439ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.075ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.465     0.257    ADC_0/ADC_Core_LG2/CLK
    ILOGIC_X1Y100                                                     r  ADC_0/ADC_Core_LG2/DelayedAdcData_reg[1]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y100        FDCE (Prop_fdce_C_Q)         0.448     0.705 r  ADC_0/ADC_Core_LG2/DelayedAdcData_reg[1]/Q
                         net (fo=4, routed)           2.923     3.628    ADC_0/ADC_Core_LG2/PedestalSuppressionRam/Q[1]
    SLICE_X48Y124        LUT4 (Prop_lut4_I1_O)        0.154     3.782 r  ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg_i_51__1/O
                         net (fo=1, routed)           0.000     3.782    ADC_0/ADC_Core_LG2/PedestalSuppressionRam/n_0_RamData_reg_i_51__1
    SLICE_X48Y124        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     4.222 r  ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg_i_39__1/CO[3]
                         net (fo=1, routed)           0.008     4.230    ADC_0/ADC_Core_LG2/PedestalSuppressionRam/n_0_RamData_reg_i_39__1
    SLICE_X48Y125        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     4.362 r  ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg_i_36__1/CO[1]
                         net (fo=3, routed)           0.994     5.356    ADC_0/ADC_Core_LG2/PedestalSuppressionRam/ltOp
    SLICE_X55Y122        LUT4 (Prop_lut4_I0_O)        0.275     5.631 r  ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg_i_33__5/O
                         net (fo=4, routed)           0.869     6.500    ADC_0/ADC_EventBuffer_LG2/DualPortRam_1/WEBWE[0]
    RAMB18_X1Y49         RAMB18E1                                     r  ADC_0/ADC_EventBuffer_LG2/DualPortRam_1/RamData_reg/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)   166.667   166.667 r  
    D18                                               0.000   166.667 r  EXTCLK50M
                         net (fo=0)                   0.000   166.667    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   168.065 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   169.069    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   162.704 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   163.562    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   163.635 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.373   165.008    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   165.085 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.275   166.360    ADC_0/ADC_EventBuffer_LG2/DualPortRam_1/CLK
    RAMB18_X1Y49                                                      r  ADC_0/ADC_EventBuffer_LG2/DualPortRam_1/RamData_reg/CLKBWRCLK
                         clock pessimism              0.439   166.798    
                         clock uncertainty           -0.052   166.747    
    RAMB18_X1Y49         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[0])
                                                     -0.476   166.271    ADC_0/ADC_EventBuffer_LG2/DualPortRam_1/RamData_reg
  -------------------------------------------------------------------
                         required time                        166.271    
                         arrival time                          -6.500    
  -------------------------------------------------------------------
                         slack                                159.771    

Slack (MET) :             159.795ns  (required time - arrival time)
  Source:                 ADC_0/ADC_Core_HG2/DelayedAdcData_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            ADC_0/ADC_EventBuffer_HG2/DualPortRam_1/RamData_reg/WEBWE[0]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             CLK_6M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (CLK_6M rise@166.667ns - CLK_6M rise@0.000ns)
  Data Path Delay:        6.229ns  (logic 1.466ns (23.534%)  route 4.763ns (76.466%))
  Logic Levels:           4  (CARRY4=2 LUT4=2)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.301ns = ( 166.366 - 166.667 ) 
    Source Clock Delay      (SCD):    0.253ns
    Clock Pessimism Removal (CPR):    0.439ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.075ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.461     0.253    ADC_0/ADC_Core_HG2/CLK
    ILOGIC_X1Y111                                                     r  ADC_0/ADC_Core_HG2/DelayedAdcData_reg[3]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y111        FDCE (Prop_fdce_C_Q)         0.448     0.701 r  ADC_0/ADC_Core_HG2/DelayedAdcData_reg[3]/Q
                         net (fo=4, routed)           2.765     3.466    ADC_0/ADC_Core_HG2/PedestalSuppressionRam/Q[3]
    SLICE_X57Y121        LUT4 (Prop_lut4_I1_O)        0.154     3.620 r  ADC_0/ADC_Core_HG2/PedestalSuppressionRam/RamData_reg_i_50__1/O
                         net (fo=1, routed)           0.000     3.620    ADC_0/ADC_Core_HG2/PedestalSuppressionRam/n_0_RamData_reg_i_50__1
    SLICE_X57Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     4.077 r  ADC_0/ADC_Core_HG2/PedestalSuppressionRam/RamData_reg_i_39__0/CO[3]
                         net (fo=1, routed)           0.000     4.077    ADC_0/ADC_Core_HG2/PedestalSuppressionRam/n_0_RamData_reg_i_39__0
    SLICE_X57Y122        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     4.209 r  ADC_0/ADC_Core_HG2/PedestalSuppressionRam/RamData_reg_i_36__0/CO[1]
                         net (fo=3, routed)           1.175     5.384    ADC_0/ADC_Core_HG2/PedestalSuppressionRam/ltOp
    SLICE_X64Y119        LUT4 (Prop_lut4_I0_O)        0.275     5.659 r  ADC_0/ADC_Core_HG2/PedestalSuppressionRam/RamData_reg_i_33__3/O
                         net (fo=4, routed)           0.823     6.482    ADC_0/ADC_EventBuffer_HG2/DualPortRam_1/WEBWE[0]
    RAMB18_X1Y47         RAMB18E1                                     r  ADC_0/ADC_EventBuffer_HG2/DualPortRam_1/RamData_reg/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)   166.667   166.667 r  
    D18                                               0.000   166.667 r  EXTCLK50M
                         net (fo=0)                   0.000   166.667    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   168.065 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   169.069    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   162.704 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   163.562    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   163.635 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.373   165.008    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   165.085 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.281   166.366    ADC_0/ADC_EventBuffer_HG2/DualPortRam_1/CLK
    RAMB18_X1Y47                                                      r  ADC_0/ADC_EventBuffer_HG2/DualPortRam_1/RamData_reg/CLKBWRCLK
                         clock pessimism              0.439   166.804    
                         clock uncertainty           -0.052   166.753    
    RAMB18_X1Y47         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[0])
                                                     -0.476   166.277    ADC_0/ADC_EventBuffer_HG2/DualPortRam_1/RamData_reg
  -------------------------------------------------------------------
                         required time                        166.277    
                         arrival time                          -6.482    
  -------------------------------------------------------------------
                         slack                                159.795    

Slack (MET) :             159.832ns  (required time - arrival time)
  Source:                 ADC_0/ADC_Core_LG2/DelayedAdcData_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            ADC_0/ADC_EventBuffer_LG2/DualPortRam_1/RamData_reg/WEBWE[1]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             CLK_6M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (CLK_6M rise@166.667ns - CLK_6M rise@0.000ns)
  Data Path Delay:        6.182ns  (logic 1.449ns (23.438%)  route 4.733ns (76.562%))
  Logic Levels:           4  (CARRY4=2 LUT4=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.307ns = ( 166.360 - 166.667 ) 
    Source Clock Delay      (SCD):    0.257ns
    Clock Pessimism Removal (CPR):    0.439ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.075ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.465     0.257    ADC_0/ADC_Core_LG2/CLK
    ILOGIC_X1Y100                                                     r  ADC_0/ADC_Core_LG2/DelayedAdcData_reg[1]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y100        FDCE (Prop_fdce_C_Q)         0.448     0.705 r  ADC_0/ADC_Core_LG2/DelayedAdcData_reg[1]/Q
                         net (fo=4, routed)           2.923     3.628    ADC_0/ADC_Core_LG2/PedestalSuppressionRam/Q[1]
    SLICE_X48Y124        LUT4 (Prop_lut4_I1_O)        0.154     3.782 r  ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg_i_51__1/O
                         net (fo=1, routed)           0.000     3.782    ADC_0/ADC_Core_LG2/PedestalSuppressionRam/n_0_RamData_reg_i_51__1
    SLICE_X48Y124        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     4.222 r  ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg_i_39__1/CO[3]
                         net (fo=1, routed)           0.008     4.230    ADC_0/ADC_Core_LG2/PedestalSuppressionRam/n_0_RamData_reg_i_39__1
    SLICE_X48Y125        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     4.362 r  ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg_i_36__1/CO[1]
                         net (fo=3, routed)           0.994     5.356    ADC_0/ADC_Core_LG2/PedestalSuppressionRam/ltOp
    SLICE_X55Y122        LUT4 (Prop_lut4_I0_O)        0.275     5.631 r  ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg_i_33__5/O
                         net (fo=4, routed)           0.808     6.439    ADC_0/ADC_EventBuffer_LG2/DualPortRam_1/WEBWE[0]
    RAMB18_X1Y49         RAMB18E1                                     r  ADC_0/ADC_EventBuffer_LG2/DualPortRam_1/RamData_reg/WEBWE[1]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)   166.667   166.667 r  
    D18                                               0.000   166.667 r  EXTCLK50M
                         net (fo=0)                   0.000   166.667    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   168.065 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   169.069    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   162.704 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   163.562    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   163.635 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.373   165.008    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   165.085 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.275   166.360    ADC_0/ADC_EventBuffer_LG2/DualPortRam_1/CLK
    RAMB18_X1Y49                                                      r  ADC_0/ADC_EventBuffer_LG2/DualPortRam_1/RamData_reg/CLKBWRCLK
                         clock pessimism              0.439   166.798    
                         clock uncertainty           -0.052   166.747    
    RAMB18_X1Y49         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[1])
                                                     -0.476   166.271    ADC_0/ADC_EventBuffer_LG2/DualPortRam_1/RamData_reg
  -------------------------------------------------------------------
                         required time                        166.271    
                         arrival time                          -6.439    
  -------------------------------------------------------------------
                         slack                                159.832    

Slack (MET) :             159.851ns  (required time - arrival time)
  Source:                 ADC_0/ADC_Core_LG2/DelayedAdcData_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            ADC_0/ADC_EventBuffer_LG2/DualPortRam_0/RamData_reg/WEBWE[3]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             CLK_6M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (CLK_6M rise@166.667ns - CLK_6M rise@0.000ns)
  Data Path Delay:        6.163ns  (logic 1.449ns (23.512%)  route 4.714ns (76.488%))
  Logic Levels:           4  (CARRY4=2 LUT4=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.307ns = ( 166.360 - 166.667 ) 
    Source Clock Delay      (SCD):    0.257ns
    Clock Pessimism Removal (CPR):    0.439ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.075ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.465     0.257    ADC_0/ADC_Core_LG2/CLK
    ILOGIC_X1Y100                                                     r  ADC_0/ADC_Core_LG2/DelayedAdcData_reg[1]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y100        FDCE (Prop_fdce_C_Q)         0.448     0.705 r  ADC_0/ADC_Core_LG2/DelayedAdcData_reg[1]/Q
                         net (fo=4, routed)           2.923     3.628    ADC_0/ADC_Core_LG2/PedestalSuppressionRam/Q[1]
    SLICE_X48Y124        LUT4 (Prop_lut4_I1_O)        0.154     3.782 r  ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg_i_51__1/O
                         net (fo=1, routed)           0.000     3.782    ADC_0/ADC_Core_LG2/PedestalSuppressionRam/n_0_RamData_reg_i_51__1
    SLICE_X48Y124        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     4.222 r  ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg_i_39__1/CO[3]
                         net (fo=1, routed)           0.008     4.230    ADC_0/ADC_Core_LG2/PedestalSuppressionRam/n_0_RamData_reg_i_39__1
    SLICE_X48Y125        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     4.362 r  ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg_i_36__1/CO[1]
                         net (fo=3, routed)           0.994     5.356    ADC_0/ADC_Core_LG2/PedestalSuppressionRam/ltOp
    SLICE_X55Y122        LUT4 (Prop_lut4_I0_O)        0.275     5.631 r  ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg_i_33__6/O
                         net (fo=4, routed)           0.789     6.420    ADC_0/ADC_EventBuffer_LG2/DualPortRam_0/O5[0]
    RAMB18_X1Y48         RAMB18E1                                     r  ADC_0/ADC_EventBuffer_LG2/DualPortRam_0/RamData_reg/WEBWE[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)   166.667   166.667 r  
    D18                                               0.000   166.667 r  EXTCLK50M
                         net (fo=0)                   0.000   166.667    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   168.065 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   169.069    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   162.704 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   163.562    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   163.635 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.373   165.008    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   165.085 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.275   166.360    ADC_0/ADC_EventBuffer_LG2/DualPortRam_0/CLK
    RAMB18_X1Y48                                                      r  ADC_0/ADC_EventBuffer_LG2/DualPortRam_0/RamData_reg/CLKBWRCLK
                         clock pessimism              0.439   166.798    
                         clock uncertainty           -0.052   166.747    
    RAMB18_X1Y48         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[3])
                                                     -0.476   166.271    ADC_0/ADC_EventBuffer_LG2/DualPortRam_0/RamData_reg
  -------------------------------------------------------------------
                         required time                        166.271    
                         arrival time                          -6.420    
  -------------------------------------------------------------------
                         slack                                159.851    

Slack (MET) :             159.868ns  (required time - arrival time)
  Source:                 ADC_0/ADC_Core_HG2/DelayedAdcData_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            ADC_0/ADC_EventBuffer_HG2/DualPortRam_0/RamData_reg/WEBWE[3]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             CLK_6M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (CLK_6M rise@166.667ns - CLK_6M rise@0.000ns)
  Data Path Delay:        6.156ns  (logic 1.466ns (23.816%)  route 4.690ns (76.184%))
  Logic Levels:           4  (CARRY4=2 LUT4=2)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.301ns = ( 166.366 - 166.667 ) 
    Source Clock Delay      (SCD):    0.253ns
    Clock Pessimism Removal (CPR):    0.439ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.075ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.461     0.253    ADC_0/ADC_Core_HG2/CLK
    ILOGIC_X1Y111                                                     r  ADC_0/ADC_Core_HG2/DelayedAdcData_reg[3]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y111        FDCE (Prop_fdce_C_Q)         0.448     0.701 r  ADC_0/ADC_Core_HG2/DelayedAdcData_reg[3]/Q
                         net (fo=4, routed)           2.765     3.466    ADC_0/ADC_Core_HG2/PedestalSuppressionRam/Q[3]
    SLICE_X57Y121        LUT4 (Prop_lut4_I1_O)        0.154     3.620 r  ADC_0/ADC_Core_HG2/PedestalSuppressionRam/RamData_reg_i_50__1/O
                         net (fo=1, routed)           0.000     3.620    ADC_0/ADC_Core_HG2/PedestalSuppressionRam/n_0_RamData_reg_i_50__1
    SLICE_X57Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     4.077 r  ADC_0/ADC_Core_HG2/PedestalSuppressionRam/RamData_reg_i_39__0/CO[3]
                         net (fo=1, routed)           0.000     4.077    ADC_0/ADC_Core_HG2/PedestalSuppressionRam/n_0_RamData_reg_i_39__0
    SLICE_X57Y122        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     4.209 r  ADC_0/ADC_Core_HG2/PedestalSuppressionRam/RamData_reg_i_36__0/CO[1]
                         net (fo=3, routed)           1.167     5.376    ADC_0/ADC_Core_HG2/PedestalSuppressionRam/ltOp
    SLICE_X64Y119        LUT4 (Prop_lut4_I0_O)        0.275     5.651 r  ADC_0/ADC_Core_HG2/PedestalSuppressionRam/RamData_reg_i_33__4/O
                         net (fo=4, routed)           0.757     6.409    ADC_0/ADC_EventBuffer_HG2/DualPortRam_0/O6[0]
    RAMB18_X1Y46         RAMB18E1                                     r  ADC_0/ADC_EventBuffer_HG2/DualPortRam_0/RamData_reg/WEBWE[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)   166.667   166.667 r  
    D18                                               0.000   166.667 r  EXTCLK50M
                         net (fo=0)                   0.000   166.667    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   168.065 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   169.069    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   162.704 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   163.562    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   163.635 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.373   165.008    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   165.085 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.281   166.366    ADC_0/ADC_EventBuffer_HG2/DualPortRam_0/CLK
    RAMB18_X1Y46                                                      r  ADC_0/ADC_EventBuffer_HG2/DualPortRam_0/RamData_reg/CLKBWRCLK
                         clock pessimism              0.439   166.804    
                         clock uncertainty           -0.052   166.753    
    RAMB18_X1Y46         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[3])
                                                     -0.476   166.277    ADC_0/ADC_EventBuffer_HG2/DualPortRam_0/RamData_reg
  -------------------------------------------------------------------
                         required time                        166.277    
                         arrival time                          -6.409    
  -------------------------------------------------------------------
                         slack                                159.868    

Slack (MET) :             159.914ns  (required time - arrival time)
  Source:                 ADC_0/ADC_Core_LG2/DelayedAdcData_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            ADC_0/ADC_EventBuffer_LG2/DualPortRam_1/RamData_reg/WEBWE[2]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             CLK_6M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (CLK_6M rise@166.667ns - CLK_6M rise@0.000ns)
  Data Path Delay:        6.100ns  (logic 1.449ns (23.753%)  route 4.651ns (76.247%))
  Logic Levels:           4  (CARRY4=2 LUT4=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.307ns = ( 166.360 - 166.667 ) 
    Source Clock Delay      (SCD):    0.257ns
    Clock Pessimism Removal (CPR):    0.439ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.075ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.465     0.257    ADC_0/ADC_Core_LG2/CLK
    ILOGIC_X1Y100                                                     r  ADC_0/ADC_Core_LG2/DelayedAdcData_reg[1]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y100        FDCE (Prop_fdce_C_Q)         0.448     0.705 r  ADC_0/ADC_Core_LG2/DelayedAdcData_reg[1]/Q
                         net (fo=4, routed)           2.923     3.628    ADC_0/ADC_Core_LG2/PedestalSuppressionRam/Q[1]
    SLICE_X48Y124        LUT4 (Prop_lut4_I1_O)        0.154     3.782 r  ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg_i_51__1/O
                         net (fo=1, routed)           0.000     3.782    ADC_0/ADC_Core_LG2/PedestalSuppressionRam/n_0_RamData_reg_i_51__1
    SLICE_X48Y124        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     4.222 r  ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg_i_39__1/CO[3]
                         net (fo=1, routed)           0.008     4.230    ADC_0/ADC_Core_LG2/PedestalSuppressionRam/n_0_RamData_reg_i_39__1
    SLICE_X48Y125        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     4.362 r  ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg_i_36__1/CO[1]
                         net (fo=3, routed)           0.994     5.356    ADC_0/ADC_Core_LG2/PedestalSuppressionRam/ltOp
    SLICE_X55Y122        LUT4 (Prop_lut4_I0_O)        0.275     5.631 r  ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg_i_33__5/O
                         net (fo=4, routed)           0.726     6.357    ADC_0/ADC_EventBuffer_LG2/DualPortRam_1/WEBWE[0]
    RAMB18_X1Y49         RAMB18E1                                     r  ADC_0/ADC_EventBuffer_LG2/DualPortRam_1/RamData_reg/WEBWE[2]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)   166.667   166.667 r  
    D18                                               0.000   166.667 r  EXTCLK50M
                         net (fo=0)                   0.000   166.667    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   168.065 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   169.069    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   162.704 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   163.562    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   163.635 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.373   165.008    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   165.085 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.275   166.360    ADC_0/ADC_EventBuffer_LG2/DualPortRam_1/CLK
    RAMB18_X1Y49                                                      r  ADC_0/ADC_EventBuffer_LG2/DualPortRam_1/RamData_reg/CLKBWRCLK
                         clock pessimism              0.439   166.798    
                         clock uncertainty           -0.052   166.747    
    RAMB18_X1Y49         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[2])
                                                     -0.476   166.271    ADC_0/ADC_EventBuffer_LG2/DualPortRam_1/RamData_reg
  -------------------------------------------------------------------
                         required time                        166.271    
                         arrival time                          -6.357    
  -------------------------------------------------------------------
                         slack                                159.914    

Slack (MET) :             159.929ns  (required time - arrival time)
  Source:                 ADC_0/ADC_Core_HG2/DelayedAdcData_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            ADC_0/ADC_EventBuffer_HG2/DualPortRam_0/RamData_reg/WEBWE[2]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             CLK_6M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (CLK_6M rise@166.667ns - CLK_6M rise@0.000ns)
  Data Path Delay:        6.095ns  (logic 1.466ns (24.053%)  route 4.629ns (75.947%))
  Logic Levels:           4  (CARRY4=2 LUT4=2)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.301ns = ( 166.366 - 166.667 ) 
    Source Clock Delay      (SCD):    0.253ns
    Clock Pessimism Removal (CPR):    0.439ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.075ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.461     0.253    ADC_0/ADC_Core_HG2/CLK
    ILOGIC_X1Y111                                                     r  ADC_0/ADC_Core_HG2/DelayedAdcData_reg[3]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y111        FDCE (Prop_fdce_C_Q)         0.448     0.701 r  ADC_0/ADC_Core_HG2/DelayedAdcData_reg[3]/Q
                         net (fo=4, routed)           2.765     3.466    ADC_0/ADC_Core_HG2/PedestalSuppressionRam/Q[3]
    SLICE_X57Y121        LUT4 (Prop_lut4_I1_O)        0.154     3.620 r  ADC_0/ADC_Core_HG2/PedestalSuppressionRam/RamData_reg_i_50__1/O
                         net (fo=1, routed)           0.000     3.620    ADC_0/ADC_Core_HG2/PedestalSuppressionRam/n_0_RamData_reg_i_50__1
    SLICE_X57Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     4.077 r  ADC_0/ADC_Core_HG2/PedestalSuppressionRam/RamData_reg_i_39__0/CO[3]
                         net (fo=1, routed)           0.000     4.077    ADC_0/ADC_Core_HG2/PedestalSuppressionRam/n_0_RamData_reg_i_39__0
    SLICE_X57Y122        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     4.209 r  ADC_0/ADC_Core_HG2/PedestalSuppressionRam/RamData_reg_i_36__0/CO[1]
                         net (fo=3, routed)           1.167     5.376    ADC_0/ADC_Core_HG2/PedestalSuppressionRam/ltOp
    SLICE_X64Y119        LUT4 (Prop_lut4_I0_O)        0.275     5.651 r  ADC_0/ADC_Core_HG2/PedestalSuppressionRam/RamData_reg_i_33__4/O
                         net (fo=4, routed)           0.697     6.348    ADC_0/ADC_EventBuffer_HG2/DualPortRam_0/O6[0]
    RAMB18_X1Y46         RAMB18E1                                     r  ADC_0/ADC_EventBuffer_HG2/DualPortRam_0/RamData_reg/WEBWE[2]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)   166.667   166.667 r  
    D18                                               0.000   166.667 r  EXTCLK50M
                         net (fo=0)                   0.000   166.667    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   168.065 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   169.069    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   162.704 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   163.562    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   163.635 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.373   165.008    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   165.085 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.281   166.366    ADC_0/ADC_EventBuffer_HG2/DualPortRam_0/CLK
    RAMB18_X1Y46                                                      r  ADC_0/ADC_EventBuffer_HG2/DualPortRam_0/RamData_reg/CLKBWRCLK
                         clock pessimism              0.439   166.804    
                         clock uncertainty           -0.052   166.753    
    RAMB18_X1Y46         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[2])
                                                     -0.476   166.277    ADC_0/ADC_EventBuffer_HG2/DualPortRam_0/RamData_reg
  -------------------------------------------------------------------
                         required time                        166.277    
                         arrival time                          -6.348    
  -------------------------------------------------------------------
                         slack                                159.929    

Slack (MET) :             159.994ns  (required time - arrival time)
  Source:                 ADC_0/ADC_Core_LG2/DelayedAdcData_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            ADC_0/ADC_EventBuffer_LG2/DualPortRam_0/RamData_reg/WEBWE[1]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             CLK_6M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (CLK_6M rise@166.667ns - CLK_6M rise@0.000ns)
  Data Path Delay:        6.020ns  (logic 1.449ns (24.069%)  route 4.571ns (75.931%))
  Logic Levels:           4  (CARRY4=2 LUT4=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.307ns = ( 166.360 - 166.667 ) 
    Source Clock Delay      (SCD):    0.257ns
    Clock Pessimism Removal (CPR):    0.439ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.075ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.465     0.257    ADC_0/ADC_Core_LG2/CLK
    ILOGIC_X1Y100                                                     r  ADC_0/ADC_Core_LG2/DelayedAdcData_reg[1]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y100        FDCE (Prop_fdce_C_Q)         0.448     0.705 r  ADC_0/ADC_Core_LG2/DelayedAdcData_reg[1]/Q
                         net (fo=4, routed)           2.923     3.628    ADC_0/ADC_Core_LG2/PedestalSuppressionRam/Q[1]
    SLICE_X48Y124        LUT4 (Prop_lut4_I1_O)        0.154     3.782 r  ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg_i_51__1/O
                         net (fo=1, routed)           0.000     3.782    ADC_0/ADC_Core_LG2/PedestalSuppressionRam/n_0_RamData_reg_i_51__1
    SLICE_X48Y124        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     4.222 r  ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg_i_39__1/CO[3]
                         net (fo=1, routed)           0.008     4.230    ADC_0/ADC_Core_LG2/PedestalSuppressionRam/n_0_RamData_reg_i_39__1
    SLICE_X48Y125        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     4.362 r  ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg_i_36__1/CO[1]
                         net (fo=3, routed)           0.994     5.356    ADC_0/ADC_Core_LG2/PedestalSuppressionRam/ltOp
    SLICE_X55Y122        LUT4 (Prop_lut4_I0_O)        0.275     5.631 r  ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg_i_33__6/O
                         net (fo=4, routed)           0.646     6.277    ADC_0/ADC_EventBuffer_LG2/DualPortRam_0/O5[0]
    RAMB18_X1Y48         RAMB18E1                                     r  ADC_0/ADC_EventBuffer_LG2/DualPortRam_0/RamData_reg/WEBWE[1]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)   166.667   166.667 r  
    D18                                               0.000   166.667 r  EXTCLK50M
                         net (fo=0)                   0.000   166.667    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   168.065 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   169.069    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   162.704 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   163.562    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   163.635 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.373   165.008    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   165.085 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.275   166.360    ADC_0/ADC_EventBuffer_LG2/DualPortRam_0/CLK
    RAMB18_X1Y48                                                      r  ADC_0/ADC_EventBuffer_LG2/DualPortRam_0/RamData_reg/CLKBWRCLK
                         clock pessimism              0.439   166.798    
                         clock uncertainty           -0.052   166.747    
    RAMB18_X1Y48         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[1])
                                                     -0.476   166.271    ADC_0/ADC_EventBuffer_LG2/DualPortRam_0/RamData_reg
  -------------------------------------------------------------------
                         required time                        166.271    
                         arrival time                          -6.277    
  -------------------------------------------------------------------
                         slack                                159.994    

Slack (MET) :             159.994ns  (required time - arrival time)
  Source:                 ADC_0/ADC_Core_LG2/DelayedAdcData_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            ADC_0/ADC_EventBuffer_LG2/DualPortRam_1/RamData_reg/WEBWE[3]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             CLK_6M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (CLK_6M rise@166.667ns - CLK_6M rise@0.000ns)
  Data Path Delay:        6.020ns  (logic 1.449ns (24.071%)  route 4.571ns (75.929%))
  Logic Levels:           4  (CARRY4=2 LUT4=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.307ns = ( 166.360 - 166.667 ) 
    Source Clock Delay      (SCD):    0.257ns
    Clock Pessimism Removal (CPR):    0.439ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.075ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.465     0.257    ADC_0/ADC_Core_LG2/CLK
    ILOGIC_X1Y100                                                     r  ADC_0/ADC_Core_LG2/DelayedAdcData_reg[1]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y100        FDCE (Prop_fdce_C_Q)         0.448     0.705 r  ADC_0/ADC_Core_LG2/DelayedAdcData_reg[1]/Q
                         net (fo=4, routed)           2.923     3.628    ADC_0/ADC_Core_LG2/PedestalSuppressionRam/Q[1]
    SLICE_X48Y124        LUT4 (Prop_lut4_I1_O)        0.154     3.782 r  ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg_i_51__1/O
                         net (fo=1, routed)           0.000     3.782    ADC_0/ADC_Core_LG2/PedestalSuppressionRam/n_0_RamData_reg_i_51__1
    SLICE_X48Y124        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     4.222 r  ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg_i_39__1/CO[3]
                         net (fo=1, routed)           0.008     4.230    ADC_0/ADC_Core_LG2/PedestalSuppressionRam/n_0_RamData_reg_i_39__1
    SLICE_X48Y125        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     4.362 r  ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg_i_36__1/CO[1]
                         net (fo=3, routed)           0.994     5.356    ADC_0/ADC_Core_LG2/PedestalSuppressionRam/ltOp
    SLICE_X55Y122        LUT4 (Prop_lut4_I0_O)        0.275     5.631 r  ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg_i_33__5/O
                         net (fo=4, routed)           0.646     6.277    ADC_0/ADC_EventBuffer_LG2/DualPortRam_1/WEBWE[0]
    RAMB18_X1Y49         RAMB18E1                                     r  ADC_0/ADC_EventBuffer_LG2/DualPortRam_1/RamData_reg/WEBWE[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)   166.667   166.667 r  
    D18                                               0.000   166.667 r  EXTCLK50M
                         net (fo=0)                   0.000   166.667    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   168.065 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   169.069    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   162.704 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   163.562    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   163.635 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.373   165.008    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   165.085 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.275   166.360    ADC_0/ADC_EventBuffer_LG2/DualPortRam_1/CLK
    RAMB18_X1Y49                                                      r  ADC_0/ADC_EventBuffer_LG2/DualPortRam_1/RamData_reg/CLKBWRCLK
                         clock pessimism              0.439   166.798    
                         clock uncertainty           -0.052   166.747    
    RAMB18_X1Y49         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[3])
                                                     -0.476   166.271    ADC_0/ADC_EventBuffer_LG2/DualPortRam_1/RamData_reg
  -------------------------------------------------------------------
                         required time                        166.271    
                         arrival time                          -6.277    
  -------------------------------------------------------------------
                         slack                                159.994    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 ADC_0/ADC_Core_HG1/Address_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            ADC_0/ADC_EventBuffer_HG1/DualPortRam_0/RamData_reg/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             CLK_6M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_6M rise@0.000ns - CLK_6M rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.209ns (40.625%)  route 0.305ns (59.375%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.492ns
    Source Clock Delay      (SCD):    -0.320ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.566    -0.320    ADC_0/ADC_Core_HG1/CLK
    SLICE_X10Y137                                                     r  ADC_0/ADC_Core_HG1/Address_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y137        FDCE (Prop_fdce_C_Q)         0.164    -0.156 r  ADC_0/ADC_Core_HG1/Address_reg[5]/Q
                         net (fo=5, routed)           0.150    -0.006    ADC_0/ADC_Core_HG1/Address_reg__0[5]
    SLICE_X9Y137         LUT5 (Prop_lut5_I1_O)        0.045     0.039 r  ADC_0/ADC_Core_HG1/RamData_reg_i_23__4/O
                         net (fo=1, routed)           0.155     0.195    ADC_0/ADC_EventBuffer_HG1/DualPortRam_0/O5[5]
    RAMB18_X0Y54         RAMB18E1                                     r  ADC_0/ADC_EventBuffer_HG1/DualPortRam_0/RamData_reg/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.873    -0.492    ADC_0/ADC_EventBuffer_HG1/DualPortRam_0/CLK
    RAMB18_X0Y54                                                      r  ADC_0/ADC_EventBuffer_HG1/DualPortRam_0/RamData_reg/CLKBWRCLK
                         clock pessimism              0.246    -0.246    
    RAMB18_X0Y54         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[5])
                                                      0.296     0.050    ADC_0/ADC_EventBuffer_HG1/DualPortRam_0/RamData_reg
  -------------------------------------------------------------------
                         required time                         -0.050    
                         arrival time                           0.195    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 GlobalSlowControl_0/SlowControl_1/SlowControlRegister_0/DOUT_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            GlobalSlowControl_0/SlowControl_1/Serializer_0/DataBuffer_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             CLK_6M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_6M rise@0.000ns - CLK_6M rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.078%)  route 0.110ns (43.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.537ns
    Source Clock Delay      (SCD):    -0.328ns
    Clock Pessimism Removal (CPR):    -0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.558    -0.328    GlobalSlowControl_0/SlowControl_1/SlowControlRegister_0/CLK
    SLICE_X39Y135                                                     r  GlobalSlowControl_0/SlowControl_1/SlowControlRegister_0/DOUT_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y135        FDRE (Prop_fdre_C_Q)         0.141    -0.187 r  GlobalSlowControl_0/SlowControl_1/SlowControlRegister_0/DOUT_reg[7]/Q
                         net (fo=1, routed)           0.110    -0.076    GlobalSlowControl_0/SlowControl_1/Serializer_0/I2[7]
    SLICE_X39Y136        FDCE                                         r  GlobalSlowControl_0/SlowControl_1/Serializer_0/DataBuffer_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.828    -0.537    GlobalSlowControl_0/SlowControl_1/Serializer_0/CLK
    SLICE_X39Y136                                                     r  GlobalSlowControl_0/SlowControl_1/Serializer_0/DataBuffer_reg[7]/C
                         clock pessimism              0.224    -0.313    
    SLICE_X39Y136        FDCE (Hold_fdce_C_D)         0.078    -0.235    GlobalSlowControl_0/SlowControl_1/Serializer_0/DataBuffer_reg[7]
  -------------------------------------------------------------------
                         required time                          0.235    
                         arrival time                          -0.076    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 GlobalSlowControl_0/SlowControl_2/SlowControlRegister_0/DOUT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            GlobalSlowControl_0/SlowControl_2/Serializer_0/DataBuffer_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             CLK_6M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_6M rise@0.000ns - CLK_6M rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.141ns (59.062%)  route 0.098ns (40.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.540ns
    Source Clock Delay      (SCD):    -0.329ns
    Clock Pessimism Removal (CPR):    -0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.557    -0.329    GlobalSlowControl_0/SlowControl_2/SlowControlRegister_0/CLK
    SLICE_X39Y133                                                     r  GlobalSlowControl_0/SlowControl_2/SlowControlRegister_0/DOUT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y133        FDRE (Prop_fdre_C_Q)         0.141    -0.188 r  GlobalSlowControl_0/SlowControl_2/SlowControlRegister_0/DOUT_reg[1]/Q
                         net (fo=1, routed)           0.098    -0.090    GlobalSlowControl_0/SlowControl_2/Serializer_0/I2[1]
    SLICE_X40Y132        FDCE                                         r  GlobalSlowControl_0/SlowControl_2/Serializer_0/DataBuffer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.826    -0.540    GlobalSlowControl_0/SlowControl_2/Serializer_0/CLK
    SLICE_X40Y132                                                     r  GlobalSlowControl_0/SlowControl_2/Serializer_0/DataBuffer_reg[1]/C
                         clock pessimism              0.224    -0.316    
    SLICE_X40Y132        FDCE (Hold_fdce_C_D)         0.066    -0.250    GlobalSlowControl_0/SlowControl_2/Serializer_0/DataBuffer_reg[1]
  -------------------------------------------------------------------
                         required time                          0.250    
                         arrival time                          -0.090    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 GlobalSlowControl_0/SlowControl_1/SlowControlRegister_0/DOUT_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            GlobalSlowControl_0/SlowControl_1/Serializer_0/DataBuffer_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             CLK_6M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_6M rise@0.000ns - CLK_6M rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.078%)  route 0.110ns (43.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.537ns
    Source Clock Delay      (SCD):    -0.328ns
    Clock Pessimism Removal (CPR):    -0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.558    -0.328    GlobalSlowControl_0/SlowControl_1/SlowControlRegister_0/CLK
    SLICE_X39Y135                                                     r  GlobalSlowControl_0/SlowControl_1/SlowControlRegister_0/DOUT_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y135        FDRE (Prop_fdre_C_Q)         0.141    -0.187 r  GlobalSlowControl_0/SlowControl_1/SlowControlRegister_0/DOUT_reg[6]/Q
                         net (fo=1, routed)           0.110    -0.076    GlobalSlowControl_0/SlowControl_1/Serializer_0/I2[6]
    SLICE_X39Y136        FDCE                                         r  GlobalSlowControl_0/SlowControl_1/Serializer_0/DataBuffer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.828    -0.537    GlobalSlowControl_0/SlowControl_1/Serializer_0/CLK
    SLICE_X39Y136                                                     r  GlobalSlowControl_0/SlowControl_1/Serializer_0/DataBuffer_reg[6]/C
                         clock pessimism              0.224    -0.313    
    SLICE_X39Y136        FDCE (Hold_fdce_C_D)         0.076    -0.237    GlobalSlowControl_0/SlowControl_1/Serializer_0/DataBuffer_reg[6]
  -------------------------------------------------------------------
                         required time                          0.237    
                         arrival time                          -0.076    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 GlobalSlowControl_0/SlowControl_2/SlowControlRegister_0/DOUT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            GlobalSlowControl_0/SlowControl_2/Serializer_0/DataBuffer_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             CLK_6M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_6M rise@0.000ns - CLK_6M rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.828%)  route 0.103ns (42.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.540ns
    Source Clock Delay      (SCD):    -0.329ns
    Clock Pessimism Removal (CPR):    -0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.557    -0.329    GlobalSlowControl_0/SlowControl_2/SlowControlRegister_0/CLK
    SLICE_X39Y133                                                     r  GlobalSlowControl_0/SlowControl_2/SlowControlRegister_0/DOUT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y133        FDRE (Prop_fdre_C_Q)         0.141    -0.188 r  GlobalSlowControl_0/SlowControl_2/SlowControlRegister_0/DOUT_reg[0]/Q
                         net (fo=1, routed)           0.103    -0.085    GlobalSlowControl_0/SlowControl_2/Serializer_0/I2[0]
    SLICE_X40Y132        FDCE                                         r  GlobalSlowControl_0/SlowControl_2/Serializer_0/DataBuffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.826    -0.540    GlobalSlowControl_0/SlowControl_2/Serializer_0/CLK
    SLICE_X40Y132                                                     r  GlobalSlowControl_0/SlowControl_2/Serializer_0/DataBuffer_reg[0]/C
                         clock pessimism              0.224    -0.316    
    SLICE_X40Y132        FDCE (Hold_fdce_C_D)         0.070    -0.246    GlobalSlowControl_0/SlowControl_2/Serializer_0/DataBuffer_reg[0]
  -------------------------------------------------------------------
                         required time                          0.246    
                         arrival time                          -0.085    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 GlobalSlowControl_0/SlowControl_1/Serializer_0/CurrentState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            GlobalSlowControl_0/SlowControl_1/Serializer_0/Count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             CLK_6M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_6M rise@0.000ns - CLK_6M rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.014%)  route 0.109ns (36.986%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.536ns
    Source Clock Delay      (SCD):    -0.327ns
    Clock Pessimism Removal (CPR):    -0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.559    -0.327    GlobalSlowControl_0/SlowControl_1/Serializer_0/CLK
    SLICE_X39Y137                                                     r  GlobalSlowControl_0/SlowControl_1/Serializer_0/CurrentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y137        FDCE (Prop_fdce_C_Q)         0.141    -0.186 r  GlobalSlowControl_0/SlowControl_1/Serializer_0/CurrentState_reg[0]/Q
                         net (fo=9, routed)           0.109    -0.077    GlobalSlowControl_0/SlowControl_1/Serializer_0/CurrentState[0]
    SLICE_X38Y137        LUT5 (Prop_lut5_I0_O)        0.045    -0.032 r  GlobalSlowControl_0/SlowControl_1/Serializer_0/Count[2]_i_2/O
                         net (fo=1, routed)           0.000    -0.032    GlobalSlowControl_0/SlowControl_1/Serializer_0/n_0_Count[2]_i_2
    SLICE_X38Y137        FDCE                                         r  GlobalSlowControl_0/SlowControl_1/Serializer_0/Count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.830    -0.536    GlobalSlowControl_0/SlowControl_1/Serializer_0/CLK
    SLICE_X38Y137                                                     r  GlobalSlowControl_0/SlowControl_1/Serializer_0/Count_reg[2]/C
                         clock pessimism              0.222    -0.314    
    SLICE_X38Y137        FDCE (Hold_fdce_C_D)         0.121    -0.193    GlobalSlowControl_0/SlowControl_1/Serializer_0/Count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.193    
                         arrival time                          -0.032    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 GlobalSlowControl_0/SlowControl_1/Serializer_0/Count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            GlobalSlowControl_0/SlowControl_1/Serializer_0/CurrentState_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             CLK_6M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_6M rise@0.000ns - CLK_6M rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.209ns (78.066%)  route 0.059ns (21.934%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.536ns
    Source Clock Delay      (SCD):    -0.327ns
    Clock Pessimism Removal (CPR):    -0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.559    -0.327    GlobalSlowControl_0/SlowControl_1/Serializer_0/CLK
    SLICE_X38Y137                                                     r  GlobalSlowControl_0/SlowControl_1/Serializer_0/Count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y137        FDCE (Prop_fdce_C_Q)         0.164    -0.163 f  GlobalSlowControl_0/SlowControl_1/Serializer_0/Count_reg[2]/Q
                         net (fo=3, routed)           0.059    -0.104    GlobalSlowControl_0/SlowControl_1/Serializer_0/Count[2]
    SLICE_X39Y137        LUT6 (Prop_lut6_I2_O)        0.045    -0.059 r  GlobalSlowControl_0/SlowControl_1/Serializer_0/CurrentState[0]_i_1__4/O
                         net (fo=1, routed)           0.000    -0.059    GlobalSlowControl_0/SlowControl_1/Serializer_0/NextState[0]
    SLICE_X39Y137        FDCE                                         r  GlobalSlowControl_0/SlowControl_1/Serializer_0/CurrentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.830    -0.536    GlobalSlowControl_0/SlowControl_1/Serializer_0/CLK
    SLICE_X39Y137                                                     r  GlobalSlowControl_0/SlowControl_1/Serializer_0/CurrentState_reg[0]/C
                         clock pessimism              0.222    -0.314    
    SLICE_X39Y137        FDCE (Hold_fdce_C_D)         0.092    -0.222    GlobalSlowControl_0/SlowControl_1/Serializer_0/CurrentState_reg[0]
  -------------------------------------------------------------------
                         required time                          0.222    
                         arrival time                          -0.059    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 ADC_0/ADC_Core_LG2/Channel_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            ADC_0/ADC_Core_LG2/DelayedChannel_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             CLK_6M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_6M rise@0.000ns - CLK_6M rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.141ns (28.917%)  route 0.347ns (71.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.554ns
    Source Clock Delay      (SCD):    -0.336ns
    Clock Pessimism Removal (CPR):    -0.475ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.550    -0.336    ADC_0/ADC_Core_LG2/CLK
    SLICE_X44Y126                                                     r  ADC_0/ADC_Core_LG2/Channel_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y126        FDCE (Prop_fdce_C_Q)         0.141    -0.195 r  ADC_0/ADC_Core_LG2/Channel_reg[2]/Q
                         net (fo=22, routed)          0.347     0.152    ADC_0/ADC_Core_LG2/Channel_reg__0[2]
    SLICE_X52Y124        FDCE                                         r  ADC_0/ADC_Core_LG2/DelayedChannel_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.811    -0.554    ADC_0/ADC_Core_LG2/CLK
    SLICE_X52Y124                                                     r  ADC_0/ADC_Core_LG2/DelayedChannel_reg[2]/C
                         clock pessimism              0.475    -0.079    
    SLICE_X52Y124        FDCE (Hold_fdce_C_D)         0.066    -0.013    ADC_0/ADC_Core_LG2/DelayedChannel_reg[2]
  -------------------------------------------------------------------
                         required time                          0.013    
                         arrival time                           0.152    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 GlobalSlowControl_0/SlowControl_1/SlowControlRegister_0/DOUT_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            GlobalSlowControl_0/SlowControl_1/Serializer_0/DataBuffer_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             CLK_6M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_6M rise@0.000ns - CLK_6M rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.078%)  route 0.110ns (43.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.537ns
    Source Clock Delay      (SCD):    -0.328ns
    Clock Pessimism Removal (CPR):    -0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.558    -0.328    GlobalSlowControl_0/SlowControl_1/SlowControlRegister_0/CLK
    SLICE_X39Y135                                                     r  GlobalSlowControl_0/SlowControl_1/SlowControlRegister_0/DOUT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y135        FDRE (Prop_fdre_C_Q)         0.141    -0.187 r  GlobalSlowControl_0/SlowControl_1/SlowControlRegister_0/DOUT_reg[5]/Q
                         net (fo=1, routed)           0.110    -0.076    GlobalSlowControl_0/SlowControl_1/Serializer_0/I2[5]
    SLICE_X39Y136        FDCE                                         r  GlobalSlowControl_0/SlowControl_1/Serializer_0/DataBuffer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.828    -0.537    GlobalSlowControl_0/SlowControl_1/Serializer_0/CLK
    SLICE_X39Y136                                                     r  GlobalSlowControl_0/SlowControl_1/Serializer_0/DataBuffer_reg[5]/C
                         clock pessimism              0.224    -0.313    
    SLICE_X39Y136        FDCE (Hold_fdce_C_D)         0.071    -0.242    GlobalSlowControl_0/SlowControl_1/Serializer_0/DataBuffer_reg[5]
  -------------------------------------------------------------------
                         required time                          0.242    
                         arrival time                          -0.076    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 GlobalSlowControl_0/SlowControl_2/Synchronizer_SelectSC/DoubleFFSynchronizerFF2/C
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            GlobalSlowControl_0/SlowControl_2/SyncSelectSCBuffer_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             CLK_6M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_6M rise@0.000ns - CLK_6M rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.136%)  route 0.115ns (44.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.538ns
    Source Clock Delay      (SCD):    -0.326ns
    Clock Pessimism Removal (CPR):    -0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.560    -0.326    GlobalSlowControl_0/SlowControl_2/Synchronizer_SelectSC/CLK
    SLICE_X35Y135                                                     r  GlobalSlowControl_0/SlowControl_2/Synchronizer_SelectSC/DoubleFFSynchronizerFF2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y135        FDCE (Prop_fdce_C_Q)         0.141    -0.185 r  GlobalSlowControl_0/SlowControl_2/Synchronizer_SelectSC/DoubleFFSynchronizerFF2/Q
                         net (fo=1, routed)           0.115    -0.070    GlobalSlowControl_0/SlowControl_2/n_0_Synchronizer_SelectSC
    SLICE_X35Y133        FDCE                                         r  GlobalSlowControl_0/SlowControl_2/SyncSelectSCBuffer_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.827    -0.538    GlobalSlowControl_0/SlowControl_2/CLK
    SLICE_X35Y133                                                     r  GlobalSlowControl_0/SlowControl_2/SyncSelectSCBuffer_reg/C
                         clock pessimism              0.225    -0.313    
    SLICE_X35Y133        FDCE (Hold_fdce_C_D)         0.070    -0.243    GlobalSlowControl_0/SlowControl_2/SyncSelectSCBuffer_reg
  -------------------------------------------------------------------
                         required time                          0.243    
                         arrival time                          -0.070    
  -------------------------------------------------------------------
                         slack                                  0.173    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_6M
Waveform:           { 0 83.3333 }
Period:             166.667
Sources:            { ClockManager_0/MMCM_0/MMCM_1/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual   Slack    Location         Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170     166.667  164.497  RAMB18_X0Y54     ADC_0/ADC_EventBuffer_HG1/DualPortRam_0/RamData_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170     166.667  164.497  RAMB18_X0Y53     ADC_0/ADC_EventBuffer_HG1/DualPortRam_1/RamData_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170     166.667  164.497  RAMB18_X1Y46     ADC_0/ADC_EventBuffer_HG2/DualPortRam_0/RamData_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170     166.667  164.497  RAMB18_X1Y47     ADC_0/ADC_EventBuffer_HG2/DualPortRam_1/RamData_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170     166.667  164.497  RAMB18_X0Y51     ADC_0/ADC_EventBuffer_LG1/DualPortRam_0/RamData_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170     166.667  164.497  RAMB18_X0Y50     ADC_0/ADC_EventBuffer_LG1/DualPortRam_1/RamData_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170     166.667  164.497  RAMB18_X1Y48     ADC_0/ADC_EventBuffer_LG2/DualPortRam_0/RamData_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170     166.667  164.497  RAMB18_X1Y49     ADC_0/ADC_EventBuffer_LG2/DualPortRam_1/RamData_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592     166.667  165.074  BUFGCTRL_X0Y23   ClockManager_0/MMCM_0/BUFG_CLK_6M/I
Min Period        n/a     FDCE/C              n/a            1.474     166.667  165.193  ILOGIC_X0Y109    ADC_0/ADC_Core_HG1/DelayedAdcData_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360   166.667  46.693   MMCME2_ADV_X0Y2  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
Low Pulse Width   Slow    FDCE/C              n/a            0.500     83.333   82.833   SLICE_X14Y140    ADC_0/ADC_Controller_0/CurrentState_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500     83.333   82.833   SLICE_X14Y140    ADC_0/ADC_Core_HG1/FSM_sequential_CurrentState_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500     83.333   82.833   SLICE_X13Y140    ADC_0/ADC_Core_HG1/FSM_sequential_CurrentState_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500     83.333   82.833   SLICE_X13Y140    ADC_0/ADC_Core_HG1/FSM_sequential_CurrentState_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500     83.333   82.833   SLICE_X14Y141    ADC_0/ADC_Core_HG1/FSM_sequential_CurrentState_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500     83.333   82.833   SLICE_X13Y134    ADC_0/ADC_Core_HG1/PedestalSuppressionRam/DOUT_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500     83.333   82.833   SLICE_X13Y134    ADC_0/ADC_Core_HG1/PedestalSuppressionRam/DOUT_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500     83.333   82.833   SLICE_X12Y134    ADC_0/ADC_Core_HG1/PedestalSuppressionRam/DOUT_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500     83.333   82.833   SLICE_X12Y134    ADC_0/ADC_Core_HG1/PedestalSuppressionRam/DOUT_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500     83.333   82.833   SLICE_X12Y134    ADC_0/ADC_Core_HG1/PedestalSuppressionRam/DOUT_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500     83.333   82.833   SLICE_X48Y122    ADC_0/ADC_Core_HG2/Channel_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500     83.333   82.833   SLICE_X48Y122    ADC_0/ADC_Core_HG2/Channel_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500     83.333   82.833   SLICE_X48Y122    ADC_0/ADC_Core_HG2/Channel_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500     83.333   82.833   SLICE_X49Y122    ADC_0/ADC_Core_LG2/Address_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500     83.333   82.833   SLICE_X49Y122    ADC_0/ADC_Core_LG2/Address_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500     83.333   82.833   SLICE_X49Y122    ADC_0/ADC_Core_LG2/Address_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500     83.333   82.833   SLICE_X47Y122    ADC_0/ADC_EventBuffer_HG2/Wptr_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500     83.333   82.833   SLICE_X14Y137    ADC_0/ADC_Controller_0/Channel_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500     83.333   82.833   SLICE_X14Y137    ADC_0/ADC_Controller_0/Channel_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500     83.333   82.833   SLICE_X12Y137    ADC_0/ADC_Controller_0/CurrentState_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLK_3M
  To Clock:  CLK_3M

Setup :            0  Failing Endpoints,  Worst Slack      326.479ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.194ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      166.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             326.479ns  (required time - arrival time)
  Source:                 UsrClkOut_O/CLK_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            333.333ns  (CLK_3M rise@333.333ns - CLK_3M rise@0.000ns)
  Data Path Delay:        6.832ns  (logic 2.211ns (32.363%)  route 4.621ns (67.637%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.223ns = ( 335.556 - 333.333 ) 
    Source Clock Delay      (SCD):    3.018ns
    Clock Pessimism Removal (CPR):    0.765ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.075ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.372     0.164    ClockManager_0/I
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.379     0.543 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.935     1.478    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     1.559 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          1.460     3.018    UsrClkOut_O/AD9220_CLK
    SLICE_X87Y60                                                      r  UsrClkOut_O/CLK_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y60         FDCE (Prop_fdce_C_Q)         0.379     3.397 r  UsrClkOut_O/CLK_cnt_reg[5]/Q
                         net (fo=7, routed)           0.728     4.125    UsrClkOut_O/CLK_cnt_reg[5]
    SLICE_X87Y58         LUT6 (Prop_lut6_I5_O)        0.105     4.230 r  UsrClkOut_O/CLK_cnt[0]_i_23/O
                         net (fo=1, routed)           1.737     5.967    UsrClkOut_O/n_0_CLK_cnt[0]_i_23
    SLICE_X86Y61         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.329     6.296 r  UsrClkOut_O/CLK_cnt_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.296    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_13
    SLICE_X86Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.394 r  UsrClkOut_O/CLK_cnt_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.394    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_4
    SLICE_X86Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.492 f  UsrClkOut_O/CLK_cnt_reg[0]_i_3/CO[3]
                         net (fo=25, routed)          2.156     8.648    UsrClkOut_O/load
    SLICE_X87Y59         LUT2 (Prop_lut2_I1_O)        0.105     8.753 r  UsrClkOut_O/CLK_cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     8.753    UsrClkOut_O/n_0_CLK_cnt[0]_i_2
    SLICE_X87Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     9.193 r  UsrClkOut_O/CLK_cnt_reg[1]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.193    UsrClkOut_O/n_0_CLK_cnt_reg[4]_i_3
    SLICE_X87Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.291 r  UsrClkOut_O/CLK_cnt_reg[5]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.291    UsrClkOut_O/n_0_CLK_cnt_reg[8]_i_3
    SLICE_X87Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.389 r  UsrClkOut_O/CLK_cnt_reg[9]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.389    UsrClkOut_O/n_0_CLK_cnt_reg[12]_i_3
    SLICE_X87Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.487 r  UsrClkOut_O/CLK_cnt_reg[13]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.487    UsrClkOut_O/n_0_CLK_cnt_reg[16]_i_3
    SLICE_X87Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.585 r  UsrClkOut_O/CLK_cnt_reg[17]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.585    UsrClkOut_O/n_0_CLK_cnt_reg[20]_i_3
    SLICE_X87Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.850 r  UsrClkOut_O/CLK_cnt_reg[21]_i_3_CARRY4/O[1]
                         net (fo=1, routed)           0.000     9.850    UsrClkOut_O/n_0_CLK_cnt_reg[21]_i_1
    SLICE_X87Y64         FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)   333.333   333.333 r  
    D18                                               0.000   333.333 r  EXTCLK50M
                         net (fo=0)                   0.000   333.333    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   334.732 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   335.735    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   329.370 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   330.228    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   330.301 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.373   331.675    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   331.752 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.260   333.011    ClockManager_0/I
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.304   333.315 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.817   334.132    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   334.209 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          1.347   335.556    UsrClkOut_O/AD9220_CLK
    SLICE_X87Y64                                                      r  UsrClkOut_O/CLK_cnt_reg[21]/C
                         clock pessimism              0.765   336.322    
                         clock uncertainty           -0.052   336.270    
    SLICE_X87Y64         FDCE (Setup_fdce_C_D)        0.059   336.329    UsrClkOut_O/CLK_cnt_reg[21]
  -------------------------------------------------------------------
                         required time                        336.329    
                         arrival time                          -9.850    
  -------------------------------------------------------------------
                         slack                                326.479    

Slack (MET) :             326.485ns  (required time - arrival time)
  Source:                 UsrClkOut_O/CLK_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            333.333ns  (CLK_3M rise@333.333ns - CLK_3M rise@0.000ns)
  Data Path Delay:        6.826ns  (logic 2.205ns (32.304%)  route 4.621ns (67.696%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.223ns = ( 335.556 - 333.333 ) 
    Source Clock Delay      (SCD):    3.018ns
    Clock Pessimism Removal (CPR):    0.765ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.075ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.372     0.164    ClockManager_0/I
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.379     0.543 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.935     1.478    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     1.559 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          1.460     3.018    UsrClkOut_O/AD9220_CLK
    SLICE_X87Y60                                                      r  UsrClkOut_O/CLK_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y60         FDCE (Prop_fdce_C_Q)         0.379     3.397 r  UsrClkOut_O/CLK_cnt_reg[5]/Q
                         net (fo=7, routed)           0.728     4.125    UsrClkOut_O/CLK_cnt_reg[5]
    SLICE_X87Y58         LUT6 (Prop_lut6_I5_O)        0.105     4.230 r  UsrClkOut_O/CLK_cnt[0]_i_23/O
                         net (fo=1, routed)           1.737     5.967    UsrClkOut_O/n_0_CLK_cnt[0]_i_23
    SLICE_X86Y61         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.329     6.296 r  UsrClkOut_O/CLK_cnt_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.296    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_13
    SLICE_X86Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.394 r  UsrClkOut_O/CLK_cnt_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.394    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_4
    SLICE_X86Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.492 f  UsrClkOut_O/CLK_cnt_reg[0]_i_3/CO[3]
                         net (fo=25, routed)          2.156     8.648    UsrClkOut_O/load
    SLICE_X87Y59         LUT2 (Prop_lut2_I1_O)        0.105     8.753 r  UsrClkOut_O/CLK_cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     8.753    UsrClkOut_O/n_0_CLK_cnt[0]_i_2
    SLICE_X87Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     9.193 r  UsrClkOut_O/CLK_cnt_reg[1]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.193    UsrClkOut_O/n_0_CLK_cnt_reg[4]_i_3
    SLICE_X87Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.291 r  UsrClkOut_O/CLK_cnt_reg[5]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.291    UsrClkOut_O/n_0_CLK_cnt_reg[8]_i_3
    SLICE_X87Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.389 r  UsrClkOut_O/CLK_cnt_reg[9]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.389    UsrClkOut_O/n_0_CLK_cnt_reg[12]_i_3
    SLICE_X87Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.487 r  UsrClkOut_O/CLK_cnt_reg[13]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.487    UsrClkOut_O/n_0_CLK_cnt_reg[16]_i_3
    SLICE_X87Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.585 r  UsrClkOut_O/CLK_cnt_reg[17]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.585    UsrClkOut_O/n_0_CLK_cnt_reg[20]_i_3
    SLICE_X87Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.259     9.844 r  UsrClkOut_O/CLK_cnt_reg[21]_i_3_CARRY4/O[3]
                         net (fo=1, routed)           0.000     9.844    UsrClkOut_O/n_0_CLK_cnt_reg[23]_i_1
    SLICE_X87Y64         FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)   333.333   333.333 r  
    D18                                               0.000   333.333 r  EXTCLK50M
                         net (fo=0)                   0.000   333.333    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   334.732 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   335.735    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   329.370 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   330.228    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   330.301 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.373   331.675    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   331.752 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.260   333.011    ClockManager_0/I
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.304   333.315 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.817   334.132    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   334.209 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          1.347   335.556    UsrClkOut_O/AD9220_CLK
    SLICE_X87Y64                                                      r  UsrClkOut_O/CLK_cnt_reg[23]/C
                         clock pessimism              0.765   336.322    
                         clock uncertainty           -0.052   336.270    
    SLICE_X87Y64         FDCE (Setup_fdce_C_D)        0.059   336.329    UsrClkOut_O/CLK_cnt_reg[23]
  -------------------------------------------------------------------
                         required time                        336.329    
                         arrival time                          -9.844    
  -------------------------------------------------------------------
                         slack                                326.485    

Slack (MET) :             326.545ns  (required time - arrival time)
  Source:                 UsrClkOut_O/CLK_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            333.333ns  (CLK_3M rise@333.333ns - CLK_3M rise@0.000ns)
  Data Path Delay:        6.766ns  (logic 2.145ns (31.703%)  route 4.621ns (68.297%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.223ns = ( 335.556 - 333.333 ) 
    Source Clock Delay      (SCD):    3.018ns
    Clock Pessimism Removal (CPR):    0.765ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.075ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.372     0.164    ClockManager_0/I
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.379     0.543 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.935     1.478    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     1.559 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          1.460     3.018    UsrClkOut_O/AD9220_CLK
    SLICE_X87Y60                                                      r  UsrClkOut_O/CLK_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y60         FDCE (Prop_fdce_C_Q)         0.379     3.397 r  UsrClkOut_O/CLK_cnt_reg[5]/Q
                         net (fo=7, routed)           0.728     4.125    UsrClkOut_O/CLK_cnt_reg[5]
    SLICE_X87Y58         LUT6 (Prop_lut6_I5_O)        0.105     4.230 r  UsrClkOut_O/CLK_cnt[0]_i_23/O
                         net (fo=1, routed)           1.737     5.967    UsrClkOut_O/n_0_CLK_cnt[0]_i_23
    SLICE_X86Y61         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.329     6.296 r  UsrClkOut_O/CLK_cnt_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.296    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_13
    SLICE_X86Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.394 r  UsrClkOut_O/CLK_cnt_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.394    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_4
    SLICE_X86Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.492 f  UsrClkOut_O/CLK_cnt_reg[0]_i_3/CO[3]
                         net (fo=25, routed)          2.156     8.648    UsrClkOut_O/load
    SLICE_X87Y59         LUT2 (Prop_lut2_I1_O)        0.105     8.753 r  UsrClkOut_O/CLK_cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     8.753    UsrClkOut_O/n_0_CLK_cnt[0]_i_2
    SLICE_X87Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     9.193 r  UsrClkOut_O/CLK_cnt_reg[1]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.193    UsrClkOut_O/n_0_CLK_cnt_reg[4]_i_3
    SLICE_X87Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.291 r  UsrClkOut_O/CLK_cnt_reg[5]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.291    UsrClkOut_O/n_0_CLK_cnt_reg[8]_i_3
    SLICE_X87Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.389 r  UsrClkOut_O/CLK_cnt_reg[9]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.389    UsrClkOut_O/n_0_CLK_cnt_reg[12]_i_3
    SLICE_X87Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.487 r  UsrClkOut_O/CLK_cnt_reg[13]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.487    UsrClkOut_O/n_0_CLK_cnt_reg[16]_i_3
    SLICE_X87Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.585 r  UsrClkOut_O/CLK_cnt_reg[17]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.585    UsrClkOut_O/n_0_CLK_cnt_reg[20]_i_3
    SLICE_X87Y64         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     9.784 r  UsrClkOut_O/CLK_cnt_reg[21]_i_3_CARRY4/O[2]
                         net (fo=1, routed)           0.000     9.784    UsrClkOut_O/n_0_CLK_cnt_reg[22]_i_1
    SLICE_X87Y64         FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)   333.333   333.333 r  
    D18                                               0.000   333.333 r  EXTCLK50M
                         net (fo=0)                   0.000   333.333    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   334.732 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   335.735    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   329.370 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   330.228    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   330.301 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.373   331.675    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   331.752 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.260   333.011    ClockManager_0/I
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.304   333.315 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.817   334.132    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   334.209 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          1.347   335.556    UsrClkOut_O/AD9220_CLK
    SLICE_X87Y64                                                      r  UsrClkOut_O/CLK_cnt_reg[22]/C
                         clock pessimism              0.765   336.322    
                         clock uncertainty           -0.052   336.270    
    SLICE_X87Y64         FDCE (Setup_fdce_C_D)        0.059   336.329    UsrClkOut_O/CLK_cnt_reg[22]
  -------------------------------------------------------------------
                         required time                        336.329    
                         arrival time                          -9.784    
  -------------------------------------------------------------------
                         slack                                326.545    

Slack (MET) :             326.563ns  (required time - arrival time)
  Source:                 UsrClkOut_O/CLK_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            333.333ns  (CLK_3M rise@333.333ns - CLK_3M rise@0.000ns)
  Data Path Delay:        6.748ns  (logic 2.127ns (31.521%)  route 4.621ns (68.479%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.223ns = ( 335.556 - 333.333 ) 
    Source Clock Delay      (SCD):    3.018ns
    Clock Pessimism Removal (CPR):    0.765ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.075ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.372     0.164    ClockManager_0/I
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.379     0.543 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.935     1.478    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     1.559 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          1.460     3.018    UsrClkOut_O/AD9220_CLK
    SLICE_X87Y60                                                      r  UsrClkOut_O/CLK_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y60         FDCE (Prop_fdce_C_Q)         0.379     3.397 r  UsrClkOut_O/CLK_cnt_reg[5]/Q
                         net (fo=7, routed)           0.728     4.125    UsrClkOut_O/CLK_cnt_reg[5]
    SLICE_X87Y58         LUT6 (Prop_lut6_I5_O)        0.105     4.230 r  UsrClkOut_O/CLK_cnt[0]_i_23/O
                         net (fo=1, routed)           1.737     5.967    UsrClkOut_O/n_0_CLK_cnt[0]_i_23
    SLICE_X86Y61         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.329     6.296 r  UsrClkOut_O/CLK_cnt_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.296    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_13
    SLICE_X86Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.394 r  UsrClkOut_O/CLK_cnt_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.394    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_4
    SLICE_X86Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.492 f  UsrClkOut_O/CLK_cnt_reg[0]_i_3/CO[3]
                         net (fo=25, routed)          2.156     8.648    UsrClkOut_O/load
    SLICE_X87Y59         LUT2 (Prop_lut2_I1_O)        0.105     8.753 r  UsrClkOut_O/CLK_cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     8.753    UsrClkOut_O/n_0_CLK_cnt[0]_i_2
    SLICE_X87Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     9.193 r  UsrClkOut_O/CLK_cnt_reg[1]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.193    UsrClkOut_O/n_0_CLK_cnt_reg[4]_i_3
    SLICE_X87Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.291 r  UsrClkOut_O/CLK_cnt_reg[5]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.291    UsrClkOut_O/n_0_CLK_cnt_reg[8]_i_3
    SLICE_X87Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.389 r  UsrClkOut_O/CLK_cnt_reg[9]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.389    UsrClkOut_O/n_0_CLK_cnt_reg[12]_i_3
    SLICE_X87Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.487 r  UsrClkOut_O/CLK_cnt_reg[13]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.487    UsrClkOut_O/n_0_CLK_cnt_reg[16]_i_3
    SLICE_X87Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.585 r  UsrClkOut_O/CLK_cnt_reg[17]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.585    UsrClkOut_O/n_0_CLK_cnt_reg[20]_i_3
    SLICE_X87Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     9.766 r  UsrClkOut_O/CLK_cnt_reg[21]_i_3_CARRY4/O[0]
                         net (fo=1, routed)           0.000     9.766    UsrClkOut_O/n_0_CLK_cnt_reg[20]_i_1
    SLICE_X87Y64         FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)   333.333   333.333 r  
    D18                                               0.000   333.333 r  EXTCLK50M
                         net (fo=0)                   0.000   333.333    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   334.732 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   335.735    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   329.370 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   330.228    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   330.301 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.373   331.675    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   331.752 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.260   333.011    ClockManager_0/I
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.304   333.315 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.817   334.132    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   334.209 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          1.347   335.556    UsrClkOut_O/AD9220_CLK
    SLICE_X87Y64                                                      r  UsrClkOut_O/CLK_cnt_reg[20]/C
                         clock pessimism              0.765   336.322    
                         clock uncertainty           -0.052   336.270    
    SLICE_X87Y64         FDCE (Setup_fdce_C_D)        0.059   336.329    UsrClkOut_O/CLK_cnt_reg[20]
  -------------------------------------------------------------------
                         required time                        336.329    
                         arrival time                          -9.766    
  -------------------------------------------------------------------
                         slack                                326.563    

Slack (MET) :             326.578ns  (required time - arrival time)
  Source:                 UsrClkOut_O/CLK_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            333.333ns  (CLK_3M rise@333.333ns - CLK_3M rise@0.000ns)
  Data Path Delay:        6.734ns  (logic 2.113ns (31.379%)  route 4.621ns (68.621%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.224ns = ( 335.557 - 333.333 ) 
    Source Clock Delay      (SCD):    3.018ns
    Clock Pessimism Removal (CPR):    0.765ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.075ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.372     0.164    ClockManager_0/I
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.379     0.543 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.935     1.478    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     1.559 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          1.460     3.018    UsrClkOut_O/AD9220_CLK
    SLICE_X87Y60                                                      r  UsrClkOut_O/CLK_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y60         FDCE (Prop_fdce_C_Q)         0.379     3.397 r  UsrClkOut_O/CLK_cnt_reg[5]/Q
                         net (fo=7, routed)           0.728     4.125    UsrClkOut_O/CLK_cnt_reg[5]
    SLICE_X87Y58         LUT6 (Prop_lut6_I5_O)        0.105     4.230 r  UsrClkOut_O/CLK_cnt[0]_i_23/O
                         net (fo=1, routed)           1.737     5.967    UsrClkOut_O/n_0_CLK_cnt[0]_i_23
    SLICE_X86Y61         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.329     6.296 r  UsrClkOut_O/CLK_cnt_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.296    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_13
    SLICE_X86Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.394 r  UsrClkOut_O/CLK_cnt_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.394    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_4
    SLICE_X86Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.492 f  UsrClkOut_O/CLK_cnt_reg[0]_i_3/CO[3]
                         net (fo=25, routed)          2.156     8.648    UsrClkOut_O/load
    SLICE_X87Y59         LUT2 (Prop_lut2_I1_O)        0.105     8.753 r  UsrClkOut_O/CLK_cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     8.753    UsrClkOut_O/n_0_CLK_cnt[0]_i_2
    SLICE_X87Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     9.193 r  UsrClkOut_O/CLK_cnt_reg[1]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.193    UsrClkOut_O/n_0_CLK_cnt_reg[4]_i_3
    SLICE_X87Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.291 r  UsrClkOut_O/CLK_cnt_reg[5]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.291    UsrClkOut_O/n_0_CLK_cnt_reg[8]_i_3
    SLICE_X87Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.389 r  UsrClkOut_O/CLK_cnt_reg[9]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.389    UsrClkOut_O/n_0_CLK_cnt_reg[12]_i_3
    SLICE_X87Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.487 r  UsrClkOut_O/CLK_cnt_reg[13]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.487    UsrClkOut_O/n_0_CLK_cnt_reg[16]_i_3
    SLICE_X87Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.752 r  UsrClkOut_O/CLK_cnt_reg[17]_i_3_CARRY4/O[1]
                         net (fo=1, routed)           0.000     9.752    UsrClkOut_O/n_0_CLK_cnt_reg[17]_i_1
    SLICE_X87Y63         FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)   333.333   333.333 r  
    D18                                               0.000   333.333 r  EXTCLK50M
                         net (fo=0)                   0.000   333.333    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   334.732 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   335.735    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   329.370 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   330.228    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   330.301 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.373   331.675    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   331.752 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.260   333.011    ClockManager_0/I
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.304   333.315 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.817   334.132    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   334.209 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          1.348   335.557    UsrClkOut_O/AD9220_CLK
    SLICE_X87Y63                                                      r  UsrClkOut_O/CLK_cnt_reg[17]/C
                         clock pessimism              0.765   336.323    
                         clock uncertainty           -0.052   336.271    
    SLICE_X87Y63         FDCE (Setup_fdce_C_D)        0.059   336.330    UsrClkOut_O/CLK_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                        336.330    
                         arrival time                          -9.752    
  -------------------------------------------------------------------
                         slack                                326.578    

Slack (MET) :             326.584ns  (required time - arrival time)
  Source:                 UsrClkOut_O/CLK_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            333.333ns  (CLK_3M rise@333.333ns - CLK_3M rise@0.000ns)
  Data Path Delay:        6.728ns  (logic 2.107ns (31.318%)  route 4.621ns (68.683%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.224ns = ( 335.557 - 333.333 ) 
    Source Clock Delay      (SCD):    3.018ns
    Clock Pessimism Removal (CPR):    0.765ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.075ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.372     0.164    ClockManager_0/I
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.379     0.543 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.935     1.478    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     1.559 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          1.460     3.018    UsrClkOut_O/AD9220_CLK
    SLICE_X87Y60                                                      r  UsrClkOut_O/CLK_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y60         FDCE (Prop_fdce_C_Q)         0.379     3.397 r  UsrClkOut_O/CLK_cnt_reg[5]/Q
                         net (fo=7, routed)           0.728     4.125    UsrClkOut_O/CLK_cnt_reg[5]
    SLICE_X87Y58         LUT6 (Prop_lut6_I5_O)        0.105     4.230 r  UsrClkOut_O/CLK_cnt[0]_i_23/O
                         net (fo=1, routed)           1.737     5.967    UsrClkOut_O/n_0_CLK_cnt[0]_i_23
    SLICE_X86Y61         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.329     6.296 r  UsrClkOut_O/CLK_cnt_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.296    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_13
    SLICE_X86Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.394 r  UsrClkOut_O/CLK_cnt_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.394    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_4
    SLICE_X86Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.492 f  UsrClkOut_O/CLK_cnt_reg[0]_i_3/CO[3]
                         net (fo=25, routed)          2.156     8.648    UsrClkOut_O/load
    SLICE_X87Y59         LUT2 (Prop_lut2_I1_O)        0.105     8.753 r  UsrClkOut_O/CLK_cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     8.753    UsrClkOut_O/n_0_CLK_cnt[0]_i_2
    SLICE_X87Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     9.193 r  UsrClkOut_O/CLK_cnt_reg[1]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.193    UsrClkOut_O/n_0_CLK_cnt_reg[4]_i_3
    SLICE_X87Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.291 r  UsrClkOut_O/CLK_cnt_reg[5]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.291    UsrClkOut_O/n_0_CLK_cnt_reg[8]_i_3
    SLICE_X87Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.389 r  UsrClkOut_O/CLK_cnt_reg[9]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.389    UsrClkOut_O/n_0_CLK_cnt_reg[12]_i_3
    SLICE_X87Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.487 r  UsrClkOut_O/CLK_cnt_reg[13]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.487    UsrClkOut_O/n_0_CLK_cnt_reg[16]_i_3
    SLICE_X87Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.259     9.746 r  UsrClkOut_O/CLK_cnt_reg[17]_i_3_CARRY4/O[3]
                         net (fo=1, routed)           0.000     9.746    UsrClkOut_O/n_0_CLK_cnt_reg[19]_i_1
    SLICE_X87Y63         FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)   333.333   333.333 r  
    D18                                               0.000   333.333 r  EXTCLK50M
                         net (fo=0)                   0.000   333.333    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   334.732 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   335.735    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   329.370 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   330.228    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   330.301 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.373   331.675    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   331.752 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.260   333.011    ClockManager_0/I
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.304   333.315 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.817   334.132    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   334.209 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          1.348   335.557    UsrClkOut_O/AD9220_CLK
    SLICE_X87Y63                                                      r  UsrClkOut_O/CLK_cnt_reg[19]/C
                         clock pessimism              0.765   336.323    
                         clock uncertainty           -0.052   336.271    
    SLICE_X87Y63         FDCE (Setup_fdce_C_D)        0.059   336.330    UsrClkOut_O/CLK_cnt_reg[19]
  -------------------------------------------------------------------
                         required time                        336.330    
                         arrival time                          -9.746    
  -------------------------------------------------------------------
                         slack                                326.584    

Slack (MET) :             326.644ns  (required time - arrival time)
  Source:                 UsrClkOut_O/CLK_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            333.333ns  (CLK_3M rise@333.333ns - CLK_3M rise@0.000ns)
  Data Path Delay:        6.668ns  (logic 2.047ns (30.699%)  route 4.621ns (69.301%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.224ns = ( 335.557 - 333.333 ) 
    Source Clock Delay      (SCD):    3.018ns
    Clock Pessimism Removal (CPR):    0.765ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.075ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.372     0.164    ClockManager_0/I
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.379     0.543 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.935     1.478    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     1.559 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          1.460     3.018    UsrClkOut_O/AD9220_CLK
    SLICE_X87Y60                                                      r  UsrClkOut_O/CLK_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y60         FDCE (Prop_fdce_C_Q)         0.379     3.397 r  UsrClkOut_O/CLK_cnt_reg[5]/Q
                         net (fo=7, routed)           0.728     4.125    UsrClkOut_O/CLK_cnt_reg[5]
    SLICE_X87Y58         LUT6 (Prop_lut6_I5_O)        0.105     4.230 r  UsrClkOut_O/CLK_cnt[0]_i_23/O
                         net (fo=1, routed)           1.737     5.967    UsrClkOut_O/n_0_CLK_cnt[0]_i_23
    SLICE_X86Y61         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.329     6.296 r  UsrClkOut_O/CLK_cnt_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.296    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_13
    SLICE_X86Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.394 r  UsrClkOut_O/CLK_cnt_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.394    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_4
    SLICE_X86Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.492 f  UsrClkOut_O/CLK_cnt_reg[0]_i_3/CO[3]
                         net (fo=25, routed)          2.156     8.648    UsrClkOut_O/load
    SLICE_X87Y59         LUT2 (Prop_lut2_I1_O)        0.105     8.753 r  UsrClkOut_O/CLK_cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     8.753    UsrClkOut_O/n_0_CLK_cnt[0]_i_2
    SLICE_X87Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     9.193 r  UsrClkOut_O/CLK_cnt_reg[1]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.193    UsrClkOut_O/n_0_CLK_cnt_reg[4]_i_3
    SLICE_X87Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.291 r  UsrClkOut_O/CLK_cnt_reg[5]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.291    UsrClkOut_O/n_0_CLK_cnt_reg[8]_i_3
    SLICE_X87Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.389 r  UsrClkOut_O/CLK_cnt_reg[9]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.389    UsrClkOut_O/n_0_CLK_cnt_reg[12]_i_3
    SLICE_X87Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.487 r  UsrClkOut_O/CLK_cnt_reg[13]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.487    UsrClkOut_O/n_0_CLK_cnt_reg[16]_i_3
    SLICE_X87Y63         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     9.686 r  UsrClkOut_O/CLK_cnt_reg[17]_i_3_CARRY4/O[2]
                         net (fo=1, routed)           0.000     9.686    UsrClkOut_O/n_0_CLK_cnt_reg[18]_i_1
    SLICE_X87Y63         FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)   333.333   333.333 r  
    D18                                               0.000   333.333 r  EXTCLK50M
                         net (fo=0)                   0.000   333.333    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   334.732 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   335.735    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   329.370 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   330.228    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   330.301 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.373   331.675    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   331.752 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.260   333.011    ClockManager_0/I
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.304   333.315 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.817   334.132    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   334.209 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          1.348   335.557    UsrClkOut_O/AD9220_CLK
    SLICE_X87Y63                                                      r  UsrClkOut_O/CLK_cnt_reg[18]/C
                         clock pessimism              0.765   336.323    
                         clock uncertainty           -0.052   336.271    
    SLICE_X87Y63         FDCE (Setup_fdce_C_D)        0.059   336.330    UsrClkOut_O/CLK_cnt_reg[18]
  -------------------------------------------------------------------
                         required time                        336.330    
                         arrival time                          -9.686    
  -------------------------------------------------------------------
                         slack                                326.644    

Slack (MET) :             326.662ns  (required time - arrival time)
  Source:                 UsrClkOut_O/CLK_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            333.333ns  (CLK_3M rise@333.333ns - CLK_3M rise@0.000ns)
  Data Path Delay:        6.650ns  (logic 2.029ns (30.512%)  route 4.621ns (69.488%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.224ns = ( 335.557 - 333.333 ) 
    Source Clock Delay      (SCD):    3.018ns
    Clock Pessimism Removal (CPR):    0.765ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.075ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.372     0.164    ClockManager_0/I
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.379     0.543 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.935     1.478    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     1.559 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          1.460     3.018    UsrClkOut_O/AD9220_CLK
    SLICE_X87Y60                                                      r  UsrClkOut_O/CLK_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y60         FDCE (Prop_fdce_C_Q)         0.379     3.397 r  UsrClkOut_O/CLK_cnt_reg[5]/Q
                         net (fo=7, routed)           0.728     4.125    UsrClkOut_O/CLK_cnt_reg[5]
    SLICE_X87Y58         LUT6 (Prop_lut6_I5_O)        0.105     4.230 r  UsrClkOut_O/CLK_cnt[0]_i_23/O
                         net (fo=1, routed)           1.737     5.967    UsrClkOut_O/n_0_CLK_cnt[0]_i_23
    SLICE_X86Y61         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.329     6.296 r  UsrClkOut_O/CLK_cnt_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.296    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_13
    SLICE_X86Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.394 r  UsrClkOut_O/CLK_cnt_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.394    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_4
    SLICE_X86Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.492 f  UsrClkOut_O/CLK_cnt_reg[0]_i_3/CO[3]
                         net (fo=25, routed)          2.156     8.648    UsrClkOut_O/load
    SLICE_X87Y59         LUT2 (Prop_lut2_I1_O)        0.105     8.753 r  UsrClkOut_O/CLK_cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     8.753    UsrClkOut_O/n_0_CLK_cnt[0]_i_2
    SLICE_X87Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     9.193 r  UsrClkOut_O/CLK_cnt_reg[1]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.193    UsrClkOut_O/n_0_CLK_cnt_reg[4]_i_3
    SLICE_X87Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.291 r  UsrClkOut_O/CLK_cnt_reg[5]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.291    UsrClkOut_O/n_0_CLK_cnt_reg[8]_i_3
    SLICE_X87Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.389 r  UsrClkOut_O/CLK_cnt_reg[9]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.389    UsrClkOut_O/n_0_CLK_cnt_reg[12]_i_3
    SLICE_X87Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.487 r  UsrClkOut_O/CLK_cnt_reg[13]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.487    UsrClkOut_O/n_0_CLK_cnt_reg[16]_i_3
    SLICE_X87Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     9.668 r  UsrClkOut_O/CLK_cnt_reg[17]_i_3_CARRY4/O[0]
                         net (fo=1, routed)           0.000     9.668    UsrClkOut_O/n_0_CLK_cnt_reg[16]_i_1
    SLICE_X87Y63         FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)   333.333   333.333 r  
    D18                                               0.000   333.333 r  EXTCLK50M
                         net (fo=0)                   0.000   333.333    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   334.732 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   335.735    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   329.370 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   330.228    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   330.301 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.373   331.675    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   331.752 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.260   333.011    ClockManager_0/I
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.304   333.315 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.817   334.132    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   334.209 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          1.348   335.557    UsrClkOut_O/AD9220_CLK
    SLICE_X87Y63                                                      r  UsrClkOut_O/CLK_cnt_reg[16]/C
                         clock pessimism              0.765   336.323    
                         clock uncertainty           -0.052   336.271    
    SLICE_X87Y63         FDCE (Setup_fdce_C_D)        0.059   336.330    UsrClkOut_O/CLK_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                        336.330    
                         arrival time                          -9.668    
  -------------------------------------------------------------------
                         slack                                326.662    

Slack (MET) :             326.677ns  (required time - arrival time)
  Source:                 UsrClkOut_O/CLK_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            333.333ns  (CLK_3M rise@333.333ns - CLK_3M rise@0.000ns)
  Data Path Delay:        6.636ns  (logic 2.015ns (30.365%)  route 4.621ns (69.635%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.225ns = ( 335.558 - 333.333 ) 
    Source Clock Delay      (SCD):    3.018ns
    Clock Pessimism Removal (CPR):    0.765ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.075ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.372     0.164    ClockManager_0/I
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.379     0.543 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.935     1.478    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     1.559 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          1.460     3.018    UsrClkOut_O/AD9220_CLK
    SLICE_X87Y60                                                      r  UsrClkOut_O/CLK_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y60         FDCE (Prop_fdce_C_Q)         0.379     3.397 r  UsrClkOut_O/CLK_cnt_reg[5]/Q
                         net (fo=7, routed)           0.728     4.125    UsrClkOut_O/CLK_cnt_reg[5]
    SLICE_X87Y58         LUT6 (Prop_lut6_I5_O)        0.105     4.230 r  UsrClkOut_O/CLK_cnt[0]_i_23/O
                         net (fo=1, routed)           1.737     5.967    UsrClkOut_O/n_0_CLK_cnt[0]_i_23
    SLICE_X86Y61         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.329     6.296 r  UsrClkOut_O/CLK_cnt_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.296    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_13
    SLICE_X86Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.394 r  UsrClkOut_O/CLK_cnt_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.394    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_4
    SLICE_X86Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.492 f  UsrClkOut_O/CLK_cnt_reg[0]_i_3/CO[3]
                         net (fo=25, routed)          2.156     8.648    UsrClkOut_O/load
    SLICE_X87Y59         LUT2 (Prop_lut2_I1_O)        0.105     8.753 r  UsrClkOut_O/CLK_cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     8.753    UsrClkOut_O/n_0_CLK_cnt[0]_i_2
    SLICE_X87Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     9.193 r  UsrClkOut_O/CLK_cnt_reg[1]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.193    UsrClkOut_O/n_0_CLK_cnt_reg[4]_i_3
    SLICE_X87Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.291 r  UsrClkOut_O/CLK_cnt_reg[5]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.291    UsrClkOut_O/n_0_CLK_cnt_reg[8]_i_3
    SLICE_X87Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.389 r  UsrClkOut_O/CLK_cnt_reg[9]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.389    UsrClkOut_O/n_0_CLK_cnt_reg[12]_i_3
    SLICE_X87Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.654 r  UsrClkOut_O/CLK_cnt_reg[13]_i_3_CARRY4/O[1]
                         net (fo=1, routed)           0.000     9.654    UsrClkOut_O/n_0_CLK_cnt_reg[13]_i_1
    SLICE_X87Y62         FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)   333.333   333.333 r  
    D18                                               0.000   333.333 r  EXTCLK50M
                         net (fo=0)                   0.000   333.333    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   334.732 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   335.735    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   329.370 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   330.228    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   330.301 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.373   331.675    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   331.752 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.260   333.011    ClockManager_0/I
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.304   333.315 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.817   334.132    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   334.209 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          1.349   335.558    UsrClkOut_O/AD9220_CLK
    SLICE_X87Y62                                                      r  UsrClkOut_O/CLK_cnt_reg[13]/C
                         clock pessimism              0.765   336.324    
                         clock uncertainty           -0.052   336.272    
    SLICE_X87Y62         FDCE (Setup_fdce_C_D)        0.059   336.331    UsrClkOut_O/CLK_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                        336.331    
                         arrival time                          -9.654    
  -------------------------------------------------------------------
                         slack                                326.677    

Slack (MET) :             326.683ns  (required time - arrival time)
  Source:                 UsrClkOut_O/CLK_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            333.333ns  (CLK_3M rise@333.333ns - CLK_3M rise@0.000ns)
  Data Path Delay:        6.630ns  (logic 2.009ns (30.302%)  route 4.621ns (69.698%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.225ns = ( 335.558 - 333.333 ) 
    Source Clock Delay      (SCD):    3.018ns
    Clock Pessimism Removal (CPR):    0.765ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.075ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.372     0.164    ClockManager_0/I
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.379     0.543 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.935     1.478    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     1.559 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          1.460     3.018    UsrClkOut_O/AD9220_CLK
    SLICE_X87Y60                                                      r  UsrClkOut_O/CLK_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y60         FDCE (Prop_fdce_C_Q)         0.379     3.397 r  UsrClkOut_O/CLK_cnt_reg[5]/Q
                         net (fo=7, routed)           0.728     4.125    UsrClkOut_O/CLK_cnt_reg[5]
    SLICE_X87Y58         LUT6 (Prop_lut6_I5_O)        0.105     4.230 r  UsrClkOut_O/CLK_cnt[0]_i_23/O
                         net (fo=1, routed)           1.737     5.967    UsrClkOut_O/n_0_CLK_cnt[0]_i_23
    SLICE_X86Y61         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.329     6.296 r  UsrClkOut_O/CLK_cnt_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.296    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_13
    SLICE_X86Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.394 r  UsrClkOut_O/CLK_cnt_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.394    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_4
    SLICE_X86Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.492 f  UsrClkOut_O/CLK_cnt_reg[0]_i_3/CO[3]
                         net (fo=25, routed)          2.156     8.648    UsrClkOut_O/load
    SLICE_X87Y59         LUT2 (Prop_lut2_I1_O)        0.105     8.753 r  UsrClkOut_O/CLK_cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     8.753    UsrClkOut_O/n_0_CLK_cnt[0]_i_2
    SLICE_X87Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     9.193 r  UsrClkOut_O/CLK_cnt_reg[1]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.193    UsrClkOut_O/n_0_CLK_cnt_reg[4]_i_3
    SLICE_X87Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.291 r  UsrClkOut_O/CLK_cnt_reg[5]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.291    UsrClkOut_O/n_0_CLK_cnt_reg[8]_i_3
    SLICE_X87Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.389 r  UsrClkOut_O/CLK_cnt_reg[9]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.389    UsrClkOut_O/n_0_CLK_cnt_reg[12]_i_3
    SLICE_X87Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.259     9.648 r  UsrClkOut_O/CLK_cnt_reg[13]_i_3_CARRY4/O[3]
                         net (fo=1, routed)           0.000     9.648    UsrClkOut_O/n_0_CLK_cnt_reg[15]_i_1
    SLICE_X87Y62         FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)   333.333   333.333 r  
    D18                                               0.000   333.333 r  EXTCLK50M
                         net (fo=0)                   0.000   333.333    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   334.732 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   335.735    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   329.370 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   330.228    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   330.301 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.373   331.675    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   331.752 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.260   333.011    ClockManager_0/I
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.304   333.315 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.817   334.132    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   334.209 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          1.349   335.558    UsrClkOut_O/AD9220_CLK
    SLICE_X87Y62                                                      r  UsrClkOut_O/CLK_cnt_reg[15]/C
                         clock pessimism              0.765   336.324    
                         clock uncertainty           -0.052   336.272    
    SLICE_X87Y62         FDCE (Setup_fdce_C_D)        0.059   336.331    UsrClkOut_O/CLK_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                        336.331    
                         arrival time                          -9.648    
  -------------------------------------------------------------------
                         slack                                326.683    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 TriggerManager_0/InterclockTrigger_AdcTrigger/DelayedSynchTriggerInExtended_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Destination:            TriggerManager_0/InterclockTrigger_AdcTrigger/TRIGGER_OUT_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_3M rise@0.000ns - CLK_3M rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.227ns (79.523%)  route 0.058ns (20.477%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.991ns
    Source Clock Delay      (SCD):    0.836ns
    Clock Pessimism Removal (CPR):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.564    -0.322    ClockManager_0/I
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.141    -0.181 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.426     0.245    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.271 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          0.565     0.836    TriggerManager_0/InterclockTrigger_AdcTrigger/AD9220_CLK
    SLICE_X28Y83                                                      r  TriggerManager_0/InterclockTrigger_AdcTrigger/DelayedSynchTriggerInExtended_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y83         FDRE (Prop_fdre_C_Q)         0.128     0.964 f  TriggerManager_0/InterclockTrigger_AdcTrigger/DelayedSynchTriggerInExtended_reg/Q
                         net (fo=1, routed)           0.058     1.022    TriggerManager_0/InterclockTrigger_AdcTrigger/Synchronizer_TriggerInExtended/DelayedSynchTriggerInExtended
    SLICE_X28Y83         LUT2 (Prop_lut2_I1_O)        0.099     1.121 r  TriggerManager_0/InterclockTrigger_AdcTrigger/Synchronizer_TriggerInExtended/TRIGGER_OUT_i_1/O
                         net (fo=1, routed)           0.000     1.121    TriggerManager_0/InterclockTrigger_AdcTrigger/n_0_Synchronizer_TriggerInExtended
    SLICE_X28Y83         FDRE                                         r  TriggerManager_0/InterclockTrigger_AdcTrigger/TRIGGER_OUT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.834    -0.532    ClockManager_0/I
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.175    -0.357 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.486     0.129    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.158 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          0.833     0.991    TriggerManager_0/InterclockTrigger_AdcTrigger/AD9220_CLK
    SLICE_X28Y83                                                      r  TriggerManager_0/InterclockTrigger_AdcTrigger/TRIGGER_OUT_reg/C
                         clock pessimism             -0.155     0.836    
    SLICE_X28Y83         FDRE (Hold_fdre_C_D)         0.091     0.927    TriggerManager_0/InterclockTrigger_AdcTrigger/TRIGGER_OUT_reg
  -------------------------------------------------------------------
                         required time                         -0.927    
                         arrival time                           1.121    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 TriggerManager_0/InterclockTrigger_AdcTrigger/Synchronizer_TriggerInExtended/DoubleFFSynchronizerFF1/C
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Destination:            TriggerManager_0/InterclockTrigger_AdcTrigger/Synchronizer_TriggerInExtended/DoubleFFSynchronizerFF2/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_3M rise@0.000ns - CLK_3M rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.947%)  route 0.195ns (58.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.070ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.161ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.564    -0.322    ClockManager_0/I
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.141    -0.181 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.426     0.245    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.271 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          0.637     0.908    TriggerManager_0/InterclockTrigger_AdcTrigger/Synchronizer_TriggerInExtended/AD9220_CLK
    SLICE_X29Y49                                                      r  TriggerManager_0/InterclockTrigger_AdcTrigger/Synchronizer_TriggerInExtended/DoubleFFSynchronizerFF1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDCE (Prop_fdce_C_Q)         0.141     1.049 r  TriggerManager_0/InterclockTrigger_AdcTrigger/Synchronizer_TriggerInExtended/DoubleFFSynchronizerFF1/Q
                         net (fo=1, routed)           0.195     1.244    TriggerManager_0/InterclockTrigger_AdcTrigger/Synchronizer_TriggerInExtended/temp
    SLICE_X29Y49         FDCE                                         r  TriggerManager_0/InterclockTrigger_AdcTrigger/Synchronizer_TriggerInExtended/DoubleFFSynchronizerFF2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.834    -0.532    ClockManager_0/I
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.175    -0.357 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.486     0.129    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.158 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          0.912     1.070    TriggerManager_0/InterclockTrigger_AdcTrigger/Synchronizer_TriggerInExtended/AD9220_CLK
    SLICE_X29Y49                                                      r  TriggerManager_0/InterclockTrigger_AdcTrigger/Synchronizer_TriggerInExtended/DoubleFFSynchronizerFF2/C
                         clock pessimism             -0.161     0.908    
    SLICE_X29Y49         FDCE (Hold_fdce_C_D)         0.066     0.974    TriggerManager_0/InterclockTrigger_AdcTrigger/Synchronizer_TriggerInExtended/DoubleFFSynchronizerFF2
  -------------------------------------------------------------------
                         required time                         -0.974    
                         arrival time                           1.244    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 ADC_0/ADC_Controller_0/SynchEdgeDetector_0/Synchronizer_0/DoubleFFSynchronizerFF1/C
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Destination:            ADC_0/ADC_Controller_0/SynchEdgeDetector_0/Synchronizer_0/DoubleFFSynchronizerFF2/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_3M rise@0.000ns - CLK_3M rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.581%)  route 0.224ns (61.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.000ns
    Source Clock Delay      (SCD):    0.843ns
    Clock Pessimism Removal (CPR):    0.158ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.564    -0.322    ClockManager_0/I
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.141    -0.181 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.426     0.245    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.271 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          0.572     0.843    ADC_0/ADC_Controller_0/SynchEdgeDetector_0/Synchronizer_0/AD9220_CLK
    SLICE_X15Y101                                                     r  ADC_0/ADC_Controller_0/SynchEdgeDetector_0/Synchronizer_0/DoubleFFSynchronizerFF1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y101        FDCE (Prop_fdce_C_Q)         0.141     0.984 r  ADC_0/ADC_Controller_0/SynchEdgeDetector_0/Synchronizer_0/DoubleFFSynchronizerFF1/Q
                         net (fo=1, routed)           0.224     1.208    ADC_0/ADC_Controller_0/SynchEdgeDetector_0/Synchronizer_0/temp
    SLICE_X15Y101        FDCE                                         r  ADC_0/ADC_Controller_0/SynchEdgeDetector_0/Synchronizer_0/DoubleFFSynchronizerFF2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.834    -0.532    ClockManager_0/I
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.175    -0.357 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.486     0.129    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.158 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          0.843     1.000    ADC_0/ADC_Controller_0/SynchEdgeDetector_0/Synchronizer_0/AD9220_CLK
    SLICE_X15Y101                                                     r  ADC_0/ADC_Controller_0/SynchEdgeDetector_0/Synchronizer_0/DoubleFFSynchronizerFF2/C
                         clock pessimism             -0.158     0.843    
    SLICE_X15Y101        FDCE (Hold_fdce_C_D)         0.066     0.909    ADC_0/ADC_Controller_0/SynchEdgeDetector_0/Synchronizer_0/DoubleFFSynchronizerFF2
  -------------------------------------------------------------------
                         required time                         -0.909    
                         arrival time                           1.208    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 UsrClkOut_O/CLK_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_3M rise@0.000ns - CLK_3M rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.249ns (61.187%)  route 0.158ns (38.813%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.034ns
    Source Clock Delay      (SCD):    0.875ns
    Clock Pessimism Removal (CPR):    0.159ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.564    -0.322    ClockManager_0/I
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.141    -0.181 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.426     0.245    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.271 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          0.604     0.875    UsrClkOut_O/AD9220_CLK
    SLICE_X87Y59                                                      r  UsrClkOut_O/CLK_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y59         FDCE (Prop_fdce_C_Q)         0.141     1.016 r  UsrClkOut_O/CLK_cnt_reg[3]/Q
                         net (fo=7, routed)           0.158     1.174    UsrClkOut_O/CLK_cnt_reg[3]
    SLICE_X87Y59         LUT2 (Prop_lut2_I0_O)        0.045     1.219 r  UsrClkOut_O/CLK_cnt[3]_i_2/O
                         net (fo=1, routed)           0.000     1.219    UsrClkOut_O/n_0_CLK_cnt[3]_i_2
    SLICE_X87Y59         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.282 r  UsrClkOut_O/CLK_cnt_reg[1]_i_3_CARRY4/O[3]
                         net (fo=1, routed)           0.000     1.282    UsrClkOut_O/n_0_CLK_cnt_reg[3]_i_1
    SLICE_X87Y59         FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.834    -0.532    ClockManager_0/I
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.175    -0.357 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.486     0.129    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.158 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          0.876     1.034    UsrClkOut_O/AD9220_CLK
    SLICE_X87Y59                                                      r  UsrClkOut_O/CLK_cnt_reg[3]/C
                         clock pessimism             -0.159     0.875    
    SLICE_X87Y59         FDCE (Hold_fdce_C_D)         0.105     0.980    UsrClkOut_O/CLK_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           1.282    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 UsrClkOut_O/CLK_cnt_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_3M rise@0.000ns - CLK_3M rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.565%)  route 0.169ns (40.435%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.030ns
    Source Clock Delay      (SCD):    0.872ns
    Clock Pessimism Removal (CPR):    0.158ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.564    -0.322    ClockManager_0/I
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.141    -0.181 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.426     0.245    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.271 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          0.601     0.872    UsrClkOut_O/AD9220_CLK
    SLICE_X87Y64                                                      r  UsrClkOut_O/CLK_cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y64         FDCE (Prop_fdce_C_Q)         0.141     1.013 r  UsrClkOut_O/CLK_cnt_reg[23]/Q
                         net (fo=4, routed)           0.169     1.182    UsrClkOut_O/CLK_cnt_reg[23]
    SLICE_X87Y64         LUT2 (Prop_lut2_I0_O)        0.045     1.227 r  UsrClkOut_O/CLK_cnt[23]_i_2/O
                         net (fo=1, routed)           0.000     1.227    UsrClkOut_O/n_0_CLK_cnt[23]_i_2
    SLICE_X87Y64         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.290 r  UsrClkOut_O/CLK_cnt_reg[21]_i_3_CARRY4/O[3]
                         net (fo=1, routed)           0.000     1.290    UsrClkOut_O/n_0_CLK_cnt_reg[23]_i_1
    SLICE_X87Y64         FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.834    -0.532    ClockManager_0/I
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.175    -0.357 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.486     0.129    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.158 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          0.872     1.030    UsrClkOut_O/AD9220_CLK
    SLICE_X87Y64                                                      r  UsrClkOut_O/CLK_cnt_reg[23]/C
                         clock pessimism             -0.158     0.872    
    SLICE_X87Y64         FDCE (Hold_fdce_C_D)         0.105     0.977    UsrClkOut_O/CLK_cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.977    
                         arrival time                           1.290    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 UsrClkOut_O/CLK_cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_3M rise@0.000ns - CLK_3M rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.249ns (58.136%)  route 0.179ns (41.864%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.031ns
    Source Clock Delay      (SCD):    0.873ns
    Clock Pessimism Removal (CPR):    0.158ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.564    -0.322    ClockManager_0/I
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.141    -0.181 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.426     0.245    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.271 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          0.602     0.873    UsrClkOut_O/AD9220_CLK
    SLICE_X87Y62                                                      r  UsrClkOut_O/CLK_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y62         FDCE (Prop_fdce_C_Q)         0.141     1.014 r  UsrClkOut_O/CLK_cnt_reg[15]/Q
                         net (fo=5, routed)           0.179     1.193    UsrClkOut_O/CLK_cnt_reg[15]
    SLICE_X87Y62         LUT2 (Prop_lut2_I0_O)        0.045     1.238 r  UsrClkOut_O/CLK_cnt[15]_i_2/O
                         net (fo=1, routed)           0.000     1.238    UsrClkOut_O/n_0_CLK_cnt[15]_i_2
    SLICE_X87Y62         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.301 r  UsrClkOut_O/CLK_cnt_reg[13]_i_3_CARRY4/O[3]
                         net (fo=1, routed)           0.000     1.301    UsrClkOut_O/n_0_CLK_cnt_reg[15]_i_1
    SLICE_X87Y62         FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.834    -0.532    ClockManager_0/I
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.175    -0.357 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.486     0.129    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.158 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          0.873     1.031    UsrClkOut_O/AD9220_CLK
    SLICE_X87Y62                                                      r  UsrClkOut_O/CLK_cnt_reg[15]/C
                         clock pessimism             -0.158     0.873    
    SLICE_X87Y62         FDCE (Hold_fdce_C_D)         0.105     0.978    UsrClkOut_O/CLK_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.978    
                         arrival time                           1.301    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 UsrClkOut_O/CLK_cnt_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_3M rise@0.000ns - CLK_3M rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.249ns (57.948%)  route 0.181ns (42.052%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.030ns
    Source Clock Delay      (SCD):    0.872ns
    Clock Pessimism Removal (CPR):    0.158ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.564    -0.322    ClockManager_0/I
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.141    -0.181 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.426     0.245    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.271 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          0.601     0.872    UsrClkOut_O/AD9220_CLK
    SLICE_X87Y63                                                      r  UsrClkOut_O/CLK_cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y63         FDCE (Prop_fdce_C_Q)         0.141     1.013 r  UsrClkOut_O/CLK_cnt_reg[19]/Q
                         net (fo=5, routed)           0.181     1.193    UsrClkOut_O/CLK_cnt_reg[19]
    SLICE_X87Y63         LUT2 (Prop_lut2_I0_O)        0.045     1.238 r  UsrClkOut_O/CLK_cnt[19]_i_2/O
                         net (fo=1, routed)           0.000     1.238    UsrClkOut_O/n_0_CLK_cnt[19]_i_2
    SLICE_X87Y63         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.301 r  UsrClkOut_O/CLK_cnt_reg[17]_i_3_CARRY4/O[3]
                         net (fo=1, routed)           0.000     1.301    UsrClkOut_O/n_0_CLK_cnt_reg[19]_i_1
    SLICE_X87Y63         FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.834    -0.532    ClockManager_0/I
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.175    -0.357 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.486     0.129    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.158 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          0.872     1.030    UsrClkOut_O/AD9220_CLK
    SLICE_X87Y63                                                      r  UsrClkOut_O/CLK_cnt_reg[19]/C
                         clock pessimism             -0.158     0.872    
    SLICE_X87Y63         FDCE (Hold_fdce_C_D)         0.105     0.977    UsrClkOut_O/CLK_cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.977    
                         arrival time                           1.301    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 UsrClkOut_O/CLK_cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_3M rise@0.000ns - CLK_3M rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.249ns (57.936%)  route 0.181ns (42.064%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.874ns
    Clock Pessimism Removal (CPR):    0.159ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.564    -0.322    ClockManager_0/I
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.141    -0.181 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.426     0.245    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.271 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          0.603     0.874    UsrClkOut_O/AD9220_CLK
    SLICE_X87Y61                                                      r  UsrClkOut_O/CLK_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y61         FDCE (Prop_fdce_C_Q)         0.141     1.015 r  UsrClkOut_O/CLK_cnt_reg[11]/Q
                         net (fo=6, routed)           0.181     1.196    UsrClkOut_O/CLK_cnt_reg[11]
    SLICE_X87Y61         LUT2 (Prop_lut2_I0_O)        0.045     1.241 r  UsrClkOut_O/CLK_cnt[11]_i_2/O
                         net (fo=1, routed)           0.000     1.241    UsrClkOut_O/n_0_CLK_cnt[11]_i_2
    SLICE_X87Y61         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.304 r  UsrClkOut_O/CLK_cnt_reg[9]_i_3_CARRY4/O[3]
                         net (fo=1, routed)           0.000     1.304    UsrClkOut_O/n_0_CLK_cnt_reg[11]_i_1
    SLICE_X87Y61         FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.834    -0.532    ClockManager_0/I
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.175    -0.357 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.486     0.129    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.158 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          0.875     1.033    UsrClkOut_O/AD9220_CLK
    SLICE_X87Y61                                                      r  UsrClkOut_O/CLK_cnt_reg[11]/C
                         clock pessimism             -0.159     0.874    
    SLICE_X87Y61         FDCE (Hold_fdce_C_D)         0.105     0.979    UsrClkOut_O/CLK_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.979    
                         arrival time                           1.304    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 UsrClkOut_O/CLK_cnt_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_3M rise@0.000ns - CLK_3M rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.256ns (59.081%)  route 0.177ns (40.919%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.030ns
    Source Clock Delay      (SCD):    0.872ns
    Clock Pessimism Removal (CPR):    0.158ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.564    -0.322    ClockManager_0/I
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.141    -0.181 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.426     0.245    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.271 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          0.601     0.872    UsrClkOut_O/AD9220_CLK
    SLICE_X87Y64                                                      r  UsrClkOut_O/CLK_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y64         FDCE (Prop_fdce_C_Q)         0.141     1.013 r  UsrClkOut_O/CLK_cnt_reg[20]/Q
                         net (fo=5, routed)           0.177     1.190    UsrClkOut_O/CLK_cnt_reg[20]
    SLICE_X87Y64         LUT2 (Prop_lut2_I0_O)        0.045     1.235 r  UsrClkOut_O/CLK_cnt[20]_i_2/O
                         net (fo=1, routed)           0.000     1.235    UsrClkOut_O/n_0_CLK_cnt[20]_i_2
    SLICE_X87Y64         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.305 r  UsrClkOut_O/CLK_cnt_reg[21]_i_3_CARRY4/O[0]
                         net (fo=1, routed)           0.000     1.305    UsrClkOut_O/n_0_CLK_cnt_reg[20]_i_1
    SLICE_X87Y64         FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.834    -0.532    ClockManager_0/I
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.175    -0.357 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.486     0.129    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.158 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          0.872     1.030    UsrClkOut_O/AD9220_CLK
    SLICE_X87Y64                                                      r  UsrClkOut_O/CLK_cnt_reg[20]/C
                         clock pessimism             -0.158     0.872    
    SLICE_X87Y64         FDCE (Hold_fdce_C_D)         0.105     0.977    UsrClkOut_O/CLK_cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.977    
                         arrival time                           1.305    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 UsrClkOut_O/CLK_cnt_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_3M rise@0.000ns - CLK_3M rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.256ns (59.057%)  route 0.177ns (40.943%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.030ns
    Source Clock Delay      (SCD):    0.872ns
    Clock Pessimism Removal (CPR):    0.158ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.564    -0.322    ClockManager_0/I
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.141    -0.181 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.426     0.245    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.271 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          0.601     0.872    UsrClkOut_O/AD9220_CLK
    SLICE_X87Y63                                                      r  UsrClkOut_O/CLK_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y63         FDCE (Prop_fdce_C_Q)         0.141     1.013 r  UsrClkOut_O/CLK_cnt_reg[16]/Q
                         net (fo=4, routed)           0.177     1.190    UsrClkOut_O/CLK_cnt_reg[16]
    SLICE_X87Y63         LUT2 (Prop_lut2_I0_O)        0.045     1.235 r  UsrClkOut_O/CLK_cnt[16]_i_2/O
                         net (fo=1, routed)           0.000     1.235    UsrClkOut_O/n_0_CLK_cnt[16]_i_2
    SLICE_X87Y63         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.305 r  UsrClkOut_O/CLK_cnt_reg[17]_i_3_CARRY4/O[0]
                         net (fo=1, routed)           0.000     1.305    UsrClkOut_O/n_0_CLK_cnt_reg[16]_i_1
    SLICE_X87Y63         FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.834    -0.532    ClockManager_0/I
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.175    -0.357 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.486     0.129    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.158 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          0.872     1.030    UsrClkOut_O/AD9220_CLK
    SLICE_X87Y63                                                      r  UsrClkOut_O/CLK_cnt_reg[16]/C
                         clock pessimism             -0.158     0.872    
    SLICE_X87Y63         FDCE (Hold_fdce_C_D)         0.105     0.977    UsrClkOut_O/CLK_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.977    
                         arrival time                           1.305    
  -------------------------------------------------------------------
                         slack                                  0.328    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_3M
Waveform:           { 0 166.667 }
Period:             333.333
Sources:            { ClockManager_0/Clk3M_reg/Q }

Check Type        Corner  Lib Pin      Reference Pin  Required  Actual   Slack    Location       Pin
Min Period        n/a     BUFG/I       n/a            1.592     333.333  331.741  BUFGCTRL_X0Y4  ClockManager_0/BUFG_AD9220_CLK/I
Min Period        n/a     BUFGCTRL/I0  n/a            1.592     333.333  331.741  BUFGCTRL_X0Y3  ClockManager_0/BUFG_AD9220_CLK_OUT/I0
Min Period        n/a     FDCE/C       n/a            1.000     333.333  332.333  SLICE_X15Y140  ADC_0/ADC_Controller_0/SynchEdgeDetector_0/DelayedDin_reg/C
Min Period        n/a     FDCE/C       n/a            1.000     333.333  332.333  SLICE_X15Y101  ADC_0/ADC_Controller_0/SynchEdgeDetector_0/Synchronizer_0/DoubleFFSynchronizerFF1/C
Min Period        n/a     FDCE/C       n/a            1.000     333.333  332.333  SLICE_X15Y101  ADC_0/ADC_Controller_0/SynchEdgeDetector_0/Synchronizer_0/DoubleFFSynchronizerFF2/C
Min Period        n/a     FDRE/C       n/a            1.000     333.333  332.333  SLICE_X37Y126  TriggerManager_0/DelayedAdcBusy_reg/C
Min Period        n/a     FDRE/C       n/a            1.000     333.333  332.333  SLICE_X28Y83   TriggerManager_0/InterclockTrigger_AdcTrigger/DelayedSynchTriggerInExtended_reg/C
Min Period        n/a     FDCE/C       n/a            1.000     333.333  332.333  SLICE_X29Y49   TriggerManager_0/InterclockTrigger_AdcTrigger/Synchronizer_TriggerInExtended/DoubleFFSynchronizerFF1/C
Min Period        n/a     FDCE/C       n/a            1.000     333.333  332.333  SLICE_X29Y49   TriggerManager_0/InterclockTrigger_AdcTrigger/Synchronizer_TriggerInExtended/DoubleFFSynchronizerFF2/C
Min Period        n/a     FDRE/C       n/a            1.000     333.333  332.333  SLICE_X28Y83   TriggerManager_0/InterclockTrigger_AdcTrigger/TRIGGER_OUT_reg/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500     166.667  166.167  SLICE_X37Y126  TriggerManager_0/DelayedAdcBusy_reg/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500     166.667  166.167  SLICE_X87Y59   UsrClkOut_O/CLK_cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500     166.667  166.167  SLICE_X87Y61   UsrClkOut_O/CLK_cnt_reg[10]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500     166.667  166.167  SLICE_X87Y61   UsrClkOut_O/CLK_cnt_reg[11]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500     166.667  166.167  SLICE_X87Y59   UsrClkOut_O/CLK_cnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500     166.667  166.167  SLICE_X87Y59   UsrClkOut_O/CLK_cnt_reg[2]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500     166.667  166.167  SLICE_X87Y59   UsrClkOut_O/CLK_cnt_reg[3]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500     166.667  166.167  SLICE_X87Y60   UsrClkOut_O/CLK_cnt_reg[4]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500     166.667  166.167  SLICE_X87Y60   UsrClkOut_O/CLK_cnt_reg[5]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500     166.667  166.167  SLICE_X87Y60   UsrClkOut_O/CLK_cnt_reg[6]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500     166.667  166.167  SLICE_X15Y101  ADC_0/ADC_Controller_0/SynchEdgeDetector_0/Synchronizer_0/DoubleFFSynchronizerFF1/C
High Pulse Width  Slow    FDCE/C       n/a            0.500     166.667  166.167  SLICE_X15Y101  ADC_0/ADC_Controller_0/SynchEdgeDetector_0/Synchronizer_0/DoubleFFSynchronizerFF2/C
High Pulse Width  Slow    FDRE/C       n/a            0.500     166.667  166.167  SLICE_X37Y126  TriggerManager_0/DelayedAdcBusy_reg/C
High Pulse Width  Slow    FDRE/C       n/a            0.500     166.667  166.167  SLICE_X28Y83   TriggerManager_0/InterclockTrigger_AdcTrigger/DelayedSynchTriggerInExtended_reg/C
High Pulse Width  Slow    FDCE/C       n/a            0.500     166.667  166.167  SLICE_X29Y49   TriggerManager_0/InterclockTrigger_AdcTrigger/Synchronizer_TriggerInExtended/DoubleFFSynchronizerFF1/C
High Pulse Width  Slow    FDCE/C       n/a            0.500     166.667  166.167  SLICE_X29Y49   TriggerManager_0/InterclockTrigger_AdcTrigger/Synchronizer_TriggerInExtended/DoubleFFSynchronizerFF2/C
High Pulse Width  Slow    FDRE/C       n/a            0.500     166.667  166.167  SLICE_X28Y83   TriggerManager_0/InterclockTrigger_AdcTrigger/TRIGGER_OUT_reg/C
High Pulse Width  Slow    FDCE/C       n/a            0.500     166.667  166.167  SLICE_X87Y61   UsrClkOut_O/CLK_cnt_reg[10]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500     166.667  166.167  SLICE_X87Y61   UsrClkOut_O/CLK_cnt_reg[10]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500     166.667  166.167  SLICE_X87Y61   UsrClkOut_O/CLK_cnt_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLK_125M
  To Clock:  CLK_125M

Setup :           32  Failing Endpoints,  Worst Slack       -1.571ns,  Total Violation      -32.468ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.571ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/Channel_reg[1]_rep__9/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        9.247ns  (logic 3.673ns (39.723%)  route 5.574ns (60.277%))
  Logic Levels:           18  (CARRY4=12 LUT2=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.009ns = ( 6.991 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25899, routed)       1.354    -0.561    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/SCALER_CLK
    SLICE_X57Y74                                                      r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/Channel_reg[1]_rep__9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y74         FDRE (Prop_fdre_C_Q)         0.348    -0.213 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/Channel_reg[1]_rep__9/Q
                         net (fo=64, routed)          1.502     1.289    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/n_0_Channel_reg[1]_rep__9
    SLICE_X82Y64         LUT6 (Prop_lut6_I2_O)        0.242     1.531 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/DelayedDout[3]_i_102/O
                         net (fo=1, routed)           0.000     1.531    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/n_0_DelayedDout[3]_i_102
    SLICE_X82Y64         MUXF7 (Prop_muxf7_I1_O)      0.182     1.713 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/DelayedDout_reg[3]_i_44/O
                         net (fo=1, routed)           1.133     2.845    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/n_0_DelayedDout_reg[3]_i_44
    SLICE_X69Y64         LUT6 (Prop_lut6_I1_O)        0.252     3.097 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/DelayedDout[3]_i_16/O
                         net (fo=1, routed)           0.922     4.020    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/n_0_DelayedDout[3]_i_16
    SLICE_X64Y79         LUT6 (Prop_lut6_I1_O)        0.105     4.125 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/DelayedDout[3]_i_6/O
                         net (fo=1, routed)           0.000     4.125    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/S[0]
    SLICE_X64Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     4.565 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/DelayedDout_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.565    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_DelayedDout_reg[3]_i_2
    SLICE_X64Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.663 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/DelayedDout_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.663    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_DelayedDout_reg[7]_i_2
    SLICE_X64Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.761 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/DelayedDout_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.761    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_DelayedDout_reg[11]_i_2
    SLICE_X64Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.859 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_160/CO[3]
                         net (fo=1, routed)           0.000     4.859    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_160
    SLICE_X64Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.957 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_71/CO[3]
                         net (fo=1, routed)           0.000     4.957    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_71
    SLICE_X64Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.055 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_70/CO[3]
                         net (fo=1, routed)           0.000     5.055    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_70
    SLICE_X64Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.153 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_36/CO[3]
                         net (fo=1, routed)           0.000     5.153    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_36
    SLICE_X64Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.251 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_35/CO[3]
                         net (fo=1, routed)           0.000     5.251    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_35
    SLICE_X64Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.349 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.349    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_23
    SLICE_X64Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.447 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_22/CO[3]
                         net (fo=1, routed)           0.000     5.447    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_22
    SLICE_X64Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     5.712 f  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_16/O[1]
                         net (fo=1, routed)           0.553     6.264    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/minusOp[41]
    SLICE_X65Y90         LUT2 (Prop_lut2_I1_O)        0.250     6.514 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/FSM_sequential_CurrentState[2]_i_8/O
                         net (fo=1, routed)           0.000     6.514    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/I73[0]
    SLICE_X65Y90         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.446     6.960 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_2/CO[2]
                         net (fo=5, routed)           1.045     8.005    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/CO[0]
    SLICE_X56Y107        LUT6 (Prop_lut6_I1_O)        0.261     8.266 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress[10]_i_1__0/O
                         net (fo=11, routed)          0.419     8.685    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddressCountUp
    SLICE_X57Y107        FDRE                                         r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25899, routed)       1.244     6.991    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/SCALER_CLK
    SLICE_X57Y107                                                     r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress_reg[10]/C
                         clock pessimism              0.338     7.329    
                         clock uncertainty           -0.047     7.282    
    SLICE_X57Y107        FDRE (Setup_fdre_C_CE)      -0.168     7.114    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress_reg[10]
  -------------------------------------------------------------------
                         required time                          7.114    
                         arrival time                          -8.685    
  -------------------------------------------------------------------
                         slack                                 -1.571    

Slack (VIOLATED) :        -1.571ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/Channel_reg[1]_rep__9/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        9.247ns  (logic 3.673ns (39.723%)  route 5.574ns (60.277%))
  Logic Levels:           18  (CARRY4=12 LUT2=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.009ns = ( 6.991 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25899, routed)       1.354    -0.561    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/SCALER_CLK
    SLICE_X57Y74                                                      r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/Channel_reg[1]_rep__9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y74         FDRE (Prop_fdre_C_Q)         0.348    -0.213 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/Channel_reg[1]_rep__9/Q
                         net (fo=64, routed)          1.502     1.289    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/n_0_Channel_reg[1]_rep__9
    SLICE_X82Y64         LUT6 (Prop_lut6_I2_O)        0.242     1.531 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/DelayedDout[3]_i_102/O
                         net (fo=1, routed)           0.000     1.531    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/n_0_DelayedDout[3]_i_102
    SLICE_X82Y64         MUXF7 (Prop_muxf7_I1_O)      0.182     1.713 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/DelayedDout_reg[3]_i_44/O
                         net (fo=1, routed)           1.133     2.845    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/n_0_DelayedDout_reg[3]_i_44
    SLICE_X69Y64         LUT6 (Prop_lut6_I1_O)        0.252     3.097 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/DelayedDout[3]_i_16/O
                         net (fo=1, routed)           0.922     4.020    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/n_0_DelayedDout[3]_i_16
    SLICE_X64Y79         LUT6 (Prop_lut6_I1_O)        0.105     4.125 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/DelayedDout[3]_i_6/O
                         net (fo=1, routed)           0.000     4.125    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/S[0]
    SLICE_X64Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     4.565 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/DelayedDout_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.565    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_DelayedDout_reg[3]_i_2
    SLICE_X64Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.663 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/DelayedDout_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.663    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_DelayedDout_reg[7]_i_2
    SLICE_X64Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.761 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/DelayedDout_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.761    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_DelayedDout_reg[11]_i_2
    SLICE_X64Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.859 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_160/CO[3]
                         net (fo=1, routed)           0.000     4.859    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_160
    SLICE_X64Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.957 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_71/CO[3]
                         net (fo=1, routed)           0.000     4.957    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_71
    SLICE_X64Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.055 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_70/CO[3]
                         net (fo=1, routed)           0.000     5.055    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_70
    SLICE_X64Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.153 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_36/CO[3]
                         net (fo=1, routed)           0.000     5.153    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_36
    SLICE_X64Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.251 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_35/CO[3]
                         net (fo=1, routed)           0.000     5.251    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_35
    SLICE_X64Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.349 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.349    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_23
    SLICE_X64Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.447 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_22/CO[3]
                         net (fo=1, routed)           0.000     5.447    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_22
    SLICE_X64Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     5.712 f  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_16/O[1]
                         net (fo=1, routed)           0.553     6.264    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/minusOp[41]
    SLICE_X65Y90         LUT2 (Prop_lut2_I1_O)        0.250     6.514 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/FSM_sequential_CurrentState[2]_i_8/O
                         net (fo=1, routed)           0.000     6.514    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/I73[0]
    SLICE_X65Y90         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.446     6.960 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_2/CO[2]
                         net (fo=5, routed)           1.045     8.005    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/CO[0]
    SLICE_X56Y107        LUT6 (Prop_lut6_I1_O)        0.261     8.266 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress[10]_i_1__0/O
                         net (fo=11, routed)          0.419     8.685    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddressCountUp
    SLICE_X57Y107        FDRE                                         r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25899, routed)       1.244     6.991    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/SCALER_CLK
    SLICE_X57Y107                                                     r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress_reg[1]/C
                         clock pessimism              0.338     7.329    
                         clock uncertainty           -0.047     7.282    
    SLICE_X57Y107        FDRE (Setup_fdre_C_CE)      -0.168     7.114    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress_reg[1]
  -------------------------------------------------------------------
                         required time                          7.114    
                         arrival time                          -8.685    
  -------------------------------------------------------------------
                         slack                                 -1.571    

Slack (VIOLATED) :        -1.571ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/Channel_reg[1]_rep__9/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        9.247ns  (logic 3.673ns (39.723%)  route 5.574ns (60.277%))
  Logic Levels:           18  (CARRY4=12 LUT2=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.009ns = ( 6.991 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25899, routed)       1.354    -0.561    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/SCALER_CLK
    SLICE_X57Y74                                                      r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/Channel_reg[1]_rep__9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y74         FDRE (Prop_fdre_C_Q)         0.348    -0.213 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/Channel_reg[1]_rep__9/Q
                         net (fo=64, routed)          1.502     1.289    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/n_0_Channel_reg[1]_rep__9
    SLICE_X82Y64         LUT6 (Prop_lut6_I2_O)        0.242     1.531 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/DelayedDout[3]_i_102/O
                         net (fo=1, routed)           0.000     1.531    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/n_0_DelayedDout[3]_i_102
    SLICE_X82Y64         MUXF7 (Prop_muxf7_I1_O)      0.182     1.713 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/DelayedDout_reg[3]_i_44/O
                         net (fo=1, routed)           1.133     2.845    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/n_0_DelayedDout_reg[3]_i_44
    SLICE_X69Y64         LUT6 (Prop_lut6_I1_O)        0.252     3.097 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/DelayedDout[3]_i_16/O
                         net (fo=1, routed)           0.922     4.020    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/n_0_DelayedDout[3]_i_16
    SLICE_X64Y79         LUT6 (Prop_lut6_I1_O)        0.105     4.125 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/DelayedDout[3]_i_6/O
                         net (fo=1, routed)           0.000     4.125    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/S[0]
    SLICE_X64Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     4.565 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/DelayedDout_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.565    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_DelayedDout_reg[3]_i_2
    SLICE_X64Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.663 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/DelayedDout_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.663    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_DelayedDout_reg[7]_i_2
    SLICE_X64Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.761 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/DelayedDout_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.761    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_DelayedDout_reg[11]_i_2
    SLICE_X64Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.859 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_160/CO[3]
                         net (fo=1, routed)           0.000     4.859    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_160
    SLICE_X64Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.957 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_71/CO[3]
                         net (fo=1, routed)           0.000     4.957    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_71
    SLICE_X64Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.055 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_70/CO[3]
                         net (fo=1, routed)           0.000     5.055    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_70
    SLICE_X64Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.153 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_36/CO[3]
                         net (fo=1, routed)           0.000     5.153    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_36
    SLICE_X64Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.251 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_35/CO[3]
                         net (fo=1, routed)           0.000     5.251    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_35
    SLICE_X64Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.349 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.349    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_23
    SLICE_X64Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.447 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_22/CO[3]
                         net (fo=1, routed)           0.000     5.447    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_22
    SLICE_X64Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     5.712 f  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_16/O[1]
                         net (fo=1, routed)           0.553     6.264    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/minusOp[41]
    SLICE_X65Y90         LUT2 (Prop_lut2_I1_O)        0.250     6.514 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/FSM_sequential_CurrentState[2]_i_8/O
                         net (fo=1, routed)           0.000     6.514    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/I73[0]
    SLICE_X65Y90         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.446     6.960 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_2/CO[2]
                         net (fo=5, routed)           1.045     8.005    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/CO[0]
    SLICE_X56Y107        LUT6 (Prop_lut6_I1_O)        0.261     8.266 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress[10]_i_1__0/O
                         net (fo=11, routed)          0.419     8.685    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddressCountUp
    SLICE_X57Y107        FDRE                                         r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25899, routed)       1.244     6.991    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/SCALER_CLK
    SLICE_X57Y107                                                     r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress_reg[2]/C
                         clock pessimism              0.338     7.329    
                         clock uncertainty           -0.047     7.282    
    SLICE_X57Y107        FDRE (Setup_fdre_C_CE)      -0.168     7.114    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress_reg[2]
  -------------------------------------------------------------------
                         required time                          7.114    
                         arrival time                          -8.685    
  -------------------------------------------------------------------
                         slack                                 -1.571    

Slack (VIOLATED) :        -1.571ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/Channel_reg[1]_rep__9/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        9.247ns  (logic 3.673ns (39.723%)  route 5.574ns (60.277%))
  Logic Levels:           18  (CARRY4=12 LUT2=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.009ns = ( 6.991 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25899, routed)       1.354    -0.561    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/SCALER_CLK
    SLICE_X57Y74                                                      r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/Channel_reg[1]_rep__9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y74         FDRE (Prop_fdre_C_Q)         0.348    -0.213 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/Channel_reg[1]_rep__9/Q
                         net (fo=64, routed)          1.502     1.289    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/n_0_Channel_reg[1]_rep__9
    SLICE_X82Y64         LUT6 (Prop_lut6_I2_O)        0.242     1.531 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/DelayedDout[3]_i_102/O
                         net (fo=1, routed)           0.000     1.531    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/n_0_DelayedDout[3]_i_102
    SLICE_X82Y64         MUXF7 (Prop_muxf7_I1_O)      0.182     1.713 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/DelayedDout_reg[3]_i_44/O
                         net (fo=1, routed)           1.133     2.845    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/n_0_DelayedDout_reg[3]_i_44
    SLICE_X69Y64         LUT6 (Prop_lut6_I1_O)        0.252     3.097 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/DelayedDout[3]_i_16/O
                         net (fo=1, routed)           0.922     4.020    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/n_0_DelayedDout[3]_i_16
    SLICE_X64Y79         LUT6 (Prop_lut6_I1_O)        0.105     4.125 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/DelayedDout[3]_i_6/O
                         net (fo=1, routed)           0.000     4.125    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/S[0]
    SLICE_X64Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     4.565 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/DelayedDout_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.565    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_DelayedDout_reg[3]_i_2
    SLICE_X64Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.663 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/DelayedDout_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.663    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_DelayedDout_reg[7]_i_2
    SLICE_X64Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.761 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/DelayedDout_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.761    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_DelayedDout_reg[11]_i_2
    SLICE_X64Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.859 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_160/CO[3]
                         net (fo=1, routed)           0.000     4.859    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_160
    SLICE_X64Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.957 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_71/CO[3]
                         net (fo=1, routed)           0.000     4.957    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_71
    SLICE_X64Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.055 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_70/CO[3]
                         net (fo=1, routed)           0.000     5.055    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_70
    SLICE_X64Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.153 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_36/CO[3]
                         net (fo=1, routed)           0.000     5.153    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_36
    SLICE_X64Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.251 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_35/CO[3]
                         net (fo=1, routed)           0.000     5.251    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_35
    SLICE_X64Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.349 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.349    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_23
    SLICE_X64Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.447 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_22/CO[3]
                         net (fo=1, routed)           0.000     5.447    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_22
    SLICE_X64Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     5.712 f  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_16/O[1]
                         net (fo=1, routed)           0.553     6.264    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/minusOp[41]
    SLICE_X65Y90         LUT2 (Prop_lut2_I1_O)        0.250     6.514 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/FSM_sequential_CurrentState[2]_i_8/O
                         net (fo=1, routed)           0.000     6.514    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/I73[0]
    SLICE_X65Y90         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.446     6.960 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_2/CO[2]
                         net (fo=5, routed)           1.045     8.005    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/CO[0]
    SLICE_X56Y107        LUT6 (Prop_lut6_I1_O)        0.261     8.266 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress[10]_i_1__0/O
                         net (fo=11, routed)          0.419     8.685    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddressCountUp
    SLICE_X57Y107        FDRE                                         r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25899, routed)       1.244     6.991    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/SCALER_CLK
    SLICE_X57Y107                                                     r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress_reg[3]/C
                         clock pessimism              0.338     7.329    
                         clock uncertainty           -0.047     7.282    
    SLICE_X57Y107        FDRE (Setup_fdre_C_CE)      -0.168     7.114    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress_reg[3]
  -------------------------------------------------------------------
                         required time                          7.114    
                         arrival time                          -8.685    
  -------------------------------------------------------------------
                         slack                                 -1.571    

Slack (VIOLATED) :        -1.571ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/Channel_reg[1]_rep__9/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        9.247ns  (logic 3.673ns (39.723%)  route 5.574ns (60.277%))
  Logic Levels:           18  (CARRY4=12 LUT2=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.009ns = ( 6.991 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25899, routed)       1.354    -0.561    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/SCALER_CLK
    SLICE_X57Y74                                                      r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/Channel_reg[1]_rep__9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y74         FDRE (Prop_fdre_C_Q)         0.348    -0.213 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/Channel_reg[1]_rep__9/Q
                         net (fo=64, routed)          1.502     1.289    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/n_0_Channel_reg[1]_rep__9
    SLICE_X82Y64         LUT6 (Prop_lut6_I2_O)        0.242     1.531 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/DelayedDout[3]_i_102/O
                         net (fo=1, routed)           0.000     1.531    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/n_0_DelayedDout[3]_i_102
    SLICE_X82Y64         MUXF7 (Prop_muxf7_I1_O)      0.182     1.713 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/DelayedDout_reg[3]_i_44/O
                         net (fo=1, routed)           1.133     2.845    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/n_0_DelayedDout_reg[3]_i_44
    SLICE_X69Y64         LUT6 (Prop_lut6_I1_O)        0.252     3.097 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/DelayedDout[3]_i_16/O
                         net (fo=1, routed)           0.922     4.020    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/n_0_DelayedDout[3]_i_16
    SLICE_X64Y79         LUT6 (Prop_lut6_I1_O)        0.105     4.125 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/DelayedDout[3]_i_6/O
                         net (fo=1, routed)           0.000     4.125    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/S[0]
    SLICE_X64Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     4.565 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/DelayedDout_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.565    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_DelayedDout_reg[3]_i_2
    SLICE_X64Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.663 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/DelayedDout_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.663    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_DelayedDout_reg[7]_i_2
    SLICE_X64Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.761 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/DelayedDout_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.761    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_DelayedDout_reg[11]_i_2
    SLICE_X64Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.859 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_160/CO[3]
                         net (fo=1, routed)           0.000     4.859    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_160
    SLICE_X64Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.957 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_71/CO[3]
                         net (fo=1, routed)           0.000     4.957    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_71
    SLICE_X64Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.055 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_70/CO[3]
                         net (fo=1, routed)           0.000     5.055    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_70
    SLICE_X64Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.153 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_36/CO[3]
                         net (fo=1, routed)           0.000     5.153    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_36
    SLICE_X64Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.251 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_35/CO[3]
                         net (fo=1, routed)           0.000     5.251    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_35
    SLICE_X64Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.349 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.349    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_23
    SLICE_X64Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.447 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_22/CO[3]
                         net (fo=1, routed)           0.000     5.447    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_22
    SLICE_X64Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     5.712 f  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_16/O[1]
                         net (fo=1, routed)           0.553     6.264    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/minusOp[41]
    SLICE_X65Y90         LUT2 (Prop_lut2_I1_O)        0.250     6.514 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/FSM_sequential_CurrentState[2]_i_8/O
                         net (fo=1, routed)           0.000     6.514    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/I73[0]
    SLICE_X65Y90         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.446     6.960 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_2/CO[2]
                         net (fo=5, routed)           1.045     8.005    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/CO[0]
    SLICE_X56Y107        LUT6 (Prop_lut6_I1_O)        0.261     8.266 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress[10]_i_1__0/O
                         net (fo=11, routed)          0.419     8.685    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddressCountUp
    SLICE_X57Y107        FDRE                                         r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25899, routed)       1.244     6.991    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/SCALER_CLK
    SLICE_X57Y107                                                     r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress_reg[4]/C
                         clock pessimism              0.338     7.329    
                         clock uncertainty           -0.047     7.282    
    SLICE_X57Y107        FDRE (Setup_fdre_C_CE)      -0.168     7.114    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress_reg[4]
  -------------------------------------------------------------------
                         required time                          7.114    
                         arrival time                          -8.685    
  -------------------------------------------------------------------
                         slack                                 -1.571    

Slack (VIOLATED) :        -1.571ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/Channel_reg[1]_rep__9/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        9.247ns  (logic 3.673ns (39.723%)  route 5.574ns (60.277%))
  Logic Levels:           18  (CARRY4=12 LUT2=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.009ns = ( 6.991 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25899, routed)       1.354    -0.561    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/SCALER_CLK
    SLICE_X57Y74                                                      r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/Channel_reg[1]_rep__9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y74         FDRE (Prop_fdre_C_Q)         0.348    -0.213 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/Channel_reg[1]_rep__9/Q
                         net (fo=64, routed)          1.502     1.289    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/n_0_Channel_reg[1]_rep__9
    SLICE_X82Y64         LUT6 (Prop_lut6_I2_O)        0.242     1.531 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/DelayedDout[3]_i_102/O
                         net (fo=1, routed)           0.000     1.531    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/n_0_DelayedDout[3]_i_102
    SLICE_X82Y64         MUXF7 (Prop_muxf7_I1_O)      0.182     1.713 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/DelayedDout_reg[3]_i_44/O
                         net (fo=1, routed)           1.133     2.845    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/n_0_DelayedDout_reg[3]_i_44
    SLICE_X69Y64         LUT6 (Prop_lut6_I1_O)        0.252     3.097 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/DelayedDout[3]_i_16/O
                         net (fo=1, routed)           0.922     4.020    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/n_0_DelayedDout[3]_i_16
    SLICE_X64Y79         LUT6 (Prop_lut6_I1_O)        0.105     4.125 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/DelayedDout[3]_i_6/O
                         net (fo=1, routed)           0.000     4.125    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/S[0]
    SLICE_X64Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     4.565 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/DelayedDout_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.565    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_DelayedDout_reg[3]_i_2
    SLICE_X64Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.663 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/DelayedDout_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.663    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_DelayedDout_reg[7]_i_2
    SLICE_X64Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.761 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/DelayedDout_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.761    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_DelayedDout_reg[11]_i_2
    SLICE_X64Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.859 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_160/CO[3]
                         net (fo=1, routed)           0.000     4.859    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_160
    SLICE_X64Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.957 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_71/CO[3]
                         net (fo=1, routed)           0.000     4.957    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_71
    SLICE_X64Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.055 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_70/CO[3]
                         net (fo=1, routed)           0.000     5.055    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_70
    SLICE_X64Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.153 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_36/CO[3]
                         net (fo=1, routed)           0.000     5.153    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_36
    SLICE_X64Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.251 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_35/CO[3]
                         net (fo=1, routed)           0.000     5.251    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_35
    SLICE_X64Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.349 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.349    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_23
    SLICE_X64Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.447 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_22/CO[3]
                         net (fo=1, routed)           0.000     5.447    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_22
    SLICE_X64Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     5.712 f  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_16/O[1]
                         net (fo=1, routed)           0.553     6.264    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/minusOp[41]
    SLICE_X65Y90         LUT2 (Prop_lut2_I1_O)        0.250     6.514 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/FSM_sequential_CurrentState[2]_i_8/O
                         net (fo=1, routed)           0.000     6.514    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/I73[0]
    SLICE_X65Y90         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.446     6.960 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_2/CO[2]
                         net (fo=5, routed)           1.045     8.005    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/CO[0]
    SLICE_X56Y107        LUT6 (Prop_lut6_I1_O)        0.261     8.266 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress[10]_i_1__0/O
                         net (fo=11, routed)          0.419     8.685    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddressCountUp
    SLICE_X57Y107        FDRE                                         r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25899, routed)       1.244     6.991    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/SCALER_CLK
    SLICE_X57Y107                                                     r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress_reg[6]/C
                         clock pessimism              0.338     7.329    
                         clock uncertainty           -0.047     7.282    
    SLICE_X57Y107        FDRE (Setup_fdre_C_CE)      -0.168     7.114    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress_reg[6]
  -------------------------------------------------------------------
                         required time                          7.114    
                         arrival time                          -8.685    
  -------------------------------------------------------------------
                         slack                                 -1.571    

Slack (VIOLATED) :        -1.571ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/Channel_reg[1]_rep__9/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        9.247ns  (logic 3.673ns (39.723%)  route 5.574ns (60.277%))
  Logic Levels:           18  (CARRY4=12 LUT2=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.009ns = ( 6.991 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25899, routed)       1.354    -0.561    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/SCALER_CLK
    SLICE_X57Y74                                                      r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/Channel_reg[1]_rep__9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y74         FDRE (Prop_fdre_C_Q)         0.348    -0.213 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/Channel_reg[1]_rep__9/Q
                         net (fo=64, routed)          1.502     1.289    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/n_0_Channel_reg[1]_rep__9
    SLICE_X82Y64         LUT6 (Prop_lut6_I2_O)        0.242     1.531 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/DelayedDout[3]_i_102/O
                         net (fo=1, routed)           0.000     1.531    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/n_0_DelayedDout[3]_i_102
    SLICE_X82Y64         MUXF7 (Prop_muxf7_I1_O)      0.182     1.713 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/DelayedDout_reg[3]_i_44/O
                         net (fo=1, routed)           1.133     2.845    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/n_0_DelayedDout_reg[3]_i_44
    SLICE_X69Y64         LUT6 (Prop_lut6_I1_O)        0.252     3.097 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/DelayedDout[3]_i_16/O
                         net (fo=1, routed)           0.922     4.020    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/n_0_DelayedDout[3]_i_16
    SLICE_X64Y79         LUT6 (Prop_lut6_I1_O)        0.105     4.125 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/DelayedDout[3]_i_6/O
                         net (fo=1, routed)           0.000     4.125    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/S[0]
    SLICE_X64Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     4.565 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/DelayedDout_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.565    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_DelayedDout_reg[3]_i_2
    SLICE_X64Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.663 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/DelayedDout_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.663    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_DelayedDout_reg[7]_i_2
    SLICE_X64Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.761 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/DelayedDout_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.761    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_DelayedDout_reg[11]_i_2
    SLICE_X64Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.859 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_160/CO[3]
                         net (fo=1, routed)           0.000     4.859    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_160
    SLICE_X64Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.957 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_71/CO[3]
                         net (fo=1, routed)           0.000     4.957    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_71
    SLICE_X64Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.055 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_70/CO[3]
                         net (fo=1, routed)           0.000     5.055    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_70
    SLICE_X64Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.153 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_36/CO[3]
                         net (fo=1, routed)           0.000     5.153    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_36
    SLICE_X64Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.251 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_35/CO[3]
                         net (fo=1, routed)           0.000     5.251    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_35
    SLICE_X64Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.349 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.349    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_23
    SLICE_X64Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.447 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_22/CO[3]
                         net (fo=1, routed)           0.000     5.447    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_22
    SLICE_X64Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     5.712 f  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_16/O[1]
                         net (fo=1, routed)           0.553     6.264    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/minusOp[41]
    SLICE_X65Y90         LUT2 (Prop_lut2_I1_O)        0.250     6.514 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/FSM_sequential_CurrentState[2]_i_8/O
                         net (fo=1, routed)           0.000     6.514    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/I73[0]
    SLICE_X65Y90         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.446     6.960 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_2/CO[2]
                         net (fo=5, routed)           1.045     8.005    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/CO[0]
    SLICE_X56Y107        LUT6 (Prop_lut6_I1_O)        0.261     8.266 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress[10]_i_1__0/O
                         net (fo=11, routed)          0.419     8.685    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddressCountUp
    SLICE_X57Y107        FDRE                                         r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25899, routed)       1.244     6.991    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/SCALER_CLK
    SLICE_X57Y107                                                     r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress_reg[7]/C
                         clock pessimism              0.338     7.329    
                         clock uncertainty           -0.047     7.282    
    SLICE_X57Y107        FDRE (Setup_fdre_C_CE)      -0.168     7.114    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress_reg[7]
  -------------------------------------------------------------------
                         required time                          7.114    
                         arrival time                          -8.685    
  -------------------------------------------------------------------
                         slack                                 -1.571    

Slack (VIOLATED) :        -1.538ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/Channel_reg[1]_rep__9/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        9.213ns  (logic 3.673ns (39.869%)  route 5.540ns (60.131%))
  Logic Levels:           18  (CARRY4=12 LUT2=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.010ns = ( 6.990 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25899, routed)       1.354    -0.561    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/SCALER_CLK
    SLICE_X57Y74                                                      r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/Channel_reg[1]_rep__9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y74         FDRE (Prop_fdre_C_Q)         0.348    -0.213 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/Channel_reg[1]_rep__9/Q
                         net (fo=64, routed)          1.502     1.289    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/n_0_Channel_reg[1]_rep__9
    SLICE_X82Y64         LUT6 (Prop_lut6_I2_O)        0.242     1.531 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/DelayedDout[3]_i_102/O
                         net (fo=1, routed)           0.000     1.531    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/n_0_DelayedDout[3]_i_102
    SLICE_X82Y64         MUXF7 (Prop_muxf7_I1_O)      0.182     1.713 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/DelayedDout_reg[3]_i_44/O
                         net (fo=1, routed)           1.133     2.845    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/n_0_DelayedDout_reg[3]_i_44
    SLICE_X69Y64         LUT6 (Prop_lut6_I1_O)        0.252     3.097 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/DelayedDout[3]_i_16/O
                         net (fo=1, routed)           0.922     4.020    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/n_0_DelayedDout[3]_i_16
    SLICE_X64Y79         LUT6 (Prop_lut6_I1_O)        0.105     4.125 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/DelayedDout[3]_i_6/O
                         net (fo=1, routed)           0.000     4.125    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/S[0]
    SLICE_X64Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     4.565 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/DelayedDout_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.565    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_DelayedDout_reg[3]_i_2
    SLICE_X64Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.663 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/DelayedDout_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.663    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_DelayedDout_reg[7]_i_2
    SLICE_X64Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.761 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/DelayedDout_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.761    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_DelayedDout_reg[11]_i_2
    SLICE_X64Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.859 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_160/CO[3]
                         net (fo=1, routed)           0.000     4.859    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_160
    SLICE_X64Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.957 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_71/CO[3]
                         net (fo=1, routed)           0.000     4.957    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_71
    SLICE_X64Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.055 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_70/CO[3]
                         net (fo=1, routed)           0.000     5.055    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_70
    SLICE_X64Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.153 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_36/CO[3]
                         net (fo=1, routed)           0.000     5.153    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_36
    SLICE_X64Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.251 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_35/CO[3]
                         net (fo=1, routed)           0.000     5.251    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_35
    SLICE_X64Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.349 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.349    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_23
    SLICE_X64Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.447 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_22/CO[3]
                         net (fo=1, routed)           0.000     5.447    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_22
    SLICE_X64Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     5.712 f  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_16/O[1]
                         net (fo=1, routed)           0.553     6.264    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/minusOp[41]
    SLICE_X65Y90         LUT2 (Prop_lut2_I1_O)        0.250     6.514 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/FSM_sequential_CurrentState[2]_i_8/O
                         net (fo=1, routed)           0.000     6.514    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/I73[0]
    SLICE_X65Y90         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.446     6.960 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_2/CO[2]
                         net (fo=5, routed)           1.045     8.005    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/CO[0]
    SLICE_X56Y107        LUT6 (Prop_lut6_I1_O)        0.261     8.266 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress[10]_i_1__0/O
                         net (fo=11, routed)          0.385     8.651    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddressCountUp
    SLICE_X57Y109        FDRE                                         r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25899, routed)       1.243     6.990    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/SCALER_CLK
    SLICE_X57Y109                                                     r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress_reg[5]/C
                         clock pessimism              0.338     7.328    
                         clock uncertainty           -0.047     7.281    
    SLICE_X57Y109        FDRE (Setup_fdre_C_CE)      -0.168     7.113    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress_reg[5]
  -------------------------------------------------------------------
                         required time                          7.113    
                         arrival time                          -8.651    
  -------------------------------------------------------------------
                         slack                                 -1.538    

Slack (VIOLATED) :        -1.395ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/Channel_reg[1]_rep__9/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        9.102ns  (logic 3.673ns (40.354%)  route 5.429ns (59.646%))
  Logic Levels:           18  (CARRY4=12 LUT2=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.010ns = ( 6.990 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25899, routed)       1.354    -0.561    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/SCALER_CLK
    SLICE_X57Y74                                                      r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/Channel_reg[1]_rep__9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y74         FDRE (Prop_fdre_C_Q)         0.348    -0.213 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/Channel_reg[1]_rep__9/Q
                         net (fo=64, routed)          1.502     1.289    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/n_0_Channel_reg[1]_rep__9
    SLICE_X82Y64         LUT6 (Prop_lut6_I2_O)        0.242     1.531 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/DelayedDout[3]_i_102/O
                         net (fo=1, routed)           0.000     1.531    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/n_0_DelayedDout[3]_i_102
    SLICE_X82Y64         MUXF7 (Prop_muxf7_I1_O)      0.182     1.713 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/DelayedDout_reg[3]_i_44/O
                         net (fo=1, routed)           1.133     2.845    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/n_0_DelayedDout_reg[3]_i_44
    SLICE_X69Y64         LUT6 (Prop_lut6_I1_O)        0.252     3.097 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/DelayedDout[3]_i_16/O
                         net (fo=1, routed)           0.922     4.020    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/n_0_DelayedDout[3]_i_16
    SLICE_X64Y79         LUT6 (Prop_lut6_I1_O)        0.105     4.125 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/DelayedDout[3]_i_6/O
                         net (fo=1, routed)           0.000     4.125    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/S[0]
    SLICE_X64Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     4.565 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/DelayedDout_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.565    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_DelayedDout_reg[3]_i_2
    SLICE_X64Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.663 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/DelayedDout_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.663    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_DelayedDout_reg[7]_i_2
    SLICE_X64Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.761 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/DelayedDout_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.761    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_DelayedDout_reg[11]_i_2
    SLICE_X64Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.859 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_160/CO[3]
                         net (fo=1, routed)           0.000     4.859    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_160
    SLICE_X64Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.957 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_71/CO[3]
                         net (fo=1, routed)           0.000     4.957    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_71
    SLICE_X64Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.055 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_70/CO[3]
                         net (fo=1, routed)           0.000     5.055    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_70
    SLICE_X64Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.153 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_36/CO[3]
                         net (fo=1, routed)           0.000     5.153    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_36
    SLICE_X64Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.251 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_35/CO[3]
                         net (fo=1, routed)           0.000     5.251    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_35
    SLICE_X64Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.349 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.349    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_23
    SLICE_X64Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.447 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_22/CO[3]
                         net (fo=1, routed)           0.000     5.447    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_22
    SLICE_X64Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     5.712 f  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_16/O[1]
                         net (fo=1, routed)           0.553     6.264    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/minusOp[41]
    SLICE_X65Y90         LUT2 (Prop_lut2_I1_O)        0.250     6.514 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/FSM_sequential_CurrentState[2]_i_8/O
                         net (fo=1, routed)           0.000     6.514    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/I73[0]
    SLICE_X65Y90         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.446     6.960 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_2/CO[2]
                         net (fo=5, routed)           1.045     8.005    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/CO[0]
    SLICE_X56Y107        LUT6 (Prop_lut6_I1_O)        0.261     8.266 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress[10]_i_1__0/O
                         net (fo=11, routed)          0.275     8.540    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddressCountUp
    SLICE_X56Y108        FDRE                                         r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25899, routed)       1.243     6.990    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/SCALER_CLK
    SLICE_X56Y108                                                     r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress_reg[0]/C
                         clock pessimism              0.338     7.328    
                         clock uncertainty           -0.047     7.281    
    SLICE_X56Y108        FDRE (Setup_fdre_C_CE)      -0.136     7.145    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress_reg[0]
  -------------------------------------------------------------------
                         required time                          7.145    
                         arrival time                          -8.540    
  -------------------------------------------------------------------
                         slack                                 -1.395    

Slack (VIOLATED) :        -1.395ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/Channel_reg[1]_rep__9/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        9.102ns  (logic 3.673ns (40.354%)  route 5.429ns (59.646%))
  Logic Levels:           18  (CARRY4=12 LUT2=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.010ns = ( 6.990 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25899, routed)       1.354    -0.561    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/SCALER_CLK
    SLICE_X57Y74                                                      r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/Channel_reg[1]_rep__9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y74         FDRE (Prop_fdre_C_Q)         0.348    -0.213 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/Channel_reg[1]_rep__9/Q
                         net (fo=64, routed)          1.502     1.289    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/n_0_Channel_reg[1]_rep__9
    SLICE_X82Y64         LUT6 (Prop_lut6_I2_O)        0.242     1.531 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/DelayedDout[3]_i_102/O
                         net (fo=1, routed)           0.000     1.531    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/n_0_DelayedDout[3]_i_102
    SLICE_X82Y64         MUXF7 (Prop_muxf7_I1_O)      0.182     1.713 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/DelayedDout_reg[3]_i_44/O
                         net (fo=1, routed)           1.133     2.845    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/n_0_DelayedDout_reg[3]_i_44
    SLICE_X69Y64         LUT6 (Prop_lut6_I1_O)        0.252     3.097 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/DelayedDout[3]_i_16/O
                         net (fo=1, routed)           0.922     4.020    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/n_0_DelayedDout[3]_i_16
    SLICE_X64Y79         LUT6 (Prop_lut6_I1_O)        0.105     4.125 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/DelayedDout[3]_i_6/O
                         net (fo=1, routed)           0.000     4.125    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/S[0]
    SLICE_X64Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     4.565 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/DelayedDout_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.565    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_DelayedDout_reg[3]_i_2
    SLICE_X64Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.663 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/DelayedDout_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.663    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_DelayedDout_reg[7]_i_2
    SLICE_X64Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.761 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/DelayedDout_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.761    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_DelayedDout_reg[11]_i_2
    SLICE_X64Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.859 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_160/CO[3]
                         net (fo=1, routed)           0.000     4.859    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_160
    SLICE_X64Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.957 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_71/CO[3]
                         net (fo=1, routed)           0.000     4.957    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_71
    SLICE_X64Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.055 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_70/CO[3]
                         net (fo=1, routed)           0.000     5.055    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_70
    SLICE_X64Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.153 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_36/CO[3]
                         net (fo=1, routed)           0.000     5.153    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_36
    SLICE_X64Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.251 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_35/CO[3]
                         net (fo=1, routed)           0.000     5.251    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_35
    SLICE_X64Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.349 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.349    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_23
    SLICE_X64Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.447 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_22/CO[3]
                         net (fo=1, routed)           0.000     5.447    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_22
    SLICE_X64Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     5.712 f  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_16/O[1]
                         net (fo=1, routed)           0.553     6.264    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/minusOp[41]
    SLICE_X65Y90         LUT2 (Prop_lut2_I1_O)        0.250     6.514 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/FSM_sequential_CurrentState[2]_i_8/O
                         net (fo=1, routed)           0.000     6.514    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/I73[0]
    SLICE_X65Y90         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.446     6.960 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_2/CO[2]
                         net (fo=5, routed)           1.045     8.005    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/CO[0]
    SLICE_X56Y107        LUT6 (Prop_lut6_I1_O)        0.261     8.266 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress[10]_i_1__0/O
                         net (fo=11, routed)          0.275     8.540    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddressCountUp
    SLICE_X56Y108        FDRE                                         r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25899, routed)       1.243     6.990    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/SCALER_CLK
    SLICE_X56Y108                                                     r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress_reg[8]/C
                         clock pessimism              0.338     7.328    
                         clock uncertainty           -0.047     7.281    
    SLICE_X56Y108        FDRE (Setup_fdre_C_CE)      -0.136     7.145    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress_reg[8]
  -------------------------------------------------------------------
                         required time                          7.145    
                         arrival time                          -8.540    
  -------------------------------------------------------------------
                         slack                                 -1.395    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 TriggerWidth_0/WidthAdjuster_GENERATE[15].Width_Adjuster_1/delay_reg_reg[41]/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TriggerWidth_0/WidthAdjuster_GENERATE[15].Width_Adjuster_1/delay_reg_reg[42]/D
                            (rising edge-triggered cell FDCE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.164ns (51.945%)  route 0.152ns (48.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25899, routed)       0.635    -0.476    TriggerWidth_0/WidthAdjuster_GENERATE[15].Width_Adjuster_1/SCALER_CLK
    SLICE_X42Y49                                                      r  TriggerWidth_0/WidthAdjuster_GENERATE[15].Width_Adjuster_1/delay_reg_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDCE (Prop_fdce_C_Q)         0.164    -0.312 r  TriggerWidth_0/WidthAdjuster_GENERATE[15].Width_Adjuster_1/delay_reg_reg[41]/Q
                         net (fo=2, routed)           0.152    -0.160    TriggerWidth_0/WidthAdjuster_GENERATE[15].Width_Adjuster_1/delay_reg[41]
    SLICE_X42Y50         FDCE                                         r  TriggerWidth_0/WidthAdjuster_GENERATE[15].Width_Adjuster_1/delay_reg_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25899, routed)       0.839    -0.781    TriggerWidth_0/WidthAdjuster_GENERATE[15].Width_Adjuster_1/SCALER_CLK
    SLICE_X42Y50                                                      r  TriggerWidth_0/WidthAdjuster_GENERATE[15].Width_Adjuster_1/delay_reg_reg[42]/C
                         clock pessimism              0.504    -0.277    
    SLICE_X42Y50         FDCE (Hold_fdce_C_D)         0.063    -0.214    TriggerWidth_0/WidthAdjuster_GENERATE[15].Width_Adjuster_1/delay_reg_reg[42]
  -------------------------------------------------------------------
                         required time                          0.214    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[56].MHTDC_ChannelBuffer_Trailing/Ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[56].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_12_17/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.919%)  route 0.212ns (60.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25899, routed)       0.608    -0.503    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[56].MHTDC_ChannelBuffer_Trailing/SCALER_CLK
    SLICE_X86Y97                                                      r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[56].MHTDC_ChannelBuffer_Trailing/Ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.362 r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[56].MHTDC_ChannelBuffer_Trailing/Ptr_reg[2]/Q
                         net (fo=68, routed)          0.212    -0.150    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[56].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_12_17/ADDRD2
    SLICE_X84Y97         RAMD32                                       r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[56].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_12_17/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25899, routed)       0.879    -0.741    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[56].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_12_17/WCLK
    SLICE_X84Y97                                                      r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[56].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_12_17/RAMA/CLK
                         clock pessimism              0.275    -0.466    
    SLICE_X84Y97         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.212    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[56].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_12_17/RAMA
  -------------------------------------------------------------------
                         required time                          0.212    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[56].MHTDC_ChannelBuffer_Trailing/Ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[56].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_12_17/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.919%)  route 0.212ns (60.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25899, routed)       0.608    -0.503    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[56].MHTDC_ChannelBuffer_Trailing/SCALER_CLK
    SLICE_X86Y97                                                      r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[56].MHTDC_ChannelBuffer_Trailing/Ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.362 r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[56].MHTDC_ChannelBuffer_Trailing/Ptr_reg[2]/Q
                         net (fo=68, routed)          0.212    -0.150    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[56].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_12_17/ADDRD2
    SLICE_X84Y97         RAMD32                                       r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[56].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_12_17/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25899, routed)       0.879    -0.741    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[56].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_12_17/WCLK
    SLICE_X84Y97                                                      r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[56].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_12_17/RAMA_D1/CLK
                         clock pessimism              0.275    -0.466    
    SLICE_X84Y97         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.212    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[56].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.212    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[56].MHTDC_ChannelBuffer_Trailing/Ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[56].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_12_17/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.919%)  route 0.212ns (60.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25899, routed)       0.608    -0.503    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[56].MHTDC_ChannelBuffer_Trailing/SCALER_CLK
    SLICE_X86Y97                                                      r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[56].MHTDC_ChannelBuffer_Trailing/Ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.362 r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[56].MHTDC_ChannelBuffer_Trailing/Ptr_reg[2]/Q
                         net (fo=68, routed)          0.212    -0.150    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[56].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_12_17/ADDRD2
    SLICE_X84Y97         RAMD32                                       r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[56].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_12_17/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25899, routed)       0.879    -0.741    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[56].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_12_17/WCLK
    SLICE_X84Y97                                                      r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[56].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_12_17/RAMB/CLK
                         clock pessimism              0.275    -0.466    
    SLICE_X84Y97         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.212    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[56].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_12_17/RAMB
  -------------------------------------------------------------------
                         required time                          0.212    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[56].MHTDC_ChannelBuffer_Trailing/Ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[56].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_12_17/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.919%)  route 0.212ns (60.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25899, routed)       0.608    -0.503    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[56].MHTDC_ChannelBuffer_Trailing/SCALER_CLK
    SLICE_X86Y97                                                      r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[56].MHTDC_ChannelBuffer_Trailing/Ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.362 r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[56].MHTDC_ChannelBuffer_Trailing/Ptr_reg[2]/Q
                         net (fo=68, routed)          0.212    -0.150    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[56].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_12_17/ADDRD2
    SLICE_X84Y97         RAMD32                                       r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[56].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_12_17/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25899, routed)       0.879    -0.741    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[56].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_12_17/WCLK
    SLICE_X84Y97                                                      r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[56].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_12_17/RAMB_D1/CLK
                         clock pessimism              0.275    -0.466    
    SLICE_X84Y97         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.212    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[56].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_12_17/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.212    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[56].MHTDC_ChannelBuffer_Trailing/Ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[56].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_12_17/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.919%)  route 0.212ns (60.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25899, routed)       0.608    -0.503    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[56].MHTDC_ChannelBuffer_Trailing/SCALER_CLK
    SLICE_X86Y97                                                      r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[56].MHTDC_ChannelBuffer_Trailing/Ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.362 r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[56].MHTDC_ChannelBuffer_Trailing/Ptr_reg[2]/Q
                         net (fo=68, routed)          0.212    -0.150    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[56].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_12_17/ADDRD2
    SLICE_X84Y97         RAMD32                                       r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[56].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_12_17/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25899, routed)       0.879    -0.741    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[56].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_12_17/WCLK
    SLICE_X84Y97                                                      r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[56].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_12_17/RAMC/CLK
                         clock pessimism              0.275    -0.466    
    SLICE_X84Y97         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.212    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[56].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_12_17/RAMC
  -------------------------------------------------------------------
                         required time                          0.212    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[56].MHTDC_ChannelBuffer_Trailing/Ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[56].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_12_17/RAMC_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.919%)  route 0.212ns (60.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25899, routed)       0.608    -0.503    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[56].MHTDC_ChannelBuffer_Trailing/SCALER_CLK
    SLICE_X86Y97                                                      r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[56].MHTDC_ChannelBuffer_Trailing/Ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.362 r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[56].MHTDC_ChannelBuffer_Trailing/Ptr_reg[2]/Q
                         net (fo=68, routed)          0.212    -0.150    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[56].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_12_17/ADDRD2
    SLICE_X84Y97         RAMD32                                       r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[56].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_12_17/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25899, routed)       0.879    -0.741    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[56].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_12_17/WCLK
    SLICE_X84Y97                                                      r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[56].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_12_17/RAMC_D1/CLK
                         clock pessimism              0.275    -0.466    
    SLICE_X84Y97         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.212    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[56].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_12_17/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.212    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[56].MHTDC_ChannelBuffer_Trailing/Ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[56].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_12_17/RAMD/ADR2
                            (rising edge-triggered cell RAMS32 clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.919%)  route 0.212ns (60.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25899, routed)       0.608    -0.503    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[56].MHTDC_ChannelBuffer_Trailing/SCALER_CLK
    SLICE_X86Y97                                                      r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[56].MHTDC_ChannelBuffer_Trailing/Ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.362 r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[56].MHTDC_ChannelBuffer_Trailing/Ptr_reg[2]/Q
                         net (fo=68, routed)          0.212    -0.150    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[56].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_12_17/ADDRD2
    SLICE_X84Y97         RAMS32                                       r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[56].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_12_17/RAMD/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25899, routed)       0.879    -0.741    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[56].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_12_17/WCLK
    SLICE_X84Y97                                                      r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[56].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_12_17/RAMD/CLK
                         clock pessimism              0.275    -0.466    
    SLICE_X84Y97         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254    -0.212    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[56].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_12_17/RAMD
  -------------------------------------------------------------------
                         required time                          0.212    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[56].MHTDC_ChannelBuffer_Trailing/Ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[56].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_12_17/RAMD_D1/ADR2
                            (rising edge-triggered cell RAMS32 clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.919%)  route 0.212ns (60.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25899, routed)       0.608    -0.503    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[56].MHTDC_ChannelBuffer_Trailing/SCALER_CLK
    SLICE_X86Y97                                                      r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[56].MHTDC_ChannelBuffer_Trailing/Ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.362 r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[56].MHTDC_ChannelBuffer_Trailing/Ptr_reg[2]/Q
                         net (fo=68, routed)          0.212    -0.150    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[56].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_12_17/ADDRD2
    SLICE_X84Y97         RAMS32                                       r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[56].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_12_17/RAMD_D1/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25899, routed)       0.879    -0.741    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[56].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_12_17/WCLK
    SLICE_X84Y97                                                      r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[56].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_12_17/RAMD_D1/CLK
                         clock pessimism              0.275    -0.466    
    SLICE_X84Y97         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254    -0.212    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[56].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_12_17/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.212    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_0/delay_reg_reg[82]/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_0/delay_reg_reg[83]/D
                            (rising edge-triggered cell FDCE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.164ns (49.261%)  route 0.169ns (50.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25899, routed)       0.642    -0.469    TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_0/SCALER_CLK
    SLICE_X14Y48                                                      r  TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_0/delay_reg_reg[82]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y48         FDCE (Prop_fdce_C_Q)         0.164    -0.305 r  TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_0/delay_reg_reg[82]/Q
                         net (fo=2, routed)           0.169    -0.136    TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_0/delay_reg[82]
    SLICE_X13Y50         FDCE                                         r  TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_0/delay_reg_reg[83]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25899, routed)       0.847    -0.773    TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_0/SCALER_CLK
    SLICE_X13Y50                                                      r  TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_0/delay_reg_reg[83]/C
                         clock pessimism              0.504    -0.269    
    SLICE_X13Y50         FDCE (Hold_fdce_C_D)         0.070    -0.199    TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_0/delay_reg_reg[83]
  -------------------------------------------------------------------
                         required time                          0.199    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.064    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_125M
Waveform:           { 0 4 }
Period:             8.000
Sources:            { ClockManager_0/MMCM_0/MMCM_0/CLKOUT5 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170     8.000   5.830    RAMB36_X1Y21     MHTDC_0/MHTDC_EventBuffer_Leading/DualPortRam_0/RamData_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170     8.000   5.830    RAMB18_X1Y44     MHTDC_0/MHTDC_EventBuffer_Leading/DualPortRam_0/RamData_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170     8.000   5.830    RAMB36_X1Y20     MHTDC_0/MHTDC_EventBuffer_Leading/DualPortRam_1/RamData_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170     8.000   5.830    RAMB18_X1Y45     MHTDC_0/MHTDC_EventBuffer_Leading/DualPortRam_1/RamData_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170     8.000   5.830    RAMB36_X2Y20     MHTDC_0/MHTDC_EventBuffer_Trailing/DualPortRam_0/RamData_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170     8.000   5.830    RAMB18_X2Y42     MHTDC_0/MHTDC_EventBuffer_Trailing/DualPortRam_0/RamData_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170     8.000   5.830    RAMB36_X2Y22     MHTDC_0/MHTDC_EventBuffer_Trailing/DualPortRam_1/RamData_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170     8.000   5.830    RAMB18_X2Y43     MHTDC_0/MHTDC_EventBuffer_Trailing/DualPortRam_1/RamData_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170     8.000   5.830    RAMB18_X0Y48     Scaler_0/DoubleBuffer_0/DualPortRam_0/RamData_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170     8.000   5.830    RAMB18_X0Y47     Scaler_0/DoubleBuffer_0/DualPortRam_1/RamData_reg/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT5  n/a            213.360   8.000   205.360  MMCME2_ADV_X0Y3  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130     4.000   2.870    SLICE_X42Y66     MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[0].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130     4.000   2.870    SLICE_X42Y66     MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[0].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130     4.000   2.870    SLICE_X42Y66     MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[0].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130     4.000   2.870    SLICE_X42Y66     MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[0].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130     4.000   2.870    SLICE_X42Y66     MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[0].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130     4.000   2.870    SLICE_X42Y66     MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[0].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.130     4.000   2.870    SLICE_X42Y66     MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[0].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.130     4.000   2.870    SLICE_X42Y66     MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[0].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130     4.000   2.870    SLICE_X38Y64     MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[0].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_42_45/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130     4.000   2.870    SLICE_X38Y64     MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[0].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_42_45/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130     4.000   2.870    SLICE_X62Y54     MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[10].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_24_29/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130     4.000   2.870    SLICE_X62Y54     MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[10].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_24_29/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130     4.000   2.870    SLICE_X62Y54     MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[10].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_24_29/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130     4.000   2.870    SLICE_X62Y54     MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[10].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_24_29/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130     4.000   2.870    SLICE_X62Y54     MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[10].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_24_29/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130     4.000   2.870    SLICE_X62Y54     MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[10].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_24_29/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.130     4.000   2.870    SLICE_X62Y54     MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[10].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_24_29/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.130     4.000   2.870    SLICE_X62Y54     MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[10].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_24_29/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130     4.000   2.870    SLICE_X62Y55     MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[10].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_30_35/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130     4.000   2.870    SLICE_X62Y55     MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[10].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_30_35/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  CLK_250M_0
  To Clock:  CLK_250M_0

Setup :            0  Failing Endpoints,  Worst Slack        0.586ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.094ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.586ns  (required time - arrival time)
  Source:                 TriggerManager_0/Trig_Delayer/counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TriggerManager_0/Trig_Delayer/state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_0 rise@0.000ns)
  Data Path Delay:        3.363ns  (logic 0.904ns (26.881%)  route 2.459ns (73.119%))
  Logic Levels:           5  (LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.984ns = ( 3.016 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Uncertainty:      0.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        1.373    -0.542    TriggerManager_0/Trig_Delayer/CLK
    SLICE_X32Y70                                                      r  TriggerManager_0/Trig_Delayer/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y70         FDCE (Prop_fdce_C_Q)         0.379    -0.163 r  TriggerManager_0/Trig_Delayer/counter_reg[4]/Q
                         net (fo=4, routed)           0.372     0.209    TriggerManager_0/Trig_Delayer/counter[4]
    SLICE_X32Y72         LUT5 (Prop_lut5_I4_O)        0.105     0.314 r  TriggerManager_0/Trig_Delayer/trigger_s_reg_i_8/O
                         net (fo=1, routed)           0.804     1.117    TriggerManager_0/Trig_Delayer/n_0_trigger_s_reg_i_8
    SLICE_X32Y71         LUT6 (Prop_lut6_I3_O)        0.105     1.222 f  TriggerManager_0/Trig_Delayer/trigger_s_reg_i_6/O
                         net (fo=1, routed)           0.229     1.452    TriggerManager_0/Trig_Delayer/n_0_trigger_s_reg_i_6
    SLICE_X32Y72         LUT5 (Prop_lut5_I0_O)        0.105     1.557 f  TriggerManager_0/Trig_Delayer/trigger_s_reg_i_3/O
                         net (fo=3, routed)           0.262     1.819    TriggerManager_0/Trig_Delayer/eqOp
    SLICE_X32Y70         LUT2 (Prop_lut2_I0_O)        0.105     1.924 f  TriggerManager_0/Trig_Delayer/trigger_s_reg_i_5/O
                         net (fo=2, routed)           0.792     2.716    TriggerManager_0/Trig_Delayer/n_0_trigger_s_reg_i_5
    SLICE_X36Y63         LUT6 (Prop_lut6_I1_O)        0.105     2.821 r  TriggerManager_0/Trig_Delayer/state[0]_i_1/O
                         net (fo=1, routed)           0.000     2.821    TriggerManager_0/Trig_Delayer/state_next[0]
    SLICE_X36Y63         FDCE                                         r  TriggerManager_0/Trig_Delayer/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     5.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     6.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     0.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     1.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        1.269     3.016    TriggerManager_0/Trig_Delayer/CLK
    SLICE_X36Y63                                                      r  TriggerManager_0/Trig_Delayer/state_reg[0]/C
                         clock pessimism              0.405     3.421    
                         clock uncertainty           -0.044     3.376    
    SLICE_X36Y63         FDCE (Setup_fdce_C_D)        0.030     3.406    TriggerManager_0/Trig_Delayer/state_reg[0]
  -------------------------------------------------------------------
                         required time                          3.406    
                         arrival time                          -2.821    
  -------------------------------------------------------------------
                         slack                                  0.586    

Slack (MET) :             1.526ns  (required time - arrival time)
  Source:                 TriggerManager_0/Trig_Delayer/counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TriggerManager_0/Trig_Delayer/state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_0 rise@0.000ns)
  Data Path Delay:        2.461ns  (logic 0.799ns (32.460%)  route 1.662ns (67.540%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.989ns = ( 3.011 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    0.447ns
  Clock Uncertainty:      0.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        1.373    -0.542    TriggerManager_0/Trig_Delayer/CLK
    SLICE_X32Y70                                                      r  TriggerManager_0/Trig_Delayer/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y70         FDCE (Prop_fdce_C_Q)         0.379    -0.163 r  TriggerManager_0/Trig_Delayer/counter_reg[4]/Q
                         net (fo=4, routed)           0.372     0.209    TriggerManager_0/Trig_Delayer/counter[4]
    SLICE_X32Y72         LUT5 (Prop_lut5_I4_O)        0.105     0.314 f  TriggerManager_0/Trig_Delayer/trigger_s_reg_i_8/O
                         net (fo=1, routed)           0.804     1.117    TriggerManager_0/Trig_Delayer/n_0_trigger_s_reg_i_8
    SLICE_X32Y71         LUT6 (Prop_lut6_I3_O)        0.105     1.222 r  TriggerManager_0/Trig_Delayer/trigger_s_reg_i_6/O
                         net (fo=1, routed)           0.229     1.452    TriggerManager_0/Trig_Delayer/n_0_trigger_s_reg_i_6
    SLICE_X32Y72         LUT5 (Prop_lut5_I0_O)        0.105     1.557 r  TriggerManager_0/Trig_Delayer/trigger_s_reg_i_3/O
                         net (fo=3, routed)           0.257     1.814    TriggerManager_0/Trig_Delayer/eqOp
    SLICE_X32Y70         LUT6 (Prop_lut6_I5_O)        0.105     1.919 r  TriggerManager_0/Trig_Delayer/state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.919    TriggerManager_0/Trig_Delayer/state_next[1]
    SLICE_X32Y70         FDCE                                         r  TriggerManager_0/Trig_Delayer/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     5.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     6.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     0.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     1.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        1.264     3.011    TriggerManager_0/Trig_Delayer/CLK
    SLICE_X32Y70                                                      r  TriggerManager_0/Trig_Delayer/state_reg[1]/C
                         clock pessimism              0.447     3.458    
                         clock uncertainty           -0.044     3.413    
    SLICE_X32Y70         FDCE (Setup_fdce_C_D)        0.032     3.445    TriggerManager_0/Trig_Delayer/state_reg[1]
  -------------------------------------------------------------------
                         required time                          3.445    
                         arrival time                          -1.919    
  -------------------------------------------------------------------
                         slack                                  1.526    

Slack (MET) :             1.632ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[38].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[38].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_0 rise@0.000ns)
  Data Path Delay:        2.106ns  (logic 0.398ns (18.898%)  route 1.708ns (81.102%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.991ns = ( 3.009 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Uncertainty:      0.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        1.373    -0.542    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[38].MHTDC_Counter_Leading/FineCounterDecoder_0/TDC_SAMPLING_CLK
    SLICE_X34Y68                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[38].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y68         FDRE (Prop_fdre_C_Q)         0.398    -0.144 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[38].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[0]__0/Q
                         net (fo=2, routed)           1.708     1.564    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[38].MHTDC_Counter_Leading/FineCounterDecoder_0/n_0_Stage0_reg[0]__0
    SLICE_X32Y78         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[38].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     5.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     6.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     0.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     1.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        1.262     3.009    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[38].MHTDC_Counter_Leading/FineCounterDecoder_0/TDC_SAMPLING_CLK
    SLICE_X32Y78                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[38].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[0]/C
                         clock pessimism              0.405     3.414    
                         clock uncertainty           -0.044     3.369    
    SLICE_X32Y78         FDRE (Setup_fdre_C_D)       -0.174     3.195    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[38].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[0]
  -------------------------------------------------------------------
                         required time                          3.195    
                         arrival time                          -1.564    
  -------------------------------------------------------------------
                         slack                                  1.632    

Slack (MET) :             1.729ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[1].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[2]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[1].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_0 rise@0.000ns)
  Data Path Delay:        2.043ns  (logic 0.433ns (21.192%)  route 1.610ns (78.808%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.996ns = ( 3.004 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        1.377    -0.538    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[1].MHTDC_Counter_Leading/FineCounterDecoder_0/TDC_SAMPLING_CLK
    SLICE_X50Y55                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[1].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[2]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y55         FDRE (Prop_fdre_C_Q)         0.433    -0.105 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[1].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[2]__0/Q
                         net (fo=2, routed)           1.610     1.505    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[1].MHTDC_Counter_Leading/FineCounterDecoder_0/n_0_Stage0_reg[2]__0
    SLICE_X55Y62         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[1].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     5.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     6.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     0.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     1.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        1.257     3.004    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[1].MHTDC_Counter_Leading/FineCounterDecoder_0/TDC_SAMPLING_CLK
    SLICE_X55Y62                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[1].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[2]/C
                         clock pessimism              0.345     3.349    
                         clock uncertainty           -0.044     3.304    
    SLICE_X55Y62         FDRE (Setup_fdre_C_D)       -0.070     3.234    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[1].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[2]
  -------------------------------------------------------------------
                         required time                          3.234    
                         arrival time                          -1.505    
  -------------------------------------------------------------------
                         slack                                  1.729    

Slack (MET) :             1.822ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[11].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[2]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[11].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_0 rise@0.000ns)
  Data Path Delay:        2.009ns  (logic 0.433ns (21.554%)  route 1.576ns (78.446%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.983ns = ( 3.017 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Uncertainty:      0.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        1.388    -0.527    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[11].MHTDC_Counter_Trailing/FineCounterDecoder_0/TDC_SAMPLING_CLK
    SLICE_X12Y88                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[11].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[2]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y88         FDRE (Prop_fdre_C_Q)         0.433    -0.094 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[11].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[2]__0/Q
                         net (fo=2, routed)           1.576     1.481    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[11].MHTDC_Counter_Trailing/FineCounterDecoder_0/n_0_Stage0_reg[2]__0
    SLICE_X35Y88         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[11].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     5.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     6.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     0.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     1.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        1.270     3.017    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[11].MHTDC_Counter_Trailing/FineCounterDecoder_0/TDC_SAMPLING_CLK
    SLICE_X35Y88                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[11].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[2]/C
                         clock pessimism              0.405     3.422    
                         clock uncertainty           -0.044     3.377    
    SLICE_X35Y88         FDRE (Setup_fdre_C_D)       -0.074     3.303    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[11].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[2]
  -------------------------------------------------------------------
                         required time                          3.303    
                         arrival time                          -1.481    
  -------------------------------------------------------------------
                         slack                                  1.822    

Slack (MET) :             1.833ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[41].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[41].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_0 rise@0.000ns)
  Data Path Delay:        1.874ns  (logic 0.398ns (21.238%)  route 1.476ns (78.762%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.996ns = ( 3.004 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Uncertainty:      0.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        1.373    -0.542    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[41].MHTDC_Counter_Leading/FineCounterDecoder_0/TDC_SAMPLING_CLK
    SLICE_X34Y68                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[41].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y68         FDRE (Prop_fdre_C_Q)         0.398    -0.144 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[41].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[0]__0/Q
                         net (fo=2, routed)           1.476     1.332    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[41].MHTDC_Counter_Leading/FineCounterDecoder_0/n_0_Stage0_reg[0]__0
    SLICE_X39Y76         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[41].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     5.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     6.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     0.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     1.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        1.257     3.004    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[41].MHTDC_Counter_Leading/FineCounterDecoder_0/TDC_SAMPLING_CLK
    SLICE_X39Y76                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[41].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[0]/C
                         clock pessimism              0.405     3.409    
                         clock uncertainty           -0.044     3.364    
    SLICE_X39Y76         FDRE (Setup_fdre_C_D)       -0.200     3.164    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[41].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[0]
  -------------------------------------------------------------------
                         required time                          3.164    
                         arrival time                          -1.332    
  -------------------------------------------------------------------
                         slack                                  1.833    

Slack (MET) :             1.851ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[20].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[2]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[20].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_0 rise@0.000ns)
  Data Path Delay:        2.026ns  (logic 0.433ns (21.370%)  route 1.593ns (78.630%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.984ns = ( 3.016 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Uncertainty:      0.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        1.375    -0.540    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[20].MHTDC_Counter_Trailing/FineCounterDecoder_0/TDC_SAMPLING_CLK
    SLICE_X30Y81                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[20].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[2]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y81         FDRE (Prop_fdre_C_Q)         0.433    -0.107 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[20].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[2]__0/Q
                         net (fo=2, routed)           1.593     1.486    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[20].MHTDC_Counter_Trailing/FineCounterDecoder_0/n_0_Stage0_reg[2]__0
    SLICE_X40Y89         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[20].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     5.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     6.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     0.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     1.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        1.269     3.016    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[20].MHTDC_Counter_Trailing/FineCounterDecoder_0/TDC_SAMPLING_CLK
    SLICE_X40Y89                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[20].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[2]/C
                         clock pessimism              0.405     3.421    
                         clock uncertainty           -0.044     3.376    
    SLICE_X40Y89         FDRE (Setup_fdre_C_D)       -0.039     3.337    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[20].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[2]
  -------------------------------------------------------------------
                         required time                          3.337    
                         arrival time                          -1.486    
  -------------------------------------------------------------------
                         slack                                  1.851    

Slack (MET) :             1.873ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[46].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[46].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_0 rise@0.000ns)
  Data Path Delay:        1.856ns  (logic 0.348ns (18.751%)  route 1.508ns (81.249%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.017ns = ( 2.983 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        1.352    -0.563    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[46].MHTDC_Counter_Trailing/FineCounterDecoder_0/TDC_SAMPLING_CLK
    SLICE_X65Y115                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[46].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y115        FDRE (Prop_fdre_C_Q)         0.348    -0.215 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[46].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[3]/Q
                         net (fo=2, routed)           1.508     1.293    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[46].MHTDC_Counter_Trailing/FineCounterDecoder_0/n_0_Stage0_reg[3]
    SLICE_X57Y118        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[46].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     5.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     6.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     0.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     1.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        1.236     2.983    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[46].MHTDC_Counter_Trailing/FineCounterDecoder_0/TDC_SAMPLING_CLK
    SLICE_X57Y118                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[46].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[3]/C
                         clock pessimism              0.403     3.386    
                         clock uncertainty           -0.044     3.342    
    SLICE_X57Y118        FDRE (Setup_fdre_C_D)       -0.176     3.166    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[46].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[3]
  -------------------------------------------------------------------
                         required time                          3.166    
                         arrival time                          -1.293    
  -------------------------------------------------------------------
                         slack                                  1.873    

Slack (MET) :             1.878ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[10].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[10].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_0 rise@0.000ns)
  Data Path Delay:        1.849ns  (logic 0.398ns (21.531%)  route 1.451ns (78.469%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.984ns = ( 3.016 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        1.381    -0.534    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[10].MHTDC_Counter_Leading/FineCounterDecoder_0/TDC_SAMPLING_CLK
    SLICE_X70Y50                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[10].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y50         FDRE (Prop_fdre_C_Q)         0.398    -0.136 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[10].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[0]__0/Q
                         net (fo=2, routed)           1.451     1.314    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[10].MHTDC_Counter_Leading/FineCounterDecoder_0/n_0_Stage0_reg[0]__0
    SLICE_X68Y51         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[10].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     5.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     6.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     0.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     1.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        1.269     3.016    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[10].MHTDC_Counter_Leading/FineCounterDecoder_0/TDC_SAMPLING_CLK
    SLICE_X68Y51                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[10].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[0]/C
                         clock pessimism              0.422     3.438    
                         clock uncertainty           -0.044     3.393    
    SLICE_X68Y51         FDRE (Setup_fdre_C_D)       -0.201     3.192    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[10].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[0]
  -------------------------------------------------------------------
                         required time                          3.192    
                         arrival time                          -1.314    
  -------------------------------------------------------------------
                         slack                                  1.878    

Slack (MET) :             1.886ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[63].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[63].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_0 rise@0.000ns)
  Data Path Delay:        1.843ns  (logic 0.348ns (18.883%)  route 1.495ns (81.117%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.938ns = ( 3.062 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        1.438    -0.477    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[63].MHTDC_Counter_Trailing/FineCounterDecoder_0/TDC_SAMPLING_CLK
    SLICE_X82Y114                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[63].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y114        FDRE (Prop_fdre_C_Q)         0.348    -0.129 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[63].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[3]/Q
                         net (fo=2, routed)           1.495     1.366    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[63].MHTDC_Counter_Trailing/FineCounterDecoder_0/n_0_Stage0_reg[3]
    SLICE_X77Y117        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[63].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     5.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     6.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     0.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     1.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        1.315     3.062    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[63].MHTDC_Counter_Trailing/FineCounterDecoder_0/TDC_SAMPLING_CLK
    SLICE_X77Y117                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[63].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[3]/C
                         clock pessimism              0.403     3.465    
                         clock uncertainty           -0.044     3.421    
    SLICE_X77Y117        FDRE (Setup_fdre_C_D)       -0.169     3.252    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[63].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[3]
  -------------------------------------------------------------------
                         required time                          3.252    
                         arrival time                          -1.366    
  -------------------------------------------------------------------
                         slack                                  1.886    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[9].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[9].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_250M_0 rise@0.000ns - CLK_250M_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.148ns (36.294%)  route 0.260ns (63.706%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        0.570    -0.541    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[9].MHTDC_Counter_Trailing/FineCounterDecoder_0/TDC_SAMPLING_CLK
    SLICE_X10Y100                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[9].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y100        FDRE (Prop_fdre_C_Q)         0.148    -0.393 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[9].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[0]__0/Q
                         net (fo=2, routed)           0.260    -0.133    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[9].MHTDC_Counter_Trailing/FineCounterDecoder_0/n_0_Stage0_reg[0]__0
    SLICE_X10Y99         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[9].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        0.847    -0.773    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[9].MHTDC_Counter_Trailing/FineCounterDecoder_0/TDC_SAMPLING_CLK
    SLICE_X10Y99                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[9].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[0]/C
                         clock pessimism              0.509    -0.264    
    SLICE_X10Y99         FDRE (Hold_fdre_C_D)         0.037    -0.227    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[9].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[15].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[15].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_250M_0 rise@0.000ns - CLK_250M_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.141ns (31.374%)  route 0.308ns (68.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        0.575    -0.536    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[15].MHTDC_Counter_Trailing/FineCounterDecoder_0/TDC_SAMPLING_CLK
    SLICE_X13Y96                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[15].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[15].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[3]/Q
                         net (fo=2, routed)           0.308    -0.087    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[15].MHTDC_Counter_Trailing/FineCounterDecoder_0/n_0_Stage0_reg[3]
    SLICE_X15Y100        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[15].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        0.840    -0.779    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[15].MHTDC_Counter_Trailing/FineCounterDecoder_0/TDC_SAMPLING_CLK
    SLICE_X15Y100                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[15].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[3]/C
                         clock pessimism              0.509    -0.270    
    SLICE_X15Y100        FDRE (Hold_fdre_C_D)         0.072    -0.198    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[15].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.198    
                         arrival time                          -0.087    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[10].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[10].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_250M_0 rise@0.000ns - CLK_250M_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.164ns (42.192%)  route 0.225ns (57.808%))
  Logic Levels:           0  
  Clock Path Skew:        0.206ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.455ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        0.656    -0.455    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[10].MHTDC_Counter_Leading/FineCounterDecoder_0/TDC_SAMPLING_CLK
    SLICE_X76Y49                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[10].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.291 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[10].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[3]/Q
                         net (fo=2, routed)           0.225    -0.066    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[10].MHTDC_Counter_Leading/FineCounterDecoder_0/n_0_Stage0_reg[3]
    SLICE_X72Y50         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[10].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        0.868    -0.752    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[10].MHTDC_Counter_Leading/FineCounterDecoder_0/TDC_SAMPLING_CLK
    SLICE_X72Y50                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[10].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[3]/C
                         clock pessimism              0.504    -0.248    
    SLICE_X72Y50         FDRE (Hold_fdre_C_D)         0.070    -0.178    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[10].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.178    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[17].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[17].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_250M_0 rise@0.000ns - CLK_250M_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.148ns (36.168%)  route 0.261ns (63.832%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        0.563    -0.548    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[17].MHTDC_Counter_Trailing/FineCounterDecoder_0/TDC_SAMPLING_CLK
    SLICE_X56Y88                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[17].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y88         FDRE (Prop_fdre_C_Q)         0.148    -0.400 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[17].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[0]__0/Q
                         net (fo=2, routed)           0.261    -0.139    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[17].MHTDC_Counter_Trailing/FineCounterDecoder_0/n_0_Stage0_reg[0]__0
    SLICE_X48Y88         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[17].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        0.835    -0.785    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[17].MHTDC_Counter_Trailing/FineCounterDecoder_0/TDC_SAMPLING_CLK
    SLICE_X48Y88                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[17].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[0]/C
                         clock pessimism              0.504    -0.281    
    SLICE_X48Y88         FDRE (Hold_fdre_C_D)         0.017    -0.264    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[17].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.264    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[45].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[2]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[45].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_250M_0 rise@0.000ns - CLK_250M_0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.164ns (36.694%)  route 0.283ns (63.306%))
  Logic Levels:           0  
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        0.558    -0.553    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[45].MHTDC_Counter_Leading/FineCounterDecoder_0/TDC_SAMPLING_CLK
    SLICE_X42Y72                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[45].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[2]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y72         FDRE (Prop_fdre_C_Q)         0.164    -0.389 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[45].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[2]__0/Q
                         net (fo=2, routed)           0.283    -0.106    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[45].MHTDC_Counter_Leading/FineCounterDecoder_0/n_0_Stage0_reg[2]__0
    SLICE_X55Y75         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[45].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        0.818    -0.802    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[45].MHTDC_Counter_Leading/FineCounterDecoder_0/TDC_SAMPLING_CLK
    SLICE_X55Y75                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[45].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[2]/C
                         clock pessimism              0.504    -0.298    
    SLICE_X55Y75         FDRE (Hold_fdre_C_D)         0.066    -0.232    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[45].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.232    
                         arrival time                          -0.106    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[27].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[1]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[27].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_250M_0 rise@0.000ns - CLK_250M_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.164ns (40.714%)  route 0.239ns (59.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        0.635    -0.476    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[27].MHTDC_Counter_Leading/FineCounterDecoder_0/TDC_SAMPLING_CLK
    SLICE_X62Y49                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[27].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[1]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.312 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[27].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[1]__0/Q
                         net (fo=2, routed)           0.239    -0.073    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[27].MHTDC_Counter_Leading/FineCounterDecoder_0/n_0_Stage0_reg[1]__0
    SLICE_X63Y54         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[27].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        0.839    -0.781    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[27].MHTDC_Counter_Leading/FineCounterDecoder_0/TDC_SAMPLING_CLK
    SLICE_X63Y54                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[27].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[1]/C
                         clock pessimism              0.504    -0.277    
    SLICE_X63Y54         FDRE (Hold_fdre_C_D)         0.070    -0.207    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[27].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.207    
                         arrival time                          -0.073    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[62].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[62].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_250M_0 rise@0.000ns - CLK_250M_0 rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.141ns (66.951%)  route 0.070ns (33.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        0.556    -0.555    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[62].MHTDC_Counter_Leading/FineCounterDecoder_0/TDC_SAMPLING_CLK
    SLICE_X64Y76                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[62].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.414 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[62].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[3]/Q
                         net (fo=2, routed)           0.070    -0.345    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[62].MHTDC_Counter_Leading/FineCounterDecoder_0/n_0_Stage0_reg[3]
    SLICE_X64Y76         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[62].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        0.825    -0.795    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[62].MHTDC_Counter_Leading/FineCounterDecoder_0/TDC_SAMPLING_CLK
    SLICE_X64Y76                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[62].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[3]/C
                         clock pessimism              0.240    -0.555    
    SLICE_X64Y76         FDRE (Hold_fdre_C_D)         0.076    -0.479    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[62].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[31].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[31].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_250M_0 rise@0.000ns - CLK_250M_0 rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.141ns (66.951%)  route 0.070ns (33.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        0.558    -0.553    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[31].MHTDC_Counter_Trailing/FineCounterDecoder_0/TDC_SAMPLING_CLK
    SLICE_X32Y118                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[31].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y118        FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[31].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[3]/Q
                         net (fo=2, routed)           0.070    -0.343    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[31].MHTDC_Counter_Trailing/FineCounterDecoder_0/n_0_Stage0_reg[3]
    SLICE_X32Y118        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[31].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        0.826    -0.793    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[31].MHTDC_Counter_Trailing/FineCounterDecoder_0/TDC_SAMPLING_CLK
    SLICE_X32Y118                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[31].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[3]/C
                         clock pessimism              0.240    -0.553    
    SLICE_X32Y118        FDRE (Hold_fdre_C_D)         0.076    -0.477    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[31].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/CommonStopManager_0/MHTDC_Counter_0/FineCounterDecoder_0/Stage0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/CommonStopManager_0/MHTDC_Counter_0/FineCounterDecoder_0/Stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_250M_0 rise@0.000ns - CLK_250M_0 rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.141ns (67.144%)  route 0.069ns (32.856%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        0.563    -0.548    MHTDC_0/MHTDC_Core_0/CommonStopManager_0/MHTDC_Counter_0/FineCounterDecoder_0/TDC_SAMPLING_CLK
    SLICE_X61Y87                                                      r  MHTDC_0/MHTDC_Core_0/CommonStopManager_0/MHTDC_Counter_0/FineCounterDecoder_0/Stage0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  MHTDC_0/MHTDC_Core_0/CommonStopManager_0/MHTDC_Counter_0/FineCounterDecoder_0/Stage0_reg[3]/Q
                         net (fo=2, routed)           0.069    -0.338    MHTDC_0/MHTDC_Core_0/CommonStopManager_0/MHTDC_Counter_0/FineCounterDecoder_0/n_0_Stage0_reg[3]
    SLICE_X61Y87         FDRE                                         r  MHTDC_0/MHTDC_Core_0/CommonStopManager_0/MHTDC_Counter_0/FineCounterDecoder_0/Stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        0.833    -0.787    MHTDC_0/MHTDC_Core_0/CommonStopManager_0/MHTDC_Counter_0/FineCounterDecoder_0/TDC_SAMPLING_CLK
    SLICE_X61Y87                                                      r  MHTDC_0/MHTDC_Core_0/CommonStopManager_0/MHTDC_Counter_0/FineCounterDecoder_0/Stage1_reg[3]/C
                         clock pessimism              0.239    -0.548    
    SLICE_X61Y87         FDRE (Hold_fdre_C_D)         0.075    -0.473    MHTDC_0/MHTDC_Core_0/CommonStopManager_0/MHTDC_Counter_0/FineCounterDecoder_0/Stage1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[52].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[52].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_250M_0 rise@0.000ns - CLK_250M_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.807%)  route 0.067ns (32.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        0.597    -0.514    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[52].MHTDC_Counter_Leading/FineCounterDecoder_0/TDC_SAMPLING_CLK
    SLICE_X87Y78                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[52].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[52].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[3]/Q
                         net (fo=2, routed)           0.067    -0.306    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[52].MHTDC_Counter_Leading/FineCounterDecoder_0/n_0_Stage0_reg[3]
    SLICE_X87Y78         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[52].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        0.867    -0.753    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[52].MHTDC_Counter_Leading/FineCounterDecoder_0/TDC_SAMPLING_CLK
    SLICE_X87Y78                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[52].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[3]/C
                         clock pessimism              0.239    -0.514    
    SLICE_X87Y78         FDRE (Hold_fdre_C_D)         0.071    -0.443    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[52].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.137    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_250M_0
Waveform:           { 0 2 }
Period:             4.000
Sources:            { ClockManager_0/MMCM_0/MMCM_0/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592     4.000   2.408    BUFGCTRL_X0Y30   ClockManager_0/MMCM_0/BUFG_CLK_250M_0/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249     4.000   2.751    MMCME2_ADV_X0Y3  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000     4.000   3.000    SLICE_X38Y65     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[0].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[0]__0/C
Min Period        n/a     FDRE/C              n/a            1.000     4.000   3.000    SLICE_X34Y61     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[0].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[1]__0/C
Min Period        n/a     FDRE/C              n/a            1.000     4.000   3.000    SLICE_X34Y61     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[0].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[2]__0/C
Min Period        n/a     FDRE/C              n/a            1.000     4.000   3.000    SLICE_X40Y72     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[0].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000     4.000   3.000    SLICE_X36Y69     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[0].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000     4.000   3.000    SLICE_X36Y69     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[0].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000     4.000   3.000    SLICE_X36Y69     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[0].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000     4.000   3.000    SLICE_X41Y71     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[0].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360   4.000   209.360  MMCME2_ADV_X0Y3  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854     2.000   1.146    SLICE_X38Y65     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[0].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854     2.000   1.146    SLICE_X66Y50     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[12].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854     2.000   1.146    SLICE_X66Y50     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[12].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854     2.000   1.146    SLICE_X76Y52     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[13].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854     2.000   1.146    SLICE_X76Y52     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[13].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854     2.000   1.146    SLICE_X74Y50     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[14].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854     2.000   1.146    SLICE_X74Y50     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[14].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854     2.000   1.146    SLICE_X74Y51     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[15].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854     2.000   1.146    SLICE_X74Y51     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[15].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854     2.000   1.146    SLICE_X80Y59     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[20].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854     2.000   1.146    SLICE_X34Y61     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[0].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854     2.000   1.146    SLICE_X34Y61     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[0].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854     2.000   1.146    SLICE_X76Y52     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[13].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854     2.000   1.146    SLICE_X76Y52     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[13].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854     2.000   1.146    SLICE_X74Y50     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[14].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854     2.000   1.146    SLICE_X74Y50     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[14].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854     2.000   1.146    SLICE_X74Y51     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[15].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854     2.000   1.146    SLICE_X74Y51     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[15].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854     2.000   1.146    SLICE_X58Y61     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[25].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854     2.000   1.146    SLICE_X58Y59     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[25].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  CLK_250M_180
  To Clock:  CLK_250M_180

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_250M_180
Waveform:           { 2 4 }
Period:             4.000
Sources:            { ClockManager_0/MMCM_0/MMCM_0/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592     4.000   2.408    BUFGCTRL_X0Y28   ClockManager_0/MMCM_0/BUFG_CLK_250M_180/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.249     4.000   2.751    MMCME2_ADV_X0Y3  ClockManager_0/MMCM_0/MMCM_0/CLKOUT3
Min Period        n/a     FDRE/C              n/a            1.000     4.000   3.000    SLICE_X35Y61     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[0].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000     4.000   3.000    SLICE_X73Y49     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[10].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000     4.000   3.000    SLICE_X78Y54     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[11].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000     4.000   3.000    SLICE_X69Y49     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[12].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000     4.000   3.000    SLICE_X76Y51     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[13].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000     4.000   3.000    SLICE_X76Y51     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[14].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000     4.000   3.000    SLICE_X76Y51     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[15].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000     4.000   3.000    SLICE_X87Y55     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[16].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360   4.000   209.360  MMCME2_ADV_X0Y3  ClockManager_0/MMCM_0/MMCM_0/CLKOUT3
Low Pulse Width   Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X73Y49     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[10].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X69Y49     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[12].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X65Y51     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[27].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X33Y127    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[24].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X67Y119    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[37].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X67Y119    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[40].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X67Y119    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[42].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X29Y110    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[5].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X35Y61     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[0].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X78Y54     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[11].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X35Y61     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[0].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X73Y49     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[10].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X73Y49     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[10].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X78Y54     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[11].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X69Y49     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[12].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X76Y51     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[13].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X76Y51     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[14].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X76Y51     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[15].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X87Y55     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[16].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X87Y55     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[17].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLK_250M_270
  To Clock:  CLK_250M_270

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_250M_270
Waveform:           { 3 5 }
Period:             4.000
Sources:            { ClockManager_0/MMCM_0/MMCM_0/CLKOUT4 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592     4.000   2.408    BUFGCTRL_X0Y27   ClockManager_0/MMCM_0/BUFG_CLK_250M_270/I
Min Period        n/a     MMCME2_ADV/CLKOUT4  n/a            1.249     4.000   2.751    MMCME2_ADV_X0Y3  ClockManager_0/MMCM_0/MMCM_0/CLKOUT4
Min Period        n/a     FDRE/C              n/a            1.000     4.000   3.000    SLICE_X44Y72     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[0].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000     4.000   3.000    SLICE_X76Y48     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[10].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000     4.000   3.000    SLICE_X82Y56     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[11].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000     4.000   3.000    SLICE_X71Y52     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[12].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000     4.000   3.000    SLICE_X77Y54     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[13].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000     4.000   3.000    SLICE_X75Y53     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[14].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000     4.000   3.000    SLICE_X75Y53     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[15].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000     4.000   3.000    SLICE_X82Y56     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[16].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT4  n/a            213.360   4.000   209.360  MMCME2_ADV_X0Y3  ClockManager_0/MMCM_0/MMCM_0/CLKOUT4
Low Pulse Width   Slow    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X36Y75     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[33].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X39Y73     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[36].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X39Y73     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[36].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X39Y73     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[37].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X39Y73     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[37].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X39Y73     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[40].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X39Y73     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[40].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X39Y73     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[41].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X39Y73     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[41].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X39Y73     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[43].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X87Y57     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[18].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X89Y55     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[19].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X87Y75     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[21].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X87Y57     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[22].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X89Y55     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[23].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X87Y75     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[48].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X81Y74     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[55].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X87Y75     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[58].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X56Y110    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[33].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X35Y112    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[7].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLK_250M_90
  To Clock:  CLK_250M_90

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_250M_90
Waveform:           { 1 3 }
Period:             4.000
Sources:            { ClockManager_0/MMCM_0/MMCM_0/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592     4.000   2.408    BUFGCTRL_X0Y29   ClockManager_0/MMCM_0/BUFG_CLK_250M_90/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249     4.000   2.751    MMCME2_ADV_X0Y3  ClockManager_0/MMCM_0/MMCM_0/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000     4.000   3.000    SLICE_X36Y66     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[0].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000     4.000   3.000    SLICE_X71Y48     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[10].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000     4.000   3.000    SLICE_X79Y54     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[11].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000     4.000   3.000    SLICE_X68Y50     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[12].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000     4.000   3.000    SLICE_X77Y51     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[13].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000     4.000   3.000    SLICE_X75Y50     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[14].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000     4.000   3.000    SLICE_X77Y51     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[15].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000     4.000   3.000    SLICE_X86Y55     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[16].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360   4.000   209.360  MMCME2_ADV_X0Y3  ClockManager_0/MMCM_0/MMCM_0/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X71Y48     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[10].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X79Y54     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[11].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X89Y58     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[20].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X89Y71     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[21].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X89Y58     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[22].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X79Y54     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[23].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X61Y53     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[29].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X41Y67     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[36].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X41Y67     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[36].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X31Y71     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[37].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X36Y66     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[0].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X36Y66     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[0].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X71Y48     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[10].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X71Y48     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[10].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X79Y54     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[11].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X79Y54     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[11].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X68Y50     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[12].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X68Y50     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[12].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X77Y51     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[13].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X77Y51     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[13].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLK_500M
  To Clock:  CLK_500M

Setup :            2  Failing Endpoints,  Worst Slack       -0.023ns,  Total Violation       -0.033ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.072ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.023ns  (required time - arrival time)
  Source:                 TriggerManager_0/SynchEdgeDetector_FAST_CLEAR/DelayedDin_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            TriggerManager_0/CurrentState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             CLK_500M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK_500M rise@2.000ns - CLK_500M rise@0.000ns)
  Data Path Delay:        1.985ns  (logic 0.694ns (34.960%)  route 1.291ns (65.040%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.979ns = ( 1.021 - 2.000 ) 
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.047ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=81, routed)          1.386    -0.529    TriggerManager_0/SynchEdgeDetector_FAST_CLEAR/FAST_CLK
    SLICE_X33Y51                                                      r  TriggerManager_0/SynchEdgeDetector_FAST_CLEAR/DelayedDin_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y51         FDCE (Prop_fdce_C_Q)         0.379    -0.150 f  TriggerManager_0/SynchEdgeDetector_FAST_CLEAR/DelayedDin_reg/Q
                         net (fo=2, routed)           0.540     0.390    TriggerManager_0/SynchEdgeDetector_FAST_CLEAR/Synchronizer_0/DelayedDin_0
    SLICE_X33Y51         LUT4 (Prop_lut4_I0_O)        0.105     0.495 r  TriggerManager_0/SynchEdgeDetector_FAST_CLEAR/Synchronizer_0/CurrentState[0]_i_3__1/O
                         net (fo=1, routed)           0.484     0.979    TriggerManager_0/SynchEdgeDetector_HOLD/I1
    SLICE_X33Y50         LUT6 (Prop_lut6_I0_O)        0.105     1.084 r  TriggerManager_0/SynchEdgeDetector_HOLD/CurrentState[0]_i_2__1/O
                         net (fo=1, routed)           0.267     1.351    TriggerManager_0/SynchEdgeDetector_HOLD/n_0_CurrentState[0]_i_2__1
    SLICE_X32Y50         LUT6 (Prop_lut6_I0_O)        0.105     1.456 r  TriggerManager_0/SynchEdgeDetector_HOLD/CurrentState[0]_i_1__11/O
                         net (fo=1, routed)           0.000     1.456    TriggerManager_0/n_0_SynchEdgeDetector_HOLD
    SLICE_X32Y50         FDRE                                         r  TriggerManager_0/CurrentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_500M rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     3.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     4.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.365    -1.963 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           1.633    -0.330    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.077    -0.253 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=81, routed)          1.274     1.021    TriggerManager_0/FAST_CLK
    SLICE_X32Y50                                                      r  TriggerManager_0/CurrentState_reg[0]/C
                         clock pessimism              0.422     1.443    
                         clock uncertainty           -0.043     1.400    
    SLICE_X32Y50         FDRE (Setup_fdre_C_D)        0.033     1.433    TriggerManager_0/CurrentState_reg[0]
  -------------------------------------------------------------------
                         required time                          1.433    
                         arrival time                          -1.456    
  -------------------------------------------------------------------
                         slack                                 -0.023    

Slack (VIOLATED) :        -0.010ns  (required time - arrival time)
  Source:                 TriggerManager_0/HoldExpander_0/ResetHold_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            TriggerManager_0/HoldExpander_0/HoldOut_reg/R
                            (rising edge-triggered cell FDRE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             CLK_500M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK_500M rise@2.000ns - CLK_500M rise@0.000ns)
  Data Path Delay:        1.403ns  (logic 0.559ns (39.853%)  route 0.844ns (60.147%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.979ns = ( 1.021 - 2.000 ) 
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.047ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=81, routed)          1.384    -0.531    TriggerManager_0/HoldExpander_0/FAST_CLK
    SLICE_X34Y50                                                      r  TriggerManager_0/HoldExpander_0/ResetHold_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.433    -0.098 r  TriggerManager_0/HoldExpander_0/ResetHold_reg/Q
                         net (fo=1, routed)           0.471     0.372    TriggerManager_0/SynchEdgeDetector_IsDaqMode/Synchronizer_0/ResetHold
    SLICE_X33Y50         LUT4 (Prop_lut4_I3_O)        0.126     0.498 r  TriggerManager_0/SynchEdgeDetector_IsDaqMode/Synchronizer_0/HoldOut_i_1/O
                         net (fo=1, routed)           0.373     0.871    TriggerManager_0/HoldExpander_0/I1
    SLICE_X33Y52         FDRE                                         r  TriggerManager_0/HoldExpander_0/HoldOut_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_500M rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     3.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     4.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.365    -1.963 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           1.633    -0.330    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.077    -0.253 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=81, routed)          1.274     1.021    TriggerManager_0/HoldExpander_0/FAST_CLK
    SLICE_X33Y52                                                      r  TriggerManager_0/HoldExpander_0/HoldOut_reg/C
                         clock pessimism              0.405     1.426    
                         clock uncertainty           -0.043     1.383    
    SLICE_X33Y52         FDRE (Setup_fdre_C_R)       -0.522     0.861    TriggerManager_0/HoldExpander_0/HoldOut_reg
  -------------------------------------------------------------------
                         required time                          0.861    
                         arrival time                          -0.871    
  -------------------------------------------------------------------
                         slack                                 -0.010    

Slack (MET) :             0.048ns  (required time - arrival time)
  Source:                 TriggerManager_0/CurrentState_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            TriggerManager_0/BusyManager_0/BUSY_reg/R
                            (rising edge-triggered cell FDRE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             CLK_500M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK_500M rise@2.000ns - CLK_500M rise@0.000ns)
  Data Path Delay:        1.529ns  (logic 0.538ns (35.182%)  route 0.991ns (64.818%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.979ns = ( 1.021 - 2.000 ) 
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.047ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=81, routed)          1.386    -0.529    TriggerManager_0/FAST_CLK
    SLICE_X30Y50                                                      r  TriggerManager_0/CurrentState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y50         FDRE (Prop_fdre_C_Q)         0.433    -0.096 r  TriggerManager_0/CurrentState_reg[3]/Q
                         net (fo=15, routed)          0.700     0.604    TriggerManager_0/SynchEdgeDetector_IsDaqMode/Synchronizer_0/Q[3]
    SLICE_X33Y50         LUT5 (Prop_lut5_I1_O)        0.105     0.709 r  TriggerManager_0/SynchEdgeDetector_IsDaqMode/Synchronizer_0/BUSY_i_1/O
                         net (fo=1, routed)           0.291     1.000    TriggerManager_0/BusyManager_0/I1
    SLICE_X33Y50         FDRE                                         r  TriggerManager_0/BusyManager_0/BUSY_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_500M rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     3.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     4.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.365    -1.963 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           1.633    -0.330    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.077    -0.253 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=81, routed)          1.274     1.021    TriggerManager_0/BusyManager_0/FAST_CLK
    SLICE_X33Y50                                                      r  TriggerManager_0/BusyManager_0/BUSY_reg/C
                         clock pessimism              0.422     1.443    
                         clock uncertainty           -0.043     1.400    
    SLICE_X33Y50         FDRE (Setup_fdre_C_R)       -0.352     1.048    TriggerManager_0/BusyManager_0/BUSY_reg
  -------------------------------------------------------------------
                         required time                          1.048    
                         arrival time                          -1.000    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.080ns  (required time - arrival time)
  Source:                 TriggerManager_0/CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            TriggerManager_0/InterclockTrigger_AdcTrigger/TriggerInExtended_reg/CE
                            (rising edge-triggered cell FDRE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             CLK_500M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK_500M rise@2.000ns - CLK_500M rise@0.000ns)
  Data Path Delay:        1.681ns  (logic 0.484ns (28.793%)  route 1.197ns (71.207%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.979ns = ( 1.021 - 2.000 ) 
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.047ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=81, routed)          1.386    -0.529    TriggerManager_0/FAST_CLK
    SLICE_X32Y50                                                      r  TriggerManager_0/CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y50         FDRE (Prop_fdre_C_Q)         0.379    -0.150 f  TriggerManager_0/CurrentState_reg[1]/Q
                         net (fo=17, routed)          0.769     0.619    TriggerManager_0/InterclockTrigger_AdcTrigger/Synchronizer_ResetTriggerIn/Q[1]
    SLICE_X30Y50         LUT6 (Prop_lut6_I0_O)        0.105     0.724 r  TriggerManager_0/InterclockTrigger_AdcTrigger/Synchronizer_ResetTriggerIn/TriggerInExtended_i_1/O
                         net (fo=1, routed)           0.427     1.152    TriggerManager_0/InterclockTrigger_AdcTrigger/n_0_Synchronizer_ResetTriggerIn
    SLICE_X31Y51         FDRE                                         r  TriggerManager_0/InterclockTrigger_AdcTrigger/TriggerInExtended_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_500M rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     3.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     4.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.365    -1.963 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           1.633    -0.330    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.077    -0.253 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=81, routed)          1.274     1.021    TriggerManager_0/InterclockTrigger_AdcTrigger/FAST_CLK
    SLICE_X31Y51                                                      r  TriggerManager_0/InterclockTrigger_AdcTrigger/TriggerInExtended_reg/C
                         clock pessimism              0.422     1.443    
                         clock uncertainty           -0.043     1.400    
    SLICE_X31Y51         FDRE (Setup_fdre_C_CE)      -0.168     1.232    TriggerManager_0/InterclockTrigger_AdcTrigger/TriggerInExtended_reg
  -------------------------------------------------------------------
                         required time                          1.232    
                         arrival time                          -1.152    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.134ns  (required time - arrival time)
  Source:                 TriggerManager_0/CurrentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            TriggerManager_0/InterclockTrigger_AdcFastClear/TriggerInExtended_reg/CE
                            (rising edge-triggered cell FDRE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             CLK_500M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK_500M rise@2.000ns - CLK_500M rise@0.000ns)
  Data Path Delay:        1.641ns  (logic 0.484ns (29.486%)  route 1.157ns (70.514%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.980ns = ( 1.020 - 2.000 ) 
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.047ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=81, routed)          1.386    -0.529    TriggerManager_0/FAST_CLK
    SLICE_X32Y50                                                      r  TriggerManager_0/CurrentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y50         FDRE (Prop_fdre_C_Q)         0.379    -0.150 r  TriggerManager_0/CurrentState_reg[0]/Q
                         net (fo=16, routed)          0.777     0.627    TriggerManager_0/InterclockTrigger_AdcFastClear/Synchronizer_ResetTriggerIn/Q[0]
    SLICE_X33Y52         LUT6 (Prop_lut6_I1_O)        0.105     0.732 r  TriggerManager_0/InterclockTrigger_AdcFastClear/Synchronizer_ResetTriggerIn/TriggerInExtended_i_1__2/O
                         net (fo=1, routed)           0.380     1.112    TriggerManager_0/InterclockTrigger_AdcFastClear/n_0_Synchronizer_ResetTriggerIn
    SLICE_X34Y51         FDRE                                         r  TriggerManager_0/InterclockTrigger_AdcFastClear/TriggerInExtended_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_500M rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     3.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     4.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.365    -1.963 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           1.633    -0.330    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.077    -0.253 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=81, routed)          1.273     1.020    TriggerManager_0/InterclockTrigger_AdcFastClear/FAST_CLK
    SLICE_X34Y51                                                      r  TriggerManager_0/InterclockTrigger_AdcFastClear/TriggerInExtended_reg/C
                         clock pessimism              0.405     1.425    
                         clock uncertainty           -0.043     1.382    
    SLICE_X34Y51         FDRE (Setup_fdre_C_CE)      -0.136     1.246    TriggerManager_0/InterclockTrigger_AdcFastClear/TriggerInExtended_reg
  -------------------------------------------------------------------
                         required time                          1.246    
                         arrival time                          -1.112    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.159ns  (required time - arrival time)
  Source:                 TriggerManager_0/CurrentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            TriggerManager_0/InterclockTrigger_AdcFastClear/TriggerInExtended_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             CLK_500M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK_500M rise@2.000ns - CLK_500M rise@0.000ns)
  Data Path Delay:        1.741ns  (logic 0.484ns (27.803%)  route 1.257ns (72.197%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.980ns = ( 1.020 - 2.000 ) 
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.047ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=81, routed)          1.386    -0.529    TriggerManager_0/FAST_CLK
    SLICE_X32Y50                                                      r  TriggerManager_0/CurrentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y50         FDRE (Prop_fdre_C_Q)         0.379    -0.150 r  TriggerManager_0/CurrentState_reg[0]/Q
                         net (fo=16, routed)          0.777     0.627    TriggerManager_0/InterclockTrigger_AdcFastClear/Q[0]
    SLICE_X32Y52         LUT5 (Prop_lut5_I1_O)        0.105     0.732 r  TriggerManager_0/InterclockTrigger_AdcFastClear/TriggerInExtended_i_2__1/O
                         net (fo=3, routed)           0.480     1.211    TriggerManager_0/InterclockTrigger_AdcFastClear/O1
    SLICE_X34Y51         FDRE                                         r  TriggerManager_0/InterclockTrigger_AdcFastClear/TriggerInExtended_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_500M rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     3.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     4.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.365    -1.963 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           1.633    -0.330    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.077    -0.253 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=81, routed)          1.273     1.020    TriggerManager_0/InterclockTrigger_AdcFastClear/FAST_CLK
    SLICE_X34Y51                                                      r  TriggerManager_0/InterclockTrigger_AdcFastClear/TriggerInExtended_reg/C
                         clock pessimism              0.405     1.425    
                         clock uncertainty           -0.043     1.382    
    SLICE_X34Y51         FDRE (Setup_fdre_C_D)       -0.012     1.370    TriggerManager_0/InterclockTrigger_AdcFastClear/TriggerInExtended_reg
  -------------------------------------------------------------------
                         required time                          1.370    
                         arrival time                          -1.211    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.166ns  (required time - arrival time)
  Source:                 TriggerManager_0/CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            TriggerManager_0/InterclockTrigger_ScalerFastClear/TriggerInExtended_reg/CE
                            (rising edge-triggered cell FDRE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             CLK_500M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK_500M rise@2.000ns - CLK_500M rise@0.000ns)
  Data Path Delay:        1.610ns  (logic 0.484ns (30.064%)  route 1.126ns (69.936%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.980ns = ( 1.020 - 2.000 ) 
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.047ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=81, routed)          1.386    -0.529    TriggerManager_0/FAST_CLK
    SLICE_X32Y50                                                      r  TriggerManager_0/CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y50         FDRE (Prop_fdre_C_Q)         0.379    -0.150 f  TriggerManager_0/CurrentState_reg[1]/Q
                         net (fo=17, routed)          0.757     0.606    TriggerManager_0/InterclockTrigger_ScalerFastClear/Synchronizer_ResetTriggerIn/Q[1]
    SLICE_X31Y51         LUT6 (Prop_lut6_I2_O)        0.105     0.711 r  TriggerManager_0/InterclockTrigger_ScalerFastClear/Synchronizer_ResetTriggerIn/TriggerInExtended_i_1__4/O
                         net (fo=1, routed)           0.369     1.080    TriggerManager_0/InterclockTrigger_ScalerFastClear/n_0_Synchronizer_ResetTriggerIn
    SLICE_X34Y52         FDRE                                         r  TriggerManager_0/InterclockTrigger_ScalerFastClear/TriggerInExtended_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_500M rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     3.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     4.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.365    -1.963 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           1.633    -0.330    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.077    -0.253 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=81, routed)          1.273     1.020    TriggerManager_0/InterclockTrigger_ScalerFastClear/FAST_CLK
    SLICE_X34Y52                                                      r  TriggerManager_0/InterclockTrigger_ScalerFastClear/TriggerInExtended_reg/C
                         clock pessimism              0.405     1.425    
                         clock uncertainty           -0.043     1.382    
    SLICE_X34Y52         FDRE (Setup_fdre_C_CE)      -0.136     1.246    TriggerManager_0/InterclockTrigger_ScalerFastClear/TriggerInExtended_reg
  -------------------------------------------------------------------
                         required time                          1.246    
                         arrival time                          -1.080    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.205ns  (required time - arrival time)
  Source:                 TriggerManager_0/Synchronizer_AdcTdcBusy/DoubleFFSynchronizerFF2/C
                            (rising edge-triggered cell FDCE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            TriggerManager_0/CurrentState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             CLK_500M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK_500M rise@2.000ns - CLK_500M rise@0.000ns)
  Data Path Delay:        1.742ns  (logic 0.643ns (36.912%)  route 1.099ns (63.088%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.979ns = ( 1.021 - 2.000 ) 
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.047ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=81, routed)          1.383    -0.532    TriggerManager_0/Synchronizer_AdcTdcBusy/FAST_CLK
    SLICE_X38Y53                                                      r  TriggerManager_0/Synchronizer_AdcTdcBusy/DoubleFFSynchronizerFF2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y53         FDCE (Prop_fdce_C_Q)         0.433    -0.099 r  TriggerManager_0/Synchronizer_AdcTdcBusy/DoubleFFSynchronizerFF2/Q
                         net (fo=4, routed)           0.591     0.491    TriggerManager_0/Synchronizer_AdcTdcBusy/DOUT
    SLICE_X32Y52         LUT4 (Prop_lut4_I0_O)        0.105     0.596 r  TriggerManager_0/Synchronizer_AdcTdcBusy/CurrentState[1]_i_2/O
                         net (fo=1, routed)           0.508     1.105    TriggerManager_0/SynchEdgeDetector_FAST_CLEAR/Synchronizer_0/I3
    SLICE_X32Y50         LUT6 (Prop_lut6_I4_O)        0.105     1.210 r  TriggerManager_0/SynchEdgeDetector_FAST_CLEAR/Synchronizer_0/CurrentState[1]_i_1__9/O
                         net (fo=1, routed)           0.000     1.210    TriggerManager_0/n_1_SynchEdgeDetector_FAST_CLEAR
    SLICE_X32Y50         FDRE                                         r  TriggerManager_0/CurrentState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_500M rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     3.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     4.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.365    -1.963 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           1.633    -0.330    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.077    -0.253 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=81, routed)          1.274     1.021    TriggerManager_0/FAST_CLK
    SLICE_X32Y50                                                      r  TriggerManager_0/CurrentState_reg[1]/C
                         clock pessimism              0.405     1.426    
                         clock uncertainty           -0.043     1.383    
    SLICE_X32Y50         FDRE (Setup_fdre_C_D)        0.032     1.415    TriggerManager_0/CurrentState_reg[1]
  -------------------------------------------------------------------
                         required time                          1.415    
                         arrival time                          -1.210    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.219ns  (required time - arrival time)
  Source:                 TriggerManager_0/CurrentState_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            TriggerManager_0/InterclockTrigger_TransmitStart/TriggerInExtended_reg/CE
                            (rising edge-triggered cell FDRE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             CLK_500M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK_500M rise@2.000ns - CLK_500M rise@0.000ns)
  Data Path Delay:        1.525ns  (logic 0.484ns (31.745%)  route 1.041ns (68.255%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.980ns = ( 1.020 - 2.000 ) 
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.047ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=81, routed)          1.386    -0.529    TriggerManager_0/FAST_CLK
    SLICE_X32Y50                                                      r  TriggerManager_0/CurrentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y50         FDRE (Prop_fdre_C_Q)         0.379    -0.150 r  TriggerManager_0/CurrentState_reg[2]/Q
                         net (fo=15, routed)          0.755     0.605    TriggerManager_0/InterclockTrigger_TransmitStart/Synchronizer_ResetTriggerIn/Q[2]
    SLICE_X35Y50         LUT6 (Prop_lut6_I0_O)        0.105     0.710 r  TriggerManager_0/InterclockTrigger_TransmitStart/Synchronizer_ResetTriggerIn/TriggerInExtended_i_1__1/O
                         net (fo=1, routed)           0.286     0.995    TriggerManager_0/InterclockTrigger_TransmitStart/n_0_Synchronizer_ResetTriggerIn
    SLICE_X35Y50         FDRE                                         r  TriggerManager_0/InterclockTrigger_TransmitStart/TriggerInExtended_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_500M rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     3.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     4.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.365    -1.963 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           1.633    -0.330    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.077    -0.253 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=81, routed)          1.273     1.020    TriggerManager_0/InterclockTrigger_TransmitStart/FAST_CLK
    SLICE_X35Y50                                                      r  TriggerManager_0/InterclockTrigger_TransmitStart/TriggerInExtended_reg/C
                         clock pessimism              0.405     1.425    
                         clock uncertainty           -0.043     1.382    
    SLICE_X35Y50         FDRE (Setup_fdre_C_CE)      -0.168     1.214    TriggerManager_0/InterclockTrigger_TransmitStart/TriggerInExtended_reg
  -------------------------------------------------------------------
                         required time                          1.214    
                         arrival time                          -0.995    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.233ns  (required time - arrival time)
  Source:                 TriggerManager_0/InterclockTrigger_TdcFastClear/Synchronizer_ResetTriggerIn/DoubleFFSynchronizerFF2/C
                            (rising edge-triggered cell FDCE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            TriggerManager_0/InterclockTrigger_TdcFastClear/TriggerInExtended_reg/CE
                            (rising edge-triggered cell FDRE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             CLK_500M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK_500M rise@2.000ns - CLK_500M rise@0.000ns)
  Data Path Delay:        1.512ns  (logic 0.587ns (38.822%)  route 0.925ns (61.178%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.978ns = ( 1.022 - 2.000 ) 
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.047ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=81, routed)          1.386    -0.529    TriggerManager_0/InterclockTrigger_TdcFastClear/Synchronizer_ResetTriggerIn/FAST_CLK
    SLICE_X31Y50                                                      r  TriggerManager_0/InterclockTrigger_TdcFastClear/Synchronizer_ResetTriggerIn/DoubleFFSynchronizerFF2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y50         FDCE (Prop_fdce_C_Q)         0.348    -0.181 r  TriggerManager_0/InterclockTrigger_TdcFastClear/Synchronizer_ResetTriggerIn/DoubleFFSynchronizerFF2/Q
                         net (fo=1, routed)           0.653     0.471    TriggerManager_0/InterclockTrigger_TdcFastClear/Synchronizer_ResetTriggerIn/DOUT
    SLICE_X31Y51         LUT6 (Prop_lut6_I5_O)        0.239     0.710 r  TriggerManager_0/InterclockTrigger_TdcFastClear/Synchronizer_ResetTriggerIn/TriggerInExtended_i_1__3/O
                         net (fo=1, routed)           0.272     0.983    TriggerManager_0/InterclockTrigger_TdcFastClear/n_0_Synchronizer_ResetTriggerIn
    SLICE_X29Y51         FDRE                                         r  TriggerManager_0/InterclockTrigger_TdcFastClear/TriggerInExtended_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_500M rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     3.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     4.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.365    -1.963 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           1.633    -0.330    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.077    -0.253 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=81, routed)          1.275     1.022    TriggerManager_0/InterclockTrigger_TdcFastClear/FAST_CLK
    SLICE_X29Y51                                                      r  TriggerManager_0/InterclockTrigger_TdcFastClear/TriggerInExtended_reg/C
                         clock pessimism              0.405     1.427    
                         clock uncertainty           -0.043     1.384    
    SLICE_X29Y51         FDRE (Setup_fdre_C_CE)      -0.168     1.216    TriggerManager_0/InterclockTrigger_TdcFastClear/TriggerInExtended_reg
  -------------------------------------------------------------------
                         required time                          1.216    
                         arrival time                          -0.983    
  -------------------------------------------------------------------
                         slack                                  0.233    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 TriggerManager_0/SynchEdgeDetector_L1/Synchronizer_0/DoubleFFSynchronizerFF2/C
                            (rising edge-triggered cell FDCE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            TriggerManager_0/InterclockTrigger_ScalerTrigger/TriggerInExtended_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             CLK_500M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_500M rise@0.000ns - CLK_500M rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.209ns (41.701%)  route 0.292ns (58.299%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=81, routed)          0.570    -0.541    TriggerManager_0/SynchEdgeDetector_L1/Synchronizer_0/FAST_CLK
    SLICE_X34Y53                                                      r  TriggerManager_0/SynchEdgeDetector_L1/Synchronizer_0/DoubleFFSynchronizerFF2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y53         FDCE (Prop_fdce_C_Q)         0.164    -0.377 r  TriggerManager_0/SynchEdgeDetector_L1/Synchronizer_0/DoubleFFSynchronizerFF2/Q
                         net (fo=4, routed)           0.292    -0.085    TriggerManager_0/SynchEdgeDetector_L1/Synchronizer_0/DOUT
    SLICE_X32Y49         LUT3 (Prop_lut3_I1_O)        0.045    -0.040 r  TriggerManager_0/SynchEdgeDetector_L1/Synchronizer_0/TriggerInExtended_i_2__2/O
                         net (fo=1, routed)           0.000    -0.040    TriggerManager_0/InterclockTrigger_ScalerTrigger/I2
    SLICE_X32Y49         FDRE                                         r  TriggerManager_0/InterclockTrigger_ScalerTrigger/TriggerInExtended_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=81, routed)          0.913    -0.707    TriggerManager_0/InterclockTrigger_ScalerTrigger/FAST_CLK
    SLICE_X32Y49                                                      r  TriggerManager_0/InterclockTrigger_ScalerTrigger/TriggerInExtended_reg/C
                         clock pessimism              0.504    -0.203    
    SLICE_X32Y49         FDRE (Hold_fdre_C_D)         0.091    -0.112    TriggerManager_0/InterclockTrigger_ScalerTrigger/TriggerInExtended_reg
  -------------------------------------------------------------------
                         required time                          0.112    
                         arrival time                          -0.040    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 TriggerManager_0/InterclockTrigger_ScalerTrigger/Synchronizer_ResetTriggerIn/DoubleFFSynchronizerFF1/C
                            (rising edge-triggered cell FDCE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            TriggerManager_0/InterclockTrigger_ScalerTrigger/Synchronizer_ResetTriggerIn/DoubleFFSynchronizerFF2/D
                            (rising edge-triggered cell FDCE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             CLK_500M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_500M rise@0.000ns - CLK_500M rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.141ns (26.712%)  route 0.387ns (73.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=81, routed)          0.571    -0.540    TriggerManager_0/InterclockTrigger_ScalerTrigger/Synchronizer_ResetTriggerIn/FAST_CLK
    SLICE_X33Y54                                                      r  TriggerManager_0/InterclockTrigger_ScalerTrigger/Synchronizer_ResetTriggerIn/DoubleFFSynchronizerFF1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y54         FDCE (Prop_fdce_C_Q)         0.141    -0.399 r  TriggerManager_0/InterclockTrigger_ScalerTrigger/Synchronizer_ResetTriggerIn/DoubleFFSynchronizerFF1/Q
                         net (fo=1, routed)           0.387    -0.012    TriggerManager_0/InterclockTrigger_ScalerTrigger/Synchronizer_ResetTriggerIn/temp
    SLICE_X33Y49         FDCE                                         r  TriggerManager_0/InterclockTrigger_ScalerTrigger/Synchronizer_ResetTriggerIn/DoubleFFSynchronizerFF2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=81, routed)          0.913    -0.707    TriggerManager_0/InterclockTrigger_ScalerTrigger/Synchronizer_ResetTriggerIn/FAST_CLK
    SLICE_X33Y49                                                      r  TriggerManager_0/InterclockTrigger_ScalerTrigger/Synchronizer_ResetTriggerIn/DoubleFFSynchronizerFF2/C
                         clock pessimism              0.504    -0.203    
    SLICE_X33Y49         FDCE (Hold_fdce_C_D)         0.072    -0.131    TriggerManager_0/InterclockTrigger_ScalerTrigger/Synchronizer_ResetTriggerIn/DoubleFFSynchronizerFF2
  -------------------------------------------------------------------
                         required time                          0.131    
                         arrival time                          -0.012    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 TriggerManager_0/Synchronizer_GathererBusy/DoubleFFSynchronizerFF1/C
                            (rising edge-triggered cell FDCE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            TriggerManager_0/Synchronizer_GathererBusy/DoubleFFSynchronizerFF2/D
                            (rising edge-triggered cell FDCE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             CLK_500M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_500M rise@0.000ns - CLK_500M rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.843%)  route 0.064ns (31.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=81, routed)          0.572    -0.539    TriggerManager_0/Synchronizer_GathererBusy/FAST_CLK
    SLICE_X32Y52                                                      r  TriggerManager_0/Synchronizer_GathererBusy/DoubleFFSynchronizerFF1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y52         FDCE (Prop_fdce_C_Q)         0.141    -0.398 r  TriggerManager_0/Synchronizer_GathererBusy/DoubleFFSynchronizerFF1/Q
                         net (fo=1, routed)           0.064    -0.334    TriggerManager_0/Synchronizer_GathererBusy/temp
    SLICE_X32Y52         FDCE                                         r  TriggerManager_0/Synchronizer_GathererBusy/DoubleFFSynchronizerFF2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=81, routed)          0.843    -0.777    TriggerManager_0/Synchronizer_GathererBusy/FAST_CLK
    SLICE_X32Y52                                                      r  TriggerManager_0/Synchronizer_GathererBusy/DoubleFFSynchronizerFF2/C
                         clock pessimism              0.238    -0.539    
    SLICE_X32Y52         FDCE (Hold_fdce_C_D)         0.075    -0.464    TriggerManager_0/Synchronizer_GathererBusy/DoubleFFSynchronizerFF2
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 TriggerManager_0/HoldExpander_0/HoldOut_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/q1_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             CLK_500M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_500M rise@0.000ns - CLK_500M rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.141ns (25.807%)  route 0.405ns (74.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=81, routed)          0.572    -0.539    TriggerManager_0/HoldExpander_0/FAST_CLK
    SLICE_X33Y52                                                      r  TriggerManager_0/HoldExpander_0/HoldOut_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  TriggerManager_0/HoldExpander_0/HoldOut_reg/Q
                         net (fo=2, routed)           0.405     0.007    TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/HoldOut
    SLICE_X28Y49         FDCE                                         r  TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=81, routed)          0.914    -0.706    TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/FAST_CLK
    SLICE_X28Y49                                                      r  TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/q1_reg/C
                         clock pessimism              0.504    -0.202    
    SLICE_X28Y49         FDCE (Hold_fdce_C_D)         0.070    -0.132    TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/q1_reg
  -------------------------------------------------------------------
                         required time                          0.132    
                         arrival time                           0.007    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 TriggerManager_0/SynchEdgeDetector_L1/Synchronizer_0/DoubleFFSynchronizerFF2/C
                            (rising edge-triggered cell FDCE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            TriggerManager_0/SynchEdgeDetector_L1/DelayedDin_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             CLK_500M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_500M rise@0.000ns - CLK_500M rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.164ns (29.053%)  route 0.400ns (70.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=81, routed)          0.570    -0.541    TriggerManager_0/SynchEdgeDetector_L1/Synchronizer_0/FAST_CLK
    SLICE_X34Y53                                                      r  TriggerManager_0/SynchEdgeDetector_L1/Synchronizer_0/DoubleFFSynchronizerFF2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y53         FDCE (Prop_fdce_C_Q)         0.164    -0.377 r  TriggerManager_0/SynchEdgeDetector_L1/Synchronizer_0/DoubleFFSynchronizerFF2/Q
                         net (fo=4, routed)           0.400     0.023    TriggerManager_0/SynchEdgeDetector_L1/n_1_Synchronizer_0
    SLICE_X33Y49         FDCE                                         r  TriggerManager_0/SynchEdgeDetector_L1/DelayedDin_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=81, routed)          0.913    -0.707    TriggerManager_0/SynchEdgeDetector_L1/FAST_CLK
    SLICE_X33Y49                                                      r  TriggerManager_0/SynchEdgeDetector_L1/DelayedDin_reg/C
                         clock pessimism              0.504    -0.203    
    SLICE_X33Y49         FDCE (Hold_fdce_C_D)         0.070    -0.133    TriggerManager_0/SynchEdgeDetector_L1/DelayedDin_reg
  -------------------------------------------------------------------
                         required time                          0.133    
                         arrival time                           0.023    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 TriggerManager_0/SynchEdgeDetector_FAST_CLEAR/Synchronizer_0/DoubleFFSynchronizerFF2/C
                            (rising edge-triggered cell FDCE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            TriggerManager_0/SynchEdgeDetector_FAST_CLEAR/DelayedDin_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             CLK_500M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_500M rise@0.000ns - CLK_500M rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.446%)  route 0.104ns (42.554%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=81, routed)          0.572    -0.539    TriggerManager_0/SynchEdgeDetector_FAST_CLEAR/Synchronizer_0/FAST_CLK
    SLICE_X31Y50                                                      r  TriggerManager_0/SynchEdgeDetector_FAST_CLEAR/Synchronizer_0/DoubleFFSynchronizerFF2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y50         FDCE (Prop_fdce_C_Q)         0.141    -0.398 r  TriggerManager_0/SynchEdgeDetector_FAST_CLEAR/Synchronizer_0/DoubleFFSynchronizerFF2/Q
                         net (fo=3, routed)           0.104    -0.294    TriggerManager_0/SynchEdgeDetector_FAST_CLEAR/n_0_Synchronizer_0
    SLICE_X33Y51         FDCE                                         r  TriggerManager_0/SynchEdgeDetector_FAST_CLEAR/DelayedDin_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=81, routed)          0.843    -0.777    TriggerManager_0/SynchEdgeDetector_FAST_CLEAR/FAST_CLK
    SLICE_X33Y51                                                      r  TriggerManager_0/SynchEdgeDetector_FAST_CLEAR/DelayedDin_reg/C
                         clock pessimism              0.254    -0.523    
    SLICE_X33Y51         FDCE (Hold_fdce_C_D)         0.047    -0.476    TriggerManager_0/SynchEdgeDetector_FAST_CLEAR/DelayedDin_reg
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 TriggerManager_0/SynchEdgeDetector_HOLD/DelayedDin1_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            TriggerManager_0/SynchEdgeDetector_HOLD/DelayedDin2_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             CLK_500M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_500M rise@0.000ns - CLK_500M rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.398%)  route 0.112ns (40.602%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=81, routed)          0.572    -0.539    TriggerManager_0/SynchEdgeDetector_HOLD/FAST_CLK
    SLICE_X30Y51                                                      r  TriggerManager_0/SynchEdgeDetector_HOLD/DelayedDin1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y51         FDCE (Prop_fdce_C_Q)         0.164    -0.375 r  TriggerManager_0/SynchEdgeDetector_HOLD/DelayedDin1_reg/Q
                         net (fo=2, routed)           0.112    -0.263    TriggerManager_0/SynchEdgeDetector_HOLD/DelayedDin1
    SLICE_X33Y51         FDCE                                         r  TriggerManager_0/SynchEdgeDetector_HOLD/DelayedDin2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=81, routed)          0.843    -0.777    TriggerManager_0/SynchEdgeDetector_HOLD/FAST_CLK
    SLICE_X33Y51                                                      r  TriggerManager_0/SynchEdgeDetector_HOLD/DelayedDin2_reg/C
                         clock pessimism              0.254    -0.523    
    SLICE_X33Y51         FDCE (Hold_fdce_C_D)         0.071    -0.452    TriggerManager_0/SynchEdgeDetector_HOLD/DelayedDin2_reg
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 TriggerManager_0/SynchEdgeDetector_IsDaqMode/Synchronizer_0/DoubleFFSynchronizerFF1/C
                            (rising edge-triggered cell FDCE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            TriggerManager_0/SynchEdgeDetector_IsDaqMode/Synchronizer_0/DoubleFFSynchronizerFF2/D
                            (rising edge-triggered cell FDCE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             CLK_500M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_500M rise@0.000ns - CLK_500M rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.387%)  route 0.118ns (45.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=81, routed)          0.571    -0.540    TriggerManager_0/SynchEdgeDetector_IsDaqMode/Synchronizer_0/FAST_CLK
    SLICE_X36Y50                                                      r  TriggerManager_0/SynchEdgeDetector_IsDaqMode/Synchronizer_0/DoubleFFSynchronizerFF1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDCE (Prop_fdce_C_Q)         0.141    -0.399 r  TriggerManager_0/SynchEdgeDetector_IsDaqMode/Synchronizer_0/DoubleFFSynchronizerFF1/Q
                         net (fo=1, routed)           0.118    -0.281    TriggerManager_0/SynchEdgeDetector_IsDaqMode/Synchronizer_0/temp
    SLICE_X36Y50         FDCE                                         r  TriggerManager_0/SynchEdgeDetector_IsDaqMode/Synchronizer_0/DoubleFFSynchronizerFF2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=81, routed)          0.842    -0.778    TriggerManager_0/SynchEdgeDetector_IsDaqMode/Synchronizer_0/FAST_CLK
    SLICE_X36Y50                                                      r  TriggerManager_0/SynchEdgeDetector_IsDaqMode/Synchronizer_0/DoubleFFSynchronizerFF2/C
                         clock pessimism              0.238    -0.540    
    SLICE_X36Y50         FDCE (Hold_fdce_C_D)         0.070    -0.470    TriggerManager_0/SynchEdgeDetector_IsDaqMode/Synchronizer_0/DoubleFFSynchronizerFF2
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 TriggerManager_0/InterclockTrigger_AdcTrigger/Synchronizer_ResetTriggerIn/DoubleFFSynchronizerFF1/C
                            (rising edge-triggered cell FDCE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            TriggerManager_0/InterclockTrigger_AdcTrigger/Synchronizer_ResetTriggerIn/DoubleFFSynchronizerFF2/D
                            (rising edge-triggered cell FDCE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             CLK_500M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_500M rise@0.000ns - CLK_500M rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.890%)  route 0.103ns (42.110%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=81, routed)          0.572    -0.539    TriggerManager_0/InterclockTrigger_AdcTrigger/Synchronizer_ResetTriggerIn/FAST_CLK
    SLICE_X31Y50                                                      r  TriggerManager_0/InterclockTrigger_AdcTrigger/Synchronizer_ResetTriggerIn/DoubleFFSynchronizerFF1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y50         FDCE (Prop_fdce_C_Q)         0.141    -0.398 r  TriggerManager_0/InterclockTrigger_AdcTrigger/Synchronizer_ResetTriggerIn/DoubleFFSynchronizerFF1/Q
                         net (fo=1, routed)           0.103    -0.296    TriggerManager_0/InterclockTrigger_AdcTrigger/Synchronizer_ResetTriggerIn/temp
    SLICE_X31Y50         FDCE                                         r  TriggerManager_0/InterclockTrigger_AdcTrigger/Synchronizer_ResetTriggerIn/DoubleFFSynchronizerFF2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=81, routed)          0.843    -0.777    TriggerManager_0/InterclockTrigger_AdcTrigger/Synchronizer_ResetTriggerIn/FAST_CLK
    SLICE_X31Y50                                                      r  TriggerManager_0/InterclockTrigger_AdcTrigger/Synchronizer_ResetTriggerIn/DoubleFFSynchronizerFF2/C
                         clock pessimism              0.238    -0.539    
    SLICE_X31Y50         FDCE (Hold_fdce_C_D)         0.047    -0.492    TriggerManager_0/InterclockTrigger_AdcTrigger/Synchronizer_ResetTriggerIn/DoubleFFSynchronizerFF2
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 TriggerManager_0/Synchronizer_AdcTdcBusy/DoubleFFSynchronizerFF1/C
                            (rising edge-triggered cell FDCE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            TriggerManager_0/Synchronizer_AdcTdcBusy/DoubleFFSynchronizerFF2/D
                            (rising edge-triggered cell FDCE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             CLK_500M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_500M rise@0.000ns - CLK_500M rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.164ns (60.198%)  route 0.108ns (39.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=81, routed)          0.568    -0.543    TriggerManager_0/Synchronizer_AdcTdcBusy/FAST_CLK
    SLICE_X38Y53                                                      r  TriggerManager_0/Synchronizer_AdcTdcBusy/DoubleFFSynchronizerFF1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y53         FDCE (Prop_fdce_C_Q)         0.164    -0.379 r  TriggerManager_0/Synchronizer_AdcTdcBusy/DoubleFFSynchronizerFF1/Q
                         net (fo=1, routed)           0.108    -0.271    TriggerManager_0/Synchronizer_AdcTdcBusy/temp
    SLICE_X38Y53         FDCE                                         r  TriggerManager_0/Synchronizer_AdcTdcBusy/DoubleFFSynchronizerFF2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=81, routed)          0.840    -0.780    TriggerManager_0/Synchronizer_AdcTdcBusy/FAST_CLK
    SLICE_X38Y53                                                      r  TriggerManager_0/Synchronizer_AdcTdcBusy/DoubleFFSynchronizerFF2/C
                         clock pessimism              0.237    -0.543    
    SLICE_X38Y53         FDCE (Hold_fdce_C_D)         0.063    -0.480    TriggerManager_0/Synchronizer_AdcTdcBusy/DoubleFFSynchronizerFF2
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.209    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_500M
Waveform:           { 0 1 }
Period:             2.000
Sources:            { ClockManager_0/MMCM_0/MMCM_0/CLKOUT6 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592     2.000   0.408    BUFGCTRL_X0Y25   ClockManager_0/MMCM_0/BUFG_CLK_500M/I
Min Period        n/a     MMCME2_ADV/CLKOUT6  n/a            1.249     2.000   0.751    MMCME2_ADV_X0Y3  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
Min Period        n/a     FDRE/C              n/a            1.000     2.000   1.000    SLICE_X33Y50     TriggerManager_0/BusyManager_0/BUSY_reg/C
Min Period        n/a     FDRE/C              n/a            1.000     2.000   1.000    SLICE_X34Y50     TriggerManager_0/CommonStopMask_reg/C
Min Period        n/a     FDRE/C              n/a            1.000     2.000   1.000    SLICE_X32Y50     TriggerManager_0/CurrentState_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000     2.000   1.000    SLICE_X32Y50     TriggerManager_0/CurrentState_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000     2.000   1.000    SLICE_X32Y50     TriggerManager_0/CurrentState_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000     2.000   1.000    SLICE_X30Y50     TriggerManager_0/CurrentState_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000     2.000   1.000    SLICE_X30Y45     TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[999]/C
Min Period        n/a     FDCE/C              n/a            1.000     2.000   1.000    SLICE_X28Y49     TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/q1_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT6  n/a            213.360   2.000   211.360  MMCME2_ADV_X0Y3  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.854     1.000   0.146    SLICE_X34Y37     TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[127]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.854     1.000   0.146    SLICE_X34Y36     TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[159]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.854     1.000   0.146    SLICE_X34Y36     TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[191]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.854     1.000   0.146    SLICE_X34Y36     TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[223]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.854     1.000   0.146    SLICE_X34Y36     TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[255]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.854     1.000   0.146    SLICE_X34Y38     TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[287]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.854     1.000   0.146    SLICE_X34Y38     TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[287]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.854     1.000   0.146    SLICE_X34Y38     TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[319]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.854     1.000   0.146    SLICE_X34Y38     TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[319]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.854     1.000   0.146    SLICE_X34Y37     TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.854     1.000   0.146    SLICE_X34Y38     TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[287]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.854     1.000   0.146    SLICE_X34Y38     TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[319]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.854     1.000   0.146    SLICE_X34Y38     TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[351]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.854     1.000   0.146    SLICE_X34Y38     TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[383]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.854     1.000   0.146    SLICE_X30Y39     TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[543]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.854     1.000   0.146    SLICE_X30Y39     TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[575]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.854     1.000   0.146    SLICE_X30Y39     TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[607]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.854     1.000   0.146    SLICE_X30Y39     TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[639]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.854     1.000   0.146    SLICE_X30Y41     TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[671]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.854     1.000   0.146    SLICE_X30Y41     TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[703]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  I_0
  To Clock:  I_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         I_0
Waveform:           { 0 10 }
Period:             20.000
Sources:            { ClockManager_0/MMCM_0/MMCM_0/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592     20.000  18.408   BUFGCTRL_X0Y31   ClockManager_0/MMCM_0/BUFG_CLK_FB_0/I
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249     20.000  18.751   MMCME2_ADV_X0Y3  ClockManager_0/MMCM_0/MMCM_0/CLKFBIN
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249     20.000  18.751   MMCME2_ADV_X0Y3  ClockManager_0/MMCM_0/MMCM_0/CLKFBOUT
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000   20.000  80.000   MMCME2_ADV_X0Y3  ClockManager_0/MMCM_0/MMCM_0/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360   20.000  193.360  MMCME2_ADV_X0Y3  ClockManager_0/MMCM_0/MMCM_0/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  CLK_6M
  To Clock:  CLK_25M

Setup :            0  Failing Endpoints,  Worst Slack        3.671ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.671ns  (required time - arrival time)
  Source:                 GlobalReadRegister_0/ReadRegister_2/CurrentState_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            GlobalReadRegister_0/ReadRegister_2/SRIN_READ_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (CLK_25M rise@840.000ns - CLK_6M rise@833.333ns)
  Data Path Delay:        2.436ns  (logic 0.505ns (20.727%)  route 1.931ns (79.273%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.320ns = ( 839.680 - 840.000 ) 
    Source Clock Delay      (SCD):    0.162ns = ( 833.495 - 833.333 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)   833.333   833.333 r  
    D18                                               0.000   833.333 r  EXTCLK50M
                         net (fo=0)                   0.000   833.333    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465   834.798 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065   835.863    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240   829.623 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903   830.526    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077   830.603 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.441   832.044    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.081   832.125 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.370   833.495    GlobalReadRegister_0/ReadRegister_2/CLK
    SLICE_X11Y140                                                     r  GlobalReadRegister_0/ReadRegister_2/CurrentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y140        FDCE (Prop_fdce_C_Q)         0.379   833.874 f  GlobalReadRegister_0/ReadRegister_2/CurrentState_reg[2]/Q
                         net (fo=9, routed)           1.272   835.146    GlobalReadRegister_0/ReadRegister_2/n_0_CurrentState_reg[2]
    SLICE_X9Y141         LUT3 (Prop_lut3_I2_O)        0.126   835.272 r  GlobalReadRegister_0/ReadRegister_2/SRIN_READ_i_1__0/O
                         net (fo=1, routed)           0.660   835.932    GlobalReadRegister_0/ReadRegister_2/n_0_SRIN_READ_i_1__0
    SLICE_X9Y142         FDCE                                         r  GlobalReadRegister_0/ReadRegister_2/SRIN_READ_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)  840.000   840.000 r  
    D18                                               0.000   840.000 r  EXTCLK50M
                         net (fo=0)                   0.000   840.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   841.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   842.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   836.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   836.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073   836.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.373   838.341    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.077   838.418 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4868, routed)        1.262   839.680    GlobalReadRegister_0/ReadRegister_2/SCK_DAC_OBUF
    SLICE_X9Y142                                                      r  GlobalReadRegister_0/ReadRegister_2/SRIN_READ_reg/C
                         clock pessimism              0.302   839.983    
                         clock uncertainty           -0.171   839.811    
    SLICE_X9Y142         FDCE (Setup_fdce_C_D)       -0.209   839.602    GlobalReadRegister_0/ReadRegister_2/SRIN_READ_reg
  -------------------------------------------------------------------
                         required time                        839.602    
                         arrival time                        -835.932    
  -------------------------------------------------------------------
                         slack                                  3.671    

Slack (MET) :             4.131ns  (required time - arrival time)
  Source:                 GlobalReadRegister_0/ReadRegister_1/CurrentState_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            GlobalReadRegister_0/ReadRegister_1/SRIN_READ_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (CLK_25M rise@840.000ns - CLK_6M rise@833.333ns)
  Data Path Delay:        2.010ns  (logic 0.551ns (27.406%)  route 1.459ns (72.594%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.320ns = ( 839.680 - 840.000 ) 
    Source Clock Delay      (SCD):    0.163ns = ( 833.496 - 833.333 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)   833.333   833.333 r  
    D18                                               0.000   833.333 r  EXTCLK50M
                         net (fo=0)                   0.000   833.333    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465   834.798 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065   835.863    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240   829.623 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903   830.526    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077   830.603 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.441   832.044    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.081   832.125 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.371   833.496    GlobalReadRegister_0/ReadRegister_1/CLK
    SLICE_X12Y142                                                     r  GlobalReadRegister_0/ReadRegister_1/CurrentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y142        FDCE (Prop_fdce_C_Q)         0.433   833.929 f  GlobalReadRegister_0/ReadRegister_1/CurrentState_reg[2]/Q
                         net (fo=9, routed)           0.689   834.618    GlobalReadRegister_0/ReadRegister_1/n_0_CurrentState_reg[2]
    SLICE_X12Y142        LUT3 (Prop_lut3_I2_O)        0.118   834.736 r  GlobalReadRegister_0/ReadRegister_1/SRIN_READ_i_1/O
                         net (fo=1, routed)           0.770   835.507    GlobalReadRegister_0/ReadRegister_1/SRIN_READ0
    SLICE_X10Y142        FDCE                                         r  GlobalReadRegister_0/ReadRegister_1/SRIN_READ_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)  840.000   840.000 r  
    D18                                               0.000   840.000 r  EXTCLK50M
                         net (fo=0)                   0.000   840.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   841.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   842.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   836.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   836.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073   836.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.373   838.341    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.077   838.418 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4868, routed)        1.262   839.680    GlobalReadRegister_0/ReadRegister_1/SCK_DAC_OBUF
    SLICE_X10Y142                                                     r  GlobalReadRegister_0/ReadRegister_1/SRIN_READ_reg/C
                         clock pessimism              0.302   839.983    
                         clock uncertainty           -0.171   839.811    
    SLICE_X10Y142        FDCE (Setup_fdce_C_D)       -0.174   839.637    GlobalReadRegister_0/ReadRegister_1/SRIN_READ_reg
  -------------------------------------------------------------------
                         required time                        839.637    
                         arrival time                        -835.507    
  -------------------------------------------------------------------
                         slack                                  4.131    

Slack (MET) :             4.419ns  (required time - arrival time)
  Source:                 GlobalReadRegister_0/ReadRegister_2/CurrentState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            GlobalReadRegister_0/ReadRegister_2/CLK_READ_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (CLK_25M rise@840.000ns - CLK_6M rise@833.333ns)
  Data Path Delay:        1.927ns  (logic 0.484ns (25.111%)  route 1.443ns (74.889%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.321ns = ( 839.679 - 840.000 ) 
    Source Clock Delay      (SCD):    0.161ns = ( 833.494 - 833.333 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)   833.333   833.333 r  
    D18                                               0.000   833.333 r  EXTCLK50M
                         net (fo=0)                   0.000   833.333    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465   834.798 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065   835.863    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240   829.623 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903   830.526    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077   830.603 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.441   832.044    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.081   832.125 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.369   833.494    GlobalReadRegister_0/ReadRegister_2/CLK
    SLICE_X9Y141                                                      r  GlobalReadRegister_0/ReadRegister_2/CurrentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y141         FDCE (Prop_fdce_C_Q)         0.379   833.873 f  GlobalReadRegister_0/ReadRegister_2/CurrentState_reg[0]/Q
                         net (fo=10, routed)          1.443   835.317    GlobalReadRegister_0/ReadRegister_2/n_0_CurrentState_reg[0]
    SLICE_X9Y140         LUT3 (Prop_lut3_I2_O)        0.105   835.422 r  GlobalReadRegister_0/ReadRegister_2/CLK_READ_i_1__0/O
                         net (fo=1, routed)           0.000   835.422    GlobalReadRegister_0/ReadRegister_2/n_0_CLK_READ_i_1__0
    SLICE_X9Y140         FDCE                                         r  GlobalReadRegister_0/ReadRegister_2/CLK_READ_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)  840.000   840.000 r  
    D18                                               0.000   840.000 r  EXTCLK50M
                         net (fo=0)                   0.000   840.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   841.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   842.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   836.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   836.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073   836.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.373   838.341    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.077   838.418 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4868, routed)        1.261   839.679    GlobalReadRegister_0/ReadRegister_2/SCK_DAC_OBUF
    SLICE_X9Y140                                                      r  GlobalReadRegister_0/ReadRegister_2/CLK_READ_reg/C
                         clock pessimism              0.302   839.982    
                         clock uncertainty           -0.171   839.810    
    SLICE_X9Y140         FDCE (Setup_fdce_C_D)        0.030   839.840    GlobalReadRegister_0/ReadRegister_2/CLK_READ_reg
  -------------------------------------------------------------------
                         required time                        839.840    
                         arrival time                        -835.422    
  -------------------------------------------------------------------
                         slack                                  4.419    

Slack (MET) :             4.548ns  (required time - arrival time)
  Source:                 GlobalReadRegister_0/ReadRegister_1/CurrentState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            GlobalReadRegister_0/ReadRegister_1/CLK_READ_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (CLK_25M rise@840.000ns - CLK_6M rise@833.333ns)
  Data Path Delay:        1.839ns  (logic 0.538ns (29.260%)  route 1.301ns (70.740%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.320ns = ( 839.680 - 840.000 ) 
    Source Clock Delay      (SCD):    0.163ns = ( 833.496 - 833.333 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)   833.333   833.333 r  
    D18                                               0.000   833.333 r  EXTCLK50M
                         net (fo=0)                   0.000   833.333    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465   834.798 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065   835.863    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240   829.623 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903   830.526    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077   830.603 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.441   832.044    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.081   832.125 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.371   833.496    GlobalReadRegister_0/ReadRegister_1/CLK
    SLICE_X12Y142                                                     r  GlobalReadRegister_0/ReadRegister_1/CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y142        FDCE (Prop_fdce_C_Q)         0.433   833.929 r  GlobalReadRegister_0/ReadRegister_1/CurrentState_reg[1]/Q
                         net (fo=10, routed)          1.301   835.230    GlobalReadRegister_0/ReadRegister_1/n_0_CurrentState_reg[1]
    SLICE_X12Y143        LUT3 (Prop_lut3_I0_O)        0.105   835.335 r  GlobalReadRegister_0/ReadRegister_1/CLK_READ_i_1/O
                         net (fo=1, routed)           0.000   835.335    GlobalReadRegister_0/ReadRegister_1/CLK_READ0
    SLICE_X12Y143        FDCE                                         r  GlobalReadRegister_0/ReadRegister_1/CLK_READ_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)  840.000   840.000 r  
    D18                                               0.000   840.000 r  EXTCLK50M
                         net (fo=0)                   0.000   840.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   841.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   842.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   836.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   836.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073   836.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.373   838.341    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.077   838.418 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4868, routed)        1.262   839.680    GlobalReadRegister_0/ReadRegister_1/SCK_DAC_OBUF
    SLICE_X12Y143                                                     r  GlobalReadRegister_0/ReadRegister_1/CLK_READ_reg/C
                         clock pessimism              0.302   839.983    
                         clock uncertainty           -0.171   839.811    
    SLICE_X12Y143        FDCE (Setup_fdce_C_D)        0.072   839.883    GlobalReadRegister_0/ReadRegister_1/CLK_READ_reg
  -------------------------------------------------------------------
                         required time                        839.883    
                         arrival time                        -835.335    
  -------------------------------------------------------------------
                         slack                                  4.548    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 GlobalReadRegister_0/ReadRegister_2/CurrentState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            GlobalReadRegister_0/ReadRegister_2/CLK_READ_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25M rise@0.000ns - CLK_6M rise@0.000ns)
  Data Path Delay:        0.741ns  (logic 0.186ns (25.111%)  route 0.555ns (74.889%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.527ns
    Source Clock Delay      (SCD):    -0.318ns
    Clock Pessimism Removal (CPR):    -0.528ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.568    -0.318    GlobalReadRegister_0/ReadRegister_2/CLK
    SLICE_X9Y141                                                      r  GlobalReadRegister_0/ReadRegister_2/CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y141         FDCE (Prop_fdce_C_Q)         0.141    -0.177 r  GlobalReadRegister_0/ReadRegister_2/CurrentState_reg[1]/Q
                         net (fo=10, routed)          0.555     0.378    GlobalReadRegister_0/ReadRegister_2/n_0_CurrentState_reg[1]
    SLICE_X9Y140         LUT3 (Prop_lut3_I0_O)        0.045     0.423 r  GlobalReadRegister_0/ReadRegister_2/CLK_READ_i_1__0/O
                         net (fo=1, routed)           0.000     0.423    GlobalReadRegister_0/ReadRegister_2/n_0_CLK_READ_i_1__0
    SLICE_X9Y140         FDCE                                         r  GlobalReadRegister_0/ReadRegister_2/CLK_READ_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4868, routed)        0.838    -0.527    GlobalReadRegister_0/ReadRegister_2/SCK_DAC_OBUF
    SLICE_X9Y140                                                      r  GlobalReadRegister_0/ReadRegister_2/CLK_READ_reg/C
                         clock pessimism              0.528     0.001    
                         clock uncertainty            0.171     0.172    
    SLICE_X9Y140         FDCE (Hold_fdce_C_D)         0.091     0.263    GlobalReadRegister_0/ReadRegister_2/CLK_READ_reg
  -------------------------------------------------------------------
                         required time                         -0.263    
                         arrival time                           0.423    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 GlobalReadRegister_0/ReadRegister_1/CurrentState_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            GlobalReadRegister_0/ReadRegister_1/CLK_READ_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25M rise@0.000ns - CLK_6M rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.209ns (26.186%)  route 0.589ns (73.814%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.526ns
    Source Clock Delay      (SCD):    -0.318ns
    Clock Pessimism Removal (CPR):    -0.528ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.568    -0.318    GlobalReadRegister_0/ReadRegister_1/CLK
    SLICE_X12Y142                                                     r  GlobalReadRegister_0/ReadRegister_1/CurrentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y142        FDCE (Prop_fdce_C_Q)         0.164    -0.154 r  GlobalReadRegister_0/ReadRegister_1/CurrentState_reg[2]/Q
                         net (fo=9, routed)           0.589     0.435    GlobalReadRegister_0/ReadRegister_1/n_0_CurrentState_reg[2]
    SLICE_X12Y143        LUT3 (Prop_lut3_I1_O)        0.045     0.480 r  GlobalReadRegister_0/ReadRegister_1/CLK_READ_i_1/O
                         net (fo=1, routed)           0.000     0.480    GlobalReadRegister_0/ReadRegister_1/CLK_READ0
    SLICE_X12Y143        FDCE                                         r  GlobalReadRegister_0/ReadRegister_1/CLK_READ_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4868, routed)        0.840    -0.526    GlobalReadRegister_0/ReadRegister_1/SCK_DAC_OBUF
    SLICE_X12Y143                                                     r  GlobalReadRegister_0/ReadRegister_1/CLK_READ_reg/C
                         clock pessimism              0.528     0.002    
                         clock uncertainty            0.171     0.173    
    SLICE_X12Y143        FDCE (Hold_fdce_C_D)         0.120     0.293    GlobalReadRegister_0/ReadRegister_1/CLK_READ_reg
  -------------------------------------------------------------------
                         required time                         -0.293    
                         arrival time                           0.480    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 GlobalReadRegister_0/ReadRegister_1/CurrentState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            GlobalReadRegister_0/ReadRegister_1/SRIN_READ_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25M rise@0.000ns - CLK_6M rise@0.000ns)
  Data Path Delay:        0.724ns  (logic 0.207ns (28.593%)  route 0.517ns (71.407%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.527ns
    Source Clock Delay      (SCD):    -0.318ns
    Clock Pessimism Removal (CPR):    -0.528ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.568    -0.318    GlobalReadRegister_0/ReadRegister_1/CLK
    SLICE_X12Y142                                                     r  GlobalReadRegister_0/ReadRegister_1/CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y142        FDCE (Prop_fdce_C_Q)         0.164    -0.154 r  GlobalReadRegister_0/ReadRegister_1/CurrentState_reg[1]/Q
                         net (fo=10, routed)          0.184     0.031    GlobalReadRegister_0/ReadRegister_1/n_0_CurrentState_reg[1]
    SLICE_X12Y142        LUT3 (Prop_lut3_I1_O)        0.043     0.074 r  GlobalReadRegister_0/ReadRegister_1/SRIN_READ_i_1/O
                         net (fo=1, routed)           0.332     0.406    GlobalReadRegister_0/ReadRegister_1/SRIN_READ0
    SLICE_X10Y142        FDCE                                         r  GlobalReadRegister_0/ReadRegister_1/SRIN_READ_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4868, routed)        0.838    -0.527    GlobalReadRegister_0/ReadRegister_1/SCK_DAC_OBUF
    SLICE_X10Y142                                                     r  GlobalReadRegister_0/ReadRegister_1/SRIN_READ_reg/C
                         clock pessimism              0.528     0.001    
                         clock uncertainty            0.171     0.172    
    SLICE_X10Y142        FDCE (Hold_fdce_C_D)        -0.007     0.165    GlobalReadRegister_0/ReadRegister_1/SRIN_READ_reg
  -------------------------------------------------------------------
                         required time                         -0.165    
                         arrival time                           0.406    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.436ns  (arrival time - required time)
  Source:                 GlobalReadRegister_0/ReadRegister_2/CurrentState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            GlobalReadRegister_0/ReadRegister_2/SRIN_READ_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25M rise@0.000ns - CLK_6M rise@0.000ns)
  Data Path Delay:        0.933ns  (logic 0.189ns (20.248%)  route 0.744ns (79.752%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.527ns
    Source Clock Delay      (SCD):    -0.318ns
    Clock Pessimism Removal (CPR):    -0.528ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.568    -0.318    GlobalReadRegister_0/ReadRegister_2/CLK
    SLICE_X9Y141                                                      r  GlobalReadRegister_0/ReadRegister_2/CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y141         FDCE (Prop_fdce_C_Q)         0.141    -0.177 r  GlobalReadRegister_0/ReadRegister_2/CurrentState_reg[1]/Q
                         net (fo=10, routed)          0.368     0.191    GlobalReadRegister_0/ReadRegister_2/n_0_CurrentState_reg[1]
    SLICE_X9Y141         LUT3 (Prop_lut3_I1_O)        0.048     0.239 r  GlobalReadRegister_0/ReadRegister_2/SRIN_READ_i_1__0/O
                         net (fo=1, routed)           0.377     0.616    GlobalReadRegister_0/ReadRegister_2/n_0_SRIN_READ_i_1__0
    SLICE_X9Y142         FDCE                                         r  GlobalReadRegister_0/ReadRegister_2/SRIN_READ_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4868, routed)        0.838    -0.527    GlobalReadRegister_0/ReadRegister_2/SCK_DAC_OBUF
    SLICE_X9Y142                                                      r  GlobalReadRegister_0/ReadRegister_2/SRIN_READ_reg/C
                         clock pessimism              0.528     0.001    
                         clock uncertainty            0.171     0.172    
    SLICE_X9Y142         FDCE (Hold_fdce_C_D)         0.008     0.180    GlobalReadRegister_0/ReadRegister_2/SRIN_READ_reg
  -------------------------------------------------------------------
                         required time                         -0.180    
                         arrival time                           0.616    
  -------------------------------------------------------------------
                         slack                                  0.436    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_3M
  To Clock:  CLK_6M

Setup :            0  Failing Endpoints,  Worst Slack      161.303ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.222ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             161.303ns  (required time - arrival time)
  Source:                 ADC_0/ADC_Controller_0/SynchEdgeDetector_0/Synchronizer_0/DoubleFFSynchronizerFF2/C
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Destination:            ADC_0/ADC_Controller_0/CurrentState_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             CLK_6M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (CLK_6M rise@166.667ns - CLK_3M rise@0.000ns)
  Data Path Delay:        2.503ns  (logic 0.484ns (19.336%)  route 2.019ns (80.664%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.321ns = ( 166.346 - 166.667 ) 
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.372     0.164    ClockManager_0/I
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.379     0.543 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.935     1.478    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     1.559 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          1.375     2.934    ADC_0/ADC_Controller_0/SynchEdgeDetector_0/Synchronizer_0/AD9220_CLK
    SLICE_X15Y101                                                     r  ADC_0/ADC_Controller_0/SynchEdgeDetector_0/Synchronizer_0/DoubleFFSynchronizerFF2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y101        FDCE (Prop_fdce_C_Q)         0.379     3.313 r  ADC_0/ADC_Controller_0/SynchEdgeDetector_0/Synchronizer_0/DoubleFFSynchronizerFF2/Q
                         net (fo=2, routed)           2.019     5.332    ADC_0/ADC_Controller_0/SynchEdgeDetector_0/Synchronizer_0/DOUT
    SLICE_X14Y140        LUT6 (Prop_lut6_I2_O)        0.105     5.437 r  ADC_0/ADC_Controller_0/SynchEdgeDetector_0/Synchronizer_0/CurrentState[0]_i_1/O
                         net (fo=1, routed)           0.000     5.437    ADC_0/ADC_Controller_0/NextState[0]
    SLICE_X14Y140        FDCE                                         r  ADC_0/ADC_Controller_0/CurrentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)   166.667   166.667 r  
    D18                                               0.000   166.667 r  EXTCLK50M
                         net (fo=0)                   0.000   166.667    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   168.065 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   169.069    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   162.704 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   163.562    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   163.635 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.373   165.008    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   165.085 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.261   166.346    ADC_0/ADC_Controller_0/CLK
    SLICE_X14Y140                                                     r  ADC_0/ADC_Controller_0/CurrentState_reg[0]/C
                         clock pessimism              0.373   166.720    
                         clock uncertainty           -0.051   166.668    
    SLICE_X14Y140        FDCE (Setup_fdce_C_D)        0.072   166.740    ADC_0/ADC_Controller_0/CurrentState_reg[0]
  -------------------------------------------------------------------
                         required time                        166.740    
                         arrival time                          -5.437    
  -------------------------------------------------------------------
                         slack                                161.303    

Slack (MET) :             165.028ns  (required time - arrival time)
  Source:                 ClockManager_0/Clk3M_reg/Q
                            (clock source 'CLK_3M'  {rise@0.000ns fall@166.667ns period=333.333ns})
  Destination:            ClockManager_0/Clk3M_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             CLK_6M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (CLK_6M rise@166.667ns - CLK_3M rise@0.000ns)
  Data Path Delay:        1.126ns  (logic 0.105ns (9.324%)  route 1.021ns (90.676%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.322ns = ( 166.345 - 166.667 ) 
    Source Clock Delay      (SCD):    0.543ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.372     0.164    ClockManager_0/I
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.379     0.543 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           1.021     1.564    ClockManager_0/Clk3M
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.105     1.669 f  ClockManager_0/Clk3M_i_1/O
                         net (fo=1, routed)           0.000     1.669    ClockManager_0/p_0_in
    SLICE_X52Y96         FDCE                                         f  ClockManager_0/Clk3M_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)   166.667   166.667 r  
    D18                                               0.000   166.667 r  EXTCLK50M
                         net (fo=0)                   0.000   166.667    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   168.065 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   169.069    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   162.704 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   163.562    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   163.635 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.373   165.008    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   165.085 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.260   166.345    ClockManager_0/I
    SLICE_X52Y96                                                      r  ClockManager_0/Clk3M_reg/C
                         clock pessimism              0.373   166.718    
                         clock uncertainty           -0.051   166.667    
    SLICE_X52Y96         FDCE (Setup_fdce_C_D)        0.030   166.697    ClockManager_0/Clk3M_reg
  -------------------------------------------------------------------
                         required time                        166.697    
                         arrival time                          -1.669    
  -------------------------------------------------------------------
                         slack                                165.028    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 ClockManager_0/Clk3M_reg/Q
                            (clock source 'CLK_3M'  {rise@0.000ns fall@166.667ns period=333.333ns})
  Destination:            ClockManager_0/Clk3M_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             CLK_6M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_6M rise@166.667ns - CLK_3M fall@166.667ns)
  Data Path Delay:        0.493ns  (logic 0.045ns (9.126%)  route 0.448ns (90.873%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.532ns = ( 166.135 - 166.667 ) 
    Source Clock Delay      (SCD):    -0.181ns = ( 166.486 - 166.667 ) 
    Clock Pessimism Removal (CPR):    -0.480ns
  Clock Uncertainty:      0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_3M fall edge)   166.667   166.667 f  
    D18                                               0.000   166.667 r  EXTCLK50M
                         net (fo=0)                   0.000   166.667    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301   166.968 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440   167.408    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541   164.867 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343   165.210    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050   165.260 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.495   165.755    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026   165.781 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.564   166.345    ClockManager_0/I
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.141   166.486 f  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.448   166.934    ClockManager_0/Clk3M
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045   166.979 r  ClockManager_0/Clk3M_i_1/O
                         net (fo=1, routed)           0.000   166.979    ClockManager_0/p_0_in
    SLICE_X52Y96         FDCE                                         r  ClockManager_0/Clk3M_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)   166.667   166.667 r  
    D18                                               0.000   166.667 r  EXTCLK50M
                         net (fo=0)                   0.000   166.667    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489   167.156 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480   167.636    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334   164.302 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377   164.679    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053   164.732 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540   165.272    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029   165.301 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.834   166.135    ClockManager_0/I
    SLICE_X52Y96                                                      r  ClockManager_0/Clk3M_reg/C
                         clock pessimism              0.480   166.615    
                         clock uncertainty            0.051   166.666    
    SLICE_X52Y96         FDCE (Hold_fdce_C_D)         0.091   166.757    ClockManager_0/Clk3M_reg
  -------------------------------------------------------------------
                         required time                       -166.757    
                         arrival time                         166.979    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             1.040ns  (arrival time - required time)
  Source:                 ADC_0/ADC_Controller_0/SynchEdgeDetector_0/DelayedDin_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Destination:            ADC_0/ADC_Controller_0/CurrentState_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             CLK_6M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_6M rise@0.000ns - CLK_3M rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.270%)  route 0.086ns (31.730%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.888ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.527ns
    Source Clock Delay      (SCD):    0.841ns
    Clock Pessimism Removal (CPR):    -0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.564    -0.322    ClockManager_0/I
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.141    -0.181 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.426     0.245    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.271 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          0.570     0.841    ADC_0/ADC_Controller_0/SynchEdgeDetector_0/AD9220_CLK
    SLICE_X15Y140                                                     r  ADC_0/ADC_Controller_0/SynchEdgeDetector_0/DelayedDin_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y140        FDCE (Prop_fdce_C_Q)         0.141     0.982 f  ADC_0/ADC_Controller_0/SynchEdgeDetector_0/DelayedDin_reg/Q
                         net (fo=1, routed)           0.086     1.068    ADC_0/ADC_Controller_0/SynchEdgeDetector_0/Synchronizer_0/DelayedDin
    SLICE_X14Y140        LUT6 (Prop_lut6_I1_O)        0.045     1.113 r  ADC_0/ADC_Controller_0/SynchEdgeDetector_0/Synchronizer_0/CurrentState[0]_i_1/O
                         net (fo=1, routed)           0.000     1.113    ADC_0/ADC_Controller_0/NextState[0]
    SLICE_X14Y140        FDCE                                         r  ADC_0/ADC_Controller_0/CurrentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.838    -0.527    ADC_0/ADC_Controller_0/CLK
    SLICE_X14Y140                                                     r  ADC_0/ADC_Controller_0/CurrentState_reg[0]/C
                         clock pessimism              0.480    -0.047    
    SLICE_X14Y140        FDCE (Hold_fdce_C_D)         0.120     0.073    ADC_0/ADC_Controller_0/CurrentState_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.073    
                         arrival time                           1.113    
  -------------------------------------------------------------------
                         slack                                  1.040    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_25M
  To Clock:  CLK_3M

Setup :            0  Failing Endpoints,  Worst Slack        5.142ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.142ns  (required time - arrival time)
  Source:                 UsrClkOut_O/out_sw_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (CLK_3M rise@333.333ns - CLK_25M rise@320.000ns)
  Data Path Delay:        10.353ns  (logic 2.577ns (24.892%)  route 7.776ns (75.108%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.223ns = ( 335.556 - 333.333 ) 
    Source Clock Delay      (SCD):    0.252ns = ( 320.252 - 320.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)  320.000   320.000 r  
    D18                                               0.000   320.000 r  EXTCLK50M
                         net (fo=0)                   0.000   320.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465   321.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065   322.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240   316.290 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903   317.193    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077   317.270 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.441   318.711    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.081   318.792 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4868, routed)        1.460   320.252    UsrClkOut_O/SCK_DAC_OBUF
    SLICE_X83Y63                                                      r  UsrClkOut_O/out_sw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y63         FDCE (Prop_fdce_C_Q)         0.379   320.631 r  UsrClkOut_O/out_sw_reg[4]/Q
                         net (fo=3, routed)           1.210   321.841    UsrClkOut_O/out_sw[4]
    SLICE_X83Y61         LUT5 (Prop_lut5_I0_O)        0.105   321.946 r  UsrClkOut_O/OUT_FPGA_OBUF[3]_inst_i_4/O
                         net (fo=24, routed)          1.763   323.709    UsrClkOut_O/n_0_OUT_FPGA_OBUF[3]_inst_i_4
    SLICE_X83Y59         LUT3 (Prop_lut3_I0_O)        0.108   323.817 r  UsrClkOut_O/CLK_usr_i_30/O
                         net (fo=4, routed)           1.343   325.160    UsrClkOut_O/n_0_CLK_usr_i_30
    SLICE_X85Y62         LUT6 (Prop_lut6_I3_O)        0.267   325.427 r  UsrClkOut_O/CLK_cnt[0]_i_16/O
                         net (fo=1, routed)           1.304   326.730    UsrClkOut_O/n_0_CLK_cnt[0]_i_16
    SLICE_X86Y62         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418   327.148 r  UsrClkOut_O/CLK_cnt_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000   327.148    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_4
    SLICE_X86Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   327.246 f  UsrClkOut_O/CLK_cnt_reg[0]_i_3/CO[3]
                         net (fo=25, routed)          2.156   329.402    UsrClkOut_O/load
    SLICE_X87Y59         LUT2 (Prop_lut2_I1_O)        0.105   329.507 r  UsrClkOut_O/CLK_cnt[0]_i_2/O
                         net (fo=1, routed)           0.000   329.507    UsrClkOut_O/n_0_CLK_cnt[0]_i_2
    SLICE_X87Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440   329.947 r  UsrClkOut_O/CLK_cnt_reg[1]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   329.947    UsrClkOut_O/n_0_CLK_cnt_reg[4]_i_3
    SLICE_X87Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   330.045 r  UsrClkOut_O/CLK_cnt_reg[5]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   330.045    UsrClkOut_O/n_0_CLK_cnt_reg[8]_i_3
    SLICE_X87Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   330.143 r  UsrClkOut_O/CLK_cnt_reg[9]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   330.143    UsrClkOut_O/n_0_CLK_cnt_reg[12]_i_3
    SLICE_X87Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   330.241 r  UsrClkOut_O/CLK_cnt_reg[13]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   330.241    UsrClkOut_O/n_0_CLK_cnt_reg[16]_i_3
    SLICE_X87Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   330.339 r  UsrClkOut_O/CLK_cnt_reg[17]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   330.339    UsrClkOut_O/n_0_CLK_cnt_reg[20]_i_3
    SLICE_X87Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265   330.604 r  UsrClkOut_O/CLK_cnt_reg[21]_i_3_CARRY4/O[1]
                         net (fo=1, routed)           0.000   330.604    UsrClkOut_O/n_0_CLK_cnt_reg[21]_i_1
    SLICE_X87Y64         FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)   333.333   333.333 r  
    D18                                               0.000   333.333 r  EXTCLK50M
                         net (fo=0)                   0.000   333.333    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   334.732 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   335.735    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   329.370 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   330.228    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   330.301 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.373   331.675    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   331.752 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.260   333.011    ClockManager_0/I
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.304   333.315 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.817   334.132    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   334.209 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          1.347   335.556    UsrClkOut_O/AD9220_CLK
    SLICE_X87Y64                                                      r  UsrClkOut_O/CLK_cnt_reg[21]/C
                         clock pessimism              0.302   335.858    
                         clock uncertainty           -0.171   335.687    
    SLICE_X87Y64         FDCE (Setup_fdce_C_D)        0.059   335.746    UsrClkOut_O/CLK_cnt_reg[21]
  -------------------------------------------------------------------
                         required time                        335.746    
                         arrival time                        -330.604    
  -------------------------------------------------------------------
                         slack                                  5.142    

Slack (MET) :             5.148ns  (required time - arrival time)
  Source:                 UsrClkOut_O/out_sw_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (CLK_3M rise@333.333ns - CLK_25M rise@320.000ns)
  Data Path Delay:        10.347ns  (logic 2.571ns (24.849%)  route 7.776ns (75.151%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.223ns = ( 335.556 - 333.333 ) 
    Source Clock Delay      (SCD):    0.252ns = ( 320.252 - 320.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)  320.000   320.000 r  
    D18                                               0.000   320.000 r  EXTCLK50M
                         net (fo=0)                   0.000   320.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465   321.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065   322.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240   316.290 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903   317.193    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077   317.270 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.441   318.711    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.081   318.792 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4868, routed)        1.460   320.252    UsrClkOut_O/SCK_DAC_OBUF
    SLICE_X83Y63                                                      r  UsrClkOut_O/out_sw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y63         FDCE (Prop_fdce_C_Q)         0.379   320.631 r  UsrClkOut_O/out_sw_reg[4]/Q
                         net (fo=3, routed)           1.210   321.841    UsrClkOut_O/out_sw[4]
    SLICE_X83Y61         LUT5 (Prop_lut5_I0_O)        0.105   321.946 r  UsrClkOut_O/OUT_FPGA_OBUF[3]_inst_i_4/O
                         net (fo=24, routed)          1.763   323.709    UsrClkOut_O/n_0_OUT_FPGA_OBUF[3]_inst_i_4
    SLICE_X83Y59         LUT3 (Prop_lut3_I0_O)        0.108   323.817 r  UsrClkOut_O/CLK_usr_i_30/O
                         net (fo=4, routed)           1.343   325.160    UsrClkOut_O/n_0_CLK_usr_i_30
    SLICE_X85Y62         LUT6 (Prop_lut6_I3_O)        0.267   325.427 r  UsrClkOut_O/CLK_cnt[0]_i_16/O
                         net (fo=1, routed)           1.304   326.730    UsrClkOut_O/n_0_CLK_cnt[0]_i_16
    SLICE_X86Y62         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418   327.148 r  UsrClkOut_O/CLK_cnt_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000   327.148    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_4
    SLICE_X86Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   327.246 f  UsrClkOut_O/CLK_cnt_reg[0]_i_3/CO[3]
                         net (fo=25, routed)          2.156   329.402    UsrClkOut_O/load
    SLICE_X87Y59         LUT2 (Prop_lut2_I1_O)        0.105   329.507 r  UsrClkOut_O/CLK_cnt[0]_i_2/O
                         net (fo=1, routed)           0.000   329.507    UsrClkOut_O/n_0_CLK_cnt[0]_i_2
    SLICE_X87Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440   329.947 r  UsrClkOut_O/CLK_cnt_reg[1]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   329.947    UsrClkOut_O/n_0_CLK_cnt_reg[4]_i_3
    SLICE_X87Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   330.045 r  UsrClkOut_O/CLK_cnt_reg[5]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   330.045    UsrClkOut_O/n_0_CLK_cnt_reg[8]_i_3
    SLICE_X87Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   330.143 r  UsrClkOut_O/CLK_cnt_reg[9]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   330.143    UsrClkOut_O/n_0_CLK_cnt_reg[12]_i_3
    SLICE_X87Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   330.241 r  UsrClkOut_O/CLK_cnt_reg[13]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   330.241    UsrClkOut_O/n_0_CLK_cnt_reg[16]_i_3
    SLICE_X87Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   330.339 r  UsrClkOut_O/CLK_cnt_reg[17]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   330.339    UsrClkOut_O/n_0_CLK_cnt_reg[20]_i_3
    SLICE_X87Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.259   330.598 r  UsrClkOut_O/CLK_cnt_reg[21]_i_3_CARRY4/O[3]
                         net (fo=1, routed)           0.000   330.598    UsrClkOut_O/n_0_CLK_cnt_reg[23]_i_1
    SLICE_X87Y64         FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)   333.333   333.333 r  
    D18                                               0.000   333.333 r  EXTCLK50M
                         net (fo=0)                   0.000   333.333    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   334.732 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   335.735    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   329.370 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   330.228    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   330.301 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.373   331.675    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   331.752 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.260   333.011    ClockManager_0/I
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.304   333.315 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.817   334.132    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   334.209 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          1.347   335.556    UsrClkOut_O/AD9220_CLK
    SLICE_X87Y64                                                      r  UsrClkOut_O/CLK_cnt_reg[23]/C
                         clock pessimism              0.302   335.858    
                         clock uncertainty           -0.171   335.687    
    SLICE_X87Y64         FDCE (Setup_fdce_C_D)        0.059   335.746    UsrClkOut_O/CLK_cnt_reg[23]
  -------------------------------------------------------------------
                         required time                        335.746    
                         arrival time                        -330.598    
  -------------------------------------------------------------------
                         slack                                  5.148    

Slack (MET) :             5.208ns  (required time - arrival time)
  Source:                 UsrClkOut_O/out_sw_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (CLK_3M rise@333.333ns - CLK_25M rise@320.000ns)
  Data Path Delay:        10.287ns  (logic 2.511ns (24.410%)  route 7.776ns (75.590%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.223ns = ( 335.556 - 333.333 ) 
    Source Clock Delay      (SCD):    0.252ns = ( 320.252 - 320.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)  320.000   320.000 r  
    D18                                               0.000   320.000 r  EXTCLK50M
                         net (fo=0)                   0.000   320.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465   321.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065   322.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240   316.290 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903   317.193    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077   317.270 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.441   318.711    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.081   318.792 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4868, routed)        1.460   320.252    UsrClkOut_O/SCK_DAC_OBUF
    SLICE_X83Y63                                                      r  UsrClkOut_O/out_sw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y63         FDCE (Prop_fdce_C_Q)         0.379   320.631 r  UsrClkOut_O/out_sw_reg[4]/Q
                         net (fo=3, routed)           1.210   321.841    UsrClkOut_O/out_sw[4]
    SLICE_X83Y61         LUT5 (Prop_lut5_I0_O)        0.105   321.946 r  UsrClkOut_O/OUT_FPGA_OBUF[3]_inst_i_4/O
                         net (fo=24, routed)          1.763   323.709    UsrClkOut_O/n_0_OUT_FPGA_OBUF[3]_inst_i_4
    SLICE_X83Y59         LUT3 (Prop_lut3_I0_O)        0.108   323.817 r  UsrClkOut_O/CLK_usr_i_30/O
                         net (fo=4, routed)           1.343   325.160    UsrClkOut_O/n_0_CLK_usr_i_30
    SLICE_X85Y62         LUT6 (Prop_lut6_I3_O)        0.267   325.427 r  UsrClkOut_O/CLK_cnt[0]_i_16/O
                         net (fo=1, routed)           1.304   326.730    UsrClkOut_O/n_0_CLK_cnt[0]_i_16
    SLICE_X86Y62         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418   327.148 r  UsrClkOut_O/CLK_cnt_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000   327.148    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_4
    SLICE_X86Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   327.246 f  UsrClkOut_O/CLK_cnt_reg[0]_i_3/CO[3]
                         net (fo=25, routed)          2.156   329.402    UsrClkOut_O/load
    SLICE_X87Y59         LUT2 (Prop_lut2_I1_O)        0.105   329.507 r  UsrClkOut_O/CLK_cnt[0]_i_2/O
                         net (fo=1, routed)           0.000   329.507    UsrClkOut_O/n_0_CLK_cnt[0]_i_2
    SLICE_X87Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440   329.947 r  UsrClkOut_O/CLK_cnt_reg[1]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   329.947    UsrClkOut_O/n_0_CLK_cnt_reg[4]_i_3
    SLICE_X87Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   330.045 r  UsrClkOut_O/CLK_cnt_reg[5]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   330.045    UsrClkOut_O/n_0_CLK_cnt_reg[8]_i_3
    SLICE_X87Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   330.143 r  UsrClkOut_O/CLK_cnt_reg[9]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   330.143    UsrClkOut_O/n_0_CLK_cnt_reg[12]_i_3
    SLICE_X87Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   330.241 r  UsrClkOut_O/CLK_cnt_reg[13]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   330.241    UsrClkOut_O/n_0_CLK_cnt_reg[16]_i_3
    SLICE_X87Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   330.339 r  UsrClkOut_O/CLK_cnt_reg[17]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   330.339    UsrClkOut_O/n_0_CLK_cnt_reg[20]_i_3
    SLICE_X87Y64         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199   330.538 r  UsrClkOut_O/CLK_cnt_reg[21]_i_3_CARRY4/O[2]
                         net (fo=1, routed)           0.000   330.538    UsrClkOut_O/n_0_CLK_cnt_reg[22]_i_1
    SLICE_X87Y64         FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)   333.333   333.333 r  
    D18                                               0.000   333.333 r  EXTCLK50M
                         net (fo=0)                   0.000   333.333    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   334.732 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   335.735    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   329.370 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   330.228    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   330.301 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.373   331.675    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   331.752 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.260   333.011    ClockManager_0/I
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.304   333.315 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.817   334.132    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   334.209 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          1.347   335.556    UsrClkOut_O/AD9220_CLK
    SLICE_X87Y64                                                      r  UsrClkOut_O/CLK_cnt_reg[22]/C
                         clock pessimism              0.302   335.858    
                         clock uncertainty           -0.171   335.687    
    SLICE_X87Y64         FDCE (Setup_fdce_C_D)        0.059   335.746    UsrClkOut_O/CLK_cnt_reg[22]
  -------------------------------------------------------------------
                         required time                        335.746    
                         arrival time                        -330.538    
  -------------------------------------------------------------------
                         slack                                  5.208    

Slack (MET) :             5.226ns  (required time - arrival time)
  Source:                 UsrClkOut_O/out_sw_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (CLK_3M rise@333.333ns - CLK_25M rise@320.000ns)
  Data Path Delay:        10.269ns  (logic 2.493ns (24.278%)  route 7.776ns (75.722%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.223ns = ( 335.556 - 333.333 ) 
    Source Clock Delay      (SCD):    0.252ns = ( 320.252 - 320.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)  320.000   320.000 r  
    D18                                               0.000   320.000 r  EXTCLK50M
                         net (fo=0)                   0.000   320.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465   321.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065   322.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240   316.290 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903   317.193    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077   317.270 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.441   318.711    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.081   318.792 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4868, routed)        1.460   320.252    UsrClkOut_O/SCK_DAC_OBUF
    SLICE_X83Y63                                                      r  UsrClkOut_O/out_sw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y63         FDCE (Prop_fdce_C_Q)         0.379   320.631 r  UsrClkOut_O/out_sw_reg[4]/Q
                         net (fo=3, routed)           1.210   321.841    UsrClkOut_O/out_sw[4]
    SLICE_X83Y61         LUT5 (Prop_lut5_I0_O)        0.105   321.946 r  UsrClkOut_O/OUT_FPGA_OBUF[3]_inst_i_4/O
                         net (fo=24, routed)          1.763   323.709    UsrClkOut_O/n_0_OUT_FPGA_OBUF[3]_inst_i_4
    SLICE_X83Y59         LUT3 (Prop_lut3_I0_O)        0.108   323.817 r  UsrClkOut_O/CLK_usr_i_30/O
                         net (fo=4, routed)           1.343   325.160    UsrClkOut_O/n_0_CLK_usr_i_30
    SLICE_X85Y62         LUT6 (Prop_lut6_I3_O)        0.267   325.427 r  UsrClkOut_O/CLK_cnt[0]_i_16/O
                         net (fo=1, routed)           1.304   326.730    UsrClkOut_O/n_0_CLK_cnt[0]_i_16
    SLICE_X86Y62         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418   327.148 r  UsrClkOut_O/CLK_cnt_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000   327.148    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_4
    SLICE_X86Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   327.246 f  UsrClkOut_O/CLK_cnt_reg[0]_i_3/CO[3]
                         net (fo=25, routed)          2.156   329.402    UsrClkOut_O/load
    SLICE_X87Y59         LUT2 (Prop_lut2_I1_O)        0.105   329.507 r  UsrClkOut_O/CLK_cnt[0]_i_2/O
                         net (fo=1, routed)           0.000   329.507    UsrClkOut_O/n_0_CLK_cnt[0]_i_2
    SLICE_X87Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440   329.947 r  UsrClkOut_O/CLK_cnt_reg[1]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   329.947    UsrClkOut_O/n_0_CLK_cnt_reg[4]_i_3
    SLICE_X87Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   330.045 r  UsrClkOut_O/CLK_cnt_reg[5]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   330.045    UsrClkOut_O/n_0_CLK_cnt_reg[8]_i_3
    SLICE_X87Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   330.143 r  UsrClkOut_O/CLK_cnt_reg[9]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   330.143    UsrClkOut_O/n_0_CLK_cnt_reg[12]_i_3
    SLICE_X87Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   330.241 r  UsrClkOut_O/CLK_cnt_reg[13]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   330.241    UsrClkOut_O/n_0_CLK_cnt_reg[16]_i_3
    SLICE_X87Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   330.339 r  UsrClkOut_O/CLK_cnt_reg[17]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   330.339    UsrClkOut_O/n_0_CLK_cnt_reg[20]_i_3
    SLICE_X87Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181   330.520 r  UsrClkOut_O/CLK_cnt_reg[21]_i_3_CARRY4/O[0]
                         net (fo=1, routed)           0.000   330.520    UsrClkOut_O/n_0_CLK_cnt_reg[20]_i_1
    SLICE_X87Y64         FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)   333.333   333.333 r  
    D18                                               0.000   333.333 r  EXTCLK50M
                         net (fo=0)                   0.000   333.333    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   334.732 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   335.735    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   329.370 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   330.228    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   330.301 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.373   331.675    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   331.752 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.260   333.011    ClockManager_0/I
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.304   333.315 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.817   334.132    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   334.209 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          1.347   335.556    UsrClkOut_O/AD9220_CLK
    SLICE_X87Y64                                                      r  UsrClkOut_O/CLK_cnt_reg[20]/C
                         clock pessimism              0.302   335.858    
                         clock uncertainty           -0.171   335.687    
    SLICE_X87Y64         FDCE (Setup_fdce_C_D)        0.059   335.746    UsrClkOut_O/CLK_cnt_reg[20]
  -------------------------------------------------------------------
                         required time                        335.746    
                         arrival time                        -330.520    
  -------------------------------------------------------------------
                         slack                                  5.226    

Slack (MET) :             5.241ns  (required time - arrival time)
  Source:                 UsrClkOut_O/out_sw_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (CLK_3M rise@333.333ns - CLK_25M rise@320.000ns)
  Data Path Delay:        10.255ns  (logic 2.479ns (24.174%)  route 7.776ns (75.826%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.224ns = ( 335.557 - 333.333 ) 
    Source Clock Delay      (SCD):    0.252ns = ( 320.252 - 320.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)  320.000   320.000 r  
    D18                                               0.000   320.000 r  EXTCLK50M
                         net (fo=0)                   0.000   320.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465   321.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065   322.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240   316.290 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903   317.193    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077   317.270 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.441   318.711    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.081   318.792 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4868, routed)        1.460   320.252    UsrClkOut_O/SCK_DAC_OBUF
    SLICE_X83Y63                                                      r  UsrClkOut_O/out_sw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y63         FDCE (Prop_fdce_C_Q)         0.379   320.631 r  UsrClkOut_O/out_sw_reg[4]/Q
                         net (fo=3, routed)           1.210   321.841    UsrClkOut_O/out_sw[4]
    SLICE_X83Y61         LUT5 (Prop_lut5_I0_O)        0.105   321.946 r  UsrClkOut_O/OUT_FPGA_OBUF[3]_inst_i_4/O
                         net (fo=24, routed)          1.763   323.709    UsrClkOut_O/n_0_OUT_FPGA_OBUF[3]_inst_i_4
    SLICE_X83Y59         LUT3 (Prop_lut3_I0_O)        0.108   323.817 r  UsrClkOut_O/CLK_usr_i_30/O
                         net (fo=4, routed)           1.343   325.160    UsrClkOut_O/n_0_CLK_usr_i_30
    SLICE_X85Y62         LUT6 (Prop_lut6_I3_O)        0.267   325.427 r  UsrClkOut_O/CLK_cnt[0]_i_16/O
                         net (fo=1, routed)           1.304   326.730    UsrClkOut_O/n_0_CLK_cnt[0]_i_16
    SLICE_X86Y62         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418   327.148 r  UsrClkOut_O/CLK_cnt_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000   327.148    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_4
    SLICE_X86Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   327.246 f  UsrClkOut_O/CLK_cnt_reg[0]_i_3/CO[3]
                         net (fo=25, routed)          2.156   329.402    UsrClkOut_O/load
    SLICE_X87Y59         LUT2 (Prop_lut2_I1_O)        0.105   329.507 r  UsrClkOut_O/CLK_cnt[0]_i_2/O
                         net (fo=1, routed)           0.000   329.507    UsrClkOut_O/n_0_CLK_cnt[0]_i_2
    SLICE_X87Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440   329.947 r  UsrClkOut_O/CLK_cnt_reg[1]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   329.947    UsrClkOut_O/n_0_CLK_cnt_reg[4]_i_3
    SLICE_X87Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   330.045 r  UsrClkOut_O/CLK_cnt_reg[5]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   330.045    UsrClkOut_O/n_0_CLK_cnt_reg[8]_i_3
    SLICE_X87Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   330.143 r  UsrClkOut_O/CLK_cnt_reg[9]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   330.143    UsrClkOut_O/n_0_CLK_cnt_reg[12]_i_3
    SLICE_X87Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   330.241 r  UsrClkOut_O/CLK_cnt_reg[13]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   330.241    UsrClkOut_O/n_0_CLK_cnt_reg[16]_i_3
    SLICE_X87Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265   330.506 r  UsrClkOut_O/CLK_cnt_reg[17]_i_3_CARRY4/O[1]
                         net (fo=1, routed)           0.000   330.506    UsrClkOut_O/n_0_CLK_cnt_reg[17]_i_1
    SLICE_X87Y63         FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)   333.333   333.333 r  
    D18                                               0.000   333.333 r  EXTCLK50M
                         net (fo=0)                   0.000   333.333    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   334.732 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   335.735    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   329.370 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   330.228    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   330.301 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.373   331.675    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   331.752 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.260   333.011    ClockManager_0/I
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.304   333.315 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.817   334.132    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   334.209 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          1.348   335.557    UsrClkOut_O/AD9220_CLK
    SLICE_X87Y63                                                      r  UsrClkOut_O/CLK_cnt_reg[17]/C
                         clock pessimism              0.302   335.859    
                         clock uncertainty           -0.171   335.688    
    SLICE_X87Y63         FDCE (Setup_fdce_C_D)        0.059   335.747    UsrClkOut_O/CLK_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                        335.747    
                         arrival time                        -330.506    
  -------------------------------------------------------------------
                         slack                                  5.241    

Slack (MET) :             5.247ns  (required time - arrival time)
  Source:                 UsrClkOut_O/out_sw_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (CLK_3M rise@333.333ns - CLK_25M rise@320.000ns)
  Data Path Delay:        10.249ns  (logic 2.473ns (24.130%)  route 7.776ns (75.870%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.224ns = ( 335.557 - 333.333 ) 
    Source Clock Delay      (SCD):    0.252ns = ( 320.252 - 320.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)  320.000   320.000 r  
    D18                                               0.000   320.000 r  EXTCLK50M
                         net (fo=0)                   0.000   320.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465   321.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065   322.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240   316.290 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903   317.193    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077   317.270 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.441   318.711    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.081   318.792 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4868, routed)        1.460   320.252    UsrClkOut_O/SCK_DAC_OBUF
    SLICE_X83Y63                                                      r  UsrClkOut_O/out_sw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y63         FDCE (Prop_fdce_C_Q)         0.379   320.631 r  UsrClkOut_O/out_sw_reg[4]/Q
                         net (fo=3, routed)           1.210   321.841    UsrClkOut_O/out_sw[4]
    SLICE_X83Y61         LUT5 (Prop_lut5_I0_O)        0.105   321.946 r  UsrClkOut_O/OUT_FPGA_OBUF[3]_inst_i_4/O
                         net (fo=24, routed)          1.763   323.709    UsrClkOut_O/n_0_OUT_FPGA_OBUF[3]_inst_i_4
    SLICE_X83Y59         LUT3 (Prop_lut3_I0_O)        0.108   323.817 r  UsrClkOut_O/CLK_usr_i_30/O
                         net (fo=4, routed)           1.343   325.160    UsrClkOut_O/n_0_CLK_usr_i_30
    SLICE_X85Y62         LUT6 (Prop_lut6_I3_O)        0.267   325.427 r  UsrClkOut_O/CLK_cnt[0]_i_16/O
                         net (fo=1, routed)           1.304   326.730    UsrClkOut_O/n_0_CLK_cnt[0]_i_16
    SLICE_X86Y62         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418   327.148 r  UsrClkOut_O/CLK_cnt_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000   327.148    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_4
    SLICE_X86Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   327.246 f  UsrClkOut_O/CLK_cnt_reg[0]_i_3/CO[3]
                         net (fo=25, routed)          2.156   329.402    UsrClkOut_O/load
    SLICE_X87Y59         LUT2 (Prop_lut2_I1_O)        0.105   329.507 r  UsrClkOut_O/CLK_cnt[0]_i_2/O
                         net (fo=1, routed)           0.000   329.507    UsrClkOut_O/n_0_CLK_cnt[0]_i_2
    SLICE_X87Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440   329.947 r  UsrClkOut_O/CLK_cnt_reg[1]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   329.947    UsrClkOut_O/n_0_CLK_cnt_reg[4]_i_3
    SLICE_X87Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   330.045 r  UsrClkOut_O/CLK_cnt_reg[5]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   330.045    UsrClkOut_O/n_0_CLK_cnt_reg[8]_i_3
    SLICE_X87Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   330.143 r  UsrClkOut_O/CLK_cnt_reg[9]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   330.143    UsrClkOut_O/n_0_CLK_cnt_reg[12]_i_3
    SLICE_X87Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   330.241 r  UsrClkOut_O/CLK_cnt_reg[13]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   330.241    UsrClkOut_O/n_0_CLK_cnt_reg[16]_i_3
    SLICE_X87Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.259   330.500 r  UsrClkOut_O/CLK_cnt_reg[17]_i_3_CARRY4/O[3]
                         net (fo=1, routed)           0.000   330.500    UsrClkOut_O/n_0_CLK_cnt_reg[19]_i_1
    SLICE_X87Y63         FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)   333.333   333.333 r  
    D18                                               0.000   333.333 r  EXTCLK50M
                         net (fo=0)                   0.000   333.333    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   334.732 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   335.735    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   329.370 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   330.228    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   330.301 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.373   331.675    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   331.752 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.260   333.011    ClockManager_0/I
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.304   333.315 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.817   334.132    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   334.209 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          1.348   335.557    UsrClkOut_O/AD9220_CLK
    SLICE_X87Y63                                                      r  UsrClkOut_O/CLK_cnt_reg[19]/C
                         clock pessimism              0.302   335.859    
                         clock uncertainty           -0.171   335.688    
    SLICE_X87Y63         FDCE (Setup_fdce_C_D)        0.059   335.747    UsrClkOut_O/CLK_cnt_reg[19]
  -------------------------------------------------------------------
                         required time                        335.747    
                         arrival time                        -330.500    
  -------------------------------------------------------------------
                         slack                                  5.247    

Slack (MET) :             5.307ns  (required time - arrival time)
  Source:                 UsrClkOut_O/out_sw_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (CLK_3M rise@333.333ns - CLK_25M rise@320.000ns)
  Data Path Delay:        10.189ns  (logic 2.413ns (23.683%)  route 7.776ns (76.317%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.224ns = ( 335.557 - 333.333 ) 
    Source Clock Delay      (SCD):    0.252ns = ( 320.252 - 320.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)  320.000   320.000 r  
    D18                                               0.000   320.000 r  EXTCLK50M
                         net (fo=0)                   0.000   320.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465   321.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065   322.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240   316.290 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903   317.193    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077   317.270 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.441   318.711    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.081   318.792 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4868, routed)        1.460   320.252    UsrClkOut_O/SCK_DAC_OBUF
    SLICE_X83Y63                                                      r  UsrClkOut_O/out_sw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y63         FDCE (Prop_fdce_C_Q)         0.379   320.631 r  UsrClkOut_O/out_sw_reg[4]/Q
                         net (fo=3, routed)           1.210   321.841    UsrClkOut_O/out_sw[4]
    SLICE_X83Y61         LUT5 (Prop_lut5_I0_O)        0.105   321.946 r  UsrClkOut_O/OUT_FPGA_OBUF[3]_inst_i_4/O
                         net (fo=24, routed)          1.763   323.709    UsrClkOut_O/n_0_OUT_FPGA_OBUF[3]_inst_i_4
    SLICE_X83Y59         LUT3 (Prop_lut3_I0_O)        0.108   323.817 r  UsrClkOut_O/CLK_usr_i_30/O
                         net (fo=4, routed)           1.343   325.160    UsrClkOut_O/n_0_CLK_usr_i_30
    SLICE_X85Y62         LUT6 (Prop_lut6_I3_O)        0.267   325.427 r  UsrClkOut_O/CLK_cnt[0]_i_16/O
                         net (fo=1, routed)           1.304   326.730    UsrClkOut_O/n_0_CLK_cnt[0]_i_16
    SLICE_X86Y62         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418   327.148 r  UsrClkOut_O/CLK_cnt_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000   327.148    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_4
    SLICE_X86Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   327.246 f  UsrClkOut_O/CLK_cnt_reg[0]_i_3/CO[3]
                         net (fo=25, routed)          2.156   329.402    UsrClkOut_O/load
    SLICE_X87Y59         LUT2 (Prop_lut2_I1_O)        0.105   329.507 r  UsrClkOut_O/CLK_cnt[0]_i_2/O
                         net (fo=1, routed)           0.000   329.507    UsrClkOut_O/n_0_CLK_cnt[0]_i_2
    SLICE_X87Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440   329.947 r  UsrClkOut_O/CLK_cnt_reg[1]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   329.947    UsrClkOut_O/n_0_CLK_cnt_reg[4]_i_3
    SLICE_X87Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   330.045 r  UsrClkOut_O/CLK_cnt_reg[5]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   330.045    UsrClkOut_O/n_0_CLK_cnt_reg[8]_i_3
    SLICE_X87Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   330.143 r  UsrClkOut_O/CLK_cnt_reg[9]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   330.143    UsrClkOut_O/n_0_CLK_cnt_reg[12]_i_3
    SLICE_X87Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   330.241 r  UsrClkOut_O/CLK_cnt_reg[13]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   330.241    UsrClkOut_O/n_0_CLK_cnt_reg[16]_i_3
    SLICE_X87Y63         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199   330.440 r  UsrClkOut_O/CLK_cnt_reg[17]_i_3_CARRY4/O[2]
                         net (fo=1, routed)           0.000   330.440    UsrClkOut_O/n_0_CLK_cnt_reg[18]_i_1
    SLICE_X87Y63         FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)   333.333   333.333 r  
    D18                                               0.000   333.333 r  EXTCLK50M
                         net (fo=0)                   0.000   333.333    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   334.732 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   335.735    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   329.370 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   330.228    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   330.301 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.373   331.675    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   331.752 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.260   333.011    ClockManager_0/I
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.304   333.315 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.817   334.132    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   334.209 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          1.348   335.557    UsrClkOut_O/AD9220_CLK
    SLICE_X87Y63                                                      r  UsrClkOut_O/CLK_cnt_reg[18]/C
                         clock pessimism              0.302   335.859    
                         clock uncertainty           -0.171   335.688    
    SLICE_X87Y63         FDCE (Setup_fdce_C_D)        0.059   335.747    UsrClkOut_O/CLK_cnt_reg[18]
  -------------------------------------------------------------------
                         required time                        335.747    
                         arrival time                        -330.440    
  -------------------------------------------------------------------
                         slack                                  5.307    

Slack (MET) :             5.325ns  (required time - arrival time)
  Source:                 UsrClkOut_O/out_sw_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (CLK_3M rise@333.333ns - CLK_25M rise@320.000ns)
  Data Path Delay:        10.171ns  (logic 2.395ns (23.548%)  route 7.776ns (76.452%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.224ns = ( 335.557 - 333.333 ) 
    Source Clock Delay      (SCD):    0.252ns = ( 320.252 - 320.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)  320.000   320.000 r  
    D18                                               0.000   320.000 r  EXTCLK50M
                         net (fo=0)                   0.000   320.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465   321.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065   322.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240   316.290 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903   317.193    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077   317.270 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.441   318.711    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.081   318.792 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4868, routed)        1.460   320.252    UsrClkOut_O/SCK_DAC_OBUF
    SLICE_X83Y63                                                      r  UsrClkOut_O/out_sw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y63         FDCE (Prop_fdce_C_Q)         0.379   320.631 r  UsrClkOut_O/out_sw_reg[4]/Q
                         net (fo=3, routed)           1.210   321.841    UsrClkOut_O/out_sw[4]
    SLICE_X83Y61         LUT5 (Prop_lut5_I0_O)        0.105   321.946 r  UsrClkOut_O/OUT_FPGA_OBUF[3]_inst_i_4/O
                         net (fo=24, routed)          1.763   323.709    UsrClkOut_O/n_0_OUT_FPGA_OBUF[3]_inst_i_4
    SLICE_X83Y59         LUT3 (Prop_lut3_I0_O)        0.108   323.817 r  UsrClkOut_O/CLK_usr_i_30/O
                         net (fo=4, routed)           1.343   325.160    UsrClkOut_O/n_0_CLK_usr_i_30
    SLICE_X85Y62         LUT6 (Prop_lut6_I3_O)        0.267   325.427 r  UsrClkOut_O/CLK_cnt[0]_i_16/O
                         net (fo=1, routed)           1.304   326.730    UsrClkOut_O/n_0_CLK_cnt[0]_i_16
    SLICE_X86Y62         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418   327.148 r  UsrClkOut_O/CLK_cnt_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000   327.148    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_4
    SLICE_X86Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   327.246 f  UsrClkOut_O/CLK_cnt_reg[0]_i_3/CO[3]
                         net (fo=25, routed)          2.156   329.402    UsrClkOut_O/load
    SLICE_X87Y59         LUT2 (Prop_lut2_I1_O)        0.105   329.507 r  UsrClkOut_O/CLK_cnt[0]_i_2/O
                         net (fo=1, routed)           0.000   329.507    UsrClkOut_O/n_0_CLK_cnt[0]_i_2
    SLICE_X87Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440   329.947 r  UsrClkOut_O/CLK_cnt_reg[1]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   329.947    UsrClkOut_O/n_0_CLK_cnt_reg[4]_i_3
    SLICE_X87Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   330.045 r  UsrClkOut_O/CLK_cnt_reg[5]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   330.045    UsrClkOut_O/n_0_CLK_cnt_reg[8]_i_3
    SLICE_X87Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   330.143 r  UsrClkOut_O/CLK_cnt_reg[9]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   330.143    UsrClkOut_O/n_0_CLK_cnt_reg[12]_i_3
    SLICE_X87Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   330.241 r  UsrClkOut_O/CLK_cnt_reg[13]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   330.241    UsrClkOut_O/n_0_CLK_cnt_reg[16]_i_3
    SLICE_X87Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181   330.422 r  UsrClkOut_O/CLK_cnt_reg[17]_i_3_CARRY4/O[0]
                         net (fo=1, routed)           0.000   330.422    UsrClkOut_O/n_0_CLK_cnt_reg[16]_i_1
    SLICE_X87Y63         FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)   333.333   333.333 r  
    D18                                               0.000   333.333 r  EXTCLK50M
                         net (fo=0)                   0.000   333.333    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   334.732 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   335.735    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   329.370 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   330.228    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   330.301 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.373   331.675    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   331.752 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.260   333.011    ClockManager_0/I
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.304   333.315 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.817   334.132    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   334.209 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          1.348   335.557    UsrClkOut_O/AD9220_CLK
    SLICE_X87Y63                                                      r  UsrClkOut_O/CLK_cnt_reg[16]/C
                         clock pessimism              0.302   335.859    
                         clock uncertainty           -0.171   335.688    
    SLICE_X87Y63         FDCE (Setup_fdce_C_D)        0.059   335.747    UsrClkOut_O/CLK_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                        335.747    
                         arrival time                        -330.422    
  -------------------------------------------------------------------
                         slack                                  5.325    

Slack (MET) :             5.340ns  (required time - arrival time)
  Source:                 UsrClkOut_O/out_sw_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (CLK_3M rise@333.333ns - CLK_25M rise@320.000ns)
  Data Path Delay:        10.157ns  (logic 2.381ns (23.443%)  route 7.776ns (76.557%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.225ns = ( 335.558 - 333.333 ) 
    Source Clock Delay      (SCD):    0.252ns = ( 320.252 - 320.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)  320.000   320.000 r  
    D18                                               0.000   320.000 r  EXTCLK50M
                         net (fo=0)                   0.000   320.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465   321.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065   322.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240   316.290 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903   317.193    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077   317.270 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.441   318.711    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.081   318.792 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4868, routed)        1.460   320.252    UsrClkOut_O/SCK_DAC_OBUF
    SLICE_X83Y63                                                      r  UsrClkOut_O/out_sw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y63         FDCE (Prop_fdce_C_Q)         0.379   320.631 r  UsrClkOut_O/out_sw_reg[4]/Q
                         net (fo=3, routed)           1.210   321.841    UsrClkOut_O/out_sw[4]
    SLICE_X83Y61         LUT5 (Prop_lut5_I0_O)        0.105   321.946 r  UsrClkOut_O/OUT_FPGA_OBUF[3]_inst_i_4/O
                         net (fo=24, routed)          1.763   323.709    UsrClkOut_O/n_0_OUT_FPGA_OBUF[3]_inst_i_4
    SLICE_X83Y59         LUT3 (Prop_lut3_I0_O)        0.108   323.817 r  UsrClkOut_O/CLK_usr_i_30/O
                         net (fo=4, routed)           1.343   325.160    UsrClkOut_O/n_0_CLK_usr_i_30
    SLICE_X85Y62         LUT6 (Prop_lut6_I3_O)        0.267   325.427 r  UsrClkOut_O/CLK_cnt[0]_i_16/O
                         net (fo=1, routed)           1.304   326.730    UsrClkOut_O/n_0_CLK_cnt[0]_i_16
    SLICE_X86Y62         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418   327.148 r  UsrClkOut_O/CLK_cnt_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000   327.148    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_4
    SLICE_X86Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   327.246 f  UsrClkOut_O/CLK_cnt_reg[0]_i_3/CO[3]
                         net (fo=25, routed)          2.156   329.402    UsrClkOut_O/load
    SLICE_X87Y59         LUT2 (Prop_lut2_I1_O)        0.105   329.507 r  UsrClkOut_O/CLK_cnt[0]_i_2/O
                         net (fo=1, routed)           0.000   329.507    UsrClkOut_O/n_0_CLK_cnt[0]_i_2
    SLICE_X87Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440   329.947 r  UsrClkOut_O/CLK_cnt_reg[1]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   329.947    UsrClkOut_O/n_0_CLK_cnt_reg[4]_i_3
    SLICE_X87Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   330.045 r  UsrClkOut_O/CLK_cnt_reg[5]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   330.045    UsrClkOut_O/n_0_CLK_cnt_reg[8]_i_3
    SLICE_X87Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   330.143 r  UsrClkOut_O/CLK_cnt_reg[9]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   330.143    UsrClkOut_O/n_0_CLK_cnt_reg[12]_i_3
    SLICE_X87Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265   330.408 r  UsrClkOut_O/CLK_cnt_reg[13]_i_3_CARRY4/O[1]
                         net (fo=1, routed)           0.000   330.408    UsrClkOut_O/n_0_CLK_cnt_reg[13]_i_1
    SLICE_X87Y62         FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)   333.333   333.333 r  
    D18                                               0.000   333.333 r  EXTCLK50M
                         net (fo=0)                   0.000   333.333    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   334.732 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   335.735    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   329.370 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   330.228    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   330.301 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.373   331.675    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   331.752 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.260   333.011    ClockManager_0/I
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.304   333.315 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.817   334.132    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   334.209 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          1.349   335.558    UsrClkOut_O/AD9220_CLK
    SLICE_X87Y62                                                      r  UsrClkOut_O/CLK_cnt_reg[13]/C
                         clock pessimism              0.302   335.860    
                         clock uncertainty           -0.171   335.689    
    SLICE_X87Y62         FDCE (Setup_fdce_C_D)        0.059   335.748    UsrClkOut_O/CLK_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                        335.748    
                         arrival time                        -330.408    
  -------------------------------------------------------------------
                         slack                                  5.340    

Slack (MET) :             5.346ns  (required time - arrival time)
  Source:                 UsrClkOut_O/out_sw_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (CLK_3M rise@333.333ns - CLK_25M rise@320.000ns)
  Data Path Delay:        10.151ns  (logic 2.375ns (23.398%)  route 7.776ns (76.602%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.225ns = ( 335.558 - 333.333 ) 
    Source Clock Delay      (SCD):    0.252ns = ( 320.252 - 320.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)  320.000   320.000 r  
    D18                                               0.000   320.000 r  EXTCLK50M
                         net (fo=0)                   0.000   320.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465   321.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065   322.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240   316.290 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903   317.193    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077   317.270 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.441   318.711    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.081   318.792 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4868, routed)        1.460   320.252    UsrClkOut_O/SCK_DAC_OBUF
    SLICE_X83Y63                                                      r  UsrClkOut_O/out_sw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y63         FDCE (Prop_fdce_C_Q)         0.379   320.631 r  UsrClkOut_O/out_sw_reg[4]/Q
                         net (fo=3, routed)           1.210   321.841    UsrClkOut_O/out_sw[4]
    SLICE_X83Y61         LUT5 (Prop_lut5_I0_O)        0.105   321.946 r  UsrClkOut_O/OUT_FPGA_OBUF[3]_inst_i_4/O
                         net (fo=24, routed)          1.763   323.709    UsrClkOut_O/n_0_OUT_FPGA_OBUF[3]_inst_i_4
    SLICE_X83Y59         LUT3 (Prop_lut3_I0_O)        0.108   323.817 r  UsrClkOut_O/CLK_usr_i_30/O
                         net (fo=4, routed)           1.343   325.160    UsrClkOut_O/n_0_CLK_usr_i_30
    SLICE_X85Y62         LUT6 (Prop_lut6_I3_O)        0.267   325.427 r  UsrClkOut_O/CLK_cnt[0]_i_16/O
                         net (fo=1, routed)           1.304   326.730    UsrClkOut_O/n_0_CLK_cnt[0]_i_16
    SLICE_X86Y62         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418   327.148 r  UsrClkOut_O/CLK_cnt_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000   327.148    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_4
    SLICE_X86Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   327.246 f  UsrClkOut_O/CLK_cnt_reg[0]_i_3/CO[3]
                         net (fo=25, routed)          2.156   329.402    UsrClkOut_O/load
    SLICE_X87Y59         LUT2 (Prop_lut2_I1_O)        0.105   329.507 r  UsrClkOut_O/CLK_cnt[0]_i_2/O
                         net (fo=1, routed)           0.000   329.507    UsrClkOut_O/n_0_CLK_cnt[0]_i_2
    SLICE_X87Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440   329.947 r  UsrClkOut_O/CLK_cnt_reg[1]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   329.947    UsrClkOut_O/n_0_CLK_cnt_reg[4]_i_3
    SLICE_X87Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   330.045 r  UsrClkOut_O/CLK_cnt_reg[5]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   330.045    UsrClkOut_O/n_0_CLK_cnt_reg[8]_i_3
    SLICE_X87Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   330.143 r  UsrClkOut_O/CLK_cnt_reg[9]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   330.143    UsrClkOut_O/n_0_CLK_cnt_reg[12]_i_3
    SLICE_X87Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.259   330.402 r  UsrClkOut_O/CLK_cnt_reg[13]_i_3_CARRY4/O[3]
                         net (fo=1, routed)           0.000   330.402    UsrClkOut_O/n_0_CLK_cnt_reg[15]_i_1
    SLICE_X87Y62         FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)   333.333   333.333 r  
    D18                                               0.000   333.333 r  EXTCLK50M
                         net (fo=0)                   0.000   333.333    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   334.732 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   335.735    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   329.370 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   330.228    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   330.301 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.373   331.675    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   331.752 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.260   333.011    ClockManager_0/I
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.304   333.315 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.817   334.132    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   334.209 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          1.349   335.558    UsrClkOut_O/AD9220_CLK
    SLICE_X87Y62                                                      r  UsrClkOut_O/CLK_cnt_reg[15]/C
                         clock pessimism              0.302   335.860    
                         clock uncertainty           -0.171   335.689    
    SLICE_X87Y62         FDCE (Setup_fdce_C_D)        0.059   335.748    UsrClkOut_O/CLK_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                        335.748    
                         arrival time                        -330.402    
  -------------------------------------------------------------------
                         slack                                  5.346    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 UsrClkOut_O/out_sw_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UsrClkOut_O/CLK_usr_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_3M rise@0.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        2.251ns  (logic 0.385ns (17.103%)  route 1.866ns (82.897%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT6=1)
  Clock Path Skew:        1.838ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.030ns
    Source Clock Delay      (SCD):    -0.281ns
    Clock Pessimism Removal (CPR):    -0.528ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4868, routed)        0.605    -0.281    UsrClkOut_O/SCK_DAC_OBUF
    SLICE_X83Y59                                                      r  UsrClkOut_O/out_sw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y59         FDCE (Prop_fdce_C_Q)         0.141    -0.140 r  UsrClkOut_O/out_sw_reg[0]/Q
                         net (fo=52, routed)          0.960     0.820    UsrClkOut_O/Q[0]
    SLICE_X85Y60         LUT6 (Prop_lut6_I0_O)        0.045     0.865 r  UsrClkOut_O/CLK_usr_i_17/O
                         net (fo=1, routed)           0.000     0.865    UsrClkOut_O/n_0_CLK_usr_i_17
    SLICE_X85Y60         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     0.980 r  UsrClkOut_O/CLK_usr_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.980    UsrClkOut_O/n_0_CLK_usr_reg_i_3
    SLICE_X85Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.019 f  UsrClkOut_O/CLK_usr_reg_i_2/CO[3]
                         net (fo=1, routed)           0.906     1.925    UsrClkOut_O/ltOp
    SLICE_X85Y62         LUT1 (Prop_lut1_I0_O)        0.045     1.970 r  UsrClkOut_O/CLK_usr_i_1/O
                         net (fo=1, routed)           0.000     1.970    UsrClkOut_O/n_0_CLK_usr_i_1
    SLICE_X85Y62         FDCE                                         r  UsrClkOut_O/CLK_usr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.834    -0.532    ClockManager_0/I
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.175    -0.357 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.486     0.129    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.158 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          0.872     1.030    UsrClkOut_O/AD9220_CLK
    SLICE_X85Y62                                                      r  UsrClkOut_O/CLK_usr_reg/C
                         clock pessimism              0.528     1.557    
                         clock uncertainty            0.171     1.729    
    SLICE_X85Y62         FDCE (Hold_fdce_C_D)         0.091     1.820    UsrClkOut_O/CLK_usr_reg
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 UsrClkOut_O/out_sw_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_3M rise@0.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        2.297ns  (logic 0.489ns (21.290%)  route 1.808ns (78.710%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        1.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.031ns
    Source Clock Delay      (SCD):    -0.281ns
    Clock Pessimism Removal (CPR):    -0.528ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4868, routed)        0.605    -0.281    UsrClkOut_O/SCK_DAC_OBUF
    SLICE_X83Y59                                                      r  UsrClkOut_O/out_sw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y59         FDCE (Prop_fdce_C_Q)         0.141    -0.140 r  UsrClkOut_O/out_sw_reg[0]/Q
                         net (fo=52, routed)          1.148     1.008    UsrClkOut_O/Q[0]
    SLICE_X86Y61         LUT6 (Prop_lut6_I2_O)        0.045     1.053 r  UsrClkOut_O/CLK_cnt[0]_i_26/O
                         net (fo=1, routed)           0.000     1.053    UsrClkOut_O/n_0_CLK_cnt[0]_i_26
    SLICE_X86Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.168 r  UsrClkOut_O/CLK_cnt_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.168    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_13
    SLICE_X86Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.207 r  UsrClkOut_O/CLK_cnt_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.207    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_4
    SLICE_X86Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.246 f  UsrClkOut_O/CLK_cnt_reg[0]_i_3/CO[3]
                         net (fo=25, routed)          0.660     1.906    UsrClkOut_O/load
    SLICE_X87Y62         LUT2 (Prop_lut2_I1_O)        0.045     1.951 r  UsrClkOut_O/CLK_cnt[13]_i_2/O
                         net (fo=1, routed)           0.000     1.951    UsrClkOut_O/n_0_CLK_cnt[13]_i_2
    SLICE_X87Y62         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     2.016 r  UsrClkOut_O/CLK_cnt_reg[13]_i_3_CARRY4/O[1]
                         net (fo=1, routed)           0.000     2.016    UsrClkOut_O/n_0_CLK_cnt_reg[13]_i_1
    SLICE_X87Y62         FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.834    -0.532    ClockManager_0/I
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.175    -0.357 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.486     0.129    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.158 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          0.873     1.031    UsrClkOut_O/AD9220_CLK
    SLICE_X87Y62                                                      r  UsrClkOut_O/CLK_cnt_reg[13]/C
                         clock pessimism              0.528     1.558    
                         clock uncertainty            0.171     1.730    
    SLICE_X87Y62         FDCE (Hold_fdce_C_D)         0.105     1.835    UsrClkOut_O/CLK_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 UsrClkOut_O/out_sw_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_3M rise@0.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        2.309ns  (logic 0.489ns (21.177%)  route 1.820ns (78.823%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        1.838ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.030ns
    Source Clock Delay      (SCD):    -0.281ns
    Clock Pessimism Removal (CPR):    -0.528ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4868, routed)        0.605    -0.281    UsrClkOut_O/SCK_DAC_OBUF
    SLICE_X83Y59                                                      r  UsrClkOut_O/out_sw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y59         FDCE (Prop_fdce_C_Q)         0.141    -0.140 r  UsrClkOut_O/out_sw_reg[0]/Q
                         net (fo=52, routed)          1.148     1.008    UsrClkOut_O/Q[0]
    SLICE_X86Y61         LUT6 (Prop_lut6_I2_O)        0.045     1.053 r  UsrClkOut_O/CLK_cnt[0]_i_26/O
                         net (fo=1, routed)           0.000     1.053    UsrClkOut_O/n_0_CLK_cnt[0]_i_26
    SLICE_X86Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.168 r  UsrClkOut_O/CLK_cnt_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.168    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_13
    SLICE_X86Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.207 r  UsrClkOut_O/CLK_cnt_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.207    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_4
    SLICE_X86Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.246 f  UsrClkOut_O/CLK_cnt_reg[0]_i_3/CO[3]
                         net (fo=25, routed)          0.672     1.918    UsrClkOut_O/load
    SLICE_X87Y63         LUT2 (Prop_lut2_I1_O)        0.045     1.963 r  UsrClkOut_O/CLK_cnt[17]_i_2/O
                         net (fo=1, routed)           0.000     1.963    UsrClkOut_O/n_0_CLK_cnt[17]_i_2
    SLICE_X87Y63         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     2.028 r  UsrClkOut_O/CLK_cnt_reg[17]_i_3_CARRY4/O[1]
                         net (fo=1, routed)           0.000     2.028    UsrClkOut_O/n_0_CLK_cnt_reg[17]_i_1
    SLICE_X87Y63         FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.834    -0.532    ClockManager_0/I
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.175    -0.357 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.486     0.129    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.158 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          0.872     1.030    UsrClkOut_O/AD9220_CLK
    SLICE_X87Y63                                                      r  UsrClkOut_O/CLK_cnt_reg[17]/C
                         clock pessimism              0.528     1.557    
                         clock uncertainty            0.171     1.729    
    SLICE_X87Y63         FDCE (Hold_fdce_C_D)         0.105     1.834    UsrClkOut_O/CLK_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           2.028    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 UsrClkOut_O/out_sw_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_3M rise@0.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        2.315ns  (logic 0.494ns (21.338%)  route 1.821ns (78.662%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        1.838ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.030ns
    Source Clock Delay      (SCD):    -0.281ns
    Clock Pessimism Removal (CPR):    -0.528ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4868, routed)        0.605    -0.281    UsrClkOut_O/SCK_DAC_OBUF
    SLICE_X83Y59                                                      r  UsrClkOut_O/out_sw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y59         FDCE (Prop_fdce_C_Q)         0.141    -0.140 r  UsrClkOut_O/out_sw_reg[0]/Q
                         net (fo=52, routed)          1.148     1.008    UsrClkOut_O/Q[0]
    SLICE_X86Y61         LUT6 (Prop_lut6_I2_O)        0.045     1.053 r  UsrClkOut_O/CLK_cnt[0]_i_26/O
                         net (fo=1, routed)           0.000     1.053    UsrClkOut_O/n_0_CLK_cnt[0]_i_26
    SLICE_X86Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.168 r  UsrClkOut_O/CLK_cnt_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.168    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_13
    SLICE_X86Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.207 r  UsrClkOut_O/CLK_cnt_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.207    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_4
    SLICE_X86Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.246 f  UsrClkOut_O/CLK_cnt_reg[0]_i_3/CO[3]
                         net (fo=25, routed)          0.673     1.919    UsrClkOut_O/load
    SLICE_X87Y63         LUT2 (Prop_lut2_I1_O)        0.045     1.964 r  UsrClkOut_O/CLK_cnt[16]_i_2/O
                         net (fo=1, routed)           0.000     1.964    UsrClkOut_O/n_0_CLK_cnt[16]_i_2
    SLICE_X87Y63         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.034 r  UsrClkOut_O/CLK_cnt_reg[17]_i_3_CARRY4/O[0]
                         net (fo=1, routed)           0.000     2.034    UsrClkOut_O/n_0_CLK_cnt_reg[16]_i_1
    SLICE_X87Y63         FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.834    -0.532    ClockManager_0/I
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.175    -0.357 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.486     0.129    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.158 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          0.872     1.030    UsrClkOut_O/AD9220_CLK
    SLICE_X87Y63                                                      r  UsrClkOut_O/CLK_cnt_reg[16]/C
                         clock pessimism              0.528     1.557    
                         clock uncertainty            0.171     1.729    
    SLICE_X87Y63         FDCE (Hold_fdce_C_D)         0.105     1.834    UsrClkOut_O/CLK_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 UsrClkOut_O/out_sw_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_3M rise@0.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        2.331ns  (logic 0.487ns (20.892%)  route 1.844ns (79.108%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        1.841ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    -0.281ns
    Clock Pessimism Removal (CPR):    -0.528ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4868, routed)        0.605    -0.281    UsrClkOut_O/SCK_DAC_OBUF
    SLICE_X83Y59                                                      r  UsrClkOut_O/out_sw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y59         FDCE (Prop_fdce_C_Q)         0.141    -0.140 r  UsrClkOut_O/out_sw_reg[0]/Q
                         net (fo=52, routed)          1.148     1.008    UsrClkOut_O/Q[0]
    SLICE_X86Y61         LUT6 (Prop_lut6_I2_O)        0.045     1.053 r  UsrClkOut_O/CLK_cnt[0]_i_26/O
                         net (fo=1, routed)           0.000     1.053    UsrClkOut_O/n_0_CLK_cnt[0]_i_26
    SLICE_X86Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.168 r  UsrClkOut_O/CLK_cnt_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.168    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_13
    SLICE_X86Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.207 r  UsrClkOut_O/CLK_cnt_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.207    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_4
    SLICE_X86Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.246 f  UsrClkOut_O/CLK_cnt_reg[0]_i_3/CO[3]
                         net (fo=25, routed)          0.696     1.942    UsrClkOut_O/load
    SLICE_X87Y61         LUT2 (Prop_lut2_I1_O)        0.045     1.987 r  UsrClkOut_O/CLK_cnt[11]_i_2/O
                         net (fo=1, routed)           0.000     1.987    UsrClkOut_O/n_0_CLK_cnt[11]_i_2
    SLICE_X87Y61         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.050 r  UsrClkOut_O/CLK_cnt_reg[9]_i_3_CARRY4/O[3]
                         net (fo=1, routed)           0.000     2.050    UsrClkOut_O/n_0_CLK_cnt_reg[11]_i_1
    SLICE_X87Y61         FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.834    -0.532    ClockManager_0/I
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.175    -0.357 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.486     0.129    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.158 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          0.875     1.033    UsrClkOut_O/AD9220_CLK
    SLICE_X87Y61                                                      r  UsrClkOut_O/CLK_cnt_reg[11]/C
                         clock pessimism              0.528     1.560    
                         clock uncertainty            0.171     1.732    
    SLICE_X87Y61         FDCE (Hold_fdce_C_D)         0.105     1.837    UsrClkOut_O/CLK_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           2.050    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 UsrClkOut_O/out_sw_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_3M rise@0.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        2.376ns  (logic 0.487ns (20.497%)  route 1.889ns (79.503%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        1.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.031ns
    Source Clock Delay      (SCD):    -0.281ns
    Clock Pessimism Removal (CPR):    -0.528ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4868, routed)        0.605    -0.281    UsrClkOut_O/SCK_DAC_OBUF
    SLICE_X83Y59                                                      r  UsrClkOut_O/out_sw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y59         FDCE (Prop_fdce_C_Q)         0.141    -0.140 r  UsrClkOut_O/out_sw_reg[0]/Q
                         net (fo=52, routed)          1.148     1.008    UsrClkOut_O/Q[0]
    SLICE_X86Y61         LUT6 (Prop_lut6_I2_O)        0.045     1.053 r  UsrClkOut_O/CLK_cnt[0]_i_26/O
                         net (fo=1, routed)           0.000     1.053    UsrClkOut_O/n_0_CLK_cnt[0]_i_26
    SLICE_X86Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.168 r  UsrClkOut_O/CLK_cnt_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.168    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_13
    SLICE_X86Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.207 r  UsrClkOut_O/CLK_cnt_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.207    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_4
    SLICE_X86Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.246 f  UsrClkOut_O/CLK_cnt_reg[0]_i_3/CO[3]
                         net (fo=25, routed)          0.741     1.987    UsrClkOut_O/load
    SLICE_X87Y62         LUT2 (Prop_lut2_I1_O)        0.045     2.032 r  UsrClkOut_O/CLK_cnt[15]_i_2/O
                         net (fo=1, routed)           0.000     2.032    UsrClkOut_O/n_0_CLK_cnt[15]_i_2
    SLICE_X87Y62         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.095 r  UsrClkOut_O/CLK_cnt_reg[13]_i_3_CARRY4/O[3]
                         net (fo=1, routed)           0.000     2.095    UsrClkOut_O/n_0_CLK_cnt_reg[15]_i_1
    SLICE_X87Y62         FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.834    -0.532    ClockManager_0/I
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.175    -0.357 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.486     0.129    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.158 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          0.873     1.031    UsrClkOut_O/AD9220_CLK
    SLICE_X87Y62                                                      r  UsrClkOut_O/CLK_cnt_reg[15]/C
                         clock pessimism              0.528     1.558    
                         clock uncertainty            0.171     1.730    
    SLICE_X87Y62         FDCE (Hold_fdce_C_D)         0.105     1.835    UsrClkOut_O/CLK_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           2.095    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 UsrClkOut_O/out_sw_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_3M rise@0.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        2.379ns  (logic 0.490ns (20.598%)  route 1.889ns (79.402%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        1.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.031ns
    Source Clock Delay      (SCD):    -0.281ns
    Clock Pessimism Removal (CPR):    -0.528ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4868, routed)        0.605    -0.281    UsrClkOut_O/SCK_DAC_OBUF
    SLICE_X83Y59                                                      r  UsrClkOut_O/out_sw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y59         FDCE (Prop_fdce_C_Q)         0.141    -0.140 r  UsrClkOut_O/out_sw_reg[0]/Q
                         net (fo=52, routed)          1.148     1.008    UsrClkOut_O/Q[0]
    SLICE_X86Y61         LUT6 (Prop_lut6_I2_O)        0.045     1.053 r  UsrClkOut_O/CLK_cnt[0]_i_26/O
                         net (fo=1, routed)           0.000     1.053    UsrClkOut_O/n_0_CLK_cnt[0]_i_26
    SLICE_X86Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.168 r  UsrClkOut_O/CLK_cnt_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.168    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_13
    SLICE_X86Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.207 r  UsrClkOut_O/CLK_cnt_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.207    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_4
    SLICE_X86Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.246 f  UsrClkOut_O/CLK_cnt_reg[0]_i_3/CO[3]
                         net (fo=25, routed)          0.741     1.987    UsrClkOut_O/load
    SLICE_X87Y62         LUT2 (Prop_lut2_I1_O)        0.045     2.032 r  UsrClkOut_O/CLK_cnt[14]_i_2/O
                         net (fo=1, routed)           0.000     2.032    UsrClkOut_O/n_0_CLK_cnt[14]_i_2
    SLICE_X87Y62         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     2.098 r  UsrClkOut_O/CLK_cnt_reg[13]_i_3_CARRY4/O[2]
                         net (fo=1, routed)           0.000     2.098    UsrClkOut_O/n_0_CLK_cnt_reg[14]_i_1
    SLICE_X87Y62         FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.834    -0.532    ClockManager_0/I
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.175    -0.357 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.486     0.129    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.158 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          0.873     1.031    UsrClkOut_O/AD9220_CLK
    SLICE_X87Y62                                                      r  UsrClkOut_O/CLK_cnt_reg[14]/C
                         clock pessimism              0.528     1.558    
                         clock uncertainty            0.171     1.730    
    SLICE_X87Y62         FDCE (Hold_fdce_C_D)         0.105     1.835    UsrClkOut_O/CLK_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           2.098    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 UsrClkOut_O/out_sw_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_3M rise@0.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        2.391ns  (logic 0.570ns (23.838%)  route 1.821ns (76.162%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        1.838ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.030ns
    Source Clock Delay      (SCD):    -0.281ns
    Clock Pessimism Removal (CPR):    -0.528ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4868, routed)        0.605    -0.281    UsrClkOut_O/SCK_DAC_OBUF
    SLICE_X83Y59                                                      r  UsrClkOut_O/out_sw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y59         FDCE (Prop_fdce_C_Q)         0.141    -0.140 r  UsrClkOut_O/out_sw_reg[0]/Q
                         net (fo=52, routed)          1.148     1.008    UsrClkOut_O/Q[0]
    SLICE_X86Y61         LUT6 (Prop_lut6_I2_O)        0.045     1.053 r  UsrClkOut_O/CLK_cnt[0]_i_26/O
                         net (fo=1, routed)           0.000     1.053    UsrClkOut_O/n_0_CLK_cnt[0]_i_26
    SLICE_X86Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.168 r  UsrClkOut_O/CLK_cnt_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.168    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_13
    SLICE_X86Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.207 r  UsrClkOut_O/CLK_cnt_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.207    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_4
    SLICE_X86Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.246 f  UsrClkOut_O/CLK_cnt_reg[0]_i_3/CO[3]
                         net (fo=25, routed)          0.673     1.919    UsrClkOut_O/load
    SLICE_X87Y63         LUT2 (Prop_lut2_I1_O)        0.045     1.964 r  UsrClkOut_O/CLK_cnt[16]_i_2/O
                         net (fo=1, routed)           0.000     1.964    UsrClkOut_O/n_0_CLK_cnt[16]_i_2
    SLICE_X87Y63         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.146     2.110 r  UsrClkOut_O/CLK_cnt_reg[17]_i_3_CARRY4/O[2]
                         net (fo=1, routed)           0.000     2.110    UsrClkOut_O/n_0_CLK_cnt_reg[18]_i_1
    SLICE_X87Y63         FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.834    -0.532    ClockManager_0/I
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.175    -0.357 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.486     0.129    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.158 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          0.872     1.030    UsrClkOut_O/AD9220_CLK
    SLICE_X87Y63                                                      r  UsrClkOut_O/CLK_cnt_reg[18]/C
                         clock pessimism              0.528     1.557    
                         clock uncertainty            0.171     1.729    
    SLICE_X87Y63         FDCE (Hold_fdce_C_D)         0.105     1.834    UsrClkOut_O/CLK_cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           2.110    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 UsrClkOut_O/out_sw_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_3M rise@0.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        2.395ns  (logic 0.494ns (20.630%)  route 1.901ns (79.370%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        1.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.031ns
    Source Clock Delay      (SCD):    -0.281ns
    Clock Pessimism Removal (CPR):    -0.528ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4868, routed)        0.605    -0.281    UsrClkOut_O/SCK_DAC_OBUF
    SLICE_X83Y59                                                      r  UsrClkOut_O/out_sw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y59         FDCE (Prop_fdce_C_Q)         0.141    -0.140 r  UsrClkOut_O/out_sw_reg[0]/Q
                         net (fo=52, routed)          1.148     1.008    UsrClkOut_O/Q[0]
    SLICE_X86Y61         LUT6 (Prop_lut6_I2_O)        0.045     1.053 r  UsrClkOut_O/CLK_cnt[0]_i_26/O
                         net (fo=1, routed)           0.000     1.053    UsrClkOut_O/n_0_CLK_cnt[0]_i_26
    SLICE_X86Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.168 r  UsrClkOut_O/CLK_cnt_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.168    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_13
    SLICE_X86Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.207 r  UsrClkOut_O/CLK_cnt_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.207    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_4
    SLICE_X86Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.246 f  UsrClkOut_O/CLK_cnt_reg[0]_i_3/CO[3]
                         net (fo=25, routed)          0.753     1.999    UsrClkOut_O/load
    SLICE_X87Y62         LUT2 (Prop_lut2_I1_O)        0.045     2.044 r  UsrClkOut_O/CLK_cnt[12]_i_2/O
                         net (fo=1, routed)           0.000     2.044    UsrClkOut_O/n_0_CLK_cnt[12]_i_2
    SLICE_X87Y62         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.114 r  UsrClkOut_O/CLK_cnt_reg[13]_i_3_CARRY4/O[0]
                         net (fo=1, routed)           0.000     2.114    UsrClkOut_O/n_0_CLK_cnt_reg[12]_i_1
    SLICE_X87Y62         FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.834    -0.532    ClockManager_0/I
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.175    -0.357 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.486     0.129    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.158 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          0.873     1.031    UsrClkOut_O/AD9220_CLK
    SLICE_X87Y62                                                      r  UsrClkOut_O/CLK_cnt_reg[12]/C
                         clock pessimism              0.528     1.558    
                         clock uncertainty            0.171     1.730    
    SLICE_X87Y62         FDCE (Hold_fdce_C_D)         0.105     1.835    UsrClkOut_O/CLK_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           2.114    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 UsrClkOut_O/out_sw_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_3M rise@0.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        2.402ns  (logic 0.490ns (20.404%)  route 1.912ns (79.596%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        1.841ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    -0.281ns
    Clock Pessimism Removal (CPR):    -0.528ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4868, routed)        0.605    -0.281    UsrClkOut_O/SCK_DAC_OBUF
    SLICE_X83Y59                                                      r  UsrClkOut_O/out_sw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y59         FDCE (Prop_fdce_C_Q)         0.141    -0.140 r  UsrClkOut_O/out_sw_reg[0]/Q
                         net (fo=52, routed)          1.148     1.008    UsrClkOut_O/Q[0]
    SLICE_X86Y61         LUT6 (Prop_lut6_I2_O)        0.045     1.053 r  UsrClkOut_O/CLK_cnt[0]_i_26/O
                         net (fo=1, routed)           0.000     1.053    UsrClkOut_O/n_0_CLK_cnt[0]_i_26
    SLICE_X86Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.168 r  UsrClkOut_O/CLK_cnt_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.168    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_13
    SLICE_X86Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.207 r  UsrClkOut_O/CLK_cnt_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.207    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_4
    SLICE_X86Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.246 f  UsrClkOut_O/CLK_cnt_reg[0]_i_3/CO[3]
                         net (fo=25, routed)          0.764     2.010    UsrClkOut_O/load
    SLICE_X87Y61         LUT2 (Prop_lut2_I1_O)        0.045     2.055 r  UsrClkOut_O/CLK_cnt[10]_i_2/O
                         net (fo=1, routed)           0.000     2.055    UsrClkOut_O/n_0_CLK_cnt[10]_i_2
    SLICE_X87Y61         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     2.121 r  UsrClkOut_O/CLK_cnt_reg[9]_i_3_CARRY4/O[2]
                         net (fo=1, routed)           0.000     2.121    UsrClkOut_O/n_0_CLK_cnt_reg[10]_i_1
    SLICE_X87Y61         FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.834    -0.532    ClockManager_0/I
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.175    -0.357 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.486     0.129    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.158 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          0.875     1.033    UsrClkOut_O/AD9220_CLK
    SLICE_X87Y61                                                      r  UsrClkOut_O/CLK_cnt_reg[10]/C
                         clock pessimism              0.528     1.560    
                         clock uncertainty            0.171     1.732    
    SLICE_X87Y61         FDCE (Hold_fdce_C_D)         0.105     1.837    UsrClkOut_O/CLK_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           2.121    
  -------------------------------------------------------------------
                         slack                                  0.284    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_6M
  To Clock:  CLK_3M

Setup :            0  Failing Endpoints,  Worst Slack      160.850ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             160.850ns  (required time - arrival time)
  Source:                 ADC_0/ADC_Controller_0/CurrentState_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            ClockManager_0/BUFG_AD9220_CLK_OUT/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (CLK_3M rise@333.333ns - CLK_6M rise@166.667ns)
  Data Path Delay:        6.651ns  (logic 0.822ns (12.359%)  route 5.829ns (87.641%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        1.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.797ns = ( 334.130 - 333.333 ) 
    Source Clock Delay      (SCD):    0.160ns = ( 166.827 - 166.667 ) 
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)   166.667   166.667 r  
    D18                                               0.000   166.667 r  EXTCLK50M
                         net (fo=0)                   0.000   166.667    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465   168.131 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065   169.197    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240   162.957 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903   163.860    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077   163.937 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.441   165.377    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.081   165.458 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.368   166.827    ADC_0/ADC_Controller_0/CLK
    SLICE_X12Y137                                                     r  ADC_0/ADC_Controller_0/CurrentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y137        FDCE (Prop_fdce_C_Q)         0.433   167.260 r  ADC_0/ADC_Controller_0/CurrentState_reg[2]/Q
                         net (fo=15, routed)          2.357   169.617    ADC_0/ADC_Controller_0/CurrentState[2]
    SLICE_X8Y141         LUT3 (Prop_lut3_I2_O)        0.125   169.742 f  ADC_0/ADC_Controller_0/BUFG_AD9220_CLK_OUT_i_6/O
                         net (fo=3, routed)           1.987   171.729    ADC_0/ADC_Core_HG1/I4
    SLICE_X37Y126        LUT5 (Prop_lut5_I4_O)        0.264   171.993 r  ADC_0/ADC_Core_HG1/BUFG_AD9220_CLK_OUT_i_1/O
                         net (fo=2, routed)           1.485   173.478    ClockManager_0/ADC_BUSY
    BUFGCTRL_X0Y3        BUFGCTRL                                     r  ClockManager_0/BUFG_AD9220_CLK_OUT/CE0
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)   333.333   333.333 r  
    D18                                               0.000   333.333 r  EXTCLK50M
                         net (fo=0)                   0.000   333.333    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   334.732 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   335.735    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   329.370 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   330.228    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   330.301 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.373   331.675    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   331.752 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.260   333.011    ClockManager_0/I
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.304   333.315 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.815   334.130    ClockManager_0/Clk3M
    BUFGCTRL_X0Y3                                                     r  ClockManager_0/BUFG_AD9220_CLK_OUT/I0
                         clock pessimism              0.373   334.504    
                         clock uncertainty           -0.051   334.453    
    BUFGCTRL_X0Y3        BUFGCTRL (Setup_bufgctrl_I0_CE0)
                                                     -0.125   334.328    ClockManager_0/BUFG_AD9220_CLK_OUT
  -------------------------------------------------------------------
                         required time                        334.328    
                         arrival time                        -173.478    
  -------------------------------------------------------------------
                         slack                                160.850    

Slack (MET) :             163.812ns  (required time - arrival time)
  Source:                 ADC_0/ADC_Controller_0/CurrentState_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            TriggerManager_0/DelayedAdcBusy_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (CLK_3M rise@333.333ns - CLK_6M rise@166.667ns)
  Data Path Delay:        5.166ns  (logic 0.822ns (15.912%)  route 4.344ns (84.088%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        2.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.119ns = ( 335.453 - 333.333 ) 
    Source Clock Delay      (SCD):    0.160ns = ( 166.827 - 166.667 ) 
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)   166.667   166.667 r  
    D18                                               0.000   166.667 r  EXTCLK50M
                         net (fo=0)                   0.000   166.667    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465   168.131 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065   169.197    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240   162.957 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903   163.860    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077   163.937 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.441   165.377    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.081   165.458 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.368   166.827    ADC_0/ADC_Controller_0/CLK
    SLICE_X12Y137                                                     r  ADC_0/ADC_Controller_0/CurrentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y137        FDCE (Prop_fdce_C_Q)         0.433   167.260 r  ADC_0/ADC_Controller_0/CurrentState_reg[2]/Q
                         net (fo=15, routed)          2.357   169.617    ADC_0/ADC_Controller_0/CurrentState[2]
    SLICE_X8Y141         LUT3 (Prop_lut3_I2_O)        0.125   169.742 f  ADC_0/ADC_Controller_0/BUFG_AD9220_CLK_OUT_i_6/O
                         net (fo=3, routed)           1.987   171.729    ADC_0/ADC_Core_HG1/I4
    SLICE_X37Y126        LUT5 (Prop_lut5_I4_O)        0.264   171.993 r  ADC_0/ADC_Core_HG1/BUFG_AD9220_CLK_OUT_i_1/O
                         net (fo=2, routed)           0.000   171.993    TriggerManager_0/BUSY
    SLICE_X37Y126        FDRE                                         r  TriggerManager_0/DelayedAdcBusy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)   333.333   333.333 r  
    D18                                               0.000   333.333 r  EXTCLK50M
                         net (fo=0)                   0.000   333.333    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   334.732 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   335.735    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   329.370 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   330.228    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   330.301 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.373   331.675    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   331.752 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.260   333.011    ClockManager_0/I
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.304   333.315 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.817   334.132    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   334.209 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          1.243   335.453    TriggerManager_0/AD9220_CLK
    SLICE_X37Y126                                                     r  TriggerManager_0/DelayedAdcBusy_reg/C
                         clock pessimism              0.373   335.826    
                         clock uncertainty           -0.051   335.775    
    SLICE_X37Y126        FDRE (Setup_fdre_C_D)        0.030   335.805    TriggerManager_0/DelayedAdcBusy_reg
  -------------------------------------------------------------------
                         required time                        335.805    
                         arrival time                        -171.993    
  -------------------------------------------------------------------
                         slack                                163.812    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 ADC_0/ADC_Core_LG2/FSM_sequential_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            TriggerManager_0/DelayedAdcBusy_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_3M rise@0.000ns - CLK_6M rise@0.000ns)
  Data Path Delay:        1.946ns  (logic 0.231ns (11.869%)  route 1.715ns (88.131%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        1.796ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.979ns
    Source Clock Delay      (SCD):    -0.337ns
    Clock Pessimism Removal (CPR):    -0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.549    -0.337    ADC_0/ADC_Core_LG2/CLK
    SLICE_X40Y125                                                     r  ADC_0/ADC_Core_LG2/FSM_sequential_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y125        FDCE (Prop_fdce_C_Q)         0.141    -0.196 r  ADC_0/ADC_Core_LG2/FSM_sequential_CurrentState_reg[1]/Q
                         net (fo=57, routed)          0.918     0.722    ADC_0/ADC_Core_LG2/CurrentState[1]
    SLICE_X38Y125        LUT3 (Prop_lut3_I0_O)        0.045     0.767 r  ADC_0/ADC_Core_LG2/BUFG_AD9220_CLK_OUT_i_3/O
                         net (fo=4, routed)           0.798     1.565    ADC_0/ADC_Core_HG1/I1
    SLICE_X37Y126        LUT5 (Prop_lut5_I1_O)        0.045     1.610 r  ADC_0/ADC_Core_HG1/BUFG_AD9220_CLK_OUT_i_1/O
                         net (fo=2, routed)           0.000     1.610    TriggerManager_0/BUSY
    SLICE_X37Y126        FDRE                                         r  TriggerManager_0/DelayedAdcBusy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.834    -0.532    ClockManager_0/I
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.175    -0.357 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.486     0.129    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.158 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          0.822     0.979    TriggerManager_0/AD9220_CLK
    SLICE_X37Y126                                                     r  TriggerManager_0/DelayedAdcBusy_reg/C
                         clock pessimism              0.480     1.460    
    SLICE_X37Y126        FDRE (Hold_fdre_C_D)         0.091     1.551    TriggerManager_0/DelayedAdcBusy_reg
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.610    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             1.572ns  (arrival time - required time)
  Source:                 ADC_0/ADC_Core_LG2/FSM_sequential_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            ClockManager_0/BUFG_AD9220_CLK_OUT/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_3M rise@0.000ns - CLK_6M rise@0.000ns)
  Data Path Delay:        2.676ns  (logic 0.231ns (8.633%)  route 2.445ns (91.367%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.945ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.128ns
    Source Clock Delay      (SCD):    -0.337ns
    Clock Pessimism Removal (CPR):    -0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.549    -0.337    ADC_0/ADC_Core_LG2/CLK
    SLICE_X40Y125                                                     r  ADC_0/ADC_Core_LG2/FSM_sequential_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y125        FDCE (Prop_fdce_C_Q)         0.141    -0.196 r  ADC_0/ADC_Core_LG2/FSM_sequential_CurrentState_reg[1]/Q
                         net (fo=57, routed)          0.918     0.722    ADC_0/ADC_Core_LG2/CurrentState[1]
    SLICE_X38Y125        LUT3 (Prop_lut3_I0_O)        0.045     0.767 r  ADC_0/ADC_Core_LG2/BUFG_AD9220_CLK_OUT_i_3/O
                         net (fo=4, routed)           0.798     1.565    ADC_0/ADC_Core_HG1/I1
    SLICE_X37Y126        LUT5 (Prop_lut5_I1_O)        0.045     1.610 r  ADC_0/ADC_Core_HG1/BUFG_AD9220_CLK_OUT_i_1/O
                         net (fo=2, routed)           0.729     2.339    ClockManager_0/ADC_BUSY
    BUFGCTRL_X0Y3        BUFGCTRL                                     r  ClockManager_0/BUFG_AD9220_CLK_OUT/CE0
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.834    -0.532    ClockManager_0/I
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.175    -0.357 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.485     0.128    ClockManager_0/Clk3M
    BUFGCTRL_X0Y3                                                     r  ClockManager_0/BUFG_AD9220_CLK_OUT/I0
                         clock pessimism              0.480     0.608    
    BUFGCTRL_X0Y3        BUFGCTRL (Hold_bufgctrl_I0_CE0)
                                                      0.159     0.767    ClockManager_0/BUFG_AD9220_CLK_OUT
  -------------------------------------------------------------------
                         required time                         -0.767    
                         arrival time                           2.339    
  -------------------------------------------------------------------
                         slack                                  1.572    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_250M_0
  To Clock:  CLK_125M

Setup :            0  Failing Endpoints,  Worst Slack        0.944ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.944ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[57].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[57].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (CLK_125M rise@8.000ns - CLK_250M_0 rise@4.000ns)
  Data Path Delay:        2.685ns  (logic 0.433ns (16.129%)  route 2.252ns (83.871%))
  Logic Levels:           0  
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.939ns = ( 7.061 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.496ns = ( 3.504 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     5.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     6.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240     0.290 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.714     2.004    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     2.085 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        1.419     3.504    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[57].MHTDC_Counter_Trailing/FineCounterDecoder_0/TDC_SAMPLING_CLK
    SLICE_X76Y120                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[57].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y120        FDRE (Prop_fdre_C_Q)         0.433     3.937 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[57].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[3]/Q
                         net (fo=2, routed)           2.252     6.189    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[57].MHTDC_Counter_Trailing/FineCounterDecoder_0/n_0_Stage0_reg[3]
    SLICE_X76Y118        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[57].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25899, routed)       1.314     7.061    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[57].MHTDC_Counter_Trailing/FineCounterDecoder_0/SCALER_CLK
    SLICE_X76Y118                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[57].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage0_reg[3]/C
                         clock pessimism              0.253     7.314    
                         clock uncertainty           -0.167     7.148    
    SLICE_X76Y118        FDRE (Setup_fdre_C_D)       -0.015     7.133    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[57].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage0_reg[3]
  -------------------------------------------------------------------
                         required time                          7.133    
                         arrival time                          -6.189    
  -------------------------------------------------------------------
                         slack                                  0.944    

Slack (MET) :             1.408ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[34].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[1]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[34].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (CLK_125M rise@8.000ns - CLK_250M_0 rise@4.000ns)
  Data Path Delay:        2.188ns  (logic 0.433ns (19.794%)  route 1.755ns (80.206%))
  Logic Levels:           0  
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.989ns = ( 7.011 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.545ns = ( 3.455 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     5.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     6.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240     0.290 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.714     2.004    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     2.085 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        1.370     3.455    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[34].MHTDC_Counter_Leading/FineCounterDecoder_0/TDC_SAMPLING_CLK
    SLICE_X30Y77                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[34].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[1]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y77         FDRE (Prop_fdre_C_Q)         0.433     3.888 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[34].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[1]__0/Q
                         net (fo=2, routed)           1.755     5.642    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[34].MHTDC_Counter_Leading/FineCounterDecoder_0/n_0_Stage0_reg[1]__0
    SLICE_X33Y79         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[34].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25899, routed)       1.264     7.011    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[34].MHTDC_Counter_Leading/FineCounterDecoder_0/SCALER_CLK
    SLICE_X33Y79                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[34].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage0_reg[1]/C
                         clock pessimism              0.253     7.264    
                         clock uncertainty           -0.167     7.097    
    SLICE_X33Y79         FDRE (Setup_fdre_C_D)       -0.047     7.050    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[34].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage0_reg[1]
  -------------------------------------------------------------------
                         required time                          7.050    
                         arrival time                          -5.642    
  -------------------------------------------------------------------
                         slack                                  1.408    

Slack (MET) :             1.447ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[4].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[2]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[4].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (CLK_125M rise@8.000ns - CLK_250M_0 rise@4.000ns)
  Data Path Delay:        2.143ns  (logic 0.433ns (20.208%)  route 1.710ns (79.792%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.996ns = ( 7.004 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.543ns = ( 3.457 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     5.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     6.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240     0.290 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.714     2.004    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     2.085 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        1.372     3.457    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[4].MHTDC_Counter_Trailing/FineCounterDecoder_0/TDC_SAMPLING_CLK
    SLICE_X14Y104                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[4].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[2]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y104        FDRE (Prop_fdre_C_Q)         0.433     3.890 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[4].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[2]__0/Q
                         net (fo=2, routed)           1.710     5.600    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[4].MHTDC_Counter_Trailing/FineCounterDecoder_0/n_0_Stage0_reg[2]__0
    SLICE_X29Y107        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[4].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25899, routed)       1.257     7.004    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[4].MHTDC_Counter_Trailing/FineCounterDecoder_0/SCALER_CLK
    SLICE_X29Y107                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[4].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage0_reg[2]/C
                         clock pessimism              0.253     7.257    
                         clock uncertainty           -0.167     7.091    
    SLICE_X29Y107        FDRE (Setup_fdre_C_D)       -0.044     7.047    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[4].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage0_reg[2]
  -------------------------------------------------------------------
                         required time                          7.047    
                         arrival time                          -5.600    
  -------------------------------------------------------------------
                         slack                                  1.447    

Slack (MET) :             1.467ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[6].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[1]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[6].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (CLK_125M rise@8.000ns - CLK_250M_0 rise@4.000ns)
  Data Path Delay:        2.138ns  (logic 0.433ns (20.255%)  route 1.705ns (79.745%))
  Logic Levels:           0  
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.994ns = ( 7.006 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.544ns = ( 3.456 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     5.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     6.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240     0.290 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.714     2.004    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     2.085 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        1.371     3.456    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[6].MHTDC_Counter_Leading/FineCounterDecoder_0/TDC_SAMPLING_CLK
    SLICE_X56Y58                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[6].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[1]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y58         FDRE (Prop_fdre_C_Q)         0.433     3.889 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[6].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[1]__0/Q
                         net (fo=2, routed)           1.705     5.593    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[6].MHTDC_Counter_Leading/FineCounterDecoder_0/n_0_Stage0_reg[1]__0
    SLICE_X57Y62         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[6].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25899, routed)       1.259     7.006    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[6].MHTDC_Counter_Leading/FineCounterDecoder_0/SCALER_CLK
    SLICE_X57Y62                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[6].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage0_reg[1]/C
                         clock pessimism              0.253     7.259    
                         clock uncertainty           -0.167     7.092    
    SLICE_X57Y62         FDRE (Setup_fdre_C_D)       -0.032     7.060    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[6].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage0_reg[1]
  -------------------------------------------------------------------
                         required time                          7.060    
                         arrival time                          -5.593    
  -------------------------------------------------------------------
                         slack                                  1.467    

Slack (MET) :             1.468ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[42].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[2]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[42].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (CLK_125M rise@8.000ns - CLK_250M_0 rise@4.000ns)
  Data Path Delay:        2.131ns  (logic 0.433ns (20.324%)  route 1.698ns (79.676%))
  Logic Levels:           0  
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.997ns = ( 7.003 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.536ns = ( 3.464 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     5.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     6.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240     0.290 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.714     2.004    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     2.085 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        1.379     3.464    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[42].MHTDC_Counter_Leading/FineCounterDecoder_0/TDC_SAMPLING_CLK
    SLICE_X34Y63                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[42].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[2]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y63         FDRE (Prop_fdre_C_Q)         0.433     3.897 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[42].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[2]__0/Q
                         net (fo=2, routed)           1.698     5.594    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[42].MHTDC_Counter_Leading/FineCounterDecoder_0/n_0_Stage0_reg[2]__0
    SLICE_X43Y73         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[42].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25899, routed)       1.256     7.003    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[42].MHTDC_Counter_Leading/FineCounterDecoder_0/SCALER_CLK
    SLICE_X43Y73                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[42].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage0_reg[2]/C
                         clock pessimism              0.253     7.256    
                         clock uncertainty           -0.167     7.089    
    SLICE_X43Y73         FDRE (Setup_fdre_C_D)       -0.027     7.062    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[42].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage0_reg[2]
  -------------------------------------------------------------------
                         required time                          7.062    
                         arrival time                          -5.594    
  -------------------------------------------------------------------
                         slack                                  1.468    

Slack (MET) :             1.535ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[58].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[58].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (CLK_125M rise@8.000ns - CLK_250M_0 rise@4.000ns)
  Data Path Delay:        2.079ns  (logic 0.379ns (18.229%)  route 1.700ns (81.771%))
  Logic Levels:           0  
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.924ns = ( 7.076 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.475ns = ( 3.525 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     5.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     6.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240     0.290 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.714     2.004    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     2.085 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        1.440     3.525    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[58].MHTDC_Counter_Leading/FineCounterDecoder_0/TDC_SAMPLING_CLK
    SLICE_X81Y73                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[58].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y73         FDRE (Prop_fdre_C_Q)         0.379     3.904 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[58].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[3]/Q
                         net (fo=1, routed)           1.700     5.604    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[58].MHTDC_Counter_Leading/FineCounterDecoder_0/n_0_Stage1_reg[3]
    SLICE_X79Y73         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[58].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25899, routed)       1.329     7.076    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[58].MHTDC_Counter_Leading/FineCounterDecoder_0/SCALER_CLK
    SLICE_X79Y73                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[58].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage1_reg[3]/C
                         clock pessimism              0.253     7.329    
                         clock uncertainty           -0.167     7.162    
    SLICE_X79Y73         FDRE (Setup_fdre_C_D)       -0.024     7.138    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[58].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage1_reg[3]
  -------------------------------------------------------------------
                         required time                          7.138    
                         arrival time                          -5.604    
  -------------------------------------------------------------------
                         slack                                  1.535    

Slack (MET) :             1.584ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[28].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[2]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[28].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (CLK_125M rise@8.000ns - CLK_250M_0 rise@4.000ns)
  Data Path Delay:        1.880ns  (logic 0.433ns (23.035%)  route 1.447ns (76.965%))
  Logic Levels:           0  
  Clock Path Skew:        -0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.987ns = ( 7.013 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.391ns = ( 3.609 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     5.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     6.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240     0.290 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.714     2.004    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     2.085 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        1.524     3.609    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[28].MHTDC_Counter_Leading/FineCounterDecoder_0/TDC_SAMPLING_CLK
    SLICE_X62Y48                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[28].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[2]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y48         FDRE (Prop_fdre_C_Q)         0.433     4.042 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[28].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[2]__0/Q
                         net (fo=2, routed)           1.447     5.489    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[28].MHTDC_Counter_Leading/FineCounterDecoder_0/n_0_Stage0_reg[2]__0
    SLICE_X65Y52         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[28].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25899, routed)       1.266     7.013    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[28].MHTDC_Counter_Leading/FineCounterDecoder_0/SCALER_CLK
    SLICE_X65Y52                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[28].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage0_reg[2]/C
                         clock pessimism              0.253     7.266    
                         clock uncertainty           -0.167     7.099    
    SLICE_X65Y52         FDRE (Setup_fdre_C_D)       -0.027     7.072    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[28].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage0_reg[2]
  -------------------------------------------------------------------
                         required time                          7.072    
                         arrival time                          -5.489    
  -------------------------------------------------------------------
                         slack                                  1.584    

Slack (MET) :             1.587ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[45].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[45].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (CLK_125M rise@8.000ns - CLK_250M_0 rise@4.000ns)
  Data Path Delay:        1.984ns  (logic 0.379ns (19.105%)  route 1.605ns (80.895%))
  Logic Levels:           0  
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.940ns = ( 7.060 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.494ns = ( 3.506 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     5.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     6.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240     0.290 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.714     2.004    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     2.085 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        1.421     3.506    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[45].MHTDC_Counter_Trailing/FineCounterDecoder_0/TDC_SAMPLING_CLK
    SLICE_X73Y116                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[45].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y116        FDRE (Prop_fdre_C_Q)         0.379     3.885 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[45].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[1]/Q
                         net (fo=1, routed)           1.605     5.490    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[45].MHTDC_Counter_Trailing/FineCounterDecoder_0/n_0_Stage1_reg[1]
    SLICE_X73Y117        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[45].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25899, routed)       1.313     7.060    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[45].MHTDC_Counter_Trailing/FineCounterDecoder_0/SCALER_CLK
    SLICE_X73Y117                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[45].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage1_reg[1]/C
                         clock pessimism              0.253     7.313    
                         clock uncertainty           -0.167     7.147    
    SLICE_X73Y117        FDRE (Setup_fdre_C_D)       -0.070     7.077    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[45].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage1_reg[1]
  -------------------------------------------------------------------
                         required time                          7.077    
                         arrival time                          -5.490    
  -------------------------------------------------------------------
                         slack                                  1.587    

Slack (MET) :             1.643ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[29].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[1]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[29].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (CLK_125M rise@8.000ns - CLK_250M_0 rise@4.000ns)
  Data Path Delay:        1.966ns  (logic 0.433ns (22.029%)  route 1.533ns (77.971%))
  Logic Levels:           0  
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.990ns = ( 7.010 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.539ns = ( 3.461 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     5.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     6.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240     0.290 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.714     2.004    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     2.085 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        1.376     3.461    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[29].MHTDC_Counter_Leading/FineCounterDecoder_0/TDC_SAMPLING_CLK
    SLICE_X60Y53                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[29].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[1]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y53         FDRE (Prop_fdre_C_Q)         0.433     3.894 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[29].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[1]__0/Q
                         net (fo=2, routed)           1.533     5.426    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[29].MHTDC_Counter_Leading/FineCounterDecoder_0/n_0_Stage0_reg[1]__0
    SLICE_X60Y56         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[29].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25899, routed)       1.263     7.010    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[29].MHTDC_Counter_Leading/FineCounterDecoder_0/SCALER_CLK
    SLICE_X60Y56                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[29].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage0_reg[1]/C
                         clock pessimism              0.253     7.263    
                         clock uncertainty           -0.167     7.096    
    SLICE_X60Y56         FDRE (Setup_fdre_C_D)       -0.027     7.069    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[29].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage0_reg[1]
  -------------------------------------------------------------------
                         required time                          7.069    
                         arrival time                          -5.426    
  -------------------------------------------------------------------
                         slack                                  1.643    

Slack (MET) :             1.645ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[39].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[39].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (CLK_125M rise@8.000ns - CLK_250M_0 rise@4.000ns)
  Data Path Delay:        1.794ns  (logic 0.398ns (22.184%)  route 1.396ns (77.816%))
  Logic Levels:           0  
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.007ns = ( 6.993 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.562ns = ( 3.438 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     5.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     6.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240     0.290 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.714     2.004    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     2.085 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        1.353     3.438    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[39].MHTDC_Counter_Trailing/FineCounterDecoder_0/TDC_SAMPLING_CLK
    SLICE_X70Y115                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[39].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y115        FDRE (Prop_fdre_C_Q)         0.398     3.836 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[39].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[0]__0/Q
                         net (fo=2, routed)           1.396     5.232    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[39].MHTDC_Counter_Trailing/FineCounterDecoder_0/n_0_Stage0_reg[0]__0
    SLICE_X69Y114        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[39].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25899, routed)       1.246     6.993    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[39].MHTDC_Counter_Trailing/FineCounterDecoder_0/SCALER_CLK
    SLICE_X69Y114                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[39].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage0_reg[0]/C
                         clock pessimism              0.253     7.246    
                         clock uncertainty           -0.167     7.080    
    SLICE_X69Y114        FDRE (Setup_fdre_C_D)       -0.203     6.877    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[39].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage0_reg[0]
  -------------------------------------------------------------------
                         required time                          6.877    
                         arrival time                          -5.232    
  -------------------------------------------------------------------
                         slack                                  1.645    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[28].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[28].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_250M_0 rise@0.000ns)
  Data Path Delay:        0.624ns  (logic 0.141ns (22.597%)  route 0.483ns (77.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        0.569    -0.542    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[28].MHTDC_Counter_Trailing/FineCounterDecoder_0/TDC_SAMPLING_CLK
    SLICE_X15Y104                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[28].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[28].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[0]/Q
                         net (fo=1, routed)           0.483     0.082    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[28].MHTDC_Counter_Trailing/FineCounterDecoder_0/n_0_Stage1_reg[0]
    SLICE_X15Y105        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[28].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25899, routed)       0.840    -0.780    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[28].MHTDC_Counter_Trailing/FineCounterDecoder_0/SCALER_CLK
    SLICE_X15Y105                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[28].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage1_reg[0]/C
                         clock pessimism              0.565    -0.215    
                         clock uncertainty            0.167    -0.049    
    SLICE_X15Y105        FDRE (Hold_fdre_C_D)         0.070     0.021    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[28].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.021    
                         arrival time                           0.082    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[55].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[55].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_250M_0 rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.141ns (22.917%)  route 0.474ns (77.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        0.589    -0.522    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[55].MHTDC_Counter_Trailing/FineCounterDecoder_0/TDC_SAMPLING_CLK
    SLICE_X75Y111                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[55].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y111        FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[55].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[0]/Q
                         net (fo=1, routed)           0.474     0.093    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[55].MHTDC_Counter_Trailing/FineCounterDecoder_0/n_0_Stage1_reg[0]
    SLICE_X75Y112        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[55].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25899, routed)       0.860    -0.760    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[55].MHTDC_Counter_Trailing/FineCounterDecoder_0/SCALER_CLK
    SLICE_X75Y112                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[55].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage1_reg[0]/C
                         clock pessimism              0.565    -0.195    
                         clock uncertainty            0.167    -0.029    
    SLICE_X75Y112        FDRE (Hold_fdre_C_D)         0.057     0.028    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[55].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.028    
                         arrival time                           0.093    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[25].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[25].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_250M_0 rise@0.000ns)
  Data Path Delay:        0.624ns  (logic 0.164ns (26.273%)  route 0.460ns (73.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        0.562    -0.549    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[25].MHTDC_Counter_Leading/FineCounterDecoder_0/TDC_SAMPLING_CLK
    SLICE_X58Y63                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[25].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y63         FDRE (Prop_fdre_C_Q)         0.164    -0.385 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[25].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[3]/Q
                         net (fo=2, routed)           0.460     0.075    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[25].MHTDC_Counter_Leading/FineCounterDecoder_0/n_0_Stage0_reg[3]
    SLICE_X59Y63         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[25].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25899, routed)       0.832    -0.788    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[25].MHTDC_Counter_Leading/FineCounterDecoder_0/SCALER_CLK
    SLICE_X59Y63                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[25].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage0_reg[3]/C
                         clock pessimism              0.565    -0.223    
                         clock uncertainty            0.167    -0.056    
    SLICE_X59Y63         FDRE (Hold_fdre_C_D)         0.063     0.007    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[25].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage0_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.007    
                         arrival time                           0.075    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[33].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[33].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_250M_0 rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.141ns (22.663%)  route 0.481ns (77.337%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        0.558    -0.553    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[33].MHTDC_Counter_Leading/FineCounterDecoder_0/TDC_SAMPLING_CLK
    SLICE_X37Y76                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[33].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[33].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[3]/Q
                         net (fo=1, routed)           0.481     0.069    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[33].MHTDC_Counter_Leading/FineCounterDecoder_0/n_0_Stage1_reg[3]
    SLICE_X36Y76         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[33].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25899, routed)       0.826    -0.794    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[33].MHTDC_Counter_Leading/FineCounterDecoder_0/SCALER_CLK
    SLICE_X36Y76                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[33].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage1_reg[3]/C
                         clock pessimism              0.565    -0.229    
                         clock uncertainty            0.167    -0.062    
    SLICE_X36Y76         FDRE (Hold_fdre_C_D)         0.061    -0.001    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[33].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.001    
                         arrival time                           0.069    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[4].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[4].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_250M_0 rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.141ns (22.061%)  route 0.498ns (77.939%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.784ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        0.566    -0.545    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[4].MHTDC_Counter_Trailing/FineCounterDecoder_0/TDC_SAMPLING_CLK
    SLICE_X29Y106                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[4].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[4].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[0]/Q
                         net (fo=1, routed)           0.498     0.094    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[4].MHTDC_Counter_Trailing/FineCounterDecoder_0/n_0_Stage1_reg[0]
    SLICE_X32Y106        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[4].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25899, routed)       0.836    -0.784    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[4].MHTDC_Counter_Trailing/FineCounterDecoder_0/SCALER_CLK
    SLICE_X32Y106                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[4].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage1_reg[0]/C
                         clock pessimism              0.565    -0.219    
                         clock uncertainty            0.167    -0.053    
    SLICE_X32Y106        FDRE (Hold_fdre_C_D)         0.076     0.023    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[4].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.023    
                         arrival time                           0.094    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[33].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[33].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_250M_0 rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.141ns (22.552%)  route 0.484ns (77.448%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        0.557    -0.554    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[33].MHTDC_Counter_Leading/FineCounterDecoder_0/TDC_SAMPLING_CLK
    SLICE_X35Y74                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[33].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.413 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[33].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[0]/Q
                         net (fo=1, routed)           0.484     0.071    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[33].MHTDC_Counter_Leading/FineCounterDecoder_0/n_0_Stage1_reg[0]
    SLICE_X36Y74         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[33].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25899, routed)       0.825    -0.795    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[33].MHTDC_Counter_Leading/FineCounterDecoder_0/SCALER_CLK
    SLICE_X36Y74                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[33].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage1_reg[0]/C
                         clock pessimism              0.565    -0.230    
                         clock uncertainty            0.167    -0.063    
    SLICE_X36Y74         FDRE (Hold_fdre_C_D)         0.061    -0.002    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[33].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.002    
                         arrival time                           0.071    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[38].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[38].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_250M_0 rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.141ns (22.427%)  route 0.488ns (77.573%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        0.560    -0.551    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[38].MHTDC_Counter_Leading/FineCounterDecoder_0/TDC_SAMPLING_CLK
    SLICE_X35Y77                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[38].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[38].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[3]/Q
                         net (fo=1, routed)           0.488     0.077    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[38].MHTDC_Counter_Leading/FineCounterDecoder_0/n_0_Stage1_reg[3]
    SLICE_X35Y78         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[38].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25899, routed)       0.829    -0.791    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[38].MHTDC_Counter_Leading/FineCounterDecoder_0/SCALER_CLK
    SLICE_X35Y78                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[38].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage1_reg[3]/C
                         clock pessimism              0.565    -0.226    
                         clock uncertainty            0.167    -0.059    
    SLICE_X35Y78         FDRE (Hold_fdre_C_D)         0.061     0.002    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[38].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.002    
                         arrival time                           0.077    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[2].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[2].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_250M_0 rise@0.000ns)
  Data Path Delay:        0.642ns  (logic 0.141ns (21.964%)  route 0.501ns (78.036%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.784ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        0.565    -0.546    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[2].MHTDC_Counter_Trailing/FineCounterDecoder_0/TDC_SAMPLING_CLK
    SLICE_X33Y106                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[2].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.405 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[2].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[3]/Q
                         net (fo=1, routed)           0.501     0.096    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[2].MHTDC_Counter_Trailing/FineCounterDecoder_0/n_0_Stage1_reg[3]
    SLICE_X32Y106        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[2].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25899, routed)       0.836    -0.784    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[2].MHTDC_Counter_Trailing/FineCounterDecoder_0/SCALER_CLK
    SLICE_X32Y106                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[2].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage1_reg[3]/C
                         clock pessimism              0.565    -0.219    
                         clock uncertainty            0.167    -0.053    
    SLICE_X32Y106        FDRE (Hold_fdre_C_D)         0.072     0.019    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[2].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.019    
                         arrival time                           0.096    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[30].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[30].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_250M_0 rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.164ns (26.107%)  route 0.464ns (73.893%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.784ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        0.566    -0.545    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[30].MHTDC_Counter_Leading/FineCounterDecoder_0/TDC_SAMPLING_CLK
    SLICE_X58Y56                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[30].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y56         FDRE (Prop_fdre_C_Q)         0.164    -0.381 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[30].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[3]/Q
                         net (fo=2, routed)           0.464     0.083    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[30].MHTDC_Counter_Leading/FineCounterDecoder_0/n_0_Stage0_reg[3]
    SLICE_X59Y57         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[30].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25899, routed)       0.836    -0.784    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[30].MHTDC_Counter_Leading/FineCounterDecoder_0/SCALER_CLK
    SLICE_X59Y57                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[30].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage0_reg[3]/C
                         clock pessimism              0.565    -0.219    
                         clock uncertainty            0.167    -0.052    
    SLICE_X59Y57         FDRE (Hold_fdre_C_D)         0.059     0.007    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[30].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage0_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.007    
                         arrival time                           0.083    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[0].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[0].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_250M_0 rise@0.000ns)
  Data Path Delay:        0.645ns  (logic 0.141ns (21.875%)  route 0.504ns (78.125%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.784ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        0.565    -0.546    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[0].MHTDC_Counter_Trailing/FineCounterDecoder_0/TDC_SAMPLING_CLK
    SLICE_X32Y104                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[0].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.405 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[0].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[3]/Q
                         net (fo=2, routed)           0.504     0.098    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[0].MHTDC_Counter_Trailing/FineCounterDecoder_0/n_0_Stage0_reg[3]
    SLICE_X33Y104        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[0].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25899, routed)       0.836    -0.784    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[0].MHTDC_Counter_Trailing/FineCounterDecoder_0/SCALER_CLK
    SLICE_X33Y104                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[0].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage0_reg[3]/C
                         clock pessimism              0.565    -0.219    
                         clock uncertainty            0.167    -0.053    
    SLICE_X33Y104        FDRE (Hold_fdre_C_D)         0.072     0.019    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[0].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage0_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.019    
                         arrival time                           0.098    
  -------------------------------------------------------------------
                         slack                                  0.079    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_125M
  To Clock:  CLK_250M_0

Setup :            1  Failing Endpoint ,  Worst Slack       -4.271ns,  Total Violation       -4.271ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.606ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.271ns  (required time - arrival time)
  Source:                 TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_0/trigger_s_reg_P/C
                            (rising edge-triggered cell FDPE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TriggerManager_0/Trig_Delayer/state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (CLK_250M_0 rise@4.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        7.947ns  (logic 2.111ns (26.563%)  route 5.836ns (73.437%))
  Logic Levels:           12  (CARRY4=1 LUT3=1 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.984ns = ( 3.016 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25899, routed)       1.372    -0.543    TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_0/SCALER_CLK
    SLICE_X35Y69                                                      r  TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_0/trigger_s_reg_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y69         FDPE (Prop_fdpe_C_Q)         0.379    -0.164 f  TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_0/trigger_s_reg_P/Q
                         net (fo=2, routed)           0.484     0.319    TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_0/n_0_trigger_s_reg_P
    SLICE_X32Y67         LUT6 (Prop_lut6_I1_O)        0.105     0.424 f  TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_0/OUT_FPGA_OBUF[2]_inst_i_234/O
                         net (fo=13, routed)          0.945     1.369    TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_0/I11[2]
    SLICE_X36Y63         LUT6 (Prop_lut6_I5_O)        0.105     1.474 f  TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_0/OUT_FPGA_OBUF[2]_inst_i_583/O
                         net (fo=1, routed)           0.467     1.941    TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_0/n_0_OUT_FPGA_OBUF[2]_inst_i_583
    SLICE_X35Y63         LUT5 (Prop_lut5_I0_O)        0.105     2.046 r  TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_0/OUT_FPGA_OBUF[2]_inst_i_505/O
                         net (fo=5, routed)           0.593     2.638    TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/I1
    SLICE_X34Y59         LUT3 (Prop_lut3_I1_O)        0.105     2.743 r  TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_518/O
                         net (fo=1, routed)           0.567     3.310    TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_0/I33
    SLICE_X34Y59         LUT5 (Prop_lut5_I1_O)        0.264     3.574 r  TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_0/OUT_FPGA_OBUF[2]_inst_i_378/O
                         net (fo=5, routed)           0.562     4.136    TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_0/O18
    SLICE_X34Y60         LUT6 (Prop_lut6_I4_O)        0.105     4.241 r  TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_0/OUT_FPGA_OBUF[2]_inst_i_245/O
                         net (fo=2, routed)           0.579     4.820    TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_1/I3
    SLICE_X34Y62         LUT6 (Prop_lut6_I3_O)        0.105     4.925 r  TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_77/O
                         net (fo=1, routed)           0.286     5.211    TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_0/DI[1]
    SLICE_X35Y62         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418     5.629 r  TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_0/OUT_FPGA_OBUF[2]_inst_i_21/CO[3]
                         net (fo=1, routed)           0.489     6.118    TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_1/CO[0]
    SLICE_X37Y63         LUT6 (Prop_lut6_I5_O)        0.105     6.223 f  TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_6/O
                         net (fo=1, routed)           0.310     6.533    TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_1/n_0_OUT_FPGA_OBUF[2]_inst_i_6
    SLICE_X37Y64         LUT6 (Prop_lut6_I0_O)        0.105     6.638 f  TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.314     6.952    SelectableLogic_0/I1
    SLICE_X37Y64         LUT6 (Prop_lut6_I1_O)        0.105     7.057 r  SelectableLogic_0/OUT_FPGA_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           0.242     7.299    TriggerManager_0/Trig_Delayer/I8[0]
    SLICE_X36Y63         LUT6 (Prop_lut6_I4_O)        0.105     7.404 r  TriggerManager_0/Trig_Delayer/state[0]_i_1/O
                         net (fo=1, routed)           0.000     7.404    TriggerManager_0/Trig_Delayer/state_next[0]
    SLICE_X36Y63         FDCE                                         r  TriggerManager_0/Trig_Delayer/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     5.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     6.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     0.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     1.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        1.269     3.016    TriggerManager_0/Trig_Delayer/CLK
    SLICE_X36Y63                                                      r  TriggerManager_0/Trig_Delayer/state_reg[0]/C
                         clock pessimism              0.253     3.269    
                         clock uncertainty           -0.167     3.102    
    SLICE_X36Y63         FDCE (Setup_fdce_C_D)        0.030     3.132    TriggerManager_0/Trig_Delayer/state_reg[0]
  -------------------------------------------------------------------
                         required time                          3.132    
                         arrival time                          -7.404    
  -------------------------------------------------------------------
                         slack                                 -4.271    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.606ns  (arrival time - required time)
  Source:                 TriggerWidth_0/WidthAdjuster_GENERATE[26].Width_Adjuster_0/trigger_s_reg_P/C
                            (rising edge-triggered cell FDPE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TriggerManager_0/Trig_Delayer/state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_250M_0 rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        1.191ns  (logic 0.411ns (34.511%)  route 0.780ns (65.489%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.784ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25899, routed)       0.565    -0.546    TriggerWidth_0/WidthAdjuster_GENERATE[26].Width_Adjuster_0/SCALER_CLK
    SLICE_X33Y67                                                      r  TriggerWidth_0/WidthAdjuster_GENERATE[26].Width_Adjuster_0/trigger_s_reg_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y67         FDPE (Prop_fdpe_C_Q)         0.141    -0.405 r  TriggerWidth_0/WidthAdjuster_GENERATE[26].Width_Adjuster_0/trigger_s_reg_P/Q
                         net (fo=10, routed)          0.196    -0.209    TriggerWidth_0/WidthAdjuster_GENERATE[26].Width_Adjuster_0/n_0_trigger_s_reg_P
    SLICE_X35Y66         LUT5 (Prop_lut5_I3_O)        0.045    -0.164 f  TriggerWidth_0/WidthAdjuster_GENERATE[26].Width_Adjuster_0/OUT_FPGA_OBUF[2]_inst_i_115/O
                         net (fo=1, routed)           0.050    -0.114    TriggerWidth_0/WidthAdjuster_GENERATE[17].Width_Adjuster_0/I16
    SLICE_X35Y66         LUT6 (Prop_lut6_I3_O)        0.045    -0.069 r  TriggerWidth_0/WidthAdjuster_GENERATE[17].Width_Adjuster_0/OUT_FPGA_OBUF[2]_inst_i_29/O
                         net (fo=1, routed)           0.262     0.193    TriggerWidth_0/WidthAdjuster_GENERATE[17].Width_Adjuster_0/n_0_OUT_FPGA_OBUF[2]_inst_i_29
    SLICE_X36Y65         LUT6 (Prop_lut6_I2_O)        0.045     0.238 r  TriggerWidth_0/WidthAdjuster_GENERATE[17].Width_Adjuster_0/OUT_FPGA_OBUF[2]_inst_i_10/O
                         net (fo=1, routed)           0.105     0.342    TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_1/I42
    SLICE_X37Y64         LUT6 (Prop_lut6_I1_O)        0.045     0.387 f  TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.048     0.435    SelectableLogic_0/I2
    SLICE_X37Y64         LUT6 (Prop_lut6_I3_O)        0.045     0.480 r  SelectableLogic_0/OUT_FPGA_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           0.120     0.600    TriggerManager_0/Trig_Delayer/I8[0]
    SLICE_X36Y63         LUT6 (Prop_lut6_I4_O)        0.045     0.645 r  TriggerManager_0/Trig_Delayer/state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.645    TriggerManager_0/Trig_Delayer/state_next[0]
    SLICE_X36Y63         FDCE                                         r  TriggerManager_0/Trig_Delayer/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        0.836    -0.784    TriggerManager_0/Trig_Delayer/CLK
    SLICE_X36Y63                                                      r  TriggerManager_0/Trig_Delayer/state_reg[0]/C
                         clock pessimism              0.565    -0.219    
                         clock uncertainty            0.167    -0.052    
    SLICE_X36Y63         FDCE (Hold_fdce_C_D)         0.091     0.039    TriggerManager_0/Trig_Delayer/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.039    
                         arrival time                           0.645    
  -------------------------------------------------------------------
                         slack                                  0.606    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_250M_180
  To Clock:  CLK_250M_0

Setup :            0  Failing Endpoints,  Worst Slack        0.315ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.640ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.315ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[48].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_180  {rise@2.000ns fall@4.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[48].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_180 rise@2.000ns)
  Data Path Delay:        1.281ns  (logic 0.379ns (29.577%)  route 0.902ns (70.423%))
  Logic Levels:           0  
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.929ns = ( 3.071 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.490ns = ( 1.510 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_180 rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     3.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     4.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.240    -1.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT3
                         net (fo=1, routed)           1.714     0.004    ClockManager_0/MMCM_0/n_8_MMCM_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.081     0.085 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_180/O
                         net (fo=129, routed)         1.425     1.510    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[48].MHTDC_Counter_Trailing/FineCounter_0/CLK_180
    SLICE_X79Y118                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[48].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y118        FDRE (Prop_fdre_C_Q)         0.379     1.889 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[48].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[2]/Q
                         net (fo=1, routed)           0.902     2.791    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[48].MHTDC_Counter_Trailing/FineCounter_0/Stage0[2]
    SLICE_X88Y121        SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[48].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     5.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     6.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     0.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     1.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        1.324     3.071    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[48].MHTDC_Counter_Trailing/FineCounter_0/TDC_SAMPLING_CLK
    SLICE_X88Y121                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[48].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2/CLK
                         clock pessimism              0.253     3.324    
                         clock uncertainty           -0.164     3.160    
    SLICE_X88Y121        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.054     3.106    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[48].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2
  -------------------------------------------------------------------
                         required time                          3.106    
                         arrival time                          -2.791    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.354ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[32].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_180  {rise@2.000ns fall@4.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[32].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_180 rise@2.000ns)
  Data Path Delay:        1.239ns  (logic 0.379ns (30.600%)  route 0.860ns (69.400%))
  Logic Levels:           0  
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.986ns = ( 3.014 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.543ns = ( 1.457 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_180 rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     3.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     4.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.240    -1.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT3
                         net (fo=1, routed)           1.714     0.004    ClockManager_0/MMCM_0/n_8_MMCM_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.081     0.085 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_180/O
                         net (fo=129, routed)         1.372     1.457    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[32].MHTDC_Counter_Leading/FineCounter_0/CLK_180
    SLICE_X37Y69                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[32].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y69         FDRE (Prop_fdre_C_Q)         0.379     1.836 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[32].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/Q
                         net (fo=1, routed)           0.860     2.695    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[32].MHTDC_Counter_Leading/FineCounter_0/Stage0[2]
    SLICE_X34Y65         SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[32].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     5.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     6.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     0.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     1.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        1.267     3.014    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[32].MHTDC_Counter_Leading/FineCounter_0/TDC_SAMPLING_CLK
    SLICE_X34Y65                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[32].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/CLK
                         clock pessimism              0.253     3.267    
                         clock uncertainty           -0.164     3.103    
    SLICE_X34Y65         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.054     3.049    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[32].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2
  -------------------------------------------------------------------
                         required time                          3.049    
                         arrival time                          -2.695    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.441ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[41].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_180  {rise@2.000ns fall@4.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[41].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_180 rise@2.000ns)
  Data Path Delay:        1.017ns  (logic 0.348ns (34.214%)  route 0.669ns (65.786%))
  Logic Levels:           0  
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.985ns = ( 3.015 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.543ns = ( 1.457 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_180 rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     3.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     4.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.240    -1.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT3
                         net (fo=1, routed)           1.714     0.004    ClockManager_0/MMCM_0/n_8_MMCM_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.081     0.085 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_180/O
                         net (fo=129, routed)         1.372     1.457    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[41].MHTDC_Counter_Leading/FineCounter_0/CLK_180
    SLICE_X37Y69                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[41].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y69         FDRE (Prop_fdre_C_Q)         0.348     1.805 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[41].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/Q
                         net (fo=1, routed)           0.669     2.474    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[41].MHTDC_Counter_Leading/FineCounter_0/Stage0[2]
    SLICE_X34Y64         SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[41].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     5.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     6.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     0.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     1.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        1.268     3.015    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[41].MHTDC_Counter_Leading/FineCounter_0/TDC_SAMPLING_CLK
    SLICE_X34Y64                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[41].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/CLK
                         clock pessimism              0.253     3.268    
                         clock uncertainty           -0.164     3.104    
    SLICE_X34Y64         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.189     2.915    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[41].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2
  -------------------------------------------------------------------
                         required time                          2.915    
                         arrival time                          -2.474    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.462ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[0].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_180  {rise@2.000ns fall@4.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[0].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_180 rise@2.000ns)
  Data Path Delay:        1.125ns  (logic 0.433ns (38.505%)  route 0.692ns (61.495%))
  Logic Levels:           0  
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.991ns = ( 3.009 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.543ns = ( 1.457 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_180 rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     3.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     4.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.240    -1.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT3
                         net (fo=1, routed)           1.714     0.004    ClockManager_0/MMCM_0/n_8_MMCM_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.081     0.085 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_180/O
                         net (fo=129, routed)         1.372     1.457    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[0].MHTDC_Counter_Trailing/FineCounter_0/CLK_180
    SLICE_X12Y100                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[0].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y100        FDRE (Prop_fdre_C_Q)         0.433     1.890 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[0].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[2]/Q
                         net (fo=1, routed)           0.692     2.582    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[0].MHTDC_Counter_Trailing/FineCounter_0/Stage0[2]
    SLICE_X12Y102        SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[0].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     5.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     6.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     0.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     1.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        1.262     3.009    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[0].MHTDC_Counter_Trailing/FineCounter_0/TDC_SAMPLING_CLK
    SLICE_X12Y102                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[0].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2/CLK
                         clock pessimism              0.253     3.262    
                         clock uncertainty           -0.164     3.098    
    SLICE_X12Y102        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.054     3.044    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[0].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2
  -------------------------------------------------------------------
                         required time                          3.044    
                         arrival time                          -2.582    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.494ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[26].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_180  {rise@2.000ns fall@4.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[26].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_180 rise@2.000ns)
  Data Path Delay:        1.090ns  (logic 0.433ns (39.715%)  route 0.657ns (60.285%))
  Logic Levels:           0  
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.991ns = ( 3.009 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.540ns = ( 1.460 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_180 rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     3.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     4.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.240    -1.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT3
                         net (fo=1, routed)           1.714     0.004    ClockManager_0/MMCM_0/n_8_MMCM_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.081     0.085 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_180/O
                         net (fo=129, routed)         1.375     1.460    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[26].MHTDC_Counter_Leading/FineCounter_0/CLK_180
    SLICE_X58Y57                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[26].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y57         FDRE (Prop_fdre_C_Q)         0.433     1.893 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[26].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/Q
                         net (fo=1, routed)           0.657     2.550    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[26].MHTDC_Counter_Leading/FineCounter_0/Stage0[2]
    SLICE_X58Y58         SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[26].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     5.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     6.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     0.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     1.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        1.262     3.009    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[26].MHTDC_Counter_Leading/FineCounter_0/TDC_SAMPLING_CLK
    SLICE_X58Y58                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[26].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/CLK
                         clock pessimism              0.253     3.262    
                         clock uncertainty           -0.164     3.098    
    SLICE_X58Y58         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.054     3.044    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[26].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2
  -------------------------------------------------------------------
                         required time                          3.044    
                         arrival time                          -2.550    
  -------------------------------------------------------------------
                         slack                                  0.494    

Slack (MET) :             0.511ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[49].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_180  {rise@2.000ns fall@4.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[49].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_180 rise@2.000ns)
  Data Path Delay:        1.081ns  (logic 0.379ns (35.049%)  route 0.702ns (64.951%))
  Logic Levels:           0  
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.899ns = ( 3.101 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.456ns = ( 1.544 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_180 rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     3.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     4.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.240    -1.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT3
                         net (fo=1, routed)           1.714     0.004    ClockManager_0/MMCM_0/n_8_MMCM_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.081     0.085 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_180/O
                         net (fo=129, routed)         1.459     1.544    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[49].MHTDC_Counter_Leading/FineCounter_0/CLK_180
    SLICE_X89Y85                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[49].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y85         FDRE (Prop_fdre_C_Q)         0.379     1.923 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[49].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/Q
                         net (fo=1, routed)           0.702     2.625    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[49].MHTDC_Counter_Leading/FineCounter_0/Stage0[2]
    SLICE_X88Y92         SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[49].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     5.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     6.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     0.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     1.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        1.354     3.101    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[49].MHTDC_Counter_Leading/FineCounter_0/TDC_SAMPLING_CLK
    SLICE_X88Y92                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[49].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/CLK
                         clock pessimism              0.253     3.354    
                         clock uncertainty           -0.164     3.190    
    SLICE_X88Y92         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.054     3.136    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[49].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2
  -------------------------------------------------------------------
                         required time                          3.136    
                         arrival time                          -2.625    
  -------------------------------------------------------------------
                         slack                                  0.511    

Slack (MET) :             0.519ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[38].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_180  {rise@2.000ns fall@4.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[38].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_180 rise@2.000ns)
  Data Path Delay:        1.069ns  (logic 0.379ns (35.447%)  route 0.690ns (64.553%))
  Logic Levels:           0  
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.985ns = ( 3.015 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.538ns = ( 1.462 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_180 rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     3.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     4.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.240    -1.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT3
                         net (fo=1, routed)           1.714     0.004    ClockManager_0/MMCM_0/n_8_MMCM_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.081     0.085 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_180/O
                         net (fo=129, routed)         1.377     1.462    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[38].MHTDC_Counter_Leading/FineCounter_0/CLK_180
    SLICE_X15Y78                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[38].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y78         FDRE (Prop_fdre_C_Q)         0.379     1.841 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[38].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/Q
                         net (fo=1, routed)           0.690     2.531    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[38].MHTDC_Counter_Leading/FineCounter_0/Stage0[2]
    SLICE_X12Y77         SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[38].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     5.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     6.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     0.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     1.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        1.268     3.015    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[38].MHTDC_Counter_Leading/FineCounter_0/TDC_SAMPLING_CLK
    SLICE_X12Y77                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[38].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/CLK
                         clock pessimism              0.253     3.268    
                         clock uncertainty           -0.164     3.104    
    SLICE_X12Y77         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.054     3.050    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[38].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2
  -------------------------------------------------------------------
                         required time                          3.050    
                         arrival time                          -2.531    
  -------------------------------------------------------------------
                         slack                                  0.519    

Slack (MET) :             0.525ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[43].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_180  {rise@2.000ns fall@4.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[43].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_180 rise@2.000ns)
  Data Path Delay:        1.067ns  (logic 0.379ns (35.515%)  route 0.688ns (64.485%))
  Logic Levels:           0  
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.991ns = ( 3.009 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.548ns = ( 1.452 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_180 rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     3.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     4.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.240    -1.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT3
                         net (fo=1, routed)           1.714     0.004    ClockManager_0/MMCM_0/n_8_MMCM_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.081     0.085 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_180/O
                         net (fo=129, routed)         1.367     1.452    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[43].MHTDC_Counter_Leading/FineCounter_0/CLK_180
    SLICE_X31Y74                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[43].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y74         FDRE (Prop_fdre_C_Q)         0.379     1.831 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[43].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/Q
                         net (fo=1, routed)           0.688     2.519    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[43].MHTDC_Counter_Leading/FineCounter_0/Stage0[2]
    SLICE_X30Y72         SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[43].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     5.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     6.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     0.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     1.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        1.262     3.009    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[43].MHTDC_Counter_Leading/FineCounter_0/TDC_SAMPLING_CLK
    SLICE_X30Y72                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[43].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/CLK
                         clock pessimism              0.253     3.262    
                         clock uncertainty           -0.164     3.098    
    SLICE_X30Y72         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.054     3.044    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[43].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2
  -------------------------------------------------------------------
                         required time                          3.044    
                         arrival time                          -2.519    
  -------------------------------------------------------------------
                         slack                                  0.525    

Slack (MET) :             0.530ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[12].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_180  {rise@2.000ns fall@4.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[12].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_180 rise@2.000ns)
  Data Path Delay:        0.908ns  (logic 0.379ns (41.757%)  route 0.529ns (58.243%))
  Logic Levels:           0  
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.987ns = ( 3.013 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.390ns = ( 1.610 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_180 rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     3.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     4.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.240    -1.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT3
                         net (fo=1, routed)           1.714     0.004    ClockManager_0/MMCM_0/n_8_MMCM_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.081     0.085 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_180/O
                         net (fo=129, routed)         1.525     1.610    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[12].MHTDC_Counter_Leading/FineCounter_0/CLK_180
    SLICE_X69Y49                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[12].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y49         FDRE (Prop_fdre_C_Q)         0.379     1.989 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[12].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/Q
                         net (fo=1, routed)           0.529     2.517    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[12].MHTDC_Counter_Leading/FineCounter_0/Stage0[2]
    SLICE_X66Y50         SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[12].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     5.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     6.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     0.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     1.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        1.266     3.013    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[12].MHTDC_Counter_Leading/FineCounter_0/TDC_SAMPLING_CLK
    SLICE_X66Y50                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[12].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/CLK
                         clock pessimism              0.253     3.266    
                         clock uncertainty           -0.164     3.102    
    SLICE_X66Y50         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.054     3.048    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[12].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2
  -------------------------------------------------------------------
                         required time                          3.048    
                         arrival time                          -2.517    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.538ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[5].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_180  {rise@2.000ns fall@4.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[5].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_180 rise@2.000ns)
  Data Path Delay:        1.046ns  (logic 0.379ns (36.229%)  route 0.667ns (63.771%))
  Logic Levels:           0  
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.001ns = ( 2.999 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.550ns = ( 1.450 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_180 rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     3.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     4.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.240    -1.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT3
                         net (fo=1, routed)           1.714     0.004    ClockManager_0/MMCM_0/n_8_MMCM_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.081     0.085 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_180/O
                         net (fo=129, routed)         1.365     1.450    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[5].MHTDC_Counter_Trailing/FineCounter_0/CLK_180
    SLICE_X29Y110                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[5].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y110        FDRE (Prop_fdre_C_Q)         0.379     1.829 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[5].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[2]/Q
                         net (fo=1, routed)           0.667     2.496    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[5].MHTDC_Counter_Trailing/FineCounter_0/Stage0[2]
    SLICE_X30Y113        SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[5].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     5.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     6.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     0.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     1.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        1.252     2.999    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[5].MHTDC_Counter_Trailing/FineCounter_0/TDC_SAMPLING_CLK
    SLICE_X30Y113                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[5].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2/CLK
                         clock pessimism              0.253     3.252    
                         clock uncertainty           -0.164     3.088    
    SLICE_X30Y113        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.054     3.034    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[5].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2
  -------------------------------------------------------------------
                         required time                          3.034    
                         arrival time                          -2.496    
  -------------------------------------------------------------------
                         slack                                  0.538    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.640ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[28].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_180  {rise@2.000ns fall@4.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[28].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.000ns  (CLK_250M_0 rise@0.000ns - CLK_250M_180 rise@2.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.377%)  route 0.170ns (54.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.397ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.710ns
    Source Clock Delay      (SCD):    -0.542ns = ( 1.458 - 2.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_180 rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     2.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     2.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.541     0.201 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT3
                         net (fo=1, routed)           0.663     0.863    ClockManager_0/MMCM_0/n_8_MMCM_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.889 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_180/O
                         net (fo=129, routed)         0.569     1.458    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[28].MHTDC_Counter_Leading/FineCounter_0/CLK_180
    SLICE_X63Y50                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[28].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y50         FDRE (Prop_fdre_C_Q)         0.141     1.599 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[28].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/Q
                         net (fo=1, routed)           0.170     1.768    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[28].MHTDC_Counter_Leading/FineCounter_0/Stage0[2]
    SLICE_X62Y48         SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[28].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        0.910    -0.710    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[28].MHTDC_Counter_Leading/FineCounter_0/TDC_SAMPLING_CLK
    SLICE_X62Y48                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[28].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/CLK
                         clock pessimism              0.565    -0.145    
                         clock uncertainty            0.164     0.019    
    SLICE_X62Y48         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.128    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[28].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2
  -------------------------------------------------------------------
                         required time                         -0.128    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  1.640    

Slack (MET) :             1.642ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[35].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_180  {rise@2.000ns fall@4.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[35].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.000ns  (CLK_250M_0 rise@0.000ns - CLK_250M_180 rise@2.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.401%)  route 0.100ns (41.599%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.554ns = ( 1.446 - 2.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_180 rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     2.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     2.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.541     0.201 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT3
                         net (fo=1, routed)           0.663     0.863    ClockManager_0/MMCM_0/n_8_MMCM_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.889 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_180/O
                         net (fo=129, routed)         0.557     1.446    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[35].MHTDC_Counter_Trailing/FineCounter_0/CLK_180
    SLICE_X53Y107                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[35].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y107        FDRE (Prop_fdre_C_Q)         0.141     1.587 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[35].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[2]/Q
                         net (fo=1, routed)           0.100     1.687    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[35].MHTDC_Counter_Trailing/FineCounter_0/Stage0[2]
    SLICE_X54Y107        SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[35].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        0.826    -0.793    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[35].MHTDC_Counter_Trailing/FineCounter_0/TDC_SAMPLING_CLK
    SLICE_X54Y107                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[35].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2/CLK
                         clock pessimism              0.565    -0.228    
                         clock uncertainty            0.164    -0.064    
    SLICE_X54Y107        SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.045    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[35].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2
  -------------------------------------------------------------------
                         required time                         -0.045    
                         arrival time                           1.687    
  -------------------------------------------------------------------
                         slack                                  1.642    

Slack (MET) :             1.642ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[43].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_180  {rise@2.000ns fall@4.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[43].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.000ns  (CLK_250M_0 rise@0.000ns - CLK_250M_180 rise@2.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.401%)  route 0.100ns (41.599%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.554ns = ( 1.446 - 2.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_180 rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     2.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     2.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.541     0.201 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT3
                         net (fo=1, routed)           0.663     0.863    ClockManager_0/MMCM_0/n_8_MMCM_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.889 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_180/O
                         net (fo=129, routed)         0.557     1.446    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[43].MHTDC_Counter_Trailing/FineCounter_0/CLK_180
    SLICE_X53Y109                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[43].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y109        FDRE (Prop_fdre_C_Q)         0.141     1.587 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[43].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[2]/Q
                         net (fo=1, routed)           0.100     1.687    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[43].MHTDC_Counter_Trailing/FineCounter_0/Stage0[2]
    SLICE_X54Y109        SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[43].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        0.826    -0.793    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[43].MHTDC_Counter_Trailing/FineCounter_0/TDC_SAMPLING_CLK
    SLICE_X54Y109                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[43].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2/CLK
                         clock pessimism              0.565    -0.228    
                         clock uncertainty            0.164    -0.064    
    SLICE_X54Y109        SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.045    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[43].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2
  -------------------------------------------------------------------
                         required time                         -0.045    
                         arrival time                           1.687    
  -------------------------------------------------------------------
                         slack                                  1.642    

Slack (MET) :             1.643ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[54].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_180  {rise@2.000ns fall@4.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[54].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.000ns  (CLK_250M_0 rise@0.000ns - CLK_250M_180 rise@2.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (57.982%)  route 0.102ns (42.018%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns
    Source Clock Delay      (SCD):    -0.507ns = ( 1.493 - 2.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_180 rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     2.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     2.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.541     0.201 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT3
                         net (fo=1, routed)           0.663     0.863    ClockManager_0/MMCM_0/n_8_MMCM_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.889 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_180/O
                         net (fo=129, routed)         0.604     1.493    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[54].MHTDC_Counter_Leading/FineCounter_0/CLK_180
    SLICE_X86Y87                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[54].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y87         FDRE (Prop_fdre_C_Q)         0.141     1.634 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[54].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/Q
                         net (fo=1, routed)           0.102     1.736    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[54].MHTDC_Counter_Leading/FineCounter_0/Stage0[2]
    SLICE_X88Y87         SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[54].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        0.875    -0.745    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[54].MHTDC_Counter_Leading/FineCounter_0/TDC_SAMPLING_CLK
    SLICE_X88Y87                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[54].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/CLK
                         clock pessimism              0.565    -0.180    
                         clock uncertainty            0.164    -0.016    
    SLICE_X88Y87         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.093    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[54].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2
  -------------------------------------------------------------------
                         required time                         -0.093    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  1.643    

Slack (MET) :             1.643ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[13].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_180  {rise@2.000ns fall@4.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[13].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.000ns  (CLK_250M_0 rise@0.000ns - CLK_250M_180 rise@2.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.401%)  route 0.100ns (41.599%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.540ns = ( 1.460 - 2.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_180 rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     2.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     2.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.541     0.201 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT3
                         net (fo=1, routed)           0.663     0.863    ClockManager_0/MMCM_0/n_8_MMCM_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.889 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_180/O
                         net (fo=129, routed)         0.571     1.460    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[13].MHTDC_Counter_Trailing/FineCounter_0/CLK_180
    SLICE_X13Y84                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[13].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y84         FDRE (Prop_fdre_C_Q)         0.141     1.601 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[13].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[2]/Q
                         net (fo=1, routed)           0.100     1.701    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[13].MHTDC_Counter_Trailing/FineCounter_0/Stage0[2]
    SLICE_X14Y84         SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[13].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        0.840    -0.780    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[13].MHTDC_Counter_Trailing/FineCounter_0/TDC_SAMPLING_CLK
    SLICE_X14Y84                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[13].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2/CLK
                         clock pessimism              0.565    -0.215    
                         clock uncertainty            0.164    -0.051    
    SLICE_X14Y84         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.058    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[13].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2
  -------------------------------------------------------------------
                         required time                         -0.058    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  1.643    

Slack (MET) :             1.643ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[18].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_180  {rise@2.000ns fall@4.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[18].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.000ns  (CLK_250M_0 rise@0.000ns - CLK_250M_180 rise@2.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.401%)  route 0.100ns (41.599%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.541ns = ( 1.459 - 2.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_180 rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     2.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     2.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.541     0.201 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT3
                         net (fo=1, routed)           0.663     0.863    ClockManager_0/MMCM_0/n_8_MMCM_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.889 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_180/O
                         net (fo=129, routed)         0.570     1.459    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[18].MHTDC_Counter_Trailing/FineCounter_0/CLK_180
    SLICE_X13Y83                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[18].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y83         FDRE (Prop_fdre_C_Q)         0.141     1.600 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[18].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[2]/Q
                         net (fo=1, routed)           0.100     1.700    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[18].MHTDC_Counter_Trailing/FineCounter_0/Stage0[2]
    SLICE_X14Y83         SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[18].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        0.839    -0.781    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[18].MHTDC_Counter_Trailing/FineCounter_0/TDC_SAMPLING_CLK
    SLICE_X14Y83                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[18].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2/CLK
                         clock pessimism              0.565    -0.216    
                         clock uncertainty            0.164    -0.052    
    SLICE_X14Y83         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.057    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[18].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2
  -------------------------------------------------------------------
                         required time                         -0.057    
                         arrival time                           1.700    
  -------------------------------------------------------------------
                         slack                                  1.643    

Slack (MET) :             1.644ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[45].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_180  {rise@2.000ns fall@4.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[45].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.000ns  (CLK_250M_0 rise@0.000ns - CLK_250M_180 rise@2.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.643%)  route 0.099ns (41.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.553ns = ( 1.447 - 2.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_180 rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     2.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     2.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.541     0.201 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT3
                         net (fo=1, routed)           0.663     0.863    ClockManager_0/MMCM_0/n_8_MMCM_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.889 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_180/O
                         net (fo=129, routed)         0.558     1.447    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[45].MHTDC_Counter_Leading/FineCounter_0/CLK_180
    SLICE_X45Y72                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[45].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y72         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[45].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/Q
                         net (fo=1, routed)           0.099     1.687    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[45].MHTDC_Counter_Leading/FineCounter_0/Stage0[2]
    SLICE_X42Y72         SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[45].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        0.825    -0.795    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[45].MHTDC_Counter_Leading/FineCounter_0/TDC_SAMPLING_CLK
    SLICE_X42Y72                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[45].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/CLK
                         clock pessimism              0.565    -0.230    
                         clock uncertainty            0.164    -0.066    
    SLICE_X42Y72         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.043    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[45].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2
  -------------------------------------------------------------------
                         required time                         -0.043    
                         arrival time                           1.687    
  -------------------------------------------------------------------
                         slack                                  1.644    

Slack (MET) :             1.644ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[61].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_180  {rise@2.000ns fall@4.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[61].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.000ns  (CLK_250M_0 rise@0.000ns - CLK_250M_180 rise@2.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.401%)  route 0.100ns (41.599%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.555ns = ( 1.445 - 2.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_180 rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     2.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     2.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.541     0.201 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT3
                         net (fo=1, routed)           0.663     0.863    ClockManager_0/MMCM_0/n_8_MMCM_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.889 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_180/O
                         net (fo=129, routed)         0.556     1.445    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[61].MHTDC_Counter_Leading/FineCounter_0/CLK_180
    SLICE_X59Y77                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[61].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y77         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[61].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/Q
                         net (fo=1, routed)           0.100     1.686    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[61].MHTDC_Counter_Leading/FineCounter_0/Stage0[2]
    SLICE_X60Y77         SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[61].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        0.824    -0.796    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[61].MHTDC_Counter_Leading/FineCounter_0/TDC_SAMPLING_CLK
    SLICE_X60Y77                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[61].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/CLK
                         clock pessimism              0.565    -0.231    
                         clock uncertainty            0.164    -0.067    
    SLICE_X60Y77         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.042    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[61].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2
  -------------------------------------------------------------------
                         required time                         -0.042    
                         arrival time                           1.686    
  -------------------------------------------------------------------
                         slack                                  1.644    

Slack (MET) :             1.648ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[3].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_180  {rise@2.000ns fall@4.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[3].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.000ns  (CLK_250M_0 rise@0.000ns - CLK_250M_180 rise@2.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.528%)  route 0.108ns (43.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.544ns = ( 1.456 - 2.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_180 rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     2.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     2.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.541     0.201 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT3
                         net (fo=1, routed)           0.663     0.863    ClockManager_0/MMCM_0/n_8_MMCM_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.889 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_180/O
                         net (fo=129, routed)         0.567     1.456    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[3].MHTDC_Counter_Trailing/FineCounter_0/CLK_180
    SLICE_X13Y110                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[3].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y110        FDRE (Prop_fdre_C_Q)         0.141     1.597 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[3].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[2]/Q
                         net (fo=1, routed)           0.108     1.705    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[3].MHTDC_Counter_Trailing/FineCounter_0/Stage0[2]
    SLICE_X12Y109        SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[3].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        0.838    -0.781    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[3].MHTDC_Counter_Trailing/FineCounter_0/TDC_SAMPLING_CLK
    SLICE_X12Y109                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[3].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2/CLK
                         clock pessimism              0.565    -0.216    
                         clock uncertainty            0.164    -0.052    
    SLICE_X12Y109        SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.057    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[3].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2
  -------------------------------------------------------------------
                         required time                         -0.057    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  1.648    

Slack (MET) :             1.648ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[44].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_180  {rise@2.000ns fall@4.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[44].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.000ns  (CLK_250M_0 rise@0.000ns - CLK_250M_180 rise@2.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.528%)  route 0.108ns (43.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.553ns = ( 1.447 - 2.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_180 rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     2.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     2.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.541     0.201 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT3
                         net (fo=1, routed)           0.663     0.863    ClockManager_0/MMCM_0/n_8_MMCM_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.889 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_180/O
                         net (fo=129, routed)         0.558     1.447    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[44].MHTDC_Counter_Trailing/FineCounter_0/CLK_180
    SLICE_X71Y113                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[44].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y113        FDRE (Prop_fdre_C_Q)         0.141     1.588 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[44].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[2]/Q
                         net (fo=1, routed)           0.108     1.696    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[44].MHTDC_Counter_Trailing/FineCounter_0/Stage0[2]
    SLICE_X70Y112        SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[44].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        0.830    -0.790    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[44].MHTDC_Counter_Trailing/FineCounter_0/TDC_SAMPLING_CLK
    SLICE_X70Y112                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[44].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2/CLK
                         clock pessimism              0.565    -0.225    
                         clock uncertainty            0.164    -0.061    
    SLICE_X70Y112        SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.048    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[44].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2
  -------------------------------------------------------------------
                         required time                         -0.048    
                         arrival time                           1.696    
  -------------------------------------------------------------------
                         slack                                  1.648    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_250M_270
  To Clock:  CLK_250M_0

Setup :            0  Failing Endpoints,  Worst Slack        0.620ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.620ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[17].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_270  {rise@3.000ns fall@5.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[17].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_250M_0 rise@8.000ns - CLK_250M_270 rise@3.000ns)
  Data Path Delay:        3.982ns  (logic 0.379ns (9.517%)  route 3.603ns (90.483%))
  Logic Levels:           0  
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.990ns = ( 3.010 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.545ns = ( 2.455 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_270 rise edge)
                                                      3.000     3.000 r  
    D18                                               0.000     3.000 r  EXTCLK50M
                         net (fo=0)                   0.000     3.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     4.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     5.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.240    -0.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT4
                         net (fo=1, routed)           1.714     1.004    ClockManager_0/MMCM_0/n_10_MMCM_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.081     1.085 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_270/O
                         net (fo=129, routed)         1.370     2.455    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[17].MHTDC_Counter_Trailing/FineCounter_0/CLK_270
    SLICE_X52Y90                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[17].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y90         FDRE (Prop_fdre_C_Q)         0.379     2.834 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[17].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/Q
                         net (fo=1, routed)           3.603     6.437    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[17].MHTDC_Counter_Trailing/FineCounter_0/Stage0[3]
    SLICE_X51Y91         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[17].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        1.263     7.010    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[17].MHTDC_Counter_Trailing/FineCounter_0/TDC_SAMPLING_CLK
    SLICE_X51Y91                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[17].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/C
                         clock pessimism              0.253     7.263    
                         clock uncertainty           -0.164     7.099    
    SLICE_X51Y91         FDRE (Setup_fdre_C_D)       -0.042     7.057    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[17].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]
  -------------------------------------------------------------------
                         required time                          7.057    
                         arrival time                          -6.437    
  -------------------------------------------------------------------
                         slack                                  0.620    

Slack (MET) :             0.705ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[2].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_270  {rise@3.000ns fall@5.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[2].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_250M_0 rise@8.000ns - CLK_250M_270 rise@3.000ns)
  Data Path Delay:        3.876ns  (logic 0.379ns (9.778%)  route 3.497ns (90.222%))
  Logic Levels:           0  
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.996ns = ( 3.004 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.547ns = ( 2.453 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_270 rise edge)
                                                      3.000     3.000 r  
    D18                                               0.000     3.000 r  EXTCLK50M
                         net (fo=0)                   0.000     3.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     4.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     5.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.240    -0.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT4
                         net (fo=1, routed)           1.714     1.004    ClockManager_0/MMCM_0/n_10_MMCM_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.081     1.085 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_270/O
                         net (fo=129, routed)         1.368     2.453    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[2].MHTDC_Counter_Trailing/FineCounter_0/CLK_270
    SLICE_X28Y105                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[2].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y105        FDRE (Prop_fdre_C_Q)         0.379     2.832 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[2].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/Q
                         net (fo=1, routed)           3.497     6.329    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[2].MHTDC_Counter_Trailing/FineCounter_0/Stage0[3]
    SLICE_X29Y105        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[2].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        1.257     7.004    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[2].MHTDC_Counter_Trailing/FineCounter_0/TDC_SAMPLING_CLK
    SLICE_X29Y105                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[2].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/C
                         clock pessimism              0.253     7.257    
                         clock uncertainty           -0.164     7.093    
    SLICE_X29Y105        FDRE (Setup_fdre_C_D)       -0.059     7.034    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[2].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]
  -------------------------------------------------------------------
                         required time                          7.034    
                         arrival time                          -6.329    
  -------------------------------------------------------------------
                         slack                                  0.705    

Slack (MET) :             0.708ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[32].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_270  {rise@3.000ns fall@5.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[32].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_250M_0 rise@8.000ns - CLK_250M_270 rise@3.000ns)
  Data Path Delay:        3.890ns  (logic 0.379ns (9.743%)  route 3.511ns (90.257%))
  Logic Levels:           0  
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.991ns = ( 3.009 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.547ns = ( 2.453 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_270 rise edge)
                                                      3.000     3.000 r  
    D18                                               0.000     3.000 r  EXTCLK50M
                         net (fo=0)                   0.000     3.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     4.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     5.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.240    -0.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT4
                         net (fo=1, routed)           1.714     1.004    ClockManager_0/MMCM_0/n_10_MMCM_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.081     1.085 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_270/O
                         net (fo=129, routed)         1.368     2.453    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[32].MHTDC_Counter_Leading/FineCounter_0/CLK_270
    SLICE_X35Y72                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[32].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y72         FDRE (Prop_fdre_C_Q)         0.379     2.832 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[32].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/Q
                         net (fo=1, routed)           3.511     6.342    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[32].MHTDC_Counter_Leading/FineCounter_0/Stage0[3]
    SLICE_X31Y72         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[32].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        1.262     7.009    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[32].MHTDC_Counter_Leading/FineCounter_0/TDC_SAMPLING_CLK
    SLICE_X31Y72                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[32].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]/C
                         clock pessimism              0.253     7.262    
                         clock uncertainty           -0.164     7.098    
    SLICE_X31Y72         FDRE (Setup_fdre_C_D)       -0.047     7.051    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[32].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]
  -------------------------------------------------------------------
                         required time                          7.051    
                         arrival time                          -6.342    
  -------------------------------------------------------------------
                         slack                                  0.708    

Slack (MET) :             0.756ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[26].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_270  {rise@3.000ns fall@5.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[26].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_250M_0 rise@8.000ns - CLK_250M_270 rise@3.000ns)
  Data Path Delay:        3.826ns  (logic 0.379ns (9.907%)  route 3.447ns (90.093%))
  Logic Levels:           0  
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.996ns = ( 3.004 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.548ns = ( 2.452 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_270 rise edge)
                                                      3.000     3.000 r  
    D18                                               0.000     3.000 r  EXTCLK50M
                         net (fo=0)                   0.000     3.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     4.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     5.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.240    -0.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT4
                         net (fo=1, routed)           1.714     1.004    ClockManager_0/MMCM_0/n_10_MMCM_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.081     1.085 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_270/O
                         net (fo=129, routed)         1.367     2.452    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[26].MHTDC_Counter_Trailing/FineCounter_0/CLK_270
    SLICE_X28Y106                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[26].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y106        FDRE (Prop_fdre_C_Q)         0.379     2.831 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[26].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/Q
                         net (fo=1, routed)           3.447     6.278    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[26].MHTDC_Counter_Trailing/FineCounter_0/Stage0[3]
    SLICE_X29Y106        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[26].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        1.257     7.004    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[26].MHTDC_Counter_Trailing/FineCounter_0/TDC_SAMPLING_CLK
    SLICE_X29Y106                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[26].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/C
                         clock pessimism              0.253     7.257    
                         clock uncertainty           -0.164     7.093    
    SLICE_X29Y106        FDRE (Setup_fdre_C_D)       -0.059     7.034    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[26].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]
  -------------------------------------------------------------------
                         required time                          7.034    
                         arrival time                          -6.278    
  -------------------------------------------------------------------
                         slack                                  0.756    

Slack (MET) :             0.765ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[1].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_270  {rise@3.000ns fall@5.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[1].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_250M_0 rise@8.000ns - CLK_250M_270 rise@3.000ns)
  Data Path Delay:        3.834ns  (logic 0.379ns (9.886%)  route 3.455ns (90.114%))
  Logic Levels:           0  
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.000ns = ( 3.000 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.552ns = ( 2.448 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_270 rise edge)
                                                      3.000     3.000 r  
    D18                                               0.000     3.000 r  EXTCLK50M
                         net (fo=0)                   0.000     3.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     4.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     5.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.240    -0.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT4
                         net (fo=1, routed)           1.714     1.004    ClockManager_0/MMCM_0/n_10_MMCM_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.081     1.085 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_270/O
                         net (fo=129, routed)         1.363     2.448    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[1].MHTDC_Counter_Trailing/FineCounter_0/CLK_270
    SLICE_X39Y103                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[1].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y103        FDRE (Prop_fdre_C_Q)         0.379     2.827 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[1].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/Q
                         net (fo=1, routed)           3.455     6.282    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[1].MHTDC_Counter_Trailing/FineCounter_0/Stage0[3]
    SLICE_X41Y103        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[1].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        1.253     7.000    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[1].MHTDC_Counter_Trailing/FineCounter_0/TDC_SAMPLING_CLK
    SLICE_X41Y103                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[1].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/C
                         clock pessimism              0.253     7.253    
                         clock uncertainty           -0.164     7.089    
    SLICE_X41Y103        FDRE (Setup_fdre_C_D)       -0.042     7.047    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[1].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]
  -------------------------------------------------------------------
                         required time                          7.047    
                         arrival time                          -6.282    
  -------------------------------------------------------------------
                         slack                                  0.765    

Slack (MET) :             0.775ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[25].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_270  {rise@3.000ns fall@5.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[25].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_250M_0 rise@8.000ns - CLK_250M_270 rise@3.000ns)
  Data Path Delay:        3.830ns  (logic 0.379ns (9.896%)  route 3.451ns (90.104%))
  Logic Levels:           0  
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.012ns = ( 2.988 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.567ns = ( 2.433 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_270 rise edge)
                                                      3.000     3.000 r  
    D18                                               0.000     3.000 r  EXTCLK50M
                         net (fo=0)                   0.000     3.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     4.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     5.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.240    -0.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT4
                         net (fo=1, routed)           1.714     1.004    ClockManager_0/MMCM_0/n_10_MMCM_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.081     1.085 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_270/O
                         net (fo=129, routed)         1.348     2.433    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[25].MHTDC_Counter_Trailing/FineCounter_0/CLK_270
    SLICE_X40Y121                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[25].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y121        FDRE (Prop_fdre_C_Q)         0.379     2.812 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[25].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/Q
                         net (fo=1, routed)           3.451     6.263    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[25].MHTDC_Counter_Trailing/FineCounter_0/Stage0[3]
    SLICE_X39Y121        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[25].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        1.241     6.988    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[25].MHTDC_Counter_Trailing/FineCounter_0/TDC_SAMPLING_CLK
    SLICE_X39Y121                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[25].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/C
                         clock pessimism              0.253     7.241    
                         clock uncertainty           -0.164     7.077    
    SLICE_X39Y121        FDRE (Setup_fdre_C_D)       -0.039     7.038    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[25].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]
  -------------------------------------------------------------------
                         required time                          7.038    
                         arrival time                          -6.263    
  -------------------------------------------------------------------
                         slack                                  0.775    

Slack (MET) :             0.793ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[34].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_270  {rise@3.000ns fall@5.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[34].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_250M_0 rise@8.000ns - CLK_250M_270 rise@3.000ns)
  Data Path Delay:        3.806ns  (logic 0.433ns (11.376%)  route 3.373ns (88.624%))
  Logic Levels:           0  
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.021ns = ( 2.979 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.578ns = ( 2.422 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_270 rise edge)
                                                      3.000     3.000 r  
    D18                                               0.000     3.000 r  EXTCLK50M
                         net (fo=0)                   0.000     3.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     4.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     5.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.240    -0.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT4
                         net (fo=1, routed)           1.714     1.004    ClockManager_0/MMCM_0/n_10_MMCM_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.081     1.085 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_270/O
                         net (fo=129, routed)         1.337     2.422    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[34].MHTDC_Counter_Trailing/FineCounter_0/CLK_270
    SLICE_X56Y122                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[34].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y122        FDRE (Prop_fdre_C_Q)         0.433     2.855 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[34].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/Q
                         net (fo=1, routed)           3.373     6.228    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[34].MHTDC_Counter_Trailing/FineCounter_0/Stage0[3]
    SLICE_X57Y122        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[34].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        1.232     6.979    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[34].MHTDC_Counter_Trailing/FineCounter_0/TDC_SAMPLING_CLK
    SLICE_X57Y122                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[34].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/C
                         clock pessimism              0.253     7.232    
                         clock uncertainty           -0.164     7.068    
    SLICE_X57Y122        FDRE (Setup_fdre_C_D)       -0.047     7.021    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[34].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]
  -------------------------------------------------------------------
                         required time                          7.021    
                         arrival time                          -6.228    
  -------------------------------------------------------------------
                         slack                                  0.793    

Slack (MET) :             0.833ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[58].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_270  {rise@3.000ns fall@5.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[58].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_250M_0 rise@8.000ns - CLK_250M_270 rise@3.000ns)
  Data Path Delay:        3.800ns  (logic 0.379ns (9.973%)  route 3.421ns (90.027%))
  Logic Levels:           0  
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.927ns = ( 3.073 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.495ns = ( 2.505 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_270 rise edge)
                                                      3.000     3.000 r  
    D18                                               0.000     3.000 r  EXTCLK50M
                         net (fo=0)                   0.000     3.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     4.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     5.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.240    -0.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT4
                         net (fo=1, routed)           1.714     1.004    ClockManager_0/MMCM_0/n_10_MMCM_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.081     1.085 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_270/O
                         net (fo=129, routed)         1.420     2.505    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[58].MHTDC_Counter_Trailing/FineCounter_0/CLK_270
    SLICE_X77Y119                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[58].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y119        FDRE (Prop_fdre_C_Q)         0.379     2.884 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[58].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/Q
                         net (fo=1, routed)           3.421     6.305    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[58].MHTDC_Counter_Trailing/FineCounter_0/Stage0[3]
    SLICE_X83Y118        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[58].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        1.326     7.073    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[58].MHTDC_Counter_Trailing/FineCounter_0/TDC_SAMPLING_CLK
    SLICE_X83Y118                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[58].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/C
                         clock pessimism              0.253     7.326    
                         clock uncertainty           -0.164     7.162    
    SLICE_X83Y118        FDRE (Setup_fdre_C_D)       -0.024     7.138    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[58].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]
  -------------------------------------------------------------------
                         required time                          7.138    
                         arrival time                          -6.305    
  -------------------------------------------------------------------
                         slack                                  0.833    

Slack (MET) :             0.833ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[4].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_270  {rise@3.000ns fall@5.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[4].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_250M_0 rise@8.000ns - CLK_250M_270 rise@3.000ns)
  Data Path Delay:        3.776ns  (logic 0.379ns (10.037%)  route 3.397ns (89.963%))
  Logic Levels:           0  
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.996ns = ( 3.004 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.548ns = ( 2.452 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_270 rise edge)
                                                      3.000     3.000 r  
    D18                                               0.000     3.000 r  EXTCLK50M
                         net (fo=0)                   0.000     3.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     4.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     5.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.240    -0.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT4
                         net (fo=1, routed)           1.714     1.004    ClockManager_0/MMCM_0/n_10_MMCM_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.081     1.085 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_270/O
                         net (fo=129, routed)         1.367     2.452    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[4].MHTDC_Counter_Trailing/FineCounter_0/CLK_270
    SLICE_X28Y106                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[4].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y106        FDRE (Prop_fdre_C_Q)         0.379     2.831 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[4].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/Q
                         net (fo=1, routed)           3.397     6.228    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[4].MHTDC_Counter_Trailing/FineCounter_0/Stage0[3]
    SLICE_X28Y107        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[4].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        1.257     7.004    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[4].MHTDC_Counter_Trailing/FineCounter_0/TDC_SAMPLING_CLK
    SLICE_X28Y107                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[4].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/C
                         clock pessimism              0.253     7.257    
                         clock uncertainty           -0.164     7.093    
    SLICE_X28Y107        FDRE (Setup_fdre_C_D)       -0.032     7.061    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[4].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]
  -------------------------------------------------------------------
                         required time                          7.061    
                         arrival time                          -6.228    
  -------------------------------------------------------------------
                         slack                                  0.833    

Slack (MET) :             0.849ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[35].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_270  {rise@3.000ns fall@5.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[35].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_250M_0 rise@8.000ns - CLK_250M_270 rise@3.000ns)
  Data Path Delay:        3.761ns  (logic 0.379ns (10.077%)  route 3.382ns (89.923%))
  Logic Levels:           0  
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.011ns = ( 2.989 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.564ns = ( 2.436 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_270 rise edge)
                                                      3.000     3.000 r  
    D18                                               0.000     3.000 r  EXTCLK50M
                         net (fo=0)                   0.000     3.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     4.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     5.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.240    -0.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT4
                         net (fo=1, routed)           1.714     1.004    ClockManager_0/MMCM_0/n_10_MMCM_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.081     1.085 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_270/O
                         net (fo=129, routed)         1.351     2.436    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[35].MHTDC_Counter_Trailing/FineCounter_0/CLK_270
    SLICE_X52Y107                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[35].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y107        FDRE (Prop_fdre_C_Q)         0.379     2.815 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[35].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/Q
                         net (fo=1, routed)           3.382     6.197    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[35].MHTDC_Counter_Trailing/FineCounter_0/Stage0[3]
    SLICE_X52Y106        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[35].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        1.242     6.989    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[35].MHTDC_Counter_Trailing/FineCounter_0/TDC_SAMPLING_CLK
    SLICE_X52Y106                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[35].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/C
                         clock pessimism              0.253     7.242    
                         clock uncertainty           -0.164     7.078    
    SLICE_X52Y106        FDRE (Setup_fdre_C_D)       -0.032     7.046    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[35].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]
  -------------------------------------------------------------------
                         required time                          7.046    
                         arrival time                          -6.197    
  -------------------------------------------------------------------
                         slack                                  0.849    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[37].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_270  {rise@3.000ns fall@5.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[37].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_270 rise@3.000ns)
  Data Path Delay:        1.603ns  (logic 0.141ns (8.798%)  route 1.462ns (91.202%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.555ns = ( 2.445 - 3.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_270 rise edge)
                                                      3.000     3.000 r  
    D18                                               0.000     3.000 r  EXTCLK50M
                         net (fo=0)                   0.000     3.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     3.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     3.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.541     1.201 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT4
                         net (fo=1, routed)           0.663     1.863    ClockManager_0/MMCM_0/n_10_MMCM_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     1.889 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_270/O
                         net (fo=129, routed)         0.556     2.445    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[37].MHTDC_Counter_Leading/FineCounter_0/CLK_270
    SLICE_X39Y73                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[37].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y73         FDRE (Prop_fdre_C_Q)         0.141     2.586 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[37].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/Q
                         net (fo=1, routed)           1.462     4.047    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[37].MHTDC_Counter_Leading/FineCounter_0/Stage0[3]
    SLICE_X40Y73         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[37].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     4.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     4.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334     1.636 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716     2.351    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     2.380 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        0.825     3.205    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[37].MHTDC_Counter_Leading/FineCounter_0/TDC_SAMPLING_CLK
    SLICE_X40Y73                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[37].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]/C
                         clock pessimism              0.565     3.770    
                         clock uncertainty            0.164     3.934    
    SLICE_X40Y73         FDRE (Hold_fdre_C_D)         0.047     3.981    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[37].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.981    
                         arrival time                           4.047    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[18].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_270  {rise@3.000ns fall@5.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[18].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_270 rise@3.000ns)
  Data Path Delay:        1.618ns  (logic 0.141ns (8.713%)  route 1.477ns (91.287%))
  Logic Levels:           0  
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.505ns = ( 2.495 - 3.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_270 rise edge)
                                                      3.000     3.000 r  
    D18                                               0.000     3.000 r  EXTCLK50M
                         net (fo=0)                   0.000     3.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     3.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     3.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.541     1.201 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT4
                         net (fo=1, routed)           0.663     1.863    ClockManager_0/MMCM_0/n_10_MMCM_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     1.889 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_270/O
                         net (fo=129, routed)         0.606     2.495    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[18].MHTDC_Counter_Leading/FineCounter_0/CLK_270
    SLICE_X87Y57                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[18].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y57         FDRE (Prop_fdre_C_Q)         0.141     2.636 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[18].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/Q
                         net (fo=1, routed)           1.477     4.113    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[18].MHTDC_Counter_Leading/FineCounter_0/Stage0[3]
    SLICE_X86Y58         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[18].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     4.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     4.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334     1.636 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716     2.351    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     2.380 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        0.878     3.258    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[18].MHTDC_Counter_Leading/FineCounter_0/TDC_SAMPLING_CLK
    SLICE_X86Y58                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[18].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]/C
                         clock pessimism              0.565     3.823    
                         clock uncertainty            0.164     3.987    
    SLICE_X86Y58         FDRE (Hold_fdre_C_D)         0.059     4.046    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[18].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.046    
                         arrival time                           4.113    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[38].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_270  {rise@3.000ns fall@5.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[38].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_270 rise@3.000ns)
  Data Path Delay:        1.602ns  (logic 0.141ns (8.799%)  route 1.461ns (91.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.553ns = ( 2.447 - 3.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_270 rise edge)
                                                      3.000     3.000 r  
    D18                                               0.000     3.000 r  EXTCLK50M
                         net (fo=0)                   0.000     3.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     3.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     3.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.541     1.201 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT4
                         net (fo=1, routed)           0.663     1.863    ClockManager_0/MMCM_0/n_10_MMCM_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     1.889 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_270/O
                         net (fo=129, routed)         0.558     2.447    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[38].MHTDC_Counter_Leading/FineCounter_0/CLK_270
    SLICE_X39Y77                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[38].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y77         FDRE (Prop_fdre_C_Q)         0.141     2.588 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[38].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/Q
                         net (fo=1, routed)           1.461     4.049    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[38].MHTDC_Counter_Leading/FineCounter_0/Stage0[3]
    SLICE_X39Y76         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[38].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     4.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     4.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334     1.636 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716     2.351    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     2.380 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        0.825     3.205    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[38].MHTDC_Counter_Leading/FineCounter_0/TDC_SAMPLING_CLK
    SLICE_X39Y76                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[38].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]/C
                         clock pessimism              0.565     3.770    
                         clock uncertainty            0.164     3.934    
    SLICE_X39Y76         FDRE (Hold_fdre_C_D)         0.047     3.981    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[38].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.981    
                         arrival time                           4.049    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[36].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_270  {rise@3.000ns fall@5.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[36].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_270 rise@3.000ns)
  Data Path Delay:        1.627ns  (logic 0.141ns (8.665%)  route 1.486ns (91.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.555ns = ( 2.445 - 3.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_270 rise edge)
                                                      3.000     3.000 r  
    D18                                               0.000     3.000 r  EXTCLK50M
                         net (fo=0)                   0.000     3.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     3.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     3.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.541     1.201 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT4
                         net (fo=1, routed)           0.663     1.863    ClockManager_0/MMCM_0/n_10_MMCM_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     1.889 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_270/O
                         net (fo=129, routed)         0.556     2.445    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[36].MHTDC_Counter_Leading/FineCounter_0/CLK_270
    SLICE_X39Y73                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[36].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y73         FDRE (Prop_fdre_C_Q)         0.141     2.586 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[36].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/Q
                         net (fo=1, routed)           1.486     4.072    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[36].MHTDC_Counter_Leading/FineCounter_0/Stage0[3]
    SLICE_X40Y73         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[36].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     4.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     4.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334     1.636 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716     2.351    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     2.380 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        0.825     3.205    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[36].MHTDC_Counter_Leading/FineCounter_0/TDC_SAMPLING_CLK
    SLICE_X40Y73                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[36].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]/C
                         clock pessimism              0.565     3.770    
                         clock uncertainty            0.164     3.934    
    SLICE_X40Y73         FDRE (Hold_fdre_C_D)         0.061     3.995    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[36].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.995    
                         arrival time                           4.072    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[35].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_270  {rise@3.000ns fall@5.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[35].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_270 rise@3.000ns)
  Data Path Delay:        1.641ns  (logic 0.141ns (8.592%)  route 1.500ns (91.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.553ns = ( 2.447 - 3.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_270 rise edge)
                                                      3.000     3.000 r  
    D18                                               0.000     3.000 r  EXTCLK50M
                         net (fo=0)                   0.000     3.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     3.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     3.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.541     1.201 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT4
                         net (fo=1, routed)           0.663     1.863    ClockManager_0/MMCM_0/n_10_MMCM_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     1.889 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_270/O
                         net (fo=129, routed)         0.558     2.447    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[35].MHTDC_Counter_Leading/FineCounter_0/CLK_270
    SLICE_X45Y71                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[35].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y71         FDRE (Prop_fdre_C_Q)         0.141     2.588 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[35].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/Q
                         net (fo=1, routed)           1.500     4.088    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[35].MHTDC_Counter_Leading/FineCounter_0/Stage0[3]
    SLICE_X41Y71         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[35].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     4.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     4.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334     1.636 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716     2.351    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     2.380 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        0.828     3.208    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[35].MHTDC_Counter_Leading/FineCounter_0/TDC_SAMPLING_CLK
    SLICE_X41Y71                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[35].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]/C
                         clock pessimism              0.565     3.773    
                         clock uncertainty            0.164     3.937    
    SLICE_X41Y71         FDRE (Hold_fdre_C_D)         0.072     4.009    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[35].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.009    
                         arrival time                           4.088    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[6].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_270  {rise@3.000ns fall@5.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[6].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_270 rise@3.000ns)
  Data Path Delay:        1.645ns  (logic 0.141ns (8.572%)  route 1.504ns (91.428%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.552ns = ( 2.448 - 3.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_270 rise edge)
                                                      3.000     3.000 r  
    D18                                               0.000     3.000 r  EXTCLK50M
                         net (fo=0)                   0.000     3.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     3.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     3.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.541     1.201 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT4
                         net (fo=1, routed)           0.663     1.863    ClockManager_0/MMCM_0/n_10_MMCM_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     1.889 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_270/O
                         net (fo=129, routed)         0.559     2.448    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[6].MHTDC_Counter_Leading/FineCounter_0/CLK_270
    SLICE_X57Y67                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[6].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y67         FDRE (Prop_fdre_C_Q)         0.141     2.589 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[6].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/Q
                         net (fo=1, routed)           1.504     4.093    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[6].MHTDC_Counter_Leading/FineCounter_0/Stage0[3]
    SLICE_X57Y65         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[6].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     4.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     4.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334     1.636 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716     2.351    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     2.380 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        0.829     3.209    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[6].MHTDC_Counter_Leading/FineCounter_0/TDC_SAMPLING_CLK
    SLICE_X57Y65                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[6].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]/C
                         clock pessimism              0.565     3.774    
                         clock uncertainty            0.164     3.938    
    SLICE_X57Y65         FDRE (Hold_fdre_C_D)         0.071     4.009    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[6].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.009    
                         arrival time                           4.093    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[3].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_270  {rise@3.000ns fall@5.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[3].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_270 rise@3.000ns)
  Data Path Delay:        1.646ns  (logic 0.141ns (8.565%)  route 1.505ns (91.435%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.553ns = ( 2.447 - 3.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_270 rise edge)
                                                      3.000     3.000 r  
    D18                                               0.000     3.000 r  EXTCLK50M
                         net (fo=0)                   0.000     3.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     3.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     3.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.541     1.201 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT4
                         net (fo=1, routed)           0.663     1.863    ClockManager_0/MMCM_0/n_10_MMCM_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     1.889 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_270/O
                         net (fo=129, routed)         0.558     2.447    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[3].MHTDC_Counter_Leading/FineCounter_0/CLK_270
    SLICE_X44Y72                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[3].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y72         FDRE (Prop_fdre_C_Q)         0.141     2.588 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[3].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/Q
                         net (fo=1, routed)           1.505     4.093    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[3].MHTDC_Counter_Leading/FineCounter_0/Stage0[3]
    SLICE_X45Y73         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[3].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     4.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     4.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334     1.636 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716     2.351    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     2.380 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        0.823     3.203    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[3].MHTDC_Counter_Leading/FineCounter_0/TDC_SAMPLING_CLK
    SLICE_X45Y73                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[3].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]/C
                         clock pessimism              0.565     3.768    
                         clock uncertainty            0.164     3.932    
    SLICE_X45Y73         FDRE (Hold_fdre_C_D)         0.072     4.004    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[3].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.004    
                         arrival time                           4.093    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[61].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_270  {rise@3.000ns fall@5.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[61].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_270 rise@3.000ns)
  Data Path Delay:        1.673ns  (logic 0.141ns (8.427%)  route 1.532ns (91.573%))
  Logic Levels:           0  
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.528ns = ( 2.472 - 3.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_270 rise edge)
                                                      3.000     3.000 r  
    D18                                               0.000     3.000 r  EXTCLK50M
                         net (fo=0)                   0.000     3.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     3.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     3.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.541     1.201 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT4
                         net (fo=1, routed)           0.663     1.863    ClockManager_0/MMCM_0/n_10_MMCM_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     1.889 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_270/O
                         net (fo=129, routed)         0.583     2.472    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[61].MHTDC_Counter_Trailing/FineCounter_0/CLK_270
    SLICE_X77Y119                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[61].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y119        FDRE (Prop_fdre_C_Q)         0.141     2.613 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[61].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/Q
                         net (fo=1, routed)           1.532     4.145    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[61].MHTDC_Counter_Trailing/FineCounter_0/Stage0[3]
    SLICE_X80Y120        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[61].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     4.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     4.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334     1.636 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716     2.351    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     2.380 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        0.856     3.237    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[61].MHTDC_Counter_Trailing/FineCounter_0/TDC_SAMPLING_CLK
    SLICE_X80Y120                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[61].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/C
                         clock pessimism              0.565     3.802    
                         clock uncertainty            0.164     3.966    
    SLICE_X80Y120        FDRE (Hold_fdre_C_D)         0.089     4.055    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[61].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.055    
                         arrival time                           4.145    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[0].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_270  {rise@3.000ns fall@5.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[0].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_270 rise@3.000ns)
  Data Path Delay:        1.652ns  (logic 0.141ns (8.537%)  route 1.511ns (91.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.553ns = ( 2.447 - 3.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_270 rise edge)
                                                      3.000     3.000 r  
    D18                                               0.000     3.000 r  EXTCLK50M
                         net (fo=0)                   0.000     3.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     3.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     3.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.541     1.201 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT4
                         net (fo=1, routed)           0.663     1.863    ClockManager_0/MMCM_0/n_10_MMCM_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     1.889 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_270/O
                         net (fo=129, routed)         0.558     2.447    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[0].MHTDC_Counter_Leading/FineCounter_0/CLK_270
    SLICE_X44Y72                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[0].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y72         FDRE (Prop_fdre_C_Q)         0.141     2.588 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[0].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/Q
                         net (fo=1, routed)           1.511     4.098    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[0].MHTDC_Counter_Leading/FineCounter_0/Stage0[3]
    SLICE_X40Y72         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[0].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     4.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     4.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334     1.636 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716     2.351    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     2.380 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        0.827     3.207    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[0].MHTDC_Counter_Leading/FineCounter_0/TDC_SAMPLING_CLK
    SLICE_X40Y72                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[0].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]/C
                         clock pessimism              0.565     3.772    
                         clock uncertainty            0.164     3.936    
    SLICE_X40Y72         FDRE (Hold_fdre_C_D)         0.066     4.002    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[0].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.002    
                         arrival time                           4.098    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[47].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_270  {rise@3.000ns fall@5.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[47].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_270 rise@3.000ns)
  Data Path Delay:        1.663ns  (logic 0.141ns (8.480%)  route 1.522ns (91.520%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.553ns = ( 2.447 - 3.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_270 rise edge)
                                                      3.000     3.000 r  
    D18                                               0.000     3.000 r  EXTCLK50M
                         net (fo=0)                   0.000     3.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     3.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     3.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.541     1.201 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT4
                         net (fo=1, routed)           0.663     1.863    ClockManager_0/MMCM_0/n_10_MMCM_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     1.889 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_270/O
                         net (fo=129, routed)         0.558     2.447    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[47].MHTDC_Counter_Leading/FineCounter_0/CLK_270
    SLICE_X39Y77                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[47].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y77         FDRE (Prop_fdre_C_Q)         0.141     2.588 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[47].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/Q
                         net (fo=1, routed)           1.522     4.110    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[47].MHTDC_Counter_Leading/FineCounter_0/Stage0[3]
    SLICE_X39Y76         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[47].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     4.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     4.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334     1.636 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716     2.351    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     2.380 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        0.825     3.205    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[47].MHTDC_Counter_Leading/FineCounter_0/TDC_SAMPLING_CLK
    SLICE_X39Y76                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[47].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]/C
                         clock pessimism              0.565     3.770    
                         clock uncertainty            0.164     3.934    
    SLICE_X39Y76         FDRE (Hold_fdre_C_D)         0.078     4.012    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[47].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.012    
                         arrival time                           4.110    
  -------------------------------------------------------------------
                         slack                                  0.097    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_250M_90
  To Clock:  CLK_250M_0

Setup :            0  Failing Endpoints,  Worst Slack        1.437ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.646ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.437ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[10].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_90  {rise@1.000ns fall@3.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[10].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_90 rise@1.000ns)
  Data Path Delay:        1.145ns  (logic 0.379ns (33.087%)  route 0.766ns (66.913%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.847ns = ( 3.153 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.390ns = ( 0.610 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_90 rise edge)
                                                      1.000     1.000 r  
    D18                                               0.000     1.000 r  EXTCLK50M
                         net (fo=0)                   0.000     1.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     2.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     3.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.240    -2.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT2
                         net (fo=1, routed)           1.714    -0.996    ClockManager_0/MMCM_0/n_6_MMCM_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.081    -0.915 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_90/O
                         net (fo=129, routed)         1.525     0.610    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[10].MHTDC_Counter_Leading/FineCounter_0/CLK_90
    SLICE_X71Y48                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[10].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y48         FDRE (Prop_fdre_C_Q)         0.379     0.989 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[10].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/Q
                         net (fo=1, routed)           0.766     1.755    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[10].MHTDC_Counter_Leading/FineCounter_0/Stage0[1]
    SLICE_X70Y49         SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[10].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     5.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     6.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     0.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     1.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        1.406     3.153    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[10].MHTDC_Counter_Leading/FineCounter_0/TDC_SAMPLING_CLK
    SLICE_X70Y49                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[10].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/CLK
                         clock pessimism              0.253     3.406    
                         clock uncertainty           -0.164     3.242    
    SLICE_X70Y49         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.050     3.192    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[10].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                          3.192    
                         arrival time                          -1.755    
  -------------------------------------------------------------------
                         slack                                  1.437    

Slack (MET) :             1.493ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[41].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_90  {rise@1.000ns fall@3.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[41].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_90 rise@1.000ns)
  Data Path Delay:        1.103ns  (logic 0.433ns (39.267%)  route 0.670ns (60.733%))
  Logic Levels:           0  
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.014ns = ( 2.986 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.571ns = ( 0.429 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_90 rise edge)
                                                      1.000     1.000 r  
    D18                                               0.000     1.000 r  EXTCLK50M
                         net (fo=0)                   0.000     1.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     2.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     3.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.240    -2.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT2
                         net (fo=1, routed)           1.714    -0.996    ClockManager_0/MMCM_0/n_6_MMCM_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.081    -0.915 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_90/O
                         net (fo=129, routed)         1.344     0.429    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[41].MHTDC_Counter_Trailing/FineCounter_0/CLK_90
    SLICE_X60Y119                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[41].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y119        FDRE (Prop_fdre_C_Q)         0.433     0.862 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[41].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[1]/Q
                         net (fo=1, routed)           0.670     1.532    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[41].MHTDC_Counter_Trailing/FineCounter_0/Stage0[1]
    SLICE_X60Y116        SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[41].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     5.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     6.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     0.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     1.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        1.239     2.986    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[41].MHTDC_Counter_Trailing/FineCounter_0/TDC_SAMPLING_CLK
    SLICE_X60Y116                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[41].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2/CLK
                         clock pessimism              0.253     3.239    
                         clock uncertainty           -0.164     3.075    
    SLICE_X60Y116        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.050     3.025    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[41].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                          3.025    
                         arrival time                          -1.532    
  -------------------------------------------------------------------
                         slack                                  1.493    

Slack (MET) :             1.519ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[35].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_90  {rise@1.000ns fall@3.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[35].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_90 rise@1.000ns)
  Data Path Delay:        1.077ns  (logic 0.379ns (35.187%)  route 0.698ns (64.813%))
  Logic Levels:           0  
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.983ns = ( 3.017 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.540ns = ( 0.460 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_90 rise edge)
                                                      1.000     1.000 r  
    D18                                               0.000     1.000 r  EXTCLK50M
                         net (fo=0)                   0.000     1.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     2.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     3.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.240    -2.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT2
                         net (fo=1, routed)           1.714    -0.996    ClockManager_0/MMCM_0/n_6_MMCM_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.081    -0.915 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_90/O
                         net (fo=129, routed)         1.375     0.460    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[35].MHTDC_Counter_Leading/FineCounter_0/CLK_90
    SLICE_X36Y66                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[35].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y66         FDRE (Prop_fdre_C_Q)         0.379     0.839 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[35].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/Q
                         net (fo=1, routed)           0.698     1.537    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[35].MHTDC_Counter_Leading/FineCounter_0/Stage0[1]
    SLICE_X34Y62         SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[35].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     5.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     6.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     0.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     1.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        1.270     3.017    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[35].MHTDC_Counter_Leading/FineCounter_0/TDC_SAMPLING_CLK
    SLICE_X34Y62                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[35].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/CLK
                         clock pessimism              0.253     3.270    
                         clock uncertainty           -0.164     3.106    
    SLICE_X34Y62         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.050     3.056    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[35].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                          3.056    
                         arrival time                          -1.537    
  -------------------------------------------------------------------
                         slack                                  1.519    

Slack (MET) :             1.541ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[48].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_90  {rise@1.000ns fall@3.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[48].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_90 rise@1.000ns)
  Data Path Delay:        1.059ns  (logic 0.433ns (40.900%)  route 0.626ns (59.100%))
  Logic Levels:           0  
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.929ns = ( 3.071 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.490ns = ( 0.510 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_90 rise edge)
                                                      1.000     1.000 r  
    D18                                               0.000     1.000 r  EXTCLK50M
                         net (fo=0)                   0.000     1.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     2.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     3.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.240    -2.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT2
                         net (fo=1, routed)           1.714    -0.996    ClockManager_0/MMCM_0/n_6_MMCM_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.081    -0.915 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_90/O
                         net (fo=129, routed)         1.425     0.510    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[48].MHTDC_Counter_Trailing/FineCounter_0/CLK_90
    SLICE_X78Y118                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[48].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y118        FDRE (Prop_fdre_C_Q)         0.433     0.943 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[48].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[1]/Q
                         net (fo=1, routed)           0.626     1.569    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[48].MHTDC_Counter_Trailing/FineCounter_0/Stage0[1]
    SLICE_X88Y121        SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[48].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     5.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     6.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     0.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     1.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        1.324     3.071    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[48].MHTDC_Counter_Trailing/FineCounter_0/TDC_SAMPLING_CLK
    SLICE_X88Y121                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[48].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2/CLK
                         clock pessimism              0.253     3.324    
                         clock uncertainty           -0.164     3.160    
    SLICE_X88Y121        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.050     3.110    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[48].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                          3.110    
                         arrival time                          -1.569    
  -------------------------------------------------------------------
                         slack                                  1.541    

Slack (MET) :             1.545ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[8].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_90  {rise@1.000ns fall@3.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[8].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_90 rise@1.000ns)
  Data Path Delay:        1.046ns  (logic 0.379ns (36.216%)  route 0.667ns (63.784%))
  Logic Levels:           0  
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.906ns = ( 3.094 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.458ns = ( 0.542 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_90 rise edge)
                                                      1.000     1.000 r  
    D18                                               0.000     1.000 r  EXTCLK50M
                         net (fo=0)                   0.000     1.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     2.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     3.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.240    -2.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT2
                         net (fo=1, routed)           1.714    -0.996    ClockManager_0/MMCM_0/n_6_MMCM_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.081    -0.915 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_90/O
                         net (fo=129, routed)         1.457     0.542    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[8].MHTDC_Counter_Trailing/FineCounter_0/CLK_90
    SLICE_X7Y93                                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[8].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y93          FDRE (Prop_fdre_C_Q)         0.379     0.921 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[8].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[1]/Q
                         net (fo=1, routed)           0.667     1.588    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[8].MHTDC_Counter_Trailing/FineCounter_0/Stage0[1]
    SLICE_X6Y93          SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[8].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     5.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     6.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     0.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     1.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        1.347     3.094    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[8].MHTDC_Counter_Trailing/FineCounter_0/TDC_SAMPLING_CLK
    SLICE_X6Y93                                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[8].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2/CLK
                         clock pessimism              0.253     3.347    
                         clock uncertainty           -0.164     3.183    
    SLICE_X6Y93          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.050     3.133    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[8].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                          3.133    
                         arrival time                          -1.588    
  -------------------------------------------------------------------
                         slack                                  1.545    

Slack (MET) :             1.547ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[31].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_90  {rise@1.000ns fall@3.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[31].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_90 rise@1.000ns)
  Data Path Delay:        1.042ns  (logic 0.379ns (36.382%)  route 0.663ns (63.618%))
  Logic Levels:           0  
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.984ns = ( 3.016 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.534ns = ( 0.466 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_90 rise edge)
                                                      1.000     1.000 r  
    D18                                               0.000     1.000 r  EXTCLK50M
                         net (fo=0)                   0.000     1.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     2.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     3.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.240    -2.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT2
                         net (fo=1, routed)           1.714    -0.996    ClockManager_0/MMCM_0/n_6_MMCM_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.081    -0.915 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_90/O
                         net (fo=129, routed)         1.381     0.466    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[31].MHTDC_Counter_Leading/FineCounter_0/CLK_90
    SLICE_X71Y51                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[31].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y51         FDRE (Prop_fdre_C_Q)         0.379     0.845 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[31].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/Q
                         net (fo=1, routed)           0.663     1.507    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[31].MHTDC_Counter_Leading/FineCounter_0/Stage0[1]
    SLICE_X70Y51         SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[31].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     5.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     6.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     0.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     1.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        1.269     3.016    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[31].MHTDC_Counter_Leading/FineCounter_0/TDC_SAMPLING_CLK
    SLICE_X70Y51                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[31].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/CLK
                         clock pessimism              0.253     3.269    
                         clock uncertainty           -0.164     3.105    
    SLICE_X70Y51         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.050     3.055    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[31].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                          3.055    
                         arrival time                          -1.507    
  -------------------------------------------------------------------
                         slack                                  1.547    

Slack (MET) :             1.556ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[16].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_90  {rise@1.000ns fall@3.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[16].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_90 rise@1.000ns)
  Data Path Delay:        1.031ns  (logic 0.379ns (36.756%)  route 0.652ns (63.244%))
  Logic Levels:           0  
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.901ns = ( 3.099 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.449ns = ( 0.551 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_90 rise edge)
                                                      1.000     1.000 r  
    D18                                               0.000     1.000 r  EXTCLK50M
                         net (fo=0)                   0.000     1.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     2.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     3.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.240    -2.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT2
                         net (fo=1, routed)           1.714    -0.996    ClockManager_0/MMCM_0/n_6_MMCM_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.081    -0.915 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_90/O
                         net (fo=129, routed)         1.466     0.551    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[16].MHTDC_Counter_Leading/FineCounter_0/CLK_90
    SLICE_X86Y55                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[16].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y55         FDRE (Prop_fdre_C_Q)         0.379     0.930 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[16].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/Q
                         net (fo=1, routed)           0.652     1.582    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[16].MHTDC_Counter_Leading/FineCounter_0/Stage0[1]
    SLICE_X84Y55         SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[16].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     5.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     6.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     0.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     1.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        1.352     3.099    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[16].MHTDC_Counter_Leading/FineCounter_0/TDC_SAMPLING_CLK
    SLICE_X84Y55                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[16].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/CLK
                         clock pessimism              0.253     3.352    
                         clock uncertainty           -0.164     3.188    
    SLICE_X84Y55         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.050     3.138    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[16].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                          3.138    
                         arrival time                          -1.582    
  -------------------------------------------------------------------
                         slack                                  1.556    

Slack (MET) :             1.574ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[2].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_90  {rise@1.000ns fall@3.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[2].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_90 rise@1.000ns)
  Data Path Delay:        0.880ns  (logic 0.348ns (39.557%)  route 0.532ns (60.443%))
  Logic Levels:           0  
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.991ns = ( 3.009 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.543ns = ( 0.457 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_90 rise edge)
                                                      1.000     1.000 r  
    D18                                               0.000     1.000 r  EXTCLK50M
                         net (fo=0)                   0.000     1.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     2.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     3.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.240    -2.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT2
                         net (fo=1, routed)           1.714    -0.996    ClockManager_0/MMCM_0/n_6_MMCM_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.081    -0.915 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_90/O
                         net (fo=129, routed)         1.372     0.457    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[2].MHTDC_Counter_Trailing/FineCounter_0/CLK_90
    SLICE_X13Y101                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[2].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y101        FDRE (Prop_fdre_C_Q)         0.348     0.805 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[2].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[1]/Q
                         net (fo=1, routed)           0.532     1.337    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[2].MHTDC_Counter_Trailing/FineCounter_0/Stage0[1]
    SLICE_X12Y105        SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[2].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     5.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     6.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     0.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     1.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        1.262     3.009    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[2].MHTDC_Counter_Trailing/FineCounter_0/TDC_SAMPLING_CLK
    SLICE_X12Y105                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[2].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2/CLK
                         clock pessimism              0.253     3.262    
                         clock uncertainty           -0.164     3.098    
    SLICE_X12Y105        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.187     2.911    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[2].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                          2.911    
                         arrival time                          -1.337    
  -------------------------------------------------------------------
                         slack                                  1.574    

Slack (MET) :             1.581ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[26].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_90  {rise@1.000ns fall@3.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[26].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_90 rise@1.000ns)
  Data Path Delay:        1.015ns  (logic 0.433ns (42.673%)  route 0.582ns (57.327%))
  Logic Levels:           0  
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.994ns = ( 3.006 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.551ns = ( 0.449 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_90 rise edge)
                                                      1.000     1.000 r  
    D18                                               0.000     1.000 r  EXTCLK50M
                         net (fo=0)                   0.000     1.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     2.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     3.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.240    -2.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT2
                         net (fo=1, routed)           1.714    -0.996    ClockManager_0/MMCM_0/n_6_MMCM_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.081    -0.915 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_90/O
                         net (fo=129, routed)         1.364     0.449    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[26].MHTDC_Counter_Trailing/FineCounter_0/CLK_90
    SLICE_X14Y115                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[26].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y115        FDRE (Prop_fdre_C_Q)         0.433     0.882 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[26].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[1]/Q
                         net (fo=1, routed)           0.582     1.464    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[26].MHTDC_Counter_Trailing/FineCounter_0/Stage0[1]
    SLICE_X12Y111        SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[26].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     5.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     6.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     0.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     1.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        1.259     3.006    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[26].MHTDC_Counter_Trailing/FineCounter_0/TDC_SAMPLING_CLK
    SLICE_X12Y111                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[26].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2/CLK
                         clock pessimism              0.253     3.259    
                         clock uncertainty           -0.164     3.095    
    SLICE_X12Y111        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.050     3.045    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[26].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                          3.045    
                         arrival time                          -1.464    
  -------------------------------------------------------------------
                         slack                                  1.581    

Slack (MET) :             1.589ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[54].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_90  {rise@1.000ns fall@3.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[54].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_90 rise@1.000ns)
  Data Path Delay:        1.012ns  (logic 0.433ns (42.786%)  route 0.579ns (57.214%))
  Logic Levels:           0  
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.928ns = ( 3.072 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.490ns = ( 0.510 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_90 rise edge)
                                                      1.000     1.000 r  
    D18                                               0.000     1.000 r  EXTCLK50M
                         net (fo=0)                   0.000     1.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     2.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     3.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.240    -2.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT2
                         net (fo=1, routed)           1.714    -0.996    ClockManager_0/MMCM_0/n_6_MMCM_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.081    -0.915 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_90/O
                         net (fo=129, routed)         1.425     0.510    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[54].MHTDC_Counter_Trailing/FineCounter_0/CLK_90
    SLICE_X78Y118                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[54].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y118        FDRE (Prop_fdre_C_Q)         0.433     0.943 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[54].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[1]/Q
                         net (fo=1, routed)           0.579     1.522    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[54].MHTDC_Counter_Trailing/FineCounter_0/Stage0[1]
    SLICE_X84Y119        SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[54].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     5.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     6.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     0.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     1.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        1.325     3.072    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[54].MHTDC_Counter_Trailing/FineCounter_0/TDC_SAMPLING_CLK
    SLICE_X84Y119                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[54].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2/CLK
                         clock pessimism              0.253     3.325    
                         clock uncertainty           -0.164     3.161    
    SLICE_X84Y119        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.050     3.111    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[54].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                          3.111    
                         arrival time                          -1.522    
  -------------------------------------------------------------------
                         slack                                  1.589    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.646ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[30].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_90  {rise@1.000ns fall@3.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[30].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.000ns  (CLK_250M_0 rise@0.000ns - CLK_250M_90 rise@1.000ns)
  Data Path Delay:        0.239ns  (logic 0.141ns (59.062%)  route 0.098ns (40.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.546ns = ( 0.454 - 1.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_90 rise edge)
                                                      1.000     1.000 r  
    D18                                               0.000     1.000 r  EXTCLK50M
                         net (fo=0)                   0.000     1.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     1.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     1.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.541    -0.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT2
                         net (fo=1, routed)           0.663    -0.137    ClockManager_0/MMCM_0/n_6_MMCM_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    -0.111 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_90/O
                         net (fo=129, routed)         0.565     0.454    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[30].MHTDC_Counter_Leading/FineCounter_0/CLK_90
    SLICE_X61Y59                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[30].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y59         FDRE (Prop_fdre_C_Q)         0.141     0.595 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[30].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/Q
                         net (fo=1, routed)           0.098     0.692    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[30].MHTDC_Counter_Leading/FineCounter_0/Stage0[1]
    SLICE_X58Y60         SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[30].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        0.835    -0.785    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[30].MHTDC_Counter_Leading/FineCounter_0/TDC_SAMPLING_CLK
    SLICE_X58Y60                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[30].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/CLK
                         clock pessimism              0.565    -0.220    
                         clock uncertainty            0.164    -0.056    
    SLICE_X58Y60         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.046    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[30].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.692    
  -------------------------------------------------------------------
                         slack                                  0.646    

Slack (MET) :             0.647ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[25].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_90  {rise@1.000ns fall@3.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[25].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.000ns  (CLK_250M_0 rise@0.000ns - CLK_250M_90 rise@1.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.643%)  route 0.099ns (41.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.784ns
    Source Clock Delay      (SCD):    -0.546ns = ( 0.454 - 1.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_90 rise edge)
                                                      1.000     1.000 r  
    D18                                               0.000     1.000 r  EXTCLK50M
                         net (fo=0)                   0.000     1.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     1.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     1.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.541    -0.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT2
                         net (fo=1, routed)           0.663    -0.137    ClockManager_0/MMCM_0/n_6_MMCM_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    -0.111 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_90/O
                         net (fo=129, routed)         0.565     0.454    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[25].MHTDC_Counter_Leading/FineCounter_0/CLK_90
    SLICE_X61Y59                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[25].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y59         FDRE (Prop_fdre_C_Q)         0.141     0.595 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[25].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/Q
                         net (fo=1, routed)           0.099     0.694    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[25].MHTDC_Counter_Leading/FineCounter_0/Stage0[1]
    SLICE_X58Y59         SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[25].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        0.836    -0.784    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[25].MHTDC_Counter_Leading/FineCounter_0/TDC_SAMPLING_CLK
    SLICE_X58Y59                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[25].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/CLK
                         clock pessimism              0.565    -0.219    
                         clock uncertainty            0.164    -0.055    
    SLICE_X58Y59         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.047    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[25].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                         -0.047    
                         arrival time                           0.694    
  -------------------------------------------------------------------
                         slack                                  0.647    

Slack (MET) :             0.651ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[39].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_90  {rise@1.000ns fall@3.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[39].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.000ns  (CLK_250M_0 rise@0.000ns - CLK_250M_90 rise@1.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.816%)  route 0.103ns (42.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.551ns = ( 0.449 - 1.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_90 rise edge)
                                                      1.000     1.000 r  
    D18                                               0.000     1.000 r  EXTCLK50M
                         net (fo=0)                   0.000     1.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     1.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     1.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.541    -0.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT2
                         net (fo=1, routed)           0.663    -0.137    ClockManager_0/MMCM_0/n_6_MMCM_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    -0.111 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_90/O
                         net (fo=129, routed)         0.560     0.449    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[39].MHTDC_Counter_Leading/FineCounter_0/CLK_90
    SLICE_X40Y69                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[39].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y69         FDRE (Prop_fdre_C_Q)         0.141     0.590 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[39].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/Q
                         net (fo=1, routed)           0.103     0.693    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[39].MHTDC_Counter_Leading/FineCounter_0/Stage0[1]
    SLICE_X38Y69         SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[39].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        0.830    -0.790    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[39].MHTDC_Counter_Leading/FineCounter_0/TDC_SAMPLING_CLK
    SLICE_X38Y69                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[39].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/CLK
                         clock pessimism              0.565    -0.225    
                         clock uncertainty            0.164    -0.061    
    SLICE_X38Y69         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.041    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[39].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                         -0.041    
                         arrival time                           0.693    
  -------------------------------------------------------------------
                         slack                                  0.651    

Slack (MET) :             0.655ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[9].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_90  {rise@1.000ns fall@3.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[9].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.000ns  (CLK_250M_0 rise@0.000ns - CLK_250M_90 rise@1.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.528%)  route 0.108ns (43.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.511ns = ( 0.489 - 1.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_90 rise edge)
                                                      1.000     1.000 r  
    D18                                               0.000     1.000 r  EXTCLK50M
                         net (fo=0)                   0.000     1.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     1.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     1.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.541    -0.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT2
                         net (fo=1, routed)           0.663    -0.137    ClockManager_0/MMCM_0/n_6_MMCM_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    -0.111 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_90/O
                         net (fo=129, routed)         0.600     0.489    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[9].MHTDC_Counter_Leading/FineCounter_0/CLK_90
    SLICE_X79Y54                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[9].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y54         FDRE (Prop_fdre_C_Q)         0.141     0.630 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[9].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/Q
                         net (fo=1, routed)           0.108     0.738    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[9].MHTDC_Counter_Leading/FineCounter_0/Stage0[1]
    SLICE_X78Y55         SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[9].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        0.872    -0.748    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[9].MHTDC_Counter_Leading/FineCounter_0/TDC_SAMPLING_CLK
    SLICE_X78Y55                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[9].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/CLK
                         clock pessimism              0.565    -0.183    
                         clock uncertainty            0.164    -0.019    
    SLICE_X78Y55         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.083    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[9].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                         -0.083    
                         arrival time                           0.738    
  -------------------------------------------------------------------
                         slack                                  0.655    

Slack (MET) :             0.656ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[13].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_90  {rise@1.000ns fall@3.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[13].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.000ns  (CLK_250M_0 rise@0.000ns - CLK_250M_90 rise@1.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.078%)  route 0.110ns (43.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.513ns = ( 0.487 - 1.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_90 rise edge)
                                                      1.000     1.000 r  
    D18                                               0.000     1.000 r  EXTCLK50M
                         net (fo=0)                   0.000     1.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     1.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     1.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.541    -0.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT2
                         net (fo=1, routed)           0.663    -0.137    ClockManager_0/MMCM_0/n_6_MMCM_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    -0.111 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_90/O
                         net (fo=129, routed)         0.598     0.487    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[13].MHTDC_Counter_Leading/FineCounter_0/CLK_90
    SLICE_X77Y51                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[13].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y51         FDRE (Prop_fdre_C_Q)         0.141     0.628 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[13].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/Q
                         net (fo=1, routed)           0.110     0.738    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[13].MHTDC_Counter_Leading/FineCounter_0/Stage0[1]
    SLICE_X76Y52         SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[13].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        0.871    -0.749    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[13].MHTDC_Counter_Leading/FineCounter_0/TDC_SAMPLING_CLK
    SLICE_X76Y52                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[13].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/CLK
                         clock pessimism              0.565    -0.184    
                         clock uncertainty            0.164    -0.020    
    SLICE_X76Y52         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.082    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[13].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                         -0.082    
                         arrival time                           0.738    
  -------------------------------------------------------------------
                         slack                                  0.656    

Slack (MET) :             0.656ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[36].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_90  {rise@1.000ns fall@3.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[36].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.000ns  (CLK_250M_0 rise@0.000ns - CLK_250M_90 rise@1.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.528%)  route 0.108ns (43.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.553ns = ( 0.447 - 1.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_90 rise edge)
                                                      1.000     1.000 r  
    D18                                               0.000     1.000 r  EXTCLK50M
                         net (fo=0)                   0.000     1.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     1.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     1.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.541    -0.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT2
                         net (fo=1, routed)           0.663    -0.137    ClockManager_0/MMCM_0/n_6_MMCM_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    -0.111 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_90/O
                         net (fo=129, routed)         0.558     0.447    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[36].MHTDC_Counter_Trailing/FineCounter_0/CLK_90
    SLICE_X71Y114                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[36].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y114        FDRE (Prop_fdre_C_Q)         0.141     0.588 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[36].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[1]/Q
                         net (fo=1, routed)           0.108     0.696    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[36].MHTDC_Counter_Trailing/FineCounter_0/Stage0[1]
    SLICE_X70Y113        SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[36].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        0.828    -0.791    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[36].MHTDC_Counter_Trailing/FineCounter_0/TDC_SAMPLING_CLK
    SLICE_X70Y113                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[36].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2/CLK
                         clock pessimism              0.565    -0.226    
                         clock uncertainty            0.164    -0.062    
    SLICE_X70Y113        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.040    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[36].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                         -0.040    
                         arrival time                           0.696    
  -------------------------------------------------------------------
                         slack                                  0.656    

Slack (MET) :             0.657ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[1].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_90  {rise@1.000ns fall@3.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[1].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.000ns  (CLK_250M_0 rise@0.000ns - CLK_250M_90 rise@1.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.528%)  route 0.108ns (43.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.546ns = ( 0.454 - 1.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_90 rise edge)
                                                      1.000     1.000 r  
    D18                                               0.000     1.000 r  EXTCLK50M
                         net (fo=0)                   0.000     1.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     1.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     1.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.541    -0.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT2
                         net (fo=1, routed)           0.663    -0.137    ClockManager_0/MMCM_0/n_6_MMCM_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    -0.111 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_90/O
                         net (fo=129, routed)         0.565     0.454    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[1].MHTDC_Counter_Leading/FineCounter_0/CLK_90
    SLICE_X51Y56                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[1].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y56         FDRE (Prop_fdre_C_Q)         0.141     0.595 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[1].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/Q
                         net (fo=1, routed)           0.108     0.703    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[1].MHTDC_Counter_Leading/FineCounter_0/Stage0[1]
    SLICE_X50Y55         SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[1].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        0.835    -0.785    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[1].MHTDC_Counter_Leading/FineCounter_0/TDC_SAMPLING_CLK
    SLICE_X50Y55                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[1].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/CLK
                         clock pessimism              0.565    -0.220    
                         clock uncertainty            0.164    -0.056    
    SLICE_X50Y55         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.046    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[1].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.703    
  -------------------------------------------------------------------
                         slack                                  0.657    

Slack (MET) :             0.657ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[49].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_90  {rise@1.000ns fall@3.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[49].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.000ns  (CLK_250M_0 rise@0.000ns - CLK_250M_90 rise@1.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.078%)  route 0.110ns (43.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.505ns = ( 0.495 - 1.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_90 rise edge)
                                                      1.000     1.000 r  
    D18                                               0.000     1.000 r  EXTCLK50M
                         net (fo=0)                   0.000     1.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     1.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     1.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.541    -0.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT2
                         net (fo=1, routed)           0.663    -0.137    ClockManager_0/MMCM_0/n_6_MMCM_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    -0.111 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_90/O
                         net (fo=129, routed)         0.606     0.495    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[49].MHTDC_Counter_Leading/FineCounter_0/CLK_90
    SLICE_X89Y91                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[49].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y91         FDRE (Prop_fdre_C_Q)         0.141     0.636 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[49].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/Q
                         net (fo=1, routed)           0.110     0.746    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[49].MHTDC_Counter_Leading/FineCounter_0/Stage0[1]
    SLICE_X88Y92         SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[49].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        0.878    -0.742    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[49].MHTDC_Counter_Leading/FineCounter_0/TDC_SAMPLING_CLK
    SLICE_X88Y92                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[49].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/CLK
                         clock pessimism              0.565    -0.177    
                         clock uncertainty            0.164    -0.013    
    SLICE_X88Y92         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.089    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[49].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                         -0.089    
                         arrival time                           0.746    
  -------------------------------------------------------------------
                         slack                                  0.657    

Slack (MET) :             0.657ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[29].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_90  {rise@1.000ns fall@3.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[29].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.000ns  (CLK_250M_0 rise@0.000ns - CLK_250M_90 rise@1.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.528%)  route 0.108ns (43.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.553ns = ( 0.447 - 1.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_90 rise edge)
                                                      1.000     1.000 r  
    D18                                               0.000     1.000 r  EXTCLK50M
                         net (fo=0)                   0.000     1.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     1.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     1.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.541    -0.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT2
                         net (fo=1, routed)           0.663    -0.137    ClockManager_0/MMCM_0/n_6_MMCM_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    -0.111 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_90/O
                         net (fo=129, routed)         0.558     0.447    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[29].MHTDC_Counter_Trailing/FineCounter_0/CLK_90
    SLICE_X31Y118                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[29].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y118        FDRE (Prop_fdre_C_Q)         0.141     0.588 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[29].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[1]/Q
                         net (fo=1, routed)           0.108     0.696    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[29].MHTDC_Counter_Trailing/FineCounter_0/Stage0[1]
    SLICE_X30Y117        SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[29].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        0.827    -0.792    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[29].MHTDC_Counter_Trailing/FineCounter_0/TDC_SAMPLING_CLK
    SLICE_X30Y117                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[29].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2/CLK
                         clock pessimism              0.565    -0.227    
                         clock uncertainty            0.164    -0.063    
    SLICE_X30Y117        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.039    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[29].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                         -0.039    
                         arrival time                           0.696    
  -------------------------------------------------------------------
                         slack                                  0.657    

Slack (MET) :             0.657ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[35].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_90  {rise@1.000ns fall@3.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[35].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.000ns  (CLK_250M_0 rise@0.000ns - CLK_250M_90 rise@1.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.528%)  route 0.108ns (43.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.554ns = ( 0.446 - 1.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_90 rise edge)
                                                      1.000     1.000 r  
    D18                                               0.000     1.000 r  EXTCLK50M
                         net (fo=0)                   0.000     1.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     1.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     1.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.541    -0.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT2
                         net (fo=1, routed)           0.663    -0.137    ClockManager_0/MMCM_0/n_6_MMCM_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    -0.111 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_90/O
                         net (fo=129, routed)         0.557     0.446    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[35].MHTDC_Counter_Trailing/FineCounter_0/CLK_90
    SLICE_X55Y108                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[35].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y108        FDRE (Prop_fdre_C_Q)         0.141     0.587 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[35].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[1]/Q
                         net (fo=1, routed)           0.108     0.695    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[35].MHTDC_Counter_Trailing/FineCounter_0/Stage0[1]
    SLICE_X54Y107        SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[35].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        0.826    -0.793    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[35].MHTDC_Counter_Trailing/FineCounter_0/TDC_SAMPLING_CLK
    SLICE_X54Y107                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[35].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2/CLK
                         clock pessimism              0.565    -0.228    
                         clock uncertainty            0.164    -0.064    
    SLICE_X54Y107        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.038    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[35].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                         -0.038    
                         arrival time                           0.695    
  -------------------------------------------------------------------
                         slack                                  0.657    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLK_125M
  To Clock:  CLK_125M

Setup :            0  Failing Endpoints,  Worst Slack        1.999ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.575ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.999ns  (required time - arrival time)
  Source:                 Scaler_0/FSM_sequential_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Scaler_0/SINGLE_SCALER_GENERATE[41].SingleScaler_0/EdgeDetector_0/q1_reg/CLR
                            (recovery check against rising-edge clock CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        5.662ns  (logic 0.484ns (8.548%)  route 5.178ns (91.452%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.927ns = ( 7.073 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25899, routed)       1.352    -0.563    Scaler_0/SCALER_CLK
    SLICE_X9Y124                                                      r  Scaler_0/FSM_sequential_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y124         FDRE (Prop_fdre_C_Q)         0.379    -0.184 f  Scaler_0/FSM_sequential_CurrentState_reg[1]/Q
                         net (fo=13, routed)          0.736     0.552    Scaler_0/SINGLE_SCALER_GENERATE[68].SingleScaler_0/EdgeDetector_0/out[1]
    SLICE_X9Y123         LUT4 (Prop_lut4_I1_O)        0.105     0.657 f  Scaler_0/SINGLE_SCALER_GENERATE[68].SingleScaler_0/EdgeDetector_0/q1_i_1/O
                         net (fo=1104, routed)        4.443     5.099    Scaler_0/SINGLE_SCALER_GENERATE[41].SingleScaler_0/EdgeDetector_0/RESET0_out
    SLICE_X0Y114         FDCE                                         f  Scaler_0/SINGLE_SCALER_GENERATE[41].SingleScaler_0/EdgeDetector_0/q1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25899, routed)       1.326     7.073    Scaler_0/SINGLE_SCALER_GENERATE[41].SingleScaler_0/EdgeDetector_0/SCALER_CLK
    SLICE_X0Y114                                                      r  Scaler_0/SINGLE_SCALER_GENERATE[41].SingleScaler_0/EdgeDetector_0/q1_reg/C
                         clock pessimism              0.403     7.476    
                         clock uncertainty           -0.047     7.429    
    SLICE_X0Y114         FDCE (Recov_fdce_C_CLR)     -0.331     7.098    Scaler_0/SINGLE_SCALER_GENERATE[41].SingleScaler_0/EdgeDetector_0/q1_reg
  -------------------------------------------------------------------
                         required time                          7.098    
                         arrival time                          -5.099    
  -------------------------------------------------------------------
                         slack                                  1.999    

Slack (MET) :             1.999ns  (required time - arrival time)
  Source:                 Scaler_0/FSM_sequential_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Scaler_0/SINGLE_SCALER_GENERATE[41].SingleScaler_0/EdgeDetector_0/q2_reg/CLR
                            (recovery check against rising-edge clock CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        5.662ns  (logic 0.484ns (8.548%)  route 5.178ns (91.452%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.927ns = ( 7.073 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25899, routed)       1.352    -0.563    Scaler_0/SCALER_CLK
    SLICE_X9Y124                                                      r  Scaler_0/FSM_sequential_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y124         FDRE (Prop_fdre_C_Q)         0.379    -0.184 f  Scaler_0/FSM_sequential_CurrentState_reg[1]/Q
                         net (fo=13, routed)          0.736     0.552    Scaler_0/SINGLE_SCALER_GENERATE[68].SingleScaler_0/EdgeDetector_0/out[1]
    SLICE_X9Y123         LUT4 (Prop_lut4_I1_O)        0.105     0.657 f  Scaler_0/SINGLE_SCALER_GENERATE[68].SingleScaler_0/EdgeDetector_0/q1_i_1/O
                         net (fo=1104, routed)        4.443     5.099    Scaler_0/SINGLE_SCALER_GENERATE[41].SingleScaler_0/EdgeDetector_0/RESET0_out
    SLICE_X0Y114         FDCE                                         f  Scaler_0/SINGLE_SCALER_GENERATE[41].SingleScaler_0/EdgeDetector_0/q2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25899, routed)       1.326     7.073    Scaler_0/SINGLE_SCALER_GENERATE[41].SingleScaler_0/EdgeDetector_0/SCALER_CLK
    SLICE_X0Y114                                                      r  Scaler_0/SINGLE_SCALER_GENERATE[41].SingleScaler_0/EdgeDetector_0/q2_reg/C
                         clock pessimism              0.403     7.476    
                         clock uncertainty           -0.047     7.429    
    SLICE_X0Y114         FDCE (Recov_fdce_C_CLR)     -0.331     7.098    Scaler_0/SINGLE_SCALER_GENERATE[41].SingleScaler_0/EdgeDetector_0/q2_reg
  -------------------------------------------------------------------
                         required time                          7.098    
                         arrival time                          -5.099    
  -------------------------------------------------------------------
                         slack                                  1.999    

Slack (MET) :             1.999ns  (required time - arrival time)
  Source:                 Scaler_0/FSM_sequential_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Scaler_0/SINGLE_SCALER_GENERATE[47].SingleScaler_0/EdgeDetector_0/q1_reg/CLR
                            (recovery check against rising-edge clock CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        5.662ns  (logic 0.484ns (8.548%)  route 5.178ns (91.452%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.927ns = ( 7.073 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25899, routed)       1.352    -0.563    Scaler_0/SCALER_CLK
    SLICE_X9Y124                                                      r  Scaler_0/FSM_sequential_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y124         FDRE (Prop_fdre_C_Q)         0.379    -0.184 f  Scaler_0/FSM_sequential_CurrentState_reg[1]/Q
                         net (fo=13, routed)          0.736     0.552    Scaler_0/SINGLE_SCALER_GENERATE[68].SingleScaler_0/EdgeDetector_0/out[1]
    SLICE_X9Y123         LUT4 (Prop_lut4_I1_O)        0.105     0.657 f  Scaler_0/SINGLE_SCALER_GENERATE[68].SingleScaler_0/EdgeDetector_0/q1_i_1/O
                         net (fo=1104, routed)        4.443     5.099    Scaler_0/SINGLE_SCALER_GENERATE[47].SingleScaler_0/EdgeDetector_0/RESET0_out
    SLICE_X0Y114         FDCE                                         f  Scaler_0/SINGLE_SCALER_GENERATE[47].SingleScaler_0/EdgeDetector_0/q1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25899, routed)       1.326     7.073    Scaler_0/SINGLE_SCALER_GENERATE[47].SingleScaler_0/EdgeDetector_0/SCALER_CLK
    SLICE_X0Y114                                                      r  Scaler_0/SINGLE_SCALER_GENERATE[47].SingleScaler_0/EdgeDetector_0/q1_reg/C
                         clock pessimism              0.403     7.476    
                         clock uncertainty           -0.047     7.429    
    SLICE_X0Y114         FDCE (Recov_fdce_C_CLR)     -0.331     7.098    Scaler_0/SINGLE_SCALER_GENERATE[47].SingleScaler_0/EdgeDetector_0/q1_reg
  -------------------------------------------------------------------
                         required time                          7.098    
                         arrival time                          -5.099    
  -------------------------------------------------------------------
                         slack                                  1.999    

Slack (MET) :             2.136ns  (required time - arrival time)
  Source:                 Scaler_0/FSM_sequential_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Scaler_0/SINGLE_SCALER_GENERATE[11].SingleScaler_0/EdgeDetector_0/q1_reg/CLR
                            (recovery check against rising-edge clock CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        5.483ns  (logic 0.484ns (8.828%)  route 4.999ns (91.172%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.904ns = ( 7.096 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25899, routed)       1.352    -0.563    Scaler_0/SCALER_CLK
    SLICE_X9Y124                                                      r  Scaler_0/FSM_sequential_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y124         FDRE (Prop_fdre_C_Q)         0.379    -0.184 f  Scaler_0/FSM_sequential_CurrentState_reg[1]/Q
                         net (fo=13, routed)          0.736     0.552    Scaler_0/SINGLE_SCALER_GENERATE[68].SingleScaler_0/EdgeDetector_0/out[1]
    SLICE_X9Y123         LUT4 (Prop_lut4_I1_O)        0.105     0.657 f  Scaler_0/SINGLE_SCALER_GENERATE[68].SingleScaler_0/EdgeDetector_0/q1_i_1/O
                         net (fo=1104, routed)        4.263     4.920    Scaler_0/SINGLE_SCALER_GENERATE[11].SingleScaler_0/EdgeDetector_0/RESET0_out
    SLICE_X0Y99          FDCE                                         f  Scaler_0/SINGLE_SCALER_GENERATE[11].SingleScaler_0/EdgeDetector_0/q1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25899, routed)       1.349     7.096    Scaler_0/SINGLE_SCALER_GENERATE[11].SingleScaler_0/EdgeDetector_0/SCALER_CLK
    SLICE_X0Y99                                                       r  Scaler_0/SINGLE_SCALER_GENERATE[11].SingleScaler_0/EdgeDetector_0/q1_reg/C
                         clock pessimism              0.338     7.434    
                         clock uncertainty           -0.047     7.387    
    SLICE_X0Y99          FDCE (Recov_fdce_C_CLR)     -0.331     7.056    Scaler_0/SINGLE_SCALER_GENERATE[11].SingleScaler_0/EdgeDetector_0/q1_reg
  -------------------------------------------------------------------
                         required time                          7.056    
                         arrival time                          -4.920    
  -------------------------------------------------------------------
                         slack                                  2.136    

Slack (MET) :             2.136ns  (required time - arrival time)
  Source:                 Scaler_0/FSM_sequential_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Scaler_0/SINGLE_SCALER_GENERATE[11].SingleScaler_0/EdgeDetector_0/q2_reg/CLR
                            (recovery check against rising-edge clock CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        5.483ns  (logic 0.484ns (8.828%)  route 4.999ns (91.172%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.904ns = ( 7.096 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25899, routed)       1.352    -0.563    Scaler_0/SCALER_CLK
    SLICE_X9Y124                                                      r  Scaler_0/FSM_sequential_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y124         FDRE (Prop_fdre_C_Q)         0.379    -0.184 f  Scaler_0/FSM_sequential_CurrentState_reg[1]/Q
                         net (fo=13, routed)          0.736     0.552    Scaler_0/SINGLE_SCALER_GENERATE[68].SingleScaler_0/EdgeDetector_0/out[1]
    SLICE_X9Y123         LUT4 (Prop_lut4_I1_O)        0.105     0.657 f  Scaler_0/SINGLE_SCALER_GENERATE[68].SingleScaler_0/EdgeDetector_0/q1_i_1/O
                         net (fo=1104, routed)        4.263     4.920    Scaler_0/SINGLE_SCALER_GENERATE[11].SingleScaler_0/EdgeDetector_0/RESET0_out
    SLICE_X0Y99          FDCE                                         f  Scaler_0/SINGLE_SCALER_GENERATE[11].SingleScaler_0/EdgeDetector_0/q2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25899, routed)       1.349     7.096    Scaler_0/SINGLE_SCALER_GENERATE[11].SingleScaler_0/EdgeDetector_0/SCALER_CLK
    SLICE_X0Y99                                                       r  Scaler_0/SINGLE_SCALER_GENERATE[11].SingleScaler_0/EdgeDetector_0/q2_reg/C
                         clock pessimism              0.338     7.434    
                         clock uncertainty           -0.047     7.387    
    SLICE_X0Y99          FDCE (Recov_fdce_C_CLR)     -0.331     7.056    Scaler_0/SINGLE_SCALER_GENERATE[11].SingleScaler_0/EdgeDetector_0/q2_reg
  -------------------------------------------------------------------
                         required time                          7.056    
                         arrival time                          -4.920    
  -------------------------------------------------------------------
                         slack                                  2.136    

Slack (MET) :             2.136ns  (required time - arrival time)
  Source:                 Scaler_0/FSM_sequential_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Scaler_0/SINGLE_SCALER_GENERATE[12].SingleScaler_0/EdgeDetector_0/q1_reg/CLR
                            (recovery check against rising-edge clock CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        5.483ns  (logic 0.484ns (8.828%)  route 4.999ns (91.172%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.904ns = ( 7.096 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25899, routed)       1.352    -0.563    Scaler_0/SCALER_CLK
    SLICE_X9Y124                                                      r  Scaler_0/FSM_sequential_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y124         FDRE (Prop_fdre_C_Q)         0.379    -0.184 f  Scaler_0/FSM_sequential_CurrentState_reg[1]/Q
                         net (fo=13, routed)          0.736     0.552    Scaler_0/SINGLE_SCALER_GENERATE[68].SingleScaler_0/EdgeDetector_0/out[1]
    SLICE_X9Y123         LUT4 (Prop_lut4_I1_O)        0.105     0.657 f  Scaler_0/SINGLE_SCALER_GENERATE[68].SingleScaler_0/EdgeDetector_0/q1_i_1/O
                         net (fo=1104, routed)        4.263     4.920    Scaler_0/SINGLE_SCALER_GENERATE[12].SingleScaler_0/EdgeDetector_0/RESET0_out
    SLICE_X0Y99          FDCE                                         f  Scaler_0/SINGLE_SCALER_GENERATE[12].SingleScaler_0/EdgeDetector_0/q1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25899, routed)       1.349     7.096    Scaler_0/SINGLE_SCALER_GENERATE[12].SingleScaler_0/EdgeDetector_0/SCALER_CLK
    SLICE_X0Y99                                                       r  Scaler_0/SINGLE_SCALER_GENERATE[12].SingleScaler_0/EdgeDetector_0/q1_reg/C
                         clock pessimism              0.338     7.434    
                         clock uncertainty           -0.047     7.387    
    SLICE_X0Y99          FDCE (Recov_fdce_C_CLR)     -0.331     7.056    Scaler_0/SINGLE_SCALER_GENERATE[12].SingleScaler_0/EdgeDetector_0/q1_reg
  -------------------------------------------------------------------
                         required time                          7.056    
                         arrival time                          -4.920    
  -------------------------------------------------------------------
                         slack                                  2.136    

Slack (MET) :             2.136ns  (required time - arrival time)
  Source:                 Scaler_0/FSM_sequential_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Scaler_0/SINGLE_SCALER_GENERATE[12].SingleScaler_0/EdgeDetector_0/q2_reg/CLR
                            (recovery check against rising-edge clock CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        5.483ns  (logic 0.484ns (8.828%)  route 4.999ns (91.172%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.904ns = ( 7.096 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25899, routed)       1.352    -0.563    Scaler_0/SCALER_CLK
    SLICE_X9Y124                                                      r  Scaler_0/FSM_sequential_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y124         FDRE (Prop_fdre_C_Q)         0.379    -0.184 f  Scaler_0/FSM_sequential_CurrentState_reg[1]/Q
                         net (fo=13, routed)          0.736     0.552    Scaler_0/SINGLE_SCALER_GENERATE[68].SingleScaler_0/EdgeDetector_0/out[1]
    SLICE_X9Y123         LUT4 (Prop_lut4_I1_O)        0.105     0.657 f  Scaler_0/SINGLE_SCALER_GENERATE[68].SingleScaler_0/EdgeDetector_0/q1_i_1/O
                         net (fo=1104, routed)        4.263     4.920    Scaler_0/SINGLE_SCALER_GENERATE[12].SingleScaler_0/EdgeDetector_0/RESET0_out
    SLICE_X0Y99          FDCE                                         f  Scaler_0/SINGLE_SCALER_GENERATE[12].SingleScaler_0/EdgeDetector_0/q2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25899, routed)       1.349     7.096    Scaler_0/SINGLE_SCALER_GENERATE[12].SingleScaler_0/EdgeDetector_0/SCALER_CLK
    SLICE_X0Y99                                                       r  Scaler_0/SINGLE_SCALER_GENERATE[12].SingleScaler_0/EdgeDetector_0/q2_reg/C
                         clock pessimism              0.338     7.434    
                         clock uncertainty           -0.047     7.387    
    SLICE_X0Y99          FDCE (Recov_fdce_C_CLR)     -0.331     7.056    Scaler_0/SINGLE_SCALER_GENERATE[12].SingleScaler_0/EdgeDetector_0/q2_reg
  -------------------------------------------------------------------
                         required time                          7.056    
                         arrival time                          -4.920    
  -------------------------------------------------------------------
                         slack                                  2.136    

Slack (MET) :             2.136ns  (required time - arrival time)
  Source:                 Scaler_0/FSM_sequential_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Scaler_0/SINGLE_SCALER_GENERATE[15].SingleScaler_0/EdgeDetector_0/q1_reg/CLR
                            (recovery check against rising-edge clock CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        5.483ns  (logic 0.484ns (8.828%)  route 4.999ns (91.172%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.904ns = ( 7.096 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25899, routed)       1.352    -0.563    Scaler_0/SCALER_CLK
    SLICE_X9Y124                                                      r  Scaler_0/FSM_sequential_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y124         FDRE (Prop_fdre_C_Q)         0.379    -0.184 f  Scaler_0/FSM_sequential_CurrentState_reg[1]/Q
                         net (fo=13, routed)          0.736     0.552    Scaler_0/SINGLE_SCALER_GENERATE[68].SingleScaler_0/EdgeDetector_0/out[1]
    SLICE_X9Y123         LUT4 (Prop_lut4_I1_O)        0.105     0.657 f  Scaler_0/SINGLE_SCALER_GENERATE[68].SingleScaler_0/EdgeDetector_0/q1_i_1/O
                         net (fo=1104, routed)        4.263     4.920    Scaler_0/SINGLE_SCALER_GENERATE[15].SingleScaler_0/EdgeDetector_0/RESET0_out
    SLICE_X0Y99          FDCE                                         f  Scaler_0/SINGLE_SCALER_GENERATE[15].SingleScaler_0/EdgeDetector_0/q1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25899, routed)       1.349     7.096    Scaler_0/SINGLE_SCALER_GENERATE[15].SingleScaler_0/EdgeDetector_0/SCALER_CLK
    SLICE_X0Y99                                                       r  Scaler_0/SINGLE_SCALER_GENERATE[15].SingleScaler_0/EdgeDetector_0/q1_reg/C
                         clock pessimism              0.338     7.434    
                         clock uncertainty           -0.047     7.387    
    SLICE_X0Y99          FDCE (Recov_fdce_C_CLR)     -0.331     7.056    Scaler_0/SINGLE_SCALER_GENERATE[15].SingleScaler_0/EdgeDetector_0/q1_reg
  -------------------------------------------------------------------
                         required time                          7.056    
                         arrival time                          -4.920    
  -------------------------------------------------------------------
                         slack                                  2.136    

Slack (MET) :             2.173ns  (required time - arrival time)
  Source:                 Scaler_0/FSM_sequential_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Scaler_0/SINGLE_SCALER_GENERATE[10].SingleScaler_0/EdgeDetector_0/q1_reg/CLR
                            (recovery check against rising-edge clock CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        5.444ns  (logic 0.484ns (8.891%)  route 4.960ns (91.109%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.906ns = ( 7.094 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25899, routed)       1.352    -0.563    Scaler_0/SCALER_CLK
    SLICE_X9Y124                                                      r  Scaler_0/FSM_sequential_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y124         FDRE (Prop_fdre_C_Q)         0.379    -0.184 f  Scaler_0/FSM_sequential_CurrentState_reg[1]/Q
                         net (fo=13, routed)          0.736     0.552    Scaler_0/SINGLE_SCALER_GENERATE[68].SingleScaler_0/EdgeDetector_0/out[1]
    SLICE_X9Y123         LUT4 (Prop_lut4_I1_O)        0.105     0.657 f  Scaler_0/SINGLE_SCALER_GENERATE[68].SingleScaler_0/EdgeDetector_0/q1_i_1/O
                         net (fo=1104, routed)        4.224     4.881    Scaler_0/SINGLE_SCALER_GENERATE[10].SingleScaler_0/EdgeDetector_0/RESET0_out
    SLICE_X5Y94          FDCE                                         f  Scaler_0/SINGLE_SCALER_GENERATE[10].SingleScaler_0/EdgeDetector_0/q1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25899, routed)       1.347     7.094    Scaler_0/SINGLE_SCALER_GENERATE[10].SingleScaler_0/EdgeDetector_0/SCALER_CLK
    SLICE_X5Y94                                                       r  Scaler_0/SINGLE_SCALER_GENERATE[10].SingleScaler_0/EdgeDetector_0/q1_reg/C
                         clock pessimism              0.338     7.432    
                         clock uncertainty           -0.047     7.385    
    SLICE_X5Y94          FDCE (Recov_fdce_C_CLR)     -0.331     7.054    Scaler_0/SINGLE_SCALER_GENERATE[10].SingleScaler_0/EdgeDetector_0/q1_reg
  -------------------------------------------------------------------
                         required time                          7.054    
                         arrival time                          -4.881    
  -------------------------------------------------------------------
                         slack                                  2.173    

Slack (MET) :             2.173ns  (required time - arrival time)
  Source:                 Scaler_0/FSM_sequential_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Scaler_0/SINGLE_SCALER_GENERATE[4].SingleScaler_0/EdgeDetector_0/q1_reg/CLR
                            (recovery check against rising-edge clock CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        5.444ns  (logic 0.484ns (8.891%)  route 4.960ns (91.109%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.906ns = ( 7.094 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25899, routed)       1.352    -0.563    Scaler_0/SCALER_CLK
    SLICE_X9Y124                                                      r  Scaler_0/FSM_sequential_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y124         FDRE (Prop_fdre_C_Q)         0.379    -0.184 f  Scaler_0/FSM_sequential_CurrentState_reg[1]/Q
                         net (fo=13, routed)          0.736     0.552    Scaler_0/SINGLE_SCALER_GENERATE[68].SingleScaler_0/EdgeDetector_0/out[1]
    SLICE_X9Y123         LUT4 (Prop_lut4_I1_O)        0.105     0.657 f  Scaler_0/SINGLE_SCALER_GENERATE[68].SingleScaler_0/EdgeDetector_0/q1_i_1/O
                         net (fo=1104, routed)        4.224     4.881    Scaler_0/SINGLE_SCALER_GENERATE[4].SingleScaler_0/EdgeDetector_0/RESET0_out
    SLICE_X5Y94          FDCE                                         f  Scaler_0/SINGLE_SCALER_GENERATE[4].SingleScaler_0/EdgeDetector_0/q1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25899, routed)       1.347     7.094    Scaler_0/SINGLE_SCALER_GENERATE[4].SingleScaler_0/EdgeDetector_0/SCALER_CLK
    SLICE_X5Y94                                                       r  Scaler_0/SINGLE_SCALER_GENERATE[4].SingleScaler_0/EdgeDetector_0/q1_reg/C
                         clock pessimism              0.338     7.432    
                         clock uncertainty           -0.047     7.385    
    SLICE_X5Y94          FDCE (Recov_fdce_C_CLR)     -0.331     7.054    Scaler_0/SINGLE_SCALER_GENERATE[4].SingleScaler_0/EdgeDetector_0/q1_reg
  -------------------------------------------------------------------
                         required time                          7.054    
                         arrival time                          -4.881    
  -------------------------------------------------------------------
                         slack                                  2.173    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.575ns  (arrival time - required time)
  Source:                 TriggerWidth_0/WidthAdjuster_GENERATE[2].Width_Adjuster_0/Delayer_0/Dff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TriggerWidth_0/WidthAdjuster_GENERATE[2].Width_Adjuster_0/trigger_s_reg_P/PRE
                            (removal check against rising-edge clock CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.698ns  (logic 0.186ns (26.628%)  route 0.512ns (73.372%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25899, routed)       0.641    -0.470    TriggerWidth_0/WidthAdjuster_GENERATE[2].Width_Adjuster_0/Delayer_0/SCALER_CLK
    SLICE_X23Y49                                                      r  TriggerWidth_0/WidthAdjuster_GENERATE[2].Width_Adjuster_0/Delayer_0/Dff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.329 r  TriggerWidth_0/WidthAdjuster_GENERATE[2].Width_Adjuster_0/Delayer_0/Dff_reg[1]/Q
                         net (fo=1, routed)           0.108    -0.221    TriggerWidth_0/WidthAdjuster_GENERATE[2].Width_Adjuster_0/Delayer_0/DOUT
    SLICE_X25Y49         LUT2 (Prop_lut2_I1_O)        0.045    -0.176 f  TriggerWidth_0/WidthAdjuster_GENERATE[2].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__3/O
                         net (fo=3, routed)           0.404     0.229    TriggerWidth_0/WidthAdjuster_GENERATE[2].Width_Adjuster_0/n_0_Delayer_0
    SLICE_X30Y59         FDPE                                         f  TriggerWidth_0/WidthAdjuster_GENERATE[2].Width_Adjuster_0/trigger_s_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25899, routed)       0.841    -0.779    TriggerWidth_0/WidthAdjuster_GENERATE[2].Width_Adjuster_0/SCALER_CLK
    SLICE_X30Y59                                                      r  TriggerWidth_0/WidthAdjuster_GENERATE[2].Width_Adjuster_0/trigger_s_reg_P/C
                         clock pessimism              0.504    -0.275    
    SLICE_X30Y59         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.346    TriggerWidth_0/WidthAdjuster_GENERATE[2].Width_Adjuster_0/trigger_s_reg_P
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                           0.229    
  -------------------------------------------------------------------
                         slack                                  0.575    

Slack (MET) :             0.613ns  (arrival time - required time)
  Source:                 TriggerWidth_0/WidthAdjuster_GENERATE[9].Width_Adjuster_1/Delayer_0/Dff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TriggerWidth_0/WidthAdjuster_GENERATE[9].Width_Adjuster_1/trigger_s_reg_P/PRE
                            (removal check against rising-edge clock CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.816ns  (logic 0.226ns (27.697%)  route 0.590ns (72.303%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25899, routed)       0.562    -0.549    TriggerWidth_0/WidthAdjuster_GENERATE[9].Width_Adjuster_1/Delayer_0/SCALER_CLK
    SLICE_X53Y60                                                      r  TriggerWidth_0/WidthAdjuster_GENERATE[9].Width_Adjuster_1/Delayer_0/Dff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y60         FDRE (Prop_fdre_C_Q)         0.128    -0.421 r  TriggerWidth_0/WidthAdjuster_GENERATE[9].Width_Adjuster_1/Delayer_0/Dff_reg[1]/Q
                         net (fo=1, routed)           0.281    -0.140    TriggerWidth_0/WidthAdjuster_GENERATE[9].Width_Adjuster_1/Delayer_0/DOUT
    SLICE_X53Y57         LUT2 (Prop_lut2_I1_O)        0.098    -0.042 f  TriggerWidth_0/WidthAdjuster_GENERATE[9].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__18/O
                         net (fo=3, routed)           0.309     0.267    TriggerWidth_0/WidthAdjuster_GENERATE[9].Width_Adjuster_1/n_0_Delayer_0
    SLICE_X34Y56         FDPE                                         f  TriggerWidth_0/WidthAdjuster_GENERATE[9].Width_Adjuster_1/trigger_s_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25899, routed)       0.841    -0.779    TriggerWidth_0/WidthAdjuster_GENERATE[9].Width_Adjuster_1/SCALER_CLK
    SLICE_X34Y56                                                      r  TriggerWidth_0/WidthAdjuster_GENERATE[9].Width_Adjuster_1/trigger_s_reg_P/C
                         clock pessimism              0.504    -0.275    
    SLICE_X34Y56         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.346    TriggerWidth_0/WidthAdjuster_GENERATE[9].Width_Adjuster_1/trigger_s_reg_P
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                           0.267    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.626ns  (arrival time - required time)
  Source:                 TriggerWidth_0/WidthAdjuster_GENERATE[7].Width_Adjuster_0/Delayer_0/Dff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TriggerWidth_0/WidthAdjuster_GENERATE[7].Width_Adjuster_0/trigger_s_reg_P/PRE
                            (removal check against rising-edge clock CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.209ns (36.686%)  route 0.361ns (63.314%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25899, routed)       0.567    -0.544    TriggerWidth_0/WidthAdjuster_GENERATE[7].Width_Adjuster_0/Delayer_0/SCALER_CLK
    SLICE_X38Y58                                                      r  TriggerWidth_0/WidthAdjuster_GENERATE[7].Width_Adjuster_0/Delayer_0/Dff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y58         FDRE (Prop_fdre_C_Q)         0.164    -0.380 r  TriggerWidth_0/WidthAdjuster_GENERATE[7].Width_Adjuster_0/Delayer_0/Dff_reg[1]/Q
                         net (fo=1, routed)           0.113    -0.267    TriggerWidth_0/WidthAdjuster_GENERATE[7].Width_Adjuster_0/Delayer_0/DOUT
    SLICE_X38Y56         LUT2 (Prop_lut2_I1_O)        0.045    -0.222 f  TriggerWidth_0/WidthAdjuster_GENERATE[7].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__13/O
                         net (fo=3, routed)           0.248     0.025    TriggerWidth_0/WidthAdjuster_GENERATE[7].Width_Adjuster_0/n_0_Delayer_0
    SLICE_X31Y60         FDPE                                         f  TriggerWidth_0/WidthAdjuster_GENERATE[7].Width_Adjuster_0/trigger_s_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25899, routed)       0.840    -0.780    TriggerWidth_0/WidthAdjuster_GENERATE[7].Width_Adjuster_0/SCALER_CLK
    SLICE_X31Y60                                                      r  TriggerWidth_0/WidthAdjuster_GENERATE[7].Width_Adjuster_0/trigger_s_reg_P/C
                         clock pessimism              0.275    -0.505    
    SLICE_X31Y60         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.600    TriggerWidth_0/WidthAdjuster_GENERATE[7].Width_Adjuster_0/trigger_s_reg_P
  -------------------------------------------------------------------
                         required time                          0.600    
                         arrival time                           0.025    
  -------------------------------------------------------------------
                         slack                                  0.626    

Slack (MET) :             0.631ns  (arrival time - required time)
  Source:                 TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_1/Delayer_0/Dff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_1/trigger_s_reg_P/PRE
                            (removal check against rising-edge clock CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.830ns  (logic 0.226ns (27.216%)  route 0.604ns (72.784%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.783ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25899, routed)       0.562    -0.549    TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_1/Delayer_0/SCALER_CLK
    SLICE_X57Y62                                                      r  TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_1/Delayer_0/Dff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y62         FDRE (Prop_fdre_C_Q)         0.128    -0.421 r  TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_1/Delayer_0/Dff_reg[1]/Q
                         net (fo=1, routed)           0.280    -0.141    TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_1/Delayer_0/DOUT
    SLICE_X57Y60         LUT2 (Prop_lut2_I1_O)        0.098    -0.043 f  TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__50/O
                         net (fo=3, routed)           0.325     0.281    TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_1/n_0_Delayer_0
    SLICE_X42Y59         FDPE                                         f  TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_1/trigger_s_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25899, routed)       0.837    -0.783    TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_1/SCALER_CLK
    SLICE_X42Y59                                                      r  TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_1/trigger_s_reg_P/C
                         clock pessimism              0.504    -0.279    
    SLICE_X42Y59         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.350    TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_1/trigger_s_reg_P
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                           0.281    
  -------------------------------------------------------------------
                         slack                                  0.631    

Slack (MET) :             0.645ns  (arrival time - required time)
  Source:                 TriggerWidth_0/WidthAdjuster_GENERATE[28].Width_Adjuster_0/Delayer_0/Dff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TriggerWidth_0/WidthAdjuster_GENERATE[28].Width_Adjuster_0/trigger_s_reg_P/PRE
                            (removal check against rising-edge clock CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.186ns (31.578%)  route 0.403ns (68.422%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25899, routed)       0.559    -0.552    TriggerWidth_0/WidthAdjuster_GENERATE[28].Width_Adjuster_0/Delayer_0/SCALER_CLK
    SLICE_X29Y74                                                      r  TriggerWidth_0/WidthAdjuster_GENERATE[28].Width_Adjuster_0/Delayer_0/Dff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.411 r  TriggerWidth_0/WidthAdjuster_GENERATE[28].Width_Adjuster_0/Delayer_0/Dff_reg[1]/Q
                         net (fo=1, routed)           0.056    -0.355    TriggerWidth_0/WidthAdjuster_GENERATE[28].Width_Adjuster_0/Delayer_0/DOUT
    SLICE_X28Y74         LUT2 (Prop_lut2_I1_O)        0.045    -0.310 f  TriggerWidth_0/WidthAdjuster_GENERATE[28].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__55/O
                         net (fo=3, routed)           0.347     0.037    TriggerWidth_0/WidthAdjuster_GENERATE[28].Width_Adjuster_0/n_0_Delayer_0
    SLICE_X33Y69         FDPE                                         f  TriggerWidth_0/WidthAdjuster_GENERATE[28].Width_Adjuster_0/trigger_s_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25899, routed)       0.832    -0.788    TriggerWidth_0/WidthAdjuster_GENERATE[28].Width_Adjuster_0/SCALER_CLK
    SLICE_X33Y69                                                      r  TriggerWidth_0/WidthAdjuster_GENERATE[28].Width_Adjuster_0/trigger_s_reg_P/C
                         clock pessimism              0.275    -0.513    
    SLICE_X33Y69         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.608    TriggerWidth_0/WidthAdjuster_GENERATE[28].Width_Adjuster_0/trigger_s_reg_P
  -------------------------------------------------------------------
                         required time                          0.608    
                         arrival time                           0.037    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.660ns  (arrival time - required time)
  Source:                 TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_1/Delayer_0/Dff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_1/trigger_s_reg_P/PRE
                            (removal check against rising-edge clock CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.833ns  (logic 0.186ns (22.318%)  route 0.647ns (77.682%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.783ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25899, routed)       0.564    -0.547    TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_1/Delayer_0/SCALER_CLK
    SLICE_X52Y54                                                      r  TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_1/Delayer_0/Dff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.406 r  TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_1/Delayer_0/Dff_reg[1]/Q
                         net (fo=1, routed)           0.136    -0.270    TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_1/Delayer_0/DOUT
    SLICE_X53Y54         LUT2 (Prop_lut2_I1_O)        0.045    -0.225 f  TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__48/O
                         net (fo=3, routed)           0.511     0.286    TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_1/n_0_Delayer_0
    SLICE_X35Y62         FDPE                                         f  TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_1/trigger_s_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25899, routed)       0.837    -0.783    TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_1/SCALER_CLK
    SLICE_X35Y62                                                      r  TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_1/trigger_s_reg_P/C
                         clock pessimism              0.504    -0.279    
    SLICE_X35Y62         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.374    TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_1/trigger_s_reg_P
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                           0.286    
  -------------------------------------------------------------------
                         slack                                  0.660    

Slack (MET) :             0.681ns  (arrival time - required time)
  Source:                 TriggerWidth_0/WidthAdjuster_GENERATE[15].Width_Adjuster_1/Delayer_0/Dff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TriggerWidth_0/WidthAdjuster_GENERATE[15].Width_Adjuster_1/trigger_s_reg_P/PRE
                            (removal check against rising-edge clock CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.186ns (30.927%)  route 0.415ns (69.073%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25899, routed)       0.570    -0.541    TriggerWidth_0/WidthAdjuster_GENERATE[15].Width_Adjuster_1/Delayer_0/SCALER_CLK
    SLICE_X37Y53                                                      r  TriggerWidth_0/WidthAdjuster_GENERATE[15].Width_Adjuster_1/Delayer_0/Dff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  TriggerWidth_0/WidthAdjuster_GENERATE[15].Width_Adjuster_1/Delayer_0/Dff_reg[1]/Q
                         net (fo=1, routed)           0.110    -0.290    TriggerWidth_0/WidthAdjuster_GENERATE[15].Width_Adjuster_1/Delayer_0/DOUT
    SLICE_X39Y53         LUT2 (Prop_lut2_I1_O)        0.045    -0.245 f  TriggerWidth_0/WidthAdjuster_GENERATE[15].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__30/O
                         net (fo=3, routed)           0.305     0.060    TriggerWidth_0/WidthAdjuster_GENERATE[15].Width_Adjuster_1/n_0_Delayer_0
    SLICE_X36Y58         FDPE                                         f  TriggerWidth_0/WidthAdjuster_GENERATE[15].Width_Adjuster_1/trigger_s_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25899, routed)       0.840    -0.780    TriggerWidth_0/WidthAdjuster_GENERATE[15].Width_Adjuster_1/SCALER_CLK
    SLICE_X36Y58                                                      r  TriggerWidth_0/WidthAdjuster_GENERATE[15].Width_Adjuster_1/trigger_s_reg_P/C
                         clock pessimism              0.254    -0.526    
    SLICE_X36Y58         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.621    TriggerWidth_0/WidthAdjuster_GENERATE[15].Width_Adjuster_1/trigger_s_reg_P
  -------------------------------------------------------------------
                         required time                          0.621    
                         arrival time                           0.060    
  -------------------------------------------------------------------
                         slack                                  0.681    

Slack (MET) :             0.690ns  (arrival time - required time)
  Source:                 TriggerWidth_0/WidthAdjuster_GENERATE[23].Width_Adjuster_1/Delayer_0/Dff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TriggerWidth_0/WidthAdjuster_GENERATE[23].Width_Adjuster_1/trigger_s_reg_P/PRE
                            (removal check against rising-edge clock CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.866ns  (logic 0.226ns (26.100%)  route 0.640ns (73.900%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25899, routed)       0.562    -0.549    TriggerWidth_0/WidthAdjuster_GENERATE[23].Width_Adjuster_1/Delayer_0/SCALER_CLK
    SLICE_X59Y63                                                      r  TriggerWidth_0/WidthAdjuster_GENERATE[23].Width_Adjuster_1/Delayer_0/Dff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y63         FDRE (Prop_fdre_C_Q)         0.128    -0.421 r  TriggerWidth_0/WidthAdjuster_GENERATE[23].Width_Adjuster_1/Delayer_0/Dff_reg[1]/Q
                         net (fo=1, routed)           0.196    -0.225    TriggerWidth_0/WidthAdjuster_GENERATE[23].Width_Adjuster_1/Delayer_0/DOUT
    SLICE_X59Y61         LUT2 (Prop_lut2_I1_O)        0.098    -0.127 f  TriggerWidth_0/WidthAdjuster_GENERATE[23].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__46/O
                         net (fo=3, routed)           0.444     0.317    TriggerWidth_0/WidthAdjuster_GENERATE[23].Width_Adjuster_1/n_0_Delayer_0
    SLICE_X41Y61         FDPE                                         f  TriggerWidth_0/WidthAdjuster_GENERATE[23].Width_Adjuster_1/trigger_s_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25899, routed)       0.838    -0.782    TriggerWidth_0/WidthAdjuster_GENERATE[23].Width_Adjuster_1/SCALER_CLK
    SLICE_X41Y61                                                      r  TriggerWidth_0/WidthAdjuster_GENERATE[23].Width_Adjuster_1/trigger_s_reg_P/C
                         clock pessimism              0.504    -0.278    
    SLICE_X41Y61         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.373    TriggerWidth_0/WidthAdjuster_GENERATE[23].Width_Adjuster_1/trigger_s_reg_P
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                           0.317    
  -------------------------------------------------------------------
                         slack                                  0.690    

Slack (MET) :             0.700ns  (arrival time - required time)
  Source:                 Scaler_0/FSM_sequential_CurrentState_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Scaler_0/SINGLE_SCALER_GENERATE[21].SingleScaler_0/EdgeDetector_0/q2_reg/CLR
                            (removal check against rising-edge clock CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.209ns (33.627%)  route 0.413ns (66.373%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25899, routed)       0.556    -0.555    Scaler_0/SCALER_CLK
    SLICE_X8Y124                                                      r  Scaler_0/FSM_sequential_CurrentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y124         FDRE (Prop_fdre_C_Q)         0.164    -0.391 r  Scaler_0/FSM_sequential_CurrentState_reg[2]/Q
                         net (fo=13, routed)          0.234    -0.158    Scaler_0/SINGLE_SCALER_GENERATE[68].SingleScaler_0/EdgeDetector_0/out[2]
    SLICE_X9Y123         LUT4 (Prop_lut4_I0_O)        0.045    -0.113 f  Scaler_0/SINGLE_SCALER_GENERATE[68].SingleScaler_0/EdgeDetector_0/q1_i_1/O
                         net (fo=1104, routed)        0.179     0.066    Scaler_0/SINGLE_SCALER_GENERATE[21].SingleScaler_0/EdgeDetector_0/RESET0_out
    SLICE_X9Y123         FDCE                                         f  Scaler_0/SINGLE_SCALER_GENERATE[21].SingleScaler_0/EdgeDetector_0/q2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25899, routed)       0.825    -0.795    Scaler_0/SINGLE_SCALER_GENERATE[21].SingleScaler_0/EdgeDetector_0/SCALER_CLK
    SLICE_X9Y123                                                      r  Scaler_0/SINGLE_SCALER_GENERATE[21].SingleScaler_0/EdgeDetector_0/q2_reg/C
                         clock pessimism              0.254    -0.541    
    SLICE_X9Y123         FDCE (Remov_fdce_C_CLR)     -0.092    -0.633    Scaler_0/SINGLE_SCALER_GENERATE[21].SingleScaler_0/EdgeDetector_0/q2_reg
  -------------------------------------------------------------------
                         required time                          0.633    
                         arrival time                           0.066    
  -------------------------------------------------------------------
                         slack                                  0.700    

Slack (MET) :             0.700ns  (arrival time - required time)
  Source:                 Scaler_0/FSM_sequential_CurrentState_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Scaler_0/SINGLE_SCALER_GENERATE[25].SingleScaler_0/EdgeDetector_0/q1_reg/CLR
                            (removal check against rising-edge clock CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.209ns (33.627%)  route 0.413ns (66.373%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25899, routed)       0.556    -0.555    Scaler_0/SCALER_CLK
    SLICE_X8Y124                                                      r  Scaler_0/FSM_sequential_CurrentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y124         FDRE (Prop_fdre_C_Q)         0.164    -0.391 r  Scaler_0/FSM_sequential_CurrentState_reg[2]/Q
                         net (fo=13, routed)          0.234    -0.158    Scaler_0/SINGLE_SCALER_GENERATE[68].SingleScaler_0/EdgeDetector_0/out[2]
    SLICE_X9Y123         LUT4 (Prop_lut4_I0_O)        0.045    -0.113 f  Scaler_0/SINGLE_SCALER_GENERATE[68].SingleScaler_0/EdgeDetector_0/q1_i_1/O
                         net (fo=1104, routed)        0.179     0.066    Scaler_0/SINGLE_SCALER_GENERATE[25].SingleScaler_0/EdgeDetector_0/RESET0_out
    SLICE_X9Y123         FDCE                                         f  Scaler_0/SINGLE_SCALER_GENERATE[25].SingleScaler_0/EdgeDetector_0/q1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25899, routed)       0.825    -0.795    Scaler_0/SINGLE_SCALER_GENERATE[25].SingleScaler_0/EdgeDetector_0/SCALER_CLK
    SLICE_X9Y123                                                      r  Scaler_0/SINGLE_SCALER_GENERATE[25].SingleScaler_0/EdgeDetector_0/q1_reg/C
                         clock pessimism              0.254    -0.541    
    SLICE_X9Y123         FDCE (Remov_fdce_C_CLR)     -0.092    -0.633    Scaler_0/SINGLE_SCALER_GENERATE[25].SingleScaler_0/EdgeDetector_0/q1_reg
  -------------------------------------------------------------------
                         required time                          0.633    
                         arrival time                           0.066    
  -------------------------------------------------------------------
                         slack                                  0.700    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLK_25M
  To Clock:  CLK_25M

Setup :            0  Failing Endpoints,  Worst Slack       33.984ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.411ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.984ns  (required time - arrival time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/UDP/UDP_LOC/busWd_3/CLR
                            (recovery check against rising-edge clock CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25M rise@40.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        5.313ns  (logic 0.379ns (7.134%)  route 4.934ns (92.866%))
  Logic Levels:           0  
  Clock Path Skew:        -0.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.348ns = ( 39.652 - 40.000 ) 
    Source Clock Delay      (SCD):    0.358ns
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.059ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4868, routed)        1.566     0.358    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X72Y152                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y152        FDPE (Prop_fdpe_C_Q)         0.379     0.737 f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=920, routed)         4.934     5.671    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X64Y126        FDCE                                         f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/UDP/UDP_LOC/busWd_3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)   40.000    40.000 r  
    D18                                               0.000    40.000 r  EXTCLK50M
                         net (fo=0)                   0.000    40.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    41.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    42.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    36.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858    36.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    36.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.373    38.341    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.077    38.418 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4868, routed)        1.234    39.652    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X64Y126                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/UDP/UDP_LOC/busWd_3/C
                         clock pessimism              0.379    40.032    
                         clock uncertainty           -0.046    39.986    
    SLICE_X64Y126        FDCE (Recov_fdce_C_CLR)     -0.331    39.655    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/UDP/UDP_LOC/busWd_3
  -------------------------------------------------------------------
                         required time                         39.655    
                         arrival time                          -5.671    
  -------------------------------------------------------------------
                         slack                                 33.984    

Slack (MET) :             33.984ns  (required time - arrival time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/UDP/UDP_LOC/busWd_4/CLR
                            (recovery check against rising-edge clock CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25M rise@40.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        5.313ns  (logic 0.379ns (7.134%)  route 4.934ns (92.866%))
  Logic Levels:           0  
  Clock Path Skew:        -0.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.348ns = ( 39.652 - 40.000 ) 
    Source Clock Delay      (SCD):    0.358ns
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.059ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4868, routed)        1.566     0.358    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X72Y152                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y152        FDPE (Prop_fdpe_C_Q)         0.379     0.737 f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=920, routed)         4.934     5.671    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X64Y126        FDCE                                         f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/UDP/UDP_LOC/busWd_4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)   40.000    40.000 r  
    D18                                               0.000    40.000 r  EXTCLK50M
                         net (fo=0)                   0.000    40.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    41.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    42.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    36.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858    36.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    36.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.373    38.341    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.077    38.418 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4868, routed)        1.234    39.652    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X64Y126                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/UDP/UDP_LOC/busWd_4/C
                         clock pessimism              0.379    40.032    
                         clock uncertainty           -0.046    39.986    
    SLICE_X64Y126        FDCE (Recov_fdce_C_CLR)     -0.331    39.655    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/UDP/UDP_LOC/busWd_4
  -------------------------------------------------------------------
                         required time                         39.655    
                         arrival time                          -5.671    
  -------------------------------------------------------------------
                         slack                                 33.984    

Slack (MET) :             33.984ns  (required time - arrival time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/UDP/UDP_LOC/busWd_7/CLR
                            (recovery check against rising-edge clock CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25M rise@40.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        5.313ns  (logic 0.379ns (7.134%)  route 4.934ns (92.866%))
  Logic Levels:           0  
  Clock Path Skew:        -0.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.348ns = ( 39.652 - 40.000 ) 
    Source Clock Delay      (SCD):    0.358ns
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.059ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4868, routed)        1.566     0.358    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X72Y152                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y152        FDPE (Prop_fdpe_C_Q)         0.379     0.737 f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=920, routed)         4.934     5.671    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X64Y126        FDCE                                         f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/UDP/UDP_LOC/busWd_7/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)   40.000    40.000 r  
    D18                                               0.000    40.000 r  EXTCLK50M
                         net (fo=0)                   0.000    40.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    41.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    42.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    36.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858    36.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    36.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.373    38.341    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.077    38.418 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4868, routed)        1.234    39.652    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X64Y126                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/UDP/UDP_LOC/busWd_7/C
                         clock pessimism              0.379    40.032    
                         clock uncertainty           -0.046    39.986    
    SLICE_X64Y126        FDCE (Recov_fdce_C_CLR)     -0.331    39.655    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/UDP/UDP_LOC/busWd_7
  -------------------------------------------------------------------
                         required time                         39.655    
                         arrival time                          -5.671    
  -------------------------------------------------------------------
                         slack                                 33.984    

Slack (MET) :             33.989ns  (required time - arrival time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/rdLenCnt_4/CLR
                            (recovery check against rising-edge clock CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25M rise@40.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        5.312ns  (logic 0.379ns (7.135%)  route 4.933ns (92.865%))
  Logic Levels:           0  
  Clock Path Skew:        -0.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.345ns = ( 39.655 - 40.000 ) 
    Source Clock Delay      (SCD):    0.358ns
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.059ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4868, routed)        1.566     0.358    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X72Y152                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y152        FDPE (Prop_fdpe_C_Q)         0.379     0.737 f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=920, routed)         4.933     5.669    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X71Y123        FDCE                                         f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/rdLenCnt_4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)   40.000    40.000 r  
    D18                                               0.000    40.000 r  EXTCLK50M
                         net (fo=0)                   0.000    40.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    41.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    42.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    36.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858    36.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    36.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.373    38.341    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.077    38.418 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4868, routed)        1.237    39.655    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X71Y123                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/rdLenCnt_4/C
                         clock pessimism              0.379    40.035    
                         clock uncertainty           -0.046    39.989    
    SLICE_X71Y123        FDCE (Recov_fdce_C_CLR)     -0.331    39.658    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/rdLenCnt_4
  -------------------------------------------------------------------
                         required time                         39.658    
                         arrival time                          -5.669    
  -------------------------------------------------------------------
                         slack                                 33.989    

Slack (MET) :             33.989ns  (required time - arrival time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/rdLenCnt_5/CLR
                            (recovery check against rising-edge clock CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25M rise@40.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        5.312ns  (logic 0.379ns (7.135%)  route 4.933ns (92.865%))
  Logic Levels:           0  
  Clock Path Skew:        -0.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.345ns = ( 39.655 - 40.000 ) 
    Source Clock Delay      (SCD):    0.358ns
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.059ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4868, routed)        1.566     0.358    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X72Y152                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y152        FDPE (Prop_fdpe_C_Q)         0.379     0.737 f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=920, routed)         4.933     5.669    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X71Y123        FDCE                                         f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/rdLenCnt_5/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)   40.000    40.000 r  
    D18                                               0.000    40.000 r  EXTCLK50M
                         net (fo=0)                   0.000    40.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    41.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    42.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    36.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858    36.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    36.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.373    38.341    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.077    38.418 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4868, routed)        1.237    39.655    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X71Y123                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/rdLenCnt_5/C
                         clock pessimism              0.379    40.035    
                         clock uncertainty           -0.046    39.989    
    SLICE_X71Y123        FDCE (Recov_fdce_C_CLR)     -0.331    39.658    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/rdLenCnt_5
  -------------------------------------------------------------------
                         required time                         39.658    
                         arrival time                          -5.669    
  -------------------------------------------------------------------
                         slack                                 33.989    

Slack (MET) :             33.989ns  (required time - arrival time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/rdLenCnt_6/CLR
                            (recovery check against rising-edge clock CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25M rise@40.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        5.312ns  (logic 0.379ns (7.135%)  route 4.933ns (92.865%))
  Logic Levels:           0  
  Clock Path Skew:        -0.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.345ns = ( 39.655 - 40.000 ) 
    Source Clock Delay      (SCD):    0.358ns
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.059ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4868, routed)        1.566     0.358    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X72Y152                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y152        FDPE (Prop_fdpe_C_Q)         0.379     0.737 f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=920, routed)         4.933     5.669    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X71Y123        FDCE                                         f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/rdLenCnt_6/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)   40.000    40.000 r  
    D18                                               0.000    40.000 r  EXTCLK50M
                         net (fo=0)                   0.000    40.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    41.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    42.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    36.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858    36.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    36.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.373    38.341    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.077    38.418 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4868, routed)        1.237    39.655    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X71Y123                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/rdLenCnt_6/C
                         clock pessimism              0.379    40.035    
                         clock uncertainty           -0.046    39.989    
    SLICE_X71Y123        FDCE (Recov_fdce_C_CLR)     -0.331    39.658    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/rdLenCnt_6
  -------------------------------------------------------------------
                         required time                         39.658    
                         arrival time                          -5.669    
  -------------------------------------------------------------------
                         slack                                 33.989    

Slack (MET) :             33.989ns  (required time - arrival time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/rdLenCnt_7/CLR
                            (recovery check against rising-edge clock CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25M rise@40.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        5.312ns  (logic 0.379ns (7.135%)  route 4.933ns (92.865%))
  Logic Levels:           0  
  Clock Path Skew:        -0.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.345ns = ( 39.655 - 40.000 ) 
    Source Clock Delay      (SCD):    0.358ns
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.059ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4868, routed)        1.566     0.358    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X72Y152                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y152        FDPE (Prop_fdpe_C_Q)         0.379     0.737 f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=920, routed)         4.933     5.669    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X71Y123        FDCE                                         f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/rdLenCnt_7/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)   40.000    40.000 r  
    D18                                               0.000    40.000 r  EXTCLK50M
                         net (fo=0)                   0.000    40.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    41.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    42.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    36.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858    36.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    36.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.373    38.341    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.077    38.418 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4868, routed)        1.237    39.655    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X71Y123                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/rdLenCnt_7/C
                         clock pessimism              0.379    40.035    
                         clock uncertainty           -0.046    39.989    
    SLICE_X71Y123        FDCE (Recov_fdce_C_CLR)     -0.331    39.658    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/rdLenCnt_7
  -------------------------------------------------------------------
                         required time                         39.658    
                         arrival time                          -5.669    
  -------------------------------------------------------------------
                         slack                                 33.989    

Slack (MET) :             34.023ns  (required time - arrival time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/UDP/UDP_LOC/busWd_5/PRE
                            (recovery check against rising-edge clock CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25M rise@40.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        5.313ns  (logic 0.379ns (7.134%)  route 4.934ns (92.866%))
  Logic Levels:           0  
  Clock Path Skew:        -0.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.348ns = ( 39.652 - 40.000 ) 
    Source Clock Delay      (SCD):    0.358ns
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.059ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4868, routed)        1.566     0.358    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X72Y152                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y152        FDPE (Prop_fdpe_C_Q)         0.379     0.737 f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=920, routed)         4.934     5.671    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X64Y126        FDPE                                         f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/UDP/UDP_LOC/busWd_5/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)   40.000    40.000 r  
    D18                                               0.000    40.000 r  EXTCLK50M
                         net (fo=0)                   0.000    40.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    41.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    42.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    36.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858    36.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    36.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.373    38.341    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.077    38.418 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4868, routed)        1.234    39.652    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X64Y126                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/UDP/UDP_LOC/busWd_5/C
                         clock pessimism              0.379    40.032    
                         clock uncertainty           -0.046    39.986    
    SLICE_X64Y126        FDPE (Recov_fdpe_C_PRE)     -0.292    39.694    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/UDP/UDP_LOC/busWd_5
  -------------------------------------------------------------------
                         required time                         39.694    
                         arrival time                          -5.671    
  -------------------------------------------------------------------
                         slack                                 34.023    

Slack (MET) :             34.096ns  (required time - arrival time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/rdLenCnt_10/CLR
                            (recovery check against rising-edge clock CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25M rise@40.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        5.203ns  (logic 0.379ns (7.285%)  route 4.824ns (92.715%))
  Logic Levels:           0  
  Clock Path Skew:        -0.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.346ns = ( 39.654 - 40.000 ) 
    Source Clock Delay      (SCD):    0.358ns
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.059ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4868, routed)        1.566     0.358    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X72Y152                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y152        FDPE (Prop_fdpe_C_Q)         0.379     0.737 f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=920, routed)         4.824     5.560    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X71Y124        FDCE                                         f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/rdLenCnt_10/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)   40.000    40.000 r  
    D18                                               0.000    40.000 r  EXTCLK50M
                         net (fo=0)                   0.000    40.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    41.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    42.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    36.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858    36.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    36.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.373    38.341    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.077    38.418 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4868, routed)        1.236    39.654    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X71Y124                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/rdLenCnt_10/C
                         clock pessimism              0.379    40.034    
                         clock uncertainty           -0.046    39.988    
    SLICE_X71Y124        FDCE (Recov_fdce_C_CLR)     -0.331    39.657    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/rdLenCnt_10
  -------------------------------------------------------------------
                         required time                         39.657    
                         arrival time                          -5.561    
  -------------------------------------------------------------------
                         slack                                 34.096    

Slack (MET) :             34.096ns  (required time - arrival time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/rdLenCnt_8/CLR
                            (recovery check against rising-edge clock CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25M rise@40.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        5.203ns  (logic 0.379ns (7.285%)  route 4.824ns (92.715%))
  Logic Levels:           0  
  Clock Path Skew:        -0.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.346ns = ( 39.654 - 40.000 ) 
    Source Clock Delay      (SCD):    0.358ns
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.059ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4868, routed)        1.566     0.358    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X72Y152                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y152        FDPE (Prop_fdpe_C_Q)         0.379     0.737 f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=920, routed)         4.824     5.560    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X71Y124        FDCE                                         f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/rdLenCnt_8/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)   40.000    40.000 r  
    D18                                               0.000    40.000 r  EXTCLK50M
                         net (fo=0)                   0.000    40.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    41.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    42.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    36.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858    36.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    36.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.373    38.341    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.077    38.418 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4868, routed)        1.236    39.654    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X71Y124                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/rdLenCnt_8/C
                         clock pessimism              0.379    40.034    
                         clock uncertainty           -0.046    39.988    
    SLICE_X71Y124        FDCE (Recov_fdce_C_CLR)     -0.331    39.657    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/rdLenCnt_8
  -------------------------------------------------------------------
                         required time                         39.657    
                         arrival time                          -5.561    
  -------------------------------------------------------------------
                         slack                                 34.096    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX38Data_0/CLR
                            (removal check against rising-edge clock CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25M rise@0.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.526%)  route 0.216ns (60.474%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.425ns
    Source Clock Delay      (SCD):    -0.220ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4868, routed)        0.665    -0.220    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X72Y152                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y152        FDPE (Prop_fdpe_C_Q)         0.141    -0.079 f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=920, routed)         0.216     0.136    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X75Y152        FDCE                                         f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX38Data_0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4868, routed)        0.941    -0.425    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X75Y152                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX38Data_0/C
                         clock pessimism              0.242    -0.182    
    SLICE_X75Y152        FDCE (Remov_fdce_C_CLR)     -0.092    -0.274    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX38Data_0
  -------------------------------------------------------------------
                         required time                          0.274    
                         arrival time                           0.136    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX38Data_5/CLR
                            (removal check against rising-edge clock CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25M rise@0.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.526%)  route 0.216ns (60.474%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.425ns
    Source Clock Delay      (SCD):    -0.220ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4868, routed)        0.665    -0.220    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X72Y152                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y152        FDPE (Prop_fdpe_C_Q)         0.141    -0.079 f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=920, routed)         0.216     0.136    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X75Y152        FDCE                                         f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX38Data_5/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4868, routed)        0.941    -0.425    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X75Y152                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX38Data_5/C
                         clock pessimism              0.242    -0.182    
    SLICE_X75Y152        FDCE (Remov_fdce_C_CLR)     -0.092    -0.274    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX38Data_5
  -------------------------------------------------------------------
                         required time                          0.274    
                         arrival time                           0.136    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX37Data_0/CLR
                            (removal check against rising-edge clock CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25M rise@0.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.064%)  route 0.194ns (57.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.425ns
    Source Clock Delay      (SCD):    -0.220ns
    Clock Pessimism Removal (CPR):    -0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4868, routed)        0.665    -0.220    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X72Y152                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y152        FDPE (Prop_fdpe_C_Q)         0.141    -0.079 f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=920, routed)         0.194     0.115    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X73Y152        FDCE                                         f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX37Data_0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4868, routed)        0.941    -0.425    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X73Y152                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX37Data_0/C
                         clock pessimism              0.217    -0.207    
    SLICE_X73Y152        FDCE (Remov_fdce_C_CLR)     -0.092    -0.299    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX37Data_0
  -------------------------------------------------------------------
                         required time                          0.299    
                         arrival time                           0.115    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX37Data_4/CLR
                            (removal check against rising-edge clock CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25M rise@0.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.064%)  route 0.194ns (57.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.425ns
    Source Clock Delay      (SCD):    -0.220ns
    Clock Pessimism Removal (CPR):    -0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4868, routed)        0.665    -0.220    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X72Y152                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y152        FDPE (Prop_fdpe_C_Q)         0.141    -0.079 f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=920, routed)         0.194     0.115    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X73Y152        FDCE                                         f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX37Data_4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4868, routed)        0.941    -0.425    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X73Y152                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX37Data_4/C
                         clock pessimism              0.217    -0.207    
    SLICE_X73Y152        FDCE (Remov_fdce_C_CLR)     -0.092    -0.299    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX37Data_4
  -------------------------------------------------------------------
                         required time                          0.299    
                         arrival time                           0.115    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX37Data_5/CLR
                            (removal check against rising-edge clock CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25M rise@0.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.064%)  route 0.194ns (57.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.425ns
    Source Clock Delay      (SCD):    -0.220ns
    Clock Pessimism Removal (CPR):    -0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4868, routed)        0.665    -0.220    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X72Y152                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y152        FDPE (Prop_fdpe_C_Q)         0.141    -0.079 f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=920, routed)         0.194     0.115    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X73Y152        FDCE                                         f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX37Data_5/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4868, routed)        0.941    -0.425    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X73Y152                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX37Data_5/C
                         clock pessimism              0.217    -0.207    
    SLICE_X73Y152        FDCE (Remov_fdce_C_CLR)     -0.092    -0.299    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX37Data_5
  -------------------------------------------------------------------
                         required time                          0.299    
                         arrival time                           0.115    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX37Data_7/CLR
                            (removal check against rising-edge clock CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25M rise@0.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.064%)  route 0.194ns (57.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.425ns
    Source Clock Delay      (SCD):    -0.220ns
    Clock Pessimism Removal (CPR):    -0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4868, routed)        0.665    -0.220    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X72Y152                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y152        FDPE (Prop_fdpe_C_Q)         0.141    -0.079 f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=920, routed)         0.194     0.115    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X73Y152        FDCE                                         f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX37Data_7/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4868, routed)        0.941    -0.425    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X73Y152                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX37Data_7/C
                         clock pessimism              0.217    -0.207    
    SLICE_X73Y152        FDCE (Remov_fdce_C_CLR)     -0.092    -0.299    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX37Data_7
  -------------------------------------------------------------------
                         required time                          0.299    
                         arrival time                           0.115    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX3AData_2/CLR
                            (removal check against rising-edge clock CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25M rise@0.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.156%)  route 0.272ns (65.844%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.425ns
    Source Clock Delay      (SCD):    -0.220ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4868, routed)        0.665    -0.220    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X72Y152                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y152        FDPE (Prop_fdpe_C_Q)         0.141    -0.079 f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=920, routed)         0.272     0.192    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X76Y151        FDCE                                         f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX3AData_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4868, routed)        0.941    -0.425    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X76Y151                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX3AData_2/C
                         clock pessimism              0.242    -0.182    
    SLICE_X76Y151        FDCE (Remov_fdce_C_CLR)     -0.067    -0.249    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX3AData_2
  -------------------------------------------------------------------
                         required time                          0.249    
                         arrival time                           0.192    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX3AData_6/CLR
                            (removal check against rising-edge clock CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25M rise@0.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.156%)  route 0.272ns (65.844%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.425ns
    Source Clock Delay      (SCD):    -0.220ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4868, routed)        0.665    -0.220    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X72Y152                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y152        FDPE (Prop_fdpe_C_Q)         0.141    -0.079 f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=920, routed)         0.272     0.192    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X76Y151        FDCE                                         f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX3AData_6/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4868, routed)        0.941    -0.425    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X76Y151                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX3AData_6/C
                         clock pessimism              0.242    -0.182    
    SLICE_X76Y151        FDCE (Remov_fdce_C_CLR)     -0.067    -0.249    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX3AData_6
  -------------------------------------------------------------------
                         required time                          0.249    
                         arrival time                           0.192    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX3AData_0/CLR
                            (removal check against rising-edge clock CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25M rise@0.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.979%)  route 0.274ns (66.021%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.425ns
    Source Clock Delay      (SCD):    -0.220ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4868, routed)        0.665    -0.220    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X72Y152                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y152        FDPE (Prop_fdpe_C_Q)         0.141    -0.079 f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=920, routed)         0.274     0.195    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X74Y150        FDCE                                         f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX3AData_0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4868, routed)        0.941    -0.425    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X74Y150                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX3AData_0/C
                         clock pessimism              0.242    -0.182    
    SLICE_X74Y150        FDCE (Remov_fdce_C_CLR)     -0.067    -0.249    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX3AData_0
  -------------------------------------------------------------------
                         required time                          0.249    
                         arrival time                           0.195    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.461ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX39Data_1/CLR
                            (removal check against rising-edge clock CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25M rise@0.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.733%)  route 0.265ns (65.267%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.426ns
    Source Clock Delay      (SCD):    -0.220ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4868, routed)        0.665    -0.220    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X72Y152                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y152        FDPE (Prop_fdpe_C_Q)         0.141    -0.079 f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=920, routed)         0.265     0.186    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X77Y153        FDCE                                         f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX39Data_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4868, routed)        0.940    -0.426    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X77Y153                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX39Data_1/C
                         clock pessimism              0.242    -0.183    
    SLICE_X77Y153        FDCE (Remov_fdce_C_CLR)     -0.092    -0.275    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX39Data_1
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                           0.186    
  -------------------------------------------------------------------
                         slack                                  0.461    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLK_500M
  To Clock:  CLK_500M

Setup :            0  Failing Endpoints,  Worst Slack        0.149ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.317ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.149ns  (required time - arrival time)
  Source:                 TriggerManager_0/SynchEdgeDetector_IsDaqMode/DelayedDin_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/q1_reg/CLR
                            (recovery check against rising-edge clock CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK_500M rise@2.000ns - CLK_500M rise@0.000ns)
  Data Path Delay:        1.511ns  (logic 0.484ns (32.042%)  route 1.027ns (67.958%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.841ns = ( 1.159 - 2.000 ) 
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.047ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=81, routed)          1.386    -0.529    TriggerManager_0/SynchEdgeDetector_IsDaqMode/FAST_CLK
    SLICE_X33Y51                                                      r  TriggerManager_0/SynchEdgeDetector_IsDaqMode/DelayedDin_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y51         FDCE (Prop_fdce_C_Q)         0.379    -0.150 r  TriggerManager_0/SynchEdgeDetector_IsDaqMode/DelayedDin_reg/Q
                         net (fo=2, routed)           0.509     0.358    TriggerManager_0/SynchEdgeDetector_IsDaqMode/Synchronizer_0/DelayedDin
    SLICE_X33Y50         LUT3 (Prop_lut3_I1_O)        0.105     0.463 f  TriggerManager_0/SynchEdgeDetector_IsDaqMode/Synchronizer_0/q1_i_1__3/O
                         net (fo=3, routed)           0.518     0.981    TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/RESET1_out
    SLICE_X28Y49         FDCE                                         f  TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/q1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_500M rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     3.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     4.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.365    -1.963 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           1.633    -0.330    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.077    -0.253 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=81, routed)          1.412     1.159    TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/FAST_CLK
    SLICE_X28Y49                                                      r  TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/q1_reg/C
                         clock pessimism              0.345     1.504    
                         clock uncertainty           -0.043     1.461    
    SLICE_X28Y49         FDCE (Recov_fdce_C_CLR)     -0.331     1.130    TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/q1_reg
  -------------------------------------------------------------------
                         required time                          1.130    
                         arrival time                          -0.981    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (required time - arrival time)
  Source:                 TriggerManager_0/SynchEdgeDetector_IsDaqMode/DelayedDin_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/q2_reg/CLR
                            (recovery check against rising-edge clock CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK_500M rise@2.000ns - CLK_500M rise@0.000ns)
  Data Path Delay:        1.511ns  (logic 0.484ns (32.042%)  route 1.027ns (67.958%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.841ns = ( 1.159 - 2.000 ) 
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.047ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=81, routed)          1.386    -0.529    TriggerManager_0/SynchEdgeDetector_IsDaqMode/FAST_CLK
    SLICE_X33Y51                                                      r  TriggerManager_0/SynchEdgeDetector_IsDaqMode/DelayedDin_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y51         FDCE (Prop_fdce_C_Q)         0.379    -0.150 r  TriggerManager_0/SynchEdgeDetector_IsDaqMode/DelayedDin_reg/Q
                         net (fo=2, routed)           0.509     0.358    TriggerManager_0/SynchEdgeDetector_IsDaqMode/Synchronizer_0/DelayedDin
    SLICE_X33Y50         LUT3 (Prop_lut3_I1_O)        0.105     0.463 f  TriggerManager_0/SynchEdgeDetector_IsDaqMode/Synchronizer_0/q1_i_1__3/O
                         net (fo=3, routed)           0.518     0.981    TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/RESET1_out
    SLICE_X28Y49         FDCE                                         f  TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/q2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_500M rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     3.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     4.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.365    -1.963 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           1.633    -0.330    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.077    -0.253 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=81, routed)          1.412     1.159    TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/FAST_CLK
    SLICE_X28Y49                                                      r  TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/q2_reg/C
                         clock pessimism              0.345     1.504    
                         clock uncertainty           -0.043     1.461    
    SLICE_X28Y49         FDCE (Recov_fdce_C_CLR)     -0.331     1.130    TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/q2_reg
  -------------------------------------------------------------------
                         required time                          1.130    
                         arrival time                          -0.981    
  -------------------------------------------------------------------
                         slack                                  0.149    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 TriggerManager_0/SynchEdgeDetector_IsDaqMode/Synchronizer_0/DoubleFFSynchronizerFF2/C
                            (rising edge-triggered cell FDCE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/q1_reg/CLR
                            (removal check against rising-edge clock CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_500M rise@0.000ns - CLK_500M rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.186ns (33.016%)  route 0.377ns (66.984%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=81, routed)          0.571    -0.540    TriggerManager_0/SynchEdgeDetector_IsDaqMode/Synchronizer_0/FAST_CLK
    SLICE_X36Y50                                                      r  TriggerManager_0/SynchEdgeDetector_IsDaqMode/Synchronizer_0/DoubleFFSynchronizerFF2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDCE (Prop_fdce_C_Q)         0.141    -0.399 f  TriggerManager_0/SynchEdgeDetector_IsDaqMode/Synchronizer_0/DoubleFFSynchronizerFF2/Q
                         net (fo=3, routed)           0.156    -0.243    TriggerManager_0/SynchEdgeDetector_IsDaqMode/Synchronizer_0/DOUT
    SLICE_X33Y50         LUT3 (Prop_lut3_I2_O)        0.045    -0.198 f  TriggerManager_0/SynchEdgeDetector_IsDaqMode/Synchronizer_0/q1_i_1__3/O
                         net (fo=3, routed)           0.221     0.023    TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/RESET1_out
    SLICE_X28Y49         FDCE                                         f  TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/q1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=81, routed)          0.914    -0.706    TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/FAST_CLK
    SLICE_X28Y49                                                      r  TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/q1_reg/C
                         clock pessimism              0.504    -0.202    
    SLICE_X28Y49         FDCE (Remov_fdce_C_CLR)     -0.092    -0.294    TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/q1_reg
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                           0.023    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 TriggerManager_0/SynchEdgeDetector_IsDaqMode/Synchronizer_0/DoubleFFSynchronizerFF2/C
                            (rising edge-triggered cell FDCE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/q2_reg/CLR
                            (removal check against rising-edge clock CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_500M rise@0.000ns - CLK_500M rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.186ns (33.016%)  route 0.377ns (66.984%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=81, routed)          0.571    -0.540    TriggerManager_0/SynchEdgeDetector_IsDaqMode/Synchronizer_0/FAST_CLK
    SLICE_X36Y50                                                      r  TriggerManager_0/SynchEdgeDetector_IsDaqMode/Synchronizer_0/DoubleFFSynchronizerFF2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDCE (Prop_fdce_C_Q)         0.141    -0.399 f  TriggerManager_0/SynchEdgeDetector_IsDaqMode/Synchronizer_0/DoubleFFSynchronizerFF2/Q
                         net (fo=3, routed)           0.156    -0.243    TriggerManager_0/SynchEdgeDetector_IsDaqMode/Synchronizer_0/DOUT
    SLICE_X33Y50         LUT3 (Prop_lut3_I2_O)        0.045    -0.198 f  TriggerManager_0/SynchEdgeDetector_IsDaqMode/Synchronizer_0/q1_i_1__3/O
                         net (fo=3, routed)           0.221     0.023    TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/RESET1_out
    SLICE_X28Y49         FDCE                                         f  TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/q2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=81, routed)          0.914    -0.706    TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/FAST_CLK
    SLICE_X28Y49                                                      r  TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/q2_reg/C
                         clock pessimism              0.504    -0.202    
    SLICE_X28Y49         FDCE (Remov_fdce_C_CLR)     -0.092    -0.294    TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/q2_reg
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                           0.023    
  -------------------------------------------------------------------
                         slack                                  0.317    





