Protel Design System Design Rule Check
PCB File : C:\Users\erdem\Google Drive\Altium Projects\Saat_57mm\SAAT_PCB.PcbDoc
Date     : 5.07.2019
Time     : 22:26:09

Processing Rule : Clearance Constraint (Gap=20mil) (InPolygon),(All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=80mil) (AsMM(PadXSize_AllLayers)=3.1),(InPolygon)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=10mil) (Max=300mil) (Preferred=35mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
   Violation between Hole Size Constraint: (122.047mil > 100mil) Pad Free-(10100mil,1975mil) on Multi-Layer Actual Hole Size = 122.047mil
   Violation between Hole Size Constraint: (122.047mil > 100mil) Pad Free-(10100mil,4575mil) on Multi-Layer Actual Hole Size = 122.047mil
   Violation between Hole Size Constraint: (122.047mil > 100mil) Pad Free-(1600mil,4575mil) on Multi-Layer Actual Hole Size = 122.047mil
   Violation between Hole Size Constraint: (122.047mil > 100mil) Pad Free-(1625mil,1975mil) on Multi-Layer Actual Hole Size = 122.047mil
   Violation between Hole Size Constraint: (122.047mil > 100mil) Pad Free-(5850mil,2025mil) on Multi-Layer Actual Hole Size = 122.047mil
   Violation between Hole Size Constraint: (122.047mil > 100mil) Pad Free-(5850mil,4525mil) on Multi-Layer Actual Hole Size = 122.047mil
   Violation between Hole Size Constraint: (137.795mil > 100mil) Pad IC5-4(10100mil,4212.52mil) on Multi-Layer Actual Hole Size = 137.795mil
   Violation between Hole Size Constraint: (141.732mil > 100mil) Pad J1-1(10005.905mil,2375mil) on Multi-Layer Actual Slot Hole Width = 141.732mil
   Violation between Hole Size Constraint: (141.732mil > 100mil) Pad J1-2(10127.953mil,2571.85mil) on Multi-Layer Actual Slot Hole Width = 141.732mil
   Violation between Hole Size Constraint: (141.732mil > 100mil) Pad J1-3(10250mil,2375mil) on Multi-Layer Actual Slot Hole Width = 141.732mil
   Violation between Hole Size Constraint: (122.047mil > 100mil) Pad U1-(5147.642mil,2575.625mil) on Multi-Layer Actual Hole Size = 122.047mil
Rule Violations :11

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (9.639mil < 10mil) Between Pad C4-1(2275mil,3700mil) on Multi-Layer And Via (2225mil,3625mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.639mil] / [Bottom Solder] Mask Sliver [9.639mil]
Rule Violations :1

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (3.657mil < 10mil) Between Arc (10121.26mil,3181.693mil) on Top Overlay And Pad C3-1(10100mil,3225mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [3.657mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.173mil < 10mil) Between Arc (10121.26mil,3268.307mil) on Top Overlay And Pad C3-1(10100mil,3225mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.173mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (10250mil,2975mil) on Top Overlay And Pad C11-1(10299.213mil,2975mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.849mil < 10mil) Between Arc (10250mil,2975mil) on Top Overlay And Pad C11-2(10200.787mil,2975mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.849mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.269mil < 10mil) Between Arc (10278.74mil,3181.693mil) on Top Overlay And Pad C3-2(10300mil,3225mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.332mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.699mil < 10mil) Between Arc (10278.74mil,3268.307mil) on Top Overlay And Pad C3-2(10300mil,3225mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [7.699mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.839mil < 10mil) Between Arc (1500mil,4401.181mil) on Top Overlay And Pad U2-1(1500mil,4350mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [3.839mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.908mil < 10mil) Between Arc (1625.002mil,1975mil) on Top Overlay And Pad PB4-3(1573.032mil,2162.008mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [3.908mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.328mil < 10mil) Between Arc (2154.179mil,3725mil) on Top Overlay And Pad C5-1(2154.179mil,3700mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.328mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.529mil < 10mil) Between Arc (2154.179mil,3725mil) on Top Overlay And Pad C5-1(2154.179mil,3700mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.529mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.328mil < 10mil) Between Arc (2154.179mil,3775mil) on Top Overlay And Pad C5-2(2154.179mil,3800mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.328mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.529mil < 10mil) Between Arc (2154.179mil,3775mil) on Top Overlay And Pad C5-2(2154.179mil,3800mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.529mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.328mil < 10mil) Between Arc (2275mil,3725mil) on Top Overlay And Pad C4-1(2275mil,3700mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.328mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.529mil < 10mil) Between Arc (2275mil,3725mil) on Top Overlay And Pad C4-1(2275mil,3700mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.529mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.328mil < 10mil) Between Arc (2275mil,3775mil) on Top Overlay And Pad C4-2(2275mil,3800mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.328mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.529mil < 10mil) Between Arc (2275mil,3775mil) on Top Overlay And Pad C4-2(2275mil,3800mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.529mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.662mil < 10mil) Between Arc (2417.081mil,4181.693mil) on Top Overlay And Pad C1-1(2395.821mil,4225mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.662mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.661mil < 10mil) Between Arc (2417.081mil,4268.307mil) on Top Overlay And Pad C1-1(2395.821mil,4225mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.661mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.742mil < 10mil) Between Arc (2574.561mil,4181.693mil) on Top Overlay And Pad C1-2(2595.821mil,4225mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [2.805mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.228mil < 10mil) Between Arc (2574.561mil,4268.307mil) on Top Overlay And Pad C1-2(2595.821mil,4225mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.228mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.892mil < 10mil) Between Arc (2706.693mil,3471.26mil) on Top Overlay And Pad C8-1(2750mil,3450mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [7.892mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.797mil < 10mil) Between Arc (2706.693mil,3628.74mil) on Top Overlay And Pad C8-2(2750mil,3650mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [7.797mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.837mil < 10mil) Between Arc (2793.307mil,3471.26mil) on Top Overlay And Pad C8-1(2750mil,3450mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.837mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.837mil < 10mil) Between Arc (2793.307mil,3628.74mil) on Top Overlay And Pad C8-2(2750mil,3650mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.837mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.892mil < 10mil) Between Arc (3856.693mil,2046.26mil) on Top Overlay And Pad C2-1(3900mil,2025mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [7.892mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.797mil < 10mil) Between Arc (3856.693mil,2203.74mil) on Top Overlay And Pad C2-2(3900mil,2225mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [7.797mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.837mil < 10mil) Between Arc (3943.307mil,2046.26mil) on Top Overlay And Pad C2-1(3900mil,2025mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.837mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.837mil < 10mil) Between Arc (3943.307mil,2203.74mil) on Top Overlay And Pad C2-2(3900mil,2225mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.837mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.892mil < 10mil) Between Arc (4606.693mil,3471.26mil) on Top Overlay And Pad C7-1(4650mil,3450mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [7.892mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.797mil < 10mil) Between Arc (4606.693mil,3628.74mil) on Top Overlay And Pad C7-2(4650mil,3650mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [7.797mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.837mil < 10mil) Between Arc (4693.307mil,3471.26mil) on Top Overlay And Pad C7-1(4650mil,3450mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.837mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.837mil < 10mil) Between Arc (4693.307mil,3628.74mil) on Top Overlay And Pad C7-2(4650mil,3650mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.837mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.257mil < 10mil) Between Arc (5852.756mil,2477.336mil) on Top Overlay And Pad T1-1(5752.756mil,2475mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.257mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.951mil < 10mil) Between Arc (5852.756mil,2477.336mil) on Top Overlay And Pad T1-1(5752.756mil,2475mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.951mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.446mil < 10mil) Between Arc (5852.756mil,2477.336mil) on Top Overlay And Pad T1-3(5952.756mil,2475mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.446mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.596mil < 10mil) Between Arc (5852.756mil,2477.336mil) on Top Overlay And Pad T1-3(5952.756mil,2475mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.596mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.892mil < 10mil) Between Arc (6756.693mil,3471.26mil) on Top Overlay And Pad C6-1(6800mil,3450mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [7.892mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.797mil < 10mil) Between Arc (6756.693mil,3628.74mil) on Top Overlay And Pad C6-2(6800mil,3650mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [7.797mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.837mil < 10mil) Between Arc (6843.307mil,3471.26mil) on Top Overlay And Pad C6-1(6800mil,3450mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.837mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.837mil < 10mil) Between Arc (6843.307mil,3628.74mil) on Top Overlay And Pad C6-2(6800mil,3650mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.837mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.892mil < 10mil) Between Arc (8656.693mil,3471.26mil) on Top Overlay And Pad C9-1(8700mil,3450mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [7.892mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.797mil < 10mil) Between Arc (8656.693mil,3628.74mil) on Top Overlay And Pad C9-2(8700mil,3650mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [7.797mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.837mil < 10mil) Between Arc (8743.307mil,3471.26mil) on Top Overlay And Pad C9-1(8700mil,3450mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.837mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.837mil < 10mil) Between Arc (8743.307mil,3628.74mil) on Top Overlay And Pad C9-2(8700mil,3650mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.837mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.94mil < 10mil) Between Pad BTR1-1(3500mil,2716.535mil) on Bottom Layer And Track (3244.252mil,2687.469mil)(3437.879mil,2687.469mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.94mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.124mil < 10mil) Between Pad BTR1-1(3500mil,2716.535mil) on Bottom Layer And Track (3351.978mil,2707.154mil)(3435.695mil,2722.904mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.124mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.082mil < 10mil) Between Pad BTR1-1(3500mil,2716.535mil) on Bottom Layer And Track (3398.858mil,2646.524mil)(3440.737mil,2646.524mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.082mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.792mil < 10mil) Between Pad BTR1-1(3500mil,2716.535mil) on Bottom Layer And Track (3406.238mil,2626.004mil)(3459.783mil,2626.004mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.792mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.413mil < 10mil) Between Pad BTR1-1(3500mil,2716.535mil) on Bottom Layer And Track (3417.974mil,2630.382mil)(3449.69mil,2630.382mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.413mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.082mil < 10mil) Between Pad BTR1-1(3500mil,2716.535mil) on Bottom Layer And Track (3440.737mil,2637.815mil)(3440.737mil,2646.524mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.082mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.792mil < 10mil) Between Pad BTR1-1(3500mil,2716.535mil) on Bottom Layer And Track (3459.783mil,2626.004mil)(3541.542mil,2626.004mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.792mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.792mil < 10mil) Between Pad BTR1-1(3500mil,2716.535mil) on Bottom Layer And Track (3541.542mil,2626.004mil)(3594.078mil,2626.004mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.792mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.413mil < 10mil) Between Pad BTR1-1(3500mil,2716.535mil) on Bottom Layer And Track (3550.626mil,2630.382mil)(3582.341mil,2630.382mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.413mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.398mil < 10mil) Between Pad BTR1-1(3500mil,2716.535mil) on Bottom Layer And Track (3559.579mil,2637.815mil)(3559.579mil,2646.524mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.398mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.398mil < 10mil) Between Pad BTR1-1(3500mil,2716.535mil) on Bottom Layer And Track (3559.579mil,2646.524mil)(3595.709mil,2646.524mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.398mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.256mil < 10mil) Between Pad BTR1-1(3500mil,2716.535mil) on Bottom Layer And Track (3562.437mil,2687.469mil)(3756.063mil,2687.469mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.256mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.44mil < 10mil) Between Pad BTR1-1(3500mil,2716.535mil) on Bottom Layer And Track (3564.621mil,2722.904mil)(3648.338mil,2707.154mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.44mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.697mil < 10mil) Between Pad BTR1-2(3500mil,2094.488mil) on Bottom Layer And Track (3415.512mil,2204.792mil)(3466.693mil,2183.926mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.697mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.697mil < 10mil) Between Pad BTR1-2(3500mil,2094.488mil) on Bottom Layer And Track (3537.559mil,2183.926mil)(3588.741mil,2204.792mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.697mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.968mil < 10mil) Between Pad C10-1(9906.102mil,2975mil) on Multi-Layer And Track (9821.457mil,2975mil)(9860.827mil,2975mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.968mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C11-1(10299.213mil,2975mil) on Multi-Layer And Track (10279.528mil,2894.291mil)(10279.528mil,2933.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C5-1(2154.179mil,3700mil) on Multi-Layer And Track (2125mil,3525mil)(2125mil,4150mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C5-2(2154.179mil,3800mil) on Multi-Layer And Track (2125mil,3525mil)(2125mil,4150mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.232mil < 10mil) Between Pad IC1-1(2975mil,3775mil) on Multi-Layer And Track (2914.96mil,3820.669mil)(3835.04mil,3820.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.232mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.512mil < 10mil) Between Pad IC1-10(3775mil,4075mil) on Multi-Layer And Track (2914.96mil,4029.331mil)(3835.04mil,4029.331mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.014mil < 10mil) Between Pad IC1-10(3775mil,4075mil) on Multi-Layer And Track (3819.89mil,1897.055mil)(3819.89mil,4652.959mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.014mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.512mil < 10mil) Between Pad IC1-11(3675mil,4075mil) on Multi-Layer And Track (2914.96mil,4029.331mil)(3835.04mil,4029.331mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.551mil < 10mil) Between Pad IC1-11(3675mil,4075mil) on Multi-Layer And Track (3625mil,4025mil)(3625mil,4150mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.551mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.512mil < 10mil) Between Pad IC1-12(3575mil,4075mil) on Multi-Layer And Track (2914.96mil,4029.331mil)(3835.04mil,4029.331mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.182mil < 10mil) Between Pad IC1-12(3575mil,4075mil) on Multi-Layer And Track (3625mil,4025mil)(3625mil,4150mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.182mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.512mil < 10mil) Between Pad IC1-13(3475mil,4075mil) on Multi-Layer And Track (2914.96mil,4029.331mil)(3835.04mil,4029.331mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.512mil < 10mil) Between Pad IC1-14(3375mil,4075mil) on Multi-Layer And Track (2914.96mil,4029.331mil)(3835.04mil,4029.331mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.512mil < 10mil) Between Pad IC1-15(3275mil,4075mil) on Multi-Layer And Track (2914.96mil,4029.331mil)(3835.04mil,4029.331mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.512mil < 10mil) Between Pad IC1-16(3175mil,4075mil) on Multi-Layer And Track (2914.96mil,4029.331mil)(3835.04mil,4029.331mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.512mil < 10mil) Between Pad IC1-17(3075mil,4075mil) on Multi-Layer And Track (2914.96mil,4029.331mil)(3835.04mil,4029.331mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.512mil < 10mil) Between Pad IC1-18(2975mil,4075mil) on Multi-Layer And Track (2914.96mil,4029.331mil)(3835.04mil,4029.331mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.512mil < 10mil) Between Pad IC1-2(3075mil,3775mil) on Multi-Layer And Track (2914.96mil,3820.669mil)(3835.04mil,3820.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.512mil < 10mil) Between Pad IC1-3(3175mil,3775mil) on Multi-Layer And Track (2914.96mil,3820.669mil)(3835.04mil,3820.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.512mil < 10mil) Between Pad IC1-4(3275mil,3775mil) on Multi-Layer And Track (2914.96mil,3820.669mil)(3835.04mil,3820.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.512mil < 10mil) Between Pad IC1-5(3375mil,3775mil) on Multi-Layer And Track (2914.96mil,3820.669mil)(3835.04mil,3820.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.512mil < 10mil) Between Pad IC1-6(3475mil,3775mil) on Multi-Layer And Track (2914.96mil,3820.669mil)(3835.04mil,3820.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.512mil < 10mil) Between Pad IC1-7(3575mil,3775mil) on Multi-Layer And Track (2914.96mil,3820.669mil)(3835.04mil,3820.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.182mil < 10mil) Between Pad IC1-7(3575mil,3775mil) on Multi-Layer And Track (3625mil,3525mil)(3625mil,4025mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.182mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.512mil < 10mil) Between Pad IC1-8(3675mil,3775mil) on Multi-Layer And Track (2914.96mil,3820.669mil)(3835.04mil,3820.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.551mil < 10mil) Between Pad IC1-8(3675mil,3775mil) on Multi-Layer And Track (3625mil,3525mil)(3625mil,4025mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.551mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.512mil < 10mil) Between Pad IC1-9(3775mil,3775mil) on Multi-Layer And Track (2914.96mil,3820.669mil)(3835.04mil,3820.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.014mil < 10mil) Between Pad IC1-9(3775mil,3775mil) on Multi-Layer And Track (3819.89mil,1897.055mil)(3819.89mil,4652.959mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.014mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.232mil < 10mil) Between Pad IC2-1(7025mil,3775mil) on Multi-Layer And Track (6964.96mil,3820.669mil)(7885.04mil,3820.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.232mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.512mil < 10mil) Between Pad IC2-10(7825mil,4075mil) on Multi-Layer And Track (6964.96mil,4029.331mil)(7885.04mil,4029.331mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.014mil < 10mil) Between Pad IC2-10(7825mil,4075mil) on Multi-Layer And Track (7869.89mil,1897.055mil)(7869.89mil,4652.959mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.014mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.512mil < 10mil) Between Pad IC2-11(7725mil,4075mil) on Multi-Layer And Track (6964.96mil,4029.331mil)(7885.04mil,4029.331mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.551mil < 10mil) Between Pad IC2-11(7725mil,4075mil) on Multi-Layer And Track (7675mil,4025mil)(7675mil,4150mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.551mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.512mil < 10mil) Between Pad IC2-12(7625mil,4075mil) on Multi-Layer And Track (6964.96mil,4029.331mil)(7885.04mil,4029.331mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.182mil < 10mil) Between Pad IC2-12(7625mil,4075mil) on Multi-Layer And Track (7675mil,4025mil)(7675mil,4150mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.182mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.512mil < 10mil) Between Pad IC2-13(7525mil,4075mil) on Multi-Layer And Track (6964.96mil,4029.331mil)(7885.04mil,4029.331mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.512mil < 10mil) Between Pad IC2-14(7425mil,4075mil) on Multi-Layer And Track (6964.96mil,4029.331mil)(7885.04mil,4029.331mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.512mil < 10mil) Between Pad IC2-15(7325mil,4075mil) on Multi-Layer And Track (6964.96mil,4029.331mil)(7885.04mil,4029.331mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.512mil < 10mil) Between Pad IC2-16(7225mil,4075mil) on Multi-Layer And Track (6964.96mil,4029.331mil)(7885.04mil,4029.331mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.512mil < 10mil) Between Pad IC2-17(7125mil,4075mil) on Multi-Layer And Track (6964.96mil,4029.331mil)(7885.04mil,4029.331mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.512mil < 10mil) Between Pad IC2-18(7025mil,4075mil) on Multi-Layer And Track (6964.96mil,4029.331mil)(7885.04mil,4029.331mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.512mil < 10mil) Between Pad IC2-2(7125mil,3775mil) on Multi-Layer And Track (6964.96mil,3820.669mil)(7885.04mil,3820.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.512mil < 10mil) Between Pad IC2-3(7225mil,3775mil) on Multi-Layer And Track (6964.96mil,3820.669mil)(7885.04mil,3820.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.512mil < 10mil) Between Pad IC2-4(7325mil,3775mil) on Multi-Layer And Track (6964.96mil,3820.669mil)(7885.04mil,3820.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.512mil < 10mil) Between Pad IC2-5(7425mil,3775mil) on Multi-Layer And Track (6964.96mil,3820.669mil)(7885.04mil,3820.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.512mil < 10mil) Between Pad IC2-6(7525mil,3775mil) on Multi-Layer And Track (6964.96mil,3820.669mil)(7885.04mil,3820.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.512mil < 10mil) Between Pad IC2-7(7625mil,3775mil) on Multi-Layer And Track (6964.96mil,3820.669mil)(7885.04mil,3820.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.182mil < 10mil) Between Pad IC2-7(7625mil,3775mil) on Multi-Layer And Track (7675mil,3525mil)(7675mil,4025mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.182mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.512mil < 10mil) Between Pad IC2-8(7725mil,3775mil) on Multi-Layer And Track (6964.96mil,3820.669mil)(7885.04mil,3820.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.551mil < 10mil) Between Pad IC2-8(7725mil,3775mil) on Multi-Layer And Track (7675mil,3525mil)(7675mil,4025mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.551mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.512mil < 10mil) Between Pad IC2-9(7825mil,3775mil) on Multi-Layer And Track (6964.96mil,3820.669mil)(7885.04mil,3820.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.014mil < 10mil) Between Pad IC2-9(7825mil,3775mil) on Multi-Layer And Track (7869.89mil,1897.055mil)(7869.89mil,4652.959mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.014mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.232mil < 10mil) Between Pad IC3-1(4875mil,3775mil) on Multi-Layer And Track (4814.96mil,3820.669mil)(5735.04mil,3820.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.232mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.512mil < 10mil) Between Pad IC3-10(5675mil,4075mil) on Multi-Layer And Track (4814.96mil,4029.331mil)(5735.04mil,4029.331mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.014mil < 10mil) Between Pad IC3-10(5675mil,4075mil) on Multi-Layer And Track (5719.89mil,1897.055mil)(5719.89mil,4652.959mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.014mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.512mil < 10mil) Between Pad IC3-11(5575mil,4075mil) on Multi-Layer And Track (4814.96mil,4029.331mil)(5735.04mil,4029.331mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.551mil < 10mil) Between Pad IC3-11(5575mil,4075mil) on Multi-Layer And Track (5525mil,4025mil)(5525mil,4150mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.551mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.512mil < 10mil) Between Pad IC3-12(5475mil,4075mil) on Multi-Layer And Track (4814.96mil,4029.331mil)(5735.04mil,4029.331mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.182mil < 10mil) Between Pad IC3-12(5475mil,4075mil) on Multi-Layer And Track (5525mil,4025mil)(5525mil,4150mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.182mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.512mil < 10mil) Between Pad IC3-13(5375mil,4075mil) on Multi-Layer And Track (4814.96mil,4029.331mil)(5735.04mil,4029.331mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.512mil < 10mil) Between Pad IC3-14(5275mil,4075mil) on Multi-Layer And Track (4814.96mil,4029.331mil)(5735.04mil,4029.331mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.512mil < 10mil) Between Pad IC3-15(5175mil,4075mil) on Multi-Layer And Track (4814.96mil,4029.331mil)(5735.04mil,4029.331mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.512mil < 10mil) Between Pad IC3-16(5075mil,4075mil) on Multi-Layer And Track (4814.96mil,4029.331mil)(5735.04mil,4029.331mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.512mil < 10mil) Between Pad IC3-17(4975mil,4075mil) on Multi-Layer And Track (4814.96mil,4029.331mil)(5735.04mil,4029.331mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.512mil < 10mil) Between Pad IC3-18(4875mil,4075mil) on Multi-Layer And Track (4814.96mil,4029.331mil)(5735.04mil,4029.331mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.512mil < 10mil) Between Pad IC3-2(4975mil,3775mil) on Multi-Layer And Track (4814.96mil,3820.669mil)(5735.04mil,3820.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.512mil < 10mil) Between Pad IC3-3(5075mil,3775mil) on Multi-Layer And Track (4814.96mil,3820.669mil)(5735.04mil,3820.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.512mil < 10mil) Between Pad IC3-4(5175mil,3775mil) on Multi-Layer And Track (4814.96mil,3820.669mil)(5735.04mil,3820.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.512mil < 10mil) Between Pad IC3-5(5275mil,3775mil) on Multi-Layer And Track (4814.96mil,3820.669mil)(5735.04mil,3820.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.512mil < 10mil) Between Pad IC3-6(5375mil,3775mil) on Multi-Layer And Track (4814.96mil,3820.669mil)(5735.04mil,3820.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.512mil < 10mil) Between Pad IC3-7(5475mil,3775mil) on Multi-Layer And Track (4814.96mil,3820.669mil)(5735.04mil,3820.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.182mil < 10mil) Between Pad IC3-7(5475mil,3775mil) on Multi-Layer And Track (5525mil,3525mil)(5525mil,4025mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.182mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.512mil < 10mil) Between Pad IC3-8(5575mil,3775mil) on Multi-Layer And Track (4814.96mil,3820.669mil)(5735.04mil,3820.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.551mil < 10mil) Between Pad IC3-8(5575mil,3775mil) on Multi-Layer And Track (5525mil,3525mil)(5525mil,4025mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.551mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.512mil < 10mil) Between Pad IC3-9(5675mil,3775mil) on Multi-Layer And Track (4814.96mil,3820.669mil)(5735.04mil,3820.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.014mil < 10mil) Between Pad IC3-9(5675mil,3775mil) on Multi-Layer And Track (5719.89mil,1897.055mil)(5719.89mil,4652.959mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.014mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.232mil < 10mil) Between Pad IC4-1(8925mil,3775mil) on Multi-Layer And Track (8864.96mil,3820.669mil)(9785.04mil,3820.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.232mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.512mil < 10mil) Between Pad IC4-10(9725mil,4075mil) on Multi-Layer And Track (8864.96mil,4029.331mil)(9785.04mil,4029.331mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.014mil < 10mil) Between Pad IC4-10(9725mil,4075mil) on Multi-Layer And Track (9769.89mil,1897.055mil)(9769.89mil,4652.959mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.014mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.512mil < 10mil) Between Pad IC4-11(9625mil,4075mil) on Multi-Layer And Track (8864.96mil,4029.331mil)(9785.04mil,4029.331mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.551mil < 10mil) Between Pad IC4-11(9625mil,4075mil) on Multi-Layer And Track (9575mil,4025mil)(9575mil,4150mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.551mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.512mil < 10mil) Between Pad IC4-12(9525mil,4075mil) on Multi-Layer And Track (8864.96mil,4029.331mil)(9785.04mil,4029.331mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.182mil < 10mil) Between Pad IC4-12(9525mil,4075mil) on Multi-Layer And Track (9575mil,4025mil)(9575mil,4150mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.182mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.512mil < 10mil) Between Pad IC4-13(9425mil,4075mil) on Multi-Layer And Track (8864.96mil,4029.331mil)(9785.04mil,4029.331mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.512mil < 10mil) Between Pad IC4-14(9325mil,4075mil) on Multi-Layer And Track (8864.96mil,4029.331mil)(9785.04mil,4029.331mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.512mil < 10mil) Between Pad IC4-15(9225mil,4075mil) on Multi-Layer And Track (8864.96mil,4029.331mil)(9785.04mil,4029.331mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.512mil < 10mil) Between Pad IC4-16(9125mil,4075mil) on Multi-Layer And Track (8864.96mil,4029.331mil)(9785.04mil,4029.331mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.512mil < 10mil) Between Pad IC4-17(9025mil,4075mil) on Multi-Layer And Track (8864.96mil,4029.331mil)(9785.04mil,4029.331mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.512mil < 10mil) Between Pad IC4-18(8925mil,4075mil) on Multi-Layer And Track (8864.96mil,4029.331mil)(9785.04mil,4029.331mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.512mil < 10mil) Between Pad IC4-2(9025mil,3775mil) on Multi-Layer And Track (8864.96mil,3820.669mil)(9785.04mil,3820.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.512mil < 10mil) Between Pad IC4-3(9125mil,3775mil) on Multi-Layer And Track (8864.96mil,3820.669mil)(9785.04mil,3820.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.512mil < 10mil) Between Pad IC4-4(9225mil,3775mil) on Multi-Layer And Track (8864.96mil,3820.669mil)(9785.04mil,3820.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.512mil < 10mil) Between Pad IC4-5(9325mil,3775mil) on Multi-Layer And Track (8864.96mil,3820.669mil)(9785.04mil,3820.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.512mil < 10mil) Between Pad IC4-6(9425mil,3775mil) on Multi-Layer And Track (8864.96mil,3820.669mil)(9785.04mil,3820.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.512mil < 10mil) Between Pad IC4-7(9525mil,3775mil) on Multi-Layer And Track (8864.96mil,3820.669mil)(9785.04mil,3820.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.182mil < 10mil) Between Pad IC4-7(9525mil,3775mil) on Multi-Layer And Track (9575mil,3525mil)(9575mil,4025mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.182mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.512mil < 10mil) Between Pad IC4-8(9625mil,3775mil) on Multi-Layer And Track (8864.96mil,3820.669mil)(9785.04mil,3820.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.551mil < 10mil) Between Pad IC4-8(9625mil,3775mil) on Multi-Layer And Track (9575mil,3525mil)(9575mil,4025mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.551mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.512mil < 10mil) Between Pad IC4-9(9725mil,3775mil) on Multi-Layer And Track (8864.96mil,3820.669mil)(9785.04mil,3820.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.014mil < 10mil) Between Pad IC4-9(9725mil,3775mil) on Multi-Layer And Track (9769.89mil,1897.055mil)(9769.89mil,4652.959mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.014mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.038mil < 10mil) Between Pad J1-1(10005.905mil,2375mil) on Multi-Layer And Track (10025.591mil,2221.457mil)(10025.591mil,2280.871mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.038mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad J1-1(10005.905mil,2375mil) on Multi-Layer And Track (10025.591mil,2469.129mil)(10025.591mil,2528.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.873mil < 10mil) Between Pad J1-1(10005.905mil,2375mil) on Multi-Layer And Track (10076.772mil,2197.835mil)(10076.772mil,2524.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.433mil < 10mil) Between Pad J1-1(10005.905mil,2375mil) on Multi-Layer And Track (9990.157mil,2221.457mil)(9990.157mil,2279.277mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.433mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.59mil < 10mil) Between Pad J1-1(10005.905mil,2375mil) on Multi-Layer And Track (9990.157mil,2470.723mil)(9990.157mil,2528.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.59mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.566mil < 10mil) Between Pad J1-2(10127.953mil,2571.85mil) on Multi-Layer And Track (10025.591mil,2469.129mil)(10025.591mil,2528.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.566mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.804mil < 10mil) Between Pad J1-2(10127.953mil,2571.85mil) on Multi-Layer And Track (10076.772mil,2197.835mil)(10076.772mil,2524.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.804mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.795mil < 10mil) Between Pad J1-2(10127.953mil,2571.85mil) on Multi-Layer And Track (10198.015mil,2528.543mil)(10411.417mil,2528.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.55mil < 10mil) Between Pad J1-2(10127.953mil,2571.85mil) on Multi-Layer And Track (10222.081mil,2552.165mil)(10549.212mil,2552.165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.551mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.401mil < 10mil) Between Pad J1-2(10127.953mil,2571.85mil) on Multi-Layer And Track (9990.157mil,2528.543mil)(10057.89mil,2528.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.401mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.988mil < 10mil) Between Pad LD1-1(5851.378mil,3675mil) on Multi-Layer And Track (5793.516mil,3626.575mil)(5909.24mil,3626.575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.988mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.502mil < 10mil) Between Pad LD1-1(5851.378mil,3675mil) on Multi-Layer And Track (5827.756mil,3713.189mil)(5875mil,3713.189mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.502mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LD1-1(5851.378mil,3675mil) on Multi-Layer And Track (5827.756mil,3736.811mil)(5851.378mil,3713.189mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LD1-1(5851.378mil,3675mil) on Multi-Layer And Track (5851.378mil,3713.189mil)(5875mil,3736.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.08mil < 10mil) Between Pad LD1-2(5851.378mil,3775mil) on Multi-Layer And Track (5827.756mil,3736.811mil)(5851.378mil,3713.189mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.08mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.08mil < 10mil) Between Pad LD1-2(5851.378mil,3775mil) on Multi-Layer And Track (5827.756mil,3736.811mil)(5875mil,3736.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.08mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.894mil < 10mil) Between Pad LD1-2(5851.378mil,3775mil) on Multi-Layer And Track (5851.378mil,3713.189mil)(5875mil,3736.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.894mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.988mil < 10mil) Between Pad LD2-1(5850mil,2775mil) on Multi-Layer And Track (5792.138mil,2726.575mil)(5907.862mil,2726.575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.988mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.502mil < 10mil) Between Pad LD2-1(5850mil,2775mil) on Multi-Layer And Track (5826.378mil,2813.189mil)(5873.622mil,2813.189mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.502mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LD2-1(5850mil,2775mil) on Multi-Layer And Track (5826.378mil,2836.811mil)(5850mil,2813.189mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LD2-1(5850mil,2775mil) on Multi-Layer And Track (5850mil,2813.189mil)(5873.622mil,2836.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.08mil < 10mil) Between Pad LD2-2(5850mil,2875mil) on Multi-Layer And Track (5826.378mil,2836.811mil)(5850mil,2813.189mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.08mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.08mil < 10mil) Between Pad LD2-2(5850mil,2875mil) on Multi-Layer And Track (5826.378mil,2836.811mil)(5873.622mil,2836.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.08mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.894mil < 10mil) Between Pad LD2-2(5850mil,2875mil) on Multi-Layer And Track (5850mil,2813.189mil)(5873.622mil,2836.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.894mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.189mil < 10mil) Between Pad PB2-1(1475mil,3061.417mil) on Multi-Layer And Track (1388mil,3026mil)(1440.831mil,3026mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.775mil < 10mil) Between Pad PB2-1(1475mil,3061.417mil) on Multi-Layer And Track (1388mil,3032mil)(1435.547mil,3032mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.775mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.963mil < 10mil) Between Pad PB2-1(1475mil,3061.417mil) on Multi-Layer And Track (1392mil,3010mil)(1517.95mil,3010mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.963mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.003mil < 10mil) Between Pad PB2-1(1475mil,3061.417mil) on Multi-Layer And Track (1517mil,3026mil)(1517mil,3035.768mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.003mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.003mil < 10mil) Between Pad PB2-1(1475mil,3061.417mil) on Multi-Layer And Track (1517mil,3087.066mil)(1517mil,3212.934mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.003mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.803mil < 10mil) Between Pad PB2-2(1475mil,3238.583mil) on Multi-Layer And Track (1388mil,3268mil)(1435.547mil,3268mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.803mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.189mil < 10mil) Between Pad PB2-2(1475mil,3238.583mil) on Multi-Layer And Track (1388mil,3274mil)(1440.831mil,3274mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.963mil < 10mil) Between Pad PB2-2(1475mil,3238.583mil) on Multi-Layer And Track (1392mil,3290mil)(1517.95mil,3290mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.963mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.003mil < 10mil) Between Pad PB2-2(1475mil,3238.583mil) on Multi-Layer And Track (1517mil,3087.066mil)(1517mil,3212.934mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.003mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.003mil < 10mil) Between Pad PB2-2(1475mil,3238.583mil) on Multi-Layer And Track (1517mil,3264.232mil)(1517mil,3274mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.003mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.189mil < 10mil) Between Pad PB3-1(1475mil,2636.417mil) on Multi-Layer And Track (1388mil,2601mil)(1440.831mil,2601mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.775mil < 10mil) Between Pad PB3-1(1475mil,2636.417mil) on Multi-Layer And Track (1388mil,2607mil)(1435.547mil,2607mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.775mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.963mil < 10mil) Between Pad PB3-1(1475mil,2636.417mil) on Multi-Layer And Track (1392mil,2585mil)(1517.95mil,2585mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.963mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.003mil < 10mil) Between Pad PB3-1(1475mil,2636.417mil) on Multi-Layer And Track (1517mil,2601mil)(1517mil,2610.768mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.003mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.003mil < 10mil) Between Pad PB3-1(1475mil,2636.417mil) on Multi-Layer And Track (1517mil,2662.066mil)(1517mil,2787.934mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.003mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.803mil < 10mil) Between Pad PB3-2(1475mil,2813.583mil) on Multi-Layer And Track (1388mil,2843mil)(1435.547mil,2843mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.803mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.189mil < 10mil) Between Pad PB3-2(1475mil,2813.583mil) on Multi-Layer And Track (1388mil,2849mil)(1440.831mil,2849mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.963mil < 10mil) Between Pad PB3-2(1475mil,2813.583mil) on Multi-Layer And Track (1392mil,2865mil)(1517.95mil,2865mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.963mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.003mil < 10mil) Between Pad PB3-2(1475mil,2813.583mil) on Multi-Layer And Track (1517mil,2662.066mil)(1517mil,2787.934mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.003mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.003mil < 10mil) Between Pad PB3-2(1475mil,2813.583mil) on Multi-Layer And Track (1517mil,2839.232mil)(1517mil,2849mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.003mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.189mil < 10mil) Between Pad PB4-1(1475mil,2211.417mil) on Multi-Layer And Track (1388mil,2176mil)(1440.831mil,2176mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.775mil < 10mil) Between Pad PB4-1(1475mil,2211.417mil) on Multi-Layer And Track (1388mil,2182mil)(1435.547mil,2182mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.775mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.963mil < 10mil) Between Pad PB4-1(1475mil,2211.417mil) on Multi-Layer And Track (1392mil,2160mil)(1517.95mil,2160mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.963mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.003mil < 10mil) Between Pad PB4-1(1475mil,2211.417mil) on Multi-Layer And Track (1517mil,2176mil)(1517mil,2185.768mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.003mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.003mil < 10mil) Between Pad PB4-1(1475mil,2211.417mil) on Multi-Layer And Track (1517mil,2237.066mil)(1517mil,2362.934mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.003mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.803mil < 10mil) Between Pad PB4-2(1475mil,2388.583mil) on Multi-Layer And Track (1388mil,2418mil)(1435.547mil,2418mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.803mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.189mil < 10mil) Between Pad PB4-2(1475mil,2388.583mil) on Multi-Layer And Track (1388mil,2424mil)(1440.831mil,2424mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.963mil < 10mil) Between Pad PB4-2(1475mil,2388.583mil) on Multi-Layer And Track (1392mil,2440mil)(1517.95mil,2440mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.963mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.003mil < 10mil) Between Pad PB4-2(1475mil,2388.583mil) on Multi-Layer And Track (1517mil,2237.066mil)(1517mil,2362.934mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.003mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.003mil < 10mil) Between Pad PB4-2(1475mil,2388.583mil) on Multi-Layer And Track (1517mil,2414.232mil)(1517mil,2424mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.003mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.304mil < 10mil) Between Pad Q1-1(2125mil,4175.242mil) on Multi-Layer And Track (2125mil,3525mil)(2125mil,4150mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.304mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.427mil < 10mil) Between Pad Q1-1(2125mil,4175.242mil) on Multi-Layer And Track (2125mil,4150mil)(2375mil,4400mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.427mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.304mil < 10mil) Between Pad Q1-2(2125mil,3983.116mil) on Multi-Layer And Track (2125mil,3525mil)(2125mil,4150mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.304mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.129mil < 10mil) Between Pad R10-1(3375mil,4150mil) on Multi-Layer And Track (3375mil,4194.488mil)(3375mil,4225.984mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.129mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.225mil < 10mil) Between Pad R10-2(3375mil,4550mil) on Multi-Layer And Track (3375mil,4474.016mil)(3375mil,4505.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.225mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.225mil < 10mil) Between Pad R1-1(3900mil,2725mil) on Multi-Layer And Track (3900mil,2649.016mil)(3900mil,2680.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.225mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.129mil < 10mil) Between Pad R11-1(7425mil,4150mil) on Multi-Layer And Track (7425mil,4194.488mil)(7425mil,4225.984mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.129mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.225mil < 10mil) Between Pad R11-2(7425mil,4550mil) on Multi-Layer And Track (7425mil,4474.016mil)(7425mil,4505.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.225mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.129mil < 10mil) Between Pad R1-2(3900mil,2325mil) on Multi-Layer And Track (3900mil,2369.488mil)(3900mil,2400.984mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.129mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.129mil < 10mil) Between Pad R12-1(3275mil,4150mil) on Multi-Layer And Track (3275mil,4194.488mil)(3275mil,4225.984mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.129mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.225mil < 10mil) Between Pad R12-2(3275mil,4550mil) on Multi-Layer And Track (3275mil,4474.016mil)(3275mil,4505.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.225mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.129mil < 10mil) Between Pad R13-1(7325mil,4150mil) on Multi-Layer And Track (7325mil,4194.488mil)(7325mil,4225.984mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.129mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.225mil < 10mil) Between Pad R13-2(7325mil,4550mil) on Multi-Layer And Track (7325mil,4474.016mil)(7325mil,4505.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.225mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.225mil < 10mil) Between Pad R14-1(2550mil,3425mil) on Multi-Layer And Track (2550mil,3349.016mil)(2550mil,3380.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.225mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.129mil < 10mil) Between Pad R14-2(2550mil,3025mil) on Multi-Layer And Track (2550mil,3069.488mil)(2550mil,3100.984mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.129mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.225mil < 10mil) Between Pad R15-1(6650mil,3425mil) on Multi-Layer And Track (6650mil,3349.016mil)(6650mil,3380.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.225mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.129mil < 10mil) Between Pad R15-2(6650mil,3025mil) on Multi-Layer And Track (6650mil,3069.488mil)(6650mil,3100.984mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.129mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.225mil < 10mil) Between Pad R16-1(2450mil,3425mil) on Multi-Layer And Track (2450mil,3349.016mil)(2450mil,3380.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.225mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.129mil < 10mil) Between Pad R16-2(2450mil,3025mil) on Multi-Layer And Track (2450mil,3069.488mil)(2450mil,3100.984mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.129mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.225mil < 10mil) Between Pad R17-1(6550mil,3425mil) on Multi-Layer And Track (6550mil,3349.016mil)(6550mil,3380.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.225mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.129mil < 10mil) Between Pad R17-2(6550mil,3025mil) on Multi-Layer And Track (6550mil,3069.488mil)(6550mil,3100.984mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.129mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.225mil < 10mil) Between Pad R18-1(2350mil,3425mil) on Multi-Layer And Track (2350mil,3349.016mil)(2350mil,3380.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.225mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.129mil < 10mil) Between Pad R18-2(2350mil,3025mil) on Multi-Layer And Track (2350mil,3069.488mil)(2350mil,3100.984mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.129mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.225mil < 10mil) Between Pad R19-1(6450mil,3425mil) on Multi-Layer And Track (6450mil,3349.016mil)(6450mil,3380.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.225mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.129mil < 10mil) Between Pad R19-2(6450mil,3025mil) on Multi-Layer And Track (6450mil,3069.488mil)(6450mil,3100.984mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.129mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.043mil < 10mil) Between Pad R20-1(3575mil,4150mil) on Multi-Layer And Track (3375mil,4400mil)(3625mil,4150mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.043mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.129mil < 10mil) Between Pad R20-1(3575mil,4150mil) on Multi-Layer And Track (3575mil,4194.488mil)(3575mil,4225.984mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.129mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.182mil < 10mil) Between Pad R20-1(3575mil,4150mil) on Multi-Layer And Track (3625mil,4025mil)(3625mil,4150mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.182mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.225mil < 10mil) Between Pad R20-2(3575mil,4550mil) on Multi-Layer And Track (3575mil,4474.016mil)(3575mil,4505.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.225mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.065mil < 10mil) Between Pad R2-1(4025mil,2925mil) on Multi-Layer And Track (4025mil,2525mil)(4025mil,3025mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.129mil < 10mil) Between Pad R2-1(4025mil,2925mil) on Multi-Layer And Track (4025mil,2969.488mil)(4025mil,3000.984mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.129mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.043mil < 10mil) Between Pad R21-1(7625mil,4150mil) on Multi-Layer And Track (7425mil,4400mil)(7675mil,4150mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.043mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.129mil < 10mil) Between Pad R21-1(7625mil,4150mil) on Multi-Layer And Track (7625mil,4194.488mil)(7625mil,4225.984mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.129mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.182mil < 10mil) Between Pad R21-1(7625mil,4150mil) on Multi-Layer And Track (7675mil,4025mil)(7675mil,4150mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.182mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.225mil < 10mil) Between Pad R21-2(7625mil,4550mil) on Multi-Layer And Track (7625mil,4474.016mil)(7625mil,4505.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.225mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.225mil < 10mil) Between Pad R2-2(4025mil,3325mil) on Multi-Layer And Track (4025mil,3249.016mil)(4025mil,3280.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.225mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.614mil < 10mil) Between Pad R22-1(3675mil,4150mil) on Multi-Layer And Track (3375mil,4400mil)(3625mil,4150mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.614mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.551mil < 10mil) Between Pad R22-1(3675mil,4150mil) on Multi-Layer And Track (3625mil,4025mil)(3625mil,4150mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.551mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.129mil < 10mil) Between Pad R22-1(3675mil,4150mil) on Multi-Layer And Track (3675mil,4194.488mil)(3675mil,4225.984mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.129mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.225mil < 10mil) Between Pad R22-2(3675mil,4550mil) on Multi-Layer And Track (3675mil,4474.016mil)(3675mil,4505.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.225mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.614mil < 10mil) Between Pad R23-1(7725mil,4150mil) on Multi-Layer And Track (7425mil,4400mil)(7675mil,4150mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.614mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.551mil < 10mil) Between Pad R23-1(7725mil,4150mil) on Multi-Layer And Track (7675mil,4025mil)(7675mil,4150mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.551mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.129mil < 10mil) Between Pad R23-1(7725mil,4150mil) on Multi-Layer And Track (7725mil,4194.488mil)(7725mil,4225.984mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.129mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.225mil < 10mil) Between Pad R23-2(7725mil,4550mil) on Multi-Layer And Track (7725mil,4474.016mil)(7725mil,4505.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.225mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.129mil < 10mil) Between Pad R24-1(3475mil,4150mil) on Multi-Layer And Track (3475mil,4194.488mil)(3475mil,4225.984mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.129mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.225mil < 10mil) Between Pad R24-2(3475mil,4550mil) on Multi-Layer And Track (3475mil,4474.016mil)(3475mil,4505.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.225mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.129mil < 10mil) Between Pad R25-1(7525mil,4150mil) on Multi-Layer And Track (7525mil,4194.488mil)(7525mil,4225.984mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.129mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.225mil < 10mil) Between Pad R25-2(7525mil,4550mil) on Multi-Layer And Track (7525mil,4474.016mil)(7525mil,4505.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.225mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.129mil < 10mil) Between Pad R26-1(5275mil,4150mil) on Multi-Layer And Track (5275mil,4194.488mil)(5275mil,4225.984mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.129mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.225mil < 10mil) Between Pad R26-2(5275mil,4550mil) on Multi-Layer And Track (5275mil,4474.016mil)(5275mil,4505.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.225mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.129mil < 10mil) Between Pad R27-1(9325mil,4150mil) on Multi-Layer And Track (9325mil,4194.488mil)(9325mil,4225.984mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.129mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.225mil < 10mil) Between Pad R27-2(9325mil,4550mil) on Multi-Layer And Track (9325mil,4474.016mil)(9325mil,4505.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.225mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.129mil < 10mil) Between Pad R28-1(5175mil,4150mil) on Multi-Layer And Track (5175mil,4194.488mil)(5175mil,4225.984mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.129mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.225mil < 10mil) Between Pad R28-2(5175mil,4550mil) on Multi-Layer And Track (5175mil,4474.016mil)(5175mil,4505.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.225mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.129mil < 10mil) Between Pad R29-1(9225mil,4150mil) on Multi-Layer And Track (9225mil,4194.488mil)(9225mil,4225.984mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.129mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.225mil < 10mil) Between Pad R29-2(9225mil,4550mil) on Multi-Layer And Track (9225mil,4474.016mil)(9225mil,4505.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.225mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.225mil < 10mil) Between Pad R30-1(4500mil,3425mil) on Multi-Layer And Track (4500mil,3349.016mil)(4500mil,3380.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.225mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.129mil < 10mil) Between Pad R30-2(4500mil,3025mil) on Multi-Layer And Track (4500mil,3069.488mil)(4500mil,3100.984mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.129mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.129mil < 10mil) Between Pad R3-1(3900mil,2925mil) on Multi-Layer And Track (3900mil,2969.488mil)(3900mil,3000.984mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.129mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.225mil < 10mil) Between Pad R31-1(8550mil,3425mil) on Multi-Layer And Track (8550mil,3349.016mil)(8550mil,3380.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.225mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.129mil < 10mil) Between Pad R31-2(8550mil,3025mil) on Multi-Layer And Track (8550mil,3069.488mil)(8550mil,3100.984mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.129mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.225mil < 10mil) Between Pad R3-2(3900mil,3325mil) on Multi-Layer And Track (3900mil,3249.016mil)(3900mil,3280.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.225mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.225mil < 10mil) Between Pad R32-1(4400mil,3425mil) on Multi-Layer And Track (4400mil,3349.016mil)(4400mil,3380.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.225mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.129mil < 10mil) Between Pad R32-2(4400mil,3025mil) on Multi-Layer And Track (4400mil,3069.488mil)(4400mil,3100.984mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.129mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.225mil < 10mil) Between Pad R33-1(8450mil,3425mil) on Multi-Layer And Track (8450mil,3349.016mil)(8450mil,3380.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.225mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.129mil < 10mil) Between Pad R33-2(8450mil,3025mil) on Multi-Layer And Track (8450mil,3069.488mil)(8450mil,3100.984mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.129mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.225mil < 10mil) Between Pad R34-1(4300mil,3425mil) on Multi-Layer And Track (4300mil,3349.016mil)(4300mil,3380.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.225mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.129mil < 10mil) Between Pad R34-2(4300mil,3025mil) on Multi-Layer And Track (4300mil,3069.488mil)(4300mil,3100.984mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.129mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.225mil < 10mil) Between Pad R35-1(8350mil,3425mil) on Multi-Layer And Track (8350mil,3349.016mil)(8350mil,3380.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.225mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.129mil < 10mil) Between Pad R35-2(8350mil,3025mil) on Multi-Layer And Track (8350mil,3069.488mil)(8350mil,3100.984mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.129mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.043mil < 10mil) Between Pad R36-1(5475mil,4150mil) on Multi-Layer And Track (5275mil,4400mil)(5525mil,4150mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.043mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.129mil < 10mil) Between Pad R36-1(5475mil,4150mil) on Multi-Layer And Track (5475mil,4194.488mil)(5475mil,4225.984mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.129mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.182mil < 10mil) Between Pad R36-1(5475mil,4150mil) on Multi-Layer And Track (5525mil,4025mil)(5525mil,4150mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.182mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.225mil < 10mil) Between Pad R36-2(5475mil,4550mil) on Multi-Layer And Track (5475mil,4474.016mil)(5475mil,4505.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.225mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.043mil < 10mil) Between Pad R37-1(9525mil,4150mil) on Multi-Layer And Track (9325mil,4400mil)(9575mil,4150mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.043mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.129mil < 10mil) Between Pad R37-1(9525mil,4150mil) on Multi-Layer And Track (9525mil,4194.488mil)(9525mil,4225.984mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.129mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.182mil < 10mil) Between Pad R37-1(9525mil,4150mil) on Multi-Layer And Track (9575mil,4025mil)(9575mil,4150mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.182mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.225mil < 10mil) Between Pad R37-2(9525mil,4550mil) on Multi-Layer And Track (9525mil,4474.016mil)(9525mil,4505.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.225mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.614mil < 10mil) Between Pad R38-1(5575mil,4150mil) on Multi-Layer And Track (5275mil,4400mil)(5525mil,4150mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.614mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.551mil < 10mil) Between Pad R38-1(5575mil,4150mil) on Multi-Layer And Track (5525mil,4025mil)(5525mil,4150mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.551mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.129mil < 10mil) Between Pad R38-1(5575mil,4150mil) on Multi-Layer And Track (5575mil,4194.488mil)(5575mil,4225.984mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.129mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.225mil < 10mil) Between Pad R38-2(5575mil,4550mil) on Multi-Layer And Track (5575mil,4474.016mil)(5575mil,4505.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.225mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.614mil < 10mil) Between Pad R39-1(9625mil,4150mil) on Multi-Layer And Track (9325mil,4400mil)(9575mil,4150mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.614mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.551mil < 10mil) Between Pad R39-1(9625mil,4150mil) on Multi-Layer And Track (9575mil,4025mil)(9575mil,4150mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.551mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.129mil < 10mil) Between Pad R39-1(9625mil,4150mil) on Multi-Layer And Track (9625mil,4194.488mil)(9625mil,4225.984mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.129mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.225mil < 10mil) Between Pad R39-2(9625mil,4550mil) on Multi-Layer And Track (9625mil,4474.016mil)(9625mil,4505.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.225mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.129mil < 10mil) Between Pad R40-1(5375mil,4150mil) on Multi-Layer And Track (5375mil,4194.488mil)(5375mil,4225.984mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.129mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.225mil < 10mil) Between Pad R40-2(5375mil,4550mil) on Multi-Layer And Track (5375mil,4474.016mil)(5375mil,4505.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.225mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.129mil < 10mil) Between Pad R41-1(9425mil,4150mil) on Multi-Layer And Track (9425mil,4194.488mil)(9425mil,4225.984mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.129mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.225mil < 10mil) Between Pad R41-2(9425mil,4550mil) on Multi-Layer And Track (9425mil,4474.016mil)(9425mil,4505.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.225mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.675mil < 10mil) Between Pad R42-1(6050mil,2652.756mil) on Multi-Layer And Track (5974.016mil,2652.756mil)(6005.512mil,2652.756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.675mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.025mil < 10mil) Between Pad R42-2(5650mil,2652.756mil) on Multi-Layer And Track (5694.488mil,2652.756mil)(5725.984mil,2652.756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.025mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.025mil < 10mil) Between Pad R43-1(5650mil,2250mil) on Multi-Layer And Track (5694.488mil,2250mil)(5725.984mil,2250mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.025mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.675mil < 10mil) Between Pad R43-2(6050mil,2250mil) on Multi-Layer And Track (5974.016mil,2250mil)(6005.512mil,2250mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.675mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.025mil < 10mil) Between Pad R44-1(5650mil,2350mil) on Multi-Layer And Track (5694.488mil,2350mil)(5725.984mil,2350mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.025mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.675mil < 10mil) Between Pad R44-2(6050mil,2350mil) on Multi-Layer And Track (5974.016mil,2350mil)(6005.512mil,2350mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.675mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.822mil < 10mil) Between Pad R7-1(1970.821mil,2625mil) on Multi-Layer And Track (1930.123mil,1897.055mil)(1930.123mil,4652.959mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.822mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.025mil < 10mil) Between Pad R7-1(1970.821mil,2625mil) on Multi-Layer And Track (2015.309mil,2625mil)(2046.805mil,2625mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.025mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.675mil < 10mil) Between Pad R7-2(2370.821mil,2625mil) on Multi-Layer And Track (2294.837mil,2625mil)(2326.333mil,2625mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.675mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.822mil < 10mil) Between Pad R8-1(1970.821mil,2475mil) on Multi-Layer And Track (1930.123mil,1897.055mil)(1930.123mil,4652.959mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.822mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.025mil < 10mil) Between Pad R8-1(1970.821mil,2475mil) on Multi-Layer And Track (2015.309mil,2475mil)(2046.805mil,2475mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.025mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.675mil < 10mil) Between Pad R8-2(2370.821mil,2475mil) on Multi-Layer And Track (2294.837mil,2475mil)(2326.333mil,2475mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.675mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.822mil < 10mil) Between Pad R9-1(1970.821mil,2325mil) on Multi-Layer And Track (1930.123mil,1897.055mil)(1930.123mil,4652.959mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.822mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.025mil < 10mil) Between Pad R9-1(1970.821mil,2325mil) on Multi-Layer And Track (2015.309mil,2325mil)(2046.805mil,2325mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.025mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.675mil < 10mil) Between Pad R9-2(2370.821mil,2325mil) on Multi-Layer And Track (2294.837mil,2325mil)(2326.333mil,2325mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.675mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad T1-1(5752.756mil,2475mil) on Multi-Layer And Track (5719.89mil,1897.055mil)(5719.89mil,4652.959mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.063mil < 10mil) Between Pad T1-3(5952.756mil,2475mil) on Multi-Layer And Track (5980.123mil,1897.055mil)(5980.123mil,4652.959mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.232mil < 10mil) Between Pad U2-1(1500mil,4350mil) on Multi-Layer And Track (1545.669mil,3483.465mil)(1545.669mil,4416.535mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.232mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.626mil < 10mil) Between Pad U2-10(1800mil,3550mil) on Multi-Layer And Track (1754.331mil,3483.465mil)(1754.331mil,4416.535mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.626mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.626mil < 10mil) Between Pad U2-11(1800mil,3650mil) on Multi-Layer And Track (1754.331mil,3483.465mil)(1754.331mil,4416.535mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.626mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.626mil < 10mil) Between Pad U2-12(1800mil,3750mil) on Multi-Layer And Track (1754.331mil,3483.465mil)(1754.331mil,4416.535mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.626mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.626mil < 10mil) Between Pad U2-13(1800mil,3850mil) on Multi-Layer And Track (1754.331mil,3483.465mil)(1754.331mil,4416.535mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.626mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.626mil < 10mil) Between Pad U2-14(1800mil,3950mil) on Multi-Layer And Track (1754.331mil,3483.465mil)(1754.331mil,4416.535mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.626mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.626mil < 10mil) Between Pad U2-15(1800mil,4050mil) on Multi-Layer And Track (1754.331mil,3483.465mil)(1754.331mil,4416.535mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.626mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.626mil < 10mil) Between Pad U2-16(1800mil,4150mil) on Multi-Layer And Track (1754.331mil,3483.465mil)(1754.331mil,4416.535mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.626mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.626mil < 10mil) Between Pad U2-17(1800mil,4250mil) on Multi-Layer And Track (1754.331mil,3483.465mil)(1754.331mil,4416.535mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.626mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.626mil < 10mil) Between Pad U2-18(1800mil,4350mil) on Multi-Layer And Track (1754.331mil,3483.465mil)(1754.331mil,4416.535mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.626mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.626mil < 10mil) Between Pad U2-2(1500mil,4250mil) on Multi-Layer And Track (1545.669mil,3483.465mil)(1545.669mil,4416.535mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.626mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.626mil < 10mil) Between Pad U2-3(1500mil,4150mil) on Multi-Layer And Track (1545.669mil,3483.465mil)(1545.669mil,4416.535mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.626mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.626mil < 10mil) Between Pad U2-4(1500mil,4050mil) on Multi-Layer And Track (1545.669mil,3483.465mil)(1545.669mil,4416.535mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.626mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.626mil < 10mil) Between Pad U2-5(1500mil,3950mil) on Multi-Layer And Track (1545.669mil,3483.465mil)(1545.669mil,4416.535mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.626mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.626mil < 10mil) Between Pad U2-6(1500mil,3850mil) on Multi-Layer And Track (1545.669mil,3483.465mil)(1545.669mil,4416.535mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.626mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.626mil < 10mil) Between Pad U2-7(1500mil,3750mil) on Multi-Layer And Track (1545.669mil,3483.465mil)(1545.669mil,4416.535mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.626mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.626mil < 10mil) Between Pad U2-8(1500mil,3650mil) on Multi-Layer And Track (1545.669mil,3483.465mil)(1545.669mil,4416.535mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.626mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.626mil < 10mil) Between Pad U2-9(1500mil,3550mil) on Multi-Layer And Track (1545.669mil,3483.465mil)(1545.669mil,4416.535mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.626mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.232mil < 10mil) Between Pad U4-1(3575mil,3700mil) on Multi-Layer And Track (2819.488mil,3654.331mil)(3630.512mil,3654.331mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.232mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad U4-1(3575mil,3700mil) on Multi-Layer And Track (3625mil,3525mil)(3625mil,4025mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.512mil < 10mil) Between Pad U4-10(2975mil,3400mil) on Multi-Layer And Track (2819.488mil,3445.669mil)(3630.512mil,3445.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.512mil < 10mil) Between Pad U4-11(3075mil,3400mil) on Multi-Layer And Track (2819.488mil,3445.669mil)(3630.512mil,3445.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.512mil < 10mil) Between Pad U4-12(3175mil,3400mil) on Multi-Layer And Track (2819.488mil,3445.669mil)(3630.512mil,3445.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.512mil < 10mil) Between Pad U4-13(3275mil,3400mil) on Multi-Layer And Track (2819.488mil,3445.669mil)(3630.512mil,3445.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.512mil < 10mil) Between Pad U4-14(3375mil,3400mil) on Multi-Layer And Track (2819.488mil,3445.669mil)(3630.512mil,3445.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.512mil < 10mil) Between Pad U4-15(3475mil,3400mil) on Multi-Layer And Track (2819.488mil,3445.669mil)(3630.512mil,3445.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.516mil < 10mil) Between Pad U4-15(3475mil,3400mil) on Multi-Layer And Track (3375mil,3275mil)(3625mil,3525mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.516mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.512mil < 10mil) Between Pad U4-16(3575mil,3400mil) on Multi-Layer And Track (2819.488mil,3445.669mil)(3630.512mil,3445.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.512mil < 10mil) Between Pad U4-2(3475mil,3700mil) on Multi-Layer And Track (2819.488mil,3654.331mil)(3630.512mil,3654.331mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.512mil < 10mil) Between Pad U4-3(3375mil,3700mil) on Multi-Layer And Track (2819.488mil,3654.331mil)(3630.512mil,3654.331mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.512mil < 10mil) Between Pad U4-4(3275mil,3700mil) on Multi-Layer And Track (2819.488mil,3654.331mil)(3630.512mil,3654.331mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.512mil < 10mil) Between Pad U4-5(3175mil,3700mil) on Multi-Layer And Track (2819.488mil,3654.331mil)(3630.512mil,3654.331mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.512mil < 10mil) Between Pad U4-6(3075mil,3700mil) on Multi-Layer And Track (2819.488mil,3654.331mil)(3630.512mil,3654.331mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.512mil < 10mil) Between Pad U4-7(2975mil,3700mil) on Multi-Layer And Track (2819.488mil,3654.331mil)(3630.512mil,3654.331mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.512mil < 10mil) Between Pad U4-8(2875mil,3700mil) on Multi-Layer And Track (2819.488mil,3654.331mil)(3630.512mil,3654.331mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.512mil < 10mil) Between Pad U4-9(2875mil,3400mil) on Multi-Layer And Track (2819.488mil,3445.669mil)(3630.512mil,3445.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.232mil < 10mil) Between Pad U5-1(7625mil,3700mil) on Multi-Layer And Track (6869.488mil,3654.331mil)(7680.512mil,3654.331mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.232mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad U5-1(7625mil,3700mil) on Multi-Layer And Track (7675mil,3525mil)(7675mil,4025mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.512mil < 10mil) Between Pad U5-10(7025mil,3400mil) on Multi-Layer And Track (6869.488mil,3445.669mil)(7680.512mil,3445.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.512mil < 10mil) Between Pad U5-11(7125mil,3400mil) on Multi-Layer And Track (6869.488mil,3445.669mil)(7680.512mil,3445.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.512mil < 10mil) Between Pad U5-12(7225mil,3400mil) on Multi-Layer And Track (6869.488mil,3445.669mil)(7680.512mil,3445.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.512mil < 10mil) Between Pad U5-13(7325mil,3400mil) on Multi-Layer And Track (6869.488mil,3445.669mil)(7680.512mil,3445.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.512mil < 10mil) Between Pad U5-14(7425mil,3400mil) on Multi-Layer And Track (6869.488mil,3445.669mil)(7680.512mil,3445.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.512mil < 10mil) Between Pad U5-15(7525mil,3400mil) on Multi-Layer And Track (6869.488mil,3445.669mil)(7680.512mil,3445.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.516mil < 10mil) Between Pad U5-15(7525mil,3400mil) on Multi-Layer And Track (7425mil,3275mil)(7675mil,3525mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.516mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.512mil < 10mil) Between Pad U5-16(7625mil,3400mil) on Multi-Layer And Track (6869.488mil,3445.669mil)(7680.512mil,3445.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.512mil < 10mil) Between Pad U5-2(7525mil,3700mil) on Multi-Layer And Track (6869.488mil,3654.331mil)(7680.512mil,3654.331mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.512mil < 10mil) Between Pad U5-3(7425mil,3700mil) on Multi-Layer And Track (6869.488mil,3654.331mil)(7680.512mil,3654.331mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.512mil < 10mil) Between Pad U5-4(7325mil,3700mil) on Multi-Layer And Track (6869.488mil,3654.331mil)(7680.512mil,3654.331mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.512mil < 10mil) Between Pad U5-5(7225mil,3700mil) on Multi-Layer And Track (6869.488mil,3654.331mil)(7680.512mil,3654.331mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.512mil < 10mil) Between Pad U5-6(7125mil,3700mil) on Multi-Layer And Track (6869.488mil,3654.331mil)(7680.512mil,3654.331mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.512mil < 10mil) Between Pad U5-7(7025mil,3700mil) on Multi-Layer And Track (6869.488mil,3654.331mil)(7680.512mil,3654.331mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.512mil < 10mil) Between Pad U5-8(6925mil,3700mil) on Multi-Layer And Track (6869.488mil,3654.331mil)(7680.512mil,3654.331mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.512mil < 10mil) Between Pad U5-9(6925mil,3400mil) on Multi-Layer And Track (6869.488mil,3445.669mil)(7680.512mil,3445.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.232mil < 10mil) Between Pad U6-1(5475mil,3700mil) on Multi-Layer And Track (4719.488mil,3654.331mil)(5530.512mil,3654.331mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.232mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad U6-1(5475mil,3700mil) on Multi-Layer And Track (5525mil,3525mil)(5525mil,4025mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.512mil < 10mil) Between Pad U6-10(4875mil,3400mil) on Multi-Layer And Track (4719.488mil,3445.669mil)(5530.512mil,3445.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.512mil < 10mil) Between Pad U6-11(4975mil,3400mil) on Multi-Layer And Track (4719.488mil,3445.669mil)(5530.512mil,3445.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.512mil < 10mil) Between Pad U6-12(5075mil,3400mil) on Multi-Layer And Track (4719.488mil,3445.669mil)(5530.512mil,3445.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.512mil < 10mil) Between Pad U6-13(5175mil,3400mil) on Multi-Layer And Track (4719.488mil,3445.669mil)(5530.512mil,3445.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.512mil < 10mil) Between Pad U6-14(5275mil,3400mil) on Multi-Layer And Track (4719.488mil,3445.669mil)(5530.512mil,3445.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.512mil < 10mil) Between Pad U6-15(5375mil,3400mil) on Multi-Layer And Track (4719.488mil,3445.669mil)(5530.512mil,3445.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.516mil < 10mil) Between Pad U6-15(5375mil,3400mil) on Multi-Layer And Track (5275mil,3275mil)(5525mil,3525mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.516mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.512mil < 10mil) Between Pad U6-16(5475mil,3400mil) on Multi-Layer And Track (4719.488mil,3445.669mil)(5530.512mil,3445.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.512mil < 10mil) Between Pad U6-2(5375mil,3700mil) on Multi-Layer And Track (4719.488mil,3654.331mil)(5530.512mil,3654.331mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.512mil < 10mil) Between Pad U6-3(5275mil,3700mil) on Multi-Layer And Track (4719.488mil,3654.331mil)(5530.512mil,3654.331mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.512mil < 10mil) Between Pad U6-4(5175mil,3700mil) on Multi-Layer And Track (4719.488mil,3654.331mil)(5530.512mil,3654.331mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.512mil < 10mil) Between Pad U6-5(5075mil,3700mil) on Multi-Layer And Track (4719.488mil,3654.331mil)(5530.512mil,3654.331mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.512mil < 10mil) Between Pad U6-6(4975mil,3700mil) on Multi-Layer And Track (4719.488mil,3654.331mil)(5530.512mil,3654.331mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.512mil < 10mil) Between Pad U6-7(4875mil,3700mil) on Multi-Layer And Track (4719.488mil,3654.331mil)(5530.512mil,3654.331mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.512mil < 10mil) Between Pad U6-8(4775mil,3700mil) on Multi-Layer And Track (4719.488mil,3654.331mil)(5530.512mil,3654.331mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.512mil < 10mil) Between Pad U6-9(4775mil,3400mil) on Multi-Layer And Track (4719.488mil,3445.669mil)(5530.512mil,3445.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.232mil < 10mil) Between Pad U7-1(9525mil,3700mil) on Multi-Layer And Track (8769.488mil,3654.331mil)(9580.512mil,3654.331mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.232mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad U7-1(9525mil,3700mil) on Multi-Layer And Track (9575mil,3525mil)(9575mil,4025mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.512mil < 10mil) Between Pad U7-10(8925mil,3400mil) on Multi-Layer And Track (8769.488mil,3445.669mil)(9580.512mil,3445.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.512mil < 10mil) Between Pad U7-11(9025mil,3400mil) on Multi-Layer And Track (8769.488mil,3445.669mil)(9580.512mil,3445.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.512mil < 10mil) Between Pad U7-12(9125mil,3400mil) on Multi-Layer And Track (8769.488mil,3445.669mil)(9580.512mil,3445.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.512mil < 10mil) Between Pad U7-13(9225mil,3400mil) on Multi-Layer And Track (8769.488mil,3445.669mil)(9580.512mil,3445.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.512mil < 10mil) Between Pad U7-14(9325mil,3400mil) on Multi-Layer And Track (8769.488mil,3445.669mil)(9580.512mil,3445.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.512mil < 10mil) Between Pad U7-15(9425mil,3400mil) on Multi-Layer And Track (8769.488mil,3445.669mil)(9580.512mil,3445.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.516mil < 10mil) Between Pad U7-15(9425mil,3400mil) on Multi-Layer And Track (9325mil,3275mil)(9575mil,3525mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.516mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.512mil < 10mil) Between Pad U7-16(9525mil,3400mil) on Multi-Layer And Track (8769.488mil,3445.669mil)(9580.512mil,3445.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.512mil < 10mil) Between Pad U7-2(9425mil,3700mil) on Multi-Layer And Track (8769.488mil,3654.331mil)(9580.512mil,3654.331mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.512mil < 10mil) Between Pad U7-3(9325mil,3700mil) on Multi-Layer And Track (8769.488mil,3654.331mil)(9580.512mil,3654.331mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.512mil < 10mil) Between Pad U7-4(9225mil,3700mil) on Multi-Layer And Track (8769.488mil,3654.331mil)(9580.512mil,3654.331mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.512mil < 10mil) Between Pad U7-5(9125mil,3700mil) on Multi-Layer And Track (8769.488mil,3654.331mil)(9580.512mil,3654.331mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.512mil < 10mil) Between Pad U7-6(9025mil,3700mil) on Multi-Layer And Track (8769.488mil,3654.331mil)(9580.512mil,3654.331mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.512mil < 10mil) Between Pad U7-7(8925mil,3700mil) on Multi-Layer And Track (8769.488mil,3654.331mil)(9580.512mil,3654.331mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.512mil < 10mil) Between Pad U7-8(8825mil,3700mil) on Multi-Layer And Track (8769.488mil,3654.331mil)(9580.512mil,3654.331mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.512mil < 10mil) Between Pad U7-9(8825mil,3400mil) on Multi-Layer And Track (8769.488mil,3445.669mil)(9580.512mil,3445.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.512mil]
Rule Violations :410

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (8.013mil < 10mil) Between Text "R14" (2281mil,3204mil) on Top Overlay And Text "R16" (2226mil,3204mil) on Top Overlay Silk Text to Silk Clearance [8.013mil]
   Violation between Silk To Silk Clearance Constraint: (7.763mil < 10mil) Between Text "R14" (2281mil,3204mil) on Top Overlay And Track (2125mil,3025mil)(2375mil,3275mil) on Top Overlay Silk Text to Silk Clearance [7.763mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R31" (8504mil,3494mil) on Top Overlay And Text "R33" (8404mil,3494mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R33" (8404mil,3494mil) on Top Overlay And Text "R35" (8304mil,3494mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (6.5mil < 10mil) Between Text "R44" (6160mil,2306mil) on Top Overlay And Track (6175mil,2400mil)(6175mil,2525mil) on Top Overlay Silk Text to Silk Clearance [6.5mil]
   Violation between Silk To Silk Clearance Constraint: (7.644mil < 10mil) Between Text "R44" (6160mil,2306mil) on Top Overlay And Track (6175mil,2400mil)(6425mil,2150mil) on Top Overlay Silk Text to Silk Clearance [7.644mil]
Rule Violations :6

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 428
Waived Violations : 0
Time Elapsed        : 00:00:01