{"vcs1":{"timestamp_begin":1699295273.545738606, "rt":0.76, "ut":0.40, "st":0.29}}
{"vcselab":{"timestamp_begin":1699295274.398200508, "rt":0.87, "ut":0.58, "st":0.26}}
{"link":{"timestamp_begin":1699295275.328388061, "rt":0.54, "ut":0.16, "st":0.37}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1699295272.689926083}
{"VCS_COMP_START_TIME": 1699295272.689926083}
{"VCS_COMP_END_TIME": 1699295275.972162826}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog hw7prob3.sv library.sv lab_4_library.sv hw7prob3test.sv"}
{"vcs1": {"peak_mem": 338084}}
{"stitch_vcselab": {"peak_mem": 222604}}
