Starting…
Running 'Verilator.Lint' at 'runs/final/01-verilator-lint'…
Logging subprocess to [repr.filename]'runs/final/01-verilator-lint/verilator-lint.log'[/repr.filename]…
Running 'Checker.LintTimingConstructs' at 'runs/final/02-checker-linttimingconstructs'…
Check for Lint Timing Errors clear.
Running 'Checker.LintErrors' at 'runs/final/03-checker-linterrors'…
Check for Lint errors clear.
Running 'Checker.LintWarnings' at 'runs/final/04-checker-lintwarnings'…
13 Lint warnings found.
Running 'Yosys.JsonHeader' at 'runs/final/05-yosys-jsonheader'…
Logging subprocess to [repr.filename]'runs/final/05-yosys-jsonheader/yosys-jsonheader.log'[/repr.filename]…
Running 'Yosys.Synthesis' at 'runs/final/06-yosys-synthesis'…
Logging subprocess to [repr.filename]'runs/final/06-yosys-synthesis/yosys-synthesis.log'[/repr.filename]…
Parsing synthesis checks…
Running 'Checker.YosysUnmappedCells' at 'runs/final/07-checker-yosysunmappedcells'…
Check for Unmapped Yosys instances clear.
Running 'Checker.YosysSynthChecks' at 'runs/final/08-checker-yosyssynthchecks'…
Check for Yosys check errors clear.
Running 'Checker.NetlistAssignStatements' at 'runs/final/09-checker-netlistassignstatements'…
Running 'OpenROAD.CheckSDCFiles' at 'runs/final/10-openroad-checksdcfiles'…
Running 'OpenROAD.CheckMacroInstances' at 'runs/final/11-openroad-checkmacroinstances'…
Logging subprocess to [repr.filename]'runs/final/11-openroad-checkmacroinstances/openroad-checkmacroinstances.log'[/repr.filename]…
Running 'OpenROAD.STAPrePNR' at 'runs/final/12-openroad-staprepnr'…
Starting STA for the nom_tt_025C_1v80 timing corner…
Starting STA for the nom_ss_100C_1v60 timing corner…
Starting STA for the nom_ff_n40C_1v95 timing corner…
Starting STA for the min_tt_025C_1v80 timing corner…
Logging subprocess to [repr.filename]'runs/final/12-openroad-staprepnr/nom_tt_025C_1v80/sta.log'[/repr.filename]…
Logging subprocess to [repr.filename]'runs/final/12-openroad-staprepnr/nom_ss_100C_1v60/sta.log'[/repr.filename]…
Starting STA for the min_ss_100C_1v60 timing corner…
Starting STA for the min_ff_n40C_1v95 timing corner…
Logging subprocess to [repr.filename]'runs/final/12-openroad-staprepnr/min_tt_025C_1v80/sta.log'[/repr.filename]…
Starting STA for the max_tt_025C_1v80 timing corner…
Logging subprocess to [repr.filename]'runs/final/12-openroad-staprepnr/nom_ff_n40C_1v95/sta.log'[/repr.filename]…
Starting STA for the max_ss_100C_1v60 timing corner…
Logging subprocess to [repr.filename]'runs/final/12-openroad-staprepnr/min_ff_n40C_1v95/sta.log'[/repr.filename]…
Starting STA for the max_ff_n40C_1v95 timing corner…
Logging subprocess to [repr.filename]'runs/final/12-openroad-staprepnr/min_ss_100C_1v60/sta.log'[/repr.filename]…
Logging subprocess to [repr.filename]'runs/final/12-openroad-staprepnr/max_tt_025C_1v80/sta.log'[/repr.filename]…
Logging subprocess to [repr.filename]'runs/final/12-openroad-staprepnr/max_ss_100C_1v60/sta.log'[/repr.filename]…
Logging subprocess to [repr.filename]'runs/final/12-openroad-staprepnr/max_ff_n40C_1v95/sta.log'[/repr.filename]…
Finished STA for the min_tt_025C_1v80 timing corner.
Finished STA for the min_ff_n40C_1v95 timing corner.
Finished STA for the max_ff_n40C_1v95 timing corner.
Finished STA for the max_tt_025C_1v80 timing corner.
Finished STA for the nom_ff_n40C_1v95 timing corner.
Finished STA for the nom_tt_025C_1v80 timing corner.
Finished STA for the min_ss_100C_1v60 timing corner.
Finished STA for the max_ss_100C_1v60 timing corner.
Finished STA for the nom_ss_100C_1v60 timing corner.
Skipping step 'Floorplan Init'…
Skipping step 'Check Antenna Properties of Macros Pins in Their LEF Views'…
Skipping step 'Set Power Connections'…
Skipping step 'Manual Macro Placement'…
Skipping step 'Cut Rows'…
Skipping step 'Tap/Decap Insertion'…
Skipping step 'Add PDN obstructions'…
Skipping step 'Generate PDN'…
Skipping step 'Remove PDN obstructions'…
Skipping step 'Add Obstructions'…
Skipping step 'Global Placement Skip IO'…
Skipping step 'I/O Placement'…
Skipping step 'Custom I/O Placement'…
Skipping step 'Apply DEF Template'…
Skipping step 'Global Placement'…
Skipping step 'Write Verilog Header'…
Skipping step 'Power Grid Violation Checker'…
Skipping step 'STA (Mid-PnR)'…
Skipping step 'Repair Design (Post-Global Placement)'…
Skipping step 'Manual Global Placement'…
Skipping step 'Detailed Placement'…
Skipping step 'Clock Tree Synthesis'…
Skipping step 'STA (Mid-PnR)'…
Skipping step 'Resizer Timing Optimizations (Post-Clock Tree Synthesis)'…
Skipping step 'STA (Mid-PnR)'…
Skipping step 'Global Routing'…
Skipping step 'Check Antennas'…
Gating variable for step 'OpenROAD.RepairDesignPostGRT' set to 'False'- the step will be skipped.
Skipping step 'Repair Design (Post-Global Routing)'…
Skipping step 'Diodes on Ports'…
Gating variable for step 'Odb.HeuristicDiodeInsertion' set to 'False'- the step will be skipped.
Skipping step 'Heuristic Diode Insertion'…
Skipping step 'Antenna Repair'…
Gating variable for step 'OpenROAD.ResizerTimingPostGRT' set to 'False'- the step will be skipped.
Skipping step 'Resizer Timing Optimizations (Post-Global Routing)'…
Skipping step 'STA (Mid-PnR)'…
Skipping step 'Detailed Routing'…
Skipping step 'Remove Obstructions'…
Skipping step 'Check Antennas'…
Skipping step 'Routing DRC Checker'…
Skipping step 'Report Disconnected Pins'…
Skipping step 'Disconnected Pins Checker'…
Skipping step 'Report Wire Length'…
Skipping step 'Wire Length Threshold Checker'…
Skipping step 'Fill Insertion'…
Skipping step 'Generate Cell Frequency Tables'…
Skipping step 'Parasitics (RC) Extraction'…
Skipping step 'STA (Post-PnR)'…
Skipping step 'IR Drop Report'…
Skipping step 'GDSII Stream Out (Magic)'…
Skipping step 'GDSII Stream Out (KLayout)'…
Skipping step 'Write LEF (Magic)'…
Skipping step 'Check Antenna Properties of Pins in The Generated Design LEF view'…
Skipping step 'KLayout vs. Magic XOR'…
Skipping step 'XOR Difference Checker'…
Skipping step 'DRC'…
Skipping step 'Design Rule Check (KLayout)'…
Skipping step 'Magic DRC Checker'…
Skipping step 'KLayout DRC Checker'…
Skipping step 'SPICE Extraction'…
Skipping step 'Illegal Overlap Checker'…
Skipping step 'Netgen LVS'…
Skipping step 'LVS Error Checker'…
Gating variable for step 'Yosys.EQY' set to 'False'- the step will be skipped.
Skipping step 'Equivalence Check'…
Skipping step 'Setup Timing Violations Checker'…
Skipping step 'Hold Timing Violations Checker'…
Skipping step 'Max Slew Violations Checker'…
Skipping step 'Max Cap Violations Checker'…
Skipping step 'Report Manufacturability'…
Saving views to '/home/bala/git_stuff/internship/syn/librelane/runs/final/final'…
Flow complete.
