Classic Timing Analyzer report for DataPath
Sun Apr 29 21:32:28 2018
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CLK_50MHz'
  7. Clock Setup: 'CLK'
  8. tsu
  9. tco
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                               ;
+------------------------------+-------+---------------+------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+------------+-----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From                                                                                                                       ; To                                                       ; From Clock ; To Clock  ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+------------+-----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 5.922 ns                                       ; Reset                                                                                                                      ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[0]         ; --         ; CLK_50MHz ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 12.037 ns                                      ; newlcd:inst9|LCD_Display:inst|LCD_RW_INT                                                                                   ; LCD_RW                                                   ; CLK_50MHz  ; --        ; 0            ;
; Worst-case th                ; N/A   ; None          ; 0.838 ns                                       ; I1                                                                                                                         ; AlgorithmicStateMachine:inst|DataPath:inst|74195:inst|15 ; --         ; CLK       ; 0            ;
; Clock Setup: 'CLK_50MHz'     ; N/A   ; None          ; 151.17 MHz ( period = 6.615 ns )               ; newlcd:inst9|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg4 ; newlcd:inst9|LCD_Display:inst|DATA_BUS_VALUE[3]          ; CLK_50MHz  ; CLK_50MHz ; 0            ;
; Clock Setup: 'CLK'           ; N/A   ; None          ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; AlgorithmicStateMachine:inst|DataPath:inst|74195:inst1|18                                                                  ; AlgorithmicStateMachine:inst|DataPath:inst|inst13        ; CLK        ; CLK       ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                                                                                                                            ;                                                          ;            ;           ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+------------+-----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLK_50MHz       ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; CLK             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK_50MHz'                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                       ; To                                                                                                                         ; From Clock ; To Clock  ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 151.17 MHz ( period = 6.615 ns )                    ; newlcd:inst9|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg0 ; newlcd:inst9|LCD_Display:inst|DATA_BUS_VALUE[3]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 6.387 ns                ;
; N/A                                     ; 151.17 MHz ( period = 6.615 ns )                    ; newlcd:inst9|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg1 ; newlcd:inst9|LCD_Display:inst|DATA_BUS_VALUE[3]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 6.387 ns                ;
; N/A                                     ; 151.17 MHz ( period = 6.615 ns )                    ; newlcd:inst9|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg2 ; newlcd:inst9|LCD_Display:inst|DATA_BUS_VALUE[3]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 6.387 ns                ;
; N/A                                     ; 151.17 MHz ( period = 6.615 ns )                    ; newlcd:inst9|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg3 ; newlcd:inst9|LCD_Display:inst|DATA_BUS_VALUE[3]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 6.387 ns                ;
; N/A                                     ; 151.17 MHz ( period = 6.615 ns )                    ; newlcd:inst9|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg4 ; newlcd:inst9|LCD_Display:inst|DATA_BUS_VALUE[3]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 6.387 ns                ;
; N/A                                     ; 156.91 MHz ( period = 6.373 ns )                    ; newlcd:inst9|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg0 ; newlcd:inst9|LCD_Display:inst|DATA_BUS_VALUE[2]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 6.145 ns                ;
; N/A                                     ; 156.91 MHz ( period = 6.373 ns )                    ; newlcd:inst9|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg1 ; newlcd:inst9|LCD_Display:inst|DATA_BUS_VALUE[2]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 6.145 ns                ;
; N/A                                     ; 156.91 MHz ( period = 6.373 ns )                    ; newlcd:inst9|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg2 ; newlcd:inst9|LCD_Display:inst|DATA_BUS_VALUE[2]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 6.145 ns                ;
; N/A                                     ; 156.91 MHz ( period = 6.373 ns )                    ; newlcd:inst9|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg3 ; newlcd:inst9|LCD_Display:inst|DATA_BUS_VALUE[2]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 6.145 ns                ;
; N/A                                     ; 156.91 MHz ( period = 6.373 ns )                    ; newlcd:inst9|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg4 ; newlcd:inst9|LCD_Display:inst|DATA_BUS_VALUE[2]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 6.145 ns                ;
; N/A                                     ; 156.99 MHz ( period = 6.370 ns )                    ; newlcd:inst9|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg0 ; newlcd:inst9|LCD_Display:inst|DATA_BUS_VALUE[1]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 6.142 ns                ;
; N/A                                     ; 156.99 MHz ( period = 6.370 ns )                    ; newlcd:inst9|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg1 ; newlcd:inst9|LCD_Display:inst|DATA_BUS_VALUE[1]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 6.142 ns                ;
; N/A                                     ; 156.99 MHz ( period = 6.370 ns )                    ; newlcd:inst9|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg2 ; newlcd:inst9|LCD_Display:inst|DATA_BUS_VALUE[1]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 6.142 ns                ;
; N/A                                     ; 156.99 MHz ( period = 6.370 ns )                    ; newlcd:inst9|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg3 ; newlcd:inst9|LCD_Display:inst|DATA_BUS_VALUE[1]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 6.142 ns                ;
; N/A                                     ; 156.99 MHz ( period = 6.370 ns )                    ; newlcd:inst9|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg4 ; newlcd:inst9|LCD_Display:inst|DATA_BUS_VALUE[1]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 6.142 ns                ;
; N/A                                     ; 160.41 MHz ( period = 6.234 ns )                    ; newlcd:inst9|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg0 ; newlcd:inst9|LCD_Display:inst|DATA_BUS_VALUE[0]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 6.006 ns                ;
; N/A                                     ; 160.41 MHz ( period = 6.234 ns )                    ; newlcd:inst9|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg1 ; newlcd:inst9|LCD_Display:inst|DATA_BUS_VALUE[0]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 6.006 ns                ;
; N/A                                     ; 160.41 MHz ( period = 6.234 ns )                    ; newlcd:inst9|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg2 ; newlcd:inst9|LCD_Display:inst|DATA_BUS_VALUE[0]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 6.006 ns                ;
; N/A                                     ; 160.41 MHz ( period = 6.234 ns )                    ; newlcd:inst9|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg3 ; newlcd:inst9|LCD_Display:inst|DATA_BUS_VALUE[0]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 6.006 ns                ;
; N/A                                     ; 160.41 MHz ( period = 6.234 ns )                    ; newlcd:inst9|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg4 ; newlcd:inst9|LCD_Display:inst|DATA_BUS_VALUE[0]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 6.006 ns                ;
; N/A                                     ; 162.47 MHz ( period = 6.155 ns )                    ; newlcd:inst9|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg0 ; newlcd:inst9|LCD_Display:inst|DATA_BUS_VALUE[6]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.927 ns                ;
; N/A                                     ; 162.47 MHz ( period = 6.155 ns )                    ; newlcd:inst9|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg1 ; newlcd:inst9|LCD_Display:inst|DATA_BUS_VALUE[6]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.927 ns                ;
; N/A                                     ; 162.47 MHz ( period = 6.155 ns )                    ; newlcd:inst9|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg2 ; newlcd:inst9|LCD_Display:inst|DATA_BUS_VALUE[6]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.927 ns                ;
; N/A                                     ; 162.47 MHz ( period = 6.155 ns )                    ; newlcd:inst9|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg3 ; newlcd:inst9|LCD_Display:inst|DATA_BUS_VALUE[6]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.927 ns                ;
; N/A                                     ; 162.47 MHz ( period = 6.155 ns )                    ; newlcd:inst9|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg4 ; newlcd:inst9|LCD_Display:inst|DATA_BUS_VALUE[6]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.927 ns                ;
; N/A                                     ; 162.47 MHz ( period = 6.155 ns )                    ; newlcd:inst9|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg0 ; newlcd:inst9|LCD_Display:inst|DATA_BUS_VALUE[4]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.927 ns                ;
; N/A                                     ; 162.47 MHz ( period = 6.155 ns )                    ; newlcd:inst9|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg1 ; newlcd:inst9|LCD_Display:inst|DATA_BUS_VALUE[4]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.927 ns                ;
; N/A                                     ; 162.47 MHz ( period = 6.155 ns )                    ; newlcd:inst9|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg2 ; newlcd:inst9|LCD_Display:inst|DATA_BUS_VALUE[4]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.927 ns                ;
; N/A                                     ; 162.47 MHz ( period = 6.155 ns )                    ; newlcd:inst9|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg3 ; newlcd:inst9|LCD_Display:inst|DATA_BUS_VALUE[4]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.927 ns                ;
; N/A                                     ; 162.47 MHz ( period = 6.155 ns )                    ; newlcd:inst9|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg4 ; newlcd:inst9|LCD_Display:inst|DATA_BUS_VALUE[4]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.927 ns                ;
; N/A                                     ; 167.76 MHz ( period = 5.961 ns )                    ; newlcd:inst9|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg0 ; newlcd:inst9|LCD_Display:inst|DATA_BUS_VALUE[5]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.733 ns                ;
; N/A                                     ; 167.76 MHz ( period = 5.961 ns )                    ; newlcd:inst9|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg1 ; newlcd:inst9|LCD_Display:inst|DATA_BUS_VALUE[5]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.733 ns                ;
; N/A                                     ; 167.76 MHz ( period = 5.961 ns )                    ; newlcd:inst9|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg2 ; newlcd:inst9|LCD_Display:inst|DATA_BUS_VALUE[5]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.733 ns                ;
; N/A                                     ; 167.76 MHz ( period = 5.961 ns )                    ; newlcd:inst9|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg3 ; newlcd:inst9|LCD_Display:inst|DATA_BUS_VALUE[5]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.733 ns                ;
; N/A                                     ; 167.76 MHz ( period = 5.961 ns )                    ; newlcd:inst9|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg4 ; newlcd:inst9|LCD_Display:inst|DATA_BUS_VALUE[5]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.733 ns                ;
; N/A                                     ; 181.19 MHz ( period = 5.519 ns )                    ; newlcd:inst9|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg0 ; newlcd:inst9|LCD_Display:inst|CHAR_COUNT[0]                                                                                ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.287 ns                ;
; N/A                                     ; 181.19 MHz ( period = 5.519 ns )                    ; newlcd:inst9|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg1 ; newlcd:inst9|LCD_Display:inst|CHAR_COUNT[0]                                                                                ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.287 ns                ;
; N/A                                     ; 181.19 MHz ( period = 5.519 ns )                    ; newlcd:inst9|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg2 ; newlcd:inst9|LCD_Display:inst|CHAR_COUNT[0]                                                                                ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.287 ns                ;
; N/A                                     ; 181.19 MHz ( period = 5.519 ns )                    ; newlcd:inst9|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg3 ; newlcd:inst9|LCD_Display:inst|CHAR_COUNT[0]                                                                                ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.287 ns                ;
; N/A                                     ; 181.19 MHz ( period = 5.519 ns )                    ; newlcd:inst9|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg4 ; newlcd:inst9|LCD_Display:inst|CHAR_COUNT[0]                                                                                ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.287 ns                ;
; N/A                                     ; 181.19 MHz ( period = 5.519 ns )                    ; newlcd:inst9|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg0 ; newlcd:inst9|LCD_Display:inst|CHAR_COUNT[4]                                                                                ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.287 ns                ;
; N/A                                     ; 181.19 MHz ( period = 5.519 ns )                    ; newlcd:inst9|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg1 ; newlcd:inst9|LCD_Display:inst|CHAR_COUNT[4]                                                                                ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.287 ns                ;
; N/A                                     ; 181.19 MHz ( period = 5.519 ns )                    ; newlcd:inst9|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg2 ; newlcd:inst9|LCD_Display:inst|CHAR_COUNT[4]                                                                                ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.287 ns                ;
; N/A                                     ; 181.19 MHz ( period = 5.519 ns )                    ; newlcd:inst9|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg3 ; newlcd:inst9|LCD_Display:inst|CHAR_COUNT[4]                                                                                ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.287 ns                ;
; N/A                                     ; 181.19 MHz ( period = 5.519 ns )                    ; newlcd:inst9|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg4 ; newlcd:inst9|LCD_Display:inst|CHAR_COUNT[4]                                                                                ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.287 ns                ;
; N/A                                     ; 181.32 MHz ( period = 5.515 ns )                    ; newlcd:inst9|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg0 ; newlcd:inst9|LCD_Display:inst|CHAR_COUNT[1]                                                                                ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.283 ns                ;
; N/A                                     ; 181.32 MHz ( period = 5.515 ns )                    ; newlcd:inst9|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg1 ; newlcd:inst9|LCD_Display:inst|CHAR_COUNT[1]                                                                                ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.283 ns                ;
; N/A                                     ; 181.32 MHz ( period = 5.515 ns )                    ; newlcd:inst9|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg2 ; newlcd:inst9|LCD_Display:inst|CHAR_COUNT[1]                                                                                ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.283 ns                ;
; N/A                                     ; 181.32 MHz ( period = 5.515 ns )                    ; newlcd:inst9|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg3 ; newlcd:inst9|LCD_Display:inst|CHAR_COUNT[1]                                                                                ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.283 ns                ;
; N/A                                     ; 181.32 MHz ( period = 5.515 ns )                    ; newlcd:inst9|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg4 ; newlcd:inst9|LCD_Display:inst|CHAR_COUNT[1]                                                                                ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.283 ns                ;
; N/A                                     ; 181.32 MHz ( period = 5.515 ns )                    ; newlcd:inst9|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg0 ; newlcd:inst9|LCD_Display:inst|CHAR_COUNT[2]                                                                                ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.283 ns                ;
; N/A                                     ; 181.32 MHz ( period = 5.515 ns )                    ; newlcd:inst9|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg1 ; newlcd:inst9|LCD_Display:inst|CHAR_COUNT[2]                                                                                ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.283 ns                ;
; N/A                                     ; 181.32 MHz ( period = 5.515 ns )                    ; newlcd:inst9|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg2 ; newlcd:inst9|LCD_Display:inst|CHAR_COUNT[2]                                                                                ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.283 ns                ;
; N/A                                     ; 181.32 MHz ( period = 5.515 ns )                    ; newlcd:inst9|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg3 ; newlcd:inst9|LCD_Display:inst|CHAR_COUNT[2]                                                                                ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.283 ns                ;
; N/A                                     ; 181.32 MHz ( period = 5.515 ns )                    ; newlcd:inst9|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg4 ; newlcd:inst9|LCD_Display:inst|CHAR_COUNT[2]                                                                                ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.283 ns                ;
; N/A                                     ; 181.39 MHz ( period = 5.513 ns )                    ; newlcd:inst9|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg0 ; newlcd:inst9|LCD_Display:inst|CHAR_COUNT[3]                                                                                ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.281 ns                ;
; N/A                                     ; 181.39 MHz ( period = 5.513 ns )                    ; newlcd:inst9|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg1 ; newlcd:inst9|LCD_Display:inst|CHAR_COUNT[3]                                                                                ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.281 ns                ;
; N/A                                     ; 181.39 MHz ( period = 5.513 ns )                    ; newlcd:inst9|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg2 ; newlcd:inst9|LCD_Display:inst|CHAR_COUNT[3]                                                                                ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.281 ns                ;
; N/A                                     ; 181.39 MHz ( period = 5.513 ns )                    ; newlcd:inst9|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg3 ; newlcd:inst9|LCD_Display:inst|CHAR_COUNT[3]                                                                                ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.281 ns                ;
; N/A                                     ; 181.39 MHz ( period = 5.513 ns )                    ; newlcd:inst9|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg4 ; newlcd:inst9|LCD_Display:inst|CHAR_COUNT[3]                                                                                ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.281 ns                ;
; N/A                                     ; 181.39 MHz ( period = 5.513 ns )                    ; newlcd:inst9|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg0 ; newlcd:inst9|LCD_Display:inst|next_command.Print_String                                                                    ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.281 ns                ;
; N/A                                     ; 181.39 MHz ( period = 5.513 ns )                    ; newlcd:inst9|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg1 ; newlcd:inst9|LCD_Display:inst|next_command.Print_String                                                                    ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.281 ns                ;
; N/A                                     ; 181.39 MHz ( period = 5.513 ns )                    ; newlcd:inst9|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg2 ; newlcd:inst9|LCD_Display:inst|next_command.Print_String                                                                    ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.281 ns                ;
; N/A                                     ; 181.39 MHz ( period = 5.513 ns )                    ; newlcd:inst9|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg3 ; newlcd:inst9|LCD_Display:inst|next_command.Print_String                                                                    ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.281 ns                ;
; N/A                                     ; 181.39 MHz ( period = 5.513 ns )                    ; newlcd:inst9|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg4 ; newlcd:inst9|LCD_Display:inst|next_command.Print_String                                                                    ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.281 ns                ;
; N/A                                     ; 181.49 MHz ( period = 5.510 ns )                    ; newlcd:inst9|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg0 ; newlcd:inst9|LCD_Display:inst|next_command.RETURN_HOME                                                                     ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.282 ns                ;
; N/A                                     ; 181.49 MHz ( period = 5.510 ns )                    ; newlcd:inst9|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg1 ; newlcd:inst9|LCD_Display:inst|next_command.RETURN_HOME                                                                     ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.282 ns                ;
; N/A                                     ; 181.49 MHz ( period = 5.510 ns )                    ; newlcd:inst9|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg2 ; newlcd:inst9|LCD_Display:inst|next_command.RETURN_HOME                                                                     ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.282 ns                ;
; N/A                                     ; 181.49 MHz ( period = 5.510 ns )                    ; newlcd:inst9|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg3 ; newlcd:inst9|LCD_Display:inst|next_command.RETURN_HOME                                                                     ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.282 ns                ;
; N/A                                     ; 181.49 MHz ( period = 5.510 ns )                    ; newlcd:inst9|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg4 ; newlcd:inst9|LCD_Display:inst|next_command.RETURN_HOME                                                                     ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.282 ns                ;
; N/A                                     ; 194.29 MHz ( period = 5.147 ns )                    ; newlcd:inst9|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg0 ; newlcd:inst9|LCD_Display:inst|DATA_BUS_VALUE[7]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 4.919 ns                ;
; N/A                                     ; 194.29 MHz ( period = 5.147 ns )                    ; newlcd:inst9|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg1 ; newlcd:inst9|LCD_Display:inst|DATA_BUS_VALUE[7]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 4.919 ns                ;
; N/A                                     ; 194.29 MHz ( period = 5.147 ns )                    ; newlcd:inst9|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg2 ; newlcd:inst9|LCD_Display:inst|DATA_BUS_VALUE[7]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 4.919 ns                ;
; N/A                                     ; 194.29 MHz ( period = 5.147 ns )                    ; newlcd:inst9|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg3 ; newlcd:inst9|LCD_Display:inst|DATA_BUS_VALUE[7]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 4.919 ns                ;
; N/A                                     ; 194.29 MHz ( period = 5.147 ns )                    ; newlcd:inst9|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg4 ; newlcd:inst9|LCD_Display:inst|DATA_BUS_VALUE[7]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 4.919 ns                ;
; N/A                                     ; 199.28 MHz ( period = 5.018 ns )                    ; newlcd:inst9|LCD_Display:inst|CHAR_COUNT[0]                                                                                ; newlcd:inst9|LCD_Display:inst|DATA_BUS_VALUE[3]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 4.808 ns                ;
; N/A                                     ; 209.38 MHz ( period = 4.776 ns )                    ; newlcd:inst9|LCD_Display:inst|CHAR_COUNT[0]                                                                                ; newlcd:inst9|LCD_Display:inst|DATA_BUS_VALUE[2]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 4.566 ns                ;
; N/A                                     ; 209.51 MHz ( period = 4.773 ns )                    ; newlcd:inst9|LCD_Display:inst|CHAR_COUNT[0]                                                                                ; newlcd:inst9|LCD_Display:inst|DATA_BUS_VALUE[1]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 4.563 ns                ;
; N/A                                     ; 215.66 MHz ( period = 4.637 ns )                    ; newlcd:inst9|LCD_Display:inst|CHAR_COUNT[0]                                                                                ; newlcd:inst9|LCD_Display:inst|DATA_BUS_VALUE[0]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 4.427 ns                ;
; N/A                                     ; 219.39 MHz ( period = 4.558 ns )                    ; newlcd:inst9|LCD_Display:inst|CHAR_COUNT[0]                                                                                ; newlcd:inst9|LCD_Display:inst|DATA_BUS_VALUE[6]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 4.348 ns                ;
; N/A                                     ; 219.39 MHz ( period = 4.558 ns )                    ; newlcd:inst9|LCD_Display:inst|CHAR_COUNT[0]                                                                                ; newlcd:inst9|LCD_Display:inst|DATA_BUS_VALUE[4]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 4.348 ns                ;
; N/A                                     ; 229.15 MHz ( period = 4.364 ns )                    ; newlcd:inst9|LCD_Display:inst|CHAR_COUNT[0]                                                                                ; newlcd:inst9|LCD_Display:inst|DATA_BUS_VALUE[5]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 4.154 ns                ;
; N/A                                     ; 235.68 MHz ( period = 4.243 ns )                    ; newlcd:inst9|LCD_Display:inst|CHAR_COUNT[4]                                                                                ; newlcd:inst9|LCD_Display:inst|DATA_BUS_VALUE[3]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 4.033 ns                ;
; N/A                                     ; 240.38 MHz ( period = 4.160 ns )                    ; newlcd:inst9|LCD_Display:inst|CHAR_COUNT[3]                                                                                ; newlcd:inst9|LCD_Display:inst|DATA_BUS_VALUE[3]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.950 ns                ;
; N/A                                     ; 244.38 MHz ( period = 4.092 ns )                    ; newlcd:inst9|LCD_Display:inst|CHAR_COUNT[2]                                                                                ; newlcd:inst9|LCD_Display:inst|DATA_BUS_VALUE[3]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.882 ns                ;
; N/A                                     ; 244.68 MHz ( period = 4.087 ns )                    ; newlcd:inst9|LCD_Display:inst|CHAR_COUNT[1]                                                                                ; newlcd:inst9|LCD_Display:inst|DATA_BUS_VALUE[3]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.877 ns                ;
; N/A                                     ; 249.94 MHz ( period = 4.001 ns )                    ; newlcd:inst9|LCD_Display:inst|CHAR_COUNT[4]                                                                                ; newlcd:inst9|LCD_Display:inst|DATA_BUS_VALUE[2]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.791 ns                ;
; N/A                                     ; 250.13 MHz ( period = 3.998 ns )                    ; newlcd:inst9|LCD_Display:inst|CHAR_COUNT[4]                                                                                ; newlcd:inst9|LCD_Display:inst|DATA_BUS_VALUE[1]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.788 ns                ;
; N/A                                     ; 255.23 MHz ( period = 3.918 ns )                    ; newlcd:inst9|LCD_Display:inst|CHAR_COUNT[3]                                                                                ; newlcd:inst9|LCD_Display:inst|DATA_BUS_VALUE[2]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.708 ns                ;
; N/A                                     ; 255.43 MHz ( period = 3.915 ns )                    ; newlcd:inst9|LCD_Display:inst|CHAR_COUNT[3]                                                                                ; newlcd:inst9|LCD_Display:inst|DATA_BUS_VALUE[1]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.705 ns                ;
; N/A                                     ; 258.93 MHz ( period = 3.862 ns )                    ; newlcd:inst9|LCD_Display:inst|CHAR_COUNT[4]                                                                                ; newlcd:inst9|LCD_Display:inst|DATA_BUS_VALUE[0]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.652 ns                ;
; N/A                                     ; 259.74 MHz ( period = 3.850 ns )                    ; newlcd:inst9|LCD_Display:inst|CHAR_COUNT[2]                                                                                ; newlcd:inst9|LCD_Display:inst|DATA_BUS_VALUE[2]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.640 ns                ;
; N/A                                     ; 259.94 MHz ( period = 3.847 ns )                    ; newlcd:inst9|LCD_Display:inst|CHAR_COUNT[2]                                                                                ; newlcd:inst9|LCD_Display:inst|DATA_BUS_VALUE[1]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.637 ns                ;
; N/A                                     ; 260.08 MHz ( period = 3.845 ns )                    ; newlcd:inst9|LCD_Display:inst|CHAR_COUNT[1]                                                                                ; newlcd:inst9|LCD_Display:inst|DATA_BUS_VALUE[2]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.635 ns                ;
; N/A                                     ; 260.28 MHz ( period = 3.842 ns )                    ; newlcd:inst9|LCD_Display:inst|CHAR_COUNT[1]                                                                                ; newlcd:inst9|LCD_Display:inst|DATA_BUS_VALUE[1]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.632 ns                ;
; N/A                                     ; 264.34 MHz ( period = 3.783 ns )                    ; newlcd:inst9|LCD_Display:inst|CHAR_COUNT[4]                                                                                ; newlcd:inst9|LCD_Display:inst|DATA_BUS_VALUE[6]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.573 ns                ;
; N/A                                     ; 264.34 MHz ( period = 3.783 ns )                    ; newlcd:inst9|LCD_Display:inst|CHAR_COUNT[4]                                                                                ; newlcd:inst9|LCD_Display:inst|DATA_BUS_VALUE[4]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.573 ns                ;
; N/A                                     ; 264.62 MHz ( period = 3.779 ns )                    ; newlcd:inst9|LCD_Display:inst|CHAR_COUNT[3]                                                                                ; newlcd:inst9|LCD_Display:inst|DATA_BUS_VALUE[0]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.569 ns                ;
; N/A                                     ; 269.47 MHz ( period = 3.711 ns )                    ; newlcd:inst9|LCD_Display:inst|CHAR_COUNT[2]                                                                                ; newlcd:inst9|LCD_Display:inst|DATA_BUS_VALUE[0]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.501 ns                ;
; N/A                                     ; 269.83 MHz ( period = 3.706 ns )                    ; newlcd:inst9|LCD_Display:inst|CHAR_COUNT[1]                                                                                ; newlcd:inst9|LCD_Display:inst|DATA_BUS_VALUE[0]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.496 ns                ;
; N/A                                     ; 270.27 MHz ( period = 3.700 ns )                    ; newlcd:inst9|LCD_Display:inst|CHAR_COUNT[3]                                                                                ; newlcd:inst9|LCD_Display:inst|DATA_BUS_VALUE[6]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.490 ns                ;
; N/A                                     ; 270.27 MHz ( period = 3.700 ns )                    ; newlcd:inst9|LCD_Display:inst|CHAR_COUNT[3]                                                                                ; newlcd:inst9|LCD_Display:inst|DATA_BUS_VALUE[4]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.490 ns                ;
; N/A                                     ; 272.33 MHz ( period = 3.672 ns )                    ; newlcd:inst9|LCD_Display:inst|CHAR_COUNT[2]                                                                                ; newlcd:inst9|LCD_Display:inst|next_command.Print_String                                                                    ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.458 ns                ;
; N/A                                     ; 275.33 MHz ( period = 3.632 ns )                    ; newlcd:inst9|LCD_Display:inst|CHAR_COUNT[2]                                                                                ; newlcd:inst9|LCD_Display:inst|DATA_BUS_VALUE[6]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.422 ns                ;
; N/A                                     ; 275.33 MHz ( period = 3.632 ns )                    ; newlcd:inst9|LCD_Display:inst|CHAR_COUNT[2]                                                                                ; newlcd:inst9|LCD_Display:inst|DATA_BUS_VALUE[4]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.422 ns                ;
; N/A                                     ; 275.71 MHz ( period = 3.627 ns )                    ; newlcd:inst9|LCD_Display:inst|CHAR_COUNT[1]                                                                                ; newlcd:inst9|LCD_Display:inst|DATA_BUS_VALUE[6]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.417 ns                ;
; N/A                                     ; 275.71 MHz ( period = 3.627 ns )                    ; newlcd:inst9|LCD_Display:inst|CHAR_COUNT[1]                                                                                ; newlcd:inst9|LCD_Display:inst|DATA_BUS_VALUE[4]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.417 ns                ;
; N/A                                     ; 278.63 MHz ( period = 3.589 ns )                    ; newlcd:inst9|LCD_Display:inst|CHAR_COUNT[4]                                                                                ; newlcd:inst9|LCD_Display:inst|DATA_BUS_VALUE[5]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.379 ns                ;
; N/A                                     ; 282.41 MHz ( period = 3.541 ns )                    ; newlcd:inst9|LCD_Display:inst|state.HOLD                                                                                   ; newlcd:inst9|LCD_Display:inst|DATA_BUS_VALUE[2]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.327 ns                ;
; N/A                                     ; 283.05 MHz ( period = 3.533 ns )                    ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[8]                                                                           ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[8]                                                                           ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.319 ns                ;
; N/A                                     ; 283.05 MHz ( period = 3.533 ns )                    ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[8]                                                                           ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[6]                                                                           ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.319 ns                ;
; N/A                                     ; 283.05 MHz ( period = 3.533 ns )                    ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[8]                                                                           ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[9]                                                                           ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.319 ns                ;
; N/A                                     ; 283.05 MHz ( period = 3.533 ns )                    ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[8]                                                                           ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[7]                                                                           ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.319 ns                ;
; N/A                                     ; 283.05 MHz ( period = 3.533 ns )                    ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[8]                                                                           ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[5]                                                                           ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.319 ns                ;
; N/A                                     ; 283.05 MHz ( period = 3.533 ns )                    ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[8]                                                                           ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[4]                                                                           ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.319 ns                ;
; N/A                                     ; 283.05 MHz ( period = 3.533 ns )                    ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[8]                                                                           ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[2]                                                                           ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.319 ns                ;
; N/A                                     ; 283.05 MHz ( period = 3.533 ns )                    ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[8]                                                                           ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[3]                                                                           ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.319 ns                ;
; N/A                                     ; 283.05 MHz ( period = 3.533 ns )                    ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[8]                                                                           ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[1]                                                                           ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.319 ns                ;
; N/A                                     ; 283.05 MHz ( period = 3.533 ns )                    ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[8]                                                                           ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[0]                                                                           ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.319 ns                ;
; N/A                                     ; 285.23 MHz ( period = 3.506 ns )                    ; newlcd:inst9|LCD_Display:inst|CHAR_COUNT[3]                                                                                ; newlcd:inst9|LCD_Display:inst|DATA_BUS_VALUE[5]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.296 ns                ;
; N/A                                     ; 287.11 MHz ( period = 3.483 ns )                    ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[6]                                                                           ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[8]                                                                           ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.269 ns                ;
; N/A                                     ; 287.11 MHz ( period = 3.483 ns )                    ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[6]                                                                           ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[6]                                                                           ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.269 ns                ;
; N/A                                     ; 287.11 MHz ( period = 3.483 ns )                    ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[6]                                                                           ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[9]                                                                           ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.269 ns                ;
; N/A                                     ; 287.11 MHz ( period = 3.483 ns )                    ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[6]                                                                           ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[7]                                                                           ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.269 ns                ;
; N/A                                     ; 287.11 MHz ( period = 3.483 ns )                    ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[6]                                                                           ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[5]                                                                           ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.269 ns                ;
; N/A                                     ; 287.11 MHz ( period = 3.483 ns )                    ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[6]                                                                           ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[4]                                                                           ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.269 ns                ;
; N/A                                     ; 287.11 MHz ( period = 3.483 ns )                    ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[6]                                                                           ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[2]                                                                           ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.269 ns                ;
; N/A                                     ; 287.11 MHz ( period = 3.483 ns )                    ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[6]                                                                           ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[3]                                                                           ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.269 ns                ;
; N/A                                     ; 287.11 MHz ( period = 3.483 ns )                    ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[6]                                                                           ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[1]                                                                           ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.269 ns                ;
; N/A                                     ; 287.11 MHz ( period = 3.483 ns )                    ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[6]                                                                           ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[0]                                                                           ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.269 ns                ;
; N/A                                     ; 290.87 MHz ( period = 3.438 ns )                    ; newlcd:inst9|LCD_Display:inst|CHAR_COUNT[2]                                                                                ; newlcd:inst9|LCD_Display:inst|DATA_BUS_VALUE[5]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.228 ns                ;
; N/A                                     ; 291.29 MHz ( period = 3.433 ns )                    ; newlcd:inst9|LCD_Display:inst|CHAR_COUNT[1]                                                                                ; newlcd:inst9|LCD_Display:inst|DATA_BUS_VALUE[5]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.223 ns                ;
; N/A                                     ; 292.65 MHz ( period = 3.417 ns )                    ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[5]                                                                           ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[8]                                                                           ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.203 ns                ;
; N/A                                     ; 292.65 MHz ( period = 3.417 ns )                    ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[5]                                                                           ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[6]                                                                           ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.203 ns                ;
; N/A                                     ; 292.65 MHz ( period = 3.417 ns )                    ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[5]                                                                           ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[9]                                                                           ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.203 ns                ;
; N/A                                     ; 292.65 MHz ( period = 3.417 ns )                    ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[5]                                                                           ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[7]                                                                           ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.203 ns                ;
; N/A                                     ; 292.65 MHz ( period = 3.417 ns )                    ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[5]                                                                           ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[5]                                                                           ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.203 ns                ;
; N/A                                     ; 292.65 MHz ( period = 3.417 ns )                    ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[5]                                                                           ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[4]                                                                           ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.203 ns                ;
; N/A                                     ; 292.65 MHz ( period = 3.417 ns )                    ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[5]                                                                           ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[2]                                                                           ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.203 ns                ;
; N/A                                     ; 292.65 MHz ( period = 3.417 ns )                    ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[5]                                                                           ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[3]                                                                           ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.203 ns                ;
; N/A                                     ; 292.65 MHz ( period = 3.417 ns )                    ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[5]                                                                           ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[1]                                                                           ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.203 ns                ;
; N/A                                     ; 292.65 MHz ( period = 3.417 ns )                    ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[5]                                                                           ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[0]                                                                           ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.203 ns                ;
; N/A                                     ; 294.12 MHz ( period = 3.400 ns )                    ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[9]                                                                           ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[8]                                                                           ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.186 ns                ;
; N/A                                     ; 294.12 MHz ( period = 3.400 ns )                    ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[9]                                                                           ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[6]                                                                           ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.186 ns                ;
; N/A                                     ; 294.12 MHz ( period = 3.400 ns )                    ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[9]                                                                           ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[9]                                                                           ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.186 ns                ;
; N/A                                     ; 294.12 MHz ( period = 3.400 ns )                    ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[9]                                                                           ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[7]                                                                           ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.186 ns                ;
; N/A                                     ; 294.12 MHz ( period = 3.400 ns )                    ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[9]                                                                           ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[5]                                                                           ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.186 ns                ;
; N/A                                     ; 294.12 MHz ( period = 3.400 ns )                    ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[9]                                                                           ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[4]                                                                           ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.186 ns                ;
; N/A                                     ; 294.12 MHz ( period = 3.400 ns )                    ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[9]                                                                           ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[2]                                                                           ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.186 ns                ;
; N/A                                     ; 294.12 MHz ( period = 3.400 ns )                    ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[9]                                                                           ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[3]                                                                           ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.186 ns                ;
; N/A                                     ; 294.12 MHz ( period = 3.400 ns )                    ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[9]                                                                           ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[1]                                                                           ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.186 ns                ;
; N/A                                     ; 294.12 MHz ( period = 3.400 ns )                    ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[9]                                                                           ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[0]                                                                           ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.186 ns                ;
; N/A                                     ; 295.86 MHz ( period = 3.380 ns )                    ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[4]                                                                           ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[8]                                                                           ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.166 ns                ;
; N/A                                     ; 295.86 MHz ( period = 3.380 ns )                    ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[4]                                                                           ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[6]                                                                           ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.166 ns                ;
; N/A                                     ; 295.86 MHz ( period = 3.380 ns )                    ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[4]                                                                           ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[9]                                                                           ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.166 ns                ;
; N/A                                     ; 295.86 MHz ( period = 3.380 ns )                    ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[4]                                                                           ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[7]                                                                           ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.166 ns                ;
; N/A                                     ; 295.86 MHz ( period = 3.380 ns )                    ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[4]                                                                           ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[5]                                                                           ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.166 ns                ;
; N/A                                     ; 295.86 MHz ( period = 3.380 ns )                    ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[4]                                                                           ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[4]                                                                           ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.166 ns                ;
; N/A                                     ; 295.86 MHz ( period = 3.380 ns )                    ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[4]                                                                           ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[2]                                                                           ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.166 ns                ;
; N/A                                     ; 295.86 MHz ( period = 3.380 ns )                    ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[4]                                                                           ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[3]                                                                           ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.166 ns                ;
; N/A                                     ; 295.86 MHz ( period = 3.380 ns )                    ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[4]                                                                           ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[1]                                                                           ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.166 ns                ;
; N/A                                     ; 295.86 MHz ( period = 3.380 ns )                    ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[4]                                                                           ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[0]                                                                           ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.166 ns                ;
; N/A                                     ; 304.69 MHz ( period = 3.282 ns )                    ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[13]                                                                          ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[8]                                                                           ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.070 ns                ;
; N/A                                     ; 304.69 MHz ( period = 3.282 ns )                    ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[13]                                                                          ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[6]                                                                           ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.070 ns                ;
; N/A                                     ; 304.69 MHz ( period = 3.282 ns )                    ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[13]                                                                          ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[9]                                                                           ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.070 ns                ;
; N/A                                     ; 304.69 MHz ( period = 3.282 ns )                    ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[13]                                                                          ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[7]                                                                           ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.070 ns                ;
; N/A                                     ; 304.69 MHz ( period = 3.282 ns )                    ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[13]                                                                          ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[5]                                                                           ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.070 ns                ;
; N/A                                     ; 304.69 MHz ( period = 3.282 ns )                    ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[13]                                                                          ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[4]                                                                           ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.070 ns                ;
; N/A                                     ; 304.69 MHz ( period = 3.282 ns )                    ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[13]                                                                          ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[2]                                                                           ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.070 ns                ;
; N/A                                     ; 304.69 MHz ( period = 3.282 ns )                    ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[13]                                                                          ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[3]                                                                           ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.070 ns                ;
; N/A                                     ; 304.69 MHz ( period = 3.282 ns )                    ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[13]                                                                          ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[1]                                                                           ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.070 ns                ;
; N/A                                     ; 304.69 MHz ( period = 3.282 ns )                    ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[13]                                                                          ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[0]                                                                           ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.070 ns                ;
; N/A                                     ; 305.62 MHz ( period = 3.272 ns )                    ; newlcd:inst9|LCD_Display:inst|CHAR_COUNT[0]                                                                                ; newlcd:inst9|LCD_Display:inst|next_command.Print_String                                                                    ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.058 ns                ;
; N/A                                     ; 306.56 MHz ( period = 3.262 ns )                    ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[7]                                                                           ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[8]                                                                           ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.048 ns                ;
; N/A                                     ; 306.56 MHz ( period = 3.262 ns )                    ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[7]                                                                           ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[6]                                                                           ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.048 ns                ;
; N/A                                     ; 306.56 MHz ( period = 3.262 ns )                    ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[7]                                                                           ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[9]                                                                           ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.048 ns                ;
; N/A                                     ; 306.56 MHz ( period = 3.262 ns )                    ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[7]                                                                           ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[7]                                                                           ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.048 ns                ;
; N/A                                     ; 306.56 MHz ( period = 3.262 ns )                    ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[7]                                                                           ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[5]                                                                           ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.048 ns                ;
; N/A                                     ; 306.56 MHz ( period = 3.262 ns )                    ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[7]                                                                           ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[4]                                                                           ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.048 ns                ;
; N/A                                     ; 306.56 MHz ( period = 3.262 ns )                    ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[7]                                                                           ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[2]                                                                           ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.048 ns                ;
; N/A                                     ; 306.56 MHz ( period = 3.262 ns )                    ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[7]                                                                           ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[3]                                                                           ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.048 ns                ;
; N/A                                     ; 306.56 MHz ( period = 3.262 ns )                    ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[7]                                                                           ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[1]                                                                           ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.048 ns                ;
; N/A                                     ; 306.56 MHz ( period = 3.262 ns )                    ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[7]                                                                           ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[0]                                                                           ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.048 ns                ;
; N/A                                     ; 307.22 MHz ( period = 3.255 ns )                    ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[11]                                                                          ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[8]                                                                           ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.043 ns                ;
; N/A                                     ; 307.22 MHz ( period = 3.255 ns )                    ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[11]                                                                          ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[6]                                                                           ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.043 ns                ;
; N/A                                     ; 307.22 MHz ( period = 3.255 ns )                    ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[11]                                                                          ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[9]                                                                           ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.043 ns                ;
; N/A                                     ; 307.22 MHz ( period = 3.255 ns )                    ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[11]                                                                          ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[7]                                                                           ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.043 ns                ;
; N/A                                     ; 307.22 MHz ( period = 3.255 ns )                    ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[11]                                                                          ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[5]                                                                           ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.043 ns                ;
; N/A                                     ; 307.22 MHz ( period = 3.255 ns )                    ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[11]                                                                          ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[4]                                                                           ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.043 ns                ;
; N/A                                     ; 307.22 MHz ( period = 3.255 ns )                    ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[11]                                                                          ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[2]                                                                           ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.043 ns                ;
; N/A                                     ; 307.22 MHz ( period = 3.255 ns )                    ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[11]                                                                          ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[3]                                                                           ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.043 ns                ;
; N/A                                     ; 307.22 MHz ( period = 3.255 ns )                    ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[11]                                                                          ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[1]                                                                           ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.043 ns                ;
; N/A                                     ; 307.22 MHz ( period = 3.255 ns )                    ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[11]                                                                          ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[0]                                                                           ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.043 ns                ;
; N/A                                     ; 307.79 MHz ( period = 3.249 ns )                    ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[2]                                                                           ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[1]                                                                           ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.035 ns                ;
; N/A                                     ; 307.79 MHz ( period = 3.249 ns )                    ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[2]                                                                           ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[0]                                                                           ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.035 ns                ;
; N/A                                     ; 307.79 MHz ( period = 3.249 ns )                    ; newlcd:inst9|LCD_Display:inst|CHAR_COUNT[2]                                                                                ; newlcd:inst9|LCD_Display:inst|next_command.RETURN_HOME                                                                     ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.039 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; newlcd:inst9|LCD_Display:inst|CHAR_COUNT[1]                                                                                ; newlcd:inst9|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg1 ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 1.599 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; newlcd:inst9|LCD_Display:inst|CHAR_COUNT[2]                                                                                ; newlcd:inst9|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg2 ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 1.538 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; newlcd:inst9|LCD_Display:inst|CHAR_COUNT[4]                                                                                ; newlcd:inst9|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg4 ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 0.993 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; newlcd:inst9|LCD_Display:inst|CHAR_COUNT[3]                                                                                ; newlcd:inst9|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg3 ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 0.977 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                            ;                                                                                                                            ;            ;           ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK'                                                                                                                                                                                                                                                                         ;
+-------+------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                      ; To                                                        ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; AlgorithmicStateMachine:inst|DataPath:inst|74195:inst1|18 ; AlgorithmicStateMachine:inst|DataPath:inst|inst13         ; CLK        ; CLK      ; None                        ; None                      ; 1.951 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; AlgorithmicStateMachine:inst|DataPath:inst|74195:inst|18  ; AlgorithmicStateMachine:inst|DataPath:inst|inst13         ; CLK        ; CLK      ; None                        ; None                      ; 1.778 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; AlgorithmicStateMachine:inst|DataPath:inst|74195:inst|17  ; AlgorithmicStateMachine:inst|DataPath:inst|inst13         ; CLK        ; CLK      ; None                        ; None                      ; 1.673 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; AlgorithmicStateMachine:inst|DataPath:inst|74195:inst1|17 ; AlgorithmicStateMachine:inst|DataPath:inst|inst13         ; CLK        ; CLK      ; None                        ; None                      ; 1.646 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; AlgorithmicStateMachine:inst|ControlUnit:inst1|inst       ; AlgorithmicStateMachine:inst|DataPath:inst|inst13         ; CLK        ; CLK      ; None                        ; None                      ; 1.571 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; AlgorithmicStateMachine:inst|DataPath:inst|74195:inst|16  ; AlgorithmicStateMachine:inst|DataPath:inst|inst13         ; CLK        ; CLK      ; None                        ; None                      ; 1.519 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; AlgorithmicStateMachine:inst|DataPath:inst|74195:inst|15  ; AlgorithmicStateMachine:inst|DataPath:inst|inst13         ; CLK        ; CLK      ; None                        ; None                      ; 1.401 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; AlgorithmicStateMachine:inst|DataPath:inst|74195:inst1|15 ; AlgorithmicStateMachine:inst|DataPath:inst|inst13         ; CLK        ; CLK      ; None                        ; None                      ; 1.251 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; AlgorithmicStateMachine:inst|DataPath:inst|74195:inst|17  ; AlgorithmicStateMachine:inst|DataPath:inst|74195:inst1|17 ; CLK        ; CLK      ; None                        ; None                      ; 1.235 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; AlgorithmicStateMachine:inst|DataPath:inst|74195:inst|17  ; AlgorithmicStateMachine:inst|DataPath:inst|74195:inst|18  ; CLK        ; CLK      ; None                        ; None                      ; 1.235 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; AlgorithmicStateMachine:inst|DataPath:inst|74195:inst1|16 ; AlgorithmicStateMachine:inst|DataPath:inst|inst13         ; CLK        ; CLK      ; None                        ; None                      ; 1.035 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; AlgorithmicStateMachine:inst|ControlUnit:inst1|inst       ; AlgorithmicStateMachine:inst|DataPath:inst|74195:inst1|18 ; CLK        ; CLK      ; None                        ; None                      ; 0.922 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; AlgorithmicStateMachine:inst|ControlUnit:inst1|inst       ; AlgorithmicStateMachine:inst|DataPath:inst|74195:inst|17  ; CLK        ; CLK      ; None                        ; None                      ; 0.908 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; AlgorithmicStateMachine:inst|DataPath:inst|74195:inst|15  ; AlgorithmicStateMachine:inst|DataPath:inst|74195:inst1|15 ; CLK        ; CLK      ; None                        ; None                      ; 0.906 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; AlgorithmicStateMachine:inst|DataPath:inst|74195:inst|15  ; AlgorithmicStateMachine:inst|DataPath:inst|74195:inst|16  ; CLK        ; CLK      ; None                        ; None                      ; 0.905 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; AlgorithmicStateMachine:inst|DataPath:inst|74195:inst|16  ; AlgorithmicStateMachine:inst|DataPath:inst|74195:inst1|16 ; CLK        ; CLK      ; None                        ; None                      ; 0.848 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; AlgorithmicStateMachine:inst|DataPath:inst|74195:inst1|17 ; AlgorithmicStateMachine:inst|DataPath:inst|74195:inst1|18 ; CLK        ; CLK      ; None                        ; None                      ; 0.842 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; AlgorithmicStateMachine:inst|ControlUnit:inst1|inst       ; AlgorithmicStateMachine:inst|DataPath:inst|74195:inst|18  ; CLK        ; CLK      ; None                        ; None                      ; 0.760 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; AlgorithmicStateMachine:inst|ControlUnit:inst1|inst       ; AlgorithmicStateMachine:inst|DataPath:inst|74195:inst|16  ; CLK        ; CLK      ; None                        ; None                      ; 0.751 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; AlgorithmicStateMachine:inst|ControlUnit:inst1|inst       ; AlgorithmicStateMachine:inst|DataPath:inst|74195:inst|15  ; CLK        ; CLK      ; None                        ; None                      ; 0.751 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; AlgorithmicStateMachine:inst|ControlUnit:inst1|inst       ; AlgorithmicStateMachine:inst|DataPath:inst|74195:inst1|17 ; CLK        ; CLK      ; None                        ; None                      ; 0.751 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; AlgorithmicStateMachine:inst|ControlUnit:inst1|inst       ; AlgorithmicStateMachine:inst|DataPath:inst|74195:inst1|16 ; CLK        ; CLK      ; None                        ; None                      ; 0.749 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; AlgorithmicStateMachine:inst|ControlUnit:inst1|inst       ; AlgorithmicStateMachine:inst|DataPath:inst|74195:inst1|15 ; CLK        ; CLK      ; None                        ; None                      ; 0.747 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; AlgorithmicStateMachine:inst|DataPath:inst|74195:inst|16  ; AlgorithmicStateMachine:inst|DataPath:inst|74195:inst|17  ; CLK        ; CLK      ; None                        ; None                      ; 0.578 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; AlgorithmicStateMachine:inst|DataPath:inst|74195:inst1|15 ; AlgorithmicStateMachine:inst|DataPath:inst|74195:inst1|16 ; CLK        ; CLK      ; None                        ; None                      ; 0.577 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; AlgorithmicStateMachine:inst|DataPath:inst|74195:inst1|16 ; AlgorithmicStateMachine:inst|DataPath:inst|74195:inst1|17 ; CLK        ; CLK      ; None                        ; None                      ; 0.565 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; AlgorithmicStateMachine:inst|DataPath:inst|74195:inst|18  ; AlgorithmicStateMachine:inst|DataPath:inst|74195:inst1|18 ; CLK        ; CLK      ; None                        ; None                      ; 0.554 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; AlgorithmicStateMachine:inst|ControlUnit:inst1|inst       ; AlgorithmicStateMachine:inst|ControlUnit:inst1|inst       ; CLK        ; CLK      ; None                        ; None                      ; 0.407 ns                ;
+-------+------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                               ;
+-------+--------------+------------+-------+-----------------------------------------------------------+-----------+
; Slack ; Required tsu ; Actual tsu ; From  ; To                                                        ; To Clock  ;
+-------+--------------+------------+-------+-----------------------------------------------------------+-----------+
; N/A   ; None         ; 5.922 ns   ; Reset ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[8]          ; CLK_50MHz ;
; N/A   ; None         ; 5.922 ns   ; Reset ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[6]          ; CLK_50MHz ;
; N/A   ; None         ; 5.922 ns   ; Reset ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[9]          ; CLK_50MHz ;
; N/A   ; None         ; 5.922 ns   ; Reset ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[7]          ; CLK_50MHz ;
; N/A   ; None         ; 5.922 ns   ; Reset ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[5]          ; CLK_50MHz ;
; N/A   ; None         ; 5.922 ns   ; Reset ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[4]          ; CLK_50MHz ;
; N/A   ; None         ; 5.922 ns   ; Reset ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[2]          ; CLK_50MHz ;
; N/A   ; None         ; 5.922 ns   ; Reset ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[3]          ; CLK_50MHz ;
; N/A   ; None         ; 5.922 ns   ; Reset ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[1]          ; CLK_50MHz ;
; N/A   ; None         ; 5.922 ns   ; Reset ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[0]          ; CLK_50MHz ;
; N/A   ; None         ; 5.504 ns   ; Reset ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[11]         ; CLK_50MHz ;
; N/A   ; None         ; 5.504 ns   ; Reset ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[14]         ; CLK_50MHz ;
; N/A   ; None         ; 5.504 ns   ; Reset ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[15]         ; CLK_50MHz ;
; N/A   ; None         ; 5.504 ns   ; Reset ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[18]         ; CLK_50MHz ;
; N/A   ; None         ; 5.504 ns   ; Reset ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[19]         ; CLK_50MHz ;
; N/A   ; None         ; 5.504 ns   ; Reset ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[17]         ; CLK_50MHz ;
; N/A   ; None         ; 5.504 ns   ; Reset ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[16]         ; CLK_50MHz ;
; N/A   ; None         ; 5.504 ns   ; Reset ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[13]         ; CLK_50MHz ;
; N/A   ; None         ; 5.504 ns   ; Reset ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[12]         ; CLK_50MHz ;
; N/A   ; None         ; 5.504 ns   ; Reset ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[10]         ; CLK_50MHz ;
; N/A   ; None         ; 4.201 ns   ; SI    ; AlgorithmicStateMachine:inst|DataPath:inst|74195:inst1|15 ; CLK       ;
; N/A   ; None         ; 4.200 ns   ; SI    ; AlgorithmicStateMachine:inst|DataPath:inst|74195:inst|15  ; CLK       ;
; N/A   ; None         ; 3.941 ns   ; Reset ; newlcd:inst9|LCD_Display:inst|CLK_400HZ                   ; CLK_50MHz ;
; N/A   ; None         ; 1.799 ns   ; Reset ; newlcd:inst9|LCD_Display:inst|CHAR_COUNT[0]               ; CLK_50MHz ;
; N/A   ; None         ; 1.799 ns   ; Reset ; newlcd:inst9|LCD_Display:inst|CHAR_COUNT[1]               ; CLK_50MHz ;
; N/A   ; None         ; 1.799 ns   ; Reset ; newlcd:inst9|LCD_Display:inst|CHAR_COUNT[2]               ; CLK_50MHz ;
; N/A   ; None         ; 1.799 ns   ; Reset ; newlcd:inst9|LCD_Display:inst|CHAR_COUNT[3]               ; CLK_50MHz ;
; N/A   ; None         ; 1.799 ns   ; Reset ; newlcd:inst9|LCD_Display:inst|CHAR_COUNT[4]               ; CLK_50MHz ;
; N/A   ; None         ; 0.181 ns   ; I4    ; AlgorithmicStateMachine:inst|DataPath:inst|74195:inst|18  ; CLK       ;
; N/A   ; None         ; -0.327 ns  ; I2    ; AlgorithmicStateMachine:inst|DataPath:inst|74195:inst|16  ; CLK       ;
; N/A   ; None         ; -0.359 ns  ; Start ; AlgorithmicStateMachine:inst|ControlUnit:inst1|inst       ; CLK       ;
; N/A   ; None         ; -0.579 ns  ; I3    ; AlgorithmicStateMachine:inst|DataPath:inst|74195:inst|17  ; CLK       ;
; N/A   ; None         ; -0.608 ns  ; I1    ; AlgorithmicStateMachine:inst|DataPath:inst|74195:inst|15  ; CLK       ;
+-------+--------------+------------+-------+-----------------------------------------------------------+-----------+


+----------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                  ;
+-------+--------------+------------+-----------------------------------------------------------+---------+------------+
; Slack ; Required tco ; Actual tco ; From                                                      ; To      ; From Clock ;
+-------+--------------+------------+-----------------------------------------------------------+---------+------------+
; N/A   ; None         ; 12.037 ns  ; newlcd:inst9|LCD_Display:inst|LCD_RW_INT                  ; LCD_RW  ; CLK_50MHz  ;
; N/A   ; None         ; 12.019 ns  ; newlcd:inst9|LCD_Display:inst|LCD_RW_INT                  ; DBUS[7] ; CLK_50MHz  ;
; N/A   ; None         ; 11.999 ns  ; newlcd:inst9|LCD_Display:inst|LCD_RW_INT                  ; DBUS[0] ; CLK_50MHz  ;
; N/A   ; None         ; 11.999 ns  ; newlcd:inst9|LCD_Display:inst|LCD_RW_INT                  ; DBUS[1] ; CLK_50MHz  ;
; N/A   ; None         ; 11.911 ns  ; newlcd:inst9|LCD_Display:inst|DATA_BUS_VALUE[0]           ; DBUS[0] ; CLK_50MHz  ;
; N/A   ; None         ; 11.835 ns  ; newlcd:inst9|LCD_Display:inst|DATA_BUS_VALUE[5]           ; DBUS[5] ; CLK_50MHz  ;
; N/A   ; None         ; 11.730 ns  ; newlcd:inst9|LCD_Display:inst|LCD_RW_INT                  ; DBUS[2] ; CLK_50MHz  ;
; N/A   ; None         ; 11.730 ns  ; newlcd:inst9|LCD_Display:inst|LCD_RW_INT                  ; DBUS[3] ; CLK_50MHz  ;
; N/A   ; None         ; 11.730 ns  ; newlcd:inst9|LCD_Display:inst|LCD_RW_INT                  ; DBUS[6] ; CLK_50MHz  ;
; N/A   ; None         ; 11.720 ns  ; newlcd:inst9|LCD_Display:inst|LCD_RW_INT                  ; DBUS[5] ; CLK_50MHz  ;
; N/A   ; None         ; 11.710 ns  ; newlcd:inst9|LCD_Display:inst|LCD_RW_INT                  ; DBUS[4] ; CLK_50MHz  ;
; N/A   ; None         ; 11.533 ns  ; newlcd:inst9|LCD_Display:inst|DATA_BUS_VALUE[3]           ; DBUS[3] ; CLK_50MHz  ;
; N/A   ; None         ; 11.531 ns  ; newlcd:inst9|LCD_Display:inst|DATA_BUS_VALUE[1]           ; DBUS[1] ; CLK_50MHz  ;
; N/A   ; None         ; 11.422 ns  ; newlcd:inst9|LCD_Display:inst|LCD_RS                      ; LCD_RS  ; CLK_50MHz  ;
; N/A   ; None         ; 11.337 ns  ; newlcd:inst9|LCD_Display:inst|DATA_BUS_VALUE[7]           ; DBUS[7] ; CLK_50MHz  ;
; N/A   ; None         ; 11.044 ns  ; newlcd:inst9|LCD_Display:inst|LCD_E                       ; LCD_E   ; CLK_50MHz  ;
; N/A   ; None         ; 11.042 ns  ; newlcd:inst9|LCD_Display:inst|DATA_BUS_VALUE[2]           ; DBUS[2] ; CLK_50MHz  ;
; N/A   ; None         ; 10.929 ns  ; AlgorithmicStateMachine:inst|DataPath:inst|74195:inst1|15 ; HEX7[1] ; CLK        ;
; N/A   ; None         ; 10.923 ns  ; AlgorithmicStateMachine:inst|DataPath:inst|74195:inst1|17 ; HEX7[1] ; CLK        ;
; N/A   ; None         ; 10.920 ns  ; AlgorithmicStateMachine:inst|DataPath:inst|74195:inst1|15 ; HEX7[3] ; CLK        ;
; N/A   ; None         ; 10.916 ns  ; AlgorithmicStateMachine:inst|DataPath:inst|74195:inst1|17 ; HEX7[3] ; CLK        ;
; N/A   ; None         ; 10.875 ns  ; AlgorithmicStateMachine:inst|DataPath:inst|74195:inst1|15 ; HEX7[5] ; CLK        ;
; N/A   ; None         ; 10.874 ns  ; AlgorithmicStateMachine:inst|DataPath:inst|74195:inst1|17 ; HEX7[5] ; CLK        ;
; N/A   ; None         ; 10.864 ns  ; newlcd:inst9|LCD_Display:inst|DATA_BUS_VALUE[6]           ; DBUS[6] ; CLK_50MHz  ;
; N/A   ; None         ; 10.858 ns  ; newlcd:inst9|LCD_Display:inst|DATA_BUS_VALUE[4]           ; DBUS[4] ; CLK_50MHz  ;
; N/A   ; None         ; 10.784 ns  ; AlgorithmicStateMachine:inst|DataPath:inst|74195:inst1|18 ; HEX7[1] ; CLK        ;
; N/A   ; None         ; 10.782 ns  ; AlgorithmicStateMachine:inst|DataPath:inst|74195:inst1|18 ; HEX7[3] ; CLK        ;
; N/A   ; None         ; 10.737 ns  ; AlgorithmicStateMachine:inst|DataPath:inst|74195:inst1|18 ; HEX7[5] ; CLK        ;
; N/A   ; None         ; 10.644 ns  ; AlgorithmicStateMachine:inst|DataPath:inst|74195:inst1|16 ; HEX7[1] ; CLK        ;
; N/A   ; None         ; 10.629 ns  ; AlgorithmicStateMachine:inst|DataPath:inst|74195:inst1|16 ; HEX7[3] ; CLK        ;
; N/A   ; None         ; 10.579 ns  ; AlgorithmicStateMachine:inst|DataPath:inst|74195:inst1|16 ; HEX7[5] ; CLK        ;
; N/A   ; None         ; 10.467 ns  ; AlgorithmicStateMachine:inst|DataPath:inst|74195:inst1|15 ; HEX7[0] ; CLK        ;
; N/A   ; None         ; 10.466 ns  ; AlgorithmicStateMachine:inst|DataPath:inst|74195:inst1|17 ; HEX7[0] ; CLK        ;
; N/A   ; None         ; 10.330 ns  ; AlgorithmicStateMachine:inst|DataPath:inst|74195:inst1|18 ; HEX7[0] ; CLK        ;
; N/A   ; None         ; 10.292 ns  ; AlgorithmicStateMachine:inst|DataPath:inst|74195:inst1|15 ; HEX7[4] ; CLK        ;
; N/A   ; None         ; 10.289 ns  ; AlgorithmicStateMachine:inst|DataPath:inst|74195:inst1|17 ; HEX7[4] ; CLK        ;
; N/A   ; None         ; 10.176 ns  ; AlgorithmicStateMachine:inst|DataPath:inst|74195:inst1|16 ; HEX7[0] ; CLK        ;
; N/A   ; None         ; 10.152 ns  ; AlgorithmicStateMachine:inst|DataPath:inst|74195:inst1|18 ; HEX7[4] ; CLK        ;
; N/A   ; None         ; 10.005 ns  ; AlgorithmicStateMachine:inst|DataPath:inst|74195:inst1|16 ; HEX7[4] ; CLK        ;
; N/A   ; None         ; 9.558 ns   ; AlgorithmicStateMachine:inst|DataPath:inst|74195:inst1|17 ; HEX7[2] ; CLK        ;
; N/A   ; None         ; 9.536 ns   ; AlgorithmicStateMachine:inst|DataPath:inst|74195:inst1|15 ; HEX7[2] ; CLK        ;
; N/A   ; None         ; 9.426 ns   ; AlgorithmicStateMachine:inst|DataPath:inst|74195:inst1|18 ; HEX7[2] ; CLK        ;
; N/A   ; None         ; 9.302 ns   ; AlgorithmicStateMachine:inst|DataPath:inst|inst13         ; Z       ; CLK        ;
; N/A   ; None         ; 9.274 ns   ; AlgorithmicStateMachine:inst|DataPath:inst|74195:inst1|16 ; HEX7[2] ; CLK        ;
; N/A   ; None         ; 8.963 ns   ; AlgorithmicStateMachine:inst|DataPath:inst|74195:inst1|18 ; HEX7[6] ; CLK        ;
; N/A   ; None         ; 8.910 ns   ; AlgorithmicStateMachine:inst|DataPath:inst|74195:inst1|17 ; HEX7[6] ; CLK        ;
; N/A   ; None         ; 8.744 ns   ; AlgorithmicStateMachine:inst|DataPath:inst|74195:inst1|15 ; HEX7[6] ; CLK        ;
; N/A   ; None         ; 8.457 ns   ; AlgorithmicStateMachine:inst|DataPath:inst|74195:inst1|16 ; HEX7[6] ; CLK        ;
+-------+--------------+------------+-----------------------------------------------------------+---------+------------+


+-------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                      ;
+---------------+-------------+-----------+-------+-----------------------------------------------------------+-----------+
; Minimum Slack ; Required th ; Actual th ; From  ; To                                                        ; To Clock  ;
+---------------+-------------+-----------+-------+-----------------------------------------------------------+-----------+
; N/A           ; None        ; 0.838 ns  ; I1    ; AlgorithmicStateMachine:inst|DataPath:inst|74195:inst|15  ; CLK       ;
; N/A           ; None        ; 0.809 ns  ; I3    ; AlgorithmicStateMachine:inst|DataPath:inst|74195:inst|17  ; CLK       ;
; N/A           ; None        ; 0.589 ns  ; Start ; AlgorithmicStateMachine:inst|ControlUnit:inst1|inst       ; CLK       ;
; N/A           ; None        ; 0.557 ns  ; I2    ; AlgorithmicStateMachine:inst|DataPath:inst|74195:inst|16  ; CLK       ;
; N/A           ; None        ; 0.049 ns  ; I4    ; AlgorithmicStateMachine:inst|DataPath:inst|74195:inst|18  ; CLK       ;
; N/A           ; None        ; -1.569 ns ; Reset ; newlcd:inst9|LCD_Display:inst|CHAR_COUNT[0]               ; CLK_50MHz ;
; N/A           ; None        ; -1.569 ns ; Reset ; newlcd:inst9|LCD_Display:inst|CHAR_COUNT[1]               ; CLK_50MHz ;
; N/A           ; None        ; -1.569 ns ; Reset ; newlcd:inst9|LCD_Display:inst|CHAR_COUNT[2]               ; CLK_50MHz ;
; N/A           ; None        ; -1.569 ns ; Reset ; newlcd:inst9|LCD_Display:inst|CHAR_COUNT[3]               ; CLK_50MHz ;
; N/A           ; None        ; -1.569 ns ; Reset ; newlcd:inst9|LCD_Display:inst|CHAR_COUNT[4]               ; CLK_50MHz ;
; N/A           ; None        ; -3.711 ns ; Reset ; newlcd:inst9|LCD_Display:inst|CLK_400HZ                   ; CLK_50MHz ;
; N/A           ; None        ; -3.970 ns ; SI    ; AlgorithmicStateMachine:inst|DataPath:inst|74195:inst|15  ; CLK       ;
; N/A           ; None        ; -3.971 ns ; SI    ; AlgorithmicStateMachine:inst|DataPath:inst|74195:inst1|15 ; CLK       ;
; N/A           ; None        ; -5.274 ns ; Reset ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[11]         ; CLK_50MHz ;
; N/A           ; None        ; -5.274 ns ; Reset ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[14]         ; CLK_50MHz ;
; N/A           ; None        ; -5.274 ns ; Reset ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[15]         ; CLK_50MHz ;
; N/A           ; None        ; -5.274 ns ; Reset ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[18]         ; CLK_50MHz ;
; N/A           ; None        ; -5.274 ns ; Reset ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[19]         ; CLK_50MHz ;
; N/A           ; None        ; -5.274 ns ; Reset ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[17]         ; CLK_50MHz ;
; N/A           ; None        ; -5.274 ns ; Reset ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[16]         ; CLK_50MHz ;
; N/A           ; None        ; -5.274 ns ; Reset ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[13]         ; CLK_50MHz ;
; N/A           ; None        ; -5.274 ns ; Reset ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[12]         ; CLK_50MHz ;
; N/A           ; None        ; -5.274 ns ; Reset ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[10]         ; CLK_50MHz ;
; N/A           ; None        ; -5.692 ns ; Reset ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[8]          ; CLK_50MHz ;
; N/A           ; None        ; -5.692 ns ; Reset ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[6]          ; CLK_50MHz ;
; N/A           ; None        ; -5.692 ns ; Reset ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[9]          ; CLK_50MHz ;
; N/A           ; None        ; -5.692 ns ; Reset ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[7]          ; CLK_50MHz ;
; N/A           ; None        ; -5.692 ns ; Reset ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[5]          ; CLK_50MHz ;
; N/A           ; None        ; -5.692 ns ; Reset ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[4]          ; CLK_50MHz ;
; N/A           ; None        ; -5.692 ns ; Reset ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[2]          ; CLK_50MHz ;
; N/A           ; None        ; -5.692 ns ; Reset ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[3]          ; CLK_50MHz ;
; N/A           ; None        ; -5.692 ns ; Reset ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[1]          ; CLK_50MHz ;
; N/A           ; None        ; -5.692 ns ; Reset ; newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[0]          ; CLK_50MHz ;
+---------------+-------------+-----------+-------+-----------------------------------------------------------+-----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Sun Apr 29 21:32:27 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off DataPath -c DataPath --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLK_50MHz" is an undefined clock
    Info: Assuming node "CLK" is an undefined clock
Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "newlcd:inst9|LCD_Display:inst|CLK_400HZ" as buffer
Info: Clock "CLK_50MHz" has Internal fmax of 151.17 MHz between source memory "newlcd:inst9|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg0" and destination register "newlcd:inst9|LCD_Display:inst|DATA_BUS_VALUE[3]" (period= 6.615 ns)
    Info: + Longest memory to register delay is 6.387 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X26_Y23; Fanout = 8; MEM Node = 'newlcd:inst9|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg0'
        Info: 2: + IC(0.000 ns) + CELL(2.993 ns) = 2.993 ns; Loc. = M4K_X26_Y23; Fanout = 3; MEM Node = 'newlcd:inst9|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|q_a[7]'
        Info: 3: + IC(0.686 ns) + CELL(0.398 ns) = 4.077 ns; Loc. = LCCOMB_X27_Y23_N10; Fanout = 9; COMB Node = 'newlcd:inst9|LCD_Display:inst|Equal0~0'
        Info: 4: + IC(0.290 ns) + CELL(0.150 ns) = 4.517 ns; Loc. = LCCOMB_X27_Y23_N14; Fanout = 5; COMB Node = 'newlcd:inst9|LCD_Display:inst|Next_Char[1]~4'
        Info: 5: + IC(0.302 ns) + CELL(0.419 ns) = 5.238 ns; Loc. = LCCOMB_X27_Y23_N0; Fanout = 3; COMB Node = 'newlcd:inst9|LCD_Display:inst|Selector6~2'
        Info: 6: + IC(0.265 ns) + CELL(0.393 ns) = 5.896 ns; Loc. = LCCOMB_X27_Y23_N26; Fanout = 1; COMB Node = 'newlcd:inst9|LCD_Display:inst|Selector6~3'
        Info: 7: + IC(0.257 ns) + CELL(0.150 ns) = 6.303 ns; Loc. = LCCOMB_X27_Y23_N2; Fanout = 1; COMB Node = 'newlcd:inst9|LCD_Display:inst|Selector6~4'
        Info: 8: + IC(0.000 ns) + CELL(0.084 ns) = 6.387 ns; Loc. = LCFF_X27_Y23_N3; Fanout = 2; REG Node = 'newlcd:inst9|LCD_Display:inst|DATA_BUS_VALUE[3]'
        Info: Total cell delay = 4.587 ns ( 71.82 % )
        Info: Total interconnect delay = 1.800 ns ( 28.18 % )
    Info: - Smallest clock skew is -0.055 ns
        Info: + Shortest clock path from clock "CLK_50MHz" to destination register is 6.200 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLK_50MHz'
            Info: 2: + IC(1.932 ns) + CELL(0.787 ns) = 3.718 ns; Loc. = LCFF_X33_Y34_N9; Fanout = 2; REG Node = 'newlcd:inst9|LCD_Display:inst|CLK_400HZ'
            Info: 3: + IC(0.922 ns) + CELL(0.000 ns) = 4.640 ns; Loc. = CLKCTRL_G8; Fanout = 44; COMB Node = 'newlcd:inst9|LCD_Display:inst|CLK_400HZ~clkctrl'
            Info: 4: + IC(1.023 ns) + CELL(0.537 ns) = 6.200 ns; Loc. = LCFF_X27_Y23_N3; Fanout = 2; REG Node = 'newlcd:inst9|LCD_Display:inst|DATA_BUS_VALUE[3]'
            Info: Total cell delay = 2.323 ns ( 37.47 % )
            Info: Total interconnect delay = 3.877 ns ( 62.53 % )
        Info: - Longest clock path from clock "CLK_50MHz" to source memory is 6.255 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLK_50MHz'
            Info: 2: + IC(1.932 ns) + CELL(0.787 ns) = 3.718 ns; Loc. = LCFF_X33_Y34_N9; Fanout = 2; REG Node = 'newlcd:inst9|LCD_Display:inst|CLK_400HZ'
            Info: 3: + IC(0.922 ns) + CELL(0.000 ns) = 4.640 ns; Loc. = CLKCTRL_G8; Fanout = 44; COMB Node = 'newlcd:inst9|LCD_Display:inst|CLK_400HZ~clkctrl'
            Info: 4: + IC(0.954 ns) + CELL(0.661 ns) = 6.255 ns; Loc. = M4K_X26_Y23; Fanout = 8; MEM Node = 'newlcd:inst9|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg0'
            Info: Total cell delay = 2.447 ns ( 39.12 % )
            Info: Total interconnect delay = 3.808 ns ( 60.88 % )
    Info: + Micro clock to output delay of source is 0.209 ns
    Info: + Micro setup delay of destination is -0.036 ns
Info: Clock "CLK" Internal fmax is restricted to 450.05 MHz between source register "AlgorithmicStateMachine:inst|DataPath:inst|74195:inst1|18" and destination register "AlgorithmicStateMachine:inst|DataPath:inst|inst13"
    Info: fmax restricted to clock pin edge rate 2.222 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.951 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X40_Y21_N17; Fanout = 9; REG Node = 'AlgorithmicStateMachine:inst|DataPath:inst|74195:inst1|18'
            Info: 2: + IC(0.366 ns) + CELL(0.275 ns) = 0.641 ns; Loc. = LCCOMB_X40_Y21_N26; Fanout = 2; COMB Node = 'AlgorithmicStateMachine:inst|DataPath:inst|inst12~0'
            Info: 3: + IC(0.261 ns) + CELL(0.150 ns) = 1.052 ns; Loc. = LCCOMB_X40_Y21_N2; Fanout = 1; COMB Node = 'AlgorithmicStateMachine:inst|DataPath:inst|inst12~2'
            Info: 4: + IC(0.268 ns) + CELL(0.150 ns) = 1.470 ns; Loc. = LCCOMB_X40_Y21_N12; Fanout = 1; COMB Node = 'AlgorithmicStateMachine:inst|DataPath:inst|inst12~3'
            Info: 5: + IC(0.247 ns) + CELL(0.150 ns) = 1.867 ns; Loc. = LCCOMB_X40_Y21_N8; Fanout = 1; COMB Node = 'AlgorithmicStateMachine:inst|DataPath:inst|inst12~5'
            Info: 6: + IC(0.000 ns) + CELL(0.084 ns) = 1.951 ns; Loc. = LCFF_X40_Y21_N9; Fanout = 1; REG Node = 'AlgorithmicStateMachine:inst|DataPath:inst|inst13'
            Info: Total cell delay = 0.809 ns ( 41.47 % )
            Info: Total interconnect delay = 1.142 ns ( 58.53 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "CLK" to destination register is 3.199 ns
                Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 10; CLK Node = 'CLK'
                Info: 2: + IC(1.800 ns) + CELL(0.537 ns) = 3.199 ns; Loc. = LCFF_X40_Y21_N9; Fanout = 1; REG Node = 'AlgorithmicStateMachine:inst|DataPath:inst|inst13'
                Info: Total cell delay = 1.399 ns ( 43.73 % )
                Info: Total interconnect delay = 1.800 ns ( 56.27 % )
            Info: - Longest clock path from clock "CLK" to source register is 3.199 ns
                Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 10; CLK Node = 'CLK'
                Info: 2: + IC(1.800 ns) + CELL(0.537 ns) = 3.199 ns; Loc. = LCFF_X40_Y21_N17; Fanout = 9; REG Node = 'AlgorithmicStateMachine:inst|DataPath:inst|74195:inst1|18'
                Info: Total cell delay = 1.399 ns ( 43.73 % )
                Info: Total interconnect delay = 1.800 ns ( 56.27 % )
        Info: + Micro clock to output delay of source is 0.250 ns
        Info: + Micro setup delay of destination is -0.036 ns
Info: tsu for register "newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[8]" (data pin = "Reset", clock pin = "CLK_50MHz") is 5.922 ns
    Info: + Longest pin to register delay is 8.629 ns
        Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_P23; Fanout = 8; PIN Node = 'Reset'
        Info: 2: + IC(6.171 ns) + CELL(0.438 ns) = 7.451 ns; Loc. = LCCOMB_X34_Y34_N22; Fanout = 20; COMB Node = 'newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[17]~50'
        Info: 3: + IC(0.668 ns) + CELL(0.510 ns) = 8.629 ns; Loc. = LCFF_X34_Y35_N29; Fanout = 3; REG Node = 'newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[8]'
        Info: Total cell delay = 1.790 ns ( 20.74 % )
        Info: Total interconnect delay = 6.839 ns ( 79.26 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "CLK_50MHz" to destination register is 2.671 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLK_50MHz'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 20; COMB Node = 'CLK_50MHz~clkctrl'
        Info: 3: + IC(1.017 ns) + CELL(0.537 ns) = 2.671 ns; Loc. = LCFF_X34_Y35_N29; Fanout = 3; REG Node = 'newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[8]'
        Info: Total cell delay = 1.536 ns ( 57.51 % )
        Info: Total interconnect delay = 1.135 ns ( 42.49 % )
Info: tco from clock "CLK_50MHz" to destination pin "LCD_RW" through register "newlcd:inst9|LCD_Display:inst|LCD_RW_INT" is 12.037 ns
    Info: + Longest clock path from clock "CLK_50MHz" to source register is 6.201 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLK_50MHz'
        Info: 2: + IC(1.932 ns) + CELL(0.787 ns) = 3.718 ns; Loc. = LCFF_X33_Y34_N9; Fanout = 2; REG Node = 'newlcd:inst9|LCD_Display:inst|CLK_400HZ'
        Info: 3: + IC(0.922 ns) + CELL(0.000 ns) = 4.640 ns; Loc. = CLKCTRL_G8; Fanout = 44; COMB Node = 'newlcd:inst9|LCD_Display:inst|CLK_400HZ~clkctrl'
        Info: 4: + IC(1.024 ns) + CELL(0.537 ns) = 6.201 ns; Loc. = LCFF_X30_Y23_N1; Fanout = 9; REG Node = 'newlcd:inst9|LCD_Display:inst|LCD_RW_INT'
        Info: Total cell delay = 2.323 ns ( 37.46 % )
        Info: Total interconnect delay = 3.878 ns ( 62.54 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 5.586 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y23_N1; Fanout = 9; REG Node = 'newlcd:inst9|LCD_Display:inst|LCD_RW_INT'
        Info: 2: + IC(2.954 ns) + CELL(2.632 ns) = 5.586 ns; Loc. = PIN_K4; Fanout = 0; PIN Node = 'LCD_RW'
        Info: Total cell delay = 2.632 ns ( 47.12 % )
        Info: Total interconnect delay = 2.954 ns ( 52.88 % )
Info: th for register "AlgorithmicStateMachine:inst|DataPath:inst|74195:inst|15" (data pin = "I1", clock pin = "CLK") is 0.838 ns
    Info: + Longest clock path from clock "CLK" to destination register is 3.199 ns
        Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 10; CLK Node = 'CLK'
        Info: 2: + IC(1.800 ns) + CELL(0.537 ns) = 3.199 ns; Loc. = LCFF_X40_Y21_N25; Fanout = 5; REG Node = 'AlgorithmicStateMachine:inst|DataPath:inst|74195:inst|15'
        Info: Total cell delay = 1.399 ns ( 43.73 % )
        Info: Total interconnect delay = 1.800 ns ( 56.27 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 2.627 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 1; PIN Node = 'I1'
        Info: 2: + IC(1.394 ns) + CELL(0.150 ns) = 2.543 ns; Loc. = LCCOMB_X40_Y21_N24; Fanout = 1; COMB Node = 'AlgorithmicStateMachine:inst|DataPath:inst|74195:inst|81~0'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.627 ns; Loc. = LCFF_X40_Y21_N25; Fanout = 5; REG Node = 'AlgorithmicStateMachine:inst|DataPath:inst|74195:inst|15'
        Info: Total cell delay = 1.233 ns ( 46.94 % )
        Info: Total interconnect delay = 1.394 ns ( 53.06 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 169 megabytes
    Info: Processing ended: Sun Apr 29 21:32:28 2018
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


