git clone --depth 1 --no-tags https://github.com/MohammadParsaTheFirst/UART_in_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/712584744
git clone --depth 1 --no-tags https://github.com/Danial-Gharib/Horizontal-Distance-Calculator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/710370266
git clone --depth 1 --no-tags https://github.com/amirhosseinZare23/RISC_V-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/711250080
git clone --depth 1 --no-tags https://github.com/Mariela1051/dds.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/710972982
git clone --depth 1 --no-tags https://github.com/tomerbt21/UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/714544025
git clone --depth 1 --no-tags https://github.com/Dhanusha-Chittidi/FPGAspeaks.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/714727852
git clone --depth 1 --no-tags https://github.com/asinghani/dinogame-tt05.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/714189994
git clone --depth 1 --no-tags https://github.com/iamcon1314/ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/711952348
git clone --depth 1 --no-tags https://github.com/fixxer/stepfpga_simple_calc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/711902953
git clone --depth 1 --no-tags https://github.com/shivi2207sahay/Design_with_RISCV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/714691521
git clone --depth 1 --no-tags https://github.com/srosales700/i2c-test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/715748711
git clone --depth 1 --no-tags https://github.com/rportocarrero/GFMPW-1-Project1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/715631041
git clone --depth 1 --no-tags https://github.com/ccparke4/ECE-464.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/713436197
git clone --depth 1 --no-tags https://github.com/wjmaxwell/ECE310_ComplexDigitalDesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/713416664
git clone --depth 1 --no-tags https://github.com/Mubarak200320/Mubarak200320.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/710266507
git clone --depth 1 --no-tags https://github.com/vishal-eas/SIMD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/710339841
git clone --depth 1 --no-tags https://github.com/asgarisepide/ADPLL_LoopFilter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/710449297
git clone --depth 1 --no-tags https://github.com/Muzamil-Sikander/1st-class-of-coal.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/712310187
git clone --depth 1 --no-tags https://github.com/adithyasai2020/verilog-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/707957486
git clone --depth 1 --no-tags https://github.com/YangHaram1/mips4-verlilog-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/707951262
git clone --depth 1 --no-tags https://github.com/kaw324/ece128_lab7.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/712263161
git clone --depth 1 --no-tags https://github.com/mr-ruvs/Proyecto-1-Digital-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/711745833
git clone --depth 1 --no-tags https://github.com/amendoz1/Lab5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/714981476
git clone --depth 1 --no-tags https://github.com/adammlove/single-cycle-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/715824573
git clone --depth 1 --no-tags https://github.com/kuederleR/ECE215_Final_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/715682126
git clone --depth 1 --no-tags https://github.com/DouglasWWolf/sidewinder_simframe.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/708675648
git clone --depth 1 --no-tags https://github.com/Yorbre25/SIMD_processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/708177413
git clone --depth 1 --no-tags https://github.com/GlenChenPo/Glens-Code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/711790419
git clone --depth 1 --no-tags https://github.com/tloc410/Digital-Lock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/713715355
git clone --depth 1 --no-tags https://github.com/CLEEIV/AXI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/708757528
git clone --depth 1 --no-tags https://github.com/TheVandeleuriaCypher/AES128-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/714295646
git clone --depth 1 --no-tags https://github.com/Pritham13/arm7tdmi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/709937793
git clone --depth 1 --no-tags https://github.com/weixiang1118/SocLab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/708831150
git clone --depth 1 --no-tags https://github.com/Anonymous642/UCCA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/712055881
git clone --depth 1 --no-tags https://github.com/galrene/bi-aps.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/714698290
git clone --depth 1 --no-tags https://github.com/NouranAbdelaziz/EF_AHB_FLASH_WRITER_QSPI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/712849472
git clone --depth 1 --no-tags https://github.com/Dishoungh/fibonacci-hdl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/714157384
git clone --depth 1 --no-tags https://github.com/toivoh/tt05-synth.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/711994890
git clone --depth 1 --no-tags https://github.com/aboabra/P2_SDPROG.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/715727833
git clone --depth 1 --no-tags https://github.com/rllycool/32x4Memory.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/715797892
git clone --depth 1 --no-tags https://github.com/harsh232gupta/DDS-Mini-Project--TrainGuard.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/709144948
git clone --depth 1 --no-tags https://github.com/TheMockingJay1013/RISC_processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/713258545
git clone --depth 1 --no-tags https://github.com/Abhishekkk18/S2-T18-Mini-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/709722336
git clone --depth 1 --no-tags https://github.com/nasir-azeemi/risc-v-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/714646497
git clone --depth 1 --no-tags https://github.com/molofsky/Simple-Circuits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/712643863
git clone --depth 1 --no-tags https://github.com/0ZoZ0/Bfloat-16_Implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/711974397
git clone --depth 1 --no-tags https://github.com/devsanghi/Lab-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/713164691
git clone --depth 1 --no-tags https://github.com/shaokai229/SoC_lab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/708451249
git clone --depth 1 --no-tags https://github.com/tsangr212/dclab_final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/708006790
git clone --depth 1 --no-tags https://github.com/DishanChulawnasa/FaultGeneration.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/708032148
git clone --depth 1 --no-tags https://github.com/TQDang/Sky130.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/709211741
git clone --depth 1 --no-tags https://github.com/playasmegumin/gkd_cs_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/710693047
git clone --depth 1 --no-tags https://github.com/AbdulRahman-Mansour-2002/Low-power-UART-transiever.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/710366352
git clone --depth 1 --no-tags https://github.com/Nusrath-Amana/UART-implementation-using-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/710098795
git clone --depth 1 --no-tags https://github.com/inane-phe/Lab4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/710133158
git clone --depth 1 --no-tags https://github.com/hl271/caravel_sample_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/711594130
git clone --depth 1 --no-tags https://github.com/souhardyadey2001/1x3-router-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/711570417
git clone --depth 1 --no-tags https://github.com/Miriamvvv/Risc_V_Single_Cycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/711720858
git clone --depth 1 --no-tags https://github.com/vishnu884/Microprocessor-and-Embedded-systems.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/712950903
git clone --depth 1 --no-tags https://github.com/revollllt/3x3guassin_FIR_filter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/713000652
git clone --depth 1 --no-tags https://github.com/Tocalon/ProtocoloComunicacion.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/712278123
git clone --depth 1 --no-tags https://github.com/psychogenic/tt05-ayeaye.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/713076375
git clone --depth 1 --no-tags https://github.com/r-dott/CSE_bubble-MIPS_processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/714217061
git clone --depth 1 --no-tags https://github.com/lahari096/Traffic-Light-Controller-Using-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/714242501
git clone --depth 1 --no-tags https://github.com/yousungyeh/course-lab_4-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/715809404
git clone --depth 1 --no-tags https://github.com/Yoppai/Yoppai-Pico.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/715398833
git clone --depth 1 --no-tags https://github.com/TINGxTING/Soc-Lab4-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/715453036
git clone --depth 1 --no-tags https://github.com/jc3310/flipflops.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/712701632
git clone --depth 1 --no-tags https://github.com/nananapo/ws-caravel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/712663647
git clone --depth 1 --no-tags https://github.com/izakbunda/CS-M152A-Fall-2023.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/713613581
git clone --depth 1 --no-tags https://github.com/Shreyansh-Agarwal2022/Basic-CPU-Simulator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/714158022
git clone --depth 1 --no-tags https://github.com/875keshav/8_bit_ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/714187679
git clone --depth 1 --no-tags https://github.com/useframi1/Comp-Arch-Project-1-MS2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/713993376
git clone --depth 1 --no-tags https://github.com/yvesfhsu/4-bit-full-subtractor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/714696674
git clone --depth 1 --no-tags https://github.com/Solomd19/Whack-a-Mole.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/714414509
git clone --depth 1 --no-tags https://github.com/Amal-k-Ayyan/OV7670-VGA-interface-using-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/712124250
git clone --depth 1 --no-tags https://github.com/RohitSrinivasRG/FP_convertor_modules.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/710860269
git clone --depth 1 --no-tags https://github.com/shevrotin/Emin_RISC-V_RV32I_Core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/713489731
git clone --depth 1 --no-tags https://github.com/Alex17898/Huffman_Coding.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/713423126
git clone --depth 1 --no-tags https://github.com/Sam-Wu-911117/FPGA_LAB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/710309218
git clone --depth 1 --no-tags https://github.com/IamKittitat/HW-SYN-LAB-PONG.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/714172331
git clone --depth 1 --no-tags https://github.com/OSCPU/nangate45-sim.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/714533767
git clone --depth 1 --no-tags https://github.com/ismartsid/Ring_Oscillator_PUF.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/709899868
git clone --depth 1 --no-tags https://github.com/locks645/FIFOs_and_LIFOs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/713695101
git clone --depth 1 --no-tags https://github.com/Avinasui/RISC_V_Verilog_HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/711965334
git clone --depth 1 --no-tags https://github.com/fpessia/MEDIANVDLA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/714879535
git clone --depth 1 --no-tags https://github.com/Seyviour/pesto-rtl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/713125165
git clone --depth 1 --no-tags https://github.com/EunTilofy/Arch2023.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/711552256
git clone --depth 1 --no-tags https://github.com/Ian63271/Equipo-6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/712024589
git clone --depth 1 --no-tags https://github.com/MoonGrt/FPGA-HDMI_showchar.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/714335853
git clone --depth 1 --no-tags https://github.com/pyash1309/SuperSC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/711187433
git clone --depth 1 --no-tags https://github.com/arunkpv/vsd-hdp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/708193483
git clone --depth 1 --no-tags https://github.com/TristanV1/Compressed_DCS_ACF.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/715798934
git clone --depth 1 --no-tags https://github.com/agg23/openfpga-litex.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/721777325
git clone --depth 1 --no-tags https://github.com/kiclu/rv6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/716870899
git clone --depth 1 --no-tags https://github.com/davidparent/Sample-Flow.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/718836040
git clone --depth 1 --no-tags https://github.com/mikeakohn/riscv_fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/717383646
git clone --depth 1 --no-tags https://github.com/adamgallas/SpinalDLA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/721904554
