

================================================================
== Vitis HLS Report for 'pool1'
================================================================
* Date:           Tue Feb 27 23:59:37 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        123
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.232 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+----------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline |
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type   |
    +---------+---------+----------+----------+-------+-------+----------+
    |    12546|    12546|  0.125 ms|  0.125 ms|  12547|  12547|  dataflow|
    +---------+---------+----------+----------+-------+-------+----------+

    + Detail: 
        * Instance: 
        +--------------------------------+-------------------------------+---------+---------+----------+----------+-------+-------+---------+
        |                                |                               |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
        |            Instance            |             Module            |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
        +--------------------------------+-------------------------------+---------+---------+----------+----------+-------+-------+---------+
        |sp_pool_ap_fixed_32_6_5_3_0_U0  |sp_pool_ap_fixed_32_6_5_3_0_s  |    12546|    12546|  0.125 ms|  0.125 ms|  12546|  12546|       no|
        +--------------------------------+-------------------------------+---------+---------+----------+----------+-------+-------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       -|       -|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|   16039|   24504|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|       9|    -|
|Register         |        -|     -|       1|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|   16040|   24513|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|       3|      10|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------+-------------------------------+---------+----+-------+-------+-----+
    |            Instance            |             Module            | BRAM_18K| DSP|   FF  |  LUT  | URAM|
    +--------------------------------+-------------------------------+---------+----+-------+-------+-----+
    |sp_pool_ap_fixed_32_6_5_3_0_U0  |sp_pool_ap_fixed_32_6_5_3_0_s  |        0|   0|  16039|  24504|    0|
    +--------------------------------+-------------------------------+---------+----+-------+-------+-----+
    |Total                           |                               |        0|   0|  16039|  24504|    0|
    +--------------------------------+-------------------------------+---------+----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +------------+----+-----------+-----+-----------+
    |    Name    | LUT| Input Size| Bits| Total Bits|
    +------------+----+-----------+-----+-----------+
    |real_start  |   9|          2|    1|          2|
    +------------+----+-----------+-----+-----------+
    |Total       |   9|          2|    1|          2|
    +------------+----+-----------+-----+-----------+

    * Register: 
    +----------------+---+----+-----+-----------+
    |      Name      | FF| LUT| Bits| Const Bits|
    +----------------+---+----+-----+-----------+
    |start_once_reg  |  1|   0|    1|          0|
    +----------------+---+----+-----+-----------+
    |Total           |  1|   0|    1|          0|
    +----------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_start             |   in|    1|  ap_ctrl_hs|         pool1|  return value|
|start_full_n         |   in|    1|  ap_ctrl_hs|         pool1|  return value|
|start_out            |  out|    1|  ap_ctrl_hs|         pool1|  return value|
|start_write          |  out|    1|  ap_ctrl_hs|         pool1|  return value|
|ap_clk               |   in|    1|  ap_ctrl_hs|         pool1|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|         pool1|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|         pool1|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|         pool1|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|         pool1|  return value|
|ap_continue          |   in|    1|  ap_ctrl_hs|         pool1|  return value|
|conv1_out16_dout     |   in|   32|     ap_fifo|   conv1_out16|       pointer|
|conv1_out16_empty_n  |   in|    1|     ap_fifo|   conv1_out16|       pointer|
|conv1_out16_read     |  out|    1|     ap_fifo|   conv1_out16|       pointer|
|pool1_out17_din      |  out|   32|     ap_fifo|   pool1_out17|       pointer|
|pool1_out17_full_n   |   in|    1|     ap_fifo|   pool1_out17|       pointer|
|pool1_out17_write    |  out|    1|     ap_fifo|   pool1_out17|       pointer|
+---------------------+-----+-----+------------+--------------+--------------+

