<profile>

<section name = "Vivado HLS Report for 'flashSetPathNoFilter'" level="0">
<item name = "Date">Fri Nov  9 23:11:41 2018
</item>
<item name = "Version">2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)</item>
<item name = "Project">memcachedPipeline_prj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">virtex7</item>
<item name = "Target device">xc7vx690tffg1761-2</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">6.66, 4.347, 0.83</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">2, 2, 1, 1, function</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 96</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 138</column>
<column name="Register">-, -, 422, -</column>
<specialColumn name="Available">2940, 3600, 866400, 433200</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="tmp_68_i_fu_160_p2">+, 0, 0, 20, 1, 13</column>
<column name="ap_condition_353">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_472">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_473">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op23_read_state1">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op31_write_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op34_write_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op41_write_state3">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op46_write_state3">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op9_read_state1">and, 0, 0, 2, 1, 1</column>
<column name="memWrCmd_V_1_load_A">and, 0, 0, 2, 1, 1</column>
<column name="memWrCmd_V_1_load_B">and, 0, 0, 2, 1, 1</column>
<column name="memWrData_V_V_1_load_A">and, 0, 0, 2, 1, 1</column>
<column name="memWrData_V_V_1_load_B">and, 0, 0, 2, 1, 1</column>
<column name="memWrCmd_V_1_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="memWrData_V_V_1_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="tmp_197_i_fu_154_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="ap_block_state1_pp0_stage0_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2_io">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_io">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_pp0_stage0_iter2">or, 0, 0, 2, 1, 1</column>
<column name="setCtrlWord_count_V_fu_166_p3">select, 0, 0, 13, 1, 13</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_iter1_fsm">15, 3, 2, 6</column>
<column name="ap_NS_iter2_fsm">15, 3, 2, 6</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="flashDemux2setPathMe_1_blk_n">9, 2, 1, 2</column>
<column name="flashDemux2setPathVa_1_blk_n">9, 2, 1, 2</column>
<column name="memWrCmd_V_1_data_out">9, 2, 48, 96</column>
<column name="memWrCmd_V_1_state">15, 3, 2, 6</column>
<column name="memWrCmd_V_TDATA_blk_n">9, 2, 1, 2</column>
<column name="memWrData_V_V_1_data_in">15, 3, 64, 192</column>
<column name="memWrData_V_V_1_data_out">9, 2, 64, 128</column>
<column name="memWrData_V_V_1_state">15, 3, 2, 6</column>
<column name="memWrData_V_V_TDATA_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_iter0_fsm">1, 0, 1, 0</column>
<column name="ap_CS_iter1_fsm">2, 0, 2, 0</column>
<column name="ap_CS_iter2_fsm">2, 0, 2, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="flashSetState">1, 0, 1, 0</column>
<column name="flashSetState_load_reg_221">1, 0, 1, 0</column>
<column name="flashSetState_load_reg_221_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="memWrCmd_V_1_payload_A">48, 0, 48, 0</column>
<column name="memWrCmd_V_1_payload_B">48, 0, 48, 0</column>
<column name="memWrCmd_V_1_sel_rd">1, 0, 1, 0</column>
<column name="memWrCmd_V_1_sel_wr">1, 0, 1, 0</column>
<column name="memWrCmd_V_1_state">2, 0, 2, 0</column>
<column name="memWrData_V_V_1_payload_A">64, 0, 64, 0</column>
<column name="memWrData_V_V_1_payload_B">64, 0, 64, 0</column>
<column name="memWrData_V_V_1_sel_rd">1, 0, 1, 0</column>
<column name="memWrData_V_V_1_sel_wr">1, 0, 1, 0</column>
<column name="memWrData_V_V_1_state">2, 0, 2, 0</column>
<column name="setCtrlWord_address_s_reg_233">32, 0, 32, 0</column>
<column name="setCtrlWord_count_V_reg_238">13, 0, 13, 0</column>
<column name="tmp_445_reg_225">1, 0, 1, 0</column>
<column name="tmp_445_reg_225_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="tmp_448_reg_229">1, 0, 1, 0</column>
<column name="tmp_448_reg_229_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="tmp_451_reg_248">1, 0, 1, 0</column>
<column name="tmp_451_reg_248_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="tmp_V_54_reg_243">64, 0, 64, 0</column>
<column name="tmp_V_reg_256">64, 0, 64, 0</column>
<column name="tmp_reg_252">1, 0, 1, 0</column>
<column name="tmp_reg_252_pp0_iter1_reg">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_none, flashSetPathNoFilter, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_none, flashSetPathNoFilter, return value</column>
<column name="ap_start">in, 1, ap_ctrl_none, flashSetPathNoFilter, return value</column>
<column name="ap_done">out, 1, ap_ctrl_none, flashSetPathNoFilter, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_none, flashSetPathNoFilter, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_none, flashSetPathNoFilter, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_none, flashSetPathNoFilter, return value</column>
<column name="flashDemux2setPathMe_1_dout">in, 48, ap_fifo, flashDemux2setPathMe_1, pointer</column>
<column name="flashDemux2setPathMe_1_empty_n">in, 1, ap_fifo, flashDemux2setPathMe_1, pointer</column>
<column name="flashDemux2setPathMe_1_read">out, 1, ap_fifo, flashDemux2setPathMe_1, pointer</column>
<column name="flashDemux2setPathVa_1_dout">in, 66, ap_fifo, flashDemux2setPathVa_1, pointer</column>
<column name="flashDemux2setPathVa_1_empty_n">in, 1, ap_fifo, flashDemux2setPathVa_1, pointer</column>
<column name="flashDemux2setPathVa_1_read">out, 1, ap_fifo, flashDemux2setPathVa_1, pointer</column>
<column name="memWrCmd_V_TREADY">in, 1, axis, memWrCmd_V, pointer</column>
<column name="memWrCmd_V_TDATA">out, 48, axis, memWrCmd_V, pointer</column>
<column name="memWrCmd_V_TVALID">out, 1, axis, memWrCmd_V, pointer</column>
<column name="memWrData_V_V_TREADY">in, 1, axis, memWrData_V_V, pointer</column>
<column name="memWrData_V_V_TDATA">out, 64, axis, memWrData_V_V, pointer</column>
<column name="memWrData_V_V_TVALID">out, 1, axis, memWrData_V_V, pointer</column>
</table>
</item>
</section>
</profile>
