[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of TPS65100PWPR production of TEXAS INSTRUMENTS from the text:VI\n2.7 V to 5.8 VBoost\nConverter\nNegative\nCharge Pump\nPositive\nCharge Pump\nLinear Regulator \nControllerIntegrated \nVCOM BufferVO1\nUp to 15 V / 350 mA\nVO2\nDown to ±12 V / 20 mA\nVO3\nUp to 30 V / 20 mA\nVCOM\nVO4\n3.3 VTPS6510x\nCopyright © 2016, Texas Instruments Incorporated\nProduct\nFolder\nSample &\nBuy\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, useinsafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.TPS65100 ,TPS65101 ,TPS65105\nSLVS496D –SEPTEMBER 2003 –REVISED AUGUST 2016\nTPS6510x Triple Output LCDSupply WithLinear Regulator andVCOM Buffer\n11Features\n1•2.7-V to5.8-V Input Voltage Range\n•1.6-MHz Fixed Switching Frequency\n•3Independent Adjustable Outputs\n•Boost Converter Output Voltage VO1ofupto15V\nWith <1%Output Voltage Accuracy\n•Negative Regulated Charge Pump VO2\n•Positive Charge Pump VO3\n•Integrated VCOM Buffer\n•Virtual Synchronous Converter Technology in\nBoost Converter\n•Auxiliary 3.3-V Linear Regulator Controller\n•Internal Soft Start\n•Internal Power-On Sequencing\n•Fault Detection ofallOutputs (TPS65100/05)\n•NoFault Detection (TPS65101)\n•Thermal Shutdown\n•Available inTSSOP-24 andVQFN-24\nPowerPAD ™Packages\n2Applications\n•TFT LCD Displays forNotebooks\n•TFT LCD Displays forMonitors\n•Portable DVD Players\n•Tablet PCs\n•CarNavigation Systems\n•Industrial Displays\nBlock Diagram3Description\nThe TPS6510x series offers acompact and small\npower supply solution thatprovides allthree voltages\nrequired bythin film transistor (TFT) LCD displays.\nThe auxiliary linear regulator controller can beused\ntogenerate a3.3-V logic power railforsystems\npowered bya5-Vsupply railonly.\nThe main output VO1,isa1.6-MHz, fixed-frequency\nPWM boost converter providing the source drive\nvoltage fortheLCD display. Thedevice isavailable in\ntwo versions with different internal switch current\nlimits toallow theuseofasmaller external inductor\nwhen lower output power isrequired. The\nTPS65100/01 hasatypical switch current limit of2.3\nA,and theTPS65105 has atypical switch current\nlimit of1.37 A.Afully integrated adjustable charge\npump doubler/tripler provides thepositive LCD gate\ndrive voltage. An externally adjustable negative\ncharge pump provides the negative gate drive\nvoltage. Due tothehigh 1.6-MHz switching frequency\nofthecharge pumps, inexpensive and small 220-nF\ncapacitors canbeused.\nTheTPS6510x series hasanintegrated VCOM buffer\ntopower the LCD backplane. For LCD panels\npowered by5Vonly, theTPS6510x series has a\nlinear regulator controller using anexternal transistor\ntoprovide aregulated 3.3-V output forthedigital\ncircuits. Formaximum safety, theTPS65100/05 goes\nintoshutdown assoon asoneoftheoutputs isoutof\nregulation. The device can beenabled again by\ntoggling theinput ortheenable (EN) pintoGND. The\nTPS65101 does notenter shutdown when oneofthe\noutputs isbelow itspower good threshold.\nDevice Information(1)\nPART NUMBER PACKAGE BODY SIZE (NOM)\nTPS6510xHTSSOP (24) 7.80 mm×4.40 mm\nVQFN (24) 4.00 mm×4.00 mm\n(1)Forallavailable packages, see theorderable addendum at\ntheendofthedata sheet.\n2TPS65100 ,TPS65101 ,TPS65105\nSLVS496D –SEPTEMBER 2003 –REVISED AUGUST 2016 www.ti.com\nProduct Folder Links: TPS65100 TPS65101 TPS65105Submit Documentation Feedback Copyright ©2003 –2016, Texas Instruments IncorporatedTable ofContents\n1Features .................................................................. 1\n2Applications ........................................................... 1\n3Description ............................................................. 1\n4Revision History ..................................................... 2\n5Device Options ....................................................... 3\n6PinConfiguration andFunctions ......................... 3\n7Specifications ......................................................... 5\n7.1 Absolute Maximum Ratings ...................................... 5\n7.2 ESD Ratings .............................................................. 5\n7.3 Recommended Operating Conditions ....................... 5\n7.4 Thermal Information .................................................. 6\n7.5 Electrical Characteristics ........................................... 6\n7.6 Dissipation Ratings ................................................... 8\n7.7 Typical Characteristics .............................................. 9\n8Detailed Description ............................................ 12\n8.1 Overview ................................................................. 12\n8.2 Functional Block Diagram ....................................... 13\n8.3 Feature Description ................................................. 14\n8.4 Device Functional Modes ........................................ 169Application andImplementation ........................ 17\n9.1 Application Information ............................................ 17\n9.2 Typical Applications ................................................ 17\n9.3 System Examples ................................................... 24\n10Power Supply Recommendations ..................... 26\n11Layout ................................................................... 26\n11.1 Layout Guidelines ................................................. 26\n11.2 Layout Example .................................................... 26\n11.3 Thermal Performance ........................................... 27\n12Device andDocumentation Support ................. 28\n12.1 Device Support ...................................................... 28\n12.2 Documentation Support ........................................ 28\n12.3 Related Links ........................................................ 28\n12.4 Receiving Notification ofDocumentation Updates 28\n12.5 Community Resource ............................................ 28\n12.6 Trademarks ........................................................... 28\n12.7 Electrostatic Discharge Caution ............................ 29\n12.8 Glossary ................................................................ 29\n13Mechanical, Packaging, andOrderable\nInformation ........................................................... 29\n4Revision History\nNOTE: Page numbers forprevious revisions may differ from page numbers inthecurrent version.\nChanges from Revision C(April 2006) toRevision D Page\n•Added ESD Ratings table, Thermal Information table, Feature Description section, Device Functional Modes ,\nApplication andImplementation section, Power Supply Recommendations section, Layout section, Device and\nDocumentation Support section, andMechanical, Packaging, andOrderable Information section ..................................... 1\n•Deleted Ordering Information table, seePOA attheendofthedatasheet. .......................................................................... 1\n24 FB2 7 VIN1 COMP 18  C2-/MODE23 REF 8 SW2 ENR 17  C2+22 GND 9 SW3 EN 16  OUT321 DRV 10 PGND4 FB1 15  FB320 C1- 11 PGND5 FB4 14  VCOMIN19 C1+ 12 SUP6 BASE 13  VCOM\nNot to scaleExposed_Thermal_Die\n1 FB1 24  EN\n2 FB4 23  ENR\n3 BASE 22  COMP\n4 VIN 21  FB2\n5 SW 20  REF\n6 SW 19  GND\n7 PGND 18  DRV\n8 PGND 17  C1-\n9 SUP 16  C1+\n10 VCOM 15  C2-/MODE\n11 VCOMIN 14  C2+\n12 FB3 13  OUT3\nNot to scaleThermal PAD\n3TPS65100 ,TPS65101 ,TPS65105\nwww.ti.com SLVS496D –SEPTEMBER 2003 –REVISED AUGUST 2016\nProduct Folder Links: TPS65100 TPS65101 TPS65105Submit Documentation Feedback Copyright ©2003 –2016, Texas Instruments Incorporated5Device Options\nLINEAR REGULATOR OUTPUT\nVOLTAGEMINIMUM SWITCH CURRENT LIMIT PACKAGE MARKING\n3.3V 1.6A TPS65100\n3.3V 1.6A TPS65101\n3.3V 0.96 A TPS65105\n6PinConfiguration andFunctions\nPWP Package\n24-Pin HTSSOP\n(Top View)RGE Package\n24-Pin VQFN\n(Top View)\n4TPS65100 ,TPS65101 ,TPS65105\nSLVS496D –SEPTEMBER 2003 –REVISED AUGUST 2016 www.ti.com\nProduct Folder Links: TPS65100 TPS65101 TPS65105Submit Documentation Feedback Copyright ©2003 –2016, Texas Instruments IncorporatedPinFunctions\nPIN\nI/O DESCRIPTION\nNAME HTSSOP VQFN\nBASE 3 6 OBase drive output fortheexternal transistor. IfLinear Regulator isnotneeded pullthis\npinagainst VIN.\nC1+ 16 19 — Positive terminal ofthecharge pump flying capacitor\nC1- 17 20 — Negative terminal ofthecharge pump flying capacitor\nC2+ 14 17 —Positive terminal forthecharge pump flying capacitor. Ifthedevice runs involtage\ndoubler mode, thispinshould beleftopen.\nC2-/MODE 15 18 —Negative terminal ofthecharge pump flying capacitor andcharge pump MODE pin.If\ntheflying capacitor isconnected tothispin,theconverter operates inavoltage tripler\nmode. Ifthecharge pump needs tooperate inavoltage doubler mode, theflying\ncapacitor isremoved andtheC2-/MODE pinshould beconnected toGND.\nCOMP 22 1 —Compensation pinforthemain boost converter. Asmall capacitor isconnected tothis\npin.\nDRV 18 21 O External charge pump driver\nEN 24 3 IEnable pinofthedevice. This pinshould beterminated andnotbeleftfloating. Alogic\nhigh enables thedevice andalogic lowshuts down thedevice.\nENR 23 2 IEnable pinofthelinear regulator controller. This pinshould beterminated andnotbe\nleftfloating. Logic high enables theregulator andalogic lowputs theregulator in\nshutdown.\nFB1 1 4 I Feedback pinoftheboost converter\nFB2 21 24 I Feedback pinofnegative charge pump\nFB3 12 15 I Feedback pinofpositive charge pump\nFB4 2 5 IFeedback pinofthelinear regulator controller. Thelinear regulator controller issettoa\nfixed output voltage of3.3Vor3Vdepending ontheversion.\nGND 19 22 — Ground\nOUT3 13 16 O Positive charge pump output\nPGND 7,8 10,11 — Power ground\nREF 20 23 O Internal reference output typically 1.23 V\nSUP 9 12 ISupply pinofthepositive, negative charge pump, boost converter gate drive circuit,\nandVCOM buffer. This pinshould beconnected totheoutput ofthemain boost\nconverter andcannot beconnected toanyother voltage source. Forperformance\nreasons, itisnotrecommended forabypass capacitor tobeconnected directly tothis\npin.\nSW 5,6 8,9 — Switch pinoftheboost converter\nVCOM 10 13 O VCOM buffer output\nVCOMIN 11 14 IPositive input terminal oftheVCOM buffer. When theVCOM buffer isnotused, this\nterminal canbeconnected toGND toreduce theoverall quiescent current oftheIC.\nVIN 4 7 I Input voltage pinofthedevice\nPowerPAD ™/\nThermal Die— — —ThePowerPAD orexposed thermal dieneeds tobeconnected tothepower ground\npins (PGND)\n5TPS65100 ,TPS65101 ,TPS65105\nwww.ti.com SLVS496D –SEPTEMBER 2003 –REVISED AUGUST 2016\nProduct Folder Links: TPS65100 TPS65101 TPS65105Submit Documentation Feedback Copyright ©2003 –2016, Texas Instruments Incorporated(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage tothedevice. These arestress ratings\nonly, andfunctional operation ofthedevice atthese oranyother conditions beyond those indicated under Recommended Operating\nConditions isnotimplied. Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.\n(2) Allvoltage values arewith respect tonetwork ground terminal.7Specifications\n7.1 Absolute Maximum Ratings\nOver operating free-air temperature range (unless otherwise noted)(1)\nMIN MAX UNIT\nVoltages onpinVIN(2)–0.3 6 V\nVoltages onpinSUP, PG(2)–0.3 15.5 V\nVoltage onpinFB1, FB2, FB3, FB4 –0.3 5.5 V\nVoltages onpinEN,MODE, ENR(2)–0.3 VI+0.3 V\nVoltage onVCOMIN –0.3 14 V\nVoltage onpinSW(2)–0.3 20 V\nVoltage onpinDRV –0.3 15 V\nVoltage onpinREF –0.3 4 V\nVoltage onpinBASE –0.3 5.5 V\nVoltage onpinVOUT3 –0.3 30 V\nVoltage onpinVCOM –0.3 15 V\nVoltage onpinC1+, C2+ –0.3 30 V\nVoltage onpinC1–,C2– –0.3 15 V\nContinuous power dissipation SeeDissipation Ratings\nOperating junction temperature, TJ –40 150 °C\nStorage temperature, Tstg –65 150 °C\n(1) JEDEC document JEP155 states that500-V HBM allows safe manufacturing with astandard ESD control process.\n(2) JEDEC document JEP157 states that250-V CDM allows safe manufacturing with astandard ESD control process.7.2 ESD Ratings\nVALUE UNIT\nV(ESD) Electrostatic dischargeHuman-body model (HBM), perANSI/ESDA/JEDEC JS-001(1)±2000\nV\nCharged-device model (CDM), perJEDEC specification JESD22-C101(2)±500\n(1) See theDetailed Design Procedure forfurther information.7.3 Recommended Operating Conditions\nMIN NOM MAX UNIT\nVI Input voltage 2.7 5.8 V\nL Inductor(1)4.7 µH\nTA Operating free-air temperature –40 85 °C\nTJ Operating junction temperature –40 125 °C\n6TPS65100 ,TPS65101 ,TPS65105\nSLVS496D –SEPTEMBER 2003 –REVISED AUGUST 2016 www.ti.com\nProduct Folder Links: TPS65100 TPS65101 TPS65105Submit Documentation Feedback Copyright ©2003 –2016, Texas Instruments Incorporated(1) Formore information about traditional andnew thermal metrics, seetheSemiconductor andICPackage Thermal Metrics application\nreport.7.4 Thermal Information\nTHERMAL METRIC(1)TPS6510x\nUNIT PWP (HTSSOP) RGE (VQFN)\n24PINS 24PINS\nRθJA Junction-to-ambient thermal resistance 37.2 33 °C/W\nRθJC(top) Junction-to-case (top) thermal resistance 18.9 35.3 °C/W\nRθJB Junction-to-board thermal resistance 16.4 10.7 °C/W\nψJT Junction-to-top characterization parameter 0.4 0.4 °C/W\nψJB Junction-to-board characterization parameter 16.2 10.8 °C/W\nRθJC(bot) Junction-to-case (bottom) thermal resistance 2.1 1.8 °C/W\n7.5 Electrical Characteristics\nVI=3.3V,EN=VI,VO1=10V,TA=–40°Cto85°C,typical values areatTA=25°C(unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nSUPPLY CURRENT\nVI Input voltage range 2.7 5.8 V\nII(VIN) Quiescent current (VIN)ENR =VCOMIN =GND, VO3=2×VO1\nBoost converter notswitching0.7 0.9 mA\nII(QCharge)Charge pump quiescent\ncurrent (SUP)VO1=SUP =10V,VO3=2×VO1 1.7 2.7\nmA\nVO1=SUP =10V,VO3=3×VO1 3.9 6\nII(QVCOM)VCOM quiescent current\n(SUP)ENR =GND, VO1=SUP =10V 750 1300 µA\nII(QEN)LDO controller quiescent\ncurrent (VIN)ENR =VI,EN=GND 300 800 µA\nII(sd) Shutdown current (VIN) EN=ENR =GND 1 10 µA\nVIT–Undervoltage lockout\nthresholdVIfalling 2.2 2.4 V\nThermal shutdown\ntemperature thresholdTJrising 160 °C\nLOGIC SIGNALS\nVIHHigh-level input voltage (EN,\nENR)1.5 V\nVILLow-level input voltage (EN,\nENR)0.4 V\nIIH,IIL Input leakage current EN=ENR =GND orVI 0.01 0.1 µA\nMAIN BOOST CONVERTER VO1\nVO1 Output voltage range 5 15 V\nVO1–VIMinimum input tooutput\nvoltage difference1 V\nV(REF)Reference output voltage\n(REF)1.205 1.213 1.219 V\nVrefFeedback regulation voltage\n(FB1)1.136 1.146 1.154 V\nIIB Feedback input bias current 10 100 nA\nrDS(on)N-MOSFET on-resistance\n(Q1)VO1=10V,I(sw)=500mA 195 290\nmΩ\nVO1=5V,I(sw)=500mA 285 420\nILIMN-MOSFET switch current\nlimit (Q1)TPS65100, TPS65101 1.6 2.3 2.6 A\nTPS65105 0.96 1.37 1.56 A\nrDS(on)P-MOSFET on-resistance\n(Q2)VO1=10V,I(sw)=100mA 9 15\nΩ\nVO1=5V,I(sw)=100mA 14 22\n7TPS65100 ,TPS65101 ,TPS65105\nwww.ti.com SLVS496D –SEPTEMBER 2003 –REVISED AUGUST 2016\nProduct Folder Links: TPS65100 TPS65101 TPS65105Submit Documentation Feedback Copyright ©2003 –2016, Texas Instruments IncorporatedElectrical Characteristics (continued)\nVI=3.3V,EN=VI,VO1=10V,TA=–40°Cto85°C,typical values areatTA=25°C(unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\n(1) With VI=supply voltage oftheTPS6510x, VO4=output voltage oftheregulator, VBE=basis emitter voltage ofexternal transistorMaximum P-MOSFET peak\nswitch current1 A\nI(SW)(off) Off-state current (SW) V(sw)=15V 1 10 µA\nfOSC Oscillator frequency0°C≤TA≤85°C 1.295 1.6 2.1\nMHz\n–40°C≤TA≤85°C 1.191 1.6 2.1\nΔVO(ΔVI) Line regulation 2.7V≤VI≤5.7V,Iload=100mA 0.012 %/V\nΔVO(ΔIO) Load regulation 0mA≤IO≤300mA 0.2 %/A\nNEGATIVE CHARGE PUMP VO2\nVO2 Output voltage range –2 V\nV(REF)Reference output voltage\n(REF)1.205 1.213 1.219 V\nVrefFeedback regulation voltage\n(FB2)–36 0 36 mV\nIIB Feedback input bias current 10 100 nA\nrDS(on)Q8P-Channel switch rDS(ON)IO=20mA4.3 8\nΩ\nQ9N-Channel switch rDS(ON) 2.9 4.4\nIOM Maximum output current 20 mA\nΔVO(ΔVI) Line regulation 7V≤VO1≤15V,IO=10mA, VO2=–5V 0.09 %/V\nΔVO(ΔIO) Load regulation 1mA≤IO≤20mA, VO2=–5V 0.126 %/mA\nPOSITIVE CHARGE PUMP VO3\nVO3 Output voltage range 30 V\nV(REF) Reference output voltage 1.205 1.213 1.219 V\nVrefFeedback regulation voltage\n(FB3)1.187 1.214 1.238 V\nIIB Feedback input bias current 10 100 nA\nrDS(on)Q3P-Channel switch rDS(on)\nIO=20mA9.9 15.5\nΩQ4N-Channel switch rDS(on) 1.1 1.8\nQ5P-Channel switch rDS(on) 4.6 8.5\nQ6N-Channel switch rDS(on) 1.2 2.2\nVdD1–D4Shottky diode\nforward voltageI(D1-D4) =40mA 610 720 mV\nIOM Maximum output current 20 mA\nΔVO(ΔVI) Line regulation 10V≤VO1≤15V,IO=10mA, VO3=27V 0.56 %/V\nΔVO(ΔIO) Load regulation 1mA≤IO≤20mA, VO3=27V 0.05 %/mA\nLINEAR REGULATOR CONTROLLER VO4\nVO4 Output voltage range (FB4) 4.5V≤VI≤5.5V,10mA≤IO≤500mA 3.2 3.3 3.4 V\nI(BASE) Maximum base drive currentVI–VO4–VBE≥0.5V(1)13.5 19\nmA\nVI–VO4–VBE≥0.75 V(1)20 27\nΔVO(ΔVI) Line regulation 4.75 V≤VI≤5.5V,IO=500mA 0.186 %/V\nΔVO(ΔIO) Load regulation 1mA≤IO≤500mA, VI=5V 0.064 %/A\nStart-up current VO4≤0.8V 11 20 25 mA\nVCOM BUFFER\nVcm Common mode input range 2.25 VO1-2 V\nVIo Input offset voltage (IN) IO=0mA –25 25 mV\n8TPS65100 ,TPS65101 ,TPS65105\nSLVS496D –SEPTEMBER 2003 –REVISED AUGUST 2016 www.ti.com\nProduct Folder Links: TPS65100 TPS65101 TPS65105Submit Documentation Feedback Copyright ©2003 –2016, Texas Instruments IncorporatedElectrical Characteristics (continued)\nVI=3.3V,EN=VI,VO1=10V,TA=–40°Cto85°C,typical values areatTA=25°C(unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nΔVO(ΔIO) DCLoad regulationIO=±25mA –30 37\nmVIO=±50mA –45 55\nIO=±100mA –72 85\nIO=±150mA –97 110\nIIB Input bias current (IN) –300 –30 300 nA\nIOM Peak output currentVO1=15V 1.2 A\nVO1=10V 0.65 A\nVO1=5V 0.15 A\nFAULT PROTECTION THRESHOLDS\nV(th,VO1)\nShutdown thresholdVO1Rising–12%\nVO1–8.75%\nVO1–6VO1 V\nV(th,VO2) VO2Rising –13VO2 –9%VO2 –5VO2 V\nV(th,VO3) VO3Rising –11VO3 –8%VO3 –5VO3 V\n7.6 Dissipation Ratings\nPACKAGE RΘJATA≤25°C\nPOWER RATINGTA=70°C\nPOWER RATINGTA=85°C\nPOWER RATING\n24-Pin TSSOP 30.13 C°/W(PWP soldered) 3.3W 1.83 W 1.32 W\n24-Pin VQFN 30C°/W 3.3W 1.8W 1.3W\n707580859095100\n2.5 3 3.5 4 4.5 5 5.5 6Vo1□=□6□V\nVo1□=□15□VVo1□=□10□VILoad□at□Vo1□=□100□mA\nVo2,□Vo3□=□No□Load,□Switching\nVI-□Input□Voltage□-□VEfficiency□-□%\nVSW\n10 V/div\nVO\n50 mV/div\nVI= 3.3 V\nVO= 10 V/300 mAIL\n1 A/div\n250 ns/div\n102030405060708090100\n1 10 100 1 kVo1 = 6 V\nIL− Load Current − mAEfficiency − %Vo1 = 15 VVo1 = 10 V\nVI= 3.3 V\nVo2, Vo3 = No Load, Switching\n102030405060708090100\n1 10 100 1 k\nIL− Load Current − mAEfficiency − %Vo1 = 15 VVo1 = 10 V\nVI= 5 V\nVo2, Vo3 = No Load, Switching\n1.31.41.51.61.71.81.9\n−40 −20 0 20 40 60 80 100\nTA− Free-Air Temperature − °CSwitching Frequency − MHzVI= 2.7 V\nVI= 3.3 V\nVI= 5.8 V\n100150200250300350\n−40 −20 0 20 40 60 80 100\nTA− Free-Air Temperature − °CVo1 = 5 V\nVo1 = 15 VVo1 = 10 V\n− N−Channel Main Switch −mΩ\nrDS(on)\n9TPS65100 ,TPS65101 ,TPS65105\nwww.ti.com SLVS496D –SEPTEMBER 2003 –REVISED AUGUST 2016\nProduct Folder Links: TPS65100 TPS65101 TPS65105Submit Documentation Feedback Copyright ©2003 –2016, Texas Instruments Incorporated7.7 Typical Characteristics\nFigure 1.Switching Frequency vsFree-Air Temperature Figure 2.rDS(on) N-Channel Main Switch vsFree-Air\nTemperature\nFigure 3.Efficiency vsLoad Current Figure 4.Efficiency vsLoad Current\nFigure 5.Efficiency vsInput Voltage Figure 6.PWM Operation Continuous Mode\nVo1\n5 V/divVI= 3.3 V\nVO= 10 V,\nIO= 300 mA\n500 s/divµII\n500\nmA/div\n00.020.040.060.080.100.120.140.160.180.20\n8.8 9.8 10.8 11.8 12.8 13.8 14.8\nVo1 − Output Voltage − V− Output Current −A\nIOVo2 = −8 V\nTA= −40°C\nTA= 25°CTA= 85°C\nVo1\n100 mV/divVI= 3.3 V\nVo1 = 10 V, C O= 2 22 mF×\nIO\n50 mA to 250 mA\n100 s/divµ\nVo1\n5 V/div\nVI= 3.3 V\nVO= 10 V,\nVCOM C I= 1 nF\n500 s/divµVo2\n5 V/div\nVo3\n10 V/div\nVCOM\n2 V/div\nVo1\n200 mV/div\nVI= 3.3 V\nVo1 = 10 V, C O= 22 F µIO\n50 mA to 250 mA\n100 s/divµ\nVSW\n10 V/div\nVO\n50 mV/div\nVI= 3.3 V\nVO= 10 V/10 mA\nIL\n500 mA/div\n250 ns/div\n10TPS65100 ,TPS65101 ,TPS65105\nSLVS496D –SEPTEMBER 2003 –REVISED AUGUST 2016 www.ti.com\nProduct Folder Links: TPS65100 TPS65101 TPS65105Submit Documentation Feedback Copyright ©2003 –2016, Texas Instruments IncorporatedTypical Characteristics (continued)\nFigure 7.PWM Operation atLight Load Figure 8.Load Transient Response\nFigure 9.Load Transient Response Figure 10.Power-Up Sequencing\nFigure 11.Soft Start VO1 Figure 12.VO2 Maximum Load Current\n00.020.040.060.080.100.120.14\n9 10 11 12 13 14 15\nVo1 − Output Voltage − V− Output Current −A\nIOVo3 = 18 V (Doubler Mode)\nTA= 25°CTA= 85°CTA= −40°C\n00.020.040.060.080.100.12\n9 10 11 12 13 14 15\nVo1 − Output Voltage − V− Output Current −A\nIO\nVo3 = 28 V (Tripler Mode)TA= 25°C\nTA= 85°CTA= −40°C\n11TPS65100 ,TPS65101 ,TPS65105\nwww.ti.com SLVS496D –SEPTEMBER 2003 –REVISED AUGUST 2016\nProduct Folder Links: TPS65100 TPS65101 TPS65105Submit Documentation Feedback Copyright ©2003 –2016, Texas Instruments IncorporatedTypical Characteristics (continued)\nFigure 13.VO3 Maximum Load Current Figure 14.VO3 Maximum Load Current\n12TPS65100 ,TPS65101 ,TPS65105\nSLVS496D –SEPTEMBER 2003 –REVISED AUGUST 2016 www.ti.com\nProduct Folder Links: TPS65100 TPS65101 TPS65105Submit Documentation Feedback Copyright ©2003 –2016, Texas Instruments Incorporated8Detailed Description\n8.1 Overview\nThe TPS6510x series consists ofamain boost converter operating with afixed switching frequency of1.6MHz\ntoallow forsmall external components. The boost converter output voltage VO1isalso theinput voltage,\nconnected through thepinSUP, forthepositive andnegative charge pumps andthebias supply fortheVCOM\nbuffer. The linear regulator controller isindependent from thissystem with itsown enable pin.This allows the\nlinear regulator controller tocontinue tooperate while theother supply rails aredisabled orinshutdown duetoa\nfault condition ononeoftheir outputs. SeeFunctional Block Diagram formore information.\n1.6-MHz\nOscillator\nD\nS\nVFB\n1.146 VComparatorGM Amplifier\nSawtooth\nGenerator\nVFB\n1.146 V\nD\nSD\nS\nD\nSD\nS\nVref\n1.213 VVinSUP\n~1 VD\nSSUPSUP\nD\nSD\nSSUPC1-\nC1+\nVo3\nC2+\nC2-D\nSVref\n1.214 V\nSoft Start\nVref\n1.213 VSUP\nENR BASEFB4REFFB2DRVCOMP\nFB1VIN SW SW\nFB3\nVCOM\nVCOMIN GND PGND PGNDQ1\nQ3\nQ4\nQ5\nQ6Q7\nD\nSD\nSQ8\nQ9\nQ10Q11\nQ12SUPEN\nVCOM\nBufferLinear\nRegulator\nControllerReference\nOutputNegative\nCharge PumpPositive\nCharge PumpMain boost\nconverter\nVref\n0 VD1\nD4D2\nD3\nDisableGM Amplifier\nLow GainFB1\nFB2\nFB3D\nSQ2\nSUPBias V = 1.213 V\nThermal Shutdown\nStart-Up Sequencing\nUndervoltage Detection\nShort-Circuit Protectionref Current Limit\nand\nSoft Start\nControl Logic\nGate Drive Circuit\nSUP\n(VO)\nCurrent\nControl\nGain Select\n(Doubler or\nTripple Mode)\nSoft Start\nI = 20 mArefShort Circuit\nDetectSoft StartCurrent\nControl\nSoft Start\nCopyright © 2016, Texas Instruments Incorporated\n13TPS65100 ,TPS65101 ,TPS65105\nwww.ti.com SLVS496D –SEPTEMBER 2003 –REVISED AUGUST 2016\nProduct Folder Links: TPS65100 TPS65101 TPS65105Submit Documentation Feedback Copyright ©2003 –2016, Texas Instruments Incorporated8.2 Functional Block Diagram\n14TPS65100 ,TPS65101 ,TPS65105\nSLVS496D –SEPTEMBER 2003 –REVISED AUGUST 2016 www.ti.com\nProduct Folder Links: TPS65100 TPS65101 TPS65105Submit Documentation Feedback Copyright ©2003 –2016, Texas Instruments Incorporated8.3 Feature Description\n8.3.1 Main Boost Converter\nThemain boost converter operates with PWM andafixed switching frequency of1.6MHz. Theconverter uses a\nunique fastresponse, voltage mode controller scheme with input voltage feedforward. This achieves excellent\nlineand load regulation (typical is0.2% A)and allows theuse ofsmall external components. Toadd higher\nflexibility totheselection ofexternal component values thedevice uses external loop compensation. Although the\nboost converter looks likeanonsynchronous boost converter topology operating indiscontinuous mode atlight\nload, theTPS6510x series maintains continuous conduction even atlight load currents. This isaccomplished\nusing theVirtual Synchronous Converter Technology forimproved load transient response. This architecture\nuses anexternal Schottky diode and anintegrated MOSFET inparallel connected between SWand SUP (see\nthefunctional block diagram). Theintegrated MOSFET Q2allows theinductor current tobecome negative atlight\nload conditions. Forthispurpose, asmall integrated P-channel MOSFET with typical rDS(on) ofaround10 Ωis\nsufficient. When theinductor current ispositive, theexternal Schottky diode with thelower forward voltage\nconducts thecurrent. This causes theconverter tooperate with afixed frequency incontinuous conduction mode\nover theentire load current range. This avoids theringing ontheswitch pinasseen with astandard\nnonsynchronous boost converter andallows asimpler compensation fortheboost converter.\n8.3.2 VCOM Buffer\nVCOMIN istheinput oftheVCOM buffer. IftheVCOM buffer isnotrequired forcertain applications, itispossible\ntoshut down theVCOM buffer bystatically connecting VCOMIN toground, reducing theoverall quiescent\ncurrent. The VCOM pincan beleftopen inthiscase. The VCOM buffer features soft start avoiding alarge\nvoltage drop atVO1during start-up. During operation theVCOMIN cannot bepulled dynamically toground.\n8.3.3 Enable andPower-On Sequencing\nThe device hastwoenable pins. These pins should beterminated andnotleftfloating toprevent unpredictable\noperation. Pulling theenable pin(EN) high enables thedevice andstarts thepower onsequencing with themain\nboost converter VO1coming upfirstthen thenegative and positive charge pump and theVCOM buffer. Ifthe\nVCOMIN pinislow, theVCOM buffer remains disabled. The linear regulator has anindependent enable pin\n(ENR). Pulling thispinlowdisables theregulator, andpulling thispinhigh enables thisregulator.\nIftheenable pinENispulled high, thedevice starts itspower onsequencing. Themain boost converter starts up\nfirstwith itssoftstart. Iftheoutput voltage hasreached 91.25% ofitsoutput voltage, thenegative charge pump\ncomes upnext. Thenegative charge pump starts with asoftstart andwhen theoutput voltage hasreached 91%\nofthenominal value, thepositive charge pump comes upwith asoftstart. The VCOM buffer isenabled assoon\nasthepositive charge pump hasreached itsnominal value andVCOMIN isgreater than typically 1.0V.Pulling\ntheenable pinlowshuts down thedevice. Depended onload current and output capacitance, each ofthe\noutputs goes down.\n8.3.4 Positive Charge Pump\nTheTPS6510x series hasafully regulated integrated positive charge pump generating VO3.Theinput voltage for\nthecharge pump isapplied totheSUP pinthat isequal totheoutput ofthemain boost converter VO1.The\ncharge pump iscapable ofsupplying aminimum load current of20mA. Depending onthevoltage difference\nbetween VO1andVO3higher load currents arepossible.\n8.3.5 Negative Charge Pump\nThe TPS6510x series has aregulated negative charge pump using twoexternal Schottky diodes. The input\nvoltage forthecharge pump isapplied totheSUP pinthatisconnected totheoutput ofthemain boost converter\nVO1.The charge pump inverts themain boost converter output voltage and iscapable ofsupplying aminimum\nload current of20mA. Depending onthevoltage difference between VO1and VO1,higher load currents are\npossible. See Figure 12.\n15TPS65100 ,TPS65101 ,TPS65105\nwww.ti.com SLVS496D –SEPTEMBER 2003 –REVISED AUGUST 2016\nProduct Folder Links: TPS65100 TPS65101 TPS65105Submit Documentation Feedback Copyright ©2003 –2016, Texas Instruments IncorporatedFeature Description (continued)\n8.3.6 Linear Regulator Controller\nThe TPS6510x series includes alinear regulator controller togenerate a3.3-V railwhich isuseful when the\nsystem ispowered from a5-Vsupply. Theregulator isindependent from theother voltage rails ofthedevice and\nhasitsown enable (ENR). Since most ofthesystems require thisvoltage railtocome upfirstitisrecommended\ntouseaR-C delay onEN. This delays thestart-up ofthemain boost converter which willreduce theinrush\ncurrent aswell. Ifthelinear regulator isnotused then itisrecommended topullENR pintoGND and topull\nBASE andFB4 pintoVIN.\n8.3.7 Soft Start\nThe main boost converter aswell asthecharge pumps, linear regulator, andVCOM buffer have aninternal soft\nstart. This avoids heavy voltage drops attheinput voltage railorattheoutput ofthemain boost converter VO1\nduring start-up caused byhigh inrush currents. See Figure 10andFigure 11.During softstart ofthemain boost\nconverter VO1theinternal current limit threshold isincreased inthree steps. The device starts with thefirststep\nwhere thecurrent limit issetto2/5ofthetypical current limit (2/5of2.3A) for1024 clock cycles then increased to\n3/5ofthecurrent limit for1024 clock cycles and the3rdstep isthefullcurrent limit. The TPS65101 has an\nextended soft-start time where each step is2048 clock cycles.\n8.3.8 Fault Protection\nAlltheoutputs oftheTPS65100 andTPS65105 have short-circuit detection where thedevice enters shutdown.\nThe TPS65101, asanexception, does notenter shutdown incase oneoftheoutputs falls below itspower good\nthreshold. Themain boost converter hasovervoltage andundervoltage protection. Iftheoutput voltage VO1rises\nabove theovervoltage protection threshold oftypically 5%ofVO1,then thedevice stops switching butremains\noperational. When theoutput voltage falls below thisthreshold again, then theconverter continues operation.\nWhen theoutput voltage falls below power good threshold oftypically 8.75% ofVO1,incase ofashort-circuit\ncondition, then theTPS65100 andTPS65105 goes intoshutdown. Because there isadirect pass from theinput\ntotheoutput through thediode, theshort-circuit condition remains. Ifthiscondition needs tobeavoided, afuse\nattheinput oranoutput disconnect using asingle transistor andresistor isrequired. The negative andpositive\ncharge pumps have anundervoltage lockout toprotect theLCD panel ofpossible latch-up conditions incase ofa\nshort-circuit condition orfaulty operation. When thenegative output voltage istypically above 9.5% ofitsoutput\nvoltage (closer toground), then thedevice enters shutdown. When thepositive charge pump output voltage VO3\nisbelow 8%typical ofitsoutput voltage, then thedevice goes intoshutdown aswell.\nSee thefault protection thresholds section intheElectrical Characteristics table. The device can beenabled\nagain bytoggling theenable pinENbelow 0.4Vorbycycling theinput voltage below theundervoltage threshold\nof2.2V.Thelinear regulator reduces theoutput current totypical 20mAunder ashort-circuit condition when the\noutput voltage istypically <1V.See theFunctional Block Diagram .The linear regulator does notgointo\nshutdown under ashort-circuit condition.\n8.3.9 Thermal Shutdown\nAthermal shutdown isimplemented toprevent damage duetoexcessive heat andpower dissipation. Typically,\nthethermal shutdown threshold is160°C.Ifthistemperature isreached, thedevice goes intoshutdown. The\ndevice canbeenabled bytoggling theenable pintolowandback tohigh orbycycling theinput voltage toGND\nandback toVIagain.\n8.3.10 Linear Regulator Controller\nThe TPS6510x series includes alinear regulator controller togenerate a3.3-V railwhen thesystem ispowered\nfrom a5-Vsupply. Because anexternal NPN transistor isrequired, theinput voltage oftheTPS6510x series\napplied toVIneeds tobehigher than theoutput voltage oftheregulator. Toprovide aminimum base drive\ncurrent of13.5 mA, aminimum internal voltage drop of500mVfrom VItoV(BASE) isrequired.\nThis canbetranslated intoaminimum input voltage onVIforacertain output voltage asEquation 1shows:\nVI(min)=VO4+VBE+0.5V (1)\n16TPS65100 ,TPS65101 ,TPS65105\nSLVS496D –SEPTEMBER 2003 –REVISED AUGUST 2016 www.ti.com\nProduct Folder Links: TPS65100 TPS65101 TPS65105Submit Documentation Feedback Copyright ©2003 –2016, Texas Instruments IncorporatedFeature Description (continued)\nThe base drive current together with thehFEoftheexternal transistor determines thepossible output current.\nUsing astandard NPN transistor liketheBCP68 allows anoutput current of1Aandusing theBCP54 allows a\nload current of337 mAforaninput voltage of5V.Other transistors can beused aswell depending onthe\nrequired output current, power dissipation, and PCB space. The device isstable with a4.7-µFceramic output\ncapacitor. Larger output capacitor values canbeused toimprove theload transient response when higher load\ncurrents arerequired.\n8.4 Device Functional Modes\n8.4.1 Enable andDisable\nVI≥VIT+:When theinput voltage isabove theundervoltage lockout threshold, thedevice isturned onand the\npower-on sequencing starts.\nVI≤VIT-:When theinput voltage isbelow theundervoltage lockout threshold, thedevice turns offand all\nfunctions aredisabled.\n8.4.2 Fault Mode\n8.4.2.1 Overvoltage Protection\nVO1>105% ofVO1(typical): device stops switching butremains operational. When theoutput falls below this\nthreshold, theconverter continues operation.\n8.4.2.2 Short-Circuit Protection\nVO1<91.25% ofVO1(typical): device goes intoshutdown. Because there isadirect pass from input tooutput\nthrough thediode, theshort-circuit condition remains. Afuse attheinput oranoutput disconnect canavoid this\ncondition.\nVO2<91% ofVO2(typical): device goes intoshutdown. The device canbeenabled bytoggling theenable pin\n(EN) below 0.4Vorbycycling theinput voltage below VIT-.\nVO3<92% ofVO3(typical): device goes intoshutdown. The device canbeenabled bytoggling theenable pin\n(EN) below 0.4Vorbycycling theinput voltage below VIT-.\nVO4<1V(typical): linear regulator reduces output current totypical 20mA. Itdoes notgointoshutdown.\nVIN\nCOMP\nVCOMIN\nEN\nENR\nC1+\nC1-\nDRV\nFB2\nREF\nFB4\nBASESW\nSW\nFB1\nSUP\nC2+\nC2-/MODE\nOUT3\nFB3\nVCOM\nPGND\nPGND\nGNDTPS65100D1\nC3\nV3o\nup to 30 V/20 mA\nC7\nC8C10Q1\nBCP68D2\nD3C1\nR3\nR4\nC11C6\nC9R5\nR6C4\nC2C5\nR2R1\nC12C11\n10 nF\nR7\nR8VI\n2.7 to 5.8 V\n22 FPL1\n4.7 HP\nUp to 15 V/350 mA\nV1O\n0.22 FP\n0.22 FP\n0.22 FPV2\nUp to 12 V/20 mAO\nVI\n1 FP4.7 FPV4\n3.3 VO0.22 FP22 FP\n0.22 FP\n1 FP\nCopyright © 2016, Texas Instruments Incorporated0.22 FPV1O\nVCOM1nF\n17TPS65100 ,TPS65101 ,TPS65105\nwww.ti.com SLVS496D –SEPTEMBER 2003 –REVISED AUGUST 2016\nProduct Folder Links: TPS65100 TPS65101 TPS65105Submit Documentation Feedback Copyright ©2003 –2016, Texas Instruments Incorporated9Application andImplementation\nNOTE\nInformation inthe following applications sections isnot part ofthe TIcomponent\nspecification, and TIdoes notwarrant itsaccuracy orcompleteness. TI’scustomers are\nresponsible fordetermining suitability ofcomponents fortheir purposes. Customers should\nvalidate andtesttheir design implementation toconfirm system functionality.\n9.1 Application Information\nThe TPS6510x series provides allthree voltages that arerequired for(TFT) LCD displays. The auxiliary linear\nregulator controller canbeused togenerate a3.3-V logic power railforsystems powered bya5-Vsupply rail\nonly. Additionally ithasanintegrated VCOM buffer topower theLCD backplane.\n9.2 Typical Applications\nFigure 15shows atypical application circuit foradisplay panel power bya5-Vsupply rail.Itgenerates upto350\nmAat15Vtodrive thesource driver and20mAat30Vand–12Vtodrive thegate drivers.\nFigure 15.Typical Application Circuit\nL\n(SW)M Li 271 mAI I 1.1 A 1.24 A2 2/c68/c61 /c43 /c61 /c43 /c61\n/c40 /c41 /c40 /c41 I SW\nL\noscV V D 3.3 V 0.5 V 0.73i 271 mAf L 1.6 MHz 4.7 H/c45 /c180 /c45 /c180/c68 /c61 /c61 /c61/c180 /c180 /c109\nO1\nLI 300 mAI 1.1 A1 D 1 0.73/c61 /c61 /c61/c45 /c45\nO1 F I\nO1 F SWV V V 10 V 0.8 V 3.3 VD 0.73V V V 10 V 0.8 V 0.5 V/c43 /c45 /c43 /c45/c61 /c61 /c61/c43 /c45 /c43 /c45\n18TPS65100 ,TPS65101 ,TPS65105\nSLVS496D –SEPTEMBER 2003 –REVISED AUGUST 2016 www.ti.com\nProduct Folder Links: TPS65100 TPS65101 TPS65105Submit Documentation Feedback Copyright ©2003 –2016, Texas Instruments IncorporatedTypical Applications (continued)\n9.2.1 Design Requirements\nTable 1shows thedesign parameters forthisexample.\nTable 1.Design Parameters\nPARAMETER VALUE\nVI Input supply voltage 3.3V\nVO1 Boost converter output voltage andcurrent 10Vat300mA\nVO1(PP) Boost converter peak-to-peak output voltage ripple 1%=10mV\nV(SW) Switch voltage drop 0.5V\nVF Schottky diode forward voltage drop 0.8V\nVO2 Positive charge pump output voltage andcurrent 23Vat20mA\nVO2(PP) Positive charge pump peak-to-peak output voltage ripple 100mV\nVO3 Negative charge pump output voltage andcurrent –5Vat20mA\nVO3(PP) Negative charge pump peak-to-peak output voltage ripple 100mV\n9.2.2 Detailed Design Procedure\n9.2.2.1 Boost Converter Design Procedure\nThe first step inthedesign procedure istocalculate themaximum possible output current ofthemain boost\nconverter =10V.\n1.Duty cycle:\n(2)\n2.Average inductor current:\n(3)\n3.Inductor peak-to-peak ripple current:\n(4)\n4.Peak switch current:\n(5)\nThe integrated switch, theinductor and theexternal Schottky diode must beable tohandle thepeak switch\ncurrent. The calculated peak switch current has tobeequal orlower than theminimum N-MOSFET switch\ncurrent limit (Q1) asspecified intheelectrical characteristics table (1.6AfortheTPS65100/01 and0.96 Aforthe\nTPS65105).\nIfthepeak switch current ishigher, then theconverter cannot support therequired load current. This calculation\nmust bedone fortheminimum input voltage where thepeak switch current ishighest. The calculation includes\nconduction losses likeswitch rDS(on) anddiode forward drop voltage losses. Additional switching losses, inductor\ncore and winding losses, etc., require aslightly higher peak switch current intheactual application. The above\ncalculation stillallows anestimate foragood design andcomponent selection.\n(SW)M O1\nO1 (SW)M\nO OSC O1 F II L I 1V I ESRC f V V V/c180 /c230 /c246/c68 /c61 /c180 /c45 /c43 /c180 /c231 /c247/c43 /c45/c232 /c248\n19TPS65100 ,TPS65101 ,TPS65105\nwww.ti.com SLVS496D –SEPTEMBER 2003 –REVISED AUGUST 2016\nProduct Folder Links: TPS65100 TPS65101 TPS65105Submit Documentation Feedback Copyright ©2003 –2016, Texas Instruments Incorporated9.2.2.1.1 Inductor Selection\nSeveral inductors work with theTPS6510x series. Especially with theexternal compensation, theperformance\ncan beadjusted tothespecific application requirements. The main parameter forinductor selection isthe\nsaturation current oftheinductor which should behigher than thepeak switch current ascalculated above with\nadditional margin tocover forheavy load transients and extreme start-up conditions. Another method isto\nchoose theinductor with asaturation current atleast ashigh astheminimum switch current limit of1.6Aforthe\nTPS65100/01 and 0.96 AfortheTPS65105. The different switch current limits allow selection ofaphysically\nsmaller inductor when less output current isrequired. Thesecond important parameter isinductor DCresistance.\nUsually, thelower theDCresistance, thehigher theefficiency. However, inductor DCresistance, isnottheonly\nparameter determining theefficiency. Especially foraboost converter where theinductor istheenergy storage\nelement thetype and material oftheinductor influences theefficiency aswell. Especially atthehigh switching\nfrequency of1.6MHz, inductor core losses, proximity effects, andskin effects become more important. Usually,\naninductor with alarger form factor yields higher efficiency. Theefficiency difference between different inductors\ncanvary between 2%to10%.\nFortheTPS6510x series, inductor values between 3.3μHand6.8μHareagood choice butother values canbe\nused aswell. Possible inductors areshown inTable 2.\nTable 2.Inductor Selection\nDEVICE INDUCTOR VALUE COMPONENT SUPPLIER DIMENSIONS /mm ISAT/DCR\nTPS651004.7μH Coilcraft DO1813P-472HC 8,89 x6,1x5 2.6A/54 mΩ\n4.2μH Sumida CDRH5D28 4R2 5,7x5,7x3 2.2A/23 mΩ\n4.7μH Sumida CDC5D23 4R7 6x6x2,5 1.6A/48 mΩ\n3.3μH Wuerth Elektronik 744042003 4,8x4,8x2 1.8A/65 mΩ\n4.2μH Sumida CDRH6D12 4R2 6,5x6,5x1,5 1.8A/60 mΩ\n3.3μH Sumida CDRH6D12 3R3 6,5x6,5x1,5 1.9A/50 mΩ\nTPS651053.3μH Sumida CDPH4D19 3R3 5,1x5,1x2 1.5A/26 mΩ\n3.3μH Coilcraft DO1606T-332 6,5x5,2x2 1.4A/120 mΩ\n3.3μH Sumida CDRH2D18/HP 3R3 3,2x3,2x2 1.45 A/69 mΩ\n4.7μH Wuerth Elektronik 744010004 5,5x3,5x1 1.0A/260 mΩ\n3.3μH Coilcraft LPO6610-332M 6,6x5,5x1 1.3A/160 mΩ\n9.2.2.1.2 Output Capacitor Selection\nForthebest output voltage filtering, alowESR output capacitor isrecommended. Ceramic capacitors have alow\nESR value, butdepending ontheapplication, tantalum capacitors canbeused aswell. A22-μFceramic output\ncapacitor works formost oftheapplications. Higher capacitor values canbeused toimprove theload transient\nregulation. See Table 3forselection oftheoutput capacitor. Theoutput voltage ripple canbecalculated as:\nwhere\n•I(SW)M =Peak switch current ascalculated intheprevious section with I(SW)M\n•L=Selected inductor value\n•IO=Normal load current\n•fosc=Switching frequency\n•VF=Rectifier diode forward voltage (typical 0.3V)\n•CO=Selected output capacitor\n•ESR =Output capacitor ESR value (6)\n9.2.2.1.3 Input Capacitor Selection\nForgood input voltage filtering, lowESR ceramic capacitors arerecommended. A22-μFceramic input capacitor\nissufficient formost oftheapplications. Forbetter input voltage filtering, this value can beincreased. See\nTable 3forinput capacitor recommendations.\n1\nO1 ref\n2RV V 1R/c230 /c246/c61 /c180 /c43 /c231 /c247\n/c232 /c248\n20TPS65100 ,TPS65101 ,TPS65105\nSLVS496D –SEPTEMBER 2003 –REVISED AUGUST 2016 www.ti.com\nProduct Folder Links: TPS65100 TPS65101 TPS65105Submit Documentation Feedback Copyright ©2003 –2016, Texas Instruments IncorporatedTable 3.Input andOutput Capacitors Selection\nCAPACITOR VOLTAGE RATING COMPONENT SUPPLIER COMMENTS\n22μF/1210 16V Taiyo Yuden EMK325BY226MM output capacitor CO\n22μF/1206 6.3V Taiyo Yuden JMK316BJ226 input capacitor CI\n9.2.2.1.4 Rectifier Diode Selection\nASchottky diode isrecommended toachieve good efficiency astheforward voltage drop islower than ofsilicon\ndiodes. Thefollowing table shows criteria which should beconsidered when choosing therectifier diode:\nTable 4.Rectifier Diode Selection Requirements\nPARAMETER VALUE Comment\nVoltage Rating ≥VO1(M)Higher than maximum output voltage ofboost\nconverter\nAverage Forward Current ≥IO Higher than theoutput current\nPeak Current >IL(PP) Higher than theinductor peak current\nForward voltage drop, reverse\nleakage currentLow aspossible Forgood efficiency\nPossible diodes are: OnSemiconductor MBRM120L, Microsemi UPS120E, and Fairchild Semiconductor\nMBRS130L.\n9.2.2.1.5 Converter Loop Design andStability\nThe TPS6510x series converter loop can beexternally compensated and allows access totheinternal\ntransconductance error amplifier output attheCOMP pin. Asmall feedforward capacitor across theupper\nfeedback resistor divider speeds upthecircuit aswell. Totest theconverter stability and load transient\nperformance oftheconverter, aload step from 50mAto250 mAisapplied, and theoutput voltage ofthe\nconverter ismonitored. Applying load steps totheconverter output isagood tooltojudge thestability ofsuch a\nboost converter. Please refer toSLVA381 tounderstand therelationship between thephase margin inanAC\nloop response andtheringing inaload-step\n9.2.2.1.6 Design Procedure Quick Steps\n1.Select thefeedback resistor divider tosettheoutput voltage.\n2.Select thefeedforward capacitor toplace azero at50kHz.\n3.Select thecompensation capacitor onpinCOMP. Thesmaller thevalue, thehigher thelowfrequency gain.\n4.Use a50-kΩpotentiometer inseries toCcand monitor VO1during load transients. Fine tune theload\ntransient byadjusting thepotentiometer. Select aresistor value that comes closest tothepotentiometer\nresistor value. This needs tobedone atthehighest VIand highest load current since thestability ismost\ncritical atthese conditions.\n9.2.2.1.7 Setting theOutput Voltage andSelecting theFeedforward Capacitor\nTheoutput voltage issetbytheexternal resistor divider andiscalculated as:\n(7)\nAcross theupper resistor abypass capacitor isrequired tospeed upthecircuit during load transients asshown\ninFigure 16.\n3\nO2\n4RV 1.213 VR/c230 /c246/c61 /c45 /c180 /c231 /c247\n/c232 /c248\nO2(max) O1 F O DS(on)Q8 DS(on)Q9)V (V 2V I (2 r 2 r ) /c61 /c45 /c45 /c45 /c180 /c43 /c180\nLoad Step\nZ1f20 C8 R1/c61/c180 /c112 /c180 /c180\nR1\n430 k /c87\nSW\nSW\nFB1\nSUP\nC2+\nC2-/MODED1\nC8\n6.8 pFC4\n22 F/c109\nC2 0.22 F /c109R2\n56 k /c87VO1\nUp to 10 V/150 mA\nCopyright © 2016, Texas Instruments Incorporated\n21TPS65100 ,TPS65101 ,TPS65105\nwww.ti.com SLVS496D –SEPTEMBER 2003 –REVISED AUGUST 2016\nProduct Folder Links: TPS65100 TPS65101 TPS65105Submit Documentation Feedback Copyright ©2003 –2016, Texas Instruments IncorporatedFigure 16.Feedforward Capacitor\nTogether with R1thebypass capacitor C8sets azero inthecontrol loop atapproximately 50kHz:\n(8)\nAvalue closest tothecalculated value should beused. Larger feedforward capacitor values reduce theload\nregulation oftheconverter andcause DCvoltage changes asshown inFigure 17.\nFigure 17.Load Regulation Caused byaTooLarge Feedforward Capacitor Value\n9.2.2.2 Negative Charge Pump\nThe negative charge pump provides aregulated output voltage byinverting themain output voltage VO1.The\nnegative charge pump output voltage issetwith external feedback resistors.\nThe maximum load current ofthenegative charge pump depends onthevoltage drop across theexternal\nSchottky diodes, theinternal onresistance ofthecharge pump MOSFETS Q8andQ9,andtheimpedance ofthe\nflying capacitor C12. When thevoltage drop across these components islarger than thevoltage difference from\nVO1toVO2,thecharge pump isindropout, providing themaximum possible output current.\nTherefore, thehigher thevoltage difference between VO1and VO2,thehigher thepossible load current. See\nFigure 12forthepossible output current versus boost converter voltage VO1.\n(9)\nSetting theoutput voltage:\n051015202530354045\n6 7 8 9 10 11 12 13 14 15 Positive Charge Pump Output Voltage VO3 (V)\nBoost Converter Output Voltage VO1 (V)Doubler Mode\nTripler Mode\nC001\nO2VR3 R41.213 V/c230 /c246\n/c61 /c180 /c231 /c247/c231 /c247/c232 /c248\n22TPS65100 ,TPS65101 ,TPS65105\nSLVS496D –SEPTEMBER 2003 –REVISED AUGUST 2016 www.ti.com\nProduct Folder Links: TPS65100 TPS65101 TPS65105Submit Documentation Feedback Copyright ©2003 –2016, Texas Instruments IncorporatedThe lower feedback resistor value R4should beinarange between 40kΩto120 kΩortheoverall feedback\nresistance should bewithin 500kΩto1MΩ.Smaller values load thereference tooheavily andlarger values may\ncause stability problems. The negative charge pump requires twoexternal Schottky diodes. The peak current\nrating oftheSchottky diode hastobetwice theload current oftheoutput. Fora20-mA output current, thedual\nSchottky diode BAT54 orsimilar isagood choice.\n9.2.2.3 Positive Charge Pump\nThepositive charge pump canbeoperated inavoltage doubler mode oravoltage tripler mode depending onthe\nconfiguration oftheC2+ and C2-/MODE pins. Tooperate inavoltage doubler leave theC2+ pinopen and\nconnect C2-/MODE toGND. Tooperate thecharge pump inthevoltage tripler mode, aflying capacitor needs to\nbeconnected between C2+ andC2-/MODE.\nThemaximum load current ofthepositive charge pump depends onthevoltage drop across theinternal Schottky\ndiodes, theinternal onresistance ofthecharge pump MOSFETS, and theimpedance oftheflying capacitor.\nWhen thevoltage drop across these components islarger than thevoltage difference VO1x2toVO3(doubler\nmode) orVO1x3toVO3(tripler mode), then thecharge pump isindropout, providing themaximum possible\noutput current. Therefore, thehigher thevoltage difference between 2xVO1or3xVO1toVO3,thehigher the\npossible load current. See Figure 13andFigure 14fortheoutput current versus boost converter voltage VO1and\nthefollowing calculations. The following graph shows voltage ranges ofadoubler and tripler depending ofthe\nboost converter voltage VO1.\nFigure 18.Positive Charge Pump –Output Ranges forIO=20mA\nTable 5gives firstorder formulas tocalculate theminimum andmaximum output voltages ofthepositive charge\npump.\nTable 5.Voltage Limitation Positive Charge Pump\nMODE EQUATION\nDoublerMinimum output voltage VO3(min_d) =VO1\nMaximum output voltage VO3(max_d) =2×VO1–(2×VF+2×IO·(2×rDS(on)Q5 +rDS(on)Q3 +rDS(on)Q4 ))\nTriplerMinimum output voltage VO3(min_t) =VO3(max_d)\nMaximum output voltage VO3(max_t) =3×VO1–(4×VF+2×IO(3×rDS(on)Q5 +rDS(on)Q3 +rDS(on)Q4 ))\nO3VR5 R6 11.214 V/c230 /c246\n/c61 /c180 /c45 /c231 /c247/c231 /c247/c232 /c248\nO3R5V 1.214 V 1R6/c230 /c246/c61 /c180 /c43/c231 /c247/c232 /c248\n23TPS65100 ,TPS65101 ,TPS65105\nwww.ti.com SLVS496D –SEPTEMBER 2003 –REVISED AUGUST 2016\nProduct Folder Links: TPS65100 TPS65101 TPS65105Submit Documentation Feedback Copyright ©2003 –2016, Texas Instruments IncorporatedTheoutput voltage issetbytheexternal resistor divider andiscalculated as:\n(10)\n(11)\n9.2.2.4 VCOM Buffer\nThe VCOM buffer istypically used todrive thebackplane ofaTFT panel. The VCOM output voltage istypically\nsettohalfofthemain output voltage VO1plus asmall shift toimplement thespecific compensation voltage. The\nTFT video signal gets coupled through theTFT storage capacitor plus theLCD cellcapacitance totheoutput of\ntheVCOM buffer. Because ofthese, short current pulses inthepositive and negative direction appear atthe\noutput ofthe VCOM buffer. Tominimize the output voltage ripple caused bythe current pulses, a\ntransconductance amplifier having acurrent source output andanoutput capacitor isused. The output capacitor\nsupports thehigh frequency part ofthecurrent pulses drawn from theLCD panel. The VCOM buffer only needs\ntohandle thelowfrequency portion ofthecurrent pulses. A1-μFceramic output capacitor issufficient formost of\ntheapplications.\nThe VCOM buffer hasanintegrated softstart toavoid voltage drops onVO1during start-up. The softstart is\nimplemented assuch thattheVCOMIN isheld lowuntil theVCOM buffer isfully biased andthecommon mode\nrange isreached. Then thepositive input isreleased andtheVCOM buffer output slowly comes up.Usually a1-\nnFcapacitor onVCOMIN toGND isused tofilter high frequency noise coupled infrom VO1.The size ofthis\ncapacitor together with theupper feedback resistor value determines thestart-up time. The larger thecapacitor\nfrom VCOMIN toGND, theslower thestart-up time.\n9.2.3 Application Curves\nTable 6liststheapplication curves.\nTable 6.Table ofGraphs\nFIGURE\nMAIN BOOST CONVERTER (VOUT1)\nPWM operation atlight load Figure 7\nLoad transient response, CO=22μF Figure 8\nLoad transient response, CO=2x22μF Figure 9\nPower-up sequencing Figure 10\nSoft start VO1 Figure 11\nNEGATIVE CHARGE PUMP\nIOM VO2Maximum load current vsOutput voltage VO1 Figure 12\nPOSITIVE CHARGE PUMP\nIOM VO3Maximum load current vsOutput voltage VO1(doubler mode) Figure 13\nIOM VO3Maximum load current vsOutput voltage VO1(tripler mode) Figure 14\nC9\n1 nF VIN\nCOMP\nVCOMIN\nEN\nENR\nC1+\nC1-\nDRV\nFB2\nREF\nFB4\nBASESW\nSW\nFB1\nSUP\nC2+\nC2-/MODE\nOUT3\nFB3\nVCOM\nPGND\nPGND\nGNDTPS65100D1\nD2\nD3C1C2\nC12Vo1V\n3.3 VI\nC3\n22 F/c109\nR9\n15 k /c87\n0.22 F /c109\n0.22 F /c109C14\n1 nF\nVO2\n-5 V/20 mA\nC5\n0.22 F /c109R3\n620 k /c87\nR3\n150 k /c87\nC11\n220 nFL1\n3.3 H/c109\nC8\n6.8 pFC4\n22 F/c109\n0.22 F /c109R2\n56 k /c87R1\n430 k /c87\nC6\n0.22 F /c109V 1\n10 V/300 mAO\nV 3\n23 V/20 mAO\nV\n5 Vcom\nC7\n1 F/c109R5\n1 M\nR6\n56 k /c87R7\n500 k /c87\nR8\n500 k /c87\nCopyright © 2016, Texas Instruments Incorporated\n24TPS65100 ,TPS65101 ,TPS65105\nSLVS496D –SEPTEMBER 2003 –REVISED AUGUST 2016 www.ti.com\nProduct Folder Links: TPS65100 TPS65101 TPS65105Submit Documentation Feedback Copyright ©2003 –2016, Texas Instruments Incorporated9.3 System Examples\n9.3.1 Notebook Supply\nFigure 19shows atypical application circuit suitable tosupply (TFT) LCD displays innotebook applications. The\ncircuit isdesigned tooperate from asingle-cell Li-Ion battery andgenerates output voltages forthesource driver\nVO1 of10V,forthegate driver VO2 of–5VandVO3 of23VandaVCOM voltage ofVO1/2.\nFigure 19.Typical Application, Notebook Supply Diagram\nVIN\nCOMP\nVCOMIN\nEN\nENR\nC1+\nC1-\nDRV\nFB2\nREF\nFB4\nBASESW\nSW\nFB1\nSUP\nC2+\nC2-/MODE\nOUT3\nFB3\nVCOM\nPGND\nPGND\nGNDTPS65100D1\nD2\nD3C5\nC9\nQ1\nBCP68V\n5 Vin\n2.2 nF\nR7\n500 k /c87V 1O\nR8\n500 k /c87 C1 0.22 F /c109\nC120.22 F /c109V 2\n-7 V/20 mAO\nC6\n0.22 F /c109\nC11\n220 nFVin\nC12\n1 F/c109L1\n4.7 H\nCDRH5D18-4R1/c109\nC10\n4.7 F/c109V 4\n3.3 V/500 mAOC4\n22 F/c109\nV 3\n23 V/20 mAOV 1\n13.5 V/400 mAO\nC7\n0.22 F /c109\nV\n7 Vcom\nC8\n1 F/c109R1\n820 k /c873.3 pFC3\n22 F/c109\nR2\n75 k /c87\nR5\n1 M/c87\nR6\n56 k /c87R4\n130 k /c87R3\n750 k /c87R9\n4.3 k /c87\nC14\n1 nF\nCopyright © 2016, Texas Instruments Incorporated\n25TPS65100 ,TPS65101 ,TPS65105\nwww.ti.com SLVS496D –SEPTEMBER 2003 –REVISED AUGUST 2016\nProduct Folder Links: TPS65100 TPS65101 TPS65105Submit Documentation Feedback Copyright ©2003 –2016, Texas Instruments IncorporatedSystem Examples (continued)\n9.3.2 Monitor Supply\nFigure 20shows atypical application circuit suitable tosupply (TFT) LCD displays inmonitor applications. The\ncircuit isdesigned tooperate bya5-Vpower railandgenerates output voltages forthesource driver VO1 of13.5\nV,forthegate driver VO2 of–7Vand VO3 of23Vand aVCOM voltage ofVO1/2. Additionally monitor\napplications also require asupply voltage forthedigital partthatisprovided from VO4 of3.3V.\nFigure 20.Typical Application, Monitor Supply Diagram\nVCOM\nGND VOUT3 GNDGNDGND VOUT4\nGND\nVOUT2VIEN ENR\nVOUT1SWFB1\nVOUT4\nBASE\nVI\nSW\nSW\nPWR GND\nPWR GND\nVOUT1\nVCOMIN\nVCOM\nFB3 VOUT3C2+C2-C1+C1-DRVGNDREFFB2COMPENREN\nMODE\n26TPS65100 ,TPS65101 ,TPS65105\nSLVS496D –SEPTEMBER 2003 –REVISED AUGUST 2016 www.ti.com\nProduct Folder Links: TPS65100 TPS65101 TPS65105Submit Documentation Feedback Copyright ©2003 –2016, Texas Instruments Incorporated10Power Supply Recommendations\nThe TPS6510x devices aredesigned tooperate from aninput voltage supply range from 2.7Vto5.8V.This\ninput supply must bewellregulated.\n11Layout\n11.1 Layout Guidelines\nForallswitching power supplies, thelayout isanimportant step inthedesign, especially athigh-peak currents\nand switching frequencies. Ifthelayout isnotcarefully designed, theregulator might show stability and EMI\nproblems. Therefore, thetraces carrying high-switching currents should berouted first using wide and short\ntraces. The input filter capacitor should beplaced asclose aspossible totheinput pinVIN oftheIC.TI\nrecommends thefollowing PCB layout guidelines fortheTPS6510x devices:\n1.Connect PGND andAGND together onthesame ground plane\n2.Connect allcapacitor grounds andPGND together onacommon ground plane.\n3.Place theinput capacitor asclose aspossible totheinput pinoftheIC.\n4.Place therectifier diode asclose aspossible totheIC\n5.Route firstthetraces carrying high-switching current with wide andshort traces\n6.Isolate analog signal paths from power paths.\n7.Ifvias arenecessary, trytousemore than oneinparallel todecrease parasitics, especially forpower traces.\n8.Solder thethermal padtothePCB forgood thermal performance.\n11.2 Layout Example\nFigure 21.TPS6510x Layout Example\n27TPS65100 ,TPS65101 ,TPS65105\nwww.ti.com SLVS496D –SEPTEMBER 2003 –REVISED AUGUST 2016\nProduct Folder Links: TPS65100 TPS65101 TPS65105Submit Documentation Feedback Copyright ©2003 –2016, Texas Instruments Incorporated11.3 Thermal Performance\nAninfluential component ofthermal performance ofapackage isboard design. Totake fulladvantage ofthe\nheat dissipation abilities ofthePowerPAD orVQFN package with exposed thermal die,aboard thatacts similar\ntoaheat sink andallows theuseofanexposed (and solderable) deep downset padshould beused. Forfurther\ninformation, see the Texas Instruments application notes PowerPAD Thermally Enhanced Package and\nPowerPAD Made Easy .For theVQFN package, see theQFN/SON PCB Attachement application report.\nEspecially fortheVQFN package itisrequired tosolder down theThermal Pad toachieve therequired thermal\nresistance.\n28TPS65100 ,TPS65101 ,TPS65105\nSLVS496D –SEPTEMBER 2003 –REVISED AUGUST 2016 www.ti.com\nProduct Folder Links: TPS65100 TPS65101 TPS65105Submit Documentation Feedback Copyright ©2003 –2016, Texas Instruments Incorporated12Device andDocumentation Support\n12.1 Device Support\n12.1.1 Third-Party Products Disclaimer\nTI\'S PUBLICATION OFINFORMATION REGARDING THIRD-PARTY PRODUCTS ORSERVICES DOES NOT\nCONSTITUTE ANENDORSEMENT REGARDING THE SUITABILITY OFSUCH PRODUCTS ORSERVICES\nORAWARRANTY, REPRESENTATION ORENDORSEMENT OFSUCH PRODUCTS ORSERVICES, EITHER\nALONE ORINCOMBINATION WITH ANY TIPRODUCT ORSERVICE.\n12.2 Documentation Support\n12.2.1 Related Documentation\nForrelated documentation seethefollowing:\n•PowerPAD Thermally Enhanced Package (SLMA002)\n•QFN/SON PCB Attachement (SLUA271)\n•PowerPAD Made Easy (SLMA004)\n•How toCompensate theTPS6510x (SLVA813)\n•Simplifying Stability Checks (SLVA381)\n12.3 Related Links\nThe table below lists quick access links. Categories include technical documents, support and community\nresources, tools andsoftware, andquick access tosample orbuy.\nTable 7.Related Links\nPARTS PRODUCT FOLDER SAMPLE &BUYTECHNICAL\nDOCUMENTSTOOLS &\nSOFTWARESUPPORT &\nCOMMUNITY\nTPS65100 Click here Click here Click here Click here Click here\nTPS65101 Click here Click here Click here Click here Click here\nTPS65105 Click here Click here Click here Click here Click here\n12.4 Receiving Notification ofDocumentation Updates\nToreceive notification ofdocumentation updates, navigate tothedevice product folder onti.com. Intheupper\nright corner, click onAlert metoregister and receive aweekly digest ofany product information that has\nchanged. Forchange details, review therevision history included inanyrevised document.\n12.5 Community Resource\nThe following links connect toTIcommunity resources. Linked contents areprovided "AS IS"bytherespective\ncontributors. They donotconstitute TIspecifications anddonotnecessarily reflect TI\'sviews; seeTI\'sTerms of\nUse.\nTIE2E™Online Community TI\'sEngineer-to-Engineer (E2E) Community. Created tofoster collaboration\namong engineers. Ate2e.ti.com, youcanaskquestions, share knowledge, explore ideas andhelp\nsolve problems with fellow engineers.\nDesign Support TI\'sDesign Support Quickly findhelpful E2E forums along with design support tools and\ncontact information fortechnical support.\n12.6 Trademarks\nPowerPAD, E2E aretrademarks ofTexas Instruments.\nAllother trademarks aretheproperty oftheir respective owners.\n29TPS65100 ,TPS65101 ,TPS65105\nwww.ti.com SLVS496D –SEPTEMBER 2003 –REVISED AUGUST 2016\nProduct Folder Links: TPS65100 TPS65101 TPS65105Submit Documentation Feedback Copyright ©2003 –2016, Texas Instruments Incorporated12.7 Electrostatic Discharge Caution\nThese devices have limited built-in ESD protection. The leads should beshorted together orthedevice placed inconductive foam\nduring storage orhandling toprevent electrostatic damage totheMOS gates.\n12.8 Glossary\nSLYZ022 —TIGlossary .\nThis glossary listsandexplains terms, acronyms, anddefinitions.\n13Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical, packaging, and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice and revision of\nthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 13-Aug-2021\nAddendum-Page 1PACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nTPS65100PWP ACTIVE HTSSOP PWP 2460RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 85 TPS65100\nTPS65100PWPR ACTIVE HTSSOP PWP 242000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 85 TPS65100\nTPS65100RGER ACTIVE VQFN RGE 243000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 85 TPS\n65100\nTPS65101PWP ACTIVE HTSSOP PWP 2460RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 85 TPS65101\nTPS65101PWPR ACTIVE HTSSOP PWP 242000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 85 TPS65101\nTPS65101RGER ACTIVE VQFN RGE 243000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 85 TPS\n65101\nTPS65105PWP ACTIVE HTSSOP PWP 2460RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 85 TPS65105\nTPS65105PWPR ACTIVE HTSSOP PWP 242000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 85 TPS65105\nTPS65105RGER ACTIVE VQFN RGE 243000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 85 TPS\n65105\nTPS65105RGERG4 ACTIVE VQFN RGE 243000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 85 TPS\n65105\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \nPACKAGE OPTION ADDENDUM\nwww.ti.com 13-Aug-2021\nAddendum-Page 2(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \n OTHER QUALIFIED VERSIONS OF TPS65100 :\n•Automotive : TPS65100-Q1\n NOTE: Qualified Version Definitions:\n•Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 3-Jun-2022\nTAPE AND REEL INFORMATION\nReel Width (W1)REEL DIMENSIONS\nA0\nB0\nK0\nWDimension designed to accommodate the component length\nDimension designed to accommodate the component thickness\nOverall width of the carrier tape\nPitch between successive cavity centersDimension designed to accommodate the component widthTAPE DIMENSIONS\nK0 P1\nB0W\nA0 Cavity\nQUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE\nPocket QuadrantsSprocket Holes\nQ1 Q1 Q2 Q2\nQ3 Q3 Q4 Q4 User Direction of FeedP1Reel\nDiameter\n \n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nTPS65100PWPR HTSSOP PWP 242000 330.0 16.46.958.31.68.016.0 Q1\nTPS65100RGER VQFN RGE 243000 330.0 12.44.254.251.158.012.0 Q2\nTPS65101PWPR HTSSOP PWP 242000 330.0 16.46.958.31.68.016.0 Q1\nTPS65101RGER VQFN RGE 243000 330.0 12.44.254.251.158.012.0 Q2\nTPS65105PWPR HTSSOP PWP 242000 330.0 16.46.958.31.68.016.0 Q1\nTPS65105RGER VQFN RGE 243000 330.0 12.44.254.251.158.012.0 Q2\nPack Materials-Page 1\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 3-Jun-2022\nTAPE AND REEL BOX DIMENSIONS\nWidth (mm)\nWLH\n \n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nTPS65100PWPR HTSSOP PWP 242000 350.0 350.0 43.0\nTPS65100RGER VQFN RGE 243000 356.0 356.0 35.0\nTPS65101PWPR HTSSOP PWP 242000 350.0 350.0 43.0\nTPS65101RGER VQFN RGE 243000 356.0 356.0 35.0\nTPS65105PWPR HTSSOP PWP 242000 350.0 350.0 43.0\nTPS65105RGER VQFN RGE 243000 356.0 356.0 35.0\nPack Materials-Page 2\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 3-Jun-2022\nTUBE\n \n \nL - Tube lengthT - Tube  \nheight\nW - Tube  \nwidth\nB - Alignment groove width\n \n \n*All dimensions are nominal\nDevice Package Name Package Type Pins SPQ L (mm) W (mm) T (µm) B (mm)\nTPS65100PWP PWP HTSSOP 24 60 530 10.2 3600 3.5\nTPS65101PWP PWP HTSSOP 24 60 530 10.2 3600 3.5\nTPS65105PWP PWP HTSSOP 24 60 530 10.2 3600 3.5\nPack Materials-Page 3\nwww.ti.comGENERIC PACKAGE VIEW\nThis image is a representation of the package family, actual package may vary.\nRefer to the product data sheet for package details. TSSOP - 1.2 mm max heightTMPowerPAD PWP 24\nPLASTIC SMALL OUTLINE 4.4 x 7.6, 0.65 mm pitch\n4224742/B\nwww.ti.comPACKAGE OUTLINE\nC  TYP6.6\n6.2\n22X 0.65\n24X 0.300.192X\n7.15\n(0.15) TYP\n0- 80.150.05\n2.401.655.164.122X (0.95) MAX\nNOTE 5\n1.2 MAX\n(1)0.25\nGAGE PLANE\n0.750.50A\nNOTE 37.97.7\nB4.54.3\n4X (0.2) MAXNOTE 5\n4222709/A   02/2016PowerPAD     TSSOP - 1.2 mm max height PWP0024B\nPLASTIC SMALL OUTLINE\nNOTES:  1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not    exceed 0.15 mm per side.4. Reference JEDEC registration MO-153.5. Features may not be present and may vary.PowerPAD is a trademark of Texas Instruments.TM\n124\n0.1 CA B1312PIN 1 IDAREASEATING PLANE\n0.1C\n SEE DETAIL A\nDETAIL A\nTYPICALSCALE  2.200\nEXPOSEDTHERMAL PAD\nwww.ti.comEXAMPLE BOARD LAYOUT\n(5.8)\n0.05 MAX\nALL AROUND0.05 MINALL AROUND24X (1.5)\n24X (0.45)\n22X (0.65)(3.4)\nNOTE 9\n(7.8)\nNOTE 9(2.4)\n(5.16)\n( ) TYP\nVIA0.2\n(1) TYP(1.1)\nTYP(R )\nTYP0.05\n4222709/A   02/2016PowerPAD     TSSOP - 1.2 mm max height PWP0024B\nPLASTIC SMALL OUTLINE\nSYMM\nSYMMSEE DETAILS\nLAND PATTERN EXAMPLE\nSCALE:10X1\n12 1324\nMETAL COVEREDBY SOLDER MASKSOLDER MASKDEFINED PADTM\nNOTES: (continued) 6. Publication IPC-7351 may have alternate designs. 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site. 8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature    numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).9. Size of metal pad may vary due to creepage requirement. METAL SOLDER MASKOPENING\nNON SOLDER MASK\nDEFINED\nSOLDER MASK DETAILS\nPADS 1-24SOLDER MASK\nDEFINEDSOLDER MASKMETAL UNDERSOLDER MASKOPENING\nwww.ti.comEXAMPLE STENCIL DESIGN\n24X (1.5)\n24X (0.45)(2.4)\n(5.16)\nBASED ON\n0.125 THICK\nSTENCIL\n22X (0.65)(R ) TYP0.05\n(5.8)\n4222709/A   02/2016PowerPAD     TSSOP - 1.2 mm max height PWP0024B\nPLASTIC SMALL OUTLINE\n2.03 X 4.36 0.1752.19 X 4.71 0.152.4 X 5.16 (SHOWN) 0.1252.68 X 5.77 0.1SOLDER STENCIL\nOPENINGSTENCIL\nTHICKNESS\nNOTES: (continued)\n 10. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate      design recommendations.   11. Board assembly site may have different recommendations for stencil design. TM\nSYMMSYMM1\n12 1324BASED ON\n0.125 THICK\nSTENCIL\nBY SOLDER MASKMETAL COVEREDSEE TABLE FORDIFFERENT OPENINGSFOR OTHER STENCILTHICKNESSES\nSOLDER PASTE EXAMPLE\nEXPOSED PAD\n100% PRINTED SOLDER COVERAGE BY AREA\nSCALE:10X\nGENERIC PACKAGE VIEW\nImages above are just a representation of the package family, actual package may vary.\nRefer to the product data sheet for package details.RGE 24 VQFN - 1 mm max height\nPLASTIC QUAD FLATPACK - NO LEAD\n4204104/H\n\nwww.ti.comPACKAGE OUTLINE\nC\nSEE TERMINAL\nDETAIL\n24X 0.3\n0.22.45 0.1\n24X 0.50.31 MAX\n(0.2) TYP0.050.00\n20X 0.52X\n2.52X 2.5A4.13.9 B\n4.13.9\n0.30.20.50.3VQFN - 1 mm max height RGE0024B\nPLASTIC QUAD FLATPACK - NO LEAD\n4219013/A   05/2017PIN 1 INDEX AREA\n0.08 CSEATING PLANE\n16 13\n187 12\n24 19\n(OPTIONAL)PIN 1 ID0.1 C A B\n0.05EXPOSEDTHERMAL PAD\n25 SYMM\nSYMM\nNOTES: 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.SCALE  3.000\nDETAIL\nOPTIONAL TERMINAL\nTYPICAL\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.07 MIN\nALL AROUND0.07 MAX\nALL AROUND24X (0.25)24X (0.6)\n(0.2) TYP\nVIA20X (0.5)(3.8)\n(3.8)(2.45)\n(R0.05)\nTYP\n(0.975) TYPVQFN - 1 mm max height RGE0024B\nPLASTIC QUAD FLATPACK - NO LEAD\n4219013/A   05/2017SYMM\n1\n6\n7 12131819 24\nSYMM\nLAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE:15X\nNOTES: (continued)\n 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature    number SLUA271 (www.ti.com/lit/slua271).5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown    on this view. It is recommended that vias under paste be filled, plugged or tented.25\nSOLDER MASKOPENING\nMETAL UNDERSOLDER MASK\nSOLDER MASK\nDEFINEDEXPOSED\nMETALMETAL\nSOLDER MASKOPENING\nSOLDER MASK DETAILSNON SOLDER MASK\nDEFINED\n(PREFERRED)EXPOSED\nMETAL\nwww.ti.comEXAMPLE STENCIL DESIGN\n24X (0.6)\n24X (0.25)\n20X (0.5)\n(3.8)(3.8)4X ( 1.08)\n(0.64)\nTYP(0.64) TYP\n(R0.05) TYPVQFN - 1 mm max height RGE0024B\nPLASTIC QUAD FLATPACK - NO LEAD\n4219013/A   05/2017\nNOTES: (continued)\n 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate   design recommendations.  25\nSYMMMETALTYP\nSOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\n \nEXPOSED PAD 25\n78% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE\nSCALE:20XSYMM1\n6\n7 12131819 24\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 2, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: TPS65100PWPR

#### Key Characteristics and Specifications:
- **Voltage Ratings:**
  - Input Voltage Range: 2.7 V to 5.8 V
  - Boost Converter Output Voltage (VO1): Up to 15 V
  - Negative Charge Pump Output Voltage (VO2): Down to -12 V
  - Positive Charge Pump Output Voltage (VO3): Up to 30 V
  - Auxiliary Linear Regulator Output Voltage (VO4): 3.3 V

- **Current Ratings:**
  - Boost Converter Output Current (VO1): Up to 350 mA
  - Negative Charge Pump Output Current (VO2): Up to 20 mA
  - Positive Charge Pump Output Current (VO3): Up to 20 mA
  - Linear Regulator Output Current (VO4): Up to 1.6 A (depending on version)

- **Power Consumption:**
  - Quiescent Current (VIN): 0.7 mA (typical, boost converter not switching)
  - Shutdown Current: 1 µA to 10 µA

- **Operating Temperature Range:**
  - -40 °C to 85 °C

- **Package Type:**
  - Available in HTSSOP-24 and VQFN-24 packages

- **Special Features:**
  - Integrated VCOM buffer
  - Internal soft start and power-on sequencing
  - Fault detection for all outputs (TPS65100/05)
  - Thermal shutdown protection
  - Virtual synchronous converter technology in the boost converter

- **Moisture Sensitive Level (MSL):**
  - MSL Level 2, according to JEDEC J-STD-020E

#### Description:
The TPS65100PWPR is a highly integrated power management solution designed for thin-film transistor (TFT) LCD displays. It features a boost converter, negative and positive charge pumps, and an auxiliary linear regulator, making it suitable for applications requiring multiple voltage outputs. The device is capable of generating the necessary voltages for driving LCD panels, including the VCOM buffer for the LCD backplane.

#### Typical Applications:
- **TFT LCD Displays:** Used in notebooks, monitors, portable DVD players, tablet PCs, car navigation systems, and industrial displays.
- **Power Management:** Provides all three voltages required for TFT LCD displays, ensuring efficient power distribution and management.
- **Signal Processing:** The integrated VCOM buffer is essential for driving the LCD backplane, ensuring proper signal integrity and display performance.

This component is ideal for designers looking for a compact and efficient solution for powering LCD displays in various portable and stationary applications.