Release 14.5 - xst P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.20 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.20 secs
 
--> Reading design: tp.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "tp.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "tp"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : tp
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/FedeA/Facu/Sistemas Digitales/workspace/sistemas-digitales/TP2/TP2/contador.vhd" in Library work.
Architecture behavioral of Entity counter is up to date.
Compiling vhdl file "C:/Users/FedeA/Facu/Sistemas Digitales/workspace/sistemas-digitales/TP2/TP2/char_rom.vhd" in Library work.
Architecture p of Entity char_rom is up to date.
Compiling vhdl file "C:/Users/FedeA/Facu/Sistemas Digitales/workspace/sistemas-digitales/TP2/TP2/dff.vhd" in Library work.
Architecture behavioral of Entity dff is up to date.
Compiling vhdl file "C:/Users/FedeA/Facu/Sistemas Digitales/workspace/sistemas-digitales/TP2/TP2/cont_bcd.vhd" in Library work.
Architecture behavioral of Entity cont_bcd is up to date.
Compiling vhdl file "C:/Users/FedeA/Facu/Sistemas Digitales/workspace/sistemas-digitales/TP2/TP2/register.vhd" in Library work.
Architecture behavioral of Entity reg4 is up to date.
Compiling vhdl file "C:/Users/FedeA/Facu/Sistemas Digitales/workspace/sistemas-digitales/TP2/TP2/anodos.vhd" in Library work.
Architecture behavioral of Entity bits_to_an is up to date.
Compiling vhdl file "C:/Users/FedeA/Facu/Sistemas Digitales/workspace/sistemas-digitales/TP2/TP2/multiplexor.vhd" in Library work.
Architecture behavioral of Entity mux2 is up to date.
Compiling vhdl file "C:/Users/FedeA/Facu/Sistemas Digitales/workspace/sistemas-digitales/TP2/TP2/bcd7seg.vhd" in Library work.
Architecture behavioral of Entity bcd_to_7seg is up to date.
Compiling vhdl file "C:/Users/FedeA/Facu/Sistemas Digitales/workspace/sistemas-digitales/TP2/TP2/generador.vhd" in Library work.
Architecture beh of Entity generador is up to date.
Compiling vhdl file "C:/Users/FedeA/Facu/Sistemas Digitales/workspace/sistemas-digitales/TP2/TP2/ctrl_disp.vhd" in Library work.
Architecture behavioral of Entity disp_ctrl is up to date.
Compiling vhdl file "C:/Users/FedeA/Facu/Sistemas Digitales/workspace/sistemas-digitales/TP2/TP2/sigma.vhd" in Library work.
Entity <sigma> compiled.
Entity <sigma> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/Users/FedeA/Facu/Sistemas Digitales/workspace/sistemas-digitales/TP2/TP2/vga_ctrl.vhd" in Library work.
Architecture vga_ctrl_arq of Entity vga_ctrl is up to date.
Compiling vhdl file "C:/Users/FedeA/Facu/Sistemas Digitales/workspace/sistemas-digitales/TP2/TP2/topunit.vhd" in Library work.
Architecture behavioral of Entity tp is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <tp> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <disp_ctrl> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <sigma> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <vga_ctrl> in library <work> (architecture <vga_ctrl_arq>).

Analyzing hierarchy for entity <counter> in library <work> (architecture <Behavioral>) with generics.
	N = 2

Analyzing hierarchy for entity <bits_to_an> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <mux2> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <bcd_to_7seg> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <generador> in library <work> (architecture <Beh>) with generics.
	N = 50000

Analyzing hierarchy for entity <dff> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <cont_bcd> in library <work> (architecture <Behavioral>) with generics.
	M = 8

Analyzing hierarchy for entity <reg4> in library <work> (architecture <Behavioral>) with generics.
	N = 4

Analyzing hierarchy for entity <Char_ROM> in library <work> (architecture <p>) with generics.
	M = 3
	N = 6
	W = 8

Analyzing hierarchy for entity <counter> in library <work> (architecture <Behavioral>) with generics.
	N = 4


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <tp> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "C:/Users/FedeA/Facu/Sistemas Digitales/workspace/sistemas-digitales/TP2/TP2/topunit.vhd" line 35: Unconnected output port 'pixel_row' of component 'vga_ctrl'.
WARNING:Xst:753 - "C:/Users/FedeA/Facu/Sistemas Digitales/workspace/sistemas-digitales/TP2/TP2/topunit.vhd" line 35: Unconnected output port 'pixel_col' of component 'vga_ctrl'.
Entity <tp> analyzed. Unit <tp> generated.

Analyzing Entity <disp_ctrl> in library <work> (Architecture <Behavioral>).
WARNING:Xst:753 - "C:/Users/FedeA/Facu/Sistemas Digitales/workspace/sistemas-digitales/TP2/TP2/ctrl_disp.vhd" line 19: Unconnected output port 'over' of component 'counter'.
Entity <disp_ctrl> analyzed. Unit <disp_ctrl> generated.

Analyzing generic Entity <counter.1> in library <work> (Architecture <Behavioral>).
	N = 2
Entity <counter.1> analyzed. Unit <counter.1> generated.

Analyzing Entity <bits_to_an> in library <work> (Architecture <Behavioral>).
INFO:Xst:1561 - "C:/Users/FedeA/Facu/Sistemas Digitales/workspace/sistemas-digitales/TP2/TP2/anodos.vhd" line 17: Mux is complete : default of case is discarded
Entity <bits_to_an> analyzed. Unit <bits_to_an> generated.

Analyzing Entity <mux2> in library <work> (Architecture <Behavioral>).
INFO:Xst:1561 - "C:/Users/FedeA/Facu/Sistemas Digitales/workspace/sistemas-digitales/TP2/TP2/multiplexor.vhd" line 20: Mux is complete : default of case is discarded
Entity <mux2> analyzed. Unit <mux2> generated.

Analyzing Entity <bcd_to_7seg> in library <work> (Architecture <Behavioral>).
Entity <bcd_to_7seg> analyzed. Unit <bcd_to_7seg> generated.

Analyzing generic Entity <generador> in library <work> (Architecture <Beh>).
	N = 50000
Entity <generador> analyzed. Unit <generador> generated.

Analyzing Entity <sigma> in library <work> (Architecture <Behavioral>).
Entity <sigma> analyzed. Unit <sigma> generated.

Analyzing Entity <dff> in library <work> (Architecture <Behavioral>).
Entity <dff> analyzed. Unit <dff> generated.

Analyzing generic Entity <cont_bcd> in library <work> (Architecture <Behavioral>).
	M = 8
Entity <cont_bcd> analyzed. Unit <cont_bcd> generated.

Analyzing generic Entity <counter.2> in library <work> (Architecture <Behavioral>).
	N = 4
Entity <counter.2> analyzed. Unit <counter.2> generated.

Analyzing generic Entity <reg4> in library <work> (Architecture <Behavioral>).
	N = 4
Entity <reg4> analyzed. Unit <reg4> generated.

Analyzing Entity <vga_ctrl> in library <work> (Architecture <vga_ctrl_arq>).
WARNING:Xst:819 - "C:/Users/FedeA/Facu/Sistemas Digitales/workspace/sistemas-digitales/TP2/TP2/vga_ctrl.vhd" line 131: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <bcd3>, <bcd2>, <bcd1>, <rom_out>, <vidon>
Entity <vga_ctrl> analyzed. Unit <vga_ctrl> generated.

Analyzing generic Entity <Char_ROM> in library <work> (Architecture <p>).
	M = 3
	N = 6
	W = 8
WARNING:Xst:790 - "C:/Users/FedeA/Facu/Sistemas Digitales/workspace/sistemas-digitales/TP2/TP2/char_rom.vhd" line 191: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1433 - Contents of array <RAM> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
Entity <Char_ROM> analyzed. Unit <Char_ROM> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <counter_1>.
    Related source file is "C:/Users/FedeA/Facu/Sistemas Digitales/workspace/sistemas-digitales/TP2/TP2/contador.vhd".
    Found 1-bit register for signal <over>.
    Found 2-bit up counter for signal <salida>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <counter_1> synthesized.


Synthesizing Unit <bits_to_an>.
    Related source file is "C:/Users/FedeA/Facu/Sistemas Digitales/workspace/sistemas-digitales/TP2/TP2/anodos.vhd".
    Found 1-of-4 decoder for signal <anodos>.
    Summary:
	inferred   1 Decoder(s).
Unit <bits_to_an> synthesized.


Synthesizing Unit <mux2>.
    Related source file is "C:/Users/FedeA/Facu/Sistemas Digitales/workspace/sistemas-digitales/TP2/TP2/multiplexor.vhd".
    Found 4-bit 4-to-1 multiplexer for signal <output>.
    Summary:
	inferred   4 Multiplexer(s).
Unit <mux2> synthesized.


Synthesizing Unit <bcd_to_7seg>.
    Related source file is "C:/Users/FedeA/Facu/Sistemas Digitales/workspace/sistemas-digitales/TP2/TP2/bcd7seg.vhd".
    Found 16x8-bit ROM for signal <seg7>.
    Summary:
	inferred   1 ROM(s).
Unit <bcd_to_7seg> synthesized.


Synthesizing Unit <generador>.
    Related source file is "C:/Users/FedeA/Facu/Sistemas Digitales/workspace/sistemas-digitales/TP2/TP2/generador.vhd".
    Found 1-bit register for signal <over>.
    Found 16-bit up counter for signal <salida>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <generador> synthesized.


Synthesizing Unit <dff>.
    Related source file is "C:/Users/FedeA/Facu/Sistemas Digitales/workspace/sistemas-digitales/TP2/TP2/dff.vhd".
    Found 1-bit register for signal <q>.
    Found 1-bit register for signal <nq>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <dff> synthesized.


Synthesizing Unit <reg4>.
    Related source file is "C:/Users/FedeA/Facu/Sistemas Digitales/workspace/sistemas-digitales/TP2/TP2/register.vhd".
    Found 4-bit register for signal <q_out>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <reg4> synthesized.


Synthesizing Unit <counter_2>.
    Related source file is "C:/Users/FedeA/Facu/Sistemas Digitales/workspace/sistemas-digitales/TP2/TP2/contador.vhd".
    Found 1-bit register for signal <over>.
    Found 4-bit up counter for signal <salida>.
    Found 4-bit comparator equal for signal <salida$cmp_eq0000> created at line 28.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <counter_2> synthesized.


Synthesizing Unit <Char_ROM>.
    Related source file is "C:/Users/FedeA/Facu/Sistemas Digitales/workspace/sistemas-digitales/TP2/TP2/char_rom.vhd".
WARNING:Xst:646 - Signal <char_addr_aux<8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1781 - Signal <RAM> is used but never assigned. Tied to default value.
    Found 256x8-bit ROM for signal <rom_out$varindex0000> created at line 191.
    Found 1-bit 8-to-1 multiplexer for signal <rom_out>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Multiplexer(s).
Unit <Char_ROM> synthesized.


Synthesizing Unit <disp_ctrl>.
    Related source file is "C:/Users/FedeA/Facu/Sistemas Digitales/workspace/sistemas-digitales/TP2/TP2/ctrl_disp.vhd".
Unit <disp_ctrl> synthesized.


Synthesizing Unit <vga_ctrl>.
    Related source file is "C:/Users/FedeA/Facu/Sistemas Digitales/workspace/sistemas-digitales/TP2/TP2/vga_ctrl.vhd".
WARNING:Xst:647 - Input <bcd0> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <blu_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <red_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <grn_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:737 - Found 6-bit latch for signal <char_address>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 1-bit register for signal <clkdiv_flag>.
    Found 10-bit up counter for signal <hc>.
    Found 10-bit comparator less for signal <hs$cmp_lt0000> created at line 119.
    Found 10-bit subtractor for signal <pixel_col$addsub0000> created at line 122.
    Found 10-bit subtractor for signal <pixel_row$addsub0000> created at line 123.
    Found 10-bit up counter for signal <vc>.
    Found 10-bit comparator greater for signal <vidon$cmp_gt0000> created at line 126.
    Found 10-bit comparator greater for signal <vidon$cmp_gt0001> created at line 126.
    Found 10-bit comparator less for signal <vidon$cmp_lt0000> created at line 126.
    Found 10-bit comparator less for signal <vidon$cmp_lt0001> created at line 126.
    Found 10-bit comparator less for signal <vs$cmp_lt0000> created at line 120.
    Found 1-bit register for signal <vsenable>.
    Summary:
	inferred   2 Counter(s).
	inferred   2 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   6 Comparator(s).
Unit <vga_ctrl> synthesized.


Synthesizing Unit <cont_bcd>.
    Related source file is "C:/Users/FedeA/Facu/Sistemas Digitales/workspace/sistemas-digitales/TP2/TP2/cont_bcd.vhd".
WARNING:Xst:646 - Signal <en_x<6>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <en_x<7>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <cont_bcd> synthesized.


Synthesizing Unit <sigma>.
    Related source file is "C:/Users/FedeA/Facu/Sistemas Digitales/workspace/sistemas-digitales/TP2/TP2/sigma.vhd".
WARNING:Xst:646 - Signal <ov_periodo> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ov_medido> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ot2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ot1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ot0> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <od2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <od1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <od0> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Register <rst_per> equivalent to <rst_medido> has been removed
    Found 1-bit register for signal <fin_per>.
    Found 1-bit register for signal <rst_medido>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <sigma> synthesized.


Synthesizing Unit <tp>.
    Related source file is "C:/Users/FedeA/Facu/Sistemas Digitales/workspace/sistemas-digitales/TP2/TP2/topunit.vhd".
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <en> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <tp> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 2
 16x8-bit ROM                                          : 1
 256x8-bit ROM                                         : 1
# Adders/Subtractors                                   : 2
 10-bit subtractor                                     : 2
# Counters                                             : 18
 10-bit up counter                                     : 2
 16-bit up counter                                     : 1
 2-bit up counter                                      : 1
 4-bit up counter                                      : 14
# Registers                                            : 26
 1-bit register                                        : 22
 4-bit register                                        : 4
# Latches                                              : 1
 6-bit latch                                           : 1
# Comparators                                          : 20
 10-bit comparator greater                             : 2
 10-bit comparator less                                : 4
 4-bit comparator equal                                : 14
# Multiplexers                                         : 2
 1-bit 8-to-1 multiplexer                              : 1
 4-bit 4-to-1 multiplexer                              : 1
# Decoders                                             : 1
 1-of-4 decoder                                        : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <4>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 2
 16x8-bit ROM                                          : 1
 256x8-bit ROM                                         : 1
# Adders/Subtractors                                   : 2
 10-bit subtractor                                     : 2
# Counters                                             : 18
 10-bit up counter                                     : 2
 16-bit up counter                                     : 1
 2-bit up counter                                      : 1
 4-bit up counter                                      : 14
# Registers                                            : 38
 Flip-Flops                                            : 38
# Latches                                              : 1
 6-bit latch                                           : 1
# Comparators                                          : 20
 10-bit comparator greater                             : 2
 10-bit comparator less                                : 4
 4-bit comparator equal                                : 14
# Multiplexers                                         : 2
 1-bit 8-to-1 multiplexer                              : 1
 4-bit 4-to-1 multiplexer                              : 1
# Decoders                                             : 1
 1-of-4 decoder                                        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <char_address_4> in Unit <vga_ctrl> is equivalent to the following FF/Latch, which will be removed : <char_address_5> 
WARNING:Xst:1710 - FF/Latch <char_address_4> (without init value) has a constant value of 0 in block <vga_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <u_c6/over> of sequential type is unconnected in block <cont_bcd>.
WARNING:Xst:2677 - Node <ctrl_disp/cont_2b_unit/over> of sequential type is unconnected in block <tp>.

Optimizing unit <tp> ...

Optimizing unit <vga_ctrl> ...

Optimizing unit <cont_bcd> ...

Optimizing unit <sigma> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block tp, actual ratio is 3.
FlipFlop vga_unit/vc_1 has been replicated 1 time(s)
FlipFlop vga_unit/vc_2 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 131
 Flip-Flops                                            : 131

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : tp.ngr
Top Level Output File Name         : tp
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 27

Cell Usage :
# BELS                             : 360
#      GND                         : 1
#      INV                         : 19
#      LUT1                        : 33
#      LUT2                        : 17
#      LUT2_L                      : 6
#      LUT3                        : 53
#      LUT3_L                      : 1
#      LUT4                        : 120
#      LUT4_D                      : 9
#      LUT4_L                      : 1
#      MUXCY                       : 39
#      MUXF5                       : 18
#      MUXF6                       : 4
#      MUXF7                       : 2
#      VCC                         : 1
#      XORCY                       : 36
# FlipFlops/Latches                : 135
#      FDC                         : 12
#      FDCE                        : 72
#      FDE                         : 1
#      FDR                         : 21
#      FDRE                        : 24
#      FDS                         : 1
#      LD                          : 4
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 25
#      IBUF                        : 2
#      OBUF                        : 23
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                      137  out of   4656     2%  
 Number of Slice Flip Flops:            134  out of   9312     1%  
 Number of 4 input LUTs:                259  out of   9312     2%  
 Number of IOs:                          27
 Number of bonded IOBs:                  26  out of    232    11%  
    IOB Flip Flops:                       1
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------+---------------------------------+-------+
Clock Signal                           | Clock buffer(FF name)           | Load  |
---------------------------------------+---------------------------------+-------+
clk                                    | BUFGP                           | 131   |
vga_unit/hay_char(vga_unit/hay_char1:O)| NONE(*)(vga_unit/char_address_3)| 4     |
---------------------------------------+---------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
----------------------------------------------------------------------+-------------------------------------------+-------+
Control Signal                                                        | Buffer(FF name)                           | Load  |
----------------------------------------------------------------------+-------------------------------------------+-------+
sigma_unit/cont_per_unit/reset(sigma_unit/cont_per_unit/reset97:O)    | NONE(sigma_unit/cont_per_unit/u_c0/over)  | 34    |
sigma_unit/cont_sigma_unit/reset(sigma_unit/cont_sigma_unit/reset97:O)| NONE(sigma_unit/cont_sigma_unit/u_c0/over)| 34    |
rst_sd                                                                | IBUF                                      | 16    |
----------------------------------------------------------------------+-------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 5.338ns (Maximum Frequency: 187.336MHz)
   Minimum input arrival time before clock: 3.197ns
   Maximum output required time after clock: 13.087ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 5.338ns (frequency: 187.336MHz)
  Total number of paths / destination ports: 1190 / 262
-------------------------------------------------------------------------
Delay:               5.338ns (Levels of Logic = 4)
  Source:            sigma_unit/cont_per_unit/u_c5/salida_3 (FF)
  Destination:       sigma_unit/fin_per (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: sigma_unit/cont_per_unit/u_c5/salida_3 to sigma_unit/fin_per
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.591   0.762  sigma_unit/cont_per_unit/u_c5/salida_3 (sigma_unit/cont_per_unit/u_c5/salida_3)
     LUT4:I0->O            2   0.704   0.451  sigma_unit/fin_per_cmp_eq00011 (sigma_unit/fin_per_cmp_eq0001)
     LUT4:I3->O            1   0.704   0.000  sigma_unit/fin_per_not0001_wg_lut<4> (sigma_unit/fin_per_not0001_wg_lut<4>)
     MUXCY:S->O            1   0.464   0.000  sigma_unit/fin_per_not0001_wg_cy<4> (sigma_unit/fin_per_not0001_wg_cy<4>)
     MUXCY:CI->O           1   0.331   0.420  sigma_unit/fin_per_not0001_wg_cy<5> (sigma_unit/fin_per_not0001)
     FDR:R                     0.911          sigma_unit/fin_per
    ----------------------------------------
    Total                      5.338ns (3.705ns logic, 1.633ns route)
                                       (69.4% logic, 30.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              3.197ns (Levels of Logic = 1)
  Source:            rst_sd (PAD)
  Destination:       sigma_unit/dff_unit/nq (FF)
  Destination Clock: clk rising

  Data Path: rst_sd to sigma_unit/dff_unit/nq
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            18   1.218   1.068  rst_sd_IBUF (rst_sd_IBUF)
     FDS:S                     0.911          sigma_unit/dff_unit/nq
    ----------------------------------------
    Total                      3.197ns (2.129ns logic, 1.068ns route)
                                       (66.6% logic, 33.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 1537 / 22
-------------------------------------------------------------------------
Offset:              13.087ns (Levels of Logic = 8)
  Source:            vga_unit/vc_4 (FF)
  Destination:       grn_o<2> (PAD)
  Source Clock:      clk rising

  Data Path: vga_unit/vc_4 to grn_o<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.591   0.706  vga_unit/vc_4 (vga_unit/vc_4)
     LUT4:I0->O            3   0.704   0.706  vga_unit/vc_and000022 (vga_unit/N48)
     LUT4:I0->O            1   0.704   0.000  vga_unit/char_address_and000021 (vga_unit/char_address_and00002)
     MUXF5:I0->O           3   0.321   0.706  vga_unit/char_address_and00002_f5 (vga_unit/N45)
     LUT4:I0->O            5   0.704   0.637  vga_unit/char_address_and0000 (vga_unit/char_address_and0000)
     LUT4:I3->O            5   0.704   0.668  vga_unit/hay_char1 (vga_unit/hay_char)
     LUT4:I2->O            1   0.704   0.499  vga_unit/blu_o_and0000164 (vga_unit/blu_o_and0000164)
     LUT4:I1->O            8   0.704   0.757  vga_unit/blu_o_and0000194 (blu_o_0_OBUF)
     OBUF:I->O                 3.272          grn_o_2_OBUF (grn_o<2>)
    ----------------------------------------
    Total                     13.087ns (8.408ns logic, 4.679ns route)
                                       (64.2% logic, 35.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'vga_unit/hay_char'
  Total number of paths / destination ports: 584 / 8
-------------------------------------------------------------------------
Offset:              12.238ns (Levels of Logic = 8)
  Source:            vga_unit/char_address_0 (LATCH)
  Destination:       grn_o<2> (PAD)
  Source Clock:      vga_unit/hay_char falling

  Data Path: vga_unit/char_address_0 to grn_o<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              28   0.676   1.436  vga_unit/char_address_0 (vga_unit/char_address_0)
     LUT3:I0->O            2   0.704   0.526  vga_unit/char_rom_unit/Mrom_rom_out_varindex000011 (vga_unit/char_rom_unit/Mrom_rom_out_varindex00001)
     LUT3:I1->O            1   0.704   0.000  vga_unit/char_rom_unit/Mmux_rom_out_13 (vga_unit/char_rom_unit/Mmux_rom_out_13)
     MUXF5:I0->O           1   0.321   0.499  vga_unit/char_rom_unit/Mmux_rom_out_11_f5 (vga_unit/char_rom_unit/Mmux_rom_out_11_f5)
     LUT4:I1->O            1   0.704   0.455  vga_unit/hc<0>1 (vga_unit/hc<0>1)
     LUT3:I2->O            1   0.704   0.000  vga_unit/char_rom_unit/Mmux_rom_out_3 (vga_unit/char_rom_unit/Mmux_rom_out_3)
     MUXF5:I1->O           1   0.321   0.455  vga_unit/char_rom_unit/Mmux_rom_out_2_f5 (vga_unit/rom_out1)
     LUT4:I2->O            8   0.704   0.757  vga_unit/blu_o_and0000194 (blu_o_0_OBUF)
     OBUF:I->O                 3.272          grn_o_2_OBUF (grn_o<2>)
    ----------------------------------------
    Total                     12.238ns (8.110ns logic, 4.128ns route)
                                       (66.3% logic, 33.7% route)

=========================================================================


Total REAL time to Xst completion: 10.00 secs
Total CPU time to Xst completion: 9.38 secs
 
--> 

Total memory usage is 244848 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   28 (   0 filtered)
Number of infos    :    6 (   0 filtered)

