TimeQuest Timing Analyzer report for top_level_2
Fri Jun 01 02:30:40 2018
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Setup: 'clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1]'
 14. Slow 1200mV 85C Model Setup: 'user_addr_control[16]'
 15. Slow 1200mV 85C Model Setup: 'processor:Processor|state_machine:SM|STATE[1]'
 16. Slow 1200mV 85C Model Setup: 'in_Clock'
 17. Slow 1200mV 85C Model Setup: 'debouncer:clock_mode_button|button_out'
 18. Slow 1200mV 85C Model Hold: 'user_addr_control[16]'
 19. Slow 1200mV 85C Model Hold: 'clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1]'
 20. Slow 1200mV 85C Model Hold: 'clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0]'
 21. Slow 1200mV 85C Model Hold: 'processor:Processor|state_machine:SM|STATE[1]'
 22. Slow 1200mV 85C Model Hold: 'in_Clock'
 23. Slow 1200mV 85C Model Hold: 'debouncer:clock_mode_button|button_out'
 24. Slow 1200mV 85C Model Minimum Pulse Width: 'user_addr_control[16]'
 25. Slow 1200mV 85C Model Minimum Pulse Width: 'debouncer:clock_mode_button|button_out'
 26. Slow 1200mV 85C Model Minimum Pulse Width: 'processor:Processor|state_machine:SM|STATE[1]'
 27. Slow 1200mV 85C Model Minimum Pulse Width: 'in_Clock'
 28. Slow 1200mV 85C Model Minimum Pulse Width: 'clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0]'
 29. Slow 1200mV 85C Model Minimum Pulse Width: 'clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1]'
 30. Setup Times
 31. Hold Times
 32. Clock to Output Times
 33. Minimum Clock to Output Times
 34. Propagation Delay
 35. Minimum Propagation Delay
 36. Slow 1200mV 85C Model Metastability Summary
 37. Slow 1200mV 0C Model Fmax Summary
 38. Slow 1200mV 0C Model Setup Summary
 39. Slow 1200mV 0C Model Hold Summary
 40. Slow 1200mV 0C Model Recovery Summary
 41. Slow 1200mV 0C Model Removal Summary
 42. Slow 1200mV 0C Model Minimum Pulse Width Summary
 43. Slow 1200mV 0C Model Setup: 'clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0]'
 44. Slow 1200mV 0C Model Setup: 'user_addr_control[16]'
 45. Slow 1200mV 0C Model Setup: 'clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1]'
 46. Slow 1200mV 0C Model Setup: 'processor:Processor|state_machine:SM|STATE[1]'
 47. Slow 1200mV 0C Model Setup: 'in_Clock'
 48. Slow 1200mV 0C Model Setup: 'debouncer:clock_mode_button|button_out'
 49. Slow 1200mV 0C Model Hold: 'user_addr_control[16]'
 50. Slow 1200mV 0C Model Hold: 'clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1]'
 51. Slow 1200mV 0C Model Hold: 'clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0]'
 52. Slow 1200mV 0C Model Hold: 'processor:Processor|state_machine:SM|STATE[1]'
 53. Slow 1200mV 0C Model Hold: 'in_Clock'
 54. Slow 1200mV 0C Model Hold: 'debouncer:clock_mode_button|button_out'
 55. Slow 1200mV 0C Model Minimum Pulse Width: 'user_addr_control[16]'
 56. Slow 1200mV 0C Model Minimum Pulse Width: 'debouncer:clock_mode_button|button_out'
 57. Slow 1200mV 0C Model Minimum Pulse Width: 'processor:Processor|state_machine:SM|STATE[1]'
 58. Slow 1200mV 0C Model Minimum Pulse Width: 'in_Clock'
 59. Slow 1200mV 0C Model Minimum Pulse Width: 'clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0]'
 60. Slow 1200mV 0C Model Minimum Pulse Width: 'clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1]'
 61. Setup Times
 62. Hold Times
 63. Clock to Output Times
 64. Minimum Clock to Output Times
 65. Propagation Delay
 66. Minimum Propagation Delay
 67. Slow 1200mV 0C Model Metastability Summary
 68. Fast 1200mV 0C Model Setup Summary
 69. Fast 1200mV 0C Model Hold Summary
 70. Fast 1200mV 0C Model Recovery Summary
 71. Fast 1200mV 0C Model Removal Summary
 72. Fast 1200mV 0C Model Minimum Pulse Width Summary
 73. Fast 1200mV 0C Model Setup: 'clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0]'
 74. Fast 1200mV 0C Model Setup: 'user_addr_control[16]'
 75. Fast 1200mV 0C Model Setup: 'clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1]'
 76. Fast 1200mV 0C Model Setup: 'processor:Processor|state_machine:SM|STATE[1]'
 77. Fast 1200mV 0C Model Setup: 'in_Clock'
 78. Fast 1200mV 0C Model Setup: 'debouncer:clock_mode_button|button_out'
 79. Fast 1200mV 0C Model Hold: 'user_addr_control[16]'
 80. Fast 1200mV 0C Model Hold: 'clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1]'
 81. Fast 1200mV 0C Model Hold: 'clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0]'
 82. Fast 1200mV 0C Model Hold: 'processor:Processor|state_machine:SM|STATE[1]'
 83. Fast 1200mV 0C Model Hold: 'in_Clock'
 84. Fast 1200mV 0C Model Hold: 'debouncer:clock_mode_button|button_out'
 85. Fast 1200mV 0C Model Minimum Pulse Width: 'user_addr_control[16]'
 86. Fast 1200mV 0C Model Minimum Pulse Width: 'debouncer:clock_mode_button|button_out'
 87. Fast 1200mV 0C Model Minimum Pulse Width: 'processor:Processor|state_machine:SM|STATE[1]'
 88. Fast 1200mV 0C Model Minimum Pulse Width: 'in_Clock'
 89. Fast 1200mV 0C Model Minimum Pulse Width: 'clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0]'
 90. Fast 1200mV 0C Model Minimum Pulse Width: 'clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1]'
 91. Setup Times
 92. Hold Times
 93. Clock to Output Times
 94. Minimum Clock to Output Times
 95. Propagation Delay
 96. Minimum Propagation Delay
 97. Fast 1200mV 0C Model Metastability Summary
 98. Multicorner Timing Analysis Summary
 99. Setup Times
100. Hold Times
101. Clock to Output Times
102. Minimum Clock to Output Times
103. Propagation Delay
104. Minimum Propagation Delay
105. Board Trace Model Assignments
106. Input Transition Times
107. Signal Integrity Metrics (Slow 1200mv 0c Model)
108. Signal Integrity Metrics (Slow 1200mv 85c Model)
109. Signal Integrity Metrics (Fast 1200mv 0c Model)
110. Setup Transfers
111. Hold Transfers
112. Report TCCS
113. Report RSKM
114. Unconstrained Paths
115. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 15.0.0 Build 145 04/22/2015 SJ Full Version ;
; Revision Name      ; top_level_2                                         ;
; Device Family      ; Cyclone IV E                                        ;
; Device Name        ; EP4CE115F29C7                                       ;
; Timing Models      ; Final                                               ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Enabled                                             ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.31        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  31.3%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------------------------------------+-----------+---------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-------------------------------------------------------------------------+---------------------------------------------------------------------------+
; Clock Name                                                            ; Type      ; Period  ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                                                  ; Targets                                                                   ;
+-----------------------------------------------------------------------+-----------+---------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-------------------------------------------------------------------------+---------------------------------------------------------------------------+
; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 40.000  ; 25.0 MHz   ; 0.000 ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; in_Clock ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|inclk[0] ; { clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] } ;
; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 100.000 ; 10.0 MHz   ; 0.000 ; 50.000 ; 50.00      ; 5         ; 1           ;       ;        ;           ;            ; false    ; in_Clock ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|inclk[0] ; { clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] } ;
; debouncer:clock_mode_button|button_out                                ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                                         ; { debouncer:clock_mode_button|button_out }                                ;
; in_Clock                                                              ; Base      ; 20.000  ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                                         ; { in_Clock }                                                              ;
; processor:Processor|state_machine:SM|STATE[1]                         ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                                         ; { processor:Processor|state_machine:SM|STATE[1] }                         ;
; user_addr_control[16]                                                 ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                                         ; { user_addr_control[16] }                                                 ;
+-----------------------------------------------------------------------+-----------+---------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-------------------------------------------------------------------------+---------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                                     ;
+-------------+-----------------+-----------------------------------------------------------------------+------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                                            ; Note                                           ;
+-------------+-----------------+-----------------------------------------------------------------------+------------------------------------------------+
; 14.22 MHz   ; 14.22 MHz       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;                                                ;
; 14.23 MHz   ; 14.23 MHz       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;                                                ;
; 55.44 MHz   ; 55.44 MHz       ; user_addr_control[16]                                                 ;                                                ;
; 249.07 MHz  ; 249.07 MHz      ; in_Clock                                                              ;                                                ;
; 281.69 MHz  ; 281.69 MHz      ; processor:Processor|state_machine:SM|STATE[1]                         ;                                                ;
; 1164.14 MHz ; 437.64 MHz      ; debouncer:clock_mode_button|button_out                                ; limit due to minimum period restriction (tmin) ;
+-------------+-----------------+-----------------------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                             ;
+-----------------------------------------------------------------------+---------+---------------+
; Clock                                                                 ; Slack   ; End Point TNS ;
+-----------------------------------------------------------------------+---------+---------------+
; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; -25.870 ; -1146.098     ;
; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; -15.211 ; -954.114      ;
; user_addr_control[16]                                                 ; -13.700 ; -94.171       ;
; processor:Processor|state_machine:SM|STATE[1]                         ; -4.349  ; -29.863       ;
; in_Clock                                                              ; -0.719  ; -0.719        ;
; debouncer:clock_mode_button|button_out                                ; 0.141   ; 0.000         ;
+-----------------------------------------------------------------------+---------+---------------+


+------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                             ;
+-----------------------------------------------------------------------+--------+---------------+
; Clock                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------+--------+---------------+
; user_addr_control[16]                                                 ; -2.488 ; -15.475       ;
; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; -0.741 ; -26.764       ;
; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; -0.361 ; -4.087        ;
; processor:Processor|state_machine:SM|STATE[1]                         ; 0.239  ; 0.000         ;
; in_Clock                                                              ; 0.402  ; 0.000         ;
; debouncer:clock_mode_button|button_out                                ; 0.440  ; 0.000         ;
+-----------------------------------------------------------------------+--------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                              ;
+-----------------------------------------------------------------------+--------+---------------+
; Clock                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------+--------+---------------+
; user_addr_control[16]                                                 ; -3.000 ; -184.647      ;
; debouncer:clock_mode_button|button_out                                ; -1.285 ; -2.570        ;
; processor:Processor|state_machine:SM|STATE[1]                         ; 0.390  ; 0.000         ;
; in_Clock                                                              ; 9.755  ; 0.000         ;
; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 19.584 ; 0.000         ;
; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 49.587 ; 0.000         ;
+-----------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                     ;
+---------+---------------------------------------------------+-----------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                         ; To Node                           ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------+-----------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; -25.870 ; processor:Processor|state_machine:SM|PRM[0]       ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.754     ; 35.104     ;
; -25.553 ; processor:Processor|state_machine:SM|PRM_param[0] ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.753     ; 34.788     ;
; -25.541 ; processor:Processor|state_machine:SM|OPR[1]       ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.763     ; 34.766     ;
; -25.501 ; processor:Processor|state_machine:SM|PRM[1]       ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.752     ; 34.737     ;
; -25.456 ; processor:Processor|state_machine:SM|OPR[0]       ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.763     ; 34.681     ;
; -25.292 ; processor:Processor|state_machine:SM|PRM_param[1] ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.753     ; 34.527     ;
; -25.126 ; processor:Processor|state_machine:SM|OPR[2]       ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.754     ; 34.360     ;
; -24.720 ; processor:Processor|state_machine:SM|AWM[0]       ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.754     ; 33.954     ;
; -24.207 ; processor:Processor|state_machine:SM|PRM_param[2] ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.754     ; 33.441     ;
; -23.602 ; processor:Processor|state_machine:SM|PRM[0]       ; processor:Processor|ALU:ALU|AC[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.755     ; 32.835     ;
; -23.285 ; processor:Processor|state_machine:SM|PRM_param[0] ; processor:Processor|ALU:ALU|AC[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.754     ; 32.519     ;
; -23.273 ; processor:Processor|state_machine:SM|OPR[1]       ; processor:Processor|ALU:ALU|AC[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.764     ; 32.497     ;
; -23.233 ; processor:Processor|state_machine:SM|PRM[1]       ; processor:Processor|ALU:ALU|AC[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.753     ; 32.468     ;
; -23.188 ; processor:Processor|state_machine:SM|OPR[0]       ; processor:Processor|ALU:ALU|AC[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.764     ; 32.412     ;
; -23.024 ; processor:Processor|state_machine:SM|PRM_param[1] ; processor:Processor|ALU:ALU|AC[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.754     ; 32.258     ;
; -22.858 ; processor:Processor|state_machine:SM|OPR[2]       ; processor:Processor|ALU:ALU|AC[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.755     ; 32.091     ;
; -22.452 ; processor:Processor|state_machine:SM|AWM[0]       ; processor:Processor|ALU:ALU|AC[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.755     ; 31.685     ;
; -21.939 ; processor:Processor|state_machine:SM|PRM_param[2] ; processor:Processor|ALU:ALU|AC[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.755     ; 31.172     ;
; -21.593 ; processor:Processor|state_machine:SM|PRM[0]       ; processor:Processor|ALU:ALU|AC[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.766     ; 30.815     ;
; -21.276 ; processor:Processor|state_machine:SM|PRM_param[0] ; processor:Processor|ALU:ALU|AC[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.765     ; 30.499     ;
; -21.264 ; processor:Processor|state_machine:SM|OPR[1]       ; processor:Processor|ALU:ALU|AC[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.775     ; 30.477     ;
; -21.224 ; processor:Processor|state_machine:SM|PRM[1]       ; processor:Processor|ALU:ALU|AC[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.764     ; 30.448     ;
; -21.179 ; processor:Processor|state_machine:SM|OPR[0]       ; processor:Processor|ALU:ALU|AC[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.775     ; 30.392     ;
; -21.015 ; processor:Processor|state_machine:SM|PRM_param[1] ; processor:Processor|ALU:ALU|AC[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.765     ; 30.238     ;
; -20.849 ; processor:Processor|state_machine:SM|OPR[2]       ; processor:Processor|ALU:ALU|AC[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.766     ; 30.071     ;
; -20.443 ; processor:Processor|state_machine:SM|AWM[0]       ; processor:Processor|ALU:ALU|AC[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.766     ; 29.665     ;
; -19.930 ; processor:Processor|state_machine:SM|PRM_param[2] ; processor:Processor|ALU:ALU|AC[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.766     ; 29.152     ;
; -19.142 ; processor:Processor|state_machine:SM|PRM[0]       ; processor:Processor|ALU:ALU|AC[3] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.768     ; 28.362     ;
; -18.825 ; processor:Processor|state_machine:SM|PRM_param[0] ; processor:Processor|ALU:ALU|AC[3] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.767     ; 28.046     ;
; -18.813 ; processor:Processor|state_machine:SM|OPR[1]       ; processor:Processor|ALU:ALU|AC[3] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.777     ; 28.024     ;
; -18.773 ; processor:Processor|state_machine:SM|PRM[1]       ; processor:Processor|ALU:ALU|AC[3] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.766     ; 27.995     ;
; -18.728 ; processor:Processor|state_machine:SM|OPR[0]       ; processor:Processor|ALU:ALU|AC[3] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.777     ; 27.939     ;
; -18.564 ; processor:Processor|state_machine:SM|PRM_param[1] ; processor:Processor|ALU:ALU|AC[3] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.767     ; 27.785     ;
; -18.398 ; processor:Processor|state_machine:SM|OPR[2]       ; processor:Processor|ALU:ALU|AC[3] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.768     ; 27.618     ;
; -17.992 ; processor:Processor|state_machine:SM|AWM[0]       ; processor:Processor|ALU:ALU|AC[3] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.768     ; 27.212     ;
; -17.479 ; processor:Processor|state_machine:SM|PRM_param[2] ; processor:Processor|ALU:ALU|AC[3] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.768     ; 26.699     ;
; -16.191 ; processor:Processor|state_machine:SM|PRM[0]       ; processor:Processor|ALU:ALU|AC[4] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.758     ; 25.421     ;
; -15.874 ; processor:Processor|state_machine:SM|PRM_param[0] ; processor:Processor|ALU:ALU|AC[4] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.757     ; 25.105     ;
; -15.862 ; processor:Processor|state_machine:SM|OPR[1]       ; processor:Processor|ALU:ALU|AC[4] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.767     ; 25.083     ;
; -15.822 ; processor:Processor|state_machine:SM|PRM[1]       ; processor:Processor|ALU:ALU|AC[4] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.756     ; 25.054     ;
; -15.777 ; processor:Processor|state_machine:SM|OPR[0]       ; processor:Processor|ALU:ALU|AC[4] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.767     ; 24.998     ;
; -15.613 ; processor:Processor|state_machine:SM|PRM_param[1] ; processor:Processor|ALU:ALU|AC[4] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.757     ; 24.844     ;
; -15.447 ; processor:Processor|state_machine:SM|OPR[2]       ; processor:Processor|ALU:ALU|AC[4] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.758     ; 24.677     ;
; -15.147 ; processor:Processor|state_machine:SM|PRM[0]       ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.031     ; 35.104     ;
; -15.058 ; processor:Processor|reg_DATA:MIDR|d_out[6]        ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.788     ; 34.258     ;
; -15.041 ; processor:Processor|state_machine:SM|AWM[0]       ; processor:Processor|ALU:ALU|AC[4] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.758     ; 24.271     ;
; -14.980 ; processor:Processor|reg_DATA:MIDR|d_out[0]        ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.799     ; 34.169     ;
; -14.844 ; processor:Processor|state_machine:SM|OPR[1]       ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.066     ; 34.766     ;
; -14.830 ; processor:Processor|state_machine:SM|PRM_param[0] ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.030     ; 34.788     ;
; -14.829 ; processor:Processor|reg_DATA:MIDR|d_out[5]        ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.799     ; 34.018     ;
; -14.795 ; processor:Processor|reg_DATA:MIDR|d_out[1]        ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.788     ; 33.995     ;
; -14.778 ; processor:Processor|state_machine:SM|PRM[1]       ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.029     ; 34.737     ;
; -14.759 ; processor:Processor|state_machine:SM|OPR[0]       ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.066     ; 34.681     ;
; -14.569 ; processor:Processor|state_machine:SM|PRM_param[1] ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.030     ; 34.527     ;
; -14.528 ; processor:Processor|state_machine:SM|PRM_param[2] ; processor:Processor|ALU:ALU|AC[4] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.758     ; 23.758     ;
; -14.427 ; processor:Processor|reg_DATA:MIDR|d_out[2]        ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.803     ; 33.612     ;
; -14.403 ; processor:Processor|state_machine:SM|OPR[2]       ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.031     ; 34.360     ;
; -14.111 ; processor:Processor|reg_DATA:MIDR|d_out[7]        ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.803     ; 33.296     ;
; -13.997 ; processor:Processor|state_machine:SM|AWM[0]       ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.031     ; 33.954     ;
; -13.901 ; processor:Processor|ALU:ALU|AC[1]                 ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.806     ; 33.083     ;
; -13.857 ; processor:Processor|reg_K:K0|dout[1]              ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.795     ; 33.050     ;
; -13.795 ; processor:Processor|state_machine:SM|PRM[0]       ; processor:Processor|ALU:ALU|AC[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.758     ; 23.025     ;
; -13.733 ; processor:Processor|ALU:ALU|AC[5]                 ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.802     ; 32.919     ;
; -13.610 ; processor:Processor|reg_K:K0|dout[4]              ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.795     ; 32.803     ;
; -13.567 ; processor:Processor|reg_G:G|G0_out[4]             ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.805     ; 32.750     ;
; -13.517 ; processor:Processor|reg_K:K0|dout[5]              ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.795     ; 32.710     ;
; -13.494 ; processor:Processor|ALU:ALU|AC[7]                 ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.794     ; 32.688     ;
; -13.484 ; processor:Processor|state_machine:SM|PRM_param[2] ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.031     ; 33.441     ;
; -13.479 ; processor:Processor|reg_G:G|G1_out[5]             ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.799     ; 32.668     ;
; -13.478 ; processor:Processor|state_machine:SM|PRM_param[0] ; processor:Processor|ALU:ALU|AC[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.757     ; 22.709     ;
; -13.466 ; processor:Processor|state_machine:SM|OPR[1]       ; processor:Processor|ALU:ALU|AC[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.767     ; 22.687     ;
; -13.448 ; processor:Processor|ALU:ALU|AC[2]                 ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.794     ; 32.642     ;
; -13.443 ; processor:Processor|reg_DATA:MIDR|d_out[4]        ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.805     ; 32.626     ;
; -13.426 ; processor:Processor|state_machine:SM|PRM[1]       ; processor:Processor|ALU:ALU|AC[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.756     ; 22.658     ;
; -13.424 ; processor:Processor|reg_G:G|G0_out[1]             ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.805     ; 32.607     ;
; -13.399 ; processor:Processor|reg_G:G|G0_out[2]             ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.803     ; 32.584     ;
; -13.383 ; processor:Processor|reg_G:G|G0_out[5]             ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.799     ; 32.572     ;
; -13.381 ; processor:Processor|state_machine:SM|OPR[0]       ; processor:Processor|ALU:ALU|AC[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.767     ; 22.602     ;
; -13.339 ; processor:Processor|ALU:ALU|AC[4]                 ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.802     ; 32.525     ;
; -13.276 ; processor:Processor|reg_DATA:MDDR|d_out[1]        ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.802     ; 32.462     ;
; -13.262 ; processor:Processor|reg_K:K0|dout[2]              ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.795     ; 32.455     ;
; -13.217 ; processor:Processor|reg_G:G|G1_out[2]             ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.803     ; 32.402     ;
; -13.217 ; processor:Processor|state_machine:SM|PRM_param[1] ; processor:Processor|ALU:ALU|AC[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.757     ; 22.448     ;
; -13.208 ; processor:Processor|reg_K:K1|dout[2]              ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.805     ; 32.391     ;
; -13.189 ; processor:Processor|reg_K:K1|dout[5]              ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.805     ; 32.372     ;
; -13.173 ; processor:Processor|reg_G:G|G1_out[4]             ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.805     ; 32.356     ;
; -13.163 ; processor:Processor|ALU:ALU|AC[6]                 ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.794     ; 32.357     ;
; -13.147 ; processor:Processor|reg_K:K0|dout[6]              ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.795     ; 32.340     ;
; -13.140 ; processor:Processor|reg_K:K0|dout[7]              ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.795     ; 32.333     ;
; -13.056 ; processor:Processor|reg_K:K1|dout[1]              ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.805     ; 32.239     ;
; -13.051 ; processor:Processor|state_machine:SM|OPR[2]       ; processor:Processor|ALU:ALU|AC[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.758     ; 22.281     ;
; -13.037 ; processor:Processor|reg_G:G|G1_out[1]             ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.805     ; 32.220     ;
; -13.036 ; processor:Processor|reg_DATA:MDDR|d_out[2]        ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.802     ; 32.222     ;
; -13.036 ; processor:Processor|reg_K:K1|dout[3]              ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.805     ; 32.219     ;
; -12.991 ; processor:Processor|reg_DATA:MDDR|d_out[4]        ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.801     ; 32.178     ;
; -12.928 ; processor:Processor|reg_K:K1|dout[4]              ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.805     ; 32.111     ;
; -12.910 ; processor:Processor|reg_G:G|G0_out[6]             ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.805     ; 32.093     ;
; -12.909 ; processor:Processor|reg_G:G|G0_out[7]             ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.803     ; 32.094     ;
; -12.892 ; processor:Processor|reg_G:G|G0_out[3]             ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.805     ; 32.075     ;
; -12.879 ; processor:Processor|state_machine:SM|PRM[0]       ; processor:Processor|ALU:ALU|AC[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.032     ; 32.835     ;
+---------+---------------------------------------------------+-----------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                     ;
+---------+---------------------------------------------------+-----------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                         ; To Node                           ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------+-----------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; -15.211 ; processor:Processor|state_machine:SM|PRM[0]       ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 35.104     ;
; -14.894 ; processor:Processor|state_machine:SM|PRM_param[0] ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.094     ; 34.788     ;
; -14.882 ; processor:Processor|state_machine:SM|OPR[1]       ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.104     ; 34.766     ;
; -14.842 ; processor:Processor|state_machine:SM|PRM[1]       ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.093     ; 34.737     ;
; -14.797 ; processor:Processor|state_machine:SM|OPR[0]       ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.104     ; 34.681     ;
; -14.633 ; processor:Processor|state_machine:SM|PRM_param[1] ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.094     ; 34.527     ;
; -14.467 ; processor:Processor|state_machine:SM|OPR[2]       ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 34.360     ;
; -14.397 ; processor:Processor|reg_DATA:MIDR|d_out[6]        ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.127     ; 34.258     ;
; -14.319 ; processor:Processor|reg_DATA:MIDR|d_out[0]        ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.138     ; 34.169     ;
; -14.168 ; processor:Processor|reg_DATA:MIDR|d_out[5]        ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.138     ; 34.018     ;
; -14.134 ; processor:Processor|reg_DATA:MIDR|d_out[1]        ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.127     ; 33.995     ;
; -14.061 ; processor:Processor|state_machine:SM|AWM[0]       ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 33.954     ;
; -13.766 ; processor:Processor|reg_DATA:MIDR|d_out[2]        ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.142     ; 33.612     ;
; -13.548 ; processor:Processor|state_machine:SM|PRM_param[2] ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 33.441     ;
; -13.450 ; processor:Processor|reg_DATA:MIDR|d_out[7]        ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.142     ; 33.296     ;
; -13.240 ; processor:Processor|ALU:ALU|AC[1]                 ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.145     ; 33.083     ;
; -13.196 ; processor:Processor|reg_K:K0|dout[1]              ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.134     ; 33.050     ;
; -13.072 ; processor:Processor|ALU:ALU|AC[5]                 ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.141     ; 32.919     ;
; -12.949 ; processor:Processor|reg_K:K0|dout[4]              ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.134     ; 32.803     ;
; -12.943 ; processor:Processor|state_machine:SM|PRM[0]       ; processor:Processor|ALU:ALU|AC[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.096     ; 32.835     ;
; -12.906 ; processor:Processor|reg_G:G|G0_out[4]             ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.144     ; 32.750     ;
; -12.856 ; processor:Processor|reg_K:K0|dout[5]              ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.134     ; 32.710     ;
; -12.833 ; processor:Processor|ALU:ALU|AC[7]                 ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.133     ; 32.688     ;
; -12.818 ; processor:Processor|reg_G:G|G1_out[5]             ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.138     ; 32.668     ;
; -12.787 ; processor:Processor|ALU:ALU|AC[2]                 ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.133     ; 32.642     ;
; -12.782 ; processor:Processor|reg_DATA:MIDR|d_out[4]        ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.144     ; 32.626     ;
; -12.763 ; processor:Processor|reg_G:G|G0_out[1]             ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.144     ; 32.607     ;
; -12.738 ; processor:Processor|reg_G:G|G0_out[2]             ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.142     ; 32.584     ;
; -12.722 ; processor:Processor|reg_G:G|G0_out[5]             ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.138     ; 32.572     ;
; -12.678 ; processor:Processor|ALU:ALU|AC[4]                 ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.141     ; 32.525     ;
; -12.626 ; processor:Processor|state_machine:SM|PRM_param[0] ; processor:Processor|ALU:ALU|AC[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 32.519     ;
; -12.615 ; processor:Processor|reg_DATA:MDDR|d_out[1]        ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.141     ; 32.462     ;
; -12.614 ; processor:Processor|state_machine:SM|OPR[1]       ; processor:Processor|ALU:ALU|AC[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.105     ; 32.497     ;
; -12.601 ; processor:Processor|reg_K:K0|dout[2]              ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.134     ; 32.455     ;
; -12.574 ; processor:Processor|state_machine:SM|PRM[1]       ; processor:Processor|ALU:ALU|AC[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.094     ; 32.468     ;
; -12.556 ; processor:Processor|reg_G:G|G1_out[2]             ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.142     ; 32.402     ;
; -12.547 ; processor:Processor|reg_K:K1|dout[2]              ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.144     ; 32.391     ;
; -12.529 ; processor:Processor|state_machine:SM|OPR[0]       ; processor:Processor|ALU:ALU|AC[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.105     ; 32.412     ;
; -12.528 ; processor:Processor|reg_K:K1|dout[5]              ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.144     ; 32.372     ;
; -12.512 ; processor:Processor|reg_G:G|G1_out[4]             ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.144     ; 32.356     ;
; -12.502 ; processor:Processor|ALU:ALU|AC[6]                 ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.133     ; 32.357     ;
; -12.486 ; processor:Processor|reg_K:K0|dout[6]              ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.134     ; 32.340     ;
; -12.479 ; processor:Processor|reg_K:K0|dout[7]              ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.134     ; 32.333     ;
; -12.395 ; processor:Processor|reg_K:K1|dout[1]              ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.144     ; 32.239     ;
; -12.376 ; processor:Processor|reg_G:G|G1_out[1]             ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.144     ; 32.220     ;
; -12.375 ; processor:Processor|reg_DATA:MDDR|d_out[2]        ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.141     ; 32.222     ;
; -12.375 ; processor:Processor|reg_K:K1|dout[3]              ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.144     ; 32.219     ;
; -12.365 ; processor:Processor|state_machine:SM|PRM_param[1] ; processor:Processor|ALU:ALU|AC[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 32.258     ;
; -12.330 ; processor:Processor|reg_DATA:MDDR|d_out[4]        ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.140     ; 32.178     ;
; -12.267 ; processor:Processor|reg_K:K1|dout[4]              ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.144     ; 32.111     ;
; -12.249 ; processor:Processor|reg_G:G|G0_out[6]             ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.144     ; 32.093     ;
; -12.248 ; processor:Processor|reg_G:G|G0_out[7]             ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.142     ; 32.094     ;
; -12.231 ; processor:Processor|reg_G:G|G0_out[3]             ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.144     ; 32.075     ;
; -12.199 ; processor:Processor|state_machine:SM|OPR[2]       ; processor:Processor|ALU:ALU|AC[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.096     ; 32.091     ;
; -12.164 ; processor:Processor|reg_K:K1|dout[7]              ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.144     ; 32.008     ;
; -12.129 ; processor:Processor|reg_DATA:MIDR|d_out[6]        ; processor:Processor|ALU:ALU|AC[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.128     ; 31.989     ;
; -12.116 ; processor:Processor|reg_G:G|G2_out[5]             ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.138     ; 31.966     ;
; -12.051 ; processor:Processor|reg_DATA:MIDR|d_out[0]        ; processor:Processor|ALU:ALU|AC[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.139     ; 31.900     ;
; -12.008 ; processor:Processor|reg_DATA:MDDR|d_out[3]        ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.143     ; 31.853     ;
; -12.002 ; processor:Processor|ALU:ALU|AC[3]                 ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.132     ; 31.858     ;
; -11.957 ; processor:Processor|reg_DATA:MDDR|d_out[6]        ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.141     ; 31.804     ;
; -11.944 ; processor:Processor|reg_K:K0|dout[3]              ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.134     ; 31.798     ;
; -11.900 ; processor:Processor|reg_DATA:MIDR|d_out[5]        ; processor:Processor|ALU:ALU|AC[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.139     ; 31.749     ;
; -11.873 ; processor:Processor|reg_G:G|G1_out[7]             ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.142     ; 31.719     ;
; -11.866 ; processor:Processor|reg_DATA:MIDR|d_out[1]        ; processor:Processor|ALU:ALU|AC[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.128     ; 31.726     ;
; -11.847 ; processor:Processor|reg_G:G|G2_out[1]             ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.144     ; 31.691     ;
; -11.847 ; processor:Processor|reg_G:G|G1_out[6]             ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.144     ; 31.691     ;
; -11.838 ; processor:Processor|reg_G:G|G1_out[3]             ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.144     ; 31.682     ;
; -11.826 ; processor:Processor|reg_DATA:MDDR|d_out[5]        ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.141     ; 31.673     ;
; -11.820 ; processor:Processor|reg_G:G|G2_out[2]             ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.142     ; 31.666     ;
; -11.817 ; processor:Processor|reg_G:G|G2_out[4]             ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.144     ; 31.661     ;
; -11.810 ; processor:Processor|reg_DATA:MIDR|d_out[3]        ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.144     ; 31.654     ;
; -11.793 ; processor:Processor|state_machine:SM|AWM[0]       ; processor:Processor|ALU:ALU|AC[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.096     ; 31.685     ;
; -11.732 ; processor:Processor|reg_DATA:MDDR|d_out[7]        ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.143     ; 31.577     ;
; -11.498 ; processor:Processor|reg_DATA:MIDR|d_out[2]        ; processor:Processor|ALU:ALU|AC[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.143     ; 31.343     ;
; -11.486 ; processor:Processor|reg_K:K1|dout[6]              ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.144     ; 31.330     ;
; -11.473 ; processor:Processor|reg_G:G|G2_out[3]             ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.144     ; 31.317     ;
; -11.345 ; processor:Processor|reg_G:G|G0_out[0]             ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.138     ; 31.195     ;
; -11.305 ; processor:Processor|ALU:ALU|AC[0]                 ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.146     ; 31.147     ;
; -11.280 ; processor:Processor|state_machine:SM|PRM_param[2] ; processor:Processor|ALU:ALU|AC[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.096     ; 31.172     ;
; -11.221 ; processor:Processor|reg_G:G|G2_out[7]             ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.142     ; 31.067     ;
; -11.219 ; processor:Processor|reg_K:K0|dout[0]              ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.134     ; 31.073     ;
; -11.182 ; processor:Processor|reg_DATA:MIDR|d_out[7]        ; processor:Processor|ALU:ALU|AC[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.143     ; 31.027     ;
; -11.148 ; processor:Processor|reg_G:G|G2_out[6]             ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.144     ; 30.992     ;
; -11.135 ; processor:Processor|reg_G:G|G1_out[0]             ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.138     ; 30.985     ;
; -10.972 ; processor:Processor|ALU:ALU|AC[1]                 ; processor:Processor|ALU:ALU|AC[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.146     ; 30.814     ;
; -10.934 ; processor:Processor|state_machine:SM|PRM[0]       ; processor:Processor|ALU:ALU|AC[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.107     ; 30.815     ;
; -10.928 ; processor:Processor|reg_K:K0|dout[1]              ; processor:Processor|ALU:ALU|AC[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.135     ; 30.781     ;
; -10.866 ; processor:Processor|reg_K:K1|dout[0]              ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.144     ; 30.710     ;
; -10.804 ; processor:Processor|ALU:ALU|AC[5]                 ; processor:Processor|ALU:ALU|AC[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.142     ; 30.650     ;
; -10.681 ; processor:Processor|reg_K:K0|dout[4]              ; processor:Processor|ALU:ALU|AC[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.135     ; 30.534     ;
; -10.638 ; processor:Processor|reg_G:G|G0_out[4]             ; processor:Processor|ALU:ALU|AC[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.145     ; 30.481     ;
; -10.617 ; processor:Processor|state_machine:SM|PRM_param[0] ; processor:Processor|ALU:ALU|AC[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.106     ; 30.499     ;
; -10.605 ; processor:Processor|state_machine:SM|OPR[1]       ; processor:Processor|ALU:ALU|AC[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.116     ; 30.477     ;
; -10.588 ; processor:Processor|reg_K:K0|dout[5]              ; processor:Processor|ALU:ALU|AC[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.135     ; 30.441     ;
; -10.565 ; processor:Processor|ALU:ALU|AC[7]                 ; processor:Processor|ALU:ALU|AC[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.134     ; 30.419     ;
; -10.565 ; processor:Processor|state_machine:SM|PRM[1]       ; processor:Processor|ALU:ALU|AC[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.105     ; 30.448     ;
; -10.550 ; processor:Processor|reg_G:G|G1_out[5]             ; processor:Processor|ALU:ALU|AC[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.139     ; 30.399     ;
; -10.520 ; processor:Processor|state_machine:SM|OPR[0]       ; processor:Processor|ALU:ALU|AC[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.116     ; 30.392     ;
; -10.519 ; processor:Processor|ALU:ALU|AC[2]                 ; processor:Processor|ALU:ALU|AC[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.134     ; 30.373     ;
+---------+---------------------------------------------------+-----------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'user_addr_control[16]'                                                                                                                                                                                                                                      ;
+---------+--------------------------------------------------------------------------------------------------------+-------------------------------+-----------------------------------------------------------------------+-----------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                              ; To Node                       ; Launch Clock                                                          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------------------------------------------------------------+-------------------------------+-----------------------------------------------------------------------+-----------------------+--------------+------------+------------+
; -13.700 ; Automatic_controller:Auto|mode[0]                                                                      ; bi2bcd:bcd|decoder:d0|dout[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 4.172      ; 17.385     ;
; -13.593 ; Automatic_controller:Auto|mode[0]                                                                      ; bi2bcd:bcd|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 4.384      ; 17.364     ;
; -13.582 ; Automatic_controller:Auto|mode[0]                                                                      ; bi2bcd:bcd|decoder:d0|dout[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 4.170      ; 17.271     ;
; -13.566 ; Automatic_controller:Auto|mode[1]                                                                      ; bi2bcd:bcd|decoder:d0|dout[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 4.170      ; 17.249     ;
; -13.546 ; Automatic_controller:Auto|mode[0]                                                                      ; bi2bcd:bcd|decoder:d0|dout[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 4.384      ; 17.313     ;
; -13.510 ; Automatic_controller:Auto|mode[0]                                                                      ; bi2bcd:bcd|decoder:d0|dout[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 4.386      ; 17.278     ;
; -13.459 ; Automatic_controller:Auto|mode[1]                                                                      ; bi2bcd:bcd|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 4.382      ; 17.228     ;
; -13.448 ; Automatic_controller:Auto|mode[1]                                                                      ; bi2bcd:bcd|decoder:d0|dout[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 4.168      ; 17.135     ;
; -13.412 ; Automatic_controller:Auto|mode[1]                                                                      ; bi2bcd:bcd|decoder:d0|dout[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 4.382      ; 17.177     ;
; -13.376 ; Automatic_controller:Auto|mode[1]                                                                      ; bi2bcd:bcd|decoder:d0|dout[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 4.384      ; 17.142     ;
; -13.320 ; Automatic_controller:Auto|mode[0]                                                                      ; bi2bcd:bcd|decoder:d0|dout[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; 0.500        ; 4.552      ; 17.385     ;
; -13.237 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a29 ; bi2bcd:bcd|decoder:d0|dout[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 5.468      ; 18.218     ;
; -13.213 ; Automatic_controller:Auto|mode[0]                                                                      ; bi2bcd:bcd|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; 0.500        ; 4.764      ; 17.364     ;
; -13.202 ; Automatic_controller:Auto|mode[0]                                                                      ; bi2bcd:bcd|decoder:d0|dout[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; 0.500        ; 4.550      ; 17.271     ;
; -13.186 ; Automatic_controller:Auto|mode[1]                                                                      ; bi2bcd:bcd|decoder:d0|dout[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; 0.500        ; 4.550      ; 17.249     ;
; -13.172 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a13 ; bi2bcd:bcd|decoder:d0|dout[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 5.579      ; 18.264     ;
; -13.166 ; Automatic_controller:Auto|mode[0]                                                                      ; bi2bcd:bcd|decoder:d0|dout[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; 0.500        ; 4.764      ; 17.313     ;
; -13.131 ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a6  ; bi2bcd:bcd|decoder:d0|dout[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 5.505      ; 18.149     ;
; -13.130 ; Automatic_controller:Auto|mode[0]                                                                      ; bi2bcd:bcd|decoder:d0|dout[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; 0.500        ; 4.766      ; 17.278     ;
; -13.130 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a29 ; bi2bcd:bcd|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 5.680      ; 18.197     ;
; -13.129 ; Automatic_controller:Auto|mode[0]                                                                      ; bi2bcd:bcd|decoder:d0|dout[3] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 4.384      ; 17.211     ;
; -13.119 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a29 ; bi2bcd:bcd|decoder:d0|dout[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 5.466      ; 18.104     ;
; -13.111 ; Automatic_controller:Auto|mode[0]                                                                      ; bi2bcd:bcd|decoder:d0|dout[4] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 4.382      ; 17.191     ;
; -13.083 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a29 ; bi2bcd:bcd|decoder:d0|dout[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 5.680      ; 18.146     ;
; -13.079 ; Automatic_controller:Auto|mode[1]                                                                      ; bi2bcd:bcd|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; 0.500        ; 4.762      ; 17.228     ;
; -13.068 ; Automatic_controller:Auto|mode[1]                                                                      ; bi2bcd:bcd|decoder:d0|dout[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; 0.500        ; 4.548      ; 17.135     ;
; -13.065 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a13 ; bi2bcd:bcd|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 5.791      ; 18.243     ;
; -13.054 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a13 ; bi2bcd:bcd|decoder:d0|dout[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 5.577      ; 18.150     ;
; -13.047 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a29 ; bi2bcd:bcd|decoder:d0|dout[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 5.682      ; 18.111     ;
; -13.032 ; Automatic_controller:Auto|mode[1]                                                                      ; bi2bcd:bcd|decoder:d0|dout[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; 0.500        ; 4.762      ; 17.177     ;
; -13.024 ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a6  ; bi2bcd:bcd|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 5.717      ; 18.128     ;
; -13.018 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a13 ; bi2bcd:bcd|decoder:d0|dout[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 5.791      ; 18.192     ;
; -13.013 ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a6  ; bi2bcd:bcd|decoder:d0|dout[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 5.503      ; 18.035     ;
; -12.996 ; Automatic_controller:Auto|mode[1]                                                                      ; bi2bcd:bcd|decoder:d0|dout[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; 0.500        ; 4.764      ; 17.142     ;
; -12.995 ; Automatic_controller:Auto|mode[1]                                                                      ; bi2bcd:bcd|decoder:d0|dout[3] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 4.382      ; 17.075     ;
; -12.982 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a13 ; bi2bcd:bcd|decoder:d0|dout[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 5.793      ; 18.157     ;
; -12.981 ; Automatic_controller:Auto|mode[0]                                                                      ; bi2bcd:bcd|decoder:d0|dout[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 1.000        ; 4.391      ; 17.385     ;
; -12.980 ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a37 ; bi2bcd:bcd|decoder:d0|dout[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 5.285      ; 17.778     ;
; -12.977 ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a6  ; bi2bcd:bcd|decoder:d0|dout[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 5.717      ; 18.077     ;
; -12.977 ; Automatic_controller:Auto|mode[1]                                                                      ; bi2bcd:bcd|decoder:d0|dout[4] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 4.380      ; 17.055     ;
; -12.941 ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a6  ; bi2bcd:bcd|decoder:d0|dout[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 5.719      ; 18.042     ;
; -12.940 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a5  ; bi2bcd:bcd|decoder:d0|dout[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 5.663      ; 18.116     ;
; -12.931 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a13 ; bi2bcd:bcd|decoder:d0|dout[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 5.477      ; 17.921     ;
; -12.910 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a45 ; bi2bcd:bcd|decoder:d0|dout[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 5.468      ; 17.891     ;
; -12.904 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a11 ; bi2bcd:bcd|decoder:d0|dout[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 5.562      ; 17.979     ;
; -12.902 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a20 ; bi2bcd:bcd|decoder:d0|dout[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 5.592      ; 18.007     ;
; -12.874 ; Automatic_controller:Auto|mode[0]                                                                      ; bi2bcd:bcd|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 1.000        ; 4.603      ; 17.364     ;
; -12.873 ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a37 ; bi2bcd:bcd|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 5.497      ; 17.757     ;
; -12.863 ; Automatic_controller:Auto|mode[0]                                                                      ; bi2bcd:bcd|decoder:d0|dout[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 1.000        ; 4.389      ; 17.271     ;
; -12.862 ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a37 ; bi2bcd:bcd|decoder:d0|dout[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 5.283      ; 17.664     ;
; -12.857 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a29 ; bi2bcd:bcd|decoder:d0|dout[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; 0.500        ; 5.848      ; 18.218     ;
; -12.847 ; Automatic_controller:Auto|mode[1]                                                                      ; bi2bcd:bcd|decoder:d0|dout[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 1.000        ; 4.389      ; 17.249     ;
; -12.847 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a47 ; bi2bcd:bcd|decoder:d0|dout[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 5.745      ; 18.105     ;
; -12.841 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a22 ; bi2bcd:bcd|decoder:d0|dout[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 5.476      ; 17.830     ;
; -12.833 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a5  ; bi2bcd:bcd|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 5.875      ; 18.095     ;
; -12.827 ; Automatic_controller:Auto|mode[0]                                                                      ; bi2bcd:bcd|decoder:d0|dout[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 1.000        ; 4.603      ; 17.313     ;
; -12.826 ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a37 ; bi2bcd:bcd|decoder:d0|dout[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 5.497      ; 17.706     ;
; -12.824 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a13 ; bi2bcd:bcd|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 5.689      ; 17.900     ;
; -12.822 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a5  ; bi2bcd:bcd|decoder:d0|dout[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 5.661      ; 18.002     ;
; -12.813 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a13 ; bi2bcd:bcd|decoder:d0|dout[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 5.475      ; 17.807     ;
; -12.803 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a45 ; bi2bcd:bcd|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 5.680      ; 17.870     ;
; -12.797 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a11 ; bi2bcd:bcd|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 5.774      ; 17.958     ;
; -12.795 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a20 ; bi2bcd:bcd|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 5.804      ; 17.986     ;
; -12.792 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a13 ; bi2bcd:bcd|decoder:d0|dout[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; 0.500        ; 5.959      ; 18.264     ;
; -12.792 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a45 ; bi2bcd:bcd|decoder:d0|dout[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 5.466      ; 17.777     ;
; -12.791 ; Automatic_controller:Auto|mode[0]                                                                      ; bi2bcd:bcd|decoder:d0|dout[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 1.000        ; 4.605      ; 17.278     ;
; -12.790 ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a37 ; bi2bcd:bcd|decoder:d0|dout[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 5.499      ; 17.671     ;
; -12.789 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a12 ; bi2bcd:bcd|decoder:d0|dout[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 5.516      ; 17.818     ;
; -12.786 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a11 ; bi2bcd:bcd|decoder:d0|dout[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 5.560      ; 17.865     ;
; -12.786 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a5  ; bi2bcd:bcd|decoder:d0|dout[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 5.875      ; 18.044     ;
; -12.784 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a20 ; bi2bcd:bcd|decoder:d0|dout[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 5.590      ; 17.893     ;
; -12.777 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a13 ; bi2bcd:bcd|decoder:d0|dout[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 5.689      ; 17.849     ;
; -12.756 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a45 ; bi2bcd:bcd|decoder:d0|dout[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 5.680      ; 17.819     ;
; -12.751 ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a6  ; bi2bcd:bcd|decoder:d0|dout[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; 0.500        ; 5.885      ; 18.149     ;
; -12.750 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a29 ; bi2bcd:bcd|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; 0.500        ; 6.060      ; 18.197     ;
; -12.750 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a11 ; bi2bcd:bcd|decoder:d0|dout[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 5.774      ; 17.907     ;
; -12.750 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a5  ; bi2bcd:bcd|decoder:d0|dout[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 5.877      ; 18.009     ;
; -12.749 ; Automatic_controller:Auto|mode[0]                                                                      ; bi2bcd:bcd|decoder:d0|dout[3] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; 0.500        ; 4.764      ; 17.211     ;
; -12.748 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a20 ; bi2bcd:bcd|decoder:d0|dout[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 5.804      ; 17.935     ;
; -12.744 ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a6  ; bi2bcd:bcd|decoder:d0|dout[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 5.918      ; 18.175     ;
; -12.741 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a13 ; bi2bcd:bcd|decoder:d0|dout[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 5.691      ; 17.814     ;
; -12.740 ; Automatic_controller:Auto|mode[1]                                                                      ; bi2bcd:bcd|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 1.000        ; 4.601      ; 17.228     ;
; -12.740 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a47 ; bi2bcd:bcd|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 5.957      ; 18.084     ;
; -12.739 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a29 ; bi2bcd:bcd|decoder:d0|dout[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; 0.500        ; 5.846      ; 18.104     ;
; -12.734 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a22 ; bi2bcd:bcd|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 5.688      ; 17.809     ;
; -12.731 ; Automatic_controller:Auto|mode[0]                                                                      ; bi2bcd:bcd|decoder:d0|dout[4] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; 0.500        ; 4.762      ; 17.191     ;
; -12.729 ; Automatic_controller:Auto|mode[1]                                                                      ; bi2bcd:bcd|decoder:d0|dout[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 1.000        ; 4.387      ; 17.135     ;
; -12.729 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a23 ; bi2bcd:bcd|decoder:d0|dout[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 5.379      ; 17.621     ;
; -12.729 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a47 ; bi2bcd:bcd|decoder:d0|dout[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 5.743      ; 17.991     ;
; -12.723 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a22 ; bi2bcd:bcd|decoder:d0|dout[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 5.474      ; 17.716     ;
; -12.721 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a36 ; bi2bcd:bcd|decoder:d0|dout[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 5.690      ; 17.924     ;
; -12.720 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a45 ; bi2bcd:bcd|decoder:d0|dout[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 5.682      ; 17.784     ;
; -12.715 ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a30 ; bi2bcd:bcd|decoder:d0|dout[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 5.482      ; 17.710     ;
; -12.714 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a11 ; bi2bcd:bcd|decoder:d0|dout[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 5.776      ; 17.872     ;
; -12.712 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a20 ; bi2bcd:bcd|decoder:d0|dout[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 5.806      ; 17.900     ;
; -12.712 ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a22 ; bi2bcd:bcd|decoder:d0|dout[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 5.485      ; 17.710     ;
; -12.703 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a29 ; bi2bcd:bcd|decoder:d0|dout[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; 0.500        ; 6.060      ; 18.146     ;
; -12.699 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a61 ; bi2bcd:bcd|decoder:d0|dout[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 5.618      ; 17.830     ;
; -12.699 ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a14 ; bi2bcd:bcd|decoder:d0|dout[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 5.758      ; 17.970     ;
; -12.698 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a14 ; bi2bcd:bcd|decoder:d0|dout[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 5.568      ; 17.779     ;
+---------+--------------------------------------------------------------------------------------------------------+-------------------------------+-----------------------------------------------------------------------+-----------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'processor:Processor|state_machine:SM|STATE[1]'                                                                                                                                                                              ;
+--------+-----------------------------------------------+---------------------------------+-----------------------------------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                         ; Launch Clock                                                          ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+---------------------------------+-----------------------------------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; -4.349 ; processor:Processor|state_machine:SM|STATE[2] ; bi2bcd:SM_st|decoder:d0|dout[4] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 1.203      ; 5.256      ;
; -4.337 ; processor:Processor|state_machine:SM|STATE[2] ; bi2bcd:SM_st|decoder:d0|dout[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 1.201      ; 5.240      ;
; -4.329 ; processor:Processor|state_machine:SM|STATE[6] ; bi2bcd:SM_st|decoder:d0|dout[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 1.201      ; 5.232      ;
; -4.318 ; processor:Processor|state_machine:SM|STATE[4] ; bi2bcd:SM_st|decoder:d0|dout[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 1.201      ; 5.221      ;
; -4.302 ; processor:Processor|state_machine:SM|STATE[6] ; bi2bcd:SM_st|decoder:d0|dout[4] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 1.203      ; 5.209      ;
; -4.291 ; processor:Processor|state_machine:SM|STATE[4] ; bi2bcd:SM_st|decoder:d0|dout[4] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 1.203      ; 5.198      ;
; -4.270 ; processor:Processor|state_machine:SM|STATE[2] ; bi2bcd:SM_st|decoder:d0|dout[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 1.202      ; 5.176      ;
; -4.252 ; processor:Processor|state_machine:SM|STATE[6] ; bi2bcd:SM_st|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 1.368      ; 5.328      ;
; -4.249 ; processor:Processor|state_machine:SM|STATE[2] ; bi2bcd:SM_st|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 1.368      ; 5.325      ;
; -4.241 ; processor:Processor|state_machine:SM|STATE[4] ; bi2bcd:SM_st|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 1.368      ; 5.317      ;
; -4.233 ; processor:Processor|state_machine:SM|STATE[6] ; bi2bcd:SM_st|decoder:d0|dout[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 1.202      ; 5.139      ;
; -4.223 ; processor:Processor|state_machine:SM|STATE[2] ; bi2bcd:SM_st|decoder:d0|dout[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 1.371      ; 5.304      ;
; -4.223 ; processor:Processor|state_machine:SM|STATE[2] ; bi2bcd:SM_st|decoder:d0|dout[3] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 1.371      ; 5.302      ;
; -4.222 ; processor:Processor|state_machine:SM|STATE[4] ; bi2bcd:SM_st|decoder:d0|dout[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 1.202      ; 5.128      ;
; -4.211 ; processor:Processor|state_machine:SM|STATE[7] ; bi2bcd:SM_st|decoder:d0|dout[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 1.480      ; 5.393      ;
; -4.209 ; processor:Processor|state_machine:SM|STATE[2] ; bi2bcd:SM_st|decoder:d0|dout[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 1.368      ; 5.286      ;
; -4.208 ; processor:Processor|state_machine:SM|STATE[7] ; bi2bcd:SM_st|decoder:d0|dout[4] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 1.482      ; 5.394      ;
; -4.203 ; processor:Processor|state_machine:SM|STATE[6] ; bi2bcd:SM_st|decoder:d0|dout[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 1.371      ; 5.284      ;
; -4.192 ; processor:Processor|state_machine:SM|STATE[4] ; bi2bcd:SM_st|decoder:d0|dout[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 1.371      ; 5.273      ;
; -4.177 ; processor:Processor|state_machine:SM|STATE[6] ; bi2bcd:SM_st|decoder:d0|dout[3] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 1.371      ; 5.256      ;
; -4.172 ; processor:Processor|state_machine:SM|STATE[6] ; bi2bcd:SM_st|decoder:d0|dout[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 1.368      ; 5.249      ;
; -4.166 ; processor:Processor|state_machine:SM|STATE[4] ; bi2bcd:SM_st|decoder:d0|dout[3] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 1.371      ; 5.245      ;
; -4.161 ; processor:Processor|state_machine:SM|STATE[4] ; bi2bcd:SM_st|decoder:d0|dout[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 1.368      ; 5.238      ;
; -4.134 ; processor:Processor|state_machine:SM|STATE[7] ; bi2bcd:SM_st|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 1.647      ; 5.489      ;
; -4.131 ; processor:Processor|state_machine:SM|STATE[5] ; bi2bcd:SM_st|decoder:d0|dout[4] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 1.203      ; 5.038      ;
; -4.119 ; processor:Processor|state_machine:SM|STATE[5] ; bi2bcd:SM_st|decoder:d0|dout[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 1.201      ; 5.022      ;
; -4.115 ; processor:Processor|state_machine:SM|STATE[7] ; bi2bcd:SM_st|decoder:d0|dout[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 1.481      ; 5.300      ;
; -4.085 ; processor:Processor|state_machine:SM|STATE[7] ; bi2bcd:SM_st|decoder:d0|dout[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 1.650      ; 5.445      ;
; -4.082 ; processor:Processor|state_machine:SM|STATE[7] ; bi2bcd:SM_st|decoder:d0|dout[3] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 1.650      ; 5.440      ;
; -4.068 ; processor:Processor|state_machine:SM|STATE[7] ; bi2bcd:SM_st|decoder:d0|dout[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 1.647      ; 5.424      ;
; -4.052 ; processor:Processor|state_machine:SM|STATE[5] ; bi2bcd:SM_st|decoder:d0|dout[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 1.202      ; 4.958      ;
; -4.031 ; processor:Processor|state_machine:SM|STATE[5] ; bi2bcd:SM_st|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 1.368      ; 5.107      ;
; -4.005 ; processor:Processor|state_machine:SM|STATE[5] ; bi2bcd:SM_st|decoder:d0|dout[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 1.371      ; 5.086      ;
; -4.005 ; processor:Processor|state_machine:SM|STATE[5] ; bi2bcd:SM_st|decoder:d0|dout[3] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 1.371      ; 5.084      ;
; -3.991 ; processor:Processor|state_machine:SM|STATE[5] ; bi2bcd:SM_st|decoder:d0|dout[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 1.368      ; 5.068      ;
; -3.969 ; processor:Processor|state_machine:SM|STATE[2] ; bi2bcd:SM_st|decoder:d0|dout[4] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 1.583      ; 5.256      ;
; -3.957 ; processor:Processor|state_machine:SM|STATE[2] ; bi2bcd:SM_st|decoder:d0|dout[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 1.581      ; 5.240      ;
; -3.949 ; processor:Processor|state_machine:SM|STATE[6] ; bi2bcd:SM_st|decoder:d0|dout[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 1.581      ; 5.232      ;
; -3.938 ; processor:Processor|state_machine:SM|STATE[4] ; bi2bcd:SM_st|decoder:d0|dout[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 1.581      ; 5.221      ;
; -3.922 ; processor:Processor|state_machine:SM|STATE[6] ; bi2bcd:SM_st|decoder:d0|dout[4] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 1.583      ; 5.209      ;
; -3.911 ; processor:Processor|state_machine:SM|STATE[4] ; bi2bcd:SM_st|decoder:d0|dout[4] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 1.583      ; 5.198      ;
; -3.890 ; processor:Processor|state_machine:SM|STATE[2] ; bi2bcd:SM_st|decoder:d0|dout[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 1.582      ; 5.176      ;
; -3.872 ; processor:Processor|state_machine:SM|STATE[6] ; bi2bcd:SM_st|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 1.748      ; 5.328      ;
; -3.869 ; processor:Processor|state_machine:SM|STATE[2] ; bi2bcd:SM_st|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 1.748      ; 5.325      ;
; -3.861 ; processor:Processor|state_machine:SM|STATE[4] ; bi2bcd:SM_st|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 1.748      ; 5.317      ;
; -3.853 ; processor:Processor|state_machine:SM|STATE[6] ; bi2bcd:SM_st|decoder:d0|dout[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 1.582      ; 5.139      ;
; -3.843 ; processor:Processor|state_machine:SM|STATE[2] ; bi2bcd:SM_st|decoder:d0|dout[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 1.751      ; 5.304      ;
; -3.843 ; processor:Processor|state_machine:SM|STATE[2] ; bi2bcd:SM_st|decoder:d0|dout[3] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 1.751      ; 5.302      ;
; -3.842 ; processor:Processor|state_machine:SM|STATE[4] ; bi2bcd:SM_st|decoder:d0|dout[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 1.582      ; 5.128      ;
; -3.831 ; processor:Processor|state_machine:SM|STATE[7] ; bi2bcd:SM_st|decoder:d0|dout[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 1.860      ; 5.393      ;
; -3.829 ; processor:Processor|state_machine:SM|STATE[2] ; bi2bcd:SM_st|decoder:d0|dout[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 1.748      ; 5.286      ;
; -3.828 ; processor:Processor|state_machine:SM|STATE[7] ; bi2bcd:SM_st|decoder:d0|dout[4] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 1.862      ; 5.394      ;
; -3.823 ; processor:Processor|state_machine:SM|STATE[6] ; bi2bcd:SM_st|decoder:d0|dout[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 1.751      ; 5.284      ;
; -3.812 ; processor:Processor|state_machine:SM|STATE[4] ; bi2bcd:SM_st|decoder:d0|dout[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 1.751      ; 5.273      ;
; -3.797 ; processor:Processor|state_machine:SM|STATE[6] ; bi2bcd:SM_st|decoder:d0|dout[3] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 1.751      ; 5.256      ;
; -3.792 ; processor:Processor|state_machine:SM|STATE[6] ; bi2bcd:SM_st|decoder:d0|dout[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 1.748      ; 5.249      ;
; -3.786 ; processor:Processor|state_machine:SM|STATE[4] ; bi2bcd:SM_st|decoder:d0|dout[3] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 1.751      ; 5.245      ;
; -3.781 ; processor:Processor|state_machine:SM|STATE[4] ; bi2bcd:SM_st|decoder:d0|dout[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 1.748      ; 5.238      ;
; -3.754 ; processor:Processor|state_machine:SM|STATE[7] ; bi2bcd:SM_st|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 2.027      ; 5.489      ;
; -3.751 ; processor:Processor|state_machine:SM|STATE[5] ; bi2bcd:SM_st|decoder:d0|dout[4] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 1.583      ; 5.038      ;
; -3.739 ; processor:Processor|state_machine:SM|STATE[5] ; bi2bcd:SM_st|decoder:d0|dout[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 1.581      ; 5.022      ;
; -3.735 ; processor:Processor|state_machine:SM|STATE[7] ; bi2bcd:SM_st|decoder:d0|dout[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 1.861      ; 5.300      ;
; -3.705 ; processor:Processor|state_machine:SM|STATE[7] ; bi2bcd:SM_st|decoder:d0|dout[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 2.030      ; 5.445      ;
; -3.702 ; processor:Processor|state_machine:SM|STATE[7] ; bi2bcd:SM_st|decoder:d0|dout[3] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 2.030      ; 5.440      ;
; -3.688 ; processor:Processor|state_machine:SM|STATE[7] ; bi2bcd:SM_st|decoder:d0|dout[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 2.027      ; 5.424      ;
; -3.672 ; processor:Processor|state_machine:SM|STATE[5] ; bi2bcd:SM_st|decoder:d0|dout[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 1.582      ; 4.958      ;
; -3.651 ; processor:Processor|state_machine:SM|STATE[5] ; bi2bcd:SM_st|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 1.748      ; 5.107      ;
; -3.625 ; processor:Processor|state_machine:SM|STATE[5] ; bi2bcd:SM_st|decoder:d0|dout[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 1.751      ; 5.086      ;
; -3.625 ; processor:Processor|state_machine:SM|STATE[5] ; bi2bcd:SM_st|decoder:d0|dout[3] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 1.751      ; 5.084      ;
; -3.611 ; processor:Processor|state_machine:SM|STATE[5] ; bi2bcd:SM_st|decoder:d0|dout[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 1.748      ; 5.068      ;
; -3.127 ; processor:Processor|state_machine:SM|STATE[0] ; bi2bcd:SM_st|decoder:d0|dout[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; -1.249     ; 1.582      ;
; -3.120 ; processor:Processor|state_machine:SM|STATE[0] ; bi2bcd:SM_st|decoder:d0|dout[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; -1.250     ; 1.572      ;
; -3.111 ; processor:Processor|state_machine:SM|STATE[0] ; bi2bcd:SM_st|decoder:d0|dout[4] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; -1.248     ; 1.567      ;
; -3.073 ; processor:Processor|state_machine:SM|STATE[0] ; bi2bcd:SM_st|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; -1.083     ; 1.698      ;
; -3.000 ; processor:Processor|state_machine:SM|STATE[0] ; bi2bcd:SM_st|decoder:d0|dout[3] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; -1.080     ; 1.628      ;
; -2.996 ; processor:Processor|state_machine:SM|STATE[0] ; bi2bcd:SM_st|decoder:d0|dout[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; -1.080     ; 1.626      ;
; -2.995 ; processor:Processor|state_machine:SM|STATE[0] ; bi2bcd:SM_st|decoder:d0|dout[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; -1.083     ; 1.621      ;
; -2.747 ; processor:Processor|state_machine:SM|STATE[0] ; bi2bcd:SM_st|decoder:d0|dout[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; -0.869     ; 1.582      ;
; -2.740 ; processor:Processor|state_machine:SM|STATE[0] ; bi2bcd:SM_st|decoder:d0|dout[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; -0.870     ; 1.572      ;
; -2.731 ; processor:Processor|state_machine:SM|STATE[0] ; bi2bcd:SM_st|decoder:d0|dout[4] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; -0.868     ; 1.567      ;
; -2.693 ; processor:Processor|state_machine:SM|STATE[0] ; bi2bcd:SM_st|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; -0.703     ; 1.698      ;
; -2.620 ; processor:Processor|state_machine:SM|STATE[0] ; bi2bcd:SM_st|decoder:d0|dout[3] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; -0.700     ; 1.628      ;
; -2.616 ; processor:Processor|state_machine:SM|STATE[0] ; bi2bcd:SM_st|decoder:d0|dout[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; -0.700     ; 1.626      ;
; -2.615 ; processor:Processor|state_machine:SM|STATE[0] ; bi2bcd:SM_st|decoder:d0|dout[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; -0.703     ; 1.621      ;
; -1.275 ; processor:Processor|state_machine:SM|STATE[1] ; bi2bcd:SM_st|decoder:d0|dout[4] ; processor:Processor|state_machine:SM|STATE[1]                         ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 4.444      ; 5.735      ;
; -1.258 ; processor:Processor|state_machine:SM|STATE[1] ; bi2bcd:SM_st|decoder:d0|dout[5] ; processor:Processor|state_machine:SM|STATE[1]                         ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 4.442      ; 5.714      ;
; -1.191 ; processor:Processor|state_machine:SM|STATE[1] ; bi2bcd:SM_st|decoder:d0|dout[1] ; processor:Processor|state_machine:SM|STATE[1]                         ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 4.443      ; 5.650      ;
; -1.177 ; processor:Processor|state_machine:SM|STATE[1] ; bi2bcd:SM_st|decoder:d0|dout[6] ; processor:Processor|state_machine:SM|STATE[1]                         ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 4.609      ; 5.806      ;
; -1.149 ; processor:Processor|state_machine:SM|STATE[1] ; bi2bcd:SM_st|decoder:d0|dout[3] ; processor:Processor|state_machine:SM|STATE[1]                         ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 4.612      ; 5.781      ;
; -1.135 ; processor:Processor|state_machine:SM|STATE[1] ; bi2bcd:SM_st|decoder:d0|dout[0] ; processor:Processor|state_machine:SM|STATE[1]                         ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 4.609      ; 5.765      ;
; -1.109 ; processor:Processor|state_machine:SM|STATE[1] ; bi2bcd:SM_st|decoder:d0|dout[2] ; processor:Processor|state_machine:SM|STATE[1]                         ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 4.612      ; 5.743      ;
; -0.836 ; processor:Processor|state_machine:SM|STATE[1] ; bi2bcd:SM_st|decoder:d0|dout[4] ; processor:Processor|state_machine:SM|STATE[1]                         ; processor:Processor|state_machine:SM|STATE[1] ; 1.000        ; 4.444      ; 5.796      ;
; -0.832 ; processor:Processor|state_machine:SM|STATE[1] ; bi2bcd:SM_st|decoder:d0|dout[5] ; processor:Processor|state_machine:SM|STATE[1]                         ; processor:Processor|state_machine:SM|STATE[1] ; 1.000        ; 4.442      ; 5.788      ;
; -0.755 ; processor:Processor|state_machine:SM|STATE[1] ; bi2bcd:SM_st|decoder:d0|dout[6] ; processor:Processor|state_machine:SM|STATE[1]                         ; processor:Processor|state_machine:SM|STATE[1] ; 1.000        ; 4.609      ; 5.884      ;
; -0.734 ; processor:Processor|state_machine:SM|STATE[1] ; bi2bcd:SM_st|decoder:d0|dout[1] ; processor:Processor|state_machine:SM|STATE[1]                         ; processor:Processor|state_machine:SM|STATE[1] ; 1.000        ; 4.443      ; 5.693      ;
; -0.723 ; processor:Processor|state_machine:SM|STATE[1] ; bi2bcd:SM_st|decoder:d0|dout[2] ; processor:Processor|state_machine:SM|STATE[1]                         ; processor:Processor|state_machine:SM|STATE[1] ; 1.000        ; 4.612      ; 5.857      ;
; -0.710 ; processor:Processor|state_machine:SM|STATE[1] ; bi2bcd:SM_st|decoder:d0|dout[3] ; processor:Processor|state_machine:SM|STATE[1]                         ; processor:Processor|state_machine:SM|STATE[1] ; 1.000        ; 4.612      ; 5.842      ;
; -0.696 ; processor:Processor|state_machine:SM|STATE[1] ; bi2bcd:SM_st|decoder:d0|dout[0] ; processor:Processor|state_machine:SM|STATE[1]                         ; processor:Processor|state_machine:SM|STATE[1] ; 1.000        ; 4.609      ; 5.826      ;
+--------+-----------------------------------------------+---------------------------------+-----------------------------------------------------------------------+-----------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'in_Clock'                                                                                                                                                  ;
+--------+----------------------------------------+----------------------------------------+----------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                ; Launch Clock                           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+----------------------------------------+----------------------------------------+-------------+--------------+------------+------------+
; -0.719 ; debouncer:clock_mode_button|button_out ; debouncer:clock_mode_button|button_out ; debouncer:clock_mode_button|button_out ; in_Clock    ; 0.500        ; 2.904      ; 4.353      ;
; -0.240 ; debouncer:clock_mode_button|button_out ; debouncer:clock_mode_button|button_out ; debouncer:clock_mode_button|button_out ; in_Clock    ; 1.000        ; 2.904      ; 4.374      ;
; 15.985 ; debouncer:clock_mode_button|counter[1] ; debouncer:clock_mode_button|button_out ; in_Clock                               ; in_Clock    ; 20.000       ; -0.080     ; 3.933      ;
; 16.227 ; debouncer:clock_mode_button|counter[0] ; debouncer:clock_mode_button|button_out ; in_Clock                               ; in_Clock    ; 20.000       ; -0.080     ; 3.691      ;
; 16.416 ; debouncer:clock_mode_button|counter[2] ; debouncer:clock_mode_button|button_out ; in_Clock                               ; in_Clock    ; 20.000       ; -0.080     ; 3.502      ;
; 17.064 ; debouncer:clock_mode_button|counter[3] ; debouncer:clock_mode_button|button_out ; in_Clock                               ; in_Clock    ; 20.000       ; -0.080     ; 2.854      ;
; 17.830 ; debouncer:clock_mode_button|counter[1] ; debouncer:clock_mode_button|counter[3] ; in_Clock                               ; in_Clock    ; 20.000       ; -0.080     ; 2.088      ;
; 18.072 ; debouncer:clock_mode_button|counter[0] ; debouncer:clock_mode_button|counter[3] ; in_Clock                               ; in_Clock    ; 20.000       ; -0.080     ; 1.846      ;
; 18.110 ; debouncer:rst|counter[1]               ; debouncer:rst|counter[3]               ; in_Clock                               ; in_Clock    ; 20.000       ; -0.080     ; 1.808      ;
; 18.110 ; debouncer:clock_mode_button|counter[1] ; debouncer:clock_mode_button|counter[2] ; in_Clock                               ; in_Clock    ; 20.000       ; -0.080     ; 1.808      ;
; 18.111 ; debouncer:rst|counter[1]               ; debouncer:rst|button_out               ; in_Clock                               ; in_Clock    ; 20.000       ; -0.080     ; 1.807      ;
; 18.128 ; debouncer:idler|counter[1]             ; debouncer:idler|button_out             ; in_Clock                               ; in_Clock    ; 20.000       ; -0.080     ; 1.790      ;
; 18.129 ; debouncer:idler|counter[1]             ; debouncer:idler|counter[3]             ; in_Clock                               ; in_Clock    ; 20.000       ; -0.080     ; 1.789      ;
; 18.142 ; debouncer:manual_clock|counter[0]      ; debouncer:manual_clock|button_out      ; in_Clock                               ; in_Clock    ; 20.000       ; -0.399     ; 1.457      ;
; 18.222 ; debouncer:rst|counter[0]               ; debouncer:rst|counter[3]               ; in_Clock                               ; in_Clock    ; 20.000       ; -0.080     ; 1.696      ;
; 18.223 ; debouncer:rst|counter[0]               ; debouncer:rst|button_out               ; in_Clock                               ; in_Clock    ; 20.000       ; -0.080     ; 1.695      ;
; 18.229 ; debouncer:idler|counter[0]             ; debouncer:idler|button_out             ; in_Clock                               ; in_Clock    ; 20.000       ; -0.080     ; 1.689      ;
; 18.230 ; debouncer:idler|counter[0]             ; debouncer:idler|counter[3]             ; in_Clock                               ; in_Clock    ; 20.000       ; -0.080     ; 1.688      ;
; 18.271 ; debouncer:clock_mode_button|counter[2] ; debouncer:clock_mode_button|counter[3] ; in_Clock                               ; in_Clock    ; 20.000       ; -0.080     ; 1.647      ;
; 18.281 ; debouncer:manual_clock|counter[2]      ; debouncer:manual_clock|button_out      ; in_Clock                               ; in_Clock    ; 20.000       ; -0.399     ; 1.318      ;
; 18.411 ; debouncer:rst|counter[2]               ; debouncer:rst|counter[3]               ; in_Clock                               ; in_Clock    ; 20.000       ; -0.080     ; 1.507      ;
; 18.412 ; debouncer:rst|counter[2]               ; debouncer:rst|button_out               ; in_Clock                               ; in_Clock    ; 20.000       ; -0.080     ; 1.506      ;
; 18.419 ; debouncer:idler|counter[2]             ; debouncer:idler|button_out             ; in_Clock                               ; in_Clock    ; 20.000       ; -0.080     ; 1.499      ;
; 18.420 ; debouncer:idler|counter[2]             ; debouncer:idler|counter[3]             ; in_Clock                               ; in_Clock    ; 20.000       ; -0.080     ; 1.498      ;
; 18.433 ; debouncer:manual_clock|counter[1]      ; debouncer:manual_clock|button_out      ; in_Clock                               ; in_Clock    ; 20.000       ; -0.399     ; 1.166      ;
; 18.452 ; debouncer:manual_clock|counter[0]      ; debouncer:manual_clock|counter[3]      ; in_Clock                               ; in_Clock    ; 20.000       ; -0.081     ; 1.465      ;
; 18.552 ; debouncer:manual_clock|counter[3]      ; debouncer:manual_clock|button_out      ; in_Clock                               ; in_Clock    ; 20.000       ; -0.399     ; 1.047      ;
; 18.591 ; debouncer:manual_clock|counter[2]      ; debouncer:manual_clock|counter[3]      ; in_Clock                               ; in_Clock    ; 20.000       ; -0.081     ; 1.326      ;
; 18.621 ; debouncer:rst|counter[1]               ; debouncer:rst|counter[2]               ; in_Clock                               ; in_Clock    ; 20.000       ; -0.080     ; 1.297      ;
; 18.701 ; debouncer:clock_mode_button|counter[0] ; debouncer:clock_mode_button|counter[2] ; in_Clock                               ; in_Clock    ; 20.000       ; -0.080     ; 1.217      ;
; 18.703 ; debouncer:manual_clock|counter[0]      ; debouncer:manual_clock|counter[2]      ; in_Clock                               ; in_Clock    ; 20.000       ; -0.081     ; 1.214      ;
; 18.743 ; debouncer:manual_clock|counter[1]      ; debouncer:manual_clock|counter[3]      ; in_Clock                               ; in_Clock    ; 20.000       ; -0.081     ; 1.174      ;
; 18.744 ; debouncer:clock_mode_button|counter[0] ; debouncer:clock_mode_button|counter[1] ; in_Clock                               ; in_Clock    ; 20.000       ; -0.080     ; 1.174      ;
; 18.752 ; debouncer:idler|counter[0]             ; debouncer:idler|counter[1]             ; in_Clock                               ; in_Clock    ; 20.000       ; -0.080     ; 1.166      ;
; 18.753 ; debouncer:rst|counter[0]               ; debouncer:rst|counter[1]               ; in_Clock                               ; in_Clock    ; 20.000       ; -0.080     ; 1.165      ;
; 18.755 ; debouncer:rst|counter[0]               ; debouncer:rst|counter[2]               ; in_Clock                               ; in_Clock    ; 20.000       ; -0.080     ; 1.163      ;
; 18.779 ; debouncer:idler|counter[3]             ; debouncer:idler|button_out             ; in_Clock                               ; in_Clock    ; 20.000       ; -0.080     ; 1.139      ;
; 18.784 ; debouncer:rst|counter[3]               ; debouncer:rst|button_out               ; in_Clock                               ; in_Clock    ; 20.000       ; -0.080     ; 1.134      ;
; 18.845 ; debouncer:idler|counter[0]             ; debouncer:idler|counter[2]             ; in_Clock                               ; in_Clock    ; 20.000       ; -0.080     ; 1.073      ;
; 19.084 ; debouncer:manual_clock|counter[0]      ; debouncer:manual_clock|counter[1]      ; in_Clock                               ; in_Clock    ; 20.000       ; -0.081     ; 0.833      ;
; 19.106 ; debouncer:idler|counter[1]             ; debouncer:idler|counter[2]             ; in_Clock                               ; in_Clock    ; 20.000       ; -0.080     ; 0.812      ;
; 19.108 ; debouncer:manual_clock|counter[1]      ; debouncer:manual_clock|counter[2]      ; in_Clock                               ; in_Clock    ; 20.000       ; -0.081     ; 0.809      ;
; 19.152 ; debouncer:manual_clock|counter[0]      ; debouncer:manual_clock|counter[0]      ; in_Clock                               ; in_Clock    ; 20.000       ; -0.081     ; 0.765      ;
; 19.152 ; debouncer:manual_clock|counter[3]      ; debouncer:manual_clock|counter[3]      ; in_Clock                               ; in_Clock    ; 20.000       ; -0.081     ; 0.765      ;
; 19.152 ; debouncer:manual_clock|counter[2]      ; debouncer:manual_clock|counter[2]      ; in_Clock                               ; in_Clock    ; 20.000       ; -0.081     ; 0.765      ;
; 19.152 ; debouncer:manual_clock|counter[1]      ; debouncer:manual_clock|counter[1]      ; in_Clock                               ; in_Clock    ; 20.000       ; -0.081     ; 0.765      ;
; 19.153 ; debouncer:idler|counter[0]             ; debouncer:idler|counter[0]             ; in_Clock                               ; in_Clock    ; 20.000       ; -0.080     ; 0.765      ;
; 19.153 ; debouncer:rst|counter[0]               ; debouncer:rst|counter[0]               ; in_Clock                               ; in_Clock    ; 20.000       ; -0.080     ; 0.765      ;
; 19.153 ; debouncer:clock_mode_button|counter[0] ; debouncer:clock_mode_button|counter[0] ; in_Clock                               ; in_Clock    ; 20.000       ; -0.080     ; 0.765      ;
; 19.153 ; debouncer:clock_mode_button|counter[3] ; debouncer:clock_mode_button|counter[3] ; in_Clock                               ; in_Clock    ; 20.000       ; -0.080     ; 0.765      ;
; 19.153 ; debouncer:rst|counter[3]               ; debouncer:rst|counter[3]               ; in_Clock                               ; in_Clock    ; 20.000       ; -0.080     ; 0.765      ;
; 19.153 ; debouncer:clock_mode_button|counter[2] ; debouncer:clock_mode_button|counter[2] ; in_Clock                               ; in_Clock    ; 20.000       ; -0.080     ; 0.765      ;
; 19.153 ; debouncer:idler|counter[3]             ; debouncer:idler|counter[3]             ; in_Clock                               ; in_Clock    ; 20.000       ; -0.080     ; 0.765      ;
; 19.153 ; debouncer:rst|counter[2]               ; debouncer:rst|counter[2]               ; in_Clock                               ; in_Clock    ; 20.000       ; -0.080     ; 0.765      ;
; 19.153 ; debouncer:clock_mode_button|counter[1] ; debouncer:clock_mode_button|counter[1] ; in_Clock                               ; in_Clock    ; 20.000       ; -0.080     ; 0.765      ;
; 19.153 ; debouncer:idler|counter[1]             ; debouncer:idler|counter[1]             ; in_Clock                               ; in_Clock    ; 20.000       ; -0.080     ; 0.765      ;
; 19.153 ; debouncer:rst|counter[1]               ; debouncer:rst|counter[1]               ; in_Clock                               ; in_Clock    ; 20.000       ; -0.080     ; 0.765      ;
; 19.153 ; debouncer:idler|counter[2]             ; debouncer:idler|counter[2]             ; in_Clock                               ; in_Clock    ; 20.000       ; -0.080     ; 0.765      ;
; 19.184 ; debouncer:rst|button_out               ; debouncer:rst|button_out               ; in_Clock                               ; in_Clock    ; 20.000       ; -0.080     ; 0.734      ;
; 19.184 ; debouncer:idler|button_out             ; debouncer:idler|button_out             ; in_Clock                               ; in_Clock    ; 20.000       ; -0.080     ; 0.734      ;
; 19.221 ; debouncer:manual_clock|button_out      ; debouncer:manual_clock|button_out      ; in_Clock                               ; in_Clock    ; 20.000       ; -0.043     ; 0.734      ;
+--------+----------------------------------------+----------------------------------------+----------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'debouncer:clock_mode_button|button_out'                                                                                            ;
+-------+---------------+---------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack ; From Node     ; To Node       ; Launch Clock                           ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------+---------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; 0.141 ; CLOCK_MODE[0] ; CLOCK_MODE[1] ; debouncer:clock_mode_button|button_out ; debouncer:clock_mode_button|button_out ; 1.000        ; -0.047     ; 0.830      ;
; 0.210 ; CLOCK_MODE[0] ; CLOCK_MODE[0] ; debouncer:clock_mode_button|button_out ; debouncer:clock_mode_button|button_out ; 1.000        ; -0.043     ; 0.765      ;
; 0.210 ; CLOCK_MODE[1] ; CLOCK_MODE[1] ; debouncer:clock_mode_button|button_out ; debouncer:clock_mode_button|button_out ; 1.000        ; -0.043     ; 0.765      ;
+-------+---------------+---------------+----------------------------------------+----------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'user_addr_control[16]'                                                                                                                                                                                                                                             ;
+--------+---------------------------------------------------------------------------------------------------------------+-------------------------------+-----------------------------------------------------------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                       ; Launch Clock                                                          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+-------------------------------+-----------------------------------------------------------------------+-----------------------+--------------+------------+------------+
; -2.488 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[1] ; bi2bcd:bcd|decoder:d0|dout[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; 0.000        ; 9.494      ; 7.086      ;
; -2.425 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[1] ; bi2bcd:bcd|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; 0.000        ; 9.495      ; 7.150      ;
; -2.306 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[1] ; bi2bcd:bcd|decoder:d0|dout[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; 0.000        ; 9.496      ; 7.270      ;
; -2.277 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[1] ; bi2bcd:bcd|decoder:d0|dout[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; -0.500       ; 9.783      ; 7.086      ;
; -2.224 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[1] ; bi2bcd:bcd|decoder:d0|dout[3] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; 0.000        ; 9.495      ; 7.351      ;
; -2.214 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[1] ; bi2bcd:bcd|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; -0.500       ; 9.784      ; 7.150      ;
; -2.205 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[1] ; bi2bcd:bcd|decoder:d0|dout[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.000        ; 9.211      ; 7.086      ;
; -2.167 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[1] ; bi2bcd:bcd|decoder:d0|dout[4] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; 0.000        ; 9.493      ; 7.406      ;
; -2.142 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[1] ; bi2bcd:bcd|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.000        ; 9.212      ; 7.150      ;
; -2.095 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[1] ; bi2bcd:bcd|decoder:d0|dout[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; -0.500       ; 9.785      ; 7.270      ;
; -2.023 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[1] ; bi2bcd:bcd|decoder:d0|dout[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.000        ; 9.213      ; 7.270      ;
; -2.013 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[1] ; bi2bcd:bcd|decoder:d0|dout[3] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; -0.500       ; 9.784      ; 7.351      ;
; -1.994 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[1] ; bi2bcd:bcd|decoder:d0|dout[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; -0.500       ; 9.500      ; 7.086      ;
; -1.962 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[1] ; bi2bcd:bcd|decoder:d0|dout[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; 0.000        ; 9.275      ; 7.393      ;
; -1.956 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[1] ; bi2bcd:bcd|decoder:d0|dout[4] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; -0.500       ; 9.782      ; 7.406      ;
; -1.941 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[1] ; bi2bcd:bcd|decoder:d0|dout[3] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.000        ; 9.212      ; 7.351      ;
; -1.931 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[1] ; bi2bcd:bcd|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; -0.500       ; 9.501      ; 7.150      ;
; -1.903 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[1] ; bi2bcd:bcd|decoder:d0|dout[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; 0.000        ; 9.272      ; 7.449      ;
; -1.884 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[1] ; bi2bcd:bcd|decoder:d0|dout[4] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.000        ; 9.210      ; 7.406      ;
; -1.812 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[1] ; bi2bcd:bcd|decoder:d0|dout[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; -0.500       ; 9.502      ; 7.270      ;
; -1.751 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[1] ; bi2bcd:bcd|decoder:d0|dout[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; -0.500       ; 9.564      ; 7.393      ;
; -1.730 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[1] ; bi2bcd:bcd|decoder:d0|dout[3] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; -0.500       ; 9.501      ; 7.351      ;
; -1.692 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[1] ; bi2bcd:bcd|decoder:d0|dout[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; -0.500       ; 9.561      ; 7.449      ;
; -1.679 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[1] ; bi2bcd:bcd|decoder:d0|dout[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.000        ; 8.992      ; 7.393      ;
; -1.673 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[1] ; bi2bcd:bcd|decoder:d0|dout[4] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; -0.500       ; 9.499      ; 7.406      ;
; -1.620 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[1] ; bi2bcd:bcd|decoder:d0|dout[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.000        ; 8.989      ; 7.449      ;
; -1.468 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[1] ; bi2bcd:bcd|decoder:d0|dout[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; -0.500       ; 9.281      ; 7.393      ;
; -1.409 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[1] ; bi2bcd:bcd|decoder:d0|dout[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; -0.500       ; 9.278      ; 7.449      ;
; 0.145  ; Data_retriever:retriever|addr[17]                                                                             ; bi2bcd:bcd|decoder:d0|dout[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; 0.000        ; 10.541     ; 10.766     ;
; 0.208  ; Data_retriever:retriever|addr[17]                                                                             ; bi2bcd:bcd|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; 0.000        ; 10.542     ; 10.830     ;
; 0.220  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[2] ; bi2bcd:bcd|decoder:d0|dout[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; 0.000        ; 9.706      ; 10.006     ;
; 0.258  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; bi2bcd:bcd|decoder:d0|dout[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; 0.000        ; 9.726      ; 10.064     ;
; 0.283  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[2] ; bi2bcd:bcd|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; 0.000        ; 9.707      ; 10.070     ;
; 0.321  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; bi2bcd:bcd|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; 0.000        ; 9.727      ; 10.128     ;
; 0.356  ; Data_retriever:retriever|addr[17]                                                                             ; bi2bcd:bcd|decoder:d0|dout[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; -0.500       ; 10.830     ; 10.766     ;
; 0.371  ; Data_retriever:retriever|addr[17]                                                                             ; bi2bcd:bcd|decoder:d0|dout[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; 0.000        ; 10.543     ; 10.994     ;
; 0.415  ; processor:Processor|ADR_maker:ADR|d_out[17]                                                                   ; bi2bcd:bcd|decoder:d0|dout[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; 0.000        ; 10.582     ; 11.077     ;
; 0.419  ; Data_retriever:retriever|addr[17]                                                                             ; bi2bcd:bcd|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; -0.500       ; 10.831     ; 10.830     ;
; 0.421  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[2] ; bi2bcd:bcd|decoder:d0|dout[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; 0.000        ; 9.708      ; 10.209     ;
; 0.424  ; Data_retriever:retriever|addr[17]                                                                             ; bi2bcd:bcd|decoder:d0|dout[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.000        ; 10.262     ; 10.766     ;
; 0.431  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[2] ; bi2bcd:bcd|decoder:d0|dout[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; -0.500       ; 9.995      ; 10.006     ;
; 0.436  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; bi2bcd:bcd|decoder:d0|dout[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; 0.000        ; 9.728      ; 10.244     ;
; 0.448  ; Data_retriever:retriever|addr[17]                                                                             ; bi2bcd:bcd|decoder:d0|dout[3] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; 0.000        ; 10.542     ; 11.070     ;
; 0.469  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; bi2bcd:bcd|decoder:d0|dout[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; -0.500       ; 10.015     ; 10.064     ;
; 0.478  ; processor:Processor|ADR_maker:ADR|d_out[17]                                                                   ; bi2bcd:bcd|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; 0.000        ; 10.583     ; 11.141     ;
; 0.487  ; Data_retriever:retriever|addr[17]                                                                             ; bi2bcd:bcd|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.000        ; 10.263     ; 10.830     ;
; 0.494  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[2] ; bi2bcd:bcd|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; -0.500       ; 9.996      ; 10.070     ;
; 0.503  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[2] ; bi2bcd:bcd|decoder:d0|dout[3] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; 0.000        ; 9.707      ; 10.290     ;
; 0.503  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[2] ; bi2bcd:bcd|decoder:d0|dout[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.000        ; 9.423      ; 10.006     ;
; 0.510  ; Data_retriever:retriever|addr[17]                                                                             ; bi2bcd:bcd|decoder:d0|dout[4] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; 0.000        ; 10.540     ; 11.130     ;
; 0.518  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; bi2bcd:bcd|decoder:d0|dout[3] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; 0.000        ; 9.727      ; 10.325     ;
; 0.532  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; bi2bcd:bcd|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; -0.500       ; 10.016     ; 10.128     ;
; 0.541  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; bi2bcd:bcd|decoder:d0|dout[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.000        ; 9.443      ; 10.064     ;
; 0.560  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[2] ; bi2bcd:bcd|decoder:d0|dout[4] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; 0.000        ; 9.705      ; 10.345     ;
; 0.566  ; Data_writer:writer|Addr[17]                                                                                   ; bi2bcd:bcd|decoder:d0|dout[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; 0.000        ; 10.541     ; 11.187     ;
; 0.566  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[2] ; bi2bcd:bcd|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.000        ; 9.424      ; 10.070     ;
; 0.575  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; bi2bcd:bcd|decoder:d0|dout[4] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; 0.000        ; 9.725      ; 10.380     ;
; 0.582  ; Data_retriever:retriever|addr[17]                                                                             ; bi2bcd:bcd|decoder:d0|dout[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; -0.500       ; 10.832     ; 10.994     ;
; 0.604  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; bi2bcd:bcd|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.000        ; 9.444      ; 10.128     ;
; 0.626  ; processor:Processor|ADR_maker:ADR|d_out[17]                                                                   ; bi2bcd:bcd|decoder:d0|dout[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; -0.500       ; 10.871     ; 11.077     ;
; 0.629  ; Data_writer:writer|Addr[17]                                                                                   ; bi2bcd:bcd|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; 0.000        ; 10.542     ; 11.251     ;
; 0.632  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[2] ; bi2bcd:bcd|decoder:d0|dout[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; -0.500       ; 9.997      ; 10.209     ;
; 0.635  ; Data_retriever:retriever|addr[17]                                                                             ; bi2bcd:bcd|decoder:d0|dout[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; -0.500       ; 10.551     ; 10.766     ;
; 0.640  ; processor:Processor|ADR_maker:ADR|d_out[17]                                                                   ; bi2bcd:bcd|decoder:d0|dout[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; 0.000        ; 10.584     ; 11.304     ;
; 0.647  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; bi2bcd:bcd|decoder:d0|dout[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; -0.500       ; 10.017     ; 10.244     ;
; 0.650  ; Data_retriever:retriever|addr[17]                                                                             ; bi2bcd:bcd|decoder:d0|dout[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.000        ; 10.264     ; 10.994     ;
; 0.659  ; Data_retriever:retriever|addr[17]                                                                             ; bi2bcd:bcd|decoder:d0|dout[3] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; -0.500       ; 10.831     ; 11.070     ;
; 0.689  ; processor:Processor|ADR_maker:ADR|d_out[17]                                                                   ; bi2bcd:bcd|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; -0.500       ; 10.872     ; 11.141     ;
; 0.694  ; processor:Processor|ADR_maker:ADR|d_out[17]                                                                   ; bi2bcd:bcd|decoder:d0|dout[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.000        ; 10.303     ; 11.077     ;
; 0.698  ; Data_retriever:retriever|addr[17]                                                                             ; bi2bcd:bcd|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; -0.500       ; 10.552     ; 10.830     ;
; 0.704  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[2] ; bi2bcd:bcd|decoder:d0|dout[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.000        ; 9.425      ; 10.209     ;
; 0.714  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[2] ; bi2bcd:bcd|decoder:d0|dout[3] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; -0.500       ; 9.996      ; 10.290     ;
; 0.714  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[2] ; bi2bcd:bcd|decoder:d0|dout[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; -0.500       ; 9.712      ; 10.006     ;
; 0.715  ; Data_retriever:retriever|addr[17]                                                                             ; bi2bcd:bcd|decoder:d0|dout[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; 0.000        ; 10.322     ; 11.117     ;
; 0.718  ; processor:Processor|ADR_maker:ADR|d_out[17]                                                                   ; bi2bcd:bcd|decoder:d0|dout[3] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; 0.000        ; 10.583     ; 11.381     ;
; 0.719  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; bi2bcd:bcd|decoder:d0|dout[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.000        ; 9.445      ; 10.244     ;
; 0.721  ; Data_retriever:retriever|addr[17]                                                                             ; bi2bcd:bcd|decoder:d0|dout[4] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; -0.500       ; 10.829     ; 11.130     ;
; 0.727  ; Data_retriever:retriever|addr[17]                                                                             ; bi2bcd:bcd|decoder:d0|dout[3] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.000        ; 10.263     ; 11.070     ;
; 0.729  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; bi2bcd:bcd|decoder:d0|dout[3] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; -0.500       ; 10.016     ; 10.325     ;
; 0.752  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; bi2bcd:bcd|decoder:d0|dout[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; -0.500       ; 9.732      ; 10.064     ;
; 0.757  ; processor:Processor|ADR_maker:ADR|d_out[17]                                                                   ; bi2bcd:bcd|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.000        ; 10.304     ; 11.141     ;
; 0.765  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[2] ; bi2bcd:bcd|decoder:d0|dout[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; 0.000        ; 9.487      ; 10.332     ;
; 0.771  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[2] ; bi2bcd:bcd|decoder:d0|dout[4] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; -0.500       ; 9.994      ; 10.345     ;
; 0.774  ; Data_retriever:retriever|addr[17]                                                                             ; bi2bcd:bcd|decoder:d0|dout[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; 0.000        ; 10.319     ; 11.173     ;
; 0.777  ; Data_writer:writer|Addr[17]                                                                                   ; bi2bcd:bcd|decoder:d0|dout[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; -0.500       ; 10.830     ; 11.187     ;
; 0.777  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[2] ; bi2bcd:bcd|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; -0.500       ; 9.713      ; 10.070     ;
; 0.779  ; processor:Processor|ADR_maker:ADR|d_out[17]                                                                   ; bi2bcd:bcd|decoder:d0|dout[4] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; 0.000        ; 10.581     ; 11.440     ;
; 0.780  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; bi2bcd:bcd|decoder:d0|dout[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; 0.000        ; 9.507      ; 10.367     ;
; 0.786  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[2] ; bi2bcd:bcd|decoder:d0|dout[3] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.000        ; 9.424      ; 10.290     ;
; 0.786  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; bi2bcd:bcd|decoder:d0|dout[4] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; -0.500       ; 10.014     ; 10.380     ;
; 0.789  ; Data_retriever:retriever|addr[17]                                                                             ; bi2bcd:bcd|decoder:d0|dout[4] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.000        ; 10.261     ; 11.130     ;
; 0.791  ; Data_writer:writer|Addr[17]                                                                                   ; bi2bcd:bcd|decoder:d0|dout[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; 0.000        ; 10.543     ; 11.414     ;
; 0.801  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; bi2bcd:bcd|decoder:d0|dout[3] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.000        ; 9.444      ; 10.325     ;
; 0.815  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; bi2bcd:bcd|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; -0.500       ; 9.733      ; 10.128     ;
; 0.824  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[2] ; bi2bcd:bcd|decoder:d0|dout[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; 0.000        ; 9.484      ; 10.388     ;
; 0.839  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; bi2bcd:bcd|decoder:d0|dout[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; 0.000        ; 9.504      ; 10.423     ;
; 0.840  ; Data_writer:writer|Addr[17]                                                                                   ; bi2bcd:bcd|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; -0.500       ; 10.831     ; 11.251     ;
; 0.843  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[2] ; bi2bcd:bcd|decoder:d0|dout[4] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.000        ; 9.422      ; 10.345     ;
; 0.845  ; Data_writer:writer|Addr[17]                                                                                   ; bi2bcd:bcd|decoder:d0|dout[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.000        ; 10.262     ; 11.187     ;
; 0.851  ; processor:Processor|ADR_maker:ADR|d_out[17]                                                                   ; bi2bcd:bcd|decoder:d0|dout[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; -0.500       ; 10.873     ; 11.304     ;
+--------+---------------------------------------------------------------------------------------------------------------+-------------------------------+-----------------------------------------------------------------------+-----------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                 ;
+--------+-----------------------------------------------+---------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                           ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+---------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; -0.741 ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|status       ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 5.682      ; 5.459      ;
; -0.669 ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|ACI[0]       ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 5.685      ; 5.534      ;
; -0.635 ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|MEM[0]       ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 5.687      ; 5.570      ;
; -0.628 ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|ALU[1]       ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 5.676      ; 5.566      ;
; -0.625 ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|ADR[1]       ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 5.676      ; 5.569      ;
; -0.621 ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|ADR[2]       ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 5.685      ; 5.582      ;
; -0.621 ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|ALU[2]       ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 5.685      ; 5.582      ;
; -0.621 ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|OPR[1]       ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 5.685      ; 5.582      ;
; -0.621 ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|OPR[0]       ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 5.685      ; 5.582      ;
; -0.613 ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|ALU[0]       ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 5.676      ; 5.581      ;
; -0.602 ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|PRM[0]       ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 5.676      ; 5.592      ;
; -0.591 ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|ACI[1]       ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 5.682      ; 5.609      ;
; -0.591 ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|MEM[1]       ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 5.682      ; 5.609      ;
; -0.564 ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|TOG          ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 5.684      ; 5.638      ;
; -0.542 ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|OPR[2]       ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 5.676      ; 5.652      ;
; -0.530 ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|PRM[1]       ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 5.674      ; 5.662      ;
; -0.504 ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|ADR[0]       ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 5.676      ; 5.690      ;
; -0.502 ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|AWM[0]       ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 5.676      ; 5.692      ;
; -0.461 ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|PRM_param[0] ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 5.675      ; 5.732      ;
; -0.405 ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|STATE[6]     ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.241      ; 3.354      ;
; -0.354 ; Data_writer:writer|Addr[3]                    ; Data_writer:writer|Addr[3]                        ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.807      ; 0.669      ;
; -0.354 ; Data_writer:writer|Addr[0]                    ; Data_writer:writer|Addr[0]                        ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.807      ; 0.669      ;
; -0.354 ; Data_writer:writer|Addr[4]                    ; Data_writer:writer|Addr[4]                        ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.807      ; 0.669      ;
; -0.354 ; Data_writer:writer|Addr[5]                    ; Data_writer:writer|Addr[5]                        ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.807      ; 0.669      ;
; -0.354 ; Data_writer:writer|Addr[6]                    ; Data_writer:writer|Addr[6]                        ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.807      ; 0.669      ;
; -0.354 ; Data_writer:writer|Addr[7]                    ; Data_writer:writer|Addr[7]                        ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.807      ; 0.669      ;
; -0.354 ; uart_rx:reciever|r_SM_Main.s_RX_DATA_BITS     ; uart_rx:reciever|r_SM_Main.s_RX_DATA_BITS         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.807      ; 0.669      ;
; -0.354 ; uart_rx:reciever|r_Bit_Index[2]               ; uart_rx:reciever|r_Bit_Index[2]                   ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.807      ; 0.669      ;
; -0.354 ; uart_rx:reciever|r_SM_Main.s_RX_STOP_BIT      ; uart_rx:reciever|r_SM_Main.s_RX_STOP_BIT          ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.807      ; 0.669      ;
; -0.354 ; uart_rx:reciever|r_Bit_Index[0]               ; uart_rx:reciever|r_Bit_Index[0]                   ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.807      ; 0.669      ;
; -0.354 ; processor:Processor|reg_K:K0|tog              ; processor:Processor|reg_K:K0|tog                  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.807      ; 0.669      ;
; -0.353 ; Data_retriever:retriever|STATE.TRANSMITTING   ; Data_retriever:retriever|STATE.TRANSMITTING       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.806      ; 0.669      ;
; -0.353 ; Data_retriever:retriever|STATE.DONE           ; Data_retriever:retriever|STATE.DONE               ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.806      ; 0.669      ;
; -0.353 ; Data_retriever:retriever|fin                  ; Data_retriever:retriever|fin                      ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.806      ; 0.669      ;
; -0.353 ; Data_writer:writer|STATE.STORING1             ; Data_writer:writer|STATE.STORING1                 ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.806      ; 0.669      ;
; -0.353 ; uart_tx:transmitter|o_Tx_Serial               ; uart_tx:transmitter|o_Tx_Serial                   ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.806      ; 0.669      ;
; -0.353 ; Data_writer:writer|Addr[12]                   ; Data_writer:writer|Addr[12]                       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.806      ; 0.669      ;
; -0.353 ; Data_writer:writer|Addr[13]                   ; Data_writer:writer|Addr[13]                       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.806      ; 0.669      ;
; -0.353 ; Data_writer:writer|Addr[14]                   ; Data_writer:writer|Addr[14]                       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.806      ; 0.669      ;
; -0.353 ; Data_writer:writer|Addr[1]                    ; Data_writer:writer|Addr[1]                        ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.806      ; 0.669      ;
; -0.353 ; Data_writer:writer|Addr[2]                    ; Data_writer:writer|Addr[2]                        ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.806      ; 0.669      ;
; -0.353 ; Data_writer:writer|Addr[8]                    ; Data_writer:writer|Addr[8]                        ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.806      ; 0.669      ;
; -0.353 ; Data_writer:writer|Addr[9]                    ; Data_writer:writer|Addr[9]                        ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.806      ; 0.669      ;
; -0.353 ; Data_writer:writer|Addr[10]                   ; Data_writer:writer|Addr[10]                       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.806      ; 0.669      ;
; -0.353 ; Data_writer:writer|Addr[11]                   ; Data_writer:writer|Addr[11]                       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.806      ; 0.669      ;
; -0.353 ; uart_rx:reciever|r_Rx_DV                      ; uart_rx:reciever|r_Rx_DV                          ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.806      ; 0.669      ;
; -0.353 ; uart_rx:reciever|r_SM_Main.s_RX_START_BIT     ; uart_rx:reciever|r_SM_Main.s_RX_START_BIT         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.806      ; 0.669      ;
; -0.353 ; processor:Processor|reg_K:K1|tog              ; processor:Processor|reg_K:K1|tog                  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.806      ; 0.669      ;
; -0.353 ; uart_tx:transmitter|r_Tx_Done                 ; uart_tx:transmitter|r_Tx_Done                     ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.806      ; 0.669      ;
; -0.353 ; uart_tx:transmitter|r_SM_Main.s_TX_START_BIT  ; uart_tx:transmitter|r_SM_Main.s_TX_START_BIT      ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.806      ; 0.669      ;
; -0.353 ; uart_tx:transmitter|r_SM_Main.s_TX_DATA_BITS  ; uart_tx:transmitter|r_SM_Main.s_TX_DATA_BITS      ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.806      ; 0.669      ;
; -0.353 ; uart_tx:transmitter|r_SM_Main.s_TX_STOP_BIT   ; uart_tx:transmitter|r_SM_Main.s_TX_STOP_BIT       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.806      ; 0.669      ;
; -0.353 ; uart_tx:transmitter|r_Bit_Index[2]            ; uart_tx:transmitter|r_Bit_Index[2]                ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.806      ; 0.669      ;
; -0.353 ; uart_tx:transmitter|r_Bit_Index[0]            ; uart_tx:transmitter|r_Bit_Index[0]                ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.806      ; 0.669      ;
; -0.353 ; processor:Processor|ADR_maker:ADR|TOG         ; processor:Processor|ADR_maker:ADR|TOG             ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.806      ; 0.669      ;
; -0.317 ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|STATE[0]     ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 5.692      ; 5.893      ;
; -0.308 ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|STATE[1]     ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 5.699      ; 5.909      ;
; -0.295 ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|STATE[4]     ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.241      ; 3.464      ;
; -0.256 ; Data_retriever:retriever|addr[17]             ; Data_retriever:retriever|addr[17]                 ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.709      ; 0.669      ;
; -0.256 ; Data_writer:writer|Addr[17]                   ; Data_writer:writer|Addr[17]                       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.709      ; 0.669      ;
; -0.251 ; Data_writer:writer|Addr[16]                   ; Data_writer:writer|Addr[16]                       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.704      ; 0.669      ;
; -0.250 ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|STATE[2]     ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.241      ; 3.509      ;
; -0.233 ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|STATE[5]     ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.241      ; 3.526      ;
; -0.232 ; Data_retriever:retriever|addr[16]             ; Data_retriever:retriever|addr[16]                 ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.685      ; 0.669      ;
; -0.231 ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|STATE[7]     ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.962      ; 3.249      ;
; -0.182 ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|status       ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 5.682      ; 5.518      ;
; -0.096 ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|ADR[1]       ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 5.676      ; 5.598      ;
; -0.092 ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|PRM[0]       ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 5.676      ; 5.602      ;
; -0.079 ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|PRM_param[3] ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 5.675      ; 6.114      ;
; -0.061 ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|ACI[0]       ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 5.685      ; 5.642      ;
; -0.055 ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|OPR[1]       ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 5.685      ; 5.648      ;
; -0.015 ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|MEM[0]       ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 5.687      ; 5.690      ;
; -0.009 ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|ADR[2]       ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 5.685      ; 5.694      ;
; -0.009 ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|ALU[2]       ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 5.685      ; 5.694      ;
; -0.009 ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|OPR[0]       ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 5.685      ; 5.694      ;
; -0.003 ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|PRM_param[2] ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 5.676      ; 6.191      ;
; -0.003 ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|OPR[2]       ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 5.676      ; 5.691      ;
; 0.031  ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|ACI[1]       ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 5.682      ; 5.731      ;
; 0.031  ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|MEM[1]       ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 5.682      ; 5.731      ;
; 0.034  ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|PRM_param[0] ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 5.675      ; 5.727      ;
; 0.058  ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|ALU[0]       ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 5.676      ; 5.752      ;
; 0.058  ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|ALU[1]       ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 5.676      ; 5.752      ;
; 0.066  ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|TOG          ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 5.684      ; 5.768      ;
; 0.089  ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|AWM[0]       ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 5.676      ; 5.783      ;
; 0.090  ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|ADR[0]       ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 5.676      ; 5.784      ;
; 0.110  ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|PRM[1]       ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 5.674      ; 5.802      ;
; 0.159  ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|STATE[6]     ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 3.241      ; 3.418      ;
; 0.181  ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|PRM_param[1] ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 5.675      ; 6.374      ;
; 0.217  ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|STATE[4]     ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 3.241      ; 3.476      ;
; 0.225  ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|STATE[1]     ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 5.699      ; 5.942      ;
; 0.251  ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|STATE[0]     ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 5.692      ; 5.961      ;
; 0.276  ; processor:Processor|reg_G:G|G2_out[1]         ; processor:Processor|ADR_maker:ADR|TEMP_MDAR[9]    ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.807      ; 1.299      ;
; 0.277  ; processor:Processor|ADR_maker:ADR|d_to_ART[2] ; processor:Processor|reg_ARG_ART:ART|ref[2]        ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.806      ; 1.299      ;
; 0.287  ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|STATE[2]     ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 3.241      ; 3.546      ;
; 0.289  ; processor:Processor|ADR_maker:ADR|d_to_ART[5] ; processor:Processor|reg_ARG_ART:ART|ref[5]        ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.807      ; 1.312      ;
; 0.294  ; uart_tx:transmitter|r_SM_Main.s_CLEANUP2      ; uart_tx:transmitter|r_SM_Main.s_CLEANUP3          ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.806      ; 1.316      ;
; 0.300  ; processor:Processor|ADR_maker:ADR|d_to_ART[3] ; processor:Processor|reg_ARG_ART:ART|ref[3]        ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.803      ; 1.319      ;
; 0.304  ; processor:Processor|ADR_maker:ADR|d_to_ART[7] ; processor:Processor|reg_ARG_ART:ART|ref[7]        ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.807      ; 1.327      ;
; 0.309  ; uart_tx:transmitter|r_Clock_Count[3]          ; uart_tx:transmitter|r_Clock_Count[3]              ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.806      ; 1.331      ;
; 0.311  ; processor:Processor|ADR_maker:ADR|d_to_ART[6] ; processor:Processor|reg_ARG_ART:ART|ref[6]        ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.806      ; 1.333      ;
+--------+-----------------------------------------------+---------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                 ;
+--------+-----------------------------------------------+---------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                           ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+---------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; -0.361 ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|status       ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 5.302      ; 5.459      ;
; -0.289 ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|ACI[0]       ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 5.305      ; 5.534      ;
; -0.255 ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|MEM[0]       ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 5.307      ; 5.570      ;
; -0.248 ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|ALU[1]       ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 5.296      ; 5.566      ;
; -0.245 ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|ADR[1]       ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 5.296      ; 5.569      ;
; -0.241 ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|ADR[2]       ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 5.305      ; 5.582      ;
; -0.241 ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|ALU[2]       ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 5.305      ; 5.582      ;
; -0.241 ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|OPR[1]       ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 5.305      ; 5.582      ;
; -0.241 ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|OPR[0]       ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 5.305      ; 5.582      ;
; -0.233 ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|ALU[0]       ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 5.296      ; 5.581      ;
; -0.222 ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|PRM[0]       ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 5.296      ; 5.592      ;
; -0.211 ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|ACI[1]       ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 5.302      ; 5.609      ;
; -0.211 ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|MEM[1]       ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 5.302      ; 5.609      ;
; -0.184 ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|TOG          ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 5.304      ; 5.638      ;
; -0.162 ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|OPR[2]       ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 5.296      ; 5.652      ;
; -0.150 ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|PRM[1]       ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 5.294      ; 5.662      ;
; -0.124 ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|ADR[0]       ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 5.296      ; 5.690      ;
; -0.122 ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|AWM[0]       ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 5.296      ; 5.692      ;
; -0.081 ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|PRM_param[0] ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 5.295      ; 5.732      ;
; -0.025 ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|STATE[6]     ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.861      ; 3.354      ;
; 0.063  ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|STATE[0]     ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 5.312      ; 5.893      ;
; 0.072  ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|STATE[1]     ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 5.319      ; 5.909      ;
; 0.085  ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|STATE[4]     ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.861      ; 3.464      ;
; 0.130  ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|STATE[2]     ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.861      ; 3.509      ;
; 0.147  ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|STATE[5]     ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.861      ; 3.526      ;
; 0.149  ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|STATE[7]     ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.582      ; 3.249      ;
; 0.198  ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|status       ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 5.302      ; 5.518      ;
; 0.284  ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|ADR[1]       ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 5.296      ; 5.598      ;
; 0.288  ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|PRM[0]       ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 5.296      ; 5.602      ;
; 0.301  ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|PRM_param[3] ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 5.295      ; 6.114      ;
; 0.307  ; Data_writer:writer|Addr[3]                    ; Data_writer:writer|Addr[3]                        ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.146      ; 0.669      ;
; 0.307  ; Data_writer:writer|Addr[0]                    ; Data_writer:writer|Addr[0]                        ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.146      ; 0.669      ;
; 0.307  ; Data_writer:writer|Addr[4]                    ; Data_writer:writer|Addr[4]                        ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.146      ; 0.669      ;
; 0.307  ; Data_writer:writer|Addr[5]                    ; Data_writer:writer|Addr[5]                        ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.146      ; 0.669      ;
; 0.307  ; Data_writer:writer|Addr[6]                    ; Data_writer:writer|Addr[6]                        ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.146      ; 0.669      ;
; 0.307  ; Data_writer:writer|Addr[7]                    ; Data_writer:writer|Addr[7]                        ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.146      ; 0.669      ;
; 0.307  ; uart_rx:reciever|r_SM_Main.s_RX_DATA_BITS     ; uart_rx:reciever|r_SM_Main.s_RX_DATA_BITS         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.146      ; 0.669      ;
; 0.307  ; uart_rx:reciever|r_Bit_Index[2]               ; uart_rx:reciever|r_Bit_Index[2]                   ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.146      ; 0.669      ;
; 0.307  ; uart_rx:reciever|r_SM_Main.s_RX_STOP_BIT      ; uart_rx:reciever|r_SM_Main.s_RX_STOP_BIT          ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.146      ; 0.669      ;
; 0.307  ; uart_rx:reciever|r_Bit_Index[0]               ; uart_rx:reciever|r_Bit_Index[0]                   ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.146      ; 0.669      ;
; 0.307  ; processor:Processor|reg_K:K0|tog              ; processor:Processor|reg_K:K0|tog                  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.146      ; 0.669      ;
; 0.308  ; Data_retriever:retriever|STATE.TRANSMITTING   ; Data_retriever:retriever|STATE.TRANSMITTING       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.145      ; 0.669      ;
; 0.308  ; Data_retriever:retriever|STATE.DONE           ; Data_retriever:retriever|STATE.DONE               ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.145      ; 0.669      ;
; 0.308  ; Data_retriever:retriever|fin                  ; Data_retriever:retriever|fin                      ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.145      ; 0.669      ;
; 0.308  ; Data_writer:writer|STATE.STORING1             ; Data_writer:writer|STATE.STORING1                 ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.145      ; 0.669      ;
; 0.308  ; uart_tx:transmitter|o_Tx_Serial               ; uart_tx:transmitter|o_Tx_Serial                   ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.145      ; 0.669      ;
; 0.308  ; Data_writer:writer|Addr[12]                   ; Data_writer:writer|Addr[12]                       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.145      ; 0.669      ;
; 0.308  ; Data_writer:writer|Addr[13]                   ; Data_writer:writer|Addr[13]                       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.145      ; 0.669      ;
; 0.308  ; Data_writer:writer|Addr[14]                   ; Data_writer:writer|Addr[14]                       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.145      ; 0.669      ;
; 0.308  ; Data_writer:writer|Addr[1]                    ; Data_writer:writer|Addr[1]                        ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.145      ; 0.669      ;
; 0.308  ; Data_writer:writer|Addr[2]                    ; Data_writer:writer|Addr[2]                        ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.145      ; 0.669      ;
; 0.308  ; Data_writer:writer|Addr[8]                    ; Data_writer:writer|Addr[8]                        ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.145      ; 0.669      ;
; 0.308  ; Data_writer:writer|Addr[9]                    ; Data_writer:writer|Addr[9]                        ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.145      ; 0.669      ;
; 0.308  ; Data_writer:writer|Addr[10]                   ; Data_writer:writer|Addr[10]                       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.145      ; 0.669      ;
; 0.308  ; Data_writer:writer|Addr[11]                   ; Data_writer:writer|Addr[11]                       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.145      ; 0.669      ;
; 0.308  ; uart_rx:reciever|r_Rx_DV                      ; uart_rx:reciever|r_Rx_DV                          ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.145      ; 0.669      ;
; 0.308  ; uart_rx:reciever|r_SM_Main.s_RX_START_BIT     ; uart_rx:reciever|r_SM_Main.s_RX_START_BIT         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.145      ; 0.669      ;
; 0.308  ; processor:Processor|reg_K:K1|tog              ; processor:Processor|reg_K:K1|tog                  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.145      ; 0.669      ;
; 0.308  ; uart_tx:transmitter|r_Tx_Done                 ; uart_tx:transmitter|r_Tx_Done                     ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.145      ; 0.669      ;
; 0.308  ; uart_tx:transmitter|r_SM_Main.s_TX_START_BIT  ; uart_tx:transmitter|r_SM_Main.s_TX_START_BIT      ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.145      ; 0.669      ;
; 0.308  ; uart_tx:transmitter|r_SM_Main.s_TX_DATA_BITS  ; uart_tx:transmitter|r_SM_Main.s_TX_DATA_BITS      ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.145      ; 0.669      ;
; 0.308  ; uart_tx:transmitter|r_SM_Main.s_TX_STOP_BIT   ; uart_tx:transmitter|r_SM_Main.s_TX_STOP_BIT       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.145      ; 0.669      ;
; 0.308  ; uart_tx:transmitter|r_Bit_Index[2]            ; uart_tx:transmitter|r_Bit_Index[2]                ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.145      ; 0.669      ;
; 0.308  ; uart_tx:transmitter|r_Bit_Index[0]            ; uart_tx:transmitter|r_Bit_Index[0]                ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.145      ; 0.669      ;
; 0.308  ; processor:Processor|ADR_maker:ADR|TOG         ; processor:Processor|ADR_maker:ADR|TOG             ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.145      ; 0.669      ;
; 0.319  ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|ACI[0]       ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 5.305      ; 5.642      ;
; 0.325  ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|OPR[1]       ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 5.305      ; 5.648      ;
; 0.365  ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|MEM[0]       ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 5.307      ; 5.690      ;
; 0.371  ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|ADR[2]       ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 5.305      ; 5.694      ;
; 0.371  ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|ALU[2]       ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 5.305      ; 5.694      ;
; 0.371  ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|OPR[0]       ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 5.305      ; 5.694      ;
; 0.377  ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|PRM_param[2] ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 5.296      ; 6.191      ;
; 0.377  ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|OPR[2]       ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 5.296      ; 5.691      ;
; 0.402  ; Data_writer:writer|Addr[3]                    ; Data_writer:writer|Addr[3]                        ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; Data_writer:writer|Addr[0]                    ; Data_writer:writer|Addr[0]                        ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; Data_writer:writer|Addr[4]                    ; Data_writer:writer|Addr[4]                        ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; Data_writer:writer|Addr[5]                    ; Data_writer:writer|Addr[5]                        ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; Data_writer:writer|Addr[6]                    ; Data_writer:writer|Addr[6]                        ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; Data_writer:writer|Addr[7]                    ; Data_writer:writer|Addr[7]                        ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; uart_rx:reciever|r_SM_Main.s_RX_DATA_BITS     ; uart_rx:reciever|r_SM_Main.s_RX_DATA_BITS         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; uart_rx:reciever|r_Bit_Index[2]               ; uart_rx:reciever|r_Bit_Index[2]                   ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; uart_rx:reciever|r_SM_Main.s_RX_STOP_BIT      ; uart_rx:reciever|r_SM_Main.s_RX_STOP_BIT          ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; uart_rx:reciever|r_Bit_Index[0]               ; uart_rx:reciever|r_Bit_Index[0]                   ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; processor:Processor|reg_K:K0|tog              ; processor:Processor|reg_K:K0|tog                  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.403  ; uart_tx:transmitter|o_Tx_Serial               ; uart_tx:transmitter|o_Tx_Serial                   ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403  ; Data_writer:writer|Addr[12]                   ; Data_writer:writer|Addr[12]                       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403  ; Data_writer:writer|Addr[13]                   ; Data_writer:writer|Addr[13]                       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403  ; Data_writer:writer|Addr[14]                   ; Data_writer:writer|Addr[14]                       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403  ; Data_writer:writer|STATE.STORING1             ; Data_writer:writer|STATE.STORING1                 ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403  ; Data_writer:writer|Addr[1]                    ; Data_writer:writer|Addr[1]                        ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403  ; Data_writer:writer|Addr[2]                    ; Data_writer:writer|Addr[2]                        ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403  ; Data_writer:writer|Addr[8]                    ; Data_writer:writer|Addr[8]                        ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403  ; Data_writer:writer|Addr[9]                    ; Data_writer:writer|Addr[9]                        ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403  ; Data_writer:writer|Addr[10]                   ; Data_writer:writer|Addr[10]                       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403  ; Data_writer:writer|Addr[11]                   ; Data_writer:writer|Addr[11]                       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403  ; uart_rx:reciever|r_Rx_DV                      ; uart_rx:reciever|r_Rx_DV                          ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403  ; uart_rx:reciever|r_SM_Main.s_RX_START_BIT     ; uart_rx:reciever|r_SM_Main.s_RX_START_BIT         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403  ; Data_retriever:retriever|fin                  ; Data_retriever:retriever|fin                      ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403  ; Data_retriever:retriever|STATE.DONE           ; Data_retriever:retriever|STATE.DONE               ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403  ; Data_retriever:retriever|STATE.TRANSMITTING   ; Data_retriever:retriever|STATE.TRANSMITTING       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
+--------+-----------------------------------------------+---------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'processor:Processor|state_machine:SM|STATE[1]'                                                                                                                                                                              ;
+-------+-----------------------------------------------+---------------------------------+-----------------------------------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                         ; Launch Clock                                                          ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+---------------------------------+-----------------------------------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; 0.239 ; processor:Processor|state_machine:SM|STATE[1] ; bi2bcd:SM_st|decoder:d0|dout[2] ; processor:Processor|state_machine:SM|STATE[1]                         ; processor:Processor|state_machine:SM|STATE[1] ; 0.000        ; 4.805      ; 5.276      ;
; 0.296 ; processor:Processor|state_machine:SM|STATE[1] ; bi2bcd:SM_st|decoder:d0|dout[6] ; processor:Processor|state_machine:SM|STATE[1]                         ; processor:Processor|state_machine:SM|STATE[1] ; 0.000        ; 4.801      ; 5.329      ;
; 0.297 ; processor:Processor|state_machine:SM|STATE[1] ; bi2bcd:SM_st|decoder:d0|dout[0] ; processor:Processor|state_machine:SM|STATE[1]                         ; processor:Processor|state_machine:SM|STATE[1] ; 0.000        ; 4.802      ; 5.331      ;
; 0.328 ; processor:Processor|state_machine:SM|STATE[1] ; bi2bcd:SM_st|decoder:d0|dout[3] ; processor:Processor|state_machine:SM|STATE[1]                         ; processor:Processor|state_machine:SM|STATE[1] ; 0.000        ; 4.804      ; 5.364      ;
; 0.451 ; processor:Processor|state_machine:SM|STATE[1] ; bi2bcd:SM_st|decoder:d0|dout[1] ; processor:Processor|state_machine:SM|STATE[1]                         ; processor:Processor|state_machine:SM|STATE[1] ; 0.000        ; 4.628      ; 5.311      ;
; 0.468 ; processor:Processor|state_machine:SM|STATE[1] ; bi2bcd:SM_st|decoder:d0|dout[5] ; processor:Processor|state_machine:SM|STATE[1]                         ; processor:Processor|state_machine:SM|STATE[1] ; 0.000        ; 4.628      ; 5.328      ;
; 0.495 ; processor:Processor|state_machine:SM|STATE[1] ; bi2bcd:SM_st|decoder:d0|dout[4] ; processor:Processor|state_machine:SM|STATE[1]                         ; processor:Processor|state_machine:SM|STATE[1] ; 0.000        ; 4.629      ; 5.356      ;
; 0.665 ; processor:Processor|state_machine:SM|STATE[1] ; bi2bcd:SM_st|decoder:d0|dout[0] ; processor:Processor|state_machine:SM|STATE[1]                         ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 4.802      ; 5.219      ;
; 0.707 ; processor:Processor|state_machine:SM|STATE[1] ; bi2bcd:SM_st|decoder:d0|dout[2] ; processor:Processor|state_machine:SM|STATE[1]                         ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 4.805      ; 5.264      ;
; 0.710 ; processor:Processor|state_machine:SM|STATE[1] ; bi2bcd:SM_st|decoder:d0|dout[3] ; processor:Processor|state_machine:SM|STATE[1]                         ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 4.804      ; 5.266      ;
; 0.735 ; processor:Processor|state_machine:SM|STATE[1] ; bi2bcd:SM_st|decoder:d0|dout[6] ; processor:Processor|state_machine:SM|STATE[1]                         ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 4.801      ; 5.288      ;
; 0.836 ; processor:Processor|state_machine:SM|STATE[1] ; bi2bcd:SM_st|decoder:d0|dout[5] ; processor:Processor|state_machine:SM|STATE[1]                         ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 4.628      ; 5.216      ;
; 0.871 ; processor:Processor|state_machine:SM|STATE[1] ; bi2bcd:SM_st|decoder:d0|dout[1] ; processor:Processor|state_machine:SM|STATE[1]                         ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 4.628      ; 5.251      ;
; 0.877 ; processor:Processor|state_machine:SM|STATE[1] ; bi2bcd:SM_st|decoder:d0|dout[4] ; processor:Processor|state_machine:SM|STATE[1]                         ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 4.629      ; 5.258      ;
; 1.552 ; processor:Processor|state_machine:SM|STATE[7] ; bi2bcd:SM_st|decoder:d0|dout[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 2.823      ; 3.945      ;
; 1.585 ; processor:Processor|state_machine:SM|STATE[2] ; bi2bcd:SM_st|decoder:d0|dout[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 2.555      ; 3.710      ;
; 1.585 ; processor:Processor|state_machine:SM|STATE[6] ; bi2bcd:SM_st|decoder:d0|dout[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 2.555      ; 3.710      ;
; 1.597 ; processor:Processor|state_machine:SM|STATE[2] ; bi2bcd:SM_st|decoder:d0|dout[3] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 2.557      ; 3.724      ;
; 1.616 ; processor:Processor|state_machine:SM|STATE[2] ; bi2bcd:SM_st|decoder:d0|dout[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 2.558      ; 3.744      ;
; 1.622 ; processor:Processor|state_machine:SM|STATE[7] ; bi2bcd:SM_st|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 2.822      ; 4.014      ;
; 1.627 ; processor:Processor|state_machine:SM|STATE[7] ; bi2bcd:SM_st|decoder:d0|dout[3] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 2.825      ; 4.022      ;
; 1.630 ; processor:Processor|state_machine:SM|STATE[6] ; bi2bcd:SM_st|decoder:d0|dout[3] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 2.557      ; 3.757      ;
; 1.639 ; processor:Processor|state_machine:SM|STATE[0] ; bi2bcd:SM_st|decoder:d0|dout[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 0.204      ; 1.413      ;
; 1.639 ; processor:Processor|state_machine:SM|STATE[7] ; bi2bcd:SM_st|decoder:d0|dout[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 2.826      ; 4.035      ;
; 1.644 ; processor:Processor|state_machine:SM|STATE[4] ; bi2bcd:SM_st|decoder:d0|dout[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 2.555      ; 3.769      ;
; 1.644 ; processor:Processor|state_machine:SM|STATE[0] ; bi2bcd:SM_st|decoder:d0|dout[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 0.201      ; 1.415      ;
; 1.645 ; processor:Processor|state_machine:SM|STATE[0] ; bi2bcd:SM_st|decoder:d0|dout[3] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 0.203      ; 1.418      ;
; 1.650 ; processor:Processor|state_machine:SM|STATE[6] ; bi2bcd:SM_st|decoder:d0|dout[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 2.558      ; 3.778      ;
; 1.655 ; processor:Processor|state_machine:SM|STATE[6] ; bi2bcd:SM_st|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 2.554      ; 3.779      ;
; 1.673 ; processor:Processor|state_machine:SM|STATE[2] ; bi2bcd:SM_st|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 2.554      ; 3.797      ;
; 1.689 ; processor:Processor|state_machine:SM|STATE[4] ; bi2bcd:SM_st|decoder:d0|dout[3] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 2.557      ; 3.816      ;
; 1.703 ; processor:Processor|state_machine:SM|STATE[0] ; bi2bcd:SM_st|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 0.200      ; 1.473      ;
; 1.709 ; processor:Processor|state_machine:SM|STATE[4] ; bi2bcd:SM_st|decoder:d0|dout[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 2.558      ; 3.837      ;
; 1.714 ; processor:Processor|state_machine:SM|STATE[4] ; bi2bcd:SM_st|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 2.554      ; 3.838      ;
; 1.723 ; processor:Processor|state_machine:SM|STATE[7] ; bi2bcd:SM_st|decoder:d0|dout[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 2.649      ; 3.942      ;
; 1.756 ; processor:Processor|state_machine:SM|STATE[6] ; bi2bcd:SM_st|decoder:d0|dout[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 2.381      ; 3.707      ;
; 1.758 ; processor:Processor|state_machine:SM|STATE[2] ; bi2bcd:SM_st|decoder:d0|dout[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 2.381      ; 3.709      ;
; 1.764 ; processor:Processor|state_machine:SM|STATE[2] ; bi2bcd:SM_st|decoder:d0|dout[4] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 2.382      ; 3.716      ;
; 1.777 ; processor:Processor|state_machine:SM|STATE[2] ; bi2bcd:SM_st|decoder:d0|dout[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 2.381      ; 3.728      ;
; 1.790 ; processor:Processor|state_machine:SM|STATE[7] ; bi2bcd:SM_st|decoder:d0|dout[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 2.649      ; 4.009      ;
; 1.791 ; processor:Processor|state_machine:SM|STATE[6] ; bi2bcd:SM_st|decoder:d0|dout[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 2.381      ; 3.742      ;
; 1.794 ; processor:Processor|state_machine:SM|STATE[7] ; bi2bcd:SM_st|decoder:d0|dout[4] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 2.650      ; 4.014      ;
; 1.797 ; processor:Processor|state_machine:SM|STATE[6] ; bi2bcd:SM_st|decoder:d0|dout[4] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 2.382      ; 3.749      ;
; 1.808 ; processor:Processor|state_machine:SM|STATE[5] ; bi2bcd:SM_st|decoder:d0|dout[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 2.555      ; 3.933      ;
; 1.812 ; processor:Processor|state_machine:SM|STATE[0] ; bi2bcd:SM_st|decoder:d0|dout[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 0.027      ; 1.409      ;
; 1.815 ; processor:Processor|state_machine:SM|STATE[4] ; bi2bcd:SM_st|decoder:d0|dout[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 2.381      ; 3.766      ;
; 1.820 ; processor:Processor|state_machine:SM|STATE[5] ; bi2bcd:SM_st|decoder:d0|dout[3] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 2.557      ; 3.947      ;
; 1.827 ; processor:Processor|state_machine:SM|STATE[0] ; bi2bcd:SM_st|decoder:d0|dout[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 0.027      ; 1.424      ;
; 1.829 ; processor:Processor|state_machine:SM|STATE[0] ; bi2bcd:SM_st|decoder:d0|dout[4] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 0.028      ; 1.427      ;
; 1.835 ; processor:Processor|state_machine:SM|STATE[7] ; bi2bcd:SM_st|decoder:d0|dout[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 2.540      ; 3.945      ;
; 1.839 ; processor:Processor|state_machine:SM|STATE[5] ; bi2bcd:SM_st|decoder:d0|dout[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 2.558      ; 3.967      ;
; 1.850 ; processor:Processor|state_machine:SM|STATE[4] ; bi2bcd:SM_st|decoder:d0|dout[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 2.381      ; 3.801      ;
; 1.856 ; processor:Processor|state_machine:SM|STATE[4] ; bi2bcd:SM_st|decoder:d0|dout[4] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 2.382      ; 3.808      ;
; 1.868 ; processor:Processor|state_machine:SM|STATE[2] ; bi2bcd:SM_st|decoder:d0|dout[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 2.272      ; 3.710      ;
; 1.868 ; processor:Processor|state_machine:SM|STATE[6] ; bi2bcd:SM_st|decoder:d0|dout[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 2.272      ; 3.710      ;
; 1.879 ; processor:Processor|state_machine:SM|STATE[5] ; bi2bcd:SM_st|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 2.554      ; 4.003      ;
; 1.880 ; processor:Processor|state_machine:SM|STATE[2] ; bi2bcd:SM_st|decoder:d0|dout[3] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 2.274      ; 3.724      ;
; 1.899 ; processor:Processor|state_machine:SM|STATE[2] ; bi2bcd:SM_st|decoder:d0|dout[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 2.275      ; 3.744      ;
; 1.905 ; processor:Processor|state_machine:SM|STATE[7] ; bi2bcd:SM_st|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 2.539      ; 4.014      ;
; 1.910 ; processor:Processor|state_machine:SM|STATE[7] ; bi2bcd:SM_st|decoder:d0|dout[3] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 2.542      ; 4.022      ;
; 1.913 ; processor:Processor|state_machine:SM|STATE[6] ; bi2bcd:SM_st|decoder:d0|dout[3] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 2.274      ; 3.757      ;
; 1.922 ; processor:Processor|state_machine:SM|STATE[0] ; bi2bcd:SM_st|decoder:d0|dout[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; -0.079     ; 1.413      ;
; 1.922 ; processor:Processor|state_machine:SM|STATE[7] ; bi2bcd:SM_st|decoder:d0|dout[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 2.543      ; 4.035      ;
; 1.927 ; processor:Processor|state_machine:SM|STATE[4] ; bi2bcd:SM_st|decoder:d0|dout[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 2.272      ; 3.769      ;
; 1.927 ; processor:Processor|state_machine:SM|STATE[0] ; bi2bcd:SM_st|decoder:d0|dout[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; -0.082     ; 1.415      ;
; 1.928 ; processor:Processor|state_machine:SM|STATE[0] ; bi2bcd:SM_st|decoder:d0|dout[3] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; -0.080     ; 1.418      ;
; 1.933 ; processor:Processor|state_machine:SM|STATE[6] ; bi2bcd:SM_st|decoder:d0|dout[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 2.275      ; 3.778      ;
; 1.938 ; processor:Processor|state_machine:SM|STATE[6] ; bi2bcd:SM_st|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 2.271      ; 3.779      ;
; 1.956 ; processor:Processor|state_machine:SM|STATE[2] ; bi2bcd:SM_st|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 2.271      ; 3.797      ;
; 1.972 ; processor:Processor|state_machine:SM|STATE[4] ; bi2bcd:SM_st|decoder:d0|dout[3] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 2.274      ; 3.816      ;
; 1.980 ; processor:Processor|state_machine:SM|STATE[5] ; bi2bcd:SM_st|decoder:d0|dout[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 2.381      ; 3.931      ;
; 1.981 ; processor:Processor|state_machine:SM|STATE[5] ; bi2bcd:SM_st|decoder:d0|dout[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 2.381      ; 3.932      ;
; 1.986 ; processor:Processor|state_machine:SM|STATE[0] ; bi2bcd:SM_st|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; -0.083     ; 1.473      ;
; 1.987 ; processor:Processor|state_machine:SM|STATE[5] ; bi2bcd:SM_st|decoder:d0|dout[4] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 2.382      ; 3.939      ;
; 1.992 ; processor:Processor|state_machine:SM|STATE[4] ; bi2bcd:SM_st|decoder:d0|dout[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 2.275      ; 3.837      ;
; 1.997 ; processor:Processor|state_machine:SM|STATE[4] ; bi2bcd:SM_st|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 2.271      ; 3.838      ;
; 2.006 ; processor:Processor|state_machine:SM|STATE[7] ; bi2bcd:SM_st|decoder:d0|dout[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 2.366      ; 3.942      ;
; 2.039 ; processor:Processor|state_machine:SM|STATE[6] ; bi2bcd:SM_st|decoder:d0|dout[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 2.098      ; 3.707      ;
; 2.041 ; processor:Processor|state_machine:SM|STATE[2] ; bi2bcd:SM_st|decoder:d0|dout[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 2.098      ; 3.709      ;
; 2.047 ; processor:Processor|state_machine:SM|STATE[2] ; bi2bcd:SM_st|decoder:d0|dout[4] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 2.099      ; 3.716      ;
; 2.060 ; processor:Processor|state_machine:SM|STATE[2] ; bi2bcd:SM_st|decoder:d0|dout[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 2.098      ; 3.728      ;
; 2.073 ; processor:Processor|state_machine:SM|STATE[7] ; bi2bcd:SM_st|decoder:d0|dout[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 2.366      ; 4.009      ;
; 2.074 ; processor:Processor|state_machine:SM|STATE[6] ; bi2bcd:SM_st|decoder:d0|dout[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 2.098      ; 3.742      ;
; 2.077 ; processor:Processor|state_machine:SM|STATE[7] ; bi2bcd:SM_st|decoder:d0|dout[4] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 2.367      ; 4.014      ;
; 2.080 ; processor:Processor|state_machine:SM|STATE[6] ; bi2bcd:SM_st|decoder:d0|dout[4] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 2.099      ; 3.749      ;
; 2.091 ; processor:Processor|state_machine:SM|STATE[5] ; bi2bcd:SM_st|decoder:d0|dout[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 2.272      ; 3.933      ;
; 2.095 ; processor:Processor|state_machine:SM|STATE[0] ; bi2bcd:SM_st|decoder:d0|dout[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; -0.256     ; 1.409      ;
; 2.098 ; processor:Processor|state_machine:SM|STATE[4] ; bi2bcd:SM_st|decoder:d0|dout[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 2.098      ; 3.766      ;
; 2.103 ; processor:Processor|state_machine:SM|STATE[5] ; bi2bcd:SM_st|decoder:d0|dout[3] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 2.274      ; 3.947      ;
; 2.110 ; processor:Processor|state_machine:SM|STATE[0] ; bi2bcd:SM_st|decoder:d0|dout[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; -0.256     ; 1.424      ;
; 2.112 ; processor:Processor|state_machine:SM|STATE[0] ; bi2bcd:SM_st|decoder:d0|dout[4] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; -0.255     ; 1.427      ;
; 2.122 ; processor:Processor|state_machine:SM|STATE[5] ; bi2bcd:SM_st|decoder:d0|dout[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 2.275      ; 3.967      ;
; 2.133 ; processor:Processor|state_machine:SM|STATE[4] ; bi2bcd:SM_st|decoder:d0|dout[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 2.098      ; 3.801      ;
; 2.139 ; processor:Processor|state_machine:SM|STATE[4] ; bi2bcd:SM_st|decoder:d0|dout[4] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 2.099      ; 3.808      ;
; 2.162 ; processor:Processor|state_machine:SM|STATE[5] ; bi2bcd:SM_st|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 2.271      ; 4.003      ;
; 2.263 ; processor:Processor|state_machine:SM|STATE[5] ; bi2bcd:SM_st|decoder:d0|dout[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 2.098      ; 3.931      ;
; 2.264 ; processor:Processor|state_machine:SM|STATE[5] ; bi2bcd:SM_st|decoder:d0|dout[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 2.098      ; 3.932      ;
; 2.270 ; processor:Processor|state_machine:SM|STATE[5] ; bi2bcd:SM_st|decoder:d0|dout[4] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 2.099      ; 3.939      ;
+-------+-----------------------------------------------+---------------------------------+-----------------------------------------------------------------------+-----------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'in_Clock'                                                                                                                                                  ;
+-------+----------------------------------------+----------------------------------------+----------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                ; Launch Clock                           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------------------------+----------------------------------------+-------------+--------------+------------+------------+
; 0.402 ; debouncer:manual_clock|counter[3]      ; debouncer:manual_clock|counter[3]      ; in_Clock                               ; in_Clock    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; debouncer:manual_clock|counter[2]      ; debouncer:manual_clock|counter[2]      ; in_Clock                               ; in_Clock    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; debouncer:manual_clock|counter[1]      ; debouncer:manual_clock|counter[1]      ; in_Clock                               ; in_Clock    ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; debouncer:idler|button_out             ; debouncer:idler|button_out             ; in_Clock                               ; in_Clock    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; debouncer:idler|counter[3]             ; debouncer:idler|counter[3]             ; in_Clock                               ; in_Clock    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; debouncer:idler|counter[2]             ; debouncer:idler|counter[2]             ; in_Clock                               ; in_Clock    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; debouncer:idler|counter[1]             ; debouncer:idler|counter[1]             ; in_Clock                               ; in_Clock    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; debouncer:rst|button_out               ; debouncer:rst|button_out               ; in_Clock                               ; in_Clock    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; debouncer:rst|counter[3]               ; debouncer:rst|counter[3]               ; in_Clock                               ; in_Clock    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; debouncer:rst|counter[2]               ; debouncer:rst|counter[2]               ; in_Clock                               ; in_Clock    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; debouncer:rst|counter[1]               ; debouncer:rst|counter[1]               ; in_Clock                               ; in_Clock    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; debouncer:clock_mode_button|counter[3] ; debouncer:clock_mode_button|counter[3] ; in_Clock                               ; in_Clock    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; debouncer:clock_mode_button|counter[2] ; debouncer:clock_mode_button|counter[2] ; in_Clock                               ; in_Clock    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; debouncer:clock_mode_button|counter[1] ; debouncer:clock_mode_button|counter[1] ; in_Clock                               ; in_Clock    ; 0.000        ; 0.080      ; 0.669      ;
; 0.407 ; debouncer:manual_clock|counter[0]      ; debouncer:manual_clock|counter[0]      ; in_Clock                               ; in_Clock    ; 0.000        ; 0.081      ; 0.674      ;
; 0.408 ; debouncer:idler|counter[0]             ; debouncer:idler|counter[0]             ; in_Clock                               ; in_Clock    ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; debouncer:rst|counter[0]               ; debouncer:rst|counter[0]               ; in_Clock                               ; in_Clock    ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; debouncer:clock_mode_button|counter[0] ; debouncer:clock_mode_button|counter[0] ; in_Clock                               ; in_Clock    ; 0.000        ; 0.080      ; 0.674      ;
; 0.428 ; debouncer:manual_clock|counter[1]      ; debouncer:manual_clock|counter[2]      ; in_Clock                               ; in_Clock    ; 0.000        ; 0.081      ; 0.695      ;
; 0.430 ; debouncer:idler|counter[1]             ; debouncer:idler|counter[2]             ; in_Clock                               ; in_Clock    ; 0.000        ; 0.080      ; 0.696      ;
; 0.440 ; debouncer:manual_clock|button_out      ; debouncer:manual_clock|button_out      ; in_Clock                               ; in_Clock    ; 0.000        ; 0.043      ; 0.669      ;
; 0.449 ; debouncer:manual_clock|counter[0]      ; debouncer:manual_clock|counter[1]      ; in_Clock                               ; in_Clock    ; 0.000        ; 0.081      ; 0.716      ;
; 0.671 ; debouncer:idler|counter[0]             ; debouncer:idler|counter[2]             ; in_Clock                               ; in_Clock    ; 0.000        ; 0.080      ; 0.937      ;
; 0.694 ; debouncer:idler|counter[3]             ; debouncer:idler|button_out             ; in_Clock                               ; in_Clock    ; 0.000        ; 0.080      ; 0.960      ;
; 0.699 ; debouncer:rst|counter[3]               ; debouncer:rst|button_out               ; in_Clock                               ; in_Clock    ; 0.000        ; 0.080      ; 0.965      ;
; 0.708 ; debouncer:rst|counter[0]               ; debouncer:rst|counter[2]               ; in_Clock                               ; in_Clock    ; 0.000        ; 0.080      ; 0.974      ;
; 0.710 ; debouncer:rst|counter[0]               ; debouncer:rst|counter[1]               ; in_Clock                               ; in_Clock    ; 0.000        ; 0.080      ; 0.976      ;
; 0.711 ; debouncer:idler|counter[0]             ; debouncer:idler|counter[1]             ; in_Clock                               ; in_Clock    ; 0.000        ; 0.080      ; 0.977      ;
; 0.723 ; debouncer:clock_mode_button|counter[0] ; debouncer:clock_mode_button|counter[1] ; in_Clock                               ; in_Clock    ; 0.000        ; 0.080      ; 0.989      ;
; 0.726 ; debouncer:clock_mode_button|button_out ; debouncer:clock_mode_button|button_out ; debouncer:clock_mode_button|button_out ; in_Clock    ; 0.000        ; 3.015      ; 4.179      ;
; 0.781 ; debouncer:manual_clock|counter[1]      ; debouncer:manual_clock|counter[3]      ; in_Clock                               ; in_Clock    ; 0.000        ; 0.081      ; 1.048      ;
; 0.844 ; debouncer:manual_clock|counter[0]      ; debouncer:manual_clock|counter[2]      ; in_Clock                               ; in_Clock    ; 0.000        ; 0.081      ; 1.111      ;
; 0.845 ; debouncer:clock_mode_button|counter[0] ; debouncer:clock_mode_button|counter[2] ; in_Clock                               ; in_Clock    ; 0.000        ; 0.080      ; 1.111      ;
; 0.878 ; debouncer:rst|counter[1]               ; debouncer:rst|counter[2]               ; in_Clock                               ; in_Clock    ; 0.000        ; 0.080      ; 1.144      ;
; 0.898 ; debouncer:manual_clock|counter[2]      ; debouncer:manual_clock|counter[3]      ; in_Clock                               ; in_Clock    ; 0.000        ; 0.081      ; 1.165      ;
; 0.923 ; debouncer:manual_clock|counter[3]      ; debouncer:manual_clock|button_out      ; in_Clock                               ; in_Clock    ; 0.000        ; -0.187     ; 0.922      ;
; 1.016 ; debouncer:manual_clock|counter[0]      ; debouncer:manual_clock|counter[3]      ; in_Clock                               ; in_Clock    ; 0.000        ; 0.081      ; 1.283      ;
; 1.047 ; debouncer:rst|counter[2]               ; debouncer:rst|button_out               ; in_Clock                               ; in_Clock    ; 0.000        ; 0.080      ; 1.313      ;
; 1.048 ; debouncer:rst|counter[2]               ; debouncer:rst|counter[3]               ; in_Clock                               ; in_Clock    ; 0.000        ; 0.080      ; 1.314      ;
; 1.051 ; debouncer:idler|counter[2]             ; debouncer:idler|counter[3]             ; in_Clock                               ; in_Clock    ; 0.000        ; 0.080      ; 1.317      ;
; 1.052 ; debouncer:idler|counter[2]             ; debouncer:idler|button_out             ; in_Clock                               ; in_Clock    ; 0.000        ; 0.080      ; 1.318      ;
; 1.058 ; debouncer:manual_clock|counter[1]      ; debouncer:manual_clock|button_out      ; in_Clock                               ; in_Clock    ; 0.000        ; -0.187     ; 1.057      ;
; 1.157 ; debouncer:clock_mode_button|button_out ; debouncer:clock_mode_button|button_out ; debouncer:clock_mode_button|button_out ; in_Clock    ; -0.500       ; 3.015      ; 4.110      ;
; 1.175 ; debouncer:manual_clock|counter[2]      ; debouncer:manual_clock|button_out      ; in_Clock                               ; in_Clock    ; 0.000        ; -0.187     ; 1.174      ;
; 1.185 ; debouncer:rst|counter[0]               ; debouncer:rst|button_out               ; in_Clock                               ; in_Clock    ; 0.000        ; 0.080      ; 1.451      ;
; 1.186 ; debouncer:rst|counter[0]               ; debouncer:rst|counter[3]               ; in_Clock                               ; in_Clock    ; 0.000        ; 0.080      ; 1.452      ;
; 1.189 ; debouncer:idler|counter[0]             ; debouncer:idler|counter[3]             ; in_Clock                               ; in_Clock    ; 0.000        ; 0.080      ; 1.455      ;
; 1.190 ; debouncer:idler|counter[0]             ; debouncer:idler|button_out             ; in_Clock                               ; in_Clock    ; 0.000        ; 0.080      ; 1.456      ;
; 1.211 ; debouncer:clock_mode_button|counter[2] ; debouncer:clock_mode_button|counter[3] ; in_Clock                               ; in_Clock    ; 0.000        ; 0.080      ; 1.477      ;
; 1.268 ; debouncer:idler|counter[1]             ; debouncer:idler|counter[3]             ; in_Clock                               ; in_Clock    ; 0.000        ; 0.080      ; 1.534      ;
; 1.269 ; debouncer:idler|counter[1]             ; debouncer:idler|button_out             ; in_Clock                               ; in_Clock    ; 0.000        ; 0.080      ; 1.535      ;
; 1.276 ; debouncer:rst|counter[1]               ; debouncer:rst|button_out               ; in_Clock                               ; in_Clock    ; 0.000        ; 0.080      ; 1.542      ;
; 1.277 ; debouncer:rst|counter[1]               ; debouncer:rst|counter[3]               ; in_Clock                               ; in_Clock    ; 0.000        ; 0.080      ; 1.543      ;
; 1.293 ; debouncer:manual_clock|counter[0]      ; debouncer:manual_clock|button_out      ; in_Clock                               ; in_Clock    ; 0.000        ; -0.187     ; 1.292      ;
; 1.363 ; debouncer:clock_mode_button|counter[0] ; debouncer:clock_mode_button|counter[3] ; in_Clock                               ; in_Clock    ; 0.000        ; 0.080      ; 1.629      ;
; 1.446 ; debouncer:clock_mode_button|counter[1] ; debouncer:clock_mode_button|counter[2] ; in_Clock                               ; in_Clock    ; 0.000        ; 0.080      ; 1.712      ;
; 1.592 ; debouncer:clock_mode_button|counter[1] ; debouncer:clock_mode_button|counter[3] ; in_Clock                               ; in_Clock    ; 0.000        ; 0.080      ; 1.858      ;
; 2.434 ; debouncer:clock_mode_button|counter[3] ; debouncer:clock_mode_button|button_out ; in_Clock                               ; in_Clock    ; 0.000        ; 0.080      ; 2.700      ;
; 3.073 ; debouncer:clock_mode_button|counter[2] ; debouncer:clock_mode_button|button_out ; in_Clock                               ; in_Clock    ; 0.000        ; 0.080      ; 3.339      ;
; 3.242 ; debouncer:clock_mode_button|counter[0] ; debouncer:clock_mode_button|button_out ; in_Clock                               ; in_Clock    ; 0.000        ; 0.080      ; 3.508      ;
; 3.468 ; debouncer:clock_mode_button|counter[1] ; debouncer:clock_mode_button|button_out ; in_Clock                               ; in_Clock    ; 0.000        ; 0.080      ; 3.734      ;
+-------+----------------------------------------+----------------------------------------+----------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'debouncer:clock_mode_button|button_out'                                                                                             ;
+-------+---------------+---------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack ; From Node     ; To Node       ; Launch Clock                           ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------+---------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; 0.440 ; CLOCK_MODE[1] ; CLOCK_MODE[1] ; debouncer:clock_mode_button|button_out ; debouncer:clock_mode_button|button_out ; 0.000        ; 0.043      ; 0.669      ;
; 0.445 ; CLOCK_MODE[0] ; CLOCK_MODE[0] ; debouncer:clock_mode_button|button_out ; debouncer:clock_mode_button|button_out ; 0.000        ; 0.043      ; 0.674      ;
; 0.482 ; CLOCK_MODE[0] ; CLOCK_MODE[1] ; debouncer:clock_mode_button|button_out ; debouncer:clock_mode_button|button_out ; 0.000        ; 0.047      ; 0.715      ;
+-------+---------------+---------------+----------------------------------------+----------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'user_addr_control[16]'                                                             ;
+--------+--------------+----------------+------------------+-----------------------+------------+-------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                 ; Clock Edge ; Target                        ;
+--------+--------------+----------------+------------------+-----------------------+------------+-------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; user_addr_control[16] ; Rise       ; user_addr_control[16]         ;
; -2.372 ; -2.372       ; 0.000          ; Low Pulse Width  ; user_addr_control[16] ; Rise       ; bcd|d0|dout[1]|datac          ;
; -2.372 ; -2.372       ; 0.000          ; Low Pulse Width  ; user_addr_control[16] ; Rise       ; bcd|d0|dout[2]|datac          ;
; -2.372 ; -2.372       ; 0.000          ; Low Pulse Width  ; user_addr_control[16] ; Rise       ; bcd|d0|dout[3]|datac          ;
; -2.372 ; -2.372       ; 0.000          ; Low Pulse Width  ; user_addr_control[16] ; Rise       ; bcd|d0|dout[4]|datac          ;
; -2.372 ; -2.372       ; 0.000          ; Low Pulse Width  ; user_addr_control[16] ; Rise       ; bcd|d0|dout[6]|datac          ;
; -2.368 ; -2.368       ; 0.000          ; High Pulse Width ; user_addr_control[16] ; Fall       ; bi2bcd:bcd|decoder:d0|dout[1] ;
; -2.368 ; -2.368       ; 0.000          ; High Pulse Width ; user_addr_control[16] ; Fall       ; bi2bcd:bcd|decoder:d0|dout[2] ;
; -2.365 ; -2.365       ; 0.000          ; High Pulse Width ; user_addr_control[16] ; Fall       ; bi2bcd:bcd|decoder:d0|dout[3] ;
; -2.365 ; -2.365       ; 0.000          ; High Pulse Width ; user_addr_control[16] ; Fall       ; bi2bcd:bcd|decoder:d0|dout[4] ;
; -2.365 ; -2.365       ; 0.000          ; High Pulse Width ; user_addr_control[16] ; Fall       ; bi2bcd:bcd|decoder:d0|dout[6] ;
; -2.363 ; -2.363       ; 0.000          ; Low Pulse Width  ; user_addr_control[16] ; Rise       ; bcd|d0|Mux7~0clkctrl|inclk[0] ;
; -2.363 ; -2.363       ; 0.000          ; Low Pulse Width  ; user_addr_control[16] ; Rise       ; bcd|d0|Mux7~0clkctrl|outclk   ;
; -2.361 ; -2.361       ; 0.000          ; Low Pulse Width  ; user_addr_control[16] ; Rise       ; bcd|d0|dout[5]|datad          ;
; -2.360 ; -2.360       ; 0.000          ; Low Pulse Width  ; user_addr_control[16] ; Rise       ; bcd|d0|dout[0]|datad          ;
; -2.331 ; -2.331       ; 0.000          ; High Pulse Width ; user_addr_control[16] ; Fall       ; bi2bcd:bcd|decoder:d0|dout[5] ;
; -2.330 ; -2.330       ; 0.000          ; High Pulse Width ; user_addr_control[16] ; Fall       ; bi2bcd:bcd|decoder:d0|dout[0] ;
; -2.312 ; -2.312       ; 0.000          ; Low Pulse Width  ; user_addr_control[16] ; Rise       ; bcd|d0|Mux7~0|combout         ;
; -2.001 ; -2.001       ; 0.000          ; High Pulse Width ; user_addr_control[16] ; Rise       ; bcd|d0|Mux7~0|combout         ;
; -1.983 ; -1.983       ; 0.000          ; Low Pulse Width  ; user_addr_control[16] ; Fall       ; bi2bcd:bcd|decoder:d0|dout[0] ;
; -1.983 ; -1.983       ; 0.000          ; Low Pulse Width  ; user_addr_control[16] ; Fall       ; bi2bcd:bcd|decoder:d0|dout[5] ;
; -1.954 ; -1.954       ; 0.000          ; High Pulse Width ; user_addr_control[16] ; Rise       ; bcd|d0|dout[0]|datad          ;
; -1.954 ; -1.954       ; 0.000          ; High Pulse Width ; user_addr_control[16] ; Rise       ; bcd|d0|dout[5]|datad          ;
; -1.951 ; -1.951       ; 0.000          ; High Pulse Width ; user_addr_control[16] ; Rise       ; bcd|d0|Mux7~0clkctrl|inclk[0] ;
; -1.951 ; -1.951       ; 0.000          ; High Pulse Width ; user_addr_control[16] ; Rise       ; bcd|d0|Mux7~0clkctrl|outclk   ;
; -1.949 ; -1.949       ; 0.000          ; Low Pulse Width  ; user_addr_control[16] ; Fall       ; bi2bcd:bcd|decoder:d0|dout[3] ;
; -1.949 ; -1.949       ; 0.000          ; Low Pulse Width  ; user_addr_control[16] ; Fall       ; bi2bcd:bcd|decoder:d0|dout[4] ;
; -1.949 ; -1.949       ; 0.000          ; Low Pulse Width  ; user_addr_control[16] ; Fall       ; bi2bcd:bcd|decoder:d0|dout[6] ;
; -1.946 ; -1.946       ; 0.000          ; Low Pulse Width  ; user_addr_control[16] ; Fall       ; bi2bcd:bcd|decoder:d0|dout[1] ;
; -1.946 ; -1.946       ; 0.000          ; Low Pulse Width  ; user_addr_control[16] ; Fall       ; bi2bcd:bcd|decoder:d0|dout[2] ;
; -1.942 ; -1.942       ; 0.000          ; High Pulse Width ; user_addr_control[16] ; Rise       ; bcd|d0|dout[1]|datac          ;
; -1.942 ; -1.942       ; 0.000          ; High Pulse Width ; user_addr_control[16] ; Rise       ; bcd|d0|dout[2]|datac          ;
; -1.942 ; -1.942       ; 0.000          ; High Pulse Width ; user_addr_control[16] ; Rise       ; bcd|d0|dout[3]|datac          ;
; -1.942 ; -1.942       ; 0.000          ; High Pulse Width ; user_addr_control[16] ; Rise       ; bcd|d0|dout[4]|datac          ;
; -1.942 ; -1.942       ; 0.000          ; High Pulse Width ; user_addr_control[16] ; Rise       ; bcd|d0|dout[6]|datac          ;
; -1.821 ; -1.821       ; 0.000          ; High Pulse Width ; user_addr_control[16] ; Fall       ; bcd|d0|Mux7~0|combout         ;
; -1.803 ; -1.803       ; 0.000          ; Low Pulse Width  ; user_addr_control[16] ; Rise       ; bi2bcd:bcd|decoder:d0|dout[0] ;
; -1.802 ; -1.802       ; 0.000          ; Low Pulse Width  ; user_addr_control[16] ; Rise       ; bi2bcd:bcd|decoder:d0|dout[5] ;
; -1.773 ; -1.773       ; 0.000          ; High Pulse Width ; user_addr_control[16] ; Fall       ; bcd|d0|dout[0]|datad          ;
; -1.773 ; -1.773       ; 0.000          ; High Pulse Width ; user_addr_control[16] ; Fall       ; bcd|d0|dout[5]|datad          ;
; -1.770 ; -1.770       ; 0.000          ; High Pulse Width ; user_addr_control[16] ; Fall       ; bcd|d0|Mux7~0clkctrl|inclk[0] ;
; -1.770 ; -1.770       ; 0.000          ; High Pulse Width ; user_addr_control[16] ; Fall       ; bcd|d0|Mux7~0clkctrl|outclk   ;
; -1.768 ; -1.768       ; 0.000          ; Low Pulse Width  ; user_addr_control[16] ; Rise       ; bi2bcd:bcd|decoder:d0|dout[3] ;
; -1.768 ; -1.768       ; 0.000          ; Low Pulse Width  ; user_addr_control[16] ; Rise       ; bi2bcd:bcd|decoder:d0|dout[4] ;
; -1.768 ; -1.768       ; 0.000          ; Low Pulse Width  ; user_addr_control[16] ; Rise       ; bi2bcd:bcd|decoder:d0|dout[6] ;
; -1.765 ; -1.765       ; 0.000          ; Low Pulse Width  ; user_addr_control[16] ; Rise       ; bi2bcd:bcd|decoder:d0|dout[1] ;
; -1.765 ; -1.765       ; 0.000          ; Low Pulse Width  ; user_addr_control[16] ; Rise       ; bi2bcd:bcd|decoder:d0|dout[2] ;
; -1.761 ; -1.761       ; 0.000          ; High Pulse Width ; user_addr_control[16] ; Fall       ; bcd|d0|dout[1]|datac          ;
; -1.761 ; -1.761       ; 0.000          ; High Pulse Width ; user_addr_control[16] ; Fall       ; bcd|d0|dout[2]|datac          ;
; -1.761 ; -1.761       ; 0.000          ; High Pulse Width ; user_addr_control[16] ; Fall       ; bcd|d0|dout[3]|datac          ;
; -1.761 ; -1.761       ; 0.000          ; High Pulse Width ; user_addr_control[16] ; Fall       ; bcd|d0|dout[4]|datac          ;
; -1.761 ; -1.761       ; 0.000          ; High Pulse Width ; user_addr_control[16] ; Fall       ; bcd|d0|dout[6]|datac          ;
; -1.743 ; -1.743       ; 0.000          ; Low Pulse Width  ; user_addr_control[16] ; Rise       ; bcd|d0|Mux7~0|dataa           ;
; -1.742 ; -1.742       ; 0.000          ; Low Pulse Width  ; user_addr_control[16] ; Rise       ; bcd|shifter~13|combout        ;
; -1.739 ; -1.739       ; 0.000          ; Low Pulse Width  ; user_addr_control[16] ; Rise       ; bcd|d0|Mux7~0|datab           ;
; -1.732 ; -1.732       ; 0.000          ; Low Pulse Width  ; user_addr_control[16] ; Rise       ; bcd|shifter~15|combout        ;
; -1.721 ; -1.721       ; 0.000          ; Low Pulse Width  ; user_addr_control[16] ; Fall       ; bcd|d0|dout[1]|datac          ;
; -1.721 ; -1.721       ; 0.000          ; Low Pulse Width  ; user_addr_control[16] ; Fall       ; bcd|d0|dout[2]|datac          ;
; -1.721 ; -1.721       ; 0.000          ; Low Pulse Width  ; user_addr_control[16] ; Fall       ; bcd|d0|dout[3]|datac          ;
; -1.721 ; -1.721       ; 0.000          ; Low Pulse Width  ; user_addr_control[16] ; Fall       ; bcd|d0|dout[4]|datac          ;
; -1.721 ; -1.721       ; 0.000          ; Low Pulse Width  ; user_addr_control[16] ; Fall       ; bcd|d0|dout[6]|datac          ;
; -1.717 ; -1.717       ; 0.000          ; High Pulse Width ; user_addr_control[16] ; Rise       ; bi2bcd:bcd|decoder:d0|dout[1] ;
; -1.717 ; -1.717       ; 0.000          ; High Pulse Width ; user_addr_control[16] ; Rise       ; bi2bcd:bcd|decoder:d0|dout[2] ;
; -1.714 ; -1.714       ; 0.000          ; High Pulse Width ; user_addr_control[16] ; Rise       ; bi2bcd:bcd|decoder:d0|dout[3] ;
; -1.714 ; -1.714       ; 0.000          ; High Pulse Width ; user_addr_control[16] ; Rise       ; bi2bcd:bcd|decoder:d0|dout[4] ;
; -1.714 ; -1.714       ; 0.000          ; High Pulse Width ; user_addr_control[16] ; Rise       ; bi2bcd:bcd|decoder:d0|dout[6] ;
; -1.712 ; -1.712       ; 0.000          ; Low Pulse Width  ; user_addr_control[16] ; Fall       ; bcd|d0|Mux7~0clkctrl|inclk[0] ;
; -1.712 ; -1.712       ; 0.000          ; Low Pulse Width  ; user_addr_control[16] ; Fall       ; bcd|d0|Mux7~0clkctrl|outclk   ;
; -1.710 ; -1.710       ; 0.000          ; Low Pulse Width  ; user_addr_control[16] ; Fall       ; bcd|d0|dout[5]|datad          ;
; -1.709 ; -1.709       ; 0.000          ; Low Pulse Width  ; user_addr_control[16] ; Fall       ; bcd|d0|dout[0]|datad          ;
; -1.680 ; -1.680       ; 0.000          ; High Pulse Width ; user_addr_control[16] ; Rise       ; bi2bcd:bcd|decoder:d0|dout[0] ;
; -1.680 ; -1.680       ; 0.000          ; High Pulse Width ; user_addr_control[16] ; Rise       ; bi2bcd:bcd|decoder:d0|dout[5] ;
; -1.662 ; -1.662       ; 0.000          ; Low Pulse Width  ; user_addr_control[16] ; Fall       ; bcd|d0|Mux7~0|combout         ;
; -1.647 ; -1.647       ; 0.000          ; Low Pulse Width  ; user_addr_control[16] ; Rise       ; bcd|d0|Mux7~0|datad           ;
; -1.640 ; -1.640       ; 0.000          ; Low Pulse Width  ; user_addr_control[16] ; Rise       ; bcd|shifter~14|combout        ;
; -1.495 ; -1.495       ; 0.000          ; Low Pulse Width  ; user_addr_control[16] ; Rise       ; bcd|shifter~13|datad          ;
; -1.495 ; -1.495       ; 0.000          ; Low Pulse Width  ; user_addr_control[16] ; Rise       ; bcd|shifter~14|datad          ;
; -1.495 ; -1.495       ; 0.000          ; Low Pulse Width  ; user_addr_control[16] ; Rise       ; bcd|shifter~15|datad          ;
; -1.466 ; -1.466       ; 0.000          ; Low Pulse Width  ; user_addr_control[16] ; Rise       ; bcd|shifter~4|combout         ;
; -1.431 ; -1.431       ; 0.000          ; High Pulse Width ; user_addr_control[16] ; Rise       ; bcd|shifter~13|combout        ;
; -1.430 ; -1.430       ; 0.000          ; High Pulse Width ; user_addr_control[16] ; Rise       ; bcd|d0|Mux7~0|dataa           ;
; -1.400 ; -1.400       ; 0.000          ; High Pulse Width ; user_addr_control[16] ; Rise       ; bcd|shifter~15|combout        ;
; -1.393 ; -1.393       ; 0.000          ; High Pulse Width ; user_addr_control[16] ; Rise       ; bcd|d0|Mux7~0|datab           ;
; -1.361 ; -1.361       ; 0.000          ; High Pulse Width ; user_addr_control[16] ; Rise       ; bcd|shifter~14|combout        ;
; -1.353 ; -1.353       ; 0.000          ; High Pulse Width ; user_addr_control[16] ; Rise       ; bcd|d0|Mux7~0|datad           ;
; -1.230 ; -1.230       ; 0.000          ; High Pulse Width ; user_addr_control[16] ; Rise       ; bcd|shifter~4|combout         ;
; -1.203 ; -1.203       ; 0.000          ; High Pulse Width ; user_addr_control[16] ; Rise       ; bcd|shifter~13|datad          ;
; -1.202 ; -1.202       ; 0.000          ; High Pulse Width ; user_addr_control[16] ; Rise       ; bcd|shifter~14|datad          ;
; -1.202 ; -1.202       ; 0.000          ; High Pulse Width ; user_addr_control[16] ; Rise       ; bcd|shifter~15|datad          ;
; -0.802 ; -0.802       ; 0.000          ; Low Pulse Width  ; user_addr_control[16] ; Rise       ; bcd|shifter~13|dataa          ;
; -0.802 ; -0.802       ; 0.000          ; Low Pulse Width  ; user_addr_control[16] ; Rise       ; bcd|shifter~14|dataa          ;
; -0.802 ; -0.802       ; 0.000          ; Low Pulse Width  ; user_addr_control[16] ; Rise       ; bcd|shifter~15|dataa          ;
; -0.752 ; -0.752       ; 0.000          ; Low Pulse Width  ; user_addr_control[16] ; Rise       ; bcd|shifter~5|combout         ;
; -0.706 ; -0.706       ; 0.000          ; Low Pulse Width  ; user_addr_control[16] ; Rise       ; bcd|shifter~15|datab          ;
; -0.704 ; -0.704       ; 0.000          ; Low Pulse Width  ; user_addr_control[16] ; Rise       ; bcd|shifter~13|datac          ;
; -0.704 ; -0.704       ; 0.000          ; Low Pulse Width  ; user_addr_control[16] ; Rise       ; bcd|shifter~14|datac          ;
; -0.698 ; -0.698       ; 0.000          ; High Pulse Width ; user_addr_control[16] ; Fall       ; bcd|shifter~13|combout        ;
; -0.697 ; -0.697       ; 0.000          ; High Pulse Width ; user_addr_control[16] ; Fall       ; bcd|d0|Mux7~0|dataa           ;
; -0.665 ; -0.665       ; 0.000          ; Low Pulse Width  ; user_addr_control[16] ; Rise       ; bcd|shifter~3|combout         ;
; -0.503 ; -0.503       ; 0.000          ; High Pulse Width ; user_addr_control[16] ; Rise       ; bcd|shifter~5|combout         ;
+--------+--------------+----------------+------------------+-----------------------+------------+-------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'debouncer:clock_mode_button|button_out'                                                              ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+--------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                  ; Clock Edge ; Target                         ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+--------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; debouncer:clock_mode_button|button_out ; Rise       ; CLOCK_MODE[0]                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; debouncer:clock_mode_button|button_out ; Rise       ; CLOCK_MODE[1]                  ;
; 0.263  ; 0.451        ; 0.188          ; Low Pulse Width  ; debouncer:clock_mode_button|button_out ; Rise       ; CLOCK_MODE[0]                  ;
; 0.263  ; 0.451        ; 0.188          ; Low Pulse Width  ; debouncer:clock_mode_button|button_out ; Rise       ; CLOCK_MODE[1]                  ;
; 0.324  ; 0.544        ; 0.220          ; High Pulse Width ; debouncer:clock_mode_button|button_out ; Rise       ; CLOCK_MODE[0]                  ;
; 0.324  ; 0.544        ; 0.220          ; High Pulse Width ; debouncer:clock_mode_button|button_out ; Rise       ; CLOCK_MODE[1]                  ;
; 0.416  ; 0.416        ; 0.000          ; Low Pulse Width  ; debouncer:clock_mode_button|button_out ; Rise       ; CLOCK_MODE[0]|clk              ;
; 0.416  ; 0.416        ; 0.000          ; Low Pulse Width  ; debouncer:clock_mode_button|button_out ; Rise       ; CLOCK_MODE[1]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; debouncer:clock_mode_button|button_out ; Rise       ; clock_mode_button|button_out|q ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; debouncer:clock_mode_button|button_out ; Rise       ; clock_mode_button|button_out|q ;
; 0.580  ; 0.580        ; 0.000          ; High Pulse Width ; debouncer:clock_mode_button|button_out ; Rise       ; CLOCK_MODE[0]|clk              ;
; 0.580  ; 0.580        ; 0.000          ; High Pulse Width ; debouncer:clock_mode_button|button_out ; Rise       ; CLOCK_MODE[1]|clk              ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'processor:Processor|state_machine:SM|STATE[1]'                                                              ;
+-------+--------------+----------------+------------------+-----------------------------------------------+------------+---------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                         ; Clock Edge ; Target                          ;
+-------+--------------+----------------+------------------+-----------------------------------------------+------------+---------------------------------+
; 0.390 ; 0.390        ; 0.000          ; Low Pulse Width  ; processor:Processor|state_machine:SM|STATE[1] ; Rise       ; SM_st|d0|dout[0]|datac          ;
; 0.390 ; 0.390        ; 0.000          ; Low Pulse Width  ; processor:Processor|state_machine:SM|STATE[1] ; Rise       ; SM_st|d0|dout[2]|datac          ;
; 0.390 ; 0.390        ; 0.000          ; Low Pulse Width  ; processor:Processor|state_machine:SM|STATE[1] ; Rise       ; SM_st|d0|dout[3]|datac          ;
; 0.390 ; 0.390        ; 0.000          ; Low Pulse Width  ; processor:Processor|state_machine:SM|STATE[1] ; Rise       ; SM_st|d0|dout[6]|datac          ;
; 0.397 ; 0.397        ; 0.000          ; Low Pulse Width  ; processor:Processor|state_machine:SM|STATE[1] ; Rise       ; SM_st|d0|Mux7~0clkctrl|inclk[0] ;
; 0.397 ; 0.397        ; 0.000          ; Low Pulse Width  ; processor:Processor|state_machine:SM|STATE[1] ; Rise       ; SM_st|d0|Mux7~0clkctrl|outclk   ;
; 0.397 ; 0.397        ; 0.000          ; High Pulse Width ; processor:Processor|state_machine:SM|STATE[1] ; Fall       ; bi2bcd:SM_st|decoder:d0|dout[0] ;
; 0.397 ; 0.397        ; 0.000          ; High Pulse Width ; processor:Processor|state_machine:SM|STATE[1] ; Fall       ; bi2bcd:SM_st|decoder:d0|dout[2] ;
; 0.397 ; 0.397        ; 0.000          ; High Pulse Width ; processor:Processor|state_machine:SM|STATE[1] ; Fall       ; bi2bcd:SM_st|decoder:d0|dout[3] ;
; 0.397 ; 0.397        ; 0.000          ; High Pulse Width ; processor:Processor|state_machine:SM|STATE[1] ; Fall       ; bi2bcd:SM_st|decoder:d0|dout[6] ;
; 0.402 ; 0.402        ; 0.000          ; Low Pulse Width  ; processor:Processor|state_machine:SM|STATE[1] ; Rise       ; SM_st|d0|dout[5]|datad          ;
; 0.403 ; 0.403        ; 0.000          ; Low Pulse Width  ; processor:Processor|state_machine:SM|STATE[1] ; Rise       ; SM_st|d0|dout[1]|datad          ;
; 0.403 ; 0.403        ; 0.000          ; Low Pulse Width  ; processor:Processor|state_machine:SM|STATE[1] ; Rise       ; SM_st|d0|dout[4]|datad          ;
; 0.421 ; 0.421        ; 0.000          ; Low Pulse Width  ; processor:Processor|state_machine:SM|STATE[1] ; Rise       ; SM_st|d0|Mux7~0|datac           ;
; 0.425 ; 0.425        ; 0.000          ; Low Pulse Width  ; processor:Processor|state_machine:SM|STATE[1] ; Rise       ; SM_st|d0|Mux7~0|combout         ;
; 0.432 ; 0.432        ; 0.000          ; High Pulse Width ; processor:Processor|state_machine:SM|STATE[1] ; Fall       ; bi2bcd:SM_st|decoder:d0|dout[5] ;
; 0.433 ; 0.433        ; 0.000          ; High Pulse Width ; processor:Processor|state_machine:SM|STATE[1] ; Fall       ; bi2bcd:SM_st|decoder:d0|dout[1] ;
; 0.433 ; 0.433        ; 0.000          ; High Pulse Width ; processor:Processor|state_machine:SM|STATE[1] ; Fall       ; bi2bcd:SM_st|decoder:d0|dout[4] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; processor:Processor|state_machine:SM|STATE[1] ; Rise       ; Processor|SM|STATE[1]|q         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; processor:Processor|state_machine:SM|STATE[1] ; Rise       ; Processor|SM|STATE[1]|q         ;
; 0.564 ; 0.564        ; 0.000          ; Low Pulse Width  ; processor:Processor|state_machine:SM|STATE[1] ; Fall       ; bi2bcd:SM_st|decoder:d0|dout[1] ;
; 0.564 ; 0.564        ; 0.000          ; Low Pulse Width  ; processor:Processor|state_machine:SM|STATE[1] ; Fall       ; bi2bcd:SM_st|decoder:d0|dout[4] ;
; 0.564 ; 0.564        ; 0.000          ; Low Pulse Width  ; processor:Processor|state_machine:SM|STATE[1] ; Fall       ; bi2bcd:SM_st|decoder:d0|dout[5] ;
; 0.572 ; 0.572        ; 0.000          ; High Pulse Width ; processor:Processor|state_machine:SM|STATE[1] ; Rise       ; SM_st|d0|Mux7~0|combout         ;
; 0.576 ; 0.576        ; 0.000          ; High Pulse Width ; processor:Processor|state_machine:SM|STATE[1] ; Rise       ; SM_st|d0|Mux7~0|datac           ;
; 0.593 ; 0.593        ; 0.000          ; High Pulse Width ; processor:Processor|state_machine:SM|STATE[1] ; Rise       ; SM_st|d0|dout[1]|datad          ;
; 0.593 ; 0.593        ; 0.000          ; High Pulse Width ; processor:Processor|state_machine:SM|STATE[1] ; Rise       ; SM_st|d0|dout[4]|datad          ;
; 0.593 ; 0.593        ; 0.000          ; High Pulse Width ; processor:Processor|state_machine:SM|STATE[1] ; Rise       ; SM_st|d0|dout[5]|datad          ;
; 0.597 ; 0.597        ; 0.000          ; Low Pulse Width  ; processor:Processor|state_machine:SM|STATE[1] ; Fall       ; bi2bcd:SM_st|decoder:d0|dout[0] ;
; 0.597 ; 0.597        ; 0.000          ; Low Pulse Width  ; processor:Processor|state_machine:SM|STATE[1] ; Fall       ; bi2bcd:SM_st|decoder:d0|dout[2] ;
; 0.598 ; 0.598        ; 0.000          ; High Pulse Width ; processor:Processor|state_machine:SM|STATE[1] ; Rise       ; SM_st|d0|Mux7~0clkctrl|inclk[0] ;
; 0.598 ; 0.598        ; 0.000          ; High Pulse Width ; processor:Processor|state_machine:SM|STATE[1] ; Rise       ; SM_st|d0|Mux7~0clkctrl|outclk   ;
; 0.598 ; 0.598        ; 0.000          ; Low Pulse Width  ; processor:Processor|state_machine:SM|STATE[1] ; Fall       ; bi2bcd:SM_st|decoder:d0|dout[3] ;
; 0.598 ; 0.598        ; 0.000          ; Low Pulse Width  ; processor:Processor|state_machine:SM|STATE[1] ; Fall       ; bi2bcd:SM_st|decoder:d0|dout[6] ;
; 0.604 ; 0.604        ; 0.000          ; High Pulse Width ; processor:Processor|state_machine:SM|STATE[1] ; Rise       ; SM_st|d0|dout[0]|datac          ;
; 0.604 ; 0.604        ; 0.000          ; High Pulse Width ; processor:Processor|state_machine:SM|STATE[1] ; Rise       ; SM_st|d0|dout[2]|datac          ;
; 0.605 ; 0.605        ; 0.000          ; High Pulse Width ; processor:Processor|state_machine:SM|STATE[1] ; Rise       ; SM_st|d0|dout[3]|datac          ;
; 0.605 ; 0.605        ; 0.000          ; High Pulse Width ; processor:Processor|state_machine:SM|STATE[1] ; Rise       ; SM_st|d0|dout[6]|datac          ;
+-------+--------------+----------------+------------------+-----------------------------------------------+------------+---------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'in_Clock'                                                                                                               ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                          ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------+
; 9.755  ; 9.943        ; 0.188          ; Low Pulse Width  ; in_Clock ; Rise       ; debouncer:idler|button_out                                                      ;
; 9.755  ; 9.943        ; 0.188          ; Low Pulse Width  ; in_Clock ; Rise       ; debouncer:idler|counter[0]                                                      ;
; 9.755  ; 9.943        ; 0.188          ; Low Pulse Width  ; in_Clock ; Rise       ; debouncer:idler|counter[1]                                                      ;
; 9.755  ; 9.943        ; 0.188          ; Low Pulse Width  ; in_Clock ; Rise       ; debouncer:idler|counter[2]                                                      ;
; 9.755  ; 9.943        ; 0.188          ; Low Pulse Width  ; in_Clock ; Rise       ; debouncer:idler|counter[3]                                                      ;
; 9.756  ; 9.944        ; 0.188          ; Low Pulse Width  ; in_Clock ; Rise       ; debouncer:rst|button_out                                                        ;
; 9.756  ; 9.944        ; 0.188          ; Low Pulse Width  ; in_Clock ; Rise       ; debouncer:rst|counter[0]                                                        ;
; 9.756  ; 9.944        ; 0.188          ; Low Pulse Width  ; in_Clock ; Rise       ; debouncer:rst|counter[1]                                                        ;
; 9.756  ; 9.944        ; 0.188          ; Low Pulse Width  ; in_Clock ; Rise       ; debouncer:rst|counter[2]                                                        ;
; 9.756  ; 9.944        ; 0.188          ; Low Pulse Width  ; in_Clock ; Rise       ; debouncer:rst|counter[3]                                                        ;
; 9.762  ; 9.950        ; 0.188          ; Low Pulse Width  ; in_Clock ; Rise       ; debouncer:clock_mode_button|button_out                                          ;
; 9.762  ; 9.950        ; 0.188          ; Low Pulse Width  ; in_Clock ; Rise       ; debouncer:clock_mode_button|counter[0]                                          ;
; 9.762  ; 9.950        ; 0.188          ; Low Pulse Width  ; in_Clock ; Rise       ; debouncer:clock_mode_button|counter[1]                                          ;
; 9.762  ; 9.950        ; 0.188          ; Low Pulse Width  ; in_Clock ; Rise       ; debouncer:clock_mode_button|counter[2]                                          ;
; 9.762  ; 9.950        ; 0.188          ; Low Pulse Width  ; in_Clock ; Rise       ; debouncer:clock_mode_button|counter[3]                                          ;
; 9.765  ; 9.953        ; 0.188          ; Low Pulse Width  ; in_Clock ; Rise       ; debouncer:manual_clock|counter[0]                                               ;
; 9.765  ; 9.953        ; 0.188          ; Low Pulse Width  ; in_Clock ; Rise       ; debouncer:manual_clock|counter[1]                                               ;
; 9.765  ; 9.953        ; 0.188          ; Low Pulse Width  ; in_Clock ; Rise       ; debouncer:manual_clock|counter[2]                                               ;
; 9.765  ; 9.953        ; 0.188          ; Low Pulse Width  ; in_Clock ; Rise       ; debouncer:manual_clock|counter[3]                                               ;
; 9.784  ; 9.972        ; 0.188          ; Low Pulse Width  ; in_Clock ; Rise       ; debouncer:manual_clock|button_out                                               ;
; 9.807  ; 10.027       ; 0.220          ; High Pulse Width ; in_Clock ; Rise       ; debouncer:manual_clock|button_out                                               ;
; 9.827  ; 10.047       ; 0.220          ; High Pulse Width ; in_Clock ; Rise       ; debouncer:manual_clock|counter[0]                                               ;
; 9.827  ; 10.047       ; 0.220          ; High Pulse Width ; in_Clock ; Rise       ; debouncer:manual_clock|counter[1]                                               ;
; 9.827  ; 10.047       ; 0.220          ; High Pulse Width ; in_Clock ; Rise       ; debouncer:manual_clock|counter[2]                                               ;
; 9.827  ; 10.047       ; 0.220          ; High Pulse Width ; in_Clock ; Rise       ; debouncer:manual_clock|counter[3]                                               ;
; 9.828  ; 10.048       ; 0.220          ; High Pulse Width ; in_Clock ; Rise       ; debouncer:clock_mode_button|button_out                                          ;
; 9.828  ; 10.048       ; 0.220          ; High Pulse Width ; in_Clock ; Rise       ; debouncer:clock_mode_button|counter[0]                                          ;
; 9.828  ; 10.048       ; 0.220          ; High Pulse Width ; in_Clock ; Rise       ; debouncer:clock_mode_button|counter[1]                                          ;
; 9.828  ; 10.048       ; 0.220          ; High Pulse Width ; in_Clock ; Rise       ; debouncer:clock_mode_button|counter[2]                                          ;
; 9.828  ; 10.048       ; 0.220          ; High Pulse Width ; in_Clock ; Rise       ; debouncer:clock_mode_button|counter[3]                                          ;
; 9.836  ; 10.056       ; 0.220          ; High Pulse Width ; in_Clock ; Rise       ; debouncer:idler|button_out                                                      ;
; 9.836  ; 10.056       ; 0.220          ; High Pulse Width ; in_Clock ; Rise       ; debouncer:idler|counter[0]                                                      ;
; 9.836  ; 10.056       ; 0.220          ; High Pulse Width ; in_Clock ; Rise       ; debouncer:idler|counter[1]                                                      ;
; 9.836  ; 10.056       ; 0.220          ; High Pulse Width ; in_Clock ; Rise       ; debouncer:idler|counter[2]                                                      ;
; 9.836  ; 10.056       ; 0.220          ; High Pulse Width ; in_Clock ; Rise       ; debouncer:idler|counter[3]                                                      ;
; 9.836  ; 10.056       ; 0.220          ; High Pulse Width ; in_Clock ; Rise       ; debouncer:rst|button_out                                                        ;
; 9.836  ; 10.056       ; 0.220          ; High Pulse Width ; in_Clock ; Rise       ; debouncer:rst|counter[0]                                                        ;
; 9.836  ; 10.056       ; 0.220          ; High Pulse Width ; in_Clock ; Rise       ; debouncer:rst|counter[1]                                                        ;
; 9.836  ; 10.056       ; 0.220          ; High Pulse Width ; in_Clock ; Rise       ; debouncer:rst|counter[2]                                                        ;
; 9.836  ; 10.056       ; 0.220          ; High Pulse Width ; in_Clock ; Rise       ; debouncer:rst|counter[3]                                                        ;
; 9.894  ; 9.894        ; 0.000          ; Low Pulse Width  ; in_Clock ; Rise       ; in_Clock~input|o                                                                ;
; 9.896  ; 9.896        ; 0.000          ; Low Pulse Width  ; in_Clock ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.896  ; 9.896        ; 0.000          ; Low Pulse Width  ; in_Clock ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.896  ; 9.896        ; 0.000          ; Low Pulse Width  ; in_Clock ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.908  ; 9.908        ; 0.000          ; Low Pulse Width  ; in_Clock ; Rise       ; idler|button_out|clk                                                            ;
; 9.908  ; 9.908        ; 0.000          ; Low Pulse Width  ; in_Clock ; Rise       ; idler|counter[0]|clk                                                            ;
; 9.908  ; 9.908        ; 0.000          ; Low Pulse Width  ; in_Clock ; Rise       ; idler|counter[1]|clk                                                            ;
; 9.908  ; 9.908        ; 0.000          ; Low Pulse Width  ; in_Clock ; Rise       ; idler|counter[2]|clk                                                            ;
; 9.908  ; 9.908        ; 0.000          ; Low Pulse Width  ; in_Clock ; Rise       ; idler|counter[3]|clk                                                            ;
; 9.908  ; 9.908        ; 0.000          ; Low Pulse Width  ; in_Clock ; Rise       ; in_Clock~inputclkctrl|inclk[0]                                                  ;
; 9.908  ; 9.908        ; 0.000          ; Low Pulse Width  ; in_Clock ; Rise       ; in_Clock~inputclkctrl|outclk                                                    ;
; 9.908  ; 9.908        ; 0.000          ; Low Pulse Width  ; in_Clock ; Rise       ; rst|button_out|clk                                                              ;
; 9.908  ; 9.908        ; 0.000          ; Low Pulse Width  ; in_Clock ; Rise       ; rst|counter[0]|clk                                                              ;
; 9.908  ; 9.908        ; 0.000          ; Low Pulse Width  ; in_Clock ; Rise       ; rst|counter[1]|clk                                                              ;
; 9.908  ; 9.908        ; 0.000          ; Low Pulse Width  ; in_Clock ; Rise       ; rst|counter[2]|clk                                                              ;
; 9.908  ; 9.908        ; 0.000          ; Low Pulse Width  ; in_Clock ; Rise       ; rst|counter[3]|clk                                                              ;
; 9.915  ; 9.915        ; 0.000          ; Low Pulse Width  ; in_Clock ; Rise       ; clock_mode_button|button_out|clk                                                ;
; 9.915  ; 9.915        ; 0.000          ; Low Pulse Width  ; in_Clock ; Rise       ; clock_mode_button|counter[0]|clk                                                ;
; 9.915  ; 9.915        ; 0.000          ; Low Pulse Width  ; in_Clock ; Rise       ; clock_mode_button|counter[1]|clk                                                ;
; 9.915  ; 9.915        ; 0.000          ; Low Pulse Width  ; in_Clock ; Rise       ; clock_mode_button|counter[2]|clk                                                ;
; 9.915  ; 9.915        ; 0.000          ; Low Pulse Width  ; in_Clock ; Rise       ; clock_mode_button|counter[3]|clk                                                ;
; 9.917  ; 9.917        ; 0.000          ; Low Pulse Width  ; in_Clock ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.917  ; 9.917        ; 0.000          ; Low Pulse Width  ; in_Clock ; Rise       ; manual_clock|counter[0]|clk                                                     ;
; 9.917  ; 9.917        ; 0.000          ; Low Pulse Width  ; in_Clock ; Rise       ; manual_clock|counter[1]|clk                                                     ;
; 9.917  ; 9.917        ; 0.000          ; Low Pulse Width  ; in_Clock ; Rise       ; manual_clock|counter[2]|clk                                                     ;
; 9.917  ; 9.917        ; 0.000          ; Low Pulse Width  ; in_Clock ; Rise       ; manual_clock|counter[3]|clk                                                     ;
; 9.936  ; 9.936        ; 0.000          ; Low Pulse Width  ; in_Clock ; Rise       ; manual_clock|button_out|clk                                                     ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; in_Clock ; Rise       ; in_Clock~input|i                                                                ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; in_Clock ; Rise       ; in_Clock~input|i                                                                ;
; 10.062 ; 10.062       ; 0.000          ; High Pulse Width ; in_Clock ; Rise       ; manual_clock|button_out|clk                                                     ;
; 10.082 ; 10.082       ; 0.000          ; High Pulse Width ; in_Clock ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.082 ; 10.082       ; 0.000          ; High Pulse Width ; in_Clock ; Rise       ; manual_clock|counter[0]|clk                                                     ;
; 10.082 ; 10.082       ; 0.000          ; High Pulse Width ; in_Clock ; Rise       ; manual_clock|counter[1]|clk                                                     ;
; 10.082 ; 10.082       ; 0.000          ; High Pulse Width ; in_Clock ; Rise       ; manual_clock|counter[2]|clk                                                     ;
; 10.082 ; 10.082       ; 0.000          ; High Pulse Width ; in_Clock ; Rise       ; manual_clock|counter[3]|clk                                                     ;
; 10.084 ; 10.084       ; 0.000          ; High Pulse Width ; in_Clock ; Rise       ; clock_mode_button|button_out|clk                                                ;
; 10.084 ; 10.084       ; 0.000          ; High Pulse Width ; in_Clock ; Rise       ; clock_mode_button|counter[0]|clk                                                ;
; 10.084 ; 10.084       ; 0.000          ; High Pulse Width ; in_Clock ; Rise       ; clock_mode_button|counter[1]|clk                                                ;
; 10.084 ; 10.084       ; 0.000          ; High Pulse Width ; in_Clock ; Rise       ; clock_mode_button|counter[2]|clk                                                ;
; 10.084 ; 10.084       ; 0.000          ; High Pulse Width ; in_Clock ; Rise       ; clock_mode_button|counter[3]|clk                                                ;
; 10.091 ; 10.091       ; 0.000          ; High Pulse Width ; in_Clock ; Rise       ; rst|button_out|clk                                                              ;
; 10.091 ; 10.091       ; 0.000          ; High Pulse Width ; in_Clock ; Rise       ; rst|counter[0]|clk                                                              ;
; 10.091 ; 10.091       ; 0.000          ; High Pulse Width ; in_Clock ; Rise       ; rst|counter[1]|clk                                                              ;
; 10.091 ; 10.091       ; 0.000          ; High Pulse Width ; in_Clock ; Rise       ; rst|counter[2]|clk                                                              ;
; 10.091 ; 10.091       ; 0.000          ; High Pulse Width ; in_Clock ; Rise       ; rst|counter[3]|clk                                                              ;
; 10.092 ; 10.092       ; 0.000          ; High Pulse Width ; in_Clock ; Rise       ; idler|button_out|clk                                                            ;
; 10.092 ; 10.092       ; 0.000          ; High Pulse Width ; in_Clock ; Rise       ; idler|counter[0]|clk                                                            ;
; 10.092 ; 10.092       ; 0.000          ; High Pulse Width ; in_Clock ; Rise       ; idler|counter[1]|clk                                                            ;
; 10.092 ; 10.092       ; 0.000          ; High Pulse Width ; in_Clock ; Rise       ; idler|counter[2]|clk                                                            ;
; 10.092 ; 10.092       ; 0.000          ; High Pulse Width ; in_Clock ; Rise       ; idler|counter[3]|clk                                                            ;
; 10.092 ; 10.092       ; 0.000          ; High Pulse Width ; in_Clock ; Rise       ; in_Clock~inputclkctrl|inclk[0]                                                  ;
; 10.092 ; 10.092       ; 0.000          ; High Pulse Width ; in_Clock ; Rise       ; in_Clock~inputclkctrl|outclk                                                    ;
; 10.102 ; 10.102       ; 0.000          ; High Pulse Width ; in_Clock ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.102 ; 10.102       ; 0.000          ; High Pulse Width ; in_Clock ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.102 ; 10.102       ; 0.000          ; High Pulse Width ; in_Clock ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.106 ; 10.106       ; 0.000          ; High Pulse Width ; in_Clock ; Rise       ; in_Clock~input|o                                                                ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; in_Clock ; Rise       ; in_Clock                                                                        ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; in_Clock ; Rise       ; debouncer:clock_mode_button|button_out                                          ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; in_Clock ; Rise       ; debouncer:clock_mode_button|counter[0]                                          ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; in_Clock ; Rise       ; debouncer:clock_mode_button|counter[1]                                          ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                         ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                 ; Clock Edge ; Target                                                                                                                    ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------+
; 19.584 ; 19.819       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a27~porta_address_reg0 ;
; 19.584 ; 19.819       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a27~porta_datain_reg0  ;
; 19.584 ; 19.819       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a27~porta_we_reg       ;
; 19.585 ; 19.820       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a27                    ;
; 19.591 ; 19.826       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a43~porta_address_reg0 ;
; 19.591 ; 19.826       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a43~porta_datain_reg0  ;
; 19.591 ; 19.826       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a43~porta_we_reg       ;
; 19.592 ; 19.827       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a43                    ;
; 19.595 ; 19.830       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a41~porta_address_reg0 ;
; 19.595 ; 19.830       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a41~porta_datain_reg0  ;
; 19.595 ; 19.830       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a41~porta_we_reg       ;
; 19.596 ; 19.831       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a41                    ;
; 19.598 ; 19.833       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a46~porta_address_reg0 ;
; 19.598 ; 19.833       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a46~porta_datain_reg0  ;
; 19.598 ; 19.833       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a46~porta_we_reg       ;
; 19.598 ; 19.833       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a57~porta_address_reg0 ;
; 19.598 ; 19.833       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a57~porta_datain_reg0  ;
; 19.598 ; 19.833       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a57~porta_we_reg       ;
; 19.598 ; 19.833       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a62~porta_address_reg0 ;
; 19.598 ; 19.833       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a62~porta_datain_reg0  ;
; 19.598 ; 19.833       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a62~porta_we_reg       ;
; 19.599 ; 19.834       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a46                    ;
; 19.599 ; 19.834       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a45~porta_address_reg0 ;
; 19.599 ; 19.834       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a45~porta_datain_reg0  ;
; 19.599 ; 19.834       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a45~porta_we_reg       ;
; 19.599 ; 19.834       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a57                    ;
; 19.599 ; 19.834       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a62                    ;
; 19.600 ; 19.835       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a45                    ;
; 19.603 ; 19.838       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a26~porta_address_reg0 ;
; 19.603 ; 19.838       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a26~porta_datain_reg0  ;
; 19.603 ; 19.838       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a26~porta_we_reg       ;
; 19.604 ; 19.839       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a26                    ;
; 19.606 ; 19.841       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a50~porta_address_reg0 ;
; 19.606 ; 19.841       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a50~porta_datain_reg0  ;
; 19.606 ; 19.841       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a50~porta_we_reg       ;
; 19.607 ; 19.842       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a27~porta_address_reg0 ;
; 19.607 ; 19.842       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a27~porta_datain_reg0  ;
; 19.607 ; 19.842       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a27~porta_we_reg       ;
; 19.607 ; 19.842       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a50                    ;
; 19.607 ; 19.842       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a47~porta_address_reg0 ;
; 19.607 ; 19.842       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a47~porta_datain_reg0  ;
; 19.607 ; 19.842       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a47~porta_we_reg       ;
; 19.607 ; 19.842       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a55~porta_address_reg0 ;
; 19.607 ; 19.842       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a55~porta_datain_reg0  ;
; 19.607 ; 19.842       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a55~porta_we_reg       ;
; 19.608 ; 19.843       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a27                    ;
; 19.608 ; 19.843       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a31~porta_address_reg0 ;
; 19.608 ; 19.843       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a31~porta_datain_reg0  ;
; 19.608 ; 19.843       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a31~porta_we_reg       ;
; 19.608 ; 19.843       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a47                    ;
; 19.608 ; 19.843       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a54~porta_address_reg0 ;
; 19.608 ; 19.843       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a54~porta_datain_reg0  ;
; 19.608 ; 19.843       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a54~porta_we_reg       ;
; 19.608 ; 19.843       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a55                    ;
; 19.609 ; 19.844       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a31                    ;
; 19.609 ; 19.844       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a54                    ;
; 19.613 ; 19.848       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a29~porta_address_reg0 ;
; 19.613 ; 19.848       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a29~porta_datain_reg0  ;
; 19.613 ; 19.848       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a29~porta_we_reg       ;
; 19.614 ; 19.849       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a29                    ;
; 19.617 ; 19.852       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a28~porta_address_reg0 ;
; 19.617 ; 19.852       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a28~porta_datain_reg0  ;
; 19.617 ; 19.852       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a28~porta_we_reg       ;
; 19.618 ; 19.853       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a28                    ;
; 19.631 ; 19.866       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a26~porta_address_reg0 ;
; 19.631 ; 19.866       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a26~porta_datain_reg0  ;
; 19.631 ; 19.866       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a26~porta_we_reg       ;
; 19.632 ; 19.867       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a26                    ;
; 19.640 ; 19.875       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a54~porta_address_reg0 ;
; 19.640 ; 19.875       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a54~porta_datain_reg0  ;
; 19.640 ; 19.875       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a54~porta_we_reg       ;
; 19.641 ; 19.876       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a54                    ;
; 19.646 ; 19.866       ; 0.220          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_writer:writer|Addr[16]                                                                                               ;
; 19.652 ; 19.887       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a36~porta_address_reg0 ;
; 19.652 ; 19.887       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a36~porta_datain_reg0  ;
; 19.652 ; 19.887       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a36~porta_we_reg       ;
; 19.653 ; 19.888       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a36                    ;
; 19.656 ; 19.876       ; 0.220          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; processor:Processor|ADR_maker:ADR|d_out[17]                                                                               ;
; 19.658 ; 19.893       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a4~porta_address_reg0  ;
; 19.658 ; 19.893       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a4~porta_datain_reg0   ;
; 19.658 ; 19.893       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a4~porta_we_reg        ;
; 19.659 ; 19.847       ; 0.188          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[2]             ;
; 19.659 ; 19.894       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a4                     ;
; 19.663 ; 19.898       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a55~porta_address_reg0 ;
; 19.663 ; 19.898       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a55~porta_datain_reg0  ;
; 19.663 ; 19.898       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a55~porta_we_reg       ;
; 19.664 ; 19.899       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a47~porta_address_reg0 ;
; 19.664 ; 19.899       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a47~porta_datain_reg0  ;
; 19.664 ; 19.899       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a47~porta_we_reg       ;
; 19.664 ; 19.899       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a55                    ;
; 19.664 ; 19.899       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a4~porta_address_reg0  ;
; 19.664 ; 19.899       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a4~porta_datain_reg0   ;
; 19.664 ; 19.899       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a4~porta_we_reg        ;
; 19.665 ; 19.900       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a47                    ;
; 19.665 ; 19.900       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a4                     ;
; 19.667 ; 19.902       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a53~porta_address_reg0 ;
; 19.667 ; 19.902       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a53~porta_datain_reg0  ;
; 19.667 ; 19.902       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a53~porta_we_reg       ;
; 19.667 ; 19.902       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a42~porta_address_reg0 ;
; 19.667 ; 19.902       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a42~porta_datain_reg0  ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                         ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                 ; Clock Edge ; Target                                                                                                                    ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------+
; 49.587 ; 49.822       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a27~porta_address_reg0 ;
; 49.587 ; 49.822       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a27~porta_datain_reg0  ;
; 49.587 ; 49.822       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a27~porta_we_reg       ;
; 49.588 ; 49.823       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a27                    ;
; 49.595 ; 49.830       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a43~porta_address_reg0 ;
; 49.595 ; 49.830       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a43~porta_datain_reg0  ;
; 49.595 ; 49.830       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a43~porta_we_reg       ;
; 49.596 ; 49.831       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a43                    ;
; 49.599 ; 49.834       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a41~porta_address_reg0 ;
; 49.599 ; 49.834       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a41~porta_datain_reg0  ;
; 49.599 ; 49.834       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a41~porta_we_reg       ;
; 49.600 ; 49.835       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a41                    ;
; 49.602 ; 49.837       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a46~porta_address_reg0 ;
; 49.602 ; 49.837       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a46~porta_datain_reg0  ;
; 49.602 ; 49.837       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a46~porta_we_reg       ;
; 49.602 ; 49.837       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a57~porta_address_reg0 ;
; 49.602 ; 49.837       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a57~porta_datain_reg0  ;
; 49.602 ; 49.837       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a57~porta_we_reg       ;
; 49.602 ; 49.837       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a62~porta_address_reg0 ;
; 49.602 ; 49.837       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a62~porta_datain_reg0  ;
; 49.602 ; 49.837       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a62~porta_we_reg       ;
; 49.603 ; 49.838       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a46                    ;
; 49.603 ; 49.838       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a45~porta_address_reg0 ;
; 49.603 ; 49.838       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a45~porta_datain_reg0  ;
; 49.603 ; 49.838       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a45~porta_we_reg       ;
; 49.603 ; 49.838       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a57                    ;
; 49.603 ; 49.838       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a62                    ;
; 49.604 ; 49.839       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a45                    ;
; 49.607 ; 49.842       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a26~porta_address_reg0 ;
; 49.607 ; 49.842       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a26~porta_datain_reg0  ;
; 49.607 ; 49.842       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a26~porta_we_reg       ;
; 49.608 ; 49.843       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a26                    ;
; 49.610 ; 49.845       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a50~porta_address_reg0 ;
; 49.610 ; 49.845       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a50~porta_datain_reg0  ;
; 49.610 ; 49.845       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a50~porta_we_reg       ;
; 49.610 ; 49.845       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a47~porta_address_reg0 ;
; 49.610 ; 49.845       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a47~porta_datain_reg0  ;
; 49.610 ; 49.845       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a47~porta_we_reg       ;
; 49.611 ; 49.846       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a27~porta_address_reg0 ;
; 49.611 ; 49.846       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a27~porta_datain_reg0  ;
; 49.611 ; 49.846       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a27~porta_we_reg       ;
; 49.611 ; 49.846       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a50                    ;
; 49.611 ; 49.846       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a47                    ;
; 49.611 ; 49.846       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a55~porta_address_reg0 ;
; 49.611 ; 49.846       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a55~porta_datain_reg0  ;
; 49.611 ; 49.846       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a55~porta_we_reg       ;
; 49.612 ; 49.847       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a27                    ;
; 49.612 ; 49.847       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a31~porta_address_reg0 ;
; 49.612 ; 49.847       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a31~porta_datain_reg0  ;
; 49.612 ; 49.847       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a31~porta_we_reg       ;
; 49.612 ; 49.847       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a54~porta_address_reg0 ;
; 49.612 ; 49.847       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a54~porta_datain_reg0  ;
; 49.612 ; 49.847       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a54~porta_we_reg       ;
; 49.612 ; 49.847       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a55                    ;
; 49.613 ; 49.848       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a31                    ;
; 49.613 ; 49.848       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a54                    ;
; 49.617 ; 49.852       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a29~porta_address_reg0 ;
; 49.617 ; 49.852       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a29~porta_datain_reg0  ;
; 49.617 ; 49.852       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a29~porta_we_reg       ;
; 49.618 ; 49.853       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a29                    ;
; 49.621 ; 49.856       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a28~porta_address_reg0 ;
; 49.621 ; 49.856       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a28~porta_datain_reg0  ;
; 49.621 ; 49.856       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a28~porta_we_reg       ;
; 49.622 ; 49.857       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a28                    ;
; 49.635 ; 49.870       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a26~porta_address_reg0 ;
; 49.635 ; 49.870       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a26~porta_datain_reg0  ;
; 49.635 ; 49.870       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a26~porta_we_reg       ;
; 49.636 ; 49.871       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a26                    ;
; 49.644 ; 49.864       ; 0.220          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Data_writer:writer|Addr[16]                                                                                               ;
; 49.644 ; 49.879       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a54~porta_address_reg0 ;
; 49.644 ; 49.879       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a54~porta_datain_reg0  ;
; 49.644 ; 49.879       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a54~porta_we_reg       ;
; 49.645 ; 49.880       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a54                    ;
; 49.654 ; 49.874       ; 0.220          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; processor:Processor|ADR_maker:ADR|d_out[17]                                                                               ;
; 49.656 ; 49.891       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a36~porta_address_reg0 ;
; 49.656 ; 49.891       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a36~porta_datain_reg0  ;
; 49.656 ; 49.891       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a36~porta_we_reg       ;
; 49.657 ; 49.845       ; 0.188          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[2]             ;
; 49.657 ; 49.892       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a36                    ;
; 49.662 ; 49.897       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a4~porta_address_reg0  ;
; 49.662 ; 49.897       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a4~porta_datain_reg0   ;
; 49.662 ; 49.897       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a4~porta_we_reg        ;
; 49.663 ; 49.898       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a4                     ;
; 49.666 ; 49.886       ; 0.220          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Data_retriever:retriever|addr[17]                                                                                         ;
; 49.666 ; 49.886       ; 0.220          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Data_writer:writer|Addr[17]                                                                                               ;
; 49.667 ; 49.902       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a55~porta_address_reg0 ;
; 49.667 ; 49.902       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a55~porta_datain_reg0  ;
; 49.667 ; 49.902       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a55~porta_we_reg       ;
; 49.668 ; 49.903       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a47~porta_address_reg0 ;
; 49.668 ; 49.903       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a47~porta_datain_reg0  ;
; 49.668 ; 49.903       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a47~porta_we_reg       ;
; 49.668 ; 49.903       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a55                    ;
; 49.668 ; 49.903       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a4~porta_address_reg0  ;
; 49.668 ; 49.903       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a4~porta_datain_reg0   ;
; 49.668 ; 49.903       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a4~porta_we_reg        ;
; 49.669 ; 49.904       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a47                    ;
; 49.669 ; 49.904       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a4                     ;
; 49.671 ; 49.906       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a53~porta_address_reg0 ;
; 49.671 ; 49.906       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a53~porta_datain_reg0  ;
; 49.671 ; 49.906       ; 0.235          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a53~porta_we_reg       ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                           ;
+------------------------+-----------------------+--------+--------+------------+-----------------------------------------------------------------------+
; Data Port              ; Clock Port            ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                       ;
+------------------------+-----------------------+--------+--------+------------+-----------------------------------------------------------------------+
; rx_serial              ; in_Clock              ; -0.742 ; -0.384 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
; user_addr_control[*]   ; in_Clock              ; 10.033 ; 10.452 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  user_addr_control[16] ; in_Clock              ; 6.111  ; 6.139  ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  user_addr_control[17] ; in_Clock              ; 10.033 ; 10.452 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
; user_addr_control[*]   ; in_Clock              ; 8.149  ; 8.589  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  user_addr_control[0]  ; in_Clock              ; 6.668  ; 7.029  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  user_addr_control[1]  ; in_Clock              ; 6.392  ; 6.852  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  user_addr_control[2]  ; in_Clock              ; 6.986  ; 7.413  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  user_addr_control[3]  ; in_Clock              ; 6.088  ; 6.577  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  user_addr_control[4]  ; in_Clock              ; 6.767  ; 7.244  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  user_addr_control[5]  ; in_Clock              ; 6.087  ; 6.567  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  user_addr_control[6]  ; in_Clock              ; 6.001  ; 6.482  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  user_addr_control[7]  ; in_Clock              ; 5.915  ; 6.389  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  user_addr_control[8]  ; in_Clock              ; 7.144  ; 7.705  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  user_addr_control[9]  ; in_Clock              ; 7.475  ; 7.883  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  user_addr_control[10] ; in_Clock              ; 7.034  ; 7.521  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  user_addr_control[11] ; in_Clock              ; 6.250  ; 6.784  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  user_addr_control[12] ; in_Clock              ; 6.123  ; 6.598  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  user_addr_control[13] ; in_Clock              ; 7.490  ; 8.020  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  user_addr_control[14] ; in_Clock              ; 7.700  ; 8.180  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  user_addr_control[15] ; in_Clock              ; 7.852  ; 8.388  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  user_addr_control[16] ; in_Clock              ; 4.633  ; 4.749  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  user_addr_control[17] ; in_Clock              ; 8.149  ; 8.589  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
; rx_serial              ; in_Clock              ; -1.021 ; -0.663 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
; user_addr_control[*]   ; in_Clock              ; 9.754  ; 10.173 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  user_addr_control[16] ; in_Clock              ; 5.832  ; 5.860  ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  user_addr_control[17] ; in_Clock              ; 9.754  ; 10.173 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
; user_addr_control[*]   ; in_Clock              ; 7.866  ; 8.306  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  user_addr_control[0]  ; in_Clock              ; 6.385  ; 6.746  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  user_addr_control[1]  ; in_Clock              ; 6.109  ; 6.569  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  user_addr_control[2]  ; in_Clock              ; 6.703  ; 7.130  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  user_addr_control[3]  ; in_Clock              ; 5.805  ; 6.294  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  user_addr_control[4]  ; in_Clock              ; 6.484  ; 6.961  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  user_addr_control[5]  ; in_Clock              ; 5.804  ; 6.284  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  user_addr_control[6]  ; in_Clock              ; 5.718  ; 6.199  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  user_addr_control[7]  ; in_Clock              ; 5.632  ; 6.106  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  user_addr_control[8]  ; in_Clock              ; 6.861  ; 7.422  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  user_addr_control[9]  ; in_Clock              ; 7.192  ; 7.600  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  user_addr_control[10] ; in_Clock              ; 6.751  ; 7.238  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  user_addr_control[11] ; in_Clock              ; 5.967  ; 6.501  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  user_addr_control[12] ; in_Clock              ; 5.840  ; 6.315  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  user_addr_control[13] ; in_Clock              ; 7.207  ; 7.737  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  user_addr_control[14] ; in_Clock              ; 7.417  ; 7.897  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  user_addr_control[15] ; in_Clock              ; 7.569  ; 8.105  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  user_addr_control[16] ; in_Clock              ; 4.350  ; 4.466  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  user_addr_control[17] ; in_Clock              ; 7.866  ; 8.306  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
; clk_mode               ; in_Clock              ; 4.860  ; 5.407  ; Rise       ; in_Clock                                                              ;
; idle_button            ; in_Clock              ; 2.000  ; 2.353  ; Rise       ; in_Clock                                                              ;
; manual_clk             ; in_Clock              ; 3.223  ; 3.675  ; Rise       ; in_Clock                                                              ;
; reset_processor        ; in_Clock              ; 1.886  ; 2.258  ; Rise       ; in_Clock                                                              ;
; user_addr_control[*]   ; user_addr_control[16] ; 12.758 ; 13.215 ; Rise       ; user_addr_control[16]                                                 ;
;  user_addr_control[16] ; user_addr_control[16] ; 8.779  ; 8.939  ; Rise       ; user_addr_control[16]                                                 ;
;  user_addr_control[17] ; user_addr_control[16] ; 12.758 ; 13.215 ; Rise       ; user_addr_control[16]                                                 ;
; user_addr_control[*]   ; user_addr_control[16] ; 12.977 ; 13.434 ; Fall       ; user_addr_control[16]                                                 ;
;  user_addr_control[16] ; user_addr_control[16] ; 8.998  ; 9.158  ; Fall       ; user_addr_control[16]                                                 ;
;  user_addr_control[17] ; user_addr_control[16] ; 12.977 ; 13.434 ; Fall       ; user_addr_control[16]                                                 ;
+------------------------+-----------------------+--------+--------+------------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                            ;
+------------------------+-----------------------+--------+--------+------------+-----------------------------------------------------------------------+
; Data Port              ; Clock Port            ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                       ;
+------------------------+-----------------------+--------+--------+------------+-----------------------------------------------------------------------+
; rx_serial              ; in_Clock              ; 1.788  ; 1.429  ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
; user_addr_control[*]   ; in_Clock              ; -1.138 ; -1.229 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  user_addr_control[16] ; in_Clock              ; -1.138 ; -1.229 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  user_addr_control[17] ; in_Clock              ; -4.486 ; -4.876 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
; user_addr_control[*]   ; in_Clock              ; -1.490 ; -1.560 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  user_addr_control[0]  ; in_Clock              ; -2.517 ; -2.813 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  user_addr_control[1]  ; in_Clock              ; -2.694 ; -3.086 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  user_addr_control[2]  ; in_Clock              ; -2.934 ; -3.291 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  user_addr_control[3]  ; in_Clock              ; -2.162 ; -2.594 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  user_addr_control[4]  ; in_Clock              ; -2.634 ; -3.040 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  user_addr_control[5]  ; in_Clock              ; -2.046 ; -2.503 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  user_addr_control[6]  ; in_Clock              ; -1.963 ; -2.341 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  user_addr_control[7]  ; in_Clock              ; -1.895 ; -2.360 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  user_addr_control[8]  ; in_Clock              ; -3.310 ; -3.805 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  user_addr_control[9]  ; in_Clock              ; -3.543 ; -3.974 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  user_addr_control[10] ; in_Clock              ; -3.272 ; -3.714 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  user_addr_control[11] ; in_Clock              ; -2.410 ; -2.894 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  user_addr_control[12] ; in_Clock              ; -2.536 ; -3.002 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  user_addr_control[13] ; in_Clock              ; -1.614 ; -2.110 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  user_addr_control[14] ; in_Clock              ; -1.770 ; -2.223 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  user_addr_control[15] ; in_Clock              ; -1.980 ; -2.431 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  user_addr_control[16] ; in_Clock              ; -1.490 ; -1.560 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  user_addr_control[17] ; in_Clock              ; -4.480 ; -4.869 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
; rx_serial              ; in_Clock              ; 2.170  ; 1.811  ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
; user_addr_control[*]   ; in_Clock              ; -0.756 ; -0.847 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  user_addr_control[16] ; in_Clock              ; -0.756 ; -0.847 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  user_addr_control[17] ; in_Clock              ; -4.104 ; -4.494 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
; user_addr_control[*]   ; in_Clock              ; -1.110 ; -1.180 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  user_addr_control[0]  ; in_Clock              ; -2.137 ; -2.433 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  user_addr_control[1]  ; in_Clock              ; -2.314 ; -2.706 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  user_addr_control[2]  ; in_Clock              ; -2.554 ; -2.911 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  user_addr_control[3]  ; in_Clock              ; -1.782 ; -2.214 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  user_addr_control[4]  ; in_Clock              ; -2.254 ; -2.660 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  user_addr_control[5]  ; in_Clock              ; -1.666 ; -2.123 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  user_addr_control[6]  ; in_Clock              ; -1.583 ; -1.961 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  user_addr_control[7]  ; in_Clock              ; -1.515 ; -1.980 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  user_addr_control[8]  ; in_Clock              ; -2.930 ; -3.425 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  user_addr_control[9]  ; in_Clock              ; -3.163 ; -3.594 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  user_addr_control[10] ; in_Clock              ; -2.892 ; -3.334 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  user_addr_control[11] ; in_Clock              ; -2.030 ; -2.514 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  user_addr_control[12] ; in_Clock              ; -2.156 ; -2.622 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  user_addr_control[13] ; in_Clock              ; -1.234 ; -1.730 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  user_addr_control[14] ; in_Clock              ; -1.390 ; -1.843 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  user_addr_control[15] ; in_Clock              ; -1.600 ; -2.051 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  user_addr_control[16] ; in_Clock              ; -1.110 ; -1.180 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  user_addr_control[17] ; in_Clock              ; -4.100 ; -4.489 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
; clk_mode               ; in_Clock              ; -2.433 ; -2.916 ; Rise       ; in_Clock                                                              ;
; idle_button            ; in_Clock              ; -1.207 ; -1.569 ; Rise       ; in_Clock                                                              ;
; manual_clk             ; in_Clock              ; -2.089 ; -2.557 ; Rise       ; in_Clock                                                              ;
; reset_processor        ; in_Clock              ; -1.405 ; -1.772 ; Rise       ; in_Clock                                                              ;
; user_addr_control[*]   ; user_addr_control[16] ; -1.406 ; -1.427 ; Rise       ; user_addr_control[16]                                                 ;
;  user_addr_control[16] ; user_addr_control[16] ; -1.406 ; -1.427 ; Rise       ; user_addr_control[16]                                                 ;
;  user_addr_control[17] ; user_addr_control[16] ; -2.936 ; -3.361 ; Rise       ; user_addr_control[16]                                                 ;
; user_addr_control[*]   ; user_addr_control[16] ; -1.117 ; -1.138 ; Fall       ; user_addr_control[16]                                                 ;
;  user_addr_control[16] ; user_addr_control[16] ; -1.117 ; -1.138 ; Fall       ; user_addr_control[16]                                                 ;
;  user_addr_control[17] ; user_addr_control[16] ; -2.647 ; -3.072 ; Fall       ; user_addr_control[16]                                                 ;
+------------------------+-----------------------+--------+--------+------------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                   ;
+------------------+-----------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------+
; Data Port        ; Clock Port                                    ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                       ;
+------------------+-----------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------+
; hex1[*]          ; in_Clock                                      ; 20.022 ; 20.181 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex1[0]         ; in_Clock                                      ; 19.420 ; 19.344 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex1[1]         ; in_Clock                                      ; 18.739 ; 18.553 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex1[2]         ; in_Clock                                      ; 19.055 ; 18.857 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex1[3]         ; in_Clock                                      ; 17.517 ; 17.546 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex1[4]         ; in_Clock                                      ; 19.387 ; 19.219 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex1[5]         ; in_Clock                                      ; 20.022 ; 20.181 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex1[6]         ; in_Clock                                      ; 19.287 ; 19.221 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
; hex2[*]          ; in_Clock                                      ; 21.064 ; 20.906 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex2[0]         ; in_Clock                                      ; 19.317 ; 19.469 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex2[2]         ; in_Clock                                      ; 19.104 ; 18.941 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex2[3]         ; in_Clock                                      ; 19.013 ; 19.157 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex2[4]         ; in_Clock                                      ; 17.969 ; 17.973 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex2[5]         ; in_Clock                                      ; 21.064 ; 20.906 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex2[6]         ; in_Clock                                      ; 18.273 ; 18.454 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
; retrieve_done    ; in_Clock                                      ; 11.800 ; 11.807 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
; test_wire[*]     ; in_Clock                                      ; 13.332 ; 13.258 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  test_wire[0]    ; in_Clock                                      ; 12.247 ; 12.378 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  test_wire[1]    ; in_Clock                                      ; 13.069 ; 13.033 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  test_wire[2]    ; in_Clock                                      ; 13.199 ; 13.031 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  test_wire[3]    ; in_Clock                                      ; 11.352 ; 11.418 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  test_wire[4]    ; in_Clock                                      ; 13.332 ; 13.258 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  test_wire[5]    ; in_Clock                                      ; 11.475 ; 11.413 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  test_wire[6]    ; in_Clock                                      ; 13.122 ; 13.232 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
; tx_active        ; in_Clock                                      ; 12.581 ; 12.612 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
; tx_serial        ; in_Clock                                      ; 13.431 ; 13.602 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
; write_done       ; in_Clock                                      ; 12.799 ; 12.675 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
; hex1[*]          ; in_Clock                                      ; 22.471 ; 22.630 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex1[0]         ; in_Clock                                      ; 21.869 ; 21.793 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex1[1]         ; in_Clock                                      ; 21.188 ; 21.002 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex1[2]         ; in_Clock                                      ; 21.504 ; 21.306 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex1[3]         ; in_Clock                                      ; 19.966 ; 19.995 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex1[4]         ; in_Clock                                      ; 21.836 ; 21.668 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex1[5]         ; in_Clock                                      ; 22.471 ; 22.630 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex1[6]         ; in_Clock                                      ; 21.736 ; 21.670 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
; hex2[*]          ; in_Clock                                      ; 23.513 ; 23.355 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex2[0]         ; in_Clock                                      ; 21.766 ; 21.918 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex2[2]         ; in_Clock                                      ; 21.553 ; 21.390 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex2[3]         ; in_Clock                                      ; 21.462 ; 21.606 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex2[4]         ; in_Clock                                      ; 20.418 ; 20.422 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex2[5]         ; in_Clock                                      ; 23.513 ; 23.355 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex2[6]         ; in_Clock                                      ; 20.722 ; 20.903 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
; hex5[*]          ; in_Clock                                      ; 16.055 ; 16.077 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex5[0]         ; in_Clock                                      ; 15.326 ; 15.260 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex5[1]         ; in_Clock                                      ; 16.055 ; 16.077 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex5[2]         ; in_Clock                                      ; 14.870 ; 14.860 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex5[3]         ; in_Clock                                      ; 14.578 ; 14.364 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex5[4]         ; in_Clock                                      ; 14.499 ; 14.292 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex5[5]         ; in_Clock                                      ; 14.647 ; 14.678 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex5[6]         ; in_Clock                                      ; 14.265 ; 14.303 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
; hex6[*]          ; in_Clock                                      ; 11.975 ; 11.927 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex6[0]         ; in_Clock                                      ; 9.733  ; 9.838  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex6[3]         ; in_Clock                                      ; 9.733  ; 9.838  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex6[4]         ; in_Clock                                      ; 10.509 ; 10.565 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex6[5]         ; in_Clock                                      ; 11.975 ; 11.927 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
; hex7[*]          ; in_Clock                                      ; 14.391 ; 14.216 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex7[0]         ; in_Clock                                      ; 13.496 ; 13.450 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex7[2]         ; in_Clock                                      ; 14.391 ; 14.216 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex7[3]         ; in_Clock                                      ; 13.148 ; 13.050 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex7[4]         ; in_Clock                                      ; 11.060 ; 11.105 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex7[5]         ; in_Clock                                      ; 13.700 ; 13.779 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex7[6]         ; in_Clock                                      ; 11.446 ; 11.494 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
; iram_output[*]   ; in_Clock                                      ; 13.607 ; 13.651 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  iram_output[0]  ; in_Clock                                      ; 13.206 ; 13.059 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  iram_output[1]  ; in_Clock                                      ; 12.992 ; 12.849 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  iram_output[2]  ; in_Clock                                      ; 13.009 ; 12.876 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  iram_output[3]  ; in_Clock                                      ; 13.173 ; 13.017 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  iram_output[4]  ; in_Clock                                      ; 12.835 ; 12.685 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  iram_output[5]  ; in_Clock                                      ; 13.607 ; 13.651 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  iram_output[6]  ; in_Clock                                      ; 13.026 ; 12.890 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  iram_output[7]  ; in_Clock                                      ; 11.871 ; 11.835 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
; processor_status ; in_Clock                                      ; 12.629 ; 12.669 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
; hex1[*]          ; in_Clock                                      ; 20.404 ; 20.563 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex1[0]         ; in_Clock                                      ; 19.802 ; 19.726 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex1[1]         ; in_Clock                                      ; 19.121 ; 18.935 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex1[2]         ; in_Clock                                      ; 19.437 ; 19.239 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex1[3]         ; in_Clock                                      ; 17.899 ; 17.928 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex1[4]         ; in_Clock                                      ; 19.769 ; 19.601 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex1[5]         ; in_Clock                                      ; 20.404 ; 20.563 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex1[6]         ; in_Clock                                      ; 19.669 ; 19.603 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
; hex2[*]          ; in_Clock                                      ; 21.446 ; 21.288 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex2[0]         ; in_Clock                                      ; 19.699 ; 19.851 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex2[2]         ; in_Clock                                      ; 19.486 ; 19.323 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex2[3]         ; in_Clock                                      ; 19.395 ; 19.539 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex2[4]         ; in_Clock                                      ; 18.351 ; 18.355 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex2[5]         ; in_Clock                                      ; 21.446 ; 21.288 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex2[6]         ; in_Clock                                      ; 18.655 ; 18.836 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
; retrieve_done    ; in_Clock                                      ; 12.182 ; 12.189 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
; test_wire[*]     ; in_Clock                                      ; 13.714 ; 13.640 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  test_wire[0]    ; in_Clock                                      ; 12.629 ; 12.760 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  test_wire[1]    ; in_Clock                                      ; 13.451 ; 13.415 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  test_wire[2]    ; in_Clock                                      ; 13.581 ; 13.413 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  test_wire[3]    ; in_Clock                                      ; 11.734 ; 11.800 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  test_wire[4]    ; in_Clock                                      ; 13.714 ; 13.640 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  test_wire[5]    ; in_Clock                                      ; 11.857 ; 11.795 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  test_wire[6]    ; in_Clock                                      ; 13.504 ; 13.614 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
; tx_active        ; in_Clock                                      ; 12.963 ; 12.994 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
; tx_serial        ; in_Clock                                      ; 13.813 ; 13.984 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
; write_done       ; in_Clock                                      ; 13.181 ; 13.057 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
; hex1[*]          ; in_Clock                                      ; 22.851 ; 23.010 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex1[0]         ; in_Clock                                      ; 22.249 ; 22.173 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex1[1]         ; in_Clock                                      ; 21.568 ; 21.382 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex1[2]         ; in_Clock                                      ; 21.884 ; 21.686 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex1[3]         ; in_Clock                                      ; 20.346 ; 20.375 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex1[4]         ; in_Clock                                      ; 22.216 ; 22.048 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex1[5]         ; in_Clock                                      ; 22.851 ; 23.010 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex1[6]         ; in_Clock                                      ; 22.116 ; 22.050 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
; hex2[*]          ; in_Clock                                      ; 23.893 ; 23.735 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex2[0]         ; in_Clock                                      ; 22.146 ; 22.298 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex2[2]         ; in_Clock                                      ; 21.933 ; 21.770 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex2[3]         ; in_Clock                                      ; 21.842 ; 21.986 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex2[4]         ; in_Clock                                      ; 20.798 ; 20.802 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex2[5]         ; in_Clock                                      ; 23.893 ; 23.735 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex2[6]         ; in_Clock                                      ; 21.102 ; 21.283 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
; hex5[*]          ; in_Clock                                      ; 16.435 ; 16.457 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex5[0]         ; in_Clock                                      ; 15.706 ; 15.640 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex5[1]         ; in_Clock                                      ; 16.435 ; 16.457 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex5[2]         ; in_Clock                                      ; 15.250 ; 15.240 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex5[3]         ; in_Clock                                      ; 14.958 ; 14.744 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex5[4]         ; in_Clock                                      ; 14.879 ; 14.672 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex5[5]         ; in_Clock                                      ; 15.027 ; 15.058 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex5[6]         ; in_Clock                                      ; 14.645 ; 14.683 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
; hex6[*]          ; in_Clock                                      ; 12.355 ; 12.307 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex6[0]         ; in_Clock                                      ; 10.113 ; 10.218 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex6[3]         ; in_Clock                                      ; 10.113 ; 10.218 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex6[4]         ; in_Clock                                      ; 10.889 ; 10.945 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex6[5]         ; in_Clock                                      ; 12.355 ; 12.307 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
; hex7[*]          ; in_Clock                                      ; 14.771 ; 14.596 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex7[0]         ; in_Clock                                      ; 13.876 ; 13.830 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex7[2]         ; in_Clock                                      ; 14.771 ; 14.596 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex7[3]         ; in_Clock                                      ; 13.528 ; 13.430 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex7[4]         ; in_Clock                                      ; 11.440 ; 11.485 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex7[5]         ; in_Clock                                      ; 14.080 ; 14.159 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex7[6]         ; in_Clock                                      ; 11.826 ; 11.874 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
; iram_output[*]   ; in_Clock                                      ; 13.987 ; 14.031 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  iram_output[0]  ; in_Clock                                      ; 13.586 ; 13.439 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  iram_output[1]  ; in_Clock                                      ; 13.372 ; 13.229 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  iram_output[2]  ; in_Clock                                      ; 13.389 ; 13.256 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  iram_output[3]  ; in_Clock                                      ; 13.553 ; 13.397 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  iram_output[4]  ; in_Clock                                      ; 13.215 ; 13.065 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  iram_output[5]  ; in_Clock                                      ; 13.987 ; 14.031 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  iram_output[6]  ; in_Clock                                      ; 13.406 ; 13.270 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  iram_output[7]  ; in_Clock                                      ; 12.251 ; 12.215 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
; processor_status ; in_Clock                                      ; 13.009 ; 13.049 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
; hex3[*]          ; debouncer:clock_mode_button|button_out        ; 13.622 ; 13.555 ; Rise       ; debouncer:clock_mode_button|button_out                                ;
;  hex3[0]         ; debouncer:clock_mode_button|button_out        ; 13.622 ; 13.555 ; Rise       ; debouncer:clock_mode_button|button_out                                ;
;  hex3[2]         ; debouncer:clock_mode_button|button_out        ; 13.272 ; 13.308 ; Rise       ; debouncer:clock_mode_button|button_out                                ;
;  hex3[3]         ; debouncer:clock_mode_button|button_out        ; 13.071 ; 12.885 ; Rise       ; debouncer:clock_mode_button|button_out                                ;
;  hex3[4]         ; debouncer:clock_mode_button|button_out        ; 6.703  ; 6.821  ; Rise       ; debouncer:clock_mode_button|button_out                                ;
;  hex3[5]         ; debouncer:clock_mode_button|button_out        ; 11.590 ; 11.529 ; Rise       ; debouncer:clock_mode_button|button_out                                ;
;  hex3[6]         ; debouncer:clock_mode_button|button_out        ; 10.873 ; 10.883 ; Rise       ; debouncer:clock_mode_button|button_out                                ;
; hex5[*]          ; processor:Processor|state_machine:SM|STATE[1] ; 12.124 ; 12.155 ; Rise       ; processor:Processor|state_machine:SM|STATE[1]                         ;
;  hex5[0]         ; processor:Processor|state_machine:SM|STATE[1] ; 9.989  ; 9.854  ; Rise       ; processor:Processor|state_machine:SM|STATE[1]                         ;
;  hex5[1]         ; processor:Processor|state_machine:SM|STATE[1] ; 12.124 ; 12.155 ; Rise       ; processor:Processor|state_machine:SM|STATE[1]                         ;
;  hex5[2]         ; processor:Processor|state_machine:SM|STATE[1] ; 11.003 ; 10.844 ; Rise       ; processor:Processor|state_machine:SM|STATE[1]                         ;
;  hex5[3]         ; processor:Processor|state_machine:SM|STATE[1] ; 10.595 ; 10.441 ; Rise       ; processor:Processor|state_machine:SM|STATE[1]                         ;
;  hex5[4]         ; processor:Processor|state_machine:SM|STATE[1] ; 10.489 ; 10.425 ; Rise       ; processor:Processor|state_machine:SM|STATE[1]                         ;
;  hex5[5]         ; processor:Processor|state_machine:SM|STATE[1] ; 10.859 ; 10.871 ; Rise       ; processor:Processor|state_machine:SM|STATE[1]                         ;
;  hex5[6]         ; processor:Processor|state_machine:SM|STATE[1] ; 10.338 ; 10.495 ; Rise       ; processor:Processor|state_machine:SM|STATE[1]                         ;
; hex4[*]          ; processor:Processor|state_machine:SM|STATE[1] ; 11.858 ; 11.819 ; Fall       ; processor:Processor|state_machine:SM|STATE[1]                         ;
;  hex4[0]         ; processor:Processor|state_machine:SM|STATE[1] ; 11.389 ; 11.312 ; Fall       ; processor:Processor|state_machine:SM|STATE[1]                         ;
;  hex4[1]         ; processor:Processor|state_machine:SM|STATE[1] ; 10.497 ; 10.502 ; Fall       ; processor:Processor|state_machine:SM|STATE[1]                         ;
;  hex4[2]         ; processor:Processor|state_machine:SM|STATE[1] ; 10.476 ; 10.473 ; Fall       ; processor:Processor|state_machine:SM|STATE[1]                         ;
;  hex4[3]         ; processor:Processor|state_machine:SM|STATE[1] ; 11.491 ; 11.375 ; Fall       ; processor:Processor|state_machine:SM|STATE[1]                         ;
;  hex4[4]         ; processor:Processor|state_machine:SM|STATE[1] ; 11.858 ; 11.819 ; Fall       ; processor:Processor|state_machine:SM|STATE[1]                         ;
;  hex4[5]         ; processor:Processor|state_machine:SM|STATE[1] ; 10.486 ; 10.439 ; Fall       ; processor:Processor|state_machine:SM|STATE[1]                         ;
;  hex4[6]         ; processor:Processor|state_machine:SM|STATE[1] ; 9.786  ; 9.811  ; Fall       ; processor:Processor|state_machine:SM|STATE[1]                         ;
; hex5[*]          ; processor:Processor|state_machine:SM|STATE[1] ; 12.135 ; 12.166 ; Fall       ; processor:Processor|state_machine:SM|STATE[1]                         ;
;  hex5[0]         ; processor:Processor|state_machine:SM|STATE[1] ; 10.003 ; 9.859  ; Fall       ; processor:Processor|state_machine:SM|STATE[1]                         ;
;  hex5[1]         ; processor:Processor|state_machine:SM|STATE[1] ; 12.135 ; 12.166 ; Fall       ; processor:Processor|state_machine:SM|STATE[1]                         ;
;  hex5[2]         ; processor:Processor|state_machine:SM|STATE[1] ; 11.014 ; 10.837 ; Fall       ; processor:Processor|state_machine:SM|STATE[1]                         ;
;  hex5[3]         ; processor:Processor|state_machine:SM|STATE[1] ; 10.606 ; 10.452 ; Fall       ; processor:Processor|state_machine:SM|STATE[1]                         ;
;  hex5[4]         ; processor:Processor|state_machine:SM|STATE[1] ; 10.482 ; 10.436 ; Fall       ; processor:Processor|state_machine:SM|STATE[1]                         ;
;  hex5[5]         ; processor:Processor|state_machine:SM|STATE[1] ; 10.852 ; 10.882 ; Fall       ; processor:Processor|state_machine:SM|STATE[1]                         ;
;  hex5[6]         ; processor:Processor|state_machine:SM|STATE[1] ; 10.331 ; 10.506 ; Fall       ; processor:Processor|state_machine:SM|STATE[1]                         ;
; hex0[*]          ; user_addr_control[16]                         ; 22.097 ; 21.995 ; Rise       ; user_addr_control[16]                                                 ;
;  hex0[0]         ; user_addr_control[16]                         ; 18.300 ; 18.348 ; Rise       ; user_addr_control[16]                                                 ;
;  hex0[1]         ; user_addr_control[16]                         ; 20.180 ; 20.275 ; Rise       ; user_addr_control[16]                                                 ;
;  hex0[2]         ; user_addr_control[16]                         ; 19.211 ; 19.099 ; Rise       ; user_addr_control[16]                                                 ;
;  hex0[3]         ; user_addr_control[16]                         ; 19.102 ; 19.009 ; Rise       ; user_addr_control[16]                                                 ;
;  hex0[4]         ; user_addr_control[16]                         ; 20.748 ; 20.639 ; Rise       ; user_addr_control[16]                                                 ;
;  hex0[5]         ; user_addr_control[16]                         ; 22.097 ; 21.995 ; Rise       ; user_addr_control[16]                                                 ;
;  hex0[6]         ; user_addr_control[16]                         ; 21.098 ; 21.063 ; Rise       ; user_addr_control[16]                                                 ;
; hex1[*]          ; user_addr_control[16]                         ; 17.934 ; 18.093 ; Rise       ; user_addr_control[16]                                                 ;
;  hex1[0]         ; user_addr_control[16]                         ; 17.332 ; 17.256 ; Rise       ; user_addr_control[16]                                                 ;
;  hex1[1]         ; user_addr_control[16]                         ; 16.651 ; 16.465 ; Rise       ; user_addr_control[16]                                                 ;
;  hex1[2]         ; user_addr_control[16]                         ; 16.967 ; 16.769 ; Rise       ; user_addr_control[16]                                                 ;
;  hex1[3]         ; user_addr_control[16]                         ; 15.429 ; 15.458 ; Rise       ; user_addr_control[16]                                                 ;
;  hex1[4]         ; user_addr_control[16]                         ; 17.299 ; 17.131 ; Rise       ; user_addr_control[16]                                                 ;
;  hex1[5]         ; user_addr_control[16]                         ; 17.934 ; 18.093 ; Rise       ; user_addr_control[16]                                                 ;
;  hex1[6]         ; user_addr_control[16]                         ; 17.199 ; 17.133 ; Rise       ; user_addr_control[16]                                                 ;
; hex2[*]          ; user_addr_control[16]                         ; 18.905 ; 18.802 ; Rise       ; user_addr_control[16]                                                 ;
;  hex2[0]         ; user_addr_control[16]                         ; 17.213 ; 17.310 ; Rise       ; user_addr_control[16]                                                 ;
;  hex2[2]         ; user_addr_control[16]                         ; 16.945 ; 16.837 ; Rise       ; user_addr_control[16]                                                 ;
;  hex2[3]         ; user_addr_control[16]                         ; 16.909 ; 16.998 ; Rise       ; user_addr_control[16]                                                 ;
;  hex2[4]         ; user_addr_control[16]                         ; 15.881 ; 15.884 ; Rise       ; user_addr_control[16]                                                 ;
;  hex2[5]         ; user_addr_control[16]                         ; 18.905 ; 18.802 ; Rise       ; user_addr_control[16]                                                 ;
;  hex2[6]         ; user_addr_control[16]                         ; 16.169 ; 16.295 ; Rise       ; user_addr_control[16]                                                 ;
; hex0[*]          ; user_addr_control[16]                         ; 22.386 ; 22.284 ; Fall       ; user_addr_control[16]                                                 ;
;  hex0[0]         ; user_addr_control[16]                         ; 18.589 ; 18.637 ; Fall       ; user_addr_control[16]                                                 ;
;  hex0[1]         ; user_addr_control[16]                         ; 20.469 ; 20.564 ; Fall       ; user_addr_control[16]                                                 ;
;  hex0[2]         ; user_addr_control[16]                         ; 19.500 ; 19.388 ; Fall       ; user_addr_control[16]                                                 ;
;  hex0[3]         ; user_addr_control[16]                         ; 19.391 ; 19.298 ; Fall       ; user_addr_control[16]                                                 ;
;  hex0[4]         ; user_addr_control[16]                         ; 21.037 ; 20.928 ; Fall       ; user_addr_control[16]                                                 ;
;  hex0[5]         ; user_addr_control[16]                         ; 22.386 ; 22.284 ; Fall       ; user_addr_control[16]                                                 ;
;  hex0[6]         ; user_addr_control[16]                         ; 21.387 ; 21.352 ; Fall       ; user_addr_control[16]                                                 ;
; hex1[*]          ; user_addr_control[16]                         ; 17.934 ; 18.093 ; Fall       ; user_addr_control[16]                                                 ;
;  hex1[0]         ; user_addr_control[16]                         ; 17.332 ; 17.256 ; Fall       ; user_addr_control[16]                                                 ;
;  hex1[1]         ; user_addr_control[16]                         ; 16.651 ; 16.465 ; Fall       ; user_addr_control[16]                                                 ;
;  hex1[2]         ; user_addr_control[16]                         ; 16.967 ; 16.769 ; Fall       ; user_addr_control[16]                                                 ;
;  hex1[3]         ; user_addr_control[16]                         ; 15.429 ; 15.458 ; Fall       ; user_addr_control[16]                                                 ;
;  hex1[4]         ; user_addr_control[16]                         ; 17.299 ; 17.131 ; Fall       ; user_addr_control[16]                                                 ;
;  hex1[5]         ; user_addr_control[16]                         ; 17.934 ; 18.093 ; Fall       ; user_addr_control[16]                                                 ;
;  hex1[6]         ; user_addr_control[16]                         ; 17.199 ; 17.133 ; Fall       ; user_addr_control[16]                                                 ;
; hex2[*]          ; user_addr_control[16]                         ; 18.905 ; 18.802 ; Fall       ; user_addr_control[16]                                                 ;
;  hex2[0]         ; user_addr_control[16]                         ; 17.213 ; 17.310 ; Fall       ; user_addr_control[16]                                                 ;
;  hex2[2]         ; user_addr_control[16]                         ; 16.945 ; 16.837 ; Fall       ; user_addr_control[16]                                                 ;
;  hex2[3]         ; user_addr_control[16]                         ; 16.909 ; 16.998 ; Fall       ; user_addr_control[16]                                                 ;
;  hex2[4]         ; user_addr_control[16]                         ; 15.881 ; 15.884 ; Fall       ; user_addr_control[16]                                                 ;
;  hex2[5]         ; user_addr_control[16]                         ; 18.905 ; 18.802 ; Fall       ; user_addr_control[16]                                                 ;
;  hex2[6]         ; user_addr_control[16]                         ; 16.169 ; 16.295 ; Fall       ; user_addr_control[16]                                                 ;
+------------------+-----------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                           ;
+------------------+-----------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------+
; Data Port        ; Clock Port                                    ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                       ;
+------------------+-----------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------+
; hex1[*]          ; in_Clock                                      ; 10.960 ; 10.943 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex1[0]         ; in_Clock                                      ; 12.850 ; 12.739 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex1[1]         ; in_Clock                                      ; 12.148 ; 11.933 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex1[2]         ; in_Clock                                      ; 12.427 ; 12.233 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex1[3]         ; in_Clock                                      ; 10.960 ; 10.943 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex1[4]         ; in_Clock                                      ; 12.826 ; 12.617 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex1[5]         ; in_Clock                                      ; 13.427 ; 13.588 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex1[6]         ; in_Clock                                      ; 12.678 ; 12.644 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
; hex2[*]          ; in_Clock                                      ; 11.541 ; 11.675 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex2[0]         ; in_Clock                                      ; 12.490 ; 12.621 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex2[2]         ; in_Clock                                      ; 12.279 ; 12.151 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex2[3]         ; in_Clock                                      ; 12.197 ; 12.320 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex2[4]         ; in_Clock                                      ; 11.740 ; 11.825 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex2[5]         ; in_Clock                                      ; 14.180 ; 14.069 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex2[6]         ; in_Clock                                      ; 11.541 ; 11.675 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
; retrieve_done    ; in_Clock                                      ; 10.862 ; 10.867 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
; test_wire[*]     ; in_Clock                                      ; 10.436 ; 10.492 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  test_wire[0]    ; in_Clock                                      ; 11.292 ; 11.416 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  test_wire[1]    ; in_Clock                                      ; 12.082 ; 12.045 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  test_wire[2]    ; in_Clock                                      ; 12.209 ; 12.045 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  test_wire[3]    ; in_Clock                                      ; 10.436 ; 10.498 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  test_wire[4]    ; in_Clock                                      ; 12.335 ; 12.262 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  test_wire[5]    ; in_Clock                                      ; 10.554 ; 10.492 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  test_wire[6]    ; in_Clock                                      ; 12.133 ; 12.237 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
; tx_active        ; in_Clock                                      ; 11.612 ; 11.640 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
; tx_serial        ; in_Clock                                      ; 12.482 ; 12.649 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
; write_done       ; in_Clock                                      ; 11.824 ; 11.703 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
; hex1[*]          ; in_Clock                                      ; 11.296 ; 11.279 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex1[0]         ; in_Clock                                      ; 13.194 ; 13.075 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex1[1]         ; in_Clock                                      ; 12.484 ; 12.269 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex1[2]         ; in_Clock                                      ; 12.763 ; 12.577 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex1[3]         ; in_Clock                                      ; 11.296 ; 11.279 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex1[4]         ; in_Clock                                      ; 13.170 ; 12.953 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex1[5]         ; in_Clock                                      ; 13.763 ; 13.932 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex1[6]         ; in_Clock                                      ; 13.014 ; 12.980 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
; hex2[*]          ; in_Clock                                      ; 11.830 ; 12.030 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex2[0]         ; in_Clock                                      ; 12.779 ; 12.976 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex2[2]         ; in_Clock                                      ; 12.634 ; 12.440 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex2[3]         ; in_Clock                                      ; 12.486 ; 12.675 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex2[4]         ; in_Clock                                      ; 12.076 ; 12.169 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex2[5]         ; in_Clock                                      ; 14.535 ; 14.358 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex2[6]         ; in_Clock                                      ; 11.830 ; 12.030 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
; hex5[*]          ; in_Clock                                      ; 11.238 ; 11.329 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex5[0]         ; in_Clock                                      ; 11.414 ; 11.329 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex5[1]         ; in_Clock                                      ; 13.071 ; 13.146 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex5[2]         ; in_Clock                                      ; 11.991 ; 11.830 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex5[3]         ; in_Clock                                      ; 11.552 ; 11.401 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex5[4]         ; in_Clock                                      ; 11.528 ; 11.428 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex5[5]         ; in_Clock                                      ; 11.759 ; 11.621 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex5[6]         ; in_Clock                                      ; 11.238 ; 11.364 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
; hex6[*]          ; in_Clock                                      ; 8.877  ; 8.979  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex6[0]         ; in_Clock                                      ; 8.877  ; 8.979  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex6[3]         ; in_Clock                                      ; 8.877  ; 8.979  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex6[4]         ; in_Clock                                      ; 9.622  ; 9.678  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex6[5]         ; in_Clock                                      ; 11.088 ; 11.040 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
; hex7[*]          ; in_Clock                                      ; 10.153 ; 10.198 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex7[0]         ; in_Clock                                      ; 11.765 ; 11.734 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex7[2]         ; in_Clock                                      ; 13.221 ; 13.029 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex7[3]         ; in_Clock                                      ; 11.433 ; 11.352 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex7[4]         ; in_Clock                                      ; 10.153 ; 10.198 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex7[5]         ; in_Clock                                      ; 12.545 ; 12.703 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex7[6]         ; in_Clock                                      ; 10.523 ; 10.570 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
; iram_output[*]   ; in_Clock                                      ; 10.941 ; 10.905 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  iram_output[0]  ; in_Clock                                      ; 12.223 ; 12.080 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  iram_output[1]  ; in_Clock                                      ; 12.017 ; 11.879 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  iram_output[2]  ; in_Clock                                      ; 12.035 ; 11.906 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  iram_output[3]  ; in_Clock                                      ; 12.191 ; 12.040 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  iram_output[4]  ; in_Clock                                      ; 11.867 ; 11.722 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  iram_output[5]  ; in_Clock                                      ; 12.662 ; 12.706 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  iram_output[6]  ; in_Clock                                      ; 12.049 ; 11.917 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  iram_output[7]  ; in_Clock                                      ; 10.941 ; 10.905 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
; processor_status ; in_Clock                                      ; 11.664 ; 11.701 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
; hex1[*]          ; in_Clock                                      ; 11.239 ; 11.222 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex1[0]         ; in_Clock                                      ; 13.129 ; 13.018 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex1[1]         ; in_Clock                                      ; 12.427 ; 12.212 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex1[2]         ; in_Clock                                      ; 12.706 ; 12.512 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex1[3]         ; in_Clock                                      ; 11.239 ; 11.222 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex1[4]         ; in_Clock                                      ; 13.105 ; 12.896 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex1[5]         ; in_Clock                                      ; 13.706 ; 13.867 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex1[6]         ; in_Clock                                      ; 12.957 ; 12.923 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
; hex2[*]          ; in_Clock                                      ; 11.820 ; 11.954 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex2[0]         ; in_Clock                                      ; 12.769 ; 12.900 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex2[2]         ; in_Clock                                      ; 12.558 ; 12.430 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex2[3]         ; in_Clock                                      ; 12.476 ; 12.599 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex2[4]         ; in_Clock                                      ; 12.019 ; 12.104 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex2[5]         ; in_Clock                                      ; 14.459 ; 14.348 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex2[6]         ; in_Clock                                      ; 11.820 ; 11.954 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
; retrieve_done    ; in_Clock                                      ; 11.141 ; 11.146 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
; test_wire[*]     ; in_Clock                                      ; 10.715 ; 10.771 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  test_wire[0]    ; in_Clock                                      ; 11.571 ; 11.695 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  test_wire[1]    ; in_Clock                                      ; 12.361 ; 12.324 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  test_wire[2]    ; in_Clock                                      ; 12.488 ; 12.324 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  test_wire[3]    ; in_Clock                                      ; 10.715 ; 10.777 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  test_wire[4]    ; in_Clock                                      ; 12.614 ; 12.541 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  test_wire[5]    ; in_Clock                                      ; 10.833 ; 10.771 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  test_wire[6]    ; in_Clock                                      ; 12.412 ; 12.516 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
; tx_active        ; in_Clock                                      ; 11.891 ; 11.919 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
; tx_serial        ; in_Clock                                      ; 12.761 ; 12.928 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
; write_done       ; in_Clock                                      ; 12.103 ; 11.982 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
; hex1[*]          ; in_Clock                                      ; 11.579 ; 11.562 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex1[0]         ; in_Clock                                      ; 13.477 ; 13.358 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex1[1]         ; in_Clock                                      ; 12.767 ; 12.552 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex1[2]         ; in_Clock                                      ; 13.046 ; 12.860 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex1[3]         ; in_Clock                                      ; 11.579 ; 11.562 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex1[4]         ; in_Clock                                      ; 13.453 ; 13.236 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex1[5]         ; in_Clock                                      ; 14.046 ; 14.215 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex1[6]         ; in_Clock                                      ; 13.297 ; 13.263 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
; hex2[*]          ; in_Clock                                      ; 12.113 ; 12.313 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex2[0]         ; in_Clock                                      ; 13.062 ; 13.259 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex2[2]         ; in_Clock                                      ; 12.917 ; 12.723 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex2[3]         ; in_Clock                                      ; 12.769 ; 12.958 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex2[4]         ; in_Clock                                      ; 12.359 ; 12.452 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex2[5]         ; in_Clock                                      ; 14.818 ; 14.641 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex2[6]         ; in_Clock                                      ; 12.113 ; 12.313 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
; hex5[*]          ; in_Clock                                      ; 11.521 ; 11.612 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex5[0]         ; in_Clock                                      ; 11.697 ; 11.612 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex5[1]         ; in_Clock                                      ; 13.354 ; 13.429 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex5[2]         ; in_Clock                                      ; 12.274 ; 12.113 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex5[3]         ; in_Clock                                      ; 11.835 ; 11.684 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex5[4]         ; in_Clock                                      ; 11.811 ; 11.711 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex5[5]         ; in_Clock                                      ; 12.042 ; 11.904 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex5[6]         ; in_Clock                                      ; 11.521 ; 11.647 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
; hex6[*]          ; in_Clock                                      ; 9.160  ; 9.262  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex6[0]         ; in_Clock                                      ; 9.160  ; 9.262  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex6[3]         ; in_Clock                                      ; 9.160  ; 9.262  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex6[4]         ; in_Clock                                      ; 9.905  ; 9.961  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex6[5]         ; in_Clock                                      ; 11.371 ; 11.323 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
; hex7[*]          ; in_Clock                                      ; 10.436 ; 10.481 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex7[0]         ; in_Clock                                      ; 12.048 ; 12.017 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex7[2]         ; in_Clock                                      ; 13.504 ; 13.312 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex7[3]         ; in_Clock                                      ; 11.716 ; 11.635 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex7[4]         ; in_Clock                                      ; 10.436 ; 10.481 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex7[5]         ; in_Clock                                      ; 12.828 ; 12.986 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex7[6]         ; in_Clock                                      ; 10.806 ; 10.853 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
; iram_output[*]   ; in_Clock                                      ; 11.224 ; 11.188 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  iram_output[0]  ; in_Clock                                      ; 12.506 ; 12.363 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  iram_output[1]  ; in_Clock                                      ; 12.300 ; 12.162 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  iram_output[2]  ; in_Clock                                      ; 12.318 ; 12.189 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  iram_output[3]  ; in_Clock                                      ; 12.474 ; 12.323 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  iram_output[4]  ; in_Clock                                      ; 12.150 ; 12.005 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  iram_output[5]  ; in_Clock                                      ; 12.945 ; 12.989 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  iram_output[6]  ; in_Clock                                      ; 12.332 ; 12.200 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  iram_output[7]  ; in_Clock                                      ; 11.224 ; 11.188 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
; processor_status ; in_Clock                                      ; 11.947 ; 11.984 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
; hex3[*]          ; debouncer:clock_mode_button|button_out        ; 6.453  ; 6.565  ; Rise       ; debouncer:clock_mode_button|button_out                                ;
;  hex3[0]         ; debouncer:clock_mode_button|button_out        ; 9.357  ; 9.497  ; Rise       ; debouncer:clock_mode_button|button_out                                ;
;  hex3[2]         ; debouncer:clock_mode_button|button_out        ; 9.249  ; 9.124  ; Rise       ; debouncer:clock_mode_button|button_out                                ;
;  hex3[3]         ; debouncer:clock_mode_button|button_out        ; 8.829  ; 8.853  ; Rise       ; debouncer:clock_mode_button|button_out                                ;
;  hex3[4]         ; debouncer:clock_mode_button|button_out        ; 6.453  ; 6.565  ; Rise       ; debouncer:clock_mode_button|button_out                                ;
;  hex3[5]         ; debouncer:clock_mode_button|button_out        ; 7.455  ; 7.513  ; Rise       ; debouncer:clock_mode_button|button_out                                ;
;  hex3[6]         ; debouncer:clock_mode_button|button_out        ; 10.454 ; 10.465 ; Rise       ; debouncer:clock_mode_button|button_out                                ;
; hex5[*]          ; processor:Processor|state_machine:SM|STATE[1] ; 9.617  ; 9.484  ; Rise       ; processor:Processor|state_machine:SM|STATE[1]                         ;
;  hex5[0]         ; processor:Processor|state_machine:SM|STATE[1] ; 9.617  ; 9.484  ; Rise       ; processor:Processor|state_machine:SM|STATE[1]                         ;
;  hex5[1]         ; processor:Processor|state_machine:SM|STATE[1] ; 11.641 ; 11.708 ; Rise       ; processor:Processor|state_machine:SM|STATE[1]                         ;
;  hex5[2]         ; processor:Processor|state_machine:SM|STATE[1] ; 10.591 ; 10.435 ; Rise       ; processor:Processor|state_machine:SM|STATE[1]                         ;
;  hex5[3]         ; processor:Processor|state_machine:SM|STATE[1] ; 10.120 ; 10.005 ; Rise       ; processor:Processor|state_machine:SM|STATE[1]                         ;
;  hex5[4]         ; processor:Processor|state_machine:SM|STATE[1] ; 10.097 ; 10.033 ; Rise       ; processor:Processor|state_machine:SM|STATE[1]                         ;
;  hex5[5]         ; processor:Processor|state_machine:SM|STATE[1] ; 10.436 ; 10.410 ; Rise       ; processor:Processor|state_machine:SM|STATE[1]                         ;
;  hex5[6]         ; processor:Processor|state_machine:SM|STATE[1] ; 9.952  ; 10.103 ; Rise       ; processor:Processor|state_machine:SM|STATE[1]                         ;
; hex4[*]          ; processor:Processor|state_machine:SM|STATE[1] ; 9.421  ; 9.443  ; Fall       ; processor:Processor|state_machine:SM|STATE[1]                         ;
;  hex4[0]         ; processor:Processor|state_machine:SM|STATE[1] ; 10.959 ; 10.883 ; Fall       ; processor:Processor|state_machine:SM|STATE[1]                         ;
;  hex4[1]         ; processor:Processor|state_machine:SM|STATE[1] ; 10.103 ; 10.106 ; Fall       ; processor:Processor|state_machine:SM|STATE[1]                         ;
;  hex4[2]         ; processor:Processor|state_machine:SM|STATE[1] ; 10.085 ; 10.080 ; Fall       ; processor:Processor|state_machine:SM|STATE[1]                         ;
;  hex4[3]         ; processor:Processor|state_machine:SM|STATE[1] ; 11.060 ; 10.947 ; Fall       ; processor:Processor|state_machine:SM|STATE[1]                         ;
;  hex4[4]         ; processor:Processor|state_machine:SM|STATE[1] ; 11.411 ; 11.371 ; Fall       ; processor:Processor|state_machine:SM|STATE[1]                         ;
;  hex4[5]         ; processor:Processor|state_machine:SM|STATE[1] ; 10.093 ; 10.045 ; Fall       ; processor:Processor|state_machine:SM|STATE[1]                         ;
;  hex4[6]         ; processor:Processor|state_machine:SM|STATE[1] ; 9.421  ; 9.443  ; Fall       ; processor:Processor|state_machine:SM|STATE[1]                         ;
; hex5[*]          ; processor:Processor|state_machine:SM|STATE[1] ; 9.631  ; 9.490  ; Fall       ; processor:Processor|state_machine:SM|STATE[1]                         ;
;  hex5[0]         ; processor:Processor|state_machine:SM|STATE[1] ; 9.631  ; 9.490  ; Fall       ; processor:Processor|state_machine:SM|STATE[1]                         ;
;  hex5[1]         ; processor:Processor|state_machine:SM|STATE[1] ; 11.634 ; 11.701 ; Fall       ; processor:Processor|state_machine:SM|STATE[1]                         ;
;  hex5[2]         ; processor:Processor|state_machine:SM|STATE[1] ; 10.601 ; 10.428 ; Fall       ; processor:Processor|state_machine:SM|STATE[1]                         ;
;  hex5[3]         ; processor:Processor|state_machine:SM|STATE[1] ; 10.113 ; 9.998  ; Fall       ; processor:Processor|state_machine:SM|STATE[1]                         ;
;  hex5[4]         ; processor:Processor|state_machine:SM|STATE[1] ; 10.090 ; 10.043 ; Fall       ; processor:Processor|state_machine:SM|STATE[1]                         ;
;  hex5[5]         ; processor:Processor|state_machine:SM|STATE[1] ; 10.429 ; 10.420 ; Fall       ; processor:Processor|state_machine:SM|STATE[1]                         ;
;  hex5[6]         ; processor:Processor|state_machine:SM|STATE[1] ; 9.945  ; 10.113 ; Fall       ; processor:Processor|state_machine:SM|STATE[1]                         ;
; hex0[*]          ; user_addr_control[16]                         ; 15.562 ; 15.607 ; Rise       ; user_addr_control[16]                                                 ;
;  hex0[0]         ; user_addr_control[16]                         ; 15.562 ; 15.607 ; Rise       ; user_addr_control[16]                                                 ;
;  hex0[1]         ; user_addr_control[16]                         ; 17.420 ; 17.515 ; Rise       ; user_addr_control[16]                                                 ;
;  hex0[2]         ; user_addr_control[16]                         ; 16.437 ; 16.328 ; Rise       ; user_addr_control[16]                                                 ;
;  hex0[3]         ; user_addr_control[16]                         ; 16.326 ; 16.235 ; Rise       ; user_addr_control[16]                                                 ;
;  hex0[4]         ; user_addr_control[16]                         ; 17.905 ; 17.799 ; Rise       ; user_addr_control[16]                                                 ;
;  hex0[5]         ; user_addr_control[16]                         ; 19.254 ; 19.159 ; Rise       ; user_addr_control[16]                                                 ;
;  hex0[6]         ; user_addr_control[16]                         ; 18.242 ; 18.207 ; Rise       ; user_addr_control[16]                                                 ;
; hex1[*]          ; user_addr_control[16]                         ; 10.999 ; 10.982 ; Rise       ; user_addr_control[16]                                                 ;
;  hex1[0]         ; user_addr_control[16]                         ; 12.889 ; 12.778 ; Rise       ; user_addr_control[16]                                                 ;
;  hex1[1]         ; user_addr_control[16]                         ; 12.187 ; 11.972 ; Rise       ; user_addr_control[16]                                                 ;
;  hex1[2]         ; user_addr_control[16]                         ; 12.466 ; 12.272 ; Rise       ; user_addr_control[16]                                                 ;
;  hex1[3]         ; user_addr_control[16]                         ; 10.999 ; 10.982 ; Rise       ; user_addr_control[16]                                                 ;
;  hex1[4]         ; user_addr_control[16]                         ; 12.865 ; 12.656 ; Rise       ; user_addr_control[16]                                                 ;
;  hex1[5]         ; user_addr_control[16]                         ; 13.466 ; 13.627 ; Rise       ; user_addr_control[16]                                                 ;
;  hex1[6]         ; user_addr_control[16]                         ; 12.717 ; 12.683 ; Rise       ; user_addr_control[16]                                                 ;
; hex2[*]          ; user_addr_control[16]                         ; 11.608 ; 11.714 ; Rise       ; user_addr_control[16]                                                 ;
;  hex2[0]         ; user_addr_control[16]                         ; 12.557 ; 12.660 ; Rise       ; user_addr_control[16]                                                 ;
;  hex2[2]         ; user_addr_control[16]                         ; 12.318 ; 12.218 ; Rise       ; user_addr_control[16]                                                 ;
;  hex2[3]         ; user_addr_control[16]                         ; 12.264 ; 12.359 ; Rise       ; user_addr_control[16]                                                 ;
;  hex2[4]         ; user_addr_control[16]                         ; 11.779 ; 11.864 ; Rise       ; user_addr_control[16]                                                 ;
;  hex2[5]         ; user_addr_control[16]                         ; 14.219 ; 14.136 ; Rise       ; user_addr_control[16]                                                 ;
;  hex2[6]         ; user_addr_control[16]                         ; 11.608 ; 11.714 ; Rise       ; user_addr_control[16]                                                 ;
; hex0[*]          ; user_addr_control[16]                         ; 15.343 ; 15.388 ; Fall       ; user_addr_control[16]                                                 ;
;  hex0[0]         ; user_addr_control[16]                         ; 15.343 ; 15.388 ; Fall       ; user_addr_control[16]                                                 ;
;  hex0[1]         ; user_addr_control[16]                         ; 17.201 ; 17.296 ; Fall       ; user_addr_control[16]                                                 ;
;  hex0[2]         ; user_addr_control[16]                         ; 16.218 ; 16.109 ; Fall       ; user_addr_control[16]                                                 ;
;  hex0[3]         ; user_addr_control[16]                         ; 16.107 ; 16.016 ; Fall       ; user_addr_control[16]                                                 ;
;  hex0[4]         ; user_addr_control[16]                         ; 17.686 ; 17.580 ; Fall       ; user_addr_control[16]                                                 ;
;  hex0[5]         ; user_addr_control[16]                         ; 19.035 ; 18.940 ; Fall       ; user_addr_control[16]                                                 ;
;  hex0[6]         ; user_addr_control[16]                         ; 18.023 ; 17.988 ; Fall       ; user_addr_control[16]                                                 ;
; hex1[*]          ; user_addr_control[16]                         ; 10.999 ; 10.982 ; Fall       ; user_addr_control[16]                                                 ;
;  hex1[0]         ; user_addr_control[16]                         ; 12.889 ; 12.778 ; Fall       ; user_addr_control[16]                                                 ;
;  hex1[1]         ; user_addr_control[16]                         ; 12.187 ; 11.972 ; Fall       ; user_addr_control[16]                                                 ;
;  hex1[2]         ; user_addr_control[16]                         ; 12.466 ; 12.272 ; Fall       ; user_addr_control[16]                                                 ;
;  hex1[3]         ; user_addr_control[16]                         ; 10.999 ; 10.982 ; Fall       ; user_addr_control[16]                                                 ;
;  hex1[4]         ; user_addr_control[16]                         ; 12.865 ; 12.656 ; Fall       ; user_addr_control[16]                                                 ;
;  hex1[5]         ; user_addr_control[16]                         ; 13.466 ; 13.627 ; Fall       ; user_addr_control[16]                                                 ;
;  hex1[6]         ; user_addr_control[16]                         ; 12.717 ; 12.683 ; Fall       ; user_addr_control[16]                                                 ;
; hex2[*]          ; user_addr_control[16]                         ; 11.608 ; 11.714 ; Fall       ; user_addr_control[16]                                                 ;
;  hex2[0]         ; user_addr_control[16]                         ; 12.557 ; 12.660 ; Fall       ; user_addr_control[16]                                                 ;
;  hex2[2]         ; user_addr_control[16]                         ; 12.318 ; 12.218 ; Fall       ; user_addr_control[16]                                                 ;
;  hex2[3]         ; user_addr_control[16]                         ; 12.264 ; 12.359 ; Fall       ; user_addr_control[16]                                                 ;
;  hex2[4]         ; user_addr_control[16]                         ; 11.779 ; 11.864 ; Fall       ; user_addr_control[16]                                                 ;
;  hex2[5]         ; user_addr_control[16]                         ; 14.219 ; 14.136 ; Fall       ; user_addr_control[16]                                                 ;
;  hex2[6]         ; user_addr_control[16]                         ; 11.608 ; 11.714 ; Fall       ; user_addr_control[16]                                                 ;
+------------------+-----------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Propagation Delay                                                       ;
+-----------------------+-------------+--------+--------+--------+--------+
; Input Port            ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+-----------------------+-------------+--------+--------+--------+--------+
; user_addr_control[17] ; hex1[0]     ; 21.136 ; 21.060 ; 21.593 ; 21.517 ;
; user_addr_control[17] ; hex1[1]     ; 20.455 ; 20.269 ; 20.912 ; 20.726 ;
; user_addr_control[17] ; hex1[2]     ; 20.771 ; 20.573 ; 21.228 ; 21.030 ;
; user_addr_control[17] ; hex1[3]     ; 19.233 ; 19.262 ; 19.690 ; 19.719 ;
; user_addr_control[17] ; hex1[4]     ; 21.103 ; 20.935 ; 21.560 ; 21.392 ;
; user_addr_control[17] ; hex1[5]     ; 21.738 ; 21.897 ; 22.195 ; 22.354 ;
; user_addr_control[17] ; hex1[6]     ; 21.003 ; 20.937 ; 21.460 ; 21.394 ;
; user_addr_control[17] ; hex2[0]     ; 21.033 ; 21.185 ; 21.490 ; 21.642 ;
; user_addr_control[17] ; hex2[2]     ; 20.820 ; 20.657 ; 21.277 ; 21.114 ;
; user_addr_control[17] ; hex2[3]     ; 20.729 ; 20.873 ; 21.186 ; 21.330 ;
; user_addr_control[17] ; hex2[4]     ; 19.685 ; 19.689 ; 20.142 ; 20.146 ;
; user_addr_control[17] ; hex2[5]     ; 22.780 ; 22.622 ; 23.237 ; 23.079 ;
; user_addr_control[17] ; hex2[6]     ; 19.989 ; 20.170 ; 20.446 ; 20.627 ;
+-----------------------+-------------+--------+--------+--------+--------+


+-------------------------------------------------------------------------+
; Minimum Propagation Delay                                               ;
+-----------------------+-------------+--------+--------+--------+--------+
; Input Port            ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+-----------------------+-------------+--------+--------+--------+--------+
; user_addr_control[17] ; hex1[0]     ; 15.990 ; 15.879 ; 16.400 ; 16.289 ;
; user_addr_control[17] ; hex1[1]     ; 15.288 ; 15.073 ; 15.698 ; 15.483 ;
; user_addr_control[17] ; hex1[2]     ; 15.567 ; 15.373 ; 15.977 ; 15.783 ;
; user_addr_control[17] ; hex1[3]     ; 14.100 ; 14.083 ; 14.510 ; 14.493 ;
; user_addr_control[17] ; hex1[4]     ; 15.966 ; 15.757 ; 16.376 ; 16.167 ;
; user_addr_control[17] ; hex1[5]     ; 16.567 ; 16.728 ; 16.977 ; 17.138 ;
; user_addr_control[17] ; hex1[6]     ; 15.818 ; 15.784 ; 16.228 ; 16.194 ;
; user_addr_control[17] ; hex2[0]     ; 15.614 ; 15.761 ; 16.003 ; 16.171 ;
; user_addr_control[17] ; hex2[2]     ; 15.419 ; 15.275 ; 15.829 ; 15.664 ;
; user_addr_control[17] ; hex2[3]     ; 15.321 ; 15.460 ; 15.710 ; 15.870 ;
; user_addr_control[17] ; hex2[4]     ; 14.880 ; 14.965 ; 15.290 ; 15.375 ;
; user_addr_control[17] ; hex2[5]     ; 17.320 ; 17.193 ; 17.730 ; 17.582 ;
; user_addr_control[17] ; hex2[6]     ; 14.665 ; 14.815 ; 15.054 ; 15.225 ;
+-----------------------+-------------+--------+--------+--------+--------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                                     ;
+-------------+-----------------+-----------------------------------------------------------------------+---------------------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                                            ; Note                                                          ;
+-------------+-----------------+-----------------------------------------------------------------------+---------------------------------------------------------------+
; 15.77 MHz   ; 15.77 MHz       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;                                                               ;
; 15.78 MHz   ; 15.78 MHz       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;                                                               ;
; 57.31 MHz   ; 57.31 MHz       ; user_addr_control[16]                                                 ;                                                               ;
; 268.24 MHz  ; 250.0 MHz       ; in_Clock                                                              ; limit due to minimum period restriction (max I/O toggle rate) ;
; 275.03 MHz  ; 275.03 MHz      ; processor:Processor|state_machine:SM|STATE[1]                         ;                                                               ;
; 1282.05 MHz ; 437.64 MHz      ; debouncer:clock_mode_button|button_out                                ; limit due to minimum period restriction (tmin)                ;
+-------------+-----------------+-----------------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                              ;
+-----------------------------------------------------------------------+---------+---------------+
; Clock                                                                 ; Slack   ; End Point TNS ;
+-----------------------------------------------------------------------+---------+---------------+
; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; -22.337 ; -998.310      ;
; user_addr_control[16]                                                 ; -12.782 ; -87.658       ;
; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; -11.743 ; -823.048      ;
; processor:Processor|state_machine:SM|STATE[1]                         ; -4.101  ; -28.114       ;
; in_Clock                                                              ; -0.553  ; -0.553        ;
; debouncer:clock_mode_button|button_out                                ; 0.220   ; 0.000         ;
+-----------------------------------------------------------------------+---------+---------------+


+------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                              ;
+-----------------------------------------------------------------------+--------+---------------+
; Clock                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------+--------+---------------+
; user_addr_control[16]                                                 ; -2.213 ; -14.463       ;
; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; -0.715 ; -24.531       ;
; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; -0.369 ; -3.718        ;
; processor:Processor|state_machine:SM|STATE[1]                         ; 0.287  ; 0.000         ;
; in_Clock                                                              ; 0.353  ; 0.000         ;
; debouncer:clock_mode_button|button_out                                ; 0.387  ; 0.000         ;
+-----------------------------------------------------------------------+--------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                               ;
+-----------------------------------------------------------------------+--------+---------------+
; Clock                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------+--------+---------------+
; user_addr_control[16]                                                 ; -3.000 ; -160.179      ;
; debouncer:clock_mode_button|button_out                                ; -1.285 ; -2.570        ;
; processor:Processor|state_machine:SM|STATE[1]                         ; 0.429  ; 0.000         ;
; in_Clock                                                              ; 9.744  ; 0.000         ;
; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 19.512 ; 0.000         ;
; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 49.519 ; 0.000         ;
+-----------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                      ;
+---------+---------------------------------------------------+-----------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                         ; To Node                           ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------+-----------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; -22.337 ; processor:Processor|state_machine:SM|PRM[0]       ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.577     ; 31.749     ;
; -22.009 ; processor:Processor|state_machine:SM|OPR[1]       ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.585     ; 31.413     ;
; -22.007 ; processor:Processor|state_machine:SM|PRM[1]       ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.575     ; 31.421     ;
; -22.003 ; processor:Processor|state_machine:SM|PRM_param[0] ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.576     ; 31.416     ;
; -21.934 ; processor:Processor|state_machine:SM|OPR[0]       ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.585     ; 31.338     ;
; -21.781 ; processor:Processor|state_machine:SM|PRM_param[1] ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.576     ; 31.194     ;
; -21.616 ; processor:Processor|state_machine:SM|OPR[2]       ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.577     ; 31.028     ;
; -21.245 ; processor:Processor|state_machine:SM|AWM[0]       ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.576     ; 30.658     ;
; -20.778 ; processor:Processor|state_machine:SM|PRM_param[2] ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.577     ; 30.190     ;
; -20.293 ; processor:Processor|state_machine:SM|PRM[0]       ; processor:Processor|ALU:ALU|AC[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.578     ; 29.704     ;
; -19.965 ; processor:Processor|state_machine:SM|OPR[1]       ; processor:Processor|ALU:ALU|AC[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.586     ; 29.368     ;
; -19.963 ; processor:Processor|state_machine:SM|PRM[1]       ; processor:Processor|ALU:ALU|AC[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.576     ; 29.376     ;
; -19.959 ; processor:Processor|state_machine:SM|PRM_param[0] ; processor:Processor|ALU:ALU|AC[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.577     ; 29.371     ;
; -19.890 ; processor:Processor|state_machine:SM|OPR[0]       ; processor:Processor|ALU:ALU|AC[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.586     ; 29.293     ;
; -19.737 ; processor:Processor|state_machine:SM|PRM_param[1] ; processor:Processor|ALU:ALU|AC[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.577     ; 29.149     ;
; -19.572 ; processor:Processor|state_machine:SM|OPR[2]       ; processor:Processor|ALU:ALU|AC[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.578     ; 28.983     ;
; -19.201 ; processor:Processor|state_machine:SM|AWM[0]       ; processor:Processor|ALU:ALU|AC[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.577     ; 28.613     ;
; -18.734 ; processor:Processor|state_machine:SM|PRM_param[2] ; processor:Processor|ALU:ALU|AC[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.578     ; 28.145     ;
; -18.492 ; processor:Processor|state_machine:SM|PRM[0]       ; processor:Processor|ALU:ALU|AC[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.590     ; 27.891     ;
; -18.164 ; processor:Processor|state_machine:SM|OPR[1]       ; processor:Processor|ALU:ALU|AC[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.598     ; 27.555     ;
; -18.162 ; processor:Processor|state_machine:SM|PRM[1]       ; processor:Processor|ALU:ALU|AC[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.588     ; 27.563     ;
; -18.158 ; processor:Processor|state_machine:SM|PRM_param[0] ; processor:Processor|ALU:ALU|AC[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.589     ; 27.558     ;
; -18.089 ; processor:Processor|state_machine:SM|OPR[0]       ; processor:Processor|ALU:ALU|AC[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.598     ; 27.480     ;
; -17.936 ; processor:Processor|state_machine:SM|PRM_param[1] ; processor:Processor|ALU:ALU|AC[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.589     ; 27.336     ;
; -17.771 ; processor:Processor|state_machine:SM|OPR[2]       ; processor:Processor|ALU:ALU|AC[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.590     ; 27.170     ;
; -17.400 ; processor:Processor|state_machine:SM|AWM[0]       ; processor:Processor|ALU:ALU|AC[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.589     ; 26.800     ;
; -16.933 ; processor:Processor|state_machine:SM|PRM_param[2] ; processor:Processor|ALU:ALU|AC[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.590     ; 26.332     ;
; -16.283 ; processor:Processor|state_machine:SM|PRM[0]       ; processor:Processor|ALU:ALU|AC[3] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.592     ; 25.680     ;
; -15.955 ; processor:Processor|state_machine:SM|OPR[1]       ; processor:Processor|ALU:ALU|AC[3] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.600     ; 25.344     ;
; -15.953 ; processor:Processor|state_machine:SM|PRM[1]       ; processor:Processor|ALU:ALU|AC[3] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.590     ; 25.352     ;
; -15.949 ; processor:Processor|state_machine:SM|PRM_param[0] ; processor:Processor|ALU:ALU|AC[3] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.591     ; 25.347     ;
; -15.880 ; processor:Processor|state_machine:SM|OPR[0]       ; processor:Processor|ALU:ALU|AC[3] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.600     ; 25.269     ;
; -15.727 ; processor:Processor|state_machine:SM|PRM_param[1] ; processor:Processor|ALU:ALU|AC[3] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.591     ; 25.125     ;
; -15.562 ; processor:Processor|state_machine:SM|OPR[2]       ; processor:Processor|ALU:ALU|AC[3] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.592     ; 24.959     ;
; -15.191 ; processor:Processor|state_machine:SM|AWM[0]       ; processor:Processor|ALU:ALU|AC[3] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.591     ; 24.589     ;
; -14.724 ; processor:Processor|state_machine:SM|PRM_param[2] ; processor:Processor|ALU:ALU|AC[3] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.592     ; 24.121     ;
; -13.663 ; processor:Processor|state_machine:SM|PRM[0]       ; processor:Processor|ALU:ALU|AC[4] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.582     ; 23.070     ;
; -13.335 ; processor:Processor|state_machine:SM|OPR[1]       ; processor:Processor|ALU:ALU|AC[4] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.590     ; 22.734     ;
; -13.333 ; processor:Processor|state_machine:SM|PRM[1]       ; processor:Processor|ALU:ALU|AC[4] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.580     ; 22.742     ;
; -13.329 ; processor:Processor|state_machine:SM|PRM_param[0] ; processor:Processor|ALU:ALU|AC[4] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.581     ; 22.737     ;
; -13.260 ; processor:Processor|state_machine:SM|OPR[0]       ; processor:Processor|ALU:ALU|AC[4] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.590     ; 22.659     ;
; -13.107 ; processor:Processor|state_machine:SM|PRM_param[1] ; processor:Processor|ALU:ALU|AC[4] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.581     ; 22.515     ;
; -12.942 ; processor:Processor|state_machine:SM|OPR[2]       ; processor:Processor|ALU:ALU|AC[4] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.582     ; 22.349     ;
; -12.571 ; processor:Processor|state_machine:SM|AWM[0]       ; processor:Processor|ALU:ALU|AC[4] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.581     ; 21.979     ;
; -12.104 ; processor:Processor|state_machine:SM|PRM_param[2] ; processor:Processor|ALU:ALU|AC[4] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.582     ; 21.511     ;
; -11.689 ; processor:Processor|state_machine:SM|PRM[0]       ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.071      ; 31.749     ;
; -11.686 ; processor:Processor|reg_DATA:MIDR|d_out[6]        ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.698     ; 30.977     ;
; -11.583 ; processor:Processor|reg_DATA:MIDR|d_out[0]        ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.708     ; 30.864     ;
; -11.470 ; processor:Processor|state_machine:SM|PRM[0]       ; processor:Processor|ALU:ALU|AC[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.582     ; 20.877     ;
; -11.446 ; processor:Processor|reg_DATA:MIDR|d_out[5]        ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.708     ; 30.727     ;
; -11.443 ; processor:Processor|reg_DATA:MIDR|d_out[1]        ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.698     ; 30.734     ;
; -11.382 ; processor:Processor|state_machine:SM|OPR[1]       ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.042      ; 31.413     ;
; -11.359 ; processor:Processor|state_machine:SM|PRM[1]       ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.073      ; 31.421     ;
; -11.355 ; processor:Processor|state_machine:SM|PRM_param[0] ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.072      ; 31.416     ;
; -11.307 ; processor:Processor|state_machine:SM|OPR[0]       ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.042      ; 31.338     ;
; -11.142 ; processor:Processor|state_machine:SM|OPR[1]       ; processor:Processor|ALU:ALU|AC[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.590     ; 20.541     ;
; -11.140 ; processor:Processor|state_machine:SM|PRM[1]       ; processor:Processor|ALU:ALU|AC[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.580     ; 20.549     ;
; -11.136 ; processor:Processor|state_machine:SM|PRM_param[0] ; processor:Processor|ALU:ALU|AC[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.581     ; 20.544     ;
; -11.133 ; processor:Processor|state_machine:SM|PRM_param[1] ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.072      ; 31.194     ;
; -11.118 ; processor:Processor|reg_DATA:MIDR|d_out[2]        ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.713     ; 30.394     ;
; -11.067 ; processor:Processor|state_machine:SM|OPR[0]       ; processor:Processor|ALU:ALU|AC[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.590     ; 20.466     ;
; -10.968 ; processor:Processor|state_machine:SM|OPR[2]       ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.071      ; 31.028     ;
; -10.914 ; processor:Processor|state_machine:SM|PRM_param[1] ; processor:Processor|ALU:ALU|AC[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.581     ; 20.322     ;
; -10.890 ; processor:Processor|reg_DATA:MIDR|d_out[7]        ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.713     ; 30.166     ;
; -10.749 ; processor:Processor|state_machine:SM|OPR[2]       ; processor:Processor|ALU:ALU|AC[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.582     ; 20.156     ;
; -10.597 ; processor:Processor|state_machine:SM|AWM[0]       ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.072      ; 30.658     ;
; -10.580 ; processor:Processor|ALU:ALU|AC[1]                 ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.715     ; 29.854     ;
; -10.558 ; processor:Processor|reg_K:K0|dout[1]              ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.704     ; 29.843     ;
; -10.511 ; processor:Processor|ALU:ALU|AC[5]                 ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.712     ; 29.788     ;
; -10.378 ; processor:Processor|state_machine:SM|AWM[0]       ; processor:Processor|ALU:ALU|AC[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.581     ; 19.786     ;
; -10.337 ; processor:Processor|reg_K:K0|dout[4]              ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.704     ; 29.622     ;
; -10.284 ; processor:Processor|reg_K:K0|dout[5]              ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.704     ; 29.569     ;
; -10.269 ; processor:Processor|reg_G:G|G1_out[5]             ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.708     ; 29.550     ;
; -10.266 ; processor:Processor|ALU:ALU|AC[7]                 ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.703     ; 29.552     ;
; -10.257 ; processor:Processor|reg_G:G|G0_out[4]             ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.714     ; 29.532     ;
; -10.194 ; processor:Processor|reg_G:G|G0_out[1]             ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.714     ; 29.469     ;
; -10.189 ; processor:Processor|reg_G:G|G0_out[5]             ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.708     ; 29.470     ;
; -10.141 ; processor:Processor|ALU:ALU|AC[2]                 ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.703     ; 29.427     ;
; -10.130 ; processor:Processor|state_machine:SM|PRM_param[2] ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.071      ; 30.190     ;
; -10.129 ; processor:Processor|reg_DATA:MIDR|d_out[4]        ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.714     ; 29.404     ;
; -10.103 ; processor:Processor|reg_G:G|G0_out[2]             ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.713     ; 29.379     ;
; -10.063 ; processor:Processor|reg_DATA:MDDR|d_out[1]        ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.710     ; 29.342     ;
; -10.061 ; processor:Processor|ALU:ALU|AC[4]                 ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.712     ; 29.338     ;
; -10.009 ; processor:Processor|reg_K:K1|dout[5]              ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.715     ; 29.283     ;
; -9.979  ; processor:Processor|reg_K:K0|dout[2]              ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.704     ; 29.264     ;
; -9.950  ; processor:Processor|ALU:ALU|AC[6]                 ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.703     ; 29.236     ;
; -9.943  ; processor:Processor|reg_G:G|G1_out[2]             ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.713     ; 29.219     ;
; -9.940  ; processor:Processor|reg_K:K0|dout[6]              ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.704     ; 29.225     ;
; -9.931  ; processor:Processor|reg_K:K0|dout[7]              ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.704     ; 29.216     ;
; -9.925  ; processor:Processor|reg_K:K1|dout[2]              ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.715     ; 29.199     ;
; -9.911  ; processor:Processor|state_machine:SM|PRM_param[2] ; processor:Processor|ALU:ALU|AC[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.582     ; 19.318     ;
; -9.895  ; processor:Processor|reg_G:G|G1_out[4]             ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.714     ; 29.170     ;
; -9.872  ; processor:Processor|reg_G:G|G1_out[1]             ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.714     ; 29.147     ;
; -9.836  ; processor:Processor|reg_K:K1|dout[3]              ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.715     ; 29.110     ;
; -9.800  ; processor:Processor|reg_K:K1|dout[1]              ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.715     ; 29.074     ;
; -9.772  ; processor:Processor|reg_DATA:MDDR|d_out[2]        ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.711     ; 29.050     ;
; -9.740  ; processor:Processor|reg_DATA:MDDR|d_out[4]        ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.710     ; 29.019     ;
; -9.723  ; processor:Processor|reg_G:G|G0_out[7]             ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.713     ; 28.999     ;
; -9.717  ; processor:Processor|reg_G:G|G0_out[3]             ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.714     ; 28.992     ;
; -9.682  ; processor:Processor|reg_K:K1|dout[4]              ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.715     ; 28.956     ;
+---------+---------------------------------------------------+-----------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'user_addr_control[16]'                                                                                                                                                                                                                                       ;
+---------+--------------------------------------------------------------------------------------------------------+-------------------------------+-----------------------------------------------------------------------+-----------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                              ; To Node                       ; Launch Clock                                                          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------------------------------------------------------------+-------------------------------+-----------------------------------------------------------------------+-----------------------+--------------+------------+------------+
; -12.782 ; Automatic_controller:Auto|mode[0]                                                                      ; bi2bcd:bcd|decoder:d0|dout[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 3.670      ; 16.048     ;
; -12.677 ; Automatic_controller:Auto|mode[1]                                                                      ; bi2bcd:bcd|decoder:d0|dout[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 3.668      ; 15.941     ;
; -12.637 ; Automatic_controller:Auto|mode[0]                                                                      ; bi2bcd:bcd|decoder:d0|dout[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 3.860      ; 15.974     ;
; -12.602 ; Automatic_controller:Auto|mode[0]                                                                      ; bi2bcd:bcd|decoder:d0|dout[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 3.862      ; 15.941     ;
; -12.598 ; Automatic_controller:Auto|mode[0]                                                                      ; bi2bcd:bcd|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 3.861      ; 15.938     ;
; -12.556 ; Automatic_controller:Auto|mode[0]                                                                      ; bi2bcd:bcd|decoder:d0|dout[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 3.668      ; 15.825     ;
; -12.532 ; Automatic_controller:Auto|mode[1]                                                                      ; bi2bcd:bcd|decoder:d0|dout[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 3.858      ; 15.867     ;
; -12.497 ; Automatic_controller:Auto|mode[1]                                                                      ; bi2bcd:bcd|decoder:d0|dout[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 3.860      ; 15.834     ;
; -12.493 ; Automatic_controller:Auto|mode[1]                                                                      ; bi2bcd:bcd|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 3.859      ; 15.831     ;
; -12.465 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a29 ; bi2bcd:bcd|decoder:d0|dout[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 4.787      ; 16.848     ;
; -12.451 ; Automatic_controller:Auto|mode[1]                                                                      ; bi2bcd:bcd|decoder:d0|dout[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 3.666      ; 15.718     ;
; -12.436 ; Automatic_controller:Auto|mode[0]                                                                      ; bi2bcd:bcd|decoder:d0|dout[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; 0.500        ; 4.016      ; 16.048     ;
; -12.382 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a13 ; bi2bcd:bcd|decoder:d0|dout[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 4.902      ; 16.880     ;
; -12.331 ; Automatic_controller:Auto|mode[1]                                                                      ; bi2bcd:bcd|decoder:d0|dout[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; 0.500        ; 4.014      ; 15.941     ;
; -12.320 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a29 ; bi2bcd:bcd|decoder:d0|dout[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 4.977      ; 16.774     ;
; -12.315 ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a6  ; bi2bcd:bcd|decoder:d0|dout[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 4.833      ; 16.744     ;
; -12.299 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a29 ; bi2bcd:bcd|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 4.978      ; 16.756     ;
; -12.291 ; Automatic_controller:Auto|mode[0]                                                                      ; bi2bcd:bcd|decoder:d0|dout[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; 0.500        ; 4.206      ; 15.974     ;
; -12.285 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a29 ; bi2bcd:bcd|decoder:d0|dout[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 4.979      ; 16.741     ;
; -12.256 ; Automatic_controller:Auto|mode[0]                                                                      ; bi2bcd:bcd|decoder:d0|dout[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; 0.500        ; 4.208      ; 15.941     ;
; -12.254 ; Automatic_controller:Auto|mode[0]                                                                      ; bi2bcd:bcd|decoder:d0|dout[4] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 3.859      ; 15.866     ;
; -12.252 ; Automatic_controller:Auto|mode[0]                                                                      ; bi2bcd:bcd|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; 0.500        ; 4.207      ; 15.938     ;
; -12.239 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a29 ; bi2bcd:bcd|decoder:d0|dout[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 4.785      ; 16.625     ;
; -12.237 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a13 ; bi2bcd:bcd|decoder:d0|dout[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 5.092      ; 16.806     ;
; -12.229 ; Automatic_controller:Auto|mode[0]                                                                      ; bi2bcd:bcd|decoder:d0|dout[3] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 3.861      ; 15.843     ;
; -12.226 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a20 ; bi2bcd:bcd|decoder:d0|dout[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 4.916      ; 16.738     ;
; -12.216 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a13 ; bi2bcd:bcd|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 5.093      ; 16.788     ;
; -12.210 ; Automatic_controller:Auto|mode[0]                                                                      ; bi2bcd:bcd|decoder:d0|dout[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; 0.500        ; 4.014      ; 15.825     ;
; -12.202 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a13 ; bi2bcd:bcd|decoder:d0|dout[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 5.094      ; 16.773     ;
; -12.188 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a45 ; bi2bcd:bcd|decoder:d0|dout[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 4.795      ; 16.579     ;
; -12.186 ; Automatic_controller:Auto|mode[1]                                                                      ; bi2bcd:bcd|decoder:d0|dout[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; 0.500        ; 4.204      ; 15.867     ;
; -12.173 ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a37 ; bi2bcd:bcd|decoder:d0|dout[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 4.638      ; 16.407     ;
; -12.172 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a13 ; bi2bcd:bcd|decoder:d0|dout[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 4.806      ; 16.574     ;
; -12.170 ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a6  ; bi2bcd:bcd|decoder:d0|dout[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 5.023      ; 16.670     ;
; -12.156 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a13 ; bi2bcd:bcd|decoder:d0|dout[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 4.900      ; 16.657     ;
; -12.151 ; Automatic_controller:Auto|mode[1]                                                                      ; bi2bcd:bcd|decoder:d0|dout[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; 0.500        ; 4.206      ; 15.834     ;
; -12.149 ; Automatic_controller:Auto|mode[1]                                                                      ; bi2bcd:bcd|decoder:d0|dout[4] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 3.857      ; 15.759     ;
; -12.147 ; Automatic_controller:Auto|mode[1]                                                                      ; bi2bcd:bcd|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; 0.500        ; 4.205      ; 15.831     ;
; -12.144 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a11 ; bi2bcd:bcd|decoder:d0|dout[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 4.890      ; 16.630     ;
; -12.135 ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a6  ; bi2bcd:bcd|decoder:d0|dout[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 5.025      ; 16.637     ;
; -12.129 ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a6  ; bi2bcd:bcd|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 5.024      ; 16.632     ;
; -12.124 ; Automatic_controller:Auto|mode[1]                                                                      ; bi2bcd:bcd|decoder:d0|dout[3] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 3.859      ; 15.736     ;
; -12.119 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a29 ; bi2bcd:bcd|decoder:d0|dout[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; 0.500        ; 5.133      ; 16.848     ;
; -12.118 ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a6  ; bi2bcd:bcd|decoder:d0|dout[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 5.208      ; 16.922     ;
; -12.114 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a5  ; bi2bcd:bcd|decoder:d0|dout[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 4.980      ; 16.690     ;
; -12.105 ; Automatic_controller:Auto|mode[1]                                                                      ; bi2bcd:bcd|decoder:d0|dout[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; 0.500        ; 4.012      ; 15.718     ;
; -12.092 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a47 ; bi2bcd:bcd|decoder:d0|dout[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 5.057      ; 16.745     ;
; -12.089 ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a6  ; bi2bcd:bcd|decoder:d0|dout[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 4.831      ; 16.521     ;
; -12.081 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a20 ; bi2bcd:bcd|decoder:d0|dout[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 5.106      ; 16.664     ;
; -12.071 ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a22 ; bi2bcd:bcd|decoder:d0|dout[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 4.824      ; 16.491     ;
; -12.046 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a20 ; bi2bcd:bcd|decoder:d0|dout[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 5.108      ; 16.631     ;
; -12.045 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a22 ; bi2bcd:bcd|decoder:d0|dout[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 4.809      ; 16.450     ;
; -12.043 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a45 ; bi2bcd:bcd|decoder:d0|dout[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 4.985      ; 16.505     ;
; -12.042 ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a14 ; bi2bcd:bcd|decoder:d0|dout[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 5.071      ; 16.709     ;
; -12.041 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a20 ; bi2bcd:bcd|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 5.107      ; 16.627     ;
; -12.036 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a13 ; bi2bcd:bcd|decoder:d0|dout[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; 0.500        ; 5.248      ; 16.880     ;
; -12.028 ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a37 ; bi2bcd:bcd|decoder:d0|dout[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 4.828      ; 16.333     ;
; -12.027 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a13 ; bi2bcd:bcd|decoder:d0|dout[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 4.996      ; 16.500     ;
; -12.022 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a45 ; bi2bcd:bcd|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 4.986      ; 16.487     ;
; -12.019 ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a30 ; bi2bcd:bcd|decoder:d0|dout[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 4.811      ; 16.426     ;
; -12.008 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a45 ; bi2bcd:bcd|decoder:d0|dout[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 4.987      ; 16.472     ;
; -12.007 ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a37 ; bi2bcd:bcd|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 4.829      ; 16.315     ;
; -12.006 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a13 ; bi2bcd:bcd|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 4.997      ; 16.482     ;
; -12.000 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a20 ; bi2bcd:bcd|decoder:d0|dout[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 4.914      ; 16.515     ;
; -11.999 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a11 ; bi2bcd:bcd|decoder:d0|dout[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 5.080      ; 16.556     ;
; -11.998 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a23 ; bi2bcd:bcd|decoder:d0|dout[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 4.724      ; 16.318     ;
; -11.994 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a36 ; bi2bcd:bcd|decoder:d0|dout[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 5.011      ; 16.601     ;
; -11.993 ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a37 ; bi2bcd:bcd|decoder:d0|dout[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 4.830      ; 16.300     ;
; -11.992 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a13 ; bi2bcd:bcd|decoder:d0|dout[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 4.998      ; 16.467     ;
; -11.974 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a29 ; bi2bcd:bcd|decoder:d0|dout[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; 0.500        ; 5.323      ; 16.774     ;
; -11.973 ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a6  ; bi2bcd:bcd|decoder:d0|dout[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 5.398      ; 16.848     ;
; -11.969 ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a6  ; bi2bcd:bcd|decoder:d0|dout[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; 0.500        ; 5.179      ; 16.744     ;
; -11.969 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a5  ; bi2bcd:bcd|decoder:d0|dout[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 5.170      ; 16.616     ;
; -11.968 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a61 ; bi2bcd:bcd|decoder:d0|dout[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 4.925      ; 16.489     ;
; -11.964 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a11 ; bi2bcd:bcd|decoder:d0|dout[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 5.082      ; 16.523     ;
; -11.963 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a4  ; bi2bcd:bcd|decoder:d0|dout[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 5.063      ; 16.622     ;
; -11.962 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a45 ; bi2bcd:bcd|decoder:d0|dout[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 4.793      ; 16.356     ;
; -11.958 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a11 ; bi2bcd:bcd|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 5.081      ; 16.518     ;
; -11.954 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a12 ; bi2bcd:bcd|decoder:d0|dout[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 4.842      ; 16.392     ;
; -11.953 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a29 ; bi2bcd:bcd|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; 0.500        ; 5.324      ; 16.756     ;
; -11.948 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a5  ; bi2bcd:bcd|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 5.171      ; 16.598     ;
; -11.947 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a47 ; bi2bcd:bcd|decoder:d0|dout[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 5.247      ; 16.671     ;
; -11.947 ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a37 ; bi2bcd:bcd|decoder:d0|dout[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 4.636      ; 16.184     ;
; -11.946 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a13 ; bi2bcd:bcd|decoder:d0|dout[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 4.804      ; 16.351     ;
; -11.939 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a29 ; bi2bcd:bcd|decoder:d0|dout[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; 0.500        ; 5.325      ; 16.741     ;
; -11.938 ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a6  ; bi2bcd:bcd|decoder:d0|dout[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 5.400      ; 16.815     ;
; -11.937 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a29 ; bi2bcd:bcd|decoder:d0|dout[4] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 4.976      ; 16.666     ;
; -11.934 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a5  ; bi2bcd:bcd|decoder:d0|dout[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 5.172      ; 16.583     ;
; -11.932 ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a6  ; bi2bcd:bcd|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 5.399      ; 16.810     ;
; -11.926 ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a22 ; bi2bcd:bcd|decoder:d0|dout[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 5.014      ; 16.417     ;
; -11.918 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a11 ; bi2bcd:bcd|decoder:d0|dout[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 4.888      ; 16.407     ;
; -11.912 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a47 ; bi2bcd:bcd|decoder:d0|dout[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 5.249      ; 16.638     ;
; -11.912 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a29 ; bi2bcd:bcd|decoder:d0|dout[3] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 4.978      ; 16.643     ;
; -11.911 ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a14 ; bi2bcd:bcd|decoder:d0|dout[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 5.013      ; 16.520     ;
; -11.908 ; Automatic_controller:Auto|mode[0]                                                                      ; bi2bcd:bcd|decoder:d0|dout[4] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; 0.500        ; 4.205      ; 15.866     ;
; -11.908 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a47 ; bi2bcd:bcd|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 5.248      ; 16.635     ;
; -11.900 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a22 ; bi2bcd:bcd|decoder:d0|dout[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 4.999      ; 16.376     ;
; -11.897 ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a14 ; bi2bcd:bcd|decoder:d0|dout[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 5.261      ; 16.635     ;
; -11.893 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a29 ; bi2bcd:bcd|decoder:d0|dout[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; 0.500        ; 5.131      ; 16.625     ;
; -11.893 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a18 ; bi2bcd:bcd|decoder:d0|dout[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 4.827      ; 16.316     ;
+---------+--------------------------------------------------------------------------------------------------------+-------------------------------+-----------------------------------------------------------------------+-----------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                      ;
+---------+---------------------------------------------------+-----------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                         ; To Node                           ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------+-----------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; -11.743 ; processor:Processor|state_machine:SM|PRM[0]       ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.017      ; 31.749     ;
; -11.415 ; processor:Processor|state_machine:SM|OPR[1]       ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.009      ; 31.413     ;
; -11.413 ; processor:Processor|state_machine:SM|PRM[1]       ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.019      ; 31.421     ;
; -11.409 ; processor:Processor|state_machine:SM|PRM_param[0] ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.018      ; 31.416     ;
; -11.340 ; processor:Processor|state_machine:SM|OPR[0]       ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.009      ; 31.338     ;
; -11.187 ; processor:Processor|state_machine:SM|PRM_param[1] ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.018      ; 31.194     ;
; -11.099 ; processor:Processor|reg_DATA:MIDR|d_out[6]        ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.111     ; 30.977     ;
; -11.022 ; processor:Processor|state_machine:SM|OPR[2]       ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.017      ; 31.028     ;
; -10.996 ; processor:Processor|reg_DATA:MIDR|d_out[0]        ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.121     ; 30.864     ;
; -10.859 ; processor:Processor|reg_DATA:MIDR|d_out[5]        ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.121     ; 30.727     ;
; -10.856 ; processor:Processor|reg_DATA:MIDR|d_out[1]        ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.111     ; 30.734     ;
; -10.651 ; processor:Processor|state_machine:SM|AWM[0]       ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.018      ; 30.658     ;
; -10.531 ; processor:Processor|reg_DATA:MIDR|d_out[2]        ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.126     ; 30.394     ;
; -10.303 ; processor:Processor|reg_DATA:MIDR|d_out[7]        ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.126     ; 30.166     ;
; -10.184 ; processor:Processor|state_machine:SM|PRM_param[2] ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.017      ; 30.190     ;
; -9.993  ; processor:Processor|ALU:ALU|AC[1]                 ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.128     ; 29.854     ;
; -9.971  ; processor:Processor|reg_K:K0|dout[1]              ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.117     ; 29.843     ;
; -9.924  ; processor:Processor|ALU:ALU|AC[5]                 ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.125     ; 29.788     ;
; -9.750  ; processor:Processor|reg_K:K0|dout[4]              ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.117     ; 29.622     ;
; -9.699  ; processor:Processor|state_machine:SM|PRM[0]       ; processor:Processor|ALU:ALU|AC[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.016      ; 29.704     ;
; -9.697  ; processor:Processor|reg_K:K0|dout[5]              ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.117     ; 29.569     ;
; -9.682  ; processor:Processor|reg_G:G|G1_out[5]             ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.121     ; 29.550     ;
; -9.679  ; processor:Processor|ALU:ALU|AC[7]                 ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.116     ; 29.552     ;
; -9.670  ; processor:Processor|reg_G:G|G0_out[4]             ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.127     ; 29.532     ;
; -9.607  ; processor:Processor|reg_G:G|G0_out[1]             ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.127     ; 29.469     ;
; -9.602  ; processor:Processor|reg_G:G|G0_out[5]             ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.121     ; 29.470     ;
; -9.554  ; processor:Processor|ALU:ALU|AC[2]                 ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.116     ; 29.427     ;
; -9.542  ; processor:Processor|reg_DATA:MIDR|d_out[4]        ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.127     ; 29.404     ;
; -9.516  ; processor:Processor|reg_G:G|G0_out[2]             ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.126     ; 29.379     ;
; -9.476  ; processor:Processor|reg_DATA:MDDR|d_out[1]        ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.123     ; 29.342     ;
; -9.474  ; processor:Processor|ALU:ALU|AC[4]                 ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.125     ; 29.338     ;
; -9.422  ; processor:Processor|reg_K:K1|dout[5]              ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.128     ; 29.283     ;
; -9.392  ; processor:Processor|reg_K:K0|dout[2]              ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.117     ; 29.264     ;
; -9.371  ; processor:Processor|state_machine:SM|OPR[1]       ; processor:Processor|ALU:ALU|AC[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.008      ; 29.368     ;
; -9.369  ; processor:Processor|state_machine:SM|PRM[1]       ; processor:Processor|ALU:ALU|AC[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.018      ; 29.376     ;
; -9.365  ; processor:Processor|state_machine:SM|PRM_param[0] ; processor:Processor|ALU:ALU|AC[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.017      ; 29.371     ;
; -9.363  ; processor:Processor|ALU:ALU|AC[6]                 ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.116     ; 29.236     ;
; -9.356  ; processor:Processor|reg_G:G|G1_out[2]             ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.126     ; 29.219     ;
; -9.353  ; processor:Processor|reg_K:K0|dout[6]              ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.117     ; 29.225     ;
; -9.344  ; processor:Processor|reg_K:K0|dout[7]              ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.117     ; 29.216     ;
; -9.338  ; processor:Processor|reg_K:K1|dout[2]              ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.128     ; 29.199     ;
; -9.308  ; processor:Processor|reg_G:G|G1_out[4]             ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.127     ; 29.170     ;
; -9.296  ; processor:Processor|state_machine:SM|OPR[0]       ; processor:Processor|ALU:ALU|AC[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.008      ; 29.293     ;
; -9.285  ; processor:Processor|reg_G:G|G1_out[1]             ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.127     ; 29.147     ;
; -9.249  ; processor:Processor|reg_K:K1|dout[3]              ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.128     ; 29.110     ;
; -9.213  ; processor:Processor|reg_K:K1|dout[1]              ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.128     ; 29.074     ;
; -9.185  ; processor:Processor|reg_DATA:MDDR|d_out[2]        ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.124     ; 29.050     ;
; -9.153  ; processor:Processor|reg_DATA:MDDR|d_out[4]        ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.123     ; 29.019     ;
; -9.143  ; processor:Processor|state_machine:SM|PRM_param[1] ; processor:Processor|ALU:ALU|AC[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.017      ; 29.149     ;
; -9.136  ; processor:Processor|reg_G:G|G0_out[7]             ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.126     ; 28.999     ;
; -9.130  ; processor:Processor|reg_G:G|G0_out[3]             ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.127     ; 28.992     ;
; -9.095  ; processor:Processor|reg_K:K1|dout[4]              ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.128     ; 28.956     ;
; -9.095  ; processor:Processor|reg_G:G|G0_out[6]             ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.127     ; 28.957     ;
; -9.057  ; processor:Processor|reg_K:K1|dout[7]              ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.128     ; 28.918     ;
; -9.055  ; processor:Processor|reg_DATA:MIDR|d_out[6]        ; processor:Processor|ALU:ALU|AC[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.112     ; 28.932     ;
; -9.052  ; processor:Processor|reg_G:G|G2_out[5]             ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.121     ; 28.920     ;
; -8.978  ; processor:Processor|state_machine:SM|OPR[2]       ; processor:Processor|ALU:ALU|AC[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.016      ; 28.983     ;
; -8.952  ; processor:Processor|reg_DATA:MIDR|d_out[0]        ; processor:Processor|ALU:ALU|AC[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.122     ; 28.819     ;
; -8.916  ; processor:Processor|ALU:ALU|AC[3]                 ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.114     ; 28.791     ;
; -8.906  ; processor:Processor|reg_DATA:MDDR|d_out[3]        ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.126     ; 28.769     ;
; -8.854  ; processor:Processor|reg_K:K0|dout[3]              ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.117     ; 28.726     ;
; -8.848  ; processor:Processor|reg_DATA:MDDR|d_out[6]        ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.123     ; 28.714     ;
; -8.827  ; processor:Processor|reg_G:G|G1_out[7]             ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.126     ; 28.690     ;
; -8.815  ; processor:Processor|reg_DATA:MIDR|d_out[5]        ; processor:Processor|ALU:ALU|AC[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.122     ; 28.682     ;
; -8.812  ; processor:Processor|reg_DATA:MIDR|d_out[1]        ; processor:Processor|ALU:ALU|AC[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.112     ; 28.689     ;
; -8.785  ; processor:Processor|reg_G:G|G2_out[1]             ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.127     ; 28.647     ;
; -8.779  ; processor:Processor|reg_G:G|G1_out[6]             ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.127     ; 28.641     ;
; -8.776  ; processor:Processor|reg_G:G|G1_out[3]             ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.127     ; 28.638     ;
; -8.733  ; processor:Processor|reg_DATA:MDDR|d_out[5]        ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.125     ; 28.597     ;
; -8.689  ; processor:Processor|reg_G:G|G2_out[2]             ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.126     ; 28.552     ;
; -8.685  ; processor:Processor|reg_G:G|G2_out[4]             ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.127     ; 28.547     ;
; -8.685  ; processor:Processor|reg_DATA:MIDR|d_out[3]        ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.127     ; 28.547     ;
; -8.628  ; processor:Processor|reg_DATA:MDDR|d_out[7]        ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.126     ; 28.491     ;
; -8.607  ; processor:Processor|state_machine:SM|AWM[0]       ; processor:Processor|ALU:ALU|AC[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.017      ; 28.613     ;
; -8.487  ; processor:Processor|reg_DATA:MIDR|d_out[2]        ; processor:Processor|ALU:ALU|AC[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.127     ; 28.349     ;
; -8.445  ; processor:Processor|reg_G:G|G2_out[3]             ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.127     ; 28.307     ;
; -8.419  ; processor:Processor|reg_K:K1|dout[6]              ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.128     ; 28.280     ;
; -8.365  ; processor:Processor|reg_G:G|G0_out[0]             ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.121     ; 28.233     ;
; -8.275  ; processor:Processor|ALU:ALU|AC[0]                 ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.129     ; 28.135     ;
; -8.259  ; processor:Processor|reg_DATA:MIDR|d_out[7]        ; processor:Processor|ALU:ALU|AC[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.127     ; 28.121     ;
; -8.229  ; processor:Processor|reg_G:G|G2_out[7]             ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.126     ; 28.092     ;
; -8.198  ; processor:Processor|reg_K:K0|dout[0]              ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.117     ; 28.070     ;
; -8.182  ; processor:Processor|reg_G:G|G2_out[6]             ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.127     ; 28.044     ;
; -8.181  ; processor:Processor|reg_G:G|G1_out[0]             ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.121     ; 28.049     ;
; -8.140  ; processor:Processor|state_machine:SM|PRM_param[2] ; processor:Processor|ALU:ALU|AC[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.016      ; 28.145     ;
; -7.949  ; processor:Processor|ALU:ALU|AC[1]                 ; processor:Processor|ALU:ALU|AC[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.129     ; 27.809     ;
; -7.927  ; processor:Processor|reg_K:K0|dout[1]              ; processor:Processor|ALU:ALU|AC[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.118     ; 27.798     ;
; -7.898  ; processor:Processor|state_machine:SM|PRM[0]       ; processor:Processor|ALU:ALU|AC[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.004      ; 27.891     ;
; -7.880  ; processor:Processor|ALU:ALU|AC[5]                 ; processor:Processor|ALU:ALU|AC[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.126     ; 27.743     ;
; -7.851  ; processor:Processor|reg_K:K1|dout[0]              ; processor:Processor|ALU:ALU|AC[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.128     ; 27.712     ;
; -7.706  ; processor:Processor|reg_K:K0|dout[4]              ; processor:Processor|ALU:ALU|AC[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.118     ; 27.577     ;
; -7.653  ; processor:Processor|reg_K:K0|dout[5]              ; processor:Processor|ALU:ALU|AC[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.118     ; 27.524     ;
; -7.638  ; processor:Processor|reg_G:G|G1_out[5]             ; processor:Processor|ALU:ALU|AC[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.122     ; 27.505     ;
; -7.635  ; processor:Processor|ALU:ALU|AC[7]                 ; processor:Processor|ALU:ALU|AC[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.117     ; 27.507     ;
; -7.626  ; processor:Processor|reg_G:G|G0_out[4]             ; processor:Processor|ALU:ALU|AC[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.128     ; 27.487     ;
; -7.570  ; processor:Processor|state_machine:SM|OPR[1]       ; processor:Processor|ALU:ALU|AC[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.004     ; 27.555     ;
; -7.568  ; processor:Processor|state_machine:SM|PRM[1]       ; processor:Processor|ALU:ALU|AC[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.006      ; 27.563     ;
; -7.564  ; processor:Processor|state_machine:SM|PRM_param[0] ; processor:Processor|ALU:ALU|AC[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.005      ; 27.558     ;
; -7.563  ; processor:Processor|reg_G:G|G0_out[1]             ; processor:Processor|ALU:ALU|AC[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.128     ; 27.424     ;
; -7.558  ; processor:Processor|reg_G:G|G0_out[5]             ; processor:Processor|ALU:ALU|AC[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.122     ; 27.425     ;
+---------+---------------------------------------------------+-----------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'processor:Processor|state_machine:SM|STATE[1]'                                                                                                                                                                               ;
+--------+-----------------------------------------------+---------------------------------+-----------------------------------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                         ; Launch Clock                                                          ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+---------------------------------+-----------------------------------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; -4.101 ; processor:Processor|state_machine:SM|STATE[2] ; bi2bcd:SM_st|decoder:d0|dout[4] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 0.956      ; 4.815      ;
; -4.076 ; processor:Processor|state_machine:SM|STATE[6] ; bi2bcd:SM_st|decoder:d0|dout[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 0.954      ; 4.787      ;
; -4.066 ; processor:Processor|state_machine:SM|STATE[2] ; bi2bcd:SM_st|decoder:d0|dout[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 0.954      ; 4.777      ;
; -4.063 ; processor:Processor|state_machine:SM|STATE[4] ; bi2bcd:SM_st|decoder:d0|dout[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 0.954      ; 4.774      ;
; -4.050 ; processor:Processor|state_machine:SM|STATE[6] ; bi2bcd:SM_st|decoder:d0|dout[4] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 0.956      ; 4.764      ;
; -4.037 ; processor:Processor|state_machine:SM|STATE[2] ; bi2bcd:SM_st|decoder:d0|dout[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 0.955      ; 4.751      ;
; -4.037 ; processor:Processor|state_machine:SM|STATE[4] ; bi2bcd:SM_st|decoder:d0|dout[4] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 0.956      ; 4.751      ;
; -4.000 ; processor:Processor|state_machine:SM|STATE[6] ; bi2bcd:SM_st|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 1.104      ; 4.867      ;
; -3.988 ; processor:Processor|state_machine:SM|STATE[2] ; bi2bcd:SM_st|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 1.104      ; 4.855      ;
; -3.987 ; processor:Processor|state_machine:SM|STATE[4] ; bi2bcd:SM_st|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 1.104      ; 4.854      ;
; -3.986 ; processor:Processor|state_machine:SM|STATE[6] ; bi2bcd:SM_st|decoder:d0|dout[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 0.955      ; 4.700      ;
; -3.984 ; processor:Processor|state_machine:SM|STATE[2] ; bi2bcd:SM_st|decoder:d0|dout[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 1.105      ; 4.852      ;
; -3.984 ; processor:Processor|state_machine:SM|STATE[7] ; bi2bcd:SM_st|decoder:d0|dout[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 1.206      ; 4.947      ;
; -3.983 ; processor:Processor|state_machine:SM|STATE[2] ; bi2bcd:SM_st|decoder:d0|dout[3] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 1.108      ; 4.854      ;
; -3.973 ; processor:Processor|state_machine:SM|STATE[4] ; bi2bcd:SM_st|decoder:d0|dout[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 0.955      ; 4.687      ;
; -3.958 ; processor:Processor|state_machine:SM|STATE[7] ; bi2bcd:SM_st|decoder:d0|dout[4] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 1.208      ; 4.924      ;
; -3.933 ; processor:Processor|state_machine:SM|STATE[6] ; bi2bcd:SM_st|decoder:d0|dout[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 1.109      ; 4.807      ;
; -3.933 ; processor:Processor|state_machine:SM|STATE[6] ; bi2bcd:SM_st|decoder:d0|dout[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 1.105      ; 4.801      ;
; -3.932 ; processor:Processor|state_machine:SM|STATE[6] ; bi2bcd:SM_st|decoder:d0|dout[3] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 1.108      ; 4.803      ;
; -3.921 ; processor:Processor|state_machine:SM|STATE[2] ; bi2bcd:SM_st|decoder:d0|dout[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 1.109      ; 4.795      ;
; -3.920 ; processor:Processor|state_machine:SM|STATE[4] ; bi2bcd:SM_st|decoder:d0|dout[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 1.109      ; 4.794      ;
; -3.920 ; processor:Processor|state_machine:SM|STATE[4] ; bi2bcd:SM_st|decoder:d0|dout[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 1.105      ; 4.788      ;
; -3.919 ; processor:Processor|state_machine:SM|STATE[4] ; bi2bcd:SM_st|decoder:d0|dout[3] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 1.108      ; 4.790      ;
; -3.915 ; processor:Processor|state_machine:SM|STATE[5] ; bi2bcd:SM_st|decoder:d0|dout[4] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 0.956      ; 4.629      ;
; -3.908 ; processor:Processor|state_machine:SM|STATE[7] ; bi2bcd:SM_st|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 1.356      ; 5.027      ;
; -3.894 ; processor:Processor|state_machine:SM|STATE[7] ; bi2bcd:SM_st|decoder:d0|dout[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 1.207      ; 4.860      ;
; -3.880 ; processor:Processor|state_machine:SM|STATE[5] ; bi2bcd:SM_st|decoder:d0|dout[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 0.954      ; 4.591      ;
; -3.851 ; processor:Processor|state_machine:SM|STATE[5] ; bi2bcd:SM_st|decoder:d0|dout[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 0.955      ; 4.565      ;
; -3.841 ; processor:Processor|state_machine:SM|STATE[7] ; bi2bcd:SM_st|decoder:d0|dout[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 1.361      ; 4.967      ;
; -3.841 ; processor:Processor|state_machine:SM|STATE[7] ; bi2bcd:SM_st|decoder:d0|dout[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 1.357      ; 4.961      ;
; -3.840 ; processor:Processor|state_machine:SM|STATE[7] ; bi2bcd:SM_st|decoder:d0|dout[3] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 1.360      ; 4.963      ;
; -3.802 ; processor:Processor|state_machine:SM|STATE[5] ; bi2bcd:SM_st|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 1.104      ; 4.669      ;
; -3.798 ; processor:Processor|state_machine:SM|STATE[5] ; bi2bcd:SM_st|decoder:d0|dout[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 1.105      ; 4.666      ;
; -3.797 ; processor:Processor|state_machine:SM|STATE[5] ; bi2bcd:SM_st|decoder:d0|dout[3] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 1.108      ; 4.668      ;
; -3.755 ; processor:Processor|state_machine:SM|STATE[2] ; bi2bcd:SM_st|decoder:d0|dout[4] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 1.302      ; 4.815      ;
; -3.735 ; processor:Processor|state_machine:SM|STATE[5] ; bi2bcd:SM_st|decoder:d0|dout[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 1.109      ; 4.609      ;
; -3.730 ; processor:Processor|state_machine:SM|STATE[6] ; bi2bcd:SM_st|decoder:d0|dout[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 1.300      ; 4.787      ;
; -3.720 ; processor:Processor|state_machine:SM|STATE[2] ; bi2bcd:SM_st|decoder:d0|dout[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 1.300      ; 4.777      ;
; -3.717 ; processor:Processor|state_machine:SM|STATE[4] ; bi2bcd:SM_st|decoder:d0|dout[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 1.300      ; 4.774      ;
; -3.704 ; processor:Processor|state_machine:SM|STATE[6] ; bi2bcd:SM_st|decoder:d0|dout[4] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 1.302      ; 4.764      ;
; -3.691 ; processor:Processor|state_machine:SM|STATE[2] ; bi2bcd:SM_st|decoder:d0|dout[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 1.301      ; 4.751      ;
; -3.691 ; processor:Processor|state_machine:SM|STATE[4] ; bi2bcd:SM_st|decoder:d0|dout[4] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 1.302      ; 4.751      ;
; -3.654 ; processor:Processor|state_machine:SM|STATE[6] ; bi2bcd:SM_st|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 1.450      ; 4.867      ;
; -3.642 ; processor:Processor|state_machine:SM|STATE[2] ; bi2bcd:SM_st|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 1.450      ; 4.855      ;
; -3.641 ; processor:Processor|state_machine:SM|STATE[4] ; bi2bcd:SM_st|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 1.450      ; 4.854      ;
; -3.640 ; processor:Processor|state_machine:SM|STATE[6] ; bi2bcd:SM_st|decoder:d0|dout[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 1.301      ; 4.700      ;
; -3.638 ; processor:Processor|state_machine:SM|STATE[2] ; bi2bcd:SM_st|decoder:d0|dout[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 1.451      ; 4.852      ;
; -3.638 ; processor:Processor|state_machine:SM|STATE[7] ; bi2bcd:SM_st|decoder:d0|dout[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 1.552      ; 4.947      ;
; -3.637 ; processor:Processor|state_machine:SM|STATE[2] ; bi2bcd:SM_st|decoder:d0|dout[3] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 1.454      ; 4.854      ;
; -3.627 ; processor:Processor|state_machine:SM|STATE[4] ; bi2bcd:SM_st|decoder:d0|dout[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 1.301      ; 4.687      ;
; -3.612 ; processor:Processor|state_machine:SM|STATE[7] ; bi2bcd:SM_st|decoder:d0|dout[4] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 1.554      ; 4.924      ;
; -3.587 ; processor:Processor|state_machine:SM|STATE[6] ; bi2bcd:SM_st|decoder:d0|dout[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 1.455      ; 4.807      ;
; -3.587 ; processor:Processor|state_machine:SM|STATE[6] ; bi2bcd:SM_st|decoder:d0|dout[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 1.451      ; 4.801      ;
; -3.586 ; processor:Processor|state_machine:SM|STATE[6] ; bi2bcd:SM_st|decoder:d0|dout[3] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 1.454      ; 4.803      ;
; -3.575 ; processor:Processor|state_machine:SM|STATE[2] ; bi2bcd:SM_st|decoder:d0|dout[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 1.455      ; 4.795      ;
; -3.574 ; processor:Processor|state_machine:SM|STATE[4] ; bi2bcd:SM_st|decoder:d0|dout[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 1.455      ; 4.794      ;
; -3.574 ; processor:Processor|state_machine:SM|STATE[4] ; bi2bcd:SM_st|decoder:d0|dout[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 1.451      ; 4.788      ;
; -3.573 ; processor:Processor|state_machine:SM|STATE[4] ; bi2bcd:SM_st|decoder:d0|dout[3] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 1.454      ; 4.790      ;
; -3.569 ; processor:Processor|state_machine:SM|STATE[5] ; bi2bcd:SM_st|decoder:d0|dout[4] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 1.302      ; 4.629      ;
; -3.562 ; processor:Processor|state_machine:SM|STATE[7] ; bi2bcd:SM_st|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 1.702      ; 5.027      ;
; -3.548 ; processor:Processor|state_machine:SM|STATE[7] ; bi2bcd:SM_st|decoder:d0|dout[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 1.553      ; 4.860      ;
; -3.534 ; processor:Processor|state_machine:SM|STATE[5] ; bi2bcd:SM_st|decoder:d0|dout[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 1.300      ; 4.591      ;
; -3.505 ; processor:Processor|state_machine:SM|STATE[5] ; bi2bcd:SM_st|decoder:d0|dout[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 1.301      ; 4.565      ;
; -3.495 ; processor:Processor|state_machine:SM|STATE[7] ; bi2bcd:SM_st|decoder:d0|dout[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 1.707      ; 4.967      ;
; -3.495 ; processor:Processor|state_machine:SM|STATE[7] ; bi2bcd:SM_st|decoder:d0|dout[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 1.703      ; 4.961      ;
; -3.494 ; processor:Processor|state_machine:SM|STATE[7] ; bi2bcd:SM_st|decoder:d0|dout[3] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 1.706      ; 4.963      ;
; -3.456 ; processor:Processor|state_machine:SM|STATE[5] ; bi2bcd:SM_st|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 1.450      ; 4.669      ;
; -3.452 ; processor:Processor|state_machine:SM|STATE[5] ; bi2bcd:SM_st|decoder:d0|dout[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 1.451      ; 4.666      ;
; -3.451 ; processor:Processor|state_machine:SM|STATE[5] ; bi2bcd:SM_st|decoder:d0|dout[3] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 1.454      ; 4.668      ;
; -3.389 ; processor:Processor|state_machine:SM|STATE[5] ; bi2bcd:SM_st|decoder:d0|dout[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 1.455      ; 4.609      ;
; -2.918 ; processor:Processor|state_machine:SM|STATE[0] ; bi2bcd:SM_st|decoder:d0|dout[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; -1.222     ; 1.455      ;
; -2.874 ; processor:Processor|state_machine:SM|STATE[0] ; bi2bcd:SM_st|decoder:d0|dout[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; -1.223     ; 1.408      ;
; -2.870 ; processor:Processor|state_machine:SM|STATE[0] ; bi2bcd:SM_st|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; -1.073     ; 1.560      ;
; -2.869 ; processor:Processor|state_machine:SM|STATE[0] ; bi2bcd:SM_st|decoder:d0|dout[4] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; -1.221     ; 1.406      ;
; -2.800 ; processor:Processor|state_machine:SM|STATE[0] ; bi2bcd:SM_st|decoder:d0|dout[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; -1.072     ; 1.491      ;
; -2.799 ; processor:Processor|state_machine:SM|STATE[0] ; bi2bcd:SM_st|decoder:d0|dout[3] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; -1.069     ; 1.493      ;
; -2.798 ; processor:Processor|state_machine:SM|STATE[0] ; bi2bcd:SM_st|decoder:d0|dout[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; -1.068     ; 1.495      ;
; -2.572 ; processor:Processor|state_machine:SM|STATE[0] ; bi2bcd:SM_st|decoder:d0|dout[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; -0.876     ; 1.455      ;
; -2.528 ; processor:Processor|state_machine:SM|STATE[0] ; bi2bcd:SM_st|decoder:d0|dout[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; -0.877     ; 1.408      ;
; -2.524 ; processor:Processor|state_machine:SM|STATE[0] ; bi2bcd:SM_st|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; -0.727     ; 1.560      ;
; -2.523 ; processor:Processor|state_machine:SM|STATE[0] ; bi2bcd:SM_st|decoder:d0|dout[4] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; -0.875     ; 1.406      ;
; -2.454 ; processor:Processor|state_machine:SM|STATE[0] ; bi2bcd:SM_st|decoder:d0|dout[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; -0.726     ; 1.491      ;
; -2.453 ; processor:Processor|state_machine:SM|STATE[0] ; bi2bcd:SM_st|decoder:d0|dout[3] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; -0.723     ; 1.493      ;
; -2.452 ; processor:Processor|state_machine:SM|STATE[0] ; bi2bcd:SM_st|decoder:d0|dout[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; -0.722     ; 1.495      ;
; -1.318 ; processor:Processor|state_machine:SM|STATE[1] ; bi2bcd:SM_st|decoder:d0|dout[5] ; processor:Processor|state_machine:SM|STATE[1]                         ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 3.955      ; 5.323      ;
; -1.313 ; processor:Processor|state_machine:SM|STATE[1] ; bi2bcd:SM_st|decoder:d0|dout[4] ; processor:Processor|state_machine:SM|STATE[1]                         ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 3.957      ; 5.321      ;
; -1.249 ; processor:Processor|state_machine:SM|STATE[1] ; bi2bcd:SM_st|decoder:d0|dout[1] ; processor:Processor|state_machine:SM|STATE[1]                         ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 3.956      ; 5.257      ;
; -1.242 ; processor:Processor|state_machine:SM|STATE[1] ; bi2bcd:SM_st|decoder:d0|dout[6] ; processor:Processor|state_machine:SM|STATE[1]                         ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 4.105      ; 5.403      ;
; -1.196 ; processor:Processor|state_machine:SM|STATE[1] ; bi2bcd:SM_st|decoder:d0|dout[0] ; processor:Processor|state_machine:SM|STATE[1]                         ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 4.106      ; 5.358      ;
; -1.195 ; processor:Processor|state_machine:SM|STATE[1] ; bi2bcd:SM_st|decoder:d0|dout[3] ; processor:Processor|state_machine:SM|STATE[1]                         ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 4.109      ; 5.360      ;
; -1.175 ; processor:Processor|state_machine:SM|STATE[1] ; bi2bcd:SM_st|decoder:d0|dout[2] ; processor:Processor|state_machine:SM|STATE[1]                         ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 4.110      ; 5.343      ;
; -0.803 ; processor:Processor|state_machine:SM|STATE[1] ; bi2bcd:SM_st|decoder:d0|dout[5] ; processor:Processor|state_machine:SM|STATE[1]                         ; processor:Processor|state_machine:SM|STATE[1] ; 1.000        ; 3.955      ; 5.308      ;
; -0.753 ; processor:Processor|state_machine:SM|STATE[1] ; bi2bcd:SM_st|decoder:d0|dout[4] ; processor:Processor|state_machine:SM|STATE[1]                         ; processor:Processor|state_machine:SM|STATE[1] ; 1.000        ; 3.957      ; 5.261      ;
; -0.727 ; processor:Processor|state_machine:SM|STATE[1] ; bi2bcd:SM_st|decoder:d0|dout[6] ; processor:Processor|state_machine:SM|STATE[1]                         ; processor:Processor|state_machine:SM|STATE[1] ; 1.000        ; 4.105      ; 5.388      ;
; -0.689 ; processor:Processor|state_machine:SM|STATE[1] ; bi2bcd:SM_st|decoder:d0|dout[1] ; processor:Processor|state_machine:SM|STATE[1]                         ; processor:Processor|state_machine:SM|STATE[1] ; 1.000        ; 3.956      ; 5.197      ;
; -0.660 ; processor:Processor|state_machine:SM|STATE[1] ; bi2bcd:SM_st|decoder:d0|dout[2] ; processor:Processor|state_machine:SM|STATE[1]                         ; processor:Processor|state_machine:SM|STATE[1] ; 1.000        ; 4.110      ; 5.328      ;
; -0.636 ; processor:Processor|state_machine:SM|STATE[1] ; bi2bcd:SM_st|decoder:d0|dout[0] ; processor:Processor|state_machine:SM|STATE[1]                         ; processor:Processor|state_machine:SM|STATE[1] ; 1.000        ; 4.106      ; 5.298      ;
; -0.635 ; processor:Processor|state_machine:SM|STATE[1] ; bi2bcd:SM_st|decoder:d0|dout[3] ; processor:Processor|state_machine:SM|STATE[1]                         ; processor:Processor|state_machine:SM|STATE[1] ; 1.000        ; 4.109      ; 5.300      ;
+--------+-----------------------------------------------+---------------------------------+-----------------------------------------------------------------------+-----------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'in_Clock'                                                                                                                                                   ;
+--------+----------------------------------------+----------------------------------------+----------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                ; Launch Clock                           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+----------------------------------------+----------------------------------------+-------------+--------------+------------+------------+
; -0.553 ; debouncer:clock_mode_button|button_out ; debouncer:clock_mode_button|button_out ; debouncer:clock_mode_button|button_out ; in_Clock    ; 0.500        ; 2.639      ; 3.904      ;
; -0.224 ; debouncer:clock_mode_button|button_out ; debouncer:clock_mode_button|button_out ; debouncer:clock_mode_button|button_out ; in_Clock    ; 1.000        ; 2.639      ; 4.075      ;
; 16.272 ; debouncer:clock_mode_button|counter[1] ; debouncer:clock_mode_button|button_out ; in_Clock                               ; in_Clock    ; 20.000       ; -0.073     ; 3.654      ;
; 16.520 ; debouncer:clock_mode_button|counter[0] ; debouncer:clock_mode_button|button_out ; in_Clock                               ; in_Clock    ; 20.000       ; -0.073     ; 3.406      ;
; 16.665 ; debouncer:clock_mode_button|counter[2] ; debouncer:clock_mode_button|button_out ; in_Clock                               ; in_Clock    ; 20.000       ; -0.073     ; 3.261      ;
; 17.308 ; debouncer:clock_mode_button|counter[3] ; debouncer:clock_mode_button|button_out ; in_Clock                               ; in_Clock    ; 20.000       ; -0.073     ; 2.618      ;
; 18.065 ; debouncer:clock_mode_button|counter[1] ; debouncer:clock_mode_button|counter[3] ; in_Clock                               ; in_Clock    ; 20.000       ; -0.073     ; 1.861      ;
; 18.237 ; debouncer:clock_mode_button|counter[1] ; debouncer:clock_mode_button|counter[2] ; in_Clock                               ; in_Clock    ; 20.000       ; -0.073     ; 1.689      ;
; 18.271 ; debouncer:clock_mode_button|counter[0] ; debouncer:clock_mode_button|counter[3] ; in_Clock                               ; in_Clock    ; 20.000       ; -0.073     ; 1.655      ;
; 18.308 ; debouncer:rst|counter[1]               ; debouncer:rst|counter[3]               ; in_Clock                               ; in_Clock    ; 20.000       ; -0.071     ; 1.620      ;
; 18.309 ; debouncer:rst|counter[1]               ; debouncer:rst|button_out               ; in_Clock                               ; in_Clock    ; 20.000       ; -0.071     ; 1.619      ;
; 18.323 ; debouncer:idler|counter[1]             ; debouncer:idler|button_out             ; in_Clock                               ; in_Clock    ; 20.000       ; -0.071     ; 1.605      ;
; 18.324 ; debouncer:idler|counter[1]             ; debouncer:idler|counter[3]             ; in_Clock                               ; in_Clock    ; 20.000       ; -0.071     ; 1.604      ;
; 18.360 ; debouncer:manual_clock|counter[0]      ; debouncer:manual_clock|button_out      ; in_Clock                               ; in_Clock    ; 20.000       ; -0.332     ; 1.307      ;
; 18.401 ; debouncer:rst|counter[0]               ; debouncer:rst|counter[3]               ; in_Clock                               ; in_Clock    ; 20.000       ; -0.071     ; 1.527      ;
; 18.402 ; debouncer:rst|counter[0]               ; debouncer:rst|button_out               ; in_Clock                               ; in_Clock    ; 20.000       ; -0.071     ; 1.526      ;
; 18.407 ; debouncer:idler|counter[0]             ; debouncer:idler|button_out             ; in_Clock                               ; in_Clock    ; 20.000       ; -0.071     ; 1.521      ;
; 18.408 ; debouncer:idler|counter[0]             ; debouncer:idler|counter[3]             ; in_Clock                               ; in_Clock    ; 20.000       ; -0.071     ; 1.520      ;
; 18.453 ; debouncer:clock_mode_button|counter[2] ; debouncer:clock_mode_button|counter[3] ; in_Clock                               ; in_Clock    ; 20.000       ; -0.073     ; 1.473      ;
; 18.479 ; debouncer:manual_clock|counter[2]      ; debouncer:manual_clock|button_out      ; in_Clock                               ; in_Clock    ; 20.000       ; -0.332     ; 1.188      ;
; 18.574 ; debouncer:rst|counter[2]               ; debouncer:rst|counter[3]               ; in_Clock                               ; in_Clock    ; 20.000       ; -0.071     ; 1.354      ;
; 18.575 ; debouncer:rst|counter[2]               ; debouncer:rst|button_out               ; in_Clock                               ; in_Clock    ; 20.000       ; -0.071     ; 1.353      ;
; 18.581 ; debouncer:idler|counter[2]             ; debouncer:idler|button_out             ; in_Clock                               ; in_Clock    ; 20.000       ; -0.071     ; 1.347      ;
; 18.582 ; debouncer:idler|counter[2]             ; debouncer:idler|counter[3]             ; in_Clock                               ; in_Clock    ; 20.000       ; -0.071     ; 1.346      ;
; 18.606 ; debouncer:manual_clock|counter[0]      ; debouncer:manual_clock|counter[3]      ; in_Clock                               ; in_Clock    ; 20.000       ; -0.072     ; 1.321      ;
; 18.618 ; debouncer:manual_clock|counter[1]      ; debouncer:manual_clock|button_out      ; in_Clock                               ; in_Clock    ; 20.000       ; -0.332     ; 1.049      ;
; 18.725 ; debouncer:manual_clock|counter[2]      ; debouncer:manual_clock|counter[3]      ; in_Clock                               ; in_Clock    ; 20.000       ; -0.072     ; 1.202      ;
; 18.730 ; debouncer:manual_clock|counter[3]      ; debouncer:manual_clock|button_out      ; in_Clock                               ; in_Clock    ; 20.000       ; -0.332     ; 0.937      ;
; 18.766 ; debouncer:rst|counter[1]               ; debouncer:rst|counter[2]               ; in_Clock                               ; in_Clock    ; 20.000       ; -0.071     ; 1.162      ;
; 18.833 ; debouncer:clock_mode_button|counter[0] ; debouncer:clock_mode_button|counter[2] ; in_Clock                               ; in_Clock    ; 20.000       ; -0.073     ; 1.093      ;
; 18.836 ; debouncer:manual_clock|counter[0]      ; debouncer:manual_clock|counter[2]      ; in_Clock                               ; in_Clock    ; 20.000       ; -0.072     ; 1.091      ;
; 18.864 ; debouncer:manual_clock|counter[1]      ; debouncer:manual_clock|counter[3]      ; in_Clock                               ; in_Clock    ; 20.000       ; -0.072     ; 1.063      ;
; 18.874 ; debouncer:clock_mode_button|counter[0] ; debouncer:clock_mode_button|counter[1] ; in_Clock                               ; in_Clock    ; 20.000       ; -0.073     ; 1.052      ;
; 18.882 ; debouncer:idler|counter[0]             ; debouncer:idler|counter[1]             ; in_Clock                               ; in_Clock    ; 20.000       ; -0.071     ; 1.046      ;
; 18.883 ; debouncer:rst|counter[0]               ; debouncer:rst|counter[1]               ; in_Clock                               ; in_Clock    ; 20.000       ; -0.071     ; 1.045      ;
; 18.885 ; debouncer:rst|counter[0]               ; debouncer:rst|counter[2]               ; in_Clock                               ; in_Clock    ; 20.000       ; -0.071     ; 1.043      ;
; 18.906 ; debouncer:idler|counter[3]             ; debouncer:idler|button_out             ; in_Clock                               ; in_Clock    ; 20.000       ; -0.071     ; 1.022      ;
; 18.910 ; debouncer:rst|counter[3]               ; debouncer:rst|button_out               ; in_Clock                               ; in_Clock    ; 20.000       ; -0.071     ; 1.018      ;
; 18.960 ; debouncer:idler|counter[0]             ; debouncer:idler|counter[2]             ; in_Clock                               ; in_Clock    ; 20.000       ; -0.071     ; 0.968      ;
; 19.171 ; debouncer:manual_clock|counter[0]      ; debouncer:manual_clock|counter[1]      ; in_Clock                               ; in_Clock    ; 20.000       ; -0.072     ; 0.756      ;
; 19.189 ; debouncer:idler|counter[1]             ; debouncer:idler|counter[2]             ; in_Clock                               ; in_Clock    ; 20.000       ; -0.071     ; 0.739      ;
; 19.192 ; debouncer:manual_clock|counter[1]      ; debouncer:manual_clock|counter[2]      ; in_Clock                               ; in_Clock    ; 20.000       ; -0.072     ; 0.735      ;
; 19.243 ; debouncer:clock_mode_button|counter[0] ; debouncer:clock_mode_button|counter[0] ; in_Clock                               ; in_Clock    ; 20.000       ; -0.073     ; 0.683      ;
; 19.243 ; debouncer:clock_mode_button|counter[3] ; debouncer:clock_mode_button|counter[3] ; in_Clock                               ; in_Clock    ; 20.000       ; -0.073     ; 0.683      ;
; 19.243 ; debouncer:clock_mode_button|counter[2] ; debouncer:clock_mode_button|counter[2] ; in_Clock                               ; in_Clock    ; 20.000       ; -0.073     ; 0.683      ;
; 19.243 ; debouncer:clock_mode_button|counter[1] ; debouncer:clock_mode_button|counter[1] ; in_Clock                               ; in_Clock    ; 20.000       ; -0.073     ; 0.683      ;
; 19.244 ; debouncer:manual_clock|counter[0]      ; debouncer:manual_clock|counter[0]      ; in_Clock                               ; in_Clock    ; 20.000       ; -0.072     ; 0.683      ;
; 19.244 ; debouncer:manual_clock|counter[3]      ; debouncer:manual_clock|counter[3]      ; in_Clock                               ; in_Clock    ; 20.000       ; -0.072     ; 0.683      ;
; 19.244 ; debouncer:manual_clock|counter[2]      ; debouncer:manual_clock|counter[2]      ; in_Clock                               ; in_Clock    ; 20.000       ; -0.072     ; 0.683      ;
; 19.244 ; debouncer:manual_clock|counter[1]      ; debouncer:manual_clock|counter[1]      ; in_Clock                               ; in_Clock    ; 20.000       ; -0.072     ; 0.683      ;
; 19.245 ; debouncer:idler|counter[0]             ; debouncer:idler|counter[0]             ; in_Clock                               ; in_Clock    ; 20.000       ; -0.071     ; 0.683      ;
; 19.245 ; debouncer:rst|counter[0]               ; debouncer:rst|counter[0]               ; in_Clock                               ; in_Clock    ; 20.000       ; -0.071     ; 0.683      ;
; 19.245 ; debouncer:rst|counter[3]               ; debouncer:rst|counter[3]               ; in_Clock                               ; in_Clock    ; 20.000       ; -0.071     ; 0.683      ;
; 19.245 ; debouncer:idler|counter[3]             ; debouncer:idler|counter[3]             ; in_Clock                               ; in_Clock    ; 20.000       ; -0.071     ; 0.683      ;
; 19.245 ; debouncer:rst|counter[2]               ; debouncer:rst|counter[2]               ; in_Clock                               ; in_Clock    ; 20.000       ; -0.071     ; 0.683      ;
; 19.245 ; debouncer:idler|counter[1]             ; debouncer:idler|counter[1]             ; in_Clock                               ; in_Clock    ; 20.000       ; -0.071     ; 0.683      ;
; 19.245 ; debouncer:rst|counter[1]               ; debouncer:rst|counter[1]               ; in_Clock                               ; in_Clock    ; 20.000       ; -0.071     ; 0.683      ;
; 19.245 ; debouncer:idler|counter[2]             ; debouncer:idler|counter[2]             ; in_Clock                               ; in_Clock    ; 20.000       ; -0.071     ; 0.683      ;
; 19.269 ; debouncer:rst|button_out               ; debouncer:rst|button_out               ; in_Clock                               ; in_Clock    ; 20.000       ; -0.071     ; 0.659      ;
; 19.269 ; debouncer:idler|button_out             ; debouncer:idler|button_out             ; in_Clock                               ; in_Clock    ; 20.000       ; -0.071     ; 0.659      ;
; 19.301 ; debouncer:manual_clock|button_out      ; debouncer:manual_clock|button_out      ; in_Clock                               ; in_Clock    ; 20.000       ; -0.039     ; 0.659      ;
+--------+----------------------------------------+----------------------------------------+----------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'debouncer:clock_mode_button|button_out'                                                                                             ;
+-------+---------------+---------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack ; From Node     ; To Node       ; Launch Clock                           ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------+---------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; 0.220 ; CLOCK_MODE[0] ; CLOCK_MODE[1] ; debouncer:clock_mode_button|button_out ; debouncer:clock_mode_button|button_out ; 1.000        ; -0.045     ; 0.754      ;
; 0.297 ; CLOCK_MODE[0] ; CLOCK_MODE[0] ; debouncer:clock_mode_button|button_out ; debouncer:clock_mode_button|button_out ; 1.000        ; -0.039     ; 0.683      ;
; 0.297 ; CLOCK_MODE[1] ; CLOCK_MODE[1] ; debouncer:clock_mode_button|button_out ; debouncer:clock_mode_button|button_out ; 1.000        ; -0.039     ; 0.683      ;
+-------+---------------+---------------+----------------------------------------+----------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'user_addr_control[16]'                                                                                                                                                                                                                                              ;
+--------+---------------------------------------------------------------------------------------------------------------+-------------------------------+-----------------------------------------------------------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                       ; Launch Clock                                                          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+-------------------------------+-----------------------------------------------------------------------+-----------------------+--------------+------------+------------+
; -2.213 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[1] ; bi2bcd:bcd|decoder:d0|dout[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; 0.000        ; 8.652      ; 6.519      ;
; -2.199 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[1] ; bi2bcd:bcd|decoder:d0|dout[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; 0.000        ; 8.654      ; 6.535      ;
; -2.188 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[1] ; bi2bcd:bcd|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; 0.000        ; 8.652      ; 6.544      ;
; -2.113 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[1] ; bi2bcd:bcd|decoder:d0|dout[3] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; 0.000        ; 8.652      ; 6.619      ;
; -2.058 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[1] ; bi2bcd:bcd|decoder:d0|dout[4] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; 0.000        ; 8.650      ; 6.672      ;
; -1.950 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[1] ; bi2bcd:bcd|decoder:d0|dout[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.000        ; 8.389      ; 6.519      ;
; -1.936 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[1] ; bi2bcd:bcd|decoder:d0|dout[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.000        ; 8.391      ; 6.535      ;
; -1.925 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[1] ; bi2bcd:bcd|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.000        ; 8.389      ; 6.544      ;
; -1.875 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[1] ; bi2bcd:bcd|decoder:d0|dout[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; 0.000        ; 8.454      ; 6.659      ;
; -1.850 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[1] ; bi2bcd:bcd|decoder:d0|dout[3] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.000        ; 8.389      ; 6.619      ;
; -1.817 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[1] ; bi2bcd:bcd|decoder:d0|dout[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; 0.000        ; 8.452      ; 6.715      ;
; -1.795 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[1] ; bi2bcd:bcd|decoder:d0|dout[4] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.000        ; 8.387      ; 6.672      ;
; -1.740 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[1] ; bi2bcd:bcd|decoder:d0|dout[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; -0.500       ; 8.679      ; 6.519      ;
; -1.726 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[1] ; bi2bcd:bcd|decoder:d0|dout[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; -0.500       ; 8.681      ; 6.535      ;
; -1.715 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[1] ; bi2bcd:bcd|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; -0.500       ; 8.679      ; 6.544      ;
; -1.640 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[1] ; bi2bcd:bcd|decoder:d0|dout[3] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; -0.500       ; 8.679      ; 6.619      ;
; -1.612 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[1] ; bi2bcd:bcd|decoder:d0|dout[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.000        ; 8.191      ; 6.659      ;
; -1.585 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[1] ; bi2bcd:bcd|decoder:d0|dout[4] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; -0.500       ; 8.677      ; 6.672      ;
; -1.554 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[1] ; bi2bcd:bcd|decoder:d0|dout[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.000        ; 8.189      ; 6.715      ;
; -1.477 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[1] ; bi2bcd:bcd|decoder:d0|dout[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; -0.500       ; 8.416      ; 6.519      ;
; -1.463 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[1] ; bi2bcd:bcd|decoder:d0|dout[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; -0.500       ; 8.418      ; 6.535      ;
; -1.452 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[1] ; bi2bcd:bcd|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; -0.500       ; 8.416      ; 6.544      ;
; -1.402 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[1] ; bi2bcd:bcd|decoder:d0|dout[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; -0.500       ; 8.481      ; 6.659      ;
; -1.377 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[1] ; bi2bcd:bcd|decoder:d0|dout[3] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; -0.500       ; 8.416      ; 6.619      ;
; -1.344 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[1] ; bi2bcd:bcd|decoder:d0|dout[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; -0.500       ; 8.479      ; 6.715      ;
; -1.322 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[1] ; bi2bcd:bcd|decoder:d0|dout[4] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; -0.500       ; 8.414      ; 6.672      ;
; -1.139 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[1] ; bi2bcd:bcd|decoder:d0|dout[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; -0.500       ; 8.218      ; 6.659      ;
; -1.081 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[1] ; bi2bcd:bcd|decoder:d0|dout[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; -0.500       ; 8.216      ; 6.715      ;
; 0.199  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[2] ; bi2bcd:bcd|decoder:d0|dout[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; 0.000        ; 8.836      ; 9.115      ;
; 0.212  ; Data_retriever:retriever|addr[17]                                                                             ; bi2bcd:bcd|decoder:d0|dout[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; 0.000        ; 9.503      ; 9.795      ;
; 0.218  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[2] ; bi2bcd:bcd|decoder:d0|dout[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; 0.000        ; 8.838      ; 9.136      ;
; 0.229  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[2] ; bi2bcd:bcd|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; 0.000        ; 8.836      ; 9.145      ;
; 0.231  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; bi2bcd:bcd|decoder:d0|dout[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; 0.000        ; 8.856      ; 9.167      ;
; 0.232  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; bi2bcd:bcd|decoder:d0|dout[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; 0.000        ; 8.858      ; 9.170      ;
; 0.239  ; Data_retriever:retriever|addr[17]                                                                             ; bi2bcd:bcd|decoder:d0|dout[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; 0.000        ; 9.505      ; 9.824      ;
; 0.243  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; bi2bcd:bcd|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; 0.000        ; 8.856      ; 9.179      ;
; 0.250  ; Data_retriever:retriever|addr[17]                                                                             ; bi2bcd:bcd|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; 0.000        ; 9.503      ; 9.833      ;
; 0.304  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[2] ; bi2bcd:bcd|decoder:d0|dout[3] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; 0.000        ; 8.836      ; 9.220      ;
; 0.318  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; bi2bcd:bcd|decoder:d0|dout[3] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; 0.000        ; 8.856      ; 9.254      ;
; 0.325  ; Data_retriever:retriever|addr[17]                                                                             ; bi2bcd:bcd|decoder:d0|dout[3] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; 0.000        ; 9.503      ; 9.908      ;
; 0.359  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[2] ; bi2bcd:bcd|decoder:d0|dout[4] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; 0.000        ; 8.834      ; 9.273      ;
; 0.373  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; bi2bcd:bcd|decoder:d0|dout[4] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; 0.000        ; 8.854      ; 9.307      ;
; 0.380  ; Data_retriever:retriever|addr[17]                                                                             ; bi2bcd:bcd|decoder:d0|dout[4] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; 0.000        ; 9.501      ; 9.961      ;
; 0.452  ; processor:Processor|ADR_maker:ADR|d_out[17]                                                                   ; bi2bcd:bcd|decoder:d0|dout[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; 0.000        ; 9.543      ; 10.075     ;
; 0.460  ; Data_retriever:retriever|addr[17]                                                                             ; bi2bcd:bcd|decoder:d0|dout[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.000        ; 9.255      ; 9.795      ;
; 0.462  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[2] ; bi2bcd:bcd|decoder:d0|dout[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.000        ; 8.573      ; 9.115      ;
; 0.479  ; processor:Processor|ADR_maker:ADR|d_out[17]                                                                   ; bi2bcd:bcd|decoder:d0|dout[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; 0.000        ; 9.545      ; 10.104     ;
; 0.481  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[2] ; bi2bcd:bcd|decoder:d0|dout[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.000        ; 8.575      ; 9.136      ;
; 0.487  ; Data_retriever:retriever|addr[17]                                                                             ; bi2bcd:bcd|decoder:d0|dout[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.000        ; 9.257      ; 9.824      ;
; 0.490  ; processor:Processor|ADR_maker:ADR|d_out[17]                                                                   ; bi2bcd:bcd|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; 0.000        ; 9.543      ; 10.113     ;
; 0.492  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[2] ; bi2bcd:bcd|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.000        ; 8.573      ; 9.145      ;
; 0.494  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; bi2bcd:bcd|decoder:d0|dout[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.000        ; 8.593      ; 9.167      ;
; 0.495  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; bi2bcd:bcd|decoder:d0|dout[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.000        ; 8.595      ; 9.170      ;
; 0.498  ; Data_retriever:retriever|addr[17]                                                                             ; bi2bcd:bcd|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.000        ; 9.255      ; 9.833      ;
; 0.506  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; bi2bcd:bcd|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.000        ; 8.593      ; 9.179      ;
; 0.542  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[2] ; bi2bcd:bcd|decoder:d0|dout[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; 0.000        ; 8.638      ; 9.260      ;
; 0.556  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; bi2bcd:bcd|decoder:d0|dout[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; 0.000        ; 8.658      ; 9.294      ;
; 0.563  ; Data_retriever:retriever|addr[17]                                                                             ; bi2bcd:bcd|decoder:d0|dout[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; 0.000        ; 9.305      ; 9.948      ;
; 0.565  ; processor:Processor|ADR_maker:ADR|d_out[17]                                                                   ; bi2bcd:bcd|decoder:d0|dout[3] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; 0.000        ; 9.543      ; 10.188     ;
; 0.567  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[2] ; bi2bcd:bcd|decoder:d0|dout[3] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.000        ; 8.573      ; 9.220      ;
; 0.573  ; Data_retriever:retriever|addr[17]                                                                             ; bi2bcd:bcd|decoder:d0|dout[3] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.000        ; 9.255      ; 9.908      ;
; 0.581  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; bi2bcd:bcd|decoder:d0|dout[3] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.000        ; 8.593      ; 9.254      ;
; 0.600  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[2] ; bi2bcd:bcd|decoder:d0|dout[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; 0.000        ; 8.636      ; 9.316      ;
; 0.609  ; Data_writer:writer|Addr[17]                                                                                   ; bi2bcd:bcd|decoder:d0|dout[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; 0.000        ; 9.503      ; 10.192     ;
; 0.614  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; bi2bcd:bcd|decoder:d0|dout[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; 0.000        ; 8.656      ; 9.350      ;
; 0.620  ; processor:Processor|ADR_maker:ADR|d_out[17]                                                                   ; bi2bcd:bcd|decoder:d0|dout[4] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; 0.000        ; 9.541      ; 10.241     ;
; 0.621  ; Data_retriever:retriever|addr[17]                                                                             ; bi2bcd:bcd|decoder:d0|dout[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; 0.000        ; 9.303      ; 10.004     ;
; 0.622  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[2] ; bi2bcd:bcd|decoder:d0|dout[4] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.000        ; 8.571      ; 9.273      ;
; 0.628  ; Data_retriever:retriever|addr[17]                                                                             ; bi2bcd:bcd|decoder:d0|dout[4] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.000        ; 9.253      ; 9.961      ;
; 0.636  ; Data_writer:writer|Addr[17]                                                                                   ; bi2bcd:bcd|decoder:d0|dout[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; 0.000        ; 9.505      ; 10.221     ;
; 0.636  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; bi2bcd:bcd|decoder:d0|dout[4] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.000        ; 8.591      ; 9.307      ;
; 0.647  ; Data_writer:writer|Addr[17]                                                                                   ; bi2bcd:bcd|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; 0.000        ; 9.503      ; 10.230     ;
; 0.672  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[2] ; bi2bcd:bcd|decoder:d0|dout[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; -0.500       ; 8.863      ; 9.115      ;
; 0.685  ; Data_retriever:retriever|addr[17]                                                                             ; bi2bcd:bcd|decoder:d0|dout[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; -0.500       ; 9.530      ; 9.795      ;
; 0.691  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[2] ; bi2bcd:bcd|decoder:d0|dout[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; -0.500       ; 8.865      ; 9.136      ;
; 0.700  ; processor:Processor|ADR_maker:ADR|d_out[17]                                                                   ; bi2bcd:bcd|decoder:d0|dout[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.000        ; 9.295      ; 10.075     ;
; 0.702  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[2] ; bi2bcd:bcd|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; -0.500       ; 8.863      ; 9.145      ;
; 0.704  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; bi2bcd:bcd|decoder:d0|dout[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; -0.500       ; 8.883      ; 9.167      ;
; 0.705  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; bi2bcd:bcd|decoder:d0|dout[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; -0.500       ; 8.885      ; 9.170      ;
; 0.712  ; Data_retriever:retriever|addr[17]                                                                             ; bi2bcd:bcd|decoder:d0|dout[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; -0.500       ; 9.532      ; 9.824      ;
; 0.716  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; bi2bcd:bcd|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; -0.500       ; 8.883      ; 9.179      ;
; 0.722  ; Data_writer:writer|Addr[17]                                                                                   ; bi2bcd:bcd|decoder:d0|dout[3] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; 0.000        ; 9.503      ; 10.305     ;
; 0.723  ; Data_retriever:retriever|addr[17]                                                                             ; bi2bcd:bcd|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; -0.500       ; 9.530      ; 9.833      ;
; 0.727  ; processor:Processor|ADR_maker:ADR|d_out[17]                                                                   ; bi2bcd:bcd|decoder:d0|dout[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.000        ; 9.297      ; 10.104     ;
; 0.738  ; processor:Processor|ADR_maker:ADR|d_out[17]                                                                   ; bi2bcd:bcd|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.000        ; 9.295      ; 10.113     ;
; 0.777  ; Data_writer:writer|Addr[17]                                                                                   ; bi2bcd:bcd|decoder:d0|dout[4] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; 0.000        ; 9.501      ; 10.358     ;
; 0.777  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[2] ; bi2bcd:bcd|decoder:d0|dout[3] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; -0.500       ; 8.863      ; 9.220      ;
; 0.791  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; bi2bcd:bcd|decoder:d0|dout[3] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; -0.500       ; 8.883      ; 9.254      ;
; 0.798  ; Data_retriever:retriever|addr[17]                                                                             ; bi2bcd:bcd|decoder:d0|dout[3] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; -0.500       ; 9.530      ; 9.908      ;
; 0.803  ; processor:Processor|ADR_maker:ADR|d_out[17]                                                                   ; bi2bcd:bcd|decoder:d0|dout[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; 0.000        ; 9.345      ; 10.228     ;
; 0.805  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[2] ; bi2bcd:bcd|decoder:d0|dout[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.000        ; 8.375      ; 9.260      ;
; 0.811  ; Data_retriever:retriever|addr[17]                                                                             ; bi2bcd:bcd|decoder:d0|dout[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.000        ; 9.057      ; 9.948      ;
; 0.813  ; processor:Processor|ADR_maker:ADR|d_out[17]                                                                   ; bi2bcd:bcd|decoder:d0|dout[3] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.000        ; 9.295      ; 10.188     ;
; 0.819  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; bi2bcd:bcd|decoder:d0|dout[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.000        ; 8.395      ; 9.294      ;
; 0.832  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[2] ; bi2bcd:bcd|decoder:d0|dout[4] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; -0.500       ; 8.861      ; 9.273      ;
; 0.846  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; bi2bcd:bcd|decoder:d0|dout[4] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; -0.500       ; 8.881      ; 9.307      ;
; 0.853  ; Data_retriever:retriever|addr[17]                                                                             ; bi2bcd:bcd|decoder:d0|dout[4] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; -0.500       ; 9.528      ; 9.961      ;
; 0.857  ; Data_writer:writer|Addr[17]                                                                                   ; bi2bcd:bcd|decoder:d0|dout[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.000        ; 9.255      ; 10.192     ;
; 0.861  ; processor:Processor|ADR_maker:ADR|d_out[17]                                                                   ; bi2bcd:bcd|decoder:d0|dout[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; 0.000        ; 9.343      ; 10.284     ;
; 0.863  ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[2] ; bi2bcd:bcd|decoder:d0|dout[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.000        ; 8.373      ; 9.316      ;
+--------+---------------------------------------------------------------------------------------------------------------+-------------------------------+-----------------------------------------------------------------------+-----------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                  ;
+--------+-----------------------------------------------+---------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                           ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+---------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; -0.715 ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|status       ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 5.171      ; 4.940      ;
; -0.619 ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|ACI[0]       ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 5.173      ; 5.038      ;
; -0.600 ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|ALU[1]       ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 5.165      ; 5.049      ;
; -0.582 ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|ALU[0]       ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 5.165      ; 5.067      ;
; -0.564 ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|MEM[0]       ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 5.175      ; 5.095      ;
; -0.556 ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|ADR[1]       ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 5.166      ; 5.094      ;
; -0.552 ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|ADR[2]       ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 5.173      ; 5.105      ;
; -0.552 ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|ALU[2]       ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 5.173      ; 5.105      ;
; -0.552 ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|OPR[1]       ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 5.173      ; 5.105      ;
; -0.552 ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|OPR[0]       ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 5.173      ; 5.105      ;
; -0.545 ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|TOG          ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 5.172      ; 5.111      ;
; -0.520 ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|ACI[1]       ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 5.171      ; 5.135      ;
; -0.520 ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|MEM[1]       ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 5.171      ; 5.135      ;
; -0.519 ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|PRM[0]       ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 5.165      ; 5.130      ;
; -0.516 ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|PRM[1]       ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 5.163      ; 5.131      ;
; -0.479 ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|OPR[2]       ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 5.165      ; 5.170      ;
; -0.446 ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|AWM[0]       ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 5.164      ; 5.202      ;
; -0.441 ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|ADR[0]       ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 5.165      ; 5.208      ;
; -0.407 ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|STATE[6]     ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.001      ; 3.078      ;
; -0.390 ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|PRM_param[0] ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 5.164      ; 5.258      ;
; -0.357 ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|STATE[0]     ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 5.178      ; 5.305      ;
; -0.326 ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|STATE[4]     ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.001      ; 3.159      ;
; -0.321 ; Data_writer:writer|Addr[13]                   ; Data_writer:writer|Addr[13]                       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.717      ; 0.597      ;
; -0.321 ; Data_writer:writer|Addr[14]                   ; Data_writer:writer|Addr[14]                       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.717      ; 0.597      ;
; -0.321 ; Data_writer:writer|Addr[1]                    ; Data_writer:writer|Addr[1]                        ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.717      ; 0.597      ;
; -0.321 ; Data_writer:writer|Addr[2]                    ; Data_writer:writer|Addr[2]                        ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.717      ; 0.597      ;
; -0.321 ; processor:Processor|reg_K:K1|tog              ; processor:Processor|reg_K:K1|tog                  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.717      ; 0.597      ;
; -0.320 ; Data_writer:writer|STATE.STORING1             ; Data_writer:writer|STATE.STORING1                 ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.716      ; 0.597      ;
; -0.320 ; uart_tx:transmitter|o_Tx_Serial               ; uart_tx:transmitter|o_Tx_Serial                   ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.716      ; 0.597      ;
; -0.320 ; Data_writer:writer|Addr[12]                   ; Data_writer:writer|Addr[12]                       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.716      ; 0.597      ;
; -0.320 ; Data_writer:writer|Addr[3]                    ; Data_writer:writer|Addr[3]                        ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.716      ; 0.597      ;
; -0.320 ; Data_writer:writer|Addr[0]                    ; Data_writer:writer|Addr[0]                        ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.716      ; 0.597      ;
; -0.320 ; Data_writer:writer|Addr[4]                    ; Data_writer:writer|Addr[4]                        ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.716      ; 0.597      ;
; -0.320 ; Data_writer:writer|Addr[5]                    ; Data_writer:writer|Addr[5]                        ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.716      ; 0.597      ;
; -0.320 ; Data_writer:writer|Addr[6]                    ; Data_writer:writer|Addr[6]                        ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.716      ; 0.597      ;
; -0.320 ; Data_writer:writer|Addr[7]                    ; Data_writer:writer|Addr[7]                        ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.716      ; 0.597      ;
; -0.320 ; Data_writer:writer|Addr[8]                    ; Data_writer:writer|Addr[8]                        ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.716      ; 0.597      ;
; -0.320 ; Data_writer:writer|Addr[9]                    ; Data_writer:writer|Addr[9]                        ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.716      ; 0.597      ;
; -0.320 ; Data_writer:writer|Addr[10]                   ; Data_writer:writer|Addr[10]                       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.716      ; 0.597      ;
; -0.320 ; Data_writer:writer|Addr[11]                   ; Data_writer:writer|Addr[11]                       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.716      ; 0.597      ;
; -0.320 ; uart_rx:reciever|r_Rx_DV                      ; uart_rx:reciever|r_Rx_DV                          ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.716      ; 0.597      ;
; -0.320 ; uart_rx:reciever|r_SM_Main.s_RX_DATA_BITS     ; uart_rx:reciever|r_SM_Main.s_RX_DATA_BITS         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.716      ; 0.597      ;
; -0.320 ; uart_rx:reciever|r_Bit_Index[2]               ; uart_rx:reciever|r_Bit_Index[2]                   ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.716      ; 0.597      ;
; -0.320 ; uart_rx:reciever|r_SM_Main.s_RX_STOP_BIT      ; uart_rx:reciever|r_SM_Main.s_RX_STOP_BIT          ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.716      ; 0.597      ;
; -0.320 ; uart_rx:reciever|r_Bit_Index[0]               ; uart_rx:reciever|r_Bit_Index[0]                   ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.716      ; 0.597      ;
; -0.320 ; processor:Processor|reg_K:K0|tog              ; processor:Processor|reg_K:K0|tog                  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.716      ; 0.597      ;
; -0.320 ; uart_tx:transmitter|r_Tx_Done                 ; uart_tx:transmitter|r_Tx_Done                     ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.716      ; 0.597      ;
; -0.320 ; uart_tx:transmitter|r_SM_Main.s_TX_START_BIT  ; uart_tx:transmitter|r_SM_Main.s_TX_START_BIT      ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.716      ; 0.597      ;
; -0.320 ; uart_tx:transmitter|r_SM_Main.s_TX_DATA_BITS  ; uart_tx:transmitter|r_SM_Main.s_TX_DATA_BITS      ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.716      ; 0.597      ;
; -0.320 ; uart_tx:transmitter|r_SM_Main.s_TX_STOP_BIT   ; uart_tx:transmitter|r_SM_Main.s_TX_STOP_BIT       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.716      ; 0.597      ;
; -0.320 ; uart_tx:transmitter|r_Bit_Index[2]            ; uart_tx:transmitter|r_Bit_Index[2]                ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.716      ; 0.597      ;
; -0.320 ; uart_tx:transmitter|r_Bit_Index[0]            ; uart_tx:transmitter|r_Bit_Index[0]                ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.716      ; 0.597      ;
; -0.319 ; Data_retriever:retriever|STATE.TRANSMITTING   ; Data_retriever:retriever|STATE.TRANSMITTING       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.715      ; 0.597      ;
; -0.319 ; Data_retriever:retriever|STATE.DONE           ; Data_retriever:retriever|STATE.DONE               ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.715      ; 0.597      ;
; -0.319 ; Data_retriever:retriever|fin                  ; Data_retriever:retriever|fin                      ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.715      ; 0.597      ;
; -0.319 ; uart_rx:reciever|r_SM_Main.s_RX_START_BIT     ; uart_rx:reciever|r_SM_Main.s_RX_START_BIT         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.715      ; 0.597      ;
; -0.319 ; processor:Processor|ADR_maker:ADR|TOG         ; processor:Processor|ADR_maker:ADR|TOG             ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.715      ; 0.597      ;
; -0.290 ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|STATE[1]     ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 5.179      ; 5.373      ;
; -0.281 ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|STATE[5]     ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.001      ; 3.204      ;
; -0.280 ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|STATE[7]     ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.749      ; 2.953      ;
; -0.267 ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|STATE[2]     ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.001      ; 3.218      ;
; -0.233 ; Data_retriever:retriever|addr[17]             ; Data_retriever:retriever|addr[17]                 ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.629      ; 0.597      ;
; -0.233 ; Data_writer:writer|Addr[17]                   ; Data_writer:writer|Addr[17]                       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.629      ; 0.597      ;
; -0.227 ; Data_writer:writer|Addr[16]                   ; Data_writer:writer|Addr[16]                       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.623      ; 0.597      ;
; -0.210 ; Data_retriever:retriever|addr[16]             ; Data_retriever:retriever|addr[16]                 ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.606      ; 0.597      ;
; -0.140 ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|status       ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 5.171      ; 5.015      ;
; -0.032 ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|ADR[1]       ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 5.166      ; 5.118      ;
; -0.027 ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|PRM[0]       ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 5.165      ; 5.122      ;
; -0.011 ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|OPR[1]       ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 5.173      ; 5.146      ;
; 0.022  ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|MEM[1]       ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 5.171      ; 5.177      ;
; 0.028  ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|PRM_param[3] ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 5.164      ; 5.676      ;
; 0.037  ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|ACI[0]       ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 5.173      ; 5.194      ;
; 0.046  ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|OPR[2]       ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 5.165      ; 5.195      ;
; 0.046  ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|MEM[0]       ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 5.175      ; 5.205      ;
; 0.049  ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|ALU[2]       ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 5.173      ; 5.206      ;
; 0.050  ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|OPR[0]       ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 5.173      ; 5.207      ;
; 0.061  ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|ADR[2]       ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 5.173      ; 5.218      ;
; 0.086  ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|ACI[1]       ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 5.171      ; 5.241      ;
; 0.091  ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|PRM_param[0] ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 5.164      ; 5.239      ;
; 0.096  ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|STATE[6]     ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 3.001      ; 3.081      ;
; 0.098  ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|PRM_param[2] ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 5.165      ; 5.747      ;
; 0.124  ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|ALU[0]       ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 5.165      ; 5.273      ;
; 0.124  ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|ALU[1]       ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 5.165      ; 5.273      ;
; 0.124  ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|TOG          ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 5.172      ; 5.280      ;
; 0.131  ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|STATE[4]     ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 3.001      ; 3.116      ;
; 0.148  ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|ADR[0]       ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 5.165      ; 5.297      ;
; 0.152  ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|AWM[0]       ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 5.164      ; 5.300      ;
; 0.179  ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|STATE[1]     ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 5.179      ; 5.342      ;
; 0.191  ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|PRM_param[1] ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 5.164      ; 5.839      ;
; 0.191  ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|PRM[1]       ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 5.163      ; 5.338      ;
; 0.213  ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|STATE[2]     ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 3.001      ; 3.198      ;
; 0.222  ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|STATE[0]     ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 5.178      ; 5.384      ;
; 0.244  ; processor:Processor|reg_G:G|G2_out[1]         ; processor:Processor|ADR_maker:ADR|TEMP_MDAR[9]    ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.718      ; 1.163      ;
; 0.271  ; processor:Processor|ADR_maker:ADR|d_to_ART[6] ; processor:Processor|reg_ARG_ART:ART|ref[6]        ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.715      ; 1.187      ;
; 0.274  ; uart_tx:transmitter|r_SM_Main.s_CLEANUP2      ; uart_tx:transmitter|r_SM_Main.s_CLEANUP3          ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.716      ; 1.191      ;
; 0.278  ; processor:Processor|ADR_maker:ADR|d_to_ART[2] ; processor:Processor|reg_ARG_ART:ART|ref[2]        ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.715      ; 1.194      ;
; 0.292  ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|STATE[7]     ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 2.749      ; 3.025      ;
; 0.293  ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|STATE[5]     ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 3.001      ; 3.278      ;
; 0.295  ; processor:Processor|ADR_maker:ADR|d_to_ART[5] ; processor:Processor|reg_ARG_ART:ART|ref[5]        ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.716      ; 1.212      ;
; 0.302  ; processor:Processor|ADR_maker:ADR|d_to_ART[7] ; processor:Processor|reg_ARG_ART:ART|ref[7]        ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.716      ; 1.219      ;
+--------+-----------------------------------------------+---------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                  ;
+--------+-----------------------------------------------+---------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                           ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+---------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; -0.369 ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|status       ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.825      ; 4.940      ;
; -0.273 ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|ACI[0]       ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.827      ; 5.038      ;
; -0.254 ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|ALU[1]       ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.819      ; 5.049      ;
; -0.236 ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|ALU[0]       ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.819      ; 5.067      ;
; -0.218 ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|MEM[0]       ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.829      ; 5.095      ;
; -0.210 ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|ADR[1]       ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.820      ; 5.094      ;
; -0.206 ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|ADR[2]       ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.827      ; 5.105      ;
; -0.206 ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|ALU[2]       ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.827      ; 5.105      ;
; -0.206 ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|OPR[1]       ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.827      ; 5.105      ;
; -0.206 ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|OPR[0]       ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.827      ; 5.105      ;
; -0.199 ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|TOG          ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.826      ; 5.111      ;
; -0.174 ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|ACI[1]       ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.825      ; 5.135      ;
; -0.174 ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|MEM[1]       ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.825      ; 5.135      ;
; -0.173 ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|PRM[0]       ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.819      ; 5.130      ;
; -0.170 ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|PRM[1]       ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.817      ; 5.131      ;
; -0.133 ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|OPR[2]       ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.819      ; 5.170      ;
; -0.100 ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|AWM[0]       ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.818      ; 5.202      ;
; -0.095 ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|ADR[0]       ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.819      ; 5.208      ;
; -0.061 ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|STATE[6]     ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.655      ; 3.078      ;
; -0.044 ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|PRM_param[0] ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.818      ; 5.258      ;
; -0.011 ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|STATE[0]     ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.832      ; 5.305      ;
; 0.020  ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|STATE[4]     ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.655      ; 3.159      ;
; 0.056  ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|STATE[1]     ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.833      ; 5.373      ;
; 0.065  ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|STATE[5]     ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.655      ; 3.204      ;
; 0.066  ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|STATE[7]     ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.403      ; 2.953      ;
; 0.079  ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|STATE[2]     ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.655      ; 3.218      ;
; 0.206  ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|status       ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.825      ; 5.015      ;
; 0.266  ; Data_writer:writer|Addr[13]                   ; Data_writer:writer|Addr[13]                       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.130      ; 0.597      ;
; 0.266  ; Data_writer:writer|Addr[14]                   ; Data_writer:writer|Addr[14]                       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.130      ; 0.597      ;
; 0.266  ; Data_writer:writer|Addr[1]                    ; Data_writer:writer|Addr[1]                        ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.130      ; 0.597      ;
; 0.266  ; Data_writer:writer|Addr[2]                    ; Data_writer:writer|Addr[2]                        ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.130      ; 0.597      ;
; 0.266  ; processor:Processor|reg_K:K1|tog              ; processor:Processor|reg_K:K1|tog                  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.130      ; 0.597      ;
; 0.267  ; Data_writer:writer|STATE.STORING1             ; Data_writer:writer|STATE.STORING1                 ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.129      ; 0.597      ;
; 0.267  ; uart_tx:transmitter|o_Tx_Serial               ; uart_tx:transmitter|o_Tx_Serial                   ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.129      ; 0.597      ;
; 0.267  ; Data_writer:writer|Addr[12]                   ; Data_writer:writer|Addr[12]                       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.129      ; 0.597      ;
; 0.267  ; Data_writer:writer|Addr[3]                    ; Data_writer:writer|Addr[3]                        ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.129      ; 0.597      ;
; 0.267  ; Data_writer:writer|Addr[0]                    ; Data_writer:writer|Addr[0]                        ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.129      ; 0.597      ;
; 0.267  ; Data_writer:writer|Addr[4]                    ; Data_writer:writer|Addr[4]                        ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.129      ; 0.597      ;
; 0.267  ; Data_writer:writer|Addr[5]                    ; Data_writer:writer|Addr[5]                        ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.129      ; 0.597      ;
; 0.267  ; Data_writer:writer|Addr[6]                    ; Data_writer:writer|Addr[6]                        ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.129      ; 0.597      ;
; 0.267  ; Data_writer:writer|Addr[7]                    ; Data_writer:writer|Addr[7]                        ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.129      ; 0.597      ;
; 0.267  ; Data_writer:writer|Addr[8]                    ; Data_writer:writer|Addr[8]                        ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.129      ; 0.597      ;
; 0.267  ; Data_writer:writer|Addr[9]                    ; Data_writer:writer|Addr[9]                        ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.129      ; 0.597      ;
; 0.267  ; Data_writer:writer|Addr[10]                   ; Data_writer:writer|Addr[10]                       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.129      ; 0.597      ;
; 0.267  ; Data_writer:writer|Addr[11]                   ; Data_writer:writer|Addr[11]                       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.129      ; 0.597      ;
; 0.267  ; uart_rx:reciever|r_Rx_DV                      ; uart_rx:reciever|r_Rx_DV                          ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.129      ; 0.597      ;
; 0.267  ; uart_rx:reciever|r_SM_Main.s_RX_DATA_BITS     ; uart_rx:reciever|r_SM_Main.s_RX_DATA_BITS         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.129      ; 0.597      ;
; 0.267  ; uart_rx:reciever|r_Bit_Index[2]               ; uart_rx:reciever|r_Bit_Index[2]                   ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.129      ; 0.597      ;
; 0.267  ; uart_rx:reciever|r_SM_Main.s_RX_STOP_BIT      ; uart_rx:reciever|r_SM_Main.s_RX_STOP_BIT          ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.129      ; 0.597      ;
; 0.267  ; uart_rx:reciever|r_Bit_Index[0]               ; uart_rx:reciever|r_Bit_Index[0]                   ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.129      ; 0.597      ;
; 0.267  ; processor:Processor|reg_K:K0|tog              ; processor:Processor|reg_K:K0|tog                  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.129      ; 0.597      ;
; 0.267  ; uart_tx:transmitter|r_Tx_Done                 ; uart_tx:transmitter|r_Tx_Done                     ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.129      ; 0.597      ;
; 0.267  ; uart_tx:transmitter|r_SM_Main.s_TX_START_BIT  ; uart_tx:transmitter|r_SM_Main.s_TX_START_BIT      ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.129      ; 0.597      ;
; 0.267  ; uart_tx:transmitter|r_SM_Main.s_TX_DATA_BITS  ; uart_tx:transmitter|r_SM_Main.s_TX_DATA_BITS      ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.129      ; 0.597      ;
; 0.267  ; uart_tx:transmitter|r_SM_Main.s_TX_STOP_BIT   ; uart_tx:transmitter|r_SM_Main.s_TX_STOP_BIT       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.129      ; 0.597      ;
; 0.267  ; uart_tx:transmitter|r_Bit_Index[2]            ; uart_tx:transmitter|r_Bit_Index[2]                ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.129      ; 0.597      ;
; 0.267  ; uart_tx:transmitter|r_Bit_Index[0]            ; uart_tx:transmitter|r_Bit_Index[0]                ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.129      ; 0.597      ;
; 0.268  ; Data_retriever:retriever|STATE.TRANSMITTING   ; Data_retriever:retriever|STATE.TRANSMITTING       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.128      ; 0.597      ;
; 0.268  ; Data_retriever:retriever|STATE.DONE           ; Data_retriever:retriever|STATE.DONE               ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.128      ; 0.597      ;
; 0.268  ; Data_retriever:retriever|fin                  ; Data_retriever:retriever|fin                      ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.128      ; 0.597      ;
; 0.268  ; uart_rx:reciever|r_SM_Main.s_RX_START_BIT     ; uart_rx:reciever|r_SM_Main.s_RX_START_BIT         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.128      ; 0.597      ;
; 0.268  ; processor:Processor|ADR_maker:ADR|TOG         ; processor:Processor|ADR_maker:ADR|TOG             ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.128      ; 0.597      ;
; 0.314  ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|ADR[1]       ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.820      ; 5.118      ;
; 0.319  ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|PRM[0]       ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.819      ; 5.122      ;
; 0.335  ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|OPR[1]       ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.827      ; 5.146      ;
; 0.352  ; Data_writer:writer|Addr[13]                   ; Data_writer:writer|Addr[13]                       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352  ; Data_writer:writer|Addr[14]                   ; Data_writer:writer|Addr[14]                       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352  ; Data_writer:writer|Addr[1]                    ; Data_writer:writer|Addr[1]                        ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352  ; Data_writer:writer|Addr[2]                    ; Data_writer:writer|Addr[2]                        ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352  ; processor:Processor|reg_K:K1|tog              ; processor:Processor|reg_K:K1|tog                  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.353  ; uart_tx:transmitter|o_Tx_Serial               ; uart_tx:transmitter|o_Tx_Serial                   ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353  ; Data_writer:writer|Addr[12]                   ; Data_writer:writer|Addr[12]                       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353  ; Data_writer:writer|STATE.STORING1             ; Data_writer:writer|STATE.STORING1                 ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353  ; Data_writer:writer|Addr[3]                    ; Data_writer:writer|Addr[3]                        ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353  ; Data_writer:writer|Addr[0]                    ; Data_writer:writer|Addr[0]                        ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353  ; Data_writer:writer|Addr[4]                    ; Data_writer:writer|Addr[4]                        ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353  ; Data_writer:writer|Addr[5]                    ; Data_writer:writer|Addr[5]                        ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353  ; Data_writer:writer|Addr[6]                    ; Data_writer:writer|Addr[6]                        ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353  ; Data_writer:writer|Addr[7]                    ; Data_writer:writer|Addr[7]                        ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353  ; Data_writer:writer|Addr[8]                    ; Data_writer:writer|Addr[8]                        ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353  ; Data_writer:writer|Addr[9]                    ; Data_writer:writer|Addr[9]                        ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353  ; Data_writer:writer|Addr[10]                   ; Data_writer:writer|Addr[10]                       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353  ; Data_writer:writer|Addr[11]                   ; Data_writer:writer|Addr[11]                       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353  ; uart_rx:reciever|r_Rx_DV                      ; uart_rx:reciever|r_Rx_DV                          ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353  ; uart_rx:reciever|r_SM_Main.s_RX_DATA_BITS     ; uart_rx:reciever|r_SM_Main.s_RX_DATA_BITS         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353  ; uart_rx:reciever|r_Bit_Index[2]               ; uart_rx:reciever|r_Bit_Index[2]                   ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353  ; uart_rx:reciever|r_SM_Main.s_RX_STOP_BIT      ; uart_rx:reciever|r_SM_Main.s_RX_STOP_BIT          ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353  ; uart_rx:reciever|r_Bit_Index[0]               ; uart_rx:reciever|r_Bit_Index[0]                   ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353  ; uart_tx:transmitter|r_Tx_Done                 ; uart_tx:transmitter|r_Tx_Done                     ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353  ; uart_tx:transmitter|r_SM_Main.s_TX_START_BIT  ; uart_tx:transmitter|r_SM_Main.s_TX_START_BIT      ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353  ; uart_tx:transmitter|r_SM_Main.s_TX_DATA_BITS  ; uart_tx:transmitter|r_SM_Main.s_TX_DATA_BITS      ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353  ; uart_tx:transmitter|r_SM_Main.s_TX_STOP_BIT   ; uart_tx:transmitter|r_SM_Main.s_TX_STOP_BIT       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353  ; uart_tx:transmitter|r_Bit_Index[2]            ; uart_tx:transmitter|r_Bit_Index[2]                ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353  ; uart_tx:transmitter|r_Bit_Index[0]            ; uart_tx:transmitter|r_Bit_Index[0]                ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353  ; processor:Processor|reg_K:K0|tog              ; processor:Processor|reg_K:K0|tog                  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.354  ; uart_rx:reciever|r_SM_Main.s_RX_START_BIT     ; uart_rx:reciever|r_SM_Main.s_RX_START_BIT         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; Data_retriever:retriever|fin                  ; Data_retriever:retriever|fin                      ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; Data_retriever:retriever|STATE.DONE           ; Data_retriever:retriever|STATE.DONE               ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; Data_retriever:retriever|STATE.TRANSMITTING   ; Data_retriever:retriever|STATE.TRANSMITTING       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; processor:Processor|ADR_maker:ADR|TOG         ; processor:Processor|ADR_maker:ADR|TOG             ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
+--------+-----------------------------------------------+---------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'processor:Processor|state_machine:SM|STATE[1]'                                                                                                                                                                               ;
+-------+-----------------------------------------------+---------------------------------+-----------------------------------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                         ; Launch Clock                                                          ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+---------------------------------+-----------------------------------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; 0.287 ; processor:Processor|state_machine:SM|STATE[1] ; bi2bcd:SM_st|decoder:d0|dout[2] ; processor:Processor|state_machine:SM|STATE[1]                         ; processor:Processor|state_machine:SM|STATE[1] ; 0.000        ; 4.280      ; 4.780      ;
; 0.318 ; processor:Processor|state_machine:SM|STATE[1] ; bi2bcd:SM_st|decoder:d0|dout[0] ; processor:Processor|state_machine:SM|STATE[1]                         ; processor:Processor|state_machine:SM|STATE[1] ; 0.000        ; 4.277      ; 4.808      ;
; 0.325 ; processor:Processor|state_machine:SM|STATE[1] ; bi2bcd:SM_st|decoder:d0|dout[6] ; processor:Processor|state_machine:SM|STATE[1]                         ; processor:Processor|state_machine:SM|STATE[1] ; 0.000        ; 4.276      ; 4.814      ;
; 0.340 ; processor:Processor|state_machine:SM|STATE[1] ; bi2bcd:SM_st|decoder:d0|dout[3] ; processor:Processor|state_machine:SM|STATE[1]                         ; processor:Processor|state_machine:SM|STATE[1] ; 0.000        ; 4.279      ; 4.832      ;
; 0.438 ; processor:Processor|state_machine:SM|STATE[1] ; bi2bcd:SM_st|decoder:d0|dout[1] ; processor:Processor|state_machine:SM|STATE[1]                         ; processor:Processor|state_machine:SM|STATE[1] ; 0.000        ; 4.121      ; 4.772      ;
; 0.473 ; processor:Processor|state_machine:SM|STATE[1] ; bi2bcd:SM_st|decoder:d0|dout[5] ; processor:Processor|state_machine:SM|STATE[1]                         ; processor:Processor|state_machine:SM|STATE[1] ; 0.000        ; 4.120      ; 4.806      ;
; 0.526 ; processor:Processor|state_machine:SM|STATE[1] ; bi2bcd:SM_st|decoder:d0|dout[4] ; processor:Processor|state_machine:SM|STATE[1]                         ; processor:Processor|state_machine:SM|STATE[1] ; 0.000        ; 4.122      ; 4.861      ;
; 0.778 ; processor:Processor|state_machine:SM|STATE[1] ; bi2bcd:SM_st|decoder:d0|dout[0] ; processor:Processor|state_machine:SM|STATE[1]                         ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 4.277      ; 4.788      ;
; 0.808 ; processor:Processor|state_machine:SM|STATE[1] ; bi2bcd:SM_st|decoder:d0|dout[6] ; processor:Processor|state_machine:SM|STATE[1]                         ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 4.276      ; 4.817      ;
; 0.819 ; processor:Processor|state_machine:SM|STATE[1] ; bi2bcd:SM_st|decoder:d0|dout[3] ; processor:Processor|state_machine:SM|STATE[1]                         ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 4.279      ; 4.831      ;
; 0.851 ; processor:Processor|state_machine:SM|STATE[1] ; bi2bcd:SM_st|decoder:d0|dout[2] ; processor:Processor|state_machine:SM|STATE[1]                         ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 4.280      ; 4.864      ;
; 0.933 ; processor:Processor|state_machine:SM|STATE[1] ; bi2bcd:SM_st|decoder:d0|dout[5] ; processor:Processor|state_machine:SM|STATE[1]                         ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 4.120      ; 4.786      ;
; 0.963 ; processor:Processor|state_machine:SM|STATE[1] ; bi2bcd:SM_st|decoder:d0|dout[1] ; processor:Processor|state_machine:SM|STATE[1]                         ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 4.121      ; 4.817      ;
; 0.988 ; processor:Processor|state_machine:SM|STATE[1] ; bi2bcd:SM_st|decoder:d0|dout[4] ; processor:Processor|state_machine:SM|STATE[1]                         ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 4.122      ; 4.843      ;
; 1.595 ; processor:Processor|state_machine:SM|STATE[7] ; bi2bcd:SM_st|decoder:d0|dout[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 2.408      ; 3.573      ;
; 1.598 ; processor:Processor|state_machine:SM|STATE[6] ; bi2bcd:SM_st|decoder:d0|dout[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 2.166      ; 3.334      ;
; 1.616 ; processor:Processor|state_machine:SM|STATE[2] ; bi2bcd:SM_st|decoder:d0|dout[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 2.166      ; 3.352      ;
; 1.622 ; processor:Processor|state_machine:SM|STATE[0] ; bi2bcd:SM_st|decoder:d0|dout[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 0.079      ; 1.271      ;
; 1.625 ; processor:Processor|state_machine:SM|STATE[7] ; bi2bcd:SM_st|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 2.407      ; 3.602      ;
; 1.627 ; processor:Processor|state_machine:SM|STATE[0] ; bi2bcd:SM_st|decoder:d0|dout[3] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 0.078      ; 1.275      ;
; 1.628 ; processor:Processor|state_machine:SM|STATE[0] ; bi2bcd:SM_st|decoder:d0|dout[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 0.076      ; 1.274      ;
; 1.628 ; processor:Processor|state_machine:SM|STATE[6] ; bi2bcd:SM_st|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 2.165      ; 3.363      ;
; 1.639 ; processor:Processor|state_machine:SM|STATE[6] ; bi2bcd:SM_st|decoder:d0|dout[3] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 2.168      ; 3.377      ;
; 1.646 ; processor:Processor|state_machine:SM|STATE[2] ; bi2bcd:SM_st|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 2.165      ; 3.381      ;
; 1.651 ; processor:Processor|state_machine:SM|STATE[2] ; bi2bcd:SM_st|decoder:d0|dout[3] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 2.168      ; 3.389      ;
; 1.661 ; processor:Processor|state_machine:SM|STATE[4] ; bi2bcd:SM_st|decoder:d0|dout[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 2.166      ; 3.397      ;
; 1.679 ; processor:Processor|state_machine:SM|STATE[6] ; bi2bcd:SM_st|decoder:d0|dout[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 2.169      ; 3.418      ;
; 1.680 ; processor:Processor|state_machine:SM|STATE[0] ; bi2bcd:SM_st|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 0.075      ; 1.325      ;
; 1.691 ; processor:Processor|state_machine:SM|STATE[4] ; bi2bcd:SM_st|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 2.165      ; 3.426      ;
; 1.692 ; processor:Processor|state_machine:SM|STATE[2] ; bi2bcd:SM_st|decoder:d0|dout[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 2.169      ; 3.431      ;
; 1.702 ; processor:Processor|state_machine:SM|STATE[7] ; bi2bcd:SM_st|decoder:d0|dout[3] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 2.410      ; 3.682      ;
; 1.702 ; processor:Processor|state_machine:SM|STATE[4] ; bi2bcd:SM_st|decoder:d0|dout[3] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 2.168      ; 3.440      ;
; 1.708 ; processor:Processor|state_machine:SM|STATE[7] ; bi2bcd:SM_st|decoder:d0|dout[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 2.411      ; 3.689      ;
; 1.742 ; processor:Processor|state_machine:SM|STATE[4] ; bi2bcd:SM_st|decoder:d0|dout[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 2.169      ; 3.481      ;
; 1.750 ; processor:Processor|state_machine:SM|STATE[7] ; bi2bcd:SM_st|decoder:d0|dout[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 2.251      ; 3.571      ;
; 1.753 ; processor:Processor|state_machine:SM|STATE[6] ; bi2bcd:SM_st|decoder:d0|dout[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 2.009      ; 3.332      ;
; 1.771 ; processor:Processor|state_machine:SM|STATE[2] ; bi2bcd:SM_st|decoder:d0|dout[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 2.009      ; 3.350      ;
; 1.779 ; processor:Processor|state_machine:SM|STATE[0] ; bi2bcd:SM_st|decoder:d0|dout[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; -0.080     ; 1.269      ;
; 1.783 ; processor:Processor|state_machine:SM|STATE[6] ; bi2bcd:SM_st|decoder:d0|dout[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 2.010      ; 3.363      ;
; 1.795 ; processor:Processor|state_machine:SM|STATE[2] ; bi2bcd:SM_st|decoder:d0|dout[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 2.010      ; 3.375      ;
; 1.808 ; processor:Processor|state_machine:SM|STATE[6] ; bi2bcd:SM_st|decoder:d0|dout[4] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 2.011      ; 3.389      ;
; 1.811 ; processor:Processor|state_machine:SM|STATE[5] ; bi2bcd:SM_st|decoder:d0|dout[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 2.166      ; 3.547      ;
; 1.816 ; processor:Processor|state_machine:SM|STATE[4] ; bi2bcd:SM_st|decoder:d0|dout[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 2.009      ; 3.395      ;
; 1.820 ; processor:Processor|state_machine:SM|STATE[2] ; bi2bcd:SM_st|decoder:d0|dout[4] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 2.011      ; 3.401      ;
; 1.828 ; processor:Processor|state_machine:SM|STATE[5] ; bi2bcd:SM_st|decoder:d0|dout[3] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 2.168      ; 3.566      ;
; 1.828 ; processor:Processor|state_machine:SM|STATE[0] ; bi2bcd:SM_st|decoder:d0|dout[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; -0.081     ; 1.317      ;
; 1.829 ; processor:Processor|state_machine:SM|STATE[0] ; bi2bcd:SM_st|decoder:d0|dout[4] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; -0.079     ; 1.320      ;
; 1.841 ; processor:Processor|state_machine:SM|STATE[5] ; bi2bcd:SM_st|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 2.165      ; 3.576      ;
; 1.846 ; processor:Processor|state_machine:SM|STATE[4] ; bi2bcd:SM_st|decoder:d0|dout[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 2.010      ; 3.426      ;
; 1.849 ; processor:Processor|state_machine:SM|STATE[7] ; bi2bcd:SM_st|decoder:d0|dout[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 2.252      ; 3.671      ;
; 1.854 ; processor:Processor|state_machine:SM|STATE[7] ; bi2bcd:SM_st|decoder:d0|dout[4] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 2.253      ; 3.677      ;
; 1.858 ; processor:Processor|state_machine:SM|STATE[7] ; bi2bcd:SM_st|decoder:d0|dout[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 2.145      ; 3.573      ;
; 1.861 ; processor:Processor|state_machine:SM|STATE[6] ; bi2bcd:SM_st|decoder:d0|dout[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 1.903      ; 3.334      ;
; 1.869 ; processor:Processor|state_machine:SM|STATE[5] ; bi2bcd:SM_st|decoder:d0|dout[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 2.169      ; 3.608      ;
; 1.871 ; processor:Processor|state_machine:SM|STATE[4] ; bi2bcd:SM_st|decoder:d0|dout[4] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 2.011      ; 3.452      ;
; 1.879 ; processor:Processor|state_machine:SM|STATE[2] ; bi2bcd:SM_st|decoder:d0|dout[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 1.903      ; 3.352      ;
; 1.885 ; processor:Processor|state_machine:SM|STATE[0] ; bi2bcd:SM_st|decoder:d0|dout[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; -0.184     ; 1.271      ;
; 1.888 ; processor:Processor|state_machine:SM|STATE[7] ; bi2bcd:SM_st|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 2.144      ; 3.602      ;
; 1.890 ; processor:Processor|state_machine:SM|STATE[0] ; bi2bcd:SM_st|decoder:d0|dout[3] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; -0.185     ; 1.275      ;
; 1.891 ; processor:Processor|state_machine:SM|STATE[0] ; bi2bcd:SM_st|decoder:d0|dout[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; -0.187     ; 1.274      ;
; 1.891 ; processor:Processor|state_machine:SM|STATE[6] ; bi2bcd:SM_st|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 1.902      ; 3.363      ;
; 1.902 ; processor:Processor|state_machine:SM|STATE[6] ; bi2bcd:SM_st|decoder:d0|dout[3] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 1.905      ; 3.377      ;
; 1.909 ; processor:Processor|state_machine:SM|STATE[2] ; bi2bcd:SM_st|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 1.902      ; 3.381      ;
; 1.914 ; processor:Processor|state_machine:SM|STATE[2] ; bi2bcd:SM_st|decoder:d0|dout[3] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 1.905      ; 3.389      ;
; 1.924 ; processor:Processor|state_machine:SM|STATE[4] ; bi2bcd:SM_st|decoder:d0|dout[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 1.903      ; 3.397      ;
; 1.942 ; processor:Processor|state_machine:SM|STATE[6] ; bi2bcd:SM_st|decoder:d0|dout[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 1.906      ; 3.418      ;
; 1.943 ; processor:Processor|state_machine:SM|STATE[0] ; bi2bcd:SM_st|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; -0.188     ; 1.325      ;
; 1.954 ; processor:Processor|state_machine:SM|STATE[4] ; bi2bcd:SM_st|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 1.902      ; 3.426      ;
; 1.955 ; processor:Processor|state_machine:SM|STATE[2] ; bi2bcd:SM_st|decoder:d0|dout[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 1.906      ; 3.431      ;
; 1.965 ; processor:Processor|state_machine:SM|STATE[7] ; bi2bcd:SM_st|decoder:d0|dout[3] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 2.147      ; 3.682      ;
; 1.965 ; processor:Processor|state_machine:SM|STATE[4] ; bi2bcd:SM_st|decoder:d0|dout[3] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 1.905      ; 3.440      ;
; 1.966 ; processor:Processor|state_machine:SM|STATE[5] ; bi2bcd:SM_st|decoder:d0|dout[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 2.009      ; 3.545      ;
; 1.971 ; processor:Processor|state_machine:SM|STATE[7] ; bi2bcd:SM_st|decoder:d0|dout[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 2.148      ; 3.689      ;
; 1.972 ; processor:Processor|state_machine:SM|STATE[5] ; bi2bcd:SM_st|decoder:d0|dout[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 2.010      ; 3.552      ;
; 1.997 ; processor:Processor|state_machine:SM|STATE[5] ; bi2bcd:SM_st|decoder:d0|dout[4] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 2.011      ; 3.578      ;
; 2.005 ; processor:Processor|state_machine:SM|STATE[4] ; bi2bcd:SM_st|decoder:d0|dout[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 1.906      ; 3.481      ;
; 2.013 ; processor:Processor|state_machine:SM|STATE[7] ; bi2bcd:SM_st|decoder:d0|dout[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 1.988      ; 3.571      ;
; 2.016 ; processor:Processor|state_machine:SM|STATE[6] ; bi2bcd:SM_st|decoder:d0|dout[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 1.746      ; 3.332      ;
; 2.034 ; processor:Processor|state_machine:SM|STATE[2] ; bi2bcd:SM_st|decoder:d0|dout[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 1.746      ; 3.350      ;
; 2.042 ; processor:Processor|state_machine:SM|STATE[0] ; bi2bcd:SM_st|decoder:d0|dout[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; -0.343     ; 1.269      ;
; 2.046 ; processor:Processor|state_machine:SM|STATE[6] ; bi2bcd:SM_st|decoder:d0|dout[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 1.747      ; 3.363      ;
; 2.058 ; processor:Processor|state_machine:SM|STATE[2] ; bi2bcd:SM_st|decoder:d0|dout[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 1.747      ; 3.375      ;
; 2.071 ; processor:Processor|state_machine:SM|STATE[6] ; bi2bcd:SM_st|decoder:d0|dout[4] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 1.748      ; 3.389      ;
; 2.074 ; processor:Processor|state_machine:SM|STATE[5] ; bi2bcd:SM_st|decoder:d0|dout[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 1.903      ; 3.547      ;
; 2.079 ; processor:Processor|state_machine:SM|STATE[4] ; bi2bcd:SM_st|decoder:d0|dout[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 1.746      ; 3.395      ;
; 2.083 ; processor:Processor|state_machine:SM|STATE[2] ; bi2bcd:SM_st|decoder:d0|dout[4] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 1.748      ; 3.401      ;
; 2.091 ; processor:Processor|state_machine:SM|STATE[5] ; bi2bcd:SM_st|decoder:d0|dout[3] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 1.905      ; 3.566      ;
; 2.091 ; processor:Processor|state_machine:SM|STATE[0] ; bi2bcd:SM_st|decoder:d0|dout[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; -0.344     ; 1.317      ;
; 2.092 ; processor:Processor|state_machine:SM|STATE[0] ; bi2bcd:SM_st|decoder:d0|dout[4] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; -0.342     ; 1.320      ;
; 2.104 ; processor:Processor|state_machine:SM|STATE[5] ; bi2bcd:SM_st|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 1.902      ; 3.576      ;
; 2.109 ; processor:Processor|state_machine:SM|STATE[4] ; bi2bcd:SM_st|decoder:d0|dout[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 1.747      ; 3.426      ;
; 2.112 ; processor:Processor|state_machine:SM|STATE[7] ; bi2bcd:SM_st|decoder:d0|dout[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 1.989      ; 3.671      ;
; 2.117 ; processor:Processor|state_machine:SM|STATE[7] ; bi2bcd:SM_st|decoder:d0|dout[4] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 1.990      ; 3.677      ;
; 2.132 ; processor:Processor|state_machine:SM|STATE[5] ; bi2bcd:SM_st|decoder:d0|dout[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 1.906      ; 3.608      ;
; 2.134 ; processor:Processor|state_machine:SM|STATE[4] ; bi2bcd:SM_st|decoder:d0|dout[4] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 1.748      ; 3.452      ;
; 2.229 ; processor:Processor|state_machine:SM|STATE[5] ; bi2bcd:SM_st|decoder:d0|dout[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 1.746      ; 3.545      ;
; 2.235 ; processor:Processor|state_machine:SM|STATE[5] ; bi2bcd:SM_st|decoder:d0|dout[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 1.747      ; 3.552      ;
; 2.260 ; processor:Processor|state_machine:SM|STATE[5] ; bi2bcd:SM_st|decoder:d0|dout[4] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 1.748      ; 3.578      ;
+-------+-----------------------------------------------+---------------------------------+-----------------------------------------------------------------------+-----------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'in_Clock'                                                                                                                                                   ;
+-------+----------------------------------------+----------------------------------------+----------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                ; Launch Clock                           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------------------------+----------------------------------------+-------------+--------------+------------+------------+
; 0.353 ; debouncer:clock_mode_button|counter[3] ; debouncer:clock_mode_button|counter[3] ; in_Clock                               ; in_Clock    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; debouncer:clock_mode_button|counter[2] ; debouncer:clock_mode_button|counter[2] ; in_Clock                               ; in_Clock    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; debouncer:clock_mode_button|counter[1] ; debouncer:clock_mode_button|counter[1] ; in_Clock                               ; in_Clock    ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; debouncer:manual_clock|counter[3]      ; debouncer:manual_clock|counter[3]      ; in_Clock                               ; in_Clock    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; debouncer:manual_clock|counter[2]      ; debouncer:manual_clock|counter[2]      ; in_Clock                               ; in_Clock    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; debouncer:manual_clock|counter[1]      ; debouncer:manual_clock|counter[1]      ; in_Clock                               ; in_Clock    ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; debouncer:idler|button_out             ; debouncer:idler|button_out             ; in_Clock                               ; in_Clock    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; debouncer:idler|counter[3]             ; debouncer:idler|counter[3]             ; in_Clock                               ; in_Clock    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; debouncer:idler|counter[2]             ; debouncer:idler|counter[2]             ; in_Clock                               ; in_Clock    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; debouncer:idler|counter[1]             ; debouncer:idler|counter[1]             ; in_Clock                               ; in_Clock    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; debouncer:rst|button_out               ; debouncer:rst|button_out               ; in_Clock                               ; in_Clock    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; debouncer:rst|counter[3]               ; debouncer:rst|counter[3]               ; in_Clock                               ; in_Clock    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; debouncer:rst|counter[2]               ; debouncer:rst|counter[2]               ; in_Clock                               ; in_Clock    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; debouncer:rst|counter[1]               ; debouncer:rst|counter[1]               ; in_Clock                               ; in_Clock    ; 0.000        ; 0.071      ; 0.597      ;
; 0.364 ; debouncer:clock_mode_button|counter[0] ; debouncer:clock_mode_button|counter[0] ; in_Clock                               ; in_Clock    ; 0.000        ; 0.073      ; 0.608      ;
; 0.365 ; debouncer:manual_clock|counter[0]      ; debouncer:manual_clock|counter[0]      ; in_Clock                               ; in_Clock    ; 0.000        ; 0.072      ; 0.608      ;
; 0.366 ; debouncer:idler|counter[0]             ; debouncer:idler|counter[0]             ; in_Clock                               ; in_Clock    ; 0.000        ; 0.071      ; 0.608      ;
; 0.366 ; debouncer:rst|counter[0]               ; debouncer:rst|counter[0]               ; in_Clock                               ; in_Clock    ; 0.000        ; 0.071      ; 0.608      ;
; 0.387 ; debouncer:manual_clock|button_out      ; debouncer:manual_clock|button_out      ; in_Clock                               ; in_Clock    ; 0.000        ; 0.039      ; 0.597      ;
; 0.388 ; debouncer:manual_clock|counter[1]      ; debouncer:manual_clock|counter[2]      ; in_Clock                               ; in_Clock    ; 0.000        ; 0.072      ; 0.631      ;
; 0.390 ; debouncer:idler|counter[1]             ; debouncer:idler|counter[2]             ; in_Clock                               ; in_Clock    ; 0.000        ; 0.071      ; 0.632      ;
; 0.407 ; debouncer:manual_clock|counter[0]      ; debouncer:manual_clock|counter[1]      ; in_Clock                               ; in_Clock    ; 0.000        ; 0.072      ; 0.650      ;
; 0.616 ; debouncer:idler|counter[0]             ; debouncer:idler|counter[2]             ; in_Clock                               ; in_Clock    ; 0.000        ; 0.071      ; 0.858      ;
; 0.633 ; debouncer:idler|counter[3]             ; debouncer:idler|button_out             ; in_Clock                               ; in_Clock    ; 0.000        ; 0.071      ; 0.875      ;
; 0.638 ; debouncer:rst|counter[3]               ; debouncer:rst|button_out               ; in_Clock                               ; in_Clock    ; 0.000        ; 0.071      ; 0.880      ;
; 0.646 ; debouncer:rst|counter[0]               ; debouncer:rst|counter[2]               ; in_Clock                               ; in_Clock    ; 0.000        ; 0.071      ; 0.888      ;
; 0.648 ; debouncer:idler|counter[0]             ; debouncer:idler|counter[1]             ; in_Clock                               ; in_Clock    ; 0.000        ; 0.071      ; 0.890      ;
; 0.648 ; debouncer:rst|counter[0]               ; debouncer:rst|counter[1]               ; in_Clock                               ; in_Clock    ; 0.000        ; 0.071      ; 0.890      ;
; 0.657 ; debouncer:clock_mode_button|counter[0] ; debouncer:clock_mode_button|counter[1] ; in_Clock                               ; in_Clock    ; 0.000        ; 0.073      ; 0.901      ;
; 0.715 ; debouncer:manual_clock|counter[1]      ; debouncer:manual_clock|counter[3]      ; in_Clock                               ; in_Clock    ; 0.000        ; 0.072      ; 0.958      ;
; 0.746 ; debouncer:clock_mode_button|button_out ; debouncer:clock_mode_button|button_out ; debouncer:clock_mode_button|button_out ; in_Clock    ; 0.000        ; 2.739      ; 3.889      ;
; 0.782 ; debouncer:clock_mode_button|counter[0] ; debouncer:clock_mode_button|counter[2] ; in_Clock                               ; in_Clock    ; 0.000        ; 0.073      ; 1.026      ;
; 0.783 ; debouncer:manual_clock|counter[0]      ; debouncer:manual_clock|counter[2]      ; in_Clock                               ; in_Clock    ; 0.000        ; 0.072      ; 1.026      ;
; 0.815 ; debouncer:rst|counter[1]               ; debouncer:rst|counter[2]               ; in_Clock                               ; in_Clock    ; 0.000        ; 0.071      ; 1.057      ;
; 0.818 ; debouncer:manual_clock|counter[3]      ; debouncer:manual_clock|button_out      ; in_Clock                               ; in_Clock    ; 0.000        ; -0.143     ; 0.846      ;
; 0.819 ; debouncer:manual_clock|counter[2]      ; debouncer:manual_clock|counter[3]      ; in_Clock                               ; in_Clock    ; 0.000        ; 0.072      ; 1.062      ;
; 0.925 ; debouncer:manual_clock|counter[0]      ; debouncer:manual_clock|counter[3]      ; in_Clock                               ; in_Clock    ; 0.000        ; 0.072      ; 1.168      ;
; 0.946 ; debouncer:manual_clock|counter[1]      ; debouncer:manual_clock|button_out      ; in_Clock                               ; in_Clock    ; 0.000        ; -0.143     ; 0.974      ;
; 0.961 ; debouncer:rst|counter[2]               ; debouncer:rst|button_out               ; in_Clock                               ; in_Clock    ; 0.000        ; 0.071      ; 1.203      ;
; 0.962 ; debouncer:rst|counter[2]               ; debouncer:rst|counter[3]               ; in_Clock                               ; in_Clock    ; 0.000        ; 0.071      ; 1.204      ;
; 0.964 ; debouncer:idler|counter[2]             ; debouncer:idler|counter[3]             ; in_Clock                               ; in_Clock    ; 0.000        ; 0.071      ; 1.206      ;
; 0.965 ; debouncer:idler|counter[2]             ; debouncer:idler|button_out             ; in_Clock                               ; in_Clock    ; 0.000        ; 0.071      ; 1.207      ;
; 1.045 ; debouncer:clock_mode_button|button_out ; debouncer:clock_mode_button|button_out ; debouncer:clock_mode_button|button_out ; in_Clock    ; -0.500       ; 2.739      ; 3.688      ;
; 1.050 ; debouncer:manual_clock|counter[2]      ; debouncer:manual_clock|button_out      ; in_Clock                               ; in_Clock    ; 0.000        ; -0.143     ; 1.078      ;
; 1.086 ; debouncer:rst|counter[0]               ; debouncer:rst|button_out               ; in_Clock                               ; in_Clock    ; 0.000        ; 0.071      ; 1.328      ;
; 1.087 ; debouncer:rst|counter[0]               ; debouncer:rst|counter[3]               ; in_Clock                               ; in_Clock    ; 0.000        ; 0.071      ; 1.329      ;
; 1.090 ; debouncer:idler|counter[0]             ; debouncer:idler|counter[3]             ; in_Clock                               ; in_Clock    ; 0.000        ; 0.071      ; 1.332      ;
; 1.091 ; debouncer:idler|counter[0]             ; debouncer:idler|button_out             ; in_Clock                               ; in_Clock    ; 0.000        ; 0.071      ; 1.333      ;
; 1.120 ; debouncer:clock_mode_button|counter[2] ; debouncer:clock_mode_button|counter[3] ; in_Clock                               ; in_Clock    ; 0.000        ; 0.073      ; 1.364      ;
; 1.156 ; debouncer:manual_clock|counter[0]      ; debouncer:manual_clock|button_out      ; in_Clock                               ; in_Clock    ; 0.000        ; -0.143     ; 1.184      ;
; 1.158 ; debouncer:idler|counter[1]             ; debouncer:idler|counter[3]             ; in_Clock                               ; in_Clock    ; 0.000        ; 0.071      ; 1.400      ;
; 1.159 ; debouncer:idler|counter[1]             ; debouncer:idler|button_out             ; in_Clock                               ; in_Clock    ; 0.000        ; 0.071      ; 1.401      ;
; 1.165 ; debouncer:rst|counter[1]               ; debouncer:rst|button_out               ; in_Clock                               ; in_Clock    ; 0.000        ; 0.071      ; 1.407      ;
; 1.166 ; debouncer:rst|counter[1]               ; debouncer:rst|counter[3]               ; in_Clock                               ; in_Clock    ; 0.000        ; 0.071      ; 1.408      ;
; 1.258 ; debouncer:clock_mode_button|counter[0] ; debouncer:clock_mode_button|counter[3] ; in_Clock                               ; in_Clock    ; 0.000        ; 0.073      ; 1.502      ;
; 1.282 ; debouncer:clock_mode_button|counter[1] ; debouncer:clock_mode_button|counter[2] ; in_Clock                               ; in_Clock    ; 0.000        ; 0.073      ; 1.526      ;
; 1.474 ; debouncer:clock_mode_button|counter[1] ; debouncer:clock_mode_button|counter[3] ; in_Clock                               ; in_Clock    ; 0.000        ; 0.073      ; 1.718      ;
; 2.205 ; debouncer:clock_mode_button|counter[3] ; debouncer:clock_mode_button|button_out ; in_Clock                               ; in_Clock    ; 0.000        ; 0.073      ; 2.449      ;
; 2.747 ; debouncer:clock_mode_button|counter[2] ; debouncer:clock_mode_button|button_out ; in_Clock                               ; in_Clock    ; 0.000        ; 0.073      ; 2.991      ;
; 2.921 ; debouncer:clock_mode_button|counter[0] ; debouncer:clock_mode_button|button_out ; in_Clock                               ; in_Clock    ; 0.000        ; 0.073      ; 3.165      ;
; 3.093 ; debouncer:clock_mode_button|counter[1] ; debouncer:clock_mode_button|button_out ; in_Clock                               ; in_Clock    ; 0.000        ; 0.073      ; 3.337      ;
+-------+----------------------------------------+----------------------------------------+----------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'debouncer:clock_mode_button|button_out'                                                                                              ;
+-------+---------------+---------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack ; From Node     ; To Node       ; Launch Clock                           ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------+---------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; 0.387 ; CLOCK_MODE[1] ; CLOCK_MODE[1] ; debouncer:clock_mode_button|button_out ; debouncer:clock_mode_button|button_out ; 0.000        ; 0.039      ; 0.597      ;
; 0.398 ; CLOCK_MODE[0] ; CLOCK_MODE[0] ; debouncer:clock_mode_button|button_out ; debouncer:clock_mode_button|button_out ; 0.000        ; 0.039      ; 0.608      ;
; 0.433 ; CLOCK_MODE[0] ; CLOCK_MODE[1] ; debouncer:clock_mode_button|button_out ; debouncer:clock_mode_button|button_out ; 0.000        ; 0.045      ; 0.649      ;
+-------+---------------+---------------+----------------------------------------+----------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'user_addr_control[16]'                                                              ;
+--------+--------------+----------------+------------------+-----------------------+------------+-------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                 ; Clock Edge ; Target                        ;
+--------+--------------+----------------+------------------+-----------------------+------------+-------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; user_addr_control[16] ; Rise       ; user_addr_control[16]         ;
; -2.074 ; -2.074       ; 0.000          ; Low Pulse Width  ; user_addr_control[16] ; Fall       ; bi2bcd:bcd|decoder:d0|dout[0] ;
; -2.074 ; -2.074       ; 0.000          ; Low Pulse Width  ; user_addr_control[16] ; Fall       ; bi2bcd:bcd|decoder:d0|dout[5] ;
; -2.043 ; -2.043       ; 0.000          ; Low Pulse Width  ; user_addr_control[16] ; Fall       ; bi2bcd:bcd|decoder:d0|dout[3] ;
; -2.043 ; -2.043       ; 0.000          ; Low Pulse Width  ; user_addr_control[16] ; Fall       ; bi2bcd:bcd|decoder:d0|dout[4] ;
; -2.043 ; -2.043       ; 0.000          ; Low Pulse Width  ; user_addr_control[16] ; Fall       ; bi2bcd:bcd|decoder:d0|dout[6] ;
; -2.040 ; -2.040       ; 0.000          ; High Pulse Width ; user_addr_control[16] ; Rise       ; bcd|d0|dout[0]|datad          ;
; -2.040 ; -2.040       ; 0.000          ; High Pulse Width ; user_addr_control[16] ; Rise       ; bcd|d0|dout[5]|datad          ;
; -2.040 ; -2.040       ; 0.000          ; Low Pulse Width  ; user_addr_control[16] ; Fall       ; bi2bcd:bcd|decoder:d0|dout[1] ;
; -2.040 ; -2.040       ; 0.000          ; Low Pulse Width  ; user_addr_control[16] ; Fall       ; bi2bcd:bcd|decoder:d0|dout[2] ;
; -2.030 ; -2.030       ; 0.000          ; High Pulse Width ; user_addr_control[16] ; Rise       ; bcd|d0|dout[1]|datac          ;
; -2.030 ; -2.030       ; 0.000          ; High Pulse Width ; user_addr_control[16] ; Rise       ; bcd|d0|dout[2]|datac          ;
; -2.029 ; -2.029       ; 0.000          ; High Pulse Width ; user_addr_control[16] ; Rise       ; bcd|d0|dout[3]|datac          ;
; -2.029 ; -2.029       ; 0.000          ; High Pulse Width ; user_addr_control[16] ; Rise       ; bcd|d0|dout[4]|datac          ;
; -2.029 ; -2.029       ; 0.000          ; High Pulse Width ; user_addr_control[16] ; Rise       ; bcd|d0|dout[6]|datac          ;
; -2.021 ; -2.021       ; 0.000          ; High Pulse Width ; user_addr_control[16] ; Rise       ; bcd|d0|Mux7~0clkctrl|inclk[0] ;
; -2.021 ; -2.021       ; 0.000          ; High Pulse Width ; user_addr_control[16] ; Rise       ; bcd|d0|Mux7~0clkctrl|outclk   ;
; -2.010 ; -2.010       ; 0.000          ; High Pulse Width ; user_addr_control[16] ; Rise       ; bcd|d0|Mux7~0|combout         ;
; -1.796 ; -1.796       ; 0.000          ; Low Pulse Width  ; user_addr_control[16] ; Rise       ; bcd|d0|Mux7~0|combout         ;
; -1.786 ; -1.786       ; 0.000          ; Low Pulse Width  ; user_addr_control[16] ; Rise       ; bcd|d0|Mux7~0clkctrl|inclk[0] ;
; -1.786 ; -1.786       ; 0.000          ; Low Pulse Width  ; user_addr_control[16] ; Rise       ; bcd|d0|Mux7~0clkctrl|outclk   ;
; -1.777 ; -1.777       ; 0.000          ; Low Pulse Width  ; user_addr_control[16] ; Rise       ; bcd|d0|dout[1]|datac          ;
; -1.777 ; -1.777       ; 0.000          ; Low Pulse Width  ; user_addr_control[16] ; Rise       ; bcd|d0|dout[2]|datac          ;
; -1.777 ; -1.777       ; 0.000          ; Low Pulse Width  ; user_addr_control[16] ; Rise       ; bcd|d0|dout[3]|datac          ;
; -1.777 ; -1.777       ; 0.000          ; Low Pulse Width  ; user_addr_control[16] ; Rise       ; bcd|d0|dout[4]|datac          ;
; -1.777 ; -1.777       ; 0.000          ; Low Pulse Width  ; user_addr_control[16] ; Rise       ; bcd|d0|dout[6]|datac          ;
; -1.766 ; -1.766       ; 0.000          ; Low Pulse Width  ; user_addr_control[16] ; Rise       ; bcd|d0|dout[0]|datad          ;
; -1.766 ; -1.766       ; 0.000          ; Low Pulse Width  ; user_addr_control[16] ; Rise       ; bcd|d0|dout[5]|datad          ;
; -1.766 ; -1.766       ; 0.000          ; High Pulse Width ; user_addr_control[16] ; Fall       ; bi2bcd:bcd|decoder:d0|dout[1] ;
; -1.766 ; -1.766       ; 0.000          ; High Pulse Width ; user_addr_control[16] ; Fall       ; bi2bcd:bcd|decoder:d0|dout[2] ;
; -1.764 ; -1.764       ; 0.000          ; High Pulse Width ; user_addr_control[16] ; Fall       ; bi2bcd:bcd|decoder:d0|dout[3] ;
; -1.764 ; -1.764       ; 0.000          ; High Pulse Width ; user_addr_control[16] ; Fall       ; bi2bcd:bcd|decoder:d0|dout[4] ;
; -1.764 ; -1.764       ; 0.000          ; High Pulse Width ; user_addr_control[16] ; Fall       ; bi2bcd:bcd|decoder:d0|dout[6] ;
; -1.732 ; -1.732       ; 0.000          ; High Pulse Width ; user_addr_control[16] ; Fall       ; bi2bcd:bcd|decoder:d0|dout[0] ;
; -1.732 ; -1.732       ; 0.000          ; High Pulse Width ; user_addr_control[16] ; Fall       ; bi2bcd:bcd|decoder:d0|dout[5] ;
; -1.661 ; -1.661       ; 0.000          ; Low Pulse Width  ; user_addr_control[16] ; Fall       ; bcd|d0|Mux7~0|combout         ;
; -1.651 ; -1.651       ; 0.000          ; Low Pulse Width  ; user_addr_control[16] ; Fall       ; bcd|d0|Mux7~0clkctrl|inclk[0] ;
; -1.651 ; -1.651       ; 0.000          ; Low Pulse Width  ; user_addr_control[16] ; Fall       ; bcd|d0|Mux7~0clkctrl|outclk   ;
; -1.642 ; -1.642       ; 0.000          ; Low Pulse Width  ; user_addr_control[16] ; Fall       ; bcd|d0|dout[1]|datac          ;
; -1.642 ; -1.642       ; 0.000          ; Low Pulse Width  ; user_addr_control[16] ; Fall       ; bcd|d0|dout[2]|datac          ;
; -1.642 ; -1.642       ; 0.000          ; Low Pulse Width  ; user_addr_control[16] ; Fall       ; bcd|d0|dout[3]|datac          ;
; -1.642 ; -1.642       ; 0.000          ; Low Pulse Width  ; user_addr_control[16] ; Fall       ; bcd|d0|dout[4]|datac          ;
; -1.642 ; -1.642       ; 0.000          ; Low Pulse Width  ; user_addr_control[16] ; Fall       ; bcd|d0|dout[6]|datac          ;
; -1.631 ; -1.631       ; 0.000          ; Low Pulse Width  ; user_addr_control[16] ; Fall       ; bcd|d0|dout[0]|datad          ;
; -1.631 ; -1.631       ; 0.000          ; Low Pulse Width  ; user_addr_control[16] ; Fall       ; bcd|d0|dout[5]|datad          ;
; -1.631 ; -1.631       ; 0.000          ; High Pulse Width ; user_addr_control[16] ; Rise       ; bi2bcd:bcd|decoder:d0|dout[1] ;
; -1.631 ; -1.631       ; 0.000          ; High Pulse Width ; user_addr_control[16] ; Rise       ; bi2bcd:bcd|decoder:d0|dout[2] ;
; -1.629 ; -1.629       ; 0.000          ; High Pulse Width ; user_addr_control[16] ; Rise       ; bi2bcd:bcd|decoder:d0|dout[3] ;
; -1.629 ; -1.629       ; 0.000          ; High Pulse Width ; user_addr_control[16] ; Rise       ; bi2bcd:bcd|decoder:d0|dout[4] ;
; -1.629 ; -1.629       ; 0.000          ; High Pulse Width ; user_addr_control[16] ; Rise       ; bi2bcd:bcd|decoder:d0|dout[6] ;
; -1.597 ; -1.597       ; 0.000          ; High Pulse Width ; user_addr_control[16] ; Rise       ; bi2bcd:bcd|decoder:d0|dout[0] ;
; -1.597 ; -1.597       ; 0.000          ; High Pulse Width ; user_addr_control[16] ; Rise       ; bi2bcd:bcd|decoder:d0|dout[5] ;
; -1.500 ; -1.500       ; 0.000          ; High Pulse Width ; user_addr_control[16] ; Rise       ; bcd|d0|Mux7~0|dataa           ;
; -1.472 ; -1.472       ; 0.000          ; High Pulse Width ; user_addr_control[16] ; Rise       ; bcd|shifter~13|combout        ;
; -1.458 ; -1.458       ; 0.000          ; High Pulse Width ; user_addr_control[16] ; Rise       ; bcd|d0|Mux7~0|datab           ;
; -1.450 ; -1.450       ; 0.000          ; Low Pulse Width  ; user_addr_control[16] ; Rise       ; bi2bcd:bcd|decoder:d0|dout[0] ;
; -1.450 ; -1.450       ; 0.000          ; Low Pulse Width  ; user_addr_control[16] ; Rise       ; bi2bcd:bcd|decoder:d0|dout[5] ;
; -1.440 ; -1.440       ; 0.000          ; High Pulse Width ; user_addr_control[16] ; Rise       ; bcd|shifter~15|combout        ;
; -1.421 ; -1.421       ; 0.000          ; High Pulse Width ; user_addr_control[16] ; Rise       ; bcd|d0|Mux7~0|datad           ;
; -1.419 ; -1.419       ; 0.000          ; Low Pulse Width  ; user_addr_control[16] ; Rise       ; bi2bcd:bcd|decoder:d0|dout[3] ;
; -1.419 ; -1.419       ; 0.000          ; Low Pulse Width  ; user_addr_control[16] ; Rise       ; bi2bcd:bcd|decoder:d0|dout[4] ;
; -1.419 ; -1.419       ; 0.000          ; Low Pulse Width  ; user_addr_control[16] ; Rise       ; bi2bcd:bcd|decoder:d0|dout[6] ;
; -1.416 ; -1.416       ; 0.000          ; High Pulse Width ; user_addr_control[16] ; Fall       ; bcd|d0|dout[0]|datad          ;
; -1.416 ; -1.416       ; 0.000          ; High Pulse Width ; user_addr_control[16] ; Fall       ; bcd|d0|dout[5]|datad          ;
; -1.416 ; -1.416       ; 0.000          ; Low Pulse Width  ; user_addr_control[16] ; Rise       ; bi2bcd:bcd|decoder:d0|dout[1] ;
; -1.416 ; -1.416       ; 0.000          ; Low Pulse Width  ; user_addr_control[16] ; Rise       ; bi2bcd:bcd|decoder:d0|dout[2] ;
; -1.410 ; -1.410       ; 0.000          ; High Pulse Width ; user_addr_control[16] ; Rise       ; bcd|shifter~14|combout        ;
; -1.406 ; -1.406       ; 0.000          ; High Pulse Width ; user_addr_control[16] ; Fall       ; bcd|d0|dout[1]|datac          ;
; -1.406 ; -1.406       ; 0.000          ; High Pulse Width ; user_addr_control[16] ; Fall       ; bcd|d0|dout[2]|datac          ;
; -1.405 ; -1.405       ; 0.000          ; High Pulse Width ; user_addr_control[16] ; Fall       ; bcd|d0|dout[3]|datac          ;
; -1.405 ; -1.405       ; 0.000          ; High Pulse Width ; user_addr_control[16] ; Fall       ; bcd|d0|dout[4]|datac          ;
; -1.405 ; -1.405       ; 0.000          ; High Pulse Width ; user_addr_control[16] ; Fall       ; bcd|d0|dout[6]|datac          ;
; -1.397 ; -1.397       ; 0.000          ; High Pulse Width ; user_addr_control[16] ; Fall       ; bcd|d0|Mux7~0clkctrl|inclk[0] ;
; -1.397 ; -1.397       ; 0.000          ; High Pulse Width ; user_addr_control[16] ; Fall       ; bcd|d0|Mux7~0clkctrl|outclk   ;
; -1.386 ; -1.386       ; 0.000          ; High Pulse Width ; user_addr_control[16] ; Fall       ; bcd|d0|Mux7~0|combout         ;
; -1.299 ; -1.299       ; 0.000          ; Low Pulse Width  ; user_addr_control[16] ; Rise       ; bcd|shifter~13|combout        ;
; -1.292 ; -1.292       ; 0.000          ; High Pulse Width ; user_addr_control[16] ; Rise       ; bcd|shifter~4|combout         ;
; -1.290 ; -1.290       ; 0.000          ; Low Pulse Width  ; user_addr_control[16] ; Rise       ; bcd|shifter~15|combout        ;
; -1.272 ; -1.272       ; 0.000          ; Low Pulse Width  ; user_addr_control[16] ; Rise       ; bcd|d0|Mux7~0|dataa           ;
; -1.272 ; -1.272       ; 0.000          ; Low Pulse Width  ; user_addr_control[16] ; Rise       ; bcd|d0|Mux7~0|datab           ;
; -1.269 ; -1.269       ; 0.000          ; High Pulse Width ; user_addr_control[16] ; Rise       ; bcd|shifter~13|datad          ;
; -1.269 ; -1.269       ; 0.000          ; High Pulse Width ; user_addr_control[16] ; Rise       ; bcd|shifter~14|datad          ;
; -1.268 ; -1.268       ; 0.000          ; High Pulse Width ; user_addr_control[16] ; Rise       ; bcd|shifter~15|datad          ;
; -1.205 ; -1.205       ; 0.000          ; Low Pulse Width  ; user_addr_control[16] ; Rise       ; bcd|shifter~14|combout        ;
; -1.194 ; -1.194       ; 0.000          ; Low Pulse Width  ; user_addr_control[16] ; Rise       ; bcd|d0|Mux7~0|datad           ;
; -1.075 ; -1.075       ; 0.000          ; Low Pulse Width  ; user_addr_control[16] ; Rise       ; bcd|shifter~15|datad          ;
; -1.074 ; -1.074       ; 0.000          ; Low Pulse Width  ; user_addr_control[16] ; Rise       ; bcd|shifter~13|datad          ;
; -1.074 ; -1.074       ; 0.000          ; Low Pulse Width  ; user_addr_control[16] ; Rise       ; bcd|shifter~14|datad          ;
; -1.050 ; -1.050       ; 0.000          ; Low Pulse Width  ; user_addr_control[16] ; Rise       ; bcd|shifter~4|combout         ;
; -0.624 ; -0.624       ; 0.000          ; High Pulse Width ; user_addr_control[16] ; Rise       ; bcd|shifter~5|combout         ;
; -0.587 ; -0.587       ; 0.000          ; High Pulse Width ; user_addr_control[16] ; Rise       ; bcd|shifter~14|dataa          ;
; -0.586 ; -0.586       ; 0.000          ; High Pulse Width ; user_addr_control[16] ; Rise       ; bcd|shifter~13|dataa          ;
; -0.586 ; -0.586       ; 0.000          ; High Pulse Width ; user_addr_control[16] ; Rise       ; bcd|shifter~15|dataa          ;
; -0.488 ; -0.488       ; 0.000          ; High Pulse Width ; user_addr_control[16] ; Rise       ; bcd|shifter~3|combout         ;
; -0.460 ; -0.460       ; 0.000          ; Low Pulse Width  ; user_addr_control[16] ; Fall       ; bcd|shifter~13|combout        ;
; -0.458 ; -0.458       ; 0.000          ; High Pulse Width ; user_addr_control[16] ; Rise       ; bcd|shifter~15|datab          ;
; -0.455 ; -0.455       ; 0.000          ; High Pulse Width ; user_addr_control[16] ; Rise       ; bcd|shifter~13|datac          ;
; -0.455 ; -0.455       ; 0.000          ; High Pulse Width ; user_addr_control[16] ; Rise       ; bcd|shifter~14|datac          ;
; -0.442 ; -0.442       ; 0.000          ; Low Pulse Width  ; user_addr_control[16] ; Rise       ; bcd|shifter~13|dataa          ;
; -0.442 ; -0.442       ; 0.000          ; Low Pulse Width  ; user_addr_control[16] ; Rise       ; bcd|shifter~14|dataa          ;
+--------+--------------+----------------+------------------+-----------------------+------------+-------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'debouncer:clock_mode_button|button_out'                                                               ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+--------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                  ; Clock Edge ; Target                         ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+--------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; debouncer:clock_mode_button|button_out ; Rise       ; CLOCK_MODE[0]                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; debouncer:clock_mode_button|button_out ; Rise       ; CLOCK_MODE[1]                  ;
; 0.285  ; 0.471        ; 0.186          ; Low Pulse Width  ; debouncer:clock_mode_button|button_out ; Rise       ; CLOCK_MODE[0]                  ;
; 0.285  ; 0.471        ; 0.186          ; Low Pulse Width  ; debouncer:clock_mode_button|button_out ; Rise       ; CLOCK_MODE[1]                  ;
; 0.311  ; 0.529        ; 0.218          ; High Pulse Width ; debouncer:clock_mode_button|button_out ; Rise       ; CLOCK_MODE[0]                  ;
; 0.311  ; 0.529        ; 0.218          ; High Pulse Width ; debouncer:clock_mode_button|button_out ; Rise       ; CLOCK_MODE[1]                  ;
; 0.431  ; 0.431        ; 0.000          ; Low Pulse Width  ; debouncer:clock_mode_button|button_out ; Rise       ; CLOCK_MODE[0]|clk              ;
; 0.431  ; 0.431        ; 0.000          ; Low Pulse Width  ; debouncer:clock_mode_button|button_out ; Rise       ; CLOCK_MODE[1]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; debouncer:clock_mode_button|button_out ; Rise       ; clock_mode_button|button_out|q ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; debouncer:clock_mode_button|button_out ; Rise       ; clock_mode_button|button_out|q ;
; 0.567  ; 0.567        ; 0.000          ; High Pulse Width ; debouncer:clock_mode_button|button_out ; Rise       ; CLOCK_MODE[0]|clk              ;
; 0.567  ; 0.567        ; 0.000          ; High Pulse Width ; debouncer:clock_mode_button|button_out ; Rise       ; CLOCK_MODE[1]|clk              ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'processor:Processor|state_machine:SM|STATE[1]'                                                               ;
+-------+--------------+----------------+------------------+-----------------------------------------------+------------+---------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                         ; Clock Edge ; Target                          ;
+-------+--------------+----------------+------------------+-----------------------------------------------+------------+---------------------------------+
; 0.429 ; 0.429        ; 0.000          ; Low Pulse Width  ; processor:Processor|state_machine:SM|STATE[1] ; Rise       ; SM_st|d0|Mux7~0|datac           ;
; 0.440 ; 0.440        ; 0.000          ; Low Pulse Width  ; processor:Processor|state_machine:SM|STATE[1] ; Rise       ; SM_st|d0|Mux7~0|combout         ;
; 0.466 ; 0.466        ; 0.000          ; Low Pulse Width  ; processor:Processor|state_machine:SM|STATE[1] ; Fall       ; bi2bcd:SM_st|decoder:d0|dout[5] ;
; 0.467 ; 0.467        ; 0.000          ; Low Pulse Width  ; processor:Processor|state_machine:SM|STATE[1] ; Fall       ; bi2bcd:SM_st|decoder:d0|dout[1] ;
; 0.467 ; 0.467        ; 0.000          ; Low Pulse Width  ; processor:Processor|state_machine:SM|STATE[1] ; Fall       ; bi2bcd:SM_st|decoder:d0|dout[4] ;
; 0.476 ; 0.476        ; 0.000          ; Low Pulse Width  ; processor:Processor|state_machine:SM|STATE[1] ; Rise       ; SM_st|d0|Mux7~0clkctrl|inclk[0] ;
; 0.476 ; 0.476        ; 0.000          ; Low Pulse Width  ; processor:Processor|state_machine:SM|STATE[1] ; Rise       ; SM_st|d0|Mux7~0clkctrl|outclk   ;
; 0.488 ; 0.488        ; 0.000          ; Low Pulse Width  ; processor:Processor|state_machine:SM|STATE[1] ; Rise       ; SM_st|d0|dout[0]|datac          ;
; 0.488 ; 0.488        ; 0.000          ; Low Pulse Width  ; processor:Processor|state_machine:SM|STATE[1] ; Rise       ; SM_st|d0|dout[2]|datac          ;
; 0.488 ; 0.488        ; 0.000          ; Low Pulse Width  ; processor:Processor|state_machine:SM|STATE[1] ; Rise       ; SM_st|d0|dout[3]|datac          ;
; 0.489 ; 0.489        ; 0.000          ; Low Pulse Width  ; processor:Processor|state_machine:SM|STATE[1] ; Rise       ; SM_st|d0|dout[6]|datac          ;
; 0.497 ; 0.497        ; 0.000          ; Low Pulse Width  ; processor:Processor|state_machine:SM|STATE[1] ; Fall       ; bi2bcd:SM_st|decoder:d0|dout[3] ;
; 0.497 ; 0.497        ; 0.000          ; Low Pulse Width  ; processor:Processor|state_machine:SM|STATE[1] ; Fall       ; bi2bcd:SM_st|decoder:d0|dout[6] ;
; 0.498 ; 0.498        ; 0.000          ; Low Pulse Width  ; processor:Processor|state_machine:SM|STATE[1] ; Fall       ; bi2bcd:SM_st|decoder:d0|dout[0] ;
; 0.498 ; 0.498        ; 0.000          ; Low Pulse Width  ; processor:Processor|state_machine:SM|STATE[1] ; Fall       ; bi2bcd:SM_st|decoder:d0|dout[2] ;
; 0.499 ; 0.499        ; 0.000          ; Low Pulse Width  ; processor:Processor|state_machine:SM|STATE[1] ; Rise       ; SM_st|d0|dout[1]|datad          ;
; 0.499 ; 0.499        ; 0.000          ; Low Pulse Width  ; processor:Processor|state_machine:SM|STATE[1] ; Rise       ; SM_st|d0|dout[4]|datad          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; processor:Processor|state_machine:SM|STATE[1] ; Rise       ; Processor|SM|STATE[1]|q         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; processor:Processor|state_machine:SM|STATE[1] ; Rise       ; Processor|SM|STATE[1]|q         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; processor:Processor|state_machine:SM|STATE[1] ; Rise       ; SM_st|d0|dout[5]|datad          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; processor:Processor|state_machine:SM|STATE[1] ; Rise       ; SM_st|d0|dout[5]|datad          ;
; 0.501 ; 0.501        ; 0.000          ; High Pulse Width ; processor:Processor|state_machine:SM|STATE[1] ; Rise       ; SM_st|d0|dout[1]|datad          ;
; 0.501 ; 0.501        ; 0.000          ; High Pulse Width ; processor:Processor|state_machine:SM|STATE[1] ; Rise       ; SM_st|d0|dout[4]|datad          ;
; 0.501 ; 0.501        ; 0.000          ; High Pulse Width ; processor:Processor|state_machine:SM|STATE[1] ; Fall       ; bi2bcd:SM_st|decoder:d0|dout[2] ;
; 0.501 ; 0.501        ; 0.000          ; High Pulse Width ; processor:Processor|state_machine:SM|STATE[1] ; Fall       ; bi2bcd:SM_st|decoder:d0|dout[3] ;
; 0.502 ; 0.502        ; 0.000          ; High Pulse Width ; processor:Processor|state_machine:SM|STATE[1] ; Fall       ; bi2bcd:SM_st|decoder:d0|dout[0] ;
; 0.503 ; 0.503        ; 0.000          ; High Pulse Width ; processor:Processor|state_machine:SM|STATE[1] ; Fall       ; bi2bcd:SM_st|decoder:d0|dout[6] ;
; 0.510 ; 0.510        ; 0.000          ; High Pulse Width ; processor:Processor|state_machine:SM|STATE[1] ; Rise       ; SM_st|d0|dout[6]|datac          ;
; 0.511 ; 0.511        ; 0.000          ; High Pulse Width ; processor:Processor|state_machine:SM|STATE[1] ; Rise       ; SM_st|d0|dout[0]|datac          ;
; 0.511 ; 0.511        ; 0.000          ; High Pulse Width ; processor:Processor|state_machine:SM|STATE[1] ; Rise       ; SM_st|d0|dout[3]|datac          ;
; 0.512 ; 0.512        ; 0.000          ; High Pulse Width ; processor:Processor|state_machine:SM|STATE[1] ; Rise       ; SM_st|d0|dout[2]|datac          ;
; 0.523 ; 0.523        ; 0.000          ; High Pulse Width ; processor:Processor|state_machine:SM|STATE[1] ; Rise       ; SM_st|d0|Mux7~0clkctrl|inclk[0] ;
; 0.523 ; 0.523        ; 0.000          ; High Pulse Width ; processor:Processor|state_machine:SM|STATE[1] ; Rise       ; SM_st|d0|Mux7~0clkctrl|outclk   ;
; 0.533 ; 0.533        ; 0.000          ; High Pulse Width ; processor:Processor|state_machine:SM|STATE[1] ; Fall       ; bi2bcd:SM_st|decoder:d0|dout[1] ;
; 0.533 ; 0.533        ; 0.000          ; High Pulse Width ; processor:Processor|state_machine:SM|STATE[1] ; Fall       ; bi2bcd:SM_st|decoder:d0|dout[4] ;
; 0.534 ; 0.534        ; 0.000          ; High Pulse Width ; processor:Processor|state_machine:SM|STATE[1] ; Fall       ; bi2bcd:SM_st|decoder:d0|dout[5] ;
; 0.558 ; 0.558        ; 0.000          ; High Pulse Width ; processor:Processor|state_machine:SM|STATE[1] ; Rise       ; SM_st|d0|Mux7~0|combout         ;
; 0.568 ; 0.568        ; 0.000          ; High Pulse Width ; processor:Processor|state_machine:SM|STATE[1] ; Rise       ; SM_st|d0|Mux7~0|datac           ;
+-------+--------------+----------------+------------------+-----------------------------------------------+------------+---------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'in_Clock'                                                                                                                ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                          ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------+
; 9.744  ; 9.930        ; 0.186          ; Low Pulse Width  ; in_Clock ; Rise       ; debouncer:manual_clock|button_out                                               ;
; 9.777  ; 9.963        ; 0.186          ; Low Pulse Width  ; in_Clock ; Rise       ; debouncer:rst|button_out                                                        ;
; 9.777  ; 9.963        ; 0.186          ; Low Pulse Width  ; in_Clock ; Rise       ; debouncer:rst|counter[0]                                                        ;
; 9.777  ; 9.963        ; 0.186          ; Low Pulse Width  ; in_Clock ; Rise       ; debouncer:rst|counter[1]                                                        ;
; 9.777  ; 9.963        ; 0.186          ; Low Pulse Width  ; in_Clock ; Rise       ; debouncer:rst|counter[2]                                                        ;
; 9.777  ; 9.963        ; 0.186          ; Low Pulse Width  ; in_Clock ; Rise       ; debouncer:rst|counter[3]                                                        ;
; 9.778  ; 9.964        ; 0.186          ; Low Pulse Width  ; in_Clock ; Rise       ; debouncer:idler|button_out                                                      ;
; 9.778  ; 9.964        ; 0.186          ; Low Pulse Width  ; in_Clock ; Rise       ; debouncer:idler|counter[0]                                                      ;
; 9.778  ; 9.964        ; 0.186          ; Low Pulse Width  ; in_Clock ; Rise       ; debouncer:idler|counter[1]                                                      ;
; 9.778  ; 9.964        ; 0.186          ; Low Pulse Width  ; in_Clock ; Rise       ; debouncer:idler|counter[2]                                                      ;
; 9.778  ; 9.964        ; 0.186          ; Low Pulse Width  ; in_Clock ; Rise       ; debouncer:idler|counter[3]                                                      ;
; 9.780  ; 9.966        ; 0.186          ; Low Pulse Width  ; in_Clock ; Rise       ; debouncer:clock_mode_button|button_out                                          ;
; 9.780  ; 9.966        ; 0.186          ; Low Pulse Width  ; in_Clock ; Rise       ; debouncer:clock_mode_button|counter[0]                                          ;
; 9.780  ; 9.966        ; 0.186          ; Low Pulse Width  ; in_Clock ; Rise       ; debouncer:clock_mode_button|counter[1]                                          ;
; 9.780  ; 9.966        ; 0.186          ; Low Pulse Width  ; in_Clock ; Rise       ; debouncer:clock_mode_button|counter[2]                                          ;
; 9.780  ; 9.966        ; 0.186          ; Low Pulse Width  ; in_Clock ; Rise       ; debouncer:clock_mode_button|counter[3]                                          ;
; 9.781  ; 9.967        ; 0.186          ; Low Pulse Width  ; in_Clock ; Rise       ; debouncer:manual_clock|counter[0]                                               ;
; 9.781  ; 9.967        ; 0.186          ; Low Pulse Width  ; in_Clock ; Rise       ; debouncer:manual_clock|counter[1]                                               ;
; 9.781  ; 9.967        ; 0.186          ; Low Pulse Width  ; in_Clock ; Rise       ; debouncer:manual_clock|counter[2]                                               ;
; 9.781  ; 9.967        ; 0.186          ; Low Pulse Width  ; in_Clock ; Rise       ; debouncer:manual_clock|counter[3]                                               ;
; 9.812  ; 10.030       ; 0.218          ; High Pulse Width ; in_Clock ; Rise       ; debouncer:manual_clock|counter[0]                                               ;
; 9.812  ; 10.030       ; 0.218          ; High Pulse Width ; in_Clock ; Rise       ; debouncer:manual_clock|counter[1]                                               ;
; 9.812  ; 10.030       ; 0.218          ; High Pulse Width ; in_Clock ; Rise       ; debouncer:manual_clock|counter[2]                                               ;
; 9.812  ; 10.030       ; 0.218          ; High Pulse Width ; in_Clock ; Rise       ; debouncer:manual_clock|counter[3]                                               ;
; 9.813  ; 10.031       ; 0.218          ; High Pulse Width ; in_Clock ; Rise       ; debouncer:clock_mode_button|button_out                                          ;
; 9.813  ; 10.031       ; 0.218          ; High Pulse Width ; in_Clock ; Rise       ; debouncer:clock_mode_button|counter[0]                                          ;
; 9.813  ; 10.031       ; 0.218          ; High Pulse Width ; in_Clock ; Rise       ; debouncer:clock_mode_button|counter[1]                                          ;
; 9.813  ; 10.031       ; 0.218          ; High Pulse Width ; in_Clock ; Rise       ; debouncer:clock_mode_button|counter[2]                                          ;
; 9.813  ; 10.031       ; 0.218          ; High Pulse Width ; in_Clock ; Rise       ; debouncer:clock_mode_button|counter[3]                                          ;
; 9.816  ; 10.034       ; 0.218          ; High Pulse Width ; in_Clock ; Rise       ; debouncer:idler|button_out                                                      ;
; 9.816  ; 10.034       ; 0.218          ; High Pulse Width ; in_Clock ; Rise       ; debouncer:idler|counter[0]                                                      ;
; 9.816  ; 10.034       ; 0.218          ; High Pulse Width ; in_Clock ; Rise       ; debouncer:idler|counter[1]                                                      ;
; 9.816  ; 10.034       ; 0.218          ; High Pulse Width ; in_Clock ; Rise       ; debouncer:idler|counter[2]                                                      ;
; 9.816  ; 10.034       ; 0.218          ; High Pulse Width ; in_Clock ; Rise       ; debouncer:idler|counter[3]                                                      ;
; 9.817  ; 10.035       ; 0.218          ; High Pulse Width ; in_Clock ; Rise       ; debouncer:rst|button_out                                                        ;
; 9.817  ; 10.035       ; 0.218          ; High Pulse Width ; in_Clock ; Rise       ; debouncer:rst|counter[0]                                                        ;
; 9.817  ; 10.035       ; 0.218          ; High Pulse Width ; in_Clock ; Rise       ; debouncer:rst|counter[1]                                                        ;
; 9.817  ; 10.035       ; 0.218          ; High Pulse Width ; in_Clock ; Rise       ; debouncer:rst|counter[2]                                                        ;
; 9.817  ; 10.035       ; 0.218          ; High Pulse Width ; in_Clock ; Rise       ; debouncer:rst|counter[3]                                                        ;
; 9.850  ; 10.068       ; 0.218          ; High Pulse Width ; in_Clock ; Rise       ; debouncer:manual_clock|button_out                                               ;
; 9.890  ; 9.890        ; 0.000          ; Low Pulse Width  ; in_Clock ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.890  ; 9.890        ; 0.000          ; Low Pulse Width  ; in_Clock ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.890  ; 9.890        ; 0.000          ; Low Pulse Width  ; in_Clock ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.892  ; 9.892        ; 0.000          ; Low Pulse Width  ; in_Clock ; Rise       ; manual_clock|button_out|clk                                                     ;
; 9.915  ; 9.915        ; 0.000          ; Low Pulse Width  ; in_Clock ; Rise       ; in_Clock~input|o                                                                ;
; 9.921  ; 9.921        ; 0.000          ; Low Pulse Width  ; in_Clock ; Rise       ; in_Clock~inputclkctrl|inclk[0]                                                  ;
; 9.921  ; 9.921        ; 0.000          ; Low Pulse Width  ; in_Clock ; Rise       ; in_Clock~inputclkctrl|outclk                                                    ;
; 9.925  ; 9.925        ; 0.000          ; Low Pulse Width  ; in_Clock ; Rise       ; rst|button_out|clk                                                              ;
; 9.925  ; 9.925        ; 0.000          ; Low Pulse Width  ; in_Clock ; Rise       ; rst|counter[0]|clk                                                              ;
; 9.925  ; 9.925        ; 0.000          ; Low Pulse Width  ; in_Clock ; Rise       ; rst|counter[1]|clk                                                              ;
; 9.925  ; 9.925        ; 0.000          ; Low Pulse Width  ; in_Clock ; Rise       ; rst|counter[2]|clk                                                              ;
; 9.925  ; 9.925        ; 0.000          ; Low Pulse Width  ; in_Clock ; Rise       ; rst|counter[3]|clk                                                              ;
; 9.926  ; 9.926        ; 0.000          ; Low Pulse Width  ; in_Clock ; Rise       ; idler|button_out|clk                                                            ;
; 9.926  ; 9.926        ; 0.000          ; Low Pulse Width  ; in_Clock ; Rise       ; idler|counter[0]|clk                                                            ;
; 9.926  ; 9.926        ; 0.000          ; Low Pulse Width  ; in_Clock ; Rise       ; idler|counter[1]|clk                                                            ;
; 9.926  ; 9.926        ; 0.000          ; Low Pulse Width  ; in_Clock ; Rise       ; idler|counter[2]|clk                                                            ;
; 9.926  ; 9.926        ; 0.000          ; Low Pulse Width  ; in_Clock ; Rise       ; idler|counter[3]|clk                                                            ;
; 9.928  ; 9.928        ; 0.000          ; Low Pulse Width  ; in_Clock ; Rise       ; clock_mode_button|button_out|clk                                                ;
; 9.928  ; 9.928        ; 0.000          ; Low Pulse Width  ; in_Clock ; Rise       ; clock_mode_button|counter[0]|clk                                                ;
; 9.928  ; 9.928        ; 0.000          ; Low Pulse Width  ; in_Clock ; Rise       ; clock_mode_button|counter[1]|clk                                                ;
; 9.928  ; 9.928        ; 0.000          ; Low Pulse Width  ; in_Clock ; Rise       ; clock_mode_button|counter[2]|clk                                                ;
; 9.928  ; 9.928        ; 0.000          ; Low Pulse Width  ; in_Clock ; Rise       ; clock_mode_button|counter[3]|clk                                                ;
; 9.929  ; 9.929        ; 0.000          ; Low Pulse Width  ; in_Clock ; Rise       ; manual_clock|counter[0]|clk                                                     ;
; 9.929  ; 9.929        ; 0.000          ; Low Pulse Width  ; in_Clock ; Rise       ; manual_clock|counter[1]|clk                                                     ;
; 9.929  ; 9.929        ; 0.000          ; Low Pulse Width  ; in_Clock ; Rise       ; manual_clock|counter[2]|clk                                                     ;
; 9.929  ; 9.929        ; 0.000          ; Low Pulse Width  ; in_Clock ; Rise       ; manual_clock|counter[3]|clk                                                     ;
; 9.934  ; 9.934        ; 0.000          ; Low Pulse Width  ; in_Clock ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; in_Clock ; Rise       ; in_Clock~input|i                                                                ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; in_Clock ; Rise       ; in_Clock~input|i                                                                ;
; 10.065 ; 10.065       ; 0.000          ; High Pulse Width ; in_Clock ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.070 ; 10.070       ; 0.000          ; High Pulse Width ; in_Clock ; Rise       ; manual_clock|counter[0]|clk                                                     ;
; 10.070 ; 10.070       ; 0.000          ; High Pulse Width ; in_Clock ; Rise       ; manual_clock|counter[1]|clk                                                     ;
; 10.070 ; 10.070       ; 0.000          ; High Pulse Width ; in_Clock ; Rise       ; manual_clock|counter[2]|clk                                                     ;
; 10.070 ; 10.070       ; 0.000          ; High Pulse Width ; in_Clock ; Rise       ; manual_clock|counter[3]|clk                                                     ;
; 10.071 ; 10.071       ; 0.000          ; High Pulse Width ; in_Clock ; Rise       ; clock_mode_button|button_out|clk                                                ;
; 10.071 ; 10.071       ; 0.000          ; High Pulse Width ; in_Clock ; Rise       ; clock_mode_button|counter[0]|clk                                                ;
; 10.071 ; 10.071       ; 0.000          ; High Pulse Width ; in_Clock ; Rise       ; clock_mode_button|counter[1]|clk                                                ;
; 10.071 ; 10.071       ; 0.000          ; High Pulse Width ; in_Clock ; Rise       ; clock_mode_button|counter[2]|clk                                                ;
; 10.071 ; 10.071       ; 0.000          ; High Pulse Width ; in_Clock ; Rise       ; clock_mode_button|counter[3]|clk                                                ;
; 10.074 ; 10.074       ; 0.000          ; High Pulse Width ; in_Clock ; Rise       ; idler|button_out|clk                                                            ;
; 10.074 ; 10.074       ; 0.000          ; High Pulse Width ; in_Clock ; Rise       ; idler|counter[0]|clk                                                            ;
; 10.074 ; 10.074       ; 0.000          ; High Pulse Width ; in_Clock ; Rise       ; idler|counter[1]|clk                                                            ;
; 10.074 ; 10.074       ; 0.000          ; High Pulse Width ; in_Clock ; Rise       ; idler|counter[2]|clk                                                            ;
; 10.074 ; 10.074       ; 0.000          ; High Pulse Width ; in_Clock ; Rise       ; idler|counter[3]|clk                                                            ;
; 10.075 ; 10.075       ; 0.000          ; High Pulse Width ; in_Clock ; Rise       ; rst|button_out|clk                                                              ;
; 10.075 ; 10.075       ; 0.000          ; High Pulse Width ; in_Clock ; Rise       ; rst|counter[0]|clk                                                              ;
; 10.075 ; 10.075       ; 0.000          ; High Pulse Width ; in_Clock ; Rise       ; rst|counter[1]|clk                                                              ;
; 10.075 ; 10.075       ; 0.000          ; High Pulse Width ; in_Clock ; Rise       ; rst|counter[2]|clk                                                              ;
; 10.075 ; 10.075       ; 0.000          ; High Pulse Width ; in_Clock ; Rise       ; rst|counter[3]|clk                                                              ;
; 10.079 ; 10.079       ; 0.000          ; High Pulse Width ; in_Clock ; Rise       ; in_Clock~inputclkctrl|inclk[0]                                                  ;
; 10.079 ; 10.079       ; 0.000          ; High Pulse Width ; in_Clock ; Rise       ; in_Clock~inputclkctrl|outclk                                                    ;
; 10.085 ; 10.085       ; 0.000          ; High Pulse Width ; in_Clock ; Rise       ; in_Clock~input|o                                                                ;
; 10.108 ; 10.108       ; 0.000          ; High Pulse Width ; in_Clock ; Rise       ; manual_clock|button_out|clk                                                     ;
; 10.109 ; 10.109       ; 0.000          ; High Pulse Width ; in_Clock ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.109 ; 10.109       ; 0.000          ; High Pulse Width ; in_Clock ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.109 ; 10.109       ; 0.000          ; High Pulse Width ; in_Clock ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; in_Clock ; Rise       ; in_Clock                                                                        ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; in_Clock ; Rise       ; debouncer:clock_mode_button|button_out                                          ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; in_Clock ; Rise       ; debouncer:clock_mode_button|counter[0]                                          ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; in_Clock ; Rise       ; debouncer:clock_mode_button|counter[1]                                          ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                          ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                 ; Clock Edge ; Target                                                                                                                    ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------+
; 19.512 ; 19.745       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a46~porta_address_reg0 ;
; 19.512 ; 19.745       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a46~porta_datain_reg0  ;
; 19.512 ; 19.745       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a46~porta_we_reg       ;
; 19.512 ; 19.745       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a57~porta_address_reg0 ;
; 19.512 ; 19.745       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a57~porta_datain_reg0  ;
; 19.512 ; 19.745       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a57~porta_we_reg       ;
; 19.512 ; 19.745       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a62~porta_address_reg0 ;
; 19.512 ; 19.745       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a62~porta_datain_reg0  ;
; 19.512 ; 19.745       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a62~porta_we_reg       ;
; 19.513 ; 19.746       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a46                    ;
; 19.513 ; 19.746       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a57                    ;
; 19.513 ; 19.746       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a62                    ;
; 19.514 ; 19.747       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a43~porta_address_reg0 ;
; 19.514 ; 19.747       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a43~porta_datain_reg0  ;
; 19.514 ; 19.747       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a43~porta_we_reg       ;
; 19.515 ; 19.748       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a43                    ;
; 19.516 ; 19.749       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a41~porta_address_reg0 ;
; 19.516 ; 19.749       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a41~porta_datain_reg0  ;
; 19.516 ; 19.749       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a41~porta_we_reg       ;
; 19.517 ; 19.750       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a41                    ;
; 19.518 ; 19.751       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a27~porta_address_reg0 ;
; 19.518 ; 19.751       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a27~porta_datain_reg0  ;
; 19.518 ; 19.751       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a27~porta_we_reg       ;
; 19.519 ; 19.752       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a27                    ;
; 19.520 ; 19.753       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a45~porta_address_reg0 ;
; 19.520 ; 19.753       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a45~porta_datain_reg0  ;
; 19.520 ; 19.753       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a45~porta_we_reg       ;
; 19.521 ; 19.754       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a45                    ;
; 19.522 ; 19.755       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a29~porta_address_reg0 ;
; 19.522 ; 19.755       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a29~porta_datain_reg0  ;
; 19.522 ; 19.755       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a29~porta_we_reg       ;
; 19.523 ; 19.756       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a29                    ;
; 19.523 ; 19.756       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a31~porta_address_reg0 ;
; 19.523 ; 19.756       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a31~porta_datain_reg0  ;
; 19.523 ; 19.756       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a31~porta_we_reg       ;
; 19.523 ; 19.756       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a27~porta_address_reg0 ;
; 19.523 ; 19.756       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a27~porta_datain_reg0  ;
; 19.523 ; 19.756       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a27~porta_we_reg       ;
; 19.524 ; 19.757       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a31                    ;
; 19.524 ; 19.757       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a27                    ;
; 19.530 ; 19.763       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a26~porta_address_reg0 ;
; 19.530 ; 19.763       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a26~porta_datain_reg0  ;
; 19.530 ; 19.763       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a26~porta_we_reg       ;
; 19.530 ; 19.763       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a28~porta_address_reg0 ;
; 19.530 ; 19.763       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a28~porta_datain_reg0  ;
; 19.530 ; 19.763       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a28~porta_we_reg       ;
; 19.530 ; 19.763       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a47~porta_address_reg0 ;
; 19.530 ; 19.763       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a47~porta_datain_reg0  ;
; 19.530 ; 19.763       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a47~porta_we_reg       ;
; 19.531 ; 19.764       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a26                    ;
; 19.531 ; 19.764       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a28                    ;
; 19.531 ; 19.764       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a47                    ;
; 19.536 ; 19.769       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a50~porta_address_reg0 ;
; 19.536 ; 19.769       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a50~porta_datain_reg0  ;
; 19.536 ; 19.769       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a50~porta_we_reg       ;
; 19.537 ; 19.770       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a50                    ;
; 19.537 ; 19.770       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a54~porta_address_reg0 ;
; 19.537 ; 19.770       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a54~porta_datain_reg0  ;
; 19.537 ; 19.770       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a54~porta_we_reg       ;
; 19.538 ; 19.771       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a54                    ;
; 19.539 ; 19.772       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a26~porta_address_reg0 ;
; 19.539 ; 19.772       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a26~porta_datain_reg0  ;
; 19.539 ; 19.772       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a26~porta_we_reg       ;
; 19.540 ; 19.773       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a26                    ;
; 19.540 ; 19.773       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a55~porta_address_reg0 ;
; 19.540 ; 19.773       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a55~porta_datain_reg0  ;
; 19.540 ; 19.773       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a55~porta_we_reg       ;
; 19.541 ; 19.774       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a55                    ;
; 19.543 ; 19.729       ; 0.186          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[2]             ;
; 19.561 ; 19.794       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a54~porta_address_reg0 ;
; 19.561 ; 19.794       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a54~porta_datain_reg0  ;
; 19.561 ; 19.794       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a54~porta_we_reg       ;
; 19.562 ; 19.795       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a54                    ;
; 19.570 ; 19.803       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a36~porta_address_reg0 ;
; 19.570 ; 19.803       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a36~porta_datain_reg0  ;
; 19.570 ; 19.803       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a36~porta_we_reg       ;
; 19.571 ; 19.804       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a36                    ;
; 19.579 ; 19.812       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a20~porta_address_reg0 ;
; 19.579 ; 19.812       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a20~porta_datain_reg0  ;
; 19.579 ; 19.812       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a20~porta_we_reg       ;
; 19.579 ; 19.812       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a43~porta_address_reg0 ;
; 19.579 ; 19.812       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a43~porta_datain_reg0  ;
; 19.579 ; 19.812       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a43~porta_we_reg       ;
; 19.580 ; 19.813       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a20                    ;
; 19.580 ; 19.813       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a43                    ;
; 19.585 ; 19.803       ; 0.218          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_writer:writer|Addr[16]                                                                                               ;
; 19.591 ; 19.824       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a33~porta_address_reg0 ;
; 19.591 ; 19.824       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a33~porta_datain_reg0  ;
; 19.591 ; 19.824       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a33~porta_we_reg       ;
; 19.592 ; 19.825       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a4~porta_address_reg0  ;
; 19.592 ; 19.825       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a4~porta_datain_reg0   ;
; 19.592 ; 19.825       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a4~porta_we_reg        ;
; 19.592 ; 19.825       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a33                    ;
; 19.593 ; 19.826       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a4                     ;
; 19.601 ; 19.834       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a9~porta_address_reg0  ;
; 19.601 ; 19.834       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a9~porta_datain_reg0   ;
; 19.601 ; 19.834       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a9~porta_we_reg        ;
; 19.602 ; 19.835       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a47~porta_address_reg0 ;
; 19.602 ; 19.835       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a47~porta_datain_reg0  ;
; 19.602 ; 19.835       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a47~porta_we_reg       ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                          ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                 ; Clock Edge ; Target                                                                                                                    ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------+
; 49.519 ; 49.752       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a46~porta_address_reg0 ;
; 49.519 ; 49.752       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a46~porta_datain_reg0  ;
; 49.519 ; 49.752       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a46~porta_we_reg       ;
; 49.519 ; 49.752       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a57~porta_address_reg0 ;
; 49.519 ; 49.752       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a57~porta_datain_reg0  ;
; 49.519 ; 49.752       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a57~porta_we_reg       ;
; 49.519 ; 49.752       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a62~porta_address_reg0 ;
; 49.519 ; 49.752       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a62~porta_datain_reg0  ;
; 49.519 ; 49.752       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a62~porta_we_reg       ;
; 49.520 ; 49.753       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a46                    ;
; 49.520 ; 49.753       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a57                    ;
; 49.520 ; 49.753       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a62                    ;
; 49.521 ; 49.754       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a43~porta_address_reg0 ;
; 49.521 ; 49.754       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a43~porta_datain_reg0  ;
; 49.521 ; 49.754       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a43~porta_we_reg       ;
; 49.522 ; 49.755       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a43                    ;
; 49.523 ; 49.756       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a41~porta_address_reg0 ;
; 49.523 ; 49.756       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a41~porta_datain_reg0  ;
; 49.523 ; 49.756       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a41~porta_we_reg       ;
; 49.524 ; 49.757       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a41                    ;
; 49.525 ; 49.758       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a27~porta_address_reg0 ;
; 49.525 ; 49.758       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a27~porta_datain_reg0  ;
; 49.525 ; 49.758       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a27~porta_we_reg       ;
; 49.526 ; 49.759       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a27                    ;
; 49.527 ; 49.760       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a45~porta_address_reg0 ;
; 49.527 ; 49.760       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a45~porta_datain_reg0  ;
; 49.527 ; 49.760       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a45~porta_we_reg       ;
; 49.528 ; 49.761       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a45                    ;
; 49.529 ; 49.762       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a29~porta_address_reg0 ;
; 49.529 ; 49.762       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a29~porta_datain_reg0  ;
; 49.529 ; 49.762       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a29~porta_we_reg       ;
; 49.530 ; 49.763       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a29                    ;
; 49.530 ; 49.763       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a31~porta_address_reg0 ;
; 49.530 ; 49.763       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a31~porta_datain_reg0  ;
; 49.530 ; 49.763       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a31~porta_we_reg       ;
; 49.530 ; 49.763       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a27~porta_address_reg0 ;
; 49.530 ; 49.763       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a27~porta_datain_reg0  ;
; 49.530 ; 49.763       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a27~porta_we_reg       ;
; 49.531 ; 49.764       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a31                    ;
; 49.531 ; 49.764       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a27                    ;
; 49.537 ; 49.770       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a26~porta_address_reg0 ;
; 49.537 ; 49.770       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a26~porta_datain_reg0  ;
; 49.537 ; 49.770       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a26~porta_we_reg       ;
; 49.537 ; 49.770       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a28~porta_address_reg0 ;
; 49.537 ; 49.770       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a28~porta_datain_reg0  ;
; 49.537 ; 49.770       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a28~porta_we_reg       ;
; 49.537 ; 49.770       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a47~porta_address_reg0 ;
; 49.537 ; 49.770       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a47~porta_datain_reg0  ;
; 49.537 ; 49.770       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a47~porta_we_reg       ;
; 49.538 ; 49.771       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a26                    ;
; 49.538 ; 49.771       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a28                    ;
; 49.538 ; 49.771       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a47                    ;
; 49.543 ; 49.776       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a50~porta_address_reg0 ;
; 49.543 ; 49.776       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a50~porta_datain_reg0  ;
; 49.543 ; 49.776       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a50~porta_we_reg       ;
; 49.544 ; 49.777       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a50                    ;
; 49.544 ; 49.777       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a54~porta_address_reg0 ;
; 49.544 ; 49.777       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a54~porta_datain_reg0  ;
; 49.544 ; 49.777       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a54~porta_we_reg       ;
; 49.545 ; 49.778       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a54                    ;
; 49.546 ; 49.779       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a26~porta_address_reg0 ;
; 49.546 ; 49.779       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a26~porta_datain_reg0  ;
; 49.546 ; 49.779       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a26~porta_we_reg       ;
; 49.547 ; 49.780       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a26                    ;
; 49.547 ; 49.780       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a55~porta_address_reg0 ;
; 49.547 ; 49.780       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a55~porta_datain_reg0  ;
; 49.547 ; 49.780       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a55~porta_we_reg       ;
; 49.548 ; 49.781       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a55                    ;
; 49.550 ; 49.736       ; 0.186          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[2]             ;
; 49.568 ; 49.801       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a54~porta_address_reg0 ;
; 49.568 ; 49.801       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a54~porta_datain_reg0  ;
; 49.568 ; 49.801       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a54~porta_we_reg       ;
; 49.569 ; 49.802       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a54                    ;
; 49.577 ; 49.810       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a36~porta_address_reg0 ;
; 49.577 ; 49.810       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a36~porta_datain_reg0  ;
; 49.577 ; 49.810       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a36~porta_we_reg       ;
; 49.578 ; 49.811       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a36                    ;
; 49.586 ; 49.819       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a20~porta_address_reg0 ;
; 49.586 ; 49.819       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a20~porta_datain_reg0  ;
; 49.586 ; 49.819       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a20~porta_we_reg       ;
; 49.586 ; 49.819       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a43~porta_address_reg0 ;
; 49.586 ; 49.819       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a43~porta_datain_reg0  ;
; 49.586 ; 49.819       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a43~porta_we_reg       ;
; 49.587 ; 49.820       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a20                    ;
; 49.587 ; 49.820       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a43                    ;
; 49.592 ; 49.810       ; 0.218          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Data_writer:writer|Addr[16]                                                                                               ;
; 49.598 ; 49.831       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a33~porta_address_reg0 ;
; 49.598 ; 49.831       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a33~porta_datain_reg0  ;
; 49.598 ; 49.831       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a33~porta_we_reg       ;
; 49.599 ; 49.832       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a4~porta_address_reg0  ;
; 49.599 ; 49.832       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a4~porta_datain_reg0   ;
; 49.599 ; 49.832       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a4~porta_we_reg        ;
; 49.599 ; 49.832       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a33                    ;
; 49.600 ; 49.833       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a4                     ;
; 49.608 ; 49.841       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a9~porta_address_reg0  ;
; 49.608 ; 49.841       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a9~porta_datain_reg0   ;
; 49.608 ; 49.841       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a9~porta_we_reg        ;
; 49.609 ; 49.842       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a47~porta_address_reg0 ;
; 49.609 ; 49.842       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a47~porta_datain_reg0  ;
; 49.609 ; 49.842       ; 0.233          ; Low Pulse Width  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a47~porta_we_reg       ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                           ;
+------------------------+-----------------------+--------+--------+------------+-----------------------------------------------------------------------+
; Data Port              ; Clock Port            ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                       ;
+------------------------+-----------------------+--------+--------+------------+-----------------------------------------------------------------------+
; rx_serial              ; in_Clock              ; -0.889 ; -0.617 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
; user_addr_control[*]   ; in_Clock              ; 9.235  ; 9.448  ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  user_addr_control[16] ; in_Clock              ; 5.727  ; 5.401  ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  user_addr_control[17] ; in_Clock              ; 9.235  ; 9.448  ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
; user_addr_control[*]   ; in_Clock              ; 7.446  ; 7.659  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  user_addr_control[0]  ; in_Clock              ; 6.007  ; 6.134  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  user_addr_control[1]  ; in_Clock              ; 5.813  ; 6.018  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  user_addr_control[2]  ; in_Clock              ; 6.361  ; 6.524  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  user_addr_control[3]  ; in_Clock              ; 5.461  ; 5.729  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  user_addr_control[4]  ; in_Clock              ; 6.038  ; 6.309  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  user_addr_control[5]  ; in_Clock              ; 5.439  ; 5.738  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  user_addr_control[6]  ; in_Clock              ; 5.388  ; 5.686  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  user_addr_control[7]  ; in_Clock              ; 5.253  ; 5.539  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  user_addr_control[8]  ; in_Clock              ; 6.422  ; 6.727  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  user_addr_control[9]  ; in_Clock              ; 6.729  ; 6.882  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  user_addr_control[10] ; in_Clock              ; 6.341  ; 6.546  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  user_addr_control[11] ; in_Clock              ; 5.611  ; 5.879  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  user_addr_control[12] ; in_Clock              ; 5.534  ; 5.824  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  user_addr_control[13] ; in_Clock              ; 6.717  ; 7.086  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  user_addr_control[14] ; in_Clock              ; 6.875  ; 7.162  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  user_addr_control[15] ; in_Clock              ; 7.098  ; 7.428  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  user_addr_control[16] ; in_Clock              ; 4.348  ; 4.180  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  user_addr_control[17] ; in_Clock              ; 7.446  ; 7.659  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
; rx_serial              ; in_Clock              ; -1.137 ; -0.865 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
; user_addr_control[*]   ; in_Clock              ; 8.987  ; 9.200  ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  user_addr_control[16] ; in_Clock              ; 5.479  ; 5.153  ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  user_addr_control[17] ; in_Clock              ; 8.987  ; 9.200  ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
; user_addr_control[*]   ; in_Clock              ; 7.183  ; 7.396  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  user_addr_control[0]  ; in_Clock              ; 5.744  ; 5.871  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  user_addr_control[1]  ; in_Clock              ; 5.550  ; 5.755  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  user_addr_control[2]  ; in_Clock              ; 6.098  ; 6.261  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  user_addr_control[3]  ; in_Clock              ; 5.198  ; 5.466  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  user_addr_control[4]  ; in_Clock              ; 5.775  ; 6.046  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  user_addr_control[5]  ; in_Clock              ; 5.176  ; 5.475  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  user_addr_control[6]  ; in_Clock              ; 5.125  ; 5.423  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  user_addr_control[7]  ; in_Clock              ; 4.990  ; 5.276  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  user_addr_control[8]  ; in_Clock              ; 6.159  ; 6.464  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  user_addr_control[9]  ; in_Clock              ; 6.466  ; 6.619  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  user_addr_control[10] ; in_Clock              ; 6.078  ; 6.283  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  user_addr_control[11] ; in_Clock              ; 5.348  ; 5.616  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  user_addr_control[12] ; in_Clock              ; 5.271  ; 5.561  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  user_addr_control[13] ; in_Clock              ; 6.454  ; 6.823  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  user_addr_control[14] ; in_Clock              ; 6.612  ; 6.899  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  user_addr_control[15] ; in_Clock              ; 6.835  ; 7.165  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  user_addr_control[16] ; in_Clock              ; 4.085  ; 3.917  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  user_addr_control[17] ; in_Clock              ; 7.183  ; 7.396  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
; clk_mode               ; in_Clock              ; 4.353  ; 4.782  ; Rise       ; in_Clock                                                              ;
; idle_button            ; in_Clock              ; 1.751  ; 1.967  ; Rise       ; in_Clock                                                              ;
; manual_clk             ; in_Clock              ; 2.865  ; 3.136  ; Rise       ; in_Clock                                                              ;
; reset_processor        ; in_Clock              ; 1.639  ; 1.899  ; Rise       ; in_Clock                                                              ;
; user_addr_control[*]   ; user_addr_control[16] ; 11.763 ; 11.986 ; Rise       ; user_addr_control[16]                                                 ;
;  user_addr_control[16] ; user_addr_control[16] ; 8.284  ; 8.202  ; Rise       ; user_addr_control[16]                                                 ;
;  user_addr_control[17] ; user_addr_control[16] ; 11.763 ; 11.986 ; Rise       ; user_addr_control[16]                                                 ;
; user_addr_control[*]   ; user_addr_control[16] ; 12.183 ; 12.406 ; Fall       ; user_addr_control[16]                                                 ;
;  user_addr_control[16] ; user_addr_control[16] ; 8.704  ; 8.622  ; Fall       ; user_addr_control[16]                                                 ;
;  user_addr_control[17] ; user_addr_control[16] ; 12.183 ; 12.406 ; Fall       ; user_addr_control[16]                                                 ;
+------------------------+-----------------------+--------+--------+------------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                            ;
+------------------------+-----------------------+--------+--------+------------+-----------------------------------------------------------------------+
; Data Port              ; Clock Port            ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                       ;
+------------------------+-----------------------+--------+--------+------------+-----------------------------------------------------------------------+
; rx_serial              ; in_Clock              ; 1.815  ; 1.546  ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
; user_addr_control[*]   ; in_Clock              ; -1.059 ; -0.969 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  user_addr_control[16] ; in_Clock              ; -1.059 ; -0.969 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  user_addr_control[17] ; in_Clock              ; -3.910 ; -4.138 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
; user_addr_control[*]   ; in_Clock              ; -1.428 ; -1.456 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  user_addr_control[0]  ; in_Clock              ; -2.343 ; -2.361 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  user_addr_control[1]  ; in_Clock              ; -2.501 ; -2.607 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  user_addr_control[2]  ; in_Clock              ; -2.736 ; -2.782 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  user_addr_control[3]  ; in_Clock              ; -1.996 ; -2.273 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  user_addr_control[4]  ; in_Clock              ; -2.440 ; -2.560 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  user_addr_control[5]  ; in_Clock              ; -1.807 ; -2.084 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  user_addr_control[6]  ; in_Clock              ; -1.818 ; -1.937 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  user_addr_control[7]  ; in_Clock              ; -1.721 ; -1.992 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  user_addr_control[8]  ; in_Clock              ; -3.045 ; -3.347 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  user_addr_control[9]  ; in_Clock              ; -3.296 ; -3.402 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  user_addr_control[10] ; in_Clock              ; -3.050 ; -3.241 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  user_addr_control[11] ; in_Clock              ; -2.225 ; -2.507 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  user_addr_control[12] ; in_Clock              ; -2.316 ; -2.590 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  user_addr_control[13] ; in_Clock              ; -1.428 ; -1.766 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  user_addr_control[14] ; in_Clock              ; -1.570 ; -1.839 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  user_addr_control[15] ; in_Clock              ; -1.776 ; -2.023 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  user_addr_control[16] ; in_Clock              ; -1.447 ; -1.456 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  user_addr_control[17] ; in_Clock              ; -4.044 ; -4.272 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
; rx_serial              ; in_Clock              ; 2.154  ; 1.885  ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
; user_addr_control[*]   ; in_Clock              ; -0.720 ; -0.630 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  user_addr_control[16] ; in_Clock              ; -0.720 ; -0.630 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  user_addr_control[17] ; in_Clock              ; -3.571 ; -3.799 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
; user_addr_control[*]   ; in_Clock              ; -1.082 ; -1.110 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  user_addr_control[0]  ; in_Clock              ; -1.997 ; -2.015 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  user_addr_control[1]  ; in_Clock              ; -2.155 ; -2.261 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  user_addr_control[2]  ; in_Clock              ; -2.390 ; -2.436 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  user_addr_control[3]  ; in_Clock              ; -1.650 ; -1.927 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  user_addr_control[4]  ; in_Clock              ; -2.094 ; -2.214 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  user_addr_control[5]  ; in_Clock              ; -1.461 ; -1.738 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  user_addr_control[6]  ; in_Clock              ; -1.472 ; -1.591 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  user_addr_control[7]  ; in_Clock              ; -1.375 ; -1.646 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  user_addr_control[8]  ; in_Clock              ; -2.699 ; -3.001 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  user_addr_control[9]  ; in_Clock              ; -2.950 ; -3.056 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  user_addr_control[10] ; in_Clock              ; -2.704 ; -2.895 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  user_addr_control[11] ; in_Clock              ; -1.879 ; -2.161 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  user_addr_control[12] ; in_Clock              ; -1.970 ; -2.244 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  user_addr_control[13] ; in_Clock              ; -1.082 ; -1.420 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  user_addr_control[14] ; in_Clock              ; -1.224 ; -1.493 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  user_addr_control[15] ; in_Clock              ; -1.430 ; -1.677 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  user_addr_control[16] ; in_Clock              ; -1.101 ; -1.110 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  user_addr_control[17] ; in_Clock              ; -3.698 ; -3.926 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
; clk_mode               ; in_Clock              ; -2.176 ; -2.477 ; Rise       ; in_Clock                                                              ;
; idle_button            ; in_Clock              ; -1.039 ; -1.272 ; Rise       ; in_Clock                                                              ;
; manual_clk             ; in_Clock              ; -1.865 ; -2.164 ; Rise       ; in_Clock                                                              ;
; reset_processor        ; in_Clock              ; -1.212 ; -1.466 ; Rise       ; in_Clock                                                              ;
; user_addr_control[*]   ; user_addr_control[16] ; -1.354 ; -1.214 ; Rise       ; user_addr_control[16]                                                 ;
;  user_addr_control[16] ; user_addr_control[16] ; -1.354 ; -1.214 ; Rise       ; user_addr_control[16]                                                 ;
;  user_addr_control[17] ; user_addr_control[16] ; -2.604 ; -2.832 ; Rise       ; user_addr_control[16]                                                 ;
; user_addr_control[*]   ; user_addr_control[16] ; -1.327 ; -1.187 ; Fall       ; user_addr_control[16]                                                 ;
;  user_addr_control[16] ; user_addr_control[16] ; -1.327 ; -1.187 ; Fall       ; user_addr_control[16]                                                 ;
;  user_addr_control[17] ; user_addr_control[16] ; -2.577 ; -2.805 ; Fall       ; user_addr_control[16]                                                 ;
+------------------------+-----------------------+--------+--------+------------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                   ;
+------------------+-----------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------+
; Data Port        ; Clock Port                                    ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                       ;
+------------------+-----------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------+
; hex1[*]          ; in_Clock                                      ; 18.310 ; 18.341 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex1[0]         ; in_Clock                                      ; 17.855 ; 17.647 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex1[1]         ; in_Clock                                      ; 17.242 ; 16.903 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex1[2]         ; in_Clock                                      ; 17.496 ; 17.215 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex1[3]         ; in_Clock                                      ; 16.097 ; 16.010 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex1[4]         ; in_Clock                                      ; 17.846 ; 17.515 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex1[5]         ; in_Clock                                      ; 18.310 ; 18.341 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex1[6]         ; in_Clock                                      ; 17.541 ; 17.551 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
; hex2[*]          ; in_Clock                                      ; 19.435 ; 19.017 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex2[0]         ; in_Clock                                      ; 17.599 ; 17.934 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex2[2]         ; in_Clock                                      ; 17.598 ; 17.258 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex2[3]         ; in_Clock                                      ; 17.324 ; 17.642 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex2[4]         ; in_Clock                                      ; 16.396 ; 16.540 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex2[5]         ; in_Clock                                      ; 19.435 ; 19.017 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex2[6]         ; in_Clock                                      ; 16.666 ; 16.997 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
; retrieve_done    ; in_Clock                                      ; 10.848 ; 10.728 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
; test_wire[*]     ; in_Clock                                      ; 12.275 ; 12.063 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  test_wire[0]    ; in_Clock                                      ; 11.240 ; 11.257 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  test_wire[1]    ; in_Clock                                      ; 12.044 ; 11.831 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  test_wire[2]    ; in_Clock                                      ; 12.153 ; 11.841 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  test_wire[3]    ; in_Clock                                      ; 10.425 ; 10.397 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  test_wire[4]    ; in_Clock                                      ; 12.275 ; 12.063 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  test_wire[5]    ; in_Clock                                      ; 10.548 ; 10.381 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  test_wire[6]    ; in_Clock                                      ; 12.072 ; 12.011 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
; tx_active        ; in_Clock                                      ; 11.577 ; 11.451 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
; tx_serial        ; in_Clock                                      ; 12.309 ; 12.277 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
; write_done       ; in_Clock                                      ; 11.790 ; 11.543 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
; hex1[*]          ; in_Clock                                      ; 20.403 ; 20.434 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex1[0]         ; in_Clock                                      ; 19.948 ; 19.740 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex1[1]         ; in_Clock                                      ; 19.335 ; 18.996 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex1[2]         ; in_Clock                                      ; 19.589 ; 19.308 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex1[3]         ; in_Clock                                      ; 18.190 ; 18.103 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex1[4]         ; in_Clock                                      ; 19.939 ; 19.608 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex1[5]         ; in_Clock                                      ; 20.403 ; 20.434 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex1[6]         ; in_Clock                                      ; 19.634 ; 19.644 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
; hex2[*]          ; in_Clock                                      ; 21.528 ; 21.110 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex2[0]         ; in_Clock                                      ; 19.692 ; 20.027 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex2[2]         ; in_Clock                                      ; 19.691 ; 19.351 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex2[3]         ; in_Clock                                      ; 19.417 ; 19.735 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex2[4]         ; in_Clock                                      ; 18.489 ; 18.633 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex2[5]         ; in_Clock                                      ; 21.528 ; 21.110 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex2[6]         ; in_Clock                                      ; 18.759 ; 19.090 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
; hex5[*]          ; in_Clock                                      ; 14.681 ; 14.631 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex5[0]         ; in_Clock                                      ; 14.047 ; 13.888 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex5[1]         ; in_Clock                                      ; 14.681 ; 14.631 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex5[2]         ; in_Clock                                      ; 13.682 ; 13.604 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex5[3]         ; in_Clock                                      ; 13.385 ; 13.170 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex5[4]         ; in_Clock                                      ; 13.316 ; 13.108 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex5[5]         ; in_Clock                                      ; 13.446 ; 13.425 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex5[6]         ; in_Clock                                      ; 13.075 ; 13.130 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
; hex6[*]          ; in_Clock                                      ; 10.729 ; 10.842 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex6[0]         ; in_Clock                                      ; 8.780  ; 8.971  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex6[3]         ; in_Clock                                      ; 8.780  ; 8.971  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex6[4]         ; in_Clock                                      ; 9.478  ; 9.649  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex6[5]         ; in_Clock                                      ; 10.729 ; 10.842 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
; hex7[*]          ; in_Clock                                      ; 13.179 ; 12.808 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex7[0]         ; in_Clock                                      ; 12.194 ; 12.231 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex7[2]         ; in_Clock                                      ; 13.179 ; 12.808 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex7[3]         ; in_Clock                                      ; 11.870 ; 11.888 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex7[4]         ; in_Clock                                      ; 9.979  ; 10.088 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex7[5]         ; in_Clock                                      ; 12.337 ; 12.583 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex7[6]         ; in_Clock                                      ; 10.300 ; 10.472 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
; iram_output[*]   ; in_Clock                                      ; 12.328 ; 12.244 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  iram_output[0]  ; in_Clock                                      ; 12.051 ; 11.779 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  iram_output[1]  ; in_Clock                                      ; 11.841 ; 11.596 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  iram_output[2]  ; in_Clock                                      ; 11.868 ; 11.610 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  iram_output[3]  ; in_Clock                                      ; 12.013 ; 11.739 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  iram_output[4]  ; in_Clock                                      ; 11.717 ; 11.439 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  iram_output[5]  ; in_Clock                                      ; 12.328 ; 12.244 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  iram_output[6]  ; in_Clock                                      ; 11.869 ; 11.624 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  iram_output[7]  ; in_Clock                                      ; 10.796 ; 10.668 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
; processor_status ; in_Clock                                      ; 11.513 ; 11.422 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
; hex1[*]          ; in_Clock                                      ; 18.649 ; 18.680 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex1[0]         ; in_Clock                                      ; 18.194 ; 17.986 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex1[1]         ; in_Clock                                      ; 17.581 ; 17.242 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex1[2]         ; in_Clock                                      ; 17.835 ; 17.554 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex1[3]         ; in_Clock                                      ; 16.436 ; 16.349 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex1[4]         ; in_Clock                                      ; 18.185 ; 17.854 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex1[5]         ; in_Clock                                      ; 18.649 ; 18.680 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex1[6]         ; in_Clock                                      ; 17.880 ; 17.890 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
; hex2[*]          ; in_Clock                                      ; 19.774 ; 19.356 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex2[0]         ; in_Clock                                      ; 17.938 ; 18.273 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex2[2]         ; in_Clock                                      ; 17.937 ; 17.597 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex2[3]         ; in_Clock                                      ; 17.663 ; 17.981 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex2[4]         ; in_Clock                                      ; 16.735 ; 16.879 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex2[5]         ; in_Clock                                      ; 19.774 ; 19.356 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex2[6]         ; in_Clock                                      ; 17.005 ; 17.336 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
; retrieve_done    ; in_Clock                                      ; 11.187 ; 11.067 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
; test_wire[*]     ; in_Clock                                      ; 12.614 ; 12.402 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  test_wire[0]    ; in_Clock                                      ; 11.579 ; 11.596 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  test_wire[1]    ; in_Clock                                      ; 12.383 ; 12.170 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  test_wire[2]    ; in_Clock                                      ; 12.492 ; 12.180 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  test_wire[3]    ; in_Clock                                      ; 10.764 ; 10.736 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  test_wire[4]    ; in_Clock                                      ; 12.614 ; 12.402 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  test_wire[5]    ; in_Clock                                      ; 10.887 ; 10.720 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  test_wire[6]    ; in_Clock                                      ; 12.411 ; 12.350 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
; tx_active        ; in_Clock                                      ; 11.916 ; 11.790 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
; tx_serial        ; in_Clock                                      ; 12.648 ; 12.616 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
; write_done       ; in_Clock                                      ; 12.129 ; 11.882 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
; hex1[*]          ; in_Clock                                      ; 20.749 ; 20.780 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex1[0]         ; in_Clock                                      ; 20.294 ; 20.086 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex1[1]         ; in_Clock                                      ; 19.681 ; 19.342 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex1[2]         ; in_Clock                                      ; 19.935 ; 19.654 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex1[3]         ; in_Clock                                      ; 18.536 ; 18.449 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex1[4]         ; in_Clock                                      ; 20.285 ; 19.954 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex1[5]         ; in_Clock                                      ; 20.749 ; 20.780 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex1[6]         ; in_Clock                                      ; 19.980 ; 19.990 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
; hex2[*]          ; in_Clock                                      ; 21.874 ; 21.456 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex2[0]         ; in_Clock                                      ; 20.038 ; 20.373 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex2[2]         ; in_Clock                                      ; 20.037 ; 19.697 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex2[3]         ; in_Clock                                      ; 19.763 ; 20.081 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex2[4]         ; in_Clock                                      ; 18.835 ; 18.979 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex2[5]         ; in_Clock                                      ; 21.874 ; 21.456 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex2[6]         ; in_Clock                                      ; 19.105 ; 19.436 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
; hex5[*]          ; in_Clock                                      ; 15.027 ; 14.977 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex5[0]         ; in_Clock                                      ; 14.393 ; 14.234 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex5[1]         ; in_Clock                                      ; 15.027 ; 14.977 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex5[2]         ; in_Clock                                      ; 14.028 ; 13.950 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex5[3]         ; in_Clock                                      ; 13.731 ; 13.516 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex5[4]         ; in_Clock                                      ; 13.662 ; 13.454 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex5[5]         ; in_Clock                                      ; 13.792 ; 13.771 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex5[6]         ; in_Clock                                      ; 13.421 ; 13.476 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
; hex6[*]          ; in_Clock                                      ; 11.075 ; 11.188 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex6[0]         ; in_Clock                                      ; 9.126  ; 9.317  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex6[3]         ; in_Clock                                      ; 9.126  ; 9.317  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex6[4]         ; in_Clock                                      ; 9.824  ; 9.995  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex6[5]         ; in_Clock                                      ; 11.075 ; 11.188 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
; hex7[*]          ; in_Clock                                      ; 13.525 ; 13.154 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex7[0]         ; in_Clock                                      ; 12.540 ; 12.577 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex7[2]         ; in_Clock                                      ; 13.525 ; 13.154 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex7[3]         ; in_Clock                                      ; 12.216 ; 12.234 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex7[4]         ; in_Clock                                      ; 10.325 ; 10.434 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex7[5]         ; in_Clock                                      ; 12.683 ; 12.929 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex7[6]         ; in_Clock                                      ; 10.646 ; 10.818 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
; iram_output[*]   ; in_Clock                                      ; 12.674 ; 12.590 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  iram_output[0]  ; in_Clock                                      ; 12.397 ; 12.125 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  iram_output[1]  ; in_Clock                                      ; 12.187 ; 11.942 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  iram_output[2]  ; in_Clock                                      ; 12.214 ; 11.956 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  iram_output[3]  ; in_Clock                                      ; 12.359 ; 12.085 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  iram_output[4]  ; in_Clock                                      ; 12.063 ; 11.785 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  iram_output[5]  ; in_Clock                                      ; 12.674 ; 12.590 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  iram_output[6]  ; in_Clock                                      ; 12.215 ; 11.970 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  iram_output[7]  ; in_Clock                                      ; 11.142 ; 11.014 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
; processor_status ; in_Clock                                      ; 11.859 ; 11.768 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
; hex3[*]          ; debouncer:clock_mode_button|button_out        ; 12.342 ; 12.395 ; Rise       ; debouncer:clock_mode_button|button_out                                ;
;  hex3[0]         ; debouncer:clock_mode_button|button_out        ; 12.342 ; 12.395 ; Rise       ; debouncer:clock_mode_button|button_out                                ;
;  hex3[2]         ; debouncer:clock_mode_button|button_out        ; 12.158 ; 11.875 ; Rise       ; debouncer:clock_mode_button|button_out                                ;
;  hex3[3]         ; debouncer:clock_mode_button|button_out        ; 11.807 ; 11.797 ; Rise       ; debouncer:clock_mode_button|button_out                                ;
;  hex3[4]         ; debouncer:clock_mode_button|button_out        ; 6.094  ; 6.123  ; Rise       ; debouncer:clock_mode_button|button_out                                ;
;  hex3[5]         ; debouncer:clock_mode_button|button_out        ; 10.663 ; 10.348 ; Rise       ; debouncer:clock_mode_button|button_out                                ;
;  hex3[6]         ; debouncer:clock_mode_button|button_out        ; 9.760  ; 9.992  ; Rise       ; debouncer:clock_mode_button|button_out                                ;
; hex5[*]          ; processor:Processor|state_machine:SM|STATE[1] ; 11.094 ; 11.047 ; Rise       ; processor:Processor|state_machine:SM|STATE[1]                         ;
;  hex5[0]         ; processor:Processor|state_machine:SM|STATE[1] ; 9.181  ; 8.897  ; Rise       ; processor:Processor|state_machine:SM|STATE[1]                         ;
;  hex5[1]         ; processor:Processor|state_machine:SM|STATE[1] ; 11.094 ; 11.047 ; Rise       ; processor:Processor|state_machine:SM|STATE[1]                         ;
;  hex5[2]         ; processor:Processor|state_machine:SM|STATE[1] ; 10.133 ; 9.803  ; Rise       ; processor:Processor|state_machine:SM|STATE[1]                         ;
;  hex5[3]         ; processor:Processor|state_machine:SM|STATE[1] ; 9.748  ; 9.572  ; Rise       ; processor:Processor|state_machine:SM|STATE[1]                         ;
;  hex5[4]         ; processor:Processor|state_machine:SM|STATE[1] ; 9.524  ; 9.562  ; Rise       ; processor:Processor|state_machine:SM|STATE[1]                         ;
;  hex5[5]         ; processor:Processor|state_machine:SM|STATE[1] ; 9.855  ; 9.961  ; Rise       ; processor:Processor|state_machine:SM|STATE[1]                         ;
;  hex5[6]         ; processor:Processor|state_machine:SM|STATE[1] ; 9.351  ; 9.651  ; Rise       ; processor:Processor|state_machine:SM|STATE[1]                         ;
; hex4[*]          ; processor:Processor|state_machine:SM|STATE[1] ; 10.732 ; 10.536 ; Fall       ; processor:Processor|state_machine:SM|STATE[1]                         ;
;  hex4[0]         ; processor:Processor|state_machine:SM|STATE[1] ; 10.277 ; 10.083 ; Fall       ; processor:Processor|state_machine:SM|STATE[1]                         ;
;  hex4[1]         ; processor:Processor|state_machine:SM|STATE[1] ; 9.462  ; 9.355  ; Fall       ; processor:Processor|state_machine:SM|STATE[1]                         ;
;  hex4[2]         ; processor:Processor|state_machine:SM|STATE[1] ; 9.425  ; 9.340  ; Fall       ; processor:Processor|state_machine:SM|STATE[1]                         ;
;  hex4[3]         ; processor:Processor|state_machine:SM|STATE[1] ; 10.387 ; 10.146 ; Fall       ; processor:Processor|state_machine:SM|STATE[1]                         ;
;  hex4[4]         ; processor:Processor|state_machine:SM|STATE[1] ; 10.732 ; 10.536 ; Fall       ; processor:Processor|state_machine:SM|STATE[1]                         ;
;  hex4[5]         ; processor:Processor|state_machine:SM|STATE[1] ; 9.443  ; 9.301  ; Fall       ; processor:Processor|state_machine:SM|STATE[1]                         ;
;  hex4[6]         ; processor:Processor|state_machine:SM|STATE[1] ; 8.791  ; 8.743  ; Fall       ; processor:Processor|state_machine:SM|STATE[1]                         ;
; hex5[*]          ; processor:Processor|state_machine:SM|STATE[1] ; 11.009 ; 10.962 ; Fall       ; processor:Processor|state_machine:SM|STATE[1]                         ;
;  hex5[0]         ; processor:Processor|state_machine:SM|STATE[1] ; 9.107  ; 8.818  ; Fall       ; processor:Processor|state_machine:SM|STATE[1]                         ;
;  hex5[1]         ; processor:Processor|state_machine:SM|STATE[1] ; 11.009 ; 10.962 ; Fall       ; processor:Processor|state_machine:SM|STATE[1]                         ;
;  hex5[2]         ; processor:Processor|state_machine:SM|STATE[1] ; 10.048 ; 9.699  ; Fall       ; processor:Processor|state_machine:SM|STATE[1]                         ;
;  hex5[3]         ; processor:Processor|state_machine:SM|STATE[1] ; 9.663  ; 9.487  ; Fall       ; processor:Processor|state_machine:SM|STATE[1]                         ;
;  hex5[4]         ; processor:Processor|state_machine:SM|STATE[1] ; 9.420  ; 9.477  ; Fall       ; processor:Processor|state_machine:SM|STATE[1]                         ;
;  hex5[5]         ; processor:Processor|state_machine:SM|STATE[1] ; 9.751  ; 9.876  ; Fall       ; processor:Processor|state_machine:SM|STATE[1]                         ;
;  hex5[6]         ; processor:Processor|state_machine:SM|STATE[1] ; 9.247  ; 9.566  ; Fall       ; processor:Processor|state_machine:SM|STATE[1]                         ;
; hex0[*]          ; user_addr_control[16]                         ; 20.179 ; 19.865 ; Rise       ; user_addr_control[16]                                                 ;
;  hex0[0]         ; user_addr_control[16]                         ; 16.696 ; 16.646 ; Rise       ; user_addr_control[16]                                                 ;
;  hex0[1]         ; user_addr_control[16]                         ; 18.376 ; 18.304 ; Rise       ; user_addr_control[16]                                                 ;
;  hex0[2]         ; user_addr_control[16]                         ; 17.544 ; 17.348 ; Rise       ; user_addr_control[16]                                                 ;
;  hex0[3]         ; user_addr_control[16]                         ; 17.446 ; 17.249 ; Rise       ; user_addr_control[16]                                                 ;
;  hex0[4]         ; user_addr_control[16]                         ; 18.982 ; 18.698 ; Rise       ; user_addr_control[16]                                                 ;
;  hex0[5]         ; user_addr_control[16]                         ; 20.179 ; 19.865 ; Rise       ; user_addr_control[16]                                                 ;
;  hex0[6]         ; user_addr_control[16]                         ; 19.313 ; 19.086 ; Rise       ; user_addr_control[16]                                                 ;
; hex1[*]          ; user_addr_control[16]                         ; 16.276 ; 16.307 ; Rise       ; user_addr_control[16]                                                 ;
;  hex1[0]         ; user_addr_control[16]                         ; 15.821 ; 15.613 ; Rise       ; user_addr_control[16]                                                 ;
;  hex1[1]         ; user_addr_control[16]                         ; 15.208 ; 14.869 ; Rise       ; user_addr_control[16]                                                 ;
;  hex1[2]         ; user_addr_control[16]                         ; 15.462 ; 15.181 ; Rise       ; user_addr_control[16]                                                 ;
;  hex1[3]         ; user_addr_control[16]                         ; 14.063 ; 13.976 ; Rise       ; user_addr_control[16]                                                 ;
;  hex1[4]         ; user_addr_control[16]                         ; 15.812 ; 15.481 ; Rise       ; user_addr_control[16]                                                 ;
;  hex1[5]         ; user_addr_control[16]                         ; 16.276 ; 16.307 ; Rise       ; user_addr_control[16]                                                 ;
;  hex1[6]         ; user_addr_control[16]                         ; 15.507 ; 15.517 ; Rise       ; user_addr_control[16]                                                 ;
; hex2[*]          ; user_addr_control[16]                         ; 17.406 ; 16.988 ; Rise       ; user_addr_control[16]                                                 ;
;  hex2[0]         ; user_addr_control[16]                         ; 15.570 ; 15.905 ; Rise       ; user_addr_control[16]                                                 ;
;  hex2[2]         ; user_addr_control[16]                         ; 15.569 ; 15.229 ; Rise       ; user_addr_control[16]                                                 ;
;  hex2[3]         ; user_addr_control[16]                         ; 15.295 ; 15.613 ; Rise       ; user_addr_control[16]                                                 ;
;  hex2[4]         ; user_addr_control[16]                         ; 14.362 ; 14.506 ; Rise       ; user_addr_control[16]                                                 ;
;  hex2[5]         ; user_addr_control[16]                         ; 17.406 ; 16.988 ; Rise       ; user_addr_control[16]                                                 ;
;  hex2[6]         ; user_addr_control[16]                         ; 14.637 ; 14.968 ; Rise       ; user_addr_control[16]                                                 ;
; hex0[*]          ; user_addr_control[16]                         ; 20.206 ; 19.892 ; Fall       ; user_addr_control[16]                                                 ;
;  hex0[0]         ; user_addr_control[16]                         ; 16.723 ; 16.673 ; Fall       ; user_addr_control[16]                                                 ;
;  hex0[1]         ; user_addr_control[16]                         ; 18.403 ; 18.331 ; Fall       ; user_addr_control[16]                                                 ;
;  hex0[2]         ; user_addr_control[16]                         ; 17.571 ; 17.375 ; Fall       ; user_addr_control[16]                                                 ;
;  hex0[3]         ; user_addr_control[16]                         ; 17.473 ; 17.276 ; Fall       ; user_addr_control[16]                                                 ;
;  hex0[4]         ; user_addr_control[16]                         ; 19.009 ; 18.725 ; Fall       ; user_addr_control[16]                                                 ;
;  hex0[5]         ; user_addr_control[16]                         ; 20.206 ; 19.892 ; Fall       ; user_addr_control[16]                                                 ;
;  hex0[6]         ; user_addr_control[16]                         ; 19.340 ; 19.113 ; Fall       ; user_addr_control[16]                                                 ;
; hex1[*]          ; user_addr_control[16]                         ; 16.276 ; 16.307 ; Fall       ; user_addr_control[16]                                                 ;
;  hex1[0]         ; user_addr_control[16]                         ; 15.821 ; 15.613 ; Fall       ; user_addr_control[16]                                                 ;
;  hex1[1]         ; user_addr_control[16]                         ; 15.208 ; 14.869 ; Fall       ; user_addr_control[16]                                                 ;
;  hex1[2]         ; user_addr_control[16]                         ; 15.462 ; 15.181 ; Fall       ; user_addr_control[16]                                                 ;
;  hex1[3]         ; user_addr_control[16]                         ; 14.063 ; 13.976 ; Fall       ; user_addr_control[16]                                                 ;
;  hex1[4]         ; user_addr_control[16]                         ; 15.812 ; 15.481 ; Fall       ; user_addr_control[16]                                                 ;
;  hex1[5]         ; user_addr_control[16]                         ; 16.276 ; 16.307 ; Fall       ; user_addr_control[16]                                                 ;
;  hex1[6]         ; user_addr_control[16]                         ; 15.507 ; 15.517 ; Fall       ; user_addr_control[16]                                                 ;
; hex2[*]          ; user_addr_control[16]                         ; 17.406 ; 16.988 ; Fall       ; user_addr_control[16]                                                 ;
;  hex2[0]         ; user_addr_control[16]                         ; 15.570 ; 15.905 ; Fall       ; user_addr_control[16]                                                 ;
;  hex2[2]         ; user_addr_control[16]                         ; 15.569 ; 15.229 ; Fall       ; user_addr_control[16]                                                 ;
;  hex2[3]         ; user_addr_control[16]                         ; 15.295 ; 15.613 ; Fall       ; user_addr_control[16]                                                 ;
;  hex2[4]         ; user_addr_control[16]                         ; 14.362 ; 14.506 ; Fall       ; user_addr_control[16]                                                 ;
;  hex2[5]         ; user_addr_control[16]                         ; 17.406 ; 16.988 ; Fall       ; user_addr_control[16]                                                 ;
;  hex2[6]         ; user_addr_control[16]                         ; 14.637 ; 14.968 ; Fall       ; user_addr_control[16]                                                 ;
+------------------+-----------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                           ;
+------------------+-----------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------+
; Data Port        ; Clock Port                                    ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                       ;
+------------------+-----------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------+
; hex1[*]          ; in_Clock                                      ; 10.068 ; 9.976  ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex1[0]         ; in_Clock                                      ; 11.850 ; 11.576 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex1[1]         ; in_Clock                                      ; 11.179 ; 10.852 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex1[2]         ; in_Clock                                      ; 11.434 ; 11.161 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex1[3]         ; in_Clock                                      ; 10.068 ; 9.976  ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex1[4]         ; in_Clock                                      ; 11.846 ; 11.483 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex1[5]         ; in_Clock                                      ; 12.278 ; 12.311 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex1[6]         ; in_Clock                                      ; 11.465 ; 11.542 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
; hex2[*]          ; in_Clock                                      ; 10.462 ; 10.853 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex2[0]         ; in_Clock                                      ; 11.311 ; 11.725 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex2[2]         ; in_Clock                                      ; 11.410 ; 11.005 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex2[3]         ; in_Clock                                      ; 11.047 ; 11.444 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex2[4]         ; in_Clock                                      ; 10.698 ; 10.909 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex2[5]         ; in_Clock                                      ; 13.090 ; 12.719 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex2[6]         ; in_Clock                                      ; 10.462 ; 10.853 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
; retrieve_done    ; in_Clock                                      ; 9.991  ; 9.876  ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
; test_wire[*]     ; in_Clock                                      ; 9.588  ; 9.545  ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  test_wire[0]    ; in_Clock                                      ; 10.368 ; 10.383 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  test_wire[1]    ; in_Clock                                      ; 11.140 ; 10.934 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  test_wire[2]    ; in_Clock                                      ; 11.247 ; 10.947 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  test_wire[3]    ; in_Clock                                      ; 9.588  ; 9.560  ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  test_wire[4]    ; in_Clock                                      ; 11.363 ; 11.158 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  test_wire[5]    ; in_Clock                                      ; 9.706  ; 9.545  ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  test_wire[6]    ; in_Clock                                      ; 11.168 ; 11.109 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
; tx_active        ; in_Clock                                      ; 10.691 ; 10.569 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
; tx_serial        ; in_Clock                                      ; 11.441 ; 11.412 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
; write_done       ; in_Clock                                      ; 10.897 ; 10.659 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
; hex1[*]          ; in_Clock                                      ; 10.283 ; 10.191 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex1[0]         ; in_Clock                                      ; 12.065 ; 11.791 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex1[1]         ; in_Clock                                      ; 11.394 ; 11.067 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex1[2]         ; in_Clock                                      ; 11.649 ; 11.376 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex1[3]         ; in_Clock                                      ; 10.283 ; 10.191 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex1[4]         ; in_Clock                                      ; 12.061 ; 11.698 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex1[5]         ; in_Clock                                      ; 12.493 ; 12.526 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex1[6]         ; in_Clock                                      ; 11.680 ; 11.757 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
; hex2[*]          ; in_Clock                                      ; 10.677 ; 11.037 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex2[0]         ; in_Clock                                      ; 11.526 ; 11.909 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex2[2]         ; in_Clock                                      ; 11.594 ; 11.220 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex2[3]         ; in_Clock                                      ; 11.262 ; 11.628 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex2[4]         ; in_Clock                                      ; 10.913 ; 11.124 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex2[5]         ; in_Clock                                      ; 13.305 ; 12.934 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex2[6]         ; in_Clock                                      ; 10.677 ; 11.037 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
; hex5[*]          ; in_Clock                                      ; 10.160 ; 10.220 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex5[0]         ; in_Clock                                      ; 10.498 ; 10.220 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex5[1]         ; in_Clock                                      ; 11.808 ; 11.791 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex5[2]         ; in_Clock                                      ; 10.871 ; 10.685 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex5[3]         ; in_Clock                                      ; 10.472 ; 10.301 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex5[4]         ; in_Clock                                      ; 10.451 ; 10.318 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex5[5]         ; in_Clock                                      ; 10.653 ; 10.493 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex5[6]         ; in_Clock                                      ; 10.160 ; 10.297 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
; hex6[*]          ; in_Clock                                      ; 8.003  ; 8.187  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex6[0]         ; in_Clock                                      ; 8.003  ; 8.187  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex6[3]         ; in_Clock                                      ; 8.003  ; 8.187  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex6[4]         ; in_Clock                                      ; 8.673  ; 8.838  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex6[5]         ; in_Clock                                      ; 9.924  ; 10.031 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
; hex7[*]          ; in_Clock                                      ; 9.155  ; 9.261  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex7[0]         ; in_Clock                                      ; 10.642 ; 10.653 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex7[2]         ; in_Clock                                      ; 12.103 ; 11.729 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex7[3]         ; in_Clock                                      ; 10.334 ; 10.326 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex7[4]         ; in_Clock                                      ; 9.155  ; 9.261  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex7[5]         ; in_Clock                                      ; 11.368 ; 11.528 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex7[6]         ; in_Clock                                      ; 9.462  ; 9.628  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
; iram_output[*]   ; in_Clock                                      ; 9.953  ; 9.830  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  iram_output[0]  ; in_Clock                                      ; 11.157 ; 10.897 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  iram_output[1]  ; in_Clock                                      ; 10.956 ; 10.722 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  iram_output[2]  ; in_Clock                                      ; 10.983 ; 10.736 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  iram_output[3]  ; in_Clock                                      ; 11.122 ; 10.859 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  iram_output[4]  ; in_Clock                                      ; 10.838 ; 10.572 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  iram_output[5]  ; in_Clock                                      ; 11.471 ; 11.393 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  iram_output[6]  ; in_Clock                                      ; 10.983 ; 10.748 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  iram_output[7]  ; in_Clock                                      ; 9.953  ; 9.830  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
; processor_status ; in_Clock                                      ; 10.630 ; 10.542 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
; hex1[*]          ; in_Clock                                      ; 10.316 ; 10.224 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex1[0]         ; in_Clock                                      ; 12.098 ; 11.824 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex1[1]         ; in_Clock                                      ; 11.427 ; 11.100 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex1[2]         ; in_Clock                                      ; 11.682 ; 11.409 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex1[3]         ; in_Clock                                      ; 10.316 ; 10.224 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex1[4]         ; in_Clock                                      ; 12.094 ; 11.731 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex1[5]         ; in_Clock                                      ; 12.526 ; 12.559 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex1[6]         ; in_Clock                                      ; 11.713 ; 11.790 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
; hex2[*]          ; in_Clock                                      ; 10.710 ; 11.101 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex2[0]         ; in_Clock                                      ; 11.559 ; 11.973 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex2[2]         ; in_Clock                                      ; 11.658 ; 11.253 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex2[3]         ; in_Clock                                      ; 11.295 ; 11.692 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex2[4]         ; in_Clock                                      ; 10.946 ; 11.157 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex2[5]         ; in_Clock                                      ; 13.338 ; 12.967 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex2[6]         ; in_Clock                                      ; 10.710 ; 11.101 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
; retrieve_done    ; in_Clock                                      ; 10.239 ; 10.124 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
; test_wire[*]     ; in_Clock                                      ; 9.836  ; 9.793  ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  test_wire[0]    ; in_Clock                                      ; 10.616 ; 10.631 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  test_wire[1]    ; in_Clock                                      ; 11.388 ; 11.182 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  test_wire[2]    ; in_Clock                                      ; 11.495 ; 11.195 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  test_wire[3]    ; in_Clock                                      ; 9.836  ; 9.808  ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  test_wire[4]    ; in_Clock                                      ; 11.611 ; 11.406 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  test_wire[5]    ; in_Clock                                      ; 9.954  ; 9.793  ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  test_wire[6]    ; in_Clock                                      ; 11.416 ; 11.357 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
; tx_active        ; in_Clock                                      ; 10.939 ; 10.817 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
; tx_serial        ; in_Clock                                      ; 11.689 ; 11.660 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
; write_done       ; in_Clock                                      ; 11.145 ; 10.907 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
; hex1[*]          ; in_Clock                                      ; 10.546 ; 10.454 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex1[0]         ; in_Clock                                      ; 12.328 ; 12.054 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex1[1]         ; in_Clock                                      ; 11.657 ; 11.330 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex1[2]         ; in_Clock                                      ; 11.912 ; 11.639 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex1[3]         ; in_Clock                                      ; 10.546 ; 10.454 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex1[4]         ; in_Clock                                      ; 12.324 ; 11.961 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex1[5]         ; in_Clock                                      ; 12.756 ; 12.789 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex1[6]         ; in_Clock                                      ; 11.943 ; 12.020 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
; hex2[*]          ; in_Clock                                      ; 10.940 ; 11.300 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex2[0]         ; in_Clock                                      ; 11.789 ; 12.172 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex2[2]         ; in_Clock                                      ; 11.857 ; 11.483 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex2[3]         ; in_Clock                                      ; 11.525 ; 11.891 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex2[4]         ; in_Clock                                      ; 11.176 ; 11.387 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex2[5]         ; in_Clock                                      ; 13.568 ; 13.197 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex2[6]         ; in_Clock                                      ; 10.940 ; 11.300 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
; hex5[*]          ; in_Clock                                      ; 10.423 ; 10.483 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex5[0]         ; in_Clock                                      ; 10.761 ; 10.483 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex5[1]         ; in_Clock                                      ; 12.071 ; 12.054 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex5[2]         ; in_Clock                                      ; 11.134 ; 10.948 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex5[3]         ; in_Clock                                      ; 10.735 ; 10.564 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex5[4]         ; in_Clock                                      ; 10.714 ; 10.581 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex5[5]         ; in_Clock                                      ; 10.916 ; 10.756 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex5[6]         ; in_Clock                                      ; 10.423 ; 10.560 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
; hex6[*]          ; in_Clock                                      ; 8.266  ; 8.450  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex6[0]         ; in_Clock                                      ; 8.266  ; 8.450  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex6[3]         ; in_Clock                                      ; 8.266  ; 8.450  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex6[4]         ; in_Clock                                      ; 8.936  ; 9.101  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex6[5]         ; in_Clock                                      ; 10.187 ; 10.294 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
; hex7[*]          ; in_Clock                                      ; 9.418  ; 9.524  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex7[0]         ; in_Clock                                      ; 10.905 ; 10.916 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex7[2]         ; in_Clock                                      ; 12.366 ; 11.992 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex7[3]         ; in_Clock                                      ; 10.597 ; 10.589 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex7[4]         ; in_Clock                                      ; 9.418  ; 9.524  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex7[5]         ; in_Clock                                      ; 11.631 ; 11.791 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex7[6]         ; in_Clock                                      ; 9.725  ; 9.891  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
; iram_output[*]   ; in_Clock                                      ; 10.216 ; 10.093 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  iram_output[0]  ; in_Clock                                      ; 11.420 ; 11.160 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  iram_output[1]  ; in_Clock                                      ; 11.219 ; 10.985 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  iram_output[2]  ; in_Clock                                      ; 11.246 ; 10.999 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  iram_output[3]  ; in_Clock                                      ; 11.385 ; 11.122 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  iram_output[4]  ; in_Clock                                      ; 11.101 ; 10.835 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  iram_output[5]  ; in_Clock                                      ; 11.734 ; 11.656 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  iram_output[6]  ; in_Clock                                      ; 11.246 ; 11.011 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  iram_output[7]  ; in_Clock                                      ; 10.216 ; 10.093 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
; processor_status ; in_Clock                                      ; 10.893 ; 10.805 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
; hex3[*]          ; debouncer:clock_mode_button|button_out        ; 5.847  ; 5.874  ; Rise       ; debouncer:clock_mode_button|button_out                                ;
;  hex3[0]         ; debouncer:clock_mode_button|button_out        ; 8.598  ; 8.490  ; Rise       ; debouncer:clock_mode_button|button_out                                ;
;  hex3[2]         ; debouncer:clock_mode_button|button_out        ; 8.281  ; 8.204  ; Rise       ; debouncer:clock_mode_button|button_out                                ;
;  hex3[3]         ; debouncer:clock_mode_button|button_out        ; 8.082  ; 7.914  ; Rise       ; debouncer:clock_mode_button|button_out                                ;
;  hex3[4]         ; debouncer:clock_mode_button|button_out        ; 5.847  ; 5.874  ; Rise       ; debouncer:clock_mode_button|button_out                                ;
;  hex3[5]         ; debouncer:clock_mode_button|button_out        ; 6.789  ; 6.724  ; Rise       ; debouncer:clock_mode_button|button_out                                ;
;  hex3[6]         ; debouncer:clock_mode_button|button_out        ; 9.364  ; 9.588  ; Rise       ; debouncer:clock_mode_button|button_out                                ;
; hex5[*]          ; processor:Processor|state_machine:SM|STATE[1] ; 8.820  ; 8.545  ; Rise       ; processor:Processor|state_machine:SM|STATE[1]                         ;
;  hex5[0]         ; processor:Processor|state_machine:SM|STATE[1] ; 8.820  ; 8.545  ; Rise       ; processor:Processor|state_machine:SM|STATE[1]                         ;
;  hex5[1]         ; processor:Processor|state_machine:SM|STATE[1] ; 10.508 ; 10.495 ; Rise       ; processor:Processor|state_machine:SM|STATE[1]                         ;
;  hex5[2]         ; processor:Processor|state_machine:SM|STATE[1] ; 9.733  ; 9.416  ; Rise       ; processor:Processor|state_machine:SM|STATE[1]                         ;
;  hex5[3]         ; processor:Processor|state_machine:SM|STATE[1] ; 9.169  ; 9.031  ; Rise       ; processor:Processor|state_machine:SM|STATE[1]                         ;
;  hex5[4]         ; processor:Processor|state_machine:SM|STATE[1] ; 9.150  ; 9.184  ; Rise       ; processor:Processor|state_machine:SM|STATE[1]                         ;
;  hex5[5]         ; processor:Processor|state_machine:SM|STATE[1] ; 9.450  ; 9.514  ; Rise       ; processor:Processor|state_machine:SM|STATE[1]                         ;
;  hex5[6]         ; processor:Processor|state_machine:SM|STATE[1] ; 8.983  ; 9.271  ; Rise       ; processor:Processor|state_machine:SM|STATE[1]                         ;
; hex4[*]          ; processor:Processor|state_machine:SM|STATE[1] ; 8.444  ; 8.398  ; Fall       ; processor:Processor|state_machine:SM|STATE[1]                         ;
;  hex4[0]         ; processor:Processor|state_machine:SM|STATE[1] ; 9.870  ; 9.683  ; Fall       ; processor:Processor|state_machine:SM|STATE[1]                         ;
;  hex4[1]         ; processor:Processor|state_machine:SM|STATE[1] ; 9.088  ; 8.984  ; Fall       ; processor:Processor|state_machine:SM|STATE[1]                         ;
;  hex4[2]         ; processor:Processor|state_machine:SM|STATE[1] ; 9.056  ; 8.974  ; Fall       ; processor:Processor|state_machine:SM|STATE[1]                         ;
;  hex4[3]         ; processor:Processor|state_machine:SM|STATE[1] ; 9.980  ; 9.748  ; Fall       ; processor:Processor|state_machine:SM|STATE[1]                         ;
;  hex4[4]         ; processor:Processor|state_machine:SM|STATE[1] ; 10.308 ; 10.119 ; Fall       ; processor:Processor|state_machine:SM|STATE[1]                         ;
;  hex4[5]         ; processor:Processor|state_machine:SM|STATE[1] ; 9.070  ; 8.933  ; Fall       ; processor:Processor|state_machine:SM|STATE[1]                         ;
;  hex4[6]         ; processor:Processor|state_machine:SM|STATE[1] ; 8.444  ; 8.398  ; Fall       ; processor:Processor|state_machine:SM|STATE[1]                         ;
; hex5[*]          ; processor:Processor|state_machine:SM|STATE[1] ; 8.749  ; 8.469  ; Fall       ; processor:Processor|state_machine:SM|STATE[1]                         ;
;  hex5[0]         ; processor:Processor|state_machine:SM|STATE[1] ; 8.749  ; 8.469  ; Fall       ; processor:Processor|state_machine:SM|STATE[1]                         ;
;  hex5[1]         ; processor:Processor|state_machine:SM|STATE[1] ; 10.407 ; 10.394 ; Fall       ; processor:Processor|state_machine:SM|STATE[1]                         ;
;  hex5[2]         ; processor:Processor|state_machine:SM|STATE[1] ; 9.651  ; 9.315  ; Fall       ; processor:Processor|state_machine:SM|STATE[1]                         ;
;  hex5[3]         ; processor:Processor|state_machine:SM|STATE[1] ; 9.068  ; 8.930  ; Fall       ; processor:Processor|state_machine:SM|STATE[1]                         ;
;  hex5[4]         ; processor:Processor|state_machine:SM|STATE[1] ; 9.049  ; 9.102  ; Fall       ; processor:Processor|state_machine:SM|STATE[1]                         ;
;  hex5[5]         ; processor:Processor|state_machine:SM|STATE[1] ; 9.349  ; 9.432  ; Fall       ; processor:Processor|state_machine:SM|STATE[1]                         ;
;  hex5[6]         ; processor:Processor|state_machine:SM|STATE[1] ; 8.882  ; 9.189  ; Fall       ; processor:Processor|state_machine:SM|STATE[1]                         ;
; hex0[*]          ; user_addr_control[16]                         ; 14.221 ; 14.172 ; Rise       ; user_addr_control[16]                                                 ;
;  hex0[0]         ; user_addr_control[16]                         ; 14.221 ; 14.172 ; Rise       ; user_addr_control[16]                                                 ;
;  hex0[1]         ; user_addr_control[16]                         ; 15.881 ; 15.813 ; Rise       ; user_addr_control[16]                                                 ;
;  hex0[2]         ; user_addr_control[16]                         ; 15.035 ; 14.845 ; Rise       ; user_addr_control[16]                                                 ;
;  hex0[3]         ; user_addr_control[16]                         ; 14.939 ; 14.750 ; Rise       ; user_addr_control[16]                                                 ;
;  hex0[4]         ; user_addr_control[16]                         ; 16.414 ; 16.140 ; Rise       ; user_addr_control[16]                                                 ;
;  hex0[5]         ; user_addr_control[16]                         ; 17.609 ; 17.310 ; Rise       ; user_addr_control[16]                                                 ;
;  hex0[6]         ; user_addr_control[16]                         ; 16.732 ; 16.513 ; Rise       ; user_addr_control[16]                                                 ;
; hex1[*]          ; user_addr_control[16]                         ; 10.039 ; 9.947  ; Rise       ; user_addr_control[16]                                                 ;
;  hex1[0]         ; user_addr_control[16]                         ; 11.821 ; 11.547 ; Rise       ; user_addr_control[16]                                                 ;
;  hex1[1]         ; user_addr_control[16]                         ; 11.150 ; 10.823 ; Rise       ; user_addr_control[16]                                                 ;
;  hex1[2]         ; user_addr_control[16]                         ; 11.405 ; 11.132 ; Rise       ; user_addr_control[16]                                                 ;
;  hex1[3]         ; user_addr_control[16]                         ; 10.039 ; 9.947  ; Rise       ; user_addr_control[16]                                                 ;
;  hex1[4]         ; user_addr_control[16]                         ; 11.817 ; 11.454 ; Rise       ; user_addr_control[16]                                                 ;
;  hex1[5]         ; user_addr_control[16]                         ; 12.249 ; 12.282 ; Rise       ; user_addr_control[16]                                                 ;
;  hex1[6]         ; user_addr_control[16]                         ; 11.436 ; 11.513 ; Rise       ; user_addr_control[16]                                                 ;
; hex2[*]          ; user_addr_control[16]                         ; 10.433 ; 10.835 ; Rise       ; user_addr_control[16]                                                 ;
;  hex2[0]         ; user_addr_control[16]                         ; 11.282 ; 11.707 ; Rise       ; user_addr_control[16]                                                 ;
;  hex2[2]         ; user_addr_control[16]                         ; 11.392 ; 10.976 ; Rise       ; user_addr_control[16]                                                 ;
;  hex2[3]         ; user_addr_control[16]                         ; 11.018 ; 11.426 ; Rise       ; user_addr_control[16]                                                 ;
;  hex2[4]         ; user_addr_control[16]                         ; 10.669 ; 10.880 ; Rise       ; user_addr_control[16]                                                 ;
;  hex2[5]         ; user_addr_control[16]                         ; 13.061 ; 12.690 ; Rise       ; user_addr_control[16]                                                 ;
;  hex2[6]         ; user_addr_control[16]                         ; 10.433 ; 10.835 ; Rise       ; user_addr_control[16]                                                 ;
; hex0[*]          ; user_addr_control[16]                         ; 13.801 ; 13.752 ; Fall       ; user_addr_control[16]                                                 ;
;  hex0[0]         ; user_addr_control[16]                         ; 13.801 ; 13.752 ; Fall       ; user_addr_control[16]                                                 ;
;  hex0[1]         ; user_addr_control[16]                         ; 15.461 ; 15.393 ; Fall       ; user_addr_control[16]                                                 ;
;  hex0[2]         ; user_addr_control[16]                         ; 14.615 ; 14.425 ; Fall       ; user_addr_control[16]                                                 ;
;  hex0[3]         ; user_addr_control[16]                         ; 14.519 ; 14.330 ; Fall       ; user_addr_control[16]                                                 ;
;  hex0[4]         ; user_addr_control[16]                         ; 15.994 ; 15.720 ; Fall       ; user_addr_control[16]                                                 ;
;  hex0[5]         ; user_addr_control[16]                         ; 17.189 ; 16.890 ; Fall       ; user_addr_control[16]                                                 ;
;  hex0[6]         ; user_addr_control[16]                         ; 16.312 ; 16.093 ; Fall       ; user_addr_control[16]                                                 ;
; hex1[*]          ; user_addr_control[16]                         ; 10.039 ; 9.947  ; Fall       ; user_addr_control[16]                                                 ;
;  hex1[0]         ; user_addr_control[16]                         ; 11.821 ; 11.547 ; Fall       ; user_addr_control[16]                                                 ;
;  hex1[1]         ; user_addr_control[16]                         ; 11.150 ; 10.823 ; Fall       ; user_addr_control[16]                                                 ;
;  hex1[2]         ; user_addr_control[16]                         ; 11.405 ; 11.132 ; Fall       ; user_addr_control[16]                                                 ;
;  hex1[3]         ; user_addr_control[16]                         ; 10.039 ; 9.947  ; Fall       ; user_addr_control[16]                                                 ;
;  hex1[4]         ; user_addr_control[16]                         ; 11.817 ; 11.454 ; Fall       ; user_addr_control[16]                                                 ;
;  hex1[5]         ; user_addr_control[16]                         ; 12.249 ; 12.282 ; Fall       ; user_addr_control[16]                                                 ;
;  hex1[6]         ; user_addr_control[16]                         ; 11.436 ; 11.513 ; Fall       ; user_addr_control[16]                                                 ;
; hex2[*]          ; user_addr_control[16]                         ; 10.433 ; 10.835 ; Fall       ; user_addr_control[16]                                                 ;
;  hex2[0]         ; user_addr_control[16]                         ; 11.282 ; 11.707 ; Fall       ; user_addr_control[16]                                                 ;
;  hex2[2]         ; user_addr_control[16]                         ; 11.392 ; 10.976 ; Fall       ; user_addr_control[16]                                                 ;
;  hex2[3]         ; user_addr_control[16]                         ; 11.018 ; 11.426 ; Fall       ; user_addr_control[16]                                                 ;
;  hex2[4]         ; user_addr_control[16]                         ; 10.669 ; 10.880 ; Fall       ; user_addr_control[16]                                                 ;
;  hex2[5]         ; user_addr_control[16]                         ; 13.061 ; 12.690 ; Fall       ; user_addr_control[16]                                                 ;
;  hex2[6]         ; user_addr_control[16]                         ; 10.433 ; 10.835 ; Fall       ; user_addr_control[16]                                                 ;
+------------------+-----------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Propagation Delay                                                       ;
+-----------------------+-------------+--------+--------+--------+--------+
; Input Port            ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+-----------------------+-------------+--------+--------+--------+--------+
; user_addr_control[17] ; hex1[0]     ; 19.305 ; 19.097 ; 19.528 ; 19.320 ;
; user_addr_control[17] ; hex1[1]     ; 18.692 ; 18.353 ; 18.915 ; 18.576 ;
; user_addr_control[17] ; hex1[2]     ; 18.946 ; 18.665 ; 19.169 ; 18.888 ;
; user_addr_control[17] ; hex1[3]     ; 17.547 ; 17.460 ; 17.770 ; 17.683 ;
; user_addr_control[17] ; hex1[4]     ; 19.296 ; 18.965 ; 19.519 ; 19.188 ;
; user_addr_control[17] ; hex1[5]     ; 19.760 ; 19.791 ; 19.983 ; 20.014 ;
; user_addr_control[17] ; hex1[6]     ; 18.991 ; 19.001 ; 19.214 ; 19.224 ;
; user_addr_control[17] ; hex2[0]     ; 19.049 ; 19.384 ; 19.272 ; 19.607 ;
; user_addr_control[17] ; hex2[2]     ; 19.048 ; 18.708 ; 19.271 ; 18.931 ;
; user_addr_control[17] ; hex2[3]     ; 18.774 ; 19.092 ; 18.997 ; 19.315 ;
; user_addr_control[17] ; hex2[4]     ; 17.846 ; 17.990 ; 18.069 ; 18.213 ;
; user_addr_control[17] ; hex2[5]     ; 20.885 ; 20.467 ; 21.108 ; 20.690 ;
; user_addr_control[17] ; hex2[6]     ; 18.116 ; 18.447 ; 18.339 ; 18.670 ;
+-----------------------+-------------+--------+--------+--------+--------+


+-------------------------------------------------------------------------+
; Minimum Propagation Delay                                               ;
+-----------------------+-------------+--------+--------+--------+--------+
; Input Port            ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+-----------------------+-------------+--------+--------+--------+--------+
; user_addr_control[17] ; hex1[0]     ; 14.554 ; 14.280 ; 14.778 ; 14.504 ;
; user_addr_control[17] ; hex1[1]     ; 13.883 ; 13.556 ; 14.107 ; 13.780 ;
; user_addr_control[17] ; hex1[2]     ; 14.138 ; 13.865 ; 14.362 ; 14.089 ;
; user_addr_control[17] ; hex1[3]     ; 12.772 ; 12.680 ; 12.996 ; 12.904 ;
; user_addr_control[17] ; hex1[4]     ; 14.550 ; 14.187 ; 14.774 ; 14.411 ;
; user_addr_control[17] ; hex1[5]     ; 14.982 ; 15.015 ; 15.206 ; 15.239 ;
; user_addr_control[17] ; hex1[6]     ; 14.169 ; 14.246 ; 14.393 ; 14.470 ;
; user_addr_control[17] ; hex2[0]     ; 14.015 ; 14.354 ; 14.239 ; 14.582 ;
; user_addr_control[17] ; hex2[2]     ; 14.039 ; 13.709 ; 14.267 ; 13.933 ;
; user_addr_control[17] ; hex2[3]     ; 13.751 ; 14.073 ; 13.975 ; 14.301 ;
; user_addr_control[17] ; hex2[4]     ; 13.402 ; 13.613 ; 13.626 ; 13.837 ;
; user_addr_control[17] ; hex2[5]     ; 15.794 ; 15.423 ; 16.018 ; 15.647 ;
; user_addr_control[17] ; hex2[6]     ; 13.166 ; 13.482 ; 13.390 ; 13.710 ;
+-----------------------+-------------+--------+--------+--------+--------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                             ;
+-----------------------------------------------------------------------+--------+---------------+
; Clock                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------+--------+---------------+
; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; -7.716 ; -559.367      ;
; user_addr_control[16]                                                 ; -6.641 ; -45.164       ;
; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; -3.263 ; -491.964      ;
; processor:Processor|state_machine:SM|STATE[1]                         ; -1.821 ; -12.445       ;
; in_Clock                                                              ; -0.224 ; -0.224        ;
; debouncer:clock_mode_button|button_out                                ; 0.592  ; 0.000         ;
+-----------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                              ;
+-----------------------------------------------------------------------+--------+---------------+
; Clock                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------+--------+---------------+
; user_addr_control[16]                                                 ; -1.576 ; -10.388       ;
; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; -0.553 ; -20.753       ;
; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; -0.374 ; -7.060        ;
; processor:Processor|state_machine:SM|STATE[1]                         ; 0.056  ; 0.000         ;
; in_Clock                                                              ; 0.171  ; 0.000         ;
; debouncer:clock_mode_button|button_out                                ; 0.201  ; 0.000         ;
+-----------------------------------------------------------------------+--------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                               ;
+-----------------------------------------------------------------------+--------+---------------+
; Clock                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------+--------+---------------+
; user_addr_control[16]                                                 ; -3.000 ; -86.707       ;
; debouncer:clock_mode_button|button_out                                ; -1.000 ; -2.000        ;
; processor:Processor|state_machine:SM|STATE[1]                         ; 0.314  ; 0.000         ;
; in_Clock                                                              ; 9.441  ; 0.000         ;
; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 19.562 ; 0.000         ;
; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 49.577 ; 0.000         ;
+-----------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                       ;
+--------+---------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                                                                                             ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; -7.716 ; processor:Processor|state_machine:SM|PRM[0]       ; processor:Processor|ALU:ALU|AC[0]                                                                                   ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.565     ; 17.128     ;
; -7.540 ; processor:Processor|state_machine:SM|PRM_param[0] ; processor:Processor|ALU:ALU|AC[0]                                                                                   ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.564     ; 16.953     ;
; -7.529 ; processor:Processor|state_machine:SM|OPR[1]       ; processor:Processor|ALU:ALU|AC[0]                                                                                   ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.571     ; 16.935     ;
; -7.529 ; processor:Processor|state_machine:SM|PRM[1]       ; processor:Processor|ALU:ALU|AC[0]                                                                                   ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.564     ; 16.942     ;
; -7.466 ; processor:Processor|state_machine:SM|OPR[0]       ; processor:Processor|ALU:ALU|AC[0]                                                                                   ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.571     ; 16.872     ;
; -7.374 ; processor:Processor|state_machine:SM|PRM_param[1] ; processor:Processor|ALU:ALU|AC[0]                                                                                   ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.564     ; 16.787     ;
; -7.255 ; processor:Processor|state_machine:SM|OPR[2]       ; processor:Processor|ALU:ALU|AC[0]                                                                                   ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.565     ; 16.667     ;
; -7.098 ; processor:Processor|state_machine:SM|AWM[0]       ; processor:Processor|ALU:ALU|AC[0]                                                                                   ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.565     ; 16.510     ;
; -6.878 ; processor:Processor|state_machine:SM|PRM_param[2] ; processor:Processor|ALU:ALU|AC[0]                                                                                   ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.565     ; 16.290     ;
; -6.606 ; processor:Processor|state_machine:SM|PRM[0]       ; processor:Processor|ALU:ALU|AC[1]                                                                                   ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.566     ; 16.017     ;
; -6.430 ; processor:Processor|state_machine:SM|PRM_param[0] ; processor:Processor|ALU:ALU|AC[1]                                                                                   ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.565     ; 15.842     ;
; -6.419 ; processor:Processor|state_machine:SM|OPR[1]       ; processor:Processor|ALU:ALU|AC[1]                                                                                   ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.572     ; 15.824     ;
; -6.419 ; processor:Processor|state_machine:SM|PRM[1]       ; processor:Processor|ALU:ALU|AC[1]                                                                                   ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.565     ; 15.831     ;
; -6.356 ; processor:Processor|state_machine:SM|OPR[0]       ; processor:Processor|ALU:ALU|AC[1]                                                                                   ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.572     ; 15.761     ;
; -6.264 ; processor:Processor|state_machine:SM|PRM_param[1] ; processor:Processor|ALU:ALU|AC[1]                                                                                   ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.565     ; 15.676     ;
; -6.145 ; processor:Processor|state_machine:SM|OPR[2]       ; processor:Processor|ALU:ALU|AC[1]                                                                                   ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.566     ; 15.556     ;
; -5.988 ; processor:Processor|state_machine:SM|AWM[0]       ; processor:Processor|ALU:ALU|AC[1]                                                                                   ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.566     ; 15.399     ;
; -5.768 ; processor:Processor|state_machine:SM|PRM_param[2] ; processor:Processor|ALU:ALU|AC[1]                                                                                   ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.566     ; 15.179     ;
; -5.662 ; processor:Processor|state_machine:SM|PRM[0]       ; processor:Processor|ALU:ALU|AC[2]                                                                                   ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.573     ; 15.066     ;
; -5.486 ; processor:Processor|state_machine:SM|PRM_param[0] ; processor:Processor|ALU:ALU|AC[2]                                                                                   ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.572     ; 14.891     ;
; -5.475 ; processor:Processor|state_machine:SM|OPR[1]       ; processor:Processor|ALU:ALU|AC[2]                                                                                   ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.579     ; 14.873     ;
; -5.475 ; processor:Processor|state_machine:SM|PRM[1]       ; processor:Processor|ALU:ALU|AC[2]                                                                                   ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.572     ; 14.880     ;
; -5.412 ; processor:Processor|state_machine:SM|OPR[0]       ; processor:Processor|ALU:ALU|AC[2]                                                                                   ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.579     ; 14.810     ;
; -5.320 ; processor:Processor|state_machine:SM|PRM_param[1] ; processor:Processor|ALU:ALU|AC[2]                                                                                   ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.572     ; 14.725     ;
; -5.201 ; processor:Processor|state_machine:SM|OPR[2]       ; processor:Processor|ALU:ALU|AC[2]                                                                                   ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.573     ; 14.605     ;
; -5.044 ; processor:Processor|state_machine:SM|AWM[0]       ; processor:Processor|ALU:ALU|AC[2]                                                                                   ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.573     ; 14.448     ;
; -4.824 ; processor:Processor|state_machine:SM|PRM_param[2] ; processor:Processor|ALU:ALU|AC[2]                                                                                   ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.573     ; 14.228     ;
; -4.548 ; processor:Processor|state_machine:SM|PRM[0]       ; processor:Processor|ALU:ALU|AC[3]                                                                                   ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.574     ; 13.951     ;
; -4.372 ; processor:Processor|state_machine:SM|PRM_param[0] ; processor:Processor|ALU:ALU|AC[3]                                                                                   ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.573     ; 13.776     ;
; -4.361 ; processor:Processor|state_machine:SM|OPR[1]       ; processor:Processor|ALU:ALU|AC[3]                                                                                   ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.580     ; 13.758     ;
; -4.361 ; processor:Processor|state_machine:SM|PRM[1]       ; processor:Processor|ALU:ALU|AC[3]                                                                                   ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.573     ; 13.765     ;
; -4.298 ; processor:Processor|state_machine:SM|OPR[0]       ; processor:Processor|ALU:ALU|AC[3]                                                                                   ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.580     ; 13.695     ;
; -4.206 ; processor:Processor|state_machine:SM|PRM_param[1] ; processor:Processor|ALU:ALU|AC[3]                                                                                   ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.573     ; 13.610     ;
; -4.087 ; processor:Processor|state_machine:SM|OPR[2]       ; processor:Processor|ALU:ALU|AC[3]                                                                                   ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.574     ; 13.490     ;
; -3.930 ; processor:Processor|state_machine:SM|AWM[0]       ; processor:Processor|ALU:ALU|AC[3]                                                                                   ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.574     ; 13.333     ;
; -3.710 ; processor:Processor|state_machine:SM|PRM_param[2] ; processor:Processor|ALU:ALU|AC[3]                                                                                   ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.574     ; 13.113     ;
; -3.401 ; user_addr_control[16]                             ; processor:Processor|reg_DATA:MDDR|d_out[0]                                                                          ; user_addr_control[16]                                                 ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 2.284      ; 6.112      ;
; -3.117 ; user_addr_control[16]                             ; uart_tx:transmitter|r_Tx_Data[0]                                                                                    ; user_addr_control[16]                                                 ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 2.279      ; 5.823      ;
; -3.062 ; processor:Processor|state_machine:SM|PRM[0]       ; processor:Processor|ALU:ALU|AC[4]                                                                                   ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.568     ; 12.471     ;
; -2.886 ; processor:Processor|state_machine:SM|PRM_param[0] ; processor:Processor|ALU:ALU|AC[4]                                                                                   ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.567     ; 12.296     ;
; -2.875 ; processor:Processor|state_machine:SM|OPR[1]       ; processor:Processor|ALU:ALU|AC[4]                                                                                   ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.574     ; 12.278     ;
; -2.875 ; processor:Processor|state_machine:SM|PRM[1]       ; processor:Processor|ALU:ALU|AC[4]                                                                                   ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.567     ; 12.285     ;
; -2.812 ; processor:Processor|state_machine:SM|OPR[0]       ; processor:Processor|ALU:ALU|AC[4]                                                                                   ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.574     ; 12.215     ;
; -2.720 ; processor:Processor|state_machine:SM|PRM_param[1] ; processor:Processor|ALU:ALU|AC[4]                                                                                   ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.567     ; 12.130     ;
; -2.601 ; processor:Processor|state_machine:SM|OPR[2]       ; processor:Processor|ALU:ALU|AC[4]                                                                                   ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.568     ; 12.010     ;
; -2.444 ; processor:Processor|state_machine:SM|AWM[0]       ; processor:Processor|ALU:ALU|AC[4]                                                                                   ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.568     ; 11.853     ;
; -2.430 ; user_addr_control[16]                             ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a6~porta_we_reg  ; user_addr_control[16]                                                 ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.517      ; 4.396      ;
; -2.412 ; user_addr_control[16]                             ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a20~porta_we_reg ; user_addr_control[16]                                                 ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.737      ; 4.598      ;
; -2.384 ; user_addr_control[16]                             ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a43~porta_we_reg ; user_addr_control[16]                                                 ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.737      ; 4.570      ;
; -2.382 ; user_addr_control[16]                             ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a21~porta_we_reg ; user_addr_control[16]                                                 ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.808      ; 4.639      ;
; -2.344 ; user_addr_control[16]                             ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a17~porta_we_reg ; user_addr_control[16]                                                 ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.721      ; 4.514      ;
; -2.339 ; user_addr_control[16]                             ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a44~porta_we_reg ; user_addr_control[16]                                                 ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.687      ; 4.475      ;
; -2.333 ; user_addr_control[16]                             ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a18~porta_we_reg ; user_addr_control[16]                                                 ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.824      ; 4.606      ;
; -2.325 ; user_addr_control[16]                             ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a17~porta_we_reg ; user_addr_control[16]                                                 ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.831      ; 4.605      ;
; -2.323 ; user_addr_control[16]                             ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a42~porta_we_reg ; user_addr_control[16]                                                 ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.739      ; 4.511      ;
; -2.296 ; user_addr_control[16]                             ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a3~porta_we_reg  ; user_addr_control[16]                                                 ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.709      ; 4.454      ;
; -2.291 ; user_addr_control[16]                             ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a29~porta_we_reg ; user_addr_control[16]                                                 ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.785      ; 4.525      ;
; -2.286 ; user_addr_control[16]                             ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a53~porta_we_reg ; user_addr_control[16]                                                 ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.749      ; 4.484      ;
; -2.262 ; user_addr_control[16]                             ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a5~porta_we_reg  ; user_addr_control[16]                                                 ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.686      ; 4.397      ;
; -2.256 ; user_addr_control[16]                             ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a46~porta_we_reg ; user_addr_control[16]                                                 ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.704      ; 4.409      ;
; -2.255 ; user_addr_control[16]                             ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a61~porta_we_reg ; user_addr_control[16]                                                 ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.729      ; 4.433      ;
; -2.247 ; user_addr_control[16]                             ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a26~porta_we_reg ; user_addr_control[16]                                                 ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.680      ; 4.376      ;
; -2.246 ; user_addr_control[16]                             ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a62~porta_we_reg ; user_addr_control[16]                                                 ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.799      ; 4.494      ;
; -2.242 ; user_addr_control[16]                             ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a22~porta_we_reg ; user_addr_control[16]                                                 ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.753      ; 4.444      ;
; -2.226 ; user_addr_control[16]                             ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a14~porta_we_reg ; user_addr_control[16]                                                 ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.652      ; 4.327      ;
; -2.224 ; processor:Processor|state_machine:SM|PRM_param[2] ; processor:Processor|ALU:ALU|AC[4]                                                                                   ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.568     ; 11.633     ;
; -2.210 ; user_addr_control[16]                             ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a3~porta_we_reg  ; user_addr_control[16]                                                 ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.617      ; 4.276      ;
; -2.199 ; user_addr_control[16]                             ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a47~porta_we_reg ; user_addr_control[16]                                                 ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.741      ; 4.389      ;
; -2.199 ; user_addr_control[16]                             ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a27~porta_we_reg ; user_addr_control[16]                                                 ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.755      ; 4.403      ;
; -2.197 ; user_addr_control[16]                             ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a50~porta_we_reg ; user_addr_control[16]                                                 ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.823      ; 4.469      ;
; -2.197 ; user_addr_control[16]                             ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a60~porta_we_reg ; user_addr_control[16]                                                 ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.690      ; 4.336      ;
; -2.195 ; user_addr_control[16]                             ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a10~porta_we_reg ; user_addr_control[16]                                                 ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.824      ; 4.468      ;
; -2.192 ; user_addr_control[16]                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a33~porta_we_reg ; user_addr_control[16]                                                 ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.673      ; 4.314      ;
; -2.190 ; user_addr_control[16]                             ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a21~porta_we_reg ; user_addr_control[16]                                                 ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.731      ; 4.370      ;
; -2.188 ; user_addr_control[16]                             ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a9~porta_we_reg  ; user_addr_control[16]                                                 ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.797      ; 4.434      ;
; -2.181 ; user_addr_control[16]                             ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a1~porta_we_reg  ; user_addr_control[16]                                                 ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.703      ; 4.333      ;
; -2.179 ; user_addr_control[16]                             ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a57~porta_we_reg ; user_addr_control[16]                                                 ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.734      ; 4.362      ;
; -2.175 ; user_addr_control[16]                             ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a19~porta_we_reg ; user_addr_control[16]                                                 ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.799      ; 4.423      ;
; -2.174 ; user_addr_control[16]                             ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a19~porta_we_reg ; user_addr_control[16]                                                 ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.713      ; 4.336      ;
; -2.173 ; user_addr_control[16]                             ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a63~porta_we_reg ; user_addr_control[16]                                                 ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.711      ; 4.333      ;
; -2.173 ; user_addr_control[16]                             ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a30~porta_we_reg ; user_addr_control[16]                                                 ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.760      ; 4.382      ;
; -2.167 ; user_addr_control[16]                             ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a4~porta_we_reg  ; user_addr_control[16]                                                 ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.642      ; 4.258      ;
; -2.162 ; user_addr_control[16]                             ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a4~porta_we_reg  ; user_addr_control[16]                                                 ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.729      ; 4.340      ;
; -2.160 ; user_addr_control[16]                             ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a39~porta_we_reg ; user_addr_control[16]                                                 ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.743      ; 4.352      ;
; -2.157 ; user_addr_control[16]                             ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a49~porta_we_reg ; user_addr_control[16]                                                 ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.698      ; 4.304      ;
; -2.156 ; user_addr_control[16]                             ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a35~porta_we_reg ; user_addr_control[16]                                                 ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.723      ; 4.328      ;
; -2.154 ; user_addr_control[16]                             ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a38~porta_we_reg ; user_addr_control[16]                                                 ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.726      ; 4.329      ;
; -2.151 ; user_addr_control[16]                             ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a12~porta_we_reg ; user_addr_control[16]                                                 ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.677      ; 4.277      ;
; -2.148 ; user_addr_control[16]                             ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a59~porta_we_reg ; user_addr_control[16]                                                 ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.711      ; 4.308      ;
; -2.147 ; user_addr_control[16]                             ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a44~porta_we_reg ; user_addr_control[16]                                                 ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.677      ; 4.273      ;
; -2.146 ; user_addr_control[16]                             ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a20~porta_we_reg ; user_addr_control[16]                                                 ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.702      ; 4.297      ;
; -2.139 ; user_addr_control[16]                             ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a23~porta_we_reg ; user_addr_control[16]                                                 ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.809      ; 4.397      ;
; -2.139 ; user_addr_control[16]                             ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a45~porta_we_reg ; user_addr_control[16]                                                 ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.710      ; 4.298      ;
; -2.138 ; user_addr_control[16]                             ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a15~porta_we_reg ; user_addr_control[16]                                                 ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.649      ; 4.236      ;
; -2.137 ; user_addr_control[16]                             ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a14~porta_we_reg ; user_addr_control[16]                                                 ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.602      ; 4.188      ;
; -2.130 ; user_addr_control[16]                             ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a30~porta_we_reg ; user_addr_control[16]                                                 ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.663      ; 4.242      ;
; -2.129 ; user_addr_control[16]                             ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a25~porta_we_reg ; user_addr_control[16]                                                 ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.739      ; 4.317      ;
; -2.119 ; user_addr_control[16]                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a63~porta_we_reg ; user_addr_control[16]                                                 ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.685      ; 4.253      ;
; -2.116 ; user_addr_control[16]                             ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a51~porta_we_reg ; user_addr_control[16]                                                 ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.744      ; 4.309      ;
; -2.115 ; user_addr_control[16]                             ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a6~porta_we_reg  ; user_addr_control[16]                                                 ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.555      ; 4.119      ;
+--------+---------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'user_addr_control[16]'                                                                                                                                                                                                                                      ;
+--------+--------------------------------------------------------------------------------------------------------+-------------------------------+-----------------------------------------------------------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                              ; To Node                       ; Launch Clock                                                          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------+-------------------------------+-----------------------------------------------------------------------+-----------------------+--------------+------------+------------+
; -6.641 ; Automatic_controller:Auto|mode[0]                                                                      ; bi2bcd:bcd|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 1.000        ; 2.160      ; 9.209      ;
; -6.601 ; Automatic_controller:Auto|mode[0]                                                                      ; bi2bcd:bcd|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 2.700      ; 9.209      ;
; -6.588 ; Automatic_controller:Auto|mode[1]                                                                      ; bi2bcd:bcd|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 1.000        ; 2.158      ; 9.154      ;
; -6.555 ; Automatic_controller:Auto|mode[0]                                                                      ; bi2bcd:bcd|decoder:d0|dout[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 1.000        ; 2.055      ; 9.079      ;
; -6.548 ; Automatic_controller:Auto|mode[1]                                                                      ; bi2bcd:bcd|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 2.698      ; 9.154      ;
; -6.538 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a29 ; bi2bcd:bcd|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 1.000        ; 2.831      ; 9.777      ;
; -6.519 ; Automatic_controller:Auto|mode[0]                                                                      ; bi2bcd:bcd|decoder:d0|dout[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 1.000        ; 2.158      ; 9.085      ;
; -6.515 ; Automatic_controller:Auto|mode[0]                                                                      ; bi2bcd:bcd|decoder:d0|dout[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 2.595      ; 9.079      ;
; -6.502 ; Automatic_controller:Auto|mode[1]                                                                      ; bi2bcd:bcd|decoder:d0|dout[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 1.000        ; 2.053      ; 9.024      ;
; -6.498 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a29 ; bi2bcd:bcd|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 3.371      ; 9.777      ;
; -6.479 ; Automatic_controller:Auto|mode[0]                                                                      ; bi2bcd:bcd|decoder:d0|dout[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 2.698      ; 9.085      ;
; -6.468 ; Automatic_controller:Auto|mode[0]                                                                      ; bi2bcd:bcd|decoder:d0|dout[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 1.000        ; 2.053      ; 8.990      ;
; -6.466 ; Automatic_controller:Auto|mode[1]                                                                      ; bi2bcd:bcd|decoder:d0|dout[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 1.000        ; 2.156      ; 9.030      ;
; -6.462 ; Automatic_controller:Auto|mode[0]                                                                      ; bi2bcd:bcd|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; 1.000        ; 2.339      ; 9.209      ;
; -6.462 ; Automatic_controller:Auto|mode[1]                                                                      ; bi2bcd:bcd|decoder:d0|dout[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 2.593      ; 9.024      ;
; -6.452 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a29 ; bi2bcd:bcd|decoder:d0|dout[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 1.000        ; 2.726      ; 9.647      ;
; -6.451 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a13 ; bi2bcd:bcd|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 1.000        ; 2.959      ; 9.818      ;
; -6.428 ; Automatic_controller:Auto|mode[0]                                                                      ; bi2bcd:bcd|decoder:d0|dout[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 2.593      ; 8.990      ;
; -6.426 ; Automatic_controller:Auto|mode[1]                                                                      ; bi2bcd:bcd|decoder:d0|dout[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 2.696      ; 9.030      ;
; -6.425 ; Automatic_controller:Auto|mode[0]                                                                      ; bi2bcd:bcd|decoder:d0|dout[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 1.000        ; 2.160      ; 8.993      ;
; -6.422 ; Automatic_controller:Auto|mode[0]                                                                      ; bi2bcd:bcd|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; 0.500        ; 2.879      ; 9.209      ;
; -6.417 ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a6  ; bi2bcd:bcd|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 1.000        ; 2.903      ; 9.728      ;
; -6.416 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a29 ; bi2bcd:bcd|decoder:d0|dout[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 1.000        ; 2.829      ; 9.653      ;
; -6.415 ; Automatic_controller:Auto|mode[1]                                                                      ; bi2bcd:bcd|decoder:d0|dout[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 1.000        ; 2.051      ; 8.935      ;
; -6.412 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a29 ; bi2bcd:bcd|decoder:d0|dout[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 3.266      ; 9.647      ;
; -6.411 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a13 ; bi2bcd:bcd|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 3.499      ; 9.818      ;
; -6.409 ; Automatic_controller:Auto|mode[1]                                                                      ; bi2bcd:bcd|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; 1.000        ; 2.337      ; 9.154      ;
; -6.385 ; Automatic_controller:Auto|mode[0]                                                                      ; bi2bcd:bcd|decoder:d0|dout[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 2.700      ; 8.993      ;
; -6.377 ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a6  ; bi2bcd:bcd|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 3.443      ; 9.728      ;
; -6.376 ; Automatic_controller:Auto|mode[0]                                                                      ; bi2bcd:bcd|decoder:d0|dout[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; 1.000        ; 2.234      ; 9.079      ;
; -6.376 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a29 ; bi2bcd:bcd|decoder:d0|dout[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 3.369      ; 9.653      ;
; -6.375 ; Automatic_controller:Auto|mode[1]                                                                      ; bi2bcd:bcd|decoder:d0|dout[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 2.591      ; 8.935      ;
; -6.372 ; Automatic_controller:Auto|mode[1]                                                                      ; bi2bcd:bcd|decoder:d0|dout[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 1.000        ; 2.158      ; 8.938      ;
; -6.369 ; Automatic_controller:Auto|mode[1]                                                                      ; bi2bcd:bcd|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; 0.500        ; 2.877      ; 9.154      ;
; -6.365 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a13 ; bi2bcd:bcd|decoder:d0|dout[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 1.000        ; 2.854      ; 9.688      ;
; -6.365 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a29 ; bi2bcd:bcd|decoder:d0|dout[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 1.000        ; 2.724      ; 9.558      ;
; -6.359 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a29 ; bi2bcd:bcd|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; 1.000        ; 3.010      ; 9.777      ;
; -6.343 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a11 ; bi2bcd:bcd|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 1.000        ; 2.944      ; 9.695      ;
; -6.340 ; Automatic_controller:Auto|mode[0]                                                                      ; bi2bcd:bcd|decoder:d0|dout[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; 1.000        ; 2.337      ; 9.085      ;
; -6.336 ; Automatic_controller:Auto|mode[0]                                                                      ; bi2bcd:bcd|decoder:d0|dout[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; 0.500        ; 2.774      ; 9.079      ;
; -6.332 ; Automatic_controller:Auto|mode[1]                                                                      ; bi2bcd:bcd|decoder:d0|dout[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 2.698      ; 8.938      ;
; -6.331 ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a6  ; bi2bcd:bcd|decoder:d0|dout[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 1.000        ; 2.798      ; 9.598      ;
; -6.329 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a13 ; bi2bcd:bcd|decoder:d0|dout[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 1.000        ; 2.957      ; 9.694      ;
; -6.325 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a13 ; bi2bcd:bcd|decoder:d0|dout[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 3.394      ; 9.688      ;
; -6.325 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a29 ; bi2bcd:bcd|decoder:d0|dout[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 3.264      ; 9.558      ;
; -6.323 ; Automatic_controller:Auto|mode[1]                                                                      ; bi2bcd:bcd|decoder:d0|dout[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; 1.000        ; 2.232      ; 9.024      ;
; -6.322 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a29 ; bi2bcd:bcd|decoder:d0|dout[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 1.000        ; 2.831      ; 9.561      ;
; -6.319 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a29 ; bi2bcd:bcd|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; 0.500        ; 3.550      ; 9.777      ;
; -6.315 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a45 ; bi2bcd:bcd|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 1.000        ; 2.859      ; 9.582      ;
; -6.313 ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a37 ; bi2bcd:bcd|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 1.000        ; 2.789      ; 9.510      ;
; -6.303 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a11 ; bi2bcd:bcd|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 3.484      ; 9.695      ;
; -6.300 ; Automatic_controller:Auto|mode[0]                                                                      ; bi2bcd:bcd|decoder:d0|dout[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; 0.500        ; 2.877      ; 9.085      ;
; -6.295 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a20 ; bi2bcd:bcd|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 1.000        ; 2.964      ; 9.667      ;
; -6.295 ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a6  ; bi2bcd:bcd|decoder:d0|dout[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 1.000        ; 2.901      ; 9.604      ;
; -6.293 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a13 ; bi2bcd:bcd|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 1.000        ; 2.892      ; 9.593      ;
; -6.291 ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a6  ; bi2bcd:bcd|decoder:d0|dout[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 3.338      ; 9.598      ;
; -6.289 ; Automatic_controller:Auto|mode[0]                                                                      ; bi2bcd:bcd|decoder:d0|dout[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; 1.000        ; 2.232      ; 8.990      ;
; -6.289 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a13 ; bi2bcd:bcd|decoder:d0|dout[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 3.497      ; 9.694      ;
; -6.287 ; Automatic_controller:Auto|mode[1]                                                                      ; bi2bcd:bcd|decoder:d0|dout[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; 1.000        ; 2.335      ; 9.030      ;
; -6.285 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a5  ; bi2bcd:bcd|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 1.000        ; 3.013      ; 9.706      ;
; -6.283 ; Automatic_controller:Auto|mode[1]                                                                      ; bi2bcd:bcd|decoder:d0|dout[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; 0.500        ; 2.772      ; 9.024      ;
; -6.282 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a29 ; bi2bcd:bcd|decoder:d0|dout[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 3.371      ; 9.561      ;
; -6.280 ; Automatic_controller:Auto|mode[0]                                                                      ; bi2bcd:bcd|decoder:d0|dout[4] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 1.000        ; 2.157      ; 9.008      ;
; -6.279 ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a30 ; bi2bcd:bcd|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 1.000        ; 2.893      ; 9.580      ;
; -6.278 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a13 ; bi2bcd:bcd|decoder:d0|dout[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 1.000        ; 2.852      ; 9.599      ;
; -6.276 ; Automatic_controller:Auto|mode[0]                                                                      ; bi2bcd:bcd|decoder:d0|dout[3] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 1.000        ; 2.160      ; 9.006      ;
; -6.275 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a45 ; bi2bcd:bcd|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 3.399      ; 9.582      ;
; -6.273 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a29 ; bi2bcd:bcd|decoder:d0|dout[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; 1.000        ; 2.905      ; 9.647      ;
; -6.273 ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a37 ; bi2bcd:bcd|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 3.329      ; 9.510      ;
; -6.272 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a13 ; bi2bcd:bcd|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; 1.000        ; 3.138      ; 9.818      ;
; -6.267 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a47 ; bi2bcd:bcd|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 1.000        ; 3.045      ; 9.720      ;
; -6.264 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a23 ; bi2bcd:bcd|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 1.000        ; 2.819      ; 9.491      ;
; -6.257 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a11 ; bi2bcd:bcd|decoder:d0|dout[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 1.000        ; 2.839      ; 9.565      ;
; -6.255 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a20 ; bi2bcd:bcd|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 3.504      ; 9.667      ;
; -6.255 ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a6  ; bi2bcd:bcd|decoder:d0|dout[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 3.441      ; 9.604      ;
; -6.253 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a13 ; bi2bcd:bcd|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 3.432      ; 9.593      ;
; -6.249 ; Automatic_controller:Auto|mode[0]                                                                      ; bi2bcd:bcd|decoder:d0|dout[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; 0.500        ; 2.772      ; 8.990      ;
; -6.247 ; Automatic_controller:Auto|mode[1]                                                                      ; bi2bcd:bcd|decoder:d0|dout[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; 0.500        ; 2.875      ; 9.030      ;
; -6.246 ; Automatic_controller:Auto|mode[0]                                                                      ; bi2bcd:bcd|decoder:d0|dout[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; 1.000        ; 2.339      ; 8.993      ;
; -6.245 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a5  ; bi2bcd:bcd|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 3.553      ; 9.706      ;
; -6.244 ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a6  ; bi2bcd:bcd|decoder:d0|dout[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 1.000        ; 2.796      ; 9.509      ;
; -6.242 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a22 ; bi2bcd:bcd|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 1.000        ; 2.893      ; 9.543      ;
; -6.240 ; Automatic_controller:Auto|mode[0]                                                                      ; bi2bcd:bcd|decoder:d0|dout[4] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 2.697      ; 9.008      ;
; -6.239 ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a30 ; bi2bcd:bcd|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 3.433      ; 9.580      ;
; -6.238 ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a6  ; bi2bcd:bcd|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; 1.000        ; 3.082      ; 9.728      ;
; -6.238 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a13 ; bi2bcd:bcd|decoder:d0|dout[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 3.392      ; 9.599      ;
; -6.237 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a29 ; bi2bcd:bcd|decoder:d0|dout[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; 1.000        ; 3.008      ; 9.653      ;
; -6.236 ; Automatic_controller:Auto|mode[1]                                                                      ; bi2bcd:bcd|decoder:d0|dout[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; 1.000        ; 2.230      ; 8.935      ;
; -6.236 ; Automatic_controller:Auto|mode[0]                                                                      ; bi2bcd:bcd|decoder:d0|dout[3] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 2.700      ; 9.006      ;
; -6.235 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a13 ; bi2bcd:bcd|decoder:d0|dout[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 1.000        ; 2.959      ; 9.602      ;
; -6.233 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a29 ; bi2bcd:bcd|decoder:d0|dout[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; 0.500        ; 3.445      ; 9.647      ;
; -6.232 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a13 ; bi2bcd:bcd|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; 0.500        ; 3.678      ; 9.818      ;
; -6.229 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a45 ; bi2bcd:bcd|decoder:d0|dout[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 1.000        ; 2.754      ; 9.452      ;
; -6.227 ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a37 ; bi2bcd:bcd|decoder:d0|dout[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 1.000        ; 2.684      ; 9.380      ;
; -6.227 ; Automatic_controller:Auto|mode[1]                                                                      ; bi2bcd:bcd|decoder:d0|dout[4] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 1.000        ; 2.155      ; 8.953      ;
; -6.227 ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a22 ; bi2bcd:bcd|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 1.000        ; 2.900      ; 9.535      ;
; -6.227 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a47 ; bi2bcd:bcd|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 3.585      ; 9.720      ;
; -6.224 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a23 ; bi2bcd:bcd|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.500        ; 3.359      ; 9.491      ;
; -6.223 ; Automatic_controller:Auto|mode[1]                                                                      ; bi2bcd:bcd|decoder:d0|dout[3] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 1.000        ; 2.158      ; 8.951      ;
; -6.223 ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a10 ; bi2bcd:bcd|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 1.000        ; 2.843      ; 9.474      ;
+--------+--------------------------------------------------------------------------------------------------------+-------------------------------+-----------------------------------------------------------------------+-----------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                           ;
+--------+-----------------------+---------------------------------------------------------------------------------------------------------------------+-----------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                                                                             ; Launch Clock          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+---------------------------------------------------------------------------------------------------------------------+-----------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; -3.263 ; user_addr_control[16] ; processor:Processor|reg_DATA:MDDR|d_out[0]                                                                          ; user_addr_control[16] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 2.422      ; 6.112      ;
; -2.979 ; user_addr_control[16] ; uart_tx:transmitter|r_Tx_Data[0]                                                                                    ; user_addr_control[16] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 2.417      ; 5.823      ;
; -2.302 ; user_addr_control[16] ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a6~porta_we_reg  ; user_addr_control[16] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.645      ; 4.396      ;
; -2.284 ; user_addr_control[16] ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a20~porta_we_reg ; user_addr_control[16] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.865      ; 4.598      ;
; -2.256 ; user_addr_control[16] ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a43~porta_we_reg ; user_addr_control[16] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.865      ; 4.570      ;
; -2.254 ; user_addr_control[16] ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a21~porta_we_reg ; user_addr_control[16] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.936      ; 4.639      ;
; -2.216 ; user_addr_control[16] ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a17~porta_we_reg ; user_addr_control[16] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.849      ; 4.514      ;
; -2.211 ; user_addr_control[16] ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a44~porta_we_reg ; user_addr_control[16] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.815      ; 4.475      ;
; -2.205 ; user_addr_control[16] ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a18~porta_we_reg ; user_addr_control[16] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.952      ; 4.606      ;
; -2.197 ; user_addr_control[16] ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a17~porta_we_reg ; user_addr_control[16] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.959      ; 4.605      ;
; -2.195 ; user_addr_control[16] ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a42~porta_we_reg ; user_addr_control[16] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.867      ; 4.511      ;
; -2.168 ; user_addr_control[16] ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a3~porta_we_reg  ; user_addr_control[16] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.837      ; 4.454      ;
; -2.163 ; user_addr_control[16] ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a29~porta_we_reg ; user_addr_control[16] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.913      ; 4.525      ;
; -2.158 ; user_addr_control[16] ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a53~porta_we_reg ; user_addr_control[16] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.877      ; 4.484      ;
; -2.134 ; user_addr_control[16] ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a5~porta_we_reg  ; user_addr_control[16] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.814      ; 4.397      ;
; -2.128 ; user_addr_control[16] ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a46~porta_we_reg ; user_addr_control[16] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.832      ; 4.409      ;
; -2.127 ; user_addr_control[16] ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a61~porta_we_reg ; user_addr_control[16] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.857      ; 4.433      ;
; -2.119 ; user_addr_control[16] ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a26~porta_we_reg ; user_addr_control[16] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.808      ; 4.376      ;
; -2.118 ; user_addr_control[16] ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a62~porta_we_reg ; user_addr_control[16] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.927      ; 4.494      ;
; -2.114 ; user_addr_control[16] ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a22~porta_we_reg ; user_addr_control[16] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.881      ; 4.444      ;
; -2.098 ; user_addr_control[16] ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a14~porta_we_reg ; user_addr_control[16] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.780      ; 4.327      ;
; -2.082 ; user_addr_control[16] ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a3~porta_we_reg  ; user_addr_control[16] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.745      ; 4.276      ;
; -2.071 ; user_addr_control[16] ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a47~porta_we_reg ; user_addr_control[16] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.869      ; 4.389      ;
; -2.071 ; user_addr_control[16] ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a27~porta_we_reg ; user_addr_control[16] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.883      ; 4.403      ;
; -2.069 ; user_addr_control[16] ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a50~porta_we_reg ; user_addr_control[16] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.951      ; 4.469      ;
; -2.069 ; user_addr_control[16] ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a60~porta_we_reg ; user_addr_control[16] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.818      ; 4.336      ;
; -2.067 ; user_addr_control[16] ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a10~porta_we_reg ; user_addr_control[16] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.952      ; 4.468      ;
; -2.064 ; user_addr_control[16] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a33~porta_we_reg ; user_addr_control[16] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.801      ; 4.314      ;
; -2.062 ; user_addr_control[16] ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a21~porta_we_reg ; user_addr_control[16] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.859      ; 4.370      ;
; -2.060 ; user_addr_control[16] ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a9~porta_we_reg  ; user_addr_control[16] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.925      ; 4.434      ;
; -2.053 ; user_addr_control[16] ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a1~porta_we_reg  ; user_addr_control[16] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.831      ; 4.333      ;
; -2.051 ; user_addr_control[16] ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a57~porta_we_reg ; user_addr_control[16] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.862      ; 4.362      ;
; -2.047 ; user_addr_control[16] ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a19~porta_we_reg ; user_addr_control[16] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.927      ; 4.423      ;
; -2.046 ; user_addr_control[16] ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a19~porta_we_reg ; user_addr_control[16] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.841      ; 4.336      ;
; -2.045 ; user_addr_control[16] ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a63~porta_we_reg ; user_addr_control[16] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.839      ; 4.333      ;
; -2.045 ; user_addr_control[16] ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a30~porta_we_reg ; user_addr_control[16] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.888      ; 4.382      ;
; -2.039 ; user_addr_control[16] ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a4~porta_we_reg  ; user_addr_control[16] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.770      ; 4.258      ;
; -2.034 ; user_addr_control[16] ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a4~porta_we_reg  ; user_addr_control[16] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.857      ; 4.340      ;
; -2.032 ; user_addr_control[16] ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a39~porta_we_reg ; user_addr_control[16] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.871      ; 4.352      ;
; -2.029 ; user_addr_control[16] ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a49~porta_we_reg ; user_addr_control[16] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.826      ; 4.304      ;
; -2.028 ; user_addr_control[16] ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a35~porta_we_reg ; user_addr_control[16] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.851      ; 4.328      ;
; -2.026 ; user_addr_control[16] ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a38~porta_we_reg ; user_addr_control[16] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.854      ; 4.329      ;
; -2.023 ; user_addr_control[16] ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a12~porta_we_reg ; user_addr_control[16] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.805      ; 4.277      ;
; -2.020 ; user_addr_control[16] ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a59~porta_we_reg ; user_addr_control[16] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.839      ; 4.308      ;
; -2.019 ; user_addr_control[16] ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a44~porta_we_reg ; user_addr_control[16] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.805      ; 4.273      ;
; -2.018 ; user_addr_control[16] ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a20~porta_we_reg ; user_addr_control[16] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.830      ; 4.297      ;
; -2.011 ; user_addr_control[16] ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a23~porta_we_reg ; user_addr_control[16] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.937      ; 4.397      ;
; -2.011 ; user_addr_control[16] ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a45~porta_we_reg ; user_addr_control[16] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.838      ; 4.298      ;
; -2.010 ; user_addr_control[16] ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a15~porta_we_reg ; user_addr_control[16] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.777      ; 4.236      ;
; -2.009 ; user_addr_control[16] ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a14~porta_we_reg ; user_addr_control[16] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.730      ; 4.188      ;
; -2.002 ; user_addr_control[16] ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a30~porta_we_reg ; user_addr_control[16] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.791      ; 4.242      ;
; -2.001 ; user_addr_control[16] ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a25~porta_we_reg ; user_addr_control[16] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.867      ; 4.317      ;
; -1.991 ; user_addr_control[16] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a63~porta_we_reg ; user_addr_control[16] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.813      ; 4.253      ;
; -1.988 ; user_addr_control[16] ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a51~porta_we_reg ; user_addr_control[16] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.872      ; 4.309      ;
; -1.987 ; user_addr_control[16] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a6~porta_we_reg  ; user_addr_control[16] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.683      ; 4.119      ;
; -1.985 ; user_addr_control[16] ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a23~porta_we_reg ; user_addr_control[16] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.928      ; 4.362      ;
; -1.981 ; user_addr_control[16] ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a50~porta_we_reg ; user_addr_control[16] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.884      ; 4.314      ;
; -1.978 ; user_addr_control[16] ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a26~porta_we_reg ; user_addr_control[16] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.916      ; 4.343      ;
; -1.976 ; user_addr_control[16] ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a7~porta_we_reg  ; user_addr_control[16] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.805      ; 4.230      ;
; -1.975 ; user_addr_control[16] ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a33~porta_we_reg ; user_addr_control[16] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.904      ; 4.328      ;
; -1.975 ; user_addr_control[16] ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a36~porta_we_reg ; user_addr_control[16] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.848      ; 4.272      ;
; -1.970 ; user_addr_control[16] ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a61~porta_we_reg ; user_addr_control[16] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.909      ; 4.328      ;
; -1.969 ; user_addr_control[16] ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a38~porta_we_reg ; user_addr_control[16] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.853      ; 4.271      ;
; -1.968 ; user_addr_control[16] ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a34~porta_we_reg ; user_addr_control[16] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.926      ; 4.343      ;
; -1.968 ; user_addr_control[16] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a19~porta_we_reg ; user_addr_control[16] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.834      ; 4.251      ;
; -1.967 ; user_addr_control[16] ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a49~porta_we_reg ; user_addr_control[16] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.885      ; 4.301      ;
; -1.965 ; user_addr_control[16] ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a58~porta_we_reg ; user_addr_control[16] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.931      ; 4.345      ;
; -1.964 ; user_addr_control[16] ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a29~porta_we_reg ; user_addr_control[16] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.759      ; 4.172      ;
; -1.960 ; user_addr_control[16] ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a11~porta_we_reg ; user_addr_control[16] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.889      ; 4.298      ;
; -1.954 ; user_addr_control[16] ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a4~porta_we_reg  ; user_addr_control[16] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.813      ; 4.216      ;
; -1.953 ; user_addr_control[16] ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a28~porta_we_reg ; user_addr_control[16] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.953      ; 4.355      ;
; -1.953 ; user_addr_control[16] ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a3~porta_we_reg  ; user_addr_control[16] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.821      ; 4.223      ;
; -1.950 ; user_addr_control[16] ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a25~porta_we_reg ; user_addr_control[16] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.832      ; 4.231      ;
; -1.950 ; user_addr_control[16] ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a53~porta_we_reg ; user_addr_control[16] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.824      ; 4.223      ;
; -1.948 ; user_addr_control[16] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a5~porta_we_reg  ; user_addr_control[16] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.766      ; 4.163      ;
; -1.946 ; user_addr_control[16] ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a12~porta_we_reg ; user_addr_control[16] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.910      ; 4.305      ;
; -1.941 ; user_addr_control[16] ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a36~porta_we_reg ; user_addr_control[16] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.851      ; 4.241      ;
; -1.939 ; user_addr_control[16] ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a60~porta_we_reg ; user_addr_control[16] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.833      ; 4.221      ;
; -1.937 ; user_addr_control[16] ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a6~porta_we_reg  ; user_addr_control[16] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.879      ; 4.265      ;
; -1.930 ; user_addr_control[16] ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a47~porta_we_reg ; user_addr_control[16] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.742      ; 4.121      ;
; -1.928 ; user_addr_control[16] ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a31~porta_we_reg ; user_addr_control[16] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.733      ; 4.110      ;
; -1.928 ; user_addr_control[16] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a7~porta_we_reg  ; user_addr_control[16] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.709      ; 4.086      ;
; -1.922 ; user_addr_control[16] ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a13~porta_we_reg ; user_addr_control[16] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.832      ; 4.203      ;
; -1.922 ; user_addr_control[16] ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a9~porta_we_reg  ; user_addr_control[16] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.851      ; 4.222      ;
; -1.919 ; user_addr_control[16] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a2~porta_we_reg  ; user_addr_control[16] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.916      ; 4.284      ;
; -1.919 ; user_addr_control[16] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a60~porta_we_reg ; user_addr_control[16] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.940      ; 4.308      ;
; -1.918 ; user_addr_control[16] ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a63~porta_we_reg ; user_addr_control[16] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.787      ; 4.154      ;
; -1.915 ; user_addr_control[16] ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a51~porta_we_reg ; user_addr_control[16] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.848      ; 4.212      ;
; -1.913 ; user_addr_control[16] ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a22~porta_we_reg ; user_addr_control[16] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.669      ; 4.031      ;
; -1.911 ; user_addr_control[16] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a20~porta_we_reg ; user_addr_control[16] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.881      ; 4.241      ;
; -1.910 ; user_addr_control[16] ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a1~porta_we_reg  ; user_addr_control[16] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.938      ; 4.297      ;
; -1.907 ; user_addr_control[16] ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a55~porta_we_reg ; user_addr_control[16] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.869      ; 4.225      ;
; -1.902 ; user_addr_control[16] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a3~porta_we_reg  ; user_addr_control[16] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.809      ; 4.160      ;
; -1.902 ; user_addr_control[16] ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a54~porta_we_reg ; user_addr_control[16] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.866      ; 4.217      ;
; -1.902 ; user_addr_control[16] ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a13~porta_we_reg ; user_addr_control[16] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.825      ; 4.176      ;
; -1.901 ; user_addr_control[16] ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a15~porta_we_reg ; user_addr_control[16] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.914      ; 4.264      ;
; -1.901 ; user_addr_control[16] ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a11~porta_we_reg ; user_addr_control[16] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.839      ; 4.189      ;
; -1.896 ; user_addr_control[16] ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a22~porta_we_reg ; user_addr_control[16] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.888      ; 4.233      ;
; -1.895 ; user_addr_control[16] ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a11~porta_we_reg ; user_addr_control[16] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.886      ; 4.230      ;
; -1.892 ; user_addr_control[16] ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a22~porta_we_reg ; user_addr_control[16] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.866      ; 4.207      ;
+--------+-----------------------+---------------------------------------------------------------------------------------------------------------------+-----------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'processor:Processor|state_machine:SM|STATE[1]'                                                                                                                                                                               ;
+--------+-----------------------------------------------+---------------------------------+-----------------------------------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                         ; Launch Clock                                                          ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+---------------------------------+-----------------------------------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; -1.821 ; processor:Processor|state_machine:SM|STATE[2] ; bi2bcd:SM_st|decoder:d0|dout[4] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 0.756      ; 2.650      ;
; -1.805 ; processor:Processor|state_machine:SM|STATE[2] ; bi2bcd:SM_st|decoder:d0|dout[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 0.755      ; 2.634      ;
; -1.802 ; processor:Processor|state_machine:SM|STATE[6] ; bi2bcd:SM_st|decoder:d0|dout[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 0.755      ; 2.631      ;
; -1.802 ; processor:Processor|state_machine:SM|STATE[4] ; bi2bcd:SM_st|decoder:d0|dout[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 0.755      ; 2.631      ;
; -1.780 ; processor:Processor|state_machine:SM|STATE[2] ; bi2bcd:SM_st|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 0.832      ; 2.692      ;
; -1.777 ; processor:Processor|state_machine:SM|STATE[6] ; bi2bcd:SM_st|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 0.832      ; 2.689      ;
; -1.777 ; processor:Processor|state_machine:SM|STATE[4] ; bi2bcd:SM_st|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 0.832      ; 2.689      ;
; -1.772 ; processor:Processor|state_machine:SM|STATE[2] ; bi2bcd:SM_st|decoder:d0|dout[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 0.755      ; 2.601      ;
; -1.763 ; processor:Processor|state_machine:SM|STATE[2] ; bi2bcd:SM_st|decoder:d0|dout[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 0.836      ; 2.680      ;
; -1.760 ; processor:Processor|state_machine:SM|STATE[6] ; bi2bcd:SM_st|decoder:d0|dout[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 0.836      ; 2.677      ;
; -1.760 ; processor:Processor|state_machine:SM|STATE[4] ; bi2bcd:SM_st|decoder:d0|dout[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 0.836      ; 2.677      ;
; -1.757 ; processor:Processor|state_machine:SM|STATE[2] ; bi2bcd:SM_st|decoder:d0|dout[3] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 0.835      ; 2.672      ;
; -1.750 ; processor:Processor|state_machine:SM|STATE[6] ; bi2bcd:SM_st|decoder:d0|dout[4] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 0.756      ; 2.579      ;
; -1.747 ; processor:Processor|state_machine:SM|STATE[2] ; bi2bcd:SM_st|decoder:d0|dout[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 0.832      ; 2.659      ;
; -1.747 ; processor:Processor|state_machine:SM|STATE[4] ; bi2bcd:SM_st|decoder:d0|dout[4] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 0.756      ; 2.576      ;
; -1.746 ; processor:Processor|state_machine:SM|STATE[7] ; bi2bcd:SM_st|decoder:d0|dout[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 0.902      ; 2.722      ;
; -1.737 ; processor:Processor|state_machine:SM|STATE[6] ; bi2bcd:SM_st|decoder:d0|dout[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 0.755      ; 2.566      ;
; -1.737 ; processor:Processor|state_machine:SM|STATE[4] ; bi2bcd:SM_st|decoder:d0|dout[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 0.755      ; 2.566      ;
; -1.721 ; processor:Processor|state_machine:SM|STATE[7] ; bi2bcd:SM_st|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 0.979      ; 2.780      ;
; -1.709 ; processor:Processor|state_machine:SM|STATE[7] ; bi2bcd:SM_st|decoder:d0|dout[4] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 0.903      ; 2.685      ;
; -1.708 ; processor:Processor|state_machine:SM|STATE[5] ; bi2bcd:SM_st|decoder:d0|dout[4] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 0.756      ; 2.537      ;
; -1.704 ; processor:Processor|state_machine:SM|STATE[7] ; bi2bcd:SM_st|decoder:d0|dout[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 0.983      ; 2.768      ;
; -1.692 ; processor:Processor|state_machine:SM|STATE[5] ; bi2bcd:SM_st|decoder:d0|dout[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 0.755      ; 2.521      ;
; -1.686 ; processor:Processor|state_machine:SM|STATE[6] ; bi2bcd:SM_st|decoder:d0|dout[3] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 0.835      ; 2.601      ;
; -1.683 ; processor:Processor|state_machine:SM|STATE[4] ; bi2bcd:SM_st|decoder:d0|dout[3] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 0.835      ; 2.598      ;
; -1.681 ; processor:Processor|state_machine:SM|STATE[7] ; bi2bcd:SM_st|decoder:d0|dout[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 0.902      ; 2.657      ;
; -1.676 ; processor:Processor|state_machine:SM|STATE[6] ; bi2bcd:SM_st|decoder:d0|dout[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 0.832      ; 2.588      ;
; -1.673 ; processor:Processor|state_machine:SM|STATE[4] ; bi2bcd:SM_st|decoder:d0|dout[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 0.832      ; 2.585      ;
; -1.667 ; processor:Processor|state_machine:SM|STATE[5] ; bi2bcd:SM_st|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 0.832      ; 2.579      ;
; -1.659 ; processor:Processor|state_machine:SM|STATE[5] ; bi2bcd:SM_st|decoder:d0|dout[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 0.755      ; 2.488      ;
; -1.650 ; processor:Processor|state_machine:SM|STATE[5] ; bi2bcd:SM_st|decoder:d0|dout[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 0.836      ; 2.567      ;
; -1.645 ; processor:Processor|state_machine:SM|STATE[7] ; bi2bcd:SM_st|decoder:d0|dout[3] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 0.982      ; 2.707      ;
; -1.644 ; processor:Processor|state_machine:SM|STATE[5] ; bi2bcd:SM_st|decoder:d0|dout[3] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 0.835      ; 2.559      ;
; -1.642 ; processor:Processor|state_machine:SM|STATE[2] ; bi2bcd:SM_st|decoder:d0|dout[4] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 0.935      ; 2.650      ;
; -1.635 ; processor:Processor|state_machine:SM|STATE[7] ; bi2bcd:SM_st|decoder:d0|dout[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 0.979      ; 2.694      ;
; -1.634 ; processor:Processor|state_machine:SM|STATE[5] ; bi2bcd:SM_st|decoder:d0|dout[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 0.832      ; 2.546      ;
; -1.626 ; processor:Processor|state_machine:SM|STATE[2] ; bi2bcd:SM_st|decoder:d0|dout[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 0.934      ; 2.634      ;
; -1.623 ; processor:Processor|state_machine:SM|STATE[6] ; bi2bcd:SM_st|decoder:d0|dout[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 0.934      ; 2.631      ;
; -1.623 ; processor:Processor|state_machine:SM|STATE[4] ; bi2bcd:SM_st|decoder:d0|dout[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 0.934      ; 2.631      ;
; -1.601 ; processor:Processor|state_machine:SM|STATE[2] ; bi2bcd:SM_st|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 1.011      ; 2.692      ;
; -1.598 ; processor:Processor|state_machine:SM|STATE[6] ; bi2bcd:SM_st|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 1.011      ; 2.689      ;
; -1.598 ; processor:Processor|state_machine:SM|STATE[4] ; bi2bcd:SM_st|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 1.011      ; 2.689      ;
; -1.593 ; processor:Processor|state_machine:SM|STATE[2] ; bi2bcd:SM_st|decoder:d0|dout[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 0.934      ; 2.601      ;
; -1.584 ; processor:Processor|state_machine:SM|STATE[2] ; bi2bcd:SM_st|decoder:d0|dout[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 1.015      ; 2.680      ;
; -1.581 ; processor:Processor|state_machine:SM|STATE[6] ; bi2bcd:SM_st|decoder:d0|dout[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 1.015      ; 2.677      ;
; -1.581 ; processor:Processor|state_machine:SM|STATE[4] ; bi2bcd:SM_st|decoder:d0|dout[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 1.015      ; 2.677      ;
; -1.578 ; processor:Processor|state_machine:SM|STATE[2] ; bi2bcd:SM_st|decoder:d0|dout[3] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 1.014      ; 2.672      ;
; -1.571 ; processor:Processor|state_machine:SM|STATE[6] ; bi2bcd:SM_st|decoder:d0|dout[4] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 0.935      ; 2.579      ;
; -1.568 ; processor:Processor|state_machine:SM|STATE[2] ; bi2bcd:SM_st|decoder:d0|dout[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 1.011      ; 2.659      ;
; -1.568 ; processor:Processor|state_machine:SM|STATE[4] ; bi2bcd:SM_st|decoder:d0|dout[4] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 0.935      ; 2.576      ;
; -1.567 ; processor:Processor|state_machine:SM|STATE[7] ; bi2bcd:SM_st|decoder:d0|dout[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 1.081      ; 2.722      ;
; -1.558 ; processor:Processor|state_machine:SM|STATE[6] ; bi2bcd:SM_st|decoder:d0|dout[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 0.934      ; 2.566      ;
; -1.558 ; processor:Processor|state_machine:SM|STATE[4] ; bi2bcd:SM_st|decoder:d0|dout[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 0.934      ; 2.566      ;
; -1.542 ; processor:Processor|state_machine:SM|STATE[7] ; bi2bcd:SM_st|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 1.158      ; 2.780      ;
; -1.530 ; processor:Processor|state_machine:SM|STATE[7] ; bi2bcd:SM_st|decoder:d0|dout[4] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 1.082      ; 2.685      ;
; -1.529 ; processor:Processor|state_machine:SM|STATE[5] ; bi2bcd:SM_st|decoder:d0|dout[4] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 0.935      ; 2.537      ;
; -1.525 ; processor:Processor|state_machine:SM|STATE[7] ; bi2bcd:SM_st|decoder:d0|dout[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 1.162      ; 2.768      ;
; -1.513 ; processor:Processor|state_machine:SM|STATE[5] ; bi2bcd:SM_st|decoder:d0|dout[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 0.934      ; 2.521      ;
; -1.507 ; processor:Processor|state_machine:SM|STATE[6] ; bi2bcd:SM_st|decoder:d0|dout[3] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 1.014      ; 2.601      ;
; -1.504 ; processor:Processor|state_machine:SM|STATE[4] ; bi2bcd:SM_st|decoder:d0|dout[3] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 1.014      ; 2.598      ;
; -1.502 ; processor:Processor|state_machine:SM|STATE[7] ; bi2bcd:SM_st|decoder:d0|dout[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 1.081      ; 2.657      ;
; -1.497 ; processor:Processor|state_machine:SM|STATE[6] ; bi2bcd:SM_st|decoder:d0|dout[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 1.011      ; 2.588      ;
; -1.494 ; processor:Processor|state_machine:SM|STATE[4] ; bi2bcd:SM_st|decoder:d0|dout[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 1.011      ; 2.585      ;
; -1.488 ; processor:Processor|state_machine:SM|STATE[5] ; bi2bcd:SM_st|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 1.011      ; 2.579      ;
; -1.480 ; processor:Processor|state_machine:SM|STATE[5] ; bi2bcd:SM_st|decoder:d0|dout[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 0.934      ; 2.488      ;
; -1.471 ; processor:Processor|state_machine:SM|STATE[5] ; bi2bcd:SM_st|decoder:d0|dout[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 1.015      ; 2.567      ;
; -1.466 ; processor:Processor|state_machine:SM|STATE[7] ; bi2bcd:SM_st|decoder:d0|dout[3] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 1.161      ; 2.707      ;
; -1.465 ; processor:Processor|state_machine:SM|STATE[5] ; bi2bcd:SM_st|decoder:d0|dout[3] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 1.014      ; 2.559      ;
; -1.456 ; processor:Processor|state_machine:SM|STATE[7] ; bi2bcd:SM_st|decoder:d0|dout[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 1.158      ; 2.694      ;
; -1.455 ; processor:Processor|state_machine:SM|STATE[5] ; bi2bcd:SM_st|decoder:d0|dout[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 1.011      ; 2.546      ;
; -1.312 ; processor:Processor|state_machine:SM|STATE[0] ; bi2bcd:SM_st|decoder:d0|dout[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; -0.615     ; 0.771      ;
; -1.311 ; processor:Processor|state_machine:SM|STATE[0] ; bi2bcd:SM_st|decoder:d0|dout[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; -0.615     ; 0.770      ;
; -1.309 ; processor:Processor|state_machine:SM|STATE[0] ; bi2bcd:SM_st|decoder:d0|dout[4] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; -0.614     ; 0.768      ;
; -1.245 ; processor:Processor|state_machine:SM|STATE[0] ; bi2bcd:SM_st|decoder:d0|dout[3] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; -0.535     ; 0.790      ;
; -1.245 ; processor:Processor|state_machine:SM|STATE[0] ; bi2bcd:SM_st|decoder:d0|dout[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; -0.538     ; 0.787      ;
; -1.245 ; processor:Processor|state_machine:SM|STATE[0] ; bi2bcd:SM_st|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; -0.538     ; 0.787      ;
; -1.206 ; processor:Processor|state_machine:SM|STATE[0] ; bi2bcd:SM_st|decoder:d0|dout[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; -0.534     ; 0.753      ;
; -1.133 ; processor:Processor|state_machine:SM|STATE[0] ; bi2bcd:SM_st|decoder:d0|dout[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; -0.436     ; 0.771      ;
; -1.132 ; processor:Processor|state_machine:SM|STATE[0] ; bi2bcd:SM_st|decoder:d0|dout[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; -0.436     ; 0.770      ;
; -1.130 ; processor:Processor|state_machine:SM|STATE[0] ; bi2bcd:SM_st|decoder:d0|dout[4] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; -0.435     ; 0.768      ;
; -1.066 ; processor:Processor|state_machine:SM|STATE[0] ; bi2bcd:SM_st|decoder:d0|dout[3] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; -0.356     ; 0.790      ;
; -1.066 ; processor:Processor|state_machine:SM|STATE[0] ; bi2bcd:SM_st|decoder:d0|dout[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; -0.359     ; 0.787      ;
; -1.066 ; processor:Processor|state_machine:SM|STATE[0] ; bi2bcd:SM_st|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; -0.359     ; 0.787      ;
; -1.027 ; processor:Processor|state_machine:SM|STATE[0] ; bi2bcd:SM_st|decoder:d0|dout[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; -0.355     ; 0.753      ;
; -0.210 ; processor:Processor|state_machine:SM|STATE[1] ; bi2bcd:SM_st|decoder:d0|dout[4] ; processor:Processor|state_machine:SM|STATE[1]                         ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 2.401      ; 2.869      ;
; -0.199 ; processor:Processor|state_machine:SM|STATE[1] ; bi2bcd:SM_st|decoder:d0|dout[5] ; processor:Processor|state_machine:SM|STATE[1]                         ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 2.400      ; 2.858      ;
; -0.174 ; processor:Processor|state_machine:SM|STATE[1] ; bi2bcd:SM_st|decoder:d0|dout[6] ; processor:Processor|state_machine:SM|STATE[1]                         ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 2.477      ; 2.916      ;
; -0.161 ; processor:Processor|state_machine:SM|STATE[1] ; bi2bcd:SM_st|decoder:d0|dout[1] ; processor:Processor|state_machine:SM|STATE[1]                         ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 2.400      ; 2.820      ;
; -0.157 ; processor:Processor|state_machine:SM|STATE[1] ; bi2bcd:SM_st|decoder:d0|dout[2] ; processor:Processor|state_machine:SM|STATE[1]                         ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 2.481      ; 2.904      ;
; -0.146 ; processor:Processor|state_machine:SM|STATE[1] ; bi2bcd:SM_st|decoder:d0|dout[3] ; processor:Processor|state_machine:SM|STATE[1]                         ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 2.480      ; 2.891      ;
; -0.136 ; processor:Processor|state_machine:SM|STATE[1] ; bi2bcd:SM_st|decoder:d0|dout[0] ; processor:Processor|state_machine:SM|STATE[1]                         ; processor:Processor|state_machine:SM|STATE[1] ; 0.500        ; 2.477      ; 2.878      ;
; 0.056  ; processor:Processor|state_machine:SM|STATE[1] ; bi2bcd:SM_st|decoder:d0|dout[5] ; processor:Processor|state_machine:SM|STATE[1]                         ; processor:Processor|state_machine:SM|STATE[1] ; 1.000        ; 2.400      ; 3.103      ;
; 0.059  ; processor:Processor|state_machine:SM|STATE[1] ; bi2bcd:SM_st|decoder:d0|dout[4] ; processor:Processor|state_machine:SM|STATE[1]                         ; processor:Processor|state_machine:SM|STATE[1] ; 1.000        ; 2.401      ; 3.100      ;
; 0.081  ; processor:Processor|state_machine:SM|STATE[1] ; bi2bcd:SM_st|decoder:d0|dout[6] ; processor:Processor|state_machine:SM|STATE[1]                         ; processor:Processor|state_machine:SM|STATE[1] ; 1.000        ; 2.477      ; 3.161      ;
; 0.098  ; processor:Processor|state_machine:SM|STATE[1] ; bi2bcd:SM_st|decoder:d0|dout[2] ; processor:Processor|state_machine:SM|STATE[1]                         ; processor:Processor|state_machine:SM|STATE[1] ; 1.000        ; 2.481      ; 3.149      ;
; 0.108  ; processor:Processor|state_machine:SM|STATE[1] ; bi2bcd:SM_st|decoder:d0|dout[1] ; processor:Processor|state_machine:SM|STATE[1]                         ; processor:Processor|state_machine:SM|STATE[1] ; 1.000        ; 2.400      ; 3.051      ;
; 0.123  ; processor:Processor|state_machine:SM|STATE[1] ; bi2bcd:SM_st|decoder:d0|dout[3] ; processor:Processor|state_machine:SM|STATE[1]                         ; processor:Processor|state_machine:SM|STATE[1] ; 1.000        ; 2.480      ; 3.122      ;
; 0.133  ; processor:Processor|state_machine:SM|STATE[1] ; bi2bcd:SM_st|decoder:d0|dout[0] ; processor:Processor|state_machine:SM|STATE[1]                         ; processor:Processor|state_machine:SM|STATE[1] ; 1.000        ; 2.477      ; 3.109      ;
+--------+-----------------------------------------------+---------------------------------+-----------------------------------------------------------------------+-----------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'in_Clock'                                                                                                                                                   ;
+--------+----------------------------------------+----------------------------------------+----------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                ; Launch Clock                           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+----------------------------------------+----------------------------------------+-------------+--------------+------------+------------+
; -0.224 ; debouncer:clock_mode_button|button_out ; debouncer:clock_mode_button|button_out ; debouncer:clock_mode_button|button_out ; in_Clock    ; 0.500        ; 1.530      ; 2.346      ;
; 0.560  ; debouncer:clock_mode_button|button_out ; debouncer:clock_mode_button|button_out ; debouncer:clock_mode_button|button_out ; in_Clock    ; 1.000        ; 1.530      ; 2.062      ;
; 17.882 ; debouncer:clock_mode_button|counter[1] ; debouncer:clock_mode_button|button_out ; in_Clock                               ; in_Clock    ; 20.000       ; -0.042     ; 2.063      ;
; 18.014 ; debouncer:clock_mode_button|counter[0] ; debouncer:clock_mode_button|button_out ; in_Clock                               ; in_Clock    ; 20.000       ; -0.042     ; 1.931      ;
; 18.108 ; debouncer:clock_mode_button|counter[2] ; debouncer:clock_mode_button|button_out ; in_Clock                               ; in_Clock    ; 20.000       ; -0.042     ; 1.837      ;
; 18.431 ; debouncer:clock_mode_button|counter[3] ; debouncer:clock_mode_button|button_out ; in_Clock                               ; in_Clock    ; 20.000       ; -0.042     ; 1.514      ;
; 18.921 ; debouncer:clock_mode_button|counter[1] ; debouncer:clock_mode_button|counter[3] ; in_Clock                               ; in_Clock    ; 20.000       ; -0.042     ; 1.024      ;
; 19.006 ; debouncer:clock_mode_button|counter[1] ; debouncer:clock_mode_button|counter[2] ; in_Clock                               ; in_Clock    ; 20.000       ; -0.042     ; 0.939      ;
; 19.053 ; debouncer:clock_mode_button|counter[0] ; debouncer:clock_mode_button|counter[3] ; in_Clock                               ; in_Clock    ; 20.000       ; -0.042     ; 0.892      ;
; 19.071 ; debouncer:manual_clock|counter[0]      ; debouncer:manual_clock|button_out      ; in_Clock                               ; in_Clock    ; 20.000       ; -0.213     ; 0.703      ;
; 19.076 ; debouncer:rst|counter[1]               ; debouncer:rst|counter[3]               ; in_Clock                               ; in_Clock    ; 20.000       ; -0.041     ; 0.870      ;
; 19.078 ; debouncer:rst|counter[1]               ; debouncer:rst|button_out               ; in_Clock                               ; in_Clock    ; 20.000       ; -0.041     ; 0.868      ;
; 19.080 ; debouncer:idler|counter[1]             ; debouncer:idler|button_out             ; in_Clock                               ; in_Clock    ; 20.000       ; -0.041     ; 0.866      ;
; 19.081 ; debouncer:idler|counter[1]             ; debouncer:idler|counter[3]             ; in_Clock                               ; in_Clock    ; 20.000       ; -0.041     ; 0.865      ;
; 19.134 ; debouncer:rst|counter[0]               ; debouncer:rst|counter[3]               ; in_Clock                               ; in_Clock    ; 20.000       ; -0.041     ; 0.812      ;
; 19.136 ; debouncer:rst|counter[0]               ; debouncer:rst|button_out               ; in_Clock                               ; in_Clock    ; 20.000       ; -0.041     ; 0.810      ;
; 19.137 ; debouncer:idler|counter[0]             ; debouncer:idler|button_out             ; in_Clock                               ; in_Clock    ; 20.000       ; -0.041     ; 0.809      ;
; 19.138 ; debouncer:idler|counter[0]             ; debouncer:idler|counter[3]             ; in_Clock                               ; in_Clock    ; 20.000       ; -0.041     ; 0.808      ;
; 19.147 ; debouncer:clock_mode_button|counter[2] ; debouncer:clock_mode_button|counter[3] ; in_Clock                               ; in_Clock    ; 20.000       ; -0.042     ; 0.798      ;
; 19.150 ; debouncer:manual_clock|counter[2]      ; debouncer:manual_clock|button_out      ; in_Clock                               ; in_Clock    ; 20.000       ; -0.213     ; 0.624      ;
; 19.219 ; debouncer:manual_clock|counter[1]      ; debouncer:manual_clock|button_out      ; in_Clock                               ; in_Clock    ; 20.000       ; -0.213     ; 0.555      ;
; 19.222 ; debouncer:rst|counter[2]               ; debouncer:rst|counter[3]               ; in_Clock                               ; in_Clock    ; 20.000       ; -0.041     ; 0.724      ;
; 19.224 ; debouncer:rst|counter[2]               ; debouncer:rst|button_out               ; in_Clock                               ; in_Clock    ; 20.000       ; -0.041     ; 0.722      ;
; 19.224 ; debouncer:idler|counter[2]             ; debouncer:idler|button_out             ; in_Clock                               ; in_Clock    ; 20.000       ; -0.041     ; 0.722      ;
; 19.225 ; debouncer:idler|counter[2]             ; debouncer:idler|counter[3]             ; in_Clock                               ; in_Clock    ; 20.000       ; -0.041     ; 0.721      ;
; 19.242 ; debouncer:manual_clock|counter[0]      ; debouncer:manual_clock|counter[3]      ; in_Clock                               ; in_Clock    ; 20.000       ; -0.041     ; 0.704      ;
; 19.278 ; debouncer:manual_clock|counter[3]      ; debouncer:manual_clock|button_out      ; in_Clock                               ; in_Clock    ; 20.000       ; -0.213     ; 0.496      ;
; 19.316 ; debouncer:rst|counter[1]               ; debouncer:rst|counter[2]               ; in_Clock                               ; in_Clock    ; 20.000       ; -0.041     ; 0.630      ;
; 19.321 ; debouncer:manual_clock|counter[2]      ; debouncer:manual_clock|counter[3]      ; in_Clock                               ; in_Clock    ; 20.000       ; -0.041     ; 0.625      ;
; 19.359 ; debouncer:clock_mode_button|counter[0] ; debouncer:clock_mode_button|counter[2] ; in_Clock                               ; in_Clock    ; 20.000       ; -0.042     ; 0.586      ;
; 19.361 ; debouncer:manual_clock|counter[0]      ; debouncer:manual_clock|counter[2]      ; in_Clock                               ; in_Clock    ; 20.000       ; -0.041     ; 0.585      ;
; 19.383 ; debouncer:clock_mode_button|counter[0] ; debouncer:clock_mode_button|counter[1] ; in_Clock                               ; in_Clock    ; 20.000       ; -0.042     ; 0.562      ;
; 19.388 ; debouncer:idler|counter[0]             ; debouncer:idler|counter[1]             ; in_Clock                               ; in_Clock    ; 20.000       ; -0.041     ; 0.558      ;
; 19.388 ; debouncer:rst|counter[0]               ; debouncer:rst|counter[1]               ; in_Clock                               ; in_Clock    ; 20.000       ; -0.041     ; 0.558      ;
; 19.390 ; debouncer:manual_clock|counter[1]      ; debouncer:manual_clock|counter[3]      ; in_Clock                               ; in_Clock    ; 20.000       ; -0.041     ; 0.556      ;
; 19.392 ; debouncer:rst|counter[0]               ; debouncer:rst|counter[2]               ; in_Clock                               ; in_Clock    ; 20.000       ; -0.041     ; 0.554      ;
; 19.404 ; debouncer:rst|counter[3]               ; debouncer:rst|button_out               ; in_Clock                               ; in_Clock    ; 20.000       ; -0.041     ; 0.542      ;
; 19.405 ; debouncer:idler|counter[3]             ; debouncer:idler|button_out             ; in_Clock                               ; in_Clock    ; 20.000       ; -0.041     ; 0.541      ;
; 19.436 ; debouncer:idler|counter[0]             ; debouncer:idler|counter[2]             ; in_Clock                               ; in_Clock    ; 20.000       ; -0.041     ; 0.510      ;
; 19.555 ; debouncer:manual_clock|counter[0]      ; debouncer:manual_clock|counter[1]      ; in_Clock                               ; in_Clock    ; 20.000       ; -0.041     ; 0.391      ;
; 19.564 ; debouncer:idler|counter[1]             ; debouncer:idler|counter[2]             ; in_Clock                               ; in_Clock    ; 20.000       ; -0.041     ; 0.382      ;
; 19.566 ; debouncer:manual_clock|counter[1]      ; debouncer:manual_clock|counter[2]      ; in_Clock                               ; in_Clock    ; 20.000       ; -0.041     ; 0.380      ;
; 19.586 ; debouncer:clock_mode_button|counter[0] ; debouncer:clock_mode_button|counter[0] ; in_Clock                               ; in_Clock    ; 20.000       ; -0.042     ; 0.359      ;
; 19.586 ; debouncer:clock_mode_button|counter[3] ; debouncer:clock_mode_button|counter[3] ; in_Clock                               ; in_Clock    ; 20.000       ; -0.042     ; 0.359      ;
; 19.586 ; debouncer:clock_mode_button|counter[2] ; debouncer:clock_mode_button|counter[2] ; in_Clock                               ; in_Clock    ; 20.000       ; -0.042     ; 0.359      ;
; 19.586 ; debouncer:clock_mode_button|counter[1] ; debouncer:clock_mode_button|counter[1] ; in_Clock                               ; in_Clock    ; 20.000       ; -0.042     ; 0.359      ;
; 19.587 ; debouncer:manual_clock|counter[0]      ; debouncer:manual_clock|counter[0]      ; in_Clock                               ; in_Clock    ; 20.000       ; -0.041     ; 0.359      ;
; 19.587 ; debouncer:idler|counter[0]             ; debouncer:idler|counter[0]             ; in_Clock                               ; in_Clock    ; 20.000       ; -0.041     ; 0.359      ;
; 19.587 ; debouncer:rst|counter[0]               ; debouncer:rst|counter[0]               ; in_Clock                               ; in_Clock    ; 20.000       ; -0.041     ; 0.359      ;
; 19.587 ; debouncer:rst|counter[3]               ; debouncer:rst|counter[3]               ; in_Clock                               ; in_Clock    ; 20.000       ; -0.041     ; 0.359      ;
; 19.587 ; debouncer:idler|counter[3]             ; debouncer:idler|counter[3]             ; in_Clock                               ; in_Clock    ; 20.000       ; -0.041     ; 0.359      ;
; 19.587 ; debouncer:manual_clock|counter[3]      ; debouncer:manual_clock|counter[3]      ; in_Clock                               ; in_Clock    ; 20.000       ; -0.041     ; 0.359      ;
; 19.587 ; debouncer:rst|counter[2]               ; debouncer:rst|counter[2]               ; in_Clock                               ; in_Clock    ; 20.000       ; -0.041     ; 0.359      ;
; 19.587 ; debouncer:manual_clock|counter[2]      ; debouncer:manual_clock|counter[2]      ; in_Clock                               ; in_Clock    ; 20.000       ; -0.041     ; 0.359      ;
; 19.587 ; debouncer:idler|counter[1]             ; debouncer:idler|counter[1]             ; in_Clock                               ; in_Clock    ; 20.000       ; -0.041     ; 0.359      ;
; 19.587 ; debouncer:rst|counter[1]               ; debouncer:rst|counter[1]               ; in_Clock                               ; in_Clock    ; 20.000       ; -0.041     ; 0.359      ;
; 19.587 ; debouncer:idler|counter[2]             ; debouncer:idler|counter[2]             ; in_Clock                               ; in_Clock    ; 20.000       ; -0.041     ; 0.359      ;
; 19.587 ; debouncer:manual_clock|counter[1]      ; debouncer:manual_clock|counter[1]      ; in_Clock                               ; in_Clock    ; 20.000       ; -0.041     ; 0.359      ;
; 19.596 ; debouncer:rst|button_out               ; debouncer:rst|button_out               ; in_Clock                               ; in_Clock    ; 20.000       ; -0.041     ; 0.350      ;
; 19.596 ; debouncer:idler|button_out             ; debouncer:idler|button_out             ; in_Clock                               ; in_Clock    ; 20.000       ; -0.041     ; 0.350      ;
; 19.615 ; debouncer:manual_clock|button_out      ; debouncer:manual_clock|button_out      ; in_Clock                               ; in_Clock    ; 20.000       ; -0.022     ; 0.350      ;
+--------+----------------------------------------+----------------------------------------+----------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'debouncer:clock_mode_button|button_out'                                                                                             ;
+-------+---------------+---------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack ; From Node     ; To Node       ; Launch Clock                           ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------+---------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; 0.592 ; CLOCK_MODE[0] ; CLOCK_MODE[1] ; debouncer:clock_mode_button|button_out ; debouncer:clock_mode_button|button_out ; 1.000        ; -0.024     ; 0.391      ;
; 0.626 ; CLOCK_MODE[1] ; CLOCK_MODE[1] ; debouncer:clock_mode_button|button_out ; debouncer:clock_mode_button|button_out ; 1.000        ; -0.022     ; 0.359      ;
; 0.626 ; CLOCK_MODE[0] ; CLOCK_MODE[0] ; debouncer:clock_mode_button|button_out ; debouncer:clock_mode_button|button_out ; 1.000        ; -0.022     ; 0.359      ;
+-------+---------------+---------------+----------------------------------------+----------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'user_addr_control[16]'                                                                                                                                                                                                                                              ;
+--------+---------------------------------------------------------------------------------------------------------------+-------------------------------+-----------------------------------------------------------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                       ; Launch Clock                                                          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+-------------------------------+-----------------------------------------------------------------------+-----------------------+--------------+------------+------------+
; -1.576 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[1] ; bi2bcd:bcd|decoder:d0|dout[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; -0.500       ; 5.499      ; 3.503      ;
; -1.541 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[1] ; bi2bcd:bcd|decoder:d0|dout[3] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; -0.500       ; 5.499      ; 3.538      ;
; -1.511 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[1] ; bi2bcd:bcd|decoder:d0|dout[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; -0.500       ; 5.497      ; 3.566      ;
; -1.496 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[1] ; bi2bcd:bcd|decoder:d0|dout[4] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; -0.500       ; 5.496      ; 3.580      ;
; -1.480 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[1] ; bi2bcd:bcd|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; -0.500       ; 5.499      ; 3.599      ;
; -1.448 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[1] ; bi2bcd:bcd|decoder:d0|dout[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; -0.500       ; 5.371      ; 3.503      ;
; -1.416 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[1] ; bi2bcd:bcd|decoder:d0|dout[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; -0.500       ; 5.389      ; 3.553      ;
; -1.413 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[1] ; bi2bcd:bcd|decoder:d0|dout[3] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; -0.500       ; 5.371      ; 3.538      ;
; -1.383 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[1] ; bi2bcd:bcd|decoder:d0|dout[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; -0.500       ; 5.369      ; 3.566      ;
; -1.368 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[1] ; bi2bcd:bcd|decoder:d0|dout[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; -0.500       ; 5.387      ; 3.599      ;
; -1.368 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[1] ; bi2bcd:bcd|decoder:d0|dout[4] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; -0.500       ; 5.368      ; 3.580      ;
; -1.352 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[1] ; bi2bcd:bcd|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; -0.500       ; 5.371      ; 3.599      ;
; -1.288 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[1] ; bi2bcd:bcd|decoder:d0|dout[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; -0.500       ; 5.261      ; 3.553      ;
; -1.275 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[1] ; bi2bcd:bcd|decoder:d0|dout[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; 0.000        ; 4.698      ; 3.503      ;
; -1.240 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[1] ; bi2bcd:bcd|decoder:d0|dout[3] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; 0.000        ; 4.698      ; 3.538      ;
; -1.240 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[1] ; bi2bcd:bcd|decoder:d0|dout[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; -0.500       ; 5.259      ; 3.599      ;
; -1.210 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[1] ; bi2bcd:bcd|decoder:d0|dout[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; 0.000        ; 4.696      ; 3.566      ;
; -1.195 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[1] ; bi2bcd:bcd|decoder:d0|dout[4] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; 0.000        ; 4.695      ; 3.580      ;
; -1.179 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[1] ; bi2bcd:bcd|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; 0.000        ; 4.698      ; 3.599      ;
; -1.147 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[1] ; bi2bcd:bcd|decoder:d0|dout[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.000        ; 4.570      ; 3.503      ;
; -1.115 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[1] ; bi2bcd:bcd|decoder:d0|dout[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; 0.000        ; 4.588      ; 3.553      ;
; -1.112 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[1] ; bi2bcd:bcd|decoder:d0|dout[3] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.000        ; 4.570      ; 3.538      ;
; -1.082 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[1] ; bi2bcd:bcd|decoder:d0|dout[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.000        ; 4.568      ; 3.566      ;
; -1.067 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[1] ; bi2bcd:bcd|decoder:d0|dout[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; 0.000        ; 4.586      ; 3.599      ;
; -1.067 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[1] ; bi2bcd:bcd|decoder:d0|dout[4] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.000        ; 4.567      ; 3.580      ;
; -1.051 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[1] ; bi2bcd:bcd|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.000        ; 4.570      ; 3.599      ;
; -0.987 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[1] ; bi2bcd:bcd|decoder:d0|dout[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.000        ; 4.460      ; 3.553      ;
; -0.939 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[1] ; bi2bcd:bcd|decoder:d0|dout[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.000        ; 4.458      ; 3.599      ;
; -0.573 ; Data_retriever:retriever|addr[17]                                                                             ; bi2bcd:bcd|decoder:d0|dout[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; -0.500       ; 6.205      ; 5.212      ;
; -0.538 ; Data_retriever:retriever|addr[17]                                                                             ; bi2bcd:bcd|decoder:d0|dout[3] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; -0.500       ; 6.205      ; 5.247      ;
; -0.508 ; Data_retriever:retriever|addr[17]                                                                             ; bi2bcd:bcd|decoder:d0|dout[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; -0.500       ; 6.203      ; 5.275      ;
; -0.493 ; Data_retriever:retriever|addr[17]                                                                             ; bi2bcd:bcd|decoder:d0|dout[4] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; -0.500       ; 6.202      ; 5.289      ;
; -0.477 ; Data_retriever:retriever|addr[17]                                                                             ; bi2bcd:bcd|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; -0.500       ; 6.205      ; 5.308      ;
; -0.437 ; processor:Processor|ADR_maker:ADR|d_out[17]                                                                   ; bi2bcd:bcd|decoder:d0|dout[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; -0.500       ; 6.222      ; 5.365      ;
; -0.435 ; Data_retriever:retriever|addr[17]                                                                             ; bi2bcd:bcd|decoder:d0|dout[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; -0.500       ; 6.067      ; 5.212      ;
; -0.413 ; Data_retriever:retriever|addr[17]                                                                             ; bi2bcd:bcd|decoder:d0|dout[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; -0.500       ; 6.095      ; 5.262      ;
; -0.402 ; processor:Processor|ADR_maker:ADR|d_out[17]                                                                   ; bi2bcd:bcd|decoder:d0|dout[3] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; -0.500       ; 6.222      ; 5.400      ;
; -0.400 ; Data_retriever:retriever|addr[17]                                                                             ; bi2bcd:bcd|decoder:d0|dout[3] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; -0.500       ; 6.067      ; 5.247      ;
; -0.372 ; processor:Processor|ADR_maker:ADR|d_out[17]                                                                   ; bi2bcd:bcd|decoder:d0|dout[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; -0.500       ; 6.220      ; 5.428      ;
; -0.370 ; Data_retriever:retriever|addr[17]                                                                             ; bi2bcd:bcd|decoder:d0|dout[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; -0.500       ; 6.065      ; 5.275      ;
; -0.365 ; Data_retriever:retriever|addr[17]                                                                             ; bi2bcd:bcd|decoder:d0|dout[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; -0.500       ; 6.093      ; 5.308      ;
; -0.357 ; processor:Processor|ADR_maker:ADR|d_out[17]                                                                   ; bi2bcd:bcd|decoder:d0|dout[4] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; -0.500       ; 6.219      ; 5.442      ;
; -0.355 ; Data_retriever:retriever|addr[17]                                                                             ; bi2bcd:bcd|decoder:d0|dout[4] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; -0.500       ; 6.064      ; 5.289      ;
; -0.341 ; processor:Processor|ADR_maker:ADR|d_out[17]                                                                   ; bi2bcd:bcd|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; -0.500       ; 6.222      ; 5.461      ;
; -0.339 ; Data_retriever:retriever|addr[17]                                                                             ; bi2bcd:bcd|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; -0.500       ; 6.067      ; 5.308      ;
; -0.329 ; Data_writer:writer|Addr[17]                                                                                   ; bi2bcd:bcd|decoder:d0|dout[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; -0.500       ; 6.205      ; 5.456      ;
; -0.299 ; processor:Processor|ADR_maker:ADR|d_out[17]                                                                   ; bi2bcd:bcd|decoder:d0|dout[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; -0.500       ; 6.084      ; 5.365      ;
; -0.294 ; Data_writer:writer|Addr[17]                                                                                   ; bi2bcd:bcd|decoder:d0|dout[3] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; -0.500       ; 6.205      ; 5.491      ;
; -0.277 ; processor:Processor|ADR_maker:ADR|d_out[17]                                                                   ; bi2bcd:bcd|decoder:d0|dout[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; -0.500       ; 6.112      ; 5.415      ;
; -0.275 ; Data_retriever:retriever|addr[17]                                                                             ; bi2bcd:bcd|decoder:d0|dout[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; -0.500       ; 5.957      ; 5.262      ;
; -0.272 ; Data_retriever:retriever|addr[17]                                                                             ; bi2bcd:bcd|decoder:d0|dout[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; 0.000        ; 5.404      ; 5.212      ;
; -0.265 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[2] ; bi2bcd:bcd|decoder:d0|dout[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; -0.500       ; 5.596      ; 4.911      ;
; -0.264 ; Data_writer:writer|Addr[17]                                                                                   ; bi2bcd:bcd|decoder:d0|dout[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; -0.500       ; 6.203      ; 5.519      ;
; -0.264 ; processor:Processor|ADR_maker:ADR|d_out[17]                                                                   ; bi2bcd:bcd|decoder:d0|dout[3] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; -0.500       ; 6.084      ; 5.400      ;
; -0.251 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; bi2bcd:bcd|decoder:d0|dout[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; -0.500       ; 5.593      ; 4.922      ;
; -0.249 ; Data_writer:writer|Addr[17]                                                                                   ; bi2bcd:bcd|decoder:d0|dout[4] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; -0.500       ; 6.202      ; 5.533      ;
; -0.237 ; Data_retriever:retriever|addr[17]                                                                             ; bi2bcd:bcd|decoder:d0|dout[3] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; 0.000        ; 5.404      ; 5.247      ;
; -0.234 ; processor:Processor|ADR_maker:ADR|d_out[17]                                                                   ; bi2bcd:bcd|decoder:d0|dout[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; -0.500       ; 6.082      ; 5.428      ;
; -0.233 ; Data_writer:writer|Addr[17]                                                                                   ; bi2bcd:bcd|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; -0.500       ; 6.205      ; 5.552      ;
; -0.230 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[2] ; bi2bcd:bcd|decoder:d0|dout[3] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; -0.500       ; 5.596      ; 4.946      ;
; -0.229 ; processor:Processor|ADR_maker:ADR|d_out[17]                                                                   ; bi2bcd:bcd|decoder:d0|dout[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; -0.500       ; 6.110      ; 5.461      ;
; -0.227 ; Data_retriever:retriever|addr[17]                                                                             ; bi2bcd:bcd|decoder:d0|dout[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; -0.500       ; 5.955      ; 5.308      ;
; -0.219 ; processor:Processor|ADR_maker:ADR|d_out[17]                                                                   ; bi2bcd:bcd|decoder:d0|dout[4] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; -0.500       ; 6.081      ; 5.442      ;
; -0.216 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; bi2bcd:bcd|decoder:d0|dout[3] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; -0.500       ; 5.593      ; 4.957      ;
; -0.207 ; Data_retriever:retriever|addr[17]                                                                             ; bi2bcd:bcd|decoder:d0|dout[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; 0.000        ; 5.402      ; 5.275      ;
; -0.203 ; processor:Processor|ADR_maker:ADR|d_out[17]                                                                   ; bi2bcd:bcd|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; -0.500       ; 6.084      ; 5.461      ;
; -0.200 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[2] ; bi2bcd:bcd|decoder:d0|dout[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; -0.500       ; 5.594      ; 4.974      ;
; -0.192 ; Data_retriever:retriever|addr[17]                                                                             ; bi2bcd:bcd|decoder:d0|dout[4] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; 0.000        ; 5.401      ; 5.289      ;
; -0.191 ; Data_writer:writer|Addr[17]                                                                                   ; bi2bcd:bcd|decoder:d0|dout[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; -0.500       ; 6.067      ; 5.456      ;
; -0.186 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; bi2bcd:bcd|decoder:d0|dout[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; -0.500       ; 5.591      ; 4.985      ;
; -0.185 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[2] ; bi2bcd:bcd|decoder:d0|dout[4] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; -0.500       ; 5.593      ; 4.988      ;
; -0.176 ; Data_retriever:retriever|addr[17]                                                                             ; bi2bcd:bcd|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; 0.000        ; 5.404      ; 5.308      ;
; -0.171 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; bi2bcd:bcd|decoder:d0|dout[4] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; -0.500       ; 5.590      ; 4.999      ;
; -0.169 ; Data_writer:writer|Addr[17]                                                                                   ; bi2bcd:bcd|decoder:d0|dout[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; -0.500       ; 6.095      ; 5.506      ;
; -0.169 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[2] ; bi2bcd:bcd|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; -0.500       ; 5.596      ; 5.007      ;
; -0.156 ; Data_writer:writer|Addr[17]                                                                                   ; bi2bcd:bcd|decoder:d0|dout[3] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; -0.500       ; 6.067      ; 5.491      ;
; -0.155 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; bi2bcd:bcd|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; -0.500       ; 5.593      ; 5.018      ;
; -0.139 ; processor:Processor|ADR_maker:ADR|d_out[17]                                                                   ; bi2bcd:bcd|decoder:d0|dout[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; -0.500       ; 5.974      ; 5.415      ;
; -0.137 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[2] ; bi2bcd:bcd|decoder:d0|dout[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; -0.500       ; 5.468      ; 4.911      ;
; -0.136 ; processor:Processor|ADR_maker:ADR|d_out[17]                                                                   ; bi2bcd:bcd|decoder:d0|dout[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; 0.000        ; 5.421      ; 5.365      ;
; -0.134 ; Data_retriever:retriever|addr[17]                                                                             ; bi2bcd:bcd|decoder:d0|dout[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.000        ; 5.266      ; 5.212      ;
; -0.126 ; Data_writer:writer|Addr[17]                                                                                   ; bi2bcd:bcd|decoder:d0|dout[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; -0.500       ; 6.065      ; 5.519      ;
; -0.123 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; bi2bcd:bcd|decoder:d0|dout[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; -0.500       ; 5.465      ; 4.922      ;
; -0.121 ; Data_writer:writer|Addr[17]                                                                                   ; bi2bcd:bcd|decoder:d0|dout[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; -0.500       ; 6.093      ; 5.552      ;
; -0.112 ; Data_retriever:retriever|addr[17]                                                                             ; bi2bcd:bcd|decoder:d0|dout[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; 0.000        ; 5.294      ; 5.262      ;
; -0.111 ; Data_writer:writer|Addr[17]                                                                                   ; bi2bcd:bcd|decoder:d0|dout[4] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; -0.500       ; 6.064      ; 5.533      ;
; -0.105 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[2] ; bi2bcd:bcd|decoder:d0|dout[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; -0.500       ; 5.486      ; 4.961      ;
; -0.102 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[2] ; bi2bcd:bcd|decoder:d0|dout[3] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; -0.500       ; 5.468      ; 4.946      ;
; -0.101 ; processor:Processor|ADR_maker:ADR|d_out[17]                                                                   ; bi2bcd:bcd|decoder:d0|dout[3] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; 0.000        ; 5.421      ; 5.400      ;
; -0.099 ; Data_retriever:retriever|addr[17]                                                                             ; bi2bcd:bcd|decoder:d0|dout[3] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.000        ; 5.266      ; 5.247      ;
; -0.095 ; Data_writer:writer|Addr[17]                                                                                   ; bi2bcd:bcd|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; -0.500       ; 6.067      ; 5.552      ;
; -0.091 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; bi2bcd:bcd|decoder:d0|dout[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; -0.500       ; 5.483      ; 4.972      ;
; -0.091 ; processor:Processor|ADR_maker:ADR|d_out[17]                                                                   ; bi2bcd:bcd|decoder:d0|dout[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; -0.500       ; 5.972      ; 5.461      ;
; -0.088 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; bi2bcd:bcd|decoder:d0|dout[3] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; -0.500       ; 5.465      ; 4.957      ;
; -0.072 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[2] ; bi2bcd:bcd|decoder:d0|dout[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; -0.500       ; 5.466      ; 4.974      ;
; -0.071 ; processor:Processor|ADR_maker:ADR|d_out[17]                                                                   ; bi2bcd:bcd|decoder:d0|dout[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; 0.000        ; 5.419      ; 5.428      ;
; -0.069 ; Data_retriever:retriever|addr[17]                                                                             ; bi2bcd:bcd|decoder:d0|dout[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; 0.000        ; 5.264      ; 5.275      ;
; -0.064 ; Data_retriever:retriever|addr[17]                                                                             ; bi2bcd:bcd|decoder:d0|dout[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; 0.000        ; 5.292      ; 5.308      ;
; -0.058 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; bi2bcd:bcd|decoder:d0|dout[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16] ; -0.500       ; 5.463      ; 4.985      ;
; -0.057 ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[2] ; bi2bcd:bcd|decoder:d0|dout[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16] ; -0.500       ; 5.484      ; 5.007      ;
+--------+---------------------------------------------------------------------------------------------------------------+-------------------------------+-----------------------------------------------------------------------+-----------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                  ;
+--------+-----------------------------------------------+---------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                           ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+---------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; -0.553 ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|status       ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.009      ; 2.745      ;
; -0.501 ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|STATE[1]     ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.018      ; 2.806      ;
; -0.499 ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|ADR[1]       ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.007      ; 2.797      ;
; -0.498 ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|MEM[0]       ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.014      ; 2.805      ;
; -0.492 ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|ACI[0]       ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.010      ; 2.807      ;
; -0.490 ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|MEM[1]       ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.009      ; 2.808      ;
; -0.489 ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|ALU[1]       ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.004      ; 2.804      ;
; -0.482 ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|ADR[2]       ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.010      ; 2.817      ;
; -0.482 ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|ALU[2]       ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.010      ; 2.817      ;
; -0.482 ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|OPR[1]       ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.010      ; 2.817      ;
; -0.482 ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|OPR[0]       ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.010      ; 2.817      ;
; -0.475 ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|ALU[0]       ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.004      ; 2.818      ;
; -0.474 ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|STATE[0]     ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.015      ; 2.830      ;
; -0.471 ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|PRM[0]       ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.004      ; 2.822      ;
; -0.462 ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|ACI[1]       ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.009      ; 2.836      ;
; -0.436 ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|TOG          ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.009      ; 2.862      ;
; -0.435 ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|AWM[0]       ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.004      ; 2.858      ;
; -0.430 ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|OPR[2]       ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.004      ; 2.863      ;
; -0.425 ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|STATE[6]     ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.645      ; 1.509      ;
; -0.410 ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|ADR[0]       ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.007      ; 2.886      ;
; -0.386 ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|PRM[1]       ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.003      ; 2.906      ;
; -0.357 ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|STATE[4]     ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.645      ; 1.577      ;
; -0.323 ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|PRM_param[0] ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.003      ; 2.969      ;
; -0.308 ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|PRM_param[3] ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.003      ; 2.984      ;
; -0.307 ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|STATE[5]     ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.645      ; 1.627      ;
; -0.298 ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|STATE[7]     ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.498      ; 1.489      ;
; -0.285 ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|STATE[2]     ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.645      ; 1.649      ;
; -0.274 ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|PRM_param[2] ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.004      ; 3.019      ;
; -0.245 ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|PRM_param[1] ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.003      ; 3.047      ;
; -0.224 ; uart_tx:transmitter|o_Tx_Serial               ; uart_tx:transmitter|o_Tx_Serial                   ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.417      ; 0.307      ;
; -0.224 ; Data_writer:writer|Addr[12]                   ; Data_writer:writer|Addr[12]                       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.417      ; 0.307      ;
; -0.224 ; Data_writer:writer|Addr[13]                   ; Data_writer:writer|Addr[13]                       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.417      ; 0.307      ;
; -0.224 ; Data_writer:writer|Addr[14]                   ; Data_writer:writer|Addr[14]                       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.417      ; 0.307      ;
; -0.224 ; Data_writer:writer|Addr[3]                    ; Data_writer:writer|Addr[3]                        ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.417      ; 0.307      ;
; -0.224 ; Data_writer:writer|Addr[0]                    ; Data_writer:writer|Addr[0]                        ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.417      ; 0.307      ;
; -0.224 ; Data_writer:writer|Addr[1]                    ; Data_writer:writer|Addr[1]                        ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.417      ; 0.307      ;
; -0.224 ; Data_writer:writer|Addr[2]                    ; Data_writer:writer|Addr[2]                        ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.417      ; 0.307      ;
; -0.224 ; Data_writer:writer|Addr[4]                    ; Data_writer:writer|Addr[4]                        ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.417      ; 0.307      ;
; -0.224 ; Data_writer:writer|Addr[5]                    ; Data_writer:writer|Addr[5]                        ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.417      ; 0.307      ;
; -0.224 ; Data_writer:writer|Addr[6]                    ; Data_writer:writer|Addr[6]                        ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.417      ; 0.307      ;
; -0.224 ; Data_writer:writer|Addr[7]                    ; Data_writer:writer|Addr[7]                        ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.417      ; 0.307      ;
; -0.224 ; Data_writer:writer|Addr[8]                    ; Data_writer:writer|Addr[8]                        ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.417      ; 0.307      ;
; -0.224 ; Data_writer:writer|Addr[9]                    ; Data_writer:writer|Addr[9]                        ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.417      ; 0.307      ;
; -0.224 ; Data_writer:writer|Addr[10]                   ; Data_writer:writer|Addr[10]                       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.417      ; 0.307      ;
; -0.224 ; Data_writer:writer|Addr[11]                   ; Data_writer:writer|Addr[11]                       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.417      ; 0.307      ;
; -0.224 ; uart_rx:reciever|r_SM_Main.s_RX_DATA_BITS     ; uart_rx:reciever|r_SM_Main.s_RX_DATA_BITS         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.417      ; 0.307      ;
; -0.224 ; uart_rx:reciever|r_Bit_Index[2]               ; uart_rx:reciever|r_Bit_Index[2]                   ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.417      ; 0.307      ;
; -0.224 ; uart_rx:reciever|r_SM_Main.s_RX_STOP_BIT      ; uart_rx:reciever|r_SM_Main.s_RX_STOP_BIT          ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.417      ; 0.307      ;
; -0.224 ; uart_rx:reciever|r_Bit_Index[0]               ; uart_rx:reciever|r_Bit_Index[0]                   ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.417      ; 0.307      ;
; -0.224 ; processor:Processor|reg_K:K1|tog              ; processor:Processor|reg_K:K1|tog                  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.417      ; 0.307      ;
; -0.224 ; uart_tx:transmitter|r_Tx_Done                 ; uart_tx:transmitter|r_Tx_Done                     ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.417      ; 0.307      ;
; -0.224 ; uart_tx:transmitter|r_SM_Main.s_TX_START_BIT  ; uart_tx:transmitter|r_SM_Main.s_TX_START_BIT      ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.417      ; 0.307      ;
; -0.224 ; uart_tx:transmitter|r_SM_Main.s_TX_DATA_BITS  ; uart_tx:transmitter|r_SM_Main.s_TX_DATA_BITS      ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.417      ; 0.307      ;
; -0.224 ; uart_tx:transmitter|r_SM_Main.s_TX_STOP_BIT   ; uart_tx:transmitter|r_SM_Main.s_TX_STOP_BIT       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.417      ; 0.307      ;
; -0.224 ; uart_tx:transmitter|r_Bit_Index[2]            ; uart_tx:transmitter|r_Bit_Index[2]                ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.417      ; 0.307      ;
; -0.224 ; uart_tx:transmitter|r_Bit_Index[0]            ; uart_tx:transmitter|r_Bit_Index[0]                ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.417      ; 0.307      ;
; -0.223 ; Data_retriever:retriever|STATE.TRANSMITTING   ; Data_retriever:retriever|STATE.TRANSMITTING       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.416      ; 0.307      ;
; -0.223 ; Data_retriever:retriever|STATE.DONE           ; Data_retriever:retriever|STATE.DONE               ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.416      ; 0.307      ;
; -0.223 ; Data_retriever:retriever|fin                  ; Data_retriever:retriever|fin                      ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.416      ; 0.307      ;
; -0.223 ; Data_writer:writer|STATE.STORING1             ; Data_writer:writer|STATE.STORING1                 ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.416      ; 0.307      ;
; -0.223 ; uart_rx:reciever|r_Rx_DV                      ; uart_rx:reciever|r_Rx_DV                          ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.416      ; 0.307      ;
; -0.223 ; uart_rx:reciever|r_SM_Main.s_RX_START_BIT     ; uart_rx:reciever|r_SM_Main.s_RX_START_BIT         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.416      ; 0.307      ;
; -0.223 ; processor:Processor|reg_K:K0|tog              ; processor:Processor|reg_K:K0|tog                  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.416      ; 0.307      ;
; -0.223 ; processor:Processor|ADR_maker:ADR|TOG         ; processor:Processor|ADR_maker:ADR|TOG             ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.416      ; 0.307      ;
; -0.172 ; Data_retriever:retriever|addr[17]             ; Data_retriever:retriever|addr[17]                 ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.365      ; 0.307      ;
; -0.172 ; Data_writer:writer|Addr[17]                   ; Data_writer:writer|Addr[17]                       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.365      ; 0.307      ;
; -0.167 ; Data_writer:writer|Addr[16]                   ; Data_writer:writer|Addr[16]                       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.360      ; 0.307      ;
; -0.159 ; Data_retriever:retriever|addr[16]             ; Data_retriever:retriever|addr[16]                 ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.352      ; 0.307      ;
; -0.136 ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|status       ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 3.009      ; 2.662      ;
; -0.007 ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|ACI[0]       ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 3.010      ; 2.792      ;
; 0.012  ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|STATE[0]     ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 3.015      ; 2.816      ;
; 0.030  ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|ADR[1]       ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 3.007      ; 2.826      ;
; 0.032  ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|MEM[0]       ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 3.014      ; 2.835      ;
; 0.042  ; processor:Processor|ADR_maker:ADR|d_to_ART[2] ; processor:Processor|reg_ARG_ART:ART|ref[2]        ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.416      ; 0.572      ;
; 0.046  ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|PRM[0]       ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 3.004      ; 2.839      ;
; 0.047  ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|ADR[2]       ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 3.010      ; 2.846      ;
; 0.047  ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|ALU[2]       ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 3.010      ; 2.846      ;
; 0.047  ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|OPR[1]       ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 3.010      ; 2.846      ;
; 0.047  ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|OPR[0]       ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 3.010      ; 2.846      ;
; 0.051  ; processor:Processor|ADR_maker:ADR|d_to_ART[5] ; processor:Processor|reg_ARG_ART:ART|ref[5]        ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.416      ; 0.581      ;
; 0.054  ; processor:Processor|reg_G:G|G2_out[1]         ; processor:Processor|ADR_maker:ADR|TEMP_MDAR[9]    ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.417      ; 0.585      ;
; 0.055  ; processor:Processor|ADR_maker:ADR|d_to_ART[7] ; processor:Processor|reg_ARG_ART:ART|ref[7]        ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.416      ; 0.585      ;
; 0.056  ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|ALU[1]       ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 3.004      ; 2.849      ;
; 0.060  ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|ACI[1]       ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 3.009      ; 2.858      ;
; 0.060  ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|MEM[1]       ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 3.009      ; 2.858      ;
; 0.062  ; uart_tx:transmitter|r_SM_Main.s_CLEANUP2      ; uart_tx:transmitter|r_SM_Main.s_CLEANUP3          ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.417      ; 0.593      ;
; 0.064  ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|ALU[0]       ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 3.004      ; 2.857      ;
; 0.068  ; processor:Processor|ADR_maker:ADR|d_to_ART[6] ; processor:Processor|reg_ARG_ART:ART|ref[6]        ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.416      ; 0.598      ;
; 0.070  ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|TOG          ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 3.009      ; 2.868      ;
; 0.071  ; processor:Processor|ADR_maker:ADR|d_to_ART[3] ; processor:Processor|reg_ARG_ART:ART|ref[3]        ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.413      ; 0.598      ;
; 0.071  ; uart_tx:transmitter|r_Clock_Count[3]          ; uart_tx:transmitter|r_Clock_Count[3]              ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.417      ; 0.602      ;
; 0.074  ; uart_tx:transmitter|r_Clock_Count[0]          ; uart_tx:transmitter|r_Clock_Count[0]              ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.417      ; 0.605      ;
; 0.082  ; Data_writer:writer|STATE.STORING2             ; Data_writer:writer|Wen                            ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.416      ; 0.612      ;
; 0.083  ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|OPR[2]       ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 3.004      ; 2.876      ;
; 0.095  ; user_addr_control[16]                         ; processor:Processor|reg_DATA:MDDR|d_out[2]        ; user_addr_control[16]                                                 ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.853      ; 3.142      ;
; 0.095  ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|ADR[0]       ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 3.007      ; 2.891      ;
; 0.097  ; processor:Processor|ADR_maker:ADR|d_to_ART[5] ; processor:Processor|reg_ARG_ART:ART|d_out[5]      ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.416      ; 0.627      ;
; 0.100  ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|AWM[0]       ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 3.004      ; 2.893      ;
; 0.106  ; processor:Processor|reg_G:G|G2_out[4]         ; processor:Processor|ADR_maker:ADR|TEMP_MDAR[12]   ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.417      ; 0.637      ;
; 0.106  ; processor:Processor|ADR_maker:ADR|d_to_ARG[6] ; processor:Processor|reg_ARG_ART:ARG|ref[6]        ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.413      ; 0.633      ;
+--------+-----------------------------------------------+---------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                  ;
+--------+-----------------------------------------------+---------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                           ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+---------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; -0.374 ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|status       ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.830      ; 2.745      ;
; -0.322 ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|STATE[1]     ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.839      ; 2.806      ;
; -0.320 ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|ADR[1]       ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.828      ; 2.797      ;
; -0.319 ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|MEM[0]       ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.835      ; 2.805      ;
; -0.313 ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|ACI[0]       ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.831      ; 2.807      ;
; -0.311 ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|MEM[1]       ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.830      ; 2.808      ;
; -0.310 ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|ALU[1]       ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.825      ; 2.804      ;
; -0.303 ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|ADR[2]       ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.831      ; 2.817      ;
; -0.303 ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|ALU[2]       ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.831      ; 2.817      ;
; -0.303 ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|OPR[1]       ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.831      ; 2.817      ;
; -0.303 ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|OPR[0]       ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.831      ; 2.817      ;
; -0.296 ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|ALU[0]       ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.825      ; 2.818      ;
; -0.295 ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|STATE[0]     ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.836      ; 2.830      ;
; -0.292 ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|PRM[0]       ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.825      ; 2.822      ;
; -0.283 ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|ACI[1]       ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.830      ; 2.836      ;
; -0.257 ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|TOG          ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.830      ; 2.862      ;
; -0.256 ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|AWM[0]       ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.825      ; 2.858      ;
; -0.251 ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|OPR[2]       ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.825      ; 2.863      ;
; -0.246 ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|STATE[6]     ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.466      ; 1.509      ;
; -0.231 ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|ADR[0]       ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.828      ; 2.886      ;
; -0.207 ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|PRM[1]       ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.824      ; 2.906      ;
; -0.178 ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|STATE[4]     ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.466      ; 1.577      ;
; -0.144 ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|PRM_param[0] ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.824      ; 2.969      ;
; -0.129 ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|PRM_param[3] ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.824      ; 2.984      ;
; -0.128 ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|STATE[5]     ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.466      ; 1.627      ;
; -0.119 ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|STATE[7]     ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.319      ; 1.489      ;
; -0.106 ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|STATE[2]     ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.466      ; 1.649      ;
; -0.095 ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|PRM_param[2] ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.825      ; 3.019      ;
; -0.066 ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|PRM_param[1] ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.824      ; 3.047      ;
; 0.043  ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|status       ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 2.830      ; 2.662      ;
; 0.050  ; debouncer:idler|button_out                    ; Automatic_controller:Auto|g                       ; in_Clock                                                              ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.315      ; 1.549      ;
; 0.108  ; uart_tx:transmitter|o_Tx_Serial               ; uart_tx:transmitter|o_Tx_Serial                   ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 0.307      ;
; 0.108  ; Data_writer:writer|Addr[12]                   ; Data_writer:writer|Addr[12]                       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 0.307      ;
; 0.108  ; Data_writer:writer|Addr[13]                   ; Data_writer:writer|Addr[13]                       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 0.307      ;
; 0.108  ; Data_writer:writer|Addr[14]                   ; Data_writer:writer|Addr[14]                       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 0.307      ;
; 0.108  ; Data_writer:writer|Addr[3]                    ; Data_writer:writer|Addr[3]                        ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 0.307      ;
; 0.108  ; Data_writer:writer|Addr[0]                    ; Data_writer:writer|Addr[0]                        ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 0.307      ;
; 0.108  ; Data_writer:writer|Addr[1]                    ; Data_writer:writer|Addr[1]                        ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 0.307      ;
; 0.108  ; Data_writer:writer|Addr[2]                    ; Data_writer:writer|Addr[2]                        ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 0.307      ;
; 0.108  ; Data_writer:writer|Addr[4]                    ; Data_writer:writer|Addr[4]                        ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 0.307      ;
; 0.108  ; Data_writer:writer|Addr[5]                    ; Data_writer:writer|Addr[5]                        ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 0.307      ;
; 0.108  ; Data_writer:writer|Addr[6]                    ; Data_writer:writer|Addr[6]                        ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 0.307      ;
; 0.108  ; Data_writer:writer|Addr[7]                    ; Data_writer:writer|Addr[7]                        ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 0.307      ;
; 0.108  ; Data_writer:writer|Addr[8]                    ; Data_writer:writer|Addr[8]                        ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 0.307      ;
; 0.108  ; Data_writer:writer|Addr[9]                    ; Data_writer:writer|Addr[9]                        ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 0.307      ;
; 0.108  ; Data_writer:writer|Addr[10]                   ; Data_writer:writer|Addr[10]                       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 0.307      ;
; 0.108  ; Data_writer:writer|Addr[11]                   ; Data_writer:writer|Addr[11]                       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 0.307      ;
; 0.108  ; uart_rx:reciever|r_SM_Main.s_RX_DATA_BITS     ; uart_rx:reciever|r_SM_Main.s_RX_DATA_BITS         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 0.307      ;
; 0.108  ; uart_rx:reciever|r_Bit_Index[2]               ; uart_rx:reciever|r_Bit_Index[2]                   ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 0.307      ;
; 0.108  ; uart_rx:reciever|r_SM_Main.s_RX_STOP_BIT      ; uart_rx:reciever|r_SM_Main.s_RX_STOP_BIT          ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 0.307      ;
; 0.108  ; uart_rx:reciever|r_Bit_Index[0]               ; uart_rx:reciever|r_Bit_Index[0]                   ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 0.307      ;
; 0.108  ; processor:Processor|reg_K:K1|tog              ; processor:Processor|reg_K:K1|tog                  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 0.307      ;
; 0.108  ; uart_tx:transmitter|r_Tx_Done                 ; uart_tx:transmitter|r_Tx_Done                     ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 0.307      ;
; 0.108  ; uart_tx:transmitter|r_SM_Main.s_TX_START_BIT  ; uart_tx:transmitter|r_SM_Main.s_TX_START_BIT      ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 0.307      ;
; 0.108  ; uart_tx:transmitter|r_SM_Main.s_TX_DATA_BITS  ; uart_tx:transmitter|r_SM_Main.s_TX_DATA_BITS      ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 0.307      ;
; 0.108  ; uart_tx:transmitter|r_SM_Main.s_TX_STOP_BIT   ; uart_tx:transmitter|r_SM_Main.s_TX_STOP_BIT       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 0.307      ;
; 0.108  ; uart_tx:transmitter|r_Bit_Index[2]            ; uart_tx:transmitter|r_Bit_Index[2]                ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 0.307      ;
; 0.108  ; uart_tx:transmitter|r_Bit_Index[0]            ; uart_tx:transmitter|r_Bit_Index[0]                ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 0.307      ;
; 0.109  ; Data_retriever:retriever|STATE.TRANSMITTING   ; Data_retriever:retriever|STATE.TRANSMITTING       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 0.307      ;
; 0.109  ; Data_retriever:retriever|STATE.DONE           ; Data_retriever:retriever|STATE.DONE               ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 0.307      ;
; 0.109  ; Data_retriever:retriever|fin                  ; Data_retriever:retriever|fin                      ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 0.307      ;
; 0.109  ; Data_writer:writer|STATE.STORING1             ; Data_writer:writer|STATE.STORING1                 ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 0.307      ;
; 0.109  ; uart_rx:reciever|r_Rx_DV                      ; uart_rx:reciever|r_Rx_DV                          ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 0.307      ;
; 0.109  ; uart_rx:reciever|r_SM_Main.s_RX_START_BIT     ; uart_rx:reciever|r_SM_Main.s_RX_START_BIT         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 0.307      ;
; 0.109  ; processor:Processor|reg_K:K0|tog              ; processor:Processor|reg_K:K0|tog                  ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 0.307      ;
; 0.109  ; processor:Processor|ADR_maker:ADR|TOG         ; processor:Processor|ADR_maker:ADR|TOG             ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 0.307      ;
; 0.160  ; Data_retriever:retriever|addr[17]             ; Data_retriever:retriever|addr[17]                 ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.307      ;
; 0.160  ; Data_writer:writer|Addr[17]                   ; Data_writer:writer|Addr[17]                       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.307      ;
; 0.165  ; Data_writer:writer|Addr[16]                   ; Data_writer:writer|Addr[16]                       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.028      ; 0.307      ;
; 0.172  ; processor:Processor|state_machine:SM|STATE[1] ; processor:Processor|state_machine:SM|ACI[0]       ; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 2.831      ; 2.792      ;
; 0.173  ; Data_retriever:retriever|addr[16]             ; Data_retriever:retriever|addr[16]                 ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.020      ; 0.307      ;
; 0.179  ; Automatic_controller:Auto|STATE.PROCESS       ; Automatic_controller:Auto|STATE.PROCESS           ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; Automatic_controller:Auto|p_start             ; Automatic_controller:Auto|p_start                 ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; Automatic_controller:Auto|STATE.000           ; Automatic_controller:Auto|STATE.000               ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; Automatic_controller:Auto|STATE.TRANSMIT      ; Automatic_controller:Auto|STATE.TRANSMIT          ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; Automatic_controller:Auto|e                   ; Automatic_controller:Auto|e                       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; Automatic_controller:Auto|f                   ; Automatic_controller:Auto|f                       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; Automatic_controller:Auto|STATE.LOAD_DAT      ; Automatic_controller:Auto|STATE.LOAD_DAT          ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.180  ; Automatic_controller:Auto|STATE.IDLE_INS      ; Automatic_controller:Auto|STATE.IDLE_INS          ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; Automatic_controller:Auto|tx_start            ; Automatic_controller:Auto|tx_start                ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; Automatic_controller:Auto|c                   ; Automatic_controller:Auto|c                       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; Automatic_controller:Auto|d                   ; Automatic_controller:Auto|d                       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; Automatic_controller:Auto|STATE.IDLE_DAT      ; Automatic_controller:Auto|STATE.IDLE_DAT          ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.181  ; uart_tx:transmitter|o_Tx_Serial               ; uart_tx:transmitter|o_Tx_Serial                   ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; Data_writer:writer|Addr[12]                   ; Data_writer:writer|Addr[12]                       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; Data_writer:writer|Addr[13]                   ; Data_writer:writer|Addr[13]                       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; Data_writer:writer|Addr[14]                   ; Data_writer:writer|Addr[14]                       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; Data_writer:writer|Addr[3]                    ; Data_writer:writer|Addr[3]                        ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; Data_writer:writer|Addr[0]                    ; Data_writer:writer|Addr[0]                        ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; Data_writer:writer|Addr[1]                    ; Data_writer:writer|Addr[1]                        ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; Data_writer:writer|Addr[2]                    ; Data_writer:writer|Addr[2]                        ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; Data_writer:writer|Addr[4]                    ; Data_writer:writer|Addr[4]                        ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; Data_writer:writer|Addr[5]                    ; Data_writer:writer|Addr[5]                        ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; Data_writer:writer|Addr[6]                    ; Data_writer:writer|Addr[6]                        ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; Data_writer:writer|Addr[7]                    ; Data_writer:writer|Addr[7]                        ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; Data_writer:writer|Addr[8]                    ; Data_writer:writer|Addr[8]                        ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; Data_writer:writer|Addr[9]                    ; Data_writer:writer|Addr[9]                        ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; Data_writer:writer|Addr[10]                   ; Data_writer:writer|Addr[10]                       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; Data_writer:writer|Addr[11]                   ; Data_writer:writer|Addr[11]                       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; uart_rx:reciever|r_SM_Main.s_RX_DATA_BITS     ; uart_rx:reciever|r_SM_Main.s_RX_DATA_BITS         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
+--------+-----------------------------------------------+---------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'processor:Processor|state_machine:SM|STATE[1]'                                                                                                                                                                               ;
+-------+-----------------------------------------------+---------------------------------+-----------------------------------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                         ; Launch Clock                                                          ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+---------------------------------+-----------------------------------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; 0.056 ; processor:Processor|state_machine:SM|STATE[1] ; bi2bcd:SM_st|decoder:d0|dout[6] ; processor:Processor|state_machine:SM|STATE[1]                         ; processor:Processor|state_machine:SM|STATE[1] ; 0.000        ; 2.579      ; 2.740      ;
; 0.059 ; processor:Processor|state_machine:SM|STATE[1] ; bi2bcd:SM_st|decoder:d0|dout[2] ; processor:Processor|state_machine:SM|STATE[1]                         ; processor:Processor|state_machine:SM|STATE[1] ; 0.000        ; 2.582      ; 2.746      ;
; 0.072 ; processor:Processor|state_machine:SM|STATE[1] ; bi2bcd:SM_st|decoder:d0|dout[0] ; processor:Processor|state_machine:SM|STATE[1]                         ; processor:Processor|state_machine:SM|STATE[1] ; 0.000        ; 2.579      ; 2.756      ;
; 0.081 ; processor:Processor|state_machine:SM|STATE[1] ; bi2bcd:SM_st|decoder:d0|dout[3] ; processor:Processor|state_machine:SM|STATE[1]                         ; processor:Processor|state_machine:SM|STATE[1] ; 0.000        ; 2.582      ; 2.768      ;
; 0.130 ; processor:Processor|state_machine:SM|STATE[1] ; bi2bcd:SM_st|decoder:d0|dout[1] ; processor:Processor|state_machine:SM|STATE[1]                         ; processor:Processor|state_machine:SM|STATE[1] ; 0.000        ; 2.499      ; 2.734      ;
; 0.152 ; processor:Processor|state_machine:SM|STATE[1] ; bi2bcd:SM_st|decoder:d0|dout[5] ; processor:Processor|state_machine:SM|STATE[1]                         ; processor:Processor|state_machine:SM|STATE[1] ; 0.000        ; 2.498      ; 2.755      ;
; 0.184 ; processor:Processor|state_machine:SM|STATE[1] ; bi2bcd:SM_st|decoder:d0|dout[4] ; processor:Processor|state_machine:SM|STATE[1]                         ; processor:Processor|state_machine:SM|STATE[1] ; 0.000        ; 2.500      ; 2.789      ;
; 0.320 ; processor:Processor|state_machine:SM|STATE[1] ; bi2bcd:SM_st|decoder:d0|dout[6] ; processor:Processor|state_machine:SM|STATE[1]                         ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 2.579      ; 2.524      ;
; 0.325 ; processor:Processor|state_machine:SM|STATE[1] ; bi2bcd:SM_st|decoder:d0|dout[2] ; processor:Processor|state_machine:SM|STATE[1]                         ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 2.582      ; 2.532      ;
; 0.335 ; processor:Processor|state_machine:SM|STATE[1] ; bi2bcd:SM_st|decoder:d0|dout[0] ; processor:Processor|state_machine:SM|STATE[1]                         ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 2.579      ; 2.539      ;
; 0.347 ; processor:Processor|state_machine:SM|STATE[1] ; bi2bcd:SM_st|decoder:d0|dout[3] ; processor:Processor|state_machine:SM|STATE[1]                         ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 2.582      ; 2.554      ;
; 0.396 ; processor:Processor|state_machine:SM|STATE[1] ; bi2bcd:SM_st|decoder:d0|dout[1] ; processor:Processor|state_machine:SM|STATE[1]                         ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 2.499      ; 2.520      ;
; 0.415 ; processor:Processor|state_machine:SM|STATE[1] ; bi2bcd:SM_st|decoder:d0|dout[5] ; processor:Processor|state_machine:SM|STATE[1]                         ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 2.498      ; 2.538      ;
; 0.450 ; processor:Processor|state_machine:SM|STATE[1] ; bi2bcd:SM_st|decoder:d0|dout[4] ; processor:Processor|state_machine:SM|STATE[1]                         ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 2.500      ; 2.575      ;
; 0.681 ; processor:Processor|state_machine:SM|STATE[7] ; bi2bcd:SM_st|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 1.583      ; 1.834      ;
; 0.696 ; processor:Processor|state_machine:SM|STATE[7] ; bi2bcd:SM_st|decoder:d0|dout[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 1.583      ; 1.849      ;
; 0.699 ; processor:Processor|state_machine:SM|STATE[2] ; bi2bcd:SM_st|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 1.442      ; 1.711      ;
; 0.714 ; processor:Processor|state_machine:SM|STATE[2] ; bi2bcd:SM_st|decoder:d0|dout[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 1.442      ; 1.726      ;
; 0.719 ; processor:Processor|state_machine:SM|STATE[6] ; bi2bcd:SM_st|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 1.442      ; 1.731      ;
; 0.728 ; processor:Processor|state_machine:SM|STATE[2] ; bi2bcd:SM_st|decoder:d0|dout[3] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 1.445      ; 1.743      ;
; 0.732 ; processor:Processor|state_machine:SM|STATE[7] ; bi2bcd:SM_st|decoder:d0|dout[3] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 1.586      ; 1.888      ;
; 0.734 ; processor:Processor|state_machine:SM|STATE[6] ; bi2bcd:SM_st|decoder:d0|dout[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 1.442      ; 1.746      ;
; 0.748 ; processor:Processor|state_machine:SM|STATE[4] ; bi2bcd:SM_st|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 1.442      ; 1.760      ;
; 0.748 ; processor:Processor|state_machine:SM|STATE[6] ; bi2bcd:SM_st|decoder:d0|dout[3] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 1.445      ; 1.763      ;
; 0.750 ; processor:Processor|state_machine:SM|STATE[7] ; bi2bcd:SM_st|decoder:d0|dout[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 1.586      ; 1.906      ;
; 0.752 ; processor:Processor|state_machine:SM|STATE[2] ; bi2bcd:SM_st|decoder:d0|dout[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 1.445      ; 1.767      ;
; 0.763 ; processor:Processor|state_machine:SM|STATE[4] ; bi2bcd:SM_st|decoder:d0|dout[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 1.442      ; 1.775      ;
; 0.772 ; processor:Processor|state_machine:SM|STATE[6] ; bi2bcd:SM_st|decoder:d0|dout[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 1.445      ; 1.787      ;
; 0.776 ; processor:Processor|state_machine:SM|STATE[7] ; bi2bcd:SM_st|decoder:d0|dout[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 1.502      ; 1.848      ;
; 0.777 ; processor:Processor|state_machine:SM|STATE[4] ; bi2bcd:SM_st|decoder:d0|dout[3] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 1.445      ; 1.792      ;
; 0.794 ; processor:Processor|state_machine:SM|STATE[2] ; bi2bcd:SM_st|decoder:d0|dout[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 1.361      ; 1.725      ;
; 0.799 ; processor:Processor|state_machine:SM|STATE[2] ; bi2bcd:SM_st|decoder:d0|dout[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 1.362      ; 1.731      ;
; 0.801 ; processor:Processor|state_machine:SM|STATE[4] ; bi2bcd:SM_st|decoder:d0|dout[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 1.445      ; 1.816      ;
; 0.803 ; processor:Processor|state_machine:SM|STATE[7] ; bi2bcd:SM_st|decoder:d0|dout[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 1.503      ; 1.876      ;
; 0.809 ; processor:Processor|state_machine:SM|STATE[7] ; bi2bcd:SM_st|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 1.455      ; 1.834      ;
; 0.813 ; processor:Processor|state_machine:SM|STATE[5] ; bi2bcd:SM_st|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 1.442      ; 1.825      ;
; 0.814 ; processor:Processor|state_machine:SM|STATE[6] ; bi2bcd:SM_st|decoder:d0|dout[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 1.361      ; 1.745      ;
; 0.819 ; processor:Processor|state_machine:SM|STATE[6] ; bi2bcd:SM_st|decoder:d0|dout[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 1.362      ; 1.751      ;
; 0.824 ; processor:Processor|state_machine:SM|STATE[7] ; bi2bcd:SM_st|decoder:d0|dout[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 1.455      ; 1.849      ;
; 0.827 ; processor:Processor|state_machine:SM|STATE[2] ; bi2bcd:SM_st|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 1.314      ; 1.711      ;
; 0.828 ; processor:Processor|state_machine:SM|STATE[5] ; bi2bcd:SM_st|decoder:d0|dout[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 1.442      ; 1.840      ;
; 0.831 ; processor:Processor|state_machine:SM|STATE[2] ; bi2bcd:SM_st|decoder:d0|dout[4] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 1.363      ; 1.764      ;
; 0.835 ; processor:Processor|state_machine:SM|STATE[7] ; bi2bcd:SM_st|decoder:d0|dout[4] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 1.504      ; 1.909      ;
; 0.842 ; processor:Processor|state_machine:SM|STATE[5] ; bi2bcd:SM_st|decoder:d0|dout[3] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 1.445      ; 1.857      ;
; 0.842 ; processor:Processor|state_machine:SM|STATE[2] ; bi2bcd:SM_st|decoder:d0|dout[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 1.314      ; 1.726      ;
; 0.843 ; processor:Processor|state_machine:SM|STATE[4] ; bi2bcd:SM_st|decoder:d0|dout[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 1.361      ; 1.774      ;
; 0.847 ; processor:Processor|state_machine:SM|STATE[6] ; bi2bcd:SM_st|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 1.314      ; 1.731      ;
; 0.848 ; processor:Processor|state_machine:SM|STATE[4] ; bi2bcd:SM_st|decoder:d0|dout[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 1.362      ; 1.780      ;
; 0.851 ; processor:Processor|state_machine:SM|STATE[6] ; bi2bcd:SM_st|decoder:d0|dout[4] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 1.363      ; 1.784      ;
; 0.856 ; processor:Processor|state_machine:SM|STATE[2] ; bi2bcd:SM_st|decoder:d0|dout[3] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 1.317      ; 1.743      ;
; 0.860 ; processor:Processor|state_machine:SM|STATE[7] ; bi2bcd:SM_st|decoder:d0|dout[3] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 1.458      ; 1.888      ;
; 0.862 ; processor:Processor|state_machine:SM|STATE[6] ; bi2bcd:SM_st|decoder:d0|dout[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 1.314      ; 1.746      ;
; 0.866 ; processor:Processor|state_machine:SM|STATE[5] ; bi2bcd:SM_st|decoder:d0|dout[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 1.445      ; 1.881      ;
; 0.876 ; processor:Processor|state_machine:SM|STATE[4] ; bi2bcd:SM_st|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 1.314      ; 1.760      ;
; 0.876 ; processor:Processor|state_machine:SM|STATE[6] ; bi2bcd:SM_st|decoder:d0|dout[3] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 1.317      ; 1.763      ;
; 0.878 ; processor:Processor|state_machine:SM|STATE[7] ; bi2bcd:SM_st|decoder:d0|dout[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 1.458      ; 1.906      ;
; 0.880 ; processor:Processor|state_machine:SM|STATE[4] ; bi2bcd:SM_st|decoder:d0|dout[4] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 1.363      ; 1.813      ;
; 0.880 ; processor:Processor|state_machine:SM|STATE[2] ; bi2bcd:SM_st|decoder:d0|dout[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 1.317      ; 1.767      ;
; 0.891 ; processor:Processor|state_machine:SM|STATE[4] ; bi2bcd:SM_st|decoder:d0|dout[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 1.314      ; 1.775      ;
; 0.900 ; processor:Processor|state_machine:SM|STATE[6] ; bi2bcd:SM_st|decoder:d0|dout[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 1.317      ; 1.787      ;
; 0.904 ; processor:Processor|state_machine:SM|STATE[7] ; bi2bcd:SM_st|decoder:d0|dout[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 1.374      ; 1.848      ;
; 0.905 ; processor:Processor|state_machine:SM|STATE[4] ; bi2bcd:SM_st|decoder:d0|dout[3] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 1.317      ; 1.792      ;
; 0.908 ; processor:Processor|state_machine:SM|STATE[5] ; bi2bcd:SM_st|decoder:d0|dout[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 1.361      ; 1.839      ;
; 0.913 ; processor:Processor|state_machine:SM|STATE[5] ; bi2bcd:SM_st|decoder:d0|dout[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 1.362      ; 1.845      ;
; 0.922 ; processor:Processor|state_machine:SM|STATE[2] ; bi2bcd:SM_st|decoder:d0|dout[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 1.233      ; 1.725      ;
; 0.927 ; processor:Processor|state_machine:SM|STATE[2] ; bi2bcd:SM_st|decoder:d0|dout[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 1.234      ; 1.731      ;
; 0.929 ; processor:Processor|state_machine:SM|STATE[4] ; bi2bcd:SM_st|decoder:d0|dout[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 1.317      ; 1.816      ;
; 0.931 ; processor:Processor|state_machine:SM|STATE[7] ; bi2bcd:SM_st|decoder:d0|dout[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 1.375      ; 1.876      ;
; 0.941 ; processor:Processor|state_machine:SM|STATE[5] ; bi2bcd:SM_st|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 1.314      ; 1.825      ;
; 0.942 ; processor:Processor|state_machine:SM|STATE[6] ; bi2bcd:SM_st|decoder:d0|dout[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 1.233      ; 1.745      ;
; 0.945 ; processor:Processor|state_machine:SM|STATE[5] ; bi2bcd:SM_st|decoder:d0|dout[4] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 1.363      ; 1.878      ;
; 0.947 ; processor:Processor|state_machine:SM|STATE[6] ; bi2bcd:SM_st|decoder:d0|dout[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 1.234      ; 1.751      ;
; 0.950 ; processor:Processor|state_machine:SM|STATE[0] ; bi2bcd:SM_st|decoder:d0|dout[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 0.127      ; 0.647      ;
; 0.956 ; processor:Processor|state_machine:SM|STATE[0] ; bi2bcd:SM_st|decoder:d0|dout[3] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 0.130      ; 0.656      ;
; 0.956 ; processor:Processor|state_machine:SM|STATE[5] ; bi2bcd:SM_st|decoder:d0|dout[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 1.314      ; 1.840      ;
; 0.959 ; processor:Processor|state_machine:SM|STATE[2] ; bi2bcd:SM_st|decoder:d0|dout[4] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 1.235      ; 1.764      ;
; 0.963 ; processor:Processor|state_machine:SM|STATE[7] ; bi2bcd:SM_st|decoder:d0|dout[4] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 1.376      ; 1.909      ;
; 0.970 ; processor:Processor|state_machine:SM|STATE[5] ; bi2bcd:SM_st|decoder:d0|dout[3] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 1.317      ; 1.857      ;
; 0.971 ; processor:Processor|state_machine:SM|STATE[4] ; bi2bcd:SM_st|decoder:d0|dout[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 1.233      ; 1.774      ;
; 0.976 ; processor:Processor|state_machine:SM|STATE[4] ; bi2bcd:SM_st|decoder:d0|dout[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 1.234      ; 1.780      ;
; 0.979 ; processor:Processor|state_machine:SM|STATE[6] ; bi2bcd:SM_st|decoder:d0|dout[4] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 1.235      ; 1.784      ;
; 0.982 ; processor:Processor|state_machine:SM|STATE[0] ; bi2bcd:SM_st|decoder:d0|dout[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 0.130      ; 0.682      ;
; 0.994 ; processor:Processor|state_machine:SM|STATE[5] ; bi2bcd:SM_st|decoder:d0|dout[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 1.317      ; 1.881      ;
; 1.008 ; processor:Processor|state_machine:SM|STATE[4] ; bi2bcd:SM_st|decoder:d0|dout[4] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 1.235      ; 1.813      ;
; 1.018 ; processor:Processor|state_machine:SM|STATE[0] ; bi2bcd:SM_st|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 0.127      ; 0.715      ;
; 1.030 ; processor:Processor|state_machine:SM|STATE[0] ; bi2bcd:SM_st|decoder:d0|dout[4] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 0.048      ; 0.648      ;
; 1.032 ; processor:Processor|state_machine:SM|STATE[0] ; bi2bcd:SM_st|decoder:d0|dout[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 0.046      ; 0.648      ;
; 1.033 ; processor:Processor|state_machine:SM|STATE[0] ; bi2bcd:SM_st|decoder:d0|dout[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 0.047      ; 0.650      ;
; 1.036 ; processor:Processor|state_machine:SM|STATE[5] ; bi2bcd:SM_st|decoder:d0|dout[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 1.233      ; 1.839      ;
; 1.041 ; processor:Processor|state_machine:SM|STATE[5] ; bi2bcd:SM_st|decoder:d0|dout[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 1.234      ; 1.845      ;
; 1.073 ; processor:Processor|state_machine:SM|STATE[5] ; bi2bcd:SM_st|decoder:d0|dout[4] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 1.235      ; 1.878      ;
; 1.078 ; processor:Processor|state_machine:SM|STATE[0] ; bi2bcd:SM_st|decoder:d0|dout[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; -0.001     ; 0.647      ;
; 1.084 ; processor:Processor|state_machine:SM|STATE[0] ; bi2bcd:SM_st|decoder:d0|dout[3] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 0.002      ; 0.656      ;
; 1.110 ; processor:Processor|state_machine:SM|STATE[0] ; bi2bcd:SM_st|decoder:d0|dout[2] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; 0.002      ; 0.682      ;
; 1.146 ; processor:Processor|state_machine:SM|STATE[0] ; bi2bcd:SM_st|decoder:d0|dout[6] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; -0.001     ; 0.715      ;
; 1.158 ; processor:Processor|state_machine:SM|STATE[0] ; bi2bcd:SM_st|decoder:d0|dout[4] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; -0.080     ; 0.648      ;
; 1.160 ; processor:Processor|state_machine:SM|STATE[0] ; bi2bcd:SM_st|decoder:d0|dout[5] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; -0.082     ; 0.648      ;
; 1.161 ; processor:Processor|state_machine:SM|STATE[0] ; bi2bcd:SM_st|decoder:d0|dout[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1] ; -0.500       ; -0.081     ; 0.650      ;
+-------+-----------------------------------------------+---------------------------------+-----------------------------------------------------------------------+-----------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'in_Clock'                                                                                                                                                   ;
+-------+----------------------------------------+----------------------------------------+----------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                ; Launch Clock                           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------------------------+----------------------------------------+-------------+--------------+------------+------------+
; 0.171 ; debouncer:clock_mode_button|button_out ; debouncer:clock_mode_button|button_out ; debouncer:clock_mode_button|button_out ; in_Clock    ; 0.000        ; 1.591      ; 1.971      ;
; 0.181 ; debouncer:clock_mode_button|counter[3] ; debouncer:clock_mode_button|counter[3] ; in_Clock                               ; in_Clock    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; debouncer:clock_mode_button|counter[2] ; debouncer:clock_mode_button|counter[2] ; in_Clock                               ; in_Clock    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; debouncer:clock_mode_button|counter[1] ; debouncer:clock_mode_button|counter[1] ; in_Clock                               ; in_Clock    ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; debouncer:manual_clock|counter[3]      ; debouncer:manual_clock|counter[3]      ; in_Clock                               ; in_Clock    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; debouncer:manual_clock|counter[2]      ; debouncer:manual_clock|counter[2]      ; in_Clock                               ; in_Clock    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; debouncer:manual_clock|counter[1]      ; debouncer:manual_clock|counter[1]      ; in_Clock                               ; in_Clock    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; debouncer:idler|button_out             ; debouncer:idler|button_out             ; in_Clock                               ; in_Clock    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; debouncer:idler|counter[3]             ; debouncer:idler|counter[3]             ; in_Clock                               ; in_Clock    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; debouncer:idler|counter[2]             ; debouncer:idler|counter[2]             ; in_Clock                               ; in_Clock    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; debouncer:idler|counter[1]             ; debouncer:idler|counter[1]             ; in_Clock                               ; in_Clock    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; debouncer:rst|button_out               ; debouncer:rst|button_out               ; in_Clock                               ; in_Clock    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; debouncer:rst|counter[3]               ; debouncer:rst|counter[3]               ; in_Clock                               ; in_Clock    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; debouncer:rst|counter[2]               ; debouncer:rst|counter[2]               ; in_Clock                               ; in_Clock    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; debouncer:rst|counter[1]               ; debouncer:rst|counter[1]               ; in_Clock                               ; in_Clock    ; 0.000        ; 0.041      ; 0.307      ;
; 0.188 ; debouncer:clock_mode_button|counter[0] ; debouncer:clock_mode_button|counter[0] ; in_Clock                               ; in_Clock    ; 0.000        ; 0.042      ; 0.314      ;
; 0.189 ; debouncer:manual_clock|counter[0]      ; debouncer:manual_clock|counter[0]      ; in_Clock                               ; in_Clock    ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; debouncer:idler|counter[0]             ; debouncer:idler|counter[0]             ; in_Clock                               ; in_Clock    ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; debouncer:rst|counter[0]               ; debouncer:rst|counter[0]               ; in_Clock                               ; in_Clock    ; 0.000        ; 0.041      ; 0.314      ;
; 0.194 ; debouncer:manual_clock|counter[1]      ; debouncer:manual_clock|counter[2]      ; in_Clock                               ; in_Clock    ; 0.000        ; 0.041      ; 0.319      ;
; 0.195 ; debouncer:idler|counter[1]             ; debouncer:idler|counter[2]             ; in_Clock                               ; in_Clock    ; 0.000        ; 0.041      ; 0.320      ;
; 0.201 ; debouncer:manual_clock|button_out      ; debouncer:manual_clock|button_out      ; in_Clock                               ; in_Clock    ; 0.000        ; 0.022      ; 0.307      ;
; 0.205 ; debouncer:manual_clock|counter[0]      ; debouncer:manual_clock|counter[1]      ; in_Clock                               ; in_Clock    ; 0.000        ; 0.041      ; 0.330      ;
; 0.306 ; debouncer:idler|counter[0]             ; debouncer:idler|counter[2]             ; in_Clock                               ; in_Clock    ; 0.000        ; 0.041      ; 0.431      ;
; 0.318 ; debouncer:idler|counter[3]             ; debouncer:idler|button_out             ; in_Clock                               ; in_Clock    ; 0.000        ; 0.041      ; 0.443      ;
; 0.320 ; debouncer:rst|counter[3]               ; debouncer:rst|button_out               ; in_Clock                               ; in_Clock    ; 0.000        ; 0.041      ; 0.445      ;
; 0.327 ; debouncer:rst|counter[0]               ; debouncer:rst|counter[2]               ; in_Clock                               ; in_Clock    ; 0.000        ; 0.041      ; 0.452      ;
; 0.329 ; debouncer:idler|counter[0]             ; debouncer:idler|counter[1]             ; in_Clock                               ; in_Clock    ; 0.000        ; 0.041      ; 0.454      ;
; 0.329 ; debouncer:rst|counter[0]               ; debouncer:rst|counter[1]               ; in_Clock                               ; in_Clock    ; 0.000        ; 0.041      ; 0.454      ;
; 0.334 ; debouncer:clock_mode_button|counter[0] ; debouncer:clock_mode_button|counter[1] ; in_Clock                               ; in_Clock    ; 0.000        ; 0.042      ; 0.460      ;
; 0.348 ; debouncer:manual_clock|counter[1]      ; debouncer:manual_clock|counter[3]      ; in_Clock                               ; in_Clock    ; 0.000        ; 0.041      ; 0.473      ;
; 0.377 ; debouncer:manual_clock|counter[0]      ; debouncer:manual_clock|counter[2]      ; in_Clock                               ; in_Clock    ; 0.000        ; 0.041      ; 0.502      ;
; 0.378 ; debouncer:clock_mode_button|counter[0] ; debouncer:clock_mode_button|counter[2] ; in_Clock                               ; in_Clock    ; 0.000        ; 0.042      ; 0.504      ;
; 0.397 ; debouncer:rst|counter[1]               ; debouncer:rst|counter[2]               ; in_Clock                               ; in_Clock    ; 0.000        ; 0.041      ; 0.522      ;
; 0.405 ; debouncer:manual_clock|counter[2]      ; debouncer:manual_clock|counter[3]      ; in_Clock                               ; in_Clock    ; 0.000        ; 0.041      ; 0.530      ;
; 0.437 ; debouncer:manual_clock|counter[3]      ; debouncer:manual_clock|button_out      ; in_Clock                               ; in_Clock    ; 0.000        ; -0.100     ; 0.421      ;
; 0.463 ; debouncer:manual_clock|counter[0]      ; debouncer:manual_clock|counter[3]      ; in_Clock                               ; in_Clock    ; 0.000        ; 0.041      ; 0.588      ;
; 0.477 ; debouncer:idler|counter[2]             ; debouncer:idler|counter[3]             ; in_Clock                               ; in_Clock    ; 0.000        ; 0.041      ; 0.602      ;
; 0.477 ; debouncer:rst|counter[2]               ; debouncer:rst|button_out               ; in_Clock                               ; in_Clock    ; 0.000        ; 0.041      ; 0.602      ;
; 0.478 ; debouncer:idler|counter[2]             ; debouncer:idler|button_out             ; in_Clock                               ; in_Clock    ; 0.000        ; 0.041      ; 0.603      ;
; 0.478 ; debouncer:rst|counter[2]               ; debouncer:rst|counter[3]               ; in_Clock                               ; in_Clock    ; 0.000        ; 0.041      ; 0.603      ;
; 0.489 ; debouncer:manual_clock|counter[1]      ; debouncer:manual_clock|button_out      ; in_Clock                               ; in_Clock    ; 0.000        ; -0.100     ; 0.473      ;
; 0.544 ; debouncer:clock_mode_button|counter[2] ; debouncer:clock_mode_button|counter[3] ; in_Clock                               ; in_Clock    ; 0.000        ; 0.042      ; 0.670      ;
; 0.545 ; debouncer:rst|counter[0]               ; debouncer:rst|button_out               ; in_Clock                               ; in_Clock    ; 0.000        ; 0.041      ; 0.670      ;
; 0.546 ; debouncer:idler|counter[0]             ; debouncer:idler|counter[3]             ; in_Clock                               ; in_Clock    ; 0.000        ; 0.041      ; 0.671      ;
; 0.546 ; debouncer:rst|counter[0]               ; debouncer:rst|counter[3]               ; in_Clock                               ; in_Clock    ; 0.000        ; 0.041      ; 0.671      ;
; 0.546 ; debouncer:manual_clock|counter[2]      ; debouncer:manual_clock|button_out      ; in_Clock                               ; in_Clock    ; 0.000        ; -0.100     ; 0.530      ;
; 0.547 ; debouncer:idler|counter[0]             ; debouncer:idler|button_out             ; in_Clock                               ; in_Clock    ; 0.000        ; 0.041      ; 0.672      ;
; 0.582 ; debouncer:idler|counter[1]             ; debouncer:idler|counter[3]             ; in_Clock                               ; in_Clock    ; 0.000        ; 0.041      ; 0.707      ;
; 0.583 ; debouncer:idler|counter[1]             ; debouncer:idler|button_out             ; in_Clock                               ; in_Clock    ; 0.000        ; 0.041      ; 0.708      ;
; 0.587 ; debouncer:rst|counter[1]               ; debouncer:rst|button_out               ; in_Clock                               ; in_Clock    ; 0.000        ; 0.041      ; 0.712      ;
; 0.588 ; debouncer:rst|counter[1]               ; debouncer:rst|counter[3]               ; in_Clock                               ; in_Clock    ; 0.000        ; 0.041      ; 0.713      ;
; 0.604 ; debouncer:manual_clock|counter[0]      ; debouncer:manual_clock|button_out      ; in_Clock                               ; in_Clock    ; 0.000        ; -0.100     ; 0.588      ;
; 0.620 ; debouncer:clock_mode_button|counter[0] ; debouncer:clock_mode_button|counter[3] ; in_Clock                               ; in_Clock    ; 0.000        ; 0.042      ; 0.746      ;
; 0.663 ; debouncer:clock_mode_button|counter[1] ; debouncer:clock_mode_button|counter[2] ; in_Clock                               ; in_Clock    ; 0.000        ; 0.042      ; 0.789      ;
; 0.718 ; debouncer:clock_mode_button|counter[1] ; debouncer:clock_mode_button|counter[3] ; in_Clock                               ; in_Clock    ; 0.000        ; 0.042      ; 0.844      ;
; 0.916 ; debouncer:clock_mode_button|button_out ; debouncer:clock_mode_button|button_out ; debouncer:clock_mode_button|button_out ; in_Clock    ; -0.500       ; 1.591      ; 2.216      ;
; 1.143 ; debouncer:clock_mode_button|counter[3] ; debouncer:clock_mode_button|button_out ; in_Clock                               ; in_Clock    ; 0.000        ; 0.042      ; 1.269      ;
; 1.437 ; debouncer:clock_mode_button|counter[2] ; debouncer:clock_mode_button|button_out ; in_Clock                               ; in_Clock    ; 0.000        ; 0.042      ; 1.563      ;
; 1.513 ; debouncer:clock_mode_button|counter[0] ; debouncer:clock_mode_button|button_out ; in_Clock                               ; in_Clock    ; 0.000        ; 0.042      ; 1.639      ;
; 1.611 ; debouncer:clock_mode_button|counter[1] ; debouncer:clock_mode_button|button_out ; in_Clock                               ; in_Clock    ; 0.000        ; 0.042      ; 1.737      ;
+-------+----------------------------------------+----------------------------------------+----------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'debouncer:clock_mode_button|button_out'                                                                                              ;
+-------+---------------+---------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack ; From Node     ; To Node       ; Launch Clock                           ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------+---------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; 0.201 ; CLOCK_MODE[1] ; CLOCK_MODE[1] ; debouncer:clock_mode_button|button_out ; debouncer:clock_mode_button|button_out ; 0.000        ; 0.022      ; 0.307      ;
; 0.208 ; CLOCK_MODE[0] ; CLOCK_MODE[0] ; debouncer:clock_mode_button|button_out ; debouncer:clock_mode_button|button_out ; 0.000        ; 0.022      ; 0.314      ;
; 0.222 ; CLOCK_MODE[0] ; CLOCK_MODE[1] ; debouncer:clock_mode_button|button_out ; debouncer:clock_mode_button|button_out ; 0.000        ; 0.024      ; 0.330      ;
+-------+---------------+---------------+----------------------------------------+----------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'user_addr_control[16]'                                                                                                                  ;
+--------+--------------+----------------+------------------+-----------------------+------------+-----------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                 ; Clock Edge ; Target                                                                            ;
+--------+--------------+----------------+------------------+-----------------------+------------+-----------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; user_addr_control[16] ; Rise       ; user_addr_control[16]                                                             ;
; -1.699 ; -1.699       ; 0.000          ; High Pulse Width ; user_addr_control[16] ; Fall       ; bi2bcd:bcd|decoder:d0|dout[3]                                                     ;
; -1.699 ; -1.699       ; 0.000          ; High Pulse Width ; user_addr_control[16] ; Fall       ; bi2bcd:bcd|decoder:d0|dout[6]                                                     ;
; -1.698 ; -1.698       ; 0.000          ; High Pulse Width ; user_addr_control[16] ; Fall       ; bi2bcd:bcd|decoder:d0|dout[1]                                                     ;
; -1.698 ; -1.698       ; 0.000          ; High Pulse Width ; user_addr_control[16] ; Fall       ; bi2bcd:bcd|decoder:d0|dout[2]                                                     ;
; -1.698 ; -1.698       ; 0.000          ; High Pulse Width ; user_addr_control[16] ; Fall       ; bi2bcd:bcd|decoder:d0|dout[4]                                                     ;
; -1.696 ; -1.696       ; 0.000          ; Low Pulse Width  ; user_addr_control[16] ; Rise       ; bcd|d0|dout[3]|datac                                                              ;
; -1.696 ; -1.696       ; 0.000          ; Low Pulse Width  ; user_addr_control[16] ; Rise       ; bcd|d0|dout[6]|datac                                                              ;
; -1.695 ; -1.695       ; 0.000          ; Low Pulse Width  ; user_addr_control[16] ; Rise       ; bcd|d0|dout[1]|datac                                                              ;
; -1.695 ; -1.695       ; 0.000          ; Low Pulse Width  ; user_addr_control[16] ; Rise       ; bcd|d0|dout[2]|datac                                                              ;
; -1.695 ; -1.695       ; 0.000          ; Low Pulse Width  ; user_addr_control[16] ; Rise       ; bcd|d0|dout[4]|datac                                                              ;
; -1.682 ; -1.682       ; 0.000          ; Low Pulse Width  ; user_addr_control[16] ; Rise       ; bcd|d0|dout[0]|datad                                                              ;
; -1.682 ; -1.682       ; 0.000          ; Low Pulse Width  ; user_addr_control[16] ; Rise       ; bcd|d0|dout[5]|datad                                                              ;
; -1.677 ; -1.677       ; 0.000          ; High Pulse Width ; user_addr_control[16] ; Fall       ; bi2bcd:bcd|decoder:d0|dout[0]                                                     ;
; -1.677 ; -1.677       ; 0.000          ; High Pulse Width ; user_addr_control[16] ; Fall       ; bi2bcd:bcd|decoder:d0|dout[5]                                                     ;
; -1.648 ; -1.648       ; 0.000          ; Low Pulse Width  ; user_addr_control[16] ; Rise       ; bcd|d0|Mux7~0clkctrl|inclk[0]                                                     ;
; -1.648 ; -1.648       ; 0.000          ; Low Pulse Width  ; user_addr_control[16] ; Rise       ; bcd|d0|Mux7~0clkctrl|outclk                                                       ;
; -1.524 ; -1.524       ; 0.000          ; Low Pulse Width  ; user_addr_control[16] ; Rise       ; bcd|d0|Mux7~0|combout                                                             ;
; -1.263 ; -1.263       ; 0.000          ; Low Pulse Width  ; user_addr_control[16] ; Rise       ; bcd|d0|Mux7~0|dataa                                                               ;
; -1.256 ; -1.256       ; 0.000          ; Low Pulse Width  ; user_addr_control[16] ; Rise       ; bcd|d0|Mux7~0|datab                                                               ;
; -1.239 ; -1.239       ; 0.000          ; High Pulse Width ; user_addr_control[16] ; Fall       ; bcd|d0|Mux7~0|combout                                                             ;
; -1.228 ; -1.228       ; 0.000          ; Low Pulse Width  ; user_addr_control[16] ; Rise       ; bcd|shifter~13|combout                                                            ;
; -1.217 ; -1.217       ; 0.000          ; Low Pulse Width  ; user_addr_control[16] ; Rise       ; bcd|shifter~15|combout                                                            ;
; -1.200 ; -1.200       ; 0.000          ; Low Pulse Width  ; user_addr_control[16] ; Rise       ; bcd|d0|Mux7~0|datad                                                               ;
; -1.173 ; -1.173       ; 0.000          ; Low Pulse Width  ; user_addr_control[16] ; Rise       ; bcd|shifter~14|combout                                                            ;
; -1.117 ; -1.117       ; 0.000          ; High Pulse Width ; user_addr_control[16] ; Fall       ; bcd|d0|Mux7~0clkctrl|inclk[0]                                                     ;
; -1.117 ; -1.117       ; 0.000          ; High Pulse Width ; user_addr_control[16] ; Fall       ; bcd|d0|Mux7~0clkctrl|outclk                                                       ;
; -1.108 ; -1.108       ; 0.000          ; Low Pulse Width  ; user_addr_control[16] ; Rise       ; bcd|shifter~13|datad                                                              ;
; -1.108 ; -1.108       ; 0.000          ; Low Pulse Width  ; user_addr_control[16] ; Rise       ; bcd|shifter~14|datad                                                              ;
; -1.108 ; -1.108       ; 0.000          ; Low Pulse Width  ; user_addr_control[16] ; Rise       ; bcd|shifter~15|datad                                                              ;
; -1.088 ; -1.088       ; 0.000          ; Low Pulse Width  ; user_addr_control[16] ; Rise       ; bi2bcd:bcd|decoder:d0|dout[0]                                                     ;
; -1.088 ; -1.088       ; 0.000          ; Low Pulse Width  ; user_addr_control[16] ; Rise       ; bi2bcd:bcd|decoder:d0|dout[5]                                                     ;
; -1.087 ; -1.087       ; 0.000          ; Low Pulse Width  ; user_addr_control[16] ; Rise       ; bcd|shifter~4|combout                                                             ;
; -1.084 ; -1.084       ; 0.000          ; High Pulse Width ; user_addr_control[16] ; Fall       ; bcd|d0|dout[0]|datad                                                              ;
; -1.084 ; -1.084       ; 0.000          ; High Pulse Width ; user_addr_control[16] ; Fall       ; bcd|d0|dout[5]|datad                                                              ;
; -1.072 ; -1.072       ; 0.000          ; High Pulse Width ; user_addr_control[16] ; Fall       ; bcd|d0|dout[1]|datac                                                              ;
; -1.072 ; -1.072       ; 0.000          ; High Pulse Width ; user_addr_control[16] ; Fall       ; bcd|d0|dout[2]|datac                                                              ;
; -1.072 ; -1.072       ; 0.000          ; High Pulse Width ; user_addr_control[16] ; Fall       ; bcd|d0|dout[4]|datac                                                              ;
; -1.071 ; -1.071       ; 0.000          ; High Pulse Width ; user_addr_control[16] ; Fall       ; bcd|d0|dout[3]|datac                                                              ;
; -1.071 ; -1.071       ; 0.000          ; High Pulse Width ; user_addr_control[16] ; Fall       ; bcd|d0|dout[6]|datac                                                              ;
; -1.069 ; -1.069       ; 0.000          ; Low Pulse Width  ; user_addr_control[16] ; Rise       ; bi2bcd:bcd|decoder:d0|dout[1]                                                     ;
; -1.069 ; -1.069       ; 0.000          ; Low Pulse Width  ; user_addr_control[16] ; Rise       ; bi2bcd:bcd|decoder:d0|dout[2]                                                     ;
; -1.069 ; -1.069       ; 0.000          ; Low Pulse Width  ; user_addr_control[16] ; Rise       ; bi2bcd:bcd|decoder:d0|dout[4]                                                     ;
; -1.068 ; -1.068       ; 0.000          ; Low Pulse Width  ; user_addr_control[16] ; Rise       ; bi2bcd:bcd|decoder:d0|dout[3]                                                     ;
; -1.068 ; -1.068       ; 0.000          ; Low Pulse Width  ; user_addr_control[16] ; Rise       ; bi2bcd:bcd|decoder:d0|dout[6]                                                     ;
; -0.778 ; -0.778       ; 0.000          ; Low Pulse Width  ; user_addr_control[16] ; Rise       ; bcd|shifter~13|dataa                                                              ;
; -0.777 ; -0.777       ; 0.000          ; Low Pulse Width  ; user_addr_control[16] ; Rise       ; bcd|shifter~15|dataa                                                              ;
; -0.776 ; -0.776       ; 0.000          ; Low Pulse Width  ; user_addr_control[16] ; Rise       ; bcd|shifter~14|dataa                                                              ;
; -0.742 ; -0.742       ; 0.000          ; Low Pulse Width  ; user_addr_control[16] ; Rise       ; bcd|shifter~5|combout                                                             ;
; -0.731 ; -0.731       ; 0.000          ; Low Pulse Width  ; user_addr_control[16] ; Rise       ; bcd|shifter~15|datab                                                              ;
; -0.723 ; -0.723       ; 0.000          ; Low Pulse Width  ; user_addr_control[16] ; Rise       ; bcd|shifter~13|datac                                                              ;
; -0.723 ; -0.723       ; 0.000          ; Low Pulse Width  ; user_addr_control[16] ; Rise       ; bcd|shifter~14|datac                                                              ;
; -0.719 ; -0.719       ; 0.000          ; High Pulse Width ; user_addr_control[16] ; Fall       ; bcd|shifter~13|combout                                                            ;
; -0.698 ; -0.698       ; 0.000          ; Low Pulse Width  ; user_addr_control[16] ; Rise       ; bcd|shifter~3|combout                                                             ;
; -0.684 ; -0.684       ; 0.000          ; High Pulse Width ; user_addr_control[16] ; Fall       ; bcd|d0|Mux7~0|dataa                                                               ;
; -0.600 ; -0.600       ; 0.000          ; Low Pulse Width  ; user_addr_control[16] ; Rise       ; bcd|shifter~3|datac                                                               ;
; -0.600 ; -0.600       ; 0.000          ; Low Pulse Width  ; user_addr_control[16] ; Rise       ; bcd|shifter~4|datac                                                               ;
; -0.600 ; -0.600       ; 0.000          ; Low Pulse Width  ; user_addr_control[16] ; Rise       ; bcd|shifter~5|datac                                                               ;
; -0.595 ; -0.595       ; 0.000          ; Low Pulse Width  ; user_addr_control[16] ; Rise       ; bcd|shifter~4|datab                                                               ;
; -0.594 ; -0.594       ; 0.000          ; Low Pulse Width  ; user_addr_control[16] ; Rise       ; bcd|shifter~5|datab                                                               ;
; -0.584 ; -0.584       ; 0.000          ; Low Pulse Width  ; user_addr_control[16] ; Rise       ; bcd|shifter~3|datad                                                               ;
; -0.575 ; -0.575       ; 0.000          ; Low Pulse Width  ; user_addr_control[16] ; Rise       ; bcd|shifter~0|combout                                                             ;
; -0.568 ; -0.568       ; 0.000          ; Low Pulse Width  ; user_addr_control[16] ; Rise       ; bcd|shifter~4|dataa                                                               ;
; -0.563 ; -0.563       ; 0.000          ; Low Pulse Width  ; user_addr_control[16] ; Rise       ; bcd|shifter~1|combout                                                             ;
; -0.559 ; -0.559       ; 0.000          ; High Pulse Width ; user_addr_control[16] ; Fall       ; bcd|shifter~3|combout                                                             ;
; -0.556 ; -0.556       ; 0.000          ; Low Pulse Width  ; user_addr_control[16] ; Rise       ; bcd|shifter~3|datab                                                               ;
; -0.555 ; -0.555       ; 0.000          ; Low Pulse Width  ; user_addr_control[16] ; Rise       ; bcd|shifter~5|datad                                                               ;
; -0.534 ; -0.534       ; 0.000          ; High Pulse Width ; user_addr_control[16] ; Fall       ; bcd|shifter~13|datac                                                              ;
; -0.534 ; -0.534       ; 0.000          ; High Pulse Width ; user_addr_control[16] ; Fall       ; bcd|shifter~14|datac                                                              ;
; -0.531 ; -0.531       ; 0.000          ; High Pulse Width ; user_addr_control[16] ; Fall       ; bcd|shifter~14|combout                                                            ;
; -0.528 ; -0.528       ; 0.000          ; Low Pulse Width  ; user_addr_control[16] ; Rise       ; bcd|shifter~2|combout                                                             ;
; -0.526 ; -0.526       ; 0.000          ; High Pulse Width ; user_addr_control[16] ; Fall       ; bcd|shifter~15|datab                                                              ;
; -0.509 ; -0.509       ; 0.000          ; High Pulse Width ; user_addr_control[16] ; Fall       ; bcd|shifter~15|combout                                                            ;
; -0.504 ; -0.504       ; 0.000          ; High Pulse Width ; user_addr_control[16] ; Fall       ; bcd|d0|Mux7~0|datad                                                               ;
; -0.470 ; -0.470       ; 0.000          ; High Pulse Width ; user_addr_control[16] ; Fall       ; bcd|d0|Mux7~0|datab                                                               ;
; -0.227 ; -0.227       ; 0.000          ; Low Pulse Width  ; user_addr_control[16] ; Rise       ; bcd|shifter~15|datac                                                              ;
; -0.226 ; -0.226       ; 0.000          ; Low Pulse Width  ; user_addr_control[16] ; Rise       ; bcd|shifter~1|dataa                                                               ;
; -0.226 ; -0.226       ; 0.000          ; Low Pulse Width  ; user_addr_control[16] ; Rise       ; bcd|shifter~2|dataa                                                               ;
; -0.225 ; -0.225       ; 0.000          ; Low Pulse Width  ; user_addr_control[16] ; Rise       ; bcd|shifter~0|dataa                                                               ;
; -0.181 ; -0.181       ; 0.000          ; Low Pulse Width  ; user_addr_control[16] ; Rise       ; bcd|shifter~3|dataa                                                               ;
; -0.180 ; -0.180       ; 0.000          ; Low Pulse Width  ; user_addr_control[16] ; Rise       ; bcd|shifter~5|dataa                                                               ;
; -0.179 ; -0.179       ; 0.000          ; Low Pulse Width  ; user_addr_control[16] ; Rise       ; bcd|shifter~0|datac                                                               ;
; -0.179 ; -0.179       ; 0.000          ; Low Pulse Width  ; user_addr_control[16] ; Rise       ; bcd|shifter~1|datac                                                               ;
; -0.178 ; -0.178       ; 0.000          ; Low Pulse Width  ; user_addr_control[16] ; Rise       ; bcd|shifter~2|datac                                                               ;
; -0.174 ; -0.174       ; 0.000          ; Low Pulse Width  ; user_addr_control[16] ; Rise       ; bcd|shifter~0|datab                                                               ;
; -0.174 ; -0.174       ; 0.000          ; Low Pulse Width  ; user_addr_control[16] ; Rise       ; bcd|shifter~0|datad                                                               ;
; -0.174 ; -0.174       ; 0.000          ; Low Pulse Width  ; user_addr_control[16] ; Rise       ; bcd|shifter~1|datab                                                               ;
; -0.174 ; -0.174       ; 0.000          ; Low Pulse Width  ; user_addr_control[16] ; Rise       ; bcd|shifter~1|datad                                                               ;
; -0.174 ; -0.174       ; 0.000          ; Low Pulse Width  ; user_addr_control[16] ; Rise       ; bcd|shifter~2|datab                                                               ;
; -0.174 ; -0.174       ; 0.000          ; Low Pulse Width  ; user_addr_control[16] ; Rise       ; bcd|shifter~2|datad                                                               ;
; -0.171 ; -0.171       ; 0.000          ; Low Pulse Width  ; user_addr_control[16] ; Rise       ; bcd|d0|Mux7~0|datac                                                               ;
; -0.170 ; -0.170       ; 0.000          ; Low Pulse Width  ; user_addr_control[16] ; Rise       ; bcd|shifter~14|datab                                                              ;
; -0.169 ; -0.169       ; 0.000          ; Low Pulse Width  ; user_addr_control[16] ; Rise       ; bcd|shifter~13|datab                                                              ;
; -0.160 ; -0.160       ; 0.000          ; Low Pulse Width  ; user_addr_control[16] ; Rise       ; data_ram|dram_out_mux|LPM_MUX_component|auto_generated|result_node[6]~75|combout  ;
; -0.149 ; -0.149       ; 0.000          ; Low Pulse Width  ; user_addr_control[16] ; Rise       ; bcd|shifter~4|datad                                                               ;
; -0.143 ; -0.143       ; 0.000          ; Low Pulse Width  ; user_addr_control[16] ; Rise       ; data_ram|dram_out_mux|LPM_MUX_component|auto_generated|result_node[6]~75|datab    ;
; -0.140 ; -0.140       ; 0.000          ; Low Pulse Width  ; user_addr_control[16] ; Rise       ; data_ram|dram_out_mux|LPM_MUX_component|auto_generated|result_node[2]~117|datad   ;
; -0.135 ; -0.135       ; 0.000          ; Low Pulse Width  ; user_addr_control[16] ; Rise       ; data_ram|dram_out_mux|LPM_MUX_component|auto_generated|result_node[2]~117|combout ;
; -0.123 ; -0.123       ; 0.000          ; Low Pulse Width  ; user_addr_control[16] ; Rise       ; data_ram|dram_out_mux|LPM_MUX_component|auto_generated|result_node[4]~20|datab    ;
; -0.119 ; -0.119       ; 0.000          ; Low Pulse Width  ; user_addr_control[16] ; Rise       ; data_ram|dram_out_mux|LPM_MUX_component|auto_generated|result_node[7]~41|combout  ;
+--------+--------------+----------------+------------------+-----------------------+------------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'debouncer:clock_mode_button|button_out'                                                               ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+--------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                  ; Clock Edge ; Target                         ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+--------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; debouncer:clock_mode_button|button_out ; Rise       ; CLOCK_MODE[0]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; debouncer:clock_mode_button|button_out ; Rise       ; CLOCK_MODE[1]                  ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width  ; debouncer:clock_mode_button|button_out ; Rise       ; CLOCK_MODE[0]                  ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width  ; debouncer:clock_mode_button|button_out ; Rise       ; CLOCK_MODE[1]                  ;
; 0.323  ; 0.539        ; 0.216          ; High Pulse Width ; debouncer:clock_mode_button|button_out ; Rise       ; CLOCK_MODE[0]                  ;
; 0.323  ; 0.539        ; 0.216          ; High Pulse Width ; debouncer:clock_mode_button|button_out ; Rise       ; CLOCK_MODE[1]                  ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; debouncer:clock_mode_button|button_out ; Rise       ; CLOCK_MODE[0]|clk              ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; debouncer:clock_mode_button|button_out ; Rise       ; CLOCK_MODE[1]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; debouncer:clock_mode_button|button_out ; Rise       ; clock_mode_button|button_out|q ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; debouncer:clock_mode_button|button_out ; Rise       ; clock_mode_button|button_out|q ;
; 0.545  ; 0.545        ; 0.000          ; High Pulse Width ; debouncer:clock_mode_button|button_out ; Rise       ; CLOCK_MODE[0]|clk              ;
; 0.545  ; 0.545        ; 0.000          ; High Pulse Width ; debouncer:clock_mode_button|button_out ; Rise       ; CLOCK_MODE[1]|clk              ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'processor:Processor|state_machine:SM|STATE[1]'                                                               ;
+-------+--------------+----------------+------------------+-----------------------------------------------+------------+---------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                         ; Clock Edge ; Target                          ;
+-------+--------------+----------------+------------------+-----------------------------------------------+------------+---------------------------------+
; 0.314 ; 0.314        ; 0.000          ; High Pulse Width ; processor:Processor|state_machine:SM|STATE[1] ; Fall       ; bi2bcd:SM_st|decoder:d0|dout[6] ;
; 0.315 ; 0.315        ; 0.000          ; High Pulse Width ; processor:Processor|state_machine:SM|STATE[1] ; Fall       ; bi2bcd:SM_st|decoder:d0|dout[0] ;
; 0.315 ; 0.315        ; 0.000          ; High Pulse Width ; processor:Processor|state_machine:SM|STATE[1] ; Fall       ; bi2bcd:SM_st|decoder:d0|dout[2] ;
; 0.315 ; 0.315        ; 0.000          ; High Pulse Width ; processor:Processor|state_machine:SM|STATE[1] ; Fall       ; bi2bcd:SM_st|decoder:d0|dout[3] ;
; 0.317 ; 0.317        ; 0.000          ; Low Pulse Width  ; processor:Processor|state_machine:SM|STATE[1] ; Rise       ; SM_st|d0|dout[6]|datac          ;
; 0.318 ; 0.318        ; 0.000          ; Low Pulse Width  ; processor:Processor|state_machine:SM|STATE[1] ; Rise       ; SM_st|d0|dout[0]|datac          ;
; 0.318 ; 0.318        ; 0.000          ; Low Pulse Width  ; processor:Processor|state_machine:SM|STATE[1] ; Rise       ; SM_st|d0|dout[2]|datac          ;
; 0.318 ; 0.318        ; 0.000          ; Low Pulse Width  ; processor:Processor|state_machine:SM|STATE[1] ; Rise       ; SM_st|d0|dout[3]|datac          ;
; 0.324 ; 0.324        ; 0.000          ; Low Pulse Width  ; processor:Processor|state_machine:SM|STATE[1] ; Rise       ; SM_st|d0|dout[1]|datad          ;
; 0.324 ; 0.324        ; 0.000          ; Low Pulse Width  ; processor:Processor|state_machine:SM|STATE[1] ; Rise       ; SM_st|d0|dout[4]|datad          ;
; 0.325 ; 0.325        ; 0.000          ; Low Pulse Width  ; processor:Processor|state_machine:SM|STATE[1] ; Rise       ; SM_st|d0|dout[5]|datad          ;
; 0.329 ; 0.329        ; 0.000          ; High Pulse Width ; processor:Processor|state_machine:SM|STATE[1] ; Fall       ; bi2bcd:SM_st|decoder:d0|dout[1] ;
; 0.329 ; 0.329        ; 0.000          ; High Pulse Width ; processor:Processor|state_machine:SM|STATE[1] ; Fall       ; bi2bcd:SM_st|decoder:d0|dout[4] ;
; 0.330 ; 0.330        ; 0.000          ; High Pulse Width ; processor:Processor|state_machine:SM|STATE[1] ; Fall       ; bi2bcd:SM_st|decoder:d0|dout[5] ;
; 0.357 ; 0.357        ; 0.000          ; Low Pulse Width  ; processor:Processor|state_machine:SM|STATE[1] ; Rise       ; SM_st|d0|Mux7~0clkctrl|inclk[0] ;
; 0.357 ; 0.357        ; 0.000          ; Low Pulse Width  ; processor:Processor|state_machine:SM|STATE[1] ; Rise       ; SM_st|d0|Mux7~0clkctrl|outclk   ;
; 0.457 ; 0.457        ; 0.000          ; Low Pulse Width  ; processor:Processor|state_machine:SM|STATE[1] ; Rise       ; SM_st|d0|Mux7~0|combout         ;
; 0.460 ; 0.460        ; 0.000          ; Low Pulse Width  ; processor:Processor|state_machine:SM|STATE[1] ; Rise       ; SM_st|d0|Mux7~0|datac           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; processor:Processor|state_machine:SM|STATE[1] ; Rise       ; Processor|SM|STATE[1]|q         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; processor:Processor|state_machine:SM|STATE[1] ; Rise       ; Processor|SM|STATE[1]|q         ;
; 0.539 ; 0.539        ; 0.000          ; High Pulse Width ; processor:Processor|state_machine:SM|STATE[1] ; Rise       ; SM_st|d0|Mux7~0|datac           ;
; 0.542 ; 0.542        ; 0.000          ; High Pulse Width ; processor:Processor|state_machine:SM|STATE[1] ; Rise       ; SM_st|d0|Mux7~0|combout         ;
; 0.638 ; 0.638        ; 0.000          ; High Pulse Width ; processor:Processor|state_machine:SM|STATE[1] ; Rise       ; SM_st|d0|Mux7~0clkctrl|inclk[0] ;
; 0.638 ; 0.638        ; 0.000          ; High Pulse Width ; processor:Processor|state_machine:SM|STATE[1] ; Rise       ; SM_st|d0|Mux7~0clkctrl|outclk   ;
; 0.665 ; 0.665        ; 0.000          ; Low Pulse Width  ; processor:Processor|state_machine:SM|STATE[1] ; Fall       ; bi2bcd:SM_st|decoder:d0|dout[1] ;
; 0.665 ; 0.665        ; 0.000          ; Low Pulse Width  ; processor:Processor|state_machine:SM|STATE[1] ; Fall       ; bi2bcd:SM_st|decoder:d0|dout[4] ;
; 0.665 ; 0.665        ; 0.000          ; Low Pulse Width  ; processor:Processor|state_machine:SM|STATE[1] ; Fall       ; bi2bcd:SM_st|decoder:d0|dout[5] ;
; 0.669 ; 0.669        ; 0.000          ; High Pulse Width ; processor:Processor|state_machine:SM|STATE[1] ; Rise       ; SM_st|d0|dout[1]|datad          ;
; 0.669 ; 0.669        ; 0.000          ; High Pulse Width ; processor:Processor|state_machine:SM|STATE[1] ; Rise       ; SM_st|d0|dout[4]|datad          ;
; 0.669 ; 0.669        ; 0.000          ; High Pulse Width ; processor:Processor|state_machine:SM|STATE[1] ; Rise       ; SM_st|d0|dout[5]|datad          ;
; 0.675 ; 0.675        ; 0.000          ; High Pulse Width ; processor:Processor|state_machine:SM|STATE[1] ; Rise       ; SM_st|d0|dout[0]|datac          ;
; 0.676 ; 0.676        ; 0.000          ; High Pulse Width ; processor:Processor|state_machine:SM|STATE[1] ; Rise       ; SM_st|d0|dout[2]|datac          ;
; 0.676 ; 0.676        ; 0.000          ; High Pulse Width ; processor:Processor|state_machine:SM|STATE[1] ; Rise       ; SM_st|d0|dout[3]|datac          ;
; 0.676 ; 0.676        ; 0.000          ; High Pulse Width ; processor:Processor|state_machine:SM|STATE[1] ; Rise       ; SM_st|d0|dout[6]|datac          ;
; 0.678 ; 0.678        ; 0.000          ; Low Pulse Width  ; processor:Processor|state_machine:SM|STATE[1] ; Fall       ; bi2bcd:SM_st|decoder:d0|dout[0] ;
; 0.679 ; 0.679        ; 0.000          ; Low Pulse Width  ; processor:Processor|state_machine:SM|STATE[1] ; Fall       ; bi2bcd:SM_st|decoder:d0|dout[2] ;
; 0.679 ; 0.679        ; 0.000          ; Low Pulse Width  ; processor:Processor|state_machine:SM|STATE[1] ; Fall       ; bi2bcd:SM_st|decoder:d0|dout[3] ;
; 0.679 ; 0.679        ; 0.000          ; Low Pulse Width  ; processor:Processor|state_machine:SM|STATE[1] ; Fall       ; bi2bcd:SM_st|decoder:d0|dout[6] ;
+-------+--------------+----------------+------------------+-----------------------------------------------+------------+---------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'in_Clock'                                                                                                                ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                          ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------+
; 9.441  ; 9.625        ; 0.184          ; Low Pulse Width  ; in_Clock ; Rise       ; debouncer:idler|button_out                                                      ;
; 9.441  ; 9.625        ; 0.184          ; Low Pulse Width  ; in_Clock ; Rise       ; debouncer:idler|counter[0]                                                      ;
; 9.441  ; 9.625        ; 0.184          ; Low Pulse Width  ; in_Clock ; Rise       ; debouncer:idler|counter[1]                                                      ;
; 9.441  ; 9.625        ; 0.184          ; Low Pulse Width  ; in_Clock ; Rise       ; debouncer:idler|counter[2]                                                      ;
; 9.441  ; 9.625        ; 0.184          ; Low Pulse Width  ; in_Clock ; Rise       ; debouncer:idler|counter[3]                                                      ;
; 9.441  ; 9.625        ; 0.184          ; Low Pulse Width  ; in_Clock ; Rise       ; debouncer:rst|button_out                                                        ;
; 9.441  ; 9.625        ; 0.184          ; Low Pulse Width  ; in_Clock ; Rise       ; debouncer:rst|counter[0]                                                        ;
; 9.441  ; 9.625        ; 0.184          ; Low Pulse Width  ; in_Clock ; Rise       ; debouncer:rst|counter[1]                                                        ;
; 9.441  ; 9.625        ; 0.184          ; Low Pulse Width  ; in_Clock ; Rise       ; debouncer:rst|counter[2]                                                        ;
; 9.441  ; 9.625        ; 0.184          ; Low Pulse Width  ; in_Clock ; Rise       ; debouncer:rst|counter[3]                                                        ;
; 9.442  ; 9.626        ; 0.184          ; Low Pulse Width  ; in_Clock ; Rise       ; debouncer:manual_clock|counter[0]                                               ;
; 9.442  ; 9.626        ; 0.184          ; Low Pulse Width  ; in_Clock ; Rise       ; debouncer:manual_clock|counter[1]                                               ;
; 9.442  ; 9.626        ; 0.184          ; Low Pulse Width  ; in_Clock ; Rise       ; debouncer:manual_clock|counter[2]                                               ;
; 9.442  ; 9.626        ; 0.184          ; Low Pulse Width  ; in_Clock ; Rise       ; debouncer:manual_clock|counter[3]                                               ;
; 9.443  ; 9.627        ; 0.184          ; Low Pulse Width  ; in_Clock ; Rise       ; debouncer:clock_mode_button|button_out                                          ;
; 9.443  ; 9.627        ; 0.184          ; Low Pulse Width  ; in_Clock ; Rise       ; debouncer:clock_mode_button|counter[0]                                          ;
; 9.443  ; 9.627        ; 0.184          ; Low Pulse Width  ; in_Clock ; Rise       ; debouncer:clock_mode_button|counter[1]                                          ;
; 9.443  ; 9.627        ; 0.184          ; Low Pulse Width  ; in_Clock ; Rise       ; debouncer:clock_mode_button|counter[2]                                          ;
; 9.443  ; 9.627        ; 0.184          ; Low Pulse Width  ; in_Clock ; Rise       ; debouncer:clock_mode_button|counter[3]                                          ;
; 9.546  ; 9.730        ; 0.184          ; Low Pulse Width  ; in_Clock ; Rise       ; debouncer:manual_clock|button_out                                               ;
; 9.577  ; 9.577        ; 0.000          ; Low Pulse Width  ; in_Clock ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.577  ; 9.577        ; 0.000          ; Low Pulse Width  ; in_Clock ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.577  ; 9.577        ; 0.000          ; Low Pulse Width  ; in_Clock ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.620  ; 9.620        ; 0.000          ; Low Pulse Width  ; in_Clock ; Rise       ; idler|button_out|clk                                                            ;
; 9.620  ; 9.620        ; 0.000          ; Low Pulse Width  ; in_Clock ; Rise       ; idler|counter[0]|clk                                                            ;
; 9.620  ; 9.620        ; 0.000          ; Low Pulse Width  ; in_Clock ; Rise       ; idler|counter[1]|clk                                                            ;
; 9.620  ; 9.620        ; 0.000          ; Low Pulse Width  ; in_Clock ; Rise       ; idler|counter[2]|clk                                                            ;
; 9.620  ; 9.620        ; 0.000          ; Low Pulse Width  ; in_Clock ; Rise       ; idler|counter[3]|clk                                                            ;
; 9.620  ; 9.620        ; 0.000          ; Low Pulse Width  ; in_Clock ; Rise       ; rst|button_out|clk                                                              ;
; 9.620  ; 9.620        ; 0.000          ; Low Pulse Width  ; in_Clock ; Rise       ; rst|counter[0]|clk                                                              ;
; 9.620  ; 9.620        ; 0.000          ; Low Pulse Width  ; in_Clock ; Rise       ; rst|counter[1]|clk                                                              ;
; 9.620  ; 9.620        ; 0.000          ; Low Pulse Width  ; in_Clock ; Rise       ; rst|counter[2]|clk                                                              ;
; 9.620  ; 9.620        ; 0.000          ; Low Pulse Width  ; in_Clock ; Rise       ; rst|counter[3]|clk                                                              ;
; 9.621  ; 9.621        ; 0.000          ; Low Pulse Width  ; in_Clock ; Rise       ; in_Clock~input|o                                                                ;
; 9.621  ; 9.621        ; 0.000          ; Low Pulse Width  ; in_Clock ; Rise       ; manual_clock|counter[0]|clk                                                     ;
; 9.621  ; 9.621        ; 0.000          ; Low Pulse Width  ; in_Clock ; Rise       ; manual_clock|counter[1]|clk                                                     ;
; 9.621  ; 9.621        ; 0.000          ; Low Pulse Width  ; in_Clock ; Rise       ; manual_clock|counter[2]|clk                                                     ;
; 9.621  ; 9.621        ; 0.000          ; Low Pulse Width  ; in_Clock ; Rise       ; manual_clock|counter[3]|clk                                                     ;
; 9.622  ; 9.622        ; 0.000          ; Low Pulse Width  ; in_Clock ; Rise       ; clock_mode_button|button_out|clk                                                ;
; 9.622  ; 9.622        ; 0.000          ; Low Pulse Width  ; in_Clock ; Rise       ; clock_mode_button|counter[0]|clk                                                ;
; 9.622  ; 9.622        ; 0.000          ; Low Pulse Width  ; in_Clock ; Rise       ; clock_mode_button|counter[1]|clk                                                ;
; 9.622  ; 9.622        ; 0.000          ; Low Pulse Width  ; in_Clock ; Rise       ; clock_mode_button|counter[2]|clk                                                ;
; 9.622  ; 9.622        ; 0.000          ; Low Pulse Width  ; in_Clock ; Rise       ; clock_mode_button|counter[3]|clk                                                ;
; 9.626  ; 9.626        ; 0.000          ; Low Pulse Width  ; in_Clock ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.634  ; 9.634        ; 0.000          ; Low Pulse Width  ; in_Clock ; Rise       ; in_Clock~inputclkctrl|inclk[0]                                                  ;
; 9.634  ; 9.634        ; 0.000          ; Low Pulse Width  ; in_Clock ; Rise       ; in_Clock~inputclkctrl|outclk                                                    ;
; 9.724  ; 9.724        ; 0.000          ; Low Pulse Width  ; in_Clock ; Rise       ; manual_clock|button_out|clk                                                     ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; in_Clock ; Rise       ; in_Clock~input|i                                                                ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; in_Clock ; Rise       ; in_Clock~input|i                                                                ;
; 10.053 ; 10.269       ; 0.216          ; High Pulse Width ; in_Clock ; Rise       ; debouncer:manual_clock|button_out                                               ;
; 10.156 ; 10.372       ; 0.216          ; High Pulse Width ; in_Clock ; Rise       ; debouncer:clock_mode_button|button_out                                          ;
; 10.156 ; 10.372       ; 0.216          ; High Pulse Width ; in_Clock ; Rise       ; debouncer:clock_mode_button|counter[0]                                          ;
; 10.156 ; 10.372       ; 0.216          ; High Pulse Width ; in_Clock ; Rise       ; debouncer:clock_mode_button|counter[1]                                          ;
; 10.156 ; 10.372       ; 0.216          ; High Pulse Width ; in_Clock ; Rise       ; debouncer:clock_mode_button|counter[2]                                          ;
; 10.156 ; 10.372       ; 0.216          ; High Pulse Width ; in_Clock ; Rise       ; debouncer:clock_mode_button|counter[3]                                          ;
; 10.157 ; 10.373       ; 0.216          ; High Pulse Width ; in_Clock ; Rise       ; debouncer:manual_clock|counter[0]                                               ;
; 10.157 ; 10.373       ; 0.216          ; High Pulse Width ; in_Clock ; Rise       ; debouncer:manual_clock|counter[1]                                               ;
; 10.157 ; 10.373       ; 0.216          ; High Pulse Width ; in_Clock ; Rise       ; debouncer:manual_clock|counter[2]                                               ;
; 10.157 ; 10.373       ; 0.216          ; High Pulse Width ; in_Clock ; Rise       ; debouncer:manual_clock|counter[3]                                               ;
; 10.158 ; 10.374       ; 0.216          ; High Pulse Width ; in_Clock ; Rise       ; debouncer:idler|button_out                                                      ;
; 10.158 ; 10.374       ; 0.216          ; High Pulse Width ; in_Clock ; Rise       ; debouncer:idler|counter[0]                                                      ;
; 10.158 ; 10.374       ; 0.216          ; High Pulse Width ; in_Clock ; Rise       ; debouncer:idler|counter[1]                                                      ;
; 10.158 ; 10.374       ; 0.216          ; High Pulse Width ; in_Clock ; Rise       ; debouncer:idler|counter[2]                                                      ;
; 10.158 ; 10.374       ; 0.216          ; High Pulse Width ; in_Clock ; Rise       ; debouncer:idler|counter[3]                                                      ;
; 10.158 ; 10.374       ; 0.216          ; High Pulse Width ; in_Clock ; Rise       ; debouncer:rst|button_out                                                        ;
; 10.158 ; 10.374       ; 0.216          ; High Pulse Width ; in_Clock ; Rise       ; debouncer:rst|counter[0]                                                        ;
; 10.158 ; 10.374       ; 0.216          ; High Pulse Width ; in_Clock ; Rise       ; debouncer:rst|counter[1]                                                        ;
; 10.158 ; 10.374       ; 0.216          ; High Pulse Width ; in_Clock ; Rise       ; debouncer:rst|counter[2]                                                        ;
; 10.158 ; 10.374       ; 0.216          ; High Pulse Width ; in_Clock ; Rise       ; debouncer:rst|counter[3]                                                        ;
; 10.273 ; 10.273       ; 0.000          ; High Pulse Width ; in_Clock ; Rise       ; manual_clock|button_out|clk                                                     ;
; 10.365 ; 10.365       ; 0.000          ; High Pulse Width ; in_Clock ; Rise       ; in_Clock~inputclkctrl|inclk[0]                                                  ;
; 10.365 ; 10.365       ; 0.000          ; High Pulse Width ; in_Clock ; Rise       ; in_Clock~inputclkctrl|outclk                                                    ;
; 10.374 ; 10.374       ; 0.000          ; High Pulse Width ; in_Clock ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.377 ; 10.377       ; 0.000          ; High Pulse Width ; in_Clock ; Rise       ; clock_mode_button|button_out|clk                                                ;
; 10.377 ; 10.377       ; 0.000          ; High Pulse Width ; in_Clock ; Rise       ; clock_mode_button|counter[0]|clk                                                ;
; 10.377 ; 10.377       ; 0.000          ; High Pulse Width ; in_Clock ; Rise       ; clock_mode_button|counter[1]|clk                                                ;
; 10.377 ; 10.377       ; 0.000          ; High Pulse Width ; in_Clock ; Rise       ; clock_mode_button|counter[2]|clk                                                ;
; 10.377 ; 10.377       ; 0.000          ; High Pulse Width ; in_Clock ; Rise       ; clock_mode_button|counter[3]|clk                                                ;
; 10.378 ; 10.378       ; 0.000          ; High Pulse Width ; in_Clock ; Rise       ; manual_clock|counter[0]|clk                                                     ;
; 10.378 ; 10.378       ; 0.000          ; High Pulse Width ; in_Clock ; Rise       ; manual_clock|counter[1]|clk                                                     ;
; 10.378 ; 10.378       ; 0.000          ; High Pulse Width ; in_Clock ; Rise       ; manual_clock|counter[2]|clk                                                     ;
; 10.378 ; 10.378       ; 0.000          ; High Pulse Width ; in_Clock ; Rise       ; manual_clock|counter[3]|clk                                                     ;
; 10.379 ; 10.379       ; 0.000          ; High Pulse Width ; in_Clock ; Rise       ; idler|button_out|clk                                                            ;
; 10.379 ; 10.379       ; 0.000          ; High Pulse Width ; in_Clock ; Rise       ; idler|counter[0]|clk                                                            ;
; 10.379 ; 10.379       ; 0.000          ; High Pulse Width ; in_Clock ; Rise       ; idler|counter[1]|clk                                                            ;
; 10.379 ; 10.379       ; 0.000          ; High Pulse Width ; in_Clock ; Rise       ; idler|counter[2]|clk                                                            ;
; 10.379 ; 10.379       ; 0.000          ; High Pulse Width ; in_Clock ; Rise       ; idler|counter[3]|clk                                                            ;
; 10.379 ; 10.379       ; 0.000          ; High Pulse Width ; in_Clock ; Rise       ; in_Clock~input|o                                                                ;
; 10.379 ; 10.379       ; 0.000          ; High Pulse Width ; in_Clock ; Rise       ; rst|button_out|clk                                                              ;
; 10.379 ; 10.379       ; 0.000          ; High Pulse Width ; in_Clock ; Rise       ; rst|counter[0]|clk                                                              ;
; 10.379 ; 10.379       ; 0.000          ; High Pulse Width ; in_Clock ; Rise       ; rst|counter[1]|clk                                                              ;
; 10.379 ; 10.379       ; 0.000          ; High Pulse Width ; in_Clock ; Rise       ; rst|counter[2]|clk                                                              ;
; 10.379 ; 10.379       ; 0.000          ; High Pulse Width ; in_Clock ; Rise       ; rst|counter[3]|clk                                                              ;
; 10.421 ; 10.421       ; 0.000          ; High Pulse Width ; in_Clock ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.421 ; 10.421       ; 0.000          ; High Pulse Width ; in_Clock ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.421 ; 10.421       ; 0.000          ; High Pulse Width ; in_Clock ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; in_Clock ; Rise       ; in_Clock                                                                        ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; in_Clock ; Rise       ; debouncer:clock_mode_button|button_out                                          ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; in_Clock ; Rise       ; debouncer:clock_mode_button|counter[0]                                          ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; in_Clock ; Rise       ; debouncer:clock_mode_button|counter[1]                                          ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                          ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                 ; Clock Edge ; Target                                                                                                                    ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------+
; 19.562 ; 19.778       ; 0.216          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[1]             ;
; 19.570 ; 19.800       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a10~porta_address_reg0 ;
; 19.570 ; 19.800       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a10~porta_datain_reg0  ;
; 19.570 ; 19.800       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a10~porta_we_reg       ;
; 19.571 ; 19.801       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a10                    ;
; 19.571 ; 19.801       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a58~porta_address_reg0 ;
; 19.571 ; 19.801       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a58~porta_datain_reg0  ;
; 19.571 ; 19.801       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a58~porta_we_reg       ;
; 19.572 ; 19.802       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a58                    ;
; 19.574 ; 19.804       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a44~porta_address_reg0 ;
; 19.574 ; 19.804       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a44~porta_datain_reg0  ;
; 19.574 ; 19.804       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a44~porta_we_reg       ;
; 19.575 ; 19.805       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a44                    ;
; 19.577 ; 19.807       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a52~porta_address_reg0 ;
; 19.577 ; 19.807       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a52~porta_datain_reg0  ;
; 19.577 ; 19.807       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a52~porta_we_reg       ;
; 19.577 ; 19.807       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a17~porta_address_reg0 ;
; 19.577 ; 19.807       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a17~porta_datain_reg0  ;
; 19.577 ; 19.807       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a17~porta_we_reg       ;
; 19.578 ; 19.808       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a52                    ;
; 19.578 ; 19.808       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a12~porta_address_reg0 ;
; 19.578 ; 19.808       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a12~porta_datain_reg0  ;
; 19.578 ; 19.808       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a12~porta_we_reg       ;
; 19.578 ; 19.808       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a17                    ;
; 19.579 ; 19.809       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a17~porta_address_reg0 ;
; 19.579 ; 19.809       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a17~porta_datain_reg0  ;
; 19.579 ; 19.809       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a17~porta_we_reg       ;
; 19.579 ; 19.809       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a23~porta_address_reg0 ;
; 19.579 ; 19.809       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a23~porta_datain_reg0  ;
; 19.579 ; 19.809       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a23~porta_we_reg       ;
; 19.579 ; 19.809       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a49~porta_address_reg0 ;
; 19.579 ; 19.809       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a49~porta_datain_reg0  ;
; 19.579 ; 19.809       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a49~porta_we_reg       ;
; 19.579 ; 19.809       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a60~porta_address_reg0 ;
; 19.579 ; 19.809       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a60~porta_datain_reg0  ;
; 19.579 ; 19.809       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a60~porta_we_reg       ;
; 19.579 ; 19.809       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a34~porta_address_reg0 ;
; 19.579 ; 19.809       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a34~porta_datain_reg0  ;
; 19.579 ; 19.809       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a34~porta_we_reg       ;
; 19.579 ; 19.809       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a12                    ;
; 19.579 ; 19.809       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a29~porta_address_reg0 ;
; 19.579 ; 19.809       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a29~porta_datain_reg0  ;
; 19.579 ; 19.809       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a29~porta_we_reg       ;
; 19.579 ; 19.809       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a49~porta_address_reg0 ;
; 19.579 ; 19.809       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a49~porta_datain_reg0  ;
; 19.579 ; 19.809       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a49~porta_we_reg       ;
; 19.579 ; 19.809       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a5~porta_address_reg0  ;
; 19.579 ; 19.809       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a5~porta_datain_reg0   ;
; 19.579 ; 19.809       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a5~porta_we_reg        ;
; 19.580 ; 19.810       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a17                    ;
; 19.580 ; 19.810       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a23                    ;
; 19.580 ; 19.810       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a37~porta_address_reg0 ;
; 19.580 ; 19.810       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a37~porta_datain_reg0  ;
; 19.580 ; 19.810       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a37~porta_we_reg       ;
; 19.580 ; 19.810       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a49                    ;
; 19.580 ; 19.810       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a60                    ;
; 19.580 ; 19.810       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a34                    ;
; 19.580 ; 19.810       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a10~porta_address_reg0 ;
; 19.580 ; 19.810       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a10~porta_datain_reg0  ;
; 19.580 ; 19.810       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a10~porta_we_reg       ;
; 19.580 ; 19.810       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a29                    ;
; 19.580 ; 19.810       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a34~porta_address_reg0 ;
; 19.580 ; 19.810       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a34~porta_datain_reg0  ;
; 19.580 ; 19.810       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a34~porta_we_reg       ;
; 19.580 ; 19.810       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a49                    ;
; 19.580 ; 19.810       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a5                     ;
; 19.581 ; 19.811       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a37                    ;
; 19.581 ; 19.811       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a41~porta_address_reg0 ;
; 19.581 ; 19.811       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a41~porta_datain_reg0  ;
; 19.581 ; 19.811       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a41~porta_we_reg       ;
; 19.581 ; 19.811       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a45~porta_address_reg0 ;
; 19.581 ; 19.811       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a45~porta_datain_reg0  ;
; 19.581 ; 19.811       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a45~porta_we_reg       ;
; 19.581 ; 19.811       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a17~porta_address_reg0 ;
; 19.581 ; 19.811       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a17~porta_datain_reg0  ;
; 19.581 ; 19.811       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a17~porta_we_reg       ;
; 19.581 ; 19.811       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a18~porta_address_reg0 ;
; 19.581 ; 19.811       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a18~porta_datain_reg0  ;
; 19.581 ; 19.811       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a18~porta_we_reg       ;
; 19.581 ; 19.811       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a21~porta_address_reg0 ;
; 19.581 ; 19.811       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a21~porta_datain_reg0  ;
; 19.581 ; 19.811       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a21~porta_we_reg       ;
; 19.581 ; 19.811       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a10                    ;
; 19.581 ; 19.811       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a34                    ;
; 19.581 ; 19.811       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a10~porta_address_reg0 ;
; 19.581 ; 19.811       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a10~porta_datain_reg0  ;
; 19.581 ; 19.811       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a10~porta_we_reg       ;
; 19.582 ; 19.812       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a34~porta_address_reg0 ;
; 19.582 ; 19.812       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a34~porta_datain_reg0  ;
; 19.582 ; 19.812       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a34~porta_we_reg       ;
; 19.582 ; 19.812       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a41                    ;
; 19.582 ; 19.812       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a45                    ;
; 19.582 ; 19.812       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a17                    ;
; 19.582 ; 19.812       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a18                    ;
; 19.582 ; 19.812       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a19~porta_address_reg0 ;
; 19.582 ; 19.812       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a19~porta_datain_reg0  ;
; 19.582 ; 19.812       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a19~porta_we_reg       ;
; 19.582 ; 19.812       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a21                    ;
; 19.582 ; 19.812       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a10                    ;
; 19.583 ; 19.813       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a34                    ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                          ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                 ; Clock Edge ; Target                                                                                                                    ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------+
; 49.577 ; 49.793       ; 0.216          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[1]             ;
; 49.581 ; 49.811       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a10                    ;
; 49.582 ; 49.812       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a58                    ;
; 49.583 ; 49.813       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a10~porta_address_reg0 ;
; 49.583 ; 49.813       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a10~porta_datain_reg0  ;
; 49.583 ; 49.813       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a10~porta_we_reg       ;
; 49.584 ; 49.814       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a58~porta_address_reg0 ;
; 49.584 ; 49.814       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a58~porta_datain_reg0  ;
; 49.584 ; 49.814       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a58~porta_we_reg       ;
; 49.586 ; 49.816       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a44                    ;
; 49.588 ; 49.818       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a44~porta_address_reg0 ;
; 49.588 ; 49.818       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a44~porta_datain_reg0  ;
; 49.588 ; 49.818       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a44~porta_we_reg       ;
; 49.588 ; 49.818       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a52                    ;
; 49.589 ; 49.819       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a12                    ;
; 49.589 ; 49.819       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a17                    ;
; 49.590 ; 49.820       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a23                    ;
; 49.590 ; 49.820       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a49                    ;
; 49.590 ; 49.820       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a52~porta_address_reg0 ;
; 49.590 ; 49.820       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a52~porta_datain_reg0  ;
; 49.590 ; 49.820       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a52~porta_we_reg       ;
; 49.590 ; 49.820       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a60                    ;
; 49.590 ; 49.820       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a34                    ;
; 49.590 ; 49.820       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a29                    ;
; 49.590 ; 49.820       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a49                    ;
; 49.590 ; 49.820       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a5                     ;
; 49.591 ; 49.821       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a17                    ;
; 49.591 ; 49.821       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a37                    ;
; 49.591 ; 49.821       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a10                    ;
; 49.591 ; 49.821       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a12~porta_address_reg0 ;
; 49.591 ; 49.821       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a12~porta_datain_reg0  ;
; 49.591 ; 49.821       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a12~porta_we_reg       ;
; 49.591 ; 49.821       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a17~porta_address_reg0 ;
; 49.591 ; 49.821       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a17~porta_datain_reg0  ;
; 49.591 ; 49.821       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a17~porta_we_reg       ;
; 49.591 ; 49.821       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a34                    ;
; 49.592 ; 49.822       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a23~porta_address_reg0 ;
; 49.592 ; 49.822       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a23~porta_datain_reg0  ;
; 49.592 ; 49.822       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a23~porta_we_reg       ;
; 49.592 ; 49.822       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a41                    ;
; 49.592 ; 49.822       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a45                    ;
; 49.592 ; 49.822       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a49~porta_address_reg0 ;
; 49.592 ; 49.822       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a49~porta_datain_reg0  ;
; 49.592 ; 49.822       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a49~porta_we_reg       ;
; 49.592 ; 49.822       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a60~porta_address_reg0 ;
; 49.592 ; 49.822       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a60~porta_datain_reg0  ;
; 49.592 ; 49.822       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a60~porta_we_reg       ;
; 49.592 ; 49.822       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a17                    ;
; 49.592 ; 49.822       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a21                    ;
; 49.592 ; 49.822       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a34~porta_address_reg0 ;
; 49.592 ; 49.822       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a34~porta_datain_reg0  ;
; 49.592 ; 49.822       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a34~porta_we_reg       ;
; 49.592 ; 49.822       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a29~porta_address_reg0 ;
; 49.592 ; 49.822       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a29~porta_datain_reg0  ;
; 49.592 ; 49.822       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a29~porta_we_reg       ;
; 49.592 ; 49.822       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a49~porta_address_reg0 ;
; 49.592 ; 49.822       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a49~porta_datain_reg0  ;
; 49.592 ; 49.822       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a49~porta_we_reg       ;
; 49.592 ; 49.822       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a5~porta_address_reg0  ;
; 49.592 ; 49.822       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a5~porta_datain_reg0   ;
; 49.592 ; 49.822       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a5~porta_we_reg        ;
; 49.593 ; 49.823       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a17~porta_address_reg0 ;
; 49.593 ; 49.823       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a17~porta_datain_reg0  ;
; 49.593 ; 49.823       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a17~porta_we_reg       ;
; 49.593 ; 49.823       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a34                    ;
; 49.593 ; 49.823       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a37~porta_address_reg0 ;
; 49.593 ; 49.823       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a37~porta_datain_reg0  ;
; 49.593 ; 49.823       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a37~porta_we_reg       ;
; 49.593 ; 49.823       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a18                    ;
; 49.593 ; 49.823       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a19                    ;
; 49.593 ; 49.823       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a28                    ;
; 49.593 ; 49.823       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a10~porta_address_reg0 ;
; 49.593 ; 49.823       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a10~porta_datain_reg0  ;
; 49.593 ; 49.823       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a10~porta_we_reg       ;
; 49.593 ; 49.823       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a34~porta_address_reg0 ;
; 49.593 ; 49.823       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a34~porta_datain_reg0  ;
; 49.593 ; 49.823       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a34~porta_we_reg       ;
; 49.593 ; 49.823       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a10                    ;
; 49.594 ; 49.824       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a41~porta_address_reg0 ;
; 49.594 ; 49.824       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a41~porta_datain_reg0  ;
; 49.594 ; 49.824       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a41~porta_we_reg       ;
; 49.594 ; 49.824       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a45~porta_address_reg0 ;
; 49.594 ; 49.824       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a45~porta_datain_reg0  ;
; 49.594 ; 49.824       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a45~porta_we_reg       ;
; 49.594 ; 49.824       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a17~porta_address_reg0 ;
; 49.594 ; 49.824       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a17~porta_datain_reg0  ;
; 49.594 ; 49.824       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a17~porta_we_reg       ;
; 49.594 ; 49.824       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a21~porta_address_reg0 ;
; 49.594 ; 49.824       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a21~porta_datain_reg0  ;
; 49.594 ; 49.824       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a21~porta_we_reg       ;
; 49.594 ; 49.824       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a1                     ;
; 49.594 ; 49.824       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a23                    ;
; 49.594 ; 49.824       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a62                    ;
; 49.595 ; 49.825       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a34~porta_address_reg0 ;
; 49.595 ; 49.825       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a34~porta_datain_reg0  ;
; 49.595 ; 49.825       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a34~porta_we_reg       ;
; 49.595 ; 49.825       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a18~porta_address_reg0 ;
; 49.595 ; 49.825       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a18~porta_datain_reg0  ;
; 49.595 ; 49.825       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a18~porta_we_reg       ;
; 49.595 ; 49.825       ; 0.230          ; High Pulse Width ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a19~porta_address_reg0 ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                          ;
+------------------------+-----------------------+--------+-------+------------+-----------------------------------------------------------------------+
; Data Port              ; Clock Port            ; Rise   ; Fall  ; Clock Edge ; Clock Reference                                                       ;
+------------------------+-----------------------+--------+-------+------------+-----------------------------------------------------------------------+
; rx_serial              ; in_Clock              ; -0.284 ; 0.265 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
; user_addr_control[*]   ; in_Clock              ; 5.197  ; 5.933 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  user_addr_control[16] ; in_Clock              ; 2.904  ; 3.821 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  user_addr_control[17] ; in_Clock              ; 5.197  ; 5.933 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
; user_addr_control[*]   ; in_Clock              ; 4.169  ; 4.905 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  user_addr_control[0]  ; in_Clock              ; 3.483  ; 4.244 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  user_addr_control[1]  ; in_Clock              ; 3.369  ; 4.119 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  user_addr_control[2]  ; in_Clock              ; 3.622  ; 4.445 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  user_addr_control[3]  ; in_Clock              ; 3.254  ; 3.987 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  user_addr_control[4]  ; in_Clock              ; 3.567  ; 4.350 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  user_addr_control[5]  ; in_Clock              ; 3.280  ; 4.011 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  user_addr_control[6]  ; in_Clock              ; 3.193  ; 3.936 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  user_addr_control[7]  ; in_Clock              ; 3.169  ; 3.893 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  user_addr_control[8]  ; in_Clock              ; 3.774  ; 4.593 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  user_addr_control[9]  ; in_Clock              ; 3.916  ; 4.713 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  user_addr_control[10] ; in_Clock              ; 3.660  ; 4.493 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  user_addr_control[11] ; in_Clock              ; 3.266  ; 4.057 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  user_addr_control[12] ; in_Clock              ; 3.206  ; 3.949 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  user_addr_control[13] ; in_Clock              ; 3.796  ; 4.541 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  user_addr_control[14] ; in_Clock              ; 3.935  ; 4.695 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  user_addr_control[15] ; in_Clock              ; 4.025  ; 4.814 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  user_addr_control[16] ; in_Clock              ; 2.208  ; 2.850 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  user_addr_control[17] ; in_Clock              ; 4.169  ; 4.905 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
; rx_serial              ; in_Clock              ; -0.422 ; 0.127 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
; user_addr_control[*]   ; in_Clock              ; 5.059  ; 5.795 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  user_addr_control[16] ; in_Clock              ; 2.766  ; 3.683 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  user_addr_control[17] ; in_Clock              ; 5.059  ; 5.795 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
; user_addr_control[*]   ; in_Clock              ; 4.041  ; 4.777 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  user_addr_control[0]  ; in_Clock              ; 3.355  ; 4.116 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  user_addr_control[1]  ; in_Clock              ; 3.241  ; 3.991 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  user_addr_control[2]  ; in_Clock              ; 3.494  ; 4.317 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  user_addr_control[3]  ; in_Clock              ; 3.126  ; 3.859 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  user_addr_control[4]  ; in_Clock              ; 3.439  ; 4.222 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  user_addr_control[5]  ; in_Clock              ; 3.152  ; 3.883 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  user_addr_control[6]  ; in_Clock              ; 3.065  ; 3.808 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  user_addr_control[7]  ; in_Clock              ; 3.041  ; 3.765 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  user_addr_control[8]  ; in_Clock              ; 3.646  ; 4.465 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  user_addr_control[9]  ; in_Clock              ; 3.788  ; 4.585 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  user_addr_control[10] ; in_Clock              ; 3.532  ; 4.365 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  user_addr_control[11] ; in_Clock              ; 3.138  ; 3.929 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  user_addr_control[12] ; in_Clock              ; 3.078  ; 3.821 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  user_addr_control[13] ; in_Clock              ; 3.668  ; 4.413 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  user_addr_control[14] ; in_Clock              ; 3.807  ; 4.567 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  user_addr_control[15] ; in_Clock              ; 3.897  ; 4.686 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  user_addr_control[16] ; in_Clock              ; 2.080  ; 2.722 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  user_addr_control[17] ; in_Clock              ; 4.041  ; 4.777 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
; clk_mode               ; in_Clock              ; 2.526  ; 3.128 ; Rise       ; in_Clock                                                              ;
; idle_button            ; in_Clock              ; 0.936  ; 1.555 ; Rise       ; in_Clock                                                              ;
; manual_clk             ; in_Clock              ; 1.608  ; 2.323 ; Rise       ; in_Clock                                                              ;
; reset_processor        ; in_Clock              ; 0.912  ; 1.544 ; Rise       ; in_Clock                                                              ;
; user_addr_control[*]   ; user_addr_control[16] ; 6.836  ; 7.572 ; Rise       ; user_addr_control[16]                                                 ;
;  user_addr_control[16] ; user_addr_control[16] ; 4.690  ; 5.373 ; Rise       ; user_addr_control[16]                                                 ;
;  user_addr_control[17] ; user_addr_control[16] ; 6.836  ; 7.572 ; Rise       ; user_addr_control[16]                                                 ;
; user_addr_control[*]   ; user_addr_control[16] ; 6.296  ; 7.032 ; Fall       ; user_addr_control[16]                                                 ;
;  user_addr_control[16] ; user_addr_control[16] ; 4.150  ; 4.833 ; Fall       ; user_addr_control[16]                                                 ;
;  user_addr_control[17] ; user_addr_control[16] ; 6.296  ; 7.032 ; Fall       ; user_addr_control[16]                                                 ;
+------------------------+-----------------------+--------+-------+------------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                            ;
+------------------------+-----------------------+--------+--------+------------+-----------------------------------------------------------------------+
; Data Port              ; Clock Port            ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                       ;
+------------------------+-----------------------+--------+--------+------------+-----------------------------------------------------------------------+
; rx_serial              ; in_Clock              ; 0.818  ; 0.269  ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
; user_addr_control[*]   ; in_Clock              ; -0.399 ; -1.036 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  user_addr_control[16] ; in_Clock              ; -0.399 ; -1.036 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  user_addr_control[17] ; in_Clock              ; -2.154 ; -2.853 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
; user_addr_control[*]   ; in_Clock              ; -0.606 ; -1.023 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  user_addr_control[0]  ; in_Clock              ; -1.050 ; -1.893 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  user_addr_control[1]  ; in_Clock              ; -1.155 ; -1.977 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  user_addr_control[2]  ; in_Clock              ; -1.261 ; -2.166 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  user_addr_control[3]  ; in_Clock              ; -0.974 ; -1.674 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  user_addr_control[4]  ; in_Clock              ; -1.123 ; -2.022 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  user_addr_control[5]  ; in_Clock              ; -0.869 ; -1.582 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  user_addr_control[6]  ; in_Clock              ; -0.812 ; -1.643 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  user_addr_control[7]  ; in_Clock              ; -0.827 ; -1.546 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  user_addr_control[8]  ; in_Clock              ; -1.516 ; -2.297 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  user_addr_control[9]  ; in_Clock              ; -1.605 ; -2.433 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  user_addr_control[10] ; in_Clock              ; -1.472 ; -2.264 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  user_addr_control[11] ; in_Clock              ; -1.099 ; -1.857 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  user_addr_control[12] ; in_Clock              ; -1.142 ; -1.878 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  user_addr_control[13] ; in_Clock              ; -0.635 ; -1.364 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  user_addr_control[14] ; in_Clock              ; -0.688 ; -1.435 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  user_addr_control[15] ; in_Clock              ; -0.792 ; -1.574 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  user_addr_control[16] ; in_Clock              ; -0.606 ; -1.023 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  user_addr_control[17] ; in_Clock              ; -2.029 ; -2.728 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
; rx_serial              ; in_Clock              ; 1.012  ; 0.463  ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
; user_addr_control[*]   ; in_Clock              ; -0.205 ; -0.842 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  user_addr_control[16] ; in_Clock              ; -0.205 ; -0.842 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  user_addr_control[17] ; in_Clock              ; -1.960 ; -2.659 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
; user_addr_control[*]   ; in_Clock              ; -0.427 ; -0.844 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  user_addr_control[0]  ; in_Clock              ; -0.871 ; -1.714 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  user_addr_control[1]  ; in_Clock              ; -0.976 ; -1.798 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  user_addr_control[2]  ; in_Clock              ; -1.082 ; -1.987 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  user_addr_control[3]  ; in_Clock              ; -0.795 ; -1.495 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  user_addr_control[4]  ; in_Clock              ; -0.944 ; -1.843 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  user_addr_control[5]  ; in_Clock              ; -0.690 ; -1.403 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  user_addr_control[6]  ; in_Clock              ; -0.633 ; -1.464 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  user_addr_control[7]  ; in_Clock              ; -0.648 ; -1.367 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  user_addr_control[8]  ; in_Clock              ; -1.337 ; -2.118 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  user_addr_control[9]  ; in_Clock              ; -1.426 ; -2.254 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  user_addr_control[10] ; in_Clock              ; -1.293 ; -2.085 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  user_addr_control[11] ; in_Clock              ; -0.920 ; -1.678 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  user_addr_control[12] ; in_Clock              ; -0.963 ; -1.699 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  user_addr_control[13] ; in_Clock              ; -0.456 ; -1.185 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  user_addr_control[14] ; in_Clock              ; -0.509 ; -1.256 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  user_addr_control[15] ; in_Clock              ; -0.613 ; -1.395 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  user_addr_control[16] ; in_Clock              ; -0.427 ; -0.844 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  user_addr_control[17] ; in_Clock              ; -1.850 ; -2.549 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
; clk_mode               ; in_Clock              ; -1.190 ; -1.919 ; Rise       ; in_Clock                                                              ;
; idle_button            ; in_Clock              ; -0.549 ; -1.157 ; Rise       ; in_Clock                                                              ;
; manual_clk             ; in_Clock              ; -1.040 ; -1.744 ; Rise       ; in_Clock                                                              ;
; reset_processor        ; in_Clock              ; -0.666 ; -1.295 ; Rise       ; in_Clock                                                              ;
; user_addr_control[*]   ; user_addr_control[16] ; -0.545 ; -1.281 ; Rise       ; user_addr_control[16]                                                 ;
;  user_addr_control[16] ; user_addr_control[16] ; -0.545 ; -1.281 ; Rise       ; user_addr_control[16]                                                 ;
;  user_addr_control[17] ; user_addr_control[16] ; -1.369 ; -2.068 ; Rise       ; user_addr_control[16]                                                 ;
; user_addr_control[*]   ; user_addr_control[16] ; 0.256  ; -0.480 ; Fall       ; user_addr_control[16]                                                 ;
;  user_addr_control[16] ; user_addr_control[16] ; 0.256  ; -0.480 ; Fall       ; user_addr_control[16]                                                 ;
;  user_addr_control[17] ; user_addr_control[16] ; -0.568 ; -1.267 ; Fall       ; user_addr_control[16]                                                 ;
+------------------------+-----------------------+--------+--------+------------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                   ;
+------------------+-----------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------+
; Data Port        ; Clock Port                                    ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                       ;
+------------------+-----------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------+
; hex1[*]          ; in_Clock                                      ; 10.256 ; 10.499 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex1[0]         ; in_Clock                                      ; 9.683  ; 9.944  ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex1[1]         ; in_Clock                                      ; 9.294  ; 9.479  ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex1[2]         ; in_Clock                                      ; 9.424  ; 9.643  ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex1[3]         ; in_Clock                                      ; 8.767  ; 8.932  ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex1[4]         ; in_Clock                                      ; 9.671  ; 9.851  ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex1[5]         ; in_Clock                                      ; 10.256 ; 10.499 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex1[6]         ; in_Clock                                      ; 10.035 ; 9.796  ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
; hex2[*]          ; in_Clock                                      ; 10.460 ; 10.808 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex2[0]         ; in_Clock                                      ; 9.939  ; 9.612  ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex2[2]         ; in_Clock                                      ; 9.432  ; 9.734  ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex2[3]         ; in_Clock                                      ; 9.761  ; 9.453  ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex2[4]         ; in_Clock                                      ; 9.198  ; 8.961  ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex2[5]         ; in_Clock                                      ; 10.460 ; 10.808 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex2[6]         ; in_Clock                                      ; 9.400  ; 9.146  ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
; retrieve_done    ; in_Clock                                      ; 5.975  ; 6.219  ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
; test_wire[*]     ; in_Clock                                      ; 6.785  ; 7.106  ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  test_wire[0]    ; in_Clock                                      ; 6.280  ; 6.604  ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  test_wire[1]    ; in_Clock                                      ; 6.616  ; 6.924  ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  test_wire[2]    ; in_Clock                                      ; 6.680  ; 6.944  ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  test_wire[3]    ; in_Clock                                      ; 5.828  ; 6.055  ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  test_wire[4]    ; in_Clock                                      ; 6.785  ; 7.106  ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  test_wire[5]    ; in_Clock                                      ; 5.835  ; 6.020  ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  test_wire[6]    ; in_Clock                                      ; 6.679  ; 7.042  ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
; tx_active        ; in_Clock                                      ; 6.380  ; 6.680  ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
; tx_serial        ; in_Clock                                      ; 7.065  ; 7.408  ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
; write_done       ; in_Clock                                      ; 6.522  ; 6.783  ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
; hex1[*]          ; in_Clock                                      ; 11.773 ; 12.016 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex1[0]         ; in_Clock                                      ; 11.200 ; 11.461 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex1[1]         ; in_Clock                                      ; 10.811 ; 10.996 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex1[2]         ; in_Clock                                      ; 10.941 ; 11.160 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex1[3]         ; in_Clock                                      ; 10.284 ; 10.449 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex1[4]         ; in_Clock                                      ; 11.188 ; 11.368 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex1[5]         ; in_Clock                                      ; 11.773 ; 12.016 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex1[6]         ; in_Clock                                      ; 11.552 ; 11.313 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
; hex2[*]          ; in_Clock                                      ; 11.977 ; 12.325 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex2[0]         ; in_Clock                                      ; 11.456 ; 11.129 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex2[2]         ; in_Clock                                      ; 10.949 ; 11.251 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex2[3]         ; in_Clock                                      ; 11.278 ; 10.970 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex2[4]         ; in_Clock                                      ; 10.715 ; 10.478 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex2[5]         ; in_Clock                                      ; 11.977 ; 12.325 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex2[6]         ; in_Clock                                      ; 10.917 ; 10.663 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
; hex5[*]          ; in_Clock                                      ; 8.710  ; 8.832  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex5[0]         ; in_Clock                                      ; 7.970  ; 8.264  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex5[1]         ; in_Clock                                      ; 8.710  ; 8.832  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex5[2]         ; in_Clock                                      ; 7.842  ; 7.973  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex5[3]         ; in_Clock                                      ; 7.708  ; 7.707  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex5[4]         ; in_Clock                                      ; 7.674  ; 7.665  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex5[5]         ; in_Clock                                      ; 7.733  ; 7.855  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex5[6]         ; in_Clock                                      ; 7.647  ; 7.583  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
; hex6[*]          ; in_Clock                                      ; 6.700  ; 6.395  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex6[0]         ; in_Clock                                      ; 5.262  ; 5.081  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex6[3]         ; in_Clock                                      ; 5.262  ; 5.081  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex6[4]         ; in_Clock                                      ; 5.712  ; 5.462  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex6[5]         ; in_Clock                                      ; 6.700  ; 6.395  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
; hex7[*]          ; in_Clock                                      ; 7.470  ; 7.755  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex7[0]         ; in_Clock                                      ; 7.214  ; 7.110  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex7[2]         ; in_Clock                                      ; 7.399  ; 7.755  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex7[3]         ; in_Clock                                      ; 7.070  ; 6.920  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex7[4]         ; in_Clock                                      ; 6.040  ; 5.866  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex7[5]         ; in_Clock                                      ; 7.470  ; 7.248  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex7[6]         ; in_Clock                                      ; 6.218  ; 6.001  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
; iram_output[*]   ; in_Clock                                      ; 7.378  ; 7.663  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  iram_output[0]  ; in_Clock                                      ; 6.900  ; 7.162  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  iram_output[1]  ; in_Clock                                      ; 6.806  ; 7.061  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  iram_output[2]  ; in_Clock                                      ; 6.815  ; 7.063  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  iram_output[3]  ; in_Clock                                      ; 6.884  ; 7.143  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  iram_output[4]  ; in_Clock                                      ; 6.721  ; 6.957  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  iram_output[5]  ; in_Clock                                      ; 7.378  ; 7.663  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  iram_output[6]  ; in_Clock                                      ; 6.805  ; 7.066  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  iram_output[7]  ; in_Clock                                      ; 6.248  ; 6.462  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
; processor_status ; in_Clock                                      ; 6.645  ; 6.964  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
; hex1[*]          ; in_Clock                                      ; 10.450 ; 10.693 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex1[0]         ; in_Clock                                      ; 9.877  ; 10.138 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex1[1]         ; in_Clock                                      ; 9.488  ; 9.673  ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex1[2]         ; in_Clock                                      ; 9.618  ; 9.837  ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex1[3]         ; in_Clock                                      ; 8.961  ; 9.126  ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex1[4]         ; in_Clock                                      ; 9.865  ; 10.045 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex1[5]         ; in_Clock                                      ; 10.450 ; 10.693 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex1[6]         ; in_Clock                                      ; 10.229 ; 9.990  ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
; hex2[*]          ; in_Clock                                      ; 10.654 ; 11.002 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex2[0]         ; in_Clock                                      ; 10.133 ; 9.806  ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex2[2]         ; in_Clock                                      ; 9.626  ; 9.928  ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex2[3]         ; in_Clock                                      ; 9.955  ; 9.647  ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex2[4]         ; in_Clock                                      ; 9.392  ; 9.155  ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex2[5]         ; in_Clock                                      ; 10.654 ; 11.002 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex2[6]         ; in_Clock                                      ; 9.594  ; 9.340  ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
; retrieve_done    ; in_Clock                                      ; 6.169  ; 6.413  ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
; test_wire[*]     ; in_Clock                                      ; 6.979  ; 7.300  ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  test_wire[0]    ; in_Clock                                      ; 6.474  ; 6.798  ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  test_wire[1]    ; in_Clock                                      ; 6.810  ; 7.118  ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  test_wire[2]    ; in_Clock                                      ; 6.874  ; 7.138  ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  test_wire[3]    ; in_Clock                                      ; 6.022  ; 6.249  ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  test_wire[4]    ; in_Clock                                      ; 6.979  ; 7.300  ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  test_wire[5]    ; in_Clock                                      ; 6.029  ; 6.214  ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  test_wire[6]    ; in_Clock                                      ; 6.873  ; 7.236  ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
; tx_active        ; in_Clock                                      ; 6.574  ; 6.874  ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
; tx_serial        ; in_Clock                                      ; 7.259  ; 7.602  ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
; write_done       ; in_Clock                                      ; 6.716  ; 6.977  ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
; hex1[*]          ; in_Clock                                      ; 11.952 ; 12.195 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex1[0]         ; in_Clock                                      ; 11.379 ; 11.640 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex1[1]         ; in_Clock                                      ; 10.990 ; 11.175 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex1[2]         ; in_Clock                                      ; 11.120 ; 11.339 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex1[3]         ; in_Clock                                      ; 10.463 ; 10.628 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex1[4]         ; in_Clock                                      ; 11.367 ; 11.547 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex1[5]         ; in_Clock                                      ; 11.952 ; 12.195 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex1[6]         ; in_Clock                                      ; 11.731 ; 11.492 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
; hex2[*]          ; in_Clock                                      ; 12.156 ; 12.504 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex2[0]         ; in_Clock                                      ; 11.635 ; 11.308 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex2[2]         ; in_Clock                                      ; 11.128 ; 11.430 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex2[3]         ; in_Clock                                      ; 11.457 ; 11.149 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex2[4]         ; in_Clock                                      ; 10.894 ; 10.657 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex2[5]         ; in_Clock                                      ; 12.156 ; 12.504 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex2[6]         ; in_Clock                                      ; 11.096 ; 10.842 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
; hex5[*]          ; in_Clock                                      ; 8.889  ; 9.011  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex5[0]         ; in_Clock                                      ; 8.149  ; 8.443  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex5[1]         ; in_Clock                                      ; 8.889  ; 9.011  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex5[2]         ; in_Clock                                      ; 8.021  ; 8.152  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex5[3]         ; in_Clock                                      ; 7.887  ; 7.886  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex5[4]         ; in_Clock                                      ; 7.853  ; 7.844  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex5[5]         ; in_Clock                                      ; 7.912  ; 8.034  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex5[6]         ; in_Clock                                      ; 7.826  ; 7.762  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
; hex6[*]          ; in_Clock                                      ; 6.879  ; 6.574  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex6[0]         ; in_Clock                                      ; 5.441  ; 5.260  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex6[3]         ; in_Clock                                      ; 5.441  ; 5.260  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex6[4]         ; in_Clock                                      ; 5.891  ; 5.641  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex6[5]         ; in_Clock                                      ; 6.879  ; 6.574  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
; hex7[*]          ; in_Clock                                      ; 7.649  ; 7.934  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex7[0]         ; in_Clock                                      ; 7.393  ; 7.289  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex7[2]         ; in_Clock                                      ; 7.578  ; 7.934  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex7[3]         ; in_Clock                                      ; 7.249  ; 7.099  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex7[4]         ; in_Clock                                      ; 6.219  ; 6.045  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex7[5]         ; in_Clock                                      ; 7.649  ; 7.427  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex7[6]         ; in_Clock                                      ; 6.397  ; 6.180  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
; iram_output[*]   ; in_Clock                                      ; 7.557  ; 7.842  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  iram_output[0]  ; in_Clock                                      ; 7.079  ; 7.341  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  iram_output[1]  ; in_Clock                                      ; 6.985  ; 7.240  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  iram_output[2]  ; in_Clock                                      ; 6.994  ; 7.242  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  iram_output[3]  ; in_Clock                                      ; 7.063  ; 7.322  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  iram_output[4]  ; in_Clock                                      ; 6.900  ; 7.136  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  iram_output[5]  ; in_Clock                                      ; 7.557  ; 7.842  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  iram_output[6]  ; in_Clock                                      ; 6.984  ; 7.245  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  iram_output[7]  ; in_Clock                                      ; 6.427  ; 6.641  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
; processor_status ; in_Clock                                      ; 6.824  ; 7.143  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
; hex3[*]          ; debouncer:clock_mode_button|button_out        ; 7.338  ; 7.511  ; Rise       ; debouncer:clock_mode_button|button_out                                ;
;  hex3[0]         ; debouncer:clock_mode_button|button_out        ; 7.338  ; 7.050  ; Rise       ; debouncer:clock_mode_button|button_out                                ;
;  hex3[2]         ; debouncer:clock_mode_button|button_out        ; 6.941  ; 7.511  ; Rise       ; debouncer:clock_mode_button|button_out                                ;
;  hex3[3]         ; debouncer:clock_mode_button|button_out        ; 7.011  ; 6.639  ; Rise       ; debouncer:clock_mode_button|button_out                                ;
;  hex3[4]         ; debouncer:clock_mode_button|button_out        ; 3.502  ; 3.738  ; Rise       ; debouncer:clock_mode_button|button_out                                ;
;  hex3[5]         ; debouncer:clock_mode_button|button_out        ; 5.865  ; 6.359  ; Rise       ; debouncer:clock_mode_button|button_out                                ;
;  hex3[6]         ; debouncer:clock_mode_button|button_out        ; 6.010  ; 5.541  ; Rise       ; debouncer:clock_mode_button|button_out                                ;
; hex5[*]          ; processor:Processor|state_machine:SM|STATE[1] ; 6.549  ; 6.698  ; Rise       ; processor:Processor|state_machine:SM|STATE[1]                         ;
;  hex5[0]         ; processor:Processor|state_machine:SM|STATE[1] ; 5.048  ; 5.351  ; Rise       ; processor:Processor|state_machine:SM|STATE[1]                         ;
;  hex5[1]         ; processor:Processor|state_machine:SM|STATE[1] ; 6.549  ; 6.698  ; Rise       ; processor:Processor|state_machine:SM|STATE[1]                         ;
;  hex5[2]         ; processor:Processor|state_machine:SM|STATE[1] ; 5.488  ; 5.819  ; Rise       ; processor:Processor|state_machine:SM|STATE[1]                         ;
;  hex5[3]         ; processor:Processor|state_machine:SM|STATE[1] ; 5.520  ; 5.572  ; Rise       ; processor:Processor|state_machine:SM|STATE[1]                         ;
;  hex5[4]         ; processor:Processor|state_machine:SM|STATE[1] ; 5.513  ; 5.314  ; Rise       ; processor:Processor|state_machine:SM|STATE[1]                         ;
;  hex5[5]         ; processor:Processor|state_machine:SM|STATE[1] ; 5.705  ; 5.531  ; Rise       ; processor:Processor|state_machine:SM|STATE[1]                         ;
;  hex5[6]         ; processor:Processor|state_machine:SM|STATE[1] ; 5.546  ; 5.256  ; Rise       ; processor:Processor|state_machine:SM|STATE[1]                         ;
; hex4[*]          ; processor:Processor|state_machine:SM|STATE[1] ; 6.233  ; 6.513  ; Fall       ; processor:Processor|state_machine:SM|STATE[1]                         ;
;  hex4[0]         ; processor:Processor|state_machine:SM|STATE[1] ; 5.976  ; 6.212  ; Fall       ; processor:Processor|state_machine:SM|STATE[1]                         ;
;  hex4[1]         ; processor:Processor|state_machine:SM|STATE[1] ; 5.567  ; 5.779  ; Fall       ; processor:Processor|state_machine:SM|STATE[1]                         ;
;  hex4[2]         ; processor:Processor|state_machine:SM|STATE[1] ; 5.566  ; 5.769  ; Fall       ; processor:Processor|state_machine:SM|STATE[1]                         ;
;  hex4[3]         ; processor:Processor|state_machine:SM|STATE[1] ; 6.053  ; 6.270  ; Fall       ; processor:Processor|state_machine:SM|STATE[1]                         ;
;  hex4[4]         ; processor:Processor|state_machine:SM|STATE[1] ; 6.233  ; 6.513  ; Fall       ; processor:Processor|state_machine:SM|STATE[1]                         ;
;  hex4[5]         ; processor:Processor|state_machine:SM|STATE[1] ; 5.539  ; 5.736  ; Fall       ; processor:Processor|state_machine:SM|STATE[1]                         ;
;  hex4[6]         ; processor:Processor|state_machine:SM|STATE[1] ; 5.220  ; 5.379  ; Fall       ; processor:Processor|state_machine:SM|STATE[1]                         ;
; hex5[*]          ; processor:Processor|state_machine:SM|STATE[1] ; 6.737  ; 6.886  ; Fall       ; processor:Processor|state_machine:SM|STATE[1]                         ;
;  hex5[0]         ; processor:Processor|state_machine:SM|STATE[1] ; 5.202  ; 5.498  ; Fall       ; processor:Processor|state_machine:SM|STATE[1]                         ;
;  hex5[1]         ; processor:Processor|state_machine:SM|STATE[1] ; 6.737  ; 6.886  ; Fall       ; processor:Processor|state_machine:SM|STATE[1]                         ;
;  hex5[2]         ; processor:Processor|state_machine:SM|STATE[1] ; 5.680  ; 6.007  ; Fall       ; processor:Processor|state_machine:SM|STATE[1]                         ;
;  hex5[3]         ; processor:Processor|state_machine:SM|STATE[1] ; 5.708  ; 5.760  ; Fall       ; processor:Processor|state_machine:SM|STATE[1]                         ;
;  hex5[4]         ; processor:Processor|state_machine:SM|STATE[1] ; 5.701  ; 5.506  ; Fall       ; processor:Processor|state_machine:SM|STATE[1]                         ;
;  hex5[5]         ; processor:Processor|state_machine:SM|STATE[1] ; 5.893  ; 5.723  ; Fall       ; processor:Processor|state_machine:SM|STATE[1]                         ;
;  hex5[6]         ; processor:Processor|state_machine:SM|STATE[1] ; 5.734  ; 5.448  ; Fall       ; processor:Processor|state_machine:SM|STATE[1]                         ;
; hex0[*]          ; user_addr_control[16]                         ; 11.377 ; 11.735 ; Rise       ; user_addr_control[16]                                                 ;
;  hex0[0]         ; user_addr_control[16]                         ; 9.290  ; 9.502  ; Rise       ; user_addr_control[16]                                                 ;
;  hex0[1]         ; user_addr_control[16]                         ; 10.459 ; 10.721 ; Rise       ; user_addr_control[16]                                                 ;
;  hex0[2]         ; user_addr_control[16]                         ; 9.749  ; 9.962  ; Rise       ; user_addr_control[16]                                                 ;
;  hex0[3]         ; user_addr_control[16]                         ; 9.668  ; 9.884  ; Rise       ; user_addr_control[16]                                                 ;
;  hex0[4]         ; user_addr_control[16]                         ; 10.471 ; 10.785 ; Rise       ; user_addr_control[16]                                                 ;
;  hex0[5]         ; user_addr_control[16]                         ; 11.377 ; 11.735 ; Rise       ; user_addr_control[16]                                                 ;
;  hex0[6]         ; user_addr_control[16]                         ; 10.668 ; 11.033 ; Rise       ; user_addr_control[16]                                                 ;
; hex1[*]          ; user_addr_control[16]                         ; 9.740  ; 9.976  ; Rise       ; user_addr_control[16]                                                 ;
;  hex1[0]         ; user_addr_control[16]                         ; 9.149  ; 9.383  ; Rise       ; user_addr_control[16]                                                 ;
;  hex1[1]         ; user_addr_control[16]                         ; 8.731  ; 8.954  ; Rise       ; user_addr_control[16]                                                 ;
;  hex1[2]         ; user_addr_control[16]                         ; 8.941  ; 9.078  ; Rise       ; user_addr_control[16]                                                 ;
;  hex1[3]         ; user_addr_control[16]                         ; 8.244  ; 8.414  ; Rise       ; user_addr_control[16]                                                 ;
;  hex1[4]         ; user_addr_control[16]                         ; 9.084  ; 9.366  ; Rise       ; user_addr_control[16]                                                 ;
;  hex1[5]         ; user_addr_control[16]                         ; 9.740  ; 9.976  ; Rise       ; user_addr_control[16]                                                 ;
;  hex1[6]         ; user_addr_control[16]                         ; 9.481  ; 9.313  ; Rise       ; user_addr_control[16]                                                 ;
; hex2[*]          ; user_addr_control[16]                         ; 9.977  ; 10.346 ; Rise       ; user_addr_control[16]                                                 ;
;  hex2[0]         ; user_addr_control[16]                         ; 9.477  ; 9.150  ; Rise       ; user_addr_control[16]                                                 ;
;  hex2[2]         ; user_addr_control[16]                         ; 8.970  ; 9.272  ; Rise       ; user_addr_control[16]                                                 ;
;  hex2[3]         ; user_addr_control[16]                         ; 9.299  ; 8.991  ; Rise       ; user_addr_control[16]                                                 ;
;  hex2[4]         ; user_addr_control[16]                         ; 8.715  ; 8.478  ; Rise       ; user_addr_control[16]                                                 ;
;  hex2[5]         ; user_addr_control[16]                         ; 9.977  ; 10.346 ; Rise       ; user_addr_control[16]                                                 ;
;  hex2[6]         ; user_addr_control[16]                         ; 8.938  ; 8.684  ; Rise       ; user_addr_control[16]                                                 ;
; hex0[*]          ; user_addr_control[16]                         ; 12.178 ; 12.536 ; Fall       ; user_addr_control[16]                                                 ;
;  hex0[0]         ; user_addr_control[16]                         ; 10.091 ; 10.303 ; Fall       ; user_addr_control[16]                                                 ;
;  hex0[1]         ; user_addr_control[16]                         ; 11.260 ; 11.522 ; Fall       ; user_addr_control[16]                                                 ;
;  hex0[2]         ; user_addr_control[16]                         ; 10.550 ; 10.763 ; Fall       ; user_addr_control[16]                                                 ;
;  hex0[3]         ; user_addr_control[16]                         ; 10.469 ; 10.685 ; Fall       ; user_addr_control[16]                                                 ;
;  hex0[4]         ; user_addr_control[16]                         ; 11.272 ; 11.586 ; Fall       ; user_addr_control[16]                                                 ;
;  hex0[5]         ; user_addr_control[16]                         ; 12.178 ; 12.536 ; Fall       ; user_addr_control[16]                                                 ;
;  hex0[6]         ; user_addr_control[16]                         ; 11.469 ; 11.834 ; Fall       ; user_addr_control[16]                                                 ;
; hex1[*]          ; user_addr_control[16]                         ; 9.740  ; 9.976  ; Fall       ; user_addr_control[16]                                                 ;
;  hex1[0]         ; user_addr_control[16]                         ; 9.149  ; 9.383  ; Fall       ; user_addr_control[16]                                                 ;
;  hex1[1]         ; user_addr_control[16]                         ; 8.731  ; 8.954  ; Fall       ; user_addr_control[16]                                                 ;
;  hex1[2]         ; user_addr_control[16]                         ; 8.941  ; 9.078  ; Fall       ; user_addr_control[16]                                                 ;
;  hex1[3]         ; user_addr_control[16]                         ; 8.244  ; 8.414  ; Fall       ; user_addr_control[16]                                                 ;
;  hex1[4]         ; user_addr_control[16]                         ; 9.084  ; 9.366  ; Fall       ; user_addr_control[16]                                                 ;
;  hex1[5]         ; user_addr_control[16]                         ; 9.740  ; 9.976  ; Fall       ; user_addr_control[16]                                                 ;
;  hex1[6]         ; user_addr_control[16]                         ; 9.481  ; 9.313  ; Fall       ; user_addr_control[16]                                                 ;
; hex2[*]          ; user_addr_control[16]                         ; 9.977  ; 10.346 ; Fall       ; user_addr_control[16]                                                 ;
;  hex2[0]         ; user_addr_control[16]                         ; 9.477  ; 9.150  ; Fall       ; user_addr_control[16]                                                 ;
;  hex2[2]         ; user_addr_control[16]                         ; 8.970  ; 9.272  ; Fall       ; user_addr_control[16]                                                 ;
;  hex2[3]         ; user_addr_control[16]                         ; 9.299  ; 8.991  ; Fall       ; user_addr_control[16]                                                 ;
;  hex2[4]         ; user_addr_control[16]                         ; 8.715  ; 8.478  ; Fall       ; user_addr_control[16]                                                 ;
;  hex2[5]         ; user_addr_control[16]                         ; 9.977  ; 10.346 ; Fall       ; user_addr_control[16]                                                 ;
;  hex2[6]         ; user_addr_control[16]                         ; 8.938  ; 8.684  ; Fall       ; user_addr_control[16]                                                 ;
+------------------+-----------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                           ;
+------------------+-----------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------+
; Data Port        ; Clock Port                                    ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                       ;
+------------------+-----------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------+
; hex1[*]          ; in_Clock                                      ; 5.306  ; 5.452  ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex1[0]         ; in_Clock                                      ; 6.188  ; 6.451  ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex1[1]         ; in_Clock                                      ; 5.816  ; 5.981  ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex1[2]         ; in_Clock                                      ; 5.990  ; 6.135  ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex1[3]         ; in_Clock                                      ; 5.306  ; 5.452  ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex1[4]         ; in_Clock                                      ; 6.177  ; 6.423  ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex1[5]         ; in_Clock                                      ; 6.805  ; 7.052  ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex1[6]         ; in_Clock                                      ; 6.552  ; 6.356  ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
; hex2[*]          ; in_Clock                                      ; 5.912  ; 5.644  ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex2[0]         ; in_Clock                                      ; 6.436  ; 6.077  ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex2[2]         ; in_Clock                                      ; 5.912  ; 6.249  ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex2[3]         ; in_Clock                                      ; 6.265  ; 5.925  ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex2[4]         ; in_Clock                                      ; 5.959  ; 5.739  ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex2[5]         ; in_Clock                                      ; 6.828  ; 7.092  ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex2[6]         ; in_Clock                                      ; 5.947  ; 5.644  ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
; retrieve_done    ; in_Clock                                      ; 5.490  ; 5.724  ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
; test_wire[*]     ; in_Clock                                      ; 5.351  ; 5.537  ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  test_wire[0]    ; in_Clock                                      ; 5.782  ; 6.093  ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  test_wire[1]    ; in_Clock                                      ; 6.105  ; 6.401  ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  test_wire[2]    ; in_Clock                                      ; 6.169  ; 6.423  ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  test_wire[3]    ; in_Clock                                      ; 5.351  ; 5.569  ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  test_wire[4]    ; in_Clock                                      ; 6.269  ; 6.577  ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  test_wire[5]    ; in_Clock                                      ; 5.358  ; 5.537  ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  test_wire[6]    ; in_Clock                                      ; 6.168  ; 6.516  ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
; tx_active        ; in_Clock                                      ; 5.879  ; 6.166  ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
; tx_serial        ; in_Clock                                      ; 6.573  ; 6.905  ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
; write_done       ; in_Clock                                      ; 6.018  ; 6.268  ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
; hex1[*]          ; in_Clock                                      ; 5.709  ; 5.855  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex1[0]         ; in_Clock                                      ; 6.591  ; 6.854  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex1[1]         ; in_Clock                                      ; 6.219  ; 6.384  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex1[2]         ; in_Clock                                      ; 6.393  ; 6.538  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex1[3]         ; in_Clock                                      ; 5.709  ; 5.855  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex1[4]         ; in_Clock                                      ; 6.580  ; 6.826  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex1[5]         ; in_Clock                                      ; 7.208  ; 7.455  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex1[6]         ; in_Clock                                      ; 6.955  ; 6.759  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
; hex2[*]          ; in_Clock                                      ; 6.315  ; 6.047  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex2[0]         ; in_Clock                                      ; 6.811  ; 6.480  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex2[2]         ; in_Clock                                      ; 6.315  ; 6.624  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex2[3]         ; in_Clock                                      ; 6.640  ; 6.328  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex2[4]         ; in_Clock                                      ; 6.362  ; 6.142  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex2[5]         ; in_Clock                                      ; 7.231  ; 7.495  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex2[6]         ; in_Clock                                      ; 6.322  ; 6.047  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
; hex5[*]          ; in_Clock                                      ; 5.770  ; 5.763  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex5[0]         ; in_Clock                                      ; 5.770  ; 6.156  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex5[1]         ; in_Clock                                      ; 6.865  ; 7.011  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex5[2]         ; in_Clock                                      ; 6.050  ; 6.113  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex5[3]         ; in_Clock                                      ; 5.844  ; 5.880  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex5[4]         ; in_Clock                                      ; 5.835  ; 5.882  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex5[5]         ; in_Clock                                      ; 5.946  ; 5.990  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex5[6]         ; in_Clock                                      ; 5.791  ; 5.763  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
; hex6[*]          ; in_Clock                                      ; 4.802  ; 4.629  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex6[0]         ; in_Clock                                      ; 4.802  ; 4.629  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex6[3]         ; in_Clock                                      ; 4.802  ; 4.629  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex6[4]         ; in_Clock                                      ; 5.234  ; 4.994  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex6[5]         ; in_Clock                                      ; 6.223  ; 5.927  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
; hex7[*]          ; in_Clock                                      ; 5.551  ; 5.384  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex7[0]         ; in_Clock                                      ; 6.258  ; 6.232  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex7[2]         ; in_Clock                                      ; 6.793  ; 7.127  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex7[3]         ; in_Clock                                      ; 6.123  ; 6.052  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex7[4]         ; in_Clock                                      ; 5.551  ; 5.384  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex7[5]         ; in_Clock                                      ; 6.758  ; 6.594  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex7[6]         ; in_Clock                                      ; 5.721  ; 5.512  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
; iram_output[*]   ; in_Clock                                      ; 5.756  ; 5.962  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  iram_output[0]  ; in_Clock                                      ; 6.382  ; 6.634  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  iram_output[1]  ; in_Clock                                      ; 6.293  ; 6.537  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  iram_output[2]  ; in_Clock                                      ; 6.301  ; 6.540  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  iram_output[3]  ; in_Clock                                      ; 6.366  ; 6.616  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  iram_output[4]  ; in_Clock                                      ; 6.211  ; 6.438  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  iram_output[5]  ; in_Clock                                      ; 6.878  ; 7.154  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  iram_output[6]  ; in_Clock                                      ; 6.290  ; 6.541  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  iram_output[7]  ; in_Clock                                      ; 5.756  ; 5.962  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
; processor_status ; in_Clock                                      ; 6.133  ; 6.439  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
; hex1[*]          ; in_Clock                                      ; 5.444  ; 5.590  ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex1[0]         ; in_Clock                                      ; 6.326  ; 6.589  ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex1[1]         ; in_Clock                                      ; 5.954  ; 6.119  ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex1[2]         ; in_Clock                                      ; 6.128  ; 6.273  ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex1[3]         ; in_Clock                                      ; 5.444  ; 5.590  ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex1[4]         ; in_Clock                                      ; 6.315  ; 6.561  ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex1[5]         ; in_Clock                                      ; 6.943  ; 7.190  ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex1[6]         ; in_Clock                                      ; 6.690  ; 6.494  ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
; hex2[*]          ; in_Clock                                      ; 6.050  ; 5.782  ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex2[0]         ; in_Clock                                      ; 6.574  ; 6.215  ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex2[2]         ; in_Clock                                      ; 6.050  ; 6.387  ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex2[3]         ; in_Clock                                      ; 6.403  ; 6.063  ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex2[4]         ; in_Clock                                      ; 6.097  ; 5.877  ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex2[5]         ; in_Clock                                      ; 6.966  ; 7.230  ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex2[6]         ; in_Clock                                      ; 6.085  ; 5.782  ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
; retrieve_done    ; in_Clock                                      ; 5.628  ; 5.862  ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
; test_wire[*]     ; in_Clock                                      ; 5.489  ; 5.675  ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  test_wire[0]    ; in_Clock                                      ; 5.920  ; 6.231  ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  test_wire[1]    ; in_Clock                                      ; 6.243  ; 6.539  ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  test_wire[2]    ; in_Clock                                      ; 6.307  ; 6.561  ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  test_wire[3]    ; in_Clock                                      ; 5.489  ; 5.707  ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  test_wire[4]    ; in_Clock                                      ; 6.407  ; 6.715  ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  test_wire[5]    ; in_Clock                                      ; 5.496  ; 5.675  ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  test_wire[6]    ; in_Clock                                      ; 6.306  ; 6.654  ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
; tx_active        ; in_Clock                                      ; 6.017  ; 6.304  ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
; tx_serial        ; in_Clock                                      ; 6.711  ; 7.043  ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
; write_done       ; in_Clock                                      ; 6.156  ; 6.406  ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
; hex1[*]          ; in_Clock                                      ; 5.837  ; 5.983  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex1[0]         ; in_Clock                                      ; 6.719  ; 6.982  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex1[1]         ; in_Clock                                      ; 6.347  ; 6.512  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex1[2]         ; in_Clock                                      ; 6.521  ; 6.666  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex1[3]         ; in_Clock                                      ; 5.837  ; 5.983  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex1[4]         ; in_Clock                                      ; 6.708  ; 6.954  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex1[5]         ; in_Clock                                      ; 7.336  ; 7.583  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex1[6]         ; in_Clock                                      ; 7.083  ; 6.887  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
; hex2[*]          ; in_Clock                                      ; 6.443  ; 6.175  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex2[0]         ; in_Clock                                      ; 6.939  ; 6.608  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex2[2]         ; in_Clock                                      ; 6.443  ; 6.752  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex2[3]         ; in_Clock                                      ; 6.768  ; 6.456  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex2[4]         ; in_Clock                                      ; 6.490  ; 6.270  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex2[5]         ; in_Clock                                      ; 7.359  ; 7.623  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex2[6]         ; in_Clock                                      ; 6.450  ; 6.175  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
; hex5[*]          ; in_Clock                                      ; 5.898  ; 5.891  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex5[0]         ; in_Clock                                      ; 5.898  ; 6.284  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex5[1]         ; in_Clock                                      ; 6.993  ; 7.139  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex5[2]         ; in_Clock                                      ; 6.178  ; 6.241  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex5[3]         ; in_Clock                                      ; 5.972  ; 6.008  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex5[4]         ; in_Clock                                      ; 5.963  ; 6.010  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex5[5]         ; in_Clock                                      ; 6.074  ; 6.118  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex5[6]         ; in_Clock                                      ; 5.919  ; 5.891  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
; hex6[*]          ; in_Clock                                      ; 4.930  ; 4.757  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex6[0]         ; in_Clock                                      ; 4.930  ; 4.757  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex6[3]         ; in_Clock                                      ; 4.930  ; 4.757  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex6[4]         ; in_Clock                                      ; 5.362  ; 5.122  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex6[5]         ; in_Clock                                      ; 6.351  ; 6.055  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
; hex7[*]          ; in_Clock                                      ; 5.679  ; 5.512  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex7[0]         ; in_Clock                                      ; 6.386  ; 6.360  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex7[2]         ; in_Clock                                      ; 6.921  ; 7.255  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex7[3]         ; in_Clock                                      ; 6.251  ; 6.180  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex7[4]         ; in_Clock                                      ; 5.679  ; 5.512  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex7[5]         ; in_Clock                                      ; 6.886  ; 6.722  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex7[6]         ; in_Clock                                      ; 5.849  ; 5.640  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
; iram_output[*]   ; in_Clock                                      ; 5.884  ; 6.090  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  iram_output[0]  ; in_Clock                                      ; 6.510  ; 6.762  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  iram_output[1]  ; in_Clock                                      ; 6.421  ; 6.665  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  iram_output[2]  ; in_Clock                                      ; 6.429  ; 6.668  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  iram_output[3]  ; in_Clock                                      ; 6.494  ; 6.744  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  iram_output[4]  ; in_Clock                                      ; 6.339  ; 6.566  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  iram_output[5]  ; in_Clock                                      ; 7.006  ; 7.282  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  iram_output[6]  ; in_Clock                                      ; 6.418  ; 6.669  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  iram_output[7]  ; in_Clock                                      ; 5.884  ; 6.090  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
; processor_status ; in_Clock                                      ; 6.261  ; 6.567  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
; hex3[*]          ; debouncer:clock_mode_button|button_out        ; 3.375  ; 3.602  ; Rise       ; debouncer:clock_mode_button|button_out                                ;
;  hex3[0]         ; debouncer:clock_mode_button|button_out        ; 4.772  ; 5.203  ; Rise       ; debouncer:clock_mode_button|button_out                                ;
;  hex3[2]         ; debouncer:clock_mode_button|button_out        ; 5.118  ; 4.981  ; Rise       ; debouncer:clock_mode_button|button_out                                ;
;  hex3[3]         ; debouncer:clock_mode_button|button_out        ; 4.453  ; 4.804  ; Rise       ; debouncer:clock_mode_button|button_out                                ;
;  hex3[4]         ; debouncer:clock_mode_button|button_out        ; 3.375  ; 3.602  ; Rise       ; debouncer:clock_mode_button|button_out                                ;
;  hex3[5]         ; debouncer:clock_mode_button|button_out        ; 3.816  ; 4.080  ; Rise       ; debouncer:clock_mode_button|button_out                                ;
;  hex3[6]         ; debouncer:clock_mode_button|button_out        ; 5.782  ; 5.331  ; Rise       ; debouncer:clock_mode_button|button_out                                ;
; hex5[*]          ; processor:Processor|state_machine:SM|STATE[1] ; 4.865  ; 5.066  ; Rise       ; processor:Processor|state_machine:SM|STATE[1]                         ;
;  hex5[0]         ; processor:Processor|state_machine:SM|STATE[1] ; 4.865  ; 5.157  ; Rise       ; processor:Processor|state_machine:SM|STATE[1]                         ;
;  hex5[1]         ; processor:Processor|state_machine:SM|STATE[1] ; 6.124  ; 6.251  ; Rise       ; processor:Processor|state_machine:SM|STATE[1]                         ;
;  hex5[2]         ; processor:Processor|state_machine:SM|STATE[1] ; 5.287  ; 5.606  ; Rise       ; processor:Processor|state_machine:SM|STATE[1]                         ;
;  hex5[3]         ; processor:Processor|state_machine:SM|STATE[1] ; 5.101  ; 5.132  ; Rise       ; processor:Processor|state_machine:SM|STATE[1]                         ;
;  hex5[4]         ; processor:Processor|state_machine:SM|STATE[1] ; 5.312  ; 5.121  ; Rise       ; processor:Processor|state_machine:SM|STATE[1]                         ;
;  hex5[5]         ; processor:Processor|state_machine:SM|STATE[1] ; 5.494  ; 5.311  ; Rise       ; processor:Processor|state_machine:SM|STATE[1]                         ;
;  hex5[6]         ; processor:Processor|state_machine:SM|STATE[1] ; 5.345  ; 5.066  ; Rise       ; processor:Processor|state_machine:SM|STATE[1]                         ;
; hex4[*]          ; processor:Processor|state_machine:SM|STATE[1] ; 5.030  ; 5.184  ; Fall       ; processor:Processor|state_machine:SM|STATE[1]                         ;
;  hex4[0]         ; processor:Processor|state_machine:SM|STATE[1] ; 5.756  ; 5.983  ; Fall       ; processor:Processor|state_machine:SM|STATE[1]                         ;
;  hex4[1]         ; processor:Processor|state_machine:SM|STATE[1] ; 5.364  ; 5.567  ; Fall       ; processor:Processor|state_machine:SM|STATE[1]                         ;
;  hex4[2]         ; processor:Processor|state_machine:SM|STATE[1] ; 5.366  ; 5.562  ; Fall       ; processor:Processor|state_machine:SM|STATE[1]                         ;
;  hex4[3]         ; processor:Processor|state_machine:SM|STATE[1] ; 5.834  ; 6.041  ; Fall       ; processor:Processor|state_machine:SM|STATE[1]                         ;
;  hex4[4]         ; processor:Processor|state_machine:SM|STATE[1] ; 6.003  ; 6.273  ; Fall       ; processor:Processor|state_machine:SM|STATE[1]                         ;
;  hex4[5]         ; processor:Processor|state_machine:SM|STATE[1] ; 5.338  ; 5.527  ; Fall       ; processor:Processor|state_machine:SM|STATE[1]                         ;
;  hex4[6]         ; processor:Processor|state_machine:SM|STATE[1] ; 5.030  ; 5.184  ; Fall       ; processor:Processor|state_machine:SM|STATE[1]                         ;
; hex5[*]          ; processor:Processor|state_machine:SM|STATE[1] ; 5.013  ; 5.249  ; Fall       ; processor:Processor|state_machine:SM|STATE[1]                         ;
;  hex5[0]         ; processor:Processor|state_machine:SM|STATE[1] ; 5.013  ; 5.298  ; Fall       ; processor:Processor|state_machine:SM|STATE[1]                         ;
;  hex5[1]         ; processor:Processor|state_machine:SM|STATE[1] ; 6.307  ; 6.434  ; Fall       ; processor:Processor|state_machine:SM|STATE[1]                         ;
;  hex5[2]         ; processor:Processor|state_machine:SM|STATE[1] ; 5.470  ; 5.785  ; Fall       ; processor:Processor|state_machine:SM|STATE[1]                         ;
;  hex5[3]         ; processor:Processor|state_machine:SM|STATE[1] ; 5.284  ; 5.315  ; Fall       ; processor:Processor|state_machine:SM|STATE[1]                         ;
;  hex5[4]         ; processor:Processor|state_machine:SM|STATE[1] ; 5.491  ; 5.304  ; Fall       ; processor:Processor|state_machine:SM|STATE[1]                         ;
;  hex5[5]         ; processor:Processor|state_machine:SM|STATE[1] ; 5.673  ; 5.494  ; Fall       ; processor:Processor|state_machine:SM|STATE[1]                         ;
;  hex5[6]         ; processor:Processor|state_machine:SM|STATE[1] ; 5.524  ; 5.249  ; Fall       ; processor:Processor|state_machine:SM|STATE[1]                         ;
; hex0[*]          ; user_addr_control[16]                         ; 7.942  ; 8.146  ; Rise       ; user_addr_control[16]                                                 ;
;  hex0[0]         ; user_addr_control[16]                         ; 7.942  ; 8.146  ; Rise       ; user_addr_control[16]                                                 ;
;  hex0[1]         ; user_addr_control[16]                         ; 9.100  ; 9.353  ; Rise       ; user_addr_control[16]                                                 ;
;  hex0[2]         ; user_addr_control[16]                         ; 8.382  ; 8.586  ; Rise       ; user_addr_control[16]                                                 ;
;  hex0[3]         ; user_addr_control[16]                         ; 8.305  ; 8.512  ; Rise       ; user_addr_control[16]                                                 ;
;  hex0[4]         ; user_addr_control[16]                         ; 9.075  ; 9.377  ; Rise       ; user_addr_control[16]                                                 ;
;  hex0[5]         ; user_addr_control[16]                         ; 9.982  ; 10.329 ; Rise       ; user_addr_control[16]                                                 ;
;  hex0[6]         ; user_addr_control[16]                         ; 9.265  ; 9.615  ; Rise       ; user_addr_control[16]                                                 ;
; hex1[*]          ; user_addr_control[16]                         ; 5.441  ; 5.587  ; Rise       ; user_addr_control[16]                                                 ;
;  hex1[0]         ; user_addr_control[16]                         ; 6.323  ; 6.586  ; Rise       ; user_addr_control[16]                                                 ;
;  hex1[1]         ; user_addr_control[16]                         ; 5.951  ; 6.116  ; Rise       ; user_addr_control[16]                                                 ;
;  hex1[2]         ; user_addr_control[16]                         ; 6.125  ; 6.270  ; Rise       ; user_addr_control[16]                                                 ;
;  hex1[3]         ; user_addr_control[16]                         ; 5.441  ; 5.587  ; Rise       ; user_addr_control[16]                                                 ;
;  hex1[4]         ; user_addr_control[16]                         ; 6.312  ; 6.558  ; Rise       ; user_addr_control[16]                                                 ;
;  hex1[5]         ; user_addr_control[16]                         ; 6.940  ; 7.187  ; Rise       ; user_addr_control[16]                                                 ;
;  hex1[6]         ; user_addr_control[16]                         ; 6.687  ; 6.491  ; Rise       ; user_addr_control[16]                                                 ;
; hex2[*]          ; user_addr_control[16]                         ; 6.047  ; 5.779  ; Rise       ; user_addr_control[16]                                                 ;
;  hex2[0]         ; user_addr_control[16]                         ; 6.571  ; 6.212  ; Rise       ; user_addr_control[16]                                                 ;
;  hex2[2]         ; user_addr_control[16]                         ; 6.047  ; 6.384  ; Rise       ; user_addr_control[16]                                                 ;
;  hex2[3]         ; user_addr_control[16]                         ; 6.400  ; 6.060  ; Rise       ; user_addr_control[16]                                                 ;
;  hex2[4]         ; user_addr_control[16]                         ; 6.094  ; 5.874  ; Rise       ; user_addr_control[16]                                                 ;
;  hex2[5]         ; user_addr_control[16]                         ; 6.963  ; 7.227  ; Rise       ; user_addr_control[16]                                                 ;
;  hex2[6]         ; user_addr_control[16]                         ; 6.082  ; 5.779  ; Rise       ; user_addr_control[16]                                                 ;
; hex0[*]          ; user_addr_control[16]                         ; 8.482  ; 8.686  ; Fall       ; user_addr_control[16]                                                 ;
;  hex0[0]         ; user_addr_control[16]                         ; 8.482  ; 8.686  ; Fall       ; user_addr_control[16]                                                 ;
;  hex0[1]         ; user_addr_control[16]                         ; 9.640  ; 9.893  ; Fall       ; user_addr_control[16]                                                 ;
;  hex0[2]         ; user_addr_control[16]                         ; 8.922  ; 9.126  ; Fall       ; user_addr_control[16]                                                 ;
;  hex0[3]         ; user_addr_control[16]                         ; 8.845  ; 9.052  ; Fall       ; user_addr_control[16]                                                 ;
;  hex0[4]         ; user_addr_control[16]                         ; 9.615  ; 9.917  ; Fall       ; user_addr_control[16]                                                 ;
;  hex0[5]         ; user_addr_control[16]                         ; 10.522 ; 10.869 ; Fall       ; user_addr_control[16]                                                 ;
;  hex0[6]         ; user_addr_control[16]                         ; 9.805  ; 10.155 ; Fall       ; user_addr_control[16]                                                 ;
; hex1[*]          ; user_addr_control[16]                         ; 5.441  ; 5.587  ; Fall       ; user_addr_control[16]                                                 ;
;  hex1[0]         ; user_addr_control[16]                         ; 6.323  ; 6.586  ; Fall       ; user_addr_control[16]                                                 ;
;  hex1[1]         ; user_addr_control[16]                         ; 5.951  ; 6.116  ; Fall       ; user_addr_control[16]                                                 ;
;  hex1[2]         ; user_addr_control[16]                         ; 6.125  ; 6.270  ; Fall       ; user_addr_control[16]                                                 ;
;  hex1[3]         ; user_addr_control[16]                         ; 5.441  ; 5.587  ; Fall       ; user_addr_control[16]                                                 ;
;  hex1[4]         ; user_addr_control[16]                         ; 6.312  ; 6.558  ; Fall       ; user_addr_control[16]                                                 ;
;  hex1[5]         ; user_addr_control[16]                         ; 6.940  ; 7.187  ; Fall       ; user_addr_control[16]                                                 ;
;  hex1[6]         ; user_addr_control[16]                         ; 6.687  ; 6.491  ; Fall       ; user_addr_control[16]                                                 ;
; hex2[*]          ; user_addr_control[16]                         ; 6.047  ; 5.779  ; Fall       ; user_addr_control[16]                                                 ;
;  hex2[0]         ; user_addr_control[16]                         ; 6.571  ; 6.212  ; Fall       ; user_addr_control[16]                                                 ;
;  hex2[2]         ; user_addr_control[16]                         ; 6.047  ; 6.384  ; Fall       ; user_addr_control[16]                                                 ;
;  hex2[3]         ; user_addr_control[16]                         ; 6.400  ; 6.060  ; Fall       ; user_addr_control[16]                                                 ;
;  hex2[4]         ; user_addr_control[16]                         ; 6.094  ; 5.874  ; Fall       ; user_addr_control[16]                                                 ;
;  hex2[5]         ; user_addr_control[16]                         ; 6.963  ; 7.227  ; Fall       ; user_addr_control[16]                                                 ;
;  hex2[6]         ; user_addr_control[16]                         ; 6.082  ; 5.779  ; Fall       ; user_addr_control[16]                                                 ;
+------------------+-----------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Propagation Delay                                                       ;
+-----------------------+-------------+--------+--------+--------+--------+
; Input Port            ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+-----------------------+-------------+--------+--------+--------+--------+
; user_addr_control[17] ; hex1[0]     ; 10.684 ; 10.945 ; 11.420 ; 11.681 ;
; user_addr_control[17] ; hex1[1]     ; 10.295 ; 10.480 ; 11.031 ; 11.216 ;
; user_addr_control[17] ; hex1[2]     ; 10.425 ; 10.644 ; 11.161 ; 11.380 ;
; user_addr_control[17] ; hex1[3]     ; 9.768  ; 9.933  ; 10.504 ; 10.669 ;
; user_addr_control[17] ; hex1[4]     ; 10.672 ; 10.852 ; 11.408 ; 11.588 ;
; user_addr_control[17] ; hex1[5]     ; 11.257 ; 11.500 ; 11.993 ; 12.236 ;
; user_addr_control[17] ; hex1[6]     ; 11.036 ; 10.797 ; 11.772 ; 11.533 ;
; user_addr_control[17] ; hex2[0]     ; 10.940 ; 10.613 ; 11.676 ; 11.349 ;
; user_addr_control[17] ; hex2[2]     ; 10.433 ; 10.735 ; 11.169 ; 11.471 ;
; user_addr_control[17] ; hex2[3]     ; 10.762 ; 10.454 ; 11.498 ; 11.190 ;
; user_addr_control[17] ; hex2[4]     ; 10.199 ; 9.962  ; 10.935 ; 10.698 ;
; user_addr_control[17] ; hex2[5]     ; 11.461 ; 11.809 ; 12.197 ; 12.545 ;
; user_addr_control[17] ; hex2[6]     ; 10.401 ; 10.147 ; 11.137 ; 10.883 ;
+-----------------------+-------------+--------+--------+--------+--------+


+---------------------------------------------------------------------+
; Minimum Propagation Delay                                           ;
+-----------------------+-------------+-------+-------+-------+-------+
; Input Port            ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+-----------------------+-------------+-------+-------+-------+-------+
; user_addr_control[17] ; hex1[0]     ; 7.938 ; 8.201 ; 8.637 ; 8.900 ;
; user_addr_control[17] ; hex1[1]     ; 7.566 ; 7.731 ; 8.265 ; 8.430 ;
; user_addr_control[17] ; hex1[2]     ; 7.740 ; 7.885 ; 8.439 ; 8.584 ;
; user_addr_control[17] ; hex1[3]     ; 7.056 ; 7.202 ; 7.755 ; 7.901 ;
; user_addr_control[17] ; hex1[4]     ; 7.927 ; 8.173 ; 8.626 ; 8.872 ;
; user_addr_control[17] ; hex1[5]     ; 8.555 ; 8.802 ; 9.254 ; 9.501 ;
; user_addr_control[17] ; hex1[6]     ; 8.302 ; 8.106 ; 9.001 ; 8.805 ;
; user_addr_control[17] ; hex2[0]     ; 8.169 ; 7.827 ; 8.868 ; 8.526 ;
; user_addr_control[17] ; hex2[2]     ; 7.662 ; 7.982 ; 8.361 ; 8.681 ;
; user_addr_control[17] ; hex2[3]     ; 7.998 ; 7.675 ; 8.697 ; 8.374 ;
; user_addr_control[17] ; hex2[4]     ; 7.709 ; 7.489 ; 8.408 ; 8.188 ;
; user_addr_control[17] ; hex2[5]     ; 8.578 ; 8.842 ; 9.277 ; 9.541 ;
; user_addr_control[17] ; hex2[6]     ; 7.680 ; 7.394 ; 8.379 ; 8.093 ;
+-----------------------+-------------+-------+-------+-------+-------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                     ;
+------------------------------------------------------------------------+-----------+---------+----------+---------+---------------------+
; Clock                                                                  ; Setup     ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------------------------------------------+-----------+---------+----------+---------+---------------------+
; Worst-case Slack                                                       ; -25.870   ; -2.488  ; N/A      ; N/A     ; -3.000              ;
;  clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; -25.870   ; -0.374  ; N/A      ; N/A     ; 19.512              ;
;  clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; -15.211   ; -0.741  ; N/A      ; N/A     ; 49.519              ;
;  debouncer:clock_mode_button|button_out                                ; 0.141     ; 0.201   ; N/A      ; N/A     ; -1.285              ;
;  in_Clock                                                              ; -0.719    ; 0.171   ; N/A      ; N/A     ; 9.441               ;
;  processor:Processor|state_machine:SM|STATE[1]                         ; -4.349    ; 0.056   ; N/A      ; N/A     ; 0.314               ;
;  user_addr_control[16]                                                 ; -13.700   ; -2.488  ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS                                                        ; -2224.965 ; -46.326 ; 0.0      ; 0.0     ; -187.217            ;
;  clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; -1146.098 ; -7.060  ; N/A      ; N/A     ; 0.000               ;
;  clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; -954.114  ; -26.764 ; N/A      ; N/A     ; 0.000               ;
;  debouncer:clock_mode_button|button_out                                ; 0.000     ; 0.000   ; N/A      ; N/A     ; -2.570              ;
;  in_Clock                                                              ; -0.719    ; 0.000   ; N/A      ; N/A     ; 0.000               ;
;  processor:Processor|state_machine:SM|STATE[1]                         ; -29.863   ; 0.000   ; N/A      ; N/A     ; 0.000               ;
;  user_addr_control[16]                                                 ; -94.171   ; -15.475 ; N/A      ; N/A     ; -184.647            ;
+------------------------------------------------------------------------+-----------+---------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                           ;
+------------------------+-----------------------+--------+--------+------------+-----------------------------------------------------------------------+
; Data Port              ; Clock Port            ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                       ;
+------------------------+-----------------------+--------+--------+------------+-----------------------------------------------------------------------+
; rx_serial              ; in_Clock              ; -0.284 ; 0.265  ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
; user_addr_control[*]   ; in_Clock              ; 10.033 ; 10.452 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  user_addr_control[16] ; in_Clock              ; 6.111  ; 6.139  ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  user_addr_control[17] ; in_Clock              ; 10.033 ; 10.452 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
; user_addr_control[*]   ; in_Clock              ; 8.149  ; 8.589  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  user_addr_control[0]  ; in_Clock              ; 6.668  ; 7.029  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  user_addr_control[1]  ; in_Clock              ; 6.392  ; 6.852  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  user_addr_control[2]  ; in_Clock              ; 6.986  ; 7.413  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  user_addr_control[3]  ; in_Clock              ; 6.088  ; 6.577  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  user_addr_control[4]  ; in_Clock              ; 6.767  ; 7.244  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  user_addr_control[5]  ; in_Clock              ; 6.087  ; 6.567  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  user_addr_control[6]  ; in_Clock              ; 6.001  ; 6.482  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  user_addr_control[7]  ; in_Clock              ; 5.915  ; 6.389  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  user_addr_control[8]  ; in_Clock              ; 7.144  ; 7.705  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  user_addr_control[9]  ; in_Clock              ; 7.475  ; 7.883  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  user_addr_control[10] ; in_Clock              ; 7.034  ; 7.521  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  user_addr_control[11] ; in_Clock              ; 6.250  ; 6.784  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  user_addr_control[12] ; in_Clock              ; 6.123  ; 6.598  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  user_addr_control[13] ; in_Clock              ; 7.490  ; 8.020  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  user_addr_control[14] ; in_Clock              ; 7.700  ; 8.180  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  user_addr_control[15] ; in_Clock              ; 7.852  ; 8.388  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  user_addr_control[16] ; in_Clock              ; 4.633  ; 4.749  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  user_addr_control[17] ; in_Clock              ; 8.149  ; 8.589  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
; rx_serial              ; in_Clock              ; -0.422 ; 0.127  ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
; user_addr_control[*]   ; in_Clock              ; 9.754  ; 10.173 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  user_addr_control[16] ; in_Clock              ; 5.832  ; 5.860  ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  user_addr_control[17] ; in_Clock              ; 9.754  ; 10.173 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
; user_addr_control[*]   ; in_Clock              ; 7.866  ; 8.306  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  user_addr_control[0]  ; in_Clock              ; 6.385  ; 6.746  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  user_addr_control[1]  ; in_Clock              ; 6.109  ; 6.569  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  user_addr_control[2]  ; in_Clock              ; 6.703  ; 7.130  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  user_addr_control[3]  ; in_Clock              ; 5.805  ; 6.294  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  user_addr_control[4]  ; in_Clock              ; 6.484  ; 6.961  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  user_addr_control[5]  ; in_Clock              ; 5.804  ; 6.284  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  user_addr_control[6]  ; in_Clock              ; 5.718  ; 6.199  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  user_addr_control[7]  ; in_Clock              ; 5.632  ; 6.106  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  user_addr_control[8]  ; in_Clock              ; 6.861  ; 7.422  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  user_addr_control[9]  ; in_Clock              ; 7.192  ; 7.600  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  user_addr_control[10] ; in_Clock              ; 6.751  ; 7.238  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  user_addr_control[11] ; in_Clock              ; 5.967  ; 6.501  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  user_addr_control[12] ; in_Clock              ; 5.840  ; 6.315  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  user_addr_control[13] ; in_Clock              ; 7.207  ; 7.737  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  user_addr_control[14] ; in_Clock              ; 7.417  ; 7.897  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  user_addr_control[15] ; in_Clock              ; 7.569  ; 8.105  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  user_addr_control[16] ; in_Clock              ; 4.350  ; 4.466  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  user_addr_control[17] ; in_Clock              ; 7.866  ; 8.306  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
; clk_mode               ; in_Clock              ; 4.860  ; 5.407  ; Rise       ; in_Clock                                                              ;
; idle_button            ; in_Clock              ; 2.000  ; 2.353  ; Rise       ; in_Clock                                                              ;
; manual_clk             ; in_Clock              ; 3.223  ; 3.675  ; Rise       ; in_Clock                                                              ;
; reset_processor        ; in_Clock              ; 1.886  ; 2.258  ; Rise       ; in_Clock                                                              ;
; user_addr_control[*]   ; user_addr_control[16] ; 12.758 ; 13.215 ; Rise       ; user_addr_control[16]                                                 ;
;  user_addr_control[16] ; user_addr_control[16] ; 8.779  ; 8.939  ; Rise       ; user_addr_control[16]                                                 ;
;  user_addr_control[17] ; user_addr_control[16] ; 12.758 ; 13.215 ; Rise       ; user_addr_control[16]                                                 ;
; user_addr_control[*]   ; user_addr_control[16] ; 12.977 ; 13.434 ; Fall       ; user_addr_control[16]                                                 ;
;  user_addr_control[16] ; user_addr_control[16] ; 8.998  ; 9.158  ; Fall       ; user_addr_control[16]                                                 ;
;  user_addr_control[17] ; user_addr_control[16] ; 12.977 ; 13.434 ; Fall       ; user_addr_control[16]                                                 ;
+------------------------+-----------------------+--------+--------+------------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                            ;
+------------------------+-----------------------+--------+--------+------------+-----------------------------------------------------------------------+
; Data Port              ; Clock Port            ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                       ;
+------------------------+-----------------------+--------+--------+------------+-----------------------------------------------------------------------+
; rx_serial              ; in_Clock              ; 1.815  ; 1.546  ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
; user_addr_control[*]   ; in_Clock              ; -0.399 ; -0.969 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  user_addr_control[16] ; in_Clock              ; -0.399 ; -0.969 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  user_addr_control[17] ; in_Clock              ; -2.154 ; -2.853 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
; user_addr_control[*]   ; in_Clock              ; -0.606 ; -1.023 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  user_addr_control[0]  ; in_Clock              ; -1.050 ; -1.893 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  user_addr_control[1]  ; in_Clock              ; -1.155 ; -1.977 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  user_addr_control[2]  ; in_Clock              ; -1.261 ; -2.166 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  user_addr_control[3]  ; in_Clock              ; -0.974 ; -1.674 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  user_addr_control[4]  ; in_Clock              ; -1.123 ; -2.022 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  user_addr_control[5]  ; in_Clock              ; -0.869 ; -1.582 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  user_addr_control[6]  ; in_Clock              ; -0.812 ; -1.643 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  user_addr_control[7]  ; in_Clock              ; -0.827 ; -1.546 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  user_addr_control[8]  ; in_Clock              ; -1.516 ; -2.297 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  user_addr_control[9]  ; in_Clock              ; -1.605 ; -2.433 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  user_addr_control[10] ; in_Clock              ; -1.472 ; -2.264 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  user_addr_control[11] ; in_Clock              ; -1.099 ; -1.857 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  user_addr_control[12] ; in_Clock              ; -1.142 ; -1.878 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  user_addr_control[13] ; in_Clock              ; -0.635 ; -1.364 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  user_addr_control[14] ; in_Clock              ; -0.688 ; -1.435 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  user_addr_control[15] ; in_Clock              ; -0.792 ; -1.574 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  user_addr_control[16] ; in_Clock              ; -0.606 ; -1.023 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  user_addr_control[17] ; in_Clock              ; -2.029 ; -2.728 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
; rx_serial              ; in_Clock              ; 2.170  ; 1.885  ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
; user_addr_control[*]   ; in_Clock              ; -0.205 ; -0.630 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  user_addr_control[16] ; in_Clock              ; -0.205 ; -0.630 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  user_addr_control[17] ; in_Clock              ; -1.960 ; -2.659 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
; user_addr_control[*]   ; in_Clock              ; -0.427 ; -0.844 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  user_addr_control[0]  ; in_Clock              ; -0.871 ; -1.714 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  user_addr_control[1]  ; in_Clock              ; -0.976 ; -1.798 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  user_addr_control[2]  ; in_Clock              ; -1.082 ; -1.987 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  user_addr_control[3]  ; in_Clock              ; -0.795 ; -1.495 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  user_addr_control[4]  ; in_Clock              ; -0.944 ; -1.843 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  user_addr_control[5]  ; in_Clock              ; -0.690 ; -1.403 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  user_addr_control[6]  ; in_Clock              ; -0.633 ; -1.464 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  user_addr_control[7]  ; in_Clock              ; -0.648 ; -1.367 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  user_addr_control[8]  ; in_Clock              ; -1.337 ; -2.118 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  user_addr_control[9]  ; in_Clock              ; -1.426 ; -2.254 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  user_addr_control[10] ; in_Clock              ; -1.293 ; -2.085 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  user_addr_control[11] ; in_Clock              ; -0.920 ; -1.678 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  user_addr_control[12] ; in_Clock              ; -0.963 ; -1.699 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  user_addr_control[13] ; in_Clock              ; -0.456 ; -1.185 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  user_addr_control[14] ; in_Clock              ; -0.509 ; -1.256 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  user_addr_control[15] ; in_Clock              ; -0.613 ; -1.395 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  user_addr_control[16] ; in_Clock              ; -0.427 ; -0.844 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  user_addr_control[17] ; in_Clock              ; -1.850 ; -2.549 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
; clk_mode               ; in_Clock              ; -1.190 ; -1.919 ; Rise       ; in_Clock                                                              ;
; idle_button            ; in_Clock              ; -0.549 ; -1.157 ; Rise       ; in_Clock                                                              ;
; manual_clk             ; in_Clock              ; -1.040 ; -1.744 ; Rise       ; in_Clock                                                              ;
; reset_processor        ; in_Clock              ; -0.666 ; -1.295 ; Rise       ; in_Clock                                                              ;
; user_addr_control[*]   ; user_addr_control[16] ; -0.545 ; -1.214 ; Rise       ; user_addr_control[16]                                                 ;
;  user_addr_control[16] ; user_addr_control[16] ; -0.545 ; -1.214 ; Rise       ; user_addr_control[16]                                                 ;
;  user_addr_control[17] ; user_addr_control[16] ; -1.369 ; -2.068 ; Rise       ; user_addr_control[16]                                                 ;
; user_addr_control[*]   ; user_addr_control[16] ; 0.256  ; -0.480 ; Fall       ; user_addr_control[16]                                                 ;
;  user_addr_control[16] ; user_addr_control[16] ; 0.256  ; -0.480 ; Fall       ; user_addr_control[16]                                                 ;
;  user_addr_control[17] ; user_addr_control[16] ; -0.568 ; -1.267 ; Fall       ; user_addr_control[16]                                                 ;
+------------------------+-----------------------+--------+--------+------------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                   ;
+------------------+-----------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------+
; Data Port        ; Clock Port                                    ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                       ;
+------------------+-----------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------+
; hex1[*]          ; in_Clock                                      ; 20.022 ; 20.181 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex1[0]         ; in_Clock                                      ; 19.420 ; 19.344 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex1[1]         ; in_Clock                                      ; 18.739 ; 18.553 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex1[2]         ; in_Clock                                      ; 19.055 ; 18.857 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex1[3]         ; in_Clock                                      ; 17.517 ; 17.546 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex1[4]         ; in_Clock                                      ; 19.387 ; 19.219 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex1[5]         ; in_Clock                                      ; 20.022 ; 20.181 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex1[6]         ; in_Clock                                      ; 19.287 ; 19.221 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
; hex2[*]          ; in_Clock                                      ; 21.064 ; 20.906 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex2[0]         ; in_Clock                                      ; 19.317 ; 19.469 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex2[2]         ; in_Clock                                      ; 19.104 ; 18.941 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex2[3]         ; in_Clock                                      ; 19.013 ; 19.157 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex2[4]         ; in_Clock                                      ; 17.969 ; 17.973 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex2[5]         ; in_Clock                                      ; 21.064 ; 20.906 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex2[6]         ; in_Clock                                      ; 18.273 ; 18.454 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
; retrieve_done    ; in_Clock                                      ; 11.800 ; 11.807 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
; test_wire[*]     ; in_Clock                                      ; 13.332 ; 13.258 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  test_wire[0]    ; in_Clock                                      ; 12.247 ; 12.378 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  test_wire[1]    ; in_Clock                                      ; 13.069 ; 13.033 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  test_wire[2]    ; in_Clock                                      ; 13.199 ; 13.031 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  test_wire[3]    ; in_Clock                                      ; 11.352 ; 11.418 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  test_wire[4]    ; in_Clock                                      ; 13.332 ; 13.258 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  test_wire[5]    ; in_Clock                                      ; 11.475 ; 11.413 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  test_wire[6]    ; in_Clock                                      ; 13.122 ; 13.232 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
; tx_active        ; in_Clock                                      ; 12.581 ; 12.612 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
; tx_serial        ; in_Clock                                      ; 13.431 ; 13.602 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
; write_done       ; in_Clock                                      ; 12.799 ; 12.675 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
; hex1[*]          ; in_Clock                                      ; 22.471 ; 22.630 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex1[0]         ; in_Clock                                      ; 21.869 ; 21.793 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex1[1]         ; in_Clock                                      ; 21.188 ; 21.002 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex1[2]         ; in_Clock                                      ; 21.504 ; 21.306 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex1[3]         ; in_Clock                                      ; 19.966 ; 19.995 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex1[4]         ; in_Clock                                      ; 21.836 ; 21.668 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex1[5]         ; in_Clock                                      ; 22.471 ; 22.630 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex1[6]         ; in_Clock                                      ; 21.736 ; 21.670 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
; hex2[*]          ; in_Clock                                      ; 23.513 ; 23.355 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex2[0]         ; in_Clock                                      ; 21.766 ; 21.918 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex2[2]         ; in_Clock                                      ; 21.553 ; 21.390 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex2[3]         ; in_Clock                                      ; 21.462 ; 21.606 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex2[4]         ; in_Clock                                      ; 20.418 ; 20.422 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex2[5]         ; in_Clock                                      ; 23.513 ; 23.355 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex2[6]         ; in_Clock                                      ; 20.722 ; 20.903 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
; hex5[*]          ; in_Clock                                      ; 16.055 ; 16.077 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex5[0]         ; in_Clock                                      ; 15.326 ; 15.260 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex5[1]         ; in_Clock                                      ; 16.055 ; 16.077 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex5[2]         ; in_Clock                                      ; 14.870 ; 14.860 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex5[3]         ; in_Clock                                      ; 14.578 ; 14.364 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex5[4]         ; in_Clock                                      ; 14.499 ; 14.292 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex5[5]         ; in_Clock                                      ; 14.647 ; 14.678 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex5[6]         ; in_Clock                                      ; 14.265 ; 14.303 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
; hex6[*]          ; in_Clock                                      ; 11.975 ; 11.927 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex6[0]         ; in_Clock                                      ; 9.733  ; 9.838  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex6[3]         ; in_Clock                                      ; 9.733  ; 9.838  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex6[4]         ; in_Clock                                      ; 10.509 ; 10.565 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex6[5]         ; in_Clock                                      ; 11.975 ; 11.927 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
; hex7[*]          ; in_Clock                                      ; 14.391 ; 14.216 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex7[0]         ; in_Clock                                      ; 13.496 ; 13.450 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex7[2]         ; in_Clock                                      ; 14.391 ; 14.216 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex7[3]         ; in_Clock                                      ; 13.148 ; 13.050 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex7[4]         ; in_Clock                                      ; 11.060 ; 11.105 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex7[5]         ; in_Clock                                      ; 13.700 ; 13.779 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex7[6]         ; in_Clock                                      ; 11.446 ; 11.494 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
; iram_output[*]   ; in_Clock                                      ; 13.607 ; 13.651 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  iram_output[0]  ; in_Clock                                      ; 13.206 ; 13.059 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  iram_output[1]  ; in_Clock                                      ; 12.992 ; 12.849 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  iram_output[2]  ; in_Clock                                      ; 13.009 ; 12.876 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  iram_output[3]  ; in_Clock                                      ; 13.173 ; 13.017 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  iram_output[4]  ; in_Clock                                      ; 12.835 ; 12.685 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  iram_output[5]  ; in_Clock                                      ; 13.607 ; 13.651 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  iram_output[6]  ; in_Clock                                      ; 13.026 ; 12.890 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  iram_output[7]  ; in_Clock                                      ; 11.871 ; 11.835 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
; processor_status ; in_Clock                                      ; 12.629 ; 12.669 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
; hex1[*]          ; in_Clock                                      ; 20.404 ; 20.563 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex1[0]         ; in_Clock                                      ; 19.802 ; 19.726 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex1[1]         ; in_Clock                                      ; 19.121 ; 18.935 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex1[2]         ; in_Clock                                      ; 19.437 ; 19.239 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex1[3]         ; in_Clock                                      ; 17.899 ; 17.928 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex1[4]         ; in_Clock                                      ; 19.769 ; 19.601 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex1[5]         ; in_Clock                                      ; 20.404 ; 20.563 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex1[6]         ; in_Clock                                      ; 19.669 ; 19.603 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
; hex2[*]          ; in_Clock                                      ; 21.446 ; 21.288 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex2[0]         ; in_Clock                                      ; 19.699 ; 19.851 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex2[2]         ; in_Clock                                      ; 19.486 ; 19.323 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex2[3]         ; in_Clock                                      ; 19.395 ; 19.539 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex2[4]         ; in_Clock                                      ; 18.351 ; 18.355 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex2[5]         ; in_Clock                                      ; 21.446 ; 21.288 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex2[6]         ; in_Clock                                      ; 18.655 ; 18.836 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
; retrieve_done    ; in_Clock                                      ; 12.182 ; 12.189 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
; test_wire[*]     ; in_Clock                                      ; 13.714 ; 13.640 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  test_wire[0]    ; in_Clock                                      ; 12.629 ; 12.760 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  test_wire[1]    ; in_Clock                                      ; 13.451 ; 13.415 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  test_wire[2]    ; in_Clock                                      ; 13.581 ; 13.413 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  test_wire[3]    ; in_Clock                                      ; 11.734 ; 11.800 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  test_wire[4]    ; in_Clock                                      ; 13.714 ; 13.640 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  test_wire[5]    ; in_Clock                                      ; 11.857 ; 11.795 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  test_wire[6]    ; in_Clock                                      ; 13.504 ; 13.614 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
; tx_active        ; in_Clock                                      ; 12.963 ; 12.994 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
; tx_serial        ; in_Clock                                      ; 13.813 ; 13.984 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
; write_done       ; in_Clock                                      ; 13.181 ; 13.057 ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
; hex1[*]          ; in_Clock                                      ; 22.851 ; 23.010 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex1[0]         ; in_Clock                                      ; 22.249 ; 22.173 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex1[1]         ; in_Clock                                      ; 21.568 ; 21.382 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex1[2]         ; in_Clock                                      ; 21.884 ; 21.686 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex1[3]         ; in_Clock                                      ; 20.346 ; 20.375 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex1[4]         ; in_Clock                                      ; 22.216 ; 22.048 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex1[5]         ; in_Clock                                      ; 22.851 ; 23.010 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex1[6]         ; in_Clock                                      ; 22.116 ; 22.050 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
; hex2[*]          ; in_Clock                                      ; 23.893 ; 23.735 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex2[0]         ; in_Clock                                      ; 22.146 ; 22.298 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex2[2]         ; in_Clock                                      ; 21.933 ; 21.770 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex2[3]         ; in_Clock                                      ; 21.842 ; 21.986 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex2[4]         ; in_Clock                                      ; 20.798 ; 20.802 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex2[5]         ; in_Clock                                      ; 23.893 ; 23.735 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex2[6]         ; in_Clock                                      ; 21.102 ; 21.283 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
; hex5[*]          ; in_Clock                                      ; 16.435 ; 16.457 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex5[0]         ; in_Clock                                      ; 15.706 ; 15.640 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex5[1]         ; in_Clock                                      ; 16.435 ; 16.457 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex5[2]         ; in_Clock                                      ; 15.250 ; 15.240 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex5[3]         ; in_Clock                                      ; 14.958 ; 14.744 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex5[4]         ; in_Clock                                      ; 14.879 ; 14.672 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex5[5]         ; in_Clock                                      ; 15.027 ; 15.058 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex5[6]         ; in_Clock                                      ; 14.645 ; 14.683 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
; hex6[*]          ; in_Clock                                      ; 12.355 ; 12.307 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex6[0]         ; in_Clock                                      ; 10.113 ; 10.218 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex6[3]         ; in_Clock                                      ; 10.113 ; 10.218 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex6[4]         ; in_Clock                                      ; 10.889 ; 10.945 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex6[5]         ; in_Clock                                      ; 12.355 ; 12.307 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
; hex7[*]          ; in_Clock                                      ; 14.771 ; 14.596 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex7[0]         ; in_Clock                                      ; 13.876 ; 13.830 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex7[2]         ; in_Clock                                      ; 14.771 ; 14.596 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex7[3]         ; in_Clock                                      ; 13.528 ; 13.430 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex7[4]         ; in_Clock                                      ; 11.440 ; 11.485 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex7[5]         ; in_Clock                                      ; 14.080 ; 14.159 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex7[6]         ; in_Clock                                      ; 11.826 ; 11.874 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
; iram_output[*]   ; in_Clock                                      ; 13.987 ; 14.031 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  iram_output[0]  ; in_Clock                                      ; 13.586 ; 13.439 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  iram_output[1]  ; in_Clock                                      ; 13.372 ; 13.229 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  iram_output[2]  ; in_Clock                                      ; 13.389 ; 13.256 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  iram_output[3]  ; in_Clock                                      ; 13.553 ; 13.397 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  iram_output[4]  ; in_Clock                                      ; 13.215 ; 13.065 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  iram_output[5]  ; in_Clock                                      ; 13.987 ; 14.031 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  iram_output[6]  ; in_Clock                                      ; 13.406 ; 13.270 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  iram_output[7]  ; in_Clock                                      ; 12.251 ; 12.215 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
; processor_status ; in_Clock                                      ; 13.009 ; 13.049 ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
; hex3[*]          ; debouncer:clock_mode_button|button_out        ; 13.622 ; 13.555 ; Rise       ; debouncer:clock_mode_button|button_out                                ;
;  hex3[0]         ; debouncer:clock_mode_button|button_out        ; 13.622 ; 13.555 ; Rise       ; debouncer:clock_mode_button|button_out                                ;
;  hex3[2]         ; debouncer:clock_mode_button|button_out        ; 13.272 ; 13.308 ; Rise       ; debouncer:clock_mode_button|button_out                                ;
;  hex3[3]         ; debouncer:clock_mode_button|button_out        ; 13.071 ; 12.885 ; Rise       ; debouncer:clock_mode_button|button_out                                ;
;  hex3[4]         ; debouncer:clock_mode_button|button_out        ; 6.703  ; 6.821  ; Rise       ; debouncer:clock_mode_button|button_out                                ;
;  hex3[5]         ; debouncer:clock_mode_button|button_out        ; 11.590 ; 11.529 ; Rise       ; debouncer:clock_mode_button|button_out                                ;
;  hex3[6]         ; debouncer:clock_mode_button|button_out        ; 10.873 ; 10.883 ; Rise       ; debouncer:clock_mode_button|button_out                                ;
; hex5[*]          ; processor:Processor|state_machine:SM|STATE[1] ; 12.124 ; 12.155 ; Rise       ; processor:Processor|state_machine:SM|STATE[1]                         ;
;  hex5[0]         ; processor:Processor|state_machine:SM|STATE[1] ; 9.989  ; 9.854  ; Rise       ; processor:Processor|state_machine:SM|STATE[1]                         ;
;  hex5[1]         ; processor:Processor|state_machine:SM|STATE[1] ; 12.124 ; 12.155 ; Rise       ; processor:Processor|state_machine:SM|STATE[1]                         ;
;  hex5[2]         ; processor:Processor|state_machine:SM|STATE[1] ; 11.003 ; 10.844 ; Rise       ; processor:Processor|state_machine:SM|STATE[1]                         ;
;  hex5[3]         ; processor:Processor|state_machine:SM|STATE[1] ; 10.595 ; 10.441 ; Rise       ; processor:Processor|state_machine:SM|STATE[1]                         ;
;  hex5[4]         ; processor:Processor|state_machine:SM|STATE[1] ; 10.489 ; 10.425 ; Rise       ; processor:Processor|state_machine:SM|STATE[1]                         ;
;  hex5[5]         ; processor:Processor|state_machine:SM|STATE[1] ; 10.859 ; 10.871 ; Rise       ; processor:Processor|state_machine:SM|STATE[1]                         ;
;  hex5[6]         ; processor:Processor|state_machine:SM|STATE[1] ; 10.338 ; 10.495 ; Rise       ; processor:Processor|state_machine:SM|STATE[1]                         ;
; hex4[*]          ; processor:Processor|state_machine:SM|STATE[1] ; 11.858 ; 11.819 ; Fall       ; processor:Processor|state_machine:SM|STATE[1]                         ;
;  hex4[0]         ; processor:Processor|state_machine:SM|STATE[1] ; 11.389 ; 11.312 ; Fall       ; processor:Processor|state_machine:SM|STATE[1]                         ;
;  hex4[1]         ; processor:Processor|state_machine:SM|STATE[1] ; 10.497 ; 10.502 ; Fall       ; processor:Processor|state_machine:SM|STATE[1]                         ;
;  hex4[2]         ; processor:Processor|state_machine:SM|STATE[1] ; 10.476 ; 10.473 ; Fall       ; processor:Processor|state_machine:SM|STATE[1]                         ;
;  hex4[3]         ; processor:Processor|state_machine:SM|STATE[1] ; 11.491 ; 11.375 ; Fall       ; processor:Processor|state_machine:SM|STATE[1]                         ;
;  hex4[4]         ; processor:Processor|state_machine:SM|STATE[1] ; 11.858 ; 11.819 ; Fall       ; processor:Processor|state_machine:SM|STATE[1]                         ;
;  hex4[5]         ; processor:Processor|state_machine:SM|STATE[1] ; 10.486 ; 10.439 ; Fall       ; processor:Processor|state_machine:SM|STATE[1]                         ;
;  hex4[6]         ; processor:Processor|state_machine:SM|STATE[1] ; 9.786  ; 9.811  ; Fall       ; processor:Processor|state_machine:SM|STATE[1]                         ;
; hex5[*]          ; processor:Processor|state_machine:SM|STATE[1] ; 12.135 ; 12.166 ; Fall       ; processor:Processor|state_machine:SM|STATE[1]                         ;
;  hex5[0]         ; processor:Processor|state_machine:SM|STATE[1] ; 10.003 ; 9.859  ; Fall       ; processor:Processor|state_machine:SM|STATE[1]                         ;
;  hex5[1]         ; processor:Processor|state_machine:SM|STATE[1] ; 12.135 ; 12.166 ; Fall       ; processor:Processor|state_machine:SM|STATE[1]                         ;
;  hex5[2]         ; processor:Processor|state_machine:SM|STATE[1] ; 11.014 ; 10.837 ; Fall       ; processor:Processor|state_machine:SM|STATE[1]                         ;
;  hex5[3]         ; processor:Processor|state_machine:SM|STATE[1] ; 10.606 ; 10.452 ; Fall       ; processor:Processor|state_machine:SM|STATE[1]                         ;
;  hex5[4]         ; processor:Processor|state_machine:SM|STATE[1] ; 10.482 ; 10.436 ; Fall       ; processor:Processor|state_machine:SM|STATE[1]                         ;
;  hex5[5]         ; processor:Processor|state_machine:SM|STATE[1] ; 10.852 ; 10.882 ; Fall       ; processor:Processor|state_machine:SM|STATE[1]                         ;
;  hex5[6]         ; processor:Processor|state_machine:SM|STATE[1] ; 10.331 ; 10.506 ; Fall       ; processor:Processor|state_machine:SM|STATE[1]                         ;
; hex0[*]          ; user_addr_control[16]                         ; 22.097 ; 21.995 ; Rise       ; user_addr_control[16]                                                 ;
;  hex0[0]         ; user_addr_control[16]                         ; 18.300 ; 18.348 ; Rise       ; user_addr_control[16]                                                 ;
;  hex0[1]         ; user_addr_control[16]                         ; 20.180 ; 20.275 ; Rise       ; user_addr_control[16]                                                 ;
;  hex0[2]         ; user_addr_control[16]                         ; 19.211 ; 19.099 ; Rise       ; user_addr_control[16]                                                 ;
;  hex0[3]         ; user_addr_control[16]                         ; 19.102 ; 19.009 ; Rise       ; user_addr_control[16]                                                 ;
;  hex0[4]         ; user_addr_control[16]                         ; 20.748 ; 20.639 ; Rise       ; user_addr_control[16]                                                 ;
;  hex0[5]         ; user_addr_control[16]                         ; 22.097 ; 21.995 ; Rise       ; user_addr_control[16]                                                 ;
;  hex0[6]         ; user_addr_control[16]                         ; 21.098 ; 21.063 ; Rise       ; user_addr_control[16]                                                 ;
; hex1[*]          ; user_addr_control[16]                         ; 17.934 ; 18.093 ; Rise       ; user_addr_control[16]                                                 ;
;  hex1[0]         ; user_addr_control[16]                         ; 17.332 ; 17.256 ; Rise       ; user_addr_control[16]                                                 ;
;  hex1[1]         ; user_addr_control[16]                         ; 16.651 ; 16.465 ; Rise       ; user_addr_control[16]                                                 ;
;  hex1[2]         ; user_addr_control[16]                         ; 16.967 ; 16.769 ; Rise       ; user_addr_control[16]                                                 ;
;  hex1[3]         ; user_addr_control[16]                         ; 15.429 ; 15.458 ; Rise       ; user_addr_control[16]                                                 ;
;  hex1[4]         ; user_addr_control[16]                         ; 17.299 ; 17.131 ; Rise       ; user_addr_control[16]                                                 ;
;  hex1[5]         ; user_addr_control[16]                         ; 17.934 ; 18.093 ; Rise       ; user_addr_control[16]                                                 ;
;  hex1[6]         ; user_addr_control[16]                         ; 17.199 ; 17.133 ; Rise       ; user_addr_control[16]                                                 ;
; hex2[*]          ; user_addr_control[16]                         ; 18.905 ; 18.802 ; Rise       ; user_addr_control[16]                                                 ;
;  hex2[0]         ; user_addr_control[16]                         ; 17.213 ; 17.310 ; Rise       ; user_addr_control[16]                                                 ;
;  hex2[2]         ; user_addr_control[16]                         ; 16.945 ; 16.837 ; Rise       ; user_addr_control[16]                                                 ;
;  hex2[3]         ; user_addr_control[16]                         ; 16.909 ; 16.998 ; Rise       ; user_addr_control[16]                                                 ;
;  hex2[4]         ; user_addr_control[16]                         ; 15.881 ; 15.884 ; Rise       ; user_addr_control[16]                                                 ;
;  hex2[5]         ; user_addr_control[16]                         ; 18.905 ; 18.802 ; Rise       ; user_addr_control[16]                                                 ;
;  hex2[6]         ; user_addr_control[16]                         ; 16.169 ; 16.295 ; Rise       ; user_addr_control[16]                                                 ;
; hex0[*]          ; user_addr_control[16]                         ; 22.386 ; 22.284 ; Fall       ; user_addr_control[16]                                                 ;
;  hex0[0]         ; user_addr_control[16]                         ; 18.589 ; 18.637 ; Fall       ; user_addr_control[16]                                                 ;
;  hex0[1]         ; user_addr_control[16]                         ; 20.469 ; 20.564 ; Fall       ; user_addr_control[16]                                                 ;
;  hex0[2]         ; user_addr_control[16]                         ; 19.500 ; 19.388 ; Fall       ; user_addr_control[16]                                                 ;
;  hex0[3]         ; user_addr_control[16]                         ; 19.391 ; 19.298 ; Fall       ; user_addr_control[16]                                                 ;
;  hex0[4]         ; user_addr_control[16]                         ; 21.037 ; 20.928 ; Fall       ; user_addr_control[16]                                                 ;
;  hex0[5]         ; user_addr_control[16]                         ; 22.386 ; 22.284 ; Fall       ; user_addr_control[16]                                                 ;
;  hex0[6]         ; user_addr_control[16]                         ; 21.387 ; 21.352 ; Fall       ; user_addr_control[16]                                                 ;
; hex1[*]          ; user_addr_control[16]                         ; 17.934 ; 18.093 ; Fall       ; user_addr_control[16]                                                 ;
;  hex1[0]         ; user_addr_control[16]                         ; 17.332 ; 17.256 ; Fall       ; user_addr_control[16]                                                 ;
;  hex1[1]         ; user_addr_control[16]                         ; 16.651 ; 16.465 ; Fall       ; user_addr_control[16]                                                 ;
;  hex1[2]         ; user_addr_control[16]                         ; 16.967 ; 16.769 ; Fall       ; user_addr_control[16]                                                 ;
;  hex1[3]         ; user_addr_control[16]                         ; 15.429 ; 15.458 ; Fall       ; user_addr_control[16]                                                 ;
;  hex1[4]         ; user_addr_control[16]                         ; 17.299 ; 17.131 ; Fall       ; user_addr_control[16]                                                 ;
;  hex1[5]         ; user_addr_control[16]                         ; 17.934 ; 18.093 ; Fall       ; user_addr_control[16]                                                 ;
;  hex1[6]         ; user_addr_control[16]                         ; 17.199 ; 17.133 ; Fall       ; user_addr_control[16]                                                 ;
; hex2[*]          ; user_addr_control[16]                         ; 18.905 ; 18.802 ; Fall       ; user_addr_control[16]                                                 ;
;  hex2[0]         ; user_addr_control[16]                         ; 17.213 ; 17.310 ; Fall       ; user_addr_control[16]                                                 ;
;  hex2[2]         ; user_addr_control[16]                         ; 16.945 ; 16.837 ; Fall       ; user_addr_control[16]                                                 ;
;  hex2[3]         ; user_addr_control[16]                         ; 16.909 ; 16.998 ; Fall       ; user_addr_control[16]                                                 ;
;  hex2[4]         ; user_addr_control[16]                         ; 15.881 ; 15.884 ; Fall       ; user_addr_control[16]                                                 ;
;  hex2[5]         ; user_addr_control[16]                         ; 18.905 ; 18.802 ; Fall       ; user_addr_control[16]                                                 ;
;  hex2[6]         ; user_addr_control[16]                         ; 16.169 ; 16.295 ; Fall       ; user_addr_control[16]                                                 ;
+------------------+-----------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                           ;
+------------------+-----------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------+
; Data Port        ; Clock Port                                    ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                       ;
+------------------+-----------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------+
; hex1[*]          ; in_Clock                                      ; 5.306  ; 5.452  ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex1[0]         ; in_Clock                                      ; 6.188  ; 6.451  ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex1[1]         ; in_Clock                                      ; 5.816  ; 5.981  ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex1[2]         ; in_Clock                                      ; 5.990  ; 6.135  ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex1[3]         ; in_Clock                                      ; 5.306  ; 5.452  ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex1[4]         ; in_Clock                                      ; 6.177  ; 6.423  ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex1[5]         ; in_Clock                                      ; 6.805  ; 7.052  ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex1[6]         ; in_Clock                                      ; 6.552  ; 6.356  ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
; hex2[*]          ; in_Clock                                      ; 5.912  ; 5.644  ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex2[0]         ; in_Clock                                      ; 6.436  ; 6.077  ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex2[2]         ; in_Clock                                      ; 5.912  ; 6.249  ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex2[3]         ; in_Clock                                      ; 6.265  ; 5.925  ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex2[4]         ; in_Clock                                      ; 5.959  ; 5.739  ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex2[5]         ; in_Clock                                      ; 6.828  ; 7.092  ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex2[6]         ; in_Clock                                      ; 5.947  ; 5.644  ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
; retrieve_done    ; in_Clock                                      ; 5.490  ; 5.724  ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
; test_wire[*]     ; in_Clock                                      ; 5.351  ; 5.537  ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  test_wire[0]    ; in_Clock                                      ; 5.782  ; 6.093  ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  test_wire[1]    ; in_Clock                                      ; 6.105  ; 6.401  ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  test_wire[2]    ; in_Clock                                      ; 6.169  ; 6.423  ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  test_wire[3]    ; in_Clock                                      ; 5.351  ; 5.569  ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  test_wire[4]    ; in_Clock                                      ; 6.269  ; 6.577  ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  test_wire[5]    ; in_Clock                                      ; 5.358  ; 5.537  ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  test_wire[6]    ; in_Clock                                      ; 6.168  ; 6.516  ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
; tx_active        ; in_Clock                                      ; 5.879  ; 6.166  ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
; tx_serial        ; in_Clock                                      ; 6.573  ; 6.905  ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
; write_done       ; in_Clock                                      ; 6.018  ; 6.268  ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
; hex1[*]          ; in_Clock                                      ; 5.709  ; 5.855  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex1[0]         ; in_Clock                                      ; 6.591  ; 6.854  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex1[1]         ; in_Clock                                      ; 6.219  ; 6.384  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex1[2]         ; in_Clock                                      ; 6.393  ; 6.538  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex1[3]         ; in_Clock                                      ; 5.709  ; 5.855  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex1[4]         ; in_Clock                                      ; 6.580  ; 6.826  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex1[5]         ; in_Clock                                      ; 7.208  ; 7.455  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex1[6]         ; in_Clock                                      ; 6.955  ; 6.759  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
; hex2[*]          ; in_Clock                                      ; 6.315  ; 6.047  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex2[0]         ; in_Clock                                      ; 6.811  ; 6.480  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex2[2]         ; in_Clock                                      ; 6.315  ; 6.624  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex2[3]         ; in_Clock                                      ; 6.640  ; 6.328  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex2[4]         ; in_Clock                                      ; 6.362  ; 6.142  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex2[5]         ; in_Clock                                      ; 7.231  ; 7.495  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex2[6]         ; in_Clock                                      ; 6.322  ; 6.047  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
; hex5[*]          ; in_Clock                                      ; 5.770  ; 5.763  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex5[0]         ; in_Clock                                      ; 5.770  ; 6.156  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex5[1]         ; in_Clock                                      ; 6.865  ; 7.011  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex5[2]         ; in_Clock                                      ; 6.050  ; 6.113  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex5[3]         ; in_Clock                                      ; 5.844  ; 5.880  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex5[4]         ; in_Clock                                      ; 5.835  ; 5.882  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex5[5]         ; in_Clock                                      ; 5.946  ; 5.990  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex5[6]         ; in_Clock                                      ; 5.791  ; 5.763  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
; hex6[*]          ; in_Clock                                      ; 4.802  ; 4.629  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex6[0]         ; in_Clock                                      ; 4.802  ; 4.629  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex6[3]         ; in_Clock                                      ; 4.802  ; 4.629  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex6[4]         ; in_Clock                                      ; 5.234  ; 4.994  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex6[5]         ; in_Clock                                      ; 6.223  ; 5.927  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
; hex7[*]          ; in_Clock                                      ; 5.551  ; 5.384  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex7[0]         ; in_Clock                                      ; 6.258  ; 6.232  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex7[2]         ; in_Clock                                      ; 6.793  ; 7.127  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex7[3]         ; in_Clock                                      ; 6.123  ; 6.052  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex7[4]         ; in_Clock                                      ; 5.551  ; 5.384  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex7[5]         ; in_Clock                                      ; 6.758  ; 6.594  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  hex7[6]         ; in_Clock                                      ; 5.721  ; 5.512  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
; iram_output[*]   ; in_Clock                                      ; 5.756  ; 5.962  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  iram_output[0]  ; in_Clock                                      ; 6.382  ; 6.634  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  iram_output[1]  ; in_Clock                                      ; 6.293  ; 6.537  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  iram_output[2]  ; in_Clock                                      ; 6.301  ; 6.540  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  iram_output[3]  ; in_Clock                                      ; 6.366  ; 6.616  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  iram_output[4]  ; in_Clock                                      ; 6.211  ; 6.438  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  iram_output[5]  ; in_Clock                                      ; 6.878  ; 7.154  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  iram_output[6]  ; in_Clock                                      ; 6.290  ; 6.541  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
;  iram_output[7]  ; in_Clock                                      ; 5.756  ; 5.962  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
; processor_status ; in_Clock                                      ; 6.133  ; 6.439  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ;
; hex1[*]          ; in_Clock                                      ; 5.444  ; 5.590  ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex1[0]         ; in_Clock                                      ; 6.326  ; 6.589  ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex1[1]         ; in_Clock                                      ; 5.954  ; 6.119  ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex1[2]         ; in_Clock                                      ; 6.128  ; 6.273  ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex1[3]         ; in_Clock                                      ; 5.444  ; 5.590  ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex1[4]         ; in_Clock                                      ; 6.315  ; 6.561  ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex1[5]         ; in_Clock                                      ; 6.943  ; 7.190  ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex1[6]         ; in_Clock                                      ; 6.690  ; 6.494  ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
; hex2[*]          ; in_Clock                                      ; 6.050  ; 5.782  ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex2[0]         ; in_Clock                                      ; 6.574  ; 6.215  ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex2[2]         ; in_Clock                                      ; 6.050  ; 6.387  ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex2[3]         ; in_Clock                                      ; 6.403  ; 6.063  ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex2[4]         ; in_Clock                                      ; 6.097  ; 5.877  ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex2[5]         ; in_Clock                                      ; 6.966  ; 7.230  ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex2[6]         ; in_Clock                                      ; 6.085  ; 5.782  ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
; retrieve_done    ; in_Clock                                      ; 5.628  ; 5.862  ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
; test_wire[*]     ; in_Clock                                      ; 5.489  ; 5.675  ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  test_wire[0]    ; in_Clock                                      ; 5.920  ; 6.231  ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  test_wire[1]    ; in_Clock                                      ; 6.243  ; 6.539  ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  test_wire[2]    ; in_Clock                                      ; 6.307  ; 6.561  ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  test_wire[3]    ; in_Clock                                      ; 5.489  ; 5.707  ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  test_wire[4]    ; in_Clock                                      ; 6.407  ; 6.715  ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  test_wire[5]    ; in_Clock                                      ; 5.496  ; 5.675  ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  test_wire[6]    ; in_Clock                                      ; 6.306  ; 6.654  ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
; tx_active        ; in_Clock                                      ; 6.017  ; 6.304  ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
; tx_serial        ; in_Clock                                      ; 6.711  ; 7.043  ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
; write_done       ; in_Clock                                      ; 6.156  ; 6.406  ; Rise       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
; hex1[*]          ; in_Clock                                      ; 5.837  ; 5.983  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex1[0]         ; in_Clock                                      ; 6.719  ; 6.982  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex1[1]         ; in_Clock                                      ; 6.347  ; 6.512  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex1[2]         ; in_Clock                                      ; 6.521  ; 6.666  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex1[3]         ; in_Clock                                      ; 5.837  ; 5.983  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex1[4]         ; in_Clock                                      ; 6.708  ; 6.954  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex1[5]         ; in_Clock                                      ; 7.336  ; 7.583  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex1[6]         ; in_Clock                                      ; 7.083  ; 6.887  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
; hex2[*]          ; in_Clock                                      ; 6.443  ; 6.175  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex2[0]         ; in_Clock                                      ; 6.939  ; 6.608  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex2[2]         ; in_Clock                                      ; 6.443  ; 6.752  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex2[3]         ; in_Clock                                      ; 6.768  ; 6.456  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex2[4]         ; in_Clock                                      ; 6.490  ; 6.270  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex2[5]         ; in_Clock                                      ; 7.359  ; 7.623  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex2[6]         ; in_Clock                                      ; 6.450  ; 6.175  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
; hex5[*]          ; in_Clock                                      ; 5.898  ; 5.891  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex5[0]         ; in_Clock                                      ; 5.898  ; 6.284  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex5[1]         ; in_Clock                                      ; 6.993  ; 7.139  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex5[2]         ; in_Clock                                      ; 6.178  ; 6.241  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex5[3]         ; in_Clock                                      ; 5.972  ; 6.008  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex5[4]         ; in_Clock                                      ; 5.963  ; 6.010  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex5[5]         ; in_Clock                                      ; 6.074  ; 6.118  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex5[6]         ; in_Clock                                      ; 5.919  ; 5.891  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
; hex6[*]          ; in_Clock                                      ; 4.930  ; 4.757  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex6[0]         ; in_Clock                                      ; 4.930  ; 4.757  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex6[3]         ; in_Clock                                      ; 4.930  ; 4.757  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex6[4]         ; in_Clock                                      ; 5.362  ; 5.122  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex6[5]         ; in_Clock                                      ; 6.351  ; 6.055  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
; hex7[*]          ; in_Clock                                      ; 5.679  ; 5.512  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex7[0]         ; in_Clock                                      ; 6.386  ; 6.360  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex7[2]         ; in_Clock                                      ; 6.921  ; 7.255  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex7[3]         ; in_Clock                                      ; 6.251  ; 6.180  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex7[4]         ; in_Clock                                      ; 5.679  ; 5.512  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex7[5]         ; in_Clock                                      ; 6.886  ; 6.722  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  hex7[6]         ; in_Clock                                      ; 5.849  ; 5.640  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
; iram_output[*]   ; in_Clock                                      ; 5.884  ; 6.090  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  iram_output[0]  ; in_Clock                                      ; 6.510  ; 6.762  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  iram_output[1]  ; in_Clock                                      ; 6.421  ; 6.665  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  iram_output[2]  ; in_Clock                                      ; 6.429  ; 6.668  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  iram_output[3]  ; in_Clock                                      ; 6.494  ; 6.744  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  iram_output[4]  ; in_Clock                                      ; 6.339  ; 6.566  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  iram_output[5]  ; in_Clock                                      ; 7.006  ; 7.282  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  iram_output[6]  ; in_Clock                                      ; 6.418  ; 6.669  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
;  iram_output[7]  ; in_Clock                                      ; 5.884  ; 6.090  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
; processor_status ; in_Clock                                      ; 6.261  ; 6.567  ; Fall       ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ;
; hex3[*]          ; debouncer:clock_mode_button|button_out        ; 3.375  ; 3.602  ; Rise       ; debouncer:clock_mode_button|button_out                                ;
;  hex3[0]         ; debouncer:clock_mode_button|button_out        ; 4.772  ; 5.203  ; Rise       ; debouncer:clock_mode_button|button_out                                ;
;  hex3[2]         ; debouncer:clock_mode_button|button_out        ; 5.118  ; 4.981  ; Rise       ; debouncer:clock_mode_button|button_out                                ;
;  hex3[3]         ; debouncer:clock_mode_button|button_out        ; 4.453  ; 4.804  ; Rise       ; debouncer:clock_mode_button|button_out                                ;
;  hex3[4]         ; debouncer:clock_mode_button|button_out        ; 3.375  ; 3.602  ; Rise       ; debouncer:clock_mode_button|button_out                                ;
;  hex3[5]         ; debouncer:clock_mode_button|button_out        ; 3.816  ; 4.080  ; Rise       ; debouncer:clock_mode_button|button_out                                ;
;  hex3[6]         ; debouncer:clock_mode_button|button_out        ; 5.782  ; 5.331  ; Rise       ; debouncer:clock_mode_button|button_out                                ;
; hex5[*]          ; processor:Processor|state_machine:SM|STATE[1] ; 4.865  ; 5.066  ; Rise       ; processor:Processor|state_machine:SM|STATE[1]                         ;
;  hex5[0]         ; processor:Processor|state_machine:SM|STATE[1] ; 4.865  ; 5.157  ; Rise       ; processor:Processor|state_machine:SM|STATE[1]                         ;
;  hex5[1]         ; processor:Processor|state_machine:SM|STATE[1] ; 6.124  ; 6.251  ; Rise       ; processor:Processor|state_machine:SM|STATE[1]                         ;
;  hex5[2]         ; processor:Processor|state_machine:SM|STATE[1] ; 5.287  ; 5.606  ; Rise       ; processor:Processor|state_machine:SM|STATE[1]                         ;
;  hex5[3]         ; processor:Processor|state_machine:SM|STATE[1] ; 5.101  ; 5.132  ; Rise       ; processor:Processor|state_machine:SM|STATE[1]                         ;
;  hex5[4]         ; processor:Processor|state_machine:SM|STATE[1] ; 5.312  ; 5.121  ; Rise       ; processor:Processor|state_machine:SM|STATE[1]                         ;
;  hex5[5]         ; processor:Processor|state_machine:SM|STATE[1] ; 5.494  ; 5.311  ; Rise       ; processor:Processor|state_machine:SM|STATE[1]                         ;
;  hex5[6]         ; processor:Processor|state_machine:SM|STATE[1] ; 5.345  ; 5.066  ; Rise       ; processor:Processor|state_machine:SM|STATE[1]                         ;
; hex4[*]          ; processor:Processor|state_machine:SM|STATE[1] ; 5.030  ; 5.184  ; Fall       ; processor:Processor|state_machine:SM|STATE[1]                         ;
;  hex4[0]         ; processor:Processor|state_machine:SM|STATE[1] ; 5.756  ; 5.983  ; Fall       ; processor:Processor|state_machine:SM|STATE[1]                         ;
;  hex4[1]         ; processor:Processor|state_machine:SM|STATE[1] ; 5.364  ; 5.567  ; Fall       ; processor:Processor|state_machine:SM|STATE[1]                         ;
;  hex4[2]         ; processor:Processor|state_machine:SM|STATE[1] ; 5.366  ; 5.562  ; Fall       ; processor:Processor|state_machine:SM|STATE[1]                         ;
;  hex4[3]         ; processor:Processor|state_machine:SM|STATE[1] ; 5.834  ; 6.041  ; Fall       ; processor:Processor|state_machine:SM|STATE[1]                         ;
;  hex4[4]         ; processor:Processor|state_machine:SM|STATE[1] ; 6.003  ; 6.273  ; Fall       ; processor:Processor|state_machine:SM|STATE[1]                         ;
;  hex4[5]         ; processor:Processor|state_machine:SM|STATE[1] ; 5.338  ; 5.527  ; Fall       ; processor:Processor|state_machine:SM|STATE[1]                         ;
;  hex4[6]         ; processor:Processor|state_machine:SM|STATE[1] ; 5.030  ; 5.184  ; Fall       ; processor:Processor|state_machine:SM|STATE[1]                         ;
; hex5[*]          ; processor:Processor|state_machine:SM|STATE[1] ; 5.013  ; 5.249  ; Fall       ; processor:Processor|state_machine:SM|STATE[1]                         ;
;  hex5[0]         ; processor:Processor|state_machine:SM|STATE[1] ; 5.013  ; 5.298  ; Fall       ; processor:Processor|state_machine:SM|STATE[1]                         ;
;  hex5[1]         ; processor:Processor|state_machine:SM|STATE[1] ; 6.307  ; 6.434  ; Fall       ; processor:Processor|state_machine:SM|STATE[1]                         ;
;  hex5[2]         ; processor:Processor|state_machine:SM|STATE[1] ; 5.470  ; 5.785  ; Fall       ; processor:Processor|state_machine:SM|STATE[1]                         ;
;  hex5[3]         ; processor:Processor|state_machine:SM|STATE[1] ; 5.284  ; 5.315  ; Fall       ; processor:Processor|state_machine:SM|STATE[1]                         ;
;  hex5[4]         ; processor:Processor|state_machine:SM|STATE[1] ; 5.491  ; 5.304  ; Fall       ; processor:Processor|state_machine:SM|STATE[1]                         ;
;  hex5[5]         ; processor:Processor|state_machine:SM|STATE[1] ; 5.673  ; 5.494  ; Fall       ; processor:Processor|state_machine:SM|STATE[1]                         ;
;  hex5[6]         ; processor:Processor|state_machine:SM|STATE[1] ; 5.524  ; 5.249  ; Fall       ; processor:Processor|state_machine:SM|STATE[1]                         ;
; hex0[*]          ; user_addr_control[16]                         ; 7.942  ; 8.146  ; Rise       ; user_addr_control[16]                                                 ;
;  hex0[0]         ; user_addr_control[16]                         ; 7.942  ; 8.146  ; Rise       ; user_addr_control[16]                                                 ;
;  hex0[1]         ; user_addr_control[16]                         ; 9.100  ; 9.353  ; Rise       ; user_addr_control[16]                                                 ;
;  hex0[2]         ; user_addr_control[16]                         ; 8.382  ; 8.586  ; Rise       ; user_addr_control[16]                                                 ;
;  hex0[3]         ; user_addr_control[16]                         ; 8.305  ; 8.512  ; Rise       ; user_addr_control[16]                                                 ;
;  hex0[4]         ; user_addr_control[16]                         ; 9.075  ; 9.377  ; Rise       ; user_addr_control[16]                                                 ;
;  hex0[5]         ; user_addr_control[16]                         ; 9.982  ; 10.329 ; Rise       ; user_addr_control[16]                                                 ;
;  hex0[6]         ; user_addr_control[16]                         ; 9.265  ; 9.615  ; Rise       ; user_addr_control[16]                                                 ;
; hex1[*]          ; user_addr_control[16]                         ; 5.441  ; 5.587  ; Rise       ; user_addr_control[16]                                                 ;
;  hex1[0]         ; user_addr_control[16]                         ; 6.323  ; 6.586  ; Rise       ; user_addr_control[16]                                                 ;
;  hex1[1]         ; user_addr_control[16]                         ; 5.951  ; 6.116  ; Rise       ; user_addr_control[16]                                                 ;
;  hex1[2]         ; user_addr_control[16]                         ; 6.125  ; 6.270  ; Rise       ; user_addr_control[16]                                                 ;
;  hex1[3]         ; user_addr_control[16]                         ; 5.441  ; 5.587  ; Rise       ; user_addr_control[16]                                                 ;
;  hex1[4]         ; user_addr_control[16]                         ; 6.312  ; 6.558  ; Rise       ; user_addr_control[16]                                                 ;
;  hex1[5]         ; user_addr_control[16]                         ; 6.940  ; 7.187  ; Rise       ; user_addr_control[16]                                                 ;
;  hex1[6]         ; user_addr_control[16]                         ; 6.687  ; 6.491  ; Rise       ; user_addr_control[16]                                                 ;
; hex2[*]          ; user_addr_control[16]                         ; 6.047  ; 5.779  ; Rise       ; user_addr_control[16]                                                 ;
;  hex2[0]         ; user_addr_control[16]                         ; 6.571  ; 6.212  ; Rise       ; user_addr_control[16]                                                 ;
;  hex2[2]         ; user_addr_control[16]                         ; 6.047  ; 6.384  ; Rise       ; user_addr_control[16]                                                 ;
;  hex2[3]         ; user_addr_control[16]                         ; 6.400  ; 6.060  ; Rise       ; user_addr_control[16]                                                 ;
;  hex2[4]         ; user_addr_control[16]                         ; 6.094  ; 5.874  ; Rise       ; user_addr_control[16]                                                 ;
;  hex2[5]         ; user_addr_control[16]                         ; 6.963  ; 7.227  ; Rise       ; user_addr_control[16]                                                 ;
;  hex2[6]         ; user_addr_control[16]                         ; 6.082  ; 5.779  ; Rise       ; user_addr_control[16]                                                 ;
; hex0[*]          ; user_addr_control[16]                         ; 8.482  ; 8.686  ; Fall       ; user_addr_control[16]                                                 ;
;  hex0[0]         ; user_addr_control[16]                         ; 8.482  ; 8.686  ; Fall       ; user_addr_control[16]                                                 ;
;  hex0[1]         ; user_addr_control[16]                         ; 9.640  ; 9.893  ; Fall       ; user_addr_control[16]                                                 ;
;  hex0[2]         ; user_addr_control[16]                         ; 8.922  ; 9.126  ; Fall       ; user_addr_control[16]                                                 ;
;  hex0[3]         ; user_addr_control[16]                         ; 8.845  ; 9.052  ; Fall       ; user_addr_control[16]                                                 ;
;  hex0[4]         ; user_addr_control[16]                         ; 9.615  ; 9.917  ; Fall       ; user_addr_control[16]                                                 ;
;  hex0[5]         ; user_addr_control[16]                         ; 10.522 ; 10.869 ; Fall       ; user_addr_control[16]                                                 ;
;  hex0[6]         ; user_addr_control[16]                         ; 9.805  ; 10.155 ; Fall       ; user_addr_control[16]                                                 ;
; hex1[*]          ; user_addr_control[16]                         ; 5.441  ; 5.587  ; Fall       ; user_addr_control[16]                                                 ;
;  hex1[0]         ; user_addr_control[16]                         ; 6.323  ; 6.586  ; Fall       ; user_addr_control[16]                                                 ;
;  hex1[1]         ; user_addr_control[16]                         ; 5.951  ; 6.116  ; Fall       ; user_addr_control[16]                                                 ;
;  hex1[2]         ; user_addr_control[16]                         ; 6.125  ; 6.270  ; Fall       ; user_addr_control[16]                                                 ;
;  hex1[3]         ; user_addr_control[16]                         ; 5.441  ; 5.587  ; Fall       ; user_addr_control[16]                                                 ;
;  hex1[4]         ; user_addr_control[16]                         ; 6.312  ; 6.558  ; Fall       ; user_addr_control[16]                                                 ;
;  hex1[5]         ; user_addr_control[16]                         ; 6.940  ; 7.187  ; Fall       ; user_addr_control[16]                                                 ;
;  hex1[6]         ; user_addr_control[16]                         ; 6.687  ; 6.491  ; Fall       ; user_addr_control[16]                                                 ;
; hex2[*]          ; user_addr_control[16]                         ; 6.047  ; 5.779  ; Fall       ; user_addr_control[16]                                                 ;
;  hex2[0]         ; user_addr_control[16]                         ; 6.571  ; 6.212  ; Fall       ; user_addr_control[16]                                                 ;
;  hex2[2]         ; user_addr_control[16]                         ; 6.047  ; 6.384  ; Fall       ; user_addr_control[16]                                                 ;
;  hex2[3]         ; user_addr_control[16]                         ; 6.400  ; 6.060  ; Fall       ; user_addr_control[16]                                                 ;
;  hex2[4]         ; user_addr_control[16]                         ; 6.094  ; 5.874  ; Fall       ; user_addr_control[16]                                                 ;
;  hex2[5]         ; user_addr_control[16]                         ; 6.963  ; 7.227  ; Fall       ; user_addr_control[16]                                                 ;
;  hex2[6]         ; user_addr_control[16]                         ; 6.082  ; 5.779  ; Fall       ; user_addr_control[16]                                                 ;
+------------------+-----------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Propagation Delay                                                       ;
+-----------------------+-------------+--------+--------+--------+--------+
; Input Port            ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+-----------------------+-------------+--------+--------+--------+--------+
; user_addr_control[17] ; hex1[0]     ; 21.136 ; 21.060 ; 21.593 ; 21.517 ;
; user_addr_control[17] ; hex1[1]     ; 20.455 ; 20.269 ; 20.912 ; 20.726 ;
; user_addr_control[17] ; hex1[2]     ; 20.771 ; 20.573 ; 21.228 ; 21.030 ;
; user_addr_control[17] ; hex1[3]     ; 19.233 ; 19.262 ; 19.690 ; 19.719 ;
; user_addr_control[17] ; hex1[4]     ; 21.103 ; 20.935 ; 21.560 ; 21.392 ;
; user_addr_control[17] ; hex1[5]     ; 21.738 ; 21.897 ; 22.195 ; 22.354 ;
; user_addr_control[17] ; hex1[6]     ; 21.003 ; 20.937 ; 21.460 ; 21.394 ;
; user_addr_control[17] ; hex2[0]     ; 21.033 ; 21.185 ; 21.490 ; 21.642 ;
; user_addr_control[17] ; hex2[2]     ; 20.820 ; 20.657 ; 21.277 ; 21.114 ;
; user_addr_control[17] ; hex2[3]     ; 20.729 ; 20.873 ; 21.186 ; 21.330 ;
; user_addr_control[17] ; hex2[4]     ; 19.685 ; 19.689 ; 20.142 ; 20.146 ;
; user_addr_control[17] ; hex2[5]     ; 22.780 ; 22.622 ; 23.237 ; 23.079 ;
; user_addr_control[17] ; hex2[6]     ; 19.989 ; 20.170 ; 20.446 ; 20.627 ;
+-----------------------+-------------+--------+--------+--------+--------+


+---------------------------------------------------------------------+
; Minimum Propagation Delay                                           ;
+-----------------------+-------------+-------+-------+-------+-------+
; Input Port            ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+-----------------------+-------------+-------+-------+-------+-------+
; user_addr_control[17] ; hex1[0]     ; 7.938 ; 8.201 ; 8.637 ; 8.900 ;
; user_addr_control[17] ; hex1[1]     ; 7.566 ; 7.731 ; 8.265 ; 8.430 ;
; user_addr_control[17] ; hex1[2]     ; 7.740 ; 7.885 ; 8.439 ; 8.584 ;
; user_addr_control[17] ; hex1[3]     ; 7.056 ; 7.202 ; 7.755 ; 7.901 ;
; user_addr_control[17] ; hex1[4]     ; 7.927 ; 8.173 ; 8.626 ; 8.872 ;
; user_addr_control[17] ; hex1[5]     ; 8.555 ; 8.802 ; 9.254 ; 9.501 ;
; user_addr_control[17] ; hex1[6]     ; 8.302 ; 8.106 ; 9.001 ; 8.805 ;
; user_addr_control[17] ; hex2[0]     ; 8.169 ; 7.827 ; 8.868 ; 8.526 ;
; user_addr_control[17] ; hex2[2]     ; 7.662 ; 7.982 ; 8.361 ; 8.681 ;
; user_addr_control[17] ; hex2[3]     ; 7.998 ; 7.675 ; 8.697 ; 8.374 ;
; user_addr_control[17] ; hex2[4]     ; 7.709 ; 7.489 ; 8.408 ; 8.188 ;
; user_addr_control[17] ; hex2[5]     ; 8.578 ; 8.842 ; 9.277 ; 9.541 ;
; user_addr_control[17] ; hex2[6]     ; 7.680 ; 7.394 ; 8.379 ; 8.093 ;
+-----------------------+-------------+-------+-------+-------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin              ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; hex7[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex7[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex7[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex7[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex7[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex7[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex7[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex6[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex6[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex6[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex6[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex6[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex6[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex6[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex5[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex5[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex5[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex5[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex5[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex5[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex5[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex4[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex4[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex4[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex4[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex4[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex4[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex4[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex3[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex3[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex3[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex3[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex3[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex3[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex3[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex2[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex2[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex2[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex2[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex2[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex2[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex2[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex1[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex1[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex1[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex1[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex1[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex1[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex1[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex0[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex0[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex0[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex0[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex0[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex0[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex0[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; write_done       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tx_serial        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; retrieve_done    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tx_active        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; processor_status ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; iram_output[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; iram_output[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; iram_output[2]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; iram_output[3]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; iram_output[4]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; iram_output[5]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; iram_output[6]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; iram_output[7]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; test_wire[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; test_wire[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; test_wire[2]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; test_wire[3]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; test_wire[4]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; test_wire[5]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; test_wire[6]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; user_addr_control[17]   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; user_addr_control[16]   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; user_addr_control[13]   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; user_addr_control[14]   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; user_addr_control[15]   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; user_addr_control[0]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; user_addr_control[1]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; user_addr_control[2]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; user_addr_control[3]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; user_addr_control[4]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; user_addr_control[5]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; user_addr_control[6]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; user_addr_control[7]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; user_addr_control[8]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; user_addr_control[9]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; user_addr_control[10]   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; user_addr_control[11]   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; user_addr_control[12]   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; reset_processor         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; in_Clock                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk_mode                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; idle_button             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; manual_clk              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rx_serial               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; hex7[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; hex7[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; hex7[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; hex7[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; hex7[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; hex7[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; hex7[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; hex6[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; hex6[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; hex6[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; hex6[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; hex6[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; hex6[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; hex6[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; hex5[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; hex5[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; hex5[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; hex5[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; hex5[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; hex5[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; hex5[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; hex4[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; hex4[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; hex4[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; hex4[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; hex4[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; hex4[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; hex4[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; hex3[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; hex3[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; hex3[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; hex3[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; hex3[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; hex3[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; hex3[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; hex2[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; hex2[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; hex2[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; hex2[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; hex2[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; hex2[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; hex2[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; hex1[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; hex1[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; hex1[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; hex1[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; hex1[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; hex1[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; hex1[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; hex0[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; hex0[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; hex0[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; hex0[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; hex0[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; hex0[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; hex0[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; write_done       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; tx_serial        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; retrieve_done    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; tx_active        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; processor_status ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; iram_output[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; iram_output[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; iram_output[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; iram_output[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; iram_output[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; iram_output[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; iram_output[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; iram_output[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; test_wire[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; test_wire[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; test_wire[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; test_wire[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; test_wire[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; test_wire[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; test_wire[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; hex7[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; hex7[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; hex7[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; hex7[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; hex7[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; hex7[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; hex7[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; hex6[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; hex6[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; hex6[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; hex6[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; hex6[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; hex6[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; hex6[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; hex5[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; hex5[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; hex5[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; hex5[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; hex5[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; hex5[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; hex5[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; hex4[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; hex4[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; hex4[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; hex4[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; hex4[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; hex4[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; hex4[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; hex3[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; hex3[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; hex3[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; hex3[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; hex3[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; hex3[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; hex3[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; hex2[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; hex2[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; hex2[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; hex2[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; hex2[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; hex2[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; hex2[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; hex1[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; hex1[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; hex1[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; hex1[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; hex1[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; hex1[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; hex1[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; hex0[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; hex0[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; hex0[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; hex0[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; hex0[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; hex0[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; hex0[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; write_done       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; tx_serial        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; retrieve_done    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; tx_active        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; processor_status ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; iram_output[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; iram_output[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; iram_output[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; iram_output[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; iram_output[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; iram_output[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; iram_output[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; iram_output[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; test_wire[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; test_wire[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; test_wire[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; test_wire[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; test_wire[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; test_wire[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; test_wire[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; hex7[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; hex7[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; hex7[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; hex7[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; hex7[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; hex7[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; hex7[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; hex6[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; hex6[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; hex6[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; hex6[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; hex6[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; hex6[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; hex6[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; hex5[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; hex5[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; hex5[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; hex5[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; hex5[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; hex5[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; hex5[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; hex4[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; hex4[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; hex4[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; hex4[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; hex4[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; hex4[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; hex4[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; hex3[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; hex3[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; hex3[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; hex3[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; hex3[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; hex3[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; hex3[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; hex2[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; hex2[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; hex2[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; hex2[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; hex2[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; hex2[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; hex2[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; hex1[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; hex1[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; hex1[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; hex1[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; hex1[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; hex1[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; hex1[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; hex0[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; hex0[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; hex0[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; hex0[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; hex0[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; hex0[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; hex0[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; write_done       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; tx_serial        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; retrieve_done    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; tx_active        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; processor_status ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; iram_output[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; iram_output[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; iram_output[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; iram_output[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; iram_output[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; iram_output[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; iram_output[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; iram_output[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; test_wire[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; test_wire[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; test_wire[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; test_wire[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; test_wire[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; test_wire[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; test_wire[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                   ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+--------------+----------+----------+
; From Clock                                                            ; To Clock                                                              ; RR Paths     ; FR Paths     ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+--------------+----------+----------+
; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; > 2147483647 ; > 2147483647 ; 21548    ; 39052    ;
; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; > 2147483647 ; > 2147483647 ; 21548    ; 39052    ;
; in_Clock                                                              ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0            ; 0            ; 17       ; 0        ;
; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0            ; 0            ; 62       ; 62       ;
; user_addr_control[16]                                                 ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 16           ; 16           ; 256      ; 256      ;
; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; > 2147483647 ; > 2147483647 ; 21548    ; 39052    ;
; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; > 2147483647 ; > 2147483647 ; 21548    ; 39052    ;
; in_Clock                                                              ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0            ; 0            ; 17       ; 0        ;
; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0            ; 0            ; 62       ; 62       ;
; user_addr_control[16]                                                 ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 16           ; 16           ; 256      ; 256      ;
; debouncer:clock_mode_button|button_out                                ; debouncer:clock_mode_button|button_out                                ; 3            ; 0            ; 0        ; 0        ;
; debouncer:clock_mode_button|button_out                                ; in_Clock                                                              ; 1            ; 1            ; 0        ; 0        ;
; in_Clock                                                              ; in_Clock                                                              ; 59           ; 0            ; 0        ; 0        ;
; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1]                         ; 0            ; 0            ; 0        ; 585      ;
; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1]                         ; 0            ; 0            ; 0        ; 585      ;
; processor:Processor|state_machine:SM|STATE[1]                         ; processor:Processor|state_machine:SM|STATE[1]                         ; 0            ; 0            ; 17       ; 17       ;
; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16]                                                 ; 105600       ; 410038       ; 105600   ; 410038   ;
; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16]                                                 ; 105600       ; 410038       ; 105600   ; 410038   ;
; user_addr_control[16]                                                 ; user_addr_control[16]                                                 ; 4128         ; 4128         ; 4128     ; 4128     ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+--------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                    ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+--------------+----------+----------+
; From Clock                                                            ; To Clock                                                              ; RR Paths     ; FR Paths     ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+--------------+----------+----------+
; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; > 2147483647 ; > 2147483647 ; 21548    ; 39052    ;
; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; > 2147483647 ; > 2147483647 ; 21548    ; 39052    ;
; in_Clock                                                              ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0            ; 0            ; 17       ; 0        ;
; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 0            ; 0            ; 62       ; 62       ;
; user_addr_control[16]                                                 ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; 16           ; 16           ; 256      ; 256      ;
; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; > 2147483647 ; > 2147483647 ; 21548    ; 39052    ;
; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; > 2147483647 ; > 2147483647 ; 21548    ; 39052    ;
; in_Clock                                                              ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0            ; 0            ; 17       ; 0        ;
; processor:Processor|state_machine:SM|STATE[1]                         ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 0            ; 0            ; 62       ; 62       ;
; user_addr_control[16]                                                 ; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; 16           ; 16           ; 256      ; 256      ;
; debouncer:clock_mode_button|button_out                                ; debouncer:clock_mode_button|button_out                                ; 3            ; 0            ; 0        ; 0        ;
; debouncer:clock_mode_button|button_out                                ; in_Clock                                                              ; 1            ; 1            ; 0        ; 0        ;
; in_Clock                                                              ; in_Clock                                                              ; 59           ; 0            ; 0        ; 0        ;
; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; processor:Processor|state_machine:SM|STATE[1]                         ; 0            ; 0            ; 0        ; 585      ;
; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; processor:Processor|state_machine:SM|STATE[1]                         ; 0            ; 0            ; 0        ; 585      ;
; processor:Processor|state_machine:SM|STATE[1]                         ; processor:Processor|state_machine:SM|STATE[1]                         ; 0            ; 0            ; 17       ; 17       ;
; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] ; user_addr_control[16]                                                 ; 105600       ; 410038       ; 105600   ; 410038   ;
; clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] ; user_addr_control[16]                                                 ; 105600       ; 410038       ; 105600   ; 410038   ;
; user_addr_control[16]                                                 ; user_addr_control[16]                                                 ; 4128         ; 4128         ; 4128     ; 4128     ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+--------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 23    ; 23   ;
; Unconstrained Input Port Paths  ; 5969  ; 5969 ;
; Unconstrained Output Ports      ; 70    ; 70   ;
; Unconstrained Output Port Paths ; 2970  ; 2970 ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Full Version
    Info: Processing started: Fri Jun 01 02:30:22 2018
Info: Command: quartus_sta top_level_2 -c top_level_2
Info: qsta_default_script.tcl version: #11
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 14 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'top_level_2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name in_Clock in_Clock
    Info (332110): create_generated_clock -source {clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0]} {clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 5 -duty_cycle 50.00 -name {clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1]} {clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name debouncer:clock_mode_button|button_out debouncer:clock_mode_button|button_out
    Info (332105): create_clock -period 1.000 -name processor:Processor|state_machine:SM|STATE[1] processor:Processor|state_machine:SM|STATE[1]
    Info (332105): create_clock -period 1.000 -name user_addr_control[16] user_addr_control[16]
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: bcd|d0|Mux7~0  from: dataa  to: combout
    Info (332098): Cell: bcd|d0|Mux7~0  from: datab  to: combout
    Info (332098): Cell: bcd|shifter~0  from: dataa  to: combout
    Info (332098): Cell: bcd|shifter~0  from: datab  to: combout
    Info (332098): Cell: bcd|shifter~0  from: datac  to: combout
    Info (332098): Cell: bcd|shifter~0  from: datad  to: combout
    Info (332098): Cell: bcd|shifter~13  from: dataa  to: combout
    Info (332098): Cell: bcd|shifter~13  from: datab  to: combout
    Info (332098): Cell: bcd|shifter~13  from: datad  to: combout
    Info (332098): Cell: bcd|shifter~14  from: dataa  to: combout
    Info (332098): Cell: bcd|shifter~14  from: datab  to: combout
    Info (332098): Cell: bcd|shifter~14  from: datac  to: combout
    Info (332098): Cell: bcd|shifter~15  from: datab  to: combout
    Info (332098): Cell: bcd|shifter~15  from: datac  to: combout
    Info (332098): Cell: bcd|shifter~15  from: datad  to: combout
    Info (332098): Cell: bcd|shifter~1  from: dataa  to: combout
    Info (332098): Cell: bcd|shifter~1  from: datab  to: combout
    Info (332098): Cell: bcd|shifter~1  from: datac  to: combout
    Info (332098): Cell: bcd|shifter~1  from: datad  to: combout
    Info (332098): Cell: bcd|shifter~2  from: dataa  to: combout
    Info (332098): Cell: bcd|shifter~2  from: datab  to: combout
    Info (332098): Cell: bcd|shifter~2  from: datac  to: combout
    Info (332098): Cell: bcd|shifter~2  from: datad  to: combout
    Info (332098): Cell: bcd|shifter~3  from: dataa  to: combout
    Info (332098): Cell: bcd|shifter~3  from: datac  to: combout
    Info (332098): Cell: bcd|shifter~3  from: datad  to: combout
    Info (332098): Cell: bcd|shifter~4  from: dataa  to: combout
    Info (332098): Cell: bcd|shifter~4  from: datac  to: combout
    Info (332098): Cell: bcd|shifter~4  from: datad  to: combout
    Info (332098): Cell: bcd|shifter~5  from: dataa  to: combout
    Info (332098): Cell: bcd|shifter~5  from: datab  to: combout
    Info (332098): Cell: bcd|shifter~5  from: datad  to: combout
    Info (332098): Cell: data_ram|dram_out_mux|LPM_MUX_component|auto_generated|result_node[1]~138  from: datad  to: combout
    Info (332098): Cell: data_ram|dram_out_mux|LPM_MUX_component|auto_generated|result_node[2]~117  from: datad  to: combout
    Info (332098): Cell: data_ram|dram_out_mux|LPM_MUX_component|auto_generated|result_node[3]~96  from: datad  to: combout
    Info (332098): Cell: data_ram|dram_out_mux|LPM_MUX_component|auto_generated|result_node[4]~20  from: datab  to: combout
    Info (332098): Cell: data_ram|dram_out_mux|LPM_MUX_component|auto_generated|result_node[5]~62  from: datac  to: combout
    Info (332098): Cell: data_ram|dram_out_mux|LPM_MUX_component|auto_generated|result_node[6]~75  from: datab  to: combout
    Info (332098): Cell: data_ram|dram_out_mux|LPM_MUX_component|auto_generated|result_node[7]~41  from: datab  to: combout
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -25.870
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -25.870           -1146.098 clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   -15.211            -954.114 clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):   -13.700             -94.171 user_addr_control[16] 
    Info (332119):    -4.349             -29.863 processor:Processor|state_machine:SM|STATE[1] 
    Info (332119):    -0.719              -0.719 in_Clock 
    Info (332119):     0.141               0.000 debouncer:clock_mode_button|button_out 
Info (332146): Worst-case hold slack is -2.488
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.488             -15.475 user_addr_control[16] 
    Info (332119):    -0.741             -26.764 clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    -0.361              -4.087 clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.239               0.000 processor:Processor|state_machine:SM|STATE[1] 
    Info (332119):     0.402               0.000 in_Clock 
    Info (332119):     0.440               0.000 debouncer:clock_mode_button|button_out 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -184.647 user_addr_control[16] 
    Info (332119):    -1.285              -2.570 debouncer:clock_mode_button|button_out 
    Info (332119):     0.390               0.000 processor:Processor|state_machine:SM|STATE[1] 
    Info (332119):     9.755               0.000 in_Clock 
    Info (332119):    19.584               0.000 clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    49.587               0.000 clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: bcd|d0|Mux7~0  from: dataa  to: combout
    Info (332098): Cell: bcd|d0|Mux7~0  from: datab  to: combout
    Info (332098): Cell: bcd|shifter~0  from: dataa  to: combout
    Info (332098): Cell: bcd|shifter~0  from: datab  to: combout
    Info (332098): Cell: bcd|shifter~0  from: datac  to: combout
    Info (332098): Cell: bcd|shifter~0  from: datad  to: combout
    Info (332098): Cell: bcd|shifter~13  from: dataa  to: combout
    Info (332098): Cell: bcd|shifter~13  from: datab  to: combout
    Info (332098): Cell: bcd|shifter~13  from: datad  to: combout
    Info (332098): Cell: bcd|shifter~14  from: dataa  to: combout
    Info (332098): Cell: bcd|shifter~14  from: datab  to: combout
    Info (332098): Cell: bcd|shifter~14  from: datac  to: combout
    Info (332098): Cell: bcd|shifter~15  from: datab  to: combout
    Info (332098): Cell: bcd|shifter~15  from: datac  to: combout
    Info (332098): Cell: bcd|shifter~15  from: datad  to: combout
    Info (332098): Cell: bcd|shifter~1  from: dataa  to: combout
    Info (332098): Cell: bcd|shifter~1  from: datab  to: combout
    Info (332098): Cell: bcd|shifter~1  from: datac  to: combout
    Info (332098): Cell: bcd|shifter~1  from: datad  to: combout
    Info (332098): Cell: bcd|shifter~2  from: dataa  to: combout
    Info (332098): Cell: bcd|shifter~2  from: datab  to: combout
    Info (332098): Cell: bcd|shifter~2  from: datac  to: combout
    Info (332098): Cell: bcd|shifter~2  from: datad  to: combout
    Info (332098): Cell: bcd|shifter~3  from: dataa  to: combout
    Info (332098): Cell: bcd|shifter~3  from: datac  to: combout
    Info (332098): Cell: bcd|shifter~3  from: datad  to: combout
    Info (332098): Cell: bcd|shifter~4  from: dataa  to: combout
    Info (332098): Cell: bcd|shifter~4  from: datac  to: combout
    Info (332098): Cell: bcd|shifter~4  from: datad  to: combout
    Info (332098): Cell: bcd|shifter~5  from: dataa  to: combout
    Info (332098): Cell: bcd|shifter~5  from: datab  to: combout
    Info (332098): Cell: bcd|shifter~5  from: datad  to: combout
    Info (332098): Cell: data_ram|dram_out_mux|LPM_MUX_component|auto_generated|result_node[1]~138  from: datad  to: combout
    Info (332098): Cell: data_ram|dram_out_mux|LPM_MUX_component|auto_generated|result_node[2]~117  from: datad  to: combout
    Info (332098): Cell: data_ram|dram_out_mux|LPM_MUX_component|auto_generated|result_node[3]~96  from: datad  to: combout
    Info (332098): Cell: data_ram|dram_out_mux|LPM_MUX_component|auto_generated|result_node[4]~20  from: datab  to: combout
    Info (332098): Cell: data_ram|dram_out_mux|LPM_MUX_component|auto_generated|result_node[5]~62  from: datac  to: combout
    Info (332098): Cell: data_ram|dram_out_mux|LPM_MUX_component|auto_generated|result_node[6]~75  from: datab  to: combout
    Info (332098): Cell: data_ram|dram_out_mux|LPM_MUX_component|auto_generated|result_node[7]~41  from: datab  to: combout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -22.337
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -22.337            -998.310 clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   -12.782             -87.658 user_addr_control[16] 
    Info (332119):   -11.743            -823.048 clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    -4.101             -28.114 processor:Processor|state_machine:SM|STATE[1] 
    Info (332119):    -0.553              -0.553 in_Clock 
    Info (332119):     0.220               0.000 debouncer:clock_mode_button|button_out 
Info (332146): Worst-case hold slack is -2.213
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.213             -14.463 user_addr_control[16] 
    Info (332119):    -0.715             -24.531 clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    -0.369              -3.718 clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.287               0.000 processor:Processor|state_machine:SM|STATE[1] 
    Info (332119):     0.353               0.000 in_Clock 
    Info (332119):     0.387               0.000 debouncer:clock_mode_button|button_out 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -160.179 user_addr_control[16] 
    Info (332119):    -1.285              -2.570 debouncer:clock_mode_button|button_out 
    Info (332119):     0.429               0.000 processor:Processor|state_machine:SM|STATE[1] 
    Info (332119):     9.744               0.000 in_Clock 
    Info (332119):    19.512               0.000 clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    49.519               0.000 clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] 
Info: Analyzing Fast 1200mV 0C Model
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: bcd|d0|Mux7~0  from: dataa  to: combout
    Info (332098): Cell: bcd|d0|Mux7~0  from: datab  to: combout
    Info (332098): Cell: bcd|shifter~0  from: dataa  to: combout
    Info (332098): Cell: bcd|shifter~0  from: datab  to: combout
    Info (332098): Cell: bcd|shifter~0  from: datac  to: combout
    Info (332098): Cell: bcd|shifter~0  from: datad  to: combout
    Info (332098): Cell: bcd|shifter~13  from: dataa  to: combout
    Info (332098): Cell: bcd|shifter~13  from: datab  to: combout
    Info (332098): Cell: bcd|shifter~13  from: datad  to: combout
    Info (332098): Cell: bcd|shifter~14  from: dataa  to: combout
    Info (332098): Cell: bcd|shifter~14  from: datab  to: combout
    Info (332098): Cell: bcd|shifter~14  from: datac  to: combout
    Info (332098): Cell: bcd|shifter~15  from: datab  to: combout
    Info (332098): Cell: bcd|shifter~15  from: datac  to: combout
    Info (332098): Cell: bcd|shifter~15  from: datad  to: combout
    Info (332098): Cell: bcd|shifter~1  from: dataa  to: combout
    Info (332098): Cell: bcd|shifter~1  from: datab  to: combout
    Info (332098): Cell: bcd|shifter~1  from: datac  to: combout
    Info (332098): Cell: bcd|shifter~1  from: datad  to: combout
    Info (332098): Cell: bcd|shifter~2  from: dataa  to: combout
    Info (332098): Cell: bcd|shifter~2  from: datab  to: combout
    Info (332098): Cell: bcd|shifter~2  from: datac  to: combout
    Info (332098): Cell: bcd|shifter~2  from: datad  to: combout
    Info (332098): Cell: bcd|shifter~3  from: dataa  to: combout
    Info (332098): Cell: bcd|shifter~3  from: datac  to: combout
    Info (332098): Cell: bcd|shifter~3  from: datad  to: combout
    Info (332098): Cell: bcd|shifter~4  from: dataa  to: combout
    Info (332098): Cell: bcd|shifter~4  from: datac  to: combout
    Info (332098): Cell: bcd|shifter~4  from: datad  to: combout
    Info (332098): Cell: bcd|shifter~5  from: dataa  to: combout
    Info (332098): Cell: bcd|shifter~5  from: datab  to: combout
    Info (332098): Cell: bcd|shifter~5  from: datad  to: combout
    Info (332098): Cell: data_ram|dram_out_mux|LPM_MUX_component|auto_generated|result_node[1]~138  from: datad  to: combout
    Info (332098): Cell: data_ram|dram_out_mux|LPM_MUX_component|auto_generated|result_node[2]~117  from: datad  to: combout
    Info (332098): Cell: data_ram|dram_out_mux|LPM_MUX_component|auto_generated|result_node[3]~96  from: datad  to: combout
    Info (332098): Cell: data_ram|dram_out_mux|LPM_MUX_component|auto_generated|result_node[4]~20  from: datab  to: combout
    Info (332098): Cell: data_ram|dram_out_mux|LPM_MUX_component|auto_generated|result_node[5]~62  from: datac  to: combout
    Info (332098): Cell: data_ram|dram_out_mux|LPM_MUX_component|auto_generated|result_node[6]~75  from: datab  to: combout
    Info (332098): Cell: data_ram|dram_out_mux|LPM_MUX_component|auto_generated|result_node[7]~41  from: datab  to: combout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -7.716
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -7.716            -559.367 clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -6.641             -45.164 user_addr_control[16] 
    Info (332119):    -3.263            -491.964 clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    -1.821             -12.445 processor:Processor|state_machine:SM|STATE[1] 
    Info (332119):    -0.224              -0.224 in_Clock 
    Info (332119):     0.592               0.000 debouncer:clock_mode_button|button_out 
Info (332146): Worst-case hold slack is -1.576
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.576             -10.388 user_addr_control[16] 
    Info (332119):    -0.553             -20.753 clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    -0.374              -7.060 clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.056               0.000 processor:Processor|state_machine:SM|STATE[1] 
    Info (332119):     0.171               0.000 in_Clock 
    Info (332119):     0.201               0.000 debouncer:clock_mode_button|button_out 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -86.707 user_addr_control[16] 
    Info (332119):    -1.000              -2.000 debouncer:clock_mode_button|button_out 
    Info (332119):     0.314               0.000 processor:Processor|state_machine:SM|STATE[1] 
    Info (332119):     9.441               0.000 in_Clock 
    Info (332119):    19.562               0.000 clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    49.577               0.000 clk_cntrl|_50MHz_to_25MHz|altpll_component|auto_generated|pll1|clk[1] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 876 megabytes
    Info: Processing ended: Fri Jun 01 02:30:40 2018
    Info: Elapsed time: 00:00:18
    Info: Total CPU time (on all processors): 00:00:14


