#! /usr/local/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-617-g5bb6c7f5)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x5558ce1f39f0 .scope module, "testbench" "testbench" 2 4;
 .timescale 0 0;
v0x5558ce1c56d0_0 .var/i "file", 31 0;
v0x5558ce1c57b0_0 .var/i "i", 31 0;
v0x5558ce1c5890_0 .net "sig_../halfadder.aig_c", 0 0, L_0x5558ce172930;  1 drivers
v0x5558ce1c5930_0 .net "sig_../halfadder.aig_s", 0 0, L_0x5558ce172a40;  1 drivers
v0x5558ce18cbb0_0 .var "sig_../halfadder.aig_x", 0 0;
v0x5558ce18ccc0_0 .var "sig_../halfadder.aig_y", 0 0;
v0x5558ce18cd80_0 .var "xorshift128_t", 31 0;
v0x5558ce18ce60_0 .var "xorshift128_w", 31 0;
v0x5558ce1cc400_0 .var "xorshift128_x", 31 0;
v0x5558ce1cc4e0_0 .var "xorshift128_y", 31 0;
v0x5558ce1cc5c0_0 .var "xorshift128_z", 31 0;
S_0x5558ce1f3b80 .scope task, "../halfadder.aig_print_header" "../halfadder.aig_print_header" 2 69, 2 69 0, S_0x5558ce1f39f0;
 .timescale 0 0;
TD_testbench...\/halfadder.aig_print_header ;
    %vpi_call 2 71 "$fdisplay", v0x5558ce1c56d0_0, "#OUT#" {0 0 0};
    %vpi_call 2 72 "$fdisplay", v0x5558ce1c56d0_0, "#OUT#   A   sig_../halfadder.aig_x " {0 0 0};
    %vpi_call 2 73 "$fdisplay", v0x5558ce1c56d0_0, "#OUT#   B   sig_../halfadder.aig_y " {0 0 0};
    %vpi_call 2 74 "$fdisplay", v0x5558ce1c56d0_0, "#OUT#   C   sig_../halfadder.aig_c " {0 0 0};
    %vpi_call 2 75 "$fdisplay", v0x5558ce1c56d0_0, "#OUT#   D   sig_../halfadder.aig_s " {0 0 0};
    %vpi_call 2 76 "$fdisplay", v0x5558ce1c56d0_0, "#OUT#" {0 0 0};
    %vpi_call 2 77 "$fdisplay", v0x5558ce1c56d0_0, "#OUT# AB # CD" {0 0 0};
    %end;
S_0x5558ce204910 .scope task, "../halfadder.aig_print_status" "../halfadder.aig_print_status" 2 63, 2 63 0, S_0x5558ce1f39f0;
 .timescale 0 0;
TD_testbench...\/halfadder.aig_print_status ;
    %load/vec4 v0x5558ce18cbb0_0;
    %load/vec4 v0x5558ce18ccc0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5558ce1c5890_0;
    %load/vec4 v0x5558ce1c5930_0;
    %concat/vec4; draw_concat_vec4
    %vpi_call 2 65 "$fdisplay", v0x5558ce1c56d0_0, "#OUT# %b %b %b %t %d", S<1,vec4,u2>, 1'bx, S<0,vec4,u2>, $time, v0x5558ce1c57b0_0 {2 0 0};
    %end;
S_0x5558ce204af0 .scope task, "../halfadder.aig_reset" "../halfadder.aig_reset" 2 36, 2 36 0, S_0x5558ce1f39f0;
 .timescale 0 0;
TD_testbench...\/halfadder.aig_reset ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5558ce18cbb0_0, 2;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5558ce18ccc0_0, 4;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5558ce18cbb0_0, 2;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5558ce18ccc0_0, 4;
    %delay 100, 0;
    %delay 0, 0;
    %end;
S_0x5558ce206790 .scope task, "../halfadder.aig_test" "../halfadder.aig_test" 2 81, 2 81 0, S_0x5558ce1f39f0;
 .timescale 0 0;
TD_testbench...\/halfadder.aig_test ;
    %vpi_call 2 83 "$fdisplay", v0x5558ce1c56d0_0, "#OUT#\012#OUT# ==== ../halfadder.aig  ====" {0 0 0};
    %fork TD_testbench...\/halfadder.aig_reset, S_0x5558ce204af0;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5558ce1c57b0_0, 0, 32;
T_3.0 ;
    %load/vec4 v0x5558ce1c57b0_0;
    %cmpi/s 1000, 0, 32;
    %jmp/0xz T_3.1, 5;
    %load/vec4 v0x5558ce1c57b0_0;
    %pushi/vec4 20, 0, 32;
    %mod/s;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.2, 4;
    %fork TD_testbench...\/halfadder.aig_print_header, S_0x5558ce1f3b80;
    %join;
T_3.2 ;
    %delay 100, 0;
    %fork TD_testbench...\/halfadder.aig_update_data, S_0x5558ce1f2480;
    %join;
    %delay 100, 0;
    %fork TD_testbench...\/halfadder.aig_update_clock, S_0x5558ce206970;
    %join;
    %delay 100, 0;
    %fork TD_testbench...\/halfadder.aig_print_status, S_0x5558ce204910;
    %join;
    %load/vec4 v0x5558ce1c57b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5558ce1c57b0_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %end;
S_0x5558ce206970 .scope task, "../halfadder.aig_update_clock" "../halfadder.aig_update_clock" 2 58, 2 58 0, S_0x5558ce1f39f0;
 .timescale 0 0;
TD_testbench...\/halfadder.aig_update_clock ;
    %end;
S_0x5558ce1f2480 .scope task, "../halfadder.aig_update_data" "../halfadder.aig_update_data" 2 48, 2 48 0, S_0x5558ce1f39f0;
 .timescale 0 0;
TD_testbench...\/halfadder.aig_update_data ;
    %fork TD_testbench.xorshift128, S_0x5558ce1c3780;
    %join;
    %load/vec4 v0x5558ce1cc400_0;
    %load/vec4 v0x5558ce1cc4e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5558ce1cc5c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5558ce18ce60_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 1;
    %assign/vec4 v0x5558ce18cbb0_0, 2;
    %fork TD_testbench.xorshift128, S_0x5558ce1c3780;
    %join;
    %load/vec4 v0x5558ce1cc400_0;
    %load/vec4 v0x5558ce1cc4e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5558ce1cc5c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5558ce18ce60_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 1;
    %assign/vec4 v0x5558ce18ccc0_0, 4;
    %delay 100, 0;
    %end;
S_0x5558ce1f2660 .scope module, "uut_../halfadder.aig" "../halfadder.aig" 2 29, 3 3 0, S_0x5558ce1f39f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "y";
    .port_info 1 /OUTPUT 1 "s";
    .port_info 2 /OUTPUT 1 "c";
    .port_info 3 /INPUT 1 "x";
v0x5558ce157a30_0 .net "c", 0 0, L_0x5558ce172930;  alias, 1 drivers
v0x5558ce1b4fa0_0 .net "n1_inv", 0 0, L_0x5558ce172c60;  1 drivers
v0x5558ce1c18d0_0 .net "n2_inv", 0 0, L_0x5558ce172d70;  1 drivers
v0x5558ce1c19c0_0 .net "n3_inv", 0 0, L_0x5558ce1fe1e0;  1 drivers
v0x5558ce1c1ab0_0 .net "n4", 0 0, L_0x5558ce172b50;  1 drivers
v0x5558ce1c1bf0_0 .net "n4_inv", 0 0, L_0x5558ce1ce040;  1 drivers
v0x5558ce1c3550_0 .net "s", 0 0, L_0x5558ce172a40;  alias, 1 drivers
v0x5558ce1c35f0_0 .net "x", 0 0, v0x5558ce18cbb0_0;  1 drivers
v0x5558ce1c36e0_0 .net "y", 0 0, v0x5558ce18ccc0_0;  1 drivers
S_0x5558ce211c10 .scope module, "_0_" "$and" 3 19, 4 124 0, S_0x5558ce1f2660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
P_0x5558ce211df0 .param/l "A_SIGNED" 0 4 126, C4<00000000000000000000000000000000>;
P_0x5558ce211e30 .param/l "A_WIDTH" 0 4 128, C4<00000000000000000000000000000001>;
P_0x5558ce211e70 .param/l "B_SIGNED" 0 4 127, C4<00000000000000000000000000000000>;
P_0x5558ce211eb0 .param/l "B_WIDTH" 0 4 129, C4<00000000000000000000000000000001>;
P_0x5558ce211ef0 .param/l "Y_WIDTH" 0 4 130, C4<00000000000000000000000000000001>;
v0x5558ce2132a0_0 .net "A", 0 0, v0x5558ce18ccc0_0;  alias, 1 drivers
v0x5558ce1f7ec0_0 .net "B", 0 0, v0x5558ce18cbb0_0;  alias, 1 drivers
v0x5558ce1f7fa0_0 .net "Y", 0 0, L_0x5558ce172930;  alias, 1 drivers
S_0x5558ce2130c0 .scope generate, "BLOCK2" "BLOCK2" 4 137, 4 137 0, S_0x5558ce211c10;
 .timescale 0 0;
L_0x5558ce172930 .functor AND 1, v0x5558ce18ccc0_0, v0x5558ce18cbb0_0, C4<1>, C4<1>;
S_0x5558ce1f80e0 .scope module, "_1_" "$and" 3 30, 4 124 0, S_0x5558ce1f2660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
P_0x5558ce1f7120 .param/l "A_SIGNED" 0 4 126, C4<00000000000000000000000000000000>;
P_0x5558ce1f7160 .param/l "A_WIDTH" 0 4 128, C4<00000000000000000000000000000001>;
P_0x5558ce1f71a0 .param/l "B_SIGNED" 0 4 127, C4<00000000000000000000000000000000>;
P_0x5558ce1f71e0 .param/l "B_WIDTH" 0 4 129, C4<00000000000000000000000000000001>;
P_0x5558ce1f7220 .param/l "Y_WIDTH" 0 4 130, C4<00000000000000000000000000000001>;
v0x5558ce1723b0_0 .net "A", 0 0, L_0x5558ce172d70;  alias, 1 drivers
v0x5558ce1724b0_0 .net "B", 0 0, L_0x5558ce172c60;  alias, 1 drivers
v0x5558ce1f7450_0 .net "Y", 0 0, L_0x5558ce172b50;  alias, 1 drivers
S_0x5558ce1721d0 .scope generate, "BLOCK2" "BLOCK2" 4 137, 4 137 0, S_0x5558ce1f80e0;
 .timescale 0 0;
L_0x5558ce172b50 .functor AND 1, L_0x5558ce172d70, L_0x5558ce172c60, C4<1>, C4<1>;
S_0x5558ce1c9b20 .scope module, "_2_" "$and" 3 41, 4 124 0, S_0x5558ce1f2660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
P_0x5558ce1c9d30 .param/l "A_SIGNED" 0 4 126, C4<00000000000000000000000000000000>;
P_0x5558ce1c9d70 .param/l "A_WIDTH" 0 4 128, C4<00000000000000000000000000000001>;
P_0x5558ce1c9db0 .param/l "B_SIGNED" 0 4 127, C4<00000000000000000000000000000000>;
P_0x5558ce1c9df0 .param/l "B_WIDTH" 0 4 129, C4<00000000000000000000000000000001>;
P_0x5558ce1c9e30 .param/l "Y_WIDTH" 0 4 130, C4<00000000000000000000000000000001>;
v0x5558ce1bba60_0 .net "A", 0 0, L_0x5558ce1ce040;  alias, 1 drivers
v0x5558ce1bbb60_0 .net "B", 0 0, L_0x5558ce1fe1e0;  alias, 1 drivers
v0x5558ce1bbc40_0 .net "Y", 0 0, L_0x5558ce172a40;  alias, 1 drivers
S_0x5558ce1bb0a0 .scope generate, "BLOCK2" "BLOCK2" 4 137, 4 137 0, S_0x5558ce1c9b20;
 .timescale 0 0;
L_0x5558ce172a40 .functor AND 1, L_0x5558ce1ce040, L_0x5558ce1fe1e0, C4<1>, C4<1>;
S_0x5558ce1576d0 .scope module, "_3_" "$not" 3 50, 4 42 0, S_0x5558ce1f2660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
P_0x5558ce1151e0 .param/l "A_SIGNED" 0 4 44, C4<00000000000000000000000000000000>;
P_0x5558ce115220 .param/l "A_WIDTH" 0 4 45, C4<00000000000000000000000000000001>;
P_0x5558ce115260 .param/l "Y_WIDTH" 0 4 46, C4<00000000000000000000000000000001>;
v0x5558ce130b70_0 .net "A", 0 0, v0x5558ce18cbb0_0;  alias, 1 drivers
v0x5558ce130c80_0 .net "Y", 0 0, L_0x5558ce172c60;  alias, 1 drivers
S_0x5558ce130970 .scope generate, "BLOCK2" "BLOCK2" 4 52, 4 52 0, S_0x5558ce1576d0;
 .timescale 0 0;
L_0x5558ce172c60 .functor NOT 1, v0x5558ce18cbb0_0, C4<0>, C4<0>, C4<0>;
S_0x5558ce1b9690 .scope module, "_4_" "$not" 3 58, 4 42 0, S_0x5558ce1f2660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
P_0x5558ce1150c0 .param/l "A_SIGNED" 0 4 44, C4<00000000000000000000000000000000>;
P_0x5558ce115100 .param/l "A_WIDTH" 0 4 45, C4<00000000000000000000000000000001>;
P_0x5558ce115140 .param/l "Y_WIDTH" 0 4 46, C4<00000000000000000000000000000001>;
v0x5558ce1b9a10_0 .net "A", 0 0, v0x5558ce18ccc0_0;  alias, 1 drivers
v0x5558ce1ba500_0 .net "Y", 0 0, L_0x5558ce172d70;  alias, 1 drivers
S_0x5558ce1ba290 .scope generate, "BLOCK2" "BLOCK2" 4 52, 4 52 0, S_0x5558ce1b9690;
 .timescale 0 0;
L_0x5558ce172d70 .functor NOT 1, v0x5558ce18ccc0_0, C4<0>, C4<0>, C4<0>;
S_0x5558ce1b38a0 .scope module, "_5_" "$not" 3 66, 4 42 0, S_0x5558ce1f2660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
P_0x5558ce1b3a80 .param/l "A_SIGNED" 0 4 44, C4<00000000000000000000000000000000>;
P_0x5558ce1b3ac0 .param/l "A_WIDTH" 0 4 45, C4<00000000000000000000000000000001>;
P_0x5558ce1b3b00 .param/l "Y_WIDTH" 0 4 46, C4<00000000000000000000000000000001>;
v0x5558ce1ba610_0 .net "A", 0 0, L_0x5558ce172930;  alias, 1 drivers
v0x5558ce1b4e90_0 .net "Y", 0 0, L_0x5558ce1fe1e0;  alias, 1 drivers
S_0x5558ce1b4c40 .scope generate, "BLOCK2" "BLOCK2" 4 52, 4 52 0, S_0x5558ce1b38a0;
 .timescale 0 0;
L_0x5558ce1fe1e0 .functor NOT 1, L_0x5558ce172930, C4<0>, C4<0>, C4<0>;
S_0x5558ce19d150 .scope module, "_6_" "$not" 3 74, 4 42 0, S_0x5558ce1f2660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
P_0x5558ce19d330 .param/l "A_SIGNED" 0 4 44, C4<00000000000000000000000000000000>;
P_0x5558ce19d370 .param/l "A_WIDTH" 0 4 45, C4<00000000000000000000000000000001>;
P_0x5558ce19d3b0 .param/l "Y_WIDTH" 0 4 46, C4<00000000000000000000000000000001>;
v0x5558ce1b7380_0 .net "A", 0 0, L_0x5558ce172b50;  alias, 1 drivers
v0x5558ce1b7490_0 .net "Y", 0 0, L_0x5558ce1ce040;  alias, 1 drivers
S_0x5558ce1b71a0 .scope generate, "BLOCK2" "BLOCK2" 4 52, 4 52 0, S_0x5558ce19d150;
 .timescale 0 0;
L_0x5558ce1ce040 .functor NOT 1, L_0x5558ce172b50, C4<0>, C4<0>, C4<0>;
S_0x5558ce1c3780 .scope task, "xorshift128" "xorshift128" 2 15, 2 15 0, S_0x5558ce1f39f0;
 .timescale 0 0;
TD_testbench.xorshift128 ;
    %load/vec4 v0x5558ce1cc400_0;
    %load/vec4 v0x5558ce1cc400_0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %xor;
    %store/vec4 v0x5558ce18cd80_0, 0, 32;
    %load/vec4 v0x5558ce1cc4e0_0;
    %store/vec4 v0x5558ce1cc400_0, 0, 32;
    %load/vec4 v0x5558ce1cc5c0_0;
    %store/vec4 v0x5558ce1cc4e0_0, 0, 32;
    %load/vec4 v0x5558ce18ce60_0;
    %store/vec4 v0x5558ce1cc5c0_0, 0, 32;
    %load/vec4 v0x5558ce18ce60_0;
    %load/vec4 v0x5558ce18ce60_0;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %xor;
    %load/vec4 v0x5558ce18cd80_0;
    %xor;
    %load/vec4 v0x5558ce18cd80_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %xor;
    %store/vec4 v0x5558ce18ce60_0, 0, 32;
    %end;
    .scope S_0x5558ce1f39f0;
T_7 ;
    %pushi/vec4 123456789, 0, 32;
    %store/vec4 v0x5558ce1cc400_0, 0, 32;
    %pushi/vec4 362436069, 0, 32;
    %store/vec4 v0x5558ce1cc4e0_0, 0, 32;
    %pushi/vec4 521288629, 0, 32;
    %store/vec4 v0x5558ce1cc5c0_0, 0, 32;
    %pushi/vec4 1559746896, 0, 32;
    %store/vec4 v0x5558ce18ce60_0, 0, 32;
    %end;
    .thread T_7;
    .scope S_0x5558ce1f39f0;
T_8 ;
    %vpi_func 2 97 "$fopen" 32, "halfadder_out_syn0" {0 0 0};
    %store/vec4 v0x5558ce1c56d0_0, 0, 32;
    %fork TD_testbench...\/halfadder.aig_test, S_0x5558ce206790;
    %join;
    %vpi_call 2 99 "$fclose", v0x5558ce1c56d0_0 {0 0 0};
    %vpi_call 2 100 "$finish" {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "halfadder_tb.v";
    "halfadder_syn0.v";
    "/home/mkurc/Repos/google-prjxray-yosys/tests/tools/../../techlibs/common/simlib.v";
