ARM GAS  /var/folders/mx/xtmnkh9x46d2ktwbhj73try40000gn/T//ccL4CEIJ.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"spi.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.MX_SPI2_Init,"ax",%progbits
  16              		.align	1
  17              		.global	MX_SPI2_Init
  18              		.arch armv7-m
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu softvfp
  24              	MX_SPI2_Init:
  25              	.LFB65:
  26              		.file 1 "Core/Src/spi.c"
   1:Core/Src/spi.c **** /* USER CODE BEGIN Header */
   2:Core/Src/spi.c **** /**
   3:Core/Src/spi.c ****   ******************************************************************************
   4:Core/Src/spi.c ****   * @file    spi.c
   5:Core/Src/spi.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/spi.c ****   *          of the SPI instances.
   7:Core/Src/spi.c ****   ******************************************************************************
   8:Core/Src/spi.c ****   * @attention
   9:Core/Src/spi.c ****   *
  10:Core/Src/spi.c ****   * Copyright (c) 2023 STMicroelectronics.
  11:Core/Src/spi.c ****   * All rights reserved.
  12:Core/Src/spi.c ****   *
  13:Core/Src/spi.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/spi.c ****   * in the root directory of this software component.
  15:Core/Src/spi.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/spi.c ****   *
  17:Core/Src/spi.c ****   ******************************************************************************
  18:Core/Src/spi.c ****   */
  19:Core/Src/spi.c **** /* USER CODE END Header */
  20:Core/Src/spi.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/spi.c **** #include "spi.h"
  22:Core/Src/spi.c **** 
  23:Core/Src/spi.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/spi.c **** 
  25:Core/Src/spi.c **** /* USER CODE END 0 */
  26:Core/Src/spi.c **** 
  27:Core/Src/spi.c **** SPI_HandleTypeDef hspi2;
  28:Core/Src/spi.c **** 
  29:Core/Src/spi.c **** /* SPI2 init function */
  30:Core/Src/spi.c **** void MX_SPI2_Init(void)
  31:Core/Src/spi.c **** {
  27              		.loc 1 31 1 view -0
ARM GAS  /var/folders/mx/xtmnkh9x46d2ktwbhj73try40000gn/T//ccL4CEIJ.s 			page 2


  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 08B5     		push	{r3, lr}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 8
  34              		.cfi_offset 3, -8
  35              		.cfi_offset 14, -4
  32:Core/Src/spi.c **** 
  33:Core/Src/spi.c ****   /* USER CODE BEGIN SPI2_Init 0 */
  34:Core/Src/spi.c **** 
  35:Core/Src/spi.c ****   /* USER CODE END SPI2_Init 0 */
  36:Core/Src/spi.c **** 
  37:Core/Src/spi.c ****   /* USER CODE BEGIN SPI2_Init 1 */
  38:Core/Src/spi.c **** 
  39:Core/Src/spi.c ****   /* USER CODE END SPI2_Init 1 */
  40:Core/Src/spi.c ****   hspi2.Instance = SPI2;
  36              		.loc 1 40 3 view .LVU1
  37              		.loc 1 40 18 is_stmt 0 view .LVU2
  38 0002 0E48     		ldr	r0, .L5
  39 0004 0E4B     		ldr	r3, .L5+4
  40 0006 0360     		str	r3, [r0]
  41:Core/Src/spi.c ****   hspi2.Init.Mode = SPI_MODE_MASTER;
  41              		.loc 1 41 3 is_stmt 1 view .LVU3
  42              		.loc 1 41 19 is_stmt 0 view .LVU4
  43 0008 4FF48273 		mov	r3, #260
  44 000c 4360     		str	r3, [r0, #4]
  42:Core/Src/spi.c ****   hspi2.Init.Direction = SPI_DIRECTION_2LINES;
  45              		.loc 1 42 3 is_stmt 1 view .LVU5
  46              		.loc 1 42 24 is_stmt 0 view .LVU6
  47 000e 0023     		movs	r3, #0
  48 0010 8360     		str	r3, [r0, #8]
  43:Core/Src/spi.c ****   hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
  49              		.loc 1 43 3 is_stmt 1 view .LVU7
  50              		.loc 1 43 23 is_stmt 0 view .LVU8
  51 0012 C360     		str	r3, [r0, #12]
  44:Core/Src/spi.c ****   hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
  52              		.loc 1 44 3 is_stmt 1 view .LVU9
  53              		.loc 1 44 26 is_stmt 0 view .LVU10
  54 0014 0361     		str	r3, [r0, #16]
  45:Core/Src/spi.c ****   hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
  55              		.loc 1 45 3 is_stmt 1 view .LVU11
  56              		.loc 1 45 23 is_stmt 0 view .LVU12
  57 0016 4361     		str	r3, [r0, #20]
  46:Core/Src/spi.c ****   hspi2.Init.NSS = SPI_NSS_SOFT;
  58              		.loc 1 46 3 is_stmt 1 view .LVU13
  59              		.loc 1 46 18 is_stmt 0 view .LVU14
  60 0018 4FF40072 		mov	r2, #512
  61 001c 8261     		str	r2, [r0, #24]
  47:Core/Src/spi.c ****   hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
  62              		.loc 1 47 3 is_stmt 1 view .LVU15
  63              		.loc 1 47 32 is_stmt 0 view .LVU16
  64 001e 2822     		movs	r2, #40
  65 0020 C261     		str	r2, [r0, #28]
  48:Core/Src/spi.c ****   hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
  66              		.loc 1 48 3 is_stmt 1 view .LVU17
  67              		.loc 1 48 23 is_stmt 0 view .LVU18
ARM GAS  /var/folders/mx/xtmnkh9x46d2ktwbhj73try40000gn/T//ccL4CEIJ.s 			page 3


  68 0022 0362     		str	r3, [r0, #32]
  49:Core/Src/spi.c ****   hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
  69              		.loc 1 49 3 is_stmt 1 view .LVU19
  70              		.loc 1 49 21 is_stmt 0 view .LVU20
  71 0024 4362     		str	r3, [r0, #36]
  50:Core/Src/spi.c ****   hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
  72              		.loc 1 50 3 is_stmt 1 view .LVU21
  73              		.loc 1 50 29 is_stmt 0 view .LVU22
  74 0026 8362     		str	r3, [r0, #40]
  51:Core/Src/spi.c ****   hspi2.Init.CRCPolynomial = 10;
  75              		.loc 1 51 3 is_stmt 1 view .LVU23
  76              		.loc 1 51 28 is_stmt 0 view .LVU24
  77 0028 0A23     		movs	r3, #10
  78 002a C362     		str	r3, [r0, #44]
  52:Core/Src/spi.c ****   if (HAL_SPI_Init(&hspi2) != HAL_OK)
  79              		.loc 1 52 3 is_stmt 1 view .LVU25
  80              		.loc 1 52 7 is_stmt 0 view .LVU26
  81 002c FFF7FEFF 		bl	HAL_SPI_Init
  82              	.LVL0:
  83              		.loc 1 52 6 view .LVU27
  84 0030 00B9     		cbnz	r0, .L4
  85              	.L1:
  53:Core/Src/spi.c ****   {
  54:Core/Src/spi.c ****     Error_Handler();
  55:Core/Src/spi.c ****   }
  56:Core/Src/spi.c ****   /* USER CODE BEGIN SPI2_Init 2 */
  57:Core/Src/spi.c **** 
  58:Core/Src/spi.c ****   /* USER CODE END SPI2_Init 2 */
  59:Core/Src/spi.c **** 
  60:Core/Src/spi.c **** }
  86              		.loc 1 60 1 view .LVU28
  87 0032 08BD     		pop	{r3, pc}
  88              	.L4:
  54:Core/Src/spi.c ****   }
  89              		.loc 1 54 5 is_stmt 1 view .LVU29
  90 0034 FFF7FEFF 		bl	Error_Handler
  91              	.LVL1:
  92              		.loc 1 60 1 is_stmt 0 view .LVU30
  93 0038 FBE7     		b	.L1
  94              	.L6:
  95 003a 00BF     		.align	2
  96              	.L5:
  97 003c 00000000 		.word	hspi2
  98 0040 00380040 		.word	1073756160
  99              		.cfi_endproc
 100              	.LFE65:
 102              		.section	.text.HAL_SPI_MspInit,"ax",%progbits
 103              		.align	1
 104              		.global	HAL_SPI_MspInit
 105              		.syntax unified
 106              		.thumb
 107              		.thumb_func
 108              		.fpu softvfp
 110              	HAL_SPI_MspInit:
 111              	.LVL2:
 112              	.LFB66:
  61:Core/Src/spi.c **** 
ARM GAS  /var/folders/mx/xtmnkh9x46d2ktwbhj73try40000gn/T//ccL4CEIJ.s 			page 4


  62:Core/Src/spi.c **** void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
  63:Core/Src/spi.c **** {
 113              		.loc 1 63 1 is_stmt 1 view -0
 114              		.cfi_startproc
 115              		@ args = 0, pretend = 0, frame = 24
 116              		@ frame_needed = 0, uses_anonymous_args = 0
 117              		.loc 1 63 1 is_stmt 0 view .LVU32
 118 0000 10B5     		push	{r4, lr}
 119              	.LCFI1:
 120              		.cfi_def_cfa_offset 8
 121              		.cfi_offset 4, -8
 122              		.cfi_offset 14, -4
 123 0002 86B0     		sub	sp, sp, #24
 124              	.LCFI2:
 125              		.cfi_def_cfa_offset 32
  64:Core/Src/spi.c **** 
  65:Core/Src/spi.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 126              		.loc 1 65 3 is_stmt 1 view .LVU33
 127              		.loc 1 65 20 is_stmt 0 view .LVU34
 128 0004 0023     		movs	r3, #0
 129 0006 0293     		str	r3, [sp, #8]
 130 0008 0393     		str	r3, [sp, #12]
 131 000a 0493     		str	r3, [sp, #16]
 132 000c 0593     		str	r3, [sp, #20]
  66:Core/Src/spi.c ****   if(spiHandle->Instance==SPI2)
 133              		.loc 1 66 3 is_stmt 1 view .LVU35
 134              		.loc 1 66 15 is_stmt 0 view .LVU36
 135 000e 0268     		ldr	r2, [r0]
 136              		.loc 1 66 5 view .LVU37
 137 0010 174B     		ldr	r3, .L11
 138 0012 9A42     		cmp	r2, r3
 139 0014 01D0     		beq	.L10
 140              	.LVL3:
 141              	.L7:
  67:Core/Src/spi.c ****   {
  68:Core/Src/spi.c ****   /* USER CODE BEGIN SPI2_MspInit 0 */
  69:Core/Src/spi.c **** 
  70:Core/Src/spi.c ****   /* USER CODE END SPI2_MspInit 0 */
  71:Core/Src/spi.c ****     /* SPI2 clock enable */
  72:Core/Src/spi.c ****     __HAL_RCC_SPI2_CLK_ENABLE();
  73:Core/Src/spi.c **** 
  74:Core/Src/spi.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
  75:Core/Src/spi.c ****     /**SPI2 GPIO Configuration
  76:Core/Src/spi.c ****     PB13     ------> SPI2_SCK
  77:Core/Src/spi.c ****     PB14     ------> SPI2_MISO
  78:Core/Src/spi.c ****     PB15     ------> SPI2_MOSI
  79:Core/Src/spi.c ****     */
  80:Core/Src/spi.c ****     GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
  81:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  82:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
  83:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
  84:Core/Src/spi.c **** 
  85:Core/Src/spi.c ****     GPIO_InitStruct.Pin = GPIO_PIN_14;
  86:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  87:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
  88:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
  89:Core/Src/spi.c **** 
ARM GAS  /var/folders/mx/xtmnkh9x46d2ktwbhj73try40000gn/T//ccL4CEIJ.s 			page 5


  90:Core/Src/spi.c ****   /* USER CODE BEGIN SPI2_MspInit 1 */
  91:Core/Src/spi.c **** 
  92:Core/Src/spi.c ****   /* USER CODE END SPI2_MspInit 1 */
  93:Core/Src/spi.c ****   }
  94:Core/Src/spi.c **** }
 142              		.loc 1 94 1 view .LVU38
 143 0016 06B0     		add	sp, sp, #24
 144              	.LCFI3:
 145              		.cfi_remember_state
 146              		.cfi_def_cfa_offset 8
 147              		@ sp needed
 148 0018 10BD     		pop	{r4, pc}
 149              	.LVL4:
 150              	.L10:
 151              	.LCFI4:
 152              		.cfi_restore_state
  72:Core/Src/spi.c **** 
 153              		.loc 1 72 5 is_stmt 1 view .LVU39
 154              	.LBB2:
  72:Core/Src/spi.c **** 
 155              		.loc 1 72 5 view .LVU40
  72:Core/Src/spi.c **** 
 156              		.loc 1 72 5 view .LVU41
 157 001a 03F5EC33 		add	r3, r3, #120832
 158 001e DA69     		ldr	r2, [r3, #28]
 159 0020 42F48042 		orr	r2, r2, #16384
 160 0024 DA61     		str	r2, [r3, #28]
  72:Core/Src/spi.c **** 
 161              		.loc 1 72 5 view .LVU42
 162 0026 DA69     		ldr	r2, [r3, #28]
 163 0028 02F48042 		and	r2, r2, #16384
 164 002c 0092     		str	r2, [sp]
  72:Core/Src/spi.c **** 
 165              		.loc 1 72 5 view .LVU43
 166 002e 009A     		ldr	r2, [sp]
 167              	.LBE2:
  72:Core/Src/spi.c **** 
 168              		.loc 1 72 5 view .LVU44
  74:Core/Src/spi.c ****     /**SPI2 GPIO Configuration
 169              		.loc 1 74 5 view .LVU45
 170              	.LBB3:
  74:Core/Src/spi.c ****     /**SPI2 GPIO Configuration
 171              		.loc 1 74 5 view .LVU46
  74:Core/Src/spi.c ****     /**SPI2 GPIO Configuration
 172              		.loc 1 74 5 view .LVU47
 173 0030 9A69     		ldr	r2, [r3, #24]
 174 0032 42F00802 		orr	r2, r2, #8
 175 0036 9A61     		str	r2, [r3, #24]
  74:Core/Src/spi.c ****     /**SPI2 GPIO Configuration
 176              		.loc 1 74 5 view .LVU48
 177 0038 9B69     		ldr	r3, [r3, #24]
 178 003a 03F00803 		and	r3, r3, #8
 179 003e 0193     		str	r3, [sp, #4]
  74:Core/Src/spi.c ****     /**SPI2 GPIO Configuration
 180              		.loc 1 74 5 view .LVU49
 181 0040 019B     		ldr	r3, [sp, #4]
 182              	.LBE3:
ARM GAS  /var/folders/mx/xtmnkh9x46d2ktwbhj73try40000gn/T//ccL4CEIJ.s 			page 6


  74:Core/Src/spi.c ****     /**SPI2 GPIO Configuration
 183              		.loc 1 74 5 view .LVU50
  80:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 184              		.loc 1 80 5 view .LVU51
  80:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 185              		.loc 1 80 25 is_stmt 0 view .LVU52
 186 0042 4FF42043 		mov	r3, #40960
 187 0046 0293     		str	r3, [sp, #8]
  81:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 188              		.loc 1 81 5 is_stmt 1 view .LVU53
  81:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 189              		.loc 1 81 26 is_stmt 0 view .LVU54
 190 0048 0223     		movs	r3, #2
 191 004a 0393     		str	r3, [sp, #12]
  82:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 192              		.loc 1 82 5 is_stmt 1 view .LVU55
  82:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 193              		.loc 1 82 27 is_stmt 0 view .LVU56
 194 004c 0323     		movs	r3, #3
 195 004e 0593     		str	r3, [sp, #20]
  83:Core/Src/spi.c **** 
 196              		.loc 1 83 5 is_stmt 1 view .LVU57
 197 0050 084C     		ldr	r4, .L11+4
 198 0052 02A9     		add	r1, sp, #8
 199 0054 2046     		mov	r0, r4
 200              	.LVL5:
  83:Core/Src/spi.c **** 
 201              		.loc 1 83 5 is_stmt 0 view .LVU58
 202 0056 FFF7FEFF 		bl	HAL_GPIO_Init
 203              	.LVL6:
  85:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 204              		.loc 1 85 5 is_stmt 1 view .LVU59
  85:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 205              		.loc 1 85 25 is_stmt 0 view .LVU60
 206 005a 4FF48043 		mov	r3, #16384
 207 005e 0293     		str	r3, [sp, #8]
  86:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 208              		.loc 1 86 5 is_stmt 1 view .LVU61
  86:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 209              		.loc 1 86 26 is_stmt 0 view .LVU62
 210 0060 0023     		movs	r3, #0
 211 0062 0393     		str	r3, [sp, #12]
  87:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 212              		.loc 1 87 5 is_stmt 1 view .LVU63
  87:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 213              		.loc 1 87 26 is_stmt 0 view .LVU64
 214 0064 0493     		str	r3, [sp, #16]
  88:Core/Src/spi.c **** 
 215              		.loc 1 88 5 is_stmt 1 view .LVU65
 216 0066 02A9     		add	r1, sp, #8
 217 0068 2046     		mov	r0, r4
 218 006a FFF7FEFF 		bl	HAL_GPIO_Init
 219              	.LVL7:
 220              		.loc 1 94 1 is_stmt 0 view .LVU66
 221 006e D2E7     		b	.L7
 222              	.L12:
 223              		.align	2
ARM GAS  /var/folders/mx/xtmnkh9x46d2ktwbhj73try40000gn/T//ccL4CEIJ.s 			page 7


 224              	.L11:
 225 0070 00380040 		.word	1073756160
 226 0074 000C0140 		.word	1073810432
 227              		.cfi_endproc
 228              	.LFE66:
 230              		.section	.text.HAL_SPI_MspDeInit,"ax",%progbits
 231              		.align	1
 232              		.global	HAL_SPI_MspDeInit
 233              		.syntax unified
 234              		.thumb
 235              		.thumb_func
 236              		.fpu softvfp
 238              	HAL_SPI_MspDeInit:
 239              	.LVL8:
 240              	.LFB67:
  95:Core/Src/spi.c **** 
  96:Core/Src/spi.c **** void HAL_SPI_MspDeInit(SPI_HandleTypeDef* spiHandle)
  97:Core/Src/spi.c **** {
 241              		.loc 1 97 1 is_stmt 1 view -0
 242              		.cfi_startproc
 243              		@ args = 0, pretend = 0, frame = 0
 244              		@ frame_needed = 0, uses_anonymous_args = 0
 245              		.loc 1 97 1 is_stmt 0 view .LVU68
 246 0000 08B5     		push	{r3, lr}
 247              	.LCFI5:
 248              		.cfi_def_cfa_offset 8
 249              		.cfi_offset 3, -8
 250              		.cfi_offset 14, -4
  98:Core/Src/spi.c **** 
  99:Core/Src/spi.c ****   if(spiHandle->Instance==SPI2)
 251              		.loc 1 99 3 is_stmt 1 view .LVU69
 252              		.loc 1 99 15 is_stmt 0 view .LVU70
 253 0002 0268     		ldr	r2, [r0]
 254              		.loc 1 99 5 view .LVU71
 255 0004 074B     		ldr	r3, .L17
 256 0006 9A42     		cmp	r2, r3
 257 0008 00D0     		beq	.L16
 258              	.LVL9:
 259              	.L13:
 100:Core/Src/spi.c ****   {
 101:Core/Src/spi.c ****   /* USER CODE BEGIN SPI2_MspDeInit 0 */
 102:Core/Src/spi.c **** 
 103:Core/Src/spi.c ****   /* USER CODE END SPI2_MspDeInit 0 */
 104:Core/Src/spi.c ****     /* Peripheral clock disable */
 105:Core/Src/spi.c ****     __HAL_RCC_SPI2_CLK_DISABLE();
 106:Core/Src/spi.c **** 
 107:Core/Src/spi.c ****     /**SPI2 GPIO Configuration
 108:Core/Src/spi.c ****     PB13     ------> SPI2_SCK
 109:Core/Src/spi.c ****     PB14     ------> SPI2_MISO
 110:Core/Src/spi.c ****     PB15     ------> SPI2_MOSI
 111:Core/Src/spi.c ****     */
 112:Core/Src/spi.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15);
 113:Core/Src/spi.c **** 
 114:Core/Src/spi.c ****   /* USER CODE BEGIN SPI2_MspDeInit 1 */
 115:Core/Src/spi.c **** 
 116:Core/Src/spi.c ****   /* USER CODE END SPI2_MspDeInit 1 */
 117:Core/Src/spi.c ****   }
ARM GAS  /var/folders/mx/xtmnkh9x46d2ktwbhj73try40000gn/T//ccL4CEIJ.s 			page 8


 118:Core/Src/spi.c **** }
 260              		.loc 1 118 1 view .LVU72
 261 000a 08BD     		pop	{r3, pc}
 262              	.LVL10:
 263              	.L16:
 105:Core/Src/spi.c **** 
 264              		.loc 1 105 5 is_stmt 1 view .LVU73
 265 000c 064A     		ldr	r2, .L17+4
 266 000e D369     		ldr	r3, [r2, #28]
 267 0010 23F48043 		bic	r3, r3, #16384
 268 0014 D361     		str	r3, [r2, #28]
 112:Core/Src/spi.c **** 
 269              		.loc 1 112 5 view .LVU74
 270 0016 4FF46041 		mov	r1, #57344
 271 001a 0448     		ldr	r0, .L17+8
 272              	.LVL11:
 112:Core/Src/spi.c **** 
 273              		.loc 1 112 5 is_stmt 0 view .LVU75
 274 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 275              	.LVL12:
 276              		.loc 1 118 1 view .LVU76
 277 0020 F3E7     		b	.L13
 278              	.L18:
 279 0022 00BF     		.align	2
 280              	.L17:
 281 0024 00380040 		.word	1073756160
 282 0028 00100240 		.word	1073876992
 283 002c 000C0140 		.word	1073810432
 284              		.cfi_endproc
 285              	.LFE67:
 287              		.comm	hspi2,88,4
 288              		.text
 289              	.Letext0:
 290              		.file 2 "/opt/gcc-arm-none-eabi-9-2020-q2-update/arm-none-eabi/include/machine/_default_types.h"
 291              		.file 3 "/opt/gcc-arm-none-eabi-9-2020-q2-update/arm-none-eabi/include/sys/_stdint.h"
 292              		.file 4 "Drivers/CMSIS/Include/core_cm3.h"
 293              		.file 5 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h"
 294              		.file 6 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 295              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 296              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 297              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 298              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_spi.h"
 299              		.file 11 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h"
 300              		.file 12 "Core/Inc/spi.h"
 301              		.file 13 "Core/Inc/main.h"
ARM GAS  /var/folders/mx/xtmnkh9x46d2ktwbhj73try40000gn/T//ccL4CEIJ.s 			page 9


DEFINED SYMBOLS
                            *ABS*:0000000000000000 spi.c
/var/folders/mx/xtmnkh9x46d2ktwbhj73try40000gn/T//ccL4CEIJ.s:16     .text.MX_SPI2_Init:0000000000000000 $t
/var/folders/mx/xtmnkh9x46d2ktwbhj73try40000gn/T//ccL4CEIJ.s:24     .text.MX_SPI2_Init:0000000000000000 MX_SPI2_Init
/var/folders/mx/xtmnkh9x46d2ktwbhj73try40000gn/T//ccL4CEIJ.s:97     .text.MX_SPI2_Init:000000000000003c $d
                            *COM*:0000000000000058 hspi2
/var/folders/mx/xtmnkh9x46d2ktwbhj73try40000gn/T//ccL4CEIJ.s:103    .text.HAL_SPI_MspInit:0000000000000000 $t
/var/folders/mx/xtmnkh9x46d2ktwbhj73try40000gn/T//ccL4CEIJ.s:110    .text.HAL_SPI_MspInit:0000000000000000 HAL_SPI_MspInit
/var/folders/mx/xtmnkh9x46d2ktwbhj73try40000gn/T//ccL4CEIJ.s:225    .text.HAL_SPI_MspInit:0000000000000070 $d
/var/folders/mx/xtmnkh9x46d2ktwbhj73try40000gn/T//ccL4CEIJ.s:231    .text.HAL_SPI_MspDeInit:0000000000000000 $t
/var/folders/mx/xtmnkh9x46d2ktwbhj73try40000gn/T//ccL4CEIJ.s:238    .text.HAL_SPI_MspDeInit:0000000000000000 HAL_SPI_MspDeInit
/var/folders/mx/xtmnkh9x46d2ktwbhj73try40000gn/T//ccL4CEIJ.s:281    .text.HAL_SPI_MspDeInit:0000000000000024 $d

UNDEFINED SYMBOLS
HAL_SPI_Init
Error_Handler
HAL_GPIO_Init
HAL_GPIO_DeInit
