Vivado Simulator 2017.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2017/Vivado/2017.1/bin/unwrapped/win64.o/xelab.exe -wto 15a5c338d8d8430f824cedafd8182f8a --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_BB_tb_behav xil_defaultlib.CPU_BB_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/VivadoProjects/Ex1/CPU_C/CPU_C.srcs/sources_1/imports/Ex1/CPU_BB/CPU_BB.srcs/sources_1/imports/sources_1/imports/Ex1/myROM_2.v" Line 1. Module ROM_2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoProjects/Ex1/CPU_C/CPU_C.srcs/sources_1/imports/Ex1/CPU_BB/CPU_BB.srcs/sources_1/imports/sources_1/imports/Ex1/myROM_2.v" Line 1. Module ROM_2 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ctrlunit
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.ROM_2
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.FLAG
Compiling module xil_defaultlib.IO_2
Compiling module xil_defaultlib.CPU_BB_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_BB_tb_behav
