Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : MyDesign
Version: P-2019.03-SP1
Date   : Tue Nov  9 06:14:20 2021
****************************************

Operating Conditions: slow   Library: NangateOpenCellLibrary_PDKv1_2_v2008_10_slow_nldm
Wire Load Model Mode: top

  Startpoint: weight_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dut_sram_write_data_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  weight_reg[5]/CK (DFFR_X2)                            0.0000     0.0000 r
  weight_reg[5]/Q (DFFR_X2)                             0.6928     0.6928 f
  U1013/ZN (XNOR2_X2)                                   0.2492     0.9420 r
  U1011/ZN (XNOR2_X2)                                   0.3231     1.2651 r
  U756/ZN (XNOR2_X2)                                    0.3300     1.5951 r
  U755/ZN (INV_X2)                                      0.0579     1.6530 f
  U754/ZN (NAND3_X2)                                    0.1750     1.8279 r
  U753/ZN (NAND2_X2)                                    0.0779     1.9058 f
  U544/ZN (INV_X4)                                      0.0576     1.9634 r
  U1116/ZN (AOI21_X2)                                   0.0518     2.0152 f
  dut_sram_write_data_reg[12]/D (DFF_X2)                0.0000     2.0152 f
  data arrival time                                                2.0152

  clock clk (rise edge)                                 2.3500     2.3500
  clock network delay (ideal)                           0.0000     2.3500
  clock uncertainty                                    -0.0500     2.3000
  dut_sram_write_data_reg[12]/CK (DFF_X2)               0.0000     2.3000 r
  library setup time                                   -0.3020     1.9980
  data required time                                               1.9980
  --------------------------------------------------------------------------
  data required time                                               1.9980
  data arrival time                                               -2.0152
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.0171


1
