<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p195" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_195{left:96px;bottom:1124px;letter-spacing:0.16px;word-spacing:0.01px;}
#t2_195{left:496px;bottom:1124px;letter-spacing:0.13px;word-spacing:-0.52px;}
#t3_195{left:83px;bottom:81px;letter-spacing:-0.16px;}
#t4_195{left:468px;bottom:81px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t5_195{left:138px;bottom:1069px;letter-spacing:0.11px;}
#t6_195{left:594px;bottom:1069px;letter-spacing:0.17px;}
#t7_195{left:616px;bottom:1069px;letter-spacing:0.12px;word-spacing:0.02px;}
#t8_195{left:675px;bottom:1069px;letter-spacing:0.17px;}
#t9_195{left:694px;bottom:1069px;letter-spacing:0.11px;}
#ta_195{left:138px;bottom:1051px;letter-spacing:0.11px;word-spacing:0.03px;}
#tb_195{left:138px;bottom:1025px;letter-spacing:0.13px;word-spacing:0.08px;}
#tc_195{left:138px;bottom:1007px;letter-spacing:0.1px;word-spacing:-0.15px;}
#td_195{left:243px;bottom:1007px;letter-spacing:0.16px;}
#te_195{left:503px;bottom:1007px;letter-spacing:0.12px;}
#tf_195{left:544px;bottom:1007px;letter-spacing:0.17px;word-spacing:-0.01px;}
#tg_195{left:630px;bottom:1007px;letter-spacing:0.11px;word-spacing:-0.18px;}
#th_195{left:814px;bottom:1007px;}
#ti_195{left:823px;bottom:1007px;letter-spacing:0.11px;word-spacing:-0.17px;}
#tj_195{left:137px;bottom:988px;letter-spacing:0.16px;word-spacing:0.01px;}
#tk_195{left:330px;bottom:988px;letter-spacing:0.1px;word-spacing:0.01px;}
#tl_195{left:137px;bottom:962px;letter-spacing:0.1px;word-spacing:0.28px;}
#tm_195{left:137px;bottom:944px;letter-spacing:0.11px;word-spacing:-0.03px;}
#tn_195{left:137px;bottom:918px;letter-spacing:0.1px;word-spacing:-0.01px;}
#to_195{left:137px;bottom:892px;letter-spacing:0.1px;word-spacing:-0.01px;}
#tp_195{left:137px;bottom:874px;letter-spacing:0.11px;word-spacing:-0.04px;}
#tq_195{left:137px;bottom:848px;letter-spacing:0.1px;word-spacing:0.01px;}
#tr_195{left:138px;bottom:822px;letter-spacing:0.11px;word-spacing:0.45px;}
#ts_195{left:138px;bottom:803px;letter-spacing:-0.21px;}
#tt_195{left:138px;bottom:777px;letter-spacing:0.1px;word-spacing:0.01px;}
#tu_195{left:138px;bottom:751px;letter-spacing:0.11px;word-spacing:0.98px;}
#tv_195{left:138px;bottom:733px;letter-spacing:0.11px;word-spacing:-0.03px;}
#tw_195{left:138px;bottom:707px;letter-spacing:0.1px;word-spacing:0.02px;}
#tx_195{left:138px;bottom:681px;letter-spacing:0.11px;word-spacing:-0.25px;}
#ty_195{left:138px;bottom:663px;letter-spacing:-0.21px;}
#tz_195{left:138px;bottom:629px;letter-spacing:0.11px;}
#t10_195{left:138px;bottom:603px;letter-spacing:0.09px;}
#t11_195{left:138px;bottom:577px;letter-spacing:0.11px;word-spacing:0.79px;}
#t12_195{left:138px;bottom:559px;letter-spacing:0.11px;word-spacing:0.01px;}
#t13_195{left:138px;bottom:533px;letter-spacing:0.11px;word-spacing:0.84px;}
#t14_195{left:138px;bottom:515px;letter-spacing:0.12px;word-spacing:2.55px;}
#t15_195{left:138px;bottom:496px;letter-spacing:0.1px;word-spacing:0.45px;}
#t16_195{left:138px;bottom:478px;letter-spacing:0.1px;}
#t17_195{left:138px;bottom:452px;letter-spacing:0.1px;word-spacing:0.03px;}
#t18_195{left:138px;bottom:434px;letter-spacing:0.09px;}
#t19_195{left:138px;bottom:408px;letter-spacing:0.11px;word-spacing:-0.25px;}
#t1a_195{left:138px;bottom:389px;letter-spacing:0.07px;word-spacing:0.03px;}
#t1b_195{left:138px;bottom:363px;letter-spacing:0.09px;word-spacing:0.03px;}
#t1c_195{left:138px;bottom:330px;letter-spacing:0.08px;word-spacing:-0.03px;}
#t1d_195{left:138px;bottom:304px;letter-spacing:0.11px;word-spacing:-0.02px;}
#t1e_195{left:138px;bottom:278px;letter-spacing:0.09px;word-spacing:0.36px;}
#t1f_195{left:138px;bottom:259px;letter-spacing:0.08px;word-spacing:1.05px;}
#t1g_195{left:138px;bottom:241px;letter-spacing:0.11px;word-spacing:-0.28px;}
#t1h_195{left:138px;bottom:223px;letter-spacing:0.08px;word-spacing:0.01px;}
#t1i_195{left:138px;bottom:197px;letter-spacing:0.11px;word-spacing:0.43px;}
#t1j_195{left:138px;bottom:178px;}
#t1k_195{left:144px;bottom:178px;letter-spacing:0.16px;word-spacing:0.01px;}
#t1l_195{left:254px;bottom:178px;letter-spacing:0.11px;word-spacing:0.3px;}
#t1m_195{left:585px;bottom:178px;letter-spacing:0.17px;word-spacing:-0.01px;}
#t1n_195{left:668px;bottom:178px;letter-spacing:0.11px;word-spacing:0.3px;}
#t1o_195{left:138px;bottom:160px;letter-spacing:0.13px;word-spacing:9.45px;}
#t1p_195{left:138px;bottom:142px;}
#t1q_195{left:144px;bottom:142px;letter-spacing:0.16px;word-spacing:0.01px;}
#t1r_195{left:254px;bottom:142px;letter-spacing:0.12px;word-spacing:1.04px;}
#t1s_195{left:399px;bottom:142px;letter-spacing:0.16px;word-spacing:0.01px;}
#t1t_195{left:564px;bottom:142px;letter-spacing:0.11px;word-spacing:1.07px;}
#t1u_195{left:138px;bottom:123px;letter-spacing:0.1px;word-spacing:-0.01px;}

.s1_195{font-size:15px;font-family:Helvetica-Bold_ykj;color:#000;}
.s2_195{font-size:15px;font-family:Arial-Bold_vl;color:#000;}
.s3_195{font-size:14px;font-family:sub_ArialMT_lsr;color:#000;}
.s4_195{font-size:15px;font-family:TimesNewRomanPSMT_vi;color:#000;}
.s5_195{font-size:15px;font-family:Courier_vm;color:#000;}
.s6_195{font-size:15px;font-family:sub_TimesNewRomanPS-BoldMT_lfb;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts195" type="text/css" >

@font-face {
	font-family: Arial-Bold_vl;
	src: url("fonts/Arial-Bold_vl.woff") format("woff");
}

@font-face {
	font-family: Courier_vm;
	src: url("fonts/Courier_vm.woff") format("woff");
}

@font-face {
	font-family: Helvetica-Bold_ykj;
	src: url("fonts/Helvetica-Bold_ykj.woff") format("woff");
}

@font-face {
	font-family: TimesNewRomanPSMT_vi;
	src: url("fonts/TimesNewRomanPSMT_vi.woff") format("woff");
}

@font-face {
	font-family: sub_ArialMT_lsr;
	src: url("fonts/sub_ArialMT_lsr.woff") format("woff");
}

@font-face {
	font-family: sub_TimesNewRomanPS-BoldMT_lfb;
	src: url("fonts/sub_TimesNewRomanPS-BoldMT_lfb.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg195Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg195" style="-webkit-user-select: none;"><object width="935" height="1210" data="195/195.svg" type="image/svg+xml" id="pdf195" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_195" class="t s1_195">DIV MOD DIVU MODU DDIV DMOD DDIVU DMODU </span><span id="t2_195" class="t s2_195">DIV: Divide Words Signed MOD: Modulo Words </span>
<span id="t3_195" class="t s3_195">213 </span><span id="t4_195" class="t s3_195">The MIPS64® Instruction Set Reference Manual, Revision 6.06 </span>
<span id="t5_195" class="t s4_195">The Release 6 divide and modulo instructions divide the operands in GPR </span><span id="t6_195" class="t s5_195">rs </span><span id="t7_195" class="t s4_195">and GPR </span><span id="t8_195" class="t s5_195">rt</span><span id="t9_195" class="t s4_195">, and place the quotient or </span>
<span id="ta_195" class="t s4_195">remainder in GPR rd. </span>
<span id="tb_195" class="t s4_195">For each of the div/mod operator pairs DIV/M OD, DIVU/MODU, DDIV/DMOD, DDIVU/DMODU the results sat- </span>
<span id="tc_195" class="t s4_195">isfy the equation </span><span id="td_195" class="t s5_195">(A div B)*B + (A mod B) = A, </span><span id="te_195" class="t s4_195">where </span><span id="tf_195" class="t s5_195">(A mod B) </span><span id="tg_195" class="t s4_195">has same sign as the dividend </span><span id="th_195" class="t s5_195">A</span><span id="ti_195" class="t s4_195">, and </span>
<span id="tj_195" class="t s5_195">abs(A mod B) &lt; abs(B)</span><span id="tk_195" class="t s4_195">. This equation uniquely defines the results. </span>
<span id="tl_195" class="t s4_195">NOTE: if the divisor B=0, this equation cannot be satisfied, and the result is UNPREDICTABLE. This is commonly </span>
<span id="tm_195" class="t s4_195">called “truncated division”. </span>
<span id="tn_195" class="t s4_195">DIV performs a signed 32-bit integer division, and places the 32-bit quotient result in the destination register. </span>
<span id="to_195" class="t s4_195">MOD performs a signed 32-bit integer division, and places the 32-bit remainder result in the destination register. The </span>
<span id="tp_195" class="t s4_195">remainder result has the same sign as the dividend. </span>
<span id="tq_195" class="t s4_195">DIVU performs an unsigned 32-bit integer division, and places the 32-bit quotient result in the destination register. </span>
<span id="tr_195" class="t s4_195">MODU performs an unsigned 32-bit integer division, and places the 32-bit remainder result in the destination regis- </span>
<span id="ts_195" class="t s4_195">ter. </span>
<span id="tt_195" class="t s4_195">DDIV performs a signed 64-bit integer division, and places the 64-bit quotient result in the destination register. </span>
<span id="tu_195" class="t s4_195">DMOD performs a signed 64-bit integer division, and places the 64-bit remainder result in the destination register. </span>
<span id="tv_195" class="t s4_195">The remainder result has the same sign as the dividend. </span>
<span id="tw_195" class="t s4_195">DDIVU performs an unsigned 64-bit integer division, and places the 64-bit quotient result in the destination register. </span>
<span id="tx_195" class="t s4_195">DMODU performs an unsigned 64-bit integer division, and places the 64-bit remainder result in the destination regis- </span>
<span id="ty_195" class="t s4_195">ter. </span>
<span id="tz_195" class="t s6_195">Restrictions: </span>
<span id="t10_195" class="t s4_195">If the divisor in GPR rt is zero, the result value is UNPREDICTABLE. </span>
<span id="t11_195" class="t s4_195">On a 64-bit CPU, the 32-bit signed divide (DIV) and modulo (MOD) instructions are UNPREDICTABLE if inputs </span>
<span id="t12_195" class="t s4_195">are not signed extended 32-bit integers. </span>
<span id="t13_195" class="t s4_195">Special provision is made for the inputs to unsigned 32-bit divide and modulo on a 64-bit CPU. Since many 32-bit </span>
<span id="t14_195" class="t s4_195">instructions sign extend 32 bits to 64 even for unsigned computation, properly sign extended numbers must be </span>
<span id="t15_195" class="t s4_195">accepted as input, and truncated to 32 bits, clearing bits 32-63. However, it is also desirable to accept zero extended </span>
<span id="t16_195" class="t s4_195">32-bit integers, with bits 32-63 all 0. </span>
<span id="t17_195" class="t s4_195">On a 64-bit CPU, DIVU and MODU are UNPREDICTABLE if their inputs are not zero or sign extended 32-bit inte- </span>
<span id="t18_195" class="t s4_195">gers. </span>
<span id="t19_195" class="t s4_195">On a 64-bit CPU, the 32-bit divide and modulo instructions, both signed and unsigned, sign extend the result as if it is </span>
<span id="t1a_195" class="t s4_195">a 32-bit signed integer. </span>
<span id="t1b_195" class="t s4_195">DDIV, DMOD, DDIVU, DMODU: Reserved Instruction exception if 64-bit instructions are not enabled. </span>
<span id="t1c_195" class="t s6_195">Availability and Compatibility: </span>
<span id="t1d_195" class="t s4_195">These instructions are introduced by and required as of Release 6. </span>
<span id="t1e_195" class="t s4_195">Release 6 divide instructions have the same opcode mnemonic as the pre-Release 6 divide instructions (DIV, DIVU, </span>
<span id="t1f_195" class="t s4_195">DDIV, DDIVU). The instruction encodings are different, as are the instruction semantics: the Release 6 instruction </span>
<span id="t1g_195" class="t s4_195">produces only the quotient, whereas the pre-Release 6 instruction produces quotient and remainder in HI/LO registers </span>
<span id="t1h_195" class="t s4_195">respectively, and separate modulo instructions are required to obtain the remainder. </span>
<span id="t1i_195" class="t s4_195">The assembly syntax distinguishes the Release 6 from the pre-Release 6 divide instructions. For example, Release 6 </span>
<span id="t1j_195" class="t s4_195">“</span><span id="t1k_195" class="t s5_195">DIV rd,rs,rt</span><span id="t1l_195" class="t s4_195">” specifies 3 register operands, versus pre-Release 6 “</span><span id="t1m_195" class="t s5_195">DIV rs,rt</span><span id="t1n_195" class="t s4_195">”, which has only two register </span>
<span id="t1o_195" class="t s4_195">arguments, with the HI/LO registers implied. Some assemblers accept the pseudo-instruction syntax </span>
<span id="t1p_195" class="t s4_195">“</span><span id="t1q_195" class="t s5_195">DIV rd,rs,rt</span><span id="t1r_195" class="t s4_195">” and expand it to do “</span><span id="t1s_195" class="t s5_195">DIV rs,rt;MFHI rd”</span><span id="t1t_195" class="t s4_195">. Phrases such as “DIV with GPR output” and </span>
<span id="t1u_195" class="t s4_195">“DIV with HI/LO output” may be used when disambiguation is necessary. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
