// Seed: 1678457070
module module_0 (
    output supply1 id_0,
    output supply1 id_1,
    output uwire id_2,
    input tri0 id_3
);
  logic id_5;
  ;
  assign id_1 = id_3;
endmodule
module module_1 #(
    parameter id_7 = 32'd42,
    parameter id_8 = 32'd60
) (
    input supply1 id_0,
    output wire id_1,
    output tri1 id_2,
    output wire id_3,
    output tri1 id_4,
    output wor id_5,
    input wor id_6,
    input uwire _id_7,
    input tri1 _id_8,
    input supply1 id_9,
    input wor id_10
);
  assign id_5 = id_9;
  if (1'b0) wire id_12;
  else begin : LABEL_0
    assign id_12 = id_12;
    initial $signed(36);
    ;
    logic [id_7 : -1] id_13;
    ;
  end
  wire [id_8 : -1 'b0] id_14, id_15;
  for (id_16 = 1; 1; id_2 += id_14) assign id_5 = -1;
  module_0 modCall_1 (
      id_5,
      id_3,
      id_1,
      id_6
  );
endmodule
