all:
	cd general; make
	cd toVerilog2; make
	cd toVHDL; make
	cd toVerilog; make
