

================================================================
== Vivado HLS Report for 'hls_target'
================================================================
* Date:           Tue Mar 17 20:00:05 2020

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        sharpen
* Solution:       hls_target
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.60|      7.94|        0.70|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   33|   33|   34|   34| dataflow |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-----------------+--------------+-----+-----+-----+-----+----------+
        |                 |              |  Latency  |  Interval | Pipeline |
        |     Instance    |    Module    | min | max | min | max |   Type   |
        +-----------------+--------------+-----+-----+-----+-----+----------+
        |linebuffer_1_U0  |linebuffer_1  |   33|   33|   34|   34| dataflow |
        |Loop_3_proc_U0   |Loop_3_proc   |    9|    9|    9|    9|   none   |
        |Loop_4_proc_U0   |Loop_4_proc   |    8|    8|    8|    8|   none   |
        |Loop_2_proc_U0   |Loop_2_proc   |    6|    6|    6|    6|   none   |
        |Loop_1_proc_U0   |Loop_1_proc   |    6|    6|    6|    6|   none   |
        +-----------------+--------------+-----+-----+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|      8|
|FIFO             |        -|      -|       0|      5|
|Instance         |        0|      -|    1521|   1421|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|    1521|   1434|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       1|      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-----------------+--------------+---------+-------+-----+-----+
    |     Instance    |    Module    | BRAM_18K| DSP48E|  FF | LUT |
    +-----------------+--------------+---------+-------+-----+-----+
    |Loop_1_proc_U0   |Loop_1_proc   |        0|      0|   27|  113|
    |Loop_2_proc_U0   |Loop_2_proc   |        0|      0|   27|  104|
    |Loop_3_proc_U0   |Loop_3_proc   |        0|      0|  447|  273|
    |Loop_4_proc_U0   |Loop_4_proc   |        0|      0|  254|  256|
    |linebuffer_1_U0  |linebuffer_1  |        0|      0|  766|  675|
    +-----------------+--------------+---------+-------+-----+-----+
    |Total            |              |        0|      0| 1521| 1421|
    +-----------------+--------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +---------------------------+---------+---+----+------+-----+---------+
    |            Name           | BRAM_18K| FF| LUT| Depth| Bits| Size:D*B|
    +---------------------------+---------+---+----+------+-----+---------+
    |p_delayed_input_stenc_U    |        0|  0|   1|     1|   32|       32|
    |p_hw_input_stencil_st_3_U  |        0|  0|   1|     1|   72|       72|
    |p_hw_input_stencil_st_4_U  |        0|  0|   1|     1|   72|       72|
    |p_hw_input_stencil_st_U    |        0|  0|   1|     1|   72|       72|
    |p_mul_stencil_stream_s_U   |        0|  0|   1|     1|   32|       32|
    +---------------------------+---------+---+----+------+-----+---------+
    |Total                      |        0|  0|   5|     5|  280|      280|
    +---------------------------+---------+---+----+------+-----+---------+

    * Expression: 
    +------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------+----------+-------+---+----+------------+------------+
    |ap_idle                       |    and   |      0|  0|   2|           1|           1|
    |Loop_1_proc_U0_start_full_n   |    or    |      0|  0|   2|           1|           1|
    |Loop_2_proc_U0_start_full_n   |    or    |      0|  0|   2|           1|           1|
    |linebuffer_1_U0_start_full_n  |    or    |      0|  0|   2|           1|           1|
    +------------------------------+----------+-------+---+----+------------+------------+
    |Total                         |          |      0|  0|   8|           4|           4|
    +------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+---------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+----------------------------+-----+-----+------------+---------------------+--------------+
|hw_input_V_value_V          |  in |    8|    ap_hs   |  hw_input_V_value_V |    pointer   |
|hw_input_V_value_V_ap_vld   |  in |    1|    ap_hs   |  hw_input_V_value_V |    pointer   |
|hw_input_V_value_V_ap_ack   | out |    1|    ap_hs   |  hw_input_V_value_V |    pointer   |
|hw_input_V_last_V           |  in |    1|    ap_hs   |  hw_input_V_last_V  |    pointer   |
|hw_input_V_last_V_ap_vld    |  in |    1|    ap_hs   |  hw_input_V_last_V  |    pointer   |
|hw_input_V_last_V_ap_ack    | out |    1|    ap_hs   |  hw_input_V_last_V  |    pointer   |
|hw_output_V_value_V         | out |    8|    ap_hs   | hw_output_V_value_V |    pointer   |
|hw_output_V_value_V_ap_vld  | out |    1|    ap_hs   | hw_output_V_value_V |    pointer   |
|hw_output_V_value_V_ap_ack  |  in |    1|    ap_hs   | hw_output_V_value_V |    pointer   |
|hw_output_V_last_V          | out |    1|    ap_hs   |  hw_output_V_last_V |    pointer   |
|hw_output_V_last_V_ap_vld   | out |    1|    ap_hs   |  hw_output_V_last_V |    pointer   |
|hw_output_V_last_V_ap_ack   |  in |    1|    ap_hs   |  hw_output_V_last_V |    pointer   |
|ap_clk                      |  in |    1| ap_ctrl_hs |      hls_target     | return value |
|ap_rst                      |  in |    1| ap_ctrl_hs |      hls_target     | return value |
|ap_done                     | out |    1| ap_ctrl_hs |      hls_target     | return value |
|ap_start                    |  in |    1| ap_ctrl_hs |      hls_target     | return value |
|ap_ready                    | out |    1| ap_ctrl_hs |      hls_target     | return value |
|ap_idle                     | out |    1| ap_ctrl_hs |      hls_target     | return value |
+----------------------------+-----+-----+------------+---------------------+--------------+

