Running: D:\Apps\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o F:/Training/Synthesis/Adders/Carry Skip Adder/cska16_supercascaded/u_mod_isim_beh.exe -prj F:/Training/Synthesis/Adders/Carry Skip Adder/cska16_supercascaded/u_mod_beh.prj work.u_mod 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "F:/Training/Synthesis/Adders/Carry Skip Adder/cska16_supercascaded/remote_sources/_/_/csla/Csla/Full_Adder.vhd" into library work
Parsing VHDL file "F:/Training/Synthesis/Adders/Carry Skip Adder/cska16_supercascaded/Multiplexer.vhd" into library work
Parsing VHDL file "F:/Training/Synthesis/Adders/Carry Skip Adder/cska16_supercascaded/Cska.vhd" into library work
Parsing VHDL file "F:/Training/Synthesis/Adders/Carry Skip Adder/cska16_supercascaded/Top_Module.vhd" into library work
Parsing VHDL file "F:/Training/Synthesis/Adders/Carry Skip Adder/cska16_supercascaded/Super_Module.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture add of entity full_adder [full_adder_default]
Compiling architecture selection of entity multiplexer [multiplexer_default]
Compiling architecture cska of entity carry_skip_adder [carry_skip_adder_default]
Compiling architecture cska_logic of entity top_mod [top_mod_default]
Compiling architecture ultra of entity u_mod
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 11 VHDL Units
Built simulation executable F:/Training/Synthesis/Adders/Carry Skip Adder/cska16_supercascaded/u_mod_isim_beh.exe
Fuse Memory Usage: 29488 KB
Fuse CPU Usage: 390 ms
