module mod_10_counter(input clk,
                  input rst,
                     output reg [3:0]count);
  
  always@(posedge clk or posedge rst)
    begin
      if(rst |  count == 4'd9)
        count <= 4'd0;
      else
        count <= count + 1;
    end
  
endmodule
