// Seed: 1554826533
module module_0 (
    output uwire id_0,
    input wire id_1,
    input supply1 id_2,
    output uwire id_3,
    input tri id_4,
    input tri id_5,
    output tri0 id_6
);
  assign id_6 = id_4;
endmodule
module module_1 (
    output uwire id_0,
    output wand  id_1,
    input  uwire id_2,
    input  wand  id_3,
    input  tri1  id_4
);
  assign id_1 = id_4;
  module_0(
      id_0, id_3, id_4, id_0, id_3, id_3, id_0
  );
endmodule
module module_2 (
    output supply0 id_0,
    input wor id_1,
    input wand id_2,
    input wor id_3
);
  module_0(
      id_0, id_2, id_3, id_0, id_2, id_3, id_0
  );
endmodule
