
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//eqn_gcc_-O3:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401258 <.init>:
  401258:	stp	x29, x30, [sp, #-16]!
  40125c:	mov	x29, sp
  401260:	bl	401ef4 <printf@plt+0x984>
  401264:	ldp	x29, x30, [sp], #16
  401268:	ret

Disassembly of section .plt:

0000000000401270 <_Znam@plt-0x20>:
  401270:	stp	x16, x30, [sp, #-16]!
  401274:	adrp	x16, 439000 <_ZdlPvm@@Base+0x20388>
  401278:	ldr	x17, [x16, #4088]
  40127c:	add	x16, x16, #0xff8
  401280:	br	x17
  401284:	nop
  401288:	nop
  40128c:	nop

0000000000401290 <_Znam@plt>:
  401290:	adrp	x16, 43a000 <_Znam@GLIBCXX_3.4>
  401294:	ldr	x17, [x16]
  401298:	add	x16, x16, #0x0
  40129c:	br	x17

00000000004012a0 <fputs@plt>:
  4012a0:	adrp	x16, 43a000 <_Znam@GLIBCXX_3.4>
  4012a4:	ldr	x17, [x16, #8]
  4012a8:	add	x16, x16, #0x8
  4012ac:	br	x17

00000000004012b0 <memcpy@plt>:
  4012b0:	adrp	x16, 43a000 <_Znam@GLIBCXX_3.4>
  4012b4:	ldr	x17, [x16, #16]
  4012b8:	add	x16, x16, #0x10
  4012bc:	br	x17

00000000004012c0 <puts@plt>:
  4012c0:	adrp	x16, 43a000 <_Znam@GLIBCXX_3.4>
  4012c4:	ldr	x17, [x16, #24]
  4012c8:	add	x16, x16, #0x18
  4012cc:	br	x17

00000000004012d0 <strlen@plt>:
  4012d0:	adrp	x16, 43a000 <_Znam@GLIBCXX_3.4>
  4012d4:	ldr	x17, [x16, #32]
  4012d8:	add	x16, x16, #0x20
  4012dc:	br	x17

00000000004012e0 <fprintf@plt>:
  4012e0:	adrp	x16, 43a000 <_Znam@GLIBCXX_3.4>
  4012e4:	ldr	x17, [x16, #40]
  4012e8:	add	x16, x16, #0x28
  4012ec:	br	x17

00000000004012f0 <putc@plt>:
  4012f0:	adrp	x16, 43a000 <_Znam@GLIBCXX_3.4>
  4012f4:	ldr	x17, [x16, #48]
  4012f8:	add	x16, x16, #0x30
  4012fc:	br	x17

0000000000401300 <fclose@plt>:
  401300:	adrp	x16, 43a000 <_Znam@GLIBCXX_3.4>
  401304:	ldr	x17, [x16, #56]
  401308:	add	x16, x16, #0x38
  40130c:	br	x17

0000000000401310 <memcmp@plt>:
  401310:	adrp	x16, 43a000 <_Znam@GLIBCXX_3.4>
  401314:	ldr	x17, [x16, #64]
  401318:	add	x16, x16, #0x40
  40131c:	br	x17

0000000000401320 <strtol@plt>:
  401320:	adrp	x16, 43a000 <_Znam@GLIBCXX_3.4>
  401324:	ldr	x17, [x16, #72]
  401328:	add	x16, x16, #0x48
  40132c:	br	x17

0000000000401330 <free@plt>:
  401330:	adrp	x16, 43a000 <_Znam@GLIBCXX_3.4>
  401334:	ldr	x17, [x16, #80]
  401338:	add	x16, x16, #0x50
  40133c:	br	x17

0000000000401340 <memset@plt>:
  401340:	adrp	x16, 43a000 <_Znam@GLIBCXX_3.4>
  401344:	ldr	x17, [x16, #88]
  401348:	add	x16, x16, #0x58
  40134c:	br	x17

0000000000401350 <strchr@plt>:
  401350:	adrp	x16, 43a000 <_Znam@GLIBCXX_3.4>
  401354:	ldr	x17, [x16, #96]
  401358:	add	x16, x16, #0x60
  40135c:	br	x17

0000000000401360 <_exit@plt>:
  401360:	adrp	x16, 43a000 <_Znam@GLIBCXX_3.4>
  401364:	ldr	x17, [x16, #104]
  401368:	add	x16, x16, #0x68
  40136c:	br	x17

0000000000401370 <strerror@plt>:
  401370:	adrp	x16, 43a000 <_Znam@GLIBCXX_3.4>
  401374:	ldr	x17, [x16, #112]
  401378:	add	x16, x16, #0x70
  40137c:	br	x17

0000000000401380 <strcpy@plt>:
  401380:	adrp	x16, 43a000 <_Znam@GLIBCXX_3.4>
  401384:	ldr	x17, [x16, #120]
  401388:	add	x16, x16, #0x78
  40138c:	br	x17

0000000000401390 <sprintf@plt>:
  401390:	adrp	x16, 43a000 <_Znam@GLIBCXX_3.4>
  401394:	ldr	x17, [x16, #128]
  401398:	add	x16, x16, #0x80
  40139c:	br	x17

00000000004013a0 <putchar@plt>:
  4013a0:	adrp	x16, 43a000 <_Znam@GLIBCXX_3.4>
  4013a4:	ldr	x17, [x16, #136]
  4013a8:	add	x16, x16, #0x88
  4013ac:	br	x17

00000000004013b0 <__libc_start_main@plt>:
  4013b0:	adrp	x16, 43a000 <_Znam@GLIBCXX_3.4>
  4013b4:	ldr	x17, [x16, #144]
  4013b8:	add	x16, x16, #0x90
  4013bc:	br	x17

00000000004013c0 <memchr@plt>:
  4013c0:	adrp	x16, 43a000 <_Znam@GLIBCXX_3.4>
  4013c4:	ldr	x17, [x16, #152]
  4013c8:	add	x16, x16, #0x98
  4013cc:	br	x17

00000000004013d0 <getc@plt>:
  4013d0:	adrp	x16, 43a000 <_Znam@GLIBCXX_3.4>
  4013d4:	ldr	x17, [x16, #160]
  4013d8:	add	x16, x16, #0xa0
  4013dc:	br	x17

00000000004013e0 <strncmp@plt>:
  4013e0:	adrp	x16, 43a000 <_Znam@GLIBCXX_3.4>
  4013e4:	ldr	x17, [x16, #168]
  4013e8:	add	x16, x16, #0xa8
  4013ec:	br	x17

00000000004013f0 <fputc@plt>:
  4013f0:	adrp	x16, 43a000 <_Znam@GLIBCXX_3.4>
  4013f4:	ldr	x17, [x16, #176]
  4013f8:	add	x16, x16, #0xb0
  4013fc:	br	x17

0000000000401400 <__ctype_b_loc@plt>:
  401400:	adrp	x16, 43a000 <_Znam@GLIBCXX_3.4>
  401404:	ldr	x17, [x16, #184]
  401408:	add	x16, x16, #0xb8
  40140c:	br	x17

0000000000401410 <__isoc99_sscanf@plt>:
  401410:	adrp	x16, 43a000 <_Znam@GLIBCXX_3.4>
  401414:	ldr	x17, [x16, #192]
  401418:	add	x16, x16, #0xc0
  40141c:	br	x17

0000000000401420 <__cxa_atexit@plt>:
  401420:	adrp	x16, 43a000 <_Znam@GLIBCXX_3.4>
  401424:	ldr	x17, [x16, #200]
  401428:	add	x16, x16, #0xc8
  40142c:	br	x17

0000000000401430 <fflush@plt>:
  401430:	adrp	x16, 43a000 <_Znam@GLIBCXX_3.4>
  401434:	ldr	x17, [x16, #208]
  401438:	add	x16, x16, #0xd0
  40143c:	br	x17

0000000000401440 <_ZdaPv@plt>:
  401440:	adrp	x16, 43a000 <_Znam@GLIBCXX_3.4>
  401444:	ldr	x17, [x16, #216]
  401448:	add	x16, x16, #0xd8
  40144c:	br	x17

0000000000401450 <__errno_location@plt>:
  401450:	adrp	x16, 43a000 <_Znam@GLIBCXX_3.4>
  401454:	ldr	x17, [x16, #224]
  401458:	add	x16, x16, #0xe0
  40145c:	br	x17

0000000000401460 <fopen@plt>:
  401460:	adrp	x16, 43a000 <_Znam@GLIBCXX_3.4>
  401464:	ldr	x17, [x16, #232]
  401468:	add	x16, x16, #0xe8
  40146c:	br	x17

0000000000401470 <__cxa_throw_bad_array_new_length@plt>:
  401470:	adrp	x16, 43a000 <_Znam@GLIBCXX_3.4>
  401474:	ldr	x17, [x16, #240]
  401478:	add	x16, x16, #0xf0
  40147c:	br	x17

0000000000401480 <strcmp@plt>:
  401480:	adrp	x16, 43a000 <_Znam@GLIBCXX_3.4>
  401484:	ldr	x17, [x16, #248]
  401488:	add	x16, x16, #0xf8
  40148c:	br	x17

0000000000401490 <write@plt>:
  401490:	adrp	x16, 43a000 <_Znam@GLIBCXX_3.4>
  401494:	ldr	x17, [x16, #256]
  401498:	add	x16, x16, #0x100
  40149c:	br	x17

00000000004014a0 <malloc@plt>:
  4014a0:	adrp	x16, 43a000 <_Znam@GLIBCXX_3.4>
  4014a4:	ldr	x17, [x16, #264]
  4014a8:	add	x16, x16, #0x108
  4014ac:	br	x17

00000000004014b0 <abort@plt>:
  4014b0:	adrp	x16, 43a000 <_Znam@GLIBCXX_3.4>
  4014b4:	ldr	x17, [x16, #272]
  4014b8:	add	x16, x16, #0x110
  4014bc:	br	x17

00000000004014c0 <getenv@plt>:
  4014c0:	adrp	x16, 43a000 <_Znam@GLIBCXX_3.4>
  4014c4:	ldr	x17, [x16, #280]
  4014c8:	add	x16, x16, #0x118
  4014cc:	br	x17

00000000004014d0 <__gxx_personality_v0@plt>:
  4014d0:	adrp	x16, 43a000 <_Znam@GLIBCXX_3.4>
  4014d4:	ldr	x17, [x16, #288]
  4014d8:	add	x16, x16, #0x120
  4014dc:	br	x17

00000000004014e0 <exit@plt>:
  4014e0:	adrp	x16, 43a000 <_Znam@GLIBCXX_3.4>
  4014e4:	ldr	x17, [x16, #296]
  4014e8:	add	x16, x16, #0x128
  4014ec:	br	x17

00000000004014f0 <fwrite@plt>:
  4014f0:	adrp	x16, 43a000 <_Znam@GLIBCXX_3.4>
  4014f4:	ldr	x17, [x16, #304]
  4014f8:	add	x16, x16, #0x130
  4014fc:	br	x17

0000000000401500 <_Unwind_Resume@plt>:
  401500:	adrp	x16, 43a000 <_Znam@GLIBCXX_3.4>
  401504:	ldr	x17, [x16, #312]
  401508:	add	x16, x16, #0x138
  40150c:	br	x17

0000000000401510 <ferror@plt>:
  401510:	adrp	x16, 43a000 <_Znam@GLIBCXX_3.4>
  401514:	ldr	x17, [x16, #320]
  401518:	add	x16, x16, #0x140
  40151c:	br	x17

0000000000401520 <stpcpy@plt>:
  401520:	adrp	x16, 43a000 <_Znam@GLIBCXX_3.4>
  401524:	ldr	x17, [x16, #328]
  401528:	add	x16, x16, #0x148
  40152c:	br	x17

0000000000401530 <__gmon_start__@plt>:
  401530:	adrp	x16, 43a000 <_Znam@GLIBCXX_3.4>
  401534:	ldr	x17, [x16, #336]
  401538:	add	x16, x16, #0x150
  40153c:	br	x17

0000000000401540 <__cxa_pure_virtual@plt>:
  401540:	adrp	x16, 43a000 <_Znam@GLIBCXX_3.4>
  401544:	ldr	x17, [x16, #344]
  401548:	add	x16, x16, #0x158
  40154c:	br	x17

0000000000401550 <setbuf@plt>:
  401550:	adrp	x16, 43a000 <_Znam@GLIBCXX_3.4>
  401554:	ldr	x17, [x16, #352]
  401558:	add	x16, x16, #0x160
  40155c:	br	x17

0000000000401560 <strcat@plt>:
  401560:	adrp	x16, 43a000 <_Znam@GLIBCXX_3.4>
  401564:	ldr	x17, [x16, #360]
  401568:	add	x16, x16, #0x168
  40156c:	br	x17

0000000000401570 <printf@plt>:
  401570:	adrp	x16, 43a000 <_Znam@GLIBCXX_3.4>
  401574:	ldr	x17, [x16, #368]
  401578:	add	x16, x16, #0x170
  40157c:	br	x17

Disassembly of section .text:

0000000000401580 <_Znwm@@Base-0x17690>:
  401580:	stp	x29, x30, [sp, #-128]!
  401584:	mov	x29, sp
  401588:	stp	x27, x28, [sp, #80]
  40158c:	adrp	x27, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  401590:	stp	x19, x20, [sp, #16]
  401594:	mov	w20, w0
  401598:	mov	x19, x1
  40159c:	ldr	x0, [x27, #3472]
  4015a0:	stp	x25, x26, [sp, #64]
  4015a4:	adrp	x26, 43f000 <stderr@@GLIBC_2.17+0x3270>
  4015a8:	ldr	x1, [x1]
  4015ac:	adrp	x25, 41a000 <_ZdlPvm@@Base+0x1388>
  4015b0:	str	x1, [x26, #768]
  4015b4:	add	x25, x25, #0x738
  4015b8:	adrp	x1, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4015bc:	add	x1, x1, #0xde0
  4015c0:	stp	x21, x22, [sp, #32]
  4015c4:	adrp	x22, 41a000 <_ZdlPvm@@Base+0x1388>
  4015c8:	adrp	x21, 41a000 <_ZdlPvm@@Base+0x1388>
  4015cc:	add	x22, x22, #0x9a8
  4015d0:	add	x21, x21, #0x700
  4015d4:	stp	x23, x24, [sp, #48]
  4015d8:	adrp	x23, 43f000 <stderr@@GLIBC_2.17+0x3270>
  4015dc:	mov	w24, #0x1                   	// #1
  4015e0:	add	x23, x23, #0x238
  4015e4:	bl	401550 <setbuf@plt>
  4015e8:	mov	x3, x22
  4015ec:	mov	x2, x21
  4015f0:	mov	x1, x19
  4015f4:	mov	w0, w20
  4015f8:	mov	x4, #0x0                   	// #0
  4015fc:	bl	418888 <printf@plt+0x17318>
  401600:	cmn	w0, #0x1
  401604:	b.eq	4017f0 <printf@plt+0x280>  // b.none
  401608:	cmp	w0, #0x64
  40160c:	b.eq	401998 <printf@plt+0x428>  // b.none
  401610:	b.le	401650 <printf@plt+0xe0>
  401614:	cmp	w0, #0x72
  401618:	b.eq	401988 <printf@plt+0x418>  // b.none
  40161c:	b.le	4016f0 <printf@plt+0x180>
  401620:	cmp	w0, #0x76
  401624:	b.eq	40196c <printf@plt+0x3fc>  // b.none
  401628:	cmp	w0, #0x100
  40162c:	b.ne	4016b0 <printf@plt+0x140>  // b.any
  401630:	adrp	x0, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  401634:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1388>
  401638:	ldr	x2, [x26, #768]
  40163c:	add	x1, x1, #0x6b8
  401640:	ldr	x0, [x0, #3464]
  401644:	bl	4012e0 <fprintf@plt>
  401648:	mov	w0, #0x0                   	// #0
  40164c:	bl	4014e0 <exit@plt>
  401650:	cmp	w0, #0x4d
  401654:	b.eq	401954 <printf@plt+0x3e4>  // b.none
  401658:	b.le	401778 <printf@plt+0x208>
  40165c:	cmp	w0, #0x52
  401660:	b.eq	4017cc <printf@plt+0x25c>  // b.none
  401664:	cmp	w0, #0x54
  401668:	b.ne	401760 <printf@plt+0x1f0>  // b.any
  40166c:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x3270>
  401670:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1388>
  401674:	add	x1, x1, #0x778
  401678:	ldr	x28, [x0, #792]
  40167c:	adrp	x0, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  401680:	str	x28, [x0, #3136]
  401684:	mov	x0, x28
  401688:	bl	401480 <strcmp@plt>
  40168c:	cbnz	w0, 4018c0 <printf@plt+0x350>
  401690:	adrp	x1, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  401694:	mov	w2, #0x1                   	// #1
  401698:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x4388>
  40169c:	add	x0, x0, #0x7e8
  4016a0:	str	w2, [x1, #3516]
  4016a4:	adrp	x1, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4016a8:	str	x0, [x1, #3136]
  4016ac:	b	4015e8 <printf@plt+0x78>
  4016b0:	cmp	w0, #0x73
  4016b4:	b.ne	4017b8 <printf@plt+0x248>  // b.any
  4016b8:	adrp	x28, 43f000 <stderr@@GLIBC_2.17+0x3270>
  4016bc:	ldr	x0, [x28, #792]
  4016c0:	bl	4078c8 <printf@plt+0x6358>
  4016c4:	cbnz	w0, 4015e8 <printf@plt+0x78>
  4016c8:	ldr	x1, [x28, #792]
  4016cc:	add	x0, sp, #0x70
  4016d0:	bl	415da8 <printf@plt+0x14838>
  4016d4:	mov	x3, x23
  4016d8:	mov	x2, x23
  4016dc:	add	x1, sp, #0x70
  4016e0:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x1388>
  4016e4:	add	x0, x0, #0x798
  4016e8:	bl	416028 <printf@plt+0x14ab8>
  4016ec:	b	4015e8 <printf@plt+0x78>
  4016f0:	cmp	w0, #0x6d
  4016f4:	b.eq	401918 <printf@plt+0x3a8>  // b.none
  4016f8:	cmp	w0, #0x70
  4016fc:	b.ne	401748 <printf@plt+0x1d8>  // b.any
  401700:	adrp	x28, 43f000 <stderr@@GLIBC_2.17+0x3270>
  401704:	add	x2, sp, #0x60
  401708:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1388>
  40170c:	add	x1, x1, #0x7b0
  401710:	ldr	x0, [x28, #792]
  401714:	bl	401410 <__isoc99_sscanf@plt>
  401718:	cmp	w0, #0x1
  40171c:	b.eq	401a08 <printf@plt+0x498>  // b.none
  401720:	ldr	x1, [x28, #792]
  401724:	add	x0, sp, #0x70
  401728:	bl	415da8 <printf@plt+0x14838>
  40172c:	mov	x3, x23
  401730:	mov	x2, x23
  401734:	add	x1, sp, #0x70
  401738:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x1388>
  40173c:	add	x0, x0, #0x7b8
  401740:	bl	416028 <printf@plt+0x14ab8>
  401744:	b	4015e8 <printf@plt+0x78>
  401748:	cmp	w0, #0x66
  40174c:	b.ne	4017b8 <printf@plt+0x248>  // b.any
  401750:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x3270>
  401754:	ldr	x0, [x0, #792]
  401758:	bl	407a28 <printf@plt+0x64b8>
  40175c:	b	4015e8 <printf@plt+0x78>
  401760:	cmp	w0, #0x4e
  401764:	b.ne	4017b8 <printf@plt+0x248>  // b.any
  401768:	adrp	x0, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40176c:	mov	w1, #0x1                   	// #1
  401770:	str	w1, [x0, #3508]
  401774:	b	4015e8 <printf@plt+0x78>
  401778:	cmp	w0, #0x43
  40177c:	b.eq	401944 <printf@plt+0x3d4>  // b.none
  401780:	cmp	w0, #0x44
  401784:	b.ne	4017b0 <printf@plt+0x240>  // b.any
  401788:	mov	x1, x23
  40178c:	mov	x3, x23
  401790:	mov	x2, x23
  401794:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x1388>
  401798:	add	x0, x0, #0x7c8
  40179c:	bl	416158 <printf@plt+0x14be8>
  4017a0:	adrp	x0, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4017a4:	mov	w1, #0x1                   	// #1
  4017a8:	str	w1, [x0, #3528]
  4017ac:	b	4015e8 <printf@plt+0x78>
  4017b0:	cmp	w0, #0x3f
  4017b4:	b.eq	401b5c <printf@plt+0x5ec>  // b.none
  4017b8:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1388>
  4017bc:	mov	w0, #0x178                 	// #376
  4017c0:	add	x1, x1, #0x800
  4017c4:	bl	415a20 <printf@plt+0x144b0>
  4017c8:	b	4015e8 <printf@plt+0x78>
  4017cc:	mov	x3, x22
  4017d0:	mov	x2, x21
  4017d4:	mov	x1, x19
  4017d8:	mov	w0, w20
  4017dc:	mov	x4, #0x0                   	// #0
  4017e0:	mov	w24, #0x0                   	// #0
  4017e4:	bl	418888 <printf@plt+0x17318>
  4017e8:	cmn	w0, #0x1
  4017ec:	b.ne	401608 <printf@plt+0x98>  // b.any
  4017f0:	adrp	x21, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4017f4:	ldr	x0, [x21, #3136]
  4017f8:	bl	4037c8 <printf@plt+0x2258>
  4017fc:	bl	40cd70 <printf@plt+0xb800>
  401800:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x1388>
  401804:	add	x0, x0, #0x820
  401808:	bl	4012c0 <puts@plt>
  40180c:	adrp	x0, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  401810:	ldr	w0, [x0, #3488]
  401814:	cbz	w0, 401ad0 <printf@plt+0x560>
  401818:	cbnz	w24, 401b20 <printf@plt+0x5b0>
  40181c:	adrp	x0, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  401820:	ldr	w0, [x0, #3144]
  401824:	cmp	w0, w20
  401828:	b.ge	401a28 <printf@plt+0x4b8>  // b.tcont
  40182c:	sxtw	x22, w0
  401830:	mvn	w23, w0
  401834:	add	w23, w23, w20
  401838:	add	x20, x22, #0x1
  40183c:	adrp	x25, 41b000 <_ZdlPvm@@Base+0x2388>
  401840:	add	x23, x23, x20
  401844:	add	x25, x25, #0x958
  401848:	adrp	x26, 43f000 <stderr@@GLIBC_2.17+0x3270>
  40184c:	b	40187c <printf@plt+0x30c>
  401850:	ldrb	w0, [x21, #1]
  401854:	cbnz	w0, 40188c <printf@plt+0x31c>
  401858:	adrp	x0, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40185c:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1388>
  401860:	add	x1, x1, #0x968
  401864:	ldr	x0, [x0, #3456]
  401868:	bl	402208 <printf@plt+0xc98>
  40186c:	cmp	x20, x23
  401870:	mov	x22, x20
  401874:	b.eq	401a3c <printf@plt+0x4cc>  // b.none
  401878:	add	x20, x20, #0x1
  40187c:	ldr	x21, [x19, x22, lsl #3]
  401880:	ldrb	w0, [x21]
  401884:	cmp	w0, #0x2d
  401888:	b.eq	401850 <printf@plt+0x2e0>  // b.none
  40188c:	bl	401450 <__errno_location@plt>
  401890:	mov	x24, x0
  401894:	mov	x1, x25
  401898:	mov	x0, x21
  40189c:	str	wzr, [x24]
  4018a0:	bl	401460 <fopen@plt>
  4018a4:	mov	x21, x0
  4018a8:	ldr	x1, [x19, x22, lsl #3]
  4018ac:	cbz	x0, 401a98 <printf@plt+0x528>
  4018b0:	bl	402208 <printf@plt+0xc98>
  4018b4:	mov	x0, x21
  4018b8:	bl	401300 <fclose@plt>
  4018bc:	b	40186c <printf@plt+0x2fc>
  4018c0:	adrp	x3, 41a000 <_ZdlPvm@@Base+0x1388>
  4018c4:	add	x3, x3, #0x780
  4018c8:	mov	x1, x3
  4018cc:	mov	x0, x28
  4018d0:	bl	401480 <strcmp@plt>
  4018d4:	cbz	w0, 401a14 <printf@plt+0x4a4>
  4018d8:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1388>
  4018dc:	mov	x0, x28
  4018e0:	add	x1, x1, #0x788
  4018e4:	bl	401480 <strcmp@plt>
  4018e8:	cbnz	w0, 4015e8 <printf@plt+0x78>
  4018ec:	adrp	x1, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4018f0:	add	x2, x1, #0xda0
  4018f4:	adrp	x0, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4018f8:	adrp	x3, 41a000 <_ZdlPvm@@Base+0x1388>
  4018fc:	mov	w24, #0x0                   	// #0
  401900:	add	x3, x3, #0x780
  401904:	str	x3, [x0, #3136]
  401908:	mov	w0, #0x1                   	// #1
  40190c:	str	w0, [x1, #3488]
  401910:	str	w0, [x2, #32]
  401914:	b	4015e8 <printf@plt+0x78>
  401918:	adrp	x28, 43f000 <stderr@@GLIBC_2.17+0x3270>
  40191c:	add	x2, sp, #0x60
  401920:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1388>
  401924:	add	x1, x1, #0x7b0
  401928:	ldr	x0, [x28, #792]
  40192c:	bl	401410 <__isoc99_sscanf@plt>
  401930:	cmp	w0, #0x1
  401934:	b.ne	401720 <printf@plt+0x1b0>  // b.any
  401938:	ldr	w0, [sp, #96]
  40193c:	bl	407c18 <printf@plt+0x66a8>
  401940:	b	4015e8 <printf@plt+0x78>
  401944:	adrp	x0, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  401948:	mov	w1, #0x1                   	// #1
  40194c:	str	w1, [x0, #3492]
  401950:	b	4015e8 <printf@plt+0x78>
  401954:	adrp	x1, 43f000 <stderr@@GLIBC_2.17+0x3270>
  401958:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x3270>
  40195c:	add	x0, x0, #0x2f0
  401960:	ldr	x1, [x1, #792]
  401964:	bl	418f68 <_ZdlPvm@@Base+0x2f0>
  401968:	b	4015e8 <printf@plt+0x78>
  40196c:	adrp	x1, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  401970:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x1388>
  401974:	add	x0, x0, #0x718
  401978:	ldr	x1, [x1, #3424]
  40197c:	bl	401570 <printf@plt>
  401980:	mov	w0, #0x0                   	// #0
  401984:	bl	4014e0 <exit@plt>
  401988:	adrp	x0, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40198c:	mov	w1, #0x1                   	// #1
  401990:	str	w1, [x0, #3524]
  401994:	b	4015e8 <printf@plt+0x78>
  401998:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x3270>
  40199c:	ldr	x0, [x0, #792]
  4019a0:	ldrb	w1, [x0]
  4019a4:	cbz	w1, 4019f0 <printf@plt+0x480>
  4019a8:	ldrb	w0, [x0, #1]
  4019ac:	cbz	w0, 4019f0 <printf@plt+0x480>
  4019b0:	adrp	x2, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4019b4:	add	x2, x2, #0xc60
  4019b8:	ldrb	w3, [x2, w1, sxtw]
  4019bc:	cbnz	w3, 4019cc <printf@plt+0x45c>
  4019c0:	ldrb	w2, [x2, w0, sxtw]
  4019c4:	cbz	w2, 401b0c <printf@plt+0x59c>
  4019c8:	mov	w1, w0
  4019cc:	add	x0, sp, #0x70
  4019d0:	bl	415df0 <printf@plt+0x14880>
  4019d4:	mov	x3, x23
  4019d8:	mov	x2, x23
  4019dc:	add	x1, sp, #0x70
  4019e0:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x1388>
  4019e4:	add	x0, x0, #0x760
  4019e8:	bl	416028 <printf@plt+0x14ab8>
  4019ec:	b	4015e8 <printf@plt+0x78>
  4019f0:	mov	x3, x23
  4019f4:	mov	x2, x23
  4019f8:	mov	x1, x23
  4019fc:	mov	x0, x25
  401a00:	bl	416028 <printf@plt+0x14ab8>
  401a04:	b	4015e8 <printf@plt+0x78>
  401a08:	ldr	w0, [sp, #96]
  401a0c:	bl	4079b8 <printf@plt+0x6448>
  401a10:	b	4015e8 <printf@plt+0x78>
  401a14:	adrp	x0, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  401a18:	mov	w1, #0x1                   	// #1
  401a1c:	mov	w24, #0x0                   	// #0
  401a20:	str	w1, [x0, #3488]
  401a24:	b	4015e8 <printf@plt+0x78>
  401a28:	adrp	x0, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  401a2c:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1388>
  401a30:	add	x1, x1, #0x968
  401a34:	ldr	x0, [x0, #3456]
  401a38:	bl	402208 <printf@plt+0xc98>
  401a3c:	adrp	x19, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  401a40:	ldr	x0, [x19, #3464]
  401a44:	bl	401510 <ferror@plt>
  401a48:	cbnz	w0, 401a78 <printf@plt+0x508>
  401a4c:	ldr	x0, [x19, #3464]
  401a50:	bl	401430 <fflush@plt>
  401a54:	tbnz	w0, #31, 401a78 <printf@plt+0x508>
  401a58:	mov	w0, #0x0                   	// #0
  401a5c:	ldp	x19, x20, [sp, #16]
  401a60:	ldp	x21, x22, [sp, #32]
  401a64:	ldp	x23, x24, [sp, #48]
  401a68:	ldp	x25, x26, [sp, #64]
  401a6c:	ldp	x27, x28, [sp, #80]
  401a70:	ldp	x29, x30, [sp], #128
  401a74:	ret
  401a78:	adrp	x3, 43f000 <stderr@@GLIBC_2.17+0x3270>
  401a7c:	add	x3, x3, #0x238
  401a80:	mov	x2, x3
  401a84:	mov	x1, x3
  401a88:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x1388>
  401a8c:	add	x0, x0, #0x988
  401a90:	bl	4162a8 <printf@plt+0x14d38>
  401a94:	b	401a58 <printf@plt+0x4e8>
  401a98:	add	x0, sp, #0x60
  401a9c:	bl	415da8 <printf@plt+0x14838>
  401aa0:	ldr	w0, [x24]
  401aa4:	bl	401370 <strerror@plt>
  401aa8:	mov	x1, x0
  401aac:	add	x0, sp, #0x70
  401ab0:	bl	415da8 <printf@plt+0x14838>
  401ab4:	add	x3, x26, #0x238
  401ab8:	add	x2, sp, #0x70
  401abc:	add	x1, sp, #0x60
  401ac0:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x1388>
  401ac4:	add	x0, x0, #0x970
  401ac8:	bl	4162a8 <printf@plt+0x14d38>
  401acc:	b	40186c <printf@plt+0x2fc>
  401ad0:	ldr	x2, [x26, #768]
  401ad4:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x1388>
  401ad8:	ldr	x1, [x21, #3136]
  401adc:	add	x0, x0, #0x840
  401ae0:	bl	401570 <printf@plt>
  401ae4:	ldr	x1, [x21, #3136]
  401ae8:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x1388>
  401aec:	ldr	x2, [x26, #768]
  401af0:	add	x0, x0, #0x8a0
  401af4:	bl	401570 <printf@plt>
  401af8:	ldr	x1, [x21, #3136]
  401afc:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x1388>
  401b00:	add	x0, x0, #0x8f8
  401b04:	bl	401570 <printf@plt>
  401b08:	b	401818 <printf@plt+0x2a8>
  401b0c:	adrp	x2, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  401b10:	add	x2, x2, #0xda0
  401b14:	strb	w1, [x2, #8]
  401b18:	strb	w0, [x2, #24]
  401b1c:	b	4015e8 <printf@plt+0x78>
  401b20:	add	x2, sp, #0x70
  401b24:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1388>
  401b28:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x3270>
  401b2c:	add	x1, x1, #0x960
  401b30:	add	x0, x0, #0x2f0
  401b34:	bl	419078 <_ZdlPvm@@Base+0x400>
  401b38:	mov	x21, x0
  401b3c:	cbz	x0, 40181c <printf@plt+0x2ac>
  401b40:	ldr	x1, [sp, #112]
  401b44:	bl	402208 <printf@plt+0xc98>
  401b48:	mov	x0, x21
  401b4c:	bl	401300 <fclose@plt>
  401b50:	ldr	x0, [sp, #112]
  401b54:	bl	401330 <free@plt>
  401b58:	b	40181c <printf@plt+0x2ac>
  401b5c:	ldr	x2, [x26, #768]
  401b60:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1388>
  401b64:	ldr	x0, [x27, #3472]
  401b68:	add	x1, x1, #0x6b8
  401b6c:	bl	4012e0 <fprintf@plt>
  401b70:	mov	w0, #0x1                   	// #1
  401b74:	bl	4014e0 <exit@plt>
  401b78:	adrp	x0, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  401b7c:	add	x0, x0, #0xda0
  401b80:	add	x0, x0, #0x30
  401b84:	b	415d68 <printf@plt+0x147f8>
  401b88:	stp	x29, x30, [sp, #-64]!
  401b8c:	mov	x29, sp
  401b90:	stp	x19, x20, [sp, #16]
  401b94:	adrp	x19, 43d000 <stderr@@GLIBC_2.17+0x1270>
  401b98:	add	x19, x19, #0xde0
  401b9c:	add	x0, x19, #0x78
  401ba0:	stp	x21, x22, [sp, #32]
  401ba4:	add	x21, x19, #0x40
  401ba8:	str	x23, [sp, #48]
  401bac:	bl	415d68 <printf@plt+0x147f8>
  401bb0:	mov	x0, x21
  401bb4:	adrp	x20, 43a000 <_Znam@GLIBCXX_3.4>
  401bb8:	bl	4032f0 <printf@plt+0x1d80>
  401bbc:	add	x20, x20, #0x188
  401bc0:	mov	x1, x21
  401bc4:	mov	x2, x20
  401bc8:	add	x23, x19, #0x60
  401bcc:	adrp	x0, 402000 <printf@plt+0xa90>
  401bd0:	add	x0, x0, #0xa68
  401bd4:	bl	401420 <__cxa_atexit@plt>
  401bd8:	mov	x0, x23
  401bdc:	bl	4194d0 <_ZdlPvm@@Base+0x858>
  401be0:	adrp	x0, 419000 <_ZdlPvm@@Base+0x388>
  401be4:	mov	x22, x19
  401be8:	mov	x1, x23
  401bec:	mov	x2, x20
  401bf0:	add	x0, x0, #0x6a8
  401bf4:	mov	x21, #0x3                   	// #3
  401bf8:	bl	401420 <__cxa_atexit@plt>
  401bfc:	mov	x0, x22
  401c00:	bl	4194d0 <_ZdlPvm@@Base+0x858>
  401c04:	sub	x21, x21, #0x1
  401c08:	add	x22, x22, #0x10
  401c0c:	cmn	x21, #0x1
  401c10:	b.ne	401bfc <printf@plt+0x68c>  // b.any
  401c14:	mov	x2, x20
  401c18:	adrp	x0, 402000 <printf@plt+0xa90>
  401c1c:	ldp	x19, x20, [sp, #16]
  401c20:	add	x0, x0, #0xcb0
  401c24:	ldp	x21, x22, [sp, #32]
  401c28:	mov	x1, #0x0                   	// #0
  401c2c:	ldr	x23, [sp, #48]
  401c30:	ldp	x29, x30, [sp], #64
  401c34:	b	401420 <__cxa_atexit@plt>
  401c38:	mov	x20, #0x3                   	// #3
  401c3c:	sub	x20, x20, x21
  401c40:	mov	x21, x0
  401c44:	add	x20, x19, x20, lsl #4
  401c48:	cmp	x20, x19
  401c4c:	b.ne	401c58 <printf@plt+0x6e8>  // b.any
  401c50:	mov	x0, x21
  401c54:	bl	401500 <_Unwind_Resume@plt>
  401c58:	sub	x20, x20, #0x10
  401c5c:	mov	x0, x20
  401c60:	bl	4196a8 <_ZdlPvm@@Base+0xa30>
  401c64:	b	401c48 <printf@plt+0x6d8>
  401c68:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1270>
  401c6c:	add	x0, x0, #0xe60
  401c70:	add	x0, x0, #0x30
  401c74:	b	415d68 <printf@plt+0x147f8>
  401c78:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1270>
  401c7c:	add	x0, x0, #0xea0
  401c80:	b	415d68 <printf@plt+0x147f8>
  401c84:	nop
  401c88:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1270>
  401c8c:	add	x0, x0, #0xea8
  401c90:	b	415d68 <printf@plt+0x147f8>
  401c94:	nop
  401c98:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1270>
  401c9c:	add	x0, x0, #0xeb0
  401ca0:	b	415d68 <printf@plt+0x147f8>
  401ca4:	nop
  401ca8:	stp	x29, x30, [sp, #-32]!
  401cac:	mov	x29, sp
  401cb0:	str	x19, [sp, #16]
  401cb4:	adrp	x19, 43d000 <stderr@@GLIBC_2.17+0x1270>
  401cb8:	add	x19, x19, #0xec0
  401cbc:	add	x0, x19, #0x810
  401cc0:	bl	415d68 <printf@plt+0x147f8>
  401cc4:	movi	v0.4s, #0x0
  401cc8:	mov	x0, x19
  401ccc:	add	x1, x19, #0x800
  401cd0:	str	q0, [x0], #16
  401cd4:	cmp	x1, x0
  401cd8:	b.ne	401cd0 <printf@plt+0x760>  // b.any
  401cdc:	add	x19, x19, #0x800
  401ce0:	mov	x0, x19
  401ce4:	bl	40c798 <printf@plt+0xb228>
  401ce8:	mov	x1, x19
  401cec:	adrp	x2, 43a000 <_Znam@GLIBCXX_3.4>
  401cf0:	ldr	x19, [sp, #16]
  401cf4:	add	x2, x2, #0x188
  401cf8:	ldp	x29, x30, [sp], #32
  401cfc:	adrp	x0, 40c000 <printf@plt+0xaa90>
  401d00:	add	x0, x0, #0x28
  401d04:	b	401420 <__cxa_atexit@plt>
  401d08:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2270>
  401d0c:	add	x0, x0, #0x6d8
  401d10:	b	415d68 <printf@plt+0x147f8>
  401d14:	nop
  401d18:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2270>
  401d1c:	add	x0, x0, #0x6e0
  401d20:	b	415d68 <printf@plt+0x147f8>
  401d24:	nop
  401d28:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2270>
  401d2c:	add	x0, x0, #0x6e8
  401d30:	b	415d68 <printf@plt+0x147f8>
  401d34:	nop
  401d38:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2270>
  401d3c:	add	x0, x0, #0x6f0
  401d40:	b	415d68 <printf@plt+0x147f8>
  401d44:	nop
  401d48:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2270>
  401d4c:	add	x0, x0, #0x6f8
  401d50:	b	415d68 <printf@plt+0x147f8>
  401d54:	nop
  401d58:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2270>
  401d5c:	add	x0, x0, #0x700
  401d60:	b	415d68 <printf@plt+0x147f8>
  401d64:	nop
  401d68:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2270>
  401d6c:	add	x0, x0, #0x708
  401d70:	b	415d68 <printf@plt+0x147f8>
  401d74:	nop
  401d78:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2270>
  401d7c:	ldr	w0, [x0, #1824]
  401d80:	cbnz	w0, 401d88 <printf@plt+0x818>
  401d84:	b	415a80 <printf@plt+0x14510>
  401d88:	ret
  401d8c:	nop
  401d90:	stp	x29, x30, [sp, #-16]!
  401d94:	adrp	x0, 422000 <_ZdlPvm@@Base+0x9388>
  401d98:	add	x0, x0, #0xa30
  401d9c:	mov	x29, sp
  401da0:	bl	4014c0 <getenv@plt>
  401da4:	cbz	x0, 401db0 <printf@plt+0x840>
  401da8:	adrp	x1, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  401dac:	str	x0, [x1, #3136]
  401db0:	ldp	x29, x30, [sp], #16
  401db4:	ret
  401db8:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x3270>
  401dbc:	str	wzr, [x0, #568]
  401dc0:	ret
  401dc4:	nop
  401dc8:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x3270>
  401dcc:	add	x0, x0, #0x2c8
  401dd0:	b	415d68 <printf@plt+0x147f8>
  401dd4:	nop
  401dd8:	stp	x29, x30, [sp, #-64]!
  401ddc:	mov	w4, #0x1                   	// #1
  401de0:	mov	w3, w4
  401de4:	mov	x29, sp
  401de8:	stp	x19, x20, [sp, #16]
  401dec:	adrp	x19, 43f000 <stderr@@GLIBC_2.17+0x3270>
  401df0:	add	x19, x19, #0x2d0
  401df4:	stp	x21, x22, [sp, #32]
  401df8:	adrp	x22, 422000 <_ZdlPvm@@Base+0x9388>
  401dfc:	add	x22, x22, #0xd20
  401e00:	stp	x23, x24, [sp, #48]
  401e04:	adrp	x23, 422000 <_ZdlPvm@@Base+0x9388>
  401e08:	add	x23, x23, #0xcc8
  401e0c:	mov	x2, x23
  401e10:	mov	x1, x22
  401e14:	mov	x0, x19
  401e18:	adrp	x21, 43a000 <_Znam@GLIBCXX_3.4>
  401e1c:	bl	418db0 <_ZdlPvm@@Base+0x138>
  401e20:	add	x21, x21, #0x188
  401e24:	adrp	x20, 418000 <printf@plt+0x16a90>
  401e28:	add	x20, x20, #0xf58
  401e2c:	mov	x1, x19
  401e30:	mov	x2, x21
  401e34:	mov	x0, x20
  401e38:	bl	401420 <__cxa_atexit@plt>
  401e3c:	add	x24, x19, #0x10
  401e40:	mov	w4, #0x0                   	// #0
  401e44:	mov	w3, #0x1                   	// #1
  401e48:	mov	x0, x24
  401e4c:	mov	x2, x23
  401e50:	mov	x1, x22
  401e54:	bl	418db0 <_ZdlPvm@@Base+0x138>
  401e58:	add	x19, x19, #0x20
  401e5c:	mov	x2, x21
  401e60:	mov	x1, x24
  401e64:	mov	x0, x20
  401e68:	bl	401420 <__cxa_atexit@plt>
  401e6c:	mov	x2, x23
  401e70:	mov	x1, x22
  401e74:	mov	x0, x19
  401e78:	mov	w4, #0x0                   	// #0
  401e7c:	mov	w3, #0x0                   	// #0
  401e80:	bl	418db0 <_ZdlPvm@@Base+0x138>
  401e84:	mov	x2, x21
  401e88:	mov	x1, x19
  401e8c:	mov	x0, x20
  401e90:	ldp	x19, x20, [sp, #16]
  401e94:	ldp	x21, x22, [sp, #32]
  401e98:	ldp	x23, x24, [sp, #48]
  401e9c:	ldp	x29, x30, [sp], #64
  401ea0:	b	401420 <__cxa_atexit@plt>
  401ea4:	mov	x29, #0x0                   	// #0
  401ea8:	mov	x30, #0x0                   	// #0
  401eac:	mov	x5, x0
  401eb0:	ldr	x1, [sp]
  401eb4:	add	x2, sp, #0x8
  401eb8:	mov	x6, sp
  401ebc:	movz	x0, #0x0, lsl #48
  401ec0:	movk	x0, #0x0, lsl #32
  401ec4:	movk	x0, #0x40, lsl #16
  401ec8:	movk	x0, #0x1580
  401ecc:	movz	x3, #0x0, lsl #48
  401ed0:	movk	x3, #0x0, lsl #32
  401ed4:	movk	x3, #0x41, lsl #16
  401ed8:	movk	x3, #0xa520
  401edc:	movz	x4, #0x0, lsl #48
  401ee0:	movk	x4, #0x0, lsl #32
  401ee4:	movk	x4, #0x41, lsl #16
  401ee8:	movk	x4, #0xa5a0
  401eec:	bl	4013b0 <__libc_start_main@plt>
  401ef0:	bl	4014b0 <abort@plt>
  401ef4:	adrp	x0, 439000 <_ZdlPvm@@Base+0x20388>
  401ef8:	ldr	x0, [x0, #4064]
  401efc:	cbz	x0, 401f04 <printf@plt+0x994>
  401f00:	b	401530 <__gmon_start__@plt>
  401f04:	ret
  401f08:	adrp	x0, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  401f0c:	add	x0, x0, #0xd78
  401f10:	adrp	x1, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  401f14:	add	x1, x1, #0xd78
  401f18:	cmp	x1, x0
  401f1c:	b.eq	401f34 <printf@plt+0x9c4>  // b.none
  401f20:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1388>
  401f24:	ldr	x1, [x1, #1480]
  401f28:	cbz	x1, 401f34 <printf@plt+0x9c4>
  401f2c:	mov	x16, x1
  401f30:	br	x16
  401f34:	ret
  401f38:	adrp	x0, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  401f3c:	add	x0, x0, #0xd78
  401f40:	adrp	x1, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  401f44:	add	x1, x1, #0xd78
  401f48:	sub	x1, x1, x0
  401f4c:	lsr	x2, x1, #63
  401f50:	add	x1, x2, x1, asr #3
  401f54:	cmp	xzr, x1, asr #1
  401f58:	asr	x1, x1, #1
  401f5c:	b.eq	401f74 <printf@plt+0xa04>  // b.none
  401f60:	adrp	x2, 41a000 <_ZdlPvm@@Base+0x1388>
  401f64:	ldr	x2, [x2, #1488]
  401f68:	cbz	x2, 401f74 <printf@plt+0xa04>
  401f6c:	mov	x16, x2
  401f70:	br	x16
  401f74:	ret
  401f78:	stp	x29, x30, [sp, #-32]!
  401f7c:	mov	x29, sp
  401f80:	str	x19, [sp, #16]
  401f84:	adrp	x19, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  401f88:	ldrb	w0, [x19, #3480]
  401f8c:	cbnz	w0, 401f9c <printf@plt+0xa2c>
  401f90:	bl	401f08 <printf@plt+0x998>
  401f94:	mov	w0, #0x1                   	// #1
  401f98:	strb	w0, [x19, #3480]
  401f9c:	ldr	x19, [sp, #16]
  401fa0:	ldp	x29, x30, [sp], #32
  401fa4:	ret
  401fa8:	b	401f38 <printf@plt+0x9c8>
  401fac:	nop
  401fb0:	ldrb	w2, [x0]
  401fb4:	cbz	w2, 401fd8 <printf@plt+0xa68>
  401fb8:	cmp	w2, w1
  401fbc:	b.eq	401fdc <printf@plt+0xa6c>  // b.none
  401fc0:	cmp	w2, #0x5c
  401fc4:	add	x3, x0, #0x1
  401fc8:	ldrb	w2, [x0, #1]
  401fcc:	b.eq	401ff8 <printf@plt+0xa88>  // b.none
  401fd0:	mov	x0, x3
  401fd4:	cbnz	w2, 401fb8 <printf@plt+0xa48>
  401fd8:	mov	x0, #0x0                   	// #0
  401fdc:	ret
  401fe0:	cmp	w1, #0x5c
  401fe4:	b.eq	402104 <printf@plt+0xb94>  // b.none
  401fe8:	ldrb	w2, [x3, #1]
  401fec:	mov	x0, x3
  401ff0:	add	x3, x3, #0x1
  401ff4:	nop
  401ff8:	cmp	w2, #0x5c
  401ffc:	b.eq	401fe0 <printf@plt+0xa70>  // b.none
  402000:	b.hi	402020 <printf@plt+0xab0>  // b.pmore
  402004:	cbz	w2, 401fd8 <printf@plt+0xa68>
  402008:	cmp	w2, #0x2a
  40200c:	b.eq	402034 <printf@plt+0xac4>  // b.none
  402010:	ldrb	w2, [x0, #2]
  402014:	add	x0, x0, #0x2
  402018:	cbnz	w2, 401fb8 <printf@plt+0xa48>
  40201c:	b	401fd8 <printf@plt+0xa68>
  402020:	cmp	w2, #0x6b
  402024:	b.eq	402034 <printf@plt+0xac4>  // b.none
  402028:	b.ls	402088 <printf@plt+0xb18>  // b.plast
  40202c:	cmp	w2, #0x6e
  402030:	b.ne	402010 <printf@plt+0xaa0>  // b.any
  402034:	ldrb	w2, [x0, #2]
  402038:	add	x4, x0, #0x2
  40203c:	cmp	w2, #0x5b
  402040:	b.eq	402074 <printf@plt+0xb04>  // b.none
  402044:	b.hi	40209c <printf@plt+0xb2c>  // b.pmore
  402048:	cbz	w2, 401fd8 <printf@plt+0xa68>
  40204c:	cmp	w2, #0x28
  402050:	b.ne	4020bc <printf@plt+0xb4c>  // b.any
  402054:	ldrb	w2, [x0, #3]
  402058:	cmp	w2, #0x5c
  40205c:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  402060:	b.ne	4020c8 <printf@plt+0xb58>  // b.any
  402064:	add	x0, x0, #0x3
  402068:	cbnz	w2, 401fb8 <printf@plt+0xa48>
  40206c:	b	401fd8 <printf@plt+0xa68>
  402070:	b.eq	4020e4 <printf@plt+0xb74>  // b.none
  402074:	mov	x2, x4
  402078:	ldrb	w0, [x4, #1]!
  40207c:	cmp	w0, #0x5d
  402080:	cbnz	w0, 402070 <printf@plt+0xb00>
  402084:	b	401fd8 <printf@plt+0xa68>
  402088:	sub	w2, w2, #0x66
  40208c:	and	w2, w2, #0xff
  402090:	cmp	w2, #0x1
  402094:	b.hi	402010 <printf@plt+0xaa0>  // b.pmore
  402098:	b	402034 <printf@plt+0xac4>
  40209c:	cmp	w2, #0x5c
  4020a0:	b.ne	4020bc <printf@plt+0xb4c>  // b.any
  4020a4:	cmp	w1, #0x5c
  4020a8:	b.eq	40210c <printf@plt+0xb9c>  // b.none
  4020ac:	ldrb	w2, [x0, #3]
  4020b0:	add	x3, x0, #0x3
  4020b4:	mov	x0, x4
  4020b8:	b	401ff8 <printf@plt+0xa88>
  4020bc:	ldrb	w2, [x0, #3]
  4020c0:	add	x0, x0, #0x3
  4020c4:	b	402068 <printf@plt+0xaf8>
  4020c8:	ldrb	w2, [x0, #4]
  4020cc:	cmp	w2, #0x5c
  4020d0:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  4020d4:	b.ne	4020f4 <printf@plt+0xb84>  // b.any
  4020d8:	add	x0, x0, #0x4
  4020dc:	cbnz	w2, 401fb8 <printf@plt+0xa48>
  4020e0:	b	401fd8 <printf@plt+0xa68>
  4020e4:	add	x0, x2, #0x2
  4020e8:	ldrb	w2, [x2, #2]
  4020ec:	cbnz	w2, 401fb8 <printf@plt+0xa48>
  4020f0:	b	401fd8 <printf@plt+0xa68>
  4020f4:	ldrb	w2, [x0, #5]
  4020f8:	add	x0, x0, #0x5
  4020fc:	cbnz	w2, 401fb8 <printf@plt+0xa48>
  402100:	b	401fd8 <printf@plt+0xa68>
  402104:	mov	x0, x3
  402108:	ret
  40210c:	mov	x0, x4
  402110:	ret
  402114:	nop
  402118:	stp	x29, x30, [sp, #-80]!
  40211c:	mov	x29, sp
  402120:	stp	x19, x20, [sp, #16]
  402124:	mov	x20, x1
  402128:	stp	x21, x22, [sp, #32]
  40212c:	mov	x22, x0
  402130:	mov	x0, x1
  402134:	stp	x23, x24, [sp, #48]
  402138:	adrp	x23, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40213c:	adrp	x24, 43f000 <stderr@@GLIBC_2.17+0x3270>
  402140:	add	x23, x23, #0xc60
  402144:	add	x24, x24, #0x238
  402148:	bl	419ff0 <_ZdlPvm@@Base+0x1378>
  40214c:	b	402184 <printf@plt+0xc14>
  402150:	ldrb	w2, [x23, w19, sxtw]
  402154:	mov	w1, w0
  402158:	add	x0, sp, #0x40
  40215c:	cbz	w2, 4021a0 <printf@plt+0xc30>
  402160:	bl	415dd0 <printf@plt+0x14860>
  402164:	mov	x3, x24
  402168:	mov	x2, x24
  40216c:	add	x1, sp, #0x40
  402170:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x1388>
  402174:	add	x0, x0, #0x5d8
  402178:	bl	416028 <printf@plt+0x14ab8>
  40217c:	cmp	w19, #0xa
  402180:	b.eq	4021c4 <printf@plt+0xc54>  // b.none
  402184:	mov	x0, x22
  402188:	bl	4013d0 <getc@plt>
  40218c:	mov	w19, w0
  402190:	cmn	w0, #0x1
  402194:	b.eq	4021c4 <printf@plt+0xc54>  // b.none
  402198:	and	w21, w0, #0xff
  40219c:	tbz	w0, #31, 402150 <printf@plt+0xbe0>
  4021a0:	ldp	w1, w0, [x20, #8]
  4021a4:	cmp	w1, w0
  4021a8:	b.ge	4021f4 <printf@plt+0xc84>  // b.tcont
  4021ac:	ldr	x2, [x20]
  4021b0:	add	w3, w1, #0x1
  4021b4:	str	w3, [x20, #8]
  4021b8:	cmp	w19, #0xa
  4021bc:	strb	w21, [x2, w1, sxtw]
  4021c0:	b.ne	402184 <printf@plt+0xc14>  // b.any
  4021c4:	adrp	x2, 43f000 <stderr@@GLIBC_2.17+0x3270>
  4021c8:	ldr	w0, [x20, #8]
  4021cc:	ldp	x19, x20, [sp, #16]
  4021d0:	cmp	w0, #0x0
  4021d4:	ldr	w1, [x2, #716]
  4021d8:	cset	w0, gt
  4021dc:	ldp	x21, x22, [sp, #32]
  4021e0:	add	w1, w1, #0x1
  4021e4:	str	w1, [x2, #716]
  4021e8:	ldp	x23, x24, [sp, #48]
  4021ec:	ldp	x29, x30, [sp], #80
  4021f0:	ret
  4021f4:	mov	x0, x20
  4021f8:	bl	4198e0 <_ZdlPvm@@Base+0xc68>
  4021fc:	ldr	w1, [x20, #8]
  402200:	b	4021ac <printf@plt+0xc3c>
  402204:	nop
  402208:	stp	x29, x30, [sp, #-192]!
  40220c:	mov	x29, sp
  402210:	stp	x19, x20, [sp, #16]
  402214:	mov	x19, x1
  402218:	stp	x21, x22, [sp, #32]
  40221c:	mov	x22, x0
  402220:	add	x0, sp, #0x60
  402224:	stp	x23, x24, [sp, #48]
  402228:	stp	x25, x26, [sp, #64]
  40222c:	str	x27, [sp, #80]
  402230:	bl	4194d0 <_ZdlPvm@@Base+0x858>
  402234:	add	x0, sp, #0x70
  402238:	bl	4194d0 <_ZdlPvm@@Base+0x858>
  40223c:	mov	x1, x19
  402240:	add	x0, sp, #0x80
  402244:	bl	419568 <_ZdlPvm@@Base+0x8f0>
  402248:	ldp	w1, w0, [sp, #136]
  40224c:	cmp	w0, w1
  402250:	b.le	4027a4 <printf@plt+0x1234>
  402254:	ldr	x2, [sp, #128]
  402258:	add	w0, w1, #0x1
  40225c:	str	w0, [sp, #136]
  402260:	add	x0, sp, #0x80
  402264:	strb	wzr, [x2, w1, sxtw]
  402268:	bl	418bd8 <printf@plt+0x17668>
  40226c:	adrp	x26, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  402270:	adrp	x25, 43f000 <stderr@@GLIBC_2.17+0x3270>
  402274:	ldr	x1, [sp, #128]
  402278:	str	x1, [x25, #592]
  40227c:	ldr	w0, [x26, #3488]
  402280:	cbz	w0, 402794 <printf@plt+0x1224>
  402284:	adrp	x24, 43f000 <stderr@@GLIBC_2.17+0x3270>
  402288:	str	wzr, [x24, #716]
  40228c:	nop
  402290:	add	x1, sp, #0x60
  402294:	mov	x0, x22
  402298:	bl	402118 <printf@plt+0xba8>
  40229c:	cbz	w0, 4025d4 <printf@plt+0x1064>
  4022a0:	ldr	w0, [sp, #104]
  4022a4:	cmp	w0, #0x3
  4022a8:	b.le	402300 <printf@plt+0xd90>
  4022ac:	ldr	x0, [sp, #96]
  4022b0:	adrp	x19, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4022b4:	add	x19, x19, #0xda0
  4022b8:	ldrb	w1, [x0]
  4022bc:	cmp	w1, #0x2e
  4022c0:	b.eq	4022ec <printf@plt+0xd7c>  // b.none
  4022c4:	ldrb	w1, [x19, #8]
  4022c8:	cbz	w1, 4022d8 <printf@plt+0xd68>
  4022cc:	add	x0, sp, #0x60
  4022d0:	bl	419ff8 <_ZdlPvm@@Base+0x1380>
  4022d4:	tbz	w0, #31, 40230c <printf@plt+0xd9c>
  4022d8:	adrp	x1, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4022dc:	add	x0, sp, #0x60
  4022e0:	ldr	x1, [x1, #3464]
  4022e4:	bl	41a380 <_ZdlPvm@@Base+0x1708>
  4022e8:	b	402290 <printf@plt+0xd20>
  4022ec:	ldrb	w1, [x0, #1]
  4022f0:	cmp	w1, #0x6c
  4022f4:	b.eq	402720 <printf@plt+0x11b0>  // b.none
  4022f8:	cmp	w1, #0x45
  4022fc:	b.eq	40265c <printf@plt+0x10ec>  // b.none
  402300:	adrp	x19, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  402304:	add	x19, x19, #0xda0
  402308:	b	4022c4 <printf@plt+0xd54>
  40230c:	ldp	w0, w1, [sp, #104]
  402310:	cmp	w0, w1
  402314:	b.ge	40264c <printf@plt+0x10dc>  // b.tcont
  402318:	ldr	x1, [sp, #96]
  40231c:	add	w2, w0, #0x1
  402320:	str	w2, [sp, #104]
  402324:	strb	wzr, [x1, w0, sxtw]
  402328:	ldr	w0, [sp, #104]
  40232c:	cmp	w0, #0x0
  402330:	b.gt	402344 <printf@plt+0xdd4>
  402334:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1388>
  402338:	mov	w0, #0x62                  	// #98
  40233c:	add	x1, x1, #0x640
  402340:	bl	415a20 <printf@plt+0x144b0>
  402344:	ldrb	w1, [x19, #8]
  402348:	ldr	x27, [sp, #96]
  40234c:	mov	x0, x27
  402350:	bl	401fb0 <printf@plt+0xa40>
  402354:	mov	x20, x0
  402358:	cbz	x0, 4027b4 <printf@plt+0x1244>
  40235c:	bl	407ae8 <printf@plt+0x6578>
  402360:	mov	w0, #0x1                   	// #1
  402364:	str	w0, [x19, #16]
  402368:	ldr	w0, [x19, #20]
  40236c:	cbz	w0, 402388 <printf@plt+0xe18>
  402370:	ldrb	w23, [x19, #24]
  402374:	add	x21, x20, #0x1
  402378:	mov	x0, x21
  40237c:	mov	w1, w23
  402380:	bl	401350 <strchr@plt>
  402384:	cbz	x0, 402610 <printf@plt+0x10a0>
  402388:	ldr	w23, [x24, #716]
  40238c:	mov	x0, x27
  402390:	strb	wzr, [x20]
  402394:	bl	407b88 <printf@plt+0x6618>
  402398:	add	x20, x20, #0x1
  40239c:	add	x0, sp, #0x70
  4023a0:	bl	419ff0 <_ZdlPvm@@Base+0x1378>
  4023a4:	ldrb	w1, [x19, #24]
  4023a8:	mov	x0, x20
  4023ac:	adrp	x27, 41a000 <_ZdlPvm@@Base+0x1388>
  4023b0:	add	x27, x27, #0x670
  4023b4:	bl	401350 <strchr@plt>
  4023b8:	mov	x21, x0
  4023bc:	cbnz	x0, 40242c <printf@plt+0xebc>
  4023c0:	mov	x1, x20
  4023c4:	add	x0, sp, #0x70
  4023c8:	bl	419998 <_ZdlPvm@@Base+0xd20>
  4023cc:	add	x1, sp, #0x60
  4023d0:	mov	x0, x22
  4023d4:	bl	402118 <printf@plt+0xba8>
  4023d8:	cbz	w0, 402508 <printf@plt+0xf98>
  4023dc:	ldp	w1, w0, [sp, #104]
  4023e0:	cmp	w1, w0
  4023e4:	b.ge	4024f8 <printf@plt+0xf88>  // b.tcont
  4023e8:	ldr	x0, [sp, #96]
  4023ec:	add	w2, w1, #0x1
  4023f0:	str	w2, [sp, #104]
  4023f4:	strb	wzr, [x0, w1, sxtw]
  4023f8:	ldr	w0, [sp, #104]
  4023fc:	cmp	w0, #0x0
  402400:	b.gt	402414 <printf@plt+0xea4>
  402404:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1388>
  402408:	mov	w0, #0x62                  	// #98
  40240c:	add	x1, x1, #0x640
  402410:	bl	415a20 <printf@plt+0x144b0>
  402414:	ldrb	w1, [x19, #24]
  402418:	ldr	x20, [sp, #96]
  40241c:	mov	x0, x20
  402420:	bl	401350 <strchr@plt>
  402424:	mov	x21, x0
  402428:	cbz	x0, 4023c0 <printf@plt+0xe50>
  40242c:	strb	wzr, [x0]
  402430:	mov	x1, x20
  402434:	add	x0, sp, #0x70
  402438:	bl	419998 <_ZdlPvm@@Base+0xd20>
  40243c:	ldp	w0, w1, [sp, #120]
  402440:	add	x27, x21, #0x1
  402444:	cmp	w0, w1
  402448:	b.ge	4025a0 <printf@plt+0x1030>  // b.tcont
  40244c:	ldr	x1, [sp, #112]
  402450:	add	w2, w0, #0x1
  402454:	str	w2, [sp, #120]
  402458:	strb	wzr, [x1, w0, sxtw]
  40245c:	ldr	w0, [x19]
  402460:	cbnz	w0, 40246c <printf@plt+0xefc>
  402464:	ldr	w0, [x19, #28]
  402468:	cbnz	w0, 4025b0 <printf@plt+0x1040>
  40246c:	ldr	x1, [x25, #592]
  402470:	mov	w2, w23
  402474:	ldr	x0, [sp, #112]
  402478:	bl	4043e0 <printf@plt+0x2e70>
  40247c:	bl	414cd8 <printf@plt+0x13768>
  402480:	ldr	w0, [x19]
  402484:	cbnz	w0, 402568 <printf@plt+0xff8>
  402488:	ldr	w0, [x19, #28]
  40248c:	cbnz	w0, 402544 <printf@plt+0xfd4>
  402490:	ldr	w0, [x19, #32]
  402494:	cbnz	w0, 402580 <printf@plt+0x1010>
  402498:	ldrb	w1, [x19, #8]
  40249c:	mov	x0, x27
  4024a0:	bl	401fb0 <printf@plt+0xa40>
  4024a4:	mov	x20, x0
  4024a8:	cbnz	x0, 402368 <printf@plt+0xdf8>
  4024ac:	mov	x0, x27
  4024b0:	mov	w1, #0xa                   	// #10
  4024b4:	bl	401350 <strchr@plt>
  4024b8:	cbz	x0, 4024c0 <printf@plt+0xf50>
  4024bc:	strb	wzr, [x0]
  4024c0:	mov	x0, x27
  4024c4:	bl	407b88 <printf@plt+0x6618>
  4024c8:	bl	407b68 <printf@plt+0x65f8>
  4024cc:	ldr	w0, [x19]
  4024d0:	cbz	w0, 40270c <printf@plt+0x119c>
  4024d4:	bl	407b28 <printf@plt+0x65b8>
  4024d8:	ldr	w0, [x19]
  4024dc:	cbnz	w0, 402290 <printf@plt+0xd20>
  4024e0:	ldr	w1, [x24, #716]
  4024e4:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x1388>
  4024e8:	add	x0, x0, #0x638
  4024ec:	add	w1, w1, #0x1
  4024f0:	bl	401570 <printf@plt>
  4024f4:	b	402290 <printf@plt+0xd20>
  4024f8:	add	x0, sp, #0x60
  4024fc:	bl	4198e0 <_ZdlPvm@@Base+0xc68>
  402500:	ldr	w1, [sp, #104]
  402504:	b	4023e8 <printf@plt+0xe78>
  402508:	ldrb	w1, [x19, #8]
  40250c:	add	x0, sp, #0xb0
  402510:	bl	415df0 <printf@plt+0x14880>
  402514:	mov	w1, w23
  402518:	add	x0, sp, #0xa0
  40251c:	bl	415dd0 <printf@plt+0x14860>
  402520:	ldrb	w1, [x19, #24]
  402524:	add	x0, sp, #0x90
  402528:	bl	415df0 <printf@plt+0x14880>
  40252c:	add	x3, sp, #0x90
  402530:	add	x2, sp, #0xa0
  402534:	add	x1, sp, #0xb0
  402538:	mov	x0, x27
  40253c:	bl	4162a8 <printf@plt+0x14d38>
  402540:	b	4023dc <printf@plt+0xe6c>
  402544:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1388>
  402548:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x1388>
  40254c:	add	x1, x1, #0x6a0
  402550:	add	x0, x0, #0x6a8
  402554:	bl	401570 <printf@plt>
  402558:	bl	418918 <printf@plt+0x173a8>
  40255c:	mov	w0, #0xa                   	// #10
  402560:	bl	4013a0 <putchar@plt>
  402564:	ldr	w0, [x19]
  402568:	cmp	w0, #0x1
  40256c:	b.ne	402490 <printf@plt+0xf20>  // b.any
  402570:	mov	w0, #0xa                   	// #10
  402574:	bl	4013a0 <putchar@plt>
  402578:	ldr	w0, [x19, #32]
  40257c:	cbz	w0, 402498 <printf@plt+0xf28>
  402580:	ldrb	w0, [x21, #1]
  402584:	cmp	w0, #0x20
  402588:	b.ne	402498 <printf@plt+0xf28>  // b.any
  40258c:	nop
  402590:	ldrb	w0, [x27, #1]!
  402594:	cmp	w0, #0x20
  402598:	b.eq	402590 <printf@plt+0x1020>  // b.none
  40259c:	b	402498 <printf@plt+0xf28>
  4025a0:	add	x0, sp, #0x70
  4025a4:	bl	4198e0 <_ZdlPvm@@Base+0xc68>
  4025a8:	ldr	w0, [sp, #120]
  4025ac:	b	40244c <printf@plt+0xedc>
  4025b0:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1388>
  4025b4:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x1388>
  4025b8:	add	x1, x1, #0x6a0
  4025bc:	add	x0, x0, #0x6a8
  4025c0:	bl	401570 <printf@plt>
  4025c4:	bl	4188c8 <printf@plt+0x17358>
  4025c8:	mov	w0, #0xa                   	// #10
  4025cc:	bl	4013a0 <putchar@plt>
  4025d0:	b	40246c <printf@plt+0xefc>
  4025d4:	add	x0, sp, #0x80
  4025d8:	str	xzr, [x25, #592]
  4025dc:	str	wzr, [x24, #716]
  4025e0:	bl	4196a8 <_ZdlPvm@@Base+0xa30>
  4025e4:	add	x0, sp, #0x70
  4025e8:	bl	4196a8 <_ZdlPvm@@Base+0xa30>
  4025ec:	add	x0, sp, #0x60
  4025f0:	bl	4196a8 <_ZdlPvm@@Base+0xa30>
  4025f4:	ldp	x19, x20, [sp, #16]
  4025f8:	ldp	x21, x22, [sp, #32]
  4025fc:	ldp	x23, x24, [sp, #48]
  402600:	ldp	x25, x26, [sp, #64]
  402604:	ldr	x27, [sp, #80]
  402608:	ldp	x29, x30, [sp], #192
  40260c:	ret
  402610:	mov	w1, w23
  402614:	add	x0, sp, #0xb0
  402618:	bl	415df0 <printf@plt+0x14880>
  40261c:	adrp	x3, 43f000 <stderr@@GLIBC_2.17+0x3270>
  402620:	add	x3, x3, #0x238
  402624:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x1388>
  402628:	mov	x2, x3
  40262c:	add	x1, sp, #0xb0
  402630:	add	x0, x0, #0x660
  402634:	bl	416028 <printf@plt+0x14ab8>
  402638:	mov	x0, x21
  40263c:	mov	w1, #0xa                   	// #10
  402640:	bl	401350 <strchr@plt>
  402644:	cbnz	x0, 4024bc <printf@plt+0xf4c>
  402648:	b	4024c0 <printf@plt+0xf50>
  40264c:	add	x0, sp, #0x60
  402650:	bl	4198e0 <_ZdlPvm@@Base+0xc68>
  402654:	ldr	w0, [sp, #104]
  402658:	b	402318 <printf@plt+0xda8>
  40265c:	ldrb	w1, [x0, #2]
  402660:	cmp	w1, #0x51
  402664:	b.ne	4022c4 <printf@plt+0xd54>  // b.any
  402668:	ldrb	w0, [x0, #3]
  40266c:	cmp	w0, #0x20
  402670:	b.eq	402684 <printf@plt+0x1114>  // b.none
  402674:	cmp	w0, #0xa
  402678:	b.eq	402684 <printf@plt+0x1114>  // b.none
  40267c:	ldr	w0, [x19, #4]
  402680:	cbz	w0, 4022c4 <printf@plt+0xd54>
  402684:	adrp	x23, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  402688:	add	x0, sp, #0x60
  40268c:	ldr	x1, [x23, #3464]
  402690:	bl	41a380 <_ZdlPvm@@Base+0x1708>
  402694:	ldr	w27, [x24, #716]
  402698:	add	x0, sp, #0x70
  40269c:	add	w27, w27, #0x1
  4026a0:	bl	419ff0 <_ZdlPvm@@Base+0x1378>
  4026a4:	adrp	x19, 43f000 <stderr@@GLIBC_2.17+0x3270>
  4026a8:	adrp	x20, 41a000 <_ZdlPvm@@Base+0x1388>
  4026ac:	add	x19, x19, #0x238
  4026b0:	add	x20, x20, #0x610
  4026b4:	adrp	x21, 41a000 <_ZdlPvm@@Base+0x1388>
  4026b8:	b	4026e4 <printf@plt+0x1174>
  4026bc:	ldr	w0, [sp, #104]
  4026c0:	cmp	w0, #0x2
  4026c4:	b.le	4026d8 <printf@plt+0x1168>
  4026c8:	ldr	x1, [sp, #96]
  4026cc:	ldrb	w2, [x1]
  4026d0:	cmp	w2, #0x2e
  4026d4:	b.eq	4027c8 <printf@plt+0x1258>  // b.none
  4026d8:	add	x1, sp, #0x60
  4026dc:	add	x0, sp, #0x70
  4026e0:	bl	419a90 <_ZdlPvm@@Base+0xe18>
  4026e4:	add	x1, sp, #0x60
  4026e8:	mov	x0, x22
  4026ec:	bl	402118 <printf@plt+0xba8>
  4026f0:	cbnz	w0, 4026bc <printf@plt+0x114c>
  4026f4:	mov	x3, x19
  4026f8:	mov	x2, x19
  4026fc:	mov	x1, x19
  402700:	mov	x0, x20
  402704:	bl	4162a8 <printf@plt+0x14d38>
  402708:	b	4026bc <printf@plt+0x114c>
  40270c:	ldr	w1, [x24, #716]
  402710:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x1388>
  402714:	add	x0, x0, #0x638
  402718:	bl	401570 <printf@plt>
  40271c:	b	4024d4 <printf@plt+0xf64>
  402720:	ldrb	w1, [x0, #2]
  402724:	cmp	w1, #0x66
  402728:	b.ne	402300 <printf@plt+0xd90>  // b.any
  40272c:	ldrb	w0, [x0, #3]
  402730:	cmp	w0, #0x20
  402734:	b.eq	402748 <printf@plt+0x11d8>  // b.none
  402738:	cmp	w0, #0xa
  40273c:	b.eq	402748 <printf@plt+0x11d8>  // b.none
  402740:	ldr	w0, [x19, #4]
  402744:	cbz	w0, 402300 <printf@plt+0xd90>
  402748:	adrp	x1, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40274c:	add	x0, sp, #0x60
  402750:	ldr	x1, [x1, #3464]
  402754:	bl	41a380 <_ZdlPvm@@Base+0x1708>
  402758:	ldp	w0, w1, [sp, #104]
  40275c:	cmp	w0, w1
  402760:	b.ge	4028f0 <printf@plt+0x1380>  // b.tcont
  402764:	ldr	x1, [sp, #96]
  402768:	add	w2, w0, #0x1
  40276c:	str	w2, [sp, #104]
  402770:	strb	wzr, [x1, w0, sxtw]
  402774:	ldr	x0, [sp, #96]
  402778:	add	x0, x0, #0x3
  40277c:	bl	418a40 <printf@plt+0x174d0>
  402780:	cbz	w0, 402290 <printf@plt+0xd20>
  402784:	ldr	w0, [x24, #716]
  402788:	sub	w0, w0, #0x1
  40278c:	str	w0, [x24, #716]
  402790:	b	402290 <printf@plt+0xd20>
  402794:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x1388>
  402798:	add	x0, x0, #0x600
  40279c:	bl	401570 <printf@plt>
  4027a0:	b	402284 <printf@plt+0xd14>
  4027a4:	add	x0, sp, #0x80
  4027a8:	bl	4198e0 <_ZdlPvm@@Base+0xc68>
  4027ac:	ldr	w1, [sp, #136]
  4027b0:	b	402254 <printf@plt+0xce4>
  4027b4:	ldr	w1, [sp, #104]
  4027b8:	add	x0, sp, #0x60
  4027bc:	sub	w1, w1, #0x1
  4027c0:	bl	419f00 <_ZdlPvm@@Base+0x1288>
  4027c4:	b	4022d8 <printf@plt+0xd68>
  4027c8:	ldrb	w2, [x1, #1]
  4027cc:	cmp	w2, #0x45
  4027d0:	b.ne	4026d8 <printf@plt+0x1168>  // b.any
  4027d4:	ldrb	w2, [x1, #2]
  4027d8:	cmp	w2, #0x4e
  4027dc:	b.eq	402824 <printf@plt+0x12b4>  // b.none
  4027e0:	cmp	w2, #0x51
  4027e4:	b.ne	4026d8 <printf@plt+0x1168>  // b.any
  4027e8:	cmp	w0, #0x3
  4027ec:	b.eq	4026d8 <printf@plt+0x1168>  // b.none
  4027f0:	ldrb	w0, [x1, #3]
  4027f4:	cmp	w0, #0x20
  4027f8:	ccmp	w0, #0xa, #0x4, ne  // ne = any
  4027fc:	b.eq	40280c <printf@plt+0x129c>  // b.none
  402800:	add	x0, x26, #0xda0
  402804:	ldr	w0, [x0, #4]
  402808:	cbz	w0, 4026d8 <printf@plt+0x1168>
  40280c:	mov	x3, x19
  402810:	mov	x2, x19
  402814:	mov	x1, x19
  402818:	add	x0, x21, #0x628
  40281c:	bl	4162a8 <printf@plt+0x14d38>
  402820:	b	4026d8 <printf@plt+0x1168>
  402824:	cmp	w0, #0x3
  402828:	b.eq	40284c <printf@plt+0x12dc>  // b.none
  40282c:	ldrb	w0, [x1, #3]
  402830:	cmp	w0, #0x20
  402834:	b.eq	40284c <printf@plt+0x12dc>  // b.none
  402838:	cmp	w0, #0xa
  40283c:	b.eq	40284c <printf@plt+0x12dc>  // b.none
  402840:	add	x0, x26, #0xda0
  402844:	ldr	w0, [x0, #4]
  402848:	cbz	w0, 4026d8 <printf@plt+0x1168>
  40284c:	ldp	w0, w1, [sp, #120]
  402850:	cmp	w0, w1
  402854:	b.ge	4028e0 <printf@plt+0x1370>  // b.tcont
  402858:	ldr	x1, [sp, #112]
  40285c:	add	w2, w0, #0x1
  402860:	str	w2, [sp, #120]
  402864:	strb	wzr, [x1, w0, sxtw]
  402868:	bl	407ae8 <printf@plt+0x6578>
  40286c:	ldr	x1, [x25, #592]
  402870:	mov	w2, w27
  402874:	ldr	x0, [sp, #112]
  402878:	bl	4043e0 <printf@plt+0x2e70>
  40287c:	add	x19, x26, #0xda0
  402880:	stp	wzr, wzr, [x19, #12]
  402884:	bl	414cd8 <printf@plt+0x13768>
  402888:	bl	407b68 <printf@plt+0x65f8>
  40288c:	ldr	w1, [x19, #12]
  402890:	ldr	w0, [x26, #3488]
  402894:	cbz	w1, 4028bc <printf@plt+0x134c>
  402898:	cmp	w0, #0x1
  40289c:	b.eq	402900 <printf@plt+0x1390>  // b.none
  4028a0:	ldr	w1, [x24, #716]
  4028a4:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x1388>
  4028a8:	add	x0, x0, #0x638
  4028ac:	sub	w1, w1, #0x1
  4028b0:	bl	401570 <printf@plt>
  4028b4:	bl	407b28 <printf@plt+0x65b8>
  4028b8:	ldr	w0, [x26, #3488]
  4028bc:	cbnz	w0, 4028d0 <printf@plt+0x1360>
  4028c0:	ldr	w1, [x24, #716]
  4028c4:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x1388>
  4028c8:	add	x0, x0, #0x638
  4028cc:	bl	401570 <printf@plt>
  4028d0:	ldr	x1, [x23, #3464]
  4028d4:	add	x0, sp, #0x60
  4028d8:	bl	41a380 <_ZdlPvm@@Base+0x1708>
  4028dc:	b	402290 <printf@plt+0xd20>
  4028e0:	add	x0, sp, #0x70
  4028e4:	bl	4198e0 <_ZdlPvm@@Base+0xc68>
  4028e8:	ldr	w0, [sp, #120]
  4028ec:	b	402858 <printf@plt+0x12e8>
  4028f0:	add	x0, sp, #0x60
  4028f4:	bl	4198e0 <_ZdlPvm@@Base+0xc68>
  4028f8:	ldr	w0, [sp, #104]
  4028fc:	b	402764 <printf@plt+0x11f4>
  402900:	ldr	x1, [x23, #3464]
  402904:	mov	w0, #0xa                   	// #10
  402908:	bl	4012f0 <putc@plt>
  40290c:	ldr	w0, [x26, #3488]
  402910:	b	4028bc <printf@plt+0x134c>
  402914:	mov	x19, x0
  402918:	add	x0, sp, #0x80
  40291c:	bl	4196a8 <_ZdlPvm@@Base+0xa30>
  402920:	add	x0, sp, #0x70
  402924:	bl	4196a8 <_ZdlPvm@@Base+0xa30>
  402928:	add	x0, sp, #0x60
  40292c:	bl	4196a8 <_ZdlPvm@@Base+0xa30>
  402930:	mov	x0, x19
  402934:	bl	401500 <_Unwind_Resume@plt>
  402938:	mov	x19, x0
  40293c:	b	402920 <printf@plt+0x13b0>
  402940:	mov	x19, x0
  402944:	b	402928 <printf@plt+0x13b8>
  402948:	adrp	x2, 43f000 <stderr@@GLIBC_2.17+0x3270>
  40294c:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1388>
  402950:	add	x1, x1, #0x6b8
  402954:	ldr	x2, [x2, #768]
  402958:	b	4012e0 <fprintf@plt>
  40295c:	nop
  402960:	mov	w0, #0x0                   	// #0
  402964:	ret
  402968:	mov	x3, x0
  40296c:	mov	w0, #0x1                   	// #1
  402970:	ldr	x4, [x3, #24]
  402974:	str	x4, [x1]
  402978:	ldr	w1, [x3, #32]
  40297c:	str	w1, [x2]
  402980:	ret
  402984:	nop
  402988:	ldr	x1, [x0, #24]
  40298c:	cbz	x1, 4029a8 <printf@plt+0x1438>
  402990:	ldrb	w2, [x1]
  402994:	cbz	w2, 4029a8 <printf@plt+0x1438>
  402998:	add	x2, x1, #0x1
  40299c:	str	x2, [x0, #24]
  4029a0:	ldrb	w0, [x1]
  4029a4:	ret
  4029a8:	mov	w0, #0xffffffff            	// #-1
  4029ac:	ret
  4029b0:	ldr	x0, [x0, #24]
  4029b4:	cbz	x0, 4029c8 <printf@plt+0x1458>
  4029b8:	ldrb	w0, [x0]
  4029bc:	cmp	w0, #0x0
  4029c0:	csinv	w0, w0, wzr, ne  // ne = any
  4029c4:	ret
  4029c8:	mov	w0, #0xffffffff            	// #-1
  4029cc:	ret
  4029d0:	mov	x1, x0
  4029d4:	ldr	x0, [x0, #24]
  4029d8:	cbz	x0, 402a0c <printf@plt+0x149c>
  4029dc:	ldrb	w2, [x0]
  4029e0:	cbz	w2, 402a0c <printf@plt+0x149c>
  4029e4:	add	x2, x0, #0x1
  4029e8:	str	x2, [x1, #24]
  4029ec:	ldrb	w0, [x0]
  4029f0:	cmp	w0, #0xa
  4029f4:	b.eq	4029fc <printf@plt+0x148c>  // b.none
  4029f8:	ret
  4029fc:	ldr	w2, [x1, #40]
  402a00:	add	w2, w2, #0x1
  402a04:	str	w2, [x1, #40]
  402a08:	ret
  402a0c:	mov	w0, #0xffffffff            	// #-1
  402a10:	ret
  402a14:	nop
  402a18:	mov	x3, x0
  402a1c:	mov	w0, #0x1                   	// #1
  402a20:	ldr	x4, [x3, #32]
  402a24:	str	x4, [x1]
  402a28:	ldr	w1, [x3, #40]
  402a2c:	str	w1, [x2]
  402a30:	ret
  402a34:	nop
  402a38:	ldr	x0, [x0, #16]
  402a3c:	b	401330 <free@plt>
  402a40:	stp	x29, x30, [sp, #-32]!
  402a44:	mov	x29, sp
  402a48:	str	x19, [sp, #16]
  402a4c:	mov	x19, x0
  402a50:	ldr	x0, [x0, #32]
  402a54:	bl	401330 <free@plt>
  402a58:	ldr	x0, [x19, #16]
  402a5c:	ldr	x19, [sp, #16]
  402a60:	ldp	x29, x30, [sp], #32
  402a64:	b	401330 <free@plt>
  402a68:	stp	x29, x30, [sp, #-32]!
  402a6c:	mov	x29, sp
  402a70:	stp	x19, x20, [sp, #16]
  402a74:	mov	x20, x0
  402a78:	ldr	w0, [x0, #8]
  402a7c:	cbz	w0, 402aa8 <printf@plt+0x1538>
  402a80:	mov	w19, #0x0                   	// #0
  402a84:	nop
  402a88:	ldr	x1, [x20]
  402a8c:	ubfiz	x0, x19, #4, #32
  402a90:	add	w19, w19, #0x1
  402a94:	ldr	x0, [x1, x0]
  402a98:	bl	401330 <free@plt>
  402a9c:	ldr	w0, [x20, #8]
  402aa0:	cmp	w0, w19
  402aa4:	b.hi	402a88 <printf@plt+0x1518>  // b.pmore
  402aa8:	ldr	x0, [x20]
  402aac:	cbz	x0, 402abc <printf@plt+0x154c>
  402ab0:	ldp	x19, x20, [sp, #16]
  402ab4:	ldp	x29, x30, [sp], #32
  402ab8:	b	401440 <_ZdaPv@plt>
  402abc:	ldp	x19, x20, [sp, #16]
  402ac0:	ldp	x29, x30, [sp], #32
  402ac4:	ret
  402ac8:	stp	x29, x30, [sp, #-48]!
  402acc:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x2388>
  402ad0:	add	x1, x1, #0xcc0
  402ad4:	mov	x29, sp
  402ad8:	stp	x19, x20, [sp, #16]
  402adc:	mov	x19, x0
  402ae0:	str	x1, [x0]
  402ae4:	ldr	w1, [x0, #40]
  402ae8:	cmp	w1, #0x0
  402aec:	b.le	402c10 <printf@plt+0x16a0>
  402af0:	ldr	x0, [x0, #48]
  402af4:	cbz	x0, 402b00 <printf@plt+0x1590>
  402af8:	bl	401440 <_ZdaPv@plt>
  402afc:	ldr	w1, [x19, #40]
  402b00:	cmp	w1, #0x1
  402b04:	b.le	402c10 <printf@plt+0x16a0>
  402b08:	ldr	x0, [x19, #56]
  402b0c:	cbz	x0, 402b18 <printf@plt+0x15a8>
  402b10:	bl	401440 <_ZdaPv@plt>
  402b14:	ldr	w1, [x19, #40]
  402b18:	cmp	w1, #0x2
  402b1c:	b.le	402c10 <printf@plt+0x16a0>
  402b20:	ldr	x0, [x19, #64]
  402b24:	cbz	x0, 402b30 <printf@plt+0x15c0>
  402b28:	bl	401440 <_ZdaPv@plt>
  402b2c:	ldr	w1, [x19, #40]
  402b30:	cmp	w1, #0x3
  402b34:	b.le	402c10 <printf@plt+0x16a0>
  402b38:	ldr	x0, [x19, #72]
  402b3c:	cbz	x0, 402b48 <printf@plt+0x15d8>
  402b40:	bl	401440 <_ZdaPv@plt>
  402b44:	ldr	w1, [x19, #40]
  402b48:	cmp	w1, #0x4
  402b4c:	b.le	402c10 <printf@plt+0x16a0>
  402b50:	ldr	x0, [x19, #80]
  402b54:	cbz	x0, 402b60 <printf@plt+0x15f0>
  402b58:	bl	401440 <_ZdaPv@plt>
  402b5c:	ldr	w1, [x19, #40]
  402b60:	cmp	w1, #0x5
  402b64:	b.le	402c10 <printf@plt+0x16a0>
  402b68:	ldr	x0, [x19, #88]
  402b6c:	cbz	x0, 402b78 <printf@plt+0x1608>
  402b70:	bl	401440 <_ZdaPv@plt>
  402b74:	ldr	w1, [x19, #40]
  402b78:	cmp	w1, #0x6
  402b7c:	b.le	402c10 <printf@plt+0x16a0>
  402b80:	ldr	x0, [x19, #96]
  402b84:	cbz	x0, 402b90 <printf@plt+0x1620>
  402b88:	bl	401440 <_ZdaPv@plt>
  402b8c:	ldr	w1, [x19, #40]
  402b90:	cmp	w1, #0x7
  402b94:	b.le	402c10 <printf@plt+0x16a0>
  402b98:	ldr	x0, [x19, #104]
  402b9c:	cbz	x0, 402ba8 <printf@plt+0x1638>
  402ba0:	bl	401440 <_ZdaPv@plt>
  402ba4:	ldr	w1, [x19, #40]
  402ba8:	cmp	w1, #0x8
  402bac:	b.le	402c10 <printf@plt+0x16a0>
  402bb0:	ldr	x0, [x19, #112]
  402bb4:	cbz	x0, 402bc0 <printf@plt+0x1650>
  402bb8:	bl	401440 <_ZdaPv@plt>
  402bbc:	ldr	w1, [x19, #40]
  402bc0:	cmp	w1, #0x9
  402bc4:	b.le	402c10 <printf@plt+0x16a0>
  402bc8:	ldr	x0, [x19, #120]
  402bcc:	cbz	x0, 402bd8 <printf@plt+0x1668>
  402bd0:	bl	401440 <_ZdaPv@plt>
  402bd4:	ldr	w1, [x19, #40]
  402bd8:	cmp	w1, #0xa
  402bdc:	b.le	402c10 <printf@plt+0x16a0>
  402be0:	str	x21, [sp, #32]
  402be4:	add	x21, x19, #0x30
  402be8:	mov	x20, #0xa                   	// #10
  402bec:	ldr	x0, [x21, x20, lsl #3]
  402bf0:	cbz	x0, 402c30 <printf@plt+0x16c0>
  402bf4:	bl	401440 <_ZdaPv@plt>
  402bf8:	add	x20, x20, #0x1
  402bfc:	ldr	w1, [x19, #40]
  402c00:	cmp	w1, w20
  402c04:	b.gt	402bec <printf@plt+0x167c>
  402c08:	ldr	x21, [sp, #32]
  402c0c:	nop
  402c10:	ldr	x0, [x19, #16]
  402c14:	cbz	x0, 402c24 <printf@plt+0x16b4>
  402c18:	ldp	x19, x20, [sp, #16]
  402c1c:	ldp	x29, x30, [sp], #48
  402c20:	b	401440 <_ZdaPv@plt>
  402c24:	ldp	x19, x20, [sp, #16]
  402c28:	ldp	x29, x30, [sp], #48
  402c2c:	ret
  402c30:	add	x20, x20, #0x1
  402c34:	cmp	w1, w20
  402c38:	b.gt	402bec <printf@plt+0x167c>
  402c3c:	ldr	x21, [sp, #32]
  402c40:	b	402c10 <printf@plt+0x16a0>
  402c44:	nop
  402c48:	stp	x29, x30, [sp, #-32]!
  402c4c:	mov	x29, sp
  402c50:	str	x19, [sp, #16]
  402c54:	mov	x19, x0
  402c58:	ldr	x0, [x0, #16]
  402c5c:	bl	401330 <free@plt>
  402c60:	mov	x0, x19
  402c64:	mov	x1, #0x20                  	// #32
  402c68:	ldr	x19, [sp, #16]
  402c6c:	ldp	x29, x30, [sp], #32
  402c70:	b	418c78 <_ZdlPvm@@Base>
  402c74:	nop
  402c78:	stp	x29, x30, [sp, #-32]!
  402c7c:	mov	x29, sp
  402c80:	str	x19, [sp, #16]
  402c84:	mov	x19, x0
  402c88:	ldr	x0, [x0, #32]
  402c8c:	bl	401330 <free@plt>
  402c90:	ldr	x0, [x19, #16]
  402c94:	bl	401330 <free@plt>
  402c98:	mov	x0, x19
  402c9c:	mov	x1, #0x30                  	// #48
  402ca0:	ldr	x19, [sp, #16]
  402ca4:	ldp	x29, x30, [sp], #32
  402ca8:	b	418c78 <_ZdlPvm@@Base>
  402cac:	nop
  402cb0:	stp	x29, x30, [sp, #-32]!
  402cb4:	mov	x29, sp
  402cb8:	stp	x19, x20, [sp, #16]
  402cbc:	adrp	x20, 43d000 <stderr@@GLIBC_2.17+0x1270>
  402cc0:	add	x20, x20, #0xde0
  402cc4:	add	x19, x20, #0x40
  402cc8:	sub	x19, x19, #0x10
  402ccc:	mov	x0, x19
  402cd0:	bl	4196a8 <_ZdlPvm@@Base+0xa30>
  402cd4:	cmp	x19, x20
  402cd8:	b.ne	402cc8 <printf@plt+0x1758>  // b.any
  402cdc:	ldp	x19, x20, [sp, #16]
  402ce0:	ldp	x29, x30, [sp], #32
  402ce4:	ret
  402ce8:	stp	x29, x30, [sp, #-32]!
  402cec:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x2388>
  402cf0:	add	x1, x1, #0xc18
  402cf4:	mov	x29, sp
  402cf8:	str	x19, [sp, #16]
  402cfc:	mov	x19, x0
  402d00:	ldr	x0, [x0, #24]
  402d04:	str	x1, [x19]
  402d08:	cbz	x0, 402d10 <printf@plt+0x17a0>
  402d0c:	bl	401440 <_ZdaPv@plt>
  402d10:	ldr	x0, [x19, #16]
  402d14:	bl	401300 <fclose@plt>
  402d18:	add	x0, x19, #0x28
  402d1c:	ldr	x19, [sp, #16]
  402d20:	ldp	x29, x30, [sp], #32
  402d24:	b	4196a8 <_ZdlPvm@@Base+0xa30>
  402d28:	ldr	x1, [x0, #32]
  402d2c:	cbz	x1, 402d4c <printf@plt+0x17dc>
  402d30:	ldrb	w2, [x1]
  402d34:	cbz	w2, 402d48 <printf@plt+0x17d8>
  402d38:	add	x2, x1, #0x1
  402d3c:	str	x2, [x0, #32]
  402d40:	ldrb	w0, [x1]
  402d44:	ret
  402d48:	str	xzr, [x0, #32]
  402d4c:	ldr	x4, [x0, #24]
  402d50:	cbz	x4, 402dc4 <printf@plt+0x1854>
  402d54:	ldrb	w3, [x4]
  402d58:	sub	w1, w3, #0xe
  402d5c:	and	w1, w1, #0xff
  402d60:	cmp	w1, #0x8
  402d64:	b.hi	402db0 <printf@plt+0x1840>  // b.pmore
  402d68:	ldr	w5, [x0, #40]
  402d6c:	add	x2, x4, #0x1
  402d70:	str	x2, [x0, #24]
  402d74:	mov	x4, x2
  402d78:	ldurb	w1, [x2, #-1]
  402d7c:	sub	w1, w1, #0xe
  402d80:	cmp	w1, w5
  402d84:	b.ge	402d9c <printf@plt+0x182c>  // b.tcont
  402d88:	add	x1, x0, w1, sxtw #3
  402d8c:	ldr	x1, [x1, #48]
  402d90:	cbz	x1, 402d9c <printf@plt+0x182c>
  402d94:	ldrb	w3, [x1]
  402d98:	cbnz	w3, 402d38 <printf@plt+0x17c8>
  402d9c:	ldrb	w3, [x2], #1
  402da0:	sub	w1, w3, #0xe
  402da4:	and	w1, w1, #0xff
  402da8:	cmp	w1, #0x8
  402dac:	b.ls	402d70 <printf@plt+0x1800>  // b.plast
  402db0:	cbz	w3, 402dc4 <printf@plt+0x1854>
  402db4:	add	x1, x4, #0x1
  402db8:	str	x1, [x0, #24]
  402dbc:	ldrb	w0, [x4]
  402dc0:	ret
  402dc4:	mov	w0, #0xffffffff            	// #-1
  402dc8:	ret
  402dcc:	nop
  402dd0:	ldr	x1, [x0, #32]
  402dd4:	cbz	x1, 402de4 <printf@plt+0x1874>
  402dd8:	ldrb	w3, [x1]
  402ddc:	cbnz	w3, 402e48 <printf@plt+0x18d8>
  402de0:	str	xzr, [x0, #32]
  402de4:	ldr	x2, [x0, #24]
  402de8:	cbz	x2, 402e5c <printf@plt+0x18ec>
  402dec:	ldrb	w3, [x2]
  402df0:	sub	w1, w3, #0xe
  402df4:	and	w1, w1, #0xff
  402df8:	cmp	w1, #0x8
  402dfc:	b.hi	402e44 <printf@plt+0x18d4>  // b.pmore
  402e00:	ldr	w4, [x0, #40]
  402e04:	add	x2, x2, #0x1
  402e08:	str	x2, [x0, #24]
  402e0c:	ldurb	w1, [x2, #-1]
  402e10:	sub	w1, w1, #0xe
  402e14:	cmp	w1, w4
  402e18:	b.ge	402e30 <printf@plt+0x18c0>  // b.tcont
  402e1c:	add	x1, x0, w1, sxtw #3
  402e20:	ldr	x1, [x1, #48]
  402e24:	cbz	x1, 402e30 <printf@plt+0x18c0>
  402e28:	ldrb	w3, [x1]
  402e2c:	cbnz	w3, 402e50 <printf@plt+0x18e0>
  402e30:	ldrb	w3, [x2], #1
  402e34:	sub	w1, w3, #0xe
  402e38:	and	w1, w1, #0xff
  402e3c:	cmp	w1, #0x8
  402e40:	b.ls	402e08 <printf@plt+0x1898>  // b.plast
  402e44:	cbz	w3, 402e5c <printf@plt+0x18ec>
  402e48:	mov	w0, w3
  402e4c:	ret
  402e50:	str	x1, [x0, #32]
  402e54:	ldrb	w0, [x1]
  402e58:	ret
  402e5c:	mov	w0, #0xffffffff            	// #-1
  402e60:	ret
  402e64:	nop
  402e68:	stp	x29, x30, [sp, #-96]!
  402e6c:	mov	x29, sp
  402e70:	stp	x19, x20, [sp, #16]
  402e74:	stp	x21, x22, [sp, #32]
  402e78:	mov	x21, x0
  402e7c:	stp	x23, x24, [sp, #48]
  402e80:	stp	x25, x26, [sp, #64]
  402e84:	mov	x25, x1
  402e88:	stp	x27, x28, [sp, #80]
  402e8c:	cbz	x0, 402f88 <printf@plt+0x1a18>
  402e90:	adrp	x23, 43d000 <stderr@@GLIBC_2.17+0x1270>
  402e94:	add	x23, x23, #0xde0
  402e98:	mov	x0, x21
  402e9c:	bl	418c88 <_ZdlPvm@@Base+0x10>
  402ea0:	mov	x26, x0
  402ea4:	ldr	w24, [x23, #72]
  402ea8:	ldr	x27, [x23, #64]
  402eac:	mov	w1, w24
  402eb0:	udiv	x0, x0, x1
  402eb4:	msub	x0, x0, x1, x26
  402eb8:	mov	w20, w0
  402ebc:	lsl	x0, x0, #4
  402ec0:	add	x22, x27, x0
  402ec4:	ldr	x19, [x27, x0]
  402ec8:	cbz	x19, 402f28 <printf@plt+0x19b8>
  402ecc:	sub	w28, w24, #0x1
  402ed0:	b	402ee8 <printf@plt+0x1978>
  402ed4:	lsl	x2, x2, #4
  402ed8:	csel	w20, w1, w28, ne  // ne = any
  402edc:	add	x22, x27, x2
  402ee0:	ldr	x19, [x27, x2]
  402ee4:	cbz	x19, 402f28 <printf@plt+0x19b8>
  402ee8:	mov	x1, x21
  402eec:	mov	x0, x19
  402ef0:	bl	401480 <strcmp@plt>
  402ef4:	sub	w1, w20, #0x1
  402ef8:	cmp	w20, #0x0
  402efc:	csel	w2, w1, w28, ne  // ne = any
  402f00:	cbnz	w0, 402ed4 <printf@plt+0x1964>
  402f04:	str	x25, [x22, #8]
  402f08:	mov	x0, x19
  402f0c:	ldp	x19, x20, [sp, #16]
  402f10:	ldp	x21, x22, [sp, #32]
  402f14:	ldp	x23, x24, [sp, #48]
  402f18:	ldp	x25, x26, [sp, #64]
  402f1c:	ldp	x27, x28, [sp, #80]
  402f20:	ldp	x29, x30, [sp], #96
  402f24:	ret
  402f28:	cbz	x25, 4030e4 <printf@plt+0x1b74>
  402f2c:	ldr	w20, [x23, #76]
  402f30:	cmp	w24, w20, lsl #2
  402f34:	b.ls	402f9c <printf@plt+0x1a2c>  // b.plast
  402f38:	mov	x0, x21
  402f3c:	bl	4012d0 <strlen@plt>
  402f40:	add	x24, x0, #0x1
  402f44:	add	w20, w20, #0x1
  402f48:	mov	x0, x24
  402f4c:	bl	4014a0 <malloc@plt>
  402f50:	mov	x2, x24
  402f54:	mov	x19, x0
  402f58:	mov	x1, x21
  402f5c:	bl	4012b0 <memcpy@plt>
  402f60:	stp	x19, x25, [x22]
  402f64:	mov	x0, x19
  402f68:	str	w20, [x23, #76]
  402f6c:	ldp	x19, x20, [sp, #16]
  402f70:	ldp	x21, x22, [sp, #32]
  402f74:	ldp	x23, x24, [sp, #48]
  402f78:	ldp	x25, x26, [sp, #64]
  402f7c:	ldp	x27, x28, [sp, #80]
  402f80:	ldp	x29, x30, [sp], #96
  402f84:	ret
  402f88:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1388>
  402f8c:	mov	w0, #0x36                  	// #54
  402f90:	add	x1, x1, #0xa08
  402f94:	bl	415a20 <printf@plt+0x144b0>
  402f98:	b	402e90 <printf@plt+0x1920>
  402f9c:	mov	w0, w24
  402fa0:	bl	418d10 <_ZdlPvm@@Base+0x98>
  402fa4:	ubfiz	x19, x0, #4, #32
  402fa8:	mov	w20, w0
  402fac:	str	w0, [x23, #72]
  402fb0:	mov	x0, x19
  402fb4:	bl	401290 <_Znam@plt>
  402fb8:	add	x2, x19, x0
  402fbc:	movi	v0.4s, #0x0
  402fc0:	mov	x1, x0
  402fc4:	cbz	x20, 402fd4 <printf@plt+0x1a64>
  402fc8:	str	q0, [x1], #16
  402fcc:	cmp	x1, x2
  402fd0:	b.ne	402fc8 <printf@plt+0x1a58>  // b.any
  402fd4:	str	x0, [x23, #64]
  402fd8:	cbz	w24, 403078 <printf@plt+0x1b08>
  402fdc:	sub	w24, w24, #0x1
  402fe0:	add	x19, x27, #0x10
  402fe4:	mov	x20, x27
  402fe8:	add	x19, x19, w24, uxtw #4
  402fec:	b	403000 <printf@plt+0x1a90>
  402ff0:	bl	401330 <free@plt>
  402ff4:	add	x20, x20, #0x10
  402ff8:	cmp	x19, x20
  402ffc:	b.eq	403074 <printf@plt+0x1b04>  // b.none
  403000:	ldr	x0, [x20]
  403004:	cbz	x0, 402ff4 <printf@plt+0x1a84>
  403008:	ldr	x1, [x20, #8]
  40300c:	cbz	x1, 402ff0 <printf@plt+0x1a80>
  403010:	bl	418c88 <_ZdlPvm@@Base+0x10>
  403014:	ldr	w2, [x23, #72]
  403018:	ldr	x3, [x23, #64]
  40301c:	mov	w4, w2
  403020:	udiv	x1, x0, x4
  403024:	msub	x1, x1, x4, x0
  403028:	mov	w0, w1
  40302c:	lsl	x1, x1, #4
  403030:	add	x4, x3, x1
  403034:	ldr	x1, [x3, x1]
  403038:	cbz	x1, 403060 <printf@plt+0x1af0>
  40303c:	sub	w2, w2, #0x1
  403040:	cmp	w0, #0x0
  403044:	sub	w0, w0, #0x1
  403048:	csel	w1, w0, w2, ne  // ne = any
  40304c:	csel	w0, w0, w2, ne  // ne = any
  403050:	lsl	x1, x1, #4
  403054:	add	x4, x3, x1
  403058:	ldr	x1, [x3, x1]
  40305c:	cbnz	x1, 403040 <printf@plt+0x1ad0>
  403060:	ldr	q0, [x20]
  403064:	add	x20, x20, #0x10
  403068:	cmp	x19, x20
  40306c:	str	q0, [x4]
  403070:	b.ne	403000 <printf@plt+0x1a90>  // b.any
  403074:	ldr	x0, [x23, #64]
  403078:	ldr	w2, [x23, #72]
  40307c:	mov	w1, w2
  403080:	udiv	x19, x26, x1
  403084:	msub	x19, x19, x1, x26
  403088:	mov	w1, w19
  40308c:	lsl	x19, x19, #4
  403090:	add	x22, x0, x19
  403094:	ldr	x3, [x0, x19]
  403098:	cbz	x3, 4030c0 <printf@plt+0x1b50>
  40309c:	sub	w2, w2, #0x1
  4030a0:	cmp	w1, #0x0
  4030a4:	sub	w1, w1, #0x1
  4030a8:	csel	w19, w1, w2, ne  // ne = any
  4030ac:	csel	w1, w1, w2, ne  // ne = any
  4030b0:	lsl	x19, x19, #4
  4030b4:	add	x22, x0, x19
  4030b8:	ldr	x3, [x0, x19]
  4030bc:	cbnz	x3, 4030a0 <printf@plt+0x1b30>
  4030c0:	cbz	x27, 4030dc <printf@plt+0x1b6c>
  4030c4:	mov	x0, x27
  4030c8:	bl	401440 <_ZdaPv@plt>
  4030cc:	ldr	x22, [x23, #64]
  4030d0:	ldr	w20, [x23, #76]
  4030d4:	add	x22, x22, x19
  4030d8:	b	402f38 <printf@plt+0x19c8>
  4030dc:	ldr	w20, [x23, #76]
  4030e0:	b	402f38 <printf@plt+0x19c8>
  4030e4:	mov	x19, #0x0                   	// #0
  4030e8:	b	402f08 <printf@plt+0x1998>
  4030ec:	nop
  4030f0:	stp	x29, x30, [sp, #-32]!
  4030f4:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x2388>
  4030f8:	add	x1, x1, #0xc18
  4030fc:	mov	x29, sp
  403100:	str	x19, [sp, #16]
  403104:	mov	x19, x0
  403108:	ldr	x0, [x0, #24]
  40310c:	str	x1, [x19]
  403110:	cbz	x0, 403118 <printf@plt+0x1ba8>
  403114:	bl	401440 <_ZdaPv@plt>
  403118:	ldr	x0, [x19, #16]
  40311c:	bl	401300 <fclose@plt>
  403120:	add	x0, x19, #0x28
  403124:	bl	4196a8 <_ZdlPvm@@Base+0xa30>
  403128:	mov	x0, x19
  40312c:	mov	x1, #0x40                  	// #64
  403130:	ldr	x19, [sp, #16]
  403134:	ldp	x29, x30, [sp], #32
  403138:	b	418c78 <_ZdlPvm@@Base>
  40313c:	nop
  403140:	stp	x29, x30, [sp, #-48]!
  403144:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x2388>
  403148:	add	x1, x1, #0xcc0
  40314c:	mov	x29, sp
  403150:	stp	x19, x20, [sp, #16]
  403154:	mov	x19, x0
  403158:	str	x1, [x0]
  40315c:	ldr	w1, [x0, #40]
  403160:	cmp	w1, #0x0
  403164:	b.le	403288 <printf@plt+0x1d18>
  403168:	ldr	x0, [x0, #48]
  40316c:	cbz	x0, 403178 <printf@plt+0x1c08>
  403170:	bl	401440 <_ZdaPv@plt>
  403174:	ldr	w1, [x19, #40]
  403178:	cmp	w1, #0x1
  40317c:	b.le	403288 <printf@plt+0x1d18>
  403180:	ldr	x0, [x19, #56]
  403184:	cbz	x0, 403190 <printf@plt+0x1c20>
  403188:	bl	401440 <_ZdaPv@plt>
  40318c:	ldr	w1, [x19, #40]
  403190:	cmp	w1, #0x2
  403194:	b.le	403288 <printf@plt+0x1d18>
  403198:	ldr	x0, [x19, #64]
  40319c:	cbz	x0, 4031a8 <printf@plt+0x1c38>
  4031a0:	bl	401440 <_ZdaPv@plt>
  4031a4:	ldr	w1, [x19, #40]
  4031a8:	cmp	w1, #0x3
  4031ac:	b.le	403288 <printf@plt+0x1d18>
  4031b0:	ldr	x0, [x19, #72]
  4031b4:	cbz	x0, 4031c0 <printf@plt+0x1c50>
  4031b8:	bl	401440 <_ZdaPv@plt>
  4031bc:	ldr	w1, [x19, #40]
  4031c0:	cmp	w1, #0x4
  4031c4:	b.le	403288 <printf@plt+0x1d18>
  4031c8:	ldr	x0, [x19, #80]
  4031cc:	cbz	x0, 4031d8 <printf@plt+0x1c68>
  4031d0:	bl	401440 <_ZdaPv@plt>
  4031d4:	ldr	w1, [x19, #40]
  4031d8:	cmp	w1, #0x5
  4031dc:	b.le	403288 <printf@plt+0x1d18>
  4031e0:	ldr	x0, [x19, #88]
  4031e4:	cbz	x0, 4031f0 <printf@plt+0x1c80>
  4031e8:	bl	401440 <_ZdaPv@plt>
  4031ec:	ldr	w1, [x19, #40]
  4031f0:	cmp	w1, #0x6
  4031f4:	b.le	403288 <printf@plt+0x1d18>
  4031f8:	ldr	x0, [x19, #96]
  4031fc:	cbz	x0, 403208 <printf@plt+0x1c98>
  403200:	bl	401440 <_ZdaPv@plt>
  403204:	ldr	w1, [x19, #40]
  403208:	cmp	w1, #0x7
  40320c:	b.le	403288 <printf@plt+0x1d18>
  403210:	ldr	x0, [x19, #104]
  403214:	cbz	x0, 403220 <printf@plt+0x1cb0>
  403218:	bl	401440 <_ZdaPv@plt>
  40321c:	ldr	w1, [x19, #40]
  403220:	cmp	w1, #0x8
  403224:	b.le	403288 <printf@plt+0x1d18>
  403228:	ldr	x0, [x19, #112]
  40322c:	cbz	x0, 403238 <printf@plt+0x1cc8>
  403230:	bl	401440 <_ZdaPv@plt>
  403234:	ldr	w1, [x19, #40]
  403238:	cmp	w1, #0x9
  40323c:	b.le	403288 <printf@plt+0x1d18>
  403240:	ldr	x0, [x19, #120]
  403244:	cbz	x0, 403250 <printf@plt+0x1ce0>
  403248:	bl	401440 <_ZdaPv@plt>
  40324c:	ldr	w1, [x19, #40]
  403250:	cmp	w1, #0xa
  403254:	b.le	403288 <printf@plt+0x1d18>
  403258:	str	x21, [sp, #32]
  40325c:	add	x21, x19, #0x30
  403260:	mov	x20, #0xa                   	// #10
  403264:	ldr	x0, [x21, x20, lsl #3]
  403268:	cbz	x0, 4032a8 <printf@plt+0x1d38>
  40326c:	bl	401440 <_ZdaPv@plt>
  403270:	add	x20, x20, #0x1
  403274:	ldr	w1, [x19, #40]
  403278:	cmp	w1, w20
  40327c:	b.gt	403264 <printf@plt+0x1cf4>
  403280:	ldr	x21, [sp, #32]
  403284:	nop
  403288:	ldr	x0, [x19, #16]
  40328c:	cbz	x0, 403294 <printf@plt+0x1d24>
  403290:	bl	401440 <_ZdaPv@plt>
  403294:	mov	x0, x19
  403298:	mov	x1, #0x78                  	// #120
  40329c:	ldp	x19, x20, [sp, #16]
  4032a0:	ldp	x29, x30, [sp], #48
  4032a4:	b	418c78 <_ZdlPvm@@Base>
  4032a8:	add	x20, x20, #0x1
  4032ac:	cmp	w1, w20
  4032b0:	b.gt	403264 <printf@plt+0x1cf4>
  4032b4:	ldr	x21, [sp, #32]
  4032b8:	b	403288 <printf@plt+0x1d18>
  4032bc:	nop
  4032c0:	mov	w1, #0x1                   	// #1
  4032c4:	strh	w1, [x0]
  4032c8:	str	xzr, [x0, #8]
  4032cc:	ret
  4032d0:	ldrb	w1, [x0]
  4032d4:	cbnz	w1, 4032dc <printf@plt+0x1d6c>
  4032d8:	ret
  4032dc:	ldr	x0, [x0, #8]
  4032e0:	b	401330 <free@plt>
  4032e4:	nop
  4032e8:	stp	xzr, xzr, [x0]
  4032ec:	ret
  4032f0:	stp	x29, x30, [sp, #-32]!
  4032f4:	mov	w1, #0x11                  	// #17
  4032f8:	mov	x29, sp
  4032fc:	str	x19, [sp, #16]
  403300:	mov	x19, x0
  403304:	mov	x0, #0x110                 	// #272
  403308:	str	w1, [x19, #8]
  40330c:	bl	401290 <_Znam@plt>
  403310:	str	x0, [x19]
  403314:	movi	v0.4s, #0x0
  403318:	str	wzr, [x19, #12]
  40331c:	stp	q0, q0, [x0]
  403320:	stp	q0, q0, [x0, #32]
  403324:	stp	q0, q0, [x0, #64]
  403328:	stp	q0, q0, [x0, #96]
  40332c:	stp	q0, q0, [x0, #128]
  403330:	stp	q0, q0, [x0, #160]
  403334:	stp	q0, q0, [x0, #192]
  403338:	stp	q0, q0, [x0, #224]
  40333c:	str	q0, [x0, #256]
  403340:	ldr	x19, [sp, #16]
  403344:	ldp	x29, x30, [sp], #32
  403348:	ret
  40334c:	nop
  403350:	stp	x29, x30, [sp, #-112]!
  403354:	mov	x29, sp
  403358:	stp	x19, x20, [sp, #16]
  40335c:	stp	x21, x22, [sp, #32]
  403360:	mov	x22, x1
  403364:	stp	x23, x24, [sp, #48]
  403368:	mov	x23, x0
  40336c:	stp	x25, x26, [sp, #64]
  403370:	stp	x27, x28, [sp, #80]
  403374:	str	x2, [sp, #104]
  403378:	cbz	x1, 403488 <printf@plt+0x1f18>
  40337c:	mov	x0, x22
  403380:	bl	418c88 <_ZdlPvm@@Base+0x10>
  403384:	ldr	w27, [x23, #8]
  403388:	mov	x25, x0
  40338c:	ldr	x24, [x23]
  403390:	mov	w0, w27
  403394:	udiv	x19, x25, x0
  403398:	msub	x19, x19, x0, x25
  40339c:	mov	w21, w19
  4033a0:	lsl	x19, x19, #4
  4033a4:	add	x26, x24, x19
  4033a8:	ldr	x20, [x24, x19]
  4033ac:	cbz	x20, 403410 <printf@plt+0x1ea0>
  4033b0:	sub	w28, w27, #0x1
  4033b4:	b	4033cc <printf@plt+0x1e5c>
  4033b8:	lsl	x19, x19, #4
  4033bc:	csel	w21, w3, w28, ne  // ne = any
  4033c0:	add	x26, x24, x19
  4033c4:	ldr	x20, [x24, x19]
  4033c8:	cbz	x20, 403410 <printf@plt+0x1ea0>
  4033cc:	mov	x1, x22
  4033d0:	mov	x0, x20
  4033d4:	bl	401480 <strcmp@plt>
  4033d8:	sub	w3, w21, #0x1
  4033dc:	cmp	w21, #0x0
  4033e0:	csel	w19, w3, w28, ne  // ne = any
  4033e4:	cbnz	w0, 4033b8 <printf@plt+0x1e48>
  4033e8:	ldr	x0, [sp, #104]
  4033ec:	str	x0, [x26, #8]
  4033f0:	mov	x0, x20
  4033f4:	ldp	x19, x20, [sp, #16]
  4033f8:	ldp	x21, x22, [sp, #32]
  4033fc:	ldp	x23, x24, [sp, #48]
  403400:	ldp	x25, x26, [sp, #64]
  403404:	ldp	x27, x28, [sp, #80]
  403408:	ldp	x29, x30, [sp], #112
  40340c:	ret
  403410:	ldr	x0, [sp, #104]
  403414:	cbz	x0, 4035cc <printf@plt+0x205c>
  403418:	ldr	w0, [x23, #12]
  40341c:	cmp	w27, w0, lsl #2
  403420:	b.ls	40349c <printf@plt+0x1f2c>  // b.plast
  403424:	mov	x0, x22
  403428:	bl	4012d0 <strlen@plt>
  40342c:	add	x21, x0, #0x1
  403430:	mov	x0, x21
  403434:	bl	4014a0 <malloc@plt>
  403438:	mov	x2, x21
  40343c:	mov	x20, x0
  403440:	mov	x1, x22
  403444:	bl	4012b0 <memcpy@plt>
  403448:	ldr	x1, [x23]
  40344c:	ldr	w0, [x23, #12]
  403450:	add	x2, x1, x19
  403454:	str	x20, [x1, x19]
  403458:	add	w0, w0, #0x1
  40345c:	ldr	x1, [sp, #104]
  403460:	str	x1, [x2, #8]
  403464:	str	w0, [x23, #12]
  403468:	mov	x0, x20
  40346c:	ldp	x19, x20, [sp, #16]
  403470:	ldp	x21, x22, [sp, #32]
  403474:	ldp	x23, x24, [sp, #48]
  403478:	ldp	x25, x26, [sp, #64]
  40347c:	ldp	x27, x28, [sp, #80]
  403480:	ldp	x29, x30, [sp], #112
  403484:	ret
  403488:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1388>
  40348c:	mov	w0, #0x36                  	// #54
  403490:	add	x1, x1, #0xa08
  403494:	bl	415a20 <printf@plt+0x144b0>
  403498:	b	40337c <printf@plt+0x1e0c>
  40349c:	mov	w0, w27
  4034a0:	bl	418d10 <_ZdlPvm@@Base+0x98>
  4034a4:	str	w0, [x23, #8]
  4034a8:	ubfiz	x19, x0, #4, #32
  4034ac:	mov	w20, w0
  4034b0:	mov	x0, x19
  4034b4:	bl	401290 <_Znam@plt>
  4034b8:	add	x3, x0, x19
  4034bc:	movi	v0.4s, #0x0
  4034c0:	mov	x1, x0
  4034c4:	cbz	x20, 4034d4 <printf@plt+0x1f64>
  4034c8:	str	q0, [x1], #16
  4034cc:	cmp	x1, x3
  4034d0:	b.ne	4034c8 <printf@plt+0x1f58>  // b.any
  4034d4:	str	x0, [x23]
  4034d8:	cbz	w27, 403578 <printf@plt+0x2008>
  4034dc:	sub	w27, w27, #0x1
  4034e0:	add	x19, x24, #0x10
  4034e4:	mov	x20, x24
  4034e8:	add	x19, x19, w27, uxtw #4
  4034ec:	b	403500 <printf@plt+0x1f90>
  4034f0:	bl	401330 <free@plt>
  4034f4:	add	x20, x20, #0x10
  4034f8:	cmp	x19, x20
  4034fc:	b.eq	403574 <printf@plt+0x2004>  // b.none
  403500:	ldr	x0, [x20]
  403504:	cbz	x0, 4034f4 <printf@plt+0x1f84>
  403508:	ldr	x1, [x20, #8]
  40350c:	cbz	x1, 4034f0 <printf@plt+0x1f80>
  403510:	bl	418c88 <_ZdlPvm@@Base+0x10>
  403514:	ldr	w1, [x23, #8]
  403518:	ldr	x4, [x23]
  40351c:	mov	w5, w1
  403520:	udiv	x3, x0, x5
  403524:	msub	x0, x3, x5, x0
  403528:	mov	w3, w0
  40352c:	lsl	x0, x0, #4
  403530:	add	x5, x4, x0
  403534:	ldr	x0, [x4, x0]
  403538:	cbz	x0, 403560 <printf@plt+0x1ff0>
  40353c:	sub	w1, w1, #0x1
  403540:	cmp	w3, #0x0
  403544:	sub	w3, w3, #0x1
  403548:	csel	w0, w3, w1, ne  // ne = any
  40354c:	csel	w3, w3, w1, ne  // ne = any
  403550:	lsl	x0, x0, #4
  403554:	add	x5, x4, x0
  403558:	ldr	x0, [x4, x0]
  40355c:	cbnz	x0, 403540 <printf@plt+0x1fd0>
  403560:	ldr	q0, [x20]
  403564:	add	x20, x20, #0x10
  403568:	cmp	x19, x20
  40356c:	str	q0, [x5]
  403570:	b.ne	403500 <printf@plt+0x1f90>  // b.any
  403574:	ldr	x0, [x23]
  403578:	ldr	w3, [x23, #8]
  40357c:	mov	w1, w3
  403580:	udiv	x19, x25, x1
  403584:	msub	x19, x19, x1, x25
  403588:	mov	w1, w19
  40358c:	lsl	x19, x19, #4
  403590:	ldr	x4, [x0, x19]
  403594:	cbz	x4, 4035bc <printf@plt+0x204c>
  403598:	sub	w3, w3, #0x1
  40359c:	nop
  4035a0:	cmp	w1, #0x0
  4035a4:	sub	w1, w1, #0x1
  4035a8:	csel	w19, w1, w3, ne  // ne = any
  4035ac:	csel	w1, w1, w3, ne  // ne = any
  4035b0:	lsl	x19, x19, #4
  4035b4:	ldr	x4, [x0, x19]
  4035b8:	cbnz	x4, 4035a0 <printf@plt+0x2030>
  4035bc:	cbz	x24, 403424 <printf@plt+0x1eb4>
  4035c0:	mov	x0, x24
  4035c4:	bl	401440 <_ZdaPv@plt>
  4035c8:	b	403424 <printf@plt+0x1eb4>
  4035cc:	mov	x20, #0x0                   	// #0
  4035d0:	b	4033f0 <printf@plt+0x1e80>
  4035d4:	nop
  4035d8:	stp	x29, x30, [sp, #-64]!
  4035dc:	mov	x29, sp
  4035e0:	stp	x19, x20, [sp, #16]
  4035e4:	mov	x19, x0
  4035e8:	stp	x21, x22, [sp, #32]
  4035ec:	mov	x22, x1
  4035f0:	str	x23, [sp, #48]
  4035f4:	cbz	x1, 403674 <printf@plt+0x2104>
  4035f8:	mov	x0, x22
  4035fc:	bl	418c88 <_ZdlPvm@@Base+0x10>
  403600:	ldr	w20, [x19, #8]
  403604:	ldr	x21, [x19]
  403608:	mov	w2, w20
  40360c:	udiv	x1, x0, x2
  403610:	msub	x0, x1, x2, x0
  403614:	mov	w19, w0
  403618:	lsl	x0, x0, #4
  40361c:	add	x23, x21, x0
  403620:	ldr	x0, [x21, x0]
  403624:	cbz	x0, 403660 <printf@plt+0x20f0>
  403628:	sub	w20, w20, #0x1
  40362c:	b	403644 <printf@plt+0x20d4>
  403630:	lsl	x0, x2, #4
  403634:	csel	w19, w3, w20, ne  // ne = any
  403638:	add	x23, x21, x0
  40363c:	ldr	x0, [x21, x0]
  403640:	cbz	x0, 403660 <printf@plt+0x20f0>
  403644:	mov	x1, x22
  403648:	bl	401480 <strcmp@plt>
  40364c:	sub	w3, w19, #0x1
  403650:	cmp	w19, #0x0
  403654:	csel	w2, w3, w20, ne  // ne = any
  403658:	cbnz	w0, 403630 <printf@plt+0x20c0>
  40365c:	ldr	x0, [x23, #8]
  403660:	ldp	x19, x20, [sp, #16]
  403664:	ldp	x21, x22, [sp, #32]
  403668:	ldr	x23, [sp, #48]
  40366c:	ldp	x29, x30, [sp], #64
  403670:	ret
  403674:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1388>
  403678:	mov	w0, #0x36                  	// #54
  40367c:	add	x1, x1, #0xa08
  403680:	bl	415a20 <printf@plt+0x144b0>
  403684:	b	4035f8 <printf@plt+0x2088>
  403688:	stp	x29, x30, [sp, #-80]!
  40368c:	mov	x29, sp
  403690:	stp	x21, x22, [sp, #32]
  403694:	ldr	x22, [x1]
  403698:	stp	x19, x20, [sp, #16]
  40369c:	mov	x19, x0
  4036a0:	stp	x23, x24, [sp, #48]
  4036a4:	mov	x24, x1
  4036a8:	str	x25, [sp, #64]
  4036ac:	cbz	x22, 40373c <printf@plt+0x21cc>
  4036b0:	mov	x0, x22
  4036b4:	bl	418c88 <_ZdlPvm@@Base+0x10>
  4036b8:	ldr	w21, [x19, #8]
  4036bc:	ldr	x25, [x19]
  4036c0:	mov	w2, w21
  4036c4:	udiv	x1, x0, x2
  4036c8:	msub	x0, x1, x2, x0
  4036cc:	mov	w20, w0
  4036d0:	lsl	x0, x0, #4
  4036d4:	add	x23, x25, x0
  4036d8:	ldr	x19, [x25, x0]
  4036dc:	cbz	x19, 403720 <printf@plt+0x21b0>
  4036e0:	sub	w21, w21, #0x1
  4036e4:	b	4036fc <printf@plt+0x218c>
  4036e8:	lsl	x0, x2, #4
  4036ec:	csel	w20, w3, w21, ne  // ne = any
  4036f0:	add	x23, x25, x0
  4036f4:	ldr	x19, [x25, x0]
  4036f8:	cbz	x19, 403720 <printf@plt+0x21b0>
  4036fc:	mov	x1, x22
  403700:	mov	x0, x19
  403704:	bl	401480 <strcmp@plt>
  403708:	sub	w3, w20, #0x1
  40370c:	cmp	w20, #0x0
  403710:	csel	w2, w3, w21, ne  // ne = any
  403714:	cbnz	w0, 4036e8 <printf@plt+0x2178>
  403718:	str	x19, [x24]
  40371c:	ldr	x19, [x23, #8]
  403720:	mov	x0, x19
  403724:	ldp	x19, x20, [sp, #16]
  403728:	ldp	x21, x22, [sp, #32]
  40372c:	ldp	x23, x24, [sp, #48]
  403730:	ldr	x25, [sp, #64]
  403734:	ldp	x29, x30, [sp], #80
  403738:	ret
  40373c:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1388>
  403740:	mov	w0, #0x36                  	// #54
  403744:	add	x1, x1, #0xa08
  403748:	bl	415a20 <printf@plt+0x144b0>
  40374c:	b	4036b0 <printf@plt+0x2140>
  403750:	str	x1, [x0]
  403754:	str	wzr, [x0, #8]
  403758:	ret
  40375c:	nop
  403760:	ldr	w3, [x0, #8]
  403764:	mov	x6, x0
  403768:	ldr	x0, [x0]
  40376c:	ubfiz	x5, x3, #4, #32
  403770:	ldr	x4, [x0]
  403774:	ldr	w0, [x0, #8]
  403778:	add	x4, x4, x5
  40377c:	cmp	w3, w0
  403780:	b.cc	403794 <printf@plt+0x2224>  // b.lo, b.ul, b.last
  403784:	b	4037bc <printf@plt+0x224c>
  403788:	str	w3, [x6, #8]
  40378c:	add	x4, x4, #0x10
  403790:	b.eq	4037bc <printf@plt+0x224c>  // b.none
  403794:	ldr	x5, [x4]
  403798:	add	w3, w3, #0x1
  40379c:	cmp	w0, w3
  4037a0:	cbz	x5, 403788 <printf@plt+0x2218>
  4037a4:	str	x5, [x1]
  4037a8:	mov	w0, #0x1                   	// #1
  4037ac:	ldr	x1, [x4, #8]
  4037b0:	str	x1, [x2]
  4037b4:	str	w3, [x6, #8]
  4037b8:	ret
  4037bc:	mov	w0, #0x0                   	// #0
  4037c0:	ret
  4037c4:	nop
  4037c8:	stp	x29, x30, [sp, #-64]!
  4037cc:	mov	x29, sp
  4037d0:	stp	x21, x22, [sp, #32]
  4037d4:	adrp	x22, 41b000 <_ZdlPvm@@Base+0x2388>
  4037d8:	add	x22, x22, #0xce8
  4037dc:	add	x21, x22, #0x390
  4037e0:	stp	x19, x20, [sp, #16]
  4037e4:	mov	x19, x22
  4037e8:	stp	x23, x24, [sp, #48]
  4037ec:	mov	x23, x0
  4037f0:	mov	x20, #0x1                   	// #1
  4037f4:	nop
  4037f8:	mov	x0, #0x18                  	// #24
  4037fc:	bl	401290 <_Znam@plt>
  403800:	mov	x2, x0
  403804:	add	x1, x0, #0x8
  403808:	ldr	w3, [x19, #8]
  40380c:	str	xzr, [x1, #8]
  403810:	ldr	x0, [x19], #16
  403814:	str	x20, [x2]
  403818:	strh	wzr, [x2, #8]
  40381c:	str	w3, [x1, #8]
  403820:	bl	402e68 <printf@plt+0x18f8>
  403824:	cmp	x21, x19
  403828:	b.ne	4037f8 <printf@plt+0x2288>  // b.any
  40382c:	add	x20, x22, #0x390
  403830:	add	x24, x22, #0xac0
  403834:	mov	x21, #0x1                   	// #1
  403838:	mov	x0, #0x18                  	// #24
  40383c:	bl	401290 <_Znam@plt>
  403840:	mov	x1, x0
  403844:	mov	x19, x0
  403848:	ldr	x0, [x20, #8]
  40384c:	str	x21, [x1]
  403850:	strh	w21, [x19, #8]!
  403854:	str	xzr, [x19, #8]
  403858:	bl	41a478 <_ZdlPvm@@Base+0x1800>
  40385c:	mov	x2, x0
  403860:	ldr	x0, [x20], #16
  403864:	strb	w21, [x19, #1]
  403868:	str	x2, [x19, #8]
  40386c:	mov	x1, x19
  403870:	bl	402e68 <printf@plt+0x18f8>
  403874:	cmp	x20, x24
  403878:	b.ne	403838 <printf@plt+0x22c8>  // b.any
  40387c:	adrp	x0, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  403880:	ldr	w0, [x0, #3488]
  403884:	cbnz	w0, 40392c <printf@plt+0x23bc>
  403888:	add	x20, x22, #0xac0
  40388c:	add	x22, x22, #0xbc0
  403890:	mov	x21, #0x1                   	// #1
  403894:	nop
  403898:	mov	x0, #0x18                  	// #24
  40389c:	bl	401290 <_Znam@plt>
  4038a0:	mov	x1, x0
  4038a4:	mov	x19, x0
  4038a8:	ldr	x0, [x20, #8]
  4038ac:	str	x21, [x1]
  4038b0:	strh	w21, [x19, #8]!
  4038b4:	str	xzr, [x19, #8]
  4038b8:	bl	41a478 <_ZdlPvm@@Base+0x1800>
  4038bc:	mov	x2, x0
  4038c0:	ldr	x0, [x20], #16
  4038c4:	strb	w21, [x19, #1]
  4038c8:	str	x2, [x19, #8]
  4038cc:	mov	x1, x19
  4038d0:	bl	402e68 <printf@plt+0x18f8>
  4038d4:	cmp	x20, x22
  4038d8:	b.ne	403898 <printf@plt+0x2328>  // b.any
  4038dc:	mov	x0, #0x18                  	// #24
  4038e0:	bl	401290 <_Znam@plt>
  4038e4:	mov	x1, x0
  4038e8:	mov	x2, #0x1                   	// #1
  4038ec:	mov	x19, x1
  4038f0:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x1388>
  4038f4:	add	x0, x0, #0xa20
  4038f8:	str	x2, [x1]
  4038fc:	strh	w2, [x19, #8]!
  403900:	str	xzr, [x19, #8]
  403904:	bl	41a478 <_ZdlPvm@@Base+0x1800>
  403908:	mov	x2, x0
  40390c:	mov	x0, x23
  403910:	mov	x1, x19
  403914:	ldp	x21, x22, [sp, #32]
  403918:	ldp	x23, x24, [sp, #48]
  40391c:	str	x2, [x19, #8]
  403920:	ldp	x19, x20, [sp, #16]
  403924:	ldp	x29, x30, [sp], #64
  403928:	b	402e68 <printf@plt+0x18f8>
  40392c:	cmp	w0, #0x1
  403930:	b.ne	4038dc <printf@plt+0x236c>  // b.any
  403934:	add	x20, x22, #0xbc0
  403938:	add	x22, x22, #0xc70
  40393c:	mov	x21, #0x1                   	// #1
  403940:	mov	x0, #0x18                  	// #24
  403944:	bl	401290 <_Znam@plt>
  403948:	mov	x1, x0
  40394c:	mov	x19, x0
  403950:	ldr	x0, [x20, #8]
  403954:	str	x21, [x1]
  403958:	strh	w21, [x19, #8]!
  40395c:	str	xzr, [x19, #8]
  403960:	bl	41a478 <_ZdlPvm@@Base+0x1800>
  403964:	mov	x2, x0
  403968:	ldr	x0, [x20], #16
  40396c:	strb	w21, [x19, #1]
  403970:	str	x2, [x19, #8]
  403974:	mov	x1, x19
  403978:	bl	402e68 <printf@plt+0x18f8>
  40397c:	cmp	x20, x22
  403980:	b.ne	403940 <printf@plt+0x23d0>  // b.any
  403984:	b	4038dc <printf@plt+0x236c>
  403988:	adrp	x2, 41b000 <_ZdlPvm@@Base+0x2388>
  40398c:	add	x2, x2, #0xbe0
  403990:	stp	x2, x1, [x0]
  403994:	ret
  403998:	ret
  40399c:	nop
  4039a0:	mov	x1, #0x10                  	// #16
  4039a4:	b	418c78 <_ZdlPvm@@Base>
  4039a8:	stp	x29, x30, [sp, #-48]!
  4039ac:	mov	x29, sp
  4039b0:	stp	x19, x20, [sp, #16]
  4039b4:	mov	x19, x0
  4039b8:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x2388>
  4039bc:	stp	x21, x22, [sp, #32]
  4039c0:	add	x0, x0, #0xc18
  4039c4:	add	x22, x19, #0x28
  4039c8:	stp	x0, x3, [x19]
  4039cc:	mov	x21, x1
  4039d0:	mov	x20, x2
  4039d4:	str	wzr, [x19, #32]
  4039d8:	mov	x0, x22
  4039dc:	bl	4194d0 <_ZdlPvm@@Base+0x858>
  4039e0:	str	x21, [x19, #16]
  4039e4:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x3388>
  4039e8:	add	x0, x0, #0xf18
  4039ec:	str	x0, [x19, #56]
  4039f0:	mov	x0, x20
  4039f4:	bl	41a478 <_ZdlPvm@@Base+0x1800>
  4039f8:	ldp	x21, x22, [sp, #32]
  4039fc:	str	x0, [x19, #24]
  403a00:	ldp	x19, x20, [sp, #16]
  403a04:	ldp	x29, x30, [sp], #48
  403a08:	ret
  403a0c:	mov	x19, x0
  403a10:	mov	x0, x22
  403a14:	bl	4196a8 <_ZdlPvm@@Base+0xa30>
  403a18:	mov	x0, x19
  403a1c:	bl	401500 <_Unwind_Resume@plt>
  403a20:	stp	x29, x30, [sp, #-112]!
  403a24:	mov	x29, sp
  403a28:	stp	x21, x22, [sp, #32]
  403a2c:	add	x21, x0, #0x28
  403a30:	stp	x23, x24, [sp, #48]
  403a34:	mov	x23, x0
  403a38:	stp	x25, x26, [sp, #64]
  403a3c:	adrp	x25, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  403a40:	add	x25, x25, #0xc60
  403a44:	stp	x19, x20, [sp, #16]
  403a48:	mov	x0, x21
  403a4c:	bl	419ff0 <_ZdlPvm@@Base+0x1378>
  403a50:	adrp	x24, 43d000 <stderr@@GLIBC_2.17+0x1270>
  403a54:	ldr	w0, [x23, #32]
  403a58:	add	x24, x24, #0xde0
  403a5c:	add	w0, w0, #0x1
  403a60:	str	w0, [x23, #32]
  403a64:	nop
  403a68:	ldr	x0, [x23, #16]
  403a6c:	bl	4013d0 <getc@plt>
  403a70:	mov	w19, w0
  403a74:	cmp	w0, #0xd
  403a78:	b.eq	403b10 <printf@plt+0x25a0>  // b.none
  403a7c:	cmn	w19, #0x1
  403a80:	b.eq	403b98 <printf@plt+0x2628>  // b.none
  403a84:	tbnz	w19, #31, 403c40 <printf@plt+0x26d0>
  403a88:	ldrb	w0, [x25, w19, sxtw]
  403a8c:	cbz	w0, 403c40 <printf@plt+0x26d0>
  403a90:	mov	w1, w19
  403a94:	add	x0, sp, #0x60
  403a98:	bl	415dd0 <printf@plt+0x14860>
  403a9c:	ldr	x19, [x24, #80]
  403aa0:	cbz	x19, 403c7c <printf@plt+0x270c>
  403aa4:	add	x26, sp, #0x54
  403aa8:	add	x22, sp, #0x58
  403aac:	b	403ab8 <printf@plt+0x2548>
  403ab0:	ldr	x19, [x19, #8]
  403ab4:	cbz	x19, 403c7c <printf@plt+0x270c>
  403ab8:	ldr	x3, [x19]
  403abc:	mov	x2, x26
  403ac0:	mov	x1, x22
  403ac4:	mov	x0, x19
  403ac8:	ldr	x3, [x3, #32]
  403acc:	blr	x3
  403ad0:	cbz	w0, 403ab0 <printf@plt+0x2540>
  403ad4:	ldr	w1, [sp, #84]
  403ad8:	adrp	x5, 43f000 <stderr@@GLIBC_2.17+0x3270>
  403adc:	ldr	x0, [sp, #88]
  403ae0:	add	x5, x5, #0x238
  403ae4:	mov	x4, x5
  403ae8:	add	x3, sp, #0x60
  403aec:	adrp	x2, 41a000 <_ZdlPvm@@Base+0x1388>
  403af0:	add	x2, x2, #0xa28
  403af4:	bl	416400 <printf@plt+0x14e90>
  403af8:	ldr	x0, [x23, #16]
  403afc:	bl	4013d0 <getc@plt>
  403b00:	mov	w19, w0
  403b04:	cmp	w0, #0xd
  403b08:	b.ne	403a7c <printf@plt+0x250c>  // b.any
  403b0c:	nop
  403b10:	ldr	x0, [x23, #16]
  403b14:	bl	4013d0 <getc@plt>
  403b18:	mov	w19, w0
  403b1c:	cmp	w0, #0xa
  403b20:	b.eq	403a88 <printf@plt+0x2518>  // b.none
  403b24:	add	x0, sp, #0x60
  403b28:	mov	w1, #0xd                   	// #13
  403b2c:	bl	415df0 <printf@plt+0x14880>
  403b30:	ldr	x20, [x24, #80]
  403b34:	cbz	x20, 403c9c <printf@plt+0x272c>
  403b38:	add	x26, sp, #0x54
  403b3c:	add	x22, sp, #0x58
  403b40:	b	403b4c <printf@plt+0x25dc>
  403b44:	ldr	x20, [x20, #8]
  403b48:	cbz	x20, 403c9c <printf@plt+0x272c>
  403b4c:	ldr	x3, [x20]
  403b50:	mov	x2, x26
  403b54:	mov	x1, x22
  403b58:	mov	x0, x20
  403b5c:	ldr	x3, [x3, #32]
  403b60:	blr	x3
  403b64:	cbz	w0, 403b44 <printf@plt+0x25d4>
  403b68:	ldr	w1, [sp, #84]
  403b6c:	adrp	x5, 43f000 <stderr@@GLIBC_2.17+0x3270>
  403b70:	ldr	x0, [sp, #88]
  403b74:	add	x5, x5, #0x238
  403b78:	mov	x4, x5
  403b7c:	add	x3, sp, #0x60
  403b80:	adrp	x2, 41a000 <_ZdlPvm@@Base+0x1388>
  403b84:	add	x2, x2, #0xa28
  403b88:	bl	416400 <printf@plt+0x14e90>
  403b8c:	cmn	w19, #0x1
  403b90:	b.ne	403a84 <printf@plt+0x2514>  // b.any
  403b94:	nop
  403b98:	ldr	w0, [x23, #48]
  403b9c:	cbz	w0, 403c28 <printf@plt+0x26b8>
  403ba0:	cmp	w0, #0x2
  403ba4:	b.le	403c00 <printf@plt+0x2690>
  403ba8:	ldr	x1, [x23, #40]
  403bac:	ldrb	w2, [x1]
  403bb0:	cmp	w2, #0x2e
  403bb4:	b.ne	403c00 <printf@plt+0x2690>  // b.any
  403bb8:	ldrb	w2, [x1, #1]
  403bbc:	cmp	w2, #0x45
  403bc0:	b.ne	403c00 <printf@plt+0x2690>  // b.any
  403bc4:	ldrb	w2, [x1, #2]
  403bc8:	cmp	w2, #0x51
  403bcc:	b.eq	403bd8 <printf@plt+0x2668>  // b.none
  403bd0:	cmp	w2, #0x4e
  403bd4:	b.ne	403c00 <printf@plt+0x2690>  // b.any
  403bd8:	cmp	w0, #0x3
  403bdc:	b.eq	403a48 <printf@plt+0x24d8>  // b.none
  403be0:	ldrb	w1, [x1, #3]
  403be4:	cmp	w1, #0x20
  403be8:	b.eq	403a48 <printf@plt+0x24d8>  // b.none
  403bec:	cmp	w1, #0xa
  403bf0:	b.eq	403a48 <printf@plt+0x24d8>  // b.none
  403bf4:	adrp	x1, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  403bf8:	ldr	w1, [x1, #3492]
  403bfc:	cbnz	w1, 403a48 <printf@plt+0x24d8>
  403c00:	ldr	w1, [x21, #12]
  403c04:	cmp	w0, w1
  403c08:	b.ge	403cbc <printf@plt+0x274c>  // b.tcont
  403c0c:	ldr	x1, [x23, #40]
  403c10:	add	w2, w0, #0x1
  403c14:	str	w2, [x21, #8]
  403c18:	strb	wzr, [x1, w0, sxtw]
  403c1c:	mov	w0, #0x1                   	// #1
  403c20:	ldr	x1, [x23, #40]
  403c24:	str	x1, [x23, #56]
  403c28:	ldp	x19, x20, [sp, #16]
  403c2c:	ldp	x21, x22, [sp, #32]
  403c30:	ldp	x23, x24, [sp, #48]
  403c34:	ldp	x25, x26, [sp, #64]
  403c38:	ldp	x29, x30, [sp], #112
  403c3c:	ret
  403c40:	ldp	w1, w0, [x21, #8]
  403c44:	and	w20, w19, #0xff
  403c48:	cmp	w0, w1
  403c4c:	b.le	403c6c <printf@plt+0x26fc>
  403c50:	ldr	x0, [x21]
  403c54:	add	w2, w1, #0x1
  403c58:	str	w2, [x21, #8]
  403c5c:	cmp	w19, #0xa
  403c60:	strb	w20, [x0, w1, sxtw]
  403c64:	b.ne	403a68 <printf@plt+0x24f8>  // b.any
  403c68:	b	403b98 <printf@plt+0x2628>
  403c6c:	mov	x0, x21
  403c70:	bl	4198e0 <_ZdlPvm@@Base+0xc68>
  403c74:	ldr	w1, [x21, #8]
  403c78:	b	403c50 <printf@plt+0x26e0>
  403c7c:	adrp	x3, 43f000 <stderr@@GLIBC_2.17+0x3270>
  403c80:	add	x3, x3, #0x238
  403c84:	mov	x2, x3
  403c88:	add	x1, sp, #0x60
  403c8c:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x1388>
  403c90:	add	x0, x0, #0xa28
  403c94:	bl	416028 <printf@plt+0x14ab8>
  403c98:	b	403a68 <printf@plt+0x24f8>
  403c9c:	adrp	x3, 43f000 <stderr@@GLIBC_2.17+0x3270>
  403ca0:	add	x3, x3, #0x238
  403ca4:	mov	x2, x3
  403ca8:	add	x1, sp, #0x60
  403cac:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x1388>
  403cb0:	add	x0, x0, #0xa28
  403cb4:	bl	416028 <printf@plt+0x14ab8>
  403cb8:	b	403a7c <printf@plt+0x250c>
  403cbc:	mov	x0, x21
  403cc0:	bl	4198e0 <_ZdlPvm@@Base+0xc68>
  403cc4:	ldr	w0, [x21, #8]
  403cc8:	b	403c0c <printf@plt+0x269c>
  403ccc:	nop
  403cd0:	stp	x29, x30, [sp, #-32]!
  403cd4:	mov	x29, sp
  403cd8:	ldr	x1, [x0, #56]
  403cdc:	str	x19, [sp, #16]
  403ce0:	mov	x19, x0
  403ce4:	ldrb	w2, [x1]
  403ce8:	cbz	w2, 403d04 <printf@plt+0x2794>
  403cec:	add	x0, x1, #0x1
  403cf0:	str	x0, [x19, #56]
  403cf4:	ldrb	w0, [x1]
  403cf8:	ldr	x19, [sp, #16]
  403cfc:	ldp	x29, x30, [sp], #32
  403d00:	ret
  403d04:	bl	403a20 <printf@plt+0x24b0>
  403d08:	cbz	w0, 403d14 <printf@plt+0x27a4>
  403d0c:	ldr	x1, [x19, #56]
  403d10:	b	403cec <printf@plt+0x277c>
  403d14:	mov	w0, #0xffffffff            	// #-1
  403d18:	b	403cf8 <printf@plt+0x2788>
  403d1c:	nop
  403d20:	ldr	x1, [x0, #56]
  403d24:	ldrb	w1, [x1]
  403d28:	cbz	w1, 403d34 <printf@plt+0x27c4>
  403d2c:	mov	w0, w1
  403d30:	ret
  403d34:	stp	x29, x30, [sp, #-32]!
  403d38:	mov	x29, sp
  403d3c:	str	x19, [sp, #16]
  403d40:	mov	x19, x0
  403d44:	bl	403a20 <printf@plt+0x24b0>
  403d48:	cbz	w0, 403d64 <printf@plt+0x27f4>
  403d4c:	ldr	x0, [x19, #56]
  403d50:	ldrb	w1, [x0]
  403d54:	mov	w0, w1
  403d58:	ldr	x19, [sp, #16]
  403d5c:	ldp	x29, x30, [sp], #32
  403d60:	ret
  403d64:	mov	w0, #0xffffffff            	// #-1
  403d68:	b	403d58 <printf@plt+0x27e8>
  403d6c:	nop
  403d70:	stp	x29, x30, [sp, #-32]!
  403d74:	adrp	x3, 41b000 <_ZdlPvm@@Base+0x2388>
  403d78:	add	x3, x3, #0xc50
  403d7c:	mov	x29, sp
  403d80:	str	x19, [sp, #16]
  403d84:	mov	x19, x0
  403d88:	mov	x0, x1
  403d8c:	stp	x3, x2, [x19]
  403d90:	bl	41a478 <_ZdlPvm@@Base+0x1800>
  403d94:	dup	v0.2d, x0
  403d98:	str	q0, [x19, #16]
  403d9c:	ldr	x19, [sp, #16]
  403da0:	ldp	x29, x30, [sp], #32
  403da4:	ret
  403da8:	stp	x29, x30, [sp, #-48]!
  403dac:	adrp	x5, 41b000 <_ZdlPvm@@Base+0x2388>
  403db0:	add	x5, x5, #0xc50
  403db4:	mov	x29, sp
  403db8:	stp	x19, x20, [sp, #16]
  403dbc:	mov	x19, x0
  403dc0:	mov	w20, w3
  403dc4:	str	x21, [sp, #32]
  403dc8:	mov	x0, x1
  403dcc:	stp	x5, x4, [x19]
  403dd0:	mov	x21, x2
  403dd4:	bl	41a478 <_ZdlPvm@@Base+0x1800>
  403dd8:	mov	x1, x0
  403ddc:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x2388>
  403de0:	add	x0, x0, #0xc88
  403de4:	dup	v0.2d, x1
  403de8:	str	x0, [x19]
  403dec:	str	w20, [x19, #40]
  403df0:	mov	x0, x21
  403df4:	str	q0, [x19, #16]
  403df8:	bl	41a478 <_ZdlPvm@@Base+0x1800>
  403dfc:	ldr	x21, [sp, #32]
  403e00:	str	x0, [x19, #32]
  403e04:	ldp	x19, x20, [sp, #16]
  403e08:	ldp	x29, x30, [sp], #48
  403e0c:	ret
  403e10:	mov	x1, x0
  403e14:	ldr	x0, [x19, #16]
  403e18:	mov	x19, x1
  403e1c:	bl	401330 <free@plt>
  403e20:	mov	x0, x19
  403e24:	bl	401500 <_Unwind_Resume@plt>
  403e28:	stp	x29, x30, [sp, #-32]!
  403e2c:	cmp	w2, #0x0
  403e30:	mov	x29, sp
  403e34:	stp	x19, x20, [sp, #16]
  403e38:	mov	x19, x0
  403e3c:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x2388>
  403e40:	add	x0, x0, #0xcc0
  403e44:	mov	x20, x1
  403e48:	stp	x0, x4, [x19]
  403e4c:	str	xzr, [x19, #32]
  403e50:	str	w2, [x19, #40]
  403e54:	b.le	403e70 <printf@plt+0x2900>
  403e58:	sub	w2, w2, #0x1
  403e5c:	mov	x1, x3
  403e60:	add	x2, x2, #0x1
  403e64:	add	x0, x19, #0x30
  403e68:	lsl	x2, x2, #3
  403e6c:	bl	4012b0 <memcpy@plt>
  403e70:	mov	x0, x20
  403e74:	bl	41a478 <_ZdlPvm@@Base+0x1800>
  403e78:	dup	v0.2d, x0
  403e7c:	ldrb	w1, [x0]
  403e80:	str	q0, [x19, #16]
  403e84:	cbz	w1, 403f38 <printf@plt+0x29c8>
  403e88:	mov	w5, #0x0                   	// #0
  403e8c:	mov	w6, #0x0                   	// #0
  403e90:	mov	x7, #0x0                   	// #0
  403e94:	mov	x4, #0x0                   	// #0
  403e98:	add	w2, w6, #0x1
  403e9c:	cmp	w1, #0x24
  403ea0:	add	x3, x0, x4
  403ea4:	sxtw	x8, w2
  403ea8:	b.eq	403edc <printf@plt+0x296c>  // b.none
  403eac:	strb	w1, [x3]
  403eb0:	add	w5, w5, #0x1
  403eb4:	mov	x7, x8
  403eb8:	mov	w6, w2
  403ebc:	ldrb	w1, [x0, w2, sxtw]
  403ec0:	sxtw	x4, w5
  403ec4:	add	x3, x0, x4
  403ec8:	cbnz	w1, 403e98 <printf@plt+0x2928>
  403ecc:	strb	wzr, [x3]
  403ed0:	ldp	x19, x20, [sp, #16]
  403ed4:	ldp	x29, x30, [sp], #32
  403ed8:	ret
  403edc:	add	x7, x0, x7
  403ee0:	ldrb	w9, [x7, #1]
  403ee4:	sub	w7, w9, #0x30
  403ee8:	and	w7, w7, #0xff
  403eec:	cmp	w7, #0x9
  403ef0:	b.hi	403eac <printf@plt+0x293c>  // b.pmore
  403ef4:	ldrb	w1, [x0, w2, sxtw]
  403ef8:	add	w6, w6, #0x2
  403efc:	cmp	w9, #0x30
  403f00:	b.eq	403f28 <printf@plt+0x29b8>  // b.none
  403f04:	sub	w1, w1, #0x23
  403f08:	strb	w1, [x3]
  403f0c:	add	w5, w5, #0x1
  403f10:	sxtw	x7, w6
  403f14:	ldrb	w1, [x0, w6, sxtw]
  403f18:	sxtw	x4, w5
  403f1c:	add	x3, x0, x4
  403f20:	cbnz	w1, 403e98 <printf@plt+0x2928>
  403f24:	b	403ecc <printf@plt+0x295c>
  403f28:	mov	w6, w2
  403f2c:	mov	x7, x8
  403f30:	cbnz	w1, 403e98 <printf@plt+0x2928>
  403f34:	b	403ecc <printf@plt+0x295c>
  403f38:	mov	x3, x0
  403f3c:	strb	wzr, [x3]
  403f40:	ldp	x19, x20, [sp, #16]
  403f44:	ldp	x29, x30, [sp], #32
  403f48:	ret
  403f4c:	nop
  403f50:	stp	x29, x30, [sp, #-32]!
  403f54:	mov	x29, sp
  403f58:	str	x19, [sp, #16]
  403f5c:	adrp	x19, 43d000 <stderr@@GLIBC_2.17+0x1270>
  403f60:	add	x19, x19, #0xde0
  403f64:	ldr	x0, [x19, #80]
  403f68:	cbz	x0, 403fb0 <printf@plt+0x2a40>
  403f6c:	ldr	x1, [x0]
  403f70:	ldr	x1, [x1, #16]
  403f74:	blr	x1
  403f78:	cmn	w0, #0x1
  403f7c:	b.eq	403f8c <printf@plt+0x2a1c>  // b.none
  403f80:	ldr	x19, [sp, #16]
  403f84:	ldp	x29, x30, [sp], #32
  403f88:	ret
  403f8c:	ldr	x0, [x19, #80]
  403f90:	ldp	x1, x2, [x0]
  403f94:	str	x2, [x19, #80]
  403f98:	ldr	x1, [x1, #8]
  403f9c:	blr	x1
  403fa0:	mov	w0, #0xa                   	// #10
  403fa4:	ldr	x19, [sp, #16]
  403fa8:	ldp	x29, x30, [sp], #32
  403fac:	ret
  403fb0:	mov	w0, #0xffffffff            	// #-1
  403fb4:	b	403f80 <printf@plt+0x2a10>
  403fb8:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1270>
  403fbc:	ldr	x0, [x0, #3632]
  403fc0:	cbz	x0, 403fec <printf@plt+0x2a7c>
  403fc4:	stp	x29, x30, [sp, #-16]!
  403fc8:	mov	x29, sp
  403fcc:	ldr	x1, [x0]
  403fd0:	ldr	x1, [x1, #24]
  403fd4:	blr	x1
  403fd8:	cmn	w0, #0x1
  403fdc:	mov	w1, #0xa                   	// #10
  403fe0:	csel	w0, w0, w1, ne  // ne = any
  403fe4:	ldp	x29, x30, [sp], #16
  403fe8:	ret
  403fec:	mov	w0, #0xffffffff            	// #-1
  403ff0:	ret
  403ff4:	nop
  403ff8:	stp	x29, x30, [sp, #-48]!
  403ffc:	adrp	x2, 43d000 <stderr@@GLIBC_2.17+0x1270>
  404000:	mov	x29, sp
  404004:	stp	x19, x20, [sp, #16]
  404008:	ldr	x19, [x2, #3632]
  40400c:	cbz	x19, 40405c <printf@plt+0x2aec>
  404010:	mov	x20, x1
  404014:	str	x21, [sp, #32]
  404018:	mov	x21, x0
  40401c:	b	404028 <printf@plt+0x2ab8>
  404020:	ldr	x19, [x19, #8]
  404024:	cbz	x19, 404058 <printf@plt+0x2ae8>
  404028:	ldr	x3, [x19]
  40402c:	mov	x2, x20
  404030:	mov	x1, x21
  404034:	mov	x0, x19
  404038:	ldr	x3, [x3, #32]
  40403c:	blr	x3
  404040:	cbz	w0, 404020 <printf@plt+0x2ab0>
  404044:	mov	w0, #0x1                   	// #1
  404048:	ldp	x19, x20, [sp, #16]
  40404c:	ldr	x21, [sp, #32]
  404050:	ldp	x29, x30, [sp], #48
  404054:	ret
  404058:	ldr	x21, [sp, #32]
  40405c:	mov	w0, #0x0                   	// #0
  404060:	ldp	x19, x20, [sp, #16]
  404064:	ldp	x29, x30, [sp], #48
  404068:	ret
  40406c:	nop
  404070:	stp	x29, x30, [sp, #-32]!
  404074:	mov	x29, sp
  404078:	stp	x19, x20, [sp, #16]
  40407c:	adrp	x20, 41c000 <_ZdlPvm@@Base+0x3388>
  404080:	adrp	x19, 43d000 <stderr@@GLIBC_2.17+0x1270>
  404084:	add	x20, x20, #0xf18
  404088:	add	x19, x19, #0xde0
  40408c:	mov	x1, x20
  404090:	mov	x0, x19
  404094:	bl	419758 <_ZdlPvm@@Base+0xae0>
  404098:	mov	x1, x20
  40409c:	add	x0, x19, #0x10
  4040a0:	bl	419758 <_ZdlPvm@@Base+0xae0>
  4040a4:	mov	x1, x20
  4040a8:	add	x0, x19, #0x20
  4040ac:	bl	419758 <_ZdlPvm@@Base+0xae0>
  4040b0:	mov	x1, x20
  4040b4:	add	x0, x19, #0x30
  4040b8:	bl	419758 <_ZdlPvm@@Base+0xae0>
  4040bc:	str	wzr, [x19, #88]
  4040c0:	ldp	x19, x20, [sp, #16]
  4040c4:	ldp	x29, x30, [sp], #32
  4040c8:	ret
  4040cc:	nop
  4040d0:	stp	x29, x30, [sp, #-48]!
  4040d4:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x1388>
  4040d8:	mov	x2, #0xd                   	// #13
  4040dc:	mov	x29, sp
  4040e0:	stp	x19, x20, [sp, #16]
  4040e4:	adrp	x20, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4040e8:	add	x0, x0, #0xa48
  4040ec:	ldr	x3, [x20, #3472]
  4040f0:	stp	x21, x22, [sp, #32]
  4040f4:	adrp	x22, 43d000 <stderr@@GLIBC_2.17+0x1270>
  4040f8:	add	x22, x22, #0xde0
  4040fc:	mov	x1, #0x1                   	// #1
  404100:	ldr	w21, [x22, #88]
  404104:	bl	4014f0 <fwrite@plt>
  404108:	ldr	w3, [x22, #88]
  40410c:	add	w0, w21, #0x1
  404110:	negs	w19, w0
  404114:	and	w0, w0, #0x3
  404118:	and	w19, w19, #0x3
  40411c:	csneg	w19, w0, w19, mi  // mi = first
  404120:	cmp	w19, w3
  404124:	b.eq	404204 <printf@plt+0x2c94>  // b.none
  404128:	add	x0, x22, w21, sxtw #4
  40412c:	add	w2, w19, #0x1
  404130:	ldr	x1, [x20, #3472]
  404134:	and	w5, w2, #0x3
  404138:	ldr	w4, [x0, #8]
  40413c:	mov	w21, w19
  404140:	cmp	w4, #0x0
  404144:	b.gt	40417c <printf@plt+0x2c0c>
  404148:	negs	w2, w2
  40414c:	and	w2, w2, #0x3
  404150:	csneg	w2, w5, w2, mi  // mi = first
  404154:	cmp	w2, w3
  404158:	b.eq	4041b0 <printf@plt+0x2c40>  // b.none
  40415c:	add	x0, x22, w21, sxtw #4
  404160:	mov	w19, w2
  404164:	add	w2, w19, #0x1
  404168:	mov	w21, w19
  40416c:	and	w5, w2, #0x3
  404170:	ldr	w4, [x0, #8]
  404174:	cmp	w4, #0x0
  404178:	b.le	404148 <printf@plt+0x2bd8>
  40417c:	bl	41a380 <_ZdlPvm@@Base+0x1708>
  404180:	ldr	x1, [x20, #3472]
  404184:	mov	w0, #0x20                  	// #32
  404188:	bl	4012f0 <putc@plt>
  40418c:	add	w0, w19, #0x1
  404190:	ldr	w3, [x22, #88]
  404194:	negs	w2, w0
  404198:	and	w0, w0, #0x3
  40419c:	and	w2, w2, #0x3
  4041a0:	csneg	w2, w0, w2, mi  // mi = first
  4041a4:	ldr	x1, [x20, #3472]
  4041a8:	cmp	w2, w3
  4041ac:	b.ne	40415c <printf@plt+0x2bec>  // b.any
  4041b0:	mov	x3, x1
  4041b4:	mov	x2, #0x4                   	// #4
  4041b8:	mov	x1, #0x1                   	// #1
  4041bc:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x1388>
  4041c0:	add	x0, x0, #0xa58
  4041c4:	bl	4014f0 <fwrite@plt>
  4041c8:	ldr	x1, [x20, #3472]
  4041cc:	add	x0, x22, w19, sxtw #4
  4041d0:	bl	41a380 <_ZdlPvm@@Base+0x1708>
  4041d4:	ldr	x3, [x20, #3472]
  4041d8:	mov	x2, #0x4                   	// #4
  4041dc:	mov	x1, #0x1                   	// #1
  4041e0:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x1388>
  4041e4:	add	x0, x0, #0xa60
  4041e8:	bl	4014f0 <fwrite@plt>
  4041ec:	ldr	x1, [x20, #3472]
  4041f0:	mov	w0, #0xa                   	// #10
  4041f4:	ldp	x19, x20, [sp, #16]
  4041f8:	ldp	x21, x22, [sp, #32]
  4041fc:	ldp	x29, x30, [sp], #48
  404200:	b	4012f0 <putc@plt>
  404204:	ldr	x1, [x20, #3472]
  404208:	mov	w19, w21
  40420c:	b	4041b0 <printf@plt+0x2c40>
  404210:	stp	x29, x30, [sp, #-32]!
  404214:	mov	x1, x0
  404218:	mov	x29, sp
  40421c:	str	x19, [sp, #16]
  404220:	adrp	x19, 43d000 <stderr@@GLIBC_2.17+0x1270>
  404224:	add	x19, x19, #0xde0
  404228:	ldrsw	x0, [x19, #88]
  40422c:	add	x0, x19, x0, lsl #4
  404230:	bl	4196b8 <_ZdlPvm@@Base+0xa40>
  404234:	ldr	w0, [x19, #88]
  404238:	add	w0, w0, #0x1
  40423c:	negs	w1, w0
  404240:	and	w0, w0, #0x3
  404244:	and	w1, w1, #0x3
  404248:	csneg	w0, w0, w1, mi  // mi = first
  40424c:	str	w0, [x19, #88]
  404250:	ldr	x19, [sp, #16]
  404254:	ldp	x29, x30, [sp], #32
  404258:	ret
  40425c:	nop
  404260:	stp	x29, x30, [sp, #-32]!
  404264:	mov	w1, w0
  404268:	mov	x29, sp
  40426c:	str	x19, [sp, #16]
  404270:	adrp	x19, 43d000 <stderr@@GLIBC_2.17+0x1270>
  404274:	add	x19, x19, #0xde0
  404278:	ldrsw	x0, [x19, #88]
  40427c:	add	x0, x19, x0, lsl #4
  404280:	bl	419830 <_ZdlPvm@@Base+0xbb8>
  404284:	ldr	w0, [x19, #88]
  404288:	add	w0, w0, #0x1
  40428c:	negs	w1, w0
  404290:	and	w0, w0, #0x3
  404294:	and	w1, w1, #0x3
  404298:	csneg	w0, w0, w1, mi  // mi = first
  40429c:	str	w0, [x19, #88]
  4042a0:	ldr	x19, [sp, #16]
  4042a4:	ldp	x29, x30, [sp], #32
  4042a8:	ret
  4042ac:	nop
  4042b0:	stp	x29, x30, [sp, #-80]!
  4042b4:	mov	w1, #0x22                  	// #34
  4042b8:	mov	x29, sp
  4042bc:	stp	x23, x24, [sp, #48]
  4042c0:	adrp	x23, 43d000 <stderr@@GLIBC_2.17+0x1270>
  4042c4:	add	x23, x23, #0xde0
  4042c8:	stp	x21, x22, [sp, #32]
  4042cc:	mov	x22, x0
  4042d0:	ldrsw	x24, [x23, #88]
  4042d4:	stp	x25, x26, [sp, #64]
  4042d8:	add	x26, x23, x24, lsl #4
  4042dc:	stp	x19, x20, [sp, #16]
  4042e0:	mov	x0, x26
  4042e4:	bl	419830 <_ZdlPvm@@Base+0xbb8>
  4042e8:	ldr	w0, [x22, #8]
  4042ec:	cmp	w0, #0x0
  4042f0:	b.le	404370 <printf@plt+0x2e00>
  4042f4:	adrp	x25, 41a000 <_ZdlPvm@@Base+0x1388>
  4042f8:	mov	x20, x26
  4042fc:	add	x25, x25, #0xa68
  404300:	mov	x19, #0x0                   	// #0
  404304:	b	404328 <printf@plt+0x2db8>
  404308:	ldr	x0, [x20]
  40430c:	add	w2, w1, #0x1
  404310:	str	w2, [x20, #8]
  404314:	add	x19, x19, #0x1
  404318:	strb	w21, [x0, w1, sxtw]
  40431c:	ldr	w0, [x22, #8]
  404320:	cmp	w0, w19
  404324:	b.le	404370 <printf@plt+0x2e00>
  404328:	ldr	x0, [x22]
  40432c:	ldrb	w21, [x0, x19]
  404330:	cmp	w21, #0x22
  404334:	b.eq	404354 <printf@plt+0x2de4>  // b.none
  404338:	ldp	w1, w0, [x20, #8]
  40433c:	cmp	w1, w0
  404340:	b.lt	404308 <printf@plt+0x2d98>  // b.tstop
  404344:	mov	x0, x26
  404348:	bl	4198e0 <_ZdlPvm@@Base+0xc68>
  40434c:	ldr	w1, [x20, #8]
  404350:	b	404308 <printf@plt+0x2d98>
  404354:	mov	x1, x25
  404358:	mov	x0, x26
  40435c:	bl	419998 <_ZdlPvm@@Base+0xd20>
  404360:	add	x19, x19, #0x1
  404364:	ldr	w0, [x22, #8]
  404368:	cmp	w0, w19
  40436c:	b.gt	404328 <printf@plt+0x2db8>
  404370:	add	x19, x23, x24, lsl #4
  404374:	ldp	w0, w1, [x19, #8]
  404378:	cmp	w0, w1
  40437c:	b.ge	4043d0 <printf@plt+0x2e60>  // b.tcont
  404380:	lsl	x24, x24, #4
  404384:	add	w4, w0, #0x1
  404388:	add	x3, x23, x24
  40438c:	mov	w2, #0x22                  	// #34
  404390:	ldr	x1, [x23, x24]
  404394:	str	w4, [x3, #8]
  404398:	strb	w2, [x1, w0, sxtw]
  40439c:	ldr	w0, [x23, #88]
  4043a0:	ldp	x19, x20, [sp, #16]
  4043a4:	add	w0, w0, #0x1
  4043a8:	negs	w1, w0
  4043ac:	and	w0, w0, #0x3
  4043b0:	and	w1, w1, #0x3
  4043b4:	csneg	w0, w0, w1, mi  // mi = first
  4043b8:	str	w0, [x23, #88]
  4043bc:	ldp	x21, x22, [sp, #32]
  4043c0:	ldp	x23, x24, [sp, #48]
  4043c4:	ldp	x25, x26, [sp, #64]
  4043c8:	ldp	x29, x30, [sp], #80
  4043cc:	ret
  4043d0:	mov	x0, x26
  4043d4:	bl	4198e0 <_ZdlPvm@@Base+0xc68>
  4043d8:	ldr	w0, [x19, #8]
  4043dc:	b	404380 <printf@plt+0x2e10>
  4043e0:	stp	x29, x30, [sp, #-64]!
  4043e4:	mov	x29, sp
  4043e8:	stp	x19, x20, [sp, #16]
  4043ec:	adrp	x19, 43d000 <stderr@@GLIBC_2.17+0x1270>
  4043f0:	add	x19, x19, #0xde0
  4043f4:	str	x23, [sp, #48]
  4043f8:	mov	x23, x0
  4043fc:	stp	x21, x22, [sp, #32]
  404400:	mov	x22, x1
  404404:	mov	w21, w2
  404408:	ldr	x0, [x19, #80]
  40440c:	cbz	x0, 404428 <printf@plt+0x2eb8>
  404410:	ldp	x3, x4, [x0]
  404414:	str	x4, [x19, #80]
  404418:	ldr	x3, [x3, #8]
  40441c:	blr	x3
  404420:	ldr	x0, [x19, #80]
  404424:	cbnz	x0, 404410 <printf@plt+0x2ea0>
  404428:	mov	x0, #0x30                  	// #48
  40442c:	bl	418c10 <_Znwm@@Base>
  404430:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x2388>
  404434:	mov	x20, x0
  404438:	add	x1, x1, #0xc50
  40443c:	mov	x0, x23
  404440:	stp	x1, xzr, [x20]
  404444:	bl	41a478 <_ZdlPvm@@Base+0x1800>
  404448:	mov	x3, x0
  40444c:	adrp	x2, 41b000 <_ZdlPvm@@Base+0x2388>
  404450:	add	x1, x2, #0xc88
  404454:	mov	x0, x22
  404458:	dup	v0.2d, x3
  40445c:	str	x1, [x20]
  404460:	str	w21, [x20, #40]
  404464:	str	q0, [x20, #16]
  404468:	bl	41a478 <_ZdlPvm@@Base+0x1800>
  40446c:	mov	x2, x0
  404470:	adrp	x21, 41c000 <_ZdlPvm@@Base+0x3388>
  404474:	add	x21, x21, #0xf18
  404478:	mov	x1, x21
  40447c:	mov	x0, x19
  404480:	str	x2, [x20, #32]
  404484:	str	x20, [x19, #80]
  404488:	bl	419758 <_ZdlPvm@@Base+0xae0>
  40448c:	mov	x1, x21
  404490:	add	x0, x19, #0x10
  404494:	bl	419758 <_ZdlPvm@@Base+0xae0>
  404498:	mov	x1, x21
  40449c:	add	x0, x19, #0x20
  4044a0:	bl	419758 <_ZdlPvm@@Base+0xae0>
  4044a4:	mov	x1, x21
  4044a8:	add	x0, x19, #0x30
  4044ac:	bl	419758 <_ZdlPvm@@Base+0xae0>
  4044b0:	ldp	x21, x22, [sp, #32]
  4044b4:	ldr	x23, [sp, #48]
  4044b8:	str	wzr, [x19, #88]
  4044bc:	ldp	x19, x20, [sp, #16]
  4044c0:	ldp	x29, x30, [sp], #64
  4044c4:	ret
  4044c8:	mov	x19, x0
  4044cc:	b	4044dc <printf@plt+0x2f6c>
  4044d0:	mov	x19, x0
  4044d4:	ldr	x0, [x20, #16]
  4044d8:	bl	401330 <free@plt>
  4044dc:	mov	x1, #0x30                  	// #48
  4044e0:	mov	x0, x20
  4044e4:	bl	418c78 <_ZdlPvm@@Base>
  4044e8:	mov	x0, x19
  4044ec:	bl	401500 <_Unwind_Resume@plt>
  4044f0:	stp	x29, x30, [sp, #-112]!
  4044f4:	mov	x29, sp
  4044f8:	stp	x21, x22, [sp, #32]
  4044fc:	adrp	x21, 43d000 <stderr@@GLIBC_2.17+0x1270>
  404500:	add	x21, x21, #0xde0
  404504:	stp	x19, x20, [sp, #16]
  404508:	ldr	x19, [x21, #80]
  40450c:	cbnz	x19, 40451c <printf@plt+0x2fac>
  404510:	b	404814 <printf@plt+0x32a4>
  404514:	ldr	x19, [x19, #8]
  404518:	cbz	x19, 404540 <printf@plt+0x2fd0>
  40451c:	ldr	x3, [x19]
  404520:	add	x2, sp, #0x44
  404524:	add	x1, sp, #0x48
  404528:	mov	x0, x19
  40452c:	ldr	x3, [x3, #32]
  404530:	blr	x3
  404534:	mov	w22, w0
  404538:	cbz	w0, 404514 <printf@plt+0x2fa4>
  40453c:	mov	w22, #0x1                   	// #1
  404540:	ldr	x0, [x21, #80]
  404544:	cbnz	x0, 404564 <printf@plt+0x2ff4>
  404548:	b	404820 <printf@plt+0x32b0>
  40454c:	cmp	w19, #0x20
  404550:	sub	w0, w19, #0x9
  404554:	ccmp	w0, #0x1, #0x0, ne  // ne = any
  404558:	b.hi	4045a4 <printf@plt+0x3034>  // b.pmore
  40455c:	ldr	x0, [x21, #80]
  404560:	cbz	x0, 404808 <printf@plt+0x3298>
  404564:	ldr	x1, [x0]
  404568:	ldr	x1, [x1, #16]
  40456c:	blr	x1
  404570:	mov	w19, w0
  404574:	cmn	w0, #0x1
  404578:	b.ne	40454c <printf@plt+0x2fdc>  // b.any
  40457c:	ldr	x0, [x21, #80]
  404580:	mov	w19, #0xa                   	// #10
  404584:	ldp	x1, x2, [x0]
  404588:	ldr	x1, [x1, #8]
  40458c:	str	x2, [x21, #80]
  404590:	blr	x1
  404594:	cmp	w19, #0x20
  404598:	sub	w0, w19, #0x9
  40459c:	ccmp	w0, #0x1, #0x0, ne  // ne = any
  4045a0:	b.ls	40455c <printf@plt+0x2fec>  // b.plast
  4045a4:	str	x23, [sp, #48]
  4045a8:	add	x23, x21, #0x60
  4045ac:	mov	x0, x23
  4045b0:	bl	419ff0 <_ZdlPvm@@Base+0x1378>
  4045b4:	cmn	w19, #0x1
  4045b8:	b.eq	4047a0 <printf@plt+0x3230>  // b.none
  4045bc:	ldr	x0, [x21, #80]
  4045c0:	cbz	x0, 40460c <printf@plt+0x309c>
  4045c4:	nop
  4045c8:	ldr	x1, [x0]
  4045cc:	ldr	x1, [x1, #16]
  4045d0:	blr	x1
  4045d4:	cmn	w0, #0x1
  4045d8:	b.eq	4046d4 <printf@plt+0x3164>  // b.none
  4045dc:	cmp	w0, w19
  4045e0:	b.eq	4046f0 <printf@plt+0x3180>  // b.none
  4045e4:	and	w20, w0, #0xff
  4045e8:	ldp	w1, w0, [x23, #8]
  4045ec:	cmp	w1, w0
  4045f0:	b.ge	40469c <printf@plt+0x312c>  // b.tcont
  4045f4:	ldr	x2, [x23]
  4045f8:	add	w3, w1, #0x1
  4045fc:	ldr	x0, [x21, #80]
  404600:	str	w3, [x23, #8]
  404604:	strb	w20, [x2, w1, sxtw]
  404608:	cbnz	x0, 4045c8 <printf@plt+0x3058>
  40460c:	cbz	w22, 404780 <printf@plt+0x3210>
  404610:	ldr	w1, [sp, #68]
  404614:	adrp	x5, 43f000 <stderr@@GLIBC_2.17+0x3270>
  404618:	ldr	x0, [sp, #72]
  40461c:	add	x5, x5, #0x238
  404620:	adrp	x2, 41a000 <_ZdlPvm@@Base+0x1388>
  404624:	mov	x4, x5
  404628:	mov	x3, x5
  40462c:	add	x2, x2, #0xa70
  404630:	bl	416400 <printf@plt+0x14e90>
  404634:	ldr	w4, [x21, #104]
  404638:	add	x20, sp, #0x60
  40463c:	ldr	x3, [x21, #96]
  404640:	mov	x0, x20
  404644:	add	x1, sp, #0x50
  404648:	mov	w2, #0x1                   	// #1
  40464c:	strb	w19, [sp, #80]
  404650:	bl	419c60 <_ZdlPvm@@Base+0xfe8>
  404654:	ldrsw	x0, [x21, #88]
  404658:	mov	x1, x20
  40465c:	add	x0, x21, x0, lsl #4
  404660:	bl	4196b8 <_ZdlPvm@@Base+0xa40>
  404664:	ldr	w1, [x21, #88]
  404668:	mov	x0, x20
  40466c:	add	w1, w1, #0x1
  404670:	negs	w2, w1
  404674:	and	w1, w1, #0x3
  404678:	and	w2, w2, #0x3
  40467c:	csneg	w1, w1, w2, mi  // mi = first
  404680:	str	w1, [x21, #88]
  404684:	bl	4196a8 <_ZdlPvm@@Base+0xa30>
  404688:	ldp	x19, x20, [sp, #16]
  40468c:	ldp	x21, x22, [sp, #32]
  404690:	ldr	x23, [sp, #48]
  404694:	ldp	x29, x30, [sp], #112
  404698:	ret
  40469c:	mov	x0, x23
  4046a0:	bl	4198e0 <_ZdlPvm@@Base+0xc68>
  4046a4:	ldr	w1, [x23, #8]
  4046a8:	ldr	x2, [x23]
  4046ac:	add	w3, w1, #0x1
  4046b0:	ldr	x0, [x21, #80]
  4046b4:	str	w3, [x23, #8]
  4046b8:	strb	w20, [x2, w1, sxtw]
  4046bc:	cbz	x0, 40460c <printf@plt+0x309c>
  4046c0:	ldr	x1, [x0]
  4046c4:	ldr	x1, [x1, #16]
  4046c8:	blr	x1
  4046cc:	cmn	w0, #0x1
  4046d0:	b.ne	4045dc <printf@plt+0x306c>  // b.any
  4046d4:	ldr	x0, [x21, #80]
  4046d8:	mov	w20, #0xa                   	// #10
  4046dc:	ldp	x1, x2, [x0]
  4046e0:	str	x2, [x21, #80]
  4046e4:	ldr	x1, [x1, #8]
  4046e8:	blr	x1
  4046ec:	b	4045e8 <printf@plt+0x3078>
  4046f0:	ldr	w4, [x21, #104]
  4046f4:	add	x20, sp, #0x60
  4046f8:	ldr	x3, [x21, #96]
  4046fc:	and	w19, w19, #0xff
  404700:	mov	x1, x20
  404704:	add	x0, sp, #0x50
  404708:	mov	w2, #0x1                   	// #1
  40470c:	strb	w19, [sp, #96]
  404710:	bl	419c60 <_ZdlPvm@@Base+0xfe8>
  404714:	strb	w19, [sp, #67]
  404718:	ldr	w2, [sp, #88]
  40471c:	mov	x0, x20
  404720:	ldr	x1, [sp, #80]
  404724:	add	x3, sp, #0x43
  404728:	mov	w4, #0x1                   	// #1
  40472c:	bl	419c60 <_ZdlPvm@@Base+0xfe8>
  404730:	ldrsw	x0, [x21, #88]
  404734:	mov	x1, x20
  404738:	add	x0, x21, x0, lsl #4
  40473c:	bl	4196b8 <_ZdlPvm@@Base+0xa40>
  404740:	ldr	w1, [x21, #88]
  404744:	mov	x0, x20
  404748:	add	w1, w1, #0x1
  40474c:	negs	w2, w1
  404750:	and	w1, w1, #0x3
  404754:	and	w2, w2, #0x3
  404758:	csneg	w1, w1, w2, mi  // mi = first
  40475c:	str	w1, [x21, #88]
  404760:	bl	4196a8 <_ZdlPvm@@Base+0xa30>
  404764:	add	x0, sp, #0x50
  404768:	bl	4196a8 <_ZdlPvm@@Base+0xa30>
  40476c:	ldp	x19, x20, [sp, #16]
  404770:	ldp	x21, x22, [sp, #32]
  404774:	ldr	x23, [sp, #48]
  404778:	ldp	x29, x30, [sp], #112
  40477c:	ret
  404780:	adrp	x3, 43f000 <stderr@@GLIBC_2.17+0x3270>
  404784:	add	x3, x3, #0x238
  404788:	mov	x2, x3
  40478c:	mov	x1, x3
  404790:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x1388>
  404794:	add	x0, x0, #0xa70
  404798:	bl	416028 <printf@plt+0x14ab8>
  40479c:	b	404634 <printf@plt+0x30c4>
  4047a0:	ldr	x23, [sp, #48]
  4047a4:	cbz	w22, 4047dc <printf@plt+0x326c>
  4047a8:	ldr	w1, [sp, #68]
  4047ac:	adrp	x5, 43f000 <stderr@@GLIBC_2.17+0x3270>
  4047b0:	ldr	x0, [sp, #72]
  4047b4:	add	x5, x5, #0x238
  4047b8:	mov	x4, x5
  4047bc:	mov	x3, x5
  4047c0:	adrp	x2, 41a000 <_ZdlPvm@@Base+0x1388>
  4047c4:	add	x2, x2, #0xa70
  4047c8:	bl	416400 <printf@plt+0x14e90>
  4047cc:	ldp	x19, x20, [sp, #16]
  4047d0:	ldp	x21, x22, [sp, #32]
  4047d4:	ldp	x29, x30, [sp], #112
  4047d8:	ret
  4047dc:	adrp	x3, 43f000 <stderr@@GLIBC_2.17+0x3270>
  4047e0:	add	x3, x3, #0x238
  4047e4:	mov	x2, x3
  4047e8:	mov	x1, x3
  4047ec:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x1388>
  4047f0:	add	x0, x0, #0xa70
  4047f4:	bl	416028 <printf@plt+0x14ab8>
  4047f8:	ldp	x19, x20, [sp, #16]
  4047fc:	ldp	x21, x22, [sp, #32]
  404800:	ldp	x29, x30, [sp], #112
  404804:	ret
  404808:	add	x0, x21, #0x60
  40480c:	bl	419ff0 <_ZdlPvm@@Base+0x1378>
  404810:	b	4047a4 <printf@plt+0x3234>
  404814:	mov	w22, #0x0                   	// #0
  404818:	mov	w19, #0xffffffff            	// #-1
  40481c:	b	40454c <printf@plt+0x2fdc>
  404820:	mov	w19, #0xffffffff            	// #-1
  404824:	b	40454c <printf@plt+0x2fdc>
  404828:	mov	x19, x0
  40482c:	b	40483c <printf@plt+0x32cc>
  404830:	mov	x19, x0
  404834:	mov	x0, x20
  404838:	bl	4196a8 <_ZdlPvm@@Base+0xa30>
  40483c:	add	x0, sp, #0x50
  404840:	bl	4196a8 <_ZdlPvm@@Base+0xa30>
  404844:	mov	x0, x19
  404848:	bl	401500 <_Unwind_Resume@plt>
  40484c:	mov	x19, x0
  404850:	mov	x0, x20
  404854:	bl	4196a8 <_ZdlPvm@@Base+0xa30>
  404858:	mov	x0, x19
  40485c:	bl	401500 <_Unwind_Resume@plt>
  404860:	stp	x29, x30, [sp, #-192]!
  404864:	mov	x29, sp
  404868:	stp	x19, x20, [sp, #16]
  40486c:	adrp	x20, 43d000 <stderr@@GLIBC_2.17+0x1270>
  404870:	add	x20, x20, #0xde0
  404874:	stp	x21, x22, [sp, #32]
  404878:	stp	x23, x24, [sp, #48]
  40487c:	mov	x23, #0x0                   	// #0
  404880:	stp	x25, x26, [sp, #64]
  404884:	mov	w26, #0xa                   	// #10
  404888:	stp	x27, x28, [sp, #80]
  40488c:	str	x0, [sp, #104]
  404890:	stp	xzr, xzr, [sp, #120]
  404894:	stp	xzr, xzr, [sp, #136]
  404898:	stp	xzr, xzr, [sp, #152]
  40489c:	stp	xzr, xzr, [sp, #168]
  4048a0:	str	xzr, [sp, #184]
  4048a4:	nop
  4048a8:	add	x0, x20, #0x60
  4048ac:	bl	419ff0 <_ZdlPvm@@Base+0x1378>
  4048b0:	ldr	x0, [x20, #80]
  4048b4:	mov	w25, w23
  4048b8:	mov	w24, w23
  4048bc:	cbz	x0, 40493c <printf@plt+0x33cc>
  4048c0:	mov	w21, #0x0                   	// #0
  4048c4:	mov	w22, #0x29                  	// #41
  4048c8:	b	4048e0 <printf@plt+0x3370>
  4048cc:	cmp	w19, #0x29
  4048d0:	cset	w0, eq  // eq = none
  4048d4:	sub	w21, w21, w0
  4048d8:	ldr	x0, [x20, #80]
  4048dc:	cbz	x0, 40493c <printf@plt+0x33cc>
  4048e0:	ldr	x1, [x0]
  4048e4:	ldr	x1, [x1, #16]
  4048e8:	blr	x1
  4048ec:	mov	w19, w0
  4048f0:	cmn	w0, #0x1
  4048f4:	b.eq	4049b4 <printf@plt+0x3444>  // b.none
  4048f8:	cbnz	w21, 404908 <printf@plt+0x3398>
  4048fc:	cmp	w0, #0x2c
  404900:	ccmp	w0, w22, #0x4, ne  // ne = any
  404904:	b.eq	4049ec <printf@plt+0x347c>  // b.none
  404908:	ldp	w1, w0, [x20, #104]
  40490c:	and	w27, w19, #0xff
  404910:	cmp	w1, w0
  404914:	b.ge	4049a0 <printf@plt+0x3430>  // b.tcont
  404918:	ldr	x0, [x20, #96]
  40491c:	add	w2, w1, #0x1
  404920:	str	w2, [x20, #104]
  404924:	cmp	w19, #0x28
  404928:	strb	w27, [x0, w1, sxtw]
  40492c:	b.ne	4048cc <printf@plt+0x335c>  // b.any
  404930:	ldr	x0, [x20, #80]
  404934:	add	w21, w21, #0x1
  404938:	cbnz	x0, 4048e0 <printf@plt+0x3370>
  40493c:	adrp	x3, 43f000 <stderr@@GLIBC_2.17+0x3270>
  404940:	add	x3, x3, #0x238
  404944:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x1388>
  404948:	mov	x2, x3
  40494c:	mov	x1, x3
  404950:	add	x0, x0, #0xa98
  404954:	bl	416028 <printf@plt+0x14ab8>
  404958:	mov	x0, #0x78                  	// #120
  40495c:	bl	418c10 <_Znwm@@Base>
  404960:	ldr	x4, [x20, #80]
  404964:	add	x3, sp, #0x78
  404968:	ldr	x1, [sp, #104]
  40496c:	mov	w2, w24
  404970:	mov	x19, x0
  404974:	bl	403e28 <printf@plt+0x28b8>
  404978:	ldp	x21, x22, [sp, #32]
  40497c:	ldp	x23, x24, [sp, #48]
  404980:	ldp	x25, x26, [sp, #64]
  404984:	ldp	x27, x28, [sp, #80]
  404988:	str	x19, [x20, #80]
  40498c:	ldp	x19, x20, [sp, #16]
  404990:	ldp	x29, x30, [sp], #192
  404994:	ret
  404998:	mov	w19, #0xa                   	// #10
  40499c:	mov	w27, w19
  4049a0:	add	x28, x20, #0x60
  4049a4:	mov	x0, x28
  4049a8:	bl	4198e0 <_ZdlPvm@@Base+0xc68>
  4049ac:	ldr	w1, [x20, #104]
  4049b0:	b	404918 <printf@plt+0x33a8>
  4049b4:	ldr	x0, [x20, #80]
  4049b8:	ldp	x1, x2, [x0]
  4049bc:	str	x2, [x20, #80]
  4049c0:	ldr	x1, [x1, #8]
  4049c4:	blr	x1
  4049c8:	add	x0, x20, #0x60
  4049cc:	ldp	w1, w2, [x0, #8]
  4049d0:	cmp	w1, w2
  4049d4:	b.ge	404998 <printf@plt+0x3428>  // b.tcont
  4049d8:	ldr	x2, [x20, #96]
  4049dc:	add	w3, w1, #0x1
  4049e0:	str	w3, [x0, #8]
  4049e4:	strb	w26, [x2, w1, sxtw]
  4049e8:	b	4048d8 <printf@plt+0x3368>
  4049ec:	ldr	w1, [x20, #104]
  4049f0:	add	x21, x20, #0x60
  4049f4:	cmp	w1, #0x0
  4049f8:	b.le	404a28 <printf@plt+0x34b8>
  4049fc:	ldr	w0, [x20, #108]
  404a00:	cmp	w1, w0
  404a04:	b.ge	404a3c <printf@plt+0x34cc>  // b.tcont
  404a08:	ldr	x0, [x20, #96]
  404a0c:	add	w2, w1, #0x1
  404a10:	str	w2, [x20, #104]
  404a14:	strb	wzr, [x0, w1, sxtw]
  404a18:	ldr	x0, [x20, #96]
  404a1c:	bl	41a478 <_ZdlPvm@@Base+0x1800>
  404a20:	add	x1, sp, #0x78
  404a24:	str	x0, [x1, x23, lsl #3]
  404a28:	add	w24, w25, #0x1
  404a2c:	add	x23, x23, #0x1
  404a30:	cmp	w19, #0x29
  404a34:	b.ne	4048a8 <printf@plt+0x3338>  // b.any
  404a38:	b	404958 <printf@plt+0x33e8>
  404a3c:	mov	x0, x21
  404a40:	bl	4198e0 <_ZdlPvm@@Base+0xc68>
  404a44:	ldr	w1, [x20, #104]
  404a48:	b	404a08 <printf@plt+0x3498>
  404a4c:	mov	x1, #0x78                  	// #120
  404a50:	mov	x20, x0
  404a54:	mov	x0, x19
  404a58:	bl	418c78 <_ZdlPvm@@Base>
  404a5c:	mov	x0, x20
  404a60:	bl	401500 <_Unwind_Resume@plt>
  404a64:	nop
  404a68:	stp	x29, x30, [sp, #-128]!
  404a6c:	mov	x29, sp
  404a70:	stp	x21, x22, [sp, #32]
  404a74:	adrp	x21, 43d000 <stderr@@GLIBC_2.17+0x1270>
  404a78:	add	x21, x21, #0xde0
  404a7c:	stp	x19, x20, [sp, #16]
  404a80:	mov	x22, #0xc01                 	// #3073
  404a84:	movk	x22, #0xa, lsl #32
  404a88:	ldr	x20, [x21, #80]
  404a8c:	stp	x23, x24, [sp, #48]
  404a90:	mov	w23, w0
  404a94:	stp	x25, x26, [sp, #64]
  404a98:	cbz	x20, 4053c4 <printf@plt+0x3e54>
  404a9c:	ldr	x1, [x20]
  404aa0:	mov	x0, x20
  404aa4:	ldr	x1, [x1, #16]
  404aa8:	blr	x1
  404aac:	mov	w19, w0
  404ab0:	cmn	w0, #0x1
  404ab4:	b.eq	404aec <printf@plt+0x357c>  // b.none
  404ab8:	ldr	x20, [x21, #80]
  404abc:	cmp	w19, #0x20
  404ac0:	ccmp	w19, #0xa, #0x4, ne  // ne = any
  404ac4:	b.ne	404b08 <printf@plt+0x3598>  // b.any
  404ac8:	mov	w19, #0xffffffff            	// #-1
  404acc:	cbz	x20, 404abc <printf@plt+0x354c>
  404ad0:	ldr	x1, [x20]
  404ad4:	mov	x0, x20
  404ad8:	ldr	x1, [x1, #16]
  404adc:	blr	x1
  404ae0:	mov	w19, w0
  404ae4:	cmn	w0, #0x1
  404ae8:	b.ne	404ab8 <printf@plt+0x3548>  // b.any
  404aec:	ldr	x0, [x21, #80]
  404af0:	mov	w19, #0xa                   	// #10
  404af4:	ldp	x1, x2, [x0]
  404af8:	ldr	x1, [x1, #8]
  404afc:	str	x2, [x21, #80]
  404b00:	blr	x1
  404b04:	b	404ab8 <printf@plt+0x3548>
  404b08:	cmp	w19, #0x22
  404b0c:	b.eq	404ddc <printf@plt+0x386c>  // b.none
  404b10:	b.gt	404b84 <printf@plt+0x3614>
  404b14:	cmn	w19, #0x1
  404b18:	b.ne	404bc8 <printf@plt+0x3658>  // b.any
  404b1c:	add	x22, sp, #0x70
  404b20:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1388>
  404b24:	mov	x0, x22
  404b28:	add	x1, x1, #0xac8
  404b2c:	bl	419568 <_ZdlPvm@@Base+0x8f0>
  404b30:	ldrsw	x0, [x21, #88]
  404b34:	mov	x1, x22
  404b38:	add	x0, x21, x0, lsl #4
  404b3c:	bl	4196b8 <_ZdlPvm@@Base+0xa40>
  404b40:	ldr	w1, [x21, #88]
  404b44:	mov	x0, x22
  404b48:	mov	w19, #0x0                   	// #0
  404b4c:	add	w1, w1, #0x1
  404b50:	negs	w2, w1
  404b54:	and	w1, w1, #0x3
  404b58:	and	w2, w2, #0x3
  404b5c:	csneg	w1, w1, w2, mi  // mi = first
  404b60:	str	w1, [x21, #88]
  404b64:	bl	4196a8 <_ZdlPvm@@Base+0xa30>
  404b68:	mov	w0, w19
  404b6c:	ldp	x19, x20, [sp, #16]
  404b70:	ldp	x21, x22, [sp, #32]
  404b74:	ldp	x23, x24, [sp, #48]
  404b78:	ldp	x25, x26, [sp, #64]
  404b7c:	ldp	x29, x30, [sp], #128
  404b80:	ret
  404b84:	sub	w0, w19, #0x5e
  404b88:	cmp	w0, #0x20
  404b8c:	b.hi	404ba8 <printf@plt+0x3638>  // b.pmore
  404b90:	mov	x1, #0x1                   	// #1
  404b94:	mov	x2, #0x100000001           	// #4294967297
  404b98:	movk	x2, #0xa000, lsl #16
  404b9c:	lsl	x1, x1, x0
  404ba0:	tst	x1, x2
  404ba4:	b.ne	404f24 <printf@plt+0x39b4>  // b.any
  404ba8:	add	x0, x21, #0x60
  404bac:	bl	419ff0 <_ZdlPvm@@Base+0x1378>
  404bb0:	cmp	w19, #0x5c
  404bb4:	b.ne	404bd8 <printf@plt+0x3668>  // b.any
  404bb8:	ldr	x0, [x21, #80]
  404bbc:	cbz	x0, 405210 <printf@plt+0x3ca0>
  404bc0:	mov	w25, #0x1                   	// #1
  404bc4:	b	404c08 <printf@plt+0x3698>
  404bc8:	cmp	w19, #0x9
  404bcc:	b.eq	404f24 <printf@plt+0x39b4>  // b.none
  404bd0:	add	x0, x21, #0x60
  404bd4:	bl	419ff0 <_ZdlPvm@@Base+0x1378>
  404bd8:	ldp	w1, w0, [x21, #104]
  404bdc:	add	x20, x21, #0x60
  404be0:	and	w19, w19, #0xff
  404be4:	cmp	w1, w0
  404be8:	b.ge	40514c <printf@plt+0x3bdc>  // b.tcont
  404bec:	ldr	x2, [x21, #96]
  404bf0:	add	w3, w1, #0x1
  404bf4:	ldr	x0, [x21, #80]
  404bf8:	str	w3, [x21, #104]
  404bfc:	strb	w19, [x2, w1, sxtw]
  404c00:	mov	w25, #0x0                   	// #0
  404c04:	cbz	x0, 404cec <printf@plt+0x377c>
  404c08:	adrp	x24, 41a000 <_ZdlPvm@@Base+0x1388>
  404c0c:	add	x20, x21, #0x60
  404c10:	add	x24, x24, #0xa08
  404c14:	ldr	x1, [x0]
  404c18:	ldr	x1, [x1, #24]
  404c1c:	blr	x1
  404c20:	mov	w19, w0
  404c24:	cmn	w0, #0x1
  404c28:	b.eq	404c90 <printf@plt+0x3720>  // b.none
  404c2c:	cmp	w23, #0x0
  404c30:	eor	w0, w25, #0x1
  404c34:	csel	w0, w0, wzr, ne  // ne = any
  404c38:	cbz	w0, 404f7c <printf@plt+0x3a0c>
  404c3c:	cmp	w19, #0x28
  404c40:	b.eq	405050 <printf@plt+0x3ae0>  // b.none
  404c44:	cmp	w19, #0x5c
  404c48:	b.ne	40517c <printf@plt+0x3c0c>  // b.any
  404c4c:	ldr	x0, [x21, #80]
  404c50:	cbz	x0, 405210 <printf@plt+0x3ca0>
  404c54:	ldr	x1, [x0]
  404c58:	ldr	x1, [x1, #16]
  404c5c:	blr	x1
  404c60:	cmn	w0, #0x1
  404c64:	ldr	x0, [x21, #80]
  404c68:	b.eq	4052e4 <printf@plt+0x3d74>  // b.none
  404c6c:	cbz	x0, 405210 <printf@plt+0x3ca0>
  404c70:	ldr	x1, [x0]
  404c74:	mov	w25, #0x1                   	// #1
  404c78:	ldr	x1, [x1, #24]
  404c7c:	blr	x1
  404c80:	mov	w19, w0
  404c84:	cmn	w0, #0x1
  404c88:	b.ne	404c2c <printf@plt+0x36bc>  // b.any
  404c8c:	nop
  404c90:	cbz	w25, 404cec <printf@plt+0x377c>
  404c94:	ldr	x19, [x21, #80]
  404c98:	cbz	x19, 40535c <printf@plt+0x3dec>
  404c9c:	add	x20, sp, #0x6c
  404ca0:	b	404cac <printf@plt+0x373c>
  404ca4:	ldr	x19, [x19, #8]
  404ca8:	cbz	x19, 40535c <printf@plt+0x3dec>
  404cac:	ldr	x3, [x19]
  404cb0:	mov	x2, x20
  404cb4:	add	x1, sp, #0x70
  404cb8:	mov	x0, x19
  404cbc:	ldr	x3, [x3, #32]
  404cc0:	blr	x3
  404cc4:	cbz	w0, 404ca4 <printf@plt+0x3734>
  404cc8:	ldr	w1, [sp, #108]
  404ccc:	adrp	x5, 43f000 <stderr@@GLIBC_2.17+0x3270>
  404cd0:	ldr	x0, [sp, #112]
  404cd4:	add	x5, x5, #0x238
  404cd8:	adrp	x2, 41a000 <_ZdlPvm@@Base+0x1388>
  404cdc:	mov	x4, x5
  404ce0:	mov	x3, x5
  404ce4:	add	x2, x2, #0xb00
  404ce8:	bl	416400 <printf@plt+0x14e90>
  404cec:	ldr	w1, [x21, #104]
  404cf0:	add	x19, x21, #0x60
  404cf4:	cbz	w1, 404fec <printf@plt+0x3a7c>
  404cf8:	cbz	w23, 4053f8 <printf@plt+0x3e88>
  404cfc:	ldr	w0, [x21, #108]
  404d00:	cmp	w1, w0
  404d04:	b.ge	40529c <printf@plt+0x3d2c>  // b.tcont
  404d08:	ldr	x0, [x21, #96]
  404d0c:	add	w2, w1, #0x1
  404d10:	str	w2, [x21, #104]
  404d14:	strb	wzr, [x0, w1, sxtw]
  404d18:	ldr	x24, [x21, #96]
  404d1c:	cbz	x24, 405288 <printf@plt+0x3d18>
  404d20:	mov	x0, x24
  404d24:	bl	418c88 <_ZdlPvm@@Base+0x10>
  404d28:	ldr	w20, [x21, #72]
  404d2c:	ldr	x26, [x21, #64]
  404d30:	mov	w2, w20
  404d34:	udiv	x1, x0, x2
  404d38:	msub	x0, x1, x2, x0
  404d3c:	mov	w19, w0
  404d40:	lsl	x0, x0, #4
  404d44:	add	x25, x26, x0
  404d48:	ldr	x0, [x26, x0]
  404d4c:	cbz	x0, 4053cc <printf@plt+0x3e5c>
  404d50:	sub	w20, w20, #0x1
  404d54:	b	404d78 <printf@plt+0x3808>
  404d58:	cmp	w19, #0x0
  404d5c:	sub	w19, w19, #0x1
  404d60:	csel	w0, w19, w20, ne  // ne = any
  404d64:	csel	w19, w19, w20, ne  // ne = any
  404d68:	lsl	x0, x0, #4
  404d6c:	add	x25, x26, x0
  404d70:	ldr	x0, [x26, x0]
  404d74:	cbz	x0, 4053cc <printf@plt+0x3e5c>
  404d78:	mov	x1, x24
  404d7c:	bl	401480 <strcmp@plt>
  404d80:	cbnz	w0, 404d58 <printf@plt+0x37e8>
  404d84:	ldr	x19, [x25, #8]
  404d88:	add	x20, x21, #0x60
  404d8c:	ldr	w1, [x20, #8]
  404d90:	mov	x0, x20
  404d94:	sub	w1, w1, #0x1
  404d98:	bl	419f00 <_ZdlPvm@@Base+0x1288>
  404d9c:	cbz	x19, 4053f8 <printf@plt+0x3e88>
  404da0:	ldrb	w0, [x19]
  404da4:	cbz	w0, 405404 <printf@plt+0x3e94>
  404da8:	mov	x0, #0x20                  	// #32
  404dac:	bl	418c10 <_Znwm@@Base>
  404db0:	mov	x20, x0
  404db4:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x2388>
  404db8:	ldr	x0, [x19, #8]
  404dbc:	add	x1, x1, #0xc50
  404dc0:	ldr	x2, [x21, #80]
  404dc4:	stp	x1, x2, [x20]
  404dc8:	bl	41a478 <_ZdlPvm@@Base+0x1800>
  404dcc:	dup	v0.2d, x0
  404dd0:	str	x20, [x21, #80]
  404dd4:	str	q0, [x20, #16]
  404dd8:	b	404a98 <printf@plt+0x3528>
  404ddc:	add	x22, x21, #0x60
  404de0:	mov	x0, x22
  404de4:	bl	419ff0 <_ZdlPvm@@Base+0x1378>
  404de8:	ldr	x0, [x21, #80]
  404dec:	cbz	x0, 4051e4 <printf@plt+0x3c74>
  404df0:	adrp	x24, 41a000 <_ZdlPvm@@Base+0x1388>
  404df4:	mov	w23, #0x0                   	// #0
  404df8:	add	x24, x24, #0x640
  404dfc:	b	404e34 <printf@plt+0x38c4>
  404e00:	and	w25, w0, #0xff
  404e04:	ldp	w0, w1, [x22, #8]
  404e08:	cmp	w0, w1
  404e0c:	b.ge	404f14 <printf@plt+0x39a4>  // b.tcont
  404e10:	ldr	x1, [x22]
  404e14:	eor	w23, w23, #0x1
  404e18:	cmp	w20, #0x5c
  404e1c:	add	w2, w0, #0x1
  404e20:	csel	w23, w23, wzr, eq  // eq = none
  404e24:	str	w2, [x22, #8]
  404e28:	strb	w25, [x1, w0, sxtw]
  404e2c:	ldr	x0, [x21, #80]
  404e30:	cbz	x0, 4051e4 <printf@plt+0x3c74>
  404e34:	ldr	x1, [x0]
  404e38:	ldr	x1, [x1, #16]
  404e3c:	blr	x1
  404e40:	mov	w20, w0
  404e44:	cmn	w0, #0x1
  404e48:	b.eq	404e7c <printf@plt+0x390c>  // b.none
  404e4c:	cmp	w0, #0xa
  404e50:	b.eq	404e90 <printf@plt+0x3920>  // b.none
  404e54:	cmp	w0, #0x22
  404e58:	b.ne	404e00 <printf@plt+0x3890>  // b.any
  404e5c:	cbz	w23, 404eec <printf@plt+0x397c>
  404e60:	ldr	w0, [x22, #8]
  404e64:	subs	w20, w0, #0x1
  404e68:	b.mi	404f6c <printf@plt+0x39fc>  // b.first
  404e6c:	ldr	x0, [x22]
  404e70:	mov	w23, #0x0                   	// #0
  404e74:	strb	w19, [x0, w20, sxtw]
  404e78:	b	404e2c <printf@plt+0x38bc>
  404e7c:	ldr	x0, [x21, #80]
  404e80:	ldp	x1, x2, [x0]
  404e84:	str	x2, [x21, #80]
  404e88:	ldr	x1, [x1, #8]
  404e8c:	blr	x1
  404e90:	ldr	x19, [x21, #80]
  404e94:	cbz	x19, 40515c <printf@plt+0x3bec>
  404e98:	add	x22, sp, #0x70
  404e9c:	add	x20, sp, #0x6c
  404ea0:	b	404eac <printf@plt+0x393c>
  404ea4:	ldr	x19, [x19, #8]
  404ea8:	cbz	x19, 40515c <printf@plt+0x3bec>
  404eac:	ldr	x3, [x19]
  404eb0:	mov	x2, x20
  404eb4:	mov	x1, x22
  404eb8:	mov	x0, x19
  404ebc:	ldr	x3, [x3, #32]
  404ec0:	blr	x3
  404ec4:	cbz	w0, 404ea4 <printf@plt+0x3934>
  404ec8:	ldr	w1, [sp, #108]
  404ecc:	adrp	x5, 43f000 <stderr@@GLIBC_2.17+0x3270>
  404ed0:	ldr	x0, [sp, #112]
  404ed4:	add	x5, x5, #0x238
  404ed8:	adrp	x2, 41a000 <_ZdlPvm@@Base+0x1388>
  404edc:	mov	x4, x5
  404ee0:	mov	x3, x5
  404ee4:	add	x2, x2, #0xb28
  404ee8:	bl	416400 <printf@plt+0x14e90>
  404eec:	add	x0, x21, #0x60
  404ef0:	mov	w19, #0x11a                 	// #282
  404ef4:	bl	4042b0 <printf@plt+0x2d40>
  404ef8:	mov	w0, w19
  404efc:	ldp	x19, x20, [sp, #16]
  404f00:	ldp	x21, x22, [sp, #32]
  404f04:	ldp	x23, x24, [sp, #48]
  404f08:	ldp	x25, x26, [sp, #64]
  404f0c:	ldp	x29, x30, [sp], #128
  404f10:	ret
  404f14:	mov	x0, x22
  404f18:	bl	4198e0 <_ZdlPvm@@Base+0xc68>
  404f1c:	ldr	w0, [x22, #8]
  404f20:	b	404e10 <printf@plt+0x38a0>
  404f24:	ldrsw	x0, [x21, #88]
  404f28:	mov	w1, w19
  404f2c:	add	x0, x21, x0, lsl #4
  404f30:	bl	419830 <_ZdlPvm@@Base+0xbb8>
  404f34:	ldr	w0, [x21, #88]
  404f38:	add	w0, w0, #0x1
  404f3c:	negs	w1, w0
  404f40:	and	w0, w0, #0x3
  404f44:	and	w1, w1, #0x3
  404f48:	csneg	w0, w0, w1, mi  // mi = first
  404f4c:	str	w0, [x21, #88]
  404f50:	mov	w0, w19
  404f54:	ldp	x19, x20, [sp, #16]
  404f58:	ldp	x21, x22, [sp, #32]
  404f5c:	ldp	x23, x24, [sp, #48]
  404f60:	ldp	x25, x26, [sp, #64]
  404f64:	ldp	x29, x30, [sp], #128
  404f68:	ret
  404f6c:	mov	x1, x24
  404f70:	mov	w0, #0x62                  	// #98
  404f74:	bl	415a20 <printf@plt+0x144b0>
  404f78:	b	404e6c <printf@plt+0x38fc>
  404f7c:	cbz	w25, 404c44 <printf@plt+0x36d4>
  404f80:	cmp	w19, #0x9
  404f84:	ldr	x25, [x21, #80]
  404f88:	b.eq	405230 <printf@plt+0x3cc0>  // b.none
  404f8c:	b.le	404ff4 <printf@plt+0x3a84>
  404f90:	cmp	w19, #0xa
  404f94:	b.eq	404c94 <printf@plt+0x3724>  // b.none
  404f98:	cmp	w19, #0x22
  404f9c:	b.ne	404ff4 <printf@plt+0x3a84>  // b.any
  404fa0:	cbz	x25, 404fbc <printf@plt+0x3a4c>
  404fa4:	ldr	x1, [x25]
  404fa8:	mov	x0, x25
  404fac:	ldr	x1, [x1, #16]
  404fb0:	blr	x1
  404fb4:	cmn	w0, #0x1
  404fb8:	b.eq	4053ac <printf@plt+0x3e3c>  // b.none
  404fbc:	ldp	w1, w0, [x20, #8]
  404fc0:	cmp	w1, w0
  404fc4:	b.ge	40530c <printf@plt+0x3d9c>  // b.tcont
  404fc8:	ldr	x2, [x20]
  404fcc:	add	w3, w1, #0x1
  404fd0:	ldr	x0, [x21, #80]
  404fd4:	str	w3, [x20, #8]
  404fd8:	mov	w3, #0x22                  	// #34
  404fdc:	strb	w3, [x2, w1, sxtw]
  404fe0:	cbz	x0, 404cec <printf@plt+0x377c>
  404fe4:	mov	w25, #0x0                   	// #0
  404fe8:	b	404c14 <printf@plt+0x36a4>
  404fec:	ldr	x20, [x21, #80]
  404ff0:	b	404a98 <printf@plt+0x3528>
  404ff4:	cbz	x25, 405010 <printf@plt+0x3aa0>
  404ff8:	ldr	x1, [x25]
  404ffc:	mov	x0, x25
  405000:	ldr	x1, [x1, #16]
  405004:	blr	x1
  405008:	cmn	w0, #0x1
  40500c:	b.eq	405394 <printf@plt+0x3e24>  // b.none
  405010:	ldp	w0, w1, [x20, #8]
  405014:	cmp	w0, w1
  405018:	b.ge	4052fc <printf@plt+0x3d8c>  // b.tcont
  40501c:	ldr	x1, [x20]
  405020:	add	w2, w0, #0x1
  405024:	str	w2, [x20, #8]
  405028:	mov	w2, #0x5c                  	// #92
  40502c:	and	w19, w19, #0xff
  405030:	strb	w2, [x1, w0, sxtw]
  405034:	ldp	w1, w0, [x20, #8]
  405038:	cmp	w1, w0
  40503c:	b.lt	40512c <printf@plt+0x3bbc>  // b.tstop
  405040:	mov	x0, x20
  405044:	bl	4198e0 <_ZdlPvm@@Base+0xc68>
  405048:	ldr	w1, [x20, #8]
  40504c:	b	40512c <printf@plt+0x3bbc>
  405050:	ldp	w0, w1, [x20, #8]
  405054:	stp	x27, x28, [sp, #80]
  405058:	cmp	w0, w1
  40505c:	b.ge	40532c <printf@plt+0x3dbc>  // b.tcont
  405060:	ldr	x1, [x20]
  405064:	add	w2, w0, #0x1
  405068:	str	w2, [x20, #8]
  40506c:	strb	wzr, [x1, w0, sxtw]
  405070:	ldr	x26, [x20]
  405074:	cbz	x26, 40531c <printf@plt+0x3dac>
  405078:	mov	x0, x26
  40507c:	bl	418c88 <_ZdlPvm@@Base+0x10>
  405080:	ldr	w25, [x21, #72]
  405084:	ldr	x28, [x21, #64]
  405088:	mov	w2, w25
  40508c:	udiv	x1, x0, x2
  405090:	msub	x0, x1, x2, x0
  405094:	mov	w19, w0
  405098:	lsl	x0, x0, #4
  40509c:	add	x27, x28, x0
  4050a0:	ldr	x0, [x28, x0]
  4050a4:	cbz	x0, 4050ec <printf@plt+0x3b7c>
  4050a8:	sub	w25, w25, #0x1
  4050ac:	b	4050d0 <printf@plt+0x3b60>
  4050b0:	cmp	w19, #0x0
  4050b4:	sub	w19, w19, #0x1
  4050b8:	csel	w0, w19, w25, ne  // ne = any
  4050bc:	csel	w19, w19, w25, ne  // ne = any
  4050c0:	lsl	x0, x0, #4
  4050c4:	add	x27, x28, x0
  4050c8:	ldr	x0, [x28, x0]
  4050cc:	cbz	x0, 4050ec <printf@plt+0x3b7c>
  4050d0:	mov	x1, x26
  4050d4:	bl	401480 <strcmp@plt>
  4050d8:	cbnz	w0, 4050b0 <printf@plt+0x3b40>
  4050dc:	ldr	x19, [x27, #8]
  4050e0:	cbz	x19, 4050ec <printf@plt+0x3b7c>
  4050e4:	ldrb	w0, [x19]
  4050e8:	cbnz	w0, 4052ac <printf@plt+0x3d3c>
  4050ec:	ldr	w1, [x20, #8]
  4050f0:	mov	x0, x20
  4050f4:	mov	w19, #0x28                  	// #40
  4050f8:	sub	w1, w1, #0x1
  4050fc:	bl	419f00 <_ZdlPvm@@Base+0x1288>
  405100:	ldp	x27, x28, [sp, #80]
  405104:	ldr	x0, [x21, #80]
  405108:	cbz	x0, 405120 <printf@plt+0x3bb0>
  40510c:	ldr	x1, [x0]
  405110:	ldr	x1, [x1, #16]
  405114:	blr	x1
  405118:	cmn	w0, #0x1
  40511c:	b.eq	40537c <printf@plt+0x3e0c>  // b.none
  405120:	ldp	w1, w0, [x20, #8]
  405124:	cmp	w1, w0
  405128:	b.ge	405040 <printf@plt+0x3ad0>  // b.tcont
  40512c:	ldr	x2, [x20]
  405130:	add	w3, w1, #0x1
  405134:	ldr	x0, [x21, #80]
  405138:	str	w3, [x20, #8]
  40513c:	strb	w19, [x2, w1, sxtw]
  405140:	cbz	x0, 404cec <printf@plt+0x377c>
  405144:	mov	w25, #0x0                   	// #0
  405148:	b	404c14 <printf@plt+0x36a4>
  40514c:	mov	x0, x20
  405150:	bl	4198e0 <_ZdlPvm@@Base+0xc68>
  405154:	ldr	w1, [x21, #104]
  405158:	b	404bec <printf@plt+0x367c>
  40515c:	adrp	x3, 43f000 <stderr@@GLIBC_2.17+0x3270>
  405160:	add	x3, x3, #0x238
  405164:	mov	x2, x3
  405168:	mov	x1, x3
  40516c:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x1388>
  405170:	add	x0, x0, #0xb28
  405174:	bl	416028 <printf@plt+0x14ab8>
  405178:	b	404eec <printf@plt+0x397c>
  40517c:	b.gt	4051a4 <printf@plt+0x3c34>
  405180:	add	w2, w19, #0x1
  405184:	cmp	w2, #0x23
  405188:	b.hi	40519c <printf@plt+0x3c2c>  // b.pmore
  40518c:	mov	x1, #0x1                   	// #1
  405190:	lsl	x1, x1, x2
  405194:	tst	x1, x22
  405198:	b.ne	404cec <printf@plt+0x377c>  // b.any
  40519c:	and	w19, w19, #0xff
  4051a0:	b	405104 <printf@plt+0x3b94>
  4051a4:	cmp	w19, #0x7b
  4051a8:	b.eq	404cec <printf@plt+0x377c>  // b.none
  4051ac:	b.le	4051cc <printf@plt+0x3c5c>
  4051b0:	sub	w0, w19, #0x7d
  4051b4:	cmp	w0, #0x1
  4051b8:	b.hi	40519c <printf@plt+0x3c2c>  // b.pmore
  4051bc:	ldr	w1, [x21, #104]
  4051c0:	add	x19, x21, #0x60
  4051c4:	cbz	w1, 404fec <printf@plt+0x3a7c>
  4051c8:	b	404cf8 <printf@plt+0x3788>
  4051cc:	cmp	w19, #0x5e
  4051d0:	b.ne	40519c <printf@plt+0x3c2c>  // b.any
  4051d4:	ldr	w1, [x21, #104]
  4051d8:	add	x19, x21, #0x60
  4051dc:	cbz	w1, 404fec <printf@plt+0x3a7c>
  4051e0:	b	404cf8 <printf@plt+0x3788>
  4051e4:	adrp	x3, 43f000 <stderr@@GLIBC_2.17+0x3270>
  4051e8:	add	x3, x3, #0x238
  4051ec:	mov	x2, x3
  4051f0:	mov	x1, x3
  4051f4:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x1388>
  4051f8:	add	x0, x0, #0xb70
  4051fc:	bl	416028 <printf@plt+0x14ab8>
  405200:	mov	w19, #0x11a                 	// #282
  405204:	add	x0, x21, #0x60
  405208:	bl	4042b0 <printf@plt+0x2d40>
  40520c:	b	404ef8 <printf@plt+0x3988>
  405210:	adrp	x3, 43f000 <stderr@@GLIBC_2.17+0x3270>
  405214:	add	x3, x3, #0x238
  405218:	mov	x2, x3
  40521c:	mov	x1, x3
  405220:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x1388>
  405224:	add	x0, x0, #0xb50
  405228:	bl	416028 <printf@plt+0x14ab8>
  40522c:	b	404cec <printf@plt+0x377c>
  405230:	cbz	x25, 40533c <printf@plt+0x3dcc>
  405234:	add	x20, sp, #0x6c
  405238:	b	405244 <printf@plt+0x3cd4>
  40523c:	ldr	x25, [x25, #8]
  405240:	cbz	x25, 40533c <printf@plt+0x3dcc>
  405244:	ldr	x3, [x25]
  405248:	mov	x2, x20
  40524c:	add	x1, sp, #0x70
  405250:	mov	x0, x25
  405254:	ldr	x3, [x3, #32]
  405258:	blr	x3
  40525c:	cbz	w0, 40523c <printf@plt+0x3ccc>
  405260:	ldr	w1, [sp, #108]
  405264:	adrp	x5, 43f000 <stderr@@GLIBC_2.17+0x3270>
  405268:	ldr	x0, [sp, #112]
  40526c:	add	x5, x5, #0x238
  405270:	mov	x4, x5
  405274:	mov	x3, x5
  405278:	adrp	x2, 41a000 <_ZdlPvm@@Base+0x1388>
  40527c:	add	x2, x2, #0xad8
  405280:	bl	416400 <printf@plt+0x14e90>
  405284:	b	404cec <printf@plt+0x377c>
  405288:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1388>
  40528c:	mov	w0, #0x36                  	// #54
  405290:	add	x1, x1, #0xa08
  405294:	bl	415a20 <printf@plt+0x144b0>
  405298:	b	404d20 <printf@plt+0x37b0>
  40529c:	mov	x0, x19
  4052a0:	bl	4198e0 <_ZdlPvm@@Base+0xc68>
  4052a4:	ldr	w1, [x21, #104]
  4052a8:	b	404d08 <printf@plt+0x3798>
  4052ac:	ldrb	w0, [x19, #1]
  4052b0:	cbnz	w0, 4050ec <printf@plt+0x3b7c>
  4052b4:	ldr	x0, [x21, #80]
  4052b8:	cbz	x0, 4052d0 <printf@plt+0x3d60>
  4052bc:	ldr	x1, [x0]
  4052c0:	ldr	x1, [x1, #16]
  4052c4:	blr	x1
  4052c8:	cmn	w0, #0x1
  4052cc:	b.eq	405428 <printf@plt+0x3eb8>  // b.none
  4052d0:	ldr	x0, [x19, #8]
  4052d4:	bl	404860 <printf@plt+0x32f0>
  4052d8:	ldp	x27, x28, [sp, #80]
  4052dc:	ldr	x20, [x21, #80]
  4052e0:	b	404a98 <printf@plt+0x3528>
  4052e4:	ldp	x1, x2, [x0]
  4052e8:	str	x2, [x21, #80]
  4052ec:	ldr	x1, [x1, #8]
  4052f0:	blr	x1
  4052f4:	ldr	x0, [x21, #80]
  4052f8:	b	404c6c <printf@plt+0x36fc>
  4052fc:	mov	x0, x20
  405300:	bl	4198e0 <_ZdlPvm@@Base+0xc68>
  405304:	ldr	w0, [x20, #8]
  405308:	b	40501c <printf@plt+0x3aac>
  40530c:	mov	x0, x20
  405310:	bl	4198e0 <_ZdlPvm@@Base+0xc68>
  405314:	ldr	w1, [x20, #8]
  405318:	b	404fc8 <printf@plt+0x3a58>
  40531c:	mov	x1, x24
  405320:	mov	w0, #0x36                  	// #54
  405324:	bl	415a20 <printf@plt+0x144b0>
  405328:	b	405078 <printf@plt+0x3b08>
  40532c:	mov	x0, x20
  405330:	bl	4198e0 <_ZdlPvm@@Base+0xc68>
  405334:	ldr	w0, [x20, #8]
  405338:	b	405060 <printf@plt+0x3af0>
  40533c:	adrp	x3, 43f000 <stderr@@GLIBC_2.17+0x3270>
  405340:	add	x3, x3, #0x238
  405344:	mov	x2, x3
  405348:	mov	x1, x3
  40534c:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x1388>
  405350:	add	x0, x0, #0xad8
  405354:	bl	416028 <printf@plt+0x14ab8>
  405358:	b	404cec <printf@plt+0x377c>
  40535c:	adrp	x3, 43f000 <stderr@@GLIBC_2.17+0x3270>
  405360:	add	x3, x3, #0x238
  405364:	mov	x2, x3
  405368:	mov	x1, x3
  40536c:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x1388>
  405370:	add	x0, x0, #0xb00
  405374:	bl	416028 <printf@plt+0x14ab8>
  405378:	b	404cec <printf@plt+0x377c>
  40537c:	ldr	x0, [x21, #80]
  405380:	ldp	x1, x2, [x0]
  405384:	str	x2, [x21, #80]
  405388:	ldr	x1, [x1, #8]
  40538c:	blr	x1
  405390:	b	405120 <printf@plt+0x3bb0>
  405394:	ldr	x0, [x21, #80]
  405398:	ldp	x1, x2, [x0]
  40539c:	str	x2, [x21, #80]
  4053a0:	ldr	x1, [x1, #8]
  4053a4:	blr	x1
  4053a8:	b	405010 <printf@plt+0x3aa0>
  4053ac:	ldr	x0, [x21, #80]
  4053b0:	ldp	x1, x2, [x0]
  4053b4:	str	x2, [x21, #80]
  4053b8:	ldr	x1, [x1, #8]
  4053bc:	blr	x1
  4053c0:	b	404fbc <printf@plt+0x3a4c>
  4053c4:	mov	w19, #0xffffffff            	// #-1
  4053c8:	b	404abc <printf@plt+0x354c>
  4053cc:	ldr	w1, [x21, #104]
  4053d0:	add	x0, x21, #0x60
  4053d4:	sub	w1, w1, #0x1
  4053d8:	bl	419f00 <_ZdlPvm@@Base+0x1288>
  4053dc:	ldrsw	x0, [x21, #88]
  4053e0:	add	x0, x21, x0, lsl #4
  4053e4:	add	x1, x21, #0x60
  4053e8:	bl	4196b8 <_ZdlPvm@@Base+0xa40>
  4053ec:	ldr	w0, [x21, #88]
  4053f0:	mov	w19, #0x119                 	// #281
  4053f4:	b	404f38 <printf@plt+0x39c8>
  4053f8:	ldrsw	x0, [x21, #88]
  4053fc:	add	x0, x21, x0, lsl #4
  405400:	b	4053e4 <printf@plt+0x3e74>
  405404:	ldrsw	x0, [x21, #88]
  405408:	cmp	w23, #0x1
  40540c:	add	x0, x21, x0, lsl #4
  405410:	b.ne	4053e4 <printf@plt+0x3e74>  // b.any
  405414:	mov	x1, x20
  405418:	bl	4196b8 <_ZdlPvm@@Base+0xa40>
  40541c:	ldr	w0, [x21, #88]
  405420:	ldr	w19, [x19, #8]
  405424:	b	404f38 <printf@plt+0x39c8>
  405428:	ldr	x0, [x21, #80]
  40542c:	ldp	x1, x2, [x0]
  405430:	str	x2, [x21, #80]
  405434:	ldr	x1, [x1, #8]
  405438:	blr	x1
  40543c:	b	4052d0 <printf@plt+0x3d60>
  405440:	mov	x19, x0
  405444:	mov	x0, x22
  405448:	stp	x27, x28, [sp, #80]
  40544c:	bl	4196a8 <_ZdlPvm@@Base+0xa30>
  405450:	mov	x0, x19
  405454:	bl	401500 <_Unwind_Resume@plt>
  405458:	mov	x1, #0x20                  	// #32
  40545c:	mov	x19, x0
  405460:	mov	x0, x20
  405464:	stp	x27, x28, [sp, #80]
  405468:	bl	418c78 <_ZdlPvm@@Base>
  40546c:	mov	x0, x19
  405470:	bl	401500 <_Unwind_Resume@plt>
  405474:	nop
  405478:	stp	x29, x30, [sp, #-96]!
  40547c:	mov	w0, #0x2                   	// #2
  405480:	mov	x29, sp
  405484:	stp	x19, x20, [sp, #16]
  405488:	bl	404a68 <printf@plt+0x34f8>
  40548c:	sub	w0, w0, #0x119
  405490:	cmp	w0, #0x1
  405494:	b.hi	40555c <printf@plt+0x3fec>  // b.pmore
  405498:	adrp	x20, 43d000 <stderr@@GLIBC_2.17+0x1270>
  40549c:	add	x20, x20, #0xde0
  4054a0:	stp	x21, x22, [sp, #32]
  4054a4:	add	x19, x20, #0x60
  4054a8:	ldp	w1, w0, [x20, #104]
  4054ac:	cmp	w1, w0
  4054b0:	b.ge	40554c <printf@plt+0x3fdc>  // b.tcont
  4054b4:	ldr	x0, [x20, #96]
  4054b8:	add	w2, w1, #0x1
  4054bc:	str	w2, [x20, #104]
  4054c0:	strb	wzr, [x0, w1, sxtw]
  4054c4:	bl	401450 <__errno_location@plt>
  4054c8:	ldr	x22, [x20, #96]
  4054cc:	str	wzr, [x0]
  4054d0:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x2388>
  4054d4:	add	x1, x1, #0x958
  4054d8:	mov	x0, x22
  4054dc:	bl	401460 <fopen@plt>
  4054e0:	mov	x21, x0
  4054e4:	cbz	x0, 4055fc <printf@plt+0x408c>
  4054e8:	mov	x0, #0x40                  	// #64
  4054ec:	str	x23, [sp, #48]
  4054f0:	bl	418c10 <_Znwm@@Base>
  4054f4:	mov	x19, x0
  4054f8:	ldr	x2, [x20, #80]
  4054fc:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x2388>
  405500:	add	x1, x1, #0xc18
  405504:	stp	x1, x2, [x19]
  405508:	add	x23, x0, #0x28
  40550c:	str	wzr, [x19, #32]
  405510:	mov	x0, x23
  405514:	bl	4194d0 <_ZdlPvm@@Base+0x858>
  405518:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x3388>
  40551c:	add	x1, x1, #0xf18
  405520:	str	x21, [x19, #16]
  405524:	mov	x0, x22
  405528:	str	x1, [x19, #56]
  40552c:	bl	41a478 <_ZdlPvm@@Base+0x1800>
  405530:	ldp	x21, x22, [sp, #32]
  405534:	ldr	x23, [sp, #48]
  405538:	str	x0, [x19, #24]
  40553c:	str	x19, [x20, #80]
  405540:	ldp	x19, x20, [sp, #16]
  405544:	ldp	x29, x30, [sp], #96
  405548:	ret
  40554c:	mov	x0, x19
  405550:	bl	4198e0 <_ZdlPvm@@Base+0xc68>
  405554:	ldr	w1, [x20, #104]
  405558:	b	4054b4 <printf@plt+0x3f44>
  40555c:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1270>
  405560:	ldr	x19, [x0, #3632]
  405564:	cbz	x19, 4055d4 <printf@plt+0x4064>
  405568:	add	x20, sp, #0x48
  40556c:	stp	x21, x22, [sp, #32]
  405570:	add	x21, sp, #0x50
  405574:	b	405580 <printf@plt+0x4010>
  405578:	ldr	x19, [x19, #8]
  40557c:	cbz	x19, 4055d0 <printf@plt+0x4060>
  405580:	ldr	x3, [x19]
  405584:	mov	x2, x20
  405588:	mov	x1, x21
  40558c:	mov	x0, x19
  405590:	ldr	x3, [x3, #32]
  405594:	blr	x3
  405598:	cbz	w0, 405578 <printf@plt+0x4008>
  40559c:	ldr	w1, [sp, #72]
  4055a0:	adrp	x5, 43f000 <stderr@@GLIBC_2.17+0x3270>
  4055a4:	ldr	x0, [sp, #80]
  4055a8:	add	x5, x5, #0x238
  4055ac:	mov	x4, x5
  4055b0:	mov	x3, x5
  4055b4:	adrp	x2, 41a000 <_ZdlPvm@@Base+0x1388>
  4055b8:	add	x2, x2, #0xb80
  4055bc:	bl	416400 <printf@plt+0x14e90>
  4055c0:	ldp	x19, x20, [sp, #16]
  4055c4:	ldp	x21, x22, [sp, #32]
  4055c8:	ldp	x29, x30, [sp], #96
  4055cc:	ret
  4055d0:	ldp	x21, x22, [sp, #32]
  4055d4:	adrp	x3, 43f000 <stderr@@GLIBC_2.17+0x3270>
  4055d8:	add	x3, x3, #0x238
  4055dc:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x1388>
  4055e0:	mov	x2, x3
  4055e4:	mov	x1, x3
  4055e8:	add	x0, x0, #0xb80
  4055ec:	bl	416028 <printf@plt+0x14ab8>
  4055f0:	ldp	x19, x20, [sp, #16]
  4055f4:	ldp	x29, x30, [sp], #96
  4055f8:	ret
  4055fc:	add	x21, sp, #0x50
  405600:	mov	x1, x22
  405604:	mov	x0, x21
  405608:	bl	415da8 <printf@plt+0x14838>
  40560c:	ldr	x19, [x20, #80]
  405610:	cbz	x19, 40566c <printf@plt+0x40fc>
  405614:	add	x20, sp, #0x48
  405618:	b	405624 <printf@plt+0x40b4>
  40561c:	ldr	x19, [x19, #8]
  405620:	cbz	x19, 40566c <printf@plt+0x40fc>
  405624:	ldr	x3, [x19]
  405628:	add	x2, sp, #0x44
  40562c:	mov	x1, x20
  405630:	mov	x0, x19
  405634:	ldr	x3, [x3, #32]
  405638:	blr	x3
  40563c:	cbz	w0, 40561c <printf@plt+0x40ac>
  405640:	ldr	w1, [sp, #68]
  405644:	adrp	x5, 43f000 <stderr@@GLIBC_2.17+0x3270>
  405648:	ldr	x0, [sp, #72]
  40564c:	add	x5, x5, #0x238
  405650:	mov	x3, x21
  405654:	mov	x4, x5
  405658:	adrp	x2, 41a000 <_ZdlPvm@@Base+0x1388>
  40565c:	add	x2, x2, #0xba0
  405660:	bl	416400 <printf@plt+0x14e90>
  405664:	ldp	x21, x22, [sp, #32]
  405668:	b	405540 <printf@plt+0x3fd0>
  40566c:	adrp	x3, 43f000 <stderr@@GLIBC_2.17+0x3270>
  405670:	add	x3, x3, #0x238
  405674:	mov	x1, x21
  405678:	mov	x2, x3
  40567c:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x1388>
  405680:	add	x0, x0, #0xba0
  405684:	bl	416028 <printf@plt+0x14ab8>
  405688:	ldp	x21, x22, [sp, #32]
  40568c:	b	405540 <printf@plt+0x3fd0>
  405690:	mov	x20, x0
  405694:	b	4056a4 <printf@plt+0x4134>
  405698:	mov	x20, x0
  40569c:	mov	x0, x23
  4056a0:	bl	4196a8 <_ZdlPvm@@Base+0xa30>
  4056a4:	mov	x1, #0x40                  	// #64
  4056a8:	mov	x0, x19
  4056ac:	bl	418c78 <_ZdlPvm@@Base>
  4056b0:	mov	x0, x20
  4056b4:	bl	401500 <_Unwind_Resume@plt>
  4056b8:	stp	x29, x30, [sp, #-48]!
  4056bc:	mov	w0, #0x0                   	// #0
  4056c0:	mov	x29, sp
  4056c4:	bl	404a68 <printf@plt+0x34f8>
  4056c8:	cmp	w0, #0x119
  4056cc:	b.eq	40575c <printf@plt+0x41ec>  // b.none
  4056d0:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1270>
  4056d4:	str	x19, [sp, #16]
  4056d8:	ldr	x19, [x0, #3632]
  4056dc:	cbnz	x19, 405710 <printf@plt+0x41a0>
  4056e0:	adrp	x3, 43f000 <stderr@@GLIBC_2.17+0x3270>
  4056e4:	add	x3, x3, #0x238
  4056e8:	mov	x2, x3
  4056ec:	mov	x1, x3
  4056f0:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x1388>
  4056f4:	add	x0, x0, #0xbc0
  4056f8:	bl	416028 <printf@plt+0x14ab8>
  4056fc:	ldr	x19, [sp, #16]
  405700:	ldp	x29, x30, [sp], #48
  405704:	ret
  405708:	ldr	x19, [x19, #8]
  40570c:	cbz	x19, 4056e0 <printf@plt+0x4170>
  405710:	ldr	x3, [x19]
  405714:	add	x2, sp, #0x24
  405718:	add	x1, sp, #0x28
  40571c:	mov	x0, x19
  405720:	ldr	x3, [x3, #32]
  405724:	blr	x3
  405728:	cbz	w0, 405708 <printf@plt+0x4198>
  40572c:	ldr	w1, [sp, #36]
  405730:	adrp	x5, 43f000 <stderr@@GLIBC_2.17+0x3270>
  405734:	ldr	x0, [sp, #40]
  405738:	add	x5, x5, #0x238
  40573c:	mov	x4, x5
  405740:	mov	x3, x5
  405744:	adrp	x2, 41a000 <_ZdlPvm@@Base+0x1388>
  405748:	add	x2, x2, #0xbc0
  40574c:	bl	416400 <printf@plt+0x14e90>
  405750:	ldr	x19, [sp, #16]
  405754:	ldp	x29, x30, [sp], #48
  405758:	ret
  40575c:	bl	4044f0 <printf@plt+0x2f80>
  405760:	ldp	x29, x30, [sp], #48
  405764:	ret
  405768:	stp	x29, x30, [sp, #-96]!
  40576c:	mov	x29, sp
  405770:	stp	x19, x20, [sp, #16]
  405774:	stp	x21, x22, [sp, #32]
  405778:	mov	w21, w0
  40577c:	mov	w0, #0x0                   	// #0
  405780:	bl	404a68 <printf@plt+0x34f8>
  405784:	cmp	w0, #0x119
  405788:	b.ne	4058d8 <printf@plt+0x4368>  // b.any
  40578c:	adrp	x19, 43d000 <stderr@@GLIBC_2.17+0x1270>
  405790:	add	x19, x19, #0xde0
  405794:	stp	x23, x24, [sp, #48]
  405798:	add	x20, x19, #0x60
  40579c:	ldp	w1, w0, [x19, #104]
  4057a0:	str	x25, [sp, #64]
  4057a4:	cmp	w1, w0
  4057a8:	b.ge	4058b0 <printf@plt+0x4340>  // b.tcont
  4057ac:	ldr	x0, [x19, #96]
  4057b0:	add	w2, w1, #0x1
  4057b4:	str	w2, [x19, #104]
  4057b8:	strb	wzr, [x0, w1, sxtw]
  4057bc:	ldr	x24, [x19, #96]
  4057c0:	cbz	x24, 40589c <printf@plt+0x432c>
  4057c4:	mov	x0, x24
  4057c8:	bl	418c88 <_ZdlPvm@@Base+0x10>
  4057cc:	ldr	w20, [x19, #72]
  4057d0:	ldr	x22, [x19, #64]
  4057d4:	mov	w2, w20
  4057d8:	udiv	x1, x0, x2
  4057dc:	msub	x1, x1, x2, x0
  4057e0:	mov	w23, w1
  4057e4:	lsl	x1, x1, #4
  4057e8:	add	x25, x22, x1
  4057ec:	ldr	x0, [x22, x1]
  4057f0:	cbz	x0, 40598c <printf@plt+0x441c>
  4057f4:	sub	w20, w20, #0x1
  4057f8:	b	405810 <printf@plt+0x42a0>
  4057fc:	lsl	x1, x1, #4
  405800:	csel	w23, w2, w20, ne  // ne = any
  405804:	add	x25, x22, x1
  405808:	ldr	x0, [x22, x1]
  40580c:	cbz	x0, 40598c <printf@plt+0x441c>
  405810:	mov	x1, x24
  405814:	bl	401480 <strcmp@plt>
  405818:	sub	w2, w23, #0x1
  40581c:	cmp	w23, #0x0
  405820:	csel	w1, w2, w20, ne  // ne = any
  405824:	cbnz	w0, 4057fc <printf@plt+0x428c>
  405828:	ldr	x20, [x25, #8]
  40582c:	cbz	x20, 40598c <printf@plt+0x441c>
  405830:	ldrb	w0, [x20]
  405834:	cbnz	w0, 405940 <printf@plt+0x43d0>
  405838:	bl	4044f0 <printf@plt+0x2f80>
  40583c:	add	x22, x19, #0x60
  405840:	ldp	w1, w0, [x19, #104]
  405844:	cmp	w1, w0
  405848:	b.ge	40588c <printf@plt+0x431c>  // b.tcont
  40584c:	ldr	x2, [x19, #96]
  405850:	add	w0, w1, #0x1
  405854:	str	w0, [x19, #104]
  405858:	mov	w0, #0x1                   	// #1
  40585c:	strb	wzr, [x2, w1, sxtw]
  405860:	strb	w0, [x20]
  405864:	ldr	x0, [x19, #96]
  405868:	bl	41a478 <_ZdlPvm@@Base+0x1800>
  40586c:	strb	w21, [x20, #1]
  405870:	ldp	x23, x24, [sp, #48]
  405874:	ldr	x25, [sp, #64]
  405878:	str	x0, [x20, #8]
  40587c:	ldp	x19, x20, [sp, #16]
  405880:	ldp	x21, x22, [sp, #32]
  405884:	ldp	x29, x30, [sp], #96
  405888:	ret
  40588c:	mov	x0, x22
  405890:	bl	4198e0 <_ZdlPvm@@Base+0xc68>
  405894:	ldr	w1, [x19, #104]
  405898:	b	40584c <printf@plt+0x42dc>
  40589c:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1388>
  4058a0:	mov	w0, #0x36                  	// #54
  4058a4:	add	x1, x1, #0xa08
  4058a8:	bl	415a20 <printf@plt+0x144b0>
  4058ac:	b	4057c4 <printf@plt+0x4254>
  4058b0:	mov	x0, x20
  4058b4:	bl	4198e0 <_ZdlPvm@@Base+0xc68>
  4058b8:	ldr	w1, [x19, #104]
  4058bc:	ldr	x0, [x19, #96]
  4058c0:	add	w2, w1, #0x1
  4058c4:	str	w2, [x19, #104]
  4058c8:	strb	wzr, [x0, w1, sxtw]
  4058cc:	ldr	x24, [x19, #96]
  4058d0:	cbnz	x24, 4057c4 <printf@plt+0x4254>
  4058d4:	b	40589c <printf@plt+0x432c>
  4058d8:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1270>
  4058dc:	ldr	x19, [x0, #3632]
  4058e0:	cbnz	x19, 4058f0 <printf@plt+0x4380>
  4058e4:	b	405960 <printf@plt+0x43f0>
  4058e8:	ldr	x19, [x19, #8]
  4058ec:	cbz	x19, 405960 <printf@plt+0x43f0>
  4058f0:	ldr	x3, [x19]
  4058f4:	add	x2, sp, #0x54
  4058f8:	add	x1, sp, #0x58
  4058fc:	mov	x0, x19
  405900:	ldr	x3, [x3, #32]
  405904:	blr	x3
  405908:	cbz	w0, 4058e8 <printf@plt+0x4378>
  40590c:	ldr	w1, [sp, #84]
  405910:	adrp	x5, 43f000 <stderr@@GLIBC_2.17+0x3270>
  405914:	ldr	x0, [sp, #88]
  405918:	add	x5, x5, #0x238
  40591c:	mov	x4, x5
  405920:	mov	x3, x5
  405924:	adrp	x2, 41a000 <_ZdlPvm@@Base+0x1388>
  405928:	add	x2, x2, #0xbc0
  40592c:	bl	416400 <printf@plt+0x14e90>
  405930:	ldp	x19, x20, [sp, #16]
  405934:	ldp	x21, x22, [sp, #32]
  405938:	ldp	x29, x30, [sp], #96
  40593c:	ret
  405940:	ldr	x0, [x20, #8]
  405944:	add	x22, x19, #0x60
  405948:	bl	401330 <free@plt>
  40594c:	bl	4044f0 <printf@plt+0x2f80>
  405950:	ldp	w1, w0, [x19, #104]
  405954:	cmp	w1, w0
  405958:	b.lt	40584c <printf@plt+0x42dc>  // b.tstop
  40595c:	b	40588c <printf@plt+0x431c>
  405960:	adrp	x3, 43f000 <stderr@@GLIBC_2.17+0x3270>
  405964:	add	x3, x3, #0x238
  405968:	mov	x2, x3
  40596c:	mov	x1, x3
  405970:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x1388>
  405974:	add	x0, x0, #0xbc0
  405978:	bl	416028 <printf@plt+0x14ab8>
  40597c:	ldp	x19, x20, [sp, #16]
  405980:	ldp	x21, x22, [sp, #32]
  405984:	ldp	x29, x30, [sp], #96
  405988:	ret
  40598c:	mov	x0, #0x18                  	// #24
  405990:	bl	401290 <_Znam@plt>
  405994:	mov	x1, x0
  405998:	mov	x2, #0x1                   	// #1
  40599c:	mov	x20, x1
  4059a0:	mov	x0, x24
  4059a4:	add	x22, x19, #0x60
  4059a8:	str	x2, [x20], #8
  4059ac:	strh	w2, [x1, #8]
  4059b0:	mov	x1, x20
  4059b4:	str	xzr, [x20, #8]
  4059b8:	bl	402e68 <printf@plt+0x18f8>
  4059bc:	bl	4044f0 <printf@plt+0x2f80>
  4059c0:	ldp	w1, w0, [x19, #104]
  4059c4:	cmp	w1, w0
  4059c8:	b.lt	40584c <printf@plt+0x42dc>  // b.tstop
  4059cc:	b	40588c <printf@plt+0x431c>
  4059d0:	stp	x29, x30, [sp, #-80]!
  4059d4:	mov	w0, #0x0                   	// #0
  4059d8:	mov	x29, sp
  4059dc:	stp	x19, x20, [sp, #16]
  4059e0:	bl	404a68 <printf@plt+0x34f8>
  4059e4:	cmp	w0, #0x119
  4059e8:	b.ne	405af0 <printf@plt+0x4580>  // b.any
  4059ec:	adrp	x19, 43d000 <stderr@@GLIBC_2.17+0x1270>
  4059f0:	add	x19, x19, #0xde0
  4059f4:	stp	x21, x22, [sp, #32]
  4059f8:	add	x20, x19, #0x60
  4059fc:	ldp	w1, w0, [x19, #104]
  405a00:	str	x23, [sp, #48]
  405a04:	cmp	w1, w0
  405a08:	b.ge	405ab4 <printf@plt+0x4544>  // b.tcont
  405a0c:	ldr	x0, [x19, #96]
  405a10:	add	w2, w1, #0x1
  405a14:	str	w2, [x19, #104]
  405a18:	strb	wzr, [x0, w1, sxtw]
  405a1c:	ldr	x22, [x19, #96]
  405a20:	cbz	x22, 405aa0 <printf@plt+0x4530>
  405a24:	mov	x0, x22
  405a28:	bl	418c88 <_ZdlPvm@@Base+0x10>
  405a2c:	ldr	w2, [x19, #72]
  405a30:	ldr	x20, [x19, #64]
  405a34:	mov	w3, w2
  405a38:	udiv	x1, x0, x3
  405a3c:	msub	x0, x1, x3, x0
  405a40:	mov	w21, w0
  405a44:	lsl	x0, x0, #4
  405a48:	add	x23, x20, x0
  405a4c:	ldr	x0, [x20, x0]
  405a50:	cbz	x0, 405adc <printf@plt+0x456c>
  405a54:	sub	w19, w2, #0x1
  405a58:	b	405a70 <printf@plt+0x4500>
  405a5c:	lsl	x0, x1, #4
  405a60:	csel	w21, w2, w19, ne  // ne = any
  405a64:	add	x23, x20, x0
  405a68:	ldr	x0, [x20, x0]
  405a6c:	cbz	x0, 405adc <printf@plt+0x456c>
  405a70:	mov	x1, x22
  405a74:	bl	401480 <strcmp@plt>
  405a78:	sub	w2, w21, #0x1
  405a7c:	cmp	w21, #0x0
  405a80:	csel	w1, w2, w19, ne  // ne = any
  405a84:	cbnz	w0, 405a5c <printf@plt+0x44ec>
  405a88:	ldp	x21, x22, [sp, #32]
  405a8c:	str	xzr, [x23, #8]
  405a90:	ldp	x19, x20, [sp, #16]
  405a94:	ldr	x23, [sp, #48]
  405a98:	ldp	x29, x30, [sp], #80
  405a9c:	ret
  405aa0:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1388>
  405aa4:	mov	w0, #0x36                  	// #54
  405aa8:	add	x1, x1, #0xa08
  405aac:	bl	415a20 <printf@plt+0x144b0>
  405ab0:	b	405a24 <printf@plt+0x44b4>
  405ab4:	mov	x0, x20
  405ab8:	bl	4198e0 <_ZdlPvm@@Base+0xc68>
  405abc:	ldr	w1, [x19, #104]
  405ac0:	ldr	x0, [x19, #96]
  405ac4:	add	w2, w1, #0x1
  405ac8:	str	w2, [x19, #104]
  405acc:	strb	wzr, [x0, w1, sxtw]
  405ad0:	ldr	x22, [x19, #96]
  405ad4:	cbnz	x22, 405a24 <printf@plt+0x44b4>
  405ad8:	b	405aa0 <printf@plt+0x4530>
  405adc:	ldp	x19, x20, [sp, #16]
  405ae0:	ldp	x21, x22, [sp, #32]
  405ae4:	ldr	x23, [sp, #48]
  405ae8:	ldp	x29, x30, [sp], #80
  405aec:	ret
  405af0:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1270>
  405af4:	ldr	x19, [x0, #3632]
  405af8:	cbnz	x19, 405b08 <printf@plt+0x4598>
  405afc:	b	405b54 <printf@plt+0x45e4>
  405b00:	ldr	x19, [x19, #8]
  405b04:	cbz	x19, 405b54 <printf@plt+0x45e4>
  405b08:	ldr	x3, [x19]
  405b0c:	add	x2, sp, #0x44
  405b10:	add	x1, sp, #0x48
  405b14:	mov	x0, x19
  405b18:	ldr	x3, [x3, #32]
  405b1c:	blr	x3
  405b20:	cbz	w0, 405b00 <printf@plt+0x4590>
  405b24:	ldr	w1, [sp, #68]
  405b28:	adrp	x5, 43f000 <stderr@@GLIBC_2.17+0x3270>
  405b2c:	ldr	x0, [sp, #72]
  405b30:	add	x5, x5, #0x238
  405b34:	mov	x4, x5
  405b38:	mov	x3, x5
  405b3c:	adrp	x2, 41a000 <_ZdlPvm@@Base+0x1388>
  405b40:	add	x2, x2, #0xbd0
  405b44:	bl	416400 <printf@plt+0x14e90>
  405b48:	ldp	x19, x20, [sp, #16]
  405b4c:	ldp	x29, x30, [sp], #80
  405b50:	ret
  405b54:	adrp	x3, 43f000 <stderr@@GLIBC_2.17+0x3270>
  405b58:	add	x3, x3, #0x238
  405b5c:	mov	x2, x3
  405b60:	mov	x1, x3
  405b64:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x1388>
  405b68:	add	x0, x0, #0xbd0
  405b6c:	bl	416028 <printf@plt+0x14ab8>
  405b70:	ldp	x19, x20, [sp, #16]
  405b74:	ldp	x29, x30, [sp], #80
  405b78:	ret
  405b7c:	nop
  405b80:	stp	x29, x30, [sp, #-80]!
  405b84:	mov	w0, #0x2                   	// #2
  405b88:	mov	x29, sp
  405b8c:	stp	x19, x20, [sp, #16]
  405b90:	bl	404a68 <printf@plt+0x34f8>
  405b94:	sub	w0, w0, #0x119
  405b98:	cmp	w0, #0x1
  405b9c:	b.hi	405c88 <printf@plt+0x4718>  // b.pmore
  405ba0:	adrp	x19, 43d000 <stderr@@GLIBC_2.17+0x1270>
  405ba4:	add	x19, x19, #0xde0
  405ba8:	add	x20, x19, #0x60
  405bac:	ldp	w1, w0, [x19, #104]
  405bb0:	cmp	w1, w0
  405bb4:	b.ge	405c5c <printf@plt+0x46ec>  // b.tcont
  405bb8:	ldr	x0, [x19, #96]
  405bbc:	add	w2, w1, #0x1
  405bc0:	str	w2, [x19, #104]
  405bc4:	strb	wzr, [x0, w1, sxtw]
  405bc8:	ldr	x0, [x19, #96]
  405bcc:	bl	4078c8 <printf@plt+0x6358>
  405bd0:	cbz	w0, 405be0 <printf@plt+0x4670>
  405bd4:	ldp	x19, x20, [sp, #16]
  405bd8:	ldp	x29, x30, [sp], #80
  405bdc:	ret
  405be0:	ldr	x1, [x19, #96]
  405be4:	str	x21, [sp, #32]
  405be8:	add	x21, sp, #0x40
  405bec:	mov	x0, x21
  405bf0:	bl	415da8 <printf@plt+0x14838>
  405bf4:	ldr	x19, [x19, #80]
  405bf8:	cbz	x19, 405d28 <printf@plt+0x47b8>
  405bfc:	add	x20, sp, #0x38
  405c00:	b	405c0c <printf@plt+0x469c>
  405c04:	ldr	x19, [x19, #8]
  405c08:	cbz	x19, 405d28 <printf@plt+0x47b8>
  405c0c:	ldr	x3, [x19]
  405c10:	add	x2, sp, #0x34
  405c14:	mov	x1, x20
  405c18:	mov	x0, x19
  405c1c:	ldr	x3, [x3, #32]
  405c20:	blr	x3
  405c24:	cbz	w0, 405c04 <printf@plt+0x4694>
  405c28:	ldr	w1, [sp, #52]
  405c2c:	adrp	x5, 43f000 <stderr@@GLIBC_2.17+0x3270>
  405c30:	ldr	x0, [sp, #56]
  405c34:	add	x5, x5, #0x238
  405c38:	mov	x3, x21
  405c3c:	mov	x4, x5
  405c40:	adrp	x2, 41a000 <_ZdlPvm@@Base+0x1388>
  405c44:	add	x2, x2, #0x798
  405c48:	bl	416400 <printf@plt+0x14e90>
  405c4c:	ldp	x19, x20, [sp, #16]
  405c50:	ldr	x21, [sp, #32]
  405c54:	ldp	x29, x30, [sp], #80
  405c58:	ret
  405c5c:	mov	x0, x20
  405c60:	bl	4198e0 <_ZdlPvm@@Base+0xc68>
  405c64:	ldr	w1, [x19, #104]
  405c68:	ldr	x0, [x19, #96]
  405c6c:	add	w2, w1, #0x1
  405c70:	str	w2, [x19, #104]
  405c74:	strb	wzr, [x0, w1, sxtw]
  405c78:	ldr	x0, [x19, #96]
  405c7c:	bl	4078c8 <printf@plt+0x6358>
  405c80:	cbnz	w0, 405bd4 <printf@plt+0x4664>
  405c84:	b	405be0 <printf@plt+0x4670>
  405c88:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1270>
  405c8c:	ldr	x19, [x0, #3632]
  405c90:	cbz	x19, 405d00 <printf@plt+0x4790>
  405c94:	add	x20, sp, #0x38
  405c98:	str	x21, [sp, #32]
  405c9c:	add	x21, sp, #0x40
  405ca0:	b	405cac <printf@plt+0x473c>
  405ca4:	ldr	x19, [x19, #8]
  405ca8:	cbz	x19, 405cfc <printf@plt+0x478c>
  405cac:	ldr	x3, [x19]
  405cb0:	mov	x2, x20
  405cb4:	mov	x1, x21
  405cb8:	mov	x0, x19
  405cbc:	ldr	x3, [x3, #32]
  405cc0:	blr	x3
  405cc4:	cbz	w0, 405ca4 <printf@plt+0x4734>
  405cc8:	ldr	w1, [sp, #56]
  405ccc:	adrp	x5, 43f000 <stderr@@GLIBC_2.17+0x3270>
  405cd0:	ldr	x0, [sp, #64]
  405cd4:	add	x5, x5, #0x238
  405cd8:	mov	x4, x5
  405cdc:	mov	x3, x5
  405ce0:	adrp	x2, 41a000 <_ZdlPvm@@Base+0x1388>
  405ce4:	add	x2, x2, #0xbe8
  405ce8:	bl	416400 <printf@plt+0x14e90>
  405cec:	ldp	x19, x20, [sp, #16]
  405cf0:	ldr	x21, [sp, #32]
  405cf4:	ldp	x29, x30, [sp], #80
  405cf8:	ret
  405cfc:	ldr	x21, [sp, #32]
  405d00:	adrp	x3, 43f000 <stderr@@GLIBC_2.17+0x3270>
  405d04:	add	x3, x3, #0x238
  405d08:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x1388>
  405d0c:	mov	x2, x3
  405d10:	mov	x1, x3
  405d14:	add	x0, x0, #0xbe8
  405d18:	bl	416028 <printf@plt+0x14ab8>
  405d1c:	ldp	x19, x20, [sp, #16]
  405d20:	ldp	x29, x30, [sp], #80
  405d24:	ret
  405d28:	adrp	x3, 43f000 <stderr@@GLIBC_2.17+0x3270>
  405d2c:	add	x3, x3, #0x238
  405d30:	mov	x1, x21
  405d34:	mov	x2, x3
  405d38:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x1388>
  405d3c:	add	x0, x0, #0x798
  405d40:	bl	416028 <printf@plt+0x14ab8>
  405d44:	ldp	x19, x20, [sp, #16]
  405d48:	ldr	x21, [sp, #32]
  405d4c:	ldp	x29, x30, [sp], #80
  405d50:	ret
  405d54:	nop
  405d58:	stp	x29, x30, [sp, #-48]!
  405d5c:	mov	w0, #0x2                   	// #2
  405d60:	mov	x29, sp
  405d64:	stp	x19, x20, [sp, #16]
  405d68:	bl	404a68 <printf@plt+0x34f8>
  405d6c:	sub	w0, w0, #0x119
  405d70:	cmp	w0, #0x1
  405d74:	b.hi	405dc4 <printf@plt+0x4854>  // b.pmore
  405d78:	adrp	x19, 43d000 <stderr@@GLIBC_2.17+0x1270>
  405d7c:	add	x19, x19, #0xde0
  405d80:	add	x20, x19, #0x60
  405d84:	ldp	w1, w0, [x19, #104]
  405d88:	cmp	w1, w0
  405d8c:	b.ge	405db4 <printf@plt+0x4844>  // b.tcont
  405d90:	ldr	x0, [x19, #96]
  405d94:	add	w2, w1, #0x1
  405d98:	str	w2, [x19, #104]
  405d9c:	strb	wzr, [x0, w1, sxtw]
  405da0:	ldr	x0, [x19, #96]
  405da4:	bl	407a28 <printf@plt+0x64b8>
  405da8:	ldp	x19, x20, [sp, #16]
  405dac:	ldp	x29, x30, [sp], #48
  405db0:	ret
  405db4:	mov	x0, x20
  405db8:	bl	4198e0 <_ZdlPvm@@Base+0xc68>
  405dbc:	ldr	w1, [x19, #104]
  405dc0:	b	405d90 <printf@plt+0x4820>
  405dc4:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1270>
  405dc8:	ldr	x19, [x0, #3632]
  405dcc:	cbnz	x19, 405ddc <printf@plt+0x486c>
  405dd0:	b	405e28 <printf@plt+0x48b8>
  405dd4:	ldr	x19, [x19, #8]
  405dd8:	cbz	x19, 405e28 <printf@plt+0x48b8>
  405ddc:	ldr	x3, [x19]
  405de0:	add	x2, sp, #0x24
  405de4:	add	x1, sp, #0x28
  405de8:	mov	x0, x19
  405dec:	ldr	x3, [x3, #32]
  405df0:	blr	x3
  405df4:	cbz	w0, 405dd4 <printf@plt+0x4864>
  405df8:	ldr	w1, [sp, #36]
  405dfc:	adrp	x5, 43f000 <stderr@@GLIBC_2.17+0x3270>
  405e00:	ldr	x0, [sp, #40]
  405e04:	add	x5, x5, #0x238
  405e08:	mov	x4, x5
  405e0c:	mov	x3, x5
  405e10:	adrp	x2, 41a000 <_ZdlPvm@@Base+0x1388>
  405e14:	add	x2, x2, #0xc08
  405e18:	bl	416400 <printf@plt+0x14e90>
  405e1c:	ldp	x19, x20, [sp, #16]
  405e20:	ldp	x29, x30, [sp], #48
  405e24:	ret
  405e28:	adrp	x3, 43f000 <stderr@@GLIBC_2.17+0x3270>
  405e2c:	add	x3, x3, #0x238
  405e30:	mov	x2, x3
  405e34:	mov	x1, x3
  405e38:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x1388>
  405e3c:	add	x0, x0, #0xc08
  405e40:	bl	416028 <printf@plt+0x14ab8>
  405e44:	ldp	x19, x20, [sp, #16]
  405e48:	ldp	x29, x30, [sp], #48
  405e4c:	ret
  405e50:	stp	x29, x30, [sp, #-48]!
  405e54:	mov	w0, #0x2                   	// #2
  405e58:	mov	x29, sp
  405e5c:	stp	x19, x20, [sp, #16]
  405e60:	bl	404a68 <printf@plt+0x34f8>
  405e64:	sub	w0, w0, #0x119
  405e68:	cmp	w0, #0x1
  405e6c:	b.hi	405ebc <printf@plt+0x494c>  // b.pmore
  405e70:	adrp	x19, 43d000 <stderr@@GLIBC_2.17+0x1270>
  405e74:	add	x19, x19, #0xde0
  405e78:	add	x20, x19, #0x60
  405e7c:	ldp	w1, w0, [x19, #104]
  405e80:	cmp	w1, w0
  405e84:	b.ge	405eac <printf@plt+0x493c>  // b.tcont
  405e88:	ldr	x0, [x19, #96]
  405e8c:	add	w2, w1, #0x1
  405e90:	str	w2, [x19, #104]
  405e94:	strb	wzr, [x0, w1, sxtw]
  405e98:	ldr	x0, [x19, #96]
  405e9c:	bl	407a68 <printf@plt+0x64f8>
  405ea0:	ldp	x19, x20, [sp, #16]
  405ea4:	ldp	x29, x30, [sp], #48
  405ea8:	ret
  405eac:	mov	x0, x20
  405eb0:	bl	4198e0 <_ZdlPvm@@Base+0xc68>
  405eb4:	ldr	w1, [x19, #104]
  405eb8:	b	405e88 <printf@plt+0x4918>
  405ebc:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1270>
  405ec0:	ldr	x19, [x0, #3632]
  405ec4:	cbnz	x19, 405ed4 <printf@plt+0x4964>
  405ec8:	b	405f20 <printf@plt+0x49b0>
  405ecc:	ldr	x19, [x19, #8]
  405ed0:	cbz	x19, 405f20 <printf@plt+0x49b0>
  405ed4:	ldr	x3, [x19]
  405ed8:	add	x2, sp, #0x24
  405edc:	add	x1, sp, #0x28
  405ee0:	mov	x0, x19
  405ee4:	ldr	x3, [x3, #32]
  405ee8:	blr	x3
  405eec:	cbz	w0, 405ecc <printf@plt+0x495c>
  405ef0:	ldr	w1, [sp, #36]
  405ef4:	adrp	x5, 43f000 <stderr@@GLIBC_2.17+0x3270>
  405ef8:	ldr	x0, [sp, #40]
  405efc:	add	x5, x5, #0x238
  405f00:	mov	x4, x5
  405f04:	mov	x3, x5
  405f08:	adrp	x2, 41a000 <_ZdlPvm@@Base+0x1388>
  405f0c:	add	x2, x2, #0xc28
  405f10:	bl	416400 <printf@plt+0x14e90>
  405f14:	ldp	x19, x20, [sp, #16]
  405f18:	ldp	x29, x30, [sp], #48
  405f1c:	ret
  405f20:	adrp	x3, 43f000 <stderr@@GLIBC_2.17+0x3270>
  405f24:	add	x3, x3, #0x238
  405f28:	mov	x2, x3
  405f2c:	mov	x1, x3
  405f30:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x1388>
  405f34:	add	x0, x0, #0xc28
  405f38:	bl	416028 <printf@plt+0x14ab8>
  405f3c:	ldp	x19, x20, [sp, #16]
  405f40:	ldp	x29, x30, [sp], #48
  405f44:	ret
  405f48:	stp	x29, x30, [sp, #-48]!
  405f4c:	mov	w0, #0x2                   	// #2
  405f50:	mov	x29, sp
  405f54:	stp	x19, x20, [sp, #16]
  405f58:	bl	404a68 <printf@plt+0x34f8>
  405f5c:	sub	w0, w0, #0x119
  405f60:	cmp	w0, #0x1
  405f64:	b.hi	405fb4 <printf@plt+0x4a44>  // b.pmore
  405f68:	adrp	x19, 43d000 <stderr@@GLIBC_2.17+0x1270>
  405f6c:	add	x19, x19, #0xde0
  405f70:	add	x20, x19, #0x60
  405f74:	ldp	w1, w0, [x19, #104]
  405f78:	cmp	w1, w0
  405f7c:	b.ge	405fa4 <printf@plt+0x4a34>  // b.tcont
  405f80:	ldr	x0, [x19, #96]
  405f84:	add	w2, w1, #0x1
  405f88:	str	w2, [x19, #104]
  405f8c:	strb	wzr, [x0, w1, sxtw]
  405f90:	ldr	x0, [x19, #96]
  405f94:	bl	407aa8 <printf@plt+0x6538>
  405f98:	ldp	x19, x20, [sp, #16]
  405f9c:	ldp	x29, x30, [sp], #48
  405fa0:	ret
  405fa4:	mov	x0, x20
  405fa8:	bl	4198e0 <_ZdlPvm@@Base+0xc68>
  405fac:	ldr	w1, [x19, #104]
  405fb0:	b	405f80 <printf@plt+0x4a10>
  405fb4:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1270>
  405fb8:	ldr	x19, [x0, #3632]
  405fbc:	cbnz	x19, 405fcc <printf@plt+0x4a5c>
  405fc0:	b	406018 <printf@plt+0x4aa8>
  405fc4:	ldr	x19, [x19, #8]
  405fc8:	cbz	x19, 406018 <printf@plt+0x4aa8>
  405fcc:	ldr	x3, [x19]
  405fd0:	add	x2, sp, #0x24
  405fd4:	add	x1, sp, #0x28
  405fd8:	mov	x0, x19
  405fdc:	ldr	x3, [x3, #32]
  405fe0:	blr	x3
  405fe4:	cbz	w0, 405fc4 <printf@plt+0x4a54>
  405fe8:	ldr	w1, [sp, #36]
  405fec:	adrp	x5, 43f000 <stderr@@GLIBC_2.17+0x3270>
  405ff0:	ldr	x0, [sp, #40]
  405ff4:	add	x5, x5, #0x238
  405ff8:	mov	x4, x5
  405ffc:	mov	x3, x5
  406000:	adrp	x2, 41a000 <_ZdlPvm@@Base+0x1388>
  406004:	add	x2, x2, #0xc48
  406008:	bl	416400 <printf@plt+0x14e90>
  40600c:	ldp	x19, x20, [sp, #16]
  406010:	ldp	x29, x30, [sp], #48
  406014:	ret
  406018:	adrp	x3, 43f000 <stderr@@GLIBC_2.17+0x3270>
  40601c:	add	x3, x3, #0x238
  406020:	mov	x2, x3
  406024:	mov	x1, x3
  406028:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x1388>
  40602c:	add	x0, x0, #0xc48
  406030:	bl	416028 <printf@plt+0x14ab8>
  406034:	ldp	x19, x20, [sp, #16]
  406038:	ldp	x29, x30, [sp], #48
  40603c:	ret
  406040:	stp	x29, x30, [sp, #-96]!
  406044:	mov	w0, #0x2                   	// #2
  406048:	mov	x29, sp
  40604c:	stp	x19, x20, [sp, #16]
  406050:	bl	404a68 <printf@plt+0x34f8>
  406054:	sub	w0, w0, #0x119
  406058:	cmp	w0, #0x1
  40605c:	b.hi	4060cc <printf@plt+0x4b5c>  // b.pmore
  406060:	adrp	x19, 43d000 <stderr@@GLIBC_2.17+0x1270>
  406064:	add	x19, x19, #0xde0
  406068:	add	x20, x19, #0x60
  40606c:	ldp	w3, w0, [x19, #104]
  406070:	cmp	w0, w3
  406074:	b.le	4060bc <printf@plt+0x4b4c>
  406078:	ldr	x0, [x19, #96]
  40607c:	add	w1, w3, #0x1
  406080:	str	w1, [x19, #104]
  406084:	mov	w2, #0xa                   	// #10
  406088:	add	x1, sp, #0x40
  40608c:	strb	wzr, [x0, w3, sxtw]
  406090:	ldr	x0, [x19, #96]
  406094:	bl	401320 <strtol@plt>
  406098:	cbnz	x0, 4060ac <printf@plt+0x4b3c>
  40609c:	ldr	x1, [sp, #64]
  4060a0:	ldr	x2, [x19, #96]
  4060a4:	cmp	x1, x2
  4060a8:	b.eq	406140 <printf@plt+0x4bd0>  // b.none
  4060ac:	bl	4078a8 <printf@plt+0x6338>
  4060b0:	ldp	x19, x20, [sp, #16]
  4060b4:	ldp	x29, x30, [sp], #96
  4060b8:	ret
  4060bc:	mov	x0, x20
  4060c0:	bl	4198e0 <_ZdlPvm@@Base+0xc68>
  4060c4:	ldr	w3, [x19, #104]
  4060c8:	b	406078 <printf@plt+0x4b08>
  4060cc:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1270>
  4060d0:	ldr	x19, [x0, #3632]
  4060d4:	cbz	x19, 4061b4 <printf@plt+0x4c44>
  4060d8:	add	x20, sp, #0x48
  4060dc:	str	x21, [sp, #32]
  4060e0:	add	x21, sp, #0x50
  4060e4:	b	4060f0 <printf@plt+0x4b80>
  4060e8:	ldr	x19, [x19, #8]
  4060ec:	cbz	x19, 4061b0 <printf@plt+0x4c40>
  4060f0:	ldr	x3, [x19]
  4060f4:	mov	x2, x20
  4060f8:	mov	x1, x21
  4060fc:	mov	x0, x19
  406100:	ldr	x3, [x3, #32]
  406104:	blr	x3
  406108:	cbz	w0, 4060e8 <printf@plt+0x4b78>
  40610c:	ldr	w1, [sp, #72]
  406110:	adrp	x5, 43f000 <stderr@@GLIBC_2.17+0x3270>
  406114:	ldr	x0, [sp, #80]
  406118:	add	x5, x5, #0x238
  40611c:	mov	x4, x5
  406120:	mov	x3, x5
  406124:	adrp	x2, 41a000 <_ZdlPvm@@Base+0x1388>
  406128:	add	x2, x2, #0xc68
  40612c:	bl	416400 <printf@plt+0x14e90>
  406130:	ldp	x19, x20, [sp, #16]
  406134:	ldr	x21, [sp, #32]
  406138:	ldp	x29, x30, [sp], #96
  40613c:	ret
  406140:	str	x21, [sp, #32]
  406144:	add	x21, sp, #0x50
  406148:	mov	x0, x21
  40614c:	bl	415da8 <printf@plt+0x14838>
  406150:	ldr	x19, [x19, #80]
  406154:	cbz	x19, 4061dc <printf@plt+0x4c6c>
  406158:	add	x20, sp, #0x48
  40615c:	b	406168 <printf@plt+0x4bf8>
  406160:	ldr	x19, [x19, #8]
  406164:	cbz	x19, 4061dc <printf@plt+0x4c6c>
  406168:	ldr	x3, [x19]
  40616c:	add	x2, sp, #0x3c
  406170:	mov	x1, x20
  406174:	mov	x0, x19
  406178:	ldr	x3, [x3, #32]
  40617c:	blr	x3
  406180:	cbz	w0, 406160 <printf@plt+0x4bf0>
  406184:	ldr	w1, [sp, #60]
  406188:	adrp	x5, 43f000 <stderr@@GLIBC_2.17+0x3270>
  40618c:	ldr	x0, [sp, #72]
  406190:	add	x5, x5, #0x238
  406194:	mov	x3, x21
  406198:	mov	x4, x5
  40619c:	adrp	x2, 41a000 <_ZdlPvm@@Base+0x1388>
  4061a0:	add	x2, x2, #0xc88
  4061a4:	bl	416400 <printf@plt+0x14e90>
  4061a8:	ldr	x21, [sp, #32]
  4061ac:	b	4060b0 <printf@plt+0x4b40>
  4061b0:	ldr	x21, [sp, #32]
  4061b4:	adrp	x3, 43f000 <stderr@@GLIBC_2.17+0x3270>
  4061b8:	add	x3, x3, #0x238
  4061bc:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x1388>
  4061c0:	mov	x2, x3
  4061c4:	mov	x1, x3
  4061c8:	add	x0, x0, #0xc68
  4061cc:	bl	416028 <printf@plt+0x14ab8>
  4061d0:	ldp	x19, x20, [sp, #16]
  4061d4:	ldp	x29, x30, [sp], #96
  4061d8:	ret
  4061dc:	adrp	x3, 43f000 <stderr@@GLIBC_2.17+0x3270>
  4061e0:	add	x3, x3, #0x238
  4061e4:	mov	x1, x21
  4061e8:	mov	x2, x3
  4061ec:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x1388>
  4061f0:	add	x0, x0, #0xc88
  4061f4:	bl	416028 <printf@plt+0x14ab8>
  4061f8:	ldr	x21, [sp, #32]
  4061fc:	b	4060b0 <printf@plt+0x4b40>
  406200:	stp	x29, x30, [sp, #-80]!
  406204:	mov	w0, #0x0                   	// #0
  406208:	mov	x29, sp
  40620c:	stp	x19, x20, [sp, #16]
  406210:	bl	404a68 <printf@plt+0x34f8>
  406214:	cmp	w0, #0x119
  406218:	b.ne	406388 <printf@plt+0x4e18>  // b.any
  40621c:	adrp	x20, 43d000 <stderr@@GLIBC_2.17+0x1270>
  406220:	add	x20, x20, #0xde0
  406224:	stp	x21, x22, [sp, #32]
  406228:	add	x19, x20, #0x60
  40622c:	ldp	w1, w0, [x20, #104]
  406230:	stp	x23, x24, [sp, #48]
  406234:	cmp	w1, w0
  406238:	b.ge	406360 <printf@plt+0x4df0>  // b.tcont
  40623c:	ldr	x0, [x20, #96]
  406240:	add	w2, w1, #0x1
  406244:	str	w2, [x20, #104]
  406248:	strb	wzr, [x0, w1, sxtw]
  40624c:	ldr	x23, [x20, #96]
  406250:	cbz	x23, 40634c <printf@plt+0x4ddc>
  406254:	mov	x0, x23
  406258:	bl	418c88 <_ZdlPvm@@Base+0x10>
  40625c:	ldr	w21, [x20, #72]
  406260:	ldr	x22, [x20, #64]
  406264:	mov	w2, w21
  406268:	udiv	x1, x0, x2
  40626c:	msub	x0, x1, x2, x0
  406270:	mov	w19, w0
  406274:	lsl	x0, x0, #4
  406278:	add	x24, x22, x0
  40627c:	ldr	x0, [x22, x0]
  406280:	cbz	x0, 4062c8 <printf@plt+0x4d58>
  406284:	sub	w21, w21, #0x1
  406288:	b	4062ac <printf@plt+0x4d3c>
  40628c:	cmp	w19, #0x0
  406290:	sub	w19, w19, #0x1
  406294:	csel	w0, w19, w21, ne  // ne = any
  406298:	csel	w19, w19, w21, ne  // ne = any
  40629c:	lsl	x0, x0, #4
  4062a0:	add	x24, x22, x0
  4062a4:	ldr	x0, [x22, x0]
  4062a8:	cbz	x0, 4062c8 <printf@plt+0x4d58>
  4062ac:	mov	x1, x23
  4062b0:	bl	401480 <strcmp@plt>
  4062b4:	cbnz	w0, 40628c <printf@plt+0x4d1c>
  4062b8:	ldr	x0, [x24, #8]
  4062bc:	cbz	x0, 4062c8 <printf@plt+0x4d58>
  4062c0:	ldrb	w1, [x0]
  4062c4:	cbnz	w1, 4062e0 <printf@plt+0x4d70>
  4062c8:	bl	4044f0 <printf@plt+0x2f80>
  4062cc:	ldp	x21, x22, [sp, #32]
  4062d0:	ldp	x23, x24, [sp, #48]
  4062d4:	ldp	x19, x20, [sp, #16]
  4062d8:	ldp	x29, x30, [sp], #80
  4062dc:	ret
  4062e0:	ldrb	w0, [x0, #1]
  4062e4:	cbnz	w0, 4062c8 <printf@plt+0x4d58>
  4062e8:	add	x19, x20, #0x60
  4062ec:	bl	4044f0 <printf@plt+0x2f80>
  4062f0:	ldp	w1, w0, [x19, #8]
  4062f4:	cmp	w1, w0
  4062f8:	b.ge	406414 <printf@plt+0x4ea4>  // b.tcont
  4062fc:	ldr	x2, [x20, #96]
  406300:	add	w0, w1, #0x1
  406304:	str	w0, [x20, #104]
  406308:	mov	x0, #0x20                  	// #32
  40630c:	strb	wzr, [x2, w1, sxtw]
  406310:	ldr	x21, [x20, #96]
  406314:	bl	418c10 <_Znwm@@Base>
  406318:	mov	x19, x0
  40631c:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x2388>
  406320:	ldr	x2, [x20, #80]
  406324:	add	x1, x1, #0xc50
  406328:	stp	x1, x2, [x19]
  40632c:	mov	x0, x21
  406330:	bl	41a478 <_ZdlPvm@@Base+0x1800>
  406334:	dup	v0.2d, x0
  406338:	ldp	x21, x22, [sp, #32]
  40633c:	ldp	x23, x24, [sp, #48]
  406340:	str	q0, [x19, #16]
  406344:	str	x19, [x20, #80]
  406348:	b	4062d4 <printf@plt+0x4d64>
  40634c:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1388>
  406350:	mov	w0, #0x36                  	// #54
  406354:	add	x1, x1, #0xa08
  406358:	bl	415a20 <printf@plt+0x144b0>
  40635c:	b	406254 <printf@plt+0x4ce4>
  406360:	mov	x0, x19
  406364:	bl	4198e0 <_ZdlPvm@@Base+0xc68>
  406368:	ldr	w1, [x20, #104]
  40636c:	ldr	x0, [x20, #96]
  406370:	add	w2, w1, #0x1
  406374:	str	w2, [x20, #104]
  406378:	strb	wzr, [x0, w1, sxtw]
  40637c:	ldr	x23, [x20, #96]
  406380:	cbnz	x23, 406254 <printf@plt+0x4ce4>
  406384:	b	40634c <printf@plt+0x4ddc>
  406388:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1270>
  40638c:	ldr	x19, [x0, #3632]
  406390:	cbnz	x19, 4063a0 <printf@plt+0x4e30>
  406394:	b	4063ec <printf@plt+0x4e7c>
  406398:	ldr	x19, [x19, #8]
  40639c:	cbz	x19, 4063ec <printf@plt+0x4e7c>
  4063a0:	ldr	x3, [x19]
  4063a4:	add	x2, sp, #0x44
  4063a8:	add	x1, sp, #0x48
  4063ac:	mov	x0, x19
  4063b0:	ldr	x3, [x3, #32]
  4063b4:	blr	x3
  4063b8:	cbz	w0, 406398 <printf@plt+0x4e28>
  4063bc:	ldr	w1, [sp, #68]
  4063c0:	adrp	x5, 43f000 <stderr@@GLIBC_2.17+0x3270>
  4063c4:	ldr	x0, [sp, #72]
  4063c8:	add	x5, x5, #0x238
  4063cc:	mov	x4, x5
  4063d0:	mov	x3, x5
  4063d4:	adrp	x2, 41a000 <_ZdlPvm@@Base+0x1388>
  4063d8:	add	x2, x2, #0xcb0
  4063dc:	bl	416400 <printf@plt+0x14e90>
  4063e0:	ldp	x19, x20, [sp, #16]
  4063e4:	ldp	x29, x30, [sp], #80
  4063e8:	ret
  4063ec:	adrp	x3, 43f000 <stderr@@GLIBC_2.17+0x3270>
  4063f0:	add	x3, x3, #0x238
  4063f4:	mov	x2, x3
  4063f8:	mov	x1, x3
  4063fc:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x1388>
  406400:	add	x0, x0, #0xcb0
  406404:	bl	416028 <printf@plt+0x14ab8>
  406408:	ldp	x19, x20, [sp, #16]
  40640c:	ldp	x29, x30, [sp], #80
  406410:	ret
  406414:	mov	x0, x19
  406418:	bl	4198e0 <_ZdlPvm@@Base+0xc68>
  40641c:	ldr	w1, [x19, #8]
  406420:	b	4062fc <printf@plt+0x4d8c>
  406424:	mov	x1, #0x20                  	// #32
  406428:	mov	x20, x0
  40642c:	mov	x0, x19
  406430:	bl	418c78 <_ZdlPvm@@Base>
  406434:	mov	x0, x20
  406438:	bl	401500 <_Unwind_Resume@plt>
  40643c:	nop
  406440:	stp	x29, x30, [sp, #-64]!
  406444:	mov	x29, sp
  406448:	str	x21, [sp, #32]
  40644c:	adrp	x21, 43d000 <stderr@@GLIBC_2.17+0x1270>
  406450:	add	x21, x21, #0xde0
  406454:	stp	x19, x20, [sp, #16]
  406458:	ldr	x20, [x21, #80]
  40645c:	cbz	x20, 40668c <printf@plt+0x511c>
  406460:	ldr	x1, [x20]
  406464:	mov	x0, x20
  406468:	ldr	x1, [x1, #16]
  40646c:	blr	x1
  406470:	mov	w19, w0
  406474:	cmn	w0, #0x1
  406478:	b.eq	4064b4 <printf@plt+0x4f44>  // b.none
  40647c:	nop
  406480:	ldr	x20, [x21, #80]
  406484:	cmp	w19, #0x20
  406488:	mov	x0, x20
  40648c:	ccmp	w19, #0xa, #0x4, ne  // ne = any
  406490:	b.ne	4064d0 <printf@plt+0x4f60>  // b.any
  406494:	mov	w19, #0xffffffff            	// #-1
  406498:	cbz	x20, 406484 <printf@plt+0x4f14>
  40649c:	ldr	x1, [x20]
  4064a0:	ldr	x1, [x1, #16]
  4064a4:	blr	x1
  4064a8:	mov	w19, w0
  4064ac:	cmn	w0, #0x1
  4064b0:	b.ne	406480 <printf@plt+0x4f10>  // b.any
  4064b4:	ldr	x0, [x21, #80]
  4064b8:	mov	w19, #0xa                   	// #10
  4064bc:	ldp	x1, x2, [x0]
  4064c0:	ldr	x1, [x1, #8]
  4064c4:	str	x2, [x21, #80]
  4064c8:	blr	x1
  4064cc:	b	406480 <printf@plt+0x4f10>
  4064d0:	cmn	w19, #0x1
  4064d4:	b.eq	406544 <printf@plt+0x4fd4>  // b.none
  4064d8:	cbz	x20, 40656c <printf@plt+0x4ffc>
  4064dc:	ldr	x1, [x20]
  4064e0:	ldr	x1, [x1, #16]
  4064e4:	blr	x1
  4064e8:	cmn	w0, #0x1
  4064ec:	b.eq	406618 <printf@plt+0x50a8>  // b.none
  4064f0:	cmp	w19, #0x6f
  4064f4:	cset	w1, eq  // eq = none
  4064f8:	cmp	w0, #0x66
  4064fc:	ccmp	w1, #0x0, #0x4, eq  // eq = none
  406500:	b.eq	406598 <printf@plt+0x5028>  // b.none
  406504:	ldr	x0, [x21, #80]
  406508:	cbz	x0, 406520 <printf@plt+0x4fb0>
  40650c:	ldr	x1, [x0]
  406510:	ldr	x1, [x1, #24]
  406514:	blr	x1
  406518:	cmp	w0, #0x66
  40651c:	b.eq	406634 <printf@plt+0x50c4>  // b.none
  406520:	mov	w0, #0x66                  	// #102
  406524:	adrp	x2, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  406528:	adrp	x1, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40652c:	strb	w19, [x2, #3496]
  406530:	strb	w0, [x1, #3512]
  406534:	ldp	x19, x20, [sp, #16]
  406538:	ldr	x21, [sp, #32]
  40653c:	ldp	x29, x30, [sp], #64
  406540:	ret
  406544:	cbz	x20, 40656c <printf@plt+0x4ffc>
  406548:	ldr	x3, [x20]
  40654c:	add	x2, sp, #0x34
  406550:	add	x1, sp, #0x38
  406554:	mov	x0, x20
  406558:	ldr	x3, [x3, #32]
  40655c:	blr	x3
  406560:	cbnz	w0, 4065dc <printf@plt+0x506c>
  406564:	ldr	x20, [x20, #8]
  406568:	cbnz	x20, 406548 <printf@plt+0x4fd8>
  40656c:	adrp	x3, 43f000 <stderr@@GLIBC_2.17+0x3270>
  406570:	add	x3, x3, #0x238
  406574:	mov	x2, x3
  406578:	mov	x1, x3
  40657c:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x1388>
  406580:	add	x0, x0, #0xcc0
  406584:	bl	416028 <printf@plt+0x14ab8>
  406588:	ldp	x19, x20, [sp, #16]
  40658c:	ldr	x21, [sp, #32]
  406590:	ldp	x29, x30, [sp], #64
  406594:	ret
  406598:	cmp	w0, #0x6e
  40659c:	and	w0, w0, #0xff
  4065a0:	ccmp	w1, #0x0, #0x4, eq  // eq = none
  4065a4:	b.eq	406524 <printf@plt+0x4fb4>  // b.none
  4065a8:	adrp	x0, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4065ac:	ldr	w0, [x0, #3492]
  4065b0:	cbnz	w0, 406610 <printf@plt+0x50a0>
  4065b4:	adrp	x2, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4065b8:	adrp	x0, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4065bc:	ldrb	w3, [x21, #112]
  4065c0:	ldrb	w1, [x21, #113]
  4065c4:	strb	w3, [x2, #3496]
  4065c8:	strb	w1, [x0, #3512]
  4065cc:	ldp	x19, x20, [sp, #16]
  4065d0:	ldr	x21, [sp, #32]
  4065d4:	ldp	x29, x30, [sp], #64
  4065d8:	ret
  4065dc:	ldr	w1, [sp, #52]
  4065e0:	adrp	x5, 43f000 <stderr@@GLIBC_2.17+0x3270>
  4065e4:	ldr	x0, [sp, #56]
  4065e8:	add	x5, x5, #0x238
  4065ec:	mov	x4, x5
  4065f0:	mov	x3, x5
  4065f4:	adrp	x2, 41a000 <_ZdlPvm@@Base+0x1388>
  4065f8:	add	x2, x2, #0xcc0
  4065fc:	bl	416400 <printf@plt+0x14e90>
  406600:	ldp	x19, x20, [sp, #16]
  406604:	ldr	x21, [sp, #32]
  406608:	ldp	x29, x30, [sp], #64
  40660c:	ret
  406610:	mov	w0, #0x6e                  	// #110
  406614:	b	406524 <printf@plt+0x4fb4>
  406618:	ldr	x0, [x21, #80]
  40661c:	ldp	x1, x2, [x0]
  406620:	str	x2, [x21, #80]
  406624:	ldr	x1, [x1, #8]
  406628:	blr	x1
  40662c:	mov	w0, #0xa                   	// #10
  406630:	b	406524 <printf@plt+0x4fb4>
  406634:	ldr	x0, [x21, #80]
  406638:	cbz	x0, 406650 <printf@plt+0x50e0>
  40663c:	ldr	x1, [x0]
  406640:	ldr	x1, [x1, #16]
  406644:	blr	x1
  406648:	cmn	w0, #0x1
  40664c:	b.eq	406674 <printf@plt+0x5104>  // b.none
  406650:	adrp	x1, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  406654:	adrp	x0, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  406658:	ldrb	w3, [x1, #3496]
  40665c:	ldrb	w2, [x0, #3512]
  406660:	strb	wzr, [x1, #3496]
  406664:	strb	wzr, [x0, #3512]
  406668:	strb	w3, [x21, #112]
  40666c:	strb	w2, [x21, #113]
  406670:	b	406534 <printf@plt+0x4fc4>
  406674:	ldr	x0, [x21, #80]
  406678:	ldp	x1, x2, [x0]
  40667c:	str	x2, [x21, #80]
  406680:	ldr	x1, [x1, #8]
  406684:	blr	x1
  406688:	b	406650 <printf@plt+0x50e0>
  40668c:	mov	w19, #0xffffffff            	// #-1
  406690:	b	406484 <printf@plt+0x4f14>
  406694:	nop
  406698:	stp	x29, x30, [sp, #-80]!
  40669c:	mov	w0, #0x2                   	// #2
  4066a0:	mov	x29, sp
  4066a4:	stp	x19, x20, [sp, #16]
  4066a8:	str	x21, [sp, #32]
  4066ac:	bl	404a68 <printf@plt+0x34f8>
  4066b0:	sub	w0, w0, #0x119
  4066b4:	cmp	w0, #0x1
  4066b8:	b.hi	406768 <printf@plt+0x51f8>  // b.pmore
  4066bc:	adrp	x19, 43d000 <stderr@@GLIBC_2.17+0x1270>
  4066c0:	add	x19, x19, #0xde0
  4066c4:	add	x20, x19, #0x60
  4066c8:	ldp	w2, w0, [x19, #104]
  4066cc:	cmp	w0, w2
  4066d0:	b.le	406758 <printf@plt+0x51e8>
  4066d4:	add	x1, x19, #0x60
  4066d8:	add	w0, w2, #0x1
  4066dc:	ldr	x3, [x19, #96]
  4066e0:	add	x20, sp, #0x40
  4066e4:	str	w0, [x1, #8]
  4066e8:	mov	x0, x20
  4066ec:	strb	wzr, [x3, w2, sxtw]
  4066f0:	bl	419638 <_ZdlPvm@@Base+0x9c0>
  4066f4:	mov	w0, #0x0                   	// #0
  4066f8:	bl	404a68 <printf@plt+0x34f8>
  4066fc:	sub	w0, w0, #0x119
  406700:	cmp	w0, #0x1
  406704:	b.hi	4067e4 <printf@plt+0x5274>  // b.pmore
  406708:	add	x0, x19, #0x60
  40670c:	ldp	w1, w2, [x0, #8]
  406710:	cmp	w1, w2
  406714:	b.ge	4067d8 <printf@plt+0x5268>  // b.tcont
  406718:	ldr	x0, [x19, #96]
  40671c:	add	w2, w1, #0x1
  406720:	str	w2, [x19, #104]
  406724:	strb	wzr, [x0, w1, sxtw]
  406728:	ldr	x0, [x19, #96]
  40672c:	ldr	x19, [sp, #64]
  406730:	bl	41a478 <_ZdlPvm@@Base+0x1800>
  406734:	mov	x1, x0
  406738:	mov	x0, x19
  40673c:	bl	40dcd0 <printf@plt+0xc760>
  406740:	mov	x0, x20
  406744:	bl	4196a8 <_ZdlPvm@@Base+0xa30>
  406748:	ldp	x19, x20, [sp, #16]
  40674c:	ldr	x21, [sp, #32]
  406750:	ldp	x29, x30, [sp], #80
  406754:	ret
  406758:	mov	x0, x20
  40675c:	bl	4198e0 <_ZdlPvm@@Base+0xc68>
  406760:	ldr	w2, [x19, #104]
  406764:	b	4066d4 <printf@plt+0x5164>
  406768:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1270>
  40676c:	ldr	x19, [x0, #3632]
  406770:	cbz	x19, 406840 <printf@plt+0x52d0>
  406774:	add	x21, sp, #0x38
  406778:	add	x20, sp, #0x40
  40677c:	b	406788 <printf@plt+0x5218>
  406780:	ldr	x19, [x19, #8]
  406784:	cbz	x19, 406840 <printf@plt+0x52d0>
  406788:	ldr	x3, [x19]
  40678c:	mov	x2, x21
  406790:	mov	x1, x20
  406794:	mov	x0, x19
  406798:	ldr	x3, [x3, #32]
  40679c:	blr	x3
  4067a0:	cbz	w0, 406780 <printf@plt+0x5210>
  4067a4:	ldr	w1, [sp, #56]
  4067a8:	adrp	x5, 43f000 <stderr@@GLIBC_2.17+0x3270>
  4067ac:	ldr	x0, [sp, #64]
  4067b0:	add	x5, x5, #0x238
  4067b4:	mov	x4, x5
  4067b8:	mov	x3, x5
  4067bc:	adrp	x2, 41a000 <_ZdlPvm@@Base+0x1388>
  4067c0:	add	x2, x2, #0xcf0
  4067c4:	bl	416400 <printf@plt+0x14e90>
  4067c8:	ldp	x19, x20, [sp, #16]
  4067cc:	ldr	x21, [sp, #32]
  4067d0:	ldp	x29, x30, [sp], #80
  4067d4:	ret
  4067d8:	bl	4198e0 <_ZdlPvm@@Base+0xc68>
  4067dc:	ldr	w1, [x19, #104]
  4067e0:	b	406718 <printf@plt+0x51a8>
  4067e4:	ldr	x19, [x19, #80]
  4067e8:	cbz	x19, 40686c <printf@plt+0x52fc>
  4067ec:	add	x21, sp, #0x38
  4067f0:	b	4067fc <printf@plt+0x528c>
  4067f4:	ldr	x19, [x19, #8]
  4067f8:	cbz	x19, 40686c <printf@plt+0x52fc>
  4067fc:	ldr	x3, [x19]
  406800:	add	x2, sp, #0x34
  406804:	mov	x1, x21
  406808:	mov	x0, x19
  40680c:	ldr	x3, [x3, #32]
  406810:	blr	x3
  406814:	cbz	w0, 4067f4 <printf@plt+0x5284>
  406818:	ldr	w1, [sp, #52]
  40681c:	adrp	x5, 43f000 <stderr@@GLIBC_2.17+0x3270>
  406820:	ldr	x0, [sp, #56]
  406824:	add	x5, x5, #0x238
  406828:	adrp	x2, 41a000 <_ZdlPvm@@Base+0x1388>
  40682c:	mov	x4, x5
  406830:	mov	x3, x5
  406834:	add	x2, x2, #0xcf0
  406838:	bl	416400 <printf@plt+0x14e90>
  40683c:	b	406740 <printf@plt+0x51d0>
  406840:	adrp	x3, 43f000 <stderr@@GLIBC_2.17+0x3270>
  406844:	add	x3, x3, #0x238
  406848:	mov	x2, x3
  40684c:	mov	x1, x3
  406850:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x1388>
  406854:	add	x0, x0, #0xcf0
  406858:	bl	416028 <printf@plt+0x14ab8>
  40685c:	ldp	x19, x20, [sp, #16]
  406860:	ldr	x21, [sp, #32]
  406864:	ldp	x29, x30, [sp], #80
  406868:	ret
  40686c:	adrp	x3, 43f000 <stderr@@GLIBC_2.17+0x3270>
  406870:	add	x3, x3, #0x238
  406874:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x1388>
  406878:	mov	x2, x3
  40687c:	mov	x1, x3
  406880:	add	x0, x0, #0xcf0
  406884:	bl	416028 <printf@plt+0x14ab8>
  406888:	b	406740 <printf@plt+0x51d0>
  40688c:	mov	x19, x0
  406890:	mov	x0, x20
  406894:	bl	4196a8 <_ZdlPvm@@Base+0xa30>
  406898:	mov	x0, x19
  40689c:	bl	401500 <_Unwind_Resume@plt>
  4068a0:	stp	x29, x30, [sp, #-96]!
  4068a4:	mov	w0, #0x2                   	// #2
  4068a8:	mov	x29, sp
  4068ac:	stp	x19, x20, [sp, #16]
  4068b0:	stp	x21, x22, [sp, #32]
  4068b4:	bl	404a68 <printf@plt+0x34f8>
  4068b8:	sub	w0, w0, #0x119
  4068bc:	cmp	w0, #0x1
  4068c0:	b.hi	406a28 <printf@plt+0x54b8>  // b.pmore
  4068c4:	adrp	x19, 43d000 <stderr@@GLIBC_2.17+0x1270>
  4068c8:	add	x19, x19, #0xde0
  4068cc:	add	x20, x19, #0x60
  4068d0:	ldp	w2, w0, [x19, #104]
  4068d4:	cmp	w2, w0
  4068d8:	b.ge	406a18 <printf@plt+0x54a8>  // b.tcont
  4068dc:	add	x1, x19, #0x60
  4068e0:	add	w0, w2, #0x1
  4068e4:	ldr	x3, [x19, #96]
  4068e8:	add	x20, sp, #0x40
  4068ec:	str	w0, [x1, #8]
  4068f0:	mov	x0, x20
  4068f4:	strb	wzr, [x3, w2, sxtw]
  4068f8:	bl	419638 <_ZdlPvm@@Base+0x9c0>
  4068fc:	mov	w0, #0x0                   	// #0
  406900:	bl	404a68 <printf@plt+0x34f8>
  406904:	sub	w0, w0, #0x119
  406908:	cmp	w0, #0x1
  40690c:	b.hi	406ac0 <printf@plt+0x5550>  // b.pmore
  406910:	add	x0, x19, #0x60
  406914:	ldp	w1, w2, [x0, #8]
  406918:	cmp	w1, w2
  40691c:	b.ge	406a98 <printf@plt+0x5528>  // b.tcont
  406920:	ldr	x2, [x19, #96]
  406924:	add	w3, w1, #0x1
  406928:	str	w3, [x19, #104]
  40692c:	strb	wzr, [x2, w1, sxtw]
  406930:	ldr	w0, [x19, #104]
  406934:	cmp	w0, #0x0
  406938:	b.le	4069e8 <printf@plt+0x5478>
  40693c:	ldr	x0, [x19, #96]
  406940:	add	x2, sp, #0x30
  406944:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1388>
  406948:	add	x1, x1, #0x7b0
  40694c:	bl	401410 <__isoc99_sscanf@plt>
  406950:	cmp	w0, #0x1
  406954:	b.eq	4069c4 <printf@plt+0x5454>  // b.none
  406958:	ldr	x1, [x19, #96]
  40695c:	add	x21, sp, #0x50
  406960:	mov	x0, x21
  406964:	bl	415da8 <printf@plt+0x14838>
  406968:	ldr	x19, [x19, #80]
  40696c:	cbz	x19, 406b20 <printf@plt+0x55b0>
  406970:	add	x22, sp, #0x38
  406974:	b	406980 <printf@plt+0x5410>
  406978:	ldr	x19, [x19, #8]
  40697c:	cbz	x19, 406b20 <printf@plt+0x55b0>
  406980:	ldr	x3, [x19]
  406984:	add	x2, sp, #0x34
  406988:	mov	x1, x22
  40698c:	mov	x0, x19
  406990:	ldr	x3, [x3, #32]
  406994:	blr	x3
  406998:	cbz	w0, 406978 <printf@plt+0x5408>
  40699c:	ldr	w1, [sp, #52]
  4069a0:	adrp	x5, 43f000 <stderr@@GLIBC_2.17+0x3270>
  4069a4:	ldr	x0, [sp, #56]
  4069a8:	add	x5, x5, #0x238
  4069ac:	adrp	x2, 41a000 <_ZdlPvm@@Base+0x1388>
  4069b0:	mov	x3, x21
  4069b4:	mov	x4, x5
  4069b8:	add	x2, x2, #0xd08
  4069bc:	bl	416400 <printf@plt+0x14e90>
  4069c0:	b	4069d0 <printf@plt+0x5460>
  4069c4:	ldr	w1, [sp, #48]
  4069c8:	ldr	x0, [sp, #64]
  4069cc:	bl	4077e0 <printf@plt+0x6270>
  4069d0:	mov	x0, x20
  4069d4:	bl	4196a8 <_ZdlPvm@@Base+0xa30>
  4069d8:	ldp	x19, x20, [sp, #16]
  4069dc:	ldp	x21, x22, [sp, #32]
  4069e0:	ldp	x29, x30, [sp], #96
  4069e4:	ret
  4069e8:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1388>
  4069ec:	mov	w0, #0x62                  	// #98
  4069f0:	add	x1, x1, #0x640
  4069f4:	bl	415a20 <printf@plt+0x144b0>
  4069f8:	ldr	x0, [x19, #96]
  4069fc:	add	x2, sp, #0x30
  406a00:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1388>
  406a04:	add	x1, x1, #0x7b0
  406a08:	bl	401410 <__isoc99_sscanf@plt>
  406a0c:	cmp	w0, #0x1
  406a10:	b.eq	4069c4 <printf@plt+0x5454>  // b.none
  406a14:	b	406958 <printf@plt+0x53e8>
  406a18:	mov	x0, x20
  406a1c:	bl	4198e0 <_ZdlPvm@@Base+0xc68>
  406a20:	ldr	w2, [x19, #104]
  406a24:	b	4068dc <printf@plt+0x536c>
  406a28:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1270>
  406a2c:	ldr	x19, [x0, #3632]
  406a30:	cbz	x19, 406b40 <printf@plt+0x55d0>
  406a34:	add	x20, sp, #0x40
  406a38:	add	x21, sp, #0x50
  406a3c:	b	406a48 <printf@plt+0x54d8>
  406a40:	ldr	x19, [x19, #8]
  406a44:	cbz	x19, 406b40 <printf@plt+0x55d0>
  406a48:	ldr	x3, [x19]
  406a4c:	mov	x2, x20
  406a50:	mov	x1, x21
  406a54:	mov	x0, x19
  406a58:	ldr	x3, [x3, #32]
  406a5c:	blr	x3
  406a60:	cbz	w0, 406a40 <printf@plt+0x54d0>
  406a64:	ldr	w1, [sp, #64]
  406a68:	adrp	x5, 43f000 <stderr@@GLIBC_2.17+0x3270>
  406a6c:	ldr	x0, [sp, #80]
  406a70:	add	x5, x5, #0x238
  406a74:	mov	x4, x5
  406a78:	mov	x3, x5
  406a7c:	adrp	x2, 41a000 <_ZdlPvm@@Base+0x1388>
  406a80:	add	x2, x2, #0xd00
  406a84:	bl	416400 <printf@plt+0x14e90>
  406a88:	ldp	x19, x20, [sp, #16]
  406a8c:	ldp	x21, x22, [sp, #32]
  406a90:	ldp	x29, x30, [sp], #96
  406a94:	ret
  406a98:	bl	4198e0 <_ZdlPvm@@Base+0xc68>
  406a9c:	ldr	w1, [x19, #104]
  406aa0:	ldr	x2, [x19, #96]
  406aa4:	add	w3, w1, #0x1
  406aa8:	str	w3, [x19, #104]
  406aac:	strb	wzr, [x2, w1, sxtw]
  406ab0:	ldr	w0, [x19, #104]
  406ab4:	cmp	w0, #0x0
  406ab8:	b.gt	40693c <printf@plt+0x53cc>
  406abc:	b	4069e8 <printf@plt+0x5478>
  406ac0:	ldr	x19, [x19, #80]
  406ac4:	cbz	x19, 406b6c <printf@plt+0x55fc>
  406ac8:	add	x21, sp, #0x50
  406acc:	add	x22, sp, #0x38
  406ad0:	b	406adc <printf@plt+0x556c>
  406ad4:	ldr	x19, [x19, #8]
  406ad8:	cbz	x19, 406b6c <printf@plt+0x55fc>
  406adc:	ldr	x3, [x19]
  406ae0:	mov	x2, x22
  406ae4:	mov	x1, x21
  406ae8:	mov	x0, x19
  406aec:	ldr	x3, [x3, #32]
  406af0:	blr	x3
  406af4:	cbz	w0, 406ad4 <printf@plt+0x5564>
  406af8:	ldr	w1, [sp, #56]
  406afc:	adrp	x5, 43f000 <stderr@@GLIBC_2.17+0x3270>
  406b00:	ldr	x0, [sp, #80]
  406b04:	add	x5, x5, #0x238
  406b08:	adrp	x2, 41a000 <_ZdlPvm@@Base+0x1388>
  406b0c:	mov	x4, x5
  406b10:	mov	x3, x5
  406b14:	add	x2, x2, #0xd00
  406b18:	bl	416400 <printf@plt+0x14e90>
  406b1c:	b	4069d0 <printf@plt+0x5460>
  406b20:	adrp	x3, 43f000 <stderr@@GLIBC_2.17+0x3270>
  406b24:	add	x3, x3, #0x238
  406b28:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x1388>
  406b2c:	mov	x1, x21
  406b30:	mov	x2, x3
  406b34:	add	x0, x0, #0xd08
  406b38:	bl	416028 <printf@plt+0x14ab8>
  406b3c:	b	4069d0 <printf@plt+0x5460>
  406b40:	adrp	x3, 43f000 <stderr@@GLIBC_2.17+0x3270>
  406b44:	add	x3, x3, #0x238
  406b48:	mov	x2, x3
  406b4c:	mov	x1, x3
  406b50:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x1388>
  406b54:	add	x0, x0, #0xd00
  406b58:	bl	416028 <printf@plt+0x14ab8>
  406b5c:	ldp	x19, x20, [sp, #16]
  406b60:	ldp	x21, x22, [sp, #32]
  406b64:	ldp	x29, x30, [sp], #96
  406b68:	ret
  406b6c:	adrp	x3, 43f000 <stderr@@GLIBC_2.17+0x3270>
  406b70:	add	x3, x3, #0x238
  406b74:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x1388>
  406b78:	mov	x2, x3
  406b7c:	mov	x1, x3
  406b80:	add	x0, x0, #0xd00
  406b84:	bl	416028 <printf@plt+0x14ab8>
  406b88:	b	4069d0 <printf@plt+0x5460>
  406b8c:	mov	x19, x0
  406b90:	mov	x0, x20
  406b94:	bl	4196a8 <_ZdlPvm@@Base+0xa30>
  406b98:	mov	x0, x19
  406b9c:	bl	401500 <_Unwind_Resume@plt>
  406ba0:	stp	x29, x30, [sp, #-96]!
  406ba4:	mov	x29, sp
  406ba8:	stp	x21, x22, [sp, #32]
  406bac:	adrp	x21, 43d000 <stderr@@GLIBC_2.17+0x1270>
  406bb0:	add	x21, x21, #0xde0
  406bb4:	adrp	x22, 41a000 <_ZdlPvm@@Base+0x1388>
  406bb8:	add	x22, x22, #0xa08
  406bbc:	stp	x19, x20, [sp, #16]
  406bc0:	add	x20, x21, #0x60
  406bc4:	stp	x23, x24, [sp, #48]
  406bc8:	mov	w0, #0x1                   	// #1
  406bcc:	bl	404a68 <printf@plt+0x34f8>
  406bd0:	mov	w19, w0
  406bd4:	cmp	w0, #0x134
  406bd8:	b.eq	406c18 <printf@plt+0x56a8>  // b.none
  406bdc:	b.gt	406cc0 <printf@plt+0x5750>
  406be0:	cmp	w0, #0x130
  406be4:	b.eq	406de0 <printf@plt+0x5870>  // b.none
  406be8:	b.gt	406d78 <printf@plt+0x5808>
  406bec:	cmp	w0, #0x12e
  406bf0:	b.eq	406eb0 <printf@plt+0x5940>  // b.none
  406bf4:	b.le	406d18 <printf@plt+0x57a8>
  406bf8:	cmp	w0, #0x12f
  406bfc:	b.ne	406dfc <printf@plt+0x588c>  // b.any
  406c00:	bl	405b80 <printf@plt+0x4610>
  406c04:	mov	w0, #0x1                   	// #1
  406c08:	bl	404a68 <printf@plt+0x34f8>
  406c0c:	mov	w19, w0
  406c10:	cmp	w0, #0x134
  406c14:	b.ne	406bdc <printf@plt+0x566c>  // b.any
  406c18:	mov	w0, #0x0                   	// #0
  406c1c:	bl	404a68 <printf@plt+0x34f8>
  406c20:	cmp	w0, #0x119
  406c24:	b.ne	407004 <printf@plt+0x5a94>  // b.any
  406c28:	ldp	w0, w1, [x20, #8]
  406c2c:	stp	x25, x26, [sp, #64]
  406c30:	cmp	w0, w1
  406c34:	b.ge	407184 <printf@plt+0x5c14>  // b.tcont
  406c38:	ldr	x1, [x20]
  406c3c:	add	w2, w0, #0x1
  406c40:	str	w2, [x20, #8]
  406c44:	strb	wzr, [x1, w0, sxtw]
  406c48:	ldr	x23, [x20]
  406c4c:	cbz	x23, 407174 <printf@plt+0x5c04>
  406c50:	mov	x0, x23
  406c54:	bl	418c88 <_ZdlPvm@@Base+0x10>
  406c58:	ldr	w25, [x21, #72]
  406c5c:	ldr	x26, [x21, #64]
  406c60:	mov	w2, w25
  406c64:	udiv	x1, x0, x2
  406c68:	msub	x0, x1, x2, x0
  406c6c:	mov	w19, w0
  406c70:	lsl	x0, x0, #4
  406c74:	add	x24, x26, x0
  406c78:	ldr	x0, [x26, x0]
  406c7c:	cbz	x0, 406ffc <printf@plt+0x5a8c>
  406c80:	sub	w25, w25, #0x1
  406c84:	b	406c9c <printf@plt+0x572c>
  406c88:	lsl	x0, x1, #4
  406c8c:	csel	w19, w2, w25, ne  // ne = any
  406c90:	add	x24, x26, x0
  406c94:	ldr	x0, [x26, x0]
  406c98:	cbz	x0, 406ffc <printf@plt+0x5a8c>
  406c9c:	mov	x1, x23
  406ca0:	bl	401480 <strcmp@plt>
  406ca4:	sub	w2, w19, #0x1
  406ca8:	cmp	w19, #0x0
  406cac:	csel	w1, w2, w25, ne  // ne = any
  406cb0:	cbnz	w0, 406c88 <printf@plt+0x5718>
  406cb4:	ldp	x25, x26, [sp, #64]
  406cb8:	str	xzr, [x24, #8]
  406cbc:	b	406bc8 <printf@plt+0x5658>
  406cc0:	cmp	w0, #0x138
  406cc4:	b.eq	406f28 <printf@plt+0x59b8>  // b.none
  406cc8:	b.le	406db4 <printf@plt+0x5844>
  406ccc:	cmp	w0, #0x13a
  406cd0:	b.eq	406eec <printf@plt+0x597c>  // b.none
  406cd4:	cmp	w0, #0x13b
  406cd8:	b.ne	406d94 <printf@plt+0x5824>  // b.any
  406cdc:	mov	w0, #0x2                   	// #2
  406ce0:	bl	404a68 <printf@plt+0x34f8>
  406ce4:	sub	w0, w0, #0x119
  406ce8:	cmp	w0, #0x1
  406cec:	b.hi	406f60 <printf@plt+0x59f0>  // b.pmore
  406cf0:	ldp	w0, w1, [x20, #8]
  406cf4:	cmp	w0, w1
  406cf8:	b.ge	407144 <printf@plt+0x5bd4>  // b.tcont
  406cfc:	ldr	x1, [x20]
  406d00:	add	w2, w0, #0x1
  406d04:	str	w2, [x20, #8]
  406d08:	strb	wzr, [x1, w0, sxtw]
  406d0c:	ldr	x0, [x20]
  406d10:	bl	407aa8 <printf@plt+0x6538>
  406d14:	b	406bc8 <printf@plt+0x5658>
  406d18:	cmp	w0, #0x11a
  406d1c:	b.gt	406da4 <printf@plt+0x5834>
  406d20:	cmp	w0, #0x118
  406d24:	b.le	406d60 <printf@plt+0x57f0>
  406d28:	adrp	x20, 43d000 <stderr@@GLIBC_2.17+0x1270>
  406d2c:	add	x20, x20, #0xde0
  406d30:	add	x21, x20, #0x60
  406d34:	ldp	w1, w0, [x20, #104]
  406d38:	cmp	w1, w0
  406d3c:	b.ge	406f30 <printf@plt+0x59c0>  // b.tcont
  406d40:	ldr	x0, [x20, #96]
  406d44:	add	w2, w1, #0x1
  406d48:	str	w2, [x20, #104]
  406d4c:	strb	wzr, [x0, w1, sxtw]
  406d50:	ldr	x0, [x20, #96]
  406d54:	bl	41a478 <_ZdlPvm@@Base+0x1800>
  406d58:	adrp	x1, 43e000 <stderr@@GLIBC_2.17+0x2270>
  406d5c:	str	x0, [x1, #1816]
  406d60:	mov	w0, w19
  406d64:	ldp	x19, x20, [sp, #16]
  406d68:	ldp	x21, x22, [sp, #32]
  406d6c:	ldp	x23, x24, [sp, #48]
  406d70:	ldp	x29, x30, [sp], #96
  406d74:	ret
  406d78:	cmp	w0, #0x132
  406d7c:	b.eq	406e84 <printf@plt+0x5914>  // b.none
  406d80:	cmp	w0, #0x133
  406d84:	b.ne	406dcc <printf@plt+0x585c>  // b.any
  406d88:	mov	w0, #0x1                   	// #1
  406d8c:	bl	405768 <printf@plt+0x41f8>
  406d90:	b	406bc8 <printf@plt+0x5658>
  406d94:	cmp	w0, #0x139
  406d98:	b.ne	406d60 <printf@plt+0x57f0>  // b.any
  406d9c:	bl	4068a0 <printf@plt+0x5330>
  406da0:	b	406bc8 <printf@plt+0x5658>
  406da4:	cmp	w0, #0x12d
  406da8:	b.ne	406d60 <printf@plt+0x57f0>  // b.any
  406dac:	bl	406040 <printf@plt+0x4ad0>
  406db0:	b	406bc8 <printf@plt+0x5658>
  406db4:	cmp	w0, #0x136
  406db8:	b.eq	406ea8 <printf@plt+0x5938>  // b.none
  406dbc:	cmp	w0, #0x137
  406dc0:	b.ne	406dec <printf@plt+0x587c>  // b.any
  406dc4:	bl	406440 <printf@plt+0x4ed0>
  406dc8:	b	406bc8 <printf@plt+0x5658>
  406dcc:	cmp	w0, #0x131
  406dd0:	b.ne	407214 <printf@plt+0x5ca4>  // b.any
  406dd4:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1270>
  406dd8:	ldr	w0, [x0, #3732]
  406ddc:	cbz	w0, 406e18 <printf@plt+0x58a8>
  406de0:	mov	w0, #0x0                   	// #0
  406de4:	bl	405768 <printf@plt+0x41f8>
  406de8:	b	406bc8 <printf@plt+0x5658>
  406dec:	cmp	w0, #0x135
  406df0:	b.ne	406d60 <printf@plt+0x57f0>  // b.any
  406df4:	bl	406200 <printf@plt+0x4c90>
  406df8:	b	406bc8 <printf@plt+0x5658>
  406dfc:	mov	w19, #0x130                 	// #304
  406e00:	mov	w0, w19
  406e04:	ldp	x19, x20, [sp, #16]
  406e08:	ldp	x21, x22, [sp, #32]
  406e0c:	ldp	x23, x24, [sp, #48]
  406e10:	ldp	x29, x30, [sp], #96
  406e14:	ret
  406e18:	bl	404a68 <printf@plt+0x34f8>
  406e1c:	cmp	w0, #0x119
  406e20:	b.eq	406ea0 <printf@plt+0x5930>  // b.none
  406e24:	ldr	x24, [x21, #80]
  406e28:	cbz	x24, 407124 <printf@plt+0x5bb4>
  406e2c:	add	x23, sp, #0x54
  406e30:	add	x19, sp, #0x58
  406e34:	b	406e40 <printf@plt+0x58d0>
  406e38:	ldr	x24, [x24, #8]
  406e3c:	cbz	x24, 407124 <printf@plt+0x5bb4>
  406e40:	ldr	x3, [x24]
  406e44:	mov	x2, x23
  406e48:	mov	x1, x19
  406e4c:	mov	x0, x24
  406e50:	ldr	x3, [x3, #32]
  406e54:	blr	x3
  406e58:	cbz	w0, 406e38 <printf@plt+0x58c8>
  406e5c:	ldr	w1, [sp, #84]
  406e60:	adrp	x5, 43f000 <stderr@@GLIBC_2.17+0x3270>
  406e64:	ldr	x0, [sp, #88]
  406e68:	add	x5, x5, #0x238
  406e6c:	mov	x4, x5
  406e70:	mov	x3, x5
  406e74:	adrp	x2, 41a000 <_ZdlPvm@@Base+0x1388>
  406e78:	add	x2, x2, #0xbc0
  406e7c:	bl	416400 <printf@plt+0x14e90>
  406e80:	b	406bc8 <printf@plt+0x5658>
  406e84:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1270>
  406e88:	ldr	w0, [x0, #3732]
  406e8c:	cbz	w0, 406de0 <printf@plt+0x5870>
  406e90:	mov	w0, #0x0                   	// #0
  406e94:	bl	404a68 <printf@plt+0x34f8>
  406e98:	cmp	w0, #0x119
  406e9c:	b.ne	406fc0 <printf@plt+0x5a50>  // b.any
  406ea0:	bl	4044f0 <printf@plt+0x2f80>
  406ea4:	b	406bc8 <printf@plt+0x5658>
  406ea8:	bl	405478 <printf@plt+0x3f08>
  406eac:	b	406bc8 <printf@plt+0x5658>
  406eb0:	mov	w0, #0x2                   	// #2
  406eb4:	bl	404a68 <printf@plt+0x34f8>
  406eb8:	sub	w0, w0, #0x119
  406ebc:	cmp	w0, #0x1
  406ec0:	b.hi	4070c4 <printf@plt+0x5b54>  // b.pmore
  406ec4:	ldp	w0, w1, [x20, #8]
  406ec8:	cmp	w0, w1
  406ecc:	b.ge	407154 <printf@plt+0x5be4>  // b.tcont
  406ed0:	ldr	x1, [x20]
  406ed4:	add	w2, w0, #0x1
  406ed8:	str	w2, [x20, #8]
  406edc:	strb	wzr, [x1, w0, sxtw]
  406ee0:	ldr	x0, [x20]
  406ee4:	bl	407a28 <printf@plt+0x64b8>
  406ee8:	b	406bc8 <printf@plt+0x5658>
  406eec:	mov	w0, #0x2                   	// #2
  406ef0:	bl	404a68 <printf@plt+0x34f8>
  406ef4:	sub	w0, w0, #0x119
  406ef8:	cmp	w0, #0x1
  406efc:	b.hi	407064 <printf@plt+0x5af4>  // b.pmore
  406f00:	ldp	w0, w1, [x20, #8]
  406f04:	cmp	w0, w1
  406f08:	b.ge	407164 <printf@plt+0x5bf4>  // b.tcont
  406f0c:	ldr	x1, [x20]
  406f10:	add	w2, w0, #0x1
  406f14:	str	w2, [x20, #8]
  406f18:	strb	wzr, [x1, w0, sxtw]
  406f1c:	ldr	x0, [x20]
  406f20:	bl	407a68 <printf@plt+0x64f8>
  406f24:	b	406bc8 <printf@plt+0x5658>
  406f28:	bl	406698 <printf@plt+0x5128>
  406f2c:	b	406bc8 <printf@plt+0x5658>
  406f30:	mov	x0, x21
  406f34:	bl	4198e0 <_ZdlPvm@@Base+0xc68>
  406f38:	ldr	w1, [x20, #104]
  406f3c:	ldr	x0, [x20, #96]
  406f40:	add	w2, w1, #0x1
  406f44:	str	w2, [x20, #104]
  406f48:	strb	wzr, [x0, w1, sxtw]
  406f4c:	ldr	x0, [x20, #96]
  406f50:	bl	41a478 <_ZdlPvm@@Base+0x1800>
  406f54:	adrp	x1, 43e000 <stderr@@GLIBC_2.17+0x2270>
  406f58:	str	x0, [x1, #1816]
  406f5c:	b	406d60 <printf@plt+0x57f0>
  406f60:	ldr	x24, [x21, #80]
  406f64:	cbz	x24, 4071f4 <printf@plt+0x5c84>
  406f68:	add	x23, sp, #0x54
  406f6c:	add	x19, sp, #0x58
  406f70:	b	406f7c <printf@plt+0x5a0c>
  406f74:	ldr	x24, [x24, #8]
  406f78:	cbz	x24, 4071f4 <printf@plt+0x5c84>
  406f7c:	ldr	x3, [x24]
  406f80:	mov	x2, x23
  406f84:	mov	x1, x19
  406f88:	mov	x0, x24
  406f8c:	ldr	x3, [x3, #32]
  406f90:	blr	x3
  406f94:	cbz	w0, 406f74 <printf@plt+0x5a04>
  406f98:	ldr	w1, [sp, #84]
  406f9c:	adrp	x5, 43f000 <stderr@@GLIBC_2.17+0x3270>
  406fa0:	ldr	x0, [sp, #88]
  406fa4:	add	x5, x5, #0x238
  406fa8:	mov	x4, x5
  406fac:	mov	x3, x5
  406fb0:	adrp	x2, 41a000 <_ZdlPvm@@Base+0x1388>
  406fb4:	add	x2, x2, #0xc48
  406fb8:	bl	416400 <printf@plt+0x14e90>
  406fbc:	b	406bc8 <printf@plt+0x5658>
  406fc0:	ldr	x24, [x21, #80]
  406fc4:	cbz	x24, 407124 <printf@plt+0x5bb4>
  406fc8:	add	x23, sp, #0x54
  406fcc:	add	x19, sp, #0x58
  406fd0:	b	406fdc <printf@plt+0x5a6c>
  406fd4:	ldr	x24, [x24, #8]
  406fd8:	cbz	x24, 407124 <printf@plt+0x5bb4>
  406fdc:	ldr	x3, [x24]
  406fe0:	mov	x2, x23
  406fe4:	mov	x1, x19
  406fe8:	mov	x0, x24
  406fec:	ldr	x3, [x3, #32]
  406ff0:	blr	x3
  406ff4:	cbz	w0, 406fd4 <printf@plt+0x5a64>
  406ff8:	b	406e5c <printf@plt+0x58ec>
  406ffc:	ldp	x25, x26, [sp, #64]
  407000:	b	406bc8 <printf@plt+0x5658>
  407004:	ldr	x24, [x21, #80]
  407008:	cbz	x24, 407194 <printf@plt+0x5c24>
  40700c:	add	x23, sp, #0x54
  407010:	add	x19, sp, #0x58
  407014:	b	407020 <printf@plt+0x5ab0>
  407018:	ldr	x24, [x24, #8]
  40701c:	cbz	x24, 407194 <printf@plt+0x5c24>
  407020:	ldr	x3, [x24]
  407024:	mov	x2, x23
  407028:	mov	x1, x19
  40702c:	mov	x0, x24
  407030:	ldr	x3, [x3, #32]
  407034:	blr	x3
  407038:	cbz	w0, 407018 <printf@plt+0x5aa8>
  40703c:	ldr	w1, [sp, #84]
  407040:	adrp	x5, 43f000 <stderr@@GLIBC_2.17+0x3270>
  407044:	ldr	x0, [sp, #88]
  407048:	add	x5, x5, #0x238
  40704c:	mov	x4, x5
  407050:	mov	x3, x5
  407054:	adrp	x2, 41a000 <_ZdlPvm@@Base+0x1388>
  407058:	add	x2, x2, #0xbd0
  40705c:	bl	416400 <printf@plt+0x14e90>
  407060:	b	406bc8 <printf@plt+0x5658>
  407064:	ldr	x24, [x21, #80]
  407068:	cbz	x24, 4071b4 <printf@plt+0x5c44>
  40706c:	add	x23, sp, #0x54
  407070:	add	x19, sp, #0x58
  407074:	b	407080 <printf@plt+0x5b10>
  407078:	ldr	x24, [x24, #8]
  40707c:	cbz	x24, 4071b4 <printf@plt+0x5c44>
  407080:	ldr	x3, [x24]
  407084:	mov	x2, x23
  407088:	mov	x1, x19
  40708c:	mov	x0, x24
  407090:	ldr	x3, [x3, #32]
  407094:	blr	x3
  407098:	cbz	w0, 407078 <printf@plt+0x5b08>
  40709c:	ldr	w1, [sp, #84]
  4070a0:	adrp	x5, 43f000 <stderr@@GLIBC_2.17+0x3270>
  4070a4:	ldr	x0, [sp, #88]
  4070a8:	add	x5, x5, #0x238
  4070ac:	mov	x4, x5
  4070b0:	mov	x3, x5
  4070b4:	adrp	x2, 41a000 <_ZdlPvm@@Base+0x1388>
  4070b8:	add	x2, x2, #0xc28
  4070bc:	bl	416400 <printf@plt+0x14e90>
  4070c0:	b	406bc8 <printf@plt+0x5658>
  4070c4:	ldr	x24, [x21, #80]
  4070c8:	cbz	x24, 4071d4 <printf@plt+0x5c64>
  4070cc:	add	x23, sp, #0x54
  4070d0:	add	x19, sp, #0x58
  4070d4:	b	4070e0 <printf@plt+0x5b70>
  4070d8:	ldr	x24, [x24, #8]
  4070dc:	cbz	x24, 4071d4 <printf@plt+0x5c64>
  4070e0:	ldr	x3, [x24]
  4070e4:	mov	x2, x23
  4070e8:	mov	x1, x19
  4070ec:	mov	x0, x24
  4070f0:	ldr	x3, [x3, #32]
  4070f4:	blr	x3
  4070f8:	cbz	w0, 4070d8 <printf@plt+0x5b68>
  4070fc:	ldr	w1, [sp, #84]
  407100:	adrp	x5, 43f000 <stderr@@GLIBC_2.17+0x3270>
  407104:	ldr	x0, [sp, #88]
  407108:	add	x5, x5, #0x238
  40710c:	mov	x4, x5
  407110:	mov	x3, x5
  407114:	adrp	x2, 41a000 <_ZdlPvm@@Base+0x1388>
  407118:	add	x2, x2, #0xc08
  40711c:	bl	416400 <printf@plt+0x14e90>
  407120:	b	406bc8 <printf@plt+0x5658>
  407124:	adrp	x3, 43f000 <stderr@@GLIBC_2.17+0x3270>
  407128:	add	x3, x3, #0x238
  40712c:	mov	x2, x3
  407130:	mov	x1, x3
  407134:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x1388>
  407138:	add	x0, x0, #0xbc0
  40713c:	bl	416028 <printf@plt+0x14ab8>
  407140:	b	406bc8 <printf@plt+0x5658>
  407144:	mov	x0, x20
  407148:	bl	4198e0 <_ZdlPvm@@Base+0xc68>
  40714c:	ldr	w0, [x20, #8]
  407150:	b	406cfc <printf@plt+0x578c>
  407154:	mov	x0, x20
  407158:	bl	4198e0 <_ZdlPvm@@Base+0xc68>
  40715c:	ldr	w0, [x20, #8]
  407160:	b	406ed0 <printf@plt+0x5960>
  407164:	mov	x0, x20
  407168:	bl	4198e0 <_ZdlPvm@@Base+0xc68>
  40716c:	ldr	w0, [x20, #8]
  407170:	b	406f0c <printf@plt+0x599c>
  407174:	mov	x1, x22
  407178:	mov	w0, #0x36                  	// #54
  40717c:	bl	415a20 <printf@plt+0x144b0>
  407180:	b	406c50 <printf@plt+0x56e0>
  407184:	mov	x0, x20
  407188:	bl	4198e0 <_ZdlPvm@@Base+0xc68>
  40718c:	ldr	w0, [x20, #8]
  407190:	b	406c38 <printf@plt+0x56c8>
  407194:	adrp	x3, 43f000 <stderr@@GLIBC_2.17+0x3270>
  407198:	add	x3, x3, #0x238
  40719c:	mov	x2, x3
  4071a0:	mov	x1, x3
  4071a4:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x1388>
  4071a8:	add	x0, x0, #0xbd0
  4071ac:	bl	416028 <printf@plt+0x14ab8>
  4071b0:	b	406bc8 <printf@plt+0x5658>
  4071b4:	adrp	x3, 43f000 <stderr@@GLIBC_2.17+0x3270>
  4071b8:	add	x3, x3, #0x238
  4071bc:	mov	x2, x3
  4071c0:	mov	x1, x3
  4071c4:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x1388>
  4071c8:	add	x0, x0, #0xc28
  4071cc:	bl	416028 <printf@plt+0x14ab8>
  4071d0:	b	406bc8 <printf@plt+0x5658>
  4071d4:	adrp	x3, 43f000 <stderr@@GLIBC_2.17+0x3270>
  4071d8:	add	x3, x3, #0x238
  4071dc:	mov	x2, x3
  4071e0:	mov	x1, x3
  4071e4:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x1388>
  4071e8:	add	x0, x0, #0xc08
  4071ec:	bl	416028 <printf@plt+0x14ab8>
  4071f0:	b	406bc8 <printf@plt+0x5658>
  4071f4:	adrp	x3, 43f000 <stderr@@GLIBC_2.17+0x3270>
  4071f8:	add	x3, x3, #0x238
  4071fc:	mov	x2, x3
  407200:	mov	x1, x3
  407204:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x1388>
  407208:	add	x0, x0, #0xc48
  40720c:	bl	416028 <printf@plt+0x14ab8>
  407210:	b	406bc8 <printf@plt+0x5658>
  407214:	mov	w19, #0x132                 	// #306
  407218:	b	406d60 <printf@plt+0x57f0>
  40721c:	nop
  407220:	stp	x29, x30, [sp, #-80]!
  407224:	adrp	x4, 43d000 <stderr@@GLIBC_2.17+0x1270>
  407228:	mov	x29, sp
  40722c:	stp	x19, x20, [sp, #16]
  407230:	mov	x20, x0
  407234:	ldr	x19, [x4, #3632]
  407238:	stp	x21, x22, [sp, #32]
  40723c:	mov	x21, x1
  407240:	str	x23, [sp, #48]
  407244:	mov	x22, x2
  407248:	mov	x23, x3
  40724c:	cbnz	x19, 40725c <printf@plt+0x5cec>
  407250:	b	4072a8 <printf@plt+0x5d38>
  407254:	ldr	x19, [x19, #8]
  407258:	cbz	x19, 4072a8 <printf@plt+0x5d38>
  40725c:	ldr	x4, [x19]
  407260:	add	x2, sp, #0x44
  407264:	add	x1, sp, #0x48
  407268:	mov	x0, x19
  40726c:	ldr	x4, [x4, #32]
  407270:	blr	x4
  407274:	cbz	w0, 407254 <printf@plt+0x5ce4>
  407278:	ldr	w1, [sp, #68]
  40727c:	mov	x5, x23
  407280:	ldr	x0, [sp, #72]
  407284:	mov	x4, x22
  407288:	mov	x3, x21
  40728c:	mov	x2, x20
  407290:	bl	416400 <printf@plt+0x14e90>
  407294:	ldp	x19, x20, [sp, #16]
  407298:	ldp	x21, x22, [sp, #32]
  40729c:	ldr	x23, [sp, #48]
  4072a0:	ldp	x29, x30, [sp], #80
  4072a4:	ret
  4072a8:	mov	x3, x23
  4072ac:	mov	x2, x22
  4072b0:	mov	x1, x21
  4072b4:	mov	x0, x20
  4072b8:	bl	416028 <printf@plt+0x14ab8>
  4072bc:	ldp	x19, x20, [sp, #16]
  4072c0:	ldp	x21, x22, [sp, #32]
  4072c4:	ldr	x23, [sp, #48]
  4072c8:	ldp	x29, x30, [sp], #80
  4072cc:	ret
  4072d0:	stp	x29, x30, [sp, #-48]!
  4072d4:	adrp	x1, 43d000 <stderr@@GLIBC_2.17+0x1270>
  4072d8:	mov	x29, sp
  4072dc:	stp	x19, x20, [sp, #16]
  4072e0:	mov	x20, x0
  4072e4:	ldr	x19, [x1, #3632]
  4072e8:	cbnz	x19, 4072f8 <printf@plt+0x5d88>
  4072ec:	b	407344 <printf@plt+0x5dd4>
  4072f0:	ldr	x19, [x19, #8]
  4072f4:	cbz	x19, 407344 <printf@plt+0x5dd4>
  4072f8:	ldr	x3, [x19]
  4072fc:	add	x2, sp, #0x24
  407300:	add	x1, sp, #0x28
  407304:	mov	x0, x19
  407308:	ldr	x3, [x3, #32]
  40730c:	blr	x3
  407310:	cbz	w0, 4072f0 <printf@plt+0x5d80>
  407314:	ldr	w1, [sp, #36]
  407318:	adrp	x5, 43f000 <stderr@@GLIBC_2.17+0x3270>
  40731c:	add	x5, x5, #0x238
  407320:	mov	x2, x20
  407324:	ldr	x0, [sp, #40]
  407328:	mov	x4, x5
  40732c:	mov	x3, x5
  407330:	bl	416400 <printf@plt+0x14e90>
  407334:	bl	4040d0 <printf@plt+0x2b60>
  407338:	ldp	x19, x20, [sp, #16]
  40733c:	ldp	x29, x30, [sp], #48
  407340:	ret
  407344:	adrp	x3, 43f000 <stderr@@GLIBC_2.17+0x3270>
  407348:	add	x3, x3, #0x238
  40734c:	mov	x0, x20
  407350:	mov	x2, x3
  407354:	mov	x1, x3
  407358:	bl	416028 <printf@plt+0x14ab8>
  40735c:	bl	4040d0 <printf@plt+0x2b60>
  407360:	ldp	x19, x20, [sp, #16]
  407364:	ldp	x29, x30, [sp], #48
  407368:	ret
  40736c:	nop
  407370:	ret
  407374:	nop
  407378:	ret
  40737c:	nop
  407380:	ret
  407384:	nop
  407388:	ret
  40738c:	nop
  407390:	ldr	x0, [x0, #16]
  407394:	ldr	x2, [x0]
  407398:	ldr	x2, [x2, #112]
  40739c:	mov	x16, x2
  4073a0:	br	x16
  4073a4:	nop
  4073a8:	mov	w0, #0x0                   	// #0
  4073ac:	ret
  4073b0:	mov	w0, #0x1                   	// #1
  4073b4:	ret
  4073b8:	stp	x29, x30, [sp, #-32]!
  4073bc:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x3388>
  4073c0:	mov	x29, sp
  4073c4:	str	x19, [sp, #16]
  4073c8:	mov	x19, x0
  4073cc:	add	x0, x1, #0x958
  4073d0:	ldr	w1, [x19, #12]
  4073d4:	bl	401570 <printf@plt>
  4073d8:	ldr	w1, [x19, #12]
  4073dc:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x3388>
  4073e0:	add	x0, x0, #0x968
  4073e4:	bl	401570 <printf@plt>
  4073e8:	ldr	w1, [x19, #12]
  4073ec:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x3388>
  4073f0:	add	x0, x0, #0x978
  4073f4:	bl	401570 <printf@plt>
  4073f8:	mov	w0, #0x0                   	// #0
  4073fc:	ldr	x19, [sp, #16]
  407400:	ldp	x29, x30, [sp], #32
  407404:	ret
  407408:	mov	x1, x0
  40740c:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x3388>
  407410:	add	x0, x0, #0x988
  407414:	ldr	w1, [x1, #12]
  407418:	b	401570 <printf@plt>
  40741c:	nop
  407420:	mov	x1, x0
  407424:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x3388>
  407428:	add	x0, x0, #0x998
  40742c:	ldr	w1, [x1, #12]
  407430:	b	401570 <printf@plt>
  407434:	nop
  407438:	stp	x29, x30, [sp, #-32]!
  40743c:	mov	x29, sp
  407440:	stp	x19, x20, [sp, #16]
  407444:	mov	x19, x0
  407448:	ldr	x0, [x0, #16]
  40744c:	ldr	x2, [x0]
  407450:	ldr	x2, [x2, #24]
  407454:	blr	x2
  407458:	mov	w20, w0
  40745c:	ldr	x2, [x19, #16]
  407460:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x3388>
  407464:	ldr	w1, [x19, #12]
  407468:	add	x0, x0, #0x9a8
  40746c:	ldr	w2, [x2, #12]
  407470:	bl	401570 <printf@plt>
  407474:	ldr	x2, [x19, #16]
  407478:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x3388>
  40747c:	ldr	w1, [x19, #12]
  407480:	add	x0, x0, #0x9c0
  407484:	ldr	w2, [x2, #12]
  407488:	bl	401570 <printf@plt>
  40748c:	ldr	x2, [x19, #16]
  407490:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x3388>
  407494:	ldr	w1, [x19, #12]
  407498:	add	x0, x0, #0x9d8
  40749c:	ldr	w2, [x2, #12]
  4074a0:	bl	401570 <printf@plt>
  4074a4:	mov	w0, w20
  4074a8:	ldp	x19, x20, [sp, #16]
  4074ac:	ldp	x29, x30, [sp], #32
  4074b0:	ret
  4074b4:	nop
  4074b8:	stp	x29, x30, [sp, #-32]!
  4074bc:	mov	x29, sp
  4074c0:	str	x19, [sp, #16]
  4074c4:	mov	x19, x0
  4074c8:	ldr	x0, [x0, #16]
  4074cc:	ldr	x1, [x0]
  4074d0:	ldr	x1, [x1, #32]
  4074d4:	blr	x1
  4074d8:	ldr	x2, [x19, #16]
  4074dc:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x3388>
  4074e0:	ldr	w1, [x19, #12]
  4074e4:	add	x0, x0, #0x9f0
  4074e8:	ldr	x19, [sp, #16]
  4074ec:	ldp	x29, x30, [sp], #32
  4074f0:	ldr	w2, [x2, #12]
  4074f4:	b	401570 <printf@plt>
  4074f8:	stp	x29, x30, [sp, #-32]!
  4074fc:	mov	x29, sp
  407500:	str	x19, [sp, #16]
  407504:	mov	x19, x0
  407508:	ldr	x0, [x0, #16]
  40750c:	ldr	x1, [x0]
  407510:	ldr	x1, [x1, #40]
  407514:	blr	x1
  407518:	ldr	x2, [x19, #16]
  40751c:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x3388>
  407520:	ldr	w1, [x19, #12]
  407524:	add	x0, x0, #0xa08
  407528:	ldr	x19, [sp, #16]
  40752c:	ldp	x29, x30, [sp], #32
  407530:	ldr	w2, [x2, #12]
  407534:	b	401570 <printf@plt>
  407538:	stp	x29, x30, [sp, #-32]!
  40753c:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x3388>
  407540:	mov	x29, sp
  407544:	str	x19, [sp, #16]
  407548:	mov	x19, x0
  40754c:	add	x0, x1, #0xa20
  407550:	ldr	w1, [x19, #12]
  407554:	bl	401570 <printf@plt>
  407558:	ldr	x1, [x19]
  40755c:	mov	x0, x19
  407560:	ldr	x1, [x1, #48]
  407564:	blr	x1
  407568:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x3388>
  40756c:	add	x0, x0, #0xa38
  407570:	bl	4012c0 <puts@plt>
  407574:	ldr	w1, [x19, #12]
  407578:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x3388>
  40757c:	add	x0, x0, #0xa40
  407580:	bl	401570 <printf@plt>
  407584:	ldr	w1, [x19, #12]
  407588:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x3388>
  40758c:	add	x0, x0, #0xa58
  407590:	bl	401570 <printf@plt>
  407594:	ldr	w1, [x19, #12]
  407598:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x3388>
  40759c:	add	x0, x0, #0xa70
  4075a0:	bl	401570 <printf@plt>
  4075a4:	ldr	w1, [x19, #12]
  4075a8:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x3388>
  4075ac:	add	x0, x0, #0xa88
  4075b0:	bl	401570 <printf@plt>
  4075b4:	mov	w0, #0x0                   	// #0
  4075b8:	ldr	x19, [sp, #16]
  4075bc:	ldp	x29, x30, [sp], #32
  4075c0:	ret
  4075c4:	nop
  4075c8:	ldr	w0, [x0, #16]
  4075cc:	cbz	w0, 4075d4 <printf@plt+0x6064>
  4075d0:	ret
  4075d4:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x3388>
  4075d8:	add	x0, x0, #0xaa0
  4075dc:	b	401570 <printf@plt>
  4075e0:	ldr	x0, [x0, #16]
  4075e4:	b	401330 <free@plt>
  4075e8:	stp	x29, x30, [sp, #-32]!
  4075ec:	mov	x29, sp
  4075f0:	str	x19, [sp, #16]
  4075f4:	mov	x19, x0
  4075f8:	ldr	x0, [x0, #16]
  4075fc:	bl	401330 <free@plt>
  407600:	mov	x0, x19
  407604:	mov	x1, #0x18                  	// #24
  407608:	ldr	x19, [sp, #16]
  40760c:	ldp	x29, x30, [sp], #32
  407610:	b	418c78 <_ZdlPvm@@Base>
  407614:	nop
  407618:	adrp	x1, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40761c:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x3388>
  407620:	mov	x2, #0x5                   	// #5
  407624:	add	x0, x0, #0xaa8
  407628:	ldr	x3, [x1, #3472]
  40762c:	mov	x1, #0x1                   	// #1
  407630:	b	4014f0 <fwrite@plt>
  407634:	nop
  407638:	mov	x3, x0
  40763c:	adrp	x0, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  407640:	adrp	x2, 41c000 <_ZdlPvm@@Base+0x3388>
  407644:	add	x2, x2, #0xf18
  407648:	ldr	x0, [x0, #3472]
  40764c:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x3388>
  407650:	ldr	x3, [x3, #16]
  407654:	add	x1, x1, #0xab0
  407658:	cmp	x3, #0x0
  40765c:	csel	x2, x2, x3, eq  // eq = none
  407660:	b	4012e0 <fprintf@plt>
  407664:	nop
  407668:	adrp	x1, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40766c:	mov	w0, #0x5e                  	// #94
  407670:	ldr	x1, [x1, #3472]
  407674:	b	4013f0 <fputc@plt>
  407678:	adrp	x1, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40767c:	mov	w0, #0x7e                  	// #126
  407680:	ldr	x1, [x1, #3472]
  407684:	b	4013f0 <fputc@plt>
  407688:	cmp	w1, #0x0
  40768c:	b.gt	407694 <printf@plt+0x6124>
  407690:	ret
  407694:	stp	x29, x30, [sp, #-32]!
  407698:	adrp	x3, 43f000 <stderr@@GLIBC_2.17+0x3270>
  40769c:	add	x3, x3, #0x238
  4076a0:	mov	x29, sp
  4076a4:	str	x19, [sp, #16]
  4076a8:	mov	x19, x0
  4076ac:	mov	x2, x3
  4076b0:	mov	x1, x3
  4076b4:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x3388>
  4076b8:	add	x0, x0, #0xab8
  4076bc:	bl	416028 <printf@plt+0x14ab8>
  4076c0:	mov	w0, #0x1                   	// #1
  4076c4:	str	w0, [x19, #16]
  4076c8:	ldr	x19, [sp, #16]
  4076cc:	ldp	x29, x30, [sp], #32
  4076d0:	ret
  4076d4:	nop
  4076d8:	adrp	x0, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4076dc:	ldr	w0, [x0, #3488]
  4076e0:	cbz	w0, 4076f0 <printf@plt+0x6180>
  4076e4:	cmp	w0, #0x1
  4076e8:	b.eq	407704 <printf@plt+0x6194>  // b.none
  4076ec:	ret
  4076f0:	adrp	x1, 43a000 <_Znam@GLIBCXX_3.4>
  4076f4:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x3388>
  4076f8:	add	x0, x0, #0xae0
  4076fc:	ldr	w1, [x1, #408]
  407700:	b	401570 <printf@plt>
  407704:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x3388>
  407708:	add	x0, x0, #0xae8
  40770c:	b	401570 <printf@plt>
  407710:	adrp	x0, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  407714:	ldr	w0, [x0, #3488]
  407718:	cbz	w0, 407728 <printf@plt+0x61b8>
  40771c:	cmp	w0, #0x1
  407720:	b.eq	40773c <printf@plt+0x61cc>  // b.none
  407724:	ret
  407728:	adrp	x1, 43a000 <_Znam@GLIBCXX_3.4>
  40772c:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x3388>
  407730:	add	x0, x0, #0xae0
  407734:	ldr	w1, [x1, #412]
  407738:	b	401570 <printf@plt>
  40773c:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x3388>
  407740:	add	x0, x0, #0xb00
  407744:	b	401570 <printf@plt>
  407748:	stp	x29, x30, [sp, #-32]!
  40774c:	mov	x29, sp
  407750:	stp	x19, x20, [sp, #16]
  407754:	mov	x19, x0
  407758:	ldr	x0, [x0, #16]
  40775c:	cbz	x0, 407774 <printf@plt+0x6204>
  407760:	adrp	x1, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  407764:	ldr	w1, [x1, #3488]
  407768:	cbz	w1, 407780 <printf@plt+0x6210>
  40776c:	cmp	w1, #0x1
  407770:	b.eq	407794 <printf@plt+0x6224>  // b.none
  407774:	ldp	x19, x20, [sp, #16]
  407778:	ldp	x29, x30, [sp], #32
  40777c:	ret
  407780:	adrp	x1, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  407784:	ldp	x19, x20, [sp, #16]
  407788:	ldp	x29, x30, [sp], #32
  40778c:	ldr	x1, [x1, #3464]
  407790:	b	4012a0 <fputs@plt>
  407794:	adrp	x20, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  407798:	mov	x2, #0x7                   	// #7
  40779c:	mov	x1, #0x1                   	// #1
  4077a0:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x3388>
  4077a4:	ldr	x3, [x20, #3464]
  4077a8:	add	x0, x0, #0xb20
  4077ac:	bl	4014f0 <fwrite@plt>
  4077b0:	ldr	x1, [x20, #3464]
  4077b4:	ldr	x0, [x19, #16]
  4077b8:	bl	4012a0 <fputs@plt>
  4077bc:	ldr	x3, [x20, #3464]
  4077c0:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x3388>
  4077c4:	ldp	x19, x20, [sp, #16]
  4077c8:	add	x0, x0, #0xb28
  4077cc:	ldp	x29, x30, [sp], #32
  4077d0:	mov	x2, #0x8                   	// #8
  4077d4:	mov	x1, #0x1                   	// #1
  4077d8:	b	4014f0 <fwrite@plt>
  4077dc:	nop
  4077e0:	stp	x29, x30, [sp, #-80]!
  4077e4:	mov	x29, sp
  4077e8:	stp	x19, x20, [sp, #16]
  4077ec:	adrp	x20, 43a000 <_Znam@GLIBCXX_3.4>
  4077f0:	stp	x21, x22, [sp, #32]
  4077f4:	add	x22, x20, #0x198
  4077f8:	mov	x21, x0
  4077fc:	ldr	x0, [x22, #8]
  407800:	cbz	x0, 407854 <printf@plt+0x62e4>
  407804:	add	x19, x22, #0x8
  407808:	mov	w20, #0x0                   	// #0
  40780c:	str	x23, [sp, #48]
  407810:	mov	w23, w1
  407814:	b	407824 <printf@plt+0x62b4>
  407818:	ldr	x0, [x19, #16]!
  40781c:	add	w20, w20, #0x1
  407820:	cbz	x0, 407850 <printf@plt+0x62e0>
  407824:	mov	x1, x21
  407828:	bl	401480 <strcmp@plt>
  40782c:	cbnz	w0, 407818 <printf@plt+0x62a8>
  407830:	add	x20, x22, w20, sxtw #4
  407834:	ldp	x21, x22, [sp, #32]
  407838:	ldr	x0, [x20, #16]
  40783c:	ldp	x19, x20, [sp, #16]
  407840:	str	w23, [x0]
  407844:	ldr	x23, [sp, #48]
  407848:	ldp	x29, x30, [sp], #80
  40784c:	ret
  407850:	ldr	x23, [sp, #48]
  407854:	mov	x1, x21
  407858:	add	x0, sp, #0x40
  40785c:	bl	415da8 <printf@plt+0x14838>
  407860:	adrp	x3, 43f000 <stderr@@GLIBC_2.17+0x3270>
  407864:	add	x3, x3, #0x238
  407868:	add	x1, sp, #0x40
  40786c:	mov	x2, x3
  407870:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x3388>
  407874:	add	x0, x0, #0xb38
  407878:	bl	416028 <printf@plt+0x14ab8>
  40787c:	ldp	x19, x20, [sp, #16]
  407880:	ldp	x21, x22, [sp, #32]
  407884:	ldp	x29, x30, [sp], #80
  407888:	ret
  40788c:	nop
  407890:	cmp	w0, #0x1
  407894:	sub	w1, w0, #0x2
  407898:	csel	w0, w1, w0, gt
  40789c:	ret
  4078a0:	and	w0, w0, #0xfffffffe
  4078a4:	ret
  4078a8:	tbnz	w0, #31, 4078b8 <printf@plt+0x6348>
  4078ac:	adrp	x1, 43a000 <_Znam@GLIBCXX_3.4>
  4078b0:	str	w0, [x1, #1044]
  4078b4:	ret
  4078b8:	adrp	x1, 43a000 <_Znam@GLIBCXX_3.4>
  4078bc:	neg	w0, w0
  4078c0:	str	w0, [x1, #1040]
  4078c4:	ret
  4078c8:	stp	x29, x30, [sp, #-48]!
  4078cc:	mov	w3, #0xfd                  	// #253
  4078d0:	mov	w2, #0xa                   	// #10
  4078d4:	mov	x29, sp
  4078d8:	stp	x19, x20, [sp, #16]
  4078dc:	mov	x19, x0
  4078e0:	add	x1, sp, #0x28
  4078e4:	ldrb	w0, [x0]
  4078e8:	sub	w0, w0, #0x2b
  4078ec:	tst	w0, w3
  4078f0:	cinc	x20, x19, eq  // eq = none
  4078f4:	mov	x0, x20
  4078f8:	bl	401320 <strtol@plt>
  4078fc:	cmp	x0, #0x0
  407900:	b.le	407920 <printf@plt+0x63b0>
  407904:	ldr	x2, [sp, #40]
  407908:	mov	x1, x0
  40790c:	mov	x0, #0x7fffffff            	// #2147483647
  407910:	ldrb	w2, [x2]
  407914:	cmp	w2, #0x0
  407918:	ccmp	x1, x0, #0x0, eq  // eq = none
  40791c:	b.le	407930 <printf@plt+0x63c0>
  407920:	mov	w0, #0x0                   	// #0
  407924:	ldp	x19, x20, [sp, #16]
  407928:	ldp	x29, x30, [sp], #48
  40792c:	ret
  407930:	cmp	x20, x19
  407934:	b.ls	407980 <printf@plt+0x6410>  // b.plast
  407938:	adrp	x3, 43d000 <stderr@@GLIBC_2.17+0x1270>
  40793c:	ldr	w0, [x3, #3680]
  407940:	sxtw	x2, w0
  407944:	cbnz	w0, 407958 <printf@plt+0x63e8>
  407948:	mov	x2, #0xa                   	// #10
  40794c:	mov	w0, w2
  407950:	mov	w4, #0xa                   	// #10
  407954:	str	w4, [x3, #3680]
  407958:	ldrb	w4, [x19]
  40795c:	cmp	w4, #0x2b
  407960:	b.eq	407998 <printf@plt+0x6428>  // b.none
  407964:	sub	x2, x2, x1
  407968:	cmp	x2, #0x0
  40796c:	b.le	407920 <printf@plt+0x63b0>
  407970:	sub	w1, w0, w1
  407974:	mov	w0, #0x1                   	// #1
  407978:	str	w1, [x3, #3680]
  40797c:	b	407924 <printf@plt+0x63b4>
  407980:	adrp	x2, 43d000 <stderr@@GLIBC_2.17+0x1270>
  407984:	mov	w0, #0x1                   	// #1
  407988:	ldp	x19, x20, [sp, #16]
  40798c:	str	w1, [x2, #3680]
  407990:	ldp	x29, x30, [sp], #48
  407994:	ret
  407998:	mov	x4, #0x7fffffff            	// #2147483647
  40799c:	sub	x4, x4, x1
  4079a0:	cmp	x2, x4
  4079a4:	b.gt	407920 <printf@plt+0x63b0>
  4079a8:	add	w1, w0, w1
  4079ac:	mov	w0, #0x1                   	// #1
  4079b0:	str	w1, [x3, #3680]
  4079b4:	b	407924 <printf@plt+0x63b4>
  4079b8:	adrp	x1, 43a000 <_Znam@GLIBCXX_3.4>
  4079bc:	str	w0, [x1, #1048]
  4079c0:	ret
  4079c4:	nop
  4079c8:	adrp	x1, 43d000 <stderr@@GLIBC_2.17+0x1270>
  4079cc:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x3388>
  4079d0:	add	x0, x0, #0xb58
  4079d4:	ldr	x1, [x1, #3688]
  4079d8:	cmp	x1, #0x0
  4079dc:	csel	x0, x0, x1, eq  // eq = none
  4079e0:	ret
  4079e4:	nop
  4079e8:	adrp	x1, 43d000 <stderr@@GLIBC_2.17+0x1270>
  4079ec:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x3388>
  4079f0:	add	x0, x0, #0xb60
  4079f4:	ldr	x1, [x1, #3696]
  4079f8:	cmp	x1, #0x0
  4079fc:	csel	x0, x0, x1, eq  // eq = none
  407a00:	ret
  407a04:	nop
  407a08:	adrp	x1, 43d000 <stderr@@GLIBC_2.17+0x1270>
  407a0c:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x3388>
  407a10:	add	x0, x0, #0xb68
  407a14:	ldr	x1, [x1, #3704]
  407a18:	cmp	x1, #0x0
  407a1c:	csel	x0, x0, x1, eq  // eq = none
  407a20:	ret
  407a24:	nop
  407a28:	stp	x29, x30, [sp, #-32]!
  407a2c:	mov	x29, sp
  407a30:	stp	x19, x20, [sp, #16]
  407a34:	adrp	x19, 43d000 <stderr@@GLIBC_2.17+0x1270>
  407a38:	add	x19, x19, #0xe60
  407a3c:	mov	x20, x0
  407a40:	ldr	x0, [x19, #8]
  407a44:	cbz	x0, 407a4c <printf@plt+0x64dc>
  407a48:	bl	401440 <_ZdaPv@plt>
  407a4c:	mov	x0, x20
  407a50:	bl	41a478 <_ZdlPvm@@Base+0x1800>
  407a54:	str	x0, [x19, #8]
  407a58:	ldp	x19, x20, [sp, #16]
  407a5c:	ldp	x29, x30, [sp], #32
  407a60:	ret
  407a64:	nop
  407a68:	stp	x29, x30, [sp, #-32]!
  407a6c:	mov	x29, sp
  407a70:	stp	x19, x20, [sp, #16]
  407a74:	adrp	x19, 43d000 <stderr@@GLIBC_2.17+0x1270>
  407a78:	add	x19, x19, #0xe60
  407a7c:	mov	x20, x0
  407a80:	ldr	x0, [x19, #16]
  407a84:	cbz	x0, 407a8c <printf@plt+0x651c>
  407a88:	bl	401440 <_ZdaPv@plt>
  407a8c:	mov	x0, x20
  407a90:	bl	41a478 <_ZdlPvm@@Base+0x1800>
  407a94:	str	x0, [x19, #16]
  407a98:	ldp	x19, x20, [sp, #16]
  407a9c:	ldp	x29, x30, [sp], #32
  407aa0:	ret
  407aa4:	nop
  407aa8:	stp	x29, x30, [sp, #-32]!
  407aac:	mov	x29, sp
  407ab0:	stp	x19, x20, [sp, #16]
  407ab4:	adrp	x19, 43d000 <stderr@@GLIBC_2.17+0x1270>
  407ab8:	add	x19, x19, #0xe60
  407abc:	mov	x20, x0
  407ac0:	ldr	x0, [x19, #24]
  407ac4:	cbz	x0, 407acc <printf@plt+0x655c>
  407ac8:	bl	401440 <_ZdaPv@plt>
  407acc:	mov	x0, x20
  407ad0:	bl	41a478 <_ZdlPvm@@Base+0x1800>
  407ad4:	str	x0, [x19, #24]
  407ad8:	ldp	x19, x20, [sp, #16]
  407adc:	ldp	x29, x30, [sp], #32
  407ae0:	ret
  407ae4:	nop
  407ae8:	adrp	x0, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  407aec:	ldr	w0, [x0, #3488]
  407af0:	cbz	w0, 407af8 <printf@plt+0x6588>
  407af4:	ret
  407af8:	stp	x29, x30, [sp, #-16]!
  407afc:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x3388>
  407b00:	add	x0, x0, #0xb70
  407b04:	mov	x29, sp
  407b08:	bl	4012c0 <puts@plt>
  407b0c:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x3388>
  407b10:	add	x0, x0, #0xb80
  407b14:	bl	4012c0 <puts@plt>
  407b18:	ldp	x29, x30, [sp], #16
  407b1c:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x3388>
  407b20:	add	x0, x0, #0xb88
  407b24:	b	4012c0 <puts@plt>
  407b28:	adrp	x0, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  407b2c:	ldr	w0, [x0, #3488]
  407b30:	cbz	w0, 407b5c <printf@plt+0x65ec>
  407b34:	cmp	w0, #0x1
  407b38:	b.eq	407b40 <printf@plt+0x65d0>  // b.none
  407b3c:	ret
  407b40:	adrp	x0, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  407b44:	ldr	w0, [x0, #3520]
  407b48:	cbnz	w0, 407b3c <printf@plt+0x65cc>
  407b4c:	adrp	x1, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  407b50:	mov	w0, #0xa                   	// #10
  407b54:	ldr	x1, [x1, #3464]
  407b58:	b	4012f0 <putc@plt>
  407b5c:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x3388>
  407b60:	add	x0, x0, #0xb90
  407b64:	b	4012c0 <puts@plt>
  407b68:	adrp	x0, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  407b6c:	ldr	w0, [x0, #3488]
  407b70:	cbz	w0, 407b78 <printf@plt+0x6608>
  407b74:	ret
  407b78:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x3388>
  407b7c:	add	x0, x0, #0xb98
  407b80:	b	4012c0 <puts@plt>
  407b84:	nop
  407b88:	stp	x29, x30, [sp, #-32]!
  407b8c:	adrp	x1, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  407b90:	mov	x29, sp
  407b94:	ldr	w1, [x1, #3488]
  407b98:	str	x19, [sp, #16]
  407b9c:	mov	x19, x0
  407ba0:	cbz	w1, 407bb8 <printf@plt+0x6648>
  407ba4:	cmp	w1, #0x1
  407ba8:	b.eq	407be8 <printf@plt+0x6678>  // b.none
  407bac:	ldr	x19, [sp, #16]
  407bb0:	ldp	x29, x30, [sp], #32
  407bb4:	ret
  407bb8:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x3388>
  407bbc:	add	x0, x0, #0xba8
  407bc0:	bl	4012c0 <puts@plt>
  407bc4:	mov	x1, x19
  407bc8:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x3388>
  407bcc:	add	x0, x0, #0xbb0
  407bd0:	bl	401570 <printf@plt>
  407bd4:	ldr	x19, [sp, #16]
  407bd8:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x3388>
  407bdc:	ldp	x29, x30, [sp], #32
  407be0:	add	x0, x0, #0xbc0
  407be4:	b	4012c0 <puts@plt>
  407be8:	adrp	x1, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  407bec:	ldr	x1, [x1, #3464]
  407bf0:	bl	4012a0 <fputs@plt>
  407bf4:	adrp	x0, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  407bf8:	ldr	w0, [x0, #3520]
  407bfc:	cbz	w0, 407bac <printf@plt+0x663c>
  407c00:	ldrb	w0, [x19]
  407c04:	cbz	w0, 407bac <printf@plt+0x663c>
  407c08:	ldr	x19, [sp, #16]
  407c0c:	mov	w0, #0xa                   	// #10
  407c10:	ldp	x29, x30, [sp], #32
  407c14:	b	4013a0 <putchar@plt>
  407c18:	adrp	x1, 43a000 <_Znam@GLIBCXX_3.4>
  407c1c:	str	w0, [x1, #1052]
  407c20:	ret
  407c24:	nop
  407c28:	adrp	x0, 43a000 <_Znam@GLIBCXX_3.4>
  407c2c:	add	x0, x0, #0x198
  407c30:	ldr	w2, [x0, #644]
  407c34:	tbz	w2, #31, 407c40 <printf@plt+0x66d0>
  407c38:	mov	w2, #0x0                   	// #0
  407c3c:	str	wzr, [x0, #644]
  407c40:	ldr	w1, [x0, #640]
  407c44:	tbnz	w1, #31, 407c54 <printf@plt+0x66e4>
  407c48:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x3388>
  407c4c:	add	x0, x0, #0xbc8
  407c50:	b	401570 <printf@plt>
  407c54:	mov	w1, w2
  407c58:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x3388>
  407c5c:	add	x0, x0, #0xbe0
  407c60:	b	401570 <printf@plt>
  407c64:	nop
  407c68:	adrp	x1, 43d000 <stderr@@GLIBC_2.17+0x1270>
  407c6c:	add	x1, x1, #0xe60
  407c70:	adrp	x2, 41d000 <_ZdlPvm@@Base+0x4388>
  407c74:	add	x2, x2, #0x2c8
  407c78:	str	x2, [x0]
  407c7c:	ldr	w3, [x1, #32]
  407c80:	stp	wzr, w3, [x0, #8]
  407c84:	add	w4, w3, #0x1
  407c88:	str	w4, [x1, #32]
  407c8c:	ret
  407c90:	ret
  407c94:	nop
  407c98:	mov	x1, #0x10                  	// #16
  407c9c:	b	418c78 <_ZdlPvm@@Base>
  407ca0:	stp	x29, x30, [sp, #-32]!
  407ca4:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x3388>
  407ca8:	mov	x29, sp
  407cac:	stp	x19, x20, [sp, #16]
  407cb0:	adrp	x19, 43a000 <_Znam@GLIBCXX_3.4>
  407cb4:	add	x19, x19, #0x198
  407cb8:	mov	x20, x0
  407cbc:	add	x0, x1, #0xc00
  407cc0:	bl	4012c0 <puts@plt>
  407cc4:	ldr	w1, [x19, #636]
  407cc8:	cmp	w1, #0x0
  407ccc:	b.lt	407d10 <printf@plt+0x67a0>  // b.tstop
  407cd0:	b.eq	407ce0 <printf@plt+0x6770>  // b.none
  407cd4:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x3388>
  407cd8:	add	x0, x0, #0xc18
  407cdc:	bl	401570 <printf@plt>
  407ce0:	ldr	w1, [x19, #632]
  407ce4:	cmp	w1, #0x0
  407ce8:	b.le	407cf8 <printf@plt+0x6788>
  407cec:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x3388>
  407cf0:	add	x0, x0, #0xc38
  407cf4:	bl	401570 <printf@plt>
  407cf8:	mov	w0, #0xffffffff            	// #-1
  407cfc:	str	w0, [x19, #632]
  407d00:	str	w0, [x19, #636]
  407d04:	ldp	x19, x20, [sp, #16]
  407d08:	ldp	x29, x30, [sp], #32
  407d0c:	ret
  407d10:	ldr	w1, [x19, #632]
  407d14:	tbz	w1, #31, 407ce4 <printf@plt+0x6774>
  407d18:	ldr	w4, [x19, #648]
  407d1c:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x3388>
  407d20:	ldr	w3, [x20, #12]
  407d24:	add	x0, x0, #0xc58
  407d28:	mov	w2, w4
  407d2c:	mov	w1, w3
  407d30:	bl	401570 <printf@plt>
  407d34:	ldr	w4, [x19, #652]
  407d38:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x3388>
  407d3c:	ldr	w3, [x20, #12]
  407d40:	add	x0, x0, #0xc98
  407d44:	ldp	x19, x20, [sp, #16]
  407d48:	mov	w2, w4
  407d4c:	ldp	x29, x30, [sp], #32
  407d50:	mov	w1, w3
  407d54:	b	401570 <printf@plt>
  407d58:	stp	x29, x30, [sp, #-64]!
  407d5c:	adrp	x1, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  407d60:	mov	x29, sp
  407d64:	stp	x19, x20, [sp, #16]
  407d68:	mov	x19, x0
  407d6c:	ldr	w0, [x1, #3488]
  407d70:	str	x21, [sp, #32]
  407d74:	cbz	w0, 407dec <printf@plt+0x687c>
  407d78:	adrp	x21, 43d000 <stderr@@GLIBC_2.17+0x1270>
  407d7c:	cmp	w0, #0x1
  407d80:	add	x21, x21, #0xe60
  407d84:	b.eq	407dac <printf@plt+0x683c>  // b.none
  407d88:	ldr	x1, [x19]
  407d8c:	mov	x0, x19
  407d90:	ldr	x1, [x1, #16]
  407d94:	blr	x1
  407d98:	str	wzr, [x21, #32]
  407d9c:	ldp	x19, x20, [sp, #16]
  407da0:	ldr	x21, [sp, #32]
  407da4:	ldp	x29, x30, [sp], #64
  407da8:	ret
  407dac:	adrp	x0, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  407db0:	ldr	w0, [x0, #3520]
  407db4:	cbnz	w0, 407fc4 <printf@plt+0x6a54>
  407db8:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x3388>
  407dbc:	add	x0, x0, #0xf60
  407dc0:	bl	401570 <printf@plt>
  407dc4:	adrp	x21, 43d000 <stderr@@GLIBC_2.17+0x1270>
  407dc8:	ldr	x1, [x19]
  407dcc:	mov	x0, x19
  407dd0:	add	x21, x21, #0xe60
  407dd4:	ldr	x1, [x1, #48]
  407dd8:	blr	x1
  407ddc:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x3388>
  407de0:	add	x0, x0, #0xf68
  407de4:	bl	401570 <printf@plt>
  407de8:	b	407d88 <printf@plt+0x6818>
  407dec:	adrp	x20, 43d000 <stderr@@GLIBC_2.17+0x1270>
  407df0:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x3388>
  407df4:	add	x21, x20, #0xe60
  407df8:	add	x0, x0, #0xcd0
  407dfc:	bl	4012c0 <puts@plt>
  407e00:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x3388>
  407e04:	add	x0, x0, #0xce8
  407e08:	bl	4012c0 <puts@plt>
  407e0c:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x3388>
  407e10:	add	x0, x0, #0xcf0
  407e14:	bl	4012c0 <puts@plt>
  407e18:	ldr	x2, [x21, #8]
  407e1c:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x3388>
  407e20:	add	x1, x1, #0xb58
  407e24:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x3388>
  407e28:	cmp	x2, #0x0
  407e2c:	add	x0, x0, #0xd08
  407e30:	csel	x1, x1, x2, eq  // eq = none
  407e34:	bl	401570 <printf@plt>
  407e38:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x3388>
  407e3c:	add	x0, x0, #0xd10
  407e40:	bl	4012c0 <puts@plt>
  407e44:	ldr	w2, [x20, #3680]
  407e48:	cmp	w2, #0x0
  407e4c:	b.gt	407f8c <printf@plt+0x6a1c>
  407e50:	ldr	x2, [x19]
  407e54:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x3388>
  407e58:	ldr	x0, [x21, #16]
  407e5c:	add	x1, x1, #0xb60
  407e60:	ldr	x2, [x2, #112]
  407e64:	cmp	x0, #0x0
  407e68:	csel	x0, x1, x0, eq  // eq = none
  407e6c:	str	x0, [x21, #40]
  407e70:	mov	w1, #0x0                   	// #0
  407e74:	mov	x0, x19
  407e78:	blr	x2
  407e7c:	ldr	x2, [x19]
  407e80:	mov	w1, #0x3                   	// #3
  407e84:	mov	x0, x19
  407e88:	ldr	x2, [x2, #24]
  407e8c:	blr	x2
  407e90:	mov	w20, w0
  407e94:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x3388>
  407e98:	add	x0, x0, #0xd28
  407e9c:	bl	4012c0 <puts@plt>
  407ea0:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x3388>
  407ea4:	add	x0, x0, #0xd38
  407ea8:	bl	4012c0 <puts@plt>
  407eac:	mov	w1, w20
  407eb0:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x3388>
  407eb4:	add	x0, x0, #0xd48
  407eb8:	bl	401570 <printf@plt>
  407ebc:	cmp	w20, #0x1
  407ec0:	b.eq	407ffc <printf@plt+0x6a8c>  // b.none
  407ec4:	cmp	w20, #0x2
  407ec8:	b.eq	40801c <printf@plt+0x6aac>  // b.none
  407ecc:	cbnz	w20, 407fd4 <printf@plt+0x6a64>
  407ed0:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x3388>
  407ed4:	add	x0, x0, #0xdd0
  407ed8:	bl	4012c0 <puts@plt>
  407edc:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x3388>
  407ee0:	add	x0, x0, #0xe88
  407ee4:	bl	401570 <printf@plt>
  407ee8:	ldr	x2, [x21, #8]
  407eec:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x3388>
  407ef0:	add	x1, x1, #0xb58
  407ef4:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x3388>
  407ef8:	cmp	x2, #0x0
  407efc:	add	x0, x0, #0xea0
  407f00:	csel	x1, x1, x2, eq  // eq = none
  407f04:	bl	401570 <printf@plt>
  407f08:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x3388>
  407f0c:	add	x0, x0, #0xea8
  407f10:	bl	401570 <printf@plt>
  407f14:	ldr	x2, [x19]
  407f18:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x3388>
  407f1c:	ldr	x0, [x21, #16]
  407f20:	add	x1, x1, #0xb60
  407f24:	ldr	x2, [x2, #48]
  407f28:	cmp	x0, #0x0
  407f2c:	csel	x0, x1, x0, eq  // eq = none
  407f30:	str	x0, [x21, #40]
  407f34:	mov	x0, x19
  407f38:	blr	x2
  407f3c:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x3388>
  407f40:	add	x0, x0, #0xec0
  407f44:	bl	4012c0 <puts@plt>
  407f48:	cmp	w20, #0x2
  407f4c:	b.eq	407fe8 <printf@plt+0x6a78>  // b.none
  407f50:	mov	x0, x19
  407f54:	bl	407ca0 <printf@plt+0x6730>
  407f58:	adrp	x0, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  407f5c:	ldr	w0, [x0, #3504]
  407f60:	cbnz	w0, 407d88 <printf@plt+0x6818>
  407f64:	adrp	x1, 43a000 <_Znam@GLIBCXX_3.4>
  407f68:	add	x1, x1, #0x198
  407f6c:	ldr	w3, [x19, #12]
  407f70:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x3388>
  407f74:	add	x0, x0, #0xf20
  407f78:	ldr	w2, [x1, #648]
  407f7c:	ldr	w4, [x1, #652]
  407f80:	mov	w1, w3
  407f84:	bl	401570 <printf@plt>
  407f88:	b	407d88 <printf@plt+0x6818>
  407f8c:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1388>
  407f90:	add	x1, x1, #0x7b0
  407f94:	add	x0, sp, #0x30
  407f98:	bl	401390 <sprintf@plt>
  407f9c:	add	x0, sp, #0x30
  407fa0:	bl	41a478 <_ZdlPvm@@Base+0x1800>
  407fa4:	mov	x20, x0
  407fa8:	mov	x0, #0x20                  	// #32
  407fac:	bl	418c10 <_Znwm@@Base>
  407fb0:	mov	x2, x19
  407fb4:	mov	x1, x20
  407fb8:	mov	x19, x0
  407fbc:	bl	4123d0 <printf@plt+0x10e60>
  407fc0:	b	407e50 <printf@plt+0x68e0>
  407fc4:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x3388>
  407fc8:	add	x0, x0, #0xf50
  407fcc:	bl	401570 <printf@plt>
  407fd0:	b	407db8 <printf@plt+0x6848>
  407fd4:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x3388>
  407fd8:	mov	w0, #0x13e                 	// #318
  407fdc:	add	x1, x1, #0xdb8
  407fe0:	bl	415a20 <printf@plt+0x144b0>
  407fe4:	b	407ed0 <printf@plt+0x6960>
  407fe8:	ldr	w1, [x19, #12]
  407fec:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x3388>
  407ff0:	add	x0, x0, #0xed0
  407ff4:	bl	401570 <printf@plt>
  407ff8:	b	407f50 <printf@plt+0x69e0>
  407ffc:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x3388>
  408000:	add	x0, x0, #0xd58
  408004:	bl	4012c0 <puts@plt>
  408008:	ldr	w1, [x19, #12]
  40800c:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x3388>
  408010:	add	x0, x0, #0xd70
  408014:	bl	401570 <printf@plt>
  408018:	b	407ed0 <printf@plt+0x6960>
  40801c:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x3388>
  408020:	add	x0, x0, #0xd88
  408024:	bl	4012c0 <puts@plt>
  408028:	b	407ed0 <printf@plt+0x6960>
  40802c:	mov	x1, #0x20                  	// #32
  408030:	mov	x20, x0
  408034:	mov	x0, x19
  408038:	bl	418c78 <_ZdlPvm@@Base>
  40803c:	mov	x0, x20
  408040:	bl	401500 <_Unwind_Resume@plt>
  408044:	nop
  408048:	stp	x29, x30, [sp, #-32]!
  40804c:	mov	x29, sp
  408050:	stp	x19, x20, [sp, #16]
  408054:	mov	x19, x0
  408058:	mov	x20, x1
  40805c:	mov	x0, #0x50                  	// #80
  408060:	bl	401290 <_Znam@plt>
  408064:	mov	w3, #0xa                   	// #10
  408068:	str	w3, [x19]
  40806c:	str	x0, [x19, #8]
  408070:	mov	w1, #0x1                   	// #1
  408074:	stp	xzr, xzr, [x0, #8]
  408078:	stp	xzr, xzr, [x0, #24]
  40807c:	stp	xzr, xzr, [x0, #40]
  408080:	stp	xzr, xzr, [x0, #56]
  408084:	str	xzr, [x0, #72]
  408088:	str	x20, [x0]
  40808c:	str	w1, [x19, #16]
  408090:	ldp	x19, x20, [sp, #16]
  408094:	ldp	x29, x30, [sp], #32
  408098:	ret
  40809c:	nop
  4080a0:	stp	x29, x30, [sp, #-48]!
  4080a4:	mov	x29, sp
  4080a8:	stp	x19, x20, [sp, #16]
  4080ac:	mov	x19, x0
  4080b0:	ldr	w0, [x0]
  4080b4:	mov	x20, x1
  4080b8:	ldr	w2, [x19, #16]
  4080bc:	str	x21, [sp, #32]
  4080c0:	cmp	w2, w0
  4080c4:	ldr	x21, [x19, #8]
  4080c8:	b.lt	408110 <printf@plt+0x6ba0>  // b.tstop
  4080cc:	lsl	w0, w0, #1
  4080d0:	str	w0, [x19]
  4080d4:	mov	x1, #0xfffffffffffffff     	// #1152921504606846975
  4080d8:	cmp	x1, w0, sxtw
  4080dc:	sxtw	x0, w0
  4080e0:	b.cc	40812c <printf@plt+0x6bbc>  // b.lo, b.ul, b.last
  4080e4:	lsl	x0, x0, #3
  4080e8:	bl	401290 <_Znam@plt>
  4080ec:	ldrsw	x2, [x19, #16]
  4080f0:	mov	x1, x21
  4080f4:	str	x0, [x19, #8]
  4080f8:	lsl	x2, x2, #3
  4080fc:	bl	4012b0 <memcpy@plt>
  408100:	mov	x0, x21
  408104:	bl	401440 <_ZdaPv@plt>
  408108:	ldr	w2, [x19, #16]
  40810c:	ldr	x21, [x19, #8]
  408110:	add	w0, w2, #0x1
  408114:	str	w0, [x19, #16]
  408118:	str	x20, [x21, w2, sxtw #3]
  40811c:	ldp	x19, x20, [sp, #16]
  408120:	ldr	x21, [sp, #32]
  408124:	ldp	x29, x30, [sp], #48
  408128:	ret
  40812c:	bl	401470 <__cxa_throw_bad_array_new_length@plt>
  408130:	ldr	w3, [x0, #16]
  408134:	ldr	x2, [x0, #8]
  408138:	cmp	w3, #0x0
  40813c:	b.le	4081b4 <printf@plt+0x6c44>
  408140:	stp	x29, x30, [sp, #-32]!
  408144:	mov	x29, sp
  408148:	stp	x19, x20, [sp, #16]
  40814c:	mov	x20, x0
  408150:	mov	x19, #0x0                   	// #0
  408154:	nop
  408158:	ldr	x1, [x2, x19, lsl #3]
  40815c:	mov	x0, x1
  408160:	cbz	x1, 408198 <printf@plt+0x6c28>
  408164:	ldr	x1, [x1]
  408168:	add	x19, x19, #0x1
  40816c:	ldr	x1, [x1, #16]
  408170:	blr	x1
  408174:	ldr	w3, [x20, #16]
  408178:	ldr	x2, [x20, #8]
  40817c:	cmp	w3, w19
  408180:	b.gt	408158 <printf@plt+0x6be8>
  408184:	cbz	x2, 4081a8 <printf@plt+0x6c38>
  408188:	ldp	x19, x20, [sp, #16]
  40818c:	mov	x0, x2
  408190:	ldp	x29, x30, [sp], #32
  408194:	b	401440 <_ZdaPv@plt>
  408198:	add	x19, x19, #0x1
  40819c:	cmp	w3, w19
  4081a0:	b.gt	408158 <printf@plt+0x6be8>
  4081a4:	cbnz	x2, 408188 <printf@plt+0x6c18>
  4081a8:	ldp	x19, x20, [sp, #16]
  4081ac:	ldp	x29, x30, [sp], #32
  4081b0:	ret
  4081b4:	cbz	x2, 4081c0 <printf@plt+0x6c50>
  4081b8:	mov	x0, x2
  4081bc:	b	401440 <_ZdaPv@plt>
  4081c0:	ret
  4081c4:	nop
  4081c8:	stp	x29, x30, [sp, #-48]!
  4081cc:	mov	x29, sp
  4081d0:	stp	x19, x20, [sp, #16]
  4081d4:	mov	x20, x0
  4081d8:	ldr	w0, [x0, #16]
  4081dc:	cmp	w0, #0x0
  4081e0:	b.le	40821c <printf@plt+0x6cac>
  4081e4:	str	x21, [sp, #32]
  4081e8:	mov	w21, w1
  4081ec:	mov	x19, #0x0                   	// #0
  4081f0:	ldr	x0, [x20, #8]
  4081f4:	mov	w1, w21
  4081f8:	ldr	x0, [x0, x19, lsl #3]
  4081fc:	add	x19, x19, #0x1
  408200:	ldr	x2, [x0]
  408204:	ldr	x2, [x2, #112]
  408208:	blr	x2
  40820c:	ldr	w0, [x20, #16]
  408210:	cmp	w0, w19
  408214:	b.gt	4081f0 <printf@plt+0x6c80>
  408218:	ldr	x21, [sp, #32]
  40821c:	ldp	x19, x20, [sp, #16]
  408220:	ldp	x29, x30, [sp], #48
  408224:	ret
  408228:	adrp	x2, 43d000 <stderr@@GLIBC_2.17+0x1270>
  40822c:	add	x2, x2, #0xe60
  408230:	str	wzr, [x0, #8]
  408234:	adrp	x3, 41d000 <_ZdlPvm@@Base+0x4388>
  408238:	add	x3, x3, #0x350
  40823c:	str	x3, [x0]
  408240:	ldr	w4, [x2, #32]
  408244:	ldr	w6, [x1, #8]
  408248:	add	w5, w4, #0x1
  40824c:	stp	w6, w4, [x0, #8]
  408250:	str	x1, [x0, #16]
  408254:	str	w5, [x2, #32]
  408258:	ret
  40825c:	nop
  408260:	mov	x1, x0
  408264:	adrp	x2, 41d000 <_ZdlPvm@@Base+0x4388>
  408268:	ldr	x0, [x0, #16]
  40826c:	add	x2, x2, #0x350
  408270:	str	x2, [x1]
  408274:	cbz	x0, 408288 <printf@plt+0x6d18>
  408278:	ldr	x1, [x0]
  40827c:	ldr	x1, [x1, #16]
  408280:	mov	x16, x1
  408284:	br	x16
  408288:	ret
  40828c:	nop
  408290:	stp	x29, x30, [sp, #-32]!
  408294:	adrp	x1, 41d000 <_ZdlPvm@@Base+0x4388>
  408298:	add	x1, x1, #0x350
  40829c:	mov	x29, sp
  4082a0:	str	x19, [sp, #16]
  4082a4:	mov	x19, x0
  4082a8:	ldr	x0, [x0, #16]
  4082ac:	str	x1, [x19]
  4082b0:	cbz	x0, 4082c0 <printf@plt+0x6d50>
  4082b4:	ldr	x1, [x0]
  4082b8:	ldr	x1, [x1, #16]
  4082bc:	blr	x1
  4082c0:	mov	x0, x19
  4082c4:	mov	x1, #0x18                  	// #24
  4082c8:	ldr	x19, [sp, #16]
  4082cc:	ldp	x29, x30, [sp], #32
  4082d0:	b	418c78 <_ZdlPvm@@Base>
  4082d4:	nop
  4082d8:	adrp	x2, 43d000 <stderr@@GLIBC_2.17+0x1270>
  4082dc:	add	x2, x2, #0xe60
  4082e0:	adrp	x3, 41d000 <_ZdlPvm@@Base+0x4388>
  4082e4:	add	x3, x3, #0x460
  4082e8:	str	x3, [x0]
  4082ec:	ldr	w4, [x2, #32]
  4082f0:	stp	wzr, w4, [x0, #8]
  4082f4:	add	w5, w4, #0x1
  4082f8:	str	x1, [x0, #16]
  4082fc:	str	w5, [x2, #32]
  408300:	ret
  408304:	nop
  408308:	adrp	x1, 43d000 <stderr@@GLIBC_2.17+0x1270>
  40830c:	add	x1, x1, #0xe60
  408310:	adrp	x2, 41d000 <_ZdlPvm@@Base+0x4388>
  408314:	add	x2, x2, #0x4e8
  408318:	str	x2, [x0]
  40831c:	ldr	w3, [x1, #32]
  408320:	stp	wzr, w3, [x0, #8]
  408324:	add	w4, w3, #0x1
  408328:	str	wzr, [x0, #16]
  40832c:	str	w4, [x1, #32]
  408330:	ret
  408334:	nop
  408338:	adrp	x1, 43d000 <stderr@@GLIBC_2.17+0x1270>
  40833c:	add	x1, x1, #0xe60
  408340:	mov	w5, #0x8                   	// #8
  408344:	adrp	x2, 41d000 <_ZdlPvm@@Base+0x4388>
  408348:	add	x2, x2, #0x570
  40834c:	str	x2, [x0]
  408350:	ldr	w3, [x1, #32]
  408354:	stp	w5, w3, [x0, #8]
  408358:	add	w4, w3, #0x1
  40835c:	str	w4, [x1, #32]
  408360:	ret
  408364:	nop
  408368:	adrp	x1, 43d000 <stderr@@GLIBC_2.17+0x1270>
  40836c:	add	x1, x1, #0xe60
  408370:	mov	w5, #0x8                   	// #8
  408374:	adrp	x2, 41d000 <_ZdlPvm@@Base+0x4388>
  408378:	add	x2, x2, #0x5f8
  40837c:	str	x2, [x0]
  408380:	ldr	w3, [x1, #32]
  408384:	stp	w5, w3, [x0, #8]
  408388:	add	w4, w3, #0x1
  40838c:	str	w4, [x1, #32]
  408390:	ret
  408394:	nop
  408398:	stp	x29, x30, [sp, #-64]!
  40839c:	mov	x29, sp
  4083a0:	stp	x21, x22, [sp, #32]
  4083a4:	mov	x21, x0
  4083a8:	mov	x22, x1
  4083ac:	ldr	x0, [x0, #8]
  4083b0:	ldr	x0, [x0]
  4083b4:	ldr	x1, [x0]
  4083b8:	ldr	x1, [x1]
  4083bc:	blr	x1
  4083c0:	ldr	w0, [x21, #16]
  4083c4:	cmp	w0, #0x1
  4083c8:	b.le	408424 <printf@plt+0x6eb4>
  4083cc:	str	x23, [sp, #48]
  4083d0:	adrp	x23, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4083d4:	add	x23, x23, #0xd90
  4083d8:	stp	x19, x20, [sp, #16]
  4083dc:	mov	x20, #0x8                   	// #8
  4083e0:	mov	w19, #0x1                   	// #1
  4083e4:	nop
  4083e8:	ldr	x1, [x23]
  4083ec:	mov	x0, x22
  4083f0:	add	w19, w19, #0x1
  4083f4:	bl	4012a0 <fputs@plt>
  4083f8:	ldr	x0, [x21, #8]
  4083fc:	ldr	x0, [x0, x20]
  408400:	add	x20, x20, #0x8
  408404:	ldr	x2, [x0]
  408408:	ldr	x2, [x2]
  40840c:	blr	x2
  408410:	ldr	w0, [x21, #16]
  408414:	cmp	w0, w19
  408418:	b.gt	4083e8 <printf@plt+0x6e78>
  40841c:	ldp	x19, x20, [sp, #16]
  408420:	ldr	x23, [sp, #48]
  408424:	ldp	x21, x22, [sp, #32]
  408428:	ldp	x29, x30, [sp], #64
  40842c:	ret
  408430:	ret
  408434:	nop
  408438:	ret
  40843c:	nop
  408440:	ret
  408444:	nop
  408448:	mov	x1, #0x18                  	// #24
  40844c:	b	418c78 <_ZdlPvm@@Base>
  408450:	mov	x1, #0x10                  	// #16
  408454:	b	418c78 <_ZdlPvm@@Base>
  408458:	mov	x1, #0x10                  	// #16
  40845c:	b	418c78 <_ZdlPvm@@Base>
  408460:	stp	x29, x30, [sp, #-32]!
  408464:	mov	x29, sp
  408468:	stp	x19, x20, [sp, #16]
  40846c:	mov	x19, x0
  408470:	add	w20, w1, #0x1
  408474:	ldr	x0, [x0, #32]
  408478:	cbz	x0, 40848c <printf@plt+0x6f1c>
  40847c:	ldr	x2, [x0]
  408480:	mov	w1, w20
  408484:	ldr	x2, [x2, #112]
  408488:	blr	x2
  40848c:	ldr	x0, [x19, #24]
  408490:	cbz	x0, 4084a4 <printf@plt+0x6f34>
  408494:	ldr	x2, [x0]
  408498:	mov	w1, w20
  40849c:	ldr	x2, [x2, #112]
  4084a0:	blr	x2
  4084a4:	ldr	x0, [x19, #16]
  4084a8:	mov	w1, w20
  4084ac:	ldp	x19, x20, [sp, #16]
  4084b0:	ldr	x2, [x0]
  4084b4:	ldp	x29, x30, [sp], #32
  4084b8:	ldr	x2, [x2, #112]
  4084bc:	mov	x16, x2
  4084c0:	br	x16
  4084c4:	nop
  4084c8:	stp	x29, x30, [sp, #-48]!
  4084cc:	adrp	x1, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4084d0:	mov	x29, sp
  4084d4:	stp	x19, x20, [sp, #16]
  4084d8:	mov	x19, x0
  4084dc:	ldr	w0, [x1, #3488]
  4084e0:	cbz	w0, 408554 <printf@plt+0x6fe4>
  4084e4:	cmp	w0, #0x1
  4084e8:	b.eq	4084f8 <printf@plt+0x6f88>  // b.none
  4084ec:	ldp	x19, x20, [sp, #16]
  4084f0:	ldp	x29, x30, [sp], #48
  4084f4:	ret
  4084f8:	ldp	x0, x1, [x19, #24]
  4084fc:	cbz	x0, 408698 <printf@plt+0x7128>
  408500:	cbz	x1, 4086dc <printf@plt+0x716c>
  408504:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x4388>
  408508:	add	x0, x0, #0x748
  40850c:	bl	401570 <printf@plt>
  408510:	ldr	x0, [x19, #16]
  408514:	ldr	x1, [x0]
  408518:	ldr	x1, [x1, #48]
  40851c:	blr	x1
  408520:	ldr	x0, [x19, #24]
  408524:	ldr	x1, [x0]
  408528:	ldr	x1, [x1, #48]
  40852c:	blr	x1
  408530:	ldr	x0, [x19, #32]
  408534:	ldr	x1, [x0]
  408538:	ldr	x1, [x1, #48]
  40853c:	blr	x1
  408540:	ldp	x19, x20, [sp, #16]
  408544:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x4388>
  408548:	ldp	x29, x30, [sp], #48
  40854c:	add	x0, x0, #0x758
  408550:	b	401570 <printf@plt>
  408554:	ldr	w1, [x19, #12]
  408558:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x4388>
  40855c:	add	x0, x0, #0x670
  408560:	str	x21, [sp, #32]
  408564:	adrp	x21, 41d000 <_ZdlPvm@@Base+0x4388>
  408568:	bl	401570 <printf@plt>
  40856c:	ldr	x0, [x19, #32]
  408570:	cbz	x0, 408688 <printf@plt+0x7118>
  408574:	add	x21, x21, #0x680
  408578:	adrp	x20, 41c000 <_ZdlPvm@@Base+0x3388>
  40857c:	mov	x0, x21
  408580:	bl	401570 <printf@plt>
  408584:	ldr	w1, [x19, #12]
  408588:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x4388>
  40858c:	add	x0, x0, #0x688
  408590:	add	x20, x20, #0xa38
  408594:	bl	401570 <printf@plt>
  408598:	ldr	x1, [x19, #16]
  40859c:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x4388>
  4085a0:	ldr	x2, [x19, #32]
  4085a4:	add	x0, x0, #0x698
  4085a8:	ldr	w3, [x1, #12]
  4085ac:	ldr	w1, [x19, #12]
  4085b0:	ldr	w2, [x2, #12]
  4085b4:	bl	401570 <printf@plt>
  4085b8:	ldr	x0, [x19, #32]
  4085bc:	ldr	x1, [x0]
  4085c0:	ldr	x1, [x1, #48]
  4085c4:	blr	x1
  4085c8:	mov	x0, x20
  4085cc:	bl	401570 <printf@plt>
  4085d0:	ldr	x0, [x19, #24]
  4085d4:	cbz	x0, 408624 <printf@plt+0x70b4>
  4085d8:	mov	x0, x21
  4085dc:	bl	401570 <printf@plt>
  4085e0:	ldr	w1, [x19, #12]
  4085e4:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x4388>
  4085e8:	add	x0, x0, #0x6c8
  4085ec:	bl	401570 <printf@plt>
  4085f0:	ldp	x1, x3, [x19, #16]
  4085f4:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x4388>
  4085f8:	add	x0, x0, #0x6d8
  4085fc:	ldr	w2, [x1, #12]
  408600:	ldr	w3, [x3, #12]
  408604:	ldr	w1, [x19, #12]
  408608:	bl	401570 <printf@plt>
  40860c:	ldr	x0, [x19, #24]
  408610:	ldr	x1, [x0]
  408614:	ldr	x1, [x1, #48]
  408618:	blr	x1
  40861c:	mov	x0, x20
  408620:	bl	401570 <printf@plt>
  408624:	ldr	w1, [x19, #12]
  408628:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x4388>
  40862c:	add	x0, x0, #0x708
  408630:	bl	401570 <printf@plt>
  408634:	mov	x0, x21
  408638:	bl	401570 <printf@plt>
  40863c:	ldr	x2, [x19, #16]
  408640:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x4388>
  408644:	ldr	w1, [x19, #12]
  408648:	add	x0, x0, #0x718
  40864c:	ldr	w2, [x2, #12]
  408650:	bl	401570 <printf@plt>
  408654:	ldr	x0, [x19, #16]
  408658:	ldr	x1, [x0]
  40865c:	ldr	x1, [x1, #48]
  408660:	blr	x1
  408664:	mov	x0, x20
  408668:	bl	401570 <printf@plt>
  40866c:	ldr	w1, [x19, #12]
  408670:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x4388>
  408674:	ldp	x19, x20, [sp, #16]
  408678:	add	x0, x0, #0x738
  40867c:	ldr	x21, [sp, #32]
  408680:	ldp	x29, x30, [sp], #48
  408684:	b	401570 <printf@plt>
  408688:	adrp	x20, 41c000 <_ZdlPvm@@Base+0x3388>
  40868c:	add	x21, x21, #0x680
  408690:	add	x20, x20, #0xa38
  408694:	b	4085d0 <printf@plt+0x7060>
  408698:	cbz	x1, 4084ec <printf@plt+0x6f7c>
  40869c:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x4388>
  4086a0:	add	x0, x0, #0x788
  4086a4:	bl	401570 <printf@plt>
  4086a8:	ldr	x0, [x19, #16]
  4086ac:	ldr	x1, [x0]
  4086b0:	ldr	x1, [x1, #48]
  4086b4:	blr	x1
  4086b8:	ldr	x0, [x19, #32]
  4086bc:	ldr	x1, [x0]
  4086c0:	ldr	x1, [x1, #48]
  4086c4:	blr	x1
  4086c8:	ldp	x19, x20, [sp, #16]
  4086cc:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x4388>
  4086d0:	ldp	x29, x30, [sp], #48
  4086d4:	add	x0, x0, #0x790
  4086d8:	b	401570 <printf@plt>
  4086dc:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x4388>
  4086e0:	add	x0, x0, #0x768
  4086e4:	bl	401570 <printf@plt>
  4086e8:	ldr	x0, [x19, #16]
  4086ec:	ldr	x1, [x0]
  4086f0:	ldr	x1, [x1, #48]
  4086f4:	blr	x1
  4086f8:	ldr	x0, [x19, #24]
  4086fc:	ldr	x1, [x0]
  408700:	ldr	x1, [x1, #48]
  408704:	blr	x1
  408708:	ldp	x19, x20, [sp, #16]
  40870c:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x4388>
  408710:	ldp	x29, x30, [sp], #48
  408714:	add	x0, x0, #0x778
  408718:	b	401570 <printf@plt>
  40871c:	nop
  408720:	stp	x29, x30, [sp, #-64]!
  408724:	mov	x29, sp
  408728:	stp	x19, x20, [sp, #16]
  40872c:	mov	x19, x0
  408730:	mov	w20, w1
  408734:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x4388>
  408738:	add	x0, x0, #0x7a0
  40873c:	ldr	w1, [x19, #12]
  408740:	stp	x21, x22, [sp, #32]
  408744:	bl	401570 <printf@plt>
  408748:	cmp	w20, #0x1
  40874c:	b.gt	4087f0 <printf@plt+0x7280>
  408750:	adrp	x0, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  408754:	ldr	w0, [x0, #3524]
  408758:	cbz	w0, 4087f0 <printf@plt+0x7280>
  40875c:	ldr	w1, [x19, #12]
  408760:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x4388>
  408764:	add	x0, x0, #0x7b8
  408768:	bl	401570 <printf@plt>
  40876c:	ldr	x21, [x19, #24]
  408770:	cbz	x21, 40880c <printf@plt+0x729c>
  408774:	ldr	x1, [x21]
  408778:	mov	w0, w20
  40877c:	ldr	x22, [x1, #24]
  408780:	bl	407890 <printf@plt+0x6320>
  408784:	bl	4078a0 <printf@plt+0x6330>
  408788:	mov	w1, w0
  40878c:	mov	x0, x21
  408790:	blr	x22
  408794:	mov	w21, w0
  408798:	cbz	w0, 40880c <printf@plt+0x729c>
  40879c:	stp	x23, x24, [sp, #48]
  4087a0:	ldp	x0, x23, [x19, #24]
  4087a4:	ldr	w22, [x0, #12]
  4087a8:	cbz	x23, 408b3c <printf@plt+0x75cc>
  4087ac:	ldr	x1, [x23]
  4087b0:	mov	w0, w20
  4087b4:	ldr	x24, [x1, #24]
  4087b8:	bl	407890 <printf@plt+0x6320>
  4087bc:	mov	w1, w0
  4087c0:	mov	x0, x23
  4087c4:	blr	x24
  4087c8:	cbz	w0, 408b44 <printf@plt+0x75d4>
  4087cc:	adrp	x3, 43f000 <stderr@@GLIBC_2.17+0x3270>
  4087d0:	add	x3, x3, #0x238
  4087d4:	mov	x2, x3
  4087d8:	mov	x1, x3
  4087dc:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x4388>
  4087e0:	add	x0, x0, #0x7d0
  4087e4:	bl	416028 <printf@plt+0x14ab8>
  4087e8:	ldp	x23, x24, [sp, #48]
  4087ec:	b	408a5c <printf@plt+0x74ec>
  4087f0:	bl	407c28 <printf@plt+0x66b8>
  4087f4:	ldr	w1, [x19, #12]
  4087f8:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x4388>
  4087fc:	add	x0, x0, #0x7b8
  408800:	bl	401570 <printf@plt>
  408804:	ldr	x21, [x19, #24]
  408808:	cbnz	x21, 408774 <printf@plt+0x7204>
  40880c:	ldr	x21, [x19, #32]
  408810:	cbnz	x21, 408a34 <printf@plt+0x74c4>
  408814:	ldr	w1, [x19, #12]
  408818:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x4388>
  40881c:	add	x0, x0, #0x7f0
  408820:	bl	401570 <printf@plt>
  408824:	ldr	x0, [x19, #16]
  408828:	mov	w1, w20
  40882c:	ldr	x2, [x0]
  408830:	ldr	x2, [x2, #24]
  408834:	blr	x2
  408838:	mov	w20, w0
  40883c:	ldr	x1, [x19, #16]
  408840:	mov	x0, x1
  408844:	ldr	x1, [x1]
  408848:	ldr	x1, [x1, #32]
  40884c:	blr	x1
  408850:	ldr	x0, [x19, #16]
  408854:	ldr	w22, [x0, #12]
  408858:	mov	w2, w22
  40885c:	ldr	w1, [x19, #12]
  408860:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x4388>
  408864:	add	x0, x0, #0x800
  408868:	bl	401570 <printf@plt>
  40886c:	ldr	x1, [x19, #24]
  408870:	cbz	x1, 40888c <printf@plt+0x731c>
  408874:	ldr	x3, [x19, #16]
  408878:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x4388>
  40887c:	ldr	w2, [x1, #12]
  408880:	add	x0, x0, #0x818
  408884:	ldr	w1, [x3, #12]
  408888:	bl	401570 <printf@plt>
  40888c:	ldr	x1, [x19, #32]
  408890:	cbz	x1, 4088ac <printf@plt+0x733c>
  408894:	ldr	x3, [x19, #16]
  408898:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x4388>
  40889c:	ldr	w2, [x1, #12]
  4088a0:	add	x0, x0, #0x830
  4088a4:	ldr	w1, [x3, #12]
  4088a8:	bl	401570 <printf@plt>
  4088ac:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x4388>
  4088b0:	add	x0, x0, #0x848
  4088b4:	bl	4012c0 <puts@plt>
  4088b8:	adrp	x21, 41d000 <_ZdlPvm@@Base+0x4388>
  4088bc:	ldr	x2, [x19, #16]
  4088c0:	add	x21, x21, #0x850
  4088c4:	ldr	w1, [x19, #12]
  4088c8:	mov	x0, x21
  4088cc:	ldr	w2, [x2, #12]
  4088d0:	bl	401570 <printf@plt>
  4088d4:	ldr	x1, [x19, #24]
  4088d8:	cbz	x1, 4088f4 <printf@plt+0x7384>
  4088dc:	ldr	x3, [x19, #16]
  4088e0:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x4388>
  4088e4:	ldr	w2, [x1, #12]
  4088e8:	add	x0, x0, #0x830
  4088ec:	ldr	w1, [x3, #12]
  4088f0:	bl	401570 <printf@plt>
  4088f4:	ldr	x1, [x19, #32]
  4088f8:	cbz	x1, 408914 <printf@plt+0x73a4>
  4088fc:	ldr	x3, [x19, #16]
  408900:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x4388>
  408904:	ldr	w2, [x1, #12]
  408908:	add	x0, x0, #0x818
  40890c:	ldr	w1, [x3, #12]
  408910:	bl	401570 <printf@plt>
  408914:	ldr	w1, [x19, #12]
  408918:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x4388>
  40891c:	add	x0, x0, #0x868
  408920:	bl	401570 <printf@plt>
  408924:	ldr	x2, [x19, #16]
  408928:	mov	x0, x21
  40892c:	ldr	w1, [x19, #12]
  408930:	ldr	w2, [x2, #12]
  408934:	bl	401570 <printf@plt>
  408938:	ldr	x0, [x19, #32]
  40893c:	cbz	x0, 408950 <printf@plt+0x73e0>
  408940:	ldr	w1, [x0, #12]
  408944:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x4388>
  408948:	add	x0, x0, #0x878
  40894c:	bl	401570 <printf@plt>
  408950:	ldr	x0, [x19, #24]
  408954:	cbz	x0, 408968 <printf@plt+0x73f8>
  408958:	ldr	w1, [x0, #12]
  40895c:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x4388>
  408960:	add	x0, x0, #0x878
  408964:	bl	401570 <printf@plt>
  408968:	mov	w0, #0xa                   	// #10
  40896c:	bl	4013a0 <putchar@plt>
  408970:	cbnz	w20, 408ad0 <printf@plt+0x7560>
  408974:	ldr	x1, [x19, #16]
  408978:	ldr	x0, [x19, #32]
  40897c:	ldr	w5, [x1, #12]
  408980:	ldr	w1, [x19, #12]
  408984:	cbz	x0, 408af8 <printf@plt+0x7588>
  408988:	adrp	x4, 43a000 <_Znam@GLIBCXX_3.4>
  40898c:	adrp	x2, 43a000 <_Znam@GLIBCXX_3.4>
  408990:	ldr	w3, [x0, #12]
  408994:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x4388>
  408998:	ldr	w4, [x4, #1088]
  40899c:	add	x0, x0, #0x8b0
  4089a0:	ldr	w2, [x2, #1096]
  4089a4:	bl	401570 <printf@plt>
  4089a8:	ldr	x1, [x19, #32]
  4089ac:	adrp	x2, 43a000 <_Znam@GLIBCXX_3.4>
  4089b0:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x4388>
  4089b4:	add	x0, x0, #0x8d8
  4089b8:	ldr	w4, [x2, #1080]
  4089bc:	ldr	w3, [x1, #12]
  4089c0:	ldr	w2, [x19, #12]
  4089c4:	mov	w1, w2
  4089c8:	bl	401570 <printf@plt>
  4089cc:	ldp	x1, x0, [x19, #16]
  4089d0:	ldr	w5, [x1, #12]
  4089d4:	ldr	w1, [x19, #12]
  4089d8:	cbz	x0, 408b18 <printf@plt+0x75a8>
  4089dc:	adrp	x4, 43a000 <_Znam@GLIBCXX_3.4>
  4089e0:	adrp	x2, 43a000 <_Znam@GLIBCXX_3.4>
  4089e4:	ldr	w3, [x0, #12]
  4089e8:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x4388>
  4089ec:	ldr	w4, [x4, #1084]
  4089f0:	add	x0, x0, #0x8f8
  4089f4:	ldr	w2, [x2, #1092]
  4089f8:	bl	401570 <printf@plt>
  4089fc:	ldr	x1, [x19, #24]
  408a00:	adrp	x2, 43a000 <_Znam@GLIBCXX_3.4>
  408a04:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x4388>
  408a08:	add	x0, x0, #0x920
  408a0c:	ldr	w4, [x2, #1080]
  408a10:	ldr	w3, [x1, #12]
  408a14:	ldr	w2, [x19, #12]
  408a18:	mov	w1, w2
  408a1c:	bl	401570 <printf@plt>
  408a20:	mov	w0, w20
  408a24:	ldp	x19, x20, [sp, #16]
  408a28:	ldp	x21, x22, [sp, #32]
  408a2c:	ldp	x29, x30, [sp], #64
  408a30:	ret
  408a34:	ldr	x1, [x21]
  408a38:	mov	w0, w20
  408a3c:	ldr	x22, [x1, #24]
  408a40:	bl	407890 <printf@plt+0x6320>
  408a44:	mov	w1, w0
  408a48:	mov	x0, x21
  408a4c:	blr	x22
  408a50:	mov	w21, w0
  408a54:	ldr	x0, [x19, #32]
  408a58:	ldr	w22, [x0, #12]
  408a5c:	ldr	w1, [x19, #12]
  408a60:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x4388>
  408a64:	add	x0, x0, #0x7f0
  408a68:	bl	401570 <printf@plt>
  408a6c:	ldr	x0, [x19, #16]
  408a70:	mov	w1, w20
  408a74:	ldr	x2, [x0]
  408a78:	ldr	x2, [x2, #24]
  408a7c:	blr	x2
  408a80:	mov	w20, w0
  408a84:	ldr	x1, [x19, #16]
  408a88:	mov	x0, x1
  408a8c:	ldr	x1, [x1]
  408a90:	ldr	x1, [x1, #32]
  408a94:	blr	x1
  408a98:	cmp	w21, #0x0
  408a9c:	ccmp	w20, #0x0, #0x4, ne  // ne = any
  408aa0:	b.eq	408850 <printf@plt+0x72e0>  // b.none
  408aa4:	adrp	x3, 43f000 <stderr@@GLIBC_2.17+0x3270>
  408aa8:	add	x3, x3, #0x238
  408aac:	mov	x2, x3
  408ab0:	mov	x1, x3
  408ab4:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x4388>
  408ab8:	add	x0, x0, #0x7d0
  408abc:	bl	416028 <printf@plt+0x14ab8>
  408ac0:	mov	w20, w21
  408ac4:	ldr	x0, [x19, #16]
  408ac8:	ldr	w2, [x0, #12]
  408acc:	b	40885c <printf@plt+0x72ec>
  408ad0:	ldr	w1, [x19, #12]
  408ad4:	mov	w2, w22
  408ad8:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x4388>
  408adc:	add	x0, x0, #0x888
  408ae0:	bl	401570 <printf@plt>
  408ae4:	ldr	x1, [x19, #16]
  408ae8:	ldr	x0, [x19, #32]
  408aec:	ldr	w5, [x1, #12]
  408af0:	ldr	w1, [x19, #12]
  408af4:	cbnz	x0, 408988 <printf@plt+0x7418>
  408af8:	mov	w2, w5
  408afc:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x3388>
  408b00:	add	x0, x0, #0x9c0
  408b04:	bl	401570 <printf@plt>
  408b08:	ldp	x1, x0, [x19, #16]
  408b0c:	ldr	w5, [x1, #12]
  408b10:	ldr	w1, [x19, #12]
  408b14:	cbnz	x0, 4089dc <printf@plt+0x746c>
  408b18:	mov	w2, w5
  408b1c:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x3388>
  408b20:	add	x0, x0, #0x9d8
  408b24:	bl	401570 <printf@plt>
  408b28:	mov	w0, w20
  408b2c:	ldp	x19, x20, [sp, #16]
  408b30:	ldp	x21, x22, [sp, #32]
  408b34:	ldp	x29, x30, [sp], #64
  408b38:	ret
  408b3c:	ldp	x23, x24, [sp, #48]
  408b40:	b	408a5c <printf@plt+0x74ec>
  408b44:	mov	w21, #0x0                   	// #0
  408b48:	ldp	x23, x24, [sp, #48]
  408b4c:	b	408a54 <printf@plt+0x74e4>
  408b50:	stp	x29, x30, [sp, #-48]!
  408b54:	mov	x2, #0x2                   	// #2
  408b58:	mov	x1, #0x1                   	// #1
  408b5c:	mov	x29, sp
  408b60:	stp	x19, x20, [sp, #16]
  408b64:	adrp	x20, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  408b68:	mov	x19, x0
  408b6c:	ldr	x3, [x20, #3472]
  408b70:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x6388>
  408b74:	add	x0, x0, #0xf00
  408b78:	str	x21, [sp, #32]
  408b7c:	adrp	x21, 41b000 <_ZdlPvm@@Base+0x2388>
  408b80:	add	x21, x21, #0x20
  408b84:	bl	4014f0 <fwrite@plt>
  408b88:	ldr	x0, [x19, #16]
  408b8c:	ldr	x1, [x0]
  408b90:	ldr	x1, [x1]
  408b94:	blr	x1
  408b98:	ldr	x3, [x20, #3472]
  408b9c:	mov	x0, x21
  408ba0:	mov	x2, #0x2                   	// #2
  408ba4:	mov	x1, #0x1                   	// #1
  408ba8:	bl	4014f0 <fwrite@plt>
  408bac:	ldr	x0, [x19, #24]
  408bb0:	cbz	x0, 408bf0 <printf@plt+0x7680>
  408bb4:	ldr	x3, [x20, #3472]
  408bb8:	mov	x2, #0x8                   	// #8
  408bbc:	mov	x1, #0x1                   	// #1
  408bc0:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x4388>
  408bc4:	add	x0, x0, #0x940
  408bc8:	bl	4014f0 <fwrite@plt>
  408bcc:	ldr	x0, [x19, #24]
  408bd0:	ldr	x1, [x0]
  408bd4:	ldr	x1, [x1]
  408bd8:	blr	x1
  408bdc:	ldr	x3, [x20, #3472]
  408be0:	mov	x0, x21
  408be4:	mov	x2, #0x2                   	// #2
  408be8:	mov	x1, #0x1                   	// #1
  408bec:	bl	4014f0 <fwrite@plt>
  408bf0:	ldr	x0, [x19, #32]
  408bf4:	cbz	x0, 408c40 <printf@plt+0x76d0>
  408bf8:	ldr	x3, [x20, #3472]
  408bfc:	mov	x2, #0x6                   	// #6
  408c00:	mov	x1, #0x1                   	// #1
  408c04:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x4388>
  408c08:	add	x0, x0, #0x950
  408c0c:	bl	4014f0 <fwrite@plt>
  408c10:	ldr	x0, [x19, #32]
  408c14:	ldr	x1, [x0]
  408c18:	ldr	x1, [x1]
  408c1c:	blr	x1
  408c20:	ldr	x3, [x20, #3472]
  408c24:	mov	x0, x21
  408c28:	ldp	x19, x20, [sp, #16]
  408c2c:	mov	x2, #0x2                   	// #2
  408c30:	ldr	x21, [sp, #32]
  408c34:	mov	x1, #0x1                   	// #1
  408c38:	ldp	x29, x30, [sp], #48
  408c3c:	b	4014f0 <fwrite@plt>
  408c40:	ldp	x19, x20, [sp, #16]
  408c44:	ldr	x21, [sp, #32]
  408c48:	ldp	x29, x30, [sp], #48
  408c4c:	ret
  408c50:	stp	x29, x30, [sp, #-32]!
  408c54:	adrp	x1, 41d000 <_ZdlPvm@@Base+0x4388>
  408c58:	add	x1, x1, #0x990
  408c5c:	mov	x29, sp
  408c60:	stp	x19, x20, [sp, #16]
  408c64:	mov	x19, x0
  408c68:	ldr	x20, [x0, #16]
  408c6c:	str	x1, [x0]
  408c70:	cbz	x20, 408ca0 <printf@plt+0x7730>
  408c74:	ldr	x1, [x20]
  408c78:	adrp	x0, 408000 <printf@plt+0x6a90>
  408c7c:	add	x0, x0, #0xd40
  408c80:	ldr	x1, [x1, #16]
  408c84:	cmp	x1, x0
  408c88:	mov	x0, x20
  408c8c:	b.ne	408d18 <printf@plt+0x77a8>  // b.any
  408c90:	bl	408c50 <printf@plt+0x76e0>
  408c94:	mov	x0, x20
  408c98:	mov	x1, #0x28                  	// #40
  408c9c:	bl	418c78 <_ZdlPvm@@Base>
  408ca0:	ldr	x20, [x19, #24]
  408ca4:	cbz	x20, 408cd4 <printf@plt+0x7764>
  408ca8:	ldr	x1, [x20]
  408cac:	adrp	x0, 408000 <printf@plt+0x6a90>
  408cb0:	add	x0, x0, #0xd40
  408cb4:	ldr	x1, [x1, #16]
  408cb8:	cmp	x1, x0
  408cbc:	mov	x0, x20
  408cc0:	b.ne	408d20 <printf@plt+0x77b0>  // b.any
  408cc4:	bl	408c50 <printf@plt+0x76e0>
  408cc8:	mov	x0, x20
  408ccc:	mov	x1, #0x28                  	// #40
  408cd0:	bl	418c78 <_ZdlPvm@@Base>
  408cd4:	ldr	x20, [x19, #32]
  408cd8:	cbz	x20, 408d08 <printf@plt+0x7798>
  408cdc:	ldr	x1, [x20]
  408ce0:	adrp	x0, 408000 <printf@plt+0x6a90>
  408ce4:	add	x0, x0, #0xd40
  408ce8:	ldr	x1, [x1, #16]
  408cec:	cmp	x1, x0
  408cf0:	mov	x0, x20
  408cf4:	b.ne	408d28 <printf@plt+0x77b8>  // b.any
  408cf8:	bl	408c50 <printf@plt+0x76e0>
  408cfc:	mov	x0, x20
  408d00:	mov	x1, #0x28                  	// #40
  408d04:	bl	418c78 <_ZdlPvm@@Base>
  408d08:	mov	x0, x19
  408d0c:	ldp	x19, x20, [sp, #16]
  408d10:	ldp	x29, x30, [sp], #32
  408d14:	b	407c90 <printf@plt+0x6720>
  408d18:	blr	x1
  408d1c:	b	408ca0 <printf@plt+0x7730>
  408d20:	blr	x1
  408d24:	b	408cd4 <printf@plt+0x7764>
  408d28:	blr	x1
  408d2c:	mov	x0, x19
  408d30:	ldp	x19, x20, [sp, #16]
  408d34:	ldp	x29, x30, [sp], #32
  408d38:	b	407c90 <printf@plt+0x6720>
  408d3c:	nop
  408d40:	stp	x29, x30, [sp, #-32]!
  408d44:	adrp	x1, 41d000 <_ZdlPvm@@Base+0x4388>
  408d48:	add	x1, x1, #0x990
  408d4c:	mov	x29, sp
  408d50:	stp	x19, x20, [sp, #16]
  408d54:	mov	x19, x0
  408d58:	ldr	x20, [x0, #16]
  408d5c:	str	x1, [x0]
  408d60:	cbz	x20, 408d90 <printf@plt+0x7820>
  408d64:	ldr	x1, [x20]
  408d68:	adrp	x0, 408000 <printf@plt+0x6a90>
  408d6c:	add	x0, x0, #0xd40
  408d70:	ldr	x1, [x1, #16]
  408d74:	cmp	x1, x0
  408d78:	mov	x0, x20
  408d7c:	b.ne	408e14 <printf@plt+0x78a4>  // b.any
  408d80:	bl	408c50 <printf@plt+0x76e0>
  408d84:	mov	x0, x20
  408d88:	mov	x1, #0x28                  	// #40
  408d8c:	bl	418c78 <_ZdlPvm@@Base>
  408d90:	ldr	x20, [x19, #24]
  408d94:	cbz	x20, 408dc4 <printf@plt+0x7854>
  408d98:	ldr	x1, [x20]
  408d9c:	adrp	x0, 408000 <printf@plt+0x6a90>
  408da0:	add	x0, x0, #0xd40
  408da4:	ldr	x1, [x1, #16]
  408da8:	cmp	x1, x0
  408dac:	mov	x0, x20
  408db0:	b.ne	408e1c <printf@plt+0x78ac>  // b.any
  408db4:	bl	408c50 <printf@plt+0x76e0>
  408db8:	mov	x0, x20
  408dbc:	mov	x1, #0x28                  	// #40
  408dc0:	bl	418c78 <_ZdlPvm@@Base>
  408dc4:	ldr	x20, [x19, #32]
  408dc8:	cbz	x20, 408df8 <printf@plt+0x7888>
  408dcc:	ldr	x1, [x20]
  408dd0:	adrp	x0, 408000 <printf@plt+0x6a90>
  408dd4:	add	x0, x0, #0xd40
  408dd8:	ldr	x1, [x1, #16]
  408ddc:	cmp	x1, x0
  408de0:	mov	x0, x20
  408de4:	b.ne	408e24 <printf@plt+0x78b4>  // b.any
  408de8:	bl	408c50 <printf@plt+0x76e0>
  408dec:	mov	x0, x20
  408df0:	mov	x1, #0x28                  	// #40
  408df4:	bl	418c78 <_ZdlPvm@@Base>
  408df8:	mov	x0, x19
  408dfc:	bl	407c90 <printf@plt+0x6720>
  408e00:	mov	x0, x19
  408e04:	mov	x1, #0x28                  	// #40
  408e08:	ldp	x19, x20, [sp, #16]
  408e0c:	ldp	x29, x30, [sp], #32
  408e10:	b	418c78 <_ZdlPvm@@Base>
  408e14:	blr	x1
  408e18:	b	408d90 <printf@plt+0x7820>
  408e1c:	blr	x1
  408e20:	b	408dc4 <printf@plt+0x7854>
  408e24:	blr	x1
  408e28:	mov	x0, x19
  408e2c:	bl	407c90 <printf@plt+0x6720>
  408e30:	mov	x0, x19
  408e34:	mov	x1, #0x28                  	// #40
  408e38:	ldp	x19, x20, [sp, #16]
  408e3c:	ldp	x29, x30, [sp], #32
  408e40:	b	418c78 <_ZdlPvm@@Base>
  408e44:	nop
  408e48:	stp	x29, x30, [sp, #-48]!
  408e4c:	mov	x29, sp
  408e50:	stp	x19, x20, [sp, #16]
  408e54:	mov	x20, x0
  408e58:	mov	x0, #0x28                  	// #40
  408e5c:	stp	x21, x22, [sp, #32]
  408e60:	mov	x22, x1
  408e64:	mov	x21, x2
  408e68:	bl	418c10 <_Znwm@@Base>
  408e6c:	mov	x19, x0
  408e70:	bl	407c68 <printf@plt+0x66f8>
  408e74:	ldr	w1, [x20, #8]
  408e78:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x4388>
  408e7c:	add	x0, x0, #0x990
  408e80:	str	x0, [x19]
  408e84:	mov	x0, x19
  408e88:	str	w1, [x19, #8]
  408e8c:	stp	x20, x22, [x19, #16]
  408e90:	str	x21, [x19, #32]
  408e94:	ldp	x19, x20, [sp, #16]
  408e98:	ldp	x21, x22, [sp, #32]
  408e9c:	ldp	x29, x30, [sp], #48
  408ea0:	ret
  408ea4:	mov	x1, #0x28                  	// #40
  408ea8:	mov	x20, x0
  408eac:	mov	x0, x19
  408eb0:	bl	418c78 <_ZdlPvm@@Base>
  408eb4:	mov	x0, x20
  408eb8:	bl	401500 <_Unwind_Resume@plt>
  408ebc:	nop
  408ec0:	stp	x29, x30, [sp, #-48]!
  408ec4:	mov	x29, sp
  408ec8:	stp	x19, x20, [sp, #16]
  408ecc:	mov	x20, x1
  408ed0:	mov	x19, x0
  408ed4:	stp	x21, x22, [sp, #32]
  408ed8:	mov	x22, x2
  408edc:	mov	x21, x3
  408ee0:	bl	407c68 <printf@plt+0x66f8>
  408ee4:	stp	x20, x22, [x19, #16]
  408ee8:	ldr	w1, [x20, #8]
  408eec:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x4388>
  408ef0:	add	x0, x0, #0x990
  408ef4:	str	x0, [x19]
  408ef8:	str	w1, [x19, #8]
  408efc:	str	x21, [x19, #32]
  408f00:	ldp	x19, x20, [sp, #16]
  408f04:	ldp	x21, x22, [sp, #32]
  408f08:	ldp	x29, x30, [sp], #48
  408f0c:	ret
  408f10:	ret
  408f14:	nop
  408f18:	stp	x29, x30, [sp, #-48]!
  408f1c:	mov	x29, sp
  408f20:	stp	x19, x20, [sp, #16]
  408f24:	mov	x20, x0
  408f28:	ldr	w0, [x0, #40]
  408f2c:	cmp	w0, #0x0
  408f30:	b.le	408f78 <printf@plt+0x7a08>
  408f34:	stp	x21, x22, [sp, #32]
  408f38:	mov	w21, w1
  408f3c:	mov	w22, w2
  408f40:	mov	x19, #0x0                   	// #0
  408f44:	nop
  408f48:	ldr	x0, [x20, #32]
  408f4c:	mov	w2, w22
  408f50:	mov	w1, w21
  408f54:	ldr	x0, [x0, x19, lsl #3]
  408f58:	add	x19, x19, #0x1
  408f5c:	ldr	x3, [x0]
  408f60:	ldr	x3, [x3, #96]
  408f64:	blr	x3
  408f68:	ldr	w0, [x20, #40]
  408f6c:	cmp	w0, w19
  408f70:	b.gt	408f48 <printf@plt+0x79d8>
  408f74:	ldp	x21, x22, [sp, #32]
  408f78:	ldp	x19, x20, [sp, #16]
  408f7c:	ldp	x29, x30, [sp], #48
  408f80:	ret
  408f84:	nop
  408f88:	stp	x29, x30, [sp, #-32]!
  408f8c:	mov	x29, sp
  408f90:	stp	x19, x20, [sp, #16]
  408f94:	mov	x19, x0
  408f98:	ldr	w0, [x0, #40]
  408f9c:	mov	x20, #0xfffffffffffffff8    	// #-8
  408fa0:	ldr	x1, [x19, #32]
  408fa4:	add	x0, x20, w0, sxtw #3
  408fa8:	ldr	x0, [x1, x0]
  408fac:	ldr	x1, [x0]
  408fb0:	ldr	x1, [x1, #64]
  408fb4:	blr	x1
  408fb8:	cbz	w0, 408fdc <printf@plt+0x7a6c>
  408fbc:	ldr	w0, [x19, #40]
  408fc0:	ldr	x2, [x19, #32]
  408fc4:	add	x20, x20, w0, sxtw #3
  408fc8:	ldr	w1, [x19, #48]
  408fcc:	ldr	x0, [x2, x20]
  408fd0:	ldr	x2, [x0]
  408fd4:	ldr	x2, [x2, #24]
  408fd8:	blr	x2
  408fdc:	ldr	w0, [x19, #40]
  408fe0:	mov	x20, #0xfffffffffffffff8    	// #-8
  408fe4:	ldr	x1, [x19, #32]
  408fe8:	add	x0, x20, w0, sxtw #3
  408fec:	ldr	x0, [x1, x0]
  408ff0:	ldr	x1, [x0]
  408ff4:	ldr	x1, [x1, #32]
  408ff8:	blr	x1
  408ffc:	ldr	w2, [x19, #40]
  409000:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x3388>
  409004:	ldr	x3, [x19, #32]
  409008:	add	x0, x0, #0x9f0
  40900c:	add	x2, x20, w2, sxtw #3
  409010:	ldr	w1, [x19, #12]
  409014:	ldp	x19, x20, [sp, #16]
  409018:	ldr	x2, [x3, x2]
  40901c:	ldp	x29, x30, [sp], #32
  409020:	ldr	w2, [x2, #12]
  409024:	b	401570 <printf@plt>
  409028:	add	x0, x0, #0x18
  40902c:	adrp	x1, 41f000 <_ZdlPvm@@Base+0x6388>
  409030:	add	x1, x1, #0xef0
  409034:	b	408398 <printf@plt+0x6e28>
  409038:	add	x0, x0, #0x18
  40903c:	b	4081c8 <printf@plt+0x6c58>
  409040:	cmp	w1, #0x8
  409044:	mov	w3, w0
  409048:	ccmp	w2, #0x8, #0x4, ne  // ne = any
  40904c:	mov	w0, #0x0                   	// #0
  409050:	b.eq	4090a8 <printf@plt+0x7b38>  // b.none
  409054:	cmp	w1, #0x6
  409058:	b.eq	4090c4 <printf@plt+0x7b54>  // b.none
  40905c:	cmp	w1, #0x4
  409060:	mov	w0, #0x0                   	// #0
  409064:	ccmp	w2, #0x5, #0x4, ne  // ne = any
  409068:	b.eq	4090a8 <printf@plt+0x7b38>  // b.none
  40906c:	cmp	w2, #0x2
  409070:	ccmp	w1, #0x2, #0x4, ne  // ne = any
  409074:	b.eq	4090d8 <printf@plt+0x7b68>  // b.none
  409078:	cmp	w2, #0x3
  40907c:	b.eq	4090ac <printf@plt+0x7b3c>  // b.none
  409080:	cmp	w1, #0x3
  409084:	b.eq	4090ec <printf@plt+0x7b7c>  // b.none
  409088:	cmp	w2, #0x1
  40908c:	b.eq	4090cc <printf@plt+0x7b5c>  // b.none
  409090:	cmp	w1, #0x7
  409094:	ccmp	w2, #0x7, #0x4, ne  // ne = any
  409098:	b.eq	4090c4 <printf@plt+0x7b54>  // b.none
  40909c:	cmp	w2, #0x0
  4090a0:	ccmp	w1, #0x1, #0x0, eq  // eq = none
  4090a4:	b.eq	4090cc <printf@plt+0x7b5c>  // b.none
  4090a8:	ret
  4090ac:	cmp	w3, #0x0
  4090b0:	ccmp	w1, #0x3, #0x4, eq  // eq = none
  4090b4:	b.eq	4090a8 <printf@plt+0x7b38>  // b.none
  4090b8:	adrp	x0, 43a000 <_Znam@GLIBCXX_3.4>
  4090bc:	ldr	w0, [x0, #408]
  4090c0:	ret
  4090c4:	mov	w0, #0x0                   	// #0
  4090c8:	cbnz	w3, 4090a8 <printf@plt+0x7b38>
  4090cc:	adrp	x0, 43a000 <_Znam@GLIBCXX_3.4>
  4090d0:	ldr	w0, [x0, #412]
  4090d4:	ret
  4090d8:	adrp	x0, 43a000 <_Znam@GLIBCXX_3.4>
  4090dc:	cmp	w3, #0x0
  4090e0:	ldr	w0, [x0, #1156]
  4090e4:	csel	w0, w0, wzr, eq  // eq = none
  4090e8:	ret
  4090ec:	cbz	w3, 4090b8 <printf@plt+0x7b48>
  4090f0:	b	4090a8 <printf@plt+0x7b38>
  4090f4:	nop
  4090f8:	stp	x29, x30, [sp, #-64]!
  4090fc:	mov	x29, sp
  409100:	stp	x23, x24, [sp, #48]
  409104:	adrp	x23, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  409108:	stp	x21, x22, [sp, #32]
  40910c:	mov	x21, x0
  409110:	ldr	w0, [x23, #3488]
  409114:	cmp	w0, #0x1
  409118:	b.eq	4091f8 <printf@plt+0x7c88>  // b.none
  40911c:	ldr	w0, [x21, #40]
  409120:	cmp	w0, #0x0
  409124:	b.le	4091ac <printf@plt+0x7c3c>
  409128:	ldr	x0, [x21, #32]
  40912c:	stp	x19, x20, [sp, #16]
  409130:	mov	w20, #0x0                   	// #0
  409134:	add	w20, w20, #0x1
  409138:	adrp	x24, 41c000 <_ZdlPvm@@Base+0x3388>
  40913c:	ldr	x4, [x0]
  409140:	add	x24, x24, #0xae0
  409144:	add	x22, x23, #0xda0
  409148:	mov	x19, #0x8                   	// #8
  40914c:	mov	x0, x4
  409150:	ldr	x1, [x4]
  409154:	ldr	x1, [x1, #48]
  409158:	blr	x1
  40915c:	ldr	w0, [x21, #40]
  409160:	cmp	w0, w20
  409164:	b.le	40919c <printf@plt+0x7c2c>
  409168:	ldr	w1, [x22]
  40916c:	ldr	x0, [x21, #32]
  409170:	ldr	x4, [x0, x19]
  409174:	cbz	w1, 4091bc <printf@plt+0x7c4c>
  409178:	add	x19, x19, #0x8
  40917c:	ldr	x1, [x4]
  409180:	mov	x0, x4
  409184:	add	w20, w20, #0x1
  409188:	ldr	x1, [x1, #48]
  40918c:	blr	x1
  409190:	ldr	w0, [x21, #40]
  409194:	cmp	w0, w20
  409198:	b.gt	409168 <printf@plt+0x7bf8>
  40919c:	ldp	x19, x20, [sp, #16]
  4091a0:	ldr	w0, [x23, #3488]
  4091a4:	cmp	w0, #0x1
  4091a8:	b.eq	409214 <printf@plt+0x7ca4>  // b.none
  4091ac:	ldp	x21, x22, [sp, #32]
  4091b0:	ldp	x23, x24, [sp, #48]
  4091b4:	ldp	x29, x30, [sp], #64
  4091b8:	ret
  4091bc:	add	x1, x0, x19
  4091c0:	ldr	w2, [x4, #8]
  4091c4:	ldr	w0, [x21, #16]
  4091c8:	ldur	x1, [x1, #-8]
  4091cc:	ldr	w1, [x1, #8]
  4091d0:	bl	409040 <printf@plt+0x7ad0>
  4091d4:	mov	w1, w0
  4091d8:	cmp	w1, #0x0
  4091dc:	mov	x0, x24
  4091e0:	b.le	409178 <printf@plt+0x7c08>
  4091e4:	bl	401570 <printf@plt>
  4091e8:	ldr	x0, [x21, #32]
  4091ec:	ldr	x4, [x0, x19]
  4091f0:	add	x19, x19, #0x8
  4091f4:	b	40917c <printf@plt+0x7c0c>
  4091f8:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x4388>
  4091fc:	add	x0, x0, #0xa08
  409200:	bl	401570 <printf@plt>
  409204:	ldr	w0, [x21, #40]
  409208:	cmp	w0, #0x0
  40920c:	b.gt	409128 <printf@plt+0x7bb8>
  409210:	b	4091a0 <printf@plt+0x7c30>
  409214:	ldp	x21, x22, [sp, #32]
  409218:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x4388>
  40921c:	ldp	x23, x24, [sp, #48]
  409220:	add	x0, x0, #0xa10
  409224:	ldp	x29, x30, [sp], #64
  409228:	b	401570 <printf@plt>
  40922c:	nop
  409230:	mov	x0, #0x0                   	// #0
  409234:	ret
  409238:	stp	x29, x30, [sp, #-48]!
  40923c:	mov	x29, sp
  409240:	stp	x19, x20, [sp, #16]
  409244:	mov	x19, x1
  409248:	str	x21, [sp, #32]
  40924c:	mov	x21, x0
  409250:	mov	x0, x1
  409254:	ldr	x1, [x1]
  409258:	ldr	x1, [x1, #56]
  40925c:	blr	x1
  409260:	cbz	x0, 4092c8 <printf@plt+0x7d58>
  409264:	mov	x20, x0
  409268:	ldr	w0, [x0, #40]
  40926c:	cmp	w0, #0x0
  409270:	b.le	4092a4 <printf@plt+0x7d34>
  409274:	ldr	x1, [x20, #32]
  409278:	add	x21, x21, #0x18
  40927c:	mov	x19, #0x0                   	// #0
  409280:	ldr	x1, [x1, x19, lsl #3]
  409284:	mov	x0, x21
  409288:	bl	4080a0 <printf@plt+0x6b30>
  40928c:	ldr	x1, [x20, #32]
  409290:	ldr	w2, [x20, #40]
  409294:	str	xzr, [x1, x19, lsl #3]
  409298:	add	x19, x19, #0x1
  40929c:	cmp	w2, w19
  4092a0:	b.gt	409280 <printf@plt+0x7d10>
  4092a4:	ldr	x1, [x20]
  4092a8:	mov	x0, x20
  4092ac:	ldr	x21, [sp, #32]
  4092b0:	ldr	x1, [x1, #16]
  4092b4:	str	wzr, [x20, #40]
  4092b8:	ldp	x19, x20, [sp, #16]
  4092bc:	mov	x16, x1
  4092c0:	ldp	x29, x30, [sp], #48
  4092c4:	br	x16
  4092c8:	mov	x1, x19
  4092cc:	add	x0, x21, #0x18
  4092d0:	ldp	x19, x20, [sp, #16]
  4092d4:	ldr	x21, [sp, #32]
  4092d8:	ldp	x29, x30, [sp], #48
  4092dc:	b	4080a0 <printf@plt+0x6b30>
  4092e0:	stp	x29, x30, [sp, #-64]!
  4092e4:	mov	x29, sp
  4092e8:	stp	x21, x22, [sp, #32]
  4092ec:	mov	x22, x0
  4092f0:	stp	x19, x20, [sp, #16]
  4092f4:	mov	x19, x1
  4092f8:	str	x23, [sp, #48]
  4092fc:	mov	x23, x0
  409300:	bl	407c68 <printf@plt+0x66f8>
  409304:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x4388>
  409308:	add	x0, x0, #0xb38
  40930c:	str	x0, [x22], #24
  409310:	mov	x1, x19
  409314:	mov	x0, x22
  409318:	bl	408048 <printf@plt+0x6ad8>
  40931c:	ldr	x1, [x19]
  409320:	mov	w0, #0xffffffff            	// #-1
  409324:	ldr	x1, [x1, #56]
  409328:	str	w0, [x23, #48]
  40932c:	mov	x0, x19
  409330:	blr	x1
  409334:	mov	x20, x0
  409338:	cbz	x0, 4093b0 <printf@plt+0x7e40>
  40933c:	ldr	x1, [x0, #32]
  409340:	mov	w21, #0x1                   	// #1
  409344:	ldr	x0, [x23, #32]
  409348:	mov	x19, #0x8                   	// #8
  40934c:	ldr	x2, [x1]
  409350:	str	x2, [x0]
  409354:	ldr	w0, [x20, #40]
  409358:	cmp	w0, w21
  40935c:	b.le	409388 <printf@plt+0x7e18>
  409360:	ldr	x1, [x1, x19]
  409364:	mov	x0, x22
  409368:	bl	4080a0 <printf@plt+0x6b30>
  40936c:	ldr	x1, [x20, #32]
  409370:	add	w21, w21, #0x1
  409374:	ldr	w2, [x20, #40]
  409378:	str	xzr, [x1, x19]
  40937c:	cmp	w2, w21
  409380:	add	x19, x19, #0x8
  409384:	b.gt	409360 <printf@plt+0x7df0>
  409388:	ldr	x1, [x20]
  40938c:	mov	x0, x20
  409390:	ldp	x21, x22, [sp, #32]
  409394:	ldr	x1, [x1, #16]
  409398:	ldr	x23, [sp, #48]
  40939c:	str	wzr, [x20, #40]
  4093a0:	ldp	x19, x20, [sp, #16]
  4093a4:	mov	x16, x1
  4093a8:	ldp	x29, x30, [sp], #64
  4093ac:	br	x16
  4093b0:	ldp	x19, x20, [sp, #16]
  4093b4:	ldp	x21, x22, [sp, #32]
  4093b8:	ldr	x23, [sp, #48]
  4093bc:	ldp	x29, x30, [sp], #64
  4093c0:	ret
  4093c4:	mov	x19, x0
  4093c8:	mov	x0, x22
  4093cc:	bl	408130 <printf@plt+0x6bc0>
  4093d0:	mov	x0, x23
  4093d4:	bl	407c90 <printf@plt+0x6720>
  4093d8:	mov	x0, x19
  4093dc:	bl	401500 <_Unwind_Resume@plt>
  4093e0:	mov	x19, x0
  4093e4:	b	4093d0 <printf@plt+0x7e60>
  4093e8:	stp	x29, x30, [sp, #-64]!
  4093ec:	cmp	w1, #0x0
  4093f0:	mov	x29, sp
  4093f4:	b.le	40958c <printf@plt+0x801c>
  4093f8:	ldr	w7, [x0, #40]
  4093fc:	mov	x2, #0x0                   	// #0
  409400:	mov	w4, #0x1                   	// #1
  409404:	mov	w6, #0x0                   	// #0
  409408:	stp	x19, x20, [sp, #16]
  40940c:	mov	x19, x0
  409410:	stp	x21, x22, [sp, #32]
  409414:	mov	w22, w1
  409418:	str	x23, [sp, #48]
  40941c:	b	40944c <printf@plt+0x7edc>
  409420:	ldr	x1, [x19, #32]
  409424:	ldr	w0, [x19, #16]
  409428:	ldr	x3, [x1, x2]
  40942c:	ldr	x2, [x1, x5]
  409430:	ldr	w1, [x3, #8]
  409434:	ldr	w2, [x2, #8]
  409438:	bl	409040 <printf@plt+0x7ad0>
  40943c:	add	w6, w6, w0
  409440:	cmp	w22, w4
  409444:	b.lt	40945c <printf@plt+0x7eec>  // b.tstop
  409448:	mov	x2, x5
  40944c:	cmp	w7, w4
  409450:	add	x5, x2, #0x8
  409454:	add	w4, w4, #0x1
  409458:	b.gt	409420 <printf@plt+0x7eb0>
  40945c:	sub	w23, w22, #0x1
  409460:	mov	w1, w6
  409464:	add	x23, x23, #0x1
  409468:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x4388>
  40946c:	adrp	x21, 41d000 <_ZdlPvm@@Base+0x4388>
  409470:	add	x0, x0, #0xa30
  409474:	add	x21, x21, #0xa18
  409478:	lsl	x23, x23, #3
  40947c:	mov	x20, #0x0                   	// #0
  409480:	bl	401570 <printf@plt>
  409484:	b	409494 <printf@plt+0x7f24>
  409488:	add	x20, x20, #0x8
  40948c:	cmp	x23, x20
  409490:	b.eq	4094cc <printf@plt+0x7f5c>  // b.none
  409494:	ldr	x0, [x19, #32]
  409498:	ldr	x0, [x0, x20]
  40949c:	ldr	x1, [x0]
  4094a0:	ldr	x1, [x1, #64]
  4094a4:	blr	x1
  4094a8:	cbnz	w0, 409488 <printf@plt+0x7f18>
  4094ac:	ldr	x1, [x19, #32]
  4094b0:	mov	x0, x21
  4094b4:	ldr	x1, [x1, x20]
  4094b8:	add	x20, x20, #0x8
  4094bc:	ldr	w1, [x1, #12]
  4094c0:	bl	401570 <printf@plt>
  4094c4:	cmp	x23, x20
  4094c8:	b.ne	409494 <printf@plt+0x7f24>  // b.any
  4094cc:	mov	x21, #0x0                   	// #0
  4094d0:	mov	w20, #0x0                   	// #0
  4094d4:	nop
  4094d8:	ldr	x0, [x19, #32]
  4094dc:	add	w20, w20, #0x1
  4094e0:	ldr	x0, [x0, x21]
  4094e4:	add	x21, x21, #0x8
  4094e8:	ldr	x1, [x0]
  4094ec:	ldr	x1, [x1, #64]
  4094f0:	blr	x1
  4094f4:	cmp	w0, #0x0
  4094f8:	ccmp	w22, w20, #0x4, eq  // eq = none
  4094fc:	b.gt	4094d8 <printf@plt+0x7f68>
  409500:	cbnz	w0, 40951c <printf@plt+0x7fac>
  409504:	ldp	x19, x20, [sp, #16]
  409508:	mov	w0, #0xa                   	// #10
  40950c:	ldp	x21, x22, [sp, #32]
  409510:	ldr	x23, [sp, #48]
  409514:	ldp	x29, x30, [sp], #64
  409518:	b	4013a0 <putchar@plt>
  40951c:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x4388>
  409520:	mov	x20, #0x0                   	// #0
  409524:	add	x0, x0, #0xa28
  409528:	bl	401570 <printf@plt>
  40952c:	nop
  409530:	ldr	x0, [x19, #32]
  409534:	ldr	x0, [x0, x20]
  409538:	ldr	x1, [x0]
  40953c:	ldr	x1, [x1, #64]
  409540:	blr	x1
  409544:	cbz	w0, 40955c <printf@plt+0x7fec>
  409548:	ldr	x0, [x19, #32]
  40954c:	ldr	x0, [x0, x20]
  409550:	ldr	x1, [x0]
  409554:	ldr	x1, [x1, #48]
  409558:	blr	x1
  40955c:	add	x20, x20, #0x8
  409560:	cmp	x23, x20
  409564:	b.ne	409530 <printf@plt+0x7fc0>  // b.any
  409568:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x3388>
  40956c:	add	x0, x0, #0xa38
  409570:	bl	401570 <printf@plt>
  409574:	ldp	x19, x20, [sp, #16]
  409578:	mov	w0, #0xa                   	// #10
  40957c:	ldp	x21, x22, [sp, #32]
  409580:	ldr	x23, [sp, #48]
  409584:	ldp	x29, x30, [sp], #64
  409588:	b	4013a0 <putchar@plt>
  40958c:	mov	w1, #0x0                   	// #0
  409590:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x4388>
  409594:	add	x0, x0, #0xa30
  409598:	bl	401570 <printf@plt>
  40959c:	ldp	x29, x30, [sp], #64
  4095a0:	mov	w0, #0xa                   	// #10
  4095a4:	b	4013a0 <putchar@plt>
  4095a8:	stp	x29, x30, [sp, #-80]!
  4095ac:	mov	x29, sp
  4095b0:	stp	x19, x20, [sp, #16]
  4095b4:	mov	x19, x0
  4095b8:	ldr	w2, [x0, #40]
  4095bc:	stp	x21, x22, [sp, #32]
  4095c0:	mov	w21, w1
  4095c4:	cmp	w2, #0x0
  4095c8:	stp	x23, x24, [sp, #48]
  4095cc:	str	w1, [x0, #48]
  4095d0:	b.le	409adc <printf@plt+0x856c>
  4095d4:	ldr	x6, [x19, #32]
  4095d8:	mov	x0, #0x0                   	// #0
  4095dc:	sub	x5, x6, #0x8
  4095e0:	b	409614 <printf@plt+0x80a4>
  4095e4:	cmp	w4, #0x1
  4095e8:	ccmp	w1, #0x3, #0x4, hi  // hi = pmore
  4095ec:	b.ne	409608 <printf@plt+0x8098>  // b.any
  4095f0:	cbz	x0, 409608 <printf@plt+0x8098>
  4095f4:	ldr	x1, [x5, x0, lsl #3]
  4095f8:	ldr	w3, [x1, #8]
  4095fc:	cmp	w3, #0x2
  409600:	b.ne	409608 <printf@plt+0x8098>  // b.any
  409604:	str	wzr, [x1, #8]
  409608:	add	x0, x0, #0x1
  40960c:	cmp	w2, w0
  409610:	b.le	409660 <printf@plt+0x80f0>
  409614:	ldr	x3, [x6, x0, lsl #3]
  409618:	ldr	w1, [x3, #8]
  40961c:	sub	w4, w1, #0x5
  409620:	cmp	w1, #0x2
  409624:	b.ne	4095e4 <printf@plt+0x8074>  // b.any
  409628:	cbz	x0, 409650 <printf@plt+0x80e0>
  40962c:	ldr	x1, [x5, x0, lsl #3]
  409630:	ldr	w1, [x1, #8]
  409634:	sub	w4, w1, #0x1
  409638:	sub	w1, w1, #0x6
  40963c:	cmp	w4, #0x3
  409640:	b.ls	409650 <printf@plt+0x80e0>  // b.plast
  409644:	tst	w1, #0xfffffffd
  409648:	b.ne	409608 <printf@plt+0x8098>  // b.any
  40964c:	nop
  409650:	str	wzr, [x3, #8]
  409654:	add	x0, x0, #0x1
  409658:	cmp	w2, w0
  40965c:	b.gt	409614 <printf@plt+0x80a4>
  409660:	mov	x20, #0x0                   	// #0
  409664:	nop
  409668:	cbnz	x20, 4098e8 <printf@plt+0x8378>
  40966c:	cmp	w2, #0x1
  409670:	mov	w3, w2
  409674:	b.gt	409958 <printf@plt+0x83e8>
  409678:	cmp	w21, #0x1
  40967c:	cset	w7, le
  409680:	str	w7, [x19, #16]
  409684:	cmp	w3, #0x1
  409688:	b.le	409af4 <printf@plt+0x8584>
  40968c:	ldr	x6, [x19, #32]
  409690:	sub	w3, w3, #0x2
  409694:	mov	w23, #0x0                   	// #0
  409698:	stp	x25, x26, [sp, #64]
  40969c:	add	x4, x6, #0x8
  4096a0:	mov	x1, x6
  4096a4:	add	x5, x4, w3, uxtw #3
  4096a8:	b	4096b0 <printf@plt+0x8140>
  4096ac:	add	x4, x4, #0x8
  4096b0:	ldp	x3, x2, [x1]
  4096b4:	mov	w0, w7
  4096b8:	ldr	w1, [x3, #8]
  4096bc:	ldr	w2, [x2, #8]
  4096c0:	bl	409040 <printf@plt+0x7ad0>
  4096c4:	add	w23, w23, w0
  4096c8:	cmp	x5, x4
  4096cc:	mov	x1, x4
  4096d0:	b.ne	4096ac <printf@plt+0x813c>  // b.any
  4096d4:	adrp	x25, 41d000 <_ZdlPvm@@Base+0x4388>
  4096d8:	adrp	x24, 43f000 <stderr@@GLIBC_2.17+0x3270>
  4096dc:	add	x25, x25, #0xa40
  4096e0:	add	x24, x24, #0x238
  4096e4:	mov	x20, #0x0                   	// #0
  4096e8:	mov	w22, #0x0                   	// #0
  4096ec:	adrp	x26, 41d000 <_ZdlPvm@@Base+0x4388>
  4096f0:	b	40971c <printf@plt+0x81ac>
  4096f4:	mov	x3, x24
  4096f8:	mov	x2, x24
  4096fc:	mov	x1, x24
  409700:	add	x0, x26, #0x7d0
  409704:	bl	416028 <printf@plt+0x14ab8>
  409708:	ldr	w0, [x19, #40]
  40970c:	add	x20, x20, #0x1
  409710:	cmp	w0, w20
  409714:	b.le	409778 <printf@plt+0x8208>
  409718:	ldr	x6, [x19, #32]
  40971c:	ldr	x0, [x6, x20, lsl #3]
  409720:	ldr	x1, [x0]
  409724:	ldr	x1, [x1, #64]
  409728:	blr	x1
  40972c:	mov	w1, w21
  409730:	cbnz	w0, 409708 <printf@plt+0x8198>
  409734:	ldr	x0, [x19, #32]
  409738:	ldr	x0, [x0, x20, lsl #3]
  40973c:	ldr	x2, [x0]
  409740:	ldr	x2, [x2, #24]
  409744:	blr	x2
  409748:	cbz	w0, 409708 <printf@plt+0x8198>
  40974c:	mov	w1, w20
  409750:	cbnz	w22, 4096f4 <printf@plt+0x8184>
  409754:	mov	w22, w0
  409758:	mov	x0, x19
  40975c:	bl	4093e8 <printf@plt+0x7e78>
  409760:	add	x20, x20, #0x1
  409764:	mov	x0, x25
  409768:	bl	4012c0 <puts@plt>
  40976c:	ldr	w0, [x19, #40]
  409770:	cmp	w0, w20
  409774:	b.gt	409718 <printf@plt+0x81a8>
  409778:	ldp	x25, x26, [sp, #64]
  40977c:	mov	w2, w23
  409780:	ldr	w1, [x19, #12]
  409784:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x4388>
  409788:	add	x0, x0, #0xa58
  40978c:	adrp	x21, 41d000 <_ZdlPvm@@Base+0x4388>
  409790:	mov	x20, #0x0                   	// #0
  409794:	add	x21, x21, #0xa18
  409798:	bl	401570 <printf@plt>
  40979c:	ldr	w0, [x19, #40]
  4097a0:	cmp	w0, #0x0
  4097a4:	b.le	4097d0 <printf@plt+0x8260>
  4097a8:	ldr	x0, [x19, #32]
  4097ac:	ldr	x0, [x0, x20, lsl #3]
  4097b0:	ldr	x1, [x0]
  4097b4:	ldr	x1, [x1, #64]
  4097b8:	blr	x1
  4097bc:	cbz	w0, 4099d0 <printf@plt+0x8460>
  4097c0:	ldr	w0, [x19, #40]
  4097c4:	add	x20, x20, #0x1
  4097c8:	cmp	w0, w20
  4097cc:	b.gt	4097a8 <printf@plt+0x8238>
  4097d0:	mov	w0, #0xa                   	// #10
  4097d4:	bl	4013a0 <putchar@plt>
  4097d8:	ldr	w1, [x19, #12]
  4097dc:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x4388>
  4097e0:	add	x0, x0, #0xa68
  4097e4:	bl	401570 <printf@plt>
  4097e8:	ldr	w0, [x19, #40]
  4097ec:	cmp	w0, #0x0
  4097f0:	b.le	409828 <printf@plt+0x82b8>
  4097f4:	adrp	x21, 41d000 <_ZdlPvm@@Base+0x4388>
  4097f8:	add	x21, x21, #0xa88
  4097fc:	mov	x20, #0x0                   	// #0
  409800:	ldr	x0, [x19, #32]
  409804:	ldr	x0, [x0, x20, lsl #3]
  409808:	ldr	x1, [x0]
  40980c:	ldr	x1, [x1, #64]
  409810:	blr	x1
  409814:	cbz	w0, 4099f8 <printf@plt+0x8488>
  409818:	ldr	w0, [x19, #40]
  40981c:	add	x20, x20, #0x1
  409820:	cmp	w0, w20
  409824:	b.gt	409800 <printf@plt+0x8290>
  409828:	mov	w0, #0xa                   	// #10
  40982c:	bl	4013a0 <putchar@plt>
  409830:	ldr	w1, [x19, #12]
  409834:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x4388>
  409838:	add	x0, x0, #0xa78
  40983c:	bl	401570 <printf@plt>
  409840:	ldr	w0, [x19, #40]
  409844:	cmp	w0, #0x0
  409848:	b.le	409880 <printf@plt+0x8310>
  40984c:	adrp	x21, 41d000 <_ZdlPvm@@Base+0x4388>
  409850:	add	x21, x21, #0xa98
  409854:	mov	x20, #0x0                   	// #0
  409858:	ldr	x0, [x19, #32]
  40985c:	ldr	x0, [x0, x20, lsl #3]
  409860:	ldr	x1, [x0]
  409864:	ldr	x1, [x1, #64]
  409868:	blr	x1
  40986c:	cbz	w0, 4099a8 <printf@plt+0x8438>
  409870:	ldr	w0, [x19, #40]
  409874:	add	x20, x20, #0x1
  409878:	cmp	w0, w20
  40987c:	b.gt	409858 <printf@plt+0x82e8>
  409880:	mov	w0, #0xa                   	// #10
  409884:	bl	4013a0 <putchar@plt>
  409888:	ldr	w0, [x19, #40]
  40988c:	cmp	w0, #0x0
  409890:	b.le	4098d0 <printf@plt+0x8360>
  409894:	mov	x21, #0x0                   	// #0
  409898:	mov	w20, #0x0                   	// #0
  40989c:	b	4098a4 <printf@plt+0x8334>
  4098a0:	cbnz	w0, 409a20 <printf@plt+0x84b0>
  4098a4:	ldr	x0, [x19, #32]
  4098a8:	add	w20, w20, #0x1
  4098ac:	ldr	x0, [x0, x21]
  4098b0:	add	x21, x21, #0x8
  4098b4:	ldr	x1, [x0]
  4098b8:	ldr	x1, [x1, #64]
  4098bc:	blr	x1
  4098c0:	ldr	w1, [x19, #40]
  4098c4:	cmp	w1, w20
  4098c8:	b.gt	4098a0 <printf@plt+0x8330>
  4098cc:	cbnz	w0, 409a20 <printf@plt+0x84b0>
  4098d0:	mov	w0, w22
  4098d4:	ldp	x19, x20, [sp, #16]
  4098d8:	ldp	x21, x22, [sp, #32]
  4098dc:	ldp	x23, x24, [sp, #48]
  4098e0:	ldp	x29, x30, [sp], #80
  4098e4:	ret
  4098e8:	ldr	x0, [x19, #32]
  4098ec:	add	x0, x0, x20, lsl #3
  4098f0:	ldur	x0, [x0, #-8]
  4098f4:	ldr	x1, [x0]
  4098f8:	ldr	x1, [x1, #88]
  4098fc:	blr	x1
  409900:	cmp	w0, #0x0
  409904:	ldr	w3, [x19, #40]
  409908:	mov	w22, w0
  40990c:	add	w0, w20, #0x1
  409910:	cset	w24, ne  // ne = any
  409914:	cmp	w3, w0
  409918:	b.le	409998 <printf@plt+0x8428>
  40991c:	ldr	x0, [x19, #32]
  409920:	add	x23, x20, #0x1
  409924:	ldr	x0, [x0, x23, lsl #3]
  409928:	ldr	x1, [x0]
  40992c:	ldr	x1, [x1, #80]
  409930:	blr	x1
  409934:	cbnz	w0, 40997c <printf@plt+0x840c>
  409938:	cbnz	w22, 4099a0 <printf@plt+0x8430>
  40993c:	nop
  409940:	ldr	w2, [x19, #40]
  409944:	mov	x20, x23
  409948:	cmp	w2, w23
  40994c:	mov	w3, w2
  409950:	b.gt	409668 <printf@plt+0x80f8>
  409954:	b	409678 <printf@plt+0x8108>
  409958:	ldr	x0, [x19, #32]
  40995c:	mov	x23, #0x1                   	// #1
  409960:	ldr	x0, [x0, #8]
  409964:	ldr	x1, [x0]
  409968:	ldr	x1, [x1, #80]
  40996c:	blr	x1
  409970:	cbz	w0, 409940 <printf@plt+0x83d0>
  409974:	mov	w24, #0x0                   	// #0
  409978:	mov	x23, #0x1                   	// #1
  40997c:	orr	w1, w24, #0x2
  409980:	ldr	x0, [x19, #32]
  409984:	ldr	x0, [x0, x20, lsl #3]
  409988:	ldr	x2, [x0]
  40998c:	ldr	x2, [x2, #104]
  409990:	blr	x2
  409994:	b	409940 <printf@plt+0x83d0>
  409998:	cbz	w22, 409678 <printf@plt+0x8108>
  40999c:	add	x23, x20, #0x1
  4099a0:	mov	w1, #0x1                   	// #1
  4099a4:	b	409980 <printf@plt+0x8410>
  4099a8:	ldr	x1, [x19, #32]
  4099ac:	mov	x0, x21
  4099b0:	ldr	x1, [x1, x20, lsl #3]
  4099b4:	add	x20, x20, #0x1
  4099b8:	ldr	w1, [x1, #12]
  4099bc:	bl	401570 <printf@plt>
  4099c0:	ldr	w0, [x19, #40]
  4099c4:	cmp	w0, w20
  4099c8:	b.gt	409858 <printf@plt+0x82e8>
  4099cc:	b	409880 <printf@plt+0x8310>
  4099d0:	ldr	x1, [x19, #32]
  4099d4:	mov	x0, x21
  4099d8:	ldr	x1, [x1, x20, lsl #3]
  4099dc:	add	x20, x20, #0x1
  4099e0:	ldr	w1, [x1, #12]
  4099e4:	bl	401570 <printf@plt>
  4099e8:	ldr	w0, [x19, #40]
  4099ec:	cmp	w0, w20
  4099f0:	b.gt	4097a8 <printf@plt+0x8238>
  4099f4:	b	4097d0 <printf@plt+0x8260>
  4099f8:	ldr	x1, [x19, #32]
  4099fc:	mov	x0, x21
  409a00:	ldr	x1, [x1, x20, lsl #3]
  409a04:	add	x20, x20, #0x1
  409a08:	ldr	w1, [x1, #12]
  409a0c:	bl	401570 <printf@plt>
  409a10:	ldr	w0, [x19, #40]
  409a14:	cmp	w0, w20
  409a18:	b.gt	409800 <printf@plt+0x8290>
  409a1c:	b	409828 <printf@plt+0x82b8>
  409a20:	ldr	w1, [x19, #12]
  409a24:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x4388>
  409a28:	add	x0, x0, #0xaa8
  409a2c:	mov	x20, #0x0                   	// #0
  409a30:	bl	401570 <printf@plt>
  409a34:	ldr	w0, [x19, #40]
  409a38:	cmp	w0, #0x0
  409a3c:	b.le	409a7c <printf@plt+0x850c>
  409a40:	ldr	x0, [x19, #32]
  409a44:	ldr	x0, [x0, x20, lsl #3]
  409a48:	ldr	x1, [x0]
  409a4c:	ldr	x1, [x1, #64]
  409a50:	blr	x1
  409a54:	cbz	w0, 409ac8 <printf@plt+0x8558>
  409a58:	ldr	x0, [x19, #32]
  409a5c:	ldr	x0, [x0, x20, lsl #3]
  409a60:	add	x20, x20, #0x1
  409a64:	ldr	x1, [x0]
  409a68:	ldr	x1, [x1, #48]
  409a6c:	blr	x1
  409a70:	ldr	w0, [x19, #40]
  409a74:	cmp	w0, w20
  409a78:	b.gt	409a40 <printf@plt+0x84d0>
  409a7c:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x3388>
  409a80:	add	x0, x0, #0xa38
  409a84:	bl	4012c0 <puts@plt>
  409a88:	ldr	w2, [x19, #12]
  409a8c:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x4388>
  409a90:	add	x0, x0, #0xac0
  409a94:	mov	w1, w2
  409a98:	bl	401570 <printf@plt>
  409a9c:	ldr	w2, [x19, #12]
  409aa0:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x4388>
  409aa4:	add	x0, x0, #0xae0
  409aa8:	mov	w1, w2
  409aac:	bl	401570 <printf@plt>
  409ab0:	mov	w0, w22
  409ab4:	ldp	x19, x20, [sp, #16]
  409ab8:	ldp	x21, x22, [sp, #32]
  409abc:	ldp	x23, x24, [sp, #48]
  409ac0:	ldp	x29, x30, [sp], #80
  409ac4:	ret
  409ac8:	ldr	w0, [x19, #40]
  409acc:	add	x20, x20, #0x1
  409ad0:	cmp	w0, w20
  409ad4:	b.gt	409a40 <printf@plt+0x84d0>
  409ad8:	b	409a7c <printf@plt+0x850c>
  409adc:	cmp	w1, #0x1
  409ae0:	mov	w23, #0x0                   	// #0
  409ae4:	cset	w0, le
  409ae8:	mov	w22, #0x0                   	// #0
  409aec:	str	w0, [x19, #16]
  409af0:	b	40977c <printf@plt+0x820c>
  409af4:	b.eq	409b04 <printf@plt+0x8594>  // b.none
  409af8:	mov	w23, #0x0                   	// #0
  409afc:	mov	w22, #0x0                   	// #0
  409b00:	b	40977c <printf@plt+0x820c>
  409b04:	mov	w23, #0x0                   	// #0
  409b08:	stp	x25, x26, [sp, #64]
  409b0c:	ldr	x6, [x19, #32]
  409b10:	b	4096d4 <printf@plt+0x8164>
  409b14:	nop
  409b18:	stp	x29, x30, [sp, #-32]!
  409b1c:	adrp	x1, 41d000 <_ZdlPvm@@Base+0x4388>
  409b20:	add	x1, x1, #0xb38
  409b24:	mov	x29, sp
  409b28:	str	x19, [sp, #16]
  409b2c:	mov	x19, x0
  409b30:	str	x1, [x0], #24
  409b34:	bl	408130 <printf@plt+0x6bc0>
  409b38:	mov	x0, x19
  409b3c:	ldr	x19, [sp, #16]
  409b40:	ldp	x29, x30, [sp], #32
  409b44:	b	407c90 <printf@plt+0x6720>
  409b48:	stp	x29, x30, [sp, #-32]!
  409b4c:	adrp	x1, 41d000 <_ZdlPvm@@Base+0x4388>
  409b50:	add	x1, x1, #0xb38
  409b54:	mov	x29, sp
  409b58:	str	x19, [sp, #16]
  409b5c:	mov	x19, x0
  409b60:	str	x1, [x0], #24
  409b64:	bl	408130 <printf@plt+0x6bc0>
  409b68:	mov	x0, x19
  409b6c:	bl	407c90 <printf@plt+0x6720>
  409b70:	mov	x0, x19
  409b74:	mov	x1, #0x38                  	// #56
  409b78:	ldr	x19, [sp, #16]
  409b7c:	ldp	x29, x30, [sp], #32
  409b80:	b	418c78 <_ZdlPvm@@Base>
  409b84:	nop
  409b88:	stp	x29, x30, [sp, #-32]!
  409b8c:	mov	x29, sp
  409b90:	stp	x19, x20, [sp, #16]
  409b94:	mov	x20, x0
  409b98:	add	w19, w1, #0x1
  409b9c:	ldr	x0, [x0, #24]
  409ba0:	mov	w1, w19
  409ba4:	ldr	x2, [x0]
  409ba8:	ldr	x2, [x2, #112]
  409bac:	blr	x2
  409bb0:	ldr	x0, [x20, #32]
  409bb4:	mov	w1, w19
  409bb8:	ldp	x19, x20, [sp, #16]
  409bbc:	ldr	x2, [x0]
  409bc0:	ldp	x29, x30, [sp], #32
  409bc4:	ldr	x2, [x2, #112]
  409bc8:	mov	x16, x2
  409bcc:	br	x16
  409bd0:	stp	x29, x30, [sp, #-64]!
  409bd4:	mov	x29, sp
  409bd8:	stp	x19, x20, [sp, #16]
  409bdc:	mov	x19, x0
  409be0:	ldr	w0, [x0, #16]
  409be4:	stp	x21, x22, [sp, #32]
  409be8:	mov	w20, w1
  409bec:	str	x23, [sp, #48]
  409bf0:	cbnz	w0, 409e00 <printf@plt+0x8890>
  409bf4:	ldr	x0, [x19, #24]
  409bf8:	mov	w1, w20
  409bfc:	ldr	x2, [x0]
  409c00:	ldr	x2, [x2, #24]
  409c04:	blr	x2
  409c08:	mov	w21, w0
  409c0c:	cbz	w0, 409c78 <printf@plt+0x8708>
  409c10:	ldp	x2, x22, [x19, #24]
  409c14:	mov	w0, w20
  409c18:	ldr	x1, [x22]
  409c1c:	ldr	w23, [x2, #12]
  409c20:	ldr	x20, [x1, #24]
  409c24:	bl	4078a0 <printf@plt+0x6330>
  409c28:	mov	w1, w0
  409c2c:	mov	x0, x22
  409c30:	blr	x20
  409c34:	mov	w20, w0
  409c38:	cbz	w0, 409c9c <printf@plt+0x872c>
  409c3c:	adrp	x3, 43f000 <stderr@@GLIBC_2.17+0x3270>
  409c40:	add	x3, x3, #0x238
  409c44:	mov	x1, x3
  409c48:	mov	x2, x3
  409c4c:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x4388>
  409c50:	add	x0, x0, #0x7d0
  409c54:	bl	416028 <printf@plt+0x14ab8>
  409c58:	mov	w20, w21
  409c5c:	ldp	w1, w0, [x19, #12]
  409c60:	cbz	w0, 409cac <printf@plt+0x873c>
  409c64:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x4388>
  409c68:	add	x0, x0, #0x7f0
  409c6c:	bl	401570 <printf@plt>
  409c70:	ldr	w1, [x19, #12]
  409c74:	b	409cac <printf@plt+0x873c>
  409c78:	ldr	x21, [x19, #32]
  409c7c:	mov	w0, w20
  409c80:	ldr	x1, [x21]
  409c84:	ldr	x20, [x1, #24]
  409c88:	bl	4078a0 <printf@plt+0x6330>
  409c8c:	mov	w1, w0
  409c90:	mov	x0, x21
  409c94:	blr	x20
  409c98:	mov	w20, w0
  409c9c:	ldr	x0, [x19, #32]
  409ca0:	ldr	w23, [x0, #12]
  409ca4:	ldp	w1, w0, [x19, #12]
  409ca8:	cbnz	w0, 409c64 <printf@plt+0x86f4>
  409cac:	ldp	x2, x3, [x19, #24]
  409cb0:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x4388>
  409cb4:	add	x0, x0, #0xbb0
  409cb8:	ldr	w2, [x2, #12]
  409cbc:	ldr	w3, [x3, #12]
  409cc0:	bl	401570 <printf@plt>
  409cc4:	adrp	x0, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  409cc8:	ldr	w0, [x0, #3528]
  409ccc:	cbz	w0, 409e60 <printf@plt+0x88f0>
  409cd0:	adrp	x1, 43a000 <_Znam@GLIBCXX_3.4>
  409cd4:	adrp	x2, 43d000 <stderr@@GLIBC_2.17+0x1270>
  409cd8:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x4388>
  409cdc:	add	x0, x0, #0xbe8
  409ce0:	ldr	w1, [x1, #1164]
  409ce4:	ldr	w2, [x2, #3736]
  409ce8:	add	w1, w1, w2
  409cec:	lsl	w1, w1, #1
  409cf0:	bl	401570 <printf@plt>
  409cf4:	ldp	w1, w0, [x19, #12]
  409cf8:	cbz	w0, 409df4 <printf@plt+0x8884>
  409cfc:	adrp	x0, 43a000 <_Znam@GLIBCXX_3.4>
  409d00:	ldr	w2, [x0, #1148]
  409d04:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x4388>
  409d08:	add	x0, x0, #0xbf0
  409d0c:	bl	401570 <printf@plt>
  409d10:	ldp	w1, w0, [x19, #12]
  409d14:	cbz	w0, 409de8 <printf@plt+0x8878>
  409d18:	adrp	x0, 43a000 <_Znam@GLIBCXX_3.4>
  409d1c:	ldr	w2, [x0, #1140]
  409d20:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x4388>
  409d24:	add	x0, x0, #0xc00
  409d28:	bl	401570 <printf@plt>
  409d2c:	adrp	x22, 43a000 <_Znam@GLIBCXX_3.4>
  409d30:	ldr	x1, [x19, #24]
  409d34:	adrp	x21, 43a000 <_Znam@GLIBCXX_3.4>
  409d38:	ldp	w3, w2, [x19, #12]
  409d3c:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x4388>
  409d40:	ldr	w5, [x22, #1120]
  409d44:	add	x0, x0, #0xc10
  409d48:	cmp	w2, #0x0
  409d4c:	ldr	w4, [x21, #1136]
  409d50:	ldr	w2, [x1, #12]
  409d54:	mov	w1, w3
  409d58:	add	w6, w5, w5, lsl #1
  409d5c:	csel	w6, w6, w5, eq  // eq = none
  409d60:	bl	401570 <printf@plt>
  409d64:	ldr	x1, [x19, #32]
  409d68:	ldp	w3, w0, [x19, #12]
  409d6c:	ldr	w5, [x22, #1120]
  409d70:	ldr	w2, [x1, #12]
  409d74:	cmp	w0, #0x0
  409d78:	ldr	w4, [x21, #1136]
  409d7c:	mov	w1, w3
  409d80:	add	w6, w5, w5, lsl #1
  409d84:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x4388>
  409d88:	csel	w6, w6, w5, eq  // eq = none
  409d8c:	add	x0, x0, #0xc48
  409d90:	bl	401570 <printf@plt>
  409d94:	ldr	x3, [x19, #24]
  409d98:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x4388>
  409d9c:	ldr	w2, [x19, #12]
  409da0:	add	x0, x0, #0xc80
  409da4:	ldr	w3, [x3, #12]
  409da8:	mov	w1, w2
  409dac:	bl	401570 <printf@plt>
  409db0:	ldr	x3, [x19, #32]
  409db4:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x4388>
  409db8:	ldr	w2, [x19, #12]
  409dbc:	add	x0, x0, #0xca0
  409dc0:	ldr	w3, [x3, #12]
  409dc4:	mov	w1, w2
  409dc8:	bl	401570 <printf@plt>
  409dcc:	cbnz	w20, 409e34 <printf@plt+0x88c4>
  409dd0:	mov	w0, w20
  409dd4:	ldp	x19, x20, [sp, #16]
  409dd8:	ldp	x21, x22, [sp, #32]
  409ddc:	ldr	x23, [sp, #48]
  409de0:	ldp	x29, x30, [sp], #64
  409de4:	ret
  409de8:	adrp	x0, 43a000 <_Znam@GLIBCXX_3.4>
  409dec:	ldr	w2, [x0, #1144]
  409df0:	b	409d20 <printf@plt+0x87b0>
  409df4:	adrp	x0, 43a000 <_Znam@GLIBCXX_3.4>
  409df8:	ldr	w2, [x0, #1152]
  409dfc:	b	409d04 <printf@plt+0x8794>
  409e00:	mov	w0, w1
  409e04:	bl	407890 <printf@plt+0x6320>
  409e08:	ldr	w1, [x19, #12]
  409e0c:	mov	w20, w0
  409e10:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x4388>
  409e14:	add	x0, x0, #0x7a0
  409e18:	bl	401570 <printf@plt>
  409e1c:	bl	407c28 <printf@plt+0x66b8>
  409e20:	ldr	w1, [x19, #12]
  409e24:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x4388>
  409e28:	add	x0, x0, #0x7b8
  409e2c:	bl	401570 <printf@plt>
  409e30:	b	409bf4 <printf@plt+0x8684>
  409e34:	ldr	w1, [x19, #12]
  409e38:	mov	w2, w23
  409e3c:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x4388>
  409e40:	add	x0, x0, #0xcc0
  409e44:	bl	401570 <printf@plt>
  409e48:	mov	w0, w20
  409e4c:	ldp	x19, x20, [sp, #16]
  409e50:	ldp	x21, x22, [sp, #32]
  409e54:	ldr	x23, [sp, #48]
  409e58:	ldp	x29, x30, [sp], #64
  409e5c:	ret
  409e60:	adrp	x1, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  409e64:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x4388>
  409e68:	mov	x2, #0x10                  	// #16
  409e6c:	add	x0, x0, #0xbd0
  409e70:	ldr	x3, [x1, #3464]
  409e74:	mov	x1, #0x1                   	// #1
  409e78:	bl	4014f0 <fwrite@plt>
  409e7c:	b	409cd0 <printf@plt+0x8760>
  409e80:	stp	x29, x30, [sp, #-32]!
  409e84:	mov	x2, #0x2                   	// #2
  409e88:	mov	x1, #0x1                   	// #1
  409e8c:	mov	x29, sp
  409e90:	stp	x19, x20, [sp, #16]
  409e94:	adrp	x20, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  409e98:	mov	x19, x0
  409e9c:	ldr	x3, [x20, #3472]
  409ea0:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x6388>
  409ea4:	add	x0, x0, #0xf00
  409ea8:	bl	4014f0 <fwrite@plt>
  409eac:	ldr	x0, [x19, #24]
  409eb0:	ldr	x1, [x0]
  409eb4:	ldr	x1, [x1]
  409eb8:	blr	x1
  409ebc:	ldr	w0, [x19, #16]
  409ec0:	ldr	x3, [x20, #3472]
  409ec4:	cbz	w0, 409f0c <printf@plt+0x899c>
  409ec8:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x4388>
  409ecc:	mov	x2, #0xf                   	// #15
  409ed0:	add	x0, x0, #0xce8
  409ed4:	mov	x1, #0x1                   	// #1
  409ed8:	bl	4014f0 <fwrite@plt>
  409edc:	ldr	x0, [x19, #32]
  409ee0:	ldr	x1, [x0]
  409ee4:	ldr	x1, [x1]
  409ee8:	blr	x1
  409eec:	ldr	x3, [x20, #3472]
  409ef0:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x2388>
  409ef4:	ldp	x19, x20, [sp, #16]
  409ef8:	add	x0, x0, #0x20
  409efc:	ldp	x29, x30, [sp], #32
  409f00:	mov	x2, #0x2                   	// #2
  409f04:	mov	x1, #0x1                   	// #1
  409f08:	b	4014f0 <fwrite@plt>
  409f0c:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x4388>
  409f10:	mov	x2, #0xa                   	// #10
  409f14:	mov	x1, #0x1                   	// #1
  409f18:	add	x0, x0, #0xcf8
  409f1c:	bl	4014f0 <fwrite@plt>
  409f20:	b	409edc <printf@plt+0x896c>
  409f24:	nop
  409f28:	stp	x29, x30, [sp, #-64]!
  409f2c:	adrp	x1, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  409f30:	mov	x29, sp
  409f34:	stp	x19, x20, [sp, #16]
  409f38:	mov	x19, x0
  409f3c:	ldr	w0, [x1, #3488]
  409f40:	cbnz	w0, 40a0bc <printf@plt+0x8b4c>
  409f44:	ldr	w0, [x19, #16]
  409f48:	stp	x21, x22, [sp, #32]
  409f4c:	stp	x23, x24, [sp, #48]
  409f50:	cbnz	w0, 40a0d0 <printf@plt+0x8b60>
  409f54:	adrp	x22, 41d000 <_ZdlPvm@@Base+0x4388>
  409f58:	add	x22, x22, #0x680
  409f5c:	mov	x0, x22
  409f60:	bl	401570 <printf@plt>
  409f64:	ldr	w1, [x19, #12]
  409f68:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x4388>
  409f6c:	add	x0, x0, #0x688
  409f70:	adrp	x21, 41d000 <_ZdlPvm@@Base+0x4388>
  409f74:	add	x21, x21, #0xd28
  409f78:	adrp	x20, 41c000 <_ZdlPvm@@Base+0x3388>
  409f7c:	add	x20, x20, #0xa38
  409f80:	bl	401570 <printf@plt>
  409f84:	ldr	x2, [x19, #24]
  409f88:	mov	x0, x21
  409f8c:	ldr	w1, [x19, #12]
  409f90:	ldr	w2, [x2, #12]
  409f94:	bl	401570 <printf@plt>
  409f98:	ldr	x0, [x19, #24]
  409f9c:	ldr	x1, [x0]
  409fa0:	ldr	x1, [x1, #48]
  409fa4:	blr	x1
  409fa8:	mov	x0, x20
  409fac:	bl	401570 <printf@plt>
  409fb0:	mov	x0, x22
  409fb4:	bl	401570 <printf@plt>
  409fb8:	ldr	w1, [x19, #12]
  409fbc:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x4388>
  409fc0:	add	x0, x0, #0x6c8
  409fc4:	bl	401570 <printf@plt>
  409fc8:	ldr	x2, [x19, #32]
  409fcc:	mov	x0, x21
  409fd0:	ldr	w1, [x19, #12]
  409fd4:	ldr	w2, [x2, #12]
  409fd8:	bl	401570 <printf@plt>
  409fdc:	ldr	x0, [x19, #32]
  409fe0:	ldr	x1, [x0]
  409fe4:	ldr	x1, [x1, #48]
  409fe8:	blr	x1
  409fec:	mov	x0, x20
  409ff0:	bl	401570 <printf@plt>
  409ff4:	ldr	w0, [x19, #16]
  409ff8:	cbnz	w0, 40a0e4 <printf@plt+0x8b74>
  409ffc:	adrp	x21, 43a000 <_Znam@GLIBCXX_3.4>
  40a000:	adrp	x22, 43a000 <_Znam@GLIBCXX_3.4>
  40a004:	adrp	x20, 41c000 <_ZdlPvm@@Base+0x3388>
  40a008:	add	x20, x20, #0xae0
  40a00c:	ldr	w1, [x21, #1164]
  40a010:	mov	x0, x20
  40a014:	adrp	x24, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40a018:	adrp	x23, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40a01c:	bl	401570 <printf@plt>
  40a020:	ldr	w1, [x22, #1136]
  40a024:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x4388>
  40a028:	add	x0, x0, #0xd48
  40a02c:	bl	401570 <printf@plt>
  40a030:	ldr	w0, [x24, #3528]
  40a034:	adrp	x2, 41d000 <_ZdlPvm@@Base+0x4388>
  40a038:	ldr	x1, [x23, #3464]
  40a03c:	cmp	w0, #0x0
  40a040:	add	x2, x2, #0xd10
  40a044:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x4388>
  40a048:	add	x0, x0, #0xd08
  40a04c:	csel	x0, x0, x2, ne  // ne = any
  40a050:	bl	4012a0 <fputs@plt>
  40a054:	ldr	w1, [x19, #12]
  40a058:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x4388>
  40a05c:	ldr	w2, [x21, #1164]
  40a060:	add	x0, x0, #0xd58
  40a064:	lsl	w2, w2, #1
  40a068:	bl	401570 <printf@plt>
  40a06c:	ldr	w0, [x24, #3528]
  40a070:	adrp	x2, 41d000 <_ZdlPvm@@Base+0x4388>
  40a074:	ldr	x1, [x23, #3464]
  40a078:	cmp	w0, #0x0
  40a07c:	add	x2, x2, #0xd20
  40a080:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x4388>
  40a084:	add	x0, x0, #0xd18
  40a088:	csel	x0, x0, x2, ne  // ne = any
  40a08c:	bl	4012a0 <fputs@plt>
  40a090:	ldr	w1, [x22, #1136]
  40a094:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x4388>
  40a098:	add	x0, x0, #0xd68
  40a09c:	bl	401570 <printf@plt>
  40a0a0:	ldr	w1, [x21, #1164]
  40a0a4:	mov	x0, x20
  40a0a8:	ldp	x19, x20, [sp, #16]
  40a0ac:	ldp	x21, x22, [sp, #32]
  40a0b0:	ldp	x23, x24, [sp, #48]
  40a0b4:	ldp	x29, x30, [sp], #64
  40a0b8:	b	401570 <printf@plt>
  40a0bc:	cmp	w0, #0x1
  40a0c0:	b.eq	40a0f8 <printf@plt+0x8b88>  // b.none
  40a0c4:	ldp	x19, x20, [sp, #16]
  40a0c8:	ldp	x29, x30, [sp], #64
  40a0cc:	ret
  40a0d0:	ldr	w1, [x19, #12]
  40a0d4:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x4388>
  40a0d8:	add	x0, x0, #0x670
  40a0dc:	bl	401570 <printf@plt>
  40a0e0:	b	409f54 <printf@plt+0x89e4>
  40a0e4:	ldr	w1, [x19, #12]
  40a0e8:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x4388>
  40a0ec:	add	x0, x0, #0x708
  40a0f0:	bl	401570 <printf@plt>
  40a0f4:	b	409ffc <printf@plt+0x8a8c>
  40a0f8:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x4388>
  40a0fc:	add	x0, x0, #0xd70
  40a100:	bl	401570 <printf@plt>
  40a104:	ldr	x0, [x19, #24]
  40a108:	ldr	x1, [x0]
  40a10c:	ldr	x1, [x1, #48]
  40a110:	blr	x1
  40a114:	ldr	x0, [x19, #32]
  40a118:	ldr	x1, [x0]
  40a11c:	ldr	x1, [x1, #48]
  40a120:	blr	x1
  40a124:	ldp	x19, x20, [sp, #16]
  40a128:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x4388>
  40a12c:	ldp	x29, x30, [sp], #64
  40a130:	add	x0, x0, #0xd78
  40a134:	b	401570 <printf@plt>
  40a138:	stp	x29, x30, [sp, #-32]!
  40a13c:	adrp	x1, 41d000 <_ZdlPvm@@Base+0x4388>
  40a140:	add	x1, x1, #0xdc0
  40a144:	mov	x29, sp
  40a148:	stp	x19, x20, [sp, #16]
  40a14c:	mov	x19, x0
  40a150:	ldr	x20, [x0, #24]
  40a154:	str	x1, [x0]
  40a158:	cbz	x20, 40a188 <printf@plt+0x8c18>
  40a15c:	ldr	x1, [x20]
  40a160:	adrp	x0, 40a000 <printf@plt+0x8a90>
  40a164:	add	x0, x0, #0x1e8
  40a168:	ldr	x1, [x1, #16]
  40a16c:	cmp	x1, x0
  40a170:	mov	x0, x20
  40a174:	b.ne	40a1cc <printf@plt+0x8c5c>  // b.any
  40a178:	bl	40a138 <printf@plt+0x8bc8>
  40a17c:	mov	x0, x20
  40a180:	mov	x1, #0x28                  	// #40
  40a184:	bl	418c78 <_ZdlPvm@@Base>
  40a188:	ldr	x20, [x19, #32]
  40a18c:	cbz	x20, 40a1bc <printf@plt+0x8c4c>
  40a190:	ldr	x1, [x20]
  40a194:	adrp	x0, 40a000 <printf@plt+0x8a90>
  40a198:	add	x0, x0, #0x1e8
  40a19c:	ldr	x1, [x1, #16]
  40a1a0:	cmp	x1, x0
  40a1a4:	mov	x0, x20
  40a1a8:	b.ne	40a1d4 <printf@plt+0x8c64>  // b.any
  40a1ac:	bl	40a138 <printf@plt+0x8bc8>
  40a1b0:	mov	x0, x20
  40a1b4:	mov	x1, #0x28                  	// #40
  40a1b8:	bl	418c78 <_ZdlPvm@@Base>
  40a1bc:	mov	x0, x19
  40a1c0:	ldp	x19, x20, [sp, #16]
  40a1c4:	ldp	x29, x30, [sp], #32
  40a1c8:	b	407c90 <printf@plt+0x6720>
  40a1cc:	blr	x1
  40a1d0:	b	40a188 <printf@plt+0x8c18>
  40a1d4:	blr	x1
  40a1d8:	mov	x0, x19
  40a1dc:	ldp	x19, x20, [sp, #16]
  40a1e0:	ldp	x29, x30, [sp], #32
  40a1e4:	b	407c90 <printf@plt+0x6720>
  40a1e8:	stp	x29, x30, [sp, #-96]!
  40a1ec:	mov	x29, sp
  40a1f0:	stp	x19, x20, [sp, #16]
  40a1f4:	ldr	x20, [x0, #24]
  40a1f8:	stp	x21, x22, [sp, #32]
  40a1fc:	adrp	x22, 41d000 <_ZdlPvm@@Base+0x4388>
  40a200:	stp	x23, x24, [sp, #48]
  40a204:	add	x22, x22, #0xdc0
  40a208:	mov	x23, x0
  40a20c:	stp	x25, x26, [sp, #64]
  40a210:	str	x27, [sp, #80]
  40a214:	str	x22, [x0]
  40a218:	cbz	x20, 40ad6c <printf@plt+0x97fc>
  40a21c:	ldr	x0, [x20]
  40a220:	adrp	x19, 40a000 <printf@plt+0x8a90>
  40a224:	add	x19, x19, #0x1e8
  40a228:	ldr	x1, [x0, #16]
  40a22c:	cmp	x1, x19
  40a230:	b.ne	40b8fc <printf@plt+0xa38c>  // b.any
  40a234:	ldr	x21, [x20, #24]
  40a238:	str	x22, [x20]
  40a23c:	cbz	x21, 40a7c8 <printf@plt+0x9258>
  40a240:	ldr	x0, [x21]
  40a244:	ldr	x1, [x0, #16]
  40a248:	cmp	x1, x19
  40a24c:	b.ne	40b908 <printf@plt+0xa398>  // b.any
  40a250:	ldr	x24, [x21, #24]
  40a254:	str	x22, [x21]
  40a258:	cbz	x24, 40a504 <printf@plt+0x8f94>
  40a25c:	ldr	x0, [x24]
  40a260:	ldr	x1, [x0, #16]
  40a264:	cmp	x1, x19
  40a268:	b.ne	40b950 <printf@plt+0xa3e0>  // b.any
  40a26c:	ldr	x25, [x24, #24]
  40a270:	str	x22, [x24]
  40a274:	cbz	x25, 40a3b0 <printf@plt+0x8e40>
  40a278:	ldr	x0, [x25]
  40a27c:	ldr	x1, [x0, #16]
  40a280:	cmp	x1, x19
  40a284:	b.ne	40b9b0 <printf@plt+0xa440>  // b.any
  40a288:	ldr	x26, [x25, #24]
  40a28c:	str	x22, [x25]
  40a290:	cbz	x26, 40a314 <printf@plt+0x8da4>
  40a294:	ldr	x0, [x26]
  40a298:	ldr	x1, [x0, #16]
  40a29c:	cmp	x1, x19
  40a2a0:	b.ne	40ba64 <printf@plt+0xa4f4>  // b.any
  40a2a4:	ldr	x27, [x26, #24]
  40a2a8:	str	x22, [x26]
  40a2ac:	cbz	x27, 40a2d4 <printf@plt+0x8d64>
  40a2b0:	ldr	x0, [x27]
  40a2b4:	ldr	x1, [x0, #16]
  40a2b8:	mov	x0, x27
  40a2bc:	cmp	x1, x19
  40a2c0:	b.ne	40bd40 <printf@plt+0xa7d0>  // b.any
  40a2c4:	bl	40a138 <printf@plt+0x8bc8>
  40a2c8:	mov	x0, x27
  40a2cc:	mov	x1, #0x28                  	// #40
  40a2d0:	bl	418c78 <_ZdlPvm@@Base>
  40a2d4:	ldr	x27, [x26, #32]
  40a2d8:	cbz	x27, 40a300 <printf@plt+0x8d90>
  40a2dc:	ldr	x0, [x27]
  40a2e0:	ldr	x1, [x0, #16]
  40a2e4:	mov	x0, x27
  40a2e8:	cmp	x1, x19
  40a2ec:	b.ne	40bc40 <printf@plt+0xa6d0>  // b.any
  40a2f0:	bl	40a138 <printf@plt+0x8bc8>
  40a2f4:	mov	x0, x27
  40a2f8:	mov	x1, #0x28                  	// #40
  40a2fc:	bl	418c78 <_ZdlPvm@@Base>
  40a300:	mov	x0, x26
  40a304:	bl	407c90 <printf@plt+0x6720>
  40a308:	mov	x0, x26
  40a30c:	mov	x1, #0x28                  	// #40
  40a310:	bl	418c78 <_ZdlPvm@@Base>
  40a314:	ldr	x26, [x25, #32]
  40a318:	cbz	x26, 40a39c <printf@plt+0x8e2c>
  40a31c:	ldr	x0, [x26]
  40a320:	ldr	x1, [x0, #16]
  40a324:	cmp	x1, x19
  40a328:	b.ne	40bb0c <printf@plt+0xa59c>  // b.any
  40a32c:	ldr	x27, [x26, #24]
  40a330:	str	x22, [x26]
  40a334:	cbz	x27, 40a35c <printf@plt+0x8dec>
  40a338:	ldr	x0, [x27]
  40a33c:	ldr	x1, [x0, #16]
  40a340:	mov	x0, x27
  40a344:	cmp	x1, x19
  40a348:	b.ne	40bc30 <printf@plt+0xa6c0>  // b.any
  40a34c:	bl	40a138 <printf@plt+0x8bc8>
  40a350:	mov	x0, x27
  40a354:	mov	x1, #0x28                  	// #40
  40a358:	bl	418c78 <_ZdlPvm@@Base>
  40a35c:	ldr	x27, [x26, #32]
  40a360:	cbz	x27, 40a388 <printf@plt+0x8e18>
  40a364:	ldr	x0, [x27]
  40a368:	ldr	x1, [x0, #16]
  40a36c:	mov	x0, x27
  40a370:	cmp	x1, x19
  40a374:	b.ne	40bc38 <printf@plt+0xa6c8>  // b.any
  40a378:	bl	40a138 <printf@plt+0x8bc8>
  40a37c:	mov	x0, x27
  40a380:	mov	x1, #0x28                  	// #40
  40a384:	bl	418c78 <_ZdlPvm@@Base>
  40a388:	mov	x0, x26
  40a38c:	bl	407c90 <printf@plt+0x6720>
  40a390:	mov	x0, x26
  40a394:	mov	x1, #0x28                  	// #40
  40a398:	bl	418c78 <_ZdlPvm@@Base>
  40a39c:	mov	x0, x25
  40a3a0:	bl	407c90 <printf@plt+0x6720>
  40a3a4:	mov	x0, x25
  40a3a8:	mov	x1, #0x28                  	// #40
  40a3ac:	bl	418c78 <_ZdlPvm@@Base>
  40a3b0:	ldr	x25, [x24, #32]
  40a3b4:	cbz	x25, 40a4f0 <printf@plt+0x8f80>
  40a3b8:	ldr	x0, [x25]
  40a3bc:	ldr	x1, [x0, #16]
  40a3c0:	cmp	x1, x19
  40a3c4:	b.ne	40ba40 <printf@plt+0xa4d0>  // b.any
  40a3c8:	ldr	x26, [x25, #24]
  40a3cc:	str	x22, [x25]
  40a3d0:	cbz	x26, 40a454 <printf@plt+0x8ee4>
  40a3d4:	ldr	x0, [x26]
  40a3d8:	ldr	x1, [x0, #16]
  40a3dc:	cmp	x1, x19
  40a3e0:	b.ne	40bae8 <printf@plt+0xa578>  // b.any
  40a3e4:	ldr	x27, [x26, #24]
  40a3e8:	str	x22, [x26]
  40a3ec:	cbz	x27, 40a414 <printf@plt+0x8ea4>
  40a3f0:	ldr	x0, [x27]
  40a3f4:	ldr	x1, [x0, #16]
  40a3f8:	mov	x0, x27
  40a3fc:	cmp	x1, x19
  40a400:	b.ne	40bbf0 <printf@plt+0xa680>  // b.any
  40a404:	bl	40a138 <printf@plt+0x8bc8>
  40a408:	mov	x0, x27
  40a40c:	mov	x1, #0x28                  	// #40
  40a410:	bl	418c78 <_ZdlPvm@@Base>
  40a414:	ldr	x27, [x26, #32]
  40a418:	cbz	x27, 40a440 <printf@plt+0x8ed0>
  40a41c:	ldr	x0, [x27]
  40a420:	ldr	x1, [x0, #16]
  40a424:	mov	x0, x27
  40a428:	cmp	x1, x19
  40a42c:	b.ne	40bbe8 <printf@plt+0xa678>  // b.any
  40a430:	bl	40a138 <printf@plt+0x8bc8>
  40a434:	mov	x0, x27
  40a438:	mov	x1, #0x28                  	// #40
  40a43c:	bl	418c78 <_ZdlPvm@@Base>
  40a440:	mov	x0, x26
  40a444:	bl	407c90 <printf@plt+0x6720>
  40a448:	mov	x0, x26
  40a44c:	mov	x1, #0x28                  	// #40
  40a450:	bl	418c78 <_ZdlPvm@@Base>
  40a454:	ldr	x26, [x25, #32]
  40a458:	cbz	x26, 40a4dc <printf@plt+0x8f6c>
  40a45c:	ldr	x0, [x26]
  40a460:	ldr	x1, [x0, #16]
  40a464:	cmp	x1, x19
  40a468:	b.ne	40bb30 <printf@plt+0xa5c0>  // b.any
  40a46c:	ldr	x27, [x26, #24]
  40a470:	str	x22, [x26]
  40a474:	cbz	x27, 40a49c <printf@plt+0x8f2c>
  40a478:	ldr	x0, [x27]
  40a47c:	ldr	x1, [x0, #16]
  40a480:	mov	x0, x27
  40a484:	cmp	x1, x19
  40a488:	b.ne	40bca8 <printf@plt+0xa738>  // b.any
  40a48c:	bl	40a138 <printf@plt+0x8bc8>
  40a490:	mov	x0, x27
  40a494:	mov	x1, #0x28                  	// #40
  40a498:	bl	418c78 <_ZdlPvm@@Base>
  40a49c:	ldr	x27, [x26, #32]
  40a4a0:	cbz	x27, 40a4c8 <printf@plt+0x8f58>
  40a4a4:	ldr	x0, [x27]
  40a4a8:	ldr	x1, [x0, #16]
  40a4ac:	mov	x0, x27
  40a4b0:	cmp	x1, x19
  40a4b4:	b.ne	40bdb0 <printf@plt+0xa840>  // b.any
  40a4b8:	bl	40a138 <printf@plt+0x8bc8>
  40a4bc:	mov	x0, x27
  40a4c0:	mov	x1, #0x28                  	// #40
  40a4c4:	bl	418c78 <_ZdlPvm@@Base>
  40a4c8:	mov	x0, x26
  40a4cc:	bl	407c90 <printf@plt+0x6720>
  40a4d0:	mov	x0, x26
  40a4d4:	mov	x1, #0x28                  	// #40
  40a4d8:	bl	418c78 <_ZdlPvm@@Base>
  40a4dc:	mov	x0, x25
  40a4e0:	bl	407c90 <printf@plt+0x6720>
  40a4e4:	mov	x0, x25
  40a4e8:	mov	x1, #0x28                  	// #40
  40a4ec:	bl	418c78 <_ZdlPvm@@Base>
  40a4f0:	mov	x0, x24
  40a4f4:	bl	407c90 <printf@plt+0x6720>
  40a4f8:	mov	x0, x24
  40a4fc:	mov	x1, #0x28                  	// #40
  40a500:	bl	418c78 <_ZdlPvm@@Base>
  40a504:	ldr	x24, [x21, #32]
  40a508:	cbz	x24, 40a7b4 <printf@plt+0x9244>
  40a50c:	ldr	x0, [x24]
  40a510:	ldr	x1, [x0, #16]
  40a514:	cmp	x1, x19
  40a518:	b.ne	40b968 <printf@plt+0xa3f8>  // b.any
  40a51c:	ldr	x25, [x24, #24]
  40a520:	str	x22, [x24]
  40a524:	cbz	x25, 40a660 <printf@plt+0x90f0>
  40a528:	ldr	x0, [x25]
  40a52c:	ldr	x1, [x0, #16]
  40a530:	cmp	x1, x19
  40a534:	b.ne	40b9c8 <printf@plt+0xa458>  // b.any
  40a538:	ldr	x26, [x25, #24]
  40a53c:	str	x22, [x25]
  40a540:	cbz	x26, 40a5c4 <printf@plt+0x9054>
  40a544:	ldr	x0, [x26]
  40a548:	ldr	x1, [x0, #16]
  40a54c:	cmp	x1, x19
  40a550:	b.ne	40bab8 <printf@plt+0xa548>  // b.any
  40a554:	ldr	x27, [x26, #24]
  40a558:	str	x22, [x26]
  40a55c:	cbz	x27, 40a584 <printf@plt+0x9014>
  40a560:	ldr	x0, [x27]
  40a564:	ldr	x1, [x0, #16]
  40a568:	mov	x0, x27
  40a56c:	cmp	x1, x19
  40a570:	b.ne	40bd48 <printf@plt+0xa7d8>  // b.any
  40a574:	bl	40a138 <printf@plt+0x8bc8>
  40a578:	mov	x0, x27
  40a57c:	mov	x1, #0x28                  	// #40
  40a580:	bl	418c78 <_ZdlPvm@@Base>
  40a584:	ldr	x27, [x26, #32]
  40a588:	cbz	x27, 40a5b0 <printf@plt+0x9040>
  40a58c:	ldr	x0, [x27]
  40a590:	ldr	x1, [x0, #16]
  40a594:	mov	x0, x27
  40a598:	cmp	x1, x19
  40a59c:	b.ne	40bc58 <printf@plt+0xa6e8>  // b.any
  40a5a0:	bl	40a138 <printf@plt+0x8bc8>
  40a5a4:	mov	x0, x27
  40a5a8:	mov	x1, #0x28                  	// #40
  40a5ac:	bl	418c78 <_ZdlPvm@@Base>
  40a5b0:	mov	x0, x26
  40a5b4:	bl	407c90 <printf@plt+0x6720>
  40a5b8:	mov	x0, x26
  40a5bc:	mov	x1, #0x28                  	// #40
  40a5c0:	bl	418c78 <_ZdlPvm@@Base>
  40a5c4:	ldr	x26, [x25, #32]
  40a5c8:	cbz	x26, 40a64c <printf@plt+0x90dc>
  40a5cc:	ldr	x0, [x26]
  40a5d0:	ldr	x1, [x0, #16]
  40a5d4:	cmp	x1, x19
  40a5d8:	b.ne	40bb9c <printf@plt+0xa62c>  // b.any
  40a5dc:	ldr	x27, [x26, #24]
  40a5e0:	str	x22, [x26]
  40a5e4:	cbz	x27, 40a60c <printf@plt+0x909c>
  40a5e8:	ldr	x0, [x27]
  40a5ec:	ldr	x1, [x0, #16]
  40a5f0:	mov	x0, x27
  40a5f4:	cmp	x1, x19
  40a5f8:	b.ne	40bcb8 <printf@plt+0xa748>  // b.any
  40a5fc:	bl	40a138 <printf@plt+0x8bc8>
  40a600:	mov	x0, x27
  40a604:	mov	x1, #0x28                  	// #40
  40a608:	bl	418c78 <_ZdlPvm@@Base>
  40a60c:	ldr	x27, [x26, #32]
  40a610:	cbz	x27, 40a638 <printf@plt+0x90c8>
  40a614:	ldr	x0, [x27]
  40a618:	ldr	x1, [x0, #16]
  40a61c:	mov	x0, x27
  40a620:	cmp	x1, x19
  40a624:	b.ne	40bc88 <printf@plt+0xa718>  // b.any
  40a628:	bl	40a138 <printf@plt+0x8bc8>
  40a62c:	mov	x0, x27
  40a630:	mov	x1, #0x28                  	// #40
  40a634:	bl	418c78 <_ZdlPvm@@Base>
  40a638:	mov	x0, x26
  40a63c:	bl	407c90 <printf@plt+0x6720>
  40a640:	mov	x0, x26
  40a644:	mov	x1, #0x28                  	// #40
  40a648:	bl	418c78 <_ZdlPvm@@Base>
  40a64c:	mov	x0, x25
  40a650:	bl	407c90 <printf@plt+0x6720>
  40a654:	mov	x0, x25
  40a658:	mov	x1, #0x28                  	// #40
  40a65c:	bl	418c78 <_ZdlPvm@@Base>
  40a660:	ldr	x25, [x24, #32]
  40a664:	cbz	x25, 40a7a0 <printf@plt+0x9230>
  40a668:	ldr	x0, [x25]
  40a66c:	ldr	x1, [x0, #16]
  40a670:	cmp	x1, x19
  40a674:	b.ne	40ba1c <printf@plt+0xa4ac>  // b.any
  40a678:	ldr	x26, [x25, #24]
  40a67c:	str	x22, [x25]
  40a680:	cbz	x26, 40a704 <printf@plt+0x9194>
  40a684:	ldr	x0, [x26]
  40a688:	ldr	x1, [x0, #16]
  40a68c:	cmp	x1, x19
  40a690:	b.ne	40bbb4 <printf@plt+0xa644>  // b.any
  40a694:	ldr	x27, [x26, #24]
  40a698:	str	x22, [x26]
  40a69c:	cbz	x27, 40a6c4 <printf@plt+0x9154>
  40a6a0:	ldr	x0, [x27]
  40a6a4:	ldr	x1, [x0, #16]
  40a6a8:	mov	x0, x27
  40a6ac:	cmp	x1, x19
  40a6b0:	b.ne	40bc80 <printf@plt+0xa710>  // b.any
  40a6b4:	bl	40a138 <printf@plt+0x8bc8>
  40a6b8:	mov	x0, x27
  40a6bc:	mov	x1, #0x28                  	// #40
  40a6c0:	bl	418c78 <_ZdlPvm@@Base>
  40a6c4:	ldr	x27, [x26, #32]
  40a6c8:	cbz	x27, 40a6f0 <printf@plt+0x9180>
  40a6cc:	ldr	x0, [x27]
  40a6d0:	ldr	x1, [x0, #16]
  40a6d4:	mov	x0, x27
  40a6d8:	cmp	x1, x19
  40a6dc:	b.ne	40bc78 <printf@plt+0xa708>  // b.any
  40a6e0:	bl	40a138 <printf@plt+0x8bc8>
  40a6e4:	mov	x0, x27
  40a6e8:	mov	x1, #0x28                  	// #40
  40a6ec:	bl	418c78 <_ZdlPvm@@Base>
  40a6f0:	mov	x0, x26
  40a6f4:	bl	407c90 <printf@plt+0x6720>
  40a6f8:	mov	x0, x26
  40a6fc:	mov	x1, #0x28                  	// #40
  40a700:	bl	418c78 <_ZdlPvm@@Base>
  40a704:	ldr	x26, [x25, #32]
  40a708:	cbz	x26, 40a78c <printf@plt+0x921c>
  40a70c:	ldr	x0, [x26]
  40a710:	ldr	x1, [x0, #16]
  40a714:	cmp	x1, x19
  40a718:	b.ne	40bba8 <printf@plt+0xa638>  // b.any
  40a71c:	ldr	x27, [x26, #24]
  40a720:	str	x22, [x26]
  40a724:	cbz	x27, 40a74c <printf@plt+0x91dc>
  40a728:	ldr	x0, [x27]
  40a72c:	ldr	x1, [x0, #16]
  40a730:	mov	x0, x27
  40a734:	cmp	x1, x19
  40a738:	b.ne	40bd70 <printf@plt+0xa800>  // b.any
  40a73c:	bl	40a138 <printf@plt+0x8bc8>
  40a740:	mov	x0, x27
  40a744:	mov	x1, #0x28                  	// #40
  40a748:	bl	418c78 <_ZdlPvm@@Base>
  40a74c:	ldr	x27, [x26, #32]
  40a750:	cbz	x27, 40a778 <printf@plt+0x9208>
  40a754:	ldr	x0, [x27]
  40a758:	ldr	x1, [x0, #16]
  40a75c:	mov	x0, x27
  40a760:	cmp	x1, x19
  40a764:	b.ne	40bd98 <printf@plt+0xa828>  // b.any
  40a768:	bl	40a138 <printf@plt+0x8bc8>
  40a76c:	mov	x0, x27
  40a770:	mov	x1, #0x28                  	// #40
  40a774:	bl	418c78 <_ZdlPvm@@Base>
  40a778:	mov	x0, x26
  40a77c:	bl	407c90 <printf@plt+0x6720>
  40a780:	mov	x0, x26
  40a784:	mov	x1, #0x28                  	// #40
  40a788:	bl	418c78 <_ZdlPvm@@Base>
  40a78c:	mov	x0, x25
  40a790:	bl	407c90 <printf@plt+0x6720>
  40a794:	mov	x0, x25
  40a798:	mov	x1, #0x28                  	// #40
  40a79c:	bl	418c78 <_ZdlPvm@@Base>
  40a7a0:	mov	x0, x24
  40a7a4:	bl	407c90 <printf@plt+0x6720>
  40a7a8:	mov	x0, x24
  40a7ac:	mov	x1, #0x28                  	// #40
  40a7b0:	bl	418c78 <_ZdlPvm@@Base>
  40a7b4:	mov	x0, x21
  40a7b8:	bl	407c90 <printf@plt+0x6720>
  40a7bc:	mov	x0, x21
  40a7c0:	mov	x1, #0x28                  	// #40
  40a7c4:	bl	418c78 <_ZdlPvm@@Base>
  40a7c8:	ldr	x21, [x20, #32]
  40a7cc:	cbz	x21, 40ad58 <printf@plt+0x97e8>
  40a7d0:	ldr	x0, [x21]
  40a7d4:	ldr	x1, [x0, #16]
  40a7d8:	cmp	x1, x19
  40a7dc:	b.ne	40b92c <printf@plt+0xa3bc>  // b.any
  40a7e0:	ldr	x24, [x21, #24]
  40a7e4:	str	x22, [x21]
  40a7e8:	cbz	x24, 40aa94 <printf@plt+0x9524>
  40a7ec:	ldr	x0, [x24]
  40a7f0:	ldr	x1, [x0, #16]
  40a7f4:	cmp	x1, x19
  40a7f8:	b.ne	40b944 <printf@plt+0xa3d4>  // b.any
  40a7fc:	ldr	x25, [x24, #24]
  40a800:	str	x22, [x24]
  40a804:	cbz	x25, 40a940 <printf@plt+0x93d0>
  40a808:	ldr	x0, [x25]
  40a80c:	ldr	x1, [x0, #16]
  40a810:	cmp	x1, x19
  40a814:	b.ne	40ba10 <printf@plt+0xa4a0>  // b.any
  40a818:	ldr	x26, [x25, #24]
  40a81c:	str	x22, [x25]
  40a820:	cbz	x26, 40a8a4 <printf@plt+0x9334>
  40a824:	ldr	x0, [x26]
  40a828:	ldr	x1, [x0, #16]
  40a82c:	cmp	x1, x19
  40a830:	b.ne	40bb90 <printf@plt+0xa620>  // b.any
  40a834:	ldr	x27, [x26, #24]
  40a838:	str	x22, [x26]
  40a83c:	cbz	x27, 40a864 <printf@plt+0x92f4>
  40a840:	ldr	x0, [x27]
  40a844:	ldr	x1, [x0, #16]
  40a848:	mov	x0, x27
  40a84c:	cmp	x1, x19
  40a850:	b.ne	40bcc0 <printf@plt+0xa750>  // b.any
  40a854:	bl	40a138 <printf@plt+0x8bc8>
  40a858:	mov	x0, x27
  40a85c:	mov	x1, #0x28                  	// #40
  40a860:	bl	418c78 <_ZdlPvm@@Base>
  40a864:	ldr	x27, [x26, #32]
  40a868:	cbz	x27, 40a890 <printf@plt+0x9320>
  40a86c:	ldr	x0, [x27]
  40a870:	ldr	x1, [x0, #16]
  40a874:	mov	x0, x27
  40a878:	cmp	x1, x19
  40a87c:	b.ne	40bce0 <printf@plt+0xa770>  // b.any
  40a880:	bl	40a138 <printf@plt+0x8bc8>
  40a884:	mov	x0, x27
  40a888:	mov	x1, #0x28                  	// #40
  40a88c:	bl	418c78 <_ZdlPvm@@Base>
  40a890:	mov	x0, x26
  40a894:	bl	407c90 <printf@plt+0x6720>
  40a898:	mov	x0, x26
  40a89c:	mov	x1, #0x28                  	// #40
  40a8a0:	bl	418c78 <_ZdlPvm@@Base>
  40a8a4:	ldr	x26, [x25, #32]
  40a8a8:	cbz	x26, 40a92c <printf@plt+0x93bc>
  40a8ac:	ldr	x0, [x26]
  40a8b0:	ldr	x1, [x0, #16]
  40a8b4:	cmp	x1, x19
  40a8b8:	b.ne	40baac <printf@plt+0xa53c>  // b.any
  40a8bc:	ldr	x27, [x26, #24]
  40a8c0:	str	x22, [x26]
  40a8c4:	cbz	x27, 40a8ec <printf@plt+0x937c>
  40a8c8:	ldr	x0, [x27]
  40a8cc:	ldr	x1, [x0, #16]
  40a8d0:	mov	x0, x27
  40a8d4:	cmp	x1, x19
  40a8d8:	b.ne	40bce8 <printf@plt+0xa778>  // b.any
  40a8dc:	bl	40a138 <printf@plt+0x8bc8>
  40a8e0:	mov	x0, x27
  40a8e4:	mov	x1, #0x28                  	// #40
  40a8e8:	bl	418c78 <_ZdlPvm@@Base>
  40a8ec:	ldr	x27, [x26, #32]
  40a8f0:	cbz	x27, 40a918 <printf@plt+0x93a8>
  40a8f4:	ldr	x0, [x27]
  40a8f8:	ldr	x1, [x0, #16]
  40a8fc:	mov	x0, x27
  40a900:	cmp	x1, x19
  40a904:	b.ne	40bcd8 <printf@plt+0xa768>  // b.any
  40a908:	bl	40a138 <printf@plt+0x8bc8>
  40a90c:	mov	x0, x27
  40a910:	mov	x1, #0x28                  	// #40
  40a914:	bl	418c78 <_ZdlPvm@@Base>
  40a918:	mov	x0, x26
  40a91c:	bl	407c90 <printf@plt+0x6720>
  40a920:	mov	x0, x26
  40a924:	mov	x1, #0x28                  	// #40
  40a928:	bl	418c78 <_ZdlPvm@@Base>
  40a92c:	mov	x0, x25
  40a930:	bl	407c90 <printf@plt+0x6720>
  40a934:	mov	x0, x25
  40a938:	mov	x1, #0x28                  	// #40
  40a93c:	bl	418c78 <_ZdlPvm@@Base>
  40a940:	ldr	x25, [x24, #32]
  40a944:	cbz	x25, 40aa80 <printf@plt+0x9510>
  40a948:	ldr	x0, [x25]
  40a94c:	ldr	x1, [x0, #16]
  40a950:	cmp	x1, x19
  40a954:	b.ne	40b9ec <printf@plt+0xa47c>  // b.any
  40a958:	ldr	x26, [x25, #24]
  40a95c:	str	x22, [x25]
  40a960:	cbz	x26, 40a9e4 <printf@plt+0x9474>
  40a964:	ldr	x0, [x26]
  40a968:	ldr	x1, [x0, #16]
  40a96c:	cmp	x1, x19
  40a970:	b.ne	40baa0 <printf@plt+0xa530>  // b.any
  40a974:	ldr	x27, [x26, #24]
  40a978:	str	x22, [x26]
  40a97c:	cbz	x27, 40a9a4 <printf@plt+0x9434>
  40a980:	ldr	x0, [x27]
  40a984:	ldr	x1, [x0, #16]
  40a988:	mov	x0, x27
  40a98c:	cmp	x1, x19
  40a990:	b.ne	40bd08 <printf@plt+0xa798>  // b.any
  40a994:	bl	40a138 <printf@plt+0x8bc8>
  40a998:	mov	x0, x27
  40a99c:	mov	x1, #0x28                  	// #40
  40a9a0:	bl	418c78 <_ZdlPvm@@Base>
  40a9a4:	ldr	x27, [x26, #32]
  40a9a8:	cbz	x27, 40a9d0 <printf@plt+0x9460>
  40a9ac:	ldr	x0, [x27]
  40a9b0:	ldr	x1, [x0, #16]
  40a9b4:	mov	x0, x27
  40a9b8:	cmp	x1, x19
  40a9bc:	b.ne	40bc00 <printf@plt+0xa690>  // b.any
  40a9c0:	bl	40a138 <printf@plt+0x8bc8>
  40a9c4:	mov	x0, x27
  40a9c8:	mov	x1, #0x28                  	// #40
  40a9cc:	bl	418c78 <_ZdlPvm@@Base>
  40a9d0:	mov	x0, x26
  40a9d4:	bl	407c90 <printf@plt+0x6720>
  40a9d8:	mov	x0, x26
  40a9dc:	mov	x1, #0x28                  	// #40
  40a9e0:	bl	418c78 <_ZdlPvm@@Base>
  40a9e4:	ldr	x26, [x25, #32]
  40a9e8:	cbz	x26, 40aa6c <printf@plt+0x94fc>
  40a9ec:	ldr	x0, [x26]
  40a9f0:	ldr	x1, [x0, #16]
  40a9f4:	cmp	x1, x19
  40a9f8:	b.ne	40badc <printf@plt+0xa56c>  // b.any
  40a9fc:	ldr	x27, [x26, #24]
  40aa00:	str	x22, [x26]
  40aa04:	cbz	x27, 40aa2c <printf@plt+0x94bc>
  40aa08:	ldr	x0, [x27]
  40aa0c:	ldr	x1, [x0, #16]
  40aa10:	mov	x0, x27
  40aa14:	cmp	x1, x19
  40aa18:	b.ne	40bcd0 <printf@plt+0xa760>  // b.any
  40aa1c:	bl	40a138 <printf@plt+0x8bc8>
  40aa20:	mov	x0, x27
  40aa24:	mov	x1, #0x28                  	// #40
  40aa28:	bl	418c78 <_ZdlPvm@@Base>
  40aa2c:	ldr	x27, [x26, #32]
  40aa30:	cbz	x27, 40aa58 <printf@plt+0x94e8>
  40aa34:	ldr	x0, [x27]
  40aa38:	ldr	x1, [x0, #16]
  40aa3c:	mov	x0, x27
  40aa40:	cmp	x1, x19
  40aa44:	b.ne	40bbf8 <printf@plt+0xa688>  // b.any
  40aa48:	bl	40a138 <printf@plt+0x8bc8>
  40aa4c:	mov	x0, x27
  40aa50:	mov	x1, #0x28                  	// #40
  40aa54:	bl	418c78 <_ZdlPvm@@Base>
  40aa58:	mov	x0, x26
  40aa5c:	bl	407c90 <printf@plt+0x6720>
  40aa60:	mov	x0, x26
  40aa64:	mov	x1, #0x28                  	// #40
  40aa68:	bl	418c78 <_ZdlPvm@@Base>
  40aa6c:	mov	x0, x25
  40aa70:	bl	407c90 <printf@plt+0x6720>
  40aa74:	mov	x0, x25
  40aa78:	mov	x1, #0x28                  	// #40
  40aa7c:	bl	418c78 <_ZdlPvm@@Base>
  40aa80:	mov	x0, x24
  40aa84:	bl	407c90 <printf@plt+0x6720>
  40aa88:	mov	x0, x24
  40aa8c:	mov	x1, #0x28                  	// #40
  40aa90:	bl	418c78 <_ZdlPvm@@Base>
  40aa94:	ldr	x24, [x21, #32]
  40aa98:	cbz	x24, 40ad44 <printf@plt+0x97d4>
  40aa9c:	ldr	x0, [x24]
  40aaa0:	ldr	x1, [x0, #16]
  40aaa4:	cmp	x1, x19
  40aaa8:	b.ne	40b95c <printf@plt+0xa3ec>  // b.any
  40aaac:	ldr	x25, [x24, #24]
  40aab0:	str	x22, [x24]
  40aab4:	cbz	x25, 40abf0 <printf@plt+0x9680>
  40aab8:	ldr	x0, [x25]
  40aabc:	ldr	x1, [x0, #16]
  40aac0:	cmp	x1, x19
  40aac4:	b.ne	40b9d4 <printf@plt+0xa464>  // b.any
  40aac8:	ldr	x26, [x25, #24]
  40aacc:	str	x22, [x25]
  40aad0:	cbz	x26, 40ab54 <printf@plt+0x95e4>
  40aad4:	ldr	x0, [x26]
  40aad8:	ldr	x1, [x0, #16]
  40aadc:	cmp	x1, x19
  40aae0:	b.ne	40ba88 <printf@plt+0xa518>  // b.any
  40aae4:	ldr	x27, [x26, #24]
  40aae8:	str	x22, [x26]
  40aaec:	cbz	x27, 40ab14 <printf@plt+0x95a4>
  40aaf0:	ldr	x0, [x27]
  40aaf4:	ldr	x1, [x0, #16]
  40aaf8:	mov	x0, x27
  40aafc:	cmp	x1, x19
  40ab00:	b.ne	40bdc8 <printf@plt+0xa858>  // b.any
  40ab04:	bl	40a138 <printf@plt+0x8bc8>
  40ab08:	mov	x0, x27
  40ab0c:	mov	x1, #0x28                  	// #40
  40ab10:	bl	418c78 <_ZdlPvm@@Base>
  40ab14:	ldr	x27, [x26, #32]
  40ab18:	cbz	x27, 40ab40 <printf@plt+0x95d0>
  40ab1c:	ldr	x0, [x27]
  40ab20:	ldr	x1, [x0, #16]
  40ab24:	mov	x0, x27
  40ab28:	cmp	x1, x19
  40ab2c:	b.ne	40bd90 <printf@plt+0xa820>  // b.any
  40ab30:	bl	40a138 <printf@plt+0x8bc8>
  40ab34:	mov	x0, x27
  40ab38:	mov	x1, #0x28                  	// #40
  40ab3c:	bl	418c78 <_ZdlPvm@@Base>
  40ab40:	mov	x0, x26
  40ab44:	bl	407c90 <printf@plt+0x6720>
  40ab48:	mov	x0, x26
  40ab4c:	mov	x1, #0x28                  	// #40
  40ab50:	bl	418c78 <_ZdlPvm@@Base>
  40ab54:	ldr	x26, [x25, #32]
  40ab58:	cbz	x26, 40abdc <printf@plt+0x966c>
  40ab5c:	ldr	x0, [x26]
  40ab60:	ldr	x1, [x0, #16]
  40ab64:	cmp	x1, x19
  40ab68:	b.ne	40bb78 <printf@plt+0xa608>  // b.any
  40ab6c:	ldr	x27, [x26, #24]
  40ab70:	str	x22, [x26]
  40ab74:	cbz	x27, 40ab9c <printf@plt+0x962c>
  40ab78:	ldr	x0, [x27]
  40ab7c:	ldr	x1, [x0, #16]
  40ab80:	mov	x0, x27
  40ab84:	cmp	x1, x19
  40ab88:	b.ne	40bd88 <printf@plt+0xa818>  // b.any
  40ab8c:	bl	40a138 <printf@plt+0x8bc8>
  40ab90:	mov	x0, x27
  40ab94:	mov	x1, #0x28                  	// #40
  40ab98:	bl	418c78 <_ZdlPvm@@Base>
  40ab9c:	ldr	x27, [x26, #32]
  40aba0:	cbz	x27, 40abc8 <printf@plt+0x9658>
  40aba4:	ldr	x0, [x27]
  40aba8:	ldr	x1, [x0, #16]
  40abac:	mov	x0, x27
  40abb0:	cmp	x1, x19
  40abb4:	b.ne	40bc50 <printf@plt+0xa6e0>  // b.any
  40abb8:	bl	40a138 <printf@plt+0x8bc8>
  40abbc:	mov	x0, x27
  40abc0:	mov	x1, #0x28                  	// #40
  40abc4:	bl	418c78 <_ZdlPvm@@Base>
  40abc8:	mov	x0, x26
  40abcc:	bl	407c90 <printf@plt+0x6720>
  40abd0:	mov	x0, x26
  40abd4:	mov	x1, #0x28                  	// #40
  40abd8:	bl	418c78 <_ZdlPvm@@Base>
  40abdc:	mov	x0, x25
  40abe0:	bl	407c90 <printf@plt+0x6720>
  40abe4:	mov	x0, x25
  40abe8:	mov	x1, #0x28                  	// #40
  40abec:	bl	418c78 <_ZdlPvm@@Base>
  40abf0:	ldr	x25, [x24, #32]
  40abf4:	cbz	x25, 40ad30 <printf@plt+0x97c0>
  40abf8:	ldr	x0, [x25]
  40abfc:	ldr	x1, [x0, #16]
  40ac00:	cmp	x1, x19
  40ac04:	b.ne	40ba4c <printf@plt+0xa4dc>  // b.any
  40ac08:	ldr	x26, [x25, #24]
  40ac0c:	str	x22, [x25]
  40ac10:	cbz	x26, 40ac94 <printf@plt+0x9724>
  40ac14:	ldr	x0, [x26]
  40ac18:	ldr	x1, [x0, #16]
  40ac1c:	cmp	x1, x19
  40ac20:	b.ne	40baf4 <printf@plt+0xa584>  // b.any
  40ac24:	ldr	x27, [x26, #24]
  40ac28:	str	x22, [x26]
  40ac2c:	cbz	x27, 40ac54 <printf@plt+0x96e4>
  40ac30:	ldr	x0, [x27]
  40ac34:	ldr	x1, [x0, #16]
  40ac38:	mov	x0, x27
  40ac3c:	cmp	x1, x19
  40ac40:	b.ne	40bbd8 <printf@plt+0xa668>  // b.any
  40ac44:	bl	40a138 <printf@plt+0x8bc8>
  40ac48:	mov	x0, x27
  40ac4c:	mov	x1, #0x28                  	// #40
  40ac50:	bl	418c78 <_ZdlPvm@@Base>
  40ac54:	ldr	x27, [x26, #32]
  40ac58:	cbz	x27, 40ac80 <printf@plt+0x9710>
  40ac5c:	ldr	x0, [x27]
  40ac60:	ldr	x1, [x0, #16]
  40ac64:	mov	x0, x27
  40ac68:	cmp	x1, x19
  40ac6c:	b.ne	40bc10 <printf@plt+0xa6a0>  // b.any
  40ac70:	bl	40a138 <printf@plt+0x8bc8>
  40ac74:	mov	x0, x27
  40ac78:	mov	x1, #0x28                  	// #40
  40ac7c:	bl	418c78 <_ZdlPvm@@Base>
  40ac80:	mov	x0, x26
  40ac84:	bl	407c90 <printf@plt+0x6720>
  40ac88:	mov	x0, x26
  40ac8c:	mov	x1, #0x28                  	// #40
  40ac90:	bl	418c78 <_ZdlPvm@@Base>
  40ac94:	ldr	x26, [x25, #32]
  40ac98:	cbz	x26, 40ad1c <printf@plt+0x97ac>
  40ac9c:	ldr	x0, [x26]
  40aca0:	ldr	x1, [x0, #16]
  40aca4:	cmp	x1, x19
  40aca8:	b.ne	40bb00 <printf@plt+0xa590>  // b.any
  40acac:	ldr	x27, [x26, #24]
  40acb0:	str	x22, [x26]
  40acb4:	cbz	x27, 40acdc <printf@plt+0x976c>
  40acb8:	ldr	x0, [x27]
  40acbc:	ldr	x1, [x0, #16]
  40acc0:	mov	x0, x27
  40acc4:	cmp	x1, x19
  40acc8:	b.ne	40bd38 <printf@plt+0xa7c8>  // b.any
  40accc:	bl	40a138 <printf@plt+0x8bc8>
  40acd0:	mov	x0, x27
  40acd4:	mov	x1, #0x28                  	// #40
  40acd8:	bl	418c78 <_ZdlPvm@@Base>
  40acdc:	ldr	x27, [x26, #32]
  40ace0:	cbz	x27, 40ad08 <printf@plt+0x9798>
  40ace4:	ldr	x0, [x27]
  40ace8:	ldr	x1, [x0, #16]
  40acec:	mov	x0, x27
  40acf0:	cmp	x1, x19
  40acf4:	b.ne	40bc08 <printf@plt+0xa698>  // b.any
  40acf8:	bl	40a138 <printf@plt+0x8bc8>
  40acfc:	mov	x0, x27
  40ad00:	mov	x1, #0x28                  	// #40
  40ad04:	bl	418c78 <_ZdlPvm@@Base>
  40ad08:	mov	x0, x26
  40ad0c:	bl	407c90 <printf@plt+0x6720>
  40ad10:	mov	x0, x26
  40ad14:	mov	x1, #0x28                  	// #40
  40ad18:	bl	418c78 <_ZdlPvm@@Base>
  40ad1c:	mov	x0, x25
  40ad20:	bl	407c90 <printf@plt+0x6720>
  40ad24:	mov	x0, x25
  40ad28:	mov	x1, #0x28                  	// #40
  40ad2c:	bl	418c78 <_ZdlPvm@@Base>
  40ad30:	mov	x0, x24
  40ad34:	bl	407c90 <printf@plt+0x6720>
  40ad38:	mov	x0, x24
  40ad3c:	mov	x1, #0x28                  	// #40
  40ad40:	bl	418c78 <_ZdlPvm@@Base>
  40ad44:	mov	x0, x21
  40ad48:	bl	407c90 <printf@plt+0x6720>
  40ad4c:	mov	x0, x21
  40ad50:	mov	x1, #0x28                  	// #40
  40ad54:	bl	418c78 <_ZdlPvm@@Base>
  40ad58:	mov	x0, x20
  40ad5c:	bl	407c90 <printf@plt+0x6720>
  40ad60:	mov	x0, x20
  40ad64:	mov	x1, #0x28                  	// #40
  40ad68:	bl	418c78 <_ZdlPvm@@Base>
  40ad6c:	ldr	x20, [x23, #32]
  40ad70:	cbz	x20, 40b8c4 <printf@plt+0xa354>
  40ad74:	ldr	x0, [x20]
  40ad78:	adrp	x19, 40a000 <printf@plt+0x8a90>
  40ad7c:	add	x19, x19, #0x1e8
  40ad80:	ldr	x1, [x0, #16]
  40ad84:	cmp	x1, x19
  40ad88:	b.ne	40b8f0 <printf@plt+0xa380>  // b.any
  40ad8c:	ldr	x21, [x20, #24]
  40ad90:	str	x22, [x20]
  40ad94:	cbz	x21, 40b320 <printf@plt+0x9db0>
  40ad98:	ldr	x0, [x21]
  40ad9c:	ldr	x1, [x0, #16]
  40ada0:	cmp	x1, x19
  40ada4:	b.ne	40b920 <printf@plt+0xa3b0>  // b.any
  40ada8:	ldr	x24, [x21, #24]
  40adac:	str	x22, [x21]
  40adb0:	cbz	x24, 40b05c <printf@plt+0x9aec>
  40adb4:	ldr	x0, [x24]
  40adb8:	ldr	x1, [x0, #16]
  40adbc:	cmp	x1, x19
  40adc0:	b.ne	40b98c <printf@plt+0xa41c>  // b.any
  40adc4:	ldr	x25, [x24, #24]
  40adc8:	str	x22, [x24]
  40adcc:	cbz	x25, 40af08 <printf@plt+0x9998>
  40add0:	ldr	x0, [x25]
  40add4:	ldr	x1, [x0, #16]
  40add8:	cmp	x1, x19
  40addc:	b.ne	40b998 <printf@plt+0xa428>  // b.any
  40ade0:	ldr	x26, [x25, #24]
  40ade4:	str	x22, [x25]
  40ade8:	cbz	x26, 40ae6c <printf@plt+0x98fc>
  40adec:	ldr	x0, [x26]
  40adf0:	ldr	x1, [x0, #16]
  40adf4:	cmp	x1, x19
  40adf8:	b.ne	40ba58 <printf@plt+0xa4e8>  // b.any
  40adfc:	ldr	x27, [x26, #24]
  40ae00:	str	x22, [x26]
  40ae04:	cbz	x27, 40ae2c <printf@plt+0x98bc>
  40ae08:	ldr	x0, [x27]
  40ae0c:	ldr	x1, [x0, #16]
  40ae10:	mov	x0, x27
  40ae14:	cmp	x1, x19
  40ae18:	b.ne	40bc68 <printf@plt+0xa6f8>  // b.any
  40ae1c:	bl	40a138 <printf@plt+0x8bc8>
  40ae20:	mov	x0, x27
  40ae24:	mov	x1, #0x28                  	// #40
  40ae28:	bl	418c78 <_ZdlPvm@@Base>
  40ae2c:	ldr	x27, [x26, #32]
  40ae30:	cbz	x27, 40ae58 <printf@plt+0x98e8>
  40ae34:	ldr	x0, [x27]
  40ae38:	ldr	x1, [x0, #16]
  40ae3c:	mov	x0, x27
  40ae40:	cmp	x1, x19
  40ae44:	b.ne	40bca0 <printf@plt+0xa730>  // b.any
  40ae48:	bl	40a138 <printf@plt+0x8bc8>
  40ae4c:	mov	x0, x27
  40ae50:	mov	x1, #0x28                  	// #40
  40ae54:	bl	418c78 <_ZdlPvm@@Base>
  40ae58:	mov	x0, x26
  40ae5c:	bl	407c90 <printf@plt+0x6720>
  40ae60:	mov	x0, x26
  40ae64:	mov	x1, #0x28                  	// #40
  40ae68:	bl	418c78 <_ZdlPvm@@Base>
  40ae6c:	ldr	x26, [x25, #32]
  40ae70:	cbz	x26, 40aef4 <printf@plt+0x9984>
  40ae74:	ldr	x0, [x26]
  40ae78:	ldr	x1, [x0, #16]
  40ae7c:	cmp	x1, x19
  40ae80:	b.ne	40bb24 <printf@plt+0xa5b4>  // b.any
  40ae84:	ldr	x27, [x26, #24]
  40ae88:	str	x22, [x26]
  40ae8c:	cbz	x27, 40aeb4 <printf@plt+0x9944>
  40ae90:	ldr	x0, [x27]
  40ae94:	ldr	x1, [x0, #16]
  40ae98:	mov	x0, x27
  40ae9c:	cmp	x1, x19
  40aea0:	b.ne	40bd80 <printf@plt+0xa810>  // b.any
  40aea4:	bl	40a138 <printf@plt+0x8bc8>
  40aea8:	mov	x0, x27
  40aeac:	mov	x1, #0x28                  	// #40
  40aeb0:	bl	418c78 <_ZdlPvm@@Base>
  40aeb4:	ldr	x27, [x26, #32]
  40aeb8:	cbz	x27, 40aee0 <printf@plt+0x9970>
  40aebc:	ldr	x0, [x27]
  40aec0:	ldr	x1, [x0, #16]
  40aec4:	mov	x0, x27
  40aec8:	cmp	x1, x19
  40aecc:	b.ne	40bd78 <printf@plt+0xa808>  // b.any
  40aed0:	bl	40a138 <printf@plt+0x8bc8>
  40aed4:	mov	x0, x27
  40aed8:	mov	x1, #0x28                  	// #40
  40aedc:	bl	418c78 <_ZdlPvm@@Base>
  40aee0:	mov	x0, x26
  40aee4:	bl	407c90 <printf@plt+0x6720>
  40aee8:	mov	x0, x26
  40aeec:	mov	x1, #0x28                  	// #40
  40aef0:	bl	418c78 <_ZdlPvm@@Base>
  40aef4:	mov	x0, x25
  40aef8:	bl	407c90 <printf@plt+0x6720>
  40aefc:	mov	x0, x25
  40af00:	mov	x1, #0x28                  	// #40
  40af04:	bl	418c78 <_ZdlPvm@@Base>
  40af08:	ldr	x25, [x24, #32]
  40af0c:	cbz	x25, 40b048 <printf@plt+0x9ad8>
  40af10:	ldr	x0, [x25]
  40af14:	ldr	x1, [x0, #16]
  40af18:	cmp	x1, x19
  40af1c:	b.ne	40ba34 <printf@plt+0xa4c4>  // b.any
  40af20:	ldr	x26, [x25, #24]
  40af24:	str	x22, [x25]
  40af28:	cbz	x26, 40afac <printf@plt+0x9a3c>
  40af2c:	ldr	x0, [x26]
  40af30:	ldr	x1, [x0, #16]
  40af34:	cmp	x1, x19
  40af38:	b.ne	40bb48 <printf@plt+0xa5d8>  // b.any
  40af3c:	ldr	x27, [x26, #24]
  40af40:	str	x22, [x26]
  40af44:	cbz	x27, 40af6c <printf@plt+0x99fc>
  40af48:	ldr	x0, [x27]
  40af4c:	ldr	x1, [x0, #16]
  40af50:	mov	x0, x27
  40af54:	cmp	x1, x19
  40af58:	b.ne	40bc28 <printf@plt+0xa6b8>  // b.any
  40af5c:	bl	40a138 <printf@plt+0x8bc8>
  40af60:	mov	x0, x27
  40af64:	mov	x1, #0x28                  	// #40
  40af68:	bl	418c78 <_ZdlPvm@@Base>
  40af6c:	ldr	x27, [x26, #32]
  40af70:	cbz	x27, 40af98 <printf@plt+0x9a28>
  40af74:	ldr	x0, [x27]
  40af78:	ldr	x1, [x0, #16]
  40af7c:	mov	x0, x27
  40af80:	cmp	x1, x19
  40af84:	b.ne	40bc20 <printf@plt+0xa6b0>  // b.any
  40af88:	bl	40a138 <printf@plt+0x8bc8>
  40af8c:	mov	x0, x27
  40af90:	mov	x1, #0x28                  	// #40
  40af94:	bl	418c78 <_ZdlPvm@@Base>
  40af98:	mov	x0, x26
  40af9c:	bl	407c90 <printf@plt+0x6720>
  40afa0:	mov	x0, x26
  40afa4:	mov	x1, #0x28                  	// #40
  40afa8:	bl	418c78 <_ZdlPvm@@Base>
  40afac:	ldr	x26, [x25, #32]
  40afb0:	cbz	x26, 40b034 <printf@plt+0x9ac4>
  40afb4:	ldr	x0, [x26]
  40afb8:	ldr	x1, [x0, #16]
  40afbc:	cmp	x1, x19
  40afc0:	b.ne	40bb3c <printf@plt+0xa5cc>  // b.any
  40afc4:	ldr	x27, [x26, #24]
  40afc8:	str	x22, [x26]
  40afcc:	cbz	x27, 40aff4 <printf@plt+0x9a84>
  40afd0:	ldr	x0, [x27]
  40afd4:	ldr	x1, [x0, #16]
  40afd8:	mov	x0, x27
  40afdc:	cmp	x1, x19
  40afe0:	b.ne	40bcb0 <printf@plt+0xa740>  // b.any
  40afe4:	bl	40a138 <printf@plt+0x8bc8>
  40afe8:	mov	x0, x27
  40afec:	mov	x1, #0x28                  	// #40
  40aff0:	bl	418c78 <_ZdlPvm@@Base>
  40aff4:	ldr	x27, [x26, #32]
  40aff8:	cbz	x27, 40b020 <printf@plt+0x9ab0>
  40affc:	ldr	x0, [x27]
  40b000:	ldr	x1, [x0, #16]
  40b004:	mov	x0, x27
  40b008:	cmp	x1, x19
  40b00c:	b.ne	40bc48 <printf@plt+0xa6d8>  // b.any
  40b010:	bl	40a138 <printf@plt+0x8bc8>
  40b014:	mov	x0, x27
  40b018:	mov	x1, #0x28                  	// #40
  40b01c:	bl	418c78 <_ZdlPvm@@Base>
  40b020:	mov	x0, x26
  40b024:	bl	407c90 <printf@plt+0x6720>
  40b028:	mov	x0, x26
  40b02c:	mov	x1, #0x28                  	// #40
  40b030:	bl	418c78 <_ZdlPvm@@Base>
  40b034:	mov	x0, x25
  40b038:	bl	407c90 <printf@plt+0x6720>
  40b03c:	mov	x0, x25
  40b040:	mov	x1, #0x28                  	// #40
  40b044:	bl	418c78 <_ZdlPvm@@Base>
  40b048:	mov	x0, x24
  40b04c:	bl	407c90 <printf@plt+0x6720>
  40b050:	mov	x0, x24
  40b054:	mov	x1, #0x28                  	// #40
  40b058:	bl	418c78 <_ZdlPvm@@Base>
  40b05c:	ldr	x24, [x21, #32]
  40b060:	cbz	x24, 40b30c <printf@plt+0x9d9c>
  40b064:	ldr	x0, [x24]
  40b068:	ldr	x1, [x0, #16]
  40b06c:	cmp	x1, x19
  40b070:	b.ne	40b938 <printf@plt+0xa3c8>  // b.any
  40b074:	ldr	x25, [x24, #24]
  40b078:	str	x22, [x24]
  40b07c:	cbz	x25, 40b1b8 <printf@plt+0x9c48>
  40b080:	ldr	x0, [x25]
  40b084:	ldr	x1, [x0, #16]
  40b088:	cmp	x1, x19
  40b08c:	b.ne	40b9bc <printf@plt+0xa44c>  // b.any
  40b090:	ldr	x26, [x25, #24]
  40b094:	str	x22, [x25]
  40b098:	cbz	x26, 40b11c <printf@plt+0x9bac>
  40b09c:	ldr	x0, [x26]
  40b0a0:	ldr	x1, [x0, #16]
  40b0a4:	cmp	x1, x19
  40b0a8:	b.ne	40ba7c <printf@plt+0xa50c>  // b.any
  40b0ac:	ldr	x27, [x26, #24]
  40b0b0:	str	x22, [x26]
  40b0b4:	cbz	x27, 40b0dc <printf@plt+0x9b6c>
  40b0b8:	ldr	x0, [x27]
  40b0bc:	ldr	x1, [x0, #16]
  40b0c0:	mov	x0, x27
  40b0c4:	cmp	x1, x19
  40b0c8:	b.ne	40bdd0 <printf@plt+0xa860>  // b.any
  40b0cc:	bl	40a138 <printf@plt+0x8bc8>
  40b0d0:	mov	x0, x27
  40b0d4:	mov	x1, #0x28                  	// #40
  40b0d8:	bl	418c78 <_ZdlPvm@@Base>
  40b0dc:	ldr	x27, [x26, #32]
  40b0e0:	cbz	x27, 40b108 <printf@plt+0x9b98>
  40b0e4:	ldr	x0, [x27]
  40b0e8:	ldr	x1, [x0, #16]
  40b0ec:	mov	x0, x27
  40b0f0:	cmp	x1, x19
  40b0f4:	b.ne	40bc18 <printf@plt+0xa6a8>  // b.any
  40b0f8:	bl	40a138 <printf@plt+0x8bc8>
  40b0fc:	mov	x0, x27
  40b100:	mov	x1, #0x28                  	// #40
  40b104:	bl	418c78 <_ZdlPvm@@Base>
  40b108:	mov	x0, x26
  40b10c:	bl	407c90 <printf@plt+0x6720>
  40b110:	mov	x0, x26
  40b114:	mov	x1, #0x28                  	// #40
  40b118:	bl	418c78 <_ZdlPvm@@Base>
  40b11c:	ldr	x26, [x25, #32]
  40b120:	cbz	x26, 40b1a4 <printf@plt+0x9c34>
  40b124:	ldr	x0, [x26]
  40b128:	ldr	x1, [x0, #16]
  40b12c:	cmp	x1, x19
  40b130:	b.ne	40bb54 <printf@plt+0xa5e4>  // b.any
  40b134:	ldr	x27, [x26, #24]
  40b138:	str	x22, [x26]
  40b13c:	cbz	x27, 40b164 <printf@plt+0x9bf4>
  40b140:	ldr	x0, [x27]
  40b144:	ldr	x1, [x0, #16]
  40b148:	mov	x0, x27
  40b14c:	cmp	x1, x19
  40b150:	b.ne	40bd10 <printf@plt+0xa7a0>  // b.any
  40b154:	bl	40a138 <printf@plt+0x8bc8>
  40b158:	mov	x0, x27
  40b15c:	mov	x1, #0x28                  	// #40
  40b160:	bl	418c78 <_ZdlPvm@@Base>
  40b164:	ldr	x27, [x26, #32]
  40b168:	cbz	x27, 40b190 <printf@plt+0x9c20>
  40b16c:	ldr	x0, [x27]
  40b170:	ldr	x1, [x0, #16]
  40b174:	mov	x0, x27
  40b178:	cmp	x1, x19
  40b17c:	b.ne	40bdc0 <printf@plt+0xa850>  // b.any
  40b180:	bl	40a138 <printf@plt+0x8bc8>
  40b184:	mov	x0, x27
  40b188:	mov	x1, #0x28                  	// #40
  40b18c:	bl	418c78 <_ZdlPvm@@Base>
  40b190:	mov	x0, x26
  40b194:	bl	407c90 <printf@plt+0x6720>
  40b198:	mov	x0, x26
  40b19c:	mov	x1, #0x28                  	// #40
  40b1a0:	bl	418c78 <_ZdlPvm@@Base>
  40b1a4:	mov	x0, x25
  40b1a8:	bl	407c90 <printf@plt+0x6720>
  40b1ac:	mov	x0, x25
  40b1b0:	mov	x1, #0x28                  	// #40
  40b1b4:	bl	418c78 <_ZdlPvm@@Base>
  40b1b8:	ldr	x25, [x24, #32]
  40b1bc:	cbz	x25, 40b2f8 <printf@plt+0x9d88>
  40b1c0:	ldr	x0, [x25]
  40b1c4:	ldr	x1, [x0, #16]
  40b1c8:	cmp	x1, x19
  40b1cc:	b.ne	40b9f8 <printf@plt+0xa488>  // b.any
  40b1d0:	ldr	x26, [x25, #24]
  40b1d4:	str	x22, [x25]
  40b1d8:	cbz	x26, 40b25c <printf@plt+0x9cec>
  40b1dc:	ldr	x0, [x26]
  40b1e0:	ldr	x1, [x0, #16]
  40b1e4:	cmp	x1, x19
  40b1e8:	b.ne	40bbc0 <printf@plt+0xa650>  // b.any
  40b1ec:	ldr	x27, [x26, #24]
  40b1f0:	str	x22, [x26]
  40b1f4:	cbz	x27, 40b21c <printf@plt+0x9cac>
  40b1f8:	ldr	x0, [x27]
  40b1fc:	ldr	x1, [x0, #16]
  40b200:	mov	x0, x27
  40b204:	cmp	x1, x19
  40b208:	b.ne	40bbe0 <printf@plt+0xa670>  // b.any
  40b20c:	bl	40a138 <printf@plt+0x8bc8>
  40b210:	mov	x0, x27
  40b214:	mov	x1, #0x28                  	// #40
  40b218:	bl	418c78 <_ZdlPvm@@Base>
  40b21c:	ldr	x27, [x26, #32]
  40b220:	cbz	x27, 40b248 <printf@plt+0x9cd8>
  40b224:	ldr	x0, [x27]
  40b228:	ldr	x1, [x0, #16]
  40b22c:	mov	x0, x27
  40b230:	cmp	x1, x19
  40b234:	b.ne	40bd00 <printf@plt+0xa790>  // b.any
  40b238:	bl	40a138 <printf@plt+0x8bc8>
  40b23c:	mov	x0, x27
  40b240:	mov	x1, #0x28                  	// #40
  40b244:	bl	418c78 <_ZdlPvm@@Base>
  40b248:	mov	x0, x26
  40b24c:	bl	407c90 <printf@plt+0x6720>
  40b250:	mov	x0, x26
  40b254:	mov	x1, #0x28                  	// #40
  40b258:	bl	418c78 <_ZdlPvm@@Base>
  40b25c:	ldr	x26, [x25, #32]
  40b260:	cbz	x26, 40b2e4 <printf@plt+0x9d74>
  40b264:	ldr	x0, [x26]
  40b268:	ldr	x1, [x0, #16]
  40b26c:	cmp	x1, x19
  40b270:	b.ne	40bb60 <printf@plt+0xa5f0>  // b.any
  40b274:	ldr	x27, [x26, #24]
  40b278:	str	x22, [x26]
  40b27c:	cbz	x27, 40b2a4 <printf@plt+0x9d34>
  40b280:	ldr	x0, [x27]
  40b284:	ldr	x1, [x0, #16]
  40b288:	mov	x0, x27
  40b28c:	cmp	x1, x19
  40b290:	b.ne	40bcf8 <printf@plt+0xa788>  // b.any
  40b294:	bl	40a138 <printf@plt+0x8bc8>
  40b298:	mov	x0, x27
  40b29c:	mov	x1, #0x28                  	// #40
  40b2a0:	bl	418c78 <_ZdlPvm@@Base>
  40b2a4:	ldr	x27, [x26, #32]
  40b2a8:	cbz	x27, 40b2d0 <printf@plt+0x9d60>
  40b2ac:	ldr	x0, [x27]
  40b2b0:	ldr	x1, [x0, #16]
  40b2b4:	mov	x0, x27
  40b2b8:	cmp	x1, x19
  40b2bc:	b.ne	40bcf0 <printf@plt+0xa780>  // b.any
  40b2c0:	bl	40a138 <printf@plt+0x8bc8>
  40b2c4:	mov	x0, x27
  40b2c8:	mov	x1, #0x28                  	// #40
  40b2cc:	bl	418c78 <_ZdlPvm@@Base>
  40b2d0:	mov	x0, x26
  40b2d4:	bl	407c90 <printf@plt+0x6720>
  40b2d8:	mov	x0, x26
  40b2dc:	mov	x1, #0x28                  	// #40
  40b2e0:	bl	418c78 <_ZdlPvm@@Base>
  40b2e4:	mov	x0, x25
  40b2e8:	bl	407c90 <printf@plt+0x6720>
  40b2ec:	mov	x0, x25
  40b2f0:	mov	x1, #0x28                  	// #40
  40b2f4:	bl	418c78 <_ZdlPvm@@Base>
  40b2f8:	mov	x0, x24
  40b2fc:	bl	407c90 <printf@plt+0x6720>
  40b300:	mov	x0, x24
  40b304:	mov	x1, #0x28                  	// #40
  40b308:	bl	418c78 <_ZdlPvm@@Base>
  40b30c:	mov	x0, x21
  40b310:	bl	407c90 <printf@plt+0x6720>
  40b314:	mov	x0, x21
  40b318:	mov	x1, #0x28                  	// #40
  40b31c:	bl	418c78 <_ZdlPvm@@Base>
  40b320:	ldr	x21, [x20, #32]
  40b324:	cbz	x21, 40b8b0 <printf@plt+0xa340>
  40b328:	ldr	x0, [x21]
  40b32c:	ldr	x1, [x0, #16]
  40b330:	cmp	x1, x19
  40b334:	b.ne	40b914 <printf@plt+0xa3a4>  // b.any
  40b338:	ldr	x24, [x21, #24]
  40b33c:	str	x22, [x21]
  40b340:	cbz	x24, 40b5ec <printf@plt+0xa07c>
  40b344:	ldr	x0, [x24]
  40b348:	ldr	x1, [x0, #16]
  40b34c:	cmp	x1, x19
  40b350:	b.ne	40b980 <printf@plt+0xa410>  // b.any
  40b354:	ldr	x25, [x24, #24]
  40b358:	str	x22, [x24]
  40b35c:	cbz	x25, 40b498 <printf@plt+0x9f28>
  40b360:	ldr	x0, [x25]
  40b364:	ldr	x1, [x0, #16]
  40b368:	cmp	x1, x19
  40b36c:	b.ne	40ba04 <printf@plt+0xa494>  // b.any
  40b370:	ldr	x26, [x25, #24]
  40b374:	str	x22, [x25]
  40b378:	cbz	x26, 40b3fc <printf@plt+0x9e8c>
  40b37c:	ldr	x0, [x26]
  40b380:	ldr	x1, [x0, #16]
  40b384:	cmp	x1, x19
  40b388:	b.ne	40bbcc <printf@plt+0xa65c>  // b.any
  40b38c:	ldr	x27, [x26, #24]
  40b390:	str	x22, [x26]
  40b394:	cbz	x27, 40b3bc <printf@plt+0x9e4c>
  40b398:	ldr	x0, [x27]
  40b39c:	ldr	x1, [x0, #16]
  40b3a0:	mov	x0, x27
  40b3a4:	cmp	x1, x19
  40b3a8:	b.ne	40bc60 <printf@plt+0xa6f0>  // b.any
  40b3ac:	bl	40a138 <printf@plt+0x8bc8>
  40b3b0:	mov	x0, x27
  40b3b4:	mov	x1, #0x28                  	// #40
  40b3b8:	bl	418c78 <_ZdlPvm@@Base>
  40b3bc:	ldr	x27, [x26, #32]
  40b3c0:	cbz	x27, 40b3e8 <printf@plt+0x9e78>
  40b3c4:	ldr	x0, [x27]
  40b3c8:	ldr	x1, [x0, #16]
  40b3cc:	mov	x0, x27
  40b3d0:	cmp	x1, x19
  40b3d4:	b.ne	40bda0 <printf@plt+0xa830>  // b.any
  40b3d8:	bl	40a138 <printf@plt+0x8bc8>
  40b3dc:	mov	x0, x27
  40b3e0:	mov	x1, #0x28                  	// #40
  40b3e4:	bl	418c78 <_ZdlPvm@@Base>
  40b3e8:	mov	x0, x26
  40b3ec:	bl	407c90 <printf@plt+0x6720>
  40b3f0:	mov	x0, x26
  40b3f4:	mov	x1, #0x28                  	// #40
  40b3f8:	bl	418c78 <_ZdlPvm@@Base>
  40b3fc:	ldr	x26, [x25, #32]
  40b400:	cbz	x26, 40b484 <printf@plt+0x9f14>
  40b404:	ldr	x0, [x26]
  40b408:	ldr	x1, [x0, #16]
  40b40c:	cmp	x1, x19
  40b410:	b.ne	40bb6c <printf@plt+0xa5fc>  // b.any
  40b414:	ldr	x27, [x26, #24]
  40b418:	str	x22, [x26]
  40b41c:	cbz	x27, 40b444 <printf@plt+0x9ed4>
  40b420:	ldr	x0, [x27]
  40b424:	ldr	x1, [x0, #16]
  40b428:	mov	x0, x27
  40b42c:	cmp	x1, x19
  40b430:	b.ne	40bd58 <printf@plt+0xa7e8>  // b.any
  40b434:	bl	40a138 <printf@plt+0x8bc8>
  40b438:	mov	x0, x27
  40b43c:	mov	x1, #0x28                  	// #40
  40b440:	bl	418c78 <_ZdlPvm@@Base>
  40b444:	ldr	x27, [x26, #32]
  40b448:	cbz	x27, 40b470 <printf@plt+0x9f00>
  40b44c:	ldr	x0, [x27]
  40b450:	ldr	x1, [x0, #16]
  40b454:	mov	x0, x27
  40b458:	cmp	x1, x19
  40b45c:	b.ne	40bda8 <printf@plt+0xa838>  // b.any
  40b460:	bl	40a138 <printf@plt+0x8bc8>
  40b464:	mov	x0, x27
  40b468:	mov	x1, #0x28                  	// #40
  40b46c:	bl	418c78 <_ZdlPvm@@Base>
  40b470:	mov	x0, x26
  40b474:	bl	407c90 <printf@plt+0x6720>
  40b478:	mov	x0, x26
  40b47c:	mov	x1, #0x28                  	// #40
  40b480:	bl	418c78 <_ZdlPvm@@Base>
  40b484:	mov	x0, x25
  40b488:	bl	407c90 <printf@plt+0x6720>
  40b48c:	mov	x0, x25
  40b490:	mov	x1, #0x28                  	// #40
  40b494:	bl	418c78 <_ZdlPvm@@Base>
  40b498:	ldr	x25, [x24, #32]
  40b49c:	cbz	x25, 40b5d8 <printf@plt+0xa068>
  40b4a0:	ldr	x0, [x25]
  40b4a4:	ldr	x1, [x0, #16]
  40b4a8:	cmp	x1, x19
  40b4ac:	b.ne	40ba28 <printf@plt+0xa4b8>  // b.any
  40b4b0:	ldr	x26, [x25, #24]
  40b4b4:	str	x22, [x25]
  40b4b8:	cbz	x26, 40b53c <printf@plt+0x9fcc>
  40b4bc:	ldr	x0, [x26]
  40b4c0:	ldr	x1, [x0, #16]
  40b4c4:	cmp	x1, x19
  40b4c8:	b.ne	40bb18 <printf@plt+0xa5a8>  // b.any
  40b4cc:	ldr	x27, [x26, #24]
  40b4d0:	str	x22, [x26]
  40b4d4:	cbz	x27, 40b4fc <printf@plt+0x9f8c>
  40b4d8:	ldr	x0, [x27]
  40b4dc:	ldr	x1, [x0, #16]
  40b4e0:	mov	x0, x27
  40b4e4:	cmp	x1, x19
  40b4e8:	b.ne	40bc90 <printf@plt+0xa720>  // b.any
  40b4ec:	bl	40a138 <printf@plt+0x8bc8>
  40b4f0:	mov	x0, x27
  40b4f4:	mov	x1, #0x28                  	// #40
  40b4f8:	bl	418c78 <_ZdlPvm@@Base>
  40b4fc:	ldr	x27, [x26, #32]
  40b500:	cbz	x27, 40b528 <printf@plt+0x9fb8>
  40b504:	ldr	x0, [x27]
  40b508:	ldr	x1, [x0, #16]
  40b50c:	mov	x0, x27
  40b510:	cmp	x1, x19
  40b514:	b.ne	40bd60 <printf@plt+0xa7f0>  // b.any
  40b518:	bl	40a138 <printf@plt+0x8bc8>
  40b51c:	mov	x0, x27
  40b520:	mov	x1, #0x28                  	// #40
  40b524:	bl	418c78 <_ZdlPvm@@Base>
  40b528:	mov	x0, x26
  40b52c:	bl	407c90 <printf@plt+0x6720>
  40b530:	mov	x0, x26
  40b534:	mov	x1, #0x28                  	// #40
  40b538:	bl	418c78 <_ZdlPvm@@Base>
  40b53c:	ldr	x26, [x25, #32]
  40b540:	cbz	x26, 40b5c4 <printf@plt+0xa054>
  40b544:	ldr	x0, [x26]
  40b548:	ldr	x1, [x0, #16]
  40b54c:	cmp	x1, x19
  40b550:	b.ne	40bb84 <printf@plt+0xa614>  // b.any
  40b554:	ldr	x27, [x26, #24]
  40b558:	str	x22, [x26]
  40b55c:	cbz	x27, 40b584 <printf@plt+0xa014>
  40b560:	ldr	x0, [x27]
  40b564:	ldr	x1, [x0, #16]
  40b568:	mov	x0, x27
  40b56c:	cmp	x1, x19
  40b570:	b.ne	40bd68 <printf@plt+0xa7f8>  // b.any
  40b574:	bl	40a138 <printf@plt+0x8bc8>
  40b578:	mov	x0, x27
  40b57c:	mov	x1, #0x28                  	// #40
  40b580:	bl	418c78 <_ZdlPvm@@Base>
  40b584:	ldr	x27, [x26, #32]
  40b588:	cbz	x27, 40b5b0 <printf@plt+0xa040>
  40b58c:	ldr	x0, [x27]
  40b590:	ldr	x1, [x0, #16]
  40b594:	mov	x0, x27
  40b598:	cmp	x1, x19
  40b59c:	b.ne	40bc70 <printf@plt+0xa700>  // b.any
  40b5a0:	bl	40a138 <printf@plt+0x8bc8>
  40b5a4:	mov	x0, x27
  40b5a8:	mov	x1, #0x28                  	// #40
  40b5ac:	bl	418c78 <_ZdlPvm@@Base>
  40b5b0:	mov	x0, x26
  40b5b4:	bl	407c90 <printf@plt+0x6720>
  40b5b8:	mov	x0, x26
  40b5bc:	mov	x1, #0x28                  	// #40
  40b5c0:	bl	418c78 <_ZdlPvm@@Base>
  40b5c4:	mov	x0, x25
  40b5c8:	bl	407c90 <printf@plt+0x6720>
  40b5cc:	mov	x0, x25
  40b5d0:	mov	x1, #0x28                  	// #40
  40b5d4:	bl	418c78 <_ZdlPvm@@Base>
  40b5d8:	mov	x0, x24
  40b5dc:	bl	407c90 <printf@plt+0x6720>
  40b5e0:	mov	x0, x24
  40b5e4:	mov	x1, #0x28                  	// #40
  40b5e8:	bl	418c78 <_ZdlPvm@@Base>
  40b5ec:	ldr	x24, [x21, #32]
  40b5f0:	cbz	x24, 40b89c <printf@plt+0xa32c>
  40b5f4:	ldr	x0, [x24]
  40b5f8:	ldr	x1, [x0, #16]
  40b5fc:	cmp	x1, x19
  40b600:	b.ne	40b974 <printf@plt+0xa404>  // b.any
  40b604:	ldr	x25, [x24, #24]
  40b608:	str	x22, [x24]
  40b60c:	cbz	x25, 40b748 <printf@plt+0xa1d8>
  40b610:	ldr	x0, [x25]
  40b614:	ldr	x1, [x0, #16]
  40b618:	cmp	x1, x19
  40b61c:	b.ne	40b9a4 <printf@plt+0xa434>  // b.any
  40b620:	ldr	x26, [x25, #24]
  40b624:	str	x22, [x25]
  40b628:	cbz	x26, 40b6ac <printf@plt+0xa13c>
  40b62c:	ldr	x0, [x26]
  40b630:	ldr	x1, [x0, #16]
  40b634:	cmp	x1, x19
  40b638:	b.ne	40ba70 <printf@plt+0xa500>  // b.any
  40b63c:	ldr	x27, [x26, #24]
  40b640:	str	x22, [x26]
  40b644:	cbz	x27, 40b66c <printf@plt+0xa0fc>
  40b648:	ldr	x0, [x27]
  40b64c:	ldr	x1, [x0, #16]
  40b650:	mov	x0, x27
  40b654:	cmp	x1, x19
  40b658:	b.ne	40bdb8 <printf@plt+0xa848>  // b.any
  40b65c:	bl	40a138 <printf@plt+0x8bc8>
  40b660:	mov	x0, x27
  40b664:	mov	x1, #0x28                  	// #40
  40b668:	bl	418c78 <_ZdlPvm@@Base>
  40b66c:	ldr	x27, [x26, #32]
  40b670:	cbz	x27, 40b698 <printf@plt+0xa128>
  40b674:	ldr	x0, [x27]
  40b678:	ldr	x1, [x0, #16]
  40b67c:	mov	x0, x27
  40b680:	cmp	x1, x19
  40b684:	b.ne	40bcc8 <printf@plt+0xa758>  // b.any
  40b688:	bl	40a138 <printf@plt+0x8bc8>
  40b68c:	mov	x0, x27
  40b690:	mov	x1, #0x28                  	// #40
  40b694:	bl	418c78 <_ZdlPvm@@Base>
  40b698:	mov	x0, x26
  40b69c:	bl	407c90 <printf@plt+0x6720>
  40b6a0:	mov	x0, x26
  40b6a4:	mov	x1, #0x28                  	// #40
  40b6a8:	bl	418c78 <_ZdlPvm@@Base>
  40b6ac:	ldr	x26, [x25, #32]
  40b6b0:	cbz	x26, 40b734 <printf@plt+0xa1c4>
  40b6b4:	ldr	x0, [x26]
  40b6b8:	ldr	x1, [x0, #16]
  40b6bc:	cmp	x1, x19
  40b6c0:	b.ne	40bad0 <printf@plt+0xa560>  // b.any
  40b6c4:	ldr	x27, [x26, #24]
  40b6c8:	str	x22, [x26]
  40b6cc:	cbz	x27, 40b6f4 <printf@plt+0xa184>
  40b6d0:	ldr	x0, [x27]
  40b6d4:	ldr	x1, [x0, #16]
  40b6d8:	mov	x0, x27
  40b6dc:	cmp	x1, x19
  40b6e0:	b.ne	40bd30 <printf@plt+0xa7c0>  // b.any
  40b6e4:	bl	40a138 <printf@plt+0x8bc8>
  40b6e8:	mov	x0, x27
  40b6ec:	mov	x1, #0x28                  	// #40
  40b6f0:	bl	418c78 <_ZdlPvm@@Base>
  40b6f4:	ldr	x27, [x26, #32]
  40b6f8:	cbz	x27, 40b720 <printf@plt+0xa1b0>
  40b6fc:	ldr	x0, [x27]
  40b700:	ldr	x1, [x0, #16]
  40b704:	mov	x0, x27
  40b708:	cmp	x1, x19
  40b70c:	b.ne	40bc98 <printf@plt+0xa728>  // b.any
  40b710:	bl	40a138 <printf@plt+0x8bc8>
  40b714:	mov	x0, x27
  40b718:	mov	x1, #0x28                  	// #40
  40b71c:	bl	418c78 <_ZdlPvm@@Base>
  40b720:	mov	x0, x26
  40b724:	bl	407c90 <printf@plt+0x6720>
  40b728:	mov	x0, x26
  40b72c:	mov	x1, #0x28                  	// #40
  40b730:	bl	418c78 <_ZdlPvm@@Base>
  40b734:	mov	x0, x25
  40b738:	bl	407c90 <printf@plt+0x6720>
  40b73c:	mov	x0, x25
  40b740:	mov	x1, #0x28                  	// #40
  40b744:	bl	418c78 <_ZdlPvm@@Base>
  40b748:	ldr	x25, [x24, #32]
  40b74c:	cbz	x25, 40b888 <printf@plt+0xa318>
  40b750:	ldr	x0, [x25]
  40b754:	ldr	x1, [x0, #16]
  40b758:	cmp	x1, x19
  40b75c:	b.ne	40b9e0 <printf@plt+0xa470>  // b.any
  40b760:	ldr	x26, [x25, #24]
  40b764:	str	x22, [x25]
  40b768:	cbz	x26, 40b7ec <printf@plt+0xa27c>
  40b76c:	ldr	x0, [x26]
  40b770:	ldr	x1, [x0, #16]
  40b774:	cmp	x1, x19
  40b778:	b.ne	40ba94 <printf@plt+0xa524>  // b.any
  40b77c:	ldr	x27, [x26, #24]
  40b780:	str	x22, [x26]
  40b784:	cbz	x27, 40b7ac <printf@plt+0xa23c>
  40b788:	ldr	x0, [x27]
  40b78c:	ldr	x1, [x0, #16]
  40b790:	mov	x0, x27
  40b794:	cmp	x1, x19
  40b798:	b.ne	40bd28 <printf@plt+0xa7b8>  // b.any
  40b79c:	bl	40a138 <printf@plt+0x8bc8>
  40b7a0:	mov	x0, x27
  40b7a4:	mov	x1, #0x28                  	// #40
  40b7a8:	bl	418c78 <_ZdlPvm@@Base>
  40b7ac:	ldr	x27, [x26, #32]
  40b7b0:	cbz	x27, 40b7d8 <printf@plt+0xa268>
  40b7b4:	ldr	x0, [x27]
  40b7b8:	ldr	x1, [x0, #16]
  40b7bc:	mov	x0, x27
  40b7c0:	cmp	x1, x19
  40b7c4:	b.ne	40bd20 <printf@plt+0xa7b0>  // b.any
  40b7c8:	bl	40a138 <printf@plt+0x8bc8>
  40b7cc:	mov	x0, x27
  40b7d0:	mov	x1, #0x28                  	// #40
  40b7d4:	bl	418c78 <_ZdlPvm@@Base>
  40b7d8:	mov	x0, x26
  40b7dc:	bl	407c90 <printf@plt+0x6720>
  40b7e0:	mov	x0, x26
  40b7e4:	mov	x1, #0x28                  	// #40
  40b7e8:	bl	418c78 <_ZdlPvm@@Base>
  40b7ec:	ldr	x26, [x25, #32]
  40b7f0:	cbz	x26, 40b874 <printf@plt+0xa304>
  40b7f4:	ldr	x0, [x26]
  40b7f8:	ldr	x1, [x0, #16]
  40b7fc:	cmp	x1, x19
  40b800:	b.ne	40bac4 <printf@plt+0xa554>  // b.any
  40b804:	ldr	x27, [x26, #24]
  40b808:	str	x22, [x26]
  40b80c:	cbz	x27, 40b834 <printf@plt+0xa2c4>
  40b810:	ldr	x0, [x27]
  40b814:	ldr	x1, [x0, #16]
  40b818:	mov	x0, x27
  40b81c:	cmp	x1, x19
  40b820:	b.ne	40bd50 <printf@plt+0xa7e0>  // b.any
  40b824:	bl	40a138 <printf@plt+0x8bc8>
  40b828:	mov	x0, x27
  40b82c:	mov	x1, #0x28                  	// #40
  40b830:	bl	418c78 <_ZdlPvm@@Base>
  40b834:	ldr	x22, [x26, #32]
  40b838:	cbz	x22, 40b860 <printf@plt+0xa2f0>
  40b83c:	ldr	x0, [x22]
  40b840:	ldr	x1, [x0, #16]
  40b844:	mov	x0, x22
  40b848:	cmp	x1, x19
  40b84c:	b.ne	40bd18 <printf@plt+0xa7a8>  // b.any
  40b850:	bl	40a138 <printf@plt+0x8bc8>
  40b854:	mov	x0, x22
  40b858:	mov	x1, #0x28                  	// #40
  40b85c:	bl	418c78 <_ZdlPvm@@Base>
  40b860:	mov	x0, x26
  40b864:	bl	407c90 <printf@plt+0x6720>
  40b868:	mov	x0, x26
  40b86c:	mov	x1, #0x28                  	// #40
  40b870:	bl	418c78 <_ZdlPvm@@Base>
  40b874:	mov	x0, x25
  40b878:	bl	407c90 <printf@plt+0x6720>
  40b87c:	mov	x0, x25
  40b880:	mov	x1, #0x28                  	// #40
  40b884:	bl	418c78 <_ZdlPvm@@Base>
  40b888:	mov	x0, x24
  40b88c:	bl	407c90 <printf@plt+0x6720>
  40b890:	mov	x0, x24
  40b894:	mov	x1, #0x28                  	// #40
  40b898:	bl	418c78 <_ZdlPvm@@Base>
  40b89c:	mov	x0, x21
  40b8a0:	bl	407c90 <printf@plt+0x6720>
  40b8a4:	mov	x0, x21
  40b8a8:	mov	x1, #0x28                  	// #40
  40b8ac:	bl	418c78 <_ZdlPvm@@Base>
  40b8b0:	mov	x0, x20
  40b8b4:	bl	407c90 <printf@plt+0x6720>
  40b8b8:	mov	x0, x20
  40b8bc:	mov	x1, #0x28                  	// #40
  40b8c0:	bl	418c78 <_ZdlPvm@@Base>
  40b8c4:	mov	x0, x23
  40b8c8:	bl	407c90 <printf@plt+0x6720>
  40b8cc:	mov	x0, x23
  40b8d0:	mov	x1, #0x28                  	// #40
  40b8d4:	ldp	x19, x20, [sp, #16]
  40b8d8:	ldp	x21, x22, [sp, #32]
  40b8dc:	ldp	x23, x24, [sp, #48]
  40b8e0:	ldp	x25, x26, [sp, #64]
  40b8e4:	ldr	x27, [sp, #80]
  40b8e8:	ldp	x29, x30, [sp], #96
  40b8ec:	b	418c78 <_ZdlPvm@@Base>
  40b8f0:	mov	x0, x20
  40b8f4:	blr	x1
  40b8f8:	b	40b8c4 <printf@plt+0xa354>
  40b8fc:	mov	x0, x20
  40b900:	blr	x1
  40b904:	b	40ad6c <printf@plt+0x97fc>
  40b908:	mov	x0, x21
  40b90c:	blr	x1
  40b910:	b	40a7c8 <printf@plt+0x9258>
  40b914:	mov	x0, x21
  40b918:	blr	x1
  40b91c:	b	40b8b0 <printf@plt+0xa340>
  40b920:	mov	x0, x21
  40b924:	blr	x1
  40b928:	b	40b320 <printf@plt+0x9db0>
  40b92c:	mov	x0, x21
  40b930:	blr	x1
  40b934:	b	40ad58 <printf@plt+0x97e8>
  40b938:	mov	x0, x24
  40b93c:	blr	x1
  40b940:	b	40b30c <printf@plt+0x9d9c>
  40b944:	mov	x0, x24
  40b948:	blr	x1
  40b94c:	b	40aa94 <printf@plt+0x9524>
  40b950:	mov	x0, x24
  40b954:	blr	x1
  40b958:	b	40a504 <printf@plt+0x8f94>
  40b95c:	mov	x0, x24
  40b960:	blr	x1
  40b964:	b	40ad44 <printf@plt+0x97d4>
  40b968:	mov	x0, x24
  40b96c:	blr	x1
  40b970:	b	40a7b4 <printf@plt+0x9244>
  40b974:	mov	x0, x24
  40b978:	blr	x1
  40b97c:	b	40b89c <printf@plt+0xa32c>
  40b980:	mov	x0, x24
  40b984:	blr	x1
  40b988:	b	40b5ec <printf@plt+0xa07c>
  40b98c:	mov	x0, x24
  40b990:	blr	x1
  40b994:	b	40b05c <printf@plt+0x9aec>
  40b998:	mov	x0, x25
  40b99c:	blr	x1
  40b9a0:	b	40af08 <printf@plt+0x9998>
  40b9a4:	mov	x0, x25
  40b9a8:	blr	x1
  40b9ac:	b	40b748 <printf@plt+0xa1d8>
  40b9b0:	mov	x0, x25
  40b9b4:	blr	x1
  40b9b8:	b	40a3b0 <printf@plt+0x8e40>
  40b9bc:	mov	x0, x25
  40b9c0:	blr	x1
  40b9c4:	b	40b1b8 <printf@plt+0x9c48>
  40b9c8:	mov	x0, x25
  40b9cc:	blr	x1
  40b9d0:	b	40a660 <printf@plt+0x90f0>
  40b9d4:	mov	x0, x25
  40b9d8:	blr	x1
  40b9dc:	b	40abf0 <printf@plt+0x9680>
  40b9e0:	mov	x0, x25
  40b9e4:	blr	x1
  40b9e8:	b	40b888 <printf@plt+0xa318>
  40b9ec:	mov	x0, x25
  40b9f0:	blr	x1
  40b9f4:	b	40aa80 <printf@plt+0x9510>
  40b9f8:	mov	x0, x25
  40b9fc:	blr	x1
  40ba00:	b	40b2f8 <printf@plt+0x9d88>
  40ba04:	mov	x0, x25
  40ba08:	blr	x1
  40ba0c:	b	40b498 <printf@plt+0x9f28>
  40ba10:	mov	x0, x25
  40ba14:	blr	x1
  40ba18:	b	40a940 <printf@plt+0x93d0>
  40ba1c:	mov	x0, x25
  40ba20:	blr	x1
  40ba24:	b	40a7a0 <printf@plt+0x9230>
  40ba28:	mov	x0, x25
  40ba2c:	blr	x1
  40ba30:	b	40b5d8 <printf@plt+0xa068>
  40ba34:	mov	x0, x25
  40ba38:	blr	x1
  40ba3c:	b	40b048 <printf@plt+0x9ad8>
  40ba40:	mov	x0, x25
  40ba44:	blr	x1
  40ba48:	b	40a4f0 <printf@plt+0x8f80>
  40ba4c:	mov	x0, x25
  40ba50:	blr	x1
  40ba54:	b	40ad30 <printf@plt+0x97c0>
  40ba58:	mov	x0, x26
  40ba5c:	blr	x1
  40ba60:	b	40ae6c <printf@plt+0x98fc>
  40ba64:	mov	x0, x26
  40ba68:	blr	x1
  40ba6c:	b	40a314 <printf@plt+0x8da4>
  40ba70:	mov	x0, x26
  40ba74:	blr	x1
  40ba78:	b	40b6ac <printf@plt+0xa13c>
  40ba7c:	mov	x0, x26
  40ba80:	blr	x1
  40ba84:	b	40b11c <printf@plt+0x9bac>
  40ba88:	mov	x0, x26
  40ba8c:	blr	x1
  40ba90:	b	40ab54 <printf@plt+0x95e4>
  40ba94:	mov	x0, x26
  40ba98:	blr	x1
  40ba9c:	b	40b7ec <printf@plt+0xa27c>
  40baa0:	mov	x0, x26
  40baa4:	blr	x1
  40baa8:	b	40a9e4 <printf@plt+0x9474>
  40baac:	mov	x0, x26
  40bab0:	blr	x1
  40bab4:	b	40a92c <printf@plt+0x93bc>
  40bab8:	mov	x0, x26
  40babc:	blr	x1
  40bac0:	b	40a5c4 <printf@plt+0x9054>
  40bac4:	mov	x0, x26
  40bac8:	blr	x1
  40bacc:	b	40b874 <printf@plt+0xa304>
  40bad0:	mov	x0, x26
  40bad4:	blr	x1
  40bad8:	b	40b734 <printf@plt+0xa1c4>
  40badc:	mov	x0, x26
  40bae0:	blr	x1
  40bae4:	b	40aa6c <printf@plt+0x94fc>
  40bae8:	mov	x0, x26
  40baec:	blr	x1
  40baf0:	b	40a454 <printf@plt+0x8ee4>
  40baf4:	mov	x0, x26
  40baf8:	blr	x1
  40bafc:	b	40ac94 <printf@plt+0x9724>
  40bb00:	mov	x0, x26
  40bb04:	blr	x1
  40bb08:	b	40ad1c <printf@plt+0x97ac>
  40bb0c:	mov	x0, x26
  40bb10:	blr	x1
  40bb14:	b	40a39c <printf@plt+0x8e2c>
  40bb18:	mov	x0, x26
  40bb1c:	blr	x1
  40bb20:	b	40b53c <printf@plt+0x9fcc>
  40bb24:	mov	x0, x26
  40bb28:	blr	x1
  40bb2c:	b	40aef4 <printf@plt+0x9984>
  40bb30:	mov	x0, x26
  40bb34:	blr	x1
  40bb38:	b	40a4dc <printf@plt+0x8f6c>
  40bb3c:	mov	x0, x26
  40bb40:	blr	x1
  40bb44:	b	40b034 <printf@plt+0x9ac4>
  40bb48:	mov	x0, x26
  40bb4c:	blr	x1
  40bb50:	b	40afac <printf@plt+0x9a3c>
  40bb54:	mov	x0, x26
  40bb58:	blr	x1
  40bb5c:	b	40b1a4 <printf@plt+0x9c34>
  40bb60:	mov	x0, x26
  40bb64:	blr	x1
  40bb68:	b	40b2e4 <printf@plt+0x9d74>
  40bb6c:	mov	x0, x26
  40bb70:	blr	x1
  40bb74:	b	40b484 <printf@plt+0x9f14>
  40bb78:	mov	x0, x26
  40bb7c:	blr	x1
  40bb80:	b	40abdc <printf@plt+0x966c>
  40bb84:	mov	x0, x26
  40bb88:	blr	x1
  40bb8c:	b	40b5c4 <printf@plt+0xa054>
  40bb90:	mov	x0, x26
  40bb94:	blr	x1
  40bb98:	b	40a8a4 <printf@plt+0x9334>
  40bb9c:	mov	x0, x26
  40bba0:	blr	x1
  40bba4:	b	40a64c <printf@plt+0x90dc>
  40bba8:	mov	x0, x26
  40bbac:	blr	x1
  40bbb0:	b	40a78c <printf@plt+0x921c>
  40bbb4:	mov	x0, x26
  40bbb8:	blr	x1
  40bbbc:	b	40a704 <printf@plt+0x9194>
  40bbc0:	mov	x0, x26
  40bbc4:	blr	x1
  40bbc8:	b	40b25c <printf@plt+0x9cec>
  40bbcc:	mov	x0, x26
  40bbd0:	blr	x1
  40bbd4:	b	40b3fc <printf@plt+0x9e8c>
  40bbd8:	blr	x1
  40bbdc:	b	40ac54 <printf@plt+0x96e4>
  40bbe0:	blr	x1
  40bbe4:	b	40b21c <printf@plt+0x9cac>
  40bbe8:	blr	x1
  40bbec:	b	40a440 <printf@plt+0x8ed0>
  40bbf0:	blr	x1
  40bbf4:	b	40a414 <printf@plt+0x8ea4>
  40bbf8:	blr	x1
  40bbfc:	b	40aa58 <printf@plt+0x94e8>
  40bc00:	blr	x1
  40bc04:	b	40a9d0 <printf@plt+0x9460>
  40bc08:	blr	x1
  40bc0c:	b	40ad08 <printf@plt+0x9798>
  40bc10:	blr	x1
  40bc14:	b	40ac80 <printf@plt+0x9710>
  40bc18:	blr	x1
  40bc1c:	b	40b108 <printf@plt+0x9b98>
  40bc20:	blr	x1
  40bc24:	b	40af98 <printf@plt+0x9a28>
  40bc28:	blr	x1
  40bc2c:	b	40af6c <printf@plt+0x99fc>
  40bc30:	blr	x1
  40bc34:	b	40a35c <printf@plt+0x8dec>
  40bc38:	blr	x1
  40bc3c:	b	40a388 <printf@plt+0x8e18>
  40bc40:	blr	x1
  40bc44:	b	40a300 <printf@plt+0x8d90>
  40bc48:	blr	x1
  40bc4c:	b	40b020 <printf@plt+0x9ab0>
  40bc50:	blr	x1
  40bc54:	b	40abc8 <printf@plt+0x9658>
  40bc58:	blr	x1
  40bc5c:	b	40a5b0 <printf@plt+0x9040>
  40bc60:	blr	x1
  40bc64:	b	40b3bc <printf@plt+0x9e4c>
  40bc68:	blr	x1
  40bc6c:	b	40ae2c <printf@plt+0x98bc>
  40bc70:	blr	x1
  40bc74:	b	40b5b0 <printf@plt+0xa040>
  40bc78:	blr	x1
  40bc7c:	b	40a6f0 <printf@plt+0x9180>
  40bc80:	blr	x1
  40bc84:	b	40a6c4 <printf@plt+0x9154>
  40bc88:	blr	x1
  40bc8c:	b	40a638 <printf@plt+0x90c8>
  40bc90:	blr	x1
  40bc94:	b	40b4fc <printf@plt+0x9f8c>
  40bc98:	blr	x1
  40bc9c:	b	40b720 <printf@plt+0xa1b0>
  40bca0:	blr	x1
  40bca4:	b	40ae58 <printf@plt+0x98e8>
  40bca8:	blr	x1
  40bcac:	b	40a49c <printf@plt+0x8f2c>
  40bcb0:	blr	x1
  40bcb4:	b	40aff4 <printf@plt+0x9a84>
  40bcb8:	blr	x1
  40bcbc:	b	40a60c <printf@plt+0x909c>
  40bcc0:	blr	x1
  40bcc4:	b	40a864 <printf@plt+0x92f4>
  40bcc8:	blr	x1
  40bccc:	b	40b698 <printf@plt+0xa128>
  40bcd0:	blr	x1
  40bcd4:	b	40aa2c <printf@plt+0x94bc>
  40bcd8:	blr	x1
  40bcdc:	b	40a918 <printf@plt+0x93a8>
  40bce0:	blr	x1
  40bce4:	b	40a890 <printf@plt+0x9320>
  40bce8:	blr	x1
  40bcec:	b	40a8ec <printf@plt+0x937c>
  40bcf0:	blr	x1
  40bcf4:	b	40b2d0 <printf@plt+0x9d60>
  40bcf8:	blr	x1
  40bcfc:	b	40b2a4 <printf@plt+0x9d34>
  40bd00:	blr	x1
  40bd04:	b	40b248 <printf@plt+0x9cd8>
  40bd08:	blr	x1
  40bd0c:	b	40a9a4 <printf@plt+0x9434>
  40bd10:	blr	x1
  40bd14:	b	40b164 <printf@plt+0x9bf4>
  40bd18:	blr	x1
  40bd1c:	b	40b860 <printf@plt+0xa2f0>
  40bd20:	blr	x1
  40bd24:	b	40b7d8 <printf@plt+0xa268>
  40bd28:	blr	x1
  40bd2c:	b	40b7ac <printf@plt+0xa23c>
  40bd30:	blr	x1
  40bd34:	b	40b6f4 <printf@plt+0xa184>
  40bd38:	blr	x1
  40bd3c:	b	40acdc <printf@plt+0x976c>
  40bd40:	blr	x1
  40bd44:	b	40a2d4 <printf@plt+0x8d64>
  40bd48:	blr	x1
  40bd4c:	b	40a584 <printf@plt+0x9014>
  40bd50:	blr	x1
  40bd54:	b	40b834 <printf@plt+0xa2c4>
  40bd58:	blr	x1
  40bd5c:	b	40b444 <printf@plt+0x9ed4>
  40bd60:	blr	x1
  40bd64:	b	40b528 <printf@plt+0x9fb8>
  40bd68:	blr	x1
  40bd6c:	b	40b584 <printf@plt+0xa014>
  40bd70:	blr	x1
  40bd74:	b	40a74c <printf@plt+0x91dc>
  40bd78:	blr	x1
  40bd7c:	b	40aee0 <printf@plt+0x9970>
  40bd80:	blr	x1
  40bd84:	b	40aeb4 <printf@plt+0x9944>
  40bd88:	blr	x1
  40bd8c:	b	40ab9c <printf@plt+0x962c>
  40bd90:	blr	x1
  40bd94:	b	40ab40 <printf@plt+0x95d0>
  40bd98:	blr	x1
  40bd9c:	b	40a778 <printf@plt+0x9208>
  40bda0:	blr	x1
  40bda4:	b	40b3e8 <printf@plt+0x9e78>
  40bda8:	blr	x1
  40bdac:	b	40b470 <printf@plt+0x9f00>
  40bdb0:	blr	x1
  40bdb4:	b	40a4c8 <printf@plt+0x8f58>
  40bdb8:	blr	x1
  40bdbc:	b	40b66c <printf@plt+0xa0fc>
  40bdc0:	blr	x1
  40bdc4:	b	40b190 <printf@plt+0x9c20>
  40bdc8:	blr	x1
  40bdcc:	b	40ab14 <printf@plt+0x95a4>
  40bdd0:	blr	x1
  40bdd4:	b	40b0dc <printf@plt+0x9b6c>
  40bdd8:	stp	x29, x30, [sp, #-48]!
  40bddc:	mov	x29, sp
  40bde0:	stp	x19, x20, [sp, #16]
  40bde4:	mov	x20, x1
  40bde8:	str	x21, [sp, #32]
  40bdec:	mov	x21, x0
  40bdf0:	mov	x0, #0x28                  	// #40
  40bdf4:	bl	418c10 <_Znwm@@Base>
  40bdf8:	mov	x19, x0
  40bdfc:	bl	407c68 <printf@plt+0x66f8>
  40be00:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x4388>
  40be04:	add	x0, x0, #0xdc0
  40be08:	mov	w1, #0x7                   	// #7
  40be0c:	str	x0, [x19]
  40be10:	mov	x0, x19
  40be14:	str	w1, [x19, #8]
  40be18:	str	wzr, [x19, #16]
  40be1c:	stp	x21, x20, [x19, #24]
  40be20:	ldp	x19, x20, [sp, #16]
  40be24:	ldr	x21, [sp, #32]
  40be28:	ldp	x29, x30, [sp], #48
  40be2c:	ret
  40be30:	mov	x1, #0x28                  	// #40
  40be34:	mov	x20, x0
  40be38:	mov	x0, x19
  40be3c:	bl	418c78 <_ZdlPvm@@Base>
  40be40:	mov	x0, x20
  40be44:	bl	401500 <_Unwind_Resume@plt>
  40be48:	stp	x29, x30, [sp, #-48]!
  40be4c:	mov	x29, sp
  40be50:	stp	x19, x20, [sp, #16]
  40be54:	mov	x20, x1
  40be58:	str	x21, [sp, #32]
  40be5c:	mov	x21, x0
  40be60:	mov	x0, #0x28                  	// #40
  40be64:	bl	418c10 <_Znwm@@Base>
  40be68:	mov	x19, x0
  40be6c:	bl	407c68 <printf@plt+0x66f8>
  40be70:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x4388>
  40be74:	add	x0, x0, #0xdc0
  40be78:	mov	w1, #0x1                   	// #1
  40be7c:	mov	w2, #0x7                   	// #7
  40be80:	str	x0, [x19]
  40be84:	mov	x0, x19
  40be88:	str	w2, [x19, #8]
  40be8c:	str	w1, [x19, #16]
  40be90:	stp	x21, x20, [x19, #24]
  40be94:	ldp	x19, x20, [sp, #16]
  40be98:	ldr	x21, [sp, #32]
  40be9c:	ldp	x29, x30, [sp], #48
  40bea0:	ret
  40bea4:	mov	x1, #0x28                  	// #40
  40bea8:	mov	x20, x0
  40beac:	mov	x0, x19
  40beb0:	bl	418c78 <_ZdlPvm@@Base>
  40beb4:	mov	x0, x20
  40beb8:	bl	401500 <_Unwind_Resume@plt>
  40bebc:	nop
  40bec0:	stp	x29, x30, [sp, #-48]!
  40bec4:	mov	x29, sp
  40bec8:	stp	x19, x20, [sp, #16]
  40becc:	mov	x19, x0
  40bed0:	mov	x20, x3
  40bed4:	stp	x21, x22, [sp, #32]
  40bed8:	mov	w22, w1
  40bedc:	mov	x21, x2
  40bee0:	bl	407c68 <printf@plt+0x66f8>
  40bee4:	str	w22, [x19, #16]
  40bee8:	mov	w1, #0x7                   	// #7
  40beec:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x4388>
  40bef0:	add	x0, x0, #0xdc0
  40bef4:	str	x0, [x19]
  40bef8:	str	w1, [x19, #8]
  40befc:	stp	x21, x20, [x19, #24]
  40bf00:	ldp	x19, x20, [sp, #16]
  40bf04:	ldp	x21, x22, [sp, #32]
  40bf08:	ldp	x29, x30, [sp], #48
  40bf0c:	ret
  40bf10:	tbz	w1, #0, 40bf1c <printf@plt+0xa9ac>
  40bf14:	mov	w2, #0x1                   	// #1
  40bf18:	strb	w2, [x0, #18]
  40bf1c:	tbz	w1, #1, 40bf28 <printf@plt+0xa9b8>
  40bf20:	mov	w1, #0x1                   	// #1
  40bf24:	strb	w1, [x0, #17]
  40bf28:	ret
  40bf2c:	nop
  40bf30:	ldrb	w0, [x0, #16]
  40bf34:	adrp	x1, 43d000 <stderr@@GLIBC_2.17+0x1270>
  40bf38:	add	x1, x1, #0xec0
  40bf3c:	add	x0, x1, x0, lsl #3
  40bf40:	ldr	w0, [x0, #4]
  40bf44:	cmp	w0, #0x1
  40bf48:	cset	w0, eq  // eq = none
  40bf4c:	ret
  40bf50:	mov	w0, #0x1                   	// #1
  40bf54:	ret
  40bf58:	tbnz	w1, #31, 40bf70 <printf@plt+0xaa00>
  40bf5c:	ldrb	w3, [x0, #16]
  40bf60:	adrp	x4, 43d000 <stderr@@GLIBC_2.17+0x1270>
  40bf64:	add	x4, x4, #0xec0
  40bf68:	lsl	x3, x3, #3
  40bf6c:	str	w1, [x4, x3]
  40bf70:	tbnz	w2, #31, 40bf88 <printf@plt+0xaa18>
  40bf74:	ldrb	w0, [x0, #16]
  40bf78:	adrp	x1, 43d000 <stderr@@GLIBC_2.17+0x1270>
  40bf7c:	add	x1, x1, #0xec0
  40bf80:	add	x0, x1, x0, lsl #3
  40bf84:	str	w2, [x0, #4]
  40bf88:	ret
  40bf8c:	nop
  40bf90:	stp	x29, x30, [sp, #-32]!
  40bf94:	mov	x29, sp
  40bf98:	str	x19, [sp, #16]
  40bf9c:	mov	x19, x0
  40bfa0:	ldr	x0, [x0, #16]
  40bfa4:	ldr	x1, [x0]
  40bfa8:	ldr	x1, [x1, #48]
  40bfac:	blr	x1
  40bfb0:	ldr	x0, [x19, #24]
  40bfb4:	ldr	x19, [sp, #16]
  40bfb8:	ldr	x1, [x0]
  40bfbc:	ldp	x29, x30, [sp], #32
  40bfc0:	ldr	x1, [x1, #48]
  40bfc4:	mov	x16, x1
  40bfc8:	br	x16
  40bfcc:	nop
  40bfd0:	stp	x29, x30, [sp, #-48]!
  40bfd4:	mov	x29, sp
  40bfd8:	stp	x19, x20, [sp, #16]
  40bfdc:	mov	x19, x0
  40bfe0:	mov	w20, w1
  40bfe4:	ldr	x0, [x0, #16]
  40bfe8:	ldr	x3, [x0]
  40bfec:	ldr	x3, [x3, #96]
  40bff0:	str	x21, [sp, #32]
  40bff4:	mov	w21, w2
  40bff8:	blr	x3
  40bffc:	ldr	x0, [x19, #24]
  40c000:	mov	w2, w21
  40c004:	mov	w1, w20
  40c008:	ldp	x19, x20, [sp, #16]
  40c00c:	ldr	x3, [x0]
  40c010:	ldr	x21, [sp, #32]
  40c014:	ldp	x29, x30, [sp], #48
  40c018:	ldr	x3, [x3, #96]
  40c01c:	mov	x16, x3
  40c020:	br	x16
  40c024:	nop
  40c028:	stp	x29, x30, [sp, #-32]!
  40c02c:	mov	x29, sp
  40c030:	stp	x19, x20, [sp, #16]
  40c034:	mov	x20, x0
  40c038:	ldr	w0, [x0, #8]
  40c03c:	cbz	w0, 40c068 <printf@plt+0xaaf8>
  40c040:	mov	w19, #0x0                   	// #0
  40c044:	nop
  40c048:	ldr	x1, [x20]
  40c04c:	ubfiz	x0, x19, #4, #32
  40c050:	add	w19, w19, #0x1
  40c054:	ldr	x0, [x1, x0]
  40c058:	bl	401330 <free@plt>
  40c05c:	ldr	w0, [x20, #8]
  40c060:	cmp	w0, w19
  40c064:	b.hi	40c048 <printf@plt+0xaad8>  // b.pmore
  40c068:	ldr	x0, [x20]
  40c06c:	cbz	x0, 40c07c <printf@plt+0xab0c>
  40c070:	ldp	x19, x20, [sp, #16]
  40c074:	ldp	x29, x30, [sp], #32
  40c078:	b	401440 <_ZdaPv@plt>
  40c07c:	ldp	x19, x20, [sp, #16]
  40c080:	ldp	x29, x30, [sp], #32
  40c084:	ret
  40c088:	stp	x29, x30, [sp, #-32]!
  40c08c:	mov	x29, sp
  40c090:	stp	x19, x20, [sp, #16]
  40c094:	mov	x19, x0
  40c098:	mov	w20, w1
  40c09c:	ldr	x0, [x0, #16]
  40c0a0:	ldr	x2, [x0]
  40c0a4:	ldr	x2, [x2, #24]
  40c0a8:	blr	x2
  40c0ac:	ldr	x2, [x19, #24]
  40c0b0:	mov	w1, w20
  40c0b4:	mov	w20, w0
  40c0b8:	mov	x0, x2
  40c0bc:	ldr	x2, [x2]
  40c0c0:	ldr	x2, [x2, #24]
  40c0c4:	blr	x2
  40c0c8:	ldp	x1, x3, [x19, #16]
  40c0cc:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x4388>
  40c0d0:	add	x0, x0, #0xe38
  40c0d4:	ldr	w2, [x1, #12]
  40c0d8:	ldr	w3, [x3, #12]
  40c0dc:	ldr	w1, [x19, #12]
  40c0e0:	bl	401570 <printf@plt>
  40c0e4:	ldp	x1, x3, [x19, #16]
  40c0e8:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x4388>
  40c0ec:	add	x0, x0, #0xe58
  40c0f0:	ldr	w2, [x1, #12]
  40c0f4:	ldr	w3, [x3, #12]
  40c0f8:	ldr	w1, [x19, #12]
  40c0fc:	bl	401570 <printf@plt>
  40c100:	ldp	x1, x3, [x19, #16]
  40c104:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x4388>
  40c108:	add	x0, x0, #0xe78
  40c10c:	ldr	w2, [x1, #12]
  40c110:	ldr	w3, [x3, #12]
  40c114:	ldr	w1, [x19, #12]
  40c118:	bl	401570 <printf@plt>
  40c11c:	mov	w0, w20
  40c120:	ldp	x19, x20, [sp, #16]
  40c124:	ldp	x29, x30, [sp], #32
  40c128:	ret
  40c12c:	nop
  40c130:	stp	x29, x30, [sp, #-32]!
  40c134:	mov	x29, sp
  40c138:	str	x19, [sp, #16]
  40c13c:	mov	x19, x0
  40c140:	ldr	x0, [x0, #16]
  40c144:	ldr	x1, [x0]
  40c148:	ldr	x1, [x1, #32]
  40c14c:	blr	x1
  40c150:	ldp	x1, x2, [x19, #16]
  40c154:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x4388>
  40c158:	add	x0, x0, #0xe98
  40c15c:	ldr	w3, [x1, #12]
  40c160:	ldr	w1, [x19, #12]
  40c164:	ldr	x19, [sp, #16]
  40c168:	ldp	x29, x30, [sp], #32
  40c16c:	ldr	w2, [x2, #12]
  40c170:	b	401570 <printf@plt>
  40c174:	nop
  40c178:	stp	x29, x30, [sp, #-48]!
  40c17c:	adrp	x1, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40c180:	mov	x29, sp
  40c184:	stp	x19, x20, [sp, #16]
  40c188:	mov	x19, x0
  40c18c:	ldr	w0, [x1, #3488]
  40c190:	cbnz	w0, 40c224 <printf@plt+0xacb4>
  40c194:	str	x21, [sp, #32]
  40c198:	adrp	x1, 43d000 <stderr@@GLIBC_2.17+0x1270>
  40c19c:	add	x1, x1, #0xec0
  40c1a0:	ldrb	w0, [x19, #16]
  40c1a4:	add	x0, x1, x0, lsl #3
  40c1a8:	ldr	w21, [x0, #4]
  40c1ac:	cmp	w21, #0x1
  40c1b0:	b.ne	40c238 <printf@plt+0xacc8>  // b.any
  40c1b4:	ldrb	w0, [x19, #18]
  40c1b8:	adrp	x20, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40c1bc:	ldr	x3, [x20, #3464]
  40c1c0:	cbz	w0, 40c330 <printf@plt+0xadc0>
  40c1c4:	ldrb	w0, [x19, #16]
  40c1c8:	cmp	w0, #0x5c
  40c1cc:	b.eq	40c318 <printf@plt+0xada8>  // b.none
  40c1d0:	mov	x1, x3
  40c1d4:	bl	4012f0 <putc@plt>
  40c1d8:	ldrb	w0, [x19, #17]
  40c1dc:	ldr	x3, [x20, #3464]
  40c1e0:	cbnz	w0, 40c270 <printf@plt+0xad00>
  40c1e4:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x4388>
  40c1e8:	mov	x2, #0x2                   	// #2
  40c1ec:	add	x0, x0, #0xec8
  40c1f0:	mov	x1, #0x1                   	// #1
  40c1f4:	bl	4014f0 <fwrite@plt>
  40c1f8:	cmp	w21, #0x1
  40c1fc:	b.eq	40c260 <printf@plt+0xacf0>  // b.none
  40c200:	ldr	x3, [x20, #3464]
  40c204:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x4388>
  40c208:	ldp	x19, x20, [sp, #16]
  40c20c:	add	x0, x0, #0xed8
  40c210:	ldr	x21, [sp, #32]
  40c214:	mov	x2, #0x3                   	// #3
  40c218:	ldp	x29, x30, [sp], #48
  40c21c:	mov	x1, #0x1                   	// #1
  40c220:	b	4014f0 <fwrite@plt>
  40c224:	cmp	w0, #0x1
  40c228:	b.eq	40c288 <printf@plt+0xad18>  // b.none
  40c22c:	ldp	x19, x20, [sp, #16]
  40c230:	ldp	x29, x30, [sp], #48
  40c234:	ret
  40c238:	adrp	x1, 43d000 <stderr@@GLIBC_2.17+0x1270>
  40c23c:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x3388>
  40c240:	add	x0, x0, #0xea0
  40c244:	adrp	x20, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40c248:	ldr	x1, [x1, #3720]
  40c24c:	bl	401570 <printf@plt>
  40c250:	ldrb	w0, [x19, #18]
  40c254:	ldr	x3, [x20, #3464]
  40c258:	cbnz	w0, 40c1c4 <printf@plt+0xac54>
  40c25c:	b	40c330 <printf@plt+0xadc0>
  40c260:	ldp	x19, x20, [sp, #16]
  40c264:	ldr	x21, [sp, #32]
  40c268:	ldp	x29, x30, [sp], #48
  40c26c:	ret
  40c270:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x4388>
  40c274:	mov	x2, #0x2                   	// #2
  40c278:	mov	x1, #0x1                   	// #1
  40c27c:	add	x0, x0, #0xed0
  40c280:	bl	4014f0 <fwrite@plt>
  40c284:	b	40c1f8 <printf@plt+0xac88>
  40c288:	ldrb	w0, [x19, #16]
  40c28c:	sub	w1, w0, #0x30
  40c290:	cmp	w1, #0x9
  40c294:	b.ls	40c390 <printf@plt+0xae20>  // b.plast
  40c298:	sbfiz	x0, x0, #3, #32
  40c29c:	adrp	x1, 43d000 <stderr@@GLIBC_2.17+0x1270>
  40c2a0:	add	x1, x1, #0xec0
  40c2a4:	ldr	w0, [x1, x0]
  40c2a8:	cbz	w0, 40c36c <printf@plt+0xadfc>
  40c2ac:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x4388>
  40c2b0:	add	x0, x0, #0xee8
  40c2b4:	bl	401570 <printf@plt>
  40c2b8:	ldrb	w0, [x19, #16]
  40c2bc:	cmp	w0, #0x3c
  40c2c0:	b.eq	40c3b0 <printf@plt+0xae40>  // b.none
  40c2c4:	cmp	w0, #0x3e
  40c2c8:	b.eq	40c3c0 <printf@plt+0xae50>  // b.none
  40c2cc:	cmp	w0, #0x26
  40c2d0:	b.eq	40c3a0 <printf@plt+0xae30>  // b.none
  40c2d4:	adrp	x1, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40c2d8:	ldr	x1, [x1, #3464]
  40c2dc:	bl	4012f0 <putc@plt>
  40c2e0:	ldrb	w0, [x19, #16]
  40c2e4:	sub	w1, w0, #0x30
  40c2e8:	cmp	w1, #0x9
  40c2ec:	b.ls	40c37c <printf@plt+0xae0c>  // b.plast
  40c2f0:	sbfiz	x0, x0, #3, #32
  40c2f4:	adrp	x1, 43d000 <stderr@@GLIBC_2.17+0x1270>
  40c2f8:	add	x1, x1, #0xec0
  40c2fc:	ldr	w0, [x1, x0]
  40c300:	cbz	w0, 40c358 <printf@plt+0xade8>
  40c304:	ldp	x19, x20, [sp, #16]
  40c308:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x4388>
  40c30c:	ldp	x29, x30, [sp], #48
  40c310:	add	x0, x0, #0xf18
  40c314:	b	401570 <printf@plt>
  40c318:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x4388>
  40c31c:	mov	x2, #0x2                   	// #2
  40c320:	mov	x1, #0x1                   	// #1
  40c324:	add	x0, x0, #0xec0
  40c328:	bl	4014f0 <fwrite@plt>
  40c32c:	b	40c1d8 <printf@plt+0xac68>
  40c330:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x4388>
  40c334:	mov	x2, #0x2                   	// #2
  40c338:	add	x0, x0, #0xeb8
  40c33c:	mov	x1, #0x1                   	// #1
  40c340:	bl	4014f0 <fwrite@plt>
  40c344:	ldrb	w0, [x19, #16]
  40c348:	ldr	x3, [x20, #3464]
  40c34c:	cmp	w0, #0x5c
  40c350:	b.ne	40c1d0 <printf@plt+0xac60>  // b.any
  40c354:	b	40c318 <printf@plt+0xada8>
  40c358:	ldp	x19, x20, [sp, #16]
  40c35c:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x4388>
  40c360:	ldp	x29, x30, [sp], #48
  40c364:	add	x0, x0, #0xf20
  40c368:	b	401570 <printf@plt>
  40c36c:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x4388>
  40c370:	add	x0, x0, #0xef0
  40c374:	bl	401570 <printf@plt>
  40c378:	b	40c2b8 <printf@plt+0xad48>
  40c37c:	ldp	x19, x20, [sp, #16]
  40c380:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x4388>
  40c384:	ldp	x29, x30, [sp], #48
  40c388:	add	x0, x0, #0xf10
  40c38c:	b	401570 <printf@plt>
  40c390:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x4388>
  40c394:	add	x0, x0, #0xee0
  40c398:	bl	401570 <printf@plt>
  40c39c:	b	40c2b8 <printf@plt+0xad48>
  40c3a0:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x4388>
  40c3a4:	add	x0, x0, #0xf08
  40c3a8:	bl	401570 <printf@plt>
  40c3ac:	b	40c2e0 <printf@plt+0xad70>
  40c3b0:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x4388>
  40c3b4:	add	x0, x0, #0xef8
  40c3b8:	bl	401570 <printf@plt>
  40c3bc:	b	40c2e0 <printf@plt+0xad70>
  40c3c0:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x4388>
  40c3c4:	add	x0, x0, #0xf00
  40c3c8:	bl	401570 <printf@plt>
  40c3cc:	b	40c2e0 <printf@plt+0xad70>
  40c3d0:	stp	x29, x30, [sp, #-16]!
  40c3d4:	mov	x29, sp
  40c3d8:	ldr	x0, [x0, #16]
  40c3dc:	ldr	x1, [x0]
  40c3e0:	ldr	x1, [x1]
  40c3e4:	blr	x1
  40c3e8:	ldp	x29, x30, [sp], #16
  40c3ec:	adrp	x1, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40c3f0:	mov	w0, #0x27                  	// #39
  40c3f4:	ldr	x1, [x1, #3472]
  40c3f8:	b	4012f0 <putc@plt>
  40c3fc:	nop
  40c400:	stp	x29, x30, [sp, #-32]!
  40c404:	mov	x29, sp
  40c408:	str	x19, [sp, #16]
  40c40c:	mov	x19, x0
  40c410:	ldr	x0, [x0, #16]
  40c414:	bl	401330 <free@plt>
  40c418:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x4388>
  40c41c:	add	x0, x0, #0x3d8
  40c420:	str	x0, [x19]
  40c424:	mov	x0, x19
  40c428:	ldr	x19, [sp, #16]
  40c42c:	ldp	x29, x30, [sp], #32
  40c430:	b	407c90 <printf@plt+0x6720>
  40c434:	nop
  40c438:	stp	x29, x30, [sp, #-32]!
  40c43c:	mov	x29, sp
  40c440:	str	x19, [sp, #16]
  40c444:	mov	x19, x0
  40c448:	ldr	x0, [x0, #16]
  40c44c:	bl	401330 <free@plt>
  40c450:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x4388>
  40c454:	add	x0, x0, #0x3d8
  40c458:	str	x0, [x19]
  40c45c:	mov	x0, x19
  40c460:	bl	407c90 <printf@plt+0x6720>
  40c464:	mov	x0, x19
  40c468:	mov	x1, #0x18                  	// #24
  40c46c:	ldr	x19, [sp, #16]
  40c470:	ldp	x29, x30, [sp], #32
  40c474:	b	418c78 <_ZdlPvm@@Base>
  40c478:	mov	x2, x0
  40c47c:	adrp	x0, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40c480:	adrp	x1, 41d000 <_ZdlPvm@@Base+0x4388>
  40c484:	add	x1, x1, #0xf28
  40c488:	ldr	x0, [x0, #3472]
  40c48c:	ldr	x2, [x2, #16]
  40c490:	b	4012e0 <fprintf@plt>
  40c494:	nop
  40c498:	stp	x29, x30, [sp, #-32]!
  40c49c:	adrp	x1, 41f000 <_ZdlPvm@@Base+0x6388>
  40c4a0:	add	x1, x1, #0x610
  40c4a4:	mov	x29, sp
  40c4a8:	str	x19, [sp, #16]
  40c4ac:	mov	x19, x0
  40c4b0:	ldr	x0, [x0, #24]
  40c4b4:	str	x1, [x19]
  40c4b8:	cbz	x0, 40c4c8 <printf@plt+0xaf58>
  40c4bc:	ldr	x1, [x0]
  40c4c0:	ldr	x1, [x1, #16]
  40c4c4:	blr	x1
  40c4c8:	mov	x0, x19
  40c4cc:	ldr	x19, [sp, #16]
  40c4d0:	ldp	x29, x30, [sp], #32
  40c4d4:	b	408260 <printf@plt+0x6cf0>
  40c4d8:	stp	x29, x30, [sp, #-32]!
  40c4dc:	mov	x29, sp
  40c4e0:	stp	x19, x20, [sp, #16]
  40c4e4:	adrp	x20, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40c4e8:	ldrb	w19, [x0, #16]
  40c4ec:	ldr	x1, [x20, #3472]
  40c4f0:	mov	w0, w19
  40c4f4:	cmp	w19, #0x5c
  40c4f8:	b.eq	40c508 <printf@plt+0xaf98>  // b.none
  40c4fc:	ldp	x19, x20, [sp, #16]
  40c500:	ldp	x29, x30, [sp], #32
  40c504:	b	4012f0 <putc@plt>
  40c508:	bl	4012f0 <putc@plt>
  40c50c:	ldr	x1, [x20, #3472]
  40c510:	mov	w0, w19
  40c514:	ldp	x19, x20, [sp, #16]
  40c518:	ldp	x29, x30, [sp], #32
  40c51c:	b	4012f0 <putc@plt>
  40c520:	stp	x29, x30, [sp, #-32]!
  40c524:	adrp	x1, 41f000 <_ZdlPvm@@Base+0x6388>
  40c528:	add	x1, x1, #0x610
  40c52c:	mov	x29, sp
  40c530:	str	x19, [sp, #16]
  40c534:	mov	x19, x0
  40c538:	ldr	x0, [x0, #24]
  40c53c:	str	x1, [x19]
  40c540:	cbz	x0, 40c550 <printf@plt+0xafe0>
  40c544:	ldr	x1, [x0]
  40c548:	ldr	x1, [x1, #16]
  40c54c:	blr	x1
  40c550:	mov	x0, x19
  40c554:	bl	408260 <printf@plt+0x6cf0>
  40c558:	mov	x0, x19
  40c55c:	mov	x1, #0x20                  	// #32
  40c560:	ldr	x19, [sp, #16]
  40c564:	ldp	x29, x30, [sp], #32
  40c568:	b	418c78 <_ZdlPvm@@Base>
  40c56c:	nop
  40c570:	stp	x29, x30, [sp, #-64]!
  40c574:	adrp	x1, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40c578:	mov	x29, sp
  40c57c:	stp	x19, x20, [sp, #16]
  40c580:	mov	x19, x0
  40c584:	ldr	w0, [x1, #3488]
  40c588:	cbz	w0, 40c5f8 <printf@plt+0xb088>
  40c58c:	cmp	w0, #0x1
  40c590:	b.eq	40c5a0 <printf@plt+0xb030>  // b.none
  40c594:	ldp	x19, x20, [sp, #16]
  40c598:	ldp	x29, x30, [sp], #64
  40c59c:	ret
  40c5a0:	adrp	x20, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40c5a4:	add	x20, x20, #0x800
  40c5a8:	stp	x21, x22, [sp, #32]
  40c5ac:	ldr	x21, [x19, #16]
  40c5b0:	adrp	x19, 43a000 <_Znam@GLIBCXX_3.4>
  40c5b4:	add	x19, x19, #0x510
  40c5b8:	b	40c5c8 <printf@plt+0xb058>
  40c5bc:	add	x19, x19, #0x10
  40c5c0:	cmp	x19, x20
  40c5c4:	b.eq	40c6fc <printf@plt+0xb18c>  // b.none
  40c5c8:	ldr	x0, [x19]
  40c5cc:	mov	x1, x21
  40c5d0:	bl	401480 <strcmp@plt>
  40c5d4:	cbnz	w0, 40c5bc <printf@plt+0xb04c>
  40c5d8:	ldr	x1, [x19, #8]
  40c5dc:	cbz	x1, 40c6fc <printf@plt+0xb18c>
  40c5e0:	ldp	x19, x20, [sp, #16]
  40c5e4:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x4388>
  40c5e8:	ldp	x21, x22, [sp, #32]
  40c5ec:	add	x0, x0, #0xf60
  40c5f0:	ldp	x29, x30, [sp], #64
  40c5f4:	b	401570 <printf@plt>
  40c5f8:	stp	x23, x24, [sp, #48]
  40c5fc:	ldr	x24, [x19, #16]
  40c600:	stp	x21, x22, [sp, #32]
  40c604:	cbz	x24, 40c6e8 <printf@plt+0xb178>
  40c608:	mov	x0, x24
  40c60c:	bl	418c88 <_ZdlPvm@@Base+0x10>
  40c610:	adrp	x1, 43d000 <stderr@@GLIBC_2.17+0x1270>
  40c614:	add	x1, x1, #0xec0
  40c618:	ldr	w21, [x1, #2056]
  40c61c:	ldr	x22, [x1, #2048]
  40c620:	mov	w2, w21
  40c624:	udiv	x1, x0, x2
  40c628:	msub	x0, x1, x2, x0
  40c62c:	mov	w20, w0
  40c630:	lsl	x0, x0, #4
  40c634:	add	x23, x22, x0
  40c638:	ldr	x0, [x22, x0]
  40c63c:	cbz	x0, 40c688 <printf@plt+0xb118>
  40c640:	sub	w21, w21, #0x1
  40c644:	b	40c65c <printf@plt+0xb0ec>
  40c648:	lsl	x1, x1, #4
  40c64c:	csel	w20, w2, w21, ne  // ne = any
  40c650:	add	x23, x22, x1
  40c654:	ldr	x0, [x22, x1]
  40c658:	cbz	x0, 40c688 <printf@plt+0xb118>
  40c65c:	mov	x1, x24
  40c660:	bl	401480 <strcmp@plt>
  40c664:	sub	w2, w20, #0x1
  40c668:	cmp	w20, #0x0
  40c66c:	csel	w1, w2, w21, ne  // ne = any
  40c670:	cbnz	w0, 40c648 <printf@plt+0xb0d8>
  40c674:	ldr	x0, [x23, #8]
  40c678:	cbz	x0, 40c688 <printf@plt+0xb118>
  40c67c:	ldr	w0, [x0, #4]
  40c680:	cmp	w0, #0x1
  40c684:	b.eq	40c6c8 <printf@plt+0xb158>  // b.none
  40c688:	adrp	x1, 43d000 <stderr@@GLIBC_2.17+0x1270>
  40c68c:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x3388>
  40c690:	add	x0, x0, #0xea0
  40c694:	ldr	x1, [x1, #3720]
  40c698:	bl	401570 <printf@plt>
  40c69c:	ldr	x1, [x19, #16]
  40c6a0:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x4388>
  40c6a4:	add	x0, x0, #0xf50
  40c6a8:	bl	401570 <printf@plt>
  40c6ac:	ldp	x19, x20, [sp, #16]
  40c6b0:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x4388>
  40c6b4:	ldp	x21, x22, [sp, #32]
  40c6b8:	add	x0, x0, #0xed8
  40c6bc:	ldp	x23, x24, [sp, #48]
  40c6c0:	ldp	x29, x30, [sp], #64
  40c6c4:	b	401570 <printf@plt>
  40c6c8:	ldr	x1, [x19, #16]
  40c6cc:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x4388>
  40c6d0:	ldp	x19, x20, [sp, #16]
  40c6d4:	add	x0, x0, #0xf50
  40c6d8:	ldp	x21, x22, [sp, #32]
  40c6dc:	ldp	x23, x24, [sp, #48]
  40c6e0:	ldp	x29, x30, [sp], #64
  40c6e4:	b	401570 <printf@plt>
  40c6e8:	adrp	x1, 41d000 <_ZdlPvm@@Base+0x4388>
  40c6ec:	mov	w0, #0x1df                 	// #479
  40c6f0:	add	x1, x1, #0xf30
  40c6f4:	bl	415a20 <printf@plt+0x144b0>
  40c6f8:	b	40c608 <printf@plt+0xb098>
  40c6fc:	mov	x1, x21
  40c700:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x4388>
  40c704:	ldp	x19, x20, [sp, #16]
  40c708:	add	x0, x0, #0xf70
  40c70c:	ldp	x21, x22, [sp, #32]
  40c710:	ldp	x29, x30, [sp], #64
  40c714:	b	401570 <printf@plt>
  40c718:	stp	x29, x30, [sp, #-48]!
  40c71c:	mov	x29, sp
  40c720:	stp	x19, x20, [sp, #16]
  40c724:	adrp	x19, 43a000 <_Znam@GLIBCXX_3.4>
  40c728:	mov	x20, x0
  40c72c:	add	x19, x19, #0x510
  40c730:	str	x21, [sp, #32]
  40c734:	adrp	x21, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40c738:	add	x21, x21, #0x800
  40c73c:	b	40c74c <printf@plt+0xb1dc>
  40c740:	add	x19, x19, #0x10
  40c744:	cmp	x19, x21
  40c748:	b.eq	40c770 <printf@plt+0xb200>  // b.none
  40c74c:	ldr	x0, [x19]
  40c750:	mov	x1, x20
  40c754:	bl	401480 <strcmp@plt>
  40c758:	cbnz	w0, 40c740 <printf@plt+0xb1d0>
  40c75c:	ldr	x0, [x19, #8]
  40c760:	ldp	x19, x20, [sp, #16]
  40c764:	ldr	x21, [sp, #32]
  40c768:	ldp	x29, x30, [sp], #48
  40c76c:	ret
  40c770:	mov	x0, #0x0                   	// #0
  40c774:	ldp	x19, x20, [sp, #16]
  40c778:	ldr	x21, [sp, #32]
  40c77c:	ldp	x29, x30, [sp], #48
  40c780:	ret
  40c784:	nop
  40c788:	str	xzr, [x0]
  40c78c:	ret
  40c790:	stp	xzr, xzr, [x0]
  40c794:	ret
  40c798:	stp	x29, x30, [sp, #-32]!
  40c79c:	mov	w1, #0x11                  	// #17
  40c7a0:	mov	x29, sp
  40c7a4:	str	x19, [sp, #16]
  40c7a8:	mov	x19, x0
  40c7ac:	mov	x0, #0x110                 	// #272
  40c7b0:	str	w1, [x19, #8]
  40c7b4:	bl	401290 <_Znam@plt>
  40c7b8:	str	x0, [x19]
  40c7bc:	movi	v0.4s, #0x0
  40c7c0:	str	wzr, [x19, #12]
  40c7c4:	stp	q0, q0, [x0]
  40c7c8:	stp	q0, q0, [x0, #32]
  40c7cc:	stp	q0, q0, [x0, #64]
  40c7d0:	stp	q0, q0, [x0, #96]
  40c7d4:	stp	q0, q0, [x0, #128]
  40c7d8:	stp	q0, q0, [x0, #160]
  40c7dc:	stp	q0, q0, [x0, #192]
  40c7e0:	stp	q0, q0, [x0, #224]
  40c7e4:	str	q0, [x0, #256]
  40c7e8:	ldr	x19, [sp, #16]
  40c7ec:	ldp	x29, x30, [sp], #32
  40c7f0:	ret
  40c7f4:	nop
  40c7f8:	stp	x29, x30, [sp, #-112]!
  40c7fc:	mov	x29, sp
  40c800:	stp	x19, x20, [sp, #16]
  40c804:	stp	x21, x22, [sp, #32]
  40c808:	mov	x22, x1
  40c80c:	stp	x23, x24, [sp, #48]
  40c810:	mov	x23, x0
  40c814:	stp	x25, x26, [sp, #64]
  40c818:	stp	x27, x28, [sp, #80]
  40c81c:	str	x2, [sp, #104]
  40c820:	cbz	x1, 40c930 <printf@plt+0xb3c0>
  40c824:	mov	x0, x22
  40c828:	bl	418c88 <_ZdlPvm@@Base+0x10>
  40c82c:	ldr	w27, [x23, #8]
  40c830:	mov	x25, x0
  40c834:	ldr	x24, [x23]
  40c838:	mov	w0, w27
  40c83c:	udiv	x19, x25, x0
  40c840:	msub	x19, x19, x0, x25
  40c844:	mov	w21, w19
  40c848:	lsl	x19, x19, #4
  40c84c:	add	x26, x24, x19
  40c850:	ldr	x20, [x24, x19]
  40c854:	cbz	x20, 40c8b8 <printf@plt+0xb348>
  40c858:	sub	w28, w27, #0x1
  40c85c:	b	40c874 <printf@plt+0xb304>
  40c860:	lsl	x19, x19, #4
  40c864:	csel	w21, w3, w28, ne  // ne = any
  40c868:	add	x26, x24, x19
  40c86c:	ldr	x20, [x24, x19]
  40c870:	cbz	x20, 40c8b8 <printf@plt+0xb348>
  40c874:	mov	x1, x22
  40c878:	mov	x0, x20
  40c87c:	bl	401480 <strcmp@plt>
  40c880:	sub	w3, w21, #0x1
  40c884:	cmp	w21, #0x0
  40c888:	csel	w19, w3, w28, ne  // ne = any
  40c88c:	cbnz	w0, 40c860 <printf@plt+0xb2f0>
  40c890:	ldr	x0, [sp, #104]
  40c894:	str	x0, [x26, #8]
  40c898:	mov	x0, x20
  40c89c:	ldp	x19, x20, [sp, #16]
  40c8a0:	ldp	x21, x22, [sp, #32]
  40c8a4:	ldp	x23, x24, [sp, #48]
  40c8a8:	ldp	x25, x26, [sp, #64]
  40c8ac:	ldp	x27, x28, [sp, #80]
  40c8b0:	ldp	x29, x30, [sp], #112
  40c8b4:	ret
  40c8b8:	ldr	x0, [sp, #104]
  40c8bc:	cbz	x0, 40ca74 <printf@plt+0xb504>
  40c8c0:	ldr	w0, [x23, #12]
  40c8c4:	cmp	w27, w0, lsl #2
  40c8c8:	b.ls	40c944 <printf@plt+0xb3d4>  // b.plast
  40c8cc:	mov	x0, x22
  40c8d0:	bl	4012d0 <strlen@plt>
  40c8d4:	add	x21, x0, #0x1
  40c8d8:	mov	x0, x21
  40c8dc:	bl	4014a0 <malloc@plt>
  40c8e0:	mov	x2, x21
  40c8e4:	mov	x20, x0
  40c8e8:	mov	x1, x22
  40c8ec:	bl	4012b0 <memcpy@plt>
  40c8f0:	ldr	x1, [x23]
  40c8f4:	ldr	w0, [x23, #12]
  40c8f8:	add	x2, x1, x19
  40c8fc:	str	x20, [x1, x19]
  40c900:	add	w0, w0, #0x1
  40c904:	ldr	x1, [sp, #104]
  40c908:	str	x1, [x2, #8]
  40c90c:	str	w0, [x23, #12]
  40c910:	mov	x0, x20
  40c914:	ldp	x19, x20, [sp, #16]
  40c918:	ldp	x21, x22, [sp, #32]
  40c91c:	ldp	x23, x24, [sp, #48]
  40c920:	ldp	x25, x26, [sp, #64]
  40c924:	ldp	x27, x28, [sp, #80]
  40c928:	ldp	x29, x30, [sp], #112
  40c92c:	ret
  40c930:	adrp	x1, 41d000 <_ZdlPvm@@Base+0x4388>
  40c934:	mov	w0, #0x1df                 	// #479
  40c938:	add	x1, x1, #0xf30
  40c93c:	bl	415a20 <printf@plt+0x144b0>
  40c940:	b	40c824 <printf@plt+0xb2b4>
  40c944:	mov	w0, w27
  40c948:	bl	418d10 <_ZdlPvm@@Base+0x98>
  40c94c:	str	w0, [x23, #8]
  40c950:	ubfiz	x19, x0, #4, #32
  40c954:	mov	w20, w0
  40c958:	mov	x0, x19
  40c95c:	bl	401290 <_Znam@plt>
  40c960:	add	x3, x0, x19
  40c964:	movi	v0.4s, #0x0
  40c968:	mov	x1, x0
  40c96c:	cbz	x20, 40c97c <printf@plt+0xb40c>
  40c970:	str	q0, [x1], #16
  40c974:	cmp	x1, x3
  40c978:	b.ne	40c970 <printf@plt+0xb400>  // b.any
  40c97c:	str	x0, [x23]
  40c980:	cbz	w27, 40ca20 <printf@plt+0xb4b0>
  40c984:	sub	w27, w27, #0x1
  40c988:	add	x19, x24, #0x10
  40c98c:	mov	x20, x24
  40c990:	add	x19, x19, w27, uxtw #4
  40c994:	b	40c9a8 <printf@plt+0xb438>
  40c998:	bl	401330 <free@plt>
  40c99c:	add	x20, x20, #0x10
  40c9a0:	cmp	x19, x20
  40c9a4:	b.eq	40ca1c <printf@plt+0xb4ac>  // b.none
  40c9a8:	ldr	x0, [x20]
  40c9ac:	cbz	x0, 40c99c <printf@plt+0xb42c>
  40c9b0:	ldr	x1, [x20, #8]
  40c9b4:	cbz	x1, 40c998 <printf@plt+0xb428>
  40c9b8:	bl	418c88 <_ZdlPvm@@Base+0x10>
  40c9bc:	ldr	w1, [x23, #8]
  40c9c0:	ldr	x4, [x23]
  40c9c4:	mov	w5, w1
  40c9c8:	udiv	x3, x0, x5
  40c9cc:	msub	x0, x3, x5, x0
  40c9d0:	mov	w3, w0
  40c9d4:	lsl	x0, x0, #4
  40c9d8:	add	x5, x4, x0
  40c9dc:	ldr	x0, [x4, x0]
  40c9e0:	cbz	x0, 40ca08 <printf@plt+0xb498>
  40c9e4:	sub	w1, w1, #0x1
  40c9e8:	cmp	w3, #0x0
  40c9ec:	sub	w3, w3, #0x1
  40c9f0:	csel	w0, w3, w1, ne  // ne = any
  40c9f4:	csel	w3, w3, w1, ne  // ne = any
  40c9f8:	lsl	x0, x0, #4
  40c9fc:	add	x5, x4, x0
  40ca00:	ldr	x0, [x4, x0]
  40ca04:	cbnz	x0, 40c9e8 <printf@plt+0xb478>
  40ca08:	ldr	q0, [x20]
  40ca0c:	add	x20, x20, #0x10
  40ca10:	cmp	x19, x20
  40ca14:	str	q0, [x5]
  40ca18:	b.ne	40c9a8 <printf@plt+0xb438>  // b.any
  40ca1c:	ldr	x0, [x23]
  40ca20:	ldr	w3, [x23, #8]
  40ca24:	mov	w1, w3
  40ca28:	udiv	x19, x25, x1
  40ca2c:	msub	x19, x19, x1, x25
  40ca30:	mov	w1, w19
  40ca34:	lsl	x19, x19, #4
  40ca38:	ldr	x4, [x0, x19]
  40ca3c:	cbz	x4, 40ca64 <printf@plt+0xb4f4>
  40ca40:	sub	w3, w3, #0x1
  40ca44:	nop
  40ca48:	cmp	w1, #0x0
  40ca4c:	sub	w1, w1, #0x1
  40ca50:	csel	w19, w1, w3, ne  // ne = any
  40ca54:	csel	w1, w1, w3, ne  // ne = any
  40ca58:	lsl	x19, x19, #4
  40ca5c:	ldr	x4, [x0, x19]
  40ca60:	cbnz	x4, 40ca48 <printf@plt+0xb4d8>
  40ca64:	cbz	x24, 40c8cc <printf@plt+0xb35c>
  40ca68:	mov	x0, x24
  40ca6c:	bl	401440 <_ZdaPv@plt>
  40ca70:	b	40c8cc <printf@plt+0xb35c>
  40ca74:	mov	x20, #0x0                   	// #0
  40ca78:	b	40c898 <printf@plt+0xb328>
  40ca7c:	nop
  40ca80:	stp	x29, x30, [sp, #-80]!
  40ca84:	mov	x29, sp
  40ca88:	stp	x23, x24, [sp, #48]
  40ca8c:	ldr	x24, [x0, #16]
  40ca90:	stp	x19, x20, [sp, #16]
  40ca94:	stp	x21, x22, [sp, #32]
  40ca98:	mov	w22, w1
  40ca9c:	mov	w21, w2
  40caa0:	stp	x25, x26, [sp, #64]
  40caa4:	cbz	x24, 40cb44 <printf@plt+0xb5d4>
  40caa8:	adrp	x20, 43d000 <stderr@@GLIBC_2.17+0x1270>
  40caac:	add	x20, x20, #0xec0
  40cab0:	mov	x0, x24
  40cab4:	bl	418c88 <_ZdlPvm@@Base+0x10>
  40cab8:	ldr	w19, [x20, #2056]
  40cabc:	ldr	x23, [x20, #2048]
  40cac0:	mov	w1, w19
  40cac4:	udiv	x3, x0, x1
  40cac8:	msub	x0, x3, x1, x0
  40cacc:	mov	w25, w0
  40cad0:	lsl	x0, x0, #4
  40cad4:	add	x26, x23, x0
  40cad8:	ldr	x0, [x23, x0]
  40cadc:	cbz	x0, 40cb58 <printf@plt+0xb5e8>
  40cae0:	sub	w19, w19, #0x1
  40cae4:	b	40cafc <printf@plt+0xb58c>
  40cae8:	lsl	x0, x1, #4
  40caec:	csel	w25, w2, w19, ne  // ne = any
  40caf0:	add	x26, x23, x0
  40caf4:	ldr	x0, [x23, x0]
  40caf8:	cbz	x0, 40cb58 <printf@plt+0xb5e8>
  40cafc:	mov	x1, x24
  40cb00:	bl	401480 <strcmp@plt>
  40cb04:	sub	w2, w25, #0x1
  40cb08:	cmp	w25, #0x0
  40cb0c:	csel	w1, w2, w19, ne  // ne = any
  40cb10:	cbnz	w0, 40cae8 <printf@plt+0xb578>
  40cb14:	ldr	x19, [x26, #8]
  40cb18:	cbz	x19, 40cb58 <printf@plt+0xb5e8>
  40cb1c:	tbnz	w22, #31, 40cb24 <printf@plt+0xb5b4>
  40cb20:	str	w22, [x19]
  40cb24:	tbnz	w21, #31, 40cb2c <printf@plt+0xb5bc>
  40cb28:	str	w21, [x19, #4]
  40cb2c:	ldp	x19, x20, [sp, #16]
  40cb30:	ldp	x21, x22, [sp, #32]
  40cb34:	ldp	x23, x24, [sp, #48]
  40cb38:	ldp	x25, x26, [sp, #64]
  40cb3c:	ldp	x29, x30, [sp], #80
  40cb40:	ret
  40cb44:	adrp	x1, 41d000 <_ZdlPvm@@Base+0x4388>
  40cb48:	mov	w0, #0x1df                 	// #479
  40cb4c:	add	x1, x1, #0xf30
  40cb50:	bl	415a20 <printf@plt+0x144b0>
  40cb54:	b	40caa8 <printf@plt+0xb538>
  40cb58:	mov	x0, #0x8                   	// #8
  40cb5c:	bl	401290 <_Znam@plt>
  40cb60:	mov	x19, x0
  40cb64:	mov	x1, x24
  40cb68:	add	x0, x20, #0x800
  40cb6c:	mov	x2, x19
  40cb70:	str	xzr, [x19]
  40cb74:	bl	40c7f8 <printf@plt+0xb288>
  40cb78:	b	40cb1c <printf@plt+0xb5ac>
  40cb7c:	nop
  40cb80:	stp	x29, x30, [sp, #-64]!
  40cb84:	mov	x29, sp
  40cb88:	stp	x19, x20, [sp, #16]
  40cb8c:	mov	x19, x0
  40cb90:	stp	x21, x22, [sp, #32]
  40cb94:	mov	x22, x1
  40cb98:	str	x23, [sp, #48]
  40cb9c:	cbz	x1, 40cc1c <printf@plt+0xb6ac>
  40cba0:	mov	x0, x22
  40cba4:	bl	418c88 <_ZdlPvm@@Base+0x10>
  40cba8:	ldr	w20, [x19, #8]
  40cbac:	ldr	x21, [x19]
  40cbb0:	mov	w2, w20
  40cbb4:	udiv	x1, x0, x2
  40cbb8:	msub	x0, x1, x2, x0
  40cbbc:	mov	w19, w0
  40cbc0:	lsl	x0, x0, #4
  40cbc4:	add	x23, x21, x0
  40cbc8:	ldr	x0, [x21, x0]
  40cbcc:	cbz	x0, 40cc08 <printf@plt+0xb698>
  40cbd0:	sub	w20, w20, #0x1
  40cbd4:	b	40cbec <printf@plt+0xb67c>
  40cbd8:	lsl	x0, x2, #4
  40cbdc:	csel	w19, w3, w20, ne  // ne = any
  40cbe0:	add	x23, x21, x0
  40cbe4:	ldr	x0, [x21, x0]
  40cbe8:	cbz	x0, 40cc08 <printf@plt+0xb698>
  40cbec:	mov	x1, x22
  40cbf0:	bl	401480 <strcmp@plt>
  40cbf4:	sub	w3, w19, #0x1
  40cbf8:	cmp	w19, #0x0
  40cbfc:	csel	w2, w3, w20, ne  // ne = any
  40cc00:	cbnz	w0, 40cbd8 <printf@plt+0xb668>
  40cc04:	ldr	x0, [x23, #8]
  40cc08:	ldp	x19, x20, [sp, #16]
  40cc0c:	ldp	x21, x22, [sp, #32]
  40cc10:	ldr	x23, [sp, #48]
  40cc14:	ldp	x29, x30, [sp], #64
  40cc18:	ret
  40cc1c:	adrp	x1, 41d000 <_ZdlPvm@@Base+0x4388>
  40cc20:	mov	w0, #0x1df                 	// #479
  40cc24:	add	x1, x1, #0xf30
  40cc28:	bl	415a20 <printf@plt+0x144b0>
  40cc2c:	b	40cba0 <printf@plt+0xb630>
  40cc30:	stp	x29, x30, [sp, #-80]!
  40cc34:	mov	x29, sp
  40cc38:	stp	x21, x22, [sp, #32]
  40cc3c:	ldr	x22, [x1]
  40cc40:	stp	x19, x20, [sp, #16]
  40cc44:	mov	x19, x0
  40cc48:	stp	x23, x24, [sp, #48]
  40cc4c:	mov	x24, x1
  40cc50:	str	x25, [sp, #64]
  40cc54:	cbz	x22, 40cce4 <printf@plt+0xb774>
  40cc58:	mov	x0, x22
  40cc5c:	bl	418c88 <_ZdlPvm@@Base+0x10>
  40cc60:	ldr	w21, [x19, #8]
  40cc64:	ldr	x25, [x19]
  40cc68:	mov	w2, w21
  40cc6c:	udiv	x1, x0, x2
  40cc70:	msub	x0, x1, x2, x0
  40cc74:	mov	w20, w0
  40cc78:	lsl	x0, x0, #4
  40cc7c:	add	x23, x25, x0
  40cc80:	ldr	x19, [x25, x0]
  40cc84:	cbz	x19, 40ccc8 <printf@plt+0xb758>
  40cc88:	sub	w21, w21, #0x1
  40cc8c:	b	40cca4 <printf@plt+0xb734>
  40cc90:	lsl	x0, x2, #4
  40cc94:	csel	w20, w3, w21, ne  // ne = any
  40cc98:	add	x23, x25, x0
  40cc9c:	ldr	x19, [x25, x0]
  40cca0:	cbz	x19, 40ccc8 <printf@plt+0xb758>
  40cca4:	mov	x1, x22
  40cca8:	mov	x0, x19
  40ccac:	bl	401480 <strcmp@plt>
  40ccb0:	sub	w3, w20, #0x1
  40ccb4:	cmp	w20, #0x0
  40ccb8:	csel	w2, w3, w21, ne  // ne = any
  40ccbc:	cbnz	w0, 40cc90 <printf@plt+0xb720>
  40ccc0:	str	x19, [x24]
  40ccc4:	ldr	x19, [x23, #8]
  40ccc8:	mov	x0, x19
  40cccc:	ldp	x19, x20, [sp, #16]
  40ccd0:	ldp	x21, x22, [sp, #32]
  40ccd4:	ldp	x23, x24, [sp, #48]
  40ccd8:	ldr	x25, [sp, #64]
  40ccdc:	ldp	x29, x30, [sp], #80
  40cce0:	ret
  40cce4:	adrp	x1, 41d000 <_ZdlPvm@@Base+0x4388>
  40cce8:	mov	w0, #0x1df                 	// #479
  40ccec:	add	x1, x1, #0xf30
  40ccf0:	bl	415a20 <printf@plt+0x144b0>
  40ccf4:	b	40cc58 <printf@plt+0xb6e8>
  40ccf8:	str	x1, [x0]
  40ccfc:	str	wzr, [x0, #8]
  40cd00:	ret
  40cd04:	nop
  40cd08:	ldr	w3, [x0, #8]
  40cd0c:	mov	x6, x0
  40cd10:	ldr	x0, [x0]
  40cd14:	ubfiz	x5, x3, #4, #32
  40cd18:	ldr	x4, [x0]
  40cd1c:	ldr	w0, [x0, #8]
  40cd20:	add	x4, x4, x5
  40cd24:	cmp	w3, w0
  40cd28:	b.cc	40cd3c <printf@plt+0xb7cc>  // b.lo, b.ul, b.last
  40cd2c:	b	40cd64 <printf@plt+0xb7f4>
  40cd30:	str	w3, [x6, #8]
  40cd34:	add	x4, x4, #0x10
  40cd38:	b.eq	40cd64 <printf@plt+0xb7f4>  // b.none
  40cd3c:	ldr	x5, [x4]
  40cd40:	add	w3, w3, #0x1
  40cd44:	cmp	w0, w3
  40cd48:	cbz	x5, 40cd30 <printf@plt+0xb7c0>
  40cd4c:	str	x5, [x1]
  40cd50:	mov	w0, #0x1                   	// #1
  40cd54:	ldr	x1, [x4, #8]
  40cd58:	str	x1, [x2]
  40cd5c:	str	w3, [x6, #8]
  40cd60:	ret
  40cd64:	mov	w0, #0x0                   	// #0
  40cd68:	ret
  40cd6c:	nop
  40cd70:	stp	x29, x30, [sp, #-48]!
  40cd74:	mov	x29, sp
  40cd78:	stp	x19, x20, [sp, #16]
  40cd7c:	adrp	x19, 43d000 <stderr@@GLIBC_2.17+0x1270>
  40cd80:	add	x19, x19, #0xec0
  40cd84:	adrp	x20, 41d000 <_ZdlPvm@@Base+0x4388>
  40cd88:	add	x20, x20, #0xfa8
  40cd8c:	mov	x0, x20
  40cd90:	str	x21, [sp, #32]
  40cd94:	bl	418c88 <_ZdlPvm@@Base+0x10>
  40cd98:	ldr	w4, [x19, #2056]
  40cd9c:	ldr	x5, [x19, #2048]
  40cda0:	mov	w1, w4
  40cda4:	udiv	x2, x0, x1
  40cda8:	msub	x0, x2, x1, x0
  40cdac:	mov	w2, w0
  40cdb0:	lsl	x0, x0, #4
  40cdb4:	add	x7, x5, x0
  40cdb8:	ldr	x0, [x5, x0]
  40cdbc:	cbz	x0, 40d158 <printf@plt+0xbbe8>
  40cdc0:	sub	w4, w4, #0x1
  40cdc4:	nop
  40cdc8:	ldrb	w6, [x0]
  40cdcc:	sub	w3, w2, #0x1
  40cdd0:	cmp	w6, #0x70
  40cdd4:	b.ne	40d13c <printf@plt+0xbbcc>  // b.any
  40cdd8:	ldrb	w6, [x0, #1]
  40cddc:	cmp	w6, #0x6c
  40cde0:	b.ne	40d13c <printf@plt+0xbbcc>  // b.any
  40cde4:	ldrb	w0, [x0, #2]
  40cde8:	cbnz	w0, 40d13c <printf@plt+0xbbcc>
  40cdec:	ldr	x21, [x7, #8]
  40cdf0:	cbz	x21, 40d158 <printf@plt+0xbbe8>
  40cdf4:	mov	w0, #0x2                   	// #2
  40cdf8:	str	w0, [x21]
  40cdfc:	adrp	x20, 41d000 <_ZdlPvm@@Base+0x4388>
  40ce00:	add	x20, x20, #0xfb0
  40ce04:	mov	x0, x20
  40ce08:	bl	418c88 <_ZdlPvm@@Base+0x10>
  40ce0c:	ldr	w4, [x19, #2056]
  40ce10:	ldr	x5, [x19, #2048]
  40ce14:	mov	w1, w4
  40ce18:	udiv	x2, x0, x1
  40ce1c:	msub	x0, x2, x1, x0
  40ce20:	mov	w2, w0
  40ce24:	lsl	x0, x0, #4
  40ce28:	add	x7, x5, x0
  40ce2c:	ldr	x0, [x5, x0]
  40ce30:	cbz	x0, 40d118 <printf@plt+0xbba8>
  40ce34:	sub	w4, w4, #0x1
  40ce38:	ldrb	w6, [x0]
  40ce3c:	sub	w3, w2, #0x1
  40ce40:	cmp	w6, #0x6d
  40ce44:	b.ne	40d0fc <printf@plt+0xbb8c>  // b.any
  40ce48:	ldrb	w6, [x0, #1]
  40ce4c:	cmp	w6, #0x69
  40ce50:	b.ne	40d0fc <printf@plt+0xbb8c>  // b.any
  40ce54:	ldrb	w0, [x0, #2]
  40ce58:	cbnz	w0, 40d0fc <printf@plt+0xbb8c>
  40ce5c:	ldr	x21, [x7, #8]
  40ce60:	cbz	x21, 40d118 <printf@plt+0xbba8>
  40ce64:	mov	w0, #0x2                   	// #2
  40ce68:	str	w0, [x21]
  40ce6c:	adrp	x20, 41d000 <_ZdlPvm@@Base+0x4388>
  40ce70:	add	x20, x20, #0xfb8
  40ce74:	mov	x0, x20
  40ce78:	bl	418c88 <_ZdlPvm@@Base+0x10>
  40ce7c:	ldr	w4, [x19, #2056]
  40ce80:	ldr	x5, [x19, #2048]
  40ce84:	mov	w1, w4
  40ce88:	udiv	x2, x0, x1
  40ce8c:	msub	x0, x2, x1, x0
  40ce90:	mov	w2, w0
  40ce94:	lsl	x0, x0, #4
  40ce98:	add	x7, x5, x0
  40ce9c:	ldr	x0, [x5, x0]
  40cea0:	cbz	x0, 40d0d8 <printf@plt+0xbb68>
  40cea4:	sub	w4, w4, #0x1
  40cea8:	ldrb	w6, [x0]
  40ceac:	sub	w3, w2, #0x1
  40ceb0:	cmp	w6, #0x65
  40ceb4:	b.ne	40d0bc <printf@plt+0xbb4c>  // b.any
  40ceb8:	ldrb	w6, [x0, #1]
  40cebc:	cmp	w6, #0x71
  40cec0:	b.ne	40d0bc <printf@plt+0xbb4c>  // b.any
  40cec4:	ldrb	w0, [x0, #2]
  40cec8:	cbnz	w0, 40d0bc <printf@plt+0xbb4c>
  40cecc:	ldr	x21, [x7, #8]
  40ced0:	cbz	x21, 40d0d8 <printf@plt+0xbb68>
  40ced4:	mov	w0, #0x3                   	// #3
  40ced8:	str	w0, [x21]
  40cedc:	adrp	x20, 41d000 <_ZdlPvm@@Base+0x4388>
  40cee0:	add	x20, x20, #0xfc0
  40cee4:	mov	x0, x20
  40cee8:	bl	418c88 <_ZdlPvm@@Base+0x10>
  40ceec:	ldr	w4, [x19, #2056]
  40cef0:	ldr	x5, [x19, #2048]
  40cef4:	mov	w1, w4
  40cef8:	udiv	x2, x0, x1
  40cefc:	msub	x0, x2, x1, x0
  40cf00:	mov	w2, w0
  40cf04:	lsl	x0, x0, #4
  40cf08:	add	x7, x5, x0
  40cf0c:	ldr	x0, [x5, x0]
  40cf10:	cbz	x0, 40d098 <printf@plt+0xbb28>
  40cf14:	sub	w4, w4, #0x1
  40cf18:	ldrb	w6, [x0]
  40cf1c:	sub	w3, w2, #0x1
  40cf20:	cmp	w6, #0x3c
  40cf24:	b.ne	40d07c <printf@plt+0xbb0c>  // b.any
  40cf28:	ldrb	w6, [x0, #1]
  40cf2c:	cmp	w6, #0x3d
  40cf30:	b.ne	40d07c <printf@plt+0xbb0c>  // b.any
  40cf34:	ldrb	w0, [x0, #2]
  40cf38:	cbnz	w0, 40d07c <printf@plt+0xbb0c>
  40cf3c:	ldr	x21, [x7, #8]
  40cf40:	cbz	x21, 40d098 <printf@plt+0xbb28>
  40cf44:	mov	w0, #0x3                   	// #3
  40cf48:	str	w0, [x21]
  40cf4c:	adrp	x20, 41d000 <_ZdlPvm@@Base+0x4388>
  40cf50:	add	x20, x20, #0xfc8
  40cf54:	mov	x0, x20
  40cf58:	bl	418c88 <_ZdlPvm@@Base+0x10>
  40cf5c:	ldr	w4, [x19, #2056]
  40cf60:	ldr	x5, [x19, #2048]
  40cf64:	mov	w1, w4
  40cf68:	udiv	x2, x0, x1
  40cf6c:	msub	x0, x2, x1, x0
  40cf70:	mov	w2, w0
  40cf74:	lsl	x0, x0, #4
  40cf78:	add	x7, x5, x0
  40cf7c:	ldr	x0, [x5, x0]
  40cf80:	cbz	x0, 40d058 <printf@plt+0xbae8>
  40cf84:	sub	w4, w4, #0x1
  40cf88:	ldrb	w6, [x0]
  40cf8c:	sub	w3, w2, #0x1
  40cf90:	cmp	w6, #0x3e
  40cf94:	b.ne	40d03c <printf@plt+0xbacc>  // b.any
  40cf98:	ldrb	w6, [x0, #1]
  40cf9c:	cmp	w6, #0x3d
  40cfa0:	b.ne	40d03c <printf@plt+0xbacc>  // b.any
  40cfa4:	ldrb	w0, [x0, #2]
  40cfa8:	cbnz	w0, 40d03c <printf@plt+0xbacc>
  40cfac:	ldr	x21, [x7, #8]
  40cfb0:	cbz	x21, 40d058 <printf@plt+0xbae8>
  40cfb4:	mov	w6, #0x3                   	// #3
  40cfb8:	adrp	x3, 43f000 <stderr@@GLIBC_2.17+0x3270>
  40cfbc:	add	x3, x3, #0x130
  40cfc0:	str	w6, [x21]
  40cfc4:	mov	w1, #0x6                   	// #6
  40cfc8:	mov	w2, #0x5                   	// #5
  40cfcc:	mov	w5, #0x4                   	// #4
  40cfd0:	mov	w7, #0x2                   	// #2
  40cfd4:	mov	x0, #0x0                   	// #0
  40cfd8:	mov	w4, #0x1                   	// #1
  40cfdc:	str	w5, [x19, #320]
  40cfe0:	str	w2, [x19, #328]
  40cfe4:	str	w7, [x19, #336]
  40cfe8:	str	w1, [x19, #352]
  40cfec:	str	w1, [x19, #368]
  40cff0:	str	w1, [x19, #464]
  40cff4:	str	w1, [x19, #472]
  40cff8:	str	w6, [x19, #480]
  40cffc:	str	w6, [x19, #496]
  40d000:	str	w5, [x19, #728]
  40d004:	str	w2, [x19, #744]
  40d008:	str	w5, [x19, #984]
  40d00c:	str	w2, [x19, #1000]
  40d010:	ldrb	w1, [x3, x0]
  40d014:	add	x2, x19, x0, lsl #3
  40d018:	add	x0, x0, #0x1
  40d01c:	cmp	x0, #0x100
  40d020:	cbz	w1, 40d028 <printf@plt+0xbab8>
  40d024:	str	w4, [x2, #4]
  40d028:	b.ne	40d010 <printf@plt+0xbaa0>  // b.any
  40d02c:	ldp	x19, x20, [sp, #16]
  40d030:	ldr	x21, [sp, #32]
  40d034:	ldp	x29, x30, [sp], #48
  40d038:	ret
  40d03c:	cmp	w2, #0x0
  40d040:	csel	w0, w3, w4, ne  // ne = any
  40d044:	csel	w2, w3, w4, ne  // ne = any
  40d048:	lsl	x0, x0, #4
  40d04c:	add	x7, x5, x0
  40d050:	ldr	x0, [x5, x0]
  40d054:	cbnz	x0, 40cf88 <printf@plt+0xba18>
  40d058:	mov	x0, #0x8                   	// #8
  40d05c:	bl	401290 <_Znam@plt>
  40d060:	mov	x21, x0
  40d064:	mov	x1, x20
  40d068:	add	x0, x19, #0x800
  40d06c:	mov	x2, x21
  40d070:	str	xzr, [x21]
  40d074:	bl	40c7f8 <printf@plt+0xb288>
  40d078:	b	40cfb4 <printf@plt+0xba44>
  40d07c:	cmp	w2, #0x0
  40d080:	csel	w0, w3, w4, ne  // ne = any
  40d084:	csel	w2, w3, w4, ne  // ne = any
  40d088:	lsl	x0, x0, #4
  40d08c:	add	x7, x5, x0
  40d090:	ldr	x0, [x5, x0]
  40d094:	cbnz	x0, 40cf18 <printf@plt+0xb9a8>
  40d098:	mov	x0, #0x8                   	// #8
  40d09c:	bl	401290 <_Znam@plt>
  40d0a0:	mov	x21, x0
  40d0a4:	mov	x1, x20
  40d0a8:	add	x0, x19, #0x800
  40d0ac:	mov	x2, x21
  40d0b0:	str	xzr, [x21]
  40d0b4:	bl	40c7f8 <printf@plt+0xb288>
  40d0b8:	b	40cf44 <printf@plt+0xb9d4>
  40d0bc:	cmp	w2, #0x0
  40d0c0:	csel	w0, w3, w4, ne  // ne = any
  40d0c4:	csel	w2, w3, w4, ne  // ne = any
  40d0c8:	lsl	x0, x0, #4
  40d0cc:	add	x7, x5, x0
  40d0d0:	ldr	x0, [x5, x0]
  40d0d4:	cbnz	x0, 40cea8 <printf@plt+0xb938>
  40d0d8:	mov	x0, #0x8                   	// #8
  40d0dc:	bl	401290 <_Znam@plt>
  40d0e0:	mov	x21, x0
  40d0e4:	mov	x1, x20
  40d0e8:	add	x0, x19, #0x800
  40d0ec:	mov	x2, x21
  40d0f0:	str	xzr, [x21]
  40d0f4:	bl	40c7f8 <printf@plt+0xb288>
  40d0f8:	b	40ced4 <printf@plt+0xb964>
  40d0fc:	cmp	w2, #0x0
  40d100:	csel	w0, w3, w4, ne  // ne = any
  40d104:	csel	w2, w3, w4, ne  // ne = any
  40d108:	lsl	x0, x0, #4
  40d10c:	add	x7, x5, x0
  40d110:	ldr	x0, [x5, x0]
  40d114:	cbnz	x0, 40ce38 <printf@plt+0xb8c8>
  40d118:	mov	x0, #0x8                   	// #8
  40d11c:	bl	401290 <_Znam@plt>
  40d120:	mov	x21, x0
  40d124:	mov	x1, x20
  40d128:	add	x0, x19, #0x800
  40d12c:	mov	x2, x21
  40d130:	str	xzr, [x21]
  40d134:	bl	40c7f8 <printf@plt+0xb288>
  40d138:	b	40ce64 <printf@plt+0xb8f4>
  40d13c:	cmp	w2, #0x0
  40d140:	csel	w0, w3, w4, ne  // ne = any
  40d144:	csel	w2, w3, w4, ne  // ne = any
  40d148:	lsl	x0, x0, #4
  40d14c:	add	x7, x5, x0
  40d150:	ldr	x0, [x5, x0]
  40d154:	cbnz	x0, 40cdc8 <printf@plt+0xb858>
  40d158:	mov	x0, #0x8                   	// #8
  40d15c:	bl	401290 <_Znam@plt>
  40d160:	mov	x21, x0
  40d164:	mov	x1, x20
  40d168:	add	x0, x19, #0x800
  40d16c:	mov	x2, x21
  40d170:	str	xzr, [x21]
  40d174:	bl	40c7f8 <printf@plt+0xb288>
  40d178:	b	40cdf4 <printf@plt+0xb884>
  40d17c:	nop
  40d180:	stp	x29, x30, [sp, #-64]!
  40d184:	mov	x29, sp
  40d188:	stp	x21, x22, [sp, #32]
  40d18c:	adrp	x21, 43a000 <_Znam@GLIBCXX_3.4>
  40d190:	mov	x22, x0
  40d194:	ldr	x0, [x21, #1184]
  40d198:	stp	x19, x20, [sp, #16]
  40d19c:	mov	x20, x1
  40d1a0:	cbz	x0, 40d1e0 <printf@plt+0xbc70>
  40d1a4:	add	x21, x21, #0x4a0
  40d1a8:	mov	x19, #0x0                   	// #0
  40d1ac:	b	40d1bc <printf@plt+0xbc4c>
  40d1b0:	add	x19, x19, #0x1
  40d1b4:	ldr	x0, [x21, x19, lsl #3]
  40d1b8:	cbz	x0, 40d1e0 <printf@plt+0xbc70>
  40d1bc:	mov	x1, x20
  40d1c0:	bl	401480 <strcmp@plt>
  40d1c4:	cbnz	w0, 40d1b0 <printf@plt+0xbc40>
  40d1c8:	str	w19, [x22, #8]
  40d1cc:	mov	x0, x20
  40d1d0:	ldp	x19, x20, [sp, #16]
  40d1d4:	ldp	x21, x22, [sp, #32]
  40d1d8:	ldp	x29, x30, [sp], #64
  40d1dc:	b	401330 <free@plt>
  40d1e0:	mov	x1, x20
  40d1e4:	add	x0, sp, #0x30
  40d1e8:	bl	415da8 <printf@plt+0x14838>
  40d1ec:	adrp	x3, 43f000 <stderr@@GLIBC_2.17+0x3270>
  40d1f0:	add	x3, x3, #0x238
  40d1f4:	add	x1, sp, #0x30
  40d1f8:	mov	x2, x3
  40d1fc:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x4388>
  40d200:	add	x0, x0, #0xfd0
  40d204:	bl	416028 <printf@plt+0x14ab8>
  40d208:	mov	x0, x20
  40d20c:	ldp	x19, x20, [sp, #16]
  40d210:	ldp	x21, x22, [sp, #32]
  40d214:	ldp	x29, x30, [sp], #64
  40d218:	b	401330 <free@plt>
  40d21c:	nop
  40d220:	stp	x29, x30, [sp, #-32]!
  40d224:	mov	x29, sp
  40d228:	stp	x19, x20, [sp, #16]
  40d22c:	and	w20, w1, #0xff
  40d230:	mov	x19, x0
  40d234:	bl	407c68 <printf@plt+0x66f8>
  40d238:	sbfiz	x1, x20, #3, #32
  40d23c:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1270>
  40d240:	add	x0, x0, #0xec0
  40d244:	adrp	x2, 41f000 <_ZdlPvm@@Base+0x6388>
  40d248:	add	x2, x2, #0x500
  40d24c:	str	x2, [x19]
  40d250:	strb	w20, [x19, #16]
  40d254:	ldr	w0, [x0, x1]
  40d258:	str	w0, [x19, #8]
  40d25c:	sturh	wzr, [x19, #17]
  40d260:	ldp	x19, x20, [sp, #16]
  40d264:	ldp	x29, x30, [sp], #32
  40d268:	ret
  40d26c:	nop
  40d270:	stp	x29, x30, [sp, #-64]!
  40d274:	mov	x29, sp
  40d278:	stp	x21, x22, [sp, #32]
  40d27c:	mov	x21, x0
  40d280:	stp	x19, x20, [sp, #16]
  40d284:	mov	x19, x1
  40d288:	stp	x23, x24, [sp, #48]
  40d28c:	bl	407c68 <printf@plt+0x66f8>
  40d290:	adrp	x2, 41f000 <_ZdlPvm@@Base+0x6388>
  40d294:	add	x2, x2, #0x588
  40d298:	str	x2, [x21]
  40d29c:	mov	x0, x19
  40d2a0:	bl	41a478 <_ZdlPvm@@Base+0x1800>
  40d2a4:	str	x0, [x21, #16]
  40d2a8:	mov	x19, x0
  40d2ac:	cbz	x0, 40d35c <printf@plt+0xbdec>
  40d2b0:	mov	x0, x19
  40d2b4:	bl	418c88 <_ZdlPvm@@Base+0x10>
  40d2b8:	adrp	x2, 43d000 <stderr@@GLIBC_2.17+0x1270>
  40d2bc:	add	x2, x2, #0xec0
  40d2c0:	ldr	w22, [x2, #2056]
  40d2c4:	ldr	x23, [x2, #2048]
  40d2c8:	mov	w2, w22
  40d2cc:	udiv	x1, x0, x2
  40d2d0:	msub	x1, x1, x2, x0
  40d2d4:	mov	w20, w1
  40d2d8:	lsl	x1, x1, #4
  40d2dc:	add	x24, x23, x1
  40d2e0:	ldr	x0, [x23, x1]
  40d2e4:	cbz	x0, 40d340 <printf@plt+0xbdd0>
  40d2e8:	sub	w22, w22, #0x1
  40d2ec:	b	40d310 <printf@plt+0xbda0>
  40d2f0:	cmp	w20, #0x0
  40d2f4:	sub	w20, w20, #0x1
  40d2f8:	csel	w0, w20, w22, ne  // ne = any
  40d2fc:	csel	w20, w20, w22, ne  // ne = any
  40d300:	lsl	x0, x0, #4
  40d304:	add	x24, x23, x0
  40d308:	ldr	x0, [x23, x0]
  40d30c:	cbz	x0, 40d340 <printf@plt+0xbdd0>
  40d310:	mov	x1, x19
  40d314:	bl	401480 <strcmp@plt>
  40d318:	cbnz	w0, 40d2f0 <printf@plt+0xbd80>
  40d31c:	ldr	x1, [x24, #8]
  40d320:	cbz	x1, 40d328 <printf@plt+0xbdb8>
  40d324:	ldr	w0, [x1]
  40d328:	ldp	x19, x20, [sp, #16]
  40d32c:	ldp	x23, x24, [sp, #48]
  40d330:	str	w0, [x21, #8]
  40d334:	ldp	x21, x22, [sp, #32]
  40d338:	ldp	x29, x30, [sp], #64
  40d33c:	ret
  40d340:	mov	w0, #0x0                   	// #0
  40d344:	ldp	x19, x20, [sp, #16]
  40d348:	ldp	x23, x24, [sp, #48]
  40d34c:	str	w0, [x21, #8]
  40d350:	ldp	x21, x22, [sp, #32]
  40d354:	ldp	x29, x30, [sp], #64
  40d358:	ret
  40d35c:	adrp	x1, 41d000 <_ZdlPvm@@Base+0x4388>
  40d360:	mov	w0, #0x1df                 	// #479
  40d364:	add	x1, x1, #0xf30
  40d368:	bl	415a20 <printf@plt+0x144b0>
  40d36c:	b	40d2b0 <printf@plt+0xbd40>
  40d370:	adrp	x1, 41d000 <_ZdlPvm@@Base+0x4388>
  40d374:	add	x1, x1, #0x3d8
  40d378:	str	x1, [x21]
  40d37c:	mov	x19, x0
  40d380:	mov	x0, x21
  40d384:	bl	407c90 <printf@plt+0x6720>
  40d388:	mov	x0, x19
  40d38c:	bl	401500 <_Unwind_Resume@plt>
  40d390:	stp	x29, x30, [sp, #-32]!
  40d394:	mov	x29, sp
  40d398:	stp	x19, x20, [sp, #16]
  40d39c:	mov	x20, x0
  40d3a0:	mov	x0, #0x20                  	// #32
  40d3a4:	bl	418c10 <_Znwm@@Base>
  40d3a8:	mov	x19, x0
  40d3ac:	mov	x1, x20
  40d3b0:	bl	408228 <printf@plt+0x6cb8>
  40d3b4:	adrp	x1, 41f000 <_ZdlPvm@@Base+0x6388>
  40d3b8:	add	x1, x1, #0x610
  40d3bc:	mov	x0, #0x18                  	// #24
  40d3c0:	str	x1, [x19]
  40d3c4:	bl	418c10 <_Znwm@@Base>
  40d3c8:	adrp	x1, 41d000 <_ZdlPvm@@Base+0x4388>
  40d3cc:	mov	x20, x0
  40d3d0:	add	x1, x1, #0xfe8
  40d3d4:	bl	40d270 <printf@plt+0xbd00>
  40d3d8:	mov	x0, x19
  40d3dc:	str	x20, [x19, #24]
  40d3e0:	ldp	x19, x20, [sp, #16]
  40d3e4:	ldp	x29, x30, [sp], #32
  40d3e8:	ret
  40d3ec:	mov	x20, x0
  40d3f0:	b	40d410 <printf@plt+0xbea0>
  40d3f4:	mov	x2, x0
  40d3f8:	mov	x1, #0x18                  	// #24
  40d3fc:	mov	x0, x20
  40d400:	mov	x20, x2
  40d404:	bl	418c78 <_ZdlPvm@@Base>
  40d408:	mov	x0, x19
  40d40c:	bl	408260 <printf@plt+0x6cf0>
  40d410:	mov	x1, #0x20                  	// #32
  40d414:	mov	x0, x19
  40d418:	bl	418c78 <_ZdlPvm@@Base>
  40d41c:	mov	x0, x20
  40d420:	bl	401500 <_Unwind_Resume@plt>
  40d424:	mov	x20, x0
  40d428:	b	40d408 <printf@plt+0xbe98>
  40d42c:	nop
  40d430:	stp	x29, x30, [sp, #-32]!
  40d434:	mov	x29, sp
  40d438:	stp	x19, x20, [sp, #16]
  40d43c:	mov	x19, x0
  40d440:	bl	408228 <printf@plt+0x6cb8>
  40d444:	adrp	x1, 41f000 <_ZdlPvm@@Base+0x6388>
  40d448:	add	x1, x1, #0x610
  40d44c:	str	x1, [x19]
  40d450:	mov	x0, #0x18                  	// #24
  40d454:	bl	418c10 <_Znwm@@Base>
  40d458:	adrp	x1, 41d000 <_ZdlPvm@@Base+0x4388>
  40d45c:	mov	x20, x0
  40d460:	add	x1, x1, #0xfe8
  40d464:	bl	40d270 <printf@plt+0xbd00>
  40d468:	str	x20, [x19, #24]
  40d46c:	ldp	x19, x20, [sp, #16]
  40d470:	ldp	x29, x30, [sp], #32
  40d474:	ret
  40d478:	mov	x20, x0
  40d47c:	b	40d494 <printf@plt+0xbf24>
  40d480:	mov	x2, x0
  40d484:	mov	x1, #0x18                  	// #24
  40d488:	mov	x0, x20
  40d48c:	mov	x20, x2
  40d490:	bl	418c78 <_ZdlPvm@@Base>
  40d494:	mov	x0, x19
  40d498:	bl	408260 <printf@plt+0x6cf0>
  40d49c:	mov	x0, x20
  40d4a0:	bl	401500 <_Unwind_Resume@plt>
  40d4a4:	nop
  40d4a8:	stp	x29, x30, [sp, #-144]!
  40d4ac:	mov	x29, sp
  40d4b0:	stp	x19, x20, [sp, #16]
  40d4b4:	ldrb	w19, [x0]
  40d4b8:	str	x0, [sp, #120]
  40d4bc:	cbz	w19, 40da90 <printf@plt+0xc520>
  40d4c0:	mov	x20, x0
  40d4c4:	stp	x23, x24, [sp, #48]
  40d4c8:	adrp	x23, 41f000 <_ZdlPvm@@Base+0x6388>
  40d4cc:	adrp	x24, 41f000 <_ZdlPvm@@Base+0x6388>
  40d4d0:	add	x23, x23, #0x610
  40d4d4:	add	x24, x24, #0x588
  40d4d8:	stp	x21, x22, [sp, #32]
  40d4dc:	stp	x25, x26, [sp, #64]
  40d4e0:	stp	x27, x28, [sp, #80]
  40d4e4:	stp	xzr, xzr, [sp, #104]
  40d4e8:	cmp	w19, #0x3c
  40d4ec:	add	x22, x20, #0x1
  40d4f0:	b.eq	40d888 <printf@plt+0xc318>  // b.none
  40d4f4:	b.hi	40d6a8 <printf@plt+0xc138>  // b.pmore
  40d4f8:	cmp	w19, #0x2b
  40d4fc:	b.eq	40d8b4 <printf@plt+0xc344>  // b.none
  40d500:	cmp	w19, #0x2d
  40d504:	b.ne	40d684 <printf@plt+0xc114>  // b.any
  40d508:	mov	x0, #0x18                  	// #24
  40d50c:	bl	418c10 <_Znwm@@Base>
  40d510:	adrp	x1, 41d000 <_ZdlPvm@@Base+0x4388>
  40d514:	mov	x21, x0
  40d518:	add	x1, x1, #0xfb0
  40d51c:	bl	40d270 <printf@plt+0xbd00>
  40d520:	ldrb	w19, [x22]
  40d524:	cmp	w19, #0x27
  40d528:	b.ne	40d604 <printf@plt+0xc094>  // b.any
  40d52c:	nop
  40d530:	cbz	x21, 40d66c <printf@plt+0xc0fc>
  40d534:	mov	x0, #0x20                  	// #32
  40d538:	bl	418c10 <_Znwm@@Base>
  40d53c:	mov	x1, x21
  40d540:	mov	x21, x0
  40d544:	bl	408228 <printf@plt+0x6cb8>
  40d548:	str	x23, [x21]
  40d54c:	mov	x0, #0x18                  	// #24
  40d550:	bl	418c10 <_Znwm@@Base>
  40d554:	mov	x20, x0
  40d558:	bl	407c68 <printf@plt+0x66f8>
  40d55c:	str	x24, [x20]
  40d560:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x4388>
  40d564:	add	x0, x0, #0xfe8
  40d568:	bl	41a478 <_ZdlPvm@@Base+0x1800>
  40d56c:	str	x0, [x20, #16]
  40d570:	mov	x19, x0
  40d574:	cbz	x0, 40d658 <printf@plt+0xc0e8>
  40d578:	mov	x0, x19
  40d57c:	bl	418c88 <_ZdlPvm@@Base+0x10>
  40d580:	adrp	x3, 43d000 <stderr@@GLIBC_2.17+0x1270>
  40d584:	add	x3, x3, #0xec0
  40d588:	ldr	w1, [x3, #2056]
  40d58c:	ldr	x25, [x3, #2048]
  40d590:	mov	w4, w1
  40d594:	udiv	x2, x0, x4
  40d598:	msub	x2, x2, x4, x0
  40d59c:	mov	w28, w2
  40d5a0:	lsl	x2, x2, #4
  40d5a4:	add	x27, x25, x2
  40d5a8:	ldr	x0, [x25, x2]
  40d5ac:	cbz	x0, 40d650 <printf@plt+0xc0e0>
  40d5b0:	sub	w26, w1, #0x1
  40d5b4:	b	40d5d8 <printf@plt+0xc068>
  40d5b8:	cmp	w28, #0x0
  40d5bc:	sub	w28, w28, #0x1
  40d5c0:	csel	w0, w28, w26, ne  // ne = any
  40d5c4:	csel	w28, w28, w26, ne  // ne = any
  40d5c8:	lsl	x0, x0, #4
  40d5cc:	add	x27, x25, x0
  40d5d0:	ldr	x0, [x25, x0]
  40d5d4:	cbz	x0, 40d650 <printf@plt+0xc0e0>
  40d5d8:	mov	x1, x19
  40d5dc:	bl	401480 <strcmp@plt>
  40d5e0:	cbnz	w0, 40d5b8 <printf@plt+0xc048>
  40d5e4:	ldr	x1, [x27, #8]
  40d5e8:	cbz	x1, 40d5f0 <printf@plt+0xc080>
  40d5ec:	ldr	w0, [x1]
  40d5f0:	ldrb	w19, [x22, #1]!
  40d5f4:	str	w0, [x20, #8]
  40d5f8:	str	x20, [x21, #24]
  40d5fc:	cmp	w19, #0x27
  40d600:	b.eq	40d530 <printf@plt+0xbfc0>  // b.none
  40d604:	ldr	x0, [sp, #104]
  40d608:	cbz	x0, 40d7ec <printf@plt+0xc27c>
  40d60c:	mov	x1, x21
  40d610:	bl	409238 <printf@plt+0x7cc8>
  40d614:	ldrb	w19, [x22]
  40d618:	mov	x20, x22
  40d61c:	cbnz	w19, 40d4e8 <printf@plt+0xbf78>
  40d620:	ldr	x0, [sp, #120]
  40d624:	bl	401330 <free@plt>
  40d628:	ldr	x0, [sp, #104]
  40d62c:	cbz	x0, 40d9c8 <printf@plt+0xc458>
  40d630:	ldp	x21, x22, [sp, #32]
  40d634:	ldp	x23, x24, [sp, #48]
  40d638:	ldp	x25, x26, [sp, #64]
  40d63c:	ldp	x27, x28, [sp, #80]
  40d640:	ldp	x19, x20, [sp, #16]
  40d644:	ldr	x0, [sp, #104]
  40d648:	ldp	x29, x30, [sp], #144
  40d64c:	ret
  40d650:	mov	w0, #0x0                   	// #0
  40d654:	b	40d5f0 <printf@plt+0xc080>
  40d658:	adrp	x1, 41d000 <_ZdlPvm@@Base+0x4388>
  40d65c:	mov	w0, #0x1df                 	// #479
  40d660:	add	x1, x1, #0xf30
  40d664:	bl	415a20 <printf@plt+0x144b0>
  40d668:	b	40d578 <printf@plt+0xc008>
  40d66c:	mov	x0, #0x18                  	// #24
  40d670:	bl	418c10 <_Znwm@@Base>
  40d674:	mov	x1, #0x0                   	// #0
  40d678:	mov	x21, x0
  40d67c:	bl	4082d8 <printf@plt+0x6d68>
  40d680:	b	40d534 <printf@plt+0xbfc4>
  40d684:	cmp	w19, #0x27
  40d688:	b.ne	40d838 <printf@plt+0xc2c8>  // b.any
  40d68c:	mov	x0, #0x18                  	// #24
  40d690:	bl	418c10 <_Znwm@@Base>
  40d694:	adrp	x1, 41d000 <_ZdlPvm@@Base+0x4388>
  40d698:	mov	x21, x0
  40d69c:	add	x1, x1, #0xfe8
  40d6a0:	bl	40d270 <printf@plt+0xbd00>
  40d6a4:	b	40d520 <printf@plt+0xbfb0>
  40d6a8:	cmp	w19, #0x3e
  40d6ac:	b.eq	40d828 <printf@plt+0xc2b8>  // b.none
  40d6b0:	cmp	w19, #0x5c
  40d6b4:	b.ne	40d7c8 <printf@plt+0xc258>  // b.any
  40d6b8:	ldrb	w1, [x20, #1]
  40d6bc:	cbz	w1, 40da28 <printf@plt+0xc4b8>
  40d6c0:	cmp	w1, #0x5b
  40d6c4:	add	x22, x20, #0x2
  40d6c8:	b.eq	40dac8 <printf@plt+0xc558>  // b.none
  40d6cc:	b.ls	40d72c <printf@plt+0xc1bc>  // b.plast
  40d6d0:	cmp	w1, #0x60
  40d6d4:	b.eq	40daac <printf@plt+0xc53c>  // b.none
  40d6d8:	b.ls	40d958 <printf@plt+0xc3e8>  // b.plast
  40d6dc:	cmp	w1, #0x6b
  40d6e0:	b.eq	40d750 <printf@plt+0xc1e0>  // b.none
  40d6e4:	b.ls	40d8f4 <printf@plt+0xc384>  // b.plast
  40d6e8:	cmp	w1, #0x6e
  40d6ec:	b.eq	40d750 <printf@plt+0xc1e0>  // b.none
  40d6f0:	cmp	w1, #0x7c
  40d6f4:	b.ne	40d90c <printf@plt+0xc39c>  // b.any
  40d6f8:	mov	w2, #0x5c                  	// #92
  40d6fc:	add	x0, sp, #0x88
  40d700:	strb	w2, [sp, #136]
  40d704:	strb	w1, [sp, #137]
  40d708:	strb	wzr, [sp, #138]
  40d70c:	bl	41a478 <_ZdlPvm@@Base+0x1800>
  40d710:	mov	x19, x0
  40d714:	mov	x0, #0x18                  	// #24
  40d718:	bl	418c10 <_Znwm@@Base>
  40d71c:	mov	x21, x0
  40d720:	mov	x1, x19
  40d724:	bl	4082d8 <printf@plt+0x6d68>
  40d728:	b	40d520 <printf@plt+0xbfb0>
  40d72c:	cmp	w1, #0x28
  40d730:	b.eq	40da58 <printf@plt+0xc4e8>  // b.none
  40d734:	b.ls	40d8d0 <printf@plt+0xc360>  // b.plast
  40d738:	cmp	w1, #0x2d
  40d73c:	b.eq	40d968 <printf@plt+0xc3f8>  // b.none
  40d740:	cmp	w1, #0x30
  40d744:	b.eq	40d6f8 <printf@plt+0xc188>  // b.none
  40d748:	cmp	w1, #0x2a
  40d74c:	b.ne	40d90c <printf@plt+0xc39c>  // b.any
  40d750:	ldrb	w0, [x20, #2]
  40d754:	cmp	w0, #0x28
  40d758:	b.eq	40db70 <printf@plt+0xc600>  // b.none
  40d75c:	cmp	w0, #0x5b
  40d760:	b.ne	40d788 <printf@plt+0xc218>  // b.any
  40d764:	ldrb	w0, [x20, #3]
  40d768:	add	x22, x20, #0x3
  40d76c:	cmp	w0, #0x5d
  40d770:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  40d774:	b.eq	40d788 <printf@plt+0xc218>  // b.none
  40d778:	ldrb	w0, [x22, #1]!
  40d77c:	cmp	w0, #0x5d
  40d780:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  40d784:	b.ne	40d778 <printf@plt+0xc208>  // b.any
  40d788:	cbz	w0, 40db08 <printf@plt+0xc598>
  40d78c:	add	x22, x22, #0x1
  40d790:	sub	x21, x22, x20
  40d794:	add	x0, x21, #0x1
  40d798:	bl	401290 <_Znam@plt>
  40d79c:	mov	x19, x0
  40d7a0:	mov	x1, x20
  40d7a4:	mov	x2, x21
  40d7a8:	bl	4012b0 <memcpy@plt>
  40d7ac:	mov	x0, #0x18                  	// #24
  40d7b0:	strb	wzr, [x19, x21]
  40d7b4:	bl	418c10 <_Znwm@@Base>
  40d7b8:	mov	x21, x0
  40d7bc:	mov	x1, x19
  40d7c0:	bl	4082d8 <printf@plt+0x6d68>
  40d7c4:	b	40d520 <printf@plt+0xbfb0>
  40d7c8:	cmp	w19, #0x3d
  40d7cc:	b.ne	40d838 <printf@plt+0xc2c8>  // b.any
  40d7d0:	mov	x0, #0x18                  	// #24
  40d7d4:	bl	418c10 <_Znwm@@Base>
  40d7d8:	adrp	x1, 41d000 <_ZdlPvm@@Base+0x4388>
  40d7dc:	mov	x21, x0
  40d7e0:	add	x1, x1, #0xfb8
  40d7e4:	bl	40d270 <printf@plt+0xbd00>
  40d7e8:	b	40d520 <printf@plt+0xbfb0>
  40d7ec:	ldr	x20, [sp, #112]
  40d7f0:	cbz	x20, 40d874 <printf@plt+0xc304>
  40d7f4:	mov	x0, #0x38                  	// #56
  40d7f8:	bl	418c10 <_Znwm@@Base>
  40d7fc:	mov	x1, x20
  40d800:	mov	x19, x0
  40d804:	str	x0, [sp, #104]
  40d808:	bl	4092e0 <printf@plt+0x7d70>
  40d80c:	mov	x0, x19
  40d810:	mov	x1, x21
  40d814:	bl	409238 <printf@plt+0x7cc8>
  40d818:	ldrb	w19, [x22]
  40d81c:	mov	x20, x22
  40d820:	cbnz	w19, 40d4e8 <printf@plt+0xbf78>
  40d824:	b	40d620 <printf@plt+0xc0b0>
  40d828:	ldrb	w0, [x20, #1]
  40d82c:	cmp	w0, #0x3d
  40d830:	b.eq	40da08 <printf@plt+0xc498>  // b.none
  40d834:	nop
  40d838:	mov	x0, #0x18                  	// #24
  40d83c:	bl	418c10 <_Znwm@@Base>
  40d840:	mov	x21, x0
  40d844:	bl	407c68 <printf@plt+0x66f8>
  40d848:	sbfiz	x2, x19, #3, #32
  40d84c:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1270>
  40d850:	add	x0, x0, #0xec0
  40d854:	adrp	x1, 41f000 <_ZdlPvm@@Base+0x6388>
  40d858:	add	x1, x1, #0x500
  40d85c:	str	x1, [x21]
  40d860:	strb	w19, [x21, #16]
  40d864:	ldr	w0, [x0, x2]
  40d868:	str	w0, [x21, #8]
  40d86c:	sturh	wzr, [x21, #17]
  40d870:	b	40d520 <printf@plt+0xbfb0>
  40d874:	mov	x0, x20
  40d878:	stp	x0, x21, [sp, #104]
  40d87c:	mov	x20, x22
  40d880:	cbnz	w19, 40d4e8 <printf@plt+0xbf78>
  40d884:	b	40d620 <printf@plt+0xc0b0>
  40d888:	ldrb	w0, [x20, #1]
  40d88c:	cmp	w0, #0x3d
  40d890:	b.ne	40d838 <printf@plt+0xc2c8>  // b.any
  40d894:	mov	x0, #0x18                  	// #24
  40d898:	bl	418c10 <_Znwm@@Base>
  40d89c:	adrp	x1, 41d000 <_ZdlPvm@@Base+0x4388>
  40d8a0:	mov	x21, x0
  40d8a4:	add	x1, x1, #0xfc0
  40d8a8:	bl	40d270 <printf@plt+0xbd00>
  40d8ac:	add	x22, x20, #0x2
  40d8b0:	b	40d520 <printf@plt+0xbfb0>
  40d8b4:	mov	x0, #0x18                  	// #24
  40d8b8:	bl	418c10 <_Znwm@@Base>
  40d8bc:	adrp	x1, 41d000 <_ZdlPvm@@Base+0x4388>
  40d8c0:	mov	x21, x0
  40d8c4:	add	x1, x1, #0xfa8
  40d8c8:	bl	40d270 <printf@plt+0xbd00>
  40d8cc:	b	40d520 <printf@plt+0xbfb0>
  40d8d0:	cmp	w1, #0x27
  40d8d4:	b.ne	40d90c <printf@plt+0xc39c>  // b.any
  40d8d8:	mov	x0, #0x18                  	// #24
  40d8dc:	bl	418c10 <_Znwm@@Base>
  40d8e0:	adrp	x1, 41e000 <_ZdlPvm@@Base+0x5388>
  40d8e4:	mov	x21, x0
  40d8e8:	add	x1, x1, #0x8
  40d8ec:	bl	40d270 <printf@plt+0xbd00>
  40d8f0:	b	40d520 <printf@plt+0xbfb0>
  40d8f4:	cmp	w1, #0x65
  40d8f8:	b.eq	40d990 <printf@plt+0xc420>  // b.none
  40d8fc:	sub	w0, w1, #0x66
  40d900:	and	w0, w0, #0xff
  40d904:	cmp	w0, #0x1
  40d908:	b.ls	40d750 <printf@plt+0xc1e0>  // b.plast
  40d90c:	adrp	x3, 43f000 <stderr@@GLIBC_2.17+0x3270>
  40d910:	add	x3, x3, #0x238
  40d914:	mov	x1, x3
  40d918:	mov	x2, x3
  40d91c:	adrp	x0, 41e000 <_ZdlPvm@@Base+0x5388>
  40d920:	add	x0, x0, #0x10
  40d924:	bl	407220 <printf@plt+0x5cb0>
  40d928:	mov	x0, x20
  40d92c:	bl	41a478 <_ZdlPvm@@Base+0x1800>
  40d930:	mov	x19, x0
  40d934:	mov	x0, #0x18                  	// #24
  40d938:	bl	418c10 <_Znwm@@Base>
  40d93c:	mov	x21, x0
  40d940:	mov	x1, x19
  40d944:	bl	4082d8 <printf@plt+0x6d68>
  40d948:	mov	x0, x22
  40d94c:	bl	4012d0 <strlen@plt>
  40d950:	add	x22, x22, x0
  40d954:	b	40d520 <printf@plt+0xbfb0>
  40d958:	cmp	w1, #0x5e
  40d95c:	b.eq	40d6f8 <printf@plt+0xc188>  // b.none
  40d960:	cmp	w1, #0x5f
  40d964:	b.ne	40d988 <printf@plt+0xc418>  // b.any
  40d968:	mov	x0, #0x18                  	// #24
  40d96c:	strb	w1, [sp, #136]
  40d970:	strb	wzr, [sp, #137]
  40d974:	bl	418c10 <_Znwm@@Base>
  40d978:	add	x1, sp, #0x88
  40d97c:	mov	x21, x0
  40d980:	bl	40d270 <printf@plt+0xbd00>
  40d984:	b	40d520 <printf@plt+0xbfb0>
  40d988:	cmp	w1, #0x5c
  40d98c:	b.ne	40d90c <printf@plt+0xc39c>  // b.any
  40d990:	mov	x0, #0x18                  	// #24
  40d994:	bl	418c10 <_Znwm@@Base>
  40d998:	mov	x21, x0
  40d99c:	bl	407c68 <printf@plt+0x66f8>
  40d9a0:	adrp	x1, 43e000 <stderr@@GLIBC_2.17+0x2270>
  40d9a4:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x6388>
  40d9a8:	mov	w2, #0x5c                  	// #92
  40d9ac:	add	x0, x0, #0x500
  40d9b0:	ldr	w1, [x1, #416]
  40d9b4:	str	x0, [x21]
  40d9b8:	str	w1, [x21, #8]
  40d9bc:	strh	w2, [x21, #16]
  40d9c0:	strb	wzr, [x21, #18]
  40d9c4:	b	40d520 <printf@plt+0xbfb0>
  40d9c8:	ldr	x0, [sp, #112]
  40d9cc:	str	x0, [sp, #104]
  40d9d0:	ldp	x21, x22, [sp, #32]
  40d9d4:	ldp	x23, x24, [sp, #48]
  40d9d8:	ldp	x25, x26, [sp, #64]
  40d9dc:	ldp	x27, x28, [sp, #80]
  40d9e0:	cbnz	x0, 40d640 <printf@plt+0xc0d0>
  40d9e4:	mov	x0, #0x18                  	// #24
  40d9e8:	bl	418c10 <_Znwm@@Base>
  40d9ec:	mov	x1, #0x0                   	// #0
  40d9f0:	str	x0, [sp, #104]
  40d9f4:	bl	4082d8 <printf@plt+0x6d68>
  40d9f8:	ldp	x19, x20, [sp, #16]
  40d9fc:	ldr	x0, [sp, #104]
  40da00:	ldp	x29, x30, [sp], #144
  40da04:	ret
  40da08:	mov	x0, #0x18                  	// #24
  40da0c:	bl	418c10 <_Znwm@@Base>
  40da10:	adrp	x1, 41d000 <_ZdlPvm@@Base+0x4388>
  40da14:	mov	x21, x0
  40da18:	add	x1, x1, #0xfc8
  40da1c:	bl	40d270 <printf@plt+0xbd00>
  40da20:	add	x22, x20, #0x2
  40da24:	b	40d520 <printf@plt+0xbfb0>
  40da28:	adrp	x3, 43f000 <stderr@@GLIBC_2.17+0x3270>
  40da2c:	add	x3, x3, #0x238
  40da30:	mov	x2, x3
  40da34:	mov	x1, x3
  40da38:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x4388>
  40da3c:	add	x0, x0, #0xff0
  40da40:	bl	407220 <printf@plt+0x5cb0>
  40da44:	ldrb	w19, [x20, #1]
  40da48:	cmp	w19, #0x27
  40da4c:	b.ne	40db30 <printf@plt+0xc5c0>  // b.any
  40da50:	mov	x21, #0x0                   	// #0
  40da54:	b	40d530 <printf@plt+0xbfc0>
  40da58:	ldrb	w0, [x20, #2]
  40da5c:	cbz	w0, 40dbc0 <printf@plt+0xc650>
  40da60:	ldrb	w1, [x20, #3]
  40da64:	strb	w0, [sp, #136]
  40da68:	cbz	w1, 40db3c <printf@plt+0xc5cc>
  40da6c:	mov	x0, #0x18                  	// #24
  40da70:	strb	w1, [sp, #137]
  40da74:	strb	wzr, [sp, #138]
  40da78:	bl	418c10 <_Znwm@@Base>
  40da7c:	add	x22, x20, #0x4
  40da80:	mov	x21, x0
  40da84:	add	x1, sp, #0x88
  40da88:	bl	40d270 <printf@plt+0xbd00>
  40da8c:	b	40d520 <printf@plt+0xbfb0>
  40da90:	bl	401330 <free@plt>
  40da94:	mov	x0, #0x18                  	// #24
  40da98:	bl	418c10 <_Znwm@@Base>
  40da9c:	mov	x1, #0x0                   	// #0
  40daa0:	str	x0, [sp, #104]
  40daa4:	bl	4082d8 <printf@plt+0x6d68>
  40daa8:	b	40d9f8 <printf@plt+0xc488>
  40daac:	mov	x0, #0x18                  	// #24
  40dab0:	bl	418c10 <_Znwm@@Base>
  40dab4:	adrp	x1, 41e000 <_ZdlPvm@@Base+0x5388>
  40dab8:	mov	x21, x0
  40dabc:	add	x1, x1, #0x0
  40dac0:	bl	40d270 <printf@plt+0xbd00>
  40dac4:	b	40d520 <printf@plt+0xbfb0>
  40dac8:	ldrb	w0, [x20, #2]
  40dacc:	mov	x20, x22
  40dad0:	cmp	w0, #0x5d
  40dad4:	b.eq	40dae8 <printf@plt+0xc578>  // b.none
  40dad8:	cbz	w0, 40db8c <printf@plt+0xc61c>
  40dadc:	ldrb	w0, [x20, #1]!
  40dae0:	cmp	w0, #0x5d
  40dae4:	b.ne	40dad8 <printf@plt+0xc568>  // b.any
  40dae8:	strb	wzr, [x20], #1
  40daec:	mov	x0, #0x18                  	// #24
  40daf0:	bl	418c10 <_Znwm@@Base>
  40daf4:	mov	x21, x0
  40daf8:	mov	x1, x22
  40dafc:	bl	40d270 <printf@plt+0xbd00>
  40db00:	mov	x22, x20
  40db04:	b	40d520 <printf@plt+0xbfb0>
  40db08:	adrp	x3, 43f000 <stderr@@GLIBC_2.17+0x3270>
  40db0c:	add	x3, x3, #0x238
  40db10:	mov	x2, x3
  40db14:	mov	x1, x3
  40db18:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x4388>
  40db1c:	add	x0, x0, #0xff0
  40db20:	bl	407220 <printf@plt+0x5cb0>
  40db24:	ldrb	w19, [x22]
  40db28:	cmp	w19, #0x27
  40db2c:	b.eq	40da50 <printf@plt+0xc4e0>  // b.none
  40db30:	mov	x20, x22
  40db34:	cbnz	w19, 40d4e8 <printf@plt+0xbf78>
  40db38:	b	40d620 <printf@plt+0xc0b0>
  40db3c:	adrp	x3, 43f000 <stderr@@GLIBC_2.17+0x3270>
  40db40:	add	x3, x3, #0x238
  40db44:	mov	x2, x3
  40db48:	mov	x1, x3
  40db4c:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x4388>
  40db50:	add	x0, x0, #0xff0
  40db54:	bl	407220 <printf@plt+0x5cb0>
  40db58:	ldrb	w19, [x20, #3]
  40db5c:	add	x22, x20, #0x3
  40db60:	cmp	w19, #0x27
  40db64:	b.ne	40db30 <printf@plt+0xc5c0>  // b.any
  40db68:	mov	x21, #0x0                   	// #0
  40db6c:	b	40d530 <printf@plt+0xbfc0>
  40db70:	ldrb	w0, [x20, #3]
  40db74:	add	x22, x20, #0x3
  40db78:	cbz	w0, 40db08 <printf@plt+0xc598>
  40db7c:	ldrb	w0, [x20, #4]
  40db80:	add	x22, x20, #0x4
  40db84:	cbnz	w0, 40d78c <printf@plt+0xc21c>
  40db88:	b	40db08 <printf@plt+0xc598>
  40db8c:	adrp	x3, 43f000 <stderr@@GLIBC_2.17+0x3270>
  40db90:	add	x3, x3, #0x238
  40db94:	mov	x2, x3
  40db98:	mov	x1, x3
  40db9c:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x4388>
  40dba0:	add	x0, x0, #0xff0
  40dba4:	bl	407220 <printf@plt+0x5cb0>
  40dba8:	ldrb	w19, [x20]
  40dbac:	cmp	w19, #0x27
  40dbb0:	b.ne	40d61c <printf@plt+0xc0ac>  // b.any
  40dbb4:	mov	x22, x20
  40dbb8:	mov	x21, #0x0                   	// #0
  40dbbc:	b	40d530 <printf@plt+0xbfc0>
  40dbc0:	adrp	x3, 43f000 <stderr@@GLIBC_2.17+0x3270>
  40dbc4:	add	x3, x3, #0x238
  40dbc8:	mov	x2, x3
  40dbcc:	mov	x1, x3
  40dbd0:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x4388>
  40dbd4:	add	x0, x0, #0xff0
  40dbd8:	bl	407220 <printf@plt+0x5cb0>
  40dbdc:	ldrb	w19, [x20, #2]
  40dbe0:	cmp	w19, #0x27
  40dbe4:	b.ne	40db30 <printf@plt+0xc5c0>  // b.any
  40dbe8:	mov	x21, #0x0                   	// #0
  40dbec:	b	40d530 <printf@plt+0xbfc0>
  40dbf0:	mov	x1, #0x18                  	// #24
  40dbf4:	mov	x19, x0
  40dbf8:	mov	x0, x21
  40dbfc:	bl	418c78 <_ZdlPvm@@Base>
  40dc00:	mov	x0, x19
  40dc04:	bl	401500 <_Unwind_Resume@plt>
  40dc08:	b	40dbf0 <printf@plt+0xc680>
  40dc0c:	b	40dbf0 <printf@plt+0xc680>
  40dc10:	b	40dbf0 <printf@plt+0xc680>
  40dc14:	b	40dbf0 <printf@plt+0xc680>
  40dc18:	b	40dbf0 <printf@plt+0xc680>
  40dc1c:	b	40dbf0 <printf@plt+0xc680>
  40dc20:	b	40dbf0 <printf@plt+0xc680>
  40dc24:	mov	x1, #0x18                  	// #24
  40dc28:	stp	x21, x22, [sp, #32]
  40dc2c:	stp	x23, x24, [sp, #48]
  40dc30:	stp	x25, x26, [sp, #64]
  40dc34:	stp	x27, x28, [sp, #80]
  40dc38:	mov	x19, x0
  40dc3c:	ldr	x0, [sp, #104]
  40dc40:	bl	418c78 <_ZdlPvm@@Base>
  40dc44:	mov	x0, x19
  40dc48:	bl	401500 <_Unwind_Resume@plt>
  40dc4c:	b	40dbf0 <printf@plt+0xc680>
  40dc50:	b	40dbf0 <printf@plt+0xc680>
  40dc54:	b	40dbf0 <printf@plt+0xc680>
  40dc58:	mov	x1, #0x38                  	// #56
  40dc5c:	b	40dc38 <printf@plt+0xc6c8>
  40dc60:	b	40dbf0 <printf@plt+0xc680>
  40dc64:	mov	x19, x0
  40dc68:	mov	x0, x20
  40dc6c:	mov	x1, #0x18                  	// #24
  40dc70:	bl	418c78 <_ZdlPvm@@Base>
  40dc74:	mov	x0, x21
  40dc78:	bl	408260 <printf@plt+0x6cf0>
  40dc7c:	mov	x1, #0x20                  	// #32
  40dc80:	mov	x0, x21
  40dc84:	bl	418c78 <_ZdlPvm@@Base>
  40dc88:	mov	x0, x19
  40dc8c:	bl	401500 <_Unwind_Resume@plt>
  40dc90:	mov	x19, x0
  40dc94:	b	40dc74 <printf@plt+0xc704>
  40dc98:	b	40dbf0 <printf@plt+0xc680>
  40dc9c:	b	40dbf0 <printf@plt+0xc680>
  40dca0:	b	40dbf0 <printf@plt+0xc680>
  40dca4:	mov	x19, x0
  40dca8:	b	40dc7c <printf@plt+0xc70c>
  40dcac:	b	40dbf0 <printf@plt+0xc680>
  40dcb0:	adrp	x1, 41d000 <_ZdlPvm@@Base+0x4388>
  40dcb4:	add	x1, x1, #0x3d8
  40dcb8:	str	x1, [x20]
  40dcbc:	mov	x19, x0
  40dcc0:	mov	x0, x20
  40dcc4:	bl	407c90 <printf@plt+0x6720>
  40dcc8:	b	40dc68 <printf@plt+0xc6f8>
  40dccc:	b	40dbf0 <printf@plt+0xc680>
  40dcd0:	stp	x29, x30, [sp, #-80]!
  40dcd4:	mov	x29, sp
  40dcd8:	stp	x19, x20, [sp, #16]
  40dcdc:	stp	x21, x22, [sp, #32]
  40dce0:	mov	x21, x0
  40dce4:	mov	x22, x1
  40dce8:	stp	x23, x24, [sp, #48]
  40dcec:	cbz	x1, 40de00 <printf@plt+0xc890>
  40dcf0:	adrp	x20, 43a000 <_Znam@GLIBCXX_3.4>
  40dcf4:	mov	x19, #0x0                   	// #0
  40dcf8:	ldr	x0, [x20, #1184]
  40dcfc:	add	x20, x20, #0x4a0
  40dd00:	cbnz	x0, 40dd10 <printf@plt+0xc7a0>
  40dd04:	b	40dd78 <printf@plt+0xc808>
  40dd08:	ldr	x0, [x20, x19, lsl #3]
  40dd0c:	cbz	x0, 40dd78 <printf@plt+0xc808>
  40dd10:	mov	w23, w19
  40dd14:	mov	x1, x21
  40dd18:	add	x19, x19, #0x1
  40dd1c:	bl	401480 <strcmp@plt>
  40dd20:	cbnz	w0, 40dd08 <printf@plt+0xc798>
  40dd24:	ldr	x0, [x20, #80]
  40dd28:	cbnz	x0, 40dd84 <printf@plt+0xc814>
  40dd2c:	nop
  40dd30:	mov	w24, #0xffffffff            	// #-1
  40dd34:	mov	x0, x22
  40dd38:	bl	40d4a8 <printf@plt+0xbf38>
  40dd3c:	ldr	x3, [x0]
  40dd40:	mov	x19, x0
  40dd44:	mov	w1, w23
  40dd48:	mov	w2, w24
  40dd4c:	ldr	x3, [x3, #96]
  40dd50:	blr	x3
  40dd54:	ldr	x1, [x19]
  40dd58:	mov	x0, x19
  40dd5c:	ldr	x1, [x1, #16]
  40dd60:	blr	x1
  40dd64:	ldp	x19, x20, [sp, #16]
  40dd68:	ldp	x21, x22, [sp, #32]
  40dd6c:	ldp	x23, x24, [sp, #48]
  40dd70:	ldp	x29, x30, [sp], #80
  40dd74:	ret
  40dd78:	ldr	x0, [x20, #80]
  40dd7c:	cbz	x0, 40ddb8 <printf@plt+0xc848>
  40dd80:	mov	w23, #0xffffffff            	// #-1
  40dd84:	add	x20, x20, #0x50
  40dd88:	mov	x19, #0x0                   	// #0
  40dd8c:	b	40dd98 <printf@plt+0xc828>
  40dd90:	ldr	x0, [x20, x19, lsl #3]
  40dd94:	cbz	x0, 40ddb0 <printf@plt+0xc840>
  40dd98:	mov	w24, w19
  40dd9c:	mov	x1, x21
  40dda0:	add	x19, x19, #0x1
  40dda4:	bl	401480 <strcmp@plt>
  40dda8:	cbnz	w0, 40dd90 <printf@plt+0xc820>
  40ddac:	b	40dd34 <printf@plt+0xc7c4>
  40ddb0:	cmn	w23, #0x1
  40ddb4:	b.ne	40dd30 <printf@plt+0xc7c0>  // b.any
  40ddb8:	mov	x1, x21
  40ddbc:	add	x0, sp, #0x40
  40ddc0:	bl	415da8 <printf@plt+0x14838>
  40ddc4:	adrp	x3, 43f000 <stderr@@GLIBC_2.17+0x3270>
  40ddc8:	add	x3, x3, #0x238
  40ddcc:	adrp	x0, 41e000 <_ZdlPvm@@Base+0x5388>
  40ddd0:	add	x1, sp, #0x40
  40ddd4:	mov	x2, x3
  40ddd8:	add	x0, x0, #0x20
  40dddc:	bl	416028 <printf@plt+0x14ab8>
  40dde0:	cbz	x22, 40dd64 <printf@plt+0xc7f4>
  40dde4:	mov	x0, x22
  40dde8:	bl	401440 <_ZdaPv@plt>
  40ddec:	ldp	x19, x20, [sp, #16]
  40ddf0:	ldp	x21, x22, [sp, #32]
  40ddf4:	ldp	x23, x24, [sp, #48]
  40ddf8:	ldp	x29, x30, [sp], #80
  40ddfc:	ret
  40de00:	adrp	x1, 41d000 <_ZdlPvm@@Base+0x4388>
  40de04:	mov	w0, #0x2bb                 	// #699
  40de08:	add	x1, x1, #0xf30
  40de0c:	bl	415a20 <printf@plt+0x144b0>
  40de10:	b	40dcf0 <printf@plt+0xc780>
  40de14:	nop
  40de18:	adrp	x1, 41d000 <_ZdlPvm@@Base+0x4388>
  40de1c:	add	x1, x1, #0x3d8
  40de20:	str	x1, [x0]
  40de24:	b	407c90 <printf@plt+0x6720>
  40de28:	stp	x29, x30, [sp, #-32]!
  40de2c:	adrp	x1, 41d000 <_ZdlPvm@@Base+0x4388>
  40de30:	add	x1, x1, #0x3d8
  40de34:	mov	x29, sp
  40de38:	str	x19, [sp, #16]
  40de3c:	mov	x19, x0
  40de40:	str	x1, [x0]
  40de44:	bl	407c90 <printf@plt+0x6720>
  40de48:	mov	x0, x19
  40de4c:	mov	x1, #0x18                  	// #24
  40de50:	ldr	x19, [sp, #16]
  40de54:	ldp	x29, x30, [sp], #32
  40de58:	b	418c78 <_ZdlPvm@@Base>
  40de5c:	nop
  40de60:	ldr	x0, [x0, #16]
  40de64:	ldr	x1, [x0]
  40de68:	ldr	x1, [x1, #80]
  40de6c:	mov	x16, x1
  40de70:	br	x16
  40de74:	nop
  40de78:	ldr	x0, [x0, #16]
  40de7c:	and	w1, w1, #0xfffffffd
  40de80:	ldr	x2, [x0]
  40de84:	ldr	x2, [x2, #104]
  40de88:	mov	x16, x2
  40de8c:	br	x16
  40de90:	stp	x29, x30, [sp, #-32]!
  40de94:	mov	x29, sp
  40de98:	stp	x19, x20, [sp, #16]
  40de9c:	mov	x19, x0
  40dea0:	mov	w20, w1
  40dea4:	ldr	x0, [x0, #32]
  40dea8:	cbz	x0, 40debc <printf@plt+0xc94c>
  40deac:	ldr	x2, [x0]
  40deb0:	add	w1, w1, #0x1
  40deb4:	ldr	x2, [x2, #112]
  40deb8:	blr	x2
  40debc:	ldr	x0, [x19, #24]
  40dec0:	cbz	x0, 40ded4 <printf@plt+0xc964>
  40dec4:	ldr	x2, [x0]
  40dec8:	add	w1, w20, #0x1
  40decc:	ldr	x2, [x2, #112]
  40ded0:	blr	x2
  40ded4:	ldr	x0, [x19, #16]
  40ded8:	mov	w1, w20
  40dedc:	ldp	x19, x20, [sp, #16]
  40dee0:	ldr	x2, [x0]
  40dee4:	ldp	x29, x30, [sp], #32
  40dee8:	ldr	x2, [x2, #112]
  40deec:	mov	x16, x2
  40def0:	br	x16
  40def4:	nop
  40def8:	stp	x29, x30, [sp, #-32]!
  40defc:	adrp	x1, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40df00:	mov	x29, sp
  40df04:	str	x19, [sp, #16]
  40df08:	mov	x19, x0
  40df0c:	ldr	w0, [x1, #3488]
  40df10:	cbnz	w0, 40e018 <printf@plt+0xcaa8>
  40df14:	ldr	x0, [x19, #16]
  40df18:	ldr	x1, [x0]
  40df1c:	ldr	x1, [x1, #48]
  40df20:	blr	x1
  40df24:	ldr	x0, [x19, #32]
  40df28:	cbz	x0, 40df84 <printf@plt+0xca14>
  40df2c:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x4388>
  40df30:	add	x0, x0, #0x680
  40df34:	bl	401570 <printf@plt>
  40df38:	ldr	w1, [x19, #12]
  40df3c:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x4388>
  40df40:	add	x0, x0, #0x688
  40df44:	bl	401570 <printf@plt>
  40df48:	ldr	w1, [x19, #12]
  40df4c:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x4388>
  40df50:	add	x0, x0, #0x670
  40df54:	bl	401570 <printf@plt>
  40df58:	ldr	x0, [x19, #32]
  40df5c:	ldr	x1, [x0]
  40df60:	ldr	x1, [x1, #48]
  40df64:	blr	x1
  40df68:	ldr	w1, [x19, #12]
  40df6c:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x4388>
  40df70:	add	x0, x0, #0x708
  40df74:	bl	401570 <printf@plt>
  40df78:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x3388>
  40df7c:	add	x0, x0, #0xa38
  40df80:	bl	401570 <printf@plt>
  40df84:	ldr	x0, [x19, #24]
  40df88:	cbz	x0, 40dff8 <printf@plt+0xca88>
  40df8c:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x4388>
  40df90:	add	x0, x0, #0x680
  40df94:	bl	401570 <printf@plt>
  40df98:	ldr	w1, [x19, #12]
  40df9c:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x4388>
  40dfa0:	add	x0, x0, #0x6c8
  40dfa4:	bl	401570 <printf@plt>
  40dfa8:	ldr	w1, [x19, #12]
  40dfac:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x4388>
  40dfb0:	add	x0, x0, #0x670
  40dfb4:	bl	401570 <printf@plt>
  40dfb8:	ldr	x1, [x19, #16]
  40dfbc:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x6388>
  40dfc0:	add	x0, x0, #0x688
  40dfc4:	ldr	w1, [x1, #12]
  40dfc8:	bl	401570 <printf@plt>
  40dfcc:	ldr	x0, [x19, #24]
  40dfd0:	ldr	x1, [x0]
  40dfd4:	ldr	x1, [x1, #48]
  40dfd8:	blr	x1
  40dfdc:	ldr	w1, [x19, #12]
  40dfe0:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x4388>
  40dfe4:	add	x0, x0, #0x708
  40dfe8:	bl	401570 <printf@plt>
  40dfec:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x3388>
  40dff0:	add	x0, x0, #0xa38
  40dff4:	bl	401570 <printf@plt>
  40dff8:	ldr	x2, [x19, #16]
  40dffc:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x6388>
  40e000:	ldr	w1, [x19, #12]
  40e004:	add	x0, x0, #0x698
  40e008:	ldr	x19, [sp, #16]
  40e00c:	ldp	x29, x30, [sp], #32
  40e010:	ldr	w2, [x2, #12]
  40e014:	b	401570 <printf@plt>
  40e018:	cmp	w0, #0x1
  40e01c:	b.eq	40e02c <printf@plt+0xcabc>  // b.none
  40e020:	ldr	x19, [sp, #16]
  40e024:	ldp	x29, x30, [sp], #32
  40e028:	ret
  40e02c:	ldp	x1, x0, [x19, #24]
  40e030:	cbz	x0, 40e0c8 <printf@plt+0xcb58>
  40e034:	cbz	x1, 40e088 <printf@plt+0xcb18>
  40e038:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x6388>
  40e03c:	add	x0, x0, #0x6b0
  40e040:	bl	401570 <printf@plt>
  40e044:	ldr	x0, [x19, #16]
  40e048:	ldr	x1, [x0]
  40e04c:	ldr	x1, [x1, #48]
  40e050:	blr	x1
  40e054:	ldr	x0, [x19, #24]
  40e058:	ldr	x1, [x0]
  40e05c:	ldr	x1, [x1, #48]
  40e060:	blr	x1
  40e064:	ldr	x0, [x19, #32]
  40e068:	ldr	x1, [x0]
  40e06c:	ldr	x1, [x1, #48]
  40e070:	blr	x1
  40e074:	ldr	x19, [sp, #16]
  40e078:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x6388>
  40e07c:	ldp	x29, x30, [sp], #32
  40e080:	add	x0, x0, #0x6c0
  40e084:	b	401570 <printf@plt>
  40e088:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x6388>
  40e08c:	add	x0, x0, #0x6d0
  40e090:	bl	401570 <printf@plt>
  40e094:	ldr	x0, [x19, #16]
  40e098:	ldr	x1, [x0]
  40e09c:	ldr	x1, [x1, #48]
  40e0a0:	blr	x1
  40e0a4:	ldr	x0, [x19, #32]
  40e0a8:	ldr	x1, [x0]
  40e0ac:	ldr	x1, [x1, #48]
  40e0b0:	blr	x1
  40e0b4:	ldr	x19, [sp, #16]
  40e0b8:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x6388>
  40e0bc:	ldp	x29, x30, [sp], #32
  40e0c0:	add	x0, x0, #0x6d8
  40e0c4:	b	401570 <printf@plt>
  40e0c8:	cbz	x1, 40e020 <printf@plt+0xcab0>
  40e0cc:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x6388>
  40e0d0:	add	x0, x0, #0x6e0
  40e0d4:	bl	401570 <printf@plt>
  40e0d8:	ldr	x0, [x19, #16]
  40e0dc:	ldr	x1, [x0]
  40e0e0:	ldr	x1, [x1, #48]
  40e0e4:	blr	x1
  40e0e8:	ldr	x0, [x19, #24]
  40e0ec:	ldr	x1, [x0]
  40e0f0:	ldr	x1, [x1, #48]
  40e0f4:	blr	x1
  40e0f8:	ldr	x19, [sp, #16]
  40e0fc:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x6388>
  40e100:	ldp	x29, x30, [sp], #32
  40e104:	add	x0, x0, #0x6e8
  40e108:	b	401570 <printf@plt>
  40e10c:	nop
  40e110:	stp	x29, x30, [sp, #-64]!
  40e114:	mov	x29, sp
  40e118:	stp	x19, x20, [sp, #16]
  40e11c:	mov	x19, x0
  40e120:	mov	w20, w1
  40e124:	ldr	x0, [x0, #16]
  40e128:	stp	x21, x22, [sp, #32]
  40e12c:	ldr	x2, [x0]
  40e130:	ldr	x2, [x2, #24]
  40e134:	str	x23, [sp, #48]
  40e138:	blr	x2
  40e13c:	mov	w21, w0
  40e140:	ldr	x1, [x19, #16]
  40e144:	mov	x0, x1
  40e148:	ldr	x1, [x1]
  40e14c:	ldr	x1, [x1, #32]
  40e150:	blr	x1
  40e154:	ldr	w1, [x19, #12]
  40e158:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x4388>
  40e15c:	add	x0, x0, #0x7a0
  40e160:	bl	401570 <printf@plt>
  40e164:	cmp	w20, #0x1
  40e168:	b.gt	40e418 <printf@plt+0xcea8>
  40e16c:	adrp	x0, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40e170:	ldr	w0, [x0, #3524]
  40e174:	cbz	w0, 40e418 <printf@plt+0xcea8>
  40e178:	ldr	w1, [x19, #12]
  40e17c:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x4388>
  40e180:	add	x0, x0, #0x7b8
  40e184:	bl	401570 <printf@plt>
  40e188:	ldr	x22, [x19, #24]
  40e18c:	cbz	x22, 40e1b0 <printf@plt+0xcc40>
  40e190:	ldr	x1, [x22]
  40e194:	mov	w0, w20
  40e198:	ldr	x23, [x1, #24]
  40e19c:	bl	407890 <printf@plt+0x6320>
  40e1a0:	bl	4078a0 <printf@plt+0x6330>
  40e1a4:	mov	w1, w0
  40e1a8:	mov	x0, x22
  40e1ac:	blr	x23
  40e1b0:	ldr	x22, [x19, #32]
  40e1b4:	cbz	x22, 40e1d4 <printf@plt+0xcc64>
  40e1b8:	ldr	x1, [x22]
  40e1bc:	mov	w0, w20
  40e1c0:	ldr	x23, [x1, #24]
  40e1c4:	bl	407890 <printf@plt+0x6320>
  40e1c8:	mov	w1, w0
  40e1cc:	mov	x0, x22
  40e1d0:	blr	x23
  40e1d4:	ldr	x0, [x19, #16]
  40e1d8:	ldr	x1, [x0]
  40e1dc:	ldr	x1, [x1, #72]
  40e1e0:	blr	x1
  40e1e4:	cbz	w0, 40e42c <printf@plt+0xcebc>
  40e1e8:	ldr	w1, [x19, #12]
  40e1ec:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x6388>
  40e1f0:	add	x0, x0, #0x6f0
  40e1f4:	bl	401570 <printf@plt>
  40e1f8:	ldr	w1, [x19, #12]
  40e1fc:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x6388>
  40e200:	add	x0, x0, #0x700
  40e204:	bl	401570 <printf@plt>
  40e208:	ldr	w1, [x19, #12]
  40e20c:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x4388>
  40e210:	add	x0, x0, #0x7f0
  40e214:	bl	401570 <printf@plt>
  40e218:	ldr	x0, [x19, #32]
  40e21c:	cbz	x0, 40e484 <printf@plt+0xcf14>
  40e220:	cmp	w20, #0x3
  40e224:	b.eq	40e420 <printf@plt+0xceb0>  // b.none
  40e228:	tbz	w20, #0, 40e50c <printf@plt+0xcf9c>
  40e22c:	adrp	x1, 43a000 <_Znam@GLIBCXX_3.4>
  40e230:	ldr	w3, [x1, #1128]
  40e234:	adrp	x20, 43a000 <_Znam@GLIBCXX_3.4>
  40e238:	ldr	w4, [x0, #12]
  40e23c:	ldr	w2, [x19, #12]
  40e240:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x6388>
  40e244:	ldr	w5, [x20, #1100]
  40e248:	add	x0, x0, #0x798
  40e24c:	mov	w1, w2
  40e250:	bl	401570 <printf@plt>
  40e254:	ldr	x0, [x19, #24]
  40e258:	cbz	x0, 40e304 <printf@plt+0xcd94>
  40e25c:	adrp	x1, 43a000 <_Znam@GLIBCXX_3.4>
  40e260:	ldr	w2, [x19, #12]
  40e264:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x6388>
  40e268:	add	x0, x0, #0x7c8
  40e26c:	ldr	w3, [x1, #1112]
  40e270:	mov	w1, w2
  40e274:	bl	401570 <printf@plt>
  40e278:	ldp	x2, x1, [x19, #24]
  40e27c:	adrp	x3, 43a000 <_Znam@GLIBCXX_3.4>
  40e280:	ldr	w4, [x19, #12]
  40e284:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x6388>
  40e288:	ldr	w5, [x3, #1120]
  40e28c:	add	x0, x0, #0x7e0
  40e290:	ldr	w3, [x2, #12]
  40e294:	mov	w2, w4
  40e298:	ldr	w1, [x1, #12]
  40e29c:	bl	401570 <printf@plt>
  40e2a0:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x6388>
  40e2a4:	add	x0, x0, #0x818
  40e2a8:	bl	401570 <printf@plt>
  40e2ac:	ldr	w1, [x19, #12]
  40e2b0:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x6388>
  40e2b4:	add	x0, x0, #0x830
  40e2b8:	bl	401570 <printf@plt>
  40e2bc:	ldr	x3, [x19, #32]
  40e2c0:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x6388>
  40e2c4:	ldr	w2, [x19, #12]
  40e2c8:	add	x0, x0, #0x848
  40e2cc:	ldr	w1, [x20, #1100]
  40e2d0:	ldr	w3, [x3, #12]
  40e2d4:	bl	401570 <printf@plt>
  40e2d8:	ldr	w1, [x19, #12]
  40e2dc:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x6388>
  40e2e0:	add	x0, x0, #0x878
  40e2e4:	bl	401570 <printf@plt>
  40e2e8:	ldr	w1, [x19, #12]
  40e2ec:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x6388>
  40e2f0:	add	x0, x0, #0x890
  40e2f4:	bl	401570 <printf@plt>
  40e2f8:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x6388>
  40e2fc:	add	x0, x0, #0x8a8
  40e300:	bl	4012c0 <puts@plt>
  40e304:	ldr	x2, [x19, #16]
  40e308:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x4388>
  40e30c:	ldr	w1, [x19, #12]
  40e310:	add	x0, x0, #0x850
  40e314:	ldr	w2, [x2, #12]
  40e318:	bl	401570 <printf@plt>
  40e31c:	ldr	x0, [x19, #24]
  40e320:	cbz	x0, 40e4d4 <printf@plt+0xcf64>
  40e324:	ldr	x2, [x19, #16]
  40e328:	adrp	x1, 43a000 <_Znam@GLIBCXX_3.4>
  40e32c:	ldr	x3, [x19, #32]
  40e330:	ldr	w4, [x1, #1160]
  40e334:	ldr	w2, [x2, #12]
  40e338:	ldr	w1, [x0, #12]
  40e33c:	cbz	x3, 40e4f8 <printf@plt+0xcf88>
  40e340:	ldr	w3, [x3, #12]
  40e344:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x6388>
  40e348:	add	x0, x0, #0x8b0
  40e34c:	bl	401570 <printf@plt>
  40e350:	ldr	x2, [x19, #16]
  40e354:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x6388>
  40e358:	ldr	w1, [x19, #12]
  40e35c:	add	x0, x0, #0x918
  40e360:	ldr	w2, [x2, #12]
  40e364:	bl	401570 <printf@plt>
  40e368:	ldr	x0, [x19, #32]
  40e36c:	cbz	x0, 40e384 <printf@plt+0xce14>
  40e370:	ldr	w2, [x0, #12]
  40e374:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x6388>
  40e378:	ldr	w1, [x19, #12]
  40e37c:	add	x0, x0, #0x930
  40e380:	bl	401570 <printf@plt>
  40e384:	ldr	x0, [x19, #24]
  40e388:	cbz	x0, 40e3a0 <printf@plt+0xce30>
  40e38c:	ldr	w2, [x0, #12]
  40e390:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x6388>
  40e394:	ldr	w1, [x19, #12]
  40e398:	add	x0, x0, #0x948
  40e39c:	bl	401570 <printf@plt>
  40e3a0:	mov	w0, #0xa                   	// #10
  40e3a4:	bl	4013a0 <putchar@plt>
  40e3a8:	ldr	x2, [x19, #16]
  40e3ac:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x6388>
  40e3b0:	ldr	w1, [x19, #12]
  40e3b4:	add	x0, x0, #0x960
  40e3b8:	ldr	w2, [x2, #12]
  40e3bc:	bl	401570 <printf@plt>
  40e3c0:	ldr	x0, [x19, #24]
  40e3c4:	cbz	x0, 40e3dc <printf@plt+0xce6c>
  40e3c8:	ldr	w2, [x0, #12]
  40e3cc:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x6388>
  40e3d0:	ldr	w1, [x19, #12]
  40e3d4:	add	x0, x0, #0x978
  40e3d8:	bl	401570 <printf@plt>
  40e3dc:	ldr	x0, [x19, #32]
  40e3e0:	cbz	x0, 40e3f8 <printf@plt+0xce88>
  40e3e4:	ldr	w2, [x0, #12]
  40e3e8:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x6388>
  40e3ec:	ldr	w1, [x19, #12]
  40e3f0:	add	x0, x0, #0x990
  40e3f4:	bl	401570 <printf@plt>
  40e3f8:	mov	w0, #0xa                   	// #10
  40e3fc:	bl	4013a0 <putchar@plt>
  40e400:	mov	w0, w21
  40e404:	ldp	x19, x20, [sp, #16]
  40e408:	ldp	x21, x22, [sp, #32]
  40e40c:	ldr	x23, [sp, #48]
  40e410:	ldp	x29, x30, [sp], #64
  40e414:	ret
  40e418:	bl	407c28 <printf@plt+0x66b8>
  40e41c:	b	40e178 <printf@plt+0xcc08>
  40e420:	adrp	x1, 43a000 <_Znam@GLIBCXX_3.4>
  40e424:	ldr	w3, [x1, #1132]
  40e428:	b	40e234 <printf@plt+0xccc4>
  40e42c:	ldr	x2, [x19, #16]
  40e430:	adrp	x3, 43a000 <_Znam@GLIBCXX_3.4>
  40e434:	ldr	w1, [x19, #12]
  40e438:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x6388>
  40e43c:	ldr	w3, [x3, #1108]
  40e440:	add	x0, x0, #0x710
  40e444:	ldr	w2, [x2, #12]
  40e448:	bl	401570 <printf@plt>
  40e44c:	ldr	x2, [x19, #16]
  40e450:	adrp	x1, 43a000 <_Znam@GLIBCXX_3.4>
  40e454:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x6388>
  40e458:	add	x0, x0, #0x730
  40e45c:	ldr	w3, [x1, #1104]
  40e460:	ldr	w2, [x2, #12]
  40e464:	ldr	w1, [x19, #12]
  40e468:	bl	401570 <printf@plt>
  40e46c:	ldr	w1, [x19, #12]
  40e470:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x4388>
  40e474:	add	x0, x0, #0x7f0
  40e478:	bl	401570 <printf@plt>
  40e47c:	ldr	x0, [x19, #32]
  40e480:	cbnz	x0, 40e220 <printf@plt+0xccb0>
  40e484:	ldr	x0, [x19, #24]
  40e488:	cbz	x0, 40e518 <printf@plt+0xcfa8>
  40e48c:	adrp	x2, 43a000 <_Znam@GLIBCXX_3.4>
  40e490:	adrp	x1, 43a000 <_Znam@GLIBCXX_3.4>
  40e494:	ldr	w4, [x0, #12]
  40e498:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x6388>
  40e49c:	ldr	w5, [x2, #1100]
  40e4a0:	add	x0, x0, #0x768
  40e4a4:	ldr	w3, [x1, #1116]
  40e4a8:	ldr	w2, [x19, #12]
  40e4ac:	mov	w1, w2
  40e4b0:	bl	401570 <printf@plt>
  40e4b4:	ldr	x2, [x19, #16]
  40e4b8:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x4388>
  40e4bc:	ldr	w1, [x19, #12]
  40e4c0:	add	x0, x0, #0x850
  40e4c4:	ldr	w2, [x2, #12]
  40e4c8:	bl	401570 <printf@plt>
  40e4cc:	ldr	x0, [x19, #24]
  40e4d0:	cbnz	x0, 40e324 <printf@plt+0xcdb4>
  40e4d4:	ldr	x0, [x19, #32]
  40e4d8:	cbz	x0, 40e530 <printf@plt+0xcfc0>
  40e4dc:	adrp	x2, 43a000 <_Znam@GLIBCXX_3.4>
  40e4e0:	ldr	w1, [x0, #12]
  40e4e4:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x6388>
  40e4e8:	add	x0, x0, #0x900
  40e4ec:	ldr	w2, [x2, #1160]
  40e4f0:	bl	401570 <printf@plt>
  40e4f4:	b	40e350 <printf@plt+0xcde0>
  40e4f8:	mov	w3, w4
  40e4fc:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x6388>
  40e500:	add	x0, x0, #0x8e0
  40e504:	bl	401570 <printf@plt>
  40e508:	b	40e350 <printf@plt+0xcde0>
  40e50c:	adrp	x1, 43a000 <_Znam@GLIBCXX_3.4>
  40e510:	ldr	w3, [x1, #1124]
  40e514:	b	40e234 <printf@plt+0xccc4>
  40e518:	mov	w0, #0x60                  	// #96
  40e51c:	adrp	x1, 41f000 <_ZdlPvm@@Base+0x6388>
  40e520:	add	x1, x1, #0x748
  40e524:	bl	415a20 <printf@plt+0x144b0>
  40e528:	ldr	x0, [x19, #24]
  40e52c:	b	40e48c <printf@plt+0xcf1c>
  40e530:	mov	w0, #0xa                   	// #10
  40e534:	bl	4013a0 <putchar@plt>
  40e538:	b	40e350 <printf@plt+0xcde0>
  40e53c:	nop
  40e540:	stp	x29, x30, [sp, #-48]!
  40e544:	mov	x2, #0x2                   	// #2
  40e548:	mov	x1, #0x1                   	// #1
  40e54c:	mov	x29, sp
  40e550:	stp	x19, x20, [sp, #16]
  40e554:	adrp	x20, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40e558:	mov	x19, x0
  40e55c:	ldr	x3, [x20, #3472]
  40e560:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x6388>
  40e564:	add	x0, x0, #0xf00
  40e568:	str	x21, [sp, #32]
  40e56c:	adrp	x21, 41b000 <_ZdlPvm@@Base+0x2388>
  40e570:	add	x21, x21, #0x20
  40e574:	bl	4014f0 <fwrite@plt>
  40e578:	ldr	x0, [x19, #16]
  40e57c:	ldr	x1, [x0]
  40e580:	ldr	x1, [x1]
  40e584:	blr	x1
  40e588:	ldr	x3, [x20, #3472]
  40e58c:	mov	x0, x21
  40e590:	mov	x2, #0x2                   	// #2
  40e594:	mov	x1, #0x1                   	// #1
  40e598:	bl	4014f0 <fwrite@plt>
  40e59c:	ldr	x0, [x19, #24]
  40e5a0:	cbz	x0, 40e5e0 <printf@plt+0xd070>
  40e5a4:	ldr	x3, [x20, #3472]
  40e5a8:	mov	x2, #0x7                   	// #7
  40e5ac:	mov	x1, #0x1                   	// #1
  40e5b0:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x6388>
  40e5b4:	add	x0, x0, #0x9a8
  40e5b8:	bl	4014f0 <fwrite@plt>
  40e5bc:	ldr	x0, [x19, #24]
  40e5c0:	ldr	x1, [x0]
  40e5c4:	ldr	x1, [x1]
  40e5c8:	blr	x1
  40e5cc:	ldr	x3, [x20, #3472]
  40e5d0:	mov	x0, x21
  40e5d4:	mov	x2, #0x2                   	// #2
  40e5d8:	mov	x1, #0x1                   	// #1
  40e5dc:	bl	4014f0 <fwrite@plt>
  40e5e0:	ldr	x0, [x19, #32]
  40e5e4:	cbz	x0, 40e630 <printf@plt+0xd0c0>
  40e5e8:	ldr	x3, [x20, #3472]
  40e5ec:	mov	x2, #0x7                   	// #7
  40e5f0:	mov	x1, #0x1                   	// #1
  40e5f4:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x6388>
  40e5f8:	add	x0, x0, #0x9b0
  40e5fc:	bl	4014f0 <fwrite@plt>
  40e600:	ldr	x0, [x19, #32]
  40e604:	ldr	x1, [x0]
  40e608:	ldr	x1, [x1]
  40e60c:	blr	x1
  40e610:	ldr	x3, [x20, #3472]
  40e614:	mov	x0, x21
  40e618:	ldp	x19, x20, [sp, #16]
  40e61c:	mov	x2, #0x2                   	// #2
  40e620:	ldr	x21, [sp, #32]
  40e624:	mov	x1, #0x1                   	// #1
  40e628:	ldp	x29, x30, [sp], #48
  40e62c:	b	4014f0 <fwrite@plt>
  40e630:	ldp	x19, x20, [sp, #16]
  40e634:	ldr	x21, [sp, #32]
  40e638:	ldp	x29, x30, [sp], #48
  40e63c:	ret
  40e640:	stp	x29, x30, [sp, #-32]!
  40e644:	adrp	x1, 41f000 <_ZdlPvm@@Base+0x6388>
  40e648:	add	x1, x1, #0x9f0
  40e64c:	mov	x29, sp
  40e650:	stp	x19, x20, [sp, #16]
  40e654:	mov	x19, x0
  40e658:	ldr	x20, [x0, #24]
  40e65c:	str	x1, [x0]
  40e660:	cbz	x20, 40e690 <printf@plt+0xd120>
  40e664:	ldr	x1, [x20]
  40e668:	adrp	x0, 40e000 <printf@plt+0xca90>
  40e66c:	add	x0, x0, #0x6f0
  40e670:	ldr	x1, [x1, #16]
  40e674:	cmp	x1, x0
  40e678:	mov	x0, x20
  40e67c:	b.ne	40e6d4 <printf@plt+0xd164>  // b.any
  40e680:	bl	40e640 <printf@plt+0xd0d0>
  40e684:	mov	x0, x20
  40e688:	mov	x1, #0x28                  	// #40
  40e68c:	bl	418c78 <_ZdlPvm@@Base>
  40e690:	ldr	x20, [x19, #32]
  40e694:	cbz	x20, 40e6c4 <printf@plt+0xd154>
  40e698:	ldr	x1, [x20]
  40e69c:	adrp	x0, 40e000 <printf@plt+0xca90>
  40e6a0:	add	x0, x0, #0x6f0
  40e6a4:	ldr	x1, [x1, #16]
  40e6a8:	cmp	x1, x0
  40e6ac:	mov	x0, x20
  40e6b0:	b.ne	40e6dc <printf@plt+0xd16c>  // b.any
  40e6b4:	bl	40e640 <printf@plt+0xd0d0>
  40e6b8:	mov	x0, x20
  40e6bc:	mov	x1, #0x28                  	// #40
  40e6c0:	bl	418c78 <_ZdlPvm@@Base>
  40e6c4:	mov	x0, x19
  40e6c8:	ldp	x19, x20, [sp, #16]
  40e6cc:	ldp	x29, x30, [sp], #32
  40e6d0:	b	408260 <printf@plt+0x6cf0>
  40e6d4:	blr	x1
  40e6d8:	b	40e690 <printf@plt+0xd120>
  40e6dc:	blr	x1
  40e6e0:	mov	x0, x19
  40e6e4:	ldp	x19, x20, [sp, #16]
  40e6e8:	ldp	x29, x30, [sp], #32
  40e6ec:	b	408260 <printf@plt+0x6cf0>
  40e6f0:	stp	x29, x30, [sp, #-96]!
  40e6f4:	mov	x29, sp
  40e6f8:	stp	x19, x20, [sp, #16]
  40e6fc:	ldr	x20, [x0, #24]
  40e700:	stp	x21, x22, [sp, #32]
  40e704:	adrp	x22, 41f000 <_ZdlPvm@@Base+0x6388>
  40e708:	stp	x23, x24, [sp, #48]
  40e70c:	add	x22, x22, #0x9f0
  40e710:	mov	x23, x0
  40e714:	stp	x25, x26, [sp, #64]
  40e718:	str	x27, [sp, #80]
  40e71c:	str	x22, [x0]
  40e720:	cbz	x20, 40f274 <printf@plt+0xdd04>
  40e724:	ldr	x0, [x20]
  40e728:	adrp	x19, 40e000 <printf@plt+0xca90>
  40e72c:	add	x19, x19, #0x6f0
  40e730:	ldr	x1, [x0, #16]
  40e734:	cmp	x1, x19
  40e738:	b.ne	40fe04 <printf@plt+0xe894>  // b.any
  40e73c:	ldr	x21, [x20, #24]
  40e740:	str	x22, [x20]
  40e744:	cbz	x21, 40ecd0 <printf@plt+0xd760>
  40e748:	ldr	x0, [x21]
  40e74c:	ldr	x1, [x0, #16]
  40e750:	cmp	x1, x19
  40e754:	b.ne	40fe10 <printf@plt+0xe8a0>  // b.any
  40e758:	ldr	x24, [x21, #24]
  40e75c:	str	x22, [x21]
  40e760:	cbz	x24, 40ea0c <printf@plt+0xd49c>
  40e764:	ldr	x0, [x24]
  40e768:	ldr	x1, [x0, #16]
  40e76c:	cmp	x1, x19
  40e770:	b.ne	40fe58 <printf@plt+0xe8e8>  // b.any
  40e774:	ldr	x25, [x24, #24]
  40e778:	str	x22, [x24]
  40e77c:	cbz	x25, 40e8b8 <printf@plt+0xd348>
  40e780:	ldr	x0, [x25]
  40e784:	ldr	x1, [x0, #16]
  40e788:	cmp	x1, x19
  40e78c:	b.ne	40feb8 <printf@plt+0xe948>  // b.any
  40e790:	ldr	x26, [x25, #24]
  40e794:	str	x22, [x25]
  40e798:	cbz	x26, 40e81c <printf@plt+0xd2ac>
  40e79c:	ldr	x0, [x26]
  40e7a0:	ldr	x1, [x0, #16]
  40e7a4:	cmp	x1, x19
  40e7a8:	b.ne	40ff6c <printf@plt+0xe9fc>  // b.any
  40e7ac:	ldr	x27, [x26, #24]
  40e7b0:	str	x22, [x26]
  40e7b4:	cbz	x27, 40e7dc <printf@plt+0xd26c>
  40e7b8:	ldr	x0, [x27]
  40e7bc:	ldr	x1, [x0, #16]
  40e7c0:	mov	x0, x27
  40e7c4:	cmp	x1, x19
  40e7c8:	b.ne	410248 <printf@plt+0xecd8>  // b.any
  40e7cc:	bl	40e640 <printf@plt+0xd0d0>
  40e7d0:	mov	x0, x27
  40e7d4:	mov	x1, #0x28                  	// #40
  40e7d8:	bl	418c78 <_ZdlPvm@@Base>
  40e7dc:	ldr	x27, [x26, #32]
  40e7e0:	cbz	x27, 40e808 <printf@plt+0xd298>
  40e7e4:	ldr	x0, [x27]
  40e7e8:	ldr	x1, [x0, #16]
  40e7ec:	mov	x0, x27
  40e7f0:	cmp	x1, x19
  40e7f4:	b.ne	410148 <printf@plt+0xebd8>  // b.any
  40e7f8:	bl	40e640 <printf@plt+0xd0d0>
  40e7fc:	mov	x0, x27
  40e800:	mov	x1, #0x28                  	// #40
  40e804:	bl	418c78 <_ZdlPvm@@Base>
  40e808:	mov	x0, x26
  40e80c:	bl	408260 <printf@plt+0x6cf0>
  40e810:	mov	x0, x26
  40e814:	mov	x1, #0x28                  	// #40
  40e818:	bl	418c78 <_ZdlPvm@@Base>
  40e81c:	ldr	x26, [x25, #32]
  40e820:	cbz	x26, 40e8a4 <printf@plt+0xd334>
  40e824:	ldr	x0, [x26]
  40e828:	ldr	x1, [x0, #16]
  40e82c:	cmp	x1, x19
  40e830:	b.ne	410014 <printf@plt+0xeaa4>  // b.any
  40e834:	ldr	x27, [x26, #24]
  40e838:	str	x22, [x26]
  40e83c:	cbz	x27, 40e864 <printf@plt+0xd2f4>
  40e840:	ldr	x0, [x27]
  40e844:	ldr	x1, [x0, #16]
  40e848:	mov	x0, x27
  40e84c:	cmp	x1, x19
  40e850:	b.ne	410138 <printf@plt+0xebc8>  // b.any
  40e854:	bl	40e640 <printf@plt+0xd0d0>
  40e858:	mov	x0, x27
  40e85c:	mov	x1, #0x28                  	// #40
  40e860:	bl	418c78 <_ZdlPvm@@Base>
  40e864:	ldr	x27, [x26, #32]
  40e868:	cbz	x27, 40e890 <printf@plt+0xd320>
  40e86c:	ldr	x0, [x27]
  40e870:	ldr	x1, [x0, #16]
  40e874:	mov	x0, x27
  40e878:	cmp	x1, x19
  40e87c:	b.ne	410140 <printf@plt+0xebd0>  // b.any
  40e880:	bl	40e640 <printf@plt+0xd0d0>
  40e884:	mov	x0, x27
  40e888:	mov	x1, #0x28                  	// #40
  40e88c:	bl	418c78 <_ZdlPvm@@Base>
  40e890:	mov	x0, x26
  40e894:	bl	408260 <printf@plt+0x6cf0>
  40e898:	mov	x0, x26
  40e89c:	mov	x1, #0x28                  	// #40
  40e8a0:	bl	418c78 <_ZdlPvm@@Base>
  40e8a4:	mov	x0, x25
  40e8a8:	bl	408260 <printf@plt+0x6cf0>
  40e8ac:	mov	x0, x25
  40e8b0:	mov	x1, #0x28                  	// #40
  40e8b4:	bl	418c78 <_ZdlPvm@@Base>
  40e8b8:	ldr	x25, [x24, #32]
  40e8bc:	cbz	x25, 40e9f8 <printf@plt+0xd488>
  40e8c0:	ldr	x0, [x25]
  40e8c4:	ldr	x1, [x0, #16]
  40e8c8:	cmp	x1, x19
  40e8cc:	b.ne	40ff48 <printf@plt+0xe9d8>  // b.any
  40e8d0:	ldr	x26, [x25, #24]
  40e8d4:	str	x22, [x25]
  40e8d8:	cbz	x26, 40e95c <printf@plt+0xd3ec>
  40e8dc:	ldr	x0, [x26]
  40e8e0:	ldr	x1, [x0, #16]
  40e8e4:	cmp	x1, x19
  40e8e8:	b.ne	40fff0 <printf@plt+0xea80>  // b.any
  40e8ec:	ldr	x27, [x26, #24]
  40e8f0:	str	x22, [x26]
  40e8f4:	cbz	x27, 40e91c <printf@plt+0xd3ac>
  40e8f8:	ldr	x0, [x27]
  40e8fc:	ldr	x1, [x0, #16]
  40e900:	mov	x0, x27
  40e904:	cmp	x1, x19
  40e908:	b.ne	4100f8 <printf@plt+0xeb88>  // b.any
  40e90c:	bl	40e640 <printf@plt+0xd0d0>
  40e910:	mov	x0, x27
  40e914:	mov	x1, #0x28                  	// #40
  40e918:	bl	418c78 <_ZdlPvm@@Base>
  40e91c:	ldr	x27, [x26, #32]
  40e920:	cbz	x27, 40e948 <printf@plt+0xd3d8>
  40e924:	ldr	x0, [x27]
  40e928:	ldr	x1, [x0, #16]
  40e92c:	mov	x0, x27
  40e930:	cmp	x1, x19
  40e934:	b.ne	4100f0 <printf@plt+0xeb80>  // b.any
  40e938:	bl	40e640 <printf@plt+0xd0d0>
  40e93c:	mov	x0, x27
  40e940:	mov	x1, #0x28                  	// #40
  40e944:	bl	418c78 <_ZdlPvm@@Base>
  40e948:	mov	x0, x26
  40e94c:	bl	408260 <printf@plt+0x6cf0>
  40e950:	mov	x0, x26
  40e954:	mov	x1, #0x28                  	// #40
  40e958:	bl	418c78 <_ZdlPvm@@Base>
  40e95c:	ldr	x26, [x25, #32]
  40e960:	cbz	x26, 40e9e4 <printf@plt+0xd474>
  40e964:	ldr	x0, [x26]
  40e968:	ldr	x1, [x0, #16]
  40e96c:	cmp	x1, x19
  40e970:	b.ne	410038 <printf@plt+0xeac8>  // b.any
  40e974:	ldr	x27, [x26, #24]
  40e978:	str	x22, [x26]
  40e97c:	cbz	x27, 40e9a4 <printf@plt+0xd434>
  40e980:	ldr	x0, [x27]
  40e984:	ldr	x1, [x0, #16]
  40e988:	mov	x0, x27
  40e98c:	cmp	x1, x19
  40e990:	b.ne	4101b0 <printf@plt+0xec40>  // b.any
  40e994:	bl	40e640 <printf@plt+0xd0d0>
  40e998:	mov	x0, x27
  40e99c:	mov	x1, #0x28                  	// #40
  40e9a0:	bl	418c78 <_ZdlPvm@@Base>
  40e9a4:	ldr	x27, [x26, #32]
  40e9a8:	cbz	x27, 40e9d0 <printf@plt+0xd460>
  40e9ac:	ldr	x0, [x27]
  40e9b0:	ldr	x1, [x0, #16]
  40e9b4:	mov	x0, x27
  40e9b8:	cmp	x1, x19
  40e9bc:	b.ne	4102b8 <printf@plt+0xed48>  // b.any
  40e9c0:	bl	40e640 <printf@plt+0xd0d0>
  40e9c4:	mov	x0, x27
  40e9c8:	mov	x1, #0x28                  	// #40
  40e9cc:	bl	418c78 <_ZdlPvm@@Base>
  40e9d0:	mov	x0, x26
  40e9d4:	bl	408260 <printf@plt+0x6cf0>
  40e9d8:	mov	x0, x26
  40e9dc:	mov	x1, #0x28                  	// #40
  40e9e0:	bl	418c78 <_ZdlPvm@@Base>
  40e9e4:	mov	x0, x25
  40e9e8:	bl	408260 <printf@plt+0x6cf0>
  40e9ec:	mov	x0, x25
  40e9f0:	mov	x1, #0x28                  	// #40
  40e9f4:	bl	418c78 <_ZdlPvm@@Base>
  40e9f8:	mov	x0, x24
  40e9fc:	bl	408260 <printf@plt+0x6cf0>
  40ea00:	mov	x0, x24
  40ea04:	mov	x1, #0x28                  	// #40
  40ea08:	bl	418c78 <_ZdlPvm@@Base>
  40ea0c:	ldr	x24, [x21, #32]
  40ea10:	cbz	x24, 40ecbc <printf@plt+0xd74c>
  40ea14:	ldr	x0, [x24]
  40ea18:	ldr	x1, [x0, #16]
  40ea1c:	cmp	x1, x19
  40ea20:	b.ne	40fe70 <printf@plt+0xe900>  // b.any
  40ea24:	ldr	x25, [x24, #24]
  40ea28:	str	x22, [x24]
  40ea2c:	cbz	x25, 40eb68 <printf@plt+0xd5f8>
  40ea30:	ldr	x0, [x25]
  40ea34:	ldr	x1, [x0, #16]
  40ea38:	cmp	x1, x19
  40ea3c:	b.ne	40fed0 <printf@plt+0xe960>  // b.any
  40ea40:	ldr	x26, [x25, #24]
  40ea44:	str	x22, [x25]
  40ea48:	cbz	x26, 40eacc <printf@plt+0xd55c>
  40ea4c:	ldr	x0, [x26]
  40ea50:	ldr	x1, [x0, #16]
  40ea54:	cmp	x1, x19
  40ea58:	b.ne	40ffc0 <printf@plt+0xea50>  // b.any
  40ea5c:	ldr	x27, [x26, #24]
  40ea60:	str	x22, [x26]
  40ea64:	cbz	x27, 40ea8c <printf@plt+0xd51c>
  40ea68:	ldr	x0, [x27]
  40ea6c:	ldr	x1, [x0, #16]
  40ea70:	mov	x0, x27
  40ea74:	cmp	x1, x19
  40ea78:	b.ne	410250 <printf@plt+0xece0>  // b.any
  40ea7c:	bl	40e640 <printf@plt+0xd0d0>
  40ea80:	mov	x0, x27
  40ea84:	mov	x1, #0x28                  	// #40
  40ea88:	bl	418c78 <_ZdlPvm@@Base>
  40ea8c:	ldr	x27, [x26, #32]
  40ea90:	cbz	x27, 40eab8 <printf@plt+0xd548>
  40ea94:	ldr	x0, [x27]
  40ea98:	ldr	x1, [x0, #16]
  40ea9c:	mov	x0, x27
  40eaa0:	cmp	x1, x19
  40eaa4:	b.ne	410160 <printf@plt+0xebf0>  // b.any
  40eaa8:	bl	40e640 <printf@plt+0xd0d0>
  40eaac:	mov	x0, x27
  40eab0:	mov	x1, #0x28                  	// #40
  40eab4:	bl	418c78 <_ZdlPvm@@Base>
  40eab8:	mov	x0, x26
  40eabc:	bl	408260 <printf@plt+0x6cf0>
  40eac0:	mov	x0, x26
  40eac4:	mov	x1, #0x28                  	// #40
  40eac8:	bl	418c78 <_ZdlPvm@@Base>
  40eacc:	ldr	x26, [x25, #32]
  40ead0:	cbz	x26, 40eb54 <printf@plt+0xd5e4>
  40ead4:	ldr	x0, [x26]
  40ead8:	ldr	x1, [x0, #16]
  40eadc:	cmp	x1, x19
  40eae0:	b.ne	4100a4 <printf@plt+0xeb34>  // b.any
  40eae4:	ldr	x27, [x26, #24]
  40eae8:	str	x22, [x26]
  40eaec:	cbz	x27, 40eb14 <printf@plt+0xd5a4>
  40eaf0:	ldr	x0, [x27]
  40eaf4:	ldr	x1, [x0, #16]
  40eaf8:	mov	x0, x27
  40eafc:	cmp	x1, x19
  40eb00:	b.ne	4101c0 <printf@plt+0xec50>  // b.any
  40eb04:	bl	40e640 <printf@plt+0xd0d0>
  40eb08:	mov	x0, x27
  40eb0c:	mov	x1, #0x28                  	// #40
  40eb10:	bl	418c78 <_ZdlPvm@@Base>
  40eb14:	ldr	x27, [x26, #32]
  40eb18:	cbz	x27, 40eb40 <printf@plt+0xd5d0>
  40eb1c:	ldr	x0, [x27]
  40eb20:	ldr	x1, [x0, #16]
  40eb24:	mov	x0, x27
  40eb28:	cmp	x1, x19
  40eb2c:	b.ne	410190 <printf@plt+0xec20>  // b.any
  40eb30:	bl	40e640 <printf@plt+0xd0d0>
  40eb34:	mov	x0, x27
  40eb38:	mov	x1, #0x28                  	// #40
  40eb3c:	bl	418c78 <_ZdlPvm@@Base>
  40eb40:	mov	x0, x26
  40eb44:	bl	408260 <printf@plt+0x6cf0>
  40eb48:	mov	x0, x26
  40eb4c:	mov	x1, #0x28                  	// #40
  40eb50:	bl	418c78 <_ZdlPvm@@Base>
  40eb54:	mov	x0, x25
  40eb58:	bl	408260 <printf@plt+0x6cf0>
  40eb5c:	mov	x0, x25
  40eb60:	mov	x1, #0x28                  	// #40
  40eb64:	bl	418c78 <_ZdlPvm@@Base>
  40eb68:	ldr	x25, [x24, #32]
  40eb6c:	cbz	x25, 40eca8 <printf@plt+0xd738>
  40eb70:	ldr	x0, [x25]
  40eb74:	ldr	x1, [x0, #16]
  40eb78:	cmp	x1, x19
  40eb7c:	b.ne	40ff24 <printf@plt+0xe9b4>  // b.any
  40eb80:	ldr	x26, [x25, #24]
  40eb84:	str	x22, [x25]
  40eb88:	cbz	x26, 40ec0c <printf@plt+0xd69c>
  40eb8c:	ldr	x0, [x26]
  40eb90:	ldr	x1, [x0, #16]
  40eb94:	cmp	x1, x19
  40eb98:	b.ne	4100bc <printf@plt+0xeb4c>  // b.any
  40eb9c:	ldr	x27, [x26, #24]
  40eba0:	str	x22, [x26]
  40eba4:	cbz	x27, 40ebcc <printf@plt+0xd65c>
  40eba8:	ldr	x0, [x27]
  40ebac:	ldr	x1, [x0, #16]
  40ebb0:	mov	x0, x27
  40ebb4:	cmp	x1, x19
  40ebb8:	b.ne	410188 <printf@plt+0xec18>  // b.any
  40ebbc:	bl	40e640 <printf@plt+0xd0d0>
  40ebc0:	mov	x0, x27
  40ebc4:	mov	x1, #0x28                  	// #40
  40ebc8:	bl	418c78 <_ZdlPvm@@Base>
  40ebcc:	ldr	x27, [x26, #32]
  40ebd0:	cbz	x27, 40ebf8 <printf@plt+0xd688>
  40ebd4:	ldr	x0, [x27]
  40ebd8:	ldr	x1, [x0, #16]
  40ebdc:	mov	x0, x27
  40ebe0:	cmp	x1, x19
  40ebe4:	b.ne	410180 <printf@plt+0xec10>  // b.any
  40ebe8:	bl	40e640 <printf@plt+0xd0d0>
  40ebec:	mov	x0, x27
  40ebf0:	mov	x1, #0x28                  	// #40
  40ebf4:	bl	418c78 <_ZdlPvm@@Base>
  40ebf8:	mov	x0, x26
  40ebfc:	bl	408260 <printf@plt+0x6cf0>
  40ec00:	mov	x0, x26
  40ec04:	mov	x1, #0x28                  	// #40
  40ec08:	bl	418c78 <_ZdlPvm@@Base>
  40ec0c:	ldr	x26, [x25, #32]
  40ec10:	cbz	x26, 40ec94 <printf@plt+0xd724>
  40ec14:	ldr	x0, [x26]
  40ec18:	ldr	x1, [x0, #16]
  40ec1c:	cmp	x1, x19
  40ec20:	b.ne	4100b0 <printf@plt+0xeb40>  // b.any
  40ec24:	ldr	x27, [x26, #24]
  40ec28:	str	x22, [x26]
  40ec2c:	cbz	x27, 40ec54 <printf@plt+0xd6e4>
  40ec30:	ldr	x0, [x27]
  40ec34:	ldr	x1, [x0, #16]
  40ec38:	mov	x0, x27
  40ec3c:	cmp	x1, x19
  40ec40:	b.ne	410278 <printf@plt+0xed08>  // b.any
  40ec44:	bl	40e640 <printf@plt+0xd0d0>
  40ec48:	mov	x0, x27
  40ec4c:	mov	x1, #0x28                  	// #40
  40ec50:	bl	418c78 <_ZdlPvm@@Base>
  40ec54:	ldr	x27, [x26, #32]
  40ec58:	cbz	x27, 40ec80 <printf@plt+0xd710>
  40ec5c:	ldr	x0, [x27]
  40ec60:	ldr	x1, [x0, #16]
  40ec64:	mov	x0, x27
  40ec68:	cmp	x1, x19
  40ec6c:	b.ne	4102a0 <printf@plt+0xed30>  // b.any
  40ec70:	bl	40e640 <printf@plt+0xd0d0>
  40ec74:	mov	x0, x27
  40ec78:	mov	x1, #0x28                  	// #40
  40ec7c:	bl	418c78 <_ZdlPvm@@Base>
  40ec80:	mov	x0, x26
  40ec84:	bl	408260 <printf@plt+0x6cf0>
  40ec88:	mov	x0, x26
  40ec8c:	mov	x1, #0x28                  	// #40
  40ec90:	bl	418c78 <_ZdlPvm@@Base>
  40ec94:	mov	x0, x25
  40ec98:	bl	408260 <printf@plt+0x6cf0>
  40ec9c:	mov	x0, x25
  40eca0:	mov	x1, #0x28                  	// #40
  40eca4:	bl	418c78 <_ZdlPvm@@Base>
  40eca8:	mov	x0, x24
  40ecac:	bl	408260 <printf@plt+0x6cf0>
  40ecb0:	mov	x0, x24
  40ecb4:	mov	x1, #0x28                  	// #40
  40ecb8:	bl	418c78 <_ZdlPvm@@Base>
  40ecbc:	mov	x0, x21
  40ecc0:	bl	408260 <printf@plt+0x6cf0>
  40ecc4:	mov	x0, x21
  40ecc8:	mov	x1, #0x28                  	// #40
  40eccc:	bl	418c78 <_ZdlPvm@@Base>
  40ecd0:	ldr	x21, [x20, #32]
  40ecd4:	cbz	x21, 40f260 <printf@plt+0xdcf0>
  40ecd8:	ldr	x0, [x21]
  40ecdc:	ldr	x1, [x0, #16]
  40ece0:	cmp	x1, x19
  40ece4:	b.ne	40fe34 <printf@plt+0xe8c4>  // b.any
  40ece8:	ldr	x24, [x21, #24]
  40ecec:	str	x22, [x21]
  40ecf0:	cbz	x24, 40ef9c <printf@plt+0xda2c>
  40ecf4:	ldr	x0, [x24]
  40ecf8:	ldr	x1, [x0, #16]
  40ecfc:	cmp	x1, x19
  40ed00:	b.ne	40fe4c <printf@plt+0xe8dc>  // b.any
  40ed04:	ldr	x25, [x24, #24]
  40ed08:	str	x22, [x24]
  40ed0c:	cbz	x25, 40ee48 <printf@plt+0xd8d8>
  40ed10:	ldr	x0, [x25]
  40ed14:	ldr	x1, [x0, #16]
  40ed18:	cmp	x1, x19
  40ed1c:	b.ne	40ff18 <printf@plt+0xe9a8>  // b.any
  40ed20:	ldr	x26, [x25, #24]
  40ed24:	str	x22, [x25]
  40ed28:	cbz	x26, 40edac <printf@plt+0xd83c>
  40ed2c:	ldr	x0, [x26]
  40ed30:	ldr	x1, [x0, #16]
  40ed34:	cmp	x1, x19
  40ed38:	b.ne	410098 <printf@plt+0xeb28>  // b.any
  40ed3c:	ldr	x27, [x26, #24]
  40ed40:	str	x22, [x26]
  40ed44:	cbz	x27, 40ed6c <printf@plt+0xd7fc>
  40ed48:	ldr	x0, [x27]
  40ed4c:	ldr	x1, [x0, #16]
  40ed50:	mov	x0, x27
  40ed54:	cmp	x1, x19
  40ed58:	b.ne	4101c8 <printf@plt+0xec58>  // b.any
  40ed5c:	bl	40e640 <printf@plt+0xd0d0>
  40ed60:	mov	x0, x27
  40ed64:	mov	x1, #0x28                  	// #40
  40ed68:	bl	418c78 <_ZdlPvm@@Base>
  40ed6c:	ldr	x27, [x26, #32]
  40ed70:	cbz	x27, 40ed98 <printf@plt+0xd828>
  40ed74:	ldr	x0, [x27]
  40ed78:	ldr	x1, [x0, #16]
  40ed7c:	mov	x0, x27
  40ed80:	cmp	x1, x19
  40ed84:	b.ne	4101e8 <printf@plt+0xec78>  // b.any
  40ed88:	bl	40e640 <printf@plt+0xd0d0>
  40ed8c:	mov	x0, x27
  40ed90:	mov	x1, #0x28                  	// #40
  40ed94:	bl	418c78 <_ZdlPvm@@Base>
  40ed98:	mov	x0, x26
  40ed9c:	bl	408260 <printf@plt+0x6cf0>
  40eda0:	mov	x0, x26
  40eda4:	mov	x1, #0x28                  	// #40
  40eda8:	bl	418c78 <_ZdlPvm@@Base>
  40edac:	ldr	x26, [x25, #32]
  40edb0:	cbz	x26, 40ee34 <printf@plt+0xd8c4>
  40edb4:	ldr	x0, [x26]
  40edb8:	ldr	x1, [x0, #16]
  40edbc:	cmp	x1, x19
  40edc0:	b.ne	40ffb4 <printf@plt+0xea44>  // b.any
  40edc4:	ldr	x27, [x26, #24]
  40edc8:	str	x22, [x26]
  40edcc:	cbz	x27, 40edf4 <printf@plt+0xd884>
  40edd0:	ldr	x0, [x27]
  40edd4:	ldr	x1, [x0, #16]
  40edd8:	mov	x0, x27
  40eddc:	cmp	x1, x19
  40ede0:	b.ne	4101f0 <printf@plt+0xec80>  // b.any
  40ede4:	bl	40e640 <printf@plt+0xd0d0>
  40ede8:	mov	x0, x27
  40edec:	mov	x1, #0x28                  	// #40
  40edf0:	bl	418c78 <_ZdlPvm@@Base>
  40edf4:	ldr	x27, [x26, #32]
  40edf8:	cbz	x27, 40ee20 <printf@plt+0xd8b0>
  40edfc:	ldr	x0, [x27]
  40ee00:	ldr	x1, [x0, #16]
  40ee04:	mov	x0, x27
  40ee08:	cmp	x1, x19
  40ee0c:	b.ne	4101e0 <printf@plt+0xec70>  // b.any
  40ee10:	bl	40e640 <printf@plt+0xd0d0>
  40ee14:	mov	x0, x27
  40ee18:	mov	x1, #0x28                  	// #40
  40ee1c:	bl	418c78 <_ZdlPvm@@Base>
  40ee20:	mov	x0, x26
  40ee24:	bl	408260 <printf@plt+0x6cf0>
  40ee28:	mov	x0, x26
  40ee2c:	mov	x1, #0x28                  	// #40
  40ee30:	bl	418c78 <_ZdlPvm@@Base>
  40ee34:	mov	x0, x25
  40ee38:	bl	408260 <printf@plt+0x6cf0>
  40ee3c:	mov	x0, x25
  40ee40:	mov	x1, #0x28                  	// #40
  40ee44:	bl	418c78 <_ZdlPvm@@Base>
  40ee48:	ldr	x25, [x24, #32]
  40ee4c:	cbz	x25, 40ef88 <printf@plt+0xda18>
  40ee50:	ldr	x0, [x25]
  40ee54:	ldr	x1, [x0, #16]
  40ee58:	cmp	x1, x19
  40ee5c:	b.ne	40fef4 <printf@plt+0xe984>  // b.any
  40ee60:	ldr	x26, [x25, #24]
  40ee64:	str	x22, [x25]
  40ee68:	cbz	x26, 40eeec <printf@plt+0xd97c>
  40ee6c:	ldr	x0, [x26]
  40ee70:	ldr	x1, [x0, #16]
  40ee74:	cmp	x1, x19
  40ee78:	b.ne	40ffa8 <printf@plt+0xea38>  // b.any
  40ee7c:	ldr	x27, [x26, #24]
  40ee80:	str	x22, [x26]
  40ee84:	cbz	x27, 40eeac <printf@plt+0xd93c>
  40ee88:	ldr	x0, [x27]
  40ee8c:	ldr	x1, [x0, #16]
  40ee90:	mov	x0, x27
  40ee94:	cmp	x1, x19
  40ee98:	b.ne	410210 <printf@plt+0xeca0>  // b.any
  40ee9c:	bl	40e640 <printf@plt+0xd0d0>
  40eea0:	mov	x0, x27
  40eea4:	mov	x1, #0x28                  	// #40
  40eea8:	bl	418c78 <_ZdlPvm@@Base>
  40eeac:	ldr	x27, [x26, #32]
  40eeb0:	cbz	x27, 40eed8 <printf@plt+0xd968>
  40eeb4:	ldr	x0, [x27]
  40eeb8:	ldr	x1, [x0, #16]
  40eebc:	mov	x0, x27
  40eec0:	cmp	x1, x19
  40eec4:	b.ne	410108 <printf@plt+0xeb98>  // b.any
  40eec8:	bl	40e640 <printf@plt+0xd0d0>
  40eecc:	mov	x0, x27
  40eed0:	mov	x1, #0x28                  	// #40
  40eed4:	bl	418c78 <_ZdlPvm@@Base>
  40eed8:	mov	x0, x26
  40eedc:	bl	408260 <printf@plt+0x6cf0>
  40eee0:	mov	x0, x26
  40eee4:	mov	x1, #0x28                  	// #40
  40eee8:	bl	418c78 <_ZdlPvm@@Base>
  40eeec:	ldr	x26, [x25, #32]
  40eef0:	cbz	x26, 40ef74 <printf@plt+0xda04>
  40eef4:	ldr	x0, [x26]
  40eef8:	ldr	x1, [x0, #16]
  40eefc:	cmp	x1, x19
  40ef00:	b.ne	40ffe4 <printf@plt+0xea74>  // b.any
  40ef04:	ldr	x27, [x26, #24]
  40ef08:	str	x22, [x26]
  40ef0c:	cbz	x27, 40ef34 <printf@plt+0xd9c4>
  40ef10:	ldr	x0, [x27]
  40ef14:	ldr	x1, [x0, #16]
  40ef18:	mov	x0, x27
  40ef1c:	cmp	x1, x19
  40ef20:	b.ne	4101d8 <printf@plt+0xec68>  // b.any
  40ef24:	bl	40e640 <printf@plt+0xd0d0>
  40ef28:	mov	x0, x27
  40ef2c:	mov	x1, #0x28                  	// #40
  40ef30:	bl	418c78 <_ZdlPvm@@Base>
  40ef34:	ldr	x27, [x26, #32]
  40ef38:	cbz	x27, 40ef60 <printf@plt+0xd9f0>
  40ef3c:	ldr	x0, [x27]
  40ef40:	ldr	x1, [x0, #16]
  40ef44:	mov	x0, x27
  40ef48:	cmp	x1, x19
  40ef4c:	b.ne	410100 <printf@plt+0xeb90>  // b.any
  40ef50:	bl	40e640 <printf@plt+0xd0d0>
  40ef54:	mov	x0, x27
  40ef58:	mov	x1, #0x28                  	// #40
  40ef5c:	bl	418c78 <_ZdlPvm@@Base>
  40ef60:	mov	x0, x26
  40ef64:	bl	408260 <printf@plt+0x6cf0>
  40ef68:	mov	x0, x26
  40ef6c:	mov	x1, #0x28                  	// #40
  40ef70:	bl	418c78 <_ZdlPvm@@Base>
  40ef74:	mov	x0, x25
  40ef78:	bl	408260 <printf@plt+0x6cf0>
  40ef7c:	mov	x0, x25
  40ef80:	mov	x1, #0x28                  	// #40
  40ef84:	bl	418c78 <_ZdlPvm@@Base>
  40ef88:	mov	x0, x24
  40ef8c:	bl	408260 <printf@plt+0x6cf0>
  40ef90:	mov	x0, x24
  40ef94:	mov	x1, #0x28                  	// #40
  40ef98:	bl	418c78 <_ZdlPvm@@Base>
  40ef9c:	ldr	x24, [x21, #32]
  40efa0:	cbz	x24, 40f24c <printf@plt+0xdcdc>
  40efa4:	ldr	x0, [x24]
  40efa8:	ldr	x1, [x0, #16]
  40efac:	cmp	x1, x19
  40efb0:	b.ne	40fe64 <printf@plt+0xe8f4>  // b.any
  40efb4:	ldr	x25, [x24, #24]
  40efb8:	str	x22, [x24]
  40efbc:	cbz	x25, 40f0f8 <printf@plt+0xdb88>
  40efc0:	ldr	x0, [x25]
  40efc4:	ldr	x1, [x0, #16]
  40efc8:	cmp	x1, x19
  40efcc:	b.ne	40fedc <printf@plt+0xe96c>  // b.any
  40efd0:	ldr	x26, [x25, #24]
  40efd4:	str	x22, [x25]
  40efd8:	cbz	x26, 40f05c <printf@plt+0xdaec>
  40efdc:	ldr	x0, [x26]
  40efe0:	ldr	x1, [x0, #16]
  40efe4:	cmp	x1, x19
  40efe8:	b.ne	40ff90 <printf@plt+0xea20>  // b.any
  40efec:	ldr	x27, [x26, #24]
  40eff0:	str	x22, [x26]
  40eff4:	cbz	x27, 40f01c <printf@plt+0xdaac>
  40eff8:	ldr	x0, [x27]
  40effc:	ldr	x1, [x0, #16]
  40f000:	mov	x0, x27
  40f004:	cmp	x1, x19
  40f008:	b.ne	4102d0 <printf@plt+0xed60>  // b.any
  40f00c:	bl	40e640 <printf@plt+0xd0d0>
  40f010:	mov	x0, x27
  40f014:	mov	x1, #0x28                  	// #40
  40f018:	bl	418c78 <_ZdlPvm@@Base>
  40f01c:	ldr	x27, [x26, #32]
  40f020:	cbz	x27, 40f048 <printf@plt+0xdad8>
  40f024:	ldr	x0, [x27]
  40f028:	ldr	x1, [x0, #16]
  40f02c:	mov	x0, x27
  40f030:	cmp	x1, x19
  40f034:	b.ne	410298 <printf@plt+0xed28>  // b.any
  40f038:	bl	40e640 <printf@plt+0xd0d0>
  40f03c:	mov	x0, x27
  40f040:	mov	x1, #0x28                  	// #40
  40f044:	bl	418c78 <_ZdlPvm@@Base>
  40f048:	mov	x0, x26
  40f04c:	bl	408260 <printf@plt+0x6cf0>
  40f050:	mov	x0, x26
  40f054:	mov	x1, #0x28                  	// #40
  40f058:	bl	418c78 <_ZdlPvm@@Base>
  40f05c:	ldr	x26, [x25, #32]
  40f060:	cbz	x26, 40f0e4 <printf@plt+0xdb74>
  40f064:	ldr	x0, [x26]
  40f068:	ldr	x1, [x0, #16]
  40f06c:	cmp	x1, x19
  40f070:	b.ne	410080 <printf@plt+0xeb10>  // b.any
  40f074:	ldr	x27, [x26, #24]
  40f078:	str	x22, [x26]
  40f07c:	cbz	x27, 40f0a4 <printf@plt+0xdb34>
  40f080:	ldr	x0, [x27]
  40f084:	ldr	x1, [x0, #16]
  40f088:	mov	x0, x27
  40f08c:	cmp	x1, x19
  40f090:	b.ne	410290 <printf@plt+0xed20>  // b.any
  40f094:	bl	40e640 <printf@plt+0xd0d0>
  40f098:	mov	x0, x27
  40f09c:	mov	x1, #0x28                  	// #40
  40f0a0:	bl	418c78 <_ZdlPvm@@Base>
  40f0a4:	ldr	x27, [x26, #32]
  40f0a8:	cbz	x27, 40f0d0 <printf@plt+0xdb60>
  40f0ac:	ldr	x0, [x27]
  40f0b0:	ldr	x1, [x0, #16]
  40f0b4:	mov	x0, x27
  40f0b8:	cmp	x1, x19
  40f0bc:	b.ne	410158 <printf@plt+0xebe8>  // b.any
  40f0c0:	bl	40e640 <printf@plt+0xd0d0>
  40f0c4:	mov	x0, x27
  40f0c8:	mov	x1, #0x28                  	// #40
  40f0cc:	bl	418c78 <_ZdlPvm@@Base>
  40f0d0:	mov	x0, x26
  40f0d4:	bl	408260 <printf@plt+0x6cf0>
  40f0d8:	mov	x0, x26
  40f0dc:	mov	x1, #0x28                  	// #40
  40f0e0:	bl	418c78 <_ZdlPvm@@Base>
  40f0e4:	mov	x0, x25
  40f0e8:	bl	408260 <printf@plt+0x6cf0>
  40f0ec:	mov	x0, x25
  40f0f0:	mov	x1, #0x28                  	// #40
  40f0f4:	bl	418c78 <_ZdlPvm@@Base>
  40f0f8:	ldr	x25, [x24, #32]
  40f0fc:	cbz	x25, 40f238 <printf@plt+0xdcc8>
  40f100:	ldr	x0, [x25]
  40f104:	ldr	x1, [x0, #16]
  40f108:	cmp	x1, x19
  40f10c:	b.ne	40ff54 <printf@plt+0xe9e4>  // b.any
  40f110:	ldr	x26, [x25, #24]
  40f114:	str	x22, [x25]
  40f118:	cbz	x26, 40f19c <printf@plt+0xdc2c>
  40f11c:	ldr	x0, [x26]
  40f120:	ldr	x1, [x0, #16]
  40f124:	cmp	x1, x19
  40f128:	b.ne	40fffc <printf@plt+0xea8c>  // b.any
  40f12c:	ldr	x27, [x26, #24]
  40f130:	str	x22, [x26]
  40f134:	cbz	x27, 40f15c <printf@plt+0xdbec>
  40f138:	ldr	x0, [x27]
  40f13c:	ldr	x1, [x0, #16]
  40f140:	mov	x0, x27
  40f144:	cmp	x1, x19
  40f148:	b.ne	4100e0 <printf@plt+0xeb70>  // b.any
  40f14c:	bl	40e640 <printf@plt+0xd0d0>
  40f150:	mov	x0, x27
  40f154:	mov	x1, #0x28                  	// #40
  40f158:	bl	418c78 <_ZdlPvm@@Base>
  40f15c:	ldr	x27, [x26, #32]
  40f160:	cbz	x27, 40f188 <printf@plt+0xdc18>
  40f164:	ldr	x0, [x27]
  40f168:	ldr	x1, [x0, #16]
  40f16c:	mov	x0, x27
  40f170:	cmp	x1, x19
  40f174:	b.ne	410118 <printf@plt+0xeba8>  // b.any
  40f178:	bl	40e640 <printf@plt+0xd0d0>
  40f17c:	mov	x0, x27
  40f180:	mov	x1, #0x28                  	// #40
  40f184:	bl	418c78 <_ZdlPvm@@Base>
  40f188:	mov	x0, x26
  40f18c:	bl	408260 <printf@plt+0x6cf0>
  40f190:	mov	x0, x26
  40f194:	mov	x1, #0x28                  	// #40
  40f198:	bl	418c78 <_ZdlPvm@@Base>
  40f19c:	ldr	x26, [x25, #32]
  40f1a0:	cbz	x26, 40f224 <printf@plt+0xdcb4>
  40f1a4:	ldr	x0, [x26]
  40f1a8:	ldr	x1, [x0, #16]
  40f1ac:	cmp	x1, x19
  40f1b0:	b.ne	410008 <printf@plt+0xea98>  // b.any
  40f1b4:	ldr	x27, [x26, #24]
  40f1b8:	str	x22, [x26]
  40f1bc:	cbz	x27, 40f1e4 <printf@plt+0xdc74>
  40f1c0:	ldr	x0, [x27]
  40f1c4:	ldr	x1, [x0, #16]
  40f1c8:	mov	x0, x27
  40f1cc:	cmp	x1, x19
  40f1d0:	b.ne	410240 <printf@plt+0xecd0>  // b.any
  40f1d4:	bl	40e640 <printf@plt+0xd0d0>
  40f1d8:	mov	x0, x27
  40f1dc:	mov	x1, #0x28                  	// #40
  40f1e0:	bl	418c78 <_ZdlPvm@@Base>
  40f1e4:	ldr	x27, [x26, #32]
  40f1e8:	cbz	x27, 40f210 <printf@plt+0xdca0>
  40f1ec:	ldr	x0, [x27]
  40f1f0:	ldr	x1, [x0, #16]
  40f1f4:	mov	x0, x27
  40f1f8:	cmp	x1, x19
  40f1fc:	b.ne	410110 <printf@plt+0xeba0>  // b.any
  40f200:	bl	40e640 <printf@plt+0xd0d0>
  40f204:	mov	x0, x27
  40f208:	mov	x1, #0x28                  	// #40
  40f20c:	bl	418c78 <_ZdlPvm@@Base>
  40f210:	mov	x0, x26
  40f214:	bl	408260 <printf@plt+0x6cf0>
  40f218:	mov	x0, x26
  40f21c:	mov	x1, #0x28                  	// #40
  40f220:	bl	418c78 <_ZdlPvm@@Base>
  40f224:	mov	x0, x25
  40f228:	bl	408260 <printf@plt+0x6cf0>
  40f22c:	mov	x0, x25
  40f230:	mov	x1, #0x28                  	// #40
  40f234:	bl	418c78 <_ZdlPvm@@Base>
  40f238:	mov	x0, x24
  40f23c:	bl	408260 <printf@plt+0x6cf0>
  40f240:	mov	x0, x24
  40f244:	mov	x1, #0x28                  	// #40
  40f248:	bl	418c78 <_ZdlPvm@@Base>
  40f24c:	mov	x0, x21
  40f250:	bl	408260 <printf@plt+0x6cf0>
  40f254:	mov	x0, x21
  40f258:	mov	x1, #0x28                  	// #40
  40f25c:	bl	418c78 <_ZdlPvm@@Base>
  40f260:	mov	x0, x20
  40f264:	bl	408260 <printf@plt+0x6cf0>
  40f268:	mov	x0, x20
  40f26c:	mov	x1, #0x28                  	// #40
  40f270:	bl	418c78 <_ZdlPvm@@Base>
  40f274:	ldr	x20, [x23, #32]
  40f278:	cbz	x20, 40fdcc <printf@plt+0xe85c>
  40f27c:	ldr	x0, [x20]
  40f280:	adrp	x19, 40e000 <printf@plt+0xca90>
  40f284:	add	x19, x19, #0x6f0
  40f288:	ldr	x1, [x0, #16]
  40f28c:	cmp	x1, x19
  40f290:	b.ne	40fdf8 <printf@plt+0xe888>  // b.any
  40f294:	ldr	x21, [x20, #24]
  40f298:	str	x22, [x20]
  40f29c:	cbz	x21, 40f828 <printf@plt+0xe2b8>
  40f2a0:	ldr	x0, [x21]
  40f2a4:	ldr	x1, [x0, #16]
  40f2a8:	cmp	x1, x19
  40f2ac:	b.ne	40fe28 <printf@plt+0xe8b8>  // b.any
  40f2b0:	ldr	x24, [x21, #24]
  40f2b4:	str	x22, [x21]
  40f2b8:	cbz	x24, 40f564 <printf@plt+0xdff4>
  40f2bc:	ldr	x0, [x24]
  40f2c0:	ldr	x1, [x0, #16]
  40f2c4:	cmp	x1, x19
  40f2c8:	b.ne	40fe94 <printf@plt+0xe924>  // b.any
  40f2cc:	ldr	x25, [x24, #24]
  40f2d0:	str	x22, [x24]
  40f2d4:	cbz	x25, 40f410 <printf@plt+0xdea0>
  40f2d8:	ldr	x0, [x25]
  40f2dc:	ldr	x1, [x0, #16]
  40f2e0:	cmp	x1, x19
  40f2e4:	b.ne	40fea0 <printf@plt+0xe930>  // b.any
  40f2e8:	ldr	x26, [x25, #24]
  40f2ec:	str	x22, [x25]
  40f2f0:	cbz	x26, 40f374 <printf@plt+0xde04>
  40f2f4:	ldr	x0, [x26]
  40f2f8:	ldr	x1, [x0, #16]
  40f2fc:	cmp	x1, x19
  40f300:	b.ne	40ff60 <printf@plt+0xe9f0>  // b.any
  40f304:	ldr	x27, [x26, #24]
  40f308:	str	x22, [x26]
  40f30c:	cbz	x27, 40f334 <printf@plt+0xddc4>
  40f310:	ldr	x0, [x27]
  40f314:	ldr	x1, [x0, #16]
  40f318:	mov	x0, x27
  40f31c:	cmp	x1, x19
  40f320:	b.ne	410170 <printf@plt+0xec00>  // b.any
  40f324:	bl	40e640 <printf@plt+0xd0d0>
  40f328:	mov	x0, x27
  40f32c:	mov	x1, #0x28                  	// #40
  40f330:	bl	418c78 <_ZdlPvm@@Base>
  40f334:	ldr	x27, [x26, #32]
  40f338:	cbz	x27, 40f360 <printf@plt+0xddf0>
  40f33c:	ldr	x0, [x27]
  40f340:	ldr	x1, [x0, #16]
  40f344:	mov	x0, x27
  40f348:	cmp	x1, x19
  40f34c:	b.ne	4101a8 <printf@plt+0xec38>  // b.any
  40f350:	bl	40e640 <printf@plt+0xd0d0>
  40f354:	mov	x0, x27
  40f358:	mov	x1, #0x28                  	// #40
  40f35c:	bl	418c78 <_ZdlPvm@@Base>
  40f360:	mov	x0, x26
  40f364:	bl	408260 <printf@plt+0x6cf0>
  40f368:	mov	x0, x26
  40f36c:	mov	x1, #0x28                  	// #40
  40f370:	bl	418c78 <_ZdlPvm@@Base>
  40f374:	ldr	x26, [x25, #32]
  40f378:	cbz	x26, 40f3fc <printf@plt+0xde8c>
  40f37c:	ldr	x0, [x26]
  40f380:	ldr	x1, [x0, #16]
  40f384:	cmp	x1, x19
  40f388:	b.ne	41002c <printf@plt+0xeabc>  // b.any
  40f38c:	ldr	x27, [x26, #24]
  40f390:	str	x22, [x26]
  40f394:	cbz	x27, 40f3bc <printf@plt+0xde4c>
  40f398:	ldr	x0, [x27]
  40f39c:	ldr	x1, [x0, #16]
  40f3a0:	mov	x0, x27
  40f3a4:	cmp	x1, x19
  40f3a8:	b.ne	410288 <printf@plt+0xed18>  // b.any
  40f3ac:	bl	40e640 <printf@plt+0xd0d0>
  40f3b0:	mov	x0, x27
  40f3b4:	mov	x1, #0x28                  	// #40
  40f3b8:	bl	418c78 <_ZdlPvm@@Base>
  40f3bc:	ldr	x27, [x26, #32]
  40f3c0:	cbz	x27, 40f3e8 <printf@plt+0xde78>
  40f3c4:	ldr	x0, [x27]
  40f3c8:	ldr	x1, [x0, #16]
  40f3cc:	mov	x0, x27
  40f3d0:	cmp	x1, x19
  40f3d4:	b.ne	410280 <printf@plt+0xed10>  // b.any
  40f3d8:	bl	40e640 <printf@plt+0xd0d0>
  40f3dc:	mov	x0, x27
  40f3e0:	mov	x1, #0x28                  	// #40
  40f3e4:	bl	418c78 <_ZdlPvm@@Base>
  40f3e8:	mov	x0, x26
  40f3ec:	bl	408260 <printf@plt+0x6cf0>
  40f3f0:	mov	x0, x26
  40f3f4:	mov	x1, #0x28                  	// #40
  40f3f8:	bl	418c78 <_ZdlPvm@@Base>
  40f3fc:	mov	x0, x25
  40f400:	bl	408260 <printf@plt+0x6cf0>
  40f404:	mov	x0, x25
  40f408:	mov	x1, #0x28                  	// #40
  40f40c:	bl	418c78 <_ZdlPvm@@Base>
  40f410:	ldr	x25, [x24, #32]
  40f414:	cbz	x25, 40f550 <printf@plt+0xdfe0>
  40f418:	ldr	x0, [x25]
  40f41c:	ldr	x1, [x0, #16]
  40f420:	cmp	x1, x19
  40f424:	b.ne	40ff3c <printf@plt+0xe9cc>  // b.any
  40f428:	ldr	x26, [x25, #24]
  40f42c:	str	x22, [x25]
  40f430:	cbz	x26, 40f4b4 <printf@plt+0xdf44>
  40f434:	ldr	x0, [x26]
  40f438:	ldr	x1, [x0, #16]
  40f43c:	cmp	x1, x19
  40f440:	b.ne	410050 <printf@plt+0xeae0>  // b.any
  40f444:	ldr	x27, [x26, #24]
  40f448:	str	x22, [x26]
  40f44c:	cbz	x27, 40f474 <printf@plt+0xdf04>
  40f450:	ldr	x0, [x27]
  40f454:	ldr	x1, [x0, #16]
  40f458:	mov	x0, x27
  40f45c:	cmp	x1, x19
  40f460:	b.ne	410130 <printf@plt+0xebc0>  // b.any
  40f464:	bl	40e640 <printf@plt+0xd0d0>
  40f468:	mov	x0, x27
  40f46c:	mov	x1, #0x28                  	// #40
  40f470:	bl	418c78 <_ZdlPvm@@Base>
  40f474:	ldr	x27, [x26, #32]
  40f478:	cbz	x27, 40f4a0 <printf@plt+0xdf30>
  40f47c:	ldr	x0, [x27]
  40f480:	ldr	x1, [x0, #16]
  40f484:	mov	x0, x27
  40f488:	cmp	x1, x19
  40f48c:	b.ne	410128 <printf@plt+0xebb8>  // b.any
  40f490:	bl	40e640 <printf@plt+0xd0d0>
  40f494:	mov	x0, x27
  40f498:	mov	x1, #0x28                  	// #40
  40f49c:	bl	418c78 <_ZdlPvm@@Base>
  40f4a0:	mov	x0, x26
  40f4a4:	bl	408260 <printf@plt+0x6cf0>
  40f4a8:	mov	x0, x26
  40f4ac:	mov	x1, #0x28                  	// #40
  40f4b0:	bl	418c78 <_ZdlPvm@@Base>
  40f4b4:	ldr	x26, [x25, #32]
  40f4b8:	cbz	x26, 40f53c <printf@plt+0xdfcc>
  40f4bc:	ldr	x0, [x26]
  40f4c0:	ldr	x1, [x0, #16]
  40f4c4:	cmp	x1, x19
  40f4c8:	b.ne	410044 <printf@plt+0xead4>  // b.any
  40f4cc:	ldr	x27, [x26, #24]
  40f4d0:	str	x22, [x26]
  40f4d4:	cbz	x27, 40f4fc <printf@plt+0xdf8c>
  40f4d8:	ldr	x0, [x27]
  40f4dc:	ldr	x1, [x0, #16]
  40f4e0:	mov	x0, x27
  40f4e4:	cmp	x1, x19
  40f4e8:	b.ne	4101b8 <printf@plt+0xec48>  // b.any
  40f4ec:	bl	40e640 <printf@plt+0xd0d0>
  40f4f0:	mov	x0, x27
  40f4f4:	mov	x1, #0x28                  	// #40
  40f4f8:	bl	418c78 <_ZdlPvm@@Base>
  40f4fc:	ldr	x27, [x26, #32]
  40f500:	cbz	x27, 40f528 <printf@plt+0xdfb8>
  40f504:	ldr	x0, [x27]
  40f508:	ldr	x1, [x0, #16]
  40f50c:	mov	x0, x27
  40f510:	cmp	x1, x19
  40f514:	b.ne	410150 <printf@plt+0xebe0>  // b.any
  40f518:	bl	40e640 <printf@plt+0xd0d0>
  40f51c:	mov	x0, x27
  40f520:	mov	x1, #0x28                  	// #40
  40f524:	bl	418c78 <_ZdlPvm@@Base>
  40f528:	mov	x0, x26
  40f52c:	bl	408260 <printf@plt+0x6cf0>
  40f530:	mov	x0, x26
  40f534:	mov	x1, #0x28                  	// #40
  40f538:	bl	418c78 <_ZdlPvm@@Base>
  40f53c:	mov	x0, x25
  40f540:	bl	408260 <printf@plt+0x6cf0>
  40f544:	mov	x0, x25
  40f548:	mov	x1, #0x28                  	// #40
  40f54c:	bl	418c78 <_ZdlPvm@@Base>
  40f550:	mov	x0, x24
  40f554:	bl	408260 <printf@plt+0x6cf0>
  40f558:	mov	x0, x24
  40f55c:	mov	x1, #0x28                  	// #40
  40f560:	bl	418c78 <_ZdlPvm@@Base>
  40f564:	ldr	x24, [x21, #32]
  40f568:	cbz	x24, 40f814 <printf@plt+0xe2a4>
  40f56c:	ldr	x0, [x24]
  40f570:	ldr	x1, [x0, #16]
  40f574:	cmp	x1, x19
  40f578:	b.ne	40fe40 <printf@plt+0xe8d0>  // b.any
  40f57c:	ldr	x25, [x24, #24]
  40f580:	str	x22, [x24]
  40f584:	cbz	x25, 40f6c0 <printf@plt+0xe150>
  40f588:	ldr	x0, [x25]
  40f58c:	ldr	x1, [x0, #16]
  40f590:	cmp	x1, x19
  40f594:	b.ne	40fec4 <printf@plt+0xe954>  // b.any
  40f598:	ldr	x26, [x25, #24]
  40f59c:	str	x22, [x25]
  40f5a0:	cbz	x26, 40f624 <printf@plt+0xe0b4>
  40f5a4:	ldr	x0, [x26]
  40f5a8:	ldr	x1, [x0, #16]
  40f5ac:	cmp	x1, x19
  40f5b0:	b.ne	40ff84 <printf@plt+0xea14>  // b.any
  40f5b4:	ldr	x27, [x26, #24]
  40f5b8:	str	x22, [x26]
  40f5bc:	cbz	x27, 40f5e4 <printf@plt+0xe074>
  40f5c0:	ldr	x0, [x27]
  40f5c4:	ldr	x1, [x0, #16]
  40f5c8:	mov	x0, x27
  40f5cc:	cmp	x1, x19
  40f5d0:	b.ne	4102d8 <printf@plt+0xed68>  // b.any
  40f5d4:	bl	40e640 <printf@plt+0xd0d0>
  40f5d8:	mov	x0, x27
  40f5dc:	mov	x1, #0x28                  	// #40
  40f5e0:	bl	418c78 <_ZdlPvm@@Base>
  40f5e4:	ldr	x27, [x26, #32]
  40f5e8:	cbz	x27, 40f610 <printf@plt+0xe0a0>
  40f5ec:	ldr	x0, [x27]
  40f5f0:	ldr	x1, [x0, #16]
  40f5f4:	mov	x0, x27
  40f5f8:	cmp	x1, x19
  40f5fc:	b.ne	410120 <printf@plt+0xebb0>  // b.any
  40f600:	bl	40e640 <printf@plt+0xd0d0>
  40f604:	mov	x0, x27
  40f608:	mov	x1, #0x28                  	// #40
  40f60c:	bl	418c78 <_ZdlPvm@@Base>
  40f610:	mov	x0, x26
  40f614:	bl	408260 <printf@plt+0x6cf0>
  40f618:	mov	x0, x26
  40f61c:	mov	x1, #0x28                  	// #40
  40f620:	bl	418c78 <_ZdlPvm@@Base>
  40f624:	ldr	x26, [x25, #32]
  40f628:	cbz	x26, 40f6ac <printf@plt+0xe13c>
  40f62c:	ldr	x0, [x26]
  40f630:	ldr	x1, [x0, #16]
  40f634:	cmp	x1, x19
  40f638:	b.ne	41005c <printf@plt+0xeaec>  // b.any
  40f63c:	ldr	x27, [x26, #24]
  40f640:	str	x22, [x26]
  40f644:	cbz	x27, 40f66c <printf@plt+0xe0fc>
  40f648:	ldr	x0, [x27]
  40f64c:	ldr	x1, [x0, #16]
  40f650:	mov	x0, x27
  40f654:	cmp	x1, x19
  40f658:	b.ne	410218 <printf@plt+0xeca8>  // b.any
  40f65c:	bl	40e640 <printf@plt+0xd0d0>
  40f660:	mov	x0, x27
  40f664:	mov	x1, #0x28                  	// #40
  40f668:	bl	418c78 <_ZdlPvm@@Base>
  40f66c:	ldr	x27, [x26, #32]
  40f670:	cbz	x27, 40f698 <printf@plt+0xe128>
  40f674:	ldr	x0, [x27]
  40f678:	ldr	x1, [x0, #16]
  40f67c:	mov	x0, x27
  40f680:	cmp	x1, x19
  40f684:	b.ne	4102c8 <printf@plt+0xed58>  // b.any
  40f688:	bl	40e640 <printf@plt+0xd0d0>
  40f68c:	mov	x0, x27
  40f690:	mov	x1, #0x28                  	// #40
  40f694:	bl	418c78 <_ZdlPvm@@Base>
  40f698:	mov	x0, x26
  40f69c:	bl	408260 <printf@plt+0x6cf0>
  40f6a0:	mov	x0, x26
  40f6a4:	mov	x1, #0x28                  	// #40
  40f6a8:	bl	418c78 <_ZdlPvm@@Base>
  40f6ac:	mov	x0, x25
  40f6b0:	bl	408260 <printf@plt+0x6cf0>
  40f6b4:	mov	x0, x25
  40f6b8:	mov	x1, #0x28                  	// #40
  40f6bc:	bl	418c78 <_ZdlPvm@@Base>
  40f6c0:	ldr	x25, [x24, #32]
  40f6c4:	cbz	x25, 40f800 <printf@plt+0xe290>
  40f6c8:	ldr	x0, [x25]
  40f6cc:	ldr	x1, [x0, #16]
  40f6d0:	cmp	x1, x19
  40f6d4:	b.ne	40ff00 <printf@plt+0xe990>  // b.any
  40f6d8:	ldr	x26, [x25, #24]
  40f6dc:	str	x22, [x25]
  40f6e0:	cbz	x26, 40f764 <printf@plt+0xe1f4>
  40f6e4:	ldr	x0, [x26]
  40f6e8:	ldr	x1, [x0, #16]
  40f6ec:	cmp	x1, x19
  40f6f0:	b.ne	4100c8 <printf@plt+0xeb58>  // b.any
  40f6f4:	ldr	x27, [x26, #24]
  40f6f8:	str	x22, [x26]
  40f6fc:	cbz	x27, 40f724 <printf@plt+0xe1b4>
  40f700:	ldr	x0, [x27]
  40f704:	ldr	x1, [x0, #16]
  40f708:	mov	x0, x27
  40f70c:	cmp	x1, x19
  40f710:	b.ne	4100e8 <printf@plt+0xeb78>  // b.any
  40f714:	bl	40e640 <printf@plt+0xd0d0>
  40f718:	mov	x0, x27
  40f71c:	mov	x1, #0x28                  	// #40
  40f720:	bl	418c78 <_ZdlPvm@@Base>
  40f724:	ldr	x27, [x26, #32]
  40f728:	cbz	x27, 40f750 <printf@plt+0xe1e0>
  40f72c:	ldr	x0, [x27]
  40f730:	ldr	x1, [x0, #16]
  40f734:	mov	x0, x27
  40f738:	cmp	x1, x19
  40f73c:	b.ne	410208 <printf@plt+0xec98>  // b.any
  40f740:	bl	40e640 <printf@plt+0xd0d0>
  40f744:	mov	x0, x27
  40f748:	mov	x1, #0x28                  	// #40
  40f74c:	bl	418c78 <_ZdlPvm@@Base>
  40f750:	mov	x0, x26
  40f754:	bl	408260 <printf@plt+0x6cf0>
  40f758:	mov	x0, x26
  40f75c:	mov	x1, #0x28                  	// #40
  40f760:	bl	418c78 <_ZdlPvm@@Base>
  40f764:	ldr	x26, [x25, #32]
  40f768:	cbz	x26, 40f7ec <printf@plt+0xe27c>
  40f76c:	ldr	x0, [x26]
  40f770:	ldr	x1, [x0, #16]
  40f774:	cmp	x1, x19
  40f778:	b.ne	410068 <printf@plt+0xeaf8>  // b.any
  40f77c:	ldr	x27, [x26, #24]
  40f780:	str	x22, [x26]
  40f784:	cbz	x27, 40f7ac <printf@plt+0xe23c>
  40f788:	ldr	x0, [x27]
  40f78c:	ldr	x1, [x0, #16]
  40f790:	mov	x0, x27
  40f794:	cmp	x1, x19
  40f798:	b.ne	410200 <printf@plt+0xec90>  // b.any
  40f79c:	bl	40e640 <printf@plt+0xd0d0>
  40f7a0:	mov	x0, x27
  40f7a4:	mov	x1, #0x28                  	// #40
  40f7a8:	bl	418c78 <_ZdlPvm@@Base>
  40f7ac:	ldr	x27, [x26, #32]
  40f7b0:	cbz	x27, 40f7d8 <printf@plt+0xe268>
  40f7b4:	ldr	x0, [x27]
  40f7b8:	ldr	x1, [x0, #16]
  40f7bc:	mov	x0, x27
  40f7c0:	cmp	x1, x19
  40f7c4:	b.ne	4101f8 <printf@plt+0xec88>  // b.any
  40f7c8:	bl	40e640 <printf@plt+0xd0d0>
  40f7cc:	mov	x0, x27
  40f7d0:	mov	x1, #0x28                  	// #40
  40f7d4:	bl	418c78 <_ZdlPvm@@Base>
  40f7d8:	mov	x0, x26
  40f7dc:	bl	408260 <printf@plt+0x6cf0>
  40f7e0:	mov	x0, x26
  40f7e4:	mov	x1, #0x28                  	// #40
  40f7e8:	bl	418c78 <_ZdlPvm@@Base>
  40f7ec:	mov	x0, x25
  40f7f0:	bl	408260 <printf@plt+0x6cf0>
  40f7f4:	mov	x0, x25
  40f7f8:	mov	x1, #0x28                  	// #40
  40f7fc:	bl	418c78 <_ZdlPvm@@Base>
  40f800:	mov	x0, x24
  40f804:	bl	408260 <printf@plt+0x6cf0>
  40f808:	mov	x0, x24
  40f80c:	mov	x1, #0x28                  	// #40
  40f810:	bl	418c78 <_ZdlPvm@@Base>
  40f814:	mov	x0, x21
  40f818:	bl	408260 <printf@plt+0x6cf0>
  40f81c:	mov	x0, x21
  40f820:	mov	x1, #0x28                  	// #40
  40f824:	bl	418c78 <_ZdlPvm@@Base>
  40f828:	ldr	x21, [x20, #32]
  40f82c:	cbz	x21, 40fdb8 <printf@plt+0xe848>
  40f830:	ldr	x0, [x21]
  40f834:	ldr	x1, [x0, #16]
  40f838:	cmp	x1, x19
  40f83c:	b.ne	40fe1c <printf@plt+0xe8ac>  // b.any
  40f840:	ldr	x24, [x21, #24]
  40f844:	str	x22, [x21]
  40f848:	cbz	x24, 40faf4 <printf@plt+0xe584>
  40f84c:	ldr	x0, [x24]
  40f850:	ldr	x1, [x0, #16]
  40f854:	cmp	x1, x19
  40f858:	b.ne	40fe88 <printf@plt+0xe918>  // b.any
  40f85c:	ldr	x25, [x24, #24]
  40f860:	str	x22, [x24]
  40f864:	cbz	x25, 40f9a0 <printf@plt+0xe430>
  40f868:	ldr	x0, [x25]
  40f86c:	ldr	x1, [x0, #16]
  40f870:	cmp	x1, x19
  40f874:	b.ne	40ff0c <printf@plt+0xe99c>  // b.any
  40f878:	ldr	x26, [x25, #24]
  40f87c:	str	x22, [x25]
  40f880:	cbz	x26, 40f904 <printf@plt+0xe394>
  40f884:	ldr	x0, [x26]
  40f888:	ldr	x1, [x0, #16]
  40f88c:	cmp	x1, x19
  40f890:	b.ne	4100d4 <printf@plt+0xeb64>  // b.any
  40f894:	ldr	x27, [x26, #24]
  40f898:	str	x22, [x26]
  40f89c:	cbz	x27, 40f8c4 <printf@plt+0xe354>
  40f8a0:	ldr	x0, [x27]
  40f8a4:	ldr	x1, [x0, #16]
  40f8a8:	mov	x0, x27
  40f8ac:	cmp	x1, x19
  40f8b0:	b.ne	410168 <printf@plt+0xebf8>  // b.any
  40f8b4:	bl	40e640 <printf@plt+0xd0d0>
  40f8b8:	mov	x0, x27
  40f8bc:	mov	x1, #0x28                  	// #40
  40f8c0:	bl	418c78 <_ZdlPvm@@Base>
  40f8c4:	ldr	x27, [x26, #32]
  40f8c8:	cbz	x27, 40f8f0 <printf@plt+0xe380>
  40f8cc:	ldr	x0, [x27]
  40f8d0:	ldr	x1, [x0, #16]
  40f8d4:	mov	x0, x27
  40f8d8:	cmp	x1, x19
  40f8dc:	b.ne	4102a8 <printf@plt+0xed38>  // b.any
  40f8e0:	bl	40e640 <printf@plt+0xd0d0>
  40f8e4:	mov	x0, x27
  40f8e8:	mov	x1, #0x28                  	// #40
  40f8ec:	bl	418c78 <_ZdlPvm@@Base>
  40f8f0:	mov	x0, x26
  40f8f4:	bl	408260 <printf@plt+0x6cf0>
  40f8f8:	mov	x0, x26
  40f8fc:	mov	x1, #0x28                  	// #40
  40f900:	bl	418c78 <_ZdlPvm@@Base>
  40f904:	ldr	x26, [x25, #32]
  40f908:	cbz	x26, 40f98c <printf@plt+0xe41c>
  40f90c:	ldr	x0, [x26]
  40f910:	ldr	x1, [x0, #16]
  40f914:	cmp	x1, x19
  40f918:	b.ne	410074 <printf@plt+0xeb04>  // b.any
  40f91c:	ldr	x27, [x26, #24]
  40f920:	str	x22, [x26]
  40f924:	cbz	x27, 40f94c <printf@plt+0xe3dc>
  40f928:	ldr	x0, [x27]
  40f92c:	ldr	x1, [x0, #16]
  40f930:	mov	x0, x27
  40f934:	cmp	x1, x19
  40f938:	b.ne	410260 <printf@plt+0xecf0>  // b.any
  40f93c:	bl	40e640 <printf@plt+0xd0d0>
  40f940:	mov	x0, x27
  40f944:	mov	x1, #0x28                  	// #40
  40f948:	bl	418c78 <_ZdlPvm@@Base>
  40f94c:	ldr	x27, [x26, #32]
  40f950:	cbz	x27, 40f978 <printf@plt+0xe408>
  40f954:	ldr	x0, [x27]
  40f958:	ldr	x1, [x0, #16]
  40f95c:	mov	x0, x27
  40f960:	cmp	x1, x19
  40f964:	b.ne	4102b0 <printf@plt+0xed40>  // b.any
  40f968:	bl	40e640 <printf@plt+0xd0d0>
  40f96c:	mov	x0, x27
  40f970:	mov	x1, #0x28                  	// #40
  40f974:	bl	418c78 <_ZdlPvm@@Base>
  40f978:	mov	x0, x26
  40f97c:	bl	408260 <printf@plt+0x6cf0>
  40f980:	mov	x0, x26
  40f984:	mov	x1, #0x28                  	// #40
  40f988:	bl	418c78 <_ZdlPvm@@Base>
  40f98c:	mov	x0, x25
  40f990:	bl	408260 <printf@plt+0x6cf0>
  40f994:	mov	x0, x25
  40f998:	mov	x1, #0x28                  	// #40
  40f99c:	bl	418c78 <_ZdlPvm@@Base>
  40f9a0:	ldr	x25, [x24, #32]
  40f9a4:	cbz	x25, 40fae0 <printf@plt+0xe570>
  40f9a8:	ldr	x0, [x25]
  40f9ac:	ldr	x1, [x0, #16]
  40f9b0:	cmp	x1, x19
  40f9b4:	b.ne	40ff30 <printf@plt+0xe9c0>  // b.any
  40f9b8:	ldr	x26, [x25, #24]
  40f9bc:	str	x22, [x25]
  40f9c0:	cbz	x26, 40fa44 <printf@plt+0xe4d4>
  40f9c4:	ldr	x0, [x26]
  40f9c8:	ldr	x1, [x0, #16]
  40f9cc:	cmp	x1, x19
  40f9d0:	b.ne	410020 <printf@plt+0xeab0>  // b.any
  40f9d4:	ldr	x27, [x26, #24]
  40f9d8:	str	x22, [x26]
  40f9dc:	cbz	x27, 40fa04 <printf@plt+0xe494>
  40f9e0:	ldr	x0, [x27]
  40f9e4:	ldr	x1, [x0, #16]
  40f9e8:	mov	x0, x27
  40f9ec:	cmp	x1, x19
  40f9f0:	b.ne	410198 <printf@plt+0xec28>  // b.any
  40f9f4:	bl	40e640 <printf@plt+0xd0d0>
  40f9f8:	mov	x0, x27
  40f9fc:	mov	x1, #0x28                  	// #40
  40fa00:	bl	418c78 <_ZdlPvm@@Base>
  40fa04:	ldr	x27, [x26, #32]
  40fa08:	cbz	x27, 40fa30 <printf@plt+0xe4c0>
  40fa0c:	ldr	x0, [x27]
  40fa10:	ldr	x1, [x0, #16]
  40fa14:	mov	x0, x27
  40fa18:	cmp	x1, x19
  40fa1c:	b.ne	410268 <printf@plt+0xecf8>  // b.any
  40fa20:	bl	40e640 <printf@plt+0xd0d0>
  40fa24:	mov	x0, x27
  40fa28:	mov	x1, #0x28                  	// #40
  40fa2c:	bl	418c78 <_ZdlPvm@@Base>
  40fa30:	mov	x0, x26
  40fa34:	bl	408260 <printf@plt+0x6cf0>
  40fa38:	mov	x0, x26
  40fa3c:	mov	x1, #0x28                  	// #40
  40fa40:	bl	418c78 <_ZdlPvm@@Base>
  40fa44:	ldr	x26, [x25, #32]
  40fa48:	cbz	x26, 40facc <printf@plt+0xe55c>
  40fa4c:	ldr	x0, [x26]
  40fa50:	ldr	x1, [x0, #16]
  40fa54:	cmp	x1, x19
  40fa58:	b.ne	41008c <printf@plt+0xeb1c>  // b.any
  40fa5c:	ldr	x27, [x26, #24]
  40fa60:	str	x22, [x26]
  40fa64:	cbz	x27, 40fa8c <printf@plt+0xe51c>
  40fa68:	ldr	x0, [x27]
  40fa6c:	ldr	x1, [x0, #16]
  40fa70:	mov	x0, x27
  40fa74:	cmp	x1, x19
  40fa78:	b.ne	410270 <printf@plt+0xed00>  // b.any
  40fa7c:	bl	40e640 <printf@plt+0xd0d0>
  40fa80:	mov	x0, x27
  40fa84:	mov	x1, #0x28                  	// #40
  40fa88:	bl	418c78 <_ZdlPvm@@Base>
  40fa8c:	ldr	x27, [x26, #32]
  40fa90:	cbz	x27, 40fab8 <printf@plt+0xe548>
  40fa94:	ldr	x0, [x27]
  40fa98:	ldr	x1, [x0, #16]
  40fa9c:	mov	x0, x27
  40faa0:	cmp	x1, x19
  40faa4:	b.ne	410178 <printf@plt+0xec08>  // b.any
  40faa8:	bl	40e640 <printf@plt+0xd0d0>
  40faac:	mov	x0, x27
  40fab0:	mov	x1, #0x28                  	// #40
  40fab4:	bl	418c78 <_ZdlPvm@@Base>
  40fab8:	mov	x0, x26
  40fabc:	bl	408260 <printf@plt+0x6cf0>
  40fac0:	mov	x0, x26
  40fac4:	mov	x1, #0x28                  	// #40
  40fac8:	bl	418c78 <_ZdlPvm@@Base>
  40facc:	mov	x0, x25
  40fad0:	bl	408260 <printf@plt+0x6cf0>
  40fad4:	mov	x0, x25
  40fad8:	mov	x1, #0x28                  	// #40
  40fadc:	bl	418c78 <_ZdlPvm@@Base>
  40fae0:	mov	x0, x24
  40fae4:	bl	408260 <printf@plt+0x6cf0>
  40fae8:	mov	x0, x24
  40faec:	mov	x1, #0x28                  	// #40
  40faf0:	bl	418c78 <_ZdlPvm@@Base>
  40faf4:	ldr	x24, [x21, #32]
  40faf8:	cbz	x24, 40fda4 <printf@plt+0xe834>
  40fafc:	ldr	x0, [x24]
  40fb00:	ldr	x1, [x0, #16]
  40fb04:	cmp	x1, x19
  40fb08:	b.ne	40fe7c <printf@plt+0xe90c>  // b.any
  40fb0c:	ldr	x25, [x24, #24]
  40fb10:	str	x22, [x24]
  40fb14:	cbz	x25, 40fc50 <printf@plt+0xe6e0>
  40fb18:	ldr	x0, [x25]
  40fb1c:	ldr	x1, [x0, #16]
  40fb20:	cmp	x1, x19
  40fb24:	b.ne	40feac <printf@plt+0xe93c>  // b.any
  40fb28:	ldr	x26, [x25, #24]
  40fb2c:	str	x22, [x25]
  40fb30:	cbz	x26, 40fbb4 <printf@plt+0xe644>
  40fb34:	ldr	x0, [x26]
  40fb38:	ldr	x1, [x0, #16]
  40fb3c:	cmp	x1, x19
  40fb40:	b.ne	40ff78 <printf@plt+0xea08>  // b.any
  40fb44:	ldr	x27, [x26, #24]
  40fb48:	str	x22, [x26]
  40fb4c:	cbz	x27, 40fb74 <printf@plt+0xe604>
  40fb50:	ldr	x0, [x27]
  40fb54:	ldr	x1, [x0, #16]
  40fb58:	mov	x0, x27
  40fb5c:	cmp	x1, x19
  40fb60:	b.ne	4102c0 <printf@plt+0xed50>  // b.any
  40fb64:	bl	40e640 <printf@plt+0xd0d0>
  40fb68:	mov	x0, x27
  40fb6c:	mov	x1, #0x28                  	// #40
  40fb70:	bl	418c78 <_ZdlPvm@@Base>
  40fb74:	ldr	x27, [x26, #32]
  40fb78:	cbz	x27, 40fba0 <printf@plt+0xe630>
  40fb7c:	ldr	x0, [x27]
  40fb80:	ldr	x1, [x0, #16]
  40fb84:	mov	x0, x27
  40fb88:	cmp	x1, x19
  40fb8c:	b.ne	4101d0 <printf@plt+0xec60>  // b.any
  40fb90:	bl	40e640 <printf@plt+0xd0d0>
  40fb94:	mov	x0, x27
  40fb98:	mov	x1, #0x28                  	// #40
  40fb9c:	bl	418c78 <_ZdlPvm@@Base>
  40fba0:	mov	x0, x26
  40fba4:	bl	408260 <printf@plt+0x6cf0>
  40fba8:	mov	x0, x26
  40fbac:	mov	x1, #0x28                  	// #40
  40fbb0:	bl	418c78 <_ZdlPvm@@Base>
  40fbb4:	ldr	x26, [x25, #32]
  40fbb8:	cbz	x26, 40fc3c <printf@plt+0xe6cc>
  40fbbc:	ldr	x0, [x26]
  40fbc0:	ldr	x1, [x0, #16]
  40fbc4:	cmp	x1, x19
  40fbc8:	b.ne	40ffd8 <printf@plt+0xea68>  // b.any
  40fbcc:	ldr	x27, [x26, #24]
  40fbd0:	str	x22, [x26]
  40fbd4:	cbz	x27, 40fbfc <printf@plt+0xe68c>
  40fbd8:	ldr	x0, [x27]
  40fbdc:	ldr	x1, [x0, #16]
  40fbe0:	mov	x0, x27
  40fbe4:	cmp	x1, x19
  40fbe8:	b.ne	410238 <printf@plt+0xecc8>  // b.any
  40fbec:	bl	40e640 <printf@plt+0xd0d0>
  40fbf0:	mov	x0, x27
  40fbf4:	mov	x1, #0x28                  	// #40
  40fbf8:	bl	418c78 <_ZdlPvm@@Base>
  40fbfc:	ldr	x27, [x26, #32]
  40fc00:	cbz	x27, 40fc28 <printf@plt+0xe6b8>
  40fc04:	ldr	x0, [x27]
  40fc08:	ldr	x1, [x0, #16]
  40fc0c:	mov	x0, x27
  40fc10:	cmp	x1, x19
  40fc14:	b.ne	4101a0 <printf@plt+0xec30>  // b.any
  40fc18:	bl	40e640 <printf@plt+0xd0d0>
  40fc1c:	mov	x0, x27
  40fc20:	mov	x1, #0x28                  	// #40
  40fc24:	bl	418c78 <_ZdlPvm@@Base>
  40fc28:	mov	x0, x26
  40fc2c:	bl	408260 <printf@plt+0x6cf0>
  40fc30:	mov	x0, x26
  40fc34:	mov	x1, #0x28                  	// #40
  40fc38:	bl	418c78 <_ZdlPvm@@Base>
  40fc3c:	mov	x0, x25
  40fc40:	bl	408260 <printf@plt+0x6cf0>
  40fc44:	mov	x0, x25
  40fc48:	mov	x1, #0x28                  	// #40
  40fc4c:	bl	418c78 <_ZdlPvm@@Base>
  40fc50:	ldr	x25, [x24, #32]
  40fc54:	cbz	x25, 40fd90 <printf@plt+0xe820>
  40fc58:	ldr	x0, [x25]
  40fc5c:	ldr	x1, [x0, #16]
  40fc60:	cmp	x1, x19
  40fc64:	b.ne	40fee8 <printf@plt+0xe978>  // b.any
  40fc68:	ldr	x26, [x25, #24]
  40fc6c:	str	x22, [x25]
  40fc70:	cbz	x26, 40fcf4 <printf@plt+0xe784>
  40fc74:	ldr	x0, [x26]
  40fc78:	ldr	x1, [x0, #16]
  40fc7c:	cmp	x1, x19
  40fc80:	b.ne	40ff9c <printf@plt+0xea2c>  // b.any
  40fc84:	ldr	x27, [x26, #24]
  40fc88:	str	x22, [x26]
  40fc8c:	cbz	x27, 40fcb4 <printf@plt+0xe744>
  40fc90:	ldr	x0, [x27]
  40fc94:	ldr	x1, [x0, #16]
  40fc98:	mov	x0, x27
  40fc9c:	cmp	x1, x19
  40fca0:	b.ne	410230 <printf@plt+0xecc0>  // b.any
  40fca4:	bl	40e640 <printf@plt+0xd0d0>
  40fca8:	mov	x0, x27
  40fcac:	mov	x1, #0x28                  	// #40
  40fcb0:	bl	418c78 <_ZdlPvm@@Base>
  40fcb4:	ldr	x27, [x26, #32]
  40fcb8:	cbz	x27, 40fce0 <printf@plt+0xe770>
  40fcbc:	ldr	x0, [x27]
  40fcc0:	ldr	x1, [x0, #16]
  40fcc4:	mov	x0, x27
  40fcc8:	cmp	x1, x19
  40fccc:	b.ne	410228 <printf@plt+0xecb8>  // b.any
  40fcd0:	bl	40e640 <printf@plt+0xd0d0>
  40fcd4:	mov	x0, x27
  40fcd8:	mov	x1, #0x28                  	// #40
  40fcdc:	bl	418c78 <_ZdlPvm@@Base>
  40fce0:	mov	x0, x26
  40fce4:	bl	408260 <printf@plt+0x6cf0>
  40fce8:	mov	x0, x26
  40fcec:	mov	x1, #0x28                  	// #40
  40fcf0:	bl	418c78 <_ZdlPvm@@Base>
  40fcf4:	ldr	x26, [x25, #32]
  40fcf8:	cbz	x26, 40fd7c <printf@plt+0xe80c>
  40fcfc:	ldr	x0, [x26]
  40fd00:	ldr	x1, [x0, #16]
  40fd04:	cmp	x1, x19
  40fd08:	b.ne	40ffcc <printf@plt+0xea5c>  // b.any
  40fd0c:	ldr	x27, [x26, #24]
  40fd10:	str	x22, [x26]
  40fd14:	cbz	x27, 40fd3c <printf@plt+0xe7cc>
  40fd18:	ldr	x0, [x27]
  40fd1c:	ldr	x1, [x0, #16]
  40fd20:	mov	x0, x27
  40fd24:	cmp	x1, x19
  40fd28:	b.ne	410258 <printf@plt+0xece8>  // b.any
  40fd2c:	bl	40e640 <printf@plt+0xd0d0>
  40fd30:	mov	x0, x27
  40fd34:	mov	x1, #0x28                  	// #40
  40fd38:	bl	418c78 <_ZdlPvm@@Base>
  40fd3c:	ldr	x22, [x26, #32]
  40fd40:	cbz	x22, 40fd68 <printf@plt+0xe7f8>
  40fd44:	ldr	x0, [x22]
  40fd48:	ldr	x1, [x0, #16]
  40fd4c:	mov	x0, x22
  40fd50:	cmp	x1, x19
  40fd54:	b.ne	410220 <printf@plt+0xecb0>  // b.any
  40fd58:	bl	40e640 <printf@plt+0xd0d0>
  40fd5c:	mov	x0, x22
  40fd60:	mov	x1, #0x28                  	// #40
  40fd64:	bl	418c78 <_ZdlPvm@@Base>
  40fd68:	mov	x0, x26
  40fd6c:	bl	408260 <printf@plt+0x6cf0>
  40fd70:	mov	x0, x26
  40fd74:	mov	x1, #0x28                  	// #40
  40fd78:	bl	418c78 <_ZdlPvm@@Base>
  40fd7c:	mov	x0, x25
  40fd80:	bl	408260 <printf@plt+0x6cf0>
  40fd84:	mov	x0, x25
  40fd88:	mov	x1, #0x28                  	// #40
  40fd8c:	bl	418c78 <_ZdlPvm@@Base>
  40fd90:	mov	x0, x24
  40fd94:	bl	408260 <printf@plt+0x6cf0>
  40fd98:	mov	x0, x24
  40fd9c:	mov	x1, #0x28                  	// #40
  40fda0:	bl	418c78 <_ZdlPvm@@Base>
  40fda4:	mov	x0, x21
  40fda8:	bl	408260 <printf@plt+0x6cf0>
  40fdac:	mov	x0, x21
  40fdb0:	mov	x1, #0x28                  	// #40
  40fdb4:	bl	418c78 <_ZdlPvm@@Base>
  40fdb8:	mov	x0, x20
  40fdbc:	bl	408260 <printf@plt+0x6cf0>
  40fdc0:	mov	x0, x20
  40fdc4:	mov	x1, #0x28                  	// #40
  40fdc8:	bl	418c78 <_ZdlPvm@@Base>
  40fdcc:	mov	x0, x23
  40fdd0:	bl	408260 <printf@plt+0x6cf0>
  40fdd4:	mov	x0, x23
  40fdd8:	mov	x1, #0x28                  	// #40
  40fddc:	ldp	x19, x20, [sp, #16]
  40fde0:	ldp	x21, x22, [sp, #32]
  40fde4:	ldp	x23, x24, [sp, #48]
  40fde8:	ldp	x25, x26, [sp, #64]
  40fdec:	ldr	x27, [sp, #80]
  40fdf0:	ldp	x29, x30, [sp], #96
  40fdf4:	b	418c78 <_ZdlPvm@@Base>
  40fdf8:	mov	x0, x20
  40fdfc:	blr	x1
  40fe00:	b	40fdcc <printf@plt+0xe85c>
  40fe04:	mov	x0, x20
  40fe08:	blr	x1
  40fe0c:	b	40f274 <printf@plt+0xdd04>
  40fe10:	mov	x0, x21
  40fe14:	blr	x1
  40fe18:	b	40ecd0 <printf@plt+0xd760>
  40fe1c:	mov	x0, x21
  40fe20:	blr	x1
  40fe24:	b	40fdb8 <printf@plt+0xe848>
  40fe28:	mov	x0, x21
  40fe2c:	blr	x1
  40fe30:	b	40f828 <printf@plt+0xe2b8>
  40fe34:	mov	x0, x21
  40fe38:	blr	x1
  40fe3c:	b	40f260 <printf@plt+0xdcf0>
  40fe40:	mov	x0, x24
  40fe44:	blr	x1
  40fe48:	b	40f814 <printf@plt+0xe2a4>
  40fe4c:	mov	x0, x24
  40fe50:	blr	x1
  40fe54:	b	40ef9c <printf@plt+0xda2c>
  40fe58:	mov	x0, x24
  40fe5c:	blr	x1
  40fe60:	b	40ea0c <printf@plt+0xd49c>
  40fe64:	mov	x0, x24
  40fe68:	blr	x1
  40fe6c:	b	40f24c <printf@plt+0xdcdc>
  40fe70:	mov	x0, x24
  40fe74:	blr	x1
  40fe78:	b	40ecbc <printf@plt+0xd74c>
  40fe7c:	mov	x0, x24
  40fe80:	blr	x1
  40fe84:	b	40fda4 <printf@plt+0xe834>
  40fe88:	mov	x0, x24
  40fe8c:	blr	x1
  40fe90:	b	40faf4 <printf@plt+0xe584>
  40fe94:	mov	x0, x24
  40fe98:	blr	x1
  40fe9c:	b	40f564 <printf@plt+0xdff4>
  40fea0:	mov	x0, x25
  40fea4:	blr	x1
  40fea8:	b	40f410 <printf@plt+0xdea0>
  40feac:	mov	x0, x25
  40feb0:	blr	x1
  40feb4:	b	40fc50 <printf@plt+0xe6e0>
  40feb8:	mov	x0, x25
  40febc:	blr	x1
  40fec0:	b	40e8b8 <printf@plt+0xd348>
  40fec4:	mov	x0, x25
  40fec8:	blr	x1
  40fecc:	b	40f6c0 <printf@plt+0xe150>
  40fed0:	mov	x0, x25
  40fed4:	blr	x1
  40fed8:	b	40eb68 <printf@plt+0xd5f8>
  40fedc:	mov	x0, x25
  40fee0:	blr	x1
  40fee4:	b	40f0f8 <printf@plt+0xdb88>
  40fee8:	mov	x0, x25
  40feec:	blr	x1
  40fef0:	b	40fd90 <printf@plt+0xe820>
  40fef4:	mov	x0, x25
  40fef8:	blr	x1
  40fefc:	b	40ef88 <printf@plt+0xda18>
  40ff00:	mov	x0, x25
  40ff04:	blr	x1
  40ff08:	b	40f800 <printf@plt+0xe290>
  40ff0c:	mov	x0, x25
  40ff10:	blr	x1
  40ff14:	b	40f9a0 <printf@plt+0xe430>
  40ff18:	mov	x0, x25
  40ff1c:	blr	x1
  40ff20:	b	40ee48 <printf@plt+0xd8d8>
  40ff24:	mov	x0, x25
  40ff28:	blr	x1
  40ff2c:	b	40eca8 <printf@plt+0xd738>
  40ff30:	mov	x0, x25
  40ff34:	blr	x1
  40ff38:	b	40fae0 <printf@plt+0xe570>
  40ff3c:	mov	x0, x25
  40ff40:	blr	x1
  40ff44:	b	40f550 <printf@plt+0xdfe0>
  40ff48:	mov	x0, x25
  40ff4c:	blr	x1
  40ff50:	b	40e9f8 <printf@plt+0xd488>
  40ff54:	mov	x0, x25
  40ff58:	blr	x1
  40ff5c:	b	40f238 <printf@plt+0xdcc8>
  40ff60:	mov	x0, x26
  40ff64:	blr	x1
  40ff68:	b	40f374 <printf@plt+0xde04>
  40ff6c:	mov	x0, x26
  40ff70:	blr	x1
  40ff74:	b	40e81c <printf@plt+0xd2ac>
  40ff78:	mov	x0, x26
  40ff7c:	blr	x1
  40ff80:	b	40fbb4 <printf@plt+0xe644>
  40ff84:	mov	x0, x26
  40ff88:	blr	x1
  40ff8c:	b	40f624 <printf@plt+0xe0b4>
  40ff90:	mov	x0, x26
  40ff94:	blr	x1
  40ff98:	b	40f05c <printf@plt+0xdaec>
  40ff9c:	mov	x0, x26
  40ffa0:	blr	x1
  40ffa4:	b	40fcf4 <printf@plt+0xe784>
  40ffa8:	mov	x0, x26
  40ffac:	blr	x1
  40ffb0:	b	40eeec <printf@plt+0xd97c>
  40ffb4:	mov	x0, x26
  40ffb8:	blr	x1
  40ffbc:	b	40ee34 <printf@plt+0xd8c4>
  40ffc0:	mov	x0, x26
  40ffc4:	blr	x1
  40ffc8:	b	40eacc <printf@plt+0xd55c>
  40ffcc:	mov	x0, x26
  40ffd0:	blr	x1
  40ffd4:	b	40fd7c <printf@plt+0xe80c>
  40ffd8:	mov	x0, x26
  40ffdc:	blr	x1
  40ffe0:	b	40fc3c <printf@plt+0xe6cc>
  40ffe4:	mov	x0, x26
  40ffe8:	blr	x1
  40ffec:	b	40ef74 <printf@plt+0xda04>
  40fff0:	mov	x0, x26
  40fff4:	blr	x1
  40fff8:	b	40e95c <printf@plt+0xd3ec>
  40fffc:	mov	x0, x26
  410000:	blr	x1
  410004:	b	40f19c <printf@plt+0xdc2c>
  410008:	mov	x0, x26
  41000c:	blr	x1
  410010:	b	40f224 <printf@plt+0xdcb4>
  410014:	mov	x0, x26
  410018:	blr	x1
  41001c:	b	40e8a4 <printf@plt+0xd334>
  410020:	mov	x0, x26
  410024:	blr	x1
  410028:	b	40fa44 <printf@plt+0xe4d4>
  41002c:	mov	x0, x26
  410030:	blr	x1
  410034:	b	40f3fc <printf@plt+0xde8c>
  410038:	mov	x0, x26
  41003c:	blr	x1
  410040:	b	40e9e4 <printf@plt+0xd474>
  410044:	mov	x0, x26
  410048:	blr	x1
  41004c:	b	40f53c <printf@plt+0xdfcc>
  410050:	mov	x0, x26
  410054:	blr	x1
  410058:	b	40f4b4 <printf@plt+0xdf44>
  41005c:	mov	x0, x26
  410060:	blr	x1
  410064:	b	40f6ac <printf@plt+0xe13c>
  410068:	mov	x0, x26
  41006c:	blr	x1
  410070:	b	40f7ec <printf@plt+0xe27c>
  410074:	mov	x0, x26
  410078:	blr	x1
  41007c:	b	40f98c <printf@plt+0xe41c>
  410080:	mov	x0, x26
  410084:	blr	x1
  410088:	b	40f0e4 <printf@plt+0xdb74>
  41008c:	mov	x0, x26
  410090:	blr	x1
  410094:	b	40facc <printf@plt+0xe55c>
  410098:	mov	x0, x26
  41009c:	blr	x1
  4100a0:	b	40edac <printf@plt+0xd83c>
  4100a4:	mov	x0, x26
  4100a8:	blr	x1
  4100ac:	b	40eb54 <printf@plt+0xd5e4>
  4100b0:	mov	x0, x26
  4100b4:	blr	x1
  4100b8:	b	40ec94 <printf@plt+0xd724>
  4100bc:	mov	x0, x26
  4100c0:	blr	x1
  4100c4:	b	40ec0c <printf@plt+0xd69c>
  4100c8:	mov	x0, x26
  4100cc:	blr	x1
  4100d0:	b	40f764 <printf@plt+0xe1f4>
  4100d4:	mov	x0, x26
  4100d8:	blr	x1
  4100dc:	b	40f904 <printf@plt+0xe394>
  4100e0:	blr	x1
  4100e4:	b	40f15c <printf@plt+0xdbec>
  4100e8:	blr	x1
  4100ec:	b	40f724 <printf@plt+0xe1b4>
  4100f0:	blr	x1
  4100f4:	b	40e948 <printf@plt+0xd3d8>
  4100f8:	blr	x1
  4100fc:	b	40e91c <printf@plt+0xd3ac>
  410100:	blr	x1
  410104:	b	40ef60 <printf@plt+0xd9f0>
  410108:	blr	x1
  41010c:	b	40eed8 <printf@plt+0xd968>
  410110:	blr	x1
  410114:	b	40f210 <printf@plt+0xdca0>
  410118:	blr	x1
  41011c:	b	40f188 <printf@plt+0xdc18>
  410120:	blr	x1
  410124:	b	40f610 <printf@plt+0xe0a0>
  410128:	blr	x1
  41012c:	b	40f4a0 <printf@plt+0xdf30>
  410130:	blr	x1
  410134:	b	40f474 <printf@plt+0xdf04>
  410138:	blr	x1
  41013c:	b	40e864 <printf@plt+0xd2f4>
  410140:	blr	x1
  410144:	b	40e890 <printf@plt+0xd320>
  410148:	blr	x1
  41014c:	b	40e808 <printf@plt+0xd298>
  410150:	blr	x1
  410154:	b	40f528 <printf@plt+0xdfb8>
  410158:	blr	x1
  41015c:	b	40f0d0 <printf@plt+0xdb60>
  410160:	blr	x1
  410164:	b	40eab8 <printf@plt+0xd548>
  410168:	blr	x1
  41016c:	b	40f8c4 <printf@plt+0xe354>
  410170:	blr	x1
  410174:	b	40f334 <printf@plt+0xddc4>
  410178:	blr	x1
  41017c:	b	40fab8 <printf@plt+0xe548>
  410180:	blr	x1
  410184:	b	40ebf8 <printf@plt+0xd688>
  410188:	blr	x1
  41018c:	b	40ebcc <printf@plt+0xd65c>
  410190:	blr	x1
  410194:	b	40eb40 <printf@plt+0xd5d0>
  410198:	blr	x1
  41019c:	b	40fa04 <printf@plt+0xe494>
  4101a0:	blr	x1
  4101a4:	b	40fc28 <printf@plt+0xe6b8>
  4101a8:	blr	x1
  4101ac:	b	40f360 <printf@plt+0xddf0>
  4101b0:	blr	x1
  4101b4:	b	40e9a4 <printf@plt+0xd434>
  4101b8:	blr	x1
  4101bc:	b	40f4fc <printf@plt+0xdf8c>
  4101c0:	blr	x1
  4101c4:	b	40eb14 <printf@plt+0xd5a4>
  4101c8:	blr	x1
  4101cc:	b	40ed6c <printf@plt+0xd7fc>
  4101d0:	blr	x1
  4101d4:	b	40fba0 <printf@plt+0xe630>
  4101d8:	blr	x1
  4101dc:	b	40ef34 <printf@plt+0xd9c4>
  4101e0:	blr	x1
  4101e4:	b	40ee20 <printf@plt+0xd8b0>
  4101e8:	blr	x1
  4101ec:	b	40ed98 <printf@plt+0xd828>
  4101f0:	blr	x1
  4101f4:	b	40edf4 <printf@plt+0xd884>
  4101f8:	blr	x1
  4101fc:	b	40f7d8 <printf@plt+0xe268>
  410200:	blr	x1
  410204:	b	40f7ac <printf@plt+0xe23c>
  410208:	blr	x1
  41020c:	b	40f750 <printf@plt+0xe1e0>
  410210:	blr	x1
  410214:	b	40eeac <printf@plt+0xd93c>
  410218:	blr	x1
  41021c:	b	40f66c <printf@plt+0xe0fc>
  410220:	blr	x1
  410224:	b	40fd68 <printf@plt+0xe7f8>
  410228:	blr	x1
  41022c:	b	40fce0 <printf@plt+0xe770>
  410230:	blr	x1
  410234:	b	40fcb4 <printf@plt+0xe744>
  410238:	blr	x1
  41023c:	b	40fbfc <printf@plt+0xe68c>
  410240:	blr	x1
  410244:	b	40f1e4 <printf@plt+0xdc74>
  410248:	blr	x1
  41024c:	b	40e7dc <printf@plt+0xd26c>
  410250:	blr	x1
  410254:	b	40ea8c <printf@plt+0xd51c>
  410258:	blr	x1
  41025c:	b	40fd3c <printf@plt+0xe7cc>
  410260:	blr	x1
  410264:	b	40f94c <printf@plt+0xe3dc>
  410268:	blr	x1
  41026c:	b	40fa30 <printf@plt+0xe4c0>
  410270:	blr	x1
  410274:	b	40fa8c <printf@plt+0xe51c>
  410278:	blr	x1
  41027c:	b	40ec54 <printf@plt+0xd6e4>
  410280:	blr	x1
  410284:	b	40f3e8 <printf@plt+0xde78>
  410288:	blr	x1
  41028c:	b	40f3bc <printf@plt+0xde4c>
  410290:	blr	x1
  410294:	b	40f0a4 <printf@plt+0xdb34>
  410298:	blr	x1
  41029c:	b	40f048 <printf@plt+0xdad8>
  4102a0:	blr	x1
  4102a4:	b	40ec80 <printf@plt+0xd710>
  4102a8:	blr	x1
  4102ac:	b	40f8f0 <printf@plt+0xe380>
  4102b0:	blr	x1
  4102b4:	b	40f978 <printf@plt+0xe408>
  4102b8:	blr	x1
  4102bc:	b	40e9d0 <printf@plt+0xd460>
  4102c0:	blr	x1
  4102c4:	b	40fb74 <printf@plt+0xe604>
  4102c8:	blr	x1
  4102cc:	b	40f698 <printf@plt+0xe128>
  4102d0:	blr	x1
  4102d4:	b	40f01c <printf@plt+0xdaac>
  4102d8:	blr	x1
  4102dc:	b	40f5e4 <printf@plt+0xe074>
  4102e0:	stp	x29, x30, [sp, #-64]!
  4102e4:	mov	x29, sp
  4102e8:	ldr	x3, [x0]
  4102ec:	stp	x19, x20, [sp, #16]
  4102f0:	mov	x20, x0
  4102f4:	stp	x21, x22, [sp, #32]
  4102f8:	mov	x22, x1
  4102fc:	mov	x21, x2
  410300:	ldr	x3, [x3, #56]
  410304:	blr	x3
  410308:	cbz	x0, 410350 <printf@plt+0xede0>
  41030c:	mov	x19, x0
  410310:	mov	x0, #0xfffffffffffffff8    	// #-8
  410314:	mov	x2, x21
  410318:	mov	x1, x22
  41031c:	ldr	w20, [x19, #40]
  410320:	str	x23, [sp, #48]
  410324:	ldr	x23, [x19, #32]
  410328:	add	x20, x0, w20, sxtw #3
  41032c:	ldr	x0, [x23, x20]
  410330:	bl	4102e0 <printf@plt+0xed70>
  410334:	str	x0, [x23, x20]
  410338:	mov	x0, x19
  41033c:	ldp	x19, x20, [sp, #16]
  410340:	ldp	x21, x22, [sp, #32]
  410344:	ldr	x23, [sp, #48]
  410348:	ldp	x29, x30, [sp], #64
  41034c:	ret
  410350:	mov	x0, #0x28                  	// #40
  410354:	bl	418c10 <_Znwm@@Base>
  410358:	mov	x1, x20
  41035c:	mov	x19, x0
  410360:	bl	408228 <printf@plt+0x6cb8>
  410364:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x6388>
  410368:	add	x0, x0, #0x9f0
  41036c:	str	x0, [x19]
  410370:	mov	x0, x19
  410374:	stp	x22, x21, [x19, #24]
  410378:	ldp	x19, x20, [sp, #16]
  41037c:	ldp	x21, x22, [sp, #32]
  410380:	ldp	x29, x30, [sp], #64
  410384:	ret
  410388:	mov	x1, #0x28                  	// #40
  41038c:	mov	x20, x0
  410390:	mov	x0, x19
  410394:	str	x23, [sp, #48]
  410398:	bl	418c78 <_ZdlPvm@@Base>
  41039c:	mov	x0, x20
  4103a0:	bl	401500 <_Unwind_Resume@plt>
  4103a4:	nop
  4103a8:	stp	x29, x30, [sp, #-48]!
  4103ac:	mov	x29, sp
  4103b0:	stp	x19, x20, [sp, #16]
  4103b4:	mov	x19, x0
  4103b8:	mov	x20, x3
  4103bc:	str	x21, [sp, #32]
  4103c0:	mov	x21, x2
  4103c4:	bl	408228 <printf@plt+0x6cb8>
  4103c8:	stp	x21, x20, [x19, #24]
  4103cc:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x6388>
  4103d0:	add	x0, x0, #0x9f0
  4103d4:	str	x0, [x19]
  4103d8:	ldp	x19, x20, [sp, #16]
  4103dc:	ldr	x21, [sp, #32]
  4103e0:	ldp	x29, x30, [sp], #48
  4103e4:	ret
  4103e8:	ldr	x0, [x0, #16]
  4103ec:	ldr	x1, [x0]
  4103f0:	ldr	x1, [x1, #48]
  4103f4:	mov	x16, x1
  4103f8:	br	x16
  4103fc:	nop
  410400:	ldr	x0, [x0, #16]
  410404:	ldr	x1, [x0]
  410408:	ldr	x1, [x1, #48]
  41040c:	mov	x16, x1
  410410:	br	x16
  410414:	nop
  410418:	stp	x29, x30, [sp, #-32]!
  41041c:	mov	x29, sp
  410420:	str	x19, [sp, #16]
  410424:	mov	x19, x0
  410428:	ldr	x0, [x0, #16]
  41042c:	ldr	x2, [x0]
  410430:	ldr	x2, [x2, #24]
  410434:	blr	x2
  410438:	cbnz	w0, 4104a0 <printf@plt+0xef30>
  41043c:	ldr	x2, [x19, #16]
  410440:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x3388>
  410444:	ldr	w1, [x19, #12]
  410448:	add	x0, x0, #0x9a8
  41044c:	ldr	w2, [x2, #12]
  410450:	bl	401570 <printf@plt>
  410454:	ldr	x2, [x19, #16]
  410458:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x3388>
  41045c:	ldr	w1, [x19, #12]
  410460:	add	x0, x0, #0x9c0
  410464:	ldr	w2, [x2, #12]
  410468:	bl	401570 <printf@plt>
  41046c:	ldr	x2, [x19, #16]
  410470:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x3388>
  410474:	ldr	w1, [x19, #12]
  410478:	add	x0, x0, #0x9d8
  41047c:	ldr	w2, [x2, #12]
  410480:	bl	401570 <printf@plt>
  410484:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x6388>
  410488:	add	x0, x0, #0xa68
  41048c:	bl	4012c0 <puts@plt>
  410490:	mov	w0, #0x1                   	// #1
  410494:	ldr	x19, [sp, #16]
  410498:	ldp	x29, x30, [sp], #32
  41049c:	ret
  4104a0:	adrp	x3, 43f000 <stderr@@GLIBC_2.17+0x3270>
  4104a4:	add	x3, x3, #0x238
  4104a8:	mov	x2, x3
  4104ac:	mov	x1, x3
  4104b0:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x4388>
  4104b4:	add	x0, x0, #0x7d0
  4104b8:	bl	416028 <printf@plt+0x14ab8>
  4104bc:	b	41043c <printf@plt+0xeecc>
  4104c0:	stp	x29, x30, [sp, #-32]!
  4104c4:	mov	x29, sp
  4104c8:	str	x19, [sp, #16]
  4104cc:	mov	x19, x0
  4104d0:	ldr	x0, [x0, #16]
  4104d4:	ldr	x2, [x0]
  4104d8:	ldr	x2, [x2, #24]
  4104dc:	blr	x2
  4104e0:	cbnz	w0, 410548 <printf@plt+0xefd8>
  4104e4:	ldr	x2, [x19, #16]
  4104e8:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x3388>
  4104ec:	ldr	w1, [x19, #12]
  4104f0:	add	x0, x0, #0x9a8
  4104f4:	ldr	w2, [x2, #12]
  4104f8:	bl	401570 <printf@plt>
  4104fc:	ldr	x2, [x19, #16]
  410500:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x3388>
  410504:	ldr	w1, [x19, #12]
  410508:	add	x0, x0, #0x9c0
  41050c:	ldr	w2, [x2, #12]
  410510:	bl	401570 <printf@plt>
  410514:	ldr	x2, [x19, #16]
  410518:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x3388>
  41051c:	ldr	w1, [x19, #12]
  410520:	add	x0, x0, #0x9d8
  410524:	ldr	w2, [x2, #12]
  410528:	bl	401570 <printf@plt>
  41052c:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x6388>
  410530:	add	x0, x0, #0xa68
  410534:	bl	4012c0 <puts@plt>
  410538:	mov	w0, #0x2                   	// #2
  41053c:	ldr	x19, [sp, #16]
  410540:	ldp	x29, x30, [sp], #32
  410544:	ret
  410548:	adrp	x3, 43f000 <stderr@@GLIBC_2.17+0x3270>
  41054c:	add	x3, x3, #0x238
  410550:	mov	x2, x3
  410554:	mov	x1, x3
  410558:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x4388>
  41055c:	add	x0, x0, #0x7d0
  410560:	bl	416028 <printf@plt+0x14ab8>
  410564:	b	4104e4 <printf@plt+0xef74>
  410568:	stp	x29, x30, [sp, #-32]!
  41056c:	mov	x2, #0x7                   	// #7
  410570:	mov	x1, #0x1                   	// #1
  410574:	mov	x29, sp
  410578:	stp	x19, x20, [sp, #16]
  41057c:	adrp	x20, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  410580:	mov	x19, x0
  410584:	ldr	x3, [x20, #3472]
  410588:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x6388>
  41058c:	add	x0, x0, #0xa78
  410590:	bl	4014f0 <fwrite@plt>
  410594:	ldr	x0, [x19, #16]
  410598:	ldr	x1, [x0]
  41059c:	ldr	x1, [x1]
  4105a0:	blr	x1
  4105a4:	ldr	x3, [x20, #3472]
  4105a8:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x2388>
  4105ac:	ldp	x19, x20, [sp, #16]
  4105b0:	add	x0, x0, #0x20
  4105b4:	ldp	x29, x30, [sp], #32
  4105b8:	mov	x2, #0x2                   	// #2
  4105bc:	mov	x1, #0x1                   	// #1
  4105c0:	b	4014f0 <fwrite@plt>
  4105c4:	nop
  4105c8:	stp	x29, x30, [sp, #-32]!
  4105cc:	mov	x2, #0x9                   	// #9
  4105d0:	mov	x1, #0x1                   	// #1
  4105d4:	mov	x29, sp
  4105d8:	stp	x19, x20, [sp, #16]
  4105dc:	adrp	x20, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4105e0:	mov	x19, x0
  4105e4:	ldr	x3, [x20, #3472]
  4105e8:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x6388>
  4105ec:	add	x0, x0, #0xa80
  4105f0:	bl	4014f0 <fwrite@plt>
  4105f4:	ldr	x0, [x19, #16]
  4105f8:	ldr	x1, [x0]
  4105fc:	ldr	x1, [x1]
  410600:	blr	x1
  410604:	ldr	x3, [x20, #3472]
  410608:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x2388>
  41060c:	ldp	x19, x20, [sp, #16]
  410610:	add	x0, x0, #0x20
  410614:	ldp	x29, x30, [sp], #32
  410618:	mov	x2, #0x2                   	// #2
  41061c:	mov	x1, #0x1                   	// #1
  410620:	b	4014f0 <fwrite@plt>
  410624:	nop
  410628:	stp	x29, x30, [sp, #-32]!
  41062c:	mov	x29, sp
  410630:	ldr	x1, [x0]
  410634:	stp	x19, x20, [sp, #16]
  410638:	mov	x20, x0
  41063c:	ldr	x1, [x1, #56]
  410640:	blr	x1
  410644:	cbz	x0, 41066c <printf@plt+0xf0fc>
  410648:	ldr	x20, [x0, #32]
  41064c:	mov	x19, x0
  410650:	ldr	x0, [x20]
  410654:	bl	410628 <printf@plt+0xf0b8>
  410658:	str	x0, [x20]
  41065c:	mov	x0, x19
  410660:	ldp	x19, x20, [sp, #16]
  410664:	ldp	x29, x30, [sp], #32
  410668:	ret
  41066c:	mov	x0, #0x18                  	// #24
  410670:	bl	418c10 <_Znwm@@Base>
  410674:	mov	x1, x20
  410678:	mov	x19, x0
  41067c:	bl	408228 <printf@plt+0x6cb8>
  410680:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x6388>
  410684:	add	x0, x0, #0xaf0
  410688:	str	x0, [x19]
  41068c:	mov	x0, x19
  410690:	ldp	x19, x20, [sp, #16]
  410694:	ldp	x29, x30, [sp], #32
  410698:	ret
  41069c:	mov	x1, #0x18                  	// #24
  4106a0:	mov	x20, x0
  4106a4:	mov	x0, x19
  4106a8:	bl	418c78 <_ZdlPvm@@Base>
  4106ac:	mov	x0, x20
  4106b0:	bl	401500 <_Unwind_Resume@plt>
  4106b4:	nop
  4106b8:	stp	x29, x30, [sp, #-32]!
  4106bc:	mov	x29, sp
  4106c0:	str	x19, [sp, #16]
  4106c4:	mov	x19, x0
  4106c8:	bl	408228 <printf@plt+0x6cb8>
  4106cc:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x6388>
  4106d0:	add	x0, x0, #0xaf0
  4106d4:	str	x0, [x19]
  4106d8:	ldr	x19, [sp, #16]
  4106dc:	ldp	x29, x30, [sp], #32
  4106e0:	ret
  4106e4:	nop
  4106e8:	stp	x29, x30, [sp, #-32]!
  4106ec:	mov	x29, sp
  4106f0:	ldr	x1, [x0]
  4106f4:	stp	x19, x20, [sp, #16]
  4106f8:	mov	x20, x0
  4106fc:	ldr	x1, [x1, #56]
  410700:	blr	x1
  410704:	cbz	x0, 41072c <printf@plt+0xf1bc>
  410708:	ldr	x20, [x0, #32]
  41070c:	mov	x19, x0
  410710:	ldr	x0, [x20]
  410714:	bl	4106e8 <printf@plt+0xf178>
  410718:	str	x0, [x20]
  41071c:	mov	x0, x19
  410720:	ldp	x19, x20, [sp, #16]
  410724:	ldp	x29, x30, [sp], #32
  410728:	ret
  41072c:	mov	x0, #0x18                  	// #24
  410730:	bl	418c10 <_Znwm@@Base>
  410734:	mov	x1, x20
  410738:	mov	x19, x0
  41073c:	bl	408228 <printf@plt+0x6cb8>
  410740:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x6388>
  410744:	add	x0, x0, #0xb78
  410748:	str	x0, [x19]
  41074c:	mov	x0, x19
  410750:	ldp	x19, x20, [sp, #16]
  410754:	ldp	x29, x30, [sp], #32
  410758:	ret
  41075c:	mov	x1, #0x18                  	// #24
  410760:	mov	x20, x0
  410764:	mov	x0, x19
  410768:	bl	418c78 <_ZdlPvm@@Base>
  41076c:	mov	x0, x20
  410770:	bl	401500 <_Unwind_Resume@plt>
  410774:	nop
  410778:	stp	x29, x30, [sp, #-32]!
  41077c:	mov	x29, sp
  410780:	str	x19, [sp, #16]
  410784:	mov	x19, x0
  410788:	bl	408228 <printf@plt+0x6cb8>
  41078c:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x6388>
  410790:	add	x0, x0, #0xb78
  410794:	str	x0, [x19]
  410798:	ldr	x19, [sp, #16]
  41079c:	ldp	x29, x30, [sp], #32
  4107a0:	ret
  4107a4:	nop
  4107a8:	adrp	x1, 41f000 <_ZdlPvm@@Base+0x6388>
  4107ac:	add	x1, x1, #0xb78
  4107b0:	str	x1, [x0]
  4107b4:	b	408260 <printf@plt+0x6cf0>
  4107b8:	stp	x29, x30, [sp, #-32]!
  4107bc:	adrp	x1, 41f000 <_ZdlPvm@@Base+0x6388>
  4107c0:	add	x1, x1, #0xb78
  4107c4:	mov	x29, sp
  4107c8:	str	x19, [sp, #16]
  4107cc:	mov	x19, x0
  4107d0:	str	x1, [x0]
  4107d4:	bl	408260 <printf@plt+0x6cf0>
  4107d8:	mov	x0, x19
  4107dc:	mov	x1, #0x18                  	// #24
  4107e0:	ldr	x19, [sp, #16]
  4107e4:	ldp	x29, x30, [sp], #32
  4107e8:	b	418c78 <_ZdlPvm@@Base>
  4107ec:	nop
  4107f0:	adrp	x1, 41f000 <_ZdlPvm@@Base+0x6388>
  4107f4:	add	x1, x1, #0xaf0
  4107f8:	str	x1, [x0]
  4107fc:	b	408260 <printf@plt+0x6cf0>
  410800:	stp	x29, x30, [sp, #-32]!
  410804:	adrp	x1, 41f000 <_ZdlPvm@@Base+0x6388>
  410808:	add	x1, x1, #0xaf0
  41080c:	mov	x29, sp
  410810:	str	x19, [sp, #16]
  410814:	mov	x19, x0
  410818:	str	x1, [x0]
  41081c:	bl	408260 <printf@plt+0x6cf0>
  410820:	mov	x0, x19
  410824:	mov	x1, #0x18                  	// #24
  410828:	ldr	x19, [sp, #16]
  41082c:	ldp	x29, x30, [sp], #32
  410830:	b	418c78 <_ZdlPvm@@Base>
  410834:	nop
  410838:	stp	x29, x30, [sp, #-32]!
  41083c:	mov	x29, sp
  410840:	stp	x19, x20, [sp, #16]
  410844:	mov	x20, x0
  410848:	add	w19, w1, #0x1
  41084c:	ldr	x0, [x0, #24]
  410850:	mov	w1, w19
  410854:	ldr	x2, [x0]
  410858:	ldr	x2, [x2, #112]
  41085c:	blr	x2
  410860:	ldr	x0, [x20, #16]
  410864:	mov	w1, w19
  410868:	ldp	x19, x20, [sp, #16]
  41086c:	ldr	x2, [x0]
  410870:	ldp	x29, x30, [sp], #32
  410874:	ldr	x2, [x2, #112]
  410878:	mov	x16, x2
  41087c:	br	x16
  410880:	stp	x29, x30, [sp, #-32]!
  410884:	mov	x29, sp
  410888:	stp	x19, x20, [sp, #16]
  41088c:	mov	x20, x0
  410890:	add	w19, w1, #0x1
  410894:	ldr	x0, [x0, #24]
  410898:	mov	w1, w19
  41089c:	ldr	x2, [x0]
  4108a0:	ldr	x2, [x2, #112]
  4108a4:	blr	x2
  4108a8:	ldr	x0, [x20, #16]
  4108ac:	mov	w1, w19
  4108b0:	ldp	x19, x20, [sp, #16]
  4108b4:	ldr	x2, [x0]
  4108b8:	ldp	x29, x30, [sp], #32
  4108bc:	ldr	x2, [x2, #112]
  4108c0:	mov	x16, x2
  4108c4:	br	x16
  4108c8:	stp	x29, x30, [sp, #-32]!
  4108cc:	adrp	x1, 420000 <_ZdlPvm@@Base+0x7388>
  4108d0:	add	x1, x1, #0x3f0
  4108d4:	mov	x29, sp
  4108d8:	str	x19, [sp, #16]
  4108dc:	mov	x19, x0
  4108e0:	ldr	x0, [x0, #24]
  4108e4:	str	x1, [x19]
  4108e8:	cbz	x0, 4108f8 <printf@plt+0xf388>
  4108ec:	ldr	x1, [x0]
  4108f0:	ldr	x1, [x1, #16]
  4108f4:	blr	x1
  4108f8:	mov	x0, x19
  4108fc:	ldr	x19, [sp, #16]
  410900:	ldp	x29, x30, [sp], #32
  410904:	b	408260 <printf@plt+0x6cf0>
  410908:	stp	x29, x30, [sp, #-32]!
  41090c:	adrp	x1, 420000 <_ZdlPvm@@Base+0x7388>
  410910:	add	x1, x1, #0x588
  410914:	mov	x29, sp
  410918:	str	x19, [sp, #16]
  41091c:	mov	x19, x0
  410920:	ldr	x0, [x0, #24]
  410924:	str	x1, [x19]
  410928:	cbz	x0, 410938 <printf@plt+0xf3c8>
  41092c:	ldr	x1, [x0]
  410930:	ldr	x1, [x1, #16]
  410934:	blr	x1
  410938:	mov	x0, x19
  41093c:	ldr	x19, [sp, #16]
  410940:	ldp	x29, x30, [sp], #32
  410944:	b	408260 <printf@plt+0x6cf0>
  410948:	stp	x29, x30, [sp, #-48]!
  41094c:	mov	x29, sp
  410950:	stp	x19, x20, [sp, #16]
  410954:	mov	x19, x0
  410958:	ldr	x0, [x0, #16]
  41095c:	ldr	x2, [x0]
  410960:	ldr	x2, [x2, #24]
  410964:	str	x21, [sp, #32]
  410968:	mov	w21, w1
  41096c:	blr	x2
  410970:	mov	w20, w0
  410974:	ldr	x1, [x19, #16]
  410978:	mov	x0, x1
  41097c:	ldr	x1, [x1]
  410980:	ldr	x1, [x1, #40]
  410984:	blr	x1
  410988:	ldr	x0, [x19, #24]
  41098c:	mov	w1, w21
  410990:	ldr	x2, [x0]
  410994:	ldr	x2, [x2, #24]
  410998:	blr	x2
  41099c:	ldp	x2, x1, [x19, #16]
  4109a0:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x6388>
  4109a4:	add	x0, x0, #0xbf0
  4109a8:	ldr	w3, [x1, #12]
  4109ac:	ldr	w4, [x2, #12]
  4109b0:	ldr	w1, [x19, #12]
  4109b4:	mov	w2, w4
  4109b8:	bl	401570 <printf@plt>
  4109bc:	ldp	x2, x0, [x19, #16]
  4109c0:	ldr	w5, [x19, #12]
  4109c4:	mov	w1, w5
  4109c8:	ldr	w3, [x0, #12]
  4109cc:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x6388>
  4109d0:	ldr	w4, [x2, #12]
  4109d4:	add	x0, x0, #0xc20
  4109d8:	mov	w2, w4
  4109dc:	bl	401570 <printf@plt>
  4109e0:	ldr	x2, [x19, #16]
  4109e4:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x3388>
  4109e8:	ldr	w1, [x19, #12]
  4109ec:	add	x0, x0, #0x9d8
  4109f0:	ldr	w2, [x2, #12]
  4109f4:	bl	401570 <printf@plt>
  4109f8:	ldr	x2, [x19, #16]
  4109fc:	adrp	x1, 43a000 <_Znam@GLIBCXX_3.4>
  410a00:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x6388>
  410a04:	add	x0, x0, #0x710
  410a08:	ldr	w3, [x1, #1100]
  410a0c:	ldr	w2, [x2, #12]
  410a10:	ldr	w1, [x19, #12]
  410a14:	bl	401570 <printf@plt>
  410a18:	ldr	x2, [x19, #24]
  410a1c:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x6388>
  410a20:	ldr	w3, [x19, #12]
  410a24:	add	x0, x0, #0xc58
  410a28:	ldr	w2, [x2, #12]
  410a2c:	mov	w1, w3
  410a30:	bl	401570 <printf@plt>
  410a34:	cbnz	w20, 410a4c <printf@plt+0xf4dc>
  410a38:	mov	w0, w20
  410a3c:	ldp	x19, x20, [sp, #16]
  410a40:	ldr	x21, [sp, #32]
  410a44:	ldp	x29, x30, [sp], #48
  410a48:	ret
  410a4c:	ldr	x2, [x19, #16]
  410a50:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x6388>
  410a54:	ldr	w1, [x19, #12]
  410a58:	add	x0, x0, #0xc78
  410a5c:	ldr	w2, [x2, #12]
  410a60:	bl	401570 <printf@plt>
  410a64:	mov	w0, w20
  410a68:	ldp	x19, x20, [sp, #16]
  410a6c:	ldr	x21, [sp, #32]
  410a70:	ldp	x29, x30, [sp], #48
  410a74:	ret
  410a78:	stp	x29, x30, [sp, #-32]!
  410a7c:	mov	x29, sp
  410a80:	stp	x19, x20, [sp, #16]
  410a84:	mov	x19, x0
  410a88:	mov	w20, w1
  410a8c:	ldr	x0, [x0, #16]
  410a90:	ldr	x2, [x0]
  410a94:	ldr	x2, [x2, #24]
  410a98:	blr	x2
  410a9c:	ldr	x2, [x19, #24]
  410aa0:	mov	w1, w20
  410aa4:	mov	w20, w0
  410aa8:	mov	x0, x2
  410aac:	ldr	x2, [x2]
  410ab0:	ldr	x2, [x2, #24]
  410ab4:	blr	x2
  410ab8:	ldp	x1, x3, [x19, #16]
  410abc:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x6388>
  410ac0:	add	x0, x0, #0xca0
  410ac4:	ldr	w2, [x1, #12]
  410ac8:	ldr	w3, [x3, #12]
  410acc:	ldr	w1, [x19, #12]
  410ad0:	bl	401570 <printf@plt>
  410ad4:	ldp	x0, x3, [x19, #16]
  410ad8:	ldr	w4, [x19, #12]
  410adc:	mov	w1, w4
  410ae0:	ldr	w2, [x0, #12]
  410ae4:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x6388>
  410ae8:	ldr	w3, [x3, #12]
  410aec:	add	x0, x0, #0xcc8
  410af0:	bl	401570 <printf@plt>
  410af4:	ldr	x2, [x19, #16]
  410af8:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x3388>
  410afc:	ldr	w1, [x19, #12]
  410b00:	add	x0, x0, #0x9c0
  410b04:	ldr	w2, [x2, #12]
  410b08:	bl	401570 <printf@plt>
  410b0c:	ldp	x1, x3, [x19, #16]
  410b10:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x6388>
  410b14:	add	x0, x0, #0xcf8
  410b18:	ldr	w2, [x1, #12]
  410b1c:	ldr	w3, [x3, #12]
  410b20:	ldr	w1, [x19, #12]
  410b24:	bl	401570 <printf@plt>
  410b28:	cbnz	w20, 410b3c <printf@plt+0xf5cc>
  410b2c:	mov	w0, w20
  410b30:	ldp	x19, x20, [sp, #16]
  410b34:	ldp	x29, x30, [sp], #32
  410b38:	ret
  410b3c:	ldr	x2, [x19, #16]
  410b40:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x6388>
  410b44:	ldr	w1, [x19, #12]
  410b48:	add	x0, x0, #0xc78
  410b4c:	ldr	w2, [x2, #12]
  410b50:	bl	401570 <printf@plt>
  410b54:	mov	w0, w20
  410b58:	ldp	x19, x20, [sp, #16]
  410b5c:	ldp	x29, x30, [sp], #32
  410b60:	ret
  410b64:	nop
  410b68:	stp	x29, x30, [sp, #-32]!
  410b6c:	mov	x29, sp
  410b70:	stp	x19, x20, [sp, #16]
  410b74:	mov	x19, x0
  410b78:	ldr	x0, [x0, #16]
  410b7c:	ldr	x2, [x0]
  410b80:	ldr	x2, [x2, #24]
  410b84:	blr	x2
  410b88:	mov	w20, w0
  410b8c:	ldr	x2, [x19, #16]
  410b90:	adrp	x3, 43a000 <_Znam@GLIBCXX_3.4>
  410b94:	ldr	w1, [x19, #12]
  410b98:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x6388>
  410b9c:	ldr	w3, [x3, #1120]
  410ba0:	add	x0, x0, #0xd18
  410ba4:	ldr	w2, [x2, #12]
  410ba8:	add	w3, w3, w3, lsl #2
  410bac:	bl	401570 <printf@plt>
  410bb0:	ldr	x2, [x19, #16]
  410bb4:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x3388>
  410bb8:	ldr	w1, [x19, #12]
  410bbc:	add	x0, x0, #0x9a8
  410bc0:	ldr	w2, [x2, #12]
  410bc4:	bl	401570 <printf@plt>
  410bc8:	ldr	x2, [x19, #16]
  410bcc:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x3388>
  410bd0:	ldr	w1, [x19, #12]
  410bd4:	add	x0, x0, #0x9c0
  410bd8:	ldr	w2, [x2, #12]
  410bdc:	bl	401570 <printf@plt>
  410be0:	mov	w0, w20
  410be4:	ldp	x19, x20, [sp, #16]
  410be8:	ldp	x29, x30, [sp], #32
  410bec:	ret
  410bf0:	stp	x29, x30, [sp, #-32]!
  410bf4:	mov	x29, sp
  410bf8:	stp	x19, x20, [sp, #16]
  410bfc:	mov	x19, x0
  410c00:	mov	w20, w1
  410c04:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x4388>
  410c08:	add	x0, x0, #0x7a0
  410c0c:	ldr	w1, [x19, #12]
  410c10:	bl	401570 <printf@plt>
  410c14:	ldr	x1, [x19, #24]
  410c18:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x6388>
  410c1c:	add	x0, x0, #0xd30
  410c20:	bl	401570 <printf@plt>
  410c24:	ldr	w1, [x19, #12]
  410c28:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x4388>
  410c2c:	add	x0, x0, #0x7b8
  410c30:	bl	401570 <printf@plt>
  410c34:	ldr	x0, [x19, #16]
  410c38:	mov	w1, w20
  410c3c:	ldr	x2, [x0]
  410c40:	ldr	x2, [x2, #24]
  410c44:	blr	x2
  410c48:	mov	w20, w0
  410c4c:	ldr	w1, [x19, #12]
  410c50:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x4388>
  410c54:	add	x0, x0, #0x7f0
  410c58:	bl	401570 <printf@plt>
  410c5c:	ldr	x2, [x19, #16]
  410c60:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x3388>
  410c64:	ldr	w1, [x19, #12]
  410c68:	add	x0, x0, #0x9a8
  410c6c:	ldr	w2, [x2, #12]
  410c70:	bl	401570 <printf@plt>
  410c74:	ldr	x2, [x19, #16]
  410c78:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x3388>
  410c7c:	ldr	w1, [x19, #12]
  410c80:	add	x0, x0, #0x9c0
  410c84:	ldr	w2, [x2, #12]
  410c88:	bl	401570 <printf@plt>
  410c8c:	ldr	x2, [x19, #16]
  410c90:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x3388>
  410c94:	ldr	w1, [x19, #12]
  410c98:	add	x0, x0, #0x9d8
  410c9c:	ldr	w2, [x2, #12]
  410ca0:	bl	401570 <printf@plt>
  410ca4:	mov	w0, w20
  410ca8:	ldp	x19, x20, [sp, #16]
  410cac:	ldp	x29, x30, [sp], #32
  410cb0:	ret
  410cb4:	nop
  410cb8:	stp	x29, x30, [sp, #-48]!
  410cbc:	mov	x29, sp
  410cc0:	stp	x19, x20, [sp, #16]
  410cc4:	mov	x19, x0
  410cc8:	mov	w20, w1
  410ccc:	stp	x21, x22, [sp, #32]
  410cd0:	adrp	x21, 43d000 <stderr@@GLIBC_2.17+0x1270>
  410cd4:	ldr	w1, [x19, #12]
  410cd8:	ldr	x2, [x19, #24]
  410cdc:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x6388>
  410ce0:	ldr	x22, [x21, #3720]
  410ce4:	add	x0, x0, #0xd38
  410ce8:	str	x2, [x21, #3720]
  410cec:	bl	401570 <printf@plt>
  410cf0:	ldr	x1, [x19, #24]
  410cf4:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x3388>
  410cf8:	add	x0, x0, #0xd08
  410cfc:	bl	401570 <printf@plt>
  410d00:	ldr	x0, [x19, #16]
  410d04:	mov	w1, w20
  410d08:	ldr	x2, [x0]
  410d0c:	ldr	x2, [x2, #24]
  410d10:	blr	x2
  410d14:	str	x22, [x21, #3720]
  410d18:	ldr	w1, [x19, #12]
  410d1c:	mov	w20, w0
  410d20:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x6388>
  410d24:	add	x0, x0, #0xd50
  410d28:	bl	401570 <printf@plt>
  410d2c:	ldr	x2, [x19, #16]
  410d30:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x3388>
  410d34:	ldr	w1, [x19, #12]
  410d38:	add	x0, x0, #0x9a8
  410d3c:	ldr	w2, [x2, #12]
  410d40:	bl	401570 <printf@plt>
  410d44:	ldr	x2, [x19, #16]
  410d48:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x3388>
  410d4c:	ldr	w1, [x19, #12]
  410d50:	add	x0, x0, #0x9c0
  410d54:	ldr	w2, [x2, #12]
  410d58:	bl	401570 <printf@plt>
  410d5c:	ldr	x2, [x19, #16]
  410d60:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x3388>
  410d64:	ldr	w1, [x19, #12]
  410d68:	add	x0, x0, #0x9d8
  410d6c:	ldr	w2, [x2, #12]
  410d70:	bl	401570 <printf@plt>
  410d74:	mov	w0, w20
  410d78:	ldp	x19, x20, [sp, #16]
  410d7c:	ldp	x21, x22, [sp, #32]
  410d80:	ldp	x29, x30, [sp], #48
  410d84:	ret
  410d88:	stp	x29, x30, [sp, #-32]!
  410d8c:	mov	x29, sp
  410d90:	stp	x19, x20, [sp, #16]
  410d94:	mov	x19, x0
  410d98:	ldr	x0, [x0, #16]
  410d9c:	ldr	x2, [x0]
  410da0:	ldr	x2, [x2, #24]
  410da4:	blr	x2
  410da8:	mov	w20, w0
  410dac:	ldr	x2, [x19, #16]
  410db0:	adrp	x3, 43a000 <_Znam@GLIBCXX_3.4>
  410db4:	ldr	w1, [x19, #12]
  410db8:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x6388>
  410dbc:	ldr	w3, [x3, #1180]
  410dc0:	add	x0, x0, #0xd60
  410dc4:	ldr	w2, [x2, #12]
  410dc8:	bl	401570 <printf@plt>
  410dcc:	ldr	x2, [x19, #16]
  410dd0:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x3388>
  410dd4:	ldr	w1, [x19, #12]
  410dd8:	add	x0, x0, #0x9c0
  410ddc:	ldr	w2, [x2, #12]
  410de0:	bl	401570 <printf@plt>
  410de4:	ldr	x2, [x19, #16]
  410de8:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x3388>
  410dec:	ldr	w1, [x19, #12]
  410df0:	add	x0, x0, #0x9d8
  410df4:	ldr	w2, [x2, #12]
  410df8:	bl	401570 <printf@plt>
  410dfc:	mov	w0, w20
  410e00:	ldp	x19, x20, [sp, #16]
  410e04:	ldp	x29, x30, [sp], #32
  410e08:	ret
  410e0c:	nop
  410e10:	stp	x29, x30, [sp, #-32]!
  410e14:	mov	x29, sp
  410e18:	stp	x19, x20, [sp, #16]
  410e1c:	mov	x19, x0
  410e20:	ldr	x0, [x0, #16]
  410e24:	ldr	x2, [x0]
  410e28:	ldr	x2, [x2, #24]
  410e2c:	blr	x2
  410e30:	mov	w20, w0
  410e34:	ldr	x2, [x19, #16]
  410e38:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x3388>
  410e3c:	ldr	w1, [x19, #12]
  410e40:	add	x0, x0, #0x9a8
  410e44:	ldr	w2, [x2, #12]
  410e48:	bl	401570 <printf@plt>
  410e4c:	ldr	w2, [x19, #24]
  410e50:	ldr	x3, [x19, #16]
  410e54:	cmp	w2, #0x0
  410e58:	b.le	410e98 <printf@plt+0xf928>
  410e5c:	ldr	w3, [x3, #12]
  410e60:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x6388>
  410e64:	ldr	w1, [x19, #12]
  410e68:	add	x0, x0, #0xd78
  410e6c:	bl	401570 <printf@plt>
  410e70:	ldr	x2, [x19, #16]
  410e74:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x3388>
  410e78:	ldr	w1, [x19, #12]
  410e7c:	add	x0, x0, #0x9d8
  410e80:	ldr	w2, [x2, #12]
  410e84:	bl	401570 <printf@plt>
  410e88:	mov	w0, w20
  410e8c:	ldp	x19, x20, [sp, #16]
  410e90:	ldp	x29, x30, [sp], #32
  410e94:	ret
  410e98:	ldr	w3, [x3, #12]
  410e9c:	neg	w2, w2
  410ea0:	ldr	w1, [x19, #12]
  410ea4:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x6388>
  410ea8:	add	x0, x0, #0xd90
  410eac:	bl	401570 <printf@plt>
  410eb0:	ldr	x2, [x19, #16]
  410eb4:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x3388>
  410eb8:	ldr	w1, [x19, #12]
  410ebc:	add	x0, x0, #0x9c0
  410ec0:	ldr	w2, [x2, #12]
  410ec4:	bl	401570 <printf@plt>
  410ec8:	mov	w0, w20
  410ecc:	ldp	x19, x20, [sp, #16]
  410ed0:	ldp	x29, x30, [sp], #32
  410ed4:	ret
  410ed8:	stp	x29, x30, [sp, #-32]!
  410edc:	mov	x29, sp
  410ee0:	stp	x19, x20, [sp, #16]
  410ee4:	mov	x19, x0
  410ee8:	ldr	x0, [x0, #16]
  410eec:	ldr	x2, [x0]
  410ef0:	ldr	x2, [x2, #24]
  410ef4:	blr	x2
  410ef8:	mov	w20, w0
  410efc:	ldr	x2, [x19, #16]
  410f00:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x3388>
  410f04:	ldr	w1, [x19, #12]
  410f08:	add	x0, x0, #0x9a8
  410f0c:	ldr	w2, [x2, #12]
  410f10:	bl	401570 <printf@plt>
  410f14:	ldr	x2, [x19, #16]
  410f18:	adrp	x1, 43a000 <_Znam@GLIBCXX_3.4>
  410f1c:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x6388>
  410f20:	add	x0, x0, #0xdb0
  410f24:	ldr	w4, [x1, #1136]
  410f28:	ldr	w3, [x2, #12]
  410f2c:	ldr	w1, [x19, #12]
  410f30:	mov	w2, w3
  410f34:	bl	401570 <printf@plt>
  410f38:	ldr	x2, [x19, #16]
  410f3c:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x6388>
  410f40:	ldr	w3, [x19, #12]
  410f44:	add	x0, x0, #0xdd8
  410f48:	ldr	w2, [x2, #12]
  410f4c:	mov	w1, w3
  410f50:	bl	401570 <printf@plt>
  410f54:	ldr	x2, [x19, #16]
  410f58:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x6388>
  410f5c:	ldr	w3, [x19, #12]
  410f60:	add	x0, x0, #0xdf8
  410f64:	ldr	w2, [x2, #12]
  410f68:	mov	w1, w3
  410f6c:	bl	401570 <printf@plt>
  410f70:	mov	w0, w20
  410f74:	ldp	x19, x20, [sp, #16]
  410f78:	ldp	x29, x30, [sp], #32
  410f7c:	ret
  410f80:	stp	x29, x30, [sp, #-32]!
  410f84:	mov	x2, #0x2                   	// #2
  410f88:	mov	x1, #0x1                   	// #1
  410f8c:	mov	x29, sp
  410f90:	stp	x19, x20, [sp, #16]
  410f94:	adrp	x20, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  410f98:	mov	x19, x0
  410f9c:	ldr	x3, [x20, #3472]
  410fa0:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x6388>
  410fa4:	add	x0, x0, #0xf00
  410fa8:	bl	4014f0 <fwrite@plt>
  410fac:	ldr	x0, [x19, #16]
  410fb0:	ldr	x1, [x0]
  410fb4:	ldr	x1, [x1]
  410fb8:	blr	x1
  410fbc:	ldr	x3, [x20, #3472]
  410fc0:	mov	x2, #0xc                   	// #12
  410fc4:	mov	x1, #0x1                   	// #1
  410fc8:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x6388>
  410fcc:	add	x0, x0, #0xe18
  410fd0:	bl	4014f0 <fwrite@plt>
  410fd4:	ldr	x0, [x19, #24]
  410fd8:	ldr	x1, [x0]
  410fdc:	ldr	x1, [x1]
  410fe0:	blr	x1
  410fe4:	ldr	x3, [x20, #3472]
  410fe8:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x2388>
  410fec:	ldp	x19, x20, [sp, #16]
  410ff0:	add	x0, x0, #0x20
  410ff4:	ldp	x29, x30, [sp], #32
  410ff8:	mov	x2, #0x2                   	// #2
  410ffc:	mov	x1, #0x1                   	// #1
  411000:	b	4014f0 <fwrite@plt>
  411004:	nop
  411008:	adrp	x1, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  41100c:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x6388>
  411010:	mov	x2, #0xf                   	// #15
  411014:	add	x0, x0, #0xe28
  411018:	ldr	x3, [x1, #3472]
  41101c:	mov	x1, #0x1                   	// #1
  411020:	b	4014f0 <fwrite@plt>
  411024:	nop
  411028:	stp	x29, x30, [sp, #-32]!
  41102c:	mov	x2, #0x2                   	// #2
  411030:	mov	x1, #0x1                   	// #1
  411034:	mov	x29, sp
  411038:	stp	x19, x20, [sp, #16]
  41103c:	adrp	x20, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  411040:	mov	x19, x0
  411044:	ldr	x3, [x20, #3472]
  411048:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x6388>
  41104c:	add	x0, x0, #0xf00
  411050:	bl	4014f0 <fwrite@plt>
  411054:	ldr	x0, [x19, #16]
  411058:	ldr	x1, [x0]
  41105c:	ldr	x1, [x1]
  411060:	blr	x1
  411064:	ldr	x3, [x20, #3472]
  411068:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x6388>
  41106c:	ldp	x19, x20, [sp, #16]
  411070:	add	x0, x0, #0xe38
  411074:	ldp	x29, x30, [sp], #32
  411078:	mov	x2, #0x6                   	// #6
  41107c:	mov	x1, #0x1                   	// #1
  411080:	b	4014f0 <fwrite@plt>
  411084:	nop
  411088:	stp	x29, x30, [sp, #-32]!
  41108c:	mov	x2, #0x2                   	// #2
  411090:	mov	x1, #0x1                   	// #1
  411094:	mov	x29, sp
  411098:	stp	x19, x20, [sp, #16]
  41109c:	adrp	x20, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4110a0:	mov	x19, x0
  4110a4:	ldr	x3, [x20, #3472]
  4110a8:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x6388>
  4110ac:	add	x0, x0, #0xf00
  4110b0:	bl	4014f0 <fwrite@plt>
  4110b4:	ldr	x0, [x19, #16]
  4110b8:	ldr	x1, [x0]
  4110bc:	ldr	x1, [x1]
  4110c0:	blr	x1
  4110c4:	ldr	x3, [x20, #3472]
  4110c8:	mov	x2, #0xd                   	// #13
  4110cc:	mov	x1, #0x1                   	// #1
  4110d0:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x6388>
  4110d4:	add	x0, x0, #0xe40
  4110d8:	bl	4014f0 <fwrite@plt>
  4110dc:	ldr	x0, [x19, #24]
  4110e0:	ldr	x1, [x0]
  4110e4:	ldr	x1, [x1]
  4110e8:	blr	x1
  4110ec:	ldr	x3, [x20, #3472]
  4110f0:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x2388>
  4110f4:	ldp	x19, x20, [sp, #16]
  4110f8:	add	x0, x0, #0x20
  4110fc:	ldp	x29, x30, [sp], #32
  411100:	mov	x2, #0x2                   	// #2
  411104:	mov	x1, #0x1                   	// #1
  411108:	b	4014f0 <fwrite@plt>
  41110c:	nop
  411110:	adrp	x1, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  411114:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x6388>
  411118:	mov	x2, #0x10                  	// #16
  41111c:	add	x0, x0, #0xe50
  411120:	ldr	x3, [x1, #3472]
  411124:	mov	x1, #0x1                   	// #1
  411128:	b	4014f0 <fwrite@plt>
  41112c:	nop
  411130:	stp	x29, x30, [sp, #-32]!
  411134:	mov	x2, #0x2                   	// #2
  411138:	mov	x1, #0x1                   	// #1
  41113c:	mov	x29, sp
  411140:	stp	x19, x20, [sp, #16]
  411144:	adrp	x20, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  411148:	mov	x19, x0
  41114c:	ldr	x3, [x20, #3472]
  411150:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x6388>
  411154:	add	x0, x0, #0xf00
  411158:	bl	4014f0 <fwrite@plt>
  41115c:	ldr	x0, [x19, #16]
  411160:	ldr	x1, [x0]
  411164:	ldr	x1, [x1]
  411168:	blr	x1
  41116c:	ldr	x3, [x20, #3472]
  411170:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x6388>
  411174:	ldp	x19, x20, [sp, #16]
  411178:	add	x0, x0, #0xe68
  41117c:	ldp	x29, x30, [sp], #32
  411180:	mov	x2, #0x8                   	// #8
  411184:	mov	x1, #0x1                   	// #1
  411188:	b	4014f0 <fwrite@plt>
  41118c:	nop
  411190:	stp	x29, x30, [sp, #-32]!
  411194:	mov	x2, #0x6                   	// #6
  411198:	mov	x1, #0x1                   	// #1
  41119c:	mov	x29, sp
  4111a0:	stp	x19, x20, [sp, #16]
  4111a4:	adrp	x20, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4111a8:	mov	x19, x0
  4111ac:	ldr	x3, [x20, #3472]
  4111b0:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x6388>
  4111b4:	add	x0, x0, #0xe78
  4111b8:	bl	4014f0 <fwrite@plt>
  4111bc:	ldr	x0, [x19, #16]
  4111c0:	ldr	x1, [x0]
  4111c4:	ldr	x1, [x1]
  4111c8:	blr	x1
  4111cc:	ldr	x3, [x20, #3472]
  4111d0:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x2388>
  4111d4:	ldp	x19, x20, [sp, #16]
  4111d8:	add	x0, x0, #0x20
  4111dc:	ldp	x29, x30, [sp], #32
  4111e0:	mov	x2, #0x2                   	// #2
  4111e4:	mov	x1, #0x1                   	// #1
  4111e8:	b	4014f0 <fwrite@plt>
  4111ec:	nop
  4111f0:	stp	x29, x30, [sp, #-32]!
  4111f4:	mov	x2, #0xa                   	// #10
  4111f8:	mov	x1, #0x1                   	// #1
  4111fc:	mov	x29, sp
  411200:	stp	x19, x20, [sp, #16]
  411204:	adrp	x20, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  411208:	mov	x19, x0
  41120c:	ldr	x3, [x20, #3472]
  411210:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x6388>
  411214:	add	x0, x0, #0xe80
  411218:	bl	4014f0 <fwrite@plt>
  41121c:	ldr	x0, [x19, #16]
  411220:	ldr	x1, [x0]
  411224:	ldr	x1, [x1]
  411228:	blr	x1
  41122c:	ldr	x3, [x20, #3472]
  411230:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x2388>
  411234:	ldp	x19, x20, [sp, #16]
  411238:	add	x0, x0, #0x20
  41123c:	ldp	x29, x30, [sp], #32
  411240:	mov	x2, #0x2                   	// #2
  411244:	mov	x1, #0x1                   	// #1
  411248:	b	4014f0 <fwrite@plt>
  41124c:	nop
  411250:	stp	x29, x30, [sp, #-48]!
  411254:	mov	x29, sp
  411258:	stp	x19, x20, [sp, #16]
  41125c:	mov	x19, x0
  411260:	mov	w0, w1
  411264:	ldr	x20, [x19, #16]
  411268:	ldr	x1, [x20]
  41126c:	str	x21, [sp, #32]
  411270:	ldr	x21, [x1, #24]
  411274:	bl	4078a0 <printf@plt+0x6330>
  411278:	mov	w1, w0
  41127c:	mov	x0, x20
  411280:	blr	x21
  411284:	mov	w20, w0
  411288:	ldr	x2, [x19, #16]
  41128c:	adrp	x3, 43a000 <_Znam@GLIBCXX_3.4>
  411290:	ldr	w1, [x19, #12]
  411294:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x6388>
  411298:	ldr	w3, [x3, #1120]
  41129c:	add	x0, x0, #0xe90
  4112a0:	ldr	w2, [x2, #12]
  4112a4:	add	w3, w3, w3, lsl #2
  4112a8:	bl	401570 <printf@plt>
  4112ac:	ldr	x2, [x19, #16]
  4112b0:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x3388>
  4112b4:	ldr	w1, [x19, #12]
  4112b8:	add	x0, x0, #0x9a8
  4112bc:	ldr	w2, [x2, #12]
  4112c0:	bl	401570 <printf@plt>
  4112c4:	ldr	x2, [x19, #16]
  4112c8:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x3388>
  4112cc:	ldr	w1, [x19, #12]
  4112d0:	add	x0, x0, #0x9d8
  4112d4:	ldr	w2, [x2, #12]
  4112d8:	bl	401570 <printf@plt>
  4112dc:	mov	w0, w20
  4112e0:	ldp	x19, x20, [sp, #16]
  4112e4:	ldr	x21, [sp, #32]
  4112e8:	ldp	x29, x30, [sp], #48
  4112ec:	ret
  4112f0:	stp	x29, x30, [sp, #-32]!
  4112f4:	adrp	x1, 420000 <_ZdlPvm@@Base+0x7388>
  4112f8:	add	x1, x1, #0x720
  4112fc:	mov	x29, sp
  411300:	str	x19, [sp, #16]
  411304:	mov	x19, x0
  411308:	ldr	x0, [x0, #24]
  41130c:	str	x1, [x19]
  411310:	bl	401330 <free@plt>
  411314:	mov	x0, x19
  411318:	ldr	x19, [sp, #16]
  41131c:	ldp	x29, x30, [sp], #32
  411320:	b	408260 <printf@plt+0x6cf0>
  411324:	nop
  411328:	stp	x29, x30, [sp, #-32]!
  41132c:	adrp	x1, 420000 <_ZdlPvm@@Base+0x7388>
  411330:	add	x1, x1, #0x720
  411334:	mov	x29, sp
  411338:	str	x19, [sp, #16]
  41133c:	mov	x19, x0
  411340:	ldr	x0, [x0, #24]
  411344:	str	x1, [x19]
  411348:	bl	401330 <free@plt>
  41134c:	mov	x0, x19
  411350:	bl	408260 <printf@plt+0x6cf0>
  411354:	mov	x0, x19
  411358:	mov	x1, #0x20                  	// #32
  41135c:	ldr	x19, [sp, #16]
  411360:	ldp	x29, x30, [sp], #32
  411364:	b	418c78 <_ZdlPvm@@Base>
  411368:	stp	x29, x30, [sp, #-32]!
  41136c:	adrp	x1, 420000 <_ZdlPvm@@Base+0x7388>
  411370:	add	x1, x1, #0x7a8
  411374:	mov	x29, sp
  411378:	str	x19, [sp, #16]
  41137c:	mov	x19, x0
  411380:	ldr	x0, [x0, #24]
  411384:	str	x1, [x19]
  411388:	bl	401330 <free@plt>
  41138c:	mov	x0, x19
  411390:	ldr	x19, [sp, #16]
  411394:	ldp	x29, x30, [sp], #32
  411398:	b	408260 <printf@plt+0x6cf0>
  41139c:	nop
  4113a0:	stp	x29, x30, [sp, #-32]!
  4113a4:	adrp	x1, 420000 <_ZdlPvm@@Base+0x7388>
  4113a8:	add	x1, x1, #0x7a8
  4113ac:	mov	x29, sp
  4113b0:	str	x19, [sp, #16]
  4113b4:	mov	x19, x0
  4113b8:	ldr	x0, [x0, #24]
  4113bc:	str	x1, [x19]
  4113c0:	bl	401330 <free@plt>
  4113c4:	mov	x0, x19
  4113c8:	bl	408260 <printf@plt+0x6cf0>
  4113cc:	mov	x0, x19
  4113d0:	mov	x1, #0x20                  	// #32
  4113d4:	ldr	x19, [sp, #16]
  4113d8:	ldp	x29, x30, [sp], #32
  4113dc:	b	418c78 <_ZdlPvm@@Base>
  4113e0:	stp	x29, x30, [sp, #-32]!
  4113e4:	adrp	x1, 41f000 <_ZdlPvm@@Base+0x6388>
  4113e8:	add	x1, x1, #0xea8
  4113ec:	mov	x29, sp
  4113f0:	stp	x19, x20, [sp, #16]
  4113f4:	mov	x19, x0
  4113f8:	adrp	x20, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4113fc:	ldr	x0, [x20, #3472]
  411400:	ldr	x2, [x19, #24]
  411404:	bl	4012e0 <fprintf@plt>
  411408:	ldr	x0, [x19, #16]
  41140c:	ldr	x1, [x0]
  411410:	ldr	x1, [x1]
  411414:	blr	x1
  411418:	ldr	x3, [x20, #3472]
  41141c:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x2388>
  411420:	ldp	x19, x20, [sp, #16]
  411424:	add	x0, x0, #0x20
  411428:	ldp	x29, x30, [sp], #32
  41142c:	mov	x2, #0x2                   	// #2
  411430:	mov	x1, #0x1                   	// #1
  411434:	b	4014f0 <fwrite@plt>
  411438:	stp	x29, x30, [sp, #-32]!
  41143c:	adrp	x1, 41f000 <_ZdlPvm@@Base+0x6388>
  411440:	add	x1, x1, #0xeb8
  411444:	mov	x29, sp
  411448:	stp	x19, x20, [sp, #16]
  41144c:	mov	x19, x0
  411450:	adrp	x20, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  411454:	ldr	x0, [x20, #3472]
  411458:	ldr	x2, [x19, #24]
  41145c:	bl	4012e0 <fprintf@plt>
  411460:	ldr	x0, [x19, #16]
  411464:	ldr	x1, [x0]
  411468:	ldr	x1, [x1]
  41146c:	blr	x1
  411470:	ldr	x3, [x20, #3472]
  411474:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x2388>
  411478:	ldp	x19, x20, [sp, #16]
  41147c:	add	x0, x0, #0x20
  411480:	ldp	x29, x30, [sp], #32
  411484:	mov	x2, #0x2                   	// #2
  411488:	mov	x1, #0x1                   	// #1
  41148c:	b	4014f0 <fwrite@plt>
  411490:	stp	x29, x30, [sp, #-32]!
  411494:	mov	x29, sp
  411498:	stp	x19, x20, [sp, #16]
  41149c:	mov	x19, x0
  4114a0:	adrp	x20, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4114a4:	ldr	w2, [x19, #24]
  4114a8:	ldr	x0, [x20, #3472]
  4114ac:	tbnz	w2, #31, 4114ec <printf@plt+0xff7c>
  4114b0:	adrp	x1, 41f000 <_ZdlPvm@@Base+0x6388>
  4114b4:	add	x1, x1, #0xec8
  4114b8:	bl	4012e0 <fprintf@plt>
  4114bc:	ldr	x0, [x19, #16]
  4114c0:	ldr	x1, [x0]
  4114c4:	ldr	x1, [x1]
  4114c8:	blr	x1
  4114cc:	ldr	x3, [x20, #3472]
  4114d0:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x2388>
  4114d4:	ldp	x19, x20, [sp, #16]
  4114d8:	add	x0, x0, #0x20
  4114dc:	ldp	x29, x30, [sp], #32
  4114e0:	mov	x2, #0x2                   	// #2
  4114e4:	mov	x1, #0x1                   	// #1
  4114e8:	b	4014f0 <fwrite@plt>
  4114ec:	neg	w2, w2
  4114f0:	adrp	x1, 41f000 <_ZdlPvm@@Base+0x6388>
  4114f4:	add	x1, x1, #0xed8
  4114f8:	bl	4012e0 <fprintf@plt>
  4114fc:	b	4114bc <printf@plt+0xff4c>
  411500:	stp	x29, x30, [sp, #-32]!
  411504:	mov	x29, sp
  411508:	stp	x19, x20, [sp, #16]
  41150c:	mov	x19, x0
  411510:	adrp	x20, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  411514:	ldr	w2, [x19, #24]
  411518:	ldr	x0, [x20, #3472]
  41151c:	tbnz	w2, #31, 41155c <printf@plt+0xffec>
  411520:	adrp	x1, 41f000 <_ZdlPvm@@Base+0x6388>
  411524:	add	x1, x1, #0xee8
  411528:	bl	4012e0 <fprintf@plt>
  41152c:	ldr	x0, [x19, #16]
  411530:	ldr	x1, [x0]
  411534:	ldr	x1, [x1]
  411538:	blr	x1
  41153c:	ldr	x3, [x20, #3472]
  411540:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x2388>
  411544:	ldp	x19, x20, [sp, #16]
  411548:	add	x0, x0, #0x20
  41154c:	ldp	x29, x30, [sp], #32
  411550:	mov	x2, #0x2                   	// #2
  411554:	mov	x1, #0x1                   	// #1
  411558:	b	4014f0 <fwrite@plt>
  41155c:	neg	w2, w2
  411560:	adrp	x1, 41f000 <_ZdlPvm@@Base+0x6388>
  411564:	add	x1, x1, #0xef8
  411568:	bl	4012e0 <fprintf@plt>
  41156c:	b	41152c <printf@plt+0xffbc>
  411570:	stp	x29, x30, [sp, #-48]!
  411574:	adrp	x1, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  411578:	mov	x29, sp
  41157c:	stp	x19, x20, [sp, #16]
  411580:	mov	x19, x0
  411584:	ldr	w0, [x1, #3488]
  411588:	cbz	w0, 4115a0 <printf@plt+0x10030>
  41158c:	cmp	w0, #0x1
  411590:	b.eq	411654 <printf@plt+0x100e4>  // b.none
  411594:	ldp	x19, x20, [sp, #16]
  411598:	ldp	x29, x30, [sp], #48
  41159c:	ret
  4115a0:	str	x21, [sp, #32]
  4115a4:	adrp	x21, 41d000 <_ZdlPvm@@Base+0x4388>
  4115a8:	add	x21, x21, #0x680
  4115ac:	adrp	x20, 41c000 <_ZdlPvm@@Base+0x3388>
  4115b0:	mov	x0, x21
  4115b4:	bl	401570 <printf@plt>
  4115b8:	ldp	x1, x3, [x19, #16]
  4115bc:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x6388>
  4115c0:	add	x0, x0, #0xf08
  4115c4:	add	x20, x20, #0xa38
  4115c8:	ldr	w3, [x3, #12]
  4115cc:	ldr	w2, [x1, #12]
  4115d0:	ldr	w1, [x19, #12]
  4115d4:	bl	401570 <printf@plt>
  4115d8:	ldr	w1, [x19, #12]
  4115dc:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x4388>
  4115e0:	add	x0, x0, #0x688
  4115e4:	bl	401570 <printf@plt>
  4115e8:	ldr	x0, [x19, #24]
  4115ec:	ldr	x1, [x0]
  4115f0:	ldr	x1, [x1, #48]
  4115f4:	blr	x1
  4115f8:	mov	x0, x20
  4115fc:	bl	401570 <printf@plt>
  411600:	mov	x0, x21
  411604:	bl	401570 <printf@plt>
  411608:	ldr	x2, [x19, #16]
  41160c:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x4388>
  411610:	ldr	w1, [x19, #12]
  411614:	add	x0, x0, #0x718
  411618:	ldr	w2, [x2, #12]
  41161c:	bl	401570 <printf@plt>
  411620:	ldr	x0, [x19, #16]
  411624:	ldr	x1, [x0]
  411628:	ldr	x1, [x1, #48]
  41162c:	blr	x1
  411630:	mov	x0, x20
  411634:	bl	401570 <printf@plt>
  411638:	ldr	w1, [x19, #12]
  41163c:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x4388>
  411640:	ldp	x19, x20, [sp, #16]
  411644:	add	x0, x0, #0x738
  411648:	ldr	x21, [sp, #32]
  41164c:	ldp	x29, x30, [sp], #48
  411650:	b	401570 <printf@plt>
  411654:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x6388>
  411658:	add	x0, x0, #0xf30
  41165c:	bl	401570 <printf@plt>
  411660:	ldr	x0, [x19, #16]
  411664:	ldr	x1, [x0]
  411668:	ldr	x1, [x1, #48]
  41166c:	blr	x1
  411670:	ldr	x0, [x19, #24]
  411674:	ldr	x1, [x0]
  411678:	ldr	x1, [x1, #48]
  41167c:	blr	x1
  411680:	ldp	x19, x20, [sp, #16]
  411684:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x4388>
  411688:	ldp	x29, x30, [sp], #48
  41168c:	add	x0, x0, #0x790
  411690:	b	401570 <printf@plt>
  411694:	nop
  411698:	adrp	x0, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  41169c:	ldr	w0, [x0, #3488]
  4116a0:	cbz	w0, 4116b0 <printf@plt+0x10140>
  4116a4:	cmp	w0, #0x1
  4116a8:	b.eq	411730 <printf@plt+0x101c0>  // b.none
  4116ac:	ret
  4116b0:	stp	x29, x30, [sp, #-32]!
  4116b4:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x6388>
  4116b8:	add	x0, x0, #0xf68
  4116bc:	mov	x29, sp
  4116c0:	stp	x19, x20, [sp, #16]
  4116c4:	adrp	x20, 43a000 <_Znam@GLIBCXX_3.4>
  4116c8:	adrp	x19, 43a000 <_Znam@GLIBCXX_3.4>
  4116cc:	ldr	w1, [x20, #1120]
  4116d0:	ldr	w2, [x19, #1100]
  4116d4:	lsl	w3, w1, #3
  4116d8:	sub	w1, w3, w1
  4116dc:	bl	401570 <printf@plt>
  4116e0:	adrp	x1, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4116e4:	adrp	x0, 43a000 <_Znam@GLIBCXX_3.4>
  4116e8:	adrp	x2, 41f000 <_ZdlPvm@@Base+0x6388>
  4116ec:	add	x2, x2, #0xf58
  4116f0:	ldr	w3, [x1, #3528]
  4116f4:	ldr	w1, [x0, #1176]
  4116f8:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x6388>
  4116fc:	cmp	w3, #0x0
  411700:	add	x0, x0, #0xf48
  411704:	csel	x0, x0, x2, ne  // ne = any
  411708:	bl	401570 <printf@plt>
  41170c:	ldr	w1, [x20, #1120]
  411710:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x6388>
  411714:	ldr	w2, [x19, #1100]
  411718:	add	x0, x0, #0xf78
  41171c:	ldp	x19, x20, [sp, #16]
  411720:	lsl	w3, w1, #3
  411724:	ldp	x29, x30, [sp], #32
  411728:	sub	w1, w3, w1
  41172c:	b	401570 <printf@plt>
  411730:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x6388>
  411734:	add	x0, x0, #0xf88
  411738:	b	401570 <printf@plt>
  41173c:	nop
  411740:	stp	x29, x30, [sp, #-32]!
  411744:	adrp	x1, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  411748:	mov	x29, sp
  41174c:	str	x19, [sp, #16]
  411750:	mov	x19, x0
  411754:	ldr	w0, [x1, #3488]
  411758:	cbz	w0, 411770 <printf@plt+0x10200>
  41175c:	cmp	w0, #0x1
  411760:	b.eq	4117fc <printf@plt+0x1028c>  // b.none
  411764:	ldr	x19, [sp, #16]
  411768:	ldp	x29, x30, [sp], #32
  41176c:	ret
  411770:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x4388>
  411774:	add	x0, x0, #0x680
  411778:	bl	401570 <printf@plt>
  41177c:	adrp	x2, 43a000 <_Znam@GLIBCXX_3.4>
  411780:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x6388>
  411784:	ldr	x1, [x19, #16]
  411788:	add	x0, x0, #0xf98
  41178c:	ldr	w2, [x2, #1120]
  411790:	ldr	w1, [x1, #12]
  411794:	lsl	w3, w2, #3
  411798:	sub	w2, w3, w2
  41179c:	bl	401570 <printf@plt>
  4117a0:	adrp	x0, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4117a4:	ldr	x1, [x19, #16]
  4117a8:	ldr	w0, [x0, #3528]
  4117ac:	cbnz	w0, 4117e8 <printf@plt+0x10278>
  4117b0:	ldr	w1, [x1, #12]
  4117b4:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x6388>
  4117b8:	add	x0, x0, #0xfc8
  4117bc:	bl	401570 <printf@plt>
  4117c0:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x3388>
  4117c4:	add	x0, x0, #0xa38
  4117c8:	bl	401570 <printf@plt>
  4117cc:	ldr	x0, [x19, #16]
  4117d0:	ldr	x19, [sp, #16]
  4117d4:	ldr	x1, [x0]
  4117d8:	ldp	x29, x30, [sp], #32
  4117dc:	ldr	x1, [x1, #48]
  4117e0:	mov	x16, x1
  4117e4:	br	x16
  4117e8:	ldr	w1, [x1, #12]
  4117ec:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x6388>
  4117f0:	add	x0, x0, #0xfb0
  4117f4:	bl	401570 <printf@plt>
  4117f8:	b	4117c0 <printf@plt+0x10250>
  4117fc:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x6388>
  411800:	add	x0, x0, #0xfe0
  411804:	bl	401570 <printf@plt>
  411808:	ldr	x0, [x19, #16]
  41180c:	ldr	x1, [x0]
  411810:	ldr	x1, [x1, #48]
  411814:	blr	x1
  411818:	ldr	x19, [sp, #16]
  41181c:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x6388>
  411820:	ldp	x29, x30, [sp], #32
  411824:	add	x0, x0, #0xff8
  411828:	b	401570 <printf@plt>
  41182c:	nop
  411830:	stp	x29, x30, [sp, #-48]!
  411834:	adrp	x1, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  411838:	mov	x29, sp
  41183c:	stp	x19, x20, [sp, #16]
  411840:	mov	x19, x0
  411844:	ldr	w0, [x1, #3488]
  411848:	cbz	w0, 411860 <printf@plt+0x102f0>
  41184c:	cmp	w0, #0x1
  411850:	b.eq	411914 <printf@plt+0x103a4>  // b.none
  411854:	ldp	x19, x20, [sp, #16]
  411858:	ldp	x29, x30, [sp], #48
  41185c:	ret
  411860:	stp	x21, x22, [sp, #32]
  411864:	adrp	x22, 41d000 <_ZdlPvm@@Base+0x4388>
  411868:	add	x22, x22, #0x680
  41186c:	mov	x0, x22
  411870:	bl	401570 <printf@plt>
  411874:	ldr	x2, [x19, #24]
  411878:	adrp	x21, 41d000 <_ZdlPvm@@Base+0x4388>
  41187c:	ldr	w1, [x19, #12]
  411880:	add	x21, x21, #0x718
  411884:	mov	x0, x21
  411888:	adrp	x20, 41c000 <_ZdlPvm@@Base+0x3388>
  41188c:	ldr	w2, [x2, #12]
  411890:	add	x20, x20, #0xa38
  411894:	bl	401570 <printf@plt>
  411898:	ldr	x1, [x19, #16]
  41189c:	adrp	x0, 420000 <_ZdlPvm@@Base+0x7388>
  4118a0:	add	x0, x0, #0x10
  4118a4:	ldr	w1, [x1, #12]
  4118a8:	bl	401570 <printf@plt>
  4118ac:	ldr	x0, [x19, #24]
  4118b0:	ldr	x1, [x0]
  4118b4:	ldr	x1, [x1, #48]
  4118b8:	blr	x1
  4118bc:	mov	x0, x20
  4118c0:	bl	401570 <printf@plt>
  4118c4:	mov	x0, x22
  4118c8:	bl	401570 <printf@plt>
  4118cc:	ldr	x2, [x19, #16]
  4118d0:	mov	x0, x21
  4118d4:	ldr	w1, [x19, #12]
  4118d8:	ldr	w2, [x2, #12]
  4118dc:	bl	401570 <printf@plt>
  4118e0:	ldr	x0, [x19, #16]
  4118e4:	ldr	x1, [x0]
  4118e8:	ldr	x1, [x1, #48]
  4118ec:	blr	x1
  4118f0:	mov	x0, x20
  4118f4:	bl	401570 <printf@plt>
  4118f8:	ldr	w1, [x19, #12]
  4118fc:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x4388>
  411900:	ldp	x19, x20, [sp, #16]
  411904:	add	x0, x0, #0x738
  411908:	ldp	x21, x22, [sp, #32]
  41190c:	ldp	x29, x30, [sp], #48
  411910:	b	401570 <printf@plt>
  411914:	adrp	x0, 420000 <_ZdlPvm@@Base+0x7388>
  411918:	add	x0, x0, #0x20
  41191c:	bl	401570 <printf@plt>
  411920:	ldr	x0, [x19, #16]
  411924:	ldr	x1, [x0]
  411928:	ldr	x1, [x1, #48]
  41192c:	blr	x1
  411930:	ldr	x0, [x19, #24]
  411934:	ldr	x1, [x0]
  411938:	ldr	x1, [x1, #48]
  41193c:	blr	x1
  411940:	ldp	x19, x20, [sp, #16]
  411944:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x4388>
  411948:	ldp	x29, x30, [sp], #48
  41194c:	add	x0, x0, #0x778
  411950:	b	401570 <printf@plt>
  411954:	nop
  411958:	adrp	x0, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  41195c:	ldr	w0, [x0, #3488]
  411960:	cbz	w0, 411970 <printf@plt+0x10400>
  411964:	cmp	w0, #0x1
  411968:	b.eq	4119e4 <printf@plt+0x10474>  // b.none
  41196c:	ret
  411970:	stp	x29, x30, [sp, #-32]!
  411974:	adrp	x0, 420000 <_ZdlPvm@@Base+0x7388>
  411978:	add	x0, x0, #0x38
  41197c:	mov	x29, sp
  411980:	str	x19, [sp, #16]
  411984:	adrp	x19, 43a000 <_Znam@GLIBCXX_3.4>
  411988:	ldr	w1, [x19, #1120]
  41198c:	lsl	w2, w1, #3
  411990:	sub	w1, w2, w1
  411994:	bl	401570 <printf@plt>
  411998:	adrp	x3, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  41199c:	adrp	x1, 43a000 <_Znam@GLIBCXX_3.4>
  4119a0:	adrp	x2, 41f000 <_ZdlPvm@@Base+0x6388>
  4119a4:	add	x2, x2, #0xf58
  4119a8:	ldr	w3, [x3, #3528]
  4119ac:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x6388>
  4119b0:	ldr	w1, [x1, #1176]
  4119b4:	add	x0, x0, #0xf48
  4119b8:	cmp	w3, #0x0
  4119bc:	csel	x0, x0, x2, ne  // ne = any
  4119c0:	bl	401570 <printf@plt>
  4119c4:	ldr	w1, [x19, #1120]
  4119c8:	adrp	x0, 420000 <_ZdlPvm@@Base+0x7388>
  4119cc:	ldr	x19, [sp, #16]
  4119d0:	add	x0, x0, #0x48
  4119d4:	ldp	x29, x30, [sp], #32
  4119d8:	lsl	w2, w1, #3
  4119dc:	sub	w1, w2, w1
  4119e0:	b	401570 <printf@plt>
  4119e4:	adrp	x0, 420000 <_ZdlPvm@@Base+0x7388>
  4119e8:	add	x0, x0, #0x58
  4119ec:	b	401570 <printf@plt>
  4119f0:	stp	x29, x30, [sp, #-32]!
  4119f4:	adrp	x1, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4119f8:	mov	x29, sp
  4119fc:	str	x19, [sp, #16]
  411a00:	mov	x19, x0
  411a04:	ldr	w0, [x1, #3488]
  411a08:	cbz	w0, 411a20 <printf@plt+0x104b0>
  411a0c:	cmp	w0, #0x1
  411a10:	b.eq	411aac <printf@plt+0x1053c>  // b.none
  411a14:	ldr	x19, [sp, #16]
  411a18:	ldp	x29, x30, [sp], #32
  411a1c:	ret
  411a20:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x4388>
  411a24:	add	x0, x0, #0x680
  411a28:	bl	401570 <printf@plt>
  411a2c:	adrp	x2, 43a000 <_Znam@GLIBCXX_3.4>
  411a30:	adrp	x0, 420000 <_ZdlPvm@@Base+0x7388>
  411a34:	ldr	x1, [x19, #16]
  411a38:	add	x0, x0, #0x70
  411a3c:	ldr	w2, [x2, #1120]
  411a40:	ldr	w1, [x1, #12]
  411a44:	lsl	w3, w2, #3
  411a48:	sub	w2, w3, w2
  411a4c:	bl	401570 <printf@plt>
  411a50:	adrp	x0, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  411a54:	ldr	x1, [x19, #16]
  411a58:	ldr	w0, [x0, #3528]
  411a5c:	cbnz	w0, 411a98 <printf@plt+0x10528>
  411a60:	ldr	w1, [x1, #12]
  411a64:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x6388>
  411a68:	add	x0, x0, #0xfc8
  411a6c:	bl	401570 <printf@plt>
  411a70:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x3388>
  411a74:	add	x0, x0, #0xa38
  411a78:	bl	401570 <printf@plt>
  411a7c:	ldr	x0, [x19, #16]
  411a80:	ldr	x19, [sp, #16]
  411a84:	ldr	x1, [x0]
  411a88:	ldp	x29, x30, [sp], #32
  411a8c:	ldr	x1, [x1, #48]
  411a90:	mov	x16, x1
  411a94:	br	x16
  411a98:	ldr	w1, [x1, #12]
  411a9c:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x6388>
  411aa0:	add	x0, x0, #0xfb0
  411aa4:	bl	401570 <printf@plt>
  411aa8:	b	411a70 <printf@plt+0x10500>
  411aac:	adrp	x0, 420000 <_ZdlPvm@@Base+0x7388>
  411ab0:	add	x0, x0, #0x20
  411ab4:	bl	401570 <printf@plt>
  411ab8:	ldr	x0, [x19, #16]
  411abc:	ldr	x1, [x0]
  411ac0:	ldr	x1, [x1, #48]
  411ac4:	blr	x1
  411ac8:	ldr	x19, [sp, #16]
  411acc:	adrp	x0, 420000 <_ZdlPvm@@Base+0x7388>
  411ad0:	ldp	x29, x30, [sp], #32
  411ad4:	add	x0, x0, #0x88
  411ad8:	b	401570 <printf@plt>
  411adc:	nop
  411ae0:	stp	x29, x30, [sp, #-32]!
  411ae4:	adrp	x1, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  411ae8:	mov	x29, sp
  411aec:	str	x19, [sp, #16]
  411af0:	mov	x19, x0
  411af4:	ldr	w0, [x1, #3488]
  411af8:	cbz	w0, 411b10 <printf@plt+0x105a0>
  411afc:	cmp	w0, #0x1
  411b00:	b.eq	411b48 <printf@plt+0x105d8>  // b.none
  411b04:	ldr	x19, [sp, #16]
  411b08:	ldp	x29, x30, [sp], #32
  411b0c:	ret
  411b10:	ldr	w1, [x19, #12]
  411b14:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x4388>
  411b18:	add	x0, x0, #0x670
  411b1c:	bl	401570 <printf@plt>
  411b20:	ldr	x0, [x19, #16]
  411b24:	ldr	x1, [x0]
  411b28:	ldr	x1, [x1, #48]
  411b2c:	blr	x1
  411b30:	ldr	w1, [x19, #12]
  411b34:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x4388>
  411b38:	ldr	x19, [sp, #16]
  411b3c:	add	x0, x0, #0x708
  411b40:	ldp	x29, x30, [sp], #32
  411b44:	b	401570 <printf@plt>
  411b48:	ldr	x1, [x19, #24]
  411b4c:	adrp	x0, 420000 <_ZdlPvm@@Base+0x7388>
  411b50:	add	x0, x0, #0xa8
  411b54:	bl	401570 <printf@plt>
  411b58:	ldr	x0, [x19, #16]
  411b5c:	ldr	x1, [x0]
  411b60:	ldr	x1, [x1, #48]
  411b64:	blr	x1
  411b68:	ldr	x19, [sp, #16]
  411b6c:	adrp	x0, 420000 <_ZdlPvm@@Base+0x7388>
  411b70:	ldp	x29, x30, [sp], #32
  411b74:	add	x0, x0, #0xc0
  411b78:	b	401570 <printf@plt>
  411b7c:	nop
  411b80:	stp	x29, x30, [sp, #-48]!
  411b84:	adrp	x1, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  411b88:	mov	x29, sp
  411b8c:	stp	x19, x20, [sp, #16]
  411b90:	mov	x19, x0
  411b94:	ldr	w0, [x1, #3488]
  411b98:	cbz	w0, 411c28 <printf@plt+0x106b8>
  411b9c:	cmp	w0, #0x1
  411ba0:	b.eq	411bb0 <printf@plt+0x10640>  // b.none
  411ba4:	ldp	x19, x20, [sp, #16]
  411ba8:	ldp	x29, x30, [sp], #48
  411bac:	ret
  411bb0:	ldr	x0, [x19, #24]
  411bb4:	ldrb	w0, [x0]
  411bb8:	cmp	w0, #0x62
  411bbc:	b.eq	411c78 <printf@plt+0x10708>  // b.none
  411bc0:	b.hi	411c0c <printf@plt+0x1069c>  // b.pmore
  411bc4:	cmp	w0, #0x42
  411bc8:	b.eq	411c78 <printf@plt+0x10708>  // b.none
  411bcc:	cmp	w0, #0x49
  411bd0:	b.ne	411c84 <printf@plt+0x10714>  // b.any
  411bd4:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x2388>
  411bd8:	add	x1, x1, #0x9d0
  411bdc:	adrp	x0, 420000 <_ZdlPvm@@Base+0x7388>
  411be0:	add	x0, x0, #0xe8
  411be4:	bl	401570 <printf@plt>
  411be8:	ldr	x0, [x19, #16]
  411bec:	ldr	x1, [x0]
  411bf0:	ldr	x1, [x1, #48]
  411bf4:	blr	x1
  411bf8:	ldp	x19, x20, [sp, #16]
  411bfc:	adrp	x0, 420000 <_ZdlPvm@@Base+0x7388>
  411c00:	ldp	x29, x30, [sp], #48
  411c04:	add	x0, x0, #0xc0
  411c08:	b	401570 <printf@plt>
  411c0c:	cmp	w0, #0x69
  411c10:	adrp	x1, 420000 <_ZdlPvm@@Base+0x7388>
  411c14:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x2388>
  411c18:	add	x1, x1, #0xd0
  411c1c:	add	x0, x0, #0x9d0
  411c20:	csel	x1, x1, x0, ne  // ne = any
  411c24:	b	411bdc <printf@plt+0x1066c>
  411c28:	ldr	x1, [x19, #24]
  411c2c:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x3388>
  411c30:	add	x0, x0, #0xea0
  411c34:	str	x21, [sp, #32]
  411c38:	adrp	x20, 43d000 <stderr@@GLIBC_2.17+0x1270>
  411c3c:	bl	401570 <printf@plt>
  411c40:	ldp	x0, x2, [x19, #16]
  411c44:	ldr	x21, [x20, #3720]
  411c48:	ldr	x1, [x0]
  411c4c:	str	x2, [x20, #3720]
  411c50:	ldr	x1, [x1, #48]
  411c54:	blr	x1
  411c58:	str	x21, [x20, #3720]
  411c5c:	ldr	w1, [x19, #12]
  411c60:	adrp	x0, 420000 <_ZdlPvm@@Base+0x7388>
  411c64:	ldp	x19, x20, [sp, #16]
  411c68:	add	x0, x0, #0xd8
  411c6c:	ldr	x21, [sp, #32]
  411c70:	ldp	x29, x30, [sp], #48
  411c74:	b	401570 <printf@plt>
  411c78:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x2388>
  411c7c:	add	x1, x1, #0x9c8
  411c80:	b	411bdc <printf@plt+0x1066c>
  411c84:	adrp	x1, 420000 <_ZdlPvm@@Base+0x7388>
  411c88:	add	x1, x1, #0xd0
  411c8c:	b	411bdc <printf@plt+0x1066c>
  411c90:	stp	x29, x30, [sp, #-32]!
  411c94:	adrp	x1, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  411c98:	mov	x29, sp
  411c9c:	str	x19, [sp, #16]
  411ca0:	mov	x19, x0
  411ca4:	ldr	w0, [x1, #3488]
  411ca8:	cbnz	w0, 411d00 <printf@plt+0x10790>
  411cac:	ldr	x0, [x19, #16]
  411cb0:	ldr	x1, [x0]
  411cb4:	ldr	x1, [x1, #48]
  411cb8:	blr	x1
  411cbc:	ldr	x1, [x19, #16]
  411cc0:	adrp	x0, 420000 <_ZdlPvm@@Base+0x7388>
  411cc4:	add	x0, x0, #0x108
  411cc8:	ldr	w1, [x1, #12]
  411ccc:	bl	401570 <printf@plt>
  411cd0:	adrp	x1, 43a000 <_Znam@GLIBCXX_3.4>
  411cd4:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x3388>
  411cd8:	add	x0, x0, #0xae0
  411cdc:	ldr	w1, [x1, #1180]
  411ce0:	bl	401570 <printf@plt>
  411ce4:	ldr	x0, [x19, #16]
  411ce8:	ldr	x19, [sp, #16]
  411cec:	ldr	x1, [x0]
  411cf0:	ldp	x29, x30, [sp], #32
  411cf4:	ldr	x1, [x1, #48]
  411cf8:	mov	x16, x1
  411cfc:	br	x16
  411d00:	cmp	w0, #0x1
  411d04:	b.eq	411d14 <printf@plt+0x107a4>  // b.none
  411d08:	ldr	x19, [sp, #16]
  411d0c:	ldp	x29, x30, [sp], #32
  411d10:	ret
  411d14:	adrp	x0, 420000 <_ZdlPvm@@Base+0x7388>
  411d18:	add	x0, x0, #0x118
  411d1c:	bl	401570 <printf@plt>
  411d20:	ldr	x0, [x19, #16]
  411d24:	ldr	x1, [x0]
  411d28:	ldr	x1, [x1, #48]
  411d2c:	blr	x1
  411d30:	ldr	x19, [sp, #16]
  411d34:	adrp	x0, 420000 <_ZdlPvm@@Base+0x7388>
  411d38:	ldp	x29, x30, [sp], #32
  411d3c:	add	x0, x0, #0xc0
  411d40:	b	401570 <printf@plt>
  411d44:	nop
  411d48:	stp	x29, x30, [sp, #-32]!
  411d4c:	adrp	x1, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  411d50:	mov	x29, sp
  411d54:	stp	x19, x20, [sp, #16]
  411d58:	mov	x19, x0
  411d5c:	ldr	w0, [x1, #3488]
  411d60:	cbz	w0, 411d78 <printf@plt+0x10808>
  411d64:	cmp	w0, #0x1
  411d68:	b.eq	411db4 <printf@plt+0x10844>  // b.none
  411d6c:	ldp	x19, x20, [sp, #16]
  411d70:	ldp	x29, x30, [sp], #32
  411d74:	ret
  411d78:	ldr	w1, [x19, #24]
  411d7c:	adrp	x20, 41d000 <_ZdlPvm@@Base+0x4388>
  411d80:	add	x20, x20, #0xd68
  411d84:	mov	x0, x20
  411d88:	neg	w1, w1
  411d8c:	bl	401570 <printf@plt>
  411d90:	ldr	x0, [x19, #16]
  411d94:	ldr	x1, [x0]
  411d98:	ldr	x1, [x1, #48]
  411d9c:	blr	x1
  411da0:	ldr	w1, [x19, #24]
  411da4:	mov	x0, x20
  411da8:	ldp	x19, x20, [sp, #16]
  411dac:	ldp	x29, x30, [sp], #32
  411db0:	b	401570 <printf@plt>
  411db4:	adrp	x0, 420000 <_ZdlPvm@@Base+0x7388>
  411db8:	add	x0, x0, #0x140
  411dbc:	bl	401570 <printf@plt>
  411dc0:	ldr	x0, [x19, #16]
  411dc4:	ldp	x19, x20, [sp, #16]
  411dc8:	ldr	x1, [x0]
  411dcc:	ldp	x29, x30, [sp], #32
  411dd0:	ldr	x1, [x1, #48]
  411dd4:	mov	x16, x1
  411dd8:	br	x16
  411ddc:	nop
  411de0:	stp	x29, x30, [sp, #-32]!
  411de4:	mov	x29, sp
  411de8:	stp	x19, x20, [sp, #16]
  411dec:	mov	x19, x0
  411df0:	ldr	x0, [x0, #16]
  411df4:	ldr	x2, [x0]
  411df8:	ldr	x2, [x2, #24]
  411dfc:	blr	x2
  411e00:	mov	w20, w0
  411e04:	ldr	x2, [x19, #16]
  411e08:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x6388>
  411e0c:	ldr	w1, [x19, #12]
  411e10:	add	x0, x0, #0xd60
  411e14:	ldr	w3, [x19, #24]
  411e18:	ldr	w2, [x2, #12]
  411e1c:	bl	401570 <printf@plt>
  411e20:	ldr	x2, [x19, #16]
  411e24:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x3388>
  411e28:	ldr	w1, [x19, #12]
  411e2c:	add	x0, x0, #0x9c0
  411e30:	ldr	w2, [x2, #12]
  411e34:	bl	401570 <printf@plt>
  411e38:	ldr	x2, [x19, #16]
  411e3c:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x3388>
  411e40:	ldr	w1, [x19, #12]
  411e44:	add	x0, x0, #0x9d8
  411e48:	ldr	w2, [x2, #12]
  411e4c:	bl	401570 <printf@plt>
  411e50:	cbnz	w20, 411e64 <printf@plt+0x108f4>
  411e54:	mov	w0, w20
  411e58:	ldp	x19, x20, [sp, #16]
  411e5c:	ldp	x29, x30, [sp], #32
  411e60:	ret
  411e64:	ldr	w1, [x19, #24]
  411e68:	adrp	x0, 420000 <_ZdlPvm@@Base+0x7388>
  411e6c:	add	x0, x0, #0x188
  411e70:	bl	401570 <printf@plt>
  411e74:	mov	w0, w20
  411e78:	ldp	x19, x20, [sp, #16]
  411e7c:	ldp	x29, x30, [sp], #32
  411e80:	ret
  411e84:	nop
  411e88:	stp	x29, x30, [sp, #-32]!
  411e8c:	adrp	x1, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  411e90:	mov	x29, sp
  411e94:	str	x19, [sp, #16]
  411e98:	mov	x19, x0
  411e9c:	ldr	w0, [x1, #3488]
  411ea0:	cbz	w0, 411eb8 <printf@plt+0x10948>
  411ea4:	cmp	w0, #0x1
  411ea8:	b.eq	411ee4 <printf@plt+0x10974>  // b.none
  411eac:	ldr	x19, [sp, #16]
  411eb0:	ldp	x29, x30, [sp], #32
  411eb4:	ret
  411eb8:	ldr	w1, [x19, #24]
  411ebc:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x3388>
  411ec0:	add	x0, x0, #0xae0
  411ec4:	bl	401570 <printf@plt>
  411ec8:	ldr	x0, [x19, #16]
  411ecc:	ldr	x19, [sp, #16]
  411ed0:	ldr	x1, [x0]
  411ed4:	ldp	x29, x30, [sp], #32
  411ed8:	ldr	x1, [x1, #48]
  411edc:	mov	x16, x1
  411ee0:	br	x16
  411ee4:	adrp	x0, 420000 <_ZdlPvm@@Base+0x7388>
  411ee8:	add	x0, x0, #0x198
  411eec:	bl	401570 <printf@plt>
  411ef0:	ldr	x0, [x19, #16]
  411ef4:	ldr	x19, [sp, #16]
  411ef8:	ldr	x1, [x0]
  411efc:	ldp	x29, x30, [sp], #32
  411f00:	ldr	x1, [x1, #48]
  411f04:	mov	x16, x1
  411f08:	br	x16
  411f0c:	nop
  411f10:	stp	x29, x30, [sp, #-32]!
  411f14:	mov	x29, sp
  411f18:	stp	x19, x20, [sp, #16]
  411f1c:	adrp	x20, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  411f20:	mov	x19, x0
  411f24:	ldr	w0, [x20, #3488]
  411f28:	cbz	w0, 411f50 <printf@plt+0x109e0>
  411f2c:	ldr	x0, [x19, #16]
  411f30:	ldr	x1, [x0]
  411f34:	ldr	x1, [x1, #48]
  411f38:	blr	x1
  411f3c:	ldr	w0, [x20, #3488]
  411f40:	cbz	w0, 411f78 <printf@plt+0x10a08>
  411f44:	ldp	x19, x20, [sp, #16]
  411f48:	ldp	x29, x30, [sp], #32
  411f4c:	ret
  411f50:	ldr	w1, [x19, #12]
  411f54:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x4388>
  411f58:	add	x0, x0, #0x688
  411f5c:	bl	401570 <printf@plt>
  411f60:	ldr	x0, [x19, #16]
  411f64:	ldr	x1, [x0]
  411f68:	ldr	x1, [x1, #48]
  411f6c:	blr	x1
  411f70:	ldr	w0, [x20, #3488]
  411f74:	cbnz	w0, 411f44 <printf@plt+0x109d4>
  411f78:	ldr	w1, [x19, #12]
  411f7c:	adrp	x0, 420000 <_ZdlPvm@@Base+0x7388>
  411f80:	ldp	x19, x20, [sp, #16]
  411f84:	add	x0, x0, #0x1e0
  411f88:	ldp	x29, x30, [sp], #32
  411f8c:	b	401570 <printf@plt>
  411f90:	stp	x29, x30, [sp, #-32]!
  411f94:	adrp	x1, 420000 <_ZdlPvm@@Base+0x7388>
  411f98:	add	x1, x1, #0x588
  411f9c:	mov	x29, sp
  411fa0:	str	x19, [sp, #16]
  411fa4:	mov	x19, x0
  411fa8:	ldr	x0, [x0, #24]
  411fac:	str	x1, [x19]
  411fb0:	cbz	x0, 411fc0 <printf@plt+0x10a50>
  411fb4:	ldr	x1, [x0]
  411fb8:	ldr	x1, [x1, #16]
  411fbc:	blr	x1
  411fc0:	mov	x0, x19
  411fc4:	bl	408260 <printf@plt+0x6cf0>
  411fc8:	mov	x0, x19
  411fcc:	mov	x1, #0x20                  	// #32
  411fd0:	ldr	x19, [sp, #16]
  411fd4:	ldp	x29, x30, [sp], #32
  411fd8:	b	418c78 <_ZdlPvm@@Base>
  411fdc:	nop
  411fe0:	stp	x29, x30, [sp, #-32]!
  411fe4:	adrp	x1, 420000 <_ZdlPvm@@Base+0x7388>
  411fe8:	add	x1, x1, #0x3f0
  411fec:	mov	x29, sp
  411ff0:	str	x19, [sp, #16]
  411ff4:	mov	x19, x0
  411ff8:	ldr	x0, [x0, #24]
  411ffc:	str	x1, [x19]
  412000:	cbz	x0, 412010 <printf@plt+0x10aa0>
  412004:	ldr	x1, [x0]
  412008:	ldr	x1, [x1, #16]
  41200c:	blr	x1
  412010:	mov	x0, x19
  412014:	bl	408260 <printf@plt+0x6cf0>
  412018:	mov	x0, x19
  41201c:	mov	x1, #0x20                  	// #32
  412020:	ldr	x19, [sp, #16]
  412024:	ldp	x29, x30, [sp], #32
  412028:	b	418c78 <_ZdlPvm@@Base>
  41202c:	nop
  412030:	stp	x29, x30, [sp, #-32]!
  412034:	mov	x29, sp
  412038:	stp	x19, x20, [sp, #16]
  41203c:	mov	x19, x0
  412040:	mov	x20, x1
  412044:	mov	x0, #0x20                  	// #32
  412048:	bl	418c10 <_Znwm@@Base>
  41204c:	mov	x1, x19
  412050:	mov	x19, x0
  412054:	bl	408228 <printf@plt+0x6cb8>
  412058:	adrp	x0, 420000 <_ZdlPvm@@Base+0x7388>
  41205c:	add	x0, x0, #0x3f0
  412060:	str	x0, [x19]
  412064:	mov	x0, x19
  412068:	str	x20, [x19, #24]
  41206c:	ldp	x19, x20, [sp, #16]
  412070:	ldp	x29, x30, [sp], #32
  412074:	ret
  412078:	mov	x1, #0x20                  	// #32
  41207c:	mov	x20, x0
  412080:	mov	x0, x19
  412084:	bl	418c78 <_ZdlPvm@@Base>
  412088:	mov	x0, x20
  41208c:	bl	401500 <_Unwind_Resume@plt>
  412090:	stp	x29, x30, [sp, #-32]!
  412094:	mov	x29, sp
  412098:	stp	x19, x20, [sp, #16]
  41209c:	mov	x19, x0
  4120a0:	mov	x20, x2
  4120a4:	bl	408228 <printf@plt+0x6cb8>
  4120a8:	adrp	x0, 420000 <_ZdlPvm@@Base+0x7388>
  4120ac:	add	x0, x0, #0x3f0
  4120b0:	str	x0, [x19]
  4120b4:	str	x20, [x19, #24]
  4120b8:	ldp	x19, x20, [sp, #16]
  4120bc:	ldp	x29, x30, [sp], #32
  4120c0:	ret
  4120c4:	nop
  4120c8:	stp	x29, x30, [sp, #-32]!
  4120cc:	mov	x29, sp
  4120d0:	str	x19, [sp, #16]
  4120d4:	mov	x19, x0
  4120d8:	bl	407c68 <printf@plt+0x66f8>
  4120dc:	adrp	x0, 420000 <_ZdlPvm@@Base+0x7388>
  4120e0:	add	x0, x0, #0x478
  4120e4:	str	x0, [x19]
  4120e8:	ldr	x19, [sp, #16]
  4120ec:	ldp	x29, x30, [sp], #32
  4120f0:	ret
  4120f4:	nop
  4120f8:	stp	x29, x30, [sp, #-32]!
  4120fc:	mov	x29, sp
  412100:	ldr	x1, [x0]
  412104:	stp	x19, x20, [sp, #16]
  412108:	mov	x19, x0
  41210c:	ldr	x1, [x1, #72]
  412110:	blr	x1
  412114:	cbz	w0, 412168 <printf@plt+0x10bf8>
  412118:	mov	x0, #0x10                  	// #16
  41211c:	bl	418c10 <_Znwm@@Base>
  412120:	mov	x20, x0
  412124:	bl	407c68 <printf@plt+0x66f8>
  412128:	adrp	x1, 420000 <_ZdlPvm@@Base+0x7388>
  41212c:	add	x1, x1, #0x478
  412130:	str	x1, [x20]
  412134:	mov	x0, #0x20                  	// #32
  412138:	bl	418c10 <_Znwm@@Base>
  41213c:	mov	x1, x19
  412140:	mov	x19, x0
  412144:	bl	408228 <printf@plt+0x6cb8>
  412148:	adrp	x0, 420000 <_ZdlPvm@@Base+0x7388>
  41214c:	add	x0, x0, #0x3f0
  412150:	str	x0, [x19]
  412154:	mov	x0, x19
  412158:	str	x20, [x19, #24]
  41215c:	ldp	x19, x20, [sp, #16]
  412160:	ldp	x29, x30, [sp], #32
  412164:	ret
  412168:	mov	x0, #0x18                  	// #24
  41216c:	bl	418c10 <_Znwm@@Base>
  412170:	mov	x1, x19
  412174:	mov	x19, x0
  412178:	bl	408228 <printf@plt+0x6cb8>
  41217c:	adrp	x0, 420000 <_ZdlPvm@@Base+0x7388>
  412180:	add	x0, x0, #0x500
  412184:	str	x0, [x19]
  412188:	mov	x0, x19
  41218c:	ldp	x19, x20, [sp, #16]
  412190:	ldp	x29, x30, [sp], #32
  412194:	ret
  412198:	mov	x1, #0x10                  	// #16
  41219c:	mov	x19, x0
  4121a0:	mov	x0, x20
  4121a4:	bl	418c78 <_ZdlPvm@@Base>
  4121a8:	mov	x0, x19
  4121ac:	bl	401500 <_Unwind_Resume@plt>
  4121b0:	mov	x1, #0x18                  	// #24
  4121b4:	mov	x20, x0
  4121b8:	mov	x0, x19
  4121bc:	bl	418c78 <_ZdlPvm@@Base>
  4121c0:	mov	x0, x20
  4121c4:	bl	401500 <_Unwind_Resume@plt>
  4121c8:	mov	x1, #0x20                  	// #32
  4121cc:	b	4121b4 <printf@plt+0x10c44>
  4121d0:	stp	x29, x30, [sp, #-32]!
  4121d4:	mov	x29, sp
  4121d8:	str	x19, [sp, #16]
  4121dc:	mov	x19, x0
  4121e0:	bl	408228 <printf@plt+0x6cb8>
  4121e4:	adrp	x0, 420000 <_ZdlPvm@@Base+0x7388>
  4121e8:	add	x0, x0, #0x500
  4121ec:	str	x0, [x19]
  4121f0:	ldr	x19, [sp, #16]
  4121f4:	ldp	x29, x30, [sp], #32
  4121f8:	ret
  4121fc:	nop
  412200:	stp	x29, x30, [sp, #-32]!
  412204:	mov	x29, sp
  412208:	stp	x19, x20, [sp, #16]
  41220c:	mov	x19, x0
  412210:	mov	x20, x1
  412214:	mov	x0, #0x20                  	// #32
  412218:	bl	418c10 <_Znwm@@Base>
  41221c:	mov	x1, x19
  412220:	mov	x19, x0
  412224:	bl	408228 <printf@plt+0x6cb8>
  412228:	adrp	x0, 420000 <_ZdlPvm@@Base+0x7388>
  41222c:	add	x0, x0, #0x588
  412230:	str	x0, [x19]
  412234:	mov	x0, x19
  412238:	str	x20, [x19, #24]
  41223c:	ldp	x19, x20, [sp, #16]
  412240:	ldp	x29, x30, [sp], #32
  412244:	ret
  412248:	mov	x1, #0x20                  	// #32
  41224c:	mov	x20, x0
  412250:	mov	x0, x19
  412254:	bl	418c78 <_ZdlPvm@@Base>
  412258:	mov	x0, x20
  41225c:	bl	401500 <_Unwind_Resume@plt>
  412260:	stp	x29, x30, [sp, #-32]!
  412264:	mov	x29, sp
  412268:	stp	x19, x20, [sp, #16]
  41226c:	mov	x19, x0
  412270:	mov	x20, x2
  412274:	bl	408228 <printf@plt+0x6cb8>
  412278:	adrp	x0, 420000 <_ZdlPvm@@Base+0x7388>
  41227c:	add	x0, x0, #0x588
  412280:	str	x0, [x19]
  412284:	str	x20, [x19, #24]
  412288:	ldp	x19, x20, [sp, #16]
  41228c:	ldp	x29, x30, [sp], #32
  412290:	ret
  412294:	nop
  412298:	stp	x29, x30, [sp, #-32]!
  41229c:	mov	x29, sp
  4122a0:	str	x19, [sp, #16]
  4122a4:	mov	x19, x0
  4122a8:	bl	407c68 <printf@plt+0x66f8>
  4122ac:	adrp	x0, 420000 <_ZdlPvm@@Base+0x7388>
  4122b0:	add	x0, x0, #0x610
  4122b4:	str	x0, [x19]
  4122b8:	ldr	x19, [sp, #16]
  4122bc:	ldp	x29, x30, [sp], #32
  4122c0:	ret
  4122c4:	nop
  4122c8:	stp	x29, x30, [sp, #-32]!
  4122cc:	mov	x29, sp
  4122d0:	ldr	x1, [x0]
  4122d4:	stp	x19, x20, [sp, #16]
  4122d8:	mov	x19, x0
  4122dc:	ldr	x1, [x1, #72]
  4122e0:	blr	x1
  4122e4:	cbz	w0, 412338 <printf@plt+0x10dc8>
  4122e8:	mov	x0, #0x10                  	// #16
  4122ec:	bl	418c10 <_Znwm@@Base>
  4122f0:	mov	x20, x0
  4122f4:	bl	407c68 <printf@plt+0x66f8>
  4122f8:	adrp	x1, 420000 <_ZdlPvm@@Base+0x7388>
  4122fc:	add	x1, x1, #0x610
  412300:	str	x1, [x20]
  412304:	mov	x0, #0x20                  	// #32
  412308:	bl	418c10 <_Znwm@@Base>
  41230c:	mov	x1, x19
  412310:	mov	x19, x0
  412314:	bl	408228 <printf@plt+0x6cb8>
  412318:	adrp	x0, 420000 <_ZdlPvm@@Base+0x7388>
  41231c:	add	x0, x0, #0x588
  412320:	str	x0, [x19]
  412324:	mov	x0, x19
  412328:	str	x20, [x19, #24]
  41232c:	ldp	x19, x20, [sp, #16]
  412330:	ldp	x29, x30, [sp], #32
  412334:	ret
  412338:	mov	x0, #0x18                  	// #24
  41233c:	bl	418c10 <_Znwm@@Base>
  412340:	mov	x1, x19
  412344:	mov	x19, x0
  412348:	bl	408228 <printf@plt+0x6cb8>
  41234c:	adrp	x0, 420000 <_ZdlPvm@@Base+0x7388>
  412350:	add	x0, x0, #0x698
  412354:	str	x0, [x19]
  412358:	mov	x0, x19
  41235c:	ldp	x19, x20, [sp, #16]
  412360:	ldp	x29, x30, [sp], #32
  412364:	ret
  412368:	mov	x1, #0x10                  	// #16
  41236c:	mov	x19, x0
  412370:	mov	x0, x20
  412374:	bl	418c78 <_ZdlPvm@@Base>
  412378:	mov	x0, x19
  41237c:	bl	401500 <_Unwind_Resume@plt>
  412380:	mov	x1, #0x18                  	// #24
  412384:	mov	x20, x0
  412388:	mov	x0, x19
  41238c:	bl	418c78 <_ZdlPvm@@Base>
  412390:	mov	x0, x20
  412394:	bl	401500 <_Unwind_Resume@plt>
  412398:	mov	x1, #0x20                  	// #32
  41239c:	b	412384 <printf@plt+0x10e14>
  4123a0:	stp	x29, x30, [sp, #-32]!
  4123a4:	mov	x29, sp
  4123a8:	str	x19, [sp, #16]
  4123ac:	mov	x19, x0
  4123b0:	bl	408228 <printf@plt+0x6cb8>
  4123b4:	adrp	x0, 420000 <_ZdlPvm@@Base+0x7388>
  4123b8:	add	x0, x0, #0x698
  4123bc:	str	x0, [x19]
  4123c0:	ldr	x19, [sp, #16]
  4123c4:	ldp	x29, x30, [sp], #32
  4123c8:	ret
  4123cc:	nop
  4123d0:	stp	x29, x30, [sp, #-32]!
  4123d4:	mov	x29, sp
  4123d8:	stp	x19, x20, [sp, #16]
  4123dc:	mov	x19, x0
  4123e0:	mov	x20, x1
  4123e4:	mov	x1, x2
  4123e8:	bl	408228 <printf@plt+0x6cb8>
  4123ec:	adrp	x0, 420000 <_ZdlPvm@@Base+0x7388>
  4123f0:	add	x0, x0, #0x720
  4123f4:	str	x0, [x19]
  4123f8:	str	x20, [x19, #24]
  4123fc:	ldp	x19, x20, [sp, #16]
  412400:	ldp	x29, x30, [sp], #32
  412404:	ret
  412408:	stp	x29, x30, [sp, #-32]!
  41240c:	mov	x29, sp
  412410:	stp	x19, x20, [sp, #16]
  412414:	mov	x19, x0
  412418:	mov	x20, x1
  41241c:	mov	x1, x2
  412420:	bl	408228 <printf@plt+0x6cb8>
  412424:	adrp	x0, 420000 <_ZdlPvm@@Base+0x7388>
  412428:	add	x0, x0, #0x7a8
  41242c:	str	x0, [x19]
  412430:	str	x20, [x19, #24]
  412434:	ldp	x19, x20, [sp, #16]
  412438:	ldp	x29, x30, [sp], #32
  41243c:	ret
  412440:	stp	x29, x30, [sp, #-32]!
  412444:	mov	x29, sp
  412448:	str	x19, [sp, #16]
  41244c:	mov	x19, x0
  412450:	bl	408228 <printf@plt+0x6cb8>
  412454:	adrp	x0, 420000 <_ZdlPvm@@Base+0x7388>
  412458:	add	x0, x0, #0x830
  41245c:	str	x0, [x19]
  412460:	ldr	x19, [sp, #16]
  412464:	ldp	x29, x30, [sp], #32
  412468:	ret
  41246c:	nop
  412470:	stp	x29, x30, [sp, #-32]!
  412474:	mov	x29, sp
  412478:	stp	x19, x20, [sp, #16]
  41247c:	mov	x19, x0
  412480:	mov	w20, w1
  412484:	mov	x1, x2
  412488:	bl	408228 <printf@plt+0x6cb8>
  41248c:	adrp	x0, 420000 <_ZdlPvm@@Base+0x7388>
  412490:	add	x0, x0, #0x8b8
  412494:	str	x0, [x19]
  412498:	str	w20, [x19, #24]
  41249c:	ldp	x19, x20, [sp, #16]
  4124a0:	ldp	x29, x30, [sp], #32
  4124a4:	ret
  4124a8:	stp	x29, x30, [sp, #-32]!
  4124ac:	mov	x29, sp
  4124b0:	stp	x19, x20, [sp, #16]
  4124b4:	mov	x19, x0
  4124b8:	mov	w20, w1
  4124bc:	mov	x1, x2
  4124c0:	bl	408228 <printf@plt+0x6cb8>
  4124c4:	adrp	x0, 420000 <_ZdlPvm@@Base+0x7388>
  4124c8:	add	x0, x0, #0x940
  4124cc:	str	x0, [x19]
  4124d0:	str	w20, [x19, #24]
  4124d4:	ldp	x19, x20, [sp, #16]
  4124d8:	ldp	x29, x30, [sp], #32
  4124dc:	ret
  4124e0:	stp	x29, x30, [sp, #-32]!
  4124e4:	mov	x29, sp
  4124e8:	str	x19, [sp, #16]
  4124ec:	mov	x19, x0
  4124f0:	bl	408228 <printf@plt+0x6cb8>
  4124f4:	adrp	x0, 420000 <_ZdlPvm@@Base+0x7388>
  4124f8:	add	x0, x0, #0x9c8
  4124fc:	str	x0, [x19]
  412500:	ldr	x19, [sp, #16]
  412504:	ldp	x29, x30, [sp], #32
  412508:	ret
  41250c:	nop
  412510:	b	407408 <printf@plt+0x5e98>
  412514:	nop
  412518:	b	407408 <printf@plt+0x5e98>
  41251c:	nop
  412520:	adrp	x1, 420000 <_ZdlPvm@@Base+0x7388>
  412524:	add	x1, x1, #0x9c8
  412528:	str	x1, [x0]
  41252c:	b	408260 <printf@plt+0x6cf0>
  412530:	stp	x29, x30, [sp, #-32]!
  412534:	adrp	x1, 420000 <_ZdlPvm@@Base+0x7388>
  412538:	add	x1, x1, #0x9c8
  41253c:	mov	x29, sp
  412540:	str	x19, [sp, #16]
  412544:	mov	x19, x0
  412548:	str	x1, [x0]
  41254c:	bl	408260 <printf@plt+0x6cf0>
  412550:	mov	x0, x19
  412554:	mov	x1, #0x18                  	// #24
  412558:	ldr	x19, [sp, #16]
  41255c:	ldp	x29, x30, [sp], #32
  412560:	b	418c78 <_ZdlPvm@@Base>
  412564:	nop
  412568:	adrp	x1, 420000 <_ZdlPvm@@Base+0x7388>
  41256c:	add	x1, x1, #0x940
  412570:	str	x1, [x0]
  412574:	b	408260 <printf@plt+0x6cf0>
  412578:	stp	x29, x30, [sp, #-32]!
  41257c:	adrp	x1, 420000 <_ZdlPvm@@Base+0x7388>
  412580:	add	x1, x1, #0x940
  412584:	mov	x29, sp
  412588:	str	x19, [sp, #16]
  41258c:	mov	x19, x0
  412590:	str	x1, [x0]
  412594:	bl	408260 <printf@plt+0x6cf0>
  412598:	mov	x0, x19
  41259c:	mov	x1, #0x20                  	// #32
  4125a0:	ldr	x19, [sp, #16]
  4125a4:	ldp	x29, x30, [sp], #32
  4125a8:	b	418c78 <_ZdlPvm@@Base>
  4125ac:	nop
  4125b0:	adrp	x1, 420000 <_ZdlPvm@@Base+0x7388>
  4125b4:	add	x1, x1, #0x8b8
  4125b8:	str	x1, [x0]
  4125bc:	b	408260 <printf@plt+0x6cf0>
  4125c0:	stp	x29, x30, [sp, #-32]!
  4125c4:	adrp	x1, 420000 <_ZdlPvm@@Base+0x7388>
  4125c8:	add	x1, x1, #0x8b8
  4125cc:	mov	x29, sp
  4125d0:	str	x19, [sp, #16]
  4125d4:	mov	x19, x0
  4125d8:	str	x1, [x0]
  4125dc:	bl	408260 <printf@plt+0x6cf0>
  4125e0:	mov	x0, x19
  4125e4:	mov	x1, #0x20                  	// #32
  4125e8:	ldr	x19, [sp, #16]
  4125ec:	ldp	x29, x30, [sp], #32
  4125f0:	b	418c78 <_ZdlPvm@@Base>
  4125f4:	nop
  4125f8:	adrp	x1, 420000 <_ZdlPvm@@Base+0x7388>
  4125fc:	add	x1, x1, #0x830
  412600:	str	x1, [x0]
  412604:	b	408260 <printf@plt+0x6cf0>
  412608:	stp	x29, x30, [sp, #-32]!
  41260c:	adrp	x1, 420000 <_ZdlPvm@@Base+0x7388>
  412610:	add	x1, x1, #0x830
  412614:	mov	x29, sp
  412618:	str	x19, [sp, #16]
  41261c:	mov	x19, x0
  412620:	str	x1, [x0]
  412624:	bl	408260 <printf@plt+0x6cf0>
  412628:	mov	x0, x19
  41262c:	mov	x1, #0x18                  	// #24
  412630:	ldr	x19, [sp, #16]
  412634:	ldp	x29, x30, [sp], #32
  412638:	b	418c78 <_ZdlPvm@@Base>
  41263c:	nop
  412640:	adrp	x1, 420000 <_ZdlPvm@@Base+0x7388>
  412644:	add	x1, x1, #0x698
  412648:	str	x1, [x0]
  41264c:	b	408260 <printf@plt+0x6cf0>
  412650:	stp	x29, x30, [sp, #-32]!
  412654:	adrp	x1, 420000 <_ZdlPvm@@Base+0x7388>
  412658:	add	x1, x1, #0x698
  41265c:	mov	x29, sp
  412660:	str	x19, [sp, #16]
  412664:	mov	x19, x0
  412668:	str	x1, [x0]
  41266c:	bl	408260 <printf@plt+0x6cf0>
  412670:	mov	x0, x19
  412674:	mov	x1, #0x18                  	// #24
  412678:	ldr	x19, [sp, #16]
  41267c:	ldp	x29, x30, [sp], #32
  412680:	b	418c78 <_ZdlPvm@@Base>
  412684:	nop
  412688:	adrp	x1, 420000 <_ZdlPvm@@Base+0x7388>
  41268c:	add	x1, x1, #0x500
  412690:	str	x1, [x0]
  412694:	b	408260 <printf@plt+0x6cf0>
  412698:	stp	x29, x30, [sp, #-32]!
  41269c:	adrp	x1, 420000 <_ZdlPvm@@Base+0x7388>
  4126a0:	add	x1, x1, #0x500
  4126a4:	mov	x29, sp
  4126a8:	str	x19, [sp, #16]
  4126ac:	mov	x19, x0
  4126b0:	str	x1, [x0]
  4126b4:	bl	408260 <printf@plt+0x6cf0>
  4126b8:	mov	x0, x19
  4126bc:	mov	x1, #0x18                  	// #24
  4126c0:	ldr	x19, [sp, #16]
  4126c4:	ldp	x29, x30, [sp], #32
  4126c8:	b	418c78 <_ZdlPvm@@Base>
  4126cc:	nop
  4126d0:	adrp	x1, 41d000 <_ZdlPvm@@Base+0x4388>
  4126d4:	add	x1, x1, #0x3d8
  4126d8:	str	x1, [x0]
  4126dc:	b	407c90 <printf@plt+0x6720>
  4126e0:	stp	x29, x30, [sp, #-32]!
  4126e4:	adrp	x1, 41d000 <_ZdlPvm@@Base+0x4388>
  4126e8:	add	x1, x1, #0x3d8
  4126ec:	mov	x29, sp
  4126f0:	str	x19, [sp, #16]
  4126f4:	mov	x19, x0
  4126f8:	str	x1, [x0]
  4126fc:	bl	407c90 <printf@plt+0x6720>
  412700:	mov	x0, x19
  412704:	mov	x1, #0x10                  	// #16
  412708:	ldr	x19, [sp, #16]
  41270c:	ldp	x29, x30, [sp], #32
  412710:	b	418c78 <_ZdlPvm@@Base>
  412714:	nop
  412718:	adrp	x1, 41d000 <_ZdlPvm@@Base+0x4388>
  41271c:	add	x1, x1, #0x3d8
  412720:	str	x1, [x0]
  412724:	b	407c90 <printf@plt+0x6720>
  412728:	stp	x29, x30, [sp, #-32]!
  41272c:	adrp	x1, 41d000 <_ZdlPvm@@Base+0x4388>
  412730:	add	x1, x1, #0x3d8
  412734:	mov	x29, sp
  412738:	str	x19, [sp, #16]
  41273c:	mov	x19, x0
  412740:	str	x1, [x0]
  412744:	bl	407c90 <printf@plt+0x6720>
  412748:	mov	x0, x19
  41274c:	mov	x1, #0x10                  	// #16
  412750:	ldr	x19, [sp, #16]
  412754:	ldp	x29, x30, [sp], #32
  412758:	b	418c78 <_ZdlPvm@@Base>
  41275c:	nop
  412760:	ldr	x0, [x0, #32]
  412764:	ldr	x2, [x0]
  412768:	ldr	x2, [x2, #112]
  41276c:	mov	x16, x2
  412770:	br	x16
  412774:	nop
  412778:	stp	x29, x30, [sp, #-320]!
  41277c:	mov	x29, sp
  412780:	stp	x19, x20, [sp, #16]
  412784:	mov	x20, x0
  412788:	adrp	x19, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  41278c:	adrp	x0, 420000 <_ZdlPvm@@Base+0x7388>
  412790:	add	x19, x19, #0x800
  412794:	add	x0, x0, #0xa40
  412798:	stp	x21, x22, [sp, #32]
  41279c:	add	x22, x19, #0x440
  4127a0:	stp	x23, x24, [sp, #48]
  4127a4:	mov	w24, w1
  4127a8:	mov	w23, w2
  4127ac:	bl	4012c0 <puts@plt>
  4127b0:	mov	x0, x20
  4127b4:	bl	4012d0 <strlen@plt>
  4127b8:	sxtw	x21, w0
  4127bc:	nop
  4127c0:	ldr	x1, [x19]
  4127c4:	mov	x2, x21
  4127c8:	mov	x0, x20
  4127cc:	bl	4013e0 <strncmp@plt>
  4127d0:	cbnz	w0, 4127e0 <printf@plt+0x11270>
  4127d4:	ldr	w0, [x19, #8]
  4127d8:	tst	w23, w0
  4127dc:	b.ne	412834 <printf@plt+0x112c4>  // b.any
  4127e0:	add	x19, x19, #0x40
  4127e4:	cmp	x19, x22
  4127e8:	b.ne	4127c0 <printf@plt+0x11250>  // b.any
  4127ec:	mov	x1, x20
  4127f0:	add	x0, sp, #0x40
  4127f4:	bl	415da8 <printf@plt+0x14838>
  4127f8:	adrp	x3, 43f000 <stderr@@GLIBC_2.17+0x3270>
  4127fc:	add	x3, x3, #0x238
  412800:	add	x1, sp, #0x40
  412804:	mov	x2, x3
  412808:	adrp	x0, 420000 <_ZdlPvm@@Base+0x7388>
  41280c:	add	x0, x0, #0xe18
  412810:	bl	416028 <printf@plt+0x14ab8>
  412814:	adrp	x0, 420000 <_ZdlPvm@@Base+0x7388>
  412818:	add	x0, x0, #0xe38
  41281c:	bl	4012c0 <puts@plt>
  412820:	ldp	x19, x20, [sp, #16]
  412824:	ldp	x21, x22, [sp, #32]
  412828:	ldp	x23, x24, [sp, #48]
  41282c:	ldp	x29, x30, [sp], #320
  412830:	ret
  412834:	adrp	x20, 43a000 <_Znam@GLIBCXX_3.4>
  412838:	adrp	x1, 43d000 <stderr@@GLIBC_2.17+0x1270>
  41283c:	ldr	x5, [x19, #16]
  412840:	adrp	x0, 420000 <_ZdlPvm@@Base+0x7388>
  412844:	ldr	x4, [x1, #3720]
  412848:	mov	x2, x5
  41284c:	ldr	w3, [x20, #1136]
  412850:	add	x0, x0, #0xe48
  412854:	mov	x1, x4
  412858:	bl	401570 <printf@plt>
  41285c:	ldr	x1, [x19, #24]
  412860:	add	x0, sp, #0x40
  412864:	adrp	x2, 420000 <_ZdlPvm@@Base+0x7388>
  412868:	add	x2, x2, #0xee0
  41286c:	bl	401390 <sprintf@plt>
  412870:	ldr	w3, [x20, #1136]
  412874:	add	x4, sp, #0x40
  412878:	mov	x1, x4
  41287c:	mov	x2, x4
  412880:	adrp	x0, 420000 <_ZdlPvm@@Base+0x7388>
  412884:	add	x0, x0, #0xee8
  412888:	bl	401570 <printf@plt>
  41288c:	ldr	x1, [x19, #32]
  412890:	cbz	x1, 412a6c <printf@plt+0x114fc>
  412894:	adrp	x0, 420000 <_ZdlPvm@@Base+0x7388>
  412898:	add	x0, x0, #0xa50
  41289c:	bl	401570 <printf@plt>
  4128a0:	ldp	x22, x21, [x19, #32]
  4128a4:	ldp	x23, x19, [x19, #48]
  4128a8:	cbz	x22, 412b74 <printf@plt+0x11604>
  4128ac:	mov	x1, x22
  4128b0:	adrp	x0, 420000 <_ZdlPvm@@Base+0x7388>
  4128b4:	add	x0, x0, #0xa90
  4128b8:	bl	401570 <printf@plt>
  4128bc:	adrp	x0, 420000 <_ZdlPvm@@Base+0x7388>
  4128c0:	add	x0, x0, #0xab0
  4128c4:	bl	4012c0 <puts@plt>
  4128c8:	adrp	x0, 420000 <_ZdlPvm@@Base+0x7388>
  4128cc:	add	x0, x0, #0xac8
  4128d0:	bl	4012c0 <puts@plt>
  4128d4:	cbz	x21, 412900 <printf@plt+0x11390>
  4128d8:	mov	x1, x21
  4128dc:	adrp	x0, 420000 <_ZdlPvm@@Base+0x7388>
  4128e0:	add	x0, x0, #0xae0
  4128e4:	bl	401570 <printf@plt>
  4128e8:	adrp	x0, 420000 <_ZdlPvm@@Base+0x7388>
  4128ec:	add	x0, x0, #0xb08
  4128f0:	bl	4012c0 <puts@plt>
  4128f4:	adrp	x0, 420000 <_ZdlPvm@@Base+0x7388>
  4128f8:	add	x0, x0, #0xb20
  4128fc:	bl	4012c0 <puts@plt>
  412900:	cbz	x23, 41292c <printf@plt+0x113bc>
  412904:	mov	x1, x23
  412908:	adrp	x0, 420000 <_ZdlPvm@@Base+0x7388>
  41290c:	add	x0, x0, #0xae0
  412910:	bl	401570 <printf@plt>
  412914:	adrp	x0, 420000 <_ZdlPvm@@Base+0x7388>
  412918:	add	x0, x0, #0xb38
  41291c:	bl	4012c0 <puts@plt>
  412920:	adrp	x0, 420000 <_ZdlPvm@@Base+0x7388>
  412924:	add	x0, x0, #0xb50
  412928:	bl	4012c0 <puts@plt>
  41292c:	cbz	x19, 412b54 <printf@plt+0x115e4>
  412930:	mov	x1, x19
  412934:	adrp	x0, 420000 <_ZdlPvm@@Base+0x7388>
  412938:	add	x0, x0, #0xae0
  41293c:	bl	401570 <printf@plt>
  412940:	adrp	x0, 420000 <_ZdlPvm@@Base+0x7388>
  412944:	add	x0, x0, #0xb68
  412948:	bl	4012c0 <puts@plt>
  41294c:	adrp	x0, 420000 <_ZdlPvm@@Base+0x7388>
  412950:	add	x0, x0, #0xb80
  412954:	bl	4012c0 <puts@plt>
  412958:	adrp	x0, 420000 <_ZdlPvm@@Base+0x7388>
  41295c:	add	x0, x0, #0xb98
  412960:	bl	401570 <printf@plt>
  412964:	cbz	x21, 412974 <printf@plt+0x11404>
  412968:	adrp	x0, 421000 <_ZdlPvm@@Base+0x8388>
  41296c:	add	x0, x0, #0x0
  412970:	bl	401570 <printf@plt>
  412974:	adrp	x0, 420000 <_ZdlPvm@@Base+0x7388>
  412978:	add	x0, x0, #0xba8
  41297c:	bl	401570 <printf@plt>
  412980:	cbz	x23, 412ad8 <printf@plt+0x11568>
  412984:	adrp	x0, 420000 <_ZdlPvm@@Base+0x7388>
  412988:	add	x0, x0, #0xbc0
  41298c:	bl	401570 <printf@plt>
  412990:	mov	w0, #0xa                   	// #10
  412994:	bl	4013a0 <putchar@plt>
  412998:	adrp	x0, 420000 <_ZdlPvm@@Base+0x7388>
  41299c:	add	x0, x0, #0xbd8
  4129a0:	bl	401570 <printf@plt>
  4129a4:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x4388>
  4129a8:	add	x0, x0, #0x848
  4129ac:	bl	401570 <printf@plt>
  4129b0:	adrp	x0, 420000 <_ZdlPvm@@Base+0x7388>
  4129b4:	add	x0, x0, #0xbf8
  4129b8:	bl	4012c0 <puts@plt>
  4129bc:	adrp	x0, 420000 <_ZdlPvm@@Base+0x7388>
  4129c0:	add	x0, x0, #0xc20
  4129c4:	bl	401570 <printf@plt>
  4129c8:	adrp	x0, 420000 <_ZdlPvm@@Base+0x7388>
  4129cc:	add	x0, x0, #0xc48
  4129d0:	bl	401570 <printf@plt>
  4129d4:	adrp	x0, 421000 <_ZdlPvm@@Base+0x8388>
  4129d8:	add	x0, x0, #0xaa8
  4129dc:	bl	4012c0 <puts@plt>
  4129e0:	ldr	w1, [x20, #1136]
  4129e4:	adrp	x0, 420000 <_ZdlPvm@@Base+0x7388>
  4129e8:	add	x0, x0, #0xc50
  4129ec:	bl	401570 <printf@plt>
  4129f0:	cbz	x21, 412a04 <printf@plt+0x11494>
  4129f4:	adrp	x0, 420000 <_ZdlPvm@@Base+0x7388>
  4129f8:	mov	x1, x21
  4129fc:	add	x0, x0, #0xfc8
  412a00:	bl	401570 <printf@plt>
  412a04:	adrp	x0, 420000 <_ZdlPvm@@Base+0x7388>
  412a08:	adrp	x21, 420000 <_ZdlPvm@@Base+0x7388>
  412a0c:	add	x0, x0, #0xdd0
  412a10:	add	x21, x21, #0xcb8
  412a14:	bl	4012c0 <puts@plt>
  412a18:	mov	x1, x22
  412a1c:	mov	x0, x21
  412a20:	bl	401570 <printf@plt>
  412a24:	mov	x1, x23
  412a28:	adrp	x0, 420000 <_ZdlPvm@@Base+0x7388>
  412a2c:	add	x0, x0, #0xc80
  412a30:	bl	401570 <printf@plt>
  412a34:	mov	x1, x22
  412a38:	mov	x0, x21
  412a3c:	bl	401570 <printf@plt>
  412a40:	cbz	x19, 412a54 <printf@plt+0x114e4>
  412a44:	adrp	x0, 420000 <_ZdlPvm@@Base+0x7388>
  412a48:	mov	x1, x19
  412a4c:	add	x0, x0, #0xcf8
  412a50:	bl	401570 <printf@plt>
  412a54:	adrp	x0, 420000 <_ZdlPvm@@Base+0x7388>
  412a58:	add	x0, x0, #0xd30
  412a5c:	bl	4012c0 <puts@plt>
  412a60:	adrp	x0, 420000 <_ZdlPvm@@Base+0x7388>
  412a64:	add	x0, x0, #0xd40
  412a68:	bl	4012c0 <puts@plt>
  412a6c:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x6388>
  412a70:	add	x0, x0, #0x8a8
  412a74:	bl	4012c0 <puts@plt>
  412a78:	adrp	x0, 420000 <_ZdlPvm@@Base+0x7388>
  412a7c:	add	x0, x0, #0xd48
  412a80:	bl	4012c0 <puts@plt>
  412a84:	mov	w1, w24
  412a88:	adrp	x0, 420000 <_ZdlPvm@@Base+0x7388>
  412a8c:	add	x0, x0, #0xd68
  412a90:	bl	401570 <printf@plt>
  412a94:	ldr	w3, [x20, #1136]
  412a98:	mov	w2, w24
  412a9c:	mov	w1, w24
  412aa0:	adrp	x0, 420000 <_ZdlPvm@@Base+0x7388>
  412aa4:	add	x0, x0, #0xd80
  412aa8:	bl	401570 <printf@plt>
  412aac:	ldr	w3, [x20, #1136]
  412ab0:	mov	w2, w24
  412ab4:	mov	w1, w24
  412ab8:	adrp	x0, 420000 <_ZdlPvm@@Base+0x7388>
  412abc:	add	x0, x0, #0xda8
  412ac0:	bl	401570 <printf@plt>
  412ac4:	ldp	x19, x20, [sp, #16]
  412ac8:	ldp	x21, x22, [sp, #32]
  412acc:	ldp	x23, x24, [sp, #48]
  412ad0:	ldp	x29, x30, [sp], #320
  412ad4:	ret
  412ad8:	mov	w0, #0xa                   	// #10
  412adc:	bl	4013a0 <putchar@plt>
  412ae0:	adrp	x0, 420000 <_ZdlPvm@@Base+0x7388>
  412ae4:	add	x0, x0, #0xbd8
  412ae8:	bl	401570 <printf@plt>
  412aec:	adrp	x0, 420000 <_ZdlPvm@@Base+0x7388>
  412af0:	add	x0, x0, #0xbf8
  412af4:	bl	4012c0 <puts@plt>
  412af8:	adrp	x0, 420000 <_ZdlPvm@@Base+0x7388>
  412afc:	add	x0, x0, #0xc20
  412b00:	bl	401570 <printf@plt>
  412b04:	adrp	x0, 421000 <_ZdlPvm@@Base+0x8388>
  412b08:	add	x0, x0, #0xaa8
  412b0c:	bl	4012c0 <puts@plt>
  412b10:	ldr	w1, [x20, #1136]
  412b14:	adrp	x0, 420000 <_ZdlPvm@@Base+0x7388>
  412b18:	add	x0, x0, #0xc50
  412b1c:	bl	401570 <printf@plt>
  412b20:	cbz	x21, 412b34 <printf@plt+0x115c4>
  412b24:	adrp	x0, 420000 <_ZdlPvm@@Base+0x7388>
  412b28:	mov	x1, x21
  412b2c:	add	x0, x0, #0xfc8
  412b30:	bl	401570 <printf@plt>
  412b34:	adrp	x0, 420000 <_ZdlPvm@@Base+0x7388>
  412b38:	add	x0, x0, #0xdd0
  412b3c:	bl	4012c0 <puts@plt>
  412b40:	mov	x1, x22
  412b44:	adrp	x0, 420000 <_ZdlPvm@@Base+0x7388>
  412b48:	add	x0, x0, #0xcb8
  412b4c:	bl	401570 <printf@plt>
  412b50:	b	412a40 <printf@plt+0x114d0>
  412b54:	adrp	x0, 420000 <_ZdlPvm@@Base+0x7388>
  412b58:	add	x0, x0, #0xb98
  412b5c:	bl	401570 <printf@plt>
  412b60:	cbz	x21, 412980 <printf@plt+0x11410>
  412b64:	adrp	x0, 421000 <_ZdlPvm@@Base+0x8388>
  412b68:	add	x0, x0, #0x0
  412b6c:	bl	401570 <printf@plt>
  412b70:	b	412980 <printf@plt+0x11410>
  412b74:	adrp	x1, 420000 <_ZdlPvm@@Base+0x7388>
  412b78:	mov	w0, #0xcc                  	// #204
  412b7c:	add	x1, x1, #0xa70
  412b80:	bl	415a20 <printf@plt+0x144b0>
  412b84:	b	4128ac <printf@plt+0x1133c>
  412b88:	stp	x29, x30, [sp, #-32]!
  412b8c:	mov	x29, sp
  412b90:	stp	x19, x20, [sp, #16]
  412b94:	mov	x19, x0
  412b98:	ldr	x0, [x0, #32]
  412b9c:	ldr	x2, [x0]
  412ba0:	ldr	x2, [x2, #24]
  412ba4:	blr	x2
  412ba8:	mov	w20, w0
  412bac:	ldr	x2, [x19, #32]
  412bb0:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x3388>
  412bb4:	ldr	w1, [x19, #12]
  412bb8:	add	x0, x0, #0x9a8
  412bbc:	ldr	w2, [x2, #12]
  412bc0:	bl	401570 <printf@plt>
  412bc4:	ldr	x2, [x19, #32]
  412bc8:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x3388>
  412bcc:	ldr	w1, [x19, #12]
  412bd0:	add	x0, x0, #0x9c0
  412bd4:	ldr	w2, [x2, #12]
  412bd8:	bl	401570 <printf@plt>
  412bdc:	ldr	x2, [x19, #32]
  412be0:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x3388>
  412be4:	ldr	w1, [x19, #12]
  412be8:	add	x0, x0, #0x9d8
  412bec:	ldr	w2, [x2, #12]
  412bf0:	bl	401570 <printf@plt>
  412bf4:	ldr	x1, [x19, #32]
  412bf8:	adrp	x2, 43a000 <_Znam@GLIBCXX_3.4>
  412bfc:	adrp	x0, 421000 <_ZdlPvm@@Base+0x8388>
  412c00:	add	x0, x0, #0x18
  412c04:	ldr	w4, [x2, #1136]
  412c08:	ldr	w3, [x1, #12]
  412c0c:	mov	w2, w4
  412c10:	mov	w1, w3
  412c14:	bl	401570 <printf@plt>
  412c18:	adrp	x2, 43a000 <_Znam@GLIBCXX_3.4>
  412c1c:	adrp	x1, 43a000 <_Znam@GLIBCXX_3.4>
  412c20:	adrp	x0, 421000 <_ZdlPvm@@Base+0x8388>
  412c24:	add	x0, x0, #0x48
  412c28:	ldr	w2, [x2, #1168]
  412c2c:	ldr	w1, [x1, #1172]
  412c30:	bl	401570 <printf@plt>
  412c34:	ldr	x0, [x19, #16]
  412c38:	cbz	x0, 412c5c <printf@plt+0x116ec>
  412c3c:	ldr	w1, [x19, #12]
  412c40:	mov	w2, #0x1                   	// #1
  412c44:	bl	412778 <printf@plt+0x11208>
  412c48:	ldr	w1, [x19, #12]
  412c4c:	adrp	x0, 421000 <_ZdlPvm@@Base+0x8388>
  412c50:	add	x0, x0, #0x80
  412c54:	bl	401570 <printf@plt>
  412c58:	cbnz	w20, 412c90 <printf@plt+0x11720>
  412c5c:	ldr	x0, [x19, #24]
  412c60:	cbz	x0, 412c80 <printf@plt+0x11710>
  412c64:	ldr	w1, [x19, #12]
  412c68:	mov	w2, #0x2                   	// #2
  412c6c:	bl	412778 <printf@plt+0x11208>
  412c70:	ldr	w1, [x19, #12]
  412c74:	adrp	x0, 421000 <_ZdlPvm@@Base+0x8388>
  412c78:	add	x0, x0, #0xb0
  412c7c:	bl	401570 <printf@plt>
  412c80:	mov	w0, w20
  412c84:	ldp	x19, x20, [sp, #16]
  412c88:	ldp	x29, x30, [sp], #32
  412c8c:	ret
  412c90:	adrp	x0, 421000 <_ZdlPvm@@Base+0x8388>
  412c94:	add	x0, x0, #0x98
  412c98:	bl	4012c0 <puts@plt>
  412c9c:	b	412c5c <printf@plt+0x116ec>
  412ca0:	stp	x29, x30, [sp, #-32]!
  412ca4:	adrp	x2, 41c000 <_ZdlPvm@@Base+0x3388>
  412ca8:	add	x2, x2, #0xf18
  412cac:	mov	x29, sp
  412cb0:	stp	x19, x20, [sp, #16]
  412cb4:	mov	x19, x0
  412cb8:	adrp	x20, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  412cbc:	adrp	x1, 421000 <_ZdlPvm@@Base+0x8388>
  412cc0:	add	x1, x1, #0xc8
  412cc4:	ldr	x3, [x19, #16]
  412cc8:	ldr	x0, [x20, #3472]
  412ccc:	cmp	x3, #0x0
  412cd0:	csel	x2, x2, x3, eq  // eq = none
  412cd4:	bl	4012e0 <fprintf@plt>
  412cd8:	ldr	x0, [x19, #32]
  412cdc:	ldr	x1, [x0]
  412ce0:	ldr	x1, [x1]
  412ce4:	blr	x1
  412ce8:	ldr	x3, [x20, #3472]
  412cec:	mov	x2, #0x2                   	// #2
  412cf0:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x2388>
  412cf4:	mov	x1, #0x1                   	// #1
  412cf8:	add	x0, x0, #0x20
  412cfc:	bl	4014f0 <fwrite@plt>
  412d00:	ldr	x2, [x19, #24]
  412d04:	cbz	x2, 412d20 <printf@plt+0x117b0>
  412d08:	ldr	x0, [x20, #3472]
  412d0c:	adrp	x1, 421000 <_ZdlPvm@@Base+0x8388>
  412d10:	ldp	x19, x20, [sp, #16]
  412d14:	add	x1, x1, #0xd8
  412d18:	ldp	x29, x30, [sp], #32
  412d1c:	b	4012e0 <fprintf@plt>
  412d20:	ldp	x19, x20, [sp, #16]
  412d24:	ldp	x29, x30, [sp], #32
  412d28:	ret
  412d2c:	nop
  412d30:	stp	x29, x30, [sp, #-32]!
  412d34:	adrp	x1, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  412d38:	mov	x29, sp
  412d3c:	str	x19, [sp, #16]
  412d40:	mov	x19, x0
  412d44:	ldr	w0, [x1, #3488]
  412d48:	cbnz	w0, 412d94 <printf@plt+0x11824>
  412d4c:	ldr	x0, [x19, #16]
  412d50:	cbz	x0, 412d64 <printf@plt+0x117f4>
  412d54:	ldr	w1, [x19, #12]
  412d58:	adrp	x0, 421000 <_ZdlPvm@@Base+0x8388>
  412d5c:	add	x0, x0, #0xe8
  412d60:	bl	401570 <printf@plt>
  412d64:	ldr	x0, [x19, #32]
  412d68:	ldr	x1, [x0]
  412d6c:	ldr	x1, [x1, #48]
  412d70:	blr	x1
  412d74:	ldr	x0, [x19, #24]
  412d78:	cbz	x0, 412d9c <printf@plt+0x1182c>
  412d7c:	ldr	w1, [x19, #12]
  412d80:	adrp	x0, 421000 <_ZdlPvm@@Base+0x8388>
  412d84:	ldr	x19, [sp, #16]
  412d88:	add	x0, x0, #0xf8
  412d8c:	ldp	x29, x30, [sp], #32
  412d90:	b	401570 <printf@plt>
  412d94:	cmp	w0, #0x1
  412d98:	b.eq	412da8 <printf@plt+0x11838>  // b.none
  412d9c:	ldr	x19, [sp, #16]
  412da0:	ldp	x29, x30, [sp], #32
  412da4:	ret
  412da8:	ldr	x1, [x19, #16]
  412dac:	adrp	x0, 421000 <_ZdlPvm@@Base+0x8388>
  412db0:	add	x0, x0, #0x108
  412db4:	bl	401570 <printf@plt>
  412db8:	ldr	x0, [x19, #32]
  412dbc:	ldr	x1, [x0]
  412dc0:	ldr	x1, [x1, #48]
  412dc4:	blr	x1
  412dc8:	ldr	x1, [x19, #24]
  412dcc:	adrp	x0, 421000 <_ZdlPvm@@Base+0x8388>
  412dd0:	ldr	x19, [sp, #16]
  412dd4:	add	x0, x0, #0x120
  412dd8:	ldp	x29, x30, [sp], #32
  412ddc:	b	401570 <printf@plt>
  412de0:	stp	x29, x30, [sp, #-32]!
  412de4:	adrp	x1, 421000 <_ZdlPvm@@Base+0x8388>
  412de8:	add	x1, x1, #0x518
  412dec:	mov	x29, sp
  412df0:	stp	x19, x20, [sp, #16]
  412df4:	mov	x19, x0
  412df8:	ldr	x0, [x0, #16]
  412dfc:	str	x1, [x19]
  412e00:	cbz	x0, 412e08 <printf@plt+0x11898>
  412e04:	bl	401440 <_ZdaPv@plt>
  412e08:	ldr	x0, [x19, #24]
  412e0c:	cbz	x0, 412e14 <printf@plt+0x118a4>
  412e10:	bl	401440 <_ZdaPv@plt>
  412e14:	ldr	x20, [x19, #32]
  412e18:	cbz	x20, 412e48 <printf@plt+0x118d8>
  412e1c:	ldr	x1, [x20]
  412e20:	adrp	x0, 412000 <printf@plt+0x10a90>
  412e24:	add	x0, x0, #0xe70
  412e28:	ldr	x1, [x1, #16]
  412e2c:	cmp	x1, x0
  412e30:	mov	x0, x20
  412e34:	b.ne	412e58 <printf@plt+0x118e8>  // b.any
  412e38:	bl	412de0 <printf@plt+0x11870>
  412e3c:	mov	x0, x20
  412e40:	mov	x1, #0x28                  	// #40
  412e44:	bl	418c78 <_ZdlPvm@@Base>
  412e48:	mov	x0, x19
  412e4c:	ldp	x19, x20, [sp, #16]
  412e50:	ldp	x29, x30, [sp], #32
  412e54:	b	407c90 <printf@plt+0x6720>
  412e58:	blr	x1
  412e5c:	mov	x0, x19
  412e60:	ldp	x19, x20, [sp, #16]
  412e64:	ldp	x29, x30, [sp], #32
  412e68:	b	407c90 <printf@plt+0x6720>
  412e6c:	nop
  412e70:	stp	x29, x30, [sp, #-80]!
  412e74:	mov	x29, sp
  412e78:	stp	x19, x20, [sp, #16]
  412e7c:	mov	x19, x0
  412e80:	ldr	x0, [x0, #16]
  412e84:	stp	x21, x22, [sp, #32]
  412e88:	adrp	x21, 421000 <_ZdlPvm@@Base+0x8388>
  412e8c:	add	x21, x21, #0x518
  412e90:	str	x21, [x19]
  412e94:	cbz	x0, 412e9c <printf@plt+0x1192c>
  412e98:	bl	401440 <_ZdaPv@plt>
  412e9c:	ldr	x0, [x19, #24]
  412ea0:	cbz	x0, 412ea8 <printf@plt+0x11938>
  412ea4:	bl	401440 <_ZdaPv@plt>
  412ea8:	ldr	x20, [x19, #32]
  412eac:	cbz	x20, 413054 <printf@plt+0x11ae4>
  412eb0:	ldr	x0, [x20]
  412eb4:	adrp	x22, 412000 <printf@plt+0x10a90>
  412eb8:	add	x22, x22, #0xe70
  412ebc:	ldr	x1, [x0, #16]
  412ec0:	cmp	x1, x22
  412ec4:	b.ne	413074 <printf@plt+0x11b04>  // b.any
  412ec8:	ldr	x0, [x20, #16]
  412ecc:	stp	x23, x24, [sp, #48]
  412ed0:	str	x21, [x20]
  412ed4:	cbz	x0, 412edc <printf@plt+0x1196c>
  412ed8:	bl	401440 <_ZdaPv@plt>
  412edc:	ldr	x0, [x20, #24]
  412ee0:	cbz	x0, 412ee8 <printf@plt+0x11978>
  412ee4:	bl	401440 <_ZdaPv@plt>
  412ee8:	ldr	x23, [x20, #32]
  412eec:	cbz	x23, 41303c <printf@plt+0x11acc>
  412ef0:	ldr	x0, [x23]
  412ef4:	ldr	x1, [x0, #16]
  412ef8:	cmp	x1, x22
  412efc:	b.ne	41309c <printf@plt+0x11b2c>  // b.any
  412f00:	ldr	x0, [x23, #16]
  412f04:	str	x21, [x23]
  412f08:	cbz	x0, 412f10 <printf@plt+0x119a0>
  412f0c:	bl	401440 <_ZdaPv@plt>
  412f10:	ldr	x0, [x23, #24]
  412f14:	cbz	x0, 412f1c <printf@plt+0x119ac>
  412f18:	bl	401440 <_ZdaPv@plt>
  412f1c:	ldr	x24, [x23, #32]
  412f20:	cbz	x24, 413028 <printf@plt+0x11ab8>
  412f24:	ldr	x0, [x24]
  412f28:	ldr	x1, [x0, #16]
  412f2c:	cmp	x1, x22
  412f30:	b.ne	4130a8 <printf@plt+0x11b38>  // b.any
  412f34:	ldr	x0, [x24, #16]
  412f38:	stp	x25, x26, [sp, #64]
  412f3c:	str	x21, [x24]
  412f40:	cbz	x0, 412f48 <printf@plt+0x119d8>
  412f44:	bl	401440 <_ZdaPv@plt>
  412f48:	ldr	x0, [x24, #24]
  412f4c:	cbz	x0, 412f54 <printf@plt+0x119e4>
  412f50:	bl	401440 <_ZdaPv@plt>
  412f54:	ldr	x25, [x24, #32]
  412f58:	cbz	x25, 413010 <printf@plt+0x11aa0>
  412f5c:	ldr	x0, [x25]
  412f60:	ldr	x1, [x0, #16]
  412f64:	cmp	x1, x22
  412f68:	b.ne	4130b4 <printf@plt+0x11b44>  // b.any
  412f6c:	ldr	x0, [x25, #16]
  412f70:	str	x21, [x25]
  412f74:	cbz	x0, 412f7c <printf@plt+0x11a0c>
  412f78:	bl	401440 <_ZdaPv@plt>
  412f7c:	ldr	x0, [x25, #24]
  412f80:	cbz	x0, 412f88 <printf@plt+0x11a18>
  412f84:	bl	401440 <_ZdaPv@plt>
  412f88:	ldr	x26, [x25, #32]
  412f8c:	cbz	x26, 412ffc <printf@plt+0x11a8c>
  412f90:	ldr	x0, [x26]
  412f94:	ldr	x1, [x0, #16]
  412f98:	cmp	x1, x22
  412f9c:	b.ne	4130c0 <printf@plt+0x11b50>  // b.any
  412fa0:	ldr	x0, [x26, #16]
  412fa4:	str	x21, [x26]
  412fa8:	cbz	x0, 412fb0 <printf@plt+0x11a40>
  412fac:	bl	401440 <_ZdaPv@plt>
  412fb0:	ldr	x0, [x26, #24]
  412fb4:	cbz	x0, 412fbc <printf@plt+0x11a4c>
  412fb8:	bl	401440 <_ZdaPv@plt>
  412fbc:	ldr	x21, [x26, #32]
  412fc0:	cbz	x21, 412fe8 <printf@plt+0x11a78>
  412fc4:	ldr	x0, [x21]
  412fc8:	ldr	x1, [x0, #16]
  412fcc:	mov	x0, x21
  412fd0:	cmp	x1, x22
  412fd4:	b.ne	4130cc <printf@plt+0x11b5c>  // b.any
  412fd8:	bl	412de0 <printf@plt+0x11870>
  412fdc:	mov	x0, x21
  412fe0:	mov	x1, #0x28                  	// #40
  412fe4:	bl	418c78 <_ZdlPvm@@Base>
  412fe8:	mov	x0, x26
  412fec:	bl	407c90 <printf@plt+0x6720>
  412ff0:	mov	x0, x26
  412ff4:	mov	x1, #0x28                  	// #40
  412ff8:	bl	418c78 <_ZdlPvm@@Base>
  412ffc:	mov	x0, x25
  413000:	bl	407c90 <printf@plt+0x6720>
  413004:	mov	x0, x25
  413008:	mov	x1, #0x28                  	// #40
  41300c:	bl	418c78 <_ZdlPvm@@Base>
  413010:	mov	x0, x24
  413014:	bl	407c90 <printf@plt+0x6720>
  413018:	mov	x0, x24
  41301c:	mov	x1, #0x28                  	// #40
  413020:	bl	418c78 <_ZdlPvm@@Base>
  413024:	ldp	x25, x26, [sp, #64]
  413028:	mov	x0, x23
  41302c:	bl	407c90 <printf@plt+0x6720>
  413030:	mov	x0, x23
  413034:	mov	x1, #0x28                  	// #40
  413038:	bl	418c78 <_ZdlPvm@@Base>
  41303c:	mov	x0, x20
  413040:	bl	407c90 <printf@plt+0x6720>
  413044:	mov	x0, x20
  413048:	mov	x1, #0x28                  	// #40
  41304c:	bl	418c78 <_ZdlPvm@@Base>
  413050:	ldp	x23, x24, [sp, #48]
  413054:	mov	x0, x19
  413058:	bl	407c90 <printf@plt+0x6720>
  41305c:	mov	x0, x19
  413060:	mov	x1, #0x28                  	// #40
  413064:	ldp	x19, x20, [sp, #16]
  413068:	ldp	x21, x22, [sp, #32]
  41306c:	ldp	x29, x30, [sp], #80
  413070:	b	418c78 <_ZdlPvm@@Base>
  413074:	mov	x0, x20
  413078:	blr	x1
  41307c:	mov	x0, x19
  413080:	bl	407c90 <printf@plt+0x6720>
  413084:	mov	x0, x19
  413088:	mov	x1, #0x28                  	// #40
  41308c:	ldp	x19, x20, [sp, #16]
  413090:	ldp	x21, x22, [sp, #32]
  413094:	ldp	x29, x30, [sp], #80
  413098:	b	418c78 <_ZdlPvm@@Base>
  41309c:	mov	x0, x23
  4130a0:	blr	x1
  4130a4:	b	41303c <printf@plt+0x11acc>
  4130a8:	mov	x0, x24
  4130ac:	blr	x1
  4130b0:	b	413028 <printf@plt+0x11ab8>
  4130b4:	mov	x0, x25
  4130b8:	blr	x1
  4130bc:	b	413010 <printf@plt+0x11aa0>
  4130c0:	mov	x0, x26
  4130c4:	blr	x1
  4130c8:	b	412ffc <printf@plt+0x11a8c>
  4130cc:	blr	x1
  4130d0:	b	412fe8 <printf@plt+0x11a78>
  4130d4:	nop
  4130d8:	stp	x29, x30, [sp, #-48]!
  4130dc:	mov	x29, sp
  4130e0:	stp	x19, x20, [sp, #16]
  4130e4:	mov	x20, x2
  4130e8:	stp	x21, x22, [sp, #32]
  4130ec:	mov	x22, x1
  4130f0:	mov	x21, x0
  4130f4:	cbz	x0, 413100 <printf@plt+0x11b90>
  4130f8:	ldrb	w1, [x0]
  4130fc:	cbz	w1, 413154 <printf@plt+0x11be4>
  413100:	cbz	x20, 41310c <printf@plt+0x11b9c>
  413104:	ldrb	w0, [x20]
  413108:	cbz	w0, 413144 <printf@plt+0x11bd4>
  41310c:	mov	x0, #0x28                  	// #40
  413110:	bl	418c10 <_Znwm@@Base>
  413114:	mov	x19, x0
  413118:	bl	407c68 <printf@plt+0x66f8>
  41311c:	adrp	x0, 421000 <_ZdlPvm@@Base+0x8388>
  413120:	add	x0, x0, #0x518
  413124:	str	x0, [x19]
  413128:	mov	x0, x19
  41312c:	stp	x21, x20, [x19, #16]
  413130:	str	x22, [x19, #32]
  413134:	ldp	x19, x20, [sp, #16]
  413138:	ldp	x21, x22, [sp, #32]
  41313c:	ldp	x29, x30, [sp], #48
  413140:	ret
  413144:	mov	x0, x20
  413148:	mov	x20, #0x0                   	// #0
  41314c:	bl	401440 <_ZdaPv@plt>
  413150:	b	41310c <printf@plt+0x11b9c>
  413154:	mov	x21, #0x0                   	// #0
  413158:	bl	401440 <_ZdaPv@plt>
  41315c:	b	413100 <printf@plt+0x11b90>
  413160:	mov	x1, #0x28                  	// #40
  413164:	mov	x20, x0
  413168:	mov	x0, x19
  41316c:	bl	418c78 <_ZdlPvm@@Base>
  413170:	mov	x0, x20
  413174:	bl	401500 <_Unwind_Resume@plt>
  413178:	stp	x29, x30, [sp, #-48]!
  41317c:	mov	x29, sp
  413180:	stp	x19, x20, [sp, #16]
  413184:	mov	x19, x0
  413188:	mov	x20, x2
  41318c:	stp	x21, x22, [sp, #32]
  413190:	mov	x22, x1
  413194:	mov	x21, x3
  413198:	bl	407c68 <printf@plt+0x66f8>
  41319c:	stp	x22, x21, [x19, #16]
  4131a0:	adrp	x0, 421000 <_ZdlPvm@@Base+0x8388>
  4131a4:	add	x0, x0, #0x518
  4131a8:	str	x0, [x19]
  4131ac:	str	x20, [x19, #32]
  4131b0:	ldp	x19, x20, [sp, #16]
  4131b4:	ldp	x21, x22, [sp, #32]
  4131b8:	ldp	x29, x30, [sp], #48
  4131bc:	ret
  4131c0:	ldr	x0, [x0, #16]
  4131c4:	add	w1, w1, #0x1
  4131c8:	ldr	x2, [x0]
  4131cc:	ldr	x2, [x2, #112]
  4131d0:	mov	x16, x2
  4131d4:	br	x16
  4131d8:	stp	x29, x30, [sp, #-64]!
  4131dc:	mov	x29, sp
  4131e0:	stp	x19, x20, [sp, #16]
  4131e4:	mov	x19, x0
  4131e8:	mov	w0, w1
  4131ec:	stp	x21, x22, [sp, #32]
  4131f0:	mov	w22, w1
  4131f4:	adrp	x20, 43a000 <_Znam@GLIBCXX_3.4>
  4131f8:	ldr	x21, [x19, #16]
  4131fc:	ldr	x1, [x21]
  413200:	str	x23, [sp, #48]
  413204:	ldr	x23, [x1, #24]
  413208:	bl	4078a0 <printf@plt+0x6330>
  41320c:	mov	w1, w0
  413210:	mov	x0, x21
  413214:	blr	x23
  413218:	mov	w21, w0
  41321c:	ldr	x1, [x19, #16]
  413220:	adrp	x2, 43a000 <_Znam@GLIBCXX_3.4>
  413224:	ldr	w3, [x20, #1120]
  413228:	cmp	w22, #0x1
  41322c:	ldr	w4, [x2, #1100]
  413230:	adrp	x0, 421000 <_ZdlPvm@@Base+0x8388>
  413234:	ldr	w2, [x1, #12]
  413238:	add	x0, x0, #0x590
  41323c:	csel	w4, w4, w3, gt
  413240:	adrp	x22, 41d000 <_ZdlPvm@@Base+0x4388>
  413244:	mov	w1, w2
  413248:	add	x22, x22, #0x7f0
  41324c:	adrp	x23, 421000 <_ZdlPvm@@Base+0x8388>
  413250:	add	x23, x23, #0x880
  413254:	bl	401570 <printf@plt>
  413258:	ldr	w1, [x19, #12]
  41325c:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x4388>
  413260:	add	x0, x0, #0x7a0
  413264:	bl	401570 <printf@plt>
  413268:	ldr	w1, [x19, #12]
  41326c:	adrp	x0, 421000 <_ZdlPvm@@Base+0x8388>
  413270:	add	x0, x0, #0x5c0
  413274:	bl	401570 <printf@plt>
  413278:	adrp	x0, 421000 <_ZdlPvm@@Base+0x8388>
  41327c:	add	x0, x0, #0x5d8
  413280:	bl	4012c0 <puts@plt>
  413284:	ldr	w1, [x19, #12]
  413288:	adrp	x0, 421000 <_ZdlPvm@@Base+0x8388>
  41328c:	add	x0, x0, #0x5f0
  413290:	bl	401570 <printf@plt>
  413294:	ldr	w1, [x20, #1120]
  413298:	adrp	x0, 421000 <_ZdlPvm@@Base+0x8388>
  41329c:	add	x0, x0, #0x610
  4132a0:	bl	401570 <printf@plt>
  4132a4:	ldr	w2, [x19, #12]
  4132a8:	adrp	x0, 421000 <_ZdlPvm@@Base+0x8388>
  4132ac:	ldr	w3, [x20, #1120]
  4132b0:	add	x0, x0, #0x638
  4132b4:	mov	w1, w2
  4132b8:	bl	401570 <printf@plt>
  4132bc:	adrp	x0, 421000 <_ZdlPvm@@Base+0x8388>
  4132c0:	add	x0, x0, #0x748
  4132c4:	bl	401570 <printf@plt>
  4132c8:	adrp	x0, 421000 <_ZdlPvm@@Base+0x8388>
  4132cc:	add	x0, x0, #0x758
  4132d0:	bl	4012c0 <puts@plt>
  4132d4:	adrp	x0, 421000 <_ZdlPvm@@Base+0x8388>
  4132d8:	add	x0, x0, #0x768
  4132dc:	bl	4012c0 <puts@plt>
  4132e0:	ldr	w1, [x19, #12]
  4132e4:	mov	x0, x22
  4132e8:	bl	401570 <printf@plt>
  4132ec:	ldr	w3, [x20, #1120]
  4132f0:	adrp	x0, 421000 <_ZdlPvm@@Base+0x8388>
  4132f4:	ldr	w2, [x19, #12]
  4132f8:	add	x0, x0, #0x780
  4132fc:	mov	w1, w2
  413300:	bl	401570 <printf@plt>
  413304:	adrp	x0, 420000 <_ZdlPvm@@Base+0x7388>
  413308:	add	x0, x0, #0xd40
  41330c:	bl	4012c0 <puts@plt>
  413310:	ldr	w1, [x19, #12]
  413314:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x4388>
  413318:	add	x0, x0, #0x7b8
  41331c:	bl	401570 <printf@plt>
  413320:	ldr	w1, [x20, #1120]
  413324:	adrp	x0, 421000 <_ZdlPvm@@Base+0x8388>
  413328:	add	x0, x0, #0x818
  41332c:	bl	401570 <printf@plt>
  413330:	ldr	x2, [x19, #16]
  413334:	adrp	x0, 421000 <_ZdlPvm@@Base+0x8388>
  413338:	ldr	w1, [x19, #12]
  41333c:	add	x0, x0, #0x848
  413340:	ldr	w2, [x2, #12]
  413344:	bl	401570 <printf@plt>
  413348:	ldr	x2, [x19, #16]
  41334c:	mov	x0, x23
  413350:	ldr	w3, [x19, #12]
  413354:	ldr	w2, [x2, #12]
  413358:	mov	w1, w3
  41335c:	bl	401570 <printf@plt>
  413360:	ldr	x2, [x19, #16]
  413364:	adrp	x0, 421000 <_ZdlPvm@@Base+0x8388>
  413368:	ldr	w3, [x19, #12]
  41336c:	add	x0, x0, #0x8a8
  413370:	ldr	w2, [x2, #12]
  413374:	mov	w1, w3
  413378:	bl	401570 <printf@plt>
  41337c:	ldr	x1, [x19, #16]
  413380:	adrp	x0, 421000 <_ZdlPvm@@Base+0x8388>
  413384:	add	x0, x0, #0x8d0
  413388:	ldr	w1, [x1, #12]
  41338c:	bl	401570 <printf@plt>
  413390:	ldr	w1, [x19, #12]
  413394:	adrp	x0, 421000 <_ZdlPvm@@Base+0x8388>
  413398:	add	x0, x0, #0x8f8
  41339c:	bl	401570 <printf@plt>
  4133a0:	ldr	w2, [x19, #12]
  4133a4:	adrp	x0, 421000 <_ZdlPvm@@Base+0x8388>
  4133a8:	add	x0, x0, #0x920
  4133ac:	mov	w1, w2
  4133b0:	bl	401570 <printf@plt>
  4133b4:	cbnz	w21, 413408 <printf@plt+0x11e98>
  4133b8:	ldr	x1, [x19, #16]
  4133bc:	mov	x0, x23
  4133c0:	ldr	w3, [x19, #12]
  4133c4:	ldr	w2, [x1, #12]
  4133c8:	mov	w1, w3
  4133cc:	bl	401570 <printf@plt>
  4133d0:	ldr	w2, [x20, #1120]
  4133d4:	adrp	x0, 421000 <_ZdlPvm@@Base+0x8388>
  4133d8:	ldr	w1, [x19, #12]
  4133dc:	add	x0, x0, #0x958
  4133e0:	bl	401570 <printf@plt>
  4133e4:	ldr	w1, [x19, #12]
  4133e8:	mov	x0, x22
  4133ec:	bl	401570 <printf@plt>
  4133f0:	mov	w0, w21
  4133f4:	ldp	x19, x20, [sp, #16]
  4133f8:	ldp	x21, x22, [sp, #32]
  4133fc:	ldr	x23, [sp, #48]
  413400:	ldp	x29, x30, [sp], #64
  413404:	ret
  413408:	ldr	w1, [x19, #12]
  41340c:	adrp	x0, 421000 <_ZdlPvm@@Base+0x8388>
  413410:	add	x0, x0, #0x940
  413414:	bl	401570 <printf@plt>
  413418:	b	4133b8 <printf@plt+0x11e48>
  41341c:	nop
  413420:	stp	x29, x30, [sp, #-32]!
  413424:	mov	x2, #0x7                   	// #7
  413428:	mov	x1, #0x1                   	// #1
  41342c:	mov	x29, sp
  413430:	stp	x19, x20, [sp, #16]
  413434:	adrp	x20, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  413438:	mov	x19, x0
  41343c:	ldr	x3, [x20, #3472]
  413440:	adrp	x0, 421000 <_ZdlPvm@@Base+0x8388>
  413444:	add	x0, x0, #0x968
  413448:	bl	4014f0 <fwrite@plt>
  41344c:	ldr	x0, [x19, #16]
  413450:	ldr	x1, [x0]
  413454:	ldr	x1, [x1]
  413458:	blr	x1
  41345c:	ldr	x3, [x20, #3472]
  413460:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x2388>
  413464:	ldp	x19, x20, [sp, #16]
  413468:	add	x0, x0, #0x20
  41346c:	ldp	x29, x30, [sp], #32
  413470:	mov	x2, #0x2                   	// #2
  413474:	mov	x1, #0x1                   	// #1
  413478:	b	4014f0 <fwrite@plt>
  41347c:	nop
  413480:	stp	x29, x30, [sp, #-48]!
  413484:	adrp	x1, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  413488:	mov	x29, sp
  41348c:	stp	x19, x20, [sp, #16]
  413490:	mov	x19, x0
  413494:	ldr	w0, [x1, #3488]
  413498:	cbz	w0, 4134b0 <printf@plt+0x11f40>
  41349c:	cmp	w0, #0x1
  4134a0:	b.eq	41356c <printf@plt+0x11ffc>  // b.none
  4134a4:	ldp	x19, x20, [sp, #16]
  4134a8:	ldp	x29, x30, [sp], #48
  4134ac:	ret
  4134b0:	str	x21, [sp, #32]
  4134b4:	adrp	x21, 41d000 <_ZdlPvm@@Base+0x4388>
  4134b8:	add	x21, x21, #0x680
  4134bc:	adrp	x20, 41c000 <_ZdlPvm@@Base+0x3388>
  4134c0:	mov	x0, x21
  4134c4:	bl	401570 <printf@plt>
  4134c8:	ldr	w1, [x19, #12]
  4134cc:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x4388>
  4134d0:	add	x0, x0, #0x670
  4134d4:	add	x20, x20, #0xa38
  4134d8:	bl	401570 <printf@plt>
  4134dc:	ldr	w1, [x19, #12]
  4134e0:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x4388>
  4134e4:	add	x0, x0, #0x688
  4134e8:	bl	401570 <printf@plt>
  4134ec:	ldr	w1, [x19, #12]
  4134f0:	adrp	x0, 421000 <_ZdlPvm@@Base+0x8388>
  4134f4:	add	x0, x0, #0x970
  4134f8:	bl	401570 <printf@plt>
  4134fc:	ldr	w1, [x19, #12]
  413500:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x4388>
  413504:	add	x0, x0, #0x708
  413508:	bl	401570 <printf@plt>
  41350c:	mov	x0, x20
  413510:	bl	401570 <printf@plt>
  413514:	mov	x0, x21
  413518:	bl	401570 <printf@plt>
  41351c:	ldr	x1, [x19, #16]
  413520:	adrp	x0, 421000 <_ZdlPvm@@Base+0x8388>
  413524:	ldr	w3, [x19, #12]
  413528:	add	x0, x0, #0x980
  41352c:	ldr	w2, [x1, #12]
  413530:	mov	w1, w3
  413534:	bl	401570 <printf@plt>
  413538:	ldr	x0, [x19, #16]
  41353c:	ldr	x1, [x0]
  413540:	ldr	x1, [x1, #48]
  413544:	blr	x1
  413548:	mov	x0, x20
  41354c:	bl	401570 <printf@plt>
  413550:	ldr	w1, [x19, #12]
  413554:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x4388>
  413558:	ldp	x19, x20, [sp, #16]
  41355c:	add	x0, x0, #0x738
  413560:	ldr	x21, [sp, #32]
  413564:	ldp	x29, x30, [sp], #48
  413568:	b	401570 <printf@plt>
  41356c:	adrp	x0, 421000 <_ZdlPvm@@Base+0x8388>
  413570:	add	x0, x0, #0x9a8
  413574:	bl	401570 <printf@plt>
  413578:	ldr	x0, [x19, #16]
  41357c:	ldr	x1, [x0]
  413580:	ldr	x1, [x1, #48]
  413584:	blr	x1
  413588:	ldp	x19, x20, [sp, #16]
  41358c:	adrp	x0, 421000 <_ZdlPvm@@Base+0x8388>
  413590:	ldp	x29, x30, [sp], #48
  413594:	add	x0, x0, #0x9b0
  413598:	b	401570 <printf@plt>
  41359c:	nop
  4135a0:	stp	x29, x30, [sp, #-32]!
  4135a4:	mov	x29, sp
  4135a8:	stp	x19, x20, [sp, #16]
  4135ac:	mov	x19, x0
  4135b0:	mov	x0, #0x18                  	// #24
  4135b4:	bl	418c10 <_Znwm@@Base>
  4135b8:	mov	x1, x19
  4135bc:	mov	x19, x0
  4135c0:	bl	408228 <printf@plt+0x6cb8>
  4135c4:	adrp	x0, 421000 <_ZdlPvm@@Base+0x8388>
  4135c8:	add	x0, x0, #0x9f8
  4135cc:	str	x0, [x19]
  4135d0:	mov	x0, x19
  4135d4:	ldp	x19, x20, [sp, #16]
  4135d8:	ldp	x29, x30, [sp], #32
  4135dc:	ret
  4135e0:	mov	x1, #0x18                  	// #24
  4135e4:	mov	x20, x0
  4135e8:	mov	x0, x19
  4135ec:	bl	418c78 <_ZdlPvm@@Base>
  4135f0:	mov	x0, x20
  4135f4:	bl	401500 <_Unwind_Resume@plt>
  4135f8:	stp	x29, x30, [sp, #-32]!
  4135fc:	mov	x29, sp
  413600:	str	x19, [sp, #16]
  413604:	mov	x19, x0
  413608:	bl	408228 <printf@plt+0x6cb8>
  41360c:	adrp	x0, 421000 <_ZdlPvm@@Base+0x8388>
  413610:	add	x0, x0, #0x9f8
  413614:	str	x0, [x19]
  413618:	ldr	x19, [sp, #16]
  41361c:	ldp	x29, x30, [sp], #32
  413620:	ret
  413624:	nop
  413628:	adrp	x1, 421000 <_ZdlPvm@@Base+0x8388>
  41362c:	add	x1, x1, #0x9f8
  413630:	str	x1, [x0]
  413634:	b	408260 <printf@plt+0x6cf0>
  413638:	stp	x29, x30, [sp, #-32]!
  41363c:	adrp	x1, 421000 <_ZdlPvm@@Base+0x8388>
  413640:	add	x1, x1, #0x9f8
  413644:	mov	x29, sp
  413648:	str	x19, [sp, #16]
  41364c:	mov	x19, x0
  413650:	str	x1, [x0]
  413654:	bl	408260 <printf@plt+0x6cf0>
  413658:	mov	x0, x19
  41365c:	mov	x1, #0x18                  	// #24
  413660:	ldr	x19, [sp, #16]
  413664:	ldp	x29, x30, [sp], #32
  413668:	b	418c78 <_ZdlPvm@@Base>
  41366c:	nop
  413670:	stp	x29, x30, [sp, #-64]!
  413674:	mov	x29, sp
  413678:	stp	x19, x20, [sp, #16]
  41367c:	mov	x19, x0
  413680:	ldr	w0, [x0, #32]
  413684:	stp	x21, x22, [sp, #32]
  413688:	cmp	w0, #0x0
  41368c:	b.le	4136c0 <printf@plt+0x12150>
  413690:	mov	w21, w1
  413694:	mov	x20, #0x0                   	// #0
  413698:	ldr	x0, [x19, #24]
  41369c:	mov	w1, w21
  4136a0:	ldr	x0, [x0, x20, lsl #3]
  4136a4:	add	x20, x20, #0x1
  4136a8:	ldr	x2, [x0]
  4136ac:	ldr	x2, [x2, #24]
  4136b0:	blr	x2
  4136b4:	ldr	w0, [x19, #32]
  4136b8:	cmp	w0, w20
  4136bc:	b.gt	413698 <printf@plt+0x12128>
  4136c0:	ldr	w1, [x19, #12]
  4136c4:	adrp	x0, 421000 <_ZdlPvm@@Base+0x8388>
  4136c8:	add	x0, x0, #0xa70
  4136cc:	bl	401570 <printf@plt>
  4136d0:	ldr	w0, [x19, #32]
  4136d4:	cmp	w0, #0x0
  4136d8:	b.le	41370c <printf@plt+0x1219c>
  4136dc:	adrp	x21, 41d000 <_ZdlPvm@@Base+0x4388>
  4136e0:	add	x21, x21, #0x878
  4136e4:	mov	x20, #0x0                   	// #0
  4136e8:	ldr	x1, [x19, #24]
  4136ec:	mov	x0, x21
  4136f0:	ldr	x1, [x1, x20, lsl #3]
  4136f4:	add	x20, x20, #0x1
  4136f8:	ldr	w1, [x1, #12]
  4136fc:	bl	401570 <printf@plt>
  413700:	ldr	w0, [x19, #32]
  413704:	cmp	w0, w20
  413708:	b.gt	4136e8 <printf@plt+0x12178>
  41370c:	mov	w0, #0xa                   	// #10
  413710:	bl	4013a0 <putchar@plt>
  413714:	ldr	w3, [x19, #40]
  413718:	adrp	x2, 43a000 <_Znam@GLIBCXX_3.4>
  41371c:	ldr	w1, [x19, #12]
  413720:	adrp	x0, 421000 <_ZdlPvm@@Base+0x8388>
  413724:	ldr	w2, [x2, #1076]
  413728:	add	x0, x0, #0xa80
  41372c:	add	w2, w3, w2
  413730:	bl	401570 <printf@plt>
  413734:	ldr	w0, [x19, #32]
  413738:	cmp	w0, #0x1
  41373c:	b.le	4137a0 <printf@plt+0x12230>
  413740:	adrp	x22, 421000 <_ZdlPvm@@Base+0x8388>
  413744:	add	x22, x22, #0xa90
  413748:	str	x23, [sp, #48]
  41374c:	adrp	x23, 43a000 <_Znam@GLIBCXX_3.4>
  413750:	add	x23, x23, #0x460
  413754:	mov	x20, #0x0                   	// #0
  413758:	mov	w21, #0x1                   	// #1
  41375c:	nop
  413760:	ldr	x1, [x19, #24]
  413764:	mov	x2, x20
  413768:	add	x20, x20, #0x8
  41376c:	ldr	w3, [x23]
  413770:	mov	x0, x22
  413774:	add	w21, w21, #0x1
  413778:	ldr	x4, [x1, x2]
  41377c:	add	w3, w3, w3, lsl #2
  413780:	ldr	x2, [x1, x20]
  413784:	ldr	w1, [x4, #12]
  413788:	ldr	w2, [x2, #12]
  41378c:	bl	401570 <printf@plt>
  413790:	ldr	w0, [x19, #32]
  413794:	cmp	w0, w21
  413798:	b.gt	413760 <printf@plt+0x121f0>
  41379c:	ldr	x23, [sp, #48]
  4137a0:	adrp	x0, 421000 <_ZdlPvm@@Base+0x8388>
  4137a4:	add	x0, x0, #0xab0
  4137a8:	bl	4012c0 <puts@plt>
  4137ac:	adrp	x0, 43a000 <_Znam@GLIBCXX_3.4>
  4137b0:	ldr	w2, [x19, #12]
  4137b4:	adrp	x1, 43a000 <_Znam@GLIBCXX_3.4>
  4137b8:	ldr	w3, [x19, #32]
  4137bc:	ldr	w5, [x0, #1136]
  4137c0:	adrp	x0, 421000 <_ZdlPvm@@Base+0x8388>
  4137c4:	ldr	w4, [x1, #1072]
  4137c8:	sub	w3, w3, #0x1
  4137cc:	mov	w1, w2
  4137d0:	add	x0, x0, #0xac8
  4137d4:	sub	w4, w5, w4
  4137d8:	bl	401570 <printf@plt>
  4137dc:	ldr	x1, [x19, #24]
  4137e0:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x4388>
  4137e4:	ldr	w2, [x19, #12]
  4137e8:	add	x0, x0, #0xc80
  4137ec:	ldr	x3, [x1]
  4137f0:	mov	w1, w2
  4137f4:	ldr	w3, [x3, #12]
  4137f8:	bl	401570 <printf@plt>
  4137fc:	ldr	w3, [x19, #32]
  413800:	mov	x0, #0xfffffffffffffff8    	// #-8
  413804:	ldr	x4, [x19, #24]
  413808:	add	x0, x0, w3, sxtw #3
  41380c:	ldr	w5, [x19, #12]
  413810:	sub	w3, w3, #0x1
  413814:	mov	w2, w5
  413818:	mov	w1, w5
  41381c:	ldr	x4, [x4, x0]
  413820:	adrp	x0, 421000 <_ZdlPvm@@Base+0x8388>
  413824:	add	x0, x0, #0xae8
  413828:	ldr	w4, [x4, #12]
  41382c:	bl	401570 <printf@plt>
  413830:	mov	w0, #0x0                   	// #0
  413834:	ldp	x19, x20, [sp, #16]
  413838:	ldp	x21, x22, [sp, #32]
  41383c:	ldp	x29, x30, [sp], #64
  413840:	ret
  413844:	nop
  413848:	stp	x29, x30, [sp, #-96]!
  41384c:	mov	x29, sp
  413850:	stp	x19, x20, [sp, #16]
  413854:	mov	x19, x0
  413858:	stp	x21, x22, [sp, #32]
  41385c:	stp	x23, x24, [sp, #48]
  413860:	stp	x25, x26, [sp, #64]
  413864:	mov	w25, w1
  413868:	ldr	w1, [x0, #16]
  41386c:	str	x27, [sp, #80]
  413870:	cmp	w1, #0x0
  413874:	b.le	413c00 <printf@plt+0x12690>
  413878:	ldr	x3, [x0, #24]
  41387c:	mov	x24, #0x0                   	// #0
  413880:	mov	w21, #0x0                   	// #0
  413884:	mov	w22, #0x0                   	// #0
  413888:	ldr	x0, [x3, x24, lsl #3]
  41388c:	lsl	x23, x24, #3
  413890:	ldr	w2, [x0, #16]
  413894:	cmp	w2, #0x0
  413898:	b.le	4138d4 <printf@plt+0x12364>
  41389c:	mov	x20, #0x0                   	// #0
  4138a0:	ldr	x0, [x0, #8]
  4138a4:	mov	w1, w25
  4138a8:	ldr	x0, [x0, x20, lsl #3]
  4138ac:	add	x20, x20, #0x1
  4138b0:	ldr	x2, [x0]
  4138b4:	ldr	x2, [x2, #24]
  4138b8:	blr	x2
  4138bc:	ldr	x3, [x19, #24]
  4138c0:	ldr	x0, [x3, x23]
  4138c4:	ldr	w2, [x0, #16]
  4138c8:	cmp	w2, w20
  4138cc:	b.gt	4138a0 <printf@plt+0x12330>
  4138d0:	ldr	w1, [x19, #16]
  4138d4:	ldr	w0, [x0, #24]
  4138d8:	cmp	w22, w2
  4138dc:	csel	w22, w22, w2, ge  // ge = tcont
  4138e0:	add	x24, x24, #0x1
  4138e4:	cmp	w21, w0
  4138e8:	csel	w21, w21, w0, ge  // ge = tcont
  4138ec:	cmp	w1, w24
  4138f0:	b.gt	413888 <printf@plt+0x12318>
  4138f4:	cmp	w1, #0x0
  4138f8:	sub	w24, w22, #0x1
  4138fc:	b.le	41398c <printf@plt+0x1241c>
  413900:	adrp	x27, 421000 <_ZdlPvm@@Base+0x8388>
  413904:	adrp	x25, 41d000 <_ZdlPvm@@Base+0x4388>
  413908:	add	x27, x27, #0xb18
  41390c:	add	x25, x25, #0x878
  413910:	mov	x26, #0x0                   	// #0
  413914:	nop
  413918:	ldr	w1, [x19, #12]
  41391c:	mov	w2, w26
  413920:	mov	x0, x27
  413924:	lsl	x23, x26, #3
  413928:	mov	x20, #0x0                   	// #0
  41392c:	bl	401570 <printf@plt>
  413930:	ldr	x0, [x19, #24]
  413934:	ldr	x0, [x0, x26, lsl #3]
  413938:	ldr	w1, [x0, #16]
  41393c:	cmp	w1, #0x0
  413940:	b.le	413974 <printf@plt+0x12404>
  413944:	nop
  413948:	ldr	x1, [x0, #8]
  41394c:	mov	x0, x25
  413950:	ldr	x1, [x1, x20, lsl #3]
  413954:	add	x20, x20, #0x1
  413958:	ldr	w1, [x1, #12]
  41395c:	bl	401570 <printf@plt>
  413960:	ldr	x0, [x19, #24]
  413964:	ldr	x0, [x0, x23]
  413968:	ldr	w1, [x0, #16]
  41396c:	cmp	w1, w20
  413970:	b.gt	413948 <printf@plt+0x123d8>
  413974:	mov	w0, #0xa                   	// #10
  413978:	bl	4013a0 <putchar@plt>
  41397c:	ldr	w1, [x19, #16]
  413980:	add	x26, x26, #0x1
  413984:	cmp	w1, w26
  413988:	b.gt	413918 <printf@plt+0x123a8>
  41398c:	adrp	x0, 43a000 <_Znam@GLIBCXX_3.4>
  413990:	adrp	x2, 43a000 <_Znam@GLIBCXX_3.4>
  413994:	sub	w3, w1, #0x1
  413998:	ldr	w1, [x19, #12]
  41399c:	ldr	w4, [x0, #1064]
  4139a0:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x4388>
  4139a4:	ldr	w2, [x2, #1068]
  4139a8:	add	x0, x0, #0xa58
  4139ac:	adrp	x23, 421000 <_ZdlPvm@@Base+0x8388>
  4139b0:	mov	w20, #0x0                   	// #0
  4139b4:	lsl	w4, w4, #1
  4139b8:	add	x23, x23, #0xb28
  4139bc:	madd	w2, w3, w2, w4
  4139c0:	bl	401570 <printf@plt>
  4139c4:	ldr	w0, [x19, #16]
  4139c8:	cmp	w0, #0x0
  4139cc:	b.le	4139f0 <printf@plt+0x12480>
  4139d0:	ldr	w1, [x19, #12]
  4139d4:	mov	w2, w20
  4139d8:	mov	x0, x23
  4139dc:	add	w20, w20, #0x1
  4139e0:	bl	401570 <printf@plt>
  4139e4:	ldr	w0, [x19, #16]
  4139e8:	cmp	w0, w20
  4139ec:	b.gt	4139d0 <printf@plt+0x12460>
  4139f0:	mov	w0, #0xa                   	// #10
  4139f4:	bl	4013a0 <putchar@plt>
  4139f8:	ldr	w1, [x19, #12]
  4139fc:	adrp	x2, 43a000 <_Znam@GLIBCXX_3.4>
  413a00:	adrp	x0, 421000 <_ZdlPvm@@Base+0x8388>
  413a04:	add	x0, x0, #0xa80
  413a08:	ldr	w2, [x2, #1076]
  413a0c:	add	w2, w21, w2
  413a10:	bl	401570 <printf@plt>
  413a14:	ldr	w2, [x19, #16]
  413a18:	cmp	w2, #0x0
  413a1c:	b.le	413aac <printf@plt+0x1253c>
  413a20:	ldr	x1, [x19, #24]
  413a24:	adrp	x27, 43a000 <_Znam@GLIBCXX_3.4>
  413a28:	adrp	x25, 421000 <_ZdlPvm@@Base+0x8388>
  413a2c:	add	x27, x27, #0x460
  413a30:	add	x25, x25, #0xa90
  413a34:	mov	x26, #0x0                   	// #0
  413a38:	ldr	x0, [x1, x26, lsl #3]
  413a3c:	lsl	x23, x26, #3
  413a40:	ldr	w3, [x0, #16]
  413a44:	cmp	w3, #0x1
  413a48:	b.le	413aa0 <printf@plt+0x12530>
  413a4c:	mov	x20, #0x0                   	// #0
  413a50:	mov	w21, #0x1                   	// #1
  413a54:	nop
  413a58:	ldr	x1, [x0, #8]
  413a5c:	mov	x2, x20
  413a60:	add	x20, x20, #0x8
  413a64:	ldr	w3, [x27]
  413a68:	mov	x0, x25
  413a6c:	add	w21, w21, #0x1
  413a70:	ldr	x4, [x1, x2]
  413a74:	add	w3, w3, w3, lsl #2
  413a78:	ldr	x2, [x1, x20]
  413a7c:	ldr	w1, [x4, #12]
  413a80:	ldr	w2, [x2, #12]
  413a84:	bl	401570 <printf@plt>
  413a88:	ldr	x1, [x19, #24]
  413a8c:	ldr	x0, [x1, x23]
  413a90:	ldr	w2, [x0, #16]
  413a94:	cmp	w2, w21
  413a98:	b.gt	413a58 <printf@plt+0x124e8>
  413a9c:	ldr	w2, [x19, #16]
  413aa0:	add	x26, x26, #0x1
  413aa4:	cmp	w2, w26
  413aa8:	b.gt	413a38 <printf@plt+0x124c8>
  413aac:	adrp	x0, 421000 <_ZdlPvm@@Base+0x8388>
  413ab0:	add	x0, x0, #0xab0
  413ab4:	bl	4012c0 <puts@plt>
  413ab8:	adrp	x1, 43a000 <_Znam@GLIBCXX_3.4>
  413abc:	ldr	w2, [x19, #12]
  413ac0:	adrp	x0, 43a000 <_Znam@GLIBCXX_3.4>
  413ac4:	mov	w3, w24
  413ac8:	ldr	w5, [x1, #1136]
  413acc:	mov	w1, w2
  413ad0:	ldr	w4, [x0, #1072]
  413ad4:	adrp	x0, 421000 <_ZdlPvm@@Base+0x8388>
  413ad8:	add	x0, x0, #0xac8
  413adc:	sub	w4, w5, w4
  413ae0:	bl	401570 <printf@plt>
  413ae4:	ldr	w2, [x19, #12]
  413ae8:	adrp	x0, 421000 <_ZdlPvm@@Base+0x8388>
  413aec:	add	x0, x0, #0xb38
  413af0:	mov	w1, w2
  413af4:	bl	401570 <printf@plt>
  413af8:	ldr	w0, [x19, #16]
  413afc:	cmp	w0, #0x0
  413b00:	b.le	413b3c <printf@plt+0x125cc>
  413b04:	adrp	x21, 41d000 <_ZdlPvm@@Base+0x4388>
  413b08:	add	x21, x21, #0xa88
  413b0c:	mov	x20, #0x0                   	// #0
  413b10:	ldr	x1, [x19, #24]
  413b14:	mov	x0, x21
  413b18:	ldr	x1, [x1, x20, lsl #3]
  413b1c:	add	x20, x20, #0x1
  413b20:	ldr	x1, [x1, #8]
  413b24:	ldr	x1, [x1]
  413b28:	ldr	w1, [x1, #12]
  413b2c:	bl	401570 <printf@plt>
  413b30:	ldr	w0, [x19, #16]
  413b34:	cmp	w0, w20
  413b38:	b.gt	413b10 <printf@plt+0x125a0>
  413b3c:	adrp	x21, 421000 <_ZdlPvm@@Base+0x8388>
  413b40:	add	x21, x21, #0xb50
  413b44:	mov	x0, x21
  413b48:	bl	4012c0 <puts@plt>
  413b4c:	ldr	w4, [x19, #12]
  413b50:	mov	w3, w24
  413b54:	adrp	x0, 421000 <_ZdlPvm@@Base+0x8388>
  413b58:	add	x0, x0, #0xb58
  413b5c:	mov	w2, w4
  413b60:	mov	w1, w4
  413b64:	bl	401570 <printf@plt>
  413b68:	ldr	w2, [x19, #16]
  413b6c:	cmp	w2, #0x0
  413b70:	b.le	413bac <printf@plt+0x1263c>
  413b74:	mov	x24, #0xfffffffffffffff8    	// #-8
  413b78:	adrp	x23, 41d000 <_ZdlPvm@@Base+0x4388>
  413b7c:	ldr	x3, [x19, #24]
  413b80:	add	x24, x24, w22, sxtw #3
  413b84:	add	x23, x23, #0xa98
  413b88:	mov	x20, #0x0                   	// #0
  413b8c:	nop
  413b90:	ldr	x0, [x3, x20, lsl #3]
  413b94:	ldr	w1, [x0, #16]
  413b98:	cmp	w1, w22
  413b9c:	b.eq	413bd4 <printf@plt+0x12664>  // b.none
  413ba0:	add	x20, x20, #0x1
  413ba4:	cmp	w2, w20
  413ba8:	b.gt	413b90 <printf@plt+0x12620>
  413bac:	mov	x0, x21
  413bb0:	bl	4012c0 <puts@plt>
  413bb4:	mov	w0, #0x0                   	// #0
  413bb8:	ldp	x19, x20, [sp, #16]
  413bbc:	ldp	x21, x22, [sp, #32]
  413bc0:	ldp	x23, x24, [sp, #48]
  413bc4:	ldp	x25, x26, [sp, #64]
  413bc8:	ldr	x27, [sp, #80]
  413bcc:	ldp	x29, x30, [sp], #96
  413bd0:	ret
  413bd4:	ldr	x1, [x0, #8]
  413bd8:	mov	x0, x23
  413bdc:	add	x20, x20, #0x1
  413be0:	ldr	x1, [x1, x24]
  413be4:	ldr	w1, [x1, #12]
  413be8:	bl	401570 <printf@plt>
  413bec:	ldr	w2, [x19, #16]
  413bf0:	cmp	w2, w20
  413bf4:	b.le	413bac <printf@plt+0x1263c>
  413bf8:	ldr	x3, [x19, #24]
  413bfc:	b	413b90 <printf@plt+0x12620>
  413c00:	mov	w24, #0xffffffff            	// #-1
  413c04:	mov	w21, #0x0                   	// #0
  413c08:	mov	w22, #0x0                   	// #0
  413c0c:	b	41398c <printf@plt+0x1241c>
  413c10:	stp	x29, x30, [sp, #-144]!
  413c14:	adrp	x1, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  413c18:	mov	x29, sp
  413c1c:	stp	x27, x28, [sp, #80]
  413c20:	mov	x28, x0
  413c24:	ldr	w0, [x1, #3488]
  413c28:	cbz	w0, 413c40 <printf@plt+0x126d0>
  413c2c:	cmp	w0, #0x1
  413c30:	b.eq	413f00 <printf@plt+0x12990>  // b.none
  413c34:	ldp	x27, x28, [sp, #80]
  413c38:	ldp	x29, x30, [sp], #144
  413c3c:	ret
  413c40:	adrp	x1, 43a000 <_Znam@GLIBCXX_3.4>
  413c44:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x3388>
  413c48:	add	x0, x0, #0xae0
  413c4c:	str	x0, [sp, #136]
  413c50:	ldr	w1, [x1, #1064]
  413c54:	bl	401570 <printf@plt>
  413c58:	ldr	w0, [x28, #16]
  413c5c:	cmp	w0, #0x0
  413c60:	b.le	413e2c <printf@plt+0x128bc>
  413c64:	adrp	x1, 41d000 <_ZdlPvm@@Base+0x4388>
  413c68:	adrp	x0, 420000 <_ZdlPvm@@Base+0x7388>
  413c6c:	add	x1, x1, #0x688
  413c70:	add	x0, x0, #0x1e0
  413c74:	adrp	x27, 421000 <_ZdlPvm@@Base+0x8388>
  413c78:	add	x27, x27, #0xbd0
  413c7c:	stp	x23, x24, [sp, #48]
  413c80:	adrp	x23, 420000 <_ZdlPvm@@Base+0x7388>
  413c84:	add	x23, x23, #0x108
  413c88:	mov	x24, #0x0                   	// #0
  413c8c:	stp	x19, x20, [sp, #16]
  413c90:	stp	x21, x22, [sp, #32]
  413c94:	stp	x25, x26, [sp, #64]
  413c98:	stp	x1, x0, [sp, #104]
  413c9c:	adrp	x1, 421000 <_ZdlPvm@@Base+0x8388>
  413ca0:	adrp	x0, 421000 <_ZdlPvm@@Base+0x8388>
  413ca4:	add	x1, x1, #0xb80
  413ca8:	add	x0, x0, #0xb98
  413cac:	stp	x1, x0, [sp, #120]
  413cb0:	ldr	w1, [x28, #12]
  413cb4:	ldr	x0, [sp, #104]
  413cb8:	adrp	x2, 421000 <_ZdlPvm@@Base+0x8388>
  413cbc:	add	x26, x2, #0xbb0
  413cc0:	mov	w22, w24
  413cc4:	lsl	x20, x24, #3
  413cc8:	mov	x19, #0x0                   	// #0
  413ccc:	bl	401570 <printf@plt>
  413cd0:	adrp	x25, 421000 <_ZdlPvm@@Base+0x8388>
  413cd4:	ldr	x0, [x28, #24]
  413cd8:	ldr	x1, [x0, x24, lsl #3]
  413cdc:	ldr	w0, [x1, #16]
  413ce0:	cmp	w0, #0x0
  413ce4:	b.le	413db4 <printf@plt+0x12844>
  413ce8:	ldr	w0, [x1, #20]
  413cec:	lsl	x21, x19, #3
  413cf0:	cmp	w0, #0x1
  413cf4:	b.eq	413e60 <printf@plt+0x128f0>  // b.none
  413cf8:	cmp	w0, #0x2
  413cfc:	b.eq	413ec8 <printf@plt+0x12958>  // b.none
  413d00:	cbz	w0, 413d18 <printf@plt+0x127a8>
  413d04:	add	x1, x25, #0xbf0
  413d08:	mov	w0, #0xd0                  	// #208
  413d0c:	bl	415a20 <printf@plt+0x144b0>
  413d10:	ldr	x0, [x28, #24]
  413d14:	ldr	x1, [x0, x20]
  413d18:	ldr	x0, [x1, #8]
  413d1c:	ldr	x0, [x0, x21]
  413d20:	ldr	x1, [x0]
  413d24:	ldr	x1, [x1, #48]
  413d28:	blr	x1
  413d2c:	ldr	x1, [x28, #24]
  413d30:	mov	x0, x23
  413d34:	ldr	x1, [x1, x20]
  413d38:	ldr	x1, [x1, #8]
  413d3c:	ldr	x1, [x1, x21]
  413d40:	ldr	w1, [x1, #12]
  413d44:	bl	401570 <printf@plt>
  413d48:	ldr	x0, [x28, #24]
  413d4c:	ldr	x1, [x0, x20]
  413d50:	ldr	w0, [x1, #20]
  413d54:	cmp	w0, #0x1
  413d58:	b.eq	413eb4 <printf@plt+0x12944>  // b.none
  413d5c:	cmp	w0, #0x2
  413d60:	b.eq	413e88 <printf@plt+0x12918>  // b.none
  413d64:	cbz	w0, 413d7c <printf@plt+0x1280c>
  413d68:	add	x1, x25, #0xbf0
  413d6c:	mov	w0, #0xe0                  	// #224
  413d70:	bl	415a20 <printf@plt+0x144b0>
  413d74:	ldr	x0, [x28, #24]
  413d78:	ldr	x1, [x0, x20]
  413d7c:	ldr	w0, [x1, #16]
  413d80:	sub	w2, w0, #0x1
  413d84:	cmp	w2, w19
  413d88:	b.eq	413e44 <printf@plt+0x128d4>  // b.none
  413d8c:	ldr	w1, [x28, #12]
  413d90:	adrp	x0, 421000 <_ZdlPvm@@Base+0x8388>
  413d94:	add	x0, x0, #0xc50
  413d98:	add	x19, x19, #0x1
  413d9c:	bl	401570 <printf@plt>
  413da0:	ldr	x0, [x28, #24]
  413da4:	ldr	x1, [x0, x20]
  413da8:	ldr	w0, [x1, #16]
  413dac:	cmp	w0, w19
  413db0:	b.gt	413ce8 <printf@plt+0x12778>
  413db4:	ldr	w1, [x28, #12]
  413db8:	ldr	x0, [sp, #112]
  413dbc:	bl	401570 <printf@plt>
  413dc0:	ldr	x1, [x28, #24]
  413dc4:	ldr	w2, [x28, #12]
  413dc8:	ldr	x0, [sp, #120]
  413dcc:	ldr	x1, [x1, x20]
  413dd0:	ldr	w1, [x1, #16]
  413dd4:	sub	w1, w1, #0x1
  413dd8:	bl	401570 <printf@plt>
  413ddc:	ldr	w1, [x28, #12]
  413de0:	mov	w2, w22
  413de4:	ldr	x0, [sp, #128]
  413de8:	bl	401570 <printf@plt>
  413dec:	ldr	w0, [x28, #16]
  413df0:	sub	w1, w0, #0x1
  413df4:	cmp	w1, w24
  413df8:	b.eq	413ef0 <printf@plt+0x12980>  // b.none
  413dfc:	adrp	x1, 43a000 <_Znam@GLIBCXX_3.4>
  413e00:	add	x24, x24, #0x1
  413e04:	ldr	x0, [sp, #136]
  413e08:	ldr	w1, [x1, #1068]
  413e0c:	bl	401570 <printf@plt>
  413e10:	ldr	w0, [x28, #16]
  413e14:	cmp	w0, w24
  413e18:	b.gt	413cb0 <printf@plt+0x12740>
  413e1c:	ldp	x19, x20, [sp, #16]
  413e20:	ldp	x21, x22, [sp, #32]
  413e24:	ldp	x23, x24, [sp, #48]
  413e28:	ldp	x25, x26, [sp, #64]
  413e2c:	adrp	x0, 43a000 <_Znam@GLIBCXX_3.4>
  413e30:	ldp	x27, x28, [sp, #80]
  413e34:	ldr	w1, [x0, #1064]
  413e38:	ldr	x0, [sp, #136]
  413e3c:	ldp	x29, x30, [sp], #144
  413e40:	b	401570 <printf@plt>
  413e44:	add	x19, x19, #0x1
  413e48:	cmp	w0, w19
  413e4c:	b.le	413db4 <printf@plt+0x12844>
  413e50:	ldr	w0, [x1, #20]
  413e54:	lsl	x21, x19, #3
  413e58:	cmp	w0, #0x1
  413e5c:	b.ne	413cf8 <printf@plt+0x12788>  // b.any
  413e60:	ldr	x3, [x1, #8]
  413e64:	mov	w2, w22
  413e68:	ldr	w1, [x28, #12]
  413e6c:	mov	x0, x27
  413e70:	ldr	x3, [x3, x19, lsl #3]
  413e74:	ldr	w3, [x3, #12]
  413e78:	bl	401570 <printf@plt>
  413e7c:	ldr	x0, [x28, #24]
  413e80:	ldr	x1, [x0, x20]
  413e84:	b	413d18 <printf@plt+0x127a8>
  413e88:	ldr	w2, [x28, #12]
  413e8c:	adrp	x0, 421000 <_ZdlPvm@@Base+0x8388>
  413e90:	ldr	x1, [x1, #8]
  413e94:	add	x0, x0, #0xc10
  413e98:	ldr	x1, [x1, x21]
  413e9c:	mov	w3, w22
  413ea0:	ldr	w1, [x1, #12]
  413ea4:	bl	401570 <printf@plt>
  413ea8:	ldr	x0, [x28, #24]
  413eac:	ldr	x1, [x0, x20]
  413eb0:	b	413d7c <printf@plt+0x1280c>
  413eb4:	adrp	x0, 421000 <_ZdlPvm@@Base+0x8388>
  413eb8:	ldr	w2, [x28, #12]
  413ebc:	add	x0, x0, #0xc30
  413ec0:	ldr	x1, [x1, #8]
  413ec4:	b	413e98 <printf@plt+0x12928>
  413ec8:	ldr	x3, [x1, #8]
  413ecc:	mov	w2, w22
  413ed0:	ldr	w1, [x28, #12]
  413ed4:	mov	x0, x26
  413ed8:	ldr	x3, [x3, x21]
  413edc:	ldr	w3, [x3, #12]
  413ee0:	bl	401570 <printf@plt>
  413ee4:	ldr	x0, [x28, #24]
  413ee8:	ldr	x1, [x0, x20]
  413eec:	b	413d18 <printf@plt+0x127a8>
  413ef0:	add	x24, x24, #0x1
  413ef4:	cmp	w0, w24
  413ef8:	b.gt	413cb0 <printf@plt+0x12740>
  413efc:	b	413e1c <printf@plt+0x128ac>
  413f00:	ldr	x1, [x28, #24]
  413f04:	stp	x25, x26, [sp, #64]
  413f08:	adrp	x0, 421000 <_ZdlPvm@@Base+0x8388>
  413f0c:	add	x0, x0, #0xc60
  413f10:	ldr	x1, [x1]
  413f14:	ldr	w26, [x1, #16]
  413f18:	bl	401570 <printf@plt>
  413f1c:	cmp	w26, #0x0
  413f20:	b.le	414024 <printf@plt+0x12ab4>
  413f24:	sub	w26, w26, #0x1
  413f28:	adrp	x0, 421000 <_ZdlPvm@@Base+0x8388>
  413f2c:	add	x26, x26, #0x1
  413f30:	add	x0, x0, #0xc80
  413f34:	adrp	x27, 421000 <_ZdlPvm@@Base+0x8388>
  413f38:	adrp	x25, 421000 <_ZdlPvm@@Base+0x8388>
  413f3c:	add	x27, x27, #0xca8
  413f40:	add	x25, x25, #0xbf0
  413f44:	stp	x23, x24, [sp, #48]
  413f48:	adrp	x23, 421000 <_ZdlPvm@@Base+0x8388>
  413f4c:	add	x23, x23, #0xc88
  413f50:	stp	x19, x20, [sp, #16]
  413f54:	stp	x21, x22, [sp, #32]
  413f58:	mov	x21, #0x0                   	// #0
  413f5c:	str	x0, [sp, #112]
  413f60:	lsl	x0, x26, #3
  413f64:	str	x0, [sp, #104]
  413f68:	ldr	x0, [sp, #112]
  413f6c:	bl	401570 <printf@plt>
  413f70:	ldr	w0, [x28, #16]
  413f74:	cmp	w0, #0x0
  413f78:	b.le	414000 <printf@plt+0x12a90>
  413f7c:	adrp	x22, 421000 <_ZdlPvm@@Base+0x8388>
  413f80:	adrp	x24, 421000 <_ZdlPvm@@Base+0x8388>
  413f84:	add	x22, x22, #0xca0
  413f88:	add	x24, x24, #0xe88
  413f8c:	mov	x26, #0x0                   	// #0
  413f90:	b	413fd8 <printf@plt+0x12a68>
  413f94:	ldr	x20, [x24, w0, uxtw #3]
  413f98:	mov	x1, x20
  413f9c:	mov	x0, x23
  413fa0:	bl	401570 <printf@plt>
  413fa4:	ldr	x0, [x28, #24]
  413fa8:	add	x26, x26, #0x1
  413fac:	ldr	x0, [x0, x19]
  413fb0:	ldr	x0, [x0, #8]
  413fb4:	ldr	x0, [x0, x21]
  413fb8:	ldr	x1, [x0]
  413fbc:	ldr	x1, [x1, #48]
  413fc0:	blr	x1
  413fc4:	mov	x0, x22
  413fc8:	bl	401570 <printf@plt>
  413fcc:	ldr	w0, [x28, #16]
  413fd0:	cmp	w0, w26
  413fd4:	b.le	414000 <printf@plt+0x12a90>
  413fd8:	ldr	x0, [x28, #24]
  413fdc:	lsl	x19, x26, #3
  413fe0:	ldr	x0, [x0, x26, lsl #3]
  413fe4:	ldr	w0, [x0, #20]
  413fe8:	cmp	w0, #0x2
  413fec:	b.ls	413f94 <printf@plt+0x12a24>  // b.plast
  413ff0:	mov	x1, x25
  413ff4:	mov	w0, #0xff                  	// #255
  413ff8:	bl	415a20 <printf@plt+0x144b0>
  413ffc:	b	413f98 <printf@plt+0x12a28>
  414000:	mov	x0, x27
  414004:	bl	401570 <printf@plt>
  414008:	ldr	x0, [sp, #104]
  41400c:	add	x21, x21, #0x8
  414010:	cmp	x0, x21
  414014:	b.ne	413f68 <printf@plt+0x129f8>  // b.any
  414018:	ldp	x19, x20, [sp, #16]
  41401c:	ldp	x21, x22, [sp, #32]
  414020:	ldp	x23, x24, [sp, #48]
  414024:	adrp	x0, 421000 <_ZdlPvm@@Base+0x8388>
  414028:	ldp	x25, x26, [sp, #64]
  41402c:	add	x0, x0, #0xc70
  414030:	ldp	x27, x28, [sp, #80]
  414034:	ldp	x29, x30, [sp], #144
  414038:	b	401570 <printf@plt>
  41403c:	nop
  414040:	add	x0, x0, #0x10
  414044:	b	4081c8 <printf@plt+0x6c58>
  414048:	stp	x29, x30, [sp, #-48]!
  41404c:	mov	x29, sp
  414050:	stp	x19, x20, [sp, #16]
  414054:	mov	x20, x0
  414058:	ldr	w0, [x0, #16]
  41405c:	cmp	w0, #0x0
  414060:	b.le	414094 <printf@plt+0x12b24>
  414064:	str	x21, [sp, #32]
  414068:	mov	w21, w1
  41406c:	mov	x19, #0x0                   	// #0
  414070:	ldr	x0, [x20, #24]
  414074:	mov	w1, w21
  414078:	ldr	x0, [x0, x19, lsl #3]
  41407c:	add	x19, x19, #0x1
  414080:	bl	4081c8 <printf@plt+0x6c58>
  414084:	ldr	w0, [x20, #16]
  414088:	cmp	w0, w19
  41408c:	b.gt	414070 <printf@plt+0x12b00>
  414090:	ldr	x21, [sp, #32]
  414094:	ldp	x19, x20, [sp, #16]
  414098:	ldp	x29, x30, [sp], #48
  41409c:	ret
  4140a0:	stp	x29, x30, [sp, #-48]!
  4140a4:	adrp	x1, 421000 <_ZdlPvm@@Base+0x8388>
  4140a8:	add	x1, x1, #0xe08
  4140ac:	mov	x29, sp
  4140b0:	ldr	w2, [x0, #16]
  4140b4:	str	x21, [sp, #32]
  4140b8:	mov	x21, x0
  4140bc:	str	x1, [x0]
  4140c0:	cmp	w2, #0x0
  4140c4:	ldr	x1, [x0, #24]
  4140c8:	b.le	41410c <printf@plt+0x12b9c>
  4140cc:	stp	x19, x20, [sp, #16]
  4140d0:	mov	x19, #0x0                   	// #0
  4140d4:	nop
  4140d8:	ldr	x20, [x1, x19, lsl #3]
  4140dc:	mov	x0, x20
  4140e0:	cbz	x20, 414128 <printf@plt+0x12bb8>
  4140e4:	bl	408130 <printf@plt+0x6bc0>
  4140e8:	add	x19, x19, #0x1
  4140ec:	mov	x1, #0x20                  	// #32
  4140f0:	mov	x0, x20
  4140f4:	bl	418c78 <_ZdlPvm@@Base>
  4140f8:	ldr	w2, [x21, #16]
  4140fc:	ldr	x1, [x21, #24]
  414100:	cmp	w2, w19
  414104:	b.gt	4140d8 <printf@plt+0x12b68>
  414108:	ldp	x19, x20, [sp, #16]
  41410c:	cbz	x1, 414118 <printf@plt+0x12ba8>
  414110:	mov	x0, x1
  414114:	bl	401440 <_ZdaPv@plt>
  414118:	mov	x0, x21
  41411c:	ldr	x21, [sp, #32]
  414120:	ldp	x29, x30, [sp], #48
  414124:	b	407c90 <printf@plt+0x6720>
  414128:	add	x19, x19, #0x1
  41412c:	cmp	w2, w19
  414130:	b.gt	4140d8 <printf@plt+0x12b68>
  414134:	ldp	x19, x20, [sp, #16]
  414138:	b	41410c <printf@plt+0x12b9c>
  41413c:	nop
  414140:	stp	x29, x30, [sp, #-80]!
  414144:	adrp	x1, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  414148:	mov	x29, sp
  41414c:	stp	x19, x20, [sp, #16]
  414150:	mov	x19, x0
  414154:	ldr	w0, [x1, #3488]
  414158:	cbz	w0, 41420c <printf@plt+0x12c9c>
  41415c:	cmp	w0, #0x1
  414160:	b.eq	414170 <printf@plt+0x12c00>  // b.none
  414164:	ldp	x19, x20, [sp, #16]
  414168:	ldp	x29, x30, [sp], #80
  41416c:	ret
  414170:	ldr	w1, [x19, #36]
  414174:	cmp	w1, #0x2
  414178:	b.hi	4143d0 <printf@plt+0x12e60>  // b.pmore
  41417c:	adrp	x0, 421000 <_ZdlPvm@@Base+0x8388>
  414180:	add	x0, x0, #0xe88
  414184:	ldr	x20, [x0, w1, uxtw #3]
  414188:	mov	x1, x20
  41418c:	adrp	x0, 421000 <_ZdlPvm@@Base+0x8388>
  414190:	add	x0, x0, #0xcb0
  414194:	bl	401570 <printf@plt>
  414198:	ldr	w0, [x19, #32]
  41419c:	cmp	w0, #0x0
  4141a0:	b.le	4141f8 <printf@plt+0x12c88>
  4141a4:	stp	x21, x22, [sp, #32]
  4141a8:	adrp	x22, 421000 <_ZdlPvm@@Base+0x8388>
  4141ac:	adrp	x21, 421000 <_ZdlPvm@@Base+0x8388>
  4141b0:	add	x22, x22, #0xcd0
  4141b4:	add	x21, x21, #0xce0
  4141b8:	mov	x20, #0x0                   	// #0
  4141bc:	nop
  4141c0:	mov	x0, x22
  4141c4:	bl	401570 <printf@plt>
  4141c8:	ldr	x0, [x19, #24]
  4141cc:	ldr	x0, [x0, x20, lsl #3]
  4141d0:	add	x20, x20, #0x1
  4141d4:	ldr	x1, [x0]
  4141d8:	ldr	x1, [x1, #48]
  4141dc:	blr	x1
  4141e0:	mov	x0, x21
  4141e4:	bl	401570 <printf@plt>
  4141e8:	ldr	w0, [x19, #32]
  4141ec:	cmp	w0, w20
  4141f0:	b.gt	4141c0 <printf@plt+0x12c50>
  4141f4:	ldp	x21, x22, [sp, #32]
  4141f8:	adrp	x0, 421000 <_ZdlPvm@@Base+0x8388>
  4141fc:	ldp	x19, x20, [sp, #16]
  414200:	add	x0, x0, #0xc70
  414204:	ldp	x29, x30, [sp], #80
  414208:	b	401570 <printf@plt>
  41420c:	ldr	w1, [x19, #12]
  414210:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x4388>
  414214:	add	x0, x0, #0x688
  414218:	stp	x21, x22, [sp, #32]
  41421c:	mov	x20, #0x0                   	// #0
  414220:	adrp	x22, 420000 <_ZdlPvm@@Base+0x7388>
  414224:	add	x22, x22, #0x108
  414228:	bl	401570 <printf@plt>
  41422c:	ldr	w0, [x19, #32]
  414230:	cmp	w0, #0x0
  414234:	b.le	414300 <printf@plt+0x12d90>
  414238:	stp	x23, x24, [sp, #48]
  41423c:	adrp	x24, 41f000 <_ZdlPvm@@Base+0x6388>
  414240:	adrp	x23, 41d000 <_ZdlPvm@@Base+0x4388>
  414244:	add	x24, x24, #0x698
  414248:	add	x23, x23, #0xd28
  41424c:	str	x25, [sp, #64]
  414250:	adrp	x25, 421000 <_ZdlPvm@@Base+0x8388>
  414254:	ldr	w0, [x19, #36]
  414258:	lsl	x21, x20, #3
  41425c:	cmp	w0, #0x1
  414260:	b.eq	414360 <printf@plt+0x12df0>  // b.none
  414264:	cmp	w0, #0x2
  414268:	b.eq	4143b4 <printf@plt+0x12e44>  // b.none
  41426c:	cbz	w0, 41427c <printf@plt+0x12d0c>
  414270:	add	x1, x25, #0xbf0
  414274:	mov	w0, #0x4a                  	// #74
  414278:	bl	415a20 <printf@plt+0x144b0>
  41427c:	ldr	x0, [x19, #24]
  414280:	ldr	x0, [x0, x21]
  414284:	ldr	x1, [x0]
  414288:	ldr	x1, [x1, #48]
  41428c:	blr	x1
  414290:	ldr	x1, [x19, #24]
  414294:	mov	x0, x22
  414298:	ldr	x1, [x1, x21]
  41429c:	ldr	w1, [x1, #12]
  4142a0:	bl	401570 <printf@plt>
  4142a4:	ldr	w0, [x19, #36]
  4142a8:	cmp	w0, #0x1
  4142ac:	b.eq	414398 <printf@plt+0x12e28>  // b.none
  4142b0:	cmp	w0, #0x2
  4142b4:	b.eq	41437c <printf@plt+0x12e0c>  // b.none
  4142b8:	cbz	w0, 4142c8 <printf@plt+0x12d58>
  4142bc:	add	x1, x25, #0xbf0
  4142c0:	mov	w0, #0x5a                  	// #90
  4142c4:	bl	415a20 <printf@plt+0x144b0>
  4142c8:	ldr	w0, [x19, #32]
  4142cc:	sub	w1, w0, #0x1
  4142d0:	cmp	w1, w20
  4142d4:	b.eq	414344 <printf@plt+0x12dd4>  // b.none
  4142d8:	ldr	w1, [x19, #12]
  4142dc:	adrp	x0, 421000 <_ZdlPvm@@Base+0x8388>
  4142e0:	add	x0, x0, #0xc50
  4142e4:	add	x20, x20, #0x1
  4142e8:	bl	401570 <printf@plt>
  4142ec:	ldr	w0, [x19, #32]
  4142f0:	cmp	w0, w20
  4142f4:	b.gt	414254 <printf@plt+0x12ce4>
  4142f8:	ldp	x23, x24, [sp, #48]
  4142fc:	ldr	x25, [sp, #64]
  414300:	adrp	x0, 420000 <_ZdlPvm@@Base+0x7388>
  414304:	ldr	w1, [x19, #12]
  414308:	add	x0, x0, #0x1e0
  41430c:	bl	401570 <printf@plt>
  414310:	ldr	w2, [x19, #12]
  414314:	adrp	x0, 421000 <_ZdlPvm@@Base+0x8388>
  414318:	ldr	w1, [x19, #32]
  41431c:	add	x0, x0, #0xb80
  414320:	sub	w1, w1, #0x1
  414324:	bl	401570 <printf@plt>
  414328:	ldr	w1, [x19, #12]
  41432c:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x4388>
  414330:	ldp	x19, x20, [sp, #16]
  414334:	add	x0, x0, #0x738
  414338:	ldp	x21, x22, [sp, #32]
  41433c:	ldp	x29, x30, [sp], #80
  414340:	b	401570 <printf@plt>
  414344:	add	x20, x20, #0x1
  414348:	cmp	w0, w20
  41434c:	b.le	4142f8 <printf@plt+0x12d88>
  414350:	ldr	w0, [x19, #36]
  414354:	lsl	x21, x20, #3
  414358:	cmp	w0, #0x1
  41435c:	b.ne	414264 <printf@plt+0x12cf4>  // b.any
  414360:	ldr	x2, [x19, #24]
  414364:	mov	x0, x24
  414368:	ldr	w1, [x19, #12]
  41436c:	ldr	x2, [x2, x20, lsl #3]
  414370:	ldr	w2, [x2, #12]
  414374:	bl	401570 <printf@plt>
  414378:	b	41427c <printf@plt+0x12d0c>
  41437c:	ldr	x1, [x19, #24]
  414380:	mov	x0, x23
  414384:	ldr	w2, [x19, #12]
  414388:	ldr	x1, [x1, x21]
  41438c:	ldr	w1, [x1, #12]
  414390:	bl	401570 <printf@plt>
  414394:	b	4142c8 <printf@plt+0x12d58>
  414398:	ldr	x1, [x19, #24]
  41439c:	mov	x0, x24
  4143a0:	ldr	w2, [x19, #12]
  4143a4:	ldr	x1, [x1, x21]
  4143a8:	ldr	w1, [x1, #12]
  4143ac:	bl	401570 <printf@plt>
  4143b0:	b	4142c8 <printf@plt+0x12d58>
  4143b4:	ldr	x2, [x19, #24]
  4143b8:	mov	x0, x23
  4143bc:	ldr	w1, [x19, #12]
  4143c0:	ldr	x2, [x2, x21]
  4143c4:	ldr	w2, [x2, #12]
  4143c8:	bl	401570 <printf@plt>
  4143cc:	b	41427c <printf@plt+0x12d0c>
  4143d0:	adrp	x1, 421000 <_ZdlPvm@@Base+0x8388>
  4143d4:	mov	w0, #0x70                  	// #112
  4143d8:	add	x1, x1, #0xbf0
  4143dc:	bl	415a20 <printf@plt+0x144b0>
  4143e0:	b	414188 <printf@plt+0x12c18>
  4143e4:	nop
  4143e8:	stp	x29, x30, [sp, #-48]!
  4143ec:	adrp	x1, 421000 <_ZdlPvm@@Base+0x8388>
  4143f0:	add	x1, x1, #0xe08
  4143f4:	mov	x29, sp
  4143f8:	stp	x19, x20, [sp, #16]
  4143fc:	mov	x19, x0
  414400:	str	x1, [x0]
  414404:	ldr	w1, [x0, #16]
  414408:	ldr	x2, [x0, #24]
  41440c:	cmp	w1, #0x0
  414410:	b.le	414454 <printf@plt+0x12ee4>
  414414:	mov	x20, #0x0                   	// #0
  414418:	str	x21, [sp, #32]
  41441c:	nop
  414420:	ldr	x21, [x2, x20, lsl #3]
  414424:	mov	x0, x21
  414428:	cbz	x21, 41447c <printf@plt+0x12f0c>
  41442c:	bl	408130 <printf@plt+0x6bc0>
  414430:	add	x20, x20, #0x1
  414434:	mov	x1, #0x20                  	// #32
  414438:	mov	x0, x21
  41443c:	bl	418c78 <_ZdlPvm@@Base>
  414440:	ldr	w1, [x19, #16]
  414444:	ldr	x2, [x19, #24]
  414448:	cmp	w1, w20
  41444c:	b.gt	414420 <printf@plt+0x12eb0>
  414450:	ldr	x21, [sp, #32]
  414454:	cbz	x2, 414460 <printf@plt+0x12ef0>
  414458:	mov	x0, x2
  41445c:	bl	401440 <_ZdaPv@plt>
  414460:	mov	x0, x19
  414464:	bl	407c90 <printf@plt+0x6720>
  414468:	mov	x0, x19
  41446c:	mov	x1, #0x20                  	// #32
  414470:	ldp	x19, x20, [sp, #16]
  414474:	ldp	x29, x30, [sp], #48
  414478:	b	418c78 <_ZdlPvm@@Base>
  41447c:	add	x20, x20, #0x1
  414480:	cmp	w1, w20
  414484:	b.gt	414420 <printf@plt+0x12eb0>
  414488:	ldr	x21, [sp, #32]
  41448c:	b	414454 <printf@plt+0x12ee4>
  414490:	stp	x29, x30, [sp, #-32]!
  414494:	mov	x29, sp
  414498:	stp	x19, x20, [sp, #16]
  41449c:	add	x19, x0, #0x10
  4144a0:	ldr	w1, [x19, #20]
  4144a4:	cmp	w1, #0x2
  4144a8:	b.hi	41450c <printf@plt+0x12f9c>  // b.pmore
  4144ac:	adrp	x0, 421000 <_ZdlPvm@@Base+0x8388>
  4144b0:	add	x0, x0, #0xe88
  4144b4:	add	x0, x0, #0x18
  4144b8:	ldrb	w2, [x0, w1, uxtw]
  4144bc:	adrp	x20, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4144c0:	ldr	w4, [x19, #24]
  4144c4:	adrp	x3, 41b000 <_ZdlPvm@@Base+0x2388>
  4144c8:	add	x3, x3, #0x990
  4144cc:	ldr	x0, [x20, #3472]
  4144d0:	adrp	x1, 421000 <_ZdlPvm@@Base+0x8388>
  4144d4:	add	x1, x1, #0xcf0
  4144d8:	bl	4012e0 <fprintf@plt>
  4144dc:	mov	x0, x19
  4144e0:	adrp	x1, 421000 <_ZdlPvm@@Base+0x8388>
  4144e4:	add	x1, x1, #0xd00
  4144e8:	bl	408398 <printf@plt+0x6e28>
  4144ec:	ldr	x3, [x20, #3472]
  4144f0:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x2388>
  4144f4:	ldp	x19, x20, [sp, #16]
  4144f8:	add	x0, x0, #0x20
  4144fc:	ldp	x29, x30, [sp], #32
  414500:	mov	x2, #0x2                   	// #2
  414504:	mov	x1, #0x1                   	// #1
  414508:	b	4014f0 <fwrite@plt>
  41450c:	adrp	x1, 421000 <_ZdlPvm@@Base+0x8388>
  414510:	mov	w0, #0x155                 	// #341
  414514:	add	x1, x1, #0xbf0
  414518:	bl	415a20 <printf@plt+0x144b0>
  41451c:	mov	w2, #0x0                   	// #0
  414520:	b	4144bc <printf@plt+0x12f4c>
  414524:	nop
  414528:	stp	x29, x30, [sp, #-112]!
  41452c:	adrp	x1, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  414530:	mov	x2, #0x9                   	// #9
  414534:	mov	x29, sp
  414538:	ldr	x3, [x1, #3472]
  41453c:	stp	x27, x28, [sp, #80]
  414540:	mov	x28, x0
  414544:	mov	x1, #0x1                   	// #1
  414548:	adrp	x0, 421000 <_ZdlPvm@@Base+0x8388>
  41454c:	add	x0, x0, #0xd08
  414550:	stp	x19, x20, [sp, #16]
  414554:	stp	x21, x22, [sp, #32]
  414558:	stp	x23, x24, [sp, #48]
  41455c:	stp	x25, x26, [sp, #64]
  414560:	bl	4014f0 <fwrite@plt>
  414564:	ldr	x0, [x28, #24]
  414568:	ldr	x19, [x0]
  41456c:	ldr	w1, [x19, #20]
  414570:	cmp	w1, #0x2
  414574:	b.hi	414710 <printf@plt+0x131a0>  // b.pmore
  414578:	adrp	x0, 421000 <_ZdlPvm@@Base+0x8388>
  41457c:	add	x0, x0, #0xe88
  414580:	add	x0, x0, #0x18
  414584:	ldrb	w2, [x0, w1, uxtw]
  414588:	adrp	x0, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  41458c:	ldr	w4, [x19, #24]
  414590:	adrp	x23, 41b000 <_ZdlPvm@@Base+0x2388>
  414594:	add	x23, x23, #0xa30
  414598:	ldr	x0, [x0, #3472]
  41459c:	mov	x3, x23
  4145a0:	adrp	x22, 421000 <_ZdlPvm@@Base+0x8388>
  4145a4:	add	x22, x22, #0xcf0
  4145a8:	mov	x1, x22
  4145ac:	adrp	x25, 421000 <_ZdlPvm@@Base+0x8388>
  4145b0:	bl	4012e0 <fprintf@plt>
  4145b4:	add	x25, x25, #0xd00
  4145b8:	mov	x0, x19
  4145bc:	mov	x1, x25
  4145c0:	bl	408398 <printf@plt+0x6e28>
  4145c4:	adrp	x24, 41b000 <_ZdlPvm@@Base+0x2388>
  4145c8:	adrp	x0, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4145cc:	add	x24, x24, #0x20
  4145d0:	mov	x2, #0x2                   	// #2
  4145d4:	mov	x1, #0x1                   	// #1
  4145d8:	ldr	x3, [x0, #3472]
  4145dc:	mov	x0, x24
  4145e0:	bl	4014f0 <fwrite@plt>
  4145e4:	ldr	w0, [x28, #16]
  4145e8:	cmp	w0, #0x1
  4145ec:	b.le	414684 <printf@plt+0x13114>
  4145f0:	adrp	x26, 421000 <_ZdlPvm@@Base+0x8388>
  4145f4:	add	x26, x26, #0xe88
  4145f8:	adrp	x19, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4145fc:	add	x26, x26, #0x18
  414600:	add	x19, x19, #0xd90
  414604:	adrp	x27, 421000 <_ZdlPvm@@Base+0x8388>
  414608:	mov	x20, #0x8                   	// #8
  41460c:	add	x0, x27, #0xbf0
  414610:	mov	w21, #0x1                   	// #1
  414614:	str	x0, [sp, #104]
  414618:	ldr	x1, [x19]
  41461c:	mov	w0, #0x20                  	// #32
  414620:	bl	4013f0 <fputc@plt>
  414624:	ldr	x0, [x28, #24]
  414628:	mov	x3, x23
  41462c:	mov	x1, x22
  414630:	ldr	x27, [x0, x20]
  414634:	ldr	w2, [x27, #20]
  414638:	cmp	w2, #0x2
  41463c:	b.hi	4146b4 <printf@plt+0x13144>  // b.pmore
  414640:	ldrb	w2, [x26, w2, uxtw]
  414644:	add	w21, w21, #0x1
  414648:	ldr	w4, [x27, #24]
  41464c:	add	x20, x20, #0x8
  414650:	ldr	x0, [x19]
  414654:	bl	4012e0 <fprintf@plt>
  414658:	mov	x1, x25
  41465c:	mov	x0, x27
  414660:	bl	408398 <printf@plt+0x6e28>
  414664:	ldr	x3, [x19]
  414668:	mov	x0, x24
  41466c:	mov	x2, #0x2                   	// #2
  414670:	mov	x1, #0x1                   	// #1
  414674:	bl	4014f0 <fwrite@plt>
  414678:	ldr	w0, [x28, #16]
  41467c:	cmp	w21, w0
  414680:	b.lt	414618 <printf@plt+0x130a8>  // b.tstop
  414684:	adrp	x0, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  414688:	mov	x2, #0x2                   	// #2
  41468c:	ldp	x19, x20, [sp, #16]
  414690:	mov	x1, #0x1                   	// #1
  414694:	ldr	x3, [x0, #3472]
  414698:	mov	x0, x24
  41469c:	ldp	x21, x22, [sp, #32]
  4146a0:	ldp	x23, x24, [sp, #48]
  4146a4:	ldp	x25, x26, [sp, #64]
  4146a8:	ldp	x27, x28, [sp, #80]
  4146ac:	ldp	x29, x30, [sp], #112
  4146b0:	b	4014f0 <fwrite@plt>
  4146b4:	ldr	x1, [sp, #104]
  4146b8:	mov	w0, #0x155                 	// #341
  4146bc:	add	w21, w21, #0x1
  4146c0:	add	x20, x20, #0x8
  4146c4:	bl	415a20 <printf@plt+0x144b0>
  4146c8:	ldr	w4, [x27, #24]
  4146cc:	mov	x3, x23
  4146d0:	ldr	x0, [x19]
  4146d4:	mov	w2, #0x0                   	// #0
  4146d8:	mov	x1, x22
  4146dc:	bl	4012e0 <fprintf@plt>
  4146e0:	mov	x1, x25
  4146e4:	mov	x0, x27
  4146e8:	bl	408398 <printf@plt+0x6e28>
  4146ec:	ldr	x3, [x19]
  4146f0:	mov	x0, x24
  4146f4:	mov	x2, #0x2                   	// #2
  4146f8:	mov	x1, #0x1                   	// #1
  4146fc:	bl	4014f0 <fwrite@plt>
  414700:	ldr	w0, [x28, #16]
  414704:	cmp	w0, w21
  414708:	b.gt	414618 <printf@plt+0x130a8>
  41470c:	b	414684 <printf@plt+0x13114>
  414710:	adrp	x1, 421000 <_ZdlPvm@@Base+0x8388>
  414714:	mov	w0, #0x155                 	// #341
  414718:	add	x1, x1, #0xbf0
  41471c:	bl	415a20 <printf@plt+0x144b0>
  414720:	mov	w2, #0x0                   	// #0
  414724:	b	414588 <printf@plt+0x13018>
  414728:	stp	x29, x30, [sp, #-32]!
  41472c:	mov	x29, sp
  414730:	stp	x19, x20, [sp, #16]
  414734:	mov	x19, x0
  414738:	mov	x20, x1
  41473c:	bl	407c68 <printf@plt+0x66f8>
  414740:	mov	x0, x19
  414744:	adrp	x2, 421000 <_ZdlPvm@@Base+0x8388>
  414748:	add	x2, x2, #0xd80
  41474c:	mov	x1, x20
  414750:	str	x2, [x0], #16
  414754:	bl	408048 <printf@plt+0x6ad8>
  414758:	mov	x0, #0x2                   	// #2
  41475c:	stur	x0, [x19, #36]
  414760:	ldp	x19, x20, [sp, #16]
  414764:	ldp	x29, x30, [sp], #32
  414768:	ret
  41476c:	mov	x1, x0
  414770:	mov	x0, x19
  414774:	mov	x19, x1
  414778:	bl	407c90 <printf@plt+0x6720>
  41477c:	mov	x0, x19
  414780:	bl	401500 <_Unwind_Resume@plt>
  414784:	nop
  414788:	stp	x29, x30, [sp, #-32]!
  41478c:	mov	x29, sp
  414790:	stp	x19, x20, [sp, #16]
  414794:	mov	x19, x0
  414798:	mov	x20, x1
  41479c:	bl	407c68 <printf@plt+0x66f8>
  4147a0:	adrp	x1, 421000 <_ZdlPvm@@Base+0x8388>
  4147a4:	add	x1, x1, #0xe08
  4147a8:	str	x1, [x19]
  4147ac:	mov	x0, #0x50                  	// #80
  4147b0:	bl	401290 <_Znam@plt>
  4147b4:	adrp	x1, 421000 <_ZdlPvm@@Base+0x8388>
  4147b8:	str	x0, [x19, #24]
  4147bc:	str	x20, [x0]
  4147c0:	ldr	d0, [x1, #3712]
  4147c4:	str	d0, [x19, #16]
  4147c8:	stp	xzr, xzr, [x0, #8]
  4147cc:	stp	xzr, xzr, [x0, #24]
  4147d0:	stp	xzr, xzr, [x0, #40]
  4147d4:	stp	xzr, xzr, [x0, #56]
  4147d8:	str	xzr, [x0, #72]
  4147dc:	ldp	x19, x20, [sp, #16]
  4147e0:	ldp	x29, x30, [sp], #32
  4147e4:	ret
  4147e8:	mov	x1, x0
  4147ec:	mov	x0, x19
  4147f0:	mov	x19, x1
  4147f4:	bl	407c90 <printf@plt+0x6720>
  4147f8:	mov	x0, x19
  4147fc:	bl	401500 <_Unwind_Resume@plt>
  414800:	stp	x29, x30, [sp, #-48]!
  414804:	mov	x29, sp
  414808:	stp	x19, x20, [sp, #16]
  41480c:	mov	x19, x0
  414810:	mov	x20, x1
  414814:	ldp	w2, w0, [x0, #16]
  414818:	str	x21, [sp, #32]
  41481c:	ldr	x21, [x19, #24]
  414820:	cmp	w2, w0
  414824:	b.lt	41486c <printf@plt+0x132fc>  // b.tstop
  414828:	lsl	w0, w0, #1
  41482c:	str	w0, [x19, #20]
  414830:	mov	x1, #0xfffffffffffffff     	// #1152921504606846975
  414834:	cmp	x1, w0, sxtw
  414838:	sxtw	x0, w0
  41483c:	b.cc	414888 <printf@plt+0x13318>  // b.lo, b.ul, b.last
  414840:	lsl	x0, x0, #3
  414844:	bl	401290 <_Znam@plt>
  414848:	ldrsw	x2, [x19, #16]
  41484c:	mov	x1, x21
  414850:	str	x0, [x19, #24]
  414854:	lsl	x2, x2, #3
  414858:	bl	4012b0 <memcpy@plt>
  41485c:	mov	x0, x21
  414860:	bl	401440 <_ZdaPv@plt>
  414864:	ldr	w2, [x19, #16]
  414868:	ldr	x21, [x19, #24]
  41486c:	add	w0, w2, #0x1
  414870:	str	w0, [x19, #16]
  414874:	str	x20, [x21, w2, sxtw #3]
  414878:	ldp	x19, x20, [sp, #16]
  41487c:	ldr	x21, [sp, #32]
  414880:	ldp	x29, x30, [sp], #48
  414884:	ret
  414888:	bl	401470 <__cxa_throw_bad_array_new_length@plt>
  41488c:	nop
  414890:	stp	x29, x30, [sp, #-32]!
  414894:	mov	x29, sp
  414898:	str	x19, [sp, #16]
  41489c:	mov	x19, x0
  4148a0:	bl	408048 <printf@plt+0x6ad8>
  4148a4:	mov	x0, #0x2                   	// #2
  4148a8:	stur	x0, [x19, #20]
  4148ac:	ldr	x19, [sp, #16]
  4148b0:	ldp	x29, x30, [sp], #32
  4148b4:	ret
  4148b8:	str	w1, [x0, #20]
  4148bc:	ret
  4148c0:	str	w1, [x0, #24]
  4148c4:	ret
  4148c8:	stp	x29, x30, [sp, #-48]!
  4148cc:	mov	x29, sp
  4148d0:	stp	x19, x20, [sp, #16]
  4148d4:	mov	x20, x1
  4148d8:	ldr	w1, [x0, #20]
  4148dc:	str	x21, [sp, #32]
  4148e0:	mov	x19, x0
  4148e4:	cmp	w1, #0x2
  4148e8:	b.hi	41494c <printf@plt+0x133dc>  // b.pmore
  4148ec:	adrp	x0, 421000 <_ZdlPvm@@Base+0x8388>
  4148f0:	add	x0, x0, #0xe88
  4148f4:	add	x0, x0, #0x18
  4148f8:	ldrb	w2, [x0, w1, uxtw]
  4148fc:	adrp	x21, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  414900:	ldr	w4, [x19, #24]
  414904:	mov	x3, x20
  414908:	adrp	x1, 421000 <_ZdlPvm@@Base+0x8388>
  41490c:	ldr	x0, [x21, #3472]
  414910:	add	x1, x1, #0xcf0
  414914:	bl	4012e0 <fprintf@plt>
  414918:	mov	x0, x19
  41491c:	adrp	x1, 421000 <_ZdlPvm@@Base+0x8388>
  414920:	add	x1, x1, #0xd00
  414924:	bl	408398 <printf@plt+0x6e28>
  414928:	ldr	x3, [x21, #3472]
  41492c:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x2388>
  414930:	ldp	x19, x20, [sp, #16]
  414934:	add	x0, x0, #0x20
  414938:	ldr	x21, [sp, #32]
  41493c:	mov	x2, #0x2                   	// #2
  414940:	ldp	x29, x30, [sp], #48
  414944:	mov	x1, #0x1                   	// #1
  414948:	b	4014f0 <fwrite@plt>
  41494c:	adrp	x1, 421000 <_ZdlPvm@@Base+0x8388>
  414950:	mov	w0, #0x155                 	// #341
  414954:	add	x1, x1, #0xbf0
  414958:	bl	415a20 <printf@plt+0x144b0>
  41495c:	mov	w2, #0x0                   	// #0
  414960:	b	4148fc <printf@plt+0x1338c>
  414964:	nop
  414968:	stp	x29, x30, [sp, #-32]!
  41496c:	adrp	x1, 421000 <_ZdlPvm@@Base+0x8388>
  414970:	add	x1, x1, #0xd80
  414974:	mov	x29, sp
  414978:	str	x19, [sp, #16]
  41497c:	mov	x19, x0
  414980:	str	x1, [x0], #16
  414984:	bl	408130 <printf@plt+0x6bc0>
  414988:	mov	x0, x19
  41498c:	ldr	x19, [sp, #16]
  414990:	ldp	x29, x30, [sp], #32
  414994:	b	407c90 <printf@plt+0x6720>
  414998:	stp	x29, x30, [sp, #-32]!
  41499c:	adrp	x1, 421000 <_ZdlPvm@@Base+0x8388>
  4149a0:	add	x1, x1, #0xd80
  4149a4:	mov	x29, sp
  4149a8:	str	x19, [sp, #16]
  4149ac:	mov	x19, x0
  4149b0:	str	x1, [x0], #16
  4149b4:	bl	408130 <printf@plt+0x6bc0>
  4149b8:	mov	x0, x19
  4149bc:	bl	407c90 <printf@plt+0x6720>
  4149c0:	mov	x0, x19
  4149c4:	mov	x1, #0x30                  	// #48
  4149c8:	ldr	x19, [sp, #16]
  4149cc:	ldp	x29, x30, [sp], #32
  4149d0:	b	418c78 <_ZdlPvm@@Base>
  4149d4:	nop
  4149d8:	ret
  4149dc:	nop
  4149e0:	stp	x29, x30, [sp, #-32]!
  4149e4:	adrp	x1, 422000 <_ZdlPvm@@Base+0x9388>
  4149e8:	add	x1, x1, #0x58
  4149ec:	mov	x29, sp
  4149f0:	str	x19, [sp, #16]
  4149f4:	mov	x19, x0
  4149f8:	ldr	x0, [x0, #24]
  4149fc:	str	x1, [x19]
  414a00:	cbz	x0, 414a08 <printf@plt+0x13498>
  414a04:	bl	401440 <_ZdaPv@plt>
  414a08:	mov	x0, x19
  414a0c:	ldr	x19, [sp, #16]
  414a10:	ldp	x29, x30, [sp], #32
  414a14:	b	408260 <printf@plt+0x6cf0>
  414a18:	stp	x29, x30, [sp, #-32]!
  414a1c:	mov	x29, sp
  414a20:	stp	x19, x20, [sp, #16]
  414a24:	mov	x19, x0
  414a28:	ldr	x0, [x0, #16]
  414a2c:	ldr	x2, [x0]
  414a30:	ldr	x2, [x2, #24]
  414a34:	blr	x2
  414a38:	mov	w20, w0
  414a3c:	ldr	x1, [x19, #16]
  414a40:	mov	x0, x1
  414a44:	ldr	x1, [x1]
  414a48:	ldr	x1, [x1, #32]
  414a4c:	blr	x1
  414a50:	ldr	x0, [x19, #16]
  414a54:	ldr	x1, [x0]
  414a58:	ldr	x1, [x1, #40]
  414a5c:	blr	x1
  414a60:	adrp	x0, 421000 <_ZdlPvm@@Base+0x8388>
  414a64:	add	x0, x0, #0xea8
  414a68:	bl	401570 <printf@plt>
  414a6c:	ldr	x0, [x19, #16]
  414a70:	ldr	x1, [x0]
  414a74:	ldr	x1, [x1, #48]
  414a78:	blr	x1
  414a7c:	mov	w0, #0xa                   	// #10
  414a80:	bl	4013a0 <putchar@plt>
  414a84:	ldr	x1, [x19, #16]
  414a88:	adrp	x0, 421000 <_ZdlPvm@@Base+0x8388>
  414a8c:	add	x0, x0, #0xeb8
  414a90:	ldr	w1, [x1, #12]
  414a94:	bl	401570 <printf@plt>
  414a98:	ldr	x1, [x19, #16]
  414a9c:	adrp	x0, 421000 <_ZdlPvm@@Base+0x8388>
  414aa0:	add	x0, x0, #0xed0
  414aa4:	ldr	w1, [x1, #12]
  414aa8:	bl	401570 <printf@plt>
  414aac:	ldr	x1, [x19, #16]
  414ab0:	adrp	x0, 421000 <_ZdlPvm@@Base+0x8388>
  414ab4:	add	x0, x0, #0xee8
  414ab8:	ldr	w1, [x1, #12]
  414abc:	bl	401570 <printf@plt>
  414ac0:	ldr	x1, [x19, #16]
  414ac4:	adrp	x0, 421000 <_ZdlPvm@@Base+0x8388>
  414ac8:	add	x0, x0, #0xf00
  414acc:	ldr	w1, [x1, #12]
  414ad0:	bl	401570 <printf@plt>
  414ad4:	ldr	x1, [x19, #16]
  414ad8:	adrp	x0, 421000 <_ZdlPvm@@Base+0x8388>
  414adc:	add	x0, x0, #0xf18
  414ae0:	ldr	w1, [x1, #12]
  414ae4:	bl	401570 <printf@plt>
  414ae8:	ldr	x1, [x19, #24]
  414aec:	adrp	x0, 421000 <_ZdlPvm@@Base+0x8388>
  414af0:	add	x0, x0, #0xf30
  414af4:	bl	401570 <printf@plt>
  414af8:	ldr	w1, [x19, #12]
  414afc:	adrp	x0, 421000 <_ZdlPvm@@Base+0x8388>
  414b00:	add	x0, x0, #0xf38
  414b04:	bl	401570 <printf@plt>
  414b08:	ldr	w1, [x19, #12]
  414b0c:	adrp	x0, 421000 <_ZdlPvm@@Base+0x8388>
  414b10:	add	x0, x0, #0xf48
  414b14:	bl	401570 <printf@plt>
  414b18:	ldr	w1, [x19, #12]
  414b1c:	adrp	x0, 421000 <_ZdlPvm@@Base+0x8388>
  414b20:	add	x0, x0, #0xf60
  414b24:	bl	401570 <printf@plt>
  414b28:	ldr	w1, [x19, #12]
  414b2c:	adrp	x0, 421000 <_ZdlPvm@@Base+0x8388>
  414b30:	add	x0, x0, #0xf78
  414b34:	bl	401570 <printf@plt>
  414b38:	ldr	w1, [x19, #12]
  414b3c:	adrp	x0, 421000 <_ZdlPvm@@Base+0x8388>
  414b40:	add	x0, x0, #0xf90
  414b44:	bl	401570 <printf@plt>
  414b48:	ldr	w1, [x19, #12]
  414b4c:	adrp	x0, 421000 <_ZdlPvm@@Base+0x8388>
  414b50:	add	x0, x0, #0xfa8
  414b54:	bl	401570 <printf@plt>
  414b58:	mov	w0, w20
  414b5c:	ldp	x19, x20, [sp, #16]
  414b60:	ldp	x29, x30, [sp], #32
  414b64:	ret
  414b68:	stp	x29, x30, [sp, #-32]!
  414b6c:	adrp	x1, 421000 <_ZdlPvm@@Base+0x8388>
  414b70:	add	x1, x1, #0xfc0
  414b74:	mov	x29, sp
  414b78:	stp	x19, x20, [sp, #16]
  414b7c:	mov	x19, x0
  414b80:	adrp	x20, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  414b84:	ldr	x0, [x20, #3472]
  414b88:	ldr	x2, [x19, #24]
  414b8c:	bl	4012e0 <fprintf@plt>
  414b90:	ldr	x0, [x19, #16]
  414b94:	ldr	x1, [x0]
  414b98:	ldr	x1, [x1]
  414b9c:	blr	x1
  414ba0:	ldr	x3, [x20, #3472]
  414ba4:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x2388>
  414ba8:	ldp	x19, x20, [sp, #16]
  414bac:	add	x0, x0, #0x20
  414bb0:	ldp	x29, x30, [sp], #32
  414bb4:	mov	x2, #0x2                   	// #2
  414bb8:	mov	x1, #0x1                   	// #1
  414bbc:	b	4014f0 <fwrite@plt>
  414bc0:	adrp	x1, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  414bc4:	ldr	w1, [x1, #3488]
  414bc8:	cbz	w1, 414bd8 <printf@plt+0x13668>
  414bcc:	cmp	w1, #0x1
  414bd0:	b.eq	414be8 <printf@plt+0x13678>  // b.none
  414bd4:	ret
  414bd8:	ldr	w1, [x0, #12]
  414bdc:	adrp	x0, 421000 <_ZdlPvm@@Base+0x8388>
  414be0:	add	x0, x0, #0xfd0
  414be4:	b	401570 <printf@plt>
  414be8:	adrp	x0, 421000 <_ZdlPvm@@Base+0x8388>
  414bec:	add	x0, x0, #0xfe0
  414bf0:	b	401570 <printf@plt>
  414bf4:	nop
  414bf8:	stp	x29, x30, [sp, #-32]!
  414bfc:	adrp	x1, 422000 <_ZdlPvm@@Base+0x9388>
  414c00:	add	x1, x1, #0x58
  414c04:	mov	x29, sp
  414c08:	str	x19, [sp, #16]
  414c0c:	mov	x19, x0
  414c10:	ldr	x0, [x0, #24]
  414c14:	str	x1, [x19]
  414c18:	cbz	x0, 414c20 <printf@plt+0x136b0>
  414c1c:	bl	401440 <_ZdaPv@plt>
  414c20:	mov	x0, x19
  414c24:	bl	408260 <printf@plt+0x6cf0>
  414c28:	mov	x0, x19
  414c2c:	mov	x1, #0x20                  	// #32
  414c30:	ldr	x19, [sp, #16]
  414c34:	ldp	x29, x30, [sp], #32
  414c38:	b	418c78 <_ZdlPvm@@Base>
  414c3c:	nop
  414c40:	stp	x29, x30, [sp, #-32]!
  414c44:	mov	x29, sp
  414c48:	stp	x19, x20, [sp, #16]
  414c4c:	mov	x19, x1
  414c50:	mov	x20, x0
  414c54:	mov	x0, #0x20                  	// #32
  414c58:	bl	418c10 <_Znwm@@Base>
  414c5c:	mov	x1, x19
  414c60:	mov	x19, x0
  414c64:	bl	408228 <printf@plt+0x6cb8>
  414c68:	adrp	x0, 422000 <_ZdlPvm@@Base+0x9388>
  414c6c:	add	x0, x0, #0x58
  414c70:	str	x0, [x19]
  414c74:	mov	x0, x19
  414c78:	str	x20, [x19, #24]
  414c7c:	ldp	x19, x20, [sp, #16]
  414c80:	ldp	x29, x30, [sp], #32
  414c84:	ret
  414c88:	mov	x1, #0x20                  	// #32
  414c8c:	mov	x20, x0
  414c90:	mov	x0, x19
  414c94:	bl	418c78 <_ZdlPvm@@Base>
  414c98:	mov	x0, x20
  414c9c:	bl	401500 <_Unwind_Resume@plt>
  414ca0:	stp	x29, x30, [sp, #-32]!
  414ca4:	mov	x29, sp
  414ca8:	stp	x19, x20, [sp, #16]
  414cac:	mov	x19, x0
  414cb0:	mov	x20, x1
  414cb4:	mov	x1, x2
  414cb8:	bl	408228 <printf@plt+0x6cb8>
  414cbc:	adrp	x0, 422000 <_ZdlPvm@@Base+0x9388>
  414cc0:	add	x0, x0, #0x58
  414cc4:	str	x0, [x19]
  414cc8:	str	x20, [x19, #24]
  414ccc:	ldp	x19, x20, [sp, #16]
  414cd0:	ldp	x29, x30, [sp], #32
  414cd4:	ret
  414cd8:	sub	sp, sp, #0x870
  414cdc:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2270>
  414ce0:	adrp	x1, 422000 <_ZdlPvm@@Base+0x9388>
  414ce4:	add	x1, x1, #0x100
  414ce8:	stp	x29, x30, [sp]
  414cec:	mov	x29, sp
  414cf0:	stp	x25, x26, [sp, #64]
  414cf4:	add	x25, x0, #0x710
  414cf8:	stp	x27, x28, [sp, #80]
  414cfc:	add	x27, sp, #0xa0
  414d00:	mov	x28, #0x0                   	// #0
  414d04:	stp	x19, x20, [sp, #16]
  414d08:	mov	x19, x27
  414d0c:	add	x20, sp, #0x230
  414d10:	stp	x21, x22, [sp, #32]
  414d14:	adrp	x21, 422000 <_ZdlPvm@@Base+0x9388>
  414d18:	mov	x22, x27
  414d1c:	add	x21, x21, #0x1a0
  414d20:	str	wzr, [x0, #1808]
  414d24:	mov	w0, #0xfffffffe            	// #-2
  414d28:	str	w0, [x25, #4]
  414d2c:	stp	x23, x24, [sp, #48]
  414d30:	mov	x23, #0xc8                  	// #200
  414d34:	str	x20, [sp, #104]
  414d38:	str	wzr, [sp, #116]
  414d3c:	str	x1, [sp, #128]
  414d40:	adrp	x1, 421000 <_ZdlPvm@@Base+0x8388>
  414d44:	add	x1, x1, #0x2e0
  414d48:	str	x1, [sp, #136]
  414d4c:	strh	wzr, [sp, #160]
  414d50:	ldrsh	w24, [x21, w28, sxtw #1]
  414d54:	cmn	w24, #0x4c
  414d58:	mov	w26, w24
  414d5c:	b.eq	414eac <printf@plt+0x1393c>  // b.none
  414d60:	ldr	w0, [x25, #4]
  414d64:	cmn	w0, #0x2
  414d68:	b.eq	41503c <printf@plt+0x13acc>  // b.none
  414d6c:	cmp	w0, #0x0
  414d70:	b.le	414fb8 <printf@plt+0x13a48>
  414d74:	cmp	w0, #0x13b
  414d78:	b.le	414fc4 <printf@plt+0x13a54>
  414d7c:	add	w26, w24, #0x2
  414d80:	mov	w0, #0x2                   	// #2
  414d84:	cmp	w26, #0x17b
  414d88:	b.hi	414eac <printf@plt+0x1393c>  // b.pmore
  414d8c:	add	x1, x21, #0x260
  414d90:	ldrsh	w1, [x1, w26, sxtw #1]
  414d94:	cmp	w1, w0
  414d98:	b.ne	414eac <printf@plt+0x1393c>  // b.any
  414d9c:	add	x0, x21, #0x560
  414da0:	ldrb	w28, [x0, w26, sxtw]
  414da4:	cbz	w28, 414fe8 <printf@plt+0x13a78>
  414da8:	ldr	w3, [sp, #116]
  414dac:	mov	w2, #0xfffffffe            	// #-2
  414db0:	str	w2, [x25, #4]
  414db4:	add	x20, x20, #0x8
  414db8:	cmp	w3, #0x0
  414dbc:	cset	w0, ne  // ne = any
  414dc0:	sub	w0, w3, w0
  414dc4:	str	w0, [sp, #116]
  414dc8:	ldr	x1, [x25, #8]
  414dcc:	sxth	w0, w28
  414dd0:	str	x1, [x20]
  414dd4:	nop
  414dd8:	lsl	x1, x23, #1
  414ddc:	strh	w0, [x19, #2]
  414de0:	sub	x0, x1, #0x2
  414de4:	add	x19, x19, #0x2
  414de8:	add	x0, x22, x0
  414dec:	cmp	x19, x0
  414df0:	b.cc	414e98 <printf@plt+0x13928>  // b.lo, b.ul, b.last
  414df4:	sub	x19, x19, x22
  414df8:	mov	x0, #0x270f                	// #9999
  414dfc:	cmp	x23, x0
  414e00:	asr	x20, x19, #1
  414e04:	add	x20, x20, #0x1
  414e08:	b.hi	415934 <printf@plt+0x143c4>  // b.pmore
  414e0c:	mov	x23, #0x2710                	// #10000
  414e10:	cmp	x1, x23
  414e14:	csel	x23, x1, x23, ls  // ls = plast
  414e18:	add	x0, x23, x23, lsl #2
  414e1c:	lsl	x0, x0, #1
  414e20:	add	x0, x0, #0x7
  414e24:	bl	4014a0 <malloc@plt>
  414e28:	cbz	x0, 415934 <printf@plt+0x143c4>
  414e2c:	add	x2, x19, #0x2
  414e30:	mov	x1, x22
  414e34:	add	x26, x0, x23, lsl #1
  414e38:	str	x0, [sp, #120]
  414e3c:	bl	4012b0 <memcpy@plt>
  414e40:	lsl	x20, x20, #3
  414e44:	ldr	x1, [sp, #104]
  414e48:	mov	x2, x20
  414e4c:	mov	x0, x26
  414e50:	lsl	x24, x23, #1
  414e54:	bl	4012b0 <memcpy@plt>
  414e58:	cmp	x22, x27
  414e5c:	ldr	x4, [sp, #120]
  414e60:	b.eq	414e74 <printf@plt+0x13904>  // b.none
  414e64:	mov	x0, x22
  414e68:	str	x4, [sp, #104]
  414e6c:	bl	401330 <free@plt>
  414e70:	ldr	x4, [sp, #104]
  414e74:	sub	x24, x24, #0x2
  414e78:	add	x19, x4, x19
  414e7c:	add	x24, x4, x24
  414e80:	sub	x20, x20, #0x8
  414e84:	cmp	x19, x24
  414e88:	add	x20, x26, x20
  414e8c:	b.cs	41594c <printf@plt+0x143dc>  // b.hs, b.nlast
  414e90:	mov	x22, x4
  414e94:	str	x26, [sp, #104]
  414e98:	cmp	w28, #0x48
  414e9c:	b.ne	414d50 <printf@plt+0x137e0>  // b.any
  414ea0:	mov	x19, x22
  414ea4:	mov	w20, #0x0                   	// #0
  414ea8:	b	414f84 <printf@plt+0x13a14>
  414eac:	add	x0, x21, #0x6e0
  414eb0:	ldrb	w0, [x0, x28]
  414eb4:	cbnz	w0, 414f40 <printf@plt+0x139d0>
  414eb8:	ldr	w0, [sp, #116]
  414ebc:	cbz	w0, 415048 <printf@plt+0x13ad8>
  414ec0:	ldr	w0, [sp, #116]
  414ec4:	cmp	w0, #0x3
  414ec8:	b.ne	414edc <printf@plt+0x1396c>  // b.any
  414ecc:	ldr	w0, [x25, #4]
  414ed0:	cmp	w0, #0x0
  414ed4:	b.gt	415030 <printf@plt+0x13ac0>
  414ed8:	b.eq	4150d4 <printf@plt+0x13b64>  // b.none
  414edc:	add	x1, x21, #0x260
  414ee0:	add	x2, x21, #0x560
  414ee4:	b	414efc <printf@plt+0x1398c>
  414ee8:	cmp	x19, x22
  414eec:	b.eq	414f80 <printf@plt+0x13a10>  // b.none
  414ef0:	ldrsh	x0, [x19, #-2]!
  414ef4:	sub	x20, x20, #0x8
  414ef8:	ldrsh	w24, [x21, x0, lsl #1]
  414efc:	cmn	w24, #0x4c
  414f00:	b.eq	414ee8 <printf@plt+0x13978>  // b.none
  414f04:	add	w24, w24, #0x1
  414f08:	cmp	w24, #0x17b
  414f0c:	b.hi	414ee8 <printf@plt+0x13978>  // b.pmore
  414f10:	ldrsh	w0, [x1, w24, sxtw #1]
  414f14:	cmp	w0, #0x1
  414f18:	b.ne	414ee8 <printf@plt+0x13978>  // b.any
  414f1c:	ldrb	w28, [x2, w24, sxtw]
  414f20:	cbz	w28, 414ee8 <printf@plt+0x13978>
  414f24:	mov	w2, #0x3                   	// #3
  414f28:	str	w2, [sp, #116]
  414f2c:	ldr	x1, [x25, #8]
  414f30:	sxth	w0, w28
  414f34:	add	x20, x20, #0x8
  414f38:	str	x1, [x20]
  414f3c:	b	414dd8 <printf@plt+0x13868>
  414f40:	add	x2, x21, #0x790
  414f44:	mov	w1, #0x1                   	// #1
  414f48:	sub	w3, w0, #0x3
  414f4c:	cmp	w3, #0x48
  414f50:	ldrb	w2, [x2, w0, sxtw]
  414f54:	sub	w1, w1, w2
  414f58:	ldr	x24, [x20, w1, sxtw #3]
  414f5c:	b.ls	414fd4 <printf@plt+0x13a64>  // b.plast
  414f60:	add	x3, x21, #0x7e0
  414f64:	sub	x26, x20, w2, uxtb #3
  414f68:	sub	x19, x19, w2, uxtb #1
  414f6c:	add	x1, x21, #0x770
  414f70:	ldrb	w2, [x3, w0, sxtw]
  414f74:	sub	w2, w2, #0x42
  414f78:	ldrsb	w0, [x1, w2, sxtw]
  414f7c:	b	414ff8 <printf@plt+0x13a88>
  414f80:	mov	w20, #0x1                   	// #1
  414f84:	cmp	x19, x27
  414f88:	b.eq	414f94 <printf@plt+0x13a24>  // b.none
  414f8c:	mov	x0, x19
  414f90:	bl	401330 <free@plt>
  414f94:	mov	w0, w20
  414f98:	ldp	x29, x30, [sp]
  414f9c:	ldp	x19, x20, [sp, #16]
  414fa0:	ldp	x21, x22, [sp, #32]
  414fa4:	ldp	x23, x24, [sp, #48]
  414fa8:	ldp	x25, x26, [sp, #64]
  414fac:	ldp	x27, x28, [sp, #80]
  414fb0:	add	sp, sp, #0x870
  414fb4:	ret
  414fb8:	mov	w0, #0x0                   	// #0
  414fbc:	str	wzr, [x25, #4]
  414fc0:	b	414d84 <printf@plt+0x13814>
  414fc4:	add	x1, x21, #0x120
  414fc8:	ldrb	w0, [x1, w0, sxtw]
  414fcc:	add	w26, w24, w0
  414fd0:	b	414d84 <printf@plt+0x13814>
  414fd4:	ldr	x0, [sp, #128]
  414fd8:	ldrh	w0, [x0, w3, uxtw #1]
  414fdc:	adr	x1, 414fe8 <printf@plt+0x13a78>
  414fe0:	add	x0, x1, w0, sxth #2
  414fe4:	br	x0
  414fe8:	ldrsb	w0, [x21, #1838]
  414fec:	mov	x26, x20
  414ff0:	ldr	x24, [x20, #8]
  414ff4:	mov	w2, #0xffffffbe            	// #-66
  414ff8:	ldrsh	w1, [x19]
  414ffc:	add	x20, x26, #0x8
  415000:	str	x24, [x26, #8]
  415004:	add	w0, w1, w0
  415008:	cmp	w0, #0x17b
  41500c:	b.hi	415020 <printf@plt+0x13ab0>  // b.pmore
  415010:	add	x3, x21, #0x260
  415014:	ldrsh	w3, [x3, w0, sxtw #1]
  415018:	cmp	w3, w1
  41501c:	b.eq	415064 <printf@plt+0x13af4>  // b.none
  415020:	add	x0, x21, #0x830
  415024:	ldrsh	w0, [x0, w2, sxtw #1]
  415028:	sxtw	x28, w0
  41502c:	b	414dd8 <printf@plt+0x13868>
  415030:	mov	w0, #0xfffffffe            	// #-2
  415034:	str	w0, [x25, #4]
  415038:	b	414edc <printf@plt+0x1396c>
  41503c:	bl	406ba0 <printf@plt+0x5630>
  415040:	str	w0, [x25, #4]
  415044:	b	414d6c <printf@plt+0x137fc>
  415048:	ldr	w1, [x25]
  41504c:	adrp	x0, 422000 <_ZdlPvm@@Base+0x9388>
  415050:	add	x0, x0, #0xd0
  415054:	add	w1, w1, #0x1
  415058:	str	w1, [x25]
  41505c:	bl	4072d0 <printf@plt+0x5d60>
  415060:	b	414edc <printf@plt+0x1396c>
  415064:	add	x1, x21, #0x560
  415068:	ldrb	w28, [x1, w0, sxtw]
  41506c:	sxth	w0, w28
  415070:	b	414dd8 <printf@plt+0x13868>
  415074:	mov	x26, x20
  415078:	sub	x19, x19, #0x2
  41507c:	mov	w2, #0x10                  	// #16
  415080:	mov	w0, #0xffffffff            	// #-1
  415084:	ldr	x24, [x26], #-8
  415088:	b	414ff8 <printf@plt+0x13a88>
  41508c:	mov	x26, x20
  415090:	mov	w1, #0x2                   	// #2
  415094:	ldr	x24, [x26], #-16
  415098:	sub	x19, x19, #0x4
  41509c:	add	x0, x24, #0x10
  4150a0:	bl	4148b8 <printf@plt+0x13348>
  4150a4:	mov	w2, #0x8                   	// #8
  4150a8:	mov	w0, #0x2e                  	// #46
  4150ac:	b	414ff8 <printf@plt+0x13a88>
  4150b0:	mov	x26, x20
  4150b4:	mov	w1, #0x2                   	// #2
  4150b8:	ldr	x0, [x26], #-16
  4150bc:	sub	x19, x19, #0x4
  4150c0:	mov	x24, x0
  4150c4:	bl	4148b8 <printf@plt+0x13348>
  4150c8:	mov	w2, #0xf                   	// #15
  4150cc:	mov	w0, #0xfffffffc            	// #-4
  4150d0:	b	414ff8 <printf@plt+0x13a88>
  4150d4:	mov	x19, x22
  4150d8:	mov	w20, #0x1                   	// #1
  4150dc:	b	414f84 <printf@plt+0x13a14>
  4150e0:	mov	x0, #0x18                  	// #24
  4150e4:	bl	418c10 <_Znwm@@Base>
  4150e8:	mov	x24, x0
  4150ec:	bl	408308 <printf@plt+0x6d98>
  4150f0:	sub	x26, x20, #0x8
  4150f4:	sub	x19, x19, #0x2
  4150f8:	mov	w2, #0x8                   	// #8
  4150fc:	mov	w0, #0x2e                  	// #46
  415100:	b	414ff8 <printf@plt+0x13a88>
  415104:	sub	x19, x19, #0x6
  415108:	sub	x26, x20, #0x18
  41510c:	mov	w2, #0x8                   	// #8
  415110:	mov	w0, #0x2e                  	// #46
  415114:	ldur	x24, [x20, #-8]
  415118:	b	414ff8 <printf@plt+0x13a88>
  41511c:	mov	x26, x20
  415120:	mov	w1, #0x0                   	// #0
  415124:	b	415094 <printf@plt+0x13b24>
  415128:	mov	x26, x20
  41512c:	mov	w1, #0x1                   	// #1
  415130:	b	415094 <printf@plt+0x13b24>
  415134:	bl	4079c8 <printf@plt+0x6458>
  415138:	bl	41a478 <_ZdlPvm@@Base+0x1800>
  41513c:	mov	x24, x0
  415140:	mov	x0, #0x20                  	// #32
  415144:	bl	418c10 <_Znwm@@Base>
  415148:	ldr	x2, [x20]
  41514c:	mov	x1, x24
  415150:	mov	x24, x0
  415154:	bl	412408 <printf@plt+0x10e98>
  415158:	sub	x26, x20, #0x10
  41515c:	sub	x19, x19, #0x4
  415160:	mov	w2, #0x8                   	// #8
  415164:	mov	w0, #0x2e                  	// #46
  415168:	b	414ff8 <printf@plt+0x13a88>
  41516c:	mov	x0, #0x18                  	// #24
  415170:	bl	418c10 <_Znwm@@Base>
  415174:	ldr	x1, [x20]
  415178:	mov	x24, x0
  41517c:	bl	412440 <printf@plt+0x10ed0>
  415180:	b	415158 <printf@plt+0x13be8>
  415184:	mov	x0, #0x20                  	// #32
  415188:	bl	418c10 <_Znwm@@Base>
  41518c:	ldr	x2, [x20]
  415190:	mov	x24, x0
  415194:	ldur	w1, [x20, #-8]
  415198:	neg	w1, w1
  41519c:	bl	412470 <printf@plt+0x10f00>
  4151a0:	sub	x26, x20, #0x18
  4151a4:	sub	x19, x19, #0x6
  4151a8:	mov	w2, #0x8                   	// #8
  4151ac:	mov	w0, #0x2e                  	// #46
  4151b0:	b	414ff8 <printf@plt+0x13a88>
  4151b4:	mov	x26, x20
  4151b8:	sub	x19, x19, #0x2
  4151bc:	mov	w2, #0x7                   	// #7
  4151c0:	mov	w0, #0xfffffff3            	// #-13
  4151c4:	ldr	x24, [x26], #-8
  4151c8:	b	414ff8 <printf@plt+0x13a88>
  4151cc:	bl	407a08 <printf@plt+0x6498>
  4151d0:	bl	41a478 <_ZdlPvm@@Base+0x1800>
  4151d4:	mov	x24, x0
  4151d8:	mov	x0, #0x20                  	// #32
  4151dc:	bl	418c10 <_Znwm@@Base>
  4151e0:	ldr	x2, [x20]
  4151e4:	mov	x1, x24
  4151e8:	mov	x24, x0
  4151ec:	bl	412408 <printf@plt+0x10e98>
  4151f0:	b	415158 <printf@plt+0x13be8>
  4151f4:	mov	x0, #0x20                  	// #32
  4151f8:	bl	418c10 <_Znwm@@Base>
  4151fc:	ldr	x1, [x20]
  415200:	mov	x24, x0
  415204:	bl	414788 <printf@plt+0x13218>
  415208:	sub	x26, x20, #0x8
  41520c:	sub	x19, x19, #0x2
  415210:	mov	w2, #0xc                   	// #12
  415214:	mov	w0, #0xffffffb4            	// #-76
  415218:	b	414ff8 <printf@plt+0x13a88>
  41521c:	ldur	x0, [x20, #-32]
  415220:	sub	x26, x20, #0x28
  415224:	ldur	x1, [x20, #-16]
  415228:	sub	x19, x19, #0xa
  41522c:	ldr	x2, [x20]
  415230:	bl	408e48 <printf@plt+0x78d8>
  415234:	mov	x24, x0
  415238:	mov	w2, #0x4                   	// #4
  41523c:	mov	w0, #0xffffffb5            	// #-75
  415240:	b	414ff8 <printf@plt+0x13a88>
  415244:	ldur	w1, [x20, #-24]
  415248:	sub	x26, x20, #0x20
  41524c:	ldur	x24, [x20, #-8]
  415250:	sub	x19, x19, #0x8
  415254:	add	x0, x24, #0x10
  415258:	bl	4148c0 <printf@plt+0x13350>
  41525c:	mov	w2, #0xb                   	// #11
  415260:	mov	w0, #0xd                   	// #13
  415264:	b	414ff8 <printf@plt+0x13a88>
  415268:	ldp	x0, x1, [x20, #-8]
  41526c:	mov	x2, #0x0                   	// #0
  415270:	sub	x26, x20, #0x18
  415274:	sub	x19, x19, #0x6
  415278:	bl	4130d8 <printf@plt+0x11b68>
  41527c:	mov	x24, x0
  415280:	mov	w2, #0x8                   	// #8
  415284:	mov	w0, #0x2e                  	// #46
  415288:	b	414ff8 <printf@plt+0x13a88>
  41528c:	ldur	x0, [x20, #-8]
  415290:	sub	x26, x20, #0x10
  415294:	sub	x19, x19, #0x4
  415298:	bl	4120f8 <printf@plt+0x10b88>
  41529c:	mov	x24, x0
  4152a0:	mov	w2, #0x8                   	// #8
  4152a4:	mov	w0, #0x2e                  	// #46
  4152a8:	b	414ff8 <printf@plt+0x13a88>
  4152ac:	ldur	x0, [x20, #-8]
  4152b0:	sub	x26, x20, #0x10
  4152b4:	sub	x19, x19, #0x4
  4152b8:	bl	4122c8 <printf@plt+0x10d58>
  4152bc:	mov	x24, x0
  4152c0:	mov	w2, #0x8                   	// #8
  4152c4:	mov	w0, #0x2e                  	// #46
  4152c8:	b	414ff8 <printf@plt+0x13a88>
  4152cc:	ldur	x0, [x20, #-8]
  4152d0:	sub	x26, x20, #0x10
  4152d4:	sub	x19, x19, #0x4
  4152d8:	bl	40d390 <printf@plt+0xbe20>
  4152dc:	mov	x24, x0
  4152e0:	mov	w2, #0x8                   	// #8
  4152e4:	mov	w0, #0x2e                  	// #46
  4152e8:	b	414ff8 <printf@plt+0x13a88>
  4152ec:	ldur	x0, [x20, #-16]
  4152f0:	sub	x26, x20, #0x18
  4152f4:	ldr	x1, [x20]
  4152f8:	sub	x19, x19, #0x6
  4152fc:	bl	412030 <printf@plt+0x10ac0>
  415300:	mov	x24, x0
  415304:	mov	w2, #0x8                   	// #8
  415308:	mov	w0, #0x2e                  	// #46
  41530c:	b	414ff8 <printf@plt+0x13a88>
  415310:	ldur	x0, [x20, #-16]
  415314:	sub	x26, x20, #0x18
  415318:	ldr	x1, [x20]
  41531c:	sub	x19, x19, #0x6
  415320:	bl	412200 <printf@plt+0x10c90>
  415324:	mov	x24, x0
  415328:	mov	w2, #0x8                   	// #8
  41532c:	mov	w0, #0x2e                  	// #46
  415330:	b	414ff8 <printf@plt+0x13a88>
  415334:	bl	4079e8 <printf@plt+0x6478>
  415338:	bl	41a478 <_ZdlPvm@@Base+0x1800>
  41533c:	mov	x24, x0
  415340:	mov	x0, #0x20                  	// #32
  415344:	bl	418c10 <_Znwm@@Base>
  415348:	ldr	x2, [x20]
  41534c:	mov	x1, x24
  415350:	mov	x24, x0
  415354:	bl	412408 <printf@plt+0x10e98>
  415358:	b	415158 <printf@plt+0x13be8>
  41535c:	ldr	x26, [x20]
  415360:	add	x2, sp, #0x9c
  415364:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1388>
  415368:	add	x1, x1, #0x7b0
  41536c:	mov	x0, x26
  415370:	bl	401410 <__isoc99_sscanf@plt>
  415374:	cmp	w0, #0x1
  415378:	b.eq	415928 <printf@plt+0x143b8>  // b.none
  41537c:	cbz	x26, 415388 <printf@plt+0x13e18>
  415380:	mov	x0, x26
  415384:	bl	401440 <_ZdaPv@plt>
  415388:	sub	x26, x20, #0x8
  41538c:	sub	x19, x19, #0x2
  415390:	mov	w2, #0x9                   	// #9
  415394:	mov	w0, #0xfffffff9            	// #-7
  415398:	b	414ff8 <printf@plt+0x13a88>
  41539c:	mov	x0, #0x18                  	// #24
  4153a0:	bl	418c10 <_Znwm@@Base>
  4153a4:	ldr	x1, [x20]
  4153a8:	mov	x24, x0
  4153ac:	bl	4124e0 <printf@plt+0x10f70>
  4153b0:	b	415158 <printf@plt+0x13be8>
  4153b4:	ldp	x0, x1, [x20, #-8]
  4153b8:	sub	x26, x20, #0x18
  4153bc:	sub	x19, x19, #0x6
  4153c0:	bl	414c40 <printf@plt+0x136d0>
  4153c4:	mov	x24, x0
  4153c8:	mov	w2, #0x8                   	// #8
  4153cc:	mov	w0, #0x2e                  	// #46
  4153d0:	b	414ff8 <printf@plt+0x13a88>
  4153d4:	mov	x26, x20
  4153d8:	sub	x19, x19, #0x6
  4153dc:	ldur	x24, [x20, #-16]
  4153e0:	ldr	x1, [x26], #-24
  4153e4:	add	x0, x24, #0x10
  4153e8:	bl	4080a0 <printf@plt+0x6b30>
  4153ec:	mov	w2, #0xa                   	// #10
  4153f0:	mov	w0, #0x9                   	// #9
  4153f4:	b	414ff8 <printf@plt+0x13a88>
  4153f8:	sub	x19, x19, #0x6
  4153fc:	sub	x26, x20, #0x18
  415400:	mov	w2, #0xb                   	// #11
  415404:	mov	w0, #0xd                   	// #13
  415408:	ldur	x24, [x20, #-8]
  41540c:	b	414ff8 <printf@plt+0x13a88>
  415410:	mov	x0, #0x30                  	// #48
  415414:	bl	418c10 <_Znwm@@Base>
  415418:	ldr	x1, [x20]
  41541c:	mov	x24, x0
  415420:	bl	414728 <printf@plt+0x131b8>
  415424:	sub	x26, x20, #0x8
  415428:	sub	x19, x19, #0x2
  41542c:	mov	w2, #0xa                   	// #10
  415430:	mov	w0, #0x9                   	// #9
  415434:	b	414ff8 <printf@plt+0x13a88>
  415438:	ldp	x1, x0, [x20, #-8]
  41543c:	sub	x26, x20, #0x18
  415440:	sub	x19, x19, #0x6
  415444:	mov	x24, x0
  415448:	bl	40d180 <printf@plt+0xbc10>
  41544c:	mov	w2, #0x8                   	// #8
  415450:	mov	w0, #0x2e                  	// #46
  415454:	b	414ff8 <printf@plt+0x13a88>
  415458:	mov	x26, x20
  41545c:	mov	w1, #0x0                   	// #0
  415460:	b	4150b8 <printf@plt+0x13b48>
  415464:	ldur	x0, [x20, #-16]
  415468:	sub	x26, x20, #0x28
  41546c:	ldr	x1, [x20]
  415470:	mov	x2, #0x0                   	// #0
  415474:	ldur	x20, [x20, #-32]
  415478:	sub	x19, x19, #0xa
  41547c:	bl	408e48 <printf@plt+0x78d8>
  415480:	mov	x1, x0
  415484:	mov	x2, #0x0                   	// #0
  415488:	mov	x0, x20
  41548c:	bl	408e48 <printf@plt+0x78d8>
  415490:	mov	x24, x0
  415494:	mov	w2, #0x4                   	// #4
  415498:	mov	w0, #0xffffffb5            	// #-75
  41549c:	b	414ff8 <printf@plt+0x13a88>
  4154a0:	mov	x26, x20
  4154a4:	sub	x19, x19, #0x2
  4154a8:	mov	w2, #0x5                   	// #5
  4154ac:	mov	w0, #0x1                   	// #1
  4154b0:	ldr	x24, [x26], #-8
  4154b4:	b	414ff8 <printf@plt+0x13a88>
  4154b8:	mov	x26, x20
  4154bc:	sub	x19, x19, #0x4
  4154c0:	ldr	x0, [x26], #-16
  4154c4:	bl	4135a0 <printf@plt+0x12030>
  4154c8:	mov	x24, x0
  4154cc:	mov	w2, #0x5                   	// #5
  4154d0:	mov	w0, #0x1                   	// #1
  4154d4:	b	414ff8 <printf@plt+0x13a88>
  4154d8:	ldur	x0, [x20, #-16]
  4154dc:	sub	x26, x20, #0x18
  4154e0:	ldr	x1, [x20]
  4154e4:	sub	x19, x19, #0x6
  4154e8:	bl	40bdd8 <printf@plt+0xa868>
  4154ec:	mov	x24, x0
  4154f0:	mov	w2, #0x5                   	// #5
  4154f4:	mov	w0, #0x1                   	// #1
  4154f8:	b	414ff8 <printf@plt+0x13a88>
  4154fc:	ldur	x0, [x20, #-16]
  415500:	sub	x26, x20, #0x18
  415504:	ldr	x1, [x20]
  415508:	sub	x19, x19, #0x6
  41550c:	bl	40be48 <printf@plt+0xa8d8>
  415510:	mov	x24, x0
  415514:	mov	w2, #0x5                   	// #5
  415518:	mov	w0, #0x1                   	// #1
  41551c:	b	414ff8 <printf@plt+0x13a88>
  415520:	mov	x26, x20
  415524:	sub	x19, x19, #0x2
  415528:	mov	w2, #0x6                   	// #6
  41552c:	mov	w0, #0xffffffbd            	// #-67
  415530:	ldr	x24, [x26], #-8
  415534:	b	414ff8 <printf@plt+0x13a88>
  415538:	ldur	x0, [x20, #-16]
  41553c:	mov	x1, #0x0                   	// #0
  415540:	ldr	x2, [x20]
  415544:	sub	x26, x20, #0x18
  415548:	sub	x19, x19, #0x6
  41554c:	bl	4102e0 <printf@plt+0xed70>
  415550:	mov	x24, x0
  415554:	mov	w2, #0x6                   	// #6
  415558:	mov	w0, #0xffffffbd            	// #-67
  41555c:	b	414ff8 <printf@plt+0x13a88>
  415560:	mov	x26, x20
  415564:	sub	x19, x19, #0x6
  415568:	ldur	x0, [x20, #-16]
  41556c:	ldr	x1, [x26], #-24
  415570:	mov	x24, x0
  415574:	bl	4080a0 <printf@plt+0x6b30>
  415578:	mov	w2, #0xd                   	// #13
  41557c:	mov	w0, #0xffffffd1            	// #-47
  415580:	b	414ff8 <printf@plt+0x13a88>
  415584:	sub	x19, x19, #0x6
  415588:	sub	x26, x20, #0x18
  41558c:	mov	w2, #0xe                   	// #14
  415590:	mov	w0, #0x16                  	// #22
  415594:	ldur	x24, [x20, #-8]
  415598:	b	414ff8 <printf@plt+0x13a88>
  41559c:	ldur	w1, [x20, #-24]
  4155a0:	sub	x26, x20, #0x20
  4155a4:	ldur	x0, [x20, #-8]
  4155a8:	sub	x19, x19, #0x8
  4155ac:	mov	x24, x0
  4155b0:	bl	4148c0 <printf@plt+0x13350>
  4155b4:	mov	w2, #0xe                   	// #14
  4155b8:	mov	w0, #0x16                  	// #22
  4155bc:	b	414ff8 <printf@plt+0x13a88>
  4155c0:	adrp	x0, 421000 <_ZdlPvm@@Base+0x8388>
  4155c4:	add	x0, x0, #0x288
  4155c8:	bl	41a478 <_ZdlPvm@@Base+0x1800>
  4155cc:	sub	x26, x20, #0x8
  4155d0:	mov	x24, x0
  4155d4:	sub	x19, x19, #0x2
  4155d8:	mov	w2, #0x11                  	// #17
  4155dc:	mov	w0, #0xffffffe3            	// #-29
  4155e0:	b	414ff8 <printf@plt+0x13a88>
  4155e4:	mov	x26, x20
  4155e8:	sub	x19, x19, #0x4
  4155ec:	ldur	x0, [x20, #-8]
  4155f0:	ldr	x1, [x26], #-16
  4155f4:	mov	x24, x0
  4155f8:	bl	414800 <printf@plt+0x13290>
  4155fc:	mov	w2, #0xc                   	// #12
  415600:	mov	w0, #0xffffffb4            	// #-76
  415604:	b	414ff8 <printf@plt+0x13a88>
  415608:	mov	x0, #0x20                  	// #32
  41560c:	bl	418c10 <_Znwm@@Base>
  415610:	ldr	x1, [x20]
  415614:	mov	x24, x0
  415618:	bl	414890 <printf@plt+0x13320>
  41561c:	sub	x26, x20, #0x8
  415620:	sub	x19, x19, #0x2
  415624:	mov	w2, #0xd                   	// #13
  415628:	mov	w0, #0xffffffd1            	// #-47
  41562c:	b	414ff8 <printf@plt+0x13a88>
  415630:	mov	x0, #0x10                  	// #16
  415634:	bl	418c10 <_Znwm@@Base>
  415638:	mov	x24, x0
  41563c:	bl	408338 <printf@plt+0x6dc8>
  415640:	b	4150f0 <printf@plt+0x13b80>
  415644:	mov	x0, #0x20                  	// #32
  415648:	bl	418c10 <_Znwm@@Base>
  41564c:	ldp	x1, x2, [x20, #-8]
  415650:	mov	x24, x0
  415654:	bl	4123d0 <printf@plt+0x10e60>
  415658:	b	4151a0 <printf@plt+0x13c30>
  41565c:	mov	x0, #0x18                  	// #24
  415660:	bl	418c10 <_Znwm@@Base>
  415664:	ldr	x1, [x20]
  415668:	mov	x24, x0
  41566c:	bl	4082d8 <printf@plt+0x6d68>
  415670:	b	4150f0 <printf@plt+0x13b80>
  415674:	mov	x26, x20
  415678:	sub	x19, x19, #0x2
  41567c:	mov	w2, #0x11                  	// #17
  415680:	mov	w0, #0xffffffe3            	// #-29
  415684:	ldr	x24, [x26], #-8
  415688:	b	414ff8 <printf@plt+0x13a88>
  41568c:	mov	x26, x20
  415690:	sub	x19, x19, #0x4
  415694:	ldr	x0, [x26], #-16
  415698:	bl	4106e8 <printf@plt+0xf178>
  41569c:	mov	x24, x0
  4156a0:	mov	w2, #0x3                   	// #3
  4156a4:	mov	w0, #0xffffffef            	// #-17
  4156a8:	b	414ff8 <printf@plt+0x13a88>
  4156ac:	mov	x26, x20
  4156b0:	sub	x19, x19, #0x2
  4156b4:	mov	w2, #0x4                   	// #4
  4156b8:	mov	w0, #0xffffffb5            	// #-75
  4156bc:	ldr	x24, [x26], #-8
  4156c0:	b	414ff8 <printf@plt+0x13a88>
  4156c4:	ldur	x0, [x20, #-16]
  4156c8:	mov	x1, #0x0                   	// #0
  4156cc:	ldr	x2, [x20]
  4156d0:	bl	408e48 <printf@plt+0x78d8>
  4156d4:	sub	x26, x20, #0x18
  4156d8:	mov	x24, x0
  4156dc:	sub	x19, x19, #0x6
  4156e0:	mov	w2, #0x4                   	// #4
  4156e4:	mov	w0, #0xffffffb5            	// #-75
  4156e8:	b	414ff8 <printf@plt+0x13a88>
  4156ec:	mov	x2, #0x0                   	// #0
  4156f0:	ldur	x0, [x20, #-16]
  4156f4:	ldr	x1, [x20]
  4156f8:	b	4156d0 <printf@plt+0x14160>
  4156fc:	mov	x26, x20
  415700:	sub	x19, x19, #0x2
  415704:	mov	w2, #0x3                   	// #3
  415708:	mov	w0, #0xffffffef            	// #-17
  41570c:	ldr	x24, [x26], #-8
  415710:	b	414ff8 <printf@plt+0x13a88>
  415714:	mov	x26, x20
  415718:	sub	x19, x19, #0x4
  41571c:	ldr	x0, [x26], #-16
  415720:	bl	410628 <printf@plt+0xf0b8>
  415724:	mov	x24, x0
  415728:	mov	w2, #0x3                   	// #3
  41572c:	mov	w0, #0xffffffef            	// #-17
  415730:	b	414ff8 <printf@plt+0x13a88>
  415734:	ldur	x26, [x20, #-8]
  415738:	mov	x0, x26
  41573c:	ldr	x1, [x26]
  415740:	ldr	x1, [x1, #56]
  415744:	blr	x1
  415748:	mov	x24, x0
  41574c:	cbz	x0, 415958 <printf@plt+0x143e8>
  415750:	mov	x26, x20
  415754:	mov	x0, x24
  415758:	sub	x19, x19, #0x4
  41575c:	ldr	x1, [x26], #-16
  415760:	bl	409238 <printf@plt+0x7cc8>
  415764:	mov	w2, #0x2                   	// #2
  415768:	mov	w0, #0x0                   	// #0
  41576c:	b	414ff8 <printf@plt+0x13a88>
  415770:	ldur	x0, [x20, #-32]
  415774:	sub	x26, x20, #0x28
  415778:	ldur	x1, [x20, #-16]
  41577c:	sub	x19, x19, #0xa
  415780:	ldr	x2, [x20]
  415784:	bl	4102e0 <printf@plt+0xed70>
  415788:	mov	x24, x0
  41578c:	mov	w2, #0x7                   	// #7
  415790:	mov	w0, #0xfffffff3            	// #-13
  415794:	b	414ff8 <printf@plt+0x13a88>
  415798:	mov	x0, #0x20                  	// #32
  41579c:	bl	418c10 <_Znwm@@Base>
  4157a0:	ldp	x1, x2, [x20, #-8]
  4157a4:	mov	x24, x0
  4157a8:	bl	412408 <printf@plt+0x10e98>
  4157ac:	b	4151a0 <printf@plt+0x13c30>
  4157b0:	mov	x0, #0x20                  	// #32
  4157b4:	bl	418c10 <_Znwm@@Base>
  4157b8:	ldr	x2, [x20]
  4157bc:	mov	x24, x0
  4157c0:	ldur	w1, [x20, #-8]
  4157c4:	neg	w1, w1
  4157c8:	bl	4124a8 <printf@plt+0x10f38>
  4157cc:	b	4151a0 <printf@plt+0x13c30>
  4157d0:	mov	x0, #0x20                  	// #32
  4157d4:	bl	418c10 <_Znwm@@Base>
  4157d8:	ldur	w1, [x20, #-8]
  4157dc:	mov	x24, x0
  4157e0:	ldr	x2, [x20]
  4157e4:	bl	4124a8 <printf@plt+0x10f38>
  4157e8:	b	4151a0 <printf@plt+0x13c30>
  4157ec:	mov	x0, #0x20                  	// #32
  4157f0:	bl	418c10 <_Znwm@@Base>
  4157f4:	ldur	w1, [x20, #-8]
  4157f8:	mov	x24, x0
  4157fc:	ldr	x2, [x20]
  415800:	bl	412470 <printf@plt+0x10f00>
  415804:	b	4151a0 <printf@plt+0x13c30>
  415808:	mov	x26, x20
  41580c:	sub	x19, x19, #0x2
  415810:	mov	w2, #0x2                   	// #2
  415814:	mov	w0, #0x0                   	// #0
  415818:	ldr	x24, [x26], #-8
  41581c:	b	414ff8 <printf@plt+0x13a88>
  415820:	sub	x19, x19, #0x8
  415824:	sub	x26, x20, #0x20
  415828:	mov	w2, #0x8                   	// #8
  41582c:	mov	w0, #0x2e                  	// #46
  415830:	ldur	x24, [x20, #-8]
  415834:	b	414ff8 <printf@plt+0x13a88>
  415838:	ldp	x0, x1, [x20, #-24]
  41583c:	sub	x26, x20, #0x28
  415840:	ldr	x2, [x20]
  415844:	sub	x19, x19, #0xa
  415848:	bl	4130d8 <printf@plt+0x11b68>
  41584c:	mov	x24, x0
  415850:	mov	w2, #0x8                   	// #8
  415854:	mov	w0, #0x2e                  	// #46
  415858:	b	414ff8 <printf@plt+0x13a88>
  41585c:	mov	x26, x20
  415860:	mov	w1, #0x1                   	// #1
  415864:	b	4150b8 <printf@plt+0x13b48>
  415868:	mov	x26, x20
  41586c:	sub	x19, x19, #0x2
  415870:	ldr	x0, [x26], #-8
  415874:	bl	407d58 <printf@plt+0x67e8>
  415878:	adrp	x1, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  41587c:	mov	w2, #0x1                   	// #1
  415880:	mov	w0, #0xffffffb4            	// #-76
  415884:	str	w2, [x1, #3500]
  415888:	b	414ff8 <printf@plt+0x13a88>
  41588c:	ldr	x0, [sp, #136]
  415890:	b	4155c8 <printf@plt+0x14058>
  415894:	mov	x0, #0x18                  	// #24
  415898:	bl	418c10 <_Znwm@@Base>
  41589c:	ldr	x1, [x20]
  4158a0:	mov	x24, x0
  4158a4:	bl	4082d8 <printf@plt+0x6d68>
  4158a8:	b	415158 <printf@plt+0x13be8>
  4158ac:	mov	x0, #0x10                  	// #16
  4158b0:	bl	418c10 <_Znwm@@Base>
  4158b4:	mov	x24, x0
  4158b8:	bl	408368 <printf@plt+0x6df8>
  4158bc:	b	4150f0 <printf@plt+0x13b80>
  4158c0:	mov	x26, x20
  4158c4:	sub	x19, x19, #0x4
  4158c8:	ldr	x0, [x26], #-16
  4158cc:	bl	40d4a8 <printf@plt+0xbf38>
  4158d0:	mov	x24, x0
  4158d4:	mov	w2, #0x8                   	// #8
  4158d8:	mov	w0, #0x2e                  	// #46
  4158dc:	b	414ff8 <printf@plt+0x13a88>
  4158e0:	ldur	x0, [x20, #-16]
  4158e4:	mov	x2, #0x0                   	// #0
  4158e8:	ldr	x1, [x20]
  4158ec:	sub	x26, x20, #0x18
  4158f0:	sub	x19, x19, #0x6
  4158f4:	bl	4102e0 <printf@plt+0xed70>
  4158f8:	mov	x24, x0
  4158fc:	mov	w2, #0x7                   	// #7
  415900:	mov	w0, #0xfffffff3            	// #-13
  415904:	b	414ff8 <printf@plt+0x13a88>
  415908:	mov	x26, x20
  41590c:	sub	x19, x19, #0x2
  415910:	ldr	x0, [x26], #-8
  415914:	bl	40d4a8 <printf@plt+0xbf38>
  415918:	mov	x24, x0
  41591c:	mov	w2, #0x8                   	// #8
  415920:	mov	w0, #0x2e                  	// #46
  415924:	b	414ff8 <printf@plt+0x13a88>
  415928:	ldr	w0, [sp, #156]
  41592c:	bfxil	x24, x0, #0, #32
  415930:	b	41537c <printf@plt+0x13e0c>
  415934:	mov	x19, x22
  415938:	adrp	x0, 422000 <_ZdlPvm@@Base+0x9388>
  41593c:	mov	w20, #0x2                   	// #2
  415940:	add	x0, x0, #0xe0
  415944:	bl	4072d0 <printf@plt+0x5d60>
  415948:	b	414f84 <printf@plt+0x13a14>
  41594c:	mov	x19, x4
  415950:	mov	w20, #0x1                   	// #1
  415954:	b	414f8c <printf@plt+0x13a1c>
  415958:	mov	x0, #0x38                  	// #56
  41595c:	bl	418c10 <_Znwm@@Base>
  415960:	mov	x1, x26
  415964:	mov	x24, x0
  415968:	bl	4092e0 <printf@plt+0x7d70>
  41596c:	b	415750 <printf@plt+0x141e0>
  415970:	mov	x1, #0x18                  	// #24
  415974:	mov	x19, x0
  415978:	mov	x0, x24
  41597c:	bl	418c78 <_ZdlPvm@@Base>
  415980:	mov	x0, x19
  415984:	bl	401500 <_Unwind_Resume@plt>
  415988:	mov	x1, #0x38                  	// #56
  41598c:	b	415974 <printf@plt+0x14404>
  415990:	mov	x1, #0x18                  	// #24
  415994:	b	415974 <printf@plt+0x14404>
  415998:	mov	x1, #0x30                  	// #48
  41599c:	b	415974 <printf@plt+0x14404>
  4159a0:	mov	x1, #0x20                  	// #32
  4159a4:	b	415974 <printf@plt+0x14404>
  4159a8:	mov	x1, #0x20                  	// #32
  4159ac:	b	415974 <printf@plt+0x14404>
  4159b0:	mov	x1, #0x20                  	// #32
  4159b4:	b	415974 <printf@plt+0x14404>
  4159b8:	mov	x1, #0x10                  	// #16
  4159bc:	b	415974 <printf@plt+0x14404>
  4159c0:	mov	x1, #0x18                  	// #24
  4159c4:	b	415974 <printf@plt+0x14404>
  4159c8:	mov	x1, #0x20                  	// #32
  4159cc:	b	415974 <printf@plt+0x14404>
  4159d0:	mov	x1, #0x20                  	// #32
  4159d4:	b	415974 <printf@plt+0x14404>
  4159d8:	mov	x1, #0x20                  	// #32
  4159dc:	b	415974 <printf@plt+0x14404>
  4159e0:	mov	x1, #0x20                  	// #32
  4159e4:	b	415974 <printf@plt+0x14404>
  4159e8:	mov	x1, #0x18                  	// #24
  4159ec:	b	415974 <printf@plt+0x14404>
  4159f0:	mov	x1, #0x20                  	// #32
  4159f4:	b	415974 <printf@plt+0x14404>
  4159f8:	mov	x1, #0x18                  	// #24
  4159fc:	b	415974 <printf@plt+0x14404>
  415a00:	mov	x1, #0x10                  	// #16
  415a04:	b	415974 <printf@plt+0x14404>
  415a08:	mov	x1, #0x20                  	// #32
  415a0c:	b	415974 <printf@plt+0x14404>
  415a10:	mov	x1, #0x20                  	// #32
  415a14:	b	415974 <printf@plt+0x14404>
  415a18:	mov	x1, #0x20                  	// #32
  415a1c:	b	415974 <printf@plt+0x14404>
  415a20:	stp	x29, x30, [sp, #-48]!
  415a24:	adrp	x2, 43f000 <stderr@@GLIBC_2.17+0x3270>
  415a28:	mov	x29, sp
  415a2c:	ldr	x2, [x2, #768]
  415a30:	stp	x19, x20, [sp, #16]
  415a34:	mov	w19, w0
  415a38:	str	x21, [sp, #32]
  415a3c:	mov	x20, x1
  415a40:	adrp	x21, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  415a44:	cbz	x2, 415a58 <printf@plt+0x144e8>
  415a48:	ldr	x0, [x21, #3472]
  415a4c:	adrp	x1, 422000 <_ZdlPvm@@Base+0x9388>
  415a50:	add	x1, x1, #0x9f8
  415a54:	bl	4012e0 <fprintf@plt>
  415a58:	ldr	x0, [x21, #3472]
  415a5c:	mov	x3, x20
  415a60:	mov	w2, w19
  415a64:	adrp	x1, 422000 <_ZdlPvm@@Base+0x9388>
  415a68:	add	x1, x1, #0xa00
  415a6c:	bl	4012e0 <fprintf@plt>
  415a70:	ldr	x0, [x21, #3472]
  415a74:	bl	401430 <fflush@plt>
  415a78:	bl	4014b0 <abort@plt>
  415a7c:	nop
  415a80:	stp	x29, x30, [sp, #-128]!
  415a84:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2270>
  415a88:	mov	w1, #0x1                   	// #1
  415a8c:	mov	x29, sp
  415a90:	stp	x21, x22, [sp, #32]
  415a94:	add	x22, x0, #0x720
  415a98:	add	x4, x22, #0xa10
  415a9c:	add	x3, x22, #0x10
  415aa0:	add	x6, x22, #0x410
  415aa4:	add	x5, x22, #0x610
  415aa8:	stp	x19, x20, [sp, #16]
  415aac:	mov	w20, w1
  415ab0:	stp	x23, x24, [sp, #48]
  415ab4:	add	x24, x22, #0x210
  415ab8:	add	x23, x22, #0x810
  415abc:	stp	x25, x26, [sp, #64]
  415ac0:	add	x26, x22, #0x510
  415ac4:	add	x25, x22, #0x710
  415ac8:	stp	x27, x28, [sp, #80]
  415acc:	add	x28, x22, #0x110
  415ad0:	add	x27, x22, #0x310
  415ad4:	add	x22, x22, #0x910
  415ad8:	str	w1, [x0, #1824]
  415adc:	mov	x19, #0x0                   	// #0
  415ae0:	tst	w19, #0xffffff80
  415ae4:	mov	w21, w19
  415ae8:	b.ne	415c30 <printf@plt+0x146c0>  // b.any
  415aec:	stp	x4, x3, [sp, #96]
  415af0:	stp	x6, x5, [sp, #112]
  415af4:	bl	401400 <__ctype_b_loc@plt>
  415af8:	lsl	x1, x19, #1
  415afc:	ldr	x2, [x0]
  415b00:	ldp	x4, x3, [sp, #96]
  415b04:	ldrh	w2, [x2, x1]
  415b08:	ldp	x6, x5, [sp, #112]
  415b0c:	tbz	w2, #10, 415c60 <printf@plt+0x146f0>
  415b10:	strb	w20, [x19, x4]
  415b14:	ldr	x2, [x0]
  415b18:	ldrh	w2, [x2, x1]
  415b1c:	tbnz	w2, #8, 415c70 <printf@plt+0x14700>
  415b20:	strb	wzr, [x19, x3]
  415b24:	ldr	x2, [x0]
  415b28:	ldrh	w2, [x2, x1]
  415b2c:	tbnz	w2, #9, 415c80 <printf@plt+0x14710>
  415b30:	strb	wzr, [x19, x28]
  415b34:	sub	w21, w21, #0x30
  415b38:	mov	w2, #0x0                   	// #0
  415b3c:	cmp	w21, #0xa
  415b40:	csel	w2, w20, w2, cc  // cc = lo, ul, last
  415b44:	strb	w2, [x19, x24]
  415b48:	ldr	x2, [x0]
  415b4c:	ldrh	w2, [x2, x1]
  415b50:	tbnz	w2, #12, 415c18 <printf@plt+0x146a8>
  415b54:	strb	wzr, [x19, x27]
  415b58:	ldr	x2, [x0]
  415b5c:	ldrh	w2, [x2, x1]
  415b60:	tbnz	w2, #13, 415c28 <printf@plt+0x146b8>
  415b64:	strb	wzr, [x19, x6]
  415b68:	ldr	x2, [x0]
  415b6c:	ldrh	w2, [x2, x1]
  415b70:	tbnz	w2, #2, 415be0 <printf@plt+0x14670>
  415b74:	strb	wzr, [x19, x26]
  415b78:	ldr	x2, [x0]
  415b7c:	ldrh	w2, [x2, x1]
  415b80:	tbnz	w2, #3, 415bf0 <printf@plt+0x14680>
  415b84:	strb	wzr, [x19, x5]
  415b88:	ldr	x2, [x0]
  415b8c:	ldrh	w2, [x2, x1]
  415b90:	tbnz	w2, #14, 415c00 <printf@plt+0x14690>
  415b94:	strb	wzr, [x19, x25]
  415b98:	ldr	x2, [x0]
  415b9c:	ldrsh	w2, [x2, x1]
  415ba0:	tbnz	w2, #31, 415c10 <printf@plt+0x146a0>
  415ba4:	strb	wzr, [x19, x23]
  415ba8:	ldr	x0, [x0]
  415bac:	ldrh	w0, [x0, x1]
  415bb0:	ubfx	x0, x0, #1, #1
  415bb4:	strb	w0, [x19, x22]
  415bb8:	add	x19, x19, #0x1
  415bbc:	cmp	x19, #0x100
  415bc0:	b.ne	415ae0 <printf@plt+0x14570>  // b.any
  415bc4:	ldp	x19, x20, [sp, #16]
  415bc8:	ldp	x21, x22, [sp, #32]
  415bcc:	ldp	x23, x24, [sp, #48]
  415bd0:	ldp	x25, x26, [sp, #64]
  415bd4:	ldp	x27, x28, [sp, #80]
  415bd8:	ldp	x29, x30, [sp], #128
  415bdc:	ret
  415be0:	strb	w20, [x19, x26]
  415be4:	ldr	x2, [x0]
  415be8:	ldrh	w2, [x2, x1]
  415bec:	tbz	w2, #3, 415b84 <printf@plt+0x14614>
  415bf0:	strb	w20, [x19, x5]
  415bf4:	ldr	x2, [x0]
  415bf8:	ldrh	w2, [x2, x1]
  415bfc:	tbz	w2, #14, 415b94 <printf@plt+0x14624>
  415c00:	strb	w20, [x19, x25]
  415c04:	ldr	x2, [x0]
  415c08:	ldrsh	w2, [x2, x1]
  415c0c:	tbz	w2, #31, 415ba4 <printf@plt+0x14634>
  415c10:	strb	w20, [x19, x23]
  415c14:	b	415ba8 <printf@plt+0x14638>
  415c18:	strb	w20, [x19, x27]
  415c1c:	ldr	x2, [x0]
  415c20:	ldrh	w2, [x2, x1]
  415c24:	tbz	w2, #13, 415b64 <printf@plt+0x145f4>
  415c28:	strb	w20, [x19, x6]
  415c2c:	b	415b68 <printf@plt+0x145f8>
  415c30:	mov	w0, #0x0                   	// #0
  415c34:	strb	wzr, [x19, x4]
  415c38:	strb	wzr, [x19, x3]
  415c3c:	strb	wzr, [x19, x28]
  415c40:	strb	wzr, [x19, x24]
  415c44:	strb	wzr, [x19, x27]
  415c48:	strb	wzr, [x19, x6]
  415c4c:	strb	wzr, [x19, x26]
  415c50:	strb	wzr, [x19, x5]
  415c54:	strb	wzr, [x19, x25]
  415c58:	strb	wzr, [x19, x23]
  415c5c:	b	415bb4 <printf@plt+0x14644>
  415c60:	strb	wzr, [x19, x4]
  415c64:	ldr	x2, [x0]
  415c68:	ldrh	w2, [x2, x1]
  415c6c:	tbz	w2, #8, 415b20 <printf@plt+0x145b0>
  415c70:	strb	w20, [x19, x3]
  415c74:	ldr	x2, [x0]
  415c78:	ldrh	w2, [x2, x1]
  415c7c:	tbz	w2, #9, 415b30 <printf@plt+0x145c0>
  415c80:	strb	w20, [x19, x28]
  415c84:	b	415b34 <printf@plt+0x145c4>
  415c88:	mov	x2, #0x100                 	// #256
  415c8c:	mov	w1, #0x0                   	// #0
  415c90:	b	401340 <memset@plt>
  415c94:	nop
  415c98:	mov	x2, #0x100                 	// #256
  415c9c:	mov	w1, #0x0                   	// #0
  415ca0:	b	401340 <memset@plt>
  415ca4:	nop
  415ca8:	stp	x29, x30, [sp, #-32]!
  415cac:	mov	x2, #0x100                 	// #256
  415cb0:	mov	x29, sp
  415cb4:	stp	x19, x20, [sp, #16]
  415cb8:	mov	x19, x1
  415cbc:	mov	x20, x0
  415cc0:	mov	w1, #0x0                   	// #0
  415cc4:	bl	401340 <memset@plt>
  415cc8:	ldrb	w2, [x19]
  415ccc:	cbz	w2, 415ce4 <printf@plt+0x14774>
  415cd0:	mov	w0, #0x1                   	// #1
  415cd4:	nop
  415cd8:	strb	w0, [x20, w2, sxtw]
  415cdc:	ldrb	w2, [x19, #1]!
  415ce0:	cbnz	w2, 415cd8 <printf@plt+0x14768>
  415ce4:	ldp	x19, x20, [sp, #16]
  415ce8:	ldp	x29, x30, [sp], #32
  415cec:	ret
  415cf0:	stp	x29, x30, [sp, #-32]!
  415cf4:	mov	x2, #0x100                 	// #256
  415cf8:	mov	x29, sp
  415cfc:	stp	x19, x20, [sp, #16]
  415d00:	mov	x19, x1
  415d04:	mov	x20, x0
  415d08:	mov	w1, #0x0                   	// #0
  415d0c:	bl	401340 <memset@plt>
  415d10:	ldrb	w2, [x19]
  415d14:	cbz	w2, 415d2c <printf@plt+0x147bc>
  415d18:	mov	w0, #0x1                   	// #1
  415d1c:	nop
  415d20:	strb	w0, [x20, w2, sxtw]
  415d24:	ldrb	w2, [x19, #1]!
  415d28:	cbnz	w2, 415d20 <printf@plt+0x147b0>
  415d2c:	ldp	x19, x20, [sp, #16]
  415d30:	ldp	x29, x30, [sp], #32
  415d34:	ret
  415d38:	ret
  415d3c:	nop
  415d40:	mov	x2, #0x0                   	// #0
  415d44:	mov	w4, #0x1                   	// #1
  415d48:	ldrb	w3, [x1, x2]
  415d4c:	cbz	w3, 415d54 <printf@plt+0x147e4>
  415d50:	strb	w4, [x0, x2]
  415d54:	add	x2, x2, #0x1
  415d58:	cmp	x2, #0x100
  415d5c:	b.ne	415d48 <printf@plt+0x147d8>  // b.any
  415d60:	ret
  415d64:	nop
  415d68:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2270>
  415d6c:	ldr	w0, [x0, #1824]
  415d70:	cbnz	w0, 415d78 <printf@plt+0x14808>
  415d74:	b	415a80 <printf@plt+0x14510>
  415d78:	ret
  415d7c:	nop
  415d80:	stp	x29, x30, [sp, #-16]!
  415d84:	adrp	x0, 422000 <_ZdlPvm@@Base+0x9388>
  415d88:	add	x0, x0, #0xa30
  415d8c:	mov	x29, sp
  415d90:	bl	4014c0 <getenv@plt>
  415d94:	cbz	x0, 415da0 <printf@plt+0x14830>
  415d98:	adrp	x1, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  415d9c:	str	x0, [x1, #3136]
  415da0:	ldp	x29, x30, [sp], #16
  415da4:	ret
  415da8:	cmp	x1, #0x0
  415dac:	adrp	x2, 422000 <_ZdlPvm@@Base+0x9388>
  415db0:	add	x2, x2, #0xa48
  415db4:	mov	w3, #0x1                   	// #1
  415db8:	csel	x1, x2, x1, eq  // eq = none
  415dbc:	str	w3, [x0]
  415dc0:	str	x1, [x0, #8]
  415dc4:	ret
  415dc8:	str	wzr, [x0]
  415dcc:	ret
  415dd0:	mov	w2, #0x3                   	// #3
  415dd4:	str	w2, [x0]
  415dd8:	str	w1, [x0, #8]
  415ddc:	ret
  415de0:	mov	w2, #0x4                   	// #4
  415de4:	str	w2, [x0]
  415de8:	str	w1, [x0, #8]
  415dec:	ret
  415df0:	mov	w2, #0x2                   	// #2
  415df4:	str	w2, [x0]
  415df8:	strb	w1, [x0, #8]
  415dfc:	ret
  415e00:	mov	w1, #0x5                   	// #5
  415e04:	str	w1, [x0]
  415e08:	str	d0, [x0, #8]
  415e0c:	ret
  415e10:	ldr	w0, [x0]
  415e14:	cmp	w0, #0x0
  415e18:	cset	w0, eq  // eq = none
  415e1c:	ret
  415e20:	stp	x29, x30, [sp, #-16]!
  415e24:	mov	x29, sp
  415e28:	ldr	w1, [x0]
  415e2c:	cmp	w1, #0x3
  415e30:	b.eq	415e88 <printf@plt+0x14918>  // b.none
  415e34:	b.ls	415e64 <printf@plt+0x148f4>  // b.plast
  415e38:	cmp	w1, #0x4
  415e3c:	b.eq	415ea0 <printf@plt+0x14930>  // b.none
  415e40:	cmp	w1, #0x5
  415e44:	b.ne	415eb8 <printf@plt+0x14948>  // b.any
  415e48:	adrp	x2, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  415e4c:	ldr	d0, [x0, #8]
  415e50:	ldp	x29, x30, [sp], #16
  415e54:	adrp	x1, 422000 <_ZdlPvm@@Base+0x9388>
  415e58:	ldr	x0, [x2, #3472]
  415e5c:	add	x1, x1, #0xa50
  415e60:	b	4012e0 <fprintf@plt>
  415e64:	cmp	w1, #0x1
  415e68:	b.eq	415ec0 <printf@plt+0x14950>  // b.none
  415e6c:	cmp	w1, #0x2
  415e70:	b.ne	415eb8 <printf@plt+0x14948>  // b.any
  415e74:	ldp	x29, x30, [sp], #16
  415e78:	adrp	x1, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  415e7c:	ldrb	w0, [x0, #8]
  415e80:	ldr	x1, [x1, #3472]
  415e84:	b	4012f0 <putc@plt>
  415e88:	ldr	w0, [x0, #8]
  415e8c:	bl	418968 <printf@plt+0x173f8>
  415e90:	ldp	x29, x30, [sp], #16
  415e94:	adrp	x1, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  415e98:	ldr	x1, [x1, #3472]
  415e9c:	b	4012a0 <fputs@plt>
  415ea0:	ldr	w0, [x0, #8]
  415ea4:	bl	418a00 <printf@plt+0x17490>
  415ea8:	ldp	x29, x30, [sp], #16
  415eac:	adrp	x1, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  415eb0:	ldr	x1, [x1, #3472]
  415eb4:	b	4012a0 <fputs@plt>
  415eb8:	ldp	x29, x30, [sp], #16
  415ebc:	ret
  415ec0:	ldp	x29, x30, [sp], #16
  415ec4:	adrp	x1, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  415ec8:	ldr	x0, [x0, #8]
  415ecc:	ldr	x1, [x1, #3472]
  415ed0:	b	4012a0 <fputs@plt>
  415ed4:	nop
  415ed8:	stp	x29, x30, [sp, #-64]!
  415edc:	mov	x29, sp
  415ee0:	stp	x19, x20, [sp, #16]
  415ee4:	mov	x19, x0
  415ee8:	stp	x21, x22, [sp, #32]
  415eec:	stp	x23, x24, [sp, #48]
  415ef0:	cbz	x0, 41600c <printf@plt+0x14a9c>
  415ef4:	mov	x4, x0
  415ef8:	adrp	x24, 422000 <_ZdlPvm@@Base+0x9388>
  415efc:	mov	x21, x1
  415f00:	mov	x22, x2
  415f04:	mov	x23, x3
  415f08:	add	x24, x24, #0xa58
  415f0c:	ldrb	w0, [x4], #1
  415f10:	adrp	x20, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  415f14:	cbnz	w0, 415f5c <printf@plt+0x149ec>
  415f18:	b	415f7c <printf@plt+0x14a0c>
  415f1c:	ldrb	w4, [x19, #1]
  415f20:	add	x19, x19, #0x2
  415f24:	cmp	w4, #0x32
  415f28:	b.eq	415fac <printf@plt+0x14a3c>  // b.none
  415f2c:	b.hi	415f90 <printf@plt+0x14a20>  // b.pmore
  415f30:	cmp	w4, #0x25
  415f34:	b.eq	415fd0 <printf@plt+0x14a60>  // b.none
  415f38:	cmp	w4, #0x31
  415f3c:	b.ne	415fc0 <printf@plt+0x14a50>  // b.any
  415f40:	ldr	w0, [x21]
  415f44:	cbz	w0, 415fdc <printf@plt+0x14a6c>
  415f48:	mov	x0, x21
  415f4c:	bl	415e20 <printf@plt+0x148b0>
  415f50:	mov	x4, x19
  415f54:	ldrb	w0, [x4], #1
  415f58:	cbz	w0, 415f7c <printf@plt+0x14a0c>
  415f5c:	cmp	w0, #0x25
  415f60:	b.eq	415f1c <printf@plt+0x149ac>  // b.none
  415f64:	ldr	x1, [x20, #3472]
  415f68:	mov	x19, x4
  415f6c:	bl	4012f0 <putc@plt>
  415f70:	mov	x4, x19
  415f74:	ldrb	w0, [x4], #1
  415f78:	cbnz	w0, 415f5c <printf@plt+0x149ec>
  415f7c:	ldp	x19, x20, [sp, #16]
  415f80:	ldp	x21, x22, [sp, #32]
  415f84:	ldp	x23, x24, [sp, #48]
  415f88:	ldp	x29, x30, [sp], #64
  415f8c:	ret
  415f90:	cmp	w4, #0x33
  415f94:	b.ne	415fc0 <printf@plt+0x14a50>  // b.any
  415f98:	ldr	w0, [x23]
  415f9c:	cbz	w0, 415ffc <printf@plt+0x14a8c>
  415fa0:	mov	x0, x23
  415fa4:	bl	415e20 <printf@plt+0x148b0>
  415fa8:	b	415f50 <printf@plt+0x149e0>
  415fac:	ldr	w0, [x22]
  415fb0:	cbz	w0, 415fec <printf@plt+0x14a7c>
  415fb4:	mov	x0, x22
  415fb8:	bl	415e20 <printf@plt+0x148b0>
  415fbc:	b	415f50 <printf@plt+0x149e0>
  415fc0:	mov	x1, x24
  415fc4:	mov	w0, #0x78                  	// #120
  415fc8:	bl	415a20 <printf@plt+0x144b0>
  415fcc:	b	415f50 <printf@plt+0x149e0>
  415fd0:	ldr	x1, [x20, #3472]
  415fd4:	bl	4013f0 <fputc@plt>
  415fd8:	b	415f50 <printf@plt+0x149e0>
  415fdc:	mov	x1, x24
  415fe0:	mov	w0, #0x6c                  	// #108
  415fe4:	bl	415a20 <printf@plt+0x144b0>
  415fe8:	b	415f48 <printf@plt+0x149d8>
  415fec:	mov	x1, x24
  415ff0:	mov	w0, #0x70                  	// #112
  415ff4:	bl	415a20 <printf@plt+0x144b0>
  415ff8:	b	415fb4 <printf@plt+0x14a44>
  415ffc:	mov	x1, x24
  416000:	mov	w0, #0x74                  	// #116
  416004:	bl	415a20 <printf@plt+0x144b0>
  416008:	b	415fa0 <printf@plt+0x14a30>
  41600c:	mov	w0, #0x62                  	// #98
  416010:	adrp	x1, 422000 <_ZdlPvm@@Base+0x9388>
  416014:	add	x1, x1, #0xa58
  416018:	bl	415a20 <printf@plt+0x144b0>
  41601c:	ldrb	w0, [x19]
  416020:	brk	#0x3e8
  416024:	nop
  416028:	stp	x29, x30, [sp, #-96]!
  41602c:	adrp	x7, 43f000 <stderr@@GLIBC_2.17+0x3270>
  416030:	adrp	x6, 43f000 <stderr@@GLIBC_2.17+0x3270>
  416034:	adrp	x5, 43f000 <stderr@@GLIBC_2.17+0x3270>
  416038:	mov	x29, sp
  41603c:	adrp	x4, 43f000 <stderr@@GLIBC_2.17+0x3270>
  416040:	stp	x25, x26, [sp, #64]
  416044:	ldr	w26, [x6, #716]
  416048:	ldr	x25, [x7, #592]
  41604c:	stp	x19, x20, [sp, #16]
  416050:	mov	x20, x0
  416054:	ldr	x6, [x5, #768]
  416058:	cmp	x25, #0x0
  41605c:	mvn	w5, w26
  416060:	stp	x21, x22, [sp, #32]
  416064:	adrp	x19, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  416068:	stp	x23, x24, [sp, #48]
  41606c:	cset	w24, ne  // ne = any
  416070:	mov	x21, x1
  416074:	str	x27, [sp, #80]
  416078:	mov	x22, x2
  41607c:	ldr	x27, [x4, #584]
  416080:	mov	x23, x3
  416084:	and	w24, w24, w5, lsr #31
  416088:	cbz	x6, 4160f0 <printf@plt+0x14b80>
  41608c:	ldr	x0, [x19, #3472]
  416090:	adrp	x1, 422000 <_ZdlPvm@@Base+0x9388>
  416094:	mov	x2, x6
  416098:	add	x1, x1, #0xa90
  41609c:	bl	4012e0 <fprintf@plt>
  4160a0:	cbnz	w24, 4160f4 <printf@plt+0x14b84>
  4160a4:	ldr	x1, [x19, #3472]
  4160a8:	mov	w0, #0x20                  	// #32
  4160ac:	bl	4013f0 <fputc@plt>
  4160b0:	mov	x3, x23
  4160b4:	mov	x2, x22
  4160b8:	mov	x1, x21
  4160bc:	mov	x0, x20
  4160c0:	bl	415ed8 <printf@plt+0x14968>
  4160c4:	ldr	x1, [x19, #3472]
  4160c8:	mov	w0, #0xa                   	// #10
  4160cc:	bl	4013f0 <fputc@plt>
  4160d0:	ldr	x0, [x19, #3472]
  4160d4:	ldp	x19, x20, [sp, #16]
  4160d8:	ldp	x21, x22, [sp, #32]
  4160dc:	ldp	x23, x24, [sp, #48]
  4160e0:	ldp	x25, x26, [sp, #64]
  4160e4:	ldr	x27, [sp, #80]
  4160e8:	ldp	x29, x30, [sp], #96
  4160ec:	b	401430 <fflush@plt>
  4160f0:	cbz	w24, 4160b0 <printf@plt+0x14b40>
  4160f4:	ldrb	w0, [x25]
  4160f8:	cmp	w0, #0x2d
  4160fc:	b.eq	416124 <printf@plt+0x14bb4>  // b.none
  416100:	ldr	x0, [x19, #3472]
  416104:	cbz	x27, 416140 <printf@plt+0x14bd0>
  416108:	mov	w4, w26
  41610c:	mov	x3, x27
  416110:	mov	x2, x25
  416114:	adrp	x1, 422000 <_ZdlPvm@@Base+0x9388>
  416118:	add	x1, x1, #0xa98
  41611c:	bl	4012e0 <fprintf@plt>
  416120:	b	4160a4 <printf@plt+0x14b34>
  416124:	ldrb	w1, [x25, #1]
  416128:	adrp	x0, 422000 <_ZdlPvm@@Base+0x9388>
  41612c:	add	x0, x0, #0xa78
  416130:	cmp	w1, #0x0
  416134:	csel	x25, x0, x25, eq  // eq = none
  416138:	ldr	x0, [x19, #3472]
  41613c:	cbnz	x27, 416108 <printf@plt+0x14b98>
  416140:	mov	w3, w26
  416144:	mov	x2, x25
  416148:	adrp	x1, 422000 <_ZdlPvm@@Base+0x9388>
  41614c:	add	x1, x1, #0xaa8
  416150:	bl	4012e0 <fprintf@plt>
  416154:	b	4160a4 <printf@plt+0x14b34>
  416158:	stp	x29, x30, [sp, #-96]!
  41615c:	adrp	x7, 43f000 <stderr@@GLIBC_2.17+0x3270>
  416160:	adrp	x6, 43f000 <stderr@@GLIBC_2.17+0x3270>
  416164:	adrp	x5, 43f000 <stderr@@GLIBC_2.17+0x3270>
  416168:	mov	x29, sp
  41616c:	adrp	x4, 43f000 <stderr@@GLIBC_2.17+0x3270>
  416170:	stp	x25, x26, [sp, #64]
  416174:	ldr	w26, [x6, #716]
  416178:	ldr	x25, [x7, #592]
  41617c:	stp	x19, x20, [sp, #16]
  416180:	adrp	x19, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  416184:	ldr	x6, [x5, #768]
  416188:	cmp	x25, #0x0
  41618c:	mvn	w5, w26
  416190:	stp	x21, x22, [sp, #32]
  416194:	mov	x20, x0
  416198:	stp	x23, x24, [sp, #48]
  41619c:	cset	w24, ne  // ne = any
  4161a0:	mov	x21, x1
  4161a4:	str	x27, [sp, #80]
  4161a8:	mov	x22, x2
  4161ac:	ldr	x0, [x19, #3472]
  4161b0:	mov	x23, x3
  4161b4:	ldr	x27, [x4, #584]
  4161b8:	and	w24, w24, w5, lsr #31
  4161bc:	cbz	x6, 416288 <printf@plt+0x14d18>
  4161c0:	adrp	x1, 422000 <_ZdlPvm@@Base+0x9388>
  4161c4:	mov	x2, x6
  4161c8:	add	x1, x1, #0xa90
  4161cc:	bl	4012e0 <fprintf@plt>
  4161d0:	cbz	w24, 416214 <printf@plt+0x14ca4>
  4161d4:	ldr	x0, [x19, #3472]
  4161d8:	ldrb	w1, [x25]
  4161dc:	cmp	w1, #0x2d
  4161e0:	b.ne	4161f8 <printf@plt+0x14c88>  // b.any
  4161e4:	ldrb	w2, [x25, #1]
  4161e8:	adrp	x1, 422000 <_ZdlPvm@@Base+0x9388>
  4161ec:	add	x1, x1, #0xa78
  4161f0:	cmp	w2, #0x0
  4161f4:	csel	x25, x1, x25, eq  // eq = none
  4161f8:	cbz	x27, 416290 <printf@plt+0x14d20>
  4161fc:	adrp	x1, 422000 <_ZdlPvm@@Base+0x9388>
  416200:	mov	w4, w26
  416204:	mov	x3, x27
  416208:	mov	x2, x25
  41620c:	add	x1, x1, #0xa98
  416210:	bl	4012e0 <fprintf@plt>
  416214:	ldr	x1, [x19, #3472]
  416218:	mov	w0, #0x20                  	// #32
  41621c:	bl	4013f0 <fputc@plt>
  416220:	ldr	x0, [x19, #3472]
  416224:	mov	x3, x0
  416228:	mov	x2, #0x8                   	// #8
  41622c:	mov	x1, #0x1                   	// #1
  416230:	adrp	x0, 422000 <_ZdlPvm@@Base+0x9388>
  416234:	add	x0, x0, #0xab0
  416238:	bl	4014f0 <fwrite@plt>
  41623c:	ldr	x1, [x19, #3472]
  416240:	mov	w0, #0x20                  	// #32
  416244:	bl	4013f0 <fputc@plt>
  416248:	mov	x3, x23
  41624c:	mov	x2, x22
  416250:	mov	x1, x21
  416254:	mov	x0, x20
  416258:	bl	415ed8 <printf@plt+0x14968>
  41625c:	ldr	x1, [x19, #3472]
  416260:	mov	w0, #0xa                   	// #10
  416264:	bl	4013f0 <fputc@plt>
  416268:	ldr	x0, [x19, #3472]
  41626c:	ldp	x19, x20, [sp, #16]
  416270:	ldp	x21, x22, [sp, #32]
  416274:	ldp	x23, x24, [sp, #48]
  416278:	ldp	x25, x26, [sp, #64]
  41627c:	ldr	x27, [sp, #80]
  416280:	ldp	x29, x30, [sp], #96
  416284:	b	401430 <fflush@plt>
  416288:	cbnz	w24, 4161d8 <printf@plt+0x14c68>
  41628c:	b	416224 <printf@plt+0x14cb4>
  416290:	mov	w3, w26
  416294:	mov	x2, x25
  416298:	adrp	x1, 422000 <_ZdlPvm@@Base+0x9388>
  41629c:	add	x1, x1, #0xaa8
  4162a0:	bl	4012e0 <fprintf@plt>
  4162a4:	b	416214 <printf@plt+0x14ca4>
  4162a8:	stp	x29, x30, [sp, #-96]!
  4162ac:	adrp	x7, 43f000 <stderr@@GLIBC_2.17+0x3270>
  4162b0:	adrp	x6, 43f000 <stderr@@GLIBC_2.17+0x3270>
  4162b4:	adrp	x5, 43f000 <stderr@@GLIBC_2.17+0x3270>
  4162b8:	mov	x29, sp
  4162bc:	adrp	x4, 43f000 <stderr@@GLIBC_2.17+0x3270>
  4162c0:	stp	x25, x26, [sp, #64]
  4162c4:	ldr	w26, [x6, #716]
  4162c8:	ldr	x25, [x7, #592]
  4162cc:	stp	x19, x20, [sp, #16]
  4162d0:	adrp	x19, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4162d4:	ldr	x6, [x5, #768]
  4162d8:	cmp	x25, #0x0
  4162dc:	mvn	w5, w26
  4162e0:	stp	x21, x22, [sp, #32]
  4162e4:	mov	x20, x0
  4162e8:	stp	x23, x24, [sp, #48]
  4162ec:	cset	w24, ne  // ne = any
  4162f0:	mov	x21, x1
  4162f4:	str	x27, [sp, #80]
  4162f8:	mov	x22, x2
  4162fc:	ldr	x0, [x19, #3472]
  416300:	mov	x23, x3
  416304:	ldr	x27, [x4, #584]
  416308:	and	w24, w24, w5, lsr #31
  41630c:	cbz	x6, 4163dc <printf@plt+0x14e6c>
  416310:	adrp	x1, 422000 <_ZdlPvm@@Base+0x9388>
  416314:	mov	x2, x6
  416318:	add	x1, x1, #0xa90
  41631c:	bl	4012e0 <fprintf@plt>
  416320:	cbz	w24, 416364 <printf@plt+0x14df4>
  416324:	ldr	x0, [x19, #3472]
  416328:	ldrb	w1, [x25]
  41632c:	cmp	w1, #0x2d
  416330:	b.ne	416348 <printf@plt+0x14dd8>  // b.any
  416334:	ldrb	w2, [x25, #1]
  416338:	adrp	x1, 422000 <_ZdlPvm@@Base+0x9388>
  41633c:	add	x1, x1, #0xa78
  416340:	cmp	w2, #0x0
  416344:	csel	x25, x1, x25, eq  // eq = none
  416348:	cbz	x27, 4163e4 <printf@plt+0x14e74>
  41634c:	adrp	x1, 422000 <_ZdlPvm@@Base+0x9388>
  416350:	mov	w4, w26
  416354:	mov	x3, x27
  416358:	mov	x2, x25
  41635c:	add	x1, x1, #0xa98
  416360:	bl	4012e0 <fprintf@plt>
  416364:	ldr	x1, [x19, #3472]
  416368:	mov	w0, #0x20                  	// #32
  41636c:	bl	4013f0 <fputc@plt>
  416370:	ldr	x0, [x19, #3472]
  416374:	mov	x3, x0
  416378:	mov	x2, #0xc                   	// #12
  41637c:	mov	x1, #0x1                   	// #1
  416380:	adrp	x0, 422000 <_ZdlPvm@@Base+0x9388>
  416384:	add	x0, x0, #0xac0
  416388:	bl	4014f0 <fwrite@plt>
  41638c:	ldr	x1, [x19, #3472]
  416390:	mov	w0, #0x20                  	// #32
  416394:	bl	4013f0 <fputc@plt>
  416398:	mov	x3, x23
  41639c:	mov	x2, x22
  4163a0:	mov	x1, x21
  4163a4:	mov	x0, x20
  4163a8:	bl	415ed8 <printf@plt+0x14968>
  4163ac:	ldr	x1, [x19, #3472]
  4163b0:	mov	w0, #0xa                   	// #10
  4163b4:	bl	4013f0 <fputc@plt>
  4163b8:	ldr	x0, [x19, #3472]
  4163bc:	bl	401430 <fflush@plt>
  4163c0:	ldp	x19, x20, [sp, #16]
  4163c4:	ldp	x21, x22, [sp, #32]
  4163c8:	ldp	x23, x24, [sp, #48]
  4163cc:	ldp	x25, x26, [sp, #64]
  4163d0:	ldr	x27, [sp, #80]
  4163d4:	ldp	x29, x30, [sp], #96
  4163d8:	b	416748 <printf@plt+0x151d8>
  4163dc:	cbnz	w24, 416328 <printf@plt+0x14db8>
  4163e0:	b	416374 <printf@plt+0x14e04>
  4163e4:	mov	w3, w26
  4163e8:	mov	x2, x25
  4163ec:	adrp	x1, 422000 <_ZdlPvm@@Base+0x9388>
  4163f0:	add	x1, x1, #0xaa8
  4163f4:	bl	4012e0 <fprintf@plt>
  4163f8:	b	416364 <printf@plt+0x14df4>
  4163fc:	nop
  416400:	stp	x29, x30, [sp, #-80]!
  416404:	adrp	x6, 43f000 <stderr@@GLIBC_2.17+0x3270>
  416408:	cmp	x0, #0x0
  41640c:	mov	x29, sp
  416410:	ldr	x7, [x6, #768]
  416414:	mvn	w6, w1
  416418:	stp	x19, x20, [sp, #16]
  41641c:	mov	x20, x0
  416420:	lsr	w6, w6, #31
  416424:	stp	x21, x22, [sp, #32]
  416428:	csel	w19, w6, wzr, ne  // ne = any
  41642c:	mov	w22, w1
  416430:	stp	x23, x24, [sp, #48]
  416434:	adrp	x21, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  416438:	mov	x23, x2
  41643c:	stp	x25, x26, [sp, #64]
  416440:	mov	x24, x3
  416444:	mov	x25, x4
  416448:	mov	x26, x5
  41644c:	cbz	x7, 4164b0 <printf@plt+0x14f40>
  416450:	ldr	x0, [x21, #3472]
  416454:	adrp	x1, 422000 <_ZdlPvm@@Base+0x9388>
  416458:	mov	x2, x7
  41645c:	add	x1, x1, #0xa90
  416460:	bl	4012e0 <fprintf@plt>
  416464:	cbnz	w19, 4164b4 <printf@plt+0x14f44>
  416468:	ldr	x1, [x21, #3472]
  41646c:	mov	w0, #0x20                  	// #32
  416470:	bl	4013f0 <fputc@plt>
  416474:	mov	x3, x26
  416478:	mov	x2, x25
  41647c:	mov	x1, x24
  416480:	mov	x0, x23
  416484:	bl	415ed8 <printf@plt+0x14968>
  416488:	ldr	x1, [x21, #3472]
  41648c:	mov	w0, #0xa                   	// #10
  416490:	bl	4013f0 <fputc@plt>
  416494:	ldr	x0, [x21, #3472]
  416498:	ldp	x19, x20, [sp, #16]
  41649c:	ldp	x21, x22, [sp, #32]
  4164a0:	ldp	x23, x24, [sp, #48]
  4164a4:	ldp	x25, x26, [sp, #64]
  4164a8:	ldp	x29, x30, [sp], #80
  4164ac:	b	401430 <fflush@plt>
  4164b0:	cbz	w19, 416474 <printf@plt+0x14f04>
  4164b4:	ldrb	w0, [x20]
  4164b8:	cmp	w0, #0x2d
  4164bc:	b.eq	4164dc <printf@plt+0x14f6c>  // b.none
  4164c0:	ldr	x0, [x21, #3472]
  4164c4:	mov	w3, w22
  4164c8:	mov	x2, x20
  4164cc:	adrp	x1, 422000 <_ZdlPvm@@Base+0x9388>
  4164d0:	add	x1, x1, #0xaa8
  4164d4:	bl	4012e0 <fprintf@plt>
  4164d8:	b	416468 <printf@plt+0x14ef8>
  4164dc:	ldrb	w1, [x20, #1]
  4164e0:	adrp	x0, 422000 <_ZdlPvm@@Base+0x9388>
  4164e4:	add	x0, x0, #0xa78
  4164e8:	mov	w3, w22
  4164ec:	cmp	w1, #0x0
  4164f0:	adrp	x1, 422000 <_ZdlPvm@@Base+0x9388>
  4164f4:	csel	x20, x0, x20, eq  // eq = none
  4164f8:	add	x1, x1, #0xaa8
  4164fc:	ldr	x0, [x21, #3472]
  416500:	mov	x2, x20
  416504:	bl	4012e0 <fprintf@plt>
  416508:	b	416468 <printf@plt+0x14ef8>
  41650c:	nop
  416510:	stp	x29, x30, [sp, #-80]!
  416514:	adrp	x6, 43f000 <stderr@@GLIBC_2.17+0x3270>
  416518:	cmp	x0, #0x0
  41651c:	mov	x29, sp
  416520:	ldr	x6, [x6, #768]
  416524:	stp	x19, x20, [sp, #16]
  416528:	mov	x20, x0
  41652c:	adrp	x19, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  416530:	mvn	w0, w1
  416534:	stp	x21, x22, [sp, #32]
  416538:	mov	w21, w1
  41653c:	mov	x22, x2
  416540:	stp	x23, x24, [sp, #48]
  416544:	mov	x23, x3
  416548:	mov	x24, x4
  41654c:	stp	x25, x26, [sp, #64]
  416550:	cset	w26, ne  // ne = any
  416554:	and	w26, w26, w0, lsr #31
  416558:	mov	x25, x5
  41655c:	ldr	x0, [x19, #3472]
  416560:	cbz	x6, 416620 <printf@plt+0x150b0>
  416564:	adrp	x1, 422000 <_ZdlPvm@@Base+0x9388>
  416568:	mov	x2, x6
  41656c:	add	x1, x1, #0xa90
  416570:	bl	4012e0 <fprintf@plt>
  416574:	cbz	w26, 4165b0 <printf@plt+0x15040>
  416578:	ldr	x0, [x19, #3472]
  41657c:	ldrb	w1, [x20]
  416580:	cmp	w1, #0x2d
  416584:	b.ne	41659c <printf@plt+0x1502c>  // b.any
  416588:	ldrb	w2, [x20, #1]
  41658c:	adrp	x1, 422000 <_ZdlPvm@@Base+0x9388>
  416590:	add	x1, x1, #0xa78
  416594:	cmp	w2, #0x0
  416598:	csel	x20, x1, x20, eq  // eq = none
  41659c:	adrp	x1, 422000 <_ZdlPvm@@Base+0x9388>
  4165a0:	mov	w3, w21
  4165a4:	mov	x2, x20
  4165a8:	add	x1, x1, #0xaa8
  4165ac:	bl	4012e0 <fprintf@plt>
  4165b0:	ldr	x1, [x19, #3472]
  4165b4:	mov	w0, #0x20                  	// #32
  4165b8:	bl	4013f0 <fputc@plt>
  4165bc:	ldr	x0, [x19, #3472]
  4165c0:	mov	x3, x0
  4165c4:	mov	x2, #0x8                   	// #8
  4165c8:	mov	x1, #0x1                   	// #1
  4165cc:	adrp	x0, 422000 <_ZdlPvm@@Base+0x9388>
  4165d0:	add	x0, x0, #0xab0
  4165d4:	bl	4014f0 <fwrite@plt>
  4165d8:	ldr	x1, [x19, #3472]
  4165dc:	mov	w0, #0x20                  	// #32
  4165e0:	bl	4013f0 <fputc@plt>
  4165e4:	mov	x3, x25
  4165e8:	mov	x2, x24
  4165ec:	mov	x1, x23
  4165f0:	mov	x0, x22
  4165f4:	bl	415ed8 <printf@plt+0x14968>
  4165f8:	ldr	x1, [x19, #3472]
  4165fc:	mov	w0, #0xa                   	// #10
  416600:	bl	4013f0 <fputc@plt>
  416604:	ldr	x0, [x19, #3472]
  416608:	ldp	x19, x20, [sp, #16]
  41660c:	ldp	x21, x22, [sp, #32]
  416610:	ldp	x23, x24, [sp, #48]
  416614:	ldp	x25, x26, [sp, #64]
  416618:	ldp	x29, x30, [sp], #80
  41661c:	b	401430 <fflush@plt>
  416620:	cbnz	w26, 41657c <printf@plt+0x1500c>
  416624:	b	4165c0 <printf@plt+0x15050>
  416628:	stp	x29, x30, [sp, #-80]!
  41662c:	adrp	x6, 43f000 <stderr@@GLIBC_2.17+0x3270>
  416630:	cmp	x0, #0x0
  416634:	mov	x29, sp
  416638:	ldr	x6, [x6, #768]
  41663c:	stp	x19, x20, [sp, #16]
  416640:	mov	x20, x0
  416644:	adrp	x19, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  416648:	mvn	w0, w1
  41664c:	stp	x21, x22, [sp, #32]
  416650:	mov	w21, w1
  416654:	mov	x22, x2
  416658:	stp	x23, x24, [sp, #48]
  41665c:	mov	x23, x3
  416660:	mov	x24, x4
  416664:	stp	x25, x26, [sp, #64]
  416668:	cset	w26, ne  // ne = any
  41666c:	and	w26, w26, w0, lsr #31
  416670:	mov	x25, x5
  416674:	ldr	x0, [x19, #3472]
  416678:	cbz	x6, 41673c <printf@plt+0x151cc>
  41667c:	adrp	x1, 422000 <_ZdlPvm@@Base+0x9388>
  416680:	mov	x2, x6
  416684:	add	x1, x1, #0xa90
  416688:	bl	4012e0 <fprintf@plt>
  41668c:	cbz	w26, 4166c8 <printf@plt+0x15158>
  416690:	ldr	x0, [x19, #3472]
  416694:	ldrb	w1, [x20]
  416698:	cmp	w1, #0x2d
  41669c:	b.ne	4166b4 <printf@plt+0x15144>  // b.any
  4166a0:	ldrb	w2, [x20, #1]
  4166a4:	adrp	x1, 422000 <_ZdlPvm@@Base+0x9388>
  4166a8:	add	x1, x1, #0xa78
  4166ac:	cmp	w2, #0x0
  4166b0:	csel	x20, x1, x20, eq  // eq = none
  4166b4:	adrp	x1, 422000 <_ZdlPvm@@Base+0x9388>
  4166b8:	mov	w3, w21
  4166bc:	mov	x2, x20
  4166c0:	add	x1, x1, #0xaa8
  4166c4:	bl	4012e0 <fprintf@plt>
  4166c8:	ldr	x1, [x19, #3472]
  4166cc:	mov	w0, #0x20                  	// #32
  4166d0:	bl	4013f0 <fputc@plt>
  4166d4:	ldr	x0, [x19, #3472]
  4166d8:	mov	x3, x0
  4166dc:	mov	x2, #0xc                   	// #12
  4166e0:	mov	x1, #0x1                   	// #1
  4166e4:	adrp	x0, 422000 <_ZdlPvm@@Base+0x9388>
  4166e8:	add	x0, x0, #0xac0
  4166ec:	bl	4014f0 <fwrite@plt>
  4166f0:	ldr	x1, [x19, #3472]
  4166f4:	mov	w0, #0x20                  	// #32
  4166f8:	bl	4013f0 <fputc@plt>
  4166fc:	mov	x3, x25
  416700:	mov	x2, x24
  416704:	mov	x1, x23
  416708:	mov	x0, x22
  41670c:	bl	415ed8 <printf@plt+0x14968>
  416710:	ldr	x1, [x19, #3472]
  416714:	mov	w0, #0xa                   	// #10
  416718:	bl	4013f0 <fputc@plt>
  41671c:	ldr	x0, [x19, #3472]
  416720:	bl	401430 <fflush@plt>
  416724:	ldp	x19, x20, [sp, #16]
  416728:	ldp	x21, x22, [sp, #32]
  41672c:	ldp	x23, x24, [sp, #48]
  416730:	ldp	x25, x26, [sp, #64]
  416734:	ldp	x29, x30, [sp], #80
  416738:	b	416748 <printf@plt+0x151d8>
  41673c:	cbnz	w26, 416694 <printf@plt+0x15124>
  416740:	b	4166d8 <printf@plt+0x15168>
  416744:	nop
  416748:	stp	x29, x30, [sp, #-16]!
  41674c:	mov	w0, #0x3                   	// #3
  416750:	mov	x29, sp
  416754:	bl	4014e0 <exit@plt>
  416758:	ldp	w11, w5, [x1, #48]
  41675c:	ldr	w10, [x1]
  416760:	cmp	w11, w5
  416764:	ccmp	w5, w10, #0x0, lt  // lt = tstop
  416768:	b.ge	416938 <printf@plt+0x153c8>  // b.tcont
  41676c:	sbfiz	x8, x5, #3, #32
  416770:	sxtw	x13, w5
  416774:	add	x9, x8, #0x10
  416778:	add	x7, x0, x8
  41677c:	mov	w6, w10
  416780:	mov	w4, w11
  416784:	add	x12, x0, #0x8
  416788:	stp	x29, x30, [sp, #-16]!
  41678c:	mov	x29, sp
  416790:	sub	w16, w6, w5
  416794:	sub	w17, w5, w4
  416798:	cmp	w16, w17
  41679c:	b.le	41684c <printf@plt+0x152dc>
  4167a0:	sxtw	x18, w4
  4167a4:	sub	w6, w6, w17
  4167a8:	add	x2, x18, #0x2
  4167ac:	sub	w16, w17, #0x1
  4167b0:	sbfiz	x14, x6, #3, #32
  4167b4:	sxtw	x15, w6
  4167b8:	lsl	x2, x2, #3
  4167bc:	add	x30, x14, #0x10
  4167c0:	sub	x3, x2, #0x10
  4167c4:	cmp	x3, x30
  4167c8:	ccmp	x14, x2, #0x0, lt  // lt = tstop
  4167cc:	ccmp	w16, #0x4, #0x0, ge  // ge = tcont
  4167d0:	b.ls	416904 <printf@plt+0x15394>  // b.plast
  4167d4:	lsr	w15, w17, #1
  4167d8:	add	x3, x0, x3
  4167dc:	add	x14, x0, x14
  4167e0:	mov	x2, #0x0                   	// #0
  4167e4:	lsl	x15, x15, #4
  4167e8:	ldr	q1, [x14, x2]
  4167ec:	ldr	q0, [x3, x2]
  4167f0:	str	q1, [x3, x2]
  4167f4:	str	q0, [x14, x2]
  4167f8:	add	x2, x2, #0x10
  4167fc:	cmp	x15, x2
  416800:	b.ne	4167e8 <printf@plt+0x15278>  // b.any
  416804:	and	w2, w17, #0xfffffffe
  416808:	tbz	w17, #0, 41682c <printf@plt+0x152bc>
  41680c:	add	w3, w2, w6
  416810:	add	w2, w2, w4
  416814:	sxtw	x3, w3
  416818:	sxtw	x2, w2
  41681c:	ldr	x15, [x0, x3, lsl #3]
  416820:	ldr	x14, [x0, x2, lsl #3]
  416824:	str	x15, [x0, x2, lsl #3]
  416828:	str	x14, [x0, x3, lsl #3]
  41682c:	cmp	w6, w5
  416830:	ccmp	w4, w5, #0x0, gt
  416834:	b.lt	416790 <printf@plt+0x15220>  // b.tstop
  416838:	sub	w5, w10, w5
  41683c:	add	w11, w5, w11
  416840:	stp	w11, w10, [x1, #48]
  416844:	ldp	x29, x30, [sp], #16
  416848:	ret
  41684c:	sxtw	x14, w4
  416850:	sub	w2, w16, #0x1
  416854:	add	x3, x14, #0x2
  416858:	lsl	x3, x3, #3
  41685c:	cmp	x3, x8
  416860:	sub	x3, x3, #0x10
  416864:	ccmp	x9, x3, #0x4, gt
  416868:	ccmp	w2, #0x4, #0x0, le
  41686c:	b.ls	4168cc <printf@plt+0x1535c>  // b.plast
  416870:	lsr	w14, w16, #1
  416874:	add	x3, x0, x3
  416878:	mov	x2, #0x0                   	// #0
  41687c:	lsl	x14, x14, #4
  416880:	ldr	q1, [x7, x2]
  416884:	ldr	q0, [x3, x2]
  416888:	str	q1, [x3, x2]
  41688c:	str	q0, [x7, x2]
  416890:	add	x2, x2, #0x10
  416894:	cmp	x2, x14
  416898:	b.ne	416880 <printf@plt+0x15310>  // b.any
  41689c:	and	w2, w16, #0xfffffffe
  4168a0:	tbz	w16, #0, 4168c4 <printf@plt+0x15354>
  4168a4:	add	w3, w5, w2
  4168a8:	add	w2, w4, w2
  4168ac:	sxtw	x3, w3
  4168b0:	sxtw	x2, w2
  4168b4:	ldr	x15, [x0, x3, lsl #3]
  4168b8:	ldr	x14, [x0, x2, lsl #3]
  4168bc:	str	x15, [x0, x2, lsl #3]
  4168c0:	str	x14, [x0, x3, lsl #3]
  4168c4:	add	w4, w4, w16
  4168c8:	b	41682c <printf@plt+0x152bc>
  4168cc:	add	x15, x14, w2, uxtw
  4168d0:	add	x2, x0, x3
  4168d4:	sub	x3, x13, x14
  4168d8:	add	x14, x12, x15, lsl #3
  4168dc:	nop
  4168e0:	ldr	x17, [x2, x3, lsl #3]
  4168e4:	ldr	x15, [x2]
  4168e8:	str	x17, [x2]
  4168ec:	str	x15, [x2, x3, lsl #3]
  4168f0:	add	x2, x2, #0x8
  4168f4:	cmp	x2, x14
  4168f8:	b.ne	4168e0 <printf@plt+0x15370>  // b.any
  4168fc:	add	w4, w4, w16
  416900:	b	41682c <printf@plt+0x152bc>
  416904:	add	x14, x18, w16, uxtw
  416908:	add	x2, x0, x3
  41690c:	sub	x3, x15, x18
  416910:	add	x14, x12, x14, lsl #3
  416914:	nop
  416918:	ldr	x16, [x2, x3, lsl #3]
  41691c:	ldr	x15, [x2]
  416920:	str	x16, [x2]
  416924:	str	x15, [x2, x3, lsl #3]
  416928:	add	x2, x2, #0x8
  41692c:	cmp	x14, x2
  416930:	b.ne	416918 <printf@plt+0x153a8>  // b.any
  416934:	b	41682c <printf@plt+0x152bc>
  416938:	sub	w5, w10, w5
  41693c:	add	w11, w5, w11
  416940:	stp	w11, w10, [x1, #48]
  416944:	ret
  416948:	stp	x29, x30, [sp, #-192]!
  41694c:	mov	x29, sp
  416950:	stp	x19, x20, [sp, #16]
  416954:	mov	w19, w0
  416958:	stp	x21, x22, [sp, #32]
  41695c:	mov	x21, x2
  416960:	ldrb	w0, [x2]
  416964:	ldr	w2, [x7, #4]
  416968:	cmp	w0, #0x3a
  41696c:	str	x3, [sp, #96]
  416970:	csel	w0, w2, wzr, ne  // ne = any
  416974:	str	w5, [sp, #108]
  416978:	str	x4, [sp, #112]
  41697c:	cmp	w19, #0x0
  416980:	str	w0, [sp, #128]
  416984:	b.le	4170b8 <printf@plt+0x15b48>
  416988:	ldr	w0, [x7]
  41698c:	mov	x22, x7
  416990:	str	xzr, [x7, #16]
  416994:	mov	x20, x1
  416998:	stp	x27, x28, [sp, #80]
  41699c:	cbnz	w0, 416a78 <printf@plt+0x15508>
  4169a0:	mov	w1, #0x1                   	// #1
  4169a4:	mov	w0, w1
  4169a8:	str	w1, [x7]
  4169ac:	dup	v0.2s, w0
  4169b0:	str	xzr, [x22, #32]
  4169b4:	str	d0, [x22, #48]
  4169b8:	cbz	w6, 416b8c <printf@plt+0x1561c>
  4169bc:	mov	w0, #0x1                   	// #1
  4169c0:	str	w0, [x22, #44]
  4169c4:	ldrb	w1, [x21]
  4169c8:	cmp	w1, #0x2d
  4169cc:	b.eq	416ebc <printf@plt+0x1594c>  // b.none
  4169d0:	cmp	w1, #0x2b
  4169d4:	b.eq	416ed0 <printf@plt+0x15960>  // b.none
  4169d8:	str	w0, [x22, #24]
  4169dc:	str	wzr, [x22, #40]
  4169e0:	ldr	w1, [x22]
  4169e4:	ldr	w0, [x22, #52]
  4169e8:	cmp	w0, w1
  4169ec:	b.le	4169f4 <printf@plt+0x15484>
  4169f0:	str	w1, [x22, #52]
  4169f4:	ldr	w2, [x22, #48]
  4169f8:	cmp	w1, w2
  4169fc:	b.ge	416a08 <printf@plt+0x15498>  // b.tcont
  416a00:	mov	w2, w1
  416a04:	str	w1, [x22, #48]
  416a08:	ldr	w0, [x22, #40]
  416a0c:	cmp	w0, #0x1
  416a10:	b.eq	416be0 <printf@plt+0x15670>  // b.none
  416a14:	cmp	w19, w1
  416a18:	b.eq	416bc4 <printf@plt+0x15654>  // b.none
  416a1c:	ldr	x4, [x20, w1, sxtw #3]
  416a20:	ldrb	w0, [x4]
  416a24:	cmp	w0, #0x2d
  416a28:	b.ne	416b54 <printf@plt+0x155e4>  // b.any
  416a2c:	ldrb	w0, [x4, #1]
  416a30:	cmp	w0, #0x2d
  416a34:	b.ne	416b54 <printf@plt+0x155e4>  // b.any
  416a38:	ldrb	w0, [x4, #2]
  416a3c:	cbnz	w0, 416b54 <printf@plt+0x155e4>
  416a40:	ldp	w2, w0, [x22, #48]
  416a44:	add	w1, w1, #0x1
  416a48:	str	w1, [x22]
  416a4c:	cmp	w2, w0
  416a50:	b.eq	4170c0 <printf@plt+0x15b50>  // b.none
  416a54:	cmp	w1, w0
  416a58:	b.eq	416a6c <printf@plt+0x154fc>  // b.none
  416a5c:	mov	x0, x20
  416a60:	mov	x1, x22
  416a64:	bl	416758 <printf@plt+0x151e8>
  416a68:	ldr	w2, [x22, #48]
  416a6c:	str	w19, [x22]
  416a70:	str	w19, [x22, #52]
  416a74:	b	416bc8 <printf@plt+0x15658>
  416a78:	ldr	w1, [x7, #24]
  416a7c:	cbz	w1, 4169ac <printf@plt+0x1543c>
  416a80:	ldr	x27, [x7, #32]
  416a84:	cbz	x27, 4169e0 <printf@plt+0x15470>
  416a88:	ldrb	w0, [x27]
  416a8c:	cbz	w0, 4169e0 <printf@plt+0x15470>
  416a90:	stp	x23, x24, [sp, #48]
  416a94:	ldr	x0, [sp, #96]
  416a98:	cbz	x0, 416af0 <printf@plt+0x15580>
  416a9c:	ldr	w0, [x22]
  416aa0:	str	w0, [sp, #132]
  416aa4:	str	w0, [sp, #148]
  416aa8:	sxtw	x1, w0
  416aac:	sbfiz	x0, x0, #3, #32
  416ab0:	str	x0, [sp, #160]
  416ab4:	str	x1, [sp, #168]
  416ab8:	ldr	x0, [x20, x1, lsl #3]
  416abc:	str	x0, [sp, #152]
  416ac0:	ldrb	w1, [x0, #1]
  416ac4:	str	w1, [sp, #144]
  416ac8:	cmp	w1, #0x2d
  416acc:	b.eq	416df4 <printf@plt+0x15884>  // b.none
  416ad0:	ldr	w2, [sp, #108]
  416ad4:	cbz	w2, 416af0 <printf@plt+0x15580>
  416ad8:	ldrb	w0, [x0, #2]
  416adc:	cbnz	w0, 416df4 <printf@plt+0x15884>
  416ae0:	mov	x0, x21
  416ae4:	bl	401350 <strchr@plt>
  416ae8:	cbz	x0, 416df4 <printf@plt+0x15884>
  416aec:	nop
  416af0:	add	x23, x27, #0x1
  416af4:	str	x23, [x22, #32]
  416af8:	mov	x0, x21
  416afc:	ldrb	w24, [x27]
  416b00:	mov	w1, w24
  416b04:	bl	401350 <strchr@plt>
  416b08:	ldrb	w2, [x27, #1]
  416b0c:	mov	x1, x0
  416b10:	mov	w0, w24
  416b14:	cbz	w2, 416c7c <printf@plt+0x1570c>
  416b18:	cmp	w24, #0x3a
  416b1c:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  416b20:	b.eq	416f50 <printf@plt+0x159e0>  // b.none
  416b24:	ldrb	w3, [x1]
  416b28:	ldrb	w2, [x1, #1]
  416b2c:	cmp	w3, #0x57
  416b30:	b.eq	416c8c <printf@plt+0x1571c>  // b.none
  416b34:	cmp	w2, #0x3a
  416b38:	b.eq	416da8 <printf@plt+0x15838>  // b.none
  416b3c:	ldp	x19, x20, [sp, #16]
  416b40:	ldp	x21, x22, [sp, #32]
  416b44:	ldp	x23, x24, [sp, #48]
  416b48:	ldp	x27, x28, [sp, #80]
  416b4c:	ldp	x29, x30, [sp], #192
  416b50:	ret
  416b54:	ldrb	w0, [x4]
  416b58:	cmp	w0, #0x2d
  416b5c:	b.eq	416c50 <printf@plt+0x156e0>  // b.none
  416b60:	ldr	w0, [x22, #40]
  416b64:	cbz	w0, 4170b4 <printf@plt+0x15b44>
  416b68:	add	w1, w1, #0x1
  416b6c:	mov	w0, #0x1                   	// #1
  416b70:	ldp	x27, x28, [sp, #80]
  416b74:	str	w1, [x22]
  416b78:	str	x4, [x22, #16]
  416b7c:	ldp	x19, x20, [sp, #16]
  416b80:	ldp	x21, x22, [sp, #32]
  416b84:	ldp	x29, x30, [sp], #192
  416b88:	ret
  416b8c:	adrp	x0, 422000 <_ZdlPvm@@Base+0x9388>
  416b90:	add	x0, x0, #0xad0
  416b94:	bl	4014c0 <getenv@plt>
  416b98:	cbz	x0, 416d80 <printf@plt+0x15810>
  416b9c:	mov	w0, #0x1                   	// #1
  416ba0:	str	w0, [x22, #44]
  416ba4:	ldr	x27, [x22, #32]
  416ba8:	ldrb	w0, [x21]
  416bac:	cmp	w0, #0x2d
  416bb0:	b.eq	416ddc <printf@plt+0x1586c>  // b.none
  416bb4:	cmp	w0, #0x2b
  416bb8:	b.eq	417048 <printf@plt+0x15ad8>  // b.none
  416bbc:	str	wzr, [x22, #40]
  416bc0:	b	416de8 <printf@plt+0x15878>
  416bc4:	ldp	w2, w19, [x22, #48]
  416bc8:	cmp	w2, w19
  416bcc:	b.eq	4170b4 <printf@plt+0x15b44>  // b.none
  416bd0:	mov	w0, #0xffffffff            	// #-1
  416bd4:	ldp	x27, x28, [sp, #80]
  416bd8:	str	w2, [x22]
  416bdc:	b	416b7c <printf@plt+0x1560c>
  416be0:	ldr	w0, [x22, #52]
  416be4:	cmp	w0, w2
  416be8:	b.eq	416d6c <printf@plt+0x157fc>  // b.none
  416bec:	cmp	w1, w0
  416bf0:	b.eq	416c04 <printf@plt+0x15694>  // b.none
  416bf4:	mov	x0, x20
  416bf8:	mov	x1, x22
  416bfc:	bl	416758 <printf@plt+0x151e8>
  416c00:	ldr	w0, [x22]
  416c04:	cmp	w19, w0
  416c08:	b.le	417214 <printf@plt+0x15ca4>
  416c0c:	sxtw	x0, w0
  416c10:	b	416c24 <printf@plt+0x156b4>
  416c14:	add	w1, w4, #0x1
  416c18:	str	w1, [x22]
  416c1c:	cmp	w19, w0
  416c20:	b.le	416c48 <printf@plt+0x156d8>
  416c24:	ldr	x2, [x20, x0, lsl #3]
  416c28:	mov	w4, w0
  416c2c:	mov	w1, w0
  416c30:	add	x0, x0, #0x1
  416c34:	ldrb	w3, [x2]
  416c38:	cmp	w3, #0x2d
  416c3c:	b.ne	416c14 <printf@plt+0x156a4>  // b.any
  416c40:	ldrb	w2, [x2, #1]
  416c44:	cbz	w2, 416c14 <printf@plt+0x156a4>
  416c48:	str	w1, [x22, #52]
  416c4c:	b	416a14 <printf@plt+0x154a4>
  416c50:	ldrb	w0, [x4, #1]
  416c54:	cbz	w0, 416b60 <printf@plt+0x155f0>
  416c58:	cmp	w0, #0x2d
  416c5c:	stp	x23, x24, [sp, #48]
  416c60:	ldr	x0, [sp, #96]
  416c64:	ccmp	x0, #0x0, #0x4, eq  // eq = none
  416c68:	cset	x0, ne  // ne = any
  416c6c:	add	x0, x0, #0x1
  416c70:	add	x27, x4, x0
  416c74:	str	x27, [x22, #32]
  416c78:	b	416a94 <printf@plt+0x15524>
  416c7c:	ldr	w2, [x22]
  416c80:	add	w2, w2, #0x1
  416c84:	str	w2, [x22]
  416c88:	b	416b18 <printf@plt+0x155a8>
  416c8c:	cmp	w2, #0x3b
  416c90:	b.ne	416b34 <printf@plt+0x155c4>  // b.any
  416c94:	ldrb	w1, [x27, #1]
  416c98:	ldr	w0, [x22]
  416c9c:	cbz	w1, 4171f4 <printf@plt+0x15c84>
  416ca0:	stp	x25, x26, [sp, #64]
  416ca4:	add	w0, w0, #0x1
  416ca8:	str	w0, [x22]
  416cac:	str	x23, [x22, #16]
  416cb0:	str	x23, [x22, #32]
  416cb4:	mov	x25, x23
  416cb8:	ldrb	w24, [x23]
  416cbc:	cmp	w24, #0x3d
  416cc0:	ccmp	w24, #0x0, #0x4, ne  // ne = any
  416cc4:	b.eq	416cd8 <printf@plt+0x15768>  // b.none
  416cc8:	ldrb	w24, [x25, #1]!
  416ccc:	cmp	w24, #0x3d
  416cd0:	ccmp	w24, #0x0, #0x4, ne  // ne = any
  416cd4:	b.ne	416cc8 <printf@plt+0x15758>  // b.any
  416cd8:	ldr	x0, [sp, #96]
  416cdc:	ldr	x28, [x0]
  416ce0:	cbz	x28, 4174a0 <printf@plt+0x15f30>
  416ce4:	sub	w1, w25, w23
  416ce8:	sub	x27, x25, x23
  416cec:	mov	w3, #0x0                   	// #0
  416cf0:	mov	x2, #0x0                   	// #0
  416cf4:	mov	w26, #0x0                   	// #0
  416cf8:	str	wzr, [sp, #96]
  416cfc:	str	w24, [sp, #108]
  416d00:	mov	x24, x0
  416d04:	str	x25, [sp, #120]
  416d08:	mov	x25, x2
  416d0c:	str	w19, [sp, #132]
  416d10:	mov	x19, x28
  416d14:	mov	x28, x1
  416d18:	str	x20, [sp, #136]
  416d1c:	mov	w20, w3
  416d20:	b	416d34 <printf@plt+0x157c4>
  416d24:	mov	w20, #0x1                   	// #1
  416d28:	ldr	x19, [x24, #32]!
  416d2c:	add	w26, w26, #0x1
  416d30:	cbz	x19, 417108 <printf@plt+0x15b98>
  416d34:	mov	x1, x23
  416d38:	mov	x2, x27
  416d3c:	mov	x0, x19
  416d40:	bl	4013e0 <strncmp@plt>
  416d44:	mov	w1, w0
  416d48:	mov	x0, x19
  416d4c:	cbnz	w1, 416d28 <printf@plt+0x157b8>
  416d50:	bl	4012d0 <strlen@plt>
  416d54:	cmp	x28, x0
  416d58:	b.eq	417380 <printf@plt+0x15e10>  // b.none
  416d5c:	cbnz	x25, 416d24 <printf@plt+0x157b4>
  416d60:	mov	x25, x24
  416d64:	str	w26, [sp, #96]
  416d68:	b	416d28 <printf@plt+0x157b8>
  416d6c:	cmp	w1, w2
  416d70:	b.eq	4175f0 <printf@plt+0x16080>  // b.none
  416d74:	mov	w0, w1
  416d78:	str	w1, [x22, #48]
  416d7c:	b	416c04 <printf@plt+0x15694>
  416d80:	str	wzr, [x22, #44]
  416d84:	ldr	x27, [x22, #32]
  416d88:	ldrb	w0, [x21]
  416d8c:	cmp	w0, #0x2d
  416d90:	b.eq	416ddc <printf@plt+0x1586c>  // b.none
  416d94:	cmp	w0, #0x2b
  416d98:	b.eq	417048 <printf@plt+0x15ad8>  // b.none
  416d9c:	mov	w0, #0x1                   	// #1
  416da0:	str	w0, [x22, #40]
  416da4:	b	416de8 <printf@plt+0x15878>
  416da8:	ldrb	w1, [x1, #2]
  416dac:	ldrb	w2, [x27, #1]
  416db0:	cmp	w1, #0x3a
  416db4:	b.eq	417090 <printf@plt+0x15b20>  // b.none
  416db8:	ldr	w1, [x22]
  416dbc:	cbz	w2, 41719c <printf@plt+0x15c2c>
  416dc0:	add	w1, w1, #0x1
  416dc4:	str	w1, [x22]
  416dc8:	str	x23, [x22, #16]
  416dcc:	ldp	x23, x24, [sp, #48]
  416dd0:	ldp	x27, x28, [sp, #80]
  416dd4:	str	xzr, [x22, #32]
  416dd8:	b	416b7c <printf@plt+0x1560c>
  416ddc:	add	x21, x21, #0x1
  416de0:	mov	w0, #0x2                   	// #2
  416de4:	str	w0, [x22, #40]
  416de8:	mov	w0, #0x1                   	// #1
  416dec:	str	w0, [x22, #24]
  416df0:	b	416a84 <printf@plt+0x15514>
  416df4:	stp	x25, x26, [sp, #64]
  416df8:	mov	x23, x27
  416dfc:	ldrb	w0, [x27]
  416e00:	str	w0, [sp, #176]
  416e04:	cmp	w0, #0x3d
  416e08:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  416e0c:	b.eq	416e20 <printf@plt+0x158b0>  // b.none
  416e10:	ldrb	w0, [x23, #1]!
  416e14:	cmp	w0, #0x3d
  416e18:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  416e1c:	b.ne	416e10 <printf@plt+0x158a0>  // b.any
  416e20:	ldr	x26, [sp, #96]
  416e24:	ldr	x25, [x26]
  416e28:	cbz	x25, 417064 <printf@plt+0x15af4>
  416e2c:	ldr	w0, [sp, #108]
  416e30:	sub	x24, x23, x27
  416e34:	mov	w28, #0x0                   	// #0
  416e38:	cbnz	w0, 416ee0 <printf@plt+0x15970>
  416e3c:	mov	w0, #0xffffffff            	// #-1
  416e40:	str	w0, [sp, #120]
  416e44:	mov	x0, #0x0                   	// #0
  416e48:	str	wzr, [sp, #136]
  416e4c:	str	w19, [sp, #180]
  416e50:	mov	x19, x25
  416e54:	mov	x25, x0
  416e58:	b	416e84 <printf@plt+0x15914>
  416e5c:	ldr	w0, [x25, #8]
  416e60:	ldr	w1, [x26, #8]
  416e64:	cmp	w1, w0
  416e68:	b.eq	416f90 <printf@plt+0x15a20>  // b.none
  416e6c:	mov	w0, #0x1                   	// #1
  416e70:	str	w0, [sp, #136]
  416e74:	nop
  416e78:	ldr	x19, [x26, #32]!
  416e7c:	add	w28, w28, #0x1
  416e80:	cbz	x19, 416fbc <printf@plt+0x15a4c>
  416e84:	mov	x1, x27
  416e88:	mov	x2, x24
  416e8c:	mov	x0, x19
  416e90:	bl	4013e0 <strncmp@plt>
  416e94:	mov	w1, w0
  416e98:	mov	x0, x19
  416e9c:	cbnz	w1, 416e78 <printf@plt+0x15908>
  416ea0:	bl	4012d0 <strlen@plt>
  416ea4:	cmp	w0, w24
  416ea8:	b.eq	417178 <printf@plt+0x15c08>  // b.none
  416eac:	cbnz	x25, 416e5c <printf@plt+0x158ec>
  416eb0:	mov	x25, x26
  416eb4:	str	w28, [sp, #120]
  416eb8:	b	416e78 <printf@plt+0x15908>
  416ebc:	mov	w1, #0x2                   	// #2
  416ec0:	add	x21, x21, #0x1
  416ec4:	str	w0, [x22, #24]
  416ec8:	str	w1, [x22, #40]
  416ecc:	b	4169e0 <printf@plt+0x15470>
  416ed0:	add	x21, x21, #0x1
  416ed4:	str	w0, [x22, #24]
  416ed8:	str	wzr, [x22, #40]
  416edc:	b	4169e0 <printf@plt+0x15470>
  416ee0:	mov	w0, #0xffffffff            	// #-1
  416ee4:	mov	w1, #0x0                   	// #0
  416ee8:	str	w0, [sp, #120]
  416eec:	mov	x0, #0x0                   	// #0
  416ef0:	str	w19, [sp, #180]
  416ef4:	mov	x19, x25
  416ef8:	mov	x25, x0
  416efc:	str	x20, [sp, #184]
  416f00:	mov	w20, w1
  416f04:	b	416f18 <printf@plt+0x159a8>
  416f08:	mov	w20, #0x1                   	// #1
  416f0c:	ldr	x19, [x26, #32]!
  416f10:	add	w28, w28, #0x1
  416f14:	cbz	x19, 417034 <printf@plt+0x15ac4>
  416f18:	mov	x1, x27
  416f1c:	mov	x2, x24
  416f20:	mov	x0, x19
  416f24:	bl	4013e0 <strncmp@plt>
  416f28:	mov	w1, w0
  416f2c:	mov	x0, x19
  416f30:	cbnz	w1, 416f0c <printf@plt+0x1599c>
  416f34:	bl	4012d0 <strlen@plt>
  416f38:	cmp	w24, w0
  416f3c:	b.eq	417188 <printf@plt+0x15c18>  // b.none
  416f40:	cbnz	x25, 416f08 <printf@plt+0x15998>
  416f44:	mov	x25, x26
  416f48:	str	w28, [sp, #120]
  416f4c:	b	416f0c <printf@plt+0x1599c>
  416f50:	ldr	w0, [sp, #128]
  416f54:	cbz	w0, 416f7c <printf@plt+0x15a0c>
  416f58:	ldr	w1, [x22, #44]
  416f5c:	adrp	x0, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  416f60:	ldr	x2, [x20]
  416f64:	ldr	x0, [x0, #3472]
  416f68:	cbz	w1, 4171b8 <printf@plt+0x15c48>
  416f6c:	adrp	x1, 422000 <_ZdlPvm@@Base+0x9388>
  416f70:	mov	w3, w24
  416f74:	add	x1, x1, #0xbc8
  416f78:	bl	4012e0 <fprintf@plt>
  416f7c:	mov	w0, #0x3f                  	// #63
  416f80:	ldp	x27, x28, [sp, #80]
  416f84:	str	w24, [x22, #8]
  416f88:	ldp	x23, x24, [sp, #48]
  416f8c:	b	416b7c <printf@plt+0x1560c>
  416f90:	ldr	x0, [x25, #16]
  416f94:	ldr	x1, [x26, #16]
  416f98:	cmp	x1, x0
  416f9c:	b.ne	416e6c <printf@plt+0x158fc>  // b.any
  416fa0:	ldr	w0, [x25, #24]
  416fa4:	ldr	w1, [x26, #24]
  416fa8:	cmp	w1, w0
  416fac:	ldr	w0, [sp, #136]
  416fb0:	csinc	w0, w0, wzr, eq  // eq = none
  416fb4:	str	w0, [sp, #136]
  416fb8:	b	416e78 <printf@plt+0x15908>
  416fbc:	ldr	w19, [sp, #180]
  416fc0:	mov	x24, x25
  416fc4:	ldr	w0, [sp, #136]
  416fc8:	cbnz	w0, 4170cc <printf@plt+0x15b5c>
  416fcc:	cbz	x24, 417064 <printf@plt+0x15af4>
  416fd0:	ldr	w0, [sp, #132]
  416fd4:	ldr	w1, [x24, #8]
  416fd8:	add	w0, w0, #0x1
  416fdc:	str	w0, [x22]
  416fe0:	ldrb	w2, [x23]
  416fe4:	cbnz	w2, 417054 <printf@plt+0x15ae4>
  416fe8:	cmp	w1, #0x1
  416fec:	b.eq	4171cc <printf@plt+0x15c5c>  // b.none
  416ff0:	mov	x0, x27
  416ff4:	bl	4012d0 <strlen@plt>
  416ff8:	add	x0, x27, x0
  416ffc:	str	x0, [x22, #32]
  417000:	ldr	x0, [sp, #112]
  417004:	cbz	x0, 417010 <printf@plt+0x15aa0>
  417008:	ldr	w1, [sp, #120]
  41700c:	str	w1, [x0]
  417010:	ldr	x1, [x24, #16]
  417014:	ldr	w0, [x24, #24]
  417018:	cbz	x1, 417168 <printf@plt+0x15bf8>
  41701c:	ldp	x23, x24, [sp, #48]
  417020:	ldp	x25, x26, [sp, #64]
  417024:	ldp	x27, x28, [sp, #80]
  417028:	str	w0, [x1]
  41702c:	mov	w0, #0x0                   	// #0
  417030:	b	416b7c <printf@plt+0x1560c>
  417034:	ldr	w19, [sp, #180]
  417038:	mov	x24, x25
  41703c:	str	w20, [sp, #136]
  417040:	ldr	x20, [sp, #184]
  417044:	b	416fc4 <printf@plt+0x15a54>
  417048:	add	x21, x21, #0x1
  41704c:	str	wzr, [x22, #40]
  417050:	b	416de8 <printf@plt+0x15878>
  417054:	cbz	w1, 417254 <printf@plt+0x15ce4>
  417058:	add	x23, x23, #0x1
  41705c:	str	x23, [x22, #16]
  417060:	b	416ff0 <printf@plt+0x15a80>
  417064:	ldr	w0, [sp, #108]
  417068:	cbz	w0, 4172c4 <printf@plt+0x15d54>
  41706c:	ldr	w0, [sp, #144]
  417070:	cmp	w0, #0x2d
  417074:	b.eq	417418 <printf@plt+0x15ea8>  // b.none
  417078:	ldr	w1, [sp, #176]
  41707c:	mov	x0, x21
  417080:	bl	401350 <strchr@plt>
  417084:	cbz	x0, 417474 <printf@plt+0x15f04>
  417088:	ldp	x25, x26, [sp, #64]
  41708c:	b	416af0 <printf@plt+0x15580>
  417090:	cbz	w2, 41724c <printf@plt+0x15cdc>
  417094:	ldr	w1, [x22]
  417098:	add	w1, w1, #0x1
  41709c:	str	w1, [x22]
  4170a0:	ldp	x27, x28, [sp, #80]
  4170a4:	str	x23, [x22, #16]
  4170a8:	str	xzr, [x22, #32]
  4170ac:	ldp	x23, x24, [sp, #48]
  4170b0:	b	416b7c <printf@plt+0x1560c>
  4170b4:	ldp	x27, x28, [sp, #80]
  4170b8:	mov	w0, #0xffffffff            	// #-1
  4170bc:	b	416b7c <printf@plt+0x1560c>
  4170c0:	mov	w2, w1
  4170c4:	str	w1, [x22, #48]
  4170c8:	b	416a6c <printf@plt+0x154fc>
  4170cc:	ldr	w0, [sp, #128]
  4170d0:	cbnz	w0, 417220 <printf@plt+0x15cb0>
  4170d4:	mov	x0, x27
  4170d8:	bl	4012d0 <strlen@plt>
  4170dc:	add	x4, x27, x0
  4170e0:	ldr	w0, [sp, #132]
  4170e4:	ldp	x23, x24, [sp, #48]
  4170e8:	add	w1, w0, #0x1
  4170ec:	mov	w0, #0x3f                  	// #63
  4170f0:	ldp	x25, x26, [sp, #64]
  4170f4:	ldp	x27, x28, [sp, #80]
  4170f8:	str	w1, [x22]
  4170fc:	str	wzr, [x22, #8]
  417100:	str	x4, [x22, #32]
  417104:	b	416b7c <printf@plt+0x1560c>
  417108:	mov	x26, x25
  41710c:	mov	w0, w20
  417110:	ldr	w24, [sp, #108]
  417114:	ldr	w19, [sp, #132]
  417118:	ldr	x25, [sp, #120]
  41711c:	ldr	x20, [sp, #136]
  417120:	cbnz	w0, 4173e0 <printf@plt+0x15e70>
  417124:	cbz	x26, 4174a0 <printf@plt+0x15f30>
  417128:	ldr	w0, [x26, #8]
  41712c:	cbz	w24, 417334 <printf@plt+0x15dc4>
  417130:	cbz	w0, 41755c <printf@plt+0x15fec>
  417134:	add	x28, x25, #0x1
  417138:	str	x28, [x22, #16]
  41713c:	mov	x0, x23
  417140:	bl	4012d0 <strlen@plt>
  417144:	add	x23, x23, x0
  417148:	str	x23, [x22, #32]
  41714c:	ldr	x0, [sp, #112]
  417150:	cbz	x0, 41715c <printf@plt+0x15bec>
  417154:	ldr	w1, [sp, #96]
  417158:	str	w1, [x0]
  41715c:	ldr	x1, [x26, #16]
  417160:	ldr	w0, [x26, #24]
  417164:	cbnz	x1, 41701c <printf@plt+0x15aac>
  417168:	ldp	x23, x24, [sp, #48]
  41716c:	ldp	x25, x26, [sp, #64]
  417170:	ldp	x27, x28, [sp, #80]
  417174:	b	416b7c <printf@plt+0x1560c>
  417178:	ldr	w19, [sp, #180]
  41717c:	mov	x24, x26
  417180:	str	w28, [sp, #120]
  417184:	b	416fd0 <printf@plt+0x15a60>
  417188:	ldr	w19, [sp, #180]
  41718c:	mov	x24, x26
  417190:	str	w28, [sp, #120]
  417194:	ldr	x20, [sp, #184]
  417198:	b	416fd0 <printf@plt+0x15a60>
  41719c:	cmp	w19, w1
  4171a0:	b.eq	41735c <printf@plt+0x15dec>  // b.none
  4171a4:	ldr	x2, [x20, w1, sxtw #3]
  4171a8:	add	w1, w1, #0x1
  4171ac:	str	w1, [x22]
  4171b0:	str	x2, [x22, #16]
  4171b4:	b	416dcc <printf@plt+0x1585c>
  4171b8:	mov	w3, w24
  4171bc:	adrp	x1, 422000 <_ZdlPvm@@Base+0x9388>
  4171c0:	add	x1, x1, #0xbe8
  4171c4:	bl	4012e0 <fprintf@plt>
  4171c8:	b	416f7c <printf@plt+0x15a0c>
  4171cc:	cmp	w0, w19
  4171d0:	b.ge	4173a0 <printf@plt+0x15e30>  // b.tcont
  4171d4:	ldr	x0, [sp, #160]
  4171d8:	add	x20, x20, x0
  4171dc:	ldr	w0, [sp, #132]
  4171e0:	add	w0, w0, #0x2
  4171e4:	str	w0, [x22]
  4171e8:	ldr	x0, [x20, #8]
  4171ec:	str	x0, [x22, #16]
  4171f0:	b	416ff0 <printf@plt+0x15a80>
  4171f4:	cmp	w19, w0
  4171f8:	b.eq	417448 <printf@plt+0x15ed8>  // b.none
  4171fc:	stp	x25, x26, [sp, #64]
  417200:	ldr	x23, [x20, w0, sxtw #3]
  417204:	add	w0, w0, #0x1
  417208:	str	w0, [x22]
  41720c:	str	x23, [x22, #16]
  417210:	b	416cb0 <printf@plt+0x15740>
  417214:	mov	w1, w0
  417218:	str	w1, [x22, #52]
  41721c:	b	416a14 <printf@plt+0x154a4>
  417220:	adrp	x0, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  417224:	adrp	x1, 422000 <_ZdlPvm@@Base+0x9388>
  417228:	ldr	x2, [x20]
  41722c:	add	x1, x1, #0xae0
  417230:	ldr	x0, [x0, #3472]
  417234:	ldr	x3, [sp, #152]
  417238:	bl	4012e0 <fprintf@plt>
  41723c:	ldr	w0, [x22]
  417240:	str	w0, [sp, #132]
  417244:	ldr	x27, [x22, #32]
  417248:	b	4170d4 <printf@plt+0x15b64>
  41724c:	mov	x23, #0x0                   	// #0
  417250:	b	4170a0 <printf@plt+0x15b30>
  417254:	ldr	w0, [sp, #128]
  417258:	cbz	w0, 417294 <printf@plt+0x15d24>
  41725c:	ldr	x0, [sp, #168]
  417260:	ldr	x2, [x20]
  417264:	ldr	x1, [x20, x0, lsl #3]
  417268:	adrp	x0, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  41726c:	ldr	x4, [x24]
  417270:	ldrb	w3, [x1, #1]
  417274:	ldr	x0, [x0, #3472]
  417278:	cmp	w3, #0x2d
  41727c:	b.eq	41751c <printf@plt+0x15fac>  // b.none
  417280:	ldrb	w3, [x1]
  417284:	adrp	x1, 422000 <_ZdlPvm@@Base+0x9388>
  417288:	add	x1, x1, #0xb30
  41728c:	bl	4012e0 <fprintf@plt>
  417290:	ldr	x27, [x22, #32]
  417294:	mov	x0, x27
  417298:	bl	4012d0 <strlen@plt>
  41729c:	add	x4, x27, x0
  4172a0:	mov	x1, x24
  4172a4:	mov	w0, #0x3f                  	// #63
  4172a8:	ldp	x23, x24, [sp, #48]
  4172ac:	ldr	w1, [x1, #24]
  4172b0:	ldp	x25, x26, [sp, #64]
  4172b4:	ldp	x27, x28, [sp, #80]
  4172b8:	str	w1, [x22, #8]
  4172bc:	str	x4, [x22, #32]
  4172c0:	b	416b7c <printf@plt+0x1560c>
  4172c4:	ldr	w0, [sp, #128]
  4172c8:	cbz	w0, 417304 <printf@plt+0x15d94>
  4172cc:	ldr	w0, [sp, #144]
  4172d0:	cmp	w0, #0x2d
  4172d4:	b.eq	417420 <printf@plt+0x15eb0>  // b.none
  4172d8:	ldr	x1, [sp, #152]
  4172dc:	adrp	x0, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4172e0:	ldr	x2, [x20]
  4172e4:	mov	x4, x27
  4172e8:	ldrb	w3, [x1]
  4172ec:	adrp	x1, 422000 <_ZdlPvm@@Base+0x9388>
  4172f0:	ldr	x0, [x0, #3472]
  4172f4:	add	x1, x1, #0xba8
  4172f8:	bl	4012e0 <fprintf@plt>
  4172fc:	ldr	w0, [x22]
  417300:	str	w0, [sp, #148]
  417304:	ldr	w0, [sp, #148]
  417308:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x3388>
  41730c:	add	x1, x1, #0xf18
  417310:	add	w2, w0, #0x1
  417314:	mov	w0, #0x3f                  	// #63
  417318:	ldp	x23, x24, [sp, #48]
  41731c:	ldp	x25, x26, [sp, #64]
  417320:	ldp	x27, x28, [sp, #80]
  417324:	str	w2, [x22]
  417328:	str	wzr, [x22, #8]
  41732c:	str	x1, [x22, #32]
  417330:	b	416b7c <printf@plt+0x1560c>
  417334:	cmp	w0, #0x1
  417338:	b.ne	41713c <printf@plt+0x15bcc>  // b.any
  41733c:	ldr	w0, [x22]
  417340:	cmp	w0, w19
  417344:	b.ge	4174b8 <printf@plt+0x15f48>  // b.tcont
  417348:	ldr	x1, [x20, w0, sxtw #3]
  41734c:	add	w0, w0, #0x1
  417350:	str	w0, [x22]
  417354:	str	x1, [x22, #16]
  417358:	b	41713c <printf@plt+0x15bcc>
  41735c:	ldr	w0, [sp, #128]
  417360:	cbnz	w0, 417480 <printf@plt+0x15f10>
  417364:	str	w24, [x22, #8]
  417368:	mov	w1, #0x3a                  	// #58
  41736c:	mov	w0, #0x3f                  	// #63
  417370:	ldrb	w2, [x21]
  417374:	cmp	w2, w1
  417378:	csel	w0, w1, w0, eq  // eq = none
  41737c:	b	416dcc <printf@plt+0x1585c>
  417380:	mov	x0, x24
  417384:	ldr	w19, [sp, #132]
  417388:	ldr	w24, [sp, #108]
  41738c:	str	w26, [sp, #96]
  417390:	mov	x26, x0
  417394:	ldr	x25, [sp, #120]
  417398:	ldr	x20, [sp, #136]
  41739c:	b	417128 <printf@plt+0x15bb8>
  4173a0:	ldr	w0, [sp, #128]
  4173a4:	cbnz	w0, 4174f4 <printf@plt+0x15f84>
  4173a8:	mov	x0, x27
  4173ac:	bl	4012d0 <strlen@plt>
  4173b0:	ldr	w1, [x24, #24]
  4173b4:	add	x0, x27, x0
  4173b8:	str	w1, [x22, #8]
  4173bc:	str	x0, [x22, #32]
  4173c0:	ldrb	w0, [x21]
  4173c4:	cmp	w0, #0x3a
  4173c8:	b.eq	4174e0 <printf@plt+0x15f70>  // b.none
  4173cc:	mov	w0, #0x3f                  	// #63
  4173d0:	ldp	x23, x24, [sp, #48]
  4173d4:	ldp	x25, x26, [sp, #64]
  4173d8:	ldp	x27, x28, [sp, #80]
  4173dc:	b	416b7c <printf@plt+0x1560c>
  4173e0:	ldr	w0, [sp, #128]
  4173e4:	cbnz	w0, 417534 <printf@plt+0x15fc4>
  4173e8:	mov	x0, x23
  4173ec:	bl	4012d0 <strlen@plt>
  4173f0:	ldr	w1, [x22]
  4173f4:	add	x23, x23, x0
  4173f8:	mov	w0, #0x3f                  	// #63
  4173fc:	add	w1, w1, #0x1
  417400:	ldp	x25, x26, [sp, #64]
  417404:	ldp	x27, x28, [sp, #80]
  417408:	str	w1, [x22]
  41740c:	str	x23, [x22, #32]
  417410:	ldp	x23, x24, [sp, #48]
  417414:	b	416b7c <printf@plt+0x1560c>
  417418:	ldr	w0, [sp, #128]
  41741c:	cbz	w0, 417304 <printf@plt+0x15d94>
  417420:	adrp	x0, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  417424:	mov	x3, x27
  417428:	ldr	x2, [x20]
  41742c:	adrp	x1, 422000 <_ZdlPvm@@Base+0x9388>
  417430:	ldr	x0, [x0, #3472]
  417434:	add	x1, x1, #0xb88
  417438:	bl	4012e0 <fprintf@plt>
  41743c:	ldr	w0, [x22]
  417440:	str	w0, [sp, #148]
  417444:	b	417304 <printf@plt+0x15d94>
  417448:	ldr	w0, [sp, #128]
  41744c:	cbnz	w0, 417588 <printf@plt+0x16018>
  417450:	ldp	x27, x28, [sp, #80]
  417454:	str	w24, [x22, #8]
  417458:	mov	w1, #0x3a                  	// #58
  41745c:	mov	w0, #0x3f                  	// #63
  417460:	ldrb	w2, [x21]
  417464:	ldp	x23, x24, [sp, #48]
  417468:	cmp	w2, w1
  41746c:	csel	w0, w1, w0, eq  // eq = none
  417470:	b	416b7c <printf@plt+0x1560c>
  417474:	ldr	w0, [sp, #128]
  417478:	cbnz	w0, 4172d8 <printf@plt+0x15d68>
  41747c:	b	417304 <printf@plt+0x15d94>
  417480:	adrp	x0, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  417484:	mov	w3, w24
  417488:	ldr	x2, [x20]
  41748c:	adrp	x1, 422000 <_ZdlPvm@@Base+0x9388>
  417490:	ldr	x0, [x0, #3472]
  417494:	add	x1, x1, #0xc08
  417498:	bl	4012e0 <fprintf@plt>
  41749c:	b	417364 <printf@plt+0x15df4>
  4174a0:	mov	w0, #0x57                  	// #87
  4174a4:	ldp	x23, x24, [sp, #48]
  4174a8:	ldp	x25, x26, [sp, #64]
  4174ac:	ldp	x27, x28, [sp, #80]
  4174b0:	str	xzr, [x22, #32]
  4174b4:	b	416b7c <printf@plt+0x1560c>
  4174b8:	ldr	w1, [sp, #128]
  4174bc:	cbnz	w1, 4175cc <printf@plt+0x1605c>
  4174c0:	ldr	x19, [x22, #32]
  4174c4:	mov	x0, x19
  4174c8:	bl	4012d0 <strlen@plt>
  4174cc:	add	x19, x19, x0
  4174d0:	str	x19, [x22, #32]
  4174d4:	ldrb	w0, [x21]
  4174d8:	cmp	w0, #0x3a
  4174dc:	b.ne	4173cc <printf@plt+0x15e5c>  // b.any
  4174e0:	mov	w0, #0x3a                  	// #58
  4174e4:	ldp	x23, x24, [sp, #48]
  4174e8:	ldp	x25, x26, [sp, #64]
  4174ec:	ldp	x27, x28, [sp, #80]
  4174f0:	b	416b7c <printf@plt+0x1560c>
  4174f4:	ldr	x2, [sp, #168]
  4174f8:	adrp	x0, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4174fc:	adrp	x1, 422000 <_ZdlPvm@@Base+0x9388>
  417500:	add	x1, x1, #0xb60
  417504:	ldr	x0, [x0, #3472]
  417508:	ldr	x3, [x20, x2, lsl #3]
  41750c:	ldr	x2, [x20]
  417510:	bl	4012e0 <fprintf@plt>
  417514:	ldr	x27, [x22, #32]
  417518:	b	4173a8 <printf@plt+0x15e38>
  41751c:	mov	x3, x4
  417520:	adrp	x1, 422000 <_ZdlPvm@@Base+0x9388>
  417524:	add	x1, x1, #0xb00
  417528:	bl	4012e0 <fprintf@plt>
  41752c:	ldr	x27, [x22, #32]
  417530:	b	417294 <printf@plt+0x15d24>
  417534:	ldrsw	x3, [x22]
  417538:	adrp	x0, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  41753c:	ldr	x2, [x20]
  417540:	adrp	x1, 422000 <_ZdlPvm@@Base+0x9388>
  417544:	ldr	x0, [x0, #3472]
  417548:	add	x1, x1, #0xc30
  41754c:	ldr	x3, [x20, x3, lsl #3]
  417550:	bl	4012e0 <fprintf@plt>
  417554:	ldr	x23, [x22, #32]
  417558:	b	4173e8 <printf@plt+0x15e78>
  41755c:	ldr	w0, [sp, #128]
  417560:	cbnz	w0, 4175a8 <printf@plt+0x16038>
  417564:	mov	x0, x23
  417568:	bl	4012d0 <strlen@plt>
  41756c:	add	x23, x23, x0
  417570:	mov	w0, #0x3f                  	// #63
  417574:	ldp	x25, x26, [sp, #64]
  417578:	ldp	x27, x28, [sp, #80]
  41757c:	str	x23, [x22, #32]
  417580:	ldp	x23, x24, [sp, #48]
  417584:	b	416b7c <printf@plt+0x1560c>
  417588:	adrp	x0, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  41758c:	mov	w3, w24
  417590:	ldr	x2, [x20]
  417594:	adrp	x1, 422000 <_ZdlPvm@@Base+0x9388>
  417598:	ldr	x0, [x0, #3472]
  41759c:	add	x1, x1, #0xc08
  4175a0:	bl	4012e0 <fprintf@plt>
  4175a4:	b	417450 <printf@plt+0x15ee0>
  4175a8:	adrp	x0, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4175ac:	adrp	x1, 422000 <_ZdlPvm@@Base+0x9388>
  4175b0:	ldr	x3, [x26]
  4175b4:	add	x1, x1, #0xc58
  4175b8:	ldr	x0, [x0, #3472]
  4175bc:	ldr	x2, [x20]
  4175c0:	bl	4012e0 <fprintf@plt>
  4175c4:	ldr	x23, [x22, #32]
  4175c8:	b	417564 <printf@plt+0x15ff4>
  4175cc:	add	x3, x20, w0, sxtw #3
  4175d0:	adrp	x0, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4175d4:	ldr	x2, [x20]
  4175d8:	adrp	x1, 422000 <_ZdlPvm@@Base+0x9388>
  4175dc:	ldr	x0, [x0, #3472]
  4175e0:	add	x1, x1, #0xb60
  4175e4:	ldur	x3, [x3, #-8]
  4175e8:	bl	4012e0 <fprintf@plt>
  4175ec:	b	4174c0 <printf@plt+0x15f50>
  4175f0:	mov	w0, w2
  4175f4:	b	416c04 <printf@plt+0x15694>
  4175f8:	stp	x29, x30, [sp, #-208]!
  4175fc:	mov	x29, sp
  417600:	stp	x21, x22, [sp, #32]
  417604:	mov	x21, x2
  417608:	stp	x23, x24, [sp, #48]
  41760c:	adrp	x24, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  417610:	add	x2, x24, #0xc48
  417614:	stp	x19, x20, [sp, #16]
  417618:	adrp	x20, 43f000 <stderr@@GLIBC_2.17+0x3270>
  41761c:	mov	w19, w0
  417620:	stp	x25, x26, [sp, #64]
  417624:	add	x26, x20, #0x258
  417628:	ldr	w23, [x2, #4]
  41762c:	ldr	w25, [x24, #3144]
  417630:	str	w25, [x20, #600]
  417634:	str	w23, [x26, #4]
  417638:	stp	x27, x28, [sp, #80]
  41763c:	ldrb	w0, [x21]
  417640:	stp	x1, x3, [sp, #104]
  417644:	cmp	w0, #0x3a
  417648:	str	x4, [sp, #120]
  41764c:	csel	w23, w23, wzr, ne  // ne = any
  417650:	str	w5, [sp, #136]
  417654:	cmp	w19, #0x0
  417658:	b.le	4180d4 <printf@plt+0x16b64>
  41765c:	str	xzr, [x26, #16]
  417660:	cbnz	w25, 41774c <printf@plt+0x161dc>
  417664:	mov	w0, #0x1                   	// #1
  417668:	mov	w25, w0
  41766c:	str	w0, [x20, #600]
  417670:	dup	v0.2s, w25
  417674:	str	xzr, [x26, #32]
  417678:	str	d0, [x26, #48]
  41767c:	cbz	w6, 417878 <printf@plt+0x16308>
  417680:	mov	w0, #0x1                   	// #1
  417684:	str	w0, [x26, #44]
  417688:	ldrb	w1, [x21]
  41768c:	cmp	w1, #0x2d
  417690:	b.eq	417bbc <printf@plt+0x1664c>  // b.none
  417694:	cmp	w1, #0x2b
  417698:	b.eq	417bd0 <printf@plt+0x16660>  // b.none
  41769c:	str	w0, [x26, #24]
  4176a0:	str	wzr, [x26, #40]
  4176a4:	ldr	w25, [x20, #600]
  4176a8:	ldr	w0, [x26, #52]
  4176ac:	cmp	w0, w25
  4176b0:	b.le	4176bc <printf@plt+0x1614c>
  4176b4:	mov	w0, w25
  4176b8:	str	w25, [x26, #52]
  4176bc:	ldr	w1, [x26, #48]
  4176c0:	cmp	w25, w1
  4176c4:	b.ge	4176d0 <printf@plt+0x16160>  // b.tcont
  4176c8:	mov	w1, w25
  4176cc:	str	w25, [x26, #48]
  4176d0:	ldr	w2, [x26, #40]
  4176d4:	cmp	w2, #0x1
  4176d8:	b.eq	4178d4 <printf@plt+0x16364>  // b.none
  4176dc:	cmp	w19, w25
  4176e0:	b.eq	4178b0 <printf@plt+0x16340>  // b.none
  4176e4:	ldr	x3, [sp, #104]
  4176e8:	ldr	x28, [x3, w25, sxtw #3]
  4176ec:	ldrb	w1, [x28]
  4176f0:	cmp	w1, #0x2d
  4176f4:	b.ne	41781c <printf@plt+0x162ac>  // b.any
  4176f8:	ldrb	w1, [x28, #1]
  4176fc:	cmp	w1, #0x2d
  417700:	b.ne	41781c <printf@plt+0x162ac>  // b.any
  417704:	ldrb	w1, [x28, #2]
  417708:	cbnz	w1, 41781c <printf@plt+0x162ac>
  41770c:	ldr	w2, [x26, #48]
  417710:	add	w25, w25, #0x1
  417714:	str	w25, [x20, #600]
  417718:	cmp	w2, w0
  41771c:	b.eq	417e18 <printf@plt+0x168a8>  // b.none
  417720:	cmp	w25, w0
  417724:	b.eq	417738 <printf@plt+0x161c8>  // b.none
  417728:	mov	x0, x3
  41772c:	mov	x1, x26
  417730:	bl	416758 <printf@plt+0x151e8>
  417734:	ldr	w2, [x26, #48]
  417738:	mov	w25, w19
  41773c:	mov	w0, w19
  417740:	str	w19, [x20, #600]
  417744:	str	w19, [x26, #52]
  417748:	b	4178b4 <printf@plt+0x16344>
  41774c:	ldr	w0, [x26, #24]
  417750:	cbz	w0, 417670 <printf@plt+0x16100>
  417754:	ldr	x22, [x26, #32]
  417758:	cbz	x22, 4176a4 <printf@plt+0x16134>
  41775c:	ldrb	w0, [x22]
  417760:	cbz	w0, 4176a4 <printf@plt+0x16134>
  417764:	ldr	x0, [sp, #112]
  417768:	cbz	x0, 4177c0 <printf@plt+0x16250>
  41776c:	ldr	w0, [x20, #600]
  417770:	str	w0, [sp, #140]
  417774:	sxtw	x1, w0
  417778:	sbfiz	x0, x0, #3, #32
  41777c:	str	x0, [sp, #168]
  417780:	ldr	x0, [sp, #104]
  417784:	str	x1, [sp, #176]
  417788:	ldr	x0, [x0, x1, lsl #3]
  41778c:	str	x0, [sp, #160]
  417790:	ldrb	w1, [x0, #1]
  417794:	str	w1, [sp, #152]
  417798:	cmp	w1, #0x2d
  41779c:	b.eq	417aec <printf@plt+0x1657c>  // b.none
  4177a0:	ldr	w2, [sp, #136]
  4177a4:	cbz	w2, 4177c0 <printf@plt+0x16250>
  4177a8:	ldrb	w0, [x0, #2]
  4177ac:	cbnz	w0, 417aec <printf@plt+0x1657c>
  4177b0:	mov	x0, x21
  4177b4:	bl	401350 <strchr@plt>
  4177b8:	cbz	x0, 417aec <printf@plt+0x1657c>
  4177bc:	nop
  4177c0:	add	x28, x22, #0x1
  4177c4:	str	x28, [x26, #32]
  4177c8:	mov	x0, x21
  4177cc:	ldrb	w27, [x22]
  4177d0:	mov	w1, w27
  4177d4:	bl	401350 <strchr@plt>
  4177d8:	ldrb	w2, [x22, #1]
  4177dc:	mov	x1, x0
  4177e0:	mov	w0, w27
  4177e4:	cbz	w2, 417970 <printf@plt+0x16400>
  4177e8:	cmp	w27, #0x3a
  4177ec:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  4177f0:	b.eq	417c54 <printf@plt+0x166e4>  // b.none
  4177f4:	ldrb	w3, [x1]
  4177f8:	ldrb	w2, [x1, #1]
  4177fc:	ldr	w25, [x20, #600]
  417800:	cmp	w3, #0x57
  417804:	b.eq	417980 <printf@plt+0x16410>  // b.none
  417808:	cmp	w2, #0x3a
  41780c:	b.eq	417aa8 <printf@plt+0x16538>  // b.none
  417810:	ldr	w1, [x26, #8]
  417814:	ldr	x28, [x26, #16]
  417818:	b	417844 <printf@plt+0x162d4>
  41781c:	ldrb	w0, [x28]
  417820:	cmp	w0, #0x2d
  417824:	b.eq	417948 <printf@plt+0x163d8>  // b.none
  417828:	ldr	w0, [x26, #40]
  41782c:	ldr	w1, [x26, #8]
  417830:	cbz	w0, 417fb0 <printf@plt+0x16a40>
  417834:	add	w25, w25, #0x1
  417838:	mov	w0, #0x1                   	// #1
  41783c:	str	w25, [x20, #600]
  417840:	str	x28, [x26, #16]
  417844:	adrp	x3, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  417848:	add	x3, x3, #0xc48
  41784c:	adrp	x2, 43f000 <stderr@@GLIBC_2.17+0x3270>
  417850:	str	w25, [x24, #3144]
  417854:	ldp	x19, x20, [sp, #16]
  417858:	str	x28, [x2, #792]
  41785c:	ldp	x21, x22, [sp, #32]
  417860:	ldp	x23, x24, [sp, #48]
  417864:	ldp	x25, x26, [sp, #64]
  417868:	ldp	x27, x28, [sp, #80]
  41786c:	str	w1, [x3, #8]
  417870:	ldp	x29, x30, [sp], #208
  417874:	ret
  417878:	adrp	x0, 422000 <_ZdlPvm@@Base+0x9388>
  41787c:	add	x0, x0, #0xad0
  417880:	bl	4014c0 <getenv@plt>
  417884:	cbz	x0, 417a80 <printf@plt+0x16510>
  417888:	mov	w0, #0x1                   	// #1
  41788c:	str	w0, [x26, #44]
  417890:	ldr	x22, [x26, #32]
  417894:	ldrb	w0, [x21]
  417898:	cmp	w0, #0x2d
  41789c:	b.eq	417ad4 <printf@plt+0x16564>  // b.none
  4178a0:	cmp	w0, #0x2b
  4178a4:	b.eq	417d54 <printf@plt+0x167e4>  // b.none
  4178a8:	str	wzr, [x26, #40]
  4178ac:	b	417ae0 <printf@plt+0x16570>
  4178b0:	ldr	w2, [x26, #48]
  4178b4:	ldr	w1, [x26, #8]
  4178b8:	cmp	w0, w2
  4178bc:	ldr	x28, [x26, #16]
  4178c0:	b.eq	417e10 <printf@plt+0x168a0>  // b.none
  4178c4:	mov	w25, w2
  4178c8:	str	w2, [x20, #600]
  4178cc:	mov	w0, #0xffffffff            	// #-1
  4178d0:	b	417844 <printf@plt+0x162d4>
  4178d4:	cmp	w0, w1
  4178d8:	b.eq	417a6c <printf@plt+0x164fc>  // b.none
  4178dc:	cmp	w25, w0
  4178e0:	b.eq	4178f4 <printf@plt+0x16384>  // b.none
  4178e4:	ldr	x0, [sp, #104]
  4178e8:	mov	x1, x26
  4178ec:	bl	416758 <printf@plt+0x151e8>
  4178f0:	ldr	w0, [x20, #600]
  4178f4:	cmp	w19, w0
  4178f8:	b.le	417f70 <printf@plt+0x16a00>
  4178fc:	sxtw	x0, w0
  417900:	ldr	x4, [sp, #104]
  417904:	b	417918 <printf@plt+0x163a8>
  417908:	add	w25, w2, #0x1
  41790c:	str	w25, [x26]
  417910:	cmp	w19, w0
  417914:	b.le	41793c <printf@plt+0x163cc>
  417918:	ldr	x1, [x4, x0, lsl #3]
  41791c:	mov	w2, w0
  417920:	mov	w25, w0
  417924:	add	x0, x0, #0x1
  417928:	ldrb	w3, [x1]
  41792c:	cmp	w3, #0x2d
  417930:	b.ne	417908 <printf@plt+0x16398>  // b.any
  417934:	ldrb	w1, [x1, #1]
  417938:	cbz	w1, 417908 <printf@plt+0x16398>
  41793c:	mov	w0, w25
  417940:	str	w25, [x26, #52]
  417944:	b	4176dc <printf@plt+0x1616c>
  417948:	ldrb	w0, [x28, #1]
  41794c:	cbz	w0, 417828 <printf@plt+0x162b8>
  417950:	cmp	w0, #0x2d
  417954:	ldr	x0, [sp, #112]
  417958:	ccmp	x0, #0x0, #0x4, eq  // eq = none
  41795c:	cset	x4, ne  // ne = any
  417960:	add	x4, x4, #0x1
  417964:	add	x22, x28, x4
  417968:	str	x22, [x26, #32]
  41796c:	b	417764 <printf@plt+0x161f4>
  417970:	ldr	w2, [x20, #600]
  417974:	add	w2, w2, #0x1
  417978:	str	w2, [x20, #600]
  41797c:	b	4177e8 <printf@plt+0x16278>
  417980:	cmp	w2, #0x3b
  417984:	b.ne	417808 <printf@plt+0x16298>  // b.any
  417988:	ldrb	w0, [x22, #1]
  41798c:	cbz	w0, 417f4c <printf@plt+0x169dc>
  417990:	mov	x27, x28
  417994:	add	w0, w25, #0x1
  417998:	str	w0, [x20, #600]
  41799c:	str	x28, [x26, #16]
  4179a0:	str	w0, [sp, #160]
  4179a4:	str	x27, [x26, #32]
  4179a8:	ldrb	w25, [x27]
  4179ac:	cmp	w25, #0x3d
  4179b0:	ccmp	w25, #0x0, #0x4, ne  // ne = any
  4179b4:	b.eq	4181a8 <printf@plt+0x16c38>  // b.none
  4179b8:	mov	x0, x27
  4179bc:	nop
  4179c0:	ldrb	w25, [x0, #1]!
  4179c4:	cmp	w25, #0x3d
  4179c8:	ccmp	w25, #0x0, #0x4, ne  // ne = any
  4179cc:	b.ne	4179c0 <printf@plt+0x16450>  // b.any
  4179d0:	str	x0, [sp, #128]
  4179d4:	ldr	x0, [sp, #112]
  4179d8:	ldr	x22, [x0]
  4179dc:	cbz	x22, 4181b0 <printf@plt+0x16c40>
  4179e0:	ldr	x1, [sp, #128]
  4179e4:	mov	x3, #0x0                   	// #0
  4179e8:	mov	w28, #0x0                   	// #0
  4179ec:	str	wzr, [sp, #112]
  4179f0:	sub	x2, x1, x27
  4179f4:	sub	w1, w1, w27
  4179f8:	stp	wzr, w23, [sp, #136]
  4179fc:	mov	x23, x2
  417a00:	str	w25, [sp, #144]
  417a04:	mov	x25, x3
  417a08:	str	x21, [sp, #152]
  417a0c:	mov	x21, x22
  417a10:	mov	x22, x1
  417a14:	str	w19, [sp, #184]
  417a18:	mov	x19, x0
  417a1c:	b	417a34 <printf@plt+0x164c4>
  417a20:	mov	w0, #0x1                   	// #1
  417a24:	str	w0, [sp, #112]
  417a28:	ldr	x21, [x19, #32]!
  417a2c:	add	w28, w28, #0x1
  417a30:	cbz	x21, 417ee8 <printf@plt+0x16978>
  417a34:	mov	x1, x27
  417a38:	mov	x2, x23
  417a3c:	mov	x0, x21
  417a40:	bl	4013e0 <strncmp@plt>
  417a44:	mov	w1, w0
  417a48:	mov	x0, x21
  417a4c:	cbnz	w1, 417a28 <printf@plt+0x164b8>
  417a50:	bl	4012d0 <strlen@plt>
  417a54:	cmp	x22, x0
  417a58:	b.eq	4180bc <printf@plt+0x16b4c>  // b.none
  417a5c:	cbnz	x25, 417a20 <printf@plt+0x164b0>
  417a60:	mov	x25, x19
  417a64:	str	w28, [sp, #136]
  417a68:	b	417a28 <printf@plt+0x164b8>
  417a6c:	cmp	w25, w0
  417a70:	b.eq	4178f4 <printf@plt+0x16384>  // b.none
  417a74:	mov	w0, w25
  417a78:	str	w25, [x26, #48]
  417a7c:	b	4178f4 <printf@plt+0x16384>
  417a80:	str	wzr, [x26, #44]
  417a84:	ldr	x22, [x26, #32]
  417a88:	ldrb	w0, [x21]
  417a8c:	cmp	w0, #0x2d
  417a90:	b.eq	417ad4 <printf@plt+0x16564>  // b.none
  417a94:	cmp	w0, #0x2b
  417a98:	b.eq	417d54 <printf@plt+0x167e4>  // b.none
  417a9c:	mov	w0, #0x1                   	// #1
  417aa0:	str	w0, [x26, #40]
  417aa4:	b	417ae0 <printf@plt+0x16570>
  417aa8:	ldrb	w2, [x1, #2]
  417aac:	ldrb	w1, [x22, #1]
  417ab0:	cmp	w2, #0x3a
  417ab4:	b.eq	417df4 <printf@plt+0x16884>  // b.none
  417ab8:	cbz	w1, 417e74 <printf@plt+0x16904>
  417abc:	add	w25, w25, #0x1
  417ac0:	ldr	w1, [x26, #8]
  417ac4:	str	w25, [x20, #600]
  417ac8:	str	x28, [x26, #16]
  417acc:	str	xzr, [x26, #32]
  417ad0:	b	417844 <printf@plt+0x162d4>
  417ad4:	add	x21, x21, #0x1
  417ad8:	mov	w0, #0x2                   	// #2
  417adc:	str	w0, [x26, #40]
  417ae0:	mov	w0, #0x1                   	// #1
  417ae4:	str	w0, [x26, #24]
  417ae8:	b	417758 <printf@plt+0x161e8>
  417aec:	ldrb	w0, [x22]
  417af0:	str	w0, [sp, #188]
  417af4:	cmp	w0, #0x3d
  417af8:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  417afc:	b.eq	417ea0 <printf@plt+0x16930>  // b.none
  417b00:	mov	x1, x22
  417b04:	nop
  417b08:	ldrb	w0, [x1, #1]!
  417b0c:	cmp	w0, #0x3d
  417b10:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  417b14:	b.ne	417b08 <printf@plt+0x16598>  // b.any
  417b18:	str	x1, [sp, #144]
  417b1c:	ldr	x27, [sp, #112]
  417b20:	ldr	x3, [x27]
  417b24:	cbz	x3, 417d70 <printf@plt+0x16800>
  417b28:	ldr	x0, [sp, #144]
  417b2c:	sub	x25, x0, x22
  417b30:	ldr	w0, [sp, #136]
  417b34:	cbnz	w0, 417be0 <printf@plt+0x16670>
  417b38:	mov	w0, #0xffffffff            	// #-1
  417b3c:	mov	w28, #0x0                   	// #0
  417b40:	str	w0, [sp, #128]
  417b44:	mov	x0, #0x0                   	// #0
  417b48:	str	wzr, [sp, #184]
  417b4c:	stp	w23, w19, [sp, #192]
  417b50:	mov	x23, x0
  417b54:	mov	x19, x3
  417b58:	b	417b84 <printf@plt+0x16614>
  417b5c:	ldr	w0, [x23, #8]
  417b60:	ldr	w1, [x27, #8]
  417b64:	cmp	w1, w0
  417b68:	b.eq	417c98 <printf@plt+0x16728>  // b.none
  417b6c:	mov	w0, #0x1                   	// #1
  417b70:	str	w0, [sp, #184]
  417b74:	nop
  417b78:	ldr	x19, [x27, #32]!
  417b7c:	add	w28, w28, #0x1
  417b80:	cbz	x19, 417cc4 <printf@plt+0x16754>
  417b84:	mov	x1, x22
  417b88:	mov	x2, x25
  417b8c:	mov	x0, x19
  417b90:	bl	4013e0 <strncmp@plt>
  417b94:	mov	w1, w0
  417b98:	mov	x0, x19
  417b9c:	cbnz	w1, 417b78 <printf@plt+0x16608>
  417ba0:	bl	4012d0 <strlen@plt>
  417ba4:	cmp	w0, w25
  417ba8:	b.eq	417e58 <printf@plt+0x168e8>  // b.none
  417bac:	cbnz	x23, 417b5c <printf@plt+0x165ec>
  417bb0:	mov	x23, x27
  417bb4:	str	w28, [sp, #128]
  417bb8:	b	417b78 <printf@plt+0x16608>
  417bbc:	mov	w1, #0x2                   	// #2
  417bc0:	add	x21, x21, #0x1
  417bc4:	str	w0, [x26, #24]
  417bc8:	str	w1, [x26, #40]
  417bcc:	b	4176a4 <printf@plt+0x16134>
  417bd0:	add	x21, x21, #0x1
  417bd4:	str	w0, [x26, #24]
  417bd8:	str	wzr, [x26, #40]
  417bdc:	b	4176a4 <printf@plt+0x16134>
  417be0:	mov	w0, #0xffffffff            	// #-1
  417be4:	mov	w1, #0x0                   	// #0
  417be8:	mov	w28, #0x0                   	// #0
  417bec:	str	w0, [sp, #128]
  417bf0:	mov	x0, #0x0                   	// #0
  417bf4:	stp	w23, w19, [sp, #192]
  417bf8:	mov	x23, x0
  417bfc:	mov	x19, x3
  417c00:	str	x21, [sp, #200]
  417c04:	mov	w21, w1
  417c08:	b	417c1c <printf@plt+0x166ac>
  417c0c:	mov	w21, #0x1                   	// #1
  417c10:	ldr	x19, [x27, #32]!
  417c14:	add	w28, w28, #0x1
  417c18:	cbz	x19, 417d40 <printf@plt+0x167d0>
  417c1c:	mov	x1, x22
  417c20:	mov	x2, x25
  417c24:	mov	x0, x19
  417c28:	bl	4013e0 <strncmp@plt>
  417c2c:	mov	w1, w0
  417c30:	mov	x0, x19
  417c34:	cbnz	w1, 417c10 <printf@plt+0x166a0>
  417c38:	bl	4012d0 <strlen@plt>
  417c3c:	cmp	w25, w0
  417c40:	b.eq	417e64 <printf@plt+0x168f4>  // b.none
  417c44:	cbnz	x23, 417c0c <printf@plt+0x1669c>
  417c48:	mov	x23, x27
  417c4c:	str	w28, [sp, #128]
  417c50:	b	417c10 <printf@plt+0x166a0>
  417c54:	cbz	w23, 417c80 <printf@plt+0x16710>
  417c58:	ldr	w1, [x26, #44]
  417c5c:	adrp	x0, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  417c60:	ldr	x2, [sp, #104]
  417c64:	ldr	x0, [x0, #3472]
  417c68:	ldr	x2, [x2]
  417c6c:	cbz	w1, 417ea8 <printf@plt+0x16938>
  417c70:	adrp	x1, 422000 <_ZdlPvm@@Base+0x9388>
  417c74:	mov	w3, w27
  417c78:	add	x1, x1, #0xbc8
  417c7c:	bl	4012e0 <fprintf@plt>
  417c80:	ldr	w25, [x20, #600]
  417c84:	mov	w1, w27
  417c88:	mov	w0, #0x3f                  	// #63
  417c8c:	str	w27, [x26, #8]
  417c90:	ldr	x28, [x26, #16]
  417c94:	b	417844 <printf@plt+0x162d4>
  417c98:	ldr	x0, [x23, #16]
  417c9c:	ldr	x1, [x27, #16]
  417ca0:	cmp	x1, x0
  417ca4:	b.ne	417b6c <printf@plt+0x165fc>  // b.any
  417ca8:	ldr	w0, [x23, #24]
  417cac:	ldr	w1, [x27, #24]
  417cb0:	cmp	w1, w0
  417cb4:	ldr	w0, [sp, #184]
  417cb8:	csinc	w0, w0, wzr, eq  // eq = none
  417cbc:	str	w0, [sp, #184]
  417cc0:	b	417b78 <printf@plt+0x16608>
  417cc4:	mov	x27, x23
  417cc8:	ldp	w23, w19, [sp, #192]
  417ccc:	ldr	w0, [sp, #184]
  417cd0:	cbnz	w0, 417e24 <printf@plt+0x168b4>
  417cd4:	cbz	x27, 417d70 <printf@plt+0x16800>
  417cd8:	ldr	w0, [sp, #140]
  417cdc:	ldr	x2, [sp, #144]
  417ce0:	add	w25, w0, #0x1
  417ce4:	str	w25, [x20, #600]
  417ce8:	ldr	w1, [x27, #8]
  417cec:	ldrb	w0, [x2]
  417cf0:	cbnz	w0, 417d60 <printf@plt+0x167f0>
  417cf4:	cmp	w1, #0x1
  417cf8:	b.eq	417ebc <printf@plt+0x1694c>  // b.none
  417cfc:	ldr	x28, [x26, #16]
  417d00:	mov	x0, x22
  417d04:	bl	4012d0 <strlen@plt>
  417d08:	add	x4, x22, x0
  417d0c:	ldr	x0, [sp, #120]
  417d10:	str	x4, [x26, #32]
  417d14:	cbz	x0, 417d20 <printf@plt+0x167b0>
  417d18:	ldr	w1, [sp, #128]
  417d1c:	str	w1, [x0]
  417d20:	ldr	x1, [x27, #16]
  417d24:	ldr	w0, [x27, #24]
  417d28:	cbz	x1, 417d34 <printf@plt+0x167c4>
  417d2c:	str	w0, [x1]
  417d30:	mov	w0, #0x0                   	// #0
  417d34:	ldr	w25, [x20, #600]
  417d38:	ldr	w1, [x26, #8]
  417d3c:	b	417844 <printf@plt+0x162d4>
  417d40:	mov	x27, x23
  417d44:	str	w21, [sp, #184]
  417d48:	ldp	w23, w19, [sp, #192]
  417d4c:	ldr	x21, [sp, #200]
  417d50:	b	417ccc <printf@plt+0x1675c>
  417d54:	add	x21, x21, #0x1
  417d58:	str	wzr, [x26, #40]
  417d5c:	b	417ae0 <printf@plt+0x16570>
  417d60:	cbz	w1, 417fbc <printf@plt+0x16a4c>
  417d64:	add	x28, x2, #0x1
  417d68:	str	x28, [x26, #16]
  417d6c:	b	417d00 <printf@plt+0x16790>
  417d70:	ldr	w0, [sp, #136]
  417d74:	cbz	w0, 418024 <printf@plt+0x16ab4>
  417d78:	ldr	w0, [sp, #152]
  417d7c:	cmp	w0, #0x2d
  417d80:	b.eq	41814c <printf@plt+0x16bdc>  // b.none
  417d84:	ldr	w1, [sp, #188]
  417d88:	mov	x0, x21
  417d8c:	bl	401350 <strchr@plt>
  417d90:	cbnz	x0, 4177c0 <printf@plt+0x16250>
  417d94:	cbz	w23, 417dc8 <printf@plt+0x16858>
  417d98:	ldr	x1, [sp, #160]
  417d9c:	adrp	x0, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  417da0:	mov	x4, x22
  417da4:	ldr	x0, [x0, #3472]
  417da8:	ldrb	w3, [x1]
  417dac:	ldr	x1, [sp, #104]
  417db0:	ldr	x2, [x1]
  417db4:	adrp	x1, 422000 <_ZdlPvm@@Base+0x9388>
  417db8:	add	x1, x1, #0xba8
  417dbc:	bl	4012e0 <fprintf@plt>
  417dc0:	ldr	w0, [x20, #600]
  417dc4:	str	w0, [sp, #140]
  417dc8:	ldr	w0, [sp, #140]
  417dcc:	adrp	x2, 41c000 <_ZdlPvm@@Base+0x3388>
  417dd0:	mov	w1, #0x0                   	// #0
  417dd4:	add	x2, x2, #0xf18
  417dd8:	add	w25, w0, #0x1
  417ddc:	mov	w0, #0x3f                  	// #63
  417de0:	str	w25, [x20, #600]
  417de4:	str	wzr, [x26, #8]
  417de8:	str	x2, [x26, #32]
  417dec:	ldr	x28, [x26, #16]
  417df0:	b	417844 <printf@plt+0x162d4>
  417df4:	cbz	w1, 417fa8 <printf@plt+0x16a38>
  417df8:	add	w25, w25, #0x1
  417dfc:	str	w25, [x20, #600]
  417e00:	ldr	w1, [x26, #8]
  417e04:	str	x28, [x26, #16]
  417e08:	str	xzr, [x26, #32]
  417e0c:	b	417844 <printf@plt+0x162d4>
  417e10:	mov	w0, #0xffffffff            	// #-1
  417e14:	b	417844 <printf@plt+0x162d4>
  417e18:	mov	w2, w25
  417e1c:	str	w25, [x26, #48]
  417e20:	b	417738 <printf@plt+0x161c8>
  417e24:	cbnz	w23, 417f78 <printf@plt+0x16a08>
  417e28:	mov	x0, x22
  417e2c:	bl	4012d0 <strlen@plt>
  417e30:	ldr	w1, [sp, #140]
  417e34:	add	x4, x22, x0
  417e38:	mov	w0, #0x3f                  	// #63
  417e3c:	str	wzr, [x26, #8]
  417e40:	add	w25, w1, #0x1
  417e44:	mov	w1, #0x0                   	// #0
  417e48:	str	w25, [x20, #600]
  417e4c:	str	x4, [x26, #32]
  417e50:	ldr	x28, [x26, #16]
  417e54:	b	417844 <printf@plt+0x162d4>
  417e58:	ldp	w23, w19, [sp, #192]
  417e5c:	str	w28, [sp, #128]
  417e60:	b	417cd8 <printf@plt+0x16768>
  417e64:	ldp	w23, w19, [sp, #192]
  417e68:	str	w28, [sp, #128]
  417e6c:	ldr	x21, [sp, #200]
  417e70:	b	417cd8 <printf@plt+0x16768>
  417e74:	cmp	w19, w25
  417e78:	b.eq	418090 <printf@plt+0x16b20>  // b.none
  417e7c:	ldr	x3, [sp, #104]
  417e80:	add	w2, w25, #0x1
  417e84:	ldr	w1, [x26, #8]
  417e88:	ldr	x28, [x3, w25, sxtw #3]
  417e8c:	mov	w25, w2
  417e90:	str	w2, [x20, #600]
  417e94:	str	x28, [x26, #16]
  417e98:	str	xzr, [x26, #32]
  417e9c:	b	417844 <printf@plt+0x162d4>
  417ea0:	str	x22, [sp, #144]
  417ea4:	b	417b1c <printf@plt+0x165ac>
  417ea8:	mov	w3, w27
  417eac:	adrp	x1, 422000 <_ZdlPvm@@Base+0x9388>
  417eb0:	add	x1, x1, #0xbe8
  417eb4:	bl	4012e0 <fprintf@plt>
  417eb8:	b	417c80 <printf@plt+0x16710>
  417ebc:	cmp	w19, w25
  417ec0:	b.le	4180e4 <printf@plt+0x16b74>
  417ec4:	ldr	x0, [sp, #104]
  417ec8:	ldr	x1, [sp, #168]
  417ecc:	add	x1, x0, x1
  417ed0:	ldr	w0, [sp, #140]
  417ed4:	add	w0, w0, #0x2
  417ed8:	str	w0, [x20, #600]
  417edc:	ldr	x28, [x1, #8]
  417ee0:	str	x28, [x26, #16]
  417ee4:	b	417d00 <printf@plt+0x16790>
  417ee8:	ldr	w0, [sp, #112]
  417eec:	mov	x22, x25
  417ef0:	ldr	w19, [sp, #184]
  417ef4:	ldp	w23, w25, [sp, #140]
  417ef8:	ldr	x21, [sp, #152]
  417efc:	cbnz	w0, 41811c <printf@plt+0x16bac>
  417f00:	cbz	x22, 4181b0 <printf@plt+0x16c40>
  417f04:	ldr	w0, [x22, #8]
  417f08:	cbz	w25, 418060 <printf@plt+0x16af0>
  417f0c:	cbz	w0, 4181c8 <printf@plt+0x16c58>
  417f10:	ldr	x0, [sp, #128]
  417f14:	add	x28, x0, #0x1
  417f18:	str	x28, [x26, #16]
  417f1c:	mov	x0, x27
  417f20:	bl	4012d0 <strlen@plt>
  417f24:	add	x27, x27, x0
  417f28:	str	x27, [x26, #32]
  417f2c:	ldr	x0, [sp, #120]
  417f30:	cbz	x0, 417f3c <printf@plt+0x169cc>
  417f34:	ldr	w1, [sp, #136]
  417f38:	str	w1, [x0]
  417f3c:	ldr	x1, [x22, #16]
  417f40:	ldr	w0, [x22, #24]
  417f44:	cbnz	x1, 417d2c <printf@plt+0x167bc>
  417f48:	b	417d34 <printf@plt+0x167c4>
  417f4c:	cmp	w19, w25
  417f50:	b.eq	418154 <printf@plt+0x16be4>  // b.none
  417f54:	ldr	x0, [sp, #104]
  417f58:	ldr	x27, [x0, w25, sxtw #3]
  417f5c:	add	w0, w25, #0x1
  417f60:	str	w0, [x20, #600]
  417f64:	str	x27, [x26, #16]
  417f68:	str	w0, [sp, #160]
  417f6c:	b	4179a4 <printf@plt+0x16434>
  417f70:	mov	w25, w0
  417f74:	b	41793c <printf@plt+0x163cc>
  417f78:	ldr	x1, [sp, #104]
  417f7c:	adrp	x0, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  417f80:	ldr	x3, [sp, #160]
  417f84:	ldr	x0, [x0, #3472]
  417f88:	ldr	x2, [x1]
  417f8c:	adrp	x1, 422000 <_ZdlPvm@@Base+0x9388>
  417f90:	add	x1, x1, #0xae0
  417f94:	bl	4012e0 <fprintf@plt>
  417f98:	ldr	w0, [x20, #600]
  417f9c:	str	w0, [sp, #140]
  417fa0:	ldr	x22, [x26, #32]
  417fa4:	b	417e28 <printf@plt+0x168b8>
  417fa8:	mov	x28, #0x0                   	// #0
  417fac:	b	417e00 <printf@plt+0x16890>
  417fb0:	mov	w0, #0xffffffff            	// #-1
  417fb4:	ldr	x28, [x26, #16]
  417fb8:	b	417844 <printf@plt+0x162d4>
  417fbc:	cbz	w23, 418000 <printf@plt+0x16a90>
  417fc0:	ldr	x2, [sp, #104]
  417fc4:	ldr	x0, [sp, #176]
  417fc8:	ldr	x4, [x27]
  417fcc:	ldr	x1, [x2, x0, lsl #3]
  417fd0:	adrp	x0, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  417fd4:	ldr	x2, [x2]
  417fd8:	ldrb	w3, [x1, #1]
  417fdc:	ldr	x0, [x0, #3472]
  417fe0:	cmp	w3, #0x2d
  417fe4:	b.eq	418220 <printf@plt+0x16cb0>  // b.none
  417fe8:	ldrb	w3, [x1]
  417fec:	adrp	x1, 422000 <_ZdlPvm@@Base+0x9388>
  417ff0:	add	x1, x1, #0xb30
  417ff4:	bl	4012e0 <fprintf@plt>
  417ff8:	ldr	w25, [x20, #600]
  417ffc:	ldr	x22, [x26, #32]
  418000:	mov	x0, x22
  418004:	bl	4012d0 <strlen@plt>
  418008:	add	x4, x22, x0
  41800c:	ldr	w1, [x27, #24]
  418010:	mov	w0, #0x3f                  	// #63
  418014:	str	w1, [x26, #8]
  418018:	str	x4, [x26, #32]
  41801c:	ldr	x28, [x26, #16]
  418020:	b	417844 <printf@plt+0x162d4>
  418024:	cbz	w23, 417dc8 <printf@plt+0x16858>
  418028:	ldr	w0, [sp, #152]
  41802c:	cmp	w0, #0x2d
  418030:	b.ne	417d98 <printf@plt+0x16828>  // b.any
  418034:	ldr	x1, [sp, #104]
  418038:	adrp	x0, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  41803c:	mov	x3, x22
  418040:	ldr	x0, [x0, #3472]
  418044:	ldr	x2, [x1]
  418048:	adrp	x1, 422000 <_ZdlPvm@@Base+0x9388>
  41804c:	add	x1, x1, #0xb88
  418050:	bl	4012e0 <fprintf@plt>
  418054:	ldr	w0, [x20, #600]
  418058:	str	w0, [sp, #140]
  41805c:	b	417dc8 <printf@plt+0x16858>
  418060:	cmp	w0, #0x1
  418064:	mov	x28, x27
  418068:	b.ne	417f1c <printf@plt+0x169ac>  // b.any
  41806c:	ldr	w0, [sp, #160]
  418070:	cmp	w19, w0
  418074:	b.le	418274 <printf@plt+0x16d04>
  418078:	ldr	x1, [sp, #104]
  41807c:	ldr	x28, [x1, w0, sxtw #3]
  418080:	add	w0, w0, #0x1
  418084:	str	w0, [x20, #600]
  418088:	str	x28, [x26, #16]
  41808c:	b	417f1c <printf@plt+0x169ac>
  418090:	cbnz	w23, 418180 <printf@plt+0x16c10>
  418094:	str	w27, [x26, #8]
  418098:	mov	w2, #0x3a                  	// #58
  41809c:	mov	w0, #0x3f                  	// #63
  4180a0:	mov	w1, w27
  4180a4:	ldrb	w3, [x21]
  4180a8:	str	xzr, [x26, #32]
  4180ac:	cmp	w3, w2
  4180b0:	csel	w0, w2, w0, eq  // eq = none
  4180b4:	ldr	x28, [x26, #16]
  4180b8:	b	417844 <printf@plt+0x162d4>
  4180bc:	mov	x22, x19
  4180c0:	ldr	w19, [sp, #184]
  4180c4:	ldp	w23, w25, [sp, #140]
  4180c8:	str	w28, [sp, #136]
  4180cc:	ldr	x21, [sp, #152]
  4180d0:	b	417f04 <printf@plt+0x16994>
  4180d4:	ldr	w1, [x26, #8]
  4180d8:	mov	w0, #0xffffffff            	// #-1
  4180dc:	ldr	x28, [x26, #16]
  4180e0:	b	417844 <printf@plt+0x162d4>
  4180e4:	cbnz	w23, 4181f0 <printf@plt+0x16c80>
  4180e8:	mov	x0, x22
  4180ec:	bl	4012d0 <strlen@plt>
  4180f0:	ldr	w1, [x27, #24]
  4180f4:	add	x4, x22, x0
  4180f8:	str	w1, [x26, #8]
  4180fc:	mov	w2, #0x3a                  	// #58
  418100:	str	x4, [x26, #32]
  418104:	mov	w0, #0x3f                  	// #63
  418108:	ldr	x28, [x26, #16]
  41810c:	ldrb	w3, [x21]
  418110:	cmp	w3, w2
  418114:	csel	w0, w2, w0, eq  // eq = none
  418118:	b	417844 <printf@plt+0x162d4>
  41811c:	mov	x28, x27
  418120:	cbnz	w23, 41823c <printf@plt+0x16ccc>
  418124:	mov	x0, x27
  418128:	bl	4012d0 <strlen@plt>
  41812c:	ldr	w1, [sp, #160]
  418130:	add	x27, x27, x0
  418134:	mov	w0, #0x3f                  	// #63
  418138:	str	x27, [x26, #32]
  41813c:	add	w25, w1, #0x1
  418140:	ldr	w1, [x26, #8]
  418144:	str	w25, [x20, #600]
  418148:	b	417844 <printf@plt+0x162d4>
  41814c:	cbnz	w23, 418034 <printf@plt+0x16ac4>
  418150:	b	417dc8 <printf@plt+0x16858>
  418154:	cbnz	w23, 4182b0 <printf@plt+0x16d40>
  418158:	str	w27, [x26, #8]
  41815c:	mov	w2, #0x3a                  	// #58
  418160:	mov	w0, #0x3f                  	// #63
  418164:	ldr	w25, [x20, #600]
  418168:	ldrb	w3, [x21]
  41816c:	mov	w1, w27
  418170:	ldr	x28, [x26, #16]
  418174:	cmp	w3, w2
  418178:	csel	w0, w2, w0, eq  // eq = none
  41817c:	b	417844 <printf@plt+0x162d4>
  418180:	ldr	x2, [sp, #104]
  418184:	adrp	x0, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  418188:	mov	w3, w27
  41818c:	adrp	x1, 422000 <_ZdlPvm@@Base+0x9388>
  418190:	ldr	x0, [x0, #3472]
  418194:	add	x1, x1, #0xc08
  418198:	ldr	x2, [x2]
  41819c:	bl	4012e0 <fprintf@plt>
  4181a0:	ldr	w25, [x20, #600]
  4181a4:	b	418094 <printf@plt+0x16b24>
  4181a8:	str	x27, [sp, #128]
  4181ac:	b	4179d4 <printf@plt+0x16464>
  4181b0:	ldr	w1, [x26, #8]
  4181b4:	mov	x28, x27
  4181b8:	ldr	w25, [sp, #160]
  4181bc:	mov	w0, #0x57                  	// #87
  4181c0:	str	xzr, [x26, #32]
  4181c4:	b	417844 <printf@plt+0x162d4>
  4181c8:	mov	x28, x27
  4181cc:	cbnz	w23, 4182d4 <printf@plt+0x16d64>
  4181d0:	mov	x0, x27
  4181d4:	bl	4012d0 <strlen@plt>
  4181d8:	ldr	w1, [x26, #8]
  4181dc:	add	x27, x27, x0
  4181e0:	ldr	w25, [sp, #160]
  4181e4:	mov	w0, #0x3f                  	// #63
  4181e8:	str	x27, [x26, #32]
  4181ec:	b	417844 <printf@plt+0x162d4>
  4181f0:	ldr	x2, [sp, #104]
  4181f4:	adrp	x0, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4181f8:	ldr	x3, [sp, #176]
  4181fc:	adrp	x1, 422000 <_ZdlPvm@@Base+0x9388>
  418200:	ldr	x0, [x0, #3472]
  418204:	add	x1, x1, #0xb60
  418208:	ldr	x3, [x2, x3, lsl #3]
  41820c:	ldr	x2, [x2]
  418210:	bl	4012e0 <fprintf@plt>
  418214:	ldr	w25, [x20, #600]
  418218:	ldr	x22, [x26, #32]
  41821c:	b	4180e8 <printf@plt+0x16b78>
  418220:	mov	x3, x4
  418224:	adrp	x1, 422000 <_ZdlPvm@@Base+0x9388>
  418228:	add	x1, x1, #0xb00
  41822c:	bl	4012e0 <fprintf@plt>
  418230:	ldr	w25, [x20, #600]
  418234:	ldr	x22, [x26, #32]
  418238:	b	418000 <printf@plt+0x16a90>
  41823c:	ldr	w3, [sp, #160]
  418240:	adrp	x0, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  418244:	ldr	x2, [sp, #104]
  418248:	adrp	x1, 422000 <_ZdlPvm@@Base+0x9388>
  41824c:	ldr	x0, [x0, #3472]
  418250:	add	x1, x1, #0xc30
  418254:	ldr	x3, [x2, w3, sxtw #3]
  418258:	ldr	x2, [x2]
  41825c:	bl	4012e0 <fprintf@plt>
  418260:	ldr	w0, [x20, #600]
  418264:	str	w0, [sp, #160]
  418268:	ldr	x28, [x26, #16]
  41826c:	ldr	x27, [x26, #32]
  418270:	b	418124 <printf@plt+0x16bb4>
  418274:	cbnz	w23, 418308 <printf@plt+0x16d98>
  418278:	ldr	x19, [x26, #32]
  41827c:	mov	x0, x19
  418280:	bl	4012d0 <strlen@plt>
  418284:	add	x19, x19, x0
  418288:	str	x19, [x26, #32]
  41828c:	mov	w2, #0x3a                  	// #58
  418290:	mov	w0, #0x3f                  	// #63
  418294:	ldrb	w3, [x21]
  418298:	ldr	w25, [x20, #600]
  41829c:	cmp	w3, w2
  4182a0:	ldr	w1, [x26, #8]
  4182a4:	csel	w0, w2, w0, eq  // eq = none
  4182a8:	ldr	x28, [x26, #16]
  4182ac:	b	417844 <printf@plt+0x162d4>
  4182b0:	ldr	x2, [sp, #104]
  4182b4:	adrp	x0, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4182b8:	mov	w3, w27
  4182bc:	adrp	x1, 422000 <_ZdlPvm@@Base+0x9388>
  4182c0:	ldr	x0, [x0, #3472]
  4182c4:	add	x1, x1, #0xc08
  4182c8:	ldr	x2, [x2]
  4182cc:	bl	4012e0 <fprintf@plt>
  4182d0:	b	418158 <printf@plt+0x16be8>
  4182d4:	ldr	x2, [sp, #104]
  4182d8:	adrp	x0, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4182dc:	ldr	x3, [x22]
  4182e0:	adrp	x1, 422000 <_ZdlPvm@@Base+0x9388>
  4182e4:	ldr	x0, [x0, #3472]
  4182e8:	add	x1, x1, #0xc58
  4182ec:	ldr	x2, [x2]
  4182f0:	bl	4012e0 <fprintf@plt>
  4182f4:	ldr	w0, [x20, #600]
  4182f8:	str	w0, [sp, #160]
  4182fc:	ldr	x28, [x26, #16]
  418300:	ldr	x27, [x26, #32]
  418304:	b	4181d0 <printf@plt+0x16c60>
  418308:	ldr	x1, [sp, #104]
  41830c:	ldr	x0, [sp, #160]
  418310:	ldr	x2, [x1]
  418314:	add	x3, x1, w0, sxtw #3
  418318:	adrp	x0, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  41831c:	adrp	x1, 422000 <_ZdlPvm@@Base+0x9388>
  418320:	add	x1, x1, #0xb60
  418324:	ldr	x0, [x0, #3472]
  418328:	ldur	x3, [x3, #-8]
  41832c:	bl	4012e0 <fprintf@plt>
  418330:	b	418278 <printf@plt+0x16d08>
  418334:	nop
  418338:	stp	x29, x30, [sp, #-112]!
  41833c:	mov	x29, sp
  418340:	stp	x25, x26, [sp, #64]
  418344:	adrp	x26, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  418348:	stp	x27, x28, [sp, #80]
  41834c:	add	x28, x26, #0xc48
  418350:	stp	x19, x20, [sp, #16]
  418354:	ldr	w20, [x26, #3144]
  418358:	stp	x23, x24, [sp, #48]
  41835c:	adrp	x24, 43f000 <stderr@@GLIBC_2.17+0x3270>
  418360:	add	x19, x24, #0x258
  418364:	stp	x21, x22, [sp, #32]
  418368:	mov	x22, x2
  41836c:	ldr	w2, [x28, #4]
  418370:	str	w20, [x24, #600]
  418374:	mov	w21, w0
  418378:	str	w2, [x19, #4]
  41837c:	ldrb	w0, [x22]
  418380:	cmp	w0, #0x3a
  418384:	csel	w2, w2, wzr, ne  // ne = any
  418388:	cmp	w21, #0x0
  41838c:	b.le	4187f0 <printf@plt+0x17280>
  418390:	str	xzr, [x19, #16]
  418394:	mov	x25, x1
  418398:	cbz	w20, 418458 <printf@plt+0x16ee8>
  41839c:	ldr	w0, [x19, #24]
  4183a0:	cbnz	w0, 4184e8 <printf@plt+0x16f78>
  4183a4:	mov	w0, #0x1                   	// #1
  4183a8:	str	xzr, [x19, #32]
  4183ac:	stp	w0, w20, [x19, #44]
  4183b0:	str	w20, [x19, #52]
  4183b4:	ldrb	w0, [x22]
  4183b8:	cmp	w0, #0x2d
  4183bc:	b.eq	418480 <printf@plt+0x16f10>  // b.none
  4183c0:	cmp	w0, #0x2b
  4183c4:	b.eq	418654 <printf@plt+0x170e4>  // b.none
  4183c8:	mov	w1, #0x0                   	// #0
  4183cc:	str	wzr, [x19, #40]
  4183d0:	mov	w0, w20
  4183d4:	mov	w4, w20
  4183d8:	mov	w3, #0x1                   	// #1
  4183dc:	str	w3, [x19, #24]
  4183e0:	mov	w3, w20
  4183e4:	cmp	w1, #0x1
  4183e8:	b.eq	41852c <printf@plt+0x16fbc>  // b.none
  4183ec:	cmp	w21, w4
  4183f0:	b.eq	4185a8 <printf@plt+0x17038>  // b.none
  4183f4:	ldr	x23, [x25, w4, sxtw #3]
  4183f8:	ldrb	w0, [x23]
  4183fc:	cmp	w0, #0x2d
  418400:	b.ne	418494 <printf@plt+0x16f24>  // b.any
  418404:	ldrb	w0, [x23, #1]
  418408:	cmp	w0, #0x2d
  41840c:	b.ne	418494 <printf@plt+0x16f24>  // b.any
  418410:	ldrb	w0, [x23, #2]
  418414:	cbnz	w0, 418494 <printf@plt+0x16f24>
  418418:	ldr	w20, [x19, #48]
  41841c:	add	w4, w4, #0x1
  418420:	str	w4, [x24, #600]
  418424:	cmp	w20, w3
  418428:	b.eq	418760 <printf@plt+0x171f0>  // b.none
  41842c:	cmp	w4, w3
  418430:	b.eq	418444 <printf@plt+0x16ed4>  // b.none
  418434:	mov	x0, x25
  418438:	mov	x1, x19
  41843c:	bl	416758 <printf@plt+0x151e8>
  418440:	ldr	w20, [x19, #48]
  418444:	mov	w4, w21
  418448:	mov	w3, w21
  41844c:	str	w21, [x24, #600]
  418450:	str	w21, [x19, #52]
  418454:	b	4185ac <printf@plt+0x1703c>
  418458:	mov	w0, #0x1                   	// #1
  41845c:	mov	w20, w0
  418460:	str	w0, [x24, #600]
  418464:	mov	w0, #0x1                   	// #1
  418468:	str	xzr, [x19, #32]
  41846c:	stp	w0, w20, [x19, #44]
  418470:	str	w20, [x19, #52]
  418474:	ldrb	w0, [x22]
  418478:	cmp	w0, #0x2d
  41847c:	b.ne	4183c0 <printf@plt+0x16e50>  // b.any
  418480:	mov	w0, #0x2                   	// #2
  418484:	add	x22, x22, #0x1
  418488:	mov	w1, w0
  41848c:	str	w0, [x19, #40]
  418490:	b	4183d0 <printf@plt+0x16e60>
  418494:	ldrb	w0, [x23]
  418498:	cmp	w0, #0x2d
  41849c:	b.eq	4185c8 <printf@plt+0x17058>  // b.none
  4184a0:	ldr	w0, [x19, #40]
  4184a4:	ldr	w2, [x19, #8]
  4184a8:	cbz	w0, 4187e0 <printf@plt+0x17270>
  4184ac:	add	w20, w4, #0x1
  4184b0:	mov	w0, #0x1                   	// #1
  4184b4:	str	w20, [x24, #600]
  4184b8:	str	x23, [x19, #16]
  4184bc:	adrp	x1, 43f000 <stderr@@GLIBC_2.17+0x3270>
  4184c0:	str	w20, [x26, #3144]
  4184c4:	str	w2, [x28, #8]
  4184c8:	str	x23, [x1, #792]
  4184cc:	ldp	x19, x20, [sp, #16]
  4184d0:	ldp	x21, x22, [sp, #32]
  4184d4:	ldp	x23, x24, [sp, #48]
  4184d8:	ldp	x25, x26, [sp, #64]
  4184dc:	ldp	x27, x28, [sp, #80]
  4184e0:	ldp	x29, x30, [sp], #112
  4184e4:	ret
  4184e8:	ldr	x27, [x19, #32]
  4184ec:	cbz	x27, 4184f8 <printf@plt+0x16f88>
  4184f0:	ldrb	w0, [x27]
  4184f4:	cbnz	w0, 4185d8 <printf@plt+0x17068>
  4184f8:	ldp	w0, w3, [x19, #48]
  4184fc:	ldr	w1, [x19, #40]
  418500:	cmp	w20, w3
  418504:	b.ge	418510 <printf@plt+0x16fa0>  // b.tcont
  418508:	mov	w3, w20
  41850c:	str	w20, [x19, #52]
  418510:	cmp	w20, w0
  418514:	b.ge	418878 <printf@plt+0x17308>  // b.tcont
  418518:	str	w20, [x19, #48]
  41851c:	mov	w0, w20
  418520:	mov	w4, w20
  418524:	cmp	w1, #0x1
  418528:	b.ne	4183ec <printf@plt+0x16e7c>  // b.any
  41852c:	cmp	w0, w3
  418530:	b.eq	418640 <printf@plt+0x170d0>  // b.none
  418534:	cmp	w4, w3
  418538:	b.eq	418554 <printf@plt+0x16fe4>  // b.none
  41853c:	mov	x1, x19
  418540:	mov	x0, x25
  418544:	str	w2, [sp, #104]
  418548:	bl	416758 <printf@plt+0x151e8>
  41854c:	ldr	w3, [x24, #600]
  418550:	ldr	w2, [sp, #104]
  418554:	cmp	w21, w3
  418558:	b.le	4187ac <printf@plt+0x1723c>
  41855c:	sxtw	x3, w3
  418560:	b	418578 <printf@plt+0x17008>
  418564:	add	w4, w1, #0x1
  418568:	str	w4, [x19]
  41856c:	add	x3, x3, #0x1
  418570:	cmp	w21, w3
  418574:	b.le	418598 <printf@plt+0x17028>
  418578:	ldr	x0, [x25, x3, lsl #3]
  41857c:	mov	w1, w3
  418580:	mov	w4, w3
  418584:	ldrb	w5, [x0]
  418588:	cmp	w5, #0x2d
  41858c:	b.ne	418564 <printf@plt+0x16ff4>  // b.any
  418590:	ldrb	w0, [x0, #1]
  418594:	cbz	w0, 418564 <printf@plt+0x16ff4>
  418598:	str	w4, [x19, #52]
  41859c:	mov	w3, w4
  4185a0:	cmp	w21, w4
  4185a4:	b.ne	4183f4 <printf@plt+0x16e84>  // b.any
  4185a8:	ldr	w20, [x19, #48]
  4185ac:	ldr	w2, [x19, #8]
  4185b0:	cmp	w3, w20
  4185b4:	ldr	x23, [x19, #16]
  4185b8:	b.eq	418754 <printf@plt+0x171e4>  // b.none
  4185bc:	str	w20, [x24, #600]
  4185c0:	mov	w0, #0xffffffff            	// #-1
  4185c4:	b	4184bc <printf@plt+0x16f4c>
  4185c8:	ldrb	w0, [x23, #1]
  4185cc:	cbz	w0, 4184a0 <printf@plt+0x16f30>
  4185d0:	add	x27, x23, #0x1
  4185d4:	mov	w20, w4
  4185d8:	add	x23, x27, #0x1
  4185dc:	str	x23, [x19, #32]
  4185e0:	mov	x0, x22
  4185e4:	ldrb	w3, [x27]
  4185e8:	stp	w3, w2, [sp, #104]
  4185ec:	mov	w1, w3
  4185f0:	bl	401350 <strchr@plt>
  4185f4:	mov	x1, x0
  4185f8:	ldrb	w4, [x27, #1]
  4185fc:	ldp	w3, w2, [sp, #104]
  418600:	mov	w0, w3
  418604:	cbnz	w4, 418610 <printf@plt+0x170a0>
  418608:	add	w20, w20, #0x1
  41860c:	str	w20, [x24, #600]
  418610:	cmp	w3, #0x3a
  418614:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  418618:	b.eq	4186f8 <printf@plt+0x17188>  // b.none
  41861c:	ldrb	w5, [x1]
  418620:	ldrb	w4, [x1, #1]
  418624:	cmp	w5, #0x57
  418628:	b.eq	418664 <printf@plt+0x170f4>  // b.none
  41862c:	cmp	w4, #0x3a
  418630:	b.eq	4186bc <printf@plt+0x1714c>  // b.none
  418634:	ldr	w2, [x19, #8]
  418638:	ldr	x23, [x19, #16]
  41863c:	b	4184bc <printf@plt+0x16f4c>
  418640:	cmp	w4, w3
  418644:	b.eq	418554 <printf@plt+0x16fe4>  // b.none
  418648:	mov	w3, w4
  41864c:	str	w4, [x19, #48]
  418650:	b	418554 <printf@plt+0x16fe4>
  418654:	add	x22, x22, #0x1
  418658:	mov	w1, #0x0                   	// #0
  41865c:	str	wzr, [x19, #40]
  418660:	b	4183d0 <printf@plt+0x16e60>
  418664:	cmp	w4, #0x3b
  418668:	b.ne	41862c <printf@plt+0x170bc>  // b.any
  41866c:	ldrb	w0, [x27, #1]
  418670:	cbnz	w0, 418680 <printf@plt+0x17110>
  418674:	cmp	w21, w20
  418678:	b.eq	418800 <printf@plt+0x17290>  // b.none
  41867c:	ldr	x23, [x25, w20, sxtw #3]
  418680:	add	w20, w20, #0x1
  418684:	str	w20, [x24, #600]
  418688:	str	x23, [x19, #16]
  41868c:	str	x23, [x19, #32]
  418690:	ldrb	w0, [x23]
  418694:	cmp	w0, #0x3d
  418698:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  41869c:	b.eq	4186b0 <printf@plt+0x17140>  // b.none
  4186a0:	ldrb	w0, [x23, #1]!
  4186a4:	cmp	w0, #0x3d
  4186a8:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  4186ac:	b.ne	4186a0 <printf@plt+0x17130>  // b.any
  4186b0:	mov	x0, #0x0                   	// #0
  4186b4:	ldr	x0, [x0]
  4186b8:	brk	#0x3e8
  4186bc:	ldrb	w1, [x1, #2]
  4186c0:	ldrb	w4, [x27, #1]
  4186c4:	cmp	w1, #0x3a
  4186c8:	b.eq	41876c <printf@plt+0x171fc>  // b.none
  4186cc:	cbnz	w4, 41873c <printf@plt+0x171cc>
  4186d0:	cmp	w21, w20
  4186d4:	b.eq	4187b4 <printf@plt+0x17244>  // b.none
  4186d8:	add	w1, w20, #0x1
  4186dc:	ldr	w2, [x19, #8]
  4186e0:	ldr	x23, [x25, w20, sxtw #3]
  4186e4:	mov	w20, w1
  4186e8:	str	w1, [x24, #600]
  4186ec:	str	x23, [x19, #16]
  4186f0:	str	xzr, [x19, #32]
  4186f4:	b	4184bc <printf@plt+0x16f4c>
  4186f8:	cbz	w2, 418728 <printf@plt+0x171b8>
  4186fc:	ldr	w1, [x19, #44]
  418700:	adrp	x0, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  418704:	ldr	x2, [x25]
  418708:	ldr	x0, [x0, #3472]
  41870c:	cbz	w1, 418788 <printf@plt+0x17218>
  418710:	adrp	x1, 422000 <_ZdlPvm@@Base+0x9388>
  418714:	add	x1, x1, #0xbc8
  418718:	str	w3, [sp, #104]
  41871c:	bl	4012e0 <fprintf@plt>
  418720:	ldr	w3, [sp, #104]
  418724:	ldr	w20, [x24, #600]
  418728:	mov	w2, w3
  41872c:	mov	w0, #0x3f                  	// #63
  418730:	str	w3, [x19, #8]
  418734:	ldr	x23, [x19, #16]
  418738:	b	4184bc <printf@plt+0x16f4c>
  41873c:	add	w20, w20, #0x1
  418740:	ldr	w2, [x19, #8]
  418744:	str	w20, [x24, #600]
  418748:	str	x23, [x19, #16]
  41874c:	str	xzr, [x19, #32]
  418750:	b	4184bc <printf@plt+0x16f4c>
  418754:	mov	w20, w4
  418758:	mov	w0, #0xffffffff            	// #-1
  41875c:	b	4184bc <printf@plt+0x16f4c>
  418760:	mov	w20, w4
  418764:	str	w4, [x19, #48]
  418768:	b	418444 <printf@plt+0x16ed4>
  41876c:	cbz	w4, 4187a4 <printf@plt+0x17234>
  418770:	add	w20, w20, #0x1
  418774:	str	w20, [x24, #600]
  418778:	ldr	w2, [x19, #8]
  41877c:	str	x23, [x19, #16]
  418780:	str	xzr, [x19, #32]
  418784:	b	4184bc <printf@plt+0x16f4c>
  418788:	adrp	x1, 422000 <_ZdlPvm@@Base+0x9388>
  41878c:	add	x1, x1, #0xbe8
  418790:	str	w3, [sp, #104]
  418794:	bl	4012e0 <fprintf@plt>
  418798:	ldr	w3, [sp, #104]
  41879c:	ldr	w20, [x24, #600]
  4187a0:	b	418728 <printf@plt+0x171b8>
  4187a4:	mov	x23, #0x0                   	// #0
  4187a8:	b	418778 <printf@plt+0x17208>
  4187ac:	mov	w4, w3
  4187b0:	b	418598 <printf@plt+0x17028>
  4187b4:	cbnz	w2, 41882c <printf@plt+0x172bc>
  4187b8:	str	w3, [x19, #8]
  4187bc:	mov	w2, w3
  4187c0:	mov	w0, #0x3a                  	// #58
  4187c4:	mov	w1, #0x3f                  	// #63
  4187c8:	ldrb	w3, [x22]
  4187cc:	str	xzr, [x19, #32]
  4187d0:	cmp	w3, w0
  4187d4:	csel	w0, w0, w1, eq  // eq = none
  4187d8:	ldr	x23, [x19, #16]
  4187dc:	b	4184bc <printf@plt+0x16f4c>
  4187e0:	mov	w20, w4
  4187e4:	mov	w0, #0xffffffff            	// #-1
  4187e8:	ldr	x23, [x19, #16]
  4187ec:	b	4184bc <printf@plt+0x16f4c>
  4187f0:	ldr	w2, [x19, #8]
  4187f4:	mov	w0, #0xffffffff            	// #-1
  4187f8:	ldr	x23, [x19, #16]
  4187fc:	b	4184bc <printf@plt+0x16f4c>
  418800:	cbnz	w2, 418854 <printf@plt+0x172e4>
  418804:	str	w3, [x19, #8]
  418808:	mov	w2, w3
  41880c:	mov	w0, #0x3a                  	// #58
  418810:	mov	w1, #0x3f                  	// #63
  418814:	ldrb	w3, [x22]
  418818:	ldr	w20, [x24, #600]
  41881c:	cmp	w3, w0
  418820:	csel	w0, w0, w1, eq  // eq = none
  418824:	ldr	x23, [x19, #16]
  418828:	b	4184bc <printf@plt+0x16f4c>
  41882c:	adrp	x0, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  418830:	adrp	x1, 422000 <_ZdlPvm@@Base+0x9388>
  418834:	ldr	x2, [x25]
  418838:	add	x1, x1, #0xc08
  41883c:	ldr	x0, [x0, #3472]
  418840:	str	w3, [sp, #104]
  418844:	bl	4012e0 <fprintf@plt>
  418848:	ldr	w20, [x24, #600]
  41884c:	ldr	w3, [sp, #104]
  418850:	b	4187b8 <printf@plt+0x17248>
  418854:	adrp	x0, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  418858:	adrp	x1, 422000 <_ZdlPvm@@Base+0x9388>
  41885c:	ldr	x2, [x25]
  418860:	add	x1, x1, #0xc08
  418864:	ldr	x0, [x0, #3472]
  418868:	str	w3, [sp, #104]
  41886c:	bl	4012e0 <fprintf@plt>
  418870:	ldr	w3, [sp, #104]
  418874:	b	418804 <printf@plt+0x17294>
  418878:	mov	w4, w20
  41887c:	mov	w20, w3
  418880:	b	4183e0 <printf@plt+0x16e70>
  418884:	nop
  418888:	mov	w6, #0x0                   	// #0
  41888c:	mov	w5, #0x0                   	// #0
  418890:	b	4175f8 <printf@plt+0x16088>
  418894:	nop
  418898:	mov	x7, x5
  41889c:	mov	w6, #0x0                   	// #0
  4188a0:	mov	w5, #0x0                   	// #0
  4188a4:	b	416948 <printf@plt+0x153d8>
  4188a8:	mov	w6, #0x0                   	// #0
  4188ac:	mov	w5, #0x1                   	// #1
  4188b0:	b	4175f8 <printf@plt+0x16088>
  4188b4:	nop
  4188b8:	mov	x7, x5
  4188bc:	mov	w6, #0x0                   	// #0
  4188c0:	mov	w5, #0x1                   	// #1
  4188c4:	b	416948 <printf@plt+0x153d8>
  4188c8:	stp	x29, x30, [sp, #-48]!
  4188cc:	adrp	x1, 422000 <_ZdlPvm@@Base+0x9388>
  4188d0:	add	x1, x1, #0xc88
  4188d4:	mov	x29, sp
  4188d8:	add	x0, sp, #0x20
  4188dc:	bl	419568 <_ZdlPvm@@Base+0x8f0>
  4188e0:	adrp	x1, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4188e4:	add	x0, sp, #0x20
  4188e8:	ldr	x1, [x1, #3464]
  4188ec:	bl	41a380 <_ZdlPvm@@Base+0x1708>
  4188f0:	add	x0, sp, #0x20
  4188f4:	bl	4196a8 <_ZdlPvm@@Base+0xa30>
  4188f8:	ldp	x29, x30, [sp], #48
  4188fc:	ret
  418900:	str	x19, [sp, #16]
  418904:	mov	x19, x0
  418908:	add	x0, sp, #0x20
  41890c:	bl	4196a8 <_ZdlPvm@@Base+0xa30>
  418910:	mov	x0, x19
  418914:	bl	401500 <_Unwind_Resume@plt>
  418918:	stp	x29, x30, [sp, #-48]!
  41891c:	adrp	x1, 422000 <_ZdlPvm@@Base+0x9388>
  418920:	add	x1, x1, #0xca8
  418924:	mov	x29, sp
  418928:	add	x0, sp, #0x20
  41892c:	bl	419568 <_ZdlPvm@@Base+0x8f0>
  418930:	adrp	x1, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  418934:	add	x0, sp, #0x20
  418938:	ldr	x1, [x1, #3464]
  41893c:	bl	41a380 <_ZdlPvm@@Base+0x1708>
  418940:	add	x0, sp, #0x20
  418944:	bl	4196a8 <_ZdlPvm@@Base+0xa30>
  418948:	ldp	x29, x30, [sp], #48
  41894c:	ret
  418950:	str	x19, [sp, #16]
  418954:	mov	x19, x0
  418958:	add	x0, sp, #0x20
  41895c:	bl	4196a8 <_ZdlPvm@@Base+0xa30>
  418960:	mov	x0, x19
  418964:	bl	401500 <_Unwind_Resume@plt>
  418968:	mov	w1, w0
  41896c:	tbz	w0, #31, 4189c0 <printf@plt+0x17450>
  418970:	adrp	x3, 43f000 <stderr@@GLIBC_2.17+0x3270>
  418974:	add	x3, x3, #0x290
  418978:	mov	w6, #0x6667                	// #26215
  41897c:	add	x3, x3, #0x14
  418980:	movk	w6, #0x6666, lsl #16
  418984:	mov	w5, #0x30                  	// #48
  418988:	smull	x0, w1, w6
  41898c:	mov	x4, x3
  418990:	asr	x0, x0, #34
  418994:	sub	w0, w0, w1, asr #31
  418998:	add	w2, w0, w0, lsl #2
  41899c:	sub	w2, w1, w2, lsl #1
  4189a0:	mov	w1, w0
  4189a4:	sub	w0, w5, w2
  4189a8:	strb	w0, [x3, #-1]!
  4189ac:	cbnz	w1, 418988 <printf@plt+0x17418>
  4189b0:	mov	w1, #0x2d                  	// #45
  4189b4:	sub	x0, x4, #0x2
  4189b8:	sturb	w1, [x3, #-1]
  4189bc:	ret
  4189c0:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x3270>
  4189c4:	add	x0, x0, #0x290
  4189c8:	mov	w4, #0xcccd                	// #52429
  4189cc:	add	x0, x0, #0x14
  4189d0:	movk	w4, #0xcccc, lsl #16
  4189d4:	nop
  4189d8:	umull	x3, w1, w4
  4189dc:	lsr	x3, x3, #35
  4189e0:	add	w2, w3, w3, lsl #2
  4189e4:	sub	w2, w1, w2, lsl #1
  4189e8:	mov	w1, w3
  4189ec:	add	w2, w2, #0x30
  4189f0:	strb	w2, [x0, #-1]!
  4189f4:	cbnz	w3, 4189d8 <printf@plt+0x17468>
  4189f8:	ret
  4189fc:	nop
  418a00:	adrp	x1, 43f000 <stderr@@GLIBC_2.17+0x3270>
  418a04:	add	x1, x1, #0x290
  418a08:	mov	w3, w0
  418a0c:	mov	w4, #0xcccd                	// #52429
  418a10:	add	x0, x1, #0x34
  418a14:	movk	w4, #0xcccc, lsl #16
  418a18:	umull	x2, w3, w4
  418a1c:	cmp	w3, #0x9
  418a20:	lsr	x2, x2, #35
  418a24:	add	w1, w2, w2, lsl #2
  418a28:	sub	w1, w3, w1, lsl #1
  418a2c:	mov	w3, w2
  418a30:	add	w1, w1, #0x30
  418a34:	strb	w1, [x0, #-1]!
  418a38:	b.hi	418a18 <printf@plt+0x174a8>  // b.pmore
  418a3c:	ret
  418a40:	stp	x29, x30, [sp, #-48]!
  418a44:	mov	x1, x0
  418a48:	mov	x29, sp
  418a4c:	stp	x19, x20, [sp, #16]
  418a50:	ldrb	w0, [x0]
  418a54:	cmp	w0, #0x20
  418a58:	b.ne	418a6c <printf@plt+0x174fc>  // b.any
  418a5c:	nop
  418a60:	ldrb	w0, [x1, #1]!
  418a64:	cmp	w0, #0x20
  418a68:	b.eq	418a60 <printf@plt+0x174f0>  // b.none
  418a6c:	adrp	x3, 43e000 <stderr@@GLIBC_2.17+0x2270>
  418a70:	add	x3, x3, #0x930
  418a74:	ldrb	w0, [x3, w0, sxtw]
  418a78:	cbz	w0, 418b8c <printf@plt+0x1761c>
  418a7c:	ldrb	w2, [x1]
  418a80:	mov	w19, #0x0                   	// #0
  418a84:	nop
  418a88:	sub	w0, w2, #0x30
  418a8c:	ldrb	w2, [x1, #1]!
  418a90:	add	w19, w19, w19, lsl #2
  418a94:	add	w19, w0, w19, lsl #1
  418a98:	ldrb	w0, [x3, w2, sxtw]
  418a9c:	cbnz	w0, 418a88 <printf@plt+0x17518>
  418aa0:	mov	w0, #0xdf                  	// #223
  418aa4:	tst	w2, w0
  418aa8:	ccmp	w2, #0xa, #0x4, ne  // ne = any
  418aac:	b.eq	418ab8 <printf@plt+0x17548>  // b.none
  418ab0:	b	418b8c <printf@plt+0x1761c>
  418ab4:	ldrb	w2, [x1, #1]!
  418ab8:	cmp	w2, #0x20
  418abc:	b.eq	418ab4 <printf@plt+0x17544>  // b.none
  418ac0:	cmp	w2, #0x0
  418ac4:	ccmp	w2, #0xa, #0x4, ne  // ne = any
  418ac8:	b.eq	418b70 <printf@plt+0x17600>  // b.none
  418acc:	cmp	w2, #0x5c
  418ad0:	and	w2, w2, #0xffffffdf
  418ad4:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  418ad8:	mov	x20, x1
  418adc:	b.eq	418bb8 <printf@plt+0x17648>  // b.none
  418ae0:	ldrb	w0, [x20, #1]!
  418ae4:	cmp	w0, #0x5c
  418ae8:	and	w2, w0, #0xffffffdf
  418aec:	ccmp	w0, #0xa, #0x4, ne  // ne = any
  418af0:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  418af4:	b.ne	418ae0 <printf@plt+0x17570>  // b.any
  418af8:	sub	w2, w20, w1
  418afc:	add	x0, sp, #0x20
  418b00:	bl	4194e0 <_ZdlPvm@@Base+0x868>
  418b04:	ldrb	w0, [x20]
  418b08:	cmp	w0, #0x20
  418b0c:	b.ne	418b1c <printf@plt+0x175ac>  // b.any
  418b10:	ldrb	w0, [x20, #1]!
  418b14:	cmp	w0, #0x20
  418b18:	b.eq	418b10 <printf@plt+0x175a0>  // b.none
  418b1c:	cmp	w0, #0x0
  418b20:	ccmp	w0, #0xa, #0x4, ne  // ne = any
  418b24:	b.ne	418bb0 <printf@plt+0x17640>  // b.any
  418b28:	ldp	w0, w1, [sp, #40]
  418b2c:	cmp	w0, w1
  418b30:	b.ge	418ba0 <printf@plt+0x17630>  // b.tcont
  418b34:	ldr	x1, [sp, #32]
  418b38:	add	w2, w0, #0x1
  418b3c:	str	w2, [sp, #40]
  418b40:	strb	wzr, [x1, w0, sxtw]
  418b44:	ldr	x0, [sp, #32]
  418b48:	bl	41a4d0 <_ZdlPvm@@Base+0x1858>
  418b4c:	mov	w0, w19
  418b50:	bl	41a510 <_ZdlPvm@@Base+0x1898>
  418b54:	mov	w19, #0x1                   	// #1
  418b58:	add	x0, sp, #0x20
  418b5c:	bl	4196a8 <_ZdlPvm@@Base+0xa30>
  418b60:	mov	w0, w19
  418b64:	ldp	x19, x20, [sp, #16]
  418b68:	ldp	x29, x30, [sp], #48
  418b6c:	ret
  418b70:	mov	w0, w19
  418b74:	mov	w19, #0x1                   	// #1
  418b78:	bl	41a510 <_ZdlPvm@@Base+0x1898>
  418b7c:	mov	w0, w19
  418b80:	ldp	x19, x20, [sp, #16]
  418b84:	ldp	x29, x30, [sp], #48
  418b88:	ret
  418b8c:	mov	w19, #0x0                   	// #0
  418b90:	mov	w0, w19
  418b94:	ldp	x19, x20, [sp, #16]
  418b98:	ldp	x29, x30, [sp], #48
  418b9c:	ret
  418ba0:	add	x0, sp, #0x20
  418ba4:	bl	4198e0 <_ZdlPvm@@Base+0xc68>
  418ba8:	ldr	w0, [sp, #40]
  418bac:	b	418b34 <printf@plt+0x175c4>
  418bb0:	mov	w19, #0x0                   	// #0
  418bb4:	b	418b58 <printf@plt+0x175e8>
  418bb8:	mov	w2, #0x0                   	// #0
  418bbc:	b	418afc <printf@plt+0x1758c>
  418bc0:	mov	x19, x0
  418bc4:	add	x0, sp, #0x20
  418bc8:	bl	4196a8 <_ZdlPvm@@Base+0xa30>
  418bcc:	mov	x0, x19
  418bd0:	bl	401500 <_Unwind_Resume@plt>
  418bd4:	nop
  418bd8:	ret
  418bdc:	nop
  418be0:	stp	x29, x30, [sp, #-32]!
  418be4:	mov	x29, sp
  418be8:	str	x19, [sp, #16]
  418bec:	mov	x19, x0
  418bf0:	bl	4012d0 <strlen@plt>
  418bf4:	mov	x2, x0
  418bf8:	mov	x1, x19
  418bfc:	mov	w0, #0x2                   	// #2
  418c00:	ldr	x19, [sp, #16]
  418c04:	ldp	x29, x30, [sp], #32
  418c08:	b	401490 <write@plt>
  418c0c:	nop

0000000000418c10 <_Znwm@@Base>:
  418c10:	cmp	x0, #0x0
  418c14:	stp	x29, x30, [sp, #-16]!
  418c18:	csinc	x0, x0, xzr, ne  // ne = any
  418c1c:	mov	x29, sp
  418c20:	mov	w0, w0
  418c24:	bl	4014a0 <malloc@plt>
  418c28:	cbz	x0, 418c34 <_Znwm@@Base+0x24>
  418c2c:	ldp	x29, x30, [sp], #16
  418c30:	ret
  418c34:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x3270>
  418c38:	ldr	x0, [x0, #768]
  418c3c:	cbz	x0, 418c50 <_Znwm@@Base+0x40>
  418c40:	bl	418be0 <printf@plt+0x17670>
  418c44:	adrp	x0, 422000 <_ZdlPvm@@Base+0x9388>
  418c48:	add	x0, x0, #0xd30
  418c4c:	bl	418be0 <printf@plt+0x17670>
  418c50:	adrp	x0, 422000 <_ZdlPvm@@Base+0x9388>
  418c54:	add	x0, x0, #0xd38
  418c58:	bl	418be0 <printf@plt+0x17670>
  418c5c:	mov	w0, #0xffffffff            	// #-1
  418c60:	bl	401360 <_exit@plt>
  418c64:	nop

0000000000418c68 <_ZdlPv@@Base>:
  418c68:	cbz	x0, 418c70 <_ZdlPv@@Base+0x8>
  418c6c:	b	401330 <free@plt>
  418c70:	ret
  418c74:	nop

0000000000418c78 <_ZdlPvm@@Base>:
  418c78:	cbz	x0, 418c80 <_ZdlPvm@@Base+0x8>
  418c7c:	b	401330 <free@plt>
  418c80:	ret
  418c84:	nop
  418c88:	stp	x29, x30, [sp, #-32]!
  418c8c:	mov	x29, sp
  418c90:	str	x19, [sp, #16]
  418c94:	mov	x19, x0
  418c98:	cbz	x0, 418ce4 <_ZdlPvm@@Base+0x6c>
  418c9c:	ldrb	w1, [x19]
  418ca0:	cbz	w1, 418cfc <_ZdlPvm@@Base+0x84>
  418ca4:	ldrb	w2, [x19, #1]
  418ca8:	and	x0, x1, #0xff
  418cac:	add	x3, x19, #0x1
  418cb0:	cbz	w2, 418cd8 <_ZdlPvm@@Base+0x60>
  418cb4:	nop
  418cb8:	and	x1, x2, #0xff
  418cbc:	ldrb	w2, [x3, #1]!
  418cc0:	add	x0, x1, x0, lsl #4
  418cc4:	ands	x1, x0, #0xf0000000
  418cc8:	and	x4, x0, #0xffffffff0fffffff
  418ccc:	eor	x1, x4, x1, lsr #24
  418cd0:	csel	x0, x0, x1, eq  // eq = none
  418cd4:	cbnz	w2, 418cb8 <_ZdlPvm@@Base+0x40>
  418cd8:	ldr	x19, [sp, #16]
  418cdc:	ldp	x29, x30, [sp], #32
  418ce0:	ret
  418ce4:	adrp	x1, 422000 <_ZdlPvm@@Base+0x9388>
  418ce8:	mov	w0, #0x1b                  	// #27
  418cec:	add	x1, x1, #0xd48
  418cf0:	bl	415a20 <printf@plt+0x144b0>
  418cf4:	ldrb	w1, [x19]
  418cf8:	cbnz	w1, 418ca4 <_ZdlPvm@@Base+0x2c>
  418cfc:	mov	x0, #0x0                   	// #0
  418d00:	ldr	x19, [sp, #16]
  418d04:	ldp	x29, x30, [sp], #32
  418d08:	ret
  418d0c:	nop
  418d10:	cmp	w0, #0x64
  418d14:	b.ls	418d9c <_ZdlPvm@@Base+0x124>  // b.plast
  418d18:	stp	x29, x30, [sp, #-48]!
  418d1c:	cmp	w0, #0x1f6
  418d20:	mov	x29, sp
  418d24:	stp	x19, x20, [sp, #16]
  418d28:	mov	w20, w0
  418d2c:	b.ls	418da4 <_ZdlPvm@@Base+0x12c>  // b.plast
  418d30:	adrp	x19, 422000 <_ZdlPvm@@Base+0x9388>
  418d34:	add	x19, x19, #0xd80
  418d38:	add	x19, x19, #0x4
  418d3c:	stp	x21, x22, [sp, #32]
  418d40:	adrp	x21, 43f000 <stderr@@GLIBC_2.17+0x3270>
  418d44:	adrp	x22, 422000 <_ZdlPvm@@Base+0x9388>
  418d48:	add	x21, x21, #0x238
  418d4c:	add	x22, x22, #0xd68
  418d50:	mov	w0, #0x1f7                 	// #503
  418d54:	nop
  418d58:	cbz	w0, 418d78 <_ZdlPvm@@Base+0x100>
  418d5c:	ldr	w0, [x19, #4]!
  418d60:	cmp	w0, w20
  418d64:	b.ls	418d58 <_ZdlPvm@@Base+0xe0>  // b.plast
  418d68:	ldp	x21, x22, [sp, #32]
  418d6c:	ldp	x19, x20, [sp, #16]
  418d70:	ldp	x29, x30, [sp], #48
  418d74:	ret
  418d78:	mov	x0, x22
  418d7c:	mov	x3, x21
  418d80:	mov	x2, x21
  418d84:	mov	x1, x21
  418d88:	bl	4162a8 <printf@plt+0x14d38>
  418d8c:	ldr	w0, [x19, #4]!
  418d90:	cmp	w0, w20
  418d94:	b.ls	418d58 <_ZdlPvm@@Base+0xe0>  // b.plast
  418d98:	b	418d68 <_ZdlPvm@@Base+0xf0>
  418d9c:	mov	w0, #0x65                  	// #101
  418da0:	ret
  418da4:	mov	w0, #0x1f7                 	// #503
  418da8:	b	418d6c <_ZdlPvm@@Base+0xf4>
  418dac:	nop
  418db0:	stp	x29, x30, [sp, #-80]!
  418db4:	mov	x29, sp
  418db8:	stp	x19, x20, [sp, #16]
  418dbc:	mov	x19, x1
  418dc0:	mov	x20, x2
  418dc4:	stp	x21, x22, [sp, #32]
  418dc8:	mov	x21, x0
  418dcc:	mov	x22, #0x0                   	// #0
  418dd0:	stp	x23, x24, [sp, #48]
  418dd4:	mov	w24, w4
  418dd8:	str	x25, [sp, #64]
  418ddc:	cbnz	w3, 418ecc <_ZdlPvm@@Base+0x254>
  418de0:	cbz	x19, 418e88 <_ZdlPvm@@Base+0x210>
  418de4:	mov	x0, x19
  418de8:	bl	4014c0 <getenv@plt>
  418dec:	mov	x25, x0
  418df0:	cbz	x0, 418e88 <_ZdlPvm@@Base+0x210>
  418df4:	ldrb	w1, [x0]
  418df8:	mov	x23, #0x1                   	// #1
  418dfc:	cbz	w1, 418e90 <_ZdlPvm@@Base+0x218>
  418e00:	bl	4012d0 <strlen@plt>
  418e04:	add	x23, x0, #0x2
  418e08:	cmp	w24, #0x0
  418e0c:	cset	x19, ne  // ne = any
  418e10:	lsl	x19, x19, #1
  418e14:	cbnz	x22, 418ea0 <_ZdlPvm@@Base+0x228>
  418e18:	add	x19, x23, x19
  418e1c:	cbz	x20, 418e28 <_ZdlPvm@@Base+0x1b0>
  418e20:	ldrb	w0, [x20]
  418e24:	cbnz	w0, 418ebc <_ZdlPvm@@Base+0x244>
  418e28:	mov	x0, x19
  418e2c:	bl	401290 <_Znam@plt>
  418e30:	strb	wzr, [x0]
  418e34:	mov	x19, x0
  418e38:	str	x0, [x21]
  418e3c:	cbz	x25, 418e48 <_ZdlPvm@@Base+0x1d0>
  418e40:	ldrb	w1, [x25]
  418e44:	cbnz	w1, 418f04 <_ZdlPvm@@Base+0x28c>
  418e48:	cbnz	w24, 418ee0 <_ZdlPvm@@Base+0x268>
  418e4c:	cbz	x22, 418e58 <_ZdlPvm@@Base+0x1e0>
  418e50:	ldrb	w0, [x22]
  418e54:	cbnz	w0, 418f30 <_ZdlPvm@@Base+0x2b8>
  418e58:	cbz	x20, 418e64 <_ZdlPvm@@Base+0x1ec>
  418e5c:	ldrb	w0, [x20]
  418e60:	cbnz	w0, 418f1c <_ZdlPvm@@Base+0x2a4>
  418e64:	mov	x0, x19
  418e68:	bl	4012d0 <strlen@plt>
  418e6c:	ldp	x19, x20, [sp, #16]
  418e70:	ldp	x23, x24, [sp, #48]
  418e74:	ldr	x25, [sp, #64]
  418e78:	str	w0, [x21, #8]
  418e7c:	ldp	x21, x22, [sp, #32]
  418e80:	ldp	x29, x30, [sp], #80
  418e84:	ret
  418e88:	mov	x23, #0x1                   	// #1
  418e8c:	mov	x25, #0x0                   	// #0
  418e90:	cmp	w24, #0x0
  418e94:	cset	x19, ne  // ne = any
  418e98:	lsl	x19, x19, #1
  418e9c:	cbz	x22, 418e18 <_ZdlPvm@@Base+0x1a0>
  418ea0:	ldrb	w0, [x22]
  418ea4:	cbz	w0, 418e18 <_ZdlPvm@@Base+0x1a0>
  418ea8:	add	x19, x19, #0x1
  418eac:	mov	x0, x22
  418eb0:	bl	4012d0 <strlen@plt>
  418eb4:	add	x19, x19, x0
  418eb8:	b	418e18 <_ZdlPvm@@Base+0x1a0>
  418ebc:	mov	x0, x20
  418ec0:	bl	4012d0 <strlen@plt>
  418ec4:	add	x19, x19, x0
  418ec8:	b	418e28 <_ZdlPvm@@Base+0x1b0>
  418ecc:	adrp	x0, 422000 <_ZdlPvm@@Base+0x9388>
  418ed0:	add	x0, x0, #0xdd8
  418ed4:	bl	4014c0 <getenv@plt>
  418ed8:	mov	x22, x0
  418edc:	b	418de0 <_ZdlPvm@@Base+0x168>
  418ee0:	mov	x0, x19
  418ee4:	bl	4012d0 <strlen@plt>
  418ee8:	add	x1, x0, #0x1
  418eec:	mov	w3, #0x2e                  	// #46
  418ef0:	strb	w3, [x19, x0]
  418ef4:	mov	w2, #0x3a                  	// #58
  418ef8:	strh	w2, [x19, x1]
  418efc:	ldr	x19, [x21]
  418f00:	b	418e4c <_ZdlPvm@@Base+0x1d4>
  418f04:	mov	x1, x25
  418f08:	bl	401520 <stpcpy@plt>
  418f0c:	mov	w1, #0x3a                  	// #58
  418f10:	strh	w1, [x0]
  418f14:	cbz	w24, 418e4c <_ZdlPvm@@Base+0x1d4>
  418f18:	b	418ee0 <_ZdlPvm@@Base+0x268>
  418f1c:	mov	x0, x19
  418f20:	mov	x1, x20
  418f24:	bl	401560 <strcat@plt>
  418f28:	ldr	x19, [x21]
  418f2c:	b	418e64 <_ZdlPvm@@Base+0x1ec>
  418f30:	mov	x1, x22
  418f34:	mov	x0, x19
  418f38:	bl	401560 <strcat@plt>
  418f3c:	ldr	x19, [x21]
  418f40:	mov	x0, x19
  418f44:	bl	4012d0 <strlen@plt>
  418f48:	mov	w1, #0x3a                  	// #58
  418f4c:	strh	w1, [x19, x0]
  418f50:	ldr	x19, [x21]
  418f54:	b	418e58 <_ZdlPvm@@Base+0x1e0>
  418f58:	ldr	x0, [x0]
  418f5c:	cbz	x0, 418f64 <_ZdlPvm@@Base+0x2ec>
  418f60:	b	401440 <_ZdaPv@plt>
  418f64:	ret
  418f68:	stp	x29, x30, [sp, #-80]!
  418f6c:	mov	x29, sp
  418f70:	str	x25, [sp, #64]
  418f74:	ldr	x25, [x0]
  418f78:	stp	x19, x20, [sp, #16]
  418f7c:	stp	x21, x22, [sp, #32]
  418f80:	mov	x21, x0
  418f84:	mov	x0, x25
  418f88:	stp	x23, x24, [sp, #48]
  418f8c:	mov	x24, x1
  418f90:	bl	4012d0 <strlen@plt>
  418f94:	mov	x20, x0
  418f98:	mov	x0, x24
  418f9c:	bl	4012d0 <strlen@plt>
  418fa0:	add	w1, w0, w20
  418fa4:	and	x19, x0, #0xffffffff
  418fa8:	add	w0, w1, #0x2
  418fac:	bl	401290 <_Znam@plt>
  418fb0:	ldr	w22, [x21, #8]
  418fb4:	str	x0, [x21]
  418fb8:	mov	x23, x0
  418fbc:	sub	w2, w20, w22
  418fc0:	mov	x1, x25
  418fc4:	add	x21, x0, x2
  418fc8:	bl	4012b0 <memcpy@plt>
  418fcc:	sub	w3, w20, w22
  418fd0:	cbz	w22, 419034 <_ZdlPvm@@Base+0x3bc>
  418fd4:	mov	x1, x24
  418fd8:	mov	x2, x19
  418fdc:	mov	x0, x21
  418fe0:	bl	4012b0 <memcpy@plt>
  418fe4:	add	x3, x21, x19
  418fe8:	mov	w22, w22
  418fec:	add	x3, x3, #0x1
  418ff0:	mov	w4, #0x3a                  	// #58
  418ff4:	and	x1, x20, #0xffffffff
  418ff8:	strb	w4, [x21, x19]
  418ffc:	sub	x1, x1, x22
  419000:	mov	x2, x22
  419004:	add	x1, x25, x1
  419008:	mov	x0, x3
  41900c:	bl	4012b0 <memcpy@plt>
  419010:	add	x19, x0, x22
  419014:	mov	x0, x25
  419018:	strb	wzr, [x19]
  41901c:	ldp	x19, x20, [sp, #16]
  419020:	ldp	x21, x22, [sp, #32]
  419024:	ldp	x23, x24, [sp, #48]
  419028:	ldr	x25, [sp, #64]
  41902c:	ldp	x29, x30, [sp], #80
  419030:	b	401440 <_ZdaPv@plt>
  419034:	add	x21, x21, #0x1
  419038:	mov	x2, x19
  41903c:	add	x19, x21, x19
  419040:	mov	w4, #0x3a                  	// #58
  419044:	mov	x1, x24
  419048:	mov	x0, x21
  41904c:	strb	w4, [x23, w3, uxtw]
  419050:	bl	4012b0 <memcpy@plt>
  419054:	strb	wzr, [x19]
  419058:	mov	x0, x25
  41905c:	ldp	x19, x20, [sp, #16]
  419060:	ldp	x21, x22, [sp, #32]
  419064:	ldp	x23, x24, [sp, #48]
  419068:	ldr	x25, [sp, #64]
  41906c:	ldp	x29, x30, [sp], #80
  419070:	b	401440 <_ZdaPv@plt>
  419074:	nop
  419078:	stp	x29, x30, [sp, #-112]!
  41907c:	mov	x29, sp
  419080:	stp	x19, x20, [sp, #16]
  419084:	mov	x19, x0
  419088:	stp	x21, x22, [sp, #32]
  41908c:	mov	x22, x1
  419090:	str	x2, [sp, #104]
  419094:	cbz	x1, 4191f0 <_ZdlPvm@@Base+0x578>
  419098:	ldrb	w0, [x22]
  41909c:	cmp	w0, #0x2f
  4190a0:	b.eq	419184 <_ZdlPvm@@Base+0x50c>  // b.none
  4190a4:	ldr	x21, [x19]
  4190a8:	ldrb	w0, [x21]
  4190ac:	cbz	w0, 419184 <_ZdlPvm@@Base+0x50c>
  4190b0:	mov	x0, x22
  4190b4:	stp	x23, x24, [sp, #48]
  4190b8:	adrp	x23, 41b000 <_ZdlPvm@@Base+0x2388>
  4190bc:	add	x23, x23, #0x958
  4190c0:	stp	x25, x26, [sp, #64]
  4190c4:	adrp	x26, 41d000 <_ZdlPvm@@Base+0x4388>
  4190c8:	add	x26, x26, #0xf58
  4190cc:	stp	x27, x28, [sp, #80]
  4190d0:	bl	4012d0 <strlen@plt>
  4190d4:	mov	w27, #0x2f                  	// #47
  4190d8:	mov	w24, w0
  4190dc:	b	419160 <_ZdlPvm@@Base+0x4e8>
  4190e0:	cmp	x21, x19
  4190e4:	sub	x28, x19, x21
  4190e8:	b.cs	4190fc <_ZdlPvm@@Base+0x484>  // b.hs, b.nlast
  4190ec:	ldurb	w1, [x19, #-1]
  4190f0:	mov	x0, x26
  4190f4:	bl	401350 <strchr@plt>
  4190f8:	cbz	x0, 4191c4 <_ZdlPvm@@Base+0x54c>
  4190fc:	add	x0, x28, x24
  419100:	add	x0, x0, #0x1
  419104:	bl	401290 <_Znam@plt>
  419108:	mov	x1, x21
  41910c:	mov	x20, x0
  419110:	mov	x2, x28
  419114:	bl	4012b0 <memcpy@plt>
  419118:	mov	x1, x22
  41911c:	add	x0, x20, x28
  419120:	bl	401380 <strcpy@plt>
  419124:	add	x21, x19, #0x1
  419128:	mov	x0, x20
  41912c:	bl	41a478 <_ZdlPvm@@Base+0x1800>
  419130:	mov	x28, x0
  419134:	mov	x0, x20
  419138:	bl	401440 <_ZdaPv@plt>
  41913c:	mov	x1, x23
  419140:	mov	x0, x28
  419144:	bl	401460 <fopen@plt>
  419148:	mov	x20, x0
  41914c:	mov	x0, x28
  419150:	cbnz	x20, 419228 <_ZdlPvm@@Base+0x5b0>
  419154:	bl	401330 <free@plt>
  419158:	ldrb	w0, [x19]
  41915c:	cbz	w0, 419204 <_ZdlPvm@@Base+0x58c>
  419160:	mov	x0, x21
  419164:	mov	w1, #0x3a                  	// #58
  419168:	bl	401350 <strchr@plt>
  41916c:	mov	x19, x0
  419170:	cbnz	x0, 4190e0 <_ZdlPvm@@Base+0x468>
  419174:	mov	x0, x21
  419178:	bl	4012d0 <strlen@plt>
  41917c:	add	x19, x21, x0
  419180:	b	4190e0 <_ZdlPvm@@Base+0x468>
  419184:	mov	x0, x22
  419188:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x2388>
  41918c:	add	x1, x1, #0x958
  419190:	bl	401460 <fopen@plt>
  419194:	mov	x20, x0
  419198:	cbz	x0, 419210 <_ZdlPvm@@Base+0x598>
  41919c:	ldr	x19, [sp, #104]
  4191a0:	cbz	x19, 4191b0 <_ZdlPvm@@Base+0x538>
  4191a4:	mov	x0, x22
  4191a8:	bl	41a478 <_ZdlPvm@@Base+0x1800>
  4191ac:	str	x0, [x19]
  4191b0:	mov	x0, x20
  4191b4:	ldp	x19, x20, [sp, #16]
  4191b8:	ldp	x21, x22, [sp, #32]
  4191bc:	ldp	x29, x30, [sp], #112
  4191c0:	ret
  4191c4:	add	x25, x28, #0x1
  4191c8:	add	x0, x25, x24
  4191cc:	add	x0, x0, #0x1
  4191d0:	bl	401290 <_Znam@plt>
  4191d4:	mov	x20, x0
  4191d8:	mov	x2, x28
  4191dc:	mov	x1, x21
  4191e0:	bl	4012b0 <memcpy@plt>
  4191e4:	strb	w27, [x20, x28]
  4191e8:	mov	x28, x25
  4191ec:	b	419118 <_ZdlPvm@@Base+0x4a0>
  4191f0:	adrp	x1, 422000 <_ZdlPvm@@Base+0x9388>
  4191f4:	mov	w0, #0x61                  	// #97
  4191f8:	add	x1, x1, #0xde0
  4191fc:	bl	415a20 <printf@plt+0x144b0>
  419200:	b	419098 <_ZdlPvm@@Base+0x420>
  419204:	ldp	x23, x24, [sp, #48]
  419208:	ldp	x25, x26, [sp, #64]
  41920c:	ldp	x27, x28, [sp, #80]
  419210:	mov	x20, #0x0                   	// #0
  419214:	mov	x0, x20
  419218:	ldp	x19, x20, [sp, #16]
  41921c:	ldp	x21, x22, [sp, #32]
  419220:	ldp	x29, x30, [sp], #112
  419224:	ret
  419228:	ldr	x0, [sp, #104]
  41922c:	cbz	x0, 419254 <_ZdlPvm@@Base+0x5dc>
  419230:	ldp	x23, x24, [sp, #48]
  419234:	ldp	x25, x26, [sp, #64]
  419238:	str	x28, [x0]
  41923c:	mov	x0, x20
  419240:	ldp	x19, x20, [sp, #16]
  419244:	ldp	x21, x22, [sp, #32]
  419248:	ldp	x27, x28, [sp, #80]
  41924c:	ldp	x29, x30, [sp], #112
  419250:	ret
  419254:	mov	x0, x28
  419258:	bl	401330 <free@plt>
  41925c:	ldp	x23, x24, [sp, #48]
  419260:	ldp	x25, x26, [sp, #64]
  419264:	ldp	x27, x28, [sp, #80]
  419268:	b	4191b0 <_ZdlPvm@@Base+0x538>
  41926c:	nop
  419270:	stp	x29, x30, [sp, #-96]!
  419274:	adrp	x4, 41b000 <_ZdlPvm@@Base+0x2388>
  419278:	mov	x29, sp
  41927c:	stp	x21, x22, [sp, #32]
  419280:	mov	x21, x3
  419284:	cmp	x21, #0x0
  419288:	add	x3, x4, #0x958
  41928c:	mov	x22, x1
  419290:	csel	x21, x3, x21, eq  // eq = none
  419294:	mov	w1, #0x72                  	// #114
  419298:	stp	x19, x20, [sp, #16]
  41929c:	mov	x20, x0
  4192a0:	mov	x0, x21
  4192a4:	stp	x23, x24, [sp, #48]
  4192a8:	mov	x23, x2
  4192ac:	bl	401350 <strchr@plt>
  4192b0:	mov	x19, x0
  4192b4:	cbz	x22, 4193c4 <_ZdlPvm@@Base+0x74c>
  4192b8:	ldrb	w0, [x22]
  4192bc:	cmp	w0, #0x2d
  4192c0:	b.eq	4193bc <_ZdlPvm@@Base+0x744>  // b.none
  4192c4:	cbz	x19, 41940c <_ZdlPvm@@Base+0x794>
  4192c8:	ldrb	w0, [x22]
  4192cc:	cmp	w0, #0x2f
  4192d0:	b.eq	41940c <_ZdlPvm@@Base+0x794>  // b.none
  4192d4:	ldr	x20, [x20]
  4192d8:	ldrb	w0, [x20]
  4192dc:	cbz	w0, 41940c <_ZdlPvm@@Base+0x794>
  4192e0:	mov	x0, x22
  4192e4:	stp	x25, x26, [sp, #64]
  4192e8:	adrp	x25, 41d000 <_ZdlPvm@@Base+0x4388>
  4192ec:	mov	w26, #0x2f                  	// #47
  4192f0:	add	x25, x25, #0xf58
  4192f4:	stp	x27, x28, [sp, #80]
  4192f8:	bl	4012d0 <strlen@plt>
  4192fc:	mov	w24, w0
  419300:	b	419398 <_ZdlPvm@@Base+0x720>
  419304:	cmp	x20, x19
  419308:	sub	x27, x19, x20
  41930c:	b.cs	419320 <_ZdlPvm@@Base+0x6a8>  // b.hs, b.nlast
  419310:	ldurb	w1, [x19, #-1]
  419314:	mov	x0, x25
  419318:	bl	401350 <strchr@plt>
  41931c:	cbz	x0, 419448 <_ZdlPvm@@Base+0x7d0>
  419320:	add	x0, x27, x24
  419324:	add	x0, x0, #0x1
  419328:	bl	401290 <_Znam@plt>
  41932c:	mov	x1, x20
  419330:	mov	x2, x27
  419334:	mov	x20, x0
  419338:	bl	4012b0 <memcpy@plt>
  41933c:	mov	x1, x22
  419340:	add	x0, x20, x27
  419344:	bl	401380 <strcpy@plt>
  419348:	mov	x0, x20
  41934c:	bl	41a478 <_ZdlPvm@@Base+0x1800>
  419350:	mov	x27, x0
  419354:	mov	x0, x20
  419358:	bl	401440 <_ZdaPv@plt>
  41935c:	mov	x1, x21
  419360:	mov	x0, x27
  419364:	bl	401460 <fopen@plt>
  419368:	mov	x20, x0
  41936c:	cbnz	x0, 4194a4 <_ZdlPvm@@Base+0x82c>
  419370:	bl	401450 <__errno_location@plt>
  419374:	mov	x28, x0
  419378:	mov	x0, x27
  41937c:	ldr	w27, [x28]
  419380:	bl	401330 <free@plt>
  419384:	cmp	w27, #0x2
  419388:	b.ne	419494 <_ZdlPvm@@Base+0x81c>  // b.any
  41938c:	ldrb	w0, [x19]
  419390:	cbz	w0, 419494 <_ZdlPvm@@Base+0x81c>
  419394:	add	x20, x19, #0x1
  419398:	mov	x0, x20
  41939c:	mov	w1, #0x3a                  	// #58
  4193a0:	bl	401350 <strchr@plt>
  4193a4:	mov	x19, x0
  4193a8:	cbnz	x0, 419304 <_ZdlPvm@@Base+0x68c>
  4193ac:	mov	x0, x20
  4193b0:	bl	4012d0 <strlen@plt>
  4193b4:	add	x19, x20, x0
  4193b8:	b	419304 <_ZdlPvm@@Base+0x68c>
  4193bc:	ldrb	w0, [x22, #1]
  4193c0:	cbnz	w0, 4192c4 <_ZdlPvm@@Base+0x64c>
  4193c4:	cbz	x23, 4193e8 <_ZdlPvm@@Base+0x770>
  4193c8:	cmp	x19, #0x0
  4193cc:	adrp	x1, 422000 <_ZdlPvm@@Base+0x9388>
  4193d0:	add	x1, x1, #0xe10
  4193d4:	adrp	x0, 422000 <_ZdlPvm@@Base+0x9388>
  4193d8:	add	x0, x0, #0xe08
  4193dc:	csel	x0, x0, x1, ne  // ne = any
  4193e0:	bl	41a478 <_ZdlPvm@@Base+0x1800>
  4193e4:	str	x0, [x23]
  4193e8:	cbz	x19, 419474 <_ZdlPvm@@Base+0x7fc>
  4193ec:	adrp	x0, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4193f0:	ldr	x20, [x0, #3456]
  4193f4:	mov	x0, x20
  4193f8:	ldp	x19, x20, [sp, #16]
  4193fc:	ldp	x21, x22, [sp, #32]
  419400:	ldp	x23, x24, [sp, #48]
  419404:	ldp	x29, x30, [sp], #96
  419408:	ret
  41940c:	mov	x1, x21
  419410:	mov	x0, x22
  419414:	bl	401460 <fopen@plt>
  419418:	mov	x20, x0
  41941c:	cbz	x0, 4193f4 <_ZdlPvm@@Base+0x77c>
  419420:	cbz	x23, 4193f4 <_ZdlPvm@@Base+0x77c>
  419424:	mov	x0, x22
  419428:	bl	41a478 <_ZdlPvm@@Base+0x1800>
  41942c:	str	x0, [x23]
  419430:	mov	x0, x20
  419434:	ldp	x19, x20, [sp, #16]
  419438:	ldp	x21, x22, [sp, #32]
  41943c:	ldp	x23, x24, [sp, #48]
  419440:	ldp	x29, x30, [sp], #96
  419444:	ret
  419448:	add	x28, x27, #0x1
  41944c:	add	x0, x28, x24
  419450:	add	x0, x0, #0x1
  419454:	bl	401290 <_Znam@plt>
  419458:	mov	x1, x20
  41945c:	mov	x20, x0
  419460:	mov	x2, x27
  419464:	bl	4012b0 <memcpy@plt>
  419468:	strb	w26, [x20, x27]
  41946c:	mov	x27, x28
  419470:	b	41933c <_ZdlPvm@@Base+0x6c4>
  419474:	adrp	x0, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  419478:	ldp	x21, x22, [sp, #32]
  41947c:	ldr	x20, [x0, #3464]
  419480:	ldp	x23, x24, [sp, #48]
  419484:	mov	x0, x20
  419488:	ldp	x19, x20, [sp, #16]
  41948c:	ldp	x29, x30, [sp], #96
  419490:	ret
  419494:	ldp	x25, x26, [sp, #64]
  419498:	str	w27, [x28]
  41949c:	ldp	x27, x28, [sp, #80]
  4194a0:	b	4193f4 <_ZdlPvm@@Base+0x77c>
  4194a4:	cbz	x23, 4194b8 <_ZdlPvm@@Base+0x840>
  4194a8:	ldp	x25, x26, [sp, #64]
  4194ac:	str	x27, [x23]
  4194b0:	ldp	x27, x28, [sp, #80]
  4194b4:	b	4193f4 <_ZdlPvm@@Base+0x77c>
  4194b8:	mov	x0, x27
  4194bc:	bl	401330 <free@plt>
  4194c0:	ldp	x25, x26, [sp, #64]
  4194c4:	ldp	x27, x28, [sp, #80]
  4194c8:	b	4193f4 <_ZdlPvm@@Base+0x77c>
  4194cc:	nop
  4194d0:	str	xzr, [x0]
  4194d4:	str	xzr, [x0, #8]
  4194d8:	ret
  4194dc:	nop
  4194e0:	stp	x29, x30, [sp, #-48]!
  4194e4:	cmp	w2, #0x0
  4194e8:	mov	x29, sp
  4194ec:	stp	x19, x20, [sp, #16]
  4194f0:	mov	x20, x0
  4194f4:	mov	w19, w2
  4194f8:	str	x21, [sp, #32]
  4194fc:	mov	x21, x1
  419500:	str	w2, [x0, #8]
  419504:	b.lt	419550 <_ZdlPvm@@Base+0x8d8>  // b.tstop
  419508:	b.eq	419538 <_ZdlPvm@@Base+0x8c0>  // b.none
  41950c:	lsl	w0, w19, #1
  419510:	str	w0, [x20, #12]
  419514:	sxtw	x0, w0
  419518:	bl	401290 <_Znam@plt>
  41951c:	mov	x1, x21
  419520:	sxtw	x2, w19
  419524:	ldr	x21, [sp, #32]
  419528:	str	x0, [x20]
  41952c:	ldp	x19, x20, [sp, #16]
  419530:	ldp	x29, x30, [sp], #48
  419534:	b	4012b0 <memcpy@plt>
  419538:	ldr	x21, [sp, #32]
  41953c:	str	xzr, [x0]
  419540:	str	wzr, [x0, #12]
  419544:	ldp	x19, x20, [sp, #16]
  419548:	ldp	x29, x30, [sp], #48
  41954c:	ret
  419550:	adrp	x1, 422000 <_ZdlPvm@@Base+0x9388>
  419554:	mov	w0, #0x57                  	// #87
  419558:	add	x1, x1, #0xe18
  41955c:	bl	415a20 <printf@plt+0x144b0>
  419560:	b	41950c <_ZdlPvm@@Base+0x894>
  419564:	nop
  419568:	stp	x29, x30, [sp, #-32]!
  41956c:	mov	x29, sp
  419570:	stp	x19, x20, [sp, #16]
  419574:	mov	x19, x0
  419578:	cbz	x1, 4195cc <_ZdlPvm@@Base+0x954>
  41957c:	mov	x20, x1
  419580:	mov	x0, x1
  419584:	bl	4012d0 <strlen@plt>
  419588:	str	w0, [x19, #8]
  41958c:	cbz	w0, 4195b8 <_ZdlPvm@@Base+0x940>
  419590:	lsl	w0, w0, #1
  419594:	str	w0, [x19, #12]
  419598:	sxtw	x0, w0
  41959c:	bl	401290 <_Znam@plt>
  4195a0:	ldr	w2, [x19, #8]
  4195a4:	str	x0, [x19]
  4195a8:	cbnz	w2, 4195e0 <_ZdlPvm@@Base+0x968>
  4195ac:	ldp	x19, x20, [sp, #16]
  4195b0:	ldp	x29, x30, [sp], #32
  4195b4:	ret
  4195b8:	str	xzr, [x19]
  4195bc:	str	wzr, [x19, #12]
  4195c0:	ldp	x19, x20, [sp, #16]
  4195c4:	ldp	x29, x30, [sp], #32
  4195c8:	ret
  4195cc:	str	xzr, [x0]
  4195d0:	str	xzr, [x0, #8]
  4195d4:	ldp	x19, x20, [sp, #16]
  4195d8:	ldp	x29, x30, [sp], #32
  4195dc:	ret
  4195e0:	mov	x1, x20
  4195e4:	sxtw	x2, w2
  4195e8:	ldp	x19, x20, [sp, #16]
  4195ec:	ldp	x29, x30, [sp], #32
  4195f0:	b	4012b0 <memcpy@plt>
  4195f4:	nop
  4195f8:	stp	x29, x30, [sp, #-32]!
  4195fc:	adrp	x2, 422000 <_ZdlPvm@@Base+0x9388>
  419600:	mov	x29, sp
  419604:	ldr	d0, [x2, #3640]
  419608:	stp	x19, x20, [sp, #16]
  41960c:	mov	x19, x0
  419610:	and	w20, w1, #0xff
  419614:	mov	x0, #0x2                   	// #2
  419618:	str	d0, [x19, #8]
  41961c:	bl	401290 <_Znam@plt>
  419620:	strb	w20, [x0]
  419624:	str	x0, [x19]
  419628:	ldp	x19, x20, [sp, #16]
  41962c:	ldp	x29, x30, [sp], #32
  419630:	ret
  419634:	nop
  419638:	stp	x29, x30, [sp, #-32]!
  41963c:	mov	x29, sp
  419640:	stp	x19, x20, [sp, #16]
  419644:	mov	x19, x0
  419648:	ldr	w0, [x1, #8]
  41964c:	str	w0, [x19, #8]
  419650:	cbz	w0, 419694 <_ZdlPvm@@Base+0xa1c>
  419654:	lsl	w0, w0, #1
  419658:	str	w0, [x19, #12]
  41965c:	mov	x20, x1
  419660:	sxtw	x0, w0
  419664:	bl	401290 <_Znam@plt>
  419668:	ldr	w2, [x19, #8]
  41966c:	str	x0, [x19]
  419670:	cbnz	w2, 419680 <_ZdlPvm@@Base+0xa08>
  419674:	ldp	x19, x20, [sp, #16]
  419678:	ldp	x29, x30, [sp], #32
  41967c:	ret
  419680:	ldr	x1, [x20]
  419684:	sxtw	x2, w2
  419688:	ldp	x19, x20, [sp, #16]
  41968c:	ldp	x29, x30, [sp], #32
  419690:	b	4012b0 <memcpy@plt>
  419694:	str	xzr, [x19]
  419698:	str	wzr, [x19, #12]
  41969c:	ldp	x19, x20, [sp, #16]
  4196a0:	ldp	x29, x30, [sp], #32
  4196a4:	ret
  4196a8:	ldr	x0, [x0]
  4196ac:	cbz	x0, 4196b4 <_ZdlPvm@@Base+0xa3c>
  4196b0:	b	401440 <_ZdaPv@plt>
  4196b4:	ret
  4196b8:	stp	x29, x30, [sp, #-48]!
  4196bc:	mov	x29, sp
  4196c0:	stp	x19, x20, [sp, #16]
  4196c4:	mov	x19, x0
  4196c8:	ldr	w20, [x1, #8]
  4196cc:	str	x21, [sp, #32]
  4196d0:	mov	x21, x1
  4196d4:	ldr	w1, [x0, #12]
  4196d8:	ldr	x0, [x0]
  4196dc:	cmp	w1, w20
  4196e0:	b.ge	419704 <_ZdlPvm@@Base+0xa8c>  // b.tcont
  4196e4:	cbz	x0, 4196ec <_ZdlPvm@@Base+0xa74>
  4196e8:	bl	401440 <_ZdaPv@plt>
  4196ec:	cbz	w20, 419744 <_ZdlPvm@@Base+0xacc>
  4196f0:	lsl	w0, w20, #1
  4196f4:	str	w0, [x19, #12]
  4196f8:	sxtw	x0, w0
  4196fc:	bl	401290 <_Znam@plt>
  419700:	ldr	w20, [x21, #8]
  419704:	str	x0, [x19]
  419708:	str	w20, [x19, #8]
  41970c:	cbnz	w20, 419724 <_ZdlPvm@@Base+0xaac>
  419710:	mov	x0, x19
  419714:	ldp	x19, x20, [sp, #16]
  419718:	ldr	x21, [sp, #32]
  41971c:	ldp	x29, x30, [sp], #48
  419720:	ret
  419724:	ldr	x1, [x21]
  419728:	sxtw	x2, w20
  41972c:	bl	4012b0 <memcpy@plt>
  419730:	mov	x0, x19
  419734:	ldp	x19, x20, [sp, #16]
  419738:	ldr	x21, [sp, #32]
  41973c:	ldp	x29, x30, [sp], #48
  419740:	ret
  419744:	str	wzr, [x19, #12]
  419748:	mov	x0, #0x0                   	// #0
  41974c:	ldr	w20, [x21, #8]
  419750:	b	419704 <_ZdlPvm@@Base+0xa8c>
  419754:	nop
  419758:	stp	x29, x30, [sp, #-48]!
  41975c:	mov	x29, sp
  419760:	stp	x19, x20, [sp, #16]
  419764:	mov	x19, x0
  419768:	cbz	x1, 4197f0 <_ZdlPvm@@Base+0xb78>
  41976c:	mov	x20, x1
  419770:	mov	x0, x1
  419774:	str	x21, [sp, #32]
  419778:	bl	4012d0 <strlen@plt>
  41977c:	ldr	w1, [x19, #12]
  419780:	mov	x21, x0
  419784:	cmp	w1, w0
  419788:	ldr	x0, [x19]
  41978c:	b.ge	4197d4 <_ZdlPvm@@Base+0xb5c>  // b.tcont
  419790:	cbz	x0, 419798 <_ZdlPvm@@Base+0xb20>
  419794:	bl	401440 <_ZdaPv@plt>
  419798:	cbz	w21, 419814 <_ZdlPvm@@Base+0xb9c>
  41979c:	lsl	w0, w21, #1
  4197a0:	str	w0, [x19, #12]
  4197a4:	sxtw	x0, w0
  4197a8:	bl	401290 <_Znam@plt>
  4197ac:	str	x0, [x19]
  4197b0:	str	w21, [x19, #8]
  4197b4:	sxtw	x2, w21
  4197b8:	mov	x1, x20
  4197bc:	bl	4012b0 <memcpy@plt>
  4197c0:	mov	x0, x19
  4197c4:	ldp	x19, x20, [sp, #16]
  4197c8:	ldr	x21, [sp, #32]
  4197cc:	ldp	x29, x30, [sp], #48
  4197d0:	ret
  4197d4:	str	w21, [x19, #8]
  4197d8:	cbnz	w21, 4197b4 <_ZdlPvm@@Base+0xb3c>
  4197dc:	mov	x0, x19
  4197e0:	ldp	x19, x20, [sp, #16]
  4197e4:	ldr	x21, [sp, #32]
  4197e8:	ldp	x29, x30, [sp], #48
  4197ec:	ret
  4197f0:	ldr	x0, [x0]
  4197f4:	cbz	x0, 4197fc <_ZdlPvm@@Base+0xb84>
  4197f8:	bl	401440 <_ZdaPv@plt>
  4197fc:	str	xzr, [x19]
  419800:	mov	x0, x19
  419804:	str	xzr, [x19, #8]
  419808:	ldp	x19, x20, [sp, #16]
  41980c:	ldp	x29, x30, [sp], #48
  419810:	ret
  419814:	ldr	x21, [sp, #32]
  419818:	stp	xzr, xzr, [x19]
  41981c:	mov	x0, x19
  419820:	ldp	x19, x20, [sp, #16]
  419824:	ldp	x29, x30, [sp], #48
  419828:	ret
  41982c:	nop
  419830:	stp	x29, x30, [sp, #-32]!
  419834:	mov	x29, sp
  419838:	stp	x19, x20, [sp, #16]
  41983c:	mov	x19, x0
  419840:	ldr	w0, [x0, #12]
  419844:	and	w20, w1, #0xff
  419848:	cmp	w0, #0x0
  41984c:	ldr	x2, [x19]
  419850:	b.gt	419874 <_ZdlPvm@@Base+0xbfc>
  419854:	cbz	x2, 419860 <_ZdlPvm@@Base+0xbe8>
  419858:	mov	x0, x2
  41985c:	bl	401440 <_ZdaPv@plt>
  419860:	mov	w0, #0x2                   	// #2
  419864:	str	w0, [x19, #12]
  419868:	mov	x0, #0x2                   	// #2
  41986c:	bl	401290 <_Znam@plt>
  419870:	mov	x2, x0
  419874:	mov	w0, #0x1                   	// #1
  419878:	str	x2, [x19]
  41987c:	str	w0, [x19, #8]
  419880:	mov	x0, x19
  419884:	strb	w20, [x2]
  419888:	ldp	x19, x20, [sp, #16]
  41988c:	ldp	x29, x30, [sp], #32
  419890:	ret
  419894:	nop
  419898:	stp	x29, x30, [sp, #-32]!
  41989c:	mov	x29, sp
  4198a0:	stp	x19, x20, [sp, #16]
  4198a4:	mov	x20, x0
  4198a8:	mov	x19, x1
  4198ac:	ldr	x0, [x0]
  4198b0:	cbz	x0, 4198b8 <_ZdlPvm@@Base+0xc40>
  4198b4:	bl	401440 <_ZdaPv@plt>
  4198b8:	ldr	d0, [x19, #8]
  4198bc:	ldr	x0, [x19]
  4198c0:	str	x0, [x20]
  4198c4:	str	d0, [x20, #8]
  4198c8:	str	xzr, [x19]
  4198cc:	str	xzr, [x19, #8]
  4198d0:	ldp	x19, x20, [sp, #16]
  4198d4:	ldp	x29, x30, [sp], #32
  4198d8:	ret
  4198dc:	nop
  4198e0:	stp	x29, x30, [sp, #-48]!
  4198e4:	mov	x29, sp
  4198e8:	stp	x21, x22, [sp, #32]
  4198ec:	ldp	w21, w1, [x0, #8]
  4198f0:	stp	x19, x20, [sp, #16]
  4198f4:	mov	x19, x0
  4198f8:	add	w0, w21, #0x1
  4198fc:	cmp	w1, w0
  419900:	ldr	x20, [x19]
  419904:	b.ge	41992c <_ZdlPvm@@Base+0xcb4>  // b.tcont
  419908:	cbz	w0, 419940 <_ZdlPvm@@Base+0xcc8>
  41990c:	lsl	w0, w0, #1
  419910:	str	w0, [x19, #12]
  419914:	sxtw	x0, w0
  419918:	bl	401290 <_Znam@plt>
  41991c:	mov	x22, x0
  419920:	cbnz	w21, 419968 <_ZdlPvm@@Base+0xcf0>
  419924:	cbnz	x20, 419974 <_ZdlPvm@@Base+0xcfc>
  419928:	mov	x20, x0
  41992c:	ldp	x21, x22, [sp, #32]
  419930:	str	x20, [x19]
  419934:	ldp	x19, x20, [sp, #16]
  419938:	ldp	x29, x30, [sp], #48
  41993c:	ret
  419940:	cbz	x20, 41994c <_ZdlPvm@@Base+0xcd4>
  419944:	mov	x0, x20
  419948:	bl	401440 <_ZdaPv@plt>
  41994c:	mov	x20, #0x0                   	// #0
  419950:	str	wzr, [x19, #12]
  419954:	ldp	x21, x22, [sp, #32]
  419958:	str	x20, [x19]
  41995c:	ldp	x19, x20, [sp, #16]
  419960:	ldp	x29, x30, [sp], #48
  419964:	ret
  419968:	sxtw	x2, w21
  41996c:	mov	x1, x20
  419970:	bl	4012b0 <memcpy@plt>
  419974:	mov	x0, x20
  419978:	mov	x20, x22
  41997c:	bl	401440 <_ZdaPv@plt>
  419980:	ldp	x21, x22, [sp, #32]
  419984:	str	x20, [x19]
  419988:	ldp	x19, x20, [sp, #16]
  41998c:	ldp	x29, x30, [sp], #48
  419990:	ret
  419994:	nop
  419998:	stp	x29, x30, [sp, #-80]!
  41999c:	mov	x29, sp
  4199a0:	stp	x19, x20, [sp, #16]
  4199a4:	mov	x19, x0
  4199a8:	cbz	x1, 4199f4 <_ZdlPvm@@Base+0xd7c>
  4199ac:	mov	x20, x1
  4199b0:	mov	x0, x1
  4199b4:	stp	x21, x22, [sp, #32]
  4199b8:	stp	x23, x24, [sp, #48]
  4199bc:	bl	4012d0 <strlen@plt>
  4199c0:	mov	x21, x0
  4199c4:	ldp	w23, w0, [x19, #8]
  4199c8:	ldr	x24, [x19]
  4199cc:	add	w22, w23, w21
  4199d0:	cmp	w0, w22
  4199d4:	b.lt	419a04 <_ZdlPvm@@Base+0xd8c>  // b.tstop
  4199d8:	sxtw	x2, w21
  4199dc:	add	x0, x24, w23, sxtw
  4199e0:	mov	x1, x20
  4199e4:	bl	4012b0 <memcpy@plt>
  4199e8:	ldp	x23, x24, [sp, #48]
  4199ec:	str	w22, [x19, #8]
  4199f0:	ldp	x21, x22, [sp, #32]
  4199f4:	mov	x0, x19
  4199f8:	ldp	x19, x20, [sp, #16]
  4199fc:	ldp	x29, x30, [sp], #80
  419a00:	ret
  419a04:	cbz	w22, 419a44 <_ZdlPvm@@Base+0xdcc>
  419a08:	str	x25, [sp, #64]
  419a0c:	lsl	w0, w22, #1
  419a10:	str	w0, [x19, #12]
  419a14:	sxtw	x0, w0
  419a18:	bl	401290 <_Znam@plt>
  419a1c:	mov	x25, x0
  419a20:	cmp	w23, #0x0
  419a24:	ccmp	w23, w22, #0x0, ne  // ne = any
  419a28:	b.lt	419a64 <_ZdlPvm@@Base+0xdec>  // b.tstop
  419a2c:	cbnz	x24, 419a70 <_ZdlPvm@@Base+0xdf8>
  419a30:	mov	x24, x0
  419a34:	ldr	w23, [x19, #8]
  419a38:	ldr	x25, [sp, #64]
  419a3c:	str	x24, [x19]
  419a40:	b	4199d8 <_ZdlPvm@@Base+0xd60>
  419a44:	cbz	x24, 419a54 <_ZdlPvm@@Base+0xddc>
  419a48:	mov	x0, x24
  419a4c:	bl	401440 <_ZdaPv@plt>
  419a50:	ldr	w23, [x19, #8]
  419a54:	mov	x24, #0x0                   	// #0
  419a58:	str	x24, [x19]
  419a5c:	str	wzr, [x19, #12]
  419a60:	b	4199d8 <_ZdlPvm@@Base+0xd60>
  419a64:	sxtw	x2, w23
  419a68:	mov	x1, x24
  419a6c:	bl	4012b0 <memcpy@plt>
  419a70:	mov	x0, x24
  419a74:	mov	x24, x25
  419a78:	bl	401440 <_ZdaPv@plt>
  419a7c:	ldr	w23, [x19, #8]
  419a80:	ldr	x25, [sp, #64]
  419a84:	str	x24, [x19]
  419a88:	b	4199d8 <_ZdlPvm@@Base+0xd60>
  419a8c:	nop
  419a90:	stp	x29, x30, [sp, #-64]!
  419a94:	mov	x29, sp
  419a98:	ldr	w2, [x1, #8]
  419a9c:	stp	x19, x20, [sp, #16]
  419aa0:	mov	x19, x0
  419aa4:	cbz	w2, 419ae4 <_ZdlPvm@@Base+0xe6c>
  419aa8:	stp	x21, x22, [sp, #32]
  419aac:	mov	x20, x1
  419ab0:	ldp	w22, w0, [x0, #8]
  419ab4:	stp	x23, x24, [sp, #48]
  419ab8:	add	w21, w2, w22
  419abc:	cmp	w0, w21
  419ac0:	ldr	x23, [x19]
  419ac4:	b.lt	419af4 <_ZdlPvm@@Base+0xe7c>  // b.tstop
  419ac8:	ldr	x1, [x20]
  419acc:	add	x0, x23, w22, sxtw
  419ad0:	sxtw	x2, w2
  419ad4:	bl	4012b0 <memcpy@plt>
  419ad8:	ldp	x23, x24, [sp, #48]
  419adc:	str	w21, [x19, #8]
  419ae0:	ldp	x21, x22, [sp, #32]
  419ae4:	mov	x0, x19
  419ae8:	ldp	x19, x20, [sp, #16]
  419aec:	ldp	x29, x30, [sp], #64
  419af0:	ret
  419af4:	cbz	w21, 419b50 <_ZdlPvm@@Base+0xed8>
  419af8:	lsl	w0, w21, #1
  419afc:	str	w0, [x19, #12]
  419b00:	sxtw	x0, w0
  419b04:	bl	401290 <_Znam@plt>
  419b08:	cmp	w22, #0x0
  419b0c:	mov	x24, x0
  419b10:	ccmp	w22, w21, #0x0, ne  // ne = any
  419b14:	b.lt	419b30 <_ZdlPvm@@Base+0xeb8>  // b.tstop
  419b18:	cbnz	x23, 419b3c <_ZdlPvm@@Base+0xec4>
  419b1c:	ldr	w22, [x19, #8]
  419b20:	mov	x23, x0
  419b24:	ldr	w2, [x20, #8]
  419b28:	str	x23, [x19]
  419b2c:	b	419ac8 <_ZdlPvm@@Base+0xe50>
  419b30:	sxtw	x2, w22
  419b34:	mov	x1, x23
  419b38:	bl	4012b0 <memcpy@plt>
  419b3c:	mov	x0, x23
  419b40:	mov	x23, x24
  419b44:	bl	401440 <_ZdaPv@plt>
  419b48:	ldr	w22, [x19, #8]
  419b4c:	b	419b24 <_ZdlPvm@@Base+0xeac>
  419b50:	cbz	x23, 419b60 <_ZdlPvm@@Base+0xee8>
  419b54:	mov	x0, x23
  419b58:	bl	401440 <_ZdaPv@plt>
  419b5c:	ldr	w22, [x19, #8]
  419b60:	mov	x23, #0x0                   	// #0
  419b64:	str	wzr, [x19, #12]
  419b68:	b	419b24 <_ZdlPvm@@Base+0xeac>
  419b6c:	nop
  419b70:	cmp	w2, #0x0
  419b74:	b.le	419bd4 <_ZdlPvm@@Base+0xf5c>
  419b78:	stp	x29, x30, [sp, #-80]!
  419b7c:	mov	x29, sp
  419b80:	stp	x19, x20, [sp, #16]
  419b84:	mov	x19, x0
  419b88:	mov	w20, w2
  419b8c:	stp	x23, x24, [sp, #48]
  419b90:	ldp	w23, w0, [x0, #8]
  419b94:	stp	x21, x22, [sp, #32]
  419b98:	mov	x21, x1
  419b9c:	add	w22, w23, w2
  419ba0:	cmp	w0, w22
  419ba4:	ldr	x24, [x19]
  419ba8:	b.lt	419bd8 <_ZdlPvm@@Base+0xf60>  // b.tstop
  419bac:	sxtw	x2, w20
  419bb0:	mov	x1, x21
  419bb4:	add	x0, x24, w23, sxtw
  419bb8:	bl	4012b0 <memcpy@plt>
  419bbc:	ldp	x23, x24, [sp, #48]
  419bc0:	str	w22, [x19, #8]
  419bc4:	ldp	x19, x20, [sp, #16]
  419bc8:	ldp	x21, x22, [sp, #32]
  419bcc:	ldp	x29, x30, [sp], #80
  419bd0:	ret
  419bd4:	ret
  419bd8:	cbz	w22, 419c18 <_ZdlPvm@@Base+0xfa0>
  419bdc:	str	x25, [sp, #64]
  419be0:	lsl	w0, w22, #1
  419be4:	str	w0, [x19, #12]
  419be8:	sxtw	x0, w0
  419bec:	bl	401290 <_Znam@plt>
  419bf0:	mov	x25, x0
  419bf4:	cmp	w23, #0x0
  419bf8:	ccmp	w23, w22, #0x0, ne  // ne = any
  419bfc:	b.lt	419c38 <_ZdlPvm@@Base+0xfc0>  // b.tstop
  419c00:	cbnz	x24, 419c44 <_ZdlPvm@@Base+0xfcc>
  419c04:	mov	x24, x0
  419c08:	ldr	w23, [x19, #8]
  419c0c:	ldr	x25, [sp, #64]
  419c10:	str	x24, [x19]
  419c14:	b	419bac <_ZdlPvm@@Base+0xf34>
  419c18:	cbz	x24, 419c28 <_ZdlPvm@@Base+0xfb0>
  419c1c:	mov	x0, x24
  419c20:	bl	401440 <_ZdaPv@plt>
  419c24:	ldr	w23, [x19, #8]
  419c28:	mov	x24, #0x0                   	// #0
  419c2c:	str	x24, [x19]
  419c30:	str	wzr, [x19, #12]
  419c34:	b	419bac <_ZdlPvm@@Base+0xf34>
  419c38:	sxtw	x2, w23
  419c3c:	mov	x1, x24
  419c40:	bl	4012b0 <memcpy@plt>
  419c44:	mov	x0, x24
  419c48:	mov	x24, x25
  419c4c:	bl	401440 <_ZdaPv@plt>
  419c50:	ldr	w23, [x19, #8]
  419c54:	ldr	x25, [sp, #64]
  419c58:	str	x24, [x19]
  419c5c:	b	419bac <_ZdlPvm@@Base+0xf34>
  419c60:	stp	x29, x30, [sp, #-64]!
  419c64:	mov	x29, sp
  419c68:	stp	x19, x20, [sp, #16]
  419c6c:	sxtw	x20, w2
  419c70:	cmp	w20, #0x0
  419c74:	stp	x21, x22, [sp, #32]
  419c78:	ccmp	w4, #0x0, #0x1, ge  // ge = tcont
  419c7c:	mov	w21, w4
  419c80:	stp	x23, x24, [sp, #48]
  419c84:	mov	x19, x0
  419c88:	mov	x23, x1
  419c8c:	mov	x22, x3
  419c90:	b.lt	419cbc <_ZdlPvm@@Base+0x1044>  // b.tstop
  419c94:	add	w0, w20, w21
  419c98:	str	w0, [x19, #8]
  419c9c:	cbnz	w0, 419cd8 <_ZdlPvm@@Base+0x1060>
  419ca0:	str	xzr, [x19]
  419ca4:	str	wzr, [x19, #12]
  419ca8:	ldp	x19, x20, [sp, #16]
  419cac:	ldp	x21, x22, [sp, #32]
  419cb0:	ldp	x23, x24, [sp, #48]
  419cb4:	ldp	x29, x30, [sp], #64
  419cb8:	ret
  419cbc:	mov	w0, #0xd7                  	// #215
  419cc0:	adrp	x1, 422000 <_ZdlPvm@@Base+0x9388>
  419cc4:	add	x1, x1, #0xe18
  419cc8:	bl	415a20 <printf@plt+0x144b0>
  419ccc:	add	w0, w20, w21
  419cd0:	str	w0, [x19, #8]
  419cd4:	cbz	w0, 419ca0 <_ZdlPvm@@Base+0x1028>
  419cd8:	lsl	w0, w0, #1
  419cdc:	str	w0, [x19, #12]
  419ce0:	sxtw	x0, w0
  419ce4:	bl	401290 <_Znam@plt>
  419ce8:	str	x0, [x19]
  419cec:	mov	x24, x0
  419cf0:	cbz	w20, 419d24 <_ZdlPvm@@Base+0x10ac>
  419cf4:	mov	x1, x23
  419cf8:	mov	x2, x20
  419cfc:	bl	4012b0 <memcpy@plt>
  419d00:	cbz	w21, 419ca8 <_ZdlPvm@@Base+0x1030>
  419d04:	add	x0, x24, x20
  419d08:	sxtw	x2, w21
  419d0c:	mov	x1, x22
  419d10:	ldp	x19, x20, [sp, #16]
  419d14:	ldp	x21, x22, [sp, #32]
  419d18:	ldp	x23, x24, [sp, #48]
  419d1c:	ldp	x29, x30, [sp], #64
  419d20:	b	4012b0 <memcpy@plt>
  419d24:	sxtw	x2, w21
  419d28:	mov	x1, x22
  419d2c:	ldp	x19, x20, [sp, #16]
  419d30:	ldp	x21, x22, [sp, #32]
  419d34:	ldp	x23, x24, [sp, #48]
  419d38:	ldp	x29, x30, [sp], #64
  419d3c:	b	4012b0 <memcpy@plt>
  419d40:	stp	x29, x30, [sp, #-16]!
  419d44:	mov	x3, x0
  419d48:	mov	x29, sp
  419d4c:	ldr	w2, [x0, #8]
  419d50:	ldr	w0, [x1, #8]
  419d54:	cmp	w2, w0
  419d58:	b.gt	419d6c <_ZdlPvm@@Base+0x10f4>
  419d5c:	mov	w0, #0x1                   	// #1
  419d60:	cbnz	w2, 419d8c <_ZdlPvm@@Base+0x1114>
  419d64:	ldp	x29, x30, [sp], #16
  419d68:	ret
  419d6c:	cbz	w0, 419d64 <_ZdlPvm@@Base+0x10ec>
  419d70:	sxtw	x2, w0
  419d74:	ldr	x1, [x1]
  419d78:	ldr	x0, [x3]
  419d7c:	bl	401310 <memcmp@plt>
  419d80:	lsr	w0, w0, #31
  419d84:	ldp	x29, x30, [sp], #16
  419d88:	ret
  419d8c:	ldr	x1, [x1]
  419d90:	sxtw	x2, w2
  419d94:	ldr	x0, [x3]
  419d98:	bl	401310 <memcmp@plt>
  419d9c:	cmp	w0, #0x0
  419da0:	cset	w0, le
  419da4:	ldp	x29, x30, [sp], #16
  419da8:	ret
  419dac:	nop
  419db0:	stp	x29, x30, [sp, #-16]!
  419db4:	mov	x3, x0
  419db8:	mov	x29, sp
  419dbc:	ldr	w2, [x0, #8]
  419dc0:	ldr	w0, [x1, #8]
  419dc4:	cmp	w2, w0
  419dc8:	b.ge	419ddc <_ZdlPvm@@Base+0x1164>  // b.tcont
  419dcc:	mov	w0, #0x1                   	// #1
  419dd0:	cbnz	w2, 419dfc <_ZdlPvm@@Base+0x1184>
  419dd4:	ldp	x29, x30, [sp], #16
  419dd8:	ret
  419ddc:	cbz	w0, 419dd4 <_ZdlPvm@@Base+0x115c>
  419de0:	sxtw	x2, w0
  419de4:	ldr	x1, [x1]
  419de8:	ldr	x0, [x3]
  419dec:	bl	401310 <memcmp@plt>
  419df0:	lsr	w0, w0, #31
  419df4:	ldp	x29, x30, [sp], #16
  419df8:	ret
  419dfc:	ldr	x1, [x1]
  419e00:	sxtw	x2, w2
  419e04:	ldr	x0, [x3]
  419e08:	bl	401310 <memcmp@plt>
  419e0c:	cmp	w0, #0x0
  419e10:	cset	w0, le
  419e14:	ldp	x29, x30, [sp], #16
  419e18:	ret
  419e1c:	nop
  419e20:	stp	x29, x30, [sp, #-16]!
  419e24:	mov	x3, x0
  419e28:	mov	x29, sp
  419e2c:	ldr	w0, [x0, #8]
  419e30:	ldr	w2, [x1, #8]
  419e34:	cmp	w0, w2
  419e38:	b.lt	419e4c <_ZdlPvm@@Base+0x11d4>  // b.tstop
  419e3c:	mov	w0, #0x1                   	// #1
  419e40:	cbnz	w2, 419e70 <_ZdlPvm@@Base+0x11f8>
  419e44:	ldp	x29, x30, [sp], #16
  419e48:	ret
  419e4c:	cbz	w0, 419e44 <_ZdlPvm@@Base+0x11cc>
  419e50:	sxtw	x2, w0
  419e54:	ldr	x1, [x1]
  419e58:	ldr	x0, [x3]
  419e5c:	bl	401310 <memcmp@plt>
  419e60:	cmp	w0, #0x0
  419e64:	cset	w0, gt
  419e68:	ldp	x29, x30, [sp], #16
  419e6c:	ret
  419e70:	ldr	x1, [x1]
  419e74:	sxtw	x2, w2
  419e78:	ldr	x0, [x3]
  419e7c:	bl	401310 <memcmp@plt>
  419e80:	mvn	w0, w0
  419e84:	ldp	x29, x30, [sp], #16
  419e88:	lsr	w0, w0, #31
  419e8c:	ret
  419e90:	stp	x29, x30, [sp, #-16]!
  419e94:	mov	x3, x0
  419e98:	mov	x29, sp
  419e9c:	ldr	w0, [x0, #8]
  419ea0:	ldr	w2, [x1, #8]
  419ea4:	cmp	w0, w2
  419ea8:	b.le	419ebc <_ZdlPvm@@Base+0x1244>
  419eac:	mov	w0, #0x1                   	// #1
  419eb0:	cbnz	w2, 419ee0 <_ZdlPvm@@Base+0x1268>
  419eb4:	ldp	x29, x30, [sp], #16
  419eb8:	ret
  419ebc:	cbz	w0, 419eb4 <_ZdlPvm@@Base+0x123c>
  419ec0:	sxtw	x2, w0
  419ec4:	ldr	x1, [x1]
  419ec8:	ldr	x0, [x3]
  419ecc:	bl	401310 <memcmp@plt>
  419ed0:	cmp	w0, #0x0
  419ed4:	cset	w0, gt
  419ed8:	ldp	x29, x30, [sp], #16
  419edc:	ret
  419ee0:	ldr	x1, [x1]
  419ee4:	sxtw	x2, w2
  419ee8:	ldr	x0, [x3]
  419eec:	bl	401310 <memcmp@plt>
  419ef0:	mvn	w0, w0
  419ef4:	ldp	x29, x30, [sp], #16
  419ef8:	lsr	w0, w0, #31
  419efc:	ret
  419f00:	stp	x29, x30, [sp, #-64]!
  419f04:	mov	x29, sp
  419f08:	stp	x19, x20, [sp, #16]
  419f0c:	mov	x20, x0
  419f10:	mov	w19, w1
  419f14:	tbnz	w1, #31, 419f6c <_ZdlPvm@@Base+0x12f4>
  419f18:	ldr	w0, [x0, #12]
  419f1c:	cmp	w0, w1
  419f20:	b.lt	419f34 <_ZdlPvm@@Base+0x12bc>  // b.tstop
  419f24:	str	w19, [x20, #8]
  419f28:	ldp	x19, x20, [sp, #16]
  419f2c:	ldp	x29, x30, [sp], #64
  419f30:	ret
  419f34:	stp	x21, x22, [sp, #32]
  419f38:	ldr	x22, [x20]
  419f3c:	cbnz	w1, 419fc4 <_ZdlPvm@@Base+0x134c>
  419f40:	cbz	x22, 419f4c <_ZdlPvm@@Base+0x12d4>
  419f44:	mov	x0, x22
  419f48:	bl	401440 <_ZdaPv@plt>
  419f4c:	mov	x21, #0x0                   	// #0
  419f50:	str	wzr, [x20, #12]
  419f54:	str	x21, [x20]
  419f58:	ldp	x21, x22, [sp, #32]
  419f5c:	str	w19, [x20, #8]
  419f60:	ldp	x19, x20, [sp, #16]
  419f64:	ldp	x29, x30, [sp], #64
  419f68:	ret
  419f6c:	mov	w0, #0x107                 	// #263
  419f70:	adrp	x1, 422000 <_ZdlPvm@@Base+0x9388>
  419f74:	add	x1, x1, #0xe18
  419f78:	bl	415a20 <printf@plt+0x144b0>
  419f7c:	ldr	w0, [x20, #12]
  419f80:	cmp	w19, w0
  419f84:	b.le	419f24 <_ZdlPvm@@Base+0x12ac>
  419f88:	stp	x21, x22, [sp, #32]
  419f8c:	ldr	x22, [x20]
  419f90:	str	x23, [sp, #48]
  419f94:	ldr	w23, [x20, #8]
  419f98:	lsl	w0, w19, #1
  419f9c:	str	w0, [x20, #12]
  419fa0:	sxtw	x0, w0
  419fa4:	bl	401290 <_Znam@plt>
  419fa8:	cmp	w23, #0x0
  419fac:	mov	x21, x0
  419fb0:	ccmp	w19, w23, #0x4, ne  // ne = any
  419fb4:	b.gt	419fd0 <_ZdlPvm@@Base+0x1358>
  419fb8:	cbnz	x22, 419fdc <_ZdlPvm@@Base+0x1364>
  419fbc:	ldr	x23, [sp, #48]
  419fc0:	b	419f54 <_ZdlPvm@@Base+0x12dc>
  419fc4:	str	x23, [sp, #48]
  419fc8:	ldr	w23, [x20, #8]
  419fcc:	b	419f98 <_ZdlPvm@@Base+0x1320>
  419fd0:	sxtw	x2, w23
  419fd4:	mov	x1, x22
  419fd8:	bl	4012b0 <memcpy@plt>
  419fdc:	mov	x0, x22
  419fe0:	bl	401440 <_ZdaPv@plt>
  419fe4:	ldr	x23, [sp, #48]
  419fe8:	b	419f54 <_ZdlPvm@@Base+0x12dc>
  419fec:	nop
  419ff0:	str	wzr, [x0, #8]
  419ff4:	ret
  419ff8:	stp	x29, x30, [sp, #-32]!
  419ffc:	mov	x29, sp
  41a000:	str	x19, [sp, #16]
  41a004:	ldr	x19, [x0]
  41a008:	cbz	x19, 41a030 <_ZdlPvm@@Base+0x13b8>
  41a00c:	ldrsw	x2, [x0, #8]
  41a010:	and	w1, w1, #0xff
  41a014:	mov	x0, x19
  41a018:	bl	4013c0 <memchr@plt>
  41a01c:	cbz	x0, 41a030 <_ZdlPvm@@Base+0x13b8>
  41a020:	sub	w0, w0, w19
  41a024:	ldr	x19, [sp, #16]
  41a028:	ldp	x29, x30, [sp], #32
  41a02c:	ret
  41a030:	mov	w0, #0xffffffff            	// #-1
  41a034:	b	41a024 <_ZdlPvm@@Base+0x13ac>
  41a038:	stp	x29, x30, [sp, #-32]!
  41a03c:	mov	x29, sp
  41a040:	ldr	w2, [x0, #8]
  41a044:	stp	x19, x20, [sp, #16]
  41a048:	cmp	w2, #0x0
  41a04c:	add	w4, w2, #0x1
  41a050:	ldr	x19, [x0]
  41a054:	b.le	41a268 <_ZdlPvm@@Base+0x15f0>
  41a058:	sub	w20, w2, #0x1
  41a05c:	cmp	w20, #0xe
  41a060:	b.ls	41a284 <_ZdlPvm@@Base+0x160c>  // b.plast
  41a064:	lsr	w3, w2, #4
  41a068:	mov	x1, x19
  41a06c:	movi	v1.4s, #0x0
  41a070:	movi	v3.16b, #0x1
  41a074:	add	x3, x19, w3, uxtw #4
  41a078:	ldr	q0, [x1], #16
  41a07c:	cmeq	v0.16b, v0.16b, #0
  41a080:	cmp	x1, x3
  41a084:	and	v0.16b, v3.16b, v0.16b
  41a088:	sxtl	v2.8h, v0.8b
  41a08c:	sxtl2	v0.8h, v0.16b
  41a090:	saddw	v1.4s, v1.4s, v2.4h
  41a094:	saddw2	v1.4s, v1.4s, v2.8h
  41a098:	saddw	v1.4s, v1.4s, v0.4h
  41a09c:	saddw2	v1.4s, v1.4s, v0.8h
  41a0a0:	b.ne	41a078 <_ZdlPvm@@Base+0x1400>  // b.any
  41a0a4:	addv	s1, v1.4s
  41a0a8:	tst	x2, #0xf
  41a0ac:	and	w1, w2, #0xfffffff0
  41a0b0:	mov	w0, v1.s[0]
  41a0b4:	b.eq	41a218 <_ZdlPvm@@Base+0x15a0>  // b.none
  41a0b8:	ldrb	w5, [x19, w1, sxtw]
  41a0bc:	add	w3, w1, #0x1
  41a0c0:	cmp	w5, #0x0
  41a0c4:	cinc	w0, w0, eq  // eq = none
  41a0c8:	cmp	w3, w2
  41a0cc:	b.ge	41a218 <_ZdlPvm@@Base+0x15a0>  // b.tcont
  41a0d0:	ldrb	w5, [x19, w3, sxtw]
  41a0d4:	add	w3, w1, #0x2
  41a0d8:	cmp	w5, #0x0
  41a0dc:	cinc	w0, w0, eq  // eq = none
  41a0e0:	cmp	w3, w2
  41a0e4:	b.ge	41a218 <_ZdlPvm@@Base+0x15a0>  // b.tcont
  41a0e8:	ldrb	w5, [x19, w3, sxtw]
  41a0ec:	add	w3, w1, #0x3
  41a0f0:	cmp	w5, #0x0
  41a0f4:	cinc	w0, w0, eq  // eq = none
  41a0f8:	cmp	w2, w3
  41a0fc:	b.le	41a218 <_ZdlPvm@@Base+0x15a0>
  41a100:	ldrb	w5, [x19, w3, sxtw]
  41a104:	add	w3, w1, #0x4
  41a108:	cmp	w5, #0x0
  41a10c:	cinc	w0, w0, eq  // eq = none
  41a110:	cmp	w2, w3
  41a114:	b.le	41a218 <_ZdlPvm@@Base+0x15a0>
  41a118:	ldrb	w5, [x19, w3, sxtw]
  41a11c:	add	w3, w1, #0x5
  41a120:	cmp	w5, #0x0
  41a124:	cinc	w0, w0, eq  // eq = none
  41a128:	cmp	w2, w3
  41a12c:	b.le	41a218 <_ZdlPvm@@Base+0x15a0>
  41a130:	ldrb	w5, [x19, w3, sxtw]
  41a134:	add	w3, w1, #0x6
  41a138:	cmp	w5, #0x0
  41a13c:	cinc	w0, w0, eq  // eq = none
  41a140:	cmp	w2, w3
  41a144:	b.le	41a218 <_ZdlPvm@@Base+0x15a0>
  41a148:	ldrb	w5, [x19, w3, sxtw]
  41a14c:	add	w3, w1, #0x7
  41a150:	cmp	w5, #0x0
  41a154:	cinc	w0, w0, eq  // eq = none
  41a158:	cmp	w2, w3
  41a15c:	b.le	41a218 <_ZdlPvm@@Base+0x15a0>
  41a160:	ldrb	w5, [x19, w3, sxtw]
  41a164:	add	w3, w1, #0x8
  41a168:	cmp	w5, #0x0
  41a16c:	cinc	w0, w0, eq  // eq = none
  41a170:	cmp	w2, w3
  41a174:	b.le	41a218 <_ZdlPvm@@Base+0x15a0>
  41a178:	ldrb	w5, [x19, w3, sxtw]
  41a17c:	add	w3, w1, #0x9
  41a180:	cmp	w5, #0x0
  41a184:	cinc	w0, w0, eq  // eq = none
  41a188:	cmp	w2, w3
  41a18c:	b.le	41a218 <_ZdlPvm@@Base+0x15a0>
  41a190:	ldrb	w5, [x19, w3, sxtw]
  41a194:	add	w3, w1, #0xa
  41a198:	cmp	w5, #0x0
  41a19c:	cinc	w0, w0, eq  // eq = none
  41a1a0:	cmp	w2, w3
  41a1a4:	b.le	41a218 <_ZdlPvm@@Base+0x15a0>
  41a1a8:	ldrb	w5, [x19, w3, sxtw]
  41a1ac:	add	w3, w1, #0xb
  41a1b0:	cmp	w5, #0x0
  41a1b4:	cinc	w0, w0, eq  // eq = none
  41a1b8:	cmp	w2, w3
  41a1bc:	b.le	41a218 <_ZdlPvm@@Base+0x15a0>
  41a1c0:	ldrb	w5, [x19, w3, sxtw]
  41a1c4:	add	w3, w1, #0xc
  41a1c8:	cmp	w5, #0x0
  41a1cc:	cinc	w0, w0, eq  // eq = none
  41a1d0:	cmp	w2, w3
  41a1d4:	b.le	41a218 <_ZdlPvm@@Base+0x15a0>
  41a1d8:	ldrb	w5, [x19, w3, sxtw]
  41a1dc:	add	w3, w1, #0xd
  41a1e0:	cmp	w5, #0x0
  41a1e4:	cinc	w0, w0, eq  // eq = none
  41a1e8:	cmp	w2, w3
  41a1ec:	b.le	41a218 <_ZdlPvm@@Base+0x15a0>
  41a1f0:	ldrb	w3, [x19, w3, sxtw]
  41a1f4:	add	w1, w1, #0xe
  41a1f8:	cmp	w3, #0x0
  41a1fc:	cinc	w0, w0, eq  // eq = none
  41a200:	cmp	w2, w1
  41a204:	b.le	41a218 <_ZdlPvm@@Base+0x15a0>
  41a208:	ldrb	w1, [x19, w1, sxtw]
  41a20c:	cmp	w1, #0x0
  41a210:	cinc	w0, w0, eq  // eq = none
  41a214:	nop
  41a218:	sub	w0, w4, w0
  41a21c:	sxtw	x0, w0
  41a220:	bl	4014a0 <malloc@plt>
  41a224:	add	x5, x19, #0x1
  41a228:	mov	x1, x19
  41a22c:	mov	x4, x0
  41a230:	add	x5, x5, w20, uxtw
  41a234:	nop
  41a238:	ldrb	w3, [x1]
  41a23c:	add	x1, x1, #0x1
  41a240:	mov	x2, x4
  41a244:	cmp	x1, x5
  41a248:	cbz	w3, 41a254 <_ZdlPvm@@Base+0x15dc>
  41a24c:	strb	w3, [x2], #1
  41a250:	mov	x4, x2
  41a254:	b.ne	41a238 <_ZdlPvm@@Base+0x15c0>  // b.any
  41a258:	strb	wzr, [x4]
  41a25c:	ldp	x19, x20, [sp, #16]
  41a260:	ldp	x29, x30, [sp], #32
  41a264:	ret
  41a268:	sxtw	x0, w4
  41a26c:	bl	4014a0 <malloc@plt>
  41a270:	mov	x4, x0
  41a274:	strb	wzr, [x4]
  41a278:	ldp	x19, x20, [sp, #16]
  41a27c:	ldp	x29, x30, [sp], #32
  41a280:	ret
  41a284:	mov	w1, #0x0                   	// #0
  41a288:	mov	w0, #0x0                   	// #0
  41a28c:	b	41a0b8 <_ZdlPvm@@Base+0x1440>
  41a290:	stp	x29, x30, [sp, #-32]!
  41a294:	mov	x29, sp
  41a298:	ldr	w1, [x0, #8]
  41a29c:	stp	x19, x20, [sp, #16]
  41a2a0:	mov	x20, x0
  41a2a4:	subs	w5, w1, #0x1
  41a2a8:	ldr	x0, [x0]
  41a2ac:	b.mi	41a324 <_ZdlPvm@@Base+0x16ac>  // b.first
  41a2b0:	sxtw	x2, w5
  41a2b4:	b	41a2c4 <_ZdlPvm@@Base+0x164c>
  41a2b8:	sub	w3, w2, #0x1
  41a2bc:	sub	x2, x2, #0x1
  41a2c0:	tbnz	w2, #31, 41a374 <_ZdlPvm@@Base+0x16fc>
  41a2c4:	ldrb	w1, [x0, x2]
  41a2c8:	mov	w3, w2
  41a2cc:	cmp	w1, #0x20
  41a2d0:	b.eq	41a2b8 <_ZdlPvm@@Base+0x1640>  // b.none
  41a2d4:	cmp	w2, #0x0
  41a2d8:	b.le	41a374 <_ZdlPvm@@Base+0x16fc>
  41a2dc:	ldrb	w1, [x0]
  41a2e0:	mov	x19, x0
  41a2e4:	cmp	w1, #0x20
  41a2e8:	b.ne	41a330 <_ZdlPvm@@Base+0x16b8>  // b.any
  41a2ec:	nop
  41a2f0:	add	x19, x19, #0x1
  41a2f4:	ldrb	w1, [x19]
  41a2f8:	sub	w3, w0, w19
  41a2fc:	add	w3, w3, w2
  41a300:	cmp	w1, #0x20
  41a304:	b.eq	41a2f0 <_ZdlPvm@@Base+0x1678>  // b.none
  41a308:	cmp	w3, w5
  41a30c:	b.eq	41a324 <_ZdlPvm@@Base+0x16ac>  // b.none
  41a310:	tbz	w3, #31, 41a338 <_ZdlPvm@@Base+0x16c0>
  41a314:	str	wzr, [x20, #8]
  41a318:	bl	401440 <_ZdaPv@plt>
  41a31c:	str	xzr, [x20]
  41a320:	str	wzr, [x20, #12]
  41a324:	ldp	x19, x20, [sp, #16]
  41a328:	ldp	x29, x30, [sp], #32
  41a32c:	ret
  41a330:	cmp	w5, w2
  41a334:	b.eq	41a324 <_ZdlPvm@@Base+0x16ac>  // b.none
  41a338:	ldrsw	x0, [x20, #12]
  41a33c:	add	w3, w3, #0x1
  41a340:	str	w3, [x20, #8]
  41a344:	bl	401290 <_Znam@plt>
  41a348:	ldrsw	x2, [x20, #8]
  41a34c:	mov	x1, x19
  41a350:	mov	x19, x0
  41a354:	bl	4012b0 <memcpy@plt>
  41a358:	ldr	x0, [x20]
  41a35c:	cbz	x0, 41a364 <_ZdlPvm@@Base+0x16ec>
  41a360:	bl	401440 <_ZdaPv@plt>
  41a364:	str	x19, [x20]
  41a368:	ldp	x19, x20, [sp, #16]
  41a36c:	ldp	x29, x30, [sp], #32
  41a370:	ret
  41a374:	mov	x19, x0
  41a378:	b	41a308 <_ZdlPvm@@Base+0x1690>
  41a37c:	nop
  41a380:	stp	x29, x30, [sp, #-48]!
  41a384:	mov	x29, sp
  41a388:	stp	x19, x20, [sp, #16]
  41a38c:	ldr	x19, [x0]
  41a390:	str	x21, [sp, #32]
  41a394:	ldr	w21, [x0, #8]
  41a398:	cmp	w21, #0x0
  41a39c:	b.le	41a3c4 <_ZdlPvm@@Base+0x174c>
  41a3a0:	sub	w0, w21, #0x1
  41a3a4:	add	x21, x19, #0x1
  41a3a8:	mov	x20, x1
  41a3ac:	add	x21, x21, x0
  41a3b0:	ldrb	w0, [x19], #1
  41a3b4:	mov	x1, x20
  41a3b8:	bl	4012f0 <putc@plt>
  41a3bc:	cmp	x19, x21
  41a3c0:	b.ne	41a3b0 <_ZdlPvm@@Base+0x1738>  // b.any
  41a3c4:	ldp	x19, x20, [sp, #16]
  41a3c8:	ldr	x21, [sp, #32]
  41a3cc:	ldp	x29, x30, [sp], #48
  41a3d0:	ret
  41a3d4:	nop
  41a3d8:	stp	x29, x30, [sp, #-32]!
  41a3dc:	mov	w2, w0
  41a3e0:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1388>
  41a3e4:	mov	x29, sp
  41a3e8:	add	x1, x1, #0x7b0
  41a3ec:	stp	x19, x20, [sp, #16]
  41a3f0:	mov	x19, x8
  41a3f4:	adrp	x20, 43f000 <stderr@@GLIBC_2.17+0x3270>
  41a3f8:	add	x20, x20, #0x308
  41a3fc:	mov	x0, x20
  41a400:	bl	401390 <sprintf@plt>
  41a404:	mov	x0, x20
  41a408:	bl	4012d0 <strlen@plt>
  41a40c:	str	w0, [x19, #8]
  41a410:	cbz	x0, 41a45c <_ZdlPvm@@Base+0x17e4>
  41a414:	lsl	w0, w0, #1
  41a418:	str	w0, [x19, #12]
  41a41c:	sxtw	x0, w0
  41a420:	bl	401290 <_Znam@plt>
  41a424:	ldr	w2, [x19, #8]
  41a428:	str	x0, [x19]
  41a42c:	cbnz	w2, 41a440 <_ZdlPvm@@Base+0x17c8>
  41a430:	mov	x0, x19
  41a434:	ldp	x19, x20, [sp, #16]
  41a438:	ldp	x29, x30, [sp], #32
  41a43c:	ret
  41a440:	mov	x1, x20
  41a444:	sxtw	x2, w2
  41a448:	bl	4012b0 <memcpy@plt>
  41a44c:	mov	x0, x19
  41a450:	ldp	x19, x20, [sp, #16]
  41a454:	ldp	x29, x30, [sp], #32
  41a458:	ret
  41a45c:	str	xzr, [x19]
  41a460:	mov	x0, x19
  41a464:	str	wzr, [x19, #12]
  41a468:	ldp	x19, x20, [sp, #16]
  41a46c:	ldp	x29, x30, [sp], #32
  41a470:	ret
  41a474:	nop
  41a478:	stp	x29, x30, [sp, #-32]!
  41a47c:	mov	x29, sp
  41a480:	stp	x19, x20, [sp, #16]
  41a484:	cbz	x0, 41a4bc <_ZdlPvm@@Base+0x1844>
  41a488:	mov	x19, x0
  41a48c:	bl	4012d0 <strlen@plt>
  41a490:	add	x20, x0, #0x1
  41a494:	mov	x0, x20
  41a498:	bl	4014a0 <malloc@plt>
  41a49c:	mov	x2, x20
  41a4a0:	mov	x1, x19
  41a4a4:	mov	x19, x0
  41a4a8:	bl	4012b0 <memcpy@plt>
  41a4ac:	mov	x0, x19
  41a4b0:	ldp	x19, x20, [sp, #16]
  41a4b4:	ldp	x29, x30, [sp], #32
  41a4b8:	ret
  41a4bc:	mov	x19, #0x0                   	// #0
  41a4c0:	mov	x0, x19
  41a4c4:	ldp	x19, x20, [sp, #16]
  41a4c8:	ldp	x29, x30, [sp], #32
  41a4cc:	ret
  41a4d0:	stp	x29, x30, [sp, #-32]!
  41a4d4:	mov	x29, sp
  41a4d8:	stp	x19, x20, [sp, #16]
  41a4dc:	adrp	x20, 43f000 <stderr@@GLIBC_2.17+0x3270>
  41a4e0:	mov	x19, x0
  41a4e4:	ldr	x0, [x20, #592]
  41a4e8:	cbz	x0, 41a4f8 <_ZdlPvm@@Base+0x1880>
  41a4ec:	mov	x1, x19
  41a4f0:	bl	401480 <strcmp@plt>
  41a4f4:	cbz	w0, 41a504 <_ZdlPvm@@Base+0x188c>
  41a4f8:	mov	x0, x19
  41a4fc:	bl	41a478 <_ZdlPvm@@Base+0x1800>
  41a500:	str	x0, [x20, #592]
  41a504:	ldp	x19, x20, [sp, #16]
  41a508:	ldp	x29, x30, [sp], #32
  41a50c:	ret
  41a510:	adrp	x1, 43f000 <stderr@@GLIBC_2.17+0x3270>
  41a514:	str	w0, [x1, #716]
  41a518:	ret
  41a51c:	nop
  41a520:	stp	x29, x30, [sp, #-64]!
  41a524:	mov	x29, sp
  41a528:	stp	x19, x20, [sp, #16]
  41a52c:	adrp	x20, 439000 <_ZdlPvm@@Base+0x20388>
  41a530:	add	x20, x20, #0xd10
  41a534:	stp	x21, x22, [sp, #32]
  41a538:	adrp	x21, 439000 <_ZdlPvm@@Base+0x20388>
  41a53c:	add	x21, x21, #0xc70
  41a540:	sub	x20, x20, x21
  41a544:	mov	w22, w0
  41a548:	stp	x23, x24, [sp, #48]
  41a54c:	mov	x23, x1
  41a550:	mov	x24, x2
  41a554:	bl	401258 <_Znam@plt-0x38>
  41a558:	cmp	xzr, x20, asr #3
  41a55c:	b.eq	41a588 <_ZdlPvm@@Base+0x1910>  // b.none
  41a560:	asr	x20, x20, #3
  41a564:	mov	x19, #0x0                   	// #0
  41a568:	ldr	x3, [x21, x19, lsl #3]
  41a56c:	mov	x2, x24
  41a570:	add	x19, x19, #0x1
  41a574:	mov	x1, x23
  41a578:	mov	w0, w22
  41a57c:	blr	x3
  41a580:	cmp	x20, x19
  41a584:	b.ne	41a568 <_ZdlPvm@@Base+0x18f0>  // b.any
  41a588:	ldp	x19, x20, [sp, #16]
  41a58c:	ldp	x21, x22, [sp, #32]
  41a590:	ldp	x23, x24, [sp, #48]
  41a594:	ldp	x29, x30, [sp], #64
  41a598:	ret
  41a59c:	nop
  41a5a0:	ret

Disassembly of section .fini:

000000000041a5a4 <.fini>:
  41a5a4:	stp	x29, x30, [sp, #-16]!
  41a5a8:	mov	x29, sp
  41a5ac:	ldp	x29, x30, [sp], #16
  41a5b0:	ret
