--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\ISE\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2L -n
3 -fastpaths -xml mips_top.twx mips_top.ncd -o mips_top.twr mips_top.pcf -ucf
mips_top.ucf

Design file:              mips_top.ncd
Physical constraint file: mips_top.pcf
Device,package,speed:     xc7k325t,fbg676,C,-2L (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLKIN = PERIOD TIMEGRP "TM_CLK" 5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.800ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLKIN = PERIOD TIMEGRP "TM_CLK" 5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.400ns (Tmmcmpw_CLKIN1_200_250)
  Physical resource: CLK_GEN/mmcm_adv_inst/CLKIN1
  Logical resource: CLK_GEN/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X1Y0.CLKIN1
  Clock network: clk200MHz
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.400ns (Tmmcmpw_CLKIN1_200_250)
  Physical resource: CLK_GEN/mmcm_adv_inst/CLKIN1
  Logical resource: CLK_GEN/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X1Y0.CLKIN1
  Clock network: clk200MHz
--------------------------------------------------------------------------------
Slack: 3.929ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.071ns (933.707MHz) (Tmmcmper_CLKIN(Finmax))
  Physical resource: CLK_GEN/mmcm_adv_inst/CLKIN1
  Logical resource: CLK_GEN/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X1Y0.CLKIN1
  Clock network: clk200MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_GEN_clkout3 = PERIOD TIMEGRP "CLK_GEN_clkout3" 
TS_CLKIN / 0.05 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 66028 paths analyzed, 4087 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  23.125ns.
--------------------------------------------------------------------------------

Paths for end point MIPS/MIPS_CORE/DATAPATH/debug_data_signal_5 (SLICE_X112Y52.A4), 260 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.375ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA/v_count_1 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/debug_data_signal_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.169ns (Levels of Logic = 5)
  Clock Path Skew:      -0.241ns (3.874 - 4.115)
  Source Clock:         clk_disp rising at 80.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: VGA/v_count_1 to MIPS/MIPS_CORE/DATAPATH/debug_data_signal_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y66.BQ      Tcko                  0.223   VGA/v_count<3>
                                                       VGA/v_count_1
    SLICE_X78Y69.D1      net (fanout=9)        0.578   VGA/v_count<1>
    SLICE_X78Y69.DMUX    Tilo                  0.138   VGA_DEBUG/row_addr<3>
                                                       VGA_DEBUG/Msub_row_addr_xor<4>11
    SLICE_X119Y48.A2     net (fanout=178)      1.791   debug_addr<2>
    SLICE_X119Y48.A      Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/inst_addr_exe<5>
                                                       MIPS/mux5941
    SLICE_X114Y50.C4     net (fanout=1)        0.531   MIPS/mux594
    SLICE_X114Y50.C      Tilo                  0.043   MIPS/mux5941
                                                       MIPS/mux5943
    SLICE_X112Y52.B1     net (fanout=1)        0.531   MIPS/mux5942
    SLICE_X112Y52.B      Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<6>
                                                       MIPS/mux5947
    SLICE_X112Y52.A4     net (fanout=1)        0.239   MIPS/mux5946
    SLICE_X112Y52.CLK    Tas                   0.009   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<6>
                                                       MIPS/mux5949
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_5
    -------------------------------------------------  ---------------------------
    Total                                      4.169ns (0.499ns logic, 3.670ns route)
                                                       (12.0% logic, 88.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.376ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA/v_count_2 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/debug_data_signal_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.168ns (Levels of Logic = 5)
  Clock Path Skew:      -0.241ns (3.874 - 4.115)
  Source Clock:         clk_disp rising at 80.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: VGA/v_count_2 to MIPS/MIPS_CORE/DATAPATH/debug_data_signal_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y66.CQ      Tcko                  0.223   VGA/v_count<3>
                                                       VGA/v_count_2
    SLICE_X78Y69.D2      net (fanout=9)        0.577   VGA/v_count<2>
    SLICE_X78Y69.DMUX    Tilo                  0.138   VGA_DEBUG/row_addr<3>
                                                       VGA_DEBUG/Msub_row_addr_xor<4>11
    SLICE_X119Y48.A2     net (fanout=178)      1.791   debug_addr<2>
    SLICE_X119Y48.A      Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/inst_addr_exe<5>
                                                       MIPS/mux5941
    SLICE_X114Y50.C4     net (fanout=1)        0.531   MIPS/mux594
    SLICE_X114Y50.C      Tilo                  0.043   MIPS/mux5941
                                                       MIPS/mux5943
    SLICE_X112Y52.B1     net (fanout=1)        0.531   MIPS/mux5942
    SLICE_X112Y52.B      Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<6>
                                                       MIPS/mux5947
    SLICE_X112Y52.A4     net (fanout=1)        0.239   MIPS/mux5946
    SLICE_X112Y52.CLK    Tas                   0.009   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<6>
                                                       MIPS/mux5949
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_5
    -------------------------------------------------  ---------------------------
    Total                                      4.168ns (0.499ns logic, 3.669ns route)
                                                       (12.0% logic, 88.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.407ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA/v_count_0 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/debug_data_signal_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.137ns (Levels of Logic = 5)
  Clock Path Skew:      -0.241ns (3.874 - 4.115)
  Source Clock:         clk_disp rising at 80.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: VGA/v_count_0 to MIPS/MIPS_CORE/DATAPATH/debug_data_signal_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y66.AQ      Tcko                  0.223   VGA/v_count<3>
                                                       VGA/v_count_0
    SLICE_X78Y69.D4      net (fanout=10)       0.543   VGA/v_count<0>
    SLICE_X78Y69.DMUX    Tilo                  0.141   VGA_DEBUG/row_addr<3>
                                                       VGA_DEBUG/Msub_row_addr_xor<4>11
    SLICE_X119Y48.A2     net (fanout=178)      1.791   debug_addr<2>
    SLICE_X119Y48.A      Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/inst_addr_exe<5>
                                                       MIPS/mux5941
    SLICE_X114Y50.C4     net (fanout=1)        0.531   MIPS/mux594
    SLICE_X114Y50.C      Tilo                  0.043   MIPS/mux5941
                                                       MIPS/mux5943
    SLICE_X112Y52.B1     net (fanout=1)        0.531   MIPS/mux5942
    SLICE_X112Y52.B      Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<6>
                                                       MIPS/mux5947
    SLICE_X112Y52.A4     net (fanout=1)        0.239   MIPS/mux5946
    SLICE_X112Y52.CLK    Tas                   0.009   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<6>
                                                       MIPS/mux5949
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_5
    -------------------------------------------------  ---------------------------
    Total                                      4.137ns (0.502ns logic, 3.635ns route)
                                                       (12.1% logic, 87.9% route)

--------------------------------------------------------------------------------

Paths for end point MIPS/MIPS_CORE/DATAPATH/debug_data_signal_0 (SLICE_X118Y51.A1), 627 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.382ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA/v_count_3 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/debug_data_signal_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.163ns (Levels of Logic = 5)
  Clock Path Skew:      -0.240ns (3.875 - 4.115)
  Source Clock:         clk_disp rising at 80.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: VGA/v_count_3 to MIPS/MIPS_CORE/DATAPATH/debug_data_signal_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y66.DQ      Tcko                  0.223   VGA/v_count<3>
                                                       VGA/v_count_3
    SLICE_X80Y67.B1      net (fanout=8)        0.571   VGA/v_count<3>
    SLICE_X80Y67.BMUX    Tilo                  0.148   VGA_DEBUG/Msub_row_addr_xor<7>11
                                                       VGA_DEBUG/Msub_char_index_row_xor<3>131
    SLICE_X80Y67.A1      net (fanout=59)       0.397   VGA_DEBUG/Msub_char_index_row_xor<3>13
    SLICE_X80Y67.A       Tilo                  0.043   VGA_DEBUG/Msub_row_addr_xor<7>11
                                                       VGA_DEBUG/Msub_row_addr_xor<5>11
    SLICE_X121Y50.B1     net (fanout=134)      1.712   VGA_DEBUG/Msub_char_index_row_cy<1>
    SLICE_X121Y50.B      Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/inst_data_exe<3>
                                                       MIPS/mux32_2_f7_SW0
    SLICE_X120Y52.C3     net (fanout=2)        0.472   N228
    SLICE_X120Y52.C      Tilo                  0.043   N158
                                                       MIPS/mux32_2_f7_SW1_SW1
    SLICE_X118Y51.A1     net (fanout=1)        0.532   N238
    SLICE_X118Y51.CLK    Tas                  -0.021   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<1>
                                                       MIPS/mux32_2_f7
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_0
    -------------------------------------------------  ---------------------------
    Total                                      4.163ns (0.479ns logic, 3.684ns route)
                                                       (11.5% logic, 88.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.394ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA/v_count_2 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/debug_data_signal_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.151ns (Levels of Logic = 5)
  Clock Path Skew:      -0.240ns (3.875 - 4.115)
  Source Clock:         clk_disp rising at 80.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: VGA/v_count_2 to MIPS/MIPS_CORE/DATAPATH/debug_data_signal_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y66.CQ      Tcko                  0.223   VGA/v_count<3>
                                                       VGA/v_count_2
    SLICE_X80Y67.B2      net (fanout=9)        0.559   VGA/v_count<2>
    SLICE_X80Y67.BMUX    Tilo                  0.148   VGA_DEBUG/Msub_row_addr_xor<7>11
                                                       VGA_DEBUG/Msub_char_index_row_xor<3>131
    SLICE_X80Y67.A1      net (fanout=59)       0.397   VGA_DEBUG/Msub_char_index_row_xor<3>13
    SLICE_X80Y67.A       Tilo                  0.043   VGA_DEBUG/Msub_row_addr_xor<7>11
                                                       VGA_DEBUG/Msub_row_addr_xor<5>11
    SLICE_X121Y50.B1     net (fanout=134)      1.712   VGA_DEBUG/Msub_char_index_row_cy<1>
    SLICE_X121Y50.B      Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/inst_data_exe<3>
                                                       MIPS/mux32_2_f7_SW0
    SLICE_X120Y52.C3     net (fanout=2)        0.472   N228
    SLICE_X120Y52.C      Tilo                  0.043   N158
                                                       MIPS/mux32_2_f7_SW1_SW1
    SLICE_X118Y51.A1     net (fanout=1)        0.532   N238
    SLICE_X118Y51.CLK    Tas                  -0.021   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<1>
                                                       MIPS/mux32_2_f7
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_0
    -------------------------------------------------  ---------------------------
    Total                                      4.151ns (0.479ns logic, 3.672ns route)
                                                       (11.5% logic, 88.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.512ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA/v_count_1 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/debug_data_signal_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.033ns (Levels of Logic = 5)
  Clock Path Skew:      -0.240ns (3.875 - 4.115)
  Source Clock:         clk_disp rising at 80.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: VGA/v_count_1 to MIPS/MIPS_CORE/DATAPATH/debug_data_signal_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y66.BQ      Tcko                  0.223   VGA/v_count<3>
                                                       VGA/v_count_1
    SLICE_X80Y67.B4      net (fanout=9)        0.440   VGA/v_count<1>
    SLICE_X80Y67.BMUX    Tilo                  0.149   VGA_DEBUG/Msub_row_addr_xor<7>11
                                                       VGA_DEBUG/Msub_char_index_row_xor<3>131
    SLICE_X80Y67.A1      net (fanout=59)       0.397   VGA_DEBUG/Msub_char_index_row_xor<3>13
    SLICE_X80Y67.A       Tilo                  0.043   VGA_DEBUG/Msub_row_addr_xor<7>11
                                                       VGA_DEBUG/Msub_row_addr_xor<5>11
    SLICE_X121Y50.B1     net (fanout=134)      1.712   VGA_DEBUG/Msub_char_index_row_cy<1>
    SLICE_X121Y50.B      Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/inst_data_exe<3>
                                                       MIPS/mux32_2_f7_SW0
    SLICE_X120Y52.C3     net (fanout=2)        0.472   N228
    SLICE_X120Y52.C      Tilo                  0.043   N158
                                                       MIPS/mux32_2_f7_SW1_SW1
    SLICE_X118Y51.A1     net (fanout=1)        0.532   N238
    SLICE_X118Y51.CLK    Tas                  -0.021   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<1>
                                                       MIPS/mux32_2_f7
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_0
    -------------------------------------------------  ---------------------------
    Total                                      4.033ns (0.480ns logic, 3.553ns route)
                                                       (11.9% logic, 88.1% route)

--------------------------------------------------------------------------------

Paths for end point MIPS/MIPS_CORE/DATAPATH/debug_data_signal_1 (SLICE_X118Y51.C1), 169 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.383ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA/v_count_1 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/debug_data_signal_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.162ns (Levels of Logic = 4)
  Clock Path Skew:      -0.240ns (3.875 - 4.115)
  Source Clock:         clk_disp rising at 80.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: VGA/v_count_1 to MIPS/MIPS_CORE/DATAPATH/debug_data_signal_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y66.BQ      Tcko                  0.223   VGA/v_count<3>
                                                       VGA/v_count_1
    SLICE_X78Y69.D1      net (fanout=9)        0.578   VGA/v_count<1>
    SLICE_X78Y69.DMUX    Tilo                  0.138   VGA_DEBUG/row_addr<3>
                                                       VGA_DEBUG/Msub_row_addr_xor<4>11
    SLICE_X120Y52.D2     net (fanout=178)      2.083   debug_addr<2>
    SLICE_X120Y52.D      Tilo                  0.043   N158
                                                       MIPS/mux43_8_SW1
    SLICE_X120Y51.C4     net (fanout=2)        0.526   N158
    SLICE_X120Y51.C      Tilo                  0.043   N226
                                                       MIPS/mux43_2_f7_SW1_SW3
    SLICE_X118Y51.C1     net (fanout=1)        0.551   N235
    SLICE_X118Y51.CLK    Tas                  -0.023   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<1>
                                                       MIPS/mux43_2_f7
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_1
    -------------------------------------------------  ---------------------------
    Total                                      4.162ns (0.424ns logic, 3.738ns route)
                                                       (10.2% logic, 89.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.384ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA/v_count_2 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/debug_data_signal_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.161ns (Levels of Logic = 4)
  Clock Path Skew:      -0.240ns (3.875 - 4.115)
  Source Clock:         clk_disp rising at 80.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: VGA/v_count_2 to MIPS/MIPS_CORE/DATAPATH/debug_data_signal_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y66.CQ      Tcko                  0.223   VGA/v_count<3>
                                                       VGA/v_count_2
    SLICE_X78Y69.D2      net (fanout=9)        0.577   VGA/v_count<2>
    SLICE_X78Y69.DMUX    Tilo                  0.138   VGA_DEBUG/row_addr<3>
                                                       VGA_DEBUG/Msub_row_addr_xor<4>11
    SLICE_X120Y52.D2     net (fanout=178)      2.083   debug_addr<2>
    SLICE_X120Y52.D      Tilo                  0.043   N158
                                                       MIPS/mux43_8_SW1
    SLICE_X120Y51.C4     net (fanout=2)        0.526   N158
    SLICE_X120Y51.C      Tilo                  0.043   N226
                                                       MIPS/mux43_2_f7_SW1_SW3
    SLICE_X118Y51.C1     net (fanout=1)        0.551   N235
    SLICE_X118Y51.CLK    Tas                  -0.023   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<1>
                                                       MIPS/mux43_2_f7
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_1
    -------------------------------------------------  ---------------------------
    Total                                      4.161ns (0.424ns logic, 3.737ns route)
                                                       (10.2% logic, 89.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.415ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA/v_count_0 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/debug_data_signal_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.130ns (Levels of Logic = 4)
  Clock Path Skew:      -0.240ns (3.875 - 4.115)
  Source Clock:         clk_disp rising at 80.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: VGA/v_count_0 to MIPS/MIPS_CORE/DATAPATH/debug_data_signal_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y66.AQ      Tcko                  0.223   VGA/v_count<3>
                                                       VGA/v_count_0
    SLICE_X78Y69.D4      net (fanout=10)       0.543   VGA/v_count<0>
    SLICE_X78Y69.DMUX    Tilo                  0.141   VGA_DEBUG/row_addr<3>
                                                       VGA_DEBUG/Msub_row_addr_xor<4>11
    SLICE_X120Y52.D2     net (fanout=178)      2.083   debug_addr<2>
    SLICE_X120Y52.D      Tilo                  0.043   N158
                                                       MIPS/mux43_8_SW1
    SLICE_X120Y51.C4     net (fanout=2)        0.526   N158
    SLICE_X120Y51.C      Tilo                  0.043   N226
                                                       MIPS/mux43_2_f7_SW1_SW3
    SLICE_X118Y51.C1     net (fanout=1)        0.551   N235
    SLICE_X118Y51.CLK    Tas                  -0.023   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<1>
                                                       MIPS/mux43_2_f7
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_1
    -------------------------------------------------  ---------------------------
    Total                                      4.130ns (0.427ns logic, 3.703ns route)
                                                       (10.3% logic, 89.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_GEN_clkout3 = PERIOD TIMEGRP "CLK_GEN_clkout3" TS_CLKIN / 0.05 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point MIPS/MIPS_CORE/DATAPATH/data_rs_mem_1 (SLICE_X117Y49.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.016ns (requirement - (clock path skew + uncertainty - data path))
  Source:               MIPS/MIPS_CORE/DATAPATH/data_rs_exe_1 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/data_rs_mem_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.279ns (Levels of Logic = 0)
  Clock Path Skew:      0.263ns (0.763 - 0.500)
  Source Clock:         clk_cpu rising at 100.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: MIPS/MIPS_CORE/DATAPATH/data_rs_exe_1 to MIPS/MIPS_CORE/DATAPATH/data_rs_mem_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X117Y50.BQ     Tcko                  0.100   MIPS/MIPS_CORE/DATAPATH/data_rs_exe<3>
                                                       MIPS/MIPS_CORE/DATAPATH/data_rs_exe_1
    SLICE_X117Y49.BX     net (fanout=4)        0.217   MIPS/MIPS_CORE/DATAPATH/data_rs_exe<1>
    SLICE_X117Y49.CLK    Tckdi       (-Th)     0.038   MIPS/MIPS_CORE/DATAPATH/data_rs_mem<3>
                                                       MIPS/MIPS_CORE/DATAPATH/data_rs_mem_1
    -------------------------------------------------  ---------------------------
    Total                                      0.279ns (0.062ns logic, 0.217ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------

Paths for end point MIPS/MIPS_CORE/DATAPATH/inst_addr_id_2 (SLICE_X119Y49.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.020ns (requirement - (clock path skew + uncertainty - data path))
  Source:               MIPS/MIPS_CORE/DATAPATH/inst_addr_2 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/inst_addr_id_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.285ns (Levels of Logic = 0)
  Clock Path Skew:      0.265ns (0.764 - 0.499)
  Source Clock:         clk_cpu rising at 100.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: MIPS/MIPS_CORE/DATAPATH/inst_addr_2 to MIPS/MIPS_CORE/DATAPATH/inst_addr_id_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X115Y50.CQ     Tcko                  0.100   MIPS/MIPS_CORE/DATAPATH/inst_addr<2>
                                                       MIPS/MIPS_CORE/DATAPATH/inst_addr_2
    SLICE_X119Y49.AX     net (fanout=27)       0.225   MIPS/MIPS_CORE/DATAPATH/inst_addr<2>
    SLICE_X119Y49.CLK    Tckdi       (-Th)     0.040   MIPS/MIPS_CORE/DATAPATH/inst_addr_id<5>
                                                       MIPS/MIPS_CORE/DATAPATH/inst_addr_id_2
    -------------------------------------------------  ---------------------------
    Total                                      0.285ns (0.060ns logic, 0.225ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------

Paths for end point MIPS/MIPS_CORE/DATAPATH/inst_data_exe_4 (SLICE_X113Y50.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.031ns (requirement - (clock path skew + uncertainty - data path))
  Source:               MIPS/MIPS_CORE/DATAPATH/inst_data_id_4 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/inst_data_exe_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.171ns (Levels of Logic = 0)
  Clock Path Skew:      0.140ns (0.691 - 0.551)
  Source Clock:         clk_cpu rising at 100.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: MIPS/MIPS_CORE/DATAPATH/inst_data_id_4 to MIPS/MIPS_CORE/DATAPATH/inst_data_exe_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X115Y49.AQ     Tcko                  0.100   MIPS/MIPS_CORE/DATAPATH/inst_data_id<6>
                                                       MIPS/MIPS_CORE/DATAPATH/inst_data_id_4
    SLICE_X113Y50.AX     net (fanout=9)        0.118   MIPS/MIPS_CORE/DATAPATH/inst_data_id<4>
    SLICE_X113Y50.CLK    Tckdi       (-Th)     0.047   MIPS/mux6041
                                                       MIPS/MIPS_CORE/DATAPATH/inst_data_exe_4
    -------------------------------------------------  ---------------------------
    Total                                      0.171ns (0.053ns logic, 0.118ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_GEN_clkout3 = PERIOD TIMEGRP "CLK_GEN_clkout3" TS_CLKIN / 0.05 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 98.161ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: MIPS/DATA_RAM/Mram_data1/CLKARDCLK
  Logical resource: MIPS/DATA_RAM/Mram_data1/CLKARDCLK
  Location pin: RAMB18_X4Y23.CLKARDCLK
  Clock network: clk_cpu
--------------------------------------------------------------------------------
Slack: 98.161ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: MIPS/DATA_RAM/Mram_data1/CLKBWRCLK
  Logical resource: MIPS/DATA_RAM/Mram_data1/CLKBWRCLK
  Location pin: RAMB18_X4Y23.CLKBWRCLK
  Clock network: clk_cpu
--------------------------------------------------------------------------------
Slack: 98.464ns (period - (min low pulse limit / (low pulse / period)))
  Period: 100.000ns
  Low pulse: 50.000ns
  Low pulse limit: 0.768ns (Tmpw)
  Physical resource: MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<11>/CLK
  Logical resource: MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile22_RAMA/CLK
  Location pin: SLICE_X106Y53.CLK
  Clock network: clk_cpu
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_GEN_clkout2 = PERIOD TIMEGRP "CLK_GEN_clkout2" 
TS_CLKIN / 0.125 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 49665 paths analyzed, 1302 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.220ns.
--------------------------------------------------------------------------------

Paths for end point VGA_DEBUG/Mram_data_buf1_RAMA (SLICE_X94Y66.AI), 78 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.270ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile21_RAMA (RAM)
  Destination:          VGA_DEBUG/Mram_data_buf1_RAMA (RAM)
  Requirement:          10.000ns
  Data Path Delay:      2.219ns (Levels of Logic = 1)
  Clock Path Skew:      -0.296ns (3.856 - 4.152)
  Source Clock:         clk_cpu falling at 150.000ns
  Destination Clock:    clk_disp rising at 160.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile21_RAMA to VGA_DEBUG/Mram_data_buf1_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y55.AMUX   Tshcko                0.804   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<5>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile21_RAMA
    SLICE_X103Y55.C2     net (fanout=1)        0.698   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<0>
    SLICE_X103Y55.C      Tilo                  0.043   debug_data<0>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_data110
    SLICE_X94Y66.AI      net (fanout=1)        0.578   debug_data<0>
    SLICE_X94Y66.CLK     Tds                   0.096   VGA_DEBUG/Sh33
                                                       VGA_DEBUG/Mram_data_buf1_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      2.219ns (0.943ns logic, 1.276ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.910ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/DATAPATH/debug_data_signal_0 (FF)
  Destination:          VGA_DEBUG/Mram_data_buf1_RAMA (RAM)
  Requirement:          20.000ns
  Data Path Delay:      1.577ns (Levels of Logic = 1)
  Clock Path Skew:      -0.298ns (3.856 - 4.154)
  Source Clock:         clk_cpu rising at 100.000ns
  Destination Clock:    clk_disp rising at 120.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/DATAPATH/debug_data_signal_0 to VGA_DEBUG/Mram_data_buf1_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X118Y51.AQ     Tcko                  0.259   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<1>
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_0
    SLICE_X103Y55.C6     net (fanout=1)        0.601   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<0>
    SLICE_X103Y55.C      Tilo                  0.043   debug_data<0>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_data110
    SLICE_X94Y66.AI      net (fanout=1)        0.578   debug_data<0>
    SLICE_X94Y66.CLK     Tds                   0.096   VGA_DEBUG/Sh33
                                                       VGA_DEBUG/Mram_data_buf1_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      1.577ns (0.398ns logic, 1.179ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.340ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA/v_count_3 (FF)
  Destination:          VGA_DEBUG/Mram_data_buf1_RAMA (RAM)
  Requirement:          40.000ns
  Data Path Delay:      4.480ns (Levels of Logic = 4)
  Clock Path Skew:      -0.099ns (0.992 - 1.091)
  Source Clock:         clk_disp rising at 0.000ns
  Destination Clock:    clk_disp rising at 40.000ns
  Clock Uncertainty:    0.081ns

  Clock Uncertainty:          0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.146ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: VGA/v_count_3 to VGA_DEBUG/Mram_data_buf1_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y66.DQ      Tcko                  0.223   VGA/v_count<3>
                                                       VGA/v_count_3
    SLICE_X80Y67.B1      net (fanout=8)        0.571   VGA/v_count<3>
    SLICE_X80Y67.BMUX    Tilo                  0.148   VGA_DEBUG/Msub_row_addr_xor<7>11
                                                       VGA_DEBUG/Msub_char_index_row_xor<3>131
    SLICE_X89Y71.A1      net (fanout=59)       0.627   VGA_DEBUG/Msub_char_index_row_xor<3>13
    SLICE_X89Y71.A       Tilo                  0.043   VGA_DEBUG/Mmux_current_display_reg_addr[7]_GND_20_o_select_58_OUT39
                                                       VGA_DEBUG/Mmux_current_display_reg_addr[7]_GND_20_o_select_58_OUT391
    SLICE_X110Y55.A4     net (fanout=19)       1.311   VGA_DEBUG/Mmux_current_display_reg_addr[7]_GND_20_o_select_58_OUT39
    SLICE_X110Y55.AMUX   Tilo                  0.142   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<5>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile21_RAMA
    SLICE_X103Y55.C2     net (fanout=1)        0.698   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<0>
    SLICE_X103Y55.C      Tilo                  0.043   debug_data<0>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_data110
    SLICE_X94Y66.AI      net (fanout=1)        0.578   debug_data<0>
    SLICE_X94Y66.CLK     Tds                   0.096   VGA_DEBUG/Sh33
                                                       VGA_DEBUG/Mram_data_buf1_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      4.480ns (0.695ns logic, 3.785ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------

Paths for end point VGA_DEBUG/Mram_data_buf1_RAMB (SLICE_X94Y66.BI), 78 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.273ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile21_RAMB (RAM)
  Destination:          VGA_DEBUG/Mram_data_buf1_RAMB (RAM)
  Requirement:          10.000ns
  Data Path Delay:      2.216ns (Levels of Logic = 1)
  Clock Path Skew:      -0.296ns (3.856 - 4.152)
  Source Clock:         clk_cpu falling at 150.000ns
  Destination Clock:    clk_disp rising at 160.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile21_RAMB to VGA_DEBUG/Mram_data_buf1_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y55.BMUX   Tshcko                0.812   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<5>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile21_RAMB
    SLICE_X102Y56.A2     net (fanout=1)        0.696   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<2>
    SLICE_X102Y56.A      Tilo                  0.043   debug_data<2>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_data231
    SLICE_X94Y66.BI      net (fanout=1)        0.554   debug_data<2>
    SLICE_X94Y66.CLK     Tds                   0.111   VGA_DEBUG/Sh33
                                                       VGA_DEBUG/Mram_data_buf1_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      2.216ns (0.966ns logic, 1.250ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.677ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/DATAPATH/debug_data_signal_2 (FF)
  Destination:          VGA_DEBUG/Mram_data_buf1_RAMB (RAM)
  Requirement:          20.000ns
  Data Path Delay:      1.638ns (Levels of Logic = 1)
  Clock Path Skew:      -0.470ns (3.856 - 4.326)
  Source Clock:         clk_cpu rising at 100.000ns
  Destination Clock:    clk_disp rising at 120.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/DATAPATH/debug_data_signal_2 to VGA_DEBUG/Mram_data_buf1_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X116Y49.AQ     Tcko                  0.259   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<3>
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_2
    SLICE_X102Y56.A5     net (fanout=1)        0.671   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<2>
    SLICE_X102Y56.A      Tilo                  0.043   debug_data<2>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_data231
    SLICE_X94Y66.BI      net (fanout=1)        0.554   debug_data<2>
    SLICE_X94Y66.CLK     Tds                   0.111   VGA_DEBUG/Sh33
                                                       VGA_DEBUG/Mram_data_buf1_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      1.638ns (0.413ns logic, 1.225ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.345ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA/v_count_3 (FF)
  Destination:          VGA_DEBUG/Mram_data_buf1_RAMB (RAM)
  Requirement:          40.000ns
  Data Path Delay:      4.475ns (Levels of Logic = 4)
  Clock Path Skew:      -0.099ns (0.992 - 1.091)
  Source Clock:         clk_disp rising at 0.000ns
  Destination Clock:    clk_disp rising at 40.000ns
  Clock Uncertainty:    0.081ns

  Clock Uncertainty:          0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.146ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: VGA/v_count_3 to VGA_DEBUG/Mram_data_buf1_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y66.DQ      Tcko                  0.223   VGA/v_count<3>
                                                       VGA/v_count_3
    SLICE_X80Y67.B1      net (fanout=8)        0.571   VGA/v_count<3>
    SLICE_X80Y67.BMUX    Tilo                  0.148   VGA_DEBUG/Msub_row_addr_xor<7>11
                                                       VGA_DEBUG/Msub_char_index_row_xor<3>131
    SLICE_X89Y71.A1      net (fanout=59)       0.627   VGA_DEBUG/Msub_char_index_row_xor<3>13
    SLICE_X89Y71.A       Tilo                  0.043   VGA_DEBUG/Mmux_current_display_reg_addr[7]_GND_20_o_select_58_OUT39
                                                       VGA_DEBUG/Mmux_current_display_reg_addr[7]_GND_20_o_select_58_OUT391
    SLICE_X110Y55.B4     net (fanout=19)       1.311   VGA_DEBUG/Mmux_current_display_reg_addr[7]_GND_20_o_select_58_OUT39
    SLICE_X110Y55.BMUX   Tilo                  0.148   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<5>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile21_RAMB
    SLICE_X102Y56.A2     net (fanout=1)        0.696   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<2>
    SLICE_X102Y56.A      Tilo                  0.043   debug_data<2>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_data231
    SLICE_X94Y66.BI      net (fanout=1)        0.554   debug_data<2>
    SLICE_X94Y66.CLK     Tds                   0.111   VGA_DEBUG/Sh33
                                                       VGA_DEBUG/Mram_data_buf1_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      4.475ns (0.716ns logic, 3.759ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------

Paths for end point VGA_DEBUG/Mram_data_buf1_RAMC (SLICE_X94Y66.CI), 78 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.291ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile21_RAMC (RAM)
  Destination:          VGA_DEBUG/Mram_data_buf1_RAMC (RAM)
  Requirement:          10.000ns
  Data Path Delay:      2.198ns (Levels of Logic = 1)
  Clock Path Skew:      -0.296ns (3.856 - 4.152)
  Source Clock:         clk_cpu falling at 150.000ns
  Destination Clock:    clk_disp rising at 160.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile21_RAMC to VGA_DEBUG/Mram_data_buf1_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y55.CMUX   Tshcko                0.797   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<5>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile21_RAMC
    SLICE_X104Y55.D2     net (fanout=1)        0.564   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<4>
    SLICE_X104Y55.D      Tilo                  0.043   debug_data<4>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_data271
    SLICE_X94Y66.CI      net (fanout=1)        0.682   debug_data<4>
    SLICE_X94Y66.CLK     Tds                   0.112   VGA_DEBUG/Sh33
                                                       VGA_DEBUG/Mram_data_buf1_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      2.198ns (0.952ns logic, 1.246ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.850ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/DATAPATH/debug_data_signal_4 (FF)
  Destination:          VGA_DEBUG/Mram_data_buf1_RAMC (RAM)
  Requirement:          20.000ns
  Data Path Delay:      1.638ns (Levels of Logic = 1)
  Clock Path Skew:      -0.297ns (3.856 - 4.153)
  Source Clock:         clk_cpu rising at 100.000ns
  Destination Clock:    clk_disp rising at 120.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/DATAPATH/debug_data_signal_4 to VGA_DEBUG/Mram_data_buf1_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X115Y51.CQ     Tcko                  0.223   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<4>
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_4
    SLICE_X104Y55.D4     net (fanout=1)        0.578   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<4>
    SLICE_X104Y55.D      Tilo                  0.043   debug_data<4>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_data271
    SLICE_X94Y66.CI      net (fanout=1)        0.682   debug_data<4>
    SLICE_X94Y66.CLK     Tds                   0.112   VGA_DEBUG/Sh33
                                                       VGA_DEBUG/Mram_data_buf1_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      1.638ns (0.378ns logic, 1.260ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.238ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA/v_count_3 (FF)
  Destination:          VGA_DEBUG/Mram_data_buf1_RAMC (RAM)
  Requirement:          40.000ns
  Data Path Delay:      4.582ns (Levels of Logic = 4)
  Clock Path Skew:      -0.099ns (0.992 - 1.091)
  Source Clock:         clk_disp rising at 0.000ns
  Destination Clock:    clk_disp rising at 40.000ns
  Clock Uncertainty:    0.081ns

  Clock Uncertainty:          0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.146ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: VGA/v_count_3 to VGA_DEBUG/Mram_data_buf1_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y66.DQ      Tcko                  0.223   VGA/v_count<3>
                                                       VGA/v_count_3
    SLICE_X80Y67.B1      net (fanout=8)        0.571   VGA/v_count<3>
    SLICE_X80Y67.BMUX    Tilo                  0.148   VGA_DEBUG/Msub_row_addr_xor<7>11
                                                       VGA_DEBUG/Msub_char_index_row_xor<3>131
    SLICE_X89Y71.A1      net (fanout=59)       0.627   VGA_DEBUG/Msub_char_index_row_xor<3>13
    SLICE_X89Y71.A       Tilo                  0.043   VGA_DEBUG/Mmux_current_display_reg_addr[7]_GND_20_o_select_58_OUT39
                                                       VGA_DEBUG/Mmux_current_display_reg_addr[7]_GND_20_o_select_58_OUT391
    SLICE_X110Y55.C4     net (fanout=19)       1.431   VGA_DEBUG/Mmux_current_display_reg_addr[7]_GND_20_o_select_58_OUT39
    SLICE_X110Y55.CMUX   Tilo                  0.138   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<5>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile21_RAMC
    SLICE_X104Y55.D2     net (fanout=1)        0.564   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<4>
    SLICE_X104Y55.D      Tilo                  0.043   debug_data<4>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_data271
    SLICE_X94Y66.CI      net (fanout=1)        0.682   debug_data<4>
    SLICE_X94Y66.CLK     Tds                   0.112   VGA_DEBUG/Sh33
                                                       VGA_DEBUG/Mram_data_buf1_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      4.582ns (0.707ns logic, 3.875ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_GEN_clkout2 = PERIOD TIMEGRP "CLK_GEN_clkout2" TS_CLKIN / 0.125 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point VGA_DEBUG/Mram_data_buf1_RAMA (SLICE_X94Y66.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.161ns (requirement - (clock path skew + uncertainty - data path))
  Source:               VGA/h_count_4 (FF)
  Destination:          VGA_DEBUG/Mram_data_buf1_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.364ns (Levels of Logic = 0)
  Clock Path Skew:      0.203ns (0.673 - 0.470)
  Source Clock:         clk_disp rising at 40.000ns
  Destination Clock:    clk_disp rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: VGA/h_count_4 to VGA_DEBUG/Mram_data_buf1_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y70.AQ      Tcko                  0.100   VGA/h_count<7>
                                                       VGA/h_count_4
    SLICE_X94Y66.D2      net (fanout=213)      0.558   VGA/h_count<4>
    SLICE_X94Y66.CLK     Tah         (-Th)     0.294   VGA_DEBUG/Sh33
                                                       VGA_DEBUG/Mram_data_buf1_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.364ns (-0.194ns logic, 0.558ns route)
                                                       (-53.3% logic, 153.3% route)

--------------------------------------------------------------------------------

Paths for end point VGA_DEBUG/Mram_data_buf1_RAMA_D1 (SLICE_X94Y66.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.161ns (requirement - (clock path skew + uncertainty - data path))
  Source:               VGA/h_count_4 (FF)
  Destination:          VGA_DEBUG/Mram_data_buf1_RAMA_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.364ns (Levels of Logic = 0)
  Clock Path Skew:      0.203ns (0.673 - 0.470)
  Source Clock:         clk_disp rising at 40.000ns
  Destination Clock:    clk_disp rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: VGA/h_count_4 to VGA_DEBUG/Mram_data_buf1_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y70.AQ      Tcko                  0.100   VGA/h_count<7>
                                                       VGA/h_count_4
    SLICE_X94Y66.D2      net (fanout=213)      0.558   VGA/h_count<4>
    SLICE_X94Y66.CLK     Tah         (-Th)     0.294   VGA_DEBUG/Sh33
                                                       VGA_DEBUG/Mram_data_buf1_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.364ns (-0.194ns logic, 0.558ns route)
                                                       (-53.3% logic, 153.3% route)

--------------------------------------------------------------------------------

Paths for end point VGA_DEBUG/Mram_data_buf1_RAMB (SLICE_X94Y66.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.161ns (requirement - (clock path skew + uncertainty - data path))
  Source:               VGA/h_count_4 (FF)
  Destination:          VGA_DEBUG/Mram_data_buf1_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.364ns (Levels of Logic = 0)
  Clock Path Skew:      0.203ns (0.673 - 0.470)
  Source Clock:         clk_disp rising at 40.000ns
  Destination Clock:    clk_disp rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: VGA/h_count_4 to VGA_DEBUG/Mram_data_buf1_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y70.AQ      Tcko                  0.100   VGA/h_count<7>
                                                       VGA/h_count_4
    SLICE_X94Y66.D2      net (fanout=213)      0.558   VGA/h_count<4>
    SLICE_X94Y66.CLK     Tah         (-Th)     0.294   VGA_DEBUG/Sh33
                                                       VGA_DEBUG/Mram_data_buf1_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      0.364ns (-0.194ns logic, 0.558ns route)
                                                       (-53.3% logic, 153.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_GEN_clkout2 = PERIOD TIMEGRP "CLK_GEN_clkout2" TS_CLKIN / 0.125 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 38.161ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  Logical resource: VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  Location pin: RAMB18_X2Y28.RDCLK
  Clock network: clk_disp
--------------------------------------------------------------------------------
Slack: 38.464ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 0.768ns (Tmpw)
  Physical resource: VGA_DEBUG/Sh33/CLK
  Logical resource: VGA_DEBUG/Mram_data_buf1_RAMA/CLK
  Location pin: SLICE_X94Y66.CLK
  Clock network: clk_disp
--------------------------------------------------------------------------------
Slack: 38.464ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 0.768ns (Tmpw)
  Physical resource: VGA_DEBUG/Sh33/CLK
  Logical resource: VGA_DEBUG/Mram_data_buf1_RAMA/CLK
  Location pin: SLICE_X94Y66.CLK
  Clock network: clk_disp
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_CLKIN
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_CLKIN                       |      5.000ns|      2.800ns|      1.403ns|            0|            0|            0|       115693|
| TS_CLK_GEN_clkout3            |    100.000ns|     23.125ns|          N/A|            0|            0|        66028|            0|
| TS_CLK_GEN_clkout2            |     40.000ns|     11.220ns|          N/A|            0|            0|        49665|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK_200M_N
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_200M_N     |    5.908|    3.591|    2.767|         |
CLK_200M_P     |    5.908|    3.591|    2.767|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock CLK_200M_P
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_200M_N     |    5.908|    3.591|    2.767|         |
CLK_200M_P     |    5.908|    3.591|    2.767|         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 115693 paths, 0 nets, and 7226 connections

Design statistics:
   Minimum period:  23.125ns{1}   (Maximum frequency:  43.243MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Oct 13 16:19:31 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 5289 MB



