<!DOCTYPE html><html lang="en"><head><meta name="viewport" content="width=device-width,initial-scale=1"><meta content="text/html;charset=utf-8" http-equiv="Content-Type"><meta name="google-site-verification" content="tgBZZbTjf9GP9Q1bAsNqfPHnBkD4PqXiGjX1EOEJA0Y"><meta name="msvalidate.01" content="30F4275ADACE27E6768CA7777F3DD6D6"><link rel="stylesheet" href="style.css"><link rel="canonical" href="https://zanderbrown.github.io/aqablerweb/"><meta name="description" content="Play with AQA Assembly code"><meta property="og:title" content="Aqabler"><meta property="og:description" content="Play with AQA Assembly code"><meta property="og:url" content="https://zanderbrown.github.io/aqablerweb/"><meta property="og:site_name" content="Zander Brown"><meta name="twitter:card" content="summary"><title>Aqabler</title><script src="index.js" defer="defer"></script><link rel="apple-touch-icon" sizes="180x180" href="./apple-touch-icon.png"><link rel="icon" type="image/png" sizes="32x32" href="./favicon-32x32.png"><link rel="icon" type="image/png" sizes="16x16" href="./favicon-16x16.png"><link rel="manifest" href="./site.webmanifest"><link rel="mask-icon" href="./safari-pinned-tab.svg" color="#3030d8"><link rel="shortcut icon" href="./favicon.ico"><meta name="apple-mobile-web-app-title" content="Aqabler"><meta name="application-name" content="Aqabler"><meta name="msapplication-TileColor" content="#3030d8"><meta name="msapplication-TileImage" content="./mstile-144x144.png"><meta name="msapplication-config" content="./browserconfig.xml"><meta name="theme-color" content="#3030d8"></head><body><header><img src="logo.svg" alt="Logo"><h1>Aqabler</h1></header><div class="card program"><div class="title"><h2>Program</h2><button id="run" title="Execute Program">Run</button></div><textarea id="source" spellcheck="false" aria-label="Source Code">MOV R0, #42
HALT</textarea></div><section class="main"><div class="card" id="result"><div class="title"><h2 id="msgbox">Please Wait...</h2><select id="speed" title="Execution Speed"><option value="0">Extreme</option><option value="50">Very Fast</option><option value="100">Fast</option><option value="170" selected="selected">Normal</option><option value="300">Slow</option><option value="500">Very Slow</option><option value="1000">Extremely Slow</option></select></div><div class="status hidden"><div class="status-regs"><div title="Program Counter"><span>Program Counter</span><span id="pc-val"></span></div><div title="Memory Address Register"><span>Address</span><span id="addr-val"></span></div><div title="Current Program Status Register"><span>Status</span><span id="stat-val"></span></div></div><div class="status-regs"><div title="Current Instruction Register"><span>Instruction</span><span id="ins-val"></span></div><div title="Memory Buffer Register"><span>Buffer</span><span id="buf-val"></span></div></div></div></div><div class="card viewer registers hidden"><div class="title"><h2>Registers</h2><select id="reg-mode" title="Register Encoding"><option value="unsigned" selected="selected">Unsigned</option><option value="signed">Signed</option></select></div><div id="registers" class="data"></div></div><div class="card viewer memory hidden"><div class="title"><h2>Memory</h2><select id="mem-mode" title="Memory Encoding"><option value="unsigned" selected="selected">Unsigned</option><option value="signed">Signed</option></select></div><div id="memory" class="data"></div></div></section><section class="info"><div class="reference"><div class="card"><div class="title"><h2>Reference</h2></div><div class="page-title hidden"><div class="back" tabindex="0">←</div><div class="title"><h2>Reference</h2></div></div><div class="overview"><a href="#ref-memory" class="heading">Memory</a><ul><li><a href="#ref-ldr">LDR</a></li><li><a href="#ref-str">STR</a></li><li><a href="#ref-mov">MOV</a></li></ul><a href="#ref-arithmetic" class="heading">Arithmetic</a><ul><li><a href="#ref-number-constant">Number Constant</a></li><li><a href="#ref-add">ADD</a></li><li><a href="#ref-sub">SUB</a></li></ul><a href="#ref-branching" class="heading">Branching</a><ul><li><a href="#ref-branching-overview">Branching Overview</a></li><li><a href="#ref-cmp">CMP</a></li><li><a href="#ref-b">B</a></li><li><a href="#ref-beq">BEQ</a></li><li><a href="#ref-bne">BNE</a></li><li><a href="#ref-bgt">BGT</a></li><li><a href="#ref-blt">BLT</a></li></ul><a href="#ref-bitwise" class="heading">Bitwise</a><ul><li><a href="#ref-bitwise-overview">Bitwise Overview</a></li><li><a href="#ref-and">AND</a></li><li><a href="#ref-orr">ORR</a></li><li><a href="#ref-eor">EOR</a></li><li><a href="#ref-mvn">MVN</a></li><li><a href="#ref-lsl">LSL</a></li><li><a href="#ref-lsr">LSR</a></li></ul><a href="#ref-other" class="heading">Other</a><ul><li><a href="#ref-halt">HALT</a></li></ul></div><div id="ref-ldr" class="page hidden"><p>Load into a register from main memory</p><h3>Syntax</h3><code>LDR R<em>dest</em>, <em>memory</em></code><h3>Example</h3><code>LDR R0, 100</code><p>Loads the value at 100 into register 0</p><h3>Pseudocode</h3><code>regs[dest] ← main_mem[memory]</code><h3>Name</h3><code><em>L</em>oa<em>D</em> <em>R</em>egister</code></div><div id="ref-str" class="page hidden"><p>Store a registers value in main memory</p><h3>Syntax</h3><code>STR R<em>source</em>, <em>memory</em></code><h3>Example</h3><code>STR R0, 100</code><p>Store the value of register 0 into memory position 100</p><h3>Pseudocode</h3><code>main_mem[memory] ← regs[source]</code><h3>Name</h3><code><em>S</em><em>T</em>o<em>R</em>e</code></div><div id="ref-mov" class="page hidden"><p>Move a register value or a number into a register</p><h3>Syntax</h3><code>MOV R<em>dest</em>, R<em>source</em></code> <code>MOV R<em>dest</em>, #<em>number</em></code><h3>Example</h3><code>MOV R0, #10</code><p>Put the value 10 in register 0</p><code>MOV R0, R1</code><p>Put the value of register 1 in register 0</p><h3>Pseudocode</h3><p>When given a register</p><code>regs[dest] ← regs[source]</code><p>When given a number</p><code>regs[dest] ← number</code><h3>Name</h3><code><em>M</em><em>O</em><em>V</em>e</code></div><div id="ref-number-constant" class="page hidden"><p>Number constants are unsigned numbes stored using the same rules as ARM assembly, which the ALI is based on</p><p>ARM says the following about number constants:</p><blockquote cite="http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.dui0802b/CIHEAFJC.html"><p>You specify an Operand2 constant in the form:</p><code>#constant</code><p>where constant is an expression evaluating to a numeric value.</p><p>In ARM instructions, constant can have any value that can be produced by rotating an 8-bit value right by any even number of bits within a 32-bit word.</p><footer><cite><a href="http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.dui0802b/CIHEAFJC.html">Operand2 as a constant</a> &dash; ARM Assembler Reference</cite></footer></blockquote><p>Okay to in englisg</p></div><div id="ref-add" class="page hidden"><p>Add a register or number to a register storing the result</p><h3>Syntax</h3><code>ADD R<em>dest</em>, R<em>source</em>, R<em>other</em></code> <code>ADD R<em>dest</em>, R<em>source</em>, #<em>number</em></code><h3>Example</h3><code>ADD R0, R1, R2</code><p>Add the value of register 2 to that of register 1 storing the result in register 0</p><code>ADD R0, R1, #100</code><p>Add 100 to the value of register 1 storing the result in register 0</p><h3>Pseudocode</h3><p>When given a register</p><code>regs[dest] ← regs[source] + regs[other]</code><p>When given a number</p><code>regs[dest] ← regs[source] + number</code><h3>Name</h3><code><em>A</em><em>D</em><em>D</em></code></div><div id="ref-sub" class="page hidden"><p>Subtract a register or number from a register storing the result</p><h3>Syntax</h3><code>SUB R<em>dest</em>, R<em>source</em>, R<em>other</em></code> <code>SUB R<em>dest</em>, R<em>source</em>, #<em>number</em></code><h3>Example</h3><code>SUB R0, R1, R2</code><p>Subtract the value of register 2 from that of register 1 storing the result in register 0</p><code>ADD R0, R1, #100</code><p>Subtract 100 from the value of register 1 storing the result in register 0</p><h3>Pseudocode</h3><p>When given a register</p><code>regs[dest] ← regs[source] - regs[other]</code><p>When given a number</p><code>regs[dest] ← regs[source] - number</code><h3>Name</h3><code><em>S</em><em>U</em><em>B</em>tract</code></div><div id="ref-cmp" class="page hidden"><p>Compare a register to another register or number, only useful when followed by a conditional branch</p><h3>Syntax</h3><code>CMP R<em>val</em>, R<em>other</em></code> <code>CMP R<em>val</em>, #<em>number</em></code><h3>Example</h3><code>CMP R0, R1</code><p>Compare the values of register 0 &amp; register 1</p><code>ADD R0, #100</code><p>Compare register 0s value to 100</p><h3>Pseudocode</h3><p>When given a register</p><pre><code>IF regs[val] = regs[other] THEN
  flag ← "equal"
ELSE IF regs[val] &lt; regs[other] THEN
  flag ← "less"
ELSE
  flag ← "greater"
END IF</code></pre><p>When given a number</p><pre><code>IF regs[val] = number THEN
  flag ← "equal"
ELSE IF regs[val] &lt; number THEN
  flag ← "less"
ELSE
  flag ← "greater"
END IF</code></pre><h3>Name</h3><code><em>C</em>o<em>M</em><em>P</em>are</code></div><div id="ref-branching-overview" class="page hidden"><p>Branching is an important low level construct but is rarely seen in higher level languages</p><p>Those that do include branching generally refer to it as 'GOTOs', as is the case in BASIC, C/C++ &amp; C#</p><p>Most languages omit branching because they build more powerful concepts atop it such as subroutines, if statements and loops</p></div><div id="ref-b" class="page hidden"><p>Unconditional branch or 'jump'</p><h3>Syntax</h3><code>B <em>label</em></code><h3>Example</h3><code>B marker</code><p>Moves execution to the line labled 'marker'</p><h3>Pseudocode</h3><p>The closest construct is a subroutine call</p><code>marker()</code><p>But that would imply execution returns it's original position, this is not the case.</p><h3>Name</h3><code><em>B</em>ranch</code></div><div id="ref-beq" class="page hidden"><p>Branch if the last CMP was equal</p><h3>Syntax</h3><code>BEQ <em>label</em></code><h3>Example</h3><code>BEQ marker</code><p>Conditionally moves execution to the line labelled 'marker'</p><h3>Pseudocode</h3><pre><code>IF flag = "equal" THEN
  marker()
END IF</code></pre><p>Unfortunately this doesn't exactly represent BEQ</p><h3>Name</h3><code><em>B</em>ranch <em>E</em><em>Q</em>ual</code></div><div id="ref-bne" class="page hidden"><p>Branch if the last CMP was not equal</p><h3>Syntax</h3><code>BNE <em>label</em></code><h3>Example</h3><code>BNE marker</code><p>Conditionally moves execution to the line labelled 'marker'</p><h3>Pseudocode</h3><pre><code>IF NOT flag = "equal" THEN
  marker()
END IF</code></pre><p>Unfortunately this doesn't exactly represent BNE</p><h3>Name</h3><code><em>B</em>ranch <em>N</em>ot <em>E</em>qual</code></div><div id="ref-bgt" class="page hidden"><p>Branch if the last CMP result was greater</p><h3>Syntax</h3><code>BGT <em>label</em></code><h3>Example</h3><code>BGT marker</code><p>Conditionally moves execution to the line labelled 'marker'</p><h3>Pseudocode</h3><pre><code>IF flag = "greater" THEN
  marker()
END IF</code></pre><p>Unfortunately this doesn't exactly represent BGT</p><h3>Name</h3><code><em>B</em>ranch <em>G</em>reater <em>T</em>han</code></div><div id="ref-blt" class="page hidden"><p>Branch if the last CMP result was less</p><h3>Syntax</h3><code>BLT <em>label</em></code><h3>Example</h3><code>BLT marker</code><p>Conditionally moves execution to the line labelled 'marker'</p><h3>Pseudocode</h3><pre><code>IF flag = "less" THEN
  marker()
END IF</code></pre><p>Unfortunately this doesn't exactly represent BLT</p><h3>Name</h3><code><em>B</em>ranch <em>L</em>ess <em>T</em>han</code></div><div id="ref-bitwise-overview" class="page hidden"><!-- TODO: Improve --><p>Bitwise operations consider the binary representation of integers</p><p>It's important not to confuse these with their boolean equivalents as they can behave quite differently</p><p>Even in languages with a boolean type they are really integers where 0 is false and <strong>any</strong> other value is true, thus 'a AND b' checks that neither a or b equal 0</p><p>However bitwise operators work on the bits that make up the integer rather than it's value, for example a logical AND between 1 &amp; 8 would be true as neither are zero but a bitwise AND between them is 0</p><p>Shifts move bits around, so shifting 0010 (2) to the left by two is 1000 (8) whereas shifting to right would be 0000 (0)</p><p>It's important to remember that even though bitwise and shift operations work with integers they do not work on them as numbers</p></div><div id="ref-and" class="page hidden"><p>Bitwise AND between two values</p><p>That is to say it performs a logical AND between each bit, so the AND of 2 (0010) &amp; 6 (0110) is 2 (0010)</p><h3>Syntax</h3><code>AND R<em>dest</em>, R<em>source</em>, R<em>other</em></code> <code>AND R<em>dest</em>, R<em>source</em>, #<em>number</em></code><h3>Example</h3><code>AND R0, R1, R2</code><p>Performs a logical AND between register 1 and register 2 placing the result in register 0</p><h3>Pseudocode</h3><p>The AND operator is not bitwise because it produces a boolean not integer result</p><p>When given a register</p><code>regs[dest] ← regs[source] AND regs[other]</code><p>When given a number</p><code>regs[dest] ← regs[source] AND number</code><h3>Name</h3><code><em>A</em><em>N</em><em>D</em></code></div><div id="ref-orr" class="page hidden"><p>Bitwise OR between two values</p><p>That is to say it performs a logical OR between each bit, so the OR of 2 (0010) &amp; 6 (0110) is 6 (0110)</p><h3>Syntax</h3><code>ORR R<em>dest</em>, R<em>source</em>, R<em>other</em></code> <code>ORR R<em>dest</em>, R<em>source</em>, #<em>number</em></code><h3>Example</h3><code>ORR R0, R1, R2</code><p>Performs a logical OR between register 1 and register 2 placing the result in register 0</p><h3>Pseudocode</h3><p>The OR operator is not bitwise because it produces a boolean not integer result</p><p>When given a register</p><code>regs[dest] ← regs[source] OR regs[other]</code><p>When given a number</p><code>regs[dest] ← regs[source] OR number</code><h3>Name</h3><code><em>O</em><em>R</em>(<em>R</em>)</code><p>Additional R is used to maintain consistent three letter commands</p></div><div id="ref-eor" class="page hidden"><p>Bitwise exclusive OR between two values</p><p>That is to say it performs a logical exclusive OR between each bit, so the EOR of 2 (0010) &amp; 6 (0110) is 4 (0100)</p><p>As exclusive OR only allows one input to be true in the style of (a or b) and not (a and b)</p><h3>Syntax</h3><code>EOR R<em>dest</em>, R<em>source</em>, R<em>other</em></code> <code>EOR R<em>dest</em>, R<em>source</em>, #<em>number</em></code><h3>Example</h3><code>EOR R0, R1, R2</code><p>Performs a logical exclusive OR (XOR) between register 1 and register 2 placing the result in register 0</p><h3>Pseudocode</h3><p>Neither OR or AND operators are bitwise because they are logical so produce a boolean result rather than integer</p><p>When given a register</p><code>regs[dest] ← (regs[source] OR regs[other]) AND NOT (regs[source] AND regs[other])</code><p>When given a number</p><code>regs[dest] ← (regs[source] OR number) AND NOT (regs[source] AND number)</code><h3>Name</h3><code><em>E</em>xclusive <em>O</em><em>R</em></code></div><div id="ref-mvn" class="page hidden"><p>Move a register value or a number into a register having inverted it</p><h3>Syntax</h3><code>MVN R<em>dest</em>, R<em>source</em></code> <code>MVN R<em>dest</em>, #<em>number</em></code><h3>Example</h3><code>MVN R0, #10</code><p>Put the value 10 (1010) in register 0 having inverted it to 5 (0101)</p><code>MVN R0, R1</code><p>Put the value of register 1 in register 0 having inverted it</p><h3>Pseudocode</h3><p>When given a register</p><code>regs[dest] ← NOT regs[source]</code><p>When given a number</p><code>regs[dest] ← NOT number</code><p>NOT is generally logical not bitwise so this sample will not show the same result as MVN</p><h3>Name</h3><code><em>M</em>o<em>V</em>e <em>N</em>OT</code></div><div id="ref-lsl" class="page hidden"><!-- TODO: Improve --><p>Perform a left shift</p><p>Moves the binary representation a specified number of bits to the left, padding with 0s on the right</p><p>Any bits overflowing the far left are discarded</p><h3>Syntax</h3><code>LSL R<em>dest</em>, R<em>source</em>, R<em>by</em></code> <code>LSL R<em>dest</em>, R<em>source</em>, #<em>by</em></code><h3>Example</h3><code>LSL R1, R0, #1</code><p>Shift register 0 by 1 place to the left placing the result in register 1</p><code>LSL R2, R1, R0</code><p>Shift register 1 to the left by register 0s value placing the result in register 2</p><h3>Pseudocode</h3><p>Shifts are not generally used pseudocode but assuming it was it's use would be similar to any other operator</p><p>When given a register</p><code>regs[dest] ← regs[source] LSL regs[by]</code><p>When given a number</p><code>regs[dest] ← regs[source] LSL by</code><h3>Name</h3><code><em>L</em>ogical <em>S</em>hift <em>L</em>eft</code></div><div id="ref-lsr" class="page hidden"><!-- TODO: Improve --><p>Perform a right shift</p><p>Moves the binary representation a specified number of bits to the right, padding with 0s on the left</p><p>Any bits overflowing the far right are discarded</p><h3>Syntax</h3><code>LSR R<em>dest</em>, R<em>source</em>, R<em>by</em></code> <code>LSR R<em>dest</em>, R<em>source</em>, #<em>by</em></code><h3>Example</h3><code>LSR R1, R0, #1</code><p>Shift register 0 by 1 place to the right placing the result in register 1</p><code>LSR R2, R1, R0</code><p>Shift register 1 to the right by register 0s value placing the result in register 2</p><h3>Pseudocode</h3><p>Shifts are not generally used pseudocode but assuming it was it's use would be similar to any other operator</p><p>When given a register</p><code>regs[dest] ← regs[source] LSR regs[by]</code><p>When given a number</p><code>regs[dest] ← regs[source] LSR by</code><h3>Name</h3><code><em>L</em>ogical <em>S</em>hift <em>R</em>ight</code></div><div id="ref-halt" class="page hidden"><p>End execution</p><h3>Syntax</h3><code>HALT</code><h3>Example</h3><code>HALT</code><p>Stops all execution</p><h3>Pseudocode</h3><p>The closest construct is returning from a procedure</p><code>RETURN</code><p>But that would imply execution returns to some other place rather than stopping altogether</p><h3>Name</h3><code><em>H</em><em>A</em><em>L</em><em>T</em></code></div></div></div><div class="card welcome"><div class="title"><h2>Aqabler</h2></div><div class="content"><p>Aqabler "a-qab-ler" is an implementation of the AQA Assembly Language Instruction as used in the 7516 & 7517 AS/A-Level specification</p><p>The implementation follows <a href="https://filestore.aqa.org.uk/resources/computing/AQA-75162-75172-ALI.PDF">AQA's spec</a> with extra information taken from past papers</p><h3>Past Papers</h3><ul><li><a href="https://filestore.aqa.org.uk/sample-papers-and-mark-schemes/2017/june/AQA-75172-QP-JUN17.PDF">2017 A-Level Paper 2 (Question 5)</a></li><li><a href="https://filestore.aqa.org.uk/sample-papers-and-mark-schemes/2017/june/AQA-75162-QP-JUN17.PDF">2017 AS Paper 2 (Question 7)</a></li><li><a href="https://filestore.aqa.org.uk/sample-papers-and-mark-schemes/2016/june/AQA-75162-QP-JUN16.PDF">2016 AS Paper 2 (Question 4)</a></li><li><a href="https://filestore.aqa.org.uk/resources/computing/AQA-75172-SQP.PDF">Specimen A-Level Paper 2 (Question 6)</a></li><li><a href="https://filestore.aqa.org.uk/resources/computing/AQA-75162-SQP.PDF">Specimen AS Paper 2 (Question 6)</a></li></ul><h3>Assumptions</h3><p>Registers are assumed to be 32bit as <a href="https://www.aqa.org.uk/resources/computer-science-and-it/as-and-a-level/computer-science-7516-7517/plan/guidance-on-areas-of-concern">it is stated that</a> the language "is based on the ARM Assembly Language used by the Raspberry Pi."</p><p></p></div></div></section><footer><a href="https://zanderbrown.github.io">&copy; Zander Brown</a> <a href="https://github.com/ZanderBrown/aqabler">GitHub Repo</a></footer></body></html>