# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Audio_Visualizer.srcs/sources_1/ip/DFT/sim/DFT.vhd" \
"../../../../Audio_Visualizer.srcs/sources_1/imports/FPGA-Audio-Visualizer/Visualizer beta/adau1761 driver vhdl/ADAU1761_interface.vhd" \
"../../../../Audio_Visualizer.srcs/sources_1/imports/FPGA-Audio-Visualizer/Visualizer beta/new/DFT_TOP.vhd" \
"../../../../Audio_Visualizer.srcs/sources_1/new/RAM_mag.vhd" \
"../../../../Audio_Visualizer.srcs/sources_1/imports/FPGA-Audio-Visualizer/Video/Design_TB_Sources/VGA.vhd" \
"../../../../Audio_Visualizer.srcs/sources_1/imports/FPGA-Audio-Visualizer/Video/Design_TB_Sources/Video_top.vhd" \
"../../../../Audio_Visualizer.srcs/sources_1/imports/FPGA-Audio-Visualizer/Visualizer beta/new/Visualizer_top.vhd" \
"../../../../Audio_Visualizer.srcs/sources_1/imports/Visualizer beta/Wave_32_as4.vhd" \
"../../../../Audio_Visualizer.srcs/sources_1/imports/FPGA-Audio-Visualizer/Visualizer beta/adau1761 driver vhdl/adau1761_configuraiton_data.vhd" \
"../../../../Audio_Visualizer.srcs/sources_1/imports/FPGA-Audio-Visualizer/Visualizer beta/adau1761 driver vhdl/adau1761_izedboard.vhd" \
"../../../../Audio_Visualizer.srcs/sources_1/imports/FPGA-Audio-Visualizer/Visualizer beta/adau1761 driver vhdl/audio_top.vhd" \
"../../../../Audio_Visualizer.srcs/sources_1/imports/FPGA-Audio-Visualizer/Video/Design_TB_Sources/clock_div.vhd" \
"../../../../Audio_Visualizer.srcs/sources_1/imports/FPGA-Audio-Visualizer/Visualizer beta/adau1761 driver vhdl/clocking.vhd" \
"../../../../Audio_Visualizer.srcs/sources_1/imports/DFT/counter.vhd" \
"../../../../Audio_Visualizer.srcs/sources_1/imports/FPGA-Audio-Visualizer/Visualizer beta/adau1761 driver vhdl/i2c.vhd" \
"../../../../Audio_Visualizer.srcs/sources_1/imports/FPGA-Audio-Visualizer/Visualizer beta/adau1761 driver vhdl/i2s_data_interface.vhd" \
"../../../../Audio_Visualizer.srcs/sources_1/imports/FPGA-Audio-Visualizer/Visualizer beta/adau1761 driver vhdl/i3c2.vhd" \
"../../../../Audio_Visualizer.srcs/sources_1/imports/DFT/magnitude_calculator.vhd" \
"../../../../Audio_Visualizer.srcs/sources_1/imports/FPGA-Audio-Visualizer/Video/Design_TB_Sources/pattern_generator.vhd" \
"../../../../Audio_Visualizer.srcs/sim_1/new/Visualizer_TB.vhd" \

# Do not sort compile order
nosort
