#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Fri Feb 17 17:07:54 2023
# Process ID: 13828
# Current directory: Z:/ECC/Desktop/Winter2023/ELEN226/Assignment3/mmul/solution4/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1
# Command line: vivado.exe -log bd_0_hls_inst_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_hls_inst_0.tcl
# Log file: Z:/ECC/Desktop/Winter2023/ELEN226/Assignment3/mmul/solution4/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.vds
# Journal file: Z:/ECC/Desktop/Winter2023/ELEN226/Assignment3/mmul/solution4/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1\vivado.jou
# Running On: winvdi1008, OS: Windows, CPU Frequency: 2394 MHz, CPU Physical cores: 4, Host memory: 8588 MB
#-----------------------------------------------------------
source bd_0_hls_inst_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'z:/ECC/Desktop/Winter2023/ELEN226/Assignment3/mmul/solution4/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Apps/Xilinx/Vivado/2022.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is z:/ECC/Desktop/Winter2023/ELEN226/Assignment3/mmul/solution4/impl/verilog/project.cache/ip 
Command: synth_design -top bd_0_hls_inst_0 -part xc7k160tfbg676-2 -directive sdx_optimization_effort_high -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Device 21-403] Loading part xc7k160tfbg676-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 12168
WARNING: [Synth 8-9501] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [C:/Apps/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:4023]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1404.113 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [z:/ECC/Desktop/Winter2023/ELEN226/Assignment3/mmul/solution4/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'mmul' [z:/ECC/Desktop/Winter2023/ELEN226/Assignment3/mmul/solution4/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/02ea/hdl/verilog/mmul.v:10]
INFO: [Synth 8-6157] synthesizing module 'mmul_mul_16s_16s_16_2_1' [z:/ECC/Desktop/Winter2023/ELEN226/Assignment3/mmul/solution4/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/02ea/hdl/verilog/mmul_mul_16s_16s_16_2_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'mmul_mul_16s_16s_16_2_1' (0#1) [z:/ECC/Desktop/Winter2023/ELEN226/Assignment3/mmul/solution4/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/02ea/hdl/verilog/mmul_mul_16s_16s_16_2_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'mmul_mux_43_16_1_1' [z:/ECC/Desktop/Winter2023/ELEN226/Assignment3/mmul/solution4/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/02ea/hdl/verilog/mmul_mux_43_16_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'mmul_mux_43_16_1_1' (0#1) [z:/ECC/Desktop/Winter2023/ELEN226/Assignment3/mmul/solution4/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/02ea/hdl/verilog/mmul_mux_43_16_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'mmul_mux_32_16_1_1' [z:/ECC/Desktop/Winter2023/ELEN226/Assignment3/mmul/solution4/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/02ea/hdl/verilog/mmul_mux_32_16_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'mmul_mux_32_16_1_1' (0#1) [z:/ECC/Desktop/Winter2023/ELEN226/Assignment3/mmul/solution4/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/02ea/hdl/verilog/mmul_mux_32_16_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'mmul_mux_63_16_1_1' [z:/ECC/Desktop/Winter2023/ELEN226/Assignment3/mmul/solution4/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/02ea/hdl/verilog/mmul_mux_63_16_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'mmul_mux_63_16_1_1' (0#1) [z:/ECC/Desktop/Winter2023/ELEN226/Assignment3/mmul/solution4/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/02ea/hdl/verilog/mmul_mux_63_16_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'mmul_flow_control_loop_pipe' [z:/ECC/Desktop/Winter2023/ELEN226/Assignment3/mmul/solution4/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/02ea/hdl/verilog/mmul_flow_control_loop_pipe.v:9]
INFO: [Synth 8-6155] done synthesizing module 'mmul_flow_control_loop_pipe' (0#1) [z:/ECC/Desktop/Winter2023/ELEN226/Assignment3/mmul/solution4/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/02ea/hdl/verilog/mmul_flow_control_loop_pipe.v:9]
INFO: [Synth 8-6155] done synthesizing module 'mmul' (0#1) [z:/ECC/Desktop/Winter2023/ELEN226/Assignment3/mmul/solution4/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/02ea/hdl/verilog/mmul.v:10]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (0#1) [z:/ECC/Desktop/Winter2023/ELEN226/Assignment3/mmul/solution4/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:53]
WARNING: [Synth 8-7129] Port ap_done_int in module mmul_flow_control_loop_pipe is either unconnected or has no load
WARNING: [Synth 8-7129] Port din4[2] in module mmul_mux_43_16_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module mmul_mul_16s_16s_16_2_1 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1404.113 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1404.113 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1404.113 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 1404.113 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [z:/ECC/Desktop/Winter2023/ELEN226/Assignment3/mmul/solution4/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/mmul_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [z:/ECC/Desktop/Winter2023/ELEN226/Assignment3/mmul/solution4/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/mmul_ooc.xdc] for cell 'inst'
Parsing XDC File [Z:/ECC/Desktop/Winter2023/ELEN226/Assignment3/mmul/solution4/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [Z:/ECC/Desktop/Winter2023/ELEN226/Assignment3/mmul/solution4/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1473.555 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.076 . Memory (MB): peak = 1475.836 ; gain = 2.281
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1475.836 ; gain = 71.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tfbg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1475.836 ; gain = 71.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  Z:/ECC/Desktop/Winter2023/ELEN226/Assignment3/mmul/solution4/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1475.836 ; gain = 71.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1475.836 ; gain = 71.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   16 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 1     
	   4 Input    5 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 64    
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 8     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input   16 Bit        Muxes := 63    
	   2 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 11    
	   2 Input    1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP mul_ln859_reg_1475_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_7_reg_1451_reg is absorbed into DSP mul_ln859_reg_1475_reg.
DSP Report: register tmp_7_reg_1451_pp0_iter2_reg_reg is absorbed into DSP mul_ln859_reg_1475_reg.
DSP Report: register tmp_8_reg_1465_reg is absorbed into DSP mul_ln859_reg_1475_reg.
DSP Report: register mul_ln859_reg_1475_reg is absorbed into DSP mul_ln859_reg_1475_reg.
DSP Report: register mul_16s_16s_16_2_1_U1/dout_reg is absorbed into DSP mul_ln859_reg_1475_reg.
DSP Report: operator mul_16s_16s_16_2_1_U1/tmp_product is absorbed into DSP mul_ln859_reg_1475_reg.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 1475.836 ; gain = 71.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|mmul        | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:41 ; elapsed = 00:00:44 . Memory (MB): peak = 1475.836 ; gain = 71.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:00:44 . Memory (MB): peak = 1475.836 ; gain = 71.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 1475.836 ; gain = 71.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:48 ; elapsed = 00:00:52 . Memory (MB): peak = 1485.562 ; gain = 81.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:48 ; elapsed = 00:00:52 . Memory (MB): peak = 1485.562 ; gain = 81.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:48 ; elapsed = 00:00:52 . Memory (MB): peak = 1485.562 ; gain = 81.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:48 ; elapsed = 00:00:52 . Memory (MB): peak = 1485.562 ; gain = 81.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:48 ; elapsed = 00:00:52 . Memory (MB): peak = 1485.562 ; gain = 81.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:48 ; elapsed = 00:00:52 . Memory (MB): peak = 1485.562 ; gain = 81.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-----------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-----------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|mmul        | add_ln16_reg_1460_pp0_iter4_reg_reg[4]  | 3      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|mmul        | add_ln16_reg_1460_pp0_iter4_reg_reg[0]  | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|mmul        | icmp_ln16_reg_1456_pp0_iter4_reg_reg[0] | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|mmul        | ap_loop_exit_ready_pp0_iter4_reg_reg    | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+-----------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|mmul        | ((A'*B'')')' | 30     | 18     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 1    | 1    | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |     8|
|2     |DSP48E1 |     1|
|3     |LUT2    |    12|
|4     |LUT3    |    48|
|5     |LUT4    |    13|
|6     |LUT5    |    15|
|7     |LUT6    |   270|
|8     |SRL16E  |     7|
|9     |FDRE    |  1035|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:49 ; elapsed = 00:00:52 . Memory (MB): peak = 1485.562 ; gain = 81.449
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:36 ; elapsed = 00:00:49 . Memory (MB): peak = 1485.562 ; gain = 9.727
Synthesis Optimization Complete : Time (s): cpu = 00:00:49 ; elapsed = 00:00:52 . Memory (MB): peak = 1485.562 ; gain = 81.449
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 1497.598 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'bd_0_hls_inst_0' is not ideal for floorplanning, since the cellview 'mmul' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1503.410 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 64a37022
INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:54 ; elapsed = 00:01:00 . Memory (MB): peak = 1503.410 ; gain = 99.297
INFO: [Common 17-1381] The checkpoint 'Z:/ECC/Desktop/Winter2023/ELEN226/Assignment3/mmul/solution4/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_0_hls_inst_0, cache-ID = 3acb7b91d9b51849
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
INFO: [Common 17-1381] The checkpoint 'Z:/ECC/Desktop/Winter2023/ELEN226/Assignment3/mmul/solution4/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_hls_inst_0_utilization_synth.rpt -pb bd_0_hls_inst_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Feb 17 17:09:12 2023...
