{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1528313832348 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1528313832348 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun  6 16:37:11 2018 " "Processing started: Wed Jun  6 16:37:11 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1528313832348 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528313832348 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta top -c top " "Command: quartus_sta top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528313832349 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1528313832404 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1528313833100 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528313833100 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528313833214 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528313833214 ""}
{ "Info" "ISTA_SDC_FOUND" "adderchain.sdc " "Reading SDC File: 'adderchain.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528313835911 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "adderchain.sdc 2 clk2x port " "Ignored filter at adderchain.sdc(2): clk2x could not be matched with a port" {  } { { "/home/leandro/makethemsuffer/scaling/adderchain/ni_pipeline3/adderchain.sdc" "" { Text "/home/leandro/makethemsuffer/scaling/adderchain/ni_pipeline3/adderchain.sdc" 2 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528313835949 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock adderchain.sdc 2 Argument <targets> is an empty collection " "Ignored create_clock at adderchain.sdc(2): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 1 -name clk2x \[get_ports clk2x\] " "create_clock -period 1 -name clk2x \[get_ports clk2x\]" {  } { { "/home/leandro/makethemsuffer/scaling/adderchain/ni_pipeline3/adderchain.sdc" "" { Text "/home/leandro/makethemsuffer/scaling/adderchain/ni_pipeline3/adderchain.sdc" 2 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1528313835950 ""}  } { { "/home/leandro/makethemsuffer/scaling/adderchain/ni_pipeline3/adderchain.sdc" "" { Text "/home/leandro/makethemsuffer/scaling/adderchain/ni_pipeline3/adderchain.sdc" 2 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528313835950 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "adderchain.sdc 3 OSC_50_BANK2 port " "Ignored filter at adderchain.sdc(3): OSC_50_BANK2 could not be matched with a port" {  } { { "/home/leandro/makethemsuffer/scaling/adderchain/ni_pipeline3/adderchain.sdc" "" { Text "/home/leandro/makethemsuffer/scaling/adderchain/ni_pipeline3/adderchain.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528313835950 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock adderchain.sdc 3 Argument <targets> is an empty collection " "Ignored create_clock at adderchain.sdc(3): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 2 -name OSC_50_BANK2 \[get_ports OSC_50_BANK2\] " "create_clock -period 2 -name OSC_50_BANK2 \[get_ports OSC_50_BANK2\]" {  } { { "/home/leandro/makethemsuffer/scaling/adderchain/ni_pipeline3/adderchain.sdc" "" { Text "/home/leandro/makethemsuffer/scaling/adderchain/ni_pipeline3/adderchain.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1528313835950 ""}  } { { "/home/leandro/makethemsuffer/scaling/adderchain/ni_pipeline3/adderchain.sdc" "" { Text "/home/leandro/makethemsuffer/scaling/adderchain/ni_pipeline3/adderchain.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528313835950 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1528313835950 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528313836076 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1528313836078 ""}
{ "Info" "0" "" "Analyzing Slow 900mV 85C Model" {  } {  } 0 0 "Analyzing Slow 900mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1528313836092 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1528313837187 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528313837187 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.831 " "Worst-case setup slack is -2.831" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528313837188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528313837188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.831           -7653.378 clk  " "   -2.831           -7653.378 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528313837188 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528313837188 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.120 " "Worst-case hold slack is 0.120" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528313837264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528313837264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.120               0.000 clk  " "    0.120               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528313837264 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528313837264 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528313837265 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528313837266 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.106 " "Worst-case minimum pulse width slack is 0.106" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528313837271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528313837271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.106               0.000 clk  " "    0.106               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528313837271 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528313837271 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -2.831 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -2.831" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clk\}\] " "-to_clock \[get_clocks \{clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313837410 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313837410 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313837410 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528313837410 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -2.831 (VIOLATED) " "Path #1: Setup slack is -2.831 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313837411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : main:main_inst\|loop_1_ii_state.010100 " "From Node    : main:main_inst\|loop_1_ii_state.010100" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313837411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : memory_controller:memory_controller_inst\|ram_dual_port:ii\|altsyncram:ram_rtl_0\|altsyncram_su22:auto_generated\|ram_block1a20~porta_we_reg " "To Node      : memory_controller:memory_controller_inst\|ram_dual_port:ii\|altsyncram:ram_rtl_0\|altsyncram_su22:auto_generated\|ram_block1a20~porta_we_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313837411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clk " "Launch Clock : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313837411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clk " "Latch Clock  : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313837411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313837411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313837411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313837411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313837411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313837411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000                       launch edge time " "     0.000      0.000                       launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313837411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.437      2.437  R                    clock network delay " "     2.437      2.437  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313837411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.437      0.000     uTco              main:main_inst\|loop_1_ii_state.010100 " "     2.437      0.000     uTco              main:main_inst\|loop_1_ii_state.010100" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313837411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.437      0.000 RR  CELL  High Speed  main_inst\|loop_1_ii_state.010100\|q " "     2.437      0.000 RR  CELL  High Speed  main_inst\|loop_1_ii_state.010100\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313837411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.865      0.428 RR    IC  High Speed  main_inst\|always612~30\|datac " "     2.865      0.428 RR    IC  High Speed  main_inst\|always612~30\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313837411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.010      0.145 RR  CELL  High Speed  main_inst\|always612~30\|combout " "     3.010      0.145 RR  CELL  High Speed  main_inst\|always612~30\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313837411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.402      0.392 RR    IC  High Speed  main_inst\|memory_controller_address_a\[24\]~9\|datab " "     3.402      0.392 RR    IC  High Speed  main_inst\|memory_controller_address_a\[24\]~9\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313837411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.643      0.241 RR  CELL  High Speed  main_inst\|memory_controller_address_a\[24\]~9\|combout " "     3.643      0.241 RR  CELL  High Speed  main_inst\|memory_controller_address_a\[24\]~9\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313837411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.733      0.090 RR    IC  High Speed  main_inst\|memory_controller_address_a\[24\]~37\|datac " "     3.733      0.090 RR    IC  High Speed  main_inst\|memory_controller_address_a\[24\]~37\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313837411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.870      0.137 RF  CELL  High Speed  main_inst\|memory_controller_address_a\[24\]~37\|combout " "     3.870      0.137 RF  CELL  High Speed  main_inst\|memory_controller_address_a\[24\]~37\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313837411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.544      0.674 FF    IC  High Speed  main_inst\|memory_controller_address_a\[24\]~94\|datad " "     4.544      0.674 FF    IC  High Speed  main_inst\|memory_controller_address_a\[24\]~94\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313837411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.707      0.163 FF  CELL  High Speed  main_inst\|memory_controller_address_a\[24\]~94\|combout " "     4.707      0.163 FF  CELL  High Speed  main_inst\|memory_controller_address_a\[24\]~94\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313837411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.180      0.473 FF    IC  High Speed  memory_controller_inst\|Equal2~0\|datac " "     5.180      0.473 FF    IC  High Speed  memory_controller_inst\|Equal2~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313837411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.307      0.127 FR  CELL  High Speed  memory_controller_inst\|Equal2~0\|combout " "     5.307      0.127 FR  CELL  High Speed  memory_controller_inst\|Equal2~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313837411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.722      0.415 RR    IC  High Speed  memory_controller_inst\|ii_write_enable_a\|datae " "     5.722      0.415 RR    IC  High Speed  memory_controller_inst\|ii_write_enable_a\|datae" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313837411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.874      0.152 RF  CELL  High Speed  memory_controller_inst\|ii_write_enable_a\|combout " "     5.874      0.152 RF  CELL  High Speed  memory_controller_inst\|ii_write_enable_a\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313837411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.836      0.962 FF    IC  High Speed  memory_controller_inst\|ii\|ram_rtl_0\|auto_generated\|ram_block1a20\|portawe " "     6.836      0.962 FF    IC  High Speed  memory_controller_inst\|ii\|ram_rtl_0\|auto_generated\|ram_block1a20\|portawe" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313837411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.695      0.859 FF  CELL  High Speed  memory_controller:memory_controller_inst\|ram_dual_port:ii\|altsyncram:ram_rtl_0\|altsyncram_su22:auto_generated\|ram_block1a20~porta_we_reg " "     7.695      0.859 FF  CELL  High Speed  memory_controller:memory_controller_inst\|ram_dual_port:ii\|altsyncram:ram_rtl_0\|altsyncram_su22:auto_generated\|ram_block1a20~porta_we_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313837411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313837411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313837411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313837411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313837411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313837411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.000      2.000                       latch edge time " "     2.000      2.000                       latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313837411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.894      2.894  R                    clock network delay " "     4.894      2.894  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313837411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.864     -0.030                       clock uncertainty " "     4.864     -0.030                       clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313837411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.864      0.000     uTsu              memory_controller:memory_controller_inst\|ram_dual_port:ii\|altsyncram:ram_rtl_0\|altsyncram_su22:auto_generated\|ram_block1a20~porta_we_reg " "     4.864      0.000     uTsu              memory_controller:memory_controller_inst\|ram_dual_port:ii\|altsyncram:ram_rtl_0\|altsyncram_su22:auto_generated\|ram_block1a20~porta_we_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313837411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313837411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     7.695 " "Data Arrival Time  :     7.695" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313837411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     4.864 " "Data Required Time :     4.864" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313837411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -2.831 (VIOLATED) " "Slack              :    -2.831 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313837411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313837411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313837411 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528313837411 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.120 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.120" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clk\}\] " "-to_clock \[get_clocks \{clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313837479 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313837479 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313837479 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528313837479 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.120  " "Path #1: Hold slack is 0.120 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313837479 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : main:main_inst\|main_1_27_reg_stage0\[12\] " "From Node    : main:main_inst\|main_1_27_reg_stage0\[12\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313837479 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : main:main_inst\|main_1_27_reg_stage1\[12\] " "To Node      : main:main_inst\|main_1_27_reg_stage1\[12\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313837479 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clk " "Launch Clock : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313837479 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clk " "Latch Clock  : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313837479 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313837479 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313837479 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313837479 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313837479 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313837479 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000                       launch edge time " "     0.000      0.000                       launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313837479 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.529      2.529  R                    clock network delay " "     2.529      2.529  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313837479 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.529      0.000     uTco              main:main_inst\|main_1_27_reg_stage0\[12\] " "     2.529      0.000     uTco              main:main_inst\|main_1_27_reg_stage0\[12\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313837479 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.529      0.000 FF  CELL  High Speed  main_inst\|main_1_27_reg_stage0\[12\]\|q " "     2.529      0.000 FF  CELL  High Speed  main_inst\|main_1_27_reg_stage0\[12\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313837479 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.657      0.128 FF    IC  High Speed  main_inst\|main_1_27_reg_stage1\[12\]\|asdata " "     2.657      0.128 FF    IC  High Speed  main_inst\|main_1_27_reg_stage1\[12\]\|asdata" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313837479 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.847      0.190 FF  CELL  High Speed  main:main_inst\|main_1_27_reg_stage1\[12\] " "     2.847      0.190 FF  CELL  High Speed  main:main_inst\|main_1_27_reg_stage1\[12\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313837479 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313837479 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313837479 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313837479 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313837479 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313837479 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000                       latch edge time " "     0.000      0.000                       latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313837479 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.571      2.571  R                    clock network delay " "     2.571      2.571  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313837479 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.727      0.156      uTh              main:main_inst\|main_1_27_reg_stage1\[12\] " "     2.727      0.156      uTh              main:main_inst\|main_1_27_reg_stage1\[12\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313837479 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313837479 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.847 " "Data Arrival Time  :     2.847" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313837479 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.727 " "Data Required Time :     2.727" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313837479 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.120  " "Slack              :     0.120 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313837479 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313837479 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313837479 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528313837479 ""}
{ "Info" "0" "" "Analyzing Slow 900mV 0C Model" {  } {  } 0 0 "Analyzing Slow 900mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1528313837481 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528313837561 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528313839717 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528313840345 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1528313840561 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528313840561 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.598 " "Worst-case setup slack is -2.598" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528313840562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528313840562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.598           -6445.953 clk  " "   -2.598           -6445.953 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528313840562 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528313840562 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.105 " "Worst-case hold slack is 0.105" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528313840629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528313840629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.105               0.000 clk  " "    0.105               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528313840629 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528313840629 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528313840630 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528313840631 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.239 " "Worst-case minimum pulse width slack is 0.239" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528313840636 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528313840636 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.239               0.000 clk  " "    0.239               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528313840636 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528313840636 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -2.598 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -2.598" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clk\}\] " "-to_clock \[get_clocks \{clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313840772 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313840772 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313840772 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528313840772 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -2.598 (VIOLATED) " "Path #1: Setup slack is -2.598 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313840774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : main:main_inst\|main_1_73_reg_stage1\[0\] " "From Node    : main:main_inst\|main_1_73_reg_stage1\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313840774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : main:main_inst\|main_1_108_reg_stage1\[31\] " "To Node      : main:main_inst\|main_1_108_reg_stage1\[31\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313840774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clk " "Launch Clock : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313840774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clk " "Latch Clock  : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313840774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313840774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313840774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313840774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313840774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313840774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000                       launch edge time " "     0.000      0.000                       launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313840774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.353      2.353  R                    clock network delay " "     2.353      2.353  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313840774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.353      0.000     uTco              main:main_inst\|main_1_73_reg_stage1\[0\] " "     2.353      0.000     uTco              main:main_inst\|main_1_73_reg_stage1\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313840774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.353      0.000 RR  CELL  High Speed  main_inst\|main_1_73_reg_stage1\[0\]\|q " "     2.353      0.000 RR  CELL  High Speed  main_inst\|main_1_73_reg_stage1\[0\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313840774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.605      0.252 RR    IC  High Speed  main_inst\|Add101~1\|datab " "     2.605      0.252 RR    IC  High Speed  main_inst\|Add101~1\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313840774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.798      0.193 RR  CELL  High Speed  main_inst\|Add101~1\|shareout " "     2.798      0.193 RR  CELL  High Speed  main_inst\|Add101~1\|shareout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313840774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.798      0.000 RR    IC  High Speed  main_inst\|Add101~5\|sharein " "     2.798      0.000 RR    IC  High Speed  main_inst\|Add101~5\|sharein" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313840774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.030      0.232 RR  CELL  High Speed  main_inst\|Add101~5\|cout " "     3.030      0.232 RR  CELL  High Speed  main_inst\|Add101~5\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313840774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.030      0.000 RR    IC  High Speed  main_inst\|Add101~9\|cin " "     3.030      0.000 RR    IC  High Speed  main_inst\|Add101~9\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313840774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.054      0.024 RR  CELL  High Speed  main_inst\|Add101~9\|cout " "     3.054      0.024 RR  CELL  High Speed  main_inst\|Add101~9\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313840774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.054      0.000 RR    IC  High Speed  main_inst\|Add101~13\|cin " "     3.054      0.000 RR    IC  High Speed  main_inst\|Add101~13\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313840774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.054      0.000 RR  CELL  High Speed  main_inst\|Add101~13\|cout " "     3.054      0.000 RR  CELL  High Speed  main_inst\|Add101~13\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313840774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.054      0.000 RR    IC  High Speed  main_inst\|Add101~17\|cin " "     3.054      0.000 RR    IC  High Speed  main_inst\|Add101~17\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313840774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.078      0.024 RR  CELL  High Speed  main_inst\|Add101~17\|cout " "     3.078      0.024 RR  CELL  High Speed  main_inst\|Add101~17\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313840774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.078      0.000 RR    IC  High Speed  main_inst\|Add101~21\|cin " "     3.078      0.000 RR    IC  High Speed  main_inst\|Add101~21\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313840774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.078      0.000 RR  CELL  High Speed  main_inst\|Add101~21\|cout " "     3.078      0.000 RR  CELL  High Speed  main_inst\|Add101~21\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313840774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.078      0.000 RR    IC  High Speed  main_inst\|Add101~25\|cin " "     3.078      0.000 RR    IC  High Speed  main_inst\|Add101~25\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313840774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.102      0.024 RR  CELL  High Speed  main_inst\|Add101~25\|cout " "     3.102      0.024 RR  CELL  High Speed  main_inst\|Add101~25\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313840774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.102      0.000 RR    IC  High Speed  main_inst\|Add101~29\|cin " "     3.102      0.000 RR    IC  High Speed  main_inst\|Add101~29\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313840774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.102      0.000 RR  CELL  High Speed  main_inst\|Add101~29\|cout " "     3.102      0.000 RR  CELL  High Speed  main_inst\|Add101~29\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313840774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.102      0.000 RR    IC  High Speed  main_inst\|Add101~33\|cin " "     3.102      0.000 RR    IC  High Speed  main_inst\|Add101~33\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313840774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.125      0.023 RR  CELL  High Speed  main_inst\|Add101~33\|cout " "     3.125      0.023 RR  CELL  High Speed  main_inst\|Add101~33\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313840774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.125      0.000 RR    IC  High Speed  main_inst\|Add101~37\|cin " "     3.125      0.000 RR    IC  High Speed  main_inst\|Add101~37\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313840774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.125      0.000 RR  CELL  High Speed  main_inst\|Add101~37\|cout " "     3.125      0.000 RR  CELL  High Speed  main_inst\|Add101~37\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313840774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.125      0.000 RR    IC  High Speed  main_inst\|Add101~41\|cin " "     3.125      0.000 RR    IC  High Speed  main_inst\|Add101~41\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313840774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.176      0.051 RR  CELL  High Speed  main_inst\|Add101~41\|cout " "     3.176      0.051 RR  CELL  High Speed  main_inst\|Add101~41\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313840774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.176      0.000 RR    IC  High Speed  main_inst\|Add101~45\|cin " "     3.176      0.000 RR    IC  High Speed  main_inst\|Add101~45\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313840774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.176      0.000 RR  CELL  High Speed  main_inst\|Add101~45\|cout " "     3.176      0.000 RR  CELL  High Speed  main_inst\|Add101~45\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313840774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.176      0.000 RR    IC  High Speed  main_inst\|Add101~49\|cin " "     3.176      0.000 RR    IC  High Speed  main_inst\|Add101~49\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313840774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.200      0.024 RR  CELL  High Speed  main_inst\|Add101~49\|cout " "     3.200      0.024 RR  CELL  High Speed  main_inst\|Add101~49\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313840774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.200      0.000 RR    IC  High Speed  main_inst\|Add101~53\|cin " "     3.200      0.000 RR    IC  High Speed  main_inst\|Add101~53\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313840774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.200      0.000 RR  CELL  High Speed  main_inst\|Add101~53\|cout " "     3.200      0.000 RR  CELL  High Speed  main_inst\|Add101~53\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313840774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.200      0.000 RR    IC  High Speed  main_inst\|Add101~57\|cin " "     3.200      0.000 RR    IC  High Speed  main_inst\|Add101~57\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313840774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.224      0.024 RR  CELL  High Speed  main_inst\|Add101~57\|cout " "     3.224      0.024 RR  CELL  High Speed  main_inst\|Add101~57\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313840774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.224      0.000 RR    IC  High Speed  main_inst\|Add101~61\|cin " "     3.224      0.000 RR    IC  High Speed  main_inst\|Add101~61\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313840774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.224      0.000 RR  CELL  High Speed  main_inst\|Add101~61\|cout " "     3.224      0.000 RR  CELL  High Speed  main_inst\|Add101~61\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313840774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.224      0.000 RR    IC  High Speed  main_inst\|Add101~65\|cin " "     3.224      0.000 RR    IC  High Speed  main_inst\|Add101~65\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313840774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.248      0.024 RR  CELL  High Speed  main_inst\|Add101~65\|cout " "     3.248      0.024 RR  CELL  High Speed  main_inst\|Add101~65\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313840774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.248      0.000 RR    IC  High Speed  main_inst\|Add101~69\|cin " "     3.248      0.000 RR    IC  High Speed  main_inst\|Add101~69\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313840774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.248      0.000 RR  CELL  High Speed  main_inst\|Add101~69\|cout " "     3.248      0.000 RR  CELL  High Speed  main_inst\|Add101~69\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313840774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.248      0.000 RR    IC  High Speed  main_inst\|Add101~73\|cin " "     3.248      0.000 RR    IC  High Speed  main_inst\|Add101~73\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313840774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.278      0.030 RR  CELL  High Speed  main_inst\|Add101~73\|cout " "     3.278      0.030 RR  CELL  High Speed  main_inst\|Add101~73\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313840774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.278      0.000 RR    IC  High Speed  main_inst\|Add101~77\|cin " "     3.278      0.000 RR    IC  High Speed  main_inst\|Add101~77\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313840774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.380      0.102 RF  CELL  High Speed  main_inst\|Add101~77\|sumout " "     3.380      0.102 RF  CELL  High Speed  main_inst\|Add101~77\|sumout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313840774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.055      0.675 FF    IC  High Speed  main_inst\|Add106~77\|dataa " "     4.055      0.675 FF    IC  High Speed  main_inst\|Add106~77\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313840774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.528      0.473 FR  CELL  High Speed  main_inst\|Add106~77\|cout " "     4.528      0.473 FR  CELL  High Speed  main_inst\|Add106~77\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313840774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.528      0.000 RR    IC  High Speed  main_inst\|Add106~81\|cin " "     4.528      0.000 RR    IC  High Speed  main_inst\|Add106~81\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313840774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.579      0.051 RR  CELL  High Speed  main_inst\|Add106~81\|cout " "     4.579      0.051 RR  CELL  High Speed  main_inst\|Add106~81\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313840774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.579      0.000 RR    IC  High Speed  main_inst\|Add106~85\|cin " "     4.579      0.000 RR    IC  High Speed  main_inst\|Add106~85\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313840774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.579      0.000 RR  CELL  High Speed  main_inst\|Add106~85\|cout " "     4.579      0.000 RR  CELL  High Speed  main_inst\|Add106~85\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313840774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.579      0.000 RR    IC  High Speed  main_inst\|Add106~89\|cin " "     4.579      0.000 RR    IC  High Speed  main_inst\|Add106~89\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313840774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.603      0.024 RR  CELL  High Speed  main_inst\|Add106~89\|cout " "     4.603      0.024 RR  CELL  High Speed  main_inst\|Add106~89\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313840774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.603      0.000 RR    IC  High Speed  main_inst\|Add106~93\|cin " "     4.603      0.000 RR    IC  High Speed  main_inst\|Add106~93\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313840774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.603      0.000 RR  CELL  High Speed  main_inst\|Add106~93\|cout " "     4.603      0.000 RR  CELL  High Speed  main_inst\|Add106~93\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313840774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.603      0.000 RR    IC  High Speed  main_inst\|Add106~97\|cin " "     4.603      0.000 RR    IC  High Speed  main_inst\|Add106~97\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313840774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.627      0.024 RR  CELL  High Speed  main_inst\|Add106~97\|cout " "     4.627      0.024 RR  CELL  High Speed  main_inst\|Add106~97\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313840774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.627      0.000 RR    IC  High Speed  main_inst\|Add106~101\|cin " "     4.627      0.000 RR    IC  High Speed  main_inst\|Add106~101\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313840774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.729      0.102 RF  CELL  High Speed  main_inst\|Add106~101\|sumout " "     4.729      0.102 RF  CELL  High Speed  main_inst\|Add106~101\|sumout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313840774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.319      0.590 FF    IC  High Speed  main_inst\|Add102~101\|datad " "     5.319      0.590 FF    IC  High Speed  main_inst\|Add102~101\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313840774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.582      0.263 FF  CELL  High Speed  main_inst\|Add102~101\|cout " "     5.582      0.263 FF  CELL  High Speed  main_inst\|Add102~101\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313840774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.582      0.000 FF    IC  High Speed  main_inst\|Add102~105\|cin " "     5.582      0.000 FF    IC  High Speed  main_inst\|Add102~105\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313840774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.679      0.097 FF  CELL  High Speed  main_inst\|Add102~105\|sumout " "     5.679      0.097 FF  CELL  High Speed  main_inst\|Add102~105\|sumout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313840774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.348      0.669 FF    IC  High Speed  main_inst\|Add111~105\|datad " "     6.348      0.669 FF    IC  High Speed  main_inst\|Add111~105\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313840774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.690      0.342 FR  CELL  High Speed  main_inst\|Add111~105\|cout " "     6.690      0.342 FR  CELL  High Speed  main_inst\|Add111~105\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313840774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.690      0.000 RR    IC  High Speed  main_inst\|Add111~109\|cin " "     6.690      0.000 RR    IC  High Speed  main_inst\|Add111~109\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313840774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.792      0.102 RR  CELL  High Speed  main_inst\|Add111~109\|sumout " "     6.792      0.102 RR  CELL  High Speed  main_inst\|Add111~109\|sumout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313840774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.040      0.248 RR    IC  High Speed  main_inst\|Add116~109\|datad " "     7.040      0.248 RR    IC  High Speed  main_inst\|Add116~109\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313840774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.396      0.356 RR  CELL  High Speed  main_inst\|Add116~109\|cout " "     7.396      0.356 RR  CELL  High Speed  main_inst\|Add116~109\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313840774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.396      0.000 RR    IC  High Speed  main_inst\|Add116~113\|cin " "     7.396      0.000 RR    IC  High Speed  main_inst\|Add116~113\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313840774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.426      0.030 RR  CELL  High Speed  main_inst\|Add116~113\|cout " "     7.426      0.030 RR  CELL  High Speed  main_inst\|Add116~113\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313840774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.426      0.000 RR    IC  High Speed  main_inst\|Add116~117\|cin " "     7.426      0.000 RR    IC  High Speed  main_inst\|Add116~117\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313840774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.426      0.000 RR  CELL  High Speed  main_inst\|Add116~117\|cout " "     7.426      0.000 RR  CELL  High Speed  main_inst\|Add116~117\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313840774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.426      0.000 RR    IC  High Speed  main_inst\|Add116~121\|cin " "     7.426      0.000 RR    IC  High Speed  main_inst\|Add116~121\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313840774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.487      0.061 RR  CELL  High Speed  main_inst\|Add116~121\|cout " "     7.487      0.061 RR  CELL  High Speed  main_inst\|Add116~121\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313840774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.487      0.000 RR    IC  High Speed  main_inst\|Add116~125\|cin " "     7.487      0.000 RR    IC  High Speed  main_inst\|Add116~125\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313840774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.589      0.102 RR  CELL  High Speed  main_inst\|Add116~125\|sumout " "     7.589      0.102 RR  CELL  High Speed  main_inst\|Add116~125\|sumout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313840774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.589      0.000 RR    IC  High Speed  main_inst\|main_1_108_reg_stage1\[31\]\|d " "     7.589      0.000 RR    IC  High Speed  main_inst\|main_1_108_reg_stage1\[31\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313840774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.721      0.132 RR  CELL  High Speed  main:main_inst\|main_1_108_reg_stage1\[31\] " "     7.721      0.132 RR  CELL  High Speed  main:main_inst\|main_1_108_reg_stage1\[31\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313840774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313840774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313840774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313840774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313840774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313840774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.000      2.000                       latch edge time " "     2.000      2.000                       latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313840774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.906      2.906  R                    clock network delay " "     4.906      2.906  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313840774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.978      0.072                       clock pessimism removed " "     4.978      0.072                       clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313840774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.948     -0.030                       clock uncertainty " "     4.948     -0.030                       clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313840774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.123      0.175     uTsu              main:main_inst\|main_1_108_reg_stage1\[31\] " "     5.123      0.175     uTsu              main:main_inst\|main_1_108_reg_stage1\[31\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313840774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313840774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     7.721 " "Data Arrival Time  :     7.721" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313840774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     5.123 " "Data Required Time :     5.123" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313840774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -2.598 (VIOLATED) " "Slack              :    -2.598 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313840774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313840774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313840774 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528313840774 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.105 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.105" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clk\}\] " "-to_clock \[get_clocks \{clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313840838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313840838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313840838 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528313840838 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.105  " "Path #1: Hold slack is 0.105 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313840838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : main:main_inst\|loop_1_valid_bit_74 " "From Node    : main:main_inst\|loop_1_valid_bit_74" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313840838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : main:main_inst\|loop_1_valid_bit_75 " "To Node      : main:main_inst\|loop_1_valid_bit_75" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313840838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clk " "Launch Clock : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313840838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clk " "Latch Clock  : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313840838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313840838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313840838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313840838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313840838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313840838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000                       launch edge time " "     0.000      0.000                       launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313840838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.312      2.312  R                    clock network delay " "     2.312      2.312  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313840838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.312      0.000     uTco              main:main_inst\|loop_1_valid_bit_74 " "     2.312      0.000     uTco              main:main_inst\|loop_1_valid_bit_74" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313840838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.312      0.000 FF  CELL  High Speed  main_inst\|loop_1_valid_bit_74\|q " "     2.312      0.000 FF  CELL  High Speed  main_inst\|loop_1_valid_bit_74\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313840838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.737      0.425 FF    IC  High Speed  main_inst\|loop_1_valid_bit_75~0\|dataf " "     2.737      0.425 FF    IC  High Speed  main_inst\|loop_1_valid_bit_75~0\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313840838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.768      0.031 FF  CELL  High Speed  main_inst\|loop_1_valid_bit_75~0\|combout " "     2.768      0.031 FF  CELL  High Speed  main_inst\|loop_1_valid_bit_75~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313840838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.768      0.000 FF    IC  High Speed  main_inst\|loop_1_valid_bit_75\|d " "     2.768      0.000 FF    IC  High Speed  main_inst\|loop_1_valid_bit_75\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313840838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.861      0.093 FF  CELL  High Speed  main:main_inst\|loop_1_valid_bit_75 " "     2.861      0.093 FF  CELL  High Speed  main:main_inst\|loop_1_valid_bit_75" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313840838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313840838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313840838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313840838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313840838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313840838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000                       latch edge time " "     0.000      0.000                       latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313840838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.601      2.601  R                    clock network delay " "     2.601      2.601  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313840838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.756      0.155      uTh              main:main_inst\|loop_1_valid_bit_75 " "     2.756      0.155      uTh              main:main_inst\|loop_1_valid_bit_75" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313840838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313840838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.861 " "Data Arrival Time  :     2.861" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313840838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.756 " "Data Required Time :     2.756" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313840838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.105  " "Slack              :     0.105 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313840838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313840838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313840838 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528313840838 ""}
{ "Info" "0" "" "Analyzing Fast 900mV 85C Model" {  } {  } 0 0 "Analyzing Fast 900mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1528313840840 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528313841026 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528313843168 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528313843789 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1528313843881 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528313843881 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.344 " "Worst-case setup slack is -1.344" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528313843882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528313843882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.344           -1751.190 clk  " "   -1.344           -1751.190 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528313843882 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528313843882 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.021 " "Worst-case hold slack is 0.021" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528313843957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528313843957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.021               0.000 clk  " "    0.021               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528313843957 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528313843957 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528313843958 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528313843959 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.074 " "Worst-case minimum pulse width slack is -0.074" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528313843964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528313843964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.074             -31.498 clk  " "   -0.074             -31.498 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528313843964 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528313843964 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -1.344 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -1.344" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clk\}\] " "-to_clock \[get_clocks \{clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313844094 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313844094 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313844094 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528313844094 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -1.344 (VIOLATED) " "Path #1: Setup slack is -1.344 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313844095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : main:main_inst\|loop_1_valid_bit_107 " "From Node    : main:main_inst\|loop_1_valid_bit_107" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313844095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : memory_controller:memory_controller_inst\|ram_dual_port:ii\|altsyncram:ram_rtl_0\|altsyncram_su22:auto_generated\|ram_block1a20~porta_address_reg6 " "To Node      : memory_controller:memory_controller_inst\|ram_dual_port:ii\|altsyncram:ram_rtl_0\|altsyncram_su22:auto_generated\|ram_block1a20~porta_address_reg6" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313844095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clk " "Launch Clock : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313844095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clk " "Latch Clock  : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313844095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313844095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313844095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313844095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313844095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313844095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000                       launch edge time " "     0.000      0.000                       launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313844095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.544      1.544  R                    clock network delay " "     1.544      1.544  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313844095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.544      0.000     uTco              main:main_inst\|loop_1_valid_bit_107 " "     1.544      0.000     uTco              main:main_inst\|loop_1_valid_bit_107" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313844095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.544      0.000 RR  CELL  High Speed  main_inst\|loop_1_valid_bit_107\|q " "     1.544      0.000 RR  CELL  High Speed  main_inst\|loop_1_valid_bit_107\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313844095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.865      0.321 RR    IC  High Speed  main_inst\|memory_controller_write_enable_a~2\|datac " "     1.865      0.321 RR    IC  High Speed  main_inst\|memory_controller_write_enable_a~2\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313844095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.949      0.084 RF  CELL  High Speed  main_inst\|memory_controller_write_enable_a~2\|combout " "     1.949      0.084 RF  CELL  High Speed  main_inst\|memory_controller_write_enable_a~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313844095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.278      0.329 FF    IC  High Speed  main_inst\|memory_controller_address_a\[5\]~174\|datad " "     2.278      0.329 FF    IC  High Speed  main_inst\|memory_controller_address_a\[5\]~174\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313844095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.348      0.070 FF  CELL  High Speed  main_inst\|memory_controller_address_a\[5\]~174\|combout " "     2.348      0.070 FF  CELL  High Speed  main_inst\|memory_controller_address_a\[5\]~174\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313844095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.768      0.420 FF    IC  High Speed  main_inst\|memory_controller_address_a\[5\]~228\|datac " "     2.768      0.420 FF    IC  High Speed  main_inst\|memory_controller_address_a\[5\]~228\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313844095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.842      0.074 FR  CELL  High Speed  main_inst\|memory_controller_address_a\[5\]~228\|combout " "     2.842      0.074 FR  CELL  High Speed  main_inst\|memory_controller_address_a\[5\]~228\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313844095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.956      0.114 RR    IC  High Speed  main_inst\|memory_controller_address_a\[5\]~230\|datae " "     2.956      0.114 RR    IC  High Speed  main_inst\|memory_controller_address_a\[5\]~230\|datae" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313844095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.011      0.055 RR  CELL  High Speed  main_inst\|memory_controller_address_a\[5\]~230\|combout " "     3.011      0.055 RR  CELL  High Speed  main_inst\|memory_controller_address_a\[5\]~230\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313844095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.319      0.308 RR    IC  High Speed  main_inst\|memory_controller_address_a\[8\]~254\|datac " "     3.319      0.308 RR    IC  High Speed  main_inst\|memory_controller_address_a\[8\]~254\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313844095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.401      0.082 RF  CELL  High Speed  main_inst\|memory_controller_address_a\[8\]~254\|combout " "     3.401      0.082 RF  CELL  High Speed  main_inst\|memory_controller_address_a\[8\]~254\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313844095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.491      0.090 FF    IC  High Speed  main_inst\|memory_controller_address_a\[8\]~255\|datac " "     3.491      0.090 FF    IC  High Speed  main_inst\|memory_controller_address_a\[8\]~255\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313844095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.593      0.102 FR  CELL  High Speed  main_inst\|memory_controller_address_a\[8\]~255\|combout " "     3.593      0.102 FR  CELL  High Speed  main_inst\|memory_controller_address_a\[8\]~255\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313844095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.964      0.371 RR    IC  High Speed  memory_controller_inst\|ii_address_a\[6\]\|datad " "     3.964      0.371 RR    IC  High Speed  memory_controller_inst\|ii_address_a\[6\]\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313844095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.049      0.085 RF  CELL  High Speed  memory_controller_inst\|ii_address_a\[6\]\|combout " "     4.049      0.085 RF  CELL  High Speed  memory_controller_inst\|ii_address_a\[6\]\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313844095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.780      0.731 FF    IC  High Speed  memory_controller_inst\|ii\|ram_rtl_0\|auto_generated\|ram_block1a20\|portaaddr\[6\] " "     4.780      0.731 FF    IC  High Speed  memory_controller_inst\|ii\|ram_rtl_0\|auto_generated\|ram_block1a20\|portaaddr\[6\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313844095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.853      0.073 FF  CELL  High Speed  memory_controller:memory_controller_inst\|ram_dual_port:ii\|altsyncram:ram_rtl_0\|altsyncram_su22:auto_generated\|ram_block1a20~porta_address_reg6 " "     4.853      0.073 FF  CELL  High Speed  memory_controller:memory_controller_inst\|ram_dual_port:ii\|altsyncram:ram_rtl_0\|altsyncram_su22:auto_generated\|ram_block1a20~porta_address_reg6" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313844095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313844095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313844095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313844095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313844095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313844095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.000      2.000                       latch edge time " "     2.000      2.000                       latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313844095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.539      1.539  R                    clock network delay " "     3.539      1.539  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313844095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.509     -0.030                       clock uncertainty " "     3.509     -0.030                       clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313844095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.509      0.000     uTsu              memory_controller:memory_controller_inst\|ram_dual_port:ii\|altsyncram:ram_rtl_0\|altsyncram_su22:auto_generated\|ram_block1a20~porta_address_reg6 " "     3.509      0.000     uTsu              memory_controller:memory_controller_inst\|ram_dual_port:ii\|altsyncram:ram_rtl_0\|altsyncram_su22:auto_generated\|ram_block1a20~porta_address_reg6" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313844095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313844095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.853 " "Data Arrival Time  :     4.853" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313844095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.509 " "Data Required Time :     3.509" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313844095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -1.344 (VIOLATED) " "Slack              :    -1.344 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313844095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313844095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313844095 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528313844095 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.021 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.021" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clk\}\] " "-to_clock \[get_clocks \{clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313844167 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313844167 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313844167 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528313844167 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.021  " "Path #1: Hold slack is 0.021 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313844167 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : main:main_inst\|main_1_27_reg_stage0\[12\] " "From Node    : main:main_inst\|main_1_27_reg_stage0\[12\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313844167 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : main:main_inst\|main_1_27_reg_stage1\[12\] " "To Node      : main:main_inst\|main_1_27_reg_stage1\[12\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313844167 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clk " "Launch Clock : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313844167 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clk " "Latch Clock  : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313844167 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313844167 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313844167 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313844167 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313844167 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313844167 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000                       launch edge time " "     0.000      0.000                       launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313844167 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.550      1.550  R                    clock network delay " "     1.550      1.550  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313844167 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.550      0.000     uTco              main:main_inst\|main_1_27_reg_stage0\[12\] " "     1.550      0.000     uTco              main:main_inst\|main_1_27_reg_stage0\[12\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313844167 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.550      0.000 FF  CELL  High Speed  main_inst\|main_1_27_reg_stage0\[12\]\|q " "     1.550      0.000 FF  CELL  High Speed  main_inst\|main_1_27_reg_stage0\[12\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313844167 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.629      0.079 FF    IC  High Speed  main_inst\|main_1_27_reg_stage1\[12\]\|asdata " "     1.629      0.079 FF    IC  High Speed  main_inst\|main_1_27_reg_stage1\[12\]\|asdata" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313844167 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.739      0.110 FF  CELL  High Speed  main:main_inst\|main_1_27_reg_stage1\[12\] " "     1.739      0.110 FF  CELL  High Speed  main:main_inst\|main_1_27_reg_stage1\[12\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313844167 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313844167 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313844167 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313844167 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313844167 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313844167 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000                       latch edge time " "     0.000      0.000                       latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313844167 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.637      1.637  R                    clock network delay " "     1.637      1.637  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313844167 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.718      0.081      uTh              main:main_inst\|main_1_27_reg_stage1\[12\] " "     1.718      0.081      uTh              main:main_inst\|main_1_27_reg_stage1\[12\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313844167 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313844167 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.739 " "Data Arrival Time  :     1.739" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313844167 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.718 " "Data Required Time :     1.718" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313844167 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.021  " "Slack              :     0.021 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313844167 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313844167 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313844167 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528313844167 ""}
{ "Info" "0" "" "Analyzing Fast 900mV 0C Model" {  } {  } 0 0 "Analyzing Fast 900mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1528313844168 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528313844798 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1528313844881 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528313844881 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.077 " "Worst-case setup slack is -1.077" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528313844882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528313844882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.077           -1230.252 clk  " "   -1.077           -1230.252 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528313844882 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528313844882 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.029 " "Worst-case hold slack is 0.029" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528313844960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528313844960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.029               0.000 clk  " "    0.029               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528313844960 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528313844960 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528313844961 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528313844962 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.078 " "Worst-case minimum pulse width slack is -0.078" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528313844968 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528313844968 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.078             -40.798 clk  " "   -0.078             -40.798 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528313844968 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528313844968 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -1.077 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -1.077" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clk\}\] " "-to_clock \[get_clocks \{clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313845095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313845095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313845095 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528313845095 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -1.077 (VIOLATED) " "Path #1: Setup slack is -1.077 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313845095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : main:main_inst\|loop_1_valid_bit_107 " "From Node    : main:main_inst\|loop_1_valid_bit_107" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313845095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : memory_controller:memory_controller_inst\|ram_dual_port:ii\|altsyncram:ram_rtl_0\|altsyncram_su22:auto_generated\|ram_block1a20~porta_address_reg6 " "To Node      : memory_controller:memory_controller_inst\|ram_dual_port:ii\|altsyncram:ram_rtl_0\|altsyncram_su22:auto_generated\|ram_block1a20~porta_address_reg6" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313845095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clk " "Launch Clock : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313845095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clk " "Latch Clock  : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313845095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313845095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313845095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313845095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313845095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313845095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000                       launch edge time " "     0.000      0.000                       launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313845095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.459      1.459  R                    clock network delay " "     1.459      1.459  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313845095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.459      0.000     uTco              main:main_inst\|loop_1_valid_bit_107 " "     1.459      0.000     uTco              main:main_inst\|loop_1_valid_bit_107" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313845095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.459      0.000 RR  CELL  High Speed  main_inst\|loop_1_valid_bit_107\|q " "     1.459      0.000 RR  CELL  High Speed  main_inst\|loop_1_valid_bit_107\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313845095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.747      0.288 RR    IC  High Speed  main_inst\|memory_controller_write_enable_a~2\|datac " "     1.747      0.288 RR    IC  High Speed  main_inst\|memory_controller_write_enable_a~2\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313845095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.828      0.081 RF  CELL  High Speed  main_inst\|memory_controller_write_enable_a~2\|combout " "     1.828      0.081 RF  CELL  High Speed  main_inst\|memory_controller_write_enable_a~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313845095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.135      0.307 FF    IC  High Speed  main_inst\|memory_controller_address_a\[5\]~174\|datad " "     2.135      0.307 FF    IC  High Speed  main_inst\|memory_controller_address_a\[5\]~174\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313845095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.201      0.066 FF  CELL  High Speed  main_inst\|memory_controller_address_a\[5\]~174\|combout " "     2.201      0.066 FF  CELL  High Speed  main_inst\|memory_controller_address_a\[5\]~174\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313845095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.596      0.395 FF    IC  High Speed  main_inst\|memory_controller_address_a\[5\]~228\|datac " "     2.596      0.395 FF    IC  High Speed  main_inst\|memory_controller_address_a\[5\]~228\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313845095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.668      0.072 FR  CELL  High Speed  main_inst\|memory_controller_address_a\[5\]~228\|combout " "     2.668      0.072 FR  CELL  High Speed  main_inst\|memory_controller_address_a\[5\]~228\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313845095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.765      0.097 RR    IC  High Speed  main_inst\|memory_controller_address_a\[5\]~230\|datae " "     2.765      0.097 RR    IC  High Speed  main_inst\|memory_controller_address_a\[5\]~230\|datae" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313845095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.818      0.053 RR  CELL  High Speed  main_inst\|memory_controller_address_a\[5\]~230\|combout " "     2.818      0.053 RR  CELL  High Speed  main_inst\|memory_controller_address_a\[5\]~230\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313845095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.090      0.272 RR    IC  High Speed  main_inst\|memory_controller_address_a\[8\]~254\|datac " "     3.090      0.272 RR    IC  High Speed  main_inst\|memory_controller_address_a\[8\]~254\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313845095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.169      0.079 RF  CELL  High Speed  main_inst\|memory_controller_address_a\[8\]~254\|combout " "     3.169      0.079 RF  CELL  High Speed  main_inst\|memory_controller_address_a\[8\]~254\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313845095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.250      0.081 FF    IC  High Speed  main_inst\|memory_controller_address_a\[8\]~255\|datac " "     3.250      0.081 FF    IC  High Speed  main_inst\|memory_controller_address_a\[8\]~255\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313845095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.349      0.099 FR  CELL  High Speed  main_inst\|memory_controller_address_a\[8\]~255\|combout " "     3.349      0.099 FR  CELL  High Speed  main_inst\|memory_controller_address_a\[8\]~255\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313845095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.678      0.329 RR    IC  High Speed  memory_controller_inst\|ii_address_a\[6\]\|datad " "     3.678      0.329 RR    IC  High Speed  memory_controller_inst\|ii_address_a\[6\]\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313845095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.759      0.081 RF  CELL  High Speed  memory_controller_inst\|ii_address_a\[6\]\|combout " "     3.759      0.081 RF  CELL  High Speed  memory_controller_inst\|ii_address_a\[6\]\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313845095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.440      0.681 FF    IC  High Speed  memory_controller_inst\|ii\|ram_rtl_0\|auto_generated\|ram_block1a20\|portaaddr\[6\] " "     4.440      0.681 FF    IC  High Speed  memory_controller_inst\|ii\|ram_rtl_0\|auto_generated\|ram_block1a20\|portaaddr\[6\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313845095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.512      0.072 FF  CELL  High Speed  memory_controller:memory_controller_inst\|ram_dual_port:ii\|altsyncram:ram_rtl_0\|altsyncram_su22:auto_generated\|ram_block1a20~porta_address_reg6 " "     4.512      0.072 FF  CELL  High Speed  memory_controller:memory_controller_inst\|ram_dual_port:ii\|altsyncram:ram_rtl_0\|altsyncram_su22:auto_generated\|ram_block1a20~porta_address_reg6" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313845095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313845095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313845095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313845095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313845095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313845095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.000      2.000                       latch edge time " "     2.000      2.000                       latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313845095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.465      1.465  R                    clock network delay " "     3.465      1.465  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313845095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.435     -0.030                       clock uncertainty " "     3.435     -0.030                       clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313845095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.435      0.000     uTsu              memory_controller:memory_controller_inst\|ram_dual_port:ii\|altsyncram:ram_rtl_0\|altsyncram_su22:auto_generated\|ram_block1a20~porta_address_reg6 " "     3.435      0.000     uTsu              memory_controller:memory_controller_inst\|ram_dual_port:ii\|altsyncram:ram_rtl_0\|altsyncram_su22:auto_generated\|ram_block1a20~porta_address_reg6" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313845095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313845095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.512 " "Data Arrival Time  :     4.512" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313845095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.435 " "Data Required Time :     3.435" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313845095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -1.077 (VIOLATED) " "Slack              :    -1.077 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313845095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313845095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313845095 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528313845095 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.029 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.029" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clk\}\] " "-to_clock \[get_clocks \{clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313845163 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313845163 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313845163 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528313845163 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.029  " "Path #1: Hold slack is 0.029 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313845163 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : main:main_inst\|main_1_27_reg_stage0\[12\] " "From Node    : main:main_inst\|main_1_27_reg_stage0\[12\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313845163 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : main:main_inst\|main_1_27_reg_stage1\[12\] " "To Node      : main:main_inst\|main_1_27_reg_stage1\[12\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313845163 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clk " "Launch Clock : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313845163 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clk " "Latch Clock  : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313845163 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313845163 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313845163 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313845163 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313845163 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313845163 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000                       launch edge time " "     0.000      0.000                       launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313845163 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.466      1.466  R                    clock network delay " "     1.466      1.466  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313845163 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.466      0.000     uTco              main:main_inst\|main_1_27_reg_stage0\[12\] " "     1.466      0.000     uTco              main:main_inst\|main_1_27_reg_stage0\[12\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313845163 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.466      0.000 FF  CELL  High Speed  main_inst\|main_1_27_reg_stage0\[12\]\|q " "     1.466      0.000 FF  CELL  High Speed  main_inst\|main_1_27_reg_stage0\[12\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313845163 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.543      0.077 FF    IC  High Speed  main_inst\|main_1_27_reg_stage1\[12\]\|asdata " "     1.543      0.077 FF    IC  High Speed  main_inst\|main_1_27_reg_stage1\[12\]\|asdata" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313845163 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.651      0.108 FF  CELL  High Speed  main:main_inst\|main_1_27_reg_stage1\[12\] " "     1.651      0.108 FF  CELL  High Speed  main:main_inst\|main_1_27_reg_stage1\[12\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313845163 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313845163 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313845163 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313845163 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313845163 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313845163 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000                       latch edge time " "     0.000      0.000                       latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313845163 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.541      1.541  R                    clock network delay " "     1.541      1.541  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313845163 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.622      0.081      uTh              main:main_inst\|main_1_27_reg_stage1\[12\] " "     1.622      0.081      uTh              main:main_inst\|main_1_27_reg_stage1\[12\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313845163 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313845163 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.651 " "Data Arrival Time  :     1.651" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313845163 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.622 " "Data Required Time :     1.622" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313845163 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.029  " "Slack              :     0.029 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313845163 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313845163 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528313845163 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528313845163 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528313846189 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528313846190 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 9 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1702 " "Peak virtual memory: 1702 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1528313846289 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun  6 16:37:26 2018 " "Processing ended: Wed Jun  6 16:37:26 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1528313846289 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1528313846289 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1528313846289 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528313846289 ""}
