0x0000: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x0007: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x000c: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x0012: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0015: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0018: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x001b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x001e: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0021: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0024: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x0027: mov_imm:
	regs[5] = 0xba2bf4c, opcode= 0x06
0x002e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0033: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0037: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x003c: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x003f: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0043: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0048: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x004c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0051: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0054: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x0057: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x005a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x005d: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x0060: mov_imm:
	regs[5] = 0xccd248cd, opcode= 0x06
0x0066: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x006a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x006f: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x0072: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x0078: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x007e: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0082: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0087: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x008a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x008d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x0090: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0093: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0097: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x009c: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x009f: mov_imm:
	regs[5] = 0x4c52c46, opcode= 0x06
0x00a5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x00a8: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x00ac: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x00b1: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x00b4: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x00b7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x00ba: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x00be: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x00c3: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x00c6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x00c9: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x00cc: mov_imm:
	regs[5] = 0xb41919f7, opcode= 0x06
0x00d2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x00d6: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x00db: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x00de: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x00e4: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x00ea: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x00ed: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x00f1: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x00f6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x00fa: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x00ff: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x0102: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0106: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x010b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x010e: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x0111: mov_imm:
	regs[5] = 0x39ea057f, opcode= 0x06
0x0117: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x011b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0120: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x0123: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0127: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x012c: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0130: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0135: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0138: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x013b: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x013e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0142: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0147: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x014a: mov_imm:
	regs[5] = 0xecf71e51, opcode= 0x06
0x0151: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0156: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x015a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x015f: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x0162: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x0168: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x016e: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0171: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0175: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x017a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x017d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x0180: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0184: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0189: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x018c: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x018f: mov_imm:
	regs[5] = 0xccac8e79, opcode= 0x06
0x0195: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0198: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x019b: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x019e: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x01a1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x01a5: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x01aa: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x01ae: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x01b3: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x01b6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x01b9: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x01bc: mov_imm:
	regs[5] = 0xdc2882c6, opcode= 0x06
0x01c2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x01c5: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x01c8: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x01ce: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x01d4: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x01d8: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x01dd: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x01e0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x01e3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x01e6: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x01e9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x01ec: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x01ef: mov_imm:
	regs[5] = 0x7a1561fb, opcode= 0x06
0x01f5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x01f8: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x01fc: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0201: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0204: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0207: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x020b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0210: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x0214: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0219: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x021d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0222: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0226: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x022b: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x022e: mov_imm:
	regs[5] = 0x1c07f139, opcode= 0x06
0x0234: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0237: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x023a: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x0240: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x0246: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0249: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x024d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0252: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0255: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x0258: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x025b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x025e: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x0262: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0267: mov_imm:
	regs[5] = 0xa18290e5, opcode= 0x06
0x026d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0270: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x0273: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0276: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0279: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x027d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0282: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x0285: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0288: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x028b: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x028e: mov_imm:
	regs[5] = 0x36329ca9, opcode= 0x06
0x0294: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0297: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x029a: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x02a0: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x02a6: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x02a9: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x02ac: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x02b0: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x02b5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x02b8: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x02bb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x02be: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x02c1: mov_imm:
	regs[5] = 0xd3fa343f, opcode= 0x06
0x02c7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x02ca: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x02ce: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x02d3: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x02d6: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x02d9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x02dc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x02df: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x02e2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x02e5: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x02e9: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x02ee: mov_imm:
	regs[5] = 0xdc37d90e, opcode= 0x06
0x02f5: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x02fa: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x02fd: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x0301: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0306: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x030c: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x0312: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0315: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0318: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x031b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x031e: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0322: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0327: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x032a: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x032e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0333: mov_imm:
	regs[5] = 0x5bc6771f, opcode= 0x06
0x0339: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x033c: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x033f: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0342: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0345: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0348: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x034b: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x034e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0351: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x0354: mov_imm:
	regs[5] = 0x22916268, opcode= 0x06
0x035a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x035d: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x0361: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0366: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x036c: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x0372: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0375: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0378: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x037b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x037e: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0382: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0387: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x038a: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x038e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0393: mov_imm:
	regs[5] = 0x3f136e5d, opcode= 0x06
0x039a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x039f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x03a2: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x03a5: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x03a9: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x03ae: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x03b1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x03b4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x03b7: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x03ba: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x03bd: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x03c1: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x03c6: mov_imm:
	regs[5] = 0x27133d7e, opcode= 0x06
0x03cc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x03cf: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x03d2: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x03d8: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x03df: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x03e4: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x03e7: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x03eb: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x03f0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x03f3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x03f6: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x03f9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x03fd: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0402: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x0405: mov_imm:
	regs[5] = 0x7765fcf, opcode= 0x06
0x040b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x040e: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x0411: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0414: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0417: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x041a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x041e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0423: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0426: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x042a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x042f: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x0432: mov_imm:
	regs[5] = 0xc05eb056, opcode= 0x06
0x0438: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x043b: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x043e: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x0444: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x044a: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x044d: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0450: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0454: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0459: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x045c: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x045f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0462: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x0465: mov_imm:
	regs[5] = 0x76fff899, opcode= 0x06
0x046b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x046e: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x0471: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0474: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0478: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x047d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0480: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x0484: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0489: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x048d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0492: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0495: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x0498: mov_imm:
	regs[5] = 0xe28dfac9, opcode= 0x06
0x049e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x04a2: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x04a7: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x04ab: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x04b0: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x04b6: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x04bd: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x04c2: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x04c5: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x04c8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x04cb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x04ce: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x04d1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x04d4: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x04d7: mov_imm:
	regs[5] = 0xddb5cb38, opcode= 0x06
0x04dd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x04e0: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x04e3: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x04e7: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x04ec: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x04ef: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x04f2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x04f5: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x04f8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x04fb: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x04fe: mov_imm:
	regs[5] = 0x5fc71114, opcode= 0x06
0x0504: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0508: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x050d: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x0510: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x0516: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x051c: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x051f: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0522: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0525: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x0528: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x052b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x052e: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x0531: mov_imm:
	regs[5] = 0x56691e16, opcode= 0x06
0x0538: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x053d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0541: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0546: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x054a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x054f: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0553: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0558: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x055b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x055e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x0561: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0564: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0567: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x056a: mov_imm:
	regs[5] = 0xd55dbb64, opcode= 0x06
0x0570: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0573: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x0576: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x057c: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x0582: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0586: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x058b: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x058e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0591: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x0594: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0597: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x059a: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x059e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x05a3: mov_imm:
	regs[5] = 0xf1272f85, opcode= 0x06
0x05a9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x05ac: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x05af: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x05b2: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x05b6: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x05bb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x05be: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x05c1: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x05c4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x05c7: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x05cb: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x05d0: mov_imm:
	regs[5] = 0x8095c7b5, opcode= 0x06
0x05d7: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x05dc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x05e0: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x05e5: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x05e8: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x05ef: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x05f4: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x05fb: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0600: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0604: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0609: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x060c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x060f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x0612: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0615: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0618: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x061b: mov_imm:
	regs[5] = 0xa29607f5, opcode= 0x06
0x0621: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0624: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x0628: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x062d: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0630: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0633: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0636: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x0639: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x063c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0640: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0645: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x0648: mov_imm:
	regs[5] = 0xf3583fce, opcode= 0x06
0x064f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0654: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0657: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x065a: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x0660: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x0666: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0669: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x066c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x066f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x0672: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0676: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x067b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x067f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0684: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x0687: mov_imm:
	regs[5] = 0xbc60584a, opcode= 0x06
0x068d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0690: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x0693: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0696: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0699: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x069c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x069f: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x06a2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x06a5: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x06a8: mov_imm:
	regs[5] = 0xfec394a1, opcode= 0x06
0x06af: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x06b4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x06b7: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x06ba: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x06c1: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x06c6: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x06cc: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x06cf: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x06d2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x06d5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x06d8: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x06db: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x06de: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x06e1: mov_imm:
	regs[5] = 0xb40ddd6, opcode= 0x06
0x06e7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x06ea: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x06ed: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x06f0: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x06f4: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x06f9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x06fd: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0702: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x0705: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0708: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x070b: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x070e: mov_imm:
	regs[5] = 0xc24380d8, opcode= 0x06
0x0714: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0717: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x071a: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x0720: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x0726: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0729: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x072c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x072f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x0732: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0735: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0738: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x073c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0741: mov_imm:
	regs[5] = 0x2ee78ae1, opcode= 0x06
0x0747: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x074a: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x074d: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0750: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0753: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0756: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x0759: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x075c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x075f: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x0763: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0768: mov_imm:
	regs[5] = 0x92f4c8c0, opcode= 0x06
0x076e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0772: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0777: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x077a: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x0780: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x0786: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0789: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x078c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x078f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x0792: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0795: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0798: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x079b: mov_imm:
	regs[5] = 0xb97f5b70, opcode= 0x06
0x07a1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x07a4: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x07a7: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x07aa: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x07ae: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x07b3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x07b6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x07b9: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x07bc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x07bf: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x07c2: mov_imm:
	regs[5] = 0xb5f28c7c, opcode= 0x06
0x07c9: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x07ce: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x07d2: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x07d7: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x07da: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x07e0: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x07e6: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x07e9: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x07ed: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x07f2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x07f5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x07f8: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x07fb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x07fe: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x0801: mov_imm:
	regs[5] = 0x3c0d6d29, opcode= 0x06
0x0807: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x080a: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x080d: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0811: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0816: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0819: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x081d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0822: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x0825: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0828: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x082b: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x082e: mov_imm:
	regs[5] = 0x12f8b2c8, opcode= 0x06
0x0834: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0837: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x083a: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x0841: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0846: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x084c: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x084f: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0853: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0858: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x085b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x085e: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0861: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0864: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x0868: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x086d: mov_imm:
	regs[5] = 0x34920524, opcode= 0x06
0x0874: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0879: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x087d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0882: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x0885: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0888: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x088b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x088f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0894: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x0897: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x089a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x089d: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x08a0: mov_imm:
	regs[5] = 0x2521a2e6, opcode= 0x06
0x08a6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x08a9: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x08ac: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x08b2: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x08b9: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x08be: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x08c1: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x08c4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x08c8: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x08cd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x08d0: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x08d4: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x08d9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x08dd: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x08e2: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x08e6: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x08eb: mov_imm:
	regs[5] = 0xbc854453, opcode= 0x06
0x08f1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x08f4: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x08f8: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x08fd: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0900: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0904: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0909: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x090c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x090f: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0912: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0915: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x0918: mov_imm:
	regs[5] = 0x9851a343, opcode= 0x06
0x091e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0921: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x0924: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x092b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0930: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x0936: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0939: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x093d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0942: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0945: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x0948: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x094b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x094e: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x0951: mov_imm:
	regs[5] = 0x7e4ecdc2, opcode= 0x06
0x0958: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x095d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0961: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0966: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x0969: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x096c: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x096f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0972: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x0976: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x097b: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x097e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0981: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x0985: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x098a: mov_imm:
	regs[5] = 0x4e0c1ddf, opcode= 0x06
0x0991: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0996: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x099a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x099f: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x09a3: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x09a8: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x09ae: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x09b5: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x09ba: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x09be: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x09c3: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x09c6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x09c9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x09cc: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x09cf: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x09d2: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x09d6: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x09db: mov_imm:
	regs[5] = 0xbe58f6e9, opcode= 0x06
0x09e1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x09e4: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x09e8: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x09ed: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x09f0: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x09f4: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x09f9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x09fc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x09ff: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0a02: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0a05: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x0a08: mov_imm:
	regs[5] = 0x8ae65c14, opcode= 0x06
0x0a0e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0a11: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x0a15: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0a1a: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x0a21: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0a26: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x0a2c: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0a2f: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0a32: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0a36: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0a3b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x0a3e: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0a41: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0a44: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x0a47: mov_imm:
	regs[5] = 0xa870b91e, opcode= 0x06
0x0a4d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0a50: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x0a54: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0a59: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0a5c: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0a60: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0a65: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0a68: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x0a6b: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0a6e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0a71: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x0a74: mov_imm:
	regs[5] = 0xcb1748f5, opcode= 0x06
0x0a7b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0a80: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0a83: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x0a86: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x0a8d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0a92: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x0a98: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0a9c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0aa1: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0aa5: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0aaa: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0aad: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x0ab1: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0ab6: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0ab9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0abc: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x0abf: mov_imm:
	regs[5] = 0x49a0e5ff, opcode= 0x06
0x0ac5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0ac9: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0ace: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x0ad1: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0ad4: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0ad7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0ada: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x0add: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0ae0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0ae3: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x0ae7: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0aec: mov_imm:
	regs[5] = 0xa6147212, opcode= 0x06
0x0af3: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0af8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0afc: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0b01: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x0b04: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x0b0a: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x0b10: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0b13: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0b16: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0b19: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x0b1c: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0b1f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0b22: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x0b25: mov_imm:
	regs[5] = 0xea167a65, opcode= 0x06
0x0b2c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0b31: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0b35: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0b3a: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x0b3d: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0b41: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0b46: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0b49: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0b4c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x0b4f: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0b53: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0b58: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0b5b: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x0b5e: mov_imm:
	regs[5] = 0x2592e876, opcode= 0x06
0x0b64: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0b67: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x0b6b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0b70: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x0b77: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0b7c: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x0b82: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0b85: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0b88: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0b8b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x0b8f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0b94: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0b97: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0b9a: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x0b9d: mov_imm:
	regs[5] = 0x14988242, opcode= 0x06
0x0ba3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0ba6: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x0ba9: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0bac: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0baf: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0bb2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x0bb5: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0bb8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0bbb: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x0bbe: mov_imm:
	regs[5] = 0xc5f2678e, opcode= 0x06
0x0bc4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0bc7: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x0bca: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x0bd0: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x0bd7: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0bdc: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0bdf: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0be2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0be5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x0be8: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0beb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0bef: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0bf4: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x0bf7: mov_imm:
	regs[5] = 0xe5cb439b, opcode= 0x06
0x0bfe: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0c03: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0c06: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x0c0a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0c0f: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0c12: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0c15: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0c19: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0c1e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x0c21: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0c24: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0c27: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x0c2a: mov_imm:
	regs[5] = 0xcc43a32, opcode= 0x06
0x0c31: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0c36: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0c3a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0c3f: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x0c42: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x0c48: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x0c4e: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0c51: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0c54: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0c57: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x0c5b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0c60: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0c64: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0c69: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0c6c: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x0c6f: mov_imm:
	regs[5] = 0xabc2eda8, opcode= 0x06
0x0c75: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0c78: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x0c7b: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0c7e: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0c82: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0c87: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0c8a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x0c8d: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0c90: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0c93: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x0c96: mov_imm:
	regs[5] = 0x6b869372, opcode= 0x06
0x0c9c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0c9f: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x0ca2: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x0ca9: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0cae: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x0cb4: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0cb8: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0cbd: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0cc0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0cc3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x0cc6: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0cc9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0ccc: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x0ccf: mov_imm:
	regs[5] = 0x33f64b9f, opcode= 0x06
0x0cd5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0cd9: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0cde: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x0ce1: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0ce4: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0ce7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0cea: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x0cee: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0cf3: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0cf6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0cf9: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x0cfd: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0d02: mov_imm:
	regs[5] = 0xe9e10a67, opcode= 0x06
0x0d08: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0d0b: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x0d0e: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x0d14: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x0d1a: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0d1d: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0d20: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0d23: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x0d26: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0d29: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0d2c: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x0d2f: mov_imm:
	regs[5] = 0xfbe3f6, opcode= 0x06
0x0d35: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0d39: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0d3e: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x0d41: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0d44: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0d48: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0d4d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0d50: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x0d53: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0d57: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0d5c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0d5f: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x0d62: mov_imm:
	regs[5] = 0xcf178a9d, opcode= 0x06
0x0d68: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0d6c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0d71: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x0d75: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0d7a: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x0d81: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0d86: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x0d8c: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0d8f: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0d92: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0d95: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x0d98: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0d9c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0da1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0da4: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x0da7: mov_imm:
	regs[5] = 0xe9123ce2, opcode= 0x06
0x0dad: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0db0: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x0db3: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0db6: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0db9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0dbc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x0dbf: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0dc3: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0dc8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0dcc: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0dd1: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x0dd4: mov_imm:
	regs[5] = 0xe07b5105, opcode= 0x06
0x0dda: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0ddd: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x0de1: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0de6: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x0ded: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0df2: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x0df8: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0dfb: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0dfe: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0e01: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x0e04: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0e08: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0e0d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0e11: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0e16: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x0e19: mov_imm:
	regs[5] = 0xfc19552d, opcode= 0x06
0x0e1f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0e23: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0e28: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x0e2b: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0e2e: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0e32: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0e37: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0e3a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x0e3d: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0e40: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0e43: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x0e46: mov_imm:
	regs[5] = 0x24f009e, opcode= 0x06
0x0e4c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0e50: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0e55: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x0e58: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x0e5e: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x0e64: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0e67: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0e6a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0e6d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x0e70: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0e74: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0e79: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0e7c: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x0e7f: mov_imm:
	regs[5] = 0xd961f969, opcode= 0x06
0x0e85: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0e88: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x0e8c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0e91: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0e95: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0e9a: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0e9d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0ea0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x0ea4: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0ea9: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0ead: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0eb2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0eb5: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x0eb8: mov_imm:
	regs[5] = 0x5edd4189, opcode= 0x06
0x0ebe: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0ec1: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x0ec4: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x0eca: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x0ed0: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0ed3: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0ed6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0ed9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x0edc: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0edf: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0ee3: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0ee8: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x0eec: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0ef1: mov_imm:
	regs[5] = 0xcdb38a9d, opcode= 0x06
0x0ef7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0efa: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x0efd: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0f00: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0f03: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0f06: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x0f09: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0f0c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0f10: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0f15: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x0f19: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0f1e: mov_imm:
	regs[5] = 0x26f237cf, opcode= 0x06
0x0f24: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0f27: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x0f2a: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x0f30: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x0f37: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0f3c: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0f3f: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0f43: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0f48: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0f4b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x0f4f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0f54: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0f57: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0f5a: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x0f5d: mov_imm:
	regs[5] = 0x9ce877b9, opcode= 0x06
0x0f64: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0f69: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0f6c: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x0f6f: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0f73: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0f78: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0f7b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0f7e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x0f81: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0f85: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0f8a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0f8d: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x0f90: mov_imm:
	regs[5] = 0xa9824506, opcode= 0x06
0x0f96: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0f9a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0f9f: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x0fa2: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x0fa9: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0fae: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x0fb4: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0fb7: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0fba: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0fbd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x0fc0: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0fc3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0fc6: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x0fca: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0fcf: mov_imm:
	regs[5] = 0x2f4eb33d, opcode= 0x06
0x0fd5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0fd8: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x0fdc: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0fe1: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0fe5: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0fea: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0fed: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0ff1: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0ff6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x0ff9: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0ffc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0fff: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x1002: mov_imm:
	regs[5] = 0x742c6a9e, opcode= 0x06
0x1009: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x100e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1011: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x1014: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x101a: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x1021: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1026: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1029: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x102d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1032: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1036: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x103b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x103f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1044: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1047: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x104a: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x104d: mov_imm:
	regs[5] = 0x3273ccc0, opcode= 0x06
0x1054: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1059: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x105d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1062: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x1065: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1068: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x106b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x106e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1071: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1074: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1077: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x107a: mov_imm:
	regs[5] = 0x74273fc8, opcode= 0x06
0x1080: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1084: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1089: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x108d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1092: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x1099: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x109e: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x10a4: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x10a8: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x10ad: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x10b0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x10b3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x10b6: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x10b9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x10bc: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x10bf: mov_imm:
	regs[5] = 0xcc17705f, opcode= 0x06
0x10c6: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x10cb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x10ce: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x10d2: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x10d7: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x10da: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x10dd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x10e0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x10e3: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x10e6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x10e9: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x10ec: mov_imm:
	regs[5] = 0xe6c19c7c, opcode= 0x06
0x10f2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x10f5: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x10f8: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x10fe: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x1105: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x110a: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x110d: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1110: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1114: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1119: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x111c: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x111f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1122: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x1126: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x112b: mov_imm:
	regs[5] = 0x5f75353c, opcode= 0x06
0x1131: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1134: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x1137: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x113a: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x113d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1140: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1143: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1147: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x114c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1150: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1155: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x1158: mov_imm:
	regs[5] = 0xef020a18, opcode= 0x06
0x115e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1161: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x1164: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x116a: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x1171: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1176: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1179: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x117c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1180: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1185: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1189: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x118e: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1191: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1195: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x119a: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x119d: mov_imm:
	regs[5] = 0xe8effc08, opcode= 0x06
0x11a3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x11a6: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x11a9: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x11ad: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x11b2: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x11b5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x11b8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x11bc: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x11c1: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x11c4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x11c7: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x11ca: mov_imm:
	regs[5] = 0xb052aa7, opcode= 0x06
0x11d0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x11d3: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x11d6: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x11dc: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x11e2: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x11e5: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x11e8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x11ec: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x11f1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x11f5: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x11fa: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x11fe: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1203: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1206: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x120a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x120f: mov_imm:
	regs[5] = 0x1384d2, opcode= 0x06
0x1215: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1218: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x121b: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x121e: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1221: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1225: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x122a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x122d: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1230: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1233: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x1236: mov_imm:
	regs[5] = 0xc23b15f8, opcode= 0x06
0x123c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x123f: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x1243: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1248: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x124e: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x1254: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1257: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x125a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x125d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1260: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1263: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1267: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x126c: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x126f: mov_imm:
	regs[5] = 0x31267ae2, opcode= 0x06
0x1275: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1278: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x127c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1281: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1284: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1288: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x128d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1291: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1296: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1299: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x129c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x129f: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x12a2: mov_imm:
	regs[5] = 0x9712c8f, opcode= 0x06
0x12a8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x12ab: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x12ae: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x12b4: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x12bb: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x12c0: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x12c4: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x12c9: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x12cc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x12cf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x12d2: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x12d5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x12d8: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x12db: mov_imm:
	regs[5] = 0xa50a35dd, opcode= 0x06
0x12e1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x12e4: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x12e8: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x12ed: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x12f0: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x12f4: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x12f9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x12fc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x12ff: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1302: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1305: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x1308: mov_imm:
	regs[5] = 0x2e30f7a5, opcode= 0x06
0x130f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1314: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1317: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x131a: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x1321: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1326: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x132c: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x132f: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1332: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1335: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1339: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x133e: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1342: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1347: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x134a: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x134d: mov_imm:
	regs[5] = 0xf4c27a69, opcode= 0x06
0x1353: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1357: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x135c: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x1360: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1365: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1368: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x136b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x136f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1374: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1377: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x137a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x137d: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x1380: mov_imm:
	regs[5] = 0x4ba2f241, opcode= 0x06
0x1387: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x138c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1390: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1395: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x1399: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x139e: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x13a4: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x13aa: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x13ae: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x13b3: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x13b7: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x13bc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x13bf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x13c3: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x13c8: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x13cb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x13ce: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x13d1: mov_imm:
	regs[5] = 0x223f21e8, opcode= 0x06
0x13d7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x13db: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x13e0: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x13e4: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x13e9: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x13ec: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x13ef: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x13f2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x13f5: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x13f8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x13fc: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1401: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x1404: mov_imm:
	regs[5] = 0xeb27c5ef, opcode= 0x06
0x140b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1410: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1414: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1419: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x141c: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x1422: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x1428: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x142b: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x142e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1431: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1435: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x143a: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x143d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1441: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1446: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x1449: mov_imm:
	regs[5] = 0x60bb164d, opcode= 0x06
0x144f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1452: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x1456: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x145b: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x145e: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1462: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1467: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x146a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x146d: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1470: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1474: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1479: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x147c: mov_imm:
	regs[5] = 0xecaa7ad8, opcode= 0x06
0x1482: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1485: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x1488: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x148e: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x1494: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1497: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x149a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x149d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x14a1: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x14a6: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x14a9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x14ac: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x14af: mov_imm:
	regs[5] = 0xd8313a83, opcode= 0x06
0x14b5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x14b8: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x14bb: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x14bf: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x14c4: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x14c7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x14ca: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x14ce: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x14d3: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x14d6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x14d9: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x14dc: mov_imm:
	regs[5] = 0x5433433f, opcode= 0x06
0x14e3: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x14e8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x14ec: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x14f1: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x14f4: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x14fb: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1500: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x1506: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x150a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x150f: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1512: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1515: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1518: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x151b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x151f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1524: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x1527: mov_imm:
	regs[5] = 0xc64d0a6d, opcode= 0x06
0x152d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1530: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x1533: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1536: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1539: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x153c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x153f: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1543: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1548: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x154c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1551: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x1554: mov_imm:
	regs[5] = 0x5501fac9, opcode= 0x06
0x155a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x155e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1563: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x1567: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x156c: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x1572: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x1578: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x157c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1581: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1584: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1587: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x158a: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x158e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1593: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1596: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x159a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x159f: mov_imm:
	regs[5] = 0x8d837f3c, opcode= 0x06
0x15a5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x15a9: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x15ae: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x15b2: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x15b7: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x15ba: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x15bd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x15c1: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x15c6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x15c9: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x15cd: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x15d2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x15d5: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x15d9: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x15de: mov_imm:
	regs[5] = 0x5525b1bf, opcode= 0x06
0x15e4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x15e7: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x15ea: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x15f0: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x15f7: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x15fc: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x15ff: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1602: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1605: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1608: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x160b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x160f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1614: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x1618: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x161d: mov_imm:
	regs[5] = 0x65c61707, opcode= 0x06
0x1623: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1626: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x1629: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x162d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1632: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1636: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x163b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x163f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1644: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1647: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x164a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x164d: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x1650: mov_imm:
	regs[5] = 0x45f4a7f6, opcode= 0x06
0x1656: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1659: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x165d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1662: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x1668: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x166e: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1671: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1674: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1678: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x167d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1680: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1683: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1686: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x1689: mov_imm:
	regs[5] = 0xefa92cf7, opcode= 0x06
0x168f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1692: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x1695: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1698: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x169c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x16a1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x16a4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x16a7: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x16aa: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x16ad: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x16b0: mov_imm:
	regs[5] = 0xcb2af1d2, opcode= 0x06
0x16b6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x16b9: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x16bc: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x16c2: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x16c8: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x16cc: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x16d1: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x16d4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x16d7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x16da: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x16dd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x16e0: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x16e3: mov_imm:
	regs[5] = 0x10337206, opcode= 0x06
0x16e9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x16ec: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x16ef: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x16f2: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x16f6: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x16fb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x16ff: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1704: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1707: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x170a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x170d: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x1710: mov_imm:
	regs[5] = 0xc0bea5b7, opcode= 0x06
0x1716: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1719: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x171c: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x1722: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x1728: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x172b: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x172e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1731: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1734: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1737: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x173a: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x173d: mov_imm:
	regs[5] = 0x32ae2678, opcode= 0x06
0x1744: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1749: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x174d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1752: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x1755: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1758: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x175c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1761: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1764: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1767: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x176b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1770: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1773: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x1776: mov_imm:
	regs[5] = 0xcc23877d, opcode= 0x06
0x177c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x177f: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x1783: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1788: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x178e: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x1795: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x179a: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x179d: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x17a0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x17a3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x17a7: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x17ac: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x17af: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x17b2: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x17b5: mov_imm:
	regs[5] = 0x937edfd2, opcode= 0x06
0x17bb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x17be: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x17c1: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x17c5: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x17ca: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x17cd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x17d1: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x17d6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x17d9: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x17dc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x17df: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x17e3: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x17e8: mov_imm:
	regs[5] = 0x1aaa1810, opcode= 0x06
0x17ef: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x17f4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x17f8: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x17fd: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x1800: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x1806: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x180c: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x180f: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1812: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1815: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1818: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x181c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1821: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1824: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x1828: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x182d: mov_imm:
	regs[5] = 0x604ccc1e, opcode= 0x06
0x1833: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1836: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x1839: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x183c: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1840: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1845: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1848: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x184c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1851: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1854: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1857: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x185b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1860: mov_imm:
	regs[5] = 0xd06a7664, opcode= 0x06
0x1866: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x186a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x186f: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x1872: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x1878: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x187e: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1881: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1884: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1887: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x188a: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x188d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1890: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x1893: mov_imm:
	regs[5] = 0xf5a58806, opcode= 0x06
0x189a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x189f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x18a3: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x18a8: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x18ac: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x18b1: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x18b5: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x18ba: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x18be: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x18c3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x18c6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x18c9: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x18cc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x18cf: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x18d3: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x18d8: mov_imm:
	regs[5] = 0x6191f049, opcode= 0x06
0x18de: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x18e2: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x18e7: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x18ea: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x18f0: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x18f6: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x18f9: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x18fc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x18ff: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1903: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1908: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x190b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x190e: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x1911: mov_imm:
	regs[5] = 0xc6b293d5, opcode= 0x06
0x1917: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x191a: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x191d: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1920: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1923: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1926: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1929: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x192d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1932: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1935: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x1938: mov_imm:
	regs[5] = 0x376cc114, opcode= 0x06
0x193e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1941: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x1944: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x194a: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x1950: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1953: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1957: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x195c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x195f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1962: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1965: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1968: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x196b: mov_imm:
	regs[5] = 0x9487c4a4, opcode= 0x06
0x1971: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1974: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x1978: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x197d: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1980: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1983: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1987: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x198c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x198f: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1992: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1996: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x199b: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x199e: mov_imm:
	regs[5] = 0x236a9c87, opcode= 0x06
0x19a4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x19a8: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x19ad: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x19b0: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x19b7: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x19bc: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x19c2: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x19c6: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x19cb: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x19ce: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x19d2: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x19d7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x19db: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x19e0: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x19e3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x19e6: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x19e9: mov_imm:
	regs[5] = 0x41f2c1ff, opcode= 0x06
0x19ef: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x19f2: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x19f5: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x19f8: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x19fc: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1a01: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1a04: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1a07: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1a0a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1a0d: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x1a10: mov_imm:
	regs[5] = 0xf0cfa1f4, opcode= 0x06
0x1a16: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1a1a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1a1f: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x1a22: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x1a28: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x1a2e: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1a32: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1a37: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1a3a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1a3d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1a41: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1a46: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1a49: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1a4c: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x1a4f: mov_imm:
	regs[5] = 0xab654977, opcode= 0x06
0x1a55: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1a58: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x1a5b: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1a5f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1a64: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1a67: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1a6a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1a6d: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1a70: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1a73: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x1a77: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1a7c: mov_imm:
	regs[5] = 0x81013fbf, opcode= 0x06
0x1a82: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1a86: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1a8b: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x1a8e: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x1a95: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1a9a: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x1aa0: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1aa3: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1aa6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1aaa: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1aaf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1ab3: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1ab8: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1abc: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1ac1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1ac4: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x1ac7: mov_imm:
	regs[5] = 0x9dcf8443, opcode= 0x06
0x1acd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1ad1: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1ad6: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x1ada: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1adf: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1ae2: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1ae5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1ae8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1aec: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1af1: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1af4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1af8: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1afd: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x1b00: mov_imm:
	regs[5] = 0xc388cf47, opcode= 0x06
0x1b06: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1b09: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x1b0c: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x1b12: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x1b18: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1b1b: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1b1e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1b21: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1b25: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1b2a: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1b2d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1b30: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x1b33: mov_imm:
	regs[5] = 0x2950d584, opcode= 0x06
0x1b39: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1b3c: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x1b3f: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1b43: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1b48: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1b4b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1b4e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1b51: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1b54: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1b58: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1b5d: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x1b60: mov_imm:
	regs[5] = 0xaba598e7, opcode= 0x06
0x1b67: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1b6c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1b6f: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x1b73: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1b78: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x1b7e: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x1b84: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1b87: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1b8b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1b90: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1b94: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1b99: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1b9c: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1b9f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1ba3: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1ba8: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x1bac: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1bb1: mov_imm:
	regs[5] = 0x81742141, opcode= 0x06
0x1bb7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1bba: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x1bbd: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1bc1: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1bc6: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1bc9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1bcc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1bcf: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1bd2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1bd5: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x1bd8: mov_imm:
	regs[5] = 0x8c94d051, opcode= 0x06
0x1bde: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1be1: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x1be4: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x1bea: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x1bf0: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1bf3: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1bf6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1bfa: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1bff: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1c03: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1c08: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1c0c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1c11: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1c15: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1c1a: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x1c1e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1c23: mov_imm:
	regs[5] = 0x54269e5c, opcode= 0x06
0x1c29: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1c2c: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x1c30: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1c35: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1c38: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1c3c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1c41: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1c44: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1c47: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1c4b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1c50: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1c54: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1c59: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x1c5d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1c62: mov_imm:
	regs[5] = 0x6aa48bbf, opcode= 0x06
0x1c68: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1c6b: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x1c6e: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x1c74: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x1c7a: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1c7d: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1c81: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1c86: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1c89: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1c8c: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1c8f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1c92: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x1c96: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1c9b: mov_imm:
	regs[5] = 0xcfc0aa7d, opcode= 0x06
0x1ca1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1ca4: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x1ca7: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1caa: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1cad: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1cb0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1cb3: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1cb6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1cb9: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x1cbc: mov_imm:
	regs[5] = 0x175f971, opcode= 0x06
0x1cc2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1cc5: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x1cc9: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1cce: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x1cd5: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1cda: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x1ce0: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1ce3: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1ce6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1ce9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1cec: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1cef: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1cf3: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1cf8: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x1cfb: mov_imm:
	regs[5] = 0x9886453d, opcode= 0x06
0x1d01: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1d04: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x1d07: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1d0a: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1d0d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1d11: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1d16: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1d1a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1d1f: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1d23: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1d28: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1d2b: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x1d2e: mov_imm:
	regs[5] = 0xc26192de, opcode= 0x06
0x1d34: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1d37: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x1d3b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1d40: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x1d47: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1d4c: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x1d52: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1d55: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1d58: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1d5b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1d5f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1d64: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1d67: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1d6a: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x1d6d: mov_imm:
	regs[5] = 0x36c06ed6, opcode= 0x06
0x1d74: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1d79: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1d7c: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x1d80: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1d85: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1d88: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1d8b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1d8f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1d94: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1d97: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1d9a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1d9d: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x1da0: mov_imm:
	regs[5] = 0x929cdee5, opcode= 0x06
0x1da6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1da9: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x1dad: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1db2: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x1db8: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x1dbe: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1dc1: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1dc4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1dc7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1dcb: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1dd0: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1dd4: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1dd9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1ddc: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x1ddf: mov_imm:
	regs[5] = 0x3ed03f26, opcode= 0x06
0x1de5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1de8: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x1deb: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1dee: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1df2: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1df7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1dfb: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1e00: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1e03: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1e06: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1e09: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x1e0c: mov_imm:
	regs[5] = 0x51b72dc0, opcode= 0x06
0x1e12: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1e15: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x1e18: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x1e1e: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x1e25: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1e2a: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1e2d: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1e30: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1e33: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1e36: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1e3a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1e3f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1e42: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x1e45: mov_imm:
	regs[5] = 0x31b2b537, opcode= 0x06
0x1e4b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1e4f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1e54: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x1e57: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1e5a: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1e5d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1e61: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1e66: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1e6a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1e6f: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1e72: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1e76: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1e7b: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x1e7e: mov_imm:
	regs[5] = 0xf944f0f2, opcode= 0x06
0x1e85: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1e8a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1e8d: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x1e91: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1e96: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x1e9c: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x1ea2: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1ea5: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1ea9: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1eae: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1eb1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1eb5: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1eba: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1ebd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1ec0: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x1ec4: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1ec9: mov_imm:
	regs[5] = 0xf4a260b6, opcode= 0x06
0x1ecf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1ed2: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x1ed5: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1ed8: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1edb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1ede: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1ee2: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1ee7: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1eea: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1eed: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x1ef0: mov_imm:
	regs[5] = 0x5b9434a1, opcode= 0x06
0x1ef7: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1efc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1eff: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x1f02: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x1f09: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1f0e: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x1f14: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1f17: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1f1b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1f20: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1f24: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1f29: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1f2c: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1f30: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1f35: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1f38: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x1f3b: mov_imm:
	regs[5] = 0x3ad1cc04, opcode= 0x06
0x1f41: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1f44: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x1f47: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1f4b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1f50: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1f53: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1f57: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1f5c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1f60: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1f65: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1f68: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1f6b: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x1f6e: mov_imm:
	regs[5] = 0x85c538d1, opcode= 0x06
0x1f75: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1f7a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1f7d: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x1f81: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1f86: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x1f8c: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x1f92: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1f95: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1f99: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1f9e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1fa2: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1fa7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1faa: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1fae: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1fb3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1fb6: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x1fb9: mov_imm:
	regs[5] = 0x1679289c, opcode= 0x06
0x1fc0: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1fc5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1fc9: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1fce: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x1fd1: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1fd4: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1fd8: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1fdd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1fe0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1fe3: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1fe6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1fea: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1fef: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x1ff2: mov_imm:
	regs[5] = 0x813fbc, opcode= 0x06
0x1ff8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1ffc: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2001: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x2004: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x200a: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x2011: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2016: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2019: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x201c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2020: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2025: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2029: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x202e: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2031: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2034: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x2037: mov_imm:
	regs[5] = 0x271d78b8, opcode= 0x06
0x203d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2041: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2046: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x2049: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x204c: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x204f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2052: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2055: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2059: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x205e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2061: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x2064: mov_imm:
	regs[5] = 0xb27bcbd, opcode= 0x06
0x206a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x206d: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x2070: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x2076: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x207c: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x207f: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2082: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2086: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x208b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x208e: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2092: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2097: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x209a: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x209d: mov_imm:
	regs[5] = 0xecb03b0c, opcode= 0x06
0x20a3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x20a6: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x20a9: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x20ac: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x20b0: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x20b5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x20b9: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x20be: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x20c1: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x20c4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x20c7: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x20ca: mov_imm:
	regs[5] = 0xa6629dff, opcode= 0x06
0x20d0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x20d3: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x20d6: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x20dd: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x20e2: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x20e9: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x20ee: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x20f1: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x20f4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x20f7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x20fa: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x20fe: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2103: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2106: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x2109: mov_imm:
	regs[5] = 0xe11a9003, opcode= 0x06
0x210f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2113: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2118: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x211b: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x211e: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2121: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2125: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x212a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x212e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2133: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2137: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x213c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x213f: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x2143: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2148: mov_imm:
	regs[5] = 0x68c3bde7, opcode= 0x06
0x214f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2154: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2157: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x215a: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x2160: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x2166: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2169: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x216c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2170: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2175: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2178: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x217b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x217f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2184: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x2188: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x218d: mov_imm:
	regs[5] = 0x3decb016, opcode= 0x06
0x2193: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2196: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x2199: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x219c: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x219f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x21a2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x21a5: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x21a8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x21ab: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x21ae: mov_imm:
	regs[5] = 0xf3b6c6b0, opcode= 0x06
0x21b4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x21b7: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x21ba: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x21c0: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x21c6: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x21ca: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x21cf: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x21d2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x21d5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x21d9: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x21de: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x21e2: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x21e7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x21ea: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x21ee: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x21f3: mov_imm:
	regs[5] = 0xaec478d1, opcode= 0x06
0x21f9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x21fd: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2202: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x2205: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2209: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x220e: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2211: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2214: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2217: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x221a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x221d: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x2221: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2226: mov_imm:
	regs[5] = 0xb67246b6, opcode= 0x06
0x222c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x222f: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x2232: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x2238: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x223e: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2241: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2244: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2247: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x224b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2250: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2253: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2256: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x2259: mov_imm:
	regs[5] = 0x4536080c, opcode= 0x06
0x225f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2262: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x2265: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2269: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x226e: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2271: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2275: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x227a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x227d: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2280: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2283: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x2287: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x228c: mov_imm:
	regs[5] = 0xb1ba5bb9, opcode= 0x06
0x2292: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2295: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x2298: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x229e: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x22a4: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x22a7: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x22aa: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x22ae: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x22b3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x22b7: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x22bc: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x22bf: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x22c2: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x22c5: mov_imm:
	regs[5] = 0x9129cab2, opcode= 0x06
0x22cb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x22ce: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x22d1: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x22d4: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x22d7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x22db: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x22e0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x22e4: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x22e9: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x22ec: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x22f0: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x22f5: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x22f8: mov_imm:
	regs[5] = 0x969f68d1, opcode= 0x06
0x22fe: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2301: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x2304: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x230a: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x2310: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2313: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2317: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x231c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x231f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2322: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2325: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2328: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x232b: mov_imm:
	regs[5] = 0x30f36029, opcode= 0x06
0x2331: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2334: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x2337: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x233b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2340: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2343: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2346: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2349: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x234c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2350: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2355: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x2358: mov_imm:
	regs[5] = 0x97b87038, opcode= 0x06
0x235f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2364: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2368: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x236d: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x2371: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2376: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x237c: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x2382: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2385: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2388: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x238b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x238e: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2391: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2394: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x2397: mov_imm:
	regs[5] = 0x155a0501, opcode= 0x06
0x239d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x23a0: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x23a3: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x23a6: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x23a9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x23ad: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x23b2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x23b6: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x23bb: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x23bf: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x23c4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x23c7: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x23cb: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x23d0: mov_imm:
	regs[5] = 0x79e1ff17, opcode= 0x06
0x23d6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x23d9: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x23dc: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x23e3: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x23e8: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x23ee: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x23f1: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x23f4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x23f7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x23fa: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x23fd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2400: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x2403: mov_imm:
	regs[5] = 0xa3d05766, opcode= 0x06
0x2409: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x240c: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x2410: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2415: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2418: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x241c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2421: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2424: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2428: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x242d: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2430: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2433: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x2436: mov_imm:
	regs[5] = 0x4646275d, opcode= 0x06
0x243c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x243f: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x2443: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2448: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x244f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2454: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x245a: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x245d: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2461: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2466: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2469: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x246c: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x246f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2472: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x2476: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x247b: mov_imm:
	regs[5] = 0xc23ec9d0, opcode= 0x06
0x2481: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2484: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x2487: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x248a: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x248d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2490: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2493: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2496: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x249a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x249f: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x24a2: mov_imm:
	regs[5] = 0xad83966f, opcode= 0x06
0x24a9: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x24ae: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x24b2: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x24b7: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x24bb: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x24c0: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x24c6: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x24cd: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x24d2: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x24d5: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x24d8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x24dc: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x24e1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x24e5: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x24ea: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x24ed: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x24f0: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x24f3: mov_imm:
	regs[5] = 0x106a9268, opcode= 0x06
0x24fa: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x24ff: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2503: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2508: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x250c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2511: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2515: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x251a: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x251d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2521: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2526: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2529: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x252c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x252f: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x2532: mov_imm:
	regs[5] = 0x6ef1225b, opcode= 0x06
0x2538: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x253b: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x253e: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x2544: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x254a: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x254d: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2550: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2553: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2557: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x255c: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2560: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2565: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2568: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x256b: mov_imm:
	regs[5] = 0xc0fd2024, opcode= 0x06
0x2571: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2574: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x2577: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x257a: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x257e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2583: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2586: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x258a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x258f: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2592: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2595: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x2598: mov_imm:
	regs[5] = 0x33e3b05, opcode= 0x06
0x259e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x25a1: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x25a4: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x25aa: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x25b0: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x25b3: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x25b6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x25b9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x25bd: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x25c2: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x25c5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x25c9: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x25ce: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x25d1: mov_imm:
	regs[5] = 0xa3d4fa0e, opcode= 0x06
0x25d8: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x25dd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x25e0: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x25e3: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x25e7: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x25ec: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x25ef: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x25f2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x25f6: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x25fb: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x25fe: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2601: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x2604: mov_imm:
	regs[5] = 0xf5b22a, opcode= 0x06
0x260b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2610: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2614: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2619: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x261d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2622: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x2628: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x262e: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2632: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2637: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x263a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x263e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2643: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2646: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2649: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x264c: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x2650: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2655: mov_imm:
	regs[5] = 0xbb3a6037, opcode= 0x06
0x265b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x265e: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x2661: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2664: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2667: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x266a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x266d: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2671: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2676: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2679: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x267c: mov_imm:
	regs[5] = 0xeae627b9, opcode= 0x06
0x2683: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2688: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x268c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2691: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x2694: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x269a: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x26a0: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x26a3: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x26a6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x26aa: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x26af: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x26b2: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x26b5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x26b8: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x26bc: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x26c1: mov_imm:
	regs[5] = 0xff3cebc6, opcode= 0x06
0x26c7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x26ca: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x26cd: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x26d0: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x26d3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x26d6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x26da: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x26df: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x26e2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x26e5: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x26e8: mov_imm:
	regs[5] = 0xe0ddc24f, opcode= 0x06
0x26ee: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x26f1: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x26f4: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x26fa: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x2701: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2706: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x270a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x270f: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2713: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2718: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x271b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x271e: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2721: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2724: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x2727: mov_imm:
	regs[5] = 0x97aff7c, opcode= 0x06
0x272d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2730: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x2733: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2736: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2739: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x273c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x273f: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2742: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2745: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x2749: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x274e: mov_imm:
	regs[5] = 0x87bdbc41, opcode= 0x06
0x2754: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2757: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x275a: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x2760: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x2767: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x276c: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x276f: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2772: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2776: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x277b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x277f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2784: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2788: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x278d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2790: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x2793: mov_imm:
	regs[5] = 0x76e411f0, opcode= 0x06
0x2799: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x279c: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x279f: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x27a3: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x27a8: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x27ab: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x27af: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x27b4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x27b7: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x27ba: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x27bd: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x27c1: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x27c6: mov_imm:
	regs[5] = 0x1205459b, opcode= 0x06
0x27cc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x27cf: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x27d2: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x27d9: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x27de: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x27e4: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x27e8: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x27ed: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x27f1: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x27f6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x27f9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x27fc: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x27ff: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2802: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x2805: mov_imm:
	regs[5] = 0xf15b6d30, opcode= 0x06
0x280b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x280e: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x2811: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2814: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2817: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x281b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2820: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2823: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2827: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x282c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x282f: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x2833: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2838: mov_imm:
	regs[5] = 0xa6f5c591, opcode= 0x06
0x283e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2841: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x2844: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x284a: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x2850: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2854: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2859: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x285c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x285f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2862: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2865: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2869: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x286e: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x2871: mov_imm:
	regs[5] = 0xfab87822, opcode= 0x06
0x2877: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x287a: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x287e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2883: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2887: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x288c: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x288f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2892: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2896: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x289b: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x289f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x28a4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x28a7: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x28aa: mov_imm:
	regs[5] = 0x8808f3bf, opcode= 0x06
0x28b0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x28b3: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x28b6: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x28bd: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x28c2: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x28c8: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x28cb: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x28cf: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x28d4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x28d8: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x28dd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x28e0: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x28e3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x28e6: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x28e9: mov_imm:
	regs[5] = 0x6100fd78, opcode= 0x06
0x28ef: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x28f3: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x28f8: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x28fb: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x28fe: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2902: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2907: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x290a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x290d: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2911: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2916: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2919: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x291c: mov_imm:
	regs[5] = 0x16b4dfd7, opcode= 0x06
0x2922: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2925: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x2928: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x292e: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x2934: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2937: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x293a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x293e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2943: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2947: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x294c: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x294f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2953: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2958: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x295b: mov_imm:
	regs[5] = 0xc2e4b6a1, opcode= 0x06
0x2961: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2964: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x2968: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x296d: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2970: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2974: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2979: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x297c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2980: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2985: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2989: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x298e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2992: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2997: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x299a: mov_imm:
	regs[5] = 0xfc7cbca2, opcode= 0x06
0x29a0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x29a3: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x29a7: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x29ac: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x29b2: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x29b9: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x29be: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x29c1: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x29c4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x29c8: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x29cd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x29d1: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x29d6: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x29da: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x29df: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x29e2: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x29e6: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x29eb: mov_imm:
	regs[5] = 0x4831aa11, opcode= 0x06
0x29f1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x29f4: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x29f7: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x29fb: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2a00: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2a03: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2a06: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2a09: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2a0c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2a0f: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x2a12: mov_imm:
	regs[5] = 0xb8693d72, opcode= 0x06
0x2a18: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2a1b: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x2a1e: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x2a25: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2a2a: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x2a30: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2a34: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2a39: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2a3c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2a3f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2a42: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2a46: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2a4b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2a4e: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x2a51: mov_imm:
	regs[5] = 0x39519754, opcode= 0x06
0x2a57: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2a5b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2a60: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x2a63: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2a66: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2a69: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2a6d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2a72: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2a75: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2a78: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2a7c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2a81: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x2a85: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2a8a: mov_imm:
	regs[5] = 0xbbf52a93, opcode= 0x06
0x2a90: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2a94: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2a99: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x2a9c: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x2aa2: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x2aa8: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2aab: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2aaf: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2ab4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2ab8: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2abd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2ac0: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2ac4: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2ac9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2acd: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2ad2: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x2ad6: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2adb: mov_imm:
	regs[5] = 0x695386e0, opcode= 0x06
0x2ae1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2ae5: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2aea: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x2aee: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2af3: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2af7: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2afc: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2aff: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2b02: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2b05: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2b08: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2b0b: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x2b0e: mov_imm:
	regs[5] = 0x19b93b3b, opcode= 0x06
0x2b14: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2b17: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x2b1a: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x2b20: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x2b26: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2b29: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2b2c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2b2f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2b32: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2b35: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2b38: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x2b3b: mov_imm:
	regs[5] = 0xa1dd0886, opcode= 0x06
0x2b41: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2b44: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x2b47: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2b4a: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2b4d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2b50: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2b53: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2b57: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2b5c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2b5f: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x2b62: mov_imm:
	regs[5] = 0x7c10140e, opcode= 0x06
0x2b68: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2b6b: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x2b6f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2b74: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x2b7b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2b80: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x2b86: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2b89: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2b8c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2b90: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2b95: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2b99: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2b9e: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2ba1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2ba4: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x2ba8: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2bad: mov_imm:
	regs[5] = 0x166bf4bc, opcode= 0x06
0x2bb4: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2bb9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2bbc: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x2bc0: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2bc5: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2bc8: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2bcb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2bce: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2bd1: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2bd5: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2bda: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2bdd: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x2be0: mov_imm:
	regs[5] = 0xab4f4542, opcode= 0x06
0x2be6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2be9: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x2bec: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x2bf3: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2bf8: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x2bfe: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2c01: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2c04: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2c07: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2c0a: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2c0d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2c10: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x2c13: mov_imm:
	regs[5] = 0x8688d792, opcode= 0x06
0x2c1a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2c1f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2c22: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x2c25: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2c28: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2c2b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2c2f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2c34: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2c37: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2c3b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2c40: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2c43: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x2c46: mov_imm:
	regs[5] = 0xb2d54431, opcode= 0x06
0x2c4c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2c4f: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x2c52: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x2c58: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x2c5e: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2c62: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2c67: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2c6b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2c70: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2c74: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2c79: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2c7c: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2c7f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2c83: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2c88: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x2c8b: mov_imm:
	regs[5] = 0xba16ba70, opcode= 0x06
0x2c91: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2c94: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x2c98: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2c9d: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2ca1: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2ca6: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2caa: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2caf: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2cb2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2cb5: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2cb8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2cbc: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2cc1: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x2cc4: mov_imm:
	regs[5] = 0x32a2019c, opcode= 0x06
0x2ccb: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2cd0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2cd3: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x2cd6: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x2cdd: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2ce2: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x2ce8: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2ceb: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2cee: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2cf1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2cf5: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2cfa: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2cfd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2d00: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x2d03: mov_imm:
	regs[5] = 0xbb1ab245, opcode= 0x06
0x2d09: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2d0c: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x2d0f: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2d12: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2d15: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2d18: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2d1b: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2d1e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2d22: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2d27: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x2d2a: mov_imm:
	regs[5] = 0x3fa88d89, opcode= 0x06
0x2d30: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2d33: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x2d36: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x2d3c: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x2d42: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2d45: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2d48: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2d4b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2d4f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2d54: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2d57: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2d5b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2d60: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x2d63: mov_imm:
	regs[5] = 0xe0cca249, opcode= 0x06
0x2d69: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2d6c: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x2d6f: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2d72: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2d75: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2d79: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2d7e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2d82: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2d87: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2d8b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2d90: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2d93: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x2d97: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2d9c: mov_imm:
	regs[5] = 0xfc021800, opcode= 0x06
0x2da2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2da5: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x2da9: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2dae: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x2db4: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x2dba: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2dbd: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2dc0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2dc3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2dc6: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2dc9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2dcc: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x2dcf: mov_imm:
	regs[5] = 0x24654f89, opcode= 0x06
0x2dd5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2dd8: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x2ddb: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2dde: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2de1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2de4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2de8: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2ded: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2df1: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2df6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2dfa: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2dff: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x2e02: mov_imm:
	regs[5] = 0x453e978d, opcode= 0x06
0x2e08: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2e0b: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x2e0e: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x2e14: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x2e1b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2e20: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2e23: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2e26: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2e29: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2e2c: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2e2f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2e32: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x2e35: mov_imm:
	regs[5] = 0x466dfbe7, opcode= 0x06
0x2e3b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2e3e: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x2e41: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2e44: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2e47: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2e4a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2e4e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2e53: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2e57: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2e5c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2e5f: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x2e62: mov_imm:
	regs[5] = 0x9907d38e, opcode= 0x06
0x2e68: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2e6b: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x2e6e: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x2e75: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2e7a: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x2e81: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2e86: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2e89: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2e8c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2e8f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2e92: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2e95: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2e98: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x2e9b: mov_imm:
	regs[5] = 0x30449078, opcode= 0x06
0x2ea1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2ea4: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x2ea8: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2ead: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2eb0: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2eb3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2eb7: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2ebc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2ebf: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2ec2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2ec5: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x2ec8: mov_imm:
	regs[5] = 0x57ee5a4e, opcode= 0x06
0x2ecf: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2ed4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2ed7: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x2eda: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x2ee0: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x2ee7: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2eec: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2eef: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2ef3: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2ef8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2efb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2efe: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2f01: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2f04: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x2f08: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2f0d: mov_imm:
	regs[5] = 0xe2e77c27, opcode= 0x06
0x2f14: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2f19: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2f1c: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x2f1f: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2f23: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2f28: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2f2b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2f2f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2f34: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2f37: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2f3a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2f3d: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x2f40: mov_imm:
	regs[5] = 0xf749857a, opcode= 0x06
0x2f47: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2f4c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2f4f: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x2f52: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x2f59: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2f5e: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x2f65: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2f6a: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2f6e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2f73: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2f76: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2f79: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2f7c: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2f7f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2f82: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x2f85: mov_imm:
	regs[5] = 0xd840905d, opcode= 0x06
0x2f8b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2f8e: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x2f91: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2f94: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2f97: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2f9a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2f9d: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2fa0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2fa3: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x2fa6: mov_imm:
	regs[5] = 0x331b59b7, opcode= 0x06
0x2fac: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2faf: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x2fb2: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x2fb8: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x2fbe: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2fc1: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2fc4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2fc8: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2fcd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2fd0: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2fd3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2fd6: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x2fd9: mov_imm:
	regs[5] = 0x3e3b543f, opcode= 0x06
0x2fdf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2fe3: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2fe8: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x2feb: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2fee: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2ff2: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2ff7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2ffa: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2ffd: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x3000: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x3003: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x3007: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x300c: mov_imm:
	regs[5] = 0xdc9d6f3e, opcode= 0x06
0x3012: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x3015: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x3018: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x301e: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x3024: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x3028: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x302d: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x3031: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3036: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x303a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x303f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x3042: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x3045: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x3049: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x304e: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x3051: mov_imm:
	regs[5] = 0xfa83c21a, opcode= 0x06
0x3057: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x305a: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x305d: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x3060: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x3064: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3069: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x306c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x306f: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x3072: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x3076: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x307b: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x307f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3084: mov_imm:
	regs[5] = 0x63b56c42, opcode= 0x06
0x308a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x308d: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x3090: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x3096: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x309d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x30a2: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x30a5: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x30a9: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x30ae: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x30b1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x30b4: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x30b7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x30ba: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x30bd: mov_imm:
	regs[5] = 0x1cb44cc4, opcode= 0x06
0x30c3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x30c6: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x30c9: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x30cc: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x30cf: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x30d2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x30d6: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x30db: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x30de: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x30e1: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x30e4: mov_imm:
	regs[5] = 0xfae7e9d4, opcode= 0x06
0x30ea: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x30ed: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x30f0: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x30f6: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x30fc: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x30ff: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x3103: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3108: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x310b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x310e: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x3112: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3117: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x311a: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x311d: mov_imm:
	regs[5] = 0x4f6d5a0d, opcode= 0x06
0x3123: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x3127: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x312c: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x312f: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x3132: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x3135: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x3138: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x313b: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x313e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x3141: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x3144: mov_imm:
	regs[5] = 0xe7fd07fa, opcode= 0x06
0x314a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x314d: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x3151: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3156: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x315c: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x3162: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x3165: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x3168: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x316b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x316f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3174: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x3178: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x317d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x3180: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x3183: mov_imm:
	regs[5] = 0xfa779baa, opcode= 0x06
0x318a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x318f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x3192: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x3195: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x3199: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x319e: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x31a1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x31a5: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x31aa: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x31ad: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x31b0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x31b3: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x31b6: mov_imm:
	regs[5] = 0xeedba12f, opcode= 0x06
0x31bd: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x31c2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x31c5: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x31c8: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x31ce: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x31d4: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x31d7: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x31db: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x31e0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x31e4: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x31e9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x31ec: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x31ef: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x31f2: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x31f5: mov_imm:
	regs[5] = 0x13d398a5, opcode= 0x06
0x31fb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x31fe: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x3201: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x3204: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x3208: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x320d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x3210: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x3213: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x3216: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x3219: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x321c: mov_imm:
	regs[5] = 0xe869d29d, opcode= 0x06
0x3222: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x3226: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x322b: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x322e: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x3234: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x323a: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x323e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3243: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x3246: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x324a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x324f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x3252: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x3256: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x325b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x325f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3264: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x3267: mov_imm:
	regs[5] = 0x490dfa52, opcode= 0x06
0x326d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x3271: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3276: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x327a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x327f: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x3282: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x3285: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x3288: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x328c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3291: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x3294: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x3298: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x329d: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x32a0: mov_imm:
	regs[5] = 0x141039f, opcode= 0x06
0x32a7: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x32ac: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x32b0: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x32b5: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x32b9: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x32be: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x32c4: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x32ca: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x32ce: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x32d3: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x32d6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x32d9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x32dc: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x32df: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x32e2: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x32e6: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x32eb: mov_imm:
	regs[5] = 0xaa31e319, opcode= 0x06
0x32f1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x32f5: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x32fa: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x32fd: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x3301: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3306: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x330a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x330f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x3312: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x3315: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x3318: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x331b: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x331e: mov_imm:
	regs[5] = 0xde93ee52, opcode= 0x06
0x3324: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x3327: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x332a: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x3330: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x3336: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x333a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x333f: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x3343: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3348: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x334b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x334e: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x3352: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3357: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x335a: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x335e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3363: mov_imm:
	regs[5] = 0xf6733188, opcode= 0x06
0x3369: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x336d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3372: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x3375: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x3378: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x337b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x337f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3384: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x3387: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x338b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3390: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x3393: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x3396: mov_imm:
	regs[5] = 0x5434b162, opcode= 0x06
0x339c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x33a0: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x33a5: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x33a8: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x33ae: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x33b4: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x33b8: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x33bd: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x33c0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x33c3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x33c7: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x33cc: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x33cf: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x33d2: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x33d5: mov_imm:
	regs[5] = 0xd0791068, opcode= 0x06
0x33db: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x33de: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x33e1: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x33e4: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x33e7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x33eb: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x33f0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x33f3: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x33f6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x33f9: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x33fc: mov_imm:
	regs[5] = 0xd26db1fc, opcode= 0x06
0x3402: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x3406: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x340b: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x340f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3414: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x341b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3420: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x3426: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x3429: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x342c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x3430: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3435: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x3439: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x343e: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x3442: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3447: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x344a: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x344d: mov_imm:
	regs[5] = 0xe92ec724, opcode= 0x06
0x3453: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x3456: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x3459: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x345d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3462: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x3465: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x3469: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x346e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x3472: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3477: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x347a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x347d: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x3480: mov_imm:
	regs[5] = 0x38da3702, opcode= 0x06
0x3486: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x3489: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x348c: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x3492: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x3498: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x349c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x34a1: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x34a4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x34a8: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x34ad: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x34b0: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x34b3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x34b6: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x34b9: mov_imm:
	regs[5] = 0x82116f26, opcode= 0x06
0x34c0: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x34c5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x34c8: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x34cc: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x34d1: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x34d4: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x34d8: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x34dd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x34e0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x34e4: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x34e9: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x34ec: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x34ef: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x34f3: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x34f8: mov_imm:
	regs[5] = 0xa481bc09, opcode= 0x06
0x34ff: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3504: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x3507: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x350a: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x3510: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x3516: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x3519: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x351d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3522: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x3525: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x3528: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x352b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x352e: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x3531: mov_imm:
	regs[5] = 0xd2434503, opcode= 0x06
0x3537: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x353b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3540: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x3543: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x3547: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x354c: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x354f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x3553: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3558: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x355b: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x355f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3564: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x3567: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x356a: mov_imm:
	regs[5] = 0x725dee3a, opcode= 0x06
0x3570: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x3573: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x3576: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x357c: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x3583: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3588: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x358b: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x358f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3594: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x3598: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x359d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x35a1: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x35a6: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x35a9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x35ac: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x35b0: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x35b5: mov_imm:
	regs[5] = 0xfbd355c0, opcode= 0x06
0x35bb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x35be: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x35c1: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x35c5: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x35ca: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x35cd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x35d0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x35d3: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x35d6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x35da: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x35df: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x35e2: mov_imm:
	regs[5] = 0xb752fe40, opcode= 0x06
0x35e8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x35eb: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x35ee: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x35f5: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x35fa: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x3600: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x3603: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x3606: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x3609: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x360d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3612: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x3615: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x3618: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x361b: mov_imm:
	regs[5] = 0x46cc8148, opcode= 0x06
0x3621: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x3624: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x3627: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x362a: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x362d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x3630: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x3633: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x3636: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x3639: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x363c: mov_imm:
	regs[5] = 0x1a85e7f0, opcode= 0x06
0x3642: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x3645: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x3648: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x364e: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x3654: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x3658: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x365d: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x3661: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3666: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x3669: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x366c: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x3670: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3675: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x3678: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x367b: mov_imm:
	regs[5] = 0xbf134266, opcode= 0x06
0x3681: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x3684: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x3687: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x368b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3690: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x3694: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3699: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x369c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x369f: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x36a2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x36a5: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x36a8: mov_imm:
	regs[5] = 0x3bb3ecae, opcode= 0x06
0x36ae: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x36b1: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x36b5: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x36ba: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x36c0: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x36c6: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x36c9: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x36cc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x36cf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x36d3: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x36d8: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x36dc: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x36e1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x36e4: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x36e8: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x36ed: mov_imm:
	regs[5] = 0xf2dd6b69, opcode= 0x06
0x36f3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x36f7: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x36fc: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x36ff: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x3702: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x3706: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x370b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x370e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x3712: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3717: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x371b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3720: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x3723: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x3726: mov_imm:
	regs[5] = 0xd4579887, opcode= 0x06
0x372c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x372f: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x3732: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x3739: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x373e: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x3745: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x374a: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x374d: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x3750: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x3753: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x3756: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x3759: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x375c: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x375f: mov_imm:
	regs[5] = 0x178b7fc8, opcode= 0x06
0x3766: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x376b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x376e: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x3771: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x3774: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x3777: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x377a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x377d: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x3780: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x3783: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x3787: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x378c: mov_imm:
	regs[5] = 0x7537923d, opcode= 0x06
0x3793: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3798: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x379b: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x379e: mov_imm:
	regs[30] = 0x21267258, opcode= 0x06
0x37a4: mov_imm:
	regs[31] = 0xcbe5352b, opcode= 0x06
0x37aa: xor_regs:
	regs[0] ^= regs[30], opcode= 0x03
0x37ad: xor_regs:
	regs[1] ^= regs[31], opcode= 0x03
max register index:31
