<profile>

<section name = "Vitis HLS Report for 'state_table'" level="0">
<item name = "Date">Tue Jul 19 06:13:57 2022
</item>
<item name = "Version">2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)</item>
<item name = "Project">toe_prj</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcvu3p-ffvc1517-2-i</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.20 ns, 2.386 ns, 0.86 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">2, 2, 6.400 ns, 6.400 ns, 1, 1, yes</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 266, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">2, -, 0, 0, -</column>
<column name="Multiplexer">-, -, -, 255, -</column>
<column name="Register">-, -, 386, -, -</column>
<specialColumn name="Available">1440, 2280, 788160, 394080, 320</specialColumn>
<specialColumn name="Utilization (%)">~0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="state_table_1_U">state_table_state_table_1, 2, 0, 0, 0, 1000, 32, 1, 32000</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="and_ln114_fu_462_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln142_1_fu_542_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln142_fu_530_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln154_fu_626_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln172_fu_590_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln194_1_fu_572_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln194_fu_560_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln84_fu_353_p2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_266">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_416">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_428">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_459">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_500">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_503">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_534">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_555">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_868">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_870">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_876">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_881">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_885">and, 0, 0, 2, 1, 1</column>
<column name="ap_enable_state2_pp0_iter1_stage0">and, 0, 0, 2, 1, 1</column>
<column name="ap_enable_state3_pp0_iter2_stage0">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op105_read_state1">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op153_read_state1">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op155_load_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op156_store_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op159_load_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op160_write_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op162_store_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op165_store_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op169_store_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op173_load_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op174_write_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op176_store_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op177_load_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op179_store_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op182_load_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op183_load_state3">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op185_load_state3">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op187_load_state3">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op189_load_state3">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op191_load_state3">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op79_read_state1">and, 0, 0, 2, 1, 1</column>
<column name="tmp_4_i_nbreadreq_fu_116_p3">and, 0, 0, 2, 1, 0</column>
<column name="tmp_5_i_nbreadreq_fu_130_p3">and, 0, 0, 2, 1, 0</column>
<column name="tmp_i_249_nbreadreq_fu_108_p3">and, 0, 0, 2, 1, 0</column>
<column name="tmp_i_nbreadreq_fu_94_p3">and, 0, 0, 2, 1, 0</column>
<column name="icmp_ln114_fu_456_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="icmp_ln122_fu_480_p2">icmp, 0, 0, 20, 32, 1</column>
<column name="icmp_ln142_1_fu_536_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="icmp_ln142_fu_524_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="icmp_ln154_fu_620_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="icmp_ln172_fu_584_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="icmp_ln176_fu_602_p2">icmp, 0, 0, 20, 32, 1</column>
<column name="icmp_ln194_1_fu_566_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="icmp_ln194_fu_554_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="icmp_ln84_fu_347_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1_pp0_stage0_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2_pp0_stage0_iter1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_pp0_stage0_iter2">or, 0, 0, 2, 1, 1</column>
<column name="ap_condition_531">or, 0, 0, 2, 1, 1</column>
<column name="or_ln111_fu_410_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln138_fu_512_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln81_fu_301_p2">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln111_fu_404_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln138_fu_506_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln81_fu_295_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_phi_mux_storemerge1_i_phi_fu_259_p4">14, 3, 1, 3</column>
<column name="ap_phi_mux_storemerge_i_phi_fu_248_p4">14, 3, 1, 3</column>
<column name="rxEng2stateTable_upd_req_blk_n">9, 2, 1, 2</column>
<column name="stateTable2rxEng_upd_rsp_blk_n">9, 2, 1, 2</column>
<column name="stateTable2sLookup_releaseSession_blk_n">9, 2, 1, 2</column>
<column name="stateTable2sLookup_releaseSession_din">26, 5, 16, 80</column>
<column name="stateTable2txApp_rsp_blk_n">9, 2, 1, 2</column>
<column name="stateTable2txApp_upd_rsp_blk_n">9, 2, 1, 2</column>
<column name="state_table_1_address1">43, 8, 10, 80</column>
<column name="state_table_1_d1">31, 6, 32, 192</column>
<column name="stt_rxSessionID_V">9, 2, 16, 32</column>
<column name="stt_rxSessionLocked">14, 3, 1, 3</column>
<column name="stt_txSessionID_V">9, 2, 16, 32</column>
<column name="stt_txSessionLocked">14, 3, 1, 3</column>
<column name="timer2stateTable_releaseState_blk_n">9, 2, 1, 2</column>
<column name="txApp2stateTable_req_blk_n">9, 2, 1, 2</column>
<column name="txApp2stateTable_upd_req_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="and_ln114_reg_752">1, 0, 1, 0</column>
<column name="and_ln114_reg_752_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="and_ln142_1_reg_784">1, 0, 1, 0</column>
<column name="and_ln142_reg_780">1, 0, 1, 0</column>
<column name="and_ln154_reg_804">1, 0, 1, 0</column>
<column name="and_ln154_reg_804_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="and_ln172_reg_796">1, 0, 1, 0</column>
<column name="and_ln172_reg_796_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="and_ln194_1_reg_792">1, 0, 1, 0</column>
<column name="and_ln194_reg_788">1, 0, 1, 0</column>
<column name="and_ln84_reg_701">1, 0, 1, 0</column>
<column name="and_ln84_reg_701_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="icmp_ln122_reg_756">1, 0, 1, 0</column>
<column name="icmp_ln176_reg_800">1, 0, 1, 0</column>
<column name="or_ln111_reg_733">1, 0, 1, 0</column>
<column name="or_ln111_reg_733_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="or_ln138_reg_770">1, 0, 1, 0</column>
<column name="or_ln138_reg_770_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="or_ln81_reg_688">1, 0, 1, 0</column>
<column name="or_ln81_reg_688_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="sessionID_V_reg_813">16, 0, 16, 0</column>
<column name="state_table_1_addr_3_reg_705">10, 0, 10, 0</column>
<column name="state_table_1_addr_5_reg_808">10, 0, 10, 0</column>
<column name="stt_closeSessionID_V">16, 0, 16, 0</column>
<column name="stt_closeSessionID_V_load_reg_764">16, 0, 16, 0</column>
<column name="stt_closeWait">1, 0, 1, 0</column>
<column name="stt_closeWait_load_reg_760">1, 0, 1, 0</column>
<column name="stt_rxAccess_sessionID_V">16, 0, 16, 0</column>
<column name="stt_rxAccess_sessionID_V_load_reg_718">16, 0, 16, 0</column>
<column name="stt_rxAccess_state">32, 0, 32, 0</column>
<column name="stt_rxAccess_state_load_reg_724">32, 0, 32, 0</column>
<column name="stt_rxAccess_write_V">1, 0, 1, 0</column>
<column name="stt_rxAccess_write_V_load_reg_729">1, 0, 1, 0</column>
<column name="stt_rxAccess_write_V_load_reg_729_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="stt_rxSessionID_V">16, 0, 16, 0</column>
<column name="stt_rxSessionLocked">1, 0, 1, 0</column>
<column name="stt_rxWait">1, 0, 1, 0</column>
<column name="stt_rxWait_load_reg_714">1, 0, 1, 0</column>
<column name="stt_rxWait_load_reg_714_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="stt_txAccess_sessionID_V">16, 0, 16, 0</column>
<column name="stt_txAccess_state">32, 0, 32, 0</column>
<column name="stt_txAccess_write_V">1, 0, 1, 0</column>
<column name="stt_txAccess_write_V_load_reg_684">1, 0, 1, 0</column>
<column name="stt_txAccess_write_V_load_reg_684_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="stt_txSessionID_V">16, 0, 16, 0</column>
<column name="stt_txSessionLocked">1, 0, 1, 0</column>
<column name="stt_txWait">1, 0, 1, 0</column>
<column name="stt_txWait_load_reg_680">1, 0, 1, 0</column>
<column name="stt_txWait_load_reg_680_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="timer2stateTable_releaseState_read_reg_774">16, 0, 16, 0</column>
<column name="tmp_238_reg_748">1, 0, 1, 0</column>
<column name="tmp_238_reg_748_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="tmp_i_249_reg_710">1, 0, 1, 0</column>
<column name="tmp_i_249_reg_710_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="tmp_reg_697">1, 0, 1, 0</column>
<column name="tmp_reg_697_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="trunc_ln145_31_reg_743">32, 0, 32, 0</column>
<column name="trunc_ln145_4_reg_737">16, 0, 16, 0</column>
<column name="trunc_ln145_s_reg_692">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, state_table, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, state_table, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, state_table, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, state_table, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, state_table, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, state_table, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, state_table, return value</column>
<column name="txApp2stateTable_upd_req_dout">in, 96, ap_fifo, txApp2stateTable_upd_req, pointer</column>
<column name="txApp2stateTable_upd_req_empty_n">in, 1, ap_fifo, txApp2stateTable_upd_req, pointer</column>
<column name="txApp2stateTable_upd_req_read">out, 1, ap_fifo, txApp2stateTable_upd_req, pointer</column>
<column name="rxEng2stateTable_upd_req_dout">in, 96, ap_fifo, rxEng2stateTable_upd_req, pointer</column>
<column name="rxEng2stateTable_upd_req_empty_n">in, 1, ap_fifo, rxEng2stateTable_upd_req, pointer</column>
<column name="rxEng2stateTable_upd_req_read">out, 1, ap_fifo, rxEng2stateTable_upd_req, pointer</column>
<column name="timer2stateTable_releaseState_dout">in, 16, ap_fifo, timer2stateTable_releaseState, pointer</column>
<column name="timer2stateTable_releaseState_empty_n">in, 1, ap_fifo, timer2stateTable_releaseState, pointer</column>
<column name="timer2stateTable_releaseState_read">out, 1, ap_fifo, timer2stateTable_releaseState, pointer</column>
<column name="txApp2stateTable_req_dout">in, 16, ap_fifo, txApp2stateTable_req, pointer</column>
<column name="txApp2stateTable_req_empty_n">in, 1, ap_fifo, txApp2stateTable_req, pointer</column>
<column name="txApp2stateTable_req_read">out, 1, ap_fifo, txApp2stateTable_req, pointer</column>
<column name="stateTable2sLookup_releaseSession_din">out, 16, ap_fifo, stateTable2sLookup_releaseSession, pointer</column>
<column name="stateTable2sLookup_releaseSession_full_n">in, 1, ap_fifo, stateTable2sLookup_releaseSession, pointer</column>
<column name="stateTable2sLookup_releaseSession_write">out, 1, ap_fifo, stateTable2sLookup_releaseSession, pointer</column>
<column name="stateTable2txApp_upd_rsp_din">out, 32, ap_fifo, stateTable2txApp_upd_rsp, pointer</column>
<column name="stateTable2txApp_upd_rsp_full_n">in, 1, ap_fifo, stateTable2txApp_upd_rsp, pointer</column>
<column name="stateTable2txApp_upd_rsp_write">out, 1, ap_fifo, stateTable2txApp_upd_rsp, pointer</column>
<column name="stateTable2rxEng_upd_rsp_din">out, 32, ap_fifo, stateTable2rxEng_upd_rsp, pointer</column>
<column name="stateTable2rxEng_upd_rsp_full_n">in, 1, ap_fifo, stateTable2rxEng_upd_rsp, pointer</column>
<column name="stateTable2rxEng_upd_rsp_write">out, 1, ap_fifo, stateTable2rxEng_upd_rsp, pointer</column>
<column name="stateTable2txApp_rsp_din">out, 32, ap_fifo, stateTable2txApp_rsp, pointer</column>
<column name="stateTable2txApp_rsp_full_n">in, 1, ap_fifo, stateTable2txApp_rsp, pointer</column>
<column name="stateTable2txApp_rsp_write">out, 1, ap_fifo, stateTable2txApp_rsp, pointer</column>
</table>
</item>
</section>
</profile>
