Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Feb  9 16:23:51 2023
| Host         : hp-claudio running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file ric_seq_onboard_timing_summary_routed.rpt -pb ric_seq_onboard_timing_summary_routed.pb -rpx ric_seq_onboard_timing_summary_routed.rpx -warn_on_violation
| Design       : ric_seq_onboard
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.819        0.000                      0                  138        0.210        0.000                      0                  138        4.500        0.000                       0                    76  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.819        0.000                      0                  138        0.210        0.000                      0                  138        4.500        0.000                       0                    76  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.819ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.210ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.819ns  (required time - arrival time)
  Source:                 btn_mode/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_mode/count_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.917ns  (logic 0.952ns (19.359%)  route 3.965ns (80.641%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.721     5.324    btn_mode/clk_IBUF_BUFG
    SLICE_X5Y88          FDRE                                         r  btn_mode/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDRE (Prop_fdre_C_Q)         0.456     5.780 r  btn_mode/count_reg[7]/Q
                         net (fo=2, routed)           0.651     6.431    btn_mode/count_reg_n_0_[7]
    SLICE_X5Y88          LUT4 (Prop_lut4_I2_O)        0.124     6.555 r  btn_mode/FSM_sequential_BTN_state[1]_i_6__0/O
                         net (fo=1, routed)           0.937     7.492    btn_mode/FSM_sequential_BTN_state[1]_i_6__0_n_0
    SLICE_X5Y90          LUT6 (Prop_lut6_I2_O)        0.124     7.616 r  btn_mode/FSM_sequential_BTN_state[1]_i_4__0/O
                         net (fo=2, routed)           0.560     8.176    btn_mode/FSM_sequential_BTN_state[1]_i_4__0_n_0
    SLICE_X6Y91          LUT4 (Prop_lut4_I1_O)        0.124     8.300 r  btn_mode/FSM_sequential_BTN_state[1]_i_2__0/O
                         net (fo=35, routed)          0.989     9.289    btn_mode/FSM_sequential_BTN_state[1]_i_2__0_n_0
    SLICE_X1Y87          LUT5 (Prop_lut5_I2_O)        0.124     9.413 r  btn_mode/count[31]_i_1__0/O
                         net (fo=31, routed)          0.828    10.241    btn_mode/count[31]_i_1__0_n_0
    SLICE_X5Y92          FDRE                                         r  btn_mode/count_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.602    15.025    btn_mode/clk_IBUF_BUFG
    SLICE_X5Y92          FDRE                                         r  btn_mode/count_reg[21]/C
                         clock pessimism              0.276    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X5Y92          FDRE (Setup_fdre_C_CE)      -0.205    15.060    btn_mode/count_reg[21]
  -------------------------------------------------------------------
                         required time                         15.060    
                         arrival time                         -10.241    
  -------------------------------------------------------------------
                         slack                                  4.819    

Slack (MET) :             4.819ns  (required time - arrival time)
  Source:                 btn_mode/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_mode/count_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.917ns  (logic 0.952ns (19.359%)  route 3.965ns (80.641%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.721     5.324    btn_mode/clk_IBUF_BUFG
    SLICE_X5Y88          FDRE                                         r  btn_mode/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDRE (Prop_fdre_C_Q)         0.456     5.780 r  btn_mode/count_reg[7]/Q
                         net (fo=2, routed)           0.651     6.431    btn_mode/count_reg_n_0_[7]
    SLICE_X5Y88          LUT4 (Prop_lut4_I2_O)        0.124     6.555 r  btn_mode/FSM_sequential_BTN_state[1]_i_6__0/O
                         net (fo=1, routed)           0.937     7.492    btn_mode/FSM_sequential_BTN_state[1]_i_6__0_n_0
    SLICE_X5Y90          LUT6 (Prop_lut6_I2_O)        0.124     7.616 r  btn_mode/FSM_sequential_BTN_state[1]_i_4__0/O
                         net (fo=2, routed)           0.560     8.176    btn_mode/FSM_sequential_BTN_state[1]_i_4__0_n_0
    SLICE_X6Y91          LUT4 (Prop_lut4_I1_O)        0.124     8.300 r  btn_mode/FSM_sequential_BTN_state[1]_i_2__0/O
                         net (fo=35, routed)          0.989     9.289    btn_mode/FSM_sequential_BTN_state[1]_i_2__0_n_0
    SLICE_X1Y87          LUT5 (Prop_lut5_I2_O)        0.124     9.413 r  btn_mode/count[31]_i_1__0/O
                         net (fo=31, routed)          0.828    10.241    btn_mode/count[31]_i_1__0_n_0
    SLICE_X5Y92          FDRE                                         r  btn_mode/count_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.602    15.025    btn_mode/clk_IBUF_BUFG
    SLICE_X5Y92          FDRE                                         r  btn_mode/count_reg[22]/C
                         clock pessimism              0.276    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X5Y92          FDRE (Setup_fdre_C_CE)      -0.205    15.060    btn_mode/count_reg[22]
  -------------------------------------------------------------------
                         required time                         15.060    
                         arrival time                         -10.241    
  -------------------------------------------------------------------
                         slack                                  4.819    

Slack (MET) :             4.819ns  (required time - arrival time)
  Source:                 btn_mode/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_mode/count_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.917ns  (logic 0.952ns (19.359%)  route 3.965ns (80.641%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.721     5.324    btn_mode/clk_IBUF_BUFG
    SLICE_X5Y88          FDRE                                         r  btn_mode/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDRE (Prop_fdre_C_Q)         0.456     5.780 r  btn_mode/count_reg[7]/Q
                         net (fo=2, routed)           0.651     6.431    btn_mode/count_reg_n_0_[7]
    SLICE_X5Y88          LUT4 (Prop_lut4_I2_O)        0.124     6.555 r  btn_mode/FSM_sequential_BTN_state[1]_i_6__0/O
                         net (fo=1, routed)           0.937     7.492    btn_mode/FSM_sequential_BTN_state[1]_i_6__0_n_0
    SLICE_X5Y90          LUT6 (Prop_lut6_I2_O)        0.124     7.616 r  btn_mode/FSM_sequential_BTN_state[1]_i_4__0/O
                         net (fo=2, routed)           0.560     8.176    btn_mode/FSM_sequential_BTN_state[1]_i_4__0_n_0
    SLICE_X6Y91          LUT4 (Prop_lut4_I1_O)        0.124     8.300 r  btn_mode/FSM_sequential_BTN_state[1]_i_2__0/O
                         net (fo=35, routed)          0.989     9.289    btn_mode/FSM_sequential_BTN_state[1]_i_2__0_n_0
    SLICE_X1Y87          LUT5 (Prop_lut5_I2_O)        0.124     9.413 r  btn_mode/count[31]_i_1__0/O
                         net (fo=31, routed)          0.828    10.241    btn_mode/count[31]_i_1__0_n_0
    SLICE_X5Y92          FDRE                                         r  btn_mode/count_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.602    15.025    btn_mode/clk_IBUF_BUFG
    SLICE_X5Y92          FDRE                                         r  btn_mode/count_reg[25]/C
                         clock pessimism              0.276    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X5Y92          FDRE (Setup_fdre_C_CE)      -0.205    15.060    btn_mode/count_reg[25]
  -------------------------------------------------------------------
                         required time                         15.060    
                         arrival time                         -10.241    
  -------------------------------------------------------------------
                         slack                                  4.819    

Slack (MET) :             4.819ns  (required time - arrival time)
  Source:                 btn_mode/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_mode/count_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.917ns  (logic 0.952ns (19.359%)  route 3.965ns (80.641%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.721     5.324    btn_mode/clk_IBUF_BUFG
    SLICE_X5Y88          FDRE                                         r  btn_mode/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDRE (Prop_fdre_C_Q)         0.456     5.780 r  btn_mode/count_reg[7]/Q
                         net (fo=2, routed)           0.651     6.431    btn_mode/count_reg_n_0_[7]
    SLICE_X5Y88          LUT4 (Prop_lut4_I2_O)        0.124     6.555 r  btn_mode/FSM_sequential_BTN_state[1]_i_6__0/O
                         net (fo=1, routed)           0.937     7.492    btn_mode/FSM_sequential_BTN_state[1]_i_6__0_n_0
    SLICE_X5Y90          LUT6 (Prop_lut6_I2_O)        0.124     7.616 r  btn_mode/FSM_sequential_BTN_state[1]_i_4__0/O
                         net (fo=2, routed)           0.560     8.176    btn_mode/FSM_sequential_BTN_state[1]_i_4__0_n_0
    SLICE_X6Y91          LUT4 (Prop_lut4_I1_O)        0.124     8.300 r  btn_mode/FSM_sequential_BTN_state[1]_i_2__0/O
                         net (fo=35, routed)          0.989     9.289    btn_mode/FSM_sequential_BTN_state[1]_i_2__0_n_0
    SLICE_X1Y87          LUT5 (Prop_lut5_I2_O)        0.124     9.413 r  btn_mode/count[31]_i_1__0/O
                         net (fo=31, routed)          0.828    10.241    btn_mode/count[31]_i_1__0_n_0
    SLICE_X5Y92          FDRE                                         r  btn_mode/count_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.602    15.025    btn_mode/clk_IBUF_BUFG
    SLICE_X5Y92          FDRE                                         r  btn_mode/count_reg[27]/C
                         clock pessimism              0.276    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X5Y92          FDRE (Setup_fdre_C_CE)      -0.205    15.060    btn_mode/count_reg[27]
  -------------------------------------------------------------------
                         required time                         15.060    
                         arrival time                         -10.241    
  -------------------------------------------------------------------
                         slack                                  4.819    

Slack (MET) :             4.819ns  (required time - arrival time)
  Source:                 btn_mode/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_mode/count_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.917ns  (logic 0.952ns (19.359%)  route 3.965ns (80.641%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.721     5.324    btn_mode/clk_IBUF_BUFG
    SLICE_X5Y88          FDRE                                         r  btn_mode/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDRE (Prop_fdre_C_Q)         0.456     5.780 r  btn_mode/count_reg[7]/Q
                         net (fo=2, routed)           0.651     6.431    btn_mode/count_reg_n_0_[7]
    SLICE_X5Y88          LUT4 (Prop_lut4_I2_O)        0.124     6.555 r  btn_mode/FSM_sequential_BTN_state[1]_i_6__0/O
                         net (fo=1, routed)           0.937     7.492    btn_mode/FSM_sequential_BTN_state[1]_i_6__0_n_0
    SLICE_X5Y90          LUT6 (Prop_lut6_I2_O)        0.124     7.616 r  btn_mode/FSM_sequential_BTN_state[1]_i_4__0/O
                         net (fo=2, routed)           0.560     8.176    btn_mode/FSM_sequential_BTN_state[1]_i_4__0_n_0
    SLICE_X6Y91          LUT4 (Prop_lut4_I1_O)        0.124     8.300 r  btn_mode/FSM_sequential_BTN_state[1]_i_2__0/O
                         net (fo=35, routed)          0.989     9.289    btn_mode/FSM_sequential_BTN_state[1]_i_2__0_n_0
    SLICE_X1Y87          LUT5 (Prop_lut5_I2_O)        0.124     9.413 r  btn_mode/count[31]_i_1__0/O
                         net (fo=31, routed)          0.828    10.241    btn_mode/count[31]_i_1__0_n_0
    SLICE_X5Y92          FDRE                                         r  btn_mode/count_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.602    15.025    btn_mode/clk_IBUF_BUFG
    SLICE_X5Y92          FDRE                                         r  btn_mode/count_reg[28]/C
                         clock pessimism              0.276    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X5Y92          FDRE (Setup_fdre_C_CE)      -0.205    15.060    btn_mode/count_reg[28]
  -------------------------------------------------------------------
                         required time                         15.060    
                         arrival time                         -10.241    
  -------------------------------------------------------------------
                         slack                                  4.819    

Slack (MET) :             4.819ns  (required time - arrival time)
  Source:                 btn_mode/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_mode/count_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.917ns  (logic 0.952ns (19.359%)  route 3.965ns (80.641%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.721     5.324    btn_mode/clk_IBUF_BUFG
    SLICE_X5Y88          FDRE                                         r  btn_mode/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDRE (Prop_fdre_C_Q)         0.456     5.780 r  btn_mode/count_reg[7]/Q
                         net (fo=2, routed)           0.651     6.431    btn_mode/count_reg_n_0_[7]
    SLICE_X5Y88          LUT4 (Prop_lut4_I2_O)        0.124     6.555 r  btn_mode/FSM_sequential_BTN_state[1]_i_6__0/O
                         net (fo=1, routed)           0.937     7.492    btn_mode/FSM_sequential_BTN_state[1]_i_6__0_n_0
    SLICE_X5Y90          LUT6 (Prop_lut6_I2_O)        0.124     7.616 r  btn_mode/FSM_sequential_BTN_state[1]_i_4__0/O
                         net (fo=2, routed)           0.560     8.176    btn_mode/FSM_sequential_BTN_state[1]_i_4__0_n_0
    SLICE_X6Y91          LUT4 (Prop_lut4_I1_O)        0.124     8.300 r  btn_mode/FSM_sequential_BTN_state[1]_i_2__0/O
                         net (fo=35, routed)          0.989     9.289    btn_mode/FSM_sequential_BTN_state[1]_i_2__0_n_0
    SLICE_X1Y87          LUT5 (Prop_lut5_I2_O)        0.124     9.413 r  btn_mode/count[31]_i_1__0/O
                         net (fo=31, routed)          0.828    10.241    btn_mode/count[31]_i_1__0_n_0
    SLICE_X5Y92          FDRE                                         r  btn_mode/count_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.602    15.025    btn_mode/clk_IBUF_BUFG
    SLICE_X5Y92          FDRE                                         r  btn_mode/count_reg[30]/C
                         clock pessimism              0.276    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X5Y92          FDRE (Setup_fdre_C_CE)      -0.205    15.060    btn_mode/count_reg[30]
  -------------------------------------------------------------------
                         required time                         15.060    
                         arrival time                         -10.241    
  -------------------------------------------------------------------
                         slack                                  4.819    

Slack (MET) :             4.822ns  (required time - arrival time)
  Source:                 btn_mode/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_mode/count_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.914ns  (logic 0.952ns (19.372%)  route 3.962ns (80.628%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.721     5.324    btn_mode/clk_IBUF_BUFG
    SLICE_X5Y88          FDRE                                         r  btn_mode/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDRE (Prop_fdre_C_Q)         0.456     5.780 r  btn_mode/count_reg[7]/Q
                         net (fo=2, routed)           0.651     6.431    btn_mode/count_reg_n_0_[7]
    SLICE_X5Y88          LUT4 (Prop_lut4_I2_O)        0.124     6.555 r  btn_mode/FSM_sequential_BTN_state[1]_i_6__0/O
                         net (fo=1, routed)           0.937     7.492    btn_mode/FSM_sequential_BTN_state[1]_i_6__0_n_0
    SLICE_X5Y90          LUT6 (Prop_lut6_I2_O)        0.124     7.616 r  btn_mode/FSM_sequential_BTN_state[1]_i_4__0/O
                         net (fo=2, routed)           0.560     8.176    btn_mode/FSM_sequential_BTN_state[1]_i_4__0_n_0
    SLICE_X6Y91          LUT4 (Prop_lut4_I1_O)        0.124     8.300 r  btn_mode/FSM_sequential_BTN_state[1]_i_2__0/O
                         net (fo=35, routed)          0.989     9.289    btn_mode/FSM_sequential_BTN_state[1]_i_2__0_n_0
    SLICE_X1Y87          LUT5 (Prop_lut5_I2_O)        0.124     9.413 r  btn_mode/count[31]_i_1__0/O
                         net (fo=31, routed)          0.825    10.238    btn_mode/count[31]_i_1__0_n_0
    SLICE_X5Y91          FDRE                                         r  btn_mode/count_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.602    15.025    btn_mode/clk_IBUF_BUFG
    SLICE_X5Y91          FDRE                                         r  btn_mode/count_reg[18]/C
                         clock pessimism              0.276    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X5Y91          FDRE (Setup_fdre_C_CE)      -0.205    15.060    btn_mode/count_reg[18]
  -------------------------------------------------------------------
                         required time                         15.060    
                         arrival time                         -10.238    
  -------------------------------------------------------------------
                         slack                                  4.822    

Slack (MET) :             4.822ns  (required time - arrival time)
  Source:                 btn_mode/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_mode/count_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.914ns  (logic 0.952ns (19.372%)  route 3.962ns (80.628%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.721     5.324    btn_mode/clk_IBUF_BUFG
    SLICE_X5Y88          FDRE                                         r  btn_mode/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDRE (Prop_fdre_C_Q)         0.456     5.780 r  btn_mode/count_reg[7]/Q
                         net (fo=2, routed)           0.651     6.431    btn_mode/count_reg_n_0_[7]
    SLICE_X5Y88          LUT4 (Prop_lut4_I2_O)        0.124     6.555 r  btn_mode/FSM_sequential_BTN_state[1]_i_6__0/O
                         net (fo=1, routed)           0.937     7.492    btn_mode/FSM_sequential_BTN_state[1]_i_6__0_n_0
    SLICE_X5Y90          LUT6 (Prop_lut6_I2_O)        0.124     7.616 r  btn_mode/FSM_sequential_BTN_state[1]_i_4__0/O
                         net (fo=2, routed)           0.560     8.176    btn_mode/FSM_sequential_BTN_state[1]_i_4__0_n_0
    SLICE_X6Y91          LUT4 (Prop_lut4_I1_O)        0.124     8.300 r  btn_mode/FSM_sequential_BTN_state[1]_i_2__0/O
                         net (fo=35, routed)          0.989     9.289    btn_mode/FSM_sequential_BTN_state[1]_i_2__0_n_0
    SLICE_X1Y87          LUT5 (Prop_lut5_I2_O)        0.124     9.413 r  btn_mode/count[31]_i_1__0/O
                         net (fo=31, routed)          0.825    10.238    btn_mode/count[31]_i_1__0_n_0
    SLICE_X5Y91          FDRE                                         r  btn_mode/count_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.602    15.025    btn_mode/clk_IBUF_BUFG
    SLICE_X5Y91          FDRE                                         r  btn_mode/count_reg[19]/C
                         clock pessimism              0.276    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X5Y91          FDRE (Setup_fdre_C_CE)      -0.205    15.060    btn_mode/count_reg[19]
  -------------------------------------------------------------------
                         required time                         15.060    
                         arrival time                         -10.238    
  -------------------------------------------------------------------
                         slack                                  4.822    

Slack (MET) :             4.822ns  (required time - arrival time)
  Source:                 btn_mode/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_mode/count_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.914ns  (logic 0.952ns (19.372%)  route 3.962ns (80.628%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.721     5.324    btn_mode/clk_IBUF_BUFG
    SLICE_X5Y88          FDRE                                         r  btn_mode/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDRE (Prop_fdre_C_Q)         0.456     5.780 r  btn_mode/count_reg[7]/Q
                         net (fo=2, routed)           0.651     6.431    btn_mode/count_reg_n_0_[7]
    SLICE_X5Y88          LUT4 (Prop_lut4_I2_O)        0.124     6.555 r  btn_mode/FSM_sequential_BTN_state[1]_i_6__0/O
                         net (fo=1, routed)           0.937     7.492    btn_mode/FSM_sequential_BTN_state[1]_i_6__0_n_0
    SLICE_X5Y90          LUT6 (Prop_lut6_I2_O)        0.124     7.616 r  btn_mode/FSM_sequential_BTN_state[1]_i_4__0/O
                         net (fo=2, routed)           0.560     8.176    btn_mode/FSM_sequential_BTN_state[1]_i_4__0_n_0
    SLICE_X6Y91          LUT4 (Prop_lut4_I1_O)        0.124     8.300 r  btn_mode/FSM_sequential_BTN_state[1]_i_2__0/O
                         net (fo=35, routed)          0.989     9.289    btn_mode/FSM_sequential_BTN_state[1]_i_2__0_n_0
    SLICE_X1Y87          LUT5 (Prop_lut5_I2_O)        0.124     9.413 r  btn_mode/count[31]_i_1__0/O
                         net (fo=31, routed)          0.825    10.238    btn_mode/count[31]_i_1__0_n_0
    SLICE_X5Y91          FDRE                                         r  btn_mode/count_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.602    15.025    btn_mode/clk_IBUF_BUFG
    SLICE_X5Y91          FDRE                                         r  btn_mode/count_reg[20]/C
                         clock pessimism              0.276    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X5Y91          FDRE (Setup_fdre_C_CE)      -0.205    15.060    btn_mode/count_reg[20]
  -------------------------------------------------------------------
                         required time                         15.060    
                         arrival time                         -10.238    
  -------------------------------------------------------------------
                         slack                                  4.822    

Slack (MET) :             4.822ns  (required time - arrival time)
  Source:                 btn_mode/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_mode/count_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.914ns  (logic 0.952ns (19.372%)  route 3.962ns (80.628%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.721     5.324    btn_mode/clk_IBUF_BUFG
    SLICE_X5Y88          FDRE                                         r  btn_mode/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDRE (Prop_fdre_C_Q)         0.456     5.780 r  btn_mode/count_reg[7]/Q
                         net (fo=2, routed)           0.651     6.431    btn_mode/count_reg_n_0_[7]
    SLICE_X5Y88          LUT4 (Prop_lut4_I2_O)        0.124     6.555 r  btn_mode/FSM_sequential_BTN_state[1]_i_6__0/O
                         net (fo=1, routed)           0.937     7.492    btn_mode/FSM_sequential_BTN_state[1]_i_6__0_n_0
    SLICE_X5Y90          LUT6 (Prop_lut6_I2_O)        0.124     7.616 r  btn_mode/FSM_sequential_BTN_state[1]_i_4__0/O
                         net (fo=2, routed)           0.560     8.176    btn_mode/FSM_sequential_BTN_state[1]_i_4__0_n_0
    SLICE_X6Y91          LUT4 (Prop_lut4_I1_O)        0.124     8.300 r  btn_mode/FSM_sequential_BTN_state[1]_i_2__0/O
                         net (fo=35, routed)          0.989     9.289    btn_mode/FSM_sequential_BTN_state[1]_i_2__0_n_0
    SLICE_X1Y87          LUT5 (Prop_lut5_I2_O)        0.124     9.413 r  btn_mode/count[31]_i_1__0/O
                         net (fo=31, routed)          0.825    10.238    btn_mode/count[31]_i_1__0_n_0
    SLICE_X5Y91          FDRE                                         r  btn_mode/count_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.602    15.025    btn_mode/clk_IBUF_BUFG
    SLICE_X5Y91          FDRE                                         r  btn_mode/count_reg[31]/C
                         clock pessimism              0.276    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X5Y91          FDRE (Setup_fdre_C_CE)      -0.205    15.060    btn_mode/count_reg[31]
  -------------------------------------------------------------------
                         required time                         15.060    
                         arrival time                         -10.238    
  -------------------------------------------------------------------
                         slack                                  4.822    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 btn_ing/FSM_sequential_BTN_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_ing/FSM_sequential_BTN_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.227ns (75.183%)  route 0.075ns (24.817%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.603     1.522    btn_ing/clk_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  btn_ing/FSM_sequential_BTN_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.128     1.650 r  btn_ing/FSM_sequential_BTN_state_reg[1]/Q
                         net (fo=5, routed)           0.075     1.725    btn_ing/BTN_state__0[1]
    SLICE_X0Y91          LUT4 (Prop_lut4_I0_O)        0.099     1.824 r  btn_ing/FSM_sequential_BTN_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.824    btn_ing/FSM_sequential_BTN_state[0]_i_1_n_0
    SLICE_X0Y91          FDRE                                         r  btn_ing/FSM_sequential_BTN_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.876     2.041    btn_ing/clk_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  btn_ing/FSM_sequential_BTN_state_reg[0]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X0Y91          FDRE (Hold_fdre_C_D)         0.092     1.614    btn_ing/FSM_sequential_BTN_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 btn_mode/FSM_sequential_BTN_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_mode/FSM_sequential_BTN_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.227ns (73.472%)  route 0.082ns (26.528%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.601     1.520    btn_mode/clk_IBUF_BUFG
    SLICE_X1Y87          FDRE                                         r  btn_mode/FSM_sequential_BTN_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDRE (Prop_fdre_C_Q)         0.128     1.648 r  btn_mode/FSM_sequential_BTN_state_reg[1]/Q
                         net (fo=5, routed)           0.082     1.730    btn_mode/BTN_state__0[1]
    SLICE_X1Y87          LUT4 (Prop_lut4_I0_O)        0.099     1.829 r  btn_mode/FSM_sequential_BTN_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.829    btn_mode/FSM_sequential_BTN_state[0]_i_1__0_n_0
    SLICE_X1Y87          FDRE                                         r  btn_mode/FSM_sequential_BTN_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.873     2.038    btn_mode/clk_IBUF_BUFG
    SLICE_X1Y87          FDRE                                         r  btn_mode/FSM_sequential_BTN_state_reg[0]/C
                         clock pessimism             -0.517     1.520    
    SLICE_X1Y87          FDRE (Hold_fdre_C_D)         0.092     1.612    btn_mode/FSM_sequential_BTN_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 btn_ing/FSM_sequential_BTN_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_ing/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.212%)  route 0.170ns (47.788%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.603     1.522    btn_ing/clk_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  btn_ing/FSM_sequential_BTN_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  btn_ing/FSM_sequential_BTN_state_reg[0]/Q
                         net (fo=5, routed)           0.170     1.834    btn_ing/BTN_state__0[0]
    SLICE_X1Y91          LUT6 (Prop_lut6_I1_O)        0.045     1.879 r  btn_ing/count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.879    btn_ing/count[0]_i_1_n_0
    SLICE_X1Y91          FDRE                                         r  btn_ing/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.876     2.041    btn_ing/clk_IBUF_BUFG
    SLICE_X1Y91          FDRE                                         r  btn_ing/count_reg[0]/C
                         clock pessimism             -0.505     1.535    
    SLICE_X1Y91          FDRE (Hold_fdre_C_D)         0.091     1.626    btn_ing/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 btn_mode/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_mode/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.162%)  route 0.185ns (49.838%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.601     1.520    btn_mode/clk_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  btn_mode/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  btn_mode/count_reg[0]/Q
                         net (fo=3, routed)           0.185     1.846    btn_mode/count_reg_n_0_[0]
    SLICE_X0Y87          LUT6 (Prop_lut6_I3_O)        0.045     1.891 r  btn_mode/count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.891    btn_mode/count[0]_i_1_n_0
    SLICE_X0Y87          FDRE                                         r  btn_mode/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.873     2.038    btn_mode/clk_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  btn_mode/count_reg[0]/C
                         clock pessimism             -0.517     1.520    
    SLICE_X0Y87          FDRE (Hold_fdre_C_D)         0.091     1.611    btn_mode/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 riconoscitore/stato_corrente_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            riconoscitore/stato_corrente_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.712%)  route 0.196ns (51.288%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.602     1.521    riconoscitore/CLK
    SLICE_X0Y89          FDRE                                         r  riconoscitore/stato_corrente_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  riconoscitore/stato_corrente_reg[0]/Q
                         net (fo=6, routed)           0.196     1.858    riconoscitore/stato_corrente_reg_n_0_[0]
    SLICE_X0Y89          LUT6 (Prop_lut6_I5_O)        0.045     1.903 r  riconoscitore/stato_corrente[0]_i_1/O
                         net (fo=1, routed)           0.000     1.903    riconoscitore/stato_corrente[0]_i_1_n_0
    SLICE_X0Y89          FDRE                                         r  riconoscitore/stato_corrente_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.875     2.040    riconoscitore/CLK
    SLICE_X0Y89          FDRE                                         r  riconoscitore/stato_corrente_reg[0]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X0Y89          FDRE (Hold_fdre_C_D)         0.091     1.612    riconoscitore/stato_corrente_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 riconoscitore/stato_corrente_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            riconoscitore/stato_corrente_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.581%)  route 0.197ns (51.419%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.602     1.521    riconoscitore/CLK
    SLICE_X0Y88          FDRE                                         r  riconoscitore/stato_corrente_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  riconoscitore/stato_corrente_reg[1]/Q
                         net (fo=7, routed)           0.197     1.859    riconoscitore/stato_corrente_reg_n_0_[1]
    SLICE_X0Y88          LUT6 (Prop_lut6_I5_O)        0.045     1.904 r  riconoscitore/stato_corrente[1]_i_1/O
                         net (fo=1, routed)           0.000     1.904    riconoscitore/stato_corrente[1]_i_1_n_0
    SLICE_X0Y88          FDRE                                         r  riconoscitore/stato_corrente_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.875     2.040    riconoscitore/CLK
    SLICE_X0Y88          FDRE                                         r  riconoscitore/stato_corrente_reg[1]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X0Y88          FDRE (Hold_fdre_C_D)         0.091     1.612    riconoscitore/stato_corrente_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 btn_mode/FSM_sequential_BTN_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_mode/FSM_sequential_BTN_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.230ns (55.299%)  route 0.186ns (44.701%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.601     1.520    btn_mode/clk_IBUF_BUFG
    SLICE_X1Y87          FDRE                                         r  btn_mode/FSM_sequential_BTN_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDRE (Prop_fdre_C_Q)         0.128     1.648 r  btn_mode/FSM_sequential_BTN_state_reg[1]/Q
                         net (fo=5, routed)           0.186     1.834    btn_mode/BTN_state__0[1]
    SLICE_X1Y87          LUT4 (Prop_lut4_I3_O)        0.102     1.936 r  btn_mode/FSM_sequential_BTN_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.936    btn_mode/FSM_sequential_BTN_state[1]_i_1__0_n_0
    SLICE_X1Y87          FDRE                                         r  btn_mode/FSM_sequential_BTN_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.873     2.038    btn_mode/clk_IBUF_BUFG
    SLICE_X1Y87          FDRE                                         r  btn_mode/FSM_sequential_BTN_state_reg[1]/C
                         clock pessimism             -0.517     1.520    
    SLICE_X1Y87          FDRE (Hold_fdre_C_D)         0.107     1.627    btn_mode/FSM_sequential_BTN_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 riconoscitore/stato_corrente_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            riconoscitore/stato_corrente_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.209ns (50.184%)  route 0.207ns (49.816%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.601     1.520    riconoscitore/CLK
    SLICE_X2Y87          FDRE                                         r  riconoscitore/stato_corrente_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.164     1.684 f  riconoscitore/stato_corrente_reg[3]/Q
                         net (fo=6, routed)           0.207     1.892    riconoscitore/stato_corrente_reg_n_0_[3]
    SLICE_X0Y87          LUT6 (Prop_lut6_I1_O)        0.045     1.937 r  riconoscitore/stato_corrente[2]_i_1/O
                         net (fo=1, routed)           0.000     1.937    riconoscitore/stato_corrente[2]_i_1_n_0
    SLICE_X0Y87          FDRE                                         r  riconoscitore/stato_corrente_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.873     2.038    riconoscitore/CLK
    SLICE_X0Y87          FDRE                                         r  riconoscitore/stato_corrente_reg[2]/C
                         clock pessimism             -0.502     1.535    
    SLICE_X0Y87          FDRE (Hold_fdre_C_D)         0.092     1.627    riconoscitore/stato_corrente_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 btn_mode/FSM_sequential_BTN_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_mode/CLRD_BTN_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.227ns (54.974%)  route 0.186ns (45.026%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.601     1.520    btn_mode/clk_IBUF_BUFG
    SLICE_X1Y87          FDRE                                         r  btn_mode/FSM_sequential_BTN_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDRE (Prop_fdre_C_Q)         0.128     1.648 f  btn_mode/FSM_sequential_BTN_state_reg[1]/Q
                         net (fo=5, routed)           0.186     1.834    btn_mode/BTN_state__0[1]
    SLICE_X1Y87          LUT5 (Prop_lut5_I2_O)        0.099     1.933 r  btn_mode/CLRD_BTN_i_1__0/O
                         net (fo=1, routed)           0.000     1.933    btn_mode/CLRD_BTN_i_1__0_n_0
    SLICE_X1Y87          FDRE                                         r  btn_mode/CLRD_BTN_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.873     2.038    btn_mode/clk_IBUF_BUFG
    SLICE_X1Y87          FDRE                                         r  btn_mode/CLRD_BTN_reg/C
                         clock pessimism             -0.517     1.520    
    SLICE_X1Y87          FDRE (Hold_fdre_C_D)         0.091     1.611    btn_mode/CLRD_BTN_reg
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 btn_ing/FSM_sequential_BTN_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_ing/FSM_sequential_BTN_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.185ns (42.118%)  route 0.254ns (57.882%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.603     1.522    btn_ing/clk_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  btn_ing/FSM_sequential_BTN_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  btn_ing/FSM_sequential_BTN_state_reg[0]/Q
                         net (fo=5, routed)           0.254     1.918    btn_ing/BTN_state__0[0]
    SLICE_X0Y91          LUT4 (Prop_lut4_I2_O)        0.044     1.962 r  btn_ing/FSM_sequential_BTN_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.962    btn_ing/FSM_sequential_BTN_state[1]_i_1_n_0
    SLICE_X0Y91          FDRE                                         r  btn_ing/FSM_sequential_BTN_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.876     2.041    btn_ing/clk_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  btn_ing/FSM_sequential_BTN_state_reg[1]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X0Y91          FDRE (Hold_fdre_C_D)         0.107     1.629    btn_ing/FSM_sequential_BTN_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.332    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y91     btn_ing/CLRD_BTN_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y91     btn_ing/FSM_sequential_BTN_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y91     btn_ing/FSM_sequential_BTN_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y91     btn_ing/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y90     btn_ing/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y89     btn_ing/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y90     btn_ing/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y91     btn_ing/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y89     btn_ing/count_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y90     btn_ing/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y89     btn_ing/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y90     btn_ing/count_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y89     btn_ing/count_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y89     btn_ing/count_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y93     btn_ing/count_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y93     btn_ing/count_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y93     btn_ing/count_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y93     btn_ing/count_reg[26]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y93     btn_ing/count_reg[28]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y91     btn_ing/CLRD_BTN_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y91     btn_ing/FSM_sequential_BTN_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y91     btn_ing/FSM_sequential_BTN_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y91     btn_ing/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y90     btn_ing/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y89     btn_ing/count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y89     btn_ing/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y90     btn_ing/count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y91     btn_ing/count_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y89     btn_ing/count_reg[15]/C



