{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 18 09:40:53 2024 " "Info: Processing started: Mon Mar 18 09:40:53 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off register-8 -c register-8 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off register-8 -c register-8 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "PC " "Info: Assuming node \"PC\" is an undefined clock" {  } { { "register-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/Project/register-8/register-8.bdf" { { 24 32 200 40 "PC" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "PC" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "PC " "Info: No valid register-to-register data paths exist for clock \"PC\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "register-4:inst1\|inst3 D0 PC 5.146 ns register " "Info: tsu for register \"register-4:inst1\|inst3\" (data pin = \"D0\", clock pin = \"PC\") is 5.146 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.051 ns + Longest pin register " "Info: + Longest pin to register delay is 8.051 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns D0 1 PIN PIN_77 1 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_77; Fanout = 1; PIN Node = 'D0'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { D0 } "NODE_NAME" } } { "register-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/Project/register-8/register-8.bdf" { { 304 32 200 320 "D0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.763 ns) + CELL(0.206 ns) 7.943 ns register-4:inst1\|inst3~feeder 2 COMB LCCOMB_X33_Y7_N0 1 " "Info: 2: + IC(6.763 ns) + CELL(0.206 ns) = 7.943 ns; Loc. = LCCOMB_X33_Y7_N0; Fanout = 1; COMB Node = 'register-4:inst1\|inst3~feeder'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.969 ns" { D0 register-4:inst1|inst3~feeder } "NODE_NAME" } } { "../register-4/register-4.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/Project/register-4/register-4.bdf" { { 400 312 376 480 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 8.051 ns register-4:inst1\|inst3 3 REG LCFF_X33_Y7_N1 1 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 8.051 ns; Loc. = LCFF_X33_Y7_N1; Fanout = 1; REG Node = 'register-4:inst1\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { register-4:inst1|inst3~feeder register-4:inst1|inst3 } "NODE_NAME" } } { "../register-4/register-4.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/Project/register-4/register-4.bdf" { { 400 312 376 480 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.288 ns ( 16.00 % ) " "Info: Total cell delay = 1.288 ns ( 16.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.763 ns ( 84.00 % ) " "Info: Total interconnect delay = 6.763 ns ( 84.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.051 ns" { D0 register-4:inst1|inst3~feeder register-4:inst1|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.051 ns" { D0 {} D0~combout {} register-4:inst1|inst3~feeder {} register-4:inst1|inst3 {} } { 0.000ns 0.000ns 6.763ns 0.000ns } { 0.000ns 0.974ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "../register-4/register-4.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/Project/register-4/register-4.bdf" { { 400 312 376 480 "inst3" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PC destination 2.865 ns - Shortest register " "Info: - Shortest clock path from clock \"PC\" to destination register is 2.865 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns PC 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'PC'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC } "NODE_NAME" } } { "register-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/Project/register-8/register-8.bdf" { { 24 32 200 40 "PC" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.289 ns PC~clkctrl 2 COMB CLKCTRL_G6 6 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.289 ns; Loc. = CLKCTRL_G6; Fanout = 6; COMB Node = 'PC~clkctrl'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { PC PC~clkctrl } "NODE_NAME" } } { "register-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/Project/register-8/register-8.bdf" { { 24 32 200 40 "PC" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.910 ns) + CELL(0.666 ns) 2.865 ns register-4:inst1\|inst3 3 REG LCFF_X33_Y7_N1 1 " "Info: 3: + IC(0.910 ns) + CELL(0.666 ns) = 2.865 ns; Loc. = LCFF_X33_Y7_N1; Fanout = 1; REG Node = 'register-4:inst1\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.576 ns" { PC~clkctrl register-4:inst1|inst3 } "NODE_NAME" } } { "../register-4/register-4.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/Project/register-4/register-4.bdf" { { 400 312 376 480 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.816 ns ( 63.39 % ) " "Info: Total cell delay = 1.816 ns ( 63.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.049 ns ( 36.61 % ) " "Info: Total interconnect delay = 1.049 ns ( 36.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.865 ns" { PC PC~clkctrl register-4:inst1|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.865 ns" { PC {} PC~combout {} PC~clkctrl {} register-4:inst1|inst3 {} } { 0.000ns 0.000ns 0.139ns 0.910ns } { 0.000ns 1.150ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.051 ns" { D0 register-4:inst1|inst3~feeder register-4:inst1|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.051 ns" { D0 {} D0~combout {} register-4:inst1|inst3~feeder {} register-4:inst1|inst3 {} } { 0.000ns 0.000ns 6.763ns 0.000ns } { 0.000ns 0.974ns 0.206ns 0.108ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.865 ns" { PC PC~clkctrl register-4:inst1|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.865 ns" { PC {} PC~combout {} PC~clkctrl {} register-4:inst1|inst3 {} } { 0.000ns 0.000ns 0.139ns 0.910ns } { 0.000ns 1.150ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "PC Q2 register-4:inst1\|inst1 9.381 ns register " "Info: tco from clock \"PC\" to destination pin \"Q2\" through register \"register-4:inst1\|inst1\" is 9.381 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PC source 2.875 ns + Longest register " "Info: + Longest clock path from clock \"PC\" to source register is 2.875 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns PC 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'PC'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC } "NODE_NAME" } } { "register-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/Project/register-8/register-8.bdf" { { 24 32 200 40 "PC" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.289 ns PC~clkctrl 2 COMB CLKCTRL_G6 6 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.289 ns; Loc. = CLKCTRL_G6; Fanout = 6; COMB Node = 'PC~clkctrl'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { PC PC~clkctrl } "NODE_NAME" } } { "register-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/Project/register-8/register-8.bdf" { { 24 32 200 40 "PC" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.920 ns) + CELL(0.666 ns) 2.875 ns register-4:inst1\|inst1 3 REG LCFF_X23_Y3_N1 1 " "Info: 3: + IC(0.920 ns) + CELL(0.666 ns) = 2.875 ns; Loc. = LCFF_X23_Y3_N1; Fanout = 1; REG Node = 'register-4:inst1\|inst1'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.586 ns" { PC~clkctrl register-4:inst1|inst1 } "NODE_NAME" } } { "../register-4/register-4.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/Project/register-4/register-4.bdf" { { 160 312 376 240 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.816 ns ( 63.17 % ) " "Info: Total cell delay = 1.816 ns ( 63.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.059 ns ( 36.83 % ) " "Info: Total interconnect delay = 1.059 ns ( 36.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.875 ns" { PC PC~clkctrl register-4:inst1|inst1 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.875 ns" { PC {} PC~combout {} PC~clkctrl {} register-4:inst1|inst1 {} } { 0.000ns 0.000ns 0.139ns 0.920ns } { 0.000ns 1.150ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "../register-4/register-4.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/Project/register-4/register-4.bdf" { { 160 312 376 240 "inst1" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.202 ns + Longest register pin " "Info: + Longest register to pin delay is 6.202 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register-4:inst1\|inst1 1 REG LCFF_X23_Y3_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y3_N1; Fanout = 1; REG Node = 'register-4:inst1\|inst1'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-4:inst1|inst1 } "NODE_NAME" } } { "../register-4/register-4.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/Project/register-4/register-4.bdf" { { 160 312 376 240 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.096 ns) + CELL(3.106 ns) 6.202 ns Q2 2 PIN PIN_144 0 " "Info: 2: + IC(3.096 ns) + CELL(3.106 ns) = 6.202 ns; Loc. = PIN_144; Fanout = 0; PIN Node = 'Q2'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.202 ns" { register-4:inst1|inst1 Q2 } "NODE_NAME" } } { "register-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/Project/register-8/register-8.bdf" { { 256 408 584 272 "Q2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.106 ns ( 50.08 % ) " "Info: Total cell delay = 3.106 ns ( 50.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.096 ns ( 49.92 % ) " "Info: Total interconnect delay = 3.096 ns ( 49.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.202 ns" { register-4:inst1|inst1 Q2 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.202 ns" { register-4:inst1|inst1 {} Q2 {} } { 0.000ns 3.096ns } { 0.000ns 3.106ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.875 ns" { PC PC~clkctrl register-4:inst1|inst1 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.875 ns" { PC {} PC~combout {} PC~clkctrl {} register-4:inst1|inst1 {} } { 0.000ns 0.000ns 0.139ns 0.920ns } { 0.000ns 1.150ns 0.000ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.202 ns" { register-4:inst1|inst1 Q2 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.202 ns" { register-4:inst1|inst1 {} Q2 {} } { 0.000ns 3.096ns } { 0.000ns 3.106ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "register-4:inst\|inst2 D5 PC -3.807 ns register " "Info: th for register \"register-4:inst\|inst2\" (data pin = \"D5\", clock pin = \"PC\") is -3.807 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PC destination 2.878 ns + Longest register " "Info: + Longest clock path from clock \"PC\" to destination register is 2.878 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns PC 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'PC'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC } "NODE_NAME" } } { "register-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/Project/register-8/register-8.bdf" { { 24 32 200 40 "PC" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.289 ns PC~clkctrl 2 COMB CLKCTRL_G6 6 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.289 ns; Loc. = CLKCTRL_G6; Fanout = 6; COMB Node = 'PC~clkctrl'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { PC PC~clkctrl } "NODE_NAME" } } { "register-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/Project/register-8/register-8.bdf" { { 24 32 200 40 "PC" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.923 ns) + CELL(0.666 ns) 2.878 ns register-4:inst\|inst2 3 REG LCFF_X26_Y2_N1 1 " "Info: 3: + IC(0.923 ns) + CELL(0.666 ns) = 2.878 ns; Loc. = LCFF_X26_Y2_N1; Fanout = 1; REG Node = 'register-4:inst\|inst2'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.589 ns" { PC~clkctrl register-4:inst|inst2 } "NODE_NAME" } } { "../register-4/register-4.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/Project/register-4/register-4.bdf" { { 280 312 376 360 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.816 ns ( 63.10 % ) " "Info: Total cell delay = 1.816 ns ( 63.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.062 ns ( 36.90 % ) " "Info: Total interconnect delay = 1.062 ns ( 36.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.878 ns" { PC PC~clkctrl register-4:inst|inst2 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.878 ns" { PC {} PC~combout {} PC~clkctrl {} register-4:inst|inst2 {} } { 0.000ns 0.000ns 0.139ns 0.923ns } { 0.000ns 1.150ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "../register-4/register-4.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/Project/register-4/register-4.bdf" { { 280 312 376 360 "inst2" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.991 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.991 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.964 ns) 0.964 ns D5 1 PIN PIN_86 1 " "Info: 1: + IC(0.000 ns) + CELL(0.964 ns) = 0.964 ns; Loc. = PIN_86; Fanout = 1; PIN Node = 'D5'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { D5 } "NODE_NAME" } } { "register-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/Project/register-8/register-8.bdf" { { 120 32 200 136 "D5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.713 ns) + CELL(0.206 ns) 6.883 ns register-4:inst\|inst2~feeder 2 COMB LCCOMB_X26_Y2_N0 1 " "Info: 2: + IC(5.713 ns) + CELL(0.206 ns) = 6.883 ns; Loc. = LCCOMB_X26_Y2_N0; Fanout = 1; COMB Node = 'register-4:inst\|inst2~feeder'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.919 ns" { D5 register-4:inst|inst2~feeder } "NODE_NAME" } } { "../register-4/register-4.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/Project/register-4/register-4.bdf" { { 280 312 376 360 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 6.991 ns register-4:inst\|inst2 3 REG LCFF_X26_Y2_N1 1 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 6.991 ns; Loc. = LCFF_X26_Y2_N1; Fanout = 1; REG Node = 'register-4:inst\|inst2'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { register-4:inst|inst2~feeder register-4:inst|inst2 } "NODE_NAME" } } { "../register-4/register-4.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/Project/register-4/register-4.bdf" { { 280 312 376 360 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.278 ns ( 18.28 % ) " "Info: Total cell delay = 1.278 ns ( 18.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.713 ns ( 81.72 % ) " "Info: Total interconnect delay = 5.713 ns ( 81.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.991 ns" { D5 register-4:inst|inst2~feeder register-4:inst|inst2 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.991 ns" { D5 {} D5~combout {} register-4:inst|inst2~feeder {} register-4:inst|inst2 {} } { 0.000ns 0.000ns 5.713ns 0.000ns } { 0.000ns 0.964ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.878 ns" { PC PC~clkctrl register-4:inst|inst2 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.878 ns" { PC {} PC~combout {} PC~clkctrl {} register-4:inst|inst2 {} } { 0.000ns 0.000ns 0.139ns 0.923ns } { 0.000ns 1.150ns 0.000ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.991 ns" { D5 register-4:inst|inst2~feeder register-4:inst|inst2 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.991 ns" { D5 {} D5~combout {} register-4:inst|inst2~feeder {} register-4:inst|inst2 {} } { 0.000ns 0.000ns 5.713ns 0.000ns } { 0.000ns 0.964ns 0.206ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "181 " "Info: Peak virtual memory: 181 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 18 09:40:54 2024 " "Info: Processing ended: Mon Mar 18 09:40:54 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
