// Seed: 512316649
module module_0 #(
    parameter id_1 = 32'd71,
    parameter id_6 = 32'd80
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wor id_4;
  inout wire id_3;
  input wire id_2;
  inout wire _id_1;
  logic _id_6;
  ;
  assign id_4#(.id_1(1'd0)) = 1;
  wire id_7;
  wire id_8 = id_1;
  wire id_9;
  wire [id_6 : id_1] id_10;
endmodule
module module_1 #(
    parameter id_2 = 32'd68,
    parameter id_4 = 32'd67
) (
    id_1,
    _id_2,
    id_3,
    _id_4,
    id_5
);
  output wire id_5;
  inout wire _id_4;
  output wire id_3;
  inout wire _id_2;
  input wire id_1;
  wire [1 'b0 : 1] id_6;
  wire [id_4 : 1 'b0] id_7;
  assign id_5 = id_6;
  logic [7:0] id_8;
  assign id_2 = id_8[id_2];
  module_0 modCall_1 (
      id_2,
      id_7,
      id_7,
      id_3,
      id_7
  );
  wire id_9;
  assign id_9 = id_6;
endmodule
