#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Jan 21 12:21:06 2019
# Process ID: 1016044
# Current directory: C:/Users/Usuario/Documents/GitHub/TrabajoVHDL/ASCENSOR/Ascensor.runs/synth_1
# Command line: vivado.exe -log Ascensor.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Ascensor.tcl
# Log file: C:/Users/Usuario/Documents/GitHub/TrabajoVHDL/ASCENSOR/Ascensor.runs/synth_1/Ascensor.vds
# Journal file: C:/Users/Usuario/Documents/GitHub/TrabajoVHDL/ASCENSOR/Ascensor.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Ascensor.tcl -notrace
Command: synth_design -top Ascensor -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1024036 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 353.020 ; gain = 99.770
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Ascensor' [C:/Users/Usuario/Documents/GitHub/TrabajoVHDL/ASCENSOR/ASCENSOR.srcs/sources_1/new/Ascensor.vhd:15]
INFO: [Synth 8-3491] module 'Maquina_Estado' declared at 'C:/Users/Usuario/Documents/GitHub/TrabajoVHDL/Componentes/Maquina_Estado/Maquina_Estado.srcs/sources_1/new/Maquina_Estado.vhd:5' bound to instance 'inst_Maquina_Estado' of component 'Maquina_Estado' [C:/Users/Usuario/Documents/GitHub/TrabajoVHDL/ASCENSOR/ASCENSOR.srcs/sources_1/new/Ascensor.vhd:55]
INFO: [Synth 8-638] synthesizing module 'Maquina_Estado' [C:/Users/Usuario/Documents/GitHub/TrabajoVHDL/Componentes/Maquina_Estado/Maquina_Estado.srcs/sources_1/new/Maquina_Estado.vhd:16]
INFO: [Synth 8-226] default block is never used [C:/Users/Usuario/Documents/GitHub/TrabajoVHDL/Componentes/Maquina_Estado/Maquina_Estado.srcs/sources_1/new/Maquina_Estado.vhd:34]
WARNING: [Synth 8-614] signal 'temp' is read in the process but is not in the sensitivity list [C:/Users/Usuario/Documents/GitHub/TrabajoVHDL/Componentes/Maquina_Estado/Maquina_Estado.srcs/sources_1/new/Maquina_Estado.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'Maquina_Estado' (1#1) [C:/Users/Usuario/Documents/GitHub/TrabajoVHDL/Componentes/Maquina_Estado/Maquina_Estado.srcs/sources_1/new/Maquina_Estado.vhd:16]
INFO: [Synth 8-3491] module 'Pulse_register' declared at 'C:/Users/Usuario/Documents/GitHub/TrabajoVHDL/Componentes/Pulse_register/Pulse_register.srcs/sources_1/new/Pulse_register.vhd:4' bound to instance 'inst_Pulse_register' of component 'Pulse_register' [C:/Users/Usuario/Documents/GitHub/TrabajoVHDL/ASCENSOR/ASCENSOR.srcs/sources_1/new/Ascensor.vhd:64]
INFO: [Synth 8-638] synthesizing module 'Pulse_register' [C:/Users/Usuario/Documents/GitHub/TrabajoVHDL/Componentes/Pulse_register/Pulse_register.srcs/sources_1/new/Pulse_register.vhd:13]
INFO: [Synth 8-226] default block is never used [C:/Users/Usuario/Documents/GitHub/TrabajoVHDL/Componentes/Pulse_register/Pulse_register.srcs/sources_1/new/Pulse_register.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'Pulse_register' (2#1) [C:/Users/Usuario/Documents/GitHub/TrabajoVHDL/Componentes/Pulse_register/Pulse_register.srcs/sources_1/new/Pulse_register.vhd:13]
INFO: [Synth 8-3491] module 'Clk_divider' declared at 'C:/Users/Usuario/Documents/GitHub/TrabajoVHDL/Componentes/Clk_divider/Clk_divider.srcs/sources_1/new/Clk_divider.vhd:5' bound to instance 'inst_Clk_divider' of component 'Clk_divider' [C:/Users/Usuario/Documents/GitHub/TrabajoVHDL/ASCENSOR/ASCENSOR.srcs/sources_1/new/Ascensor.vhd:71]
INFO: [Synth 8-638] synthesizing module 'Clk_divider' [C:/Users/Usuario/Documents/GitHub/TrabajoVHDL/Componentes/Clk_divider/Clk_divider.srcs/sources_1/new/Clk_divider.vhd:12]
WARNING: [Synth 8-614] signal 'tmp' is read in the process but is not in the sensitivity list [C:/Users/Usuario/Documents/GitHub/TrabajoVHDL/Componentes/Clk_divider/Clk_divider.srcs/sources_1/new/Clk_divider.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'Clk_divider' (3#1) [C:/Users/Usuario/Documents/GitHub/TrabajoVHDL/Componentes/Clk_divider/Clk_divider.srcs/sources_1/new/Clk_divider.vhd:12]
INFO: [Synth 8-3491] module 'BCD' declared at 'C:/Users/Usuario/Documents/GitHub/TrabajoVHDL/Componentes/BCD/BCD.srcs/sources_1/new/BCD.vhd:4' bound to instance 'inst_BCD' of component 'BCD' [C:/Users/Usuario/Documents/GitHub/TrabajoVHDL/ASCENSOR/ASCENSOR.srcs/sources_1/new/Ascensor.vhd:76]
INFO: [Synth 8-638] synthesizing module 'BCD' [C:/Users/Usuario/Documents/GitHub/TrabajoVHDL/Componentes/BCD/BCD.srcs/sources_1/new/BCD.vhd:12]
INFO: [Synth 8-226] default block is never used [C:/Users/Usuario/Documents/GitHub/TrabajoVHDL/Componentes/BCD/BCD.srcs/sources_1/new/BCD.vhd:16]
INFO: [Synth 8-226] default block is never used [C:/Users/Usuario/Documents/GitHub/TrabajoVHDL/Componentes/BCD/BCD.srcs/sources_1/new/BCD.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'BCD' (4#1) [C:/Users/Usuario/Documents/GitHub/TrabajoVHDL/Componentes/BCD/BCD.srcs/sources_1/new/BCD.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'Ascensor' (5#1) [C:/Users/Usuario/Documents/GitHub/TrabajoVHDL/ASCENSOR/ASCENSOR.srcs/sources_1/new/Ascensor.vhd:15]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 407.652 ; gain = 154.402
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 407.652 ; gain = 154.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 407.652 ; gain = 154.402
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Usuario/Documents/GitHub/TrabajoVHDL/ASCENSOR/ASCENSOR.srcs/constrs_1/imports/bak/Nexys-4-DDR-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'BTNC'. [C:/Users/Usuario/Documents/GitHub/TrabajoVHDL/ASCENSOR/ASCENSOR.srcs/constrs_1/imports/bak/Nexys-4-DDR-Master.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Usuario/Documents/GitHub/TrabajoVHDL/ASCENSOR/ASCENSOR.srcs/constrs_1/imports/bak/Nexys-4-DDR-Master.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/Usuario/Documents/GitHub/TrabajoVHDL/ASCENSOR/ASCENSOR.srcs/constrs_1/imports/bak/Nexys-4-DDR-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Usuario/Documents/GitHub/TrabajoVHDL/ASCENSOR/ASCENSOR.srcs/constrs_1/imports/bak/Nexys-4-DDR-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Ascensor_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Ascensor_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 746.457 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:31 . Memory (MB): peak = 746.457 ; gain = 493.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:31 . Memory (MB): peak = 746.457 ; gain = 493.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:31 . Memory (MB): peak = 746.457 ; gain = 493.207
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Maquina_Estado'
INFO: [Synth 8-5544] ROM "puerta" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "puerta" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "puerta" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "motor" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "motor" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "motor" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "motor" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      s0 |                               00 |                               00
                      s1 |                               01 |                               01
                      s2 |                               10 |                               10
                      s3 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'Maquina_Estado'
WARNING: [Synth 8-327] inferring latch for variable 'temp_reg' [C:/Users/Usuario/Documents/GitHub/TrabajoVHDL/Componentes/Maquina_Estado/Maquina_Estado.srcs/sources_1/new/Maquina_Estado.vhd:58]
WARNING: [Synth 8-327] inferring latch for variable 'puerta_reg' [C:/Users/Usuario/Documents/GitHub/TrabajoVHDL/Componentes/Maquina_Estado/Maquina_Estado.srcs/sources_1/new/Maquina_Estado.vhd:51]
WARNING: [Synth 8-327] inferring latch for variable 'motor_reg' [C:/Users/Usuario/Documents/GitHub/TrabajoVHDL/Componentes/Maquina_Estado/Maquina_Estado.srcs/sources_1/new/Maquina_Estado.vhd:52]
WARNING: [Synth 8-327] inferring latch for variable 'moviendo_reg' [C:/Users/Usuario/Documents/GitHub/TrabajoVHDL/Componentes/Maquina_Estado/Maquina_Estado.srcs/sources_1/new/Maquina_Estado.vhd:53]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:32 . Memory (MB): peak = 746.457 ; gain = 493.207
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 15    
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 4     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 16    
	   4 Input      1 Bit        Muxes := 10    
	   5 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Maquina_Estado 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 14    
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 4     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 15    
	   4 Input      1 Bit        Muxes := 10    
	   5 Input      1 Bit        Muxes := 1     
Module Pulse_register 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module Clk_divider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module BCD 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "inst_Clk_divider/count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "inst_Clk_divider/tmp" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3917] design Ascensor has port display_number[5] driven by constant 0
WARNING: [Synth 8-3917] design Ascensor has port display_selection[7] driven by constant 1
WARNING: [Synth 8-3917] design Ascensor has port display_selection[6] driven by constant 1
WARNING: [Synth 8-3917] design Ascensor has port display_selection[5] driven by constant 1
WARNING: [Synth 8-3917] design Ascensor has port display_selection[4] driven by constant 1
INFO: [Synth 8-3886] merging instance 'inst_Maquina_Estado/moviendo_reg' (LD) to 'inst_Maquina_Estado/puerta_reg[0]'
WARNING: [Synth 8-3332] Sequential element (inst_Maquina_Estado/puerta_reg[1]) is unused and will be removed from module Ascensor.
WARNING: [Synth 8-3332] Sequential element (inst_Maquina_Estado/motor_reg[1]) is unused and will be removed from module Ascensor.
WARNING: [Synth 8-3332] Sequential element (inst_Maquina_Estado/motor_reg[0]) is unused and will be removed from module Ascensor.
WARNING: [Synth 8-3332] Sequential element (inst_Maquina_Estado/puerta_reg[0]) is unused and will be removed from module Ascensor.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:34 . Memory (MB): peak = 746.457 ; gain = 493.207
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:40 ; elapsed = 00:00:51 . Memory (MB): peak = 749.641 ; gain = 496.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:00:51 . Memory (MB): peak = 749.715 ; gain = 496.465
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:40 ; elapsed = 00:00:51 . Memory (MB): peak = 759.828 ; gain = 506.578
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:42 ; elapsed = 00:00:53 . Memory (MB): peak = 759.828 ; gain = 506.578
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:42 ; elapsed = 00:00:53 . Memory (MB): peak = 759.828 ; gain = 506.578
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:42 ; elapsed = 00:00:53 . Memory (MB): peak = 759.828 ; gain = 506.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:42 ; elapsed = 00:00:53 . Memory (MB): peak = 759.828 ; gain = 506.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:42 ; elapsed = 00:00:53 . Memory (MB): peak = 759.828 ; gain = 506.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:42 ; elapsed = 00:00:53 . Memory (MB): peak = 759.828 ; gain = 506.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT1   |     3|
|4     |LUT2   |     8|
|5     |LUT4   |     4|
|6     |LUT5   |    37|
|7     |LUT6   |     8|
|8     |FDCE   |    34|
|9     |FDPE   |     1|
|10    |FDRE   |     2|
|11    |LD     |     2|
|12    |IBUF   |     6|
|13    |OBUF   |    19|
+------+-------+------+

Report Instance Areas: 
+------+----------------------+---------------+------+
|      |Instance              |Module         |Cells |
+------+----------------------+---------------+------+
|1     |top                   |               |   133|
|2     |  inst_Clk_divider    |Clk_divider    |    83|
|3     |  inst_Maquina_Estado |Maquina_Estado |    18|
|4     |  inst_Pulse_register |Pulse_register |     6|
+------+----------------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:42 ; elapsed = 00:00:53 . Memory (MB): peak = 759.828 ; gain = 506.578
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 13 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:34 . Memory (MB): peak = 759.828 ; gain = 167.773
Synthesis Optimization Complete : Time (s): cpu = 00:00:42 ; elapsed = 00:00:53 . Memory (MB): peak = 759.828 ; gain = 506.578
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  LD => LDCE: 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
47 Infos, 16 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:58 . Memory (MB): peak = 769.672 ; gain = 528.754
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Usuario/Documents/GitHub/TrabajoVHDL/ASCENSOR/Ascensor.runs/synth_1/Ascensor.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Ascensor_utilization_synth.rpt -pb Ascensor_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.218 . Memory (MB): peak = 769.672 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Jan 21 12:22:10 2019...
