# compile vhdl design source files
vhdl xil_defaultlib  "../../../cs1170347_cs1170350_lab6.srcs/sources_1/new/debounce.vhd"
vhdl xil_defaultlib  "../../../cs1170347_cs1170350_lab6.srcs/sources_1/new/freq_div_2_14.vhd"
vhdl xil_defaultlib  "../../../cs1170347_cs1170350_lab6.srcs/sources_1/imports/new/CPU_design.vhd"
vhdl xil_defaultlib  "../../../cs1170347_cs1170350_lab6.srcs/sources_1/imports/new/memoryInt.vhd"

# Do not sort compile order
nosort
