<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><link href="insn.css" rel="stylesheet" type="text/css"/><meta content="iform.xsl" name="generator"/><title>BLR -- A64</title></head><body><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="mortlachindex.html">SME Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h2 class="instruction-section">BLR</h2><p class="aml">Branch with Link to Register calls a subroutine at an address in a register, setting register X30 to PC+4.</p><p class="desc"/><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td class="r">1</td><td class="lr">0</td><td class="lr">0</td><td class="l">0</td><td class="r">1</td><td class="l">1</td><td>1</td><td>1</td><td>1</td><td class="r">1</td><td class="l">0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">0</td><td class="lr">0</td><td class="lr" colspan="5">Rn</td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td></tr><tr class="secondrow"><td colspan="7"/><td class="droppedname">Z</td><td/><td class="droppedname" colspan="2">op</td><td colspan="5"/><td colspan="4"/><td class="droppedname">A</td><td class="droppedname">M</td><td colspan="5"/><td class="droppedname" colspan="5">Rm</td></tr></tbody></table></div><div class="encoding"><h4 class="encoding"/><a id="BLR_64_branch_reg"/><p class="asm-code">BLR  <a href="#sa_xn" title="64-bit general-purpose register holding address to be branched to (field &quot;Rn&quot;)">&lt;Xn></a></p></div><p class="pseudocode">integer n = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rn);<a href="shared_pseudocode.html#BranchType" title="enumeration BranchType { BranchType_DIRCALL, BranchType_INDCALL, BranchType_ERET, BranchType_DBGEXIT, BranchType_RET, BranchType_DIR, BranchType_INDIR, BranchType_EXCEPTION, BranchType_TMFAIL, BranchType_RESET, BranchType_UNKNOWN}"><del>BranchType</del></a><del> branch_type;
integer m = </del><a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)"><del>UInt</del></a><del>(Rm);
boolean pac = (A == '1');
boolean use_key_a = (M == '0');
boolean source_is_sp = ((Z == '1') &amp;&amp; (m == 31));

if !pac &amp;&amp; m != 0 then 
    UNDEFINED;
elsif pac &amp;&amp; !</del><a href="shared_pseudocode.html#impl-aarch64.HavePACExt.0" title="function: boolean HavePACExt()"><del>HavePACExt</del></a><del>() then 
    UNDEFINED;

case op of
    when '00' branch_type = </del><a href="shared_pseudocode.html#BranchType_INDIR" title="enumeration BranchType { BranchType_DIRCALL, BranchType_INDCALL, BranchType_ERET, BranchType_DBGEXIT, BranchType_RET, BranchType_DIR, BranchType_INDIR, BranchType_EXCEPTION, BranchType_TMFAIL, BranchType_RESET, BranchType_UNKNOWN}"><del>BranchType_INDIR</del></a><del>;
    when '01' branch_type = </del><a href="shared_pseudocode.html#BranchType_INDCALL" title="enumeration BranchType { BranchType_DIRCALL, BranchType_INDCALL, BranchType_ERET, BranchType_DBGEXIT, BranchType_RET, BranchType_DIR, BranchType_INDIR, BranchType_EXCEPTION, BranchType_TMFAIL, BranchType_RESET, BranchType_UNKNOWN}"><del>BranchType_INDCALL</del></a><del>;
    when '10' branch_type = </del><a href="shared_pseudocode.html#BranchType_RET" title="enumeration BranchType { BranchType_DIRCALL, BranchType_INDCALL, BranchType_ERET, BranchType_DBGEXIT, BranchType_RET, BranchType_DIR, BranchType_INDIR, BranchType_EXCEPTION, BranchType_TMFAIL, BranchType_RESET, BranchType_UNKNOWN}"><del>BranchType_RET</del></a><del>;
    otherwise UNDEFINED;

if pac then
    if Z == '0' &amp;&amp; m != 31 then
        UNDEFINED;

    if branch_type == </del><a href="shared_pseudocode.html#BranchType_RET" title="enumeration BranchType { BranchType_DIRCALL, BranchType_INDCALL, BranchType_ERET, BranchType_DBGEXIT, BranchType_RET, BranchType_DIR, BranchType_INDIR, BranchType_EXCEPTION, BranchType_TMFAIL, BranchType_RESET, BranchType_UNKNOWN}"><del>BranchType_RET</del></a><del> then
        if n != 31 then UNDEFINED;
        n = 30;
        source_is_sp = TRUE;</del></p><div class="encoding-notes"/><h3 class="explanations">Assembler Symbols</h3><div class="explanations"><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Xn></td><td><a id="sa_xn"/><p class="aml">Is the 64-bit name of the general-purpose register holding the address to be branched to, encoded in the "Rn" field.</p></td></tr></table></div><div class="syntax-notes"/><div class="ps"><a id="execute"/><h3 class="pseudocode">Operation</h3><p class="pseudocode"><a href="shared_pseudocode.html#GCSInstruction" title="enumeration GCSInstruction { GCSInstType_PRET, GCSInstType_POPM, GCSInstType_PRETAA, GCSInstType_PRETAB, GCSInstType_SS1, GCSInstType_SS2, GCSInstType_POPCX, GCSInstType_POPX }"><del>GCSInstruction</del></a><del>inst_type;
</del>bits(64) target = <a href="shared_pseudocode.html#impl-aarch64.X.read.2" title="accessor: bits(width) X[integer n, integer width]">X</a>[n, 64];
<del>boolean auth_then_branch = TRUE;
</del>
<ins>if</ins><del>if pac then
    bits(64) modifier = if source_is_sp then</del> <a href="shared_pseudocode.html#impl-aarch64.SP.read.0" title="accessor: bits(64) SP[]"><del>SP</del></a><del>[] else </del><a href="shared_pseudocode.html#impl-aarch64.X.read.2" title="accessor: bits(width) X[integer n, integer width]"><del>X</del></a><del>[m, 64];

    if use_key_a then
        target = </del><a href="shared_pseudocode.html#impl-aarch64.AuthIA.3" title="function: bits(64) AuthIA(bits(64) x, bits(64) y, boolean is_combined)"><del>AuthIA</del></a><del>(target, modifier, auth_then_branch);
    else
        target = </del><a href="shared_pseudocode.html#impl-aarch64.AuthIB.3" title="function: bits(64) AuthIB(bits(64) x, bits(64) y, boolean is_combined)"><del>AuthIB</del></a><del>(target, modifier, auth_then_branch);

if branch_type == </del><a href="shared_pseudocode.html#BranchType_RET" title="enumeration BranchType { BranchType_DIRCALL, BranchType_INDCALL, BranchType_ERET, BranchType_DBGEXIT, BranchType_RET, BranchType_DIR, BranchType_INDIR, BranchType_EXCEPTION, BranchType_TMFAIL, BranchType_RESET, BranchType_UNKNOWN}"><del>BranchType_RET</del></a><del> &amp;&amp;  </del><a href="shared_pseudocode.html#impl-shared.HaveGCS.0" title="function: boolean HaveGCS()">HaveGCS</a>() &amp;&amp; <a href="shared_pseudocode.html#impl-aarch64.GCSPCREnabled.1" title="function: boolean GCSPCREnabled(bits(2) el)">GCSPCREnabled</a><ins>(PSTATE.EL) then</ins><del>(PSTATE.EL) then
    if !pac then
        inst_type =</del>
    <a href="shared_pseudocode.html#GCSInstType_PRET" title="enumeration GCSInstruction { GCSInstType_PRET, GCSInstType_POPM, GCSInstType_PRETAA, GCSInstType_PRETAB, GCSInstType_SS1, GCSInstType_SS2, GCSInstType_POPCX, GCSInstType_POPX }"><del>GCSInstType_PRET</del></a><del>;
    else
        if use_key_a then
            inst_type = </del><a href="shared_pseudocode.html#GCSInstType_PRETAA" title="enumeration GCSInstruction { GCSInstType_PRET, GCSInstType_POPM, GCSInstType_PRETAA, GCSInstType_PRETAB, GCSInstType_SS1, GCSInstType_SS2, GCSInstType_POPCX, GCSInstType_POPX }"><del>GCSInstType_PRETAA</del></a><del>;
        else
            inst_type = </del><a href="shared_pseudocode.html#GCSInstType_PRETAB" title="enumeration GCSInstruction { GCSInstType_PRET, GCSInstType_POPM, GCSInstType_PRETAA, GCSInstType_PRETAB, GCSInstType_SS1, GCSInstType_SS2, GCSInstType_POPCX, GCSInstType_POPX }"><del>GCSInstType_PRETAB</del></a><del>;
    target = </del><a href="shared_pseudocode.html#impl-aarch64.LoadCheckGCSRecord.2" title="function: bits(64) LoadCheckGCSRecord(bits(64) vaddress, GCSInstruction gcsinst_type)"><del>LoadCheckGCSRecord</del></a><del>(target, inst_type);
    </del><a href="shared_pseudocode.html#impl-aarch64.SetCurrentGCSPointer.1" title="function: SetCurrentGCSPointer(bits(64) ptr)"><del>SetCurrentGCSPointer</del></a><del>(</del><a href="shared_pseudocode.html#impl-aarch64.GetCurrentGCSPointer.0" title="function: bits(64) GetCurrentGCSPointer()"><del>GetCurrentGCSPointer</del></a><del>() + 8);

if branch_type == </del><a href="shared_pseudocode.html#BranchType_INDCALL" title="enumeration BranchType { BranchType_DIRCALL, BranchType_INDCALL, BranchType_ERET, BranchType_DBGEXIT, BranchType_RET, BranchType_DIR, BranchType_INDIR, BranchType_EXCEPTION, BranchType_TMFAIL, BranchType_RESET, BranchType_UNKNOWN}"><del>BranchType_INDCALL</del></a><del> then
    if </del><a href="shared_pseudocode.html#impl-shared.HaveGCS.0" title="function: boolean HaveGCS()"><del>HaveGCS</del></a><del>() &amp;&amp; </del><a href="shared_pseudocode.html#impl-aarch64.GCSPCREnabled.1" title="function: boolean GCSPCREnabled(bits(2) el)"><del>GCSPCREnabled</del></a><del>(PSTATE.EL) then
        </del><a href="shared_pseudocode.html#impl-aarch64.AddGCSRecord.1" title="function: AddGCSRecord(bits(64) vaddress)">AddGCSRecord</a>(<a href="shared_pseudocode.html#impl-aarch64.PC.read.0" title="accessor: bits(64) PC[]">PC</a>[] + 4);
<a href="shared_pseudocode.html#impl-aarch64.X.write.2" title="accessor: X[integer n, integer width] = bits(width) value">X</a>[30, 64] = <a href="shared_pseudocode.html#impl-aarch64.PC.read.0" title="accessor: bits(64) PC[]">PC</a>[] + 4;

// Value in BTypeNext will be used to set PSTATE.BTYPE
<ins>BTypeNext = '10';</ins><del>case branch_type of
    when</del>
<a href="shared_pseudocode.html#impl-shared.BranchTo.3" title="function: BranchTo(bits(N) target, BranchType branch_type, boolean branch_conditional)"><ins>BranchTo</ins></a><a href="shared_pseudocode.html#BranchType_INDIR" title="enumeration BranchType { BranchType_DIRCALL, BranchType_INDCALL, BranchType_ERET, BranchType_DBGEXIT, BranchType_RET, BranchType_DIR, BranchType_INDIR, BranchType_EXCEPTION, BranchType_TMFAIL, BranchType_RESET, BranchType_UNKNOWN}"><del>BranchType_INDIR</del></a><ins>(target,</ins><del>// BR, BRAA, BRAB, BRAAZ, BRABZ
        if InGuardedPage then
            if n == 16 || n == 17 then
                BTypeNext = '01';
            else
                BTypeNext = '11';
        else
            BTypeNext = '01';
    when</del> <a href="shared_pseudocode.html#BranchType_INDCALL" title="enumeration BranchType { BranchType_DIRCALL, BranchType_INDCALL, BranchType_ERET, BranchType_DBGEXIT, BranchType_RET, BranchType_DIR, BranchType_INDIR, BranchType_EXCEPTION, BranchType_TMFAIL, BranchType_RESET, BranchType_UNKNOWN}">BranchType_INDCALL</a><del>         // BLR, BLRAA, BLRAB, BLRAAZ, BLRABZ
        BTypeNext = '10';
    when </del><a href="shared_pseudocode.html#BranchType_RET" title="enumeration BranchType { BranchType_DIRCALL, BranchType_INDCALL, BranchType_ERET, BranchType_DBGEXIT, BranchType_RET, BranchType_DIR, BranchType_INDIR, BranchType_EXCEPTION, BranchType_TMFAIL, BranchType_RESET, BranchType_UNKNOWN}"><del>BranchType_RET</del></a><del>             // RET, RETAA, RETAB
        BTypeNext = '00';

boolean branch_conditional = FALSE;
</del><a href="shared_pseudocode.html#impl-shared.BranchTo.3" title="function: BranchTo(bits(N) target, BranchType branch_type, boolean branch_conditional)"><del>BranchTo</del></a><ins>, FALSE);</ins><del>(target, branch_type, branch_conditional);</del></p></div><hr/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="mortlachindex.html">SME Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">
      Internal version only: isa v33.62, AdvSIMD v29.12, pseudocode v2023-03_rel, sve v2023-03_rc3b
      ; Build timestamp: <ins>2023-03-31T11</ins><del>2023-03-31T10</del>:<ins>36</ins><del>41</del>
    </p><p class="copyconf">
      Copyright Â© 2010-2023 Arm Limited or its affiliates. All rights reserved.
      This document is Non-Confidential.
    </p><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div></body></html>