[2025-09-17 12:50:45] START suite=qualcomm_srv trace=srv467_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv467_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000000 cycles: 2599934 heartbeat IPC: 3.846 cumulative IPC: 3.846 (Simulation time: 00 hr 00 min 38 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 5458500 heartbeat IPC: 3.498 cumulative IPC: 3.664 (Simulation time: 00 hr 01 min 16 sec)
Warmup finished CPU 0 instructions: 20000003 cycles: 5458500 cumulative IPC: 3.664 (Simulation time: 00 hr 01 min 16 sec)
Warmup complete CPU 0 instructions: 20000003 cycles: 5458500 cumulative IPC: 3.664 (Simulation time: 00 hr 01 min 16 sec)
Heartbeat CPU 0 instructions: 30000003 cycles: 9488490 heartbeat IPC: 2.481 cumulative IPC: 2.481 (Simulation time: 00 hr 02 min 02 sec)
Heartbeat CPU 0 instructions: 40000003 cycles: 13653003 heartbeat IPC: 2.401 cumulative IPC: 2.441 (Simulation time: 00 hr 02 min 45 sec)
Heartbeat CPU 0 instructions: 50000007 cycles: 17611386 heartbeat IPC: 2.526 cumulative IPC: 2.469 (Simulation time: 00 hr 03 min 28 sec)
Heartbeat CPU 0 instructions: 60000010 cycles: 21579838 heartbeat IPC: 2.52 cumulative IPC: 2.481 (Simulation time: 00 hr 04 min 10 sec)
Heartbeat CPU 0 instructions: 70000010 cycles: 25539634 heartbeat IPC: 2.525 cumulative IPC: 2.49 (Simulation time: 00 hr 04 min 53 sec)
Heartbeat CPU 0 instructions: 80000012 cycles: 29499431 heartbeat IPC: 2.525 cumulative IPC: 2.496 (Simulation time: 00 hr 05 min 36 sec)
Heartbeat CPU 0 instructions: 90000016 cycles: 33460759 heartbeat IPC: 2.524 cumulative IPC: 2.5 (Simulation time: 00 hr 06 min 25 sec)
Heartbeat CPU 0 instructions: 100000019 cycles: 37420295 heartbeat IPC: 2.526 cumulative IPC: 2.503 (Simulation time: 00 hr 07 min 13 sec)
Heartbeat CPU 0 instructions: 110000020 cycles: 41380014 heartbeat IPC: 2.525 cumulative IPC: 2.505 (Simulation time: 00 hr 07 min 55 sec)
Simulation finished CPU 0 instructions: 100000004 cycles: 39882267 cumulative IPC: 2.507 (Simulation time: 00 hr 08 min 40 sec)
Simulation complete CPU 0 instructions: 100000004 cycles: 39882267 cumulative IPC: 2.507 (Simulation time: 00 hr 08 min 40 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv467_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 2.507 instructions: 100000004 cycles: 39882267
CPU 0 Branch Prediction Accuracy: 97.61% MPKI: 3.745 Average ROB Occupancy at Mispredict: 55.72
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00048
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 3.605
BRANCH_DIRECT_CALL: 0.00129
BRANCH_INDIRECT_CALL: 0.00215
BRANCH_RETURN: 0.136


====Backend Stall Breakdown====
ROB_STALL: 61730
LQ_STALL: 0
SQ_STALL: 510557


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 204.7875
REPLAY_LOAD: 80.92727
NON_REPLAY_LOAD: 48.399734

== Total ==
ADDR_TRANS: 16383
REPLAY_LOAD: 8902
NON_REPLAY_LOAD: 36445

== Counts ==
ADDR_TRANS: 80
REPLAY_LOAD: 110
NON_REPLAY_LOAD: 753

cpu0->cpu0_STLB TOTAL        ACCESS:     955271 HIT:     955015 MISS:        256 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     955271 HIT:     955015 MISS:        256 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 466.8 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    3013792 HIT:    3010404 MISS:       3388 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    3011581 HIT:    3008828 MISS:       2753 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:        355 HIT:        140 MISS:        215 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:       1426 HIT:       1426 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:        430 HIT:         10 MISS:        420 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 114.7 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   16437656 HIT:   12214508 MISS:    4223148 MSHR_MERGE:    1214562
cpu0->cpu0_L1I LOAD         ACCESS:   16437656 HIT:   12214508 MISS:    4223148 MSHR_MERGE:    1214562
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 11.16 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   29296832 HIT:   29291490 MISS:       5342 MSHR_MERGE:       1559
cpu0->cpu0_L1D LOAD         ACCESS:   13220382 HIT:   13216300 MISS:       4082 MSHR_MERGE:       1084
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   16075907 HIT:   16075084 MISS:        823 MSHR_MERGE:        468
cpu0->cpu0_L1D TRANSLATION  ACCESS:        543 HIT:        106 MISS:        437 MSHR_MERGE:          7
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 95.86 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   13487990 HIT:   12190800 MISS:    1297190 MSHR_MERGE:     675809
cpu0->cpu0_ITLB LOAD         ACCESS:   13487990 HIT:   12190800 MISS:    1297190 MSHR_MERGE:     675809
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.027 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   26722176 HIT:   26169553 MISS:     552623 MSHR_MERGE:     218734
cpu0->cpu0_DTLB LOAD         ACCESS:   26722176 HIT:   26169553 MISS:     552623 MSHR_MERGE:     218734
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.335 cycles
cpu0->LLC TOTAL        ACCESS:       4932 HIT:       1897 MISS:       3035 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:       2753 HIT:        316 MISS:       2437 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:        215 HIT:         29 MISS:        186 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:       1544 HIT:       1539 MISS:          5 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:        420 HIT:         13 MISS:        407 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 100.7 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:         61
  ROW_BUFFER_MISS:       2969
  AVG DBUS CONGESTED CYCLE: 7.625
Channel 0 WQ ROW_BUFFER_HIT:        458
  ROW_BUFFER_MISS:       1390
  FULL:          0
Channel 0 REFRESHES ISSUED:       3324

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       459139          462           57          311
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           17           21            1          122
  STLB miss resolved @ L2C                0            2            2            1            8
  STLB miss resolved @ LLC                0            0            0            1           14
  STLB miss resolved @ MEM                0           26           31            7          319

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             610029        49017       542685           46           53
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            0            2            6
  STLB miss resolved @ L2C                0            0            2            0            0
  STLB miss resolved @ LLC                0            0            2            1            1
  STLB miss resolved @ MEM                1            0           13            4           43
[2025-09-17 12:59:25] END   suite=qualcomm_srv trace=srv467_ap (rc=0)
