Baek, I., Kim, D., et al. 2005. Multi-layer cross-point binary oxide resistive memory (oxrram) for post-nand storage application. In Proceedings of the IEEE International Electron Devices Meeting. 750--753.
C. Calligaro , V. Daniele , R. Gastaldi , A. Manstretta , G. Torelli, A new serial sensing approach for multistorage non-volatile memories, Proceedings of the 1995 IEEE International Workshop on Memory Technology, Design and Testing, p.21, August 07-08, 1995
C. Calligaro , R. Gastaldi , A. Manstretta , G. Torelli, A high-speed parallel sensing scheme for multi-level non-volatile memories, Proceedings of the 1997 IEEE International Workshop on Memory Technology, Design and Testing, p.96, August 11-12, 1997
Chang, L., Fried, D. M. et al. 2005. Stable SRAM cell design for the 32 nm node and beyond. In Proceedings of the Symposium on VLSI Technology. 128--129.
Yiran Chen , Weng-Fai Wong , Hai Li , Cheng-Kok Koh, Processor caches with multi-level spin-transfer torque ram cells, Proceedings of the 17th IEEE/ACM international symposium on Low-power electronics and design, August 01-03, 2011, Fukuoka, Japan
Chen, Y., Li, H., Sun, Z., Wang, X., Zhu, W., Sun G., and Xie, Y. 2010. Access scheme of multi-level cell spin-transfer torque random access memory and its optimization. In Proceedings of the 53rd IEEE International Midwest Symposium on Circuits and Systems. 1109--1112
Ching-Te Chuang , Saibal Mukhopadhyay , Jae-Joon Kim , Keunwoo Kim , Rahul Rao, High-performance SRAM in nanoscale CMOS: Design challenges and techniques, Proceedings of the 2007 IEEE International Workshop on Memory Technology, Design and Testing, p.4-12, December 03-05, 2007[doi>10.1109/MTDT.2007.4547603]
Croes, K. and Tokei, Z. 2010. e&mdas;and √E-model too conservative to describe low field time dependent dielectric breakdown. In Proceedings of the Internationa'l Reliability Physics Symposium. 543--548.
Desikan, R., Lefurgy, C. R., Keckler, S. W., and Burger, D. 2002. On-chip MRAM as a high-bandwidth low-latency replacement for DRAM physical memories. http://www.cs.utexas.edu/ftp/pub/techreports/tr02-47.pdf.
Diao, Z., Li, Z.,Wang, S., Ding, Y., Panchula, A., Chen, E.,Wang, L.-C., and Huai, Y. 2007. Spin-transfer torque switching in magnetic tunnel junctions and spin-transfer torque random access memory. J. Phys. Conden. Matter 19, 16, 165209.
Xiangyu Dong , Xiaoxia Wu , Guangyu Sun , Yuan Xie , Helen Li , Yiran Chen, Circuit and microarchitecture evaluation of 3D stacking magnetic RAM (MRAM) as a universal memory replacement, Proceedings of the 45th annual Design Automation Conference, June 08-13, 2008, Anaheim, California[doi>10.1145/1391469.1391610]
Durlam, M., Addie, D., et al. 2003. A 0.18 <sub>μm</sub> 4mb toggling mram. In Proceedings of the IEEE International Electron Devices Meeting (IEDM'03 Technical Digest). 34.6.1--34.6.3.
Horiguchi, M., Aoki, M., Nakagome, Y., Ikenaga, S., and Shimohigashi, K. 1988. An experimental large-capacity semiconductor file memory using 16-levels/cell storage. IEEE J. Solid State Circ. 23, 27--33.
Hosomi, M., Yamagishi, H., et al. 2005. A novel nonvolatile memory with spin torque transfer magnetization switching: spin-ram. In Proceedings of the IEEE International Electron Devices Meeting. 459--462.
Ishigaki, T., Kawahara, T., Takemura, R., Ono, K., Ito, K., Matsuoka, H., and Ohno, H. 2010. A multi-level-cell spin-transfer torque memory with series-stacked magnetotunnel junctions. In Proceedings of the Symposium on VLSI Technology. 47--48.
ITRS 2008. The International Technology Roadmap for Semiconductors. http://www.itrs.net.
Kawahara, T., Takemura, R., et al. 2008. 2 mb SPRAM (spin-transfer torque ram) with bit-by-bit bi-directional current write and parallelizing-direction current read. IEEE J. Solid-State Circ. 43, 1, 109--120.
Moo-Young Kim , Hokyu Lee , Chulwoo Kim, PVT variation tolerant current source with on-chip digital self-calibration, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.20 n.4, p.737-741, April 2012[doi>10.1109/TVLSI.2011.2109971]
Sanjeev Kumar , Christopher Wilkerson, Exploiting spatial locality in data caches using spatial footprints, Proceedings of the 25th annual international symposium on Computer architecture, p.357-368, June 27-July 02, 1998, Barcelona, Spain[doi>10.1145/279358.279404]
Benjamin C. Lee , Engin Ipek , Onur Mutlu , Doug Burger, Architecting phase change memory as a scalable dram alternative, Proceedings of the 36th annual international symposium on Computer architecture, June 20-24, 2009, Austin, TX, USA[doi>10.1145/1555754.1555758]
Lee, K.-J., Cho, B.-H., et al. 2007. A 90nm 1.8v 512mb diode-switch pram with 266mb/s read throughput. In Proceedings of the IEEE International Solid-State Circuits Conference. 472--616.
Kevin M. Lepak , Mikko H. Lipasti, On the value locality of store instructions, Proceedings of the 27th annual international symposium on Computer architecture, p.182-191, June 2000, Vancouver, British Columbia, Canada[doi>10.1145/339647.339678]
Kevin M. Lepak , Mikko H. Lipasti, Silent stores for free, Proceedings of the 33rd annual ACM/IEEE international symposium on Microarchitecture, p.22-31, December 2000, Monterey, California, USA[doi>10.1145/360128.360133]
Hai Li , Yiran Chen, An overview of non-volatile memory technology and the implication for tools and architectures, Proceedings of the Conference on Design, Automation and Test in Europe, April 20-24, 2009, Nice, France
Jing Li , Charles Augustine , Sayeef Salahuddin , Kaushik Roy, Modeling of failure probability and statistical design of spin-torque transfer magnetic random access memory (STT MRAM) array for yield enhancement, Proceedings of the 45th annual Design Automation Conference, June 08-13, 2008, Anaheim, California[doi>10.1145/1391469.1391540]
Lou, X., Gao, Z., Dimitrov, D. V., and Tang, M. X. 2008. Demonstration of multilevel cell spin transfer switching in MgO magnetic tunnel junctions. Appl. Phys. Lett. 93, 242502.
Asit K. Mishra , Xiangyu Dong , Guangyu Sun , Yuan Xie , N. Vijaykrishnan , Chita R. Das, Architecting on-chip interconnects for stacked 3D STT-RAM caches in CMPs, Proceedings of the 38th annual international symposium on Computer architecture, June 04-08, 2011, San Jose, California, USA[doi>10.1145/2000064.2000074]
Park, J.-H., Hur, S.-H., et al. 2004. 8 gb mlc (multi-level cell) nand ash memory using 63 nm process technology. In Proceedings of the IEEE International Electron Devices Meeting. 873--876.
Parkin, S. S. P., Kaiser, C., Panchula, A., Rice, P. M., Hughes, B., Samant, M., and Yang, S.-H. 2004. Giant tunneling magnetoresistance at room temperature with MgO (100) tunnel barriers. Nat. Mater. 3, 862--867.
Brian M. Rogers , Anil Krishna , Gordon B. Bell , Ken Vu , Xiaowei Jiang , Yan Solihin, Scaling the bandwidth wall: challenges in and avenues for CMP scaling, Proceedings of the 36th annual international symposium on Computer architecture, June 20-24, 2009, Austin, TX, USA[doi>10.1145/1555754.1555801]
Rusu, S., Tam, S., et al. 2007. A dual-core multi-threaded xeon processor with 16MB L3 cache. IEEE J. Solid-State Circ. 42, 1, 17--25.
Sun, G., Dong, X., Xie, Y., Li, J., and Chen, Y. 2009. A novel architecture of the 3D stacked MRAM L2 cache for CMPs. In Proceedings of the IEEE 15th International Symposium on High Performance Computer Architecture. 239--249.
Takeda, K., Hagihara, Y., Aimoto, Y., Nomura, M., Nakazawa, Y., Ishii, T., and Kobatake, H. 2006. A read-static-noise-margin-free SRAM cell for low-VDD and high-speed applications. IEEE J. Solid-State Circ. 41, 1, 113--121.
Tarjan, D., Thoziyoor, S., and Jouppi, N. P. 2006. CACTI 4.0. Tech. rep., HP Western Research Labs.
Wang, X., Chen, Y., Li, H., Liu, H., and Dimitrov, D. 2008. Spin torque random access memory down to 22nm technology. IEEE Trans. Magn. 44, 11, 2479--2482.
Jun Yang , Jia Yu , Youtao Zhang, A low energy cache design for multimedia applications exploiting set access locality, Journal of Systems Architecture: the EUROMICRO Journal, v.51 n.10-11, p.653-664, October/November 2005[doi>10.1016/j.sysarc.2005.02.003]
Yourst, M. T. 2007. PTLsim: A cycle accurate full system x86-64 microarchitectural simulator. In Proceedings of the IEEE International Symposium on Performance Analysis of Systems and Software. 23--34.
Yuasa, S., Nagahama, T., Fukushima, A., Suzuki, Y., and Ando, K. 2004. Giant room-temperature magnetoresistance in single-crystal Fe/MgO/Fe magnetic tunnel junction. Nat. Mater. 3, 868--873.
Wei Zhao , Yu Cao, New Generation of Predictive Technology Model for Sub-45nm Design Exploration, Proceedings of the 7th International Symposium on Quality Electronic Design, p.585-590, March 27-29, 2006[doi>10.1109/ISQED.2006.91]
Ping Zhou , Bo Zhao , Jun Yang , Youtao Zhang, A durable and energy efficient main memory using phase change memory technology, Proceedings of the 36th annual international symposium on Computer architecture, June 20-24, 2009, Austin, TX, USA[doi>10.1145/1555754.1555759]
