# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../debounce.vhd" \
"../../../../computer_assignment_ 5.srcs/sources_1/new/top.vhd" \

# Do not sort compile order
nosort
