/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [6:0] _01_;
  wire [12:0] _02_;
  wire celloutsig_0_0z;
  wire [2:0] celloutsig_0_10z;
  wire [3:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_17z;
  wire [5:0] celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire [13:0] celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire celloutsig_0_29z;
  wire [5:0] celloutsig_0_2z;
  wire celloutsig_0_35z;
  wire [3:0] celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire celloutsig_0_48z;
  wire celloutsig_0_49z;
  wire [13:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [6:0] celloutsig_0_7z;
  wire [2:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [8:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [9:0] celloutsig_1_19z;
  wire [19:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [2:0] celloutsig_1_5z;
  wire [13:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [5:0] celloutsig_1_8z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = in_data[39] ? celloutsig_0_1z : in_data[90];
  assign celloutsig_0_48z = ~celloutsig_0_29z;
  assign celloutsig_1_2z = ~celloutsig_1_0z;
  assign celloutsig_1_11z = ~celloutsig_1_3z;
  assign celloutsig_0_1z = ~celloutsig_0_0z;
  assign celloutsig_0_5z = ~(celloutsig_0_1z ^ in_data[1]);
  assign celloutsig_0_14z = ~(celloutsig_0_2z[5] ^ celloutsig_0_9z);
  assign celloutsig_0_29z = ~(_00_ ^ celloutsig_0_13z);
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[0])
    if (clkin_data[0]) _01_ <= 7'h00;
    else _01_ <= { in_data[76:71], celloutsig_0_9z };
  reg [12:0] _12_;
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _12_ <= 13'h0000;
    else _12_ <= { _01_[3:0], celloutsig_0_12z, celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_1z };
  assign { _02_[12:10], _00_, _02_[8:0] } = _12_;
  assign celloutsig_1_1z = { in_data[180:163], celloutsig_1_0z, celloutsig_1_0z } & in_data[128:109];
  assign celloutsig_0_2z = { in_data[84:82], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z } & in_data[54:49];
  assign celloutsig_0_38z = { celloutsig_0_2z[1:0], celloutsig_0_21z, celloutsig_0_24z } / { 1'h1, celloutsig_0_13z, celloutsig_0_5z, celloutsig_0_13z };
  assign celloutsig_1_5z = { in_data[147:146], celloutsig_1_11z } / { 1'h1, celloutsig_1_11z, celloutsig_1_0z };
  assign celloutsig_0_8z = { celloutsig_0_7z[5:4], celloutsig_0_3z } / { 1'h1, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_12z = celloutsig_0_7z[3:0] / { 1'h1, celloutsig_0_10z[0], celloutsig_0_9z, celloutsig_0_3z };
  assign celloutsig_0_6z = celloutsig_0_4z[12:1] === { celloutsig_0_4z[5:0], celloutsig_0_2z };
  assign celloutsig_0_35z = { celloutsig_0_4z[2:1], celloutsig_0_17z } > { celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_1_18z = { celloutsig_1_8z[5:3], celloutsig_1_16z } > { celloutsig_1_0z, celloutsig_1_5z };
  assign celloutsig_0_9z = { in_data[25], celloutsig_0_5z, celloutsig_0_4z } > { in_data[75:61], celloutsig_0_1z };
  assign celloutsig_0_17z = { celloutsig_0_0z, celloutsig_0_14z, celloutsig_0_12z } > celloutsig_0_7z[6:1];
  assign celloutsig_1_0z = in_data[154:107] || in_data[157:110];
  assign celloutsig_1_7z = { celloutsig_1_5z[0], celloutsig_1_6z[13:1], celloutsig_1_2z } || { celloutsig_1_6z[12:1], celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_0_21z = _02_[8:0] || celloutsig_0_4z[9:1];
  assign celloutsig_0_24z = { celloutsig_0_22z[12:11], celloutsig_0_13z } || { celloutsig_0_18z[3:2], celloutsig_0_3z };
  assign celloutsig_0_0z = in_data[22:20] !== in_data[34:32];
  assign celloutsig_0_49z = { celloutsig_0_38z[1:0], celloutsig_0_3z } !== { in_data[4:3], celloutsig_0_35z };
  assign celloutsig_1_3z = celloutsig_1_1z[13:11] !== celloutsig_1_1z[15:13];
  assign celloutsig_1_16z = celloutsig_1_8z[3:0] !== { celloutsig_1_10z[0], celloutsig_1_11z, celloutsig_1_11z, celloutsig_1_3z };
  assign celloutsig_0_13z = { celloutsig_0_8z[1], celloutsig_0_5z, celloutsig_0_9z } !== celloutsig_0_10z;
  assign celloutsig_0_4z = { in_data[31:20], celloutsig_0_1z, celloutsig_0_1z } << { in_data[22:14], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_0_10z = { in_data[35:34], celloutsig_0_1z } << { celloutsig_0_8z[2:1], celloutsig_0_1z };
  assign celloutsig_1_8z = { celloutsig_1_1z[13:10], celloutsig_1_7z, celloutsig_1_2z } ^ { celloutsig_1_6z[6:3], celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_1_10z = { celloutsig_1_8z[5:1], celloutsig_1_11z, celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_3z } ^ celloutsig_1_6z[12:4];
  assign celloutsig_1_19z = { celloutsig_1_1z[18:15], celloutsig_1_8z } ^ { celloutsig_1_1z[8:1], celloutsig_1_11z, celloutsig_1_7z };
  assign celloutsig_0_7z = celloutsig_0_4z[13:7] ^ { celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_0_18z = { celloutsig_0_4z[10:8], celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_13z } ^ { in_data[86:82], celloutsig_0_6z };
  assign celloutsig_0_22z = { celloutsig_0_4z[4:1], celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_14z, celloutsig_0_13z, celloutsig_0_5z, celloutsig_0_6z } ^ celloutsig_0_4z;
  assign celloutsig_1_6z[13:1] = in_data[163:151] ^ { celloutsig_1_1z[14:9], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_0z };
  assign _02_[9] = _00_;
  assign celloutsig_1_6z[0] = 1'h0;
  assign { out_data[128], out_data[105:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_48z, celloutsig_0_49z };
endmodule
