<profile>

<section name = "Vitis HLS Report for 'v_hcresampler_core_Pipeline_VITIS_LOOP_724_2'" level="0">
<item name = "Date">Mon Aug 29 12:25:39 2022
</item>
<item name = "Version">2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)</item>
<item name = "Project">prj</item>
<item name = "Solution">sol (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.62 ns, 3.698 ns, 1.52 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">6, 32772, 33.750 ns, 0.184 ms, 6, 32772, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_724_2">4, 32770, 5, 1, 1, 1 ~ 32767, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 244, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 221, -</column>
<column name="Register">-, -, 357, 96, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln1541_2_fu_639_p2">+, 0, 0, 9, 9, 1</column>
<column name="add_ln1541_fu_611_p2">+, 0, 0, 9, 9, 1</column>
<column name="ret_V_1_fu_645_p2">+, 0, 0, 9, 9, 9</column>
<column name="ret_V_fu_617_p2">+, 0, 0, 9, 9, 9</column>
<column name="x_2_fu_273_p2">+, 0, 0, 12, 12, 1</column>
<column name="out_x_fu_279_p2">-, 0, 0, 14, 13, 13</column>
<column name="ap_block_state2_pp0_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_pp0_stage0_iter2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state5_pp0_stage0_iter4">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_590">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op125_write_state5">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op54_read_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op96_write_state3">and, 0, 0, 2, 1, 1</column>
<column name="cmp150_i_fu_295_p2">icmp, 0, 0, 12, 12, 1</column>
<column name="icmp_ln724_fu_267_p2">icmp, 0, 0, 12, 12, 12</column>
<column name="icmp_ln732_fu_289_p2">icmp, 0, 0, 12, 12, 12</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="lhs_1_fu_495_p3">select, 0, 0, 8, 1, 8</column>
<column name="lhs_fu_502_p3">select, 0, 0, 8, 1, 8</column>
<column name="rhs_1_fu_509_p3">select, 0, 0, 8, 1, 8</column>
<column name="rhs_fu_516_p3">select, 0, 0, 8, 1, 8</column>
<column name="select_ln688_1_fu_675_p3">select, 0, 0, 8, 1, 8</column>
<column name="select_ln688_fu_670_p3">select, 0, 0, 8, 1, 8</column>
<column name="select_ln746_1_fu_353_p3">select, 0, 0, 8, 1, 8</column>
<column name="select_ln746_fu_346_p3">select, 0, 0, 8, 1, 8</column>
<column name="select_ln792_1_fu_446_p3">select, 0, 0, 8, 1, 8</column>
<column name="select_ln792_2_fu_453_p3">select, 0, 0, 8, 1, 8</column>
<column name="select_ln792_3_fu_460_p3">select, 0, 0, 8, 1, 8</column>
<column name="select_ln792_4_fu_467_p3">select, 0, 0, 8, 1, 8</column>
<column name="select_ln792_5_fu_474_p3">select, 0, 0, 8, 1, 8</column>
<column name="select_ln792_fu_439_p3">select, 0, 0, 8, 1, 8</column>
<column name="select_ln814_1_fu_488_p3">select, 0, 0, 8, 1, 8</column>
<column name="select_ln814_fu_481_p3">select, 0, 0, 8, 1, 8</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter3">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_x_1">9, 2, 12, 24</column>
<column name="p_0_0_0_0_0516_21072_i_out_o">9, 2, 8, 16</column>
<column name="p_0_0_0_0_05241021_i_out_o">9, 2, 8, 16</column>
<column name="p_0_0_0_0_0_21075_i_out_o">9, 2, 8, 16</column>
<column name="p_0_1_0_0_01023_i_out_o">9, 2, 8, 16</column>
<column name="p_0_1_0_0_01031_i_out_o">9, 2, 8, 16</column>
<column name="p_0_1_0_0_01035_i_out_o">9, 2, 8, 16</column>
<column name="p_0_2_0_0_01025_i_out_o">9, 2, 8, 16</column>
<column name="p_out1_o">9, 2, 8, 16</column>
<column name="p_out2_o">9, 2, 8, 16</column>
<column name="p_out3_o">9, 2, 8, 16</column>
<column name="p_out_o">9, 2, 8, 16</column>
<column name="pixbuf_y_val_V_1_fu_124">9, 2, 8, 16</column>
<column name="pixbuf_y_val_V_21_out_o">9, 2, 8, 16</column>
<column name="pixbuf_y_val_V_2_fu_128">9, 2, 8, 16</column>
<column name="pixbuf_y_val_V_3_fu_132">9, 2, 8, 16</column>
<column name="pixbuf_y_val_V_4_fu_136">9, 2, 8, 16</column>
<column name="pixbuf_y_val_V_5_fu_140">9, 2, 8, 16</column>
<column name="stream_in_blk_n">9, 2, 1, 2</column>
<column name="stream_in_hresampled_blk_n">9, 2, 1, 2</column>
<column name="stream_in_hresampled_din">14, 3, 24, 72</column>
<column name="x_fu_120">9, 2, 12, 24</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="cmp150_i_reg_782">1, 0, 1, 0</column>
<column name="cmp150_i_reg_782_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="icmp_ln724_reg_768">1, 0, 1, 0</column>
<column name="icmp_ln732_reg_778">1, 0, 1, 0</column>
<column name="lhs_1_reg_812">8, 0, 8, 0</column>
<column name="lhs_reg_817">8, 0, 8, 0</column>
<column name="odd_col_reg_772">1, 0, 1, 0</column>
<column name="pixbuf_y_val_V_1_fu_124">8, 0, 8, 0</column>
<column name="pixbuf_y_val_V_21_out_load_reg_844">8, 0, 8, 0</column>
<column name="pixbuf_y_val_V_2_fu_128">8, 0, 8, 0</column>
<column name="pixbuf_y_val_V_3_fu_132">8, 0, 8, 0</column>
<column name="pixbuf_y_val_V_4_fu_136">8, 0, 8, 0</column>
<column name="pixbuf_y_val_V_5_fu_140">8, 0, 8, 0</column>
<column name="pixbuf_y_val_V_6_reg_796">8, 0, 8, 0</column>
<column name="pixbuf_y_val_V_7_reg_802">8, 0, 8, 0</column>
<column name="pixbuf_y_val_V_8_reg_807">8, 0, 8, 0</column>
<column name="rhs_1_reg_822">8, 0, 8, 0</column>
<column name="rhs_1_reg_822_pp0_iter3_reg">8, 0, 8, 0</column>
<column name="rhs_reg_828">8, 0, 8, 0</column>
<column name="rhs_reg_828_pp0_iter3_reg">8, 0, 8, 0</column>
<column name="tmp_reg_792">1, 0, 1, 0</column>
<column name="trunc_ln232_1_reg_839">8, 0, 8, 0</column>
<column name="trunc_ln2_reg_834">8, 0, 8, 0</column>
<column name="trunc_ln724_reg_756">1, 0, 1, 0</column>
<column name="trunc_ln724_reg_756_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="x_fu_120">12, 0, 12, 0</column>
<column name="icmp_ln724_reg_768">64, 32, 1, 0</column>
<column name="odd_col_reg_772">64, 32, 1, 0</column>
<column name="tmp_reg_792">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, v_hcresampler_core_Pipeline_VITIS_LOOP_724_2, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, v_hcresampler_core_Pipeline_VITIS_LOOP_724_2, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, v_hcresampler_core_Pipeline_VITIS_LOOP_724_2, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, v_hcresampler_core_Pipeline_VITIS_LOOP_724_2, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, v_hcresampler_core_Pipeline_VITIS_LOOP_724_2, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, v_hcresampler_core_Pipeline_VITIS_LOOP_724_2, return value</column>
<column name="stream_in_dout">in, 24, ap_fifo, stream_in, pointer</column>
<column name="stream_in_num_data_valid">in, 5, ap_fifo, stream_in, pointer</column>
<column name="stream_in_fifo_cap">in, 5, ap_fifo, stream_in, pointer</column>
<column name="stream_in_empty_n">in, 1, ap_fifo, stream_in, pointer</column>
<column name="stream_in_read">out, 1, ap_fifo, stream_in, pointer</column>
<column name="stream_in_hresampled_din">out, 24, ap_fifo, stream_in_hresampled, pointer</column>
<column name="stream_in_hresampled_num_data_valid">in, 5, ap_fifo, stream_in_hresampled, pointer</column>
<column name="stream_in_hresampled_fifo_cap">in, 5, ap_fifo, stream_in_hresampled, pointer</column>
<column name="stream_in_hresampled_full_n">in, 1, ap_fifo, stream_in_hresampled, pointer</column>
<column name="stream_in_hresampled_write">out, 1, ap_fifo, stream_in_hresampled, pointer</column>
<column name="pixbuf_y_val_V_19">in, 8, ap_none, pixbuf_y_val_V_19, scalar</column>
<column name="pixbuf_y_val_V_18">in, 8, ap_none, pixbuf_y_val_V_18, scalar</column>
<column name="pixbuf_y_val_V_17">in, 8, ap_none, pixbuf_y_val_V_17, scalar</column>
<column name="pixbuf_y_val_V">in, 8, ap_none, pixbuf_y_val_V, scalar</column>
<column name="p_0_0_0_0_05241026_lcssa1052_i">in, 8, ap_none, p_0_0_0_0_05241026_lcssa1052_i, scalar</column>
<column name="loopWidth">in, 12, ap_none, loopWidth, scalar</column>
<column name="select_ln685">in, 3, ap_none, select_ln685, scalar</column>
<column name="zext_ln720">in, 11, ap_none, zext_ln720, scalar</column>
<column name="p_read">in, 1, ap_none, p_read, scalar</column>
<column name="pixbuf_y_val_V_24_out">out, 8, ap_vld, pixbuf_y_val_V_24_out, pointer</column>
<column name="pixbuf_y_val_V_24_out_ap_vld">out, 1, ap_vld, pixbuf_y_val_V_24_out, pointer</column>
<column name="pixbuf_y_val_V_23_out">out, 8, ap_vld, pixbuf_y_val_V_23_out, pointer</column>
<column name="pixbuf_y_val_V_23_out_ap_vld">out, 1, ap_vld, pixbuf_y_val_V_23_out, pointer</column>
<column name="pixbuf_y_val_V_22_out">out, 8, ap_vld, pixbuf_y_val_V_22_out, pointer</column>
<column name="pixbuf_y_val_V_22_out_ap_vld">out, 1, ap_vld, pixbuf_y_val_V_22_out, pointer</column>
<column name="pixbuf_y_val_V_21_out_i">in, 8, ap_ovld, pixbuf_y_val_V_21_out, pointer</column>
<column name="pixbuf_y_val_V_21_out_o">out, 8, ap_ovld, pixbuf_y_val_V_21_out, pointer</column>
<column name="pixbuf_y_val_V_21_out_o_ap_vld">out, 1, ap_ovld, pixbuf_y_val_V_21_out, pointer</column>
<column name="pixbuf_y_val_V_20_out">out, 8, ap_vld, pixbuf_y_val_V_20_out, pointer</column>
<column name="pixbuf_y_val_V_20_out_ap_vld">out, 1, ap_vld, pixbuf_y_val_V_20_out, pointer</column>
<column name="p_0_0_0_0_0_21075_i_out_i">in, 8, ap_ovld, p_0_0_0_0_0_21075_i_out, pointer</column>
<column name="p_0_0_0_0_0_21075_i_out_o">out, 8, ap_ovld, p_0_0_0_0_0_21075_i_out, pointer</column>
<column name="p_0_0_0_0_0_21075_i_out_o_ap_vld">out, 1, ap_ovld, p_0_0_0_0_0_21075_i_out, pointer</column>
<column name="p_0_0_0_0_0516_21072_i_out_i">in, 8, ap_ovld, p_0_0_0_0_0516_21072_i_out, pointer</column>
<column name="p_0_0_0_0_0516_21072_i_out_o">out, 8, ap_ovld, p_0_0_0_0_0516_21072_i_out, pointer</column>
<column name="p_0_0_0_0_0516_21072_i_out_o_ap_vld">out, 1, ap_ovld, p_0_0_0_0_0516_21072_i_out, pointer</column>
<column name="p_out_i">in, 8, ap_ovld, p_out, pointer</column>
<column name="p_out_o">out, 8, ap_ovld, p_out, pointer</column>
<column name="p_out_o_ap_vld">out, 1, ap_ovld, p_out, pointer</column>
<column name="p_out1_i">in, 8, ap_ovld, p_out1, pointer</column>
<column name="p_out1_o">out, 8, ap_ovld, p_out1, pointer</column>
<column name="p_out1_o_ap_vld">out, 1, ap_ovld, p_out1, pointer</column>
<column name="p_out2_i">in, 8, ap_ovld, p_out2, pointer</column>
<column name="p_out2_o">out, 8, ap_ovld, p_out2, pointer</column>
<column name="p_out2_o_ap_vld">out, 1, ap_ovld, p_out2, pointer</column>
<column name="p_out3_i">in, 8, ap_ovld, p_out3, pointer</column>
<column name="p_out3_o">out, 8, ap_ovld, p_out3, pointer</column>
<column name="p_out3_o_ap_vld">out, 1, ap_ovld, p_out3, pointer</column>
<column name="p_0_1_0_0_01035_i_out_i">in, 8, ap_ovld, p_0_1_0_0_01035_i_out, pointer</column>
<column name="p_0_1_0_0_01035_i_out_o">out, 8, ap_ovld, p_0_1_0_0_01035_i_out, pointer</column>
<column name="p_0_1_0_0_01035_i_out_o_ap_vld">out, 1, ap_ovld, p_0_1_0_0_01035_i_out, pointer</column>
<column name="p_0_1_0_0_01031_i_out_i">in, 8, ap_ovld, p_0_1_0_0_01031_i_out, pointer</column>
<column name="p_0_1_0_0_01031_i_out_o">out, 8, ap_ovld, p_0_1_0_0_01031_i_out, pointer</column>
<column name="p_0_1_0_0_01031_i_out_o_ap_vld">out, 1, ap_ovld, p_0_1_0_0_01031_i_out, pointer</column>
<column name="p_0_2_0_0_01025_i_out_i">in, 8, ap_ovld, p_0_2_0_0_01025_i_out, pointer</column>
<column name="p_0_2_0_0_01025_i_out_o">out, 8, ap_ovld, p_0_2_0_0_01025_i_out, pointer</column>
<column name="p_0_2_0_0_01025_i_out_o_ap_vld">out, 1, ap_ovld, p_0_2_0_0_01025_i_out, pointer</column>
<column name="p_0_1_0_0_01023_i_out_i">in, 8, ap_ovld, p_0_1_0_0_01023_i_out, pointer</column>
<column name="p_0_1_0_0_01023_i_out_o">out, 8, ap_ovld, p_0_1_0_0_01023_i_out, pointer</column>
<column name="p_0_1_0_0_01023_i_out_o_ap_vld">out, 1, ap_ovld, p_0_1_0_0_01023_i_out, pointer</column>
<column name="p_0_0_0_0_05241021_i_out_i">in, 8, ap_ovld, p_0_0_0_0_05241021_i_out, pointer</column>
<column name="p_0_0_0_0_05241021_i_out_o">out, 8, ap_ovld, p_0_0_0_0_05241021_i_out, pointer</column>
<column name="p_0_0_0_0_05241021_i_out_o_ap_vld">out, 1, ap_ovld, p_0_0_0_0_05241021_i_out, pointer</column>
</table>
</item>
</section>
</profile>
