/**
 * @file CbusLibXC8 hardware.h
 * @copyright (C) 2022 Konrad Orlowski     <syspixie@gmail.com>
 * 
 *  CbusLibXC8 is licensed under the:
 *      Creative Commons Attribution-NonCommercial-ShareAlike 4.0
 *      International License.
 *  To view a copy of this license, visit:
 *      http://creativecommons.org/licenses/by-nc-sa/4.0/
 *  Postal address: Creative Commons, PO Box 1866, Mountain View, CA 94042, USA
 * 
 * License summary:
 * 
 *  You are free to:
 *      Share, copy and redistribute the material in any medium or format;
 *      Adapt, remix, transform, and build upon the material.
 *  The licensor cannot revoke these freedoms as long as you follow the license
 *  terms.
 *
 *  Attribution: You must give appropriate credit, provide a link to the
 *  license, and indicate if changes were made. You may do so in any reasonable
 *  manner, but not in any way that suggests the licensor endorses you or your
 *  use.
 * 
 *  NonCommercial: You may not use the material for commercial purposes. **(see
 *  note below)
 *
 *  ShareAlike: If you remix, transform, or build upon the material, you must
 *  distribute your contributions under the same license as the original.
 *
 *  No additional restrictions: You may not apply legal terms or technological
 *  measures that legally restrict others from doing anything the license
 *  permits.
 * 
 * ** For commercial use, please contact the original copyright holder(s) to
 * agree licensing terms.
 * 
 *  This software is distributed in the hope that it will be useful, but WITHOUT
 *  ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
 *  FITNESS FOR A PARTICULAR PURPOSE.
 * 
 *******************************************************************************
 * 
 * CbusLibXC8 and CbusLibBootXC8 is code that can form the basis of the firmware
 * required to build a Model Electronic Railway Group (MERG) CBUS compatible
 * module.  It was developed using the Microchip XC8 compiler and MPLAB X IDE,
 * and targets PIC18F MCUs with built-in CAN bus peripherals.
 * 
 * The software was created to meet the CBUS specification as detailed in the
 * "Developer's Guide for CBUS" version 6c.
 * 
 * Credit to Mike Bolton and Gil Fuchs for the development of CBUS, and to
 * Pete Brownlow, Ian Hogg, and many other MERG members, for the development
 * and testing of CBUS modules, hardware and firmware, over the past 15 years.
 * 
 * MERG CBUS: https://www.merg.org.uk/resources/cbus
 */

/**
 * @author Konrad Orlowski
 * @date November 2022
 */

#ifndef HARDWARE_H
#define	HARDWARE_H

#ifdef	__cplusplus
extern "C" {
#endif


#include "global.h"


#if defined(_18F25K80) || defined(_18LF25K80)
#define CPU_FAMILY_PIC18_K80
#define CPU_ID P18F25K80
#define FLASH_TOP 0x007FFF              // 32K bytes
#define FLASH_ADDRESS_TYPE uint16_t
#define FLASH_BLOCK_SIZE 64             // Erase & write
#define FLASH_BLOCK_TYPE uint8_t
#define EEPROM_TOP 0x03FF               // 1024 bytes
#endif
#if defined(_18F26K80) || defined(_18LF26K80)
#define CPU_FAMILY_PIC18_K80
#define CPU_ID P18F26K80
#define FLASH_TOP 0x00FFFF              // 64K bytes
#define FLASH_ADDRESS_TYPE uint16_t
#define FLASH_BLOCK_SIZE 64             // Erase & write
#define FLASH_BLOCK_TYPE uint8_t
#define EEPROM_TOP 0x03FF               // 1024 bytes
#endif
#if defined(_18F25K83) || defined(_18LF25K83)
#define CPU_FAMILY_PIC18_K83
#define CPU_ID P18F26K83        // There isn't a 25K83 definded, so we lie...
#define FLASH_TOP 0x007FFF              // 32K bytes
#define FLASH_ADDRESS_TYPE uint16_t
#define FLASH_BLOCK_SIZE 128            // Erase & write
#define FLASH_BLOCK_TYPE uint8_t
#define EEPROM_TOP 0x03FF               // 1024 bytes
#endif
#if defined(_18F26K83) || defined(_18LF26K83)
#define CPU_FAMILY_PIC18_K83
#define CPU_ID P18F26K83
#define FLASH_TOP 0x00FFFF              // 64K bytes
#define FLASH_ADDRESS_TYPE uint16_t
#define FLASH_BLOCK_SIZE 128            // Erase & write
#define FLASH_BLOCK_TYPE uint8_t
#define EEPROM_TOP 0x03FF               // 1024 bytes
#endif
#if defined(_18F27Q83)
#define CPU_FAMILY_PIC18_Q83
#define CPU_ID P18F27Q83
#define FLASH_TOP 0x01FFFF              // 128K bytes
#define FLASH_ADDRESS_TYPE uint24_t
#define FLASH_BLOCK_SIZE 256            // Erase & write
#define FLASH_BLOCK_TYPE uint16_t
#define EEPROM_TOP 0x03FF               // 1024 bytes
#endif

#define _XTAL_FREQ 64000000             // Used by __delay_ms macro

#if defined(CPU_FAMILY_PIC18_K80)
#define INTERRUPTbits_GIEH INTCONbits.GIEH
#define INTERRUPTbits_GIEL INTCONbits.GIEL
#define ECAN_BUFFERS_BASE_ADDRESS 0x0F60    // Access Bank address (RXB0CON)
#endif
#if defined(CPU_FAMILY_PIC18_K83)
#define INTERRUPTbits_GIEH INTCON0bits.GIEH
#define INTERRUPTbits_GIEL INTCON0bits.GIEL
// Note: datasheet incorrectly specifies address as 0x0F60
#define ECAN_BUFFERS_BASE_ADDRESS 0x3F80    // Access Bank address (RXB0CON)
#endif
#if defined(CPU_FAMILY_PIC18_Q83)
#define INTERRUPTbits_GIEH INTCON0bits.GIEH
#define INTERRUPTbits_GIEL INTCON0bits.GIEL
#define CAN1_BUFFERS_BASE_ADDRESS 0x3800
#endif

//#if defined(CPU_FAMILY_PIC18_K80)
//#define NVMADRL EEADR
//#define NVMADRH EEADRH
//#define NVMCON1 EECON1
//#define NVMCON1bits EECON1bits
//#define NVMCON2  EECON2
//#define NVMDAT EEDATA
//#endif
// 
//#define NVM_READ_EEPROM 0b00000000
//#define NVM_WRITE_EEPROM 0b00000100
//#define NVM_WRITE_CONFIG 0b01000100
//#define NVM_WRITE_FLASH 0b10000100
//#define NVM_ERASE_FLASH 0b10010100


#ifdef	__cplusplus
}
#endif

#endif	/* HARDWARE_H */
