--------------------------------------------------------------------------------
Release 10.1.03 Trace  (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/10.1/ISE/bin/lin/unwrapped/trce -ise
/home/mtnguyen/ISEp_Packet_gen/Packet_gen/Packet_gen.ise -intstyle ise -v 3 -s
7 -xml nf2_top nf2_top.ncd -o nf2_top.twr nf2_top.pcf -ucf nf2_top.ucf

Design file:              nf2_top.ncd
Physical constraint file: nf2_top.pcf
Device,package,speed:     xc2vp50,ff1152,-7 (PRODUCTION 1.94 2008-07-25)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3377 - Intersecting Constraints found and resolved.  For more 
   information see the TSI report.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "rgmii_0_rxc_ibuf" MAXDELAY = 2.5 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.603ns.
--------------------------------------------------------------------------------
Slack:                  1.897ns rgmii_0_rxc_ibuf
Report:    0.603ns delay meets   2.500ns timing constraint by 1.897ns
From                              To                                Delay(ns)
H18.I                             DCM_X0Y1.CLKIN                        0.603  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "rgmii_1_rxc_ibuf" MAXDELAY = 2.5 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.466ns.
--------------------------------------------------------------------------------
Slack:                  2.034ns rgmii_1_rxc_ibuf
Report:    0.466ns delay meets   2.500ns timing constraint by 2.034ns
From                              To                                Delay(ns)
D18.I                             DCM_X1Y1.CLKIN                        0.466  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "rgmii_2_rxc_ibuf" MAXDELAY = 2.5 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.588ns.
--------------------------------------------------------------------------------
Slack:                  1.912ns rgmii_2_rxc_ibuf
Report:    0.588ns delay meets   2.500ns timing constraint by 1.912ns
From                              To                                Delay(ns)
AJ18.I                            DCM_X3Y0.CLKIN                        0.588  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "rgmii_3_rxc_ibuf" MAXDELAY = 2.5 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.603ns.
--------------------------------------------------------------------------------
Slack:                  1.897ns rgmii_3_rxc_ibuf
Report:    0.603ns delay meets   2.500ns timing constraint by 1.897ns
From                              To                                Delay(ns)
AL18.I                            DCM_X0Y0.CLKIN                        0.603  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/
RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT"         MAXDELAY = 6.1 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   4.312ns.
--------------------------------------------------------------------------------
Slack:                  1.788ns nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT
Report:    4.312ns delay meets   6.100ns timing constraint by 1.788ns
From                              To                                Delay(ns)
SLICE_X102Y28.YQ                  SLICE_X119Y12.SR                      1.367  
SLICE_X102Y28.YQ                  SLICE_X9Y34.SR                        3.776  
SLICE_X102Y28.YQ                  SLICE_X11Y37.SR                       3.953  
SLICE_X102Y28.YQ                  SLICE_X36Y5.SR                        3.214  
SLICE_X102Y28.YQ                  SLICE_X135Y19.SR                      2.515  
SLICE_X102Y28.YQ                  SLICE_X135Y29.SR                      1.989  
SLICE_X102Y28.YQ                  SLICE_X37Y5.SR                        3.214  
SLICE_X102Y28.YQ                  SLICE_X130Y24.SR                      1.980  
SLICE_X102Y28.YQ                  SLICE_X130Y23.SR                      1.778  
SLICE_X102Y28.YQ                  SLICE_X131Y19.SR                      2.496  
SLICE_X102Y28.YQ                  SLICE_X126Y14.SR                      1.776  
SLICE_X102Y28.YQ                  SLICE_X131Y65.SR                      2.902  
SLICE_X102Y28.YQ                  SLICE_X134Y37.SR                      2.539  
SLICE_X102Y28.YQ                  SLICE_X123Y12.SR                      1.580  
SLICE_X102Y28.YQ                  SLICE_X133Y25.SR                      1.996  
SLICE_X102Y28.YQ                  SLICE_X106Y1.SR                       1.571  
SLICE_X102Y28.YQ                  SLICE_X135Y23.SR                      2.019  
SLICE_X102Y28.YQ                  SLICE_X135Y21.SR                      2.379  
SLICE_X102Y28.YQ                  SLICE_X107Y9.SR                       1.467  
SLICE_X102Y28.YQ                  SLICE_X124Y15.SR                      1.922  
SLICE_X102Y28.YQ                  SLICE_X122Y0.SR                       2.468  
SLICE_X102Y28.YQ                  SLICE_X131Y25.SR                      1.980  
SLICE_X102Y28.YQ                  SLICE_X136Y29.SR                      2.214  
SLICE_X102Y28.YQ                  SLICE_X135Y27.SR                      1.851  
SLICE_X102Y28.YQ                  SLICE_X131Y14.SR                      1.965  
SLICE_X102Y28.YQ                  SLICE_X118Y14.SR                      1.314  
SLICE_X102Y28.YQ                  SLICE_X131Y72.SR                      2.598  
SLICE_X102Y28.YQ                  SLICE_X134Y16.SR                      2.899  
SLICE_X102Y28.YQ                  SLICE_X136Y8.SR                       3.324  
SLICE_X102Y28.YQ                  SLICE_X136Y8.G4                       2.532  
SLICE_X102Y28.YQ                  SLICE_X122Y14.SR                      1.576  
SLICE_X102Y28.YQ                  SLICE_X8Y37.SR                        3.950  
SLICE_X102Y28.YQ                  SLICE_X139Y28.SR                      2.217  
SLICE_X102Y28.YQ                  SLICE_X123Y1.SR                       2.262  
SLICE_X102Y28.YQ                  SLICE_X118Y13.SR                      1.327  
SLICE_X102Y28.YQ                  SLICE_X112Y14.SR                      1.722  
SLICE_X102Y28.YQ                  SLICE_X135Y28.SR                      2.247  
SLICE_X102Y28.YQ                  SLICE_X131Y87.SR                      2.647  
SLICE_X102Y28.YQ                  SLICE_X132Y14.SR                      2.888  
SLICE_X102Y28.YQ                  SLICE_X130Y14.SR                      1.965  
SLICE_X102Y28.YQ                  SLICE_X106Y14.SR                      1.448  
SLICE_X102Y28.YQ                  SLICE_X133Y15.SR                      2.662  
SLICE_X102Y28.YQ                  SLICE_X113Y14.SR                      1.722  
SLICE_X102Y28.YQ                  SLICE_X130Y16.SR                      2.433  
SLICE_X102Y28.YQ                  SLICE_X132Y15.SR                      2.662  
SLICE_X102Y28.YQ                  SLICE_X134Y27.SR                      1.851  
SLICE_X102Y28.YQ                  SLICE_X136Y28.SR                      2.216  
SLICE_X102Y28.YQ                  SLICE_X134Y28.SR                      2.247  
SLICE_X102Y28.YQ                  SLICE_X122Y11.SR                      2.079  
SLICE_X102Y28.YQ                  SLICE_X137Y9.SR                       2.503  
SLICE_X102Y28.YQ                  SLICE_X119Y15.SR                      1.314  
SLICE_X102Y28.YQ                  SLICE_X126Y0.SR                       2.694  
SLICE_X102Y28.YQ                  SLICE_X127Y15.SR                      1.960  
SLICE_X102Y28.YQ                  SLICE_X132Y24.SR                      1.980  
SLICE_X102Y28.YQ                  SLICE_X134Y21.SR                      2.379  
SLICE_X102Y28.YQ                  SLICE_X130Y19.SR                      2.496  
SLICE_X102Y28.YQ                  SLICE_X98Y4.SR                        1.677  
SLICE_X102Y28.YQ                  SLICE_X98Y8.SR                        1.695  
SLICE_X102Y28.YQ                  SLICE_X99Y9.SR                        1.695  
SLICE_X102Y28.YQ                  SLICE_X98Y7.SR                        1.687  
SLICE_X102Y28.YQ                  SLICE_X98Y11.SR                       1.702  
SLICE_X102Y28.YQ                  SLICE_X8Y35.SR                        4.309  
SLICE_X102Y28.YQ                  SLICE_X11Y35.SR                       4.312  
SLICE_X102Y28.YQ                  SLICE_X11Y34.SR                       3.777  
SLICE_X102Y28.YQ                  SLICE_X36Y4.SR                        3.416  
SLICE_X102Y28.YQ                  SLICE_X37Y4.SR                        3.416  
SLICE_X102Y28.YQ                  SLICE_X107Y3.SR                       1.588  
SLICE_X102Y28.YQ                  SLICE_X127Y0.SR                       2.694  
SLICE_X102Y28.YQ                  SLICE_X132Y17.SR                      2.532  
SLICE_X102Y28.YQ                  SLICE_X132Y12.SR                      3.102  
SLICE_X102Y28.YQ                  SLICE_X134Y20.SR                      2.425  
SLICE_X102Y28.YQ                  SLICE_X135Y22.SR                      2.383  
SLICE_X102Y28.YQ                  SLICE_X135Y18.SR                      2.557  
SLICE_X102Y28.YQ                  SLICE_X119Y28.SR                      0.894  
SLICE_X102Y28.YQ                  SLICE_X131Y15.SR                      2.660  
SLICE_X102Y28.YQ                  SLICE_X20Y37.SR                       3.537  
SLICE_X102Y28.YQ                  SLICE_X9Y37.SR                        3.950  
SLICE_X102Y28.YQ                  SLICE_X132Y8.SR                       2.503  
SLICE_X102Y28.YQ                  SLICE_X133Y39.SR                      2.889  
SLICE_X102Y28.YQ                  SLICE_X131Y27.SR                      1.618  
SLICE_X102Y28.YQ                  SLICE_X123Y3.SR                       2.470  
SLICE_X102Y28.YQ                  SLICE_X130Y28.SR                      1.375  
SLICE_X102Y28.YQ                  SLICE_X137Y29.SR                      2.214  
SLICE_X102Y28.YQ                  SLICE_X107Y18.SR                      1.271  
SLICE_X102Y28.YQ                  SLICE_X132Y69.SR                      2.620  
SLICE_X102Y28.YQ                  SLICE_X119Y14.SR                      1.314  
SLICE_X102Y28.YQ                  SLICE_X130Y88.SR                      2.992  
SLICE_X102Y28.YQ                  SLICE_X139Y29.SR                      2.432  
SLICE_X102Y28.YQ                  SLICE_X99Y1.SR                        1.680  
SLICE_X102Y28.YQ                  SLICE_X99Y0.SR                        1.680  
SLICE_X102Y28.YQ                  SLICE_X100Y1.SR                       1.567  
SLICE_X102Y28.YQ                  SLICE_X98Y5.SR                        1.677  
SLICE_X102Y28.YQ                  SLICE_X103Y0.SR                       1.661  
SLICE_X102Y28.YQ                  SLICE_X100Y0.SR                       1.662  
SLICE_X102Y28.YQ                  SLICE_X130Y29.SR                      1.969  
SLICE_X102Y28.YQ                  SLICE_X123Y14.SR                      1.576  
SLICE_X102Y28.YQ                  SLICE_X133Y40.SR                      2.867  
SLICE_X102Y28.YQ                  SLICE_X133Y12.SR                      3.102  
SLICE_X102Y28.YQ                  SLICE_X130Y15.SR                      2.660  
SLICE_X102Y28.YQ                  SLICE_X131Y66.SR                      2.613  
SLICE_X102Y28.YQ                  SLICE_X133Y28.SR                      1.377  
SLICE_X102Y28.YQ                  SLICE_X131Y24.SR                      1.980  
SLICE_X102Y28.YQ                  SLICE_X123Y20.SR                      1.287  
SLICE_X102Y28.YQ                  SLICE_X102Y0.SR                       1.661  
SLICE_X102Y28.YQ                  SLICE_X106Y4.SR                       1.937  
SLICE_X102Y28.YQ                  SLICE_X107Y5.SR                       1.218  
SLICE_X102Y28.YQ                  SLICE_X107Y2.SR                       1.469  
SLICE_X102Y28.YQ                  SLICE_X123Y13.SR                      2.421  
SLICE_X102Y28.YQ                  SLICE_X122Y15.SR                      2.537  
SLICE_X102Y28.YQ                  SLICE_X125Y1.SR                       1.854  
SLICE_X102Y28.YQ                  SLICE_X115Y1.SR                       2.630  
SLICE_X102Y28.YQ                  SLICE_X112Y4.SR                       1.876  
SLICE_X102Y28.YQ                  SLICE_X115Y0.SR                       2.237  
SLICE_X102Y28.YQ                  SLICE_X125Y9.SR                       1.895  
SLICE_X102Y28.YQ                  SLICE_X123Y7.SR                       2.631  
SLICE_X102Y28.YQ                  SLICE_X124Y11.SR                      1.907  
SLICE_X102Y28.YQ                  SLICE_X123Y8.SR                       2.501  
SLICE_X102Y28.YQ                  SLICE_X122Y9.SR                       2.439  
SLICE_X102Y28.YQ                  SLICE_X123Y11.SR                      2.079  
SLICE_X102Y28.YQ                  SLICE_X124Y8.SR                       1.895  
SLICE_X102Y28.YQ                  SLICE_X122Y10.SR                      2.142  
SLICE_X102Y28.YQ                  SLICE_X122Y13.SR                      2.421  
SLICE_X102Y28.YQ                  SLICE_X114Y38.SR                      1.476  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/
SYNC_GMII_MII_TX_RESET_I/RESET_OUT"         MAXDELAY = 6.1 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   4.005ns.
--------------------------------------------------------------------------------
Slack:                  2.095ns nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT
Report:    4.005ns delay meets   6.100ns timing constraint by 2.095ns
From                              To                                Delay(ns)
SLICE_X101Y35.YQ                  SLICE_X97Y14.SR                       1.291  
SLICE_X101Y35.YQ                  SLICE_X100Y4.SR                       2.125  
SLICE_X101Y35.YQ                  SLICE_X109Y5.SR                       2.308  
SLICE_X101Y35.YQ                  SLICE_X101Y7.SR                       2.354  
SLICE_X101Y35.YQ                  SLICE_X108Y4.SR                       2.502  
SLICE_X101Y35.YQ                  SLICE_X96Y1.SR                        2.555  
SLICE_X101Y35.YQ                  SLICE_X97Y1.SR                        2.555  
SLICE_X101Y35.YQ                  SLICE_X128Y65.SR                      3.022  
SLICE_X101Y35.YQ                  SLICE_X117Y38.SR                      2.139  
SLICE_X101Y35.YQ                  SLICE_X67Y52.SR                       3.185  
SLICE_X101Y35.YQ                  SLICE_X64Y54.SR                       2.876  
SLICE_X101Y35.YQ                  SLICE_X66Y55.SR                       3.205  
SLICE_X101Y35.YQ                  SLICE_X122Y38.SR                      2.330  
SLICE_X101Y35.YQ                  SLICE_X123Y45.SR                      2.489  
SLICE_X101Y35.YQ                  SLICE_X127Y28.SR                      2.036  
SLICE_X101Y35.YQ                  SLICE_X97Y24.SR                       1.150  
SLICE_X101Y35.YQ                  SLICE_X111Y6.SR                       2.503  
SLICE_X101Y35.YQ                  SLICE_X126Y27.SR                      2.041  
SLICE_X101Y35.YQ                  SLICE_X125Y26.SR                      2.677  
SLICE_X101Y35.YQ                  SLICE_X118Y37.SR                      1.778  
SLICE_X101Y35.YQ                  SLICE_X97Y23.SR                       1.310  
SLICE_X101Y35.YQ                  SLICE_X117Y40.SR                      2.009  
SLICE_X101Y35.YQ                  SLICE_X95Y4.SR                        2.360  
SLICE_X101Y35.YQ                  SLICE_X124Y56.SR                      2.722  
SLICE_X101Y35.YQ                  SLICE_X114Y42.SR                      2.852  
SLICE_X101Y35.YQ                  SLICE_X120Y43.SR                      2.354  
SLICE_X101Y35.YQ                  SLICE_X115Y60.SR                      2.554  
SLICE_X101Y35.YQ                  SLICE_X90Y7.SR                        1.895  
SLICE_X101Y35.YQ                  SLICE_X120Y15.SR                      3.722  
SLICE_X101Y35.YQ                  SLICE_X129Y66.SR                      3.029  
SLICE_X101Y35.YQ                  SLICE_X123Y53.SR                      2.591  
SLICE_X101Y35.YQ                  SLICE_X115Y45.SR                      2.330  
SLICE_X101Y35.YQ                  SLICE_X122Y56.SR                      2.956  
SLICE_X101Y35.YQ                  SLICE_X111Y14.SR                      2.491  
SLICE_X101Y35.YQ                  SLICE_X116Y41.SR                      2.009  
SLICE_X101Y35.YQ                  SLICE_X95Y5.SR                        2.203  
SLICE_X101Y35.YQ                  SLICE_X67Y45.SR                       2.725  
SLICE_X101Y35.YQ                  SLICE_X66Y44.SR                       3.407  
SLICE_X101Y35.YQ                  SLICE_X67Y51.SR                       3.578  
SLICE_X101Y35.YQ                  SLICE_X66Y50.SR                       3.538  
SLICE_X101Y35.YQ                  SLICE_X66Y48.SR                       3.222  
SLICE_X101Y35.YQ                  SLICE_X124Y26.SR                      2.677  
SLICE_X101Y35.YQ                  SLICE_X95Y6.SR                        2.191  
SLICE_X101Y35.YQ                  SLICE_X100Y7.SR                       2.354  
SLICE_X101Y35.YQ                  SLICE_X111Y7.SR                       2.662  
SLICE_X101Y35.YQ                  SLICE_X88Y11.SR                       2.204  
SLICE_X101Y35.YQ                  SLICE_X90Y4.SR                        2.543  
SLICE_X101Y35.YQ                  SLICE_X90Y5.SR                        2.252  
SLICE_X101Y35.YQ                  SLICE_X90Y6.SR                        2.375  
SLICE_X101Y35.YQ                  SLICE_X126Y64.SR                      3.586  
SLICE_X101Y35.YQ                  SLICE_X129Y36.SR                      1.926  
SLICE_X101Y35.YQ                  SLICE_X65Y50.SR                       3.539  
SLICE_X101Y35.YQ                  SLICE_X128Y67.SR                      3.029  
SLICE_X101Y35.YQ                  SLICE_X128Y66.SR                      3.029  
SLICE_X101Y35.YQ                  SLICE_X64Y55.SR                       3.417  
SLICE_X101Y35.YQ                  SLICE_X126Y26.SR                      2.041  
SLICE_X101Y35.YQ                  SLICE_X65Y54.SR                       2.876  
SLICE_X101Y35.YQ                  SLICE_X96Y23.SR                       1.310  
SLICE_X101Y35.YQ                  SLICE_X90Y13.SR                       1.647  
SLICE_X101Y35.YQ                  SLICE_X119Y42.SR                      2.203  
SLICE_X101Y35.YQ                  SLICE_X119Y47.SR                      2.516  
SLICE_X101Y35.YQ                  SLICE_X117Y41.SR                      2.009  
SLICE_X101Y35.YQ                  SLICE_X66Y53.SR                       3.557  
SLICE_X101Y35.YQ                  SLICE_X116Y42.SR                      2.016  
SLICE_X101Y35.YQ                  SLICE_X95Y1.SR                        2.203  
SLICE_X101Y35.YQ                  SLICE_X125Y25.SR                      2.568  
SLICE_X101Y35.YQ                  SLICE_X97Y7.SR                        2.544  
SLICE_X101Y35.YQ                  SLICE_X126Y50.SR                      2.346  
SLICE_X101Y35.YQ                  SLICE_X115Y42.SR                      2.852  
SLICE_X101Y35.YQ                  SLICE_X122Y52.SR                      2.796  
SLICE_X101Y35.YQ                  SLICE_X128Y46.SR                      2.420  
SLICE_X101Y35.YQ                  SLICE_X115Y43.SR                      2.501  
SLICE_X101Y35.YQ                  SLICE_X123Y52.SR                      2.796  
SLICE_X101Y35.YQ                  SLICE_X124Y57.SR                      3.446  
SLICE_X101Y35.YQ                  SLICE_X123Y43.SR                      2.355  
SLICE_X101Y35.YQ                  SLICE_X119Y43.SR                      2.018  
SLICE_X101Y35.YQ                  SLICE_X122Y49.SR                      2.583  
SLICE_X101Y35.YQ                  SLICE_X129Y46.SR                      2.420  
SLICE_X101Y35.YQ                  SLICE_X115Y41.SR                      2.139  
SLICE_X101Y35.YQ                  SLICE_X122Y57.SR                      3.139  
SLICE_X101Y35.YQ                  SLICE_X124Y58.SR                      3.335  
SLICE_X101Y35.YQ                  SLICE_X123Y56.SR                      2.956  
SLICE_X101Y35.YQ                  SLICE_X64Y50.SR                       3.539  
SLICE_X101Y35.YQ                  SLICE_X125Y33.SR                      2.220  
SLICE_X101Y35.YQ                  SLICE_X67Y40.SR                       3.588  
SLICE_X101Y35.YQ                  SLICE_X67Y50.SR                       3.538  
SLICE_X101Y35.YQ                  SLICE_X67Y46.SR                       3.574  
SLICE_X101Y35.YQ                  SLICE_X125Y70.G4                      3.485  
SLICE_X101Y35.YQ                  SLICE_X110Y7.SR                       2.662  
SLICE_X101Y35.YQ                  SLICE_X119Y3.SR                       2.418  
SLICE_X101Y35.YQ                  SLICE_X119Y11.SR                      3.882  
SLICE_X101Y35.YQ                  SLICE_X121Y11.SR                      3.883  
SLICE_X101Y35.YQ                  SLICE_X120Y11.SR                      3.883  
SLICE_X101Y35.YQ                  SLICE_X110Y27.G2                      1.420  
SLICE_X101Y35.YQ                  SLICE_X95Y9.SR                        1.484  
SLICE_X101Y35.YQ                  SLICE_X117Y42.SR                      2.016  
SLICE_X101Y35.YQ                  SLICE_X90Y39.SR                       1.856  
SLICE_X101Y35.YQ                  SLICE_X90Y38.SR                       2.083  
SLICE_X101Y35.YQ                  SLICE_X95Y49.SR                       2.447  
SLICE_X101Y35.YQ                  SLICE_X94Y59.SR                       2.574  
SLICE_X101Y35.YQ                  SLICE_X95Y2.SR                        2.538  
SLICE_X101Y35.YQ                  SLICE_X120Y46.SR                      4.005  
SLICE_X101Y35.YQ                  SLICE_X120Y47.SR                      2.519  
SLICE_X101Y35.YQ                  SLICE_X127Y27.SR                      2.041  
SLICE_X101Y35.YQ                  SLICE_X89Y11.SR                       2.204  
SLICE_X101Y35.YQ                  SLICE_X125Y24.SR                      2.848  
SLICE_X101Y35.YQ                  SLICE_X114Y40.SR                      2.500  
SLICE_X101Y35.YQ                  SLICE_X95Y0.SR                        2.519  
SLICE_X101Y35.YQ                  SLICE_X94Y1.SR                        2.203  
SLICE_X101Y35.YQ                  SLICE_X114Y60.SR                      2.554  
SLICE_X101Y35.YQ                  SLICE_X114Y61.SR                      3.128  
SLICE_X101Y35.YQ                  SLICE_X114Y62.SR                      2.760  
SLICE_X101Y35.YQ                  SLICE_X114Y63.SR                      3.134  
SLICE_X101Y35.YQ                  SLICE_X114Y64.SR                      3.108  
SLICE_X101Y35.YQ                  SLICE_X114Y65.SR                      2.778  
SLICE_X101Y35.YQ                  SLICE_X114Y66.SR                      2.907  
SLICE_X101Y35.YQ                  SLICE_X114Y67.SR                      3.109  
SLICE_X101Y35.YQ                  SLICE_X126Y22.SR                      2.334  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/
SYNC_GMII_MII_TX_RESET_I/RESET_OUT_shift1"         MAXDELAY = 6.1 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.529ns.
--------------------------------------------------------------------------------
Slack:                  5.571ns nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_shift1
Report:    0.529ns delay meets   6.100ns timing constraint by 5.571ns
From                              To                                Delay(ns)
SLICE_X96Y1.YQ                    SLICE_X96Y1.BX                        0.529  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/
SYNC_GMII_MII_TX_RESET_I/RESET_OUT_shift2"         MAXDELAY = 6.1 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.824ns.
--------------------------------------------------------------------------------
Slack:                  5.276ns nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_shift2
Report:    0.824ns delay meets   6.100ns timing constraint by 5.276ns
From                              To                                Delay(ns)
SLICE_X96Y1.XQ                    SLICE_X97Y1.BY                        0.824  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/
SYNC_GMII_MII_TX_RESET_I/RESET_OUT_shift3"         MAXDELAY = 6.1 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.256ns.
--------------------------------------------------------------------------------
Slack:                  5.844ns nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_shift3
Report:    0.256ns delay meets   6.100ns timing constraint by 5.844ns
From                              To                                Delay(ns)
SLICE_X97Y1.YQ                    SLICE_X95Y1.F4                        0.256  
SLICE_X97Y1.YQ                    SLICE_X95Y1.G4                        0.248  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/
RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT"         MAXDELAY = 6.1 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   6.083ns.
--------------------------------------------------------------------------------
Slack:                  0.017ns nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT
Report:    6.083ns delay meets   6.100ns timing constraint by 0.017ns
From                              To                                Delay(ns)
SLICE_X73Y47.YQ                   SLICE_X69Y12.SR                       1.851  
SLICE_X73Y47.YQ                   SLICE_X29Y60.SR                       2.190  
SLICE_X73Y47.YQ                   SLICE_X25Y60.SR                       2.606  
SLICE_X73Y47.YQ                   SLICE_X3Y27.SR                        6.070  
SLICE_X73Y47.YQ                   SLICE_X75Y23.SR                       2.067  
SLICE_X73Y47.YQ                   SLICE_X93Y17.SR                       2.798  
SLICE_X73Y47.YQ                   SLICE_X2Y27.SR                        6.070  
SLICE_X73Y47.YQ                   SLICE_X84Y14.SR                       3.433  
SLICE_X73Y47.YQ                   SLICE_X85Y15.SR                       2.536  
SLICE_X73Y47.YQ                   SLICE_X73Y13.SR                       2.332  
SLICE_X73Y47.YQ                   SLICE_X72Y11.SR                       2.528  
SLICE_X73Y47.YQ                   SLICE_X91Y14.SR                       3.120  
SLICE_X73Y47.YQ                   SLICE_X70Y14.SR                       1.658  
SLICE_X73Y47.YQ                   SLICE_X69Y11.SR                       2.743  
SLICE_X73Y47.YQ                   SLICE_X84Y16.SR                       2.706  
SLICE_X73Y47.YQ                   SLICE_X27Y18.SR                       4.340  
SLICE_X73Y47.YQ                   SLICE_X76Y19.SR                       2.124  
SLICE_X73Y47.YQ                   SLICE_X84Y21.SR                       2.709  
SLICE_X73Y47.YQ                   SLICE_X47Y17.SR                       2.021  
SLICE_X73Y47.YQ                   SLICE_X72Y10.SR                       2.434  
SLICE_X73Y47.YQ                   SLICE_X40Y16.SR                       2.998  
SLICE_X73Y47.YQ                   SLICE_X85Y13.SR                       2.889  
SLICE_X73Y47.YQ                   SLICE_X87Y18.SR                       3.096  
SLICE_X73Y47.YQ                   SLICE_X90Y17.SR                       2.799  
SLICE_X73Y47.YQ                   SLICE_X73Y17.SR                       1.822  
SLICE_X73Y47.YQ                   SLICE_X70Y13.SR                       2.333  
SLICE_X73Y47.YQ                   SLICE_X97Y15.SR                       2.955  
SLICE_X73Y47.YQ                   SLICE_X73Y24.SR                       2.078  
SLICE_X73Y47.YQ                   SLICE_X47Y15.SR                       2.593  
SLICE_X73Y47.YQ                   SLICE_X47Y15.G3                       2.242  
SLICE_X73Y47.YQ                   SLICE_X75Y12.SR                       2.248  
SLICE_X73Y47.YQ                   SLICE_X24Y60.SR                       2.606  
SLICE_X73Y47.YQ                   SLICE_X92Y18.SR                       2.673  
SLICE_X73Y47.YQ                   SLICE_X46Y8.SR                        3.002  
SLICE_X73Y47.YQ                   SLICE_X68Y14.SR                       1.671  
SLICE_X73Y47.YQ                   SLICE_X87Y10.SR                       2.959  
SLICE_X73Y47.YQ                   SLICE_X90Y19.SR                       3.141  
SLICE_X73Y47.YQ                   SLICE_X107Y10.SR                      3.063  
SLICE_X73Y47.YQ                   SLICE_X73Y16.SR                       2.012  
SLICE_X73Y47.YQ                   SLICE_X74Y17.SR                       1.979  
SLICE_X73Y47.YQ                   SLICE_X87Y11.SR                       2.703  
SLICE_X73Y47.YQ                   SLICE_X72Y22.SR                       2.664  
SLICE_X73Y47.YQ                   SLICE_X86Y10.SR                       2.959  
SLICE_X73Y47.YQ                   SLICE_X75Y14.SR                       1.887  
SLICE_X73Y47.YQ                   SLICE_X73Y18.SR                       1.814  
SLICE_X73Y47.YQ                   SLICE_X92Y16.SR                       3.031  
SLICE_X73Y47.YQ                   SLICE_X92Y17.SR                       2.798  
SLICE_X73Y47.YQ                   SLICE_X90Y18.SR                       2.643  
SLICE_X73Y47.YQ                   SLICE_X68Y7.SR                        2.915  
SLICE_X73Y47.YQ                   SLICE_X45Y14.SR                       3.145  
SLICE_X73Y47.YQ                   SLICE_X70Y12.SR                       2.460  
SLICE_X73Y47.YQ                   SLICE_X44Y13.SR                       2.425  
SLICE_X73Y47.YQ                   SLICE_X73Y11.SR                       2.528  
SLICE_X73Y47.YQ                   SLICE_X77Y17.SR                       2.509  
SLICE_X73Y47.YQ                   SLICE_X75Y21.SR                       2.196  
SLICE_X73Y47.YQ                   SLICE_X72Y19.SR                       2.013  
SLICE_X73Y47.YQ                   SLICE_X97Y2.SR                        3.059  
SLICE_X73Y47.YQ                   SLICE_X97Y3.SR                        3.292  
SLICE_X73Y47.YQ                   SLICE_X97Y5.SR                        3.638  
SLICE_X73Y47.YQ                   SLICE_X97Y4.SR                        3.405  
SLICE_X73Y47.YQ                   SLICE_X96Y7.SR                        3.273  
SLICE_X73Y47.YQ                   SLICE_X29Y61.SR                       2.927  
SLICE_X73Y47.YQ                   SLICE_X28Y61.SR                       2.927  
SLICE_X73Y47.YQ                   SLICE_X25Y61.SR                       3.133  
SLICE_X73Y47.YQ                   SLICE_X3Y28.SR                        6.083  
SLICE_X73Y47.YQ                   SLICE_X3Y29.SR                        2.934  
SLICE_X73Y47.YQ                   SLICE_X33Y16.SR                       3.375  
SLICE_X73Y47.YQ                   SLICE_X46Y12.SR                       2.984  
SLICE_X73Y47.YQ                   SLICE_X75Y17.SR                       1.979  
SLICE_X73Y47.YQ                   SLICE_X68Y27.SR                       1.478  
SLICE_X73Y47.YQ                   SLICE_X85Y19.SR                       2.535  
SLICE_X73Y47.YQ                   SLICE_X84Y18.SR                       3.083  
SLICE_X73Y47.YQ                   SLICE_X77Y18.SR                       2.305  
SLICE_X73Y47.YQ                   SLICE_X90Y10.SR                       2.756  
SLICE_X73Y47.YQ                   SLICE_X72Y23.SR                       2.068  
SLICE_X73Y47.YQ                   SLICE_X25Y59.SR                       3.486  
SLICE_X73Y47.YQ                   SLICE_X25Y58.SR                       2.963  
SLICE_X73Y47.YQ                   SLICE_X46Y15.SR                       2.593  
SLICE_X73Y47.YQ                   SLICE_X92Y21.SR                       2.805  
SLICE_X73Y47.YQ                   SLICE_X84Y12.SR                       3.360  
SLICE_X73Y47.YQ                   SLICE_X47Y13.SR                       2.426  
SLICE_X73Y47.YQ                   SLICE_X84Y15.SR                       2.536  
SLICE_X73Y47.YQ                   SLICE_X92Y19.SR                       2.942  
SLICE_X73Y47.YQ                   SLICE_X91Y10.SR                       2.756  
SLICE_X73Y47.YQ                   SLICE_X87Y15.SR                       2.535  
SLICE_X73Y47.YQ                   SLICE_X71Y13.SR                       2.333  
SLICE_X73Y47.YQ                   SLICE_X106Y17.SR                      3.587  
SLICE_X73Y47.YQ                   SLICE_X93Y18.SR                       2.673  
SLICE_X73Y47.YQ                   SLICE_X28Y11.SR                       3.636  
SLICE_X73Y47.YQ                   SLICE_X27Y17.SR                       4.201  
SLICE_X73Y47.YQ                   SLICE_X27Y15.SR                       3.837  
SLICE_X73Y47.YQ                   SLICE_X33Y7.SR                        3.405  
SLICE_X73Y47.YQ                   SLICE_X26Y15.SR                       3.837  
SLICE_X73Y47.YQ                   SLICE_X33Y9.SR                        3.221  
SLICE_X73Y47.YQ                   SLICE_X85Y14.SR                       3.433  
SLICE_X73Y47.YQ                   SLICE_X73Y10.SR                       2.434  
SLICE_X73Y47.YQ                   SLICE_X92Y23.SR                       3.021  
SLICE_X73Y47.YQ                   SLICE_X70Y17.SR                       1.819  
SLICE_X73Y47.YQ                   SLICE_X74Y18.SR                       2.621  
SLICE_X73Y47.YQ                   SLICE_X90Y11.SR                       2.967  
SLICE_X73Y47.YQ                   SLICE_X91Y18.SR                       2.643  
SLICE_X73Y47.YQ                   SLICE_X86Y14.SR                       3.546  
SLICE_X73Y47.YQ                   SLICE_X70Y16.SR                       2.053  
SLICE_X73Y47.YQ                   SLICE_X26Y16.SR                       3.794  
SLICE_X73Y47.YQ                   SLICE_X41Y16.SR                       2.998  
SLICE_X73Y47.YQ                   SLICE_X33Y18.SR                       3.922  
SLICE_X73Y47.YQ                   SLICE_X28Y19.SR                       4.065  
SLICE_X73Y47.YQ                   SLICE_X74Y11.SR                       2.540  
SLICE_X73Y47.YQ                   SLICE_X75Y11.SR                       2.540  
SLICE_X73Y47.YQ                   SLICE_X41Y13.SR                       2.638  
SLICE_X73Y47.YQ                   SLICE_X46Y14.SR                       3.332  
SLICE_X73Y47.YQ                   SLICE_X44Y8.SR                        3.185  
SLICE_X73Y47.YQ                   SLICE_X45Y12.SR                       3.167  
SLICE_X73Y47.YQ                   SLICE_X60Y14.SR                       2.091  
SLICE_X73Y47.YQ                   SLICE_X60Y23.SR                       1.997  
SLICE_X73Y47.YQ                   SLICE_X69Y14.SR                       1.671  
SLICE_X73Y47.YQ                   SLICE_X60Y12.SR                       2.444  
SLICE_X73Y47.YQ                   SLICE_X69Y23.SR                       2.283  
SLICE_X73Y47.YQ                   SLICE_X60Y13.SR                       2.951  
SLICE_X73Y47.YQ                   SLICE_X69Y17.SR                       1.832  
SLICE_X73Y47.YQ                   SLICE_X68Y15.SR                       1.836  
SLICE_X73Y47.YQ                   SLICE_X68Y13.SR                       2.547  
SLICE_X73Y47.YQ                   SLICE_X90Y8.SR                        3.148  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/
SYNC_GMII_MII_TX_RESET_I/RESET_OUT"         MAXDELAY = 6.1 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   4.293ns.
--------------------------------------------------------------------------------
Slack:                  1.807ns nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT
Report:    4.293ns delay meets   6.100ns timing constraint by 1.807ns
From                              To                                Delay(ns)
SLICE_X62Y53.YQ                   SLICE_X33Y23.SR                       2.382  
SLICE_X62Y53.YQ                   SLICE_X39Y22.SR                       2.412  
SLICE_X62Y53.YQ                   SLICE_X38Y27.SR                       2.216  
SLICE_X62Y53.YQ                   SLICE_X42Y27.SR                       2.438  
SLICE_X62Y53.YQ                   SLICE_X39Y24.SR                       2.624  
SLICE_X62Y53.YQ                   SLICE_X1Y37.SR                        3.084  
SLICE_X62Y53.YQ                   SLICE_X0Y35.SR                        3.440  
SLICE_X62Y53.YQ                   SLICE_X50Y106.SR                      2.445  
SLICE_X62Y53.YQ                   SLICE_X72Y93.SR                       3.250  
SLICE_X62Y53.YQ                   SLICE_X59Y3.SR                        2.166  
SLICE_X62Y53.YQ                   SLICE_X34Y17.SR                       2.747  
SLICE_X62Y53.YQ                   SLICE_X34Y18.SR                       2.790  
SLICE_X62Y53.YQ                   SLICE_X88Y39.SR                       2.298  
SLICE_X62Y53.YQ                   SLICE_X55Y98.SR                       2.663  
SLICE_X62Y53.YQ                   SLICE_X72Y34.SR                       1.684  
SLICE_X62Y53.YQ                   SLICE_X26Y18.SR                       3.211  
SLICE_X62Y53.YQ                   SLICE_X43Y29.SR                       2.784  
SLICE_X62Y53.YQ                   SLICE_X73Y35.SR                       2.388  
SLICE_X62Y53.YQ                   SLICE_X72Y32.SR                       1.838  
SLICE_X62Y53.YQ                   SLICE_X63Y93.SR                       2.896  
SLICE_X62Y53.YQ                   SLICE_X32Y23.SR                       2.382  
SLICE_X62Y53.YQ                   SLICE_X64Y94.SR                       2.454  
SLICE_X62Y53.YQ                   SLICE_X25Y19.SR                       3.156  
SLICE_X62Y53.YQ                   SLICE_X51Y98.SR                       2.676  
SLICE_X62Y53.YQ                   SLICE_X53Y93.SR                       2.290  
SLICE_X62Y53.YQ                   SLICE_X57Y99.SR                       2.231  
SLICE_X62Y53.YQ                   SLICE_X54Y103.SR                      3.015  
SLICE_X62Y53.YQ                   SLICE_X24Y19.SR                       3.156  
SLICE_X62Y53.YQ                   SLICE_X51Y27.SR                       2.831  
SLICE_X62Y53.YQ                   SLICE_X50Y107.SR                      2.574  
SLICE_X62Y53.YQ                   SLICE_X50Y94.SR                       2.246  
SLICE_X62Y53.YQ                   SLICE_X52Y95.SR                       2.639  
SLICE_X62Y53.YQ                   SLICE_X53Y98.SR                       2.661  
SLICE_X62Y53.YQ                   SLICE_X42Y24.SR                       2.595  
SLICE_X62Y53.YQ                   SLICE_X62Y95.SR                       2.874  
SLICE_X62Y53.YQ                   SLICE_X16Y21.SR                       3.679  
SLICE_X62Y53.YQ                   SLICE_X42Y2.SR                        2.267  
SLICE_X62Y53.YQ                   SLICE_X49Y1.SR                        2.603  
SLICE_X62Y53.YQ                   SLICE_X59Y0.SR                        2.314  
SLICE_X62Y53.YQ                   SLICE_X59Y1.SR                        2.511  
SLICE_X62Y53.YQ                   SLICE_X58Y0.SR                        2.314  
SLICE_X62Y53.YQ                   SLICE_X73Y34.SR                       1.684  
SLICE_X62Y53.YQ                   SLICE_X8Y20.SR                        3.259  
SLICE_X62Y53.YQ                   SLICE_X42Y29.SR                       2.784  
SLICE_X62Y53.YQ                   SLICE_X53Y28.SR                       3.213  
SLICE_X62Y53.YQ                   SLICE_X5Y25.SR                        3.947  
SLICE_X62Y53.YQ                   SLICE_X24Y14.SR                       3.558  
SLICE_X62Y53.YQ                   SLICE_X26Y14.SR                       3.586  
SLICE_X62Y53.YQ                   SLICE_X36Y12.SR                       3.166  
SLICE_X62Y53.YQ                   SLICE_X35Y26.SR                       3.140  
SLICE_X62Y53.YQ                   SLICE_X88Y36.SR                       2.682  
SLICE_X62Y53.YQ                   SLICE_X34Y10.SR                       3.530  
SLICE_X62Y53.YQ                   SLICE_X51Y107.SR                      2.574  
SLICE_X62Y53.YQ                   SLICE_X52Y106.SR                      2.428  
SLICE_X62Y53.YQ                   SLICE_X34Y19.SR                       2.577  
SLICE_X62Y53.YQ                   SLICE_X75Y35.SR                       2.387  
SLICE_X62Y53.YQ                   SLICE_X35Y16.SR                       2.840  
SLICE_X62Y53.YQ                   SLICE_X32Y22.SR                       2.598  
SLICE_X62Y53.YQ                   SLICE_X15Y47.SR                       3.173  
SLICE_X62Y53.YQ                   SLICE_X57Y97.SR                       2.132  
SLICE_X62Y53.YQ                   SLICE_X52Y96.SR                       2.519  
SLICE_X62Y53.YQ                   SLICE_X64Y93.SR                       3.094  
SLICE_X62Y53.YQ                   SLICE_X52Y0.SR                        2.525  
SLICE_X62Y53.YQ                   SLICE_X56Y97.SR                       2.132  
SLICE_X62Y53.YQ                   SLICE_X4Y27.SR                        4.293  
SLICE_X62Y53.YQ                   SLICE_X65Y41.SR                       1.413  
SLICE_X62Y53.YQ                   SLICE_X25Y18.SR                       3.765  
SLICE_X62Y53.YQ                   SLICE_X54Y98.SR                       2.663  
SLICE_X62Y53.YQ                   SLICE_X53Y92.SR                       2.527  
SLICE_X62Y53.YQ                   SLICE_X50Y95.SR                       2.670  
SLICE_X62Y53.YQ                   SLICE_X53Y100.SR                      3.040  
SLICE_X62Y53.YQ                   SLICE_X52Y93.SR                       2.290  
SLICE_X62Y53.YQ                   SLICE_X51Y94.SR                       2.246  
SLICE_X62Y53.YQ                   SLICE_X52Y99.SR                       2.415  
SLICE_X62Y53.YQ                   SLICE_X57Y98.SR                       2.850  
SLICE_X62Y53.YQ                   SLICE_X56Y98.SR                       2.850  
SLICE_X62Y53.YQ                   SLICE_X52Y102.SR                      2.483  
SLICE_X62Y53.YQ                   SLICE_X53Y103.SR                      2.452  
SLICE_X62Y53.YQ                   SLICE_X53Y95.SR                       2.639  
SLICE_X62Y53.YQ                   SLICE_X51Y101.SR                      2.322  
SLICE_X62Y53.YQ                   SLICE_X50Y97.SR                       2.333  
SLICE_X62Y53.YQ                   SLICE_X50Y96.SR                       2.550  
SLICE_X62Y53.YQ                   SLICE_X34Y14.SR                       2.979  
SLICE_X62Y53.YQ                   SLICE_X75Y49.SR                       1.448  
SLICE_X62Y53.YQ                   SLICE_X54Y3.SR                        1.961  
SLICE_X62Y53.YQ                   SLICE_X58Y1.SR                        2.511  
SLICE_X62Y53.YQ                   SLICE_X58Y3.SR                        2.166  
SLICE_X62Y53.YQ                   SLICE_X26Y25.G2                       2.687  
SLICE_X62Y53.YQ                   SLICE_X26Y4.SR                        3.990  
SLICE_X62Y53.YQ                   SLICE_X27Y3.SR                        4.069  
SLICE_X62Y53.YQ                   SLICE_X34Y3.SR                        3.191  
SLICE_X62Y53.YQ                   SLICE_X34Y2.SR                        2.671  
SLICE_X62Y53.YQ                   SLICE_X35Y2.SR                        2.671  
SLICE_X62Y53.YQ                   SLICE_X49Y10.G2                       2.418  
SLICE_X62Y53.YQ                   SLICE_X9Y23.SR                        3.268  
SLICE_X62Y53.YQ                   SLICE_X57Y95.SR                       2.488  
SLICE_X62Y53.YQ                   SLICE_X57Y114.SR                      3.052  
SLICE_X62Y53.YQ                   SLICE_X59Y112.SR                      3.413  
SLICE_X62Y53.YQ                   SLICE_X55Y117.SR                      3.181  
SLICE_X62Y53.YQ                   SLICE_X56Y123.SR                      3.588  
SLICE_X62Y53.YQ                   SLICE_X17Y19.SR                       3.348  
SLICE_X62Y53.YQ                   SLICE_X54Y97.SR                       2.129  
SLICE_X62Y53.YQ                   SLICE_X52Y97.SR                       2.141  
SLICE_X62Y53.YQ                   SLICE_X72Y35.SR                       2.388  
SLICE_X62Y53.YQ                   SLICE_X4Y24.SR                        3.635  
SLICE_X62Y53.YQ                   SLICE_X58Y58.SR                       0.658  
SLICE_X62Y53.YQ                   SLICE_X64Y102.SR                      2.415  
SLICE_X62Y53.YQ                   SLICE_X8Y24.SR                        3.275  
SLICE_X62Y53.YQ                   SLICE_X9Y25.SR                        3.275  
SLICE_X62Y53.YQ                   SLICE_X55Y100.SR                      3.014  
SLICE_X62Y53.YQ                   SLICE_X55Y101.SR                      2.388  
SLICE_X62Y53.YQ                   SLICE_X55Y102.SR                      2.485  
SLICE_X62Y53.YQ                   SLICE_X55Y103.SR                      3.015  
SLICE_X62Y53.YQ                   SLICE_X55Y104.SR                      2.850  
SLICE_X62Y53.YQ                   SLICE_X55Y105.SR                      2.257  
SLICE_X62Y53.YQ                   SLICE_X55Y106.SR                      2.431  
SLICE_X62Y53.YQ                   SLICE_X55Y107.SR                      2.847  
SLICE_X62Y53.YQ                   SLICE_X58Y27.SR                       1.534  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/
SYNC_GMII_MII_TX_RESET_I/RESET_OUT_shift1"         MAXDELAY = 6.1 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.529ns.
--------------------------------------------------------------------------------
Slack:                  5.571ns nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_shift1
Report:    0.529ns delay meets   6.100ns timing constraint by 5.571ns
From                              To                                Delay(ns)
SLICE_X1Y37.YQ                    SLICE_X1Y37.BX                        0.529  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/
SYNC_GMII_MII_TX_RESET_I/RESET_OUT_shift2"         MAXDELAY = 6.1 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.349ns.
--------------------------------------------------------------------------------
Slack:                  5.751ns nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_shift2
Report:    0.349ns delay meets   6.100ns timing constraint by 5.751ns
From                              To                                Delay(ns)
SLICE_X1Y37.XQ                    SLICE_X0Y35.BY                        0.349  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/
SYNC_GMII_MII_TX_RESET_I/RESET_OUT_shift3"         MAXDELAY = 6.1 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.721ns.
--------------------------------------------------------------------------------
Slack:                  5.379ns nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_shift3
Report:    0.721ns delay meets   6.100ns timing constraint by 5.379ns
From                              To                                Delay(ns)
SLICE_X0Y35.YQ                    SLICE_X4Y27.F3                        0.721  
SLICE_X0Y35.YQ                    SLICE_X4Y27.G3                        0.709  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/
RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT"         MAXDELAY = 6.1 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   4.755ns.
--------------------------------------------------------------------------------
Slack:                  1.345ns nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT
Report:    4.755ns delay meets   6.100ns timing constraint by 1.345ns
From                              To                                Delay(ns)
SLICE_X48Y28.YQ                   SLICE_X18Y16.SR                       2.315  
SLICE_X48Y28.YQ                   SLICE_X46Y126.SR                      3.773  
SLICE_X48Y28.YQ                   SLICE_X47Y126.SR                      3.773  
SLICE_X48Y28.YQ                   SLICE_X52Y145.SR                      4.394  
SLICE_X48Y28.YQ                   SLICE_X27Y20.SR                       2.898  
SLICE_X48Y28.YQ                   SLICE_X12Y22.SR                       2.932  
SLICE_X48Y28.YQ                   SLICE_X52Y142.SR                      4.409  
SLICE_X48Y28.YQ                   SLICE_X34Y20.SR                       1.659  
SLICE_X48Y28.YQ                   SLICE_X30Y20.SR                       1.861  
SLICE_X48Y28.YQ                   SLICE_X26Y17.SR                       2.418  
SLICE_X48Y28.YQ                   SLICE_X30Y13.SR                       2.454  
SLICE_X48Y28.YQ                   SLICE_X45Y16.SR                       1.114  
SLICE_X48Y28.YQ                   SLICE_X39Y21.SR                       1.220  
SLICE_X48Y28.YQ                   SLICE_X16Y10.SR                       2.177  
SLICE_X48Y28.YQ                   SLICE_X24Y20.SR                       2.686  
SLICE_X48Y28.YQ                   SLICE_X4Y4.SR                         3.194  
SLICE_X48Y28.YQ                   SLICE_X19Y23.SR                       2.277  
SLICE_X48Y28.YQ                   SLICE_X21Y22.SR                       2.055  
SLICE_X48Y28.YQ                   SLICE_X8Y2.SR                         3.172  
SLICE_X48Y28.YQ                   SLICE_X30Y14.SR                       2.578  
SLICE_X48Y28.YQ                   SLICE_X6Y2.SR                         3.169  
SLICE_X48Y28.YQ                   SLICE_X24Y21.SR                       2.556  
SLICE_X48Y28.YQ                   SLICE_X12Y23.SR                       2.546  
SLICE_X48Y28.YQ                   SLICE_X13Y22.SR                       2.932  
SLICE_X48Y28.YQ                   SLICE_X26Y22.SR                       2.274  
SLICE_X48Y28.YQ                   SLICE_X16Y15.SR                       2.570  
SLICE_X48Y28.YQ                   SLICE_X45Y17.SR                       0.833  
SLICE_X48Y28.YQ                   SLICE_X39Y25.SR                       1.031  
SLICE_X48Y28.YQ                   SLICE_X25Y17.SR                       2.388  
SLICE_X48Y28.YQ                   SLICE_X25Y17.G2                       1.761  
SLICE_X48Y28.YQ                   SLICE_X31Y15.SR                       2.800  
SLICE_X48Y28.YQ                   SLICE_X48Y126.SR                      3.223  
SLICE_X48Y28.YQ                   SLICE_X13Y29.SR                       3.098  
SLICE_X48Y28.YQ                   SLICE_X7Y2.SR                         3.169  
SLICE_X48Y28.YQ                   SLICE_X19Y16.SR                       2.315  
SLICE_X48Y28.YQ                   SLICE_X35Y8.SR                        2.441  
SLICE_X48Y28.YQ                   SLICE_X12Y27.SR                       2.709  
SLICE_X48Y28.YQ                   SLICE_X48Y20.SR                       0.979  
SLICE_X48Y28.YQ                   SLICE_X30Y22.SR                       2.473  
SLICE_X48Y28.YQ                   SLICE_X31Y22.SR                       2.473  
SLICE_X48Y28.YQ                   SLICE_X34Y11.SR                       2.039  
SLICE_X48Y28.YQ                   SLICE_X30Y24.SR                       1.840  
SLICE_X48Y28.YQ                   SLICE_X35Y10.SR                       2.823  
SLICE_X48Y28.YQ                   SLICE_X31Y20.SR                       1.861  
SLICE_X48Y28.YQ                   SLICE_X24Y22.SR                       2.061  
SLICE_X48Y28.YQ                   SLICE_X13Y23.SR                       2.546  
SLICE_X48Y28.YQ                   SLICE_X13Y24.SR                       2.708  
SLICE_X48Y28.YQ                   SLICE_X12Y25.SR                       2.934  
SLICE_X48Y28.YQ                   SLICE_X17Y9.SR                        2.373  
SLICE_X48Y28.YQ                   SLICE_X17Y15.SR                       2.570  
SLICE_X48Y28.YQ                   SLICE_X21Y16.SR                       2.319  
SLICE_X48Y28.YQ                   SLICE_X19Y14.SR                       2.673  
SLICE_X48Y28.YQ                   SLICE_X30Y12.SR                       2.196  
SLICE_X48Y28.YQ                   SLICE_X26Y21.SR                       2.583  
SLICE_X48Y28.YQ                   SLICE_X27Y24.SR                       2.057  
SLICE_X48Y28.YQ                   SLICE_X26Y20.SR                       2.097  
SLICE_X48Y28.YQ                   SLICE_X42Y6.SR                        1.964  
SLICE_X48Y28.YQ                   SLICE_X42Y7.SR                        1.777  
SLICE_X48Y28.YQ                   SLICE_X42Y9.SR                        1.593  
SLICE_X48Y28.YQ                   SLICE_X42Y8.SR                        1.654  
SLICE_X48Y28.YQ                   SLICE_X42Y11.SR                       2.136  
SLICE_X48Y28.YQ                   SLICE_X46Y127.SR                      3.610  
SLICE_X48Y28.YQ                   SLICE_X47Y127.SR                      3.610  
SLICE_X48Y28.YQ                   SLICE_X48Y127.SR                      3.611  
SLICE_X48Y28.YQ                   SLICE_X52Y144.SR                      4.755  
SLICE_X48Y28.YQ                   SLICE_X53Y144.SR                      4.755  
SLICE_X48Y28.YQ                   SLICE_X4Y2.SR                         3.169  
SLICE_X48Y28.YQ                   SLICE_X17Y10.SR                       2.177  
SLICE_X48Y28.YQ                   SLICE_X25Y23.SR                       2.466  
SLICE_X48Y28.YQ                   SLICE_X27Y25.SR                       2.440  
SLICE_X48Y28.YQ                   SLICE_X21Y23.SR                       2.278  
SLICE_X48Y28.YQ                   SLICE_X19Y21.SR                       2.740  
SLICE_X48Y28.YQ                   SLICE_X19Y22.SR                       2.056  
SLICE_X48Y28.YQ                   SLICE_X35Y9.SR                        2.268  
SLICE_X48Y28.YQ                   SLICE_X31Y23.SR                       2.205  
SLICE_X48Y28.YQ                   SLICE_X47Y131.SR                      3.599  
SLICE_X48Y28.YQ                   SLICE_X46Y131.SR                      3.599  
SLICE_X48Y28.YQ                   SLICE_X24Y18.SR                       2.553  
SLICE_X48Y28.YQ                   SLICE_X43Y26.SR                       0.786  
SLICE_X48Y28.YQ                   SLICE_X25Y20.SR                       2.686  
SLICE_X48Y28.YQ                   SLICE_X13Y9.SR                        2.565  
SLICE_X48Y28.YQ                   SLICE_X30Y16.SR                       2.211  
SLICE_X48Y28.YQ                   SLICE_X13Y27.SR                       2.709  
SLICE_X48Y28.YQ                   SLICE_X38Y10.SR                       3.011  
SLICE_X48Y28.YQ                   SLICE_X39Y19.SR                       1.390  
SLICE_X48Y28.YQ                   SLICE_X18Y14.SR                       2.673  
SLICE_X48Y28.YQ                   SLICE_X52Y27.SR                       0.783  
SLICE_X48Y28.YQ                   SLICE_X48Y35.SR                       0.716  
SLICE_X48Y28.YQ                   SLICE_X65Y25.SR                       1.778  
SLICE_X48Y28.YQ                   SLICE_X59Y26.SR                       1.305  
SLICE_X48Y28.YQ                   SLICE_X53Y15.SR                       1.590  
SLICE_X48Y28.YQ                   SLICE_X12Y26.SR                       3.097  
SLICE_X48Y28.YQ                   SLICE_X3Y4.SR                         3.411  
SLICE_X48Y28.YQ                   SLICE_X2Y5.SR                         3.959  
SLICE_X48Y28.YQ                   SLICE_X5Y5.SR                         3.997  
SLICE_X48Y28.YQ                   SLICE_X9Y9.SR                         2.765  
SLICE_X48Y28.YQ                   SLICE_X5Y4.SR                         3.194  
SLICE_X48Y28.YQ                   SLICE_X8Y12.SR                        2.926  
SLICE_X48Y28.YQ                   SLICE_X30Y17.SR                       2.617  
SLICE_X48Y28.YQ                   SLICE_X31Y11.SR                       2.083  
SLICE_X48Y28.YQ                   SLICE_X45Y26.SR                       0.603  
SLICE_X48Y28.YQ                   SLICE_X31Y21.SR                       1.758  
SLICE_X48Y28.YQ                   SLICE_X27Y21.SR                       2.583  
SLICE_X48Y28.YQ                   SLICE_X46Y20.SR                       0.976  
SLICE_X48Y28.YQ                   SLICE_X17Y25.SR                       2.270  
SLICE_X48Y28.YQ                   SLICE_X35Y21.SR                       1.575  
SLICE_X48Y28.YQ                   SLICE_X24Y49.SR                       3.090  
SLICE_X48Y28.YQ                   SLICE_X4Y5.SR                         3.997  
SLICE_X48Y28.YQ                   SLICE_X10Y2.SR                        3.173  
SLICE_X48Y28.YQ                   SLICE_X5Y3.SR                         3.519  
SLICE_X48Y28.YQ                   SLICE_X4Y3.SR                         3.519  
SLICE_X48Y28.YQ                   SLICE_X30Y23.SR                       2.205  
SLICE_X48Y28.YQ                   SLICE_X34Y16.SR                       2.039  
SLICE_X48Y28.YQ                   SLICE_X7Y5.SR                         3.137  
SLICE_X48Y28.YQ                   SLICE_X6Y5.SR                         3.137  
SLICE_X48Y28.YQ                   SLICE_X10Y9.SR                        2.763  
SLICE_X48Y28.YQ                   SLICE_X17Y13.SR                       2.955  
SLICE_X48Y28.YQ                   SLICE_X17Y16.SR                       2.313  
SLICE_X48Y28.YQ                   SLICE_X19Y12.SR                       2.109  
SLICE_X48Y28.YQ                   SLICE_X16Y16.SR                       2.313  
SLICE_X48Y28.YQ                   SLICE_X12Y17.SR                       2.950  
SLICE_X48Y28.YQ                   SLICE_X16Y19.SR                       2.717  
SLICE_X48Y28.YQ                   SLICE_X17Y12.SR                       2.320  
SLICE_X48Y28.YQ                   SLICE_X52Y24.SR                       1.027  
SLICE_X48Y28.YQ                   SLICE_X19Y19.SR                       2.718  
SLICE_X48Y28.YQ                   SLICE_X48Y32.SR                       0.715  
SLICE_X48Y28.YQ                   SLICE_X17Y18.SR                       2.140  
SLICE_X48Y28.YQ                   SLICE_X58Y25.SR                       1.551  
SLICE_X48Y28.YQ                   SLICE_X59Y27.SR                       0.974  
SLICE_X48Y28.YQ                   SLICE_X16Y17.SR                       2.987  
SLICE_X48Y28.YQ                   SLICE_X34Y7.SR                        1.977  
SLICE_X48Y28.YQ                   SLICE_X52Y33.SR                       0.942  
SLICE_X48Y28.YQ                   SLICE_X58Y34.SR                       1.215  
SLICE_X48Y28.YQ                   SLICE_X64Y24.SR                       1.587  
SLICE_X48Y28.YQ                   SLICE_X64Y27.SR                       1.417  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/
SYNC_GMII_MII_TX_RESET_I/RESET_OUT"         MAXDELAY = 6.1 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   4.075ns.
--------------------------------------------------------------------------------
Slack:                  2.025ns nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT
Report:    4.075ns delay meets   6.100ns timing constraint by 2.025ns
From                              To                                Delay(ns)
SLICE_X37Y53.YQ                   SLICE_X37Y25.SR                       1.559  
SLICE_X37Y53.YQ                   SLICE_X46Y21.SR                       2.138  
SLICE_X37Y53.YQ                   SLICE_X47Y39.SR                       1.315  
SLICE_X37Y53.YQ                   SLICE_X47Y40.SR                       2.152  
SLICE_X37Y53.YQ                   SLICE_X44Y30.SR                       2.100  
SLICE_X37Y53.YQ                   SLICE_X5Y12.SR                        3.787  
SLICE_X37Y53.YQ                   SLICE_X4Y12.SR                        3.787  
SLICE_X37Y53.YQ                   SLICE_X1Y64.SR                        2.128  
SLICE_X37Y53.YQ                   SLICE_X6Y37.SR                        2.750  
SLICE_X37Y53.YQ                   SLICE_X36Y78.SR                       1.781  
SLICE_X37Y53.YQ                   SLICE_X36Y63.SR                       1.142  
SLICE_X37Y53.YQ                   SLICE_X37Y65.SR                       1.488  
SLICE_X37Y53.YQ                   SLICE_X52Y37.SR                       1.989  
SLICE_X37Y53.YQ                   SLICE_X0Y33.SR                        3.149  
SLICE_X37Y53.YQ                   SLICE_X0Y45.SR                        2.755  
SLICE_X37Y53.YQ                   SLICE_X35Y25.SR                       1.560  
SLICE_X37Y53.YQ                   SLICE_X52Y43.SR                       1.937  
SLICE_X37Y53.YQ                   SLICE_X0Y46.SR                        3.136  
SLICE_X37Y53.YQ                   SLICE_X5Y47.SR                        3.079  
SLICE_X37Y53.YQ                   SLICE_X14Y49.SR                       2.114  
SLICE_X37Y53.YQ                   SLICE_X35Y24.SR                       1.765  
SLICE_X37Y53.YQ                   SLICE_X7Y46.SR                        3.039  
SLICE_X37Y53.YQ                   SLICE_X34Y22.SR                       1.950  
SLICE_X37Y53.YQ                   SLICE_X5Y43.SR                        3.245  
SLICE_X37Y53.YQ                   SLICE_X7Y42.SR                        3.253  
SLICE_X37Y53.YQ                   SLICE_X5Y37.SR                        2.778  
SLICE_X37Y53.YQ                   SLICE_X1Y58.SR                        2.687  
SLICE_X37Y53.YQ                   SLICE_X36Y22.SR                       1.949  
SLICE_X37Y53.YQ                   SLICE_X33Y34.SR                       2.094  
SLICE_X37Y53.YQ                   SLICE_X0Y67.SR                        2.129  
SLICE_X37Y53.YQ                   SLICE_X5Y42.SR                        3.249  
SLICE_X37Y53.YQ                   SLICE_X6Y42.SR                        3.253  
SLICE_X37Y53.YQ                   SLICE_X5Y38.SR                        3.324  
SLICE_X37Y53.YQ                   SLICE_X38Y28.SR                       1.511  
SLICE_X37Y53.YQ                   SLICE_X7Y44.SR                        3.599  
SLICE_X37Y53.YQ                   SLICE_X35Y19.SR                       2.133  
SLICE_X37Y53.YQ                   SLICE_X44Y86.SR                       2.598  
SLICE_X37Y53.YQ                   SLICE_X44Y87.SR                       3.316  
SLICE_X37Y53.YQ                   SLICE_X44Y84.SR                       2.955  
SLICE_X37Y53.YQ                   SLICE_X45Y84.SR                       2.955  
SLICE_X37Y53.YQ                   SLICE_X45Y85.SR                       2.732  
SLICE_X37Y53.YQ                   SLICE_X5Y46.SR                        3.038  
SLICE_X37Y53.YQ                   SLICE_X32Y17.SR                       2.097  
SLICE_X37Y53.YQ                   SLICE_X46Y40.SR                       2.152  
SLICE_X37Y53.YQ                   SLICE_X53Y43.SR                       1.937  
SLICE_X37Y53.YQ                   SLICE_X34Y12.SR                       2.302  
SLICE_X37Y53.YQ                   SLICE_X40Y20.SR                       1.758  
SLICE_X37Y53.YQ                   SLICE_X40Y21.SR                       1.949  
SLICE_X37Y53.YQ                   SLICE_X38Y23.SR                       1.917  
SLICE_X37Y53.YQ                   SLICE_X5Y81.SR                        2.488  
SLICE_X37Y53.YQ                   SLICE_X52Y38.SR                       2.371  
SLICE_X37Y53.YQ                   SLICE_X37Y79.SR                       2.326  
SLICE_X37Y53.YQ                   SLICE_X1Y67.SR                        2.129  
SLICE_X37Y53.YQ                   SLICE_X1Y62.SR                        2.151  
SLICE_X37Y53.YQ                   SLICE_X36Y65.SR                       1.488  
SLICE_X37Y53.YQ                   SLICE_X0Y44.SR                        3.263  
SLICE_X37Y53.YQ                   SLICE_X37Y64.SR                       0.551  
SLICE_X37Y53.YQ                   SLICE_X36Y25.SR                       1.559  
SLICE_X37Y53.YQ                   SLICE_X52Y31.SR                       2.545  
SLICE_X37Y53.YQ                   SLICE_X7Y38.SR                        3.112  
SLICE_X37Y53.YQ                   SLICE_X7Y41.SR                        3.117  
SLICE_X37Y53.YQ                   SLICE_X6Y47.SR                        3.268  
SLICE_X37Y53.YQ                   SLICE_X37Y78.SR                       1.781  
SLICE_X37Y53.YQ                   SLICE_X6Y41.SR                        3.117  
SLICE_X37Y53.YQ                   SLICE_X31Y16.SR                       1.493  
SLICE_X37Y53.YQ                   SLICE_X6Y32.SR                        3.485  
SLICE_X37Y53.YQ                   SLICE_X35Y22.SR                       1.950  
SLICE_X37Y53.YQ                   SLICE_X1Y32.SR                        3.905  
SLICE_X37Y53.YQ                   SLICE_X6Y43.SR                        3.432  
SLICE_X37Y53.YQ                   SLICE_X3Y42.SR                        3.252  
SLICE_X37Y53.YQ                   SLICE_X0Y31.SR                        3.505  
SLICE_X37Y53.YQ                   SLICE_X6Y45.SR                        2.983  
SLICE_X37Y53.YQ                   SLICE_X5Y41.SR                        3.329  
SLICE_X37Y53.YQ                   SLICE_X3Y39.SR                        3.167  
SLICE_X37Y53.YQ                   SLICE_X3Y36.SR                        3.548  
SLICE_X37Y53.YQ                   SLICE_X5Y36.SR                        3.585  
SLICE_X37Y53.YQ                   SLICE_X0Y30.SR                        4.075  
SLICE_X37Y53.YQ                   SLICE_X2Y31.SR                        3.533  
SLICE_X37Y53.YQ                   SLICE_X4Y39.SR                        3.136  
SLICE_X37Y53.YQ                   SLICE_X7Y45.SR                        2.983  
SLICE_X37Y53.YQ                   SLICE_X2Y43.SR                        3.206  
SLICE_X37Y53.YQ                   SLICE_X5Y48.SR                        3.453  
SLICE_X37Y53.YQ                   SLICE_X36Y79.SR                       2.326  
SLICE_X37Y53.YQ                   SLICE_X27Y46.SR                       1.359  
SLICE_X37Y53.YQ                   SLICE_X45Y87.SR                       3.316  
SLICE_X37Y53.YQ                   SLICE_X44Y85.SR                       2.732  
SLICE_X37Y53.YQ                   SLICE_X45Y86.SR                       2.598  
SLICE_X37Y53.YQ                   SLICE_X6Y85.G1                        2.796  
SLICE_X37Y53.YQ                   SLICE_X37Y11.SR                       2.515  
SLICE_X37Y53.YQ                   SLICE_X26Y6.SR                        2.422  
SLICE_X37Y53.YQ                   SLICE_X27Y7.SR                        2.943  
SLICE_X37Y53.YQ                   SLICE_X23Y11.SR                       2.794  
SLICE_X37Y53.YQ                   SLICE_X23Y9.SR                        3.154  
SLICE_X37Y53.YQ                   SLICE_X26Y61.G3                       1.062  
SLICE_X37Y53.YQ                   SLICE_X33Y17.SR                       2.097  
SLICE_X37Y53.YQ                   SLICE_X7Y40.SR                        3.620  
SLICE_X37Y53.YQ                   SLICE_X23Y67.SR                       1.711  
SLICE_X37Y53.YQ                   SLICE_X22Y70.SR                       1.707  
SLICE_X37Y53.YQ                   SLICE_X32Y83.SR                       2.341  
SLICE_X37Y53.YQ                   SLICE_X36Y84.SR                       2.181  
SLICE_X37Y53.YQ                   SLICE_X37Y24.SR                       1.582  
SLICE_X37Y53.YQ                   SLICE_X6Y38.SR                        3.112  
SLICE_X37Y53.YQ                   SLICE_X7Y39.SR                        3.137  
SLICE_X37Y53.YQ                   SLICE_X1Y47.SR                        3.023  
SLICE_X37Y53.YQ                   SLICE_X35Y12.SR                       2.302  
SLICE_X37Y53.YQ                   SLICE_X6Y33.SR                        2.886  
SLICE_X37Y53.YQ                   SLICE_X14Y61.SR                       2.593  
SLICE_X37Y53.YQ                   SLICE_X30Y19.SR                       1.488  
SLICE_X37Y53.YQ                   SLICE_X31Y18.SR                       2.295  
SLICE_X37Y53.YQ                   SLICE_X0Y58.SR                        2.687  
SLICE_X37Y53.YQ                   SLICE_X0Y59.SR                        2.821  
SLICE_X37Y53.YQ                   SLICE_X0Y60.SR                        2.322  
SLICE_X37Y53.YQ                   SLICE_X0Y61.SR                        2.223  
SLICE_X37Y53.YQ                   SLICE_X0Y62.SR                        2.151  
SLICE_X37Y53.YQ                   SLICE_X0Y63.SR                        2.569  
SLICE_X37Y53.YQ                   SLICE_X0Y64.SR                        2.128  
SLICE_X37Y53.YQ                   SLICE_X0Y65.SR                        2.485  
SLICE_X37Y53.YQ                   SLICE_X15Y32.SR                       3.677  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/
SYNC_GMII_MII_TX_RESET_I/RESET_OUT_shift1"         MAXDELAY = 6.1 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.559ns.
--------------------------------------------------------------------------------
Slack:                  5.541ns nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_shift1
Report:    0.559ns delay meets   6.100ns timing constraint by 5.541ns
From                              To                                Delay(ns)
SLICE_X5Y12.YQ                    SLICE_X5Y12.BX                        0.559  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/
SYNC_GMII_MII_TX_RESET_I/RESET_OUT_shift2"         MAXDELAY = 6.1 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.765ns.
--------------------------------------------------------------------------------
Slack:                  5.335ns nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_shift2
Report:    0.765ns delay meets   6.100ns timing constraint by 5.335ns
From                              To                                Delay(ns)
SLICE_X5Y12.XQ                    SLICE_X4Y12.BY                        0.765  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/
SYNC_GMII_MII_TX_RESET_I/RESET_OUT_shift3"         MAXDELAY = 6.1 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.289ns.
--------------------------------------------------------------------------------
Slack:                  4.811ns nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_shift3
Report:    1.289ns delay meets   6.100ns timing constraint by 4.811ns
From                              To                                Delay(ns)
SLICE_X4Y12.YQ                    SLICE_X31Y16.F2                       1.289  
SLICE_X4Y12.YQ                    SLICE_X31Y16.G2                       1.270  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/
RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT"         MAXDELAY = 6.1 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   5.058ns.
--------------------------------------------------------------------------------
Slack:                  1.042ns nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT
Report:    5.058ns delay meets   6.100ns timing constraint by 1.042ns
From                              To                                Delay(ns)
SLICE_X51Y24.YQ                   SLICE_X29Y9.SR                        2.001  
SLICE_X51Y24.YQ                   SLICE_X137Y19.SR                      3.401  
SLICE_X51Y24.YQ                   SLICE_X136Y17.SR                      3.421  
SLICE_X51Y24.YQ                   SLICE_X127Y2.SR                       3.998  
SLICE_X51Y24.YQ                   SLICE_X31Y14.SR                       1.948  
SLICE_X51Y24.YQ                   SLICE_X48Y14.SR                       0.947  
SLICE_X51Y24.YQ                   SLICE_X131Y7.SR                       3.969  
SLICE_X51Y24.YQ                   SLICE_X32Y14.SR                       1.950  
SLICE_X51Y24.YQ                   SLICE_X30Y15.SR                       2.314  
SLICE_X51Y24.YQ                   SLICE_X26Y10.SR                       2.546  
SLICE_X51Y24.YQ                   SLICE_X28Y10.SR                       2.586  
SLICE_X51Y24.YQ                   SLICE_X15Y10.SR                       3.152  
SLICE_X51Y24.YQ                   SLICE_X7Y4.SR                         3.983  
SLICE_X51Y24.YQ                   SLICE_X30Y4.SR                        3.162  
SLICE_X51Y24.YQ                   SLICE_X33Y14.SR                       1.950  
SLICE_X51Y24.YQ                   SLICE_X25Y4.SR                        3.378  
SLICE_X51Y24.YQ                   SLICE_X37Y15.SR                       1.723  
SLICE_X51Y24.YQ                   SLICE_X43Y17.SR                       1.086  
SLICE_X51Y24.YQ                   SLICE_X33Y0.SR                        2.390  
SLICE_X51Y24.YQ                   SLICE_X28Y6.SR                        2.586  
SLICE_X51Y24.YQ                   SLICE_X25Y2.SR                        3.020  
SLICE_X51Y24.YQ                   SLICE_X32Y13.SR                       1.944  
SLICE_X51Y24.YQ                   SLICE_X49Y15.SR                       0.958  
SLICE_X51Y24.YQ                   SLICE_X49Y12.SR                       1.118  
SLICE_X51Y24.YQ                   SLICE_X29Y14.SR                       1.949  
SLICE_X51Y24.YQ                   SLICE_X33Y6.SR                        2.588  
SLICE_X51Y24.YQ                   SLICE_X6Y15.SR                        3.918  
SLICE_X51Y24.YQ                   SLICE_X36Y19.SR                       1.738  
SLICE_X51Y24.YQ                   SLICE_X9Y3.SR                         4.482  
SLICE_X51Y24.YQ                   SLICE_X9Y3.G1                         4.297  
SLICE_X51Y24.YQ                   SLICE_X31Y10.SR                       2.773  
SLICE_X51Y24.YQ                   SLICE_X131Y18.SR                      3.540  
SLICE_X51Y24.YQ                   SLICE_X51Y11.SR                       1.134  
SLICE_X51Y24.YQ                   SLICE_X29Y1.SR                        2.495  
SLICE_X51Y24.YQ                   SLICE_X28Y9.SR                        2.001  
SLICE_X51Y24.YQ                   SLICE_X13Y11.SR                       4.304  
SLICE_X51Y24.YQ                   SLICE_X50Y13.SR                       1.316  
SLICE_X51Y24.YQ                   SLICE_X9Y14.SR                        4.075  
SLICE_X51Y24.YQ                   SLICE_X29Y17.SR                       1.761  
SLICE_X51Y24.YQ                   SLICE_X28Y12.SR                       2.012  
SLICE_X51Y24.YQ                   SLICE_X19Y10.SR                       2.933  
SLICE_X51Y24.YQ                   SLICE_X31Y17.SR                       2.079  
SLICE_X51Y24.YQ                   SLICE_X8Y10.SR                        3.552  
SLICE_X51Y24.YQ                   SLICE_X31Y13.SR                       1.942  
SLICE_X51Y24.YQ                   SLICE_X29Y16.SR                       2.183  
SLICE_X51Y24.YQ                   SLICE_X50Y15.SR                       0.971  
SLICE_X51Y24.YQ                   SLICE_X51Y10.SR                       1.109  
SLICE_X51Y24.YQ                   SLICE_X49Y14.SR                       0.947  
SLICE_X51Y24.YQ                   SLICE_X30Y0.SR                        2.573  
SLICE_X51Y24.YQ                   SLICE_X2Y2.SR                         4.602  
SLICE_X51Y24.YQ                   SLICE_X30Y7.SR                        2.406  
SLICE_X51Y24.YQ                   SLICE_X7Y3.SR                         4.495  
SLICE_X51Y24.YQ                   SLICE_X28Y7.SR                        2.405  
SLICE_X51Y24.YQ                   SLICE_X32Y15.SR                       1.736  
SLICE_X51Y24.YQ                   SLICE_X37Y17.SR                       1.488  
SLICE_X51Y24.YQ                   SLICE_X27Y12.SR                       2.206  
SLICE_X51Y24.YQ                   SLICE_X1Y0.SR                         4.809  
SLICE_X51Y24.YQ                   SLICE_X1Y1.SR                         5.058  
SLICE_X51Y24.YQ                   SLICE_X1Y2.SR                         4.785  
SLICE_X51Y24.YQ                   SLICE_X1Y3.SR                         4.897  
SLICE_X51Y24.YQ                   SLICE_X0Y5.SR                         4.970  
SLICE_X51Y24.YQ                   SLICE_X136Y19.SR                      3.401  
SLICE_X51Y24.YQ                   SLICE_X137Y18.SR                      3.769  
SLICE_X51Y24.YQ                   SLICE_X136Y18.SR                      3.769  
SLICE_X51Y24.YQ                   SLICE_X126Y4.SR                       4.188  
SLICE_X51Y24.YQ                   SLICE_X131Y4.SR                       4.376  
SLICE_X51Y24.YQ                   SLICE_X30Y3.SR                        2.579  
SLICE_X51Y24.YQ                   SLICE_X13Y2.SR                        3.957  
SLICE_X51Y24.YQ                   SLICE_X28Y17.SR                       1.761  
SLICE_X51Y24.YQ                   SLICE_X18Y19.SR                       3.263  
SLICE_X51Y24.YQ                   SLICE_X42Y17.SR                       1.086  
SLICE_X51Y24.YQ                   SLICE_X37Y16.SR                       1.542  
SLICE_X51Y24.YQ                   SLICE_X36Y13.SR                       2.132  
SLICE_X51Y24.YQ                   SLICE_X6Y11.SR                        4.111  
SLICE_X51Y24.YQ                   SLICE_X28Y14.SR                       1.949  
SLICE_X51Y24.YQ                   SLICE_X131Y16.SR                      3.711  
SLICE_X51Y24.YQ                   SLICE_X130Y17.SR                      3.196  
SLICE_X51Y24.YQ                   SLICE_X6Y3.SR                         4.495  
SLICE_X51Y24.YQ                   SLICE_X51Y21.SR                       0.706  
SLICE_X51Y24.YQ                   SLICE_X33Y13.SR                       1.944  
SLICE_X51Y24.YQ                   SLICE_X14Y3.SR                        4.672  
SLICE_X51Y24.YQ                   SLICE_X25Y11.SR                       2.020  
SLICE_X51Y24.YQ                   SLICE_X51Y12.SR                       1.119  
SLICE_X51Y24.YQ                   SLICE_X6Y10.SR                        3.553  
SLICE_X51Y24.YQ                   SLICE_X7Y11.SR                        4.111  
SLICE_X51Y24.YQ                   SLICE_X32Y6.SR                        2.588  
SLICE_X51Y24.YQ                   SLICE_X29Y28.SR                       1.381  
SLICE_X51Y24.YQ                   SLICE_X37Y27.SR                       2.106  
SLICE_X51Y24.YQ                   SLICE_X28Y34.SR                       1.943  
SLICE_X51Y24.YQ                   SLICE_X49Y29.SR                       0.721  
SLICE_X51Y24.YQ                   SLICE_X14Y10.SR                       3.152  
SLICE_X51Y24.YQ                   SLICE_X49Y11.SR                       1.106  
SLICE_X51Y24.YQ                   SLICE_X19Y7.SR                        2.595  
SLICE_X51Y24.YQ                   SLICE_X18Y7.SR                        2.595  
SLICE_X51Y24.YQ                   SLICE_X25Y7.SR                        2.577  
SLICE_X51Y24.YQ                   SLICE_X9Y5.SR                         3.372  
SLICE_X51Y24.YQ                   SLICE_X18Y6.SR                        3.104  
SLICE_X51Y24.YQ                   SLICE_X13Y6.SR                        3.796  
SLICE_X51Y24.YQ                   SLICE_X25Y10.SR                       2.547  
SLICE_X51Y24.YQ                   SLICE_X32Y7.SR                        2.593  
SLICE_X51Y24.YQ                   SLICE_X51Y20.SR                       0.672  
SLICE_X51Y24.YQ                   SLICE_X14Y12.SR                       3.735  
SLICE_X51Y24.YQ                   SLICE_X29Y13.SR                       1.968  
SLICE_X51Y24.YQ                   SLICE_X14Y14.SR                       4.106  
SLICE_X51Y24.YQ                   SLICE_X48Y15.SR                       0.958  
SLICE_X51Y24.YQ                   SLICE_X33Y15.SR                       1.736  
SLICE_X51Y24.YQ                   SLICE_X30Y18.SR                       2.530  
SLICE_X51Y24.YQ                   SLICE_X24Y4.SR                        3.378  
SLICE_X51Y24.YQ                   SLICE_X25Y1.SR                        2.896  
SLICE_X51Y24.YQ                   SLICE_X28Y1.SR                        2.495  
SLICE_X51Y24.YQ                   SLICE_X24Y5.SR                        3.021  
SLICE_X51Y24.YQ                   SLICE_X30Y9.SR                        1.962  
SLICE_X51Y24.YQ                   SLICE_X32Y9.SR                        1.964  
SLICE_X51Y24.YQ                   SLICE_X19Y3.SR                        2.945  
SLICE_X51Y24.YQ                   SLICE_X19Y4.SR                        3.562  
SLICE_X51Y24.YQ                   SLICE_X13Y4.SR                        3.970  
SLICE_X51Y24.YQ                   SLICE_X13Y7.SR                        3.017  
SLICE_X51Y24.YQ                   SLICE_X27Y8.SR                        2.367  
SLICE_X51Y24.YQ                   SLICE_X26Y13.SR                       2.164  
SLICE_X51Y24.YQ                   SLICE_X26Y11.SR                       2.019  
SLICE_X51Y24.YQ                   SLICE_X26Y8.SR                        2.367  
SLICE_X51Y24.YQ                   SLICE_X27Y19.SR                       2.923  
SLICE_X51Y24.YQ                   SLICE_X24Y10.SR                       2.547  
SLICE_X51Y24.YQ                   SLICE_X30Y27.SR                       2.103  
SLICE_X51Y24.YQ                   SLICE_X29Y15.SR                       1.948  
SLICE_X51Y24.YQ                   SLICE_X36Y27.SR                       2.106  
SLICE_X51Y24.YQ                   SLICE_X28Y13.SR                       1.968  
SLICE_X51Y24.YQ                   SLICE_X28Y35.SR                       2.144  
SLICE_X51Y24.YQ                   SLICE_X36Y28.SR                       2.451  
SLICE_X51Y24.YQ                   SLICE_X26Y9.SR                        2.191  
SLICE_X51Y24.YQ                   SLICE_X6Y12.SR                        3.916  
SLICE_X51Y24.YQ                   SLICE_X29Y29.SR                       2.446  
SLICE_X51Y24.YQ                   SLICE_X36Y26.SR                       0.837  
SLICE_X51Y24.YQ                   SLICE_X27Y34.SR                       3.042  
SLICE_X51Y24.YQ                   SLICE_X49Y42.SR                       1.216  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/
SYNC_GMII_MII_TX_RESET_I/RESET_OUT"         MAXDELAY = 6.1 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   5.306ns.
--------------------------------------------------------------------------------
Slack:                  0.794ns nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT
Report:    5.306ns delay meets   6.100ns timing constraint by 0.794ns
From                              To                                Delay(ns)
SLICE_X92Y40.YQ                   SLICE_X53Y22.SR                       2.324  
SLICE_X92Y40.YQ                   SLICE_X47Y10.SR                       3.304  
SLICE_X92Y40.YQ                   SLICE_X52Y11.SR                       3.717  
SLICE_X92Y40.YQ                   SLICE_X53Y8.SR                        3.728  
SLICE_X92Y40.YQ                   SLICE_X52Y13.SR                       3.560  
SLICE_X92Y40.YQ                   SLICE_X38Y4.SR                        4.328  
SLICE_X92Y40.YQ                   SLICE_X38Y5.SR                        5.306  
SLICE_X92Y40.YQ                   SLICE_X135Y45.SR                      2.212  
SLICE_X92Y40.YQ                   SLICE_X129Y16.SR                      3.161  
SLICE_X92Y40.YQ                   SLICE_X121Y111.SR                     3.325  
SLICE_X92Y40.YQ                   SLICE_X93Y109.SR                      5.190  
SLICE_X92Y40.YQ                   SLICE_X99Y107.SR                      5.138  
SLICE_X92Y40.YQ                   SLICE_X72Y40.SR                       1.109  
SLICE_X92Y40.YQ                   SLICE_X138Y10.SR                      3.196  
SLICE_X92Y40.YQ                   SLICE_X113Y16.SR                      3.967  
SLICE_X92Y40.YQ                   SLICE_X46Y26.SR                       2.704  
SLICE_X92Y40.YQ                   SLICE_X53Y9.SR                        3.744  
SLICE_X92Y40.YQ                   SLICE_X113Y17.SR                      4.515  
SLICE_X92Y40.YQ                   SLICE_X108Y19.SR                      2.128  
SLICE_X92Y40.YQ                   SLICE_X120Y18.SR                      3.924  
SLICE_X92Y40.YQ                   SLICE_X46Y22.SR                       3.051  
SLICE_X92Y40.YQ                   SLICE_X128Y15.SR                      2.969  
SLICE_X92Y40.YQ                   SLICE_X37Y10.SR                       3.910  
SLICE_X92Y40.YQ                   SLICE_X139Y19.SR                      2.811  
SLICE_X92Y40.YQ                   SLICE_X134Y13.SR                      3.365  
SLICE_X92Y40.YQ                   SLICE_X135Y14.SR                      3.233  
SLICE_X92Y40.YQ                   SLICE_X128Y29.SR                      2.986  
SLICE_X92Y40.YQ                   SLICE_X36Y11.SR                       4.549  
SLICE_X92Y40.YQ                   SLICE_X73Y15.SR                       1.862  
SLICE_X92Y40.YQ                   SLICE_X134Y43.SR                      2.629  
SLICE_X92Y40.YQ                   SLICE_X135Y13.SR                      3.365  
SLICE_X92Y40.YQ                   SLICE_X135Y11.SR                      3.757  
SLICE_X92Y40.YQ                   SLICE_X139Y16.SR                      3.176  
SLICE_X92Y40.YQ                   SLICE_X52Y23.SR                       2.913  
SLICE_X92Y40.YQ                   SLICE_X128Y16.SR                      3.161  
SLICE_X92Y40.YQ                   SLICE_X38Y13.SR                       4.921  
SLICE_X92Y40.YQ                   SLICE_X127Y97.SR                      3.533  
SLICE_X92Y40.YQ                   SLICE_X127Y96.SR                      3.713  
SLICE_X92Y40.YQ                   SLICE_X120Y107.SR                     3.343  
SLICE_X92Y40.YQ                   SLICE_X120Y106.SR                     3.340  
SLICE_X92Y40.YQ                   SLICE_X121Y106.SR                     3.340  
SLICE_X92Y40.YQ                   SLICE_X109Y17.SR                      2.112  
SLICE_X92Y40.YQ                   SLICE_X39Y7.SR                        4.924  
SLICE_X92Y40.YQ                   SLICE_X52Y10.SR                       2.905  
SLICE_X92Y40.YQ                   SLICE_X52Y9.SR                        3.744  
SLICE_X92Y40.YQ                   SLICE_X33Y10.SR                       4.093  
SLICE_X92Y40.YQ                   SLICE_X37Y12.SR                       4.252  
SLICE_X92Y40.YQ                   SLICE_X37Y13.SR                       4.893  
SLICE_X92Y40.YQ                   SLICE_X36Y10.SR                       3.910  
SLICE_X92Y40.YQ                   SLICE_X73Y21.SR                       2.047  
SLICE_X92Y40.YQ                   SLICE_X93Y47.SR                       0.612  
SLICE_X92Y40.YQ                   SLICE_X99Y89.SR                       3.048  
SLICE_X92Y40.YQ                   SLICE_X135Y43.SR                      2.629  
SLICE_X92Y40.YQ                   SLICE_X135Y39.SR                      2.817  
SLICE_X92Y40.YQ                   SLICE_X98Y106.SR                      5.138  
SLICE_X92Y40.YQ                   SLICE_X112Y16.SR                      3.967  
SLICE_X92Y40.YQ                   SLICE_X98Y109.SR                      5.128  
SLICE_X92Y40.YQ                   SLICE_X47Y23.SR                       3.288  
SLICE_X92Y40.YQ                   SLICE_X121Y61.SR                      1.696  
SLICE_X92Y40.YQ                   SLICE_X133Y11.SR                      3.729  
SLICE_X92Y40.YQ                   SLICE_X132Y11.SR                      3.729  
SLICE_X92Y40.YQ                   SLICE_X120Y17.SR                      3.730  
SLICE_X92Y40.YQ                   SLICE_X113Y110.SR                     3.096  
SLICE_X92Y40.YQ                   SLICE_X130Y12.SR                      2.970  
SLICE_X92Y40.YQ                   SLICE_X37Y8.SR                        4.515  
SLICE_X92Y40.YQ                   SLICE_X112Y22.SR                      2.563  
SLICE_X92Y40.YQ                   SLICE_X47Y12.SR                       3.646  
SLICE_X92Y40.YQ                   SLICE_X139Y9.SR                       3.098  
SLICE_X92Y40.YQ                   SLICE_X135Y10.SR                      3.227  
SLICE_X92Y40.YQ                   SLICE_X135Y15.SR                      3.201  
SLICE_X92Y40.YQ                   SLICE_X139Y13.SR                      3.807  
SLICE_X92Y40.YQ                   SLICE_X134Y11.SR                      3.757  
SLICE_X92Y40.YQ                   SLICE_X134Y12.SR                      3.185  
SLICE_X92Y40.YQ                   SLICE_X138Y11.SR                      3.447  
SLICE_X92Y40.YQ                   SLICE_X134Y14.SR                      3.233  
SLICE_X92Y40.YQ                   SLICE_X134Y15.SR                      3.201  
SLICE_X92Y40.YQ                   SLICE_X137Y10.SR                      3.195  
SLICE_X92Y40.YQ                   SLICE_X137Y12.SR                      3.383  
SLICE_X92Y40.YQ                   SLICE_X134Y10.SR                      3.227  
SLICE_X92Y40.YQ                   SLICE_X139Y18.SR                      3.366  
SLICE_X92Y40.YQ                   SLICE_X138Y17.SR                      2.648  
SLICE_X92Y40.YQ                   SLICE_X138Y18.SR                      3.366  
SLICE_X92Y40.YQ                   SLICE_X92Y88.SR                       3.767  
SLICE_X92Y40.YQ                   SLICE_X104Y20.SR                      2.755  
SLICE_X92Y40.YQ                   SLICE_X127Y102.SR                     3.704  
SLICE_X92Y40.YQ                   SLICE_X121Y107.SR                     3.343  
SLICE_X92Y40.YQ                   SLICE_X121Y105.SR                     3.150  
SLICE_X92Y40.YQ                   SLICE_X66Y20.G2                       1.979  
SLICE_X92Y40.YQ                   SLICE_X133Y37.SR                      2.601  
SLICE_X92Y40.YQ                   SLICE_X133Y35.SR                      2.958  
SLICE_X92Y40.YQ                   SLICE_X132Y37.SR                      2.601  
SLICE_X92Y40.YQ                   SLICE_X129Y37.SR                      2.585  
SLICE_X92Y40.YQ                   SLICE_X129Y39.SR                      2.263  
SLICE_X92Y40.YQ                   SLICE_X110Y35.G2                      1.598  
SLICE_X92Y40.YQ                   SLICE_X38Y6.SR                        4.157  
SLICE_X92Y40.YQ                   SLICE_X131Y12.SR                      2.970  
SLICE_X92Y40.YQ                   SLICE_X111Y28.SR                      2.353  
SLICE_X92Y40.YQ                   SLICE_X104Y33.SR                      1.835  
SLICE_X92Y40.YQ                   SLICE_X108Y33.SR                      2.023  
SLICE_X92Y40.YQ                   SLICE_X109Y32.SR                      2.152  
SLICE_X92Y40.YQ                   SLICE_X39Y6.SR                        4.157  
SLICE_X92Y40.YQ                   SLICE_X130Y13.SR                      3.344  
SLICE_X92Y40.YQ                   SLICE_X130Y10.SR                      3.411  
SLICE_X92Y40.YQ                   SLICE_X112Y17.SR                      4.515  
SLICE_X92Y40.YQ                   SLICE_X32Y11.SR                       4.733  
SLICE_X92Y40.YQ                   SLICE_X113Y19.SR                      2.704  
SLICE_X92Y40.YQ                   SLICE_X127Y22.SR                      2.639  
SLICE_X92Y40.YQ                   SLICE_X38Y9.SR                        4.682  
SLICE_X92Y40.YQ                   SLICE_X39Y9.SR                        4.682  
SLICE_X92Y40.YQ                   SLICE_X129Y26.SR                      2.812  
SLICE_X92Y40.YQ                   SLICE_X129Y27.SR                      2.640  
SLICE_X92Y40.YQ                   SLICE_X129Y28.SR                      2.815  
SLICE_X92Y40.YQ                   SLICE_X129Y29.SR                      2.986  
SLICE_X92Y40.YQ                   SLICE_X129Y30.SR                      2.434  
SLICE_X92Y40.YQ                   SLICE_X129Y31.SR                      2.818  
SLICE_X92Y40.YQ                   SLICE_X129Y32.SR                      2.978  
SLICE_X92Y40.YQ                   SLICE_X129Y33.SR                      2.435  
SLICE_X92Y40.YQ                   SLICE_X108Y32.SR                      2.152  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/
SYNC_GMII_MII_TX_RESET_I/RESET_OUT_shift1"         MAXDELAY = 6.1 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.559ns.
--------------------------------------------------------------------------------
Slack:                  5.541ns nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_shift1
Report:    0.559ns delay meets   6.100ns timing constraint by 5.541ns
From                              To                                Delay(ns)
SLICE_X38Y4.YQ                    SLICE_X38Y4.BX                        0.559  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/
SYNC_GMII_MII_TX_RESET_I/RESET_OUT_shift2"         MAXDELAY = 6.1 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.791ns.
--------------------------------------------------------------------------------
Slack:                  5.309ns nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_shift2
Report:    0.791ns delay meets   6.100ns timing constraint by 5.309ns
From                              To                                Delay(ns)
SLICE_X38Y4.XQ                    SLICE_X38Y5.BY                        0.791  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/
SYNC_GMII_MII_TX_RESET_I/RESET_OUT_shift3"         MAXDELAY = 6.1 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.534ns.
--------------------------------------------------------------------------------
Slack:                  5.566ns nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_shift3
Report:    0.534ns delay meets   6.100ns timing constraint by 5.566ns
From                              To                                Delay(ns)
SLICE_X38Y5.YQ                    SLICE_X37Y8.F2                        0.534  
SLICE_X38Y5.YQ                    SLICE_X37Y8.G2                        0.515  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_rgmii_falling_to_rising = MAXDELAY FROM TIMEGRP 
"rgmii_falling" TO TIMEGRP         "rgmii_rising" 3.2 ns;

 20 paths analyzed, 20 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is   5.776ns.
 Maximum delay is   2.888ns.
--------------------------------------------------------------------------------
Slack:                  0.312ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rgmii_3_io/rgmii_rxd_reg_4 (FF)
  Destination:          rgmii_3_io/gmii_rxd_reg_4 (FF)
  Requirement:          3.200ns
  Data Path Delay:      2.762ns (Levels of Logic = 0)
  Clock Path Skew:      -0.126ns (-0.316 - -0.190)
  Source Clock:         rx_rgmii_3_clk_int falling at 4.000ns
  Destination Clock:    rx_rgmii_3_clk_int rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: rgmii_3_io/rgmii_rxd_reg_4 to rgmii_3_io/gmii_rxd_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y1.YQ       Tcko                  0.370   rgmii_3_io/rgmii_rxd_reg<5>
                                                       rgmii_3_io/rgmii_rxd_reg_4
    SLICE_X67Y5.BY       net (fanout=1)        2.218   rgmii_3_io/rgmii_rxd_reg<4>
    SLICE_X67Y5.CLK      Tdick                 0.174   rgmii_3_io/gmii_rxd_reg<5>
                                                       rgmii_3_io/gmii_rxd_reg_4
    -------------------------------------------------  ---------------------------
    Total                                      2.762ns (0.544ns logic, 2.218ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack:                  0.881ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rgmii_3_io/rgmii_rxd_reg_5 (FF)
  Destination:          rgmii_3_io/gmii_rxd_reg_5 (FF)
  Requirement:          3.200ns
  Data Path Delay:      2.193ns (Levels of Logic = 0)
  Clock Path Skew:      -0.126ns (-0.316 - -0.190)
  Source Clock:         rx_rgmii_3_clk_int falling at 4.000ns
  Destination Clock:    rx_rgmii_3_clk_int rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: rgmii_3_io/rgmii_rxd_reg_5 to rgmii_3_io/gmii_rxd_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y1.XQ       Tcko                  0.370   rgmii_3_io/rgmii_rxd_reg<5>
                                                       rgmii_3_io/rgmii_rxd_reg_5
    SLICE_X67Y5.BX       net (fanout=1)        1.615   rgmii_3_io/rgmii_rxd_reg<5>
    SLICE_X67Y5.CLK      Tdick                 0.208   rgmii_3_io/gmii_rxd_reg<5>
                                                       rgmii_3_io/gmii_rxd_reg_5
    -------------------------------------------------  ---------------------------
    Total                                      2.193ns (0.578ns logic, 1.615ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack:                  1.418ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rgmii_3_io/rgmii_rxd_reg_7 (FF)
  Destination:          rgmii_3_io/gmii_rxd_reg_7 (FF)
  Requirement:          3.200ns
  Data Path Delay:      1.659ns (Levels of Logic = 0)
  Clock Path Skew:      -0.123ns (-0.313 - -0.190)
  Source Clock:         rx_rgmii_3_clk_int falling at 4.000ns
  Destination Clock:    rx_rgmii_3_clk_int rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: rgmii_3_io/rgmii_rxd_reg_7 to rgmii_3_io/gmii_rxd_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y1.XQ       Tcko                  0.370   rgmii_3_io/rgmii_rxd_reg<7>
                                                       rgmii_3_io/rgmii_rxd_reg_7
    SLICE_X67Y1.BX       net (fanout=1)        1.081   rgmii_3_io/rgmii_rxd_reg<7>
    SLICE_X67Y1.CLK      Tdick                 0.208   rgmii_3_io/gmii_rxd_reg<7>
                                                       rgmii_3_io/gmii_rxd_reg_7
    -------------------------------------------------  ---------------------------
    Total                                      1.659ns (0.578ns logic, 1.081ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_rx_clk = PERIOD TIMEGRP "rx_clock" 8 ns HIGH 50%;

 31794 paths analyzed, 3644 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is   7.253ns.
--------------------------------------------------------------------------------
Slack:                  0.747ns (requirement - (data path - clock path skew + uncertainty))
  Source:               nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/num_bytes_written_2 (FF)
  Destination:          nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/diff_pntr_tmp_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.253ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         rx_rgmii_2_clk_int rising at 0.000ns
  Destination Clock:    rx_rgmii_2_clk_int rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/num_bytes_written_2 to nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/diff_pntr_tmp_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y23.XQ     Tcko                  0.370   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/num_bytes_written<2>
                                                       nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/num_bytes_written_2
    SLICE_X119Y16.G1     net (fanout=6)        1.417   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/num_bytes_written<2>
    SLICE_X119Y16.Y      Tilo                  0.275   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_wr_en29
                                                       nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_wr_en5
    SLICE_X119Y16.F3     net (fanout=1)        0.037   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_wr_en5/O
    SLICE_X119Y16.X      Tilo                  0.254   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_wr_en29
                                                       nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_wr_en29
    SLICE_X122Y17.F3     net (fanout=1)        0.219   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_wr_en29
    SLICE_X122Y17.X      Tilo                  0.254   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_wr_en
                                                       nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_wr_en53
    SLICE_X134Y8.G3      net (fanout=9)        1.057   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_wr_en
    SLICE_X134Y8.Y       Tilo                  0.275   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/diff_pntr_mux0000<3>
                                                       nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/wpremod/RAM_WR_EN1
    SLICE_X133Y5.G4      net (fanout=41)       0.952   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/DEBUG_RAM_WR_EN
    SLICE_X133Y5.Y       Tilo                  0.275   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/diff_pntr_mux0000<5>
                                                       nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/diff_pntr_mux0000<4>1
    SLICE_X135Y4.BX      net (fanout=1)        0.323   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/diff_pntr_mux0000<4>
    SLICE_X135Y4.COUT    Tbxcy                 0.671   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/diff_pntr_tmp<4>
                                                       nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/Msub_diff_pntr_cy<4>
                                                       nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/Msub_diff_pntr_cy<5>
    SLICE_X135Y5.CIN     net (fanout=1)        0.000   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/Msub_diff_pntr_cy<5>
    SLICE_X135Y5.COUT    Tbyp                  0.073   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/diff_pntr_tmp<6>
                                                       nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/Msub_diff_pntr_cy<6>
                                                       nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/Msub_diff_pntr_cy<7>
    SLICE_X135Y6.CIN     net (fanout=1)        0.000   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/Msub_diff_pntr_cy<7>
    SLICE_X135Y6.COUT    Tbyp                  0.073   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/diff_pntr_tmp<8>
                                                       nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/Msub_diff_pntr_cy<8>
                                                       nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/Msub_diff_pntr_cy<9>
    SLICE_X135Y7.CIN     net (fanout=1)        0.000   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/Msub_diff_pntr_cy<9>
    SLICE_X135Y7.Y       Tciny                 0.728   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/diff_pntr_tmp<10>
                                                       nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/Msub_diff_pntr_cy<10>
                                                       nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/Msub_diff_pntr_xor<11>
    SLICE_X135Y7.DY      net (fanout=1)        0.000   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/diff_pntr<11>
    SLICE_X135Y7.CLK     Tdyck                 0.000   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/diff_pntr_tmp<10>
                                                       nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/diff_pntr_tmp_11
    -------------------------------------------------  ---------------------------
    Total                                      7.253ns (3.248ns logic, 4.005ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------
Slack:                  0.776ns (requirement - (data path - clock path skew + uncertainty))
  Source:               nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/num_bytes_written_2 (FF)
  Destination:          nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/diff_pntr_tmp_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.224ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         rx_rgmii_2_clk_int rising at 0.000ns
  Destination Clock:    rx_rgmii_2_clk_int rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/num_bytes_written_2 to nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/diff_pntr_tmp_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y23.XQ     Tcko                  0.370   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/num_bytes_written<2>
                                                       nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/num_bytes_written_2
    SLICE_X119Y16.G1     net (fanout=6)        1.417   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/num_bytes_written<2>
    SLICE_X119Y16.Y      Tilo                  0.275   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_wr_en29
                                                       nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_wr_en5
    SLICE_X119Y16.F3     net (fanout=1)        0.037   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_wr_en5/O
    SLICE_X119Y16.X      Tilo                  0.254   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_wr_en29
                                                       nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_wr_en29
    SLICE_X122Y17.F3     net (fanout=1)        0.219   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_wr_en29
    SLICE_X122Y17.X      Tilo                  0.254   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_wr_en
                                                       nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_wr_en53
    SLICE_X134Y8.G3      net (fanout=9)        1.057   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_wr_en
    SLICE_X134Y8.Y       Tilo                  0.275   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/diff_pntr_mux0000<3>
                                                       nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/wpremod/RAM_WR_EN1
    SLICE_X133Y5.G4      net (fanout=41)       0.952   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/DEBUG_RAM_WR_EN
    SLICE_X133Y5.Y       Tilo                  0.275   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/diff_pntr_mux0000<5>
                                                       nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/diff_pntr_mux0000<4>1
    SLICE_X135Y4.BX      net (fanout=1)        0.323   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/diff_pntr_mux0000<4>
    SLICE_X135Y4.COUT    Tbxcy                 0.671   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/diff_pntr_tmp<4>
                                                       nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/Msub_diff_pntr_cy<4>
                                                       nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/Msub_diff_pntr_cy<5>
    SLICE_X135Y5.CIN     net (fanout=1)        0.000   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/Msub_diff_pntr_cy<5>
    SLICE_X135Y5.COUT    Tbyp                  0.073   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/diff_pntr_tmp<6>
                                                       nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/Msub_diff_pntr_cy<6>
                                                       nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/Msub_diff_pntr_cy<7>
    SLICE_X135Y6.CIN     net (fanout=1)        0.000   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/Msub_diff_pntr_cy<7>
    SLICE_X135Y6.COUT    Tbyp                  0.073   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/diff_pntr_tmp<8>
                                                       nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/Msub_diff_pntr_cy<8>
                                                       nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/Msub_diff_pntr_cy<9>
    SLICE_X135Y7.CIN     net (fanout=1)        0.000   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/Msub_diff_pntr_cy<9>
    SLICE_X135Y7.COUT    Tbyp                  0.073   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/diff_pntr_tmp<10>
                                                       nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/Msub_diff_pntr_cy<10>
                                                       nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/Msub_diff_pntr_cy<11>
    SLICE_X135Y8.CIN     net (fanout=1)        0.000   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/Msub_diff_pntr_cy<11>
    SLICE_X135Y8.X       Tcinx                 0.626   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/diff_pntr_tmp<12>
                                                       nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/Msub_diff_pntr_xor<12>
    SLICE_X135Y8.DX      net (fanout=1)        0.000   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/diff_pntr<12>
    SLICE_X135Y8.CLK     Tdxck                 0.000   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/diff_pntr_tmp<12>
                                                       nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/diff_pntr_tmp_12
    -------------------------------------------------  ---------------------------
    Total                                      7.224ns (3.219ns logic, 4.005ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------
Slack:                  0.786ns (requirement - (data path - clock path skew + uncertainty))
  Source:               nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/num_bytes_written_2 (FF)
  Destination:          nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.171ns (Levels of Logic = 4)
  Clock Path Skew:      -0.043ns (-0.124 - -0.081)
  Source Clock:         rx_rgmii_2_clk_int rising at 0.000ns
  Destination Clock:    rx_rgmii_2_clk_int rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/num_bytes_written_2 to nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y23.XQ     Tcko                  0.370   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/num_bytes_written<2>
                                                       nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/num_bytes_written_2
    SLICE_X119Y16.G1     net (fanout=6)        1.417   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/num_bytes_written<2>
    SLICE_X119Y16.Y      Tilo                  0.275   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_wr_en29
                                                       nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_wr_en5
    SLICE_X119Y16.F3     net (fanout=1)        0.037   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_wr_en5/O
    SLICE_X119Y16.X      Tilo                  0.254   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_wr_en29
                                                       nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_wr_en29
    SLICE_X122Y17.F3     net (fanout=1)        0.219   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_wr_en29
    SLICE_X122Y17.X      Tilo                  0.254   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_wr_en
                                                       nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_wr_en53
    SLICE_X134Y8.G3      net (fanout=9)        1.057   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_wr_en
    SLICE_X134Y8.Y       Tilo                  0.275   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/diff_pntr_mux0000<3>
                                                       nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/wpremod/RAM_WR_EN1
    SLICE_X100Y11.CE     net (fanout=41)       2.750   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/DEBUG_RAM_WR_EN
    SLICE_X100Y11.CLK    Tceck                 0.263   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/DEBUG_WR_PNTR<6>
                                                       nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_7
    -------------------------------------------------  ---------------------------
    Total                                      7.171ns (1.691ns logic, 5.480ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tx_clk_gmii = PERIOD TIMEGRP "tx_clock_gmii" 8 ns HIGH 
50%;

 22334 paths analyzed, 3634 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is   7.544ns.
--------------------------------------------------------------------------------
Slack:                  0.456ns (requirement - (data path - clock path skew + uncertainty))
  Source:               nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/MUX_CONTROL (FF)
  Destination:          nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/MUX_CONTROL (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.544ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         tx_rgmii_clk_int rising at 0.000ns
  Destination Clock:    tx_rgmii_clk_int rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/MUX_CONTROL to nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/MUX_CONTROL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y93.YQ      Tcko                  0.370   nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/MUX_CONTROL
                                                       nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/MUX_CONTROL
    SLICE_X62Y35.G1      net (fanout=16)       2.456   nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/MUX_CONTROL
    SLICE_X62Y35.Y       Tilo                  0.275   nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/REG_DATA_VALID
                                                       nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/DATA_AVAIL_OUT1
    SLICE_X64Y51.G4      net (fanout=9)        1.326   nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/INT_TX_DATA_VALID_OUT
    SLICE_X64Y51.Y       Tilo                  0.275   nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/END_OF_TX_HELD_not0001
                                                       nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/END_OF_TX1
    SLICE_X64Y93.G3      net (fanout=3)        1.286   nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/INT_TX_END_OF_TX
    SLICE_X64Y93.Y       Tilo                  0.275   nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/MUX_CONTROL
                                                       nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/MUX_CONTROL_or0006
    SLICE_X64Y93.F3      net (fanout=2)        0.037   nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/MUX_CONTROL_or0006
    SLICE_X64Y93.X       Tilo                  0.254   nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/MUX_CONTROL
                                                       nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/MUX_CONTROL_not0001
    SLICE_X64Y93.CE      net (fanout=1)        0.727   nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/MUX_CONTROL_not0001
    SLICE_X64Y93.CLK     Tceck                 0.263   nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/MUX_CONTROL
                                                       nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/MUX_CONTROL
    -------------------------------------------------  ---------------------------
    Total                                      7.544ns (1.712ns logic, 5.832ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Slack:                  0.538ns (requirement - (data path - clock path skew + uncertainty))
  Source:               nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/MUX_CONTROL (FF)
  Destination:          nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/END_OF_TX_HELD (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.449ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (-0.466 - -0.453)
  Source Clock:         tx_rgmii_clk_int rising at 0.000ns
  Destination Clock:    tx_rgmii_clk_int rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/MUX_CONTROL to nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/END_OF_TX_HELD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y93.YQ      Tcko                  0.370   nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/MUX_CONTROL
                                                       nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/MUX_CONTROL
    SLICE_X62Y35.G1      net (fanout=16)       2.456   nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/MUX_CONTROL
    SLICE_X62Y35.Y       Tilo                  0.275   nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/REG_DATA_VALID
                                                       nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/DATA_AVAIL_OUT1
    SLICE_X64Y51.G4      net (fanout=9)        1.326   nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/INT_TX_DATA_VALID_OUT
    SLICE_X64Y51.Y       Tilo                  0.275   nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/END_OF_TX_HELD_not0001
                                                       nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/END_OF_TX1
    SLICE_X64Y51.F3      net (fanout=3)        0.039   nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/INT_TX_END_OF_TX
    SLICE_X64Y51.X       Tilo                  0.254   nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/END_OF_TX_HELD_not0001
                                                       nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/END_OF_TX_HELD_not00011
    SLICE_X72Y93.CE      net (fanout=1)        2.191   nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/END_OF_TX_HELD_not0001
    SLICE_X72Y93.CLK     Tceck                 0.263   nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/END_OF_TX_HELD
                                                       nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/END_OF_TX_HELD
    -------------------------------------------------  ---------------------------
    Total                                      7.449ns (1.437ns logic, 6.012ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack:                  0.581ns (requirement - (data path - clock path skew + uncertainty))
  Source:               nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/txf_num_pkts_waiting_2 (FF)
  Destination:          nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x4.ram.A (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.228ns (Levels of Logic = 4)
  Clock Path Skew:      -0.191ns (-0.170 - 0.021)
  Source Clock:         tx_rgmii_clk_int rising at 0.000ns
  Destination Clock:    tx_rgmii_clk_int rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/txf_num_pkts_waiting_2 to nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x4.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X138Y16.XQ     Tcko                  0.370   nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/txf_num_pkts_waiting<2>
                                                       nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/txf_num_pkts_waiting_2
    SLICE_X131Y17.G4     net (fanout=10)       1.205   nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/txf_num_pkts_waiting<2>
    SLICE_X131Y17.Y      Tilo                  0.275   nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/byte_count_ld_and0000
                                                       nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_mac_state_FSM_FFd2-In37
    SLICE_X131Y17.F1     net (fanout=1)        0.816   nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_mac_state_FSM_FFd2-In37
    SLICE_X131Y17.X      Tilo                  0.254   nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/byte_count_ld_and0000
                                                       nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_mac_state_FSM_FFd2-In318
    SLICE_X122Y26.G2     net (fanout=3)        1.104   nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/byte_count_ld_and0000
    SLICE_X122Y26.Y      Tilo                  0.275   nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/ram_rd_en
                                                       nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_rd_en2
    SLICE_X123Y32.G3     net (fanout=3)        0.443   nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_rd_en
    SLICE_X123Y32.Y      Tilo                  0.275   nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_empty
                                                       nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/tmp_ram_rd_en1
    RAMB16_X8Y5.ENA      net (fanout=3)        1.940   nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/tmp_ram_rd_en
    RAMB16_X8Y5.CLKA     Tbeck                 0.271   nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x4.ram
                                                       nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x4.ram.A
    -------------------------------------------------  ---------------------------
    Total                                      7.228ns (1.720ns logic, 5.508ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cpci_clk = PERIOD TIMEGRP "cpci_clk" 16 ns HIGH 50%;

 7386 paths analyzed, 738 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is   8.875ns.
--------------------------------------------------------------------------------
Slack:                  7.125ns (requirement - (data path - clock path skew + uncertainty))
  Source:               nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_vld_c2n_d (FF)
  Destination:          nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/w_almost_full (FF)
  Requirement:          16.000ns
  Data Path Delay:      8.749ns (Levels of Logic = 6)
  Clock Path Skew:      -0.126ns (2.229 - 2.355)
  Source Clock:         cpci_clk_int rising at 0.000ns
  Destination Clock:    cpci_clk_int rising at 16.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_vld_c2n_d to nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/w_almost_full
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    D34.IQ1              Tiockiq               0.373   dma_vld_c2n
                                                       nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_vld_c2n_d
    SLICE_X112Y156.G3    net (fanout=38)       4.826   nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_vld_c2n_d
    SLICE_X112Y156.Y     Tilo                  0.275   nf2_core/N386
                                                       nf2_core/nf2_dma/nf2_dma_bus_fsm/txfifo_wr
    SLICE_X112Y156.F4    net (fanout=8)        0.106   nf2_core/nf2_dma/cpci_txfifo_wr
    SLICE_X112Y156.X     Tilo                  0.254   nf2_core/N386
                                                       nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/Mxor_wgraynext_xor0002_Result11
    SLICE_X107Y155.G1    net (fanout=2)        0.772   nf2_core/N386
    SLICE_X107Y155.Y     Tilo                  0.275   nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/Msub_subtract_cy<1>
                                                       nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/Msub_subtract_cy<1>111
    SLICE_X107Y155.F2    net (fanout=2)        0.288   nf2_core/N351
    SLICE_X107Y155.X     Tilo                  0.254   nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/Msub_subtract_cy<1>
                                                       nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/Msub_subtract_cy<1>11
    SLICE_X93Y152.G2     net (fanout=1)        0.760   nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/Msub_subtract_cy<1>
    SLICE_X93Y152.Y      Tilo                  0.275   nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/w_almost_full
                                                       nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/w_almost_full_val1_SW0
    SLICE_X93Y152.F3     net (fanout=1)        0.037   nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/w_almost_full_val1_SW0/O
    SLICE_X93Y152.X      Tilo                  0.254   nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/w_almost_full
                                                       nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/w_almost_full_val1
    SLICE_X93Y152.DX     net (fanout=1)        0.000   nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/w_almost_full_val
    SLICE_X93Y152.CLK    Tdxck                 0.000   nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/w_almost_full
                                                       nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/w_almost_full
    -------------------------------------------------  ---------------------------
    Total                                      8.749ns (1.960ns logic, 6.789ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack:                  7.143ns (requirement - (data path - clock path skew + uncertainty))
  Source:               nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_vld_c2n_d (FF)
  Destination:          nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/w_almost_full (FF)
  Requirement:          16.000ns
  Data Path Delay:      8.731ns (Levels of Logic = 4)
  Clock Path Skew:      -0.126ns (2.229 - 2.355)
  Source Clock:         cpci_clk_int rising at 0.000ns
  Destination Clock:    cpci_clk_int rising at 16.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_vld_c2n_d to nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/w_almost_full
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    D34.IQ1              Tiockiq               0.373   dma_vld_c2n
                                                       nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_vld_c2n_d
    SLICE_X112Y156.G3    net (fanout=38)       4.826   nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_vld_c2n_d
    SLICE_X112Y156.Y     Tilo                  0.275   nf2_core/N386
                                                       nf2_core/nf2_dma/nf2_dma_bus_fsm/txfifo_wr
    SLICE_X113Y154.G2    net (fanout=8)        0.409   nf2_core/nf2_dma/cpci_txfifo_wr
    SLICE_X113Y154.Y     Tilo                  0.275   nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/wbin<2>
                                                       nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/Madd_wbinnext_xor<2>111
    SLICE_X93Y152.G1     net (fanout=5)        2.007   nf2_core/N605
    SLICE_X93Y152.Y      Tilo                  0.275   nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/w_almost_full
                                                       nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/w_almost_full_val1_SW0
    SLICE_X93Y152.F3     net (fanout=1)        0.037   nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/w_almost_full_val1_SW0/O
    SLICE_X93Y152.X      Tilo                  0.254   nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/w_almost_full
                                                       nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/w_almost_full_val1
    SLICE_X93Y152.DX     net (fanout=1)        0.000   nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/w_almost_full_val
    SLICE_X93Y152.CLK    Tdxck                 0.000   nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/w_almost_full
                                                       nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/w_almost_full
    -------------------------------------------------  ---------------------------
    Total                                      8.731ns (1.452ns logic, 7.279ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------
Slack:                  7.247ns (requirement - (data path - clock path skew + uncertainty))
  Source:               nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_vld_c2n_d (FF)
  Destination:          nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/w_almost_full (FF)
  Requirement:          16.000ns
  Data Path Delay:      8.627ns (Levels of Logic = 4)
  Clock Path Skew:      -0.126ns (2.229 - 2.355)
  Source Clock:         cpci_clk_int rising at 0.000ns
  Destination Clock:    cpci_clk_int rising at 16.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_vld_c2n_d to nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/w_almost_full
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    D34.IQ1              Tiockiq               0.373   dma_vld_c2n
                                                       nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_vld_c2n_d
    SLICE_X112Y156.G3    net (fanout=38)       4.826   nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_vld_c2n_d
    SLICE_X112Y156.Y     Tilo                  0.275   nf2_core/N386
                                                       nf2_core/nf2_dma/nf2_dma_bus_fsm/txfifo_wr
    SLICE_X112Y154.F2    net (fanout=8)        0.428   nf2_core/nf2_dma/cpci_txfifo_wr
    SLICE_X112Y154.X     Tilo                  0.254   nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/Msub_subtract_addsub0000_cy<0>
                                                       nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/Msub_subtract_addsub0000_cy<0>11
    SLICE_X107Y154.BX    net (fanout=2)        0.899   nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/Msub_subtract_addsub0000_cy<0>
    SLICE_X107Y154.X     Tbxx                  0.539   nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/Msub_subtract_addsub0000_cy<2>
                                                       nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/Msub_subtract_addsub0000_cy<2>1
    SLICE_X93Y152.F2     net (fanout=1)        0.779   nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/Msub_subtract_addsub0000_cy<2>
    SLICE_X93Y152.X      Tilo                  0.254   nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/w_almost_full
                                                       nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/w_almost_full_val1
    SLICE_X93Y152.DX     net (fanout=1)        0.000   nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/w_almost_full_val
    SLICE_X93Y152.CLK    Tdxck                 0.000   nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/w_almost_full
                                                       nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/w_almost_full
    -------------------------------------------------  ---------------------------
    Total                                      8.627ns (1.695ns logic, 6.932ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_core_clk_int = PERIOD TIMEGRP "core_clk_int" 8 ns HIGH 
50%;

 3405258 paths analyzed, 46714 endpoints analyzed, 942 failing endpoints
 942 timing errors detected. (942 setup errors, 0 hold errors)
 Minimum period is   9.677ns.
--------------------------------------------------------------------------------
Slack:                  -1.677ns (requirement - (data path - clock path skew + uncertainty))
  Source:               nf2_core/user_data_path/pkt_capture/pkt_capture_main/src_held_1_1 (FF)
  Destination:          nf2_core/user_data_path/pkt_capture/pkt_capture_main/icmp_count_1_26 (FF)
  Requirement:          8.000ns
  Data Path Delay:      9.489ns (Levels of Logic = 8)
  Clock Path Skew:      -0.188ns (1.903 - 2.091)
  Source Clock:         core_clk_int rising at 0.000ns
  Destination Clock:    core_clk_int rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: nf2_core/user_data_path/pkt_capture/pkt_capture_main/src_held_1_1 to nf2_core/user_data_path/pkt_capture/pkt_capture_main/icmp_count_1_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y44.YQ      Tcko                  0.370   nf2_core/user_data_path/pkt_capture/pkt_capture_main/src_held_1_1
                                                       nf2_core/user_data_path/pkt_capture/pkt_capture_main/src_held_1_1
    SLICE_X62Y45.BX      net (fanout=29)       1.083   nf2_core/user_data_path/pkt_capture/pkt_capture_main/src_held_1_1
    SLICE_X62Y45.X       Tbxx                  0.539   nf2_core/user_data_path/pkt_capture/pkt_capture_main/_COND_57<19>
                                                       nf2_core/user_data_path/pkt_capture/pkt_capture_main/Mmux__COND_57_2_f5_9
    SLICE_X54Y43.F2      net (fanout=2)        0.686   nf2_core/user_data_path/pkt_capture/pkt_capture_main/_COND_57<19>
    SLICE_X54Y43.COUT    Topcyf                0.671   nf2_core/user_data_path/pkt_capture/pkt_capture_main/D_IP_and00001_wg_cy<3>
                                                       nf2_core/user_data_path/pkt_capture/pkt_capture_main/D_IP_and00001_wg_lut<2>
                                                       nf2_core/user_data_path/pkt_capture/pkt_capture_main/D_IP_and00001_wg_cy<2>
                                                       nf2_core/user_data_path/pkt_capture/pkt_capture_main/D_IP_and00001_wg_cy<3>
    SLICE_X54Y44.CIN     net (fanout=1)        0.000   nf2_core/user_data_path/pkt_capture/pkt_capture_main/D_IP_and00001_wg_cy<3>
    SLICE_X54Y44.COUT    Tbyp                  0.073   nf2_core/user_data_path/pkt_capture/pkt_capture_main/D_IP_and00001_wg_cy<5>
                                                       nf2_core/user_data_path/pkt_capture/pkt_capture_main/D_IP_and00001_wg_cy<4>
                                                       nf2_core/user_data_path/pkt_capture/pkt_capture_main/D_IP_and00001_wg_cy<5>
    SLICE_X54Y45.CIN     net (fanout=1)        0.000   nf2_core/user_data_path/pkt_capture/pkt_capture_main/D_IP_and00001_wg_cy<5>
    SLICE_X54Y45.YB      Tcinyb                0.452   nf2_core/user_data_path/pkt_capture/pkt_capture_main/D_IP_and00001_wg_cy<7>
                                                       nf2_core/user_data_path/pkt_capture/pkt_capture_main/D_IP_and00001_wg_cy<6>
                                                       nf2_core/user_data_path/pkt_capture/pkt_capture_main/D_IP_and00001_wg_cy<7>
    SLICE_X48Y47.G3      net (fanout=33)       0.829   nf2_core/user_data_path/pkt_capture/pkt_capture_main/D_IP_and00001_wg_cy<7>
    SLICE_X48Y47.Y       Tilo                  0.275   nf2_core/user_data_path/pkt_capture/pkt_capture_main/S_MAC_and0000
                                                       nf2_core/user_data_path/pkt_capture/pkt_capture_main/S_MAC_and000011
    SLICE_X47Y70.G2      net (fanout=3)        0.840   nf2_core/user_data_path/pkt_capture/pkt_capture_main/N314
    SLICE_X47Y70.Y       Tilo                  0.275   nf2_core/user_data_path/pkt_capture/pkt_capture_main/N323
                                                       nf2_core/user_data_path/pkt_capture/pkt_capture_main/icmp_count_0_not000111
    SLICE_X64Y72.G3      net (fanout=6)        0.910   nf2_core/user_data_path/pkt_capture/pkt_capture_main/N151
    SLICE_X64Y72.Y       Tilo                  0.275   nf2_core/user_data_path/pkt_capture/pkt_capture_main/icmp_count_0_not0001
                                                       nf2_core/user_data_path/pkt_capture/pkt_capture_main/icmp_count_0_not00012
    SLICE_X67Y81.G3      net (fanout=4)        0.583   nf2_core/user_data_path/pkt_capture/pkt_capture_main/N322
    SLICE_X67Y81.Y       Tilo                  0.275   nf2_core/user_data_path/pkt_capture/pkt_capture_main/byte_cnt_1_not0001
                                                       nf2_core/user_data_path/pkt_capture/pkt_capture_main/icmp_count_1_not00011
    SLICE_X65Y83.CE      net (fanout=16)       1.090   nf2_core/user_data_path/pkt_capture/pkt_capture_main/icmp_count_1_not0001
    SLICE_X65Y83.CLK     Tceck                 0.263   nf2_core/user_data_path/pkt_capture/pkt_capture_main/icmp_count_1<27>
                                                       nf2_core/user_data_path/pkt_capture/pkt_capture_main/icmp_count_1_26
    -------------------------------------------------  ---------------------------
    Total                                      9.489ns (3.468ns logic, 6.021ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Slack:                  -1.677ns (requirement - (data path - clock path skew + uncertainty))
  Source:               nf2_core/user_data_path/pkt_capture/pkt_capture_main/src_held_1_1 (FF)
  Destination:          nf2_core/user_data_path/pkt_capture/pkt_capture_main/icmp_count_1_27 (FF)
  Requirement:          8.000ns
  Data Path Delay:      9.489ns (Levels of Logic = 8)
  Clock Path Skew:      -0.188ns (1.903 - 2.091)
  Source Clock:         core_clk_int rising at 0.000ns
  Destination Clock:    core_clk_int rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: nf2_core/user_data_path/pkt_capture/pkt_capture_main/src_held_1_1 to nf2_core/user_data_path/pkt_capture/pkt_capture_main/icmp_count_1_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y44.YQ      Tcko                  0.370   nf2_core/user_data_path/pkt_capture/pkt_capture_main/src_held_1_1
                                                       nf2_core/user_data_path/pkt_capture/pkt_capture_main/src_held_1_1
    SLICE_X62Y45.BX      net (fanout=29)       1.083   nf2_core/user_data_path/pkt_capture/pkt_capture_main/src_held_1_1
    SLICE_X62Y45.X       Tbxx                  0.539   nf2_core/user_data_path/pkt_capture/pkt_capture_main/_COND_57<19>
                                                       nf2_core/user_data_path/pkt_capture/pkt_capture_main/Mmux__COND_57_2_f5_9
    SLICE_X54Y43.F2      net (fanout=2)        0.686   nf2_core/user_data_path/pkt_capture/pkt_capture_main/_COND_57<19>
    SLICE_X54Y43.COUT    Topcyf                0.671   nf2_core/user_data_path/pkt_capture/pkt_capture_main/D_IP_and00001_wg_cy<3>
                                                       nf2_core/user_data_path/pkt_capture/pkt_capture_main/D_IP_and00001_wg_lut<2>
                                                       nf2_core/user_data_path/pkt_capture/pkt_capture_main/D_IP_and00001_wg_cy<2>
                                                       nf2_core/user_data_path/pkt_capture/pkt_capture_main/D_IP_and00001_wg_cy<3>
    SLICE_X54Y44.CIN     net (fanout=1)        0.000   nf2_core/user_data_path/pkt_capture/pkt_capture_main/D_IP_and00001_wg_cy<3>
    SLICE_X54Y44.COUT    Tbyp                  0.073   nf2_core/user_data_path/pkt_capture/pkt_capture_main/D_IP_and00001_wg_cy<5>
                                                       nf2_core/user_data_path/pkt_capture/pkt_capture_main/D_IP_and00001_wg_cy<4>
                                                       nf2_core/user_data_path/pkt_capture/pkt_capture_main/D_IP_and00001_wg_cy<5>
    SLICE_X54Y45.CIN     net (fanout=1)        0.000   nf2_core/user_data_path/pkt_capture/pkt_capture_main/D_IP_and00001_wg_cy<5>
    SLICE_X54Y45.YB      Tcinyb                0.452   nf2_core/user_data_path/pkt_capture/pkt_capture_main/D_IP_and00001_wg_cy<7>
                                                       nf2_core/user_data_path/pkt_capture/pkt_capture_main/D_IP_and00001_wg_cy<6>
                                                       nf2_core/user_data_path/pkt_capture/pkt_capture_main/D_IP_and00001_wg_cy<7>
    SLICE_X48Y47.G3      net (fanout=33)       0.829   nf2_core/user_data_path/pkt_capture/pkt_capture_main/D_IP_and00001_wg_cy<7>
    SLICE_X48Y47.Y       Tilo                  0.275   nf2_core/user_data_path/pkt_capture/pkt_capture_main/S_MAC_and0000
                                                       nf2_core/user_data_path/pkt_capture/pkt_capture_main/S_MAC_and000011
    SLICE_X47Y70.G2      net (fanout=3)        0.840   nf2_core/user_data_path/pkt_capture/pkt_capture_main/N314
    SLICE_X47Y70.Y       Tilo                  0.275   nf2_core/user_data_path/pkt_capture/pkt_capture_main/N323
                                                       nf2_core/user_data_path/pkt_capture/pkt_capture_main/icmp_count_0_not000111
    SLICE_X64Y72.G3      net (fanout=6)        0.910   nf2_core/user_data_path/pkt_capture/pkt_capture_main/N151
    SLICE_X64Y72.Y       Tilo                  0.275   nf2_core/user_data_path/pkt_capture/pkt_capture_main/icmp_count_0_not0001
                                                       nf2_core/user_data_path/pkt_capture/pkt_capture_main/icmp_count_0_not00012
    SLICE_X67Y81.G3      net (fanout=4)        0.583   nf2_core/user_data_path/pkt_capture/pkt_capture_main/N322
    SLICE_X67Y81.Y       Tilo                  0.275   nf2_core/user_data_path/pkt_capture/pkt_capture_main/byte_cnt_1_not0001
                                                       nf2_core/user_data_path/pkt_capture/pkt_capture_main/icmp_count_1_not00011
    SLICE_X65Y83.CE      net (fanout=16)       1.090   nf2_core/user_data_path/pkt_capture/pkt_capture_main/icmp_count_1_not0001
    SLICE_X65Y83.CLK     Tceck                 0.263   nf2_core/user_data_path/pkt_capture/pkt_capture_main/icmp_count_1<27>
                                                       nf2_core/user_data_path/pkt_capture/pkt_capture_main/icmp_count_1_27
    -------------------------------------------------  ---------------------------
    Total                                      9.489ns (3.468ns logic, 6.021ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Slack:                  -1.510ns (requirement - (data path - clock path skew + uncertainty))
  Source:               nf2_core/user_data_path/pkt_capture/pkt_capture_main/src_held_1_1 (FF)
  Destination:          nf2_core/user_data_path/pkt_capture/pkt_capture_main/icmp_count_1_14 (FF)
  Requirement:          8.000ns
  Data Path Delay:      9.294ns (Levels of Logic = 8)
  Clock Path Skew:      -0.216ns (1.875 - 2.091)
  Source Clock:         core_clk_int rising at 0.000ns
  Destination Clock:    core_clk_int rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: nf2_core/user_data_path/pkt_capture/pkt_capture_main/src_held_1_1 to nf2_core/user_data_path/pkt_capture/pkt_capture_main/icmp_count_1_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y44.YQ      Tcko                  0.370   nf2_core/user_data_path/pkt_capture/pkt_capture_main/src_held_1_1
                                                       nf2_core/user_data_path/pkt_capture/pkt_capture_main/src_held_1_1
    SLICE_X62Y45.BX      net (fanout=29)       1.083   nf2_core/user_data_path/pkt_capture/pkt_capture_main/src_held_1_1
    SLICE_X62Y45.X       Tbxx                  0.539   nf2_core/user_data_path/pkt_capture/pkt_capture_main/_COND_57<19>
                                                       nf2_core/user_data_path/pkt_capture/pkt_capture_main/Mmux__COND_57_2_f5_9
    SLICE_X54Y43.F2      net (fanout=2)        0.686   nf2_core/user_data_path/pkt_capture/pkt_capture_main/_COND_57<19>
    SLICE_X54Y43.COUT    Topcyf                0.671   nf2_core/user_data_path/pkt_capture/pkt_capture_main/D_IP_and00001_wg_cy<3>
                                                       nf2_core/user_data_path/pkt_capture/pkt_capture_main/D_IP_and00001_wg_lut<2>
                                                       nf2_core/user_data_path/pkt_capture/pkt_capture_main/D_IP_and00001_wg_cy<2>
                                                       nf2_core/user_data_path/pkt_capture/pkt_capture_main/D_IP_and00001_wg_cy<3>
    SLICE_X54Y44.CIN     net (fanout=1)        0.000   nf2_core/user_data_path/pkt_capture/pkt_capture_main/D_IP_and00001_wg_cy<3>
    SLICE_X54Y44.COUT    Tbyp                  0.073   nf2_core/user_data_path/pkt_capture/pkt_capture_main/D_IP_and00001_wg_cy<5>
                                                       nf2_core/user_data_path/pkt_capture/pkt_capture_main/D_IP_and00001_wg_cy<4>
                                                       nf2_core/user_data_path/pkt_capture/pkt_capture_main/D_IP_and00001_wg_cy<5>
    SLICE_X54Y45.CIN     net (fanout=1)        0.000   nf2_core/user_data_path/pkt_capture/pkt_capture_main/D_IP_and00001_wg_cy<5>
    SLICE_X54Y45.YB      Tcinyb                0.452   nf2_core/user_data_path/pkt_capture/pkt_capture_main/D_IP_and00001_wg_cy<7>
                                                       nf2_core/user_data_path/pkt_capture/pkt_capture_main/D_IP_and00001_wg_cy<6>
                                                       nf2_core/user_data_path/pkt_capture/pkt_capture_main/D_IP_and00001_wg_cy<7>
    SLICE_X48Y47.G3      net (fanout=33)       0.829   nf2_core/user_data_path/pkt_capture/pkt_capture_main/D_IP_and00001_wg_cy<7>
    SLICE_X48Y47.Y       Tilo                  0.275   nf2_core/user_data_path/pkt_capture/pkt_capture_main/S_MAC_and0000
                                                       nf2_core/user_data_path/pkt_capture/pkt_capture_main/S_MAC_and000011
    SLICE_X47Y70.G2      net (fanout=3)        0.840   nf2_core/user_data_path/pkt_capture/pkt_capture_main/N314
    SLICE_X47Y70.Y       Tilo                  0.275   nf2_core/user_data_path/pkt_capture/pkt_capture_main/N323
                                                       nf2_core/user_data_path/pkt_capture/pkt_capture_main/icmp_count_0_not000111
    SLICE_X64Y72.G3      net (fanout=6)        0.910   nf2_core/user_data_path/pkt_capture/pkt_capture_main/N151
    SLICE_X64Y72.Y       Tilo                  0.275   nf2_core/user_data_path/pkt_capture/pkt_capture_main/icmp_count_0_not0001
                                                       nf2_core/user_data_path/pkt_capture/pkt_capture_main/icmp_count_0_not00012
    SLICE_X67Y81.G3      net (fanout=4)        0.583   nf2_core/user_data_path/pkt_capture/pkt_capture_main/N322
    SLICE_X67Y81.Y       Tilo                  0.275   nf2_core/user_data_path/pkt_capture/pkt_capture_main/byte_cnt_1_not0001
                                                       nf2_core/user_data_path/pkt_capture/pkt_capture_main/icmp_count_1_not00011
    SLICE_X71Y81.CE      net (fanout=16)       0.895   nf2_core/user_data_path/pkt_capture/pkt_capture_main/icmp_count_1_not0001
    SLICE_X71Y81.CLK     Tceck                 0.263   nf2_core/user_data_path/pkt_capture/pkt_capture_main/icmp_count_1<15>
                                                       nf2_core/user_data_path/pkt_capture/pkt_capture_main/icmp_count_1_14
    -------------------------------------------------  ---------------------------
    Total                                      9.294ns (3.468ns logic, 5.826ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "CPCI_ADDR" OFFSET = IN 4 ns BEFORE COMP "cpci_clk";

 27 paths analyzed, 27 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   2.865ns.
--------------------------------------------------------------------------------
Slack:                  1.135ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               cpci_addr<7> (PAD)
  Destination:          nf2_core/cpci_bus/p2n_addr_7 (FF)
  Destination Clock:    cpci_clk_int rising at 0.000ns
  Requirement:          4.000ns
  Data Path Delay:      4.623ns (Levels of Logic = 0)
  Clock Path Delay:     1.758ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cpci_addr<7> to nf2_core/cpci_bus/p2n_addr_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    D16.ICLK1            Tiopickd              4.623   cpci_addr<7>
                                                       cpci_addr<7>
                                                       cpci_addr_7_IBUF
                                                       cpci_addr<7>.DELAY
                                                       nf2_core/cpci_bus/p2n_addr_7
    -------------------------------------------------  ---------------------------
    Total                                      4.623ns (4.623ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Minimum Clock Path: cpci_clk to nf2_core/cpci_bus/p2n_addr_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E17.I                Tiopi                 0.605   cpci_clk
                                                       cpci_clk
                                                       inst_cpci_clk_ibuf
    BUFGMUX0S.I0         net (fanout=2)        0.008   cpci_clk_ibuf
    BUFGMUX0S.O          Tgi0o                 0.043   BUFGMUX_CPCI_CLK
                                                       BUFGMUX_CPCI_CLK
    D16.ICLK1            net (fanout=351)      1.102   cpci_clk_int
    -------------------------------------------------  ---------------------------
    Total                                      1.758ns (0.648ns logic, 1.110ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------
Slack:                  1.136ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               cpci_addr<6> (PAD)
  Destination:          nf2_core/cpci_bus/p2n_addr_6 (FF)
  Destination Clock:    cpci_clk_int rising at 0.000ns
  Requirement:          4.000ns
  Data Path Delay:      4.622ns (Levels of Logic = 0)
  Clock Path Delay:     1.758ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cpci_addr<6> to nf2_core/cpci_bus/p2n_addr_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E16.ICLK1            Tiopickd              4.622   cpci_addr<6>
                                                       cpci_addr<6>
                                                       cpci_addr_6_IBUF
                                                       cpci_addr<6>.DELAY
                                                       nf2_core/cpci_bus/p2n_addr_6
    -------------------------------------------------  ---------------------------
    Total                                      4.622ns (4.622ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Minimum Clock Path: cpci_clk to nf2_core/cpci_bus/p2n_addr_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E17.I                Tiopi                 0.605   cpci_clk
                                                       cpci_clk
                                                       inst_cpci_clk_ibuf
    BUFGMUX0S.I0         net (fanout=2)        0.008   cpci_clk_ibuf
    BUFGMUX0S.O          Tgi0o                 0.043   BUFGMUX_CPCI_CLK
                                                       BUFGMUX_CPCI_CLK
    E16.ICLK1            net (fanout=351)      1.102   cpci_clk_int
    -------------------------------------------------  ---------------------------
    Total                                      1.758ns (0.648ns logic, 1.110ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------
Slack:                  1.137ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               cpci_addr<2> (PAD)
  Destination:          nf2_core/cpci_bus/p2n_addr_2 (FF)
  Destination Clock:    cpci_clk_int rising at 0.000ns
  Requirement:          4.000ns
  Data Path Delay:      4.621ns (Levels of Logic = 0)
  Clock Path Delay:     1.758ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cpci_addr<2> to nf2_core/cpci_bus/p2n_addr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    D19.ICLK1            Tiopickd              4.621   cpci_addr<2>
                                                       cpci_addr<2>
                                                       cpci_addr_2_IBUF
                                                       cpci_addr<2>.DELAY
                                                       nf2_core/cpci_bus/p2n_addr_2
    -------------------------------------------------  ---------------------------
    Total                                      4.621ns (4.621ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Minimum Clock Path: cpci_clk to nf2_core/cpci_bus/p2n_addr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E17.I                Tiopi                 0.605   cpci_clk
                                                       cpci_clk
                                                       inst_cpci_clk_ibuf
    BUFGMUX0S.I0         net (fanout=2)        0.008   cpci_clk_ibuf
    BUFGMUX0S.O          Tgi0o                 0.043   BUFGMUX_CPCI_CLK
                                                       BUFGMUX_CPCI_CLK
    D19.ICLK1            net (fanout=351)      1.102   cpci_clk_int
    -------------------------------------------------  ---------------------------
    Total                                      1.758ns (0.648ns logic, 1.110ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "CPCI_DATA" OFFSET = OUT 10 ns AFTER COMP 
"cpci_clk";

 64 paths analyzed, 32 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   4.630ns.
--------------------------------------------------------------------------------
Slack:                  5.370ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               nf2_core/cpci_bus/cpci_rd_data_8 (FF)
  Destination:          cpci_data<8> (PAD)
  Source Clock:         cpci_clk_int rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      2.277ns (Levels of Logic = 0)
  Clock Path Delay:     2.353ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: cpci_clk to nf2_core/cpci_bus/cpci_rd_data_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E17.I                Tiopi                 0.771   cpci_clk
                                                       cpci_clk
                                                       inst_cpci_clk_ibuf
    BUFGMUX0S.I0         net (fanout=2)        0.010   cpci_clk_ibuf
    BUFGMUX0S.O          Tgi0o                 0.050   BUFGMUX_CPCI_CLK
                                                       BUFGMUX_CPCI_CLK
    H25.OTCLK1           net (fanout=351)      1.522   cpci_clk_int
    -------------------------------------------------  ---------------------------
    Total                                      2.353ns (0.821ns logic, 1.532ns route)
                                                       (34.9% logic, 65.1% route)

  Maximum Data Path: nf2_core/cpci_bus/cpci_rd_data_8 to cpci_data<8>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H25.PAD              Tiockp                2.277   cpci_data<8>
                                                       nf2_core/cpci_bus/cpci_rd_data_8
                                                       cpci_data_8_IOBUF/OBUFT
                                                       cpci_data<8>
    -------------------------------------------------  ---------------------------
    Total                                      2.277ns (2.277ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Slack:                  5.371ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               nf2_core/cpci_bus/cpci_rd_data_0 (FF)
  Destination:          cpci_data<0> (PAD)
  Source Clock:         cpci_clk_int rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      2.274ns (Levels of Logic = 0)
  Clock Path Delay:     2.355ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: cpci_clk to nf2_core/cpci_bus/cpci_rd_data_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E17.I                Tiopi                 0.771   cpci_clk
                                                       cpci_clk
                                                       inst_cpci_clk_ibuf
    BUFGMUX0S.I0         net (fanout=2)        0.010   cpci_clk_ibuf
    BUFGMUX0S.O          Tgi0o                 0.050   BUFGMUX_CPCI_CLK
                                                       BUFGMUX_CPCI_CLK
    F28.OTCLK1           net (fanout=351)      1.524   cpci_clk_int
    -------------------------------------------------  ---------------------------
    Total                                      2.355ns (0.821ns logic, 1.534ns route)
                                                       (34.9% logic, 65.1% route)

  Maximum Data Path: nf2_core/cpci_bus/cpci_rd_data_0 to cpci_data<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    F28.PAD              Tiockp                2.274   cpci_data<0>
                                                       nf2_core/cpci_bus/cpci_rd_data_0
                                                       cpci_data_0_IOBUF/OBUFT
                                                       cpci_data<0>
    -------------------------------------------------  ---------------------------
    Total                                      2.274ns (2.274ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Slack:                  5.372ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               nf2_core/cpci_bus/cpci_rd_data_9 (FF)
  Destination:          cpci_data<9> (PAD)
  Source Clock:         cpci_clk_int rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      2.275ns (Levels of Logic = 0)
  Clock Path Delay:     2.353ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: cpci_clk to nf2_core/cpci_bus/cpci_rd_data_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E17.I                Tiopi                 0.771   cpci_clk
                                                       cpci_clk
                                                       inst_cpci_clk_ibuf
    BUFGMUX0S.I0         net (fanout=2)        0.010   cpci_clk_ibuf
    BUFGMUX0S.O          Tgi0o                 0.050   BUFGMUX_CPCI_CLK
                                                       BUFGMUX_CPCI_CLK
    G25.OTCLK1           net (fanout=351)      1.522   cpci_clk_int
    -------------------------------------------------  ---------------------------
    Total                                      2.353ns (0.821ns logic, 1.532ns route)
                                                       (34.9% logic, 65.1% route)

  Maximum Data Path: nf2_core/cpci_bus/cpci_rd_data_9 to cpci_data<9>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G25.PAD              Tiockp                2.275   cpci_data<9>
                                                       nf2_core/cpci_bus/cpci_rd_data_9
                                                       cpci_data_9_IOBUF/OBUFT
                                                       cpci_data<9>
    -------------------------------------------------  ---------------------------
    Total                                      2.275ns (2.275ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "CPCI_WR_DATA" OFFSET = IN 4 ns BEFORE COMP 
"cpci_clk";

 32 paths analyzed, 32 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   2.853ns.
--------------------------------------------------------------------------------
Slack:                  1.147ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               cpci_data<31> (PAD)
  Destination:          nf2_core/cpci_bus/p2n_wr_data_31 (FF)
  Destination Clock:    cpci_clk_int rising at 0.000ns
  Requirement:          4.000ns
  Data Path Delay:      4.611ns (Levels of Logic = 0)
  Clock Path Delay:     1.758ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cpci_data<31> to nf2_core/cpci_bus/p2n_wr_data_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G19.ICLK1            Tiopickd              4.611   cpci_data<31>
                                                       cpci_data<31>
                                                       cpci_data_31_IOBUF/IBUF
                                                       cpci_data<31>.DELAY
                                                       nf2_core/cpci_bus/p2n_wr_data_31
    -------------------------------------------------  ---------------------------
    Total                                      4.611ns (4.611ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Minimum Clock Path: cpci_clk to nf2_core/cpci_bus/p2n_wr_data_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E17.I                Tiopi                 0.605   cpci_clk
                                                       cpci_clk
                                                       inst_cpci_clk_ibuf
    BUFGMUX0S.I0         net (fanout=2)        0.008   cpci_clk_ibuf
    BUFGMUX0S.O          Tgi0o                 0.043   BUFGMUX_CPCI_CLK
                                                       BUFGMUX_CPCI_CLK
    G19.ICLK1            net (fanout=351)      1.102   cpci_clk_int
    -------------------------------------------------  ---------------------------
    Total                                      1.758ns (0.648ns logic, 1.110ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------
Slack:                  1.195ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               cpci_data<20> (PAD)
  Destination:          nf2_core/cpci_bus/p2n_wr_data_20 (FF)
  Destination Clock:    cpci_clk_int rising at 0.000ns
  Requirement:          4.000ns
  Data Path Delay:      4.649ns (Levels of Logic = 0)
  Clock Path Delay:     1.844ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cpci_data<20> to nf2_core/cpci_bus/p2n_wr_data_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C22.ICLK1            Tiopickd              4.649   cpci_data<20>
                                                       cpci_data<20>
                                                       cpci_data_20_IOBUF/IBUF
                                                       cpci_data<20>.DELAY
                                                       nf2_core/cpci_bus/p2n_wr_data_20
    -------------------------------------------------  ---------------------------
    Total                                      4.649ns (4.649ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Minimum Clock Path: cpci_clk to nf2_core/cpci_bus/p2n_wr_data_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E17.I                Tiopi                 0.605   cpci_clk
                                                       cpci_clk
                                                       inst_cpci_clk_ibuf
    BUFGMUX0S.I0         net (fanout=2)        0.008   cpci_clk_ibuf
    BUFGMUX0S.O          Tgi0o                 0.043   BUFGMUX_CPCI_CLK
                                                       BUFGMUX_CPCI_CLK
    C22.ICLK1            net (fanout=351)      1.188   cpci_clk_int
    -------------------------------------------------  ---------------------------
    Total                                      1.844ns (0.648ns logic, 1.196ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Slack:                  1.201ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               cpci_data<25> (PAD)
  Destination:          nf2_core/cpci_bus/p2n_wr_data_25 (FF)
  Destination Clock:    cpci_clk_int rising at 0.000ns
  Requirement:          4.000ns
  Data Path Delay:      4.636ns (Levels of Logic = 0)
  Clock Path Delay:     1.837ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cpci_data<25> to nf2_core/cpci_bus/p2n_wr_data_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    D21.ICLK1            Tiopickd              4.636   cpci_data<25>
                                                       cpci_data<25>
                                                       cpci_data_25_IOBUF/IBUF
                                                       cpci_data<25>.DELAY
                                                       nf2_core/cpci_bus/p2n_wr_data_25
    -------------------------------------------------  ---------------------------
    Total                                      4.636ns (4.636ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Minimum Clock Path: cpci_clk to nf2_core/cpci_bus/p2n_wr_data_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E17.I                Tiopi                 0.605   cpci_clk
                                                       cpci_clk
                                                       inst_cpci_clk_ibuf
    BUFGMUX0S.I0         net (fanout=2)        0.008   cpci_clk_ibuf
    BUFGMUX0S.O          Tgi0o                 0.043   BUFGMUX_CPCI_CLK
                                                       BUFGMUX_CPCI_CLK
    D21.ICLK1            net (fanout=351)      1.181   cpci_clk_int
    -------------------------------------------------  ---------------------------
    Total                                      1.837ns (0.648ns logic, 1.189ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "CPCI_RDY" OFFSET = OUT 8 ns AFTER COMP "cpci_clk";

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   4.650ns.
--------------------------------------------------------------------------------
Slack:                  3.350ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               nf2_core/cpci_bus/cpci_wr_rdy (FF)
  Destination:          cpci_wr_rdy (PAD)
  Source Clock:         cpci_clk_int rising at 0.000ns
  Requirement:          8.000ns
  Data Path Delay:      2.296ns (Levels of Logic = 0)
  Clock Path Delay:     2.354ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: cpci_clk to nf2_core/cpci_bus/cpci_wr_rdy
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E17.I                Tiopi                 0.771   cpci_clk
                                                       cpci_clk
                                                       inst_cpci_clk_ibuf
    BUFGMUX0S.I0         net (fanout=2)        0.010   cpci_clk_ibuf
    BUFGMUX0S.O          Tgi0o                 0.050   BUFGMUX_CPCI_CLK
                                                       BUFGMUX_CPCI_CLK
    E32.OTCLK1           net (fanout=351)      1.523   cpci_clk_int
    -------------------------------------------------  ---------------------------
    Total                                      2.354ns (0.821ns logic, 1.533ns route)
                                                       (34.9% logic, 65.1% route)

  Maximum Data Path: nf2_core/cpci_bus/cpci_wr_rdy to cpci_wr_rdy
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E32.PAD              Tiockp                2.296   cpci_wr_rdy
                                                       nf2_core/cpci_bus/cpci_wr_rdy
                                                       cpci_wr_rdy_OBUF
                                                       cpci_wr_rdy
    -------------------------------------------------  ---------------------------
    Total                                      2.296ns (2.296ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Slack:                  3.373ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               nf2_core/cpci_bus/cpci_data_tri_en_1 (FF)
  Destination:          cpci_rd_rdy (PAD)
  Source Clock:         cpci_clk_int rising at 0.000ns
  Requirement:          8.000ns
  Data Path Delay:      2.272ns (Levels of Logic = 0)
  Clock Path Delay:     2.355ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: cpci_clk to nf2_core/cpci_bus/cpci_data_tri_en_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E17.I                Tiopi                 0.771   cpci_clk
                                                       cpci_clk
                                                       inst_cpci_clk_ibuf
    BUFGMUX0S.I0         net (fanout=2)        0.010   cpci_clk_ibuf
    BUFGMUX0S.O          Tgi0o                 0.050   BUFGMUX_CPCI_CLK
                                                       BUFGMUX_CPCI_CLK
    E28.OTCLK1           net (fanout=351)      1.524   cpci_clk_int
    -------------------------------------------------  ---------------------------
    Total                                      2.355ns (0.821ns logic, 1.534ns route)
                                                       (34.9% logic, 65.1% route)

  Maximum Data Path: nf2_core/cpci_bus/cpci_data_tri_en_1 to cpci_rd_rdy
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E28.PAD              Tiockp                2.272   cpci_rd_rdy
                                                       nf2_core/cpci_bus/cpci_data_tri_en_1
                                                       cpci_rd_rdy_OBUF
                                                       cpci_rd_rdy
    -------------------------------------------------  ---------------------------
    Total                                      2.272ns (2.272ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "CPCI_REQ" OFFSET = IN 4 ns BEFORE COMP "cpci_clk";

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   2.684ns.
--------------------------------------------------------------------------------
Slack:                  1.316ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               cpci_rd_wr_L (PAD)
  Destination:          nf2_core/cpci_bus/p2n_rd_wr_L (FF)
  Destination Clock:    cpci_clk_int rising at 0.000ns
  Requirement:          4.000ns
  Data Path Delay:      4.627ns (Levels of Logic = 0)
  Clock Path Delay:     1.943ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cpci_rd_wr_L to nf2_core/cpci_bus/p2n_rd_wr_L
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    D29.ICLK1            Tiopickd              4.627   cpci_rd_wr_L
                                                       cpci_rd_wr_L
                                                       cpci_rd_wr_L_IBUF
                                                       cpci_rd_wr_L.DELAY
                                                       nf2_core/cpci_bus/p2n_rd_wr_L
    -------------------------------------------------  ---------------------------
    Total                                      4.627ns (4.627ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Minimum Clock Path: cpci_clk to nf2_core/cpci_bus/p2n_rd_wr_L
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E17.I                Tiopi                 0.605   cpci_clk
                                                       cpci_clk
                                                       inst_cpci_clk_ibuf
    BUFGMUX0S.I0         net (fanout=2)        0.008   cpci_clk_ibuf
    BUFGMUX0S.O          Tgi0o                 0.043   BUFGMUX_CPCI_CLK
                                                       BUFGMUX_CPCI_CLK
    D29.ICLK1            net (fanout=351)      1.287   cpci_clk_int
    -------------------------------------------------  ---------------------------
    Total                                      1.943ns (0.648ns logic, 1.295ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Slack:                  1.336ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               cpci_req (PAD)
  Destination:          nf2_core/cpci_bus/p2n_req (FF)
  Destination Clock:    cpci_clk_int rising at 0.000ns
  Requirement:          4.000ns
  Data Path Delay:      4.615ns (Levels of Logic = 0)
  Clock Path Delay:     1.951ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cpci_req to nf2_core/cpci_bus/p2n_req
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E29.ICLK1            Tiopickd              4.615   cpci_req
                                                       cpci_req
                                                       cpci_req_IBUF
                                                       cpci_req.DELAY
                                                       nf2_core/cpci_bus/p2n_req
    -------------------------------------------------  ---------------------------
    Total                                      4.615ns (4.615ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Minimum Clock Path: cpci_clk to nf2_core/cpci_bus/p2n_req
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E17.I                Tiopi                 0.605   cpci_clk
                                                       cpci_clk
                                                       inst_cpci_clk_ibuf
    BUFGMUX0S.I0         net (fanout=2)        0.008   cpci_clk_ibuf
    BUFGMUX0S.O          Tgi0o                 0.043   BUFGMUX_CPCI_CLK
                                                       BUFGMUX_CPCI_CLK
    E29.ICLK1            net (fanout=351)      1.295   cpci_clk_int
    -------------------------------------------------  ---------------------------
    Total                                      1.951ns (0.648ns logic, 1.303ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "CPCI_DMA_OUT" OFFSET = OUT 8 ns AFTER COMP 
"cpci_clk";

 4 paths analyzed, 4 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   4.641ns.
--------------------------------------------------------------------------------
Slack:                  3.359ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_dest_q_nearly_full_n2c (FF)
  Destination:          dma_q_nearly_full_n2c (PAD)
  Source Clock:         cpci_clk_int rising at 0.000ns
  Requirement:          8.000ns
  Data Path Delay:      2.287ns (Levels of Logic = 0)
  Clock Path Delay:     2.354ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: cpci_clk to nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_dest_q_nearly_full_n2c
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E17.I                Tiopi                 0.771   cpci_clk
                                                       cpci_clk
                                                       inst_cpci_clk_ibuf
    BUFGMUX0S.I0         net (fanout=2)        0.010   cpci_clk_ibuf
    BUFGMUX0S.O          Tgi0o                 0.050   BUFGMUX_CPCI_CLK
                                                       BUFGMUX_CPCI_CLK
    E31.OTCLK1           net (fanout=351)      1.523   cpci_clk_int
    -------------------------------------------------  ---------------------------
    Total                                      2.354ns (0.821ns logic, 1.533ns route)
                                                       (34.9% logic, 65.1% route)

  Maximum Data Path: nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_dest_q_nearly_full_n2c to dma_q_nearly_full_n2c
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E31.PAD              Tiockp                2.287   dma_q_nearly_full_n2c
                                                       nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_dest_q_nearly_full_n2c
                                                       dma_q_nearly_full_n2c_OBUF
                                                       dma_q_nearly_full_n2c
    -------------------------------------------------  ---------------------------
    Total                                      2.287ns (2.287ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Slack:                  3.395ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_op_code_ack_0 (FF)
  Destination:          dma_op_code_ack<0> (PAD)
  Source Clock:         cpci_clk_int rising at 0.000ns
  Requirement:          8.000ns
  Data Path Delay:      2.288ns (Levels of Logic = 0)
  Clock Path Delay:     2.317ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: cpci_clk to nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_op_code_ack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E17.I                Tiopi                 0.771   cpci_clk
                                                       cpci_clk
                                                       inst_cpci_clk_ibuf
    BUFGMUX0S.I0         net (fanout=2)        0.010   cpci_clk_ibuf
    BUFGMUX0S.O          Tgi0o                 0.050   BUFGMUX_CPCI_CLK
                                                       BUFGMUX_CPCI_CLK
    H4.OTCLK1            net (fanout=351)      1.486   cpci_clk_int
    -------------------------------------------------  ---------------------------
    Total                                      2.317ns (0.821ns logic, 1.496ns route)
                                                       (35.4% logic, 64.6% route)

  Maximum Data Path: nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_op_code_ack_0 to dma_op_code_ack<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H4.PAD               Tiockp                2.288   dma_op_code_ack<0>
                                                       nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_op_code_ack_0
                                                       dma_op_code_ack_0_OBUF
                                                       dma_op_code_ack<0>
    -------------------------------------------------  ---------------------------
    Total                                      2.288ns (2.288ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Slack:                  3.402ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_vld_n2c (FF)
  Destination:          dma_vld_n2c (PAD)
  Source Clock:         cpci_clk_int rising at 0.000ns
  Requirement:          8.000ns
  Data Path Delay:      2.287ns (Levels of Logic = 0)
  Clock Path Delay:     2.311ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: cpci_clk to nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_vld_n2c
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E17.I                Tiopi                 0.771   cpci_clk
                                                       cpci_clk
                                                       inst_cpci_clk_ibuf
    BUFGMUX0S.I0         net (fanout=2)        0.010   cpci_clk_ibuf
    BUFGMUX0S.O          Tgi0o                 0.050   BUFGMUX_CPCI_CLK
                                                       BUFGMUX_CPCI_CLK
    J2.OTCLK1            net (fanout=351)      1.480   cpci_clk_int
    -------------------------------------------------  ---------------------------
    Total                                      2.311ns (0.821ns logic, 1.490ns route)
                                                       (35.5% logic, 64.5% route)

  Maximum Data Path: nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_vld_n2c to dma_vld_n2c
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J2.PAD               Tiockp                2.287   dma_vld_n2c
                                                       nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_vld_n2c
                                                       dma_vld_n2c_OBUF
                                                       dma_vld_n2c
    -------------------------------------------------  ---------------------------
    Total                                      2.287ns (2.287ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "CPCI_DMA_IN" OFFSET = IN 4 ns BEFORE COMP 
"cpci_clk";

 8 paths analyzed, 8 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   2.728ns.
--------------------------------------------------------------------------------
Slack:                  1.272ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               dma_op_queue_id<1> (PAD)
  Destination:          nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_op_queue_id_d_1 (FF)
  Destination Clock:    cpci_clk_int rising at 0.000ns
  Requirement:          4.000ns
  Data Path Delay:      4.635ns (Levels of Logic = 0)
  Clock Path Delay:     1.907ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: dma_op_queue_id<1> to nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_op_queue_id_d_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H1.ICLK1             Tiopickd              4.635   dma_op_queue_id<1>
                                                       dma_op_queue_id<1>
                                                       dma_op_queue_id_1_IBUF
                                                       dma_op_queue_id<1>.DELAY
                                                       nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_op_queue_id_d_1
    -------------------------------------------------  ---------------------------
    Total                                      4.635ns (4.635ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Minimum Clock Path: cpci_clk to nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_op_queue_id_d_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E17.I                Tiopi                 0.605   cpci_clk
                                                       cpci_clk
                                                       inst_cpci_clk_ibuf
    BUFGMUX0S.I0         net (fanout=2)        0.008   cpci_clk_ibuf
    BUFGMUX0S.O          Tgi0o                 0.043   BUFGMUX_CPCI_CLK
                                                       BUFGMUX_CPCI_CLK
    H1.ICLK1             net (fanout=351)      1.251   cpci_clk_int
    -------------------------------------------------  ---------------------------
    Total                                      1.907ns (0.648ns logic, 1.259ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack:                  1.280ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               dma_op_code_req<0> (PAD)
  Destination:          nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_op_code_req_d_0 (FF)
  Destination Clock:    cpci_clk_int rising at 0.000ns
  Requirement:          4.000ns
  Data Path Delay:      4.627ns (Levels of Logic = 0)
  Clock Path Delay:     1.907ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: dma_op_code_req<0> to nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_op_code_req_d_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H2.ICLK1             Tiopickd              4.627   dma_op_code_req<0>
                                                       dma_op_code_req<0>
                                                       dma_op_code_req_0_IBUF
                                                       dma_op_code_req<0>.DELAY
                                                       nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_op_code_req_d_0
    -------------------------------------------------  ---------------------------
    Total                                      4.627ns (4.627ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Minimum Clock Path: cpci_clk to nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_op_code_req_d_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E17.I                Tiopi                 0.605   cpci_clk
                                                       cpci_clk
                                                       inst_cpci_clk_ibuf
    BUFGMUX0S.I0         net (fanout=2)        0.008   cpci_clk_ibuf
    BUFGMUX0S.O          Tgi0o                 0.043   BUFGMUX_CPCI_CLK
                                                       BUFGMUX_CPCI_CLK
    H2.ICLK1             net (fanout=351)      1.251   cpci_clk_int
    -------------------------------------------------  ---------------------------
    Total                                      1.907ns (0.648ns logic, 1.259ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack:                  1.295ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               dma_op_code_req<1> (PAD)
  Destination:          nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_op_code_req_d_1 (FF)
  Destination Clock:    cpci_clk_int rising at 0.000ns
  Requirement:          4.000ns
  Data Path Delay:      4.624ns (Levels of Logic = 0)
  Clock Path Delay:     1.919ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: dma_op_code_req<1> to nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_op_code_req_d_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H3.ICLK1             Tiopickd              4.624   dma_op_code_req<1>
                                                       dma_op_code_req<1>
                                                       dma_op_code_req_1_IBUF
                                                       dma_op_code_req<1>.DELAY
                                                       nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_op_code_req_d_1
    -------------------------------------------------  ---------------------------
    Total                                      4.624ns (4.624ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Minimum Clock Path: cpci_clk to nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_op_code_req_d_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E17.I                Tiopi                 0.605   cpci_clk
                                                       cpci_clk
                                                       inst_cpci_clk_ibuf
    BUFGMUX0S.I0         net (fanout=2)        0.008   cpci_clk_ibuf
    BUFGMUX0S.O          Tgi0o                 0.043   BUFGMUX_CPCI_CLK
                                                       BUFGMUX_CPCI_CLK
    H3.ICLK1             net (fanout=351)      1.263   cpci_clk_int
    -------------------------------------------------  ---------------------------
    Total                                      1.919ns (0.648ns logic, 1.271ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "CPCI_DMA_INOUT" OFFSET = IN 4 ns BEFORE COMP 
"cpci_clk";

 32 paths analyzed, 32 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   2.767ns.
--------------------------------------------------------------------------------
Slack:                  1.233ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               dma_data<0> (PAD)
  Destination:          nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_c2n_d_0 (FF)
  Destination Clock:    cpci_clk_int rising at 0.000ns
  Requirement:          4.000ns
  Data Path Delay:      4.641ns (Levels of Logic = 0)
  Clock Path Delay:     1.874ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: dma_data<0> to nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_c2n_d_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C11.ICLK1            Tiopickd              4.641   dma_data<0>
                                                       dma_data<0>
                                                       dma_data_0_IOBUF/IBUF
                                                       dma_data<0>.DELAY
                                                       nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_c2n_d_0
    -------------------------------------------------  ---------------------------
    Total                                      4.641ns (4.641ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Minimum Clock Path: cpci_clk to nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_c2n_d_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E17.I                Tiopi                 0.605   cpci_clk
                                                       cpci_clk
                                                       inst_cpci_clk_ibuf
    BUFGMUX0S.I0         net (fanout=2)        0.008   cpci_clk_ibuf
    BUFGMUX0S.O          Tgi0o                 0.043   BUFGMUX_CPCI_CLK
                                                       BUFGMUX_CPCI_CLK
    C11.ICLK1            net (fanout=351)      1.218   cpci_clk_int
    -------------------------------------------------  ---------------------------
    Total                                      1.874ns (0.648ns logic, 1.226ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack:                  1.267ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               dma_data<4> (PAD)
  Destination:          nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_c2n_d_4 (FF)
  Destination Clock:    cpci_clk_int rising at 0.000ns
  Requirement:          4.000ns
  Data Path Delay:      4.619ns (Levels of Logic = 0)
  Clock Path Delay:     1.886ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: dma_data<4> to nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_c2n_d_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    D10.ICLK1            Tiopickd              4.619   dma_data<4>
                                                       dma_data<4>
                                                       dma_data_4_IOBUF/IBUF
                                                       dma_data<4>.DELAY
                                                       nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_c2n_d_4
    -------------------------------------------------  ---------------------------
    Total                                      4.619ns (4.619ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Minimum Clock Path: cpci_clk to nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_c2n_d_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E17.I                Tiopi                 0.605   cpci_clk
                                                       cpci_clk
                                                       inst_cpci_clk_ibuf
    BUFGMUX0S.I0         net (fanout=2)        0.008   cpci_clk_ibuf
    BUFGMUX0S.O          Tgi0o                 0.043   BUFGMUX_CPCI_CLK
                                                       BUFGMUX_CPCI_CLK
    D10.ICLK1            net (fanout=351)      1.230   cpci_clk_int
    -------------------------------------------------  ---------------------------
    Total                                      1.886ns (0.648ns logic, 1.238ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack:                  1.270ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               dma_data<3> (PAD)
  Destination:          nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_c2n_d_3 (FF)
  Destination Clock:    cpci_clk_int rising at 0.000ns
  Requirement:          4.000ns
  Data Path Delay:      4.616ns (Levels of Logic = 0)
  Clock Path Delay:     1.886ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: dma_data<3> to nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_c2n_d_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E10.ICLK1            Tiopickd              4.616   dma_data<3>
                                                       dma_data<3>
                                                       dma_data_3_IOBUF/IBUF
                                                       dma_data<3>.DELAY
                                                       nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_c2n_d_3
    -------------------------------------------------  ---------------------------
    Total                                      4.616ns (4.616ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Minimum Clock Path: cpci_clk to nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_c2n_d_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E17.I                Tiopi                 0.605   cpci_clk
                                                       cpci_clk
                                                       inst_cpci_clk_ibuf
    BUFGMUX0S.I0         net (fanout=2)        0.008   cpci_clk_ibuf
    BUFGMUX0S.O          Tgi0o                 0.043   BUFGMUX_CPCI_CLK
                                                       BUFGMUX_CPCI_CLK
    E10.ICLK1            net (fanout=351)      1.230   cpci_clk_int
    -------------------------------------------------  ---------------------------
    Total                                      1.886ns (0.648ns logic, 1.238ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "CPCI_DMA_INOUT" OFFSET = OUT 7 ns AFTER COMP 
"cpci_clk";

 64 paths analyzed, 32 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   4.689ns.
--------------------------------------------------------------------------------
Slack:                  2.311ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_n2c_25 (FF)
  Destination:          dma_data<25> (PAD)
  Source Clock:         cpci_clk_int rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      2.307ns (Levels of Logic = 0)
  Clock Path Delay:     2.382ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: cpci_clk to nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_n2c_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E17.I                Tiopi                 0.771   cpci_clk
                                                       cpci_clk
                                                       inst_cpci_clk_ibuf
    BUFGMUX0S.I0         net (fanout=2)        0.010   cpci_clk_ibuf
    BUFGMUX0S.O          Tgi0o                 0.050   BUFGMUX_CPCI_CLK
                                                       BUFGMUX_CPCI_CLK
    F1.OTCLK1            net (fanout=351)      1.551   cpci_clk_int
    -------------------------------------------------  ---------------------------
    Total                                      2.382ns (0.821ns logic, 1.561ns route)
                                                       (34.5% logic, 65.5% route)

  Maximum Data Path: nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_n2c_25 to dma_data<25>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    F1.PAD               Tiockp                2.307   dma_data<25>
                                                       nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_n2c_25
                                                       dma_data_25_IOBUF/OBUFT
                                                       dma_data<25>
    -------------------------------------------------  ---------------------------
    Total                                      2.307ns (2.307ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Slack:                  2.318ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_n2c_24 (FF)
  Destination:          dma_data<24> (PAD)
  Source Clock:         cpci_clk_int rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      2.300ns (Levels of Logic = 0)
  Clock Path Delay:     2.382ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: cpci_clk to nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_n2c_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E17.I                Tiopi                 0.771   cpci_clk
                                                       cpci_clk
                                                       inst_cpci_clk_ibuf
    BUFGMUX0S.I0         net (fanout=2)        0.010   cpci_clk_ibuf
    BUFGMUX0S.O          Tgi0o                 0.050   BUFGMUX_CPCI_CLK
                                                       BUFGMUX_CPCI_CLK
    F2.OTCLK1            net (fanout=351)      1.551   cpci_clk_int
    -------------------------------------------------  ---------------------------
    Total                                      2.382ns (0.821ns logic, 1.561ns route)
                                                       (34.5% logic, 65.5% route)

  Maximum Data Path: nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_n2c_24 to dma_data<24>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    F2.PAD               Tiockp                2.300   dma_data<24>
                                                       nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_n2c_24
                                                       dma_data_24_IOBUF/OBUFT
                                                       dma_data<24>
    -------------------------------------------------  ---------------------------
    Total                                      2.300ns (2.300ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Slack:                  2.331ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_n2c_17 (FF)
  Destination:          dma_data<17> (PAD)
  Source Clock:         cpci_clk_int rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      2.312ns (Levels of Logic = 0)
  Clock Path Delay:     2.357ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: cpci_clk to nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_n2c_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E17.I                Tiopi                 0.771   cpci_clk
                                                       cpci_clk
                                                       inst_cpci_clk_ibuf
    BUFGMUX0S.I0         net (fanout=2)        0.010   cpci_clk_ibuf
    BUFGMUX0S.O          Tgi0o                 0.050   BUFGMUX_CPCI_CLK
                                                       BUFGMUX_CPCI_CLK
    D1.OTCLK1            net (fanout=351)      1.526   cpci_clk_int
    -------------------------------------------------  ---------------------------
    Total                                      2.357ns (0.821ns logic, 1.536ns route)
                                                       (34.8% logic, 65.2% route)

  Maximum Data Path: nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_n2c_17 to dma_data<17>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    D1.PAD               Tiockp                2.312   dma_data<17>
                                                       nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_n2c_17
                                                       dma_data_17_IOBUF/OBUFT
                                                       dma_data<17>
    -------------------------------------------------  ---------------------------
    Total                                      2.312ns (2.312ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "SRAM1_OUT" OFFSET = OUT 4 ns AFTER COMP "core_clk";

 24 paths analyzed, 24 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   3.847ns.
--------------------------------------------------------------------------------
Slack:                  0.153ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_0_1 (FF)
  Destination:          sram1_bw<0> (PAD)
  Source Clock:         core_clk_int rising at 0.000ns
  Requirement:          4.000ns
  Data Path Delay:      4.060ns (Levels of Logic = 1)
  Clock Path Delay:     -0.213ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: core_clk to nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    D17.I                Tiopi                 0.770   core_clk
                                                       core_clk
                                                       inst_core_clk_ibuf
    DCM_X3Y1.CLKIN       net (fanout=1)        0.588   core_clk_ibuf
    DCM_X3Y1.CLK0        Tdcmino              -4.419   CORE_DCM_CLK
                                                       CORE_DCM_CLK
    BUFGMUX1P.I0         net (fanout=1)        1.459   core_clk0
    BUFGMUX1P.O          Tgi0o                 0.050   BUFGMUX_CORE_CLK
                                                       BUFGMUX_CORE_CLK
    SLICE_X0Y69.CLK      net (fanout=11776)    1.339   core_clk_int
    -------------------------------------------------  ---------------------------
    Total                                     -0.213ns (-3.599ns logic, 3.386ns route)

  Maximum Data Path: nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_0_1 to sram1_bw<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y69.YQ       Tcko                  0.370   nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_0_1
                                                       nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_0_1
    AE31.O1              net (fanout=9)        1.428   nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_0_1
    AE31.PAD             Tioop                 2.262   sram1_bw<0>
                                                       sram1_bw_0_OBUF
                                                       sram1_bw<0>
    -------------------------------------------------  ---------------------------
    Total                                      4.060ns (2.632ns logic, 1.428ns route)
                                                       (64.8% logic, 35.2% route)

--------------------------------------------------------------------------------
Slack:                  0.221ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_0_1 (FF)
  Destination:          sram1_bw<3> (PAD)
  Source Clock:         core_clk_int rising at 0.000ns
  Requirement:          4.000ns
  Data Path Delay:      3.992ns (Levels of Logic = 1)
  Clock Path Delay:     -0.213ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: core_clk to nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    D17.I                Tiopi                 0.770   core_clk
                                                       core_clk
                                                       inst_core_clk_ibuf
    DCM_X3Y1.CLKIN       net (fanout=1)        0.588   core_clk_ibuf
    DCM_X3Y1.CLK0        Tdcmino              -4.419   CORE_DCM_CLK
                                                       CORE_DCM_CLK
    BUFGMUX1P.I0         net (fanout=1)        1.459   core_clk0
    BUFGMUX1P.O          Tgi0o                 0.050   BUFGMUX_CORE_CLK
                                                       BUFGMUX_CORE_CLK
    SLICE_X0Y69.CLK      net (fanout=11776)    1.339   core_clk_int
    -------------------------------------------------  ---------------------------
    Total                                     -0.213ns (-3.599ns logic, 3.386ns route)

  Maximum Data Path: nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_0_1 to sram1_bw<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y69.YQ       Tcko                  0.370   nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_0_1
                                                       nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_0_1
    AF28.O1              net (fanout=9)        1.378   nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_0_1
    AF28.PAD             Tioop                 2.244   sram1_bw<3>
                                                       sram1_bw_3_OBUF
                                                       sram1_bw<3>
    -------------------------------------------------  ---------------------------
    Total                                      3.992ns (2.614ns logic, 1.378ns route)
                                                       (65.5% logic, 34.5% route)

--------------------------------------------------------------------------------
Slack:                  0.226ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_0_1 (FF)
  Destination:          sram1_we (PAD)
  Source Clock:         core_clk_int rising at 0.000ns
  Requirement:          4.000ns
  Data Path Delay:      3.987ns (Levels of Logic = 1)
  Clock Path Delay:     -0.213ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: core_clk to nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    D17.I                Tiopi                 0.770   core_clk
                                                       core_clk
                                                       inst_core_clk_ibuf
    DCM_X3Y1.CLKIN       net (fanout=1)        0.588   core_clk_ibuf
    DCM_X3Y1.CLK0        Tdcmino              -4.419   CORE_DCM_CLK
                                                       CORE_DCM_CLK
    BUFGMUX1P.I0         net (fanout=1)        1.459   core_clk0
    BUFGMUX1P.O          Tgi0o                 0.050   BUFGMUX_CORE_CLK
                                                       BUFGMUX_CORE_CLK
    SLICE_X0Y69.CLK      net (fanout=11776)    1.339   core_clk_int
    -------------------------------------------------  ---------------------------
    Total                                     -0.213ns (-3.599ns logic, 3.386ns route)

  Maximum Data Path: nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_0_1 to sram1_we
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y69.YQ       Tcko                  0.370   nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_0_1
                                                       nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_0_1
    AE28.O1              net (fanout=9)        1.375   nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_0_1
    AE28.PAD             Tioop                 2.242   sram1_we
                                                       sram1_we_OBUF
                                                       sram1_we
    -------------------------------------------------  ---------------------------
    Total                                      3.987ns (2.612ns logic, 1.375ns route)
                                                       (65.5% logic, 34.5% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "SRAM1_DATA" OFFSET = IN 4 ns BEFORE COMP 
"core_clk";

 36 paths analyzed, 36 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   1.731ns.
--------------------------------------------------------------------------------
Slack:                  2.269ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               sram1_data<16> (PAD)
  Destination:          nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_16 (FF)
  Destination Clock:    core_clk_int rising at 0.000ns
  Requirement:          4.000ns
  Data Path Delay:      0.837ns (Levels of Logic = 0)
  Clock Path Delay:     -0.894ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: sram1_data<16> to nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB33.ICLK1           Tiopick               0.837   sram1_data<16>
                                                       sram1_data<16>
                                                       sram1_data_16_IOBUF/IBUF
                                                       nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_16
    -------------------------------------------------  ---------------------------
    Total                                      0.837ns (0.837ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Minimum Clock Path: core_clk to nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    D17.I                Tiopi                 0.604   core_clk
                                                       core_clk
                                                       inst_core_clk_ibuf
    DCM_X3Y1.CLKIN       net (fanout=1)        0.470   core_clk_ibuf
    DCM_X3Y1.CLK0        Tdcmino              -4.315   CORE_DCM_CLK
                                                       CORE_DCM_CLK
    BUFGMUX1P.I0         net (fanout=1)        1.168   core_clk0
    BUFGMUX1P.O          Tgi0o                 0.043   BUFGMUX_CORE_CLK
                                                       BUFGMUX_CORE_CLK
    AB33.ICLK1           net (fanout=11776)    1.136   core_clk_int
    -------------------------------------------------  ---------------------------
    Total                                     -0.894ns (-3.668ns logic, 2.774ns route)

--------------------------------------------------------------------------------
Slack:                  2.271ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               sram1_data<17> (PAD)
  Destination:          nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_17 (FF)
  Destination Clock:    core_clk_int rising at 0.000ns
  Requirement:          4.000ns
  Data Path Delay:      0.842ns (Levels of Logic = 0)
  Clock Path Delay:     -0.887ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: sram1_data<17> to nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB34.ICLK1           Tiopick               0.842   sram1_data<17>
                                                       sram1_data<17>
                                                       sram1_data_17_IOBUF/IBUF
                                                       nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_17
    -------------------------------------------------  ---------------------------
    Total                                      0.842ns (0.842ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Minimum Clock Path: core_clk to nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    D17.I                Tiopi                 0.604   core_clk
                                                       core_clk
                                                       inst_core_clk_ibuf
    DCM_X3Y1.CLKIN       net (fanout=1)        0.470   core_clk_ibuf
    DCM_X3Y1.CLK0        Tdcmino              -4.315   CORE_DCM_CLK
                                                       CORE_DCM_CLK
    BUFGMUX1P.I0         net (fanout=1)        1.168   core_clk0
    BUFGMUX1P.O          Tgi0o                 0.043   BUFGMUX_CORE_CLK
                                                       BUFGMUX_CORE_CLK
    AB34.ICLK1           net (fanout=11776)    1.143   core_clk_int
    -------------------------------------------------  ---------------------------
    Total                                     -0.887ns (-3.668ns logic, 2.781ns route)

--------------------------------------------------------------------------------
Slack:                  2.274ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               sram1_data<13> (PAD)
  Destination:          nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_13 (FF)
  Destination Clock:    core_clk_int rising at 0.000ns
  Requirement:          4.000ns
  Data Path Delay:      0.842ns (Levels of Logic = 0)
  Clock Path Delay:     -0.884ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: sram1_data<13> to nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA34.ICLK1           Tiopick               0.842   sram1_data<13>
                                                       sram1_data<13>
                                                       sram1_data_13_IOBUF/IBUF
                                                       nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_13
    -------------------------------------------------  ---------------------------
    Total                                      0.842ns (0.842ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Minimum Clock Path: core_clk to nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    D17.I                Tiopi                 0.604   core_clk
                                                       core_clk
                                                       inst_core_clk_ibuf
    DCM_X3Y1.CLKIN       net (fanout=1)        0.470   core_clk_ibuf
    DCM_X3Y1.CLK0        Tdcmino              -4.315   CORE_DCM_CLK
                                                       CORE_DCM_CLK
    BUFGMUX1P.I0         net (fanout=1)        1.168   core_clk0
    BUFGMUX1P.O          Tgi0o                 0.043   BUFGMUX_CORE_CLK
                                                       BUFGMUX_CORE_CLK
    AA34.ICLK1           net (fanout=11776)    1.146   core_clk_int
    -------------------------------------------------  ---------------------------
    Total                                     -0.884ns (-3.668ns logic, 2.784ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "SRAM1_DATA" OFFSET = OUT 4 ns AFTER COMP 
"core_clk";

 72 paths analyzed, 36 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   2.299ns.
--------------------------------------------------------------------------------
Slack:                  1.701ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_35 (FF)
  Destination:          sram1_data<35> (PAD)
  Source Clock:         core_clk_int rising at 0.000ns
  Requirement:          4.000ns
  Data Path Delay:      2.302ns (Levels of Logic = 0)
  Clock Path Delay:     -0.003ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: core_clk to nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    D17.I                Tiopi                 0.770   core_clk
                                                       core_clk
                                                       inst_core_clk_ibuf
    DCM_X3Y1.CLKIN       net (fanout=1)        0.588   core_clk_ibuf
    DCM_X3Y1.CLK0        Tdcmino              -4.419   CORE_DCM_CLK
                                                       CORE_DCM_CLK
    BUFGMUX1P.I0         net (fanout=1)        1.459   core_clk0
    BUFGMUX1P.O          Tgi0o                 0.050   BUFGMUX_CORE_CLK
                                                       BUFGMUX_CORE_CLK
    AK34.OTCLK1          net (fanout=11776)    1.549   core_clk_int
    -------------------------------------------------  ---------------------------
    Total                                     -0.003ns (-3.599ns logic, 3.596ns route)

  Maximum Data Path: nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_35 to sram1_data<35>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AK34.PAD             Tiockp                2.302   sram1_data<35>
                                                       nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_35
                                                       sram1_data_35_IOBUF/OBUFT
                                                       sram1_data<35>
    -------------------------------------------------  ---------------------------
    Total                                      2.302ns (2.302ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Slack:                  1.704ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_31 (FF)
  Destination:          sram1_data<31> (PAD)
  Source Clock:         core_clk_int rising at 0.000ns
  Requirement:          4.000ns
  Data Path Delay:      2.298ns (Levels of Logic = 0)
  Clock Path Delay:     -0.002ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: core_clk to nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    D17.I                Tiopi                 0.770   core_clk
                                                       core_clk
                                                       inst_core_clk_ibuf
    DCM_X3Y1.CLKIN       net (fanout=1)        0.588   core_clk_ibuf
    DCM_X3Y1.CLK0        Tdcmino              -4.419   CORE_DCM_CLK
                                                       CORE_DCM_CLK
    BUFGMUX1P.I0         net (fanout=1)        1.459   core_clk0
    BUFGMUX1P.O          Tgi0o                 0.050   BUFGMUX_CORE_CLK
                                                       BUFGMUX_CORE_CLK
    AJ34.OTCLK1          net (fanout=11776)    1.550   core_clk_int
    -------------------------------------------------  ---------------------------
    Total                                     -0.002ns (-3.599ns logic, 3.597ns route)

  Maximum Data Path: nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_31 to sram1_data<31>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AJ34.PAD             Tiockp                2.298   sram1_data<31>
                                                       nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_31
                                                       sram1_data_31_IOBUF/OBUFT
                                                       sram1_data<31>
    -------------------------------------------------  ---------------------------
    Total                                      2.298ns (2.298ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Slack:                  1.706ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_34 (FF)
  Destination:          sram1_data<34> (PAD)
  Source Clock:         core_clk_int rising at 0.000ns
  Requirement:          4.000ns
  Data Path Delay:      2.297ns (Levels of Logic = 0)
  Clock Path Delay:     -0.003ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: core_clk to nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_34
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    D17.I                Tiopi                 0.770   core_clk
                                                       core_clk
                                                       inst_core_clk_ibuf
    DCM_X3Y1.CLKIN       net (fanout=1)        0.588   core_clk_ibuf
    DCM_X3Y1.CLK0        Tdcmino              -4.419   CORE_DCM_CLK
                                                       CORE_DCM_CLK
    BUFGMUX1P.I0         net (fanout=1)        1.459   core_clk0
    BUFGMUX1P.O          Tgi0o                 0.050   BUFGMUX_CORE_CLK
                                                       BUFGMUX_CORE_CLK
    AK33.OTCLK1          net (fanout=11776)    1.549   core_clk_int
    -------------------------------------------------  ---------------------------
    Total                                     -0.003ns (-3.599ns logic, 3.596ns route)

  Maximum Data Path: nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_34 to sram1_data<34>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AK33.PAD             Tiockp                2.297   sram1_data<34>
                                                       nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_34
                                                       sram1_data_34_IOBUF/OBUFT
                                                       sram1_data<34>
    -------------------------------------------------  ---------------------------
    Total                                      2.297ns (2.297ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "SRAM2_OUT" OFFSET = OUT 4 ns AFTER COMP "core_clk";

 24 paths analyzed, 24 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   3.892ns.
--------------------------------------------------------------------------------
Slack:                  0.108ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_0_1 (FF)
  Destination:          sram2_bw<0> (PAD)
  Source Clock:         core_clk_int rising at 0.000ns
  Requirement:          4.000ns
  Data Path Delay:      4.105ns (Levels of Logic = 1)
  Clock Path Delay:     -0.213ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: core_clk to nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    D17.I                Tiopi                 0.770   core_clk
                                                       core_clk
                                                       inst_core_clk_ibuf
    DCM_X3Y1.CLKIN       net (fanout=1)        0.588   core_clk_ibuf
    DCM_X3Y1.CLK0        Tdcmino              -4.419   CORE_DCM_CLK
                                                       CORE_DCM_CLK
    BUFGMUX1P.I0         net (fanout=1)        1.459   core_clk0
    BUFGMUX1P.O          Tgi0o                 0.050   BUFGMUX_CORE_CLK
                                                       BUFGMUX_CORE_CLK
    SLICE_X0Y69.CLK      net (fanout=11776)    1.339   core_clk_int
    -------------------------------------------------  ---------------------------
    Total                                     -0.213ns (-3.599ns logic, 3.386ns route)

  Maximum Data Path: nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_0_1 to sram2_bw<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y69.YQ       Tcko                  0.370   nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_0_1
                                                       nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_0_1
    N34.O1               net (fanout=9)        1.458   nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_0_1
    N34.PAD              Tioop                 2.277   sram2_bw<0>
                                                       sram2_bw_0_OBUF
                                                       sram2_bw<0>
    -------------------------------------------------  ---------------------------
    Total                                      4.105ns (2.647ns logic, 1.458ns route)
                                                       (64.5% logic, 35.5% route)

--------------------------------------------------------------------------------
Slack:                  0.141ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_0_1 (FF)
  Destination:          sram2_bw<1> (PAD)
  Source Clock:         core_clk_int rising at 0.000ns
  Requirement:          4.000ns
  Data Path Delay:      4.072ns (Levels of Logic = 1)
  Clock Path Delay:     -0.213ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: core_clk to nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    D17.I                Tiopi                 0.770   core_clk
                                                       core_clk
                                                       inst_core_clk_ibuf
    DCM_X3Y1.CLKIN       net (fanout=1)        0.588   core_clk_ibuf
    DCM_X3Y1.CLK0        Tdcmino              -4.419   CORE_DCM_CLK
                                                       CORE_DCM_CLK
    BUFGMUX1P.I0         net (fanout=1)        1.459   core_clk0
    BUFGMUX1P.O          Tgi0o                 0.050   BUFGMUX_CORE_CLK
                                                       BUFGMUX_CORE_CLK
    SLICE_X0Y69.CLK      net (fanout=11776)    1.339   core_clk_int
    -------------------------------------------------  ---------------------------
    Total                                     -0.213ns (-3.599ns logic, 3.386ns route)

  Maximum Data Path: nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_0_1 to sram2_bw<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y69.YQ       Tcko                  0.370   nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_0_1
                                                       nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_0_1
    P28.O1               net (fanout=9)        1.469   nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_0_1
    P28.PAD              Tioop                 2.233   sram2_bw<1>
                                                       sram2_bw_1_OBUF
                                                       sram2_bw<1>
    -------------------------------------------------  ---------------------------
    Total                                      4.072ns (2.603ns logic, 1.469ns route)
                                                       (63.9% logic, 36.1% route)

--------------------------------------------------------------------------------
Slack:                  0.247ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_0_1 (FF)
  Destination:          sram2_bw<3> (PAD)
  Source Clock:         core_clk_int rising at 0.000ns
  Requirement:          4.000ns
  Data Path Delay:      3.966ns (Levels of Logic = 1)
  Clock Path Delay:     -0.213ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: core_clk to nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    D17.I                Tiopi                 0.770   core_clk
                                                       core_clk
                                                       inst_core_clk_ibuf
    DCM_X3Y1.CLKIN       net (fanout=1)        0.588   core_clk_ibuf
    DCM_X3Y1.CLK0        Tdcmino              -4.419   CORE_DCM_CLK
                                                       CORE_DCM_CLK
    BUFGMUX1P.I0         net (fanout=1)        1.459   core_clk0
    BUFGMUX1P.O          Tgi0o                 0.050   BUFGMUX_CORE_CLK
                                                       BUFGMUX_CORE_CLK
    SLICE_X0Y69.CLK      net (fanout=11776)    1.339   core_clk_int
    -------------------------------------------------  ---------------------------
    Total                                     -0.213ns (-3.599ns logic, 3.386ns route)

  Maximum Data Path: nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_0_1 to sram2_bw<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y69.YQ       Tcko                  0.370   nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_0_1
                                                       nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_0_1
    P30.O1               net (fanout=9)        1.350   nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_0_1
    P30.PAD              Tioop                 2.246   sram2_bw<3>
                                                       sram2_bw_3_OBUF
                                                       sram2_bw<3>
    -------------------------------------------------  ---------------------------
    Total                                      3.966ns (2.616ns logic, 1.350ns route)
                                                       (66.0% logic, 34.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "SRAM2_DATA" OFFSET = IN 4 ns BEFORE COMP 
"core_clk";

 36 paths analyzed, 36 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   1.734ns.
--------------------------------------------------------------------------------
Slack:                  2.266ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               sram2_data<26> (PAD)
  Destination:          nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_62 (FF)
  Destination Clock:    core_clk_int rising at 0.000ns
  Requirement:          4.000ns
  Data Path Delay:      0.840ns (Levels of Logic = 0)
  Clock Path Delay:     -0.894ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: sram2_data<26> to nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_62
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R34.ICLK1            Tiopick               0.840   sram2_data<26>
                                                       sram2_data<26>
                                                       sram2_data_26_IOBUF/IBUF
                                                       nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_62
    -------------------------------------------------  ---------------------------
    Total                                      0.840ns (0.840ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Minimum Clock Path: core_clk to nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_62
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    D17.I                Tiopi                 0.604   core_clk
                                                       core_clk
                                                       inst_core_clk_ibuf
    DCM_X3Y1.CLKIN       net (fanout=1)        0.470   core_clk_ibuf
    DCM_X3Y1.CLK0        Tdcmino              -4.315   CORE_DCM_CLK
                                                       CORE_DCM_CLK
    BUFGMUX1P.I0         net (fanout=1)        1.168   core_clk0
    BUFGMUX1P.O          Tgi0o                 0.043   BUFGMUX_CORE_CLK
                                                       BUFGMUX_CORE_CLK
    R34.ICLK1            net (fanout=11776)    1.136   core_clk_int
    -------------------------------------------------  ---------------------------
    Total                                     -0.894ns (-3.668ns logic, 2.774ns route)

--------------------------------------------------------------------------------
Slack:                  2.280ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               sram2_data<20> (PAD)
  Destination:          nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_56 (FF)
  Destination Clock:    core_clk_int rising at 0.000ns
  Requirement:          4.000ns
  Data Path Delay:      0.833ns (Levels of Logic = 0)
  Clock Path Delay:     -0.887ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: sram2_data<20> to nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_56
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T33.ICLK1            Tiopick               0.833   sram2_data<20>
                                                       sram2_data<20>
                                                       sram2_data_20_IOBUF/IBUF
                                                       nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_56
    -------------------------------------------------  ---------------------------
    Total                                      0.833ns (0.833ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Minimum Clock Path: core_clk to nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_56
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    D17.I                Tiopi                 0.604   core_clk
                                                       core_clk
                                                       inst_core_clk_ibuf
    DCM_X3Y1.CLKIN       net (fanout=1)        0.470   core_clk_ibuf
    DCM_X3Y1.CLK0        Tdcmino              -4.315   CORE_DCM_CLK
                                                       CORE_DCM_CLK
    BUFGMUX1P.I0         net (fanout=1)        1.168   core_clk0
    BUFGMUX1P.O          Tgi0o                 0.043   BUFGMUX_CORE_CLK
                                                       BUFGMUX_CORE_CLK
    T33.ICLK1            net (fanout=11776)    1.143   core_clk_int
    -------------------------------------------------  ---------------------------
    Total                                     -0.887ns (-3.668ns logic, 2.781ns route)

--------------------------------------------------------------------------------
Slack:                  2.291ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               sram2_data<35> (PAD)
  Destination:          nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_71 (FF)
  Destination Clock:    core_clk_int rising at 0.000ns
  Requirement:          4.000ns
  Data Path Delay:      0.831ns (Levels of Logic = 0)
  Clock Path Delay:     -0.878ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: sram2_data<35> to nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_71
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V33.ICLK1            Tiopick               0.831   sram2_data<35>
                                                       sram2_data<35>
                                                       sram2_data_35_IOBUF/IBUF
                                                       nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_71
    -------------------------------------------------  ---------------------------
    Total                                      0.831ns (0.831ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Minimum Clock Path: core_clk to nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_71
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    D17.I                Tiopi                 0.604   core_clk
                                                       core_clk
                                                       inst_core_clk_ibuf
    DCM_X3Y1.CLKIN       net (fanout=1)        0.470   core_clk_ibuf
    DCM_X3Y1.CLK0        Tdcmino              -4.315   CORE_DCM_CLK
                                                       CORE_DCM_CLK
    BUFGMUX1P.I0         net (fanout=1)        1.168   core_clk0
    BUFGMUX1P.O          Tgi0o                 0.043   BUFGMUX_CORE_CLK
                                                       BUFGMUX_CORE_CLK
    V33.ICLK1            net (fanout=11776)    1.152   core_clk_int
    -------------------------------------------------  ---------------------------
    Total                                     -0.878ns (-3.668ns logic, 2.790ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "SRAM2_DATA" OFFSET = OUT 4 ns AFTER COMP 
"core_clk";

 72 paths analyzed, 36 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   2.283ns.
--------------------------------------------------------------------------------
Slack:                  1.717ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_43 (FF)
  Destination:          sram2_data<7> (PAD)
  Source Clock:         core_clk_int rising at 0.000ns
  Requirement:          4.000ns
  Data Path Delay:      2.287ns (Levels of Logic = 0)
  Clock Path Delay:     -0.004ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: core_clk to nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    D17.I                Tiopi                 0.770   core_clk
                                                       core_clk
                                                       inst_core_clk_ibuf
    DCM_X3Y1.CLKIN       net (fanout=1)        0.588   core_clk_ibuf
    DCM_X3Y1.CLK0        Tdcmino              -4.419   CORE_DCM_CLK
                                                       CORE_DCM_CLK
    BUFGMUX1P.I0         net (fanout=1)        1.459   core_clk0
    BUFGMUX1P.O          Tgi0o                 0.050   BUFGMUX_CORE_CLK
                                                       BUFGMUX_CORE_CLK
    G32.OTCLK1           net (fanout=11776)    1.548   core_clk_int
    -------------------------------------------------  ---------------------------
    Total                                     -0.004ns (-3.599ns logic, 3.595ns route)

  Maximum Data Path: nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_43 to sram2_data<7>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G32.PAD              Tiockp                2.287   sram2_data<7>
                                                       nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_43
                                                       sram2_data_7_IOBUF/OBUFT
                                                       sram2_data<7>
    -------------------------------------------------  ---------------------------
    Total                                      2.287ns (2.287ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Slack:                  1.726ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_44 (FF)
  Destination:          sram2_data<8> (PAD)
  Source Clock:         core_clk_int rising at 0.000ns
  Requirement:          4.000ns
  Data Path Delay:      2.278ns (Levels of Logic = 0)
  Clock Path Delay:     -0.004ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: core_clk to nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_44
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    D17.I                Tiopi                 0.770   core_clk
                                                       core_clk
                                                       inst_core_clk_ibuf
    DCM_X3Y1.CLKIN       net (fanout=1)        0.588   core_clk_ibuf
    DCM_X3Y1.CLK0        Tdcmino              -4.419   CORE_DCM_CLK
                                                       CORE_DCM_CLK
    BUFGMUX1P.I0         net (fanout=1)        1.459   core_clk0
    BUFGMUX1P.O          Tgi0o                 0.050   BUFGMUX_CORE_CLK
                                                       BUFGMUX_CORE_CLK
    G31.OTCLK1           net (fanout=11776)    1.548   core_clk_int
    -------------------------------------------------  ---------------------------
    Total                                     -0.004ns (-3.599ns logic, 3.595ns route)

  Maximum Data Path: nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_44 to sram2_data<8>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G31.PAD              Tiockp                2.278   sram2_data<8>
                                                       nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_44
                                                       sram2_data_8_IOBUF/OBUFT
                                                       sram2_data<8>
    -------------------------------------------------  ---------------------------
    Total                                      2.278ns (2.278ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Slack:                  1.757ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_41 (FF)
  Destination:          sram2_data<5> (PAD)
  Source Clock:         core_clk_int rising at 0.000ns
  Requirement:          4.000ns
  Data Path Delay:      2.306ns (Levels of Logic = 0)
  Clock Path Delay:     -0.063ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: core_clk to nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    D17.I                Tiopi                 0.770   core_clk
                                                       core_clk
                                                       inst_core_clk_ibuf
    DCM_X3Y1.CLKIN       net (fanout=1)        0.588   core_clk_ibuf
    DCM_X3Y1.CLK0        Tdcmino              -4.419   CORE_DCM_CLK
                                                       CORE_DCM_CLK
    BUFGMUX1P.I0         net (fanout=1)        1.459   core_clk0
    BUFGMUX1P.O          Tgi0o                 0.050   BUFGMUX_CORE_CLK
                                                       BUFGMUX_CORE_CLK
    G34.OTCLK1           net (fanout=11776)    1.489   core_clk_int
    -------------------------------------------------  ---------------------------
    Total                                     -0.063ns (-3.599ns logic, 3.536ns route)

  Maximum Data Path: nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_41 to sram2_data<5>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G34.PAD              Tiockp                2.306   sram2_data<5>
                                                       nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_41
                                                       sram2_data_5_IOBUF/OBUFT
                                                       sram2_data<5>
    -------------------------------------------------  ---------------------------
    Total                                      2.306ns (2.306ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------


1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock core_clk
--------------+------------+------------+------------------+--------+
              |  Setup to  |  Hold to   |                  | Clock  |
Source        | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
--------------+------------+------------+------------------+--------+
sram1_data<0> |    1.724(R)|   -0.828(R)|core_clk_int      |   0.000|
sram1_data<1> |    1.716(R)|   -0.819(R)|core_clk_int      |   0.000|
sram1_data<2> |    1.712(R)|   -0.817(R)|core_clk_int      |   0.000|
sram1_data<3> |    1.707(R)|   -0.812(R)|core_clk_int      |   0.000|
sram1_data<4> |    1.708(R)|   -0.811(R)|core_clk_int      |   0.000|
sram1_data<5> |    1.704(R)|   -0.807(R)|core_clk_int      |   0.000|
sram1_data<6> |    1.699(R)|   -0.802(R)|core_clk_int      |   0.000|
sram1_data<7> |    1.694(R)|   -0.798(R)|core_clk_int      |   0.000|
sram1_data<8> |    1.689(R)|   -0.793(R)|core_clk_int      |   0.000|
sram1_data<9> |    1.693(R)|   -0.797(R)|core_clk_int      |   0.000|
sram1_data<10>|    1.709(R)|   -0.814(R)|core_clk_int      |   0.000|
sram1_data<11>|    1.715(R)|   -0.820(R)|core_clk_int      |   0.000|
sram1_data<12>|    1.725(R)|   -0.831(R)|core_clk_int      |   0.000|
sram1_data<13>|    1.726(R)|   -0.830(R)|core_clk_int      |   0.000|
sram1_data<14>|    1.702(R)|   -0.805(R)|core_clk_int      |   0.000|
sram1_data<15>|    1.707(R)|   -0.810(R)|core_clk_int      |   0.000|
sram1_data<16>|    1.731(R)|   -0.837(R)|core_clk_int      |   0.000|
sram1_data<17>|    1.729(R)|   -0.833(R)|core_clk_int      |   0.000|
sram1_data<18>|    1.603(R)|   -0.686(R)|core_clk_int      |   0.000|
sram1_data<19>|    1.567(R)|   -0.644(R)|core_clk_int      |   0.000|
sram1_data<20>|    1.570(R)|   -0.647(R)|core_clk_int      |   0.000|
sram1_data<21>|    1.604(R)|   -0.686(R)|core_clk_int      |   0.000|
sram1_data<22>|    1.606(R)|   -0.688(R)|core_clk_int      |   0.000|
sram1_data<23>|    1.617(R)|   -0.700(R)|core_clk_int      |   0.000|
sram1_data<24>|    1.621(R)|   -0.704(R)|core_clk_int      |   0.000|
sram1_data<25>|    1.626(R)|   -0.711(R)|core_clk_int      |   0.000|
sram1_data<26>|    1.630(R)|   -0.715(R)|core_clk_int      |   0.000|
sram1_data<27>|    1.567(R)|   -0.645(R)|core_clk_int      |   0.000|
sram1_data<28>|    1.577(R)|   -0.655(R)|core_clk_int      |   0.000|
sram1_data<29>|    1.563(R)|   -0.641(R)|core_clk_int      |   0.000|
sram1_data<30>|    1.564(R)|   -0.638(R)|core_clk_int      |   0.000|
sram1_data<31>|    1.569(R)|   -0.643(R)|core_clk_int      |   0.000|
sram1_data<32>|    1.577(R)|   -0.654(R)|core_clk_int      |   0.000|
sram1_data<33>|    1.579(R)|   -0.656(R)|core_clk_int      |   0.000|
sram1_data<34>|    1.569(R)|   -0.643(R)|core_clk_int      |   0.000|
sram1_data<35>|    1.574(R)|   -0.648(R)|core_clk_int      |   0.000|
sram2_data<0> |    1.620(R)|   -0.704(R)|core_clk_int      |   0.000|
sram2_data<1> |    1.600(R)|   -0.683(R)|core_clk_int      |   0.000|
sram2_data<2> |    1.591(R)|   -0.674(R)|core_clk_int      |   0.000|
sram2_data<3> |    1.613(R)|   -0.696(R)|core_clk_int      |   0.000|
sram2_data<4> |    1.616(R)|   -0.699(R)|core_clk_int      |   0.000|
sram2_data<5> |    1.630(R)|   -0.712(R)|core_clk_int      |   0.000|
sram2_data<6> |    1.623(R)|   -0.705(R)|core_clk_int      |   0.000|
sram2_data<7> |    1.560(R)|   -0.634(R)|core_clk_int      |   0.000|
sram2_data<8> |    1.551(R)|   -0.625(R)|core_clk_int      |   0.000|
sram2_data<9> |    1.628(R)|   -0.714(R)|core_clk_int      |   0.000|
sram2_data<10>|    1.597(R)|   -0.682(R)|core_clk_int      |   0.000|
sram2_data<11>|    1.605(R)|   -0.690(R)|core_clk_int      |   0.000|
sram2_data<12>|    1.616(R)|   -0.700(R)|core_clk_int      |   0.000|
sram2_data<13>|    1.614(R)|   -0.697(R)|core_clk_int      |   0.000|
sram2_data<14>|    1.585(R)|   -0.669(R)|core_clk_int      |   0.000|
sram2_data<15>|    1.589(R)|   -0.673(R)|core_clk_int      |   0.000|
sram2_data<16>|    1.592(R)|   -0.674(R)|core_clk_int      |   0.000|
sram2_data<17>|    1.598(R)|   -0.680(R)|core_clk_int      |   0.000|
sram2_data<18>|    1.678(R)|   -0.781(R)|core_clk_int      |   0.000|
sram2_data<19>|    1.674(R)|   -0.777(R)|core_clk_int      |   0.000|
sram2_data<20>|    1.720(R)|   -0.824(R)|core_clk_int      |   0.000|
sram2_data<21>|    1.705(R)|   -0.808(R)|core_clk_int      |   0.000|
sram2_data<22>|    1.696(R)|   -0.799(R)|core_clk_int      |   0.000|
sram2_data<23>|    1.693(R)|   -0.797(R)|core_clk_int      |   0.000|
sram2_data<24>|    1.684(R)|   -0.788(R)|core_clk_int      |   0.000|
sram2_data<25>|    1.684(R)|   -0.788(R)|core_clk_int      |   0.000|
sram2_data<26>|    1.734(R)|   -0.840(R)|core_clk_int      |   0.000|
sram2_data<27>|    1.688(R)|   -0.791(R)|core_clk_int      |   0.000|
sram2_data<28>|    1.691(R)|   -0.793(R)|core_clk_int      |   0.000|
sram2_data<29>|    1.700(R)|   -0.802(R)|core_clk_int      |   0.000|
sram2_data<30>|    1.705(R)|   -0.808(R)|core_clk_int      |   0.000|
sram2_data<31>|    1.679(R)|   -0.782(R)|core_clk_int      |   0.000|
sram2_data<32>|    1.684(R)|   -0.787(R)|core_clk_int      |   0.000|
sram2_data<33>|    1.692(R)|   -0.794(R)|core_clk_int      |   0.000|
sram2_data<34>|    1.697(R)|   -0.799(R)|core_clk_int      |   0.000|
sram2_data<35>|    1.709(R)|   -0.812(R)|core_clk_int      |   0.000|
--------------+------------+------------+------------------+--------+

Setup/Hold to clock cpci_clk
---------------------+------------+------------+------------------+--------+
                     |  Setup to  |  Hold to   |                  | Clock  |
Source               | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
---------------------+------------+------------+------------------+--------+
cpci_addr<0>         |    2.854(R)|   -1.253(R)|cpci_clk_int      |   0.000|
cpci_addr<1>         |    2.861(R)|   -1.260(R)|cpci_clk_int      |   0.000|
cpci_addr<2>         |    2.863(R)|   -1.262(R)|cpci_clk_int      |   0.000|
cpci_addr<3>         |    2.796(R)|   -1.183(R)|cpci_clk_int      |   0.000|
cpci_addr<4>         |    2.853(R)|   -1.253(R)|cpci_clk_int      |   0.000|
cpci_addr<5>         |    2.854(R)|   -1.254(R)|cpci_clk_int      |   0.000|
cpci_addr<6>         |    2.864(R)|   -1.264(R)|cpci_clk_int      |   0.000|
cpci_addr<7>         |    2.865(R)|   -1.265(R)|cpci_clk_int      |   0.000|
cpci_addr<8>         |    2.795(R)|   -1.180(R)|cpci_clk_int      |   0.000|
cpci_addr<9>         |    2.784(R)|   -1.169(R)|cpci_clk_int      |   0.000|
cpci_addr<10>        |    2.788(R)|   -1.173(R)|cpci_clk_int      |   0.000|
cpci_addr<11>        |    2.705(R)|   -1.083(R)|cpci_clk_int      |   0.000|
cpci_addr<12>        |    2.712(R)|   -1.090(R)|cpci_clk_int      |   0.000|
cpci_addr<13>        |    2.752(R)|   -1.133(R)|cpci_clk_int      |   0.000|
cpci_addr<14>        |    2.754(R)|   -1.135(R)|cpci_clk_int      |   0.000|
cpci_addr<15>        |    2.801(R)|   -1.186(R)|cpci_clk_int      |   0.000|
cpci_addr<16>        |    2.778(R)|   -1.159(R)|cpci_clk_int      |   0.000|
cpci_addr<17>        |    2.672(R)|   -1.044(R)|cpci_clk_int      |   0.000|
cpci_addr<18>        |    2.677(R)|   -1.049(R)|cpci_clk_int      |   0.000|
cpci_addr<19>        |    2.726(R)|   -1.103(R)|cpci_clk_int      |   0.000|
cpci_addr<20>        |    2.718(R)|   -1.095(R)|cpci_clk_int      |   0.000|
cpci_addr<21>        |    2.757(R)|   -1.136(R)|cpci_clk_int      |   0.000|
cpci_addr<22>        |    2.805(R)|   -1.189(R)|cpci_clk_int      |   0.000|
cpci_addr<23>        |    2.766(R)|   -1.145(R)|cpci_clk_int      |   0.000|
cpci_addr<24>        |    2.777(R)|   -1.167(R)|cpci_clk_int      |   0.000|
cpci_addr<25>        |    2.706(R)|   -1.076(R)|cpci_clk_int      |   0.000|
cpci_addr<26>        |    2.799(R)|   -1.189(R)|cpci_clk_int      |   0.000|
cpci_data<0>         |    2.661(R)|   -1.027(R)|cpci_clk_int      |   0.000|
cpci_data<1>         |    2.660(R)|   -1.026(R)|cpci_clk_int      |   0.000|
cpci_data<2>         |    2.633(R)|   -0.998(R)|cpci_clk_int      |   0.000|
cpci_data<3>         |    2.641(R)|   -1.006(R)|cpci_clk_int      |   0.000|
cpci_data<4>         |    2.670(R)|   -1.037(R)|cpci_clk_int      |   0.000|
cpci_data<5>         |    2.667(R)|   -1.034(R)|cpci_clk_int      |   0.000|
cpci_data<6>         |    2.727(R)|   -1.099(R)|cpci_clk_int      |   0.000|
cpci_data<7>         |    2.729(R)|   -1.101(R)|cpci_clk_int      |   0.000|
cpci_data<8>         |    2.666(R)|   -1.032(R)|cpci_clk_int      |   0.000|
cpci_data<9>         |    2.664(R)|   -1.030(R)|cpci_clk_int      |   0.000|
cpci_data<10>        |    2.733(R)|   -1.110(R)|cpci_clk_int      |   0.000|
cpci_data<11>        |    2.736(R)|   -1.113(R)|cpci_clk_int      |   0.000|
cpci_data<12>        |    2.769(R)|   -1.149(R)|cpci_clk_int      |   0.000|
cpci_data<13>        |    2.767(R)|   -1.147(R)|cpci_clk_int      |   0.000|
cpci_data<14>        |    2.766(R)|   -1.146(R)|cpci_clk_int      |   0.000|
cpci_data<15>        |    2.674(R)|   -1.046(R)|cpci_clk_int      |   0.000|
cpci_data<16>        |    2.678(R)|   -1.050(R)|cpci_clk_int      |   0.000|
cpci_data<17>        |    2.728(R)|   -1.105(R)|cpci_clk_int      |   0.000|
cpci_data<18>        |    2.720(R)|   -1.097(R)|cpci_clk_int      |   0.000|
cpci_data<19>        |    2.757(R)|   -1.137(R)|cpci_clk_int      |   0.000|
cpci_data<20>        |    2.805(R)|   -1.189(R)|cpci_clk_int      |   0.000|
cpci_data<21>        |    2.706(R)|   -1.084(R)|cpci_clk_int      |   0.000|
cpci_data<22>        |    2.713(R)|   -1.091(R)|cpci_clk_int      |   0.000|
cpci_data<23>        |    2.752(R)|   -1.134(R)|cpci_clk_int      |   0.000|
cpci_data<24>        |    2.754(R)|   -1.136(R)|cpci_clk_int      |   0.000|
cpci_data<25>        |    2.799(R)|   -1.184(R)|cpci_clk_int      |   0.000|
cpci_data<26>        |    2.778(R)|   -1.160(R)|cpci_clk_int      |   0.000|
cpci_data<27>        |    2.795(R)|   -1.180(R)|cpci_clk_int      |   0.000|
cpci_data<28>        |    2.784(R)|   -1.169(R)|cpci_clk_int      |   0.000|
cpci_data<29>        |    2.787(R)|   -1.172(R)|cpci_clk_int      |   0.000|
cpci_data<30>        |    2.795(R)|   -1.182(R)|cpci_clk_int      |   0.000|
cpci_data<31>        |    2.853(R)|   -1.252(R)|cpci_clk_int      |   0.000|
cpci_rd_wr_L         |    2.684(R)|   -1.051(R)|cpci_clk_int      |   0.000|
cpci_req             |    2.664(R)|   -1.029(R)|cpci_clk_int      |   0.000|
dma_data<0>          |    2.767(R)|   -1.146(R)|cpci_clk_int      |   0.000|
dma_data<1>          |    2.665(R)|   -1.030(R)|cpci_clk_int      |   0.000|
dma_data<2>          |    2.663(R)|   -1.028(R)|cpci_clk_int      |   0.000|
dma_data<3>          |    2.730(R)|   -1.107(R)|cpci_clk_int      |   0.000|
dma_data<4>          |    2.733(R)|   -1.110(R)|cpci_clk_int      |   0.000|
dma_data<5>          |    2.639(R)|   -1.004(R)|cpci_clk_int      |   0.000|
dma_data<6>          |    2.669(R)|   -1.035(R)|cpci_clk_int      |   0.000|
dma_data<7>          |    2.666(R)|   -1.032(R)|cpci_clk_int      |   0.000|
dma_data<8>          |    2.724(R)|   -1.096(R)|cpci_clk_int      |   0.000|
dma_data<9>          |    2.727(R)|   -1.099(R)|cpci_clk_int      |   0.000|
dma_data<10>         |    2.659(R)|   -1.024(R)|cpci_clk_int      |   0.000|
dma_data<11>         |    2.660(R)|   -1.025(R)|cpci_clk_int      |   0.000|
dma_data<12>         |    2.658(R)|   -1.023(R)|cpci_clk_int      |   0.000|
dma_data<13>         |    2.662(R)|   -1.027(R)|cpci_clk_int      |   0.000|
dma_data<14>         |    2.684(R)|   -1.050(R)|cpci_clk_int      |   0.000|
dma_data<15>         |    2.687(R)|   -1.053(R)|cpci_clk_int      |   0.000|
dma_data<16>         |    2.688(R)|   -1.053(R)|cpci_clk_int      |   0.000|
dma_data<17>         |    2.698(R)|   -1.063(R)|cpci_clk_int      |   0.000|
dma_data<18>         |    2.674(R)|   -1.039(R)|cpci_clk_int      |   0.000|
dma_data<19>         |    2.683(R)|   -1.048(R)|cpci_clk_int      |   0.000|
dma_data<20>         |    2.690(R)|   -1.055(R)|cpci_clk_int      |   0.000|
dma_data<21>         |    2.699(R)|   -1.064(R)|cpci_clk_int      |   0.000|
dma_data<22>         |    2.679(R)|   -1.045(R)|cpci_clk_int      |   0.000|
dma_data<23>         |    2.672(R)|   -1.038(R)|cpci_clk_int      |   0.000|
dma_data<24>         |    2.664(R)|   -1.026(R)|cpci_clk_int      |   0.000|
dma_data<25>         |    2.671(R)|   -1.033(R)|cpci_clk_int      |   0.000|
dma_data<26>         |    2.641(R)|   -1.003(R)|cpci_clk_int      |   0.000|
dma_data<27>         |    2.648(R)|   -1.010(R)|cpci_clk_int      |   0.000|
dma_data<28>         |    2.644(R)|   -1.005(R)|cpci_clk_int      |   0.000|
dma_data<29>         |    2.653(R)|   -1.014(R)|cpci_clk_int      |   0.000|
dma_data<30>         |    2.715(R)|   -1.085(R)|cpci_clk_int      |   0.000|
dma_data<31>         |    2.722(R)|   -1.092(R)|cpci_clk_int      |   0.000|
dma_op_code_req<0>   |    2.720(R)|   -1.094(R)|cpci_clk_int      |   0.000|
dma_op_code_req<1>   |    2.705(R)|   -1.076(R)|cpci_clk_int      |   0.000|
dma_op_queue_id<0>   |    2.673(R)|   -1.043(R)|cpci_clk_int      |   0.000|
dma_op_queue_id<1>   |    2.728(R)|   -1.102(R)|cpci_clk_int      |   0.000|
dma_op_queue_id<2>   |    2.678(R)|   -1.048(R)|cpci_clk_int      |   0.000|
dma_op_queue_id<3>   |    2.692(R)|   -1.063(R)|cpci_clk_int      |   0.000|
dma_q_nearly_full_c2n|    2.676(R)|   -1.046(R)|cpci_clk_int      |   0.000|
dma_vld_c2n          |    2.699(R)|   -1.065(R)|cpci_clk_int      |   0.000|
sram1_data<0>        |   -0.962(R)|    1.555(R)|core_clk_int      |   0.000|
sram1_data<1>        |   -0.970(R)|    1.564(R)|core_clk_int      |   0.000|
sram1_data<2>        |   -0.974(R)|    1.566(R)|core_clk_int      |   0.000|
sram1_data<3>        |   -0.979(R)|    1.571(R)|core_clk_int      |   0.000|
sram1_data<4>        |   -0.978(R)|    1.572(R)|core_clk_int      |   0.000|
sram1_data<5>        |   -0.982(R)|    1.576(R)|core_clk_int      |   0.000|
sram1_data<6>        |   -0.987(R)|    1.581(R)|core_clk_int      |   0.000|
sram1_data<7>        |   -0.992(R)|    1.585(R)|core_clk_int      |   0.000|
sram1_data<8>        |   -0.997(R)|    1.590(R)|core_clk_int      |   0.000|
sram1_data<9>        |   -0.993(R)|    1.586(R)|core_clk_int      |   0.000|
sram1_data<10>       |   -0.977(R)|    1.569(R)|core_clk_int      |   0.000|
sram1_data<11>       |   -0.971(R)|    1.563(R)|core_clk_int      |   0.000|
sram1_data<12>       |   -0.961(R)|    1.552(R)|core_clk_int      |   0.000|
sram1_data<13>       |   -0.960(R)|    1.553(R)|core_clk_int      |   0.000|
sram1_data<14>       |   -0.984(R)|    1.578(R)|core_clk_int      |   0.000|
sram1_data<15>       |   -0.979(R)|    1.573(R)|core_clk_int      |   0.000|
sram1_data<16>       |   -0.955(R)|    1.546(R)|core_clk_int      |   0.000|
sram1_data<17>       |   -0.957(R)|    1.550(R)|core_clk_int      |   0.000|
sram1_data<18>       |   -1.083(R)|    1.697(R)|core_clk_int      |   0.000|
sram1_data<19>       |   -1.119(R)|    1.739(R)|core_clk_int      |   0.000|
sram1_data<20>       |   -1.116(R)|    1.736(R)|core_clk_int      |   0.000|
sram1_data<21>       |   -1.082(R)|    1.697(R)|core_clk_int      |   0.000|
sram1_data<22>       |   -1.080(R)|    1.695(R)|core_clk_int      |   0.000|
sram1_data<23>       |   -1.069(R)|    1.683(R)|core_clk_int      |   0.000|
sram1_data<24>       |   -1.065(R)|    1.679(R)|core_clk_int      |   0.000|
sram1_data<25>       |   -1.060(R)|    1.672(R)|core_clk_int      |   0.000|
sram1_data<26>       |   -1.056(R)|    1.668(R)|core_clk_int      |   0.000|
sram1_data<27>       |   -1.119(R)|    1.738(R)|core_clk_int      |   0.000|
sram1_data<28>       |   -1.109(R)|    1.728(R)|core_clk_int      |   0.000|
sram1_data<29>       |   -1.123(R)|    1.742(R)|core_clk_int      |   0.000|
sram1_data<30>       |   -1.122(R)|    1.745(R)|core_clk_int      |   0.000|
sram1_data<31>       |   -1.117(R)|    1.740(R)|core_clk_int      |   0.000|
sram1_data<32>       |   -1.109(R)|    1.729(R)|core_clk_int      |   0.000|
sram1_data<33>       |   -1.107(R)|    1.727(R)|core_clk_int      |   0.000|
sram1_data<34>       |   -1.117(R)|    1.740(R)|core_clk_int      |   0.000|
sram1_data<35>       |   -1.112(R)|    1.735(R)|core_clk_int      |   0.000|
sram2_data<0>        |   -1.066(R)|    1.679(R)|core_clk_int      |   0.000|
sram2_data<1>        |   -1.086(R)|    1.700(R)|core_clk_int      |   0.000|
sram2_data<2>        |   -1.095(R)|    1.709(R)|core_clk_int      |   0.000|
sram2_data<3>        |   -1.073(R)|    1.687(R)|core_clk_int      |   0.000|
sram2_data<4>        |   -1.070(R)|    1.684(R)|core_clk_int      |   0.000|
sram2_data<5>        |   -1.056(R)|    1.671(R)|core_clk_int      |   0.000|
sram2_data<6>        |   -1.063(R)|    1.678(R)|core_clk_int      |   0.000|
sram2_data<7>        |   -1.126(R)|    1.749(R)|core_clk_int      |   0.000|
sram2_data<8>        |   -1.135(R)|    1.758(R)|core_clk_int      |   0.000|
sram2_data<9>        |   -1.058(R)|    1.669(R)|core_clk_int      |   0.000|
sram2_data<10>       |   -1.089(R)|    1.701(R)|core_clk_int      |   0.000|
sram2_data<11>       |   -1.081(R)|    1.693(R)|core_clk_int      |   0.000|
sram2_data<12>       |   -1.070(R)|    1.683(R)|core_clk_int      |   0.000|
sram2_data<13>       |   -1.072(R)|    1.686(R)|core_clk_int      |   0.000|
sram2_data<14>       |   -1.101(R)|    1.714(R)|core_clk_int      |   0.000|
sram2_data<15>       |   -1.097(R)|    1.710(R)|core_clk_int      |   0.000|
sram2_data<16>       |   -1.094(R)|    1.709(R)|core_clk_int      |   0.000|
sram2_data<17>       |   -1.088(R)|    1.703(R)|core_clk_int      |   0.000|
sram2_data<18>       |   -1.008(R)|    1.602(R)|core_clk_int      |   0.000|
sram2_data<19>       |   -1.012(R)|    1.606(R)|core_clk_int      |   0.000|
sram2_data<20>       |   -0.966(R)|    1.559(R)|core_clk_int      |   0.000|
sram2_data<21>       |   -0.981(R)|    1.575(R)|core_clk_int      |   0.000|
sram2_data<22>       |   -0.990(R)|    1.584(R)|core_clk_int      |   0.000|
sram2_data<23>       |   -0.993(R)|    1.586(R)|core_clk_int      |   0.000|
sram2_data<24>       |   -1.002(R)|    1.595(R)|core_clk_int      |   0.000|
sram2_data<25>       |   -1.002(R)|    1.595(R)|core_clk_int      |   0.000|
sram2_data<26>       |   -0.952(R)|    1.543(R)|core_clk_int      |   0.000|
sram2_data<27>       |   -0.998(R)|    1.592(R)|core_clk_int      |   0.000|
sram2_data<28>       |   -0.995(R)|    1.590(R)|core_clk_int      |   0.000|
sram2_data<29>       |   -0.986(R)|    1.581(R)|core_clk_int      |   0.000|
sram2_data<30>       |   -0.981(R)|    1.575(R)|core_clk_int      |   0.000|
sram2_data<31>       |   -1.007(R)|    1.601(R)|core_clk_int      |   0.000|
sram2_data<32>       |   -1.002(R)|    1.596(R)|core_clk_int      |   0.000|
sram2_data<33>       |   -0.994(R)|    1.589(R)|core_clk_int      |   0.000|
sram2_data<34>       |   -0.989(R)|    1.584(R)|core_clk_int      |   0.000|
sram2_data<35>       |   -0.977(R)|    1.571(R)|core_clk_int      |   0.000|
---------------------+------------+------------+------------------+--------+

Clock core_clk to Pad
--------------+------------+------------------+--------+
              | clk (edge) |                  | Clock  |
Destination   |   to PAD   |Internal Clock(s) | Phase  |
--------------+------------+------------------+--------+
sram1_addr<0> |    2.193(R)|core_clk_int      |   0.000|
sram1_addr<1> |    2.194(R)|core_clk_int      |   0.000|
sram1_addr<2> |    2.190(R)|core_clk_int      |   0.000|
sram1_addr<3> |    2.195(R)|core_clk_int      |   0.000|
sram1_addr<4> |    2.218(R)|core_clk_int      |   0.000|
sram1_addr<5> |    2.254(R)|core_clk_int      |   0.000|
sram1_addr<6> |    2.260(R)|core_clk_int      |   0.000|
sram1_addr<7> |    2.209(R)|core_clk_int      |   0.000|
sram1_addr<8> |    2.191(R)|core_clk_int      |   0.000|
sram1_addr<9> |    2.079(R)|core_clk_int      |   0.000|
sram1_addr<10>|    2.074(R)|core_clk_int      |   0.000|
sram1_addr<11>|    2.053(R)|core_clk_int      |   0.000|
sram1_addr<12>|    2.069(R)|core_clk_int      |   0.000|
sram1_addr<13>|    2.080(R)|core_clk_int      |   0.000|
sram1_addr<14>|    2.188(R)|core_clk_int      |   0.000|
sram1_addr<15>|    2.190(R)|core_clk_int      |   0.000|
sram1_addr<16>|    2.200(R)|core_clk_int      |   0.000|
sram1_addr<17>|    2.205(R)|core_clk_int      |   0.000|
sram1_addr<18>|    2.085(R)|core_clk_int      |   0.000|
sram1_bw<0>   |    3.847(R)|core_clk_int      |   0.000|
sram1_bw<1>   |    3.601(R)|core_clk_int      |   0.000|
sram1_bw<2>   |    3.389(R)|core_clk_int      |   0.000|
sram1_bw<3>   |    3.779(R)|core_clk_int      |   0.000|
sram1_data<0> |    2.077(R)|core_clk_int      |   0.000|
sram1_data<1> |    2.078(R)|core_clk_int      |   0.000|
sram1_data<2> |    2.052(R)|core_clk_int      |   0.000|
sram1_data<3> |    2.047(R)|core_clk_int      |   0.000|
sram1_data<4> |    2.070(R)|core_clk_int      |   0.000|
sram1_data<5> |    2.062(R)|core_clk_int      |   0.000|
sram1_data<6> |    2.057(R)|core_clk_int      |   0.000|
sram1_data<7> |    2.041(R)|core_clk_int      |   0.000|
sram1_data<8> |    2.036(R)|core_clk_int      |   0.000|
sram1_data<9> |    2.046(R)|core_clk_int      |   0.000|
sram1_data<10>|    2.049(R)|core_clk_int      |   0.000|
sram1_data<11>|    2.055(R)|core_clk_int      |   0.000|
sram1_data<12>|    2.056(R)|core_clk_int      |   0.000|
sram1_data<13>|    2.079(R)|core_clk_int      |   0.000|
sram1_data<14>|    2.060(R)|core_clk_int      |   0.000|
sram1_data<15>|    2.065(R)|core_clk_int      |   0.000|
sram1_data<16>|    2.062(R)|core_clk_int      |   0.000|
sram1_data<17>|    2.076(R)|core_clk_int      |   0.000|
sram1_data<18>|    2.215(R)|core_clk_int      |   0.000|
sram1_data<19>|    2.239(R)|core_clk_int      |   0.000|
sram1_data<20>|    2.242(R)|core_clk_int      |   0.000|
sram1_data<21>|    2.217(R)|core_clk_int      |   0.000|
sram1_data<22>|    2.219(R)|core_clk_int      |   0.000|
sram1_data<23>|    2.221(R)|core_clk_int      |   0.000|
sram1_data<24>|    2.225(R)|core_clk_int      |   0.000|
sram1_data<25>|    2.212(R)|core_clk_int      |   0.000|
sram1_data<26>|    2.216(R)|core_clk_int      |   0.000|
sram1_data<27>|    2.246(R)|core_clk_int      |   0.000|
sram1_data<28>|    2.256(R)|core_clk_int      |   0.000|
sram1_data<29>|    2.242(R)|core_clk_int      |   0.000|
sram1_data<30>|    2.291(R)|core_clk_int      |   0.000|
sram1_data<31>|    2.296(R)|core_clk_int      |   0.000|
sram1_data<32>|    2.253(R)|core_clk_int      |   0.000|
sram1_data<33>|    2.255(R)|core_clk_int      |   0.000|
sram1_data<34>|    2.294(R)|core_clk_int      |   0.000|
sram1_data<35>|    2.299(R)|core_clk_int      |   0.000|
sram1_we      |    3.774(R)|core_clk_int      |   0.000|
sram2_addr<0> |    2.846(R)|core_clk_int      |   0.000|
sram2_addr<1> |    3.079(R)|core_clk_int      |   0.000|
sram2_addr<2> |    3.223(R)|core_clk_int      |   0.000|
sram2_addr<3> |    2.810(R)|core_clk_int      |   0.000|
sram2_addr<4> |    2.973(R)|core_clk_int      |   0.000|
sram2_addr<5> |    2.827(R)|core_clk_int      |   0.000|
sram2_addr<6> |    3.223(R)|core_clk_int      |   0.000|
sram2_addr<7> |    3.233(R)|core_clk_int      |   0.000|
sram2_addr<8> |    3.012(R)|core_clk_int      |   0.000|
sram2_addr<9> |    3.224(R)|core_clk_int      |   0.000|
sram2_addr<10>|    2.968(R)|core_clk_int      |   0.000|
sram2_addr<11>|    3.010(R)|core_clk_int      |   0.000|
sram2_addr<12>|    3.376(R)|core_clk_int      |   0.000|
sram2_addr<13>|    2.972(R)|core_clk_int      |   0.000|
sram2_addr<14>|    2.993(R)|core_clk_int      |   0.000|
sram2_addr<15>|    3.243(R)|core_clk_int      |   0.000|
sram2_addr<16>|    2.837(R)|core_clk_int      |   0.000|
sram2_addr<17>|    2.997(R)|core_clk_int      |   0.000|
sram2_addr<18>|    3.085(R)|core_clk_int      |   0.000|
sram2_bw<0>   |    3.892(R)|core_clk_int      |   0.000|
sram2_bw<1>   |    3.859(R)|core_clk_int      |   0.000|
sram2_bw<2>   |    3.659(R)|core_clk_int      |   0.000|
sram2_bw<3>   |    3.753(R)|core_clk_int      |   0.000|
sram2_data<0> |    2.213(R)|core_clk_int      |   0.000|
sram2_data<1> |    2.208(R)|core_clk_int      |   0.000|
sram2_data<2> |    2.199(R)|core_clk_int      |   0.000|
sram2_data<3> |    2.217(R)|core_clk_int      |   0.000|
sram2_data<4> |    2.220(R)|core_clk_int      |   0.000|
sram2_data<5> |    2.243(R)|core_clk_int      |   0.000|
sram2_data<6> |    2.236(R)|core_clk_int      |   0.000|
sram2_data<7> |    2.283(R)|core_clk_int      |   0.000|
sram2_data<8> |    2.274(R)|core_clk_int      |   0.000|
sram2_data<9> |    2.205(R)|core_clk_int      |   0.000|
sram2_data<10>|    2.183(R)|core_clk_int      |   0.000|
sram2_data<11>|    2.191(R)|core_clk_int      |   0.000|
sram2_data<12>|    2.209(R)|core_clk_int      |   0.000|
sram2_data<13>|    2.218(R)|core_clk_int      |   0.000|
sram2_data<14>|    2.184(R)|core_clk_int      |   0.000|
sram2_data<15>|    2.188(R)|core_clk_int      |   0.000|
sram2_data<16>|    2.205(R)|core_clk_int      |   0.000|
sram2_data<17>|    2.211(R)|core_clk_int      |   0.000|
sram2_data<18>|    2.040(R)|core_clk_int      |   0.000|
sram2_data<19>|    2.040(R)|core_clk_int      |   0.000|
sram2_data<20>|    2.067(R)|core_clk_int      |   0.000|
sram2_data<21>|    2.063(R)|core_clk_int      |   0.000|
sram2_data<22>|    2.054(R)|core_clk_int      |   0.000|
sram2_data<23>|    2.046(R)|core_clk_int      |   0.000|
sram2_data<24>|    2.037(R)|core_clk_int      |   0.000|
sram2_data<25>|    2.031(R)|core_clk_int      |   0.000|
sram2_data<26>|    2.065(R)|core_clk_int      |   0.000|
sram2_data<27>|    2.050(R)|core_clk_int      |   0.000|
sram2_data<28>|    2.058(R)|core_clk_int      |   0.000|
sram2_data<29>|    2.067(R)|core_clk_int      |   0.000|
sram2_data<30>|    2.071(R)|core_clk_int      |   0.000|
sram2_data<31>|    2.045(R)|core_clk_int      |   0.000|
sram2_data<32>|    2.050(R)|core_clk_int      |   0.000|
sram2_data<33>|    2.059(R)|core_clk_int      |   0.000|
sram2_data<34>|    2.064(R)|core_clk_int      |   0.000|
sram2_data<35>|    2.075(R)|core_clk_int      |   0.000|
sram2_we      |    2.070(R)|core_clk_int      |   0.000|
--------------+------------+------------------+--------+

Clock cpci_clk to Pad
---------------------+------------+------------------+--------+
                     | clk (edge) |                  | Clock  |
Destination          |   to PAD   |Internal Clock(s) | Phase  |
---------------------+------------+------------------+--------+
cpci_data<0>         |    4.629(R)|cpci_clk_int      |   0.000|
cpci_data<1>         |    4.628(R)|cpci_clk_int      |   0.000|
cpci_data<2>         |    4.600(R)|cpci_clk_int      |   0.000|
cpci_data<3>         |    4.608(R)|cpci_clk_int      |   0.000|
cpci_data<4>         |    4.619(R)|cpci_clk_int      |   0.000|
cpci_data<5>         |    4.616(R)|cpci_clk_int      |   0.000|
cpci_data<6>         |    4.609(R)|cpci_clk_int      |   0.000|
cpci_data<7>         |    4.611(R)|cpci_clk_int      |   0.000|
cpci_data<8>         |    4.630(R)|cpci_clk_int      |   0.000|
cpci_data<9>         |    4.628(R)|cpci_clk_int      |   0.000|
cpci_data<10>        |    4.556(R)|cpci_clk_int      |   0.000|
cpci_data<11>        |    4.559(R)|cpci_clk_int      |   0.000|
cpci_data<12>        |    4.567(R)|cpci_clk_int      |   0.000|
cpci_data<13>        |    4.565(R)|cpci_clk_int      |   0.000|
cpci_data<14>        |    4.564(R)|cpci_clk_int      |   0.000|
cpci_data<15>        |    4.556(R)|cpci_clk_int      |   0.000|
cpci_data<16>        |    4.560(R)|cpci_clk_int      |   0.000|
cpci_data<17>        |    4.551(R)|cpci_clk_int      |   0.000|
cpci_data<18>        |    4.543(R)|cpci_clk_int      |   0.000|
cpci_data<19>        |    4.555(R)|cpci_clk_int      |   0.000|
cpci_data<20>        |    4.539(R)|cpci_clk_int      |   0.000|
cpci_data<21>        |    4.516(R)|cpci_clk_int      |   0.000|
cpci_data<22>        |    4.523(R)|cpci_clk_int      |   0.000|
cpci_data<23>        |    4.524(R)|cpci_clk_int      |   0.000|
cpci_data<24>        |    4.526(R)|cpci_clk_int      |   0.000|
cpci_data<25>        |    4.518(R)|cpci_clk_int      |   0.000|
cpci_data<26>        |    4.550(R)|cpci_clk_int      |   0.000|
cpci_data<27>        |    4.514(R)|cpci_clk_int      |   0.000|
cpci_data<28>        |    4.503(R)|cpci_clk_int      |   0.000|
cpci_data<29>        |    4.506(R)|cpci_clk_int      |   0.000|
cpci_data<30>        |    4.498(R)|cpci_clk_int      |   0.000|
cpci_data<31>        |    4.400(R)|cpci_clk_int      |   0.000|
cpci_rd_rdy          |    4.627(R)|cpci_clk_int      |   0.000|
cpci_wr_rdy          |    4.650(R)|cpci_clk_int      |   0.000|
dma_data<0>          |    4.566(R)|cpci_clk_int      |   0.000|
dma_data<1>          |    4.632(R)|cpci_clk_int      |   0.000|
dma_data<2>          |    4.630(R)|cpci_clk_int      |   0.000|
dma_data<3>          |    4.555(R)|cpci_clk_int      |   0.000|
dma_data<4>          |    4.558(R)|cpci_clk_int      |   0.000|
dma_data<5>          |    4.610(R)|cpci_clk_int      |   0.000|
dma_data<6>          |    4.621(R)|cpci_clk_int      |   0.000|
dma_data<7>          |    4.618(R)|cpci_clk_int      |   0.000|
dma_data<8>          |    4.608(R)|cpci_clk_int      |   0.000|
dma_data<9>          |    4.611(R)|cpci_clk_int      |   0.000|
dma_data<10>         |    4.630(R)|cpci_clk_int      |   0.000|
dma_data<11>         |    4.631(R)|cpci_clk_int      |   0.000|
dma_data<12>         |    4.629(R)|cpci_clk_int      |   0.000|
dma_data<13>         |    4.633(R)|cpci_clk_int      |   0.000|
dma_data<14>         |    4.636(R)|cpci_clk_int      |   0.000|
dma_data<15>         |    4.639(R)|cpci_clk_int      |   0.000|
dma_data<16>         |    4.659(R)|cpci_clk_int      |   0.000|
dma_data<17>         |    4.669(R)|cpci_clk_int      |   0.000|
dma_data<18>         |    4.643(R)|cpci_clk_int      |   0.000|
dma_data<19>         |    4.652(R)|cpci_clk_int      |   0.000|
dma_data<20>         |    4.655(R)|cpci_clk_int      |   0.000|
dma_data<21>         |    4.664(R)|cpci_clk_int      |   0.000|
dma_data<22>         |    4.639(R)|cpci_clk_int      |   0.000|
dma_data<23>         |    4.632(R)|cpci_clk_int      |   0.000|
dma_data<24>         |    4.682(R)|cpci_clk_int      |   0.000|
dma_data<25>         |    4.689(R)|cpci_clk_int      |   0.000|
dma_data<26>         |    4.659(R)|cpci_clk_int      |   0.000|
dma_data<27>         |    4.666(R)|cpci_clk_int      |   0.000|
dma_data<28>         |    4.659(R)|cpci_clk_int      |   0.000|
dma_data<29>         |    4.668(R)|cpci_clk_int      |   0.000|
dma_data<30>         |    4.621(R)|cpci_clk_int      |   0.000|
dma_data<31>         |    4.628(R)|cpci_clk_int      |   0.000|
dma_op_code_ack<0>   |    4.605(R)|cpci_clk_int      |   0.000|
dma_op_code_ack<1>   |    4.592(R)|cpci_clk_int      |   0.000|
dma_q_nearly_full_n2c|    4.641(R)|cpci_clk_int      |   0.000|
dma_vld_n2c          |    4.598(R)|cpci_clk_int      |   0.000|
sram1_addr<0>        |    4.576(R)|core_clk_int      |   0.000|
sram1_addr<1>        |    4.577(R)|core_clk_int      |   0.000|
sram1_addr<2>        |    4.573(R)|core_clk_int      |   0.000|
sram1_addr<3>        |    4.578(R)|core_clk_int      |   0.000|
sram1_addr<4>        |    4.601(R)|core_clk_int      |   0.000|
sram1_addr<5>        |    4.637(R)|core_clk_int      |   0.000|
sram1_addr<6>        |    4.643(R)|core_clk_int      |   0.000|
sram1_addr<7>        |    4.592(R)|core_clk_int      |   0.000|
sram1_addr<8>        |    4.574(R)|core_clk_int      |   0.000|
sram1_addr<9>        |    4.462(R)|core_clk_int      |   0.000|
sram1_addr<10>       |    4.457(R)|core_clk_int      |   0.000|
sram1_addr<11>       |    4.436(R)|core_clk_int      |   0.000|
sram1_addr<12>       |    4.452(R)|core_clk_int      |   0.000|
sram1_addr<13>       |    4.463(R)|core_clk_int      |   0.000|
sram1_addr<14>       |    4.571(R)|core_clk_int      |   0.000|
sram1_addr<15>       |    4.573(R)|core_clk_int      |   0.000|
sram1_addr<16>       |    4.583(R)|core_clk_int      |   0.000|
sram1_addr<17>       |    4.588(R)|core_clk_int      |   0.000|
sram1_addr<18>       |    4.468(R)|core_clk_int      |   0.000|
sram1_bw<0>          |    6.230(R)|core_clk_int      |   0.000|
sram1_bw<1>          |    5.984(R)|core_clk_int      |   0.000|
sram1_bw<2>          |    5.772(R)|core_clk_int      |   0.000|
sram1_bw<3>          |    6.162(R)|core_clk_int      |   0.000|
sram1_data<0>        |    4.460(R)|core_clk_int      |   0.000|
sram1_data<1>        |    4.461(R)|core_clk_int      |   0.000|
sram1_data<2>        |    4.435(R)|core_clk_int      |   0.000|
sram1_data<3>        |    4.430(R)|core_clk_int      |   0.000|
sram1_data<4>        |    4.453(R)|core_clk_int      |   0.000|
sram1_data<5>        |    4.445(R)|core_clk_int      |   0.000|
sram1_data<6>        |    4.440(R)|core_clk_int      |   0.000|
sram1_data<7>        |    4.424(R)|core_clk_int      |   0.000|
sram1_data<8>        |    4.419(R)|core_clk_int      |   0.000|
sram1_data<9>        |    4.429(R)|core_clk_int      |   0.000|
sram1_data<10>       |    4.432(R)|core_clk_int      |   0.000|
sram1_data<11>       |    4.438(R)|core_clk_int      |   0.000|
sram1_data<12>       |    4.439(R)|core_clk_int      |   0.000|
sram1_data<13>       |    4.462(R)|core_clk_int      |   0.000|
sram1_data<14>       |    4.443(R)|core_clk_int      |   0.000|
sram1_data<15>       |    4.448(R)|core_clk_int      |   0.000|
sram1_data<16>       |    4.445(R)|core_clk_int      |   0.000|
sram1_data<17>       |    4.459(R)|core_clk_int      |   0.000|
sram1_data<18>       |    4.598(R)|core_clk_int      |   0.000|
sram1_data<19>       |    4.622(R)|core_clk_int      |   0.000|
sram1_data<20>       |    4.625(R)|core_clk_int      |   0.000|
sram1_data<21>       |    4.600(R)|core_clk_int      |   0.000|
sram1_data<22>       |    4.602(R)|core_clk_int      |   0.000|
sram1_data<23>       |    4.604(R)|core_clk_int      |   0.000|
sram1_data<24>       |    4.608(R)|core_clk_int      |   0.000|
sram1_data<25>       |    4.595(R)|core_clk_int      |   0.000|
sram1_data<26>       |    4.599(R)|core_clk_int      |   0.000|
sram1_data<27>       |    4.629(R)|core_clk_int      |   0.000|
sram1_data<28>       |    4.639(R)|core_clk_int      |   0.000|
sram1_data<29>       |    4.625(R)|core_clk_int      |   0.000|
sram1_data<30>       |    4.674(R)|core_clk_int      |   0.000|
sram1_data<31>       |    4.679(R)|core_clk_int      |   0.000|
sram1_data<32>       |    4.636(R)|core_clk_int      |   0.000|
sram1_data<33>       |    4.638(R)|core_clk_int      |   0.000|
sram1_data<34>       |    4.677(R)|core_clk_int      |   0.000|
sram1_data<35>       |    4.682(R)|core_clk_int      |   0.000|
sram1_we             |    6.157(R)|core_clk_int      |   0.000|
sram2_addr<0>        |    5.229(R)|core_clk_int      |   0.000|
sram2_addr<1>        |    5.462(R)|core_clk_int      |   0.000|
sram2_addr<2>        |    5.606(R)|core_clk_int      |   0.000|
sram2_addr<3>        |    5.193(R)|core_clk_int      |   0.000|
sram2_addr<4>        |    5.356(R)|core_clk_int      |   0.000|
sram2_addr<5>        |    5.210(R)|core_clk_int      |   0.000|
sram2_addr<6>        |    5.606(R)|core_clk_int      |   0.000|
sram2_addr<7>        |    5.616(R)|core_clk_int      |   0.000|
sram2_addr<8>        |    5.395(R)|core_clk_int      |   0.000|
sram2_addr<9>        |    5.607(R)|core_clk_int      |   0.000|
sram2_addr<10>       |    5.351(R)|core_clk_int      |   0.000|
sram2_addr<11>       |    5.393(R)|core_clk_int      |   0.000|
sram2_addr<12>       |    5.759(R)|core_clk_int      |   0.000|
sram2_addr<13>       |    5.355(R)|core_clk_int      |   0.000|
sram2_addr<14>       |    5.376(R)|core_clk_int      |   0.000|
sram2_addr<15>       |    5.626(R)|core_clk_int      |   0.000|
sram2_addr<16>       |    5.220(R)|core_clk_int      |   0.000|
sram2_addr<17>       |    5.380(R)|core_clk_int      |   0.000|
sram2_addr<18>       |    5.468(R)|core_clk_int      |   0.000|
sram2_bw<0>          |    6.275(R)|core_clk_int      |   0.000|
sram2_bw<1>          |    6.242(R)|core_clk_int      |   0.000|
sram2_bw<2>          |    6.042(R)|core_clk_int      |   0.000|
sram2_bw<3>          |    6.136(R)|core_clk_int      |   0.000|
sram2_data<0>        |    4.596(R)|core_clk_int      |   0.000|
sram2_data<1>        |    4.591(R)|core_clk_int      |   0.000|
sram2_data<2>        |    4.582(R)|core_clk_int      |   0.000|
sram2_data<3>        |    4.600(R)|core_clk_int      |   0.000|
sram2_data<4>        |    4.603(R)|core_clk_int      |   0.000|
sram2_data<5>        |    4.626(R)|core_clk_int      |   0.000|
sram2_data<6>        |    4.619(R)|core_clk_int      |   0.000|
sram2_data<7>        |    4.666(R)|core_clk_int      |   0.000|
sram2_data<8>        |    4.657(R)|core_clk_int      |   0.000|
sram2_data<9>        |    4.588(R)|core_clk_int      |   0.000|
sram2_data<10>       |    4.566(R)|core_clk_int      |   0.000|
sram2_data<11>       |    4.574(R)|core_clk_int      |   0.000|
sram2_data<12>       |    4.592(R)|core_clk_int      |   0.000|
sram2_data<13>       |    4.601(R)|core_clk_int      |   0.000|
sram2_data<14>       |    4.567(R)|core_clk_int      |   0.000|
sram2_data<15>       |    4.571(R)|core_clk_int      |   0.000|
sram2_data<16>       |    4.588(R)|core_clk_int      |   0.000|
sram2_data<17>       |    4.594(R)|core_clk_int      |   0.000|
sram2_data<18>       |    4.423(R)|core_clk_int      |   0.000|
sram2_data<19>       |    4.423(R)|core_clk_int      |   0.000|
sram2_data<20>       |    4.450(R)|core_clk_int      |   0.000|
sram2_data<21>       |    4.446(R)|core_clk_int      |   0.000|
sram2_data<22>       |    4.437(R)|core_clk_int      |   0.000|
sram2_data<23>       |    4.429(R)|core_clk_int      |   0.000|
sram2_data<24>       |    4.420(R)|core_clk_int      |   0.000|
sram2_data<25>       |    4.414(R)|core_clk_int      |   0.000|
sram2_data<26>       |    4.448(R)|core_clk_int      |   0.000|
sram2_data<27>       |    4.433(R)|core_clk_int      |   0.000|
sram2_data<28>       |    4.441(R)|core_clk_int      |   0.000|
sram2_data<29>       |    4.450(R)|core_clk_int      |   0.000|
sram2_data<30>       |    4.454(R)|core_clk_int      |   0.000|
sram2_data<31>       |    4.428(R)|core_clk_int      |   0.000|
sram2_data<32>       |    4.433(R)|core_clk_int      |   0.000|
sram2_data<33>       |    4.442(R)|core_clk_int      |   0.000|
sram2_data<34>       |    4.447(R)|core_clk_int      |   0.000|
sram2_data<35>       |    4.458(R)|core_clk_int      |   0.000|
sram2_we             |    4.453(R)|core_clk_int      |   0.000|
---------------------+------------+------------------+--------+

Clock to Setup on destination clock core_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
core_clk       |    9.677|         |         |         |
cpci_clk       |    9.677|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock cpci_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
core_clk       |    9.677|         |         |         |
cpci_clk       |    9.677|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock gtx_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gtx_clk        |    7.544|         |    2.139|    1.678|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rgmii_0_rxc
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
rgmii_0_rxc    |    6.694|    1.119|         |    1.324|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rgmii_1_rxc
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
rgmii_1_rxc    |    6.845|    1.325|         |    1.986|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rgmii_2_rxc
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
rgmii_2_rxc    |    7.253|    1.325|         |    1.633|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rgmii_3_rxc
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
rgmii_3_rxc    |    6.923|    2.888|         |    1.568|
---------------+---------+---------+---------+---------+

TIMEGRP "CPCI_DATA" OFFSET = OUT 10 ns AFTER COMP "cpci_clk";
Bus Skew: 0.230 ns; 
-----------------------------------------------+-------------+-------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+-------------+
cpci_data<0>                                   |        4.629|        0.229|
cpci_data<1>                                   |        4.628|        0.228|
cpci_data<2>                                   |        4.600|        0.200|
cpci_data<3>                                   |        4.608|        0.208|
cpci_data<4>                                   |        4.619|        0.219|
cpci_data<5>                                   |        4.616|        0.216|
cpci_data<6>                                   |        4.609|        0.209|
cpci_data<7>                                   |        4.611|        0.211|
cpci_data<8>                                   |        4.630|        0.230|
cpci_data<9>                                   |        4.628|        0.228|
cpci_data<10>                                  |        4.556|        0.156|
cpci_data<11>                                  |        4.559|        0.159|
cpci_data<12>                                  |        4.567|        0.167|
cpci_data<13>                                  |        4.565|        0.165|
cpci_data<14>                                  |        4.564|        0.164|
cpci_data<15>                                  |        4.556|        0.156|
cpci_data<16>                                  |        4.560|        0.160|
cpci_data<17>                                  |        4.551|        0.151|
cpci_data<18>                                  |        4.543|        0.143|
cpci_data<19>                                  |        4.555|        0.155|
cpci_data<20>                                  |        4.539|        0.139|
cpci_data<21>                                  |        4.516|        0.116|
cpci_data<22>                                  |        4.523|        0.123|
cpci_data<23>                                  |        4.524|        0.124|
cpci_data<24>                                  |        4.526|        0.126|
cpci_data<25>                                  |        4.518|        0.118|
cpci_data<26>                                  |        4.550|        0.150|
cpci_data<27>                                  |        4.514|        0.114|
cpci_data<28>                                  |        4.503|        0.103|
cpci_data<29>                                  |        4.506|        0.106|
cpci_data<30>                                  |        4.498|        0.098|
cpci_data<31>                                  |        4.400|        0.000|
-----------------------------------------------+-------------+-------------+

TIMEGRP "CPCI_RDY" OFFSET = OUT 8 ns AFTER COMP "cpci_clk";
Bus Skew: 0.023 ns; 
-----------------------------------------------+-------------+-------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+-------------+
cpci_rd_rdy                                    |        4.627|        0.000|
cpci_wr_rdy                                    |        4.650|        0.023|
-----------------------------------------------+-------------+-------------+

TIMEGRP "CPCI_DMA_OUT" OFFSET = OUT 8 ns AFTER COMP "cpci_clk";
Bus Skew: 0.049 ns; 
-----------------------------------------------+-------------+-------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+-------------+
dma_op_code_ack<0>                             |        4.605|        0.013|
dma_op_code_ack<1>                             |        4.592|        0.000|
dma_q_nearly_full_n2c                          |        4.641|        0.049|
dma_vld_n2c                                    |        4.598|        0.006|
-----------------------------------------------+-------------+-------------+

TIMEGRP "CPCI_DMA_INOUT" OFFSET = OUT 7 ns AFTER COMP "cpci_clk";
Bus Skew: 0.134 ns; 
-----------------------------------------------+-------------+-------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+-------------+
dma_data<0>                                    |        4.566|        0.011|
dma_data<1>                                    |        4.632|        0.077|
dma_data<2>                                    |        4.630|        0.075|
dma_data<3>                                    |        4.555|        0.000|
dma_data<4>                                    |        4.558|        0.003|
dma_data<5>                                    |        4.610|        0.055|
dma_data<6>                                    |        4.621|        0.066|
dma_data<7>                                    |        4.618|        0.063|
dma_data<8>                                    |        4.608|        0.053|
dma_data<9>                                    |        4.611|        0.056|
dma_data<10>                                   |        4.630|        0.075|
dma_data<11>                                   |        4.631|        0.076|
dma_data<12>                                   |        4.629|        0.074|
dma_data<13>                                   |        4.633|        0.078|
dma_data<14>                                   |        4.636|        0.081|
dma_data<15>                                   |        4.639|        0.084|
dma_data<16>                                   |        4.659|        0.104|
dma_data<17>                                   |        4.669|        0.114|
dma_data<18>                                   |        4.643|        0.088|
dma_data<19>                                   |        4.652|        0.097|
dma_data<20>                                   |        4.655|        0.100|
dma_data<21>                                   |        4.664|        0.109|
dma_data<22>                                   |        4.639|        0.084|
dma_data<23>                                   |        4.632|        0.077|
dma_data<24>                                   |        4.682|        0.127|
dma_data<25>                                   |        4.689|        0.134|
dma_data<26>                                   |        4.659|        0.104|
dma_data<27>                                   |        4.666|        0.111|
dma_data<28>                                   |        4.659|        0.104|
dma_data<29>                                   |        4.668|        0.113|
dma_data<30>                                   |        4.621|        0.066|
dma_data<31>                                   |        4.628|        0.073|
-----------------------------------------------+-------------+-------------+

TIMEGRP "SRAM1_OUT" OFFSET = OUT 4 ns AFTER COMP "core_clk";
Bus Skew: 1.794 ns; 
-----------------------------------------------+-------------+-------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+-------------+
sram1_addr<0>                                  |        2.193|        0.140|
sram1_addr<1>                                  |        2.194|        0.141|
sram1_addr<2>                                  |        2.190|        0.137|
sram1_addr<3>                                  |        2.195|        0.142|
sram1_addr<4>                                  |        2.218|        0.165|
sram1_addr<5>                                  |        2.254|        0.201|
sram1_addr<6>                                  |        2.260|        0.207|
sram1_addr<7>                                  |        2.209|        0.156|
sram1_addr<8>                                  |        2.191|        0.138|
sram1_addr<9>                                  |        2.079|        0.026|
sram1_addr<10>                                 |        2.074|        0.021|
sram1_addr<11>                                 |        2.053|        0.000|
sram1_addr<12>                                 |        2.069|        0.016|
sram1_addr<13>                                 |        2.080|        0.027|
sram1_addr<14>                                 |        2.188|        0.135|
sram1_addr<15>                                 |        2.190|        0.137|
sram1_addr<16>                                 |        2.200|        0.147|
sram1_addr<17>                                 |        2.205|        0.152|
sram1_addr<18>                                 |        2.085|        0.032|
sram1_bw<0>                                    |        3.847|        1.794|
sram1_bw<1>                                    |        3.601|        1.548|
sram1_bw<2>                                    |        3.389|        1.336|
sram1_bw<3>                                    |        3.779|        1.726|
sram1_we                                       |        3.774|        1.721|
-----------------------------------------------+-------------+-------------+

TIMEGRP "SRAM1_DATA" OFFSET = OUT 4 ns AFTER COMP "core_clk";
Bus Skew: 0.263 ns; 
-----------------------------------------------+-------------+-------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+-------------+
sram1_data<0>                                  |        2.077|        0.041|
sram1_data<1>                                  |        2.078|        0.042|
sram1_data<2>                                  |        2.052|        0.016|
sram1_data<3>                                  |        2.047|        0.011|
sram1_data<4>                                  |        2.070|        0.034|
sram1_data<5>                                  |        2.062|        0.026|
sram1_data<6>                                  |        2.057|        0.021|
sram1_data<7>                                  |        2.041|        0.005|
sram1_data<8>                                  |        2.036|        0.000|
sram1_data<9>                                  |        2.046|        0.010|
sram1_data<10>                                 |        2.049|        0.013|
sram1_data<11>                                 |        2.055|        0.019|
sram1_data<12>                                 |        2.056|        0.020|
sram1_data<13>                                 |        2.079|        0.043|
sram1_data<14>                                 |        2.060|        0.024|
sram1_data<15>                                 |        2.065|        0.029|
sram1_data<16>                                 |        2.062|        0.026|
sram1_data<17>                                 |        2.076|        0.040|
sram1_data<18>                                 |        2.215|        0.179|
sram1_data<19>                                 |        2.239|        0.203|
sram1_data<20>                                 |        2.242|        0.206|
sram1_data<21>                                 |        2.217|        0.181|
sram1_data<22>                                 |        2.219|        0.183|
sram1_data<23>                                 |        2.221|        0.185|
sram1_data<24>                                 |        2.225|        0.189|
sram1_data<25>                                 |        2.212|        0.176|
sram1_data<26>                                 |        2.216|        0.180|
sram1_data<27>                                 |        2.246|        0.210|
sram1_data<28>                                 |        2.256|        0.220|
sram1_data<29>                                 |        2.242|        0.206|
sram1_data<30>                                 |        2.291|        0.255|
sram1_data<31>                                 |        2.296|        0.260|
sram1_data<32>                                 |        2.253|        0.217|
sram1_data<33>                                 |        2.255|        0.219|
sram1_data<34>                                 |        2.294|        0.258|
sram1_data<35>                                 |        2.299|        0.263|
-----------------------------------------------+-------------+-------------+

TIMEGRP "SRAM2_OUT" OFFSET = OUT 4 ns AFTER COMP "core_clk";
Bus Skew: 1.822 ns; 
-----------------------------------------------+-------------+-------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+-------------+
sram2_addr<0>                                  |        2.846|        0.776|
sram2_addr<1>                                  |        3.079|        1.009|
sram2_addr<2>                                  |        3.223|        1.153|
sram2_addr<3>                                  |        2.810|        0.740|
sram2_addr<4>                                  |        2.973|        0.903|
sram2_addr<5>                                  |        2.827|        0.757|
sram2_addr<6>                                  |        3.223|        1.153|
sram2_addr<7>                                  |        3.233|        1.163|
sram2_addr<8>                                  |        3.012|        0.942|
sram2_addr<9>                                  |        3.224|        1.154|
sram2_addr<10>                                 |        2.968|        0.898|
sram2_addr<11>                                 |        3.010|        0.940|
sram2_addr<12>                                 |        3.376|        1.306|
sram2_addr<13>                                 |        2.972|        0.902|
sram2_addr<14>                                 |        2.993|        0.923|
sram2_addr<15>                                 |        3.243|        1.173|
sram2_addr<16>                                 |        2.837|        0.767|
sram2_addr<17>                                 |        2.997|        0.927|
sram2_addr<18>                                 |        3.085|        1.015|
sram2_bw<0>                                    |        3.892|        1.822|
sram2_bw<1>                                    |        3.859|        1.789|
sram2_bw<2>                                    |        3.659|        1.589|
sram2_bw<3>                                    |        3.753|        1.683|
sram2_we                                       |        2.070|        0.000|
-----------------------------------------------+-------------+-------------+

TIMEGRP "SRAM2_DATA" OFFSET = OUT 4 ns AFTER COMP "core_clk";
Bus Skew: 0.252 ns; 
-----------------------------------------------+-------------+-------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+-------------+
sram2_data<0>                                  |        2.213|        0.182|
sram2_data<1>                                  |        2.208|        0.177|
sram2_data<2>                                  |        2.199|        0.168|
sram2_data<3>                                  |        2.217|        0.186|
sram2_data<4>                                  |        2.220|        0.189|
sram2_data<5>                                  |        2.243|        0.212|
sram2_data<6>                                  |        2.236|        0.205|
sram2_data<7>                                  |        2.283|        0.252|
sram2_data<8>                                  |        2.274|        0.243|
sram2_data<9>                                  |        2.205|        0.174|
sram2_data<10>                                 |        2.183|        0.152|
sram2_data<11>                                 |        2.191|        0.160|
sram2_data<12>                                 |        2.209|        0.178|
sram2_data<13>                                 |        2.218|        0.187|
sram2_data<14>                                 |        2.184|        0.153|
sram2_data<15>                                 |        2.188|        0.157|
sram2_data<16>                                 |        2.205|        0.174|
sram2_data<17>                                 |        2.211|        0.180|
sram2_data<18>                                 |        2.040|        0.009|
sram2_data<19>                                 |        2.040|        0.009|
sram2_data<20>                                 |        2.067|        0.036|
sram2_data<21>                                 |        2.063|        0.032|
sram2_data<22>                                 |        2.054|        0.023|
sram2_data<23>                                 |        2.046|        0.015|
sram2_data<24>                                 |        2.037|        0.006|
sram2_data<25>                                 |        2.031|        0.000|
sram2_data<26>                                 |        2.065|        0.034|
sram2_data<27>                                 |        2.050|        0.019|
sram2_data<28>                                 |        2.058|        0.027|
sram2_data<29>                                 |        2.067|        0.036|
sram2_data<30>                                 |        2.071|        0.040|
sram2_data<31>                                 |        2.045|        0.014|
sram2_data<32>                                 |        2.050|        0.019|
sram2_data<33>                                 |        2.059|        0.028|
sram2_data<34>                                 |        2.064|        0.033|
sram2_data<35>                                 |        2.075|        0.044|
-----------------------------------------------+-------------+-------------+


Timing summary:
---------------

Timing errors: 942  Score: 392410

Constraints cover 3467291 paths, 24 nets, and 162222 connections

Design statistics:
   Minimum period:   9.677ns{1}   (Maximum frequency: 103.338MHz)
   Maximum path delay from/to any node:   2.888ns
   Maximum net delay:   6.083ns
   Minimum input required time before clock:   2.865ns
   Minimum output required time after clock:   4.689ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Nov  1 17:24:35 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 730 MB



