Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto e03878b821c64efa9a0a71e6bdf09ef0 --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot input_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 xil_defaultlib.input_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-426] cannot find port countdown on this module [C:/Users/jojo/Desktop/Elevator/test_bentch/top_tb.v:61]
ERROR: [VRFC 10-426] cannot find port floor_btn_input on this module [C:/Users/jojo/Desktop/Elevator/test_bentch/top_tb.v:62]
ERROR: [VRFC 10-426] cannot find port floor on this module [C:/Users/jojo/Desktop/Elevator/test_bentch/top_tb.v:63]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 4 for port floor_btn [C:/Users/jojo/Desktop/Elevator/test_bentch/top_tb.v:63]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
