<!-- =========================== -->
<!--   MANGARATNAM KONDAPALLI    -->
<!-- =========================== -->

<h1 align="center">👋 Hi, I'm <span style="color:#00bcd4;">Mangaratnam Kondapalli</span></h1>

<h3 align="center">🚀 Aspiring VLSI Design & Verification Engineer | B.Tech ECE (3rd Year) | Aditya University</h3>

<p align="center">
  <a href="https://mail.google.com/mail/?view=cm&fs=1&to=mangaratnamkondapalli@gmail.com" target="_blank">
    <img src="https://img.shields.io/badge/Gmail-D14836?style=for-the-badge&logo=gmail&logoColor=white" />
  </a>
  <a href="https://www.linkedin.com/in/mangaratnam-kondapalli-a2aa55353/" target="_blank">
    <img src="https://img.shields.io/badge/LinkedIn-0077B5?style=for-the-badge&logo=linkedin&logoColor=white" />
  </a>
  <a href="https://github.com/Mounika2327" target="_blank">
    <img src="https://img.shields.io/badge/GitHub-171515?style=for-the-badge&logo=github&logoColor=white" />
  </a>
</p>

---

## 🧠 About Me  

🎓 **B.Tech in Electronics & Communication Engineering (3rd Year)** — *Aditya University* (CGPA: **9.16**)  
💡 Passionate about **VLSI Design, RTL Coding, and Protocol Verification**  
🔍 Fascinated by how **millions of transistors are integrated on a single chip**  
💻 Skilled in **Verilog RTL Design** and **SystemVerilog Verification**  
🚀 Currently exploring **PCIe Protocol** and **UVM-based verification methodologies**

> “Bringing digital designs to life, one RTL block at a time.”

---

## ⚙️ Tech Stack  

<div>

### 🧩 Hardware Description & Verification Languages  
| Verilog | SystemVerilog |
|:--------:|:--------------:|
| ![Verilog](https://img.shields.io/badge/Verilog-FF6F00?style=for-the-badge) | ![SystemVerilog](https://img.shields.io/badge/SystemVerilog-FFC107?style=for-the-badge) |

---

### 💻 Programming Languages  
| C | Python |
|:--:|:--:|
| ![C](https://img.shields.io/badge/C-00599C?style=for-the-badge&logo=c&logoColor=white) | ![Python](https://img.shields.io/badge/Python-3776AB?style=for-the-badge&logo=python&logoColor=white) |

---

### ⚡ Protocols  
| UART | SPI | I2C | APB | AXI | PCIe *(Learning)* |
|:----:|:----:|:----:|:----:|:----:|:----:|
| ![UART](https://img.shields.io/badge/UART-FF5722?style=for-the-badge) | ![SPI](https://img.shields.io/badge/SPI-03A9F4?style=for-the-badge) | ![I2C](https://img.shields.io/badge/I2C-4CAF50?style=for-the-badge) | ![APB](https://img.shields.io/badge/APB-9C27B0?style=for-the-badge) | ![AXI](https://img.shields.io/badge/AXI-8BC34A?style=for-the-badge) | ![PCIe](https://img.shields.io/badge/PCIe-607D8B?style=for-the-badge) |

---

### 🧰 EDA Tools  
| Xilinx Vivado | Cadence Xcelium | MATLAB | PSpice |
|:--------------:|:----------------:|:--------:|:--------:|
| ![Vivado](https://img.shields.io/badge/Vivado-00A1E4?style=for-the-badge) | ![Cadence](https://img.shields.io/badge/Cadence-CC0000?style=for-the-badge) | ![MATLAB](https://img.shields.io/badge/MATLAB-0076A8?style=for-the-badge) | ![PSpice](https://img.shields.io/badge/PSpice-FF4B00?style=for-the-badge) |

---

### 🔧 Other Tools  
| Git & GitHub | Microsoft Office |
|:-------------:|:----------------:|
| ![GitHub](https://img.shields.io/badge/GitHub-181717?style=for-the-badge&logo=github) | ![Office](https://img.shields.io/badge/Microsoft_Office-D83B01?style=for-the-badge&logo=microsoft-office&logoColor=white) |

</div>

---

## 📂 Projects  

### 🔹 APB Protocol Interfacing  
- Designed & verified **APB protocol** with **1 master and 3 slaves**  
- Developed **SystemVerilog testbenches** to verify **Hold**, **Setup**, and **Active** states  
- Strengthened understanding of **APB communication and timing analysis**

### 🔹 AXI to APB Bridge  
- Designed and verified a **bridge interface** for **AXI–APB communication**  
- Focused on **data synchronization, handshaking, and latency reduction**  
- Verified using **SystemVerilog testbenches**  

### 🔹 AHB to APB Bridge  
- Implemented **inter-protocol communication** between **AHB** and **APB**  
- Verified using **SystemVerilog**  
- Enhanced understanding of **AMBA protocol hierarchy**

---

## 🏅 Certifications  

🎓 **Cisco:** C Programming  
🎓 **IT Specialist:** HTML & CSS  
🎓 **Cadence:**  
- Semiconductor 101 v1.0  
- Digital IC Design Fundamentals v2.0  
- Behavioral Modeling with Verilog-AMS v24.03  
- SystemVerilog for Design & Verification v21.10  
🎓 **IIT Bombay Spoken Tutorial:** Python, C++  

---

## 📈 GitHub Analytics  

<p align="center">
  <img height="180em" src="https://github-readme-stats.vercel.app/api?username=Mounika2327&show_icons=true&theme=radical&hide_border=true&count_private=true" />
  <img height="180em" src="https://github-readme-streak-stats.herokuapp.com/?user=Mounika2327&theme=radical&hide_border=true" />
</p>

<p align="center">
  <img src="https://github-readme-stats.vercel.app/api/top-langs/?username=Mounika2327&layout=compact&theme=radical&hide_border=true" />
</p>

---

## 🌍 Connect with Me  

<p align="center">
  <a href="mailto:mangaratnamkondapalli@gmail.com">
    <img src="https://img.shields.io/badge/Gmail-D14836?style=for-the-badge&logo=gmail&logoColor=white" />
  </a>
  <a href="https://www.linkedin.com/in/mangaratnam-kondapalli-a2aa55353/">
    <img src="https://img.shields.io/badge/LinkedIn-0077B5?style=for-the-badge&logo=linkedin&logoColor=white" />
  </a>
  <a href="https://github.com/Mounika2327">
    <img src="https://img.shields.io/badge/GitHub-171515?style=for-the-badge&logo=github&logoColor=white" />
  </a>
</p>

---

<h3 align="center">⭐ “Design it. Verify it. Innovate it.” ⭐</h3>
