# 4-bit Shift Register Design in Verilog

## Objective
Design and simulate:
- 4-bit Shift Left Register
- 4-bit Shift Right Register
- PISO (Parallel In Serial Out)
- SIPO (Serial In Parallel Out)

## Tools Used
- Verilog HDL
- ModelSim (Simulation)

## Folder Structure
- src/ → Verilog design files
- testbench/ → Testbench files
- simulation/ → Waveform screenshots

## Applications
- Serial Communication
- Data Storage
- Digital Systems
