// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _max_pool_1_HH_
#define _max_pool_1_HH_

#include "systemc.h"
#include "AESL_pkg.h"


namespace ap_rtl {

struct max_pool_1 : public sc_module {
    // Port declarations 225
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<12> > conv_out_V_address0;
    sc_out< sc_logic > conv_out_V_ce0;
    sc_in< sc_lv<14> > conv_out_V_q0;
    sc_out< sc_lv<5> > max_pool_out_0_0_0_V_address0;
    sc_out< sc_logic > max_pool_out_0_0_0_V_ce0;
    sc_out< sc_logic > max_pool_out_0_0_0_V_we0;
    sc_out< sc_lv<14> > max_pool_out_0_0_0_V_d0;
    sc_out< sc_lv<5> > max_pool_out_0_0_1_V_address0;
    sc_out< sc_logic > max_pool_out_0_0_1_V_ce0;
    sc_out< sc_logic > max_pool_out_0_0_1_V_we0;
    sc_out< sc_lv<14> > max_pool_out_0_0_1_V_d0;
    sc_out< sc_lv<5> > max_pool_out_0_0_2_V_address0;
    sc_out< sc_logic > max_pool_out_0_0_2_V_ce0;
    sc_out< sc_logic > max_pool_out_0_0_2_V_we0;
    sc_out< sc_lv<14> > max_pool_out_0_0_2_V_d0;
    sc_out< sc_lv<5> > max_pool_out_0_0_3_V_address0;
    sc_out< sc_logic > max_pool_out_0_0_3_V_ce0;
    sc_out< sc_logic > max_pool_out_0_0_3_V_we0;
    sc_out< sc_lv<14> > max_pool_out_0_0_3_V_d0;
    sc_out< sc_lv<5> > max_pool_out_0_0_4_V_address0;
    sc_out< sc_logic > max_pool_out_0_0_4_V_ce0;
    sc_out< sc_logic > max_pool_out_0_0_4_V_we0;
    sc_out< sc_lv<14> > max_pool_out_0_0_4_V_d0;
    sc_out< sc_lv<5> > max_pool_out_0_0_5_V_address0;
    sc_out< sc_logic > max_pool_out_0_0_5_V_ce0;
    sc_out< sc_logic > max_pool_out_0_0_5_V_we0;
    sc_out< sc_lv<14> > max_pool_out_0_0_5_V_d0;
    sc_out< sc_lv<5> > max_pool_out_0_1_0_V_address0;
    sc_out< sc_logic > max_pool_out_0_1_0_V_ce0;
    sc_out< sc_logic > max_pool_out_0_1_0_V_we0;
    sc_out< sc_lv<14> > max_pool_out_0_1_0_V_d0;
    sc_out< sc_lv<5> > max_pool_out_0_1_1_V_address0;
    sc_out< sc_logic > max_pool_out_0_1_1_V_ce0;
    sc_out< sc_logic > max_pool_out_0_1_1_V_we0;
    sc_out< sc_lv<14> > max_pool_out_0_1_1_V_d0;
    sc_out< sc_lv<5> > max_pool_out_0_1_2_V_address0;
    sc_out< sc_logic > max_pool_out_0_1_2_V_ce0;
    sc_out< sc_logic > max_pool_out_0_1_2_V_we0;
    sc_out< sc_lv<14> > max_pool_out_0_1_2_V_d0;
    sc_out< sc_lv<5> > max_pool_out_0_1_3_V_address0;
    sc_out< sc_logic > max_pool_out_0_1_3_V_ce0;
    sc_out< sc_logic > max_pool_out_0_1_3_V_we0;
    sc_out< sc_lv<14> > max_pool_out_0_1_3_V_d0;
    sc_out< sc_lv<5> > max_pool_out_0_1_4_V_address0;
    sc_out< sc_logic > max_pool_out_0_1_4_V_ce0;
    sc_out< sc_logic > max_pool_out_0_1_4_V_we0;
    sc_out< sc_lv<14> > max_pool_out_0_1_4_V_d0;
    sc_out< sc_lv<5> > max_pool_out_0_1_5_V_address0;
    sc_out< sc_logic > max_pool_out_0_1_5_V_ce0;
    sc_out< sc_logic > max_pool_out_0_1_5_V_we0;
    sc_out< sc_lv<14> > max_pool_out_0_1_5_V_d0;
    sc_out< sc_lv<5> > max_pool_out_0_2_0_V_address0;
    sc_out< sc_logic > max_pool_out_0_2_0_V_ce0;
    sc_out< sc_logic > max_pool_out_0_2_0_V_we0;
    sc_out< sc_lv<14> > max_pool_out_0_2_0_V_d0;
    sc_out< sc_lv<5> > max_pool_out_0_2_1_V_address0;
    sc_out< sc_logic > max_pool_out_0_2_1_V_ce0;
    sc_out< sc_logic > max_pool_out_0_2_1_V_we0;
    sc_out< sc_lv<14> > max_pool_out_0_2_1_V_d0;
    sc_out< sc_lv<5> > max_pool_out_0_2_2_V_address0;
    sc_out< sc_logic > max_pool_out_0_2_2_V_ce0;
    sc_out< sc_logic > max_pool_out_0_2_2_V_we0;
    sc_out< sc_lv<14> > max_pool_out_0_2_2_V_d0;
    sc_out< sc_lv<5> > max_pool_out_0_2_3_V_address0;
    sc_out< sc_logic > max_pool_out_0_2_3_V_ce0;
    sc_out< sc_logic > max_pool_out_0_2_3_V_we0;
    sc_out< sc_lv<14> > max_pool_out_0_2_3_V_d0;
    sc_out< sc_lv<5> > max_pool_out_0_2_4_V_address0;
    sc_out< sc_logic > max_pool_out_0_2_4_V_ce0;
    sc_out< sc_logic > max_pool_out_0_2_4_V_we0;
    sc_out< sc_lv<14> > max_pool_out_0_2_4_V_d0;
    sc_out< sc_lv<5> > max_pool_out_0_2_5_V_address0;
    sc_out< sc_logic > max_pool_out_0_2_5_V_ce0;
    sc_out< sc_logic > max_pool_out_0_2_5_V_we0;
    sc_out< sc_lv<14> > max_pool_out_0_2_5_V_d0;
    sc_out< sc_lv<5> > max_pool_out_1_0_0_V_address0;
    sc_out< sc_logic > max_pool_out_1_0_0_V_ce0;
    sc_out< sc_logic > max_pool_out_1_0_0_V_we0;
    sc_out< sc_lv<14> > max_pool_out_1_0_0_V_d0;
    sc_out< sc_lv<5> > max_pool_out_1_0_1_V_address0;
    sc_out< sc_logic > max_pool_out_1_0_1_V_ce0;
    sc_out< sc_logic > max_pool_out_1_0_1_V_we0;
    sc_out< sc_lv<14> > max_pool_out_1_0_1_V_d0;
    sc_out< sc_lv<5> > max_pool_out_1_0_2_V_address0;
    sc_out< sc_logic > max_pool_out_1_0_2_V_ce0;
    sc_out< sc_logic > max_pool_out_1_0_2_V_we0;
    sc_out< sc_lv<14> > max_pool_out_1_0_2_V_d0;
    sc_out< sc_lv<5> > max_pool_out_1_0_3_V_address0;
    sc_out< sc_logic > max_pool_out_1_0_3_V_ce0;
    sc_out< sc_logic > max_pool_out_1_0_3_V_we0;
    sc_out< sc_lv<14> > max_pool_out_1_0_3_V_d0;
    sc_out< sc_lv<5> > max_pool_out_1_0_4_V_address0;
    sc_out< sc_logic > max_pool_out_1_0_4_V_ce0;
    sc_out< sc_logic > max_pool_out_1_0_4_V_we0;
    sc_out< sc_lv<14> > max_pool_out_1_0_4_V_d0;
    sc_out< sc_lv<5> > max_pool_out_1_0_5_V_address0;
    sc_out< sc_logic > max_pool_out_1_0_5_V_ce0;
    sc_out< sc_logic > max_pool_out_1_0_5_V_we0;
    sc_out< sc_lv<14> > max_pool_out_1_0_5_V_d0;
    sc_out< sc_lv<4> > max_pool_out_1_1_0_V_address0;
    sc_out< sc_logic > max_pool_out_1_1_0_V_ce0;
    sc_out< sc_logic > max_pool_out_1_1_0_V_we0;
    sc_out< sc_lv<14> > max_pool_out_1_1_0_V_d0;
    sc_out< sc_lv<4> > max_pool_out_1_1_1_V_address0;
    sc_out< sc_logic > max_pool_out_1_1_1_V_ce0;
    sc_out< sc_logic > max_pool_out_1_1_1_V_we0;
    sc_out< sc_lv<14> > max_pool_out_1_1_1_V_d0;
    sc_out< sc_lv<4> > max_pool_out_1_1_2_V_address0;
    sc_out< sc_logic > max_pool_out_1_1_2_V_ce0;
    sc_out< sc_logic > max_pool_out_1_1_2_V_we0;
    sc_out< sc_lv<14> > max_pool_out_1_1_2_V_d0;
    sc_out< sc_lv<4> > max_pool_out_1_1_3_V_address0;
    sc_out< sc_logic > max_pool_out_1_1_3_V_ce0;
    sc_out< sc_logic > max_pool_out_1_1_3_V_we0;
    sc_out< sc_lv<14> > max_pool_out_1_1_3_V_d0;
    sc_out< sc_lv<4> > max_pool_out_1_1_4_V_address0;
    sc_out< sc_logic > max_pool_out_1_1_4_V_ce0;
    sc_out< sc_logic > max_pool_out_1_1_4_V_we0;
    sc_out< sc_lv<14> > max_pool_out_1_1_4_V_d0;
    sc_out< sc_lv<4> > max_pool_out_1_1_5_V_address0;
    sc_out< sc_logic > max_pool_out_1_1_5_V_ce0;
    sc_out< sc_logic > max_pool_out_1_1_5_V_we0;
    sc_out< sc_lv<14> > max_pool_out_1_1_5_V_d0;
    sc_out< sc_lv<4> > max_pool_out_1_2_0_V_address0;
    sc_out< sc_logic > max_pool_out_1_2_0_V_ce0;
    sc_out< sc_logic > max_pool_out_1_2_0_V_we0;
    sc_out< sc_lv<14> > max_pool_out_1_2_0_V_d0;
    sc_out< sc_lv<4> > max_pool_out_1_2_1_V_address0;
    sc_out< sc_logic > max_pool_out_1_2_1_V_ce0;
    sc_out< sc_logic > max_pool_out_1_2_1_V_we0;
    sc_out< sc_lv<14> > max_pool_out_1_2_1_V_d0;
    sc_out< sc_lv<4> > max_pool_out_1_2_2_V_address0;
    sc_out< sc_logic > max_pool_out_1_2_2_V_ce0;
    sc_out< sc_logic > max_pool_out_1_2_2_V_we0;
    sc_out< sc_lv<14> > max_pool_out_1_2_2_V_d0;
    sc_out< sc_lv<4> > max_pool_out_1_2_3_V_address0;
    sc_out< sc_logic > max_pool_out_1_2_3_V_ce0;
    sc_out< sc_logic > max_pool_out_1_2_3_V_we0;
    sc_out< sc_lv<14> > max_pool_out_1_2_3_V_d0;
    sc_out< sc_lv<4> > max_pool_out_1_2_4_V_address0;
    sc_out< sc_logic > max_pool_out_1_2_4_V_ce0;
    sc_out< sc_logic > max_pool_out_1_2_4_V_we0;
    sc_out< sc_lv<14> > max_pool_out_1_2_4_V_d0;
    sc_out< sc_lv<4> > max_pool_out_1_2_5_V_address0;
    sc_out< sc_logic > max_pool_out_1_2_5_V_ce0;
    sc_out< sc_logic > max_pool_out_1_2_5_V_we0;
    sc_out< sc_lv<14> > max_pool_out_1_2_5_V_d0;
    sc_out< sc_lv<5> > max_pool_out_2_0_0_V_address0;
    sc_out< sc_logic > max_pool_out_2_0_0_V_ce0;
    sc_out< sc_logic > max_pool_out_2_0_0_V_we0;
    sc_out< sc_lv<14> > max_pool_out_2_0_0_V_d0;
    sc_out< sc_lv<5> > max_pool_out_2_0_1_V_address0;
    sc_out< sc_logic > max_pool_out_2_0_1_V_ce0;
    sc_out< sc_logic > max_pool_out_2_0_1_V_we0;
    sc_out< sc_lv<14> > max_pool_out_2_0_1_V_d0;
    sc_out< sc_lv<5> > max_pool_out_2_0_2_V_address0;
    sc_out< sc_logic > max_pool_out_2_0_2_V_ce0;
    sc_out< sc_logic > max_pool_out_2_0_2_V_we0;
    sc_out< sc_lv<14> > max_pool_out_2_0_2_V_d0;
    sc_out< sc_lv<5> > max_pool_out_2_0_3_V_address0;
    sc_out< sc_logic > max_pool_out_2_0_3_V_ce0;
    sc_out< sc_logic > max_pool_out_2_0_3_V_we0;
    sc_out< sc_lv<14> > max_pool_out_2_0_3_V_d0;
    sc_out< sc_lv<5> > max_pool_out_2_0_4_V_address0;
    sc_out< sc_logic > max_pool_out_2_0_4_V_ce0;
    sc_out< sc_logic > max_pool_out_2_0_4_V_we0;
    sc_out< sc_lv<14> > max_pool_out_2_0_4_V_d0;
    sc_out< sc_lv<5> > max_pool_out_2_0_5_V_address0;
    sc_out< sc_logic > max_pool_out_2_0_5_V_ce0;
    sc_out< sc_logic > max_pool_out_2_0_5_V_we0;
    sc_out< sc_lv<14> > max_pool_out_2_0_5_V_d0;
    sc_out< sc_lv<4> > max_pool_out_2_1_0_V_address0;
    sc_out< sc_logic > max_pool_out_2_1_0_V_ce0;
    sc_out< sc_logic > max_pool_out_2_1_0_V_we0;
    sc_out< sc_lv<14> > max_pool_out_2_1_0_V_d0;
    sc_out< sc_lv<4> > max_pool_out_2_1_1_V_address0;
    sc_out< sc_logic > max_pool_out_2_1_1_V_ce0;
    sc_out< sc_logic > max_pool_out_2_1_1_V_we0;
    sc_out< sc_lv<14> > max_pool_out_2_1_1_V_d0;
    sc_out< sc_lv<4> > max_pool_out_2_1_2_V_address0;
    sc_out< sc_logic > max_pool_out_2_1_2_V_ce0;
    sc_out< sc_logic > max_pool_out_2_1_2_V_we0;
    sc_out< sc_lv<14> > max_pool_out_2_1_2_V_d0;
    sc_out< sc_lv<4> > max_pool_out_2_1_3_V_address0;
    sc_out< sc_logic > max_pool_out_2_1_3_V_ce0;
    sc_out< sc_logic > max_pool_out_2_1_3_V_we0;
    sc_out< sc_lv<14> > max_pool_out_2_1_3_V_d0;
    sc_out< sc_lv<4> > max_pool_out_2_1_4_V_address0;
    sc_out< sc_logic > max_pool_out_2_1_4_V_ce0;
    sc_out< sc_logic > max_pool_out_2_1_4_V_we0;
    sc_out< sc_lv<14> > max_pool_out_2_1_4_V_d0;
    sc_out< sc_lv<4> > max_pool_out_2_1_5_V_address0;
    sc_out< sc_logic > max_pool_out_2_1_5_V_ce0;
    sc_out< sc_logic > max_pool_out_2_1_5_V_we0;
    sc_out< sc_lv<14> > max_pool_out_2_1_5_V_d0;
    sc_out< sc_lv<4> > max_pool_out_2_2_0_V_address0;
    sc_out< sc_logic > max_pool_out_2_2_0_V_ce0;
    sc_out< sc_logic > max_pool_out_2_2_0_V_we0;
    sc_out< sc_lv<14> > max_pool_out_2_2_0_V_d0;
    sc_out< sc_lv<4> > max_pool_out_2_2_1_V_address0;
    sc_out< sc_logic > max_pool_out_2_2_1_V_ce0;
    sc_out< sc_logic > max_pool_out_2_2_1_V_we0;
    sc_out< sc_lv<14> > max_pool_out_2_2_1_V_d0;
    sc_out< sc_lv<4> > max_pool_out_2_2_2_V_address0;
    sc_out< sc_logic > max_pool_out_2_2_2_V_ce0;
    sc_out< sc_logic > max_pool_out_2_2_2_V_we0;
    sc_out< sc_lv<14> > max_pool_out_2_2_2_V_d0;
    sc_out< sc_lv<4> > max_pool_out_2_2_3_V_address0;
    sc_out< sc_logic > max_pool_out_2_2_3_V_ce0;
    sc_out< sc_logic > max_pool_out_2_2_3_V_we0;
    sc_out< sc_lv<14> > max_pool_out_2_2_3_V_d0;
    sc_out< sc_lv<4> > max_pool_out_2_2_4_V_address0;
    sc_out< sc_logic > max_pool_out_2_2_4_V_ce0;
    sc_out< sc_logic > max_pool_out_2_2_4_V_we0;
    sc_out< sc_lv<14> > max_pool_out_2_2_4_V_d0;
    sc_out< sc_lv<4> > max_pool_out_2_2_5_V_address0;
    sc_out< sc_logic > max_pool_out_2_2_5_V_ce0;
    sc_out< sc_logic > max_pool_out_2_2_5_V_we0;
    sc_out< sc_lv<14> > max_pool_out_2_2_5_V_d0;


    // Module declarations
    max_pool_1(sc_module_name name);
    SC_HAS_PROCESS(max_pool_1);

    ~max_pool_1();

    sc_trace_file* mVcdFile;

    sc_signal< sc_lv<7> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<3> > f_fu_1088_p2;
    sc_signal< sc_lv<3> > f_reg_1430;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<13> > zext_ln13_fu_1094_p1;
    sc_signal< sc_lv<13> > zext_ln13_reg_1435;
    sc_signal< sc_lv<1> > icmp_ln10_fu_1082_p2;
    sc_signal< sc_lv<9> > add_ln13_fu_1098_p2;
    sc_signal< sc_lv<9> > add_ln13_reg_1440;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<4> > r_fu_1110_p2;
    sc_signal< sc_lv<4> > r_reg_1448;
    sc_signal< sc_lv<5> > shl_ln_fu_1116_p3;
    sc_signal< sc_lv<5> > shl_ln_reg_1453;
    sc_signal< sc_lv<1> > icmp_ln13_fu_1104_p2;
    sc_signal< sc_lv<3> > trunc_ln203_fu_1124_p1;
    sc_signal< sc_lv<3> > trunc_ln203_reg_1458;
    sc_signal< sc_lv<6> > zext_ln203_4_fu_1150_p1;
    sc_signal< sc_lv<6> > zext_ln203_4_reg_1462;
    sc_signal< sc_lv<6> > add_ln203_fu_1154_p2;
    sc_signal< sc_lv<6> > add_ln203_reg_1467;
    sc_signal< sc_lv<9> > add_ln16_fu_1160_p2;
    sc_signal< sc_lv<9> > add_ln16_reg_1472;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<4> > c_fu_1172_p2;
    sc_signal< sc_lv<4> > c_reg_1480;
    sc_signal< sc_lv<5> > shl_ln2_fu_1178_p3;
    sc_signal< sc_lv<5> > shl_ln2_reg_1485;
    sc_signal< sc_lv<1> > icmp_ln16_fu_1166_p2;
    sc_signal< sc_lv<4> > select_ln38_fu_1198_p3;
    sc_signal< sc_lv<2> > mpr_fu_1216_p2;
    sc_signal< sc_lv<2> > mpr_reg_1498;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<10> > mul_ln1494_fu_1231_p2;
    sc_signal< sc_lv<10> > mul_ln1494_reg_1503;
    sc_signal< sc_lv<1> > icmp_ln20_fu_1210_p2;
    sc_signal< sc_lv<4> > select_ln37_fu_1339_p3;
    sc_signal< sc_lv<2> > mpc_fu_1357_p2;
    sc_signal< sc_lv<2> > mpc_reg_1519;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_lv<1> > icmp_ln23_fu_1351_p2;
    sc_signal< sc_lv<14> > select_ln29_fu_1419_p3;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_lv<3> > f_0_reg_901;
    sc_signal< sc_lv<4> > r_0_reg_913;
    sc_signal< sc_lv<9> > phi_mul5_reg_924;
    sc_signal< sc_lv<4> > phi_urem7_reg_935;
    sc_signal< sc_lv<4> > c_0_reg_947;
    sc_signal< sc_lv<9> > phi_mul_reg_958;
    sc_signal< sc_lv<4> > phi_urem_reg_970;
    sc_signal< sc_lv<14> > max_0_reg_982;
    sc_signal< sc_lv<2> > mpr_0_reg_1048;
    sc_signal< sc_lv<14> > max_1_reg_1059;
    sc_signal< sc_lv<2> > mpc_0_reg_1071;
    sc_signal< sc_lv<64> > zext_ln203_6_fu_1260_p1;
    sc_signal< sc_lv<64> > zext_ln203_7_fu_1287_p1;
    sc_signal< sc_lv<64> > zext_ln1494_5_fu_1408_p1;
    sc_signal< sc_lv<3> > trunc_ln203_1_fu_1237_p1;
    sc_signal< sc_lv<3> > tmp_1_fu_1128_p4;
    sc_signal< sc_lv<5> > tmp_2_fu_1142_p3;
    sc_signal< sc_lv<6> > zext_ln203_fu_1138_p1;
    sc_signal< sc_lv<4> > add_ln38_fu_1186_p2;
    sc_signal< sc_lv<1> > icmp_ln38_fu_1192_p2;
    sc_signal< sc_lv<5> > zext_ln20_fu_1206_p1;
    sc_signal< sc_lv<5> > i_fu_1222_p2;
    sc_signal< sc_lv<5> > mul_ln1494_fu_1231_p0;
    sc_signal< sc_lv<3> > tmp_3_fu_1241_p4;
    sc_signal< sc_lv<6> > zext_ln203_5_fu_1251_p1;
    sc_signal< sc_lv<6> > add_ln203_3_fu_1255_p2;
    sc_signal< sc_lv<6> > add_ln203_4_fu_1282_p2;
    sc_signal< sc_lv<4> > add_ln37_fu_1327_p2;
    sc_signal< sc_lv<1> > icmp_ln37_fu_1333_p2;
    sc_signal< sc_lv<5> > zext_ln23_fu_1347_p1;
    sc_signal< sc_lv<5> > j_fu_1363_p2;
    sc_signal< sc_lv<10> > zext_ln1494_3_fu_1368_p1;
    sc_signal< sc_lv<10> > add_ln1494_fu_1372_p2;
    sc_signal< sc_lv<11> > tmp_7_fu_1385_p3;
    sc_signal< sc_lv<13> > p_shl1_cast_fu_1377_p3;
    sc_signal< sc_lv<13> > zext_ln1494_4_fu_1393_p1;
    sc_signal< sc_lv<13> > sub_ln1494_fu_1397_p2;
    sc_signal< sc_lv<13> > add_ln1494_2_fu_1403_p2;
    sc_signal< sc_lv<1> > icmp_ln1494_fu_1413_p2;
    sc_signal< sc_lv<7> > ap_NS_fsm;
    sc_signal< sc_lv<10> > mul_ln1494_fu_1231_p00;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<7> ap_ST_fsm_state1;
    static const sc_lv<7> ap_ST_fsm_state2;
    static const sc_lv<7> ap_ST_fsm_state3;
    static const sc_lv<7> ap_ST_fsm_state4;
    static const sc_lv<7> ap_ST_fsm_state5;
    static const sc_lv<7> ap_ST_fsm_state6;
    static const sc_lv<7> ap_ST_fsm_state7;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<9> ap_const_lv9_0;
    static const sc_lv<14> ap_const_lv14_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<3> ap_const_lv3_4;
    static const sc_lv<3> ap_const_lv3_3;
    static const sc_lv<3> ap_const_lv3_2;
    static const sc_lv<3> ap_const_lv3_6;
    static const sc_lv<9> ap_const_lv9_16;
    static const sc_lv<4> ap_const_lv4_D;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<4> ap_const_lv4_3;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<10> ap_const_lv10_1A;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_add_ln13_fu_1098_p2();
    void thread_add_ln1494_2_fu_1403_p2();
    void thread_add_ln1494_fu_1372_p2();
    void thread_add_ln16_fu_1160_p2();
    void thread_add_ln203_3_fu_1255_p2();
    void thread_add_ln203_4_fu_1282_p2();
    void thread_add_ln203_fu_1154_p2();
    void thread_add_ln37_fu_1327_p2();
    void thread_add_ln38_fu_1186_p2();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_c_fu_1172_p2();
    void thread_conv_out_V_address0();
    void thread_conv_out_V_ce0();
    void thread_f_fu_1088_p2();
    void thread_i_fu_1222_p2();
    void thread_icmp_ln10_fu_1082_p2();
    void thread_icmp_ln13_fu_1104_p2();
    void thread_icmp_ln1494_fu_1413_p2();
    void thread_icmp_ln16_fu_1166_p2();
    void thread_icmp_ln20_fu_1210_p2();
    void thread_icmp_ln23_fu_1351_p2();
    void thread_icmp_ln37_fu_1333_p2();
    void thread_icmp_ln38_fu_1192_p2();
    void thread_j_fu_1363_p2();
    void thread_max_pool_out_0_0_0_V_address0();
    void thread_max_pool_out_0_0_0_V_ce0();
    void thread_max_pool_out_0_0_0_V_d0();
    void thread_max_pool_out_0_0_0_V_we0();
    void thread_max_pool_out_0_0_1_V_address0();
    void thread_max_pool_out_0_0_1_V_ce0();
    void thread_max_pool_out_0_0_1_V_d0();
    void thread_max_pool_out_0_0_1_V_we0();
    void thread_max_pool_out_0_0_2_V_address0();
    void thread_max_pool_out_0_0_2_V_ce0();
    void thread_max_pool_out_0_0_2_V_d0();
    void thread_max_pool_out_0_0_2_V_we0();
    void thread_max_pool_out_0_0_3_V_address0();
    void thread_max_pool_out_0_0_3_V_ce0();
    void thread_max_pool_out_0_0_3_V_d0();
    void thread_max_pool_out_0_0_3_V_we0();
    void thread_max_pool_out_0_0_4_V_address0();
    void thread_max_pool_out_0_0_4_V_ce0();
    void thread_max_pool_out_0_0_4_V_d0();
    void thread_max_pool_out_0_0_4_V_we0();
    void thread_max_pool_out_0_0_5_V_address0();
    void thread_max_pool_out_0_0_5_V_ce0();
    void thread_max_pool_out_0_0_5_V_d0();
    void thread_max_pool_out_0_0_5_V_we0();
    void thread_max_pool_out_0_1_0_V_address0();
    void thread_max_pool_out_0_1_0_V_ce0();
    void thread_max_pool_out_0_1_0_V_d0();
    void thread_max_pool_out_0_1_0_V_we0();
    void thread_max_pool_out_0_1_1_V_address0();
    void thread_max_pool_out_0_1_1_V_ce0();
    void thread_max_pool_out_0_1_1_V_d0();
    void thread_max_pool_out_0_1_1_V_we0();
    void thread_max_pool_out_0_1_2_V_address0();
    void thread_max_pool_out_0_1_2_V_ce0();
    void thread_max_pool_out_0_1_2_V_d0();
    void thread_max_pool_out_0_1_2_V_we0();
    void thread_max_pool_out_0_1_3_V_address0();
    void thread_max_pool_out_0_1_3_V_ce0();
    void thread_max_pool_out_0_1_3_V_d0();
    void thread_max_pool_out_0_1_3_V_we0();
    void thread_max_pool_out_0_1_4_V_address0();
    void thread_max_pool_out_0_1_4_V_ce0();
    void thread_max_pool_out_0_1_4_V_d0();
    void thread_max_pool_out_0_1_4_V_we0();
    void thread_max_pool_out_0_1_5_V_address0();
    void thread_max_pool_out_0_1_5_V_ce0();
    void thread_max_pool_out_0_1_5_V_d0();
    void thread_max_pool_out_0_1_5_V_we0();
    void thread_max_pool_out_0_2_0_V_address0();
    void thread_max_pool_out_0_2_0_V_ce0();
    void thread_max_pool_out_0_2_0_V_d0();
    void thread_max_pool_out_0_2_0_V_we0();
    void thread_max_pool_out_0_2_1_V_address0();
    void thread_max_pool_out_0_2_1_V_ce0();
    void thread_max_pool_out_0_2_1_V_d0();
    void thread_max_pool_out_0_2_1_V_we0();
    void thread_max_pool_out_0_2_2_V_address0();
    void thread_max_pool_out_0_2_2_V_ce0();
    void thread_max_pool_out_0_2_2_V_d0();
    void thread_max_pool_out_0_2_2_V_we0();
    void thread_max_pool_out_0_2_3_V_address0();
    void thread_max_pool_out_0_2_3_V_ce0();
    void thread_max_pool_out_0_2_3_V_d0();
    void thread_max_pool_out_0_2_3_V_we0();
    void thread_max_pool_out_0_2_4_V_address0();
    void thread_max_pool_out_0_2_4_V_ce0();
    void thread_max_pool_out_0_2_4_V_d0();
    void thread_max_pool_out_0_2_4_V_we0();
    void thread_max_pool_out_0_2_5_V_address0();
    void thread_max_pool_out_0_2_5_V_ce0();
    void thread_max_pool_out_0_2_5_V_d0();
    void thread_max_pool_out_0_2_5_V_we0();
    void thread_max_pool_out_1_0_0_V_address0();
    void thread_max_pool_out_1_0_0_V_ce0();
    void thread_max_pool_out_1_0_0_V_d0();
    void thread_max_pool_out_1_0_0_V_we0();
    void thread_max_pool_out_1_0_1_V_address0();
    void thread_max_pool_out_1_0_1_V_ce0();
    void thread_max_pool_out_1_0_1_V_d0();
    void thread_max_pool_out_1_0_1_V_we0();
    void thread_max_pool_out_1_0_2_V_address0();
    void thread_max_pool_out_1_0_2_V_ce0();
    void thread_max_pool_out_1_0_2_V_d0();
    void thread_max_pool_out_1_0_2_V_we0();
    void thread_max_pool_out_1_0_3_V_address0();
    void thread_max_pool_out_1_0_3_V_ce0();
    void thread_max_pool_out_1_0_3_V_d0();
    void thread_max_pool_out_1_0_3_V_we0();
    void thread_max_pool_out_1_0_4_V_address0();
    void thread_max_pool_out_1_0_4_V_ce0();
    void thread_max_pool_out_1_0_4_V_d0();
    void thread_max_pool_out_1_0_4_V_we0();
    void thread_max_pool_out_1_0_5_V_address0();
    void thread_max_pool_out_1_0_5_V_ce0();
    void thread_max_pool_out_1_0_5_V_d0();
    void thread_max_pool_out_1_0_5_V_we0();
    void thread_max_pool_out_1_1_0_V_address0();
    void thread_max_pool_out_1_1_0_V_ce0();
    void thread_max_pool_out_1_1_0_V_d0();
    void thread_max_pool_out_1_1_0_V_we0();
    void thread_max_pool_out_1_1_1_V_address0();
    void thread_max_pool_out_1_1_1_V_ce0();
    void thread_max_pool_out_1_1_1_V_d0();
    void thread_max_pool_out_1_1_1_V_we0();
    void thread_max_pool_out_1_1_2_V_address0();
    void thread_max_pool_out_1_1_2_V_ce0();
    void thread_max_pool_out_1_1_2_V_d0();
    void thread_max_pool_out_1_1_2_V_we0();
    void thread_max_pool_out_1_1_3_V_address0();
    void thread_max_pool_out_1_1_3_V_ce0();
    void thread_max_pool_out_1_1_3_V_d0();
    void thread_max_pool_out_1_1_3_V_we0();
    void thread_max_pool_out_1_1_4_V_address0();
    void thread_max_pool_out_1_1_4_V_ce0();
    void thread_max_pool_out_1_1_4_V_d0();
    void thread_max_pool_out_1_1_4_V_we0();
    void thread_max_pool_out_1_1_5_V_address0();
    void thread_max_pool_out_1_1_5_V_ce0();
    void thread_max_pool_out_1_1_5_V_d0();
    void thread_max_pool_out_1_1_5_V_we0();
    void thread_max_pool_out_1_2_0_V_address0();
    void thread_max_pool_out_1_2_0_V_ce0();
    void thread_max_pool_out_1_2_0_V_d0();
    void thread_max_pool_out_1_2_0_V_we0();
    void thread_max_pool_out_1_2_1_V_address0();
    void thread_max_pool_out_1_2_1_V_ce0();
    void thread_max_pool_out_1_2_1_V_d0();
    void thread_max_pool_out_1_2_1_V_we0();
    void thread_max_pool_out_1_2_2_V_address0();
    void thread_max_pool_out_1_2_2_V_ce0();
    void thread_max_pool_out_1_2_2_V_d0();
    void thread_max_pool_out_1_2_2_V_we0();
    void thread_max_pool_out_1_2_3_V_address0();
    void thread_max_pool_out_1_2_3_V_ce0();
    void thread_max_pool_out_1_2_3_V_d0();
    void thread_max_pool_out_1_2_3_V_we0();
    void thread_max_pool_out_1_2_4_V_address0();
    void thread_max_pool_out_1_2_4_V_ce0();
    void thread_max_pool_out_1_2_4_V_d0();
    void thread_max_pool_out_1_2_4_V_we0();
    void thread_max_pool_out_1_2_5_V_address0();
    void thread_max_pool_out_1_2_5_V_ce0();
    void thread_max_pool_out_1_2_5_V_d0();
    void thread_max_pool_out_1_2_5_V_we0();
    void thread_max_pool_out_2_0_0_V_address0();
    void thread_max_pool_out_2_0_0_V_ce0();
    void thread_max_pool_out_2_0_0_V_d0();
    void thread_max_pool_out_2_0_0_V_we0();
    void thread_max_pool_out_2_0_1_V_address0();
    void thread_max_pool_out_2_0_1_V_ce0();
    void thread_max_pool_out_2_0_1_V_d0();
    void thread_max_pool_out_2_0_1_V_we0();
    void thread_max_pool_out_2_0_2_V_address0();
    void thread_max_pool_out_2_0_2_V_ce0();
    void thread_max_pool_out_2_0_2_V_d0();
    void thread_max_pool_out_2_0_2_V_we0();
    void thread_max_pool_out_2_0_3_V_address0();
    void thread_max_pool_out_2_0_3_V_ce0();
    void thread_max_pool_out_2_0_3_V_d0();
    void thread_max_pool_out_2_0_3_V_we0();
    void thread_max_pool_out_2_0_4_V_address0();
    void thread_max_pool_out_2_0_4_V_ce0();
    void thread_max_pool_out_2_0_4_V_d0();
    void thread_max_pool_out_2_0_4_V_we0();
    void thread_max_pool_out_2_0_5_V_address0();
    void thread_max_pool_out_2_0_5_V_ce0();
    void thread_max_pool_out_2_0_5_V_d0();
    void thread_max_pool_out_2_0_5_V_we0();
    void thread_max_pool_out_2_1_0_V_address0();
    void thread_max_pool_out_2_1_0_V_ce0();
    void thread_max_pool_out_2_1_0_V_d0();
    void thread_max_pool_out_2_1_0_V_we0();
    void thread_max_pool_out_2_1_1_V_address0();
    void thread_max_pool_out_2_1_1_V_ce0();
    void thread_max_pool_out_2_1_1_V_d0();
    void thread_max_pool_out_2_1_1_V_we0();
    void thread_max_pool_out_2_1_2_V_address0();
    void thread_max_pool_out_2_1_2_V_ce0();
    void thread_max_pool_out_2_1_2_V_d0();
    void thread_max_pool_out_2_1_2_V_we0();
    void thread_max_pool_out_2_1_3_V_address0();
    void thread_max_pool_out_2_1_3_V_ce0();
    void thread_max_pool_out_2_1_3_V_d0();
    void thread_max_pool_out_2_1_3_V_we0();
    void thread_max_pool_out_2_1_4_V_address0();
    void thread_max_pool_out_2_1_4_V_ce0();
    void thread_max_pool_out_2_1_4_V_d0();
    void thread_max_pool_out_2_1_4_V_we0();
    void thread_max_pool_out_2_1_5_V_address0();
    void thread_max_pool_out_2_1_5_V_ce0();
    void thread_max_pool_out_2_1_5_V_d0();
    void thread_max_pool_out_2_1_5_V_we0();
    void thread_max_pool_out_2_2_0_V_address0();
    void thread_max_pool_out_2_2_0_V_ce0();
    void thread_max_pool_out_2_2_0_V_d0();
    void thread_max_pool_out_2_2_0_V_we0();
    void thread_max_pool_out_2_2_1_V_address0();
    void thread_max_pool_out_2_2_1_V_ce0();
    void thread_max_pool_out_2_2_1_V_d0();
    void thread_max_pool_out_2_2_1_V_we0();
    void thread_max_pool_out_2_2_2_V_address0();
    void thread_max_pool_out_2_2_2_V_ce0();
    void thread_max_pool_out_2_2_2_V_d0();
    void thread_max_pool_out_2_2_2_V_we0();
    void thread_max_pool_out_2_2_3_V_address0();
    void thread_max_pool_out_2_2_3_V_ce0();
    void thread_max_pool_out_2_2_3_V_d0();
    void thread_max_pool_out_2_2_3_V_we0();
    void thread_max_pool_out_2_2_4_V_address0();
    void thread_max_pool_out_2_2_4_V_ce0();
    void thread_max_pool_out_2_2_4_V_d0();
    void thread_max_pool_out_2_2_4_V_we0();
    void thread_max_pool_out_2_2_5_V_address0();
    void thread_max_pool_out_2_2_5_V_ce0();
    void thread_max_pool_out_2_2_5_V_d0();
    void thread_max_pool_out_2_2_5_V_we0();
    void thread_mpc_fu_1357_p2();
    void thread_mpr_fu_1216_p2();
    void thread_mul_ln1494_fu_1231_p0();
    void thread_mul_ln1494_fu_1231_p00();
    void thread_mul_ln1494_fu_1231_p2();
    void thread_p_shl1_cast_fu_1377_p3();
    void thread_r_fu_1110_p2();
    void thread_select_ln29_fu_1419_p3();
    void thread_select_ln37_fu_1339_p3();
    void thread_select_ln38_fu_1198_p3();
    void thread_shl_ln2_fu_1178_p3();
    void thread_shl_ln_fu_1116_p3();
    void thread_sub_ln1494_fu_1397_p2();
    void thread_tmp_1_fu_1128_p4();
    void thread_tmp_2_fu_1142_p3();
    void thread_tmp_3_fu_1241_p4();
    void thread_tmp_7_fu_1385_p3();
    void thread_trunc_ln203_1_fu_1237_p1();
    void thread_trunc_ln203_fu_1124_p1();
    void thread_zext_ln13_fu_1094_p1();
    void thread_zext_ln1494_3_fu_1368_p1();
    void thread_zext_ln1494_4_fu_1393_p1();
    void thread_zext_ln1494_5_fu_1408_p1();
    void thread_zext_ln203_4_fu_1150_p1();
    void thread_zext_ln203_5_fu_1251_p1();
    void thread_zext_ln203_6_fu_1260_p1();
    void thread_zext_ln203_7_fu_1287_p1();
    void thread_zext_ln203_fu_1138_p1();
    void thread_zext_ln20_fu_1206_p1();
    void thread_zext_ln23_fu_1347_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
