module mult(
    input clk,
    input rst,
    input signed [7:0] mcand,
    input signed [7:0] mplier,
    output signed [15:0] result
);

    reg signed [15:0] temp_result;
    reg signed [7:0] mcand_reg;
    reg signed [7:0] mplier_reg;
    
    initial 
        begin
            mcand_reg <= mcand;
            mplier_reg <= mplier;  
        end
        
     always @ (negedge rst)
        begin
            mcand_reg <= 8'b00000000;
            mplier_reg <= 8'b00000000;
        end
     
     always @ (posedge clk)
        begin     
            temp_result = mcand * mplier;
        end
        
     assign result = temp_result;
endmodule
