// Seed: 1841720710
module module_0;
endmodule
module module_1 (
    input tri0 id_0,
    input wire id_1
);
  uwire id_3 = id_0;
  assign id_3 = 1;
  uwire id_4, id_5;
  assign id_5 = id_0;
  uwire id_6 = 1;
  assign id_4 = 1'b0 + id_4 + 1 - id_3;
  module_0();
endmodule
module module_2 (
    input  logic id_0,
    output logic id_1,
    input  wor   id_2,
    output uwire id_3
);
  always @(posedge 1) begin
    #1 id_1 <= 1 - 1;
    $display(1 == id_0);
  end
  always @(1'b0 or posedge (1 & id_2) + !1) id_1 <= id_0;
  wire id_5;
  module_0();
endmodule
