
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox.v
# synth_design -part xc7z020clg484-3 -top sBox -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top sBox -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 89641 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1500.535 ; gain = 24.895 ; free physical = 247071 ; free virtual = 314811
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'sBox' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox.v:2]
	Parameter SBOX_NUM bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sBox_8' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox.v:24]
	Parameter ENC bound to: 1 - type: integer 
	Parameter DEC bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sBox_8' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox.v:24]
INFO: [Synth 8-6155] done synthesizing module 'sBox' (2#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox.v:2]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.301 ; gain = 70.660 ; free physical = 247025 ; free virtual = 314765
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.301 ; gain = 70.660 ; free physical = 247019 ; free virtual = 314759
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1554.297 ; gain = 78.656 ; free physical = 247020 ; free virtual = 314760
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1562.301 ; gain = 86.660 ; free physical = 247002 ; free virtual = 314742
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      2 Bit         XORs := 20    
	   3 Input      2 Bit         XORs := 16    
	   2 Input      1 Bit         XORs := 216   
	   3 Input      1 Bit         XORs := 4     
	   4 Input      1 Bit         XORs := 16    
+---XORs : 
	                4 Bit    Wide XORs := 8     
	                2 Bit    Wide XORs := 32    
+---Registers : 
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 4     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module sBox_8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      2 Bit         XORs := 5     
	   3 Input      2 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 54    
	   3 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 4     
+---XORs : 
	                4 Bit    Wide XORs := 2     
	                2 Bit    Wide XORs := 8     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1740.062 ; gain = 264.422 ; free physical = 246078 ; free virtual = 313820
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1740.062 ; gain = 264.422 ; free physical = 246077 ; free virtual = 313820
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1740.062 ; gain = 264.422 ; free physical = 246089 ; free virtual = 313832
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1740.062 ; gain = 264.422 ; free physical = 246076 ; free virtual = 313818
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1740.062 ; gain = 264.422 ; free physical = 246076 ; free virtual = 313818
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1740.062 ; gain = 264.422 ; free physical = 246075 ; free virtual = 313817
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1740.062 ; gain = 264.422 ; free physical = 246075 ; free virtual = 313818
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1740.062 ; gain = 264.422 ; free physical = 246074 ; free virtual = 313817
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1740.062 ; gain = 264.422 ; free physical = 246074 ; free virtual = 313817
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |    44|
|2     |LUT3 |    16|
|3     |LUT4 |    44|
|4     |LUT5 |    48|
|5     |LUT6 |    92|
|6     |FDRE |    48|
+------+-----+------+

Report Instance Areas: 
+------+------------+---------+------+
|      |Instance    |Module   |Cells |
+------+------------+---------+------+
|1     |top         |         |   292|
|2     |  \SBOX[0]  |sBox_8   |    73|
|3     |  \SBOX[1]  |sBox_8_0 |    73|
|4     |  \SBOX[2]  |sBox_8_1 |    73|
|5     |  \SBOX[3]  |sBox_8_2 |    73|
+------+------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1740.062 ; gain = 264.422 ; free physical = 246074 ; free virtual = 313816
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1740.062 ; gain = 264.422 ; free physical = 246075 ; free virtual = 313818
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1740.062 ; gain = 264.422 ; free physical = 246078 ; free virtual = 313820
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1850.219 ; gain = 0.000 ; free physical = 245842 ; free virtual = 313585
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
11 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1850.219 ; gain = 374.676 ; free physical = 245884 ; free virtual = 313627
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2411.875 ; gain = 561.656 ; free physical = 245070 ; free virtual = 312813
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2411.875 ; gain = 0.000 ; free physical = 245069 ; free virtual = 312812
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2435.887 ; gain = 0.000 ; free physical = 245085 ; free virtual = 312830
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2545.164 ; gain = 0.004 ; free physical = 244980 ; free virtual = 312723

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 1e63aca20

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2545.164 ; gain = 0.000 ; free physical = 244978 ; free virtual = 312721

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1e63aca20

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2545.164 ; gain = 0.000 ; free physical = 244993 ; free virtual = 312736
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1e63aca20

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2545.164 ; gain = 0.000 ; free physical = 244993 ; free virtual = 312736
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1e63aca20

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2545.164 ; gain = 0.000 ; free physical = 244993 ; free virtual = 312736
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1e63aca20

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2545.164 ; gain = 0.000 ; free physical = 244993 ; free virtual = 312735
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1e63aca20

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2545.164 ; gain = 0.000 ; free physical = 244993 ; free virtual = 312735
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1e63aca20

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2545.164 ; gain = 0.000 ; free physical = 244992 ; free virtual = 312735
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2545.164 ; gain = 0.000 ; free physical = 244992 ; free virtual = 312735
Ending Logic Optimization Task | Checksum: 1e63aca20

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2545.164 ; gain = 0.000 ; free physical = 244992 ; free virtual = 312735

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1e63aca20

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2545.164 ; gain = 0.000 ; free physical = 244992 ; free virtual = 312735

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1e63aca20

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2545.164 ; gain = 0.000 ; free physical = 244992 ; free virtual = 312735

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2545.164 ; gain = 0.000 ; free physical = 244992 ; free virtual = 312735
Ending Netlist Obfuscation Task | Checksum: 1e63aca20

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2545.164 ; gain = 0.000 ; free physical = 244992 ; free virtual = 312735
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2545.164 ; gain = 0.004 ; free physical = 244992 ; free virtual = 312735
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: 1e63aca20
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module sBox ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Pre-processing: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2577.148 ; gain = 0.000 ; free physical = 244972 ; free virtual = 312714
INFO: [Pwropt 34-9] Applying IDT optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
IDT: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2577.152 ; gain = 0.004 ; free physical = 244949 ; free virtual = 312692
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.000 | TNS=0.000 |
INFO: [Pwropt 34-10] Applying ODC optimizations ...
PSMgr Creation: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2577.152 ; gain = 0.004 ; free physical = 244946 ; free virtual = 312688
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2761.316 ; gain = 184.164 ; free physical = 244941 ; free virtual = 312684
Power optimization passes: Time (s): cpu = 00:00:00.88 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2761.316 ; gain = 184.168 ; free physical = 244941 ; free virtual = 312684

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2761.316 ; gain = 0.000 ; free physical = 244948 ; free virtual = 312691


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design sBox ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports

Number of Slice Registers augmented: 0 newly gated: 0 Total: 48
Number of SRLs augmented: 0  newly gated: 0 Total: 0
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/0 RAMS dropped: 0/0 Clusters dropped: 0/0 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: 1e63aca20

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2761.316 ; gain = 0.000 ; free physical = 244947 ; free virtual = 312690
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: 1e63aca20
Power optimization: Time (s): cpu = 00:00:00.91 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2761.316 ; gain = 216.152 ; free physical = 244952 ; free virtual = 312694
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 27790952 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1e63aca20

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2761.316 ; gain = 0.000 ; free physical = 244983 ; free virtual = 312726
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: 1e63aca20

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2761.316 ; gain = 0.000 ; free physical = 244983 ; free virtual = 312726
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: 1e63aca20

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2761.316 ; gain = 0.000 ; free physical = 244982 ; free virtual = 312725
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: 1e63aca20

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2761.316 ; gain = 0.000 ; free physical = 244982 ; free virtual = 312725
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1e63aca20

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2761.316 ; gain = 0.000 ; free physical = 244982 ; free virtual = 312725

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2761.316 ; gain = 0.000 ; free physical = 244982 ; free virtual = 312725
Ending Netlist Obfuscation Task | Checksum: 1e63aca20

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2761.316 ; gain = 0.000 ; free physical = 244982 ; free virtual = 312725
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2761.316 ; gain = 0.000 ; free physical = 244916 ; free virtual = 312657
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: f63d49c5

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2761.316 ; gain = 0.000 ; free physical = 244919 ; free virtual = 312660
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2761.316 ; gain = 0.000 ; free physical = 244919 ; free virtual = 312660

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 0b7fecd3

Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2761.316 ; gain = 0.000 ; free physical = 246034 ; free virtual = 313774

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: b5b5cefb

Time (s): cpu = 00:00:00.77 ; elapsed = 00:00:00.50 . Memory (MB): peak = 2761.316 ; gain = 0.000 ; free physical = 246066 ; free virtual = 313806

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: b5b5cefb

Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.50 . Memory (MB): peak = 2761.316 ; gain = 0.000 ; free physical = 246067 ; free virtual = 313807
Phase 1 Placer Initialization | Checksum: b5b5cefb

Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2761.316 ; gain = 0.000 ; free physical = 246067 ; free virtual = 313807

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 6bdcde1c

Time (s): cpu = 00:00:00.99 ; elapsed = 00:00:00.61 . Memory (MB): peak = 2761.316 ; gain = 0.000 ; free physical = 246116 ; free virtual = 313856
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2 Global Placement | Checksum: 2added1e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2761.316 ; gain = 0.000 ; free physical = 247146 ; free virtual = 314886

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2added1e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2761.316 ; gain = 0.000 ; free physical = 247145 ; free virtual = 314885

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 0ec708ae

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2761.316 ; gain = 0.000 ; free physical = 247144 ; free virtual = 314884

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 7e8c7c10

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2761.316 ; gain = 0.000 ; free physical = 247143 ; free virtual = 314882

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 7e8c7c10

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2761.316 ; gain = 0.000 ; free physical = 247143 ; free virtual = 314882

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1d4e95a68

Time (s): cpu = 00:00:06 ; elapsed = 00:00:01 . Memory (MB): peak = 2761.316 ; gain = 0.000 ; free physical = 247171 ; free virtual = 314911

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1490f21e1

Time (s): cpu = 00:00:06 ; elapsed = 00:00:01 . Memory (MB): peak = 2761.316 ; gain = 0.000 ; free physical = 247171 ; free virtual = 314911

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1490f21e1

Time (s): cpu = 00:00:06 ; elapsed = 00:00:01 . Memory (MB): peak = 2761.316 ; gain = 0.000 ; free physical = 247171 ; free virtual = 314911
Phase 3 Detail Placement | Checksum: 1490f21e1

Time (s): cpu = 00:00:06 ; elapsed = 00:00:01 . Memory (MB): peak = 2761.316 ; gain = 0.000 ; free physical = 247171 ; free virtual = 314911

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 1490f21e1

Time (s): cpu = 00:00:06 ; elapsed = 00:00:01 . Memory (MB): peak = 2761.316 ; gain = 0.000 ; free physical = 247171 ; free virtual = 314911

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1490f21e1

Time (s): cpu = 00:00:06 ; elapsed = 00:00:01 . Memory (MB): peak = 2761.316 ; gain = 0.000 ; free physical = 247171 ; free virtual = 314911

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1490f21e1

Time (s): cpu = 00:00:06 ; elapsed = 00:00:01 . Memory (MB): peak = 2761.316 ; gain = 0.000 ; free physical = 247171 ; free virtual = 314911

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2761.316 ; gain = 0.000 ; free physical = 247171 ; free virtual = 314911
Phase 4.4 Final Placement Cleanup | Checksum: 233cc7ed3

Time (s): cpu = 00:00:06 ; elapsed = 00:00:01 . Memory (MB): peak = 2761.316 ; gain = 0.000 ; free physical = 247171 ; free virtual = 314911
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 233cc7ed3

Time (s): cpu = 00:00:06 ; elapsed = 00:00:01 . Memory (MB): peak = 2761.316 ; gain = 0.000 ; free physical = 247171 ; free virtual = 314911
Ending Placer Task | Checksum: 140ea9bfc

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2761.316 ; gain = 0.000 ; free physical = 247186 ; free virtual = 314926
INFO: [Common 17-83] Releasing license: Implementation
10 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2761.316 ; gain = 0.000 ; free physical = 247186 ; free virtual = 314926
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2761.316 ; gain = 0.000 ; free physical = 247187 ; free virtual = 314927

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.000 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: fe3d71b9

Time (s): cpu = 00:00:00.73 ; elapsed = 00:00:00.54 . Memory (MB): peak = 2761.316 ; gain = 0.000 ; free physical = 247181 ; free virtual = 314921
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.000 | TNS=0.000 |

Phase 2 Fanout Optimization
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 4 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 Fanout Optimization | Checksum: fe3d71b9

Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:00.62 . Memory (MB): peak = 2761.316 ; gain = 0.000 ; free physical = 247181 ; free virtual = 314921

Phase 3 Placement Based Optimization
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 3 Placement Based Optimization | Checksum: fe3d71b9

Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:00.63 . Memory (MB): peak = 2761.316 ; gain = 0.000 ; free physical = 247181 ; free virtual = 314921

Phase 4 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 4 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2761.316 ; gain = 0.000 ; free physical = 247181 ; free virtual = 314921
Phase 4 Rewire | Checksum: fe3d71b9

Time (s): cpu = 00:00:00.85 ; elapsed = 00:00:00.64 . Memory (MB): peak = 2761.316 ; gain = 0.000 ; free physical = 247181 ; free virtual = 314921

Phase 5 Critical Cell Optimization
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 5 Critical Cell Optimization | Checksum: fe3d71b9

Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:00.65 . Memory (MB): peak = 2761.316 ; gain = 0.000 ; free physical = 247181 ; free virtual = 314920

Phase 6 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 6 DSP Register Optimization | Checksum: fe3d71b9

Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:00.65 . Memory (MB): peak = 2761.316 ; gain = 0.000 ; free physical = 247180 ; free virtual = 314920

Phase 7 BRAM Register Optimization
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 7 BRAM Register Optimization | Checksum: fe3d71b9

Time (s): cpu = 00:00:00.87 ; elapsed = 00:00:00.66 . Memory (MB): peak = 2761.316 ; gain = 0.000 ; free physical = 247180 ; free virtual = 314920

Phase 8 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 8 URAM Register Optimization | Checksum: fe3d71b9

Time (s): cpu = 00:00:00.88 ; elapsed = 00:00:00.67 . Memory (MB): peak = 2761.316 ; gain = 0.000 ; free physical = 247180 ; free virtual = 314920

Phase 9 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 9 Shift Register Optimization | Checksum: fe3d71b9

Time (s): cpu = 00:00:00.89 ; elapsed = 00:00:00.68 . Memory (MB): peak = 2761.316 ; gain = 0.000 ; free physical = 247180 ; free virtual = 314920

Phase 10 Critical Pin Optimization
INFO: [Physopt 32-607] No candidate nets found for critical-pin optimization.
INFO: [Physopt 32-608] Optimized 0 net.  Swapped 0 pin.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 10 Critical Pin Optimization | Checksum: fe3d71b9

Time (s): cpu = 00:00:00.89 ; elapsed = 00:00:00.68 . Memory (MB): peak = 2761.316 ; gain = 0.000 ; free physical = 247180 ; free virtual = 314920

Phase 11 Very High Fanout Optimization
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 11 Very High Fanout Optimization | Checksum: fe3d71b9

Time (s): cpu = 00:00:00.90 ; elapsed = 00:00:00.69 . Memory (MB): peak = 2761.316 ; gain = 0.000 ; free physical = 247180 ; free virtual = 314920

Phase 12 BRAM Enable Optimization
Phase 12 BRAM Enable Optimization | Checksum: fe3d71b9

Time (s): cpu = 00:00:00.90 ; elapsed = 00:00:00.69 . Memory (MB): peak = 2761.316 ; gain = 0.000 ; free physical = 247180 ; free virtual = 314920
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2761.316 ; gain = 0.000 ; free physical = 247180 ; free virtual = 314920
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=0.000 | TNS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Placement Based    |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Rewire             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register       |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register     |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Pin       |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Enable        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |          11  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2761.316 ; gain = 0.000 ; free physical = 247180 ; free virtual = 314920
Ending Physical Synthesis Task | Checksum: fe3d71b9

Time (s): cpu = 00:00:00.90 ; elapsed = 00:00:00.70 . Memory (MB): peak = 2761.316 ; gain = 0.000 ; free physical = 247180 ; free virtual = 314920
INFO: [Common 17-83] Releasing license: Implementation
33 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2761.316 ; gain = 0.000 ; free physical = 247181 ; free virtual = 314921
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2761.316 ; gain = 0.000 ; free physical = 247189 ; free virtual = 314929
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2761.316 ; gain = 0.000 ; free physical = 247185 ; free virtual = 314926
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 4aad5237 ConstDB: 0 ShapeSum: 0 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "sbox_in[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sbox_in[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sbox_in[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sbox_in[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sbox_in[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sbox_in[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sbox_in[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sbox_in[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sbox_in[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sbox_in[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "enc_dec" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "enc_dec". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sbox_in[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sbox_in[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "sbox_in[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sbox_in[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sbox_in[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sbox_in[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sbox_in[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sbox_in[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sbox_in[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sbox_in[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sbox_in[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sbox_in[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sbox_in[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sbox_in[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sbox_in[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sbox_in[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sbox_in[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sbox_in[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sbox_in[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sbox_in[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sbox_in[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sbox_in[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sbox_in[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sbox_in[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sbox_in[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sbox_in[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sbox_in[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sbox_in[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sbox_in[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sbox_in[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sbox_in[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sbox_in[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sbox_in[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sbox_in[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sbox_in[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sbox_in[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sbox_in[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sbox_in[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sbox_in[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sbox_in[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sbox_in[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sbox_in[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sbox_in[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sbox_in[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sbox_in[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sbox_in[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sbox_in[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sbox_in[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sbox_in[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sbox_in[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sbox_in[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sbox_in[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sbox_in[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sbox_in[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: 1baab61f8

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2761.316 ; gain = 0.000 ; free physical = 246832 ; free virtual = 314574
Post Restoration Checksum: NetGraph: e24feada NumContArr: d85b771e Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1baab61f8

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2761.316 ; gain = 0.000 ; free physical = 246798 ; free virtual = 314539

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1baab61f8

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2761.316 ; gain = 0.000 ; free physical = 246761 ; free virtual = 314502

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1baab61f8

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2761.316 ; gain = 0.000 ; free physical = 246761 ; free virtual = 314502
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1b57ad983

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2761.316 ; gain = 0.000 ; free physical = 246755 ; free virtual = 314496
Phase 2 Router Initialization | Checksum: 1b57ad983

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2761.316 ; gain = 0.000 ; free physical = 246754 ; free virtual = 314496

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: e655332a

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2761.316 ; gain = 0.000 ; free physical = 246753 ; free virtual = 314495

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 32
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: ec539604

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2761.316 ; gain = 0.000 ; free physical = 246740 ; free virtual = 314481
Phase 4 Rip-up And Reroute | Checksum: ec539604

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2761.316 ; gain = 0.000 ; free physical = 246740 ; free virtual = 314481

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: ec539604

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2761.316 ; gain = 0.000 ; free physical = 246739 ; free virtual = 314481

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: ec539604

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2761.316 ; gain = 0.000 ; free physical = 246739 ; free virtual = 314481
Phase 5 Delay and Skew Optimization | Checksum: ec539604

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2761.316 ; gain = 0.000 ; free physical = 246739 ; free virtual = 314481

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: ec539604

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2761.316 ; gain = 0.000 ; free physical = 246738 ; free virtual = 314480
Phase 6.1 Hold Fix Iter | Checksum: ec539604

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2761.316 ; gain = 0.000 ; free physical = 246738 ; free virtual = 314480
Phase 6 Post Hold Fix | Checksum: ec539604

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2761.316 ; gain = 0.000 ; free physical = 246738 ; free virtual = 314479

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0126333 %
  Global Horizontal Routing Utilization  = 0.0174949 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: ec539604

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2761.316 ; gain = 0.000 ; free physical = 246733 ; free virtual = 314475

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: ec539604

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2761.316 ; gain = 0.000 ; free physical = 246731 ; free virtual = 314473

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: a9ee2041

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2761.316 ; gain = 0.000 ; free physical = 246742 ; free virtual = 314483

Phase 10 Post Router Timing
Phase 10 Post Router Timing | Checksum: a9ee2041

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2761.316 ; gain = 0.000 ; free physical = 246743 ; free virtual = 314485
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2761.316 ; gain = 0.000 ; free physical = 246774 ; free virtual = 314515

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
7 Infos, 34 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 2761.316 ; gain = 0.000 ; free physical = 246773 ; free virtual = 314514
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2761.316 ; gain = 0.000 ; free physical = 246774 ; free virtual = 314515
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2761.316 ; gain = 0.000 ; free physical = 246764 ; free virtual = 314506
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2761.316 ; gain = 0.000 ; free physical = 246753 ; free virtual = 314495
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox/post_route.dcp' has been generated.
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 2880.801 ; gain = 0.000 ; free physical = 247762 ; free virtual = 315501
INFO: [Common 17-206] Exiting Vivado at Wed Jan 12 20:49:41 2022...
