/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [6:0] _01_;
  wire [9:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [4:0] celloutsig_0_11z;
  wire [16:0] celloutsig_0_12z;
  wire [15:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [2:0] celloutsig_0_17z;
  wire [11:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [4:0] celloutsig_0_20z;
  wire celloutsig_0_23z;
  wire [3:0] celloutsig_0_36z;
  wire [6:0] celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire [14:0] celloutsig_0_40z;
  wire [3:0] celloutsig_0_41z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [9:0] celloutsig_0_6z;
  wire [24:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [7:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire [2:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [4:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_8z = !(celloutsig_1_3z ? celloutsig_1_3z : celloutsig_1_6z[4]);
  assign celloutsig_0_15z = !(celloutsig_0_12z[7] ? celloutsig_0_4z : celloutsig_0_3z);
  assign celloutsig_0_23z = !(_00_ ? celloutsig_0_12z[16] : celloutsig_0_19z);
  assign celloutsig_0_38z = { celloutsig_0_6z[8:3], celloutsig_0_10z } + celloutsig_0_12z[10:4];
  assign celloutsig_0_40z = { celloutsig_0_17z[1], _01_[3:1], _00_, celloutsig_0_20z, celloutsig_0_11z } + { celloutsig_0_7z[20:17], celloutsig_0_6z, celloutsig_0_23z };
  assign celloutsig_0_6z = { in_data[20:16], celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_1z, 1'h1 } + { in_data[28:20], celloutsig_0_3z };
  assign celloutsig_0_9z = celloutsig_0_6z[7:0] + { celloutsig_0_6z[7:2], 1'h1, celloutsig_0_1z };
  assign celloutsig_0_12z = in_data[45:29] + { celloutsig_0_0z[8:0], celloutsig_0_9z };
  assign celloutsig_0_17z = { _01_[2:1], _00_ } + { in_data[46:45], celloutsig_0_10z };
  assign celloutsig_0_18z = { celloutsig_0_14z[13:9], celloutsig_0_9z[7:2], celloutsig_0_8z } + in_data[27:16];
  reg [3:0] _12_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _12_ <= 4'h0;
    else _12_ <= { celloutsig_0_7z[10:9], celloutsig_0_8z, celloutsig_0_1z };
  assign { _01_[3:1], _00_ } = _12_;
  assign celloutsig_1_9z = { celloutsig_1_6z[2:1], celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_8z } == { in_data[189:176], celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_1z };
  assign celloutsig_0_19z = { celloutsig_0_7z[19:9], celloutsig_0_1z } == { celloutsig_0_9z[3:2], celloutsig_0_6z };
  assign celloutsig_1_10z = { in_data[127:122], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z } < { celloutsig_1_6z[3:1], celloutsig_1_9z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_6z[4:1], celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_8z };
  assign celloutsig_0_8z = { in_data[15:12], celloutsig_0_3z } < celloutsig_0_7z[12:8];
  assign celloutsig_1_1z = celloutsig_1_0z & ~(in_data[112]);
  assign celloutsig_1_3z = celloutsig_1_1z & ~(in_data[142]);
  assign celloutsig_1_5z = celloutsig_1_1z & ~(celloutsig_1_2z);
  assign celloutsig_0_1z = celloutsig_0_0z[2] & ~(in_data[7]);
  assign celloutsig_0_36z = celloutsig_0_19z ? { in_data[18:16], celloutsig_0_15z } : { celloutsig_0_9z[2:1], celloutsig_0_23z, celloutsig_0_3z };
  assign celloutsig_0_41z = celloutsig_0_38z[6] ? { celloutsig_0_36z[3:1], celloutsig_0_39z } : in_data[61:58];
  assign celloutsig_1_6z[4:1] = in_data[188] ? { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_1z } : in_data[111:108];
  assign celloutsig_1_18z = celloutsig_1_13z ? { celloutsig_1_4z, celloutsig_1_2z, 1'h1 } : { celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_11z };
  assign celloutsig_0_11z = celloutsig_0_0z[3] ? celloutsig_0_7z[17:13] : in_data[59:55];
  assign { celloutsig_0_14z[15:9], celloutsig_0_14z[0] } = celloutsig_0_7z[21] ? { celloutsig_0_12z[13:8], celloutsig_0_4z, celloutsig_0_5z } : { in_data[11:5], 1'h1 };
  assign celloutsig_0_20z = celloutsig_0_6z[2] ? { celloutsig_0_18z[4:2], 1'h1, celloutsig_0_4z } : { celloutsig_0_15z, _01_[3:1], _00_ };
  assign celloutsig_0_7z = - { in_data[11:1], 2'h3, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_5z };
  assign celloutsig_0_3z = & celloutsig_0_0z[5:0];
  assign celloutsig_0_39z = & { celloutsig_0_17z, celloutsig_0_9z[2:0] };
  assign celloutsig_1_4z = & { celloutsig_1_3z, in_data[106:103] };
  assign celloutsig_1_11z = & { celloutsig_1_6z[3:1], celloutsig_1_3z };
  assign celloutsig_0_10z = & celloutsig_0_9z[2:0];
  assign celloutsig_1_0z = in_data[184] & in_data[171];
  assign celloutsig_1_2z = celloutsig_1_0z & celloutsig_1_1z;
  assign celloutsig_0_5z = celloutsig_0_1z & celloutsig_0_3z;
  assign celloutsig_1_7z = celloutsig_1_5z & celloutsig_1_3z;
  assign celloutsig_1_13z = celloutsig_1_0z & celloutsig_1_10z;
  assign celloutsig_1_19z = celloutsig_1_6z[1] & celloutsig_1_7z;
  assign celloutsig_0_0z = in_data[10:1] ^ in_data[66:57];
  assign celloutsig_0_4z = ~((celloutsig_0_3z & celloutsig_0_3z) | 1'h1);
  assign { _01_[6:4], _01_[0] } = { celloutsig_0_14z[10:9], celloutsig_0_9z[7], _00_ };
  assign celloutsig_0_14z[8:1] = celloutsig_0_9z;
  assign celloutsig_1_6z[0] = celloutsig_1_5z;
  assign { out_data[130:128], out_data[96], out_data[46:32], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_40z, celloutsig_0_41z };
endmodule
