{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 22 14:01:00 2018 " "Info: Processing started: Tue May 22 14:01:00 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off PB -c PB --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off PB -c PB --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "STOR5 PB 12.132 ns Longest " "Info: Longest tpd from source pin \"STOR5\" to destination pin \"PB\" is 12.132 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.914 ns) 0.914 ns STOR5 1 PIN PIN_34 1 " "Info: 1: + IC(0.000 ns) + CELL(0.914 ns) = 0.914 ns; Loc. = PIN_34; Fanout = 1; PIN Node = 'STOR5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { STOR5 } "NODE_NAME" } } { "PB.bdf" "" { Schematic "D:/Monday/Project/HardWiring/Controller/PB/PB.bdf" { { 272 88 256 288 "STOR5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.202 ns) + CELL(0.521 ns) 6.637 ns inst~286 2 COMB LCCOMB_X1_Y3_N0 1 " "Info: 2: + IC(5.202 ns) + CELL(0.521 ns) = 6.637 ns; Loc. = LCCOMB_X1_Y3_N0; Fanout = 1; COMB Node = 'inst~286'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.723 ns" { STOR5 inst~286 } "NODE_NAME" } } { "PB.bdf" "" { Schematic "D:/Monday/Project/HardWiring/Controller/PB/PB.bdf" { { 168 768 832 216 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.289 ns) + CELL(0.521 ns) 7.447 ns inst~287 3 COMB LCCOMB_X1_Y3_N2 1 " "Info: 3: + IC(0.289 ns) + CELL(0.521 ns) = 7.447 ns; Loc. = LCCOMB_X1_Y3_N2; Fanout = 1; COMB Node = 'inst~287'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.810 ns" { inst~286 inst~287 } "NODE_NAME" } } { "PB.bdf" "" { Schematic "D:/Monday/Project/HardWiring/Controller/PB/PB.bdf" { { 168 768 832 216 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.287 ns) + CELL(0.178 ns) 7.912 ns inst~288 4 COMB LCCOMB_X1_Y3_N28 1 " "Info: 4: + IC(0.287 ns) + CELL(0.178 ns) = 7.912 ns; Loc. = LCCOMB_X1_Y3_N28; Fanout = 1; COMB Node = 'inst~288'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.465 ns" { inst~287 inst~288 } "NODE_NAME" } } { "PB.bdf" "" { Schematic "D:/Monday/Project/HardWiring/Controller/PB/PB.bdf" { { 168 768 832 216 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.284 ns) + CELL(0.178 ns) 8.374 ns inst~289 5 COMB LCCOMB_X1_Y3_N22 1 " "Info: 5: + IC(0.284 ns) + CELL(0.178 ns) = 8.374 ns; Loc. = LCCOMB_X1_Y3_N22; Fanout = 1; COMB Node = 'inst~289'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.462 ns" { inst~288 inst~289 } "NODE_NAME" } } { "PB.bdf" "" { Schematic "D:/Monday/Project/HardWiring/Controller/PB/PB.bdf" { { 168 768 832 216 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.858 ns) + CELL(2.900 ns) 12.132 ns PB 6 PIN PIN_41 0 " "Info: 6: + IC(0.858 ns) + CELL(2.900 ns) = 12.132 ns; Loc. = PIN_41; Fanout = 0; PIN Node = 'PB'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.758 ns" { inst~289 PB } "NODE_NAME" } } { "PB.bdf" "" { Schematic "D:/Monday/Project/HardWiring/Controller/PB/PB.bdf" { { 184 872 1048 200 "PB" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.212 ns ( 42.96 % ) " "Info: Total cell delay = 5.212 ns ( 42.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.920 ns ( 57.04 % ) " "Info: Total interconnect delay = 6.920 ns ( 57.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.132 ns" { STOR5 inst~286 inst~287 inst~288 inst~289 PB } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.132 ns" { STOR5 {} STOR5~combout {} inst~286 {} inst~287 {} inst~288 {} inst~289 {} PB {} } { 0.000ns 0.000ns 5.202ns 0.289ns 0.287ns 0.284ns 0.858ns } { 0.000ns 0.914ns 0.521ns 0.521ns 0.178ns 0.178ns 2.900ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "176 " "Info: Peak virtual memory: 176 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 22 14:01:01 2018 " "Info: Processing ended: Tue May 22 14:01:01 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
