// Seed: 1483982912
module module_0;
endmodule
module module_1 (
    input tri0 id_0,
    output supply1 id_1,
    input wor id_2,
    input tri1 id_3,
    output supply0 id_4,
    input tri0 id_5,
    output wand id_6,
    output logic id_7,
    output tri id_8,
    input tri0 id_9,
    input wor id_10,
    input supply0 id_11,
    output tri0 id_12,
    input tri0 id_13,
    input wand id_14,
    output uwire id_15,
    output supply1 id_16,
    output tri id_17,
    input wire id_18,
    input wire id_19,
    input tri0 id_20,
    input tri1 id_21,
    input uwire id_22,
    input tri0 id_23,
    input tri1 id_24
);
  module_0();
  always id_7 <= 1;
  assign id_8 = 1;
endmodule
