#! /usr/share/iverilog-0.9.7/bin/vvp
:ivl_version "0.9.7 " "(v0_9_6)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x1babaf0 .scope module, "alu_test" "alu_test" 2 16;
 .timescale 0 0;
v0x1bde450_0 .var "ctrl", 2 0;
v0x1bde520_0 .var "data0", 7 0;
v0x1bde5a0_0 .var "data1", 7 0;
v0x1bde620_0 .net "result", 7 0, v0x1bdcad0_0; 1 drivers
S_0x1babd00 .scope module, "alu" "alu_top" 2 25, 3 25, S_0x1babaf0;
 .timescale 0 0;
v0x1bdddf0_0 .net "ctrl_i", 2 0, v0x1bde450_0; 1 drivers
v0x1bddea0_0 .net "data0_i", 7 0, v0x1bde520_0; 1 drivers
v0x1bddf20_0 .net "data1_i", 7 0, v0x1bde5a0_0; 1 drivers
v0x1bddfa0_0 .net "div_result", 7 0, L_0x1bdeb60; 1 drivers
v0x1bde050_0 .net "mod_result", 7 0, L_0x1bdec00; 1 drivers
v0x1bde0d0_0 .net "prod_result", 7 0, L_0x1bdeac0; 1 drivers
v0x1bde1e0_0 .net "res_result", 7 0, L_0x1bde800; 1 drivers
v0x1bde2b0_0 .alias "result_o", 7 0, v0x1bde620_0;
v0x1bde380_0 .net "sum_result", 7 0, L_0x1bde6f0; 1 drivers
S_0x1bdda30 .scope module, "suma" "sumador_top" 3 39, 3 101, S_0x1babd00;
 .timescale 0 0;
v0x1bddb20_0 .alias "data0_i", 7 0, v0x1bddea0_0;
v0x1bddc30_0 .alias "data1_i", 7 0, v0x1bddf20_0;
v0x1bddd40_0 .alias "result_o", 7 0, v0x1bde380_0;
L_0x1bde6f0 .arith/sum 8, v0x1bde520_0, v0x1bde5a0_0;
S_0x1bdd7c0 .scope module, "resta" "restador_top" 3 46, 3 126, S_0x1babd00;
 .timescale 0 0;
v0x1bdd8b0_0 .alias "data0_i", 7 0, v0x1bddea0_0;
v0x1bdd930_0 .alias "data1_i", 7 0, v0x1bddf20_0;
v0x1bdd9b0_0 .alias "result_o", 7 0, v0x1bde1e0_0;
L_0x1bde800 .arith/sub 8, v0x1bde520_0, v0x1bde5a0_0;
S_0x1bdd4b0 .scope module, "producto" "productor_top" 3 53, 3 151, S_0x1babd00;
 .timescale 0 0;
v0x1bdd5a0_0 .alias "data0_i", 7 0, v0x1bddea0_0;
v0x1bdd670_0 .alias "data1_i", 7 0, v0x1bddf20_0;
v0x1bdd740_0 .alias "result_o", 7 0, v0x1bde0d0_0;
L_0x1bdeac0 .arith/mult 8, v0x1bde520_0, v0x1bde5a0_0;
S_0x1bdd1b0 .scope module, "division" "divisor_top" 3 60, 3 176, S_0x1babd00;
 .timescale 0 0;
v0x1bdd2a0_0 .alias "data0_i", 7 0, v0x1bddea0_0;
v0x1bdd350_0 .alias "data1_i", 7 0, v0x1bddf20_0;
v0x1bdd400_0 .alias "result_o", 7 0, v0x1bddfa0_0;
L_0x1bdeb60 .arith/div 8, v0x1bde520_0, v0x1bde5a0_0;
S_0x1bdcee0 .scope module, "mod" "modulador_top" 3 67, 3 201, S_0x1babd00;
 .timescale 0 0;
v0x1bdcfd0_0 .alias "data0_i", 7 0, v0x1bddea0_0;
v0x1bdd090_0 .alias "data1_i", 7 0, v0x1bddf20_0;
v0x1bdd130_0 .alias "result_o", 7 0, v0x1bde050_0;
L_0x1bdec00 .arith/mod 8, v0x1bde520_0, v0x1bde5a0_0;
S_0x1bac050 .scope module, "multiplexor" "multiplexor_top" 3 74, 3 225, S_0x1babd00;
 .timescale 0 0;
v0x1bc32f0_0 .alias "ctrl_i", 2 0, v0x1bdddf0_0;
v0x1bdcad0_0 .var "data_o", 7 0;
v0x1bdcb70_0 .alias "portA_i", 7 0, v0x1bde380_0;
v0x1bdcc10_0 .alias "portB_i", 7 0, v0x1bde1e0_0;
v0x1bdccc0_0 .alias "portC_i", 7 0, v0x1bde0d0_0;
v0x1bdcd60_0 .alias "portD_i", 7 0, v0x1bddfa0_0;
v0x1bdce40_0 .alias "portE_i", 7 0, v0x1bde050_0;
E_0x1bab080/0 .event edge, v0x1bc32f0_0, v0x1bdcb70_0, v0x1bdcc10_0, v0x1bdccc0_0;
E_0x1bab080/1 .event edge, v0x1bdcd60_0, v0x1bdce40_0;
E_0x1bab080 .event/or E_0x1bab080/0, E_0x1bab080/1;
    .scope S_0x1bac050;
T_0 ;
    %wait E_0x1bab080;
    %load/v 8, v0x1bc32f0_0, 3;
    %cmpi/u 8, 0, 3;
    %jmp/1 T_0.0, 6;
    %cmpi/u 8, 1, 3;
    %jmp/1 T_0.1, 6;
    %cmpi/u 8, 2, 3;
    %jmp/1 T_0.2, 6;
    %cmpi/u 8, 3, 3;
    %jmp/1 T_0.3, 6;
    %cmpi/u 8, 4, 3;
    %jmp/1 T_0.4, 6;
    %load/v 8, v0x1bdcb70_0, 8;
    %set/v v0x1bdcad0_0, 8, 8;
    %jmp T_0.6;
T_0.0 ;
    %load/v 8, v0x1bdcb70_0, 8;
    %set/v v0x1bdcad0_0, 8, 8;
    %jmp T_0.6;
T_0.1 ;
    %load/v 8, v0x1bdcc10_0, 8;
    %set/v v0x1bdcad0_0, 8, 8;
    %jmp T_0.6;
T_0.2 ;
    %load/v 8, v0x1bdccc0_0, 8;
    %set/v v0x1bdcad0_0, 8, 8;
    %jmp T_0.6;
T_0.3 ;
    %load/v 8, v0x1bdcd60_0, 8;
    %set/v v0x1bdcad0_0, 8, 8;
    %jmp T_0.6;
T_0.4 ;
    %load/v 8, v0x1bdce40_0, 8;
    %set/v v0x1bdcad0_0, 8, 8;
    %jmp T_0.6;
T_0.6 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x1babaf0;
T_1 ;
    %vpi_call 2 36 "$dumpfile", "dump.vcd";
    %vpi_call 2 37 "$dumpvars", 2'sb01, S_0x1babaf0;
    %vpi_call 2 40 "$display", "-- Inicia Simulaci\303\263n --";
    %set/v v0x1bde520_0, 0, 8;
    %set/v v0x1bde5a0_0, 0, 8;
    %set/v v0x1bde450_0, 0, 3;
    %delay 50, 0;
    %movi 8, 10, 8;
    %set/v v0x1bde520_0, 8, 8;
    %movi 8, 1, 8;
    %set/v v0x1bde5a0_0, 8, 8;
    %set/v v0x1bde450_0, 0, 3;
    %vpi_call 2 49 "$display", "Resultado inicial: %d", v0x1bde620_0;
    %vpi_call 2 50 "$display", "--";
    %delay 50, 0;
    %movi 8, 20, 8;
    %set/v v0x1bde520_0, 8, 8;
    %movi 8, 10, 8;
    %set/v v0x1bde5a0_0, 8, 8;
    %movi 8, 1, 3;
    %set/v v0x1bde450_0, 8, 3;
    %vpi_call 2 56 "$display", "Resultado de suma: %d", v0x1bde620_0;
    %vpi_call 2 57 "$display", "--";
    %delay 50, 0;
    %movi 8, 8, 8;
    %set/v v0x1bde520_0, 8, 8;
    %movi 8, 8, 8;
    %set/v v0x1bde5a0_0, 8, 8;
    %movi 8, 2, 3;
    %set/v v0x1bde450_0, 8, 3;
    %vpi_call 2 63 "$display", "Resultado de resta: %d", v0x1bde620_0;
    %vpi_call 2 64 "$display", "--";
    %delay 50, 0;
    %movi 8, 12, 8;
    %set/v v0x1bde520_0, 8, 8;
    %movi 8, 2, 8;
    %set/v v0x1bde5a0_0, 8, 8;
    %movi 8, 3, 3;
    %set/v v0x1bde450_0, 8, 3;
    %vpi_call 2 70 "$display", "Resultado de multiplicaci\303\263n: %d", v0x1bde620_0;
    %vpi_call 2 71 "$display", "--";
    %delay 50, 0;
    %movi 8, 7, 8;
    %set/v v0x1bde520_0, 8, 8;
    %movi 8, 3, 8;
    %set/v v0x1bde5a0_0, 8, 8;
    %movi 8, 4, 3;
    %set/v v0x1bde450_0, 8, 3;
    %vpi_call 2 77 "$display", "Resultado de divisi\303\263n: %d", v0x1bde620_0;
    %vpi_call 2 78 "$display", "--";
    %delay 50, 0;
    %vpi_call 2 82 "$display", "Resultado de m\303\263dulo: %d", v0x1bde620_0;
    %vpi_call 2 83 "$display", "-- Fin de Simulaci\303\263n --";
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "testbench.sv";
    "design.sv";