{
    "10": {
        "name": "NOP",
        "format": "zero",
        "code": [
            {
                "instruction": [
                    "set_cpu_state",
                    "FETCH"
                ],
                "comment": null
            }
        ]
    },
    "11": {
        "name": "HALT",
        "format": "zero",
        "code": [
            {
                "instruction": [
                    "set_cpu_state",
                    "HALT"
                ],
                "comment": null
            }
        ]
    },
    "20": {
        "name": "JMPF",
        "format": "one_addr",
        "code": [
            {
                "instruction": [
                    "brs",
                    "+1"
                ],
                "comment": "jump when the status bit is set to true"
            },
            {
                "instruction": [
                    "load_immediate",
                    "PC",
                    "arg1"
                ],
                "comment": null
            },
            {
                "instruction": [
                    "set_cpu_state",
                    "FETCH"
                ],
                "comment": null
            }
        ]
    },
    "21": {
        "name": "JMPT",
        "format": "one_addr",
        "code": [
            {
                "instruction": [
                    "brs",
                    "+1"
                ],
                "comment": null
            },
            {
                "instruction": [
                    "bra",
                    "+1"
                ],
                "comment": null
            },
            {
                "instruction": [
                    "load_immediate",
                    "PC",
                    "arg1"
                ],
                "comment": null
            },
            {
                "instruction": [
                    "set_cpu_state",
                    "FETCH"
                ],
                "comment": null
            }
        ]
    },
    "22": {
        "name": "JMP",
        "format": "one_addr",
        "code": [
            {
                "instruction": [
                    "load_immediate",
                    "PC",
                    "arg1"
                ],
                "comment": null
            },
            {
                "instruction": [
                    "set_cpu_state",
                    "FETCH"
                ],
                "comment": null
            }
        ]
    },
    "30": {
        "name": "LD",
        "format": "two_reg_reg",
        "code": [
            {
                "instruction": [
                    "move_reg",
                    "arg1",
                    "arg2"
                ],
                "comment": null
            },
            {
                "instruction": [
                    "set_cpu_state",
                    "FETCH"
                ],
                "comment": null
            }
        ]
    },
    "31": {
        "name": "LDI",
        "format": "two_reg_val",
        "code": [
            {
                "instruction": [
                    "load_immediate",
                    "arg1",
                    "arg2"
                ],
                "comment": null
            },
            {
                "instruction": [
                    "set_cpu_state",
                    "FETCH"
                ],
                "comment": null
            }
        ]
    },
    "32": {
        "name": "LDM",
        "format": "two_reg_addr",
        "code": [
            {
                "instruction": [
                    "read_mem_adres",
                    "arg2",
                    "arg1"
                ],
                "comment": null
            },
            {
                "instruction": [
                    "set_cpu_state",
                    "FETCH"
                ],
                "comment": null
            }
        ]
    },
    "40": {
        "name": "STO",
        "format": "two_reg_addr",
        "code": [
            {
                "instruction": [
                    "store_mem_adres",
                    "arg2",
                    "arg1"
                ],
                "comment": null
            },
            {
                "instruction": [
                    "set_cpu_state",
                    "FETCH"
                ],
                "comment": null
            }
        ]
    },
    "50": {
        "name": "ADD",
        "format": "two_reg_reg",
        "code": [
            {
                "instruction": [
                    "move_reg",
                    "Ra",
                    "arg1"
                ],
                "comment": null
            },
            {
                "instruction": [
                    "move_reg",
                    "Rb",
                    "arg2"
                ],
                "comment": null
            },
            {
                "instruction": [
                    "alu_add"
                ],
                "comment": null
            },
            {
                "instruction": [
                    "move_reg",
                    "arg1",
                    "Ra"
                ],
                "comment": null
            },
            {
                "instruction": [
                    "set_cpu_state",
                    "FETCH"
                ],
                "comment": null
            }
        ]
    },
    "51": {
        "name": "ADDI",
        "format": "two_reg_val",
        "code": [
            {
                "instruction": [
                    "move_reg",
                    "Ra",
                    "arg1"
                ],
                "comment": null
            },
            {
                "instruction": [
                    "load_immediate",
                    "Rb",
                    "arg2"
                ],
                "comment": null
            },
            {
                "instruction": [
                    "alu_add"
                ],
                "comment": null
            },
            {
                "instruction": [
                    "move_reg",
                    "arg1",
                    "Ra"
                ],
                "comment": null
            },
            {
                "instruction": [
                    "set_cpu_state",
                    "FETCH"
                ],
                "comment": null
            }
        ]
    },
    "52": {
        "name": "SUB",
        "format": "two_reg_reg",
        "code": [
            {
                "instruction": [
                    "move_reg",
                    "Ra",
                    "arg1"
                ],
                "comment": null
            },
            {
                "instruction": [
                    "move_reg",
                    "Rb",
                    "arg2"
                ],
                "comment": null
            },
            {
                "instruction": [
                    "alu_sub"
                ],
                "comment": null
            },
            {
                "instruction": [
                    "move_reg",
                    "arg1",
                    "Ra"
                ],
                "comment": null
            },
            {
                "instruction": [
                    "set_cpu_state",
                    "FETCH"
                ],
                "comment": null
            }
        ]
    },
    "70": {
        "name": "TST",
        "format": "two_reg_val",
        "code": [
            {
                "instruction": [
                    "move_reg",
                    "Ra",
                    "arg1"
                ],
                "comment": null
            },
            {
                "instruction": [
                    "load_immediate",
                    "Rb",
                    "arg2"
                ],
                "comment": null
            },
            {
                "instruction": [
                    "alu_cmp"
                ],
                "comment": null
            },
            {
                "instruction": [
                    "beq",
                    "+2"
                ],
                "comment": "jump to true"
            },
            {
                "instruction": [
                    "set_status_bit",
                    "FALSE"
                ],
                "comment": null
            },
            {
                "instruction": [
                    "bra",
                    "+1"
                ],
                "comment": "jump to end"
            },
            {
                "instruction": [
                    "set_status_bit",
                    "TRUE"
                ],
                "comment": null
            },
            {
                "instruction": [
                    "set_cpu_state",
                    "FETCH"
                ],
                "comment": null
            }
        ]
    },
    "71": {
        "name": "TSTE",
        "format": "two_reg_reg",
        "code": [
            {
                "instruction": [
                    "move_reg",
                    "Ra",
                    "arg1"
                ],
                "comment": null
            },
            {
                "instruction": [
                    "move_reg",
                    "Rb",
                    "arg2"
                ],
                "comment": null
            },
            {
                "instruction": [
                    "alu_cmp"
                ],
                "comment": null
            },
            {
                "instruction": [
                    "beq",
                    "+2"
                ],
                "comment": "jump to true"
            },
            {
                "instruction": [
                    "set_status_bit",
                    "FALSE"
                ],
                "comment": null
            },
            {
                "instruction": [
                    "bra",
                    "+1"
                ],
                "comment": "jump to end"
            },
            {
                "instruction": [
                    "set_status_bit",
                    "TRUE"
                ],
                "comment": null
            },
            {
                "instruction": [
                    "set_cpu_state",
                    "FETCH"
                ],
                "comment": null
            }
        ]
    },
    "72": {
        "name": "TSTG",
        "format": "two_reg_reg",
        "code": [
            {
                "instruction": [
                    "move_reg",
                    "Ra",
                    "arg1"
                ],
                "comment": null
            },
            {
                "instruction": [
                    "move_reg",
                    "Rb",
                    "arg2"
                ],
                "comment": null
            },
            {
                "instruction": [
                    "alu_sub"
                ],
                "comment": null
            },
            {
                "instruction": [
                    "brz",
                    "+3"
                ],
                "comment": "jump to true"
            },
            {
                "instruction": [
                    "brn",
                    "+2"
                ],
                "comment": "jump to true"
            },
            {
                "instruction": [
                    "set_status_bit",
                    "TRUE"
                ],
                "comment": null
            },
            {
                "instruction": [
                    "bra",
                    "+1"
                ],
                "comment": "jump to end"
            },
            {
                "instruction": [
                    "set_status_bit",
                    "FALSE"
                ],
                "comment": null
            },
            {
                "instruction": [
                    "set_cpu_state",
                    "FETCH"
                ],
                "comment": null
            }
        ]
    },
    "80": {
        "name": "INC",
        "format": "two_reg_addr",
        "code": [
            {
                "instruction": [
                    "read_mem_adres",
                    "arg2",
                    "Ra"
                ],
                "comment": "Read value from memory(op2) into internal register Ra"
            },
            {
                "instruction": [
                    "move_reg",
                    "arg1",
                    "Ra"
                ],
                "comment": "Move the original value from Ra to the destination register op1"
            },
            {
                "instruction": [
                    "alu_inc"
                ],
                "comment": "Increment the value in Ra"
            },
            {
                "instruction": [
                    "store_mem_adres",
                    "arg2",
                    "Ra"
                ],
                "comment": "Store the incremented value back to memory(op2)"
            },
            {
                "instruction": [
                    "set_cpu_state",
                    "FETCH"
                ],
                "comment": null
            }
        ]
    },
    "81": {
        "name": "DEC",
        "format": "two_reg_addr",
        "code": [
            {
                "instruction": [
                    "read_mem_adres",
                    "arg2",
                    "Ra"
                ],
                "comment": "Read value from memory(op2) into internal register Ra"
            },
            {
                "instruction": [
                    "alu_dec"
                ],
                "comment": "Decrement the value in Ra"
            },
            {
                "instruction": [
                    "move_reg",
                    "arg1",
                    "Ra"
                ],
                "comment": "Move the decremented value back to the destination register op1"
            },
            {
                "instruction": [
                    "store_mem_adres",
                    "arg2",
                    "Ra"
                ],
                "comment": "Store the decremented value back to memory(op2)"
            },
            {
                "instruction": [
                    "set_cpu_state",
                    "FETCH"
                ],
                "comment": null
            }
        ]
    },
    "90": {
        "name": "PUSH",
        "format": "one_reg",
        "code": [
            {
                "instruction": [
                    "move_reg",
                    "Ra",
                    "SP"
                ],
                "comment": null
            },
            {
                "instruction": [
                    "store_mem_reg",
                    "SP",
                    "arg1"
                ],
                "comment": null
            },
            {
                "instruction": [
                    "alu_dec"
                ],
                "comment": null
            },
            {
                "instruction": [
                    "move_reg",
                    "SP",
                    "Ra"
                ],
                "comment": null
            },
            {
                "instruction": [
                    "set_cpu_state",
                    "FETCH"
                ],
                "comment": null
            }
        ]
    },
    "91": {
        "name": "POP",
        "format": "one_reg",
        "code": [
            {
                "instruction": [
                    "read_mem_reg",
                    "Ra",
                    "SP"
                ],
                "comment": null
            },
            {
                "instruction": [
                    "alu_inc"
                ],
                "comment": null
            },
            {
                "instruction": [
                    "move_reg",
                    "SP",
                    "Ra"
                ],
                "comment": null
            },
            {
                "instruction": [
                    "read_mem_reg",
                    "SP",
                    "arg1"
                ],
                "comment": null
            },
            {
                "instruction": [
                    "set_cpu_state",
                    "FETCH"
                ],
                "comment": null
            }
        ]
    }
}