fir_compiler_0.vhd,vhdl,xil_defaultlib,../../../../EN525.742_Project_4.srcs/sources_1/ip/fir_compiler_0/sim/fir_compiler_0.vhd,
glbl.v,Verilog,xil_defaultlib,glbl.v
