# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../Image_capture.srcs/sources_1/ip/clk_wiz_0" \
"../../../../Image_capture.srcs/sources_1/ip/fifo_ddr3_write/sim/fifo_ddr3_write.v" \
"../../../../../testbench/tb_fifo_write/tb_fifo_write.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
