
sinking-clock_master.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006318  080000bc  080000bc  000010bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000cc  080063d4  080063d4  000073d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080064a0  080064a0  00008074  2**0
                  CONTENTS
  4 .ARM          00000000  080064a0  080064a0  00008074  2**0
                  CONTENTS
  5 .preinit_array 00000000  080064a0  080064a0  00008074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080064a0  080064a0  000074a0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080064a4  080064a4  000074a4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  080064a8  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000022c  20000074  0800651c  00008074  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200002a0  0800651c  000082a0  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00008074  2**0
                  CONTENTS, READONLY
 12 .debug_info   00012d2c  00000000  00000000  0000809c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002bd2  00000000  00000000  0001adc8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001238  00000000  00000000  0001d9a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000e30  00000000  00000000  0001ebd8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018116  00000000  00000000  0001fa08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00016645  00000000  00000000  00037b1e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00098478  00000000  00000000  0004e163  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000086  00000000  00000000  000e65db  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000041f0  00000000  00000000  000e6664  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000061  00000000  00000000  000ea854  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	@ (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	@ (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	@ (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	20000074 	.word	0x20000074
 80000dc:	00000000 	.word	0x00000000
 80000e0:	080063bc 	.word	0x080063bc

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	@ (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	@ (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	@ (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			@ (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20000078 	.word	0x20000078
 8000100:	080063bc 	.word	0x080063bc

08000104 <__udivsi3>:
 8000104:	2200      	movs	r2, #0
 8000106:	0843      	lsrs	r3, r0, #1
 8000108:	428b      	cmp	r3, r1
 800010a:	d374      	bcc.n	80001f6 <__udivsi3+0xf2>
 800010c:	0903      	lsrs	r3, r0, #4
 800010e:	428b      	cmp	r3, r1
 8000110:	d35f      	bcc.n	80001d2 <__udivsi3+0xce>
 8000112:	0a03      	lsrs	r3, r0, #8
 8000114:	428b      	cmp	r3, r1
 8000116:	d344      	bcc.n	80001a2 <__udivsi3+0x9e>
 8000118:	0b03      	lsrs	r3, r0, #12
 800011a:	428b      	cmp	r3, r1
 800011c:	d328      	bcc.n	8000170 <__udivsi3+0x6c>
 800011e:	0c03      	lsrs	r3, r0, #16
 8000120:	428b      	cmp	r3, r1
 8000122:	d30d      	bcc.n	8000140 <__udivsi3+0x3c>
 8000124:	22ff      	movs	r2, #255	@ 0xff
 8000126:	0209      	lsls	r1, r1, #8
 8000128:	ba12      	rev	r2, r2
 800012a:	0c03      	lsrs	r3, r0, #16
 800012c:	428b      	cmp	r3, r1
 800012e:	d302      	bcc.n	8000136 <__udivsi3+0x32>
 8000130:	1212      	asrs	r2, r2, #8
 8000132:	0209      	lsls	r1, r1, #8
 8000134:	d065      	beq.n	8000202 <__udivsi3+0xfe>
 8000136:	0b03      	lsrs	r3, r0, #12
 8000138:	428b      	cmp	r3, r1
 800013a:	d319      	bcc.n	8000170 <__udivsi3+0x6c>
 800013c:	e000      	b.n	8000140 <__udivsi3+0x3c>
 800013e:	0a09      	lsrs	r1, r1, #8
 8000140:	0bc3      	lsrs	r3, r0, #15
 8000142:	428b      	cmp	r3, r1
 8000144:	d301      	bcc.n	800014a <__udivsi3+0x46>
 8000146:	03cb      	lsls	r3, r1, #15
 8000148:	1ac0      	subs	r0, r0, r3
 800014a:	4152      	adcs	r2, r2
 800014c:	0b83      	lsrs	r3, r0, #14
 800014e:	428b      	cmp	r3, r1
 8000150:	d301      	bcc.n	8000156 <__udivsi3+0x52>
 8000152:	038b      	lsls	r3, r1, #14
 8000154:	1ac0      	subs	r0, r0, r3
 8000156:	4152      	adcs	r2, r2
 8000158:	0b43      	lsrs	r3, r0, #13
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x5e>
 800015e:	034b      	lsls	r3, r1, #13
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b03      	lsrs	r3, r0, #12
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x6a>
 800016a:	030b      	lsls	r3, r1, #12
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0ac3      	lsrs	r3, r0, #11
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x76>
 8000176:	02cb      	lsls	r3, r1, #11
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0a83      	lsrs	r3, r0, #10
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x82>
 8000182:	028b      	lsls	r3, r1, #10
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0a43      	lsrs	r3, r0, #9
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x8e>
 800018e:	024b      	lsls	r3, r1, #9
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a03      	lsrs	r3, r0, #8
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x9a>
 800019a:	020b      	lsls	r3, r1, #8
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	d2cd      	bcs.n	800013e <__udivsi3+0x3a>
 80001a2:	09c3      	lsrs	r3, r0, #7
 80001a4:	428b      	cmp	r3, r1
 80001a6:	d301      	bcc.n	80001ac <__udivsi3+0xa8>
 80001a8:	01cb      	lsls	r3, r1, #7
 80001aa:	1ac0      	subs	r0, r0, r3
 80001ac:	4152      	adcs	r2, r2
 80001ae:	0983      	lsrs	r3, r0, #6
 80001b0:	428b      	cmp	r3, r1
 80001b2:	d301      	bcc.n	80001b8 <__udivsi3+0xb4>
 80001b4:	018b      	lsls	r3, r1, #6
 80001b6:	1ac0      	subs	r0, r0, r3
 80001b8:	4152      	adcs	r2, r2
 80001ba:	0943      	lsrs	r3, r0, #5
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xc0>
 80001c0:	014b      	lsls	r3, r1, #5
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0903      	lsrs	r3, r0, #4
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xcc>
 80001cc:	010b      	lsls	r3, r1, #4
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	08c3      	lsrs	r3, r0, #3
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xd8>
 80001d8:	00cb      	lsls	r3, r1, #3
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0883      	lsrs	r3, r0, #2
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xe4>
 80001e4:	008b      	lsls	r3, r1, #2
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0843      	lsrs	r3, r0, #1
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xf0>
 80001f0:	004b      	lsls	r3, r1, #1
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	1a41      	subs	r1, r0, r1
 80001f8:	d200      	bcs.n	80001fc <__udivsi3+0xf8>
 80001fa:	4601      	mov	r1, r0
 80001fc:	4152      	adcs	r2, r2
 80001fe:	4610      	mov	r0, r2
 8000200:	4770      	bx	lr
 8000202:	e7ff      	b.n	8000204 <__udivsi3+0x100>
 8000204:	b501      	push	{r0, lr}
 8000206:	2000      	movs	r0, #0
 8000208:	f000 f806 	bl	8000218 <__aeabi_idiv0>
 800020c:	bd02      	pop	{r1, pc}
 800020e:	46c0      	nop			@ (mov r8, r8)

08000210 <__aeabi_uidivmod>:
 8000210:	2900      	cmp	r1, #0
 8000212:	d0f7      	beq.n	8000204 <__udivsi3+0x100>
 8000214:	e776      	b.n	8000104 <__udivsi3>
 8000216:	4770      	bx	lr

08000218 <__aeabi_idiv0>:
 8000218:	4770      	bx	lr
 800021a:	46c0      	nop			@ (mov r8, r8)

0800021c <capTouch_Init>:

#include "AT42QT1070.h"


uint8_t capTouch_Init(QT1070 *capTouch, I2C_HandleTypeDef *hi2c, TIM_HandleTypeDef *htimDelay,
					GPIO_TypeDef **capTouchResetPort, uint16_t capTouchResetPin, uint8_t keyEnFlags) {
 800021c:	b5b0      	push	{r4, r5, r7, lr}
 800021e:	b088      	sub	sp, #32
 8000220:	af00      	add	r7, sp, #0
 8000222:	60f8      	str	r0, [r7, #12]
 8000224:	60b9      	str	r1, [r7, #8]
 8000226:	607a      	str	r2, [r7, #4]
 8000228:	603b      	str	r3, [r7, #0]

	HAL_StatusTypeDef halRet = HAL_OK;
 800022a:	231e      	movs	r3, #30
 800022c:	18fb      	adds	r3, r7, r3
 800022e:	2200      	movs	r2, #0
 8000230:	701a      	strb	r2, [r3, #0]

	// Assign handlers and GPIO pins for specific instance
	capTouch->hi2c = hi2c;
 8000232:	68fb      	ldr	r3, [r7, #12]
 8000234:	68ba      	ldr	r2, [r7, #8]
 8000236:	601a      	str	r2, [r3, #0]

	capTouch->delayTimer = htimDelay;
 8000238:	68fb      	ldr	r3, [r7, #12]
 800023a:	687a      	ldr	r2, [r7, #4]
 800023c:	605a      	str	r2, [r3, #4]

	capTouch->resetPort = capTouchResetPort;
 800023e:	68fb      	ldr	r3, [r7, #12]
 8000240:	683a      	ldr	r2, [r7, #0]
 8000242:	609a      	str	r2, [r3, #8]
	capTouch->resetPin = capTouchResetPin;
 8000244:	68fa      	ldr	r2, [r7, #12]
 8000246:	2330      	movs	r3, #48	@ 0x30
 8000248:	18fb      	adds	r3, r7, r3
 800024a:	881b      	ldrh	r3, [r3, #0]
 800024c:	8193      	strh	r3, [r2, #12]

	// Hardware reset device
	// Assumes active-high hardware configuration
	HAL_GPIO_WritePin(*capTouch->resetPort, capTouch->resetPin, GPIO_PIN_SET);
 800024e:	68fb      	ldr	r3, [r7, #12]
 8000250:	689b      	ldr	r3, [r3, #8]
 8000252:	6818      	ldr	r0, [r3, #0]
 8000254:	68fb      	ldr	r3, [r7, #12]
 8000256:	899b      	ldrh	r3, [r3, #12]
 8000258:	2201      	movs	r2, #1
 800025a:	0019      	movs	r1, r3
 800025c:	f002 fbbf 	bl	80029de <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(*capTouch->resetPort, capTouch->resetPin, GPIO_PIN_RESET);
 8000260:	68fb      	ldr	r3, [r7, #12]
 8000262:	689b      	ldr	r3, [r3, #8]
 8000264:	6818      	ldr	r0, [r3, #0]
 8000266:	68fb      	ldr	r3, [r7, #12]
 8000268:	899b      	ldrh	r3, [r3, #12]
 800026a:	2200      	movs	r2, #0
 800026c:	0019      	movs	r1, r3
 800026e:	f002 fbb6 	bl	80029de <HAL_GPIO_WritePin>

	/*
	 *  Delay for 500 ms using hardware timer
	 */
	HAL_TIM_Base_Stop(capTouch->delayTimer);
 8000272:	68fb      	ldr	r3, [r7, #12]
 8000274:	685b      	ldr	r3, [r3, #4]
 8000276:	0018      	movs	r0, r3
 8000278:	f005 f8a0 	bl	80053bc <HAL_TIM_Base_Stop>
	HAL_TIM_Base_Start(capTouch->delayTimer);							// Begin timer counting
 800027c:	68fb      	ldr	r3, [r7, #12]
 800027e:	685b      	ldr	r3, [r3, #4]
 8000280:	0018      	movs	r0, r3
 8000282:	f005 f84f 	bl	8005324 <HAL_TIM_Base_Start>
	uint32_t timerVal = __HAL_TIM_GET_COUNTER(capTouch->delayTimer);	// Get initial timer value to compare to
 8000286:	68fb      	ldr	r3, [r7, #12]
 8000288:	685b      	ldr	r3, [r3, #4]
 800028a:	681b      	ldr	r3, [r3, #0]
 800028c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800028e:	61bb      	str	r3, [r7, #24]

	//Hang in dead loop until 500 ms
	while(__HAL_TIM_GET_COUNTER(capTouch->delayTimer) - timerVal <= (65535 / 2)){ }
 8000290:	46c0      	nop			@ (mov r8, r8)
 8000292:	68fb      	ldr	r3, [r7, #12]
 8000294:	685b      	ldr	r3, [r3, #4]
 8000296:	681b      	ldr	r3, [r3, #0]
 8000298:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800029a:	69bb      	ldr	r3, [r7, #24]
 800029c:	1ad2      	subs	r2, r2, r3
 800029e:	2380      	movs	r3, #128	@ 0x80
 80002a0:	021b      	lsls	r3, r3, #8
 80002a2:	429a      	cmp	r2, r3
 80002a4:	d3f5      	bcc.n	8000292 <capTouch_Init+0x76>

    // Determines the number of times to try each initialization step
	uint8_t numTries = 3;
 80002a6:	231f      	movs	r3, #31
 80002a8:	18fb      	adds	r3, r7, r3
 80002aa:	2203      	movs	r2, #3
 80002ac:	701a      	strb	r2, [r3, #0]

	// Verify device ID
		uint8_t deviceIDRet = 0x00;
 80002ae:	2317      	movs	r3, #23
 80002b0:	18fb      	adds	r3, r7, r3
 80002b2:	2200      	movs	r2, #0
 80002b4:	701a      	strb	r2, [r3, #0]

		while(numTries != 0) {
 80002b6:	e014      	b.n	80002e2 <capTouch_Init+0xc6>
			halRet = capTouch_ReadDeviceID(capTouch, &deviceIDRet);
 80002b8:	251e      	movs	r5, #30
 80002ba:	197c      	adds	r4, r7, r5
 80002bc:	2317      	movs	r3, #23
 80002be:	18fa      	adds	r2, r7, r3
 80002c0:	68fb      	ldr	r3, [r7, #12]
 80002c2:	0011      	movs	r1, r2
 80002c4:	0018      	movs	r0, r3
 80002c6:	f000 f8ad 	bl	8000424 <capTouch_ReadDeviceID>
 80002ca:	0003      	movs	r3, r0
 80002cc:	7023      	strb	r3, [r4, #0]

			if (halRet == HAL_OK)
 80002ce:	197b      	adds	r3, r7, r5
 80002d0:	781b      	ldrb	r3, [r3, #0]
 80002d2:	2b00      	cmp	r3, #0
 80002d4:	d00b      	beq.n	80002ee <capTouch_Init+0xd2>
				break;

			numTries--;
 80002d6:	211f      	movs	r1, #31
 80002d8:	187b      	adds	r3, r7, r1
 80002da:	781a      	ldrb	r2, [r3, #0]
 80002dc:	187b      	adds	r3, r7, r1
 80002de:	3a01      	subs	r2, #1
 80002e0:	701a      	strb	r2, [r3, #0]
		while(numTries != 0) {
 80002e2:	231f      	movs	r3, #31
 80002e4:	18fb      	adds	r3, r7, r3
 80002e6:	781b      	ldrb	r3, [r3, #0]
 80002e8:	2b00      	cmp	r3, #0
 80002ea:	d1e5      	bne.n	80002b8 <capTouch_Init+0x9c>
 80002ec:	e000      	b.n	80002f0 <capTouch_Init+0xd4>
				break;
 80002ee:	46c0      	nop			@ (mov r8, r8)
		}
		if(deviceIDRet != DEVICE_ID || numTries == 0) {
 80002f0:	2317      	movs	r3, #23
 80002f2:	18fb      	adds	r3, r7, r3
 80002f4:	781b      	ldrb	r3, [r3, #0]
 80002f6:	2b2e      	cmp	r3, #46	@ 0x2e
 80002f8:	d104      	bne.n	8000304 <capTouch_Init+0xe8>
 80002fa:	231f      	movs	r3, #31
 80002fc:	18fb      	adds	r3, r7, r3
 80002fe:	781b      	ldrb	r3, [r3, #0]
 8000300:	2b00      	cmp	r3, #0
 8000302:	d101      	bne.n	8000308 <capTouch_Init+0xec>
			return 1;
 8000304:	2301      	movs	r3, #1
 8000306:	e089      	b.n	800041c <capTouch_Init+0x200>
		}

		capTouch->deviceID = deviceIDRet;
 8000308:	2317      	movs	r3, #23
 800030a:	18fb      	adds	r3, r7, r3
 800030c:	781a      	ldrb	r2, [r3, #0]
 800030e:	68fb      	ldr	r3, [r7, #12]
 8000310:	739a      	strb	r2, [r3, #14]

		numTries = 3;
 8000312:	231f      	movs	r3, #31
 8000314:	18fb      	adds	r3, r7, r3
 8000316:	2203      	movs	r2, #3
 8000318:	701a      	strb	r2, [r3, #0]

	// Force Device Recalibration
		while(numTries != 0) {
 800031a:	e019      	b.n	8000350 <capTouch_Init+0x134>
			halRet = capTouch_Recalibrate(capTouch);
 800031c:	231e      	movs	r3, #30
 800031e:	18fc      	adds	r4, r7, r3
 8000320:	68fb      	ldr	r3, [r7, #12]
 8000322:	0018      	movs	r0, r3
 8000324:	f000 f8c0 	bl	80004a8 <capTouch_Recalibrate>
 8000328:	0003      	movs	r3, r0
 800032a:	7023      	strb	r3, [r4, #0]

			// Wait until calibration sequence completes
			while(capTouch_checkCal(capTouch)) {}
 800032c:	46c0      	nop			@ (mov r8, r8)
 800032e:	68fb      	ldr	r3, [r7, #12]
 8000330:	0018      	movs	r0, r3
 8000332:	f000 f8db 	bl	80004ec <capTouch_checkCal>
 8000336:	1e03      	subs	r3, r0, #0
 8000338:	d1f9      	bne.n	800032e <capTouch_Init+0x112>

			if (halRet == HAL_OK)
 800033a:	231e      	movs	r3, #30
 800033c:	18fb      	adds	r3, r7, r3
 800033e:	781b      	ldrb	r3, [r3, #0]
 8000340:	2b00      	cmp	r3, #0
 8000342:	d00b      	beq.n	800035c <capTouch_Init+0x140>
				break;

			numTries--;
 8000344:	211f      	movs	r1, #31
 8000346:	187b      	adds	r3, r7, r1
 8000348:	781a      	ldrb	r2, [r3, #0]
 800034a:	187b      	adds	r3, r7, r1
 800034c:	3a01      	subs	r2, #1
 800034e:	701a      	strb	r2, [r3, #0]
		while(numTries != 0) {
 8000350:	231f      	movs	r3, #31
 8000352:	18fb      	adds	r3, r7, r3
 8000354:	781b      	ldrb	r3, [r3, #0]
 8000356:	2b00      	cmp	r3, #0
 8000358:	d1e0      	bne.n	800031c <capTouch_Init+0x100>
 800035a:	e000      	b.n	800035e <capTouch_Init+0x142>
				break;
 800035c:	46c0      	nop			@ (mov r8, r8)

		}
		if(numTries == 0) {
 800035e:	231f      	movs	r3, #31
 8000360:	18fb      	adds	r3, r7, r3
 8000362:	781b      	ldrb	r3, [r3, #0]
 8000364:	2b00      	cmp	r3, #0
 8000366:	d101      	bne.n	800036c <capTouch_Init+0x150>
			return 2;
 8000368:	2302      	movs	r3, #2
 800036a:	e057      	b.n	800041c <capTouch_Init+0x200>
		}

		numTries = 3;
 800036c:	231f      	movs	r3, #31
 800036e:	18fb      	adds	r3, r7, r3
 8000370:	2203      	movs	r2, #3
 8000372:	701a      	strb	r2, [r3, #0]

	// Get initial reading of channels
		while(numTries != 0) {
 8000374:	e011      	b.n	800039a <capTouch_Init+0x17e>

			halRet = capTouch_readChannels(capTouch);
 8000376:	251e      	movs	r5, #30
 8000378:	197c      	adds	r4, r7, r5
 800037a:	68fb      	ldr	r3, [r7, #12]
 800037c:	0018      	movs	r0, r3
 800037e:	f000 f8f9 	bl	8000574 <capTouch_readChannels>
 8000382:	0003      	movs	r3, r0
 8000384:	7023      	strb	r3, [r4, #0]

			if (halRet == HAL_OK)
 8000386:	197b      	adds	r3, r7, r5
 8000388:	781b      	ldrb	r3, [r3, #0]
 800038a:	2b00      	cmp	r3, #0
 800038c:	d00b      	beq.n	80003a6 <capTouch_Init+0x18a>
				break;

			numTries--;
 800038e:	211f      	movs	r1, #31
 8000390:	187b      	adds	r3, r7, r1
 8000392:	781a      	ldrb	r2, [r3, #0]
 8000394:	187b      	adds	r3, r7, r1
 8000396:	3a01      	subs	r2, #1
 8000398:	701a      	strb	r2, [r3, #0]
		while(numTries != 0) {
 800039a:	231f      	movs	r3, #31
 800039c:	18fb      	adds	r3, r7, r3
 800039e:	781b      	ldrb	r3, [r3, #0]
 80003a0:	2b00      	cmp	r3, #0
 80003a2:	d1e8      	bne.n	8000376 <capTouch_Init+0x15a>
 80003a4:	e000      	b.n	80003a8 <capTouch_Init+0x18c>
				break;
 80003a6:	46c0      	nop			@ (mov r8, r8)

		}
		if(numTries == 0) {
 80003a8:	231f      	movs	r3, #31
 80003aa:	18fb      	adds	r3, r7, r3
 80003ac:	781b      	ldrb	r3, [r3, #0]
 80003ae:	2b00      	cmp	r3, #0
 80003b0:	d101      	bne.n	80003b6 <capTouch_Init+0x19a>
			return 3;
 80003b2:	2303      	movs	r3, #3
 80003b4:	e032      	b.n	800041c <capTouch_Init+0x200>
		}

		numTries = 3;
 80003b6:	231f      	movs	r3, #31
 80003b8:	18fb      	adds	r3, r7, r3
 80003ba:	2203      	movs	r2, #3
 80003bc:	701a      	strb	r2, [r3, #0]

	// Enable keys based on passed initialization byte
		while(numTries != 0) {
 80003be:	e015      	b.n	80003ec <capTouch_Init+0x1d0>

			halRet = capTouch_enableKeys(capTouch, keyEnFlags);
 80003c0:	251e      	movs	r5, #30
 80003c2:	197c      	adds	r4, r7, r5
 80003c4:	2334      	movs	r3, #52	@ 0x34
 80003c6:	18fb      	adds	r3, r7, r3
 80003c8:	781a      	ldrb	r2, [r3, #0]
 80003ca:	68fb      	ldr	r3, [r7, #12]
 80003cc:	0011      	movs	r1, r2
 80003ce:	0018      	movs	r0, r3
 80003d0:	f000 f914 	bl	80005fc <capTouch_enableKeys>
 80003d4:	0003      	movs	r3, r0
 80003d6:	7023      	strb	r3, [r4, #0]

			if (halRet == HAL_OK)
 80003d8:	197b      	adds	r3, r7, r5
 80003da:	781b      	ldrb	r3, [r3, #0]
 80003dc:	2b00      	cmp	r3, #0
 80003de:	d00b      	beq.n	80003f8 <capTouch_Init+0x1dc>
				break;

			numTries--;
 80003e0:	211f      	movs	r1, #31
 80003e2:	187b      	adds	r3, r7, r1
 80003e4:	781a      	ldrb	r2, [r3, #0]
 80003e6:	187b      	adds	r3, r7, r1
 80003e8:	3a01      	subs	r2, #1
 80003ea:	701a      	strb	r2, [r3, #0]
		while(numTries != 0) {
 80003ec:	231f      	movs	r3, #31
 80003ee:	18fb      	adds	r3, r7, r3
 80003f0:	781b      	ldrb	r3, [r3, #0]
 80003f2:	2b00      	cmp	r3, #0
 80003f4:	d1e4      	bne.n	80003c0 <capTouch_Init+0x1a4>
 80003f6:	e000      	b.n	80003fa <capTouch_Init+0x1de>
				break;
 80003f8:	46c0      	nop			@ (mov r8, r8)

		}
		if(numTries == 0) {
 80003fa:	231f      	movs	r3, #31
 80003fc:	18fb      	adds	r3, r7, r3
 80003fe:	781b      	ldrb	r3, [r3, #0]
 8000400:	2b00      	cmp	r3, #0
 8000402:	d101      	bne.n	8000408 <capTouch_Init+0x1ec>
			return 4;
 8000404:	2304      	movs	r3, #4
 8000406:	e009      	b.n	800041c <capTouch_Init+0x200>
		}

		capTouch->keys = keyEnFlags;
 8000408:	68fb      	ldr	r3, [r7, #12]
 800040a:	2234      	movs	r2, #52	@ 0x34
 800040c:	18ba      	adds	r2, r7, r2
 800040e:	7812      	ldrb	r2, [r2, #0]
 8000410:	73da      	strb	r2, [r3, #15]

		numTries = 3;
 8000412:	231f      	movs	r3, #31
 8000414:	18fb      	adds	r3, r7, r3
 8000416:	2203      	movs	r2, #3
 8000418:	701a      	strb	r2, [r3, #0]

	return 0;
 800041a:	2300      	movs	r3, #0

}
 800041c:	0018      	movs	r0, r3
 800041e:	46bd      	mov	sp, r7
 8000420:	b008      	add	sp, #32
 8000422:	bdb0      	pop	{r4, r5, r7, pc}

08000424 <capTouch_ReadDeviceID>:

HAL_StatusTypeDef capTouch_ReadDeviceID(QT1070 *capTouch, uint8_t *dataBuff) {
 8000424:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000426:	b087      	sub	sp, #28
 8000428:	af02      	add	r7, sp, #8
 800042a:	6078      	str	r0, [r7, #4]
 800042c:	6039      	str	r1, [r7, #0]

	uint8_t deviceIDRet_I2C = 0x00;
 800042e:	230e      	movs	r3, #14
 8000430:	18fb      	adds	r3, r7, r3
 8000432:	2200      	movs	r2, #0
 8000434:	701a      	strb	r2, [r3, #0]

	HAL_StatusTypeDef halRet = HAL_OK;
 8000436:	250f      	movs	r5, #15
 8000438:	197b      	adds	r3, r7, r5
 800043a:	2200      	movs	r2, #0
 800043c:	701a      	strb	r2, [r3, #0]

	uint8_t capTouch_DeviceIDReg_TX[1] = {capTouch_DeviceIDReg};
 800043e:	210c      	movs	r1, #12
 8000440:	187b      	adds	r3, r7, r1
 8000442:	4a18      	ldr	r2, [pc, #96]	@ (80004a4 <capTouch_ReadDeviceID+0x80>)
 8000444:	7812      	ldrb	r2, [r2, #0]
 8000446:	701a      	strb	r2, [r3, #0]

	halRet = HAL_I2C_Master_Transmit(capTouch->hi2c, DEVICE_ADDRESS,
 8000448:	687b      	ldr	r3, [r7, #4]
 800044a:	6818      	ldr	r0, [r3, #0]
 800044c:	197c      	adds	r4, r7, r5
 800044e:	187a      	adds	r2, r7, r1
 8000450:	2301      	movs	r3, #1
 8000452:	425b      	negs	r3, r3
 8000454:	9300      	str	r3, [sp, #0]
 8000456:	2301      	movs	r3, #1
 8000458:	2136      	movs	r1, #54	@ 0x36
 800045a:	f002 fbd3 	bl	8002c04 <HAL_I2C_Master_Transmit>
 800045e:	0003      	movs	r3, r0
 8000460:	7023      	strb	r3, [r4, #0]
										&(capTouch_DeviceIDReg_TX[0]), 1, HAL_MAX_DELAY);
	if(halRet != HAL_OK)
 8000462:	197b      	adds	r3, r7, r5
 8000464:	781b      	ldrb	r3, [r3, #0]
 8000466:	2b00      	cmp	r3, #0
 8000468:	d002      	beq.n	8000470 <capTouch_ReadDeviceID+0x4c>
		return halRet;
 800046a:	197b      	adds	r3, r7, r5
 800046c:	781b      	ldrb	r3, [r3, #0]
 800046e:	e014      	b.n	800049a <capTouch_ReadDeviceID+0x76>
	halRet = HAL_I2C_Master_Receive(capTouch->hi2c, DEVICE_ADDRESS, &deviceIDRet_I2C, 1, HAL_MAX_DELAY);
 8000470:	687b      	ldr	r3, [r7, #4]
 8000472:	6818      	ldr	r0, [r3, #0]
 8000474:	250f      	movs	r5, #15
 8000476:	197c      	adds	r4, r7, r5
 8000478:	260e      	movs	r6, #14
 800047a:	19ba      	adds	r2, r7, r6
 800047c:	2301      	movs	r3, #1
 800047e:	425b      	negs	r3, r3
 8000480:	9300      	str	r3, [sp, #0]
 8000482:	2301      	movs	r3, #1
 8000484:	2136      	movs	r1, #54	@ 0x36
 8000486:	f002 fce7 	bl	8002e58 <HAL_I2C_Master_Receive>
 800048a:	0003      	movs	r3, r0
 800048c:	7023      	strb	r3, [r4, #0]

	*dataBuff = deviceIDRet_I2C;
 800048e:	19bb      	adds	r3, r7, r6
 8000490:	781a      	ldrb	r2, [r3, #0]
 8000492:	683b      	ldr	r3, [r7, #0]
 8000494:	701a      	strb	r2, [r3, #0]

	return halRet;
 8000496:	197b      	adds	r3, r7, r5
 8000498:	781b      	ldrb	r3, [r3, #0]

}
 800049a:	0018      	movs	r0, r3
 800049c:	46bd      	mov	sp, r7
 800049e:	b005      	add	sp, #20
 80004a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80004a2:	46c0      	nop			@ (mov r8, r8)
 80004a4:	080063d4 	.word	0x080063d4

080004a8 <capTouch_Recalibrate>:

HAL_StatusTypeDef capTouch_Recalibrate(QT1070 *capTouch) {
 80004a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80004aa:	b087      	sub	sp, #28
 80004ac:	af02      	add	r7, sp, #8
 80004ae:	6078      	str	r0, [r7, #4]

	HAL_StatusTypeDef halRet = HAL_OK;
 80004b0:	210f      	movs	r1, #15
 80004b2:	187b      	adds	r3, r7, r1
 80004b4:	2200      	movs	r2, #0
 80004b6:	701a      	strb	r2, [r3, #0]
	/*
	 * Writing any non-zero value to the calibrate register
	 * will enter a recalibration mode
	 */

	uint8_t deviceCal[2] = {capTouch_CalibrateReg, 0xFF};
 80004b8:	260c      	movs	r6, #12
 80004ba:	19bb      	adds	r3, r7, r6
 80004bc:	22c8      	movs	r2, #200	@ 0xc8
 80004be:	4252      	negs	r2, r2
 80004c0:	801a      	strh	r2, [r3, #0]
	halRet = HAL_I2C_Master_Transmit(capTouch->hi2c, DEVICE_ADDRESS,
 80004c2:	687b      	ldr	r3, [r7, #4]
 80004c4:	6818      	ldr	r0, [r3, #0]
 80004c6:	000d      	movs	r5, r1
 80004c8:	187c      	adds	r4, r7, r1
 80004ca:	19ba      	adds	r2, r7, r6
 80004cc:	2301      	movs	r3, #1
 80004ce:	425b      	negs	r3, r3
 80004d0:	9300      	str	r3, [sp, #0]
 80004d2:	2302      	movs	r3, #2
 80004d4:	2136      	movs	r1, #54	@ 0x36
 80004d6:	f002 fb95 	bl	8002c04 <HAL_I2C_Master_Transmit>
 80004da:	0003      	movs	r3, r0
 80004dc:	7023      	strb	r3, [r4, #0]
									deviceCal, 2, HAL_MAX_DELAY);

	return halRet;
 80004de:	197b      	adds	r3, r7, r5
 80004e0:	781b      	ldrb	r3, [r3, #0]

}
 80004e2:	0018      	movs	r0, r3
 80004e4:	46bd      	mov	sp, r7
 80004e6:	b005      	add	sp, #20
 80004e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

080004ec <capTouch_checkCal>:

uint8_t capTouch_checkCal(QT1070 *capTouch) {
 80004ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 80004ee:	b087      	sub	sp, #28
 80004f0:	af02      	add	r7, sp, #8
 80004f2:	6078      	str	r0, [r7, #4]

	HAL_StatusTypeDef halRet = HAL_OK;
 80004f4:	210f      	movs	r1, #15
 80004f6:	187b      	adds	r3, r7, r1
 80004f8:	2200      	movs	r2, #0
 80004fa:	701a      	strb	r2, [r3, #0]

	uint8_t detectionStatusRet = 0x00;
 80004fc:	230d      	movs	r3, #13
 80004fe:	18fb      	adds	r3, r7, r3
 8000500:	2200      	movs	r2, #0
 8000502:	701a      	strb	r2, [r3, #0]
	uint8_t calibrationFlag;

	uint8_t capTouch_DetectionStatusReg_I2C[1] = {capTouch_DetectionStatusReg};
 8000504:	260c      	movs	r6, #12
 8000506:	19bb      	adds	r3, r7, r6
 8000508:	4a19      	ldr	r2, [pc, #100]	@ (8000570 <capTouch_checkCal+0x84>)
 800050a:	7812      	ldrb	r2, [r2, #0]
 800050c:	701a      	strb	r2, [r3, #0]

	halRet = HAL_I2C_Master_Transmit(capTouch->hi2c, DEVICE_ADDRESS,
 800050e:	687b      	ldr	r3, [r7, #4]
 8000510:	6818      	ldr	r0, [r3, #0]
 8000512:	000d      	movs	r5, r1
 8000514:	187c      	adds	r4, r7, r1
 8000516:	19ba      	adds	r2, r7, r6
 8000518:	2301      	movs	r3, #1
 800051a:	425b      	negs	r3, r3
 800051c:	9300      	str	r3, [sp, #0]
 800051e:	2301      	movs	r3, #1
 8000520:	2136      	movs	r1, #54	@ 0x36
 8000522:	f002 fb6f 	bl	8002c04 <HAL_I2C_Master_Transmit>
 8000526:	0003      	movs	r3, r0
 8000528:	7023      	strb	r3, [r4, #0]
									&(capTouch_DetectionStatusReg_I2C[0]), 1, HAL_MAX_DELAY);
	if(halRet != HAL_OK)
 800052a:	197b      	adds	r3, r7, r5
 800052c:	781b      	ldrb	r3, [r3, #0]
 800052e:	2b00      	cmp	r3, #0
 8000530:	d002      	beq.n	8000538 <capTouch_checkCal+0x4c>
		return halRet;
 8000532:	197b      	adds	r3, r7, r5
 8000534:	781b      	ldrb	r3, [r3, #0]
 8000536:	e016      	b.n	8000566 <capTouch_checkCal+0x7a>
	halRet = HAL_I2C_Master_Receive(capTouch->hi2c, DEVICE_ADDRESS, &detectionStatusRet, 1, HAL_MAX_DELAY);
 8000538:	687b      	ldr	r3, [r7, #4]
 800053a:	6818      	ldr	r0, [r3, #0]
 800053c:	230f      	movs	r3, #15
 800053e:	18fc      	adds	r4, r7, r3
 8000540:	250d      	movs	r5, #13
 8000542:	197a      	adds	r2, r7, r5
 8000544:	2301      	movs	r3, #1
 8000546:	425b      	negs	r3, r3
 8000548:	9300      	str	r3, [sp, #0]
 800054a:	2301      	movs	r3, #1
 800054c:	2136      	movs	r1, #54	@ 0x36
 800054e:	f002 fc83 	bl	8002e58 <HAL_I2C_Master_Receive>
 8000552:	0003      	movs	r3, r0
 8000554:	7023      	strb	r3, [r4, #0]

	calibrationFlag = (detectionStatusRet & 0b10000000) >> 7;
 8000556:	197b      	adds	r3, r7, r5
 8000558:	781a      	ldrb	r2, [r3, #0]
 800055a:	210e      	movs	r1, #14
 800055c:	187b      	adds	r3, r7, r1
 800055e:	09d2      	lsrs	r2, r2, #7
 8000560:	701a      	strb	r2, [r3, #0]

	return calibrationFlag;
 8000562:	187b      	adds	r3, r7, r1
 8000564:	781b      	ldrb	r3, [r3, #0]

}
 8000566:	0018      	movs	r0, r3
 8000568:	46bd      	mov	sp, r7
 800056a:	b005      	add	sp, #20
 800056c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800056e:	46c0      	nop			@ (mov r8, r8)
 8000570:	080063d8 	.word	0x080063d8

08000574 <capTouch_readChannels>:

HAL_StatusTypeDef capTouch_readChannels(QT1070 *capTouch) {
 8000574:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000576:	b087      	sub	sp, #28
 8000578:	af02      	add	r7, sp, #8
 800057a:	6078      	str	r0, [r7, #4]

	HAL_StatusTypeDef halRet = HAL_OK;
 800057c:	210f      	movs	r1, #15
 800057e:	187b      	adds	r3, r7, r1
 8000580:	2200      	movs	r2, #0
 8000582:	701a      	strb	r2, [r3, #0]

	uint8_t keyStatusRet = 0x00;
 8000584:	230e      	movs	r3, #14
 8000586:	18fb      	adds	r3, r7, r3
 8000588:	2200      	movs	r2, #0
 800058a:	701a      	strb	r2, [r3, #0]

	uint8_t keyStatReg[1] = {capTouch_KeyStatusReg};
 800058c:	260c      	movs	r6, #12
 800058e:	19bb      	adds	r3, r7, r6
 8000590:	4a19      	ldr	r2, [pc, #100]	@ (80005f8 <capTouch_readChannels+0x84>)
 8000592:	7812      	ldrb	r2, [r2, #0]
 8000594:	701a      	strb	r2, [r3, #0]

	halRet = HAL_I2C_Master_Transmit(capTouch->hi2c, DEVICE_ADDRESS,
 8000596:	687b      	ldr	r3, [r7, #4]
 8000598:	6818      	ldr	r0, [r3, #0]
 800059a:	000d      	movs	r5, r1
 800059c:	187c      	adds	r4, r7, r1
 800059e:	19ba      	adds	r2, r7, r6
 80005a0:	2301      	movs	r3, #1
 80005a2:	425b      	negs	r3, r3
 80005a4:	9300      	str	r3, [sp, #0]
 80005a6:	2301      	movs	r3, #1
 80005a8:	2136      	movs	r1, #54	@ 0x36
 80005aa:	f002 fb2b 	bl	8002c04 <HAL_I2C_Master_Transmit>
 80005ae:	0003      	movs	r3, r0
 80005b0:	7023      	strb	r3, [r4, #0]
									&(keyStatReg[0]), 1, HAL_MAX_DELAY);
	if(halRet != HAL_OK)
 80005b2:	197b      	adds	r3, r7, r5
 80005b4:	781b      	ldrb	r3, [r3, #0]
 80005b6:	2b00      	cmp	r3, #0
 80005b8:	d002      	beq.n	80005c0 <capTouch_readChannels+0x4c>
		return halRet;
 80005ba:	197b      	adds	r3, r7, r5
 80005bc:	781b      	ldrb	r3, [r3, #0]
 80005be:	e017      	b.n	80005f0 <capTouch_readChannels+0x7c>
	halRet = HAL_I2C_Master_Receive(capTouch->hi2c, DEVICE_ADDRESS, &keyStatusRet, 1, HAL_MAX_DELAY);
 80005c0:	687b      	ldr	r3, [r7, #4]
 80005c2:	6818      	ldr	r0, [r3, #0]
 80005c4:	250f      	movs	r5, #15
 80005c6:	197c      	adds	r4, r7, r5
 80005c8:	260e      	movs	r6, #14
 80005ca:	19ba      	adds	r2, r7, r6
 80005cc:	2301      	movs	r3, #1
 80005ce:	425b      	negs	r3, r3
 80005d0:	9300      	str	r3, [sp, #0]
 80005d2:	2301      	movs	r3, #1
 80005d4:	2136      	movs	r1, #54	@ 0x36
 80005d6:	f002 fc3f 	bl	8002e58 <HAL_I2C_Master_Receive>
 80005da:	0003      	movs	r3, r0
 80005dc:	7023      	strb	r3, [r4, #0]

	capTouch->keyStat = keyStatusRet & 0b01111111;
 80005de:	19bb      	adds	r3, r7, r6
 80005e0:	781b      	ldrb	r3, [r3, #0]
 80005e2:	227f      	movs	r2, #127	@ 0x7f
 80005e4:	4013      	ands	r3, r2
 80005e6:	b2da      	uxtb	r2, r3
 80005e8:	687b      	ldr	r3, [r7, #4]
 80005ea:	741a      	strb	r2, [r3, #16]

	return halRet;
 80005ec:	197b      	adds	r3, r7, r5
 80005ee:	781b      	ldrb	r3, [r3, #0]

}
 80005f0:	0018      	movs	r0, r3
 80005f2:	46bd      	mov	sp, r7
 80005f4:	b005      	add	sp, #20
 80005f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80005f8:	080063dc 	.word	0x080063dc

080005fc <capTouch_enableKeys>:

HAL_StatusTypeDef capTouch_enableKeys(QT1070 *capTouch, uint8_t dataBuff) {
 80005fc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80005fe:	b08b      	sub	sp, #44	@ 0x2c
 8000600:	af02      	add	r7, sp, #8
 8000602:	6078      	str	r0, [r7, #4]
 8000604:	000a      	movs	r2, r1
 8000606:	1cfb      	adds	r3, r7, #3
 8000608:	701a      	strb	r2, [r3, #0]

	HAL_StatusTypeDef halRet = HAL_OK;
 800060a:	241e      	movs	r4, #30
 800060c:	193b      	adds	r3, r7, r4
 800060e:	2200      	movs	r2, #0
 8000610:	701a      	strb	r2, [r3, #0]
	/*
	 *  Read in current averaging values for each key
	 *  The device will automatically increment register addressing for subsequent reads,
	 *  so only one Master Transmit call is required.
	 */
	uint8_t avgRet[7] = {0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00};
 8000612:	2314      	movs	r3, #20
 8000614:	18fb      	adds	r3, r7, r3
 8000616:	4a39      	ldr	r2, [pc, #228]	@ (80006fc <capTouch_enableKeys+0x100>)
 8000618:	6811      	ldr	r1, [r2, #0]
 800061a:	6019      	str	r1, [r3, #0]
 800061c:	8891      	ldrh	r1, [r2, #4]
 800061e:	8099      	strh	r1, [r3, #4]
 8000620:	7992      	ldrb	r2, [r2, #6]
 8000622:	719a      	strb	r2, [r3, #6]

	uint8_t avgRegs[7] = {capTouch_AvgFactor0Reg, capTouch_AvgFactor1Reg, capTouch_AvgFactor2Reg,
 8000624:	260c      	movs	r6, #12
 8000626:	19bb      	adds	r3, r7, r6
 8000628:	4a35      	ldr	r2, [pc, #212]	@ (8000700 <capTouch_enableKeys+0x104>)
 800062a:	6811      	ldr	r1, [r2, #0]
 800062c:	6019      	str	r1, [r3, #0]
 800062e:	8891      	ldrh	r1, [r2, #4]
 8000630:	8099      	strh	r1, [r3, #4]
 8000632:	7992      	ldrb	r2, [r2, #6]
 8000634:	719a      	strb	r2, [r3, #6]
			capTouch_AvgFactor3Reg, capTouch_AvgFactor4Reg, capTouch_AvgFactor5Reg, capTouch_AvgFactor6Reg};

	halRet = HAL_I2C_Master_Transmit(capTouch->hi2c, DEVICE_ADDRESS,
 8000636:	687b      	ldr	r3, [r7, #4]
 8000638:	6818      	ldr	r0, [r3, #0]
 800063a:	0025      	movs	r5, r4
 800063c:	193c      	adds	r4, r7, r4
 800063e:	19ba      	adds	r2, r7, r6
 8000640:	2301      	movs	r3, #1
 8000642:	425b      	negs	r3, r3
 8000644:	9300      	str	r3, [sp, #0]
 8000646:	2301      	movs	r3, #1
 8000648:	2136      	movs	r1, #54	@ 0x36
 800064a:	f002 fadb 	bl	8002c04 <HAL_I2C_Master_Transmit>
 800064e:	0003      	movs	r3, r0
 8000650:	7023      	strb	r3, [r4, #0]
								&(avgRegs[0]), 1, HAL_MAX_DELAY);
	if(halRet != HAL_OK)
 8000652:	197b      	adds	r3, r7, r5
 8000654:	781b      	ldrb	r3, [r3, #0]
 8000656:	2b00      	cmp	r3, #0
 8000658:	d002      	beq.n	8000660 <capTouch_enableKeys+0x64>
		return halRet;
 800065a:	197b      	adds	r3, r7, r5
 800065c:	781b      	ldrb	r3, [r3, #0]
 800065e:	e049      	b.n	80006f4 <capTouch_enableKeys+0xf8>

	halRet = HAL_I2C_Master_Receive(capTouch->hi2c, DEVICE_ADDRESS, avgRet, 7, HAL_MAX_DELAY);
 8000660:	687b      	ldr	r3, [r7, #4]
 8000662:	6818      	ldr	r0, [r3, #0]
 8000664:	251e      	movs	r5, #30
 8000666:	197c      	adds	r4, r7, r5
 8000668:	2314      	movs	r3, #20
 800066a:	18fa      	adds	r2, r7, r3
 800066c:	2301      	movs	r3, #1
 800066e:	425b      	negs	r3, r3
 8000670:	9300      	str	r3, [sp, #0]
 8000672:	2307      	movs	r3, #7
 8000674:	2136      	movs	r1, #54	@ 0x36
 8000676:	f002 fbef 	bl	8002e58 <HAL_I2C_Master_Receive>
 800067a:	0003      	movs	r3, r0
 800067c:	7023      	strb	r3, [r4, #0]
	if(halRet != HAL_OK)
 800067e:	197b      	adds	r3, r7, r5
 8000680:	781b      	ldrb	r3, [r3, #0]
 8000682:	2b00      	cmp	r3, #0
 8000684:	d002      	beq.n	800068c <capTouch_enableKeys+0x90>
		return halRet;
 8000686:	197b      	adds	r3, r7, r5
 8000688:	781b      	ldrb	r3, [r3, #0]
 800068a:	e033      	b.n	80006f4 <capTouch_enableKeys+0xf8>

	uint8_t i;

	for(i = 0; i <= 6; i++) {
 800068c:	231f      	movs	r3, #31
 800068e:	18fb      	adds	r3, r7, r3
 8000690:	2200      	movs	r2, #0
 8000692:	701a      	strb	r2, [r3, #0]
 8000694:	e01c      	b.n	80006d0 <capTouch_enableKeys+0xd4>
//			avgRet[i] = avgRet[i] | 0b00100000;
//		}

		// New value to pass only changes bits 2-6.
		// If bit i of dataBuff = 0, set these bits to 0, else leave them.
		avgRet[i] = (avgRet[i] >> 2) * ((dataBuff >> i) & 0b00000001);
 8000696:	201f      	movs	r0, #31
 8000698:	183b      	adds	r3, r7, r0
 800069a:	781b      	ldrb	r3, [r3, #0]
 800069c:	2414      	movs	r4, #20
 800069e:	193a      	adds	r2, r7, r4
 80006a0:	5cd3      	ldrb	r3, [r2, r3]
 80006a2:	089b      	lsrs	r3, r3, #2
 80006a4:	b2da      	uxtb	r2, r3
 80006a6:	1cfb      	adds	r3, r7, #3
 80006a8:	7819      	ldrb	r1, [r3, #0]
 80006aa:	183b      	adds	r3, r7, r0
 80006ac:	781b      	ldrb	r3, [r3, #0]
 80006ae:	4119      	asrs	r1, r3
 80006b0:	000b      	movs	r3, r1
 80006b2:	b2db      	uxtb	r3, r3
 80006b4:	2101      	movs	r1, #1
 80006b6:	400b      	ands	r3, r1
 80006b8:	b2d9      	uxtb	r1, r3
 80006ba:	183b      	adds	r3, r7, r0
 80006bc:	781b      	ldrb	r3, [r3, #0]
 80006be:	434a      	muls	r2, r1
 80006c0:	b2d1      	uxtb	r1, r2
 80006c2:	193a      	adds	r2, r7, r4
 80006c4:	54d1      	strb	r1, [r2, r3]
	for(i = 0; i <= 6; i++) {
 80006c6:	183b      	adds	r3, r7, r0
 80006c8:	781a      	ldrb	r2, [r3, #0]
 80006ca:	183b      	adds	r3, r7, r0
 80006cc:	3201      	adds	r2, #1
 80006ce:	701a      	strb	r2, [r3, #0]
 80006d0:	231f      	movs	r3, #31
 80006d2:	18fb      	adds	r3, r7, r3
 80006d4:	781b      	ldrb	r3, [r3, #0]
 80006d6:	2b06      	cmp	r3, #6
 80006d8:	d9dd      	bls.n	8000696 <capTouch_enableKeys+0x9a>

	}

	halRet = capTouch_SetAveragingFactor(capTouch, avgRet);
 80006da:	251e      	movs	r5, #30
 80006dc:	197c      	adds	r4, r7, r5
 80006de:	2314      	movs	r3, #20
 80006e0:	18fa      	adds	r2, r7, r3
 80006e2:	687b      	ldr	r3, [r7, #4]
 80006e4:	0011      	movs	r1, r2
 80006e6:	0018      	movs	r0, r3
 80006e8:	f000 f80c 	bl	8000704 <capTouch_SetAveragingFactor>
 80006ec:	0003      	movs	r3, r0
 80006ee:	7023      	strb	r3, [r4, #0]

	return halRet;
 80006f0:	197b      	adds	r3, r7, r5
 80006f2:	781b      	ldrb	r3, [r3, #0]

}
 80006f4:	0018      	movs	r0, r3
 80006f6:	46bd      	mov	sp, r7
 80006f8:	b009      	add	sp, #36	@ 0x24
 80006fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80006fc:	080063e0 	.word	0x080063e0
 8000700:	080063e8 	.word	0x080063e8

08000704 <capTouch_SetAveragingFactor>:

HAL_StatusTypeDef capTouch_SetAveragingFactor(QT1070 *capTouch, uint8_t *dataBuff) {
 8000704:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000706:	b08b      	sub	sp, #44	@ 0x2c
 8000708:	af02      	add	r7, sp, #8
 800070a:	6078      	str	r0, [r7, #4]
 800070c:	6039      	str	r1, [r7, #0]

	HAL_StatusTypeDef halRet = HAL_OK;
 800070e:	241e      	movs	r4, #30
 8000710:	193b      	adds	r3, r7, r4
 8000712:	2200      	movs	r2, #0
 8000714:	701a      	strb	r2, [r3, #0]
	/*
	 *  Read in current averaging values for each key
	 *  The device will automatically increment register addressing for subsequent reads,
	 *  so only one Master Transmit call is required.
	 */
	uint8_t avgRet[7] = {0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00};
 8000716:	2314      	movs	r3, #20
 8000718:	18fb      	adds	r3, r7, r3
 800071a:	4a5d      	ldr	r2, [pc, #372]	@ (8000890 <capTouch_SetAveragingFactor+0x18c>)
 800071c:	6811      	ldr	r1, [r2, #0]
 800071e:	6019      	str	r1, [r3, #0]
 8000720:	8891      	ldrh	r1, [r2, #4]
 8000722:	8099      	strh	r1, [r3, #4]
 8000724:	7992      	ldrb	r2, [r2, #6]
 8000726:	719a      	strb	r2, [r3, #6]

	uint8_t avgRegs[7] = {capTouch_AvgFactor0Reg, capTouch_AvgFactor1Reg, capTouch_AvgFactor2Reg,
 8000728:	260c      	movs	r6, #12
 800072a:	19bb      	adds	r3, r7, r6
 800072c:	4a59      	ldr	r2, [pc, #356]	@ (8000894 <capTouch_SetAveragingFactor+0x190>)
 800072e:	6811      	ldr	r1, [r2, #0]
 8000730:	6019      	str	r1, [r3, #0]
 8000732:	8891      	ldrh	r1, [r2, #4]
 8000734:	8099      	strh	r1, [r3, #4]
 8000736:	7992      	ldrb	r2, [r2, #6]
 8000738:	719a      	strb	r2, [r3, #6]
			capTouch_AvgFactor3Reg, capTouch_AvgFactor4Reg, capTouch_AvgFactor5Reg, capTouch_AvgFactor6Reg};

	halRet = HAL_I2C_Master_Transmit(capTouch->hi2c, DEVICE_ADDRESS,
 800073a:	687b      	ldr	r3, [r7, #4]
 800073c:	6818      	ldr	r0, [r3, #0]
 800073e:	0025      	movs	r5, r4
 8000740:	193c      	adds	r4, r7, r4
 8000742:	19ba      	adds	r2, r7, r6
 8000744:	2301      	movs	r3, #1
 8000746:	425b      	negs	r3, r3
 8000748:	9300      	str	r3, [sp, #0]
 800074a:	2301      	movs	r3, #1
 800074c:	2136      	movs	r1, #54	@ 0x36
 800074e:	f002 fa59 	bl	8002c04 <HAL_I2C_Master_Transmit>
 8000752:	0003      	movs	r3, r0
 8000754:	7023      	strb	r3, [r4, #0]
								&(avgRegs[0]), 1, HAL_MAX_DELAY);
	if(halRet != HAL_OK)
 8000756:	197b      	adds	r3, r7, r5
 8000758:	781b      	ldrb	r3, [r3, #0]
 800075a:	2b00      	cmp	r3, #0
 800075c:	d002      	beq.n	8000764 <capTouch_SetAveragingFactor+0x60>
		return halRet;
 800075e:	197b      	adds	r3, r7, r5
 8000760:	781b      	ldrb	r3, [r3, #0]
 8000762:	e090      	b.n	8000886 <capTouch_SetAveragingFactor+0x182>
	halRet = HAL_I2C_Master_Receive(capTouch->hi2c, DEVICE_ADDRESS, avgRet, 7, HAL_MAX_DELAY);
 8000764:	687b      	ldr	r3, [r7, #4]
 8000766:	6818      	ldr	r0, [r3, #0]
 8000768:	251e      	movs	r5, #30
 800076a:	197c      	adds	r4, r7, r5
 800076c:	2314      	movs	r3, #20
 800076e:	18fa      	adds	r2, r7, r3
 8000770:	2301      	movs	r3, #1
 8000772:	425b      	negs	r3, r3
 8000774:	9300      	str	r3, [sp, #0]
 8000776:	2307      	movs	r3, #7
 8000778:	2136      	movs	r1, #54	@ 0x36
 800077a:	f002 fb6d 	bl	8002e58 <HAL_I2C_Master_Receive>
 800077e:	0003      	movs	r3, r0
 8000780:	7023      	strb	r3, [r4, #0]
	if(halRet != HAL_OK)
 8000782:	197b      	adds	r3, r7, r5
 8000784:	781b      	ldrb	r3, [r3, #0]
 8000786:	2b00      	cmp	r3, #0
 8000788:	d002      	beq.n	8000790 <capTouch_SetAveragingFactor+0x8c>
		return halRet;
 800078a:	197b      	adds	r3, r7, r5
 800078c:	781b      	ldrb	r3, [r3, #0]
 800078e:	e07a      	b.n	8000886 <capTouch_SetAveragingFactor+0x182>


	// 2-byte buffer to specify register address and new averaging factor
	uint8_t avgRegNew[2] = {0x00, 0x00};
 8000790:	2308      	movs	r3, #8
 8000792:	18fb      	adds	r3, r7, r3
 8000794:	2200      	movs	r2, #0
 8000796:	801a      	strh	r2, [r3, #0]
	uint8_t avgNew = 0x00;
 8000798:	231d      	movs	r3, #29
 800079a:	18fb      	adds	r3, r7, r3
 800079c:	2200      	movs	r2, #0
 800079e:	701a      	strb	r2, [r3, #0]
	uint8_t i;

	for(i = 0; i <= 6; i++) {
 80007a0:	231f      	movs	r3, #31
 80007a2:	18fb      	adds	r3, r7, r3
 80007a4:	2200      	movs	r2, #0
 80007a6:	701a      	strb	r2, [r3, #0]
 80007a8:	e041      	b.n	800082e <capTouch_SetAveragingFactor+0x12a>
		 * Bits 0-1 contain adjacent key suppression information,
		 * which is independent of the averaging factor.
		 */

		// Clear bits 2-6
		avgNew = avgRet[i] & 0b00000011;
 80007aa:	241f      	movs	r4, #31
 80007ac:	193b      	adds	r3, r7, r4
 80007ae:	781b      	ldrb	r3, [r3, #0]
 80007b0:	2214      	movs	r2, #20
 80007b2:	18ba      	adds	r2, r7, r2
 80007b4:	5cd2      	ldrb	r2, [r2, r3]
 80007b6:	201d      	movs	r0, #29
 80007b8:	183b      	adds	r3, r7, r0
 80007ba:	2103      	movs	r1, #3
 80007bc:	400a      	ands	r2, r1
 80007be:	701a      	strb	r2, [r3, #0]
		// Set bits 2-6 with new averaging factor
		uint8_t avgMask = ((dataBuff[i]) << 2);
 80007c0:	193b      	adds	r3, r7, r4
 80007c2:	781b      	ldrb	r3, [r3, #0]
 80007c4:	683a      	ldr	r2, [r7, #0]
 80007c6:	18d3      	adds	r3, r2, r3
 80007c8:	781a      	ldrb	r2, [r3, #0]
 80007ca:	251c      	movs	r5, #28
 80007cc:	197b      	adds	r3, r7, r5
 80007ce:	0092      	lsls	r2, r2, #2
 80007d0:	701a      	strb	r2, [r3, #0]
		avgNew = avgNew | avgMask;
 80007d2:	183b      	adds	r3, r7, r0
 80007d4:	1839      	adds	r1, r7, r0
 80007d6:	197a      	adds	r2, r7, r5
 80007d8:	7809      	ldrb	r1, [r1, #0]
 80007da:	7812      	ldrb	r2, [r2, #0]
 80007dc:	430a      	orrs	r2, r1
 80007de:	701a      	strb	r2, [r3, #0]
//			halRet = HAL_ERROR;
//			return halRet;
//		}
		// ^^ Kills memory

		avgRegNew[0] = avgRegs[i];
 80007e0:	193b      	adds	r3, r7, r4
 80007e2:	781b      	ldrb	r3, [r3, #0]
 80007e4:	220c      	movs	r2, #12
 80007e6:	18ba      	adds	r2, r7, r2
 80007e8:	5cd2      	ldrb	r2, [r2, r3]
 80007ea:	2108      	movs	r1, #8
 80007ec:	187b      	adds	r3, r7, r1
 80007ee:	701a      	strb	r2, [r3, #0]
		avgRegNew[1] = avgNew;
 80007f0:	187b      	adds	r3, r7, r1
 80007f2:	183a      	adds	r2, r7, r0
 80007f4:	7812      	ldrb	r2, [r2, #0]
 80007f6:	705a      	strb	r2, [r3, #1]

		halRet = HAL_I2C_Master_Transmit(capTouch->hi2c, DEVICE_ADDRESS,
 80007f8:	687b      	ldr	r3, [r7, #4]
 80007fa:	6818      	ldr	r0, [r3, #0]
 80007fc:	251e      	movs	r5, #30
 80007fe:	197c      	adds	r4, r7, r5
 8000800:	187a      	adds	r2, r7, r1
 8000802:	2301      	movs	r3, #1
 8000804:	425b      	negs	r3, r3
 8000806:	9300      	str	r3, [sp, #0]
 8000808:	2302      	movs	r3, #2
 800080a:	2136      	movs	r1, #54	@ 0x36
 800080c:	f002 f9fa 	bl	8002c04 <HAL_I2C_Master_Transmit>
 8000810:	0003      	movs	r3, r0
 8000812:	7023      	strb	r3, [r4, #0]
									avgRegNew, 2, HAL_MAX_DELAY);
		if(halRet != HAL_OK)
 8000814:	197b      	adds	r3, r7, r5
 8000816:	781b      	ldrb	r3, [r3, #0]
 8000818:	2b00      	cmp	r3, #0
 800081a:	d002      	beq.n	8000822 <capTouch_SetAveragingFactor+0x11e>
			return halRet;
 800081c:	197b      	adds	r3, r7, r5
 800081e:	781b      	ldrb	r3, [r3, #0]
 8000820:	e031      	b.n	8000886 <capTouch_SetAveragingFactor+0x182>
	for(i = 0; i <= 6; i++) {
 8000822:	211f      	movs	r1, #31
 8000824:	187b      	adds	r3, r7, r1
 8000826:	781a      	ldrb	r2, [r3, #0]
 8000828:	187b      	adds	r3, r7, r1
 800082a:	3201      	adds	r2, #1
 800082c:	701a      	strb	r2, [r3, #0]
 800082e:	231f      	movs	r3, #31
 8000830:	18fb      	adds	r3, r7, r3
 8000832:	781b      	ldrb	r3, [r3, #0]
 8000834:	2b06      	cmp	r3, #6
 8000836:	d9b8      	bls.n	80007aa <capTouch_SetAveragingFactor+0xa6>

	}

	// Debug check that avg register values have been set successfully
	halRet = HAL_I2C_Master_Transmit(capTouch->hi2c, DEVICE_ADDRESS,
 8000838:	687b      	ldr	r3, [r7, #4]
 800083a:	6818      	ldr	r0, [r3, #0]
 800083c:	251e      	movs	r5, #30
 800083e:	197c      	adds	r4, r7, r5
 8000840:	230c      	movs	r3, #12
 8000842:	18fa      	adds	r2, r7, r3
 8000844:	2301      	movs	r3, #1
 8000846:	425b      	negs	r3, r3
 8000848:	9300      	str	r3, [sp, #0]
 800084a:	2301      	movs	r3, #1
 800084c:	2136      	movs	r1, #54	@ 0x36
 800084e:	f002 f9d9 	bl	8002c04 <HAL_I2C_Master_Transmit>
 8000852:	0003      	movs	r3, r0
 8000854:	7023      	strb	r3, [r4, #0]
									&(avgRegs[0]), 1, HAL_MAX_DELAY);
	if(halRet != HAL_OK)
 8000856:	197b      	adds	r3, r7, r5
 8000858:	781b      	ldrb	r3, [r3, #0]
 800085a:	2b00      	cmp	r3, #0
 800085c:	d002      	beq.n	8000864 <capTouch_SetAveragingFactor+0x160>
		return halRet;
 800085e:	197b      	adds	r3, r7, r5
 8000860:	781b      	ldrb	r3, [r3, #0]
 8000862:	e010      	b.n	8000886 <capTouch_SetAveragingFactor+0x182>
	halRet = HAL_I2C_Master_Receive(capTouch->hi2c, DEVICE_ADDRESS, avgRet, 7, HAL_MAX_DELAY);
 8000864:	687b      	ldr	r3, [r7, #4]
 8000866:	6818      	ldr	r0, [r3, #0]
 8000868:	251e      	movs	r5, #30
 800086a:	197c      	adds	r4, r7, r5
 800086c:	2314      	movs	r3, #20
 800086e:	18fa      	adds	r2, r7, r3
 8000870:	2301      	movs	r3, #1
 8000872:	425b      	negs	r3, r3
 8000874:	9300      	str	r3, [sp, #0]
 8000876:	2307      	movs	r3, #7
 8000878:	2136      	movs	r1, #54	@ 0x36
 800087a:	f002 faed 	bl	8002e58 <HAL_I2C_Master_Receive>
 800087e:	0003      	movs	r3, r0
 8000880:	7023      	strb	r3, [r4, #0]

	return halRet;
 8000882:	197b      	adds	r3, r7, r5
 8000884:	781b      	ldrb	r3, [r3, #0]

}
 8000886:	0018      	movs	r0, r3
 8000888:	46bd      	mov	sp, r7
 800088a:	b009      	add	sp, #36	@ 0x24
 800088c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800088e:	46c0      	nop			@ (mov r8, r8)
 8000890:	080063e0 	.word	0x080063e0
 8000894:	080063e8 	.word	0x080063e8

08000898 <capTouch_SetDetectionIntegrator>:

HAL_StatusTypeDef capTouch_SetDetectionIntegrator(QT1070 *capTouch, uint8_t *dataBuff) {
 8000898:	b5f0      	push	{r4, r5, r6, r7, lr}
 800089a:	b08b      	sub	sp, #44	@ 0x2c
 800089c:	af02      	add	r7, sp, #8
 800089e:	6078      	str	r0, [r7, #4]
 80008a0:	6039      	str	r1, [r7, #0]

	HAL_StatusTypeDef halRet = HAL_OK;
 80008a2:	231e      	movs	r3, #30
 80008a4:	18fb      	adds	r3, r7, r3
 80008a6:	2200      	movs	r2, #0
 80008a8:	701a      	strb	r2, [r3, #0]

	uint8_t detIntRegs[7] = {capTouch_DetInteg0Reg, capTouch_DetInteg1Reg, capTouch_DetInteg2Reg,
 80008aa:	2314      	movs	r3, #20
 80008ac:	18fb      	adds	r3, r7, r3
 80008ae:	4a31      	ldr	r2, [pc, #196]	@ (8000974 <capTouch_SetDetectionIntegrator+0xdc>)
 80008b0:	6811      	ldr	r1, [r2, #0]
 80008b2:	6019      	str	r1, [r3, #0]
 80008b4:	8891      	ldrh	r1, [r2, #4]
 80008b6:	8099      	strh	r1, [r3, #4]
 80008b8:	7992      	ldrb	r2, [r2, #6]
 80008ba:	719a      	strb	r2, [r3, #6]
						capTouch_DetInteg3Reg, capTouch_DetInteg4Reg, capTouch_DetInteg5Reg, capTouch_DetInteg6Reg};

	// 2-byte buffer to specify register address and new averaging factor
	uint8_t detIntRegNew[2] = {0x00, 0x00};
 80008bc:	2310      	movs	r3, #16
 80008be:	18fb      	adds	r3, r7, r3
 80008c0:	2200      	movs	r2, #0
 80008c2:	801a      	strh	r2, [r3, #0]
	uint8_t i;

	for(i = 0; i <= 6; i++) {
 80008c4:	231f      	movs	r3, #31
 80008c6:	18fb      	adds	r3, r7, r3
 80008c8:	2200      	movs	r2, #0
 80008ca:	701a      	strb	r2, [r3, #0]
 80008cc:	e022      	b.n	8000914 <capTouch_SetDetectionIntegrator+0x7c>

		detIntRegNew[0] = detIntRegs[i];
 80008ce:	251f      	movs	r5, #31
 80008d0:	197b      	adds	r3, r7, r5
 80008d2:	781b      	ldrb	r3, [r3, #0]
 80008d4:	2214      	movs	r2, #20
 80008d6:	18ba      	adds	r2, r7, r2
 80008d8:	5cd2      	ldrb	r2, [r2, r3]
 80008da:	2110      	movs	r1, #16
 80008dc:	187b      	adds	r3, r7, r1
 80008de:	701a      	strb	r2, [r3, #0]
		detIntRegNew[1] = dataBuff[i];
 80008e0:	197b      	adds	r3, r7, r5
 80008e2:	781b      	ldrb	r3, [r3, #0]
 80008e4:	683a      	ldr	r2, [r7, #0]
 80008e6:	18d3      	adds	r3, r2, r3
 80008e8:	781a      	ldrb	r2, [r3, #0]
 80008ea:	187b      	adds	r3, r7, r1
 80008ec:	705a      	strb	r2, [r3, #1]

		halRet = HAL_I2C_Master_Transmit(capTouch->hi2c, DEVICE_ADDRESS,
 80008ee:	687b      	ldr	r3, [r7, #4]
 80008f0:	6818      	ldr	r0, [r3, #0]
 80008f2:	231e      	movs	r3, #30
 80008f4:	18fc      	adds	r4, r7, r3
 80008f6:	187a      	adds	r2, r7, r1
 80008f8:	2301      	movs	r3, #1
 80008fa:	425b      	negs	r3, r3
 80008fc:	9300      	str	r3, [sp, #0]
 80008fe:	2302      	movs	r3, #2
 8000900:	2136      	movs	r1, #54	@ 0x36
 8000902:	f002 f97f 	bl	8002c04 <HAL_I2C_Master_Transmit>
 8000906:	0003      	movs	r3, r0
 8000908:	7023      	strb	r3, [r4, #0]
	for(i = 0; i <= 6; i++) {
 800090a:	197b      	adds	r3, r7, r5
 800090c:	781a      	ldrb	r2, [r3, #0]
 800090e:	197b      	adds	r3, r7, r5
 8000910:	3201      	adds	r2, #1
 8000912:	701a      	strb	r2, [r3, #0]
 8000914:	231f      	movs	r3, #31
 8000916:	18fb      	adds	r3, r7, r3
 8000918:	781b      	ldrb	r3, [r3, #0]
 800091a:	2b06      	cmp	r3, #6
 800091c:	d9d7      	bls.n	80008ce <capTouch_SetDetectionIntegrator+0x36>
										detIntRegNew, 2, HAL_MAX_DELAY);

	}

	// Debug check that avg register values have been set successfully
	uint8_t detIntRet[7] = {0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00};
 800091e:	2608      	movs	r6, #8
 8000920:	19bb      	adds	r3, r7, r6
 8000922:	4a15      	ldr	r2, [pc, #84]	@ (8000978 <capTouch_SetDetectionIntegrator+0xe0>)
 8000924:	6811      	ldr	r1, [r2, #0]
 8000926:	6019      	str	r1, [r3, #0]
 8000928:	8891      	ldrh	r1, [r2, #4]
 800092a:	8099      	strh	r1, [r3, #4]
 800092c:	7992      	ldrb	r2, [r2, #6]
 800092e:	719a      	strb	r2, [r3, #6]
	halRet = HAL_I2C_Master_Transmit(capTouch->hi2c, DEVICE_ADDRESS,
 8000930:	687b      	ldr	r3, [r7, #4]
 8000932:	6818      	ldr	r0, [r3, #0]
 8000934:	251e      	movs	r5, #30
 8000936:	197c      	adds	r4, r7, r5
 8000938:	2314      	movs	r3, #20
 800093a:	18fa      	adds	r2, r7, r3
 800093c:	2301      	movs	r3, #1
 800093e:	425b      	negs	r3, r3
 8000940:	9300      	str	r3, [sp, #0]
 8000942:	2301      	movs	r3, #1
 8000944:	2136      	movs	r1, #54	@ 0x36
 8000946:	f002 f95d 	bl	8002c04 <HAL_I2C_Master_Transmit>
 800094a:	0003      	movs	r3, r0
 800094c:	7023      	strb	r3, [r4, #0]
									&(detIntRegs[0]), 1, HAL_MAX_DELAY);
	halRet = HAL_I2C_Master_Receive(capTouch->hi2c, DEVICE_ADDRESS, detIntRet, 7, HAL_MAX_DELAY);
 800094e:	687b      	ldr	r3, [r7, #4]
 8000950:	6818      	ldr	r0, [r3, #0]
 8000952:	197c      	adds	r4, r7, r5
 8000954:	19ba      	adds	r2, r7, r6
 8000956:	2301      	movs	r3, #1
 8000958:	425b      	negs	r3, r3
 800095a:	9300      	str	r3, [sp, #0]
 800095c:	2307      	movs	r3, #7
 800095e:	2136      	movs	r1, #54	@ 0x36
 8000960:	f002 fa7a 	bl	8002e58 <HAL_I2C_Master_Receive>
 8000964:	0003      	movs	r3, r0
 8000966:	7023      	strb	r3, [r4, #0]

	return halRet;
 8000968:	197b      	adds	r3, r7, r5
 800096a:	781b      	ldrb	r3, [r3, #0]

}
 800096c:	0018      	movs	r0, r3
 800096e:	46bd      	mov	sp, r7
 8000970:	b009      	add	sp, #36	@ 0x24
 8000972:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000974:	080063f0 	.word	0x080063f0
 8000978:	080063e0 	.word	0x080063e0

0800097c <initRTCInternalAlarm>:
 */

#include "../Inc/alarm.h"


HAL_StatusTypeDef initRTCInternalAlarm(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *currTime, RTC_DateTypeDef *currDate) {
 800097c:	b5b0      	push	{r4, r5, r7, lr}
 800097e:	b09a      	sub	sp, #104	@ 0x68
 8000980:	af00      	add	r7, sp, #0
 8000982:	60f8      	str	r0, [r7, #12]
 8000984:	60b9      	str	r1, [r7, #8]
 8000986:	607a      	str	r2, [r7, #4]

	HAL_StatusTypeDef halRet = HAL_OK;
 8000988:	2567      	movs	r5, #103	@ 0x67
 800098a:	197b      	adds	r3, r7, r5
 800098c:	2200      	movs	r2, #0
 800098e:	701a      	strb	r2, [r3, #0]

	RTC_AlarmTypeDef internalAlarm_init = {0};
 8000990:	243c      	movs	r4, #60	@ 0x3c
 8000992:	193b      	adds	r3, r7, r4
 8000994:	0018      	movs	r0, r3
 8000996:	2328      	movs	r3, #40	@ 0x28
 8000998:	001a      	movs	r2, r3
 800099a:	2100      	movs	r1, #0
 800099c:	f005 fcd8 	bl	8006350 <memset>
	internalAlarm_init.AlarmTime.Hours = currTime->Hours;
 80009a0:	68bb      	ldr	r3, [r7, #8]
 80009a2:	781a      	ldrb	r2, [r3, #0]
 80009a4:	0021      	movs	r1, r4
 80009a6:	187b      	adds	r3, r7, r1
 80009a8:	701a      	strb	r2, [r3, #0]
	internalAlarm_init.AlarmTime.Minutes = currTime->Minutes + 1;
 80009aa:	68bb      	ldr	r3, [r7, #8]
 80009ac:	785b      	ldrb	r3, [r3, #1]
 80009ae:	3301      	adds	r3, #1
 80009b0:	b2da      	uxtb	r2, r3
 80009b2:	187b      	adds	r3, r7, r1
 80009b4:	705a      	strb	r2, [r3, #1]
	internalAlarm_init.AlarmTime.Seconds = currTime->Seconds;
 80009b6:	68bb      	ldr	r3, [r7, #8]
 80009b8:	789a      	ldrb	r2, [r3, #2]
 80009ba:	187b      	adds	r3, r7, r1
 80009bc:	709a      	strb	r2, [r3, #2]
	internalAlarm_init.AlarmTime.SubSeconds = currTime->SubSeconds;
 80009be:	68bb      	ldr	r3, [r7, #8]
 80009c0:	685a      	ldr	r2, [r3, #4]
 80009c2:	187b      	adds	r3, r7, r1
 80009c4:	605a      	str	r2, [r3, #4]
	internalAlarm_init.AlarmTime.TimeFormat = currTime->TimeFormat;
 80009c6:	68bb      	ldr	r3, [r7, #8]
 80009c8:	78da      	ldrb	r2, [r3, #3]
 80009ca:	187b      	adds	r3, r7, r1
 80009cc:	70da      	strb	r2, [r3, #3]
	internalAlarm_init.AlarmTime.TimeFormat = currTime->TimeFormat;
 80009ce:	68bb      	ldr	r3, [r7, #8]
 80009d0:	78da      	ldrb	r2, [r3, #3]
 80009d2:	187b      	adds	r3, r7, r1
 80009d4:	70da      	strb	r2, [r3, #3]
	internalAlarm_init.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80009d6:	0008      	movs	r0, r1
 80009d8:	183b      	adds	r3, r7, r0
 80009da:	2200      	movs	r2, #0
 80009dc:	60da      	str	r2, [r3, #12]
	internalAlarm_init.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80009de:	183b      	adds	r3, r7, r0
 80009e0:	2200      	movs	r2, #0
 80009e2:	611a      	str	r2, [r3, #16]
	internalAlarm_init.AlarmMask = RTC_ALARMMASK_DATEWEEKDAY|RTC_ALARMMASK_HOURS
 80009e4:	183b      	adds	r3, r7, r0
 80009e6:	4a19      	ldr	r2, [pc, #100]	@ (8000a4c <initRTCInternalAlarm+0xd0>)
 80009e8:	615a      	str	r2, [r3, #20]
								  |RTC_ALARMMASK_SECONDS;
	internalAlarm_init.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 80009ea:	183b      	adds	r3, r7, r0
 80009ec:	2200      	movs	r2, #0
 80009ee:	619a      	str	r2, [r3, #24]
	internalAlarm_init.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 80009f0:	183b      	adds	r3, r7, r0
 80009f2:	2200      	movs	r2, #0
 80009f4:	61da      	str	r2, [r3, #28]
	internalAlarm_init.AlarmDateWeekDay = 0x1;
 80009f6:	183b      	adds	r3, r7, r0
 80009f8:	2220      	movs	r2, #32
 80009fa:	2101      	movs	r1, #1
 80009fc:	5499      	strb	r1, [r3, r2]
	internalAlarm_init.Alarm = internalAlarm;
 80009fe:	0001      	movs	r1, r0
 8000a00:	187b      	adds	r3, r7, r1
 8000a02:	2280      	movs	r2, #128	@ 0x80
 8000a04:	0052      	lsls	r2, r2, #1
 8000a06:	625a      	str	r2, [r3, #36]	@ 0x24

	halRet = HAL_RTC_SetAlarm_IT(hrtc, &internalAlarm_init, RTCTimeFormat);
 8000a08:	197c      	adds	r4, r7, r5
 8000a0a:	1879      	adds	r1, r7, r1
 8000a0c:	68fb      	ldr	r3, [r7, #12]
 8000a0e:	2200      	movs	r2, #0
 8000a10:	0018      	movs	r0, r3
 8000a12:	f004 f80f 	bl	8004a34 <HAL_RTC_SetAlarm_IT>
 8000a16:	0003      	movs	r3, r0
 8000a18:	7023      	strb	r3, [r4, #0]
	if(halRet != HAL_OK)
 8000a1a:	197b      	adds	r3, r7, r5
 8000a1c:	781b      	ldrb	r3, [r3, #0]
 8000a1e:	2b00      	cmp	r3, #0
 8000a20:	d002      	beq.n	8000a28 <initRTCInternalAlarm+0xac>
		return halRet;
 8000a22:	197b      	adds	r3, r7, r5
 8000a24:	781b      	ldrb	r3, [r3, #0]
 8000a26:	e00d      	b.n	8000a44 <initRTCInternalAlarm+0xc8>

	RTC_AlarmTypeDef internalAlarm_initTest;
	halRet = HAL_RTC_GetAlarm(hrtc, &internalAlarm_initTest, internalAlarm, RTCTimeFormat);
 8000a28:	2567      	movs	r5, #103	@ 0x67
 8000a2a:	197c      	adds	r4, r7, r5
 8000a2c:	2380      	movs	r3, #128	@ 0x80
 8000a2e:	005a      	lsls	r2, r3, #1
 8000a30:	2314      	movs	r3, #20
 8000a32:	18f9      	adds	r1, r7, r3
 8000a34:	68f8      	ldr	r0, [r7, #12]
 8000a36:	2300      	movs	r3, #0
 8000a38:	f004 f93c 	bl	8004cb4 <HAL_RTC_GetAlarm>
 8000a3c:	0003      	movs	r3, r0
 8000a3e:	7023      	strb	r3, [r4, #0]
	return halRet;
 8000a40:	197b      	adds	r3, r7, r5
 8000a42:	781b      	ldrb	r3, [r3, #0]

}
 8000a44:	0018      	movs	r0, r3
 8000a46:	46bd      	mov	sp, r7
 8000a48:	b01a      	add	sp, #104	@ 0x68
 8000a4a:	bdb0      	pop	{r4, r5, r7, pc}
 8000a4c:	80800080 	.word	0x80800080

08000a50 <getRTCTime>:

void getRTCTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *currTime, RTC_DateTypeDef *currDate) {
 8000a50:	b580      	push	{r7, lr}
 8000a52:	b084      	sub	sp, #16
 8000a54:	af00      	add	r7, sp, #0
 8000a56:	60f8      	str	r0, [r7, #12]
 8000a58:	60b9      	str	r1, [r7, #8]
 8000a5a:	607a      	str	r2, [r7, #4]

	// Store both current time and current date in time and date pointers.
	HAL_RTC_GetTime(hrtc, currTime, RTCTimeFormat);
 8000a5c:	68b9      	ldr	r1, [r7, #8]
 8000a5e:	68fb      	ldr	r3, [r7, #12]
 8000a60:	2200      	movs	r2, #0
 8000a62:	0018      	movs	r0, r3
 8000a64:	f003 feaa 	bl	80047bc <HAL_RTC_GetTime>
	HAL_RTC_GetDate(hrtc, currDate, RTCTimeFormat);
 8000a68:	6879      	ldr	r1, [r7, #4]
 8000a6a:	68fb      	ldr	r3, [r7, #12]
 8000a6c:	2200      	movs	r2, #0
 8000a6e:	0018      	movs	r0, r3
 8000a70:	f003 ff92 	bl	8004998 <HAL_RTC_GetDate>

}
 8000a74:	46c0      	nop			@ (mov r8, r8)
 8000a76:	46bd      	mov	sp, r7
 8000a78:	b004      	add	sp, #16
 8000a7a:	bd80      	pop	{r7, pc}

08000a7c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000a7c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000a7e:	b08d      	sub	sp, #52	@ 0x34
 8000a80:	af06      	add	r7, sp, #24
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000a82:	f001 fcc7 	bl	8002414 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000a86:	f000 f959 	bl	8000d3c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000a8a:	f000 fb57 	bl	800113c <MX_GPIO_Init>
  MX_RTC_Init();
 8000a8e:	f000 fa09 	bl	8000ea4 <MX_RTC_Init>
  MX_I2C1_Init();
 8000a92:	f000 f9c7 	bl	8000e24 <MX_I2C1_Init>
  MX_TIM14_Init();
 8000a96:	f000 faf9 	bl	800108c <MX_TIM14_Init>
  MX_TIM2_Init();
 8000a9a:	f000 fa97 	bl	8000fcc <MX_TIM2_Init>
  MX_TIM16_Init();
 8000a9e:	f000 fb1b 	bl	80010d8 <MX_TIM16_Init>
  /* USER CODE BEGIN 2 */

  // HAL Status handle for error-checking
  HAL_StatusTypeDef halRet = HAL_OK;
 8000aa2:	2517      	movs	r5, #23
 8000aa4:	197b      	adds	r3, r7, r5
 8000aa6:	2200      	movs	r2, #0
 8000aa8:	701a      	strb	r2, [r3, #0]

  // Set Smooth Calibration Value
  halRet = HAL_RTCEx_SetSmoothCalib(&hrtc, RTC_SMOOTHCALIB_PERIOD_8SEC,
 8000aaa:	4b90      	ldr	r3, [pc, #576]	@ (8000cec <main+0x270>)
 8000aac:	681b      	ldr	r3, [r3, #0]
 8000aae:	197c      	adds	r4, r7, r5
 8000ab0:	2280      	movs	r2, #128	@ 0x80
 8000ab2:	01d1      	lsls	r1, r2, #7
 8000ab4:	488e      	ldr	r0, [pc, #568]	@ (8000cf0 <main+0x274>)
 8000ab6:	2200      	movs	r2, #0
 8000ab8:	f004 faf1 	bl	800509e <HAL_RTCEx_SetSmoothCalib>
 8000abc:	0003      	movs	r3, r0
 8000abe:	7023      	strb	r3, [r4, #0]
    							RTC_SMOOTHCALIB_PLUSPULSES_RESET, rtcCalVal);
  if(halRet != HAL_OK) {
 8000ac0:	197b      	adds	r3, r7, r5
 8000ac2:	781b      	ldrb	r3, [r3, #0]
 8000ac4:	2b00      	cmp	r3, #0
 8000ac6:	d001      	beq.n	8000acc <main+0x50>
	  // Failure to talk to RTC is a hard failure
	  dispFailure();
 8000ac8:	f001 f822 	bl	8001b10 <dispFailure>
  }

  // Init the internal RTC alarm time to track the current time
  halRet = initRTCInternalAlarm(&hrtc, &currTime, &currDate);
 8000acc:	2517      	movs	r5, #23
 8000ace:	197c      	adds	r4, r7, r5
 8000ad0:	4a88      	ldr	r2, [pc, #544]	@ (8000cf4 <main+0x278>)
 8000ad2:	4989      	ldr	r1, [pc, #548]	@ (8000cf8 <main+0x27c>)
 8000ad4:	4b86      	ldr	r3, [pc, #536]	@ (8000cf0 <main+0x274>)
 8000ad6:	0018      	movs	r0, r3
 8000ad8:	f7ff ff50 	bl	800097c <initRTCInternalAlarm>
 8000adc:	0003      	movs	r3, r0
 8000ade:	7023      	strb	r3, [r4, #0]
  if(halRet != HAL_OK) {
 8000ae0:	197b      	adds	r3, r7, r5
 8000ae2:	781b      	ldrb	r3, [r3, #0]
 8000ae4:	2b00      	cmp	r3, #0
 8000ae6:	d001      	beq.n	8000aec <main+0x70>
  	  // Failure to initialize RTC alarm is a hard failure
  	  dispFailure();
 8000ae8:	f001 f812 	bl	8001b10 <dispFailure>
    }

  // Initialize all GPIOs to be used with 7 segment display
    sevSeg_Init(shiftDataPin, shiftDataClockPin, shiftStoreClockPin,
 8000aec:	2380      	movs	r3, #128	@ 0x80
 8000aee:	009c      	lsls	r4, r3, #2
 8000af0:	2380      	movs	r3, #128	@ 0x80
 8000af2:	00dd      	lsls	r5, r3, #3
 8000af4:	2680      	movs	r6, #128	@ 0x80
 8000af6:	2340      	movs	r3, #64	@ 0x40
 8000af8:	469c      	mov	ip, r3
 8000afa:	2380      	movs	r3, #128	@ 0x80
 8000afc:	011a      	lsls	r2, r3, #4
 8000afe:	4b7f      	ldr	r3, [pc, #508]	@ (8000cfc <main+0x280>)
 8000b00:	6819      	ldr	r1, [r3, #0]
 8000b02:	4b7f      	ldr	r3, [pc, #508]	@ (8000d00 <main+0x284>)
 8000b04:	6818      	ldr	r0, [r3, #0]
 8000b06:	4b7f      	ldr	r3, [pc, #508]	@ (8000d04 <main+0x288>)
 8000b08:	681b      	ldr	r3, [r3, #0]
 8000b0a:	9304      	str	r3, [sp, #16]
 8000b0c:	9003      	str	r0, [sp, #12]
 8000b0e:	9102      	str	r1, [sp, #8]
 8000b10:	4b7d      	ldr	r3, [pc, #500]	@ (8000d08 <main+0x28c>)
 8000b12:	9301      	str	r3, [sp, #4]
 8000b14:	9200      	str	r2, [sp, #0]
 8000b16:	4663      	mov	r3, ip
 8000b18:	0032      	movs	r2, r6
 8000b1a:	0029      	movs	r1, r5
 8000b1c:	0020      	movs	r0, r4
 8000b1e:	f001 f869 	bl	8001bf4 <sevSeg_Init>
				shiftOutputEnablePin, shiftMCLRPin,
				GPIOPortArray, timerDelay, timerPWM, tim_PWM_CHANNEL);


	halRet = updateAndDisplayTime();
 8000b22:	2517      	movs	r5, #23
 8000b24:	197c      	adds	r4, r7, r5
 8000b26:	f000 fbeb 	bl	8001300 <updateAndDisplayTime>
 8000b2a:	0003      	movs	r3, r0
 8000b2c:	7023      	strb	r3, [r4, #0]
	if(halRet != HAL_OK) {
 8000b2e:	197b      	adds	r3, r7, r5
 8000b30:	781b      	ldrb	r3, [r3, #0]
 8000b32:	2b00      	cmp	r3, #0
 8000b34:	d001      	beq.n	8000b3a <main+0xbe>
	  // Failure to display current time is a hard failure
	  dispFailure();
 8000b36:	f000 ffeb 	bl	8001b10 <dispFailure>
    /*
     * Initialize capacitive touch sensor
     */

	// Used to separate return initializations into critical and non-critical errors.
	uint8_t initRet = 0;
 8000b3a:	2116      	movs	r1, #22
 8000b3c:	187b      	adds	r3, r7, r1
 8000b3e:	2200      	movs	r2, #0
 8000b40:	701a      	strb	r2, [r3, #0]

    initRet = capTouch_Init(&capTouch, &hi2c1, timerDelay,
 8000b42:	4b6e      	ldr	r3, [pc, #440]	@ (8000cfc <main+0x280>)
 8000b44:	681d      	ldr	r5, [r3, #0]
 8000b46:	2380      	movs	r3, #128	@ 0x80
 8000b48:	005b      	lsls	r3, r3, #1
 8000b4a:	4a70      	ldr	r2, [pc, #448]	@ (8000d0c <main+0x290>)
 8000b4c:	7812      	ldrb	r2, [r2, #0]
 8000b4e:	187c      	adds	r4, r7, r1
 8000b50:	4e6f      	ldr	r6, [pc, #444]	@ (8000d10 <main+0x294>)
 8000b52:	4970      	ldr	r1, [pc, #448]	@ (8000d14 <main+0x298>)
 8000b54:	4870      	ldr	r0, [pc, #448]	@ (8000d18 <main+0x29c>)
 8000b56:	9201      	str	r2, [sp, #4]
 8000b58:	9300      	str	r3, [sp, #0]
 8000b5a:	0033      	movs	r3, r6
 8000b5c:	002a      	movs	r2, r5
 8000b5e:	f7ff fb5d 	bl	800021c <capTouch_Init>
 8000b62:	0003      	movs	r3, r0
 8000b64:	7023      	strb	r3, [r4, #0]
    						&capTouchResetPort, capTouchResetPin, capTouchChannels);
    if( (initRet == 1) || (initRet == 3) || (initRet == 4)) {
 8000b66:	2116      	movs	r1, #22
 8000b68:	187b      	adds	r3, r7, r1
 8000b6a:	781b      	ldrb	r3, [r3, #0]
 8000b6c:	2b01      	cmp	r3, #1
 8000b6e:	d007      	beq.n	8000b80 <main+0x104>
 8000b70:	187b      	adds	r3, r7, r1
 8000b72:	781b      	ldrb	r3, [r3, #0]
 8000b74:	2b03      	cmp	r3, #3
 8000b76:	d003      	beq.n	8000b80 <main+0x104>
 8000b78:	187b      	adds	r3, r7, r1
 8000b7a:	781b      	ldrb	r3, [r3, #0]
 8000b7c:	2b04      	cmp	r3, #4
 8000b7e:	d102      	bne.n	8000b86 <main+0x10a>
    	/* Critical Errors:
    	 * 1 = Failure to read correct device ID
    	 * 2 = Failure to read Keys
    	 * 3 = Failure to enable keys
    	 */
    	dispFailure();
 8000b80:	f000 ffc6 	bl	8001b10 <dispFailure>
 8000b84:	e00d      	b.n	8000ba2 <main+0x126>
    }
    else if (initRet == 2) {
 8000b86:	2316      	movs	r3, #22
 8000b88:	18fb      	adds	r3, r7, r3
 8000b8a:	781b      	ldrb	r3, [r3, #0]
 8000b8c:	2b02      	cmp	r3, #2
 8000b8e:	d102      	bne.n	8000b96 <main+0x11a>
    	/*
    	 * Non-critical Errors:
    	 * 2 = Failure to Recalibrate
    	 */
    	dispFault();
 8000b90:	f000 ffb0 	bl	8001af4 <dispFault>
 8000b94:	e005      	b.n	8000ba2 <main+0x126>
    }
    else if(initRet == 0) {
 8000b96:	2316      	movs	r3, #22
 8000b98:	18fb      	adds	r3, r7, r3
 8000b9a:	781b      	ldrb	r3, [r3, #0]
 8000b9c:	2b00      	cmp	r3, #0
 8000b9e:	d100      	bne.n	8000ba2 <main+0x126>
    	// initRet = 0 = all is well
    	__NOP();
 8000ba0:	46c0      	nop			@ (mov r8, r8)
    }

    // Set averaging factor
    uint8_t avgFactors_New[7] = {AVGFact, AVGFact, AVGFact, AVGFact, 0, 0, 0};
 8000ba2:	4b5e      	ldr	r3, [pc, #376]	@ (8000d1c <main+0x2a0>)
 8000ba4:	781a      	ldrb	r2, [r3, #0]
 8000ba6:	210c      	movs	r1, #12
 8000ba8:	187b      	adds	r3, r7, r1
 8000baa:	701a      	strb	r2, [r3, #0]
 8000bac:	4b5b      	ldr	r3, [pc, #364]	@ (8000d1c <main+0x2a0>)
 8000bae:	781a      	ldrb	r2, [r3, #0]
 8000bb0:	187b      	adds	r3, r7, r1
 8000bb2:	705a      	strb	r2, [r3, #1]
 8000bb4:	4b59      	ldr	r3, [pc, #356]	@ (8000d1c <main+0x2a0>)
 8000bb6:	781a      	ldrb	r2, [r3, #0]
 8000bb8:	187b      	adds	r3, r7, r1
 8000bba:	709a      	strb	r2, [r3, #2]
 8000bbc:	4b57      	ldr	r3, [pc, #348]	@ (8000d1c <main+0x2a0>)
 8000bbe:	781a      	ldrb	r2, [r3, #0]
 8000bc0:	187b      	adds	r3, r7, r1
 8000bc2:	70da      	strb	r2, [r3, #3]
 8000bc4:	187b      	adds	r3, r7, r1
 8000bc6:	2200      	movs	r2, #0
 8000bc8:	711a      	strb	r2, [r3, #4]
 8000bca:	187b      	adds	r3, r7, r1
 8000bcc:	2200      	movs	r2, #0
 8000bce:	715a      	strb	r2, [r3, #5]
 8000bd0:	187b      	adds	r3, r7, r1
 8000bd2:	2200      	movs	r2, #0
 8000bd4:	719a      	strb	r2, [r3, #6]
    halRet = capTouch_SetAveragingFactor(&capTouch, avgFactors_New);
 8000bd6:	2517      	movs	r5, #23
 8000bd8:	197c      	adds	r4, r7, r5
 8000bda:	187a      	adds	r2, r7, r1
 8000bdc:	4b4e      	ldr	r3, [pc, #312]	@ (8000d18 <main+0x29c>)
 8000bde:	0011      	movs	r1, r2
 8000be0:	0018      	movs	r0, r3
 8000be2:	f7ff fd8f 	bl	8000704 <capTouch_SetAveragingFactor>
 8000be6:	0003      	movs	r3, r0
 8000be8:	7023      	strb	r3, [r4, #0]

    if(halRet != HAL_OK) {
 8000bea:	197b      	adds	r3, r7, r5
 8000bec:	781b      	ldrb	r3, [r3, #0]
 8000bee:	2b00      	cmp	r3, #0
 8000bf0:	d001      	beq.n	8000bf6 <main+0x17a>
    	// This is sensitivity-setting and a non-critical error
    	dispFault();
 8000bf2:	f000 ff7f 	bl	8001af4 <dispFault>
    }

    // Set detection integration factors
    uint8_t detIntFactors_New[7] = {DIFact, DIFact, DIFact, DIFact, DIFact, DIFact, DIFact};
 8000bf6:	4b4a      	ldr	r3, [pc, #296]	@ (8000d20 <main+0x2a4>)
 8000bf8:	781a      	ldrb	r2, [r3, #0]
 8000bfa:	1d3b      	adds	r3, r7, #4
 8000bfc:	701a      	strb	r2, [r3, #0]
 8000bfe:	4b48      	ldr	r3, [pc, #288]	@ (8000d20 <main+0x2a4>)
 8000c00:	781a      	ldrb	r2, [r3, #0]
 8000c02:	1d3b      	adds	r3, r7, #4
 8000c04:	705a      	strb	r2, [r3, #1]
 8000c06:	4b46      	ldr	r3, [pc, #280]	@ (8000d20 <main+0x2a4>)
 8000c08:	781a      	ldrb	r2, [r3, #0]
 8000c0a:	1d3b      	adds	r3, r7, #4
 8000c0c:	709a      	strb	r2, [r3, #2]
 8000c0e:	4b44      	ldr	r3, [pc, #272]	@ (8000d20 <main+0x2a4>)
 8000c10:	781a      	ldrb	r2, [r3, #0]
 8000c12:	1d3b      	adds	r3, r7, #4
 8000c14:	70da      	strb	r2, [r3, #3]
 8000c16:	4b42      	ldr	r3, [pc, #264]	@ (8000d20 <main+0x2a4>)
 8000c18:	781a      	ldrb	r2, [r3, #0]
 8000c1a:	1d3b      	adds	r3, r7, #4
 8000c1c:	711a      	strb	r2, [r3, #4]
 8000c1e:	4b40      	ldr	r3, [pc, #256]	@ (8000d20 <main+0x2a4>)
 8000c20:	781a      	ldrb	r2, [r3, #0]
 8000c22:	1d3b      	adds	r3, r7, #4
 8000c24:	715a      	strb	r2, [r3, #5]
 8000c26:	4b3e      	ldr	r3, [pc, #248]	@ (8000d20 <main+0x2a4>)
 8000c28:	781a      	ldrb	r2, [r3, #0]
 8000c2a:	1d3b      	adds	r3, r7, #4
 8000c2c:	719a      	strb	r2, [r3, #6]
    halRet = capTouch_SetDetectionIntegrator(&capTouch, detIntFactors_New);
 8000c2e:	2517      	movs	r5, #23
 8000c30:	197c      	adds	r4, r7, r5
 8000c32:	1d3a      	adds	r2, r7, #4
 8000c34:	4b38      	ldr	r3, [pc, #224]	@ (8000d18 <main+0x29c>)
 8000c36:	0011      	movs	r1, r2
 8000c38:	0018      	movs	r0, r3
 8000c3a:	f7ff fe2d 	bl	8000898 <capTouch_SetDetectionIntegrator>
 8000c3e:	0003      	movs	r3, r0
 8000c40:	7023      	strb	r3, [r4, #0]
    if(halRet != HAL_OK) {
 8000c42:	197b      	adds	r3, r7, r5
 8000c44:	781b      	ldrb	r3, [r3, #0]
 8000c46:	2b00      	cmp	r3, #0
 8000c48:	d001      	beq.n	8000c4e <main+0x1d2>
    	// This is sensitivity-setting and a non-critical error
		dispFault();
 8000c4a:	f000 ff53 	bl	8001af4 <dispFault>
    }

    userAlarmToggle = false;			//Default to off
 8000c4e:	4b35      	ldr	r3, [pc, #212]	@ (8000d24 <main+0x2a8>)
 8000c50:	2200      	movs	r2, #0
 8000c52:	701a      	strb	r2, [r3, #0]
     * initialize the alarm time to a default value.
     *
     * Else, initialize to whatever is stored in backup registers.
     */

    if((uint8_t)HAL_RTCEx_BKUPRead(&hrtc, bootstrapBackupReg) == 0) {
 8000c54:	4b34      	ldr	r3, [pc, #208]	@ (8000d28 <main+0x2ac>)
 8000c56:	681a      	ldr	r2, [r3, #0]
 8000c58:	4b25      	ldr	r3, [pc, #148]	@ (8000cf0 <main+0x274>)
 8000c5a:	0011      	movs	r1, r2
 8000c5c:	0018      	movs	r0, r3
 8000c5e:	f004 faee 	bl	800523e <HAL_RTCEx_BKUPRead>
 8000c62:	0003      	movs	r3, r0
 8000c64:	b2db      	uxtb	r3, r3
 8000c66:	2b00      	cmp	r3, #0
 8000c68:	d11c      	bne.n	8000ca4 <main+0x228>

    	HAL_RTCEx_BKUPWrite(&hrtc, userAlarmHourBackupReg, 0x01);
 8000c6a:	4b30      	ldr	r3, [pc, #192]	@ (8000d2c <main+0x2b0>)
 8000c6c:	6819      	ldr	r1, [r3, #0]
 8000c6e:	4b20      	ldr	r3, [pc, #128]	@ (8000cf0 <main+0x274>)
 8000c70:	2201      	movs	r2, #1
 8000c72:	0018      	movs	r0, r3
 8000c74:	f004 fac6 	bl	8005204 <HAL_RTCEx_BKUPWrite>
    	HAL_RTCEx_BKUPWrite(&hrtc, userAlarmMinuteBackupReg, 0x00);
 8000c78:	4b2d      	ldr	r3, [pc, #180]	@ (8000d30 <main+0x2b4>)
 8000c7a:	6819      	ldr	r1, [r3, #0]
 8000c7c:	4b1c      	ldr	r3, [pc, #112]	@ (8000cf0 <main+0x274>)
 8000c7e:	2200      	movs	r2, #0
 8000c80:	0018      	movs	r0, r3
 8000c82:	f004 fabf 	bl	8005204 <HAL_RTCEx_BKUPWrite>
    	HAL_RTCEx_BKUPWrite(&hrtc, userAlarmTFBackupReg, RTC_HOURFORMAT12_AM);
 8000c86:	4b2b      	ldr	r3, [pc, #172]	@ (8000d34 <main+0x2b8>)
 8000c88:	6819      	ldr	r1, [r3, #0]
 8000c8a:	4b19      	ldr	r3, [pc, #100]	@ (8000cf0 <main+0x274>)
 8000c8c:	2200      	movs	r2, #0
 8000c8e:	0018      	movs	r0, r3
 8000c90:	f004 fab8 	bl	8005204 <HAL_RTCEx_BKUPWrite>

    	// Write backup register with a non-zero value to signify that it has been initialized before
    	HAL_RTCEx_BKUPWrite(&hrtc, bootstrapBackupReg, 0xFFFFFFFF);
 8000c94:	4b24      	ldr	r3, [pc, #144]	@ (8000d28 <main+0x2ac>)
 8000c96:	6819      	ldr	r1, [r3, #0]
 8000c98:	2301      	movs	r3, #1
 8000c9a:	425a      	negs	r2, r3
 8000c9c:	4b14      	ldr	r3, [pc, #80]	@ (8000cf0 <main+0x274>)
 8000c9e:	0018      	movs	r0, r3
 8000ca0:	f004 fab0 	bl	8005204 <HAL_RTCEx_BKUPWrite>

    }

	userAlarmTime.Hours = (uint8_t)HAL_RTCEx_BKUPRead(&hrtc, userAlarmHourBackupReg);
 8000ca4:	4b21      	ldr	r3, [pc, #132]	@ (8000d2c <main+0x2b0>)
 8000ca6:	681a      	ldr	r2, [r3, #0]
 8000ca8:	4b11      	ldr	r3, [pc, #68]	@ (8000cf0 <main+0x274>)
 8000caa:	0011      	movs	r1, r2
 8000cac:	0018      	movs	r0, r3
 8000cae:	f004 fac6 	bl	800523e <HAL_RTCEx_BKUPRead>
 8000cb2:	0003      	movs	r3, r0
 8000cb4:	b2da      	uxtb	r2, r3
 8000cb6:	4b20      	ldr	r3, [pc, #128]	@ (8000d38 <main+0x2bc>)
 8000cb8:	701a      	strb	r2, [r3, #0]
	userAlarmTime.Minutes = (uint8_t)HAL_RTCEx_BKUPRead(&hrtc, userAlarmMinuteBackupReg);
 8000cba:	4b1d      	ldr	r3, [pc, #116]	@ (8000d30 <main+0x2b4>)
 8000cbc:	681a      	ldr	r2, [r3, #0]
 8000cbe:	4b0c      	ldr	r3, [pc, #48]	@ (8000cf0 <main+0x274>)
 8000cc0:	0011      	movs	r1, r2
 8000cc2:	0018      	movs	r0, r3
 8000cc4:	f004 fabb 	bl	800523e <HAL_RTCEx_BKUPRead>
 8000cc8:	0003      	movs	r3, r0
 8000cca:	b2da      	uxtb	r2, r3
 8000ccc:	4b1a      	ldr	r3, [pc, #104]	@ (8000d38 <main+0x2bc>)
 8000cce:	705a      	strb	r2, [r3, #1]
	userAlarmTime.TimeFormat = (uint8_t)HAL_RTCEx_BKUPRead(&hrtc, userAlarmTFBackupReg);
 8000cd0:	4b18      	ldr	r3, [pc, #96]	@ (8000d34 <main+0x2b8>)
 8000cd2:	681a      	ldr	r2, [r3, #0]
 8000cd4:	4b06      	ldr	r3, [pc, #24]	@ (8000cf0 <main+0x274>)
 8000cd6:	0011      	movs	r1, r2
 8000cd8:	0018      	movs	r0, r3
 8000cda:	f004 fab0 	bl	800523e <HAL_RTCEx_BKUPRead>
 8000cde:	0003      	movs	r3, r0
 8000ce0:	b2da      	uxtb	r2, r3
 8000ce2:	4b15      	ldr	r3, [pc, #84]	@ (8000d38 <main+0x2bc>)
 8000ce4:	70da      	strb	r2, [r3, #3]

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000ce6:	46c0      	nop			@ (mov r8, r8)
 8000ce8:	e7fd      	b.n	8000ce6 <main+0x26a>
 8000cea:	46c0      	nop			@ (mov r8, r8)
 8000cec:	20000030 	.word	0x20000030
 8000cf0:	20000118 	.word	0x20000118
 8000cf4:	200000a8 	.word	0x200000a8
 8000cf8:	20000094 	.word	0x20000094
 8000cfc:	20000048 	.word	0x20000048
 8000d00:	20000044 	.word	0x20000044
 8000d04:	20000034 	.word	0x20000034
 8000d08:	20000018 	.word	0x20000018
 8000d0c:	2000000c 	.word	0x2000000c
 8000d10:	20000008 	.word	0x20000008
 8000d14:	200000c4 	.word	0x200000c4
 8000d18:	2000022c 	.word	0x2000022c
 8000d1c:	2000000d 	.word	0x2000000d
 8000d20:	2000000e 	.word	0x2000000e
 8000d24:	20000091 	.word	0x20000091
 8000d28:	20000040 	.word	0x20000040
 8000d2c:	200000c0 	.word	0x200000c0
 8000d30:	20000038 	.word	0x20000038
 8000d34:	2000003c 	.word	0x2000003c
 8000d38:	200000ac 	.word	0x200000ac

08000d3c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000d3c:	b590      	push	{r4, r7, lr}
 8000d3e:	b093      	sub	sp, #76	@ 0x4c
 8000d40:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000d42:	2410      	movs	r4, #16
 8000d44:	193b      	adds	r3, r7, r4
 8000d46:	0018      	movs	r0, r3
 8000d48:	2338      	movs	r3, #56	@ 0x38
 8000d4a:	001a      	movs	r2, r3
 8000d4c:	2100      	movs	r1, #0
 8000d4e:	f005 faff 	bl	8006350 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000d52:	003b      	movs	r3, r7
 8000d54:	0018      	movs	r0, r3
 8000d56:	2310      	movs	r3, #16
 8000d58:	001a      	movs	r2, r3
 8000d5a:	2100      	movs	r1, #0
 8000d5c:	f005 faf8 	bl	8006350 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000d60:	2380      	movs	r3, #128	@ 0x80
 8000d62:	009b      	lsls	r3, r3, #2
 8000d64:	0018      	movs	r0, r3
 8000d66:	f002 fd09 	bl	800377c <HAL_PWREx_ControlVoltageScaling>

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8000d6a:	f002 fce9 	bl	8003740 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_MEDIUMLOW);
 8000d6e:	4b2c      	ldr	r3, [pc, #176]	@ (8000e20 <SystemClock_Config+0xe4>)
 8000d70:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000d72:	2218      	movs	r2, #24
 8000d74:	4393      	bics	r3, r2
 8000d76:	001a      	movs	r2, r3
 8000d78:	4b29      	ldr	r3, [pc, #164]	@ (8000e20 <SystemClock_Config+0xe4>)
 8000d7a:	2108      	movs	r1, #8
 8000d7c:	430a      	orrs	r2, r1
 8000d7e:	65da      	str	r2, [r3, #92]	@ 0x5c

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI
 8000d80:	193b      	adds	r3, r7, r4
 8000d82:	220e      	movs	r2, #14
 8000d84:	601a      	str	r2, [r3, #0]
                              |RCC_OSCILLATORTYPE_LSE;
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8000d86:	193b      	adds	r3, r7, r4
 8000d88:	2201      	movs	r2, #1
 8000d8a:	609a      	str	r2, [r3, #8]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000d8c:	193b      	adds	r3, r7, r4
 8000d8e:	2280      	movs	r2, #128	@ 0x80
 8000d90:	0052      	lsls	r2, r2, #1
 8000d92:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8000d94:	0021      	movs	r1, r4
 8000d96:	187b      	adds	r3, r7, r1
 8000d98:	2200      	movs	r2, #0
 8000d9a:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000d9c:	187b      	adds	r3, r7, r1
 8000d9e:	2240      	movs	r2, #64	@ 0x40
 8000da0:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8000da2:	187b      	adds	r3, r7, r1
 8000da4:	2201      	movs	r2, #1
 8000da6:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000da8:	187b      	adds	r3, r7, r1
 8000daa:	2202      	movs	r2, #2
 8000dac:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000dae:	187b      	adds	r3, r7, r1
 8000db0:	2202      	movs	r2, #2
 8000db2:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8000db4:	187b      	adds	r3, r7, r1
 8000db6:	2200      	movs	r2, #0
 8000db8:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLN = 8;
 8000dba:	187b      	adds	r3, r7, r1
 8000dbc:	2208      	movs	r2, #8
 8000dbe:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000dc0:	187b      	adds	r3, r7, r1
 8000dc2:	2280      	movs	r2, #128	@ 0x80
 8000dc4:	0292      	lsls	r2, r2, #10
 8000dc6:	62da      	str	r2, [r3, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000dc8:	187b      	adds	r3, r7, r1
 8000dca:	2280      	movs	r2, #128	@ 0x80
 8000dcc:	0492      	lsls	r2, r2, #18
 8000dce:	631a      	str	r2, [r3, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000dd0:	187b      	adds	r3, r7, r1
 8000dd2:	2280      	movs	r2, #128	@ 0x80
 8000dd4:	0592      	lsls	r2, r2, #22
 8000dd6:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000dd8:	187b      	adds	r3, r7, r1
 8000dda:	0018      	movs	r0, r3
 8000ddc:	f002 fd0e 	bl	80037fc <HAL_RCC_OscConfig>
 8000de0:	1e03      	subs	r3, r0, #0
 8000de2:	d001      	beq.n	8000de8 <SystemClock_Config+0xac>
  {
    Error_Handler();
 8000de4:	f000 ff00 	bl	8001be8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000de8:	003b      	movs	r3, r7
 8000dea:	2207      	movs	r2, #7
 8000dec:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000dee:	003b      	movs	r3, r7
 8000df0:	2202      	movs	r2, #2
 8000df2:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000df4:	003b      	movs	r3, r7
 8000df6:	2200      	movs	r2, #0
 8000df8:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000dfa:	003b      	movs	r3, r7
 8000dfc:	2200      	movs	r2, #0
 8000dfe:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000e00:	003b      	movs	r3, r7
 8000e02:	2102      	movs	r1, #2
 8000e04:	0018      	movs	r0, r3
 8000e06:	f003 f813 	bl	8003e30 <HAL_RCC_ClockConfig>
 8000e0a:	1e03      	subs	r3, r0, #0
 8000e0c:	d001      	beq.n	8000e12 <SystemClock_Config+0xd6>
  {
    Error_Handler();
 8000e0e:	f000 feeb 	bl	8001be8 <Error_Handler>
  }
  HAL_RCCEx_EnableLSCO(RCC_LSCOSOURCE_LSI);
 8000e12:	2000      	movs	r0, #0
 8000e14:	f003 fb10 	bl	8004438 <HAL_RCCEx_EnableLSCO>
}
 8000e18:	46c0      	nop			@ (mov r8, r8)
 8000e1a:	46bd      	mov	sp, r7
 8000e1c:	b013      	add	sp, #76	@ 0x4c
 8000e1e:	bd90      	pop	{r4, r7, pc}
 8000e20:	40021000 	.word	0x40021000

08000e24 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000e24:	b580      	push	{r7, lr}
 8000e26:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000e28:	4b1b      	ldr	r3, [pc, #108]	@ (8000e98 <MX_I2C1_Init+0x74>)
 8000e2a:	4a1c      	ldr	r2, [pc, #112]	@ (8000e9c <MX_I2C1_Init+0x78>)
 8000e2c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00602173;
 8000e2e:	4b1a      	ldr	r3, [pc, #104]	@ (8000e98 <MX_I2C1_Init+0x74>)
 8000e30:	4a1b      	ldr	r2, [pc, #108]	@ (8000ea0 <MX_I2C1_Init+0x7c>)
 8000e32:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000e34:	4b18      	ldr	r3, [pc, #96]	@ (8000e98 <MX_I2C1_Init+0x74>)
 8000e36:	2200      	movs	r2, #0
 8000e38:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000e3a:	4b17      	ldr	r3, [pc, #92]	@ (8000e98 <MX_I2C1_Init+0x74>)
 8000e3c:	2201      	movs	r2, #1
 8000e3e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000e40:	4b15      	ldr	r3, [pc, #84]	@ (8000e98 <MX_I2C1_Init+0x74>)
 8000e42:	2200      	movs	r2, #0
 8000e44:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000e46:	4b14      	ldr	r3, [pc, #80]	@ (8000e98 <MX_I2C1_Init+0x74>)
 8000e48:	2200      	movs	r2, #0
 8000e4a:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000e4c:	4b12      	ldr	r3, [pc, #72]	@ (8000e98 <MX_I2C1_Init+0x74>)
 8000e4e:	2200      	movs	r2, #0
 8000e50:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000e52:	4b11      	ldr	r3, [pc, #68]	@ (8000e98 <MX_I2C1_Init+0x74>)
 8000e54:	2200      	movs	r2, #0
 8000e56:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000e58:	4b0f      	ldr	r3, [pc, #60]	@ (8000e98 <MX_I2C1_Init+0x74>)
 8000e5a:	2200      	movs	r2, #0
 8000e5c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000e5e:	4b0e      	ldr	r3, [pc, #56]	@ (8000e98 <MX_I2C1_Init+0x74>)
 8000e60:	0018      	movs	r0, r3
 8000e62:	f001 fe29 	bl	8002ab8 <HAL_I2C_Init>
 8000e66:	1e03      	subs	r3, r0, #0
 8000e68:	d001      	beq.n	8000e6e <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000e6a:	f000 febd 	bl	8001be8 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000e6e:	4b0a      	ldr	r3, [pc, #40]	@ (8000e98 <MX_I2C1_Init+0x74>)
 8000e70:	2100      	movs	r1, #0
 8000e72:	0018      	movs	r0, r3
 8000e74:	f002 fbcc 	bl	8003610 <HAL_I2CEx_ConfigAnalogFilter>
 8000e78:	1e03      	subs	r3, r0, #0
 8000e7a:	d001      	beq.n	8000e80 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000e7c:	f000 feb4 	bl	8001be8 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000e80:	4b05      	ldr	r3, [pc, #20]	@ (8000e98 <MX_I2C1_Init+0x74>)
 8000e82:	2100      	movs	r1, #0
 8000e84:	0018      	movs	r0, r3
 8000e86:	f002 fc0f 	bl	80036a8 <HAL_I2CEx_ConfigDigitalFilter>
 8000e8a:	1e03      	subs	r3, r0, #0
 8000e8c:	d001      	beq.n	8000e92 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000e8e:	f000 feab 	bl	8001be8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000e92:	46c0      	nop			@ (mov r8, r8)
 8000e94:	46bd      	mov	sp, r7
 8000e96:	bd80      	pop	{r7, pc}
 8000e98:	200000c4 	.word	0x200000c4
 8000e9c:	40005400 	.word	0x40005400
 8000ea0:	00602173 	.word	0x00602173

08000ea4 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8000ea4:	b580      	push	{r7, lr}
 8000ea6:	b08c      	sub	sp, #48	@ 0x30
 8000ea8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_DateTypeDef sDate = {0};
 8000eaa:	232c      	movs	r3, #44	@ 0x2c
 8000eac:	18fb      	adds	r3, r7, r3
 8000eae:	2200      	movs	r2, #0
 8000eb0:	601a      	str	r2, [r3, #0]
  RTC_AlarmTypeDef sAlarm = {0};
 8000eb2:	1d3b      	adds	r3, r7, #4
 8000eb4:	0018      	movs	r0, r3
 8000eb6:	2328      	movs	r3, #40	@ 0x28
 8000eb8:	001a      	movs	r2, r3
 8000eba:	2100      	movs	r1, #0
 8000ebc:	f005 fa48 	bl	8006350 <memset>

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8000ec0:	4b3e      	ldr	r3, [pc, #248]	@ (8000fbc <MX_RTC_Init+0x118>)
 8000ec2:	4a3f      	ldr	r2, [pc, #252]	@ (8000fc0 <MX_RTC_Init+0x11c>)
 8000ec4:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_12;
 8000ec6:	4b3d      	ldr	r3, [pc, #244]	@ (8000fbc <MX_RTC_Init+0x118>)
 8000ec8:	2240      	movs	r2, #64	@ 0x40
 8000eca:	609a      	str	r2, [r3, #8]
  hrtc.Init.AsynchPrediv = 127;
 8000ecc:	4b3b      	ldr	r3, [pc, #236]	@ (8000fbc <MX_RTC_Init+0x118>)
 8000ece:	227f      	movs	r2, #127	@ 0x7f
 8000ed0:	60da      	str	r2, [r3, #12]
  hrtc.Init.SynchPrediv = 255;
 8000ed2:	4b3a      	ldr	r3, [pc, #232]	@ (8000fbc <MX_RTC_Init+0x118>)
 8000ed4:	22ff      	movs	r2, #255	@ 0xff
 8000ed6:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8000ed8:	4b38      	ldr	r3, [pc, #224]	@ (8000fbc <MX_RTC_Init+0x118>)
 8000eda:	2200      	movs	r2, #0
 8000edc:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8000ede:	4b37      	ldr	r3, [pc, #220]	@ (8000fbc <MX_RTC_Init+0x118>)
 8000ee0:	2200      	movs	r2, #0
 8000ee2:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8000ee4:	4b35      	ldr	r3, [pc, #212]	@ (8000fbc <MX_RTC_Init+0x118>)
 8000ee6:	2200      	movs	r2, #0
 8000ee8:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8000eea:	4b34      	ldr	r3, [pc, #208]	@ (8000fbc <MX_RTC_Init+0x118>)
 8000eec:	2280      	movs	r2, #128	@ 0x80
 8000eee:	05d2      	lsls	r2, r2, #23
 8000ef0:	621a      	str	r2, [r3, #32]
  hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 8000ef2:	4b32      	ldr	r3, [pc, #200]	@ (8000fbc <MX_RTC_Init+0x118>)
 8000ef4:	2200      	movs	r2, #0
 8000ef6:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8000ef8:	4b30      	ldr	r3, [pc, #192]	@ (8000fbc <MX_RTC_Init+0x118>)
 8000efa:	0018      	movs	r0, r3
 8000efc:	f003 fb14 	bl	8004528 <HAL_RTC_Init>
 8000f00:	1e03      	subs	r3, r0, #0
 8000f02:	d001      	beq.n	8000f08 <MX_RTC_Init+0x64>
  {
    Error_Handler();
 8000f04:	f000 fe70 	bl	8001be8 <Error_Handler>
//  {
//    Error_Handler();
//  }


  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8000f08:	212c      	movs	r1, #44	@ 0x2c
 8000f0a:	187b      	adds	r3, r7, r1
 8000f0c:	2201      	movs	r2, #1
 8000f0e:	701a      	strb	r2, [r3, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 8000f10:	187b      	adds	r3, r7, r1
 8000f12:	2201      	movs	r2, #1
 8000f14:	705a      	strb	r2, [r3, #1]
  sDate.Date = 0x1;
 8000f16:	187b      	adds	r3, r7, r1
 8000f18:	2201      	movs	r2, #1
 8000f1a:	709a      	strb	r2, [r3, #2]
  sDate.Year = 0x0;
 8000f1c:	187b      	adds	r3, r7, r1
 8000f1e:	2200      	movs	r2, #0
 8000f20:	70da      	strb	r2, [r3, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8000f22:	1879      	adds	r1, r7, r1
 8000f24:	4b25      	ldr	r3, [pc, #148]	@ (8000fbc <MX_RTC_Init+0x118>)
 8000f26:	2201      	movs	r2, #1
 8000f28:	0018      	movs	r0, r3
 8000f2a:	f003 fca3 	bl	8004874 <HAL_RTC_SetDate>
 8000f2e:	1e03      	subs	r3, r0, #0
 8000f30:	d001      	beq.n	8000f36 <MX_RTC_Init+0x92>
  {
    Error_Handler();
 8000f32:	f000 fe59 	bl	8001be8 <Error_Handler>
  }

  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 0x1;
 8000f36:	1d3b      	adds	r3, r7, #4
 8000f38:	2201      	movs	r2, #1
 8000f3a:	701a      	strb	r2, [r3, #0]
  sAlarm.AlarmTime.Minutes = 0x1;
 8000f3c:	1d3b      	adds	r3, r7, #4
 8000f3e:	2201      	movs	r2, #1
 8000f40:	705a      	strb	r2, [r3, #1]
  sAlarm.AlarmTime.Seconds = 0x0;
 8000f42:	1d3b      	adds	r3, r7, #4
 8000f44:	2200      	movs	r2, #0
 8000f46:	709a      	strb	r2, [r3, #2]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 8000f48:	1d3b      	adds	r3, r7, #4
 8000f4a:	2200      	movs	r2, #0
 8000f4c:	605a      	str	r2, [r3, #4]
  sAlarm.AlarmTime.TimeFormat = RTC_HOURFORMAT12_AM;
 8000f4e:	1d3b      	adds	r3, r7, #4
 8000f50:	2200      	movs	r2, #0
 8000f52:	70da      	strb	r2, [r3, #3]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8000f54:	1d3b      	adds	r3, r7, #4
 8000f56:	2200      	movs	r2, #0
 8000f58:	60da      	str	r2, [r3, #12]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8000f5a:	1d3b      	adds	r3, r7, #4
 8000f5c:	2200      	movs	r2, #0
 8000f5e:	611a      	str	r2, [r3, #16]
  sAlarm.AlarmMask = RTC_ALARMMASK_DATEWEEKDAY|RTC_ALARMMASK_HOURS
 8000f60:	1d3b      	adds	r3, r7, #4
 8000f62:	4a18      	ldr	r2, [pc, #96]	@ (8000fc4 <MX_RTC_Init+0x120>)
 8000f64:	615a      	str	r2, [r3, #20]
                              |RTC_ALARMMASK_SECONDS;
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 8000f66:	1d3b      	adds	r3, r7, #4
 8000f68:	2200      	movs	r2, #0
 8000f6a:	619a      	str	r2, [r3, #24]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8000f6c:	1d3b      	adds	r3, r7, #4
 8000f6e:	2200      	movs	r2, #0
 8000f70:	61da      	str	r2, [r3, #28]
  sAlarm.AlarmDateWeekDay = 0x1;
 8000f72:	1d3b      	adds	r3, r7, #4
 8000f74:	2220      	movs	r2, #32
 8000f76:	2101      	movs	r1, #1
 8000f78:	5499      	strb	r1, [r3, r2]
  sAlarm.Alarm = RTC_ALARM_A;
 8000f7a:	1d3b      	adds	r3, r7, #4
 8000f7c:	2280      	movs	r2, #128	@ 0x80
 8000f7e:	0052      	lsls	r2, r2, #1
 8000f80:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8000f82:	1d39      	adds	r1, r7, #4
 8000f84:	4b0d      	ldr	r3, [pc, #52]	@ (8000fbc <MX_RTC_Init+0x118>)
 8000f86:	2201      	movs	r2, #1
 8000f88:	0018      	movs	r0, r3
 8000f8a:	f003 fd53 	bl	8004a34 <HAL_RTC_SetAlarm_IT>
 8000f8e:	1e03      	subs	r3, r0, #0
 8000f90:	d001      	beq.n	8000f96 <MX_RTC_Init+0xf2>
  {
    Error_Handler();
 8000f92:	f000 fe29 	bl	8001be8 <Error_Handler>
  }

  /** Enable Calibration
  */
  if (HAL_RTCEx_SetCalibrationOutPut(&hrtc, RTC_CALIBOUTPUT_512HZ) != HAL_OK)
 8000f96:	4b09      	ldr	r3, [pc, #36]	@ (8000fbc <MX_RTC_Init+0x118>)
 8000f98:	2100      	movs	r1, #0
 8000f9a:	0018      	movs	r0, r3
 8000f9c:	f004 f8e2 	bl	8005164 <HAL_RTCEx_SetCalibrationOutPut>
 8000fa0:	1e03      	subs	r3, r0, #0
 8000fa2:	d001      	beq.n	8000fa8 <MX_RTC_Init+0x104>
  {
    Error_Handler();
 8000fa4:	f000 fe20 	bl	8001be8 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  // Do not initialize time - pull from whatever is in register
    HAL_RTC_GetTime(&hrtc, &currTime, RTCTimeFormat);
 8000fa8:	4907      	ldr	r1, [pc, #28]	@ (8000fc8 <MX_RTC_Init+0x124>)
 8000faa:	4b04      	ldr	r3, [pc, #16]	@ (8000fbc <MX_RTC_Init+0x118>)
 8000fac:	2200      	movs	r2, #0
 8000fae:	0018      	movs	r0, r3
 8000fb0:	f003 fc04 	bl	80047bc <HAL_RTC_GetTime>

  /* USER CODE END RTC_Init 2 */

}
 8000fb4:	46c0      	nop			@ (mov r8, r8)
 8000fb6:	46bd      	mov	sp, r7
 8000fb8:	b00c      	add	sp, #48	@ 0x30
 8000fba:	bd80      	pop	{r7, pc}
 8000fbc:	20000118 	.word	0x20000118
 8000fc0:	40002800 	.word	0x40002800
 8000fc4:	80800080 	.word	0x80800080
 8000fc8:	20000094 	.word	0x20000094

08000fcc <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000fcc:	b580      	push	{r7, lr}
 8000fce:	b08a      	sub	sp, #40	@ 0x28
 8000fd0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000fd2:	231c      	movs	r3, #28
 8000fd4:	18fb      	adds	r3, r7, r3
 8000fd6:	0018      	movs	r0, r3
 8000fd8:	230c      	movs	r3, #12
 8000fda:	001a      	movs	r2, r3
 8000fdc:	2100      	movs	r1, #0
 8000fde:	f005 f9b7 	bl	8006350 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000fe2:	003b      	movs	r3, r7
 8000fe4:	0018      	movs	r0, r3
 8000fe6:	231c      	movs	r3, #28
 8000fe8:	001a      	movs	r2, r3
 8000fea:	2100      	movs	r1, #0
 8000fec:	f005 f9b0 	bl	8006350 <memset>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000ff0:	4b24      	ldr	r3, [pc, #144]	@ (8001084 <MX_TIM2_Init+0xb8>)
 8000ff2:	2280      	movs	r2, #128	@ 0x80
 8000ff4:	05d2      	lsls	r2, r2, #23
 8000ff6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 800-1;
 8000ff8:	4b22      	ldr	r3, [pc, #136]	@ (8001084 <MX_TIM2_Init+0xb8>)
 8000ffa:	4a23      	ldr	r2, [pc, #140]	@ (8001088 <MX_TIM2_Init+0xbc>)
 8000ffc:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ffe:	4b21      	ldr	r3, [pc, #132]	@ (8001084 <MX_TIM2_Init+0xb8>)
 8001000:	2200      	movs	r2, #0
 8001002:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 100-1;
 8001004:	4b1f      	ldr	r3, [pc, #124]	@ (8001084 <MX_TIM2_Init+0xb8>)
 8001006:	2263      	movs	r2, #99	@ 0x63
 8001008:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800100a:	4b1e      	ldr	r3, [pc, #120]	@ (8001084 <MX_TIM2_Init+0xb8>)
 800100c:	2200      	movs	r2, #0
 800100e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001010:	4b1c      	ldr	r3, [pc, #112]	@ (8001084 <MX_TIM2_Init+0xb8>)
 8001012:	2200      	movs	r2, #0
 8001014:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001016:	4b1b      	ldr	r3, [pc, #108]	@ (8001084 <MX_TIM2_Init+0xb8>)
 8001018:	0018      	movs	r0, r3
 800101a:	f004 fa77 	bl	800550c <HAL_TIM_PWM_Init>
 800101e:	1e03      	subs	r3, r0, #0
 8001020:	d001      	beq.n	8001026 <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 8001022:	f000 fde1 	bl	8001be8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001026:	211c      	movs	r1, #28
 8001028:	187b      	adds	r3, r7, r1
 800102a:	2200      	movs	r2, #0
 800102c:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800102e:	187b      	adds	r3, r7, r1
 8001030:	2200      	movs	r2, #0
 8001032:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001034:	187a      	adds	r2, r7, r1
 8001036:	4b13      	ldr	r3, [pc, #76]	@ (8001084 <MX_TIM2_Init+0xb8>)
 8001038:	0011      	movs	r1, r2
 800103a:	0018      	movs	r0, r3
 800103c:	f005 f908 	bl	8006250 <HAL_TIMEx_MasterConfigSynchronization>
 8001040:	1e03      	subs	r3, r0, #0
 8001042:	d001      	beq.n	8001048 <MX_TIM2_Init+0x7c>
  {
    Error_Handler();
 8001044:	f000 fdd0 	bl	8001be8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001048:	003b      	movs	r3, r7
 800104a:	2260      	movs	r2, #96	@ 0x60
 800104c:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 800104e:	003b      	movs	r3, r7
 8001050:	2200      	movs	r2, #0
 8001052:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001054:	003b      	movs	r3, r7
 8001056:	2200      	movs	r2, #0
 8001058:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800105a:	003b      	movs	r3, r7
 800105c:	2200      	movs	r2, #0
 800105e:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001060:	0039      	movs	r1, r7
 8001062:	4b08      	ldr	r3, [pc, #32]	@ (8001084 <MX_TIM2_Init+0xb8>)
 8001064:	2208      	movs	r2, #8
 8001066:	0018      	movs	r0, r3
 8001068:	f004 fc8e 	bl	8005988 <HAL_TIM_PWM_ConfigChannel>
 800106c:	1e03      	subs	r3, r0, #0
 800106e:	d001      	beq.n	8001074 <MX_TIM2_Init+0xa8>
  {
    Error_Handler();
 8001070:	f000 fdba 	bl	8001be8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001074:	4b03      	ldr	r3, [pc, #12]	@ (8001084 <MX_TIM2_Init+0xb8>)
 8001076:	0018      	movs	r0, r3
 8001078:	f001 f908 	bl	800228c <HAL_TIM_MspPostInit>

}
 800107c:	46c0      	nop			@ (mov r8, r8)
 800107e:	46bd      	mov	sp, r7
 8001080:	b00a      	add	sp, #40	@ 0x28
 8001082:	bd80      	pop	{r7, pc}
 8001084:	20000144 	.word	0x20000144
 8001088:	0000031f 	.word	0x0000031f

0800108c <MX_TIM14_Init>:
  * @brief TIM14 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM14_Init(void)
{
 800108c:	b580      	push	{r7, lr}
 800108e:	af00      	add	r7, sp, #0
  /* USER CODE END TIM14_Init 0 */

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 8001090:	4b0e      	ldr	r3, [pc, #56]	@ (80010cc <MX_TIM14_Init+0x40>)
 8001092:	4a0f      	ldr	r2, [pc, #60]	@ (80010d0 <MX_TIM14_Init+0x44>)
 8001094:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 244*4;
 8001096:	4b0d      	ldr	r3, [pc, #52]	@ (80010cc <MX_TIM14_Init+0x40>)
 8001098:	22f4      	movs	r2, #244	@ 0xf4
 800109a:	0092      	lsls	r2, r2, #2
 800109c:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 800109e:	4b0b      	ldr	r3, [pc, #44]	@ (80010cc <MX_TIM14_Init+0x40>)
 80010a0:	2200      	movs	r2, #0
 80010a2:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 65535;
 80010a4:	4b09      	ldr	r3, [pc, #36]	@ (80010cc <MX_TIM14_Init+0x40>)
 80010a6:	4a0b      	ldr	r2, [pc, #44]	@ (80010d4 <MX_TIM14_Init+0x48>)
 80010a8:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80010aa:	4b08      	ldr	r3, [pc, #32]	@ (80010cc <MX_TIM14_Init+0x40>)
 80010ac:	2200      	movs	r2, #0
 80010ae:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80010b0:	4b06      	ldr	r3, [pc, #24]	@ (80010cc <MX_TIM14_Init+0x40>)
 80010b2:	2200      	movs	r2, #0
 80010b4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 80010b6:	4b05      	ldr	r3, [pc, #20]	@ (80010cc <MX_TIM14_Init+0x40>)
 80010b8:	0018      	movs	r0, r3
 80010ba:	f004 f8db 	bl	8005274 <HAL_TIM_Base_Init>
 80010be:	1e03      	subs	r3, r0, #0
 80010c0:	d001      	beq.n	80010c6 <MX_TIM14_Init+0x3a>
  {
    Error_Handler();
 80010c2:	f000 fd91 	bl	8001be8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */

}
 80010c6:	46c0      	nop			@ (mov r8, r8)
 80010c8:	46bd      	mov	sp, r7
 80010ca:	bd80      	pop	{r7, pc}
 80010cc:	20000190 	.word	0x20000190
 80010d0:	40002000 	.word	0x40002000
 80010d4:	0000ffff 	.word	0x0000ffff

080010d8 <MX_TIM16_Init>:
  * @brief TIM16 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM16_Init(void)
{
 80010d8:	b580      	push	{r7, lr}
 80010da:	af00      	add	r7, sp, #0
  /* USER CODE END TIM16_Init 0 */

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 80010dc:	4b12      	ldr	r3, [pc, #72]	@ (8001128 <MX_TIM16_Init+0x50>)
 80010de:	4a13      	ldr	r2, [pc, #76]	@ (800112c <MX_TIM16_Init+0x54>)
 80010e0:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = (58595 / 10) - 1;
 80010e2:	4b11      	ldr	r3, [pc, #68]	@ (8001128 <MX_TIM16_Init+0x50>)
 80010e4:	4a12      	ldr	r2, [pc, #72]	@ (8001130 <MX_TIM16_Init+0x58>)
 80010e6:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 80010e8:	4b0f      	ldr	r3, [pc, #60]	@ (8001128 <MX_TIM16_Init+0x50>)
 80010ea:	2200      	movs	r2, #0
 80010ec:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 65535;
 80010ee:	4b0e      	ldr	r3, [pc, #56]	@ (8001128 <MX_TIM16_Init+0x50>)
 80010f0:	4a10      	ldr	r2, [pc, #64]	@ (8001134 <MX_TIM16_Init+0x5c>)
 80010f2:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80010f4:	4b0c      	ldr	r3, [pc, #48]	@ (8001128 <MX_TIM16_Init+0x50>)
 80010f6:	2200      	movs	r2, #0
 80010f8:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 80010fa:	4b0b      	ldr	r3, [pc, #44]	@ (8001128 <MX_TIM16_Init+0x50>)
 80010fc:	2200      	movs	r2, #0
 80010fe:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001100:	4b09      	ldr	r3, [pc, #36]	@ (8001128 <MX_TIM16_Init+0x50>)
 8001102:	2200      	movs	r2, #0
 8001104:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 8001106:	4b08      	ldr	r3, [pc, #32]	@ (8001128 <MX_TIM16_Init+0x50>)
 8001108:	0018      	movs	r0, r3
 800110a:	f004 f8b3 	bl	8005274 <HAL_TIM_Base_Init>
 800110e:	1e03      	subs	r3, r0, #0
 8001110:	d001      	beq.n	8001116 <MX_TIM16_Init+0x3e>
  {
    Error_Handler();
 8001112:	f000 fd69 	bl	8001be8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  // Clear SR interrupts
  __HAL_TIM_CLEAR_IT(timerSnooze, TIM_IT_UPDATE);
 8001116:	4b08      	ldr	r3, [pc, #32]	@ (8001138 <MX_TIM16_Init+0x60>)
 8001118:	681b      	ldr	r3, [r3, #0]
 800111a:	681b      	ldr	r3, [r3, #0]
 800111c:	2202      	movs	r2, #2
 800111e:	4252      	negs	r2, r2
 8001120:	611a      	str	r2, [r3, #16]
//	timerSnooze->Instance->RCR |= timerSnooze_RCR;


  /* USER CODE END TIM16_Init 2 */

}
 8001122:	46c0      	nop			@ (mov r8, r8)
 8001124:	46bd      	mov	sp, r7
 8001126:	bd80      	pop	{r7, pc}
 8001128:	200001dc 	.word	0x200001dc
 800112c:	40014400 	.word	0x40014400
 8001130:	000016e2 	.word	0x000016e2
 8001134:	0000ffff 	.word	0x0000ffff
 8001138:	2000004c 	.word	0x2000004c

0800113c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800113c:	b590      	push	{r4, r7, lr}
 800113e:	b08b      	sub	sp, #44	@ 0x2c
 8001140:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001142:	2414      	movs	r4, #20
 8001144:	193b      	adds	r3, r7, r4
 8001146:	0018      	movs	r0, r3
 8001148:	2314      	movs	r3, #20
 800114a:	001a      	movs	r2, r3
 800114c:	2100      	movs	r1, #0
 800114e:	f005 f8ff 	bl	8006350 <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001152:	4b66      	ldr	r3, [pc, #408]	@ (80012ec <MX_GPIO_Init+0x1b0>)
 8001154:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001156:	4b65      	ldr	r3, [pc, #404]	@ (80012ec <MX_GPIO_Init+0x1b0>)
 8001158:	2104      	movs	r1, #4
 800115a:	430a      	orrs	r2, r1
 800115c:	635a      	str	r2, [r3, #52]	@ 0x34
 800115e:	4b63      	ldr	r3, [pc, #396]	@ (80012ec <MX_GPIO_Init+0x1b0>)
 8001160:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001162:	2204      	movs	r2, #4
 8001164:	4013      	ands	r3, r2
 8001166:	613b      	str	r3, [r7, #16]
 8001168:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800116a:	4b60      	ldr	r3, [pc, #384]	@ (80012ec <MX_GPIO_Init+0x1b0>)
 800116c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800116e:	4b5f      	ldr	r3, [pc, #380]	@ (80012ec <MX_GPIO_Init+0x1b0>)
 8001170:	2101      	movs	r1, #1
 8001172:	430a      	orrs	r2, r1
 8001174:	635a      	str	r2, [r3, #52]	@ 0x34
 8001176:	4b5d      	ldr	r3, [pc, #372]	@ (80012ec <MX_GPIO_Init+0x1b0>)
 8001178:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800117a:	2201      	movs	r2, #1
 800117c:	4013      	ands	r3, r2
 800117e:	60fb      	str	r3, [r7, #12]
 8001180:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001182:	4b5a      	ldr	r3, [pc, #360]	@ (80012ec <MX_GPIO_Init+0x1b0>)
 8001184:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001186:	4b59      	ldr	r3, [pc, #356]	@ (80012ec <MX_GPIO_Init+0x1b0>)
 8001188:	2108      	movs	r1, #8
 800118a:	430a      	orrs	r2, r1
 800118c:	635a      	str	r2, [r3, #52]	@ 0x34
 800118e:	4b57      	ldr	r3, [pc, #348]	@ (80012ec <MX_GPIO_Init+0x1b0>)
 8001190:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001192:	2208      	movs	r2, #8
 8001194:	4013      	ands	r3, r2
 8001196:	60bb      	str	r3, [r7, #8]
 8001198:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800119a:	4b54      	ldr	r3, [pc, #336]	@ (80012ec <MX_GPIO_Init+0x1b0>)
 800119c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800119e:	4b53      	ldr	r3, [pc, #332]	@ (80012ec <MX_GPIO_Init+0x1b0>)
 80011a0:	2102      	movs	r1, #2
 80011a2:	430a      	orrs	r2, r1
 80011a4:	635a      	str	r2, [r3, #52]	@ 0x34
 80011a6:	4b51      	ldr	r3, [pc, #324]	@ (80012ec <MX_GPIO_Init+0x1b0>)
 80011a8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80011aa:	2202      	movs	r2, #2
 80011ac:	4013      	ands	r3, r2
 80011ae:	607b      	str	r3, [r7, #4]
 80011b0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, DEBUG_LED_Pin|BUZZER_OUT_Pin|SHIFT_DATA_IN_Pin|SHIFT_DATA_CLK_Pin
 80011b2:	494f      	ldr	r1, [pc, #316]	@ (80012f0 <MX_GPIO_Init+0x1b4>)
 80011b4:	23a0      	movs	r3, #160	@ 0xa0
 80011b6:	05db      	lsls	r3, r3, #23
 80011b8:	2200      	movs	r2, #0
 80011ba:	0018      	movs	r0, r3
 80011bc:	f001 fc0f 	bl	80029de <HAL_GPIO_WritePin>
                          |SHIFT_MCLR_Pin|ALARM_LED_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SHIFT_STORE_CLK_GPIO_Port, SHIFT_STORE_CLK_Pin, GPIO_PIN_RESET);
 80011c0:	4b4c      	ldr	r3, [pc, #304]	@ (80012f4 <MX_GPIO_Init+0x1b8>)
 80011c2:	2200      	movs	r2, #0
 80011c4:	2180      	movs	r1, #128	@ 0x80
 80011c6:	0018      	movs	r0, r3
 80011c8:	f001 fc09 	bl	80029de <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CTOUCH_RST_GPIO_Port, CTOUCH_RST_Pin, GPIO_PIN_RESET);
 80011cc:	2380      	movs	r3, #128	@ 0x80
 80011ce:	005b      	lsls	r3, r3, #1
 80011d0:	4849      	ldr	r0, [pc, #292]	@ (80012f8 <MX_GPIO_Init+0x1bc>)
 80011d2:	2200      	movs	r2, #0
 80011d4:	0019      	movs	r1, r3
 80011d6:	f001 fc02 	bl	80029de <HAL_GPIO_WritePin>

  /*Configure GPIO pins : DEBUG_LED_Pin BUZZER_OUT_Pin SHIFT_DATA_IN_Pin SHIFT_DATA_CLK_Pin
                           SHIFT_MCLR_Pin ALARM_LED_Pin */
  GPIO_InitStruct.Pin = DEBUG_LED_Pin|BUZZER_OUT_Pin|SHIFT_DATA_IN_Pin|SHIFT_DATA_CLK_Pin
 80011da:	193b      	adds	r3, r7, r4
 80011dc:	4a44      	ldr	r2, [pc, #272]	@ (80012f0 <MX_GPIO_Init+0x1b4>)
 80011de:	601a      	str	r2, [r3, #0]
                          |SHIFT_MCLR_Pin|ALARM_LED_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011e0:	193b      	adds	r3, r7, r4
 80011e2:	2201      	movs	r2, #1
 80011e4:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011e6:	193b      	adds	r3, r7, r4
 80011e8:	2200      	movs	r2, #0
 80011ea:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011ec:	193b      	adds	r3, r7, r4
 80011ee:	2200      	movs	r2, #0
 80011f0:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011f2:	193a      	adds	r2, r7, r4
 80011f4:	23a0      	movs	r3, #160	@ 0xa0
 80011f6:	05db      	lsls	r3, r3, #23
 80011f8:	0011      	movs	r1, r2
 80011fa:	0018      	movs	r0, r3
 80011fc:	f001 fa6e 	bl	80026dc <HAL_GPIO_Init>

  /*Configure GPIO pin : PA2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001200:	193b      	adds	r3, r7, r4
 8001202:	2204      	movs	r2, #4
 8001204:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001206:	193b      	adds	r3, r7, r4
 8001208:	2203      	movs	r2, #3
 800120a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800120c:	193b      	adds	r3, r7, r4
 800120e:	2200      	movs	r2, #0
 8001210:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001212:	193a      	adds	r2, r7, r4
 8001214:	23a0      	movs	r3, #160	@ 0xa0
 8001216:	05db      	lsls	r3, r3, #23
 8001218:	0011      	movs	r1, r2
 800121a:	0018      	movs	r0, r3
 800121c:	f001 fa5e 	bl	80026dc <HAL_GPIO_Init>

  /*Configure GPIO pin : SHIFT_STORE_CLK_Pin */
  GPIO_InitStruct.Pin = SHIFT_STORE_CLK_Pin;
 8001220:	193b      	adds	r3, r7, r4
 8001222:	2280      	movs	r2, #128	@ 0x80
 8001224:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001226:	193b      	adds	r3, r7, r4
 8001228:	2201      	movs	r2, #1
 800122a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800122c:	193b      	adds	r3, r7, r4
 800122e:	2200      	movs	r2, #0
 8001230:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001232:	193b      	adds	r3, r7, r4
 8001234:	2200      	movs	r2, #0
 8001236:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(SHIFT_STORE_CLK_GPIO_Port, &GPIO_InitStruct);
 8001238:	193b      	adds	r3, r7, r4
 800123a:	4a2e      	ldr	r2, [pc, #184]	@ (80012f4 <MX_GPIO_Init+0x1b8>)
 800123c:	0019      	movs	r1, r3
 800123e:	0010      	movs	r0, r2
 8001240:	f001 fa4c 	bl	80026dc <HAL_GPIO_Init>

  /*Configure GPIO pin : MINUTE_SET_BUTTON_Pin */
  GPIO_InitStruct.Pin = MINUTE_SET_BUTTON_Pin;
 8001244:	193b      	adds	r3, r7, r4
 8001246:	2280      	movs	r2, #128	@ 0x80
 8001248:	0212      	lsls	r2, r2, #8
 800124a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800124c:	193b      	adds	r3, r7, r4
 800124e:	2284      	movs	r2, #132	@ 0x84
 8001250:	0392      	lsls	r2, r2, #14
 8001252:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001254:	193b      	adds	r3, r7, r4
 8001256:	2201      	movs	r2, #1
 8001258:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(MINUTE_SET_BUTTON_GPIO_Port, &GPIO_InitStruct);
 800125a:	193a      	adds	r2, r7, r4
 800125c:	23a0      	movs	r3, #160	@ 0xa0
 800125e:	05db      	lsls	r3, r3, #23
 8001260:	0011      	movs	r1, r2
 8001262:	0018      	movs	r0, r3
 8001264:	f001 fa3a 	bl	80026dc <HAL_GPIO_Init>

  /*Configure GPIO pins : HOUR_SET_BUTTON_Pin ALARM_SET_BUTTON_Pin ALARM_EN_BUTTON_Pin DISPLAY_BUTTON_Pin */
  GPIO_InitStruct.Pin = HOUR_SET_BUTTON_Pin|ALARM_SET_BUTTON_Pin|ALARM_EN_BUTTON_Pin|DISPLAY_BUTTON_Pin;
 8001268:	0021      	movs	r1, r4
 800126a:	187b      	adds	r3, r7, r1
 800126c:	220f      	movs	r2, #15
 800126e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001270:	187b      	adds	r3, r7, r1
 8001272:	2284      	movs	r2, #132	@ 0x84
 8001274:	0392      	lsls	r2, r2, #14
 8001276:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001278:	187b      	adds	r3, r7, r1
 800127a:	2201      	movs	r2, #1
 800127c:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800127e:	000c      	movs	r4, r1
 8001280:	187b      	adds	r3, r7, r1
 8001282:	4a1e      	ldr	r2, [pc, #120]	@ (80012fc <MX_GPIO_Init+0x1c0>)
 8001284:	0019      	movs	r1, r3
 8001286:	0010      	movs	r0, r2
 8001288:	f001 fa28 	bl	80026dc <HAL_GPIO_Init>

  /*Configure GPIO pin : CTOUCH_RST_Pin */
  GPIO_InitStruct.Pin = CTOUCH_RST_Pin;
 800128c:	0021      	movs	r1, r4
 800128e:	187b      	adds	r3, r7, r1
 8001290:	2280      	movs	r2, #128	@ 0x80
 8001292:	0052      	lsls	r2, r2, #1
 8001294:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001296:	187b      	adds	r3, r7, r1
 8001298:	2201      	movs	r2, #1
 800129a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800129c:	187b      	adds	r3, r7, r1
 800129e:	2200      	movs	r2, #0
 80012a0:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012a2:	187b      	adds	r3, r7, r1
 80012a4:	2200      	movs	r2, #0
 80012a6:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(CTOUCH_RST_GPIO_Port, &GPIO_InitStruct);
 80012a8:	187b      	adds	r3, r7, r1
 80012aa:	4a13      	ldr	r2, [pc, #76]	@ (80012f8 <MX_GPIO_Init+0x1bc>)
 80012ac:	0019      	movs	r1, r3
 80012ae:	0010      	movs	r0, r2
 80012b0:	f001 fa14 	bl	80026dc <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_1_IRQn, 0, 0);
 80012b4:	2200      	movs	r2, #0
 80012b6:	2100      	movs	r1, #0
 80012b8:	2005      	movs	r0, #5
 80012ba:	f001 f9dd 	bl	8002678 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_1_IRQn);
 80012be:	2005      	movs	r0, #5
 80012c0:	f001 f9ef 	bl	80026a2 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI2_3_IRQn, 0, 0);
 80012c4:	2200      	movs	r2, #0
 80012c6:	2100      	movs	r1, #0
 80012c8:	2006      	movs	r0, #6
 80012ca:	f001 f9d5 	bl	8002678 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_3_IRQn);
 80012ce:	2006      	movs	r0, #6
 80012d0:	f001 f9e7 	bl	80026a2 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 1, 0);
 80012d4:	2200      	movs	r2, #0
 80012d6:	2101      	movs	r1, #1
 80012d8:	2007      	movs	r0, #7
 80012da:	f001 f9cd 	bl	8002678 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 80012de:	2007      	movs	r0, #7
 80012e0:	f001 f9df 	bl	80026a2 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80012e4:	46c0      	nop			@ (mov r8, r8)
 80012e6:	46bd      	mov	sp, r7
 80012e8:	b00b      	add	sp, #44	@ 0x2c
 80012ea:	bd90      	pop	{r4, r7, pc}
 80012ec:	40021000 	.word	0x40021000
 80012f0:	00001f01 	.word	0x00001f01
 80012f4:	50000800 	.word	0x50000800
 80012f8:	50000400 	.word	0x50000400
 80012fc:	50000c00 	.word	0x50000c00

08001300 <updateAndDisplayTime>:
/* USER CODE BEGIN 4 */

/*
 * Pulls updated time from RTC and send new time to user display
 */
HAL_StatusTypeDef updateAndDisplayTime(void) {
 8001300:	b580      	push	{r7, lr}
 8001302:	b082      	sub	sp, #8
 8001304:	af00      	add	r7, sp, #0

	HAL_StatusTypeDef halRet = HAL_OK;
 8001306:	1dfb      	adds	r3, r7, #7
 8001308:	2200      	movs	r2, #0
 800130a:	701a      	strb	r2, [r3, #0]

	getRTCTime(&hrtc, &currTime, &currDate);
 800130c:	4a07      	ldr	r2, [pc, #28]	@ (800132c <updateAndDisplayTime+0x2c>)
 800130e:	4908      	ldr	r1, [pc, #32]	@ (8001330 <updateAndDisplayTime+0x30>)
 8001310:	4b08      	ldr	r3, [pc, #32]	@ (8001334 <updateAndDisplayTime+0x34>)
 8001312:	0018      	movs	r0, r3
 8001314:	f7ff fb9c 	bl	8000a50 <getRTCTime>
	sevSeg_updateDigits(&currTime);
 8001318:	4b05      	ldr	r3, [pc, #20]	@ (8001330 <updateAndDisplayTime+0x30>)
 800131a:	0018      	movs	r0, r3
 800131c:	f000 fd8a 	bl	8001e34 <sevSeg_updateDigits>

	return halRet;
 8001320:	1dfb      	adds	r3, r7, #7
 8001322:	781b      	ldrb	r3, [r3, #0]

}
 8001324:	0018      	movs	r0, r3
 8001326:	46bd      	mov	sp, r7
 8001328:	b002      	add	sp, #8
 800132a:	bd80      	pop	{r7, pc}
 800132c:	200000a8 	.word	0x200000a8
 8001330:	20000094 	.word	0x20000094
 8001334:	20000118 	.word	0x20000118

08001338 <updateAndDisplayAlarm>:
/*
 * Sends current user alarm time to user display
 * This doesn't pull from the RTC because the RTC alarm is not being used for that
 */

HAL_StatusTypeDef updateAndDisplayAlarm(void) {
 8001338:	b580      	push	{r7, lr}
 800133a:	b082      	sub	sp, #8
 800133c:	af00      	add	r7, sp, #0

	HAL_StatusTypeDef halRet = HAL_OK;
 800133e:	1dfb      	adds	r3, r7, #7
 8001340:	2200      	movs	r2, #0
 8001342:	701a      	strb	r2, [r3, #0]

	sevSeg_updateDigits(&userAlarmTime);
 8001344:	4b04      	ldr	r3, [pc, #16]	@ (8001358 <updateAndDisplayAlarm+0x20>)
 8001346:	0018      	movs	r0, r3
 8001348:	f000 fd74 	bl	8001e34 <sevSeg_updateDigits>

	return halRet;
 800134c:	1dfb      	adds	r3, r7, #7
 800134e:	781b      	ldrb	r3, [r3, #0]

}
 8001350:	0018      	movs	r0, r3
 8001352:	46bd      	mov	sp, r7
 8001354:	b002      	add	sp, #8
 8001356:	bd80      	pop	{r7, pc}
 8001358:	200000ac 	.word	0x200000ac

0800135c <HAL_RTC_AlarmAEventCallback>:
 * Occurs every minute increment
 *
 * Pulls alarm time from RTC, increments and sets new alarm time, and updates time.
 * Sets off user alarm if the alarm is enabled.
 */
void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc) {
 800135c:	b590      	push	{r4, r7, lr}
 800135e:	b08d      	sub	sp, #52	@ 0x34
 8001360:	af00      	add	r7, sp, #0
 8001362:	6078      	str	r0, [r7, #4]

	  RTC_AlarmTypeDef sAlarm = {0};
 8001364:	2408      	movs	r4, #8
 8001366:	193b      	adds	r3, r7, r4
 8001368:	0018      	movs	r0, r3
 800136a:	2328      	movs	r3, #40	@ 0x28
 800136c:	001a      	movs	r2, r3
 800136e:	2100      	movs	r1, #0
 8001370:	f004 ffee 	bl	8006350 <memset>
	  HAL_RTC_GetAlarm(hrtc, &sAlarm, internalAlarm, RTCTimeFormat);
 8001374:	2380      	movs	r3, #128	@ 0x80
 8001376:	005a      	lsls	r2, r3, #1
 8001378:	1939      	adds	r1, r7, r4
 800137a:	6878      	ldr	r0, [r7, #4]
 800137c:	2300      	movs	r3, #0
 800137e:	f003 fc99 	bl	8004cb4 <HAL_RTC_GetAlarm>


	  if(sAlarm.AlarmTime.Minutes>58) {
 8001382:	193b      	adds	r3, r7, r4
 8001384:	785b      	ldrb	r3, [r3, #1]
 8001386:	2b3a      	cmp	r3, #58	@ 0x3a
 8001388:	d903      	bls.n	8001392 <HAL_RTC_AlarmAEventCallback+0x36>
		sAlarm.AlarmTime.Minutes=0;
 800138a:	193b      	adds	r3, r7, r4
 800138c:	2200      	movs	r2, #0
 800138e:	705a      	strb	r2, [r3, #1]
 8001390:	e006      	b.n	80013a0 <HAL_RTC_AlarmAEventCallback+0x44>
	  } else {
		sAlarm.AlarmTime.Minutes=sAlarm.AlarmTime.Minutes+1;
 8001392:	2108      	movs	r1, #8
 8001394:	187b      	adds	r3, r7, r1
 8001396:	785b      	ldrb	r3, [r3, #1]
 8001398:	3301      	adds	r3, #1
 800139a:	b2da      	uxtb	r2, r3
 800139c:	187b      	adds	r3, r7, r1
 800139e:	705a      	strb	r2, [r3, #1]
	  }
		while(HAL_RTC_SetAlarm_IT(hrtc, &sAlarm, FORMAT_BIN)!=HAL_OK){}
 80013a0:	46c0      	nop			@ (mov r8, r8)
 80013a2:	2308      	movs	r3, #8
 80013a4:	18f9      	adds	r1, r7, r3
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	2200      	movs	r2, #0
 80013aa:	0018      	movs	r0, r3
 80013ac:	f003 fb42 	bl	8004a34 <HAL_RTC_SetAlarm_IT>
 80013b0:	1e03      	subs	r3, r0, #0
 80013b2:	d1f6      	bne.n	80013a2 <HAL_RTC_AlarmAEventCallback+0x46>

	  updateAndDisplayTime();
 80013b4:	f7ff ffa4 	bl	8001300 <updateAndDisplayTime>

	  // If alarm is enabled and current time matches user alarm time, set off the alarm.
	  if(userAlarmToggle && userAlarmTime.Hours == currTime.Hours
 80013b8:	4b0d      	ldr	r3, [pc, #52]	@ (80013f0 <HAL_RTC_AlarmAEventCallback+0x94>)
 80013ba:	781b      	ldrb	r3, [r3, #0]
 80013bc:	2b00      	cmp	r3, #0
 80013be:	d013      	beq.n	80013e8 <HAL_RTC_AlarmAEventCallback+0x8c>
 80013c0:	4b0c      	ldr	r3, [pc, #48]	@ (80013f4 <HAL_RTC_AlarmAEventCallback+0x98>)
 80013c2:	781a      	ldrb	r2, [r3, #0]
 80013c4:	4b0c      	ldr	r3, [pc, #48]	@ (80013f8 <HAL_RTC_AlarmAEventCallback+0x9c>)
 80013c6:	781b      	ldrb	r3, [r3, #0]
 80013c8:	429a      	cmp	r2, r3
 80013ca:	d10d      	bne.n	80013e8 <HAL_RTC_AlarmAEventCallback+0x8c>
			  && userAlarmTime.Minutes == currTime.Minutes && userAlarmTime.TimeFormat == currTime.TimeFormat) {
 80013cc:	4b09      	ldr	r3, [pc, #36]	@ (80013f4 <HAL_RTC_AlarmAEventCallback+0x98>)
 80013ce:	785a      	ldrb	r2, [r3, #1]
 80013d0:	4b09      	ldr	r3, [pc, #36]	@ (80013f8 <HAL_RTC_AlarmAEventCallback+0x9c>)
 80013d2:	785b      	ldrb	r3, [r3, #1]
 80013d4:	429a      	cmp	r2, r3
 80013d6:	d107      	bne.n	80013e8 <HAL_RTC_AlarmAEventCallback+0x8c>
 80013d8:	4b06      	ldr	r3, [pc, #24]	@ (80013f4 <HAL_RTC_AlarmAEventCallback+0x98>)
 80013da:	78da      	ldrb	r2, [r3, #3]
 80013dc:	4b06      	ldr	r3, [pc, #24]	@ (80013f8 <HAL_RTC_AlarmAEventCallback+0x9c>)
 80013de:	78db      	ldrb	r3, [r3, #3]
 80013e0:	429a      	cmp	r2, r3
 80013e2:	d101      	bne.n	80013e8 <HAL_RTC_AlarmAEventCallback+0x8c>
		  userAlarmBeep();
 80013e4:	f000 f80a 	bl	80013fc <userAlarmBeep>
	  }


}
 80013e8:	46c0      	nop			@ (mov r8, r8)
 80013ea:	46bd      	mov	sp, r7
 80013ec:	b00d      	add	sp, #52	@ 0x34
 80013ee:	bd90      	pop	{r4, r7, pc}
 80013f0:	20000091 	.word	0x20000091
 80013f4:	200000ac 	.word	0x200000ac
 80013f8:	20000094 	.word	0x20000094

080013fc <userAlarmBeep>:
 * Functionality depends on whether or not this is the first or second snooze.
 * 		First Snooze: 10-minute timer is started and alarm
 * 		              is beeped again at the end of this 10 minutes.
 * 		Second Snooze: No timer is started and silencing the alarm silences it for good.
 */
void userAlarmBeep() {
 80013fc:	b580      	push	{r7, lr}
 80013fe:	b082      	sub	sp, #8
 8001400:	af00      	add	r7, sp, #0

	if (secondSnooze) { 		//If the user has already snoozed once,
 8001402:	4b4f      	ldr	r3, [pc, #316]	@ (8001540 <userAlarmBeep+0x144>)
 8001404:	781b      	ldrb	r3, [r3, #0]
 8001406:	2b00      	cmp	r3, #0
 8001408:	d018      	beq.n	800143c <userAlarmBeep+0x40>

			// Stop the timer and
			HAL_TIM_Base_Stop_IT(timerSnooze);
 800140a:	4b4e      	ldr	r3, [pc, #312]	@ (8001544 <userAlarmBeep+0x148>)
 800140c:	681b      	ldr	r3, [r3, #0]
 800140e:	0018      	movs	r0, r3
 8001410:	f004 f84e 	bl	80054b0 <HAL_TIM_Base_Stop_IT>

			// Reset count to 0
			// only bits 0 - 15 should be changed.
			timerSnooze->Instance->CNT &= 0xFFFF0000;
 8001414:	4b4b      	ldr	r3, [pc, #300]	@ (8001544 <userAlarmBeep+0x148>)
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800141c:	4b49      	ldr	r3, [pc, #292]	@ (8001544 <userAlarmBeep+0x148>)
 800141e:	681b      	ldr	r3, [r3, #0]
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	0c12      	lsrs	r2, r2, #16
 8001424:	0412      	lsls	r2, r2, #16
 8001426:	625a      	str	r2, [r3, #36]	@ 0x24

			// Reset interrupt status register
			timerSnooze->Instance->SR &= 0xFFFC;
 8001428:	4b46      	ldr	r3, [pc, #280]	@ (8001544 <userAlarmBeep+0x148>)
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	681b      	ldr	r3, [r3, #0]
 800142e:	691a      	ldr	r2, [r3, #16]
 8001430:	4b44      	ldr	r3, [pc, #272]	@ (8001544 <userAlarmBeep+0x148>)
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	4944      	ldr	r1, [pc, #272]	@ (8001548 <userAlarmBeep+0x14c>)
 8001438:	400a      	ands	r2, r1
 800143a:	611a      	str	r2, [r3, #16]
//			timerSnooze->Instance->RCR &= 0xFF00;
//			timerSnooze->Instance->RCR |= timerSnooze_RCR;

		}

	HAL_TIM_Base_Stop(timerDelay);
 800143c:	4b43      	ldr	r3, [pc, #268]	@ (800154c <userAlarmBeep+0x150>)
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	0018      	movs	r0, r3
 8001442:	f003 ffbb 	bl	80053bc <HAL_TIM_Base_Stop>
	HAL_TIM_Base_Start(timerDelay);						// Begin timer 16 counting (to 500 ms)
 8001446:	4b41      	ldr	r3, [pc, #260]	@ (800154c <userAlarmBeep+0x150>)
 8001448:	681b      	ldr	r3, [r3, #0]
 800144a:	0018      	movs	r0, r3
 800144c:	f003 ff6a 	bl	8005324 <HAL_TIM_Base_Start>
	uint32_t timerVal = __HAL_TIM_GET_COUNTER(timerDelay);	// Get initial timer value to compare to
 8001450:	4b3e      	ldr	r3, [pc, #248]	@ (800154c <userAlarmBeep+0x150>)
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001458:	607b      	str	r3, [r7, #4]
	bool displayBlink = false;
 800145a:	1cfb      	adds	r3, r7, #3
 800145c:	2200      	movs	r2, #0
 800145e:	701a      	strb	r2, [r3, #0]

	do {						// Beep buzzer and blink display until snooze button is pressed

		updateAndDisplayTime();				// Update to current time and display
 8001460:	f7ff ff4e 	bl	8001300 <updateAndDisplayTime>

		if(__HAL_TIM_GET_COUNTER(timerDelay) - timerVal >= (65535 / 2)) {		// Use hardware timer to blink/beep display
 8001464:	4b39      	ldr	r3, [pc, #228]	@ (800154c <userAlarmBeep+0x150>)
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	681b      	ldr	r3, [r3, #0]
 800146a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	1ad3      	subs	r3, r2, r3
 8001470:	4a37      	ldr	r2, [pc, #220]	@ (8001550 <userAlarmBeep+0x154>)
 8001472:	4293      	cmp	r3, r2
 8001474:	d922      	bls.n	80014bc <userAlarmBeep+0xc0>

			sevSeg_setIntensity(sevSeg_intensityDuty[displayBlink]);	// Toggle 0% to 50% duty cycle
 8001476:	1cfb      	adds	r3, r7, #3
 8001478:	781b      	ldrb	r3, [r3, #0]
 800147a:	4a36      	ldr	r2, [pc, #216]	@ (8001554 <userAlarmBeep+0x158>)
 800147c:	5cd3      	ldrb	r3, [r2, r3]
 800147e:	0018      	movs	r0, r3
 8001480:	f000 fd8a 	bl	8001f98 <sevSeg_setIntensity>

			HAL_GPIO_TogglePin(buzzerPort, buzzerPin);					// Toggle Buzzer
 8001484:	4b34      	ldr	r3, [pc, #208]	@ (8001558 <userAlarmBeep+0x15c>)
 8001486:	681b      	ldr	r3, [r3, #0]
 8001488:	2280      	movs	r2, #128	@ 0x80
 800148a:	0052      	lsls	r2, r2, #1
 800148c:	0011      	movs	r1, r2
 800148e:	0018      	movs	r0, r3
 8001490:	f001 fac2 	bl	8002a18 <HAL_GPIO_TogglePin>

			timerVal = __HAL_TIM_GET_COUNTER(timerDelay);				// Update timer value
 8001494:	4b2d      	ldr	r3, [pc, #180]	@ (800154c <userAlarmBeep+0x150>)
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	681b      	ldr	r3, [r3, #0]
 800149a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800149c:	607b      	str	r3, [r7, #4]

			displayBlink = !displayBlink;							// Toggle display blink counter
 800149e:	1cfb      	adds	r3, r7, #3
 80014a0:	781b      	ldrb	r3, [r3, #0]
 80014a2:	1e5a      	subs	r2, r3, #1
 80014a4:	4193      	sbcs	r3, r2
 80014a6:	b2db      	uxtb	r3, r3
 80014a8:	2201      	movs	r2, #1
 80014aa:	4053      	eors	r3, r2
 80014ac:	b2db      	uxtb	r3, r3
 80014ae:	001a      	movs	r2, r3
 80014b0:	1cfb      	adds	r3, r7, #3
 80014b2:	701a      	strb	r2, [r3, #0]
 80014b4:	781a      	ldrb	r2, [r3, #0]
 80014b6:	2101      	movs	r1, #1
 80014b8:	400a      	ands	r2, r1
 80014ba:	701a      	strb	r2, [r3, #0]

		}


		capTouch_readChannels(&capTouch);
 80014bc:	4b27      	ldr	r3, [pc, #156]	@ (800155c <userAlarmBeep+0x160>)
 80014be:	0018      	movs	r0, r3
 80014c0:	f7ff f858 	bl	8000574 <capTouch_readChannels>

	} while(capTouch.keyStat == 0x00 &&
 80014c4:	4b25      	ldr	r3, [pc, #148]	@ (800155c <userAlarmBeep+0x160>)
 80014c6:	7c1b      	ldrb	r3, [r3, #16]
 80014c8:	2b00      	cmp	r3, #0
 80014ca:	d108      	bne.n	80014de <userAlarmBeep+0xe2>
			(HAL_GPIO_ReadPin(alarmEnableButtonPort, alarmEnableButtonPin) != GPIO_PIN_RESET));
 80014cc:	4b24      	ldr	r3, [pc, #144]	@ (8001560 <userAlarmBeep+0x164>)
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	2204      	movs	r2, #4
 80014d2:	0011      	movs	r1, r2
 80014d4:	0018      	movs	r0, r3
 80014d6:	f001 fa65 	bl	80029a4 <HAL_GPIO_ReadPin>
 80014da:	1e03      	subs	r3, r0, #0
	} while(capTouch.keyStat == 0x00 &&
 80014dc:	d1c0      	bne.n	8001460 <userAlarmBeep+0x64>

	/*
	 * Stop blinking, turn off buzzer, set 50% duty cycle, update time
	 */
	HAL_TIM_Base_Stop(timerDelay);
 80014de:	4b1b      	ldr	r3, [pc, #108]	@ (800154c <userAlarmBeep+0x150>)
 80014e0:	681b      	ldr	r3, [r3, #0]
 80014e2:	0018      	movs	r0, r3
 80014e4:	f003 ff6a 	bl	80053bc <HAL_TIM_Base_Stop>
	HAL_GPIO_WritePin(buzzerPort, buzzerPin, GPIO_PIN_RESET);
 80014e8:	4b1b      	ldr	r3, [pc, #108]	@ (8001558 <userAlarmBeep+0x15c>)
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	2280      	movs	r2, #128	@ 0x80
 80014ee:	0051      	lsls	r1, r2, #1
 80014f0:	2200      	movs	r2, #0
 80014f2:	0018      	movs	r0, r3
 80014f4:	f001 fa73 	bl	80029de <HAL_GPIO_WritePin>
	updateAndDisplayTime();				// Update to current time and display
 80014f8:	f7ff ff02 	bl	8001300 <updateAndDisplayTime>

	sevSeg_setIntensity(sevSeg_intensityDuty[1]);	// Set to 50% duty cycle
 80014fc:	235a      	movs	r3, #90	@ 0x5a
 80014fe:	0018      	movs	r0, r3
 8001500:	f000 fd4a 	bl	8001f98 <sevSeg_setIntensity>
	displayToggle = 2;								// Set to 2 for future display button ISRs
 8001504:	4b17      	ldr	r3, [pc, #92]	@ (8001564 <userAlarmBeep+0x168>)
 8001506:	2202      	movs	r2, #2
 8001508:	701a      	strb	r2, [r3, #0]

	// If this is the first snooze,
	if(!secondSnooze) {
 800150a:	4b0d      	ldr	r3, [pc, #52]	@ (8001540 <userAlarmBeep+0x144>)
 800150c:	781b      	ldrb	r3, [r3, #0]
 800150e:	2201      	movs	r2, #1
 8001510:	4053      	eors	r3, r2
 8001512:	b2db      	uxtb	r3, r3
 8001514:	2b00      	cmp	r3, #0
 8001516:	d008      	beq.n	800152a <userAlarmBeep+0x12e>

		// Start the snooze timer to trigger an interrupt after 10 minutes
		HAL_TIM_Base_Start_IT(timerSnooze);
 8001518:	4b0a      	ldr	r3, [pc, #40]	@ (8001544 <userAlarmBeep+0x148>)
 800151a:	681b      	ldr	r3, [r3, #0]
 800151c:	0018      	movs	r0, r3
 800151e:	f003 ff73 	bl	8005408 <HAL_TIM_Base_Start_IT>

		// Set flag
		secondSnooze = true;
 8001522:	4b07      	ldr	r3, [pc, #28]	@ (8001540 <userAlarmBeep+0x144>)
 8001524:	2201      	movs	r2, #1
 8001526:	701a      	strb	r2, [r3, #0]
		 * in the top conditional, the secondSnooze is always true;
		 */
		secondSnooze = false;

	}
}
 8001528:	e005      	b.n	8001536 <userAlarmBeep+0x13a>
		snoozeCounter = 0;
 800152a:	4b0f      	ldr	r3, [pc, #60]	@ (8001568 <userAlarmBeep+0x16c>)
 800152c:	2200      	movs	r2, #0
 800152e:	701a      	strb	r2, [r3, #0]
		secondSnooze = false;
 8001530:	4b03      	ldr	r3, [pc, #12]	@ (8001540 <userAlarmBeep+0x144>)
 8001532:	2200      	movs	r2, #0
 8001534:	701a      	strb	r2, [r3, #0]
}
 8001536:	46c0      	nop			@ (mov r8, r8)
 8001538:	46bd      	mov	sp, r7
 800153a:	b002      	add	sp, #8
 800153c:	bd80      	pop	{r7, pc}
 800153e:	46c0      	nop			@ (mov r8, r8)
 8001540:	2000022a 	.word	0x2000022a
 8001544:	2000004c 	.word	0x2000004c
 8001548:	0000fffc 	.word	0x0000fffc
 800154c:	20000048 	.word	0x20000048
 8001550:	00007ffe 	.word	0x00007ffe
 8001554:	080063f8 	.word	0x080063f8
 8001558:	20000014 	.word	0x20000014
 800155c:	2000022c 	.word	0x2000022c
 8001560:	20000000 	.word	0x20000000
 8001564:	20000090 	.word	0x20000090
 8001568:	20000228 	.word	0x20000228

0800156c <HAL_GPIO_EXTI_Falling_Callback>:
 * General Falling-Edge EXTI Callback function
 *
 * Internal conditional determines which function to call
 * based on which button was pressed.
 */
void HAL_GPIO_EXTI_Falling_Callback(uint16_t GPIO_Pin) {
 800156c:	b590      	push	{r4, r7, lr}
 800156e:	b085      	sub	sp, #20
 8001570:	af00      	add	r7, sp, #0
 8001572:	0002      	movs	r2, r0
 8001574:	1dbb      	adds	r3, r7, #6
 8001576:	801a      	strh	r2, [r3, #0]

	HAL_StatusTypeDef halRet;					// Flag for printing interrupt status

	if(GPIO_Pin == displayButtonPin) {
 8001578:	2208      	movs	r2, #8
 800157a:	1dbb      	adds	r3, r7, #6
 800157c:	881b      	ldrh	r3, [r3, #0]
 800157e:	4293      	cmp	r3, r2
 8001580:	d106      	bne.n	8001590 <HAL_GPIO_EXTI_Falling_Callback+0x24>
		halRet = displayButtonISR();
 8001582:	230f      	movs	r3, #15
 8001584:	18fc      	adds	r4, r7, r3
 8001586:	f000 f85f 	bl	8001648 <displayButtonISR>
 800158a:	0003      	movs	r3, r0
 800158c:	7023      	strb	r3, [r4, #0]
	}
	else {			//Code should never reach here, but do nothing if it does.
		__NOP();
	}

}
 800158e:	e031      	b.n	80015f4 <HAL_GPIO_EXTI_Falling_Callback+0x88>
	else if(GPIO_Pin == alarmEnableButtonPin) {
 8001590:	2204      	movs	r2, #4
 8001592:	1dbb      	adds	r3, r7, #6
 8001594:	881b      	ldrh	r3, [r3, #0]
 8001596:	4293      	cmp	r3, r2
 8001598:	d106      	bne.n	80015a8 <HAL_GPIO_EXTI_Falling_Callback+0x3c>
		halRet = alarmEnableISR();
 800159a:	230f      	movs	r3, #15
 800159c:	18fc      	adds	r4, r7, r3
 800159e:	f000 f87b 	bl	8001698 <alarmEnableISR>
 80015a2:	0003      	movs	r3, r0
 80015a4:	7023      	strb	r3, [r4, #0]
}
 80015a6:	e025      	b.n	80015f4 <HAL_GPIO_EXTI_Falling_Callback+0x88>
	else if(GPIO_Pin == alarmSetButtonPin) {
 80015a8:	2380      	movs	r3, #128	@ 0x80
 80015aa:	021b      	lsls	r3, r3, #8
 80015ac:	1dba      	adds	r2, r7, #6
 80015ae:	8812      	ldrh	r2, [r2, #0]
 80015b0:	429a      	cmp	r2, r3
 80015b2:	d106      	bne.n	80015c2 <HAL_GPIO_EXTI_Falling_Callback+0x56>
		halRet = alarmSetISR();
 80015b4:	230f      	movs	r3, #15
 80015b6:	18fc      	adds	r4, r7, r3
 80015b8:	f000 f8a8 	bl	800170c <alarmSetISR>
 80015bc:	0003      	movs	r3, r0
 80015be:	7023      	strb	r3, [r4, #0]
}
 80015c0:	e018      	b.n	80015f4 <HAL_GPIO_EXTI_Falling_Callback+0x88>
	else if(GPIO_Pin == hourSetButtonPin) {
 80015c2:	2201      	movs	r2, #1
 80015c4:	1dbb      	adds	r3, r7, #6
 80015c6:	881b      	ldrh	r3, [r3, #0]
 80015c8:	4293      	cmp	r3, r2
 80015ca:	d106      	bne.n	80015da <HAL_GPIO_EXTI_Falling_Callback+0x6e>
		halRet = hourSetISR();
 80015cc:	230f      	movs	r3, #15
 80015ce:	18fc      	adds	r4, r7, r3
 80015d0:	f000 f958 	bl	8001884 <hourSetISR>
 80015d4:	0003      	movs	r3, r0
 80015d6:	7023      	strb	r3, [r4, #0]
}
 80015d8:	e00c      	b.n	80015f4 <HAL_GPIO_EXTI_Falling_Callback+0x88>
	else if(GPIO_Pin == minuteSetButtonPin) {
 80015da:	2202      	movs	r2, #2
 80015dc:	1dbb      	adds	r3, r7, #6
 80015de:	881b      	ldrh	r3, [r3, #0]
 80015e0:	4293      	cmp	r3, r2
 80015e2:	d106      	bne.n	80015f2 <HAL_GPIO_EXTI_Falling_Callback+0x86>
		halRet = minuteSetISR();
 80015e4:	230f      	movs	r3, #15
 80015e6:	18fc      	adds	r4, r7, r3
 80015e8:	f000 f978 	bl	80018dc <minuteSetISR>
 80015ec:	0003      	movs	r3, r0
 80015ee:	7023      	strb	r3, [r4, #0]
}
 80015f0:	e000      	b.n	80015f4 <HAL_GPIO_EXTI_Falling_Callback+0x88>
		__NOP();
 80015f2:	46c0      	nop			@ (mov r8, r8)
}
 80015f4:	46c0      	nop			@ (mov r8, r8)
 80015f6:	46bd      	mov	sp, r7
 80015f8:	b005      	add	sp, #20
 80015fa:	bd90      	pop	{r4, r7, pc}

080015fc <HAL_TIM_PeriodElapsedCallback>:
 * Used for second snooze functionality
 *
 * This is entered at the end of a 10-minute snooze, at
 * which point the timer kicks back an interrupt.
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 80015fc:	b580      	push	{r7, lr}
 80015fe:	b082      	sub	sp, #8
 8001600:	af00      	add	r7, sp, #0
 8001602:	6078      	str	r0, [r7, #4]

	snoozeCounter++;
 8001604:	4b0d      	ldr	r3, [pc, #52]	@ (800163c <HAL_TIM_PeriodElapsedCallback+0x40>)
 8001606:	781b      	ldrb	r3, [r3, #0]
 8001608:	3301      	adds	r3, #1
 800160a:	b2da      	uxtb	r2, r3
 800160c:	4b0b      	ldr	r3, [pc, #44]	@ (800163c <HAL_TIM_PeriodElapsedCallback+0x40>)
 800160e:	701a      	strb	r2, [r3, #0]

	if((htim == timerSnooze) && (secondSnooze == true) && (snoozeCounter == timerSnooze_RCR)) {
 8001610:	4b0b      	ldr	r3, [pc, #44]	@ (8001640 <HAL_TIM_PeriodElapsedCallback+0x44>)
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	687a      	ldr	r2, [r7, #4]
 8001616:	429a      	cmp	r2, r3
 8001618:	d10b      	bne.n	8001632 <HAL_TIM_PeriodElapsedCallback+0x36>
 800161a:	4b0a      	ldr	r3, [pc, #40]	@ (8001644 <HAL_TIM_PeriodElapsedCallback+0x48>)
 800161c:	781b      	ldrb	r3, [r3, #0]
 800161e:	2b00      	cmp	r3, #0
 8001620:	d007      	beq.n	8001632 <HAL_TIM_PeriodElapsedCallback+0x36>
 8001622:	4b06      	ldr	r3, [pc, #24]	@ (800163c <HAL_TIM_PeriodElapsedCallback+0x40>)
 8001624:	781b      	ldrb	r3, [r3, #0]
 8001626:	001a      	movs	r2, r3
 8001628:	2301      	movs	r3, #1
 800162a:	429a      	cmp	r2, r3
 800162c:	d101      	bne.n	8001632 <HAL_TIM_PeriodElapsedCallback+0x36>

		userAlarmBeep();
 800162e:	f7ff fee5 	bl	80013fc <userAlarmBeep>

	}

}
 8001632:	46c0      	nop			@ (mov r8, r8)
 8001634:	46bd      	mov	sp, r7
 8001636:	b002      	add	sp, #8
 8001638:	bd80      	pop	{r7, pc}
 800163a:	46c0      	nop			@ (mov r8, r8)
 800163c:	20000228 	.word	0x20000228
 8001640:	2000004c 	.word	0x2000004c
 8001644:	2000022a 	.word	0x2000022a

08001648 <displayButtonISR>:

/*
 * Toggles through user time display brightness settings
 */
HAL_StatusTypeDef displayButtonISR(void) {
 8001648:	b580      	push	{r7, lr}
 800164a:	b082      	sub	sp, #8
 800164c:	af00      	add	r7, sp, #0

	//printf("Entered display toggle ISR\n\r");
	HAL_StatusTypeDef halRet = HAL_OK;
 800164e:	1dfb      	adds	r3, r7, #7
 8001650:	2200      	movs	r2, #0
 8001652:	701a      	strb	r2, [r3, #0]

	updateAndDisplayTime();
 8001654:	f7ff fe54 	bl	8001300 <updateAndDisplayTime>

	sevSeg_setIntensity(sevSeg_intensityDuty[displayToggle]);		//Turn display to proper duty cycle
 8001658:	4b0d      	ldr	r3, [pc, #52]	@ (8001690 <displayButtonISR+0x48>)
 800165a:	781b      	ldrb	r3, [r3, #0]
 800165c:	001a      	movs	r2, r3
 800165e:	4b0d      	ldr	r3, [pc, #52]	@ (8001694 <displayButtonISR+0x4c>)
 8001660:	5c9b      	ldrb	r3, [r3, r2]
 8001662:	0018      	movs	r0, r3
 8001664:	f000 fc98 	bl	8001f98 <sevSeg_setIntensity>

	if(displayToggle >= 2) {			// Increment display toggle or reset back down to 0;
 8001668:	4b09      	ldr	r3, [pc, #36]	@ (8001690 <displayButtonISR+0x48>)
 800166a:	781b      	ldrb	r3, [r3, #0]
 800166c:	2b01      	cmp	r3, #1
 800166e:	d903      	bls.n	8001678 <displayButtonISR+0x30>
		displayToggle = 0;
 8001670:	4b07      	ldr	r3, [pc, #28]	@ (8001690 <displayButtonISR+0x48>)
 8001672:	2200      	movs	r2, #0
 8001674:	701a      	strb	r2, [r3, #0]
 8001676:	e005      	b.n	8001684 <displayButtonISR+0x3c>
//		HAL_GPIO_WritePin(GPIOB, PMLED, GPIO_PIN_RESET);		// If display is off, turn off AM/PM LED
	} else {
		displayToggle++;
 8001678:	4b05      	ldr	r3, [pc, #20]	@ (8001690 <displayButtonISR+0x48>)
 800167a:	781b      	ldrb	r3, [r3, #0]
 800167c:	3301      	adds	r3, #1
 800167e:	b2da      	uxtb	r2, r3
 8001680:	4b03      	ldr	r3, [pc, #12]	@ (8001690 <displayButtonISR+0x48>)
 8001682:	701a      	strb	r2, [r3, #0]
	}

	return halRet;				// Return HAL status
 8001684:	1dfb      	adds	r3, r7, #7
 8001686:	781b      	ldrb	r3, [r3, #0]

}
 8001688:	0018      	movs	r0, r3
 800168a:	46bd      	mov	sp, r7
 800168c:	b002      	add	sp, #8
 800168e:	bd80      	pop	{r7, pc}
 8001690:	20000090 	.word	0x20000090
 8001694:	080063f8 	.word	0x080063f8

08001698 <alarmEnableISR>:

/*
 * Toggles user alarm enable bool and alarm enable LED.
 */
HAL_StatusTypeDef alarmEnableISR(void) {
 8001698:	b580      	push	{r7, lr}
 800169a:	b082      	sub	sp, #8
 800169c:	af00      	add	r7, sp, #0

	//printf("Entered alarm toggle ISR\n\r");
	HAL_StatusTypeDef halRet = HAL_OK;
 800169e:	1dfb      	adds	r3, r7, #7
 80016a0:	2200      	movs	r2, #0
 80016a2:	701a      	strb	r2, [r3, #0]

	if(!userAlarmToggle) {					// If alarm is disabled, enable it.
 80016a4:	4b16      	ldr	r3, [pc, #88]	@ (8001700 <alarmEnableISR+0x68>)
 80016a6:	781b      	ldrb	r3, [r3, #0]
 80016a8:	2201      	movs	r2, #1
 80016aa:	4053      	eors	r3, r2
 80016ac:	b2db      	uxtb	r3, r3
 80016ae:	2b00      	cmp	r3, #0
 80016b0:	d00b      	beq.n	80016ca <alarmEnableISR+0x32>

		HAL_GPIO_WritePin(alarmLEDPort, alarmLEDPin, GPIO_PIN_SET);			// Turn on alarm LED
 80016b2:	4b14      	ldr	r3, [pc, #80]	@ (8001704 <alarmEnableISR+0x6c>)
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	2280      	movs	r2, #128	@ 0x80
 80016b8:	0151      	lsls	r1, r2, #5
 80016ba:	2201      	movs	r2, #1
 80016bc:	0018      	movs	r0, r3
 80016be:	f001 f98e 	bl	80029de <HAL_GPIO_WritePin>
		userAlarmToggle = true;								// Toggle internal flag to true
 80016c2:	4b0f      	ldr	r3, [pc, #60]	@ (8001700 <alarmEnableISR+0x68>)
 80016c4:	2201      	movs	r2, #1
 80016c6:	701a      	strb	r2, [r3, #0]
 80016c8:	e010      	b.n	80016ec <alarmEnableISR+0x54>

	}
	else if (userAlarmToggle) {				// If alarm is enabled, disable it.
 80016ca:	4b0d      	ldr	r3, [pc, #52]	@ (8001700 <alarmEnableISR+0x68>)
 80016cc:	781b      	ldrb	r3, [r3, #0]
 80016ce:	2b00      	cmp	r3, #0
 80016d0:	d00b      	beq.n	80016ea <alarmEnableISR+0x52>

		HAL_GPIO_WritePin(alarmLEDPort, alarmLEDPin, GPIO_PIN_RESET);			// Turn off alarm LED
 80016d2:	4b0c      	ldr	r3, [pc, #48]	@ (8001704 <alarmEnableISR+0x6c>)
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	2280      	movs	r2, #128	@ 0x80
 80016d8:	0151      	lsls	r1, r2, #5
 80016da:	2200      	movs	r2, #0
 80016dc:	0018      	movs	r0, r3
 80016de:	f001 f97e 	bl	80029de <HAL_GPIO_WritePin>
		userAlarmToggle = false;							// Toggle internal flag to false
 80016e2:	4b07      	ldr	r3, [pc, #28]	@ (8001700 <alarmEnableISR+0x68>)
 80016e4:	2200      	movs	r2, #0
 80016e6:	701a      	strb	r2, [r3, #0]
 80016e8:	e000      	b.n	80016ec <alarmEnableISR+0x54>
	}
	else {
		__NOP();							//Code should never reach here.
 80016ea:	46c0      	nop			@ (mov r8, r8)
	}

	// Reset snooze time
	secondSnooze = false;
 80016ec:	4b06      	ldr	r3, [pc, #24]	@ (8001708 <alarmEnableISR+0x70>)
 80016ee:	2200      	movs	r2, #0
 80016f0:	701a      	strb	r2, [r3, #0]

	return halRet;
 80016f2:	1dfb      	adds	r3, r7, #7
 80016f4:	781b      	ldrb	r3, [r3, #0]

}
 80016f6:	0018      	movs	r0, r3
 80016f8:	46bd      	mov	sp, r7
 80016fa:	b002      	add	sp, #8
 80016fc:	bd80      	pop	{r7, pc}
 80016fe:	46c0      	nop			@ (mov r8, r8)
 8001700:	20000091 	.word	0x20000091
 8001704:	20000010 	.word	0x20000010
 8001708:	2000022a 	.word	0x2000022a

0800170c <alarmSetISR>:
 * Delays for 3 seconds, checks if alarm set button is still pressed.
 * If it is, allow user to set the new alarm time
 * and blink display to indicate this
 *
 */
HAL_StatusTypeDef alarmSetISR(void) {
 800170c:	b580      	push	{r7, lr}
 800170e:	b082      	sub	sp, #8
 8001710:	af00      	add	r7, sp, #0

	HAL_StatusTypeDef halRet = HAL_OK;
 8001712:	1c7b      	adds	r3, r7, #1
 8001714:	2200      	movs	r2, #0
 8001716:	701a      	strb	r2, [r3, #0]
	/*
	 * Wait for 3 seconds to see if alarm set button is still pressed
	 */

	// Delay for 3 * 1s intervals
	for(uint8_t i = 0; i < 3; i++) {
 8001718:	1dfb      	adds	r3, r7, #7
 800171a:	2200      	movs	r2, #0
 800171c:	701a      	strb	r2, [r3, #0]
 800171e:	e01a      	b.n	8001756 <alarmSetISR+0x4a>

		HAL_TIM_Base_Stop(timerDelay);
 8001720:	4b53      	ldr	r3, [pc, #332]	@ (8001870 <alarmSetISR+0x164>)
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	0018      	movs	r0, r3
 8001726:	f003 fe49 	bl	80053bc <HAL_TIM_Base_Stop>
		timerDelay->Instance->CNT = 0;						// Reset timer base
 800172a:	4b51      	ldr	r3, [pc, #324]	@ (8001870 <alarmSetISR+0x164>)
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	681b      	ldr	r3, [r3, #0]
 8001730:	2200      	movs	r2, #0
 8001732:	625a      	str	r2, [r3, #36]	@ 0x24
		HAL_TIM_Base_Start(timerDelay);						// Begin timer 16 counting (to 1 s)
 8001734:	4b4e      	ldr	r3, [pc, #312]	@ (8001870 <alarmSetISR+0x164>)
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	0018      	movs	r0, r3
 800173a:	f003 fdf3 	bl	8005324 <HAL_TIM_Base_Start>
	//	timerVal = __HAL_TIM_GET_COUNTER(timerDelay);	// Get initial timer value to compare to

		do {

		} while(__HAL_TIM_GET_COUNTER(timerDelay) < (65535));
 800173e:	4b4c      	ldr	r3, [pc, #304]	@ (8001870 <alarmSetISR+0x164>)
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001746:	4a4b      	ldr	r2, [pc, #300]	@ (8001874 <alarmSetISR+0x168>)
 8001748:	4293      	cmp	r3, r2
 800174a:	d9f8      	bls.n	800173e <alarmSetISR+0x32>
	for(uint8_t i = 0; i < 3; i++) {
 800174c:	1dfb      	adds	r3, r7, #7
 800174e:	781a      	ldrb	r2, [r3, #0]
 8001750:	1dfb      	adds	r3, r7, #7
 8001752:	3201      	adds	r2, #1
 8001754:	701a      	strb	r2, [r3, #0]
 8001756:	1dfb      	adds	r3, r7, #7
 8001758:	781b      	ldrb	r3, [r3, #0]
 800175a:	2b02      	cmp	r3, #2
 800175c:	d9e0      	bls.n	8001720 <alarmSetISR+0x14>
	}

	// If button is still pressed, we are in alarm set mode.
	if(HAL_GPIO_ReadPin(alarmSetButtonPort, alarmSetButtonPin) == GPIO_PIN_RESET) {
 800175e:	4b46      	ldr	r3, [pc, #280]	@ (8001878 <alarmSetISR+0x16c>)
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	2280      	movs	r2, #128	@ 0x80
 8001764:	0212      	lsls	r2, r2, #8
 8001766:	0011      	movs	r1, r2
 8001768:	0018      	movs	r0, r3
 800176a:	f001 f91b 	bl	80029a4 <HAL_GPIO_ReadPin>
 800176e:	1e03      	subs	r3, r0, #0
 8001770:	d102      	bne.n	8001778 <alarmSetISR+0x6c>
		alarmSetMode = true;
 8001772:	4b42      	ldr	r3, [pc, #264]	@ (800187c <alarmSetISR+0x170>)
 8001774:	2201      	movs	r2, #1
 8001776:	701a      	strb	r2, [r3, #0]
	 * alarm set process until the button is pressed again
	 */


	// Reset Timer
	HAL_TIM_Base_Stop(timerDelay);
 8001778:	4b3d      	ldr	r3, [pc, #244]	@ (8001870 <alarmSetISR+0x164>)
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	0018      	movs	r0, r3
 800177e:	f003 fe1d 	bl	80053bc <HAL_TIM_Base_Stop>
	timerDelay->Instance->CNT = 0;
 8001782:	4b3b      	ldr	r3, [pc, #236]	@ (8001870 <alarmSetISR+0x164>)
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	2200      	movs	r2, #0
 800178a:	625a      	str	r2, [r3, #36]	@ 0x24
	HAL_TIM_Base_Start(timerDelay);						// Begin timer 16 counting (to 1 s)
 800178c:	4b38      	ldr	r3, [pc, #224]	@ (8001870 <alarmSetISR+0x164>)
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	0018      	movs	r0, r3
 8001792:	f003 fdc7 	bl	8005324 <HAL_TIM_Base_Start>
	uint16_t timerVal = __HAL_TIM_GET_COUNTER(timerDelay);	// Get initial timer value to compare to
 8001796:	4b36      	ldr	r3, [pc, #216]	@ (8001870 <alarmSetISR+0x164>)
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	681b      	ldr	r3, [r3, #0]
 800179c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800179e:	1d3b      	adds	r3, r7, #4
 80017a0:	801a      	strh	r2, [r3, #0]

	bool alarmSetButtonReset = false;
 80017a2:	1cfb      	adds	r3, r7, #3
 80017a4:	2200      	movs	r2, #0
 80017a6:	701a      	strb	r2, [r3, #0]

	if(alarmSetMode) {
 80017a8:	4b34      	ldr	r3, [pc, #208]	@ (800187c <alarmSetISR+0x170>)
 80017aa:	781b      	ldrb	r3, [r3, #0]
 80017ac:	2b00      	cmp	r3, #0
 80017ae:	d055      	beq.n	800185c <alarmSetISR+0x150>

		bool displayBlink = false;
 80017b0:	1cbb      	adds	r3, r7, #2
 80017b2:	2200      	movs	r2, #0
 80017b4:	701a      	strb	r2, [r3, #0]

		do {											// while the alarm set button is not held down, blink display.

			// Check to make sure the user has released the set button from the initial hold
			if(HAL_GPIO_ReadPin(alarmSetButtonPort, alarmSetButtonPin) == GPIO_PIN_SET) {
 80017b6:	4b30      	ldr	r3, [pc, #192]	@ (8001878 <alarmSetISR+0x16c>)
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	2280      	movs	r2, #128	@ 0x80
 80017bc:	0212      	lsls	r2, r2, #8
 80017be:	0011      	movs	r1, r2
 80017c0:	0018      	movs	r0, r3
 80017c2:	f001 f8ef 	bl	80029a4 <HAL_GPIO_ReadPin>
 80017c6:	0003      	movs	r3, r0
 80017c8:	2b01      	cmp	r3, #1
 80017ca:	d102      	bne.n	80017d2 <alarmSetISR+0xc6>
				alarmSetButtonReset = true;
 80017cc:	1cfb      	adds	r3, r7, #3
 80017ce:	2201      	movs	r2, #1
 80017d0:	701a      	strb	r2, [r3, #0]
			}

			updateAndDisplayAlarm();
 80017d2:	f7ff fdb1 	bl	8001338 <updateAndDisplayAlarm>

			if(__HAL_TIM_GET_COUNTER(timerDelay) - timerVal >= (65536 / 2)) {
 80017d6:	4b26      	ldr	r3, [pc, #152]	@ (8001870 <alarmSetISR+0x164>)
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80017de:	1d3b      	adds	r3, r7, #4
 80017e0:	881b      	ldrh	r3, [r3, #0]
 80017e2:	1ad2      	subs	r2, r2, r3
 80017e4:	2380      	movs	r3, #128	@ 0x80
 80017e6:	021b      	lsls	r3, r3, #8
 80017e8:	429a      	cmp	r2, r3
 80017ea:	d31b      	bcc.n	8001824 <alarmSetISR+0x118>

				sevSeg_setIntensity(sevSeg_intensityDuty[displayBlink]);		// Initialize to whatever duty cycle
 80017ec:	1cbb      	adds	r3, r7, #2
 80017ee:	781b      	ldrb	r3, [r3, #0]
 80017f0:	4a23      	ldr	r2, [pc, #140]	@ (8001880 <alarmSetISR+0x174>)
 80017f2:	5cd3      	ldrb	r3, [r2, r3]
 80017f4:	0018      	movs	r0, r3
 80017f6:	f000 fbcf 	bl	8001f98 <sevSeg_setIntensity>

				timerVal = __HAL_TIM_GET_COUNTER(timerDelay);
 80017fa:	4b1d      	ldr	r3, [pc, #116]	@ (8001870 <alarmSetISR+0x164>)
 80017fc:	681b      	ldr	r3, [r3, #0]
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001802:	1d3b      	adds	r3, r7, #4
 8001804:	801a      	strh	r2, [r3, #0]
				displayBlink = !displayBlink;
 8001806:	1cbb      	adds	r3, r7, #2
 8001808:	781b      	ldrb	r3, [r3, #0]
 800180a:	1e5a      	subs	r2, r3, #1
 800180c:	4193      	sbcs	r3, r2
 800180e:	b2db      	uxtb	r3, r3
 8001810:	2201      	movs	r2, #1
 8001812:	4053      	eors	r3, r2
 8001814:	b2db      	uxtb	r3, r3
 8001816:	001a      	movs	r2, r3
 8001818:	1cbb      	adds	r3, r7, #2
 800181a:	701a      	strb	r2, [r3, #0]
 800181c:	781a      	ldrb	r2, [r3, #0]
 800181e:	2101      	movs	r1, #1
 8001820:	400a      	ands	r2, r1
 8001822:	701a      	strb	r2, [r3, #0]

			}

		}while((HAL_GPIO_ReadPin(alarmSetButtonPort, alarmSetButtonPin) != GPIO_PIN_RESET)
 8001824:	4b14      	ldr	r3, [pc, #80]	@ (8001878 <alarmSetISR+0x16c>)
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	2280      	movs	r2, #128	@ 0x80
 800182a:	0212      	lsls	r2, r2, #8
 800182c:	0011      	movs	r1, r2
 800182e:	0018      	movs	r0, r3
 8001830:	f001 f8b8 	bl	80029a4 <HAL_GPIO_ReadPin>
 8001834:	1e03      	subs	r3, r0, #0
				|| !alarmSetButtonReset);
 8001836:	d1be      	bne.n	80017b6 <alarmSetISR+0xaa>
 8001838:	1cfb      	adds	r3, r7, #3
 800183a:	781b      	ldrb	r3, [r3, #0]
 800183c:	2201      	movs	r2, #1
 800183e:	4053      	eors	r3, r2
 8001840:	b2db      	uxtb	r3, r3
 8001842:	2b00      	cmp	r3, #0
 8001844:	d1b7      	bne.n	80017b6 <alarmSetISR+0xaa>

		sevSeg_setIntensity(sevSeg_intensityDuty[1]);			// Turn display back to 50% intensity
 8001846:	235a      	movs	r3, #90	@ 0x5a
 8001848:	0018      	movs	r0, r3
 800184a:	f000 fba5 	bl	8001f98 <sevSeg_setIntensity>

		HAL_TIM_Base_Stop(timerDelay);
 800184e:	4b08      	ldr	r3, [pc, #32]	@ (8001870 <alarmSetISR+0x164>)
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	0018      	movs	r0, r3
 8001854:	f003 fdb2 	bl	80053bc <HAL_TIM_Base_Stop>

		updateAndDisplayTime();
 8001858:	f7ff fd52 	bl	8001300 <updateAndDisplayTime>

	}

	alarmSetMode = false;		// We have exited alarm set mode
 800185c:	4b07      	ldr	r3, [pc, #28]	@ (800187c <alarmSetISR+0x170>)
 800185e:	2200      	movs	r2, #0
 8001860:	701a      	strb	r2, [r3, #0]

	//printf("Current time back to %u:%u:%u.\n\r", currTime.Hours, currTime.Minutes, currTime.Seconds);

	return halRet;
 8001862:	1c7b      	adds	r3, r7, #1
 8001864:	781b      	ldrb	r3, [r3, #0]

}
 8001866:	0018      	movs	r0, r3
 8001868:	46bd      	mov	sp, r7
 800186a:	b002      	add	sp, #8
 800186c:	bd80      	pop	{r7, pc}
 800186e:	46c0      	nop			@ (mov r8, r8)
 8001870:	20000048 	.word	0x20000048
 8001874:	0000fffe 	.word	0x0000fffe
 8001878:	20000004 	.word	0x20000004
 800187c:	20000229 	.word	0x20000229
 8001880:	080063f8 	.word	0x080063f8

08001884 <hourSetISR>:

/*
 * Increment either user alarm hour value or RTC hour value
 */
HAL_StatusTypeDef hourSetISR(void) {
 8001884:	b580      	push	{r7, lr}
 8001886:	b082      	sub	sp, #8
 8001888:	af00      	add	r7, sp, #0


	HAL_StatusTypeDef halRet = HAL_OK;
 800188a:	1dfb      	adds	r3, r7, #7
 800188c:	2200      	movs	r2, #0
 800188e:	701a      	strb	r2, [r3, #0]

	if(alarmSetMode) {	// If the clock is in alarm set mode, change user alarm time hour
 8001890:	4b0e      	ldr	r3, [pc, #56]	@ (80018cc <hourSetISR+0x48>)
 8001892:	781b      	ldrb	r3, [r3, #0]
 8001894:	2b00      	cmp	r3, #0
 8001896:	d002      	beq.n	800189e <hourSetISR+0x1a>

		alarmHourInc();
 8001898:	f000 f872 	bl	8001980 <alarmHourInc>
 800189c:	e00f      	b.n	80018be <hourSetISR+0x3a>

	}
	else {									// Otherwise, change current time hour.

		currHourInc();
 800189e:	f000 f89f 	bl	80019e0 <currHourInc>

		HAL_RTC_SetTime(&hrtc, &currTime, RTCTimeFormat);
 80018a2:	490b      	ldr	r1, [pc, #44]	@ (80018d0 <hourSetISR+0x4c>)
 80018a4:	4b0b      	ldr	r3, [pc, #44]	@ (80018d4 <hourSetISR+0x50>)
 80018a6:	2200      	movs	r2, #0
 80018a8:	0018      	movs	r0, r3
 80018aa:	f002 fedf 	bl	800466c <HAL_RTC_SetTime>


		updateAndDisplayTime();
 80018ae:	f7ff fd27 	bl	8001300 <updateAndDisplayTime>

		getRTCTime(&hrtc, &currTime, &currDate);
 80018b2:	4a09      	ldr	r2, [pc, #36]	@ (80018d8 <hourSetISR+0x54>)
 80018b4:	4906      	ldr	r1, [pc, #24]	@ (80018d0 <hourSetISR+0x4c>)
 80018b6:	4b07      	ldr	r3, [pc, #28]	@ (80018d4 <hourSetISR+0x50>)
 80018b8:	0018      	movs	r0, r3
 80018ba:	f7ff f8c9 	bl	8000a50 <getRTCTime>

		//printf("Current time hour incremented to %u:%u:%u.\n\r", currTime.Hours,
				//currTime.Minutes, currTime.Seconds);
	}

	return halRet;
 80018be:	1dfb      	adds	r3, r7, #7
 80018c0:	781b      	ldrb	r3, [r3, #0]

}
 80018c2:	0018      	movs	r0, r3
 80018c4:	46bd      	mov	sp, r7
 80018c6:	b002      	add	sp, #8
 80018c8:	bd80      	pop	{r7, pc}
 80018ca:	46c0      	nop			@ (mov r8, r8)
 80018cc:	20000229 	.word	0x20000229
 80018d0:	20000094 	.word	0x20000094
 80018d4:	20000118 	.word	0x20000118
 80018d8:	200000a8 	.word	0x200000a8

080018dc <minuteSetISR>:

/*
 * Increment either user alarm minute value or RTC minute value
 */
HAL_StatusTypeDef minuteSetISR(void) {
 80018dc:	b580      	push	{r7, lr}
 80018de:	b08c      	sub	sp, #48	@ 0x30
 80018e0:	af00      	add	r7, sp, #0


	HAL_StatusTypeDef halRet = HAL_OK;
 80018e2:	232f      	movs	r3, #47	@ 0x2f
 80018e4:	18fb      	adds	r3, r7, r3
 80018e6:	2200      	movs	r2, #0
 80018e8:	701a      	strb	r2, [r3, #0]

	if(alarmSetMode) {	// If the clock is in alarm set mode, change user alarm time hour
 80018ea:	4b21      	ldr	r3, [pc, #132]	@ (8001970 <minuteSetISR+0x94>)
 80018ec:	781b      	ldrb	r3, [r3, #0]
 80018ee:	2b00      	cmp	r3, #0
 80018f0:	d002      	beq.n	80018f8 <minuteSetISR+0x1c>

		alarmMinuteInc();
 80018f2:	f000 f8b5 	bl	8001a60 <alarmMinuteInc>
 80018f6:	e034      	b.n	8001962 <minuteSetISR+0x86>

	}
	else {									// Otherwise, change current time hour.

		currMinuteInc();
 80018f8:	f000 f8d0 	bl	8001a9c <currMinuteInc>

		HAL_RTC_SetTime(&hrtc, &currTime, RTCTimeFormat);
 80018fc:	491d      	ldr	r1, [pc, #116]	@ (8001974 <minuteSetISR+0x98>)
 80018fe:	4b1e      	ldr	r3, [pc, #120]	@ (8001978 <minuteSetISR+0x9c>)
 8001900:	2200      	movs	r2, #0
 8001902:	0018      	movs	r0, r3
 8001904:	f002 feb2 	bl	800466c <HAL_RTC_SetTime>

		/*
		 * Change internal RTC alarm to keep it triggering
		 */

		RTC_AlarmTypeDef sAlarm = {0};
 8001908:	1d3b      	adds	r3, r7, #4
 800190a:	0018      	movs	r0, r3
 800190c:	2328      	movs	r3, #40	@ 0x28
 800190e:	001a      	movs	r2, r3
 8001910:	2100      	movs	r1, #0
 8001912:	f004 fd1d 	bl	8006350 <memset>
		HAL_RTC_GetAlarm(&hrtc, &sAlarm, internalAlarm, RTCTimeFormat);
 8001916:	2380      	movs	r3, #128	@ 0x80
 8001918:	005a      	lsls	r2, r3, #1
 800191a:	1d39      	adds	r1, r7, #4
 800191c:	4816      	ldr	r0, [pc, #88]	@ (8001978 <minuteSetISR+0x9c>)
 800191e:	2300      	movs	r3, #0
 8001920:	f003 f9c8 	bl	8004cb4 <HAL_RTC_GetAlarm>

		if(sAlarm.AlarmTime.Minutes>58) {
 8001924:	1d3b      	adds	r3, r7, #4
 8001926:	785b      	ldrb	r3, [r3, #1]
 8001928:	2b3a      	cmp	r3, #58	@ 0x3a
 800192a:	d903      	bls.n	8001934 <minuteSetISR+0x58>
			sAlarm.AlarmTime.Minutes=0;
 800192c:	1d3b      	adds	r3, r7, #4
 800192e:	2200      	movs	r2, #0
 8001930:	705a      	strb	r2, [r3, #1]
 8001932:	e005      	b.n	8001940 <minuteSetISR+0x64>
			//printf("Reset alarm time\n\r");
		} else {
			sAlarm.AlarmTime.Minutes=sAlarm.AlarmTime.Minutes+1;
 8001934:	1d3b      	adds	r3, r7, #4
 8001936:	785b      	ldrb	r3, [r3, #1]
 8001938:	3301      	adds	r3, #1
 800193a:	b2da      	uxtb	r2, r3
 800193c:	1d3b      	adds	r3, r7, #4
 800193e:	705a      	strb	r2, [r3, #1]
		}
		while(HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, FORMAT_BIN)!=HAL_OK){}
 8001940:	46c0      	nop			@ (mov r8, r8)
 8001942:	1d39      	adds	r1, r7, #4
 8001944:	4b0c      	ldr	r3, [pc, #48]	@ (8001978 <minuteSetISR+0x9c>)
 8001946:	2200      	movs	r2, #0
 8001948:	0018      	movs	r0, r3
 800194a:	f003 f873 	bl	8004a34 <HAL_RTC_SetAlarm_IT>
 800194e:	1e03      	subs	r3, r0, #0
 8001950:	d1f7      	bne.n	8001942 <minuteSetISR+0x66>


		updateAndDisplayTime();
 8001952:	f7ff fcd5 	bl	8001300 <updateAndDisplayTime>

		getRTCTime(&hrtc, &currTime, &currDate);
 8001956:	4a09      	ldr	r2, [pc, #36]	@ (800197c <minuteSetISR+0xa0>)
 8001958:	4906      	ldr	r1, [pc, #24]	@ (8001974 <minuteSetISR+0x98>)
 800195a:	4b07      	ldr	r3, [pc, #28]	@ (8001978 <minuteSetISR+0x9c>)
 800195c:	0018      	movs	r0, r3
 800195e:	f7ff f877 	bl	8000a50 <getRTCTime>
		//printf("Current time minute incremented to %u:%u:%u.\n\r", currTime.Hours,
				//currTime.Minutes, currTime.Seconds);
	}


	return halRet;
 8001962:	232f      	movs	r3, #47	@ 0x2f
 8001964:	18fb      	adds	r3, r7, r3
 8001966:	781b      	ldrb	r3, [r3, #0]
}
 8001968:	0018      	movs	r0, r3
 800196a:	46bd      	mov	sp, r7
 800196c:	b00c      	add	sp, #48	@ 0x30
 800196e:	bd80      	pop	{r7, pc}
 8001970:	20000229 	.word	0x20000229
 8001974:	20000094 	.word	0x20000094
 8001978:	20000118 	.word	0x20000118
 800197c:	200000a8 	.word	0x200000a8

08001980 <alarmHourInc>:

/*
 * Increment user alarm time hour
 */
void alarmHourInc(void) {
 8001980:	b580      	push	{r7, lr}
 8001982:	af00      	add	r7, sp, #0

	if(userAlarmTime.Hours >= 12) {
 8001984:	4b15      	ldr	r3, [pc, #84]	@ (80019dc <alarmHourInc+0x5c>)
 8001986:	781b      	ldrb	r3, [r3, #0]
 8001988:	2b0b      	cmp	r3, #11
 800198a:	d903      	bls.n	8001994 <alarmHourInc+0x14>
		userAlarmTime.Hours = 1;
 800198c:	4b13      	ldr	r3, [pc, #76]	@ (80019dc <alarmHourInc+0x5c>)
 800198e:	2201      	movs	r2, #1
 8001990:	701a      	strb	r2, [r3, #0]
 8001992:	e01e      	b.n	80019d2 <alarmHourInc+0x52>
	}
	else if(userAlarmTime.Hours == 11) {
 8001994:	4b11      	ldr	r3, [pc, #68]	@ (80019dc <alarmHourInc+0x5c>)
 8001996:	781b      	ldrb	r3, [r3, #0]
 8001998:	2b0b      	cmp	r3, #11
 800199a:	d10e      	bne.n	80019ba <alarmHourInc+0x3a>
		if(userAlarmTime.TimeFormat == RTC_HOURFORMAT12_AM) {
 800199c:	4b0f      	ldr	r3, [pc, #60]	@ (80019dc <alarmHourInc+0x5c>)
 800199e:	78db      	ldrb	r3, [r3, #3]
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	d103      	bne.n	80019ac <alarmHourInc+0x2c>
			userAlarmTime.TimeFormat = RTC_HOURFORMAT12_PM;
 80019a4:	4b0d      	ldr	r3, [pc, #52]	@ (80019dc <alarmHourInc+0x5c>)
 80019a6:	2201      	movs	r2, #1
 80019a8:	70da      	strb	r2, [r3, #3]
 80019aa:	e002      	b.n	80019b2 <alarmHourInc+0x32>
		}
		else {
			userAlarmTime.TimeFormat = RTC_HOURFORMAT12_AM;
 80019ac:	4b0b      	ldr	r3, [pc, #44]	@ (80019dc <alarmHourInc+0x5c>)
 80019ae:	2200      	movs	r2, #0
 80019b0:	70da      	strb	r2, [r3, #3]
		}
		userAlarmTime.Hours = 12;
 80019b2:	4b0a      	ldr	r3, [pc, #40]	@ (80019dc <alarmHourInc+0x5c>)
 80019b4:	220c      	movs	r2, #12
 80019b6:	701a      	strb	r2, [r3, #0]
 80019b8:	e00b      	b.n	80019d2 <alarmHourInc+0x52>
	}
	else if(userAlarmTime.Hours < 11) {
 80019ba:	4b08      	ldr	r3, [pc, #32]	@ (80019dc <alarmHourInc+0x5c>)
 80019bc:	781b      	ldrb	r3, [r3, #0]
 80019be:	2b0a      	cmp	r3, #10
 80019c0:	d806      	bhi.n	80019d0 <alarmHourInc+0x50>
		userAlarmTime.Hours = userAlarmTime.Hours + 1;
 80019c2:	4b06      	ldr	r3, [pc, #24]	@ (80019dc <alarmHourInc+0x5c>)
 80019c4:	781b      	ldrb	r3, [r3, #0]
 80019c6:	3301      	adds	r3, #1
 80019c8:	b2da      	uxtb	r2, r3
 80019ca:	4b04      	ldr	r3, [pc, #16]	@ (80019dc <alarmHourInc+0x5c>)
 80019cc:	701a      	strb	r2, [r3, #0]
 80019ce:	e000      	b.n	80019d2 <alarmHourInc+0x52>
	}
	else {
		__NOP();
 80019d0:	46c0      	nop			@ (mov r8, r8)
	}

	// Update RTC backup registers with new user alarm time
	updateRTCBackupReg();
 80019d2:	f000 f8df 	bl	8001b94 <updateRTCBackupReg>

}
 80019d6:	46c0      	nop			@ (mov r8, r8)
 80019d8:	46bd      	mov	sp, r7
 80019da:	bd80      	pop	{r7, pc}
 80019dc:	200000ac 	.word	0x200000ac

080019e0 <currHourInc>:

/*
 * Increment current time hour
 */
void currHourInc(void) {
 80019e0:	b580      	push	{r7, lr}
 80019e2:	af00      	add	r7, sp, #0

	getRTCTime(&hrtc, &currTime, &currDate);
 80019e4:	4a1a      	ldr	r2, [pc, #104]	@ (8001a50 <currHourInc+0x70>)
 80019e6:	491b      	ldr	r1, [pc, #108]	@ (8001a54 <currHourInc+0x74>)
 80019e8:	4b1b      	ldr	r3, [pc, #108]	@ (8001a58 <currHourInc+0x78>)
 80019ea:	0018      	movs	r0, r3
 80019ec:	f7ff f830 	bl	8000a50 <getRTCTime>

	if(currTime.Hours >= 12) {
 80019f0:	4b18      	ldr	r3, [pc, #96]	@ (8001a54 <currHourInc+0x74>)
 80019f2:	781b      	ldrb	r3, [r3, #0]
 80019f4:	2b0b      	cmp	r3, #11
 80019f6:	d903      	bls.n	8001a00 <currHourInc+0x20>
		currTime.Hours = 1;
 80019f8:	4b16      	ldr	r3, [pc, #88]	@ (8001a54 <currHourInc+0x74>)
 80019fa:	2201      	movs	r2, #1
 80019fc:	701a      	strb	r2, [r3, #0]
 80019fe:	e01e      	b.n	8001a3e <currHourInc+0x5e>
	}
	else if(currTime.Hours == 11) {
 8001a00:	4b14      	ldr	r3, [pc, #80]	@ (8001a54 <currHourInc+0x74>)
 8001a02:	781b      	ldrb	r3, [r3, #0]
 8001a04:	2b0b      	cmp	r3, #11
 8001a06:	d10e      	bne.n	8001a26 <currHourInc+0x46>
		if(currTime.TimeFormat == RTC_HOURFORMAT12_AM) {
 8001a08:	4b12      	ldr	r3, [pc, #72]	@ (8001a54 <currHourInc+0x74>)
 8001a0a:	78db      	ldrb	r3, [r3, #3]
 8001a0c:	2b00      	cmp	r3, #0
 8001a0e:	d103      	bne.n	8001a18 <currHourInc+0x38>
			currTime.TimeFormat = RTC_HOURFORMAT12_PM;
 8001a10:	4b10      	ldr	r3, [pc, #64]	@ (8001a54 <currHourInc+0x74>)
 8001a12:	2201      	movs	r2, #1
 8001a14:	70da      	strb	r2, [r3, #3]
 8001a16:	e002      	b.n	8001a1e <currHourInc+0x3e>
		}
		else {
			currTime.TimeFormat = RTC_HOURFORMAT12_AM;
 8001a18:	4b0e      	ldr	r3, [pc, #56]	@ (8001a54 <currHourInc+0x74>)
 8001a1a:	2200      	movs	r2, #0
 8001a1c:	70da      	strb	r2, [r3, #3]
		}
		currTime.Hours = 12;
 8001a1e:	4b0d      	ldr	r3, [pc, #52]	@ (8001a54 <currHourInc+0x74>)
 8001a20:	220c      	movs	r2, #12
 8001a22:	701a      	strb	r2, [r3, #0]
 8001a24:	e00b      	b.n	8001a3e <currHourInc+0x5e>
	}
	else if(userAlarmTime.Hours < 11) {
 8001a26:	4b0d      	ldr	r3, [pc, #52]	@ (8001a5c <currHourInc+0x7c>)
 8001a28:	781b      	ldrb	r3, [r3, #0]
 8001a2a:	2b0a      	cmp	r3, #10
 8001a2c:	d806      	bhi.n	8001a3c <currHourInc+0x5c>
		currTime.Hours = currTime.Hours + 1;
 8001a2e:	4b09      	ldr	r3, [pc, #36]	@ (8001a54 <currHourInc+0x74>)
 8001a30:	781b      	ldrb	r3, [r3, #0]
 8001a32:	3301      	adds	r3, #1
 8001a34:	b2da      	uxtb	r2, r3
 8001a36:	4b07      	ldr	r3, [pc, #28]	@ (8001a54 <currHourInc+0x74>)
 8001a38:	701a      	strb	r2, [r3, #0]
 8001a3a:	e000      	b.n	8001a3e <currHourInc+0x5e>
	}
	else {
		__NOP();
 8001a3c:	46c0      	nop			@ (mov r8, r8)
	}

	// Reset seconds
	currTime.Seconds = 0;
 8001a3e:	4b05      	ldr	r3, [pc, #20]	@ (8001a54 <currHourInc+0x74>)
 8001a40:	2200      	movs	r2, #0
 8001a42:	709a      	strb	r2, [r3, #2]
	currTime.SecondFraction = 0;
 8001a44:	4b03      	ldr	r3, [pc, #12]	@ (8001a54 <currHourInc+0x74>)
 8001a46:	2200      	movs	r2, #0
 8001a48:	609a      	str	r2, [r3, #8]

}
 8001a4a:	46c0      	nop			@ (mov r8, r8)
 8001a4c:	46bd      	mov	sp, r7
 8001a4e:	bd80      	pop	{r7, pc}
 8001a50:	200000a8 	.word	0x200000a8
 8001a54:	20000094 	.word	0x20000094
 8001a58:	20000118 	.word	0x20000118
 8001a5c:	200000ac 	.word	0x200000ac

08001a60 <alarmMinuteInc>:

/*
 * Increment User alarm time minute
 */
void alarmMinuteInc(void) {
 8001a60:	b580      	push	{r7, lr}
 8001a62:	af00      	add	r7, sp, #0

	if(userAlarmTime.Minutes >= 59) {
 8001a64:	4b0c      	ldr	r3, [pc, #48]	@ (8001a98 <alarmMinuteInc+0x38>)
 8001a66:	785b      	ldrb	r3, [r3, #1]
 8001a68:	2b3a      	cmp	r3, #58	@ 0x3a
 8001a6a:	d903      	bls.n	8001a74 <alarmMinuteInc+0x14>
		/*
		 * The below function call is the old version in which
		 * the hour will increment when the minutes roll over.
		 */
		//alarmHourInc();
		userAlarmTime.Minutes = 0;
 8001a6c:	4b0a      	ldr	r3, [pc, #40]	@ (8001a98 <alarmMinuteInc+0x38>)
 8001a6e:	2200      	movs	r2, #0
 8001a70:	705a      	strb	r2, [r3, #1]
 8001a72:	e00b      	b.n	8001a8c <alarmMinuteInc+0x2c>
	}
	else if(userAlarmTime.Minutes < 59) {
 8001a74:	4b08      	ldr	r3, [pc, #32]	@ (8001a98 <alarmMinuteInc+0x38>)
 8001a76:	785b      	ldrb	r3, [r3, #1]
 8001a78:	2b3a      	cmp	r3, #58	@ 0x3a
 8001a7a:	d806      	bhi.n	8001a8a <alarmMinuteInc+0x2a>
		userAlarmTime.Minutes = userAlarmTime.Minutes + 1;
 8001a7c:	4b06      	ldr	r3, [pc, #24]	@ (8001a98 <alarmMinuteInc+0x38>)
 8001a7e:	785b      	ldrb	r3, [r3, #1]
 8001a80:	3301      	adds	r3, #1
 8001a82:	b2da      	uxtb	r2, r3
 8001a84:	4b04      	ldr	r3, [pc, #16]	@ (8001a98 <alarmMinuteInc+0x38>)
 8001a86:	705a      	strb	r2, [r3, #1]
 8001a88:	e000      	b.n	8001a8c <alarmMinuteInc+0x2c>
	}
	else {
		__NOP();
 8001a8a:	46c0      	nop			@ (mov r8, r8)
	}

	// Update RTC backup registers with new user alarm time
	updateRTCBackupReg();
 8001a8c:	f000 f882 	bl	8001b94 <updateRTCBackupReg>

}
 8001a90:	46c0      	nop			@ (mov r8, r8)
 8001a92:	46bd      	mov	sp, r7
 8001a94:	bd80      	pop	{r7, pc}
 8001a96:	46c0      	nop			@ (mov r8, r8)
 8001a98:	200000ac 	.word	0x200000ac

08001a9c <currMinuteInc>:

/*
 * Increment current time minute
 */
void currMinuteInc(void) {
 8001a9c:	b580      	push	{r7, lr}
 8001a9e:	af00      	add	r7, sp, #0

	getRTCTime(&hrtc, &currTime, &currDate);
 8001aa0:	4a11      	ldr	r2, [pc, #68]	@ (8001ae8 <currMinuteInc+0x4c>)
 8001aa2:	4912      	ldr	r1, [pc, #72]	@ (8001aec <currMinuteInc+0x50>)
 8001aa4:	4b12      	ldr	r3, [pc, #72]	@ (8001af0 <currMinuteInc+0x54>)
 8001aa6:	0018      	movs	r0, r3
 8001aa8:	f7fe ffd2 	bl	8000a50 <getRTCTime>

	if(currTime.Minutes >= 59) {
 8001aac:	4b0f      	ldr	r3, [pc, #60]	@ (8001aec <currMinuteInc+0x50>)
 8001aae:	785b      	ldrb	r3, [r3, #1]
 8001ab0:	2b3a      	cmp	r3, #58	@ 0x3a
 8001ab2:	d903      	bls.n	8001abc <currMinuteInc+0x20>
		 * The below function call is the old version in which
		 * the hour will increment when the minutes roll over.
		 */
		// currHourInc();

		currTime.Minutes = 0;
 8001ab4:	4b0d      	ldr	r3, [pc, #52]	@ (8001aec <currMinuteInc+0x50>)
 8001ab6:	2200      	movs	r2, #0
 8001ab8:	705a      	strb	r2, [r3, #1]
 8001aba:	e00b      	b.n	8001ad4 <currMinuteInc+0x38>
	}
	else if(currTime.Minutes < 59) {
 8001abc:	4b0b      	ldr	r3, [pc, #44]	@ (8001aec <currMinuteInc+0x50>)
 8001abe:	785b      	ldrb	r3, [r3, #1]
 8001ac0:	2b3a      	cmp	r3, #58	@ 0x3a
 8001ac2:	d806      	bhi.n	8001ad2 <currMinuteInc+0x36>
		currTime.Minutes = currTime.Minutes + 1;
 8001ac4:	4b09      	ldr	r3, [pc, #36]	@ (8001aec <currMinuteInc+0x50>)
 8001ac6:	785b      	ldrb	r3, [r3, #1]
 8001ac8:	3301      	adds	r3, #1
 8001aca:	b2da      	uxtb	r2, r3
 8001acc:	4b07      	ldr	r3, [pc, #28]	@ (8001aec <currMinuteInc+0x50>)
 8001ace:	705a      	strb	r2, [r3, #1]
 8001ad0:	e000      	b.n	8001ad4 <currMinuteInc+0x38>
	}
	else {
		__NOP();
 8001ad2:	46c0      	nop			@ (mov r8, r8)
	}

	// Reset seconds
	currTime.Seconds = 0;
 8001ad4:	4b05      	ldr	r3, [pc, #20]	@ (8001aec <currMinuteInc+0x50>)
 8001ad6:	2200      	movs	r2, #0
 8001ad8:	709a      	strb	r2, [r3, #2]
	currTime.SecondFraction = 0;
 8001ada:	4b04      	ldr	r3, [pc, #16]	@ (8001aec <currMinuteInc+0x50>)
 8001adc:	2200      	movs	r2, #0
 8001ade:	609a      	str	r2, [r3, #8]

}
 8001ae0:	46c0      	nop			@ (mov r8, r8)
 8001ae2:	46bd      	mov	sp, r7
 8001ae4:	bd80      	pop	{r7, pc}
 8001ae6:	46c0      	nop			@ (mov r8, r8)
 8001ae8:	200000a8 	.word	0x200000a8
 8001aec:	20000094 	.word	0x20000094
 8001af0:	20000118 	.word	0x20000118

08001af4 <dispFault>:

/*
 * Displays a non-critical fault to indicate reduced functionality
 */
void dispFault(void) {
 8001af4:	b580      	push	{r7, lr}
 8001af6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(debugLEDPort, debugLEDPin, GPIO_PIN_SET);
 8001af8:	4b04      	ldr	r3, [pc, #16]	@ (8001b0c <dispFault+0x18>)
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	2101      	movs	r1, #1
 8001afe:	2201      	movs	r2, #1
 8001b00:	0018      	movs	r0, r3
 8001b02:	f000 ff6c 	bl	80029de <HAL_GPIO_WritePin>
}
 8001b06:	46c0      	nop			@ (mov r8, r8)
 8001b08:	46bd      	mov	sp, r7
 8001b0a:	bd80      	pop	{r7, pc}
 8001b0c:	2000002c 	.word	0x2000002c

08001b10 <dispFailure>:

/*
 * Displays a critical failure and ceases all operations
 */
void dispFailure(void) {
 8001b10:	b580      	push	{r7, lr}
 8001b12:	b082      	sub	sp, #8
 8001b14:	af00      	add	r7, sp, #0

	HAL_TIM_Base_Stop(timerDelay);
 8001b16:	4b1c      	ldr	r3, [pc, #112]	@ (8001b88 <dispFailure+0x78>)
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	0018      	movs	r0, r3
 8001b1c:	f003 fc4e 	bl	80053bc <HAL_TIM_Base_Stop>
	HAL_TIM_Base_Start(timerDelay);						// Begin timer 16 counting (to 500 ms)
 8001b20:	4b19      	ldr	r3, [pc, #100]	@ (8001b88 <dispFailure+0x78>)
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	0018      	movs	r0, r3
 8001b26:	f003 fbfd 	bl	8005324 <HAL_TIM_Base_Start>
	uint32_t timerVal = __HAL_TIM_GET_COUNTER(timerDelay);	// Get initial timer value to compare to
 8001b2a:	4b17      	ldr	r3, [pc, #92]	@ (8001b88 <dispFailure+0x78>)
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b32:	607b      	str	r3, [r7, #4]
	bool displayBlink = false;
 8001b34:	1cfb      	adds	r3, r7, #3
 8001b36:	2200      	movs	r2, #0
 8001b38:	701a      	strb	r2, [r3, #0]


	do {

		if(__HAL_TIM_GET_COUNTER(timerDelay) - timerVal >= (65535 / 4)) {		// Use hardware timer to blink/beep display
 8001b3a:	4b13      	ldr	r3, [pc, #76]	@ (8001b88 <dispFailure+0x78>)
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	1ad3      	subs	r3, r2, r3
 8001b46:	4a11      	ldr	r2, [pc, #68]	@ (8001b8c <dispFailure+0x7c>)
 8001b48:	4293      	cmp	r3, r2
 8001b4a:	d9f6      	bls.n	8001b3a <dispFailure+0x2a>

			HAL_GPIO_TogglePin(alarmLEDPort, alarmLEDPin);
 8001b4c:	4b10      	ldr	r3, [pc, #64]	@ (8001b90 <dispFailure+0x80>)
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	2280      	movs	r2, #128	@ 0x80
 8001b52:	0152      	lsls	r2, r2, #5
 8001b54:	0011      	movs	r1, r2
 8001b56:	0018      	movs	r0, r3
 8001b58:	f000 ff5e 	bl	8002a18 <HAL_GPIO_TogglePin>

			timerVal = __HAL_TIM_GET_COUNTER(timerDelay);				// Update timer value
 8001b5c:	4b0a      	ldr	r3, [pc, #40]	@ (8001b88 <dispFailure+0x78>)
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b64:	607b      	str	r3, [r7, #4]

			displayBlink = !displayBlink;							// Toggle display blink counter
 8001b66:	1cfb      	adds	r3, r7, #3
 8001b68:	781b      	ldrb	r3, [r3, #0]
 8001b6a:	1e5a      	subs	r2, r3, #1
 8001b6c:	4193      	sbcs	r3, r2
 8001b6e:	b2db      	uxtb	r3, r3
 8001b70:	2201      	movs	r2, #1
 8001b72:	4053      	eors	r3, r2
 8001b74:	b2db      	uxtb	r3, r3
 8001b76:	001a      	movs	r2, r3
 8001b78:	1cfb      	adds	r3, r7, #3
 8001b7a:	701a      	strb	r2, [r3, #0]
 8001b7c:	781a      	ldrb	r2, [r3, #0]
 8001b7e:	2101      	movs	r1, #1
 8001b80:	400a      	ands	r2, r1
 8001b82:	701a      	strb	r2, [r3, #0]
		if(__HAL_TIM_GET_COUNTER(timerDelay) - timerVal >= (65535 / 4)) {		// Use hardware timer to blink/beep display
 8001b84:	e7d9      	b.n	8001b3a <dispFailure+0x2a>
 8001b86:	46c0      	nop			@ (mov r8, r8)
 8001b88:	20000048 	.word	0x20000048
 8001b8c:	00003ffe 	.word	0x00003ffe
 8001b90:	20000010 	.word	0x20000010

08001b94 <updateRTCBackupReg>:
}

/*
 * Updates RTC backup register with user alarm time to be later pulled from in the case of a power outage
 */
void updateRTCBackupReg(void) {
 8001b94:	b580      	push	{r7, lr}
 8001b96:	af00      	add	r7, sp, #0

	HAL_RTCEx_BKUPWrite(&hrtc, userAlarmHourBackupReg, userAlarmTime.Hours);
 8001b98:	4b0e      	ldr	r3, [pc, #56]	@ (8001bd4 <updateRTCBackupReg+0x40>)
 8001b9a:	6819      	ldr	r1, [r3, #0]
 8001b9c:	4b0e      	ldr	r3, [pc, #56]	@ (8001bd8 <updateRTCBackupReg+0x44>)
 8001b9e:	781b      	ldrb	r3, [r3, #0]
 8001ba0:	001a      	movs	r2, r3
 8001ba2:	4b0e      	ldr	r3, [pc, #56]	@ (8001bdc <updateRTCBackupReg+0x48>)
 8001ba4:	0018      	movs	r0, r3
 8001ba6:	f003 fb2d 	bl	8005204 <HAL_RTCEx_BKUPWrite>
	HAL_RTCEx_BKUPWrite(&hrtc, userAlarmMinuteBackupReg, userAlarmTime.Minutes);
 8001baa:	4b0d      	ldr	r3, [pc, #52]	@ (8001be0 <updateRTCBackupReg+0x4c>)
 8001bac:	6819      	ldr	r1, [r3, #0]
 8001bae:	4b0a      	ldr	r3, [pc, #40]	@ (8001bd8 <updateRTCBackupReg+0x44>)
 8001bb0:	785b      	ldrb	r3, [r3, #1]
 8001bb2:	001a      	movs	r2, r3
 8001bb4:	4b09      	ldr	r3, [pc, #36]	@ (8001bdc <updateRTCBackupReg+0x48>)
 8001bb6:	0018      	movs	r0, r3
 8001bb8:	f003 fb24 	bl	8005204 <HAL_RTCEx_BKUPWrite>
	HAL_RTCEx_BKUPWrite(&hrtc, userAlarmTFBackupReg, userAlarmTime.TimeFormat);
 8001bbc:	4b09      	ldr	r3, [pc, #36]	@ (8001be4 <updateRTCBackupReg+0x50>)
 8001bbe:	6819      	ldr	r1, [r3, #0]
 8001bc0:	4b05      	ldr	r3, [pc, #20]	@ (8001bd8 <updateRTCBackupReg+0x44>)
 8001bc2:	78db      	ldrb	r3, [r3, #3]
 8001bc4:	001a      	movs	r2, r3
 8001bc6:	4b05      	ldr	r3, [pc, #20]	@ (8001bdc <updateRTCBackupReg+0x48>)
 8001bc8:	0018      	movs	r0, r3
 8001bca:	f003 fb1b 	bl	8005204 <HAL_RTCEx_BKUPWrite>

}
 8001bce:	46c0      	nop			@ (mov r8, r8)
 8001bd0:	46bd      	mov	sp, r7
 8001bd2:	bd80      	pop	{r7, pc}
 8001bd4:	200000c0 	.word	0x200000c0
 8001bd8:	200000ac 	.word	0x200000ac
 8001bdc:	20000118 	.word	0x20000118
 8001be0:	20000038 	.word	0x20000038
 8001be4:	2000003c 	.word	0x2000003c

08001be8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001be8:	b580      	push	{r7, lr}
 8001bea:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001bec:	b672      	cpsid	i
}
 8001bee:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001bf0:	46c0      	nop			@ (mov r8, r8)
 8001bf2:	e7fd      	b.n	8001bf0 <Error_Handler+0x8>

08001bf4 <sevSeg_Init>:


void sevSeg_Init(uint16_t shiftDataPin, uint16_t shiftDataClockPin, uint16_t shiftStoreClockPin,
					uint16_t shiftOutputEnablePin, uint16_t shiftMCLRPin,
					GPIO_TypeDef **GPIOPortArray, TIM_HandleTypeDef *htim, TIM_HandleTypeDef *htim_PWM_pass,
					uint32_t tim_PWM_CHANNEL_pass) {
 8001bf4:	b5b0      	push	{r4, r5, r7, lr}
 8001bf6:	b088      	sub	sp, #32
 8001bf8:	af00      	add	r7, sp, #0
 8001bfa:	0005      	movs	r5, r0
 8001bfc:	000c      	movs	r4, r1
 8001bfe:	0010      	movs	r0, r2
 8001c00:	0019      	movs	r1, r3
 8001c02:	1dbb      	adds	r3, r7, #6
 8001c04:	1c2a      	adds	r2, r5, #0
 8001c06:	801a      	strh	r2, [r3, #0]
 8001c08:	1d3b      	adds	r3, r7, #4
 8001c0a:	1c22      	adds	r2, r4, #0
 8001c0c:	801a      	strh	r2, [r3, #0]
 8001c0e:	1cbb      	adds	r3, r7, #2
 8001c10:	1c02      	adds	r2, r0, #0
 8001c12:	801a      	strh	r2, [r3, #0]
 8001c14:	003b      	movs	r3, r7
 8001c16:	1c0a      	adds	r2, r1, #0
 8001c18:	801a      	strh	r2, [r3, #0]

	shiftData = shiftDataPin;
 8001c1a:	4b7c      	ldr	r3, [pc, #496]	@ (8001e0c <sevSeg_Init+0x218>)
 8001c1c:	1dba      	adds	r2, r7, #6
 8001c1e:	8812      	ldrh	r2, [r2, #0]
 8001c20:	801a      	strh	r2, [r3, #0]
	shiftDataClock = shiftDataClockPin;
 8001c22:	4b7b      	ldr	r3, [pc, #492]	@ (8001e10 <sevSeg_Init+0x21c>)
 8001c24:	1d3a      	adds	r2, r7, #4
 8001c26:	8812      	ldrh	r2, [r2, #0]
 8001c28:	801a      	strh	r2, [r3, #0]
	shiftStoreClock = shiftStoreClockPin;
 8001c2a:	4b7a      	ldr	r3, [pc, #488]	@ (8001e14 <sevSeg_Init+0x220>)
 8001c2c:	1cba      	adds	r2, r7, #2
 8001c2e:	8812      	ldrh	r2, [r2, #0]
 8001c30:	801a      	strh	r2, [r3, #0]
	shiftOutputEnable = shiftOutputEnablePin;
 8001c32:	4b79      	ldr	r3, [pc, #484]	@ (8001e18 <sevSeg_Init+0x224>)
 8001c34:	003a      	movs	r2, r7
 8001c36:	8812      	ldrh	r2, [r2, #0]
 8001c38:	801a      	strh	r2, [r3, #0]
	shiftMCLR = shiftMCLRPin;
 8001c3a:	4a78      	ldr	r2, [pc, #480]	@ (8001e1c <sevSeg_Init+0x228>)
 8001c3c:	2330      	movs	r3, #48	@ 0x30
 8001c3e:	18fb      	adds	r3, r7, r3
 8001c40:	881b      	ldrh	r3, [r3, #0]
 8001c42:	8013      	strh	r3, [r2, #0]

	htim_PWM = *htim_PWM_pass;
 8001c44:	4a76      	ldr	r2, [pc, #472]	@ (8001e20 <sevSeg_Init+0x22c>)
 8001c46:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001c48:	0010      	movs	r0, r2
 8001c4a:	0019      	movs	r1, r3
 8001c4c:	234c      	movs	r3, #76	@ 0x4c
 8001c4e:	001a      	movs	r2, r3
 8001c50:	f004 fbaa 	bl	80063a8 <memcpy>
	tim_PWM_CHANNEL_shift = tim_PWM_CHANNEL_pass;
 8001c54:	4b73      	ldr	r3, [pc, #460]	@ (8001e24 <sevSeg_Init+0x230>)
 8001c56:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8001c58:	601a      	str	r2, [r3, #0]

	for(int i = 0; i < 5; i++) {
 8001c5a:	2300      	movs	r3, #0
 8001c5c:	61fb      	str	r3, [r7, #28]
 8001c5e:	e00b      	b.n	8001c78 <sevSeg_Init+0x84>
		portArray[i] = GPIOPortArray[i];
 8001c60:	69fb      	ldr	r3, [r7, #28]
 8001c62:	009b      	lsls	r3, r3, #2
 8001c64:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001c66:	18d3      	adds	r3, r2, r3
 8001c68:	6819      	ldr	r1, [r3, #0]
 8001c6a:	4b6f      	ldr	r3, [pc, #444]	@ (8001e28 <sevSeg_Init+0x234>)
 8001c6c:	69fa      	ldr	r2, [r7, #28]
 8001c6e:	0092      	lsls	r2, r2, #2
 8001c70:	50d1      	str	r1, [r2, r3]
	for(int i = 0; i < 5; i++) {
 8001c72:	69fb      	ldr	r3, [r7, #28]
 8001c74:	3301      	adds	r3, #1
 8001c76:	61fb      	str	r3, [r7, #28]
 8001c78:	69fb      	ldr	r3, [r7, #28]
 8001c7a:	2b04      	cmp	r3, #4
 8001c7c:	ddf0      	ble.n	8001c60 <sevSeg_Init+0x6c>
	}

	// Clear any existing shift register data
	HAL_GPIO_WritePin(portArray[4], shiftMCLR, GPIOPinSet[0]);
 8001c7e:	4b6a      	ldr	r3, [pc, #424]	@ (8001e28 <sevSeg_Init+0x234>)
 8001c80:	6918      	ldr	r0, [r3, #16]
 8001c82:	4b66      	ldr	r3, [pc, #408]	@ (8001e1c <sevSeg_Init+0x228>)
 8001c84:	8819      	ldrh	r1, [r3, #0]
 8001c86:	4b69      	ldr	r3, [pc, #420]	@ (8001e2c <sevSeg_Init+0x238>)
 8001c88:	781b      	ldrb	r3, [r3, #0]
 8001c8a:	001a      	movs	r2, r3
 8001c8c:	f000 fea7 	bl	80029de <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(portArray[4], shiftMCLR, GPIOPinSet[1]);
 8001c90:	4b65      	ldr	r3, [pc, #404]	@ (8001e28 <sevSeg_Init+0x234>)
 8001c92:	6918      	ldr	r0, [r3, #16]
 8001c94:	4b61      	ldr	r3, [pc, #388]	@ (8001e1c <sevSeg_Init+0x228>)
 8001c96:	8819      	ldrh	r1, [r3, #0]
 8001c98:	4b64      	ldr	r3, [pc, #400]	@ (8001e2c <sevSeg_Init+0x238>)
 8001c9a:	785b      	ldrb	r3, [r3, #1]
 8001c9c:	001a      	movs	r2, r3
 8001c9e:	f000 fe9e 	bl	80029de <HAL_GPIO_WritePin>

	// Store cleared data and Enable output
	HAL_GPIO_WritePin(portArray[2], shiftStoreClock, GPIOPinSet[1]);
 8001ca2:	4b61      	ldr	r3, [pc, #388]	@ (8001e28 <sevSeg_Init+0x234>)
 8001ca4:	6898      	ldr	r0, [r3, #8]
 8001ca6:	4b5b      	ldr	r3, [pc, #364]	@ (8001e14 <sevSeg_Init+0x220>)
 8001ca8:	8819      	ldrh	r1, [r3, #0]
 8001caa:	4b60      	ldr	r3, [pc, #384]	@ (8001e2c <sevSeg_Init+0x238>)
 8001cac:	785b      	ldrb	r3, [r3, #1]
 8001cae:	001a      	movs	r2, r3
 8001cb0:	f000 fe95 	bl	80029de <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(portArray[2], shiftStoreClock, GPIOPinSet[0]);
 8001cb4:	4b5c      	ldr	r3, [pc, #368]	@ (8001e28 <sevSeg_Init+0x234>)
 8001cb6:	6898      	ldr	r0, [r3, #8]
 8001cb8:	4b56      	ldr	r3, [pc, #344]	@ (8001e14 <sevSeg_Init+0x220>)
 8001cba:	8819      	ldrh	r1, [r3, #0]
 8001cbc:	4b5b      	ldr	r3, [pc, #364]	@ (8001e2c <sevSeg_Init+0x238>)
 8001cbe:	781b      	ldrb	r3, [r3, #0]
 8001cc0:	001a      	movs	r2, r3
 8001cc2:	f000 fe8c 	bl	80029de <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(portArray[3], shiftOutputEnable, GPIOPinSet[0]);
 8001cc6:	4b58      	ldr	r3, [pc, #352]	@ (8001e28 <sevSeg_Init+0x234>)
 8001cc8:	68d8      	ldr	r0, [r3, #12]
 8001cca:	4b53      	ldr	r3, [pc, #332]	@ (8001e18 <sevSeg_Init+0x224>)
 8001ccc:	8819      	ldrh	r1, [r3, #0]
 8001cce:	4b57      	ldr	r3, [pc, #348]	@ (8001e2c <sevSeg_Init+0x238>)
 8001cd0:	781b      	ldrb	r3, [r3, #0]
 8001cd2:	001a      	movs	r2, r3
 8001cd4:	f000 fe83 	bl	80029de <HAL_GPIO_WritePin>

	// Set duty cycle to 50%

	sevSeg_setIntensity(50);
 8001cd8:	2032      	movs	r0, #50	@ 0x32
 8001cda:	f000 f95d 	bl	8001f98 <sevSeg_setIntensity>

	//Flash an initializing "Hof" symbol
	uint8_t hofSymb[4] = {0b00000000, 0b00110111, 0b00011101, 0b01000111};
 8001cde:	2308      	movs	r3, #8
 8001ce0:	18fb      	adds	r3, r7, r3
 8001ce2:	4a53      	ldr	r2, [pc, #332]	@ (8001e30 <sevSeg_Init+0x23c>)
 8001ce4:	601a      	str	r2, [r3, #0]

	uint8_t sendByte;					// To be used to shift bits

	for(int i = 0; i <= 3; i++) {
 8001ce6:	2300      	movs	r3, #0
 8001ce8:	617b      	str	r3, [r7, #20]
 8001cea:	e038      	b.n	8001d5e <sevSeg_Init+0x16a>

		sendByte = hofSymb[i];
 8001cec:	231b      	movs	r3, #27
 8001cee:	18fb      	adds	r3, r7, r3
 8001cf0:	2208      	movs	r2, #8
 8001cf2:	18b9      	adds	r1, r7, r2
 8001cf4:	697a      	ldr	r2, [r7, #20]
 8001cf6:	188a      	adds	r2, r1, r2
 8001cf8:	7812      	ldrb	r2, [r2, #0]
 8001cfa:	701a      	strb	r2, [r3, #0]

		for(int j = 0; j < 8; j++) {
 8001cfc:	2300      	movs	r3, #0
 8001cfe:	613b      	str	r3, [r7, #16]
 8001d00:	e027      	b.n	8001d52 <sevSeg_Init+0x15e>

			// Write data pin with LSB of data
			HAL_GPIO_WritePin(portArray[0], shiftData, GPIOPinSet[sendByte & 1]);
 8001d02:	4b49      	ldr	r3, [pc, #292]	@ (8001e28 <sevSeg_Init+0x234>)
 8001d04:	6818      	ldr	r0, [r3, #0]
 8001d06:	4b41      	ldr	r3, [pc, #260]	@ (8001e0c <sevSeg_Init+0x218>)
 8001d08:	8819      	ldrh	r1, [r3, #0]
 8001d0a:	241b      	movs	r4, #27
 8001d0c:	193b      	adds	r3, r7, r4
 8001d0e:	781b      	ldrb	r3, [r3, #0]
 8001d10:	2201      	movs	r2, #1
 8001d12:	4013      	ands	r3, r2
 8001d14:	4a45      	ldr	r2, [pc, #276]	@ (8001e2c <sevSeg_Init+0x238>)
 8001d16:	5cd3      	ldrb	r3, [r2, r3]
 8001d18:	001a      	movs	r2, r3
 8001d1a:	f000 fe60 	bl	80029de <HAL_GPIO_WritePin>

			// Toggle clock GPIO to shift bit into register
			HAL_GPIO_WritePin(portArray[1], shiftDataClock, GPIOPinSet[1]);
 8001d1e:	4b42      	ldr	r3, [pc, #264]	@ (8001e28 <sevSeg_Init+0x234>)
 8001d20:	6858      	ldr	r0, [r3, #4]
 8001d22:	4b3b      	ldr	r3, [pc, #236]	@ (8001e10 <sevSeg_Init+0x21c>)
 8001d24:	8819      	ldrh	r1, [r3, #0]
 8001d26:	4b41      	ldr	r3, [pc, #260]	@ (8001e2c <sevSeg_Init+0x238>)
 8001d28:	785b      	ldrb	r3, [r3, #1]
 8001d2a:	001a      	movs	r2, r3
 8001d2c:	f000 fe57 	bl	80029de <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(portArray[1], shiftDataClock, GPIOPinSet[0]);
 8001d30:	4b3d      	ldr	r3, [pc, #244]	@ (8001e28 <sevSeg_Init+0x234>)
 8001d32:	6858      	ldr	r0, [r3, #4]
 8001d34:	4b36      	ldr	r3, [pc, #216]	@ (8001e10 <sevSeg_Init+0x21c>)
 8001d36:	8819      	ldrh	r1, [r3, #0]
 8001d38:	4b3c      	ldr	r3, [pc, #240]	@ (8001e2c <sevSeg_Init+0x238>)
 8001d3a:	781b      	ldrb	r3, [r3, #0]
 8001d3c:	001a      	movs	r2, r3
 8001d3e:	f000 fe4e 	bl	80029de <HAL_GPIO_WritePin>

			// Once data pin has been written and shifted out, shift data right by one bit.
			sendByte >>= 1;
 8001d42:	193b      	adds	r3, r7, r4
 8001d44:	193a      	adds	r2, r7, r4
 8001d46:	7812      	ldrb	r2, [r2, #0]
 8001d48:	0852      	lsrs	r2, r2, #1
 8001d4a:	701a      	strb	r2, [r3, #0]
		for(int j = 0; j < 8; j++) {
 8001d4c:	693b      	ldr	r3, [r7, #16]
 8001d4e:	3301      	adds	r3, #1
 8001d50:	613b      	str	r3, [r7, #16]
 8001d52:	693b      	ldr	r3, [r7, #16]
 8001d54:	2b07      	cmp	r3, #7
 8001d56:	ddd4      	ble.n	8001d02 <sevSeg_Init+0x10e>
	for(int i = 0; i <= 3; i++) {
 8001d58:	697b      	ldr	r3, [r7, #20]
 8001d5a:	3301      	adds	r3, #1
 8001d5c:	617b      	str	r3, [r7, #20]
 8001d5e:	697b      	ldr	r3, [r7, #20]
 8001d60:	2b03      	cmp	r3, #3
 8001d62:	ddc3      	ble.n	8001cec <sevSeg_Init+0xf8>

		}
	}

	// Once all data has been shifted out, toggle store clock register to display data.
	HAL_GPIO_WritePin(portArray[2], shiftStoreClock, GPIOPinSet[1]);
 8001d64:	4b30      	ldr	r3, [pc, #192]	@ (8001e28 <sevSeg_Init+0x234>)
 8001d66:	6898      	ldr	r0, [r3, #8]
 8001d68:	4b2a      	ldr	r3, [pc, #168]	@ (8001e14 <sevSeg_Init+0x220>)
 8001d6a:	8819      	ldrh	r1, [r3, #0]
 8001d6c:	4b2f      	ldr	r3, [pc, #188]	@ (8001e2c <sevSeg_Init+0x238>)
 8001d6e:	785b      	ldrb	r3, [r3, #1]
 8001d70:	001a      	movs	r2, r3
 8001d72:	f000 fe34 	bl	80029de <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(portArray[2], shiftStoreClock, GPIOPinSet[0]);
 8001d76:	4b2c      	ldr	r3, [pc, #176]	@ (8001e28 <sevSeg_Init+0x234>)
 8001d78:	6898      	ldr	r0, [r3, #8]
 8001d7a:	4b26      	ldr	r3, [pc, #152]	@ (8001e14 <sevSeg_Init+0x220>)
 8001d7c:	8819      	ldrh	r1, [r3, #0]
 8001d7e:	4b2b      	ldr	r3, [pc, #172]	@ (8001e2c <sevSeg_Init+0x238>)
 8001d80:	781b      	ldrb	r3, [r3, #0]
 8001d82:	001a      	movs	r2, r3
 8001d84:	f000 fe2b 	bl	80029de <HAL_GPIO_WritePin>

	// Delay for 500 ms using hardware timer
	HAL_TIM_Base_Stop(htim);
 8001d88:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001d8a:	0018      	movs	r0, r3
 8001d8c:	f003 fb16 	bl	80053bc <HAL_TIM_Base_Stop>
	HAL_TIM_Base_Start(htim);							// Begin timer counting
 8001d90:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001d92:	0018      	movs	r0, r3
 8001d94:	f003 fac6 	bl	8005324 <HAL_TIM_Base_Start>
	uint32_t timerVal = __HAL_TIM_GET_COUNTER(htim);	// Get initial timer value to compare to
 8001d98:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d9e:	60fb      	str	r3, [r7, #12]

	//Hang in dead loop until 500 ms
	while(__HAL_TIM_GET_COUNTER(htim) - timerVal <= (65535 / 4)){
 8001da0:	46c0      	nop			@ (mov r8, r8)
 8001da2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001da8:	68fb      	ldr	r3, [r7, #12]
 8001daa:	1ad2      	subs	r2, r2, r3
 8001dac:	2380      	movs	r3, #128	@ 0x80
 8001dae:	01db      	lsls	r3, r3, #7
 8001db0:	429a      	cmp	r2, r3
 8001db2:	d3f6      	bcc.n	8001da2 <sevSeg_Init+0x1ae>
//		timerVal = __HAL_TIM_GET_COUNTER(htim);
	}

	HAL_TIM_Base_Stop(htim);
 8001db4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001db6:	0018      	movs	r0, r3
 8001db8:	f003 fb00 	bl	80053bc <HAL_TIM_Base_Stop>

	// Clear any existing shift register data
	HAL_GPIO_WritePin(portArray[4], shiftMCLR, GPIOPinSet[0]);
 8001dbc:	4b1a      	ldr	r3, [pc, #104]	@ (8001e28 <sevSeg_Init+0x234>)
 8001dbe:	6918      	ldr	r0, [r3, #16]
 8001dc0:	4b16      	ldr	r3, [pc, #88]	@ (8001e1c <sevSeg_Init+0x228>)
 8001dc2:	8819      	ldrh	r1, [r3, #0]
 8001dc4:	4b19      	ldr	r3, [pc, #100]	@ (8001e2c <sevSeg_Init+0x238>)
 8001dc6:	781b      	ldrb	r3, [r3, #0]
 8001dc8:	001a      	movs	r2, r3
 8001dca:	f000 fe08 	bl	80029de <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(portArray[4], shiftMCLR, GPIOPinSet[1]);
 8001dce:	4b16      	ldr	r3, [pc, #88]	@ (8001e28 <sevSeg_Init+0x234>)
 8001dd0:	6918      	ldr	r0, [r3, #16]
 8001dd2:	4b12      	ldr	r3, [pc, #72]	@ (8001e1c <sevSeg_Init+0x228>)
 8001dd4:	8819      	ldrh	r1, [r3, #0]
 8001dd6:	4b15      	ldr	r3, [pc, #84]	@ (8001e2c <sevSeg_Init+0x238>)
 8001dd8:	785b      	ldrb	r3, [r3, #1]
 8001dda:	001a      	movs	r2, r3
 8001ddc:	f000 fdff 	bl	80029de <HAL_GPIO_WritePin>

	// Store cleared data and Enable output
	HAL_GPIO_WritePin(portArray[2], shiftStoreClock, GPIOPinSet[1]);
 8001de0:	4b11      	ldr	r3, [pc, #68]	@ (8001e28 <sevSeg_Init+0x234>)
 8001de2:	6898      	ldr	r0, [r3, #8]
 8001de4:	4b0b      	ldr	r3, [pc, #44]	@ (8001e14 <sevSeg_Init+0x220>)
 8001de6:	8819      	ldrh	r1, [r3, #0]
 8001de8:	4b10      	ldr	r3, [pc, #64]	@ (8001e2c <sevSeg_Init+0x238>)
 8001dea:	785b      	ldrb	r3, [r3, #1]
 8001dec:	001a      	movs	r2, r3
 8001dee:	f000 fdf6 	bl	80029de <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(portArray[2], shiftStoreClock, GPIOPinSet[0]);
 8001df2:	4b0d      	ldr	r3, [pc, #52]	@ (8001e28 <sevSeg_Init+0x234>)
 8001df4:	6898      	ldr	r0, [r3, #8]
 8001df6:	4b07      	ldr	r3, [pc, #28]	@ (8001e14 <sevSeg_Init+0x220>)
 8001df8:	8819      	ldrh	r1, [r3, #0]
 8001dfa:	4b0c      	ldr	r3, [pc, #48]	@ (8001e2c <sevSeg_Init+0x238>)
 8001dfc:	781b      	ldrb	r3, [r3, #0]
 8001dfe:	001a      	movs	r2, r3
 8001e00:	f000 fded 	bl	80029de <HAL_GPIO_WritePin>

}
 8001e04:	46c0      	nop			@ (mov r8, r8)
 8001e06:	46bd      	mov	sp, r7
 8001e08:	b008      	add	sp, #32
 8001e0a:	bdb0      	pop	{r4, r5, r7, pc}
 8001e0c:	20000240 	.word	0x20000240
 8001e10:	20000242 	.word	0x20000242
 8001e14:	20000244 	.word	0x20000244
 8001e18:	20000246 	.word	0x20000246
 8001e1c:	20000248 	.word	0x20000248
 8001e20:	2000024c 	.word	0x2000024c
 8001e24:	20000298 	.word	0x20000298
 8001e28:	20000050 	.word	0x20000050
 8001e2c:	20000064 	.word	0x20000064
 8001e30:	471d3700 	.word	0x471d3700

08001e34 <sevSeg_updateDigits>:

void sevSeg_updateDigits(RTC_TimeTypeDef *updateTime) {
 8001e34:	b590      	push	{r4, r7, lr}
 8001e36:	b087      	sub	sp, #28
 8001e38:	af00      	add	r7, sp, #0
 8001e3a:	6078      	str	r0, [r7, #4]
	/*
	 * Determine what time to send to shift registers
	 * digit 3 is a special case - the colons are always on, but the one can be on/off.
	 * Therefore, use array indexing to decide what to send.
	 */
	uint8_t sendTime[4] = {updateTime->Hours / 10, updateTime->Hours % 10,
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	781b      	ldrb	r3, [r3, #0]
 8001e40:	210a      	movs	r1, #10
 8001e42:	0018      	movs	r0, r3
 8001e44:	f7fe f95e 	bl	8000104 <__udivsi3>
 8001e48:	0003      	movs	r3, r0
 8001e4a:	b2da      	uxtb	r2, r3
 8001e4c:	2408      	movs	r4, #8
 8001e4e:	193b      	adds	r3, r7, r4
 8001e50:	701a      	strb	r2, [r3, #0]
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	781b      	ldrb	r3, [r3, #0]
 8001e56:	210a      	movs	r1, #10
 8001e58:	0018      	movs	r0, r3
 8001e5a:	f7fe f9d9 	bl	8000210 <__aeabi_uidivmod>
 8001e5e:	000b      	movs	r3, r1
 8001e60:	b2da      	uxtb	r2, r3
 8001e62:	193b      	adds	r3, r7, r4
 8001e64:	705a      	strb	r2, [r3, #1]
							updateTime->Minutes / 10, updateTime->Minutes % 10};
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	785b      	ldrb	r3, [r3, #1]
	uint8_t sendTime[4] = {updateTime->Hours / 10, updateTime->Hours % 10,
 8001e6a:	210a      	movs	r1, #10
 8001e6c:	0018      	movs	r0, r3
 8001e6e:	f7fe f949 	bl	8000104 <__udivsi3>
 8001e72:	0003      	movs	r3, r0
 8001e74:	b2da      	uxtb	r2, r3
 8001e76:	193b      	adds	r3, r7, r4
 8001e78:	709a      	strb	r2, [r3, #2]
							updateTime->Minutes / 10, updateTime->Minutes % 10};
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	785b      	ldrb	r3, [r3, #1]
	uint8_t sendTime[4] = {updateTime->Hours / 10, updateTime->Hours % 10,
 8001e7e:	210a      	movs	r1, #10
 8001e80:	0018      	movs	r0, r3
 8001e82:	f7fe f9c5 	bl	8000210 <__aeabi_uidivmod>
 8001e86:	000b      	movs	r3, r1
 8001e88:	b2da      	uxtb	r2, r3
 8001e8a:	193b      	adds	r3, r7, r4
 8001e8c:	70da      	strb	r2, [r3, #3]

	/*
	 * If we are in PM, we should reflect this in the PM LED.
	 * This offset will update the digit 3 shift register value with the correct sequence.
	 */
	uint8_t dig3Offset = 0;
 8001e8e:	2116      	movs	r1, #22
 8001e90:	187b      	adds	r3, r7, r1
 8001e92:	2200      	movs	r2, #0
 8001e94:	701a      	strb	r2, [r3, #0]

	if(updateTime->TimeFormat == RTC_HOURFORMAT12_PM) {
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	78db      	ldrb	r3, [r3, #3]
 8001e9a:	2b01      	cmp	r3, #1
 8001e9c:	d102      	bne.n	8001ea4 <sevSeg_updateDigits+0x70>
		dig3Offset = 2;
 8001e9e:	187b      	adds	r3, r7, r1
 8001ea0:	2202      	movs	r2, #2
 8001ea2:	701a      	strb	r2, [r3, #0]
	}

	for(int i = 0; i < 4; i++) {
 8001ea4:	2300      	movs	r3, #0
 8001ea6:	613b      	str	r3, [r7, #16]
 8001ea8:	e04f      	b.n	8001f4a <sevSeg_updateDigits+0x116>

		sendByte = dispDigits[sendTime[i]];
 8001eaa:	2308      	movs	r3, #8
 8001eac:	18fa      	adds	r2, r7, r3
 8001eae:	693b      	ldr	r3, [r7, #16]
 8001eb0:	18d3      	adds	r3, r2, r3
 8001eb2:	781b      	ldrb	r3, [r3, #0]
 8001eb4:	0019      	movs	r1, r3
 8001eb6:	2417      	movs	r4, #23
 8001eb8:	193b      	adds	r3, r7, r4
 8001eba:	4a30      	ldr	r2, [pc, #192]	@ (8001f7c <sevSeg_updateDigits+0x148>)
 8001ebc:	5c52      	ldrb	r2, [r2, r1]
 8001ebe:	701a      	strb	r2, [r3, #0]

		if(i == 0) {		// If tenth's place of hour, use special values
 8001ec0:	693b      	ldr	r3, [r7, #16]
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	d110      	bne.n	8001ee8 <sevSeg_updateDigits+0xb4>
			sendByte = dig3Seg[(updateTime->Hours / 10) + dig3Offset];
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	781b      	ldrb	r3, [r3, #0]
 8001eca:	210a      	movs	r1, #10
 8001ecc:	0018      	movs	r0, r3
 8001ece:	f7fe f919 	bl	8000104 <__udivsi3>
 8001ed2:	0003      	movs	r3, r0
 8001ed4:	b2db      	uxtb	r3, r3
 8001ed6:	001a      	movs	r2, r3
 8001ed8:	2316      	movs	r3, #22
 8001eda:	18fb      	adds	r3, r7, r3
 8001edc:	781b      	ldrb	r3, [r3, #0]
 8001ede:	18d2      	adds	r2, r2, r3
 8001ee0:	193b      	adds	r3, r7, r4
 8001ee2:	4927      	ldr	r1, [pc, #156]	@ (8001f80 <sevSeg_updateDigits+0x14c>)
 8001ee4:	5c8a      	ldrb	r2, [r1, r2]
 8001ee6:	701a      	strb	r2, [r3, #0]
		}

		for(int j = 0; j < 8; j++) {
 8001ee8:	2300      	movs	r3, #0
 8001eea:	60fb      	str	r3, [r7, #12]
 8001eec:	e027      	b.n	8001f3e <sevSeg_updateDigits+0x10a>

			// Write data pin with LSB of data
			HAL_GPIO_WritePin(portArray[0], shiftData, GPIOPinSet[sendByte & 1]);
 8001eee:	4b25      	ldr	r3, [pc, #148]	@ (8001f84 <sevSeg_updateDigits+0x150>)
 8001ef0:	6818      	ldr	r0, [r3, #0]
 8001ef2:	4b25      	ldr	r3, [pc, #148]	@ (8001f88 <sevSeg_updateDigits+0x154>)
 8001ef4:	8819      	ldrh	r1, [r3, #0]
 8001ef6:	2417      	movs	r4, #23
 8001ef8:	193b      	adds	r3, r7, r4
 8001efa:	781b      	ldrb	r3, [r3, #0]
 8001efc:	2201      	movs	r2, #1
 8001efe:	4013      	ands	r3, r2
 8001f00:	4a22      	ldr	r2, [pc, #136]	@ (8001f8c <sevSeg_updateDigits+0x158>)
 8001f02:	5cd3      	ldrb	r3, [r2, r3]
 8001f04:	001a      	movs	r2, r3
 8001f06:	f000 fd6a 	bl	80029de <HAL_GPIO_WritePin>

			// Toggle clock GPIO to shift bit into register
			HAL_GPIO_WritePin(portArray[1], shiftDataClock, GPIOPinSet[1]);
 8001f0a:	4b1e      	ldr	r3, [pc, #120]	@ (8001f84 <sevSeg_updateDigits+0x150>)
 8001f0c:	6858      	ldr	r0, [r3, #4]
 8001f0e:	4b20      	ldr	r3, [pc, #128]	@ (8001f90 <sevSeg_updateDigits+0x15c>)
 8001f10:	8819      	ldrh	r1, [r3, #0]
 8001f12:	4b1e      	ldr	r3, [pc, #120]	@ (8001f8c <sevSeg_updateDigits+0x158>)
 8001f14:	785b      	ldrb	r3, [r3, #1]
 8001f16:	001a      	movs	r2, r3
 8001f18:	f000 fd61 	bl	80029de <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(portArray[1], shiftDataClock, GPIOPinSet[0]);
 8001f1c:	4b19      	ldr	r3, [pc, #100]	@ (8001f84 <sevSeg_updateDigits+0x150>)
 8001f1e:	6858      	ldr	r0, [r3, #4]
 8001f20:	4b1b      	ldr	r3, [pc, #108]	@ (8001f90 <sevSeg_updateDigits+0x15c>)
 8001f22:	8819      	ldrh	r1, [r3, #0]
 8001f24:	4b19      	ldr	r3, [pc, #100]	@ (8001f8c <sevSeg_updateDigits+0x158>)
 8001f26:	781b      	ldrb	r3, [r3, #0]
 8001f28:	001a      	movs	r2, r3
 8001f2a:	f000 fd58 	bl	80029de <HAL_GPIO_WritePin>

			// Once data pin has been written and shifted out, shift data right by one bit.
			sendByte >>= 1;
 8001f2e:	193b      	adds	r3, r7, r4
 8001f30:	193a      	adds	r2, r7, r4
 8001f32:	7812      	ldrb	r2, [r2, #0]
 8001f34:	0852      	lsrs	r2, r2, #1
 8001f36:	701a      	strb	r2, [r3, #0]
		for(int j = 0; j < 8; j++) {
 8001f38:	68fb      	ldr	r3, [r7, #12]
 8001f3a:	3301      	adds	r3, #1
 8001f3c:	60fb      	str	r3, [r7, #12]
 8001f3e:	68fb      	ldr	r3, [r7, #12]
 8001f40:	2b07      	cmp	r3, #7
 8001f42:	ddd4      	ble.n	8001eee <sevSeg_updateDigits+0xba>
	for(int i = 0; i < 4; i++) {
 8001f44:	693b      	ldr	r3, [r7, #16]
 8001f46:	3301      	adds	r3, #1
 8001f48:	613b      	str	r3, [r7, #16]
 8001f4a:	693b      	ldr	r3, [r7, #16]
 8001f4c:	2b03      	cmp	r3, #3
 8001f4e:	ddac      	ble.n	8001eaa <sevSeg_updateDigits+0x76>
		}
	}

	// Once all data has been shifted out, toggle store clock register to display data.

	HAL_GPIO_WritePin(portArray[2], shiftStoreClock, GPIOPinSet[1]);
 8001f50:	4b0c      	ldr	r3, [pc, #48]	@ (8001f84 <sevSeg_updateDigits+0x150>)
 8001f52:	6898      	ldr	r0, [r3, #8]
 8001f54:	4b0f      	ldr	r3, [pc, #60]	@ (8001f94 <sevSeg_updateDigits+0x160>)
 8001f56:	8819      	ldrh	r1, [r3, #0]
 8001f58:	4b0c      	ldr	r3, [pc, #48]	@ (8001f8c <sevSeg_updateDigits+0x158>)
 8001f5a:	785b      	ldrb	r3, [r3, #1]
 8001f5c:	001a      	movs	r2, r3
 8001f5e:	f000 fd3e 	bl	80029de <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(portArray[2], shiftStoreClock, GPIOPinSet[0]);
 8001f62:	4b08      	ldr	r3, [pc, #32]	@ (8001f84 <sevSeg_updateDigits+0x150>)
 8001f64:	6898      	ldr	r0, [r3, #8]
 8001f66:	4b0b      	ldr	r3, [pc, #44]	@ (8001f94 <sevSeg_updateDigits+0x160>)
 8001f68:	8819      	ldrh	r1, [r3, #0]
 8001f6a:	4b08      	ldr	r3, [pc, #32]	@ (8001f8c <sevSeg_updateDigits+0x158>)
 8001f6c:	781b      	ldrb	r3, [r3, #0]
 8001f6e:	001a      	movs	r2, r3
 8001f70:	f000 fd35 	bl	80029de <HAL_GPIO_WritePin>

	return;
 8001f74:	46c0      	nop			@ (mov r8, r8)

}
 8001f76:	46bd      	mov	sp, r7
 8001f78:	b007      	add	sp, #28
 8001f7a:	bd90      	pop	{r4, r7, pc}
 8001f7c:	080063fc 	.word	0x080063fc
 8001f80:	08006408 	.word	0x08006408
 8001f84:	20000050 	.word	0x20000050
 8001f88:	20000240 	.word	0x20000240
 8001f8c:	20000064 	.word	0x20000064
 8001f90:	20000242 	.word	0x20000242
 8001f94:	20000244 	.word	0x20000244

08001f98 <sevSeg_setIntensity>:

void sevSeg_setIntensity(uint16_t dutyCycle) {
 8001f98:	b580      	push	{r7, lr}
 8001f9a:	b082      	sub	sp, #8
 8001f9c:	af00      	add	r7, sp, #0
 8001f9e:	0002      	movs	r2, r0
 8001fa0:	1dbb      	adds	r3, r7, #6
 8001fa2:	801a      	strh	r2, [r3, #0]

	__HAL_TIM_SET_COMPARE(&htim_PWM, tim_PWM_CHANNEL_shift, dutyCycle);
 8001fa4:	4b20      	ldr	r3, [pc, #128]	@ (8002028 <sevSeg_setIntensity+0x90>)
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	d105      	bne.n	8001fb8 <sevSeg_setIntensity+0x20>
 8001fac:	4b1f      	ldr	r3, [pc, #124]	@ (800202c <sevSeg_setIntensity+0x94>)
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	1dba      	adds	r2, r7, #6
 8001fb2:	8812      	ldrh	r2, [r2, #0]
 8001fb4:	635a      	str	r2, [r3, #52]	@ 0x34
 8001fb6:	e02c      	b.n	8002012 <sevSeg_setIntensity+0x7a>
 8001fb8:	4b1b      	ldr	r3, [pc, #108]	@ (8002028 <sevSeg_setIntensity+0x90>)
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	2b04      	cmp	r3, #4
 8001fbe:	d105      	bne.n	8001fcc <sevSeg_setIntensity+0x34>
 8001fc0:	4b1a      	ldr	r3, [pc, #104]	@ (800202c <sevSeg_setIntensity+0x94>)
 8001fc2:	681a      	ldr	r2, [r3, #0]
 8001fc4:	1dbb      	adds	r3, r7, #6
 8001fc6:	881b      	ldrh	r3, [r3, #0]
 8001fc8:	6393      	str	r3, [r2, #56]	@ 0x38
 8001fca:	e022      	b.n	8002012 <sevSeg_setIntensity+0x7a>
 8001fcc:	4b16      	ldr	r3, [pc, #88]	@ (8002028 <sevSeg_setIntensity+0x90>)
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	2b08      	cmp	r3, #8
 8001fd2:	d105      	bne.n	8001fe0 <sevSeg_setIntensity+0x48>
 8001fd4:	4b15      	ldr	r3, [pc, #84]	@ (800202c <sevSeg_setIntensity+0x94>)
 8001fd6:	681a      	ldr	r2, [r3, #0]
 8001fd8:	1dbb      	adds	r3, r7, #6
 8001fda:	881b      	ldrh	r3, [r3, #0]
 8001fdc:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8001fde:	e018      	b.n	8002012 <sevSeg_setIntensity+0x7a>
 8001fe0:	4b11      	ldr	r3, [pc, #68]	@ (8002028 <sevSeg_setIntensity+0x90>)
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	2b0c      	cmp	r3, #12
 8001fe6:	d105      	bne.n	8001ff4 <sevSeg_setIntensity+0x5c>
 8001fe8:	4b10      	ldr	r3, [pc, #64]	@ (800202c <sevSeg_setIntensity+0x94>)
 8001fea:	681a      	ldr	r2, [r3, #0]
 8001fec:	1dbb      	adds	r3, r7, #6
 8001fee:	881b      	ldrh	r3, [r3, #0]
 8001ff0:	6413      	str	r3, [r2, #64]	@ 0x40
 8001ff2:	e00e      	b.n	8002012 <sevSeg_setIntensity+0x7a>
 8001ff4:	4b0c      	ldr	r3, [pc, #48]	@ (8002028 <sevSeg_setIntensity+0x90>)
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	2b10      	cmp	r3, #16
 8001ffa:	d105      	bne.n	8002008 <sevSeg_setIntensity+0x70>
 8001ffc:	4b0b      	ldr	r3, [pc, #44]	@ (800202c <sevSeg_setIntensity+0x94>)
 8001ffe:	681a      	ldr	r2, [r3, #0]
 8002000:	1dbb      	adds	r3, r7, #6
 8002002:	881b      	ldrh	r3, [r3, #0]
 8002004:	6593      	str	r3, [r2, #88]	@ 0x58
 8002006:	e004      	b.n	8002012 <sevSeg_setIntensity+0x7a>
 8002008:	4b08      	ldr	r3, [pc, #32]	@ (800202c <sevSeg_setIntensity+0x94>)
 800200a:	681a      	ldr	r2, [r3, #0]
 800200c:	1dbb      	adds	r3, r7, #6
 800200e:	881b      	ldrh	r3, [r3, #0]
 8002010:	65d3      	str	r3, [r2, #92]	@ 0x5c
	HAL_TIM_PWM_Start(&htim_PWM, tim_PWM_CHANNEL_shift);
 8002012:	4b05      	ldr	r3, [pc, #20]	@ (8002028 <sevSeg_setIntensity+0x90>)
 8002014:	681a      	ldr	r2, [r3, #0]
 8002016:	4b05      	ldr	r3, [pc, #20]	@ (800202c <sevSeg_setIntensity+0x94>)
 8002018:	0011      	movs	r1, r2
 800201a:	0018      	movs	r0, r3
 800201c:	f003 face 	bl	80055bc <HAL_TIM_PWM_Start>

}
 8002020:	46c0      	nop			@ (mov r8, r8)
 8002022:	46bd      	mov	sp, r7
 8002024:	b002      	add	sp, #8
 8002026:	bd80      	pop	{r7, pc}
 8002028:	20000298 	.word	0x20000298
 800202c:	2000024c 	.word	0x2000024c

08002030 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002030:	b580      	push	{r7, lr}
 8002032:	b082      	sub	sp, #8
 8002034:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002036:	4b13      	ldr	r3, [pc, #76]	@ (8002084 <HAL_MspInit+0x54>)
 8002038:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800203a:	4b12      	ldr	r3, [pc, #72]	@ (8002084 <HAL_MspInit+0x54>)
 800203c:	2101      	movs	r1, #1
 800203e:	430a      	orrs	r2, r1
 8002040:	641a      	str	r2, [r3, #64]	@ 0x40
 8002042:	4b10      	ldr	r3, [pc, #64]	@ (8002084 <HAL_MspInit+0x54>)
 8002044:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002046:	2201      	movs	r2, #1
 8002048:	4013      	ands	r3, r2
 800204a:	607b      	str	r3, [r7, #4]
 800204c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800204e:	4b0d      	ldr	r3, [pc, #52]	@ (8002084 <HAL_MspInit+0x54>)
 8002050:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002052:	4b0c      	ldr	r3, [pc, #48]	@ (8002084 <HAL_MspInit+0x54>)
 8002054:	2180      	movs	r1, #128	@ 0x80
 8002056:	0549      	lsls	r1, r1, #21
 8002058:	430a      	orrs	r2, r1
 800205a:	63da      	str	r2, [r3, #60]	@ 0x3c
 800205c:	4b09      	ldr	r3, [pc, #36]	@ (8002084 <HAL_MspInit+0x54>)
 800205e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002060:	2380      	movs	r3, #128	@ 0x80
 8002062:	055b      	lsls	r3, r3, #21
 8002064:	4013      	ands	r3, r2
 8002066:	603b      	str	r3, [r7, #0]
 8002068:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 0, 0);
 800206a:	2200      	movs	r2, #0
 800206c:	2100      	movs	r1, #0
 800206e:	2004      	movs	r0, #4
 8002070:	f000 fb02 	bl	8002678 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 8002074:	2004      	movs	r0, #4
 8002076:	f000 fb14 	bl	80026a2 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800207a:	46c0      	nop			@ (mov r8, r8)
 800207c:	46bd      	mov	sp, r7
 800207e:	b002      	add	sp, #8
 8002080:	bd80      	pop	{r7, pc}
 8002082:	46c0      	nop			@ (mov r8, r8)
 8002084:	40021000 	.word	0x40021000

08002088 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002088:	b590      	push	{r4, r7, lr}
 800208a:	b095      	sub	sp, #84	@ 0x54
 800208c:	af00      	add	r7, sp, #0
 800208e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002090:	233c      	movs	r3, #60	@ 0x3c
 8002092:	18fb      	adds	r3, r7, r3
 8002094:	0018      	movs	r0, r3
 8002096:	2314      	movs	r3, #20
 8002098:	001a      	movs	r2, r3
 800209a:	2100      	movs	r1, #0
 800209c:	f004 f958 	bl	8006350 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80020a0:	2414      	movs	r4, #20
 80020a2:	193b      	adds	r3, r7, r4
 80020a4:	0018      	movs	r0, r3
 80020a6:	2328      	movs	r3, #40	@ 0x28
 80020a8:	001a      	movs	r2, r3
 80020aa:	2100      	movs	r1, #0
 80020ac:	f004 f950 	bl	8006350 <memset>
  if(hi2c->Instance==I2C1)
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	4a22      	ldr	r2, [pc, #136]	@ (8002140 <HAL_I2C_MspInit+0xb8>)
 80020b6:	4293      	cmp	r3, r2
 80020b8:	d13d      	bne.n	8002136 <HAL_I2C_MspInit+0xae>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80020ba:	193b      	adds	r3, r7, r4
 80020bc:	2220      	movs	r2, #32
 80020be:	601a      	str	r2, [r3, #0]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80020c0:	193b      	adds	r3, r7, r4
 80020c2:	2200      	movs	r2, #0
 80020c4:	60da      	str	r2, [r3, #12]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80020c6:	193b      	adds	r3, r7, r4
 80020c8:	0018      	movs	r0, r3
 80020ca:	f002 f83b 	bl	8004144 <HAL_RCCEx_PeriphCLKConfig>
 80020ce:	1e03      	subs	r3, r0, #0
 80020d0:	d001      	beq.n	80020d6 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 80020d2:	f7ff fd89 	bl	8001be8 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80020d6:	4b1b      	ldr	r3, [pc, #108]	@ (8002144 <HAL_I2C_MspInit+0xbc>)
 80020d8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80020da:	4b1a      	ldr	r3, [pc, #104]	@ (8002144 <HAL_I2C_MspInit+0xbc>)
 80020dc:	2102      	movs	r1, #2
 80020de:	430a      	orrs	r2, r1
 80020e0:	635a      	str	r2, [r3, #52]	@ 0x34
 80020e2:	4b18      	ldr	r3, [pc, #96]	@ (8002144 <HAL_I2C_MspInit+0xbc>)
 80020e4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80020e6:	2202      	movs	r2, #2
 80020e8:	4013      	ands	r3, r2
 80020ea:	613b      	str	r3, [r7, #16]
 80020ec:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80020ee:	213c      	movs	r1, #60	@ 0x3c
 80020f0:	187b      	adds	r3, r7, r1
 80020f2:	22c0      	movs	r2, #192	@ 0xc0
 80020f4:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80020f6:	187b      	adds	r3, r7, r1
 80020f8:	2212      	movs	r2, #18
 80020fa:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020fc:	187b      	adds	r3, r7, r1
 80020fe:	2200      	movs	r2, #0
 8002100:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002102:	187b      	adds	r3, r7, r1
 8002104:	2200      	movs	r2, #0
 8002106:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C1;
 8002108:	187b      	adds	r3, r7, r1
 800210a:	2206      	movs	r2, #6
 800210c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800210e:	187b      	adds	r3, r7, r1
 8002110:	4a0d      	ldr	r2, [pc, #52]	@ (8002148 <HAL_I2C_MspInit+0xc0>)
 8002112:	0019      	movs	r1, r3
 8002114:	0010      	movs	r0, r2
 8002116:	f000 fae1 	bl	80026dc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800211a:	4b0a      	ldr	r3, [pc, #40]	@ (8002144 <HAL_I2C_MspInit+0xbc>)
 800211c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800211e:	4b09      	ldr	r3, [pc, #36]	@ (8002144 <HAL_I2C_MspInit+0xbc>)
 8002120:	2180      	movs	r1, #128	@ 0x80
 8002122:	0389      	lsls	r1, r1, #14
 8002124:	430a      	orrs	r2, r1
 8002126:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002128:	4b06      	ldr	r3, [pc, #24]	@ (8002144 <HAL_I2C_MspInit+0xbc>)
 800212a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800212c:	2380      	movs	r3, #128	@ 0x80
 800212e:	039b      	lsls	r3, r3, #14
 8002130:	4013      	ands	r3, r2
 8002132:	60fb      	str	r3, [r7, #12]
 8002134:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8002136:	46c0      	nop			@ (mov r8, r8)
 8002138:	46bd      	mov	sp, r7
 800213a:	b015      	add	sp, #84	@ 0x54
 800213c:	bd90      	pop	{r4, r7, pc}
 800213e:	46c0      	nop			@ (mov r8, r8)
 8002140:	40005400 	.word	0x40005400
 8002144:	40021000 	.word	0x40021000
 8002148:	50000400 	.word	0x50000400

0800214c <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 800214c:	b590      	push	{r4, r7, lr}
 800214e:	b08f      	sub	sp, #60	@ 0x3c
 8002150:	af00      	add	r7, sp, #0
 8002152:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002154:	2410      	movs	r4, #16
 8002156:	193b      	adds	r3, r7, r4
 8002158:	0018      	movs	r0, r3
 800215a:	2328      	movs	r3, #40	@ 0x28
 800215c:	001a      	movs	r2, r3
 800215e:	2100      	movs	r1, #0
 8002160:	f004 f8f6 	bl	8006350 <memset>
  if(hrtc->Instance==RTC)
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	4a19      	ldr	r2, [pc, #100]	@ (80021d0 <HAL_RTC_MspInit+0x84>)
 800216a:	4293      	cmp	r3, r2
 800216c:	d12c      	bne.n	80021c8 <HAL_RTC_MspInit+0x7c>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 800216e:	193b      	adds	r3, r7, r4
 8002170:	2280      	movs	r2, #128	@ 0x80
 8002172:	0292      	lsls	r2, r2, #10
 8002174:	601a      	str	r2, [r3, #0]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8002176:	193b      	adds	r3, r7, r4
 8002178:	2280      	movs	r2, #128	@ 0x80
 800217a:	0052      	lsls	r2, r2, #1
 800217c:	625a      	str	r2, [r3, #36]	@ 0x24

    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800217e:	193b      	adds	r3, r7, r4
 8002180:	0018      	movs	r0, r3
 8002182:	f001 ffdf 	bl	8004144 <HAL_RCCEx_PeriphCLKConfig>
 8002186:	1e03      	subs	r3, r0, #0
 8002188:	d001      	beq.n	800218e <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 800218a:	f7ff fd2d 	bl	8001be8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 800218e:	4b11      	ldr	r3, [pc, #68]	@ (80021d4 <HAL_RTC_MspInit+0x88>)
 8002190:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002192:	4b10      	ldr	r3, [pc, #64]	@ (80021d4 <HAL_RTC_MspInit+0x88>)
 8002194:	2180      	movs	r1, #128	@ 0x80
 8002196:	0209      	lsls	r1, r1, #8
 8002198:	430a      	orrs	r2, r1
 800219a:	65da      	str	r2, [r3, #92]	@ 0x5c
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 800219c:	4b0d      	ldr	r3, [pc, #52]	@ (80021d4 <HAL_RTC_MspInit+0x88>)
 800219e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80021a0:	4b0c      	ldr	r3, [pc, #48]	@ (80021d4 <HAL_RTC_MspInit+0x88>)
 80021a2:	2180      	movs	r1, #128	@ 0x80
 80021a4:	00c9      	lsls	r1, r1, #3
 80021a6:	430a      	orrs	r2, r1
 80021a8:	63da      	str	r2, [r3, #60]	@ 0x3c
 80021aa:	4b0a      	ldr	r3, [pc, #40]	@ (80021d4 <HAL_RTC_MspInit+0x88>)
 80021ac:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80021ae:	2380      	movs	r3, #128	@ 0x80
 80021b0:	00db      	lsls	r3, r3, #3
 80021b2:	4013      	ands	r3, r2
 80021b4:	60fb      	str	r3, [r7, #12]
 80021b6:	68fb      	ldr	r3, [r7, #12]
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_TAMP_IRQn, 0, 0);
 80021b8:	2200      	movs	r2, #0
 80021ba:	2100      	movs	r1, #0
 80021bc:	2002      	movs	r0, #2
 80021be:	f000 fa5b 	bl	8002678 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_TAMP_IRQn);
 80021c2:	2002      	movs	r0, #2
 80021c4:	f000 fa6d 	bl	80026a2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 80021c8:	46c0      	nop			@ (mov r8, r8)
 80021ca:	46bd      	mov	sp, r7
 80021cc:	b00f      	add	sp, #60	@ 0x3c
 80021ce:	bd90      	pop	{r4, r7, pc}
 80021d0:	40002800 	.word	0x40002800
 80021d4:	40021000 	.word	0x40021000

080021d8 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 80021d8:	b580      	push	{r7, lr}
 80021da:	b084      	sub	sp, #16
 80021dc:	af00      	add	r7, sp, #0
 80021de:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	681a      	ldr	r2, [r3, #0]
 80021e4:	2380      	movs	r3, #128	@ 0x80
 80021e6:	05db      	lsls	r3, r3, #23
 80021e8:	429a      	cmp	r2, r3
 80021ea:	d10b      	bne.n	8002204 <HAL_TIM_PWM_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80021ec:	4b07      	ldr	r3, [pc, #28]	@ (800220c <HAL_TIM_PWM_MspInit+0x34>)
 80021ee:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80021f0:	4b06      	ldr	r3, [pc, #24]	@ (800220c <HAL_TIM_PWM_MspInit+0x34>)
 80021f2:	2101      	movs	r1, #1
 80021f4:	430a      	orrs	r2, r1
 80021f6:	63da      	str	r2, [r3, #60]	@ 0x3c
 80021f8:	4b04      	ldr	r3, [pc, #16]	@ (800220c <HAL_TIM_PWM_MspInit+0x34>)
 80021fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80021fc:	2201      	movs	r2, #1
 80021fe:	4013      	ands	r3, r2
 8002200:	60fb      	str	r3, [r7, #12]
 8002202:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8002204:	46c0      	nop			@ (mov r8, r8)
 8002206:	46bd      	mov	sp, r7
 8002208:	b004      	add	sp, #16
 800220a:	bd80      	pop	{r7, pc}
 800220c:	40021000 	.word	0x40021000

08002210 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002210:	b580      	push	{r7, lr}
 8002212:	b084      	sub	sp, #16
 8002214:	af00      	add	r7, sp, #0
 8002216:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM14)
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	4a18      	ldr	r2, [pc, #96]	@ (8002280 <HAL_TIM_Base_MspInit+0x70>)
 800221e:	4293      	cmp	r3, r2
 8002220:	d10e      	bne.n	8002240 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM14_MspInit 0 */

  /* USER CODE END TIM14_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM14_CLK_ENABLE();
 8002222:	4b18      	ldr	r3, [pc, #96]	@ (8002284 <HAL_TIM_Base_MspInit+0x74>)
 8002224:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002226:	4b17      	ldr	r3, [pc, #92]	@ (8002284 <HAL_TIM_Base_MspInit+0x74>)
 8002228:	2180      	movs	r1, #128	@ 0x80
 800222a:	0209      	lsls	r1, r1, #8
 800222c:	430a      	orrs	r2, r1
 800222e:	641a      	str	r2, [r3, #64]	@ 0x40
 8002230:	4b14      	ldr	r3, [pc, #80]	@ (8002284 <HAL_TIM_Base_MspInit+0x74>)
 8002232:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002234:	2380      	movs	r3, #128	@ 0x80
 8002236:	021b      	lsls	r3, r3, #8
 8002238:	4013      	ands	r3, r2
 800223a:	60fb      	str	r3, [r7, #12]
 800223c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }

}
 800223e:	e01a      	b.n	8002276 <HAL_TIM_Base_MspInit+0x66>
  else if(htim_base->Instance==TIM16)
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	4a10      	ldr	r2, [pc, #64]	@ (8002288 <HAL_TIM_Base_MspInit+0x78>)
 8002246:	4293      	cmp	r3, r2
 8002248:	d115      	bne.n	8002276 <HAL_TIM_Base_MspInit+0x66>
    __HAL_RCC_TIM16_CLK_ENABLE();
 800224a:	4b0e      	ldr	r3, [pc, #56]	@ (8002284 <HAL_TIM_Base_MspInit+0x74>)
 800224c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800224e:	4b0d      	ldr	r3, [pc, #52]	@ (8002284 <HAL_TIM_Base_MspInit+0x74>)
 8002250:	2180      	movs	r1, #128	@ 0x80
 8002252:	0289      	lsls	r1, r1, #10
 8002254:	430a      	orrs	r2, r1
 8002256:	641a      	str	r2, [r3, #64]	@ 0x40
 8002258:	4b0a      	ldr	r3, [pc, #40]	@ (8002284 <HAL_TIM_Base_MspInit+0x74>)
 800225a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800225c:	2380      	movs	r3, #128	@ 0x80
 800225e:	029b      	lsls	r3, r3, #10
 8002260:	4013      	ands	r3, r2
 8002262:	60bb      	str	r3, [r7, #8]
 8002264:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM16_IRQn, 0, 0);
 8002266:	2200      	movs	r2, #0
 8002268:	2100      	movs	r1, #0
 800226a:	2015      	movs	r0, #21
 800226c:	f000 fa04 	bl	8002678 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM16_IRQn);
 8002270:	2015      	movs	r0, #21
 8002272:	f000 fa16 	bl	80026a2 <HAL_NVIC_EnableIRQ>
}
 8002276:	46c0      	nop			@ (mov r8, r8)
 8002278:	46bd      	mov	sp, r7
 800227a:	b004      	add	sp, #16
 800227c:	bd80      	pop	{r7, pc}
 800227e:	46c0      	nop			@ (mov r8, r8)
 8002280:	40002000 	.word	0x40002000
 8002284:	40021000 	.word	0x40021000
 8002288:	40014400 	.word	0x40014400

0800228c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800228c:	b590      	push	{r4, r7, lr}
 800228e:	b089      	sub	sp, #36	@ 0x24
 8002290:	af00      	add	r7, sp, #0
 8002292:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002294:	240c      	movs	r4, #12
 8002296:	193b      	adds	r3, r7, r4
 8002298:	0018      	movs	r0, r3
 800229a:	2314      	movs	r3, #20
 800229c:	001a      	movs	r2, r3
 800229e:	2100      	movs	r1, #0
 80022a0:	f004 f856 	bl	8006350 <memset>
  if(htim->Instance==TIM2)
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	681a      	ldr	r2, [r3, #0]
 80022a8:	2380      	movs	r3, #128	@ 0x80
 80022aa:	05db      	lsls	r3, r3, #23
 80022ac:	429a      	cmp	r2, r3
 80022ae:	d121      	bne.n	80022f4 <HAL_TIM_MspPostInit+0x68>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80022b0:	4b12      	ldr	r3, [pc, #72]	@ (80022fc <HAL_TIM_MspPostInit+0x70>)
 80022b2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80022b4:	4b11      	ldr	r3, [pc, #68]	@ (80022fc <HAL_TIM_MspPostInit+0x70>)
 80022b6:	2104      	movs	r1, #4
 80022b8:	430a      	orrs	r2, r1
 80022ba:	635a      	str	r2, [r3, #52]	@ 0x34
 80022bc:	4b0f      	ldr	r3, [pc, #60]	@ (80022fc <HAL_TIM_MspPostInit+0x70>)
 80022be:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80022c0:	2204      	movs	r2, #4
 80022c2:	4013      	ands	r3, r2
 80022c4:	60bb      	str	r3, [r7, #8]
 80022c6:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PC6     ------> TIM2_CH3
    */
    GPIO_InitStruct.Pin = SHIFT_OUTPUT_EN_PWM_Pin;
 80022c8:	0021      	movs	r1, r4
 80022ca:	187b      	adds	r3, r7, r1
 80022cc:	2240      	movs	r2, #64	@ 0x40
 80022ce:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022d0:	187b      	adds	r3, r7, r1
 80022d2:	2202      	movs	r2, #2
 80022d4:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022d6:	187b      	adds	r3, r7, r1
 80022d8:	2200      	movs	r2, #0
 80022da:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022dc:	187b      	adds	r3, r7, r1
 80022de:	2200      	movs	r2, #0
 80022e0:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM2;
 80022e2:	187b      	adds	r3, r7, r1
 80022e4:	2202      	movs	r2, #2
 80022e6:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(SHIFT_OUTPUT_EN_PWM_GPIO_Port, &GPIO_InitStruct);
 80022e8:	187b      	adds	r3, r7, r1
 80022ea:	4a05      	ldr	r2, [pc, #20]	@ (8002300 <HAL_TIM_MspPostInit+0x74>)
 80022ec:	0019      	movs	r1, r3
 80022ee:	0010      	movs	r0, r2
 80022f0:	f000 f9f4 	bl	80026dc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 80022f4:	46c0      	nop			@ (mov r8, r8)
 80022f6:	46bd      	mov	sp, r7
 80022f8:	b009      	add	sp, #36	@ 0x24
 80022fa:	bd90      	pop	{r4, r7, pc}
 80022fc:	40021000 	.word	0x40021000
 8002300:	50000800 	.word	0x50000800

08002304 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002304:	b580      	push	{r7, lr}
 8002306:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002308:	46c0      	nop			@ (mov r8, r8)
 800230a:	e7fd      	b.n	8002308 <NMI_Handler+0x4>

0800230c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800230c:	b580      	push	{r7, lr}
 800230e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002310:	46c0      	nop			@ (mov r8, r8)
 8002312:	e7fd      	b.n	8002310 <HardFault_Handler+0x4>

08002314 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002314:	b580      	push	{r7, lr}
 8002316:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8002318:	46c0      	nop			@ (mov r8, r8)
 800231a:	46bd      	mov	sp, r7
 800231c:	bd80      	pop	{r7, pc}

0800231e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800231e:	b580      	push	{r7, lr}
 8002320:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002322:	46c0      	nop			@ (mov r8, r8)
 8002324:	46bd      	mov	sp, r7
 8002326:	bd80      	pop	{r7, pc}

08002328 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002328:	b580      	push	{r7, lr}
 800232a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800232c:	f000 f8dc 	bl	80024e8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002330:	46c0      	nop			@ (mov r8, r8)
 8002332:	46bd      	mov	sp, r7
 8002334:	bd80      	pop	{r7, pc}
	...

08002338 <RTC_TAMP_IRQHandler>:

/**
  * @brief This function handles RTC and TAMP interrupts through EXTI lines 19 and 21.
  */
void RTC_TAMP_IRQHandler(void)
{
 8002338:	b580      	push	{r7, lr}
 800233a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_TAMP_IRQn 0 */

  /* USER CODE END RTC_TAMP_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 800233c:	4b03      	ldr	r3, [pc, #12]	@ (800234c <RTC_TAMP_IRQHandler+0x14>)
 800233e:	0018      	movs	r0, r3
 8002340:	f002 fd7e 	bl	8004e40 <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_TAMP_IRQn 1 */

  /* USER CODE END RTC_TAMP_IRQn 1 */
}
 8002344:	46c0      	nop			@ (mov r8, r8)
 8002346:	46bd      	mov	sp, r7
 8002348:	bd80      	pop	{r7, pc}
 800234a:	46c0      	nop			@ (mov r8, r8)
 800234c:	20000118 	.word	0x20000118

08002350 <RCC_IRQHandler>:

/**
  * @brief This function handles RCC global interrupt.
  */
void RCC_IRQHandler(void)
{
 8002350:	b580      	push	{r7, lr}
 8002352:	af00      	add	r7, sp, #0

  /* USER CODE END RCC_IRQn 0 */
  /* USER CODE BEGIN RCC_IRQn 1 */

  /* USER CODE END RCC_IRQn 1 */
}
 8002354:	46c0      	nop			@ (mov r8, r8)
 8002356:	46bd      	mov	sp, r7
 8002358:	bd80      	pop	{r7, pc}

0800235a <EXTI0_1_IRQHandler>:

/**
  * @brief This function handles EXTI line 0 and line 1 interrupts.
  */
void EXTI0_1_IRQHandler(void)
{
 800235a:	b580      	push	{r7, lr}
 800235c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_1_IRQn 0 */

  /* USER CODE END EXTI0_1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(HOUR_SET_BUTTON_Pin);
 800235e:	2001      	movs	r0, #1
 8002360:	f000 fb76 	bl	8002a50 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(ALARM_SET_BUTTON_Pin);
 8002364:	2002      	movs	r0, #2
 8002366:	f000 fb73 	bl	8002a50 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_1_IRQn 1 */

  /* USER CODE END EXTI0_1_IRQn 1 */
}
 800236a:	46c0      	nop			@ (mov r8, r8)
 800236c:	46bd      	mov	sp, r7
 800236e:	bd80      	pop	{r7, pc}

08002370 <EXTI2_3_IRQHandler>:

/**
  * @brief This function handles EXTI line 2 and line 3 interrupts.
  */
void EXTI2_3_IRQHandler(void)
{
 8002370:	b580      	push	{r7, lr}
 8002372:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_3_IRQn 0 */

  /* USER CODE END EXTI2_3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ALARM_EN_BUTTON_Pin);
 8002374:	2004      	movs	r0, #4
 8002376:	f000 fb6b 	bl	8002a50 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(DISPLAY_BUTTON_Pin);
 800237a:	2008      	movs	r0, #8
 800237c:	f000 fb68 	bl	8002a50 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_3_IRQn 1 */

  /* USER CODE END EXTI2_3_IRQn 1 */
}
 8002380:	46c0      	nop			@ (mov r8, r8)
 8002382:	46bd      	mov	sp, r7
 8002384:	bd80      	pop	{r7, pc}

08002386 <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 8002386:	b580      	push	{r7, lr}
 8002388:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(MINUTE_SET_BUTTON_Pin);
 800238a:	2380      	movs	r3, #128	@ 0x80
 800238c:	021b      	lsls	r3, r3, #8
 800238e:	0018      	movs	r0, r3
 8002390:	f000 fb5e 	bl	8002a50 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 8002394:	46c0      	nop			@ (mov r8, r8)
 8002396:	46bd      	mov	sp, r7
 8002398:	bd80      	pop	{r7, pc}
	...

0800239c <TIM16_IRQHandler>:

/**
  * @brief This function handles TIM16 global interrupt.
  */
void TIM16_IRQHandler(void)
{
 800239c:	b580      	push	{r7, lr}
 800239e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM16_IRQn 0 */

  /* USER CODE END TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim16);
 80023a0:	4b03      	ldr	r3, [pc, #12]	@ (80023b0 <TIM16_IRQHandler+0x14>)
 80023a2:	0018      	movs	r0, r3
 80023a4:	f003 f9e8 	bl	8005778 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM16_IRQn 1 */

  /* USER CODE END TIM16_IRQn 1 */
}
 80023a8:	46c0      	nop			@ (mov r8, r8)
 80023aa:	46bd      	mov	sp, r7
 80023ac:	bd80      	pop	{r7, pc}
 80023ae:	46c0      	nop			@ (mov r8, r8)
 80023b0:	200001dc 	.word	0x200001dc

080023b4 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80023b4:	b580      	push	{r7, lr}
 80023b6:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80023b8:	46c0      	nop			@ (mov r8, r8)
 80023ba:	46bd      	mov	sp, r7
 80023bc:	bd80      	pop	{r7, pc}
	...

080023c0 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80023c0:	480d      	ldr	r0, [pc, #52]	@ (80023f8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80023c2:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 80023c4:	f7ff fff6 	bl	80023b4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80023c8:	480c      	ldr	r0, [pc, #48]	@ (80023fc <LoopForever+0x6>)
  ldr r1, =_edata
 80023ca:	490d      	ldr	r1, [pc, #52]	@ (8002400 <LoopForever+0xa>)
  ldr r2, =_sidata
 80023cc:	4a0d      	ldr	r2, [pc, #52]	@ (8002404 <LoopForever+0xe>)
  movs r3, #0
 80023ce:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80023d0:	e002      	b.n	80023d8 <LoopCopyDataInit>

080023d2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80023d2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80023d4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80023d6:	3304      	adds	r3, #4

080023d8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80023d8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80023da:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80023dc:	d3f9      	bcc.n	80023d2 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80023de:	4a0a      	ldr	r2, [pc, #40]	@ (8002408 <LoopForever+0x12>)
  ldr r4, =_ebss
 80023e0:	4c0a      	ldr	r4, [pc, #40]	@ (800240c <LoopForever+0x16>)
  movs r3, #0
 80023e2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80023e4:	e001      	b.n	80023ea <LoopFillZerobss>

080023e6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80023e6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80023e8:	3204      	adds	r2, #4

080023ea <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80023ea:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80023ec:	d3fb      	bcc.n	80023e6 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80023ee:	f003 ffb7 	bl	8006360 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 80023f2:	f7fe fb43 	bl	8000a7c <main>

080023f6 <LoopForever>:

LoopForever:
  b LoopForever
 80023f6:	e7fe      	b.n	80023f6 <LoopForever>
  ldr   r0, =_estack
 80023f8:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 80023fc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002400:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 8002404:	080064a8 	.word	0x080064a8
  ldr r2, =_sbss
 8002408:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 800240c:	200002a0 	.word	0x200002a0

08002410 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002410:	e7fe      	b.n	8002410 <ADC1_IRQHandler>
	...

08002414 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002414:	b580      	push	{r7, lr}
 8002416:	b082      	sub	sp, #8
 8002418:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800241a:	1dfb      	adds	r3, r7, #7
 800241c:	2200      	movs	r2, #0
 800241e:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002420:	4b0b      	ldr	r3, [pc, #44]	@ (8002450 <HAL_Init+0x3c>)
 8002422:	681a      	ldr	r2, [r3, #0]
 8002424:	4b0a      	ldr	r3, [pc, #40]	@ (8002450 <HAL_Init+0x3c>)
 8002426:	2180      	movs	r1, #128	@ 0x80
 8002428:	0049      	lsls	r1, r1, #1
 800242a:	430a      	orrs	r2, r1
 800242c:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800242e:	2003      	movs	r0, #3
 8002430:	f000 f810 	bl	8002454 <HAL_InitTick>
 8002434:	1e03      	subs	r3, r0, #0
 8002436:	d003      	beq.n	8002440 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8002438:	1dfb      	adds	r3, r7, #7
 800243a:	2201      	movs	r2, #1
 800243c:	701a      	strb	r2, [r3, #0]
 800243e:	e001      	b.n	8002444 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8002440:	f7ff fdf6 	bl	8002030 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002444:	1dfb      	adds	r3, r7, #7
 8002446:	781b      	ldrb	r3, [r3, #0]
}
 8002448:	0018      	movs	r0, r3
 800244a:	46bd      	mov	sp, r7
 800244c:	b002      	add	sp, #8
 800244e:	bd80      	pop	{r7, pc}
 8002450:	40022000 	.word	0x40022000

08002454 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002454:	b590      	push	{r4, r7, lr}
 8002456:	b085      	sub	sp, #20
 8002458:	af00      	add	r7, sp, #0
 800245a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800245c:	230f      	movs	r3, #15
 800245e:	18fb      	adds	r3, r7, r3
 8002460:	2200      	movs	r2, #0
 8002462:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8002464:	4b1d      	ldr	r3, [pc, #116]	@ (80024dc <HAL_InitTick+0x88>)
 8002466:	781b      	ldrb	r3, [r3, #0]
 8002468:	2b00      	cmp	r3, #0
 800246a:	d02b      	beq.n	80024c4 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 800246c:	4b1c      	ldr	r3, [pc, #112]	@ (80024e0 <HAL_InitTick+0x8c>)
 800246e:	681c      	ldr	r4, [r3, #0]
 8002470:	4b1a      	ldr	r3, [pc, #104]	@ (80024dc <HAL_InitTick+0x88>)
 8002472:	781b      	ldrb	r3, [r3, #0]
 8002474:	0019      	movs	r1, r3
 8002476:	23fa      	movs	r3, #250	@ 0xfa
 8002478:	0098      	lsls	r0, r3, #2
 800247a:	f7fd fe43 	bl	8000104 <__udivsi3>
 800247e:	0003      	movs	r3, r0
 8002480:	0019      	movs	r1, r3
 8002482:	0020      	movs	r0, r4
 8002484:	f7fd fe3e 	bl	8000104 <__udivsi3>
 8002488:	0003      	movs	r3, r0
 800248a:	0018      	movs	r0, r3
 800248c:	f000 f919 	bl	80026c2 <HAL_SYSTICK_Config>
 8002490:	1e03      	subs	r3, r0, #0
 8002492:	d112      	bne.n	80024ba <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	2b03      	cmp	r3, #3
 8002498:	d80a      	bhi.n	80024b0 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800249a:	6879      	ldr	r1, [r7, #4]
 800249c:	2301      	movs	r3, #1
 800249e:	425b      	negs	r3, r3
 80024a0:	2200      	movs	r2, #0
 80024a2:	0018      	movs	r0, r3
 80024a4:	f000 f8e8 	bl	8002678 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80024a8:	4b0e      	ldr	r3, [pc, #56]	@ (80024e4 <HAL_InitTick+0x90>)
 80024aa:	687a      	ldr	r2, [r7, #4]
 80024ac:	601a      	str	r2, [r3, #0]
 80024ae:	e00d      	b.n	80024cc <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 80024b0:	230f      	movs	r3, #15
 80024b2:	18fb      	adds	r3, r7, r3
 80024b4:	2201      	movs	r2, #1
 80024b6:	701a      	strb	r2, [r3, #0]
 80024b8:	e008      	b.n	80024cc <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 80024ba:	230f      	movs	r3, #15
 80024bc:	18fb      	adds	r3, r7, r3
 80024be:	2201      	movs	r2, #1
 80024c0:	701a      	strb	r2, [r3, #0]
 80024c2:	e003      	b.n	80024cc <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 80024c4:	230f      	movs	r3, #15
 80024c6:	18fb      	adds	r3, r7, r3
 80024c8:	2201      	movs	r2, #1
 80024ca:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 80024cc:	230f      	movs	r3, #15
 80024ce:	18fb      	adds	r3, r7, r3
 80024d0:	781b      	ldrb	r3, [r3, #0]
}
 80024d2:	0018      	movs	r0, r3
 80024d4:	46bd      	mov	sp, r7
 80024d6:	b005      	add	sp, #20
 80024d8:	bd90      	pop	{r4, r7, pc}
 80024da:	46c0      	nop			@ (mov r8, r8)
 80024dc:	20000070 	.word	0x20000070
 80024e0:	20000068 	.word	0x20000068
 80024e4:	2000006c 	.word	0x2000006c

080024e8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80024e8:	b580      	push	{r7, lr}
 80024ea:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80024ec:	4b05      	ldr	r3, [pc, #20]	@ (8002504 <HAL_IncTick+0x1c>)
 80024ee:	781b      	ldrb	r3, [r3, #0]
 80024f0:	001a      	movs	r2, r3
 80024f2:	4b05      	ldr	r3, [pc, #20]	@ (8002508 <HAL_IncTick+0x20>)
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	18d2      	adds	r2, r2, r3
 80024f8:	4b03      	ldr	r3, [pc, #12]	@ (8002508 <HAL_IncTick+0x20>)
 80024fa:	601a      	str	r2, [r3, #0]
}
 80024fc:	46c0      	nop			@ (mov r8, r8)
 80024fe:	46bd      	mov	sp, r7
 8002500:	bd80      	pop	{r7, pc}
 8002502:	46c0      	nop			@ (mov r8, r8)
 8002504:	20000070 	.word	0x20000070
 8002508:	2000029c 	.word	0x2000029c

0800250c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800250c:	b580      	push	{r7, lr}
 800250e:	af00      	add	r7, sp, #0
  return uwTick;
 8002510:	4b02      	ldr	r3, [pc, #8]	@ (800251c <HAL_GetTick+0x10>)
 8002512:	681b      	ldr	r3, [r3, #0]
}
 8002514:	0018      	movs	r0, r3
 8002516:	46bd      	mov	sp, r7
 8002518:	bd80      	pop	{r7, pc}
 800251a:	46c0      	nop			@ (mov r8, r8)
 800251c:	2000029c 	.word	0x2000029c

08002520 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002520:	b580      	push	{r7, lr}
 8002522:	b082      	sub	sp, #8
 8002524:	af00      	add	r7, sp, #0
 8002526:	0002      	movs	r2, r0
 8002528:	1dfb      	adds	r3, r7, #7
 800252a:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800252c:	1dfb      	adds	r3, r7, #7
 800252e:	781b      	ldrb	r3, [r3, #0]
 8002530:	2b7f      	cmp	r3, #127	@ 0x7f
 8002532:	d809      	bhi.n	8002548 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002534:	1dfb      	adds	r3, r7, #7
 8002536:	781b      	ldrb	r3, [r3, #0]
 8002538:	001a      	movs	r2, r3
 800253a:	231f      	movs	r3, #31
 800253c:	401a      	ands	r2, r3
 800253e:	4b04      	ldr	r3, [pc, #16]	@ (8002550 <__NVIC_EnableIRQ+0x30>)
 8002540:	2101      	movs	r1, #1
 8002542:	4091      	lsls	r1, r2
 8002544:	000a      	movs	r2, r1
 8002546:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8002548:	46c0      	nop			@ (mov r8, r8)
 800254a:	46bd      	mov	sp, r7
 800254c:	b002      	add	sp, #8
 800254e:	bd80      	pop	{r7, pc}
 8002550:	e000e100 	.word	0xe000e100

08002554 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002554:	b590      	push	{r4, r7, lr}
 8002556:	b083      	sub	sp, #12
 8002558:	af00      	add	r7, sp, #0
 800255a:	0002      	movs	r2, r0
 800255c:	6039      	str	r1, [r7, #0]
 800255e:	1dfb      	adds	r3, r7, #7
 8002560:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8002562:	1dfb      	adds	r3, r7, #7
 8002564:	781b      	ldrb	r3, [r3, #0]
 8002566:	2b7f      	cmp	r3, #127	@ 0x7f
 8002568:	d828      	bhi.n	80025bc <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800256a:	4a2f      	ldr	r2, [pc, #188]	@ (8002628 <__NVIC_SetPriority+0xd4>)
 800256c:	1dfb      	adds	r3, r7, #7
 800256e:	781b      	ldrb	r3, [r3, #0]
 8002570:	b25b      	sxtb	r3, r3
 8002572:	089b      	lsrs	r3, r3, #2
 8002574:	33c0      	adds	r3, #192	@ 0xc0
 8002576:	009b      	lsls	r3, r3, #2
 8002578:	589b      	ldr	r3, [r3, r2]
 800257a:	1dfa      	adds	r2, r7, #7
 800257c:	7812      	ldrb	r2, [r2, #0]
 800257e:	0011      	movs	r1, r2
 8002580:	2203      	movs	r2, #3
 8002582:	400a      	ands	r2, r1
 8002584:	00d2      	lsls	r2, r2, #3
 8002586:	21ff      	movs	r1, #255	@ 0xff
 8002588:	4091      	lsls	r1, r2
 800258a:	000a      	movs	r2, r1
 800258c:	43d2      	mvns	r2, r2
 800258e:	401a      	ands	r2, r3
 8002590:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002592:	683b      	ldr	r3, [r7, #0]
 8002594:	019b      	lsls	r3, r3, #6
 8002596:	22ff      	movs	r2, #255	@ 0xff
 8002598:	401a      	ands	r2, r3
 800259a:	1dfb      	adds	r3, r7, #7
 800259c:	781b      	ldrb	r3, [r3, #0]
 800259e:	0018      	movs	r0, r3
 80025a0:	2303      	movs	r3, #3
 80025a2:	4003      	ands	r3, r0
 80025a4:	00db      	lsls	r3, r3, #3
 80025a6:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80025a8:	481f      	ldr	r0, [pc, #124]	@ (8002628 <__NVIC_SetPriority+0xd4>)
 80025aa:	1dfb      	adds	r3, r7, #7
 80025ac:	781b      	ldrb	r3, [r3, #0]
 80025ae:	b25b      	sxtb	r3, r3
 80025b0:	089b      	lsrs	r3, r3, #2
 80025b2:	430a      	orrs	r2, r1
 80025b4:	33c0      	adds	r3, #192	@ 0xc0
 80025b6:	009b      	lsls	r3, r3, #2
 80025b8:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80025ba:	e031      	b.n	8002620 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80025bc:	4a1b      	ldr	r2, [pc, #108]	@ (800262c <__NVIC_SetPriority+0xd8>)
 80025be:	1dfb      	adds	r3, r7, #7
 80025c0:	781b      	ldrb	r3, [r3, #0]
 80025c2:	0019      	movs	r1, r3
 80025c4:	230f      	movs	r3, #15
 80025c6:	400b      	ands	r3, r1
 80025c8:	3b08      	subs	r3, #8
 80025ca:	089b      	lsrs	r3, r3, #2
 80025cc:	3306      	adds	r3, #6
 80025ce:	009b      	lsls	r3, r3, #2
 80025d0:	18d3      	adds	r3, r2, r3
 80025d2:	3304      	adds	r3, #4
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	1dfa      	adds	r2, r7, #7
 80025d8:	7812      	ldrb	r2, [r2, #0]
 80025da:	0011      	movs	r1, r2
 80025dc:	2203      	movs	r2, #3
 80025de:	400a      	ands	r2, r1
 80025e0:	00d2      	lsls	r2, r2, #3
 80025e2:	21ff      	movs	r1, #255	@ 0xff
 80025e4:	4091      	lsls	r1, r2
 80025e6:	000a      	movs	r2, r1
 80025e8:	43d2      	mvns	r2, r2
 80025ea:	401a      	ands	r2, r3
 80025ec:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80025ee:	683b      	ldr	r3, [r7, #0]
 80025f0:	019b      	lsls	r3, r3, #6
 80025f2:	22ff      	movs	r2, #255	@ 0xff
 80025f4:	401a      	ands	r2, r3
 80025f6:	1dfb      	adds	r3, r7, #7
 80025f8:	781b      	ldrb	r3, [r3, #0]
 80025fa:	0018      	movs	r0, r3
 80025fc:	2303      	movs	r3, #3
 80025fe:	4003      	ands	r3, r0
 8002600:	00db      	lsls	r3, r3, #3
 8002602:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002604:	4809      	ldr	r0, [pc, #36]	@ (800262c <__NVIC_SetPriority+0xd8>)
 8002606:	1dfb      	adds	r3, r7, #7
 8002608:	781b      	ldrb	r3, [r3, #0]
 800260a:	001c      	movs	r4, r3
 800260c:	230f      	movs	r3, #15
 800260e:	4023      	ands	r3, r4
 8002610:	3b08      	subs	r3, #8
 8002612:	089b      	lsrs	r3, r3, #2
 8002614:	430a      	orrs	r2, r1
 8002616:	3306      	adds	r3, #6
 8002618:	009b      	lsls	r3, r3, #2
 800261a:	18c3      	adds	r3, r0, r3
 800261c:	3304      	adds	r3, #4
 800261e:	601a      	str	r2, [r3, #0]
}
 8002620:	46c0      	nop			@ (mov r8, r8)
 8002622:	46bd      	mov	sp, r7
 8002624:	b003      	add	sp, #12
 8002626:	bd90      	pop	{r4, r7, pc}
 8002628:	e000e100 	.word	0xe000e100
 800262c:	e000ed00 	.word	0xe000ed00

08002630 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002630:	b580      	push	{r7, lr}
 8002632:	b082      	sub	sp, #8
 8002634:	af00      	add	r7, sp, #0
 8002636:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	1e5a      	subs	r2, r3, #1
 800263c:	2380      	movs	r3, #128	@ 0x80
 800263e:	045b      	lsls	r3, r3, #17
 8002640:	429a      	cmp	r2, r3
 8002642:	d301      	bcc.n	8002648 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002644:	2301      	movs	r3, #1
 8002646:	e010      	b.n	800266a <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002648:	4b0a      	ldr	r3, [pc, #40]	@ (8002674 <SysTick_Config+0x44>)
 800264a:	687a      	ldr	r2, [r7, #4]
 800264c:	3a01      	subs	r2, #1
 800264e:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002650:	2301      	movs	r3, #1
 8002652:	425b      	negs	r3, r3
 8002654:	2103      	movs	r1, #3
 8002656:	0018      	movs	r0, r3
 8002658:	f7ff ff7c 	bl	8002554 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800265c:	4b05      	ldr	r3, [pc, #20]	@ (8002674 <SysTick_Config+0x44>)
 800265e:	2200      	movs	r2, #0
 8002660:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002662:	4b04      	ldr	r3, [pc, #16]	@ (8002674 <SysTick_Config+0x44>)
 8002664:	2207      	movs	r2, #7
 8002666:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002668:	2300      	movs	r3, #0
}
 800266a:	0018      	movs	r0, r3
 800266c:	46bd      	mov	sp, r7
 800266e:	b002      	add	sp, #8
 8002670:	bd80      	pop	{r7, pc}
 8002672:	46c0      	nop			@ (mov r8, r8)
 8002674:	e000e010 	.word	0xe000e010

08002678 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002678:	b580      	push	{r7, lr}
 800267a:	b084      	sub	sp, #16
 800267c:	af00      	add	r7, sp, #0
 800267e:	60b9      	str	r1, [r7, #8]
 8002680:	607a      	str	r2, [r7, #4]
 8002682:	210f      	movs	r1, #15
 8002684:	187b      	adds	r3, r7, r1
 8002686:	1c02      	adds	r2, r0, #0
 8002688:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 800268a:	68ba      	ldr	r2, [r7, #8]
 800268c:	187b      	adds	r3, r7, r1
 800268e:	781b      	ldrb	r3, [r3, #0]
 8002690:	b25b      	sxtb	r3, r3
 8002692:	0011      	movs	r1, r2
 8002694:	0018      	movs	r0, r3
 8002696:	f7ff ff5d 	bl	8002554 <__NVIC_SetPriority>
}
 800269a:	46c0      	nop			@ (mov r8, r8)
 800269c:	46bd      	mov	sp, r7
 800269e:	b004      	add	sp, #16
 80026a0:	bd80      	pop	{r7, pc}

080026a2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80026a2:	b580      	push	{r7, lr}
 80026a4:	b082      	sub	sp, #8
 80026a6:	af00      	add	r7, sp, #0
 80026a8:	0002      	movs	r2, r0
 80026aa:	1dfb      	adds	r3, r7, #7
 80026ac:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80026ae:	1dfb      	adds	r3, r7, #7
 80026b0:	781b      	ldrb	r3, [r3, #0]
 80026b2:	b25b      	sxtb	r3, r3
 80026b4:	0018      	movs	r0, r3
 80026b6:	f7ff ff33 	bl	8002520 <__NVIC_EnableIRQ>
}
 80026ba:	46c0      	nop			@ (mov r8, r8)
 80026bc:	46bd      	mov	sp, r7
 80026be:	b002      	add	sp, #8
 80026c0:	bd80      	pop	{r7, pc}

080026c2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80026c2:	b580      	push	{r7, lr}
 80026c4:	b082      	sub	sp, #8
 80026c6:	af00      	add	r7, sp, #0
 80026c8:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	0018      	movs	r0, r3
 80026ce:	f7ff ffaf 	bl	8002630 <SysTick_Config>
 80026d2:	0003      	movs	r3, r0
}
 80026d4:	0018      	movs	r0, r3
 80026d6:	46bd      	mov	sp, r7
 80026d8:	b002      	add	sp, #8
 80026da:	bd80      	pop	{r7, pc}

080026dc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80026dc:	b580      	push	{r7, lr}
 80026de:	b086      	sub	sp, #24
 80026e0:	af00      	add	r7, sp, #0
 80026e2:	6078      	str	r0, [r7, #4]
 80026e4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80026e6:	2300      	movs	r3, #0
 80026e8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80026ea:	e147      	b.n	800297c <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80026ec:	683b      	ldr	r3, [r7, #0]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	2101      	movs	r1, #1
 80026f2:	697a      	ldr	r2, [r7, #20]
 80026f4:	4091      	lsls	r1, r2
 80026f6:	000a      	movs	r2, r1
 80026f8:	4013      	ands	r3, r2
 80026fa:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80026fc:	68fb      	ldr	r3, [r7, #12]
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d100      	bne.n	8002704 <HAL_GPIO_Init+0x28>
 8002702:	e138      	b.n	8002976 <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002704:	683b      	ldr	r3, [r7, #0]
 8002706:	685b      	ldr	r3, [r3, #4]
 8002708:	2203      	movs	r2, #3
 800270a:	4013      	ands	r3, r2
 800270c:	2b01      	cmp	r3, #1
 800270e:	d005      	beq.n	800271c <HAL_GPIO_Init+0x40>
 8002710:	683b      	ldr	r3, [r7, #0]
 8002712:	685b      	ldr	r3, [r3, #4]
 8002714:	2203      	movs	r2, #3
 8002716:	4013      	ands	r3, r2
 8002718:	2b02      	cmp	r3, #2
 800271a:	d130      	bne.n	800277e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	689b      	ldr	r3, [r3, #8]
 8002720:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002722:	697b      	ldr	r3, [r7, #20]
 8002724:	005b      	lsls	r3, r3, #1
 8002726:	2203      	movs	r2, #3
 8002728:	409a      	lsls	r2, r3
 800272a:	0013      	movs	r3, r2
 800272c:	43da      	mvns	r2, r3
 800272e:	693b      	ldr	r3, [r7, #16]
 8002730:	4013      	ands	r3, r2
 8002732:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002734:	683b      	ldr	r3, [r7, #0]
 8002736:	68da      	ldr	r2, [r3, #12]
 8002738:	697b      	ldr	r3, [r7, #20]
 800273a:	005b      	lsls	r3, r3, #1
 800273c:	409a      	lsls	r2, r3
 800273e:	0013      	movs	r3, r2
 8002740:	693a      	ldr	r2, [r7, #16]
 8002742:	4313      	orrs	r3, r2
 8002744:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	693a      	ldr	r2, [r7, #16]
 800274a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	685b      	ldr	r3, [r3, #4]
 8002750:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002752:	2201      	movs	r2, #1
 8002754:	697b      	ldr	r3, [r7, #20]
 8002756:	409a      	lsls	r2, r3
 8002758:	0013      	movs	r3, r2
 800275a:	43da      	mvns	r2, r3
 800275c:	693b      	ldr	r3, [r7, #16]
 800275e:	4013      	ands	r3, r2
 8002760:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002762:	683b      	ldr	r3, [r7, #0]
 8002764:	685b      	ldr	r3, [r3, #4]
 8002766:	091b      	lsrs	r3, r3, #4
 8002768:	2201      	movs	r2, #1
 800276a:	401a      	ands	r2, r3
 800276c:	697b      	ldr	r3, [r7, #20]
 800276e:	409a      	lsls	r2, r3
 8002770:	0013      	movs	r3, r2
 8002772:	693a      	ldr	r2, [r7, #16]
 8002774:	4313      	orrs	r3, r2
 8002776:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	693a      	ldr	r2, [r7, #16]
 800277c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800277e:	683b      	ldr	r3, [r7, #0]
 8002780:	685b      	ldr	r3, [r3, #4]
 8002782:	2203      	movs	r2, #3
 8002784:	4013      	ands	r3, r2
 8002786:	2b03      	cmp	r3, #3
 8002788:	d017      	beq.n	80027ba <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	68db      	ldr	r3, [r3, #12]
 800278e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8002790:	697b      	ldr	r3, [r7, #20]
 8002792:	005b      	lsls	r3, r3, #1
 8002794:	2203      	movs	r2, #3
 8002796:	409a      	lsls	r2, r3
 8002798:	0013      	movs	r3, r2
 800279a:	43da      	mvns	r2, r3
 800279c:	693b      	ldr	r3, [r7, #16]
 800279e:	4013      	ands	r3, r2
 80027a0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80027a2:	683b      	ldr	r3, [r7, #0]
 80027a4:	689a      	ldr	r2, [r3, #8]
 80027a6:	697b      	ldr	r3, [r7, #20]
 80027a8:	005b      	lsls	r3, r3, #1
 80027aa:	409a      	lsls	r2, r3
 80027ac:	0013      	movs	r3, r2
 80027ae:	693a      	ldr	r2, [r7, #16]
 80027b0:	4313      	orrs	r3, r2
 80027b2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	693a      	ldr	r2, [r7, #16]
 80027b8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80027ba:	683b      	ldr	r3, [r7, #0]
 80027bc:	685b      	ldr	r3, [r3, #4]
 80027be:	2203      	movs	r2, #3
 80027c0:	4013      	ands	r3, r2
 80027c2:	2b02      	cmp	r3, #2
 80027c4:	d123      	bne.n	800280e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80027c6:	697b      	ldr	r3, [r7, #20]
 80027c8:	08da      	lsrs	r2, r3, #3
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	3208      	adds	r2, #8
 80027ce:	0092      	lsls	r2, r2, #2
 80027d0:	58d3      	ldr	r3, [r2, r3]
 80027d2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80027d4:	697b      	ldr	r3, [r7, #20]
 80027d6:	2207      	movs	r2, #7
 80027d8:	4013      	ands	r3, r2
 80027da:	009b      	lsls	r3, r3, #2
 80027dc:	220f      	movs	r2, #15
 80027de:	409a      	lsls	r2, r3
 80027e0:	0013      	movs	r3, r2
 80027e2:	43da      	mvns	r2, r3
 80027e4:	693b      	ldr	r3, [r7, #16]
 80027e6:	4013      	ands	r3, r2
 80027e8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80027ea:	683b      	ldr	r3, [r7, #0]
 80027ec:	691a      	ldr	r2, [r3, #16]
 80027ee:	697b      	ldr	r3, [r7, #20]
 80027f0:	2107      	movs	r1, #7
 80027f2:	400b      	ands	r3, r1
 80027f4:	009b      	lsls	r3, r3, #2
 80027f6:	409a      	lsls	r2, r3
 80027f8:	0013      	movs	r3, r2
 80027fa:	693a      	ldr	r2, [r7, #16]
 80027fc:	4313      	orrs	r3, r2
 80027fe:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002800:	697b      	ldr	r3, [r7, #20]
 8002802:	08da      	lsrs	r2, r3, #3
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	3208      	adds	r2, #8
 8002808:	0092      	lsls	r2, r2, #2
 800280a:	6939      	ldr	r1, [r7, #16]
 800280c:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002814:	697b      	ldr	r3, [r7, #20]
 8002816:	005b      	lsls	r3, r3, #1
 8002818:	2203      	movs	r2, #3
 800281a:	409a      	lsls	r2, r3
 800281c:	0013      	movs	r3, r2
 800281e:	43da      	mvns	r2, r3
 8002820:	693b      	ldr	r3, [r7, #16]
 8002822:	4013      	ands	r3, r2
 8002824:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002826:	683b      	ldr	r3, [r7, #0]
 8002828:	685b      	ldr	r3, [r3, #4]
 800282a:	2203      	movs	r2, #3
 800282c:	401a      	ands	r2, r3
 800282e:	697b      	ldr	r3, [r7, #20]
 8002830:	005b      	lsls	r3, r3, #1
 8002832:	409a      	lsls	r2, r3
 8002834:	0013      	movs	r3, r2
 8002836:	693a      	ldr	r2, [r7, #16]
 8002838:	4313      	orrs	r3, r2
 800283a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	693a      	ldr	r2, [r7, #16]
 8002840:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002842:	683b      	ldr	r3, [r7, #0]
 8002844:	685a      	ldr	r2, [r3, #4]
 8002846:	23c0      	movs	r3, #192	@ 0xc0
 8002848:	029b      	lsls	r3, r3, #10
 800284a:	4013      	ands	r3, r2
 800284c:	d100      	bne.n	8002850 <HAL_GPIO_Init+0x174>
 800284e:	e092      	b.n	8002976 <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8002850:	4a50      	ldr	r2, [pc, #320]	@ (8002994 <HAL_GPIO_Init+0x2b8>)
 8002852:	697b      	ldr	r3, [r7, #20]
 8002854:	089b      	lsrs	r3, r3, #2
 8002856:	3318      	adds	r3, #24
 8002858:	009b      	lsls	r3, r3, #2
 800285a:	589b      	ldr	r3, [r3, r2]
 800285c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 800285e:	697b      	ldr	r3, [r7, #20]
 8002860:	2203      	movs	r2, #3
 8002862:	4013      	ands	r3, r2
 8002864:	00db      	lsls	r3, r3, #3
 8002866:	220f      	movs	r2, #15
 8002868:	409a      	lsls	r2, r3
 800286a:	0013      	movs	r3, r2
 800286c:	43da      	mvns	r2, r3
 800286e:	693b      	ldr	r3, [r7, #16]
 8002870:	4013      	ands	r3, r2
 8002872:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8002874:	687a      	ldr	r2, [r7, #4]
 8002876:	23a0      	movs	r3, #160	@ 0xa0
 8002878:	05db      	lsls	r3, r3, #23
 800287a:	429a      	cmp	r2, r3
 800287c:	d013      	beq.n	80028a6 <HAL_GPIO_Init+0x1ca>
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	4a45      	ldr	r2, [pc, #276]	@ (8002998 <HAL_GPIO_Init+0x2bc>)
 8002882:	4293      	cmp	r3, r2
 8002884:	d00d      	beq.n	80028a2 <HAL_GPIO_Init+0x1c6>
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	4a44      	ldr	r2, [pc, #272]	@ (800299c <HAL_GPIO_Init+0x2c0>)
 800288a:	4293      	cmp	r3, r2
 800288c:	d007      	beq.n	800289e <HAL_GPIO_Init+0x1c2>
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	4a43      	ldr	r2, [pc, #268]	@ (80029a0 <HAL_GPIO_Init+0x2c4>)
 8002892:	4293      	cmp	r3, r2
 8002894:	d101      	bne.n	800289a <HAL_GPIO_Init+0x1be>
 8002896:	2303      	movs	r3, #3
 8002898:	e006      	b.n	80028a8 <HAL_GPIO_Init+0x1cc>
 800289a:	2305      	movs	r3, #5
 800289c:	e004      	b.n	80028a8 <HAL_GPIO_Init+0x1cc>
 800289e:	2302      	movs	r3, #2
 80028a0:	e002      	b.n	80028a8 <HAL_GPIO_Init+0x1cc>
 80028a2:	2301      	movs	r3, #1
 80028a4:	e000      	b.n	80028a8 <HAL_GPIO_Init+0x1cc>
 80028a6:	2300      	movs	r3, #0
 80028a8:	697a      	ldr	r2, [r7, #20]
 80028aa:	2103      	movs	r1, #3
 80028ac:	400a      	ands	r2, r1
 80028ae:	00d2      	lsls	r2, r2, #3
 80028b0:	4093      	lsls	r3, r2
 80028b2:	693a      	ldr	r2, [r7, #16]
 80028b4:	4313      	orrs	r3, r2
 80028b6:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 80028b8:	4936      	ldr	r1, [pc, #216]	@ (8002994 <HAL_GPIO_Init+0x2b8>)
 80028ba:	697b      	ldr	r3, [r7, #20]
 80028bc:	089b      	lsrs	r3, r3, #2
 80028be:	3318      	adds	r3, #24
 80028c0:	009b      	lsls	r3, r3, #2
 80028c2:	693a      	ldr	r2, [r7, #16]
 80028c4:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80028c6:	4b33      	ldr	r3, [pc, #204]	@ (8002994 <HAL_GPIO_Init+0x2b8>)
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	43da      	mvns	r2, r3
 80028d0:	693b      	ldr	r3, [r7, #16]
 80028d2:	4013      	ands	r3, r2
 80028d4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80028d6:	683b      	ldr	r3, [r7, #0]
 80028d8:	685a      	ldr	r2, [r3, #4]
 80028da:	2380      	movs	r3, #128	@ 0x80
 80028dc:	035b      	lsls	r3, r3, #13
 80028de:	4013      	ands	r3, r2
 80028e0:	d003      	beq.n	80028ea <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 80028e2:	693a      	ldr	r2, [r7, #16]
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	4313      	orrs	r3, r2
 80028e8:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80028ea:	4b2a      	ldr	r3, [pc, #168]	@ (8002994 <HAL_GPIO_Init+0x2b8>)
 80028ec:	693a      	ldr	r2, [r7, #16]
 80028ee:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 80028f0:	4b28      	ldr	r3, [pc, #160]	@ (8002994 <HAL_GPIO_Init+0x2b8>)
 80028f2:	685b      	ldr	r3, [r3, #4]
 80028f4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	43da      	mvns	r2, r3
 80028fa:	693b      	ldr	r3, [r7, #16]
 80028fc:	4013      	ands	r3, r2
 80028fe:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002900:	683b      	ldr	r3, [r7, #0]
 8002902:	685a      	ldr	r2, [r3, #4]
 8002904:	2380      	movs	r3, #128	@ 0x80
 8002906:	039b      	lsls	r3, r3, #14
 8002908:	4013      	ands	r3, r2
 800290a:	d003      	beq.n	8002914 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 800290c:	693a      	ldr	r2, [r7, #16]
 800290e:	68fb      	ldr	r3, [r7, #12]
 8002910:	4313      	orrs	r3, r2
 8002912:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002914:	4b1f      	ldr	r3, [pc, #124]	@ (8002994 <HAL_GPIO_Init+0x2b8>)
 8002916:	693a      	ldr	r2, [r7, #16]
 8002918:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800291a:	4a1e      	ldr	r2, [pc, #120]	@ (8002994 <HAL_GPIO_Init+0x2b8>)
 800291c:	2384      	movs	r3, #132	@ 0x84
 800291e:	58d3      	ldr	r3, [r2, r3]
 8002920:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002922:	68fb      	ldr	r3, [r7, #12]
 8002924:	43da      	mvns	r2, r3
 8002926:	693b      	ldr	r3, [r7, #16]
 8002928:	4013      	ands	r3, r2
 800292a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800292c:	683b      	ldr	r3, [r7, #0]
 800292e:	685a      	ldr	r2, [r3, #4]
 8002930:	2380      	movs	r3, #128	@ 0x80
 8002932:	029b      	lsls	r3, r3, #10
 8002934:	4013      	ands	r3, r2
 8002936:	d003      	beq.n	8002940 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8002938:	693a      	ldr	r2, [r7, #16]
 800293a:	68fb      	ldr	r3, [r7, #12]
 800293c:	4313      	orrs	r3, r2
 800293e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002940:	4914      	ldr	r1, [pc, #80]	@ (8002994 <HAL_GPIO_Init+0x2b8>)
 8002942:	2284      	movs	r2, #132	@ 0x84
 8002944:	693b      	ldr	r3, [r7, #16]
 8002946:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8002948:	4a12      	ldr	r2, [pc, #72]	@ (8002994 <HAL_GPIO_Init+0x2b8>)
 800294a:	2380      	movs	r3, #128	@ 0x80
 800294c:	58d3      	ldr	r3, [r2, r3]
 800294e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	43da      	mvns	r2, r3
 8002954:	693b      	ldr	r3, [r7, #16]
 8002956:	4013      	ands	r3, r2
 8002958:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800295a:	683b      	ldr	r3, [r7, #0]
 800295c:	685a      	ldr	r2, [r3, #4]
 800295e:	2380      	movs	r3, #128	@ 0x80
 8002960:	025b      	lsls	r3, r3, #9
 8002962:	4013      	ands	r3, r2
 8002964:	d003      	beq.n	800296e <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 8002966:	693a      	ldr	r2, [r7, #16]
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	4313      	orrs	r3, r2
 800296c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800296e:	4909      	ldr	r1, [pc, #36]	@ (8002994 <HAL_GPIO_Init+0x2b8>)
 8002970:	2280      	movs	r2, #128	@ 0x80
 8002972:	693b      	ldr	r3, [r7, #16]
 8002974:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 8002976:	697b      	ldr	r3, [r7, #20]
 8002978:	3301      	adds	r3, #1
 800297a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800297c:	683b      	ldr	r3, [r7, #0]
 800297e:	681a      	ldr	r2, [r3, #0]
 8002980:	697b      	ldr	r3, [r7, #20]
 8002982:	40da      	lsrs	r2, r3
 8002984:	1e13      	subs	r3, r2, #0
 8002986:	d000      	beq.n	800298a <HAL_GPIO_Init+0x2ae>
 8002988:	e6b0      	b.n	80026ec <HAL_GPIO_Init+0x10>
  }
}
 800298a:	46c0      	nop			@ (mov r8, r8)
 800298c:	46c0      	nop			@ (mov r8, r8)
 800298e:	46bd      	mov	sp, r7
 8002990:	b006      	add	sp, #24
 8002992:	bd80      	pop	{r7, pc}
 8002994:	40021800 	.word	0x40021800
 8002998:	50000400 	.word	0x50000400
 800299c:	50000800 	.word	0x50000800
 80029a0:	50000c00 	.word	0x50000c00

080029a4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80029a4:	b580      	push	{r7, lr}
 80029a6:	b084      	sub	sp, #16
 80029a8:	af00      	add	r7, sp, #0
 80029aa:	6078      	str	r0, [r7, #4]
 80029ac:	000a      	movs	r2, r1
 80029ae:	1cbb      	adds	r3, r7, #2
 80029b0:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	691b      	ldr	r3, [r3, #16]
 80029b6:	1cba      	adds	r2, r7, #2
 80029b8:	8812      	ldrh	r2, [r2, #0]
 80029ba:	4013      	ands	r3, r2
 80029bc:	d004      	beq.n	80029c8 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 80029be:	230f      	movs	r3, #15
 80029c0:	18fb      	adds	r3, r7, r3
 80029c2:	2201      	movs	r2, #1
 80029c4:	701a      	strb	r2, [r3, #0]
 80029c6:	e003      	b.n	80029d0 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80029c8:	230f      	movs	r3, #15
 80029ca:	18fb      	adds	r3, r7, r3
 80029cc:	2200      	movs	r2, #0
 80029ce:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 80029d0:	230f      	movs	r3, #15
 80029d2:	18fb      	adds	r3, r7, r3
 80029d4:	781b      	ldrb	r3, [r3, #0]
}
 80029d6:	0018      	movs	r0, r3
 80029d8:	46bd      	mov	sp, r7
 80029da:	b004      	add	sp, #16
 80029dc:	bd80      	pop	{r7, pc}

080029de <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80029de:	b580      	push	{r7, lr}
 80029e0:	b082      	sub	sp, #8
 80029e2:	af00      	add	r7, sp, #0
 80029e4:	6078      	str	r0, [r7, #4]
 80029e6:	0008      	movs	r0, r1
 80029e8:	0011      	movs	r1, r2
 80029ea:	1cbb      	adds	r3, r7, #2
 80029ec:	1c02      	adds	r2, r0, #0
 80029ee:	801a      	strh	r2, [r3, #0]
 80029f0:	1c7b      	adds	r3, r7, #1
 80029f2:	1c0a      	adds	r2, r1, #0
 80029f4:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80029f6:	1c7b      	adds	r3, r7, #1
 80029f8:	781b      	ldrb	r3, [r3, #0]
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d004      	beq.n	8002a08 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80029fe:	1cbb      	adds	r3, r7, #2
 8002a00:	881a      	ldrh	r2, [r3, #0]
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002a06:	e003      	b.n	8002a10 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002a08:	1cbb      	adds	r3, r7, #2
 8002a0a:	881a      	ldrh	r2, [r3, #0]
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002a10:	46c0      	nop			@ (mov r8, r8)
 8002a12:	46bd      	mov	sp, r7
 8002a14:	b002      	add	sp, #8
 8002a16:	bd80      	pop	{r7, pc}

08002a18 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002a18:	b580      	push	{r7, lr}
 8002a1a:	b084      	sub	sp, #16
 8002a1c:	af00      	add	r7, sp, #0
 8002a1e:	6078      	str	r0, [r7, #4]
 8002a20:	000a      	movs	r2, r1
 8002a22:	1cbb      	adds	r3, r7, #2
 8002a24:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	695b      	ldr	r3, [r3, #20]
 8002a2a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002a2c:	1cbb      	adds	r3, r7, #2
 8002a2e:	881b      	ldrh	r3, [r3, #0]
 8002a30:	68fa      	ldr	r2, [r7, #12]
 8002a32:	4013      	ands	r3, r2
 8002a34:	041a      	lsls	r2, r3, #16
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	43db      	mvns	r3, r3
 8002a3a:	1cb9      	adds	r1, r7, #2
 8002a3c:	8809      	ldrh	r1, [r1, #0]
 8002a3e:	400b      	ands	r3, r1
 8002a40:	431a      	orrs	r2, r3
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	619a      	str	r2, [r3, #24]
}
 8002a46:	46c0      	nop			@ (mov r8, r8)
 8002a48:	46bd      	mov	sp, r7
 8002a4a:	b004      	add	sp, #16
 8002a4c:	bd80      	pop	{r7, pc}
	...

08002a50 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002a50:	b580      	push	{r7, lr}
 8002a52:	b082      	sub	sp, #8
 8002a54:	af00      	add	r7, sp, #0
 8002a56:	0002      	movs	r2, r0
 8002a58:	1dbb      	adds	r3, r7, #6
 8002a5a:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0x00u)
 8002a5c:	4b10      	ldr	r3, [pc, #64]	@ (8002aa0 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8002a5e:	68db      	ldr	r3, [r3, #12]
 8002a60:	1dba      	adds	r2, r7, #6
 8002a62:	8812      	ldrh	r2, [r2, #0]
 8002a64:	4013      	ands	r3, r2
 8002a66:	d008      	beq.n	8002a7a <HAL_GPIO_EXTI_IRQHandler+0x2a>
  {
    __HAL_GPIO_EXTI_CLEAR_RISING_IT(GPIO_Pin);
 8002a68:	4b0d      	ldr	r3, [pc, #52]	@ (8002aa0 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8002a6a:	1dba      	adds	r2, r7, #6
 8002a6c:	8812      	ldrh	r2, [r2, #0]
 8002a6e:	60da      	str	r2, [r3, #12]
    HAL_GPIO_EXTI_Rising_Callback(GPIO_Pin);
 8002a70:	1dbb      	adds	r3, r7, #6
 8002a72:	881b      	ldrh	r3, [r3, #0]
 8002a74:	0018      	movs	r0, r3
 8002a76:	f000 f815 	bl	8002aa4 <HAL_GPIO_EXTI_Rising_Callback>
  }

  if (__HAL_GPIO_EXTI_GET_FALLING_IT(GPIO_Pin) != 0x00u)
 8002a7a:	4b09      	ldr	r3, [pc, #36]	@ (8002aa0 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8002a7c:	691b      	ldr	r3, [r3, #16]
 8002a7e:	1dba      	adds	r2, r7, #6
 8002a80:	8812      	ldrh	r2, [r2, #0]
 8002a82:	4013      	ands	r3, r2
 8002a84:	d008      	beq.n	8002a98 <HAL_GPIO_EXTI_IRQHandler+0x48>
  {
    __HAL_GPIO_EXTI_CLEAR_FALLING_IT(GPIO_Pin);
 8002a86:	4b06      	ldr	r3, [pc, #24]	@ (8002aa0 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8002a88:	1dba      	adds	r2, r7, #6
 8002a8a:	8812      	ldrh	r2, [r2, #0]
 8002a8c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 8002a8e:	1dbb      	adds	r3, r7, #6
 8002a90:	881b      	ldrh	r3, [r3, #0]
 8002a92:	0018      	movs	r0, r3
 8002a94:	f7fe fd6a 	bl	800156c <HAL_GPIO_EXTI_Falling_Callback>
  }
}
 8002a98:	46c0      	nop			@ (mov r8, r8)
 8002a9a:	46bd      	mov	sp, r7
 8002a9c:	b002      	add	sp, #8
 8002a9e:	bd80      	pop	{r7, pc}
 8002aa0:	40021800 	.word	0x40021800

08002aa4 <HAL_GPIO_EXTI_Rising_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Rising_Callback(uint16_t GPIO_Pin)
{
 8002aa4:	b580      	push	{r7, lr}
 8002aa6:	b082      	sub	sp, #8
 8002aa8:	af00      	add	r7, sp, #0
 8002aaa:	0002      	movs	r2, r0
 8002aac:	1dbb      	adds	r3, r7, #6
 8002aae:	801a      	strh	r2, [r3, #0]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Rising_Callback could be implemented in the user file
   */
}
 8002ab0:	46c0      	nop			@ (mov r8, r8)
 8002ab2:	46bd      	mov	sp, r7
 8002ab4:	b002      	add	sp, #8
 8002ab6:	bd80      	pop	{r7, pc}

08002ab8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002ab8:	b580      	push	{r7, lr}
 8002aba:	b082      	sub	sp, #8
 8002abc:	af00      	add	r7, sp, #0
 8002abe:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d101      	bne.n	8002aca <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002ac6:	2301      	movs	r3, #1
 8002ac8:	e08f      	b.n	8002bea <HAL_I2C_Init+0x132>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	2241      	movs	r2, #65	@ 0x41
 8002ace:	5c9b      	ldrb	r3, [r3, r2]
 8002ad0:	b2db      	uxtb	r3, r3
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	d107      	bne.n	8002ae6 <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	2240      	movs	r2, #64	@ 0x40
 8002ada:	2100      	movs	r1, #0
 8002adc:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	0018      	movs	r0, r3
 8002ae2:	f7ff fad1 	bl	8002088 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	2241      	movs	r2, #65	@ 0x41
 8002aea:	2124      	movs	r1, #36	@ 0x24
 8002aec:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	681a      	ldr	r2, [r3, #0]
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	2101      	movs	r1, #1
 8002afa:	438a      	bics	r2, r1
 8002afc:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	685a      	ldr	r2, [r3, #4]
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	493b      	ldr	r1, [pc, #236]	@ (8002bf4 <HAL_I2C_Init+0x13c>)
 8002b08:	400a      	ands	r2, r1
 8002b0a:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	689a      	ldr	r2, [r3, #8]
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	4938      	ldr	r1, [pc, #224]	@ (8002bf8 <HAL_I2C_Init+0x140>)
 8002b18:	400a      	ands	r2, r1
 8002b1a:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	68db      	ldr	r3, [r3, #12]
 8002b20:	2b01      	cmp	r3, #1
 8002b22:	d108      	bne.n	8002b36 <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	689a      	ldr	r2, [r3, #8]
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	2180      	movs	r1, #128	@ 0x80
 8002b2e:	0209      	lsls	r1, r1, #8
 8002b30:	430a      	orrs	r2, r1
 8002b32:	609a      	str	r2, [r3, #8]
 8002b34:	e007      	b.n	8002b46 <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	689a      	ldr	r2, [r3, #8]
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	2184      	movs	r1, #132	@ 0x84
 8002b40:	0209      	lsls	r1, r1, #8
 8002b42:	430a      	orrs	r2, r1
 8002b44:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	68db      	ldr	r3, [r3, #12]
 8002b4a:	2b02      	cmp	r3, #2
 8002b4c:	d109      	bne.n	8002b62 <HAL_I2C_Init+0xaa>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	685a      	ldr	r2, [r3, #4]
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	2180      	movs	r1, #128	@ 0x80
 8002b5a:	0109      	lsls	r1, r1, #4
 8002b5c:	430a      	orrs	r2, r1
 8002b5e:	605a      	str	r2, [r3, #4]
 8002b60:	e007      	b.n	8002b72 <HAL_I2C_Init+0xba>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	685a      	ldr	r2, [r3, #4]
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	4923      	ldr	r1, [pc, #140]	@ (8002bfc <HAL_I2C_Init+0x144>)
 8002b6e:	400a      	ands	r2, r1
 8002b70:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	685a      	ldr	r2, [r3, #4]
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	4920      	ldr	r1, [pc, #128]	@ (8002c00 <HAL_I2C_Init+0x148>)
 8002b7e:	430a      	orrs	r2, r1
 8002b80:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	68da      	ldr	r2, [r3, #12]
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	491a      	ldr	r1, [pc, #104]	@ (8002bf8 <HAL_I2C_Init+0x140>)
 8002b8e:	400a      	ands	r2, r1
 8002b90:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	691a      	ldr	r2, [r3, #16]
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	695b      	ldr	r3, [r3, #20]
 8002b9a:	431a      	orrs	r2, r3
 8002b9c:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	699b      	ldr	r3, [r3, #24]
 8002ba2:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	430a      	orrs	r2, r1
 8002baa:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	69d9      	ldr	r1, [r3, #28]
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	6a1a      	ldr	r2, [r3, #32]
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	430a      	orrs	r2, r1
 8002bba:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	681a      	ldr	r2, [r3, #0]
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	2101      	movs	r1, #1
 8002bc8:	430a      	orrs	r2, r1
 8002bca:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	2200      	movs	r2, #0
 8002bd0:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	2241      	movs	r2, #65	@ 0x41
 8002bd6:	2120      	movs	r1, #32
 8002bd8:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	2200      	movs	r2, #0
 8002bde:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	2242      	movs	r2, #66	@ 0x42
 8002be4:	2100      	movs	r1, #0
 8002be6:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002be8:	2300      	movs	r3, #0
}
 8002bea:	0018      	movs	r0, r3
 8002bec:	46bd      	mov	sp, r7
 8002bee:	b002      	add	sp, #8
 8002bf0:	bd80      	pop	{r7, pc}
 8002bf2:	46c0      	nop			@ (mov r8, r8)
 8002bf4:	f0ffffff 	.word	0xf0ffffff
 8002bf8:	ffff7fff 	.word	0xffff7fff
 8002bfc:	fffff7ff 	.word	0xfffff7ff
 8002c00:	02008000 	.word	0x02008000

08002c04 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8002c04:	b590      	push	{r4, r7, lr}
 8002c06:	b089      	sub	sp, #36	@ 0x24
 8002c08:	af02      	add	r7, sp, #8
 8002c0a:	60f8      	str	r0, [r7, #12]
 8002c0c:	0008      	movs	r0, r1
 8002c0e:	607a      	str	r2, [r7, #4]
 8002c10:	0019      	movs	r1, r3
 8002c12:	230a      	movs	r3, #10
 8002c14:	18fb      	adds	r3, r7, r3
 8002c16:	1c02      	adds	r2, r0, #0
 8002c18:	801a      	strh	r2, [r3, #0]
 8002c1a:	2308      	movs	r3, #8
 8002c1c:	18fb      	adds	r3, r7, r3
 8002c1e:	1c0a      	adds	r2, r1, #0
 8002c20:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	2241      	movs	r2, #65	@ 0x41
 8002c26:	5c9b      	ldrb	r3, [r3, r2]
 8002c28:	b2db      	uxtb	r3, r3
 8002c2a:	2b20      	cmp	r3, #32
 8002c2c:	d000      	beq.n	8002c30 <HAL_I2C_Master_Transmit+0x2c>
 8002c2e:	e10a      	b.n	8002e46 <HAL_I2C_Master_Transmit+0x242>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	2240      	movs	r2, #64	@ 0x40
 8002c34:	5c9b      	ldrb	r3, [r3, r2]
 8002c36:	2b01      	cmp	r3, #1
 8002c38:	d101      	bne.n	8002c3e <HAL_I2C_Master_Transmit+0x3a>
 8002c3a:	2302      	movs	r3, #2
 8002c3c:	e104      	b.n	8002e48 <HAL_I2C_Master_Transmit+0x244>
 8002c3e:	68fb      	ldr	r3, [r7, #12]
 8002c40:	2240      	movs	r2, #64	@ 0x40
 8002c42:	2101      	movs	r1, #1
 8002c44:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002c46:	f7ff fc61 	bl	800250c <HAL_GetTick>
 8002c4a:	0003      	movs	r3, r0
 8002c4c:	613b      	str	r3, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002c4e:	2380      	movs	r3, #128	@ 0x80
 8002c50:	0219      	lsls	r1, r3, #8
 8002c52:	68f8      	ldr	r0, [r7, #12]
 8002c54:	693b      	ldr	r3, [r7, #16]
 8002c56:	9300      	str	r3, [sp, #0]
 8002c58:	2319      	movs	r3, #25
 8002c5a:	2201      	movs	r2, #1
 8002c5c:	f000 fa26 	bl	80030ac <I2C_WaitOnFlagUntilTimeout>
 8002c60:	1e03      	subs	r3, r0, #0
 8002c62:	d001      	beq.n	8002c68 <HAL_I2C_Master_Transmit+0x64>
    {
      return HAL_ERROR;
 8002c64:	2301      	movs	r3, #1
 8002c66:	e0ef      	b.n	8002e48 <HAL_I2C_Master_Transmit+0x244>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	2241      	movs	r2, #65	@ 0x41
 8002c6c:	2121      	movs	r1, #33	@ 0x21
 8002c6e:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	2242      	movs	r2, #66	@ 0x42
 8002c74:	2110      	movs	r1, #16
 8002c76:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	2200      	movs	r2, #0
 8002c7c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002c7e:	68fb      	ldr	r3, [r7, #12]
 8002c80:	687a      	ldr	r2, [r7, #4]
 8002c82:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	2208      	movs	r2, #8
 8002c88:	18ba      	adds	r2, r7, r2
 8002c8a:	8812      	ldrh	r2, [r2, #0]
 8002c8c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	2200      	movs	r2, #0
 8002c92:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002c98:	b29b      	uxth	r3, r3
 8002c9a:	2bff      	cmp	r3, #255	@ 0xff
 8002c9c:	d906      	bls.n	8002cac <HAL_I2C_Master_Transmit+0xa8>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	22ff      	movs	r2, #255	@ 0xff
 8002ca2:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8002ca4:	2380      	movs	r3, #128	@ 0x80
 8002ca6:	045b      	lsls	r3, r3, #17
 8002ca8:	617b      	str	r3, [r7, #20]
 8002caa:	e007      	b.n	8002cbc <HAL_I2C_Master_Transmit+0xb8>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002cb0:	b29a      	uxth	r2, r3
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8002cb6:	2380      	movs	r3, #128	@ 0x80
 8002cb8:	049b      	lsls	r3, r3, #18
 8002cba:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d027      	beq.n	8002d14 <HAL_I2C_Master_Transmit+0x110>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002cc4:	68fb      	ldr	r3, [r7, #12]
 8002cc6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002cc8:	781a      	ldrb	r2, [r3, #0]
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002cd4:	1c5a      	adds	r2, r3, #1
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002cde:	b29b      	uxth	r3, r3
 8002ce0:	3b01      	subs	r3, #1
 8002ce2:	b29a      	uxth	r2, r3
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002cec:	3b01      	subs	r3, #1
 8002cee:	b29a      	uxth	r2, r3
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8002cf4:	68fb      	ldr	r3, [r7, #12]
 8002cf6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002cf8:	b2db      	uxtb	r3, r3
 8002cfa:	3301      	adds	r3, #1
 8002cfc:	b2da      	uxtb	r2, r3
 8002cfe:	697c      	ldr	r4, [r7, #20]
 8002d00:	230a      	movs	r3, #10
 8002d02:	18fb      	adds	r3, r7, r3
 8002d04:	8819      	ldrh	r1, [r3, #0]
 8002d06:	68f8      	ldr	r0, [r7, #12]
 8002d08:	4b51      	ldr	r3, [pc, #324]	@ (8002e50 <HAL_I2C_Master_Transmit+0x24c>)
 8002d0a:	9300      	str	r3, [sp, #0]
 8002d0c:	0023      	movs	r3, r4
 8002d0e:	f000 fc45 	bl	800359c <I2C_TransferConfig>
 8002d12:	e06f      	b.n	8002df4 <HAL_I2C_Master_Transmit+0x1f0>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d18:	b2da      	uxtb	r2, r3
 8002d1a:	697c      	ldr	r4, [r7, #20]
 8002d1c:	230a      	movs	r3, #10
 8002d1e:	18fb      	adds	r3, r7, r3
 8002d20:	8819      	ldrh	r1, [r3, #0]
 8002d22:	68f8      	ldr	r0, [r7, #12]
 8002d24:	4b4a      	ldr	r3, [pc, #296]	@ (8002e50 <HAL_I2C_Master_Transmit+0x24c>)
 8002d26:	9300      	str	r3, [sp, #0]
 8002d28:	0023      	movs	r3, r4
 8002d2a:	f000 fc37 	bl	800359c <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8002d2e:	e061      	b.n	8002df4 <HAL_I2C_Master_Transmit+0x1f0>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002d30:	693a      	ldr	r2, [r7, #16]
 8002d32:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	0018      	movs	r0, r3
 8002d38:	f000 fa10 	bl	800315c <I2C_WaitOnTXISFlagUntilTimeout>
 8002d3c:	1e03      	subs	r3, r0, #0
 8002d3e:	d001      	beq.n	8002d44 <HAL_I2C_Master_Transmit+0x140>
      {
        return HAL_ERROR;
 8002d40:	2301      	movs	r3, #1
 8002d42:	e081      	b.n	8002e48 <HAL_I2C_Master_Transmit+0x244>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d48:	781a      	ldrb	r2, [r3, #0]
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d54:	1c5a      	adds	r2, r3, #1
 8002d56:	68fb      	ldr	r3, [r7, #12]
 8002d58:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002d5e:	b29b      	uxth	r3, r3
 8002d60:	3b01      	subs	r3, #1
 8002d62:	b29a      	uxth	r2, r3
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d6c:	3b01      	subs	r3, #1
 8002d6e:	b29a      	uxth	r2, r3
 8002d70:	68fb      	ldr	r3, [r7, #12]
 8002d72:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002d78:	b29b      	uxth	r3, r3
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d03a      	beq.n	8002df4 <HAL_I2C_Master_Transmit+0x1f0>
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d136      	bne.n	8002df4 <HAL_I2C_Master_Transmit+0x1f0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002d86:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002d88:	68f8      	ldr	r0, [r7, #12]
 8002d8a:	693b      	ldr	r3, [r7, #16]
 8002d8c:	9300      	str	r3, [sp, #0]
 8002d8e:	0013      	movs	r3, r2
 8002d90:	2200      	movs	r2, #0
 8002d92:	2180      	movs	r1, #128	@ 0x80
 8002d94:	f000 f98a 	bl	80030ac <I2C_WaitOnFlagUntilTimeout>
 8002d98:	1e03      	subs	r3, r0, #0
 8002d9a:	d001      	beq.n	8002da0 <HAL_I2C_Master_Transmit+0x19c>
        {
          return HAL_ERROR;
 8002d9c:	2301      	movs	r3, #1
 8002d9e:	e053      	b.n	8002e48 <HAL_I2C_Master_Transmit+0x244>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002da4:	b29b      	uxth	r3, r3
 8002da6:	2bff      	cmp	r3, #255	@ 0xff
 8002da8:	d911      	bls.n	8002dce <HAL_I2C_Master_Transmit+0x1ca>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002daa:	68fb      	ldr	r3, [r7, #12]
 8002dac:	22ff      	movs	r2, #255	@ 0xff
 8002dae:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002db4:	b2da      	uxtb	r2, r3
 8002db6:	2380      	movs	r3, #128	@ 0x80
 8002db8:	045c      	lsls	r4, r3, #17
 8002dba:	230a      	movs	r3, #10
 8002dbc:	18fb      	adds	r3, r7, r3
 8002dbe:	8819      	ldrh	r1, [r3, #0]
 8002dc0:	68f8      	ldr	r0, [r7, #12]
 8002dc2:	2300      	movs	r3, #0
 8002dc4:	9300      	str	r3, [sp, #0]
 8002dc6:	0023      	movs	r3, r4
 8002dc8:	f000 fbe8 	bl	800359c <I2C_TransferConfig>
 8002dcc:	e012      	b.n	8002df4 <HAL_I2C_Master_Transmit+0x1f0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002dd2:	b29a      	uxth	r2, r3
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002ddc:	b2da      	uxtb	r2, r3
 8002dde:	2380      	movs	r3, #128	@ 0x80
 8002de0:	049c      	lsls	r4, r3, #18
 8002de2:	230a      	movs	r3, #10
 8002de4:	18fb      	adds	r3, r7, r3
 8002de6:	8819      	ldrh	r1, [r3, #0]
 8002de8:	68f8      	ldr	r0, [r7, #12]
 8002dea:	2300      	movs	r3, #0
 8002dec:	9300      	str	r3, [sp, #0]
 8002dee:	0023      	movs	r3, r4
 8002df0:	f000 fbd4 	bl	800359c <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002df8:	b29b      	uxth	r3, r3
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d198      	bne.n	8002d30 <HAL_I2C_Master_Transmit+0x12c>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002dfe:	693a      	ldr	r2, [r7, #16]
 8002e00:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	0018      	movs	r0, r3
 8002e06:	f000 f9ef 	bl	80031e8 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002e0a:	1e03      	subs	r3, r0, #0
 8002e0c:	d001      	beq.n	8002e12 <HAL_I2C_Master_Transmit+0x20e>
    {
      return HAL_ERROR;
 8002e0e:	2301      	movs	r3, #1
 8002e10:	e01a      	b.n	8002e48 <HAL_I2C_Master_Transmit+0x244>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	2220      	movs	r2, #32
 8002e18:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	685a      	ldr	r2, [r3, #4]
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	490b      	ldr	r1, [pc, #44]	@ (8002e54 <HAL_I2C_Master_Transmit+0x250>)
 8002e26:	400a      	ands	r2, r1
 8002e28:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002e2a:	68fb      	ldr	r3, [r7, #12]
 8002e2c:	2241      	movs	r2, #65	@ 0x41
 8002e2e:	2120      	movs	r1, #32
 8002e30:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	2242      	movs	r2, #66	@ 0x42
 8002e36:	2100      	movs	r1, #0
 8002e38:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	2240      	movs	r2, #64	@ 0x40
 8002e3e:	2100      	movs	r1, #0
 8002e40:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8002e42:	2300      	movs	r3, #0
 8002e44:	e000      	b.n	8002e48 <HAL_I2C_Master_Transmit+0x244>
  }
  else
  {
    return HAL_BUSY;
 8002e46:	2302      	movs	r3, #2
  }
}
 8002e48:	0018      	movs	r0, r3
 8002e4a:	46bd      	mov	sp, r7
 8002e4c:	b007      	add	sp, #28
 8002e4e:	bd90      	pop	{r4, r7, pc}
 8002e50:	80002000 	.word	0x80002000
 8002e54:	fe00e800 	.word	0xfe00e800

08002e58 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8002e58:	b590      	push	{r4, r7, lr}
 8002e5a:	b089      	sub	sp, #36	@ 0x24
 8002e5c:	af02      	add	r7, sp, #8
 8002e5e:	60f8      	str	r0, [r7, #12]
 8002e60:	0008      	movs	r0, r1
 8002e62:	607a      	str	r2, [r7, #4]
 8002e64:	0019      	movs	r1, r3
 8002e66:	230a      	movs	r3, #10
 8002e68:	18fb      	adds	r3, r7, r3
 8002e6a:	1c02      	adds	r2, r0, #0
 8002e6c:	801a      	strh	r2, [r3, #0]
 8002e6e:	2308      	movs	r3, #8
 8002e70:	18fb      	adds	r3, r7, r3
 8002e72:	1c0a      	adds	r2, r1, #0
 8002e74:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	2241      	movs	r2, #65	@ 0x41
 8002e7a:	5c9b      	ldrb	r3, [r3, r2]
 8002e7c:	b2db      	uxtb	r3, r3
 8002e7e:	2b20      	cmp	r3, #32
 8002e80:	d000      	beq.n	8002e84 <HAL_I2C_Master_Receive+0x2c>
 8002e82:	e0e8      	b.n	8003056 <HAL_I2C_Master_Receive+0x1fe>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	2240      	movs	r2, #64	@ 0x40
 8002e88:	5c9b      	ldrb	r3, [r3, r2]
 8002e8a:	2b01      	cmp	r3, #1
 8002e8c:	d101      	bne.n	8002e92 <HAL_I2C_Master_Receive+0x3a>
 8002e8e:	2302      	movs	r3, #2
 8002e90:	e0e2      	b.n	8003058 <HAL_I2C_Master_Receive+0x200>
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	2240      	movs	r2, #64	@ 0x40
 8002e96:	2101      	movs	r1, #1
 8002e98:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002e9a:	f7ff fb37 	bl	800250c <HAL_GetTick>
 8002e9e:	0003      	movs	r3, r0
 8002ea0:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002ea2:	2380      	movs	r3, #128	@ 0x80
 8002ea4:	0219      	lsls	r1, r3, #8
 8002ea6:	68f8      	ldr	r0, [r7, #12]
 8002ea8:	697b      	ldr	r3, [r7, #20]
 8002eaa:	9300      	str	r3, [sp, #0]
 8002eac:	2319      	movs	r3, #25
 8002eae:	2201      	movs	r2, #1
 8002eb0:	f000 f8fc 	bl	80030ac <I2C_WaitOnFlagUntilTimeout>
 8002eb4:	1e03      	subs	r3, r0, #0
 8002eb6:	d001      	beq.n	8002ebc <HAL_I2C_Master_Receive+0x64>
    {
      return HAL_ERROR;
 8002eb8:	2301      	movs	r3, #1
 8002eba:	e0cd      	b.n	8003058 <HAL_I2C_Master_Receive+0x200>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002ebc:	68fb      	ldr	r3, [r7, #12]
 8002ebe:	2241      	movs	r2, #65	@ 0x41
 8002ec0:	2122      	movs	r1, #34	@ 0x22
 8002ec2:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	2242      	movs	r2, #66	@ 0x42
 8002ec8:	2110      	movs	r1, #16
 8002eca:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	2200      	movs	r2, #0
 8002ed0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002ed2:	68fb      	ldr	r3, [r7, #12]
 8002ed4:	687a      	ldr	r2, [r7, #4]
 8002ed6:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	2208      	movs	r2, #8
 8002edc:	18ba      	adds	r2, r7, r2
 8002ede:	8812      	ldrh	r2, [r2, #0]
 8002ee0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	2200      	movs	r2, #0
 8002ee6:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002eec:	b29b      	uxth	r3, r3
 8002eee:	2bff      	cmp	r3, #255	@ 0xff
 8002ef0:	d911      	bls.n	8002f16 <HAL_I2C_Master_Receive+0xbe>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	22ff      	movs	r2, #255	@ 0xff
 8002ef6:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002efc:	b2da      	uxtb	r2, r3
 8002efe:	2380      	movs	r3, #128	@ 0x80
 8002f00:	045c      	lsls	r4, r3, #17
 8002f02:	230a      	movs	r3, #10
 8002f04:	18fb      	adds	r3, r7, r3
 8002f06:	8819      	ldrh	r1, [r3, #0]
 8002f08:	68f8      	ldr	r0, [r7, #12]
 8002f0a:	4b55      	ldr	r3, [pc, #340]	@ (8003060 <HAL_I2C_Master_Receive+0x208>)
 8002f0c:	9300      	str	r3, [sp, #0]
 8002f0e:	0023      	movs	r3, r4
 8002f10:	f000 fb44 	bl	800359c <I2C_TransferConfig>
 8002f14:	e076      	b.n	8003004 <HAL_I2C_Master_Receive+0x1ac>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002f1a:	b29a      	uxth	r2, r3
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002f24:	b2da      	uxtb	r2, r3
 8002f26:	2380      	movs	r3, #128	@ 0x80
 8002f28:	049c      	lsls	r4, r3, #18
 8002f2a:	230a      	movs	r3, #10
 8002f2c:	18fb      	adds	r3, r7, r3
 8002f2e:	8819      	ldrh	r1, [r3, #0]
 8002f30:	68f8      	ldr	r0, [r7, #12]
 8002f32:	4b4b      	ldr	r3, [pc, #300]	@ (8003060 <HAL_I2C_Master_Receive+0x208>)
 8002f34:	9300      	str	r3, [sp, #0]
 8002f36:	0023      	movs	r3, r4
 8002f38:	f000 fb30 	bl	800359c <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 8002f3c:	e062      	b.n	8003004 <HAL_I2C_Master_Receive+0x1ac>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002f3e:	697a      	ldr	r2, [r7, #20]
 8002f40:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	0018      	movs	r0, r3
 8002f46:	f000 f993 	bl	8003270 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002f4a:	1e03      	subs	r3, r0, #0
 8002f4c:	d001      	beq.n	8002f52 <HAL_I2C_Master_Receive+0xfa>
      {
        return HAL_ERROR;
 8002f4e:	2301      	movs	r3, #1
 8002f50:	e082      	b.n	8003058 <HAL_I2C_Master_Receive+0x200>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f5c:	b2d2      	uxtb	r2, r2
 8002f5e:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f64:	1c5a      	adds	r2, r3, #1
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002f6e:	3b01      	subs	r3, #1
 8002f70:	b29a      	uxth	r2, r3
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002f7a:	b29b      	uxth	r3, r3
 8002f7c:	3b01      	subs	r3, #1
 8002f7e:	b29a      	uxth	r2, r3
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002f84:	68fb      	ldr	r3, [r7, #12]
 8002f86:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002f88:	b29b      	uxth	r3, r3
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d03a      	beq.n	8003004 <HAL_I2C_Master_Receive+0x1ac>
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d136      	bne.n	8003004 <HAL_I2C_Master_Receive+0x1ac>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002f96:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002f98:	68f8      	ldr	r0, [r7, #12]
 8002f9a:	697b      	ldr	r3, [r7, #20]
 8002f9c:	9300      	str	r3, [sp, #0]
 8002f9e:	0013      	movs	r3, r2
 8002fa0:	2200      	movs	r2, #0
 8002fa2:	2180      	movs	r1, #128	@ 0x80
 8002fa4:	f000 f882 	bl	80030ac <I2C_WaitOnFlagUntilTimeout>
 8002fa8:	1e03      	subs	r3, r0, #0
 8002faa:	d001      	beq.n	8002fb0 <HAL_I2C_Master_Receive+0x158>
        {
          return HAL_ERROR;
 8002fac:	2301      	movs	r3, #1
 8002fae:	e053      	b.n	8003058 <HAL_I2C_Master_Receive+0x200>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002fb4:	b29b      	uxth	r3, r3
 8002fb6:	2bff      	cmp	r3, #255	@ 0xff
 8002fb8:	d911      	bls.n	8002fde <HAL_I2C_Master_Receive+0x186>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	22ff      	movs	r2, #255	@ 0xff
 8002fbe:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002fc0:	68fb      	ldr	r3, [r7, #12]
 8002fc2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002fc4:	b2da      	uxtb	r2, r3
 8002fc6:	2380      	movs	r3, #128	@ 0x80
 8002fc8:	045c      	lsls	r4, r3, #17
 8002fca:	230a      	movs	r3, #10
 8002fcc:	18fb      	adds	r3, r7, r3
 8002fce:	8819      	ldrh	r1, [r3, #0]
 8002fd0:	68f8      	ldr	r0, [r7, #12]
 8002fd2:	2300      	movs	r3, #0
 8002fd4:	9300      	str	r3, [sp, #0]
 8002fd6:	0023      	movs	r3, r4
 8002fd8:	f000 fae0 	bl	800359c <I2C_TransferConfig>
 8002fdc:	e012      	b.n	8003004 <HAL_I2C_Master_Receive+0x1ac>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002fe2:	b29a      	uxth	r2, r3
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002fec:	b2da      	uxtb	r2, r3
 8002fee:	2380      	movs	r3, #128	@ 0x80
 8002ff0:	049c      	lsls	r4, r3, #18
 8002ff2:	230a      	movs	r3, #10
 8002ff4:	18fb      	adds	r3, r7, r3
 8002ff6:	8819      	ldrh	r1, [r3, #0]
 8002ff8:	68f8      	ldr	r0, [r7, #12]
 8002ffa:	2300      	movs	r3, #0
 8002ffc:	9300      	str	r3, [sp, #0]
 8002ffe:	0023      	movs	r3, r4
 8003000:	f000 facc 	bl	800359c <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003008:	b29b      	uxth	r3, r3
 800300a:	2b00      	cmp	r3, #0
 800300c:	d197      	bne.n	8002f3e <HAL_I2C_Master_Receive+0xe6>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800300e:	697a      	ldr	r2, [r7, #20]
 8003010:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	0018      	movs	r0, r3
 8003016:	f000 f8e7 	bl	80031e8 <I2C_WaitOnSTOPFlagUntilTimeout>
 800301a:	1e03      	subs	r3, r0, #0
 800301c:	d001      	beq.n	8003022 <HAL_I2C_Master_Receive+0x1ca>
    {
      return HAL_ERROR;
 800301e:	2301      	movs	r3, #1
 8003020:	e01a      	b.n	8003058 <HAL_I2C_Master_Receive+0x200>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	2220      	movs	r2, #32
 8003028:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	685a      	ldr	r2, [r3, #4]
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	490b      	ldr	r1, [pc, #44]	@ (8003064 <HAL_I2C_Master_Receive+0x20c>)
 8003036:	400a      	ands	r2, r1
 8003038:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	2241      	movs	r2, #65	@ 0x41
 800303e:	2120      	movs	r1, #32
 8003040:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003042:	68fb      	ldr	r3, [r7, #12]
 8003044:	2242      	movs	r2, #66	@ 0x42
 8003046:	2100      	movs	r1, #0
 8003048:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	2240      	movs	r2, #64	@ 0x40
 800304e:	2100      	movs	r1, #0
 8003050:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8003052:	2300      	movs	r3, #0
 8003054:	e000      	b.n	8003058 <HAL_I2C_Master_Receive+0x200>
  }
  else
  {
    return HAL_BUSY;
 8003056:	2302      	movs	r3, #2
  }
}
 8003058:	0018      	movs	r0, r3
 800305a:	46bd      	mov	sp, r7
 800305c:	b007      	add	sp, #28
 800305e:	bd90      	pop	{r4, r7, pc}
 8003060:	80002400 	.word	0x80002400
 8003064:	fe00e800 	.word	0xfe00e800

08003068 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8003068:	b580      	push	{r7, lr}
 800306a:	b082      	sub	sp, #8
 800306c:	af00      	add	r7, sp, #0
 800306e:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	699b      	ldr	r3, [r3, #24]
 8003076:	2202      	movs	r2, #2
 8003078:	4013      	ands	r3, r2
 800307a:	2b02      	cmp	r3, #2
 800307c:	d103      	bne.n	8003086 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	2200      	movs	r2, #0
 8003084:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	699b      	ldr	r3, [r3, #24]
 800308c:	2201      	movs	r2, #1
 800308e:	4013      	ands	r3, r2
 8003090:	2b01      	cmp	r3, #1
 8003092:	d007      	beq.n	80030a4 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	699a      	ldr	r2, [r3, #24]
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	2101      	movs	r1, #1
 80030a0:	430a      	orrs	r2, r1
 80030a2:	619a      	str	r2, [r3, #24]
  }
}
 80030a4:	46c0      	nop			@ (mov r8, r8)
 80030a6:	46bd      	mov	sp, r7
 80030a8:	b002      	add	sp, #8
 80030aa:	bd80      	pop	{r7, pc}

080030ac <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80030ac:	b580      	push	{r7, lr}
 80030ae:	b084      	sub	sp, #16
 80030b0:	af00      	add	r7, sp, #0
 80030b2:	60f8      	str	r0, [r7, #12]
 80030b4:	60b9      	str	r1, [r7, #8]
 80030b6:	603b      	str	r3, [r7, #0]
 80030b8:	1dfb      	adds	r3, r7, #7
 80030ba:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80030bc:	e03a      	b.n	8003134 <I2C_WaitOnFlagUntilTimeout+0x88>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80030be:	69ba      	ldr	r2, [r7, #24]
 80030c0:	6839      	ldr	r1, [r7, #0]
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	0018      	movs	r0, r3
 80030c6:	f000 f971 	bl	80033ac <I2C_IsErrorOccurred>
 80030ca:	1e03      	subs	r3, r0, #0
 80030cc:	d001      	beq.n	80030d2 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 80030ce:	2301      	movs	r3, #1
 80030d0:	e040      	b.n	8003154 <I2C_WaitOnFlagUntilTimeout+0xa8>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80030d2:	683b      	ldr	r3, [r7, #0]
 80030d4:	3301      	adds	r3, #1
 80030d6:	d02d      	beq.n	8003134 <I2C_WaitOnFlagUntilTimeout+0x88>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80030d8:	f7ff fa18 	bl	800250c <HAL_GetTick>
 80030dc:	0002      	movs	r2, r0
 80030de:	69bb      	ldr	r3, [r7, #24]
 80030e0:	1ad3      	subs	r3, r2, r3
 80030e2:	683a      	ldr	r2, [r7, #0]
 80030e4:	429a      	cmp	r2, r3
 80030e6:	d302      	bcc.n	80030ee <I2C_WaitOnFlagUntilTimeout+0x42>
 80030e8:	683b      	ldr	r3, [r7, #0]
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d122      	bne.n	8003134 <I2C_WaitOnFlagUntilTimeout+0x88>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	699b      	ldr	r3, [r3, #24]
 80030f4:	68ba      	ldr	r2, [r7, #8]
 80030f6:	4013      	ands	r3, r2
 80030f8:	68ba      	ldr	r2, [r7, #8]
 80030fa:	1ad3      	subs	r3, r2, r3
 80030fc:	425a      	negs	r2, r3
 80030fe:	4153      	adcs	r3, r2
 8003100:	b2db      	uxtb	r3, r3
 8003102:	001a      	movs	r2, r3
 8003104:	1dfb      	adds	r3, r7, #7
 8003106:	781b      	ldrb	r3, [r3, #0]
 8003108:	429a      	cmp	r2, r3
 800310a:	d113      	bne.n	8003134 <I2C_WaitOnFlagUntilTimeout+0x88>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003110:	2220      	movs	r2, #32
 8003112:	431a      	orrs	r2, r3
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	2241      	movs	r2, #65	@ 0x41
 800311c:	2120      	movs	r1, #32
 800311e:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	2242      	movs	r2, #66	@ 0x42
 8003124:	2100      	movs	r1, #0
 8003126:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	2240      	movs	r2, #64	@ 0x40
 800312c:	2100      	movs	r1, #0
 800312e:	5499      	strb	r1, [r3, r2]
          return HAL_ERROR;
 8003130:	2301      	movs	r3, #1
 8003132:	e00f      	b.n	8003154 <I2C_WaitOnFlagUntilTimeout+0xa8>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	699b      	ldr	r3, [r3, #24]
 800313a:	68ba      	ldr	r2, [r7, #8]
 800313c:	4013      	ands	r3, r2
 800313e:	68ba      	ldr	r2, [r7, #8]
 8003140:	1ad3      	subs	r3, r2, r3
 8003142:	425a      	negs	r2, r3
 8003144:	4153      	adcs	r3, r2
 8003146:	b2db      	uxtb	r3, r3
 8003148:	001a      	movs	r2, r3
 800314a:	1dfb      	adds	r3, r7, #7
 800314c:	781b      	ldrb	r3, [r3, #0]
 800314e:	429a      	cmp	r2, r3
 8003150:	d0b5      	beq.n	80030be <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003152:	2300      	movs	r3, #0
}
 8003154:	0018      	movs	r0, r3
 8003156:	46bd      	mov	sp, r7
 8003158:	b004      	add	sp, #16
 800315a:	bd80      	pop	{r7, pc}

0800315c <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800315c:	b580      	push	{r7, lr}
 800315e:	b084      	sub	sp, #16
 8003160:	af00      	add	r7, sp, #0
 8003162:	60f8      	str	r0, [r7, #12]
 8003164:	60b9      	str	r1, [r7, #8]
 8003166:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003168:	e032      	b.n	80031d0 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800316a:	687a      	ldr	r2, [r7, #4]
 800316c:	68b9      	ldr	r1, [r7, #8]
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	0018      	movs	r0, r3
 8003172:	f000 f91b 	bl	80033ac <I2C_IsErrorOccurred>
 8003176:	1e03      	subs	r3, r0, #0
 8003178:	d001      	beq.n	800317e <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800317a:	2301      	movs	r3, #1
 800317c:	e030      	b.n	80031e0 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800317e:	68bb      	ldr	r3, [r7, #8]
 8003180:	3301      	adds	r3, #1
 8003182:	d025      	beq.n	80031d0 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003184:	f7ff f9c2 	bl	800250c <HAL_GetTick>
 8003188:	0002      	movs	r2, r0
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	1ad3      	subs	r3, r2, r3
 800318e:	68ba      	ldr	r2, [r7, #8]
 8003190:	429a      	cmp	r2, r3
 8003192:	d302      	bcc.n	800319a <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 8003194:	68bb      	ldr	r3, [r7, #8]
 8003196:	2b00      	cmp	r3, #0
 8003198:	d11a      	bne.n	80031d0 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	699b      	ldr	r3, [r3, #24]
 80031a0:	2202      	movs	r2, #2
 80031a2:	4013      	ands	r3, r2
 80031a4:	2b02      	cmp	r3, #2
 80031a6:	d013      	beq.n	80031d0 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80031ac:	2220      	movs	r2, #32
 80031ae:	431a      	orrs	r2, r3
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	2241      	movs	r2, #65	@ 0x41
 80031b8:	2120      	movs	r1, #32
 80031ba:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	2242      	movs	r2, #66	@ 0x42
 80031c0:	2100      	movs	r1, #0
 80031c2:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	2240      	movs	r2, #64	@ 0x40
 80031c8:	2100      	movs	r1, #0
 80031ca:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 80031cc:	2301      	movs	r3, #1
 80031ce:	e007      	b.n	80031e0 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	699b      	ldr	r3, [r3, #24]
 80031d6:	2202      	movs	r2, #2
 80031d8:	4013      	ands	r3, r2
 80031da:	2b02      	cmp	r3, #2
 80031dc:	d1c5      	bne.n	800316a <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80031de:	2300      	movs	r3, #0
}
 80031e0:	0018      	movs	r0, r3
 80031e2:	46bd      	mov	sp, r7
 80031e4:	b004      	add	sp, #16
 80031e6:	bd80      	pop	{r7, pc}

080031e8 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80031e8:	b580      	push	{r7, lr}
 80031ea:	b084      	sub	sp, #16
 80031ec:	af00      	add	r7, sp, #0
 80031ee:	60f8      	str	r0, [r7, #12]
 80031f0:	60b9      	str	r1, [r7, #8]
 80031f2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80031f4:	e02f      	b.n	8003256 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80031f6:	687a      	ldr	r2, [r7, #4]
 80031f8:	68b9      	ldr	r1, [r7, #8]
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	0018      	movs	r0, r3
 80031fe:	f000 f8d5 	bl	80033ac <I2C_IsErrorOccurred>
 8003202:	1e03      	subs	r3, r0, #0
 8003204:	d001      	beq.n	800320a <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003206:	2301      	movs	r3, #1
 8003208:	e02d      	b.n	8003266 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800320a:	f7ff f97f 	bl	800250c <HAL_GetTick>
 800320e:	0002      	movs	r2, r0
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	1ad3      	subs	r3, r2, r3
 8003214:	68ba      	ldr	r2, [r7, #8]
 8003216:	429a      	cmp	r2, r3
 8003218:	d302      	bcc.n	8003220 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800321a:	68bb      	ldr	r3, [r7, #8]
 800321c:	2b00      	cmp	r3, #0
 800321e:	d11a      	bne.n	8003256 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	699b      	ldr	r3, [r3, #24]
 8003226:	2220      	movs	r2, #32
 8003228:	4013      	ands	r3, r2
 800322a:	2b20      	cmp	r3, #32
 800322c:	d013      	beq.n	8003256 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003232:	2220      	movs	r2, #32
 8003234:	431a      	orrs	r2, r3
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	2241      	movs	r2, #65	@ 0x41
 800323e:	2120      	movs	r1, #32
 8003240:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	2242      	movs	r2, #66	@ 0x42
 8003246:	2100      	movs	r1, #0
 8003248:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	2240      	movs	r2, #64	@ 0x40
 800324e:	2100      	movs	r1, #0
 8003250:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8003252:	2301      	movs	r3, #1
 8003254:	e007      	b.n	8003266 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	699b      	ldr	r3, [r3, #24]
 800325c:	2220      	movs	r2, #32
 800325e:	4013      	ands	r3, r2
 8003260:	2b20      	cmp	r3, #32
 8003262:	d1c8      	bne.n	80031f6 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003264:	2300      	movs	r3, #0
}
 8003266:	0018      	movs	r0, r3
 8003268:	46bd      	mov	sp, r7
 800326a:	b004      	add	sp, #16
 800326c:	bd80      	pop	{r7, pc}
	...

08003270 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003270:	b580      	push	{r7, lr}
 8003272:	b086      	sub	sp, #24
 8003274:	af00      	add	r7, sp, #0
 8003276:	60f8      	str	r0, [r7, #12]
 8003278:	60b9      	str	r1, [r7, #8]
 800327a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800327c:	2317      	movs	r3, #23
 800327e:	18fb      	adds	r3, r7, r3
 8003280:	2200      	movs	r2, #0
 8003282:	701a      	strb	r2, [r3, #0]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8003284:	e07b      	b.n	800337e <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003286:	687a      	ldr	r2, [r7, #4]
 8003288:	68b9      	ldr	r1, [r7, #8]
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	0018      	movs	r0, r3
 800328e:	f000 f88d 	bl	80033ac <I2C_IsErrorOccurred>
 8003292:	1e03      	subs	r3, r0, #0
 8003294:	d003      	beq.n	800329e <I2C_WaitOnRXNEFlagUntilTimeout+0x2e>
    {
      status = HAL_ERROR;
 8003296:	2317      	movs	r3, #23
 8003298:	18fb      	adds	r3, r7, r3
 800329a:	2201      	movs	r2, #1
 800329c:	701a      	strb	r2, [r3, #0]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	699b      	ldr	r3, [r3, #24]
 80032a4:	2220      	movs	r2, #32
 80032a6:	4013      	ands	r3, r2
 80032a8:	2b20      	cmp	r3, #32
 80032aa:	d140      	bne.n	800332e <I2C_WaitOnRXNEFlagUntilTimeout+0xbe>
 80032ac:	2117      	movs	r1, #23
 80032ae:	187b      	adds	r3, r7, r1
 80032b0:	781b      	ldrb	r3, [r3, #0]
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d13b      	bne.n	800332e <I2C_WaitOnRXNEFlagUntilTimeout+0xbe>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	699b      	ldr	r3, [r3, #24]
 80032bc:	2204      	movs	r2, #4
 80032be:	4013      	ands	r3, r2
 80032c0:	2b04      	cmp	r3, #4
 80032c2:	d106      	bne.n	80032d2 <I2C_WaitOnRXNEFlagUntilTimeout+0x62>
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	d002      	beq.n	80032d2 <I2C_WaitOnRXNEFlagUntilTimeout+0x62>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 80032cc:	187b      	adds	r3, r7, r1
 80032ce:	2200      	movs	r2, #0
 80032d0:	701a      	strb	r2, [r3, #0]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	699b      	ldr	r3, [r3, #24]
 80032d8:	2210      	movs	r2, #16
 80032da:	4013      	ands	r3, r2
 80032dc:	2b10      	cmp	r3, #16
 80032de:	d123      	bne.n	8003328 <I2C_WaitOnRXNEFlagUntilTimeout+0xb8>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	2210      	movs	r2, #16
 80032e6:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	2204      	movs	r2, #4
 80032ec:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	2220      	movs	r2, #32
 80032f4:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	685a      	ldr	r2, [r3, #4]
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	4929      	ldr	r1, [pc, #164]	@ (80033a8 <I2C_WaitOnRXNEFlagUntilTimeout+0x138>)
 8003302:	400a      	ands	r2, r1
 8003304:	605a      	str	r2, [r3, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	2241      	movs	r2, #65	@ 0x41
 800330a:	2120      	movs	r1, #32
 800330c:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	2242      	movs	r2, #66	@ 0x42
 8003312:	2100      	movs	r1, #0
 8003314:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003316:	68fb      	ldr	r3, [r7, #12]
 8003318:	2240      	movs	r2, #64	@ 0x40
 800331a:	2100      	movs	r1, #0
 800331c:	5499      	strb	r1, [r3, r2]

        status = HAL_ERROR;
 800331e:	2317      	movs	r3, #23
 8003320:	18fb      	adds	r3, r7, r3
 8003322:	2201      	movs	r2, #1
 8003324:	701a      	strb	r2, [r3, #0]
 8003326:	e002      	b.n	800332e <I2C_WaitOnRXNEFlagUntilTimeout+0xbe>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	2200      	movs	r2, #0
 800332c:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 800332e:	f7ff f8ed 	bl	800250c <HAL_GetTick>
 8003332:	0002      	movs	r2, r0
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	1ad3      	subs	r3, r2, r3
 8003338:	68ba      	ldr	r2, [r7, #8]
 800333a:	429a      	cmp	r2, r3
 800333c:	d302      	bcc.n	8003344 <I2C_WaitOnRXNEFlagUntilTimeout+0xd4>
 800333e:	68bb      	ldr	r3, [r7, #8]
 8003340:	2b00      	cmp	r3, #0
 8003342:	d11c      	bne.n	800337e <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
 8003344:	2017      	movs	r0, #23
 8003346:	183b      	adds	r3, r7, r0
 8003348:	781b      	ldrb	r3, [r3, #0]
 800334a:	2b00      	cmp	r3, #0
 800334c:	d117      	bne.n	800337e <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	699b      	ldr	r3, [r3, #24]
 8003354:	2204      	movs	r2, #4
 8003356:	4013      	ands	r3, r2
 8003358:	2b04      	cmp	r3, #4
 800335a:	d010      	beq.n	800337e <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003360:	2220      	movs	r2, #32
 8003362:	431a      	orrs	r2, r3
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	2241      	movs	r2, #65	@ 0x41
 800336c:	2120      	movs	r1, #32
 800336e:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	2240      	movs	r2, #64	@ 0x40
 8003374:	2100      	movs	r1, #0
 8003376:	5499      	strb	r1, [r3, r2]

        status = HAL_ERROR;
 8003378:	183b      	adds	r3, r7, r0
 800337a:	2201      	movs	r2, #1
 800337c:	701a      	strb	r2, [r3, #0]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	699b      	ldr	r3, [r3, #24]
 8003384:	2204      	movs	r2, #4
 8003386:	4013      	ands	r3, r2
 8003388:	2b04      	cmp	r3, #4
 800338a:	d005      	beq.n	8003398 <I2C_WaitOnRXNEFlagUntilTimeout+0x128>
 800338c:	2317      	movs	r3, #23
 800338e:	18fb      	adds	r3, r7, r3
 8003390:	781b      	ldrb	r3, [r3, #0]
 8003392:	2b00      	cmp	r3, #0
 8003394:	d100      	bne.n	8003398 <I2C_WaitOnRXNEFlagUntilTimeout+0x128>
 8003396:	e776      	b.n	8003286 <I2C_WaitOnRXNEFlagUntilTimeout+0x16>
      }
    }
  }
  return status;
 8003398:	2317      	movs	r3, #23
 800339a:	18fb      	adds	r3, r7, r3
 800339c:	781b      	ldrb	r3, [r3, #0]
}
 800339e:	0018      	movs	r0, r3
 80033a0:	46bd      	mov	sp, r7
 80033a2:	b006      	add	sp, #24
 80033a4:	bd80      	pop	{r7, pc}
 80033a6:	46c0      	nop			@ (mov r8, r8)
 80033a8:	fe00e800 	.word	0xfe00e800

080033ac <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80033ac:	b580      	push	{r7, lr}
 80033ae:	b08a      	sub	sp, #40	@ 0x28
 80033b0:	af00      	add	r7, sp, #0
 80033b2:	60f8      	str	r0, [r7, #12]
 80033b4:	60b9      	str	r1, [r7, #8]
 80033b6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80033b8:	2327      	movs	r3, #39	@ 0x27
 80033ba:	18fb      	adds	r3, r7, r3
 80033bc:	2200      	movs	r2, #0
 80033be:	701a      	strb	r2, [r3, #0]
  uint32_t itflag   = hi2c->Instance->ISR;
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	699b      	ldr	r3, [r3, #24]
 80033c6:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80033c8:	2300      	movs	r3, #0
 80033ca:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80033d0:	69bb      	ldr	r3, [r7, #24]
 80033d2:	2210      	movs	r2, #16
 80033d4:	4013      	ands	r3, r2
 80033d6:	d100      	bne.n	80033da <I2C_IsErrorOccurred+0x2e>
 80033d8:	e079      	b.n	80034ce <I2C_IsErrorOccurred+0x122>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	2210      	movs	r2, #16
 80033e0:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80033e2:	e057      	b.n	8003494 <I2C_IsErrorOccurred+0xe8>
 80033e4:	2227      	movs	r2, #39	@ 0x27
 80033e6:	18bb      	adds	r3, r7, r2
 80033e8:	18ba      	adds	r2, r7, r2
 80033ea:	7812      	ldrb	r2, [r2, #0]
 80033ec:	701a      	strb	r2, [r3, #0]
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80033ee:	68bb      	ldr	r3, [r7, #8]
 80033f0:	3301      	adds	r3, #1
 80033f2:	d04f      	beq.n	8003494 <I2C_IsErrorOccurred+0xe8>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80033f4:	f7ff f88a 	bl	800250c <HAL_GetTick>
 80033f8:	0002      	movs	r2, r0
 80033fa:	69fb      	ldr	r3, [r7, #28]
 80033fc:	1ad3      	subs	r3, r2, r3
 80033fe:	68ba      	ldr	r2, [r7, #8]
 8003400:	429a      	cmp	r2, r3
 8003402:	d302      	bcc.n	800340a <I2C_IsErrorOccurred+0x5e>
 8003404:	68bb      	ldr	r3, [r7, #8]
 8003406:	2b00      	cmp	r3, #0
 8003408:	d144      	bne.n	8003494 <I2C_IsErrorOccurred+0xe8>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	685a      	ldr	r2, [r3, #4]
 8003410:	2380      	movs	r3, #128	@ 0x80
 8003412:	01db      	lsls	r3, r3, #7
 8003414:	4013      	ands	r3, r2
 8003416:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8003418:	2013      	movs	r0, #19
 800341a:	183b      	adds	r3, r7, r0
 800341c:	68fa      	ldr	r2, [r7, #12]
 800341e:	2142      	movs	r1, #66	@ 0x42
 8003420:	5c52      	ldrb	r2, [r2, r1]
 8003422:	701a      	strb	r2, [r3, #0]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	699a      	ldr	r2, [r3, #24]
 800342a:	2380      	movs	r3, #128	@ 0x80
 800342c:	021b      	lsls	r3, r3, #8
 800342e:	401a      	ands	r2, r3
 8003430:	2380      	movs	r3, #128	@ 0x80
 8003432:	021b      	lsls	r3, r3, #8
 8003434:	429a      	cmp	r2, r3
 8003436:	d126      	bne.n	8003486 <I2C_IsErrorOccurred+0xda>
 8003438:	697a      	ldr	r2, [r7, #20]
 800343a:	2380      	movs	r3, #128	@ 0x80
 800343c:	01db      	lsls	r3, r3, #7
 800343e:	429a      	cmp	r2, r3
 8003440:	d021      	beq.n	8003486 <I2C_IsErrorOccurred+0xda>
              (tmp1 != I2C_CR2_STOP) && \
 8003442:	183b      	adds	r3, r7, r0
 8003444:	781b      	ldrb	r3, [r3, #0]
 8003446:	2b20      	cmp	r3, #32
 8003448:	d01d      	beq.n	8003486 <I2C_IsErrorOccurred+0xda>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800344a:	68fb      	ldr	r3, [r7, #12]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	685a      	ldr	r2, [r3, #4]
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	2180      	movs	r1, #128	@ 0x80
 8003456:	01c9      	lsls	r1, r1, #7
 8003458:	430a      	orrs	r2, r1
 800345a:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800345c:	f7ff f856 	bl	800250c <HAL_GetTick>
 8003460:	0003      	movs	r3, r0
 8003462:	61fb      	str	r3, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003464:	e00f      	b.n	8003486 <I2C_IsErrorOccurred+0xda>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8003466:	f7ff f851 	bl	800250c <HAL_GetTick>
 800346a:	0002      	movs	r2, r0
 800346c:	69fb      	ldr	r3, [r7, #28]
 800346e:	1ad3      	subs	r3, r2, r3
 8003470:	2b19      	cmp	r3, #25
 8003472:	d908      	bls.n	8003486 <I2C_IsErrorOccurred+0xda>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8003474:	6a3b      	ldr	r3, [r7, #32]
 8003476:	2220      	movs	r2, #32
 8003478:	4313      	orrs	r3, r2
 800347a:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 800347c:	2327      	movs	r3, #39	@ 0x27
 800347e:	18fb      	adds	r3, r7, r3
 8003480:	2201      	movs	r2, #1
 8003482:	701a      	strb	r2, [r3, #0]

              break;
 8003484:	e006      	b.n	8003494 <I2C_IsErrorOccurred+0xe8>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	699b      	ldr	r3, [r3, #24]
 800348c:	2220      	movs	r2, #32
 800348e:	4013      	ands	r3, r2
 8003490:	2b20      	cmp	r3, #32
 8003492:	d1e8      	bne.n	8003466 <I2C_IsErrorOccurred+0xba>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	699b      	ldr	r3, [r3, #24]
 800349a:	2220      	movs	r2, #32
 800349c:	4013      	ands	r3, r2
 800349e:	2b20      	cmp	r3, #32
 80034a0:	d004      	beq.n	80034ac <I2C_IsErrorOccurred+0x100>
 80034a2:	2327      	movs	r3, #39	@ 0x27
 80034a4:	18fb      	adds	r3, r7, r3
 80034a6:	781b      	ldrb	r3, [r3, #0]
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	d09b      	beq.n	80033e4 <I2C_IsErrorOccurred+0x38>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80034ac:	2327      	movs	r3, #39	@ 0x27
 80034ae:	18fb      	adds	r3, r7, r3
 80034b0:	781b      	ldrb	r3, [r3, #0]
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d103      	bne.n	80034be <I2C_IsErrorOccurred+0x112>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	2220      	movs	r2, #32
 80034bc:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80034be:	6a3b      	ldr	r3, [r7, #32]
 80034c0:	2204      	movs	r2, #4
 80034c2:	4313      	orrs	r3, r2
 80034c4:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80034c6:	2327      	movs	r3, #39	@ 0x27
 80034c8:	18fb      	adds	r3, r7, r3
 80034ca:	2201      	movs	r2, #1
 80034cc:	701a      	strb	r2, [r3, #0]
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	699b      	ldr	r3, [r3, #24]
 80034d4:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80034d6:	69ba      	ldr	r2, [r7, #24]
 80034d8:	2380      	movs	r3, #128	@ 0x80
 80034da:	005b      	lsls	r3, r3, #1
 80034dc:	4013      	ands	r3, r2
 80034de:	d00c      	beq.n	80034fa <I2C_IsErrorOccurred+0x14e>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80034e0:	6a3b      	ldr	r3, [r7, #32]
 80034e2:	2201      	movs	r2, #1
 80034e4:	4313      	orrs	r3, r2
 80034e6:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	2280      	movs	r2, #128	@ 0x80
 80034ee:	0052      	lsls	r2, r2, #1
 80034f0:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80034f2:	2327      	movs	r3, #39	@ 0x27
 80034f4:	18fb      	adds	r3, r7, r3
 80034f6:	2201      	movs	r2, #1
 80034f8:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80034fa:	69ba      	ldr	r2, [r7, #24]
 80034fc:	2380      	movs	r3, #128	@ 0x80
 80034fe:	00db      	lsls	r3, r3, #3
 8003500:	4013      	ands	r3, r2
 8003502:	d00c      	beq.n	800351e <I2C_IsErrorOccurred+0x172>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8003504:	6a3b      	ldr	r3, [r7, #32]
 8003506:	2208      	movs	r2, #8
 8003508:	4313      	orrs	r3, r2
 800350a:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	2280      	movs	r2, #128	@ 0x80
 8003512:	00d2      	lsls	r2, r2, #3
 8003514:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003516:	2327      	movs	r3, #39	@ 0x27
 8003518:	18fb      	adds	r3, r7, r3
 800351a:	2201      	movs	r2, #1
 800351c:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800351e:	69ba      	ldr	r2, [r7, #24]
 8003520:	2380      	movs	r3, #128	@ 0x80
 8003522:	009b      	lsls	r3, r3, #2
 8003524:	4013      	ands	r3, r2
 8003526:	d00c      	beq.n	8003542 <I2C_IsErrorOccurred+0x196>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8003528:	6a3b      	ldr	r3, [r7, #32]
 800352a:	2202      	movs	r2, #2
 800352c:	4313      	orrs	r3, r2
 800352e:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	2280      	movs	r2, #128	@ 0x80
 8003536:	0092      	lsls	r2, r2, #2
 8003538:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800353a:	2327      	movs	r3, #39	@ 0x27
 800353c:	18fb      	adds	r3, r7, r3
 800353e:	2201      	movs	r2, #1
 8003540:	701a      	strb	r2, [r3, #0]
  }

  if (status != HAL_OK)
 8003542:	2327      	movs	r3, #39	@ 0x27
 8003544:	18fb      	adds	r3, r7, r3
 8003546:	781b      	ldrb	r3, [r3, #0]
 8003548:	2b00      	cmp	r3, #0
 800354a:	d01d      	beq.n	8003588 <I2C_IsErrorOccurred+0x1dc>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	0018      	movs	r0, r3
 8003550:	f7ff fd8a 	bl	8003068 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	685a      	ldr	r2, [r3, #4]
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	490e      	ldr	r1, [pc, #56]	@ (8003598 <I2C_IsErrorOccurred+0x1ec>)
 8003560:	400a      	ands	r2, r1
 8003562:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= error_code;
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003568:	6a3b      	ldr	r3, [r7, #32]
 800356a:	431a      	orrs	r2, r3
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	2241      	movs	r2, #65	@ 0x41
 8003574:	2120      	movs	r1, #32
 8003576:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	2242      	movs	r2, #66	@ 0x42
 800357c:	2100      	movs	r1, #0
 800357e:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	2240      	movs	r2, #64	@ 0x40
 8003584:	2100      	movs	r1, #0
 8003586:	5499      	strb	r1, [r3, r2]
  }

  return status;
 8003588:	2327      	movs	r3, #39	@ 0x27
 800358a:	18fb      	adds	r3, r7, r3
 800358c:	781b      	ldrb	r3, [r3, #0]
}
 800358e:	0018      	movs	r0, r3
 8003590:	46bd      	mov	sp, r7
 8003592:	b00a      	add	sp, #40	@ 0x28
 8003594:	bd80      	pop	{r7, pc}
 8003596:	46c0      	nop			@ (mov r8, r8)
 8003598:	fe00e800 	.word	0xfe00e800

0800359c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800359c:	b590      	push	{r4, r7, lr}
 800359e:	b087      	sub	sp, #28
 80035a0:	af00      	add	r7, sp, #0
 80035a2:	60f8      	str	r0, [r7, #12]
 80035a4:	0008      	movs	r0, r1
 80035a6:	0011      	movs	r1, r2
 80035a8:	607b      	str	r3, [r7, #4]
 80035aa:	240a      	movs	r4, #10
 80035ac:	193b      	adds	r3, r7, r4
 80035ae:	1c02      	adds	r2, r0, #0
 80035b0:	801a      	strh	r2, [r3, #0]
 80035b2:	2009      	movs	r0, #9
 80035b4:	183b      	adds	r3, r7, r0
 80035b6:	1c0a      	adds	r2, r1, #0
 80035b8:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80035ba:	193b      	adds	r3, r7, r4
 80035bc:	881b      	ldrh	r3, [r3, #0]
 80035be:	059b      	lsls	r3, r3, #22
 80035c0:	0d9a      	lsrs	r2, r3, #22
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80035c2:	183b      	adds	r3, r7, r0
 80035c4:	781b      	ldrb	r3, [r3, #0]
 80035c6:	0419      	lsls	r1, r3, #16
 80035c8:	23ff      	movs	r3, #255	@ 0xff
 80035ca:	041b      	lsls	r3, r3, #16
 80035cc:	400b      	ands	r3, r1
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80035ce:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80035d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80035d6:	4313      	orrs	r3, r2
 80035d8:	005b      	lsls	r3, r3, #1
 80035da:	085b      	lsrs	r3, r3, #1
 80035dc:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	685b      	ldr	r3, [r3, #4]
 80035e4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80035e6:	0d51      	lsrs	r1, r2, #21
 80035e8:	2280      	movs	r2, #128	@ 0x80
 80035ea:	00d2      	lsls	r2, r2, #3
 80035ec:	400a      	ands	r2, r1
 80035ee:	4907      	ldr	r1, [pc, #28]	@ (800360c <I2C_TransferConfig+0x70>)
 80035f0:	430a      	orrs	r2, r1
 80035f2:	43d2      	mvns	r2, r2
 80035f4:	401a      	ands	r2, r3
 80035f6:	0011      	movs	r1, r2
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	697a      	ldr	r2, [r7, #20]
 80035fe:	430a      	orrs	r2, r1
 8003600:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8003602:	46c0      	nop			@ (mov r8, r8)
 8003604:	46bd      	mov	sp, r7
 8003606:	b007      	add	sp, #28
 8003608:	bd90      	pop	{r4, r7, pc}
 800360a:	46c0      	nop			@ (mov r8, r8)
 800360c:	03ff63ff 	.word	0x03ff63ff

08003610 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003610:	b580      	push	{r7, lr}
 8003612:	b082      	sub	sp, #8
 8003614:	af00      	add	r7, sp, #0
 8003616:	6078      	str	r0, [r7, #4]
 8003618:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	2241      	movs	r2, #65	@ 0x41
 800361e:	5c9b      	ldrb	r3, [r3, r2]
 8003620:	b2db      	uxtb	r3, r3
 8003622:	2b20      	cmp	r3, #32
 8003624:	d138      	bne.n	8003698 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	2240      	movs	r2, #64	@ 0x40
 800362a:	5c9b      	ldrb	r3, [r3, r2]
 800362c:	2b01      	cmp	r3, #1
 800362e:	d101      	bne.n	8003634 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003630:	2302      	movs	r3, #2
 8003632:	e032      	b.n	800369a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	2240      	movs	r2, #64	@ 0x40
 8003638:	2101      	movs	r1, #1
 800363a:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	2241      	movs	r2, #65	@ 0x41
 8003640:	2124      	movs	r1, #36	@ 0x24
 8003642:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	681a      	ldr	r2, [r3, #0]
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	2101      	movs	r1, #1
 8003650:	438a      	bics	r2, r1
 8003652:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	681a      	ldr	r2, [r3, #0]
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	4911      	ldr	r1, [pc, #68]	@ (80036a4 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8003660:	400a      	ands	r2, r1
 8003662:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	6819      	ldr	r1, [r3, #0]
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	683a      	ldr	r2, [r7, #0]
 8003670:	430a      	orrs	r2, r1
 8003672:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	681a      	ldr	r2, [r3, #0]
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	2101      	movs	r1, #1
 8003680:	430a      	orrs	r2, r1
 8003682:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	2241      	movs	r2, #65	@ 0x41
 8003688:	2120      	movs	r1, #32
 800368a:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	2240      	movs	r2, #64	@ 0x40
 8003690:	2100      	movs	r1, #0
 8003692:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8003694:	2300      	movs	r3, #0
 8003696:	e000      	b.n	800369a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003698:	2302      	movs	r3, #2
  }
}
 800369a:	0018      	movs	r0, r3
 800369c:	46bd      	mov	sp, r7
 800369e:	b002      	add	sp, #8
 80036a0:	bd80      	pop	{r7, pc}
 80036a2:	46c0      	nop			@ (mov r8, r8)
 80036a4:	ffffefff 	.word	0xffffefff

080036a8 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80036a8:	b580      	push	{r7, lr}
 80036aa:	b084      	sub	sp, #16
 80036ac:	af00      	add	r7, sp, #0
 80036ae:	6078      	str	r0, [r7, #4]
 80036b0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	2241      	movs	r2, #65	@ 0x41
 80036b6:	5c9b      	ldrb	r3, [r3, r2]
 80036b8:	b2db      	uxtb	r3, r3
 80036ba:	2b20      	cmp	r3, #32
 80036bc:	d139      	bne.n	8003732 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	2240      	movs	r2, #64	@ 0x40
 80036c2:	5c9b      	ldrb	r3, [r3, r2]
 80036c4:	2b01      	cmp	r3, #1
 80036c6:	d101      	bne.n	80036cc <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80036c8:	2302      	movs	r3, #2
 80036ca:	e033      	b.n	8003734 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	2240      	movs	r2, #64	@ 0x40
 80036d0:	2101      	movs	r1, #1
 80036d2:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	2241      	movs	r2, #65	@ 0x41
 80036d8:	2124      	movs	r1, #36	@ 0x24
 80036da:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	681a      	ldr	r2, [r3, #0]
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	2101      	movs	r1, #1
 80036e8:	438a      	bics	r2, r1
 80036ea:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	4a11      	ldr	r2, [pc, #68]	@ (800373c <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 80036f8:	4013      	ands	r3, r2
 80036fa:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80036fc:	683b      	ldr	r3, [r7, #0]
 80036fe:	021b      	lsls	r3, r3, #8
 8003700:	68fa      	ldr	r2, [r7, #12]
 8003702:	4313      	orrs	r3, r2
 8003704:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	68fa      	ldr	r2, [r7, #12]
 800370c:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	681a      	ldr	r2, [r3, #0]
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	2101      	movs	r1, #1
 800371a:	430a      	orrs	r2, r1
 800371c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	2241      	movs	r2, #65	@ 0x41
 8003722:	2120      	movs	r1, #32
 8003724:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	2240      	movs	r2, #64	@ 0x40
 800372a:	2100      	movs	r1, #0
 800372c:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800372e:	2300      	movs	r3, #0
 8003730:	e000      	b.n	8003734 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003732:	2302      	movs	r3, #2
  }
}
 8003734:	0018      	movs	r0, r3
 8003736:	46bd      	mov	sp, r7
 8003738:	b004      	add	sp, #16
 800373a:	bd80      	pop	{r7, pc}
 800373c:	fffff0ff 	.word	0xfffff0ff

08003740 <HAL_PWR_EnableBkUpAccess>:
  *         possible unwanted write accesses. All RTC & TAMP registers (backup
  *         registers included) and RCC BDCR register are concerned.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8003740:	b580      	push	{r7, lr}
 8003742:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003744:	4b04      	ldr	r3, [pc, #16]	@ (8003758 <HAL_PWR_EnableBkUpAccess+0x18>)
 8003746:	681a      	ldr	r2, [r3, #0]
 8003748:	4b03      	ldr	r3, [pc, #12]	@ (8003758 <HAL_PWR_EnableBkUpAccess+0x18>)
 800374a:	2180      	movs	r1, #128	@ 0x80
 800374c:	0049      	lsls	r1, r1, #1
 800374e:	430a      	orrs	r2, r1
 8003750:	601a      	str	r2, [r3, #0]
}
 8003752:	46c0      	nop			@ (mov r8, r8)
 8003754:	46bd      	mov	sp, r7
 8003756:	bd80      	pop	{r7, pc}
 8003758:	40007000 	.word	0x40007000

0800375c <HAL_PWR_DisableBkUpAccess>:
/**
  * @brief  Disable access to the backup domain
  * @retval None
  */
void HAL_PWR_DisableBkUpAccess(void)
{
 800375c:	b580      	push	{r7, lr}
 800375e:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->CR1, PWR_CR1_DBP);
 8003760:	4b04      	ldr	r3, [pc, #16]	@ (8003774 <HAL_PWR_DisableBkUpAccess+0x18>)
 8003762:	681a      	ldr	r2, [r3, #0]
 8003764:	4b03      	ldr	r3, [pc, #12]	@ (8003774 <HAL_PWR_DisableBkUpAccess+0x18>)
 8003766:	4904      	ldr	r1, [pc, #16]	@ (8003778 <HAL_PWR_DisableBkUpAccess+0x1c>)
 8003768:	400a      	ands	r2, r1
 800376a:	601a      	str	r2, [r3, #0]
}
 800376c:	46c0      	nop			@ (mov r8, r8)
 800376e:	46bd      	mov	sp, r7
 8003770:	bd80      	pop	{r7, pc}
 8003772:	46c0      	nop			@ (mov r8, r8)
 8003774:	40007000 	.word	0x40007000
 8003778:	fffffeff 	.word	0xfffffeff

0800377c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800377c:	b580      	push	{r7, lr}
 800377e:	b084      	sub	sp, #16
 8003780:	af00      	add	r7, sp, #0
 8003782:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8003784:	4b19      	ldr	r3, [pc, #100]	@ (80037ec <HAL_PWREx_ControlVoltageScaling+0x70>)
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	4a19      	ldr	r2, [pc, #100]	@ (80037f0 <HAL_PWREx_ControlVoltageScaling+0x74>)
 800378a:	4013      	ands	r3, r2
 800378c:	0019      	movs	r1, r3
 800378e:	4b17      	ldr	r3, [pc, #92]	@ (80037ec <HAL_PWREx_ControlVoltageScaling+0x70>)
 8003790:	687a      	ldr	r2, [r7, #4]
 8003792:	430a      	orrs	r2, r1
 8003794:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003796:	687a      	ldr	r2, [r7, #4]
 8003798:	2380      	movs	r3, #128	@ 0x80
 800379a:	009b      	lsls	r3, r3, #2
 800379c:	429a      	cmp	r2, r3
 800379e:	d11f      	bne.n	80037e0 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 80037a0:	4b14      	ldr	r3, [pc, #80]	@ (80037f4 <HAL_PWREx_ControlVoltageScaling+0x78>)
 80037a2:	681a      	ldr	r2, [r3, #0]
 80037a4:	0013      	movs	r3, r2
 80037a6:	005b      	lsls	r3, r3, #1
 80037a8:	189b      	adds	r3, r3, r2
 80037aa:	005b      	lsls	r3, r3, #1
 80037ac:	4912      	ldr	r1, [pc, #72]	@ (80037f8 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 80037ae:	0018      	movs	r0, r3
 80037b0:	f7fc fca8 	bl	8000104 <__udivsi3>
 80037b4:	0003      	movs	r3, r0
 80037b6:	3301      	adds	r3, #1
 80037b8:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80037ba:	e008      	b.n	80037ce <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d003      	beq.n	80037ca <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	3b01      	subs	r3, #1
 80037c6:	60fb      	str	r3, [r7, #12]
 80037c8:	e001      	b.n	80037ce <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 80037ca:	2303      	movs	r3, #3
 80037cc:	e009      	b.n	80037e2 <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80037ce:	4b07      	ldr	r3, [pc, #28]	@ (80037ec <HAL_PWREx_ControlVoltageScaling+0x70>)
 80037d0:	695a      	ldr	r2, [r3, #20]
 80037d2:	2380      	movs	r3, #128	@ 0x80
 80037d4:	00db      	lsls	r3, r3, #3
 80037d6:	401a      	ands	r2, r3
 80037d8:	2380      	movs	r3, #128	@ 0x80
 80037da:	00db      	lsls	r3, r3, #3
 80037dc:	429a      	cmp	r2, r3
 80037de:	d0ed      	beq.n	80037bc <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 80037e0:	2300      	movs	r3, #0
}
 80037e2:	0018      	movs	r0, r3
 80037e4:	46bd      	mov	sp, r7
 80037e6:	b004      	add	sp, #16
 80037e8:	bd80      	pop	{r7, pc}
 80037ea:	46c0      	nop			@ (mov r8, r8)
 80037ec:	40007000 	.word	0x40007000
 80037f0:	fffff9ff 	.word	0xfffff9ff
 80037f4:	20000068 	.word	0x20000068
 80037f8:	000f4240 	.word	0x000f4240

080037fc <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80037fc:	b580      	push	{r7, lr}
 80037fe:	b088      	sub	sp, #32
 8003800:	af00      	add	r7, sp, #0
 8003802:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	2b00      	cmp	r3, #0
 8003808:	d101      	bne.n	800380e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800380a:	2301      	movs	r3, #1
 800380c:	e2fe      	b.n	8003e0c <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	2201      	movs	r2, #1
 8003814:	4013      	ands	r3, r2
 8003816:	d100      	bne.n	800381a <HAL_RCC_OscConfig+0x1e>
 8003818:	e07c      	b.n	8003914 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800381a:	4bc3      	ldr	r3, [pc, #780]	@ (8003b28 <HAL_RCC_OscConfig+0x32c>)
 800381c:	689b      	ldr	r3, [r3, #8]
 800381e:	2238      	movs	r2, #56	@ 0x38
 8003820:	4013      	ands	r3, r2
 8003822:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003824:	4bc0      	ldr	r3, [pc, #768]	@ (8003b28 <HAL_RCC_OscConfig+0x32c>)
 8003826:	68db      	ldr	r3, [r3, #12]
 8003828:	2203      	movs	r2, #3
 800382a:	4013      	ands	r3, r2
 800382c:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 800382e:	69bb      	ldr	r3, [r7, #24]
 8003830:	2b10      	cmp	r3, #16
 8003832:	d102      	bne.n	800383a <HAL_RCC_OscConfig+0x3e>
 8003834:	697b      	ldr	r3, [r7, #20]
 8003836:	2b03      	cmp	r3, #3
 8003838:	d002      	beq.n	8003840 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 800383a:	69bb      	ldr	r3, [r7, #24]
 800383c:	2b08      	cmp	r3, #8
 800383e:	d10b      	bne.n	8003858 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003840:	4bb9      	ldr	r3, [pc, #740]	@ (8003b28 <HAL_RCC_OscConfig+0x32c>)
 8003842:	681a      	ldr	r2, [r3, #0]
 8003844:	2380      	movs	r3, #128	@ 0x80
 8003846:	029b      	lsls	r3, r3, #10
 8003848:	4013      	ands	r3, r2
 800384a:	d062      	beq.n	8003912 <HAL_RCC_OscConfig+0x116>
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	685b      	ldr	r3, [r3, #4]
 8003850:	2b00      	cmp	r3, #0
 8003852:	d15e      	bne.n	8003912 <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8003854:	2301      	movs	r3, #1
 8003856:	e2d9      	b.n	8003e0c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	685a      	ldr	r2, [r3, #4]
 800385c:	2380      	movs	r3, #128	@ 0x80
 800385e:	025b      	lsls	r3, r3, #9
 8003860:	429a      	cmp	r2, r3
 8003862:	d107      	bne.n	8003874 <HAL_RCC_OscConfig+0x78>
 8003864:	4bb0      	ldr	r3, [pc, #704]	@ (8003b28 <HAL_RCC_OscConfig+0x32c>)
 8003866:	681a      	ldr	r2, [r3, #0]
 8003868:	4baf      	ldr	r3, [pc, #700]	@ (8003b28 <HAL_RCC_OscConfig+0x32c>)
 800386a:	2180      	movs	r1, #128	@ 0x80
 800386c:	0249      	lsls	r1, r1, #9
 800386e:	430a      	orrs	r2, r1
 8003870:	601a      	str	r2, [r3, #0]
 8003872:	e020      	b.n	80038b6 <HAL_RCC_OscConfig+0xba>
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	685a      	ldr	r2, [r3, #4]
 8003878:	23a0      	movs	r3, #160	@ 0xa0
 800387a:	02db      	lsls	r3, r3, #11
 800387c:	429a      	cmp	r2, r3
 800387e:	d10e      	bne.n	800389e <HAL_RCC_OscConfig+0xa2>
 8003880:	4ba9      	ldr	r3, [pc, #676]	@ (8003b28 <HAL_RCC_OscConfig+0x32c>)
 8003882:	681a      	ldr	r2, [r3, #0]
 8003884:	4ba8      	ldr	r3, [pc, #672]	@ (8003b28 <HAL_RCC_OscConfig+0x32c>)
 8003886:	2180      	movs	r1, #128	@ 0x80
 8003888:	02c9      	lsls	r1, r1, #11
 800388a:	430a      	orrs	r2, r1
 800388c:	601a      	str	r2, [r3, #0]
 800388e:	4ba6      	ldr	r3, [pc, #664]	@ (8003b28 <HAL_RCC_OscConfig+0x32c>)
 8003890:	681a      	ldr	r2, [r3, #0]
 8003892:	4ba5      	ldr	r3, [pc, #660]	@ (8003b28 <HAL_RCC_OscConfig+0x32c>)
 8003894:	2180      	movs	r1, #128	@ 0x80
 8003896:	0249      	lsls	r1, r1, #9
 8003898:	430a      	orrs	r2, r1
 800389a:	601a      	str	r2, [r3, #0]
 800389c:	e00b      	b.n	80038b6 <HAL_RCC_OscConfig+0xba>
 800389e:	4ba2      	ldr	r3, [pc, #648]	@ (8003b28 <HAL_RCC_OscConfig+0x32c>)
 80038a0:	681a      	ldr	r2, [r3, #0]
 80038a2:	4ba1      	ldr	r3, [pc, #644]	@ (8003b28 <HAL_RCC_OscConfig+0x32c>)
 80038a4:	49a1      	ldr	r1, [pc, #644]	@ (8003b2c <HAL_RCC_OscConfig+0x330>)
 80038a6:	400a      	ands	r2, r1
 80038a8:	601a      	str	r2, [r3, #0]
 80038aa:	4b9f      	ldr	r3, [pc, #636]	@ (8003b28 <HAL_RCC_OscConfig+0x32c>)
 80038ac:	681a      	ldr	r2, [r3, #0]
 80038ae:	4b9e      	ldr	r3, [pc, #632]	@ (8003b28 <HAL_RCC_OscConfig+0x32c>)
 80038b0:	499f      	ldr	r1, [pc, #636]	@ (8003b30 <HAL_RCC_OscConfig+0x334>)
 80038b2:	400a      	ands	r2, r1
 80038b4:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	685b      	ldr	r3, [r3, #4]
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d014      	beq.n	80038e8 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80038be:	f7fe fe25 	bl	800250c <HAL_GetTick>
 80038c2:	0003      	movs	r3, r0
 80038c4:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80038c6:	e008      	b.n	80038da <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80038c8:	f7fe fe20 	bl	800250c <HAL_GetTick>
 80038cc:	0002      	movs	r2, r0
 80038ce:	693b      	ldr	r3, [r7, #16]
 80038d0:	1ad3      	subs	r3, r2, r3
 80038d2:	2b64      	cmp	r3, #100	@ 0x64
 80038d4:	d901      	bls.n	80038da <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 80038d6:	2303      	movs	r3, #3
 80038d8:	e298      	b.n	8003e0c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80038da:	4b93      	ldr	r3, [pc, #588]	@ (8003b28 <HAL_RCC_OscConfig+0x32c>)
 80038dc:	681a      	ldr	r2, [r3, #0]
 80038de:	2380      	movs	r3, #128	@ 0x80
 80038e0:	029b      	lsls	r3, r3, #10
 80038e2:	4013      	ands	r3, r2
 80038e4:	d0f0      	beq.n	80038c8 <HAL_RCC_OscConfig+0xcc>
 80038e6:	e015      	b.n	8003914 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80038e8:	f7fe fe10 	bl	800250c <HAL_GetTick>
 80038ec:	0003      	movs	r3, r0
 80038ee:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80038f0:	e008      	b.n	8003904 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80038f2:	f7fe fe0b 	bl	800250c <HAL_GetTick>
 80038f6:	0002      	movs	r2, r0
 80038f8:	693b      	ldr	r3, [r7, #16]
 80038fa:	1ad3      	subs	r3, r2, r3
 80038fc:	2b64      	cmp	r3, #100	@ 0x64
 80038fe:	d901      	bls.n	8003904 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8003900:	2303      	movs	r3, #3
 8003902:	e283      	b.n	8003e0c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003904:	4b88      	ldr	r3, [pc, #544]	@ (8003b28 <HAL_RCC_OscConfig+0x32c>)
 8003906:	681a      	ldr	r2, [r3, #0]
 8003908:	2380      	movs	r3, #128	@ 0x80
 800390a:	029b      	lsls	r3, r3, #10
 800390c:	4013      	ands	r3, r2
 800390e:	d1f0      	bne.n	80038f2 <HAL_RCC_OscConfig+0xf6>
 8003910:	e000      	b.n	8003914 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003912:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	2202      	movs	r2, #2
 800391a:	4013      	ands	r3, r2
 800391c:	d100      	bne.n	8003920 <HAL_RCC_OscConfig+0x124>
 800391e:	e099      	b.n	8003a54 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003920:	4b81      	ldr	r3, [pc, #516]	@ (8003b28 <HAL_RCC_OscConfig+0x32c>)
 8003922:	689b      	ldr	r3, [r3, #8]
 8003924:	2238      	movs	r2, #56	@ 0x38
 8003926:	4013      	ands	r3, r2
 8003928:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800392a:	4b7f      	ldr	r3, [pc, #508]	@ (8003b28 <HAL_RCC_OscConfig+0x32c>)
 800392c:	68db      	ldr	r3, [r3, #12]
 800392e:	2203      	movs	r2, #3
 8003930:	4013      	ands	r3, r2
 8003932:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8003934:	69bb      	ldr	r3, [r7, #24]
 8003936:	2b10      	cmp	r3, #16
 8003938:	d102      	bne.n	8003940 <HAL_RCC_OscConfig+0x144>
 800393a:	697b      	ldr	r3, [r7, #20]
 800393c:	2b02      	cmp	r3, #2
 800393e:	d002      	beq.n	8003946 <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8003940:	69bb      	ldr	r3, [r7, #24]
 8003942:	2b00      	cmp	r3, #0
 8003944:	d135      	bne.n	80039b2 <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003946:	4b78      	ldr	r3, [pc, #480]	@ (8003b28 <HAL_RCC_OscConfig+0x32c>)
 8003948:	681a      	ldr	r2, [r3, #0]
 800394a:	2380      	movs	r3, #128	@ 0x80
 800394c:	00db      	lsls	r3, r3, #3
 800394e:	4013      	ands	r3, r2
 8003950:	d005      	beq.n	800395e <HAL_RCC_OscConfig+0x162>
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	68db      	ldr	r3, [r3, #12]
 8003956:	2b00      	cmp	r3, #0
 8003958:	d101      	bne.n	800395e <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 800395a:	2301      	movs	r3, #1
 800395c:	e256      	b.n	8003e0c <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800395e:	4b72      	ldr	r3, [pc, #456]	@ (8003b28 <HAL_RCC_OscConfig+0x32c>)
 8003960:	685b      	ldr	r3, [r3, #4]
 8003962:	4a74      	ldr	r2, [pc, #464]	@ (8003b34 <HAL_RCC_OscConfig+0x338>)
 8003964:	4013      	ands	r3, r2
 8003966:	0019      	movs	r1, r3
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	695b      	ldr	r3, [r3, #20]
 800396c:	021a      	lsls	r2, r3, #8
 800396e:	4b6e      	ldr	r3, [pc, #440]	@ (8003b28 <HAL_RCC_OscConfig+0x32c>)
 8003970:	430a      	orrs	r2, r1
 8003972:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003974:	69bb      	ldr	r3, [r7, #24]
 8003976:	2b00      	cmp	r3, #0
 8003978:	d112      	bne.n	80039a0 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800397a:	4b6b      	ldr	r3, [pc, #428]	@ (8003b28 <HAL_RCC_OscConfig+0x32c>)
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	4a6e      	ldr	r2, [pc, #440]	@ (8003b38 <HAL_RCC_OscConfig+0x33c>)
 8003980:	4013      	ands	r3, r2
 8003982:	0019      	movs	r1, r3
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	691a      	ldr	r2, [r3, #16]
 8003988:	4b67      	ldr	r3, [pc, #412]	@ (8003b28 <HAL_RCC_OscConfig+0x32c>)
 800398a:	430a      	orrs	r2, r1
 800398c:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 800398e:	4b66      	ldr	r3, [pc, #408]	@ (8003b28 <HAL_RCC_OscConfig+0x32c>)
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	0adb      	lsrs	r3, r3, #11
 8003994:	2207      	movs	r2, #7
 8003996:	4013      	ands	r3, r2
 8003998:	4a68      	ldr	r2, [pc, #416]	@ (8003b3c <HAL_RCC_OscConfig+0x340>)
 800399a:	40da      	lsrs	r2, r3
 800399c:	4b68      	ldr	r3, [pc, #416]	@ (8003b40 <HAL_RCC_OscConfig+0x344>)
 800399e:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80039a0:	4b68      	ldr	r3, [pc, #416]	@ (8003b44 <HAL_RCC_OscConfig+0x348>)
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	0018      	movs	r0, r3
 80039a6:	f7fe fd55 	bl	8002454 <HAL_InitTick>
 80039aa:	1e03      	subs	r3, r0, #0
 80039ac:	d051      	beq.n	8003a52 <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 80039ae:	2301      	movs	r3, #1
 80039b0:	e22c      	b.n	8003e0c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	68db      	ldr	r3, [r3, #12]
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d030      	beq.n	8003a1c <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80039ba:	4b5b      	ldr	r3, [pc, #364]	@ (8003b28 <HAL_RCC_OscConfig+0x32c>)
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	4a5e      	ldr	r2, [pc, #376]	@ (8003b38 <HAL_RCC_OscConfig+0x33c>)
 80039c0:	4013      	ands	r3, r2
 80039c2:	0019      	movs	r1, r3
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	691a      	ldr	r2, [r3, #16]
 80039c8:	4b57      	ldr	r3, [pc, #348]	@ (8003b28 <HAL_RCC_OscConfig+0x32c>)
 80039ca:	430a      	orrs	r2, r1
 80039cc:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 80039ce:	4b56      	ldr	r3, [pc, #344]	@ (8003b28 <HAL_RCC_OscConfig+0x32c>)
 80039d0:	681a      	ldr	r2, [r3, #0]
 80039d2:	4b55      	ldr	r3, [pc, #340]	@ (8003b28 <HAL_RCC_OscConfig+0x32c>)
 80039d4:	2180      	movs	r1, #128	@ 0x80
 80039d6:	0049      	lsls	r1, r1, #1
 80039d8:	430a      	orrs	r2, r1
 80039da:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80039dc:	f7fe fd96 	bl	800250c <HAL_GetTick>
 80039e0:	0003      	movs	r3, r0
 80039e2:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80039e4:	e008      	b.n	80039f8 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80039e6:	f7fe fd91 	bl	800250c <HAL_GetTick>
 80039ea:	0002      	movs	r2, r0
 80039ec:	693b      	ldr	r3, [r7, #16]
 80039ee:	1ad3      	subs	r3, r2, r3
 80039f0:	2b02      	cmp	r3, #2
 80039f2:	d901      	bls.n	80039f8 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 80039f4:	2303      	movs	r3, #3
 80039f6:	e209      	b.n	8003e0c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80039f8:	4b4b      	ldr	r3, [pc, #300]	@ (8003b28 <HAL_RCC_OscConfig+0x32c>)
 80039fa:	681a      	ldr	r2, [r3, #0]
 80039fc:	2380      	movs	r3, #128	@ 0x80
 80039fe:	00db      	lsls	r3, r3, #3
 8003a00:	4013      	ands	r3, r2
 8003a02:	d0f0      	beq.n	80039e6 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003a04:	4b48      	ldr	r3, [pc, #288]	@ (8003b28 <HAL_RCC_OscConfig+0x32c>)
 8003a06:	685b      	ldr	r3, [r3, #4]
 8003a08:	4a4a      	ldr	r2, [pc, #296]	@ (8003b34 <HAL_RCC_OscConfig+0x338>)
 8003a0a:	4013      	ands	r3, r2
 8003a0c:	0019      	movs	r1, r3
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	695b      	ldr	r3, [r3, #20]
 8003a12:	021a      	lsls	r2, r3, #8
 8003a14:	4b44      	ldr	r3, [pc, #272]	@ (8003b28 <HAL_RCC_OscConfig+0x32c>)
 8003a16:	430a      	orrs	r2, r1
 8003a18:	605a      	str	r2, [r3, #4]
 8003a1a:	e01b      	b.n	8003a54 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8003a1c:	4b42      	ldr	r3, [pc, #264]	@ (8003b28 <HAL_RCC_OscConfig+0x32c>)
 8003a1e:	681a      	ldr	r2, [r3, #0]
 8003a20:	4b41      	ldr	r3, [pc, #260]	@ (8003b28 <HAL_RCC_OscConfig+0x32c>)
 8003a22:	4949      	ldr	r1, [pc, #292]	@ (8003b48 <HAL_RCC_OscConfig+0x34c>)
 8003a24:	400a      	ands	r2, r1
 8003a26:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a28:	f7fe fd70 	bl	800250c <HAL_GetTick>
 8003a2c:	0003      	movs	r3, r0
 8003a2e:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003a30:	e008      	b.n	8003a44 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003a32:	f7fe fd6b 	bl	800250c <HAL_GetTick>
 8003a36:	0002      	movs	r2, r0
 8003a38:	693b      	ldr	r3, [r7, #16]
 8003a3a:	1ad3      	subs	r3, r2, r3
 8003a3c:	2b02      	cmp	r3, #2
 8003a3e:	d901      	bls.n	8003a44 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8003a40:	2303      	movs	r3, #3
 8003a42:	e1e3      	b.n	8003e0c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003a44:	4b38      	ldr	r3, [pc, #224]	@ (8003b28 <HAL_RCC_OscConfig+0x32c>)
 8003a46:	681a      	ldr	r2, [r3, #0]
 8003a48:	2380      	movs	r3, #128	@ 0x80
 8003a4a:	00db      	lsls	r3, r3, #3
 8003a4c:	4013      	ands	r3, r2
 8003a4e:	d1f0      	bne.n	8003a32 <HAL_RCC_OscConfig+0x236>
 8003a50:	e000      	b.n	8003a54 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003a52:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	2208      	movs	r2, #8
 8003a5a:	4013      	ands	r3, r2
 8003a5c:	d047      	beq.n	8003aee <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8003a5e:	4b32      	ldr	r3, [pc, #200]	@ (8003b28 <HAL_RCC_OscConfig+0x32c>)
 8003a60:	689b      	ldr	r3, [r3, #8]
 8003a62:	2238      	movs	r2, #56	@ 0x38
 8003a64:	4013      	ands	r3, r2
 8003a66:	2b18      	cmp	r3, #24
 8003a68:	d10a      	bne.n	8003a80 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8003a6a:	4b2f      	ldr	r3, [pc, #188]	@ (8003b28 <HAL_RCC_OscConfig+0x32c>)
 8003a6c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003a6e:	2202      	movs	r2, #2
 8003a70:	4013      	ands	r3, r2
 8003a72:	d03c      	beq.n	8003aee <HAL_RCC_OscConfig+0x2f2>
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	699b      	ldr	r3, [r3, #24]
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	d138      	bne.n	8003aee <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 8003a7c:	2301      	movs	r3, #1
 8003a7e:	e1c5      	b.n	8003e0c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	699b      	ldr	r3, [r3, #24]
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	d019      	beq.n	8003abc <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8003a88:	4b27      	ldr	r3, [pc, #156]	@ (8003b28 <HAL_RCC_OscConfig+0x32c>)
 8003a8a:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8003a8c:	4b26      	ldr	r3, [pc, #152]	@ (8003b28 <HAL_RCC_OscConfig+0x32c>)
 8003a8e:	2101      	movs	r1, #1
 8003a90:	430a      	orrs	r2, r1
 8003a92:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a94:	f7fe fd3a 	bl	800250c <HAL_GetTick>
 8003a98:	0003      	movs	r3, r0
 8003a9a:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003a9c:	e008      	b.n	8003ab0 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003a9e:	f7fe fd35 	bl	800250c <HAL_GetTick>
 8003aa2:	0002      	movs	r2, r0
 8003aa4:	693b      	ldr	r3, [r7, #16]
 8003aa6:	1ad3      	subs	r3, r2, r3
 8003aa8:	2b02      	cmp	r3, #2
 8003aaa:	d901      	bls.n	8003ab0 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8003aac:	2303      	movs	r3, #3
 8003aae:	e1ad      	b.n	8003e0c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003ab0:	4b1d      	ldr	r3, [pc, #116]	@ (8003b28 <HAL_RCC_OscConfig+0x32c>)
 8003ab2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003ab4:	2202      	movs	r2, #2
 8003ab6:	4013      	ands	r3, r2
 8003ab8:	d0f1      	beq.n	8003a9e <HAL_RCC_OscConfig+0x2a2>
 8003aba:	e018      	b.n	8003aee <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8003abc:	4b1a      	ldr	r3, [pc, #104]	@ (8003b28 <HAL_RCC_OscConfig+0x32c>)
 8003abe:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8003ac0:	4b19      	ldr	r3, [pc, #100]	@ (8003b28 <HAL_RCC_OscConfig+0x32c>)
 8003ac2:	2101      	movs	r1, #1
 8003ac4:	438a      	bics	r2, r1
 8003ac6:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ac8:	f7fe fd20 	bl	800250c <HAL_GetTick>
 8003acc:	0003      	movs	r3, r0
 8003ace:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003ad0:	e008      	b.n	8003ae4 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003ad2:	f7fe fd1b 	bl	800250c <HAL_GetTick>
 8003ad6:	0002      	movs	r2, r0
 8003ad8:	693b      	ldr	r3, [r7, #16]
 8003ada:	1ad3      	subs	r3, r2, r3
 8003adc:	2b02      	cmp	r3, #2
 8003ade:	d901      	bls.n	8003ae4 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8003ae0:	2303      	movs	r3, #3
 8003ae2:	e193      	b.n	8003e0c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003ae4:	4b10      	ldr	r3, [pc, #64]	@ (8003b28 <HAL_RCC_OscConfig+0x32c>)
 8003ae6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003ae8:	2202      	movs	r2, #2
 8003aea:	4013      	ands	r3, r2
 8003aec:	d1f1      	bne.n	8003ad2 <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	2204      	movs	r2, #4
 8003af4:	4013      	ands	r3, r2
 8003af6:	d100      	bne.n	8003afa <HAL_RCC_OscConfig+0x2fe>
 8003af8:	e0c6      	b.n	8003c88 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003afa:	231f      	movs	r3, #31
 8003afc:	18fb      	adds	r3, r7, r3
 8003afe:	2200      	movs	r2, #0
 8003b00:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8003b02:	4b09      	ldr	r3, [pc, #36]	@ (8003b28 <HAL_RCC_OscConfig+0x32c>)
 8003b04:	689b      	ldr	r3, [r3, #8]
 8003b06:	2238      	movs	r2, #56	@ 0x38
 8003b08:	4013      	ands	r3, r2
 8003b0a:	2b20      	cmp	r3, #32
 8003b0c:	d11e      	bne.n	8003b4c <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8003b0e:	4b06      	ldr	r3, [pc, #24]	@ (8003b28 <HAL_RCC_OscConfig+0x32c>)
 8003b10:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b12:	2202      	movs	r2, #2
 8003b14:	4013      	ands	r3, r2
 8003b16:	d100      	bne.n	8003b1a <HAL_RCC_OscConfig+0x31e>
 8003b18:	e0b6      	b.n	8003c88 <HAL_RCC_OscConfig+0x48c>
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	689b      	ldr	r3, [r3, #8]
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d000      	beq.n	8003b24 <HAL_RCC_OscConfig+0x328>
 8003b22:	e0b1      	b.n	8003c88 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 8003b24:	2301      	movs	r3, #1
 8003b26:	e171      	b.n	8003e0c <HAL_RCC_OscConfig+0x610>
 8003b28:	40021000 	.word	0x40021000
 8003b2c:	fffeffff 	.word	0xfffeffff
 8003b30:	fffbffff 	.word	0xfffbffff
 8003b34:	ffff80ff 	.word	0xffff80ff
 8003b38:	ffffc7ff 	.word	0xffffc7ff
 8003b3c:	00f42400 	.word	0x00f42400
 8003b40:	20000068 	.word	0x20000068
 8003b44:	2000006c 	.word	0x2000006c
 8003b48:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003b4c:	4bb1      	ldr	r3, [pc, #708]	@ (8003e14 <HAL_RCC_OscConfig+0x618>)
 8003b4e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003b50:	2380      	movs	r3, #128	@ 0x80
 8003b52:	055b      	lsls	r3, r3, #21
 8003b54:	4013      	ands	r3, r2
 8003b56:	d101      	bne.n	8003b5c <HAL_RCC_OscConfig+0x360>
 8003b58:	2301      	movs	r3, #1
 8003b5a:	e000      	b.n	8003b5e <HAL_RCC_OscConfig+0x362>
 8003b5c:	2300      	movs	r3, #0
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d011      	beq.n	8003b86 <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8003b62:	4bac      	ldr	r3, [pc, #688]	@ (8003e14 <HAL_RCC_OscConfig+0x618>)
 8003b64:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003b66:	4bab      	ldr	r3, [pc, #684]	@ (8003e14 <HAL_RCC_OscConfig+0x618>)
 8003b68:	2180      	movs	r1, #128	@ 0x80
 8003b6a:	0549      	lsls	r1, r1, #21
 8003b6c:	430a      	orrs	r2, r1
 8003b6e:	63da      	str	r2, [r3, #60]	@ 0x3c
 8003b70:	4ba8      	ldr	r3, [pc, #672]	@ (8003e14 <HAL_RCC_OscConfig+0x618>)
 8003b72:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003b74:	2380      	movs	r3, #128	@ 0x80
 8003b76:	055b      	lsls	r3, r3, #21
 8003b78:	4013      	ands	r3, r2
 8003b7a:	60fb      	str	r3, [r7, #12]
 8003b7c:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8003b7e:	231f      	movs	r3, #31
 8003b80:	18fb      	adds	r3, r7, r3
 8003b82:	2201      	movs	r2, #1
 8003b84:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003b86:	4ba4      	ldr	r3, [pc, #656]	@ (8003e18 <HAL_RCC_OscConfig+0x61c>)
 8003b88:	681a      	ldr	r2, [r3, #0]
 8003b8a:	2380      	movs	r3, #128	@ 0x80
 8003b8c:	005b      	lsls	r3, r3, #1
 8003b8e:	4013      	ands	r3, r2
 8003b90:	d11a      	bne.n	8003bc8 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003b92:	4ba1      	ldr	r3, [pc, #644]	@ (8003e18 <HAL_RCC_OscConfig+0x61c>)
 8003b94:	681a      	ldr	r2, [r3, #0]
 8003b96:	4ba0      	ldr	r3, [pc, #640]	@ (8003e18 <HAL_RCC_OscConfig+0x61c>)
 8003b98:	2180      	movs	r1, #128	@ 0x80
 8003b9a:	0049      	lsls	r1, r1, #1
 8003b9c:	430a      	orrs	r2, r1
 8003b9e:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8003ba0:	f7fe fcb4 	bl	800250c <HAL_GetTick>
 8003ba4:	0003      	movs	r3, r0
 8003ba6:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003ba8:	e008      	b.n	8003bbc <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003baa:	f7fe fcaf 	bl	800250c <HAL_GetTick>
 8003bae:	0002      	movs	r2, r0
 8003bb0:	693b      	ldr	r3, [r7, #16]
 8003bb2:	1ad3      	subs	r3, r2, r3
 8003bb4:	2b02      	cmp	r3, #2
 8003bb6:	d901      	bls.n	8003bbc <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 8003bb8:	2303      	movs	r3, #3
 8003bba:	e127      	b.n	8003e0c <HAL_RCC_OscConfig+0x610>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003bbc:	4b96      	ldr	r3, [pc, #600]	@ (8003e18 <HAL_RCC_OscConfig+0x61c>)
 8003bbe:	681a      	ldr	r2, [r3, #0]
 8003bc0:	2380      	movs	r3, #128	@ 0x80
 8003bc2:	005b      	lsls	r3, r3, #1
 8003bc4:	4013      	ands	r3, r2
 8003bc6:	d0f0      	beq.n	8003baa <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	689b      	ldr	r3, [r3, #8]
 8003bcc:	2b01      	cmp	r3, #1
 8003bce:	d106      	bne.n	8003bde <HAL_RCC_OscConfig+0x3e2>
 8003bd0:	4b90      	ldr	r3, [pc, #576]	@ (8003e14 <HAL_RCC_OscConfig+0x618>)
 8003bd2:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003bd4:	4b8f      	ldr	r3, [pc, #572]	@ (8003e14 <HAL_RCC_OscConfig+0x618>)
 8003bd6:	2101      	movs	r1, #1
 8003bd8:	430a      	orrs	r2, r1
 8003bda:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003bdc:	e01c      	b.n	8003c18 <HAL_RCC_OscConfig+0x41c>
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	689b      	ldr	r3, [r3, #8]
 8003be2:	2b05      	cmp	r3, #5
 8003be4:	d10c      	bne.n	8003c00 <HAL_RCC_OscConfig+0x404>
 8003be6:	4b8b      	ldr	r3, [pc, #556]	@ (8003e14 <HAL_RCC_OscConfig+0x618>)
 8003be8:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003bea:	4b8a      	ldr	r3, [pc, #552]	@ (8003e14 <HAL_RCC_OscConfig+0x618>)
 8003bec:	2104      	movs	r1, #4
 8003bee:	430a      	orrs	r2, r1
 8003bf0:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003bf2:	4b88      	ldr	r3, [pc, #544]	@ (8003e14 <HAL_RCC_OscConfig+0x618>)
 8003bf4:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003bf6:	4b87      	ldr	r3, [pc, #540]	@ (8003e14 <HAL_RCC_OscConfig+0x618>)
 8003bf8:	2101      	movs	r1, #1
 8003bfa:	430a      	orrs	r2, r1
 8003bfc:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003bfe:	e00b      	b.n	8003c18 <HAL_RCC_OscConfig+0x41c>
 8003c00:	4b84      	ldr	r3, [pc, #528]	@ (8003e14 <HAL_RCC_OscConfig+0x618>)
 8003c02:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003c04:	4b83      	ldr	r3, [pc, #524]	@ (8003e14 <HAL_RCC_OscConfig+0x618>)
 8003c06:	2101      	movs	r1, #1
 8003c08:	438a      	bics	r2, r1
 8003c0a:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003c0c:	4b81      	ldr	r3, [pc, #516]	@ (8003e14 <HAL_RCC_OscConfig+0x618>)
 8003c0e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003c10:	4b80      	ldr	r3, [pc, #512]	@ (8003e14 <HAL_RCC_OscConfig+0x618>)
 8003c12:	2104      	movs	r1, #4
 8003c14:	438a      	bics	r2, r1
 8003c16:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	689b      	ldr	r3, [r3, #8]
 8003c1c:	2b00      	cmp	r3, #0
 8003c1e:	d014      	beq.n	8003c4a <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c20:	f7fe fc74 	bl	800250c <HAL_GetTick>
 8003c24:	0003      	movs	r3, r0
 8003c26:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003c28:	e009      	b.n	8003c3e <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003c2a:	f7fe fc6f 	bl	800250c <HAL_GetTick>
 8003c2e:	0002      	movs	r2, r0
 8003c30:	693b      	ldr	r3, [r7, #16]
 8003c32:	1ad3      	subs	r3, r2, r3
 8003c34:	4a79      	ldr	r2, [pc, #484]	@ (8003e1c <HAL_RCC_OscConfig+0x620>)
 8003c36:	4293      	cmp	r3, r2
 8003c38:	d901      	bls.n	8003c3e <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 8003c3a:	2303      	movs	r3, #3
 8003c3c:	e0e6      	b.n	8003e0c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003c3e:	4b75      	ldr	r3, [pc, #468]	@ (8003e14 <HAL_RCC_OscConfig+0x618>)
 8003c40:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c42:	2202      	movs	r2, #2
 8003c44:	4013      	ands	r3, r2
 8003c46:	d0f0      	beq.n	8003c2a <HAL_RCC_OscConfig+0x42e>
 8003c48:	e013      	b.n	8003c72 <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c4a:	f7fe fc5f 	bl	800250c <HAL_GetTick>
 8003c4e:	0003      	movs	r3, r0
 8003c50:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003c52:	e009      	b.n	8003c68 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003c54:	f7fe fc5a 	bl	800250c <HAL_GetTick>
 8003c58:	0002      	movs	r2, r0
 8003c5a:	693b      	ldr	r3, [r7, #16]
 8003c5c:	1ad3      	subs	r3, r2, r3
 8003c5e:	4a6f      	ldr	r2, [pc, #444]	@ (8003e1c <HAL_RCC_OscConfig+0x620>)
 8003c60:	4293      	cmp	r3, r2
 8003c62:	d901      	bls.n	8003c68 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8003c64:	2303      	movs	r3, #3
 8003c66:	e0d1      	b.n	8003e0c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003c68:	4b6a      	ldr	r3, [pc, #424]	@ (8003e14 <HAL_RCC_OscConfig+0x618>)
 8003c6a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c6c:	2202      	movs	r2, #2
 8003c6e:	4013      	ands	r3, r2
 8003c70:	d1f0      	bne.n	8003c54 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8003c72:	231f      	movs	r3, #31
 8003c74:	18fb      	adds	r3, r7, r3
 8003c76:	781b      	ldrb	r3, [r3, #0]
 8003c78:	2b01      	cmp	r3, #1
 8003c7a:	d105      	bne.n	8003c88 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8003c7c:	4b65      	ldr	r3, [pc, #404]	@ (8003e14 <HAL_RCC_OscConfig+0x618>)
 8003c7e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003c80:	4b64      	ldr	r3, [pc, #400]	@ (8003e14 <HAL_RCC_OscConfig+0x618>)
 8003c82:	4967      	ldr	r1, [pc, #412]	@ (8003e20 <HAL_RCC_OscConfig+0x624>)
 8003c84:	400a      	ands	r2, r1
 8003c86:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	69db      	ldr	r3, [r3, #28]
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	d100      	bne.n	8003c92 <HAL_RCC_OscConfig+0x496>
 8003c90:	e0bb      	b.n	8003e0a <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003c92:	4b60      	ldr	r3, [pc, #384]	@ (8003e14 <HAL_RCC_OscConfig+0x618>)
 8003c94:	689b      	ldr	r3, [r3, #8]
 8003c96:	2238      	movs	r2, #56	@ 0x38
 8003c98:	4013      	ands	r3, r2
 8003c9a:	2b10      	cmp	r3, #16
 8003c9c:	d100      	bne.n	8003ca0 <HAL_RCC_OscConfig+0x4a4>
 8003c9e:	e07b      	b.n	8003d98 <HAL_RCC_OscConfig+0x59c>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	69db      	ldr	r3, [r3, #28]
 8003ca4:	2b02      	cmp	r3, #2
 8003ca6:	d156      	bne.n	8003d56 <HAL_RCC_OscConfig+0x55a>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003ca8:	4b5a      	ldr	r3, [pc, #360]	@ (8003e14 <HAL_RCC_OscConfig+0x618>)
 8003caa:	681a      	ldr	r2, [r3, #0]
 8003cac:	4b59      	ldr	r3, [pc, #356]	@ (8003e14 <HAL_RCC_OscConfig+0x618>)
 8003cae:	495d      	ldr	r1, [pc, #372]	@ (8003e24 <HAL_RCC_OscConfig+0x628>)
 8003cb0:	400a      	ands	r2, r1
 8003cb2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003cb4:	f7fe fc2a 	bl	800250c <HAL_GetTick>
 8003cb8:	0003      	movs	r3, r0
 8003cba:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003cbc:	e008      	b.n	8003cd0 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003cbe:	f7fe fc25 	bl	800250c <HAL_GetTick>
 8003cc2:	0002      	movs	r2, r0
 8003cc4:	693b      	ldr	r3, [r7, #16]
 8003cc6:	1ad3      	subs	r3, r2, r3
 8003cc8:	2b02      	cmp	r3, #2
 8003cca:	d901      	bls.n	8003cd0 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 8003ccc:	2303      	movs	r3, #3
 8003cce:	e09d      	b.n	8003e0c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003cd0:	4b50      	ldr	r3, [pc, #320]	@ (8003e14 <HAL_RCC_OscConfig+0x618>)
 8003cd2:	681a      	ldr	r2, [r3, #0]
 8003cd4:	2380      	movs	r3, #128	@ 0x80
 8003cd6:	049b      	lsls	r3, r3, #18
 8003cd8:	4013      	ands	r3, r2
 8003cda:	d1f0      	bne.n	8003cbe <HAL_RCC_OscConfig+0x4c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003cdc:	4b4d      	ldr	r3, [pc, #308]	@ (8003e14 <HAL_RCC_OscConfig+0x618>)
 8003cde:	68db      	ldr	r3, [r3, #12]
 8003ce0:	4a51      	ldr	r2, [pc, #324]	@ (8003e28 <HAL_RCC_OscConfig+0x62c>)
 8003ce2:	4013      	ands	r3, r2
 8003ce4:	0019      	movs	r1, r3
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	6a1a      	ldr	r2, [r3, #32]
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cee:	431a      	orrs	r2, r3
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003cf4:	021b      	lsls	r3, r3, #8
 8003cf6:	431a      	orrs	r2, r3
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003cfc:	431a      	orrs	r2, r3
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d02:	431a      	orrs	r2, r3
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003d08:	431a      	orrs	r2, r3
 8003d0a:	4b42      	ldr	r3, [pc, #264]	@ (8003e14 <HAL_RCC_OscConfig+0x618>)
 8003d0c:	430a      	orrs	r2, r1
 8003d0e:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003d10:	4b40      	ldr	r3, [pc, #256]	@ (8003e14 <HAL_RCC_OscConfig+0x618>)
 8003d12:	681a      	ldr	r2, [r3, #0]
 8003d14:	4b3f      	ldr	r3, [pc, #252]	@ (8003e14 <HAL_RCC_OscConfig+0x618>)
 8003d16:	2180      	movs	r1, #128	@ 0x80
 8003d18:	0449      	lsls	r1, r1, #17
 8003d1a:	430a      	orrs	r2, r1
 8003d1c:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8003d1e:	4b3d      	ldr	r3, [pc, #244]	@ (8003e14 <HAL_RCC_OscConfig+0x618>)
 8003d20:	68da      	ldr	r2, [r3, #12]
 8003d22:	4b3c      	ldr	r3, [pc, #240]	@ (8003e14 <HAL_RCC_OscConfig+0x618>)
 8003d24:	2180      	movs	r1, #128	@ 0x80
 8003d26:	0549      	lsls	r1, r1, #21
 8003d28:	430a      	orrs	r2, r1
 8003d2a:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d2c:	f7fe fbee 	bl	800250c <HAL_GetTick>
 8003d30:	0003      	movs	r3, r0
 8003d32:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003d34:	e008      	b.n	8003d48 <HAL_RCC_OscConfig+0x54c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003d36:	f7fe fbe9 	bl	800250c <HAL_GetTick>
 8003d3a:	0002      	movs	r2, r0
 8003d3c:	693b      	ldr	r3, [r7, #16]
 8003d3e:	1ad3      	subs	r3, r2, r3
 8003d40:	2b02      	cmp	r3, #2
 8003d42:	d901      	bls.n	8003d48 <HAL_RCC_OscConfig+0x54c>
          {
            return HAL_TIMEOUT;
 8003d44:	2303      	movs	r3, #3
 8003d46:	e061      	b.n	8003e0c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003d48:	4b32      	ldr	r3, [pc, #200]	@ (8003e14 <HAL_RCC_OscConfig+0x618>)
 8003d4a:	681a      	ldr	r2, [r3, #0]
 8003d4c:	2380      	movs	r3, #128	@ 0x80
 8003d4e:	049b      	lsls	r3, r3, #18
 8003d50:	4013      	ands	r3, r2
 8003d52:	d0f0      	beq.n	8003d36 <HAL_RCC_OscConfig+0x53a>
 8003d54:	e059      	b.n	8003e0a <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003d56:	4b2f      	ldr	r3, [pc, #188]	@ (8003e14 <HAL_RCC_OscConfig+0x618>)
 8003d58:	681a      	ldr	r2, [r3, #0]
 8003d5a:	4b2e      	ldr	r3, [pc, #184]	@ (8003e14 <HAL_RCC_OscConfig+0x618>)
 8003d5c:	4931      	ldr	r1, [pc, #196]	@ (8003e24 <HAL_RCC_OscConfig+0x628>)
 8003d5e:	400a      	ands	r2, r1
 8003d60:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d62:	f7fe fbd3 	bl	800250c <HAL_GetTick>
 8003d66:	0003      	movs	r3, r0
 8003d68:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003d6a:	e008      	b.n	8003d7e <HAL_RCC_OscConfig+0x582>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003d6c:	f7fe fbce 	bl	800250c <HAL_GetTick>
 8003d70:	0002      	movs	r2, r0
 8003d72:	693b      	ldr	r3, [r7, #16]
 8003d74:	1ad3      	subs	r3, r2, r3
 8003d76:	2b02      	cmp	r3, #2
 8003d78:	d901      	bls.n	8003d7e <HAL_RCC_OscConfig+0x582>
          {
            return HAL_TIMEOUT;
 8003d7a:	2303      	movs	r3, #3
 8003d7c:	e046      	b.n	8003e0c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003d7e:	4b25      	ldr	r3, [pc, #148]	@ (8003e14 <HAL_RCC_OscConfig+0x618>)
 8003d80:	681a      	ldr	r2, [r3, #0]
 8003d82:	2380      	movs	r3, #128	@ 0x80
 8003d84:	049b      	lsls	r3, r3, #18
 8003d86:	4013      	ands	r3, r2
 8003d88:	d1f0      	bne.n	8003d6c <HAL_RCC_OscConfig+0x570>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 8003d8a:	4b22      	ldr	r3, [pc, #136]	@ (8003e14 <HAL_RCC_OscConfig+0x618>)
 8003d8c:	68da      	ldr	r2, [r3, #12]
 8003d8e:	4b21      	ldr	r3, [pc, #132]	@ (8003e14 <HAL_RCC_OscConfig+0x618>)
 8003d90:	4926      	ldr	r1, [pc, #152]	@ (8003e2c <HAL_RCC_OscConfig+0x630>)
 8003d92:	400a      	ands	r2, r1
 8003d94:	60da      	str	r2, [r3, #12]
 8003d96:	e038      	b.n	8003e0a <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	69db      	ldr	r3, [r3, #28]
 8003d9c:	2b01      	cmp	r3, #1
 8003d9e:	d101      	bne.n	8003da4 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 8003da0:	2301      	movs	r3, #1
 8003da2:	e033      	b.n	8003e0c <HAL_RCC_OscConfig+0x610>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8003da4:	4b1b      	ldr	r3, [pc, #108]	@ (8003e14 <HAL_RCC_OscConfig+0x618>)
 8003da6:	68db      	ldr	r3, [r3, #12]
 8003da8:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003daa:	697b      	ldr	r3, [r7, #20]
 8003dac:	2203      	movs	r2, #3
 8003dae:	401a      	ands	r2, r3
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	6a1b      	ldr	r3, [r3, #32]
 8003db4:	429a      	cmp	r2, r3
 8003db6:	d126      	bne.n	8003e06 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003db8:	697b      	ldr	r3, [r7, #20]
 8003dba:	2270      	movs	r2, #112	@ 0x70
 8003dbc:	401a      	ands	r2, r3
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003dc2:	429a      	cmp	r2, r3
 8003dc4:	d11f      	bne.n	8003e06 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003dc6:	697a      	ldr	r2, [r7, #20]
 8003dc8:	23fe      	movs	r3, #254	@ 0xfe
 8003dca:	01db      	lsls	r3, r3, #7
 8003dcc:	401a      	ands	r2, r3
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003dd2:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003dd4:	429a      	cmp	r2, r3
 8003dd6:	d116      	bne.n	8003e06 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8003dd8:	697a      	ldr	r2, [r7, #20]
 8003dda:	23f8      	movs	r3, #248	@ 0xf8
 8003ddc:	039b      	lsls	r3, r3, #14
 8003dde:	401a      	ands	r2, r3
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003de4:	429a      	cmp	r2, r3
 8003de6:	d10e      	bne.n	8003e06 <HAL_RCC_OscConfig+0x60a>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8003de8:	697a      	ldr	r2, [r7, #20]
 8003dea:	23e0      	movs	r3, #224	@ 0xe0
 8003dec:	051b      	lsls	r3, r3, #20
 8003dee:	401a      	ands	r2, r3
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8003df4:	429a      	cmp	r2, r3
 8003df6:	d106      	bne.n	8003e06 <HAL_RCC_OscConfig+0x60a>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8003df8:	697b      	ldr	r3, [r7, #20]
 8003dfa:	0f5b      	lsrs	r3, r3, #29
 8003dfc:	075a      	lsls	r2, r3, #29
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8003e02:	429a      	cmp	r2, r3
 8003e04:	d001      	beq.n	8003e0a <HAL_RCC_OscConfig+0x60e>
        {
          return HAL_ERROR;
 8003e06:	2301      	movs	r3, #1
 8003e08:	e000      	b.n	8003e0c <HAL_RCC_OscConfig+0x610>
        }
      }
    }
  }
  return HAL_OK;
 8003e0a:	2300      	movs	r3, #0
}
 8003e0c:	0018      	movs	r0, r3
 8003e0e:	46bd      	mov	sp, r7
 8003e10:	b008      	add	sp, #32
 8003e12:	bd80      	pop	{r7, pc}
 8003e14:	40021000 	.word	0x40021000
 8003e18:	40007000 	.word	0x40007000
 8003e1c:	00001388 	.word	0x00001388
 8003e20:	efffffff 	.word	0xefffffff
 8003e24:	feffffff 	.word	0xfeffffff
 8003e28:	11c1808c 	.word	0x11c1808c
 8003e2c:	eefefffc 	.word	0xeefefffc

08003e30 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003e30:	b580      	push	{r7, lr}
 8003e32:	b084      	sub	sp, #16
 8003e34:	af00      	add	r7, sp, #0
 8003e36:	6078      	str	r0, [r7, #4]
 8003e38:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	2b00      	cmp	r3, #0
 8003e3e:	d101      	bne.n	8003e44 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003e40:	2301      	movs	r3, #1
 8003e42:	e0e9      	b.n	8004018 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003e44:	4b76      	ldr	r3, [pc, #472]	@ (8004020 <HAL_RCC_ClockConfig+0x1f0>)
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	2207      	movs	r2, #7
 8003e4a:	4013      	ands	r3, r2
 8003e4c:	683a      	ldr	r2, [r7, #0]
 8003e4e:	429a      	cmp	r2, r3
 8003e50:	d91e      	bls.n	8003e90 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003e52:	4b73      	ldr	r3, [pc, #460]	@ (8004020 <HAL_RCC_ClockConfig+0x1f0>)
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	2207      	movs	r2, #7
 8003e58:	4393      	bics	r3, r2
 8003e5a:	0019      	movs	r1, r3
 8003e5c:	4b70      	ldr	r3, [pc, #448]	@ (8004020 <HAL_RCC_ClockConfig+0x1f0>)
 8003e5e:	683a      	ldr	r2, [r7, #0]
 8003e60:	430a      	orrs	r2, r1
 8003e62:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003e64:	f7fe fb52 	bl	800250c <HAL_GetTick>
 8003e68:	0003      	movs	r3, r0
 8003e6a:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003e6c:	e009      	b.n	8003e82 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003e6e:	f7fe fb4d 	bl	800250c <HAL_GetTick>
 8003e72:	0002      	movs	r2, r0
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	1ad3      	subs	r3, r2, r3
 8003e78:	4a6a      	ldr	r2, [pc, #424]	@ (8004024 <HAL_RCC_ClockConfig+0x1f4>)
 8003e7a:	4293      	cmp	r3, r2
 8003e7c:	d901      	bls.n	8003e82 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8003e7e:	2303      	movs	r3, #3
 8003e80:	e0ca      	b.n	8004018 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003e82:	4b67      	ldr	r3, [pc, #412]	@ (8004020 <HAL_RCC_ClockConfig+0x1f0>)
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	2207      	movs	r2, #7
 8003e88:	4013      	ands	r3, r2
 8003e8a:	683a      	ldr	r2, [r7, #0]
 8003e8c:	429a      	cmp	r2, r3
 8003e8e:	d1ee      	bne.n	8003e6e <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	2202      	movs	r2, #2
 8003e96:	4013      	ands	r3, r2
 8003e98:	d015      	beq.n	8003ec6 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	2204      	movs	r2, #4
 8003ea0:	4013      	ands	r3, r2
 8003ea2:	d006      	beq.n	8003eb2 <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8003ea4:	4b60      	ldr	r3, [pc, #384]	@ (8004028 <HAL_RCC_ClockConfig+0x1f8>)
 8003ea6:	689a      	ldr	r2, [r3, #8]
 8003ea8:	4b5f      	ldr	r3, [pc, #380]	@ (8004028 <HAL_RCC_ClockConfig+0x1f8>)
 8003eaa:	21e0      	movs	r1, #224	@ 0xe0
 8003eac:	01c9      	lsls	r1, r1, #7
 8003eae:	430a      	orrs	r2, r1
 8003eb0:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003eb2:	4b5d      	ldr	r3, [pc, #372]	@ (8004028 <HAL_RCC_ClockConfig+0x1f8>)
 8003eb4:	689b      	ldr	r3, [r3, #8]
 8003eb6:	4a5d      	ldr	r2, [pc, #372]	@ (800402c <HAL_RCC_ClockConfig+0x1fc>)
 8003eb8:	4013      	ands	r3, r2
 8003eba:	0019      	movs	r1, r3
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	689a      	ldr	r2, [r3, #8]
 8003ec0:	4b59      	ldr	r3, [pc, #356]	@ (8004028 <HAL_RCC_ClockConfig+0x1f8>)
 8003ec2:	430a      	orrs	r2, r1
 8003ec4:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	2201      	movs	r2, #1
 8003ecc:	4013      	ands	r3, r2
 8003ece:	d057      	beq.n	8003f80 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	685b      	ldr	r3, [r3, #4]
 8003ed4:	2b01      	cmp	r3, #1
 8003ed6:	d107      	bne.n	8003ee8 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003ed8:	4b53      	ldr	r3, [pc, #332]	@ (8004028 <HAL_RCC_ClockConfig+0x1f8>)
 8003eda:	681a      	ldr	r2, [r3, #0]
 8003edc:	2380      	movs	r3, #128	@ 0x80
 8003ede:	029b      	lsls	r3, r3, #10
 8003ee0:	4013      	ands	r3, r2
 8003ee2:	d12b      	bne.n	8003f3c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003ee4:	2301      	movs	r3, #1
 8003ee6:	e097      	b.n	8004018 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	685b      	ldr	r3, [r3, #4]
 8003eec:	2b02      	cmp	r3, #2
 8003eee:	d107      	bne.n	8003f00 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003ef0:	4b4d      	ldr	r3, [pc, #308]	@ (8004028 <HAL_RCC_ClockConfig+0x1f8>)
 8003ef2:	681a      	ldr	r2, [r3, #0]
 8003ef4:	2380      	movs	r3, #128	@ 0x80
 8003ef6:	049b      	lsls	r3, r3, #18
 8003ef8:	4013      	ands	r3, r2
 8003efa:	d11f      	bne.n	8003f3c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003efc:	2301      	movs	r3, #1
 8003efe:	e08b      	b.n	8004018 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	685b      	ldr	r3, [r3, #4]
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	d107      	bne.n	8003f18 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003f08:	4b47      	ldr	r3, [pc, #284]	@ (8004028 <HAL_RCC_ClockConfig+0x1f8>)
 8003f0a:	681a      	ldr	r2, [r3, #0]
 8003f0c:	2380      	movs	r3, #128	@ 0x80
 8003f0e:	00db      	lsls	r3, r3, #3
 8003f10:	4013      	ands	r3, r2
 8003f12:	d113      	bne.n	8003f3c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003f14:	2301      	movs	r3, #1
 8003f16:	e07f      	b.n	8004018 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	685b      	ldr	r3, [r3, #4]
 8003f1c:	2b03      	cmp	r3, #3
 8003f1e:	d106      	bne.n	8003f2e <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003f20:	4b41      	ldr	r3, [pc, #260]	@ (8004028 <HAL_RCC_ClockConfig+0x1f8>)
 8003f22:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003f24:	2202      	movs	r2, #2
 8003f26:	4013      	ands	r3, r2
 8003f28:	d108      	bne.n	8003f3c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003f2a:	2301      	movs	r3, #1
 8003f2c:	e074      	b.n	8004018 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003f2e:	4b3e      	ldr	r3, [pc, #248]	@ (8004028 <HAL_RCC_ClockConfig+0x1f8>)
 8003f30:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f32:	2202      	movs	r2, #2
 8003f34:	4013      	ands	r3, r2
 8003f36:	d101      	bne.n	8003f3c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003f38:	2301      	movs	r3, #1
 8003f3a:	e06d      	b.n	8004018 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003f3c:	4b3a      	ldr	r3, [pc, #232]	@ (8004028 <HAL_RCC_ClockConfig+0x1f8>)
 8003f3e:	689b      	ldr	r3, [r3, #8]
 8003f40:	2207      	movs	r2, #7
 8003f42:	4393      	bics	r3, r2
 8003f44:	0019      	movs	r1, r3
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	685a      	ldr	r2, [r3, #4]
 8003f4a:	4b37      	ldr	r3, [pc, #220]	@ (8004028 <HAL_RCC_ClockConfig+0x1f8>)
 8003f4c:	430a      	orrs	r2, r1
 8003f4e:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003f50:	f7fe fadc 	bl	800250c <HAL_GetTick>
 8003f54:	0003      	movs	r3, r0
 8003f56:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003f58:	e009      	b.n	8003f6e <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003f5a:	f7fe fad7 	bl	800250c <HAL_GetTick>
 8003f5e:	0002      	movs	r2, r0
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	1ad3      	subs	r3, r2, r3
 8003f64:	4a2f      	ldr	r2, [pc, #188]	@ (8004024 <HAL_RCC_ClockConfig+0x1f4>)
 8003f66:	4293      	cmp	r3, r2
 8003f68:	d901      	bls.n	8003f6e <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8003f6a:	2303      	movs	r3, #3
 8003f6c:	e054      	b.n	8004018 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003f6e:	4b2e      	ldr	r3, [pc, #184]	@ (8004028 <HAL_RCC_ClockConfig+0x1f8>)
 8003f70:	689b      	ldr	r3, [r3, #8]
 8003f72:	2238      	movs	r2, #56	@ 0x38
 8003f74:	401a      	ands	r2, r3
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	685b      	ldr	r3, [r3, #4]
 8003f7a:	00db      	lsls	r3, r3, #3
 8003f7c:	429a      	cmp	r2, r3
 8003f7e:	d1ec      	bne.n	8003f5a <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003f80:	4b27      	ldr	r3, [pc, #156]	@ (8004020 <HAL_RCC_ClockConfig+0x1f0>)
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	2207      	movs	r2, #7
 8003f86:	4013      	ands	r3, r2
 8003f88:	683a      	ldr	r2, [r7, #0]
 8003f8a:	429a      	cmp	r2, r3
 8003f8c:	d21e      	bcs.n	8003fcc <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003f8e:	4b24      	ldr	r3, [pc, #144]	@ (8004020 <HAL_RCC_ClockConfig+0x1f0>)
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	2207      	movs	r2, #7
 8003f94:	4393      	bics	r3, r2
 8003f96:	0019      	movs	r1, r3
 8003f98:	4b21      	ldr	r3, [pc, #132]	@ (8004020 <HAL_RCC_ClockConfig+0x1f0>)
 8003f9a:	683a      	ldr	r2, [r7, #0]
 8003f9c:	430a      	orrs	r2, r1
 8003f9e:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003fa0:	f7fe fab4 	bl	800250c <HAL_GetTick>
 8003fa4:	0003      	movs	r3, r0
 8003fa6:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003fa8:	e009      	b.n	8003fbe <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003faa:	f7fe faaf 	bl	800250c <HAL_GetTick>
 8003fae:	0002      	movs	r2, r0
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	1ad3      	subs	r3, r2, r3
 8003fb4:	4a1b      	ldr	r2, [pc, #108]	@ (8004024 <HAL_RCC_ClockConfig+0x1f4>)
 8003fb6:	4293      	cmp	r3, r2
 8003fb8:	d901      	bls.n	8003fbe <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8003fba:	2303      	movs	r3, #3
 8003fbc:	e02c      	b.n	8004018 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003fbe:	4b18      	ldr	r3, [pc, #96]	@ (8004020 <HAL_RCC_ClockConfig+0x1f0>)
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	2207      	movs	r2, #7
 8003fc4:	4013      	ands	r3, r2
 8003fc6:	683a      	ldr	r2, [r7, #0]
 8003fc8:	429a      	cmp	r2, r3
 8003fca:	d1ee      	bne.n	8003faa <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	2204      	movs	r2, #4
 8003fd2:	4013      	ands	r3, r2
 8003fd4:	d009      	beq.n	8003fea <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8003fd6:	4b14      	ldr	r3, [pc, #80]	@ (8004028 <HAL_RCC_ClockConfig+0x1f8>)
 8003fd8:	689b      	ldr	r3, [r3, #8]
 8003fda:	4a15      	ldr	r2, [pc, #84]	@ (8004030 <HAL_RCC_ClockConfig+0x200>)
 8003fdc:	4013      	ands	r3, r2
 8003fde:	0019      	movs	r1, r3
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	68da      	ldr	r2, [r3, #12]
 8003fe4:	4b10      	ldr	r3, [pc, #64]	@ (8004028 <HAL_RCC_ClockConfig+0x1f8>)
 8003fe6:	430a      	orrs	r2, r1
 8003fe8:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8003fea:	f000 f829 	bl	8004040 <HAL_RCC_GetSysClockFreq>
 8003fee:	0001      	movs	r1, r0
 8003ff0:	4b0d      	ldr	r3, [pc, #52]	@ (8004028 <HAL_RCC_ClockConfig+0x1f8>)
 8003ff2:	689b      	ldr	r3, [r3, #8]
 8003ff4:	0a1b      	lsrs	r3, r3, #8
 8003ff6:	220f      	movs	r2, #15
 8003ff8:	401a      	ands	r2, r3
 8003ffa:	4b0e      	ldr	r3, [pc, #56]	@ (8004034 <HAL_RCC_ClockConfig+0x204>)
 8003ffc:	0092      	lsls	r2, r2, #2
 8003ffe:	58d3      	ldr	r3, [r2, r3]
 8004000:	221f      	movs	r2, #31
 8004002:	4013      	ands	r3, r2
 8004004:	000a      	movs	r2, r1
 8004006:	40da      	lsrs	r2, r3
 8004008:	4b0b      	ldr	r3, [pc, #44]	@ (8004038 <HAL_RCC_ClockConfig+0x208>)
 800400a:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800400c:	4b0b      	ldr	r3, [pc, #44]	@ (800403c <HAL_RCC_ClockConfig+0x20c>)
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	0018      	movs	r0, r3
 8004012:	f7fe fa1f 	bl	8002454 <HAL_InitTick>
 8004016:	0003      	movs	r3, r0
}
 8004018:	0018      	movs	r0, r3
 800401a:	46bd      	mov	sp, r7
 800401c:	b004      	add	sp, #16
 800401e:	bd80      	pop	{r7, pc}
 8004020:	40022000 	.word	0x40022000
 8004024:	00001388 	.word	0x00001388
 8004028:	40021000 	.word	0x40021000
 800402c:	fffff0ff 	.word	0xfffff0ff
 8004030:	ffff8fff 	.word	0xffff8fff
 8004034:	0800640c 	.word	0x0800640c
 8004038:	20000068 	.word	0x20000068
 800403c:	2000006c 	.word	0x2000006c

08004040 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004040:	b580      	push	{r7, lr}
 8004042:	b086      	sub	sp, #24
 8004044:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004046:	4b3c      	ldr	r3, [pc, #240]	@ (8004138 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004048:	689b      	ldr	r3, [r3, #8]
 800404a:	2238      	movs	r2, #56	@ 0x38
 800404c:	4013      	ands	r3, r2
 800404e:	d10f      	bne.n	8004070 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8004050:	4b39      	ldr	r3, [pc, #228]	@ (8004138 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	0adb      	lsrs	r3, r3, #11
 8004056:	2207      	movs	r2, #7
 8004058:	4013      	ands	r3, r2
 800405a:	2201      	movs	r2, #1
 800405c:	409a      	lsls	r2, r3
 800405e:	0013      	movs	r3, r2
 8004060:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8004062:	6839      	ldr	r1, [r7, #0]
 8004064:	4835      	ldr	r0, [pc, #212]	@ (800413c <HAL_RCC_GetSysClockFreq+0xfc>)
 8004066:	f7fc f84d 	bl	8000104 <__udivsi3>
 800406a:	0003      	movs	r3, r0
 800406c:	613b      	str	r3, [r7, #16]
 800406e:	e05d      	b.n	800412c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004070:	4b31      	ldr	r3, [pc, #196]	@ (8004138 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004072:	689b      	ldr	r3, [r3, #8]
 8004074:	2238      	movs	r2, #56	@ 0x38
 8004076:	4013      	ands	r3, r2
 8004078:	2b08      	cmp	r3, #8
 800407a:	d102      	bne.n	8004082 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800407c:	4b30      	ldr	r3, [pc, #192]	@ (8004140 <HAL_RCC_GetSysClockFreq+0x100>)
 800407e:	613b      	str	r3, [r7, #16]
 8004080:	e054      	b.n	800412c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004082:	4b2d      	ldr	r3, [pc, #180]	@ (8004138 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004084:	689b      	ldr	r3, [r3, #8]
 8004086:	2238      	movs	r2, #56	@ 0x38
 8004088:	4013      	ands	r3, r2
 800408a:	2b10      	cmp	r3, #16
 800408c:	d138      	bne.n	8004100 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 800408e:	4b2a      	ldr	r3, [pc, #168]	@ (8004138 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004090:	68db      	ldr	r3, [r3, #12]
 8004092:	2203      	movs	r2, #3
 8004094:	4013      	ands	r3, r2
 8004096:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004098:	4b27      	ldr	r3, [pc, #156]	@ (8004138 <HAL_RCC_GetSysClockFreq+0xf8>)
 800409a:	68db      	ldr	r3, [r3, #12]
 800409c:	091b      	lsrs	r3, r3, #4
 800409e:	2207      	movs	r2, #7
 80040a0:	4013      	ands	r3, r2
 80040a2:	3301      	adds	r3, #1
 80040a4:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	2b03      	cmp	r3, #3
 80040aa:	d10d      	bne.n	80040c8 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80040ac:	68b9      	ldr	r1, [r7, #8]
 80040ae:	4824      	ldr	r0, [pc, #144]	@ (8004140 <HAL_RCC_GetSysClockFreq+0x100>)
 80040b0:	f7fc f828 	bl	8000104 <__udivsi3>
 80040b4:	0003      	movs	r3, r0
 80040b6:	0019      	movs	r1, r3
 80040b8:	4b1f      	ldr	r3, [pc, #124]	@ (8004138 <HAL_RCC_GetSysClockFreq+0xf8>)
 80040ba:	68db      	ldr	r3, [r3, #12]
 80040bc:	0a1b      	lsrs	r3, r3, #8
 80040be:	227f      	movs	r2, #127	@ 0x7f
 80040c0:	4013      	ands	r3, r2
 80040c2:	434b      	muls	r3, r1
 80040c4:	617b      	str	r3, [r7, #20]
        break;
 80040c6:	e00d      	b.n	80040e4 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 80040c8:	68b9      	ldr	r1, [r7, #8]
 80040ca:	481c      	ldr	r0, [pc, #112]	@ (800413c <HAL_RCC_GetSysClockFreq+0xfc>)
 80040cc:	f7fc f81a 	bl	8000104 <__udivsi3>
 80040d0:	0003      	movs	r3, r0
 80040d2:	0019      	movs	r1, r3
 80040d4:	4b18      	ldr	r3, [pc, #96]	@ (8004138 <HAL_RCC_GetSysClockFreq+0xf8>)
 80040d6:	68db      	ldr	r3, [r3, #12]
 80040d8:	0a1b      	lsrs	r3, r3, #8
 80040da:	227f      	movs	r2, #127	@ 0x7f
 80040dc:	4013      	ands	r3, r2
 80040de:	434b      	muls	r3, r1
 80040e0:	617b      	str	r3, [r7, #20]
        break;
 80040e2:	46c0      	nop			@ (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 80040e4:	4b14      	ldr	r3, [pc, #80]	@ (8004138 <HAL_RCC_GetSysClockFreq+0xf8>)
 80040e6:	68db      	ldr	r3, [r3, #12]
 80040e8:	0f5b      	lsrs	r3, r3, #29
 80040ea:	2207      	movs	r2, #7
 80040ec:	4013      	ands	r3, r2
 80040ee:	3301      	adds	r3, #1
 80040f0:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 80040f2:	6879      	ldr	r1, [r7, #4]
 80040f4:	6978      	ldr	r0, [r7, #20]
 80040f6:	f7fc f805 	bl	8000104 <__udivsi3>
 80040fa:	0003      	movs	r3, r0
 80040fc:	613b      	str	r3, [r7, #16]
 80040fe:	e015      	b.n	800412c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8004100:	4b0d      	ldr	r3, [pc, #52]	@ (8004138 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004102:	689b      	ldr	r3, [r3, #8]
 8004104:	2238      	movs	r2, #56	@ 0x38
 8004106:	4013      	ands	r3, r2
 8004108:	2b20      	cmp	r3, #32
 800410a:	d103      	bne.n	8004114 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 800410c:	2380      	movs	r3, #128	@ 0x80
 800410e:	021b      	lsls	r3, r3, #8
 8004110:	613b      	str	r3, [r7, #16]
 8004112:	e00b      	b.n	800412c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8004114:	4b08      	ldr	r3, [pc, #32]	@ (8004138 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004116:	689b      	ldr	r3, [r3, #8]
 8004118:	2238      	movs	r2, #56	@ 0x38
 800411a:	4013      	ands	r3, r2
 800411c:	2b18      	cmp	r3, #24
 800411e:	d103      	bne.n	8004128 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8004120:	23fa      	movs	r3, #250	@ 0xfa
 8004122:	01db      	lsls	r3, r3, #7
 8004124:	613b      	str	r3, [r7, #16]
 8004126:	e001      	b.n	800412c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8004128:	2300      	movs	r3, #0
 800412a:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800412c:	693b      	ldr	r3, [r7, #16]
}
 800412e:	0018      	movs	r0, r3
 8004130:	46bd      	mov	sp, r7
 8004132:	b006      	add	sp, #24
 8004134:	bd80      	pop	{r7, pc}
 8004136:	46c0      	nop			@ (mov r8, r8)
 8004138:	40021000 	.word	0x40021000
 800413c:	00f42400 	.word	0x00f42400
 8004140:	007a1200 	.word	0x007a1200

08004144 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004144:	b580      	push	{r7, lr}
 8004146:	b086      	sub	sp, #24
 8004148:	af00      	add	r7, sp, #0
 800414a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 800414c:	2313      	movs	r3, #19
 800414e:	18fb      	adds	r3, r7, r3
 8004150:	2200      	movs	r2, #0
 8004152:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004154:	2312      	movs	r3, #18
 8004156:	18fb      	adds	r3, r7, r3
 8004158:	2200      	movs	r2, #0
 800415a:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	681a      	ldr	r2, [r3, #0]
 8004160:	2380      	movs	r3, #128	@ 0x80
 8004162:	029b      	lsls	r3, r3, #10
 8004164:	4013      	ands	r3, r2
 8004166:	d100      	bne.n	800416a <HAL_RCCEx_PeriphCLKConfig+0x26>
 8004168:	e0a3      	b.n	80042b2 <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800416a:	2011      	movs	r0, #17
 800416c:	183b      	adds	r3, r7, r0
 800416e:	2200      	movs	r2, #0
 8004170:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004172:	4ba5      	ldr	r3, [pc, #660]	@ (8004408 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004174:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004176:	2380      	movs	r3, #128	@ 0x80
 8004178:	055b      	lsls	r3, r3, #21
 800417a:	4013      	ands	r3, r2
 800417c:	d110      	bne.n	80041a0 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800417e:	4ba2      	ldr	r3, [pc, #648]	@ (8004408 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004180:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004182:	4ba1      	ldr	r3, [pc, #644]	@ (8004408 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004184:	2180      	movs	r1, #128	@ 0x80
 8004186:	0549      	lsls	r1, r1, #21
 8004188:	430a      	orrs	r2, r1
 800418a:	63da      	str	r2, [r3, #60]	@ 0x3c
 800418c:	4b9e      	ldr	r3, [pc, #632]	@ (8004408 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800418e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004190:	2380      	movs	r3, #128	@ 0x80
 8004192:	055b      	lsls	r3, r3, #21
 8004194:	4013      	ands	r3, r2
 8004196:	60bb      	str	r3, [r7, #8]
 8004198:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800419a:	183b      	adds	r3, r7, r0
 800419c:	2201      	movs	r2, #1
 800419e:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80041a0:	4b9a      	ldr	r3, [pc, #616]	@ (800440c <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 80041a2:	681a      	ldr	r2, [r3, #0]
 80041a4:	4b99      	ldr	r3, [pc, #612]	@ (800440c <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 80041a6:	2180      	movs	r1, #128	@ 0x80
 80041a8:	0049      	lsls	r1, r1, #1
 80041aa:	430a      	orrs	r2, r1
 80041ac:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80041ae:	f7fe f9ad 	bl	800250c <HAL_GetTick>
 80041b2:	0003      	movs	r3, r0
 80041b4:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80041b6:	e00b      	b.n	80041d0 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80041b8:	f7fe f9a8 	bl	800250c <HAL_GetTick>
 80041bc:	0002      	movs	r2, r0
 80041be:	68fb      	ldr	r3, [r7, #12]
 80041c0:	1ad3      	subs	r3, r2, r3
 80041c2:	2b02      	cmp	r3, #2
 80041c4:	d904      	bls.n	80041d0 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 80041c6:	2313      	movs	r3, #19
 80041c8:	18fb      	adds	r3, r7, r3
 80041ca:	2203      	movs	r2, #3
 80041cc:	701a      	strb	r2, [r3, #0]
        break;
 80041ce:	e005      	b.n	80041dc <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80041d0:	4b8e      	ldr	r3, [pc, #568]	@ (800440c <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 80041d2:	681a      	ldr	r2, [r3, #0]
 80041d4:	2380      	movs	r3, #128	@ 0x80
 80041d6:	005b      	lsls	r3, r3, #1
 80041d8:	4013      	ands	r3, r2
 80041da:	d0ed      	beq.n	80041b8 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 80041dc:	2313      	movs	r3, #19
 80041de:	18fb      	adds	r3, r7, r3
 80041e0:	781b      	ldrb	r3, [r3, #0]
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d154      	bne.n	8004290 <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80041e6:	4b88      	ldr	r3, [pc, #544]	@ (8004408 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80041e8:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80041ea:	23c0      	movs	r3, #192	@ 0xc0
 80041ec:	009b      	lsls	r3, r3, #2
 80041ee:	4013      	ands	r3, r2
 80041f0:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80041f2:	697b      	ldr	r3, [r7, #20]
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	d019      	beq.n	800422c <HAL_RCCEx_PeriphCLKConfig+0xe8>
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041fc:	697a      	ldr	r2, [r7, #20]
 80041fe:	429a      	cmp	r2, r3
 8004200:	d014      	beq.n	800422c <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004202:	4b81      	ldr	r3, [pc, #516]	@ (8004408 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004204:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004206:	4a82      	ldr	r2, [pc, #520]	@ (8004410 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 8004208:	4013      	ands	r3, r2
 800420a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800420c:	4b7e      	ldr	r3, [pc, #504]	@ (8004408 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800420e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004210:	4b7d      	ldr	r3, [pc, #500]	@ (8004408 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004212:	2180      	movs	r1, #128	@ 0x80
 8004214:	0249      	lsls	r1, r1, #9
 8004216:	430a      	orrs	r2, r1
 8004218:	65da      	str	r2, [r3, #92]	@ 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 800421a:	4b7b      	ldr	r3, [pc, #492]	@ (8004408 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800421c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800421e:	4b7a      	ldr	r3, [pc, #488]	@ (8004408 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004220:	497c      	ldr	r1, [pc, #496]	@ (8004414 <HAL_RCCEx_PeriphCLKConfig+0x2d0>)
 8004222:	400a      	ands	r2, r1
 8004224:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004226:	4b78      	ldr	r3, [pc, #480]	@ (8004408 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004228:	697a      	ldr	r2, [r7, #20]
 800422a:	65da      	str	r2, [r3, #92]	@ 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800422c:	697b      	ldr	r3, [r7, #20]
 800422e:	2201      	movs	r2, #1
 8004230:	4013      	ands	r3, r2
 8004232:	d016      	beq.n	8004262 <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004234:	f7fe f96a 	bl	800250c <HAL_GetTick>
 8004238:	0003      	movs	r3, r0
 800423a:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800423c:	e00c      	b.n	8004258 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800423e:	f7fe f965 	bl	800250c <HAL_GetTick>
 8004242:	0002      	movs	r2, r0
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	1ad3      	subs	r3, r2, r3
 8004248:	4a73      	ldr	r2, [pc, #460]	@ (8004418 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800424a:	4293      	cmp	r3, r2
 800424c:	d904      	bls.n	8004258 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 800424e:	2313      	movs	r3, #19
 8004250:	18fb      	adds	r3, r7, r3
 8004252:	2203      	movs	r2, #3
 8004254:	701a      	strb	r2, [r3, #0]
            break;
 8004256:	e004      	b.n	8004262 <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004258:	4b6b      	ldr	r3, [pc, #428]	@ (8004408 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800425a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800425c:	2202      	movs	r2, #2
 800425e:	4013      	ands	r3, r2
 8004260:	d0ed      	beq.n	800423e <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 8004262:	2313      	movs	r3, #19
 8004264:	18fb      	adds	r3, r7, r3
 8004266:	781b      	ldrb	r3, [r3, #0]
 8004268:	2b00      	cmp	r3, #0
 800426a:	d10a      	bne.n	8004282 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800426c:	4b66      	ldr	r3, [pc, #408]	@ (8004408 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800426e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004270:	4a67      	ldr	r2, [pc, #412]	@ (8004410 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 8004272:	4013      	ands	r3, r2
 8004274:	0019      	movs	r1, r3
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800427a:	4b63      	ldr	r3, [pc, #396]	@ (8004408 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800427c:	430a      	orrs	r2, r1
 800427e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8004280:	e00c      	b.n	800429c <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004282:	2312      	movs	r3, #18
 8004284:	18fb      	adds	r3, r7, r3
 8004286:	2213      	movs	r2, #19
 8004288:	18ba      	adds	r2, r7, r2
 800428a:	7812      	ldrb	r2, [r2, #0]
 800428c:	701a      	strb	r2, [r3, #0]
 800428e:	e005      	b.n	800429c <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004290:	2312      	movs	r3, #18
 8004292:	18fb      	adds	r3, r7, r3
 8004294:	2213      	movs	r2, #19
 8004296:	18ba      	adds	r2, r7, r2
 8004298:	7812      	ldrb	r2, [r2, #0]
 800429a:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800429c:	2311      	movs	r3, #17
 800429e:	18fb      	adds	r3, r7, r3
 80042a0:	781b      	ldrb	r3, [r3, #0]
 80042a2:	2b01      	cmp	r3, #1
 80042a4:	d105      	bne.n	80042b2 <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80042a6:	4b58      	ldr	r3, [pc, #352]	@ (8004408 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80042a8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80042aa:	4b57      	ldr	r3, [pc, #348]	@ (8004408 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80042ac:	495b      	ldr	r1, [pc, #364]	@ (800441c <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 80042ae:	400a      	ands	r2, r1
 80042b0:	63da      	str	r2, [r3, #60]	@ 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	2201      	movs	r2, #1
 80042b8:	4013      	ands	r3, r2
 80042ba:	d009      	beq.n	80042d0 <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80042bc:	4b52      	ldr	r3, [pc, #328]	@ (8004408 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80042be:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80042c0:	2203      	movs	r2, #3
 80042c2:	4393      	bics	r3, r2
 80042c4:	0019      	movs	r1, r3
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	685a      	ldr	r2, [r3, #4]
 80042ca:	4b4f      	ldr	r3, [pc, #316]	@ (8004408 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80042cc:	430a      	orrs	r2, r1
 80042ce:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	2210      	movs	r2, #16
 80042d6:	4013      	ands	r3, r2
 80042d8:	d009      	beq.n	80042ee <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80042da:	4b4b      	ldr	r3, [pc, #300]	@ (8004408 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80042dc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80042de:	4a50      	ldr	r2, [pc, #320]	@ (8004420 <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 80042e0:	4013      	ands	r3, r2
 80042e2:	0019      	movs	r1, r3
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	689a      	ldr	r2, [r3, #8]
 80042e8:	4b47      	ldr	r3, [pc, #284]	@ (8004408 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80042ea:	430a      	orrs	r2, r1
 80042ec:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	681a      	ldr	r2, [r3, #0]
 80042f2:	2380      	movs	r3, #128	@ 0x80
 80042f4:	009b      	lsls	r3, r3, #2
 80042f6:	4013      	ands	r3, r2
 80042f8:	d009      	beq.n	800430e <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80042fa:	4b43      	ldr	r3, [pc, #268]	@ (8004408 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80042fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80042fe:	4a49      	ldr	r2, [pc, #292]	@ (8004424 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8004300:	4013      	ands	r3, r2
 8004302:	0019      	movs	r1, r3
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	695a      	ldr	r2, [r3, #20]
 8004308:	4b3f      	ldr	r3, [pc, #252]	@ (8004408 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800430a:	430a      	orrs	r2, r1
 800430c:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	681a      	ldr	r2, [r3, #0]
 8004312:	2380      	movs	r3, #128	@ 0x80
 8004314:	00db      	lsls	r3, r3, #3
 8004316:	4013      	ands	r3, r2
 8004318:	d009      	beq.n	800432e <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800431a:	4b3b      	ldr	r3, [pc, #236]	@ (8004408 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800431c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800431e:	4a42      	ldr	r2, [pc, #264]	@ (8004428 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8004320:	4013      	ands	r3, r2
 8004322:	0019      	movs	r1, r3
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	699a      	ldr	r2, [r3, #24]
 8004328:	4b37      	ldr	r3, [pc, #220]	@ (8004408 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800432a:	430a      	orrs	r2, r1
 800432c:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	2220      	movs	r2, #32
 8004334:	4013      	ands	r3, r2
 8004336:	d009      	beq.n	800434c <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004338:	4b33      	ldr	r3, [pc, #204]	@ (8004408 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800433a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800433c:	4a3b      	ldr	r2, [pc, #236]	@ (800442c <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800433e:	4013      	ands	r3, r2
 8004340:	0019      	movs	r1, r3
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	68da      	ldr	r2, [r3, #12]
 8004346:	4b30      	ldr	r3, [pc, #192]	@ (8004408 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004348:	430a      	orrs	r2, r1
 800434a:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	681a      	ldr	r2, [r3, #0]
 8004350:	2380      	movs	r3, #128	@ 0x80
 8004352:	01db      	lsls	r3, r3, #7
 8004354:	4013      	ands	r3, r2
 8004356:	d015      	beq.n	8004384 <HAL_RCCEx_PeriphCLKConfig+0x240>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004358:	4b2b      	ldr	r3, [pc, #172]	@ (8004408 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800435a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800435c:	009b      	lsls	r3, r3, #2
 800435e:	0899      	lsrs	r1, r3, #2
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	69da      	ldr	r2, [r3, #28]
 8004364:	4b28      	ldr	r3, [pc, #160]	@ (8004408 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004366:	430a      	orrs	r2, r1
 8004368:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	69da      	ldr	r2, [r3, #28]
 800436e:	2380      	movs	r3, #128	@ 0x80
 8004370:	05db      	lsls	r3, r3, #23
 8004372:	429a      	cmp	r2, r3
 8004374:	d106      	bne.n	8004384 <HAL_RCCEx_PeriphCLKConfig+0x240>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8004376:	4b24      	ldr	r3, [pc, #144]	@ (8004408 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004378:	68da      	ldr	r2, [r3, #12]
 800437a:	4b23      	ldr	r3, [pc, #140]	@ (8004408 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800437c:	2180      	movs	r1, #128	@ 0x80
 800437e:	0249      	lsls	r1, r1, #9
 8004380:	430a      	orrs	r2, r1
 8004382:	60da      	str	r2, [r3, #12]
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	681a      	ldr	r2, [r3, #0]
 8004388:	2380      	movs	r3, #128	@ 0x80
 800438a:	039b      	lsls	r3, r3, #14
 800438c:	4013      	ands	r3, r2
 800438e:	d016      	beq.n	80043be <HAL_RCCEx_PeriphCLKConfig+0x27a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8004390:	4b1d      	ldr	r3, [pc, #116]	@ (8004408 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004392:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004394:	4a26      	ldr	r2, [pc, #152]	@ (8004430 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 8004396:	4013      	ands	r3, r2
 8004398:	0019      	movs	r1, r3
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	6a1a      	ldr	r2, [r3, #32]
 800439e:	4b1a      	ldr	r3, [pc, #104]	@ (8004408 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80043a0:	430a      	orrs	r2, r1
 80043a2:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	6a1a      	ldr	r2, [r3, #32]
 80043a8:	2380      	movs	r3, #128	@ 0x80
 80043aa:	03db      	lsls	r3, r3, #15
 80043ac:	429a      	cmp	r2, r3
 80043ae:	d106      	bne.n	80043be <HAL_RCCEx_PeriphCLKConfig+0x27a>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 80043b0:	4b15      	ldr	r3, [pc, #84]	@ (8004408 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80043b2:	68da      	ldr	r2, [r3, #12]
 80043b4:	4b14      	ldr	r3, [pc, #80]	@ (8004408 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80043b6:	2180      	movs	r1, #128	@ 0x80
 80043b8:	0449      	lsls	r1, r1, #17
 80043ba:	430a      	orrs	r2, r1
 80043bc:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	681a      	ldr	r2, [r3, #0]
 80043c2:	2380      	movs	r3, #128	@ 0x80
 80043c4:	011b      	lsls	r3, r3, #4
 80043c6:	4013      	ands	r3, r2
 80043c8:	d016      	beq.n	80043f8 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 80043ca:	4b0f      	ldr	r3, [pc, #60]	@ (8004408 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80043cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80043ce:	4a19      	ldr	r2, [pc, #100]	@ (8004434 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80043d0:	4013      	ands	r3, r2
 80043d2:	0019      	movs	r1, r3
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	691a      	ldr	r2, [r3, #16]
 80043d8:	4b0b      	ldr	r3, [pc, #44]	@ (8004408 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80043da:	430a      	orrs	r2, r1
 80043dc:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	691a      	ldr	r2, [r3, #16]
 80043e2:	2380      	movs	r3, #128	@ 0x80
 80043e4:	01db      	lsls	r3, r3, #7
 80043e6:	429a      	cmp	r2, r3
 80043e8:	d106      	bne.n	80043f8 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 80043ea:	4b07      	ldr	r3, [pc, #28]	@ (8004408 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80043ec:	68da      	ldr	r2, [r3, #12]
 80043ee:	4b06      	ldr	r3, [pc, #24]	@ (8004408 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80043f0:	2180      	movs	r1, #128	@ 0x80
 80043f2:	0249      	lsls	r1, r1, #9
 80043f4:	430a      	orrs	r2, r1
 80043f6:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 80043f8:	2312      	movs	r3, #18
 80043fa:	18fb      	adds	r3, r7, r3
 80043fc:	781b      	ldrb	r3, [r3, #0]
}
 80043fe:	0018      	movs	r0, r3
 8004400:	46bd      	mov	sp, r7
 8004402:	b006      	add	sp, #24
 8004404:	bd80      	pop	{r7, pc}
 8004406:	46c0      	nop			@ (mov r8, r8)
 8004408:	40021000 	.word	0x40021000
 800440c:	40007000 	.word	0x40007000
 8004410:	fffffcff 	.word	0xfffffcff
 8004414:	fffeffff 	.word	0xfffeffff
 8004418:	00001388 	.word	0x00001388
 800441c:	efffffff 	.word	0xefffffff
 8004420:	fffff3ff 	.word	0xfffff3ff
 8004424:	fff3ffff 	.word	0xfff3ffff
 8004428:	ffcfffff 	.word	0xffcfffff
 800442c:	ffffcfff 	.word	0xffffcfff
 8004430:	ffbfffff 	.word	0xffbfffff
 8004434:	ffff3fff 	.word	0xffff3fff

08004438 <HAL_RCCEx_EnableLSCO>:
  *            @arg @ref RCC_LSCOSOURCE_LSI  LSI clock selected as LSCO source
  *            @arg @ref RCC_LSCOSOURCE_LSE  LSE clock selected as LSCO source
  * @retval None
  */
void HAL_RCCEx_EnableLSCO(uint32_t LSCOSource)
{
 8004438:	b590      	push	{r4, r7, lr}
 800443a:	b08b      	sub	sp, #44	@ 0x2c
 800443c:	af00      	add	r7, sp, #0
 800443e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  FlagStatus       pwrclkchanged = RESET;
 8004440:	2427      	movs	r4, #39	@ 0x27
 8004442:	193b      	adds	r3, r7, r4
 8004444:	2200      	movs	r2, #0
 8004446:	701a      	strb	r2, [r3, #0]
  FlagStatus       backupchanged = RESET;
 8004448:	2326      	movs	r3, #38	@ 0x26
 800444a:	18fb      	adds	r3, r7, r3
 800444c:	2200      	movs	r2, #0
 800444e:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_LSCOSOURCE(LSCOSource));

  /* LSCO Pin Clock Enable */
  LSCO_CLK_ENABLE();
 8004450:	4b31      	ldr	r3, [pc, #196]	@ (8004518 <HAL_RCCEx_EnableLSCO+0xe0>)
 8004452:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004454:	4b30      	ldr	r3, [pc, #192]	@ (8004518 <HAL_RCCEx_EnableLSCO+0xe0>)
 8004456:	2101      	movs	r1, #1
 8004458:	430a      	orrs	r2, r1
 800445a:	635a      	str	r2, [r3, #52]	@ 0x34
 800445c:	4b2e      	ldr	r3, [pc, #184]	@ (8004518 <HAL_RCCEx_EnableLSCO+0xe0>)
 800445e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004460:	2201      	movs	r2, #1
 8004462:	4013      	ands	r3, r2
 8004464:	60fb      	str	r3, [r7, #12]
 8004466:	68fb      	ldr	r3, [r7, #12]

  /* Configure the LSCO pin in analog mode */
  GPIO_InitStruct.Pin = LSCO_PIN;
 8004468:	2110      	movs	r1, #16
 800446a:	187b      	adds	r3, r7, r1
 800446c:	2204      	movs	r2, #4
 800446e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004470:	187b      	adds	r3, r7, r1
 8004472:	2203      	movs	r2, #3
 8004474:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004476:	187b      	adds	r3, r7, r1
 8004478:	2203      	movs	r2, #3
 800447a:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800447c:	187b      	adds	r3, r7, r1
 800447e:	2200      	movs	r2, #0
 8004480:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(LSCO_GPIO_PORT, &GPIO_InitStruct);
 8004482:	187a      	adds	r2, r7, r1
 8004484:	23a0      	movs	r3, #160	@ 0xa0
 8004486:	05db      	lsls	r3, r3, #23
 8004488:	0011      	movs	r1, r2
 800448a:	0018      	movs	r0, r3
 800448c:	f7fe f926 	bl	80026dc <HAL_GPIO_Init>

  /* Update LSCOSEL clock source in Backup Domain control register */
  if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004490:	4b21      	ldr	r3, [pc, #132]	@ (8004518 <HAL_RCCEx_EnableLSCO+0xe0>)
 8004492:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004494:	2380      	movs	r3, #128	@ 0x80
 8004496:	055b      	lsls	r3, r3, #21
 8004498:	4013      	ands	r3, r2
 800449a:	d110      	bne.n	80044be <HAL_RCCEx_EnableLSCO+0x86>
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800449c:	4b1e      	ldr	r3, [pc, #120]	@ (8004518 <HAL_RCCEx_EnableLSCO+0xe0>)
 800449e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80044a0:	4b1d      	ldr	r3, [pc, #116]	@ (8004518 <HAL_RCCEx_EnableLSCO+0xe0>)
 80044a2:	2180      	movs	r1, #128	@ 0x80
 80044a4:	0549      	lsls	r1, r1, #21
 80044a6:	430a      	orrs	r2, r1
 80044a8:	63da      	str	r2, [r3, #60]	@ 0x3c
 80044aa:	4b1b      	ldr	r3, [pc, #108]	@ (8004518 <HAL_RCCEx_EnableLSCO+0xe0>)
 80044ac:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80044ae:	2380      	movs	r3, #128	@ 0x80
 80044b0:	055b      	lsls	r3, r3, #21
 80044b2:	4013      	ands	r3, r2
 80044b4:	60bb      	str	r3, [r7, #8]
 80044b6:	68bb      	ldr	r3, [r7, #8]
    pwrclkchanged = SET;
 80044b8:	193b      	adds	r3, r7, r4
 80044ba:	2201      	movs	r2, #1
 80044bc:	701a      	strb	r2, [r3, #0]
  }
  if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80044be:	4b17      	ldr	r3, [pc, #92]	@ (800451c <HAL_RCCEx_EnableLSCO+0xe4>)
 80044c0:	681a      	ldr	r2, [r3, #0]
 80044c2:	2380      	movs	r3, #128	@ 0x80
 80044c4:	005b      	lsls	r3, r3, #1
 80044c6:	4013      	ands	r3, r2
 80044c8:	d105      	bne.n	80044d6 <HAL_RCCEx_EnableLSCO+0x9e>
  {
    HAL_PWR_EnableBkUpAccess();
 80044ca:	f7ff f939 	bl	8003740 <HAL_PWR_EnableBkUpAccess>
    backupchanged = SET;
 80044ce:	2326      	movs	r3, #38	@ 0x26
 80044d0:	18fb      	adds	r3, r7, r3
 80044d2:	2201      	movs	r2, #1
 80044d4:	701a      	strb	r2, [r3, #0]
  }

  MODIFY_REG(RCC->BDCR, RCC_BDCR_LSCOSEL | RCC_BDCR_LSCOEN, LSCOSource | RCC_BDCR_LSCOEN);
 80044d6:	4b10      	ldr	r3, [pc, #64]	@ (8004518 <HAL_RCCEx_EnableLSCO+0xe0>)
 80044d8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80044da:	4a11      	ldr	r2, [pc, #68]	@ (8004520 <HAL_RCCEx_EnableLSCO+0xe8>)
 80044dc:	401a      	ands	r2, r3
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	431a      	orrs	r2, r3
 80044e2:	4b0d      	ldr	r3, [pc, #52]	@ (8004518 <HAL_RCCEx_EnableLSCO+0xe0>)
 80044e4:	2180      	movs	r1, #128	@ 0x80
 80044e6:	0449      	lsls	r1, r1, #17
 80044e8:	430a      	orrs	r2, r1
 80044ea:	65da      	str	r2, [r3, #92]	@ 0x5c

  if (backupchanged == SET)
 80044ec:	2326      	movs	r3, #38	@ 0x26
 80044ee:	18fb      	adds	r3, r7, r3
 80044f0:	781b      	ldrb	r3, [r3, #0]
 80044f2:	2b01      	cmp	r3, #1
 80044f4:	d101      	bne.n	80044fa <HAL_RCCEx_EnableLSCO+0xc2>
  {
    HAL_PWR_DisableBkUpAccess();
 80044f6:	f7ff f931 	bl	800375c <HAL_PWR_DisableBkUpAccess>
  }
  if (pwrclkchanged == SET)
 80044fa:	2327      	movs	r3, #39	@ 0x27
 80044fc:	18fb      	adds	r3, r7, r3
 80044fe:	781b      	ldrb	r3, [r3, #0]
 8004500:	2b01      	cmp	r3, #1
 8004502:	d105      	bne.n	8004510 <HAL_RCCEx_EnableLSCO+0xd8>
  {
    __HAL_RCC_PWR_CLK_DISABLE();
 8004504:	4b04      	ldr	r3, [pc, #16]	@ (8004518 <HAL_RCCEx_EnableLSCO+0xe0>)
 8004506:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004508:	4b03      	ldr	r3, [pc, #12]	@ (8004518 <HAL_RCCEx_EnableLSCO+0xe0>)
 800450a:	4906      	ldr	r1, [pc, #24]	@ (8004524 <HAL_RCCEx_EnableLSCO+0xec>)
 800450c:	400a      	ands	r2, r1
 800450e:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
}
 8004510:	46c0      	nop			@ (mov r8, r8)
 8004512:	46bd      	mov	sp, r7
 8004514:	b00b      	add	sp, #44	@ 0x2c
 8004516:	bd90      	pop	{r4, r7, pc}
 8004518:	40021000 	.word	0x40021000
 800451c:	40007000 	.word	0x40007000
 8004520:	fcffffff 	.word	0xfcffffff
 8004524:	efffffff 	.word	0xefffffff

08004528 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8004528:	b5b0      	push	{r4, r5, r7, lr}
 800452a:	b084      	sub	sp, #16
 800452c:	af00      	add	r7, sp, #0
 800452e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8004530:	230f      	movs	r3, #15
 8004532:	18fb      	adds	r3, r7, r3
 8004534:	2201      	movs	r2, #1
 8004536:	701a      	strb	r2, [r3, #0]

  /* Check the RTC peripheral state */
  if(hrtc != NULL)
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	2b00      	cmp	r3, #0
 800453c:	d100      	bne.n	8004540 <HAL_RTC_Init+0x18>
 800453e:	e08c      	b.n	800465a <HAL_RTC_Init+0x132>
    assert_param(IS_RTC_OUTPUT_REMAP(hrtc->Init.OutPutRemap));
    assert_param(IS_RTC_OUTPUT_POL(hrtc->Init.OutPutPolarity));
    assert_param(IS_RTC_OUTPUT_TYPE(hrtc->Init.OutPutType));
    assert_param(IS_RTC_OUTPUT_PULLUP(hrtc->Init.OutPutPullUp));

    if(hrtc->State == HAL_RTC_STATE_RESET)
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	2229      	movs	r2, #41	@ 0x29
 8004544:	5c9b      	ldrb	r3, [r3, r2]
 8004546:	b2db      	uxtb	r3, r3
 8004548:	2b00      	cmp	r3, #0
 800454a:	d10b      	bne.n	8004564 <HAL_RTC_Init+0x3c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	2228      	movs	r2, #40	@ 0x28
 8004550:	2100      	movs	r1, #0
 8004552:	5499      	strb	r1, [r3, r2]

      /* Process TAMP peripheral offset from RTC one */
      hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	2288      	movs	r2, #136	@ 0x88
 8004558:	0212      	lsls	r2, r2, #8
 800455a:	605a      	str	r2, [r3, #4]
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
#else
      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	0018      	movs	r0, r3
 8004560:	f7fd fdf4 	bl	800214c <HAL_RTC_MspInit>
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */
    }

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	2229      	movs	r2, #41	@ 0x29
 8004568:	2102      	movs	r1, #2
 800456a:	5499      	strb	r1, [r3, r2]

    /* Check whether the calendar needs to be initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	68db      	ldr	r3, [r3, #12]
 8004572:	2210      	movs	r2, #16
 8004574:	4013      	ands	r3, r2
 8004576:	2b10      	cmp	r3, #16
 8004578:	d062      	beq.n	8004640 <HAL_RTC_Init+0x118>
    {
      /* Disable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	22ca      	movs	r2, #202	@ 0xca
 8004580:	625a      	str	r2, [r3, #36]	@ 0x24
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	2253      	movs	r2, #83	@ 0x53
 8004588:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Enter Initialization mode */
      status = RTC_EnterInitMode(hrtc);
 800458a:	250f      	movs	r5, #15
 800458c:	197c      	adds	r4, r7, r5
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	0018      	movs	r0, r3
 8004592:	f000 fcb9 	bl	8004f08 <RTC_EnterInitMode>
 8004596:	0003      	movs	r3, r0
 8004598:	7023      	strb	r3, [r4, #0]

      if(status == HAL_OK)
 800459a:	0028      	movs	r0, r5
 800459c:	183b      	adds	r3, r7, r0
 800459e:	781b      	ldrb	r3, [r3, #0]
 80045a0:	2b00      	cmp	r3, #0
 80045a2:	d12c      	bne.n	80045fe <HAL_RTC_Init+0xd6>
      {
        /* Clear RTC_CR FMT, OSEL and POL Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	699a      	ldr	r2, [r3, #24]
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	492e      	ldr	r1, [pc, #184]	@ (8004668 <HAL_RTC_Init+0x140>)
 80045b0:	400a      	ands	r2, r1
 80045b2:	619a      	str	r2, [r3, #24]
        /* Set RTC_CR register */
        hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	6999      	ldr	r1, [r3, #24]
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	689a      	ldr	r2, [r3, #8]
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	695b      	ldr	r3, [r3, #20]
 80045c2:	431a      	orrs	r2, r3
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	69db      	ldr	r3, [r3, #28]
 80045c8:	431a      	orrs	r2, r3
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	430a      	orrs	r2, r1
 80045d0:	619a      	str	r2, [r3, #24]

        /* Configure the RTC PRER */
        hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	687a      	ldr	r2, [r7, #4]
 80045d8:	6912      	ldr	r2, [r2, #16]
 80045da:	611a      	str	r2, [r3, #16]
        hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	6919      	ldr	r1, [r3, #16]
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	68db      	ldr	r3, [r3, #12]
 80045e6:	041a      	lsls	r2, r3, #16
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	430a      	orrs	r2, r1
 80045ee:	611a      	str	r2, [r3, #16]

        /* Exit Initialization mode */
        status = RTC_ExitInitMode(hrtc);
 80045f0:	183c      	adds	r4, r7, r0
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	0018      	movs	r0, r3
 80045f6:	f000 fcc9 	bl	8004f8c <RTC_ExitInitMode>
 80045fa:	0003      	movs	r3, r0
 80045fc:	7023      	strb	r3, [r4, #0]
      }

      if (status == HAL_OK)
 80045fe:	230f      	movs	r3, #15
 8004600:	18fb      	adds	r3, r7, r3
 8004602:	781b      	ldrb	r3, [r3, #0]
 8004604:	2b00      	cmp	r3, #0
 8004606:	d116      	bne.n	8004636 <HAL_RTC_Init+0x10e>
      {
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU |RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	699a      	ldr	r2, [r3, #24]
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	00d2      	lsls	r2, r2, #3
 8004614:	08d2      	lsrs	r2, r2, #3
 8004616:	619a      	str	r2, [r3, #24]
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	6999      	ldr	r1, [r3, #24]
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	6a1b      	ldr	r3, [r3, #32]
 8004626:	431a      	orrs	r2, r3
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	699b      	ldr	r3, [r3, #24]
 800462c:	431a      	orrs	r2, r3
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	430a      	orrs	r2, r1
 8004634:	619a      	str	r2, [r3, #24]
      }

      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	22ff      	movs	r2, #255	@ 0xff
 800463c:	625a      	str	r2, [r3, #36]	@ 0x24
 800463e:	e003      	b.n	8004648 <HAL_RTC_Init+0x120>
    }
    else
    {
      /* The calendar is already initialized */
      status = HAL_OK;
 8004640:	230f      	movs	r3, #15
 8004642:	18fb      	adds	r3, r7, r3
 8004644:	2200      	movs	r2, #0
 8004646:	701a      	strb	r2, [r3, #0]
    }

    if (status == HAL_OK)
 8004648:	230f      	movs	r3, #15
 800464a:	18fb      	adds	r3, r7, r3
 800464c:	781b      	ldrb	r3, [r3, #0]
 800464e:	2b00      	cmp	r3, #0
 8004650:	d103      	bne.n	800465a <HAL_RTC_Init+0x132>
    {
      hrtc->State = HAL_RTC_STATE_READY;
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	2229      	movs	r2, #41	@ 0x29
 8004656:	2101      	movs	r1, #1
 8004658:	5499      	strb	r1, [r3, r2]
    }
  }

  return status;
 800465a:	230f      	movs	r3, #15
 800465c:	18fb      	adds	r3, r7, r3
 800465e:	781b      	ldrb	r3, [r3, #0]
}
 8004660:	0018      	movs	r0, r3
 8004662:	46bd      	mov	sp, r7
 8004664:	b004      	add	sp, #16
 8004666:	bdb0      	pop	{r4, r5, r7, pc}
 8004668:	fb8fffbf 	.word	0xfb8fffbf

0800466c <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800466c:	b5b0      	push	{r4, r5, r7, lr}
 800466e:	b086      	sub	sp, #24
 8004670:	af00      	add	r7, sp, #0
 8004672:	60f8      	str	r0, [r7, #12]
 8004674:	60b9      	str	r1, [r7, #8]
 8004676:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	2228      	movs	r2, #40	@ 0x28
 800467c:	5c9b      	ldrb	r3, [r3, r2]
 800467e:	2b01      	cmp	r3, #1
 8004680:	d101      	bne.n	8004686 <HAL_RTC_SetTime+0x1a>
 8004682:	2302      	movs	r3, #2
 8004684:	e092      	b.n	80047ac <HAL_RTC_SetTime+0x140>
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	2228      	movs	r2, #40	@ 0x28
 800468a:	2101      	movs	r1, #1
 800468c:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	2229      	movs	r2, #41	@ 0x29
 8004692:	2102      	movs	r1, #2
 8004694:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	22ca      	movs	r2, #202	@ 0xca
 800469c:	625a      	str	r2, [r3, #36]	@ 0x24
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	2253      	movs	r2, #83	@ 0x53
 80046a4:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 80046a6:	2513      	movs	r5, #19
 80046a8:	197c      	adds	r4, r7, r5
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	0018      	movs	r0, r3
 80046ae:	f000 fc2b 	bl	8004f08 <RTC_EnterInitMode>
 80046b2:	0003      	movs	r3, r0
 80046b4:	7023      	strb	r3, [r4, #0]
  if(status == HAL_OK)
 80046b6:	197b      	adds	r3, r7, r5
 80046b8:	781b      	ldrb	r3, [r3, #0]
 80046ba:	2b00      	cmp	r3, #0
 80046bc:	d162      	bne.n	8004784 <HAL_RTC_SetTime+0x118>
  {
    if(Format == RTC_FORMAT_BIN)
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	2b00      	cmp	r3, #0
 80046c2:	d125      	bne.n	8004710 <HAL_RTC_SetTime+0xa4>
    {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	699b      	ldr	r3, [r3, #24]
 80046ca:	2240      	movs	r2, #64	@ 0x40
 80046cc:	4013      	ands	r3, r2
 80046ce:	d102      	bne.n	80046d6 <HAL_RTC_SetTime+0x6a>
        assert_param(IS_RTC_HOUR12(sTime->Hours));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 80046d0:	68bb      	ldr	r3, [r7, #8]
 80046d2:	2200      	movs	r2, #0
 80046d4:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sTime->Hours));
      }
      assert_param(IS_RTC_MINUTES(sTime->Minutes));
      assert_param(IS_RTC_SECONDS(sTime->Seconds));

      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 80046d6:	68bb      	ldr	r3, [r7, #8]
 80046d8:	781b      	ldrb	r3, [r3, #0]
 80046da:	0018      	movs	r0, r3
 80046dc:	f000 fc9a 	bl	8005014 <RTC_ByteToBcd2>
 80046e0:	0003      	movs	r3, r0
 80046e2:	041c      	lsls	r4, r3, #16
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80046e4:	68bb      	ldr	r3, [r7, #8]
 80046e6:	785b      	ldrb	r3, [r3, #1]
 80046e8:	0018      	movs	r0, r3
 80046ea:	f000 fc93 	bl	8005014 <RTC_ByteToBcd2>
 80046ee:	0003      	movs	r3, r0
 80046f0:	021b      	lsls	r3, r3, #8
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 80046f2:	431c      	orrs	r4, r3
                          ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos) | \
 80046f4:	68bb      	ldr	r3, [r7, #8]
 80046f6:	789b      	ldrb	r3, [r3, #2]
 80046f8:	0018      	movs	r0, r3
 80046fa:	f000 fc8b 	bl	8005014 <RTC_ByteToBcd2>
 80046fe:	0003      	movs	r3, r0
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8004700:	0022      	movs	r2, r4
 8004702:	431a      	orrs	r2, r3
                          (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 8004704:	68bb      	ldr	r3, [r7, #8]
 8004706:	78db      	ldrb	r3, [r3, #3]
 8004708:	059b      	lsls	r3, r3, #22
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 800470a:	4313      	orrs	r3, r2
 800470c:	617b      	str	r3, [r7, #20]
 800470e:	e017      	b.n	8004740 <HAL_RTC_SetTime+0xd4>
    }
    else
    {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	699b      	ldr	r3, [r3, #24]
 8004716:	2240      	movs	r2, #64	@ 0x40
 8004718:	4013      	ands	r3, r2
 800471a:	d102      	bne.n	8004722 <HAL_RTC_SetTime+0xb6>
        assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 800471c:	68bb      	ldr	r3, [r7, #8]
 800471e:	2200      	movs	r2, #0
 8004720:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
      }
      assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
      assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8004722:	68bb      	ldr	r3, [r7, #8]
 8004724:	781b      	ldrb	r3, [r3, #0]
 8004726:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8004728:	68bb      	ldr	r3, [r7, #8]
 800472a:	785b      	ldrb	r3, [r3, #1]
 800472c:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 800472e:	4313      	orrs	r3, r2
                ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8004730:	68ba      	ldr	r2, [r7, #8]
 8004732:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8004734:	431a      	orrs	r2, r3
                ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8004736:	68bb      	ldr	r3, [r7, #8]
 8004738:	78db      	ldrb	r3, [r3, #3]
 800473a:	059b      	lsls	r3, r3, #22
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 800473c:	4313      	orrs	r3, r2
 800473e:	617b      	str	r3, [r7, #20]
    }

    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	697a      	ldr	r2, [r7, #20]
 8004746:	491b      	ldr	r1, [pc, #108]	@ (80047b4 <HAL_RTC_SetTime+0x148>)
 8004748:	400a      	ands	r2, r1
 800474a:	601a      	str	r2, [r3, #0]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	699a      	ldr	r2, [r3, #24]
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	4918      	ldr	r1, [pc, #96]	@ (80047b8 <HAL_RTC_SetTime+0x14c>)
 8004758:	400a      	ands	r2, r1
 800475a:	619a      	str	r2, [r3, #24]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	6999      	ldr	r1, [r3, #24]
 8004762:	68bb      	ldr	r3, [r7, #8]
 8004764:	68da      	ldr	r2, [r3, #12]
 8004766:	68bb      	ldr	r3, [r7, #8]
 8004768:	691b      	ldr	r3, [r3, #16]
 800476a:	431a      	orrs	r2, r3
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	430a      	orrs	r2, r1
 8004772:	619a      	str	r2, [r3, #24]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8004774:	2313      	movs	r3, #19
 8004776:	18fc      	adds	r4, r7, r3
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	0018      	movs	r0, r3
 800477c:	f000 fc06 	bl	8004f8c <RTC_ExitInitMode>
 8004780:	0003      	movs	r3, r0
 8004782:	7023      	strb	r3, [r4, #0]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	22ff      	movs	r2, #255	@ 0xff
 800478a:	625a      	str	r2, [r3, #36]	@ 0x24
  
  if (status == HAL_OK)
 800478c:	2313      	movs	r3, #19
 800478e:	18fb      	adds	r3, r7, r3
 8004790:	781b      	ldrb	r3, [r3, #0]
 8004792:	2b00      	cmp	r3, #0
 8004794:	d103      	bne.n	800479e <HAL_RTC_SetTime+0x132>
  {
   hrtc->State = HAL_RTC_STATE_READY;
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	2229      	movs	r2, #41	@ 0x29
 800479a:	2101      	movs	r1, #1
 800479c:	5499      	strb	r1, [r3, r2]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	2228      	movs	r2, #40	@ 0x28
 80047a2:	2100      	movs	r1, #0
 80047a4:	5499      	strb	r1, [r3, r2]

  return status;
 80047a6:	2313      	movs	r3, #19
 80047a8:	18fb      	adds	r3, r7, r3
 80047aa:	781b      	ldrb	r3, [r3, #0]
}
 80047ac:	0018      	movs	r0, r3
 80047ae:	46bd      	mov	sp, r7
 80047b0:	b006      	add	sp, #24
 80047b2:	bdb0      	pop	{r4, r5, r7, pc}
 80047b4:	007f7f7f 	.word	0x007f7f7f
 80047b8:	fffbffff 	.word	0xfffbffff

080047bc <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80047bc:	b580      	push	{r7, lr}
 80047be:	b086      	sub	sp, #24
 80047c0:	af00      	add	r7, sp, #0
 80047c2:	60f8      	str	r0, [r7, #12]
 80047c4:	60b9      	str	r1, [r7, #8]
 80047c6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register*/
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	689a      	ldr	r2, [r3, #8]
 80047ce:	68bb      	ldr	r3, [r7, #8]
 80047d0:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	691b      	ldr	r3, [r3, #16]
 80047d8:	045b      	lsls	r3, r3, #17
 80047da:	0c5a      	lsrs	r2, r3, #17
 80047dc:	68bb      	ldr	r3, [r7, #8]
 80047de:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 80047e0:	68fb      	ldr	r3, [r7, #12]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	4a22      	ldr	r2, [pc, #136]	@ (8004870 <HAL_RTC_GetTime+0xb4>)
 80047e8:	4013      	ands	r3, r2
 80047ea:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> RTC_TR_HU_Pos);
 80047ec:	697b      	ldr	r3, [r7, #20]
 80047ee:	0c1b      	lsrs	r3, r3, #16
 80047f0:	b2db      	uxtb	r3, r3
 80047f2:	223f      	movs	r2, #63	@ 0x3f
 80047f4:	4013      	ands	r3, r2
 80047f6:	b2da      	uxtb	r2, r3
 80047f8:	68bb      	ldr	r3, [r7, #8]
 80047fa:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 80047fc:	697b      	ldr	r3, [r7, #20]
 80047fe:	0a1b      	lsrs	r3, r3, #8
 8004800:	b2db      	uxtb	r3, r3
 8004802:	227f      	movs	r2, #127	@ 0x7f
 8004804:	4013      	ands	r3, r2
 8004806:	b2da      	uxtb	r2, r3
 8004808:	68bb      	ldr	r3, [r7, #8]
 800480a:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)((tmpreg & (RTC_TR_ST | RTC_TR_SU)) >> RTC_TR_SU_Pos);
 800480c:	697b      	ldr	r3, [r7, #20]
 800480e:	b2db      	uxtb	r3, r3
 8004810:	227f      	movs	r2, #127	@ 0x7f
 8004812:	4013      	ands	r3, r2
 8004814:	b2da      	uxtb	r2, r3
 8004816:	68bb      	ldr	r3, [r7, #8]
 8004818:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> RTC_TR_PM_Pos);
 800481a:	697b      	ldr	r3, [r7, #20]
 800481c:	0d9b      	lsrs	r3, r3, #22
 800481e:	b2db      	uxtb	r3, r3
 8004820:	2201      	movs	r2, #1
 8004822:	4013      	ands	r3, r2
 8004824:	b2da      	uxtb	r2, r3
 8004826:	68bb      	ldr	r3, [r7, #8]
 8004828:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	2b00      	cmp	r3, #0
 800482e:	d11a      	bne.n	8004866 <HAL_RTC_GetTime+0xaa>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8004830:	68bb      	ldr	r3, [r7, #8]
 8004832:	781b      	ldrb	r3, [r3, #0]
 8004834:	0018      	movs	r0, r3
 8004836:	f000 fc15 	bl	8005064 <RTC_Bcd2ToByte>
 800483a:	0003      	movs	r3, r0
 800483c:	001a      	movs	r2, r3
 800483e:	68bb      	ldr	r3, [r7, #8]
 8004840:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8004842:	68bb      	ldr	r3, [r7, #8]
 8004844:	785b      	ldrb	r3, [r3, #1]
 8004846:	0018      	movs	r0, r3
 8004848:	f000 fc0c 	bl	8005064 <RTC_Bcd2ToByte>
 800484c:	0003      	movs	r3, r0
 800484e:	001a      	movs	r2, r3
 8004850:	68bb      	ldr	r3, [r7, #8]
 8004852:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8004854:	68bb      	ldr	r3, [r7, #8]
 8004856:	789b      	ldrb	r3, [r3, #2]
 8004858:	0018      	movs	r0, r3
 800485a:	f000 fc03 	bl	8005064 <RTC_Bcd2ToByte>
 800485e:	0003      	movs	r3, r0
 8004860:	001a      	movs	r2, r3
 8004862:	68bb      	ldr	r3, [r7, #8]
 8004864:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8004866:	2300      	movs	r3, #0
}
 8004868:	0018      	movs	r0, r3
 800486a:	46bd      	mov	sp, r7
 800486c:	b006      	add	sp, #24
 800486e:	bd80      	pop	{r7, pc}
 8004870:	007f7f7f 	.word	0x007f7f7f

08004874 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8004874:	b5b0      	push	{r4, r5, r7, lr}
 8004876:	b086      	sub	sp, #24
 8004878:	af00      	add	r7, sp, #0
 800487a:	60f8      	str	r0, [r7, #12]
 800487c:	60b9      	str	r1, [r7, #8]
 800487e:	607a      	str	r2, [r7, #4]

 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

 /* Process Locked */
 __HAL_LOCK(hrtc);
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	2228      	movs	r2, #40	@ 0x28
 8004884:	5c9b      	ldrb	r3, [r3, r2]
 8004886:	2b01      	cmp	r3, #1
 8004888:	d101      	bne.n	800488e <HAL_RTC_SetDate+0x1a>
 800488a:	2302      	movs	r3, #2
 800488c:	e07e      	b.n	800498c <HAL_RTC_SetDate+0x118>
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	2228      	movs	r2, #40	@ 0x28
 8004892:	2101      	movs	r1, #1
 8004894:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	2229      	movs	r2, #41	@ 0x29
 800489a:	2102      	movs	r1, #2
 800489c:	5499      	strb	r1, [r3, r2]

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	d10e      	bne.n	80048c2 <HAL_RTC_SetDate+0x4e>
 80048a4:	68bb      	ldr	r3, [r7, #8]
 80048a6:	785b      	ldrb	r3, [r3, #1]
 80048a8:	001a      	movs	r2, r3
 80048aa:	2310      	movs	r3, #16
 80048ac:	4013      	ands	r3, r2
 80048ae:	d008      	beq.n	80048c2 <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 80048b0:	68bb      	ldr	r3, [r7, #8]
 80048b2:	785b      	ldrb	r3, [r3, #1]
 80048b4:	2210      	movs	r2, #16
 80048b6:	4393      	bics	r3, r2
 80048b8:	b2db      	uxtb	r3, r3
 80048ba:	330a      	adds	r3, #10
 80048bc:	b2da      	uxtb	r2, r3
 80048be:	68bb      	ldr	r3, [r7, #8]
 80048c0:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	d11c      	bne.n	8004902 <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 80048c8:	68bb      	ldr	r3, [r7, #8]
 80048ca:	78db      	ldrb	r3, [r3, #3]
 80048cc:	0018      	movs	r0, r3
 80048ce:	f000 fba1 	bl	8005014 <RTC_ByteToBcd2>
 80048d2:	0003      	movs	r3, r0
 80048d4:	041c      	lsls	r4, r3, #16
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 80048d6:	68bb      	ldr	r3, [r7, #8]
 80048d8:	785b      	ldrb	r3, [r3, #1]
 80048da:	0018      	movs	r0, r3
 80048dc:	f000 fb9a 	bl	8005014 <RTC_ByteToBcd2>
 80048e0:	0003      	movs	r3, r0
 80048e2:	021b      	lsls	r3, r3, #8
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 80048e4:	431c      	orrs	r4, r3
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)  << RTC_DR_DU_Pos) | \
 80048e6:	68bb      	ldr	r3, [r7, #8]
 80048e8:	789b      	ldrb	r3, [r3, #2]
 80048ea:	0018      	movs	r0, r3
 80048ec:	f000 fb92 	bl	8005014 <RTC_ByteToBcd2>
 80048f0:	0003      	movs	r3, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 80048f2:	0022      	movs	r2, r4
 80048f4:	431a      	orrs	r2, r3
                 ((uint32_t)sDate->WeekDay << RTC_DR_WDU_Pos));
 80048f6:	68bb      	ldr	r3, [r7, #8]
 80048f8:	781b      	ldrb	r3, [r3, #0]
 80048fa:	035b      	lsls	r3, r3, #13
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 80048fc:	4313      	orrs	r3, r2
 80048fe:	617b      	str	r3, [r7, #20]
 8004900:	e00e      	b.n	8004920 <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8004902:	68bb      	ldr	r3, [r7, #8]
 8004904:	78db      	ldrb	r3, [r3, #3]
 8004906:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 8004908:	68bb      	ldr	r3, [r7, #8]
 800490a:	785b      	ldrb	r3, [r3, #1]
 800490c:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 800490e:	4313      	orrs	r3, r2
                  (((uint32_t)sDate->Date) << RTC_DR_DU_Pos)| \
 8004910:	68ba      	ldr	r2, [r7, #8]
 8004912:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 8004914:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8004916:	68bb      	ldr	r3, [r7, #8]
 8004918:	781b      	ldrb	r3, [r3, #0]
 800491a:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 800491c:	4313      	orrs	r3, r2
 800491e:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	22ca      	movs	r2, #202	@ 0xca
 8004926:	625a      	str	r2, [r3, #36]	@ 0x24
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	2253      	movs	r2, #83	@ 0x53
 800492e:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8004930:	2513      	movs	r5, #19
 8004932:	197c      	adds	r4, r7, r5
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	0018      	movs	r0, r3
 8004938:	f000 fae6 	bl	8004f08 <RTC_EnterInitMode>
 800493c:	0003      	movs	r3, r0
 800493e:	7023      	strb	r3, [r4, #0]
  if(status == HAL_OK)
 8004940:	0028      	movs	r0, r5
 8004942:	183b      	adds	r3, r7, r0
 8004944:	781b      	ldrb	r3, [r3, #0]
 8004946:	2b00      	cmp	r3, #0
 8004948:	d10c      	bne.n	8004964 <HAL_RTC_SetDate+0xf0>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	697a      	ldr	r2, [r7, #20]
 8004950:	4910      	ldr	r1, [pc, #64]	@ (8004994 <HAL_RTC_SetDate+0x120>)
 8004952:	400a      	ands	r2, r1
 8004954:	605a      	str	r2, [r3, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8004956:	183c      	adds	r4, r7, r0
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	0018      	movs	r0, r3
 800495c:	f000 fb16 	bl	8004f8c <RTC_ExitInitMode>
 8004960:	0003      	movs	r3, r0
 8004962:	7023      	strb	r3, [r4, #0]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	22ff      	movs	r2, #255	@ 0xff
 800496a:	625a      	str	r2, [r3, #36]	@ 0x24

  if (status == HAL_OK)
 800496c:	2313      	movs	r3, #19
 800496e:	18fb      	adds	r3, r7, r3
 8004970:	781b      	ldrb	r3, [r3, #0]
 8004972:	2b00      	cmp	r3, #0
 8004974:	d103      	bne.n	800497e <HAL_RTC_SetDate+0x10a>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	2229      	movs	r2, #41	@ 0x29
 800497a:	2101      	movs	r1, #1
 800497c:	5499      	strb	r1, [r3, r2]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	2228      	movs	r2, #40	@ 0x28
 8004982:	2100      	movs	r1, #0
 8004984:	5499      	strb	r1, [r3, r2]

  return status;
 8004986:	2313      	movs	r3, #19
 8004988:	18fb      	adds	r3, r7, r3
 800498a:	781b      	ldrb	r3, [r3, #0]
}
 800498c:	0018      	movs	r0, r3
 800498e:	46bd      	mov	sp, r7
 8004990:	b006      	add	sp, #24
 8004992:	bdb0      	pop	{r4, r5, r7, pc}
 8004994:	00ffff3f 	.word	0x00ffff3f

08004998 <HAL_RTC_GetDate>:
  *            @arg RTC_FORMAT_BIN:  Binary data format
  *            @arg RTC_FORMAT_BCD:  BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8004998:	b580      	push	{r7, lr}
 800499a:	b086      	sub	sp, #24
 800499c:	af00      	add	r7, sp, #0
 800499e:	60f8      	str	r0, [r7, #12]
 80049a0:	60b9      	str	r1, [r7, #8]
 80049a2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	685b      	ldr	r3, [r3, #4]
 80049aa:	4a21      	ldr	r2, [pc, #132]	@ (8004a30 <HAL_RTC_GetDate+0x98>)
 80049ac:	4013      	ands	r3, r2
 80049ae:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 80049b0:	697b      	ldr	r3, [r7, #20]
 80049b2:	0c1b      	lsrs	r3, r3, #16
 80049b4:	b2da      	uxtb	r2, r3
 80049b6:	68bb      	ldr	r3, [r7, #8]
 80049b8:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 80049ba:	697b      	ldr	r3, [r7, #20]
 80049bc:	0a1b      	lsrs	r3, r3, #8
 80049be:	b2db      	uxtb	r3, r3
 80049c0:	221f      	movs	r2, #31
 80049c2:	4013      	ands	r3, r2
 80049c4:	b2da      	uxtb	r2, r3
 80049c6:	68bb      	ldr	r3, [r7, #8]
 80049c8:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)((datetmpreg & (RTC_DR_DT | RTC_DR_DU)) >> RTC_DR_DU_Pos);
 80049ca:	697b      	ldr	r3, [r7, #20]
 80049cc:	b2db      	uxtb	r3, r3
 80049ce:	223f      	movs	r2, #63	@ 0x3f
 80049d0:	4013      	ands	r3, r2
 80049d2:	b2da      	uxtb	r2, r3
 80049d4:	68bb      	ldr	r3, [r7, #8]
 80049d6:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> RTC_DR_WDU_Pos);
 80049d8:	697b      	ldr	r3, [r7, #20]
 80049da:	0b5b      	lsrs	r3, r3, #13
 80049dc:	b2db      	uxtb	r3, r3
 80049de:	2207      	movs	r2, #7
 80049e0:	4013      	ands	r3, r2
 80049e2:	b2da      	uxtb	r2, r3
 80049e4:	68bb      	ldr	r3, [r7, #8]
 80049e6:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	d11a      	bne.n	8004a24 <HAL_RTC_GetDate+0x8c>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 80049ee:	68bb      	ldr	r3, [r7, #8]
 80049f0:	78db      	ldrb	r3, [r3, #3]
 80049f2:	0018      	movs	r0, r3
 80049f4:	f000 fb36 	bl	8005064 <RTC_Bcd2ToByte>
 80049f8:	0003      	movs	r3, r0
 80049fa:	001a      	movs	r2, r3
 80049fc:	68bb      	ldr	r3, [r7, #8]
 80049fe:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8004a00:	68bb      	ldr	r3, [r7, #8]
 8004a02:	785b      	ldrb	r3, [r3, #1]
 8004a04:	0018      	movs	r0, r3
 8004a06:	f000 fb2d 	bl	8005064 <RTC_Bcd2ToByte>
 8004a0a:	0003      	movs	r3, r0
 8004a0c:	001a      	movs	r2, r3
 8004a0e:	68bb      	ldr	r3, [r7, #8]
 8004a10:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8004a12:	68bb      	ldr	r3, [r7, #8]
 8004a14:	789b      	ldrb	r3, [r3, #2]
 8004a16:	0018      	movs	r0, r3
 8004a18:	f000 fb24 	bl	8005064 <RTC_Bcd2ToByte>
 8004a1c:	0003      	movs	r3, r0
 8004a1e:	001a      	movs	r2, r3
 8004a20:	68bb      	ldr	r3, [r7, #8]
 8004a22:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8004a24:	2300      	movs	r3, #0
}
 8004a26:	0018      	movs	r0, r3
 8004a28:	46bd      	mov	sp, r7
 8004a2a:	b006      	add	sp, #24
 8004a2c:	bd80      	pop	{r7, pc}
 8004a2e:	46c0      	nop			@ (mov r8, r8)
 8004a30:	00ffff3f 	.word	0x00ffff3f

08004a34 <HAL_RTC_SetAlarm_IT>:
  *             @arg RTC_FORMAT_BIN: Binary data format
  *             @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 8004a34:	b590      	push	{r4, r7, lr}
 8004a36:	b089      	sub	sp, #36	@ 0x24
 8004a38:	af00      	add	r7, sp, #0
 8004a3a:	60f8      	str	r0, [r7, #12]
 8004a3c:	60b9      	str	r1, [r7, #8]
 8004a3e:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	2228      	movs	r2, #40	@ 0x28
 8004a44:	5c9b      	ldrb	r3, [r3, r2]
 8004a46:	2b01      	cmp	r3, #1
 8004a48:	d101      	bne.n	8004a4e <HAL_RTC_SetAlarm_IT+0x1a>
 8004a4a:	2302      	movs	r3, #2
 8004a4c:	e127      	b.n	8004c9e <HAL_RTC_SetAlarm_IT+0x26a>
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	2228      	movs	r2, #40	@ 0x28
 8004a52:	2101      	movs	r1, #1
 8004a54:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	2229      	movs	r2, #41	@ 0x29
 8004a5a:	2102      	movs	r1, #2
 8004a5c:	5499      	strb	r1, [r3, r2]

  if(Format == RTC_FORMAT_BIN)
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	2b00      	cmp	r3, #0
 8004a62:	d136      	bne.n	8004ad2 <HAL_RTC_SetAlarm_IT+0x9e>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	699b      	ldr	r3, [r3, #24]
 8004a6a:	2240      	movs	r2, #64	@ 0x40
 8004a6c:	4013      	ands	r3, r2
 8004a6e:	d102      	bne.n	8004a76 <HAL_RTC_SetAlarm_IT+0x42>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8004a70:	68bb      	ldr	r3, [r7, #8]
 8004a72:	2200      	movs	r2, #0
 8004a74:	70da      	strb	r2, [r3, #3]
    }
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8004a76:	68bb      	ldr	r3, [r7, #8]
 8004a78:	781b      	ldrb	r3, [r3, #0]
 8004a7a:	0018      	movs	r0, r3
 8004a7c:	f000 faca 	bl	8005014 <RTC_ByteToBcd2>
 8004a80:	0003      	movs	r3, r0
 8004a82:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8004a84:	68bb      	ldr	r3, [r7, #8]
 8004a86:	785b      	ldrb	r3, [r3, #1]
 8004a88:	0018      	movs	r0, r3
 8004a8a:	f000 fac3 	bl	8005014 <RTC_ByteToBcd2>
 8004a8e:	0003      	movs	r3, r0
 8004a90:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8004a92:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8004a94:	68bb      	ldr	r3, [r7, #8]
 8004a96:	789b      	ldrb	r3, [r3, #2]
 8004a98:	0018      	movs	r0, r3
 8004a9a:	f000 fabb 	bl	8005014 <RTC_ByteToBcd2>
 8004a9e:	0003      	movs	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8004aa0:	0022      	movs	r2, r4
 8004aa2:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8004aa4:	68bb      	ldr	r3, [r7, #8]
 8004aa6:	78db      	ldrb	r3, [r3, #3]
 8004aa8:	059b      	lsls	r3, r3, #22
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8004aaa:	431a      	orrs	r2, r3
 8004aac:	0014      	movs	r4, r2
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8004aae:	68bb      	ldr	r3, [r7, #8]
 8004ab0:	2220      	movs	r2, #32
 8004ab2:	5c9b      	ldrb	r3, [r3, r2]
 8004ab4:	0018      	movs	r0, r3
 8004ab6:	f000 faad 	bl	8005014 <RTC_ByteToBcd2>
 8004aba:	0003      	movs	r3, r0
 8004abc:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8004abe:	0022      	movs	r2, r4
 8004ac0:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8004ac2:	68bb      	ldr	r3, [r7, #8]
 8004ac4:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8004ac6:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8004ac8:	68bb      	ldr	r3, [r7, #8]
 8004aca:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8004acc:	4313      	orrs	r3, r2
 8004ace:	61fb      	str	r3, [r7, #28]
 8004ad0:	e022      	b.n	8004b18 <HAL_RTC_SetAlarm_IT+0xe4>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	699b      	ldr	r3, [r3, #24]
 8004ad8:	2240      	movs	r2, #64	@ 0x40
 8004ada:	4013      	ands	r3, r2
 8004adc:	d102      	bne.n	8004ae4 <HAL_RTC_SetAlarm_IT+0xb0>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8004ade:	68bb      	ldr	r3, [r7, #8]
 8004ae0:	2200      	movs	r2, #0
 8004ae2:	70da      	strb	r2, [r3, #3]
    }
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8004ae4:	68bb      	ldr	r3, [r7, #8]
 8004ae6:	781b      	ldrb	r3, [r3, #0]
 8004ae8:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8004aea:	68bb      	ldr	r3, [r7, #8]
 8004aec:	785b      	ldrb	r3, [r3, #1]
 8004aee:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8004af0:	4313      	orrs	r3, r2
              ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8004af2:	68ba      	ldr	r2, [r7, #8]
 8004af4:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8004af6:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8004af8:	68bb      	ldr	r3, [r7, #8]
 8004afa:	78db      	ldrb	r3, [r3, #3]
 8004afc:	059b      	lsls	r3, r3, #22
              ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8004afe:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8004b00:	68bb      	ldr	r3, [r7, #8]
 8004b02:	2120      	movs	r1, #32
 8004b04:	5c5b      	ldrb	r3, [r3, r1]
 8004b06:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8004b08:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8004b0a:	68bb      	ldr	r3, [r7, #8]
 8004b0c:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8004b0e:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8004b10:	68bb      	ldr	r3, [r7, #8]
 8004b12:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8004b14:	4313      	orrs	r3, r2
 8004b16:	61fb      	str	r3, [r7, #28]
  }
  /* Configure the Alarm A or Alarm B Sub Second registers */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
 8004b18:	68bb      	ldr	r3, [r7, #8]
 8004b1a:	685a      	ldr	r2, [r3, #4]
 8004b1c:	68bb      	ldr	r3, [r7, #8]
 8004b1e:	699b      	ldr	r3, [r3, #24]
 8004b20:	4313      	orrs	r3, r2
 8004b22:	61bb      	str	r3, [r7, #24]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	22ca      	movs	r2, #202	@ 0xca
 8004b2a:	625a      	str	r2, [r3, #36]	@ 0x24
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	2253      	movs	r2, #83	@ 0x53
 8004b32:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Configure the Alarm register */
  if(sAlarm->Alarm == RTC_ALARM_A)
 8004b34:	68bb      	ldr	r3, [r7, #8]
 8004b36:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004b38:	2380      	movs	r3, #128	@ 0x80
 8004b3a:	005b      	lsls	r3, r3, #1
 8004b3c:	429a      	cmp	r2, r3
 8004b3e:	d14c      	bne.n	8004bda <HAL_RTC_SetAlarm_IT+0x1a6>
  {
    /* Disable the Alarm A interrupt */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	699a      	ldr	r2, [r3, #24]
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	4957      	ldr	r1, [pc, #348]	@ (8004ca8 <HAL_RTC_SetAlarm_IT+0x274>)
 8004b4c:	400a      	ands	r2, r1
 8004b4e:	619a      	str	r2, [r3, #24]

    /* Clear flag alarm A */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	2101      	movs	r1, #1
 8004b5c:	430a      	orrs	r2, r1
 8004b5e:	65da      	str	r2, [r3, #92]	@ 0x5c

    tickstart = HAL_GetTick();
 8004b60:	f7fd fcd4 	bl	800250c <HAL_GetTick>
 8004b64:	0003      	movs	r3, r0
 8004b66:	617b      	str	r3, [r7, #20]
    /* Wait till RTC ALRAWF flag is set and if Time out is reached exit */
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 8004b68:	e016      	b.n	8004b98 <HAL_RTC_SetAlarm_IT+0x164>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8004b6a:	f7fd fccf 	bl	800250c <HAL_GetTick>
 8004b6e:	0002      	movs	r2, r0
 8004b70:	697b      	ldr	r3, [r7, #20]
 8004b72:	1ad2      	subs	r2, r2, r3
 8004b74:	23fa      	movs	r3, #250	@ 0xfa
 8004b76:	009b      	lsls	r3, r3, #2
 8004b78:	429a      	cmp	r2, r3
 8004b7a:	d90d      	bls.n	8004b98 <HAL_RTC_SetAlarm_IT+0x164>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	22ff      	movs	r2, #255	@ 0xff
 8004b82:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	2229      	movs	r2, #41	@ 0x29
 8004b88:	2103      	movs	r1, #3
 8004b8a:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	2228      	movs	r2, #40	@ 0x28
 8004b90:	2100      	movs	r1, #0
 8004b92:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8004b94:	2303      	movs	r3, #3
 8004b96:	e082      	b.n	8004c9e <HAL_RTC_SetAlarm_IT+0x26a>
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	68db      	ldr	r3, [r3, #12]
 8004b9e:	2201      	movs	r2, #1
 8004ba0:	4013      	ands	r3, r2
 8004ba2:	d0e2      	beq.n	8004b6a <HAL_RTC_SetAlarm_IT+0x136>
      }
    }

    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	69fa      	ldr	r2, [r7, #28]
 8004baa:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Configure the Alarm A Sub Second register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	69ba      	ldr	r2, [r7, #24]
 8004bb2:	645a      	str	r2, [r3, #68]	@ 0x44
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	699a      	ldr	r2, [r3, #24]
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	2180      	movs	r1, #128	@ 0x80
 8004bc0:	0049      	lsls	r1, r1, #1
 8004bc2:	430a      	orrs	r2, r1
 8004bc4:	619a      	str	r2, [r3, #24]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc,RTC_IT_ALRA);
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	699a      	ldr	r2, [r3, #24]
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	2180      	movs	r1, #128	@ 0x80
 8004bd2:	0149      	lsls	r1, r1, #5
 8004bd4:	430a      	orrs	r2, r1
 8004bd6:	619a      	str	r2, [r3, #24]
 8004bd8:	e04b      	b.n	8004c72 <HAL_RTC_SetAlarm_IT+0x23e>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	699a      	ldr	r2, [r3, #24]
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	4931      	ldr	r1, [pc, #196]	@ (8004cac <HAL_RTC_SetAlarm_IT+0x278>)
 8004be6:	400a      	ands	r2, r1
 8004be8:	619a      	str	r2, [r3, #24]

    /* Clear flag alarm B */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_CLEAR_ALRBF);
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	2102      	movs	r1, #2
 8004bf6:	430a      	orrs	r2, r1
 8004bf8:	65da      	str	r2, [r3, #92]	@ 0x5c

    tickstart = HAL_GetTick();
 8004bfa:	f7fd fc87 	bl	800250c <HAL_GetTick>
 8004bfe:	0003      	movs	r3, r0
 8004c00:	617b      	str	r3, [r7, #20]
    /* Wait till RTC ALRBWF flag is set and if Time out is reached exit */
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 8004c02:	e016      	b.n	8004c32 <HAL_RTC_SetAlarm_IT+0x1fe>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8004c04:	f7fd fc82 	bl	800250c <HAL_GetTick>
 8004c08:	0002      	movs	r2, r0
 8004c0a:	697b      	ldr	r3, [r7, #20]
 8004c0c:	1ad2      	subs	r2, r2, r3
 8004c0e:	23fa      	movs	r3, #250	@ 0xfa
 8004c10:	009b      	lsls	r3, r3, #2
 8004c12:	429a      	cmp	r2, r3
 8004c14:	d90d      	bls.n	8004c32 <HAL_RTC_SetAlarm_IT+0x1fe>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	22ff      	movs	r2, #255	@ 0xff
 8004c1c:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	2229      	movs	r2, #41	@ 0x29
 8004c22:	2103      	movs	r1, #3
 8004c24:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	2228      	movs	r2, #40	@ 0x28
 8004c2a:	2100      	movs	r1, #0
 8004c2c:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8004c2e:	2303      	movs	r3, #3
 8004c30:	e035      	b.n	8004c9e <HAL_RTC_SetAlarm_IT+0x26a>
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	68db      	ldr	r3, [r3, #12]
 8004c38:	2202      	movs	r2, #2
 8004c3a:	4013      	ands	r3, r2
 8004c3c:	d0e2      	beq.n	8004c04 <HAL_RTC_SetAlarm_IT+0x1d0>
      }
    }

    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	69fa      	ldr	r2, [r7, #28]
 8004c44:	649a      	str	r2, [r3, #72]	@ 0x48
    /* Configure the Alarm B Sub Second register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	69ba      	ldr	r2, [r7, #24]
 8004c4c:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	699a      	ldr	r2, [r3, #24]
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	2180      	movs	r1, #128	@ 0x80
 8004c5a:	0089      	lsls	r1, r1, #2
 8004c5c:	430a      	orrs	r2, r1
 8004c5e:	619a      	str	r2, [r3, #24]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	699a      	ldr	r2, [r3, #24]
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	2180      	movs	r1, #128	@ 0x80
 8004c6c:	0189      	lsls	r1, r1, #6
 8004c6e:	430a      	orrs	r2, r1
 8004c70:	619a      	str	r2, [r3, #24]
  }

  /* RTC Alarm Interrupt Configuration: EXTI configuration */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 8004c72:	4a0f      	ldr	r2, [pc, #60]	@ (8004cb0 <HAL_RTC_SetAlarm_IT+0x27c>)
 8004c74:	2380      	movs	r3, #128	@ 0x80
 8004c76:	58d3      	ldr	r3, [r2, r3]
 8004c78:	490d      	ldr	r1, [pc, #52]	@ (8004cb0 <HAL_RTC_SetAlarm_IT+0x27c>)
 8004c7a:	2280      	movs	r2, #128	@ 0x80
 8004c7c:	0312      	lsls	r2, r2, #12
 8004c7e:	4313      	orrs	r3, r2
 8004c80:	2280      	movs	r2, #128	@ 0x80
 8004c82:	508b      	str	r3, [r1, r2]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004c84:	68fb      	ldr	r3, [r7, #12]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	22ff      	movs	r2, #255	@ 0xff
 8004c8a:	625a      	str	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	2229      	movs	r2, #41	@ 0x29
 8004c90:	2101      	movs	r1, #1
 8004c92:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	2228      	movs	r2, #40	@ 0x28
 8004c98:	2100      	movs	r1, #0
 8004c9a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004c9c:	2300      	movs	r3, #0
}
 8004c9e:	0018      	movs	r0, r3
 8004ca0:	46bd      	mov	sp, r7
 8004ca2:	b009      	add	sp, #36	@ 0x24
 8004ca4:	bd90      	pop	{r4, r7, pc}
 8004ca6:	46c0      	nop			@ (mov r8, r8)
 8004ca8:	fffffeff 	.word	0xfffffeff
 8004cac:	fffffdff 	.word	0xfffffdff
 8004cb0:	40021800 	.word	0x40021800

08004cb4 <HAL_RTC_GetAlarm>:
  *             @arg RTC_FORMAT_BIN: Binary data format
  *             @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetAlarm(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Alarm, uint32_t Format)
{
 8004cb4:	b580      	push	{r7, lr}
 8004cb6:	b086      	sub	sp, #24
 8004cb8:	af00      	add	r7, sp, #0
 8004cba:	60f8      	str	r0, [r7, #12]
 8004cbc:	60b9      	str	r1, [r7, #8]
 8004cbe:	607a      	str	r2, [r7, #4]
 8004cc0:	603b      	str	r3, [r7, #0]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_ALARM(Alarm));

  if(Alarm == RTC_ALARM_A)
 8004cc2:	687a      	ldr	r2, [r7, #4]
 8004cc4:	2380      	movs	r3, #128	@ 0x80
 8004cc6:	005b      	lsls	r3, r3, #1
 8004cc8:	429a      	cmp	r2, r3
 8004cca:	d144      	bne.n	8004d56 <HAL_RTC_GetAlarm+0xa2>
  {
    /* AlarmA */
    sAlarm->Alarm = RTC_ALARM_A;
 8004ccc:	68bb      	ldr	r3, [r7, #8]
 8004cce:	2280      	movs	r2, #128	@ 0x80
 8004cd0:	0052      	lsls	r2, r2, #1
 8004cd2:	625a      	str	r2, [r3, #36]	@ 0x24

    tmpreg = (uint32_t)(hrtc->Instance->ALRMAR);
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004cda:	617b      	str	r3, [r7, #20]
    subsecondtmpreg = (uint32_t)((hrtc->Instance->ALRMASSR ) & RTC_ALRMASSR_SS);
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004ce2:	045b      	lsls	r3, r3, #17
 8004ce4:	0c5b      	lsrs	r3, r3, #17
 8004ce6:	613b      	str	r3, [r7, #16]

    /* Fill the structure with the read parameters */
    sAlarm->AlarmTime.Hours = (uint8_t)((tmpreg & (RTC_ALRMAR_HT | RTC_ALRMAR_HU)) >> RTC_ALRMAR_HU_Pos);
 8004ce8:	697b      	ldr	r3, [r7, #20]
 8004cea:	0c1b      	lsrs	r3, r3, #16
 8004cec:	b2db      	uxtb	r3, r3
 8004cee:	223f      	movs	r2, #63	@ 0x3f
 8004cf0:	4013      	ands	r3, r2
 8004cf2:	b2da      	uxtb	r2, r3
 8004cf4:	68bb      	ldr	r3, [r7, #8]
 8004cf6:	701a      	strb	r2, [r3, #0]
    sAlarm->AlarmTime.Minutes = (uint8_t)((tmpreg & (RTC_ALRMAR_MNT | RTC_ALRMAR_MNU)) >> RTC_ALRMAR_MNU_Pos);
 8004cf8:	697b      	ldr	r3, [r7, #20]
 8004cfa:	0a1b      	lsrs	r3, r3, #8
 8004cfc:	b2db      	uxtb	r3, r3
 8004cfe:	227f      	movs	r2, #127	@ 0x7f
 8004d00:	4013      	ands	r3, r2
 8004d02:	b2da      	uxtb	r2, r3
 8004d04:	68bb      	ldr	r3, [r7, #8]
 8004d06:	705a      	strb	r2, [r3, #1]
    sAlarm->AlarmTime.Seconds = (uint8_t)((tmpreg & (RTC_ALRMAR_ST | RTC_ALRMAR_SU)) >> RTC_ALRMAR_SU_Pos);
 8004d08:	697b      	ldr	r3, [r7, #20]
 8004d0a:	b2db      	uxtb	r3, r3
 8004d0c:	227f      	movs	r2, #127	@ 0x7f
 8004d0e:	4013      	ands	r3, r2
 8004d10:	b2da      	uxtb	r2, r3
 8004d12:	68bb      	ldr	r3, [r7, #8]
 8004d14:	709a      	strb	r2, [r3, #2]
    sAlarm->AlarmTime.TimeFormat = (uint8_t)((tmpreg & RTC_ALRMAR_PM) >> RTC_ALRMAR_PM_Pos);
 8004d16:	697b      	ldr	r3, [r7, #20]
 8004d18:	0d9b      	lsrs	r3, r3, #22
 8004d1a:	b2db      	uxtb	r3, r3
 8004d1c:	2201      	movs	r2, #1
 8004d1e:	4013      	ands	r3, r2
 8004d20:	b2da      	uxtb	r2, r3
 8004d22:	68bb      	ldr	r3, [r7, #8]
 8004d24:	70da      	strb	r2, [r3, #3]
    sAlarm->AlarmTime.SubSeconds = (uint32_t) subsecondtmpreg;
 8004d26:	68bb      	ldr	r3, [r7, #8]
 8004d28:	693a      	ldr	r2, [r7, #16]
 8004d2a:	605a      	str	r2, [r3, #4]
    sAlarm->AlarmDateWeekDay = (uint8_t)((tmpreg & (RTC_ALRMAR_DT | RTC_ALRMAR_DU)) >> RTC_ALRMAR_DU_Pos);
 8004d2c:	697b      	ldr	r3, [r7, #20]
 8004d2e:	0e1b      	lsrs	r3, r3, #24
 8004d30:	b2db      	uxtb	r3, r3
 8004d32:	223f      	movs	r2, #63	@ 0x3f
 8004d34:	4013      	ands	r3, r2
 8004d36:	b2d9      	uxtb	r1, r3
 8004d38:	68bb      	ldr	r3, [r7, #8]
 8004d3a:	2220      	movs	r2, #32
 8004d3c:	5499      	strb	r1, [r3, r2]
    sAlarm->AlarmDateWeekDaySel = (uint32_t)(tmpreg & RTC_ALRMAR_WDSEL);
 8004d3e:	697a      	ldr	r2, [r7, #20]
 8004d40:	2380      	movs	r3, #128	@ 0x80
 8004d42:	05db      	lsls	r3, r3, #23
 8004d44:	401a      	ands	r2, r3
 8004d46:	68bb      	ldr	r3, [r7, #8]
 8004d48:	61da      	str	r2, [r3, #28]
    sAlarm->AlarmMask = (uint32_t)(tmpreg & RTC_ALARMMASK_ALL);
 8004d4a:	697b      	ldr	r3, [r7, #20]
 8004d4c:	4a3b      	ldr	r2, [pc, #236]	@ (8004e3c <HAL_RTC_GetAlarm+0x188>)
 8004d4e:	401a      	ands	r2, r3
 8004d50:	68bb      	ldr	r3, [r7, #8]
 8004d52:	615a      	str	r2, [r3, #20]
 8004d54:	e043      	b.n	8004dde <HAL_RTC_GetAlarm+0x12a>
  }
  else
  {
    sAlarm->Alarm = RTC_ALARM_B;
 8004d56:	68bb      	ldr	r3, [r7, #8]
 8004d58:	2280      	movs	r2, #128	@ 0x80
 8004d5a:	0092      	lsls	r2, r2, #2
 8004d5c:	625a      	str	r2, [r3, #36]	@ 0x24

    tmpreg = (uint32_t)(hrtc->Instance->ALRMBR);
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004d64:	617b      	str	r3, [r7, #20]
    subsecondtmpreg = (uint32_t)((hrtc->Instance->ALRMBSSR) & RTC_ALRMBSSR_SS);
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004d6c:	045b      	lsls	r3, r3, #17
 8004d6e:	0c5b      	lsrs	r3, r3, #17
 8004d70:	613b      	str	r3, [r7, #16]

    /* Fill the structure with the read parameters */
    sAlarm->AlarmTime.Hours = (uint8_t)((tmpreg & (RTC_ALRMBR_HT | RTC_ALRMBR_HU)) >> RTC_ALRMBR_HU_Pos);
 8004d72:	697b      	ldr	r3, [r7, #20]
 8004d74:	0c1b      	lsrs	r3, r3, #16
 8004d76:	b2db      	uxtb	r3, r3
 8004d78:	223f      	movs	r2, #63	@ 0x3f
 8004d7a:	4013      	ands	r3, r2
 8004d7c:	b2da      	uxtb	r2, r3
 8004d7e:	68bb      	ldr	r3, [r7, #8]
 8004d80:	701a      	strb	r2, [r3, #0]
    sAlarm->AlarmTime.Minutes = (uint8_t)((tmpreg & (RTC_ALRMBR_MNT | RTC_ALRMBR_MNU)) >> RTC_ALRMBR_MNU_Pos);
 8004d82:	697b      	ldr	r3, [r7, #20]
 8004d84:	0a1b      	lsrs	r3, r3, #8
 8004d86:	b2db      	uxtb	r3, r3
 8004d88:	227f      	movs	r2, #127	@ 0x7f
 8004d8a:	4013      	ands	r3, r2
 8004d8c:	b2da      	uxtb	r2, r3
 8004d8e:	68bb      	ldr	r3, [r7, #8]
 8004d90:	705a      	strb	r2, [r3, #1]
    sAlarm->AlarmTime.Seconds = (uint8_t)((tmpreg & (RTC_ALRMBR_ST | RTC_ALRMBR_SU)) >> RTC_ALRMBR_SU_Pos);
 8004d92:	697b      	ldr	r3, [r7, #20]
 8004d94:	b2db      	uxtb	r3, r3
 8004d96:	227f      	movs	r2, #127	@ 0x7f
 8004d98:	4013      	ands	r3, r2
 8004d9a:	b2da      	uxtb	r2, r3
 8004d9c:	68bb      	ldr	r3, [r7, #8]
 8004d9e:	709a      	strb	r2, [r3, #2]
    sAlarm->AlarmTime.TimeFormat = (uint8_t)((tmpreg & RTC_ALRMBR_PM) >> RTC_ALRMBR_PM_Pos);
 8004da0:	697b      	ldr	r3, [r7, #20]
 8004da2:	0d9b      	lsrs	r3, r3, #22
 8004da4:	b2db      	uxtb	r3, r3
 8004da6:	2201      	movs	r2, #1
 8004da8:	4013      	ands	r3, r2
 8004daa:	b2da      	uxtb	r2, r3
 8004dac:	68bb      	ldr	r3, [r7, #8]
 8004dae:	70da      	strb	r2, [r3, #3]
    sAlarm->AlarmTime.SubSeconds = (uint32_t) subsecondtmpreg;
 8004db0:	68bb      	ldr	r3, [r7, #8]
 8004db2:	693a      	ldr	r2, [r7, #16]
 8004db4:	605a      	str	r2, [r3, #4]
    sAlarm->AlarmDateWeekDay = (uint8_t)((tmpreg & (RTC_ALRMBR_DT | RTC_ALRMBR_DU)) >> RTC_ALRMBR_DU_Pos);
 8004db6:	697b      	ldr	r3, [r7, #20]
 8004db8:	0e1b      	lsrs	r3, r3, #24
 8004dba:	b2db      	uxtb	r3, r3
 8004dbc:	223f      	movs	r2, #63	@ 0x3f
 8004dbe:	4013      	ands	r3, r2
 8004dc0:	b2d9      	uxtb	r1, r3
 8004dc2:	68bb      	ldr	r3, [r7, #8]
 8004dc4:	2220      	movs	r2, #32
 8004dc6:	5499      	strb	r1, [r3, r2]
    sAlarm->AlarmDateWeekDaySel = (uint32_t)(tmpreg & RTC_ALRMBR_WDSEL);
 8004dc8:	697a      	ldr	r2, [r7, #20]
 8004dca:	2380      	movs	r3, #128	@ 0x80
 8004dcc:	05db      	lsls	r3, r3, #23
 8004dce:	401a      	ands	r2, r3
 8004dd0:	68bb      	ldr	r3, [r7, #8]
 8004dd2:	61da      	str	r2, [r3, #28]
    sAlarm->AlarmMask = (uint32_t)(tmpreg & RTC_ALARMMASK_ALL);
 8004dd4:	697b      	ldr	r3, [r7, #20]
 8004dd6:	4a19      	ldr	r2, [pc, #100]	@ (8004e3c <HAL_RTC_GetAlarm+0x188>)
 8004dd8:	401a      	ands	r2, r3
 8004dda:	68bb      	ldr	r3, [r7, #8]
 8004ddc:	615a      	str	r2, [r3, #20]
  }

  if(Format == RTC_FORMAT_BIN)
 8004dde:	683b      	ldr	r3, [r7, #0]
 8004de0:	2b00      	cmp	r3, #0
 8004de2:	d125      	bne.n	8004e30 <HAL_RTC_GetAlarm+0x17c>
  {
    sAlarm->AlarmTime.Hours = RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours);
 8004de4:	68bb      	ldr	r3, [r7, #8]
 8004de6:	781b      	ldrb	r3, [r3, #0]
 8004de8:	0018      	movs	r0, r3
 8004dea:	f000 f93b 	bl	8005064 <RTC_Bcd2ToByte>
 8004dee:	0003      	movs	r3, r0
 8004df0:	001a      	movs	r2, r3
 8004df2:	68bb      	ldr	r3, [r7, #8]
 8004df4:	701a      	strb	r2, [r3, #0]
    sAlarm->AlarmTime.Minutes = RTC_Bcd2ToByte(sAlarm->AlarmTime.Minutes);
 8004df6:	68bb      	ldr	r3, [r7, #8]
 8004df8:	785b      	ldrb	r3, [r3, #1]
 8004dfa:	0018      	movs	r0, r3
 8004dfc:	f000 f932 	bl	8005064 <RTC_Bcd2ToByte>
 8004e00:	0003      	movs	r3, r0
 8004e02:	001a      	movs	r2, r3
 8004e04:	68bb      	ldr	r3, [r7, #8]
 8004e06:	705a      	strb	r2, [r3, #1]
    sAlarm->AlarmTime.Seconds = RTC_Bcd2ToByte(sAlarm->AlarmTime.Seconds);
 8004e08:	68bb      	ldr	r3, [r7, #8]
 8004e0a:	789b      	ldrb	r3, [r3, #2]
 8004e0c:	0018      	movs	r0, r3
 8004e0e:	f000 f929 	bl	8005064 <RTC_Bcd2ToByte>
 8004e12:	0003      	movs	r3, r0
 8004e14:	001a      	movs	r2, r3
 8004e16:	68bb      	ldr	r3, [r7, #8]
 8004e18:	709a      	strb	r2, [r3, #2]
    sAlarm->AlarmDateWeekDay = RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay);
 8004e1a:	68bb      	ldr	r3, [r7, #8]
 8004e1c:	2220      	movs	r2, #32
 8004e1e:	5c9b      	ldrb	r3, [r3, r2]
 8004e20:	0018      	movs	r0, r3
 8004e22:	f000 f91f 	bl	8005064 <RTC_Bcd2ToByte>
 8004e26:	0003      	movs	r3, r0
 8004e28:	0019      	movs	r1, r3
 8004e2a:	68bb      	ldr	r3, [r7, #8]
 8004e2c:	2220      	movs	r2, #32
 8004e2e:	5499      	strb	r1, [r3, r2]
  }

  return HAL_OK;
 8004e30:	2300      	movs	r3, #0
}
 8004e32:	0018      	movs	r0, r3
 8004e34:	46bd      	mov	sp, r7
 8004e36:	b006      	add	sp, #24
 8004e38:	bd80      	pop	{r7, pc}
 8004e3a:	46c0      	nop			@ (mov r8, r8)
 8004e3c:	80808080 	.word	0x80808080

08004e40 <HAL_RTC_AlarmIRQHandler>:
  * @brief  Handle Alarm interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef* hrtc)
{
 8004e40:	b580      	push	{r7, lr}
 8004e42:	b082      	sub	sp, #8
 8004e44:	af00      	add	r7, sp, #0
 8004e46:	6078      	str	r0, [r7, #4]
  /* Get the AlarmA interrupt source enable status */
  if(__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != 0U)
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	699a      	ldr	r2, [r3, #24]
 8004e4e:	2380      	movs	r3, #128	@ 0x80
 8004e50:	015b      	lsls	r3, r3, #5
 8004e52:	4013      	ands	r3, r2
 8004e54:	d011      	beq.n	8004e7a <HAL_RTC_AlarmIRQHandler+0x3a>
  {
    /* Get the pending status of the AlarmA Interrupt */
    if(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != 0U)
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004e5c:	2201      	movs	r2, #1
 8004e5e:	4013      	ands	r3, r2
 8004e60:	d00b      	beq.n	8004e7a <HAL_RTC_AlarmIRQHandler+0x3a>
    {
      /* Clear the AlarmA interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	2101      	movs	r1, #1
 8004e6e:	430a      	orrs	r2, r1
 8004e70:	65da      	str	r2, [r3, #92]	@ 0x5c
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      /* Call Compare Match registered Callback */
      hrtc->AlarmAEventCallback(hrtc);
#else
      /* AlarmA callback */
      HAL_RTC_AlarmAEventCallback(hrtc);
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	0018      	movs	r0, r3
 8004e76:	f7fc fa71 	bl	800135c <HAL_RTC_AlarmAEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
    }
  }

  /* Get the AlarmB interrupt source enable status */
  if(__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRB) != 0U)
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	699a      	ldr	r2, [r3, #24]
 8004e80:	2380      	movs	r3, #128	@ 0x80
 8004e82:	019b      	lsls	r3, r3, #6
 8004e84:	4013      	ands	r3, r2
 8004e86:	d011      	beq.n	8004eac <HAL_RTC_AlarmIRQHandler+0x6c>
  {
    /* Get the pending status of the AlarmB Interrupt */
    if(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBF) != 0U)
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004e8e:	2202      	movs	r2, #2
 8004e90:	4013      	ands	r3, r2
 8004e92:	d00b      	beq.n	8004eac <HAL_RTC_AlarmIRQHandler+0x6c>
    {
      /* Clear the AlarmB interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_CLEAR_ALRBF);
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	2102      	movs	r1, #2
 8004ea0:	430a      	orrs	r2, r1
 8004ea2:	65da      	str	r2, [r3, #92]	@ 0x5c
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      /* Call Compare Match registered Callback */
      hrtc->AlarmBEventCallback(hrtc);
#else
      /* AlarmB callback */
      HAL_RTCEx_AlarmBEventCallback(hrtc);
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	0018      	movs	r0, r3
 8004ea8:	f000 f9a4 	bl	80051f4 <HAL_RTCEx_AlarmBEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
    }
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	2229      	movs	r2, #41	@ 0x29
 8004eb0:	2101      	movs	r1, #1
 8004eb2:	5499      	strb	r1, [r3, r2]
}
 8004eb4:	46c0      	nop			@ (mov r8, r8)
 8004eb6:	46bd      	mov	sp, r7
 8004eb8:	b002      	add	sp, #8
 8004eba:	bd80      	pop	{r7, pc}

08004ebc <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 8004ebc:	b580      	push	{r7, lr}
 8004ebe:	b084      	sub	sp, #16
 8004ec0:	af00      	add	r7, sp, #0
 8004ec2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ICSR = ((uint32_t)(RTC_RSF_MASK & RTC_ICSR_RESERVED_MASK));
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	4a0e      	ldr	r2, [pc, #56]	@ (8004f04 <HAL_RTC_WaitForSynchro+0x48>)
 8004eca:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 8004ecc:	f7fd fb1e 	bl	800250c <HAL_GetTick>
 8004ed0:	0003      	movs	r3, r0
 8004ed2:	60fb      	str	r3, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 8004ed4:	e00a      	b.n	8004eec <HAL_RTC_WaitForSynchro+0x30>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8004ed6:	f7fd fb19 	bl	800250c <HAL_GetTick>
 8004eda:	0002      	movs	r2, r0
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	1ad2      	subs	r2, r2, r3
 8004ee0:	23fa      	movs	r3, #250	@ 0xfa
 8004ee2:	009b      	lsls	r3, r3, #2
 8004ee4:	429a      	cmp	r2, r3
 8004ee6:	d901      	bls.n	8004eec <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 8004ee8:	2303      	movs	r3, #3
 8004eea:	e006      	b.n	8004efa <HAL_RTC_WaitForSynchro+0x3e>
  while((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	68db      	ldr	r3, [r3, #12]
 8004ef2:	2220      	movs	r2, #32
 8004ef4:	4013      	ands	r3, r2
 8004ef6:	d0ee      	beq.n	8004ed6 <HAL_RTC_WaitForSynchro+0x1a>
    }
  }

  return HAL_OK;
 8004ef8:	2300      	movs	r3, #0
}
 8004efa:	0018      	movs	r0, r3
 8004efc:	46bd      	mov	sp, r7
 8004efe:	b004      	add	sp, #16
 8004f00:	bd80      	pop	{r7, pc}
 8004f02:	46c0      	nop			@ (mov r8, r8)
 8004f04:	0001005f 	.word	0x0001005f

08004f08 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 8004f08:	b580      	push	{r7, lr}
 8004f0a:	b084      	sub	sp, #16
 8004f0c:	af00      	add	r7, sp, #0
 8004f0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;  
 8004f10:	230f      	movs	r3, #15
 8004f12:	18fb      	adds	r3, r7, r3
 8004f14:	2200      	movs	r2, #0
 8004f16:	701a      	strb	r2, [r3, #0]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U)
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	68db      	ldr	r3, [r3, #12]
 8004f1e:	2240      	movs	r2, #64	@ 0x40
 8004f20:	4013      	ands	r3, r2
 8004f22:	d12c      	bne.n	8004f7e <RTC_EnterInitMode+0x76>
  {
    /* Set the Initialization mode */
    SET_BIT(hrtc->Instance->ICSR, RTC_ICSR_INIT);
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	68da      	ldr	r2, [r3, #12]
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	2180      	movs	r1, #128	@ 0x80
 8004f30:	430a      	orrs	r2, r1
 8004f32:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8004f34:	f7fd faea 	bl	800250c <HAL_GetTick>
 8004f38:	0003      	movs	r3, r0
 8004f3a:	60bb      	str	r3, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while(((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8004f3c:	e014      	b.n	8004f68 <RTC_EnterInitMode+0x60>
    {
      if((HAL_GetTick()  - tickstart ) > RTC_TIMEOUT_VALUE)
 8004f3e:	f7fd fae5 	bl	800250c <HAL_GetTick>
 8004f42:	0002      	movs	r2, r0
 8004f44:	68bb      	ldr	r3, [r7, #8]
 8004f46:	1ad2      	subs	r2, r2, r3
 8004f48:	200f      	movs	r0, #15
 8004f4a:	183b      	adds	r3, r7, r0
 8004f4c:	1839      	adds	r1, r7, r0
 8004f4e:	7809      	ldrb	r1, [r1, #0]
 8004f50:	7019      	strb	r1, [r3, #0]
 8004f52:	23fa      	movs	r3, #250	@ 0xfa
 8004f54:	009b      	lsls	r3, r3, #2
 8004f56:	429a      	cmp	r2, r3
 8004f58:	d906      	bls.n	8004f68 <RTC_EnterInitMode+0x60>
      {
        status = HAL_TIMEOUT;
 8004f5a:	183b      	adds	r3, r7, r0
 8004f5c:	2203      	movs	r2, #3
 8004f5e:	701a      	strb	r2, [r3, #0]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	2229      	movs	r2, #41	@ 0x29
 8004f64:	2103      	movs	r1, #3
 8004f66:	5499      	strb	r1, [r3, r2]
    while(((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	68db      	ldr	r3, [r3, #12]
 8004f6e:	2240      	movs	r2, #64	@ 0x40
 8004f70:	4013      	ands	r3, r2
 8004f72:	d104      	bne.n	8004f7e <RTC_EnterInitMode+0x76>
 8004f74:	230f      	movs	r3, #15
 8004f76:	18fb      	adds	r3, r7, r3
 8004f78:	781b      	ldrb	r3, [r3, #0]
 8004f7a:	2b03      	cmp	r3, #3
 8004f7c:	d1df      	bne.n	8004f3e <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 8004f7e:	230f      	movs	r3, #15
 8004f80:	18fb      	adds	r3, r7, r3
 8004f82:	781b      	ldrb	r3, [r3, #0]
}
 8004f84:	0018      	movs	r0, r3
 8004f86:	46bd      	mov	sp, r7
 8004f88:	b004      	add	sp, #16
 8004f8a:	bd80      	pop	{r7, pc}

08004f8c <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8004f8c:	b590      	push	{r4, r7, lr}
 8004f8e:	b085      	sub	sp, #20
 8004f90:	af00      	add	r7, sp, #0
 8004f92:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004f94:	240f      	movs	r4, #15
 8004f96:	193b      	adds	r3, r7, r4
 8004f98:	2200      	movs	r2, #0
 8004f9a:	701a      	strb	r2, [r3, #0]

  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 8004f9c:	4b1c      	ldr	r3, [pc, #112]	@ (8005010 <RTC_ExitInitMode+0x84>)
 8004f9e:	68da      	ldr	r2, [r3, #12]
 8004fa0:	4b1b      	ldr	r3, [pc, #108]	@ (8005010 <RTC_ExitInitMode+0x84>)
 8004fa2:	2180      	movs	r1, #128	@ 0x80
 8004fa4:	438a      	bics	r2, r1
 8004fa6:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 8004fa8:	4b19      	ldr	r3, [pc, #100]	@ (8005010 <RTC_ExitInitMode+0x84>)
 8004faa:	699b      	ldr	r3, [r3, #24]
 8004fac:	2220      	movs	r2, #32
 8004fae:	4013      	ands	r3, r2
 8004fb0:	d10d      	bne.n	8004fce <RTC_ExitInitMode+0x42>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	0018      	movs	r0, r3
 8004fb6:	f7ff ff81 	bl	8004ebc <HAL_RTC_WaitForSynchro>
 8004fba:	1e03      	subs	r3, r0, #0
 8004fbc:	d021      	beq.n	8005002 <RTC_ExitInitMode+0x76>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	2229      	movs	r2, #41	@ 0x29
 8004fc2:	2103      	movs	r1, #3
 8004fc4:	5499      	strb	r1, [r3, r2]
      status = HAL_TIMEOUT;
 8004fc6:	193b      	adds	r3, r7, r4
 8004fc8:	2203      	movs	r2, #3
 8004fca:	701a      	strb	r2, [r3, #0]
 8004fcc:	e019      	b.n	8005002 <RTC_ExitInitMode+0x76>
  }
  else /* WA 2.7.1 Calendar initialization may fail in case of consecutive INIT mode entry.
          Please look at STM32G0 Errata sheet on the internet for details. */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8004fce:	4b10      	ldr	r3, [pc, #64]	@ (8005010 <RTC_ExitInitMode+0x84>)
 8004fd0:	699a      	ldr	r2, [r3, #24]
 8004fd2:	4b0f      	ldr	r3, [pc, #60]	@ (8005010 <RTC_ExitInitMode+0x84>)
 8004fd4:	2120      	movs	r1, #32
 8004fd6:	438a      	bics	r2, r1
 8004fd8:	619a      	str	r2, [r3, #24]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	0018      	movs	r0, r3
 8004fde:	f7ff ff6d 	bl	8004ebc <HAL_RTC_WaitForSynchro>
 8004fe2:	1e03      	subs	r3, r0, #0
 8004fe4:	d007      	beq.n	8004ff6 <RTC_ExitInitMode+0x6a>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	2229      	movs	r2, #41	@ 0x29
 8004fea:	2103      	movs	r1, #3
 8004fec:	5499      	strb	r1, [r3, r2]
      status = HAL_TIMEOUT;
 8004fee:	230f      	movs	r3, #15
 8004ff0:	18fb      	adds	r3, r7, r3
 8004ff2:	2203      	movs	r2, #3
 8004ff4:	701a      	strb	r2, [r3, #0]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8004ff6:	4b06      	ldr	r3, [pc, #24]	@ (8005010 <RTC_ExitInitMode+0x84>)
 8004ff8:	699a      	ldr	r2, [r3, #24]
 8004ffa:	4b05      	ldr	r3, [pc, #20]	@ (8005010 <RTC_ExitInitMode+0x84>)
 8004ffc:	2120      	movs	r1, #32
 8004ffe:	430a      	orrs	r2, r1
 8005000:	619a      	str	r2, [r3, #24]
  }

  return status;
 8005002:	230f      	movs	r3, #15
 8005004:	18fb      	adds	r3, r7, r3
 8005006:	781b      	ldrb	r3, [r3, #0]
}
 8005008:	0018      	movs	r0, r3
 800500a:	46bd      	mov	sp, r7
 800500c:	b005      	add	sp, #20
 800500e:	bd90      	pop	{r4, r7, pc}
 8005010:	40002800 	.word	0x40002800

08005014 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8005014:	b580      	push	{r7, lr}
 8005016:	b084      	sub	sp, #16
 8005018:	af00      	add	r7, sp, #0
 800501a:	0002      	movs	r2, r0
 800501c:	1dfb      	adds	r3, r7, #7
 800501e:	701a      	strb	r2, [r3, #0]
  uint32_t bcdhigh = 0U;
 8005020:	2300      	movs	r3, #0
 8005022:	60fb      	str	r3, [r7, #12]
  uint8_t Param = Value;
 8005024:	230b      	movs	r3, #11
 8005026:	18fb      	adds	r3, r7, r3
 8005028:	1dfa      	adds	r2, r7, #7
 800502a:	7812      	ldrb	r2, [r2, #0]
 800502c:	701a      	strb	r2, [r3, #0]

  while(Param >= 10U)
 800502e:	e008      	b.n	8005042 <RTC_ByteToBcd2+0x2e>
  {
    bcdhigh++;
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	3301      	adds	r3, #1
 8005034:	60fb      	str	r3, [r7, #12]
    Param -= 10U;
 8005036:	220b      	movs	r2, #11
 8005038:	18bb      	adds	r3, r7, r2
 800503a:	18ba      	adds	r2, r7, r2
 800503c:	7812      	ldrb	r2, [r2, #0]
 800503e:	3a0a      	subs	r2, #10
 8005040:	701a      	strb	r2, [r3, #0]
  while(Param >= 10U)
 8005042:	210b      	movs	r1, #11
 8005044:	187b      	adds	r3, r7, r1
 8005046:	781b      	ldrb	r3, [r3, #0]
 8005048:	2b09      	cmp	r3, #9
 800504a:	d8f1      	bhi.n	8005030 <RTC_ByteToBcd2+0x1c>
  }

  return  ((uint8_t)(bcdhigh << 4U) | Param);
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	b2db      	uxtb	r3, r3
 8005050:	011b      	lsls	r3, r3, #4
 8005052:	b2da      	uxtb	r2, r3
 8005054:	187b      	adds	r3, r7, r1
 8005056:	781b      	ldrb	r3, [r3, #0]
 8005058:	4313      	orrs	r3, r2
 800505a:	b2db      	uxtb	r3, r3
}
 800505c:	0018      	movs	r0, r3
 800505e:	46bd      	mov	sp, r7
 8005060:	b004      	add	sp, #16
 8005062:	bd80      	pop	{r7, pc}

08005064 <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8005064:	b580      	push	{r7, lr}
 8005066:	b084      	sub	sp, #16
 8005068:	af00      	add	r7, sp, #0
 800506a:	0002      	movs	r2, r0
 800506c:	1dfb      	adds	r3, r7, #7
 800506e:	701a      	strb	r2, [r3, #0]
  uint32_t tmp;
  tmp = (((uint32_t)Value & 0xF0U) >> 4U) * 10U;
 8005070:	1dfb      	adds	r3, r7, #7
 8005072:	781b      	ldrb	r3, [r3, #0]
 8005074:	091b      	lsrs	r3, r3, #4
 8005076:	b2db      	uxtb	r3, r3
 8005078:	001a      	movs	r2, r3
 800507a:	0013      	movs	r3, r2
 800507c:	009b      	lsls	r3, r3, #2
 800507e:	189b      	adds	r3, r3, r2
 8005080:	005b      	lsls	r3, r3, #1
 8005082:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tmp + ((uint32_t)Value & 0x0FU));
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	b2da      	uxtb	r2, r3
 8005088:	1dfb      	adds	r3, r7, #7
 800508a:	781b      	ldrb	r3, [r3, #0]
 800508c:	210f      	movs	r1, #15
 800508e:	400b      	ands	r3, r1
 8005090:	b2db      	uxtb	r3, r3
 8005092:	18d3      	adds	r3, r2, r3
 8005094:	b2db      	uxtb	r3, r3
}
 8005096:	0018      	movs	r0, r3
 8005098:	46bd      	mov	sp, r7
 800509a:	b004      	add	sp, #16
 800509c:	bd80      	pop	{r7, pc}

0800509e <HAL_RTCEx_SetSmoothCalib>:
  * @param  SmoothCalibMinusPulsesValue Select the value of CALM[8:0] bits.
  *          This parameter can be one any value from 0 to 0x000001FF.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetSmoothCalib(RTC_HandleTypeDef* hrtc, uint32_t SmoothCalibPeriod, uint32_t SmoothCalibPlusPulses, uint32_t SmoothCalibMinusPulsesValue)
{
 800509e:	b580      	push	{r7, lr}
 80050a0:	b086      	sub	sp, #24
 80050a2:	af00      	add	r7, sp, #0
 80050a4:	60f8      	str	r0, [r7, #12]
 80050a6:	60b9      	str	r1, [r7, #8]
 80050a8:	607a      	str	r2, [r7, #4]
 80050aa:	603b      	str	r3, [r7, #0]
  assert_param(IS_RTC_SMOOTH_CALIB_PERIOD(SmoothCalibPeriod));
  assert_param(IS_RTC_SMOOTH_CALIB_PLUS(SmoothCalibPlusPulses));
  assert_param(IS_RTC_SMOOTH_CALIB_MINUS(SmoothCalibMinusPulsesValue));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80050ac:	68fb      	ldr	r3, [r7, #12]
 80050ae:	2228      	movs	r2, #40	@ 0x28
 80050b0:	5c9b      	ldrb	r3, [r3, r2]
 80050b2:	2b01      	cmp	r3, #1
 80050b4:	d101      	bne.n	80050ba <HAL_RTCEx_SetSmoothCalib+0x1c>
 80050b6:	2302      	movs	r3, #2
 80050b8:	e04f      	b.n	800515a <HAL_RTCEx_SetSmoothCalib+0xbc>
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	2228      	movs	r2, #40	@ 0x28
 80050be:	2101      	movs	r1, #1
 80050c0:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	2229      	movs	r2, #41	@ 0x29
 80050c6:	2102      	movs	r1, #2
 80050c8:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	22ca      	movs	r2, #202	@ 0xca
 80050d0:	625a      	str	r2, [r3, #36]	@ 0x24
 80050d2:	68fb      	ldr	r3, [r7, #12]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	2253      	movs	r2, #83	@ 0x53
 80050d8:	625a      	str	r2, [r3, #36]	@ 0x24

  /* check if a calibration is pending*/
  if((hrtc->Instance->ICSR & RTC_ICSR_RECALPF) != 0U)
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	68da      	ldr	r2, [r3, #12]
 80050e0:	2380      	movs	r3, #128	@ 0x80
 80050e2:	025b      	lsls	r3, r3, #9
 80050e4:	4013      	ands	r3, r2
 80050e6:	d022      	beq.n	800512e <HAL_RTCEx_SetSmoothCalib+0x90>
  {
    tickstart = HAL_GetTick();
 80050e8:	f7fd fa10 	bl	800250c <HAL_GetTick>
 80050ec:	0003      	movs	r3, r0
 80050ee:	617b      	str	r3, [r7, #20]

    /* check if a calibration is pending*/
    while((hrtc->Instance->ICSR & RTC_ICSR_RECALPF) != 0U)
 80050f0:	e016      	b.n	8005120 <HAL_RTCEx_SetSmoothCalib+0x82>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 80050f2:	f7fd fa0b 	bl	800250c <HAL_GetTick>
 80050f6:	0002      	movs	r2, r0
 80050f8:	697b      	ldr	r3, [r7, #20]
 80050fa:	1ad2      	subs	r2, r2, r3
 80050fc:	23fa      	movs	r3, #250	@ 0xfa
 80050fe:	009b      	lsls	r3, r3, #2
 8005100:	429a      	cmp	r2, r3
 8005102:	d90d      	bls.n	8005120 <HAL_RTCEx_SetSmoothCalib+0x82>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	22ff      	movs	r2, #255	@ 0xff
 800510a:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change RTC state */
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	2229      	movs	r2, #41	@ 0x29
 8005110:	2103      	movs	r1, #3
 8005112:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8005114:	68fb      	ldr	r3, [r7, #12]
 8005116:	2228      	movs	r2, #40	@ 0x28
 8005118:	2100      	movs	r1, #0
 800511a:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 800511c:	2303      	movs	r3, #3
 800511e:	e01c      	b.n	800515a <HAL_RTCEx_SetSmoothCalib+0xbc>
    while((hrtc->Instance->ICSR & RTC_ICSR_RECALPF) != 0U)
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	68da      	ldr	r2, [r3, #12]
 8005126:	2380      	movs	r3, #128	@ 0x80
 8005128:	025b      	lsls	r3, r3, #9
 800512a:	4013      	ands	r3, r2
 800512c:	d1e1      	bne.n	80050f2 <HAL_RTCEx_SetSmoothCalib+0x54>
      }
    }
  }

  /* Configure the Smooth calibration settings */
  hrtc->Instance->CALR = (uint32_t)((uint32_t)SmoothCalibPeriod | (uint32_t)SmoothCalibPlusPulses | (uint32_t)SmoothCalibMinusPulsesValue);
 800512e:	68ba      	ldr	r2, [r7, #8]
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	431a      	orrs	r2, r3
 8005134:	0011      	movs	r1, r2
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	683a      	ldr	r2, [r7, #0]
 800513c:	430a      	orrs	r2, r1
 800513e:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	22ff      	movs	r2, #255	@ 0xff
 8005146:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	2229      	movs	r2, #41	@ 0x29
 800514c:	2101      	movs	r1, #1
 800514e:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	2228      	movs	r2, #40	@ 0x28
 8005154:	2100      	movs	r1, #0
 8005156:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005158:	2300      	movs	r3, #0
}
 800515a:	0018      	movs	r0, r3
 800515c:	46bd      	mov	sp, r7
 800515e:	b006      	add	sp, #24
 8005160:	bd80      	pop	{r7, pc}
	...

08005164 <HAL_RTCEx_SetCalibrationOutPut>:
  *             @arg RTC_CALIBOUTPUT_512HZ: A signal has a regular waveform at 512Hz.
  *             @arg RTC_CALIBOUTPUT_1HZ: A signal has a regular waveform at 1Hz.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetCalibrationOutPut(RTC_HandleTypeDef* hrtc, uint32_t CalibOutput)
{
 8005164:	b580      	push	{r7, lr}
 8005166:	b082      	sub	sp, #8
 8005168:	af00      	add	r7, sp, #0
 800516a:	6078      	str	r0, [r7, #4]
 800516c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_RTC_CALIB_OUTPUT(CalibOutput));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	2228      	movs	r2, #40	@ 0x28
 8005172:	5c9b      	ldrb	r3, [r3, r2]
 8005174:	2b01      	cmp	r3, #1
 8005176:	d101      	bne.n	800517c <HAL_RTCEx_SetCalibrationOutPut+0x18>
 8005178:	2302      	movs	r3, #2
 800517a:	e035      	b.n	80051e8 <HAL_RTCEx_SetCalibrationOutPut+0x84>
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	2228      	movs	r2, #40	@ 0x28
 8005180:	2101      	movs	r1, #1
 8005182:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	2229      	movs	r2, #41	@ 0x29
 8005188:	2102      	movs	r1, #2
 800518a:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	22ca      	movs	r2, #202	@ 0xca
 8005192:	625a      	str	r2, [r3, #36]	@ 0x24
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	2253      	movs	r2, #83	@ 0x53
 800519a:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Clear flags before config */
  hrtc->Instance->CR &= (uint32_t)~RTC_CR_COSEL;
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	699a      	ldr	r2, [r3, #24]
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	4912      	ldr	r1, [pc, #72]	@ (80051f0 <HAL_RTCEx_SetCalibrationOutPut+0x8c>)
 80051a8:	400a      	ands	r2, r1
 80051aa:	619a      	str	r2, [r3, #24]

  /* Configure the RTC_CR register */
  hrtc->Instance->CR |= (uint32_t)CalibOutput;
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	6999      	ldr	r1, [r3, #24]
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	683a      	ldr	r2, [r7, #0]
 80051b8:	430a      	orrs	r2, r1
 80051ba:	619a      	str	r2, [r3, #24]

  __HAL_RTC_CALIBRATION_OUTPUT_ENABLE(hrtc);
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	699a      	ldr	r2, [r3, #24]
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	2180      	movs	r1, #128	@ 0x80
 80051c8:	0409      	lsls	r1, r1, #16
 80051ca:	430a      	orrs	r2, r1
 80051cc:	619a      	str	r2, [r3, #24]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	22ff      	movs	r2, #255	@ 0xff
 80051d4:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	2229      	movs	r2, #41	@ 0x29
 80051da:	2101      	movs	r1, #1
 80051dc:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	2228      	movs	r2, #40	@ 0x28
 80051e2:	2100      	movs	r1, #0
 80051e4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80051e6:	2300      	movs	r3, #0
}
 80051e8:	0018      	movs	r0, r3
 80051ea:	46bd      	mov	sp, r7
 80051ec:	b002      	add	sp, #8
 80051ee:	bd80      	pop	{r7, pc}
 80051f0:	fff7ffff 	.word	0xfff7ffff

080051f4 <HAL_RTCEx_AlarmBEventCallback>:
  * @brief  Alarm B callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 80051f4:	b580      	push	{r7, lr}
 80051f6:	b082      	sub	sp, #8
 80051f8:	af00      	add	r7, sp, #0
 80051fa:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTCEx_AlarmBEventCallback could be implemented in the user file
   */
}
 80051fc:	46c0      	nop			@ (mov r8, r8)
 80051fe:	46bd      	mov	sp, r7
 8005200:	b002      	add	sp, #8
 8005202:	bd80      	pop	{r7, pc}

08005204 <HAL_RTCEx_BKUPWrite>:
  *          specify the register.
  * @param  Data Data to be written in the specified Backup data register.
  * @retval None
  */
void HAL_RTCEx_BKUPWrite(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister, uint32_t Data)
{
 8005204:	b580      	push	{r7, lr}
 8005206:	b086      	sub	sp, #24
 8005208:	af00      	add	r7, sp, #0
 800520a:	60f8      	str	r0, [r7, #12]
 800520c:	60b9      	str	r1, [r7, #8]
 800520e:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  /* Process TAMP instance pointer */
  TAMP_TypeDef *tamp = (TAMP_TypeDef *)((uint32_t)hrtc->Instance + hrtc->TampOffset);
 8005210:	68fb      	ldr	r3, [r7, #12]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	001a      	movs	r2, r3
 8005216:	68fb      	ldr	r3, [r7, #12]
 8005218:	685b      	ldr	r3, [r3, #4]
 800521a:	18d3      	adds	r3, r2, r3
 800521c:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t)&(tamp->BKP0R);
 800521e:	697b      	ldr	r3, [r7, #20]
 8005220:	3301      	adds	r3, #1
 8005222:	33ff      	adds	r3, #255	@ 0xff
 8005224:	613b      	str	r3, [r7, #16]
  tmp += (BackupRegister * 4U);
 8005226:	68bb      	ldr	r3, [r7, #8]
 8005228:	009b      	lsls	r3, r3, #2
 800522a:	693a      	ldr	r2, [r7, #16]
 800522c:	18d3      	adds	r3, r2, r3
 800522e:	613b      	str	r3, [r7, #16]

  /* Write the specified register */
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 8005230:	693b      	ldr	r3, [r7, #16]
 8005232:	687a      	ldr	r2, [r7, #4]
 8005234:	601a      	str	r2, [r3, #0]
}
 8005236:	46c0      	nop			@ (mov r8, r8)
 8005238:	46bd      	mov	sp, r7
 800523a:	b006      	add	sp, #24
 800523c:	bd80      	pop	{r7, pc}

0800523e <HAL_RTCEx_BKUPRead>:
  *         This parameter can be: RTC_BKP_DRx where x can be from 0 to 4
  *         specify the register.
  * @retval Read value
  */
uint32_t HAL_RTCEx_BKUPRead(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister)
{
 800523e:	b580      	push	{r7, lr}
 8005240:	b084      	sub	sp, #16
 8005242:	af00      	add	r7, sp, #0
 8005244:	6078      	str	r0, [r7, #4]
 8005246:	6039      	str	r1, [r7, #0]
  uint32_t tmp ;
  /* Process TAMP instance pointer */
  TAMP_TypeDef *tamp = (TAMP_TypeDef *)((uint32_t)hrtc->Instance + hrtc->TampOffset);
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	001a      	movs	r2, r3
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	685b      	ldr	r3, [r3, #4]
 8005252:	18d3      	adds	r3, r2, r3
 8005254:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t)&(tamp->BKP0R);
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	3301      	adds	r3, #1
 800525a:	33ff      	adds	r3, #255	@ 0xff
 800525c:	60bb      	str	r3, [r7, #8]
  tmp += (BackupRegister * 4U);
 800525e:	683b      	ldr	r3, [r7, #0]
 8005260:	009b      	lsls	r3, r3, #2
 8005262:	68ba      	ldr	r2, [r7, #8]
 8005264:	18d3      	adds	r3, r2, r3
 8005266:	60bb      	str	r3, [r7, #8]

  /* Read the specified register */
  return (*(__IO uint32_t *)tmp);
 8005268:	68bb      	ldr	r3, [r7, #8]
 800526a:	681b      	ldr	r3, [r3, #0]
}
 800526c:	0018      	movs	r0, r3
 800526e:	46bd      	mov	sp, r7
 8005270:	b004      	add	sp, #16
 8005272:	bd80      	pop	{r7, pc}

08005274 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005274:	b580      	push	{r7, lr}
 8005276:	b082      	sub	sp, #8
 8005278:	af00      	add	r7, sp, #0
 800527a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	2b00      	cmp	r3, #0
 8005280:	d101      	bne.n	8005286 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005282:	2301      	movs	r3, #1
 8005284:	e04a      	b.n	800531c <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	223d      	movs	r2, #61	@ 0x3d
 800528a:	5c9b      	ldrb	r3, [r3, r2]
 800528c:	b2db      	uxtb	r3, r3
 800528e:	2b00      	cmp	r3, #0
 8005290:	d107      	bne.n	80052a2 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	223c      	movs	r2, #60	@ 0x3c
 8005296:	2100      	movs	r1, #0
 8005298:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	0018      	movs	r0, r3
 800529e:	f7fc ffb7 	bl	8002210 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	223d      	movs	r2, #61	@ 0x3d
 80052a6:	2102      	movs	r1, #2
 80052a8:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	681a      	ldr	r2, [r3, #0]
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	3304      	adds	r3, #4
 80052b2:	0019      	movs	r1, r3
 80052b4:	0010      	movs	r0, r2
 80052b6:	f000 fc87 	bl	8005bc8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	2248      	movs	r2, #72	@ 0x48
 80052be:	2101      	movs	r1, #1
 80052c0:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	223e      	movs	r2, #62	@ 0x3e
 80052c6:	2101      	movs	r1, #1
 80052c8:	5499      	strb	r1, [r3, r2]
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	223f      	movs	r2, #63	@ 0x3f
 80052ce:	2101      	movs	r1, #1
 80052d0:	5499      	strb	r1, [r3, r2]
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	2240      	movs	r2, #64	@ 0x40
 80052d6:	2101      	movs	r1, #1
 80052d8:	5499      	strb	r1, [r3, r2]
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	2241      	movs	r2, #65	@ 0x41
 80052de:	2101      	movs	r1, #1
 80052e0:	5499      	strb	r1, [r3, r2]
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	2242      	movs	r2, #66	@ 0x42
 80052e6:	2101      	movs	r1, #1
 80052e8:	5499      	strb	r1, [r3, r2]
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	2243      	movs	r2, #67	@ 0x43
 80052ee:	2101      	movs	r1, #1
 80052f0:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	2244      	movs	r2, #68	@ 0x44
 80052f6:	2101      	movs	r1, #1
 80052f8:	5499      	strb	r1, [r3, r2]
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	2245      	movs	r2, #69	@ 0x45
 80052fe:	2101      	movs	r1, #1
 8005300:	5499      	strb	r1, [r3, r2]
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	2246      	movs	r2, #70	@ 0x46
 8005306:	2101      	movs	r1, #1
 8005308:	5499      	strb	r1, [r3, r2]
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	2247      	movs	r2, #71	@ 0x47
 800530e:	2101      	movs	r1, #1
 8005310:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	223d      	movs	r2, #61	@ 0x3d
 8005316:	2101      	movs	r1, #1
 8005318:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800531a:	2300      	movs	r3, #0
}
 800531c:	0018      	movs	r0, r3
 800531e:	46bd      	mov	sp, r7
 8005320:	b002      	add	sp, #8
 8005322:	bd80      	pop	{r7, pc}

08005324 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8005324:	b580      	push	{r7, lr}
 8005326:	b084      	sub	sp, #16
 8005328:	af00      	add	r7, sp, #0
 800532a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	223d      	movs	r2, #61	@ 0x3d
 8005330:	5c9b      	ldrb	r3, [r3, r2]
 8005332:	b2db      	uxtb	r3, r3
 8005334:	2b01      	cmp	r3, #1
 8005336:	d001      	beq.n	800533c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8005338:	2301      	movs	r3, #1
 800533a:	e035      	b.n	80053a8 <HAL_TIM_Base_Start+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	223d      	movs	r2, #61	@ 0x3d
 8005340:	2102      	movs	r1, #2
 8005342:	5499      	strb	r1, [r3, r2]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	4a19      	ldr	r2, [pc, #100]	@ (80053b0 <HAL_TIM_Base_Start+0x8c>)
 800534a:	4293      	cmp	r3, r2
 800534c:	d00a      	beq.n	8005364 <HAL_TIM_Base_Start+0x40>
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	681a      	ldr	r2, [r3, #0]
 8005352:	2380      	movs	r3, #128	@ 0x80
 8005354:	05db      	lsls	r3, r3, #23
 8005356:	429a      	cmp	r2, r3
 8005358:	d004      	beq.n	8005364 <HAL_TIM_Base_Start+0x40>
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	4a15      	ldr	r2, [pc, #84]	@ (80053b4 <HAL_TIM_Base_Start+0x90>)
 8005360:	4293      	cmp	r3, r2
 8005362:	d116      	bne.n	8005392 <HAL_TIM_Base_Start+0x6e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	689b      	ldr	r3, [r3, #8]
 800536a:	4a13      	ldr	r2, [pc, #76]	@ (80053b8 <HAL_TIM_Base_Start+0x94>)
 800536c:	4013      	ands	r3, r2
 800536e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	2b06      	cmp	r3, #6
 8005374:	d016      	beq.n	80053a4 <HAL_TIM_Base_Start+0x80>
 8005376:	68fa      	ldr	r2, [r7, #12]
 8005378:	2380      	movs	r3, #128	@ 0x80
 800537a:	025b      	lsls	r3, r3, #9
 800537c:	429a      	cmp	r2, r3
 800537e:	d011      	beq.n	80053a4 <HAL_TIM_Base_Start+0x80>
    {
      __HAL_TIM_ENABLE(htim);
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	681a      	ldr	r2, [r3, #0]
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	2101      	movs	r1, #1
 800538c:	430a      	orrs	r2, r1
 800538e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005390:	e008      	b.n	80053a4 <HAL_TIM_Base_Start+0x80>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	681a      	ldr	r2, [r3, #0]
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	2101      	movs	r1, #1
 800539e:	430a      	orrs	r2, r1
 80053a0:	601a      	str	r2, [r3, #0]
 80053a2:	e000      	b.n	80053a6 <HAL_TIM_Base_Start+0x82>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80053a4:	46c0      	nop			@ (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 80053a6:	2300      	movs	r3, #0
}
 80053a8:	0018      	movs	r0, r3
 80053aa:	46bd      	mov	sp, r7
 80053ac:	b004      	add	sp, #16
 80053ae:	bd80      	pop	{r7, pc}
 80053b0:	40012c00 	.word	0x40012c00
 80053b4:	40000400 	.word	0x40000400
 80053b8:	00010007 	.word	0x00010007

080053bc <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 80053bc:	b580      	push	{r7, lr}
 80053be:	b082      	sub	sp, #8
 80053c0:	af00      	add	r7, sp, #0
 80053c2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	6a1b      	ldr	r3, [r3, #32]
 80053ca:	4a0d      	ldr	r2, [pc, #52]	@ (8005400 <HAL_TIM_Base_Stop+0x44>)
 80053cc:	4013      	ands	r3, r2
 80053ce:	d10d      	bne.n	80053ec <HAL_TIM_Base_Stop+0x30>
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	6a1b      	ldr	r3, [r3, #32]
 80053d6:	4a0b      	ldr	r2, [pc, #44]	@ (8005404 <HAL_TIM_Base_Stop+0x48>)
 80053d8:	4013      	ands	r3, r2
 80053da:	d107      	bne.n	80053ec <HAL_TIM_Base_Stop+0x30>
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	681a      	ldr	r2, [r3, #0]
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	2101      	movs	r1, #1
 80053e8:	438a      	bics	r2, r1
 80053ea:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	223d      	movs	r2, #61	@ 0x3d
 80053f0:	2101      	movs	r1, #1
 80053f2:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 80053f4:	2300      	movs	r3, #0
}
 80053f6:	0018      	movs	r0, r3
 80053f8:	46bd      	mov	sp, r7
 80053fa:	b002      	add	sp, #8
 80053fc:	bd80      	pop	{r7, pc}
 80053fe:	46c0      	nop			@ (mov r8, r8)
 8005400:	00001111 	.word	0x00001111
 8005404:	00000444 	.word	0x00000444

08005408 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005408:	b580      	push	{r7, lr}
 800540a:	b084      	sub	sp, #16
 800540c:	af00      	add	r7, sp, #0
 800540e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	223d      	movs	r2, #61	@ 0x3d
 8005414:	5c9b      	ldrb	r3, [r3, r2]
 8005416:	b2db      	uxtb	r3, r3
 8005418:	2b01      	cmp	r3, #1
 800541a:	d001      	beq.n	8005420 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800541c:	2301      	movs	r3, #1
 800541e:	e03d      	b.n	800549c <HAL_TIM_Base_Start_IT+0x94>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	223d      	movs	r2, #61	@ 0x3d
 8005424:	2102      	movs	r1, #2
 8005426:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	68da      	ldr	r2, [r3, #12]
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	2101      	movs	r1, #1
 8005434:	430a      	orrs	r2, r1
 8005436:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	4a19      	ldr	r2, [pc, #100]	@ (80054a4 <HAL_TIM_Base_Start_IT+0x9c>)
 800543e:	4293      	cmp	r3, r2
 8005440:	d00a      	beq.n	8005458 <HAL_TIM_Base_Start_IT+0x50>
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	681a      	ldr	r2, [r3, #0]
 8005446:	2380      	movs	r3, #128	@ 0x80
 8005448:	05db      	lsls	r3, r3, #23
 800544a:	429a      	cmp	r2, r3
 800544c:	d004      	beq.n	8005458 <HAL_TIM_Base_Start_IT+0x50>
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	4a15      	ldr	r2, [pc, #84]	@ (80054a8 <HAL_TIM_Base_Start_IT+0xa0>)
 8005454:	4293      	cmp	r3, r2
 8005456:	d116      	bne.n	8005486 <HAL_TIM_Base_Start_IT+0x7e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	689b      	ldr	r3, [r3, #8]
 800545e:	4a13      	ldr	r2, [pc, #76]	@ (80054ac <HAL_TIM_Base_Start_IT+0xa4>)
 8005460:	4013      	ands	r3, r2
 8005462:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005464:	68fb      	ldr	r3, [r7, #12]
 8005466:	2b06      	cmp	r3, #6
 8005468:	d016      	beq.n	8005498 <HAL_TIM_Base_Start_IT+0x90>
 800546a:	68fa      	ldr	r2, [r7, #12]
 800546c:	2380      	movs	r3, #128	@ 0x80
 800546e:	025b      	lsls	r3, r3, #9
 8005470:	429a      	cmp	r2, r3
 8005472:	d011      	beq.n	8005498 <HAL_TIM_Base_Start_IT+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	681a      	ldr	r2, [r3, #0]
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	2101      	movs	r1, #1
 8005480:	430a      	orrs	r2, r1
 8005482:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005484:	e008      	b.n	8005498 <HAL_TIM_Base_Start_IT+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	681a      	ldr	r2, [r3, #0]
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	2101      	movs	r1, #1
 8005492:	430a      	orrs	r2, r1
 8005494:	601a      	str	r2, [r3, #0]
 8005496:	e000      	b.n	800549a <HAL_TIM_Base_Start_IT+0x92>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005498:	46c0      	nop			@ (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 800549a:	2300      	movs	r3, #0
}
 800549c:	0018      	movs	r0, r3
 800549e:	46bd      	mov	sp, r7
 80054a0:	b004      	add	sp, #16
 80054a2:	bd80      	pop	{r7, pc}
 80054a4:	40012c00 	.word	0x40012c00
 80054a8:	40000400 	.word	0x40000400
 80054ac:	00010007 	.word	0x00010007

080054b0 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 80054b0:	b580      	push	{r7, lr}
 80054b2:	b082      	sub	sp, #8
 80054b4:	af00      	add	r7, sp, #0
 80054b6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	68da      	ldr	r2, [r3, #12]
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	2101      	movs	r1, #1
 80054c4:	438a      	bics	r2, r1
 80054c6:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	6a1b      	ldr	r3, [r3, #32]
 80054ce:	4a0d      	ldr	r2, [pc, #52]	@ (8005504 <HAL_TIM_Base_Stop_IT+0x54>)
 80054d0:	4013      	ands	r3, r2
 80054d2:	d10d      	bne.n	80054f0 <HAL_TIM_Base_Stop_IT+0x40>
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	6a1b      	ldr	r3, [r3, #32]
 80054da:	4a0b      	ldr	r2, [pc, #44]	@ (8005508 <HAL_TIM_Base_Stop_IT+0x58>)
 80054dc:	4013      	ands	r3, r2
 80054de:	d107      	bne.n	80054f0 <HAL_TIM_Base_Stop_IT+0x40>
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	681a      	ldr	r2, [r3, #0]
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	2101      	movs	r1, #1
 80054ec:	438a      	bics	r2, r1
 80054ee:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	223d      	movs	r2, #61	@ 0x3d
 80054f4:	2101      	movs	r1, #1
 80054f6:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 80054f8:	2300      	movs	r3, #0
}
 80054fa:	0018      	movs	r0, r3
 80054fc:	46bd      	mov	sp, r7
 80054fe:	b002      	add	sp, #8
 8005500:	bd80      	pop	{r7, pc}
 8005502:	46c0      	nop			@ (mov r8, r8)
 8005504:	00001111 	.word	0x00001111
 8005508:	00000444 	.word	0x00000444

0800550c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800550c:	b580      	push	{r7, lr}
 800550e:	b082      	sub	sp, #8
 8005510:	af00      	add	r7, sp, #0
 8005512:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	2b00      	cmp	r3, #0
 8005518:	d101      	bne.n	800551e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800551a:	2301      	movs	r3, #1
 800551c:	e04a      	b.n	80055b4 <HAL_TIM_PWM_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	223d      	movs	r2, #61	@ 0x3d
 8005522:	5c9b      	ldrb	r3, [r3, r2]
 8005524:	b2db      	uxtb	r3, r3
 8005526:	2b00      	cmp	r3, #0
 8005528:	d107      	bne.n	800553a <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	223c      	movs	r2, #60	@ 0x3c
 800552e:	2100      	movs	r1, #0
 8005530:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	0018      	movs	r0, r3
 8005536:	f7fc fe4f 	bl	80021d8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	223d      	movs	r2, #61	@ 0x3d
 800553e:	2102      	movs	r1, #2
 8005540:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	681a      	ldr	r2, [r3, #0]
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	3304      	adds	r3, #4
 800554a:	0019      	movs	r1, r3
 800554c:	0010      	movs	r0, r2
 800554e:	f000 fb3b 	bl	8005bc8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	2248      	movs	r2, #72	@ 0x48
 8005556:	2101      	movs	r1, #1
 8005558:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	223e      	movs	r2, #62	@ 0x3e
 800555e:	2101      	movs	r1, #1
 8005560:	5499      	strb	r1, [r3, r2]
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	223f      	movs	r2, #63	@ 0x3f
 8005566:	2101      	movs	r1, #1
 8005568:	5499      	strb	r1, [r3, r2]
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	2240      	movs	r2, #64	@ 0x40
 800556e:	2101      	movs	r1, #1
 8005570:	5499      	strb	r1, [r3, r2]
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	2241      	movs	r2, #65	@ 0x41
 8005576:	2101      	movs	r1, #1
 8005578:	5499      	strb	r1, [r3, r2]
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	2242      	movs	r2, #66	@ 0x42
 800557e:	2101      	movs	r1, #1
 8005580:	5499      	strb	r1, [r3, r2]
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	2243      	movs	r2, #67	@ 0x43
 8005586:	2101      	movs	r1, #1
 8005588:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	2244      	movs	r2, #68	@ 0x44
 800558e:	2101      	movs	r1, #1
 8005590:	5499      	strb	r1, [r3, r2]
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	2245      	movs	r2, #69	@ 0x45
 8005596:	2101      	movs	r1, #1
 8005598:	5499      	strb	r1, [r3, r2]
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	2246      	movs	r2, #70	@ 0x46
 800559e:	2101      	movs	r1, #1
 80055a0:	5499      	strb	r1, [r3, r2]
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	2247      	movs	r2, #71	@ 0x47
 80055a6:	2101      	movs	r1, #1
 80055a8:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	223d      	movs	r2, #61	@ 0x3d
 80055ae:	2101      	movs	r1, #1
 80055b0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80055b2:	2300      	movs	r3, #0
}
 80055b4:	0018      	movs	r0, r3
 80055b6:	46bd      	mov	sp, r7
 80055b8:	b002      	add	sp, #8
 80055ba:	bd80      	pop	{r7, pc}

080055bc <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80055bc:	b580      	push	{r7, lr}
 80055be:	b084      	sub	sp, #16
 80055c0:	af00      	add	r7, sp, #0
 80055c2:	6078      	str	r0, [r7, #4]
 80055c4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80055c6:	683b      	ldr	r3, [r7, #0]
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	d108      	bne.n	80055de <HAL_TIM_PWM_Start+0x22>
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	223e      	movs	r2, #62	@ 0x3e
 80055d0:	5c9b      	ldrb	r3, [r3, r2]
 80055d2:	b2db      	uxtb	r3, r3
 80055d4:	3b01      	subs	r3, #1
 80055d6:	1e5a      	subs	r2, r3, #1
 80055d8:	4193      	sbcs	r3, r2
 80055da:	b2db      	uxtb	r3, r3
 80055dc:	e037      	b.n	800564e <HAL_TIM_PWM_Start+0x92>
 80055de:	683b      	ldr	r3, [r7, #0]
 80055e0:	2b04      	cmp	r3, #4
 80055e2:	d108      	bne.n	80055f6 <HAL_TIM_PWM_Start+0x3a>
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	223f      	movs	r2, #63	@ 0x3f
 80055e8:	5c9b      	ldrb	r3, [r3, r2]
 80055ea:	b2db      	uxtb	r3, r3
 80055ec:	3b01      	subs	r3, #1
 80055ee:	1e5a      	subs	r2, r3, #1
 80055f0:	4193      	sbcs	r3, r2
 80055f2:	b2db      	uxtb	r3, r3
 80055f4:	e02b      	b.n	800564e <HAL_TIM_PWM_Start+0x92>
 80055f6:	683b      	ldr	r3, [r7, #0]
 80055f8:	2b08      	cmp	r3, #8
 80055fa:	d108      	bne.n	800560e <HAL_TIM_PWM_Start+0x52>
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	2240      	movs	r2, #64	@ 0x40
 8005600:	5c9b      	ldrb	r3, [r3, r2]
 8005602:	b2db      	uxtb	r3, r3
 8005604:	3b01      	subs	r3, #1
 8005606:	1e5a      	subs	r2, r3, #1
 8005608:	4193      	sbcs	r3, r2
 800560a:	b2db      	uxtb	r3, r3
 800560c:	e01f      	b.n	800564e <HAL_TIM_PWM_Start+0x92>
 800560e:	683b      	ldr	r3, [r7, #0]
 8005610:	2b0c      	cmp	r3, #12
 8005612:	d108      	bne.n	8005626 <HAL_TIM_PWM_Start+0x6a>
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	2241      	movs	r2, #65	@ 0x41
 8005618:	5c9b      	ldrb	r3, [r3, r2]
 800561a:	b2db      	uxtb	r3, r3
 800561c:	3b01      	subs	r3, #1
 800561e:	1e5a      	subs	r2, r3, #1
 8005620:	4193      	sbcs	r3, r2
 8005622:	b2db      	uxtb	r3, r3
 8005624:	e013      	b.n	800564e <HAL_TIM_PWM_Start+0x92>
 8005626:	683b      	ldr	r3, [r7, #0]
 8005628:	2b10      	cmp	r3, #16
 800562a:	d108      	bne.n	800563e <HAL_TIM_PWM_Start+0x82>
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	2242      	movs	r2, #66	@ 0x42
 8005630:	5c9b      	ldrb	r3, [r3, r2]
 8005632:	b2db      	uxtb	r3, r3
 8005634:	3b01      	subs	r3, #1
 8005636:	1e5a      	subs	r2, r3, #1
 8005638:	4193      	sbcs	r3, r2
 800563a:	b2db      	uxtb	r3, r3
 800563c:	e007      	b.n	800564e <HAL_TIM_PWM_Start+0x92>
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	2243      	movs	r2, #67	@ 0x43
 8005642:	5c9b      	ldrb	r3, [r3, r2]
 8005644:	b2db      	uxtb	r3, r3
 8005646:	3b01      	subs	r3, #1
 8005648:	1e5a      	subs	r2, r3, #1
 800564a:	4193      	sbcs	r3, r2
 800564c:	b2db      	uxtb	r3, r3
 800564e:	2b00      	cmp	r3, #0
 8005650:	d001      	beq.n	8005656 <HAL_TIM_PWM_Start+0x9a>
  {
    return HAL_ERROR;
 8005652:	2301      	movs	r3, #1
 8005654:	e081      	b.n	800575a <HAL_TIM_PWM_Start+0x19e>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005656:	683b      	ldr	r3, [r7, #0]
 8005658:	2b00      	cmp	r3, #0
 800565a:	d104      	bne.n	8005666 <HAL_TIM_PWM_Start+0xaa>
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	223e      	movs	r2, #62	@ 0x3e
 8005660:	2102      	movs	r1, #2
 8005662:	5499      	strb	r1, [r3, r2]
 8005664:	e023      	b.n	80056ae <HAL_TIM_PWM_Start+0xf2>
 8005666:	683b      	ldr	r3, [r7, #0]
 8005668:	2b04      	cmp	r3, #4
 800566a:	d104      	bne.n	8005676 <HAL_TIM_PWM_Start+0xba>
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	223f      	movs	r2, #63	@ 0x3f
 8005670:	2102      	movs	r1, #2
 8005672:	5499      	strb	r1, [r3, r2]
 8005674:	e01b      	b.n	80056ae <HAL_TIM_PWM_Start+0xf2>
 8005676:	683b      	ldr	r3, [r7, #0]
 8005678:	2b08      	cmp	r3, #8
 800567a:	d104      	bne.n	8005686 <HAL_TIM_PWM_Start+0xca>
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	2240      	movs	r2, #64	@ 0x40
 8005680:	2102      	movs	r1, #2
 8005682:	5499      	strb	r1, [r3, r2]
 8005684:	e013      	b.n	80056ae <HAL_TIM_PWM_Start+0xf2>
 8005686:	683b      	ldr	r3, [r7, #0]
 8005688:	2b0c      	cmp	r3, #12
 800568a:	d104      	bne.n	8005696 <HAL_TIM_PWM_Start+0xda>
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	2241      	movs	r2, #65	@ 0x41
 8005690:	2102      	movs	r1, #2
 8005692:	5499      	strb	r1, [r3, r2]
 8005694:	e00b      	b.n	80056ae <HAL_TIM_PWM_Start+0xf2>
 8005696:	683b      	ldr	r3, [r7, #0]
 8005698:	2b10      	cmp	r3, #16
 800569a:	d104      	bne.n	80056a6 <HAL_TIM_PWM_Start+0xea>
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	2242      	movs	r2, #66	@ 0x42
 80056a0:	2102      	movs	r1, #2
 80056a2:	5499      	strb	r1, [r3, r2]
 80056a4:	e003      	b.n	80056ae <HAL_TIM_PWM_Start+0xf2>
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	2243      	movs	r2, #67	@ 0x43
 80056aa:	2102      	movs	r1, #2
 80056ac:	5499      	strb	r1, [r3, r2]

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	6839      	ldr	r1, [r7, #0]
 80056b4:	2201      	movs	r2, #1
 80056b6:	0018      	movs	r0, r3
 80056b8:	f000 fda6 	bl	8006208 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	4a28      	ldr	r2, [pc, #160]	@ (8005764 <HAL_TIM_PWM_Start+0x1a8>)
 80056c2:	4293      	cmp	r3, r2
 80056c4:	d009      	beq.n	80056da <HAL_TIM_PWM_Start+0x11e>
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	4a27      	ldr	r2, [pc, #156]	@ (8005768 <HAL_TIM_PWM_Start+0x1ac>)
 80056cc:	4293      	cmp	r3, r2
 80056ce:	d004      	beq.n	80056da <HAL_TIM_PWM_Start+0x11e>
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	4a25      	ldr	r2, [pc, #148]	@ (800576c <HAL_TIM_PWM_Start+0x1b0>)
 80056d6:	4293      	cmp	r3, r2
 80056d8:	d101      	bne.n	80056de <HAL_TIM_PWM_Start+0x122>
 80056da:	2301      	movs	r3, #1
 80056dc:	e000      	b.n	80056e0 <HAL_TIM_PWM_Start+0x124>
 80056de:	2300      	movs	r3, #0
 80056e0:	2b00      	cmp	r3, #0
 80056e2:	d008      	beq.n	80056f6 <HAL_TIM_PWM_Start+0x13a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	2180      	movs	r1, #128	@ 0x80
 80056f0:	0209      	lsls	r1, r1, #8
 80056f2:	430a      	orrs	r2, r1
 80056f4:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	4a1a      	ldr	r2, [pc, #104]	@ (8005764 <HAL_TIM_PWM_Start+0x1a8>)
 80056fc:	4293      	cmp	r3, r2
 80056fe:	d00a      	beq.n	8005716 <HAL_TIM_PWM_Start+0x15a>
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	681a      	ldr	r2, [r3, #0]
 8005704:	2380      	movs	r3, #128	@ 0x80
 8005706:	05db      	lsls	r3, r3, #23
 8005708:	429a      	cmp	r2, r3
 800570a:	d004      	beq.n	8005716 <HAL_TIM_PWM_Start+0x15a>
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	4a17      	ldr	r2, [pc, #92]	@ (8005770 <HAL_TIM_PWM_Start+0x1b4>)
 8005712:	4293      	cmp	r3, r2
 8005714:	d116      	bne.n	8005744 <HAL_TIM_PWM_Start+0x188>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	689b      	ldr	r3, [r3, #8]
 800571c:	4a15      	ldr	r2, [pc, #84]	@ (8005774 <HAL_TIM_PWM_Start+0x1b8>)
 800571e:	4013      	ands	r3, r2
 8005720:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005722:	68fb      	ldr	r3, [r7, #12]
 8005724:	2b06      	cmp	r3, #6
 8005726:	d016      	beq.n	8005756 <HAL_TIM_PWM_Start+0x19a>
 8005728:	68fa      	ldr	r2, [r7, #12]
 800572a:	2380      	movs	r3, #128	@ 0x80
 800572c:	025b      	lsls	r3, r3, #9
 800572e:	429a      	cmp	r2, r3
 8005730:	d011      	beq.n	8005756 <HAL_TIM_PWM_Start+0x19a>
    {
      __HAL_TIM_ENABLE(htim);
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	681a      	ldr	r2, [r3, #0]
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	2101      	movs	r1, #1
 800573e:	430a      	orrs	r2, r1
 8005740:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005742:	e008      	b.n	8005756 <HAL_TIM_PWM_Start+0x19a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	681a      	ldr	r2, [r3, #0]
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	2101      	movs	r1, #1
 8005750:	430a      	orrs	r2, r1
 8005752:	601a      	str	r2, [r3, #0]
 8005754:	e000      	b.n	8005758 <HAL_TIM_PWM_Start+0x19c>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005756:	46c0      	nop			@ (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 8005758:	2300      	movs	r3, #0
}
 800575a:	0018      	movs	r0, r3
 800575c:	46bd      	mov	sp, r7
 800575e:	b004      	add	sp, #16
 8005760:	bd80      	pop	{r7, pc}
 8005762:	46c0      	nop			@ (mov r8, r8)
 8005764:	40012c00 	.word	0x40012c00
 8005768:	40014400 	.word	0x40014400
 800576c:	40014800 	.word	0x40014800
 8005770:	40000400 	.word	0x40000400
 8005774:	00010007 	.word	0x00010007

08005778 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005778:	b580      	push	{r7, lr}
 800577a:	b084      	sub	sp, #16
 800577c:	af00      	add	r7, sp, #0
 800577e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	68db      	ldr	r3, [r3, #12]
 8005786:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	691b      	ldr	r3, [r3, #16]
 800578e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005790:	68bb      	ldr	r3, [r7, #8]
 8005792:	2202      	movs	r2, #2
 8005794:	4013      	ands	r3, r2
 8005796:	d021      	beq.n	80057dc <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	2202      	movs	r2, #2
 800579c:	4013      	ands	r3, r2
 800579e:	d01d      	beq.n	80057dc <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	2203      	movs	r2, #3
 80057a6:	4252      	negs	r2, r2
 80057a8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	2201      	movs	r2, #1
 80057ae:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	699b      	ldr	r3, [r3, #24]
 80057b6:	2203      	movs	r2, #3
 80057b8:	4013      	ands	r3, r2
 80057ba:	d004      	beq.n	80057c6 <HAL_TIM_IRQHandler+0x4e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	0018      	movs	r0, r3
 80057c0:	f000 f9ea 	bl	8005b98 <HAL_TIM_IC_CaptureCallback>
 80057c4:	e007      	b.n	80057d6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	0018      	movs	r0, r3
 80057ca:	f000 f9dd 	bl	8005b88 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	0018      	movs	r0, r3
 80057d2:	f000 f9e9 	bl	8005ba8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	2200      	movs	r2, #0
 80057da:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80057dc:	68bb      	ldr	r3, [r7, #8]
 80057de:	2204      	movs	r2, #4
 80057e0:	4013      	ands	r3, r2
 80057e2:	d022      	beq.n	800582a <HAL_TIM_IRQHandler+0xb2>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80057e4:	68fb      	ldr	r3, [r7, #12]
 80057e6:	2204      	movs	r2, #4
 80057e8:	4013      	ands	r3, r2
 80057ea:	d01e      	beq.n	800582a <HAL_TIM_IRQHandler+0xb2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	2205      	movs	r2, #5
 80057f2:	4252      	negs	r2, r2
 80057f4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	2202      	movs	r2, #2
 80057fa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	699a      	ldr	r2, [r3, #24]
 8005802:	23c0      	movs	r3, #192	@ 0xc0
 8005804:	009b      	lsls	r3, r3, #2
 8005806:	4013      	ands	r3, r2
 8005808:	d004      	beq.n	8005814 <HAL_TIM_IRQHandler+0x9c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	0018      	movs	r0, r3
 800580e:	f000 f9c3 	bl	8005b98 <HAL_TIM_IC_CaptureCallback>
 8005812:	e007      	b.n	8005824 <HAL_TIM_IRQHandler+0xac>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	0018      	movs	r0, r3
 8005818:	f000 f9b6 	bl	8005b88 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	0018      	movs	r0, r3
 8005820:	f000 f9c2 	bl	8005ba8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	2200      	movs	r2, #0
 8005828:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800582a:	68bb      	ldr	r3, [r7, #8]
 800582c:	2208      	movs	r2, #8
 800582e:	4013      	ands	r3, r2
 8005830:	d021      	beq.n	8005876 <HAL_TIM_IRQHandler+0xfe>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	2208      	movs	r2, #8
 8005836:	4013      	ands	r3, r2
 8005838:	d01d      	beq.n	8005876 <HAL_TIM_IRQHandler+0xfe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	2209      	movs	r2, #9
 8005840:	4252      	negs	r2, r2
 8005842:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	2204      	movs	r2, #4
 8005848:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	69db      	ldr	r3, [r3, #28]
 8005850:	2203      	movs	r2, #3
 8005852:	4013      	ands	r3, r2
 8005854:	d004      	beq.n	8005860 <HAL_TIM_IRQHandler+0xe8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	0018      	movs	r0, r3
 800585a:	f000 f99d 	bl	8005b98 <HAL_TIM_IC_CaptureCallback>
 800585e:	e007      	b.n	8005870 <HAL_TIM_IRQHandler+0xf8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	0018      	movs	r0, r3
 8005864:	f000 f990 	bl	8005b88 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	0018      	movs	r0, r3
 800586c:	f000 f99c 	bl	8005ba8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	2200      	movs	r2, #0
 8005874:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005876:	68bb      	ldr	r3, [r7, #8]
 8005878:	2210      	movs	r2, #16
 800587a:	4013      	ands	r3, r2
 800587c:	d022      	beq.n	80058c4 <HAL_TIM_IRQHandler+0x14c>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	2210      	movs	r2, #16
 8005882:	4013      	ands	r3, r2
 8005884:	d01e      	beq.n	80058c4 <HAL_TIM_IRQHandler+0x14c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	2211      	movs	r2, #17
 800588c:	4252      	negs	r2, r2
 800588e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	2208      	movs	r2, #8
 8005894:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	69da      	ldr	r2, [r3, #28]
 800589c:	23c0      	movs	r3, #192	@ 0xc0
 800589e:	009b      	lsls	r3, r3, #2
 80058a0:	4013      	ands	r3, r2
 80058a2:	d004      	beq.n	80058ae <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	0018      	movs	r0, r3
 80058a8:	f000 f976 	bl	8005b98 <HAL_TIM_IC_CaptureCallback>
 80058ac:	e007      	b.n	80058be <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	0018      	movs	r0, r3
 80058b2:	f000 f969 	bl	8005b88 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	0018      	movs	r0, r3
 80058ba:	f000 f975 	bl	8005ba8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	2200      	movs	r2, #0
 80058c2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80058c4:	68bb      	ldr	r3, [r7, #8]
 80058c6:	2201      	movs	r2, #1
 80058c8:	4013      	ands	r3, r2
 80058ca:	d00c      	beq.n	80058e6 <HAL_TIM_IRQHandler+0x16e>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	2201      	movs	r2, #1
 80058d0:	4013      	ands	r3, r2
 80058d2:	d008      	beq.n	80058e6 <HAL_TIM_IRQHandler+0x16e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	2202      	movs	r2, #2
 80058da:	4252      	negs	r2, r2
 80058dc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	0018      	movs	r0, r3
 80058e2:	f7fb fe8b 	bl	80015fc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80058e6:	68bb      	ldr	r3, [r7, #8]
 80058e8:	2280      	movs	r2, #128	@ 0x80
 80058ea:	4013      	ands	r3, r2
 80058ec:	d104      	bne.n	80058f8 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 80058ee:	68ba      	ldr	r2, [r7, #8]
 80058f0:	2380      	movs	r3, #128	@ 0x80
 80058f2:	019b      	lsls	r3, r3, #6
 80058f4:	4013      	ands	r3, r2
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80058f6:	d00b      	beq.n	8005910 <HAL_TIM_IRQHandler+0x198>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	2280      	movs	r2, #128	@ 0x80
 80058fc:	4013      	ands	r3, r2
 80058fe:	d007      	beq.n	8005910 <HAL_TIM_IRQHandler+0x198>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	4a1e      	ldr	r2, [pc, #120]	@ (8005980 <HAL_TIM_IRQHandler+0x208>)
 8005906:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	0018      	movs	r0, r3
 800590c:	f000 fd10 	bl	8006330 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8005910:	68ba      	ldr	r2, [r7, #8]
 8005912:	2380      	movs	r3, #128	@ 0x80
 8005914:	005b      	lsls	r3, r3, #1
 8005916:	4013      	ands	r3, r2
 8005918:	d00b      	beq.n	8005932 <HAL_TIM_IRQHandler+0x1ba>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	2280      	movs	r2, #128	@ 0x80
 800591e:	4013      	ands	r3, r2
 8005920:	d007      	beq.n	8005932 <HAL_TIM_IRQHandler+0x1ba>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	4a17      	ldr	r2, [pc, #92]	@ (8005984 <HAL_TIM_IRQHandler+0x20c>)
 8005928:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	0018      	movs	r0, r3
 800592e:	f000 fd07 	bl	8006340 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005932:	68bb      	ldr	r3, [r7, #8]
 8005934:	2240      	movs	r2, #64	@ 0x40
 8005936:	4013      	ands	r3, r2
 8005938:	d00c      	beq.n	8005954 <HAL_TIM_IRQHandler+0x1dc>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	2240      	movs	r2, #64	@ 0x40
 800593e:	4013      	ands	r3, r2
 8005940:	d008      	beq.n	8005954 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	2241      	movs	r2, #65	@ 0x41
 8005948:	4252      	negs	r2, r2
 800594a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	0018      	movs	r0, r3
 8005950:	f000 f932 	bl	8005bb8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005954:	68bb      	ldr	r3, [r7, #8]
 8005956:	2220      	movs	r2, #32
 8005958:	4013      	ands	r3, r2
 800595a:	d00c      	beq.n	8005976 <HAL_TIM_IRQHandler+0x1fe>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	2220      	movs	r2, #32
 8005960:	4013      	ands	r3, r2
 8005962:	d008      	beq.n	8005976 <HAL_TIM_IRQHandler+0x1fe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	2221      	movs	r2, #33	@ 0x21
 800596a:	4252      	negs	r2, r2
 800596c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	0018      	movs	r0, r3
 8005972:	f000 fcd5 	bl	8006320 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005976:	46c0      	nop			@ (mov r8, r8)
 8005978:	46bd      	mov	sp, r7
 800597a:	b004      	add	sp, #16
 800597c:	bd80      	pop	{r7, pc}
 800597e:	46c0      	nop			@ (mov r8, r8)
 8005980:	ffffdf7f 	.word	0xffffdf7f
 8005984:	fffffeff 	.word	0xfffffeff

08005988 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005988:	b580      	push	{r7, lr}
 800598a:	b086      	sub	sp, #24
 800598c:	af00      	add	r7, sp, #0
 800598e:	60f8      	str	r0, [r7, #12]
 8005990:	60b9      	str	r1, [r7, #8]
 8005992:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005994:	2317      	movs	r3, #23
 8005996:	18fb      	adds	r3, r7, r3
 8005998:	2200      	movs	r2, #0
 800599a:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800599c:	68fb      	ldr	r3, [r7, #12]
 800599e:	223c      	movs	r2, #60	@ 0x3c
 80059a0:	5c9b      	ldrb	r3, [r3, r2]
 80059a2:	2b01      	cmp	r3, #1
 80059a4:	d101      	bne.n	80059aa <HAL_TIM_PWM_ConfigChannel+0x22>
 80059a6:	2302      	movs	r3, #2
 80059a8:	e0e5      	b.n	8005b76 <HAL_TIM_PWM_ConfigChannel+0x1ee>
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	223c      	movs	r2, #60	@ 0x3c
 80059ae:	2101      	movs	r1, #1
 80059b0:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	2b14      	cmp	r3, #20
 80059b6:	d900      	bls.n	80059ba <HAL_TIM_PWM_ConfigChannel+0x32>
 80059b8:	e0d1      	b.n	8005b5e <HAL_TIM_PWM_ConfigChannel+0x1d6>
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	009a      	lsls	r2, r3, #2
 80059be:	4b70      	ldr	r3, [pc, #448]	@ (8005b80 <HAL_TIM_PWM_ConfigChannel+0x1f8>)
 80059c0:	18d3      	adds	r3, r2, r3
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	469f      	mov	pc, r3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	68ba      	ldr	r2, [r7, #8]
 80059cc:	0011      	movs	r1, r2
 80059ce:	0018      	movs	r0, r3
 80059d0:	f000 f97e 	bl	8005cd0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80059d4:	68fb      	ldr	r3, [r7, #12]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	699a      	ldr	r2, [r3, #24]
 80059da:	68fb      	ldr	r3, [r7, #12]
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	2108      	movs	r1, #8
 80059e0:	430a      	orrs	r2, r1
 80059e2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80059e4:	68fb      	ldr	r3, [r7, #12]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	699a      	ldr	r2, [r3, #24]
 80059ea:	68fb      	ldr	r3, [r7, #12]
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	2104      	movs	r1, #4
 80059f0:	438a      	bics	r2, r1
 80059f2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80059f4:	68fb      	ldr	r3, [r7, #12]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	6999      	ldr	r1, [r3, #24]
 80059fa:	68bb      	ldr	r3, [r7, #8]
 80059fc:	691a      	ldr	r2, [r3, #16]
 80059fe:	68fb      	ldr	r3, [r7, #12]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	430a      	orrs	r2, r1
 8005a04:	619a      	str	r2, [r3, #24]
      break;
 8005a06:	e0af      	b.n	8005b68 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	68ba      	ldr	r2, [r7, #8]
 8005a0e:	0011      	movs	r1, r2
 8005a10:	0018      	movs	r0, r3
 8005a12:	f000 f9dd 	bl	8005dd0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005a16:	68fb      	ldr	r3, [r7, #12]
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	699a      	ldr	r2, [r3, #24]
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	2180      	movs	r1, #128	@ 0x80
 8005a22:	0109      	lsls	r1, r1, #4
 8005a24:	430a      	orrs	r2, r1
 8005a26:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005a28:	68fb      	ldr	r3, [r7, #12]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	699a      	ldr	r2, [r3, #24]
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	4954      	ldr	r1, [pc, #336]	@ (8005b84 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8005a34:	400a      	ands	r2, r1
 8005a36:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005a38:	68fb      	ldr	r3, [r7, #12]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	6999      	ldr	r1, [r3, #24]
 8005a3e:	68bb      	ldr	r3, [r7, #8]
 8005a40:	691b      	ldr	r3, [r3, #16]
 8005a42:	021a      	lsls	r2, r3, #8
 8005a44:	68fb      	ldr	r3, [r7, #12]
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	430a      	orrs	r2, r1
 8005a4a:	619a      	str	r2, [r3, #24]
      break;
 8005a4c:	e08c      	b.n	8005b68 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005a4e:	68fb      	ldr	r3, [r7, #12]
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	68ba      	ldr	r2, [r7, #8]
 8005a54:	0011      	movs	r1, r2
 8005a56:	0018      	movs	r0, r3
 8005a58:	f000 fa38 	bl	8005ecc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005a5c:	68fb      	ldr	r3, [r7, #12]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	69da      	ldr	r2, [r3, #28]
 8005a62:	68fb      	ldr	r3, [r7, #12]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	2108      	movs	r1, #8
 8005a68:	430a      	orrs	r2, r1
 8005a6a:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005a6c:	68fb      	ldr	r3, [r7, #12]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	69da      	ldr	r2, [r3, #28]
 8005a72:	68fb      	ldr	r3, [r7, #12]
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	2104      	movs	r1, #4
 8005a78:	438a      	bics	r2, r1
 8005a7a:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005a7c:	68fb      	ldr	r3, [r7, #12]
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	69d9      	ldr	r1, [r3, #28]
 8005a82:	68bb      	ldr	r3, [r7, #8]
 8005a84:	691a      	ldr	r2, [r3, #16]
 8005a86:	68fb      	ldr	r3, [r7, #12]
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	430a      	orrs	r2, r1
 8005a8c:	61da      	str	r2, [r3, #28]
      break;
 8005a8e:	e06b      	b.n	8005b68 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005a90:	68fb      	ldr	r3, [r7, #12]
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	68ba      	ldr	r2, [r7, #8]
 8005a96:	0011      	movs	r1, r2
 8005a98:	0018      	movs	r0, r3
 8005a9a:	f000 fa99 	bl	8005fd0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005a9e:	68fb      	ldr	r3, [r7, #12]
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	69da      	ldr	r2, [r3, #28]
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	2180      	movs	r1, #128	@ 0x80
 8005aaa:	0109      	lsls	r1, r1, #4
 8005aac:	430a      	orrs	r2, r1
 8005aae:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005ab0:	68fb      	ldr	r3, [r7, #12]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	69da      	ldr	r2, [r3, #28]
 8005ab6:	68fb      	ldr	r3, [r7, #12]
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	4932      	ldr	r1, [pc, #200]	@ (8005b84 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8005abc:	400a      	ands	r2, r1
 8005abe:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005ac0:	68fb      	ldr	r3, [r7, #12]
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	69d9      	ldr	r1, [r3, #28]
 8005ac6:	68bb      	ldr	r3, [r7, #8]
 8005ac8:	691b      	ldr	r3, [r3, #16]
 8005aca:	021a      	lsls	r2, r3, #8
 8005acc:	68fb      	ldr	r3, [r7, #12]
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	430a      	orrs	r2, r1
 8005ad2:	61da      	str	r2, [r3, #28]
      break;
 8005ad4:	e048      	b.n	8005b68 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8005ad6:	68fb      	ldr	r3, [r7, #12]
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	68ba      	ldr	r2, [r7, #8]
 8005adc:	0011      	movs	r1, r2
 8005ade:	0018      	movs	r0, r3
 8005ae0:	f000 fada 	bl	8006098 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	2108      	movs	r1, #8
 8005af0:	430a      	orrs	r2, r1
 8005af2:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005afa:	68fb      	ldr	r3, [r7, #12]
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	2104      	movs	r1, #4
 8005b00:	438a      	bics	r2, r1
 8005b02:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8005b0a:	68bb      	ldr	r3, [r7, #8]
 8005b0c:	691a      	ldr	r2, [r3, #16]
 8005b0e:	68fb      	ldr	r3, [r7, #12]
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	430a      	orrs	r2, r1
 8005b14:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8005b16:	e027      	b.n	8005b68 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	68ba      	ldr	r2, [r7, #8]
 8005b1e:	0011      	movs	r1, r2
 8005b20:	0018      	movs	r0, r3
 8005b22:	f000 fb13 	bl	800614c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8005b26:	68fb      	ldr	r3, [r7, #12]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	2180      	movs	r1, #128	@ 0x80
 8005b32:	0109      	lsls	r1, r1, #4
 8005b34:	430a      	orrs	r2, r1
 8005b36:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005b3e:	68fb      	ldr	r3, [r7, #12]
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	4910      	ldr	r1, [pc, #64]	@ (8005b84 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8005b44:	400a      	ands	r2, r1
 8005b46:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8005b4e:	68bb      	ldr	r3, [r7, #8]
 8005b50:	691b      	ldr	r3, [r3, #16]
 8005b52:	021a      	lsls	r2, r3, #8
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	430a      	orrs	r2, r1
 8005b5a:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8005b5c:	e004      	b.n	8005b68 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    }

    default:
      status = HAL_ERROR;
 8005b5e:	2317      	movs	r3, #23
 8005b60:	18fb      	adds	r3, r7, r3
 8005b62:	2201      	movs	r2, #1
 8005b64:	701a      	strb	r2, [r3, #0]
      break;
 8005b66:	46c0      	nop			@ (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 8005b68:	68fb      	ldr	r3, [r7, #12]
 8005b6a:	223c      	movs	r2, #60	@ 0x3c
 8005b6c:	2100      	movs	r1, #0
 8005b6e:	5499      	strb	r1, [r3, r2]

  return status;
 8005b70:	2317      	movs	r3, #23
 8005b72:	18fb      	adds	r3, r7, r3
 8005b74:	781b      	ldrb	r3, [r3, #0]
}
 8005b76:	0018      	movs	r0, r3
 8005b78:	46bd      	mov	sp, r7
 8005b7a:	b006      	add	sp, #24
 8005b7c:	bd80      	pop	{r7, pc}
 8005b7e:	46c0      	nop			@ (mov r8, r8)
 8005b80:	0800644c 	.word	0x0800644c
 8005b84:	fffffbff 	.word	0xfffffbff

08005b88 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005b88:	b580      	push	{r7, lr}
 8005b8a:	b082      	sub	sp, #8
 8005b8c:	af00      	add	r7, sp, #0
 8005b8e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005b90:	46c0      	nop			@ (mov r8, r8)
 8005b92:	46bd      	mov	sp, r7
 8005b94:	b002      	add	sp, #8
 8005b96:	bd80      	pop	{r7, pc}

08005b98 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005b98:	b580      	push	{r7, lr}
 8005b9a:	b082      	sub	sp, #8
 8005b9c:	af00      	add	r7, sp, #0
 8005b9e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005ba0:	46c0      	nop			@ (mov r8, r8)
 8005ba2:	46bd      	mov	sp, r7
 8005ba4:	b002      	add	sp, #8
 8005ba6:	bd80      	pop	{r7, pc}

08005ba8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005ba8:	b580      	push	{r7, lr}
 8005baa:	b082      	sub	sp, #8
 8005bac:	af00      	add	r7, sp, #0
 8005bae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005bb0:	46c0      	nop			@ (mov r8, r8)
 8005bb2:	46bd      	mov	sp, r7
 8005bb4:	b002      	add	sp, #8
 8005bb6:	bd80      	pop	{r7, pc}

08005bb8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005bb8:	b580      	push	{r7, lr}
 8005bba:	b082      	sub	sp, #8
 8005bbc:	af00      	add	r7, sp, #0
 8005bbe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005bc0:	46c0      	nop			@ (mov r8, r8)
 8005bc2:	46bd      	mov	sp, r7
 8005bc4:	b002      	add	sp, #8
 8005bc6:	bd80      	pop	{r7, pc}

08005bc8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005bc8:	b580      	push	{r7, lr}
 8005bca:	b084      	sub	sp, #16
 8005bcc:	af00      	add	r7, sp, #0
 8005bce:	6078      	str	r0, [r7, #4]
 8005bd0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	4a37      	ldr	r2, [pc, #220]	@ (8005cb8 <TIM_Base_SetConfig+0xf0>)
 8005bdc:	4293      	cmp	r3, r2
 8005bde:	d008      	beq.n	8005bf2 <TIM_Base_SetConfig+0x2a>
 8005be0:	687a      	ldr	r2, [r7, #4]
 8005be2:	2380      	movs	r3, #128	@ 0x80
 8005be4:	05db      	lsls	r3, r3, #23
 8005be6:	429a      	cmp	r2, r3
 8005be8:	d003      	beq.n	8005bf2 <TIM_Base_SetConfig+0x2a>
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	4a33      	ldr	r2, [pc, #204]	@ (8005cbc <TIM_Base_SetConfig+0xf4>)
 8005bee:	4293      	cmp	r3, r2
 8005bf0:	d108      	bne.n	8005c04 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005bf2:	68fb      	ldr	r3, [r7, #12]
 8005bf4:	2270      	movs	r2, #112	@ 0x70
 8005bf6:	4393      	bics	r3, r2
 8005bf8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005bfa:	683b      	ldr	r3, [r7, #0]
 8005bfc:	685b      	ldr	r3, [r3, #4]
 8005bfe:	68fa      	ldr	r2, [r7, #12]
 8005c00:	4313      	orrs	r3, r2
 8005c02:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	4a2c      	ldr	r2, [pc, #176]	@ (8005cb8 <TIM_Base_SetConfig+0xf0>)
 8005c08:	4293      	cmp	r3, r2
 8005c0a:	d014      	beq.n	8005c36 <TIM_Base_SetConfig+0x6e>
 8005c0c:	687a      	ldr	r2, [r7, #4]
 8005c0e:	2380      	movs	r3, #128	@ 0x80
 8005c10:	05db      	lsls	r3, r3, #23
 8005c12:	429a      	cmp	r2, r3
 8005c14:	d00f      	beq.n	8005c36 <TIM_Base_SetConfig+0x6e>
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	4a28      	ldr	r2, [pc, #160]	@ (8005cbc <TIM_Base_SetConfig+0xf4>)
 8005c1a:	4293      	cmp	r3, r2
 8005c1c:	d00b      	beq.n	8005c36 <TIM_Base_SetConfig+0x6e>
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	4a27      	ldr	r2, [pc, #156]	@ (8005cc0 <TIM_Base_SetConfig+0xf8>)
 8005c22:	4293      	cmp	r3, r2
 8005c24:	d007      	beq.n	8005c36 <TIM_Base_SetConfig+0x6e>
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	4a26      	ldr	r2, [pc, #152]	@ (8005cc4 <TIM_Base_SetConfig+0xfc>)
 8005c2a:	4293      	cmp	r3, r2
 8005c2c:	d003      	beq.n	8005c36 <TIM_Base_SetConfig+0x6e>
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	4a25      	ldr	r2, [pc, #148]	@ (8005cc8 <TIM_Base_SetConfig+0x100>)
 8005c32:	4293      	cmp	r3, r2
 8005c34:	d108      	bne.n	8005c48 <TIM_Base_SetConfig+0x80>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	4a24      	ldr	r2, [pc, #144]	@ (8005ccc <TIM_Base_SetConfig+0x104>)
 8005c3a:	4013      	ands	r3, r2
 8005c3c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005c3e:	683b      	ldr	r3, [r7, #0]
 8005c40:	68db      	ldr	r3, [r3, #12]
 8005c42:	68fa      	ldr	r2, [r7, #12]
 8005c44:	4313      	orrs	r3, r2
 8005c46:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005c48:	68fb      	ldr	r3, [r7, #12]
 8005c4a:	2280      	movs	r2, #128	@ 0x80
 8005c4c:	4393      	bics	r3, r2
 8005c4e:	001a      	movs	r2, r3
 8005c50:	683b      	ldr	r3, [r7, #0]
 8005c52:	695b      	ldr	r3, [r3, #20]
 8005c54:	4313      	orrs	r3, r2
 8005c56:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	68fa      	ldr	r2, [r7, #12]
 8005c5c:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005c5e:	683b      	ldr	r3, [r7, #0]
 8005c60:	689a      	ldr	r2, [r3, #8]
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005c66:	683b      	ldr	r3, [r7, #0]
 8005c68:	681a      	ldr	r2, [r3, #0]
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	4a11      	ldr	r2, [pc, #68]	@ (8005cb8 <TIM_Base_SetConfig+0xf0>)
 8005c72:	4293      	cmp	r3, r2
 8005c74:	d007      	beq.n	8005c86 <TIM_Base_SetConfig+0xbe>
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	4a12      	ldr	r2, [pc, #72]	@ (8005cc4 <TIM_Base_SetConfig+0xfc>)
 8005c7a:	4293      	cmp	r3, r2
 8005c7c:	d003      	beq.n	8005c86 <TIM_Base_SetConfig+0xbe>
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	4a11      	ldr	r2, [pc, #68]	@ (8005cc8 <TIM_Base_SetConfig+0x100>)
 8005c82:	4293      	cmp	r3, r2
 8005c84:	d103      	bne.n	8005c8e <TIM_Base_SetConfig+0xc6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005c86:	683b      	ldr	r3, [r7, #0]
 8005c88:	691a      	ldr	r2, [r3, #16]
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	2201      	movs	r2, #1
 8005c92:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	691b      	ldr	r3, [r3, #16]
 8005c98:	2201      	movs	r2, #1
 8005c9a:	4013      	ands	r3, r2
 8005c9c:	2b01      	cmp	r3, #1
 8005c9e:	d106      	bne.n	8005cae <TIM_Base_SetConfig+0xe6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	691b      	ldr	r3, [r3, #16]
 8005ca4:	2201      	movs	r2, #1
 8005ca6:	4393      	bics	r3, r2
 8005ca8:	001a      	movs	r2, r3
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	611a      	str	r2, [r3, #16]
  }
}
 8005cae:	46c0      	nop			@ (mov r8, r8)
 8005cb0:	46bd      	mov	sp, r7
 8005cb2:	b004      	add	sp, #16
 8005cb4:	bd80      	pop	{r7, pc}
 8005cb6:	46c0      	nop			@ (mov r8, r8)
 8005cb8:	40012c00 	.word	0x40012c00
 8005cbc:	40000400 	.word	0x40000400
 8005cc0:	40002000 	.word	0x40002000
 8005cc4:	40014400 	.word	0x40014400
 8005cc8:	40014800 	.word	0x40014800
 8005ccc:	fffffcff 	.word	0xfffffcff

08005cd0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005cd0:	b580      	push	{r7, lr}
 8005cd2:	b086      	sub	sp, #24
 8005cd4:	af00      	add	r7, sp, #0
 8005cd6:	6078      	str	r0, [r7, #4]
 8005cd8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	6a1b      	ldr	r3, [r3, #32]
 8005cde:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	6a1b      	ldr	r3, [r3, #32]
 8005ce4:	2201      	movs	r2, #1
 8005ce6:	4393      	bics	r3, r2
 8005ce8:	001a      	movs	r2, r3
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	685b      	ldr	r3, [r3, #4]
 8005cf2:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	699b      	ldr	r3, [r3, #24]
 8005cf8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005cfa:	68fb      	ldr	r3, [r7, #12]
 8005cfc:	4a2e      	ldr	r2, [pc, #184]	@ (8005db8 <TIM_OC1_SetConfig+0xe8>)
 8005cfe:	4013      	ands	r3, r2
 8005d00:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005d02:	68fb      	ldr	r3, [r7, #12]
 8005d04:	2203      	movs	r2, #3
 8005d06:	4393      	bics	r3, r2
 8005d08:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005d0a:	683b      	ldr	r3, [r7, #0]
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	68fa      	ldr	r2, [r7, #12]
 8005d10:	4313      	orrs	r3, r2
 8005d12:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005d14:	697b      	ldr	r3, [r7, #20]
 8005d16:	2202      	movs	r2, #2
 8005d18:	4393      	bics	r3, r2
 8005d1a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005d1c:	683b      	ldr	r3, [r7, #0]
 8005d1e:	689b      	ldr	r3, [r3, #8]
 8005d20:	697a      	ldr	r2, [r7, #20]
 8005d22:	4313      	orrs	r3, r2
 8005d24:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	4a24      	ldr	r2, [pc, #144]	@ (8005dbc <TIM_OC1_SetConfig+0xec>)
 8005d2a:	4293      	cmp	r3, r2
 8005d2c:	d007      	beq.n	8005d3e <TIM_OC1_SetConfig+0x6e>
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	4a23      	ldr	r2, [pc, #140]	@ (8005dc0 <TIM_OC1_SetConfig+0xf0>)
 8005d32:	4293      	cmp	r3, r2
 8005d34:	d003      	beq.n	8005d3e <TIM_OC1_SetConfig+0x6e>
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	4a22      	ldr	r2, [pc, #136]	@ (8005dc4 <TIM_OC1_SetConfig+0xf4>)
 8005d3a:	4293      	cmp	r3, r2
 8005d3c:	d10c      	bne.n	8005d58 <TIM_OC1_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005d3e:	697b      	ldr	r3, [r7, #20]
 8005d40:	2208      	movs	r2, #8
 8005d42:	4393      	bics	r3, r2
 8005d44:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005d46:	683b      	ldr	r3, [r7, #0]
 8005d48:	68db      	ldr	r3, [r3, #12]
 8005d4a:	697a      	ldr	r2, [r7, #20]
 8005d4c:	4313      	orrs	r3, r2
 8005d4e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005d50:	697b      	ldr	r3, [r7, #20]
 8005d52:	2204      	movs	r2, #4
 8005d54:	4393      	bics	r3, r2
 8005d56:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	4a18      	ldr	r2, [pc, #96]	@ (8005dbc <TIM_OC1_SetConfig+0xec>)
 8005d5c:	4293      	cmp	r3, r2
 8005d5e:	d007      	beq.n	8005d70 <TIM_OC1_SetConfig+0xa0>
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	4a17      	ldr	r2, [pc, #92]	@ (8005dc0 <TIM_OC1_SetConfig+0xf0>)
 8005d64:	4293      	cmp	r3, r2
 8005d66:	d003      	beq.n	8005d70 <TIM_OC1_SetConfig+0xa0>
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	4a16      	ldr	r2, [pc, #88]	@ (8005dc4 <TIM_OC1_SetConfig+0xf4>)
 8005d6c:	4293      	cmp	r3, r2
 8005d6e:	d111      	bne.n	8005d94 <TIM_OC1_SetConfig+0xc4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005d70:	693b      	ldr	r3, [r7, #16]
 8005d72:	4a15      	ldr	r2, [pc, #84]	@ (8005dc8 <TIM_OC1_SetConfig+0xf8>)
 8005d74:	4013      	ands	r3, r2
 8005d76:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005d78:	693b      	ldr	r3, [r7, #16]
 8005d7a:	4a14      	ldr	r2, [pc, #80]	@ (8005dcc <TIM_OC1_SetConfig+0xfc>)
 8005d7c:	4013      	ands	r3, r2
 8005d7e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005d80:	683b      	ldr	r3, [r7, #0]
 8005d82:	695b      	ldr	r3, [r3, #20]
 8005d84:	693a      	ldr	r2, [r7, #16]
 8005d86:	4313      	orrs	r3, r2
 8005d88:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005d8a:	683b      	ldr	r3, [r7, #0]
 8005d8c:	699b      	ldr	r3, [r3, #24]
 8005d8e:	693a      	ldr	r2, [r7, #16]
 8005d90:	4313      	orrs	r3, r2
 8005d92:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	693a      	ldr	r2, [r7, #16]
 8005d98:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	68fa      	ldr	r2, [r7, #12]
 8005d9e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005da0:	683b      	ldr	r3, [r7, #0]
 8005da2:	685a      	ldr	r2, [r3, #4]
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	697a      	ldr	r2, [r7, #20]
 8005dac:	621a      	str	r2, [r3, #32]
}
 8005dae:	46c0      	nop			@ (mov r8, r8)
 8005db0:	46bd      	mov	sp, r7
 8005db2:	b006      	add	sp, #24
 8005db4:	bd80      	pop	{r7, pc}
 8005db6:	46c0      	nop			@ (mov r8, r8)
 8005db8:	fffeff8f 	.word	0xfffeff8f
 8005dbc:	40012c00 	.word	0x40012c00
 8005dc0:	40014400 	.word	0x40014400
 8005dc4:	40014800 	.word	0x40014800
 8005dc8:	fffffeff 	.word	0xfffffeff
 8005dcc:	fffffdff 	.word	0xfffffdff

08005dd0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005dd0:	b580      	push	{r7, lr}
 8005dd2:	b086      	sub	sp, #24
 8005dd4:	af00      	add	r7, sp, #0
 8005dd6:	6078      	str	r0, [r7, #4]
 8005dd8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	6a1b      	ldr	r3, [r3, #32]
 8005dde:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	6a1b      	ldr	r3, [r3, #32]
 8005de4:	2210      	movs	r2, #16
 8005de6:	4393      	bics	r3, r2
 8005de8:	001a      	movs	r2, r3
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	685b      	ldr	r3, [r3, #4]
 8005df2:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	699b      	ldr	r3, [r3, #24]
 8005df8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005dfa:	68fb      	ldr	r3, [r7, #12]
 8005dfc:	4a2c      	ldr	r2, [pc, #176]	@ (8005eb0 <TIM_OC2_SetConfig+0xe0>)
 8005dfe:	4013      	ands	r3, r2
 8005e00:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005e02:	68fb      	ldr	r3, [r7, #12]
 8005e04:	4a2b      	ldr	r2, [pc, #172]	@ (8005eb4 <TIM_OC2_SetConfig+0xe4>)
 8005e06:	4013      	ands	r3, r2
 8005e08:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005e0a:	683b      	ldr	r3, [r7, #0]
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	021b      	lsls	r3, r3, #8
 8005e10:	68fa      	ldr	r2, [r7, #12]
 8005e12:	4313      	orrs	r3, r2
 8005e14:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005e16:	697b      	ldr	r3, [r7, #20]
 8005e18:	2220      	movs	r2, #32
 8005e1a:	4393      	bics	r3, r2
 8005e1c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005e1e:	683b      	ldr	r3, [r7, #0]
 8005e20:	689b      	ldr	r3, [r3, #8]
 8005e22:	011b      	lsls	r3, r3, #4
 8005e24:	697a      	ldr	r2, [r7, #20]
 8005e26:	4313      	orrs	r3, r2
 8005e28:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	4a22      	ldr	r2, [pc, #136]	@ (8005eb8 <TIM_OC2_SetConfig+0xe8>)
 8005e2e:	4293      	cmp	r3, r2
 8005e30:	d10d      	bne.n	8005e4e <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005e32:	697b      	ldr	r3, [r7, #20]
 8005e34:	2280      	movs	r2, #128	@ 0x80
 8005e36:	4393      	bics	r3, r2
 8005e38:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005e3a:	683b      	ldr	r3, [r7, #0]
 8005e3c:	68db      	ldr	r3, [r3, #12]
 8005e3e:	011b      	lsls	r3, r3, #4
 8005e40:	697a      	ldr	r2, [r7, #20]
 8005e42:	4313      	orrs	r3, r2
 8005e44:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005e46:	697b      	ldr	r3, [r7, #20]
 8005e48:	2240      	movs	r2, #64	@ 0x40
 8005e4a:	4393      	bics	r3, r2
 8005e4c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	4a19      	ldr	r2, [pc, #100]	@ (8005eb8 <TIM_OC2_SetConfig+0xe8>)
 8005e52:	4293      	cmp	r3, r2
 8005e54:	d007      	beq.n	8005e66 <TIM_OC2_SetConfig+0x96>
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	4a18      	ldr	r2, [pc, #96]	@ (8005ebc <TIM_OC2_SetConfig+0xec>)
 8005e5a:	4293      	cmp	r3, r2
 8005e5c:	d003      	beq.n	8005e66 <TIM_OC2_SetConfig+0x96>
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	4a17      	ldr	r2, [pc, #92]	@ (8005ec0 <TIM_OC2_SetConfig+0xf0>)
 8005e62:	4293      	cmp	r3, r2
 8005e64:	d113      	bne.n	8005e8e <TIM_OC2_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005e66:	693b      	ldr	r3, [r7, #16]
 8005e68:	4a16      	ldr	r2, [pc, #88]	@ (8005ec4 <TIM_OC2_SetConfig+0xf4>)
 8005e6a:	4013      	ands	r3, r2
 8005e6c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005e6e:	693b      	ldr	r3, [r7, #16]
 8005e70:	4a15      	ldr	r2, [pc, #84]	@ (8005ec8 <TIM_OC2_SetConfig+0xf8>)
 8005e72:	4013      	ands	r3, r2
 8005e74:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005e76:	683b      	ldr	r3, [r7, #0]
 8005e78:	695b      	ldr	r3, [r3, #20]
 8005e7a:	009b      	lsls	r3, r3, #2
 8005e7c:	693a      	ldr	r2, [r7, #16]
 8005e7e:	4313      	orrs	r3, r2
 8005e80:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005e82:	683b      	ldr	r3, [r7, #0]
 8005e84:	699b      	ldr	r3, [r3, #24]
 8005e86:	009b      	lsls	r3, r3, #2
 8005e88:	693a      	ldr	r2, [r7, #16]
 8005e8a:	4313      	orrs	r3, r2
 8005e8c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	693a      	ldr	r2, [r7, #16]
 8005e92:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	68fa      	ldr	r2, [r7, #12]
 8005e98:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005e9a:	683b      	ldr	r3, [r7, #0]
 8005e9c:	685a      	ldr	r2, [r3, #4]
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	697a      	ldr	r2, [r7, #20]
 8005ea6:	621a      	str	r2, [r3, #32]
}
 8005ea8:	46c0      	nop			@ (mov r8, r8)
 8005eaa:	46bd      	mov	sp, r7
 8005eac:	b006      	add	sp, #24
 8005eae:	bd80      	pop	{r7, pc}
 8005eb0:	feff8fff 	.word	0xfeff8fff
 8005eb4:	fffffcff 	.word	0xfffffcff
 8005eb8:	40012c00 	.word	0x40012c00
 8005ebc:	40014400 	.word	0x40014400
 8005ec0:	40014800 	.word	0x40014800
 8005ec4:	fffffbff 	.word	0xfffffbff
 8005ec8:	fffff7ff 	.word	0xfffff7ff

08005ecc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005ecc:	b580      	push	{r7, lr}
 8005ece:	b086      	sub	sp, #24
 8005ed0:	af00      	add	r7, sp, #0
 8005ed2:	6078      	str	r0, [r7, #4]
 8005ed4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	6a1b      	ldr	r3, [r3, #32]
 8005eda:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	6a1b      	ldr	r3, [r3, #32]
 8005ee0:	4a31      	ldr	r2, [pc, #196]	@ (8005fa8 <TIM_OC3_SetConfig+0xdc>)
 8005ee2:	401a      	ands	r2, r3
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	685b      	ldr	r3, [r3, #4]
 8005eec:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	69db      	ldr	r3, [r3, #28]
 8005ef2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005ef4:	68fb      	ldr	r3, [r7, #12]
 8005ef6:	4a2d      	ldr	r2, [pc, #180]	@ (8005fac <TIM_OC3_SetConfig+0xe0>)
 8005ef8:	4013      	ands	r3, r2
 8005efa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	2203      	movs	r2, #3
 8005f00:	4393      	bics	r3, r2
 8005f02:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005f04:	683b      	ldr	r3, [r7, #0]
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	68fa      	ldr	r2, [r7, #12]
 8005f0a:	4313      	orrs	r3, r2
 8005f0c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005f0e:	697b      	ldr	r3, [r7, #20]
 8005f10:	4a27      	ldr	r2, [pc, #156]	@ (8005fb0 <TIM_OC3_SetConfig+0xe4>)
 8005f12:	4013      	ands	r3, r2
 8005f14:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005f16:	683b      	ldr	r3, [r7, #0]
 8005f18:	689b      	ldr	r3, [r3, #8]
 8005f1a:	021b      	lsls	r3, r3, #8
 8005f1c:	697a      	ldr	r2, [r7, #20]
 8005f1e:	4313      	orrs	r3, r2
 8005f20:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	4a23      	ldr	r2, [pc, #140]	@ (8005fb4 <TIM_OC3_SetConfig+0xe8>)
 8005f26:	4293      	cmp	r3, r2
 8005f28:	d10d      	bne.n	8005f46 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005f2a:	697b      	ldr	r3, [r7, #20]
 8005f2c:	4a22      	ldr	r2, [pc, #136]	@ (8005fb8 <TIM_OC3_SetConfig+0xec>)
 8005f2e:	4013      	ands	r3, r2
 8005f30:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005f32:	683b      	ldr	r3, [r7, #0]
 8005f34:	68db      	ldr	r3, [r3, #12]
 8005f36:	021b      	lsls	r3, r3, #8
 8005f38:	697a      	ldr	r2, [r7, #20]
 8005f3a:	4313      	orrs	r3, r2
 8005f3c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005f3e:	697b      	ldr	r3, [r7, #20]
 8005f40:	4a1e      	ldr	r2, [pc, #120]	@ (8005fbc <TIM_OC3_SetConfig+0xf0>)
 8005f42:	4013      	ands	r3, r2
 8005f44:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	4a1a      	ldr	r2, [pc, #104]	@ (8005fb4 <TIM_OC3_SetConfig+0xe8>)
 8005f4a:	4293      	cmp	r3, r2
 8005f4c:	d007      	beq.n	8005f5e <TIM_OC3_SetConfig+0x92>
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	4a1b      	ldr	r2, [pc, #108]	@ (8005fc0 <TIM_OC3_SetConfig+0xf4>)
 8005f52:	4293      	cmp	r3, r2
 8005f54:	d003      	beq.n	8005f5e <TIM_OC3_SetConfig+0x92>
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	4a1a      	ldr	r2, [pc, #104]	@ (8005fc4 <TIM_OC3_SetConfig+0xf8>)
 8005f5a:	4293      	cmp	r3, r2
 8005f5c:	d113      	bne.n	8005f86 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005f5e:	693b      	ldr	r3, [r7, #16]
 8005f60:	4a19      	ldr	r2, [pc, #100]	@ (8005fc8 <TIM_OC3_SetConfig+0xfc>)
 8005f62:	4013      	ands	r3, r2
 8005f64:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005f66:	693b      	ldr	r3, [r7, #16]
 8005f68:	4a18      	ldr	r2, [pc, #96]	@ (8005fcc <TIM_OC3_SetConfig+0x100>)
 8005f6a:	4013      	ands	r3, r2
 8005f6c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005f6e:	683b      	ldr	r3, [r7, #0]
 8005f70:	695b      	ldr	r3, [r3, #20]
 8005f72:	011b      	lsls	r3, r3, #4
 8005f74:	693a      	ldr	r2, [r7, #16]
 8005f76:	4313      	orrs	r3, r2
 8005f78:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005f7a:	683b      	ldr	r3, [r7, #0]
 8005f7c:	699b      	ldr	r3, [r3, #24]
 8005f7e:	011b      	lsls	r3, r3, #4
 8005f80:	693a      	ldr	r2, [r7, #16]
 8005f82:	4313      	orrs	r3, r2
 8005f84:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	693a      	ldr	r2, [r7, #16]
 8005f8a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	68fa      	ldr	r2, [r7, #12]
 8005f90:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005f92:	683b      	ldr	r3, [r7, #0]
 8005f94:	685a      	ldr	r2, [r3, #4]
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	697a      	ldr	r2, [r7, #20]
 8005f9e:	621a      	str	r2, [r3, #32]
}
 8005fa0:	46c0      	nop			@ (mov r8, r8)
 8005fa2:	46bd      	mov	sp, r7
 8005fa4:	b006      	add	sp, #24
 8005fa6:	bd80      	pop	{r7, pc}
 8005fa8:	fffffeff 	.word	0xfffffeff
 8005fac:	fffeff8f 	.word	0xfffeff8f
 8005fb0:	fffffdff 	.word	0xfffffdff
 8005fb4:	40012c00 	.word	0x40012c00
 8005fb8:	fffff7ff 	.word	0xfffff7ff
 8005fbc:	fffffbff 	.word	0xfffffbff
 8005fc0:	40014400 	.word	0x40014400
 8005fc4:	40014800 	.word	0x40014800
 8005fc8:	ffffefff 	.word	0xffffefff
 8005fcc:	ffffdfff 	.word	0xffffdfff

08005fd0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005fd0:	b580      	push	{r7, lr}
 8005fd2:	b086      	sub	sp, #24
 8005fd4:	af00      	add	r7, sp, #0
 8005fd6:	6078      	str	r0, [r7, #4]
 8005fd8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	6a1b      	ldr	r3, [r3, #32]
 8005fde:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	6a1b      	ldr	r3, [r3, #32]
 8005fe4:	4a24      	ldr	r2, [pc, #144]	@ (8006078 <TIM_OC4_SetConfig+0xa8>)
 8005fe6:	401a      	ands	r2, r3
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	685b      	ldr	r3, [r3, #4]
 8005ff0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	69db      	ldr	r3, [r3, #28]
 8005ff6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005ff8:	68fb      	ldr	r3, [r7, #12]
 8005ffa:	4a20      	ldr	r2, [pc, #128]	@ (800607c <TIM_OC4_SetConfig+0xac>)
 8005ffc:	4013      	ands	r3, r2
 8005ffe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006000:	68fb      	ldr	r3, [r7, #12]
 8006002:	4a1f      	ldr	r2, [pc, #124]	@ (8006080 <TIM_OC4_SetConfig+0xb0>)
 8006004:	4013      	ands	r3, r2
 8006006:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006008:	683b      	ldr	r3, [r7, #0]
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	021b      	lsls	r3, r3, #8
 800600e:	68fa      	ldr	r2, [r7, #12]
 8006010:	4313      	orrs	r3, r2
 8006012:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006014:	693b      	ldr	r3, [r7, #16]
 8006016:	4a1b      	ldr	r2, [pc, #108]	@ (8006084 <TIM_OC4_SetConfig+0xb4>)
 8006018:	4013      	ands	r3, r2
 800601a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800601c:	683b      	ldr	r3, [r7, #0]
 800601e:	689b      	ldr	r3, [r3, #8]
 8006020:	031b      	lsls	r3, r3, #12
 8006022:	693a      	ldr	r2, [r7, #16]
 8006024:	4313      	orrs	r3, r2
 8006026:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	4a17      	ldr	r2, [pc, #92]	@ (8006088 <TIM_OC4_SetConfig+0xb8>)
 800602c:	4293      	cmp	r3, r2
 800602e:	d007      	beq.n	8006040 <TIM_OC4_SetConfig+0x70>
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	4a16      	ldr	r2, [pc, #88]	@ (800608c <TIM_OC4_SetConfig+0xbc>)
 8006034:	4293      	cmp	r3, r2
 8006036:	d003      	beq.n	8006040 <TIM_OC4_SetConfig+0x70>
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	4a15      	ldr	r2, [pc, #84]	@ (8006090 <TIM_OC4_SetConfig+0xc0>)
 800603c:	4293      	cmp	r3, r2
 800603e:	d109      	bne.n	8006054 <TIM_OC4_SetConfig+0x84>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006040:	697b      	ldr	r3, [r7, #20]
 8006042:	4a14      	ldr	r2, [pc, #80]	@ (8006094 <TIM_OC4_SetConfig+0xc4>)
 8006044:	4013      	ands	r3, r2
 8006046:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006048:	683b      	ldr	r3, [r7, #0]
 800604a:	695b      	ldr	r3, [r3, #20]
 800604c:	019b      	lsls	r3, r3, #6
 800604e:	697a      	ldr	r2, [r7, #20]
 8006050:	4313      	orrs	r3, r2
 8006052:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	697a      	ldr	r2, [r7, #20]
 8006058:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	68fa      	ldr	r2, [r7, #12]
 800605e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006060:	683b      	ldr	r3, [r7, #0]
 8006062:	685a      	ldr	r2, [r3, #4]
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	693a      	ldr	r2, [r7, #16]
 800606c:	621a      	str	r2, [r3, #32]
}
 800606e:	46c0      	nop			@ (mov r8, r8)
 8006070:	46bd      	mov	sp, r7
 8006072:	b006      	add	sp, #24
 8006074:	bd80      	pop	{r7, pc}
 8006076:	46c0      	nop			@ (mov r8, r8)
 8006078:	ffffefff 	.word	0xffffefff
 800607c:	feff8fff 	.word	0xfeff8fff
 8006080:	fffffcff 	.word	0xfffffcff
 8006084:	ffffdfff 	.word	0xffffdfff
 8006088:	40012c00 	.word	0x40012c00
 800608c:	40014400 	.word	0x40014400
 8006090:	40014800 	.word	0x40014800
 8006094:	ffffbfff 	.word	0xffffbfff

08006098 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006098:	b580      	push	{r7, lr}
 800609a:	b086      	sub	sp, #24
 800609c:	af00      	add	r7, sp, #0
 800609e:	6078      	str	r0, [r7, #4]
 80060a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	6a1b      	ldr	r3, [r3, #32]
 80060a6:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	6a1b      	ldr	r3, [r3, #32]
 80060ac:	4a21      	ldr	r2, [pc, #132]	@ (8006134 <TIM_OC5_SetConfig+0x9c>)
 80060ae:	401a      	ands	r2, r3
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	685b      	ldr	r3, [r3, #4]
 80060b8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80060be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80060c0:	68fb      	ldr	r3, [r7, #12]
 80060c2:	4a1d      	ldr	r2, [pc, #116]	@ (8006138 <TIM_OC5_SetConfig+0xa0>)
 80060c4:	4013      	ands	r3, r2
 80060c6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80060c8:	683b      	ldr	r3, [r7, #0]
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	68fa      	ldr	r2, [r7, #12]
 80060ce:	4313      	orrs	r3, r2
 80060d0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80060d2:	693b      	ldr	r3, [r7, #16]
 80060d4:	4a19      	ldr	r2, [pc, #100]	@ (800613c <TIM_OC5_SetConfig+0xa4>)
 80060d6:	4013      	ands	r3, r2
 80060d8:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80060da:	683b      	ldr	r3, [r7, #0]
 80060dc:	689b      	ldr	r3, [r3, #8]
 80060de:	041b      	lsls	r3, r3, #16
 80060e0:	693a      	ldr	r2, [r7, #16]
 80060e2:	4313      	orrs	r3, r2
 80060e4:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	4a15      	ldr	r2, [pc, #84]	@ (8006140 <TIM_OC5_SetConfig+0xa8>)
 80060ea:	4293      	cmp	r3, r2
 80060ec:	d007      	beq.n	80060fe <TIM_OC5_SetConfig+0x66>
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	4a14      	ldr	r2, [pc, #80]	@ (8006144 <TIM_OC5_SetConfig+0xac>)
 80060f2:	4293      	cmp	r3, r2
 80060f4:	d003      	beq.n	80060fe <TIM_OC5_SetConfig+0x66>
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	4a13      	ldr	r2, [pc, #76]	@ (8006148 <TIM_OC5_SetConfig+0xb0>)
 80060fa:	4293      	cmp	r3, r2
 80060fc:	d109      	bne.n	8006112 <TIM_OC5_SetConfig+0x7a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80060fe:	697b      	ldr	r3, [r7, #20]
 8006100:	4a0c      	ldr	r2, [pc, #48]	@ (8006134 <TIM_OC5_SetConfig+0x9c>)
 8006102:	4013      	ands	r3, r2
 8006104:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8006106:	683b      	ldr	r3, [r7, #0]
 8006108:	695b      	ldr	r3, [r3, #20]
 800610a:	021b      	lsls	r3, r3, #8
 800610c:	697a      	ldr	r2, [r7, #20]
 800610e:	4313      	orrs	r3, r2
 8006110:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	697a      	ldr	r2, [r7, #20]
 8006116:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	68fa      	ldr	r2, [r7, #12]
 800611c:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800611e:	683b      	ldr	r3, [r7, #0]
 8006120:	685a      	ldr	r2, [r3, #4]
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	693a      	ldr	r2, [r7, #16]
 800612a:	621a      	str	r2, [r3, #32]
}
 800612c:	46c0      	nop			@ (mov r8, r8)
 800612e:	46bd      	mov	sp, r7
 8006130:	b006      	add	sp, #24
 8006132:	bd80      	pop	{r7, pc}
 8006134:	fffeffff 	.word	0xfffeffff
 8006138:	fffeff8f 	.word	0xfffeff8f
 800613c:	fffdffff 	.word	0xfffdffff
 8006140:	40012c00 	.word	0x40012c00
 8006144:	40014400 	.word	0x40014400
 8006148:	40014800 	.word	0x40014800

0800614c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800614c:	b580      	push	{r7, lr}
 800614e:	b086      	sub	sp, #24
 8006150:	af00      	add	r7, sp, #0
 8006152:	6078      	str	r0, [r7, #4]
 8006154:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	6a1b      	ldr	r3, [r3, #32]
 800615a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	6a1b      	ldr	r3, [r3, #32]
 8006160:	4a22      	ldr	r2, [pc, #136]	@ (80061ec <TIM_OC6_SetConfig+0xa0>)
 8006162:	401a      	ands	r2, r3
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	685b      	ldr	r3, [r3, #4]
 800616c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006172:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8006174:	68fb      	ldr	r3, [r7, #12]
 8006176:	4a1e      	ldr	r2, [pc, #120]	@ (80061f0 <TIM_OC6_SetConfig+0xa4>)
 8006178:	4013      	ands	r3, r2
 800617a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800617c:	683b      	ldr	r3, [r7, #0]
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	021b      	lsls	r3, r3, #8
 8006182:	68fa      	ldr	r2, [r7, #12]
 8006184:	4313      	orrs	r3, r2
 8006186:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8006188:	693b      	ldr	r3, [r7, #16]
 800618a:	4a1a      	ldr	r2, [pc, #104]	@ (80061f4 <TIM_OC6_SetConfig+0xa8>)
 800618c:	4013      	ands	r3, r2
 800618e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8006190:	683b      	ldr	r3, [r7, #0]
 8006192:	689b      	ldr	r3, [r3, #8]
 8006194:	051b      	lsls	r3, r3, #20
 8006196:	693a      	ldr	r2, [r7, #16]
 8006198:	4313      	orrs	r3, r2
 800619a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	4a16      	ldr	r2, [pc, #88]	@ (80061f8 <TIM_OC6_SetConfig+0xac>)
 80061a0:	4293      	cmp	r3, r2
 80061a2:	d007      	beq.n	80061b4 <TIM_OC6_SetConfig+0x68>
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	4a15      	ldr	r2, [pc, #84]	@ (80061fc <TIM_OC6_SetConfig+0xb0>)
 80061a8:	4293      	cmp	r3, r2
 80061aa:	d003      	beq.n	80061b4 <TIM_OC6_SetConfig+0x68>
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	4a14      	ldr	r2, [pc, #80]	@ (8006200 <TIM_OC6_SetConfig+0xb4>)
 80061b0:	4293      	cmp	r3, r2
 80061b2:	d109      	bne.n	80061c8 <TIM_OC6_SetConfig+0x7c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80061b4:	697b      	ldr	r3, [r7, #20]
 80061b6:	4a13      	ldr	r2, [pc, #76]	@ (8006204 <TIM_OC6_SetConfig+0xb8>)
 80061b8:	4013      	ands	r3, r2
 80061ba:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80061bc:	683b      	ldr	r3, [r7, #0]
 80061be:	695b      	ldr	r3, [r3, #20]
 80061c0:	029b      	lsls	r3, r3, #10
 80061c2:	697a      	ldr	r2, [r7, #20]
 80061c4:	4313      	orrs	r3, r2
 80061c6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	697a      	ldr	r2, [r7, #20]
 80061cc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	68fa      	ldr	r2, [r7, #12]
 80061d2:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80061d4:	683b      	ldr	r3, [r7, #0]
 80061d6:	685a      	ldr	r2, [r3, #4]
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	693a      	ldr	r2, [r7, #16]
 80061e0:	621a      	str	r2, [r3, #32]
}
 80061e2:	46c0      	nop			@ (mov r8, r8)
 80061e4:	46bd      	mov	sp, r7
 80061e6:	b006      	add	sp, #24
 80061e8:	bd80      	pop	{r7, pc}
 80061ea:	46c0      	nop			@ (mov r8, r8)
 80061ec:	ffefffff 	.word	0xffefffff
 80061f0:	feff8fff 	.word	0xfeff8fff
 80061f4:	ffdfffff 	.word	0xffdfffff
 80061f8:	40012c00 	.word	0x40012c00
 80061fc:	40014400 	.word	0x40014400
 8006200:	40014800 	.word	0x40014800
 8006204:	fffbffff 	.word	0xfffbffff

08006208 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006208:	b580      	push	{r7, lr}
 800620a:	b086      	sub	sp, #24
 800620c:	af00      	add	r7, sp, #0
 800620e:	60f8      	str	r0, [r7, #12]
 8006210:	60b9      	str	r1, [r7, #8]
 8006212:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006214:	68bb      	ldr	r3, [r7, #8]
 8006216:	221f      	movs	r2, #31
 8006218:	4013      	ands	r3, r2
 800621a:	2201      	movs	r2, #1
 800621c:	409a      	lsls	r2, r3
 800621e:	0013      	movs	r3, r2
 8006220:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006222:	68fb      	ldr	r3, [r7, #12]
 8006224:	6a1b      	ldr	r3, [r3, #32]
 8006226:	697a      	ldr	r2, [r7, #20]
 8006228:	43d2      	mvns	r2, r2
 800622a:	401a      	ands	r2, r3
 800622c:	68fb      	ldr	r3, [r7, #12]
 800622e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006230:	68fb      	ldr	r3, [r7, #12]
 8006232:	6a1a      	ldr	r2, [r3, #32]
 8006234:	68bb      	ldr	r3, [r7, #8]
 8006236:	211f      	movs	r1, #31
 8006238:	400b      	ands	r3, r1
 800623a:	6879      	ldr	r1, [r7, #4]
 800623c:	4099      	lsls	r1, r3
 800623e:	000b      	movs	r3, r1
 8006240:	431a      	orrs	r2, r3
 8006242:	68fb      	ldr	r3, [r7, #12]
 8006244:	621a      	str	r2, [r3, #32]
}
 8006246:	46c0      	nop			@ (mov r8, r8)
 8006248:	46bd      	mov	sp, r7
 800624a:	b006      	add	sp, #24
 800624c:	bd80      	pop	{r7, pc}
	...

08006250 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006250:	b580      	push	{r7, lr}
 8006252:	b084      	sub	sp, #16
 8006254:	af00      	add	r7, sp, #0
 8006256:	6078      	str	r0, [r7, #4]
 8006258:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	223c      	movs	r2, #60	@ 0x3c
 800625e:	5c9b      	ldrb	r3, [r3, r2]
 8006260:	2b01      	cmp	r3, #1
 8006262:	d101      	bne.n	8006268 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006264:	2302      	movs	r3, #2
 8006266:	e050      	b.n	800630a <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	223c      	movs	r2, #60	@ 0x3c
 800626c:	2101      	movs	r1, #1
 800626e:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	223d      	movs	r2, #61	@ 0x3d
 8006274:	2102      	movs	r1, #2
 8006276:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	685b      	ldr	r3, [r3, #4]
 800627e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	689b      	ldr	r3, [r3, #8]
 8006286:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	4a21      	ldr	r2, [pc, #132]	@ (8006314 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 800628e:	4293      	cmp	r3, r2
 8006290:	d108      	bne.n	80062a4 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006292:	68fb      	ldr	r3, [r7, #12]
 8006294:	4a20      	ldr	r2, [pc, #128]	@ (8006318 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8006296:	4013      	ands	r3, r2
 8006298:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800629a:	683b      	ldr	r3, [r7, #0]
 800629c:	685b      	ldr	r3, [r3, #4]
 800629e:	68fa      	ldr	r2, [r7, #12]
 80062a0:	4313      	orrs	r3, r2
 80062a2:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80062a4:	68fb      	ldr	r3, [r7, #12]
 80062a6:	2270      	movs	r2, #112	@ 0x70
 80062a8:	4393      	bics	r3, r2
 80062aa:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80062ac:	683b      	ldr	r3, [r7, #0]
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	68fa      	ldr	r2, [r7, #12]
 80062b2:	4313      	orrs	r3, r2
 80062b4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	68fa      	ldr	r2, [r7, #12]
 80062bc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	681b      	ldr	r3, [r3, #0]
 80062c2:	4a14      	ldr	r2, [pc, #80]	@ (8006314 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 80062c4:	4293      	cmp	r3, r2
 80062c6:	d00a      	beq.n	80062de <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	681a      	ldr	r2, [r3, #0]
 80062cc:	2380      	movs	r3, #128	@ 0x80
 80062ce:	05db      	lsls	r3, r3, #23
 80062d0:	429a      	cmp	r2, r3
 80062d2:	d004      	beq.n	80062de <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	4a10      	ldr	r2, [pc, #64]	@ (800631c <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 80062da:	4293      	cmp	r3, r2
 80062dc:	d10c      	bne.n	80062f8 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80062de:	68bb      	ldr	r3, [r7, #8]
 80062e0:	2280      	movs	r2, #128	@ 0x80
 80062e2:	4393      	bics	r3, r2
 80062e4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80062e6:	683b      	ldr	r3, [r7, #0]
 80062e8:	689b      	ldr	r3, [r3, #8]
 80062ea:	68ba      	ldr	r2, [r7, #8]
 80062ec:	4313      	orrs	r3, r2
 80062ee:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	68ba      	ldr	r2, [r7, #8]
 80062f6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	223d      	movs	r2, #61	@ 0x3d
 80062fc:	2101      	movs	r1, #1
 80062fe:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	223c      	movs	r2, #60	@ 0x3c
 8006304:	2100      	movs	r1, #0
 8006306:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006308:	2300      	movs	r3, #0
}
 800630a:	0018      	movs	r0, r3
 800630c:	46bd      	mov	sp, r7
 800630e:	b004      	add	sp, #16
 8006310:	bd80      	pop	{r7, pc}
 8006312:	46c0      	nop			@ (mov r8, r8)
 8006314:	40012c00 	.word	0x40012c00
 8006318:	ff0fffff 	.word	0xff0fffff
 800631c:	40000400 	.word	0x40000400

08006320 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006320:	b580      	push	{r7, lr}
 8006322:	b082      	sub	sp, #8
 8006324:	af00      	add	r7, sp, #0
 8006326:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006328:	46c0      	nop			@ (mov r8, r8)
 800632a:	46bd      	mov	sp, r7
 800632c:	b002      	add	sp, #8
 800632e:	bd80      	pop	{r7, pc}

08006330 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006330:	b580      	push	{r7, lr}
 8006332:	b082      	sub	sp, #8
 8006334:	af00      	add	r7, sp, #0
 8006336:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006338:	46c0      	nop			@ (mov r8, r8)
 800633a:	46bd      	mov	sp, r7
 800633c:	b002      	add	sp, #8
 800633e:	bd80      	pop	{r7, pc}

08006340 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8006340:	b580      	push	{r7, lr}
 8006342:	b082      	sub	sp, #8
 8006344:	af00      	add	r7, sp, #0
 8006346:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006348:	46c0      	nop			@ (mov r8, r8)
 800634a:	46bd      	mov	sp, r7
 800634c:	b002      	add	sp, #8
 800634e:	bd80      	pop	{r7, pc}

08006350 <memset>:
 8006350:	0003      	movs	r3, r0
 8006352:	1882      	adds	r2, r0, r2
 8006354:	4293      	cmp	r3, r2
 8006356:	d100      	bne.n	800635a <memset+0xa>
 8006358:	4770      	bx	lr
 800635a:	7019      	strb	r1, [r3, #0]
 800635c:	3301      	adds	r3, #1
 800635e:	e7f9      	b.n	8006354 <memset+0x4>

08006360 <__libc_init_array>:
 8006360:	b570      	push	{r4, r5, r6, lr}
 8006362:	2600      	movs	r6, #0
 8006364:	4c0c      	ldr	r4, [pc, #48]	@ (8006398 <__libc_init_array+0x38>)
 8006366:	4d0d      	ldr	r5, [pc, #52]	@ (800639c <__libc_init_array+0x3c>)
 8006368:	1b64      	subs	r4, r4, r5
 800636a:	10a4      	asrs	r4, r4, #2
 800636c:	42a6      	cmp	r6, r4
 800636e:	d109      	bne.n	8006384 <__libc_init_array+0x24>
 8006370:	2600      	movs	r6, #0
 8006372:	f000 f823 	bl	80063bc <_init>
 8006376:	4c0a      	ldr	r4, [pc, #40]	@ (80063a0 <__libc_init_array+0x40>)
 8006378:	4d0a      	ldr	r5, [pc, #40]	@ (80063a4 <__libc_init_array+0x44>)
 800637a:	1b64      	subs	r4, r4, r5
 800637c:	10a4      	asrs	r4, r4, #2
 800637e:	42a6      	cmp	r6, r4
 8006380:	d105      	bne.n	800638e <__libc_init_array+0x2e>
 8006382:	bd70      	pop	{r4, r5, r6, pc}
 8006384:	00b3      	lsls	r3, r6, #2
 8006386:	58eb      	ldr	r3, [r5, r3]
 8006388:	4798      	blx	r3
 800638a:	3601      	adds	r6, #1
 800638c:	e7ee      	b.n	800636c <__libc_init_array+0xc>
 800638e:	00b3      	lsls	r3, r6, #2
 8006390:	58eb      	ldr	r3, [r5, r3]
 8006392:	4798      	blx	r3
 8006394:	3601      	adds	r6, #1
 8006396:	e7f2      	b.n	800637e <__libc_init_array+0x1e>
 8006398:	080064a0 	.word	0x080064a0
 800639c:	080064a0 	.word	0x080064a0
 80063a0:	080064a4 	.word	0x080064a4
 80063a4:	080064a0 	.word	0x080064a0

080063a8 <memcpy>:
 80063a8:	2300      	movs	r3, #0
 80063aa:	b510      	push	{r4, lr}
 80063ac:	429a      	cmp	r2, r3
 80063ae:	d100      	bne.n	80063b2 <memcpy+0xa>
 80063b0:	bd10      	pop	{r4, pc}
 80063b2:	5ccc      	ldrb	r4, [r1, r3]
 80063b4:	54c4      	strb	r4, [r0, r3]
 80063b6:	3301      	adds	r3, #1
 80063b8:	e7f8      	b.n	80063ac <memcpy+0x4>
	...

080063bc <_init>:
 80063bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80063be:	46c0      	nop			@ (mov r8, r8)
 80063c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80063c2:	bc08      	pop	{r3}
 80063c4:	469e      	mov	lr, r3
 80063c6:	4770      	bx	lr

080063c8 <_fini>:
 80063c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80063ca:	46c0      	nop			@ (mov r8, r8)
 80063cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80063ce:	bc08      	pop	{r3}
 80063d0:	469e      	mov	lr, r3
 80063d2:	4770      	bx	lr
