

================================================================
== Vivado HLS Report for 'product_dense_ap_fixed_ap_fixed_16_14_5_3_0_ap_fixed_16_14_5_3_0_s'
================================================================
* Date:           Mon Sep 11 21:15:43 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        alveo_hls4ml
* Solution:       solution
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 0.535 ns |   0.90 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+--------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT  | URAM|
+---------------------+---------+-------+---------+--------+-----+
|DSP                  |        -|      1|        -|       -|    -|
|Expression           |        -|      -|        -|       -|    -|
|FIFO                 |        -|      -|        -|       -|    -|
|Instance             |        -|      -|        -|       -|    -|
|Memory               |        -|      -|        -|       -|    -|
|Multiplexer          |        -|      -|        -|       -|    -|
|Register             |        -|      -|       32|       -|    -|
+---------------------+---------+-------+---------+--------+-----+
|Total                |        0|      1|       32|       0|    0|
+---------------------+---------+-------+---------+--------+-----+
|Available SLR        |     1344|   2976|   871680|  435840|  320|
+---------------------+---------+-------+---------+--------+-----+
|Utilization SLR (%)  |        0|   ~0  |    ~0   |       0|    0|
+---------------------+---------+-------+---------+--------+-----+
|Available            |     2688|   5952|  1743360|  871680|  640|
+---------------------+---------+-------+---------+--------+-----+
|Utilization (%)      |        0|   ~0  |    ~0   |       0|    0|
+---------------------+---------+-------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +-----------------------------------------+-------------------------------------+-----------+
    |                 Instance                |                Module               | Expression|
    +-----------------------------------------+-------------------------------------+-----------+
    |alveo_hls4ml_mul_mul_16s_16s_18_4_1_U13  |alveo_hls4ml_mul_mul_16s_16s_18_4_1  |  i0 * i1  |
    +-----------------------------------------+-------------------------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    +-------------+----+----+-----+-----------+
    |     Name    | FF | LUT| Bits| Const Bits|
    +-------------+----+----+-----+-----------+
    |a_V_int_reg  |  16|   0|   16|          0|
    |w_V_int_reg  |  16|   0|   16|          0|
    +-------------+----+----+-----+-----------+
    |Total        |  32|   0|   32|          0|
    +-------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+---------------------------------------------------------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |                            Source Object                            |    C Type    |
+-----------+-----+-----+------------+---------------------------------------------------------------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs | product_dense<ap_fixed,ap_fixed<16,14,5,3,0>,ap_fixed<16,14,5,3,0>> | return value |
|ap_rst     |  in |    1| ap_ctrl_hs | product_dense<ap_fixed,ap_fixed<16,14,5,3,0>,ap_fixed<16,14,5,3,0>> | return value |
|ap_return  | out |   16| ap_ctrl_hs | product_dense<ap_fixed,ap_fixed<16,14,5,3,0>,ap_fixed<16,14,5,3,0>> | return value |
|a_V        |  in |   16|   ap_none  |                                 a_V                                 |    scalar    |
|w_V        |  in |   16|   ap_none  |                                 w_V                                 |    scalar    |
+-----------+-----+-----+------------+---------------------------------------------------------------------+--------------+

