#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_0000018420cea810 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000018420c7d530 .scope module, "track_view_tb" "track_view_tb" 3 4;
 .timescale -9 -12;
v0000018420dacbe0_0 .var "clk_in", 0 0;
v0000018420dacfa0_0 .var "hcount_in", 10 0;
v0000018420dad900_0 .var "opponent_x", 10 0;
v0000018420dae1c0_0 .var "opponent_y", 10 0;
v0000018420dadfe0_0 .net "pixel_out", 11 0, L_0000018420df8dd0;  1 drivers
v0000018420dacdc0_0 .var "player_x", 10 0;
v0000018420dae080_0 .var "player_y", 10 0;
v0000018420dacc80_0 .var "rst_in", 0 0;
v0000018420dad9a0_0 .var "sprite_type", 3 0;
v0000018420dad360_0 .var "vcount_in", 9 0;
S_0000018420c7d6c0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 47, 3 47 0, S_0000018420c7d530;
 .timescale -9 -12;
v0000018420d040b0_0 .var/2s "i", 31 0;
S_0000018420c5a590 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 48, 3 48 0, S_0000018420c7d6c0;
 .timescale -9 -12;
v0000018420d03c50_0 .var/2s "j", 31 0;
S_0000018420c5a720 .scope module, "uut" "track_view" 3 18, 4 6 0, S_0000018420c7d530;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 11 "hcount_in";
    .port_info 3 /INPUT 10 "vcount_in";
    .port_info 4 /INPUT 11 "player_x";
    .port_info 5 /INPUT 11 "player_y";
    .port_info 6 /INPUT 11 "opponent_x";
    .port_info 7 /INPUT 11 "opponent_y";
    .port_info 8 /OUTPUT 12 "pixel_out";
L_0000018420d18550 .functor AND 1, L_0000018420df7930, L_0000018420df7d90, C4<1>, C4<1>;
L_0000018420d19200 .functor AND 1, L_0000018420df8f10, L_0000018420df8470, C4<1>, C4<1>;
L_0000018420d18e10 .functor AND 1, L_0000018420d18550, L_0000018420d19200, C4<1>, C4<1>;
L_0000018420d19040 .functor AND 1, L_0000018420df6f30, L_0000018420df8ab0, C4<1>, C4<1>;
L_0000018420d193c0 .functor AND 1, L_0000018420df71b0, L_0000018420df7430, C4<1>, C4<1>;
L_0000018420d18780 .functor AND 1, L_0000018420d19040, L_0000018420d193c0, C4<1>, C4<1>;
v0000018420da9940_0 .net *"_ivl_1", 4 0, L_0000018420dad400;  1 drivers
v0000018420da9120_0 .net *"_ivl_100", 0 0, L_0000018420df7930;  1 drivers
v0000018420da9260_0 .net *"_ivl_103", 8 0, L_0000018420df8970;  1 drivers
v0000018420da9300_0 .net *"_ivl_104", 31 0, L_0000018420df8a10;  1 drivers
L_0000018420daee68 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018420da9b20_0 .net *"_ivl_107", 22 0, L_0000018420daee68;  1 drivers
L_0000018420daeeb0 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v0000018420da9d00_0 .net/2u *"_ivl_108", 31 0, L_0000018420daeeb0;  1 drivers
v0000018420da9da0_0 .net *"_ivl_11", 4 0, L_0000018420dad0e0;  1 drivers
v0000018420da8cc0_0 .net *"_ivl_110", 31 0, L_0000018420df8830;  1 drivers
v0000018420da87c0_0 .net *"_ivl_112", 31 0, L_0000018420df7750;  1 drivers
L_0000018420daeef8 .functor BUFT 1, C4<000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018420da8860_0 .net *"_ivl_115", 20 0, L_0000018420daeef8;  1 drivers
v0000018420da8900_0 .net *"_ivl_116", 0 0, L_0000018420df7d90;  1 drivers
v0000018420da8e00_0 .net *"_ivl_119", 0 0, L_0000018420d18550;  1 drivers
L_0000018420daeb50 .functor BUFT 1, C4<01111>, C4<0>, C4<0>, C4<0>;
v0000018420da8c20_0 .net/2u *"_ivl_12", 4 0, L_0000018420daeb50;  1 drivers
v0000018420da8ea0_0 .net *"_ivl_120", 31 0, L_0000018420df8e70;  1 drivers
L_0000018420daef40 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018420da8360_0 .net *"_ivl_123", 21 0, L_0000018420daef40;  1 drivers
L_0000018420daef88 .functor BUFT 1, C4<00000000000000000000000000001111>, C4<0>, C4<0>, C4<0>;
v0000018420da8180_0 .net/2u *"_ivl_124", 31 0, L_0000018420daef88;  1 drivers
v0000018420da8400_0 .net *"_ivl_126", 31 0, L_0000018420df9050;  1 drivers
v0000018420da7fa0_0 .net *"_ivl_129", 8 0, L_0000018420df6e90;  1 drivers
v0000018420da84a0_0 .net *"_ivl_130", 31 0, L_0000018420df8bf0;  1 drivers
L_0000018420daefd0 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018420da6b00_0 .net *"_ivl_133", 22 0, L_0000018420daefd0;  1 drivers
v0000018420da82c0_0 .net *"_ivl_134", 0 0, L_0000018420df8f10;  1 drivers
v0000018420da6560_0 .net *"_ivl_137", 8 0, L_0000018420df8fb0;  1 drivers
v0000018420da5fc0_0 .net *"_ivl_138", 31 0, L_0000018420df92d0;  1 drivers
v0000018420da73c0_0 .net *"_ivl_14", 4 0, L_0000018420dad180;  1 drivers
L_0000018420daf018 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018420da75a0_0 .net *"_ivl_141", 22 0, L_0000018420daf018;  1 drivers
L_0000018420daf060 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v0000018420da7280_0 .net/2u *"_ivl_142", 31 0, L_0000018420daf060;  1 drivers
v0000018420da70a0_0 .net *"_ivl_144", 31 0, L_0000018420df7a70;  1 drivers
v0000018420da80e0_0 .net *"_ivl_146", 31 0, L_0000018420df7390;  1 drivers
L_0000018420daf0a8 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018420da67e0_0 .net *"_ivl_149", 21 0, L_0000018420daf0a8;  1 drivers
v0000018420da7140_0 .net *"_ivl_150", 0 0, L_0000018420df8470;  1 drivers
v0000018420da85e0_0 .net *"_ivl_153", 0 0, L_0000018420d19200;  1 drivers
v0000018420da8220_0 .net *"_ivl_156", 31 0, L_0000018420df8330;  1 drivers
L_0000018420daf0f0 .functor BUFT 1, C4<000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018420da5f20_0 .net *"_ivl_159", 20 0, L_0000018420daf0f0;  1 drivers
L_0000018420daf138 .functor BUFT 1, C4<00000000000000000000000000001111>, C4<0>, C4<0>, C4<0>;
v0000018420da8540_0 .net/2u *"_ivl_160", 31 0, L_0000018420daf138;  1 drivers
v0000018420da8680_0 .net *"_ivl_162", 31 0, L_0000018420df6b70;  1 drivers
v0000018420da6060_0 .net *"_ivl_165", 8 0, L_0000018420df8790;  1 drivers
v0000018420da6100_0 .net *"_ivl_166", 31 0, L_0000018420df77f0;  1 drivers
L_0000018420daf180 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018420da61a0_0 .net *"_ivl_169", 22 0, L_0000018420daf180;  1 drivers
v0000018420da6240_0 .net *"_ivl_17", 4 0, L_0000018420dada40;  1 drivers
v0000018420da7aa0_0 .net *"_ivl_170", 0 0, L_0000018420df6f30;  1 drivers
v0000018420da6f60_0 .net *"_ivl_173", 8 0, L_0000018420df6fd0;  1 drivers
v0000018420da62e0_0 .net *"_ivl_174", 31 0, L_0000018420df79d0;  1 drivers
L_0000018420daf1c8 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018420da6380_0 .net *"_ivl_177", 22 0, L_0000018420daf1c8;  1 drivers
L_0000018420daf210 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v0000018420da7a00_0 .net/2u *"_ivl_178", 31 0, L_0000018420daf210;  1 drivers
v0000018420da71e0_0 .net *"_ivl_18", 4 0, L_0000018420dadea0;  1 drivers
v0000018420da6ec0_0 .net *"_ivl_180", 31 0, L_0000018420df7f70;  1 drivers
v0000018420da7000_0 .net *"_ivl_182", 31 0, L_0000018420df83d0;  1 drivers
L_0000018420daf258 .functor BUFT 1, C4<000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018420da7320_0 .net *"_ivl_185", 20 0, L_0000018420daf258;  1 drivers
v0000018420da6420_0 .net *"_ivl_186", 0 0, L_0000018420df8ab0;  1 drivers
v0000018420da7b40_0 .net *"_ivl_189", 0 0, L_0000018420d19040;  1 drivers
v0000018420da7be0_0 .net *"_ivl_190", 31 0, L_0000018420df7bb0;  1 drivers
L_0000018420daf2a0 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018420da6ce0_0 .net *"_ivl_193", 21 0, L_0000018420daf2a0;  1 drivers
L_0000018420daf2e8 .functor BUFT 1, C4<00000000000000000000000000001111>, C4<0>, C4<0>, C4<0>;
v0000018420da64c0_0 .net/2u *"_ivl_194", 31 0, L_0000018420daf2e8;  1 drivers
v0000018420da7460_0 .net *"_ivl_196", 31 0, L_0000018420df8010;  1 drivers
v0000018420da6600_0 .net *"_ivl_199", 8 0, L_0000018420df80b0;  1 drivers
L_0000018420daeb08 .functor BUFT 1, C4<01111>, C4<0>, C4<0>, C4<0>;
v0000018420da7500_0 .net/2u *"_ivl_2", 4 0, L_0000018420daeb08;  1 drivers
v0000018420da7960_0 .net *"_ivl_200", 31 0, L_0000018420df7070;  1 drivers
L_0000018420daf330 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018420da6e20_0 .net *"_ivl_203", 22 0, L_0000018420daf330;  1 drivers
v0000018420da66a0_0 .net *"_ivl_204", 0 0, L_0000018420df71b0;  1 drivers
v0000018420da7640_0 .net *"_ivl_207", 8 0, L_0000018420df8290;  1 drivers
v0000018420da6740_0 .net *"_ivl_208", 31 0, L_0000018420df8510;  1 drivers
L_0000018420daf378 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018420da6880_0 .net *"_ivl_211", 22 0, L_0000018420daf378;  1 drivers
L_0000018420daf3c0 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v0000018420da7d20_0 .net/2u *"_ivl_212", 31 0, L_0000018420daf3c0;  1 drivers
v0000018420da6c40_0 .net *"_ivl_214", 31 0, L_0000018420df7250;  1 drivers
v0000018420da8040_0 .net *"_ivl_216", 31 0, L_0000018420df72f0;  1 drivers
L_0000018420daf408 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018420da76e0_0 .net *"_ivl_219", 21 0, L_0000018420daf408;  1 drivers
v0000018420da7c80_0 .net *"_ivl_220", 0 0, L_0000018420df7430;  1 drivers
v0000018420da6920_0 .net *"_ivl_223", 0 0, L_0000018420d193c0;  1 drivers
v0000018420da7780_0 .net *"_ivl_227", 3 0, L_0000018420df85b0;  1 drivers
v0000018420da7820_0 .net *"_ivl_229", 3 0, L_0000018420df74d0;  1 drivers
v0000018420da7dc0_0 .net *"_ivl_23", 4 0, L_0000018420dad220;  1 drivers
L_0000018420daeb98 .functor BUFT 1, C4<01111>, C4<0>, C4<0>, C4<0>;
v0000018420da69c0_0 .net/2u *"_ivl_24", 4 0, L_0000018420daeb98;  1 drivers
v0000018420da6a60_0 .net *"_ivl_256", 31 0, L_0000018420df7610;  1 drivers
L_0000018420daf720 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018420da6ba0_0 .net *"_ivl_259", 27 0, L_0000018420daf720;  1 drivers
v0000018420da78c0_0 .net *"_ivl_26", 4 0, L_0000018420dad2c0;  1 drivers
L_0000018420daf768 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018420da6d80_0 .net/2u *"_ivl_260", 31 0, L_0000018420daf768;  1 drivers
v0000018420da7e60_0 .net *"_ivl_284", 31 0, L_0000018420df95f0;  1 drivers
L_0000018420daf9a8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018420da7f00_0 .net *"_ivl_287", 27 0, L_0000018420daf9a8;  1 drivers
L_0000018420daf9f0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000018420daa340_0 .net/2u *"_ivl_288", 31 0, L_0000018420daf9f0;  1 drivers
v0000018420daaa20_0 .net *"_ivl_29", 4 0, L_0000018420dad540;  1 drivers
v0000018420dac3c0_0 .net *"_ivl_30", 4 0, L_0000018420dad5e0;  1 drivers
v0000018420dacaa0_0 .net *"_ivl_312", 31 0, L_0000018420df9e10;  1 drivers
L_0000018420dafc30 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018420dac0a0_0 .net *"_ivl_315", 27 0, L_0000018420dafc30;  1 drivers
L_0000018420dafc78 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0000018420daa480_0 .net/2u *"_ivl_316", 31 0, L_0000018420dafc78;  1 drivers
v0000018420daa3e0_0 .net *"_ivl_33", 4 0, L_0000018420dadb80;  1 drivers
L_0000018420daebe0 .functor BUFT 1, C4<01111>, C4<0>, C4<0>, C4<0>;
v0000018420daa8e0_0 .net/2u *"_ivl_34", 4 0, L_0000018420daebe0;  1 drivers
v0000018420dab240_0 .net *"_ivl_340", 31 0, L_0000018420df9730;  1 drivers
L_0000018420dafeb8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018420daae80_0 .net *"_ivl_343", 27 0, L_0000018420dafeb8;  1 drivers
L_0000018420daff00 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0000018420daa980_0 .net/2u *"_ivl_344", 31 0, L_0000018420daff00;  1 drivers
v0000018420dac460_0 .net *"_ivl_36", 4 0, L_0000018420dadd60;  1 drivers
v0000018420dabec0_0 .net *"_ivl_368", 31 0, L_0000018420df9d70;  1 drivers
L_0000018420db0140 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018420daab60_0 .net *"_ivl_371", 27 0, L_0000018420db0140;  1 drivers
L_0000018420db0188 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000018420daade0_0 .net/2u *"_ivl_372", 31 0, L_0000018420db0188;  1 drivers
v0000018420dab1a0_0 .net *"_ivl_39", 4 0, L_0000018420df7e30;  1 drivers
v0000018420dab2e0_0 .net *"_ivl_396", 31 0, L_0000018420dfa810;  1 drivers
L_0000018420db03c8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018420dab740_0 .net *"_ivl_399", 27 0, L_0000018420db03c8;  1 drivers
v0000018420dabc40_0 .net *"_ivl_4", 4 0, L_0000018420dadcc0;  1 drivers
v0000018420daaca0_0 .net *"_ivl_40", 4 0, L_0000018420df8c90;  1 drivers
L_0000018420db0410 .functor BUFT 1, C4<00000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v0000018420daa520_0 .net/2u *"_ivl_400", 31 0, L_0000018420db0410;  1 drivers
v0000018420daaf20_0 .net *"_ivl_424", 31 0, L_0000018420df9eb0;  1 drivers
L_0000018420db0650 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018420dac140_0 .net *"_ivl_427", 27 0, L_0000018420db0650;  1 drivers
L_0000018420db0698 .functor BUFT 1, C4<00000000000000000000000000000110>, C4<0>, C4<0>, C4<0>;
v0000018420daa5c0_0 .net/2u *"_ivl_428", 31 0, L_0000018420db0698;  1 drivers
v0000018420daa660_0 .net *"_ivl_45", 4 0, L_0000018420df8150;  1 drivers
v0000018420daa840_0 .net *"_ivl_452", 31 0, L_0000018420df9870;  1 drivers
L_0000018420db08d8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018420dac500_0 .net *"_ivl_455", 27 0, L_0000018420db08d8;  1 drivers
L_0000018420db0920 .functor BUFT 1, C4<00000000000000000000000000000111>, C4<0>, C4<0>, C4<0>;
v0000018420daa700_0 .net/2u *"_ivl_456", 31 0, L_0000018420db0920;  1 drivers
v0000018420daa7a0_0 .net *"_ivl_46", 9 0, L_0000018420df9190;  1 drivers
L_0000018420daec28 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000018420dac8c0_0 .net *"_ivl_49", 4 0, L_0000018420daec28;  1 drivers
o0000018420d396a8 .functor BUFZ 72, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0000018420dab880_0 name=_ivl_509
v0000018420daaac0_0 .net *"_ivl_51", 4 0, L_0000018420df9230;  1 drivers
v0000018420dab600_0 .net *"_ivl_52", 9 0, L_0000018420df8b50;  1 drivers
L_0000018420daec70 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000018420dab7e0_0 .net *"_ivl_55", 4 0, L_0000018420daec70;  1 drivers
L_0000018420daecb8 .functor BUFT 1, C4<0000100000>, C4<0>, C4<0>, C4<0>;
v0000018420dab920_0 .net/2u *"_ivl_56", 9 0, L_0000018420daecb8;  1 drivers
v0000018420dab9c0_0 .net *"_ivl_59", 9 0, L_0000018420df6c10;  1 drivers
v0000018420dac1e0_0 .net *"_ivl_63", 0 0, L_0000018420df8d30;  1 drivers
v0000018420daad40_0 .net *"_ivl_65", 11 0, L_0000018420df6d50;  1 drivers
v0000018420dac320_0 .net *"_ivl_67", 0 0, L_0000018420df8650;  1 drivers
v0000018420dac5a0_0 .net *"_ivl_69", 11 0, L_0000018420df7ed0;  1 drivers
v0000018420dac640_0 .net *"_ivl_7", 4 0, L_0000018420dadae0;  1 drivers
v0000018420dabe20_0 .net *"_ivl_71", 3 0, L_0000018420df7b10;  1 drivers
v0000018420daafc0_0 .net *"_ivl_72", 7 0, L_0000018420df7c50;  1 drivers
L_0000018420daed00 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0000018420dabf60_0 .net *"_ivl_75", 3 0, L_0000018420daed00;  1 drivers
L_0000018420daed48 .functor BUFT 1, C4<00001100>, C4<0>, C4<0>, C4<0>;
v0000018420dabb00_0 .net/2u *"_ivl_76", 7 0, L_0000018420daed48;  1 drivers
v0000018420dabd80_0 .net *"_ivl_79", 7 0, L_0000018420df86f0;  1 drivers
v0000018420dab560_0 .net *"_ivl_8", 4 0, L_0000018420dad040;  1 drivers
v0000018420dab420_0 .net *"_ivl_81", 11 0, L_0000018420df7110;  1 drivers
v0000018420dabce0_0 .net *"_ivl_82", 11 0, L_0000018420df7cf0;  1 drivers
v0000018420daac00_0 .net *"_ivl_86", 31 0, L_0000018420df81f0;  1 drivers
L_0000018420daed90 .functor BUFT 1, C4<000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018420dabba0_0 .net *"_ivl_89", 20 0, L_0000018420daed90;  1 drivers
L_0000018420daedd8 .functor BUFT 1, C4<00000000000000000000000000001111>, C4<0>, C4<0>, C4<0>;
v0000018420dab060_0 .net/2u *"_ivl_90", 31 0, L_0000018420daedd8;  1 drivers
v0000018420dab100_0 .net *"_ivl_92", 31 0, L_0000018420df7890;  1 drivers
v0000018420dab380_0 .net *"_ivl_95", 8 0, L_0000018420df6cb0;  1 drivers
v0000018420dac6e0_0 .net *"_ivl_96", 31 0, L_0000018420df6df0;  1 drivers
L_0000018420daee20 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018420dab4c0_0 .net *"_ivl_99", 22 0, L_0000018420daee20;  1 drivers
v0000018420dac000_0 .net "clk_in", 0 0, v0000018420dacbe0_0;  1 drivers
v0000018420dac280_0 .net "hcount_in", 10 0, v0000018420dacfa0_0;  1 drivers
v0000018420dab6a0_0 .net "in_opponent", 0 0, L_0000018420d18780;  1 drivers
v0000018420dac780_0 .var "in_opponent_pipe", 3 0;
v0000018420daba60_0 .net "in_player", 0 0, L_0000018420d18e10;  1 drivers
v0000018420dac820_0 .var "in_player_pipe", 3 0;
v0000018420dac960_0 .net "opponent_addr", 9 0, L_0000018420df76b0;  1 drivers
v0000018420daca00_0 .net "opponent_x", 10 0, v0000018420dad900_0;  1 drivers
v0000018420dade00_0 .net "opponent_y", 10 0, v0000018420dae1c0_0;  1 drivers
v0000018420dacb40_0 .net "output_color", 191 0, L_0000018420df9410;  1 drivers
v0000018420dacd20_0 .net "palette_addr", 79 0, L_0000018420dfa9f0;  1 drivers
v0000018420dae120_0 .net "pixel_out", 11 0, L_0000018420df8dd0;  alias, 1 drivers
v0000018420dad7c0_0 .net "player_addr", 9 0, L_0000018420dad4a0;  1 drivers
v0000018420dace60_0 .net "player_x", 10 0, v0000018420dacdc0_0;  1 drivers
v0000018420dad680_0 .net "player_y", 10 0, v0000018420dae080_0;  1 drivers
v0000018420dad720_0 .net "rst_in", 0 0, v0000018420dacc80_0;  1 drivers
v0000018420dacf00_0 .net "sprite_addr", 9 0, L_0000018420df90f0;  1 drivers
v0000018420dad860_0 .net "sprite_type", 3 0, v0000018420da8fe0_0;  1 drivers
v0000018420dadc20_0 .var "sprite_type_pipe", 15 0;
v0000018420dadf40_0 .net "vcount_in", 9 0, v0000018420dad360_0;  1 drivers
L_0000018420dad400 .part v0000018420dad360_0, 0, 5;
L_0000018420dadcc0 .arith/sum 5, L_0000018420dad400, L_0000018420daeb08;
L_0000018420dadae0 .part v0000018420dae080_0, 2, 5;
L_0000018420dad040 .arith/sub 5, L_0000018420dadcc0, L_0000018420dadae0;
L_0000018420dad0e0 .part v0000018420dacfa0_0, 0, 5;
L_0000018420dad180 .arith/sum 5, L_0000018420dad0e0, L_0000018420daeb50;
L_0000018420dada40 .part v0000018420dacdc0_0, 2, 5;
L_0000018420dadea0 .arith/sub 5, L_0000018420dad180, L_0000018420dada40;
L_0000018420dad4a0 .concat [ 5 5 0 0], L_0000018420dadea0, L_0000018420dad040;
L_0000018420dad220 .part v0000018420dad360_0, 0, 5;
L_0000018420dad2c0 .arith/sum 5, L_0000018420dad220, L_0000018420daeb98;
L_0000018420dad540 .part v0000018420dae1c0_0, 2, 5;
L_0000018420dad5e0 .arith/sub 5, L_0000018420dad2c0, L_0000018420dad540;
L_0000018420dadb80 .part v0000018420dacfa0_0, 0, 5;
L_0000018420dadd60 .arith/sum 5, L_0000018420dadb80, L_0000018420daebe0;
L_0000018420df7e30 .part v0000018420dad900_0, 2, 5;
L_0000018420df8c90 .arith/sub 5, L_0000018420dadd60, L_0000018420df7e30;
L_0000018420df76b0 .concat [ 5 5 0 0], L_0000018420df8c90, L_0000018420dad5e0;
L_0000018420df8150 .part v0000018420dacfa0_0, 0, 5;
L_0000018420df9190 .concat [ 5 5 0 0], L_0000018420df8150, L_0000018420daec28;
L_0000018420df9230 .part v0000018420dad360_0, 0, 5;
L_0000018420df8b50 .concat [ 5 5 0 0], L_0000018420df9230, L_0000018420daec70;
L_0000018420df6c10 .arith/mult 10, L_0000018420df8b50, L_0000018420daecb8;
L_0000018420df90f0 .arith/sum 10, L_0000018420df9190, L_0000018420df6c10;
L_0000018420df8d30 .part v0000018420dac820_0, 3, 1;
L_0000018420df6d50 .part L_0000018420df9410, 96, 12;
L_0000018420df8650 .part v0000018420dac780_0, 3, 1;
L_0000018420df7ed0 .part L_0000018420df9410, 108, 12;
L_0000018420df7b10 .part v0000018420dadc20_0, 4, 4;
L_0000018420df7c50 .concat [ 4 4 0 0], L_0000018420df7b10, L_0000018420daed00;
L_0000018420df86f0 .arith/mult 8, L_0000018420df7c50, L_0000018420daed48;
L_0000018420df7110 .part/v L_0000018420df9410, L_0000018420df86f0, 12;
L_0000018420df7cf0 .functor MUXZ 12, L_0000018420df7110, L_0000018420df7ed0, L_0000018420df8650, C4<>;
L_0000018420df8dd0 .functor MUXZ 12, L_0000018420df7cf0, L_0000018420df6d50, L_0000018420df8d30, C4<>;
L_0000018420df81f0 .concat [ 11 21 0 0], v0000018420dacfa0_0, L_0000018420daed90;
L_0000018420df7890 .arith/sum 32, L_0000018420df81f0, L_0000018420daedd8;
L_0000018420df6cb0 .part v0000018420dacdc0_0, 2, 9;
L_0000018420df6df0 .concat [ 9 23 0 0], L_0000018420df6cb0, L_0000018420daee20;
L_0000018420df7930 .cmp/ge 32, L_0000018420df7890, L_0000018420df6df0;
L_0000018420df8970 .part v0000018420dacdc0_0, 2, 9;
L_0000018420df8a10 .concat [ 9 23 0 0], L_0000018420df8970, L_0000018420daee68;
L_0000018420df8830 .arith/sum 32, L_0000018420df8a10, L_0000018420daeeb0;
L_0000018420df7750 .concat [ 11 21 0 0], v0000018420dacfa0_0, L_0000018420daeef8;
L_0000018420df7d90 .cmp/ge 32, L_0000018420df8830, L_0000018420df7750;
L_0000018420df8e70 .concat [ 10 22 0 0], v0000018420dad360_0, L_0000018420daef40;
L_0000018420df9050 .arith/sum 32, L_0000018420df8e70, L_0000018420daef88;
L_0000018420df6e90 .part v0000018420dae080_0, 2, 9;
L_0000018420df8bf0 .concat [ 9 23 0 0], L_0000018420df6e90, L_0000018420daefd0;
L_0000018420df8f10 .cmp/ge 32, L_0000018420df9050, L_0000018420df8bf0;
L_0000018420df8fb0 .part v0000018420dae080_0, 2, 9;
L_0000018420df92d0 .concat [ 9 23 0 0], L_0000018420df8fb0, L_0000018420daf018;
L_0000018420df7a70 .arith/sum 32, L_0000018420df92d0, L_0000018420daf060;
L_0000018420df7390 .concat [ 10 22 0 0], v0000018420dad360_0, L_0000018420daf0a8;
L_0000018420df8470 .cmp/ge 32, L_0000018420df7a70, L_0000018420df7390;
L_0000018420df8330 .concat [ 11 21 0 0], v0000018420dacfa0_0, L_0000018420daf0f0;
L_0000018420df6b70 .arith/sum 32, L_0000018420df8330, L_0000018420daf138;
L_0000018420df8790 .part v0000018420dad900_0, 2, 9;
L_0000018420df77f0 .concat [ 9 23 0 0], L_0000018420df8790, L_0000018420daf180;
L_0000018420df6f30 .cmp/ge 32, L_0000018420df6b70, L_0000018420df77f0;
L_0000018420df6fd0 .part v0000018420dad900_0, 2, 9;
L_0000018420df79d0 .concat [ 9 23 0 0], L_0000018420df6fd0, L_0000018420daf1c8;
L_0000018420df7f70 .arith/sum 32, L_0000018420df79d0, L_0000018420daf210;
L_0000018420df83d0 .concat [ 11 21 0 0], v0000018420dacfa0_0, L_0000018420daf258;
L_0000018420df8ab0 .cmp/ge 32, L_0000018420df7f70, L_0000018420df83d0;
L_0000018420df7bb0 .concat [ 10 22 0 0], v0000018420dad360_0, L_0000018420daf2a0;
L_0000018420df8010 .arith/sum 32, L_0000018420df7bb0, L_0000018420daf2e8;
L_0000018420df80b0 .part v0000018420dae1c0_0, 2, 9;
L_0000018420df7070 .concat [ 9 23 0 0], L_0000018420df80b0, L_0000018420daf330;
L_0000018420df71b0 .cmp/ge 32, L_0000018420df8010, L_0000018420df7070;
L_0000018420df8290 .part v0000018420dae1c0_0, 2, 9;
L_0000018420df8510 .concat [ 9 23 0 0], L_0000018420df8290, L_0000018420daf378;
L_0000018420df7250 .arith/sum 32, L_0000018420df8510, L_0000018420daf3c0;
L_0000018420df72f0 .concat [ 10 22 0 0], v0000018420dad360_0, L_0000018420daf408;
L_0000018420df7430 .cmp/ge 32, L_0000018420df7250, L_0000018420df72f0;
L_0000018420df85b0 .part v0000018420dad360_0, 5, 4;
L_0000018420df74d0 .part v0000018420dacfa0_0, 5, 4;
L_0000018420df7570 .concat [ 4 4 0 0], L_0000018420df74d0, L_0000018420df85b0;
L_0000018420df88d0 .part L_0000018420dfa9f0, 0, 8;
L_0000018420df7610 .concat [ 4 28 0 0], v0000018420da8fe0_0, L_0000018420daf720;
L_0000018420df94b0 .cmp/eq 32, L_0000018420df7610, L_0000018420daf768;
L_0000018420dfa090 .part L_0000018420dfa9f0, 8, 8;
L_0000018420df95f0 .concat [ 4 28 0 0], v0000018420da8fe0_0, L_0000018420daf9a8;
L_0000018420df9690 .cmp/eq 32, L_0000018420df95f0, L_0000018420daf9f0;
L_0000018420dfa770 .part L_0000018420dfa9f0, 16, 8;
L_0000018420df9e10 .concat [ 4 28 0 0], v0000018420da8fe0_0, L_0000018420dafc30;
L_0000018420dfa950 .cmp/eq 32, L_0000018420df9e10, L_0000018420dafc78;
L_0000018420df99b0 .part L_0000018420dfa9f0, 24, 8;
L_0000018420df9730 .concat [ 4 28 0 0], v0000018420da8fe0_0, L_0000018420dafeb8;
L_0000018420df9f50 .cmp/eq 32, L_0000018420df9730, L_0000018420daff00;
L_0000018420dfa1d0 .part L_0000018420dfa9f0, 32, 8;
L_0000018420df9d70 .concat [ 4 28 0 0], v0000018420da8fe0_0, L_0000018420db0140;
L_0000018420df9ff0 .cmp/eq 32, L_0000018420df9d70, L_0000018420db0188;
L_0000018420df9c30 .part L_0000018420dfa9f0, 40, 8;
L_0000018420dfa810 .concat [ 4 28 0 0], v0000018420da8fe0_0, L_0000018420db03c8;
L_0000018420df9b90 .cmp/eq 32, L_0000018420dfa810, L_0000018420db0410;
L_0000018420dfa270 .part L_0000018420dfa9f0, 48, 8;
L_0000018420df9eb0 .concat [ 4 28 0 0], v0000018420da8fe0_0, L_0000018420db0650;
L_0000018420dfa8b0 .cmp/eq 32, L_0000018420df9eb0, L_0000018420db0698;
L_0000018420dfa130 .part L_0000018420dfa9f0, 56, 8;
L_0000018420df9870 .concat [ 4 28 0 0], v0000018420da8fe0_0, L_0000018420db08d8;
L_0000018420dfa310 .cmp/eq 32, L_0000018420df9870, L_0000018420db0920;
L_0000018420dfa3b0 .part L_0000018420dfa9f0, 64, 8;
L_0000018420dfa450 .part v0000018420dac820_0, 1, 1;
LS_0000018420dfa9f0_0_0 .concat8 [ 8 8 8 8], v0000018420d04650_0, v0000018420cf6cf0_0, v0000018420cf7ab0_0, v0000018420d21880_0;
LS_0000018420dfa9f0_0_4 .concat8 [ 8 8 8 8], v0000018420d8cf10_0, v0000018420d8c510_0, v0000018420d8dc30_0, v0000018420d8cfb0_0;
LS_0000018420dfa9f0_0_8 .concat8 [ 8 8 0 0], v0000018420d95440_0, v0000018420d94860_0;
L_0000018420dfa9f0 .concat8 [ 32 32 16 0], LS_0000018420dfa9f0_0_0, LS_0000018420dfa9f0_0_4, LS_0000018420dfa9f0_0_8;
L_0000018420df9370 .part L_0000018420dfa9f0, 72, 8;
L_0000018420dfa4f0 .part v0000018420dac780_0, 1, 1;
LS_0000018420df9410_0_0 .concat [ 12 12 12 12], v0000018420d95a80_0, v0000018420d95300_0, v0000018420d9a0e0_0, v0000018420d998c0_0;
LS_0000018420df9410_0_4 .concat [ 12 12 12 12], v0000018420d98f60_0, v0000018420d99aa0_0, v0000018420da0bd0_0, v0000018420da1210_0;
LS_0000018420df9410_0_8 .concat [ 12 12 72 0], v0000018420da0a90_0, v0000018420da17b0_0, o0000018420d396a8;
L_0000018420df9410 .concat [ 48 48 96 0], LS_0000018420df9410_0_0, LS_0000018420df9410_0_4, LS_0000018420df9410_0_8;
S_0000018420d8a010 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 4 33, 4 33 0, S_0000018420c5a720;
 .timescale -9 -12;
v0000018420d04470_0 .var/2s "i", 31 0;
S_0000018420d8a1a0 .scope module, "i0_black_square" "xilinx_single_port_ram_read_first" 4 89, 5 10 0, S_0000018420c5a720;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "addra";
    .port_info 1 /INPUT 8 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 8 "douta";
P_0000018420c537d0 .param/str "INIT_FILE" 0 5 14, "data/00_road.mem";
P_0000018420c53808 .param/l "RAM_DEPTH" 0 5 12, +C4<00000000000000000000010000000000>;
P_0000018420c53840 .param/str "RAM_PERFORMANCE" 0 5 13, "HIGH_PERFORMANCE";
P_0000018420c53878 .param/l "RAM_WIDTH" 0 5 11, +C4<00000000000000000000000000001000>;
v0000018420d039d0 .array "BRAM", 0 1023, 7 0;
v0000018420d03110_0 .net "addra", 9 0, L_0000018420df90f0;  alias, 1 drivers
v0000018420d03750_0 .net "clka", 0 0, v0000018420dacbe0_0;  alias, 1 drivers
L_0000018420daf570 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000018420d04b50_0 .net "dina", 7 0, L_0000018420daf570;  1 drivers
v0000018420d03890_0 .net "douta", 7 0, v0000018420d04650_0;  1 drivers
L_0000018420daf600 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000018420d04510_0 .net "ena", 0 0, L_0000018420daf600;  1 drivers
v0000018420d03a70_0 .var "ram_data", 7 0;
L_0000018420daf648 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000018420d03d90_0 .net "regcea", 0 0, L_0000018420daf648;  1 drivers
v0000018420d03e30_0 .net "rsta", 0 0, v0000018420dacc80_0;  alias, 1 drivers
L_0000018420daf5b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000018420d04830_0 .net "wea", 0 0, L_0000018420daf5b8;  1 drivers
S_0000018420d8a330 .scope function.vec4.u32, "clogb2" "clogb2" 5 74, 5 74 0, S_0000018420d8a1a0;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0000018420d8a330
v0000018420d02f30_0 .var/i "depth", 31 0;
TD_track_view_tb.uut.i0_black_square.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_0.0 ;
    %load/vec4 v0000018420d02f30_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0000018420d02f30_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000018420d02f30_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_0.0;
T_0.1 ;
    %end;
S_0000018420d8a4c0 .scope generate, "output_register" "output_register" 5 51, 5 51 0, S_0000018420d8a1a0;
 .timescale -9 -12;
v0000018420d04650_0 .var "douta_reg", 7 0;
E_0000018420d1fbf0 .event posedge, v0000018420d03750_0;
S_0000018420d8a650 .scope generate, "use_init_file" "use_init_file" 5 31, 5 31 0, S_0000018420d8a1a0;
 .timescale -9 -12;
S_0000018420d8a7e0 .scope module, "i1_type" "xilinx_single_port_ram_read_first" 4 123, 5 10 0, S_0000018420c5a720;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "addra";
    .port_info 1 /INPUT 8 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 8 "douta";
P_0000018420c9aab0 .param/str "INIT_FILE" 0 5 14, "data/01_normal_sand.mem";
P_0000018420c9aae8 .param/l "RAM_DEPTH" 0 5 12, +C4<00000000000000000000010000000000>;
P_0000018420c9ab20 .param/str "RAM_PERFORMANCE" 0 5 13, "HIGH_PERFORMANCE";
P_0000018420c9ab58 .param/l "RAM_WIDTH" 0 5 11, +C4<00000000000000000000000000001000>;
v0000018420cf8a50 .array "BRAM", 0 1023, 7 0;
v0000018420cf8730_0 .net "addra", 9 0, L_0000018420df90f0;  alias, 1 drivers
v0000018420cf82d0_0 .net "clka", 0 0, v0000018420dacbe0_0;  alias, 1 drivers
L_0000018420daf7f8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000018420cf8870_0 .net "dina", 7 0, L_0000018420daf7f8;  1 drivers
v0000018420cf6f70_0 .net "douta", 7 0, v0000018420cf6cf0_0;  1 drivers
L_0000018420daf888 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000018420cf7830_0 .net "ena", 0 0, L_0000018420daf888;  1 drivers
v0000018420cf7330_0 .var "ram_data", 7 0;
L_0000018420daf8d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000018420cf73d0_0 .net "regcea", 0 0, L_0000018420daf8d0;  1 drivers
v0000018420cf75b0_0 .net "rsta", 0 0, v0000018420dacc80_0;  alias, 1 drivers
L_0000018420daf840 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000018420cf76f0_0 .net "wea", 0 0, L_0000018420daf840;  1 drivers
S_0000018420d8a970 .scope function.vec4.u32, "clogb2" "clogb2" 5 74, 5 74 0, S_0000018420d8a7e0;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0000018420d8a970
v0000018420cf85f0_0 .var/i "depth", 31 0;
TD_track_view_tb.uut.i1_type.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_1.2 ;
    %load/vec4 v0000018420cf85f0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_1.3, 5;
    %load/vec4 v0000018420cf85f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000018420cf85f0_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_1.2;
T_1.3 ;
    %end;
S_0000018420d8ab00 .scope generate, "output_register" "output_register" 5 51, 5 51 0, S_0000018420d8a7e0;
 .timescale -9 -12;
v0000018420cf6cf0_0 .var "douta_reg", 7 0;
S_0000018420d8ac90 .scope generate, "use_init_file" "use_init_file" 5 31, 5 31 0, S_0000018420d8a7e0;
 .timescale -9 -12;
S_0000018420d8ae20 .scope module, "i2_type" "xilinx_single_port_ram_read_first" 4 157, 5 10 0, S_0000018420c5a720;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "addra";
    .port_info 1 /INPUT 8 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 8 "douta";
P_0000018420d0ee80 .param/str "INIT_FILE" 0 5 14, "data/";
P_0000018420d0eeb8 .param/l "RAM_DEPTH" 0 5 12, +C4<00000000000000000000010000000000>;
P_0000018420d0eef0 .param/str "RAM_PERFORMANCE" 0 5 13, "HIGH_PERFORMANCE";
P_0000018420d0ef28 .param/l "RAM_WIDTH" 0 5 11, +C4<00000000000000000000000000001000>;
v0000018420cf7e70 .array "BRAM", 0 1023, 7 0;
v0000018420cf7f10_0 .net "addra", 9 0, L_0000018420df90f0;  alias, 1 drivers
v0000018420d220a0_0 .net "clka", 0 0, v0000018420dacbe0_0;  alias, 1 drivers
L_0000018420dafa80 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000018420d21560_0 .net "dina", 7 0, L_0000018420dafa80;  1 drivers
v0000018420d21d80_0 .net "douta", 7 0, v0000018420cf7ab0_0;  1 drivers
L_0000018420dafb10 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000018420d205c0_0 .net "ena", 0 0, L_0000018420dafb10;  1 drivers
v0000018420d20e80_0 .var "ram_data", 7 0;
L_0000018420dafb58 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000018420d20660_0 .net "regcea", 0 0, L_0000018420dafb58;  1 drivers
v0000018420d221e0_0 .net "rsta", 0 0, v0000018420dacc80_0;  alias, 1 drivers
L_0000018420dafac8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000018420d20a20_0 .net "wea", 0 0, L_0000018420dafac8;  1 drivers
S_0000018420d8b960 .scope function.vec4.u32, "clogb2" "clogb2" 5 74, 5 74 0, S_0000018420d8ae20;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0000018420d8b960
v0000018420cf78d0_0 .var/i "depth", 31 0;
TD_track_view_tb.uut.i2_type.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_2.4 ;
    %load/vec4 v0000018420cf78d0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_2.5, 5;
    %load/vec4 v0000018420cf78d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000018420cf78d0_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_2.4;
T_2.5 ;
    %end;
S_0000018420d8b320 .scope generate, "output_register" "output_register" 5 51, 5 51 0, S_0000018420d8ae20;
 .timescale -9 -12;
v0000018420cf7ab0_0 .var "douta_reg", 7 0;
S_0000018420d8baf0 .scope generate, "use_init_file" "use_init_file" 5 31, 5 31 0, S_0000018420d8ae20;
 .timescale -9 -12;
S_0000018420d8b190 .scope module, "i3_type" "xilinx_single_port_ram_read_first" 4 191, 5 10 0, S_0000018420c5a720;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "addra";
    .port_info 1 /INPUT 8 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 8 "douta";
P_0000018420c5a8b0 .param/str "INIT_FILE" 0 5 14, "data/";
P_0000018420c5a8e8 .param/l "RAM_DEPTH" 0 5 12, +C4<00000000000000000000010000000000>;
P_0000018420c5a920 .param/str "RAM_PERFORMANCE" 0 5 13, "HIGH_PERFORMANCE";
P_0000018420c5a958 .param/l "RAM_WIDTH" 0 5 11, +C4<00000000000000000000000000001000>;
v0000018420d22320 .array "BRAM", 0 1023, 7 0;
v0000018420d20840_0 .net "addra", 9 0, L_0000018420df90f0;  alias, 1 drivers
v0000018420d20f20_0 .net "clka", 0 0, v0000018420dacbe0_0;  alias, 1 drivers
L_0000018420dafd08 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000018420d21240_0 .net "dina", 7 0, L_0000018420dafd08;  1 drivers
v0000018420d219c0_0 .net "douta", 7 0, v0000018420d21880_0;  1 drivers
L_0000018420dafd98 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000018420d21380_0 .net "ena", 0 0, L_0000018420dafd98;  1 drivers
v0000018420cd8ac0_0 .var "ram_data", 7 0;
L_0000018420dafde0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000018420cd8660_0 .net "regcea", 0 0, L_0000018420dafde0;  1 drivers
v0000018420d8cd30_0 .net "rsta", 0 0, v0000018420dacc80_0;  alias, 1 drivers
L_0000018420dafd50 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000018420d8c6f0_0 .net "wea", 0 0, L_0000018420dafd50;  1 drivers
S_0000018420d8be10 .scope function.vec4.u32, "clogb2" "clogb2" 5 74, 5 74 0, S_0000018420d8b190;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0000018420d8be10
v0000018420d21920_0 .var/i "depth", 31 0;
TD_track_view_tb.uut.i3_type.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_3.6 ;
    %load/vec4 v0000018420d21920_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_3.7, 5;
    %load/vec4 v0000018420d21920_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000018420d21920_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_3.6;
T_3.7 ;
    %end;
S_0000018420d8b4b0 .scope generate, "output_register" "output_register" 5 51, 5 51 0, S_0000018420d8b190;
 .timescale -9 -12;
v0000018420d21880_0 .var "douta_reg", 7 0;
S_0000018420d8b000 .scope generate, "use_init_file" "use_init_file" 5 31, 5 31 0, S_0000018420d8b190;
 .timescale -9 -12;
S_0000018420d8b640 .scope module, "i4_type" "xilinx_single_port_ram_read_first" 4 225, 5 10 0, S_0000018420c5a720;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "addra";
    .port_info 1 /INPUT 8 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 8 "douta";
P_0000018420c7d850 .param/str "INIT_FILE" 0 5 14, "data/";
P_0000018420c7d888 .param/l "RAM_DEPTH" 0 5 12, +C4<00000000000000000000010000000000>;
P_0000018420c7d8c0 .param/str "RAM_PERFORMANCE" 0 5 13, "HIGH_PERFORMANCE";
P_0000018420c7d8f8 .param/l "RAM_WIDTH" 0 5 11, +C4<00000000000000000000000000001000>;
v0000018420d8c290 .array "BRAM", 0 1023, 7 0;
v0000018420d8c3d0_0 .net "addra", 9 0, L_0000018420df90f0;  alias, 1 drivers
v0000018420d8dcd0_0 .net "clka", 0 0, v0000018420dacbe0_0;  alias, 1 drivers
L_0000018420daff90 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000018420d8c0b0_0 .net "dina", 7 0, L_0000018420daff90;  1 drivers
v0000018420d8d550_0 .net "douta", 7 0, v0000018420d8cf10_0;  1 drivers
L_0000018420db0020 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000018420d8c8d0_0 .net "ena", 0 0, L_0000018420db0020;  1 drivers
v0000018420d8c470_0 .var "ram_data", 7 0;
L_0000018420db0068 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000018420d8d230_0 .net "regcea", 0 0, L_0000018420db0068;  1 drivers
v0000018420d8d190_0 .net "rsta", 0 0, v0000018420dacc80_0;  alias, 1 drivers
L_0000018420daffd8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000018420d8d870_0 .net "wea", 0 0, L_0000018420daffd8;  1 drivers
S_0000018420d8b7d0 .scope function.vec4.u32, "clogb2" "clogb2" 5 74, 5 74 0, S_0000018420d8b640;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0000018420d8b7d0
v0000018420d8c330_0 .var/i "depth", 31 0;
TD_track_view_tb.uut.i4_type.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_4.8 ;
    %load/vec4 v0000018420d8c330_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_4.9, 5;
    %load/vec4 v0000018420d8c330_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000018420d8c330_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_4.8;
T_4.9 ;
    %end;
S_0000018420d8bc80 .scope generate, "output_register" "output_register" 5 51, 5 51 0, S_0000018420d8b640;
 .timescale -9 -12;
v0000018420d8cf10_0 .var "douta_reg", 7 0;
S_0000018420d8efc0 .scope generate, "use_init_file" "use_init_file" 5 31, 5 31 0, S_0000018420d8b640;
 .timescale -9 -12;
S_0000018420d8f920 .scope module, "i5_type" "xilinx_single_port_ram_read_first" 4 259, 5 10 0, S_0000018420c5a720;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "addra";
    .port_info 1 /INPUT 8 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 8 "douta";
P_0000018420cfa2d0 .param/str "INIT_FILE" 0 5 14, "data/";
P_0000018420cfa308 .param/l "RAM_DEPTH" 0 5 12, +C4<00000000000000000000010000000000>;
P_0000018420cfa340 .param/str "RAM_PERFORMANCE" 0 5 13, "HIGH_PERFORMANCE";
P_0000018420cfa378 .param/l "RAM_WIDTH" 0 5 11, +C4<00000000000000000000000000001000>;
v0000018420d8d050 .array "BRAM", 0 1023, 7 0;
v0000018420d8deb0_0 .net "addra", 9 0, L_0000018420df90f0;  alias, 1 drivers
v0000018420d8db90_0 .net "clka", 0 0, v0000018420dacbe0_0;  alias, 1 drivers
L_0000018420db0218 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000018420d8d370_0 .net "dina", 7 0, L_0000018420db0218;  1 drivers
v0000018420d8d730_0 .net "douta", 7 0, v0000018420d8c510_0;  1 drivers
L_0000018420db02a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000018420d8de10_0 .net "ena", 0 0, L_0000018420db02a8;  1 drivers
v0000018420d8c150_0 .var "ram_data", 7 0;
L_0000018420db02f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000018420d8c010_0 .net "regcea", 0 0, L_0000018420db02f0;  1 drivers
v0000018420d8cdd0_0 .net "rsta", 0 0, v0000018420dacc80_0;  alias, 1 drivers
L_0000018420db0260 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000018420d8d2d0_0 .net "wea", 0 0, L_0000018420db0260;  1 drivers
S_0000018420d8f470 .scope function.vec4.u32, "clogb2" "clogb2" 5 74, 5 74 0, S_0000018420d8f920;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0000018420d8f470
v0000018420d8d0f0_0 .var/i "depth", 31 0;
TD_track_view_tb.uut.i5_type.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_5.10 ;
    %load/vec4 v0000018420d8d0f0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_5.11, 5;
    %load/vec4 v0000018420d8d0f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000018420d8d0f0_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_5.10;
T_5.11 ;
    %end;
S_0000018420d8eb10 .scope generate, "output_register" "output_register" 5 51, 5 51 0, S_0000018420d8f920;
 .timescale -9 -12;
v0000018420d8c510_0 .var "douta_reg", 7 0;
S_0000018420d8e340 .scope generate, "use_init_file" "use_init_file" 5 31, 5 31 0, S_0000018420d8f920;
 .timescale -9 -12;
S_0000018420d8ee30 .scope module, "i6_type" "xilinx_single_port_ram_read_first" 4 293, 5 10 0, S_0000018420c5a720;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "addra";
    .port_info 1 /INPUT 8 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 8 "douta";
P_0000018420d93ff0 .param/str "INIT_FILE" 0 5 14, "data/";
P_0000018420d94028 .param/l "RAM_DEPTH" 0 5 12, +C4<00000000000000000000010000000000>;
P_0000018420d94060 .param/str "RAM_PERFORMANCE" 0 5 13, "HIGH_PERFORMANCE";
P_0000018420d94098 .param/l "RAM_WIDTH" 0 5 11, +C4<00000000000000000000000000001000>;
v0000018420d8dd70 .array "BRAM", 0 1023, 7 0;
v0000018420d8d4b0_0 .net "addra", 9 0, L_0000018420df90f0;  alias, 1 drivers
v0000018420d8d690_0 .net "clka", 0 0, v0000018420dacbe0_0;  alias, 1 drivers
L_0000018420db04a0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000018420d8d910_0 .net "dina", 7 0, L_0000018420db04a0;  1 drivers
v0000018420d8c830_0 .net "douta", 7 0, v0000018420d8dc30_0;  1 drivers
L_0000018420db0530 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000018420d8c1f0_0 .net "ena", 0 0, L_0000018420db0530;  1 drivers
v0000018420d8c5b0_0 .var "ram_data", 7 0;
L_0000018420db0578 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000018420d8ca10_0 .net "regcea", 0 0, L_0000018420db0578;  1 drivers
v0000018420d8c970_0 .net "rsta", 0 0, v0000018420dacc80_0;  alias, 1 drivers
L_0000018420db04e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000018420d8cab0_0 .net "wea", 0 0, L_0000018420db04e8;  1 drivers
S_0000018420d8f150 .scope function.vec4.u32, "clogb2" "clogb2" 5 74, 5 74 0, S_0000018420d8ee30;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0000018420d8f150
v0000018420d8d410_0 .var/i "depth", 31 0;
TD_track_view_tb.uut.i6_type.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_6.12 ;
    %load/vec4 v0000018420d8d410_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_6.13, 5;
    %load/vec4 v0000018420d8d410_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000018420d8d410_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_6.12;
T_6.13 ;
    %end;
S_0000018420d8e1b0 .scope generate, "output_register" "output_register" 5 51, 5 51 0, S_0000018420d8ee30;
 .timescale -9 -12;
v0000018420d8dc30_0 .var "douta_reg", 7 0;
S_0000018420d8eca0 .scope generate, "use_init_file" "use_init_file" 5 31, 5 31 0, S_0000018420d8ee30;
 .timescale -9 -12;
S_0000018420d8f600 .scope module, "i7_type" "xilinx_single_port_ram_read_first" 4 327, 5 10 0, S_0000018420c5a720;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "addra";
    .port_info 1 /INPUT 8 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 8 "douta";
P_0000018420d940e0 .param/str "INIT_FILE" 0 5 14, "data/";
P_0000018420d94118 .param/l "RAM_DEPTH" 0 5 12, +C4<00000000000000000000010000000000>;
P_0000018420d94150 .param/str "RAM_PERFORMANCE" 0 5 13, "HIGH_PERFORMANCE";
P_0000018420d94188 .param/l "RAM_WIDTH" 0 5 11, +C4<00000000000000000000000000001000>;
v0000018420d8cc90 .array "BRAM", 0 1023, 7 0;
v0000018420d8cbf0_0 .net "addra", 9 0, L_0000018420df90f0;  alias, 1 drivers
v0000018420d8d5f0_0 .net "clka", 0 0, v0000018420dacbe0_0;  alias, 1 drivers
L_0000018420db0728 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000018420d8d9b0_0 .net "dina", 7 0, L_0000018420db0728;  1 drivers
v0000018420d8da50_0 .net "douta", 7 0, v0000018420d8cfb0_0;  1 drivers
L_0000018420db07b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000018420d8daf0_0 .net "ena", 0 0, L_0000018420db07b8;  1 drivers
v0000018420d953a0_0 .var "ram_data", 7 0;
L_0000018420db0800 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000018420d95080_0 .net "regcea", 0 0, L_0000018420db0800;  1 drivers
v0000018420d94400_0 .net "rsta", 0 0, v0000018420dacc80_0;  alias, 1 drivers
L_0000018420db0770 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000018420d944a0_0 .net "wea", 0 0, L_0000018420db0770;  1 drivers
S_0000018420d8e7f0 .scope function.vec4.u32, "clogb2" "clogb2" 5 74, 5 74 0, S_0000018420d8f600;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0000018420d8e7f0
v0000018420d8d7d0_0 .var/i "depth", 31 0;
TD_track_view_tb.uut.i7_type.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_7.14 ;
    %load/vec4 v0000018420d8d7d0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_7.15, 5;
    %load/vec4 v0000018420d8d7d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000018420d8d7d0_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_7.14;
T_7.15 ;
    %end;
S_0000018420d8fab0 .scope generate, "output_register" "output_register" 5 51, 5 51 0, S_0000018420d8f600;
 .timescale -9 -12;
v0000018420d8cfb0_0 .var "douta_reg", 7 0;
S_0000018420d8f2e0 .scope generate, "use_init_file" "use_init_file" 5 31, 5 31 0, S_0000018420d8f600;
 .timescale -9 -12;
S_0000018420d8fc40 .scope module, "i8_mario" "xilinx_single_port_ram_read_first" 4 363, 5 10 0, S_0000018420c5a720;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "addra";
    .port_info 1 /INPUT 8 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 8 "douta";
P_0000018420d961e0 .param/str "INIT_FILE" 0 5 14, "data/08_mario_icon.mem";
P_0000018420d96218 .param/l "RAM_DEPTH" 0 5 12, +C4<00000000000000000000010000000000>;
P_0000018420d96250 .param/str "RAM_PERFORMANCE" 0 5 13, "HIGH_PERFORMANCE";
P_0000018420d96288 .param/l "RAM_WIDTH" 0 5 11, +C4<00000000000000000000000000001000>;
v0000018420d947c0 .array "BRAM", 0 1023, 7 0;
v0000018420d94680_0 .net "addra", 9 0, L_0000018420dad4a0;  alias, 1 drivers
v0000018420d95120_0 .net "clka", 0 0, v0000018420dacbe0_0;  alias, 1 drivers
L_0000018420db09b0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000018420d95800_0 .net "dina", 7 0, L_0000018420db09b0;  1 drivers
v0000018420d95ee0_0 .net "douta", 7 0, v0000018420d95440_0;  1 drivers
v0000018420d94f40_0 .net "ena", 0 0, L_0000018420d18e10;  alias, 1 drivers
v0000018420d94d60_0 .var "ram_data", 7 0;
L_0000018420db0a40 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000018420d95bc0_0 .net "regcea", 0 0, L_0000018420db0a40;  1 drivers
v0000018420d94540_0 .net "rsta", 0 0, v0000018420dacc80_0;  alias, 1 drivers
L_0000018420db09f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000018420d958a0_0 .net "wea", 0 0, L_0000018420db09f8;  1 drivers
S_0000018420d8fdd0 .scope function.vec4.u32, "clogb2" "clogb2" 5 74, 5 74 0, S_0000018420d8fc40;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0000018420d8fdd0
v0000018420d95b20_0 .var/i "depth", 31 0;
TD_track_view_tb.uut.i8_mario.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_8.16 ;
    %load/vec4 v0000018420d95b20_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_8.17, 5;
    %load/vec4 v0000018420d95b20_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000018420d95b20_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_8.16;
T_8.17 ;
    %end;
S_0000018420d8f790 .scope generate, "output_register" "output_register" 5 51, 5 51 0, S_0000018420d8fc40;
 .timescale -9 -12;
v0000018420d95440_0 .var "douta_reg", 7 0;
S_0000018420d8e020 .scope generate, "use_init_file" "use_init_file" 5 31, 5 31 0, S_0000018420d8fc40;
 .timescale -9 -12;
S_0000018420d8e4d0 .scope module, "i9_luigi" "xilinx_single_port_ram_read_first" 4 399, 5 10 0, S_0000018420c5a720;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "addra";
    .port_info 1 /INPUT 8 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 8 "douta";
P_0000018420d962d0 .param/str "INIT_FILE" 0 5 14, "data/09_luigi_icon.mem";
P_0000018420d96308 .param/l "RAM_DEPTH" 0 5 12, +C4<00000000000000000000010000000000>;
P_0000018420d96340 .param/str "RAM_PERFORMANCE" 0 5 13, "HIGH_PERFORMANCE";
P_0000018420d96378 .param/l "RAM_WIDTH" 0 5 11, +C4<00000000000000000000000000001000>;
v0000018420d956c0 .array "BRAM", 0 1023, 7 0;
v0000018420d951c0_0 .net "addra", 9 0, L_0000018420df76b0;  alias, 1 drivers
v0000018420d95580_0 .net "clka", 0 0, v0000018420dacbe0_0;  alias, 1 drivers
L_0000018420db0b60 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000018420d94fe0_0 .net "dina", 7 0, L_0000018420db0b60;  1 drivers
v0000018420d95260_0 .net "douta", 7 0, v0000018420d94860_0;  1 drivers
v0000018420d945e0_0 .net "ena", 0 0, L_0000018420d18780;  alias, 1 drivers
v0000018420d95760_0 .var "ram_data", 7 0;
L_0000018420db0bf0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000018420d94720_0 .net "regcea", 0 0, L_0000018420db0bf0;  1 drivers
v0000018420d95620_0 .net "rsta", 0 0, v0000018420dacc80_0;  alias, 1 drivers
L_0000018420db0ba8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000018420d94900_0 .net "wea", 0 0, L_0000018420db0ba8;  1 drivers
S_0000018420d8e660 .scope function.vec4.u32, "clogb2" "clogb2" 5 74, 5 74 0, S_0000018420d8e4d0;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0000018420d8e660
v0000018420d954e0_0 .var/i "depth", 31 0;
TD_track_view_tb.uut.i9_luigi.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_9.18 ;
    %load/vec4 v0000018420d954e0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_9.19, 5;
    %load/vec4 v0000018420d954e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000018420d954e0_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_9.18;
T_9.19 ;
    %end;
S_0000018420d8e980 .scope generate, "output_register" "output_register" 5 51, 5 51 0, S_0000018420d8e4d0;
 .timescale -9 -12;
v0000018420d94860_0 .var "douta_reg", 7 0;
S_0000018420d96410 .scope generate, "use_init_file" "use_init_file" 5 31, 5 31 0, S_0000018420d8e4d0;
 .timescale -9 -12;
S_0000018420d976d0 .scope module, "p0_black_square_pal" "xilinx_single_port_ram_read_first" 4 105, 5 10 0, S_0000018420c5a720;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "addra";
    .port_info 1 /INPUT 12 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 12 "douta";
P_0000018420d983d0 .param/str "INIT_FILE" 0 5 14, "data/00_road_pal.mem";
P_0000018420d98408 .param/l "RAM_DEPTH" 0 5 12, +C4<00000000000000000000000100000000>;
P_0000018420d98440 .param/str "RAM_PERFORMANCE" 0 5 13, "HIGH_PERFORMANCE";
P_0000018420d98478 .param/l "RAM_WIDTH" 0 5 11, +C4<00000000000000000000000000001100>;
v0000018420d949a0 .array "BRAM", 0 255, 11 0;
v0000018420d95c60_0 .net "addra", 7 0, L_0000018420df88d0;  1 drivers
v0000018420d94ea0_0 .net "clka", 0 0, v0000018420dacbe0_0;  alias, 1 drivers
L_0000018420daf690 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0000018420d94ae0_0 .net "dina", 11 0, L_0000018420daf690;  1 drivers
v0000018420d95f80_0 .net "douta", 11 0, v0000018420d95a80_0;  1 drivers
v0000018420d95940_0 .net "ena", 0 0, L_0000018420df94b0;  1 drivers
v0000018420d959e0_0 .var "ram_data", 11 0;
L_0000018420daf7b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000018420d94a40_0 .net "regcea", 0 0, L_0000018420daf7b0;  1 drivers
v0000018420d94b80_0 .net "rsta", 0 0, v0000018420dacc80_0;  alias, 1 drivers
L_0000018420daf6d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000018420d960c0_0 .net "wea", 0 0, L_0000018420daf6d8;  1 drivers
S_0000018420d97ea0 .scope function.vec4.u32, "clogb2" "clogb2" 5 74, 5 74 0, S_0000018420d976d0;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0000018420d97ea0
v0000018420d942c0_0 .var/i "depth", 31 0;
TD_track_view_tb.uut.p0_black_square_pal.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_10.20 ;
    %load/vec4 v0000018420d942c0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_10.21, 5;
    %load/vec4 v0000018420d942c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000018420d942c0_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_10.20;
T_10.21 ;
    %end;
S_0000018420d97b80 .scope generate, "output_register" "output_register" 5 51, 5 51 0, S_0000018420d976d0;
 .timescale -9 -12;
v0000018420d95a80_0 .var "douta_reg", 11 0;
S_0000018420d96f00 .scope generate, "use_init_file" "use_init_file" 5 31, 5 31 0, S_0000018420d976d0;
 .timescale -9 -12;
S_0000018420d96be0 .scope module, "p1_type" "xilinx_single_port_ram_read_first" 4 139, 5 10 0, S_0000018420c5a720;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "addra";
    .port_info 1 /INPUT 12 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 12 "douta";
P_0000018420d984c0 .param/str "INIT_FILE" 0 5 14, "data/01_normal_sand_pal.mem";
P_0000018420d984f8 .param/l "RAM_DEPTH" 0 5 12, +C4<00000000000000000000000100000000>;
P_0000018420d98530 .param/str "RAM_PERFORMANCE" 0 5 13, "HIGH_PERFORMANCE";
P_0000018420d98568 .param/l "RAM_WIDTH" 0 5 11, +C4<00000000000000000000000000001100>;
v0000018420d94cc0 .array "BRAM", 0 255, 11 0;
v0000018420d95da0_0 .net "addra", 7 0, L_0000018420dfa090;  1 drivers
v0000018420d94220_0 .net "clka", 0 0, v0000018420dacbe0_0;  alias, 1 drivers
L_0000018420daf918 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0000018420d94360_0 .net "dina", 11 0, L_0000018420daf918;  1 drivers
v0000018420d98a60_0 .net "douta", 11 0, v0000018420d95300_0;  1 drivers
v0000018420d98740_0 .net "ena", 0 0, L_0000018420df9690;  1 drivers
v0000018420d99d20_0 .var "ram_data", 11 0;
L_0000018420dafa38 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000018420d995a0_0 .net "regcea", 0 0, L_0000018420dafa38;  1 drivers
v0000018420d986a0_0 .net "rsta", 0 0, v0000018420dacc80_0;  alias, 1 drivers
L_0000018420daf960 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000018420d9a400_0 .net "wea", 0 0, L_0000018420daf960;  1 drivers
S_0000018420d97860 .scope function.vec4.u32, "clogb2" "clogb2" 5 74, 5 74 0, S_0000018420d96be0;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0000018420d97860
v0000018420d95d00_0 .var/i "depth", 31 0;
TD_track_view_tb.uut.p1_type.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_11.22 ;
    %load/vec4 v0000018420d95d00_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_11.23, 5;
    %load/vec4 v0000018420d95d00_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000018420d95d00_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_11.22;
T_11.23 ;
    %end;
S_0000018420d98030 .scope generate, "output_register" "output_register" 5 51, 5 51 0, S_0000018420d96be0;
 .timescale -9 -12;
v0000018420d95300_0 .var "douta_reg", 11 0;
S_0000018420d96730 .scope generate, "use_init_file" "use_init_file" 5 31, 5 31 0, S_0000018420d96be0;
 .timescale -9 -12;
S_0000018420d96d70 .scope module, "p2_type" "xilinx_single_port_ram_read_first" 4 173, 5 10 0, S_0000018420c5a720;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "addra";
    .port_info 1 /INPUT 12 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 12 "douta";
P_0000018420d9a5c0 .param/str "INIT_FILE" 0 5 14, "data/";
P_0000018420d9a5f8 .param/l "RAM_DEPTH" 0 5 12, +C4<00000000000000000000000100000000>;
P_0000018420d9a630 .param/str "RAM_PERFORMANCE" 0 5 13, "HIGH_PERFORMANCE";
P_0000018420d9a668 .param/l "RAM_WIDTH" 0 5 11, +C4<00000000000000000000000000001100>;
v0000018420d9a2c0 .array "BRAM", 0 255, 11 0;
v0000018420d9a4a0_0 .net "addra", 7 0, L_0000018420dfa770;  1 drivers
v0000018420d99f00_0 .net "clka", 0 0, v0000018420dacbe0_0;  alias, 1 drivers
L_0000018420dafba0 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0000018420d9a040_0 .net "dina", 11 0, L_0000018420dafba0;  1 drivers
v0000018420d9a360_0 .net "douta", 11 0, v0000018420d9a0e0_0;  1 drivers
v0000018420d99fa0_0 .net "ena", 0 0, L_0000018420dfa950;  1 drivers
v0000018420d99b40_0 .var "ram_data", 11 0;
L_0000018420dafcc0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000018420d98ba0_0 .net "regcea", 0 0, L_0000018420dafcc0;  1 drivers
v0000018420d9a220_0 .net "rsta", 0 0, v0000018420dacc80_0;  alias, 1 drivers
L_0000018420dafbe8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000018420d98600_0 .net "wea", 0 0, L_0000018420dafbe8;  1 drivers
S_0000018420d979f0 .scope function.vec4.u32, "clogb2" "clogb2" 5 74, 5 74 0, S_0000018420d96d70;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0000018420d979f0
v0000018420d98c40_0 .var/i "depth", 31 0;
TD_track_view_tb.uut.p2_type.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_12.24 ;
    %load/vec4 v0000018420d98c40_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_12.25, 5;
    %load/vec4 v0000018420d98c40_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000018420d98c40_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_12.24;
T_12.25 ;
    %end;
S_0000018420d968c0 .scope generate, "output_register" "output_register" 5 51, 5 51 0, S_0000018420d96d70;
 .timescale -9 -12;
v0000018420d9a0e0_0 .var "douta_reg", 11 0;
S_0000018420d973b0 .scope generate, "use_init_file" "use_init_file" 5 31, 5 31 0, S_0000018420d96d70;
 .timescale -9 -12;
S_0000018420d97d10 .scope module, "p3_type" "xilinx_single_port_ram_read_first" 4 207, 5 10 0, S_0000018420c5a720;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "addra";
    .port_info 1 /INPUT 12 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 12 "douta";
P_0000018420d9a6b0 .param/str "INIT_FILE" 0 5 14, "data/";
P_0000018420d9a6e8 .param/l "RAM_DEPTH" 0 5 12, +C4<00000000000000000000000100000000>;
P_0000018420d9a720 .param/str "RAM_PERFORMANCE" 0 5 13, "HIGH_PERFORMANCE";
P_0000018420d9a758 .param/l "RAM_WIDTH" 0 5 11, +C4<00000000000000000000000000001100>;
v0000018420d98ce0 .array "BRAM", 0 255, 11 0;
v0000018420d987e0_0 .net "addra", 7 0, L_0000018420df99b0;  1 drivers
v0000018420d99960_0 .net "clka", 0 0, v0000018420dacbe0_0;  alias, 1 drivers
L_0000018420dafe28 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0000018420d99460_0 .net "dina", 11 0, L_0000018420dafe28;  1 drivers
v0000018420d996e0_0 .net "douta", 11 0, v0000018420d998c0_0;  1 drivers
v0000018420d98880_0 .net "ena", 0 0, L_0000018420df9f50;  1 drivers
v0000018420d98920_0 .var "ram_data", 11 0;
L_0000018420daff48 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000018420d989c0_0 .net "regcea", 0 0, L_0000018420daff48;  1 drivers
v0000018420d98d80_0 .net "rsta", 0 0, v0000018420dacc80_0;  alias, 1 drivers
L_0000018420dafe70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000018420d99000_0 .net "wea", 0 0, L_0000018420dafe70;  1 drivers
S_0000018420d97090 .scope function.vec4.u32, "clogb2" "clogb2" 5 74, 5 74 0, S_0000018420d97d10;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0000018420d97090
v0000018420d99dc0_0 .var/i "depth", 31 0;
TD_track_view_tb.uut.p3_type.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_13.26 ;
    %load/vec4 v0000018420d99dc0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_13.27, 5;
    %load/vec4 v0000018420d99dc0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000018420d99dc0_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_13.26;
T_13.27 ;
    %end;
S_0000018420d97540 .scope generate, "output_register" "output_register" 5 51, 5 51 0, S_0000018420d97d10;
 .timescale -9 -12;
v0000018420d998c0_0 .var "douta_reg", 11 0;
S_0000018420d97220 .scope generate, "use_init_file" "use_init_file" 5 31, 5 31 0, S_0000018420d97d10;
 .timescale -9 -12;
S_0000018420d981c0 .scope module, "p4_type" "xilinx_single_port_ram_read_first" 4 241, 5 10 0, S_0000018420c5a720;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "addra";
    .port_info 1 /INPUT 12 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 12 "douta";
P_0000018420d9a7a0 .param/str "INIT_FILE" 0 5 14, "data/";
P_0000018420d9a7d8 .param/l "RAM_DEPTH" 0 5 12, +C4<00000000000000000000000100000000>;
P_0000018420d9a810 .param/str "RAM_PERFORMANCE" 0 5 13, "HIGH_PERFORMANCE";
P_0000018420d9a848 .param/l "RAM_WIDTH" 0 5 11, +C4<00000000000000000000000000001100>;
v0000018420d99140 .array "BRAM", 0 255, 11 0;
v0000018420d990a0_0 .net "addra", 7 0, L_0000018420dfa1d0;  1 drivers
v0000018420d991e0_0 .net "clka", 0 0, v0000018420dacbe0_0;  alias, 1 drivers
L_0000018420db00b0 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0000018420d99a00_0 .net "dina", 11 0, L_0000018420db00b0;  1 drivers
v0000018420d99280_0 .net "douta", 11 0, v0000018420d98f60_0;  1 drivers
v0000018420d99320_0 .net "ena", 0 0, L_0000018420df9ff0;  1 drivers
v0000018420d993c0_0 .var "ram_data", 11 0;
L_0000018420db01d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000018420d99500_0 .net "regcea", 0 0, L_0000018420db01d0;  1 drivers
v0000018420d99640_0 .net "rsta", 0 0, v0000018420dacc80_0;  alias, 1 drivers
L_0000018420db00f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000018420d99780_0 .net "wea", 0 0, L_0000018420db00f8;  1 drivers
S_0000018420d965a0 .scope function.vec4.u32, "clogb2" "clogb2" 5 74, 5 74 0, S_0000018420d981c0;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0000018420d965a0
v0000018420d98ec0_0 .var/i "depth", 31 0;
TD_track_view_tb.uut.p4_type.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_14.28 ;
    %load/vec4 v0000018420d98ec0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_14.29, 5;
    %load/vec4 v0000018420d98ec0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000018420d98ec0_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_14.28;
T_14.29 ;
    %end;
S_0000018420d96a50 .scope generate, "output_register" "output_register" 5 51, 5 51 0, S_0000018420d981c0;
 .timescale -9 -12;
v0000018420d98f60_0 .var "douta_reg", 11 0;
S_0000018420d9bec0 .scope generate, "use_init_file" "use_init_file" 5 31, 5 31 0, S_0000018420d981c0;
 .timescale -9 -12;
S_0000018420d9b880 .scope module, "p5_type" "xilinx_single_port_ram_read_first" 4 275, 5 10 0, S_0000018420c5a720;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "addra";
    .port_info 1 /INPUT 12 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 12 "douta";
P_0000018420d9c8a0 .param/str "INIT_FILE" 0 5 14, "data/";
P_0000018420d9c8d8 .param/l "RAM_DEPTH" 0 5 12, +C4<00000000000000000000000100000000>;
P_0000018420d9c910 .param/str "RAM_PERFORMANCE" 0 5 13, "HIGH_PERFORMANCE";
P_0000018420d9c948 .param/l "RAM_WIDTH" 0 5 11, +C4<00000000000000000000000000001100>;
v0000018420d99820 .array "BRAM", 0 255, 11 0;
v0000018420d99c80_0 .net "addra", 7 0, L_0000018420df9c30;  1 drivers
v0000018420da0c70_0 .net "clka", 0 0, v0000018420dacbe0_0;  alias, 1 drivers
L_0000018420db0338 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0000018420da1990_0 .net "dina", 11 0, L_0000018420db0338;  1 drivers
v0000018420da1a30_0 .net "douta", 11 0, v0000018420d99aa0_0;  1 drivers
v0000018420da1fd0_0 .net "ena", 0 0, L_0000018420df9b90;  1 drivers
v0000018420da09f0_0 .var "ram_data", 11 0;
L_0000018420db0458 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000018420da1b70_0 .net "regcea", 0 0, L_0000018420db0458;  1 drivers
v0000018420da15d0_0 .net "rsta", 0 0, v0000018420dacc80_0;  alias, 1 drivers
L_0000018420db0380 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000018420da0db0_0 .net "wea", 0 0, L_0000018420db0380;  1 drivers
S_0000018420d9b6f0 .scope function.vec4.u32, "clogb2" "clogb2" 5 74, 5 74 0, S_0000018420d9b880;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0000018420d9b6f0
v0000018420d99e60_0 .var/i "depth", 31 0;
TD_track_view_tb.uut.p5_type.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_15.30 ;
    %load/vec4 v0000018420d99e60_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_15.31, 5;
    %load/vec4 v0000018420d99e60_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000018420d99e60_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_15.30;
T_15.31 ;
    %end;
S_0000018420d9c1e0 .scope generate, "output_register" "output_register" 5 51, 5 51 0, S_0000018420d9b880;
 .timescale -9 -12;
v0000018420d99aa0_0 .var "douta_reg", 11 0;
S_0000018420d9aa70 .scope generate, "use_init_file" "use_init_file" 5 31, 5 31 0, S_0000018420d9b880;
 .timescale -9 -12;
S_0000018420d9c690 .scope module, "p6_type" "xilinx_single_port_ram_read_first" 4 309, 5 10 0, S_0000018420c5a720;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "addra";
    .port_info 1 /INPUT 12 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 12 "douta";
P_0000018420da29b0 .param/str "INIT_FILE" 0 5 14, "data/";
P_0000018420da29e8 .param/l "RAM_DEPTH" 0 5 12, +C4<00000000000000000000000100000000>;
P_0000018420da2a20 .param/str "RAM_PERFORMANCE" 0 5 13, "HIGH_PERFORMANCE";
P_0000018420da2a58 .param/l "RAM_WIDTH" 0 5 11, +C4<00000000000000000000000000001100>;
v0000018420da1c10 .array "BRAM", 0 255, 11 0;
v0000018420da1cb0_0 .net "addra", 7 0, L_0000018420dfa270;  1 drivers
v0000018420da1d50_0 .net "clka", 0 0, v0000018420dacbe0_0;  alias, 1 drivers
L_0000018420db05c0 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0000018420da21b0_0 .net "dina", 11 0, L_0000018420db05c0;  1 drivers
v0000018420da0ef0_0 .net "douta", 11 0, v0000018420da0bd0_0;  1 drivers
v0000018420da2890_0 .net "ena", 0 0, L_0000018420dfa8b0;  1 drivers
v0000018420da2570_0 .var "ram_data", 11 0;
L_0000018420db06e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000018420da2610_0 .net "regcea", 0 0, L_0000018420db06e0;  1 drivers
v0000018420da2110_0 .net "rsta", 0 0, v0000018420dacc80_0;  alias, 1 drivers
L_0000018420db0608 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000018420da0b30_0 .net "wea", 0 0, L_0000018420db0608;  1 drivers
S_0000018420d9ac00 .scope function.vec4.u32, "clogb2" "clogb2" 5 74, 5 74 0, S_0000018420d9c690;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0000018420d9ac00
v0000018420da1ad0_0 .var/i "depth", 31 0;
TD_track_view_tb.uut.p6_type.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_16.32 ;
    %load/vec4 v0000018420da1ad0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_16.33, 5;
    %load/vec4 v0000018420da1ad0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000018420da1ad0_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_16.32;
T_16.33 ;
    %end;
S_0000018420d9bba0 .scope generate, "output_register" "output_register" 5 51, 5 51 0, S_0000018420d9c690;
 .timescale -9 -12;
v0000018420da0bd0_0 .var "douta_reg", 11 0;
S_0000018420d9b240 .scope generate, "use_init_file" "use_init_file" 5 31, 5 31 0, S_0000018420d9c690;
 .timescale -9 -12;
S_0000018420d9a8e0 .scope module, "p7_type" "xilinx_single_port_ram_read_first" 4 343, 5 10 0, S_0000018420c5a720;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "addra";
    .port_info 1 /INPUT 12 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 12 "douta";
P_0000018420da2dc0 .param/str "INIT_FILE" 0 5 14, "data/";
P_0000018420da2df8 .param/l "RAM_DEPTH" 0 5 12, +C4<00000000000000000000000100000000>;
P_0000018420da2e30 .param/str "RAM_PERFORMANCE" 0 5 13, "HIGH_PERFORMANCE";
P_0000018420da2e68 .param/l "RAM_WIDTH" 0 5 11, +C4<00000000000000000000000000001100>;
v0000018420da1e90 .array "BRAM", 0 255, 11 0;
v0000018420da18f0_0 .net "addra", 7 0, L_0000018420dfa130;  1 drivers
v0000018420da0f90_0 .net "clka", 0 0, v0000018420dacbe0_0;  alias, 1 drivers
L_0000018420db0848 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0000018420da26b0_0 .net "dina", 11 0, L_0000018420db0848;  1 drivers
v0000018420da1350_0 .net "douta", 11 0, v0000018420da1210_0;  1 drivers
v0000018420da1f30_0 .net "ena", 0 0, L_0000018420dfa310;  1 drivers
v0000018420da1030_0 .var "ram_data", 11 0;
L_0000018420db0968 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000018420da0d10_0 .net "regcea", 0 0, L_0000018420db0968;  1 drivers
v0000018420da2750_0 .net "rsta", 0 0, v0000018420dacc80_0;  alias, 1 drivers
L_0000018420db0890 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000018420da27f0_0 .net "wea", 0 0, L_0000018420db0890;  1 drivers
S_0000018420d9b3d0 .scope function.vec4.u32, "clogb2" "clogb2" 5 74, 5 74 0, S_0000018420d9a8e0;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0000018420d9b3d0
v0000018420da1df0_0 .var/i "depth", 31 0;
TD_track_view_tb.uut.p7_type.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_17.34 ;
    %load/vec4 v0000018420da1df0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_17.35, 5;
    %load/vec4 v0000018420da1df0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000018420da1df0_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_17.34;
T_17.35 ;
    %end;
S_0000018420d9c050 .scope generate, "output_register" "output_register" 5 51, 5 51 0, S_0000018420d9a8e0;
 .timescale -9 -12;
v0000018420da1210_0 .var "douta_reg", 11 0;
S_0000018420d9c370 .scope generate, "use_init_file" "use_init_file" 5 31, 5 31 0, S_0000018420d9a8e0;
 .timescale -9 -12;
S_0000018420d9b0b0 .scope module, "p8_mario" "xilinx_single_port_ram_read_first" 4 379, 5 10 0, S_0000018420c5a720;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "addra";
    .port_info 1 /INPUT 12 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 12 "douta";
P_0000018420da3270 .param/str "INIT_FILE" 0 5 14, "data/08_mario_icon_pal.mem";
P_0000018420da32a8 .param/l "RAM_DEPTH" 0 5 12, +C4<00000000000000000000000100000000>;
P_0000018420da32e0 .param/str "RAM_PERFORMANCE" 0 5 13, "HIGH_PERFORMANCE";
P_0000018420da3318 .param/l "RAM_WIDTH" 0 5 11, +C4<00000000000000000000000000001100>;
v0000018420da2390 .array "BRAM", 0 255, 11 0;
v0000018420da2430_0 .net "addra", 7 0, L_0000018420dfa3b0;  1 drivers
v0000018420da24d0_0 .net "clka", 0 0, v0000018420dacbe0_0;  alias, 1 drivers
L_0000018420db0a88 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0000018420da10d0_0 .net "dina", 11 0, L_0000018420db0a88;  1 drivers
v0000018420da1170_0 .net "douta", 11 0, v0000018420da0a90_0;  1 drivers
v0000018420da12b0_0 .net "ena", 0 0, L_0000018420dfa450;  1 drivers
v0000018420da1850_0 .var "ram_data", 11 0;
L_0000018420db0b18 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000018420da13f0_0 .net "regcea", 0 0, L_0000018420db0b18;  1 drivers
v0000018420da1490_0 .net "rsta", 0 0, v0000018420dacc80_0;  alias, 1 drivers
L_0000018420db0ad0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000018420da1530_0 .net "wea", 0 0, L_0000018420db0ad0;  1 drivers
S_0000018420d9bd30 .scope function.vec4.u32, "clogb2" "clogb2" 5 74, 5 74 0, S_0000018420d9b0b0;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0000018420d9bd30
v0000018420da22f0_0 .var/i "depth", 31 0;
TD_track_view_tb.uut.p8_mario.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_18.36 ;
    %load/vec4 v0000018420da22f0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_18.37, 5;
    %load/vec4 v0000018420da22f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000018420da22f0_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_18.36;
T_18.37 ;
    %end;
S_0000018420d9b560 .scope generate, "output_register" "output_register" 5 51, 5 51 0, S_0000018420d9b0b0;
 .timescale -9 -12;
v0000018420da0a90_0 .var "douta_reg", 11 0;
S_0000018420d9c500 .scope generate, "use_init_file" "use_init_file" 5 31, 5 31 0, S_0000018420d9b0b0;
 .timescale -9 -12;
S_0000018420d9ad90 .scope module, "p9_luigi" "xilinx_single_port_ram_read_first" 4 415, 5 10 0, S_0000018420c5a720;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "addra";
    .port_info 1 /INPUT 12 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 12 "douta";
P_0000018420da2fa0 .param/str "INIT_FILE" 0 5 14, "data/09_luigi_icon_pal.mem";
P_0000018420da2fd8 .param/l "RAM_DEPTH" 0 5 12, +C4<00000000000000000000000100000000>;
P_0000018420da3010 .param/str "RAM_PERFORMANCE" 0 5 13, "HIGH_PERFORMANCE";
P_0000018420da3048 .param/l "RAM_WIDTH" 0 5 11, +C4<00000000000000000000000000001100>;
v0000018420da8f40 .array "BRAM", 0 255, 11 0;
v0000018420da89a0_0 .net "addra", 7 0, L_0000018420df9370;  1 drivers
v0000018420da91c0_0 .net "clka", 0 0, v0000018420dacbe0_0;  alias, 1 drivers
L_0000018420db0c38 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0000018420da9440_0 .net "dina", 11 0, L_0000018420db0c38;  1 drivers
v0000018420da93a0_0 .net "douta", 11 0, v0000018420da17b0_0;  1 drivers
v0000018420da94e0_0 .net "ena", 0 0, L_0000018420dfa4f0;  1 drivers
v0000018420da9c60_0 .var "ram_data", 11 0;
L_0000018420db0cc8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000018420da8720_0 .net "regcea", 0 0, L_0000018420db0cc8;  1 drivers
v0000018420da8d60_0 .net "rsta", 0 0, v0000018420dacc80_0;  alias, 1 drivers
L_0000018420db0c80 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000018420da9580_0 .net "wea", 0 0, L_0000018420db0c80;  1 drivers
S_0000018420d9ba10 .scope function.vec4.u32, "clogb2" "clogb2" 5 74, 5 74 0, S_0000018420d9ad90;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0000018420d9ba10
v0000018420da1710_0 .var/i "depth", 31 0;
TD_track_view_tb.uut.p9_luigi.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_19.38 ;
    %load/vec4 v0000018420da1710_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_19.39, 5;
    %load/vec4 v0000018420da1710_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000018420da1710_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_19.38;
T_19.39 ;
    %end;
S_0000018420d9af20 .scope generate, "output_register" "output_register" 5 51, 5 51 0, S_0000018420d9ad90;
 .timescale -9 -12;
v0000018420da17b0_0 .var "douta_reg", 11 0;
S_0000018420da4860 .scope generate, "use_init_file" "use_init_file" 5 31, 5 31 0, S_0000018420d9ad90;
 .timescale -9 -12;
S_0000018420da3f00 .scope module, "track" "xilinx_single_port_ram_read_first" 4 67, 5 10 0, S_0000018420c5a720;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "addra";
    .port_info 1 /INPUT 4 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 4 "douta";
P_0000018420da3630 .param/str "INIT_FILE" 0 5 14, "data/track.mem";
P_0000018420da3668 .param/l "RAM_DEPTH" 0 5 12, +C4<00000000000000000000000100000000>;
P_0000018420da36a0 .param/str "RAM_PERFORMANCE" 0 5 13, "HIGH_PERFORMANCE";
P_0000018420da36d8 .param/l "RAM_WIDTH" 0 5 11, +C4<00000000000000000000000000000100>;
v0000018420da99e0 .array "BRAM", 0 255, 3 0;
v0000018420da8a40_0 .net "addra", 7 0, L_0000018420df7570;  1 drivers
v0000018420da96c0_0 .net "clka", 0 0, v0000018420dacbe0_0;  alias, 1 drivers
L_0000018420daf450 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0000018420da9760_0 .net "dina", 3 0, L_0000018420daf450;  1 drivers
v0000018420da9800_0 .net "douta", 3 0, v0000018420da8fe0_0;  alias, 1 drivers
L_0000018420daf4e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000018420da9080_0 .net "ena", 0 0, L_0000018420daf4e0;  1 drivers
v0000018420da8ae0_0 .var "ram_data", 3 0;
L_0000018420daf528 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000018420da9bc0_0 .net "regcea", 0 0, L_0000018420daf528;  1 drivers
v0000018420da8b80_0 .net "rsta", 0 0, v0000018420dacc80_0;  alias, 1 drivers
L_0000018420daf498 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000018420da98a0_0 .net "wea", 0 0, L_0000018420daf498;  1 drivers
S_0000018420da4d10 .scope function.vec4.u32, "clogb2" "clogb2" 5 74, 5 74 0, S_0000018420da3f00;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0000018420da4d10
v0000018420da9a80_0 .var/i "depth", 31 0;
TD_track_view_tb.uut.track.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_20.40 ;
    %load/vec4 v0000018420da9a80_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_20.41, 5;
    %load/vec4 v0000018420da9a80_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000018420da9a80_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_20.40;
T_20.41 ;
    %end;
S_0000018420da49f0 .scope generate, "output_register" "output_register" 5 51, 5 51 0, S_0000018420da3f00;
 .timescale -9 -12;
v0000018420da8fe0_0 .var "douta_reg", 3 0;
S_0000018420da4540 .scope generate, "use_init_file" "use_init_file" 5 31, 5 31 0, S_0000018420da3f00;
 .timescale -9 -12;
    .scope S_0000018420da4540;
T_21 ;
    %vpi_call/w 5 33 "$readmemh", P_0000018420da3630, v0000018420da99e0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000011111111 {0 0 0};
    %end;
    .thread T_21;
    .scope S_0000018420da49f0;
T_22 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000018420da8fe0_0, 0, 4;
    %end;
    .thread T_22, $init;
    .scope S_0000018420da49f0;
T_23 ;
    %wait E_0000018420d1fbf0;
    %load/vec4 v0000018420da8b80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000018420da8fe0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0000018420da9bc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0000018420da8ae0_0;
    %assign/vec4 v0000018420da8fe0_0, 0;
T_23.2 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0000018420da3f00;
T_24 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000018420da8ae0_0, 0, 4;
    %end;
    .thread T_24, $init;
    .scope S_0000018420da3f00;
T_25 ;
    %wait E_0000018420d1fbf0;
    %load/vec4 v0000018420da9080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %load/vec4 v0000018420da98a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %load/vec4 v0000018420da9760_0;
    %load/vec4 v0000018420da8a40_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018420da99e0, 0, 4;
T_25.2 ;
    %load/vec4 v0000018420da8a40_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0000018420da99e0, 4;
    %assign/vec4 v0000018420da8ae0_0, 0;
T_25.0 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0000018420d8a650;
T_26 ;
    %vpi_call/w 5 33 "$readmemh", P_0000018420c537d0, v0000018420d039d0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000001111111111 {0 0 0};
    %end;
    .thread T_26;
    .scope S_0000018420d8a4c0;
T_27 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000018420d04650_0, 0, 8;
    %end;
    .thread T_27, $init;
    .scope S_0000018420d8a4c0;
T_28 ;
    %wait E_0000018420d1fbf0;
    %load/vec4 v0000018420d03e30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000018420d04650_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0000018420d03d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.2, 8;
    %load/vec4 v0000018420d03a70_0;
    %assign/vec4 v0000018420d04650_0, 0;
T_28.2 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0000018420d8a1a0;
T_29 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000018420d03a70_0, 0, 8;
    %end;
    .thread T_29, $init;
    .scope S_0000018420d8a1a0;
T_30 ;
    %wait E_0000018420d1fbf0;
    %load/vec4 v0000018420d04510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %load/vec4 v0000018420d04830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.2, 8;
    %load/vec4 v0000018420d04b50_0;
    %load/vec4 v0000018420d03110_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018420d039d0, 0, 4;
T_30.2 ;
    %load/vec4 v0000018420d03110_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000018420d039d0, 4;
    %assign/vec4 v0000018420d03a70_0, 0;
T_30.0 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0000018420d96f00;
T_31 ;
    %vpi_call/w 5 33 "$readmemh", P_0000018420d983d0, v0000018420d949a0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000011111111 {0 0 0};
    %end;
    .thread T_31;
    .scope S_0000018420d97b80;
T_32 ;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0000018420d95a80_0, 0, 12;
    %end;
    .thread T_32, $init;
    .scope S_0000018420d97b80;
T_33 ;
    %wait E_0000018420d1fbf0;
    %load/vec4 v0000018420d94b80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0000018420d95a80_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0000018420d94a40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.2, 8;
    %load/vec4 v0000018420d959e0_0;
    %assign/vec4 v0000018420d95a80_0, 0;
T_33.2 ;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0000018420d976d0;
T_34 ;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0000018420d959e0_0, 0, 12;
    %end;
    .thread T_34, $init;
    .scope S_0000018420d976d0;
T_35 ;
    %wait E_0000018420d1fbf0;
    %load/vec4 v0000018420d95940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %load/vec4 v0000018420d960c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.2, 8;
    %load/vec4 v0000018420d94ae0_0;
    %load/vec4 v0000018420d95c60_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018420d949a0, 0, 4;
T_35.2 ;
    %load/vec4 v0000018420d95c60_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0000018420d949a0, 4;
    %assign/vec4 v0000018420d959e0_0, 0;
T_35.0 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0000018420d8ac90;
T_36 ;
    %vpi_call/w 5 33 "$readmemh", P_0000018420c9aab0, v0000018420cf8a50, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000001111111111 {0 0 0};
    %end;
    .thread T_36;
    .scope S_0000018420d8ab00;
T_37 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000018420cf6cf0_0, 0, 8;
    %end;
    .thread T_37, $init;
    .scope S_0000018420d8ab00;
T_38 ;
    %wait E_0000018420d1fbf0;
    %load/vec4 v0000018420cf75b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000018420cf6cf0_0, 0;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v0000018420cf73d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.2, 8;
    %load/vec4 v0000018420cf7330_0;
    %assign/vec4 v0000018420cf6cf0_0, 0;
T_38.2 ;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0000018420d8a7e0;
T_39 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000018420cf7330_0, 0, 8;
    %end;
    .thread T_39, $init;
    .scope S_0000018420d8a7e0;
T_40 ;
    %wait E_0000018420d1fbf0;
    %load/vec4 v0000018420cf7830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %load/vec4 v0000018420cf76f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.2, 8;
    %load/vec4 v0000018420cf8870_0;
    %load/vec4 v0000018420cf8730_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018420cf8a50, 0, 4;
T_40.2 ;
    %load/vec4 v0000018420cf8730_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000018420cf8a50, 4;
    %assign/vec4 v0000018420cf7330_0, 0;
T_40.0 ;
    %jmp T_40;
    .thread T_40;
    .scope S_0000018420d96730;
T_41 ;
    %vpi_call/w 5 33 "$readmemh", P_0000018420d984c0, v0000018420d94cc0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000011111111 {0 0 0};
    %end;
    .thread T_41;
    .scope S_0000018420d98030;
T_42 ;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0000018420d95300_0, 0, 12;
    %end;
    .thread T_42, $init;
    .scope S_0000018420d98030;
T_43 ;
    %wait E_0000018420d1fbf0;
    %load/vec4 v0000018420d986a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0000018420d95300_0, 0;
    %jmp T_43.1;
T_43.0 ;
    %load/vec4 v0000018420d995a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.2, 8;
    %load/vec4 v0000018420d99d20_0;
    %assign/vec4 v0000018420d95300_0, 0;
T_43.2 ;
T_43.1 ;
    %jmp T_43;
    .thread T_43;
    .scope S_0000018420d96be0;
T_44 ;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0000018420d99d20_0, 0, 12;
    %end;
    .thread T_44, $init;
    .scope S_0000018420d96be0;
T_45 ;
    %wait E_0000018420d1fbf0;
    %load/vec4 v0000018420d98740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %load/vec4 v0000018420d9a400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.2, 8;
    %load/vec4 v0000018420d94360_0;
    %load/vec4 v0000018420d95da0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018420d94cc0, 0, 4;
T_45.2 ;
    %load/vec4 v0000018420d95da0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0000018420d94cc0, 4;
    %assign/vec4 v0000018420d99d20_0, 0;
T_45.0 ;
    %jmp T_45;
    .thread T_45;
    .scope S_0000018420d8baf0;
T_46 ;
    %vpi_call/w 5 33 "$readmemh", P_0000018420d0ee80, v0000018420cf7e70, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000001111111111 {0 0 0};
    %end;
    .thread T_46;
    .scope S_0000018420d8b320;
T_47 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000018420cf7ab0_0, 0, 8;
    %end;
    .thread T_47, $init;
    .scope S_0000018420d8b320;
T_48 ;
    %wait E_0000018420d1fbf0;
    %load/vec4 v0000018420d221e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000018420cf7ab0_0, 0;
    %jmp T_48.1;
T_48.0 ;
    %load/vec4 v0000018420d20660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.2, 8;
    %load/vec4 v0000018420d20e80_0;
    %assign/vec4 v0000018420cf7ab0_0, 0;
T_48.2 ;
T_48.1 ;
    %jmp T_48;
    .thread T_48;
    .scope S_0000018420d8ae20;
T_49 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000018420d20e80_0, 0, 8;
    %end;
    .thread T_49, $init;
    .scope S_0000018420d8ae20;
T_50 ;
    %wait E_0000018420d1fbf0;
    %load/vec4 v0000018420d205c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.0, 8;
    %load/vec4 v0000018420d20a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.2, 8;
    %load/vec4 v0000018420d21560_0;
    %load/vec4 v0000018420cf7f10_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018420cf7e70, 0, 4;
T_50.2 ;
    %load/vec4 v0000018420cf7f10_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000018420cf7e70, 4;
    %assign/vec4 v0000018420d20e80_0, 0;
T_50.0 ;
    %jmp T_50;
    .thread T_50;
    .scope S_0000018420d973b0;
T_51 ;
    %vpi_call/w 5 33 "$readmemh", P_0000018420d9a5c0, v0000018420d9a2c0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000011111111 {0 0 0};
    %end;
    .thread T_51;
    .scope S_0000018420d968c0;
T_52 ;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0000018420d9a0e0_0, 0, 12;
    %end;
    .thread T_52, $init;
    .scope S_0000018420d968c0;
T_53 ;
    %wait E_0000018420d1fbf0;
    %load/vec4 v0000018420d9a220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.0, 8;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0000018420d9a0e0_0, 0;
    %jmp T_53.1;
T_53.0 ;
    %load/vec4 v0000018420d98ba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.2, 8;
    %load/vec4 v0000018420d99b40_0;
    %assign/vec4 v0000018420d9a0e0_0, 0;
T_53.2 ;
T_53.1 ;
    %jmp T_53;
    .thread T_53;
    .scope S_0000018420d96d70;
T_54 ;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0000018420d99b40_0, 0, 12;
    %end;
    .thread T_54, $init;
    .scope S_0000018420d96d70;
T_55 ;
    %wait E_0000018420d1fbf0;
    %load/vec4 v0000018420d99fa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.0, 8;
    %load/vec4 v0000018420d98600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.2, 8;
    %load/vec4 v0000018420d9a040_0;
    %load/vec4 v0000018420d9a4a0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018420d9a2c0, 0, 4;
T_55.2 ;
    %load/vec4 v0000018420d9a4a0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0000018420d9a2c0, 4;
    %assign/vec4 v0000018420d99b40_0, 0;
T_55.0 ;
    %jmp T_55;
    .thread T_55;
    .scope S_0000018420d8b000;
T_56 ;
    %vpi_call/w 5 33 "$readmemh", P_0000018420c5a8b0, v0000018420d22320, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000001111111111 {0 0 0};
    %end;
    .thread T_56;
    .scope S_0000018420d8b4b0;
T_57 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000018420d21880_0, 0, 8;
    %end;
    .thread T_57, $init;
    .scope S_0000018420d8b4b0;
T_58 ;
    %wait E_0000018420d1fbf0;
    %load/vec4 v0000018420d8cd30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000018420d21880_0, 0;
    %jmp T_58.1;
T_58.0 ;
    %load/vec4 v0000018420cd8660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.2, 8;
    %load/vec4 v0000018420cd8ac0_0;
    %assign/vec4 v0000018420d21880_0, 0;
T_58.2 ;
T_58.1 ;
    %jmp T_58;
    .thread T_58;
    .scope S_0000018420d8b190;
T_59 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000018420cd8ac0_0, 0, 8;
    %end;
    .thread T_59, $init;
    .scope S_0000018420d8b190;
T_60 ;
    %wait E_0000018420d1fbf0;
    %load/vec4 v0000018420d21380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.0, 8;
    %load/vec4 v0000018420d8c6f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.2, 8;
    %load/vec4 v0000018420d21240_0;
    %load/vec4 v0000018420d20840_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018420d22320, 0, 4;
T_60.2 ;
    %load/vec4 v0000018420d20840_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000018420d22320, 4;
    %assign/vec4 v0000018420cd8ac0_0, 0;
T_60.0 ;
    %jmp T_60;
    .thread T_60;
    .scope S_0000018420d97220;
T_61 ;
    %vpi_call/w 5 33 "$readmemh", P_0000018420d9a6b0, v0000018420d98ce0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000011111111 {0 0 0};
    %end;
    .thread T_61;
    .scope S_0000018420d97540;
T_62 ;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0000018420d998c0_0, 0, 12;
    %end;
    .thread T_62, $init;
    .scope S_0000018420d97540;
T_63 ;
    %wait E_0000018420d1fbf0;
    %load/vec4 v0000018420d98d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.0, 8;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0000018420d998c0_0, 0;
    %jmp T_63.1;
T_63.0 ;
    %load/vec4 v0000018420d989c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.2, 8;
    %load/vec4 v0000018420d98920_0;
    %assign/vec4 v0000018420d998c0_0, 0;
T_63.2 ;
T_63.1 ;
    %jmp T_63;
    .thread T_63;
    .scope S_0000018420d97d10;
T_64 ;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0000018420d98920_0, 0, 12;
    %end;
    .thread T_64, $init;
    .scope S_0000018420d97d10;
T_65 ;
    %wait E_0000018420d1fbf0;
    %load/vec4 v0000018420d98880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.0, 8;
    %load/vec4 v0000018420d99000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.2, 8;
    %load/vec4 v0000018420d99460_0;
    %load/vec4 v0000018420d987e0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018420d98ce0, 0, 4;
T_65.2 ;
    %load/vec4 v0000018420d987e0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0000018420d98ce0, 4;
    %assign/vec4 v0000018420d98920_0, 0;
T_65.0 ;
    %jmp T_65;
    .thread T_65;
    .scope S_0000018420d8efc0;
T_66 ;
    %vpi_call/w 5 33 "$readmemh", P_0000018420c7d850, v0000018420d8c290, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000001111111111 {0 0 0};
    %end;
    .thread T_66;
    .scope S_0000018420d8bc80;
T_67 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000018420d8cf10_0, 0, 8;
    %end;
    .thread T_67, $init;
    .scope S_0000018420d8bc80;
T_68 ;
    %wait E_0000018420d1fbf0;
    %load/vec4 v0000018420d8d190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000018420d8cf10_0, 0;
    %jmp T_68.1;
T_68.0 ;
    %load/vec4 v0000018420d8d230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.2, 8;
    %load/vec4 v0000018420d8c470_0;
    %assign/vec4 v0000018420d8cf10_0, 0;
T_68.2 ;
T_68.1 ;
    %jmp T_68;
    .thread T_68;
    .scope S_0000018420d8b640;
T_69 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000018420d8c470_0, 0, 8;
    %end;
    .thread T_69, $init;
    .scope S_0000018420d8b640;
T_70 ;
    %wait E_0000018420d1fbf0;
    %load/vec4 v0000018420d8c8d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.0, 8;
    %load/vec4 v0000018420d8d870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.2, 8;
    %load/vec4 v0000018420d8c0b0_0;
    %load/vec4 v0000018420d8c3d0_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018420d8c290, 0, 4;
T_70.2 ;
    %load/vec4 v0000018420d8c3d0_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000018420d8c290, 4;
    %assign/vec4 v0000018420d8c470_0, 0;
T_70.0 ;
    %jmp T_70;
    .thread T_70;
    .scope S_0000018420d9bec0;
T_71 ;
    %vpi_call/w 5 33 "$readmemh", P_0000018420d9a7a0, v0000018420d99140, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000011111111 {0 0 0};
    %end;
    .thread T_71;
    .scope S_0000018420d96a50;
T_72 ;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0000018420d98f60_0, 0, 12;
    %end;
    .thread T_72, $init;
    .scope S_0000018420d96a50;
T_73 ;
    %wait E_0000018420d1fbf0;
    %load/vec4 v0000018420d99640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.0, 8;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0000018420d98f60_0, 0;
    %jmp T_73.1;
T_73.0 ;
    %load/vec4 v0000018420d99500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.2, 8;
    %load/vec4 v0000018420d993c0_0;
    %assign/vec4 v0000018420d98f60_0, 0;
T_73.2 ;
T_73.1 ;
    %jmp T_73;
    .thread T_73;
    .scope S_0000018420d981c0;
T_74 ;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0000018420d993c0_0, 0, 12;
    %end;
    .thread T_74, $init;
    .scope S_0000018420d981c0;
T_75 ;
    %wait E_0000018420d1fbf0;
    %load/vec4 v0000018420d99320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_75.0, 8;
    %load/vec4 v0000018420d99780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_75.2, 8;
    %load/vec4 v0000018420d99a00_0;
    %load/vec4 v0000018420d990a0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018420d99140, 0, 4;
T_75.2 ;
    %load/vec4 v0000018420d990a0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0000018420d99140, 4;
    %assign/vec4 v0000018420d993c0_0, 0;
T_75.0 ;
    %jmp T_75;
    .thread T_75;
    .scope S_0000018420d8e340;
T_76 ;
    %vpi_call/w 5 33 "$readmemh", P_0000018420cfa2d0, v0000018420d8d050, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000001111111111 {0 0 0};
    %end;
    .thread T_76;
    .scope S_0000018420d8eb10;
T_77 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000018420d8c510_0, 0, 8;
    %end;
    .thread T_77, $init;
    .scope S_0000018420d8eb10;
T_78 ;
    %wait E_0000018420d1fbf0;
    %load/vec4 v0000018420d8cdd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000018420d8c510_0, 0;
    %jmp T_78.1;
T_78.0 ;
    %load/vec4 v0000018420d8c010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.2, 8;
    %load/vec4 v0000018420d8c150_0;
    %assign/vec4 v0000018420d8c510_0, 0;
T_78.2 ;
T_78.1 ;
    %jmp T_78;
    .thread T_78;
    .scope S_0000018420d8f920;
T_79 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000018420d8c150_0, 0, 8;
    %end;
    .thread T_79, $init;
    .scope S_0000018420d8f920;
T_80 ;
    %wait E_0000018420d1fbf0;
    %load/vec4 v0000018420d8de10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.0, 8;
    %load/vec4 v0000018420d8d2d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.2, 8;
    %load/vec4 v0000018420d8d370_0;
    %load/vec4 v0000018420d8deb0_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018420d8d050, 0, 4;
T_80.2 ;
    %load/vec4 v0000018420d8deb0_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000018420d8d050, 4;
    %assign/vec4 v0000018420d8c150_0, 0;
T_80.0 ;
    %jmp T_80;
    .thread T_80;
    .scope S_0000018420d9aa70;
T_81 ;
    %vpi_call/w 5 33 "$readmemh", P_0000018420d9c8a0, v0000018420d99820, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000011111111 {0 0 0};
    %end;
    .thread T_81;
    .scope S_0000018420d9c1e0;
T_82 ;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0000018420d99aa0_0, 0, 12;
    %end;
    .thread T_82, $init;
    .scope S_0000018420d9c1e0;
T_83 ;
    %wait E_0000018420d1fbf0;
    %load/vec4 v0000018420da15d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.0, 8;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0000018420d99aa0_0, 0;
    %jmp T_83.1;
T_83.0 ;
    %load/vec4 v0000018420da1b70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.2, 8;
    %load/vec4 v0000018420da09f0_0;
    %assign/vec4 v0000018420d99aa0_0, 0;
T_83.2 ;
T_83.1 ;
    %jmp T_83;
    .thread T_83;
    .scope S_0000018420d9b880;
T_84 ;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0000018420da09f0_0, 0, 12;
    %end;
    .thread T_84, $init;
    .scope S_0000018420d9b880;
T_85 ;
    %wait E_0000018420d1fbf0;
    %load/vec4 v0000018420da1fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_85.0, 8;
    %load/vec4 v0000018420da0db0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_85.2, 8;
    %load/vec4 v0000018420da1990_0;
    %load/vec4 v0000018420d99c80_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018420d99820, 0, 4;
T_85.2 ;
    %load/vec4 v0000018420d99c80_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0000018420d99820, 4;
    %assign/vec4 v0000018420da09f0_0, 0;
T_85.0 ;
    %jmp T_85;
    .thread T_85;
    .scope S_0000018420d8eca0;
T_86 ;
    %vpi_call/w 5 33 "$readmemh", P_0000018420d93ff0, v0000018420d8dd70, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000001111111111 {0 0 0};
    %end;
    .thread T_86;
    .scope S_0000018420d8e1b0;
T_87 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000018420d8dc30_0, 0, 8;
    %end;
    .thread T_87, $init;
    .scope S_0000018420d8e1b0;
T_88 ;
    %wait E_0000018420d1fbf0;
    %load/vec4 v0000018420d8c970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000018420d8dc30_0, 0;
    %jmp T_88.1;
T_88.0 ;
    %load/vec4 v0000018420d8ca10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.2, 8;
    %load/vec4 v0000018420d8c5b0_0;
    %assign/vec4 v0000018420d8dc30_0, 0;
T_88.2 ;
T_88.1 ;
    %jmp T_88;
    .thread T_88;
    .scope S_0000018420d8ee30;
T_89 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000018420d8c5b0_0, 0, 8;
    %end;
    .thread T_89, $init;
    .scope S_0000018420d8ee30;
T_90 ;
    %wait E_0000018420d1fbf0;
    %load/vec4 v0000018420d8c1f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_90.0, 8;
    %load/vec4 v0000018420d8cab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_90.2, 8;
    %load/vec4 v0000018420d8d910_0;
    %load/vec4 v0000018420d8d4b0_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018420d8dd70, 0, 4;
T_90.2 ;
    %load/vec4 v0000018420d8d4b0_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000018420d8dd70, 4;
    %assign/vec4 v0000018420d8c5b0_0, 0;
T_90.0 ;
    %jmp T_90;
    .thread T_90;
    .scope S_0000018420d9b240;
T_91 ;
    %vpi_call/w 5 33 "$readmemh", P_0000018420da29b0, v0000018420da1c10, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000011111111 {0 0 0};
    %end;
    .thread T_91;
    .scope S_0000018420d9bba0;
T_92 ;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0000018420da0bd0_0, 0, 12;
    %end;
    .thread T_92, $init;
    .scope S_0000018420d9bba0;
T_93 ;
    %wait E_0000018420d1fbf0;
    %load/vec4 v0000018420da2110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_93.0, 8;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0000018420da0bd0_0, 0;
    %jmp T_93.1;
T_93.0 ;
    %load/vec4 v0000018420da2610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_93.2, 8;
    %load/vec4 v0000018420da2570_0;
    %assign/vec4 v0000018420da0bd0_0, 0;
T_93.2 ;
T_93.1 ;
    %jmp T_93;
    .thread T_93;
    .scope S_0000018420d9c690;
T_94 ;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0000018420da2570_0, 0, 12;
    %end;
    .thread T_94, $init;
    .scope S_0000018420d9c690;
T_95 ;
    %wait E_0000018420d1fbf0;
    %load/vec4 v0000018420da2890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_95.0, 8;
    %load/vec4 v0000018420da0b30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_95.2, 8;
    %load/vec4 v0000018420da21b0_0;
    %load/vec4 v0000018420da1cb0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018420da1c10, 0, 4;
T_95.2 ;
    %load/vec4 v0000018420da1cb0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0000018420da1c10, 4;
    %assign/vec4 v0000018420da2570_0, 0;
T_95.0 ;
    %jmp T_95;
    .thread T_95;
    .scope S_0000018420d8f2e0;
T_96 ;
    %vpi_call/w 5 33 "$readmemh", P_0000018420d940e0, v0000018420d8cc90, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000001111111111 {0 0 0};
    %end;
    .thread T_96;
    .scope S_0000018420d8fab0;
T_97 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000018420d8cfb0_0, 0, 8;
    %end;
    .thread T_97, $init;
    .scope S_0000018420d8fab0;
T_98 ;
    %wait E_0000018420d1fbf0;
    %load/vec4 v0000018420d94400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_98.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000018420d8cfb0_0, 0;
    %jmp T_98.1;
T_98.0 ;
    %load/vec4 v0000018420d95080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_98.2, 8;
    %load/vec4 v0000018420d953a0_0;
    %assign/vec4 v0000018420d8cfb0_0, 0;
T_98.2 ;
T_98.1 ;
    %jmp T_98;
    .thread T_98;
    .scope S_0000018420d8f600;
T_99 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000018420d953a0_0, 0, 8;
    %end;
    .thread T_99, $init;
    .scope S_0000018420d8f600;
T_100 ;
    %wait E_0000018420d1fbf0;
    %load/vec4 v0000018420d8daf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_100.0, 8;
    %load/vec4 v0000018420d944a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_100.2, 8;
    %load/vec4 v0000018420d8d9b0_0;
    %load/vec4 v0000018420d8cbf0_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018420d8cc90, 0, 4;
T_100.2 ;
    %load/vec4 v0000018420d8cbf0_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000018420d8cc90, 4;
    %assign/vec4 v0000018420d953a0_0, 0;
T_100.0 ;
    %jmp T_100;
    .thread T_100;
    .scope S_0000018420d9c370;
T_101 ;
    %vpi_call/w 5 33 "$readmemh", P_0000018420da2dc0, v0000018420da1e90, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000011111111 {0 0 0};
    %end;
    .thread T_101;
    .scope S_0000018420d9c050;
T_102 ;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0000018420da1210_0, 0, 12;
    %end;
    .thread T_102, $init;
    .scope S_0000018420d9c050;
T_103 ;
    %wait E_0000018420d1fbf0;
    %load/vec4 v0000018420da2750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_103.0, 8;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0000018420da1210_0, 0;
    %jmp T_103.1;
T_103.0 ;
    %load/vec4 v0000018420da0d10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_103.2, 8;
    %load/vec4 v0000018420da1030_0;
    %assign/vec4 v0000018420da1210_0, 0;
T_103.2 ;
T_103.1 ;
    %jmp T_103;
    .thread T_103;
    .scope S_0000018420d9a8e0;
T_104 ;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0000018420da1030_0, 0, 12;
    %end;
    .thread T_104, $init;
    .scope S_0000018420d9a8e0;
T_105 ;
    %wait E_0000018420d1fbf0;
    %load/vec4 v0000018420da1f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_105.0, 8;
    %load/vec4 v0000018420da27f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_105.2, 8;
    %load/vec4 v0000018420da26b0_0;
    %load/vec4 v0000018420da18f0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018420da1e90, 0, 4;
T_105.2 ;
    %load/vec4 v0000018420da18f0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0000018420da1e90, 4;
    %assign/vec4 v0000018420da1030_0, 0;
T_105.0 ;
    %jmp T_105;
    .thread T_105;
    .scope S_0000018420d8e020;
T_106 ;
    %vpi_call/w 5 33 "$readmemh", P_0000018420d961e0, v0000018420d947c0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000001111111111 {0 0 0};
    %end;
    .thread T_106;
    .scope S_0000018420d8f790;
T_107 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000018420d95440_0, 0, 8;
    %end;
    .thread T_107, $init;
    .scope S_0000018420d8f790;
T_108 ;
    %wait E_0000018420d1fbf0;
    %load/vec4 v0000018420d94540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_108.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000018420d95440_0, 0;
    %jmp T_108.1;
T_108.0 ;
    %load/vec4 v0000018420d95bc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_108.2, 8;
    %load/vec4 v0000018420d94d60_0;
    %assign/vec4 v0000018420d95440_0, 0;
T_108.2 ;
T_108.1 ;
    %jmp T_108;
    .thread T_108;
    .scope S_0000018420d8fc40;
T_109 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000018420d94d60_0, 0, 8;
    %end;
    .thread T_109, $init;
    .scope S_0000018420d8fc40;
T_110 ;
    %wait E_0000018420d1fbf0;
    %load/vec4 v0000018420d94f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_110.0, 8;
    %load/vec4 v0000018420d958a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_110.2, 8;
    %load/vec4 v0000018420d95800_0;
    %load/vec4 v0000018420d94680_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018420d947c0, 0, 4;
T_110.2 ;
    %load/vec4 v0000018420d94680_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000018420d947c0, 4;
    %assign/vec4 v0000018420d94d60_0, 0;
T_110.0 ;
    %jmp T_110;
    .thread T_110;
    .scope S_0000018420d9c500;
T_111 ;
    %vpi_call/w 5 33 "$readmemh", P_0000018420da3270, v0000018420da2390, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000011111111 {0 0 0};
    %end;
    .thread T_111;
    .scope S_0000018420d9b560;
T_112 ;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0000018420da0a90_0, 0, 12;
    %end;
    .thread T_112, $init;
    .scope S_0000018420d9b560;
T_113 ;
    %wait E_0000018420d1fbf0;
    %load/vec4 v0000018420da1490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_113.0, 8;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0000018420da0a90_0, 0;
    %jmp T_113.1;
T_113.0 ;
    %load/vec4 v0000018420da13f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_113.2, 8;
    %load/vec4 v0000018420da1850_0;
    %assign/vec4 v0000018420da0a90_0, 0;
T_113.2 ;
T_113.1 ;
    %jmp T_113;
    .thread T_113;
    .scope S_0000018420d9b0b0;
T_114 ;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0000018420da1850_0, 0, 12;
    %end;
    .thread T_114, $init;
    .scope S_0000018420d9b0b0;
T_115 ;
    %wait E_0000018420d1fbf0;
    %load/vec4 v0000018420da12b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_115.0, 8;
    %load/vec4 v0000018420da1530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_115.2, 8;
    %load/vec4 v0000018420da10d0_0;
    %load/vec4 v0000018420da2430_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018420da2390, 0, 4;
T_115.2 ;
    %load/vec4 v0000018420da2430_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0000018420da2390, 4;
    %assign/vec4 v0000018420da1850_0, 0;
T_115.0 ;
    %jmp T_115;
    .thread T_115;
    .scope S_0000018420d96410;
T_116 ;
    %vpi_call/w 5 33 "$readmemh", P_0000018420d962d0, v0000018420d956c0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000001111111111 {0 0 0};
    %end;
    .thread T_116;
    .scope S_0000018420d8e980;
T_117 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000018420d94860_0, 0, 8;
    %end;
    .thread T_117, $init;
    .scope S_0000018420d8e980;
T_118 ;
    %wait E_0000018420d1fbf0;
    %load/vec4 v0000018420d95620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_118.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000018420d94860_0, 0;
    %jmp T_118.1;
T_118.0 ;
    %load/vec4 v0000018420d94720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_118.2, 8;
    %load/vec4 v0000018420d95760_0;
    %assign/vec4 v0000018420d94860_0, 0;
T_118.2 ;
T_118.1 ;
    %jmp T_118;
    .thread T_118;
    .scope S_0000018420d8e4d0;
T_119 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000018420d95760_0, 0, 8;
    %end;
    .thread T_119, $init;
    .scope S_0000018420d8e4d0;
T_120 ;
    %wait E_0000018420d1fbf0;
    %load/vec4 v0000018420d945e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_120.0, 8;
    %load/vec4 v0000018420d94900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_120.2, 8;
    %load/vec4 v0000018420d94fe0_0;
    %load/vec4 v0000018420d951c0_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018420d956c0, 0, 4;
T_120.2 ;
    %load/vec4 v0000018420d951c0_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000018420d956c0, 4;
    %assign/vec4 v0000018420d95760_0, 0;
T_120.0 ;
    %jmp T_120;
    .thread T_120;
    .scope S_0000018420da4860;
T_121 ;
    %vpi_call/w 5 33 "$readmemh", P_0000018420da2fa0, v0000018420da8f40, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000011111111 {0 0 0};
    %end;
    .thread T_121;
    .scope S_0000018420d9af20;
T_122 ;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0000018420da17b0_0, 0, 12;
    %end;
    .thread T_122, $init;
    .scope S_0000018420d9af20;
T_123 ;
    %wait E_0000018420d1fbf0;
    %load/vec4 v0000018420da8d60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_123.0, 8;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0000018420da17b0_0, 0;
    %jmp T_123.1;
T_123.0 ;
    %load/vec4 v0000018420da8720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_123.2, 8;
    %load/vec4 v0000018420da9c60_0;
    %assign/vec4 v0000018420da17b0_0, 0;
T_123.2 ;
T_123.1 ;
    %jmp T_123;
    .thread T_123;
    .scope S_0000018420d9ad90;
T_124 ;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0000018420da9c60_0, 0, 12;
    %end;
    .thread T_124, $init;
    .scope S_0000018420d9ad90;
T_125 ;
    %wait E_0000018420d1fbf0;
    %load/vec4 v0000018420da94e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_125.0, 8;
    %load/vec4 v0000018420da9580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_125.2, 8;
    %load/vec4 v0000018420da9440_0;
    %load/vec4 v0000018420da89a0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018420da8f40, 0, 4;
T_125.2 ;
    %load/vec4 v0000018420da89a0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0000018420da8f40, 4;
    %assign/vec4 v0000018420da9c60_0, 0;
T_125.0 ;
    %jmp T_125;
    .thread T_125;
    .scope S_0000018420c5a720;
T_126 ;
    %wait E_0000018420d1fbf0;
    %fork t_1, S_0000018420d8a010;
    %jmp t_0;
    .scope S_0000018420d8a010;
t_1 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000018420d04470_0, 0, 32;
T_126.0 ;
    %load/vec4 v0000018420d04470_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_126.1, 5;
    %load/vec4 v0000018420dadc20_0;
    %load/vec4 v0000018420d04470_0;
    %subi 1, 0, 32;
    %pad/s 34;
    %muli 4, 0, 34;
    %part/s 4;
    %ix/load 5, 0, 0;
    %load/vec4 v0000018420d04470_0;
    %pad/s 34;
    %muli 4, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0000018420dadc20_0, 4, 5;
    %load/vec4 v0000018420dac820_0;
    %load/vec4 v0000018420d04470_0;
    %subi 1, 0, 32;
    %part/s 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0000018420d04470_0;
    %assign/vec4/off/d v0000018420dac820_0, 4, 5;
    %load/vec4 v0000018420dac780_0;
    %load/vec4 v0000018420d04470_0;
    %subi 1, 0, 32;
    %part/s 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0000018420d04470_0;
    %assign/vec4/off/d v0000018420dac780_0, 4, 5;
    %load/vec4 v0000018420d04470_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0000018420d04470_0, 0, 32;
    %jmp T_126.0;
T_126.1 ;
    %end;
    .scope S_0000018420c5a720;
t_0 %join;
    %load/vec4 v0000018420dad860_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000018420dadc20_0, 4, 5;
    %load/vec4 v0000018420daba60_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000018420dac820_0, 4, 5;
    %load/vec4 v0000018420dab6a0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000018420dac780_0, 4, 5;
    %jmp T_126;
    .thread T_126;
    .scope S_0000018420c7d530;
T_127 ;
    %delay 10000, 0;
    %load/vec4 v0000018420dacbe0_0;
    %nor/r;
    %store/vec4 v0000018420dacbe0_0, 0, 1;
    %jmp T_127;
    .thread T_127;
    .scope S_0000018420c7d530;
T_128 ;
    %vpi_call/w 3 34 "$dumpfile", "track_view.vcd" {0 0 0};
    %vpi_call/w 3 35 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000018420c7d530 {0 0 0};
    %vpi_call/w 3 36 "$display", "Starting Sim" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018420dacbe0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018420dacc80_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018420dacc80_0, 0, 1;
    %pushi/vec4 1960, 0, 11;
    %store/vec4 v0000018420dacdc0_0, 0, 11;
    %pushi/vec4 1960, 0, 11;
    %store/vec4 v0000018420dae080_0, 0, 11;
    %pushi/vec4 224, 0, 11;
    %store/vec4 v0000018420dad900_0, 0, 11;
    %pushi/vec4 224, 0, 11;
    %store/vec4 v0000018420dae1c0_0, 0, 11;
    %delay 20000, 0;
    %fork t_3, S_0000018420c7d6c0;
    %jmp t_2;
    .scope S_0000018420c7d6c0;
t_3 ;
    %pushi/vec4 30, 0, 32;
    %store/vec4 v0000018420d040b0_0, 0, 32;
T_128.0 ;
    %load/vec4 v0000018420d040b0_0;
    %cmpi/s 120, 0, 32;
    %jmp/0xz T_128.1, 5;
    %fork t_5, S_0000018420c5a590;
    %jmp t_4;
    .scope S_0000018420c5a590;
t_5 ;
    %pushi/vec4 30, 0, 32;
    %store/vec4 v0000018420d03c50_0, 0, 32;
T_128.2 ;
    %load/vec4 v0000018420d03c50_0;
    %cmpi/s 120, 0, 32;
    %jmp/0xz T_128.3, 5;
    %load/vec4 v0000018420d03c50_0;
    %pad/s 11;
    %store/vec4 v0000018420dacfa0_0, 0, 11;
    %load/vec4 v0000018420d040b0_0;
    %pad/s 10;
    %store/vec4 v0000018420dad360_0, 0, 10;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000018420dad9a0_0, 0, 4;
    %delay 20000, 0;
    %load/vec4 v0000018420d03c50_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0000018420d03c50_0, 0, 32;
    %jmp T_128.2;
T_128.3 ;
    %end;
    .scope S_0000018420c7d6c0;
t_4 %join;
    %load/vec4 v0000018420d040b0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0000018420d040b0_0, 0, 32;
    %jmp T_128.0;
T_128.1 ;
    %end;
    .scope S_0000018420c7d530;
t_2 %join;
    %delay 10000000, 0;
    %vpi_call/w 3 58 "$display", "Finishing Sim" {0 0 0};
    %vpi_call/w 3 59 "$finish" {0 0 0};
    %end;
    .thread T_128;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "sim/track_view_tb.sv";
    "src/track_view.sv";
    "src/xilinx_single_port_ram_read_first.v";
