{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1574182145881 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1574182145881 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "pdm_to_pcm 10M08SAE144C8G " "Selected device 10M08SAE144C8G for design \"pdm_to_pcm\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1574182145892 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1574182145913 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1574182145913 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1574182146003 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1574182146006 ""}
{ "Critical Warning" "WFCUDA_FCUDA_SPS_DEVICE_POWER_LIMITATION" "" "Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." {  } {  } 1 16562 "Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." 0 0 "Fitter" 0 -1 1574182146059 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08SAE144C8GES " "Device 10M08SAE144C8GES is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1574182146061 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M04SAE144C8G " "Device 10M04SAE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1574182146061 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16SAE144C8G " "Device 10M16SAE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1574182146061 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25SAE144C8G " "Device 10M25SAE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1574182146061 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1574182146061 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ 16 " "Pin ~ALTERA_TMS~ is reserved at location 16" {  } { { "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/" { { 0 { 0 ""} 0 8154 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1574182146067 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ 18 " "Pin ~ALTERA_TCK~ is reserved at location 18" {  } { { "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/" { { 0 { 0 ""} 0 8156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1574182146067 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ 19 " "Pin ~ALTERA_TDI~ is reserved at location 19" {  } { { "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/" { { 0 { 0 ""} 0 8158 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1574182146067 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ 20 " "Pin ~ALTERA_TDO~ is reserved at location 20" {  } { { "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/" { { 0 { 0 ""} 0 8160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1574182146067 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ 126 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location 126" {  } { { "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/" { { 0 { 0 ""} 0 8162 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1574182146067 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ 129 " "Pin ~ALTERA_nCONFIG~ is reserved at location 129" {  } { { "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/" { { 0 { 0 ""} 0 8164 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1574182146067 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ 136 " "Pin ~ALTERA_nSTATUS~ is reserved at location 136" {  } { { "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/" { { 0 { 0 ""} 0 8166 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1574182146067 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ 138 " "Pin ~ALTERA_CONF_DONE~ is reserved at location 138" {  } { { "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/" { { 0 { 0 ""} 0 8168 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1574182146067 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1574182146067 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1574182146068 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1574182146068 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1574182146068 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1574182146068 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1574182146069 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1574182146108 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_8si1 " "Entity dcfifo_8si1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_2v8:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_2v8:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1574182146602 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_1v8:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_1v8:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1574182146602 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1574182146602 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1574182146602 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "pdm_to_pcm.sdc " "Synopsys Design Constraints File file not found: 'pdm_to_pcm.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1574182146617 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1574182146618 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1574182146641 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1574182146641 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1574182146642 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN 27 (CLK0p, DIFFIO_RX_L18p, DIFFOUT_L18p, High_Speed)) " "Automatically promoted node clk~input (placed in PIN 27 (CLK0p, DIFFIO_RX_L18p, DIFFOUT_L18p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1574182146936 ""}  } { { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/" { { 0 { 0 ""} 0 8123 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1574182146936 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "gen_ACC_clk:gpc\|outclk  " "Automatically promoted node gen_ACC_clk:gpc\|outclk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1574182146936 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "gen_ACC_clk:gpc\|outclk~0 " "Destination node gen_ACC_clk:gpc\|outclk~0" {  } { { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 200 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/" { { 0 { 0 ""} 0 3764 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1574182146936 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "accu_clk_edge\[0\] " "Destination node accu_clk_edge\[0\]" {  } { { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 170 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/" { { 0 { 0 ""} 0 723 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1574182146936 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "always1~0 " "Destination node always1~0" {  } { { "temporary_test_loc" "" { Generic "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/" { { 0 { 0 ""} 0 4188 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1574182146936 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "accum_clk~output " "Destination node accum_clk~output" {  } { { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/" { { 0 { 0 ""} 0 8122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1574182146936 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1574182146936 ""}  } { { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 200 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/" { { 0 { 0 ""} 0 511 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1574182146936 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fifo_rdclk  " "Automatically promoted node fifo_rdclk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1574182146936 ""}  } { { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 68 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/" { { 0 { 0 ""} 0 776 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1574182146936 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pdm_clk_gen  " "Automatically promoted node pdm_clk_gen " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1574182146936 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pdm_clk_gen~0 " "Destination node pdm_clk_gen~0" {  } { { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 128 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/" { { 0 { 0 ""} 0 3758 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1574182146936 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pdm_clk~output " "Destination node pdm_clk~output" {  } { { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/" { { 0 { 0 ""} 0 8119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1574182146936 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1574182146936 ""}  } { { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 128 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/" { { 0 { 0 ""} 0 768 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1574182146936 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1574182147340 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1574182147344 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1574182147344 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1574182147349 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1574182147358 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1574182147366 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1574182147366 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1574182147369 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1574182147494 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1574182147499 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1574182147499 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1574182147633 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1574182147639 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1574182148086 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1574182148524 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1574182148549 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1574182151408 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1574182151409 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1574182154044 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "7e+02 ns 2.9% " "7e+02 ns of routing delay (approximately 2.9% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1574182155164 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "10 " "Router estimated average interconnect usage is 10% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "17 X10_Y0 X20_Y12 " "Router estimated peak interconnect usage is 17% of the available device resources in the region that extends from location X10_Y0 to location X20_Y12" {  } { { "loc" "" { Generic "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/" { { 1 { 0 "Router estimated peak interconnect usage is 17% of the available device resources in the region that extends from location X10_Y0 to location X20_Y12"} { { 12 { 0 ""} 10 0 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1574182155531 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1574182155531 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1574182159168 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1574182159168 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1574182159170 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.29 " "Total time spent on timing analysis during the Fitter is 2.29 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1574182159366 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1574182159396 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1574182159905 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1574182159906 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1574182160505 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1574182161114 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "28 MAX 10 " "28 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "mosi 3.3-V LVCMOS 48 " "Pin mosi uses I/O standard 3.3-V LVCMOS at 48" {  } { { "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { mosi } } } { "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mosi" } } } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/" { { 0 { 0 ""} 0 360 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1574182161259 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ssel 3.3-V LVCMOS 29 " "Pin ssel uses I/O standard 3.3-V LVCMOS at 29" {  } { { "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { ssel } } } { "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ssel" } } } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/" { { 0 { 0 ""} 0 358 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1574182161259 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sck 3.3-V LVCMOS 57 " "Pin sck uses I/O standard 3.3-V LVCMOS at 57" {  } { { "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { sck } } } { "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sck" } } } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/" { { 0 { 0 ""} 0 359 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1574182161259 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "pdm\[21\] 3.3-V LVCMOS 64 " "Pin pdm\[21\] uses I/O standard 3.3-V LVCMOS at 64" {  } { { "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { pdm[21] } } } { "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pdm\[21\]" } } } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 32 0 0 } } { "temporary_test_loc" "" { Generic "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/" { { 0 { 0 ""} 0 352 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1574182161259 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "pdm\[22\] 3.3-V LVCMOS 114 " "Pin pdm\[22\] uses I/O standard 3.3-V LVCMOS at 114" {  } { { "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { pdm[22] } } } { "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pdm\[22\]" } } } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 32 0 0 } } { "temporary_test_loc" "" { Generic "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/" { { 0 { 0 ""} 0 353 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1574182161259 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "pdm\[20\] 3.3-V LVCMOS 80 " "Pin pdm\[20\] uses I/O standard 3.3-V LVCMOS at 80" {  } { { "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { pdm[20] } } } { "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pdm\[20\]" } } } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 32 0 0 } } { "temporary_test_loc" "" { Generic "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/" { { 0 { 0 ""} 0 351 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1574182161259 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "pdm\[23\] 3.3-V LVCMOS 113 " "Pin pdm\[23\] uses I/O standard 3.3-V LVCMOS at 113" {  } { { "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { pdm[23] } } } { "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pdm\[23\]" } } } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 32 0 0 } } { "temporary_test_loc" "" { Generic "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/" { { 0 { 0 ""} 0 354 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1574182161259 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "pdm\[10\] 3.3-V LVCMOS 96 " "Pin pdm\[10\] uses I/O standard 3.3-V LVCMOS at 96" {  } { { "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { pdm[10] } } } { "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pdm\[10\]" } } } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 32 0 0 } } { "temporary_test_loc" "" { Generic "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/" { { 0 { 0 ""} 0 341 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1574182161259 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "pdm\[6\] 3.3-V LVCMOS 89 " "Pin pdm\[6\] uses I/O standard 3.3-V LVCMOS at 89" {  } { { "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { pdm[6] } } } { "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pdm\[6\]" } } } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 32 0 0 } } { "temporary_test_loc" "" { Generic "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/" { { 0 { 0 ""} 0 337 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1574182161259 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "pdm\[2\] 3.3-V LVCMOS 106 " "Pin pdm\[2\] uses I/O standard 3.3-V LVCMOS at 106" {  } { { "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { pdm[2] } } } { "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pdm\[2\]" } } } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 32 0 0 } } { "temporary_test_loc" "" { Generic "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/" { { 0 { 0 ""} 0 333 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1574182161259 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "pdm\[14\] 3.3-V LVCMOS 65 " "Pin pdm\[14\] uses I/O standard 3.3-V LVCMOS at 65" {  } { { "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { pdm[14] } } } { "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pdm\[14\]" } } } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 32 0 0 } } { "temporary_test_loc" "" { Generic "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/" { { 0 { 0 ""} 0 345 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1574182161259 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "pdm\[5\] 3.3-V LVCMOS 88 " "Pin pdm\[5\] uses I/O standard 3.3-V LVCMOS at 88" {  } { { "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { pdm[5] } } } { "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pdm\[5\]" } } } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 32 0 0 } } { "temporary_test_loc" "" { Generic "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/" { { 0 { 0 ""} 0 336 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1574182161259 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "pdm\[9\] 3.3-V LVCMOS 99 " "Pin pdm\[9\] uses I/O standard 3.3-V LVCMOS at 99" {  } { { "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { pdm[9] } } } { "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pdm\[9\]" } } } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 32 0 0 } } { "temporary_test_loc" "" { Generic "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/" { { 0 { 0 ""} 0 340 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1574182161259 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "pdm\[1\] 3.3-V LVCMOS 105 " "Pin pdm\[1\] uses I/O standard 3.3-V LVCMOS at 105" {  } { { "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { pdm[1] } } } { "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pdm\[1\]" } } } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 32 0 0 } } { "temporary_test_loc" "" { Generic "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/" { { 0 { 0 ""} 0 332 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1574182161259 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "pdm\[13\] 3.3-V LVCMOS 97 " "Pin pdm\[13\] uses I/O standard 3.3-V LVCMOS at 97" {  } { { "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { pdm[13] } } } { "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pdm\[13\]" } } } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 32 0 0 } } { "temporary_test_loc" "" { Generic "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/" { { 0 { 0 ""} 0 344 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1574182161259 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "pdm\[4\] 3.3-V LVCMOS 110 " "Pin pdm\[4\] uses I/O standard 3.3-V LVCMOS at 110" {  } { { "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { pdm[4] } } } { "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pdm\[4\]" } } } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 32 0 0 } } { "temporary_test_loc" "" { Generic "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/" { { 0 { 0 ""} 0 335 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1574182161259 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "pdm\[8\] 3.3-V LVCMOS 93 " "Pin pdm\[8\] uses I/O standard 3.3-V LVCMOS at 93" {  } { { "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { pdm[8] } } } { "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pdm\[8\]" } } } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 32 0 0 } } { "temporary_test_loc" "" { Generic "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/" { { 0 { 0 ""} 0 339 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1574182161259 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "pdm\[0\] 3.3-V LVCMOS 101 " "Pin pdm\[0\] uses I/O standard 3.3-V LVCMOS at 101" {  } { { "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { pdm[0] } } } { "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pdm\[0\]" } } } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 32 0 0 } } { "temporary_test_loc" "" { Generic "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/" { { 0 { 0 ""} 0 331 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1574182161259 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "pdm\[12\] 3.3-V LVCMOS 90 " "Pin pdm\[12\] uses I/O standard 3.3-V LVCMOS at 90" {  } { { "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { pdm[12] } } } { "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pdm\[12\]" } } } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 32 0 0 } } { "temporary_test_loc" "" { Generic "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/" { { 0 { 0 ""} 0 343 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1574182161259 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "pdm\[11\] 3.3-V LVCMOS 91 " "Pin pdm\[11\] uses I/O standard 3.3-V LVCMOS at 91" {  } { { "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { pdm[11] } } } { "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pdm\[11\]" } } } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 32 0 0 } } { "temporary_test_loc" "" { Generic "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/" { { 0 { 0 ""} 0 342 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1574182161259 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "pdm\[7\] 3.3-V LVCMOS 92 " "Pin pdm\[7\] uses I/O standard 3.3-V LVCMOS at 92" {  } { { "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { pdm[7] } } } { "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pdm\[7\]" } } } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 32 0 0 } } { "temporary_test_loc" "" { Generic "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/" { { 0 { 0 ""} 0 338 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1574182161259 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "pdm\[3\] 3.3-V LVCMOS 66 " "Pin pdm\[3\] uses I/O standard 3.3-V LVCMOS at 66" {  } { { "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { pdm[3] } } } { "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pdm\[3\]" } } } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 32 0 0 } } { "temporary_test_loc" "" { Generic "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/" { { 0 { 0 ""} 0 334 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1574182161259 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "pdm\[15\] 3.3-V LVCMOS 118 " "Pin pdm\[15\] uses I/O standard 3.3-V LVCMOS at 118" {  } { { "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { pdm[15] } } } { "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pdm\[15\]" } } } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 32 0 0 } } { "temporary_test_loc" "" { Generic "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/" { { 0 { 0 ""} 0 346 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1574182161259 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "pdm\[17\] 3.3-V LVCMOS 102 " "Pin pdm\[17\] uses I/O standard 3.3-V LVCMOS at 102" {  } { { "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { pdm[17] } } } { "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pdm\[17\]" } } } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 32 0 0 } } { "temporary_test_loc" "" { Generic "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/" { { 0 { 0 ""} 0 348 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1574182161259 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "pdm\[18\] 3.3-V LVCMOS 100 " "Pin pdm\[18\] uses I/O standard 3.3-V LVCMOS at 100" {  } { { "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { pdm[18] } } } { "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pdm\[18\]" } } } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 32 0 0 } } { "temporary_test_loc" "" { Generic "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/" { { 0 { 0 ""} 0 349 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1574182161259 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "pdm\[16\] 3.3-V LVCMOS 112 " "Pin pdm\[16\] uses I/O standard 3.3-V LVCMOS at 112" {  } { { "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { pdm[16] } } } { "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pdm\[16\]" } } } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 32 0 0 } } { "temporary_test_loc" "" { Generic "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/" { { 0 { 0 ""} 0 347 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1574182161259 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "pdm\[19\] 3.3-V LVCMOS 98 " "Pin pdm\[19\] uses I/O standard 3.3-V LVCMOS at 98" {  } { { "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { pdm[19] } } } { "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pdm\[19\]" } } } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 32 0 0 } } { "temporary_test_loc" "" { Generic "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/" { { 0 { 0 ""} 0 350 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1574182161259 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "pdm\[24\] 3.3-V LVCMOS 119 " "Pin pdm\[24\] uses I/O standard 3.3-V LVCMOS at 119" {  } { { "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { pdm[24] } } } { "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pdm\[24\]" } } } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 32 0 0 } } { "temporary_test_loc" "" { Generic "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/" { { 0 { 0 ""} 0 355 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1574182161259 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1574182161259 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/output_files/pdm_to_pcm.fit.smsg " "Generated suppressed messages file /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/output_files/pdm_to_pcm.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1574182161409 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1894 " "Peak virtual memory: 1894 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574182161844 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 19 11:49:21 2019 " "Processing ended: Tue Nov 19 11:49:21 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574182161844 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574182161844 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574182161844 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1574182161844 ""}
