

================================================================
== Vitis HLS Report for 'ISPpipeline_Block_entry1_proc'
================================================================
* Date:           Wed Sep  4 19:39:18 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        isppipeline.prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.30 ns|  3.239 ns|     0.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       14|       14|  46.200 ns|  46.200 ns|   14|   14|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|       2|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     3|     199|     146|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     227|    -|
|Register         |        -|     -|     256|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     3|     455|     375|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |             Instance             |             Module            | BRAM_18K| DSP|  FF | LUT | URAM|
    +----------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |fmul_32ns_32ns_32_8_max_dsp_1_U5  |fmul_32ns_32ns_32_8_max_dsp_1  |        0|   3|  199|  146|    0|
    |uitofp_32ns_32_7_no_dsp_1_U6      |uitofp_32ns_32_7_no_dsp_1      |        0|   0|    0|    0|    0|
    +----------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |Total                             |                               |        0|   3|  199|  146|    0|
    +----------------------------------+-------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------+----+-----------+-----+-----------+
    |     Name     | LUT| Input Size| Bits| Total Bits|
    +--------------+----+-----------+-----+-----------+
    |ap_NS_fsm     |  65|         16|    1|         16|
    |ap_done       |   9|          2|    1|          2|
    |ap_return_0   |   9|          2|   11|         22|
    |ap_return_1   |   9|          2|   11|         22|
    |ap_return_10  |   9|          2|   32|         64|
    |ap_return_11  |   9|          2|   11|         22|
    |ap_return_12  |   9|          2|   11|         22|
    |ap_return_13  |   9|          2|   11|         22|
    |ap_return_14  |   9|          2|   11|         22|
    |ap_return_15  |   9|          2|   11|         22|
    |ap_return_16  |   9|          2|   11|         22|
    |ap_return_2   |   9|          2|   11|         22|
    |ap_return_3   |   9|          2|   11|         22|
    |ap_return_4   |   9|          2|   11|         22|
    |ap_return_5   |   9|          2|   11|         22|
    |ap_return_6   |   9|          2|   11|         22|
    |ap_return_7   |   9|          2|   11|         22|
    |ap_return_8   |   9|          2|   11|         22|
    |ap_return_9   |   9|          2|   11|         22|
    +--------------+----+-----------+-----+-----------+
    |Total         | 227|         52|  210|        434|
    +--------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+----+----+-----+-----------+
    |        Name       | FF | LUT| Bits| Const Bits|
    +-------------------+----+----+-----+-----------+
    |ap_CS_fsm          |  15|   0|   15|          0|
    |ap_done_reg        |   1|   0|    1|          0|
    |ap_return_0_preg   |  11|   0|   11|          0|
    |ap_return_10_preg  |  32|   0|   32|          0|
    |ap_return_11_preg  |  11|   0|   11|          0|
    |ap_return_12_preg  |  11|   0|   11|          0|
    |ap_return_13_preg  |  11|   0|   11|          0|
    |ap_return_14_preg  |  11|   0|   11|          0|
    |ap_return_15_preg  |  11|   0|   11|          0|
    |ap_return_16_preg  |  11|   0|   11|          0|
    |ap_return_1_preg   |  11|   0|   11|          0|
    |ap_return_2_preg   |  11|   0|   11|          0|
    |ap_return_3_preg   |  11|   0|   11|          0|
    |ap_return_4_preg   |  11|   0|   11|          0|
    |ap_return_5_preg   |  11|   0|   11|          0|
    |ap_return_6_preg   |  11|   0|   11|          0|
    |ap_return_7_preg   |  11|   0|   11|          0|
    |ap_return_8_preg   |  11|   0|   11|          0|
    |ap_return_9_preg   |  11|   0|   11|          0|
    |conv_reg_152       |  32|   0|   32|          0|
    +-------------------+----+----+-----+-----------+
    |Total              | 256|   0|  256|          0|
    +-------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+-------------------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+--------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  ISPpipeline_Block_entry1_proc|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  ISPpipeline_Block_entry1_proc|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  ISPpipeline_Block_entry1_proc|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  ISPpipeline_Block_entry1_proc|  return value|
|ap_continue   |   in|    1|  ap_ctrl_hs|  ISPpipeline_Block_entry1_proc|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  ISPpipeline_Block_entry1_proc|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  ISPpipeline_Block_entry1_proc|  return value|
|ap_return_0   |  out|   11|  ap_ctrl_hs|  ISPpipeline_Block_entry1_proc|  return value|
|ap_return_1   |  out|   11|  ap_ctrl_hs|  ISPpipeline_Block_entry1_proc|  return value|
|ap_return_2   |  out|   11|  ap_ctrl_hs|  ISPpipeline_Block_entry1_proc|  return value|
|ap_return_3   |  out|   11|  ap_ctrl_hs|  ISPpipeline_Block_entry1_proc|  return value|
|ap_return_4   |  out|   11|  ap_ctrl_hs|  ISPpipeline_Block_entry1_proc|  return value|
|ap_return_5   |  out|   11|  ap_ctrl_hs|  ISPpipeline_Block_entry1_proc|  return value|
|ap_return_6   |  out|   11|  ap_ctrl_hs|  ISPpipeline_Block_entry1_proc|  return value|
|ap_return_7   |  out|   11|  ap_ctrl_hs|  ISPpipeline_Block_entry1_proc|  return value|
|ap_return_8   |  out|   11|  ap_ctrl_hs|  ISPpipeline_Block_entry1_proc|  return value|
|ap_return_9   |  out|   11|  ap_ctrl_hs|  ISPpipeline_Block_entry1_proc|  return value|
|ap_return_10  |  out|   32|  ap_ctrl_hs|  ISPpipeline_Block_entry1_proc|  return value|
|ap_return_11  |  out|   11|  ap_ctrl_hs|  ISPpipeline_Block_entry1_proc|  return value|
|ap_return_12  |  out|   11|  ap_ctrl_hs|  ISPpipeline_Block_entry1_proc|  return value|
|ap_return_13  |  out|   11|  ap_ctrl_hs|  ISPpipeline_Block_entry1_proc|  return value|
|ap_return_14  |  out|   11|  ap_ctrl_hs|  ISPpipeline_Block_entry1_proc|  return value|
|ap_return_15  |  out|   11|  ap_ctrl_hs|  ISPpipeline_Block_entry1_proc|  return value|
|ap_return_16  |  out|   11|  ap_ctrl_hs|  ISPpipeline_Block_entry1_proc|  return value|
|height        |   in|   11|     ap_none|                         height|        scalar|
|width         |   in|   11|     ap_none|                          width|        scalar|
|pawb          |   in|   16|     ap_none|                           pawb|        scalar|
+--------------+-----+-----+------------+-------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.23>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%pawb_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %pawb" [../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_structs.hpp:614]   --->   Operation 16 'read' 'pawb_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln364 = zext i16 %pawb_read" [../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:364]   --->   Operation 17 'zext' 'zext_ln364' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [7/7] (3.23ns)   --->   "%conv = uitofp i32 %zext_ln364" [../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:364]   --->   Operation 18 'uitofp' 'conv' <Predicate = true> <Delay = 3.23> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 3.23> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.23>
ST_2 : Operation 19 [6/7] (3.23ns)   --->   "%conv = uitofp i32 %zext_ln364" [../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:364]   --->   Operation 19 'uitofp' 'conv' <Predicate = true> <Delay = 3.23> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 3.23> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.23>
ST_3 : Operation 20 [5/7] (3.23ns)   --->   "%conv = uitofp i32 %zext_ln364" [../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:364]   --->   Operation 20 'uitofp' 'conv' <Predicate = true> <Delay = 3.23> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 3.23> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.23>
ST_4 : Operation 21 [4/7] (3.23ns)   --->   "%conv = uitofp i32 %zext_ln364" [../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:364]   --->   Operation 21 'uitofp' 'conv' <Predicate = true> <Delay = 3.23> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 3.23> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.23>
ST_5 : Operation 22 [3/7] (3.23ns)   --->   "%conv = uitofp i32 %zext_ln364" [../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:364]   --->   Operation 22 'uitofp' 'conv' <Predicate = true> <Delay = 3.23> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 3.23> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.23>
ST_6 : Operation 23 [2/7] (3.23ns)   --->   "%conv = uitofp i32 %zext_ln364" [../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:364]   --->   Operation 23 'uitofp' 'conv' <Predicate = true> <Delay = 3.23> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 3.23> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.23>
ST_7 : Operation 24 [1/7] (3.23ns)   --->   "%conv = uitofp i32 %zext_ln364" [../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:364]   --->   Operation 24 'uitofp' 'conv' <Predicate = true> <Delay = 3.23> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 3.23> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.72>
ST_8 : Operation 25 [8/8] (1.72ns)   --->   "%thresh = fmul i32 %conv, i32 0.00390625" [../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:364]   --->   Operation 25 'fmul' 'thresh' <Predicate = true> <Delay = 1.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.72>
ST_9 : Operation 26 [7/8] (1.72ns)   --->   "%thresh = fmul i32 %conv, i32 0.00390625" [../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:364]   --->   Operation 26 'fmul' 'thresh' <Predicate = true> <Delay = 1.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.72>
ST_10 : Operation 27 [6/8] (1.72ns)   --->   "%thresh = fmul i32 %conv, i32 0.00390625" [../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:364]   --->   Operation 27 'fmul' 'thresh' <Predicate = true> <Delay = 1.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 1.72>
ST_11 : Operation 28 [5/8] (1.72ns)   --->   "%thresh = fmul i32 %conv, i32 0.00390625" [../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:364]   --->   Operation 28 'fmul' 'thresh' <Predicate = true> <Delay = 1.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 1.72>
ST_12 : Operation 29 [4/8] (1.72ns)   --->   "%thresh = fmul i32 %conv, i32 0.00390625" [../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:364]   --->   Operation 29 'fmul' 'thresh' <Predicate = true> <Delay = 1.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 1.72>
ST_13 : Operation 30 [3/8] (1.72ns)   --->   "%thresh = fmul i32 %conv, i32 0.00390625" [../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:364]   --->   Operation 30 'fmul' 'thresh' <Predicate = true> <Delay = 1.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 1.72>
ST_14 : Operation 31 [2/8] (1.72ns)   --->   "%thresh = fmul i32 %conv, i32 0.00390625" [../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:364]   --->   Operation 31 'fmul' 'thresh' <Predicate = true> <Delay = 1.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 1.72>
ST_15 : Operation 32 [1/1] (0.00ns)   --->   "%width_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %width" [../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_structs.hpp:614]   --->   Operation 32 'read' 'width_read' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 33 [1/1] (0.00ns)   --->   "%height_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %height" [../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_structs.hpp:614]   --->   Operation 33 'read' 'height_read' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 34 [1/8] (1.72ns)   --->   "%thresh = fmul i32 %conv, i32 0.00390625" [../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:364]   --->   Operation 34 'fmul' 'thresh' <Predicate = true> <Delay = 1.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 35 [1/1] (0.00ns)   --->   "%mrv_s = insertvalue i208 <undef>, i11 %height_read" [../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_structs.hpp:614]   --->   Operation 35 'insertvalue' 'mrv_s' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 36 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i208 %mrv_s, i11 %width_read" [../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_structs.hpp:614]   --->   Operation 36 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 37 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i208 %mrv_1, i11 %height_read" [../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_structs.hpp:614]   --->   Operation 37 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 38 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i208 %mrv_2, i11 %width_read" [../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_structs.hpp:614]   --->   Operation 38 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 39 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i208 %mrv_3, i11 %height_read" [../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_structs.hpp:614]   --->   Operation 39 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 40 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue i208 %mrv_4, i11 %width_read" [../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_structs.hpp:614]   --->   Operation 40 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 41 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue i208 %mrv_5, i11 %height_read" [../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_structs.hpp:614]   --->   Operation 41 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 42 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue i208 %mrv_6, i11 %width_read" [../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_structs.hpp:614]   --->   Operation 42 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 43 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue i208 %mrv_7, i11 %height_read" [../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_structs.hpp:614]   --->   Operation 43 'insertvalue' 'mrv_8' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 44 [1/1] (0.00ns)   --->   "%mrv_9 = insertvalue i208 %mrv_8, i11 %width_read" [../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_structs.hpp:614]   --->   Operation 44 'insertvalue' 'mrv_9' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 45 [1/1] (0.00ns)   --->   "%mrv_10 = insertvalue i208 %mrv_9, i32 %thresh" [../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_structs.hpp:614]   --->   Operation 45 'insertvalue' 'mrv_10' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 46 [1/1] (0.00ns)   --->   "%mrv_11 = insertvalue i208 %mrv_10, i11 %height_read" [../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_structs.hpp:614]   --->   Operation 46 'insertvalue' 'mrv_11' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 47 [1/1] (0.00ns)   --->   "%mrv_12 = insertvalue i208 %mrv_11, i11 %width_read" [../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_structs.hpp:614]   --->   Operation 47 'insertvalue' 'mrv_12' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 48 [1/1] (0.00ns)   --->   "%mrv_13 = insertvalue i208 %mrv_12, i11 %height_read" [../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_structs.hpp:614]   --->   Operation 48 'insertvalue' 'mrv_13' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 49 [1/1] (0.00ns)   --->   "%mrv_14 = insertvalue i208 %mrv_13, i11 %width_read" [../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_structs.hpp:614]   --->   Operation 49 'insertvalue' 'mrv_14' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 50 [1/1] (0.00ns)   --->   "%mrv_15 = insertvalue i208 %mrv_14, i11 %height_read" [../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_structs.hpp:614]   --->   Operation 50 'insertvalue' 'mrv_15' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 51 [1/1] (0.00ns)   --->   "%mrv_16 = insertvalue i208 %mrv_15, i11 %width_read" [../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_structs.hpp:614]   --->   Operation 51 'insertvalue' 'mrv_16' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 52 [1/1] (0.00ns)   --->   "%ret_ln614 = ret i208 %mrv_16" [../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_structs.hpp:614]   --->   Operation 52 'ret' 'ret_ln614' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ pawb]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
pawb_read   (read       ) [ 0000000000000000]
zext_ln364  (zext       ) [ 0011111100000000]
conv        (uitofp     ) [ 0000000011111111]
width_read  (read       ) [ 0000000000000000]
height_read (read       ) [ 0000000000000000]
thresh      (fmul       ) [ 0000000000000000]
mrv_s       (insertvalue) [ 0000000000000000]
mrv_1       (insertvalue) [ 0000000000000000]
mrv_2       (insertvalue) [ 0000000000000000]
mrv_3       (insertvalue) [ 0000000000000000]
mrv_4       (insertvalue) [ 0000000000000000]
mrv_5       (insertvalue) [ 0000000000000000]
mrv_6       (insertvalue) [ 0000000000000000]
mrv_7       (insertvalue) [ 0000000000000000]
mrv_8       (insertvalue) [ 0000000000000000]
mrv_9       (insertvalue) [ 0000000000000000]
mrv_10      (insertvalue) [ 0000000000000000]
mrv_11      (insertvalue) [ 0000000000000000]
mrv_12      (insertvalue) [ 0000000000000000]
mrv_13      (insertvalue) [ 0000000000000000]
mrv_14      (insertvalue) [ 0000000000000000]
mrv_15      (insertvalue) [ 0000000000000000]
mrv_16      (insertvalue) [ 0000000000000000]
ret_ln614   (ret        ) [ 0000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="height">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="height"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="width">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="width"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="pawb">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pawb"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i11"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1004" name="pawb_read_read_fu_14">
<pin_list>
<pin id="15" dir="0" index="0" bw="16" slack="0"/>
<pin id="16" dir="0" index="1" bw="16" slack="0"/>
<pin id="17" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="pawb_read/1 "/>
</bind>
</comp>

<comp id="20" class="1004" name="width_read_read_fu_20">
<pin_list>
<pin id="21" dir="0" index="0" bw="11" slack="0"/>
<pin id="22" dir="0" index="1" bw="11" slack="0"/>
<pin id="23" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="width_read/15 "/>
</bind>
</comp>

<comp id="26" class="1004" name="height_read_read_fu_26">
<pin_list>
<pin id="27" dir="0" index="0" bw="11" slack="0"/>
<pin id="28" dir="0" index="1" bw="11" slack="0"/>
<pin id="29" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="height_read/15 "/>
</bind>
</comp>

<comp id="32" class="1004" name="grp_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="32" slack="1"/>
<pin id="34" dir="0" index="1" bw="32" slack="0"/>
<pin id="35" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="thresh/8 "/>
</bind>
</comp>

<comp id="37" class="1004" name="grp_fu_37">
<pin_list>
<pin id="38" dir="0" index="0" bw="16" slack="0"/>
<pin id="39" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="uitofp(38) " fcode="uitofp"/>
<opset="conv/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="zext_ln364_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="16" slack="0"/>
<pin id="42" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln364/1 "/>
</bind>
</comp>

<comp id="45" class="1004" name="mrv_s_fu_45">
<pin_list>
<pin id="46" dir="0" index="0" bw="208" slack="0"/>
<pin id="47" dir="0" index="1" bw="11" slack="0"/>
<pin id="48" dir="1" index="2" bw="208" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_s/15 "/>
</bind>
</comp>

<comp id="51" class="1004" name="mrv_1_fu_51">
<pin_list>
<pin id="52" dir="0" index="0" bw="208" slack="0"/>
<pin id="53" dir="0" index="1" bw="11" slack="0"/>
<pin id="54" dir="1" index="2" bw="208" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/15 "/>
</bind>
</comp>

<comp id="57" class="1004" name="mrv_2_fu_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="208" slack="0"/>
<pin id="59" dir="0" index="1" bw="11" slack="0"/>
<pin id="60" dir="1" index="2" bw="208" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/15 "/>
</bind>
</comp>

<comp id="63" class="1004" name="mrv_3_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="208" slack="0"/>
<pin id="65" dir="0" index="1" bw="11" slack="0"/>
<pin id="66" dir="1" index="2" bw="208" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/15 "/>
</bind>
</comp>

<comp id="69" class="1004" name="mrv_4_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="208" slack="0"/>
<pin id="71" dir="0" index="1" bw="11" slack="0"/>
<pin id="72" dir="1" index="2" bw="208" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_4/15 "/>
</bind>
</comp>

<comp id="75" class="1004" name="mrv_5_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="208" slack="0"/>
<pin id="77" dir="0" index="1" bw="11" slack="0"/>
<pin id="78" dir="1" index="2" bw="208" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_5/15 "/>
</bind>
</comp>

<comp id="81" class="1004" name="mrv_6_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="208" slack="0"/>
<pin id="83" dir="0" index="1" bw="11" slack="0"/>
<pin id="84" dir="1" index="2" bw="208" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_6/15 "/>
</bind>
</comp>

<comp id="87" class="1004" name="mrv_7_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="208" slack="0"/>
<pin id="89" dir="0" index="1" bw="11" slack="0"/>
<pin id="90" dir="1" index="2" bw="208" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_7/15 "/>
</bind>
</comp>

<comp id="93" class="1004" name="mrv_8_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="208" slack="0"/>
<pin id="95" dir="0" index="1" bw="11" slack="0"/>
<pin id="96" dir="1" index="2" bw="208" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_8/15 "/>
</bind>
</comp>

<comp id="99" class="1004" name="mrv_9_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="208" slack="0"/>
<pin id="101" dir="0" index="1" bw="11" slack="0"/>
<pin id="102" dir="1" index="2" bw="208" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_9/15 "/>
</bind>
</comp>

<comp id="105" class="1004" name="mrv_10_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="208" slack="0"/>
<pin id="107" dir="0" index="1" bw="32" slack="0"/>
<pin id="108" dir="1" index="2" bw="208" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_10/15 "/>
</bind>
</comp>

<comp id="111" class="1004" name="mrv_11_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="208" slack="0"/>
<pin id="113" dir="0" index="1" bw="11" slack="0"/>
<pin id="114" dir="1" index="2" bw="208" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_11/15 "/>
</bind>
</comp>

<comp id="117" class="1004" name="mrv_12_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="208" slack="0"/>
<pin id="119" dir="0" index="1" bw="11" slack="0"/>
<pin id="120" dir="1" index="2" bw="208" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_12/15 "/>
</bind>
</comp>

<comp id="123" class="1004" name="mrv_13_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="208" slack="0"/>
<pin id="125" dir="0" index="1" bw="11" slack="0"/>
<pin id="126" dir="1" index="2" bw="208" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_13/15 "/>
</bind>
</comp>

<comp id="129" class="1004" name="mrv_14_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="208" slack="0"/>
<pin id="131" dir="0" index="1" bw="11" slack="0"/>
<pin id="132" dir="1" index="2" bw="208" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_14/15 "/>
</bind>
</comp>

<comp id="135" class="1004" name="mrv_15_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="208" slack="0"/>
<pin id="137" dir="0" index="1" bw="11" slack="0"/>
<pin id="138" dir="1" index="2" bw="208" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_15/15 "/>
</bind>
</comp>

<comp id="141" class="1004" name="mrv_16_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="208" slack="0"/>
<pin id="143" dir="0" index="1" bw="11" slack="0"/>
<pin id="144" dir="1" index="2" bw="208" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_16/15 "/>
</bind>
</comp>

<comp id="147" class="1005" name="zext_ln364_reg_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="32" slack="1"/>
<pin id="149" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln364 "/>
</bind>
</comp>

<comp id="152" class="1005" name="conv_reg_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="1"/>
<pin id="154" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="18"><net_src comp="6" pin="0"/><net_sink comp="14" pin=0"/></net>

<net id="19"><net_src comp="4" pin="0"/><net_sink comp="14" pin=1"/></net>

<net id="24"><net_src comp="10" pin="0"/><net_sink comp="20" pin=0"/></net>

<net id="25"><net_src comp="2" pin="0"/><net_sink comp="20" pin=1"/></net>

<net id="30"><net_src comp="10" pin="0"/><net_sink comp="26" pin=0"/></net>

<net id="31"><net_src comp="0" pin="0"/><net_sink comp="26" pin=1"/></net>

<net id="36"><net_src comp="8" pin="0"/><net_sink comp="32" pin=1"/></net>

<net id="43"><net_src comp="14" pin="2"/><net_sink comp="40" pin=0"/></net>

<net id="44"><net_src comp="40" pin="1"/><net_sink comp="37" pin=0"/></net>

<net id="49"><net_src comp="12" pin="0"/><net_sink comp="45" pin=0"/></net>

<net id="50"><net_src comp="26" pin="2"/><net_sink comp="45" pin=1"/></net>

<net id="55"><net_src comp="45" pin="2"/><net_sink comp="51" pin=0"/></net>

<net id="56"><net_src comp="20" pin="2"/><net_sink comp="51" pin=1"/></net>

<net id="61"><net_src comp="51" pin="2"/><net_sink comp="57" pin=0"/></net>

<net id="62"><net_src comp="26" pin="2"/><net_sink comp="57" pin=1"/></net>

<net id="67"><net_src comp="57" pin="2"/><net_sink comp="63" pin=0"/></net>

<net id="68"><net_src comp="20" pin="2"/><net_sink comp="63" pin=1"/></net>

<net id="73"><net_src comp="63" pin="2"/><net_sink comp="69" pin=0"/></net>

<net id="74"><net_src comp="26" pin="2"/><net_sink comp="69" pin=1"/></net>

<net id="79"><net_src comp="69" pin="2"/><net_sink comp="75" pin=0"/></net>

<net id="80"><net_src comp="20" pin="2"/><net_sink comp="75" pin=1"/></net>

<net id="85"><net_src comp="75" pin="2"/><net_sink comp="81" pin=0"/></net>

<net id="86"><net_src comp="26" pin="2"/><net_sink comp="81" pin=1"/></net>

<net id="91"><net_src comp="81" pin="2"/><net_sink comp="87" pin=0"/></net>

<net id="92"><net_src comp="20" pin="2"/><net_sink comp="87" pin=1"/></net>

<net id="97"><net_src comp="87" pin="2"/><net_sink comp="93" pin=0"/></net>

<net id="98"><net_src comp="26" pin="2"/><net_sink comp="93" pin=1"/></net>

<net id="103"><net_src comp="93" pin="2"/><net_sink comp="99" pin=0"/></net>

<net id="104"><net_src comp="20" pin="2"/><net_sink comp="99" pin=1"/></net>

<net id="109"><net_src comp="99" pin="2"/><net_sink comp="105" pin=0"/></net>

<net id="110"><net_src comp="32" pin="2"/><net_sink comp="105" pin=1"/></net>

<net id="115"><net_src comp="105" pin="2"/><net_sink comp="111" pin=0"/></net>

<net id="116"><net_src comp="26" pin="2"/><net_sink comp="111" pin=1"/></net>

<net id="121"><net_src comp="111" pin="2"/><net_sink comp="117" pin=0"/></net>

<net id="122"><net_src comp="20" pin="2"/><net_sink comp="117" pin=1"/></net>

<net id="127"><net_src comp="117" pin="2"/><net_sink comp="123" pin=0"/></net>

<net id="128"><net_src comp="26" pin="2"/><net_sink comp="123" pin=1"/></net>

<net id="133"><net_src comp="123" pin="2"/><net_sink comp="129" pin=0"/></net>

<net id="134"><net_src comp="20" pin="2"/><net_sink comp="129" pin=1"/></net>

<net id="139"><net_src comp="129" pin="2"/><net_sink comp="135" pin=0"/></net>

<net id="140"><net_src comp="26" pin="2"/><net_sink comp="135" pin=1"/></net>

<net id="145"><net_src comp="135" pin="2"/><net_sink comp="141" pin=0"/></net>

<net id="146"><net_src comp="20" pin="2"/><net_sink comp="141" pin=1"/></net>

<net id="150"><net_src comp="40" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="151"><net_src comp="147" pin="1"/><net_sink comp="37" pin=0"/></net>

<net id="155"><net_src comp="37" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="156"><net_src comp="152" pin="1"/><net_sink comp="32" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: ISPpipeline_Block_entry1_proc : height | {15 }
	Port: ISPpipeline_Block_entry1_proc : width | {15 }
	Port: ISPpipeline_Block_entry1_proc : pawb | {1 }
  - Chain level:
	State 1
		conv : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
		mrv_1 : 1
		mrv_2 : 2
		mrv_3 : 3
		mrv_4 : 4
		mrv_5 : 5
		mrv_6 : 6
		mrv_7 : 7
		mrv_8 : 8
		mrv_9 : 9
		mrv_10 : 10
		mrv_11 : 11
		mrv_12 : 12
		mrv_13 : 13
		mrv_14 : 14
		mrv_15 : 15
		mrv_16 : 16
		ret_ln614 : 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|   fmul   |        grp_fu_32       |    3    |   199   |   146   |
|----------|------------------------|---------|---------|---------|
|          |  pawb_read_read_fu_14  |    0    |    0    |    0    |
|   read   |  width_read_read_fu_20 |    0    |    0    |    0    |
|          | height_read_read_fu_26 |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|  uitofp  |        grp_fu_37       |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   zext   |    zext_ln364_fu_40    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |       mrv_s_fu_45      |    0    |    0    |    0    |
|          |       mrv_1_fu_51      |    0    |    0    |    0    |
|          |       mrv_2_fu_57      |    0    |    0    |    0    |
|          |       mrv_3_fu_63      |    0    |    0    |    0    |
|          |       mrv_4_fu_69      |    0    |    0    |    0    |
|          |       mrv_5_fu_75      |    0    |    0    |    0    |
|          |       mrv_6_fu_81      |    0    |    0    |    0    |
|          |       mrv_7_fu_87      |    0    |    0    |    0    |
|insertvalue|       mrv_8_fu_93      |    0    |    0    |    0    |
|          |       mrv_9_fu_99      |    0    |    0    |    0    |
|          |      mrv_10_fu_105     |    0    |    0    |    0    |
|          |      mrv_11_fu_111     |    0    |    0    |    0    |
|          |      mrv_12_fu_117     |    0    |    0    |    0    |
|          |      mrv_13_fu_123     |    0    |    0    |    0    |
|          |      mrv_14_fu_129     |    0    |    0    |    0    |
|          |      mrv_15_fu_135     |    0    |    0    |    0    |
|          |      mrv_16_fu_141     |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |    3    |   199   |   146   |
|----------|------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|   conv_reg_152   |   32   |
|zext_ln364_reg_147|   32   |
+------------------+--------+
|       Total      |   64   |
+------------------+--------+

* Multiplexer (MUX) list: 
|-----------|------|------|------|--------||---------||---------|
|    Comp   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------|------|------|------|--------||---------||---------|
| grp_fu_37 |  p0  |   2  |  16  |   32   ||    9    |
|-----------|------|------|------|--------||---------||---------|
|   Total   |      |      |      |   32   ||  0.427  ||    9    |
|-----------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |   199  |   146  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |    9   |
|  Register |    -   |    -   |   64   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    0   |   263  |   155  |
+-----------+--------+--------+--------+--------+
