rom4.v,verilog,xil_defaultlib,../../../../lab7.srcs/sources_1/ip/rom4/sim/rom4.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
