<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RealTime_Home: Tcc Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(initResizable);
/* @license-end */</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">RealTime_Home
   &#160;<span id="projectnumber">2.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('struct_tcc.html','');});
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">Tcc Struct Reference<div class="ingroups"><a class="el" href="group___s_a_m_d21___t_c_c.html">Timer Counter Control</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>TCC hardware registers.  
 <a href="struct_tcc.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="tcc_8h_source.html">tcc.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:aa651e8406e628b45f41caf390b339049"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_t_c_c___c_t_r_l_a___type.html">TCC_CTRLA_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_tcc.html#aa651e8406e628b45f41caf390b339049">CTRLA</a></td></tr>
<tr class="memdesc:aa651e8406e628b45f41caf390b339049"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x00 (R/W 32) Control A.  <a href="#aa651e8406e628b45f41caf390b339049">More...</a><br /></td></tr>
<tr class="separator:aa651e8406e628b45f41caf390b339049"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acdcc7ad4d23d1ba99a7958f6216f9152"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_t_c_c___c_t_r_l_b_c_l_r___type.html">TCC_CTRLBCLR_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_tcc.html#acdcc7ad4d23d1ba99a7958f6216f9152">CTRLBCLR</a></td></tr>
<tr class="memdesc:acdcc7ad4d23d1ba99a7958f6216f9152"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x04 (R/W 8) Control B Clear.  <a href="#acdcc7ad4d23d1ba99a7958f6216f9152">More...</a><br /></td></tr>
<tr class="separator:acdcc7ad4d23d1ba99a7958f6216f9152"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5b2b1748fa05c22acd1e9db0224b01f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_t_c_c___c_t_r_l_b_s_e_t___type.html">TCC_CTRLBSET_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_tcc.html#aa5b2b1748fa05c22acd1e9db0224b01f">CTRLBSET</a></td></tr>
<tr class="memdesc:aa5b2b1748fa05c22acd1e9db0224b01f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x05 (R/W 8) Control B Set.  <a href="#aa5b2b1748fa05c22acd1e9db0224b01f">More...</a><br /></td></tr>
<tr class="separator:aa5b2b1748fa05c22acd1e9db0224b01f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e5d6a915ea4537cf07dee3bb8de31b3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_tcc.html#a4e5d6a915ea4537cf07dee3bb8de31b3">Reserved1</a> [0x2]</td></tr>
<tr class="separator:a4e5d6a915ea4537cf07dee3bb8de31b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9b6701602427f3812cbe1b13c368235"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union_t_c_c___s_y_n_c_b_u_s_y___type.html">TCC_SYNCBUSY_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_tcc.html#ae9b6701602427f3812cbe1b13c368235">SYNCBUSY</a></td></tr>
<tr class="memdesc:ae9b6701602427f3812cbe1b13c368235"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x08 (R/ 32) Synchronization Busy.  <a href="#ae9b6701602427f3812cbe1b13c368235">More...</a><br /></td></tr>
<tr class="separator:ae9b6701602427f3812cbe1b13c368235"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03e99b5d80cc8c4507ace1e2c4234adf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_t_c_c___f_c_t_r_l_a___type.html">TCC_FCTRLA_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_tcc.html#a03e99b5d80cc8c4507ace1e2c4234adf">FCTRLA</a></td></tr>
<tr class="memdesc:a03e99b5d80cc8c4507ace1e2c4234adf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x0C (R/W 32) Recoverable Fault A Configuration.  <a href="#a03e99b5d80cc8c4507ace1e2c4234adf">More...</a><br /></td></tr>
<tr class="separator:a03e99b5d80cc8c4507ace1e2c4234adf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46b880c5a28c3b17c20fc1d76ce2b093"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_t_c_c___f_c_t_r_l_b___type.html">TCC_FCTRLB_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_tcc.html#a46b880c5a28c3b17c20fc1d76ce2b093">FCTRLB</a></td></tr>
<tr class="memdesc:a46b880c5a28c3b17c20fc1d76ce2b093"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x10 (R/W 32) Recoverable Fault B Configuration.  <a href="#a46b880c5a28c3b17c20fc1d76ce2b093">More...</a><br /></td></tr>
<tr class="separator:a46b880c5a28c3b17c20fc1d76ce2b093"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad33ead9530dfb9aeac8b4dee64007cd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_t_c_c___w_e_x_c_t_r_l___type.html">TCC_WEXCTRL_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_tcc.html#aad33ead9530dfb9aeac8b4dee64007cd">WEXCTRL</a></td></tr>
<tr class="memdesc:aad33ead9530dfb9aeac8b4dee64007cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x14 (R/W 32) Waveform Extension Configuration.  <a href="#aad33ead9530dfb9aeac8b4dee64007cd">More...</a><br /></td></tr>
<tr class="separator:aad33ead9530dfb9aeac8b4dee64007cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e68869c006eabb53d7259494b255c4d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_t_c_c___d_r_v_c_t_r_l___type.html">TCC_DRVCTRL_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_tcc.html#a1e68869c006eabb53d7259494b255c4d">DRVCTRL</a></td></tr>
<tr class="memdesc:a1e68869c006eabb53d7259494b255c4d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x18 (R/W 32) Driver Control.  <a href="#a1e68869c006eabb53d7259494b255c4d">More...</a><br /></td></tr>
<tr class="separator:a1e68869c006eabb53d7259494b255c4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e22156efdbee765577c760f170204da"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_tcc.html#a2e22156efdbee765577c760f170204da">Reserved2</a> [0x2]</td></tr>
<tr class="separator:a2e22156efdbee765577c760f170204da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a721809f2f5c39fde4b2a969ed30b1bf8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_t_c_c___d_b_g_c_t_r_l___type.html">TCC_DBGCTRL_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_tcc.html#a721809f2f5c39fde4b2a969ed30b1bf8">DBGCTRL</a></td></tr>
<tr class="memdesc:a721809f2f5c39fde4b2a969ed30b1bf8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x1E (R/W 8) Debug Control.  <a href="#a721809f2f5c39fde4b2a969ed30b1bf8">More...</a><br /></td></tr>
<tr class="separator:a721809f2f5c39fde4b2a969ed30b1bf8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04871068e4c9aaff01e365b7b670bde9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_tcc.html#a04871068e4c9aaff01e365b7b670bde9">Reserved3</a> [0x1]</td></tr>
<tr class="separator:a04871068e4c9aaff01e365b7b670bde9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5840e5fa650180136e44fe3a96c6dbec"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_t_c_c___e_v_c_t_r_l___type.html">TCC_EVCTRL_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_tcc.html#a5840e5fa650180136e44fe3a96c6dbec">EVCTRL</a></td></tr>
<tr class="memdesc:a5840e5fa650180136e44fe3a96c6dbec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x20 (R/W 32) Event Control.  <a href="#a5840e5fa650180136e44fe3a96c6dbec">More...</a><br /></td></tr>
<tr class="separator:a5840e5fa650180136e44fe3a96c6dbec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a444b5d7ae83cf9c73ece383f39c4c7ba"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_t_c_c___i_n_t_e_n_c_l_r___type.html">TCC_INTENCLR_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_tcc.html#a444b5d7ae83cf9c73ece383f39c4c7ba">INTENCLR</a></td></tr>
<tr class="memdesc:a444b5d7ae83cf9c73ece383f39c4c7ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x24 (R/W 32) Interrupt Enable Clear.  <a href="#a444b5d7ae83cf9c73ece383f39c4c7ba">More...</a><br /></td></tr>
<tr class="separator:a444b5d7ae83cf9c73ece383f39c4c7ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22a208b86a37c61d35daf19fe8a3e8d8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_t_c_c___i_n_t_e_n_s_e_t___type.html">TCC_INTENSET_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_tcc.html#a22a208b86a37c61d35daf19fe8a3e8d8">INTENSET</a></td></tr>
<tr class="memdesc:a22a208b86a37c61d35daf19fe8a3e8d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x28 (R/W 32) Interrupt Enable Set.  <a href="#a22a208b86a37c61d35daf19fe8a3e8d8">More...</a><br /></td></tr>
<tr class="separator:a22a208b86a37c61d35daf19fe8a3e8d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac336c2677229711cac183a8a51b2a6c9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_t_c_c___i_n_t_f_l_a_g___type.html">TCC_INTFLAG_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_tcc.html#ac336c2677229711cac183a8a51b2a6c9">INTFLAG</a></td></tr>
<tr class="memdesc:ac336c2677229711cac183a8a51b2a6c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x2C (R/W 32) Interrupt Flag Status and Clear.  <a href="#ac336c2677229711cac183a8a51b2a6c9">More...</a><br /></td></tr>
<tr class="separator:ac336c2677229711cac183a8a51b2a6c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6917afcdf62cd2447e23fd6233aee35"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_t_c_c___s_t_a_t_u_s___type.html">TCC_STATUS_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_tcc.html#af6917afcdf62cd2447e23fd6233aee35">STATUS</a></td></tr>
<tr class="memdesc:af6917afcdf62cd2447e23fd6233aee35"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x30 (R/W 32) Status.  <a href="#af6917afcdf62cd2447e23fd6233aee35">More...</a><br /></td></tr>
<tr class="separator:af6917afcdf62cd2447e23fd6233aee35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9557ee66e5d5d14ee25936822ac5ed87"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_t_c_c___c_o_u_n_t___type.html">TCC_COUNT_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_tcc.html#a9557ee66e5d5d14ee25936822ac5ed87">COUNT</a></td></tr>
<tr class="memdesc:a9557ee66e5d5d14ee25936822ac5ed87"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x34 (R/W 32) Count.  <a href="#a9557ee66e5d5d14ee25936822ac5ed87">More...</a><br /></td></tr>
<tr class="separator:a9557ee66e5d5d14ee25936822ac5ed87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83f6b6d53e8159a0444875b4b8eb485d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_t_c_c___p_a_t_t___type.html">TCC_PATT_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_tcc.html#a83f6b6d53e8159a0444875b4b8eb485d">PATT</a></td></tr>
<tr class="memdesc:a83f6b6d53e8159a0444875b4b8eb485d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x38 (R/W 16) Pattern.  <a href="#a83f6b6d53e8159a0444875b4b8eb485d">More...</a><br /></td></tr>
<tr class="separator:a83f6b6d53e8159a0444875b4b8eb485d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afdb8a8dce919f0c98e4427301fb81799"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_tcc.html#afdb8a8dce919f0c98e4427301fb81799">Reserved4</a> [0x2]</td></tr>
<tr class="separator:afdb8a8dce919f0c98e4427301fb81799"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a652764bd72a23db34e8de5af242e7d3f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_t_c_c___w_a_v_e___type.html">TCC_WAVE_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_tcc.html#a652764bd72a23db34e8de5af242e7d3f">WAVE</a></td></tr>
<tr class="memdesc:a652764bd72a23db34e8de5af242e7d3f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x3C (R/W 32) Waveform Control.  <a href="#a652764bd72a23db34e8de5af242e7d3f">More...</a><br /></td></tr>
<tr class="separator:a652764bd72a23db34e8de5af242e7d3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a7c4d62153e1e55dcb754b1c9145729"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_t_c_c___p_e_r___type.html">TCC_PER_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_tcc.html#a2a7c4d62153e1e55dcb754b1c9145729">PER</a></td></tr>
<tr class="memdesc:a2a7c4d62153e1e55dcb754b1c9145729"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x40 (R/W 32) Period.  <a href="#a2a7c4d62153e1e55dcb754b1c9145729">More...</a><br /></td></tr>
<tr class="separator:a2a7c4d62153e1e55dcb754b1c9145729"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4049bf3c19020ebf9dfbeaeca03d6ed"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_t_c_c___c_c___type.html">TCC_CC_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_tcc.html#af4049bf3c19020ebf9dfbeaeca03d6ed">CC</a> [4]</td></tr>
<tr class="memdesc:af4049bf3c19020ebf9dfbeaeca03d6ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x44 (R/W 32) Compare and Capture.  <a href="#af4049bf3c19020ebf9dfbeaeca03d6ed">More...</a><br /></td></tr>
<tr class="separator:af4049bf3c19020ebf9dfbeaeca03d6ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d9b47c3fd63e946e1e94e1a64ebf163"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_tcc.html#a2d9b47c3fd63e946e1e94e1a64ebf163">Reserved5</a> [0x10]</td></tr>
<tr class="separator:a2d9b47c3fd63e946e1e94e1a64ebf163"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4df130a533cfdea3d0a85621aeebe247"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_t_c_c___p_a_t_t_b___type.html">TCC_PATTB_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_tcc.html#a4df130a533cfdea3d0a85621aeebe247">PATTB</a></td></tr>
<tr class="memdesc:a4df130a533cfdea3d0a85621aeebe247"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x64 (R/W 16) Pattern Buffer.  <a href="#a4df130a533cfdea3d0a85621aeebe247">More...</a><br /></td></tr>
<tr class="separator:a4df130a533cfdea3d0a85621aeebe247"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb4c89ce95041141d5c215027bd15bb1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_tcc.html#acb4c89ce95041141d5c215027bd15bb1">Reserved6</a> [0x2]</td></tr>
<tr class="separator:acb4c89ce95041141d5c215027bd15bb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64d27160396a5a9232b4d13e0c72a632"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_t_c_c___w_a_v_e_b___type.html">TCC_WAVEB_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_tcc.html#a64d27160396a5a9232b4d13e0c72a632">WAVEB</a></td></tr>
<tr class="memdesc:a64d27160396a5a9232b4d13e0c72a632"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x68 (R/W 32) Waveform Control Buffer.  <a href="#a64d27160396a5a9232b4d13e0c72a632">More...</a><br /></td></tr>
<tr class="separator:a64d27160396a5a9232b4d13e0c72a632"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a37803958084cd2f8c4b5ca00739173"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_t_c_c___p_e_r_b___type.html">TCC_PERB_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_tcc.html#a7a37803958084cd2f8c4b5ca00739173">PERB</a></td></tr>
<tr class="memdesc:a7a37803958084cd2f8c4b5ca00739173"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x6C (R/W 32) Period Buffer.  <a href="#a7a37803958084cd2f8c4b5ca00739173">More...</a><br /></td></tr>
<tr class="separator:a7a37803958084cd2f8c4b5ca00739173"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba8520af432406f53a29252ceb6fab8d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_t_c_c___c_c_b___type.html">TCC_CCB_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_tcc.html#aba8520af432406f53a29252ceb6fab8d">CCB</a> [4]</td></tr>
<tr class="memdesc:aba8520af432406f53a29252ceb6fab8d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x70 (R/W 32) Compare and Capture Buffer.  <a href="#aba8520af432406f53a29252ceb6fab8d">More...</a><br /></td></tr>
<tr class="separator:aba8520af432406f53a29252ceb6fab8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>TCC hardware registers. </p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="af4049bf3c19020ebf9dfbeaeca03d6ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4049bf3c19020ebf9dfbeaeca03d6ed">&#9670;&nbsp;</a></span>CC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_t_c_c___c_c___type.html">TCC_CC_Type</a> CC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x44 (R/W 32) Compare and Capture. </p>

</div>
</div>
<a id="aba8520af432406f53a29252ceb6fab8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba8520af432406f53a29252ceb6fab8d">&#9670;&nbsp;</a></span>CCB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_t_c_c___c_c_b___type.html">TCC_CCB_Type</a> CCB</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x70 (R/W 32) Compare and Capture Buffer. </p>

</div>
</div>
<a id="a9557ee66e5d5d14ee25936822ac5ed87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9557ee66e5d5d14ee25936822ac5ed87">&#9670;&nbsp;</a></span>COUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_t_c_c___c_o_u_n_t___type.html">TCC_COUNT_Type</a> COUNT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x34 (R/W 32) Count. </p>

</div>
</div>
<a id="aa651e8406e628b45f41caf390b339049"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa651e8406e628b45f41caf390b339049">&#9670;&nbsp;</a></span>CTRLA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_t_c_c___c_t_r_l_a___type.html">TCC_CTRLA_Type</a> CTRLA</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x00 (R/W 32) Control A. </p>

</div>
</div>
<a id="acdcc7ad4d23d1ba99a7958f6216f9152"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acdcc7ad4d23d1ba99a7958f6216f9152">&#9670;&nbsp;</a></span>CTRLBCLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_t_c_c___c_t_r_l_b_c_l_r___type.html">TCC_CTRLBCLR_Type</a> CTRLBCLR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x04 (R/W 8) Control B Clear. </p>

</div>
</div>
<a id="aa5b2b1748fa05c22acd1e9db0224b01f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa5b2b1748fa05c22acd1e9db0224b01f">&#9670;&nbsp;</a></span>CTRLBSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_t_c_c___c_t_r_l_b_s_e_t___type.html">TCC_CTRLBSET_Type</a> CTRLBSET</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x05 (R/W 8) Control B Set. </p>

</div>
</div>
<a id="a721809f2f5c39fde4b2a969ed30b1bf8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a721809f2f5c39fde4b2a969ed30b1bf8">&#9670;&nbsp;</a></span>DBGCTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_t_c_c___d_b_g_c_t_r_l___type.html">TCC_DBGCTRL_Type</a> DBGCTRL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x1E (R/W 8) Debug Control. </p>

</div>
</div>
<a id="a1e68869c006eabb53d7259494b255c4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e68869c006eabb53d7259494b255c4d">&#9670;&nbsp;</a></span>DRVCTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_t_c_c___d_r_v_c_t_r_l___type.html">TCC_DRVCTRL_Type</a> DRVCTRL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x18 (R/W 32) Driver Control. </p>

</div>
</div>
<a id="a5840e5fa650180136e44fe3a96c6dbec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5840e5fa650180136e44fe3a96c6dbec">&#9670;&nbsp;</a></span>EVCTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_t_c_c___e_v_c_t_r_l___type.html">TCC_EVCTRL_Type</a> EVCTRL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x20 (R/W 32) Event Control. </p>

</div>
</div>
<a id="a03e99b5d80cc8c4507ace1e2c4234adf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03e99b5d80cc8c4507ace1e2c4234adf">&#9670;&nbsp;</a></span>FCTRLA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_t_c_c___f_c_t_r_l_a___type.html">TCC_FCTRLA_Type</a> FCTRLA</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x0C (R/W 32) Recoverable Fault A Configuration. </p>

</div>
</div>
<a id="a46b880c5a28c3b17c20fc1d76ce2b093"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a46b880c5a28c3b17c20fc1d76ce2b093">&#9670;&nbsp;</a></span>FCTRLB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_t_c_c___f_c_t_r_l_b___type.html">TCC_FCTRLB_Type</a> FCTRLB</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x10 (R/W 32) Recoverable Fault B Configuration. </p>

</div>
</div>
<a id="a444b5d7ae83cf9c73ece383f39c4c7ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a444b5d7ae83cf9c73ece383f39c4c7ba">&#9670;&nbsp;</a></span>INTENCLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_t_c_c___i_n_t_e_n_c_l_r___type.html">TCC_INTENCLR_Type</a> INTENCLR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x24 (R/W 32) Interrupt Enable Clear. </p>

</div>
</div>
<a id="a22a208b86a37c61d35daf19fe8a3e8d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22a208b86a37c61d35daf19fe8a3e8d8">&#9670;&nbsp;</a></span>INTENSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_t_c_c___i_n_t_e_n_s_e_t___type.html">TCC_INTENSET_Type</a> INTENSET</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x28 (R/W 32) Interrupt Enable Set. </p>

</div>
</div>
<a id="ac336c2677229711cac183a8a51b2a6c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac336c2677229711cac183a8a51b2a6c9">&#9670;&nbsp;</a></span>INTFLAG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_t_c_c___i_n_t_f_l_a_g___type.html">TCC_INTFLAG_Type</a> INTFLAG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x2C (R/W 32) Interrupt Flag Status and Clear. </p>

</div>
</div>
<a id="a83f6b6d53e8159a0444875b4b8eb485d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a83f6b6d53e8159a0444875b4b8eb485d">&#9670;&nbsp;</a></span>PATT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_t_c_c___p_a_t_t___type.html">TCC_PATT_Type</a> PATT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x38 (R/W 16) Pattern. </p>

</div>
</div>
<a id="a4df130a533cfdea3d0a85621aeebe247"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4df130a533cfdea3d0a85621aeebe247">&#9670;&nbsp;</a></span>PATTB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_t_c_c___p_a_t_t_b___type.html">TCC_PATTB_Type</a> PATTB</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x64 (R/W 16) Pattern Buffer. </p>

</div>
</div>
<a id="a2a7c4d62153e1e55dcb754b1c9145729"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a7c4d62153e1e55dcb754b1c9145729">&#9670;&nbsp;</a></span>PER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_t_c_c___p_e_r___type.html">TCC_PER_Type</a> PER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x40 (R/W 32) Period. </p>

</div>
</div>
<a id="a7a37803958084cd2f8c4b5ca00739173"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a37803958084cd2f8c4b5ca00739173">&#9670;&nbsp;</a></span>PERB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_t_c_c___p_e_r_b___type.html">TCC_PERB_Type</a> PERB</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x6C (R/W 32) Period Buffer. </p>

</div>
</div>
<a id="a4e5d6a915ea4537cf07dee3bb8de31b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4e5d6a915ea4537cf07dee3bb8de31b3">&#9670;&nbsp;</a></span>Reserved1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a> Reserved1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2e22156efdbee765577c760f170204da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e22156efdbee765577c760f170204da">&#9670;&nbsp;</a></span>Reserved2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a> Reserved2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a04871068e4c9aaff01e365b7b670bde9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04871068e4c9aaff01e365b7b670bde9">&#9670;&nbsp;</a></span>Reserved3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a> Reserved3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afdb8a8dce919f0c98e4427301fb81799"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afdb8a8dce919f0c98e4427301fb81799">&#9670;&nbsp;</a></span>Reserved4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a> Reserved4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2d9b47c3fd63e946e1e94e1a64ebf163"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d9b47c3fd63e946e1e94e1a64ebf163">&#9670;&nbsp;</a></span>Reserved5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a> Reserved5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acb4c89ce95041141d5c215027bd15bb1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb4c89ce95041141d5c215027bd15bb1">&#9670;&nbsp;</a></span>Reserved6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a> Reserved6</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af6917afcdf62cd2447e23fd6233aee35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af6917afcdf62cd2447e23fd6233aee35">&#9670;&nbsp;</a></span>STATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_t_c_c___s_t_a_t_u_s___type.html">TCC_STATUS_Type</a> STATUS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x30 (R/W 32) Status. </p>

</div>
</div>
<a id="ae9b6701602427f3812cbe1b13c368235"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae9b6701602427f3812cbe1b13c368235">&#9670;&nbsp;</a></span>SYNCBUSY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union_t_c_c___s_y_n_c_b_u_s_y___type.html">TCC_SYNCBUSY_Type</a> SYNCBUSY</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x08 (R/ 32) Synchronization Busy. </p>

</div>
</div>
<a id="a652764bd72a23db34e8de5af242e7d3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a652764bd72a23db34e8de5af242e7d3f">&#9670;&nbsp;</a></span>WAVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_t_c_c___w_a_v_e___type.html">TCC_WAVE_Type</a> WAVE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x3C (R/W 32) Waveform Control. </p>

</div>
</div>
<a id="a64d27160396a5a9232b4d13e0c72a632"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a64d27160396a5a9232b4d13e0c72a632">&#9670;&nbsp;</a></span>WAVEB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_t_c_c___w_a_v_e_b___type.html">TCC_WAVEB_Type</a> WAVEB</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x68 (R/W 32) Waveform Control Buffer. </p>

</div>
</div>
<a id="aad33ead9530dfb9aeac8b4dee64007cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad33ead9530dfb9aeac8b4dee64007cd">&#9670;&nbsp;</a></span>WEXCTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_t_c_c___w_e_x_c_t_r_l___type.html">TCC_WEXCTRL_Type</a> WEXCTRL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x14 (R/W 32) Waveform Extension Configuration. </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following files:<ul>
<li>ASF/sam0/utils/cmsis/samd21/include/component/<a class="el" href="tcc_8h_source.html">tcc.h</a></li>
<li>ASF/sam0/utils/cmsis/samd21/include/component/<a class="el" href="tcc__lighting_8h_source.html">tcc_lighting.h</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="struct_tcc.html">Tcc</a></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.15 </li>
  </ul>
</div>
</body>
</html>
