 
****************************************
Report : clock tree
Design : picorv32
Version: H-2013.03-ICC-SP2
Date   : Sun Dec 13 20:42:39 2020
****************************************

Information: Float pin scale factor for the 'max' operating condition of scenario 'default' is set to 1.000 (CTS-375)

============ Global Skew Report ================

Clock Tree Name                : "clk"
Clock Period                   : 2.00000        
Clock Tree root pin            : "clk"
Number of Levels               : 3
Number of Sinks                : 1830
Number of CT Buffers           : 18
Number of CTS added gates      : 0
Number of Preexisting Gates    : 0
Number of Preexisting Buf/Inv  : 0
Total Number of Clock Cells    : 18
Total Area of CT Buffers       : 164.68532      
Total Area of CT cells         : 164.68532      
Max Global Skew                : 0.01111   
Number of MaxTran Violators    : 0
Number of MaxCap Violators     : 1
Number of MaxFanout Violators  : 0


Operating Condition               worst
Clock global Skew                 0.011
Longest path delay                0.074
Shortest path delay               0.062

The longest path delay end pin: cpuregs_reg_34__28_/CLK
The shortest path delay end pin: cpuregs_reg_12__10_/CLK

The longest Path:
Pin                                         Cap       Fanout    Trans     Incr      Arri
----------------------------------------------------------------------------------------------------
clk                                         0.000            1  0.000     0.000     0.000     r
clk                                         84.600           3  0.000     0.000     0.000     r
CTSINVX32_RVT_G1B2I3/A                      84.600           1  0.023     0.006     0.006     r
CTSINVX32_RVT_G1B2I3/Y                      137.657          6  0.039     0.025     0.030     f
CTSINVX32_RVT_G1B1I11_1/A                   137.657          1  0.039     0.001     0.031     f
CTSINVX32_RVT_G1B1I11_1/Y                   174.688        161  0.046     0.030     0.062     r
cpuregs_reg_34__28_/CLK                     174.688          0  0.050     0.012     0.074     r
[clock delay]                                                                       0.074
----------------------------------------------------------------------------------------------------

The Shortest Path:
Pin                                         Cap       Fanout    Trans     Incr      Arri
----------------------------------------------------------------------------------------------------
clk                                         0.000            1  0.000     0.000     0.000     r
clk                                         84.600           3  0.000     0.000     0.000     r
CTSINVX32_RVT_G1B2I3/A                      84.600           1  0.023     0.006     0.006     r
CTSINVX32_RVT_G1B2I3/Y                      137.657          6  0.039     0.025     0.030     f
CTSINVX32_RVT_G1B1I1/A                      137.657          1  0.042     0.007     0.038     f
CTSINVX32_RVT_G1B1I1/Y                      141.904        126  0.039     0.024     0.061     r
cpuregs_reg_12__10_/CLK                     141.904          0  0.039     0.001     0.062     r
[clock delay]                                                                       0.062
----------------------------------------------------------------------------------------------------

1
