{"vcs1":{"timestamp_begin":1747916381.944502908, "rt":11.69, "ut":11.75, "st":0.65}}
{"vcselab":{"timestamp_begin":1747916393.714174372, "rt":0.37, "ut":0.26, "st":0.10}}
{"link":{"timestamp_begin":1747916394.140915470, "rt":0.44, "ut":0.20, "st":0.24}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747916381.287112047}
{"VCS_COMP_START_TIME": 1747916381.287112047}
{"VCS_COMP_END_TIME": 1747916394.730202496}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog +define+ -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 614632}}
{"vcselab": {"peak_mem": 183884}}
