'
v 20031231 1
C 26800 28000 1 0 0 7408-1.sym
C 26800 29600 1 0 0 7486-1.sym
{
T 26800 29600 5 10 0 1 0 0 1
refdes=U100
T 26800 29600 5 10 0 1 0 0 1
slot=1
}
N 29600 30100 28100 30100 4
N 25900 29900 25900 28300 4
N 26800 28300 25900 28300 4
N 26300 28700 26300 30300 4
N 26800 28700 26300 28700 4
N 29600 28500 28100 28500 4
T 26400 27300 9 20 1 0 0 0 1
Half Adder
C 23600 25200 1 0 0 7486-1.sym
{
T 23600 25200 5 10 0 1 0 0 1
refdes=U100
T 23600 25200 5 10 0 1 0 0 1
slot=2
}
C 28500 23500 1 0 0 7408-1.sym
{
T 28500 23500 5 10 0 1 0 0 1
refdes=U101
T 28500 23500 5 10 0 1 0 0 1
slot=3
}
C 28500 25000 1 0 0 7486-1.sym
{
T 28500 25000 5 10 0 1 0 0 1
refdes=U100
T 28500 25000 5 10 0 1 0 0 1
slot=3
}
N 29800 25500 33900 25500 4
N 22800 23800 22800 25500 4
N 23100 24200 23100 25900 4
N 25800 24000 25800 23300 4
N 25800 24000 24900 24000 4
N 22800 23800 23600 23800 4
N 23600 24200 23100 24200 4
N 28000 24200 28000 25700 4
N 28500 24200 28000 24200 4
N 27000 25300 27000 22900 4
N 27000 23800 28500 23800 4
N 28500 25300 27000 25300 4
N 32700 23800 33900 23800 4
T 26500 21900 9 20 1 0 0 0 1
Full Adder
C 23600 23500 1 0 0 7408-1.sym
{
T 23600 23500 5 10 0 1 0 0 1
refdes=U101
T 23600 23500 5 10 0 1 0 0 1
slot=2
}
N 31000 23300 31000 23600 4
N 25800 23300 31000 23300 4
T 33100 17700 9 20 1 0 0 0 1
N 28500 25700 24900 25700 4
Half and Full Adders
T 32000 17100 9 10 1 0 0 0 1
adders.sch
T 32500 16800 9 10 1 0 0 0 1
1
T 34100 16800 9 10 1 0 0 0 1
1
T 36100 17100 9 10 1 0 0 0 1
1
T 36100 16800 9 10 1 0 0 0 1
Ales Hvezda
C 31400 23300 1 0 0 7432-1.sym
{
T 31400 23300 5 10 0 1 0 0 1
refdes=U102
T 31400 23300 5 10 0 1 0 0 1
slot=1
}
N 23600 25500 21500 25500 4
N 29800 24000 31400 24000 4
N 31400 23600 31000 23600 4
N 23600 25900 21500 25900 4
N 27000 22900 21500 22900 4
N 26800 29900 24700 29900 4
N 26800 30300 24700 30300 4
