$date
	Mon Nov 19 20:37:20 2018
$end
$version
	ModelSim Version 10.1c
$end
$timescale
	1us
$end
$scope module counter_tb $end
$var wire 1 ! out[3] $end
$var wire 1 " out[2] $end
$var wire 1 $ out[0] $end
$var reg 1 & rst_n $end
$var wire 1 # out[1] $end
$var reg 1 % clk $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0$
0&
0#
0%
$end
#3
1%
#4
0%
1&
#5
1%
1$
#6
0%
#7
1%
0$
1#
#8
0%
#9
1%
1$
#10
0%
#11
1"
1%
0$
0#
#12
