// Seed: 2222006389
module module_0 (
    input tri id_0,
    output supply0 id_1,
    output supply1 id_2,
    input uwire id_3
    , id_7,
    output tri id_4,
    input supply1 id_5
);
  wire id_8, id_9;
  uwire id_10 = id_0;
  wand  id_11 = 1, id_12;
  id_13(
      .id_0(id_10),
      .id_1(id_0),
      .id_2(id_8),
      .id_3(1),
      .id_4(1 == 1),
      .id_5(1),
      .id_6(id_8),
      .id_7(id_12)
  );
endmodule
module module_1 (
    input  tri1  id_0
    , id_14,
    input  wire  id_1,
    input  wand  id_2,
    output tri0  id_3,
    input  wire  id_4,
    output tri   id_5,
    input  tri0  id_6
    , id_15,
    input  tri   id_7,
    output tri   id_8,
    input  tri   id_9,
    output wire  id_10,
    output uwire id_11,
    inout  wor   id_12
);
  module_0(
      id_0, id_11, id_11, id_4, id_10, id_4
  );
  wire id_16;
  wor  id_17 = id_12;
  assign id_3 = id_4;
  xor (id_11, id_1, id_9, id_7, id_14, id_12, id_6, id_15);
endmodule
