* "simulator" "HSPICE" 
* "version" "M-2017.03-SP2 linux64"
* "format" "HSP"
* "rundate" "21:48:43 11/15/2020 "
* "netlist" "ArrayTest.sp "
* "runtitle" "* array test"
* time =    0.            
* temperature =   25.0000        
*** BEGIN: Saved Operating Point ***                     
.option 
+ gmindc=   1.0000p       
.nodeset
+ addr0_0 =   0.            
+ addr0_1 =   0.            
+ addr0_2 =   0.            
+ addr0_3 =   0.            
+ addr0_4 =   0.            
+ addr0_5 =   0.            
+ addr0_6 =   0.            
+ addr0_7 =   0.            
+ clk0 =   0.            
+ csb0 =   0.            
+ din0_0 =   1.5000        
+ dout0_0 =   1.4997        
+ reb0 =   1.5000        
+ vdd =   1.5000        
+ vhold = 750.0000m       
+ vread = 500.0000m       
+ vref = 250.0000m       
+ vwrite =   1.5000        
+ web0 =   0.            
+ xdefault_2r_16_16_1bit.a0_0 =   1.4997        
+ xdefault_2r_16_16_1bit.a0_1 =   1.4997        
+ xdefault_2r_16_16_1bit.a0_2 =   1.4997        
+ xdefault_2r_16_16_1bit.a0_3 =   1.4997        
+ xdefault_2r_16_16_1bit.a0_4 =   1.4997        
+ xdefault_2r_16_16_1bit.a0_5 =   1.4997        
+ xdefault_2r_16_16_1bit.a0_6 =   1.4997        
+ xdefault_2r_16_16_1bit.a0_7 =   1.4997        
+ xdefault_2r_16_16_1bit.bank_din0_0 =   1.4997        
+ xdefault_2r_16_16_1bit.clk_buf0 = 655.9979u       
+ xdefault_2r_16_16_1bit.r_en0 = 527.2560u       
+ xdefault_2r_16_16_1bit.w_en0 = 746.0180u       
+ xdefault_2r_16_16_1bit.wl_en0 = 757.4419u       
+ xdefault_2r_16_16_1bit.xbank0.bl_0_0 =  19.9967u       
+ xdefault_2r_16_16_1bit.xbank0.bl_0_1 =  19.9967u       
+ xdefault_2r_16_16_1bit.xbank0.bl_0_10 =  19.9967u       
+ xdefault_2r_16_16_1bit.xbank0.bl_0_11 =  19.9967u       
+ xdefault_2r_16_16_1bit.xbank0.bl_0_12 =  19.9967u       
+ xdefault_2r_16_16_1bit.xbank0.bl_0_13 =  19.9967u       
+ xdefault_2r_16_16_1bit.xbank0.bl_0_14 =  19.9967u       
+ xdefault_2r_16_16_1bit.xbank0.bl_0_15 =  40.4069n       
+ xdefault_2r_16_16_1bit.xbank0.bl_0_2 =  19.9967u       
+ xdefault_2r_16_16_1bit.xbank0.bl_0_3 =  19.9967u       
+ xdefault_2r_16_16_1bit.xbank0.bl_0_4 =  19.9967u       
+ xdefault_2r_16_16_1bit.xbank0.bl_0_5 =  19.9967u       
+ xdefault_2r_16_16_1bit.xbank0.bl_0_6 =  19.9967u       
+ xdefault_2r_16_16_1bit.xbank0.bl_0_7 =  19.9967u       
+ xdefault_2r_16_16_1bit.xbank0.bl_0_8 =  19.9967u       
+ xdefault_2r_16_16_1bit.xbank0.bl_0_9 =  19.9967u       
+ xdefault_2r_16_16_1bit.xbank0.din0_0_bar = 496.0596u       
+ xdefault_2r_16_16_1bit.xbank0.sel0_0 = 625.0244u       
+ xdefault_2r_16_16_1bit.xbank0.sel0_1 = 624.8971u       
+ xdefault_2r_16_16_1bit.xbank0.sel0_10 = 625.3584u       
+ xdefault_2r_16_16_1bit.xbank0.sel0_11 = 625.2962u       
+ xdefault_2r_16_16_1bit.xbank0.sel0_12 = 625.3586u       
+ xdefault_2r_16_16_1bit.xbank0.sel0_13 = 625.2974u       
+ xdefault_2r_16_16_1bit.xbank0.sel0_14 = 625.2980u       
+ xdefault_2r_16_16_1bit.xbank0.sel0_15 =   1.4998        
+ xdefault_2r_16_16_1bit.xbank0.sel0_2 = 624.8973u       
+ xdefault_2r_16_16_1bit.xbank0.sel0_3 = 624.6428u       
+ xdefault_2r_16_16_1bit.xbank0.sel0_4 = 624.8973u       
+ xdefault_2r_16_16_1bit.xbank0.sel0_5 = 624.6434u       
+ xdefault_2r_16_16_1bit.xbank0.sel0_6 = 624.6434u       
+ xdefault_2r_16_16_1bit.xbank0.sel0_7 = 623.8546u       
+ xdefault_2r_16_16_1bit.xbank0.sel0_8 = 625.3746u       
+ xdefault_2r_16_16_1bit.xbank0.sel0_9 = 625.3581u       
+ xdefault_2r_16_16_1bit.xbank0.wlb_0_0 =  19.9833u       
+ xdefault_2r_16_16_1bit.xbank0.wlb_0_1 =  19.9833u       
+ xdefault_2r_16_16_1bit.xbank0.wlb_0_10 =  19.9833u       
+ xdefault_2r_16_16_1bit.xbank0.wlb_0_11 =  19.9833u       
+ xdefault_2r_16_16_1bit.xbank0.wlb_0_12 =  19.9833u       
+ xdefault_2r_16_16_1bit.xbank0.wlb_0_13 =  19.9833u       
+ xdefault_2r_16_16_1bit.xbank0.wlb_0_14 =  19.9833u       
+ xdefault_2r_16_16_1bit.xbank0.wlb_0_15 =  19.9833u       
+ xdefault_2r_16_16_1bit.xbank0.wlb_0_2 =  19.9833u       
+ xdefault_2r_16_16_1bit.xbank0.wlb_0_3 =  19.9833u       
+ xdefault_2r_16_16_1bit.xbank0.wlb_0_4 =  19.9833u       
+ xdefault_2r_16_16_1bit.xbank0.wlb_0_5 =  19.9833u       
+ xdefault_2r_16_16_1bit.xbank0.wlb_0_6 =  19.9833u       
+ xdefault_2r_16_16_1bit.xbank0.wlb_0_7 =  19.9833u       
+ xdefault_2r_16_16_1bit.xbank0.wlb_0_8 =  19.9833u       
+ xdefault_2r_16_16_1bit.xbank0.wlb_0_9 =  19.9833u       
+ xdefault_2r_16_16_1bit.xbank0.wlt_0_0 =  19.9950u       
+ xdefault_2r_16_16_1bit.xbank0.wlt_0_1 =  19.9950u       
+ xdefault_2r_16_16_1bit.xbank0.wlt_0_10 =  19.9950u       
+ xdefault_2r_16_16_1bit.xbank0.wlt_0_11 =  19.9950u       
+ xdefault_2r_16_16_1bit.xbank0.wlt_0_12 =  19.9950u       
+ xdefault_2r_16_16_1bit.xbank0.wlt_0_13 =  19.9950u       
+ xdefault_2r_16_16_1bit.xbank0.wlt_0_14 =  19.9950u       
+ xdefault_2r_16_16_1bit.xbank0.wlt_0_15 =  19.9950u       
+ xdefault_2r_16_16_1bit.xbank0.wlt_0_2 =  19.9950u       
+ xdefault_2r_16_16_1bit.xbank0.wlt_0_3 =  19.9950u       
+ xdefault_2r_16_16_1bit.xbank0.wlt_0_4 =  19.9950u       
+ xdefault_2r_16_16_1bit.xbank0.wlt_0_5 =  19.9950u       
+ xdefault_2r_16_16_1bit.xbank0.wlt_0_6 =  19.9950u       
+ xdefault_2r_16_16_1bit.xbank0.wlt_0_7 =  19.9950u       
+ xdefault_2r_16_16_1bit.xbank0.wlt_0_8 =  19.9950u       
+ xdefault_2r_16_16_1bit.xbank0.wlt_0_9 =  19.9950u       
+ xdefault_2r_16_16_1bit.xbank0.write_0_int = 526.1791u       
+ xdefault_2r_16_16_1bit.xbank0.write_0_int_a = 366.5782u       
+ xdefault_2r_16_16_1bit.xbank0.write_1_int = 526.1797u       
+ xdefault_2r_16_16_1bit.xbank0.write_1_int_a = 365.2653u       
+ xdefault_2r_16_16_1bit.xcontrol0.cs = 682.9674u       
+ xdefault_2r_16_16_1bit.xcontrol0.cs_bar =   1.4998        
+ xdefault_2r_16_16_1bit.xcontrol0.gated_clk_buf = 366.5773u       
+ xdefault_2r_16_16_1bit.xcontrol0.re = 682.4670u       
+ xdefault_2r_16_16_1bit.xcontrol0.re_bar =   1.4998        
+ xdefault_2r_16_16_1bit.xcontrol0.we_bar =   1.4998        
+ xdefault_2r_16_16_1bit.xbank0.xdin_and_write.zb_int =   1.4994        
+ xdefault_2r_16_16_1bit.xbank0.xdin_and_write_buf.zb1_int =   1.4998        
+ xdefault_2r_16_16_1bit.xbank0.xdin_and_write_buf.zb2_int = 746.0881u       
+ xdefault_2r_16_16_1bit.xbank0.xdin_and_write_buf.zb3_int =   1.4998        
+ xdefault_2r_16_16_1bit.xbank0.xdin_bar_and_write.zb_int =   1.4997        
+ xdefault_2r_16_16_1bit.xbank0.xdin_bar_and_write_buf.zb1_int =   1.4998        
+ xdefault_2r_16_16_1bit.xbank0.xdin_bar_and_write_buf.zb2_int = 746.0881u       
+ xdefault_2r_16_16_1bit.xbank0.xdin_bar_and_write_buf.zb3_int =   1.4998        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.bl_out_0 = 452.6355m       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.sel_read_0 = 896.1205u       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.sel_read_1 = 896.1205u       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.sel_read_10 = 896.1205u       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.sel_read_11 = 896.1205u       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.sel_read_12 = 896.1205u       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.sel_read_13 = 896.1205u       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.sel_read_14 = 896.1205u       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.sel_read_15 = 895.3332u       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.sel_read_2 = 896.1205u       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.sel_read_3 = 896.1205u       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.sel_read_4 = 896.1205u       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.sel_read_5 = 896.1205u       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.sel_read_6 = 896.1205u       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.sel_read_7 = 896.1205u       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.sel_read_8 = 896.1205u       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.sel_read_9 = 896.1205u       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.dec_out_0 = 496.5220u       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.dec_out_1 = 496.5220u       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.dec_out_10 = 496.5221u       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.dec_out_11 = 495.7239u       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.dec_out_12 = 497.1853u       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.dec_out_13 = 497.1853u       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.dec_out_14 = 497.1853u       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.dec_out_15 =   1.4998        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.dec_out_2 = 496.5220u       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.dec_out_3 = 495.7239u       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.dec_out_4 = 496.5220u       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.dec_out_5 = 496.5220u       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.dec_out_6 = 496.5220u       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.dec_out_7 = 495.7239u       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.dec_out_8 = 496.5221u       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.dec_out_9 = 496.5221u       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.wl_active0 = 896.0707u       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.wl_active1 = 896.0707u       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.wl_active10 = 896.0707u       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.wl_active11 = 896.0707u       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.wl_active12 = 896.0707u       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.wl_active13 = 896.0707u       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.wl_active14 = 896.0707u       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.wl_active15 = 895.2857u       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.wl_active2 = 896.0707u       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.wl_active3 = 896.0707u       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.wl_active4 = 896.0707u       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.wl_active5 = 896.0707u       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.wl_active6 = 896.0707u       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.wl_active7 = 896.0707u       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.wl_active8 = 896.0707u       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.wl_active9 = 896.0707u       
+ xdefault_2r_16_16_1bit.xbank0.xcol_address_decoder0.inbar_0 =   1.3823m       
+ xdefault_2r_16_16_1bit.xbank0.xcol_address_decoder0.inbar_1 =   1.3832m       
+ xdefault_2r_16_16_1bit.xbank0.xcol_address_decoder0.inbar_2 =   1.3848m       
+ xdefault_2r_16_16_1bit.xbank0.xcol_address_decoder0.inbar_3 =   1.3975m       
+ xdefault_2r_16_16_1bit.xcontrol0.xclkbuf.zb1_int =   1.4998        
+ xdefault_2r_16_16_1bit.xcontrol0.xclkbuf.zb2_int = 746.0842u       
+ xdefault_2r_16_16_1bit.xcontrol0.xclkbuf.zb3_int =   1.4998        
+ xdefault_2r_16_16_1bit.xcontrol0.xand2_gated_clk_buf.zb_int =   1.4997        
+ xdefault_2r_16_16_1bit.xcontrol0.xbuf_wl_en.zb1_int =   1.4998        
+ xdefault_2r_16_16_1bit.xcontrol0.xbuf_wl_en.zb2_int = 630.4704u       
+ xdefault_2r_16_16_1bit.xcontrol0.xbuf_wl_en.zb3_int =   1.4998        
+ xdefault_2r_16_16_1bit.xcontrol0.xbuf_r_en.zb1_int =   1.4998        
+ xdefault_2r_16_16_1bit.xcontrol0.xbuf_r_en.zb2_int = 746.0915u       
+ xdefault_2r_16_16_1bit.xcontrol0.xbuf_r_en.zb3_int =   1.4998        
+ xdefault_2r_16_16_1bit.xrow_address0.xdff_r0_c0.a_17_6# =   1.1948        
+ xdefault_2r_16_16_1bit.xrow_address0.xdff_r0_c0.a_17_74# =   1.4997        
+ xdefault_2r_16_16_1bit.xrow_address0.xdff_r0_c0.a_22_6# =   1.4994        
+ xdefault_2r_16_16_1bit.xrow_address0.xdff_r0_c0.a_2_6# =   1.4997        
+ xdefault_2r_16_16_1bit.xrow_address0.xdff_r0_c0.a_31_6# =  88.7999m       
+ xdefault_2r_16_16_1bit.xrow_address0.xdff_r0_c0.a_31_74# =   1.5000        
+ xdefault_2r_16_16_1bit.xrow_address0.xdff_r0_c0.a_34_4# = 408.5864u       
+ xdefault_2r_16_16_1bit.xrow_address0.xdff_r0_c0.a_61_6# = 415.9836u       
+ xdefault_2r_16_16_1bit.xrow_address0.xdff_r0_c0.a_61_74# =   1.5000        
+ xdefault_2r_16_16_1bit.xrow_address0.xdff_r0_c0.a_66_6# = 835.3472u       
+ xdefault_2r_16_16_1bit.xrow_address0.xdff_r0_c0.a_76_6# = 419.8489u       
+ xdefault_2r_16_16_1bit.xrow_address0.xdff_r0_c0.a_76_84# = 302.7797m       
+ xdefault_2r_16_16_1bit.xrow_address0.xdff_r1_c0.a_17_6# =   1.1948        
+ xdefault_2r_16_16_1bit.xrow_address0.xdff_r1_c0.a_17_74# =   1.4997        
+ xdefault_2r_16_16_1bit.xrow_address0.xdff_r1_c0.a_22_6# =   1.4994        
+ xdefault_2r_16_16_1bit.xrow_address0.xdff_r1_c0.a_2_6# =   1.4997        
+ xdefault_2r_16_16_1bit.xrow_address0.xdff_r1_c0.a_31_6# =  88.7999m       
+ xdefault_2r_16_16_1bit.xrow_address0.xdff_r1_c0.a_31_74# =   1.5000        
+ xdefault_2r_16_16_1bit.xrow_address0.xdff_r1_c0.a_34_4# = 408.5864u       
+ xdefault_2r_16_16_1bit.xrow_address0.xdff_r1_c0.a_61_6# = 415.9817u       
+ xdefault_2r_16_16_1bit.xrow_address0.xdff_r1_c0.a_61_74# =   1.5000        
+ xdefault_2r_16_16_1bit.xrow_address0.xdff_r1_c0.a_66_6# = 835.3435u       
+ xdefault_2r_16_16_1bit.xrow_address0.xdff_r1_c0.a_76_6# = 419.8468u       
+ xdefault_2r_16_16_1bit.xrow_address0.xdff_r1_c0.a_76_84# = 302.7732m       
+ xdefault_2r_16_16_1bit.xrow_address0.xdff_r2_c0.a_17_6# =   1.1948        
+ xdefault_2r_16_16_1bit.xrow_address0.xdff_r2_c0.a_17_74# =   1.4997        
+ xdefault_2r_16_16_1bit.xrow_address0.xdff_r2_c0.a_22_6# =   1.4994        
+ xdefault_2r_16_16_1bit.xrow_address0.xdff_r2_c0.a_2_6# =   1.4997        
+ xdefault_2r_16_16_1bit.xrow_address0.xdff_r2_c0.a_31_6# =  88.7999m       
+ xdefault_2r_16_16_1bit.xrow_address0.xdff_r2_c0.a_31_74# =   1.5000        
+ xdefault_2r_16_16_1bit.xrow_address0.xdff_r2_c0.a_34_4# = 408.5864u       
+ xdefault_2r_16_16_1bit.xrow_address0.xdff_r2_c0.a_61_6# = 415.9836u       
+ xdefault_2r_16_16_1bit.xrow_address0.xdff_r2_c0.a_61_74# =   1.5000        
+ xdefault_2r_16_16_1bit.xrow_address0.xdff_r2_c0.a_66_6# = 835.3472u       
+ xdefault_2r_16_16_1bit.xrow_address0.xdff_r2_c0.a_76_6# = 419.8489u       
+ xdefault_2r_16_16_1bit.xrow_address0.xdff_r2_c0.a_76_84# = 302.7797m       
+ xdefault_2r_16_16_1bit.xrow_address0.xdff_r3_c0.a_17_6# =   1.1948        
+ xdefault_2r_16_16_1bit.xrow_address0.xdff_r3_c0.a_17_74# =   1.4997        
+ xdefault_2r_16_16_1bit.xrow_address0.xdff_r3_c0.a_22_6# =   1.4994        
+ xdefault_2r_16_16_1bit.xrow_address0.xdff_r3_c0.a_2_6# =   1.4997        
+ xdefault_2r_16_16_1bit.xrow_address0.xdff_r3_c0.a_31_6# =  88.7999m       
+ xdefault_2r_16_16_1bit.xrow_address0.xdff_r3_c0.a_31_74# =   1.5000        
+ xdefault_2r_16_16_1bit.xrow_address0.xdff_r3_c0.a_34_4# = 408.5864u       
+ xdefault_2r_16_16_1bit.xrow_address0.xdff_r3_c0.a_61_6# = 415.9817u       
+ xdefault_2r_16_16_1bit.xrow_address0.xdff_r3_c0.a_61_74# =   1.5000        
+ xdefault_2r_16_16_1bit.xrow_address0.xdff_r3_c0.a_66_6# = 835.3435u       
+ xdefault_2r_16_16_1bit.xrow_address0.xdff_r3_c0.a_76_6# = 419.8468u       
+ xdefault_2r_16_16_1bit.xrow_address0.xdff_r3_c0.a_76_84# = 302.7732m       
+ xdefault_2r_16_16_1bit.xcol_address0.xdff_r0_c0.a_17_6# =   1.1948        
+ xdefault_2r_16_16_1bit.xcol_address0.xdff_r0_c0.a_17_74# =   1.4997        
+ xdefault_2r_16_16_1bit.xcol_address0.xdff_r0_c0.a_22_6# =   1.4994        
+ xdefault_2r_16_16_1bit.xcol_address0.xdff_r0_c0.a_2_6# =   1.4997        
+ xdefault_2r_16_16_1bit.xcol_address0.xdff_r0_c0.a_31_6# =  88.7999m       
+ xdefault_2r_16_16_1bit.xcol_address0.xdff_r0_c0.a_31_74# =   1.5000        
+ xdefault_2r_16_16_1bit.xcol_address0.xdff_r0_c0.a_34_4# = 408.5864u       
+ xdefault_2r_16_16_1bit.xcol_address0.xdff_r0_c0.a_61_6# = 415.9946u       
+ xdefault_2r_16_16_1bit.xcol_address0.xdff_r0_c0.a_61_74# =   1.5000        
+ xdefault_2r_16_16_1bit.xcol_address0.xdff_r0_c0.a_66_6# = 835.3696u       
+ xdefault_2r_16_16_1bit.xcol_address0.xdff_r0_c0.a_76_6# = 419.8612u       
+ xdefault_2r_16_16_1bit.xcol_address0.xdff_r0_c0.a_76_84# = 302.8187m       
+ xdefault_2r_16_16_1bit.xcol_address0.xdff_r0_c1.a_17_6# =   1.1948        
+ xdefault_2r_16_16_1bit.xcol_address0.xdff_r0_c1.a_17_74# =   1.4997        
+ xdefault_2r_16_16_1bit.xcol_address0.xdff_r0_c1.a_22_6# =   1.4994        
+ xdefault_2r_16_16_1bit.xcol_address0.xdff_r0_c1.a_2_6# =   1.4997        
+ xdefault_2r_16_16_1bit.xcol_address0.xdff_r0_c1.a_31_6# =  88.7999m       
+ xdefault_2r_16_16_1bit.xcol_address0.xdff_r0_c1.a_31_74# =   1.5000        
+ xdefault_2r_16_16_1bit.xcol_address0.xdff_r0_c1.a_34_4# = 408.5864u       
+ xdefault_2r_16_16_1bit.xcol_address0.xdff_r0_c1.a_61_6# = 415.9873u       
+ xdefault_2r_16_16_1bit.xcol_address0.xdff_r0_c1.a_61_74# =   1.5000        
+ xdefault_2r_16_16_1bit.xcol_address0.xdff_r0_c1.a_66_6# = 835.3549u       
+ xdefault_2r_16_16_1bit.xcol_address0.xdff_r0_c1.a_76_6# = 419.8531u       
+ xdefault_2r_16_16_1bit.xcol_address0.xdff_r0_c1.a_76_84# = 302.7931m       
+ xdefault_2r_16_16_1bit.xcol_address0.xdff_r0_c2.a_17_6# =   1.1948        
+ xdefault_2r_16_16_1bit.xcol_address0.xdff_r0_c2.a_17_74# =   1.4997        
+ xdefault_2r_16_16_1bit.xcol_address0.xdff_r0_c2.a_22_6# =   1.4994        
+ xdefault_2r_16_16_1bit.xcol_address0.xdff_r0_c2.a_2_6# =   1.4997        
+ xdefault_2r_16_16_1bit.xcol_address0.xdff_r0_c2.a_31_6# =  88.7999m       
+ xdefault_2r_16_16_1bit.xcol_address0.xdff_r0_c2.a_31_74# =   1.5000        
+ xdefault_2r_16_16_1bit.xcol_address0.xdff_r0_c2.a_34_4# = 408.5864u       
+ xdefault_2r_16_16_1bit.xcol_address0.xdff_r0_c2.a_61_6# = 415.9836u       
+ xdefault_2r_16_16_1bit.xcol_address0.xdff_r0_c2.a_61_74# =   1.5000        
+ xdefault_2r_16_16_1bit.xcol_address0.xdff_r0_c2.a_66_6# = 835.3473u       
+ xdefault_2r_16_16_1bit.xcol_address0.xdff_r0_c2.a_76_6# = 419.8490u       
+ xdefault_2r_16_16_1bit.xcol_address0.xdff_r0_c2.a_76_84# = 302.7799m       
+ xdefault_2r_16_16_1bit.xcol_address0.xdff_r0_c3.a_17_6# =   1.1948        
+ xdefault_2r_16_16_1bit.xcol_address0.xdff_r0_c3.a_17_74# =   1.4997        
+ xdefault_2r_16_16_1bit.xcol_address0.xdff_r0_c3.a_22_6# =   1.4994        
+ xdefault_2r_16_16_1bit.xcol_address0.xdff_r0_c3.a_2_6# =   1.4997        
+ xdefault_2r_16_16_1bit.xcol_address0.xdff_r0_c3.a_31_6# =  88.7999m       
+ xdefault_2r_16_16_1bit.xcol_address0.xdff_r0_c3.a_31_74# =   1.5000        
+ xdefault_2r_16_16_1bit.xcol_address0.xdff_r0_c3.a_34_4# = 408.5864u       
+ xdefault_2r_16_16_1bit.xcol_address0.xdff_r0_c3.a_61_6# = 415.9817u       
+ xdefault_2r_16_16_1bit.xcol_address0.xdff_r0_c3.a_61_74# =   1.5000        
+ xdefault_2r_16_16_1bit.xcol_address0.xdff_r0_c3.a_66_6# = 835.3434u       
+ xdefault_2r_16_16_1bit.xcol_address0.xdff_r0_c3.a_76_6# = 419.8468u       
+ xdefault_2r_16_16_1bit.xcol_address0.xdff_r0_c3.a_76_84# = 302.7731m       
+ xdefault_2r_16_16_1bit.xdata_dff0.xdff_r0_c0.a_17_6# = 313.4369u       
+ xdefault_2r_16_16_1bit.xdata_dff0.xdff_r0_c0.a_17_74# = 302.5831m       
+ xdefault_2r_16_16_1bit.xdata_dff0.xdff_r0_c0.a_22_6# = 622.5120u       
+ xdefault_2r_16_16_1bit.xdata_dff0.xdff_r0_c0.a_2_6# =   1.4997        
+ xdefault_2r_16_16_1bit.xdata_dff0.xdff_r0_c0.a_31_6# =   2.2015u       
+ xdefault_2r_16_16_1bit.xdata_dff0.xdff_r0_c0.a_31_74# =   1.3893        
+ xdefault_2r_16_16_1bit.xdata_dff0.xdff_r0_c0.a_34_4# =   1.4997        
+ xdefault_2r_16_16_1bit.xdata_dff0.xdff_r0_c0.a_61_6# =   2.2030u       
+ xdefault_2r_16_16_1bit.xdata_dff0.xdff_r0_c0.a_61_74# =   1.3893        
+ xdefault_2r_16_16_1bit.xdata_dff0.xdff_r0_c0.a_66_6# = 786.1285u       
+ xdefault_2r_16_16_1bit.xdata_dff0.xdff_r0_c0.a_76_6# = 395.2414u       
+ xdefault_2r_16_16_1bit.xdata_dff0.xdff_r0_c0.a_76_84# = 302.7694m       
+ xdefault_2r_16_16_1bit.xbank0.xdin_and_write.xpand2_nand.net1 =   9.5878u       
+ xdefault_2r_16_16_1bit.xbank0.xdin_bar_and_write.xpand2_nand.net1 =  88.8132m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r0_c0.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r0_c0.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r0_c0.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r0_c0.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r0_c0.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r1_c0.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r1_c0.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r1_c0.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r1_c0.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r1_c0.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r2_c0.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r2_c0.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r2_c0.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r2_c0.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r2_c0.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r3_c0.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r3_c0.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r3_c0.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r3_c0.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r3_c0.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r4_c0.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r4_c0.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r4_c0.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r4_c0.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r4_c0.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r5_c0.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r5_c0.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r5_c0.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r5_c0.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r5_c0.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r6_c0.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r6_c0.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r6_c0.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r6_c0.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r6_c0.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r7_c0.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r7_c0.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r7_c0.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r7_c0.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r7_c0.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r8_c0.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r8_c0.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r8_c0.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r8_c0.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r8_c0.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r9_c0.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r9_c0.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r9_c0.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r9_c0.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r9_c0.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r10_c0.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r10_c0.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r10_c0.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r10_c0.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r10_c0.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r11_c0.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r11_c0.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r11_c0.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r11_c0.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r11_c0.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r12_c0.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r12_c0.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r12_c0.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r12_c0.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r12_c0.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r13_c0.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r13_c0.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r13_c0.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r13_c0.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r13_c0.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r14_c0.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r14_c0.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r14_c0.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r14_c0.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r14_c0.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r15_c0.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r15_c0.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r15_c0.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r15_c0.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r15_c0.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r0_c1.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r0_c1.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r0_c1.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r0_c1.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r0_c1.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r1_c1.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r1_c1.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r1_c1.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r1_c1.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r1_c1.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r2_c1.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r2_c1.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r2_c1.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r2_c1.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r2_c1.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r3_c1.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r3_c1.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r3_c1.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r3_c1.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r3_c1.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r4_c1.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r4_c1.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r4_c1.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r4_c1.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r4_c1.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r5_c1.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r5_c1.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r5_c1.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r5_c1.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r5_c1.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r6_c1.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r6_c1.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r6_c1.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r6_c1.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r6_c1.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r7_c1.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r7_c1.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r7_c1.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r7_c1.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r7_c1.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r8_c1.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r8_c1.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r8_c1.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r8_c1.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r8_c1.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r9_c1.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r9_c1.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r9_c1.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r9_c1.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r9_c1.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r10_c1.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r10_c1.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r10_c1.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r10_c1.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r10_c1.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r11_c1.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r11_c1.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r11_c1.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r11_c1.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r11_c1.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r12_c1.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r12_c1.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r12_c1.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r12_c1.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r12_c1.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r13_c1.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r13_c1.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r13_c1.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r13_c1.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r13_c1.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r14_c1.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r14_c1.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r14_c1.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r14_c1.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r14_c1.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r15_c1.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r15_c1.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r15_c1.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r15_c1.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r15_c1.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r0_c2.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r0_c2.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r0_c2.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r0_c2.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r0_c2.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r1_c2.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r1_c2.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r1_c2.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r1_c2.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r1_c2.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r2_c2.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r2_c2.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r2_c2.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r2_c2.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r2_c2.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r3_c2.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r3_c2.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r3_c2.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r3_c2.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r3_c2.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r4_c2.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r4_c2.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r4_c2.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r4_c2.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r4_c2.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r5_c2.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r5_c2.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r5_c2.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r5_c2.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r5_c2.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r6_c2.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r6_c2.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r6_c2.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r6_c2.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r6_c2.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r7_c2.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r7_c2.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r7_c2.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r7_c2.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r7_c2.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r8_c2.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r8_c2.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r8_c2.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r8_c2.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r8_c2.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r9_c2.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r9_c2.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r9_c2.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r9_c2.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r9_c2.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r10_c2.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r10_c2.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r10_c2.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r10_c2.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r10_c2.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r11_c2.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r11_c2.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r11_c2.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r11_c2.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r11_c2.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r12_c2.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r12_c2.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r12_c2.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r12_c2.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r12_c2.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r13_c2.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r13_c2.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r13_c2.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r13_c2.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r13_c2.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r14_c2.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r14_c2.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r14_c2.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r14_c2.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r14_c2.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r15_c2.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r15_c2.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r15_c2.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r15_c2.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r15_c2.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r0_c3.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r0_c3.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r0_c3.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r0_c3.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r0_c3.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r1_c3.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r1_c3.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r1_c3.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r1_c3.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r1_c3.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r2_c3.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r2_c3.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r2_c3.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r2_c3.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r2_c3.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r3_c3.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r3_c3.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r3_c3.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r3_c3.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r3_c3.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r4_c3.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r4_c3.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r4_c3.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r4_c3.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r4_c3.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r5_c3.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r5_c3.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r5_c3.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r5_c3.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r5_c3.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r6_c3.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r6_c3.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r6_c3.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r6_c3.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r6_c3.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r7_c3.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r7_c3.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r7_c3.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r7_c3.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r7_c3.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r8_c3.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r8_c3.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r8_c3.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r8_c3.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r8_c3.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r9_c3.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r9_c3.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r9_c3.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r9_c3.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r9_c3.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r10_c3.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r10_c3.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r10_c3.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r10_c3.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r10_c3.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r11_c3.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r11_c3.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r11_c3.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r11_c3.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r11_c3.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r12_c3.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r12_c3.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r12_c3.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r12_c3.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r12_c3.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r13_c3.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r13_c3.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r13_c3.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r13_c3.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r13_c3.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r14_c3.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r14_c3.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r14_c3.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r14_c3.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r14_c3.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r15_c3.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r15_c3.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r15_c3.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r15_c3.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r15_c3.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r0_c4.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r0_c4.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r0_c4.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r0_c4.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r0_c4.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r1_c4.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r1_c4.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r1_c4.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r1_c4.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r1_c4.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r2_c4.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r2_c4.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r2_c4.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r2_c4.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r2_c4.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r3_c4.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r3_c4.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r3_c4.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r3_c4.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r3_c4.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r4_c4.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r4_c4.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r4_c4.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r4_c4.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r4_c4.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r5_c4.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r5_c4.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r5_c4.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r5_c4.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r5_c4.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r6_c4.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r6_c4.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r6_c4.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r6_c4.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r6_c4.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r7_c4.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r7_c4.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r7_c4.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r7_c4.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r7_c4.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r8_c4.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r8_c4.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r8_c4.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r8_c4.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r8_c4.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r9_c4.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r9_c4.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r9_c4.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r9_c4.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r9_c4.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r10_c4.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r10_c4.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r10_c4.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r10_c4.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r10_c4.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r11_c4.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r11_c4.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r11_c4.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r11_c4.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r11_c4.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r12_c4.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r12_c4.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r12_c4.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r12_c4.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r12_c4.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r13_c4.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r13_c4.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r13_c4.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r13_c4.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r13_c4.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r14_c4.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r14_c4.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r14_c4.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r14_c4.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r14_c4.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r15_c4.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r15_c4.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r15_c4.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r15_c4.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r15_c4.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r0_c5.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r0_c5.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r0_c5.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r0_c5.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r0_c5.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r1_c5.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r1_c5.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r1_c5.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r1_c5.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r1_c5.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r2_c5.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r2_c5.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r2_c5.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r2_c5.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r2_c5.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r3_c5.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r3_c5.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r3_c5.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r3_c5.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r3_c5.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r4_c5.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r4_c5.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r4_c5.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r4_c5.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r4_c5.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r5_c5.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r5_c5.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r5_c5.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r5_c5.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r5_c5.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r6_c5.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r6_c5.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r6_c5.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r6_c5.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r6_c5.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r7_c5.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r7_c5.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r7_c5.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r7_c5.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r7_c5.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r8_c5.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r8_c5.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r8_c5.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r8_c5.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r8_c5.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r9_c5.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r9_c5.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r9_c5.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r9_c5.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r9_c5.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r10_c5.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r10_c5.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r10_c5.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r10_c5.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r10_c5.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r11_c5.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r11_c5.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r11_c5.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r11_c5.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r11_c5.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r12_c5.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r12_c5.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r12_c5.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r12_c5.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r12_c5.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r13_c5.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r13_c5.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r13_c5.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r13_c5.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r13_c5.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r14_c5.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r14_c5.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r14_c5.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r14_c5.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r14_c5.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r15_c5.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r15_c5.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r15_c5.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r15_c5.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r15_c5.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r0_c6.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r0_c6.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r0_c6.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r0_c6.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r0_c6.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r1_c6.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r1_c6.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r1_c6.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r1_c6.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r1_c6.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r2_c6.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r2_c6.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r2_c6.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r2_c6.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r2_c6.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r3_c6.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r3_c6.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r3_c6.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r3_c6.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r3_c6.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r4_c6.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r4_c6.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r4_c6.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r4_c6.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r4_c6.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r5_c6.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r5_c6.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r5_c6.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r5_c6.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r5_c6.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r6_c6.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r6_c6.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r6_c6.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r6_c6.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r6_c6.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r7_c6.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r7_c6.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r7_c6.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r7_c6.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r7_c6.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r8_c6.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r8_c6.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r8_c6.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r8_c6.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r8_c6.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r9_c6.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r9_c6.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r9_c6.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r9_c6.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r9_c6.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r10_c6.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r10_c6.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r10_c6.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r10_c6.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r10_c6.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r11_c6.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r11_c6.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r11_c6.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r11_c6.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r11_c6.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r12_c6.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r12_c6.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r12_c6.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r12_c6.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r12_c6.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r13_c6.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r13_c6.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r13_c6.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r13_c6.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r13_c6.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r14_c6.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r14_c6.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r14_c6.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r14_c6.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r14_c6.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r15_c6.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r15_c6.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r15_c6.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r15_c6.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r15_c6.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r0_c7.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r0_c7.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r0_c7.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r0_c7.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r0_c7.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r1_c7.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r1_c7.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r1_c7.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r1_c7.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r1_c7.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r2_c7.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r2_c7.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r2_c7.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r2_c7.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r2_c7.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r3_c7.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r3_c7.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r3_c7.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r3_c7.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r3_c7.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r4_c7.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r4_c7.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r4_c7.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r4_c7.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r4_c7.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r5_c7.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r5_c7.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r5_c7.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r5_c7.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r5_c7.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r6_c7.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r6_c7.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r6_c7.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r6_c7.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r6_c7.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r7_c7.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r7_c7.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r7_c7.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r7_c7.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r7_c7.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r8_c7.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r8_c7.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r8_c7.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r8_c7.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r8_c7.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r9_c7.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r9_c7.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r9_c7.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r9_c7.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r9_c7.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r10_c7.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r10_c7.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r10_c7.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r10_c7.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r10_c7.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r11_c7.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r11_c7.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r11_c7.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r11_c7.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r11_c7.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r12_c7.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r12_c7.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r12_c7.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r12_c7.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r12_c7.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r13_c7.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r13_c7.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r13_c7.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r13_c7.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r13_c7.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r14_c7.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r14_c7.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r14_c7.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r14_c7.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r14_c7.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r15_c7.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r15_c7.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r15_c7.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r15_c7.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r15_c7.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r0_c8.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r0_c8.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r0_c8.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r0_c8.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r0_c8.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r1_c8.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r1_c8.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r1_c8.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r1_c8.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r1_c8.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r2_c8.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r2_c8.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r2_c8.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r2_c8.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r2_c8.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r3_c8.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r3_c8.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r3_c8.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r3_c8.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r3_c8.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r4_c8.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r4_c8.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r4_c8.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r4_c8.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r4_c8.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r5_c8.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r5_c8.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r5_c8.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r5_c8.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r5_c8.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r6_c8.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r6_c8.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r6_c8.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r6_c8.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r6_c8.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r7_c8.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r7_c8.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r7_c8.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r7_c8.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r7_c8.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r8_c8.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r8_c8.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r8_c8.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r8_c8.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r8_c8.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r9_c8.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r9_c8.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r9_c8.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r9_c8.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r9_c8.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r10_c8.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r10_c8.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r10_c8.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r10_c8.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r10_c8.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r11_c8.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r11_c8.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r11_c8.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r11_c8.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r11_c8.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r12_c8.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r12_c8.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r12_c8.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r12_c8.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r12_c8.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r13_c8.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r13_c8.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r13_c8.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r13_c8.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r13_c8.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r14_c8.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r14_c8.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r14_c8.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r14_c8.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r14_c8.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r15_c8.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r15_c8.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r15_c8.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r15_c8.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r15_c8.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r0_c9.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r0_c9.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r0_c9.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r0_c9.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r0_c9.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r1_c9.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r1_c9.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r1_c9.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r1_c9.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r1_c9.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r2_c9.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r2_c9.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r2_c9.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r2_c9.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r2_c9.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r3_c9.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r3_c9.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r3_c9.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r3_c9.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r3_c9.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r4_c9.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r4_c9.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r4_c9.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r4_c9.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r4_c9.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r5_c9.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r5_c9.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r5_c9.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r5_c9.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r5_c9.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r6_c9.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r6_c9.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r6_c9.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r6_c9.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r6_c9.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r7_c9.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r7_c9.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r7_c9.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r7_c9.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r7_c9.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r8_c9.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r8_c9.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r8_c9.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r8_c9.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r8_c9.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r9_c9.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r9_c9.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r9_c9.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r9_c9.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r9_c9.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r10_c9.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r10_c9.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r10_c9.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r10_c9.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r10_c9.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r11_c9.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r11_c9.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r11_c9.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r11_c9.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r11_c9.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r12_c9.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r12_c9.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r12_c9.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r12_c9.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r12_c9.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r13_c9.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r13_c9.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r13_c9.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r13_c9.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r13_c9.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r14_c9.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r14_c9.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r14_c9.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r14_c9.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r14_c9.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r15_c9.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r15_c9.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r15_c9.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r15_c9.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r15_c9.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r0_c10.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r0_c10.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r0_c10.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r0_c10.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r0_c10.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r1_c10.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r1_c10.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r1_c10.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r1_c10.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r1_c10.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r2_c10.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r2_c10.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r2_c10.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r2_c10.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r2_c10.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r3_c10.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r3_c10.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r3_c10.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r3_c10.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r3_c10.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r4_c10.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r4_c10.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r4_c10.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r4_c10.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r4_c10.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r5_c10.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r5_c10.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r5_c10.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r5_c10.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r5_c10.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r6_c10.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r6_c10.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r6_c10.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r6_c10.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r6_c10.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r7_c10.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r7_c10.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r7_c10.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r7_c10.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r7_c10.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r8_c10.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r8_c10.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r8_c10.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r8_c10.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r8_c10.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r9_c10.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r9_c10.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r9_c10.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r9_c10.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r9_c10.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r10_c10.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r10_c10.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r10_c10.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r10_c10.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r10_c10.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r11_c10.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r11_c10.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r11_c10.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r11_c10.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r11_c10.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r12_c10.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r12_c10.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r12_c10.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r12_c10.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r12_c10.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r13_c10.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r13_c10.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r13_c10.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r13_c10.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r13_c10.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r14_c10.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r14_c10.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r14_c10.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r14_c10.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r14_c10.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r15_c10.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r15_c10.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r15_c10.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r15_c10.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r15_c10.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r0_c11.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r0_c11.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r0_c11.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r0_c11.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r0_c11.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r1_c11.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r1_c11.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r1_c11.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r1_c11.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r1_c11.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r2_c11.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r2_c11.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r2_c11.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r2_c11.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r2_c11.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r3_c11.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r3_c11.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r3_c11.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r3_c11.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r3_c11.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r4_c11.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r4_c11.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r4_c11.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r4_c11.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r4_c11.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r5_c11.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r5_c11.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r5_c11.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r5_c11.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r5_c11.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r6_c11.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r6_c11.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r6_c11.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r6_c11.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r6_c11.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r7_c11.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r7_c11.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r7_c11.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r7_c11.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r7_c11.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r8_c11.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r8_c11.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r8_c11.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r8_c11.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r8_c11.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r9_c11.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r9_c11.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r9_c11.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r9_c11.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r9_c11.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r10_c11.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r10_c11.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r10_c11.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r10_c11.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r10_c11.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r11_c11.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r11_c11.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r11_c11.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r11_c11.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r11_c11.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r12_c11.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r12_c11.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r12_c11.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r12_c11.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r12_c11.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r13_c11.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r13_c11.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r13_c11.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r13_c11.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r13_c11.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r14_c11.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r14_c11.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r14_c11.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r14_c11.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r14_c11.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r15_c11.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r15_c11.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r15_c11.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r15_c11.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r15_c11.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r0_c12.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r0_c12.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r0_c12.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r0_c12.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r0_c12.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r1_c12.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r1_c12.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r1_c12.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r1_c12.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r1_c12.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r2_c12.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r2_c12.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r2_c12.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r2_c12.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r2_c12.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r3_c12.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r3_c12.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r3_c12.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r3_c12.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r3_c12.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r4_c12.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r4_c12.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r4_c12.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r4_c12.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r4_c12.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r5_c12.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r5_c12.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r5_c12.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r5_c12.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r5_c12.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r6_c12.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r6_c12.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r6_c12.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r6_c12.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r6_c12.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r7_c12.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r7_c12.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r7_c12.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r7_c12.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r7_c12.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r8_c12.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r8_c12.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r8_c12.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r8_c12.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r8_c12.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r9_c12.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r9_c12.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r9_c12.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r9_c12.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r9_c12.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r10_c12.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r10_c12.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r10_c12.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r10_c12.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r10_c12.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r11_c12.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r11_c12.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r11_c12.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r11_c12.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r11_c12.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r12_c12.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r12_c12.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r12_c12.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r12_c12.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r12_c12.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r13_c12.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r13_c12.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r13_c12.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r13_c12.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r13_c12.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r14_c12.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r14_c12.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r14_c12.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r14_c12.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r14_c12.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r15_c12.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r15_c12.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r15_c12.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r15_c12.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r15_c12.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r0_c13.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r0_c13.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r0_c13.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r0_c13.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r0_c13.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r1_c13.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r1_c13.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r1_c13.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r1_c13.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r1_c13.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r2_c13.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r2_c13.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r2_c13.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r2_c13.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r2_c13.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r3_c13.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r3_c13.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r3_c13.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r3_c13.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r3_c13.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r4_c13.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r4_c13.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r4_c13.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r4_c13.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r4_c13.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r5_c13.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r5_c13.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r5_c13.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r5_c13.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r5_c13.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r6_c13.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r6_c13.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r6_c13.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r6_c13.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r6_c13.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r7_c13.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r7_c13.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r7_c13.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r7_c13.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r7_c13.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r8_c13.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r8_c13.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r8_c13.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r8_c13.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r8_c13.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r9_c13.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r9_c13.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r9_c13.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r9_c13.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r9_c13.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r10_c13.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r10_c13.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r10_c13.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r10_c13.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r10_c13.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r11_c13.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r11_c13.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r11_c13.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r11_c13.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r11_c13.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r12_c13.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r12_c13.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r12_c13.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r12_c13.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r12_c13.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r13_c13.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r13_c13.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r13_c13.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r13_c13.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r13_c13.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r14_c13.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r14_c13.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r14_c13.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r14_c13.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r14_c13.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r15_c13.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r15_c13.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r15_c13.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r15_c13.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r15_c13.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r0_c14.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r0_c14.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r0_c14.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r0_c14.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r0_c14.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r1_c14.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r1_c14.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r1_c14.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r1_c14.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r1_c14.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r2_c14.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r2_c14.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r2_c14.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r2_c14.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r2_c14.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r3_c14.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r3_c14.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r3_c14.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r3_c14.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r3_c14.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r4_c14.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r4_c14.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r4_c14.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r4_c14.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r4_c14.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r5_c14.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r5_c14.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r5_c14.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r5_c14.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r5_c14.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r6_c14.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r6_c14.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r6_c14.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r6_c14.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r6_c14.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r7_c14.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r7_c14.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r7_c14.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r7_c14.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r7_c14.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r8_c14.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r8_c14.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r8_c14.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r8_c14.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r8_c14.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r9_c14.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r9_c14.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r9_c14.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r9_c14.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r9_c14.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r10_c14.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r10_c14.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r10_c14.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r10_c14.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r10_c14.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r11_c14.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r11_c14.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r11_c14.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r11_c14.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r11_c14.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r12_c14.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r12_c14.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r12_c14.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r12_c14.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r12_c14.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r13_c14.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r13_c14.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r13_c14.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r13_c14.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r13_c14.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r14_c14.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r14_c14.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r14_c14.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r14_c14.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r14_c14.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r15_c14.blc = 769.1054n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r15_c14.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r15_c14.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r15_c14.wl_bc = 768.5887n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r15_c14.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r0_c15.blc =   1.5541n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r0_c15.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r0_c15.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r0_c15.wl_bc = 768.5886n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r0_c15.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r1_c15.blc =   1.5541n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r1_c15.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r1_c15.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r1_c15.wl_bc = 768.5886n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r1_c15.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r2_c15.blc =   1.5541n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r2_c15.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r2_c15.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r2_c15.wl_bc = 768.5886n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r2_c15.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r3_c15.blc =   1.5541n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r3_c15.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r3_c15.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r3_c15.wl_bc = 768.5886n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r3_c15.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r4_c15.blc =   1.5541n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r4_c15.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r4_c15.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r4_c15.wl_bc = 768.5886n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r4_c15.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r5_c15.blc =   1.5541n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r5_c15.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r5_c15.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r5_c15.wl_bc = 768.5886n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r5_c15.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r6_c15.blc =   1.5541n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r6_c15.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r6_c15.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r6_c15.wl_bc = 768.5886n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r6_c15.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r7_c15.blc =   1.5541n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r7_c15.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r7_c15.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r7_c15.wl_bc = 768.5886n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r7_c15.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r8_c15.blc =   1.5541n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r8_c15.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r8_c15.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r8_c15.wl_bc = 768.5886n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r8_c15.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r9_c15.blc =   1.5541n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r9_c15.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r9_c15.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r9_c15.wl_bc = 768.5886n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r9_c15.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r10_c15.blc =   1.5541n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r10_c15.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r10_c15.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r10_c15.wl_bc = 768.5886n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r10_c15.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r11_c15.blc =   1.5541n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r11_c15.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r11_c15.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r11_c15.wl_bc = 768.5886n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r11_c15.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r12_c15.blc =   1.5541n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r12_c15.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r12_c15.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r12_c15.wl_bc = 768.5886n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r12_c15.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r13_c15.blc =   1.5541n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r13_c15.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r13_c15.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r13_c15.wl_bc = 768.5886n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r13_c15.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r14_c15.blc =   1.5541n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r14_c15.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r14_c15.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r14_c15.wl_bc = 768.5886n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r14_c15.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r15_c15.blc =   1.5541n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r15_c15.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r15_c15.gap_t =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r15_c15.wl_bc = 768.5886n       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r15_c15.wl_tc = 769.0378n       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xopamp.1 = 529.7879m       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xopamp.2 =   1.1464        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xopamp.3 = 113.8944m       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xopamp.4 = 261.2212m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xrow_decoder.out_0 = 878.0923u       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xrow_decoder.out_1 = 877.3053u       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xrow_decoder.out_2 = 878.7470u       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xrow_decoder.out_3 =   1.4997        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xrow_decoder.out_4 = 885.1779u       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xrow_decoder.out_5 = 884.3912u       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xrow_decoder.out_6 = 885.8325u       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xrow_decoder.out_7 =   1.4998        
+ xdefault_2r_16_16_1bit.xbank0.xcol_address_decoder0.xxpre4x16_and_0.zb_int =   1.4999        
+ xdefault_2r_16_16_1bit.xbank0.xcol_address_decoder0.xxpre4x16_and_1.zb_int =   1.4999        
+ xdefault_2r_16_16_1bit.xbank0.xcol_address_decoder0.xxpre4x16_and_2.zb_int =   1.4999        
+ xdefault_2r_16_16_1bit.xbank0.xcol_address_decoder0.xxpre4x16_and_3.zb_int =   1.4998        
+ xdefault_2r_16_16_1bit.xbank0.xcol_address_decoder0.xxpre4x16_and_4.zb_int =   1.4999        
+ xdefault_2r_16_16_1bit.xbank0.xcol_address_decoder0.xxpre4x16_and_5.zb_int =   1.4998        
+ xdefault_2r_16_16_1bit.xbank0.xcol_address_decoder0.xxpre4x16_and_6.zb_int =   1.4998        
+ xdefault_2r_16_16_1bit.xbank0.xcol_address_decoder0.xxpre4x16_and_7.zb_int =   1.4997        
+ xdefault_2r_16_16_1bit.xbank0.xcol_address_decoder0.xxpre4x16_and_8.zb_int =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xcol_address_decoder0.xxpre4x16_and_9.zb_int =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xcol_address_decoder0.xxpre4x16_and_10.zb_int =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xcol_address_decoder0.xxpre4x16_and_11.zb_int =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xcol_address_decoder0.xxpre4x16_and_12.zb_int =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xcol_address_decoder0.xxpre4x16_and_13.zb_int =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xcol_address_decoder0.xxpre4x16_and_14.zb_int =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xcol_address_decoder0.xxpre4x16_and_15.zb_int =   3.0312m       
+ xdefault_2r_16_16_1bit.xcontrol0.xctrl_dffs.xdff_r0_c0.qint =   1.4997        
+ xdefault_2r_16_16_1bit.xcontrol0.xctrl_dffs.xdff_r1_c0.qint =   1.4997        
+ xdefault_2r_16_16_1bit.xcontrol0.xctrl_dffs.xdff_r2_c0.qint =   1.4997        
+ xdefault_2r_16_16_1bit.xcontrol0.xand2_gated_clk_buf.xpand2_nand.net1 =  88.6614m       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver0.col_active_bar =   1.4996        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver0.col_active_buf = 444.0650u       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver0.col_write0_bar =   1.4998        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver0.col_write1 = 369.1088u       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver0.col_write1_bar =   1.4998        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver1.col_active_bar =   1.4996        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver1.col_active_buf = 444.0650u       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver1.col_write0_bar =   1.4998        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver1.col_write1 = 369.1088u       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver1.col_write1_bar =   1.4998        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver2.col_active_bar =   1.4996        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver2.col_active_buf = 444.0650u       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver2.col_write0_bar =   1.4998        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver2.col_write1 = 369.1088u       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver2.col_write1_bar =   1.4998        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver3.col_active_bar =   1.4996        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver3.col_active_buf = 444.0650u       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver3.col_write0_bar =   1.4998        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver3.col_write1 = 369.1088u       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver3.col_write1_bar =   1.4998        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver4.col_active_bar =   1.4996        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver4.col_active_buf = 444.0650u       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver4.col_write0_bar =   1.4998        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver4.col_write1 = 369.1088u       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver4.col_write1_bar =   1.4998        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver5.col_active_bar =   1.4996        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver5.col_active_buf = 444.0650u       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver5.col_write0_bar =   1.4998        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver5.col_write1 = 369.1088u       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver5.col_write1_bar =   1.4998        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver6.col_active_bar =   1.4996        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver6.col_active_buf = 444.0650u       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver6.col_write0_bar =   1.4998        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver6.col_write1 = 369.1088u       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver6.col_write1_bar =   1.4998        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver7.col_active_bar =   1.4996        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver7.col_active_buf = 444.0650u       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver7.col_write0_bar =   1.4998        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver7.col_write1 = 369.1088u       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver7.col_write1_bar =   1.4998        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver8.col_active_bar =   1.4996        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver8.col_active_buf = 444.0650u       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver8.col_write0_bar =   1.4998        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver8.col_write1 = 369.1088u       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver8.col_write1_bar =   1.4998        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver9.col_active_bar =   1.4996        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver9.col_active_buf = 444.0650u       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver9.col_write0_bar =   1.4998        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver9.col_write1 = 369.1088u       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver9.col_write1_bar =   1.4998        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver10.col_active_bar =   1.4996        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver10.col_active_buf = 444.0650u       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver10.col_write0_bar =   1.4998        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver10.col_write1 = 369.1088u       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver10.col_write1_bar =   1.4998        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver11.col_active_bar =   1.4996        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver11.col_active_buf = 444.0650u       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver11.col_write0_bar =   1.4998        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver11.col_write1 = 369.1088u       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver11.col_write1_bar =   1.4998        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver12.col_active_bar =   1.4996        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver12.col_active_buf = 444.0650u       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver12.col_write0_bar =   1.4998        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver12.col_write1 = 369.1088u       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver12.col_write1_bar =   1.4998        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver13.col_active_bar =   1.4996        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver13.col_active_buf = 444.0650u       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver13.col_write0_bar =   1.4998        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver13.col_write1 = 369.1088u       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver13.col_write1_bar =   1.4998        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver14.col_active_bar =   1.4996        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver14.col_active_buf = 444.0650u       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver14.col_write0_bar =   1.4998        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver14.col_write1 = 369.1088u       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver14.col_write1_bar =   1.4998        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver15.col_active_bar = 763.4613u       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver15.col_active_buf =   1.4998        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver15.col_write0_bar =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver15.col_write1 = 369.7811u       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver15.col_write1_bar =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xcolumn_mux_enable_array0.xcol_read_activedriver_and0.zb_int =   1.4998        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xcolumn_mux_enable_array0.xcol_read_activedriver_and1.zb_int =   1.4998        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xcolumn_mux_enable_array0.xcol_read_activedriver_and2.zb_int =   1.4998        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xcolumn_mux_enable_array0.xcol_read_activedriver_and3.zb_int =   1.4998        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xcolumn_mux_enable_array0.xcol_read_activedriver_and4.zb_int =   1.4998        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xcolumn_mux_enable_array0.xcol_read_activedriver_and5.zb_int =   1.4998        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xcolumn_mux_enable_array0.xcol_read_activedriver_and6.zb_int =   1.4998        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xcolumn_mux_enable_array0.xcol_read_activedriver_and7.zb_int =   1.4998        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xcolumn_mux_enable_array0.xcol_read_activedriver_and8.zb_int =   1.4998        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xcolumn_mux_enable_array0.xcol_read_activedriver_and9.zb_int =   1.4998        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xcolumn_mux_enable_array0.xcol_read_activedriver_and10.zb_int =   1.4998        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xcolumn_mux_enable_array0.xcol_read_activedriver_and11.zb_int =   1.4998        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xcolumn_mux_enable_array0.xcol_read_activedriver_and12.zb_int =   1.4998        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xcolumn_mux_enable_array0.xcol_read_activedriver_and13.zb_int =   1.4998        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xcolumn_mux_enable_array0.xcol_read_activedriver_and14.zb_int =   1.4998        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xcolumn_mux_enable_array0.xcol_read_activedriver_and15.zb_int =   1.4997        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xcolumn_mux0.xxmux0.sel_bar =   1.4998        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xcolumn_mux0.xxmux1.sel_bar =   1.4998        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xcolumn_mux0.xxmux2.sel_bar =   1.4998        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xcolumn_mux0.xxmux3.sel_bar =   1.4998        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xcolumn_mux0.xxmux4.sel_bar =   1.4998        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xcolumn_mux0.xxmux5.sel_bar =   1.4998        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xcolumn_mux0.xxmux6.sel_bar =   1.4998        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xcolumn_mux0.xxmux7.sel_bar =   1.4998        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xcolumn_mux0.xxmux8.sel_bar =   1.4998        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xcolumn_mux0.xxmux9.sel_bar =   1.4998        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xcolumn_mux0.xxmux10.sel_bar =   1.4998        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xcolumn_mux0.xxmux11.sel_bar =   1.4998        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xcolumn_mux0.xxmux12.sel_bar =   1.4998        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xcolumn_mux0.xxmux13.sel_bar =   1.4998        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xcolumn_mux0.xxmux14.sel_bar =   1.4998        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xcolumn_mux0.xxmux15.sel_bar =   1.4998        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xrow_decoder.xpre_0.inbar_0 = 623.8083u       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xrow_decoder.xpre_0.inbar_1 = 627.1105u       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xrow_decoder.xpre_1.inbar_0 = 623.8083u       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xrow_decoder.xpre_1.inbar_1 = 627.1105u       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xrow_decoder.xdec_and_0.zb_int =   1.4998        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xrow_decoder.xdec_and_4.zb_int =   1.4998        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xrow_decoder.xdec_and_8.zb_int =   1.4998        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xrow_decoder.xdec_and_12.zb_int =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xrow_decoder.xdec_and_1.zb_int =   1.4998        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xrow_decoder.xdec_and_5.zb_int =   1.4998        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xrow_decoder.xdec_and_9.zb_int =   1.4998        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xrow_decoder.xdec_and_13.zb_int =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xrow_decoder.xdec_and_2.zb_int =   1.4998        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xrow_decoder.xdec_and_6.zb_int =   1.4998        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xrow_decoder.xdec_and_10.zb_int =   1.4998        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xrow_decoder.xdec_and_14.zb_int =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xrow_decoder.xdec_and_3.zb_int =   1.4997        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xrow_decoder.xdec_and_7.zb_int =   1.4997        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xrow_decoder.xdec_and_11.zb_int =   1.4997        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xrow_decoder.xdec_and_15.zb_int = 846.4433u       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_active_indicator_array.xwl_activedriver_and0.zb_int =   1.4998        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_active_indicator_array.xwl_activedriver_and1.zb_int =   1.4998        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_active_indicator_array.xwl_activedriver_and2.zb_int =   1.4998        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_active_indicator_array.xwl_activedriver_and3.zb_int =   1.4998        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_active_indicator_array.xwl_activedriver_and4.zb_int =   1.4998        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_active_indicator_array.xwl_activedriver_and5.zb_int =   1.4998        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_active_indicator_array.xwl_activedriver_and6.zb_int =   1.4998        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_active_indicator_array.xwl_activedriver_and7.zb_int =   1.4998        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_active_indicator_array.xwl_activedriver_and8.zb_int =   1.4998        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_active_indicator_array.xwl_activedriver_and9.zb_int =   1.4998        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_active_indicator_array.xwl_activedriver_and10.zb_int =   1.4998        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_active_indicator_array.xwl_activedriver_and11.zb_int =   1.4998        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_active_indicator_array.xwl_activedriver_and12.zb_int =   1.4998        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_active_indicator_array.xwl_activedriver_and13.zb_int =   1.4998        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_active_indicator_array.xwl_activedriver_and14.zb_int =   1.4998        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_active_indicator_array.xwl_activedriver_and15.zb_int =   1.4997        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver0.drive_b_low = 640.1638u       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver0.wl_write1_bar_int_a =   1.4998        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver0.wl_active_bar =   1.4998        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver0.wl_active_buf = 435.9988u       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver0.wl_read_mode = 357.4604u       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver0.wl_read_mode_bar =   1.4997        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver0.wl_write0 = 361.8365u       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver0.wl_write0_bar =   1.4998        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver0.wl_write1_bar =   1.4998        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver0.wl_write1_int_a = 549.7668u       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver1.drive_b_low = 640.1638u       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver1.wl_write1_bar_int_a =   1.4998        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver1.wl_active_bar =   1.4998        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver1.wl_active_buf = 435.9988u       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver1.wl_read_mode = 357.4604u       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver1.wl_read_mode_bar =   1.4997        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver1.wl_write0 = 361.8365u       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver1.wl_write0_bar =   1.4998        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver1.wl_write1_bar =   1.4998        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver1.wl_write1_int_a = 549.7668u       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver2.drive_b_low = 640.1638u       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver2.wl_write1_bar_int_a =   1.4998        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver2.wl_active_bar =   1.4998        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver2.wl_active_buf = 435.9988u       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver2.wl_read_mode = 357.4604u       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver2.wl_read_mode_bar =   1.4997        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver2.wl_write0 = 361.8365u       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver2.wl_write0_bar =   1.4998        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver2.wl_write1_bar =   1.4998        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver2.wl_write1_int_a = 549.7668u       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver3.drive_b_low = 640.1638u       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver3.wl_write1_bar_int_a =   1.4998        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver3.wl_active_bar =   1.4998        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver3.wl_active_buf = 435.9988u       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver3.wl_read_mode = 357.4604u       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver3.wl_read_mode_bar =   1.4997        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver3.wl_write0 = 361.8365u       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver3.wl_write0_bar =   1.4998        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver3.wl_write1_bar =   1.4998        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver3.wl_write1_int_a = 549.7668u       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver4.drive_b_low = 640.1638u       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver4.wl_write1_bar_int_a =   1.4998        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver4.wl_active_bar =   1.4998        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver4.wl_active_buf = 435.9988u       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver4.wl_read_mode = 357.4604u       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver4.wl_read_mode_bar =   1.4997        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver4.wl_write0 = 361.8365u       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver4.wl_write0_bar =   1.4998        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver4.wl_write1_bar =   1.4998        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver4.wl_write1_int_a = 549.7668u       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver5.drive_b_low = 640.1638u       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver5.wl_write1_bar_int_a =   1.4998        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver5.wl_active_bar =   1.4998        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver5.wl_active_buf = 435.9988u       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver5.wl_read_mode = 357.4604u       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver5.wl_read_mode_bar =   1.4997        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver5.wl_write0 = 361.8365u       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver5.wl_write0_bar =   1.4998        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver5.wl_write1_bar =   1.4998        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver5.wl_write1_int_a = 549.7668u       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver6.drive_b_low = 640.1638u       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver6.wl_write1_bar_int_a =   1.4998        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver6.wl_active_bar =   1.4998        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver6.wl_active_buf = 435.9988u       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver6.wl_read_mode = 357.4604u       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver6.wl_read_mode_bar =   1.4997        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver6.wl_write0 = 361.8365u       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver6.wl_write0_bar =   1.4998        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver6.wl_write1_bar =   1.4998        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver6.wl_write1_int_a = 549.7668u       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver7.drive_b_low = 640.1638u       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver7.wl_write1_bar_int_a =   1.4998        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver7.wl_active_bar =   1.4998        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver7.wl_active_buf = 435.9988u       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver7.wl_read_mode = 357.4604u       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver7.wl_read_mode_bar =   1.4997        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver7.wl_write0 = 361.8365u       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver7.wl_write0_bar =   1.4998        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver7.wl_write1_bar =   1.4998        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver7.wl_write1_int_a = 549.7668u       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver8.drive_b_low = 640.1638u       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver8.wl_write1_bar_int_a =   1.4998        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver8.wl_active_bar =   1.4998        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver8.wl_active_buf = 435.9988u       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver8.wl_read_mode = 357.4604u       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver8.wl_read_mode_bar =   1.4997        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver8.wl_write0 = 361.8365u       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver8.wl_write0_bar =   1.4998        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver8.wl_write1_bar =   1.4998        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver8.wl_write1_int_a = 549.7668u       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver9.drive_b_low = 640.1638u       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver9.wl_write1_bar_int_a =   1.4998        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver9.wl_active_bar =   1.4998        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver9.wl_active_buf = 435.9988u       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver9.wl_read_mode = 357.4604u       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver9.wl_read_mode_bar =   1.4997        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver9.wl_write0 = 361.8365u       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver9.wl_write0_bar =   1.4998        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver9.wl_write1_bar =   1.4998        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver9.wl_write1_int_a = 549.7668u       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver10.drive_b_low = 640.1638u       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver10.wl_write1_bar_int_a =   1.4998        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver10.wl_active_bar =   1.4998        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver10.wl_active_buf = 435.9988u       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver10.wl_read_mode = 357.4604u       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver10.wl_read_mode_bar =   1.4997        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver10.wl_write0 = 361.8365u       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver10.wl_write0_bar =   1.4998        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver10.wl_write1_bar =   1.4998        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver10.wl_write1_int_a = 549.7668u       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver11.drive_b_low = 640.1638u       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver11.wl_write1_bar_int_a =   1.4998        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver11.wl_active_bar =   1.4998        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver11.wl_active_buf = 435.9988u       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver11.wl_read_mode = 357.4604u       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver11.wl_read_mode_bar =   1.4997        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver11.wl_write0 = 361.8365u       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver11.wl_write0_bar =   1.4998        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver11.wl_write1_bar =   1.4998        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver11.wl_write1_int_a = 549.7668u       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver12.drive_b_low = 640.1638u       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver12.wl_write1_bar_int_a =   1.4998        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver12.wl_active_bar =   1.4998        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver12.wl_active_buf = 435.9988u       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver12.wl_read_mode = 357.4604u       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver12.wl_read_mode_bar =   1.4997        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver12.wl_write0 = 361.8365u       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver12.wl_write0_bar =   1.4998        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver12.wl_write1_bar =   1.4998        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver12.wl_write1_int_a = 549.7668u       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver13.drive_b_low = 640.1638u       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver13.wl_write1_bar_int_a =   1.4998        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver13.wl_active_bar =   1.4998        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver13.wl_active_buf = 435.9988u       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver13.wl_read_mode = 357.4604u       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver13.wl_read_mode_bar =   1.4997        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver13.wl_write0 = 361.8365u       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver13.wl_write0_bar =   1.4998        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver13.wl_write1_bar =   1.4998        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver13.wl_write1_int_a = 549.7668u       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver14.drive_b_low = 640.1638u       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver14.wl_write1_bar_int_a =   1.4998        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver14.wl_active_bar =   1.4998        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver14.wl_active_buf = 435.9988u       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver14.wl_read_mode = 357.4604u       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver14.wl_read_mode_bar =   1.4997        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver14.wl_write0 = 361.8365u       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver14.wl_write0_bar =   1.4998        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver14.wl_write1_bar =   1.4998        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver14.wl_write1_int_a = 549.7668u       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver15.drive_b_low = 640.1638u       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver15.wl_write1_bar_int_a =   1.4998        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver15.wl_active_bar =   1.4998        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver15.wl_active_buf = 435.9988u       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver15.wl_read_mode = 357.4604u       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver15.wl_read_mode_bar =   1.4997        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver15.wl_write0 = 361.8365u       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver15.wl_write0_bar =   1.4998        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver15.wl_write1_bar =   1.4998        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver15.wl_write1_int_a = 549.7668u       
+ xdefault_2r_16_16_1bit.xbank0.xcol_address_decoder0.xxpre4x16_and_0.xpand4_nand.net1 = 117.5990m       
+ xdefault_2r_16_16_1bit.xbank0.xcol_address_decoder0.xxpre4x16_and_0.xpand4_nand.net2 =  31.0256m       
+ xdefault_2r_16_16_1bit.xbank0.xcol_address_decoder0.xxpre4x16_and_0.xpand4_nand.net3 =  11.5696m       
+ xdefault_2r_16_16_1bit.xbank0.xcol_address_decoder0.xxpre4x16_and_1.xpand4_nand.net1 = 106.8978m       
+ xdefault_2r_16_16_1bit.xbank0.xcol_address_decoder0.xxpre4x16_and_1.xpand4_nand.net2 =  19.5199m       
+ xdefault_2r_16_16_1bit.xbank0.xcol_address_decoder0.xxpre4x16_and_1.xpand4_nand.net3 =   2.3106u       
+ xdefault_2r_16_16_1bit.xbank0.xcol_address_decoder0.xxpre4x16_and_2.xpand4_nand.net1 = 212.2444m       
+ xdefault_2r_16_16_1bit.xbank0.xcol_address_decoder0.xxpre4x16_and_2.xpand4_nand.net2 = 469.2965m       
+ xdefault_2r_16_16_1bit.xbank0.xcol_address_decoder0.xxpre4x16_and_2.xpand4_nand.net3 = 469.2961m       
+ xdefault_2r_16_16_1bit.xbank0.xcol_address_decoder0.xxpre4x16_and_3.xpand4_nand.net1 =  88.6761m       
+ xdefault_2r_16_16_1bit.xbank0.xcol_address_decoder0.xxpre4x16_and_3.xpand4_nand.net2 =   9.2434u       
+ xdefault_2r_16_16_1bit.xbank0.xcol_address_decoder0.xxpre4x16_and_3.xpand4_nand.net3 =   6.7943u       
+ xdefault_2r_16_16_1bit.xbank0.xcol_address_decoder0.xxpre4x16_and_4.xpand4_nand.net1 = 666.9235m       
+ xdefault_2r_16_16_1bit.xbank0.xcol_address_decoder0.xxpre4x16_and_4.xpand4_nand.net2 = 666.9233m       
+ xdefault_2r_16_16_1bit.xbank0.xcol_address_decoder0.xxpre4x16_and_4.xpand4_nand.net3 =  42.8270m       
+ xdefault_2r_16_16_1bit.xbank0.xcol_address_decoder0.xxpre4x16_and_5.xpand4_nand.net1 = 469.3661m       
+ xdefault_2r_16_16_1bit.xbank0.xcol_address_decoder0.xxpre4x16_and_5.xpand4_nand.net2 = 469.3657m       
+ xdefault_2r_16_16_1bit.xbank0.xcol_address_decoder0.xxpre4x16_and_5.xpand4_nand.net3 =   2.8620u       
+ xdefault_2r_16_16_1bit.xbank0.xcol_address_decoder0.xxpre4x16_and_6.xpand4_nand.net1 = 568.8520m       
+ xdefault_2r_16_16_1bit.xbank0.xcol_address_decoder0.xxpre4x16_and_6.xpand4_nand.net2 = 568.8517m       
+ xdefault_2r_16_16_1bit.xbank0.xcol_address_decoder0.xxpre4x16_and_6.xpand4_nand.net3 = 568.8508m       
+ xdefault_2r_16_16_1bit.xbank0.xcol_address_decoder0.xxpre4x16_and_7.xpand4_nand.net1 =  42.1857u       
+ xdefault_2r_16_16_1bit.xbank0.xcol_address_decoder0.xxpre4x16_and_7.xpand4_nand.net2 =  32.4691u       
+ xdefault_2r_16_16_1bit.xbank0.xcol_address_decoder0.xxpre4x16_and_7.xpand4_nand.net3 =  18.4072u       
+ xdefault_2r_16_16_1bit.xbank0.xcol_address_decoder0.xxpre4x16_and_8.xpand4_nand.net1 =   1.2345        
+ xdefault_2r_16_16_1bit.xbank0.xcol_address_decoder0.xxpre4x16_and_8.xpand4_nand.net2 =  90.6506m       
+ xdefault_2r_16_16_1bit.xbank0.xcol_address_decoder0.xxpre4x16_and_8.xpand4_nand.net3 =  18.7616m       
+ xdefault_2r_16_16_1bit.xbank0.xcol_address_decoder0.xxpre4x16_and_9.xpand4_nand.net1 =   1.2320        
+ xdefault_2r_16_16_1bit.xbank0.xcol_address_decoder0.xxpre4x16_and_9.xpand4_nand.net2 =  72.9049m       
+ xdefault_2r_16_16_1bit.xbank0.xcol_address_decoder0.xxpre4x16_and_9.xpand4_nand.net3 =   2.4340u       
+ xdefault_2r_16_16_1bit.xbank0.xcol_address_decoder0.xxpre4x16_and_10.xpand4_nand.net1 =   1.2372        
+ xdefault_2r_16_16_1bit.xbank0.xcol_address_decoder0.xxpre4x16_and_10.xpand4_nand.net2 = 469.3402m       
+ xdefault_2r_16_16_1bit.xbank0.xcol_address_decoder0.xxpre4x16_and_10.xpand4_nand.net3 = 469.3398m       
+ xdefault_2r_16_16_1bit.xbank0.xcol_address_decoder0.xxpre4x16_and_11.xpand4_nand.net1 =   1.1941        
+ xdefault_2r_16_16_1bit.xbank0.xcol_address_decoder0.xxpre4x16_and_11.xpand4_nand.net2 =  15.9451u       
+ xdefault_2r_16_16_1bit.xbank0.xcol_address_decoder0.xxpre4x16_and_11.xpand4_nand.net3 =  10.1452u       
+ xdefault_2r_16_16_1bit.xbank0.xcol_address_decoder0.xxpre4x16_and_12.xpand4_nand.net1 =   1.2392        
+ xdefault_2r_16_16_1bit.xbank0.xcol_address_decoder0.xxpre4x16_and_12.xpand4_nand.net2 =   1.2120        
+ xdefault_2r_16_16_1bit.xbank0.xcol_address_decoder0.xxpre4x16_and_12.xpand4_nand.net3 =  71.7623m       
+ xdefault_2r_16_16_1bit.xbank0.xcol_address_decoder0.xxpre4x16_and_13.xpand4_nand.net1 =   1.1962        
+ xdefault_2r_16_16_1bit.xbank0.xcol_address_decoder0.xxpre4x16_and_13.xpand4_nand.net2 =   1.1669        
+ xdefault_2r_16_16_1bit.xbank0.xcol_address_decoder0.xxpre4x16_and_13.xpand4_nand.net3 =   5.5778u       
+ xdefault_2r_16_16_1bit.xbank0.xcol_address_decoder0.xxpre4x16_and_14.xpand4_nand.net1 =   1.1972        
+ xdefault_2r_16_16_1bit.xbank0.xcol_address_decoder0.xxpre4x16_and_14.xpand4_nand.net2 =   1.1679        
+ xdefault_2r_16_16_1bit.xbank0.xcol_address_decoder0.xxpre4x16_and_14.xpand4_nand.net3 =   1.1533        
+ xdefault_2r_16_16_1bit.xbank0.xcol_address_decoder0.xxpre4x16_and_15.xpand4_nand.net1 =   2.2797m       
+ xdefault_2r_16_16_1bit.xbank0.xcol_address_decoder0.xxpre4x16_and_15.xpand4_nand.net2 =   1.5240m       
+ xdefault_2r_16_16_1bit.xbank0.xcol_address_decoder0.xxpre4x16_and_15.xpand4_nand.net3 = 764.1119u       
+ xdefault_2r_16_16_1bit.xcontrol0.xctrl_dffs.xdff_r0_c0.xdff_buf_dff.a_17_6# =   1.1948        
+ xdefault_2r_16_16_1bit.xcontrol0.xctrl_dffs.xdff_r0_c0.xdff_buf_dff.a_17_74# =   1.4997        
+ xdefault_2r_16_16_1bit.xcontrol0.xctrl_dffs.xdff_r0_c0.xdff_buf_dff.a_22_6# =   1.4994        
+ xdefault_2r_16_16_1bit.xcontrol0.xctrl_dffs.xdff_r0_c0.xdff_buf_dff.a_2_6# =   1.4997        
+ xdefault_2r_16_16_1bit.xcontrol0.xctrl_dffs.xdff_r0_c0.xdff_buf_dff.a_31_6# =  88.7999m       
+ xdefault_2r_16_16_1bit.xcontrol0.xctrl_dffs.xdff_r0_c0.xdff_buf_dff.a_31_74# =   1.5000        
+ xdefault_2r_16_16_1bit.xcontrol0.xctrl_dffs.xdff_r0_c0.xdff_buf_dff.a_34_4# = 408.5864u       
+ xdefault_2r_16_16_1bit.xcontrol0.xctrl_dffs.xdff_r0_c0.xdff_buf_dff.a_61_6# = 415.9808u       
+ xdefault_2r_16_16_1bit.xcontrol0.xctrl_dffs.xdff_r0_c0.xdff_buf_dff.a_61_74# =   1.5000        
+ xdefault_2r_16_16_1bit.xcontrol0.xctrl_dffs.xdff_r0_c0.xdff_buf_dff.a_66_6# = 835.3417u       
+ xdefault_2r_16_16_1bit.xcontrol0.xctrl_dffs.xdff_r0_c0.xdff_buf_dff.a_76_6# = 419.8459u       
+ xdefault_2r_16_16_1bit.xcontrol0.xctrl_dffs.xdff_r0_c0.xdff_buf_dff.a_76_84# = 302.7702m       
+ xdefault_2r_16_16_1bit.xcontrol0.xctrl_dffs.xdff_r1_c0.xdff_buf_dff.a_17_6# =   1.1948        
+ xdefault_2r_16_16_1bit.xcontrol0.xctrl_dffs.xdff_r1_c0.xdff_buf_dff.a_17_74# =   1.4997        
+ xdefault_2r_16_16_1bit.xcontrol0.xctrl_dffs.xdff_r1_c0.xdff_buf_dff.a_22_6# =   1.4994        
+ xdefault_2r_16_16_1bit.xcontrol0.xctrl_dffs.xdff_r1_c0.xdff_buf_dff.a_2_6# =   1.4997        
+ xdefault_2r_16_16_1bit.xcontrol0.xctrl_dffs.xdff_r1_c0.xdff_buf_dff.a_31_6# =  88.7999m       
+ xdefault_2r_16_16_1bit.xcontrol0.xctrl_dffs.xdff_r1_c0.xdff_buf_dff.a_31_74# =   1.5000        
+ xdefault_2r_16_16_1bit.xcontrol0.xctrl_dffs.xdff_r1_c0.xdff_buf_dff.a_34_4# = 408.5864u       
+ xdefault_2r_16_16_1bit.xcontrol0.xctrl_dffs.xdff_r1_c0.xdff_buf_dff.a_61_6# = 415.9808u       
+ xdefault_2r_16_16_1bit.xcontrol0.xctrl_dffs.xdff_r1_c0.xdff_buf_dff.a_61_74# =   1.5000        
+ xdefault_2r_16_16_1bit.xcontrol0.xctrl_dffs.xdff_r1_c0.xdff_buf_dff.a_66_6# = 835.3417u       
+ xdefault_2r_16_16_1bit.xcontrol0.xctrl_dffs.xdff_r1_c0.xdff_buf_dff.a_76_6# = 419.8459u       
+ xdefault_2r_16_16_1bit.xcontrol0.xctrl_dffs.xdff_r1_c0.xdff_buf_dff.a_76_84# = 302.7702m       
+ xdefault_2r_16_16_1bit.xcontrol0.xctrl_dffs.xdff_r2_c0.xdff_buf_dff.a_17_6# = 313.4369u       
+ xdefault_2r_16_16_1bit.xcontrol0.xctrl_dffs.xdff_r2_c0.xdff_buf_dff.a_17_74# = 302.5831m       
+ xdefault_2r_16_16_1bit.xcontrol0.xctrl_dffs.xdff_r2_c0.xdff_buf_dff.a_22_6# = 622.5120u       
+ xdefault_2r_16_16_1bit.xcontrol0.xctrl_dffs.xdff_r2_c0.xdff_buf_dff.a_2_6# =   1.4997        
+ xdefault_2r_16_16_1bit.xcontrol0.xctrl_dffs.xdff_r2_c0.xdff_buf_dff.a_31_6# =   2.2015u       
+ xdefault_2r_16_16_1bit.xcontrol0.xctrl_dffs.xdff_r2_c0.xdff_buf_dff.a_31_74# =   1.3893        
+ xdefault_2r_16_16_1bit.xcontrol0.xctrl_dffs.xdff_r2_c0.xdff_buf_dff.a_34_4# =   1.4997        
+ xdefault_2r_16_16_1bit.xcontrol0.xctrl_dffs.xdff_r2_c0.xdff_buf_dff.a_61_6# =   2.2030u       
+ xdefault_2r_16_16_1bit.xcontrol0.xctrl_dffs.xdff_r2_c0.xdff_buf_dff.a_61_74# =   1.3893        
+ xdefault_2r_16_16_1bit.xcontrol0.xctrl_dffs.xdff_r2_c0.xdff_buf_dff.a_66_6# = 786.1269u       
+ xdefault_2r_16_16_1bit.xcontrol0.xctrl_dffs.xdff_r2_c0.xdff_buf_dff.a_76_6# = 395.2405u       
+ xdefault_2r_16_16_1bit.xcontrol0.xctrl_dffs.xdff_r2_c0.xdff_buf_dff.a_76_84# = 302.7666m       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver0.xpnand_a.net1 =  88.5923m       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver0.xpnand_c.net1 =  88.5926m       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver1.xpnand_a.net1 =  88.5923m       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver1.xpnand_c.net1 =  88.5926m       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver2.xpnand_a.net1 =  88.5923m       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver2.xpnand_c.net1 =  88.5926m       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver3.xpnand_a.net1 =  88.5923m       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver3.xpnand_c.net1 =  88.5926m       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver4.xpnand_a.net1 =  88.5923m       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver4.xpnand_c.net1 =  88.5926m       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver5.xpnand_a.net1 =  88.5923m       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver5.xpnand_c.net1 =  88.5926m       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver6.xpnand_a.net1 =  88.5923m       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver6.xpnand_c.net1 =  88.5926m       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver7.xpnand_a.net1 =  88.5923m       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver7.xpnand_c.net1 =  88.5926m       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver8.xpnand_a.net1 =  88.5923m       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver8.xpnand_c.net1 =  88.5926m       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver9.xpnand_a.net1 =  88.5923m       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver9.xpnand_c.net1 =  88.5926m       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver10.xpnand_a.net1 =  88.5923m       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver10.xpnand_c.net1 =  88.5926m       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver11.xpnand_a.net1 =  88.5923m       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver11.xpnand_c.net1 =  88.5926m       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver12.xpnand_a.net1 =  88.5923m       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver12.xpnand_c.net1 =  88.5926m       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver13.xpnand_a.net1 =  88.5923m       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver13.xpnand_c.net1 =  88.5926m       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver14.xpnand_a.net1 =  88.5923m       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver14.xpnand_c.net1 =  88.5926m       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver15.xpnand_a.net1 =   1.1946        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver15.xpnand_c.net1 =   1.1946        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xcolumn_mux_enable_array0.xcol_read_activedriver_and0.xpand2_dec_nand.net1 =  88.5826m       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xcolumn_mux_enable_array0.xcol_read_activedriver_and1.xpand2_dec_nand.net1 =  88.5827m       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xcolumn_mux_enable_array0.xcol_read_activedriver_and2.xpand2_dec_nand.net1 =  88.5827m       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xcolumn_mux_enable_array0.xcol_read_activedriver_and3.xpand2_dec_nand.net1 =  88.5829m       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xcolumn_mux_enable_array0.xcol_read_activedriver_and4.xpand2_dec_nand.net1 =  88.5827m       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xcolumn_mux_enable_array0.xcol_read_activedriver_and5.xpand2_dec_nand.net1 =  88.5829m       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xcolumn_mux_enable_array0.xcol_read_activedriver_and6.xpand2_dec_nand.net1 =  88.5829m       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xcolumn_mux_enable_array0.xcol_read_activedriver_and7.xpand2_dec_nand.net1 =  88.5834m       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xcolumn_mux_enable_array0.xcol_read_activedriver_and8.xpand2_dec_nand.net1 =  88.5824m       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xcolumn_mux_enable_array0.xcol_read_activedriver_and9.xpand2_dec_nand.net1 =  88.5824m       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xcolumn_mux_enable_array0.xcol_read_activedriver_and10.xpand2_dec_nand.net1 =  88.5824m       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xcolumn_mux_enable_array0.xcol_read_activedriver_and11.xpand2_dec_nand.net1 =  88.5825m       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xcolumn_mux_enable_array0.xcol_read_activedriver_and12.xpand2_dec_nand.net1 =  88.5824m       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xcolumn_mux_enable_array0.xcol_read_activedriver_and13.xpand2_dec_nand.net1 =  88.5825m       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xcolumn_mux_enable_array0.xcol_read_activedriver_and14.xpand2_dec_nand.net1 =  88.5825m       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xcolumn_mux_enable_array0.xcol_read_activedriver_and15.xpand2_dec_nand.net1 =   9.5484u       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xrow_decoder.xpre_0.xxpre2x4_and_0.zb_int =   1.4998        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xrow_decoder.xpre_0.xxpre2x4_and_1.zb_int =   1.4997        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xrow_decoder.xpre_0.xxpre2x4_and_2.zb_int =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xrow_decoder.xpre_0.xxpre2x4_and_3.zb_int = 846.3386u       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xrow_decoder.xpre_1.xxpre2x4_and_0.zb_int =   1.4998        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xrow_decoder.xpre_1.xxpre2x4_and_1.zb_int =   1.4997        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xrow_decoder.xpre_1.xxpre2x4_and_2.zb_int =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xrow_decoder.xpre_1.xxpre2x4_and_3.zb_int = 846.3331u       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xrow_decoder.xdec_and_0.xpand2_dec_nand.net1 =  88.6578m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xrow_decoder.xdec_and_4.xpand2_dec_nand.net1 =  88.6572m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xrow_decoder.xdec_and_8.xpand2_dec_nand.net1 =  88.6582m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xrow_decoder.xdec_and_12.xpand2_dec_nand.net1 =   1.1944        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xrow_decoder.xdec_and_1.xpand2_dec_nand.net1 =  88.6583m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xrow_decoder.xdec_and_5.xpand2_dec_nand.net1 =  88.6578m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xrow_decoder.xdec_and_9.xpand2_dec_nand.net1 =  88.6588m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xrow_decoder.xdec_and_13.xpand2_dec_nand.net1 =   1.1944        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xrow_decoder.xdec_and_2.xpand2_dec_nand.net1 =  88.6573m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xrow_decoder.xdec_and_6.xpand2_dec_nand.net1 =  88.6568m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xrow_decoder.xdec_and_10.xpand2_dec_nand.net1 =  88.6578m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xrow_decoder.xdec_and_14.xpand2_dec_nand.net1 =   1.1944        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xrow_decoder.xdec_and_3.xpand2_dec_nand.net1 =   9.6203u       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xrow_decoder.xdec_and_7.xpand2_dec_nand.net1 =   9.6202u       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xrow_decoder.xdec_and_11.xpand2_dec_nand.net1 =   9.6204u       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xrow_decoder.xdec_and_15.xpand2_dec_nand.net1 = 425.3751u       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_active_indicator_array.xwl_activedriver_and0.xwld_nand.net1 =  88.8283m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_active_indicator_array.xwl_activedriver_and1.xwld_nand.net1 =  88.8283m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_active_indicator_array.xwl_activedriver_and2.xwld_nand.net1 =  88.8283m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_active_indicator_array.xwl_activedriver_and3.xwld_nand.net1 =  88.8288m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_active_indicator_array.xwl_activedriver_and4.xwld_nand.net1 =  88.8283m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_active_indicator_array.xwl_activedriver_and5.xwld_nand.net1 =  88.8283m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_active_indicator_array.xwl_activedriver_and6.xwld_nand.net1 =  88.8283m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_active_indicator_array.xwl_activedriver_and7.xwld_nand.net1 =  88.8288m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_active_indicator_array.xwl_activedriver_and8.xwld_nand.net1 =  88.8283m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_active_indicator_array.xwl_activedriver_and9.xwld_nand.net1 =  88.8283m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_active_indicator_array.xwl_activedriver_and10.xwld_nand.net1 =  88.8283m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_active_indicator_array.xwl_activedriver_and11.xwld_nand.net1 =  88.8288m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_active_indicator_array.xwl_activedriver_and12.xwld_nand.net1 =  88.8279m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_active_indicator_array.xwl_activedriver_and13.xwld_nand.net1 =  88.8279m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_active_indicator_array.xwl_activedriver_and14.xwld_nand.net1 =  88.8279m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_active_indicator_array.xwl_activedriver_and15.xwld_nand.net1 =   9.5951u       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver0.xpbuf.zb_int =   1.4997        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver0.xpnand_a.net1 =  88.5892m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver0.xpnand_b.net1 =  88.5868m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver0.xpnand_c.net1 =  88.5899m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver0.xpnand_d.net1 = 322.2694u       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver1.xpbuf.zb_int =   1.4997        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver1.xpnand_a.net1 =  88.5892m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver1.xpnand_b.net1 =  88.5868m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver1.xpnand_c.net1 =  88.5899m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver1.xpnand_d.net1 = 322.2694u       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver2.xpbuf.zb_int =   1.4997        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver2.xpnand_a.net1 =  88.5892m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver2.xpnand_b.net1 =  88.5868m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver2.xpnand_c.net1 =  88.5899m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver2.xpnand_d.net1 = 322.2694u       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver3.xpbuf.zb_int =   1.4997        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver3.xpnand_a.net1 =  88.5892m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver3.xpnand_b.net1 =  88.5868m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver3.xpnand_c.net1 =  88.5899m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver3.xpnand_d.net1 = 322.2694u       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver4.xpbuf.zb_int =   1.4997        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver4.xpnand_a.net1 =  88.5892m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver4.xpnand_b.net1 =  88.5868m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver4.xpnand_c.net1 =  88.5899m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver4.xpnand_d.net1 = 322.2694u       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver5.xpbuf.zb_int =   1.4997        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver5.xpnand_a.net1 =  88.5892m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver5.xpnand_b.net1 =  88.5868m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver5.xpnand_c.net1 =  88.5899m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver5.xpnand_d.net1 = 322.2694u       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver6.xpbuf.zb_int =   1.4997        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver6.xpnand_a.net1 =  88.5892m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver6.xpnand_b.net1 =  88.5868m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver6.xpnand_c.net1 =  88.5899m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver6.xpnand_d.net1 = 322.2694u       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver7.xpbuf.zb_int =   1.4997        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver7.xpnand_a.net1 =  88.5892m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver7.xpnand_b.net1 =  88.5868m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver7.xpnand_c.net1 =  88.5899m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver7.xpnand_d.net1 = 322.2694u       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver8.xpbuf.zb_int =   1.4997        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver8.xpnand_a.net1 =  88.5892m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver8.xpnand_b.net1 =  88.5868m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver8.xpnand_c.net1 =  88.5899m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver8.xpnand_d.net1 = 322.2694u       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver9.xpbuf.zb_int =   1.4997        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver9.xpnand_a.net1 =  88.5892m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver9.xpnand_b.net1 =  88.5868m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver9.xpnand_c.net1 =  88.5899m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver9.xpnand_d.net1 = 322.2694u       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver10.xpbuf.zb_int =   1.4997        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver10.xpnand_a.net1 =  88.5892m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver10.xpnand_b.net1 =  88.5868m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver10.xpnand_c.net1 =  88.5899m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver10.xpnand_d.net1 = 322.2694u       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver11.xpbuf.zb_int =   1.4997        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver11.xpnand_a.net1 =  88.5892m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver11.xpnand_b.net1 =  88.5868m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver11.xpnand_c.net1 =  88.5899m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver11.xpnand_d.net1 = 322.2694u       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver12.xpbuf.zb_int =   1.4997        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver12.xpnand_a.net1 =  88.5892m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver12.xpnand_b.net1 =  88.5868m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver12.xpnand_c.net1 =  88.5899m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver12.xpnand_d.net1 = 322.2694u       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver13.xpbuf.zb_int =   1.4997        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver13.xpnand_a.net1 =  88.5892m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver13.xpnand_b.net1 =  88.5868m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver13.xpnand_c.net1 =  88.5899m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver13.xpnand_d.net1 = 322.2694u       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver14.xpbuf.zb_int =   1.4997        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver14.xpnand_a.net1 =  88.5892m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver14.xpnand_b.net1 =  88.5868m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver14.xpnand_c.net1 =  88.5899m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver14.xpnand_d.net1 = 322.2694u       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver15.xpbuf.zb_int =   1.4997        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver15.xpnand_a.net1 =  88.5892m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver15.xpnand_b.net1 =  88.5868m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver15.xpnand_c.net1 =  88.5899m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver15.xpnand_d.net1 = 322.2694u       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xrow_decoder.xpre_0.xxpre2x4_and_0.xpand2_dec_nand.net1 =  88.6523m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xrow_decoder.xpre_0.xxpre2x4_and_1.xpand2_dec_nand.net1 =   9.5682u       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xrow_decoder.xpre_0.xxpre2x4_and_2.xpand2_dec_nand.net1 =   1.1945        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xrow_decoder.xpre_0.xxpre2x4_and_3.xpand2_dec_nand.net1 = 425.3204u       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xrow_decoder.xpre_1.xxpre2x4_and_0.xpand2_dec_nand.net1 =  88.6523m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xrow_decoder.xpre_1.xxpre2x4_and_1.xpand2_dec_nand.net1 =   9.5682u       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xrow_decoder.xpre_1.xxpre2x4_and_2.xpand2_dec_nand.net1 =   1.1945        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xrow_decoder.xpre_1.xxpre2x4_and_3.xpand2_dec_nand.net1 = 425.3176u       
***   END: Saved Operating Point ***                     
