// Seed: 3484457047
module module_0 (
    input wor id_0,
    output supply1 module_0,
    input tri id_2,
    input tri0 id_3,
    input tri id_4,
    output wire id_5,
    output tri0 id_6,
    output supply1 id_7,
    input tri id_8,
    input wand id_9
    , id_12,
    input wor id_10
);
endmodule
module module_1 #(
    parameter id_3 = 32'd69,
    parameter id_5 = 32'd26,
    parameter id_6 = 32'd32
) (
    input wire id_0,
    input tri1 id_1,
    input wire id_2,
    input uwire _id_3,
    output wire id_4,
    output supply1 _id_5,
    input tri1 _id_6,
    output tri1 id_7,
    input wor id_8
);
  parameter id_10 = 1;
  wire id_11;
  id_12 :
  assert property (@(posedge id_12#(
      .id_6 (id_10),
      .id_2 (id_10),
      .id_6 (id_10 == -1'b0),
      .id_0 (id_10),
      .id_0 (id_10),
      .id_1 (-1),
      .id_0 (-1'b0 + "" + 1),
      .id_10(id_10),
      .id_10(id_10),
      .id_3 (1'b0 & id_10[1]),
      .id_6 (id_10),
      .id_8 (1),
      .id_0 (-1 - id_10[id_6]),
      .id_0 (-1'b0),
      .id_8 (1),
      .id_10(!id_10[-1'b0])
  )) 1)
  else $unsigned(41);
  ;
  module_0 modCall_1 (
      id_0,
      id_4,
      id_1,
      id_8,
      id_2,
      id_4,
      id_4,
      id_4,
      id_0,
      id_0,
      id_8
  );
  logic [id_3 : id_5] id_13 = id_12;
endmodule
