--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 7.761 ns
From           : SW[4]
To             : LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg2
From Clock     : --
To Clock       : CLOCK_50
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 15.627 ns
From           : LCD_Display:u1|DATA_BUS_VALUE[3]
To             : LCD_DATA[3]
From Clock     : CLOCK_50
To Clock       : --
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : 3.553 ns
From           : SW[0]
To             : LCD_Display:u1|LCD_display_string:u1|dec[0]
From Clock     : --
To Clock       : CLOCK_50
Failed Paths   : 0

Type           : Clock Setup: 'CLOCK_50'
Slack          : N/A
Required Time  : None
Actual Time    : 23.82 MHz ( period = 41.984 ns )
From           : LCD_Display:u1|LCD_display_string:u1|dec[5]
To             : LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg2
From Clock     : CLOCK_50
To Clock       : CLOCK_50
Failed Paths   : 0

Type           : Clock Setup: 'K0_clk'
Slack          : N/A
Required Time  : None
Actual Time    : Restricted to 210.08 MHz ( period = 4.760 ns )
From           : LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~porta_datain_reg7
To             : LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a7~porta_memory_reg0
From Clock     : K0_clk
To Clock       : K0_clk
Failed Paths   : 0

Type           : Clock Hold: 'CLOCK_50'
Slack          : Not operational: Clock Skew > Data Delay
Required Time  : None
Actual Time    : N/A
From           : Reset_Delay:r0|oRESET
To             : LCD_Display:u1|LCD_E
From Clock     : CLOCK_50
To Clock       : CLOCK_50
Failed Paths   : 29

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 29

--------------------------------------------------------------------------------------

