/* Generated by Yosys 0.9+2406 (git sha1 ca763e6d5, gcc 10.2.1-6 -fPIC -Os) */

(* top =  1  *)
(* src = "/data/data/com.termux/files/home/fpga-examples/./down_counter/downcounter.v:1.1-43.10" *)
module down_counter(\in_data(0) , \in_data(1) , \in_data(2) , \in_data(3) , \in_data(4) , \in_data(5) , \in_data(6) , \in_data(7) , latch, dec, div, \count(0) , \count(1) , \count(2) , \count(3) , \count(4) , \count(5) , \count(6) , \count(7) , clk, zero);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  wire _12_;
  wire _13_;
  wire _14_;
  wire _15_;
  wire _16_;
  wire _17_;
  wire _18_;
  wire _19_;
  wire _20_;
  (* src = "/data/data/com.termux/files/home/fpga-examples/./down_counter/downcounter.v:9.14-9.17" *)
  output clk;
  (* src = "/data/data/com.termux/files/home/fpga-examples/./down_counter/downcounter.v:21.1-29.4" *)
  wire clk_dffe_Q_D;
  wire clk_dffe_Q_EN;
  wire clk_dffe_Q_EN_LUT3_O_I0;
  wire clk_dffe_Q_EN_LUT3_O_I0_LUT3_O_I2;
  wire clk_dffe_Q_EN_LUT3_O_I1;
  wire clk_dffe_Q_EN_LUT3_O_I1_LUT2_O_I0;
  wire clk_dffe_Q_EN_LUT3_O_I2;
  wire clk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I2;
  wire clk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I2_LUT3_O_I0;
  wire clk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I2_LUT3_O_I1;
  wire clk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3;
  (* src = "/data/data/com.termux/files/home/fpga-examples/./down_counter/downcounter.v:8.20-8.25" *)
  output \count(0) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/./down_counter/downcounter.v:8.20-8.25" *)
  output \count(1) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/./down_counter/downcounter.v:8.20-8.25" *)
  output \count(2) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/./down_counter/downcounter.v:8.20-8.25" *)
  output \count(3) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/./down_counter/downcounter.v:8.20-8.25" *)
  output \count(4) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/./down_counter/downcounter.v:8.20-8.25" *)
  output \count(5) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/./down_counter/downcounter.v:8.20-8.25" *)
  output \count(6) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/./down_counter/downcounter.v:8.20-8.25" *)
  output \count(7) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/./down_counter/downcounter.v:5.14-5.17" *)
  input dec;
  (* init = 1'h0 *)
  (* src = "/data/data/com.termux/files/home/fpga-examples/./down_counter/downcounter.v:14.15-14.20" *)
  wire \delay(0) ;
  (* init = 1'h0 *)
  (* src = "/data/data/com.termux/files/home/fpga-examples/./down_counter/downcounter.v:14.15-14.20" *)
  wire \delay(1) ;
  (* init = 1'h0 *)
  (* src = "/data/data/com.termux/files/home/fpga-examples/./down_counter/downcounter.v:14.15-14.20" *)
  wire \delay(10) ;
  (* init = 1'h0 *)
  (* src = "/data/data/com.termux/files/home/fpga-examples/./down_counter/downcounter.v:14.15-14.20" *)
  wire \delay(11) ;
  (* init = 1'h0 *)
  (* src = "/data/data/com.termux/files/home/fpga-examples/./down_counter/downcounter.v:14.15-14.20" *)
  wire \delay(12) ;
  (* init = 1'h0 *)
  (* src = "/data/data/com.termux/files/home/fpga-examples/./down_counter/downcounter.v:14.15-14.20" *)
  wire \delay(13) ;
  (* init = 1'h0 *)
  (* src = "/data/data/com.termux/files/home/fpga-examples/./down_counter/downcounter.v:14.15-14.20" *)
  wire \delay(14) ;
  (* init = 1'h0 *)
  (* src = "/data/data/com.termux/files/home/fpga-examples/./down_counter/downcounter.v:14.15-14.20" *)
  wire \delay(15) ;
  (* init = 1'h0 *)
  (* src = "/data/data/com.termux/files/home/fpga-examples/./down_counter/downcounter.v:14.15-14.20" *)
  wire \delay(16) ;
  (* init = 1'h0 *)
  (* src = "/data/data/com.termux/files/home/fpga-examples/./down_counter/downcounter.v:14.15-14.20" *)
  wire \delay(17) ;
  (* init = 1'h0 *)
  (* src = "/data/data/com.termux/files/home/fpga-examples/./down_counter/downcounter.v:14.15-14.20" *)
  wire \delay(18) ;
  (* init = 1'h0 *)
  (* src = "/data/data/com.termux/files/home/fpga-examples/./down_counter/downcounter.v:14.15-14.20" *)
  wire \delay(19) ;
  (* init = 1'h0 *)
  (* src = "/data/data/com.termux/files/home/fpga-examples/./down_counter/downcounter.v:14.15-14.20" *)
  wire \delay(2) ;
  (* init = 1'h0 *)
  (* src = "/data/data/com.termux/files/home/fpga-examples/./down_counter/downcounter.v:14.15-14.20" *)
  wire \delay(20) ;
  (* init = 1'h0 *)
  (* src = "/data/data/com.termux/files/home/fpga-examples/./down_counter/downcounter.v:14.15-14.20" *)
  wire \delay(21) ;
  (* init = 1'h0 *)
  (* src = "/data/data/com.termux/files/home/fpga-examples/./down_counter/downcounter.v:14.15-14.20" *)
  wire \delay(22) ;
  (* init = 1'h0 *)
  (* src = "/data/data/com.termux/files/home/fpga-examples/./down_counter/downcounter.v:14.15-14.20" *)
  wire \delay(23) ;
  (* init = 1'h0 *)
  (* src = "/data/data/com.termux/files/home/fpga-examples/./down_counter/downcounter.v:14.15-14.20" *)
  wire \delay(24) ;
  (* init = 1'h0 *)
  (* src = "/data/data/com.termux/files/home/fpga-examples/./down_counter/downcounter.v:14.15-14.20" *)
  wire \delay(25) ;
  (* init = 1'h0 *)
  (* src = "/data/data/com.termux/files/home/fpga-examples/./down_counter/downcounter.v:14.15-14.20" *)
  wire \delay(26) ;
  (* init = 1'h0 *)
  (* src = "/data/data/com.termux/files/home/fpga-examples/./down_counter/downcounter.v:14.15-14.20" *)
  wire \delay(3) ;
  (* init = 1'h0 *)
  (* src = "/data/data/com.termux/files/home/fpga-examples/./down_counter/downcounter.v:14.15-14.20" *)
  wire \delay(4) ;
  (* init = 1'h0 *)
  (* src = "/data/data/com.termux/files/home/fpga-examples/./down_counter/downcounter.v:14.15-14.20" *)
  wire \delay(5) ;
  (* init = 1'h0 *)
  (* src = "/data/data/com.termux/files/home/fpga-examples/./down_counter/downcounter.v:14.15-14.20" *)
  wire \delay(6) ;
  (* init = 1'h0 *)
  (* src = "/data/data/com.termux/files/home/fpga-examples/./down_counter/downcounter.v:14.15-14.20" *)
  wire \delay(7) ;
  (* init = 1'h0 *)
  (* src = "/data/data/com.termux/files/home/fpga-examples/./down_counter/downcounter.v:14.15-14.20" *)
  wire \delay(8) ;
  (* init = 1'h0 *)
  (* src = "/data/data/com.termux/files/home/fpga-examples/./down_counter/downcounter.v:14.15-14.20" *)
  wire \delay(9) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/./down_counter/downcounter.v:21.1-29.4" *)
  wire \delay_dff_Q_9_D(0) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/./down_counter/downcounter.v:21.1-29.4" *)
  wire \delay_dff_Q_9_D(1) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/./down_counter/downcounter.v:21.1-29.4" *)
  wire \delay_dff_Q_9_D(10) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/./down_counter/downcounter.v:21.1-29.4" *)
  wire \delay_dff_Q_9_D(11) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/./down_counter/downcounter.v:21.1-29.4" *)
  wire \delay_dff_Q_9_D(12) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/./down_counter/downcounter.v:21.1-29.4" *)
  wire \delay_dff_Q_9_D(13) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/./down_counter/downcounter.v:21.1-29.4" *)
  wire \delay_dff_Q_9_D(14) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/./down_counter/downcounter.v:21.1-29.4" *)
  wire \delay_dff_Q_9_D(15) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/./down_counter/downcounter.v:21.1-29.4" *)
  wire \delay_dff_Q_9_D(16) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/./down_counter/downcounter.v:21.1-29.4" *)
  wire \delay_dff_Q_9_D(17) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/./down_counter/downcounter.v:21.1-29.4" *)
  wire \delay_dff_Q_9_D(18) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/./down_counter/downcounter.v:21.1-29.4" *)
  wire \delay_dff_Q_9_D(19) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/./down_counter/downcounter.v:21.1-29.4" *)
  wire \delay_dff_Q_9_D(2) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/./down_counter/downcounter.v:21.1-29.4" *)
  wire \delay_dff_Q_9_D(20) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/./down_counter/downcounter.v:21.1-29.4" *)
  wire \delay_dff_Q_9_D(21) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/./down_counter/downcounter.v:21.1-29.4" *)
  wire \delay_dff_Q_9_D(22) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/./down_counter/downcounter.v:21.1-29.4" *)
  wire \delay_dff_Q_9_D(23) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/./down_counter/downcounter.v:21.1-29.4" *)
  wire \delay_dff_Q_9_D(24) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/./down_counter/downcounter.v:21.1-29.4" *)
  wire \delay_dff_Q_9_D(25) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/./down_counter/downcounter.v:21.1-29.4" *)
  wire \delay_dff_Q_9_D(3) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/./down_counter/downcounter.v:21.1-29.4" *)
  wire \delay_dff_Q_9_D(4) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/./down_counter/downcounter.v:21.1-29.4" *)
  wire \delay_dff_Q_9_D(5) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/./down_counter/downcounter.v:21.1-29.4" *)
  wire \delay_dff_Q_9_D(6) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/./down_counter/downcounter.v:21.1-29.4" *)
  wire \delay_dff_Q_9_D(7) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/./down_counter/downcounter.v:21.1-29.4" *)
  wire \delay_dff_Q_9_D(8) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/./down_counter/downcounter.v:21.1-29.4" *)
  wire \delay_dff_Q_9_D(9) ;
  wire delay_dff_Q_9_D_LUT3_O_1_I0;
  wire delay_dff_Q_9_D_LUT3_O_2_I0;
  wire delay_dff_Q_9_D_LUT4_O_10_I0;
  wire delay_dff_Q_9_D_LUT4_O_11_I0;
  wire delay_dff_Q_9_D_LUT4_O_11_I0_LUT3_I1_I2;
  wire delay_dff_Q_9_D_LUT4_O_11_I0_LUT3_I1_O;
  wire delay_dff_Q_9_D_LUT4_O_12_I0;
  wire delay_dff_Q_9_D_LUT4_O_13_I0;
  wire delay_dff_Q_9_D_LUT4_O_13_I0_LUT2_O_I1;
  wire delay_dff_Q_9_D_LUT4_O_14_I0;
  wire delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1;
  wire delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O;
  wire delay_dff_Q_9_D_LUT4_O_15_I0;
  wire delay_dff_Q_9_D_LUT4_O_16_I0;
  wire delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1;
  wire delay_dff_Q_9_D_LUT4_O_17_I0;
  wire delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1;
  wire delay_dff_Q_9_D_LUT4_O_18_I0;
  wire delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1;
  wire delay_dff_Q_9_D_LUT4_O_19_I0;
  wire delay_dff_Q_9_D_LUT4_O_1_I0;
  wire delay_dff_Q_9_D_LUT4_O_20_I0;
  wire delay_dff_Q_9_D_LUT4_O_2_I0;
  wire delay_dff_Q_9_D_LUT4_O_2_I0_LUT2_O_I1;
  wire delay_dff_Q_9_D_LUT4_O_2_I0_LUT2_O_I1_LUT4_I3_O;
  wire delay_dff_Q_9_D_LUT4_O_3_I0;
  wire delay_dff_Q_9_D_LUT4_O_4_I0;
  wire delay_dff_Q_9_D_LUT4_O_4_I0_LUT2_O_I1;
  wire delay_dff_Q_9_D_LUT4_O_5_I0;
  wire delay_dff_Q_9_D_LUT4_O_5_I0_LUT2_O_I1;
  wire delay_dff_Q_9_D_LUT4_O_6_I0;
  wire delay_dff_Q_9_D_LUT4_O_7_I0;
  wire delay_dff_Q_9_D_LUT4_O_7_I0_LUT3_O_I2;
  wire delay_dff_Q_9_D_LUT4_O_8_I0;
  wire delay_dff_Q_9_D_LUT4_O_8_I0_LUT4_I1_O;
  wire delay_dff_Q_9_D_LUT4_O_9_I0;
  wire delay_dff_Q_9_D_LUT4_O_9_I0_LUT2_O_I0;
  wire delay_dff_Q_9_D_LUT4_O_I0;
  wire delay_dff_Q_9_D_LUT4_O_I0_LUT3_O_I2;
  (* src = "/data/data/com.termux/files/home/fpga-examples/./down_counter/downcounter.v:6.14-6.17" *)
  input div;
  wire div_LUT3_I2_O;
  (* src = "/data/data/com.termux/files/home/fpga-examples/./down_counter/downcounter.v:3.20-3.27" *)
  input \in_data(0) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/./down_counter/downcounter.v:3.20-3.27" *)
  input \in_data(1) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/./down_counter/downcounter.v:3.20-3.27" *)
  input \in_data(2) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/./down_counter/downcounter.v:3.20-3.27" *)
  input \in_data(3) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/./down_counter/downcounter.v:3.20-3.27" *)
  input \in_data(4) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/./down_counter/downcounter.v:3.20-3.27" *)
  input \in_data(5) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/./down_counter/downcounter.v:3.20-3.27" *)
  input \in_data(6) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/./down_counter/downcounter.v:3.20-3.27" *)
  input \in_data(7) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/./down_counter/downcounter.v:4.14-4.19" *)
  input latch;
  wire latch_LUT3_I0_1_I2;
  wire latch_LUT3_I0_2_I2;
  wire latch_LUT3_I0_3_I2;
  wire latch_LUT3_I0_4_I2;
  wire latch_LUT3_I0_5_I2;
  wire latch_LUT3_I0_6_I2;
  wire latch_LUT3_I0_7_I1;
  wire latch_LUT3_I0_I2;
  (* src = "/data/data/com.termux/files/home/fpga-examples/./down_counter/downcounter.v:31.1-39.4" *)
  wire \latch_LUT3_I0_O(0) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/./down_counter/downcounter.v:31.1-39.4" *)
  wire \latch_LUT3_I0_O(1) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/./down_counter/downcounter.v:31.1-39.4" *)
  wire \latch_LUT3_I0_O(2) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/./down_counter/downcounter.v:31.1-39.4" *)
  wire \latch_LUT3_I0_O(3) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/./down_counter/downcounter.v:31.1-39.4" *)
  wire \latch_LUT3_I0_O(4) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/./down_counter/downcounter.v:31.1-39.4" *)
  wire \latch_LUT3_I0_O(5) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/./down_counter/downcounter.v:31.1-39.4" *)
  wire \latch_LUT3_I0_O(6) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/./down_counter/downcounter.v:31.1-39.4" *)
  wire \latch_LUT3_I0_O(7) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/./down_counter/downcounter.v:15.6-15.13" *)
  wire sys_clk;
  (* src = "/data/data/com.termux/files/home/fpga-examples/./down_counter/downcounter.v:10.15-10.19" *)
  output zero;
  wire zero_LUT2_O_I0;
  (* src = "/data/data/com.termux/files/home/fpga-examples/./down_counter/downcounter.v:36.37-36.44|/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/techmap.v:300.26-300.27" *)
  wire \zero_LUT2_O_I0_LUT2_I1_O(0) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/./down_counter/downcounter.v:36.37-36.44|/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/techmap.v:300.26-300.27" *)
  wire \zero_LUT2_O_I0_LUT2_I1_O(1) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/./down_counter/downcounter.v:36.37-36.44|/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/techmap.v:300.26-300.27" *)
  wire \zero_LUT2_O_I0_LUT2_I1_O(2) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/./down_counter/downcounter.v:36.37-36.44|/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/techmap.v:300.26-300.27" *)
  wire \zero_LUT2_O_I0_LUT2_I1_O(3) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/./down_counter/downcounter.v:36.37-36.44|/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/techmap.v:300.26-300.27" *)
  wire \zero_LUT2_O_I0_LUT2_I1_O(4) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/./down_counter/downcounter.v:36.37-36.44|/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/techmap.v:300.26-300.27" *)
  wire \zero_LUT2_O_I0_LUT2_I1_O(5) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/./down_counter/downcounter.v:36.37-36.44|/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/techmap.v:300.26-300.27" *)
  wire \zero_LUT2_O_I0_LUT2_I1_O(6) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/./down_counter/downcounter.v:36.37-36.44|/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/techmap.v:300.26-300.27" *)
  wire \zero_LUT2_O_I0_LUT2_I1_O(7) ;
  wire zero_LUT2_O_I0_LUT3_O_I0;
  wire zero_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0;
  logic_0 _21_ (
    .a(\delay_dff_Q_9_D(25) )
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC({0{1'b0}}),
    .IO_PAD({0{1'b0}}),
    .IO_TYPE({0{1'b0}})
  ) _22_ (
    .A(_00_),
    .P(clk)
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC({0{1'b0}}),
    .IO_PAD({0{1'b0}}),
    .IO_TYPE({0{1'b0}})
  ) _23_ (
    .A(_01_),
    .P(\count(0) )
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC({0{1'b0}}),
    .IO_PAD({0{1'b0}}),
    .IO_TYPE({0{1'b0}})
  ) _24_ (
    .A(_02_),
    .P(\count(1) )
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC({0{1'b0}}),
    .IO_PAD({0{1'b0}}),
    .IO_TYPE({0{1'b0}})
  ) _25_ (
    .A(_03_),
    .P(\count(2) )
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC({0{1'b0}}),
    .IO_PAD({0{1'b0}}),
    .IO_TYPE({0{1'b0}})
  ) _26_ (
    .A(_04_),
    .P(\count(3) )
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC({0{1'b0}}),
    .IO_PAD({0{1'b0}}),
    .IO_TYPE({0{1'b0}})
  ) _27_ (
    .A(_05_),
    .P(\count(4) )
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC({0{1'b0}}),
    .IO_PAD({0{1'b0}}),
    .IO_TYPE({0{1'b0}})
  ) _28_ (
    .A(_06_),
    .P(\count(5) )
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC({0{1'b0}}),
    .IO_PAD({0{1'b0}}),
    .IO_TYPE({0{1'b0}})
  ) _29_ (
    .A(_07_),
    .P(\count(6) )
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC({0{1'b0}}),
    .IO_PAD({0{1'b0}}),
    .IO_TYPE({0{1'b0}})
  ) _30_ (
    .A(_08_),
    .P(\count(7) )
  );
  (* keep = 32'd1 *)
  inpad #(
    .IO_LOC({0{1'b0}}),
    .IO_PAD({0{1'b0}}),
    .IO_TYPE({0{1'b0}})
  ) _31_ (
    .P(dec),
    .Q(_09_)
  );
  (* keep = 32'd1 *)
  inpad #(
    .IO_LOC({0{1'b0}}),
    .IO_PAD({0{1'b0}}),
    .IO_TYPE({0{1'b0}})
  ) _32_ (
    .P(div),
    .Q(_10_)
  );
  (* keep = 32'd1 *)
  inpad #(
    .IO_LOC({0{1'b0}}),
    .IO_PAD({0{1'b0}}),
    .IO_TYPE({0{1'b0}})
  ) _33_ (
    .P(\in_data(0) ),
    .Q(_11_)
  );
  (* keep = 32'd1 *)
  inpad #(
    .IO_LOC({0{1'b0}}),
    .IO_PAD({0{1'b0}}),
    .IO_TYPE({0{1'b0}})
  ) _34_ (
    .P(\in_data(1) ),
    .Q(_12_)
  );
  (* keep = 32'd1 *)
  inpad #(
    .IO_LOC({0{1'b0}}),
    .IO_PAD({0{1'b0}}),
    .IO_TYPE({0{1'b0}})
  ) _35_ (
    .P(\in_data(2) ),
    .Q(_13_)
  );
  (* keep = 32'd1 *)
  inpad #(
    .IO_LOC({0{1'b0}}),
    .IO_PAD({0{1'b0}}),
    .IO_TYPE({0{1'b0}})
  ) _36_ (
    .P(\in_data(3) ),
    .Q(_14_)
  );
  (* keep = 32'd1 *)
  inpad #(
    .IO_LOC({0{1'b0}}),
    .IO_PAD({0{1'b0}}),
    .IO_TYPE({0{1'b0}})
  ) _37_ (
    .P(\in_data(4) ),
    .Q(_15_)
  );
  (* keep = 32'd1 *)
  inpad #(
    .IO_LOC({0{1'b0}}),
    .IO_PAD({0{1'b0}}),
    .IO_TYPE({0{1'b0}})
  ) _38_ (
    .P(\in_data(5) ),
    .Q(_16_)
  );
  (* keep = 32'd1 *)
  inpad #(
    .IO_LOC({0{1'b0}}),
    .IO_PAD({0{1'b0}}),
    .IO_TYPE({0{1'b0}})
  ) _39_ (
    .P(\in_data(6) ),
    .Q(_17_)
  );
  (* keep = 32'd1 *)
  inpad #(
    .IO_LOC({0{1'b0}}),
    .IO_PAD({0{1'b0}}),
    .IO_TYPE({0{1'b0}})
  ) _40_ (
    .P(\in_data(7) ),
    .Q(_18_)
  );
  (* keep = 32'd1 *)
  inpad #(
    .IO_LOC({0{1'b0}}),
    .IO_PAD({0{1'b0}}),
    .IO_TYPE({0{1'b0}})
  ) _41_ (
    .P(latch),
    .Q(_19_)
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC({0{1'b0}}),
    .IO_PAD({0{1'b0}}),
    .IO_TYPE({0{1'b0}})
  ) _42_ (
    .A(_20_),
    .P(zero)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe clk_dffe_Q (
    .CLK(sys_clk),
    .D(clk_dffe_Q_D),
    .EN(clk_dffe_Q_EN),
    .Q(_00_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99" *)
  LUT1 #(
    .EQN("(I0)"),
    .INIT(1'h1)
  ) clk_dffe_Q_D_LUT1_O (
    .I0(_00_),
    .O(clk_dffe_Q_D)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h05d)
  ) clk_dffe_Q_EN_LUT3_O (
    .I0(clk_dffe_Q_EN_LUT3_O_I0),
    .I1(clk_dffe_Q_EN_LUT3_O_I1),
    .I2(clk_dffe_Q_EN_LUT3_O_I2),
    .O(clk_dffe_Q_EN)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h081)
  ) clk_dffe_Q_EN_LUT3_O_I0_LUT3_O (
    .I0(\delay(26) ),
    .I1(\delay(25) ),
    .I2(clk_dffe_Q_EN_LUT3_O_I0_LUT3_O_I2),
    .O(clk_dffe_Q_EN_LUT3_O_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*I1*I2*I3)"),
    .INIT(16'h8000)
  ) clk_dffe_Q_EN_LUT3_O_I0_LUT3_O_I2_LUT4_O (
    .I0(\delay(24) ),
    .I1(\delay(23) ),
    .I2(\delay(22) ),
    .I3(delay_dff_Q_9_D_LUT4_O_2_I0_LUT2_O_I1_LUT4_I3_O),
    .O(clk_dffe_Q_EN_LUT3_O_I0_LUT3_O_I2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)+(~I0*I1)"),
    .INIT(4'h6)
  ) clk_dffe_Q_EN_LUT3_O_I1_LUT2_O (
    .I0(clk_dffe_Q_EN_LUT3_O_I1_LUT2_O_I0),
    .I1(\delay(24) ),
    .O(clk_dffe_Q_EN_LUT3_O_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) clk_dffe_Q_EN_LUT3_O_I1_LUT2_O_I0_LUT3_O (
    .I0(\delay(23) ),
    .I1(\delay(22) ),
    .I2(delay_dff_Q_9_D_LUT4_O_2_I0_LUT2_O_I1_LUT4_I3_O),
    .O(clk_dffe_Q_EN_LUT3_O_I1_LUT2_O_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*I2*I3)"),
    .INIT(16'h1011)
  ) clk_dffe_Q_EN_LUT3_O_I2_LUT4_O (
    .I0(delay_dff_Q_9_D_LUT3_O_2_I0),
    .I1(delay_dff_Q_9_D_LUT3_O_1_I0),
    .I2(clk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I2),
    .I3(clk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3),
    .O(clk_dffe_Q_EN_LUT3_O_I2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) clk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I2_LUT3_O (
    .I0(clk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I2_LUT3_O_I0),
    .I1(clk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I2_LUT3_O_I1),
    .I2(delay_dff_Q_9_D_LUT4_O_2_I0),
    .O(clk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h081)
  ) clk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I2_LUT3_O_I0_LUT3_O (
    .I0(\delay(18) ),
    .I1(\delay(17) ),
    .I2(delay_dff_Q_9_D_LUT4_O_4_I0_LUT2_O_I1),
    .O(clk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I2_LUT3_O_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) clk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT2_O (
    .I0(\delay(21) ),
    .I1(\delay(20) ),
    .O(clk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/fpga-examples/./down_counter/downcounter.v:31.1-39.4|/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff count_dff_Q (
    .CLK(_00_),
    .D(\latch_LUT3_I0_O(7) ),
    .Q(_08_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/fpga-examples/./down_counter/downcounter.v:31.1-39.4|/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff count_dff_Q_1 (
    .CLK(_00_),
    .D(\latch_LUT3_I0_O(6) ),
    .Q(_07_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/fpga-examples/./down_counter/downcounter.v:31.1-39.4|/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff count_dff_Q_2 (
    .CLK(_00_),
    .D(\latch_LUT3_I0_O(5) ),
    .Q(_06_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/fpga-examples/./down_counter/downcounter.v:31.1-39.4|/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff count_dff_Q_3 (
    .CLK(_00_),
    .D(\latch_LUT3_I0_O(4) ),
    .Q(_05_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/fpga-examples/./down_counter/downcounter.v:31.1-39.4|/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff count_dff_Q_4 (
    .CLK(_00_),
    .D(\latch_LUT3_I0_O(3) ),
    .Q(_04_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/fpga-examples/./down_counter/downcounter.v:31.1-39.4|/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff count_dff_Q_5 (
    .CLK(_00_),
    .D(\latch_LUT3_I0_O(2) ),
    .Q(_03_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/fpga-examples/./down_counter/downcounter.v:31.1-39.4|/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff count_dff_Q_6 (
    .CLK(_00_),
    .D(\latch_LUT3_I0_O(1) ),
    .Q(_02_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/fpga-examples/./down_counter/downcounter.v:31.1-39.4|/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff count_dff_Q_7 (
    .CLK(_00_),
    .D(\latch_LUT3_I0_O(0) ),
    .Q(_01_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/fpga-examples/./down_counter/downcounter.v:21.1-29.4|/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q (
    .CLK(sys_clk),
    .D(\delay_dff_Q_9_D(25) ),
    .Q(\delay(26) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/fpga-examples/./down_counter/downcounter.v:21.1-29.4|/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_1 (
    .CLK(sys_clk),
    .D(\delay_dff_Q_9_D(25) ),
    .Q(\delay(25) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/fpga-examples/./down_counter/downcounter.v:21.1-29.4|/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_10 (
    .CLK(sys_clk),
    .D(\delay_dff_Q_9_D(16) ),
    .Q(\delay(16) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/fpga-examples/./down_counter/downcounter.v:21.1-29.4|/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_11 (
    .CLK(sys_clk),
    .D(\delay_dff_Q_9_D(15) ),
    .Q(\delay(15) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/fpga-examples/./down_counter/downcounter.v:21.1-29.4|/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_12 (
    .CLK(sys_clk),
    .D(\delay_dff_Q_9_D(14) ),
    .Q(\delay(14) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/fpga-examples/./down_counter/downcounter.v:21.1-29.4|/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_13 (
    .CLK(sys_clk),
    .D(\delay_dff_Q_9_D(13) ),
    .Q(\delay(13) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/fpga-examples/./down_counter/downcounter.v:21.1-29.4|/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_14 (
    .CLK(sys_clk),
    .D(\delay_dff_Q_9_D(12) ),
    .Q(\delay(12) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/fpga-examples/./down_counter/downcounter.v:21.1-29.4|/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_15 (
    .CLK(sys_clk),
    .D(\delay_dff_Q_9_D(11) ),
    .Q(\delay(11) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/fpga-examples/./down_counter/downcounter.v:21.1-29.4|/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_16 (
    .CLK(sys_clk),
    .D(\delay_dff_Q_9_D(10) ),
    .Q(\delay(10) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/fpga-examples/./down_counter/downcounter.v:21.1-29.4|/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_17 (
    .CLK(sys_clk),
    .D(\delay_dff_Q_9_D(9) ),
    .Q(\delay(9) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/fpga-examples/./down_counter/downcounter.v:21.1-29.4|/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_18 (
    .CLK(sys_clk),
    .D(\delay_dff_Q_9_D(8) ),
    .Q(\delay(8) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/fpga-examples/./down_counter/downcounter.v:21.1-29.4|/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_19 (
    .CLK(sys_clk),
    .D(\delay_dff_Q_9_D(7) ),
    .Q(\delay(7) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/fpga-examples/./down_counter/downcounter.v:21.1-29.4|/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_2 (
    .CLK(sys_clk),
    .D(\delay_dff_Q_9_D(24) ),
    .Q(\delay(24) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/fpga-examples/./down_counter/downcounter.v:21.1-29.4|/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_20 (
    .CLK(sys_clk),
    .D(\delay_dff_Q_9_D(6) ),
    .Q(\delay(6) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/fpga-examples/./down_counter/downcounter.v:21.1-29.4|/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_21 (
    .CLK(sys_clk),
    .D(\delay_dff_Q_9_D(5) ),
    .Q(\delay(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/fpga-examples/./down_counter/downcounter.v:21.1-29.4|/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_22 (
    .CLK(sys_clk),
    .D(\delay_dff_Q_9_D(4) ),
    .Q(\delay(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/fpga-examples/./down_counter/downcounter.v:21.1-29.4|/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_23 (
    .CLK(sys_clk),
    .D(\delay_dff_Q_9_D(3) ),
    .Q(\delay(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/fpga-examples/./down_counter/downcounter.v:21.1-29.4|/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_24 (
    .CLK(sys_clk),
    .D(\delay_dff_Q_9_D(2) ),
    .Q(\delay(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/fpga-examples/./down_counter/downcounter.v:21.1-29.4|/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_25 (
    .CLK(sys_clk),
    .D(\delay_dff_Q_9_D(1) ),
    .Q(\delay(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/fpga-examples/./down_counter/downcounter.v:21.1-29.4|/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_26 (
    .CLK(sys_clk),
    .D(\delay_dff_Q_9_D(0) ),
    .Q(\delay(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/fpga-examples/./down_counter/downcounter.v:21.1-29.4|/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_3 (
    .CLK(sys_clk),
    .D(\delay_dff_Q_9_D(23) ),
    .Q(\delay(23) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/fpga-examples/./down_counter/downcounter.v:21.1-29.4|/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_4 (
    .CLK(sys_clk),
    .D(\delay_dff_Q_9_D(22) ),
    .Q(\delay(22) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/fpga-examples/./down_counter/downcounter.v:21.1-29.4|/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_5 (
    .CLK(sys_clk),
    .D(\delay_dff_Q_9_D(21) ),
    .Q(\delay(21) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/fpga-examples/./down_counter/downcounter.v:21.1-29.4|/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_6 (
    .CLK(sys_clk),
    .D(\delay_dff_Q_9_D(20) ),
    .Q(\delay(20) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/fpga-examples/./down_counter/downcounter.v:21.1-29.4|/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_7 (
    .CLK(sys_clk),
    .D(\delay_dff_Q_9_D(19) ),
    .Q(\delay(19) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/fpga-examples/./down_counter/downcounter.v:21.1-29.4|/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_8 (
    .CLK(sys_clk),
    .D(\delay_dff_Q_9_D(18) ),
    .Q(\delay(18) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/fpga-examples/./down_counter/downcounter.v:21.1-29.4|/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_9 (
    .CLK(sys_clk),
    .D(\delay_dff_Q_9_D(17) ),
    .Q(\delay(17) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) delay_dff_Q_9_D_LUT3_O (
    .I0(clk_dffe_Q_EN_LUT3_O_I0),
    .I1(clk_dffe_Q_EN_LUT3_O_I2),
    .I2(clk_dffe_Q_EN_LUT3_O_I1),
    .O(\delay_dff_Q_9_D(24) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)"),
    .INIT(9'h008)
  ) delay_dff_Q_9_D_LUT3_O_1 (
    .I0(delay_dff_Q_9_D_LUT3_O_1_I0),
    .I1(clk_dffe_Q_EN_LUT3_O_I0),
    .I2(clk_dffe_Q_EN_LUT3_O_I1),
    .O(\delay_dff_Q_9_D(23) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)"),
    .INIT(9'h06a)
  ) delay_dff_Q_9_D_LUT3_O_1_I0_LUT3_O (
    .I0(\delay(23) ),
    .I1(\delay(22) ),
    .I2(delay_dff_Q_9_D_LUT4_O_2_I0_LUT2_O_I1_LUT4_I3_O),
    .O(delay_dff_Q_9_D_LUT3_O_1_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)"),
    .INIT(9'h008)
  ) delay_dff_Q_9_D_LUT3_O_2 (
    .I0(delay_dff_Q_9_D_LUT3_O_2_I0),
    .I1(clk_dffe_Q_EN_LUT3_O_I0),
    .I2(clk_dffe_Q_EN_LUT3_O_I1),
    .O(\delay_dff_Q_9_D(22) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)+(~I0*I1)"),
    .INIT(4'h6)
  ) delay_dff_Q_9_D_LUT3_O_2_I0_LUT2_O (
    .I0(\delay(22) ),
    .I1(delay_dff_Q_9_D_LUT4_O_2_I0_LUT2_O_I1_LUT4_I3_O),
    .O(delay_dff_Q_9_D_LUT3_O_2_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*I1*~I2*~I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'h8808)
  ) delay_dff_Q_9_D_LUT4_O (
    .I0(delay_dff_Q_9_D_LUT4_O_I0),
    .I1(clk_dffe_Q_EN_LUT3_O_I0),
    .I2(clk_dffe_Q_EN_LUT3_O_I1),
    .I3(clk_dffe_Q_EN_LUT3_O_I2),
    .O(\delay_dff_Q_9_D(21) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*I1*~I2*~I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'h8808)
  ) delay_dff_Q_9_D_LUT4_O_1 (
    .I0(delay_dff_Q_9_D_LUT4_O_1_I0),
    .I1(clk_dffe_Q_EN_LUT3_O_I0),
    .I2(clk_dffe_Q_EN_LUT3_O_I1),
    .I3(clk_dffe_Q_EN_LUT3_O_I2),
    .O(\delay_dff_Q_9_D(20) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*I1*~I2*~I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'h8808)
  ) delay_dff_Q_9_D_LUT4_O_10 (
    .I0(delay_dff_Q_9_D_LUT4_O_10_I0),
    .I1(clk_dffe_Q_EN_LUT3_O_I0),
    .I2(clk_dffe_Q_EN_LUT3_O_I1),
    .I3(clk_dffe_Q_EN_LUT3_O_I2),
    .O(\delay_dff_Q_9_D(11) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)"),
    .INIT(9'h06a)
  ) delay_dff_Q_9_D_LUT4_O_10_I0_LUT3_O (
    .I0(\delay(11) ),
    .I1(\delay(10) ),
    .I2(delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O),
    .O(delay_dff_Q_9_D_LUT4_O_10_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*I1*~I2*~I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'h8808)
  ) delay_dff_Q_9_D_LUT4_O_11 (
    .I0(delay_dff_Q_9_D_LUT4_O_11_I0),
    .I1(clk_dffe_Q_EN_LUT3_O_I0),
    .I2(clk_dffe_Q_EN_LUT3_O_I1),
    .I3(clk_dffe_Q_EN_LUT3_O_I2),
    .O(\delay_dff_Q_9_D(10) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)+(~I0*I1)"),
    .INIT(4'h6)
  ) delay_dff_Q_9_D_LUT4_O_11_I0_LUT2_O (
    .I0(\delay(10) ),
    .I1(delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O),
    .O(delay_dff_Q_9_D_LUT4_O_11_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)"),
    .INIT(9'h008)
  ) delay_dff_Q_9_D_LUT4_O_11_I0_LUT3_I1 (
    .I0(\delay(11) ),
    .I1(delay_dff_Q_9_D_LUT4_O_11_I0),
    .I2(delay_dff_Q_9_D_LUT4_O_11_I0_LUT3_I1_I2),
    .O(delay_dff_Q_9_D_LUT4_O_11_I0_LUT3_I1_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*I1*~I2*~I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'h8808)
  ) delay_dff_Q_9_D_LUT4_O_12 (
    .I0(delay_dff_Q_9_D_LUT4_O_12_I0),
    .I1(clk_dffe_Q_EN_LUT3_O_I0),
    .I2(clk_dffe_Q_EN_LUT3_O_I1),
    .I3(clk_dffe_Q_EN_LUT3_O_I2),
    .O(\delay_dff_Q_9_D(9) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)"),
    .INIT(9'h06a)
  ) delay_dff_Q_9_D_LUT4_O_12_I0_LUT3_O (
    .I0(\delay(9) ),
    .I1(\delay(8) ),
    .I2(delay_dff_Q_9_D_LUT4_O_13_I0_LUT2_O_I1),
    .O(delay_dff_Q_9_D_LUT4_O_12_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*I1*~I2*~I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'h8808)
  ) delay_dff_Q_9_D_LUT4_O_13 (
    .I0(delay_dff_Q_9_D_LUT4_O_13_I0),
    .I1(clk_dffe_Q_EN_LUT3_O_I0),
    .I2(clk_dffe_Q_EN_LUT3_O_I1),
    .I3(clk_dffe_Q_EN_LUT3_O_I2),
    .O(\delay_dff_Q_9_D(8) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)+(~I0*I1)"),
    .INIT(4'h6)
  ) delay_dff_Q_9_D_LUT4_O_13_I0_LUT2_O (
    .I0(\delay(8) ),
    .I1(delay_dff_Q_9_D_LUT4_O_13_I0_LUT2_O_I1),
    .O(delay_dff_Q_9_D_LUT4_O_13_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) delay_dff_Q_9_D_LUT4_O_13_I0_LUT2_O_I1_LUT2_O (
    .I0(\delay(7) ),
    .I1(delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1),
    .O(delay_dff_Q_9_D_LUT4_O_13_I0_LUT2_O_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*I1*~I2)+(~I0*I1*I2)"),
    .INIT(9'h091)
  ) delay_dff_Q_9_D_LUT4_O_13_I0_LUT2_O_I1_LUT3_I2 (
    .I0(\delay(9) ),
    .I1(\delay(8) ),
    .I2(delay_dff_Q_9_D_LUT4_O_13_I0_LUT2_O_I1),
    .O(delay_dff_Q_9_D_LUT4_O_11_I0_LUT3_I1_I2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*I1*~I2*~I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'h8808)
  ) delay_dff_Q_9_D_LUT4_O_14 (
    .I0(delay_dff_Q_9_D_LUT4_O_14_I0),
    .I1(clk_dffe_Q_EN_LUT3_O_I0),
    .I2(clk_dffe_Q_EN_LUT3_O_I1),
    .I3(clk_dffe_Q_EN_LUT3_O_I2),
    .O(\delay_dff_Q_9_D(7) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)+(~I0*I1)"),
    .INIT(4'h6)
  ) delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O (
    .I0(\delay(7) ),
    .I1(delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1),
    .O(delay_dff_Q_9_D_LUT4_O_14_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*I1*I2*I3)"),
    .INIT(16'h8000)
  ) delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3 (
    .I0(\delay(9) ),
    .I1(\delay(8) ),
    .I2(\delay(7) ),
    .I3(delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1),
    .O(delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*I1*I2*I3)"),
    .INIT(16'h8000)
  ) delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_O (
    .I0(\delay(6) ),
    .I1(\delay(5) ),
    .I2(\delay(4) ),
    .I3(delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1),
    .O(delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*I1*~I2*~I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'h8808)
  ) delay_dff_Q_9_D_LUT4_O_15 (
    .I0(delay_dff_Q_9_D_LUT4_O_15_I0),
    .I1(clk_dffe_Q_EN_LUT3_O_I0),
    .I2(clk_dffe_Q_EN_LUT3_O_I1),
    .I3(clk_dffe_Q_EN_LUT3_O_I2),
    .O(\delay_dff_Q_9_D(6) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)"),
    .INIT(9'h06a)
  ) delay_dff_Q_9_D_LUT4_O_15_I0_LUT3_O (
    .I0(\delay(6) ),
    .I1(\delay(5) ),
    .I2(delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1),
    .O(delay_dff_Q_9_D_LUT4_O_15_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*I1*~I2*~I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'h8808)
  ) delay_dff_Q_9_D_LUT4_O_16 (
    .I0(delay_dff_Q_9_D_LUT4_O_16_I0),
    .I1(clk_dffe_Q_EN_LUT3_O_I0),
    .I2(clk_dffe_Q_EN_LUT3_O_I1),
    .I3(clk_dffe_Q_EN_LUT3_O_I2),
    .O(\delay_dff_Q_9_D(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)+(~I0*I1)"),
    .INIT(4'h6)
  ) delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O (
    .I0(\delay(5) ),
    .I1(delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1),
    .O(delay_dff_Q_9_D_LUT4_O_16_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT2_O (
    .I0(\delay(4) ),
    .I1(delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1),
    .O(delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*I1*~I2*~I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'h8808)
  ) delay_dff_Q_9_D_LUT4_O_17 (
    .I0(delay_dff_Q_9_D_LUT4_O_17_I0),
    .I1(clk_dffe_Q_EN_LUT3_O_I0),
    .I2(clk_dffe_Q_EN_LUT3_O_I1),
    .I3(clk_dffe_Q_EN_LUT3_O_I2),
    .O(\delay_dff_Q_9_D(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)+(~I0*I1)"),
    .INIT(4'h6)
  ) delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O (
    .I0(\delay(4) ),
    .I1(delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1),
    .O(delay_dff_Q_9_D_LUT4_O_17_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*I1*I2*I3)"),
    .INIT(16'h8000)
  ) delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O (
    .I0(\delay(3) ),
    .I1(\delay(2) ),
    .I2(\delay(1) ),
    .I3(\delay(0) ),
    .O(delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*I1*~I2*~I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'h8808)
  ) delay_dff_Q_9_D_LUT4_O_18 (
    .I0(delay_dff_Q_9_D_LUT4_O_18_I0),
    .I1(clk_dffe_Q_EN_LUT3_O_I0),
    .I2(clk_dffe_Q_EN_LUT3_O_I1),
    .I3(clk_dffe_Q_EN_LUT3_O_I2),
    .O(\delay_dff_Q_9_D(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)+(~I0*I1)"),
    .INIT(4'h6)
  ) delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O (
    .I0(\delay(3) ),
    .I1(delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1),
    .O(delay_dff_Q_9_D_LUT4_O_18_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O (
    .I0(\delay(2) ),
    .I1(\delay(1) ),
    .I2(\delay(0) ),
    .O(delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*I1*~I2*~I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'h8808)
  ) delay_dff_Q_9_D_LUT4_O_19 (
    .I0(delay_dff_Q_9_D_LUT4_O_19_I0),
    .I1(clk_dffe_Q_EN_LUT3_O_I0),
    .I2(clk_dffe_Q_EN_LUT3_O_I1),
    .I3(clk_dffe_Q_EN_LUT3_O_I2),
    .O(\delay_dff_Q_9_D(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)"),
    .INIT(9'h06a)
  ) delay_dff_Q_9_D_LUT4_O_19_I0_LUT3_O (
    .I0(\delay(2) ),
    .I1(\delay(1) ),
    .I2(\delay(0) ),
    .O(delay_dff_Q_9_D_LUT4_O_19_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)+(~I0*I1)"),
    .INIT(4'h6)
  ) delay_dff_Q_9_D_LUT4_O_1_I0_LUT2_O (
    .I0(\delay(20) ),
    .I1(delay_dff_Q_9_D_LUT4_O_I0_LUT3_O_I2),
    .O(delay_dff_Q_9_D_LUT4_O_1_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*I1*~I2*~I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'h8808)
  ) delay_dff_Q_9_D_LUT4_O_2 (
    .I0(delay_dff_Q_9_D_LUT4_O_2_I0),
    .I1(clk_dffe_Q_EN_LUT3_O_I0),
    .I2(clk_dffe_Q_EN_LUT3_O_I1),
    .I3(clk_dffe_Q_EN_LUT3_O_I2),
    .O(\delay_dff_Q_9_D(19) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*I1*~I2*~I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'h8808)
  ) delay_dff_Q_9_D_LUT4_O_20 (
    .I0(delay_dff_Q_9_D_LUT4_O_20_I0),
    .I1(clk_dffe_Q_EN_LUT3_O_I0),
    .I2(clk_dffe_Q_EN_LUT3_O_I1),
    .I3(clk_dffe_Q_EN_LUT3_O_I2),
    .O(\delay_dff_Q_9_D(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)+(~I0*I1)"),
    .INIT(4'h6)
  ) delay_dff_Q_9_D_LUT4_O_20_I0_LUT2_O (
    .I0(\delay(1) ),
    .I1(\delay(0) ),
    .O(delay_dff_Q_9_D_LUT4_O_20_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*~I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*~I1*I2*I3)"),
    .INIT(16'h2202)
  ) delay_dff_Q_9_D_LUT4_O_21 (
    .I0(clk_dffe_Q_EN_LUT3_O_I0),
    .I1(\delay(0) ),
    .I2(clk_dffe_Q_EN_LUT3_O_I1),
    .I3(clk_dffe_Q_EN_LUT3_O_I2),
    .O(\delay_dff_Q_9_D(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)+(~I0*I1)"),
    .INIT(4'h6)
  ) delay_dff_Q_9_D_LUT4_O_2_I0_LUT2_O (
    .I0(\delay(19) ),
    .I1(delay_dff_Q_9_D_LUT4_O_2_I0_LUT2_O_I1),
    .O(delay_dff_Q_9_D_LUT4_O_2_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*I1*I2*I3)"),
    .INIT(16'h8000)
  ) delay_dff_Q_9_D_LUT4_O_2_I0_LUT2_O_I1_LUT4_I3 (
    .I0(\delay(21) ),
    .I1(\delay(20) ),
    .I2(\delay(19) ),
    .I3(delay_dff_Q_9_D_LUT4_O_2_I0_LUT2_O_I1),
    .O(delay_dff_Q_9_D_LUT4_O_2_I0_LUT2_O_I1_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*I1*I2*I3)"),
    .INIT(16'h8000)
  ) delay_dff_Q_9_D_LUT4_O_2_I0_LUT2_O_I1_LUT4_O (
    .I0(\delay(18) ),
    .I1(\delay(17) ),
    .I2(\delay(16) ),
    .I3(delay_dff_Q_9_D_LUT4_O_5_I0_LUT2_O_I1),
    .O(delay_dff_Q_9_D_LUT4_O_2_I0_LUT2_O_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*I1*~I2*~I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'h8808)
  ) delay_dff_Q_9_D_LUT4_O_3 (
    .I0(delay_dff_Q_9_D_LUT4_O_3_I0),
    .I1(clk_dffe_Q_EN_LUT3_O_I0),
    .I2(clk_dffe_Q_EN_LUT3_O_I1),
    .I3(clk_dffe_Q_EN_LUT3_O_I2),
    .O(\delay_dff_Q_9_D(18) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)"),
    .INIT(9'h06a)
  ) delay_dff_Q_9_D_LUT4_O_3_I0_LUT3_O (
    .I0(\delay(18) ),
    .I1(\delay(17) ),
    .I2(delay_dff_Q_9_D_LUT4_O_4_I0_LUT2_O_I1),
    .O(delay_dff_Q_9_D_LUT4_O_3_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*I1*~I2*~I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'h8808)
  ) delay_dff_Q_9_D_LUT4_O_4 (
    .I0(delay_dff_Q_9_D_LUT4_O_4_I0),
    .I1(clk_dffe_Q_EN_LUT3_O_I0),
    .I2(clk_dffe_Q_EN_LUT3_O_I1),
    .I3(clk_dffe_Q_EN_LUT3_O_I2),
    .O(\delay_dff_Q_9_D(17) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)+(~I0*I1)"),
    .INIT(4'h6)
  ) delay_dff_Q_9_D_LUT4_O_4_I0_LUT2_O (
    .I0(\delay(17) ),
    .I1(delay_dff_Q_9_D_LUT4_O_4_I0_LUT2_O_I1),
    .O(delay_dff_Q_9_D_LUT4_O_4_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) delay_dff_Q_9_D_LUT4_O_4_I0_LUT2_O_I1_LUT2_O (
    .I0(\delay(16) ),
    .I1(delay_dff_Q_9_D_LUT4_O_5_I0_LUT2_O_I1),
    .O(delay_dff_Q_9_D_LUT4_O_4_I0_LUT2_O_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*I1*~I2*~I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'h8808)
  ) delay_dff_Q_9_D_LUT4_O_5 (
    .I0(delay_dff_Q_9_D_LUT4_O_5_I0),
    .I1(clk_dffe_Q_EN_LUT3_O_I0),
    .I2(clk_dffe_Q_EN_LUT3_O_I1),
    .I3(clk_dffe_Q_EN_LUT3_O_I2),
    .O(\delay_dff_Q_9_D(16) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)+(~I0*I1)"),
    .INIT(4'h6)
  ) delay_dff_Q_9_D_LUT4_O_5_I0_LUT2_O (
    .I0(\delay(16) ),
    .I1(delay_dff_Q_9_D_LUT4_O_5_I0_LUT2_O_I1),
    .O(delay_dff_Q_9_D_LUT4_O_5_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*I1*I2*I3)"),
    .INIT(16'h8000)
  ) delay_dff_Q_9_D_LUT4_O_5_I0_LUT2_O_I1_LUT4_O (
    .I0(\delay(15) ),
    .I1(\delay(14) ),
    .I2(\delay(13) ),
    .I3(delay_dff_Q_9_D_LUT4_O_7_I0_LUT3_O_I2),
    .O(delay_dff_Q_9_D_LUT4_O_5_I0_LUT2_O_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*I1*I2)"),
    .INIT(9'h08a)
  ) delay_dff_Q_9_D_LUT4_O_5_I0_LUT3_I0 (
    .I0(delay_dff_Q_9_D_LUT4_O_5_I0),
    .I1(delay_dff_Q_9_D_LUT4_O_6_I0),
    .I2(delay_dff_Q_9_D_LUT4_O_8_I0_LUT4_I1_O),
    .O(clk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I2_LUT3_O_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*I1*~I2*~I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'h8808)
  ) delay_dff_Q_9_D_LUT4_O_6 (
    .I0(delay_dff_Q_9_D_LUT4_O_6_I0),
    .I1(clk_dffe_Q_EN_LUT3_O_I0),
    .I2(clk_dffe_Q_EN_LUT3_O_I1),
    .I3(clk_dffe_Q_EN_LUT3_O_I2),
    .O(\delay_dff_Q_9_D(15) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*I1*~I2)+(I0*I1*~I2)+(~I0*I1*I2)"),
    .INIT(9'h09c)
  ) delay_dff_Q_9_D_LUT4_O_6_I0_LUT3_O (
    .I0(delay_dff_Q_9_D_LUT4_O_7_I0),
    .I1(\delay(15) ),
    .I2(\delay(14) ),
    .O(delay_dff_Q_9_D_LUT4_O_6_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*I1*~I2*~I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'h8808)
  ) delay_dff_Q_9_D_LUT4_O_7 (
    .I0(delay_dff_Q_9_D_LUT4_O_7_I0),
    .I1(clk_dffe_Q_EN_LUT3_O_I0),
    .I2(clk_dffe_Q_EN_LUT3_O_I1),
    .I3(clk_dffe_Q_EN_LUT3_O_I2),
    .O(\delay_dff_Q_9_D(14) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)"),
    .INIT(9'h06a)
  ) delay_dff_Q_9_D_LUT4_O_7_I0_LUT3_O (
    .I0(\delay(14) ),
    .I1(\delay(13) ),
    .I2(delay_dff_Q_9_D_LUT4_O_7_I0_LUT3_O_I2),
    .O(delay_dff_Q_9_D_LUT4_O_7_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*I1*I2*I3)"),
    .INIT(16'h8000)
  ) delay_dff_Q_9_D_LUT4_O_7_I0_LUT3_O_I2_LUT4_O (
    .I0(\delay(12) ),
    .I1(\delay(11) ),
    .I2(\delay(10) ),
    .I3(delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O),
    .O(delay_dff_Q_9_D_LUT4_O_7_I0_LUT3_O_I2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*I1*~I2*~I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'h8808)
  ) delay_dff_Q_9_D_LUT4_O_8 (
    .I0(delay_dff_Q_9_D_LUT4_O_8_I0),
    .I1(clk_dffe_Q_EN_LUT3_O_I0),
    .I2(clk_dffe_Q_EN_LUT3_O_I1),
    .I3(clk_dffe_Q_EN_LUT3_O_I2),
    .O(\delay_dff_Q_9_D(13) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)+(~I0*I1)"),
    .INIT(4'h6)
  ) delay_dff_Q_9_D_LUT4_O_8_I0_LUT2_O (
    .I0(\delay(13) ),
    .I1(delay_dff_Q_9_D_LUT4_O_7_I0_LUT3_O_I2),
    .O(delay_dff_Q_9_D_LUT4_O_8_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)"),
    .INIT(16'h1115)
  ) delay_dff_Q_9_D_LUT4_O_8_I0_LUT4_I1 (
    .I0(delay_dff_Q_9_D_LUT4_O_7_I0),
    .I1(delay_dff_Q_9_D_LUT4_O_8_I0),
    .I2(delay_dff_Q_9_D_LUT4_O_11_I0_LUT3_I1_O),
    .I3(delay_dff_Q_9_D_LUT4_O_9_I0),
    .O(delay_dff_Q_9_D_LUT4_O_8_I0_LUT4_I1_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*I1*~I2*~I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'h8808)
  ) delay_dff_Q_9_D_LUT4_O_9 (
    .I0(delay_dff_Q_9_D_LUT4_O_9_I0),
    .I1(clk_dffe_Q_EN_LUT3_O_I0),
    .I2(clk_dffe_Q_EN_LUT3_O_I1),
    .I3(clk_dffe_Q_EN_LUT3_O_I2),
    .O(\delay_dff_Q_9_D(12) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)+(~I0*I1)"),
    .INIT(4'h6)
  ) delay_dff_Q_9_D_LUT4_O_9_I0_LUT2_O (
    .I0(delay_dff_Q_9_D_LUT4_O_9_I0_LUT2_O_I0),
    .I1(\delay(12) ),
    .O(delay_dff_Q_9_D_LUT4_O_9_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) delay_dff_Q_9_D_LUT4_O_9_I0_LUT2_O_I0_LUT3_O (
    .I0(\delay(11) ),
    .I1(\delay(10) ),
    .I2(delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O),
    .O(delay_dff_Q_9_D_LUT4_O_9_I0_LUT2_O_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)"),
    .INIT(9'h06a)
  ) delay_dff_Q_9_D_LUT4_O_I0_LUT3_O (
    .I0(\delay(21) ),
    .I1(\delay(20) ),
    .I2(delay_dff_Q_9_D_LUT4_O_I0_LUT3_O_I2),
    .O(delay_dff_Q_9_D_LUT4_O_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) delay_dff_Q_9_D_LUT4_O_I0_LUT3_O_I2_LUT2_O (
    .I0(\delay(19) ),
    .I1(delay_dff_Q_9_D_LUT4_O_2_I0_LUT2_O_I1),
    .O(delay_dff_Q_9_D_LUT4_O_I0_LUT3_O_I2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)"),
    .INIT(9'h072)
  ) div_LUT3_I2 (
    .I0(_09_),
    .I1(_20_),
    .I2(_10_),
    .O(div_LUT3_I2_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d8)
  ) latch_LUT3_I0 (
    .I0(_19_),
    .I1(_18_),
    .I2(latch_LUT3_I0_I2),
    .O(\latch_LUT3_I0_O(7) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d8)
  ) latch_LUT3_I0_1 (
    .I0(_19_),
    .I1(_17_),
    .I2(latch_LUT3_I0_1_I2),
    .O(\latch_LUT3_I0_O(6) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 latch_LUT3_I0_1_I2_mux4x0_Q (
    .A(_07_),
    .B(_08_),
    .C(\delay_dff_Q_9_D(25) ),
    .D(\zero_LUT2_O_I0_LUT2_I1_O(6) ),
    .Q(latch_LUT3_I0_1_I2),
    .S0(div_LUT3_I2_O),
    .S1(_09_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d8)
  ) latch_LUT3_I0_2 (
    .I0(_19_),
    .I1(_16_),
    .I2(latch_LUT3_I0_2_I2),
    .O(\latch_LUT3_I0_O(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 latch_LUT3_I0_2_I2_mux4x0_Q (
    .A(_06_),
    .B(_07_),
    .C(\delay_dff_Q_9_D(25) ),
    .D(\zero_LUT2_O_I0_LUT2_I1_O(5) ),
    .Q(latch_LUT3_I0_2_I2),
    .S0(div_LUT3_I2_O),
    .S1(_09_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d8)
  ) latch_LUT3_I0_3 (
    .I0(_19_),
    .I1(_15_),
    .I2(latch_LUT3_I0_3_I2),
    .O(\latch_LUT3_I0_O(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 latch_LUT3_I0_3_I2_mux4x0_Q (
    .A(_05_),
    .B(_06_),
    .C(\delay_dff_Q_9_D(25) ),
    .D(\zero_LUT2_O_I0_LUT2_I1_O(4) ),
    .Q(latch_LUT3_I0_3_I2),
    .S0(div_LUT3_I2_O),
    .S1(_09_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d8)
  ) latch_LUT3_I0_4 (
    .I0(_19_),
    .I1(_14_),
    .I2(latch_LUT3_I0_4_I2),
    .O(\latch_LUT3_I0_O(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 latch_LUT3_I0_4_I2_mux4x0_Q (
    .A(_04_),
    .B(_05_),
    .C(\delay_dff_Q_9_D(25) ),
    .D(\zero_LUT2_O_I0_LUT2_I1_O(3) ),
    .Q(latch_LUT3_I0_4_I2),
    .S0(div_LUT3_I2_O),
    .S1(_09_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d8)
  ) latch_LUT3_I0_5 (
    .I0(_19_),
    .I1(_13_),
    .I2(latch_LUT3_I0_5_I2),
    .O(\latch_LUT3_I0_O(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 latch_LUT3_I0_5_I2_mux4x0_Q (
    .A(_03_),
    .B(_04_),
    .C(\delay_dff_Q_9_D(25) ),
    .D(\zero_LUT2_O_I0_LUT2_I1_O(2) ),
    .Q(latch_LUT3_I0_5_I2),
    .S0(div_LUT3_I2_O),
    .S1(_09_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d8)
  ) latch_LUT3_I0_6 (
    .I0(_19_),
    .I1(_12_),
    .I2(latch_LUT3_I0_6_I2),
    .O(\latch_LUT3_I0_O(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 latch_LUT3_I0_6_I2_mux4x0_Q (
    .A(_02_),
    .B(_03_),
    .C(\delay_dff_Q_9_D(25) ),
    .D(\zero_LUT2_O_I0_LUT2_I1_O(1) ),
    .Q(latch_LUT3_I0_6_I2),
    .S0(div_LUT3_I2_O),
    .S1(_09_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0e4)
  ) latch_LUT3_I0_7 (
    .I0(_19_),
    .I1(latch_LUT3_I0_7_I1),
    .I2(_11_),
    .O(\latch_LUT3_I0_O(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 latch_LUT3_I0_7_I1_mux4x0_Q (
    .A(_01_),
    .B(_02_),
    .C(\delay_dff_Q_9_D(25) ),
    .D(\zero_LUT2_O_I0_LUT2_I1_O(0) ),
    .Q(latch_LUT3_I0_7_I1),
    .S0(div_LUT3_I2_O),
    .S1(_09_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 latch_LUT3_I0_I2_mux4x0_Q (
    .A(_08_),
    .B(\delay_dff_Q_9_D(25) ),
    .C(\delay_dff_Q_9_D(25) ),
    .D(\zero_LUT2_O_I0_LUT2_I1_O(7) ),
    .Q(latch_LUT3_I0_I2),
    .S0(div_LUT3_I2_O),
    .S1(_09_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/fpga-examples/./down_counter/downcounter.v:17.21-19.2" *)
  qlal4s3b_cell_macro u_qlal4s3b_cell_macro (
    .Sys_Clk0(sys_clk)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) zero_LUT2_O (
    .I0(zero_LUT2_O_I0),
    .I1(_08_),
    .O(_20_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)+(~I0*I1)"),
    .INIT(4'h6)
  ) zero_LUT2_O_I0_LUT2_I1 (
    .I0(_08_),
    .I1(zero_LUT2_O_I0),
    .O(\zero_LUT2_O_I0_LUT2_I1_O(7) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99" *)
  LUT1 #(
    .EQN("(I0)"),
    .INIT(1'h1)
  ) zero_LUT2_O_I0_LUT2_I1_O_LUT1_O (
    .I0(_01_),
    .O(\zero_LUT2_O_I0_LUT2_I1_O(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)+(~I0*I1)"),
    .INIT(4'h6)
  ) zero_LUT2_O_I0_LUT2_I1_O_LUT2_O (
    .I0(_06_),
    .I1(zero_LUT2_O_I0_LUT3_O_I0),
    .O(\zero_LUT2_O_I0_LUT2_I1_O(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)+(~I0*I1)"),
    .INIT(4'h6)
  ) zero_LUT2_O_I0_LUT2_I1_O_LUT2_O_1 (
    .I0(_04_),
    .I1(zero_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0),
    .O(\zero_LUT2_O_I0_LUT2_I1_O(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)+(I0*I1)"),
    .INIT(4'h9)
  ) zero_LUT2_O_I0_LUT2_I1_O_LUT2_O_2 (
    .I0(_01_),
    .I1(_02_),
    .O(\zero_LUT2_O_I0_LUT2_I1_O(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0a6)
  ) zero_LUT2_O_I0_LUT2_I1_O_LUT3_O (
    .I0(_07_),
    .I1(zero_LUT2_O_I0_LUT3_O_I0),
    .I2(_06_),
    .O(\zero_LUT2_O_I0_LUT2_I1_O(6) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0a6)
  ) zero_LUT2_O_I0_LUT2_I1_O_LUT3_O_1 (
    .I0(_05_),
    .I1(zero_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0),
    .I2(_04_),
    .O(\zero_LUT2_O_I0_LUT2_I1_O(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0a9)
  ) zero_LUT2_O_I0_LUT2_I1_O_LUT3_O_2 (
    .I0(_03_),
    .I1(_01_),
    .I2(_02_),
    .O(\zero_LUT2_O_I0_LUT2_I1_O(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) zero_LUT2_O_I0_LUT3_O (
    .I0(zero_LUT2_O_I0_LUT3_O_I0),
    .I1(_06_),
    .I2(_07_),
    .O(zero_LUT2_O_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) zero_LUT2_O_I0_LUT3_O_I0_LUT3_O (
    .I0(zero_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0),
    .I1(_04_),
    .I2(_05_),
    .O(zero_LUT2_O_I0_LUT3_O_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("0"),
    .INIT(9'h001)
  ) zero_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O (
    .I0(_01_),
    .I1(_02_),
    .I2(_03_),
    .O(zero_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0)
  );
endmodule
