{"files":[{"patch":"@@ -889,4 +889,4 @@\n-  void add(Register Rd, Register Rn, int64_t increment, Register tmp = t0);\n-  void sub(Register Rd, Register Rn, int64_t decrement, Register tmp = t0);\n-  void addw(Register Rd, Register Rn, int32_t increment, Register tmp = t0);\n-  void subw(Register Rd, Register Rn, int32_t decrement, Register tmp = t0);\n+  void add (Register Rd, Register Rn, int64_t increment, Register tmp = t0);\n+  void sub (Register Rd, Register Rn, int64_t decrement, Register tmp = t0);\n+  void addw(Register Rd, Register Rn, int64_t increment, Register tmp = t0);\n+  void subw(Register Rd, Register Rn, int64_t decrement, Register tmp = t0);\n@@ -894,1 +894,1 @@\n-  void subi(Register Rd, Register Rn, int32_t decrement) {\n+  void subi(Register Rd, Register Rn, int64_t decrement) {\n@@ -899,1 +899,1 @@\n-  void subiw(Register Rd, Register Rn, int32_t decrement) {\n+  void subiw(Register Rd, Register Rn, int64_t decrement) {\n","filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.hpp","additions":6,"deletions":6,"binary":false,"changes":12,"status":"modified"}]}