# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../L3_optimized.srcs/sim_1/imports/My_files/circuit_tb.vhd" \

# Do not sort compile order
nosort
