# xv6的实现

## boot page table

- PG=1
- PAE=0
- PSE=1
- PS=1
- PSE36=0

也就是说，这种模式下，实际是没有page table这一层的

![](/static/images/2501/p028.png)

![](/static/images/2501/p027.svg)

## one page table per process, and kpgdir is used when a CPU is not running any process

- PG=
- PAE=
- PSE=
- PS=0
- PSE36=0

![](/static/images/2501/p034.png)

# 3.6. PAGING (VIRTUAL MEMORY) OVERVIEW

When operating in protected mode, the IA-32 architecture permits the linear address space to be mapped directly into a large physical memory (for example, 4 GBytes of RAM) or indirectly (using paging) into a smaller physical memory and disk storage. This latter method of mapping the linear address space is commonly referred to as virtual memory or demand-paged virtual memory.

IA32架构支持两种方式：

- 直接映射：将linear address space直接映射成large physical memory
- 间接映射：使用paging将linear address space间接映射成smaller physical memory和disk storage
    - 这种方法一般叫virtual memory或者demand-paged virtual memory

When paging is used, the processor divides the linear address space into fixed-size pages (of 4 KBytes, 2 MBytes, or 4 MBytes in length) that can be mapped into physical memory and/or disk storage. When a program (or task) references a logical address in memory, the processor translates the address into a linear address and then uses its paging mechanism to translate the linear address into a corresponding physical address. 

当使用paging时，CPU会将linear address space分割成固定大小的page（4KB、2MB、4MB），这些page可以被映射到physical memory和disk storage。

当一个程序访问内存中的一个logical address时，CPU将地址翻译成一个linear address，然后使用paging机制，将linear address翻译成physical address。

![](/static/images/2501/p024.png)

If the page containing the linear address is not currently in physical memory, the processor generates a page-fault exception (`#PF`). The exception handler for the page-fault exception typically directs the operating system or executive to load the page from disk storage into physical memory (perhaps writing a different page from physical memory out to disk in the process). When the page has been loaded in physical memory, a return from the exception handler causes the instruction that generated the exception to be restarted. The information that the processor uses to map linear addresses into the physical address space and to generate page-fault exceptions (when necessary) is contained in page directories and page tables stored in memory. 

如果包含linear address的page当前不在物理内存中，处理器会生成一个page-fault exception。该page-fault exception的exception handler一般会让操作系统从disk storage加载page到physical memory中（也可能会额外包含将另外一个page从physical memory写出到disk中）。加载page到physical memory完成后，产生exception的指令会被重启。

Paging is different from segmentation through its use of fixed-size pages. Unlike segments, which usually are the same size as the code or data structures they hold, pages have a fixed size. If segmentation is the only form of address translation used, a data structure present in physical memory will have all of its parts in memory. If paging is used, a data structure can be partly in memory and partly in disk storage.

paging和segmentation不一样：

- paging使用固定大小的page
- segments通常和code或者data structure的尺寸一样

address translation过程中：

- 如果只使用了segmentation，一个data structure会被完整的存放在physical memory中；
- 如果使用了paging，一个data structure可能会被分成几部分存放在disk storage中

To minimize the number of bus cycles required for address translation, the most recently accessed page-directory and page-table entries are cached in the processor in devices called translation lookaside buffers (TLBs). The TLBs satisfy most requests for reading the current page directory and page tables without requiring a bus cycle. Extra bus cycles occur only when the TLBs do not contain a page-table entry, which typically happens when a page has not been accessed for a long time. See Section 3.11., “Translation Lookaside Buffers (TLBs)”, for more information on the TLBs.

为了尽可能减少在address translation过程中bus cycles的次数，最近访问到的page-directory 和 page-table entries 会被缓存到CPU的translation lookaside buffers (TLBs)中。

## 3.6.1. Paging Options

Paging is controlled by three flags in the processor’s control registers:

- PG (paging) flag. Bit 31 of CR0 (available in all IA-32 processors beginning with the Intel386 processor).
- PSE (page size extensions) flag. Bit 4 of CR4 (introduced in the Pentium processor).
- PAE (physical address extension) flag. Bit 5 of CR4 (introduced in the Pentium Pro processors).

控制Paging有三个flag：

- PG（paging） flag：CR0的bit 31
- PSE（page size extension） flag：CR4的bit 4
- PAE（physical address extension）flag：CR4的bit 5

The PG flag enables the page-translation mechanism. The operating system or executive usually sets this flag during processor initialization. The PG flag must be set if the processor’s pagetranslation mechanism is to be used to implement a demand-paged virtual memory system or if the operating system is designed to run more than one program (or task) in virtual-8086 mode. 

PG会启用page-translation机制。操作系统通常是在处理器初始化时设置该flag。

The PSE flag enables large page sizes: 4-MByte pages or 2-MByte pages (when the PAE flag is set). When the PSE flag is clear, the more common page length of 4 KBytes is used. 

- See Section 3.7.2., “Linear Address Translation (4-MByte Pages)”, 
- Section 3.8.2., “Linear Address Translation With PAE Enabled (2-MByte Pages)”,
- and Section 3.9., “36-Bit Physical Addressing Using the PSE-36 Paging Mechanism” for more information about the use of the PSE flag.

PSE会启用large page sizes：4MB pages，或者2MB的pages（需要PAE flag配合设置）。如果没有设置PSE flag，page长度通常是4KB。

The PAE flag provides a method of extending physical addresses to 36 bits. This physical address extension can only be used when paging is enabled. It relies on an additional page directory pointer table that is used along with page directories and page tables to reference physical addresses above FFFFFFFFH. See Section 3.8., “36-Bit Physical Addressing Using the PAE Paging Mechanism”, for more information about extending physical addresses using the PAE flag.

PAE flag提供一种方法，可以将physical addresses扩展到36bits。

The 36-bit page size extension (PSE-36) feature provides an alternate method of extending physical addressing to 36 bits. This paging mechanism uses the page size extension mode (enabled with the PSE flag) and modified page directory entries to reference physical addresses above FFFFFFFFH. The PSE-36 feature flag (bit 17 in the EDX register when the CPUID instruction is executed with a source operand of 1) indicates the availability of this addressing mechanism. See Section 3.9., “36-Bit Physical Addressing Using the PSE-36 Paging Mechanism”, for more information about the PSE-36 physical address extension and page size extension mechanism. 

## 3.6.2. Page Tables and Directories

The information that the processor uses to translate linear addresses into physical addresses (when paging is enabled) is contained in four data structures:

- Page directory — An array of 32-bit page-directory entries (PDEs) contained in a 4-KByte page. Up to 1024 page-directory entries can be held in a page directory.
- Page table — An array of 32-bit page-table entries (PTEs) contained in a 4-KByte page. Up to 1024 page-table entries can be held in a page table. (Page tables are not used for 2- MByte or 4-MByte pages. These page sizes are mapped directly from one or more page directory entries.)
- Page — A 4-KByte, 2-MByte, or 4-MByte flat address space.
- Page-Directory-Pointer Table — An array of four 64-bit entries, each of which points to a page directory. This data structure is only used when the physical address extension is enabled (see Section 3.8., “36-Bit Physical Addressing Using the PAE Paging Mechanism”).

- Page directory：一个数组，数组中的元素是32-bit page-directory entries (PDEs)，该数组被存放在一个4KB的page中，32bit是4KB，所以该数组可以最多存放1024个page-directory entries
- Page table：一个数组，数组中的元素是32-bit page-table entries (PTEs)，该数组被存放在一个4KB的page中，该数组最多存放1024个page-table entries。
    - page tables不能用于2MB或者4MB的pages。
- Page：一个4KB、2MB、或者4MB的flat address space
- Page-Directory-Pointer Table：该数据结构只有当physical address extension被启用时使用

These tables provide access to either 4-KByte or 4-MByte pages when normal 32-bit physical addressing is being used and to either 4-KByte or 2-MByte pages or 4-MByte pages only when extended (36-bit) physical addressing is being used. Table 3-3 shows the page size and physical address size obtained from various settings of the paging control flags and the PSE-36 CPUID feature flag. Each page-directory entry contains a PS (page size) flag that specifies whether the entry points to a page table whose entries in turn point to 4-KByte pages (PS set to 0) or whether the page-directory entry points directly to a 4-MByte (PSE and PS set to 1) or 2-MByte page (PAE and PS set to 1).

- when normal 32-bit physical addressing is being used：These tables provide access to either 4-KByte or 4-MByte pages
- only when extended (36-bit) physical addressing is being used：These tables provide access to either 4-KByte or 2-MByte pages or 4-MByte pages

![](/static/images/2501/p025.png)

表3-3说明了：通过对paging control flags和PSE-36 CPUID feature flag的各种设置，可以得到的page size和physical address size。

每个page-directory entry包含一个PS (page size) flag：

- 当PS=0时：entry指向一个page table，该page table的entries指向4KB的pages
- 当PS=1时：entry直接指向一个4MB page（PSE=1）或者2MB page（PAE=1）
