{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1670490296913 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1670490296914 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 08 12:04:56 2022 " "Processing started: Thu Dec 08 12:04:56 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1670490296914 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1670490296914 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE0_CV -c DE0_CV " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_CV -c DE0_CV" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1670490296914 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1670490297310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_32bit_sub.v 1 1 " "Found 1 design units, including 1 entities, in source file _32bit_sub.v" { { "Info" "ISGN_ENTITY_NAME" "1 _32bit_SUB " "Found entity 1: _32bit_SUB" {  } { { "_32bit_SUB.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/_32bit_SUB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670490297355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670490297355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_32bit_xor.v 1 1 " "Found 1 design units, including 1 entities, in source file _32bit_xor.v" { { "Info" "ISGN_ENTITY_NAME" "1 _32bit_XOR " "Found entity 1: _32bit_XOR" {  } { { "_32bit_XOR.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/_32bit_XOR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670490297358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670490297358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_32bit_add.v 1 1 " "Found 1 design units, including 1 entities, in source file _32bit_add.v" { { "Info" "ISGN_ENTITY_NAME" "1 _32bit_ADD " "Found entity 1: _32bit_ADD" {  } { { "_32bit_ADD.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/_32bit_ADD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670490297360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670490297360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/full_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670490297362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670490297362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "half_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file half_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 half_adder " "Found entity 1: half_adder" {  } { { "half_adder.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/half_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670490297365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670490297365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_32bit_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file _32bit_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 _32bit_REG " "Found entity 1: _32bit_REG" {  } { { "_32bit_REG.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/_32bit_REG.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670490297367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670490297367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_32bit_or.v 1 1 " "Found 1 design units, including 1 entities, in source file _32bit_or.v" { { "Info" "ISGN_ENTITY_NAME" "1 _32bit_OR " "Found entity 1: _32bit_OR" {  } { { "_32bit_OR.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/_32bit_OR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670490297369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670490297369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_32bit_slt.v 1 1 " "Found 1 design units, including 1 entities, in source file _32bit_slt.v" { { "Info" "ISGN_ENTITY_NAME" "1 _32bit_SLT " "Found entity 1: _32bit_SLT" {  } { { "_32bit_SLT.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/_32bit_SLT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670490297371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670490297371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_32bit_2x1mux.v 1 1 " "Found 1 design units, including 1 entities, in source file _32bit_2x1mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 _32bit_2x1MUX " "Found entity 1: _32bit_2x1MUX" {  } { { "_32bit_2x1MUX.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/_32bit_2x1MUX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670490297373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670490297373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_32bit_div.v 1 1 " "Found 1 design units, including 1 entities, in source file _32bit_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 _32bit_DIV " "Found entity 1: _32bit_DIV" {  } { { "_32bit_DIV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/_32bit_DIV.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670490297375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670490297375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_datpath.v 1 1 " "Found 1 design units, including 1 entities, in source file div_datpath.v" { { "Info" "ISGN_ENTITY_NAME" "1 DIV_datpath " "Found entity 1: DIV_datpath" {  } { { "DIV_datpath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DIV_datpath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670490297377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670490297377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_control.v 1 1 " "Found 1 design units, including 1 entities, in source file div_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 DIV_control " "Found entity 1: DIV_control" {  } { { "DIV_control.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DIV_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670490297379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670490297379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_32bit_div_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file _32bit_div_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 _32bit_DIV_testbench " "Found entity 1: _32bit_DIV_testbench" {  } { { "_32bit_DIV_testbench.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/_32bit_DIV_testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670490297381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670490297381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.v 1 1 " "Found 1 design units, including 1 entities, in source file display.v" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/display.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670490297383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670490297383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_test.v 1 1 " "Found 1 design units, including 1 entities, in source file div_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 DIV_test " "Found entity 1: DIV_test" {  } { { "DIV_test.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DIV_test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670490297384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670490297384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decimal_to_7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file decimal_to_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 decimal_to_7seg " "Found entity 1: decimal_to_7seg" {  } { { "decimal_to_7seg.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/decimal_to_7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670490297386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670490297386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dectoseg_test.v 1 1 " "Found 1 design units, including 1 entities, in source file dectoseg_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 decToSeg_test " "Found entity 1: decToSeg_test" {  } { { "decToSeg_test.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/decToSeg_test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670490297388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670490297388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dectoseg_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file dectoseg_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 decToSeg_testbench " "Found entity 1: decToSeg_testbench" {  } { { "decToSeg_testbench.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/decToSeg_testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670490297390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670490297390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_cv.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_CV " "Found entity 1: DE0_CV" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670490297392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670490297392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "path1.v 1 1 " "Found 1 design units, including 1 entities, in source file path1.v" { { "Info" "ISGN_ENTITY_NAME" "1 path1 " "Found entity 1: path1" {  } { { "path1.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670490297397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670490297397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "path1_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file path1_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 path1_testbench " "Found entity 1: path1_testbench" {  } { { "path1_testbench.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1_testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670490297399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670490297399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delay_control.v 1 1 " "Found 1 design units, including 1 entities, in source file delay_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 delay_control " "Found entity 1: delay_control" {  } { { "delay_control.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670490297401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670490297401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delay_datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file delay_datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 delay_datapath " "Found entity 1: delay_datapath" {  } { { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670490297403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670490297403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delay.v 1 1 " "Found 1 design units, including 1 entities, in source file delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 delay " "Found entity 1: delay" {  } { { "delay.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670490297404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670490297404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delay_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file delay_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 delay_testbench " "Found entity 1: delay_testbench" {  } { { "delay_testbench.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670490297407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670490297407 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Vcc VCC singlepath_plode.v(4) " "Verilog HDL Declaration information at singlepath_plode.v(4): object \"Vcc\" differs only in case from object \"VCC\" in the same scope" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1670490297409 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "gnd GND singlepath_plode.v(4) " "Verilog HDL Declaration information at singlepath_plode.v(4): object \"gnd\" differs only in case from object \"GND\" in the same scope" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1670490297409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singlepath_plode.v 1 1 " "Found 1 design units, including 1 entities, in source file singlepath_plode.v" { { "Info" "ISGN_ENTITY_NAME" "1 singlepath_plode " "Found entity 1: singlepath_plode" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670490297409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670490297409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singlepath_plode_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file singlepath_plode_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 singlepath_plode_testbench " "Found entity 1: singlepath_plode_testbench" {  } { { "singlepath_plode_testbench.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode_testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670490297411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670490297411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lowtohigh_control.v 1 1 " "Found 1 design units, including 1 entities, in source file lowtohigh_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 LowtoHigh_control " "Found entity 1: LowtoHigh_control" {  } { { "LowtoHigh_control.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/LowtoHigh_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670490297413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670490297413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lowtohigh.v 1 1 " "Found 1 design units, including 1 entities, in source file lowtohigh.v" { { "Info" "ISGN_ENTITY_NAME" "1 LowtoHigh " "Found entity 1: LowtoHigh" {  } { { "LowtoHigh.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/LowtoHigh.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670490297415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670490297415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lowtohigh_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file lowtohigh_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 LowtoHigh_testbench " "Found entity 1: LowtoHigh_testbench" {  } { { "LowtoHigh_testbench.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/LowtoHigh_testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670490297418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670490297418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singlepath_plode_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file singlepath_plode_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 singlepath_plode_wrapper " "Found entity 1: singlepath_plode_wrapper" {  } { { "singlepath_plode_wrapper.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode_wrapper.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670490297420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670490297420 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "fin DE0_CV.v(69) " "Verilog HDL Implicit Net warning at DE0_CV.v(69): created implicit net for \"fin\"" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 69 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490297420 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE0_CV " "Elaborating entity \"DE0_CV\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1670490297459 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SD_CLK DE0_CV.v(23) " "Output port \"SD_CLK\" at DE0_CV.v(23) has no driver" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1670490297460 "|DE0_CV"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LowtoHigh LowtoHigh:htl " "Elaborating entity \"LowtoHigh\" for hierarchy \"LowtoHigh:htl\"" {  } { { "DE0_CV.v" "htl" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670490297461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LowtoHigh_control LowtoHigh:htl\|LowtoHigh_control:control " "Elaborating entity \"LowtoHigh_control\" for hierarchy \"LowtoHigh:htl\|LowtoHigh_control:control\"" {  } { { "LowtoHigh.v" "control" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/LowtoHigh.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670490297462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delay_datapath LowtoHigh:htl\|delay_datapath:datapath " "Elaborating entity \"delay_datapath\" for hierarchy \"LowtoHigh:htl\|delay_datapath:datapath\"" {  } { { "LowtoHigh.v" "datapath" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/LowtoHigh.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670490297464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "singlepath_plode_wrapper LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path " "Elaborating entity \"singlepath_plode_wrapper\" for hierarchy \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\"" {  } { { "delay_datapath.v" "path" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670490297473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "singlepath_plode LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p0 " "Elaborating entity \"singlepath_plode\" for hierarchy \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p0\"" {  } { { "singlepath_plode_wrapper.v" "p0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode_wrapper.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670490297475 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "s26 singlepath_plode.v(10) " "Output port \"s26\" at singlepath_plode.v(10) has no driver" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1670490297476 "|DE0_CV|LowtoHigh:htl|delay_datapath:datapath|singlepath_plode:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_32bit_REG LowtoHigh:htl\|delay_datapath:datapath\|_32bit_REG:r " "Elaborating entity \"_32bit_REG\" for hierarchy \"LowtoHigh:htl\|delay_datapath:datapath\|_32bit_REG:r\"" {  } { { "delay_datapath.v" "r" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670490297523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_32bit_ADD LowtoHigh:htl\|delay_datapath:datapath\|_32bit_ADD:a " "Elaborating entity \"_32bit_ADD\" for hierarchy \"LowtoHigh:htl\|delay_datapath:datapath\|_32bit_ADD:a\"" {  } { { "delay_datapath.v" "a" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670490297524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder LowtoHigh:htl\|delay_datapath:datapath\|_32bit_ADD:a\|full_adder:FA0 " "Elaborating entity \"full_adder\" for hierarchy \"LowtoHigh:htl\|delay_datapath:datapath\|_32bit_ADD:a\|full_adder:FA0\"" {  } { { "_32bit_ADD.v" "FA0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/_32bit_ADD.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670490297526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "half_adder LowtoHigh:htl\|delay_datapath:datapath\|_32bit_ADD:a\|full_adder:FA0\|half_adder:first_sum " "Elaborating entity \"half_adder\" for hierarchy \"LowtoHigh:htl\|delay_datapath:datapath\|_32bit_ADD:a\|full_adder:FA0\|half_adder:first_sum\"" {  } { { "full_adder.v" "first_sum" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/full_adder.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670490297527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decimal_to_7seg decimal_to_7seg:dectoseg " "Elaborating entity \"decimal_to_7seg\" for hierarchy \"decimal_to_7seg:dectoseg\"" {  } { { "DE0_CV.v" "dectoseg" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670490297601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_32bit_DIV decimal_to_7seg:dectoseg\|_32bit_DIV:h0 " "Elaborating entity \"_32bit_DIV\" for hierarchy \"decimal_to_7seg:dectoseg\|_32bit_DIV:h0\"" {  } { { "decimal_to_7seg.v" "h0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/decimal_to_7seg.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670490297603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DIV_control decimal_to_7seg:dectoseg\|_32bit_DIV:h0\|DIV_control:g0 " "Elaborating entity \"DIV_control\" for hierarchy \"decimal_to_7seg:dectoseg\|_32bit_DIV:h0\|DIV_control:g0\"" {  } { { "_32bit_DIV.v" "g0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/_32bit_DIV.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670490297605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DIV_datpath decimal_to_7seg:dectoseg\|_32bit_DIV:h0\|DIV_datpath:g1 " "Elaborating entity \"DIV_datpath\" for hierarchy \"decimal_to_7seg:dectoseg\|_32bit_DIV:h0\|DIV_datpath:g1\"" {  } { { "_32bit_DIV.v" "g1" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/_32bit_DIV.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670490297607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_32bit_2x1MUX decimal_to_7seg:dectoseg\|_32bit_DIV:h0\|DIV_datpath:g1\|_32bit_2x1MUX:g1 " "Elaborating entity \"_32bit_2x1MUX\" for hierarchy \"decimal_to_7seg:dectoseg\|_32bit_DIV:h0\|DIV_datpath:g1\|_32bit_2x1MUX:g1\"" {  } { { "DIV_datpath.v" "g1" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DIV_datpath.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670490297610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_32bit_SUB decimal_to_7seg:dectoseg\|_32bit_DIV:h0\|DIV_datpath:g1\|_32bit_SUB:g2 " "Elaborating entity \"_32bit_SUB\" for hierarchy \"decimal_to_7seg:dectoseg\|_32bit_DIV:h0\|DIV_datpath:g1\|_32bit_SUB:g2\"" {  } { { "DIV_datpath.v" "g2" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DIV_datpath.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670490297612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_32bit_XOR decimal_to_7seg:dectoseg\|_32bit_DIV:h0\|DIV_datpath:g1\|_32bit_SUB:g2\|_32bit_XOR:g0 " "Elaborating entity \"_32bit_XOR\" for hierarchy \"decimal_to_7seg:dectoseg\|_32bit_DIV:h0\|DIV_datpath:g1\|_32bit_SUB:g2\|_32bit_XOR:g0\"" {  } { { "_32bit_SUB.v" "g0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/_32bit_SUB.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670490297615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_32bit_SLT decimal_to_7seg:dectoseg\|_32bit_DIV:h0\|DIV_datpath:g1\|_32bit_SLT:g3 " "Elaborating entity \"_32bit_SLT\" for hierarchy \"decimal_to_7seg:dectoseg\|_32bit_DIV:h0\|DIV_datpath:g1\|_32bit_SLT:g3\"" {  } { { "DIV_datpath.v" "g3" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DIV_datpath.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670490297706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_32bit_OR decimal_to_7seg:dectoseg\|_32bit_DIV:h0\|DIV_datpath:g1\|_32bit_OR:g32 " "Elaborating entity \"_32bit_OR\" for hierarchy \"decimal_to_7seg:dectoseg\|_32bit_DIV:h0\|DIV_datpath:g1\|_32bit_OR:g32\"" {  } { { "DIV_datpath.v" "g32" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DIV_datpath.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670490297804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:g0 " "Elaborating entity \"display\" for hierarchy \"display:g0\"" {  } { { "DE0_CV.v" "g0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670490299230 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "57 " "57 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1670490300848 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "CLOCK4_50 " "Bidir \"CLOCK4_50\" has no driver" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 12 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1670490300872 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_CMD " "Bidir \"SD_CMD\" has no driver" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 24 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1670490300872 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DATA\[0\] " "Bidir \"SD_DATA\[0\]\" has no driver" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 26 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1670490300872 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DATA\[1\] " "Bidir \"SD_DATA\[1\]\" has no driver" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 26 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1670490300872 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DATA\[2\] " "Bidir \"SD_DATA\[2\]\" has no driver" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 26 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1670490300872 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DATA\[3\] " "Bidir \"SD_DATA\[3\]\" has no driver" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 26 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1670490300872 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1670490300872 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SD_CLK GND " "Pin \"SD_CLK\" is stuck at GND" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1670490301356 "|DE0_CV|SD_CLK"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1670490301356 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1670490301563 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p50\|GND~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p50\|GND~buf0\"" {  } { { "singlepath_plode.v" "GND~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p50\|VCC~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p50\|VCC~buf0\"" {  } { { "singlepath_plode.v" "VCC~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p50\|N8056 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p50\|N8056\"" {  } { { "singlepath_plode.v" "N8056" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p50\|N8040 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p50\|N8040\"" {  } { { "singlepath_plode.v" "N8040" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p50\|N8022 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p50\|N8022\"" {  } { { "singlepath_plode.v" "N8022" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p50\|N7968 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p50\|N7968\"" {  } { { "singlepath_plode.v" "N7968" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p50\|N7898 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p50\|N7898\"" {  } { { "singlepath_plode.v" "N7898" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p50\|N7834 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p50\|N7834\"" {  } { { "singlepath_plode.v" "N7834" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p50\|N7770 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p50\|N7770\"" {  } { { "singlepath_plode.v" "N7770" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p50\|N7587 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p50\|N7587\"" {  } { { "singlepath_plode.v" "N7587" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p50\|N1872 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p50\|N1872\"" {  } { { "singlepath_plode.v" "N1872" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p50\|N411~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p50\|N411~buf0\"" {  } { { "singlepath_plode.v" "N411~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|result49 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|result49\"" {  } { { "singlepath_plode_wrapper.v" "result49" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode_wrapper.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p49\|GND~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p49\|GND~buf0\"" {  } { { "singlepath_plode.v" "GND~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p49\|VCC~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p49\|VCC~buf0\"" {  } { { "singlepath_plode.v" "VCC~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p49\|N8056 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p49\|N8056\"" {  } { { "singlepath_plode.v" "N8056" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p49\|N8040 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p49\|N8040\"" {  } { { "singlepath_plode.v" "N8040" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p49\|N8022 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p49\|N8022\"" {  } { { "singlepath_plode.v" "N8022" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p49\|N7968 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p49\|N7968\"" {  } { { "singlepath_plode.v" "N7968" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p49\|N7898 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p49\|N7898\"" {  } { { "singlepath_plode.v" "N7898" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p49\|N7834 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p49\|N7834\"" {  } { { "singlepath_plode.v" "N7834" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p49\|N7770 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p49\|N7770\"" {  } { { "singlepath_plode.v" "N7770" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p49\|N7587 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p49\|N7587\"" {  } { { "singlepath_plode.v" "N7587" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p49\|N1872 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p49\|N1872\"" {  } { { "singlepath_plode.v" "N1872" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p49\|N411~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p49\|N411~buf0\"" {  } { { "singlepath_plode.v" "N411~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|result48 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|result48\"" {  } { { "singlepath_plode_wrapper.v" "result48" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode_wrapper.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p48\|GND~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p48\|GND~buf0\"" {  } { { "singlepath_plode.v" "GND~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p48\|VCC~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p48\|VCC~buf0\"" {  } { { "singlepath_plode.v" "VCC~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p48\|N8056 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p48\|N8056\"" {  } { { "singlepath_plode.v" "N8056" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p48\|N8040 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p48\|N8040\"" {  } { { "singlepath_plode.v" "N8040" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p48\|N8022 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p48\|N8022\"" {  } { { "singlepath_plode.v" "N8022" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p48\|N7968 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p48\|N7968\"" {  } { { "singlepath_plode.v" "N7968" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p48\|N7898 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p48\|N7898\"" {  } { { "singlepath_plode.v" "N7898" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p48\|N7834 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p48\|N7834\"" {  } { { "singlepath_plode.v" "N7834" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p48\|N7770 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p48\|N7770\"" {  } { { "singlepath_plode.v" "N7770" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p48\|N7587 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p48\|N7587\"" {  } { { "singlepath_plode.v" "N7587" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p48\|N1872 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p48\|N1872\"" {  } { { "singlepath_plode.v" "N1872" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p48\|N411~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p48\|N411~buf0\"" {  } { { "singlepath_plode.v" "N411~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|result47 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|result47\"" {  } { { "singlepath_plode_wrapper.v" "result47" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode_wrapper.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p47\|GND~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p47\|GND~buf0\"" {  } { { "singlepath_plode.v" "GND~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p47\|VCC~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p47\|VCC~buf0\"" {  } { { "singlepath_plode.v" "VCC~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p47\|N8056 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p47\|N8056\"" {  } { { "singlepath_plode.v" "N8056" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p47\|N8040 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p47\|N8040\"" {  } { { "singlepath_plode.v" "N8040" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p47\|N8022 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p47\|N8022\"" {  } { { "singlepath_plode.v" "N8022" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p47\|N7968 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p47\|N7968\"" {  } { { "singlepath_plode.v" "N7968" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p47\|N7898 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p47\|N7898\"" {  } { { "singlepath_plode.v" "N7898" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p47\|N7834 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p47\|N7834\"" {  } { { "singlepath_plode.v" "N7834" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p47\|N7770 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p47\|N7770\"" {  } { { "singlepath_plode.v" "N7770" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p47\|N7587 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p47\|N7587\"" {  } { { "singlepath_plode.v" "N7587" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p47\|N1872 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p47\|N1872\"" {  } { { "singlepath_plode.v" "N1872" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p47\|N411~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p47\|N411~buf0\"" {  } { { "singlepath_plode.v" "N411~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|result46 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|result46\"" {  } { { "singlepath_plode_wrapper.v" "result46" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode_wrapper.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p46\|GND~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p46\|GND~buf0\"" {  } { { "singlepath_plode.v" "GND~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p46\|VCC~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p46\|VCC~buf0\"" {  } { { "singlepath_plode.v" "VCC~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p46\|N8056 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p46\|N8056\"" {  } { { "singlepath_plode.v" "N8056" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p46\|N8040 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p46\|N8040\"" {  } { { "singlepath_plode.v" "N8040" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p46\|N8022 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p46\|N8022\"" {  } { { "singlepath_plode.v" "N8022" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p46\|N7968 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p46\|N7968\"" {  } { { "singlepath_plode.v" "N7968" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p46\|N7898 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p46\|N7898\"" {  } { { "singlepath_plode.v" "N7898" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p46\|N7834 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p46\|N7834\"" {  } { { "singlepath_plode.v" "N7834" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p46\|N7770 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p46\|N7770\"" {  } { { "singlepath_plode.v" "N7770" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p46\|N7587 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p46\|N7587\"" {  } { { "singlepath_plode.v" "N7587" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p46\|N1872 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p46\|N1872\"" {  } { { "singlepath_plode.v" "N1872" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p46\|N411~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p46\|N411~buf0\"" {  } { { "singlepath_plode.v" "N411~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|result45 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|result45\"" {  } { { "singlepath_plode_wrapper.v" "result45" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode_wrapper.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p45\|GND~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p45\|GND~buf0\"" {  } { { "singlepath_plode.v" "GND~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p45\|VCC~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p45\|VCC~buf0\"" {  } { { "singlepath_plode.v" "VCC~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p45\|N8056 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p45\|N8056\"" {  } { { "singlepath_plode.v" "N8056" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p45\|N8040 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p45\|N8040\"" {  } { { "singlepath_plode.v" "N8040" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p45\|N8022 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p45\|N8022\"" {  } { { "singlepath_plode.v" "N8022" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p45\|N7968 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p45\|N7968\"" {  } { { "singlepath_plode.v" "N7968" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p45\|N7898 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p45\|N7898\"" {  } { { "singlepath_plode.v" "N7898" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p45\|N7834 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p45\|N7834\"" {  } { { "singlepath_plode.v" "N7834" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p45\|N7770 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p45\|N7770\"" {  } { { "singlepath_plode.v" "N7770" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p45\|N7587 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p45\|N7587\"" {  } { { "singlepath_plode.v" "N7587" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p45\|N1872 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p45\|N1872\"" {  } { { "singlepath_plode.v" "N1872" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p45\|N411~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p45\|N411~buf0\"" {  } { { "singlepath_plode.v" "N411~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|result44 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|result44\"" {  } { { "singlepath_plode_wrapper.v" "result44" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode_wrapper.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p44\|GND~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p44\|GND~buf0\"" {  } { { "singlepath_plode.v" "GND~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p44\|VCC~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p44\|VCC~buf0\"" {  } { { "singlepath_plode.v" "VCC~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p44\|N8056 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p44\|N8056\"" {  } { { "singlepath_plode.v" "N8056" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p44\|N8040 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p44\|N8040\"" {  } { { "singlepath_plode.v" "N8040" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p44\|N8022 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p44\|N8022\"" {  } { { "singlepath_plode.v" "N8022" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p44\|N7968 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p44\|N7968\"" {  } { { "singlepath_plode.v" "N7968" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p44\|N7898 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p44\|N7898\"" {  } { { "singlepath_plode.v" "N7898" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p44\|N7834 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p44\|N7834\"" {  } { { "singlepath_plode.v" "N7834" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p44\|N7770 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p44\|N7770\"" {  } { { "singlepath_plode.v" "N7770" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p44\|N7587 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p44\|N7587\"" {  } { { "singlepath_plode.v" "N7587" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p44\|N1872 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p44\|N1872\"" {  } { { "singlepath_plode.v" "N1872" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p44\|N411~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p44\|N411~buf0\"" {  } { { "singlepath_plode.v" "N411~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|result43 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|result43\"" {  } { { "singlepath_plode_wrapper.v" "result43" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode_wrapper.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p43\|GND~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p43\|GND~buf0\"" {  } { { "singlepath_plode.v" "GND~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p43\|VCC~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p43\|VCC~buf0\"" {  } { { "singlepath_plode.v" "VCC~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p43\|N8056 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p43\|N8056\"" {  } { { "singlepath_plode.v" "N8056" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p43\|N8040 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p43\|N8040\"" {  } { { "singlepath_plode.v" "N8040" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p43\|N8022 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p43\|N8022\"" {  } { { "singlepath_plode.v" "N8022" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p43\|N7968 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p43\|N7968\"" {  } { { "singlepath_plode.v" "N7968" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p43\|N7898 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p43\|N7898\"" {  } { { "singlepath_plode.v" "N7898" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p43\|N7834 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p43\|N7834\"" {  } { { "singlepath_plode.v" "N7834" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p43\|N7770 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p43\|N7770\"" {  } { { "singlepath_plode.v" "N7770" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p43\|N7587 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p43\|N7587\"" {  } { { "singlepath_plode.v" "N7587" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p43\|N1872 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p43\|N1872\"" {  } { { "singlepath_plode.v" "N1872" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p43\|N411~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p43\|N411~buf0\"" {  } { { "singlepath_plode.v" "N411~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|result42 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|result42\"" {  } { { "singlepath_plode_wrapper.v" "result42" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode_wrapper.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p42\|GND~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p42\|GND~buf0\"" {  } { { "singlepath_plode.v" "GND~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p42\|VCC~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p42\|VCC~buf0\"" {  } { { "singlepath_plode.v" "VCC~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p42\|N8056 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p42\|N8056\"" {  } { { "singlepath_plode.v" "N8056" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p42\|N8040 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p42\|N8040\"" {  } { { "singlepath_plode.v" "N8040" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p42\|N8022 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p42\|N8022\"" {  } { { "singlepath_plode.v" "N8022" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p42\|N7968 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p42\|N7968\"" {  } { { "singlepath_plode.v" "N7968" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p42\|N7898 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p42\|N7898\"" {  } { { "singlepath_plode.v" "N7898" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p42\|N7834 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p42\|N7834\"" {  } { { "singlepath_plode.v" "N7834" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p42\|N7770 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p42\|N7770\"" {  } { { "singlepath_plode.v" "N7770" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p42\|N7587 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p42\|N7587\"" {  } { { "singlepath_plode.v" "N7587" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p42\|N1872 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p42\|N1872\"" {  } { { "singlepath_plode.v" "N1872" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p42\|N411~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p42\|N411~buf0\"" {  } { { "singlepath_plode.v" "N411~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|result41 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|result41\"" {  } { { "singlepath_plode_wrapper.v" "result41" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode_wrapper.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p41\|GND~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p41\|GND~buf0\"" {  } { { "singlepath_plode.v" "GND~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p41\|VCC~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p41\|VCC~buf0\"" {  } { { "singlepath_plode.v" "VCC~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p41\|N8056 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p41\|N8056\"" {  } { { "singlepath_plode.v" "N8056" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p41\|N8040 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p41\|N8040\"" {  } { { "singlepath_plode.v" "N8040" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p41\|N8022 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p41\|N8022\"" {  } { { "singlepath_plode.v" "N8022" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p41\|N7968 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p41\|N7968\"" {  } { { "singlepath_plode.v" "N7968" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p41\|N7898 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p41\|N7898\"" {  } { { "singlepath_plode.v" "N7898" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p41\|N7834 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p41\|N7834\"" {  } { { "singlepath_plode.v" "N7834" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p41\|N7770 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p41\|N7770\"" {  } { { "singlepath_plode.v" "N7770" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p41\|N7587 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p41\|N7587\"" {  } { { "singlepath_plode.v" "N7587" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p41\|N1872 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p41\|N1872\"" {  } { { "singlepath_plode.v" "N1872" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p41\|N411~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p41\|N411~buf0\"" {  } { { "singlepath_plode.v" "N411~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|result40 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|result40\"" {  } { { "singlepath_plode_wrapper.v" "result40" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode_wrapper.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p40\|GND~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p40\|GND~buf0\"" {  } { { "singlepath_plode.v" "GND~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p40\|VCC~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p40\|VCC~buf0\"" {  } { { "singlepath_plode.v" "VCC~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p40\|N8056 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p40\|N8056\"" {  } { { "singlepath_plode.v" "N8056" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p40\|N8040 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p40\|N8040\"" {  } { { "singlepath_plode.v" "N8040" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p40\|N8022 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p40\|N8022\"" {  } { { "singlepath_plode.v" "N8022" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p40\|N7968 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p40\|N7968\"" {  } { { "singlepath_plode.v" "N7968" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p40\|N7898 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p40\|N7898\"" {  } { { "singlepath_plode.v" "N7898" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p40\|N7834 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p40\|N7834\"" {  } { { "singlepath_plode.v" "N7834" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p40\|N7770 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p40\|N7770\"" {  } { { "singlepath_plode.v" "N7770" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p40\|N7587 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p40\|N7587\"" {  } { { "singlepath_plode.v" "N7587" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p40\|N1872 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p40\|N1872\"" {  } { { "singlepath_plode.v" "N1872" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p40\|N411~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p40\|N411~buf0\"" {  } { { "singlepath_plode.v" "N411~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|result39 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|result39\"" {  } { { "singlepath_plode_wrapper.v" "result39" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode_wrapper.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p39\|GND~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p39\|GND~buf0\"" {  } { { "singlepath_plode.v" "GND~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p39\|VCC~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p39\|VCC~buf0\"" {  } { { "singlepath_plode.v" "VCC~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p39\|N8056 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p39\|N8056\"" {  } { { "singlepath_plode.v" "N8056" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p39\|N8040 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p39\|N8040\"" {  } { { "singlepath_plode.v" "N8040" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p39\|N8022 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p39\|N8022\"" {  } { { "singlepath_plode.v" "N8022" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p39\|N7968 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p39\|N7968\"" {  } { { "singlepath_plode.v" "N7968" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p39\|N7898 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p39\|N7898\"" {  } { { "singlepath_plode.v" "N7898" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p39\|N7834 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p39\|N7834\"" {  } { { "singlepath_plode.v" "N7834" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p39\|N7770 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p39\|N7770\"" {  } { { "singlepath_plode.v" "N7770" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p39\|N7587 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p39\|N7587\"" {  } { { "singlepath_plode.v" "N7587" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p39\|N1872 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p39\|N1872\"" {  } { { "singlepath_plode.v" "N1872" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p39\|N411~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p39\|N411~buf0\"" {  } { { "singlepath_plode.v" "N411~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|result38 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|result38\"" {  } { { "singlepath_plode_wrapper.v" "result38" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode_wrapper.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p38\|GND~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p38\|GND~buf0\"" {  } { { "singlepath_plode.v" "GND~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p38\|VCC~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p38\|VCC~buf0\"" {  } { { "singlepath_plode.v" "VCC~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p38\|N8056 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p38\|N8056\"" {  } { { "singlepath_plode.v" "N8056" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p38\|N8040 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p38\|N8040\"" {  } { { "singlepath_plode.v" "N8040" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p38\|N8022 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p38\|N8022\"" {  } { { "singlepath_plode.v" "N8022" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p38\|N7968 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p38\|N7968\"" {  } { { "singlepath_plode.v" "N7968" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p38\|N7898 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p38\|N7898\"" {  } { { "singlepath_plode.v" "N7898" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p38\|N7834 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p38\|N7834\"" {  } { { "singlepath_plode.v" "N7834" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p38\|N7770 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p38\|N7770\"" {  } { { "singlepath_plode.v" "N7770" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p38\|N7587 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p38\|N7587\"" {  } { { "singlepath_plode.v" "N7587" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p38\|N1872 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p38\|N1872\"" {  } { { "singlepath_plode.v" "N1872" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p38\|N411~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p38\|N411~buf0\"" {  } { { "singlepath_plode.v" "N411~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|result37 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|result37\"" {  } { { "singlepath_plode_wrapper.v" "result37" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode_wrapper.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p37\|GND~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p37\|GND~buf0\"" {  } { { "singlepath_plode.v" "GND~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p37\|VCC~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p37\|VCC~buf0\"" {  } { { "singlepath_plode.v" "VCC~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p37\|N8056 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p37\|N8056\"" {  } { { "singlepath_plode.v" "N8056" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p37\|N8040 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p37\|N8040\"" {  } { { "singlepath_plode.v" "N8040" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p37\|N8022 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p37\|N8022\"" {  } { { "singlepath_plode.v" "N8022" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p37\|N7968 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p37\|N7968\"" {  } { { "singlepath_plode.v" "N7968" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p37\|N7898 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p37\|N7898\"" {  } { { "singlepath_plode.v" "N7898" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p37\|N7834 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p37\|N7834\"" {  } { { "singlepath_plode.v" "N7834" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p37\|N7770 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p37\|N7770\"" {  } { { "singlepath_plode.v" "N7770" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p37\|N7587 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p37\|N7587\"" {  } { { "singlepath_plode.v" "N7587" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p37\|N1872 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p37\|N1872\"" {  } { { "singlepath_plode.v" "N1872" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p37\|N411~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p37\|N411~buf0\"" {  } { { "singlepath_plode.v" "N411~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|result36 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|result36\"" {  } { { "singlepath_plode_wrapper.v" "result36" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode_wrapper.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p36\|GND~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p36\|GND~buf0\"" {  } { { "singlepath_plode.v" "GND~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p36\|VCC~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p36\|VCC~buf0\"" {  } { { "singlepath_plode.v" "VCC~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p36\|N8056 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p36\|N8056\"" {  } { { "singlepath_plode.v" "N8056" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p36\|N8040 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p36\|N8040\"" {  } { { "singlepath_plode.v" "N8040" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p36\|N8022 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p36\|N8022\"" {  } { { "singlepath_plode.v" "N8022" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p36\|N7968 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p36\|N7968\"" {  } { { "singlepath_plode.v" "N7968" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p36\|N7898 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p36\|N7898\"" {  } { { "singlepath_plode.v" "N7898" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p36\|N7834 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p36\|N7834\"" {  } { { "singlepath_plode.v" "N7834" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p36\|N7770 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p36\|N7770\"" {  } { { "singlepath_plode.v" "N7770" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p36\|N7587 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p36\|N7587\"" {  } { { "singlepath_plode.v" "N7587" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p36\|N1872 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p36\|N1872\"" {  } { { "singlepath_plode.v" "N1872" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p36\|N411~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p36\|N411~buf0\"" {  } { { "singlepath_plode.v" "N411~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|result35 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|result35\"" {  } { { "singlepath_plode_wrapper.v" "result35" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode_wrapper.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p35\|GND~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p35\|GND~buf0\"" {  } { { "singlepath_plode.v" "GND~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p35\|VCC~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p35\|VCC~buf0\"" {  } { { "singlepath_plode.v" "VCC~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p35\|N8056 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p35\|N8056\"" {  } { { "singlepath_plode.v" "N8056" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p35\|N8040 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p35\|N8040\"" {  } { { "singlepath_plode.v" "N8040" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p35\|N8022 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p35\|N8022\"" {  } { { "singlepath_plode.v" "N8022" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p35\|N7968 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p35\|N7968\"" {  } { { "singlepath_plode.v" "N7968" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p35\|N7898 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p35\|N7898\"" {  } { { "singlepath_plode.v" "N7898" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p35\|N7834 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p35\|N7834\"" {  } { { "singlepath_plode.v" "N7834" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p35\|N7770 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p35\|N7770\"" {  } { { "singlepath_plode.v" "N7770" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p35\|N7587 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p35\|N7587\"" {  } { { "singlepath_plode.v" "N7587" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p35\|N1872 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p35\|N1872\"" {  } { { "singlepath_plode.v" "N1872" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p35\|N411~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p35\|N411~buf0\"" {  } { { "singlepath_plode.v" "N411~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|result34 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|result34\"" {  } { { "singlepath_plode_wrapper.v" "result34" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode_wrapper.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p34\|GND~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p34\|GND~buf0\"" {  } { { "singlepath_plode.v" "GND~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p34\|VCC~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p34\|VCC~buf0\"" {  } { { "singlepath_plode.v" "VCC~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p34\|N8056 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p34\|N8056\"" {  } { { "singlepath_plode.v" "N8056" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p34\|N8040 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p34\|N8040\"" {  } { { "singlepath_plode.v" "N8040" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p34\|N8022 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p34\|N8022\"" {  } { { "singlepath_plode.v" "N8022" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p34\|N7968 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p34\|N7968\"" {  } { { "singlepath_plode.v" "N7968" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p34\|N7898 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p34\|N7898\"" {  } { { "singlepath_plode.v" "N7898" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p34\|N7834 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p34\|N7834\"" {  } { { "singlepath_plode.v" "N7834" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p34\|N7770 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p34\|N7770\"" {  } { { "singlepath_plode.v" "N7770" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p34\|N7587 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p34\|N7587\"" {  } { { "singlepath_plode.v" "N7587" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p34\|N1872 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p34\|N1872\"" {  } { { "singlepath_plode.v" "N1872" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p34\|N411~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p34\|N411~buf0\"" {  } { { "singlepath_plode.v" "N411~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|result33 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|result33\"" {  } { { "singlepath_plode_wrapper.v" "result33" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode_wrapper.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p33\|GND~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p33\|GND~buf0\"" {  } { { "singlepath_plode.v" "GND~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p33\|VCC~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p33\|VCC~buf0\"" {  } { { "singlepath_plode.v" "VCC~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p33\|N8056 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p33\|N8056\"" {  } { { "singlepath_plode.v" "N8056" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p33\|N8040 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p33\|N8040\"" {  } { { "singlepath_plode.v" "N8040" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p33\|N8022 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p33\|N8022\"" {  } { { "singlepath_plode.v" "N8022" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p33\|N7968 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p33\|N7968\"" {  } { { "singlepath_plode.v" "N7968" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p33\|N7898 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p33\|N7898\"" {  } { { "singlepath_plode.v" "N7898" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p33\|N7834 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p33\|N7834\"" {  } { { "singlepath_plode.v" "N7834" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p33\|N7770 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p33\|N7770\"" {  } { { "singlepath_plode.v" "N7770" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p33\|N7587 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p33\|N7587\"" {  } { { "singlepath_plode.v" "N7587" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p33\|N1872 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p33\|N1872\"" {  } { { "singlepath_plode.v" "N1872" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p33\|N411~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p33\|N411~buf0\"" {  } { { "singlepath_plode.v" "N411~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|result32 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|result32\"" {  } { { "singlepath_plode_wrapper.v" "result32" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode_wrapper.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p32\|GND~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p32\|GND~buf0\"" {  } { { "singlepath_plode.v" "GND~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p32\|VCC~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p32\|VCC~buf0\"" {  } { { "singlepath_plode.v" "VCC~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p32\|N8056 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p32\|N8056\"" {  } { { "singlepath_plode.v" "N8056" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p32\|N8040 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p32\|N8040\"" {  } { { "singlepath_plode.v" "N8040" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p32\|N8022 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p32\|N8022\"" {  } { { "singlepath_plode.v" "N8022" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p32\|N7968 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p32\|N7968\"" {  } { { "singlepath_plode.v" "N7968" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p32\|N7898 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p32\|N7898\"" {  } { { "singlepath_plode.v" "N7898" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p32\|N7834 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p32\|N7834\"" {  } { { "singlepath_plode.v" "N7834" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p32\|N7770 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p32\|N7770\"" {  } { { "singlepath_plode.v" "N7770" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p32\|N7587 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p32\|N7587\"" {  } { { "singlepath_plode.v" "N7587" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p32\|N1872 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p32\|N1872\"" {  } { { "singlepath_plode.v" "N1872" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p32\|N411~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p32\|N411~buf0\"" {  } { { "singlepath_plode.v" "N411~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|result31 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|result31\"" {  } { { "singlepath_plode_wrapper.v" "result31" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode_wrapper.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p31\|GND~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p31\|GND~buf0\"" {  } { { "singlepath_plode.v" "GND~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p31\|VCC~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p31\|VCC~buf0\"" {  } { { "singlepath_plode.v" "VCC~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p31\|N8056 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p31\|N8056\"" {  } { { "singlepath_plode.v" "N8056" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p31\|N8040 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p31\|N8040\"" {  } { { "singlepath_plode.v" "N8040" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p31\|N8022 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p31\|N8022\"" {  } { { "singlepath_plode.v" "N8022" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p31\|N7968 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p31\|N7968\"" {  } { { "singlepath_plode.v" "N7968" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p31\|N7898 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p31\|N7898\"" {  } { { "singlepath_plode.v" "N7898" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p31\|N7834 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p31\|N7834\"" {  } { { "singlepath_plode.v" "N7834" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p31\|N7770 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p31\|N7770\"" {  } { { "singlepath_plode.v" "N7770" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p31\|N7587 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p31\|N7587\"" {  } { { "singlepath_plode.v" "N7587" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p31\|N1872 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p31\|N1872\"" {  } { { "singlepath_plode.v" "N1872" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p31\|N411~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p31\|N411~buf0\"" {  } { { "singlepath_plode.v" "N411~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|result30 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|result30\"" {  } { { "singlepath_plode_wrapper.v" "result30" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode_wrapper.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p30\|GND~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p30\|GND~buf0\"" {  } { { "singlepath_plode.v" "GND~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p30\|VCC~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p30\|VCC~buf0\"" {  } { { "singlepath_plode.v" "VCC~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p30\|N8056 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p30\|N8056\"" {  } { { "singlepath_plode.v" "N8056" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p30\|N8040 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p30\|N8040\"" {  } { { "singlepath_plode.v" "N8040" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p30\|N8022 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p30\|N8022\"" {  } { { "singlepath_plode.v" "N8022" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p30\|N7968 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p30\|N7968\"" {  } { { "singlepath_plode.v" "N7968" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p30\|N7898 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p30\|N7898\"" {  } { { "singlepath_plode.v" "N7898" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p30\|N7834 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p30\|N7834\"" {  } { { "singlepath_plode.v" "N7834" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p30\|N7770 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p30\|N7770\"" {  } { { "singlepath_plode.v" "N7770" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p30\|N7587 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p30\|N7587\"" {  } { { "singlepath_plode.v" "N7587" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p30\|N1872 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p30\|N1872\"" {  } { { "singlepath_plode.v" "N1872" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p30\|N411~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p30\|N411~buf0\"" {  } { { "singlepath_plode.v" "N411~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|result29 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|result29\"" {  } { { "singlepath_plode_wrapper.v" "result29" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode_wrapper.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p29\|GND~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p29\|GND~buf0\"" {  } { { "singlepath_plode.v" "GND~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p29\|VCC~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p29\|VCC~buf0\"" {  } { { "singlepath_plode.v" "VCC~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p29\|N8056 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p29\|N8056\"" {  } { { "singlepath_plode.v" "N8056" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p29\|N8040 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p29\|N8040\"" {  } { { "singlepath_plode.v" "N8040" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p29\|N8022 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p29\|N8022\"" {  } { { "singlepath_plode.v" "N8022" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p29\|N7968 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p29\|N7968\"" {  } { { "singlepath_plode.v" "N7968" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p29\|N7898 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p29\|N7898\"" {  } { { "singlepath_plode.v" "N7898" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p29\|N7834 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p29\|N7834\"" {  } { { "singlepath_plode.v" "N7834" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p29\|N7770 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p29\|N7770\"" {  } { { "singlepath_plode.v" "N7770" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p29\|N7587 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p29\|N7587\"" {  } { { "singlepath_plode.v" "N7587" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p29\|N1872 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p29\|N1872\"" {  } { { "singlepath_plode.v" "N1872" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p29\|N411~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p29\|N411~buf0\"" {  } { { "singlepath_plode.v" "N411~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|result28 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|result28\"" {  } { { "singlepath_plode_wrapper.v" "result28" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode_wrapper.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p28\|GND~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p28\|GND~buf0\"" {  } { { "singlepath_plode.v" "GND~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p28\|VCC~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p28\|VCC~buf0\"" {  } { { "singlepath_plode.v" "VCC~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p28\|N8056 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p28\|N8056\"" {  } { { "singlepath_plode.v" "N8056" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p28\|N8040 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p28\|N8040\"" {  } { { "singlepath_plode.v" "N8040" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p28\|N8022 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p28\|N8022\"" {  } { { "singlepath_plode.v" "N8022" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p28\|N7968 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p28\|N7968\"" {  } { { "singlepath_plode.v" "N7968" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p28\|N7898 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p28\|N7898\"" {  } { { "singlepath_plode.v" "N7898" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p28\|N7834 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p28\|N7834\"" {  } { { "singlepath_plode.v" "N7834" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p28\|N7770 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p28\|N7770\"" {  } { { "singlepath_plode.v" "N7770" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p28\|N7587 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p28\|N7587\"" {  } { { "singlepath_plode.v" "N7587" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p28\|N1872 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p28\|N1872\"" {  } { { "singlepath_plode.v" "N1872" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p28\|N411~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p28\|N411~buf0\"" {  } { { "singlepath_plode.v" "N411~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|result27 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|result27\"" {  } { { "singlepath_plode_wrapper.v" "result27" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode_wrapper.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p27\|GND~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p27\|GND~buf0\"" {  } { { "singlepath_plode.v" "GND~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p27\|VCC~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p27\|VCC~buf0\"" {  } { { "singlepath_plode.v" "VCC~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p27\|N8056 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p27\|N8056\"" {  } { { "singlepath_plode.v" "N8056" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p27\|N8040 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p27\|N8040\"" {  } { { "singlepath_plode.v" "N8040" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p27\|N8022 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p27\|N8022\"" {  } { { "singlepath_plode.v" "N8022" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p27\|N7968 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p27\|N7968\"" {  } { { "singlepath_plode.v" "N7968" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p27\|N7898 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p27\|N7898\"" {  } { { "singlepath_plode.v" "N7898" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p27\|N7834 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p27\|N7834\"" {  } { { "singlepath_plode.v" "N7834" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p27\|N7770 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p27\|N7770\"" {  } { { "singlepath_plode.v" "N7770" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p27\|N7587 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p27\|N7587\"" {  } { { "singlepath_plode.v" "N7587" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p27\|N1872 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p27\|N1872\"" {  } { { "singlepath_plode.v" "N1872" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p27\|N411~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p27\|N411~buf0\"" {  } { { "singlepath_plode.v" "N411~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|result26 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|result26\"" {  } { { "singlepath_plode_wrapper.v" "result26" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode_wrapper.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p26\|GND~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p26\|GND~buf0\"" {  } { { "singlepath_plode.v" "GND~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p26\|VCC~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p26\|VCC~buf0\"" {  } { { "singlepath_plode.v" "VCC~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p26\|N8056 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p26\|N8056\"" {  } { { "singlepath_plode.v" "N8056" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p26\|N8040 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p26\|N8040\"" {  } { { "singlepath_plode.v" "N8040" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p26\|N8022 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p26\|N8022\"" {  } { { "singlepath_plode.v" "N8022" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p26\|N7968 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p26\|N7968\"" {  } { { "singlepath_plode.v" "N7968" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p26\|N7898 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p26\|N7898\"" {  } { { "singlepath_plode.v" "N7898" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p26\|N7834 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p26\|N7834\"" {  } { { "singlepath_plode.v" "N7834" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p26\|N7770 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p26\|N7770\"" {  } { { "singlepath_plode.v" "N7770" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p26\|N7587 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p26\|N7587\"" {  } { { "singlepath_plode.v" "N7587" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p26\|N1872 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p26\|N1872\"" {  } { { "singlepath_plode.v" "N1872" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p26\|N411~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p26\|N411~buf0\"" {  } { { "singlepath_plode.v" "N411~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|result25 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|result25\"" {  } { { "singlepath_plode_wrapper.v" "result25" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode_wrapper.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p25\|GND~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p25\|GND~buf0\"" {  } { { "singlepath_plode.v" "GND~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p25\|VCC~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p25\|VCC~buf0\"" {  } { { "singlepath_plode.v" "VCC~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p25\|N8056 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p25\|N8056\"" {  } { { "singlepath_plode.v" "N8056" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p25\|N8040 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p25\|N8040\"" {  } { { "singlepath_plode.v" "N8040" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p25\|N8022 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p25\|N8022\"" {  } { { "singlepath_plode.v" "N8022" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p25\|N7968 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p25\|N7968\"" {  } { { "singlepath_plode.v" "N7968" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p25\|N7898 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p25\|N7898\"" {  } { { "singlepath_plode.v" "N7898" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p25\|N7834 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p25\|N7834\"" {  } { { "singlepath_plode.v" "N7834" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p25\|N7770 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p25\|N7770\"" {  } { { "singlepath_plode.v" "N7770" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p25\|N7587 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p25\|N7587\"" {  } { { "singlepath_plode.v" "N7587" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p25\|N1872 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p25\|N1872\"" {  } { { "singlepath_plode.v" "N1872" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p25\|N411~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p25\|N411~buf0\"" {  } { { "singlepath_plode.v" "N411~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|result24 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|result24\"" {  } { { "singlepath_plode_wrapper.v" "result24" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode_wrapper.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p24\|GND~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p24\|GND~buf0\"" {  } { { "singlepath_plode.v" "GND~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p24\|VCC~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p24\|VCC~buf0\"" {  } { { "singlepath_plode.v" "VCC~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p24\|N8056 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p24\|N8056\"" {  } { { "singlepath_plode.v" "N8056" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p24\|N8040 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p24\|N8040\"" {  } { { "singlepath_plode.v" "N8040" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p24\|N8022 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p24\|N8022\"" {  } { { "singlepath_plode.v" "N8022" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p24\|N7968 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p24\|N7968\"" {  } { { "singlepath_plode.v" "N7968" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p24\|N7898 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p24\|N7898\"" {  } { { "singlepath_plode.v" "N7898" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p24\|N7834 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p24\|N7834\"" {  } { { "singlepath_plode.v" "N7834" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p24\|N7770 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p24\|N7770\"" {  } { { "singlepath_plode.v" "N7770" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p24\|N7587 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p24\|N7587\"" {  } { { "singlepath_plode.v" "N7587" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p24\|N1872 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p24\|N1872\"" {  } { { "singlepath_plode.v" "N1872" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p24\|N411~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p24\|N411~buf0\"" {  } { { "singlepath_plode.v" "N411~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|result23 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|result23\"" {  } { { "singlepath_plode_wrapper.v" "result23" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode_wrapper.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p23\|GND~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p23\|GND~buf0\"" {  } { { "singlepath_plode.v" "GND~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p23\|VCC~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p23\|VCC~buf0\"" {  } { { "singlepath_plode.v" "VCC~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p23\|N8056 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p23\|N8056\"" {  } { { "singlepath_plode.v" "N8056" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p23\|N8040 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p23\|N8040\"" {  } { { "singlepath_plode.v" "N8040" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p23\|N8022 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p23\|N8022\"" {  } { { "singlepath_plode.v" "N8022" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p23\|N7968 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p23\|N7968\"" {  } { { "singlepath_plode.v" "N7968" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p23\|N7898 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p23\|N7898\"" {  } { { "singlepath_plode.v" "N7898" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p23\|N7834 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p23\|N7834\"" {  } { { "singlepath_plode.v" "N7834" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p23\|N7770 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p23\|N7770\"" {  } { { "singlepath_plode.v" "N7770" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p23\|N7587 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p23\|N7587\"" {  } { { "singlepath_plode.v" "N7587" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p23\|N1872 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p23\|N1872\"" {  } { { "singlepath_plode.v" "N1872" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p23\|N411~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p23\|N411~buf0\"" {  } { { "singlepath_plode.v" "N411~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|result22 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|result22\"" {  } { { "singlepath_plode_wrapper.v" "result22" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode_wrapper.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p22\|GND~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p22\|GND~buf0\"" {  } { { "singlepath_plode.v" "GND~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p22\|VCC~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p22\|VCC~buf0\"" {  } { { "singlepath_plode.v" "VCC~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p22\|N8056 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p22\|N8056\"" {  } { { "singlepath_plode.v" "N8056" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p22\|N8040 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p22\|N8040\"" {  } { { "singlepath_plode.v" "N8040" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p22\|N8022 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p22\|N8022\"" {  } { { "singlepath_plode.v" "N8022" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p22\|N7968 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p22\|N7968\"" {  } { { "singlepath_plode.v" "N7968" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p22\|N7898 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p22\|N7898\"" {  } { { "singlepath_plode.v" "N7898" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p22\|N7834 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p22\|N7834\"" {  } { { "singlepath_plode.v" "N7834" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p22\|N7770 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p22\|N7770\"" {  } { { "singlepath_plode.v" "N7770" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p22\|N7587 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p22\|N7587\"" {  } { { "singlepath_plode.v" "N7587" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p22\|N1872 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p22\|N1872\"" {  } { { "singlepath_plode.v" "N1872" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p22\|N411~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p22\|N411~buf0\"" {  } { { "singlepath_plode.v" "N411~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|result21 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|result21\"" {  } { { "singlepath_plode_wrapper.v" "result21" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode_wrapper.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p21\|GND~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p21\|GND~buf0\"" {  } { { "singlepath_plode.v" "GND~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p21\|VCC~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p21\|VCC~buf0\"" {  } { { "singlepath_plode.v" "VCC~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p21\|N8056 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p21\|N8056\"" {  } { { "singlepath_plode.v" "N8056" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p21\|N8040 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p21\|N8040\"" {  } { { "singlepath_plode.v" "N8040" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p21\|N8022 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p21\|N8022\"" {  } { { "singlepath_plode.v" "N8022" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p21\|N7968 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p21\|N7968\"" {  } { { "singlepath_plode.v" "N7968" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p21\|N7898 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p21\|N7898\"" {  } { { "singlepath_plode.v" "N7898" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p21\|N7834 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p21\|N7834\"" {  } { { "singlepath_plode.v" "N7834" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p21\|N7770 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p21\|N7770\"" {  } { { "singlepath_plode.v" "N7770" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p21\|N7587 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p21\|N7587\"" {  } { { "singlepath_plode.v" "N7587" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p21\|N1872 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p21\|N1872\"" {  } { { "singlepath_plode.v" "N1872" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p21\|N411~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p21\|N411~buf0\"" {  } { { "singlepath_plode.v" "N411~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|result20 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|result20\"" {  } { { "singlepath_plode_wrapper.v" "result20" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode_wrapper.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p20\|GND~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p20\|GND~buf0\"" {  } { { "singlepath_plode.v" "GND~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p20\|VCC~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p20\|VCC~buf0\"" {  } { { "singlepath_plode.v" "VCC~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p20\|N8056 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p20\|N8056\"" {  } { { "singlepath_plode.v" "N8056" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p20\|N8040 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p20\|N8040\"" {  } { { "singlepath_plode.v" "N8040" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p20\|N8022 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p20\|N8022\"" {  } { { "singlepath_plode.v" "N8022" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p20\|N7968 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p20\|N7968\"" {  } { { "singlepath_plode.v" "N7968" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p20\|N7898 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p20\|N7898\"" {  } { { "singlepath_plode.v" "N7898" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p20\|N7834 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p20\|N7834\"" {  } { { "singlepath_plode.v" "N7834" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p20\|N7770 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p20\|N7770\"" {  } { { "singlepath_plode.v" "N7770" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p20\|N7587 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p20\|N7587\"" {  } { { "singlepath_plode.v" "N7587" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p20\|N1872 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p20\|N1872\"" {  } { { "singlepath_plode.v" "N1872" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p20\|N411~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p20\|N411~buf0\"" {  } { { "singlepath_plode.v" "N411~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|result19 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|result19\"" {  } { { "singlepath_plode_wrapper.v" "result19" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode_wrapper.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p19\|GND~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p19\|GND~buf0\"" {  } { { "singlepath_plode.v" "GND~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p19\|VCC~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p19\|VCC~buf0\"" {  } { { "singlepath_plode.v" "VCC~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p19\|N8056 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p19\|N8056\"" {  } { { "singlepath_plode.v" "N8056" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p19\|N8040 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p19\|N8040\"" {  } { { "singlepath_plode.v" "N8040" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p19\|N8022 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p19\|N8022\"" {  } { { "singlepath_plode.v" "N8022" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p19\|N7968 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p19\|N7968\"" {  } { { "singlepath_plode.v" "N7968" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p19\|N7898 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p19\|N7898\"" {  } { { "singlepath_plode.v" "N7898" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p19\|N7834 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p19\|N7834\"" {  } { { "singlepath_plode.v" "N7834" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p19\|N7770 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p19\|N7770\"" {  } { { "singlepath_plode.v" "N7770" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p19\|N7587 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p19\|N7587\"" {  } { { "singlepath_plode.v" "N7587" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p19\|N1872 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p19\|N1872\"" {  } { { "singlepath_plode.v" "N1872" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p19\|N411~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p19\|N411~buf0\"" {  } { { "singlepath_plode.v" "N411~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|result18 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|result18\"" {  } { { "singlepath_plode_wrapper.v" "result18" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode_wrapper.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p18\|GND~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p18\|GND~buf0\"" {  } { { "singlepath_plode.v" "GND~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p18\|VCC~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p18\|VCC~buf0\"" {  } { { "singlepath_plode.v" "VCC~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p18\|N8056 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p18\|N8056\"" {  } { { "singlepath_plode.v" "N8056" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p18\|N8040 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p18\|N8040\"" {  } { { "singlepath_plode.v" "N8040" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p18\|N8022 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p18\|N8022\"" {  } { { "singlepath_plode.v" "N8022" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p18\|N7968 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p18\|N7968\"" {  } { { "singlepath_plode.v" "N7968" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p18\|N7898 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p18\|N7898\"" {  } { { "singlepath_plode.v" "N7898" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p18\|N7834 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p18\|N7834\"" {  } { { "singlepath_plode.v" "N7834" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p18\|N7770 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p18\|N7770\"" {  } { { "singlepath_plode.v" "N7770" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p18\|N7587 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p18\|N7587\"" {  } { { "singlepath_plode.v" "N7587" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p18\|N1872 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p18\|N1872\"" {  } { { "singlepath_plode.v" "N1872" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p18\|N411~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p18\|N411~buf0\"" {  } { { "singlepath_plode.v" "N411~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|result17 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|result17\"" {  } { { "singlepath_plode_wrapper.v" "result17" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode_wrapper.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p17\|GND~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p17\|GND~buf0\"" {  } { { "singlepath_plode.v" "GND~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p17\|VCC~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p17\|VCC~buf0\"" {  } { { "singlepath_plode.v" "VCC~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p17\|N8056 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p17\|N8056\"" {  } { { "singlepath_plode.v" "N8056" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p17\|N8040 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p17\|N8040\"" {  } { { "singlepath_plode.v" "N8040" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p17\|N8022 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p17\|N8022\"" {  } { { "singlepath_plode.v" "N8022" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p17\|N7968 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p17\|N7968\"" {  } { { "singlepath_plode.v" "N7968" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p17\|N7898 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p17\|N7898\"" {  } { { "singlepath_plode.v" "N7898" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p17\|N7834 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p17\|N7834\"" {  } { { "singlepath_plode.v" "N7834" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p17\|N7770 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p17\|N7770\"" {  } { { "singlepath_plode.v" "N7770" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p17\|N7587 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p17\|N7587\"" {  } { { "singlepath_plode.v" "N7587" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p17\|N1872 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p17\|N1872\"" {  } { { "singlepath_plode.v" "N1872" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p17\|N411~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p17\|N411~buf0\"" {  } { { "singlepath_plode.v" "N411~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|result16 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|result16\"" {  } { { "singlepath_plode_wrapper.v" "result16" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode_wrapper.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p16\|GND~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p16\|GND~buf0\"" {  } { { "singlepath_plode.v" "GND~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p16\|VCC~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p16\|VCC~buf0\"" {  } { { "singlepath_plode.v" "VCC~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p16\|N8056 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p16\|N8056\"" {  } { { "singlepath_plode.v" "N8056" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p16\|N8040 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p16\|N8040\"" {  } { { "singlepath_plode.v" "N8040" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p16\|N8022 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p16\|N8022\"" {  } { { "singlepath_plode.v" "N8022" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p16\|N7968 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p16\|N7968\"" {  } { { "singlepath_plode.v" "N7968" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p16\|N7898 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p16\|N7898\"" {  } { { "singlepath_plode.v" "N7898" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p16\|N7834 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p16\|N7834\"" {  } { { "singlepath_plode.v" "N7834" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p16\|N7770 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p16\|N7770\"" {  } { { "singlepath_plode.v" "N7770" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p16\|N7587 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p16\|N7587\"" {  } { { "singlepath_plode.v" "N7587" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p16\|N1872 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p16\|N1872\"" {  } { { "singlepath_plode.v" "N1872" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p16\|N411~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p16\|N411~buf0\"" {  } { { "singlepath_plode.v" "N411~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|result15 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|result15\"" {  } { { "singlepath_plode_wrapper.v" "result15" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode_wrapper.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p15\|GND~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p15\|GND~buf0\"" {  } { { "singlepath_plode.v" "GND~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p15\|VCC~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p15\|VCC~buf0\"" {  } { { "singlepath_plode.v" "VCC~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p15\|N8056 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p15\|N8056\"" {  } { { "singlepath_plode.v" "N8056" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p15\|N8040 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p15\|N8040\"" {  } { { "singlepath_plode.v" "N8040" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p15\|N8022 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p15\|N8022\"" {  } { { "singlepath_plode.v" "N8022" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p15\|N7968 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p15\|N7968\"" {  } { { "singlepath_plode.v" "N7968" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p15\|N7898 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p15\|N7898\"" {  } { { "singlepath_plode.v" "N7898" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p15\|N7834 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p15\|N7834\"" {  } { { "singlepath_plode.v" "N7834" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p15\|N7770 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p15\|N7770\"" {  } { { "singlepath_plode.v" "N7770" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p15\|N7587 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p15\|N7587\"" {  } { { "singlepath_plode.v" "N7587" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p15\|N1872 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p15\|N1872\"" {  } { { "singlepath_plode.v" "N1872" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p15\|N411~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p15\|N411~buf0\"" {  } { { "singlepath_plode.v" "N411~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|result14 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|result14\"" {  } { { "singlepath_plode_wrapper.v" "result14" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode_wrapper.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p14\|GND~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p14\|GND~buf0\"" {  } { { "singlepath_plode.v" "GND~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p14\|VCC~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p14\|VCC~buf0\"" {  } { { "singlepath_plode.v" "VCC~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p14\|N8056 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p14\|N8056\"" {  } { { "singlepath_plode.v" "N8056" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p14\|N8040 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p14\|N8040\"" {  } { { "singlepath_plode.v" "N8040" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p14\|N8022 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p14\|N8022\"" {  } { { "singlepath_plode.v" "N8022" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p14\|N7968 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p14\|N7968\"" {  } { { "singlepath_plode.v" "N7968" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p14\|N7898 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p14\|N7898\"" {  } { { "singlepath_plode.v" "N7898" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p14\|N7834 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p14\|N7834\"" {  } { { "singlepath_plode.v" "N7834" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p14\|N7770 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p14\|N7770\"" {  } { { "singlepath_plode.v" "N7770" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p14\|N7587 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p14\|N7587\"" {  } { { "singlepath_plode.v" "N7587" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p14\|N1872 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p14\|N1872\"" {  } { { "singlepath_plode.v" "N1872" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p14\|N411~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p14\|N411~buf0\"" {  } { { "singlepath_plode.v" "N411~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|result13 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|result13\"" {  } { { "singlepath_plode_wrapper.v" "result13" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode_wrapper.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p13\|GND~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p13\|GND~buf0\"" {  } { { "singlepath_plode.v" "GND~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p13\|VCC~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p13\|VCC~buf0\"" {  } { { "singlepath_plode.v" "VCC~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p13\|N8056 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p13\|N8056\"" {  } { { "singlepath_plode.v" "N8056" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p13\|N8040 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p13\|N8040\"" {  } { { "singlepath_plode.v" "N8040" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p13\|N8022 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p13\|N8022\"" {  } { { "singlepath_plode.v" "N8022" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p13\|N7968 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p13\|N7968\"" {  } { { "singlepath_plode.v" "N7968" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p13\|N7898 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p13\|N7898\"" {  } { { "singlepath_plode.v" "N7898" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p13\|N7834 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p13\|N7834\"" {  } { { "singlepath_plode.v" "N7834" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p13\|N7770 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p13\|N7770\"" {  } { { "singlepath_plode.v" "N7770" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p13\|N7587 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p13\|N7587\"" {  } { { "singlepath_plode.v" "N7587" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p13\|N1872 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p13\|N1872\"" {  } { { "singlepath_plode.v" "N1872" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p13\|N411~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p13\|N411~buf0\"" {  } { { "singlepath_plode.v" "N411~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|result12 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|result12\"" {  } { { "singlepath_plode_wrapper.v" "result12" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode_wrapper.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p12\|GND~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p12\|GND~buf0\"" {  } { { "singlepath_plode.v" "GND~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p12\|VCC~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p12\|VCC~buf0\"" {  } { { "singlepath_plode.v" "VCC~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p12\|N8056 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p12\|N8056\"" {  } { { "singlepath_plode.v" "N8056" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p12\|N8040 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p12\|N8040\"" {  } { { "singlepath_plode.v" "N8040" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p12\|N8022 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p12\|N8022\"" {  } { { "singlepath_plode.v" "N8022" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p12\|N7968 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p12\|N7968\"" {  } { { "singlepath_plode.v" "N7968" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p12\|N7898 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p12\|N7898\"" {  } { { "singlepath_plode.v" "N7898" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p12\|N7834 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p12\|N7834\"" {  } { { "singlepath_plode.v" "N7834" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p12\|N7770 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p12\|N7770\"" {  } { { "singlepath_plode.v" "N7770" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p12\|N7587 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p12\|N7587\"" {  } { { "singlepath_plode.v" "N7587" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p12\|N1872 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p12\|N1872\"" {  } { { "singlepath_plode.v" "N1872" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p12\|N411~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p12\|N411~buf0\"" {  } { { "singlepath_plode.v" "N411~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|result11 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|result11\"" {  } { { "singlepath_plode_wrapper.v" "result11" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode_wrapper.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p11\|GND~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p11\|GND~buf0\"" {  } { { "singlepath_plode.v" "GND~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p11\|VCC~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p11\|VCC~buf0\"" {  } { { "singlepath_plode.v" "VCC~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p11\|N8056 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p11\|N8056\"" {  } { { "singlepath_plode.v" "N8056" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p11\|N8040 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p11\|N8040\"" {  } { { "singlepath_plode.v" "N8040" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p11\|N8022 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p11\|N8022\"" {  } { { "singlepath_plode.v" "N8022" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p11\|N7968 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p11\|N7968\"" {  } { { "singlepath_plode.v" "N7968" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p11\|N7898 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p11\|N7898\"" {  } { { "singlepath_plode.v" "N7898" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p11\|N7834 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p11\|N7834\"" {  } { { "singlepath_plode.v" "N7834" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p11\|N7770 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p11\|N7770\"" {  } { { "singlepath_plode.v" "N7770" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p11\|N7587 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p11\|N7587\"" {  } { { "singlepath_plode.v" "N7587" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p11\|N1872 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p11\|N1872\"" {  } { { "singlepath_plode.v" "N1872" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p11\|N411~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p11\|N411~buf0\"" {  } { { "singlepath_plode.v" "N411~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|result10 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|result10\"" {  } { { "singlepath_plode_wrapper.v" "result10" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode_wrapper.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p10\|GND~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p10\|GND~buf0\"" {  } { { "singlepath_plode.v" "GND~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p10\|VCC~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p10\|VCC~buf0\"" {  } { { "singlepath_plode.v" "VCC~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p10\|N8056 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p10\|N8056\"" {  } { { "singlepath_plode.v" "N8056" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p10\|N8040 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p10\|N8040\"" {  } { { "singlepath_plode.v" "N8040" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p10\|N8022 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p10\|N8022\"" {  } { { "singlepath_plode.v" "N8022" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p10\|N7968 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p10\|N7968\"" {  } { { "singlepath_plode.v" "N7968" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p10\|N7898 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p10\|N7898\"" {  } { { "singlepath_plode.v" "N7898" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p10\|N7834 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p10\|N7834\"" {  } { { "singlepath_plode.v" "N7834" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p10\|N7770 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p10\|N7770\"" {  } { { "singlepath_plode.v" "N7770" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p10\|N7587 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p10\|N7587\"" {  } { { "singlepath_plode.v" "N7587" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p10\|N1872 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p10\|N1872\"" {  } { { "singlepath_plode.v" "N1872" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p10\|N411~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p10\|N411~buf0\"" {  } { { "singlepath_plode.v" "N411~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|result9 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|result9\"" {  } { { "singlepath_plode_wrapper.v" "result9" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode_wrapper.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p9\|GND~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p9\|GND~buf0\"" {  } { { "singlepath_plode.v" "GND~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p9\|VCC~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p9\|VCC~buf0\"" {  } { { "singlepath_plode.v" "VCC~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p9\|N8056 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p9\|N8056\"" {  } { { "singlepath_plode.v" "N8056" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p9\|N8040 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p9\|N8040\"" {  } { { "singlepath_plode.v" "N8040" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p9\|N8022 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p9\|N8022\"" {  } { { "singlepath_plode.v" "N8022" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p9\|N7968 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p9\|N7968\"" {  } { { "singlepath_plode.v" "N7968" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p9\|N7898 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p9\|N7898\"" {  } { { "singlepath_plode.v" "N7898" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p9\|N7834 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p9\|N7834\"" {  } { { "singlepath_plode.v" "N7834" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p9\|N7770 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p9\|N7770\"" {  } { { "singlepath_plode.v" "N7770" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p9\|N7587 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p9\|N7587\"" {  } { { "singlepath_plode.v" "N7587" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p9\|N1872 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p9\|N1872\"" {  } { { "singlepath_plode.v" "N1872" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p9\|N411~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p9\|N411~buf0\"" {  } { { "singlepath_plode.v" "N411~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|result8 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|result8\"" {  } { { "singlepath_plode_wrapper.v" "result8" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode_wrapper.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p8\|GND~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p8\|GND~buf0\"" {  } { { "singlepath_plode.v" "GND~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p8\|VCC~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p8\|VCC~buf0\"" {  } { { "singlepath_plode.v" "VCC~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p8\|N8056 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p8\|N8056\"" {  } { { "singlepath_plode.v" "N8056" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p8\|N8040 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p8\|N8040\"" {  } { { "singlepath_plode.v" "N8040" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p8\|N8022 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p8\|N8022\"" {  } { { "singlepath_plode.v" "N8022" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p8\|N7968 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p8\|N7968\"" {  } { { "singlepath_plode.v" "N7968" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p8\|N7898 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p8\|N7898\"" {  } { { "singlepath_plode.v" "N7898" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p8\|N7834 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p8\|N7834\"" {  } { { "singlepath_plode.v" "N7834" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p8\|N7770 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p8\|N7770\"" {  } { { "singlepath_plode.v" "N7770" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p8\|N7587 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p8\|N7587\"" {  } { { "singlepath_plode.v" "N7587" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p8\|N1872 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p8\|N1872\"" {  } { { "singlepath_plode.v" "N1872" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p8\|N411~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p8\|N411~buf0\"" {  } { { "singlepath_plode.v" "N411~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|result7 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|result7\"" {  } { { "singlepath_plode_wrapper.v" "result7" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode_wrapper.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p7\|GND~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p7\|GND~buf0\"" {  } { { "singlepath_plode.v" "GND~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p7\|VCC~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p7\|VCC~buf0\"" {  } { { "singlepath_plode.v" "VCC~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p7\|N8056 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p7\|N8056\"" {  } { { "singlepath_plode.v" "N8056" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p7\|N8040 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p7\|N8040\"" {  } { { "singlepath_plode.v" "N8040" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p7\|N8022 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p7\|N8022\"" {  } { { "singlepath_plode.v" "N8022" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p7\|N7968 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p7\|N7968\"" {  } { { "singlepath_plode.v" "N7968" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p7\|N7898 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p7\|N7898\"" {  } { { "singlepath_plode.v" "N7898" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p7\|N7834 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p7\|N7834\"" {  } { { "singlepath_plode.v" "N7834" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p7\|N7770 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p7\|N7770\"" {  } { { "singlepath_plode.v" "N7770" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p7\|N7587 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p7\|N7587\"" {  } { { "singlepath_plode.v" "N7587" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p7\|N1872 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p7\|N1872\"" {  } { { "singlepath_plode.v" "N1872" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p7\|N411~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p7\|N411~buf0\"" {  } { { "singlepath_plode.v" "N411~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|result6 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|result6\"" {  } { { "singlepath_plode_wrapper.v" "result6" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode_wrapper.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p6\|GND~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p6\|GND~buf0\"" {  } { { "singlepath_plode.v" "GND~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p6\|VCC~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p6\|VCC~buf0\"" {  } { { "singlepath_plode.v" "VCC~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p6\|N8056 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p6\|N8056\"" {  } { { "singlepath_plode.v" "N8056" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p6\|N8040 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p6\|N8040\"" {  } { { "singlepath_plode.v" "N8040" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p6\|N8022 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p6\|N8022\"" {  } { { "singlepath_plode.v" "N8022" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p6\|N7968 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p6\|N7968\"" {  } { { "singlepath_plode.v" "N7968" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p6\|N7898 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p6\|N7898\"" {  } { { "singlepath_plode.v" "N7898" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p6\|N7834 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p6\|N7834\"" {  } { { "singlepath_plode.v" "N7834" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p6\|N7770 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p6\|N7770\"" {  } { { "singlepath_plode.v" "N7770" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p6\|N7587 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p6\|N7587\"" {  } { { "singlepath_plode.v" "N7587" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p6\|N1872 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p6\|N1872\"" {  } { { "singlepath_plode.v" "N1872" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p6\|N411~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p6\|N411~buf0\"" {  } { { "singlepath_plode.v" "N411~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|result5 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|result5\"" {  } { { "singlepath_plode_wrapper.v" "result5" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode_wrapper.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p5\|GND~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p5\|GND~buf0\"" {  } { { "singlepath_plode.v" "GND~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p5\|VCC~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p5\|VCC~buf0\"" {  } { { "singlepath_plode.v" "VCC~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p5\|N8056 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p5\|N8056\"" {  } { { "singlepath_plode.v" "N8056" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p5\|N8040 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p5\|N8040\"" {  } { { "singlepath_plode.v" "N8040" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p5\|N8022 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p5\|N8022\"" {  } { { "singlepath_plode.v" "N8022" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p5\|N7968 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p5\|N7968\"" {  } { { "singlepath_plode.v" "N7968" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p5\|N7898 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p5\|N7898\"" {  } { { "singlepath_plode.v" "N7898" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p5\|N7834 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p5\|N7834\"" {  } { { "singlepath_plode.v" "N7834" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p5\|N7770 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p5\|N7770\"" {  } { { "singlepath_plode.v" "N7770" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p5\|N7587 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p5\|N7587\"" {  } { { "singlepath_plode.v" "N7587" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p5\|N1872 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p5\|N1872\"" {  } { { "singlepath_plode.v" "N1872" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p5\|N411~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p5\|N411~buf0\"" {  } { { "singlepath_plode.v" "N411~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|result4 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|result4\"" {  } { { "singlepath_plode_wrapper.v" "result4" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode_wrapper.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p4\|GND~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p4\|GND~buf0\"" {  } { { "singlepath_plode.v" "GND~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p4\|VCC~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p4\|VCC~buf0\"" {  } { { "singlepath_plode.v" "VCC~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p4\|N8056 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p4\|N8056\"" {  } { { "singlepath_plode.v" "N8056" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p4\|N8040 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p4\|N8040\"" {  } { { "singlepath_plode.v" "N8040" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p4\|N8022 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p4\|N8022\"" {  } { { "singlepath_plode.v" "N8022" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p4\|N7968 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p4\|N7968\"" {  } { { "singlepath_plode.v" "N7968" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p4\|N7898 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p4\|N7898\"" {  } { { "singlepath_plode.v" "N7898" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p4\|N7834 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p4\|N7834\"" {  } { { "singlepath_plode.v" "N7834" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p4\|N7770 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p4\|N7770\"" {  } { { "singlepath_plode.v" "N7770" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p4\|N7587 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p4\|N7587\"" {  } { { "singlepath_plode.v" "N7587" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p4\|N1872 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p4\|N1872\"" {  } { { "singlepath_plode.v" "N1872" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p4\|N411~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p4\|N411~buf0\"" {  } { { "singlepath_plode.v" "N411~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|result3 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|result3\"" {  } { { "singlepath_plode_wrapper.v" "result3" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode_wrapper.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p3\|GND~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p3\|GND~buf0\"" {  } { { "singlepath_plode.v" "GND~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p3\|VCC~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p3\|VCC~buf0\"" {  } { { "singlepath_plode.v" "VCC~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p3\|N8056 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p3\|N8056\"" {  } { { "singlepath_plode.v" "N8056" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p3\|N8040 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p3\|N8040\"" {  } { { "singlepath_plode.v" "N8040" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p3\|N8022 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p3\|N8022\"" {  } { { "singlepath_plode.v" "N8022" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p3\|N7968 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p3\|N7968\"" {  } { { "singlepath_plode.v" "N7968" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p3\|N7898 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p3\|N7898\"" {  } { { "singlepath_plode.v" "N7898" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p3\|N7834 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p3\|N7834\"" {  } { { "singlepath_plode.v" "N7834" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p3\|N7770 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p3\|N7770\"" {  } { { "singlepath_plode.v" "N7770" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p3\|N7587 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p3\|N7587\"" {  } { { "singlepath_plode.v" "N7587" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p3\|N1872 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p3\|N1872\"" {  } { { "singlepath_plode.v" "N1872" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p3\|N411~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p3\|N411~buf0\"" {  } { { "singlepath_plode.v" "N411~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|result2 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|result2\"" {  } { { "singlepath_plode_wrapper.v" "result2" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode_wrapper.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p2\|GND~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p2\|GND~buf0\"" {  } { { "singlepath_plode.v" "GND~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p2\|VCC~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p2\|VCC~buf0\"" {  } { { "singlepath_plode.v" "VCC~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p2\|N8056 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p2\|N8056\"" {  } { { "singlepath_plode.v" "N8056" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p2\|N8040 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p2\|N8040\"" {  } { { "singlepath_plode.v" "N8040" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p2\|N8022 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p2\|N8022\"" {  } { { "singlepath_plode.v" "N8022" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p2\|N7968 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p2\|N7968\"" {  } { { "singlepath_plode.v" "N7968" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p2\|N7898 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p2\|N7898\"" {  } { { "singlepath_plode.v" "N7898" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p2\|N7834 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p2\|N7834\"" {  } { { "singlepath_plode.v" "N7834" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p2\|N7770 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p2\|N7770\"" {  } { { "singlepath_plode.v" "N7770" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p2\|N7587 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p2\|N7587\"" {  } { { "singlepath_plode.v" "N7587" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p2\|N1872 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p2\|N1872\"" {  } { { "singlepath_plode.v" "N1872" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p2\|N411~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p2\|N411~buf0\"" {  } { { "singlepath_plode.v" "N411~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|result1 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|result1\"" {  } { { "singlepath_plode_wrapper.v" "result1" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode_wrapper.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p1\|GND~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p1\|GND~buf0\"" {  } { { "singlepath_plode.v" "GND~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p1\|VCC~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p1\|VCC~buf0\"" {  } { { "singlepath_plode.v" "VCC~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p1\|N8056 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p1\|N8056\"" {  } { { "singlepath_plode.v" "N8056" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p1\|N8040 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p1\|N8040\"" {  } { { "singlepath_plode.v" "N8040" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p1\|N8022 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p1\|N8022\"" {  } { { "singlepath_plode.v" "N8022" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p1\|N7968 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p1\|N7968\"" {  } { { "singlepath_plode.v" "N7968" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p1\|N7898 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p1\|N7898\"" {  } { { "singlepath_plode.v" "N7898" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p1\|N7834 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p1\|N7834\"" {  } { { "singlepath_plode.v" "N7834" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p1\|N7770 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p1\|N7770\"" {  } { { "singlepath_plode.v" "N7770" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p1\|N7587 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p1\|N7587\"" {  } { { "singlepath_plode.v" "N7587" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p1\|N1872 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p1\|N1872\"" {  } { { "singlepath_plode.v" "N1872" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p1\|N411~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p1\|N411~buf0\"" {  } { { "singlepath_plode.v" "N411~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|result0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|result0\"" {  } { { "singlepath_plode_wrapper.v" "result0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode_wrapper.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p0\|GND~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p0\|GND~buf0\"" {  } { { "singlepath_plode.v" "GND~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p0\|VCC~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p0\|VCC~buf0\"" {  } { { "singlepath_plode.v" "VCC~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p0\|N8056 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p0\|N8056\"" {  } { { "singlepath_plode.v" "N8056" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p0\|N8040 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p0\|N8040\"" {  } { { "singlepath_plode.v" "N8040" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p0\|N8022 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p0\|N8022\"" {  } { { "singlepath_plode.v" "N8022" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p0\|N7968 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p0\|N7968\"" {  } { { "singlepath_plode.v" "N7968" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p0\|N7898 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p0\|N7898\"" {  } { { "singlepath_plode.v" "N7898" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p0\|N7834 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p0\|N7834\"" {  } { { "singlepath_plode.v" "N7834" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p0\|N7770 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p0\|N7770\"" {  } { { "singlepath_plode.v" "N7770" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p0\|N7587 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p0\|N7587\"" {  } { { "singlepath_plode.v" "N7587" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p0\|N1872 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_plode_wrapper:path\|singlepath_plode:p0\|N1872\"" {  } { { "singlepath_plode.v" "N1872" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490301889 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1670490301889 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.map.smsg " "Generated suppressed messages file C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1670490302626 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1670490303064 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490303064 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490303351 "|DE0_CV|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490303351 "|DE0_CV|CLOCK3_50"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1670490303351 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2643 " "Implemented 2643 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1670490303358 ""} { "Info" "ICUT_CUT_TM_OPINS" "43 " "Implemented 43 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1670490303358 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "6 " "Implemented 6 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1670490303358 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2591 " "Implemented 2591 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1670490303358 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1670490303358 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4692 " "Peak virtual memory: 4692 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1670490303446 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 08 12:05:03 2022 " "Processing ended: Thu Dec 08 12:05:03 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1670490303446 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1670490303446 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1670490303446 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1670490303446 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1670490305050 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1670490305051 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 08 12:05:04 2022 " "Processing started: Thu Dec 08 12:05:04 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1670490305051 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1670490305051 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DE0_CV -c DE0_CV " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DE0_CV -c DE0_CV" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1670490305051 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1670490305131 ""}
{ "Info" "0" "" "Project  = DE0_CV" {  } {  } 0 0 "Project  = DE0_CV" 0 0 "Fitter" 0 0 1670490305132 ""}
{ "Info" "0" "" "Revision = DE0_CV" {  } {  } 0 0 "Revision = DE0_CV" 0 0 "Fitter" 0 0 1670490305132 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1670490305352 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE0_CV 5CEBA4F23C7 " "Selected device 5CEBA4F23C7 for design \"DE0_CV\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1670490305369 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1670490305409 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1670490305409 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1670490305649 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1670490305670 ""}
{ "Critical Warning" "WFSAC_FSAC_INITDONE_DISABLE_IN_AS" "" "Active serial configuration mode is selected with the INIT_DONE pin disabled. Depending on the configuration setup and board design, the INIT_DONE pin may need to be enabled in the design. For more information, refer to the Altera Knowledge Database solution number rd05092012_239" {  } {  } 1 11114 "Active serial configuration mode is selected with the INIT_DONE pin disabled. Depending on the configuration setup and board design, the INIT_DONE pin may need to be enabled in the design. For more information, refer to the Altera Knowledge Database solution number rd05092012_239" 0 0 "Fitter" 0 -1 1670490306011 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1670490306012 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1670490309858 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 404 global CLKCTRL_G6 " "CLOCK_50~inputCLKENA0 with 404 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1670490309952 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1670490309952 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1670490310064 ""}
{ "Info" "ISTA_SDC_FOUND" "DE0_CV.SDC " "Reading SDC File: 'DE0_CV.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1670490310675 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1670490310683 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1670490310692 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1670490310693 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1670490310693 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1670490310693 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK2_50 " "  20.000    CLOCK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1670490310693 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK3_50 " "  20.000    CLOCK3_50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1670490310693 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK4_50 " "  20.000    CLOCK4_50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1670490310693 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1670490310693 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1670490310693 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1670490310715 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1670490310718 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1670490310721 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1670490310723 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1670490310723 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1670490310725 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1670490310726 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1670490310728 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1670490310728 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1670490310943 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1670490315202 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1670490316055 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1670490316063 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1670490318096 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1670490318096 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1670490318999 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X33_Y11 X43_Y22 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X33_Y11 to location X43_Y22" {  } { { "loc" "" { Generic "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X33_Y11 to location X43_Y22"} { { 11 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X33_Y11 to location X43_Y22"} 33 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1670490323546 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1670490323546 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:09 " "Fitter routing operations ending: elapsed time is 00:00:09" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1670490331047 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1670490331048 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1670490331048 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.52 " "Total time spent on timing analysis during the Fitter is 0.52 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1670490333839 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1670490334020 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1670490335738 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1670490337711 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "6 " "Following 6 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "CLOCK4_50 a permanently disabled " "Pin CLOCK4_50 has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { CLOCK4_50 } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK4_50" } } } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK4_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/" { { 0 { 0 ""} 0 2049 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1670490338181 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_CMD a permanently disabled " "Pin SD_CMD has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SD_CMD } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 24 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SD_CMD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/" { { 0 { 0 ""} 0 2051 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1670490338181 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DATA\[0\] a permanently disabled " "Pin SD_DATA\[0\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SD_DATA[0] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DATA\[0\]" } } } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 26 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SD_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/" { { 0 { 0 ""} 0 2042 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1670490338181 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DATA\[1\] a permanently disabled " "Pin SD_DATA\[1\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SD_DATA[1] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DATA\[1\]" } } } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 26 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SD_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/" { { 0 { 0 ""} 0 2043 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1670490338181 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DATA\[2\] a permanently disabled " "Pin SD_DATA\[2\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SD_DATA[2] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DATA\[2\]" } } } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 26 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SD_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/" { { 0 { 0 ""} 0 2044 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1670490338181 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DATA\[3\] a permanently disabled " "Pin SD_DATA\[3\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SD_DATA[3] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DATA\[3\]" } } } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 26 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SD_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/" { { 0 { 0 ""} 0 2045 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1670490338181 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1670490338181 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.fit.smsg " "Generated suppressed messages file C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1670490338367 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5352 " "Peak virtual memory: 5352 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1670490339084 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 08 12:05:39 2022 " "Processing ended: Thu Dec 08 12:05:39 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1670490339084 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:35 " "Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1670490339084 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1670490339084 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1670490339084 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1670490340575 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1670490340575 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 08 12:05:40 2022 " "Processing started: Thu Dec 08 12:05:40 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1670490340575 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1670490340575 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DE0_CV -c DE0_CV " "Command: quartus_asm --read_settings_files=off --write_settings_files=off DE0_CV -c DE0_CV" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1670490340575 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1670490345130 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4735 " "Peak virtual memory: 4735 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1670490346962 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 08 12:05:46 2022 " "Processing ended: Thu Dec 08 12:05:46 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1670490346962 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1670490346962 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1670490346962 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1670490346962 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1670490347597 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1670490348531 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1670490348531 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 08 12:05:48 2022 " "Processing started: Thu Dec 08 12:05:48 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1670490348531 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1670490348531 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DE0_CV -c DE0_CV " "Command: quartus_sta DE0_CV -c DE0_CV" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1670490348531 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1670490348614 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1670490349460 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1670490349497 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1670490349497 ""}
{ "Info" "ISTA_SDC_FOUND" "DE0_CV.SDC " "Reading SDC File: 'DE0_CV.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1670490350557 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Quartus II" 0 -1 1670490350566 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1670490350578 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1670490350579 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Quartus II" 0 0 1670490350597 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1670490350688 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1670490350688 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -739.182 " "Worst-case setup slack is -739.182" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1670490350691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1670490350691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -739.182           -2955.668 CLOCK_50  " " -739.182           -2955.668 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1670490350691 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1670490350691 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.233 " "Worst-case hold slack is 0.233" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1670490350699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1670490350699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.233               0.000 CLOCK_50  " "    0.233               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1670490350699 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1670490350699 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1670490350703 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1670490350707 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.137 " "Worst-case minimum pulse width slack is 9.137" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1670490350712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1670490350712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.137               0.000 CLOCK_50  " "    9.137               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1670490350712 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1670490350712 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Quartus II" 0 0 1670490350738 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1670490350782 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1670490352939 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1670490353128 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1670490353146 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1670490353146 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -700.030 " "Worst-case setup slack is -700.030" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1670490353148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1670490353148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -700.030           -2799.041 CLOCK_50  " " -700.030           -2799.041 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1670490353148 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1670490353148 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.224 " "Worst-case hold slack is 0.224" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1670490353157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1670490353157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.224               0.000 CLOCK_50  " "    0.224               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1670490353157 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1670490353157 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1670490353161 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1670490353165 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.252 " "Worst-case minimum pulse width slack is 9.252" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1670490353170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1670490353170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.252               0.000 CLOCK_50  " "    9.252               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1670490353170 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1670490353170 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Quartus II" 0 0 1670490353183 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1670490353304 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1670490355715 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1670490355847 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1670490355853 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1670490355853 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -348.406 " "Worst-case setup slack is -348.406" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1670490355855 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1670490355855 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -348.406           -1393.391 CLOCK_50  " " -348.406           -1393.391 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1670490355855 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1670490355855 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.123 " "Worst-case hold slack is 0.123" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1670490355864 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1670490355864 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.123               0.000 CLOCK_50  " "    0.123               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1670490355864 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1670490355864 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1670490355871 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1670490355877 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.091 " "Worst-case minimum pulse width slack is 9.091" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1670490355880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1670490355880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.091               0.000 CLOCK_50  " "    9.091               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1670490355880 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1670490355880 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Quartus II" 0 0 1670490355896 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1670490356065 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1670490358197 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1670490358342 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1670490358347 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1670490358347 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -315.119 " "Worst-case setup slack is -315.119" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1670490358350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1670490358350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -315.119           -1260.286 CLOCK_50  " " -315.119           -1260.286 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1670490358350 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1670490358350 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.110 " "Worst-case hold slack is 0.110" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1670490358360 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1670490358360 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.110               0.000 CLOCK_50  " "    0.110               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1670490358360 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1670490358360 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1670490358364 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1670490358367 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.055 " "Worst-case minimum pulse width slack is 9.055" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1670490358375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1670490358375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.055               0.000 CLOCK_50  " "    9.055               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1670490358375 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1670490358375 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1670490359705 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1670490359705 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4913 " "Peak virtual memory: 4913 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1670490359814 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 08 12:05:59 2022 " "Processing ended: Thu Dec 08 12:05:59 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1670490359814 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1670490359814 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1670490359814 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1670490359814 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1670490361263 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1670490361263 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 08 12:06:01 2022 " "Processing started: Thu Dec 08 12:06:01 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1670490361263 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1670490361263 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off DE0_CV -c DE0_CV " "Command: quartus_eda --read_settings_files=off --write_settings_files=off DE0_CV -c DE0_CV" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1670490361264 ""}
{ "Warning" "WQNETO_POST_COMPILATION_VHDL_SIMULATION_NOT_SUPPORTED" "Cyclone V " "Unable to generate the VHDL EDA simulation netlist files because the Quartus II software does not currently support VHDL post-compilation simulation for the Cyclone V devices." {  } {  } 0 11101 "Unable to generate the VHDL EDA simulation netlist files because the Quartus II software does not currently support VHDL post-compilation simulation for the %1!s! devices." 0 0 "Quartus II" 0 -1 1670490362252 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4623 " "Peak virtual memory: 4623 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1670490362341 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 08 12:06:02 2022 " "Processing ended: Thu Dec 08 12:06:02 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1670490362341 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1670490362341 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1670490362341 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1670490362341 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 28 s " "Quartus II Full Compilation was successful. 0 errors, 28 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1670490362986 ""}
