INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/athar/OneDrive/Documents/GitHub/lab-4-AtharvaPan265/Lab_4/Lab_4.srcs/sim_1/new/vga_ctrl_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'vga_ctrl_tb'
