<stg><name>guess_edu</name>


<trans_list>

<trans id="126" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="127" from="2" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="128" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="129" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="132" from="3" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="131" from="4" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="133" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="136" from="5" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="135" from="6" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="137" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="138" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="139" from="8" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="141" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="142" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="143" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="144" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="145" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="146" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="147" from="15" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="149" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="150" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="151" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="152" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="153" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="154" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="155" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="156" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="157" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="158" from="25" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="26" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="32" op_0_bw="64">
<![CDATA[
:0  %u_educated = alloca [12 x float], align 16

]]></Node>
<StgValue><ssdm name="u_educated"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %meminst

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
meminst:0  %invdar = phi i4 [ 0, %0 ], [ %indvarinc, %meminst ]

]]></Node>
<StgValue><ssdm name="invdar"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
meminst:1  %indvarinc = add i4 %invdar, 1

]]></Node>
<StgValue><ssdm name="indvarinc"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="64" op_0_bw="4">
<![CDATA[
meminst:2  %tmp = zext i4 %invdar to i64

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst:3  %u_educated_addr = getelementptr [12 x float]* %u_educated, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="u_educated_addr"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
meminst:4  store float 0.000000e+00, float* %u_educated_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
meminst:5  %tmp_s = icmp eq i4 %invdar, -5

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
meminst:6  call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @memset_u_educated_st)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst:7  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst:8  br i1 %tmp_s, label %.preheader11.preheader, label %meminst

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0">
<![CDATA[
.preheader11.preheader:0  br label %.preheader11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader11:0  %i = phi i4 [ %i_3, %1 ], [ -7, %.preheader11.preheader ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader11:1  %exitcond3 = icmp eq i4 %i, -4

]]></Node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader11:2  %empty_44 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader11:3  br i1 %exitcond3, label %.preheader4.preheader, label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="4">
<![CDATA[
:1  %tmp_71 = zext i4 %i to i64

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %U_KK_a_addr = getelementptr [12 x float]* %U_KK_a, i64 0, i64 %tmp_71

]]></Node>
<StgValue><ssdm name="U_KK_a_addr"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="4">
<![CDATA[
:3  %U_KK_a_load = load float* %U_KK_a_addr, align 4

]]></Node>
<StgValue><ssdm name="U_KK_a_load"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:6  %i_3 = add i4 %i, 1

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0">
<![CDATA[
.preheader4.preheader:0  br label %.preheader4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str26) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="4">
<![CDATA[
:3  %U_KK_a_load = load float* %U_KK_a_addr, align 4

]]></Node>
<StgValue><ssdm name="U_KK_a_load"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %u_educated_addr_1 = getelementptr inbounds [12 x float]* %u_educated, i64 0, i64 %tmp_71

]]></Node>
<StgValue><ssdm name="u_educated_addr_1"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:5  store float %U_KK_a_load, float* %u_educated_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %.preheader11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="52" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader4:0  %i1 = phi i4 [ %i_4, %2 ], [ 0, %.preheader4.preheader ]

]]></Node>
<StgValue><ssdm name="i1"/></StgValue>
</operation>

<operation id="53" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader4:1  %exitcond2 = icmp eq i4 %i1, -7

]]></Node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="54" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader4:2  %empty_45 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9)

]]></Node>
<StgValue><ssdm name="empty_45"/></StgValue>
</operation>

<operation id="55" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader4:3  %i_4 = add i4 %i1, 1

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="56" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader4:4  br i1 %exitcond2, label %.preheader.preheader, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="57" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %tmp_72 = add i4 %i1, 3

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="58" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="4">
<![CDATA[
:2  %tmp_73 = zext i4 %tmp_72 to i64

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="59" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %U_KK_a_addr_1 = getelementptr [12 x float]* %U_KK_a, i64 0, i64 %tmp_73

]]></Node>
<StgValue><ssdm name="U_KK_a_addr_1"/></StgValue>
</operation>

<operation id="60" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="4">
<![CDATA[
:4  %U_KK_a_load_1 = load float* %U_KK_a_addr_1, align 4

]]></Node>
<StgValue><ssdm name="U_KK_a_load_1"/></StgValue>
</operation>

<operation id="61" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="62" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str127) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="63" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="4">
<![CDATA[
:4  %U_KK_a_load_1 = load float* %U_KK_a_addr_1, align 4

]]></Node>
<StgValue><ssdm name="U_KK_a_load_1"/></StgValue>
</operation>

<operation id="64" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="4">
<![CDATA[
:5  %tmp_74 = zext i4 %i1 to i64

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="65" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %u_educated_addr_2 = getelementptr inbounds [12 x float]* %u_educated, i64 0, i64 %tmp_74

]]></Node>
<StgValue><ssdm name="u_educated_addr_2"/></StgValue>
</operation>

<operation id="66" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:7  store float %U_KK_a_load_1, float* %u_educated_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="67" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %.preheader4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="68" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader:0  %educated_rho = phi float [ %educated_rho_1, %5 ], [ 0.000000e+00, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="educated_rho"/></StgValue>
</operation>

<operation id="69" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader:1  %row = phi i4 [ %row_14, %5 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="row"/></StgValue>
</operation>

<operation id="70" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:2  %exitcond1 = icmp eq i4 %row, -4

]]></Node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="71" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:3  %empty_46 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)

]]></Node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>

<operation id="72" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:4  %row_14 = add i4 %row, 1

]]></Node>
<StgValue><ssdm name="row_14"/></StgValue>
</operation>

<operation id="73" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:5  br i1 %exitcond1, label %6, label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="74" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str228) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="75" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_82 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str228)

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="76" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
:2  %p_shl = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %row, i4 0)

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="77" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="9" op_0_bw="8">
<![CDATA[
:3  %p_shl_cast = zext i8 %p_shl to i9

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="78" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
:4  %p_shl5 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %row, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl5"/></StgValue>
</operation>

<operation id="79" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="9" op_0_bw="6">
<![CDATA[
:5  %p_shl5_cast = zext i6 %p_shl5 to i9

]]></Node>
<StgValue><ssdm name="p_shl5_cast"/></StgValue>
</operation>

<operation id="80" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:6  %tmp_75 = sub i9 %p_shl_cast, %p_shl5_cast

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="81" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="82" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="32">
<![CDATA[
:0  ret float %educated_rho

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="83" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %temp_value = phi float [ 0.000000e+00, %3 ], [ %temp_value_1, %_ifconv ]

]]></Node>
<StgValue><ssdm name="temp_value"/></StgValue>
</operation>

<operation id="84" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:1  %col = phi i4 [ 0, %3 ], [ %col_4, %_ifconv ]

]]></Node>
<StgValue><ssdm name="col"/></StgValue>
</operation>

<operation id="85" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="9" op_0_bw="4">
<![CDATA[
:2  %col_cast2 = zext i4 %col to i9

]]></Node>
<StgValue><ssdm name="col_cast2"/></StgValue>
</operation>

<operation id="86" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %exitcond = icmp eq i4 %col, -4

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="87" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty_47 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>

<operation id="88" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:5  %col_4 = add i4 %col, 1

]]></Node>
<StgValue><ssdm name="col_4"/></StgValue>
</operation>

<operation id="89" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %exitcond, label %5, label %_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="90" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv:1  %tmp_77 = icmp ugt i4 %col, %row

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="91" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv:2  %tmp_78 = add i9 %tmp_75, %col_cast2

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="92" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="9">
<![CDATA[
_ifconv:3  %tmp_78_cast = sext i9 %tmp_78 to i32

]]></Node>
<StgValue><ssdm name="tmp_78_cast"/></StgValue>
</operation>

<operation id="93" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:4  %tmp_79 = zext i32 %tmp_78_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="94" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:5  %V_Gen_a_cpy_addr = getelementptr [144 x float]* %V_Gen_a_cpy, i64 0, i64 %tmp_79

]]></Node>
<StgValue><ssdm name="V_Gen_a_cpy_addr"/></StgValue>
</operation>

<operation id="95" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="8">
<![CDATA[
_ifconv:6  %V_Gen_a_cpy_load = load float* %V_Gen_a_cpy_addr, align 4

]]></Node>
<StgValue><ssdm name="V_Gen_a_cpy_load"/></StgValue>
</operation>

<operation id="96" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="4">
<![CDATA[
_ifconv:7  %tmp_80 = zext i4 %col to i64

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="97" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:8  %u_educated_addr_3 = getelementptr inbounds [12 x float]* %u_educated, i64 0, i64 %tmp_80

]]></Node>
<StgValue><ssdm name="u_educated_addr_3"/></StgValue>
</operation>

<operation id="98" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="4">
<![CDATA[
_ifconv:9  %u_educated_load = load float* %u_educated_addr_3, align 4

]]></Node>
<StgValue><ssdm name="u_educated_load"/></StgValue>
</operation>

<operation id="99" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="4">
<![CDATA[
:0  %tmp_76 = zext i4 %row to i64

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="100" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %U_unc_kk_addr = getelementptr [12 x float]* %U_unc_kk, i64 0, i64 %tmp_76

]]></Node>
<StgValue><ssdm name="U_unc_kk_addr"/></StgValue>
</operation>

<operation id="101" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="4">
<![CDATA[
:2  %U_unc_kk_load = load float* %U_unc_kk_addr, align 4

]]></Node>
<StgValue><ssdm name="U_unc_kk_load"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="102" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="8">
<![CDATA[
_ifconv:6  %V_Gen_a_cpy_load = load float* %V_Gen_a_cpy_addr, align 4

]]></Node>
<StgValue><ssdm name="V_Gen_a_cpy_load"/></StgValue>
</operation>

<operation id="103" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="4">
<![CDATA[
_ifconv:9  %u_educated_load = load float* %u_educated_addr_3, align 4

]]></Node>
<StgValue><ssdm name="u_educated_load"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="104" st_id="10" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:10  %tmp_81 = fmul float %V_Gen_a_cpy_load, %u_educated_load

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="105" st_id="11" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:10  %tmp_81 = fmul float %V_Gen_a_cpy_load, %u_educated_load

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="106" st_id="12" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:11  %temp_value_4 = fadd float %temp_value, %tmp_81

]]></Node>
<StgValue><ssdm name="temp_value_4"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="107" st_id="13" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:11  %temp_value_4 = fadd float %temp_value, %tmp_81

]]></Node>
<StgValue><ssdm name="temp_value_4"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="108" st_id="14" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:11  %temp_value_4 = fadd float %temp_value, %tmp_81

]]></Node>
<StgValue><ssdm name="temp_value_4"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="109" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ifconv:0  call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str329) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="110" st_id="15" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:11  %temp_value_4 = fadd float %temp_value, %tmp_81

]]></Node>
<StgValue><ssdm name="temp_value_4"/></StgValue>
</operation>

<operation id="111" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:12  %temp_value_1 = select i1 %tmp_77, float %temp_value, float %temp_value_4

]]></Node>
<StgValue><ssdm name="temp_value_1"/></StgValue>
</operation>

<operation id="112" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:13  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="113" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="4">
<![CDATA[
:2  %U_unc_kk_load = load float* %U_unc_kk_addr, align 4

]]></Node>
<StgValue><ssdm name="U_unc_kk_load"/></StgValue>
</operation>

<operation id="114" st_id="16" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %temp_value_2 = fsub float %U_unc_kk_load, %temp_value

]]></Node>
<StgValue><ssdm name="temp_value_2"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="115" st_id="17" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %temp_value_2 = fsub float %U_unc_kk_load, %temp_value

]]></Node>
<StgValue><ssdm name="temp_value_2"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="116" st_id="18" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %temp_value_2 = fsub float %U_unc_kk_load, %temp_value

]]></Node>
<StgValue><ssdm name="temp_value_2"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="117" st_id="19" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %temp_value_2 = fsub float %U_unc_kk_load, %temp_value

]]></Node>
<StgValue><ssdm name="temp_value_2"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="118" st_id="20" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %temp_value_3 = fmul float %temp_value_2, %temp_value_2

]]></Node>
<StgValue><ssdm name="temp_value_3"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="119" st_id="21" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %temp_value_3 = fmul float %temp_value_2, %temp_value_2

]]></Node>
<StgValue><ssdm name="temp_value_3"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="120" st_id="22" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %educated_rho_1 = fadd float %educated_rho, %temp_value_3

]]></Node>
<StgValue><ssdm name="educated_rho_1"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="121" st_id="23" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %educated_rho_1 = fadd float %educated_rho, %temp_value_3

]]></Node>
<StgValue><ssdm name="educated_rho_1"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="122" st_id="24" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %educated_rho_1 = fadd float %educated_rho, %temp_value_3

]]></Node>
<StgValue><ssdm name="educated_rho_1"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="123" st_id="25" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %educated_rho_1 = fadd float %educated_rho, %temp_value_3

]]></Node>
<StgValue><ssdm name="educated_rho_1"/></StgValue>
</operation>

<operation id="124" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:6  %empty_48 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str228, i32 %tmp_82)

]]></Node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>

<operation id="125" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="159" name="U_KK_a" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="U_KK_a"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="160" name="V_Gen_a_cpy" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="V_Gen_a_cpy"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="161" name="U_unc_kk" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="U_unc_kk"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="163" from="StgValue_162" to="u_educated" fromId="162" toId="26">
</dataflow>
<dataflow id="165" from="StgValue_164" to="invdar" fromId="164" toId="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="166" from="StgValue_27" to="invdar" fromId="27" toId="28">
</dataflow>
<dataflow id="167" from="indvarinc" to="invdar" fromId="29" toId="28">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="168" from="StgValue_36" to="invdar" fromId="36" toId="28">
<BackEdge/>
</dataflow>
<dataflow id="169" from="invdar" to="indvarinc" fromId="28" toId="29">
</dataflow>
<dataflow id="171" from="StgValue_170" to="indvarinc" fromId="170" toId="29">
</dataflow>
<dataflow id="172" from="invdar" to="tmp" fromId="28" toId="30">
</dataflow>
<dataflow id="173" from="u_educated" to="u_educated_addr" fromId="26" toId="31">
</dataflow>
<dataflow id="175" from="StgValue_174" to="u_educated_addr" fromId="174" toId="31">
</dataflow>
<dataflow id="176" from="tmp" to="u_educated_addr" fromId="30" toId="31">
</dataflow>
<dataflow id="178" from="StgValue_177" to="StgValue_32" fromId="177" toId="32">
</dataflow>
<dataflow id="179" from="u_educated_addr" to="StgValue_32" fromId="31" toId="32">
</dataflow>
<dataflow id="180" from="invdar" to="tmp_s" fromId="28" toId="33">
</dataflow>
<dataflow id="182" from="StgValue_181" to="tmp_s" fromId="181" toId="33">
</dataflow>
<dataflow id="184" from="_ssdm_op_SpecLoopName" to="StgValue_34" fromId="183" toId="34">
</dataflow>
<dataflow id="186" from="memset_u_educated_st" to="StgValue_34" fromId="185" toId="34">
</dataflow>
<dataflow id="188" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="187" toId="35">
</dataflow>
<dataflow id="190" from="StgValue_189" to="empty" fromId="189" toId="35">
</dataflow>
<dataflow id="191" from="StgValue_189" to="empty" fromId="189" toId="35">
</dataflow>
<dataflow id="192" from="StgValue_189" to="empty" fromId="189" toId="35">
</dataflow>
<dataflow id="193" from="tmp_s" to="StgValue_36" fromId="33" toId="36">
</dataflow>
<dataflow id="194" from="i_3" to="i" fromId="45" toId="38">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="195" from="StgValue_51" to="i" fromId="51" toId="38">
<BackEdge/>
</dataflow>
<dataflow id="197" from="StgValue_196" to="i" fromId="196" toId="38">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="198" from="StgValue_37" to="i" fromId="37" toId="38">
</dataflow>
<dataflow id="199" from="i" to="exitcond3" fromId="38" toId="39">
</dataflow>
<dataflow id="201" from="StgValue_200" to="exitcond3" fromId="200" toId="39">
</dataflow>
<dataflow id="202" from="_ssdm_op_SpecLoopTripCount" to="empty_44" fromId="187" toId="40">
</dataflow>
<dataflow id="204" from="StgValue_203" to="empty_44" fromId="203" toId="40">
</dataflow>
<dataflow id="205" from="StgValue_203" to="empty_44" fromId="203" toId="40">
</dataflow>
<dataflow id="206" from="StgValue_203" to="empty_44" fromId="203" toId="40">
</dataflow>
<dataflow id="207" from="exitcond3" to="StgValue_41" fromId="39" toId="41">
</dataflow>
<dataflow id="208" from="i" to="tmp_71" fromId="38" toId="42">
</dataflow>
<dataflow id="209" from="U_KK_a" to="U_KK_a_addr" fromId="159" toId="43">
</dataflow>
<dataflow id="210" from="StgValue_174" to="U_KK_a_addr" fromId="174" toId="43">
</dataflow>
<dataflow id="211" from="tmp_71" to="U_KK_a_addr" fromId="42" toId="43">
</dataflow>
<dataflow id="212" from="U_KK_a_addr" to="U_KK_a_load" fromId="43" toId="44">
</dataflow>
<dataflow id="213" from="i" to="i_3" fromId="38" toId="45">
</dataflow>
<dataflow id="214" from="StgValue_170" to="i_3" fromId="170" toId="45">
</dataflow>
<dataflow id="215" from="_ssdm_op_SpecLoopName" to="StgValue_47" fromId="183" toId="47">
</dataflow>
<dataflow id="217" from="p_str26" to="StgValue_47" fromId="216" toId="47">
</dataflow>
<dataflow id="218" from="U_KK_a_addr" to="U_KK_a_load" fromId="43" toId="48">
</dataflow>
<dataflow id="219" from="u_educated" to="u_educated_addr_1" fromId="26" toId="49">
</dataflow>
<dataflow id="220" from="StgValue_174" to="u_educated_addr_1" fromId="174" toId="49">
</dataflow>
<dataflow id="221" from="tmp_71" to="u_educated_addr_1" fromId="42" toId="49">
</dataflow>
<dataflow id="222" from="U_KK_a_load" to="StgValue_50" fromId="48" toId="50">
</dataflow>
<dataflow id="223" from="u_educated_addr_1" to="StgValue_50" fromId="49" toId="50">
</dataflow>
<dataflow id="224" from="i_4" to="i1" fromId="55" toId="52">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="225" from="StgValue_67" to="i1" fromId="67" toId="52">
<BackEdge/>
</dataflow>
<dataflow id="226" from="StgValue_164" to="i1" fromId="164" toId="52">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="227" from="StgValue_46" to="i1" fromId="46" toId="52">
</dataflow>
<dataflow id="228" from="i1" to="exitcond2" fromId="52" toId="53">
</dataflow>
<dataflow id="229" from="StgValue_196" to="exitcond2" fromId="196" toId="53">
</dataflow>
<dataflow id="230" from="_ssdm_op_SpecLoopTripCount" to="empty_45" fromId="187" toId="54">
</dataflow>
<dataflow id="232" from="StgValue_231" to="empty_45" fromId="231" toId="54">
</dataflow>
<dataflow id="233" from="StgValue_231" to="empty_45" fromId="231" toId="54">
</dataflow>
<dataflow id="234" from="StgValue_231" to="empty_45" fromId="231" toId="54">
</dataflow>
<dataflow id="235" from="i1" to="i_4" fromId="52" toId="55">
</dataflow>
<dataflow id="236" from="StgValue_170" to="i_4" fromId="170" toId="55">
</dataflow>
<dataflow id="237" from="exitcond2" to="StgValue_56" fromId="53" toId="56">
</dataflow>
<dataflow id="238" from="i1" to="tmp_72" fromId="52" toId="57">
</dataflow>
<dataflow id="240" from="StgValue_239" to="tmp_72" fromId="239" toId="57">
</dataflow>
<dataflow id="241" from="tmp_72" to="tmp_73" fromId="57" toId="58">
</dataflow>
<dataflow id="242" from="U_KK_a" to="U_KK_a_addr_1" fromId="159" toId="59">
</dataflow>
<dataflow id="243" from="StgValue_174" to="U_KK_a_addr_1" fromId="174" toId="59">
</dataflow>
<dataflow id="244" from="tmp_73" to="U_KK_a_addr_1" fromId="58" toId="59">
</dataflow>
<dataflow id="245" from="U_KK_a_addr_1" to="U_KK_a_load_1" fromId="59" toId="60">
</dataflow>
<dataflow id="246" from="_ssdm_op_SpecLoopName" to="StgValue_62" fromId="183" toId="62">
</dataflow>
<dataflow id="248" from="p_str127" to="StgValue_62" fromId="247" toId="62">
</dataflow>
<dataflow id="249" from="U_KK_a_addr_1" to="U_KK_a_load_1" fromId="59" toId="63">
</dataflow>
<dataflow id="250" from="i1" to="tmp_74" fromId="52" toId="64">
</dataflow>
<dataflow id="251" from="u_educated" to="u_educated_addr_2" fromId="26" toId="65">
</dataflow>
<dataflow id="252" from="StgValue_174" to="u_educated_addr_2" fromId="174" toId="65">
</dataflow>
<dataflow id="253" from="tmp_74" to="u_educated_addr_2" fromId="64" toId="65">
</dataflow>
<dataflow id="254" from="U_KK_a_load_1" to="StgValue_66" fromId="63" toId="66">
</dataflow>
<dataflow id="255" from="u_educated_addr_2" to="StgValue_66" fromId="65" toId="66">
</dataflow>
<dataflow id="256" from="educated_rho_1" to="educated_rho" fromId="123" toId="68">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="257" from="StgValue_125" to="educated_rho" fromId="125" toId="68">
<BackEdge/>
</dataflow>
<dataflow id="258" from="StgValue_177" to="educated_rho" fromId="177" toId="68">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="259" from="StgValue_61" to="educated_rho" fromId="61" toId="68">
</dataflow>
<dataflow id="260" from="row_14" to="row" fromId="72" toId="69">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="261" from="StgValue_125" to="row" fromId="125" toId="69">
<BackEdge/>
</dataflow>
<dataflow id="262" from="StgValue_164" to="row" fromId="164" toId="69">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="263" from="StgValue_61" to="row" fromId="61" toId="69">
</dataflow>
<dataflow id="264" from="row" to="exitcond1" fromId="69" toId="70">
</dataflow>
<dataflow id="265" from="StgValue_200" to="exitcond1" fromId="200" toId="70">
</dataflow>
<dataflow id="266" from="_ssdm_op_SpecLoopTripCount" to="empty_46" fromId="187" toId="71">
</dataflow>
<dataflow id="267" from="StgValue_189" to="empty_46" fromId="189" toId="71">
</dataflow>
<dataflow id="268" from="StgValue_189" to="empty_46" fromId="189" toId="71">
</dataflow>
<dataflow id="269" from="StgValue_189" to="empty_46" fromId="189" toId="71">
</dataflow>
<dataflow id="270" from="row" to="row_14" fromId="69" toId="72">
</dataflow>
<dataflow id="271" from="StgValue_170" to="row_14" fromId="170" toId="72">
</dataflow>
<dataflow id="272" from="exitcond1" to="StgValue_73" fromId="70" toId="73">
</dataflow>
<dataflow id="273" from="_ssdm_op_SpecLoopName" to="StgValue_74" fromId="183" toId="74">
</dataflow>
<dataflow id="275" from="p_str228" to="StgValue_74" fromId="274" toId="74">
</dataflow>
<dataflow id="277" from="_ssdm_op_SpecRegionBegin" to="tmp_82" fromId="276" toId="75">
</dataflow>
<dataflow id="278" from="p_str228" to="tmp_82" fromId="274" toId="75">
</dataflow>
<dataflow id="280" from="_ssdm_op_BitConcatenate.i8.i4.i4" to="p_shl" fromId="279" toId="76">
</dataflow>
<dataflow id="281" from="row" to="p_shl" fromId="69" toId="76">
</dataflow>
<dataflow id="282" from="StgValue_164" to="p_shl" fromId="164" toId="76">
</dataflow>
<dataflow id="283" from="p_shl" to="p_shl_cast" fromId="76" toId="77">
</dataflow>
<dataflow id="285" from="_ssdm_op_BitConcatenate.i6.i4.i2" to="p_shl5" fromId="284" toId="78">
</dataflow>
<dataflow id="286" from="row" to="p_shl5" fromId="69" toId="78">
</dataflow>
<dataflow id="288" from="StgValue_287" to="p_shl5" fromId="287" toId="78">
</dataflow>
<dataflow id="289" from="p_shl5" to="p_shl5_cast" fromId="78" toId="79">
</dataflow>
<dataflow id="290" from="p_shl_cast" to="tmp_75" fromId="77" toId="80">
</dataflow>
<dataflow id="291" from="p_shl5_cast" to="tmp_75" fromId="79" toId="80">
</dataflow>
<dataflow id="292" from="educated_rho" to="StgValue_82" fromId="68" toId="82">
</dataflow>
<dataflow id="293" from="StgValue_177" to="temp_value" fromId="177" toId="83">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="294" from="StgValue_81" to="temp_value" fromId="81" toId="83">
</dataflow>
<dataflow id="295" from="temp_value_1" to="temp_value" fromId="111" toId="83">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="296" from="StgValue_112" to="temp_value" fromId="112" toId="83">
<BackEdge/>
</dataflow>
<dataflow id="297" from="StgValue_164" to="col" fromId="164" toId="84">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="298" from="StgValue_81" to="col" fromId="81" toId="84">
</dataflow>
<dataflow id="299" from="col_4" to="col" fromId="88" toId="84">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="300" from="StgValue_112" to="col" fromId="112" toId="84">
<BackEdge/>
</dataflow>
<dataflow id="301" from="col" to="col_cast2" fromId="84" toId="85">
</dataflow>
<dataflow id="302" from="col" to="exitcond" fromId="84" toId="86">
</dataflow>
<dataflow id="303" from="StgValue_200" to="exitcond" fromId="200" toId="86">
</dataflow>
<dataflow id="304" from="_ssdm_op_SpecLoopTripCount" to="empty_47" fromId="187" toId="87">
</dataflow>
<dataflow id="305" from="StgValue_189" to="empty_47" fromId="189" toId="87">
</dataflow>
<dataflow id="306" from="StgValue_189" to="empty_47" fromId="189" toId="87">
</dataflow>
<dataflow id="307" from="StgValue_189" to="empty_47" fromId="189" toId="87">
</dataflow>
<dataflow id="308" from="col" to="col_4" fromId="84" toId="88">
</dataflow>
<dataflow id="309" from="StgValue_170" to="col_4" fromId="170" toId="88">
</dataflow>
<dataflow id="310" from="exitcond" to="StgValue_89" fromId="86" toId="89">
</dataflow>
<dataflow id="311" from="col" to="tmp_77" fromId="84" toId="90">
</dataflow>
<dataflow id="312" from="row" to="tmp_77" fromId="69" toId="90">
</dataflow>
<dataflow id="313" from="tmp_75" to="tmp_78" fromId="80" toId="91">
</dataflow>
<dataflow id="314" from="col_cast2" to="tmp_78" fromId="85" toId="91">
</dataflow>
<dataflow id="315" from="tmp_78" to="tmp_78_cast" fromId="91" toId="92">
</dataflow>
<dataflow id="316" from="tmp_78_cast" to="tmp_79" fromId="92" toId="93">
</dataflow>
<dataflow id="317" from="V_Gen_a_cpy" to="V_Gen_a_cpy_addr" fromId="160" toId="94">
</dataflow>
<dataflow id="318" from="StgValue_174" to="V_Gen_a_cpy_addr" fromId="174" toId="94">
</dataflow>
<dataflow id="319" from="tmp_79" to="V_Gen_a_cpy_addr" fromId="93" toId="94">
</dataflow>
<dataflow id="320" from="V_Gen_a_cpy_addr" to="V_Gen_a_cpy_load" fromId="94" toId="95">
</dataflow>
<dataflow id="321" from="col" to="tmp_80" fromId="84" toId="96">
</dataflow>
<dataflow id="322" from="u_educated" to="u_educated_addr_3" fromId="26" toId="97">
</dataflow>
<dataflow id="323" from="StgValue_174" to="u_educated_addr_3" fromId="174" toId="97">
</dataflow>
<dataflow id="324" from="tmp_80" to="u_educated_addr_3" fromId="96" toId="97">
</dataflow>
<dataflow id="325" from="u_educated_addr_3" to="u_educated_load" fromId="97" toId="98">
</dataflow>
<dataflow id="326" from="row" to="tmp_76" fromId="69" toId="99">
</dataflow>
<dataflow id="327" from="U_unc_kk" to="U_unc_kk_addr" fromId="161" toId="100">
</dataflow>
<dataflow id="328" from="StgValue_174" to="U_unc_kk_addr" fromId="174" toId="100">
</dataflow>
<dataflow id="329" from="tmp_76" to="U_unc_kk_addr" fromId="99" toId="100">
</dataflow>
<dataflow id="330" from="U_unc_kk_addr" to="U_unc_kk_load" fromId="100" toId="101">
</dataflow>
<dataflow id="331" from="V_Gen_a_cpy_addr" to="V_Gen_a_cpy_load" fromId="94" toId="102">
</dataflow>
<dataflow id="332" from="u_educated_addr_3" to="u_educated_load" fromId="97" toId="103">
</dataflow>
<dataflow id="333" from="V_Gen_a_cpy_load" to="tmp_81" fromId="102" toId="104">
</dataflow>
<dataflow id="334" from="u_educated_load" to="tmp_81" fromId="103" toId="104">
</dataflow>
<dataflow id="335" from="V_Gen_a_cpy_load" to="tmp_81" fromId="102" toId="105">
</dataflow>
<dataflow id="336" from="u_educated_load" to="tmp_81" fromId="103" toId="105">
</dataflow>
<dataflow id="337" from="temp_value" to="temp_value_4" fromId="83" toId="106">
</dataflow>
<dataflow id="338" from="tmp_81" to="temp_value_4" fromId="105" toId="106">
</dataflow>
<dataflow id="339" from="temp_value" to="temp_value_4" fromId="83" toId="107">
</dataflow>
<dataflow id="340" from="tmp_81" to="temp_value_4" fromId="105" toId="107">
</dataflow>
<dataflow id="341" from="temp_value" to="temp_value_4" fromId="83" toId="108">
</dataflow>
<dataflow id="342" from="tmp_81" to="temp_value_4" fromId="105" toId="108">
</dataflow>
<dataflow id="343" from="_ssdm_op_SpecLoopName" to="StgValue_109" fromId="183" toId="109">
</dataflow>
<dataflow id="345" from="p_str329" to="StgValue_109" fromId="344" toId="109">
</dataflow>
<dataflow id="346" from="temp_value" to="temp_value_4" fromId="83" toId="110">
</dataflow>
<dataflow id="347" from="tmp_81" to="temp_value_4" fromId="105" toId="110">
</dataflow>
<dataflow id="348" from="tmp_77" to="temp_value_1" fromId="90" toId="111">
</dataflow>
<dataflow id="349" from="temp_value" to="temp_value_1" fromId="83" toId="111">
</dataflow>
<dataflow id="350" from="temp_value_4" to="temp_value_1" fromId="110" toId="111">
</dataflow>
<dataflow id="351" from="U_unc_kk_addr" to="U_unc_kk_load" fromId="100" toId="113">
</dataflow>
<dataflow id="352" from="U_unc_kk_load" to="temp_value_2" fromId="113" toId="114">
</dataflow>
<dataflow id="353" from="temp_value" to="temp_value_2" fromId="83" toId="114">
</dataflow>
<dataflow id="354" from="U_unc_kk_load" to="temp_value_2" fromId="113" toId="115">
</dataflow>
<dataflow id="355" from="temp_value" to="temp_value_2" fromId="83" toId="115">
</dataflow>
<dataflow id="356" from="U_unc_kk_load" to="temp_value_2" fromId="113" toId="116">
</dataflow>
<dataflow id="357" from="temp_value" to="temp_value_2" fromId="83" toId="116">
</dataflow>
<dataflow id="358" from="U_unc_kk_load" to="temp_value_2" fromId="113" toId="117">
</dataflow>
<dataflow id="359" from="temp_value" to="temp_value_2" fromId="83" toId="117">
</dataflow>
<dataflow id="360" from="temp_value_2" to="temp_value_3" fromId="117" toId="118">
</dataflow>
<dataflow id="361" from="temp_value_2" to="temp_value_3" fromId="117" toId="118">
</dataflow>
<dataflow id="362" from="temp_value_2" to="temp_value_3" fromId="117" toId="119">
</dataflow>
<dataflow id="363" from="temp_value_2" to="temp_value_3" fromId="117" toId="119">
</dataflow>
<dataflow id="364" from="educated_rho" to="educated_rho_1" fromId="68" toId="120">
</dataflow>
<dataflow id="365" from="temp_value_3" to="educated_rho_1" fromId="119" toId="120">
</dataflow>
<dataflow id="366" from="educated_rho" to="educated_rho_1" fromId="68" toId="121">
</dataflow>
<dataflow id="367" from="temp_value_3" to="educated_rho_1" fromId="119" toId="121">
</dataflow>
<dataflow id="368" from="educated_rho" to="educated_rho_1" fromId="68" toId="122">
</dataflow>
<dataflow id="369" from="temp_value_3" to="educated_rho_1" fromId="119" toId="122">
</dataflow>
<dataflow id="370" from="educated_rho" to="educated_rho_1" fromId="68" toId="123">
</dataflow>
<dataflow id="371" from="temp_value_3" to="educated_rho_1" fromId="119" toId="123">
</dataflow>
<dataflow id="373" from="_ssdm_op_SpecRegionEnd" to="empty_48" fromId="372" toId="124">
</dataflow>
<dataflow id="374" from="p_str228" to="empty_48" fromId="274" toId="124">
</dataflow>
<dataflow id="375" from="tmp_82" to="empty_48" fromId="75" toId="124">
</dataflow>
<dataflow id="376" from="tmp_s" to="StgValue_2" fromId="33" toId="2">
</dataflow>
<dataflow id="377" from="exitcond3" to="StgValue_3" fromId="39" toId="3">
</dataflow>
<dataflow id="378" from="exitcond2" to="StgValue_5" fromId="53" toId="5">
</dataflow>
<dataflow id="379" from="exitcond1" to="StgValue_7" fromId="70" toId="7">
</dataflow>
<dataflow id="380" from="exitcond" to="StgValue_8" fromId="86" toId="8">
</dataflow>
<dataflow id="381" from="tmp_77" to="StgValue_10" fromId="90" toId="10">
</dataflow>
<dataflow id="382" from="tmp_77" to="StgValue_11" fromId="90" toId="11">
</dataflow>
<dataflow id="383" from="tmp_77" to="StgValue_12" fromId="90" toId="12">
</dataflow>
<dataflow id="384" from="tmp_77" to="StgValue_13" fromId="90" toId="13">
</dataflow>
<dataflow id="385" from="tmp_77" to="StgValue_14" fromId="90" toId="14">
</dataflow>
<dataflow id="386" from="tmp_77" to="StgValue_15" fromId="90" toId="15">
</dataflow>
</dataflows>


</stg>
