// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module face_detect_int_sqrt (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        value_r,
        ap_return
);

parameter    ap_ST_fsm_state1 = 3'd1;
parameter    ap_ST_fsm_state2 = 3'd2;
parameter    ap_ST_fsm_state3 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [30:0] value_r;
output  [15:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [5:0] a_41_fu_654_p3;
reg   [5:0] a_41_reg_1604;
wire   [27:0] trunc_ln3406_3_fu_662_p1;
reg   [27:0] trunc_ln3406_3_reg_1609;
wire   [1:0] r_V_3_fu_666_p4;
reg   [1:0] r_V_3_reg_1614;
wire   [7:0] b_5_fu_692_p2;
reg   [7:0] b_5_reg_1619;
wire   [0:0] icmp_ln3411_5_fu_702_p2;
reg   [0:0] icmp_ln3411_5_reg_1624;
reg   [1:0] r_V_6_reg_1629;
reg   [1:0] r_V_7_reg_1635;
reg   [1:0] r_V_8_reg_1641;
reg   [1:0] r_V_9_reg_1647;
reg   [1:0] r_V_10_reg_1653;
reg   [1:0] r_V_11_reg_1659;
reg   [1:0] r_V_12_reg_1665;
reg   [1:0] r_V_13_reg_1671;
wire   [10:0] a_56_fu_1181_p3;
reg   [10:0] a_56_reg_1677;
wire    ap_CS_fsm_state2;
wire   [27:0] trunc_ln3406_8_fu_1189_p1;
reg   [27:0] trunc_ln3406_8_reg_1682;
wire   [12:0] b_10_fu_1208_p2;
reg   [12:0] b_10_reg_1687;
wire   [0:0] xor_ln3411_10_fu_1224_p2;
reg   [0:0] xor_ln3411_10_reg_1692;
wire   [1:0] r_V_fu_174_p4;
wire   [0:0] tmp_fu_196_p3;
wire   [2:0] shl_ln_fu_212_p3;
wire   [2:0] b_fu_220_p2;
wire   [2:0] c_fu_188_p3;
wire   [0:0] icmp_ln3411_fu_230_p2;
wire   [3:0] zext_ln3406_fu_184_p1;
wire   [3:0] zext_ln3399_fu_226_p1;
wire   [1:0] a_fu_204_p3;
wire   [0:0] xor_ln3411_fu_236_p2;
wire   [3:0] c_1_fu_242_p2;
wire   [1:0] a_28_fu_248_p2;
wire   [3:0] c_2_fu_254_p3;
wire   [1:0] r_V_4_fu_270_p4;
wire  signed [5:0] c_3_fu_280_p3;
wire   [1:0] a_29_fu_262_p3;
wire   [3:0] shl_ln3410_1_fu_300_p3;
wire   [3:0] b_1_fu_308_p2;
wire   [5:0] zext_ln3399_1_fu_314_p1;
wire   [0:0] icmp_ln3411_1_fu_322_p2;
wire  signed [29:0] sext_ln3399_fu_288_p1;
wire   [29:0] zext_ln3399_2_fu_318_p1;
wire   [2:0] a_30_fu_292_p3;
wire   [0:0] xor_ln3411_1_fu_328_p2;
wire   [29:0] c_4_fu_334_p2;
wire   [2:0] a_31_fu_340_p2;
wire   [29:0] c_5_fu_346_p3;
wire   [1:0] r_V_5_fu_366_p4;
wire   [27:0] trunc_ln3406_fu_362_p1;
wire   [2:0] a_32_fu_354_p3;
wire   [4:0] shl_ln3410_2_fu_400_p3;
wire   [4:0] b_2_fu_408_p2;
wire   [31:0] c_6_fu_376_p3;
wire   [31:0] zext_ln3399_3_fu_414_p1;
wire   [0:0] icmp_ln3411_2_fu_422_p2;
wire   [29:0] or_ln3399_2_fu_384_p3;
wire   [29:0] zext_ln3399_4_fu_418_p1;
wire   [3:0] a_33_fu_392_p3;
wire   [0:0] xor_ln3411_2_fu_428_p2;
wire   [29:0] c_7_fu_434_p2;
wire   [3:0] a_34_fu_440_p2;
wire   [29:0] c_8_fu_446_p3;
wire   [1:0] r_V_1_fu_466_p4;
wire   [27:0] trunc_ln3406_1_fu_462_p1;
wire   [3:0] a_35_fu_454_p3;
wire   [5:0] shl_ln3410_3_fu_500_p3;
wire   [5:0] b_3_fu_508_p2;
wire   [31:0] c_9_fu_476_p3;
wire   [31:0] zext_ln3399_5_fu_514_p1;
wire   [0:0] icmp_ln3411_3_fu_522_p2;
wire   [29:0] or_ln3399_3_fu_484_p3;
wire   [29:0] zext_ln3399_6_fu_518_p1;
wire   [4:0] a_36_fu_492_p3;
wire   [0:0] xor_ln3411_3_fu_528_p2;
wire   [29:0] c_10_fu_534_p2;
wire   [4:0] a_37_fu_540_p2;
wire   [29:0] c_11_fu_546_p3;
wire   [1:0] r_V_2_fu_566_p4;
wire   [27:0] trunc_ln3406_2_fu_562_p1;
wire   [4:0] a_38_fu_554_p3;
wire   [6:0] shl_ln3410_4_fu_600_p3;
wire   [6:0] b_4_fu_608_p2;
wire   [31:0] c_12_fu_576_p3;
wire   [31:0] zext_ln3399_7_fu_614_p1;
wire   [0:0] icmp_ln3411_4_fu_622_p2;
wire   [29:0] or_ln3399_4_fu_584_p3;
wire   [29:0] zext_ln3399_8_fu_618_p1;
wire   [5:0] a_39_fu_592_p3;
wire   [0:0] xor_ln3411_4_fu_628_p2;
wire   [29:0] c_13_fu_634_p2;
wire   [5:0] a_40_fu_640_p2;
wire   [29:0] c_14_fu_646_p3;
wire   [7:0] shl_ln3410_5_fu_684_p3;
wire   [31:0] c_15_fu_676_p3;
wire   [31:0] zext_ln3399_9_fu_698_p1;
wire   [29:0] or_ln3399_5_fu_788_p3;
wire   [29:0] zext_ln3399_10_fu_801_p1;
wire   [6:0] a_42_fu_794_p3;
wire   [0:0] xor_ln3411_5_fu_804_p2;
wire   [29:0] c_16_fu_809_p2;
wire   [6:0] a_43_fu_815_p2;
wire   [29:0] c_17_fu_821_p3;
wire   [27:0] trunc_ln3406_4_fu_837_p1;
wire   [6:0] a_44_fu_829_p3;
wire   [8:0] shl_ln3410_6_fu_863_p3;
wire   [8:0] b_6_fu_871_p2;
wire   [31:0] c_18_fu_841_p3;
wire   [31:0] zext_ln3399_11_fu_877_p1;
wire   [0:0] icmp_ln3411_6_fu_885_p2;
wire   [29:0] or_ln3399_6_fu_848_p3;
wire   [29:0] zext_ln3399_12_fu_881_p1;
wire   [7:0] a_45_fu_855_p3;
wire   [0:0] xor_ln3411_6_fu_891_p2;
wire   [29:0] c_19_fu_897_p2;
wire   [7:0] a_46_fu_903_p2;
wire   [29:0] c_20_fu_909_p3;
wire   [27:0] trunc_ln3406_5_fu_925_p1;
wire   [7:0] a_47_fu_917_p3;
wire   [9:0] shl_ln3410_7_fu_951_p3;
wire   [9:0] b_7_fu_959_p2;
wire   [31:0] c_21_fu_929_p3;
wire   [31:0] zext_ln3399_13_fu_965_p1;
wire   [0:0] icmp_ln3411_7_fu_973_p2;
wire   [29:0] or_ln3399_7_fu_936_p3;
wire   [29:0] zext_ln3399_14_fu_969_p1;
wire   [8:0] a_48_fu_943_p3;
wire   [0:0] xor_ln3411_7_fu_979_p2;
wire   [29:0] c_22_fu_985_p2;
wire   [8:0] a_49_fu_991_p2;
wire   [29:0] c_23_fu_997_p3;
wire   [27:0] trunc_ln3406_6_fu_1013_p1;
wire   [8:0] a_50_fu_1005_p3;
wire   [10:0] shl_ln3410_8_fu_1039_p3;
wire   [10:0] b_8_fu_1047_p2;
wire   [31:0] c_24_fu_1017_p3;
wire   [31:0] zext_ln3399_15_fu_1053_p1;
wire   [0:0] icmp_ln3411_8_fu_1061_p2;
wire   [29:0] or_ln3399_8_fu_1024_p3;
wire   [29:0] zext_ln3399_16_fu_1057_p1;
wire   [9:0] a_51_fu_1031_p3;
wire   [0:0] xor_ln3411_8_fu_1067_p2;
wire   [29:0] c_25_fu_1073_p2;
wire   [9:0] a_52_fu_1079_p2;
wire   [29:0] c_26_fu_1085_p3;
wire   [27:0] trunc_ln3406_7_fu_1101_p1;
wire   [9:0] a_53_fu_1093_p3;
wire   [11:0] shl_ln3410_9_fu_1127_p3;
wire   [11:0] b_9_fu_1135_p2;
wire   [31:0] c_27_fu_1105_p3;
wire   [31:0] zext_ln3399_17_fu_1141_p1;
wire   [0:0] icmp_ln3411_9_fu_1149_p2;
wire   [29:0] or_ln3399_9_fu_1112_p3;
wire   [29:0] zext_ln3399_18_fu_1145_p1;
wire   [10:0] a_54_fu_1119_p3;
wire   [0:0] xor_ln3411_9_fu_1155_p2;
wire   [29:0] c_28_fu_1161_p2;
wire   [10:0] a_55_fu_1167_p2;
wire   [29:0] c_29_fu_1173_p3;
wire   [12:0] shl_ln3410_s_fu_1200_p3;
wire   [31:0] c_30_fu_1193_p3;
wire   [31:0] zext_ln3399_19_fu_1214_p1;
wire   [0:0] icmp_ln3411_10_fu_1218_p2;
wire    ap_CS_fsm_state3;
wire   [29:0] or_ln3399_s_fu_1233_p3;
wire   [29:0] zext_ln3399_20_fu_1246_p1;
wire   [11:0] a_57_fu_1239_p3;
wire   [29:0] c_31_fu_1249_p2;
wire   [11:0] a_58_fu_1255_p2;
wire   [29:0] c_32_fu_1261_p3;
wire   [27:0] trunc_ln3406_9_fu_1275_p1;
wire   [11:0] a_59_fu_1268_p3;
wire   [13:0] shl_ln3410_10_fu_1301_p3;
wire   [13:0] b_11_fu_1309_p2;
wire   [31:0] c_33_fu_1279_p3;
wire   [31:0] zext_ln3399_21_fu_1315_p1;
wire   [0:0] icmp_ln3411_11_fu_1323_p2;
wire   [29:0] or_ln3399_1_fu_1286_p3;
wire   [29:0] zext_ln3399_22_fu_1319_p1;
wire   [12:0] a_60_fu_1293_p3;
wire   [0:0] xor_ln3411_11_fu_1329_p2;
wire   [29:0] c_34_fu_1335_p2;
wire   [12:0] a_61_fu_1341_p2;
wire   [29:0] c_35_fu_1347_p3;
wire   [27:0] trunc_ln3406_10_fu_1363_p1;
wire   [12:0] a_62_fu_1355_p3;
wire   [14:0] shl_ln3410_11_fu_1389_p3;
wire   [14:0] b_12_fu_1397_p2;
wire   [31:0] c_36_fu_1367_p3;
wire   [31:0] zext_ln3399_23_fu_1403_p1;
wire   [0:0] icmp_ln3411_12_fu_1411_p2;
wire   [29:0] or_ln3399_10_fu_1374_p3;
wire   [29:0] zext_ln3399_24_fu_1407_p1;
wire   [13:0] a_63_fu_1381_p3;
wire   [0:0] xor_ln3411_12_fu_1417_p2;
wire   [29:0] c_37_fu_1423_p2;
wire   [13:0] a_64_fu_1429_p2;
wire   [29:0] c_38_fu_1435_p3;
wire   [27:0] trunc_ln3406_11_fu_1451_p1;
wire   [13:0] a_65_fu_1443_p3;
wire   [15:0] shl_ln3410_12_fu_1477_p3;
wire   [15:0] b_13_fu_1485_p2;
wire   [31:0] c_39_fu_1455_p3;
wire   [31:0] zext_ln3399_25_fu_1491_p1;
wire   [0:0] icmp_ln3411_13_fu_1499_p2;
wire   [29:0] or_ln3399_11_fu_1462_p3;
wire   [29:0] zext_ln3399_26_fu_1495_p1;
wire   [14:0] a_66_fu_1469_p3;
wire   [0:0] xor_ln3411_13_fu_1505_p2;
wire   [29:0] c_40_fu_1511_p2;
wire   [14:0] a_67_fu_1517_p2;
wire   [29:0] c_41_fu_1523_p3;
wire   [1:0] r_V_14_fu_1230_p1;
wire   [14:0] a_68_fu_1531_p3;
wire   [16:0] shl_ln3410_13_fu_1555_p3;
wire   [16:0] b_14_fu_1563_p2;
wire   [31:0] c_42_fu_1539_p3;
wire   [31:0] zext_ln3399_27_fu_1569_p1;
wire   [0:0] icmp_ln3411_14_fu_1573_p2;
wire   [15:0] a_69_fu_1547_p3;
wire   [0:0] xor_ln3411_14_fu_1579_p2;
wire   [15:0] or_ln3414_fu_1585_p2;
reg   [2:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 3'd1;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        a_41_reg_1604 <= a_41_fu_654_p3;
        b_5_reg_1619[7 : 2] <= b_5_fu_692_p2[7 : 2];
        icmp_ln3411_5_reg_1624 <= icmp_ln3411_5_fu_702_p2;
        r_V_10_reg_1653 <= {{value_r[9:8]}};
        r_V_11_reg_1659 <= {{value_r[7:6]}};
        r_V_12_reg_1665 <= {{value_r[5:4]}};
        r_V_13_reg_1671 <= {{value_r[3:2]}};
        r_V_3_reg_1614 <= {{value_r[19:18]}};
        r_V_6_reg_1629 <= {{value_r[17:16]}};
        r_V_7_reg_1635 <= {{value_r[15:14]}};
        r_V_8_reg_1641 <= {{value_r[13:12]}};
        r_V_9_reg_1647 <= {{value_r[11:10]}};
        trunc_ln3406_3_reg_1609 <= trunc_ln3406_3_fu_662_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        a_56_reg_1677 <= a_56_fu_1181_p3;
        b_10_reg_1687[12 : 2] <= b_10_fu_1208_p2[12 : 2];
        trunc_ln3406_8_reg_1682 <= trunc_ln3406_8_fu_1189_p1;
        xor_ln3411_10_reg_1692 <= xor_ln3411_10_fu_1224_p2;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign a_28_fu_248_p2 = (2'd1 | a_fu_204_p3);

assign a_29_fu_262_p3 = ((xor_ln3411_fu_236_p2[0:0] == 1'b1) ? a_28_fu_248_p2 : a_fu_204_p3);

assign a_30_fu_292_p3 = {{a_29_fu_262_p3}, {1'd0}};

assign a_31_fu_340_p2 = (3'd1 | a_30_fu_292_p3);

assign a_32_fu_354_p3 = ((xor_ln3411_1_fu_328_p2[0:0] == 1'b1) ? a_31_fu_340_p2 : a_30_fu_292_p3);

assign a_33_fu_392_p3 = {{a_32_fu_354_p3}, {1'd0}};

assign a_34_fu_440_p2 = (4'd1 | a_33_fu_392_p3);

assign a_35_fu_454_p3 = ((xor_ln3411_2_fu_428_p2[0:0] == 1'b1) ? a_34_fu_440_p2 : a_33_fu_392_p3);

assign a_36_fu_492_p3 = {{a_35_fu_454_p3}, {1'd0}};

assign a_37_fu_540_p2 = (5'd1 | a_36_fu_492_p3);

assign a_38_fu_554_p3 = ((xor_ln3411_3_fu_528_p2[0:0] == 1'b1) ? a_37_fu_540_p2 : a_36_fu_492_p3);

assign a_39_fu_592_p3 = {{a_38_fu_554_p3}, {1'd0}};

assign a_40_fu_640_p2 = (6'd1 | a_39_fu_592_p3);

assign a_41_fu_654_p3 = ((xor_ln3411_4_fu_628_p2[0:0] == 1'b1) ? a_40_fu_640_p2 : a_39_fu_592_p3);

assign a_42_fu_794_p3 = {{a_41_reg_1604}, {1'd0}};

assign a_43_fu_815_p2 = (7'd1 | a_42_fu_794_p3);

assign a_44_fu_829_p3 = ((xor_ln3411_5_fu_804_p2[0:0] == 1'b1) ? a_43_fu_815_p2 : a_42_fu_794_p3);

assign a_45_fu_855_p3 = {{a_44_fu_829_p3}, {1'd0}};

assign a_46_fu_903_p2 = (8'd1 | a_45_fu_855_p3);

assign a_47_fu_917_p3 = ((xor_ln3411_6_fu_891_p2[0:0] == 1'b1) ? a_46_fu_903_p2 : a_45_fu_855_p3);

assign a_48_fu_943_p3 = {{a_47_fu_917_p3}, {1'd0}};

assign a_49_fu_991_p2 = (9'd1 | a_48_fu_943_p3);

assign a_50_fu_1005_p3 = ((xor_ln3411_7_fu_979_p2[0:0] == 1'b1) ? a_49_fu_991_p2 : a_48_fu_943_p3);

assign a_51_fu_1031_p3 = {{a_50_fu_1005_p3}, {1'd0}};

assign a_52_fu_1079_p2 = (10'd1 | a_51_fu_1031_p3);

assign a_53_fu_1093_p3 = ((xor_ln3411_8_fu_1067_p2[0:0] == 1'b1) ? a_52_fu_1079_p2 : a_51_fu_1031_p3);

assign a_54_fu_1119_p3 = {{a_53_fu_1093_p3}, {1'd0}};

assign a_55_fu_1167_p2 = (11'd1 | a_54_fu_1119_p3);

assign a_56_fu_1181_p3 = ((xor_ln3411_9_fu_1155_p2[0:0] == 1'b1) ? a_55_fu_1167_p2 : a_54_fu_1119_p3);

assign a_57_fu_1239_p3 = {{a_56_reg_1677}, {1'd0}};

assign a_58_fu_1255_p2 = (12'd1 | a_57_fu_1239_p3);

assign a_59_fu_1268_p3 = ((xor_ln3411_10_reg_1692[0:0] == 1'b1) ? a_58_fu_1255_p2 : a_57_fu_1239_p3);

assign a_60_fu_1293_p3 = {{a_59_fu_1268_p3}, {1'd0}};

assign a_61_fu_1341_p2 = (13'd1 | a_60_fu_1293_p3);

assign a_62_fu_1355_p3 = ((xor_ln3411_11_fu_1329_p2[0:0] == 1'b1) ? a_61_fu_1341_p2 : a_60_fu_1293_p3);

assign a_63_fu_1381_p3 = {{a_62_fu_1355_p3}, {1'd0}};

assign a_64_fu_1429_p2 = (14'd1 | a_63_fu_1381_p3);

assign a_65_fu_1443_p3 = ((xor_ln3411_12_fu_1417_p2[0:0] == 1'b1) ? a_64_fu_1429_p2 : a_63_fu_1381_p3);

assign a_66_fu_1469_p3 = {{a_65_fu_1443_p3}, {1'd0}};

assign a_67_fu_1517_p2 = (15'd1 | a_66_fu_1469_p3);

assign a_68_fu_1531_p3 = ((xor_ln3411_13_fu_1505_p2[0:0] == 1'b1) ? a_67_fu_1517_p2 : a_66_fu_1469_p3);

assign a_69_fu_1547_p3 = {{a_68_fu_1531_p3}, {1'd0}};

assign a_fu_204_p3 = {{tmp_fu_196_p3}, {1'd0}};

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_return = ((xor_ln3411_14_fu_1579_p2[0:0] == 1'b1) ? or_ln3414_fu_1585_p2 : a_69_fu_1547_p3);

assign b_10_fu_1208_p2 = (shl_ln3410_s_fu_1200_p3 | 13'd1);

assign b_11_fu_1309_p2 = (shl_ln3410_10_fu_1301_p3 | 14'd1);

assign b_12_fu_1397_p2 = (shl_ln3410_11_fu_1389_p3 | 15'd1);

assign b_13_fu_1485_p2 = (shl_ln3410_12_fu_1477_p3 | 16'd1);

assign b_14_fu_1563_p2 = (shl_ln3410_13_fu_1555_p3 | 17'd1);

assign b_1_fu_308_p2 = (shl_ln3410_1_fu_300_p3 | 4'd1);

assign b_2_fu_408_p2 = (shl_ln3410_2_fu_400_p3 | 5'd1);

assign b_3_fu_508_p2 = (shl_ln3410_3_fu_500_p3 | 6'd1);

assign b_4_fu_608_p2 = (shl_ln3410_4_fu_600_p3 | 7'd1);

assign b_5_fu_692_p2 = (shl_ln3410_5_fu_684_p3 | 8'd1);

assign b_6_fu_871_p2 = (shl_ln3410_6_fu_863_p3 | 9'd1);

assign b_7_fu_959_p2 = (shl_ln3410_7_fu_951_p3 | 10'd1);

assign b_8_fu_1047_p2 = (shl_ln3410_8_fu_1039_p3 | 11'd1);

assign b_9_fu_1135_p2 = (shl_ln3410_9_fu_1127_p3 | 12'd1);

assign b_fu_220_p2 = (shl_ln_fu_212_p3 | 3'd1);

assign c_10_fu_534_p2 = (or_ln3399_3_fu_484_p3 - zext_ln3399_6_fu_518_p1);

assign c_11_fu_546_p3 = ((xor_ln3411_3_fu_528_p2[0:0] == 1'b1) ? c_10_fu_534_p2 : or_ln3399_3_fu_484_p3);

assign c_12_fu_576_p3 = {{c_11_fu_546_p3}, {r_V_2_fu_566_p4}};

assign c_13_fu_634_p2 = (or_ln3399_4_fu_584_p3 - zext_ln3399_8_fu_618_p1);

assign c_14_fu_646_p3 = ((xor_ln3411_4_fu_628_p2[0:0] == 1'b1) ? c_13_fu_634_p2 : or_ln3399_4_fu_584_p3);

assign c_15_fu_676_p3 = {{c_14_fu_646_p3}, {r_V_3_fu_666_p4}};

assign c_16_fu_809_p2 = (or_ln3399_5_fu_788_p3 - zext_ln3399_10_fu_801_p1);

assign c_17_fu_821_p3 = ((xor_ln3411_5_fu_804_p2[0:0] == 1'b1) ? c_16_fu_809_p2 : or_ln3399_5_fu_788_p3);

assign c_18_fu_841_p3 = {{c_17_fu_821_p3}, {r_V_6_reg_1629}};

assign c_19_fu_897_p2 = (or_ln3399_6_fu_848_p3 - zext_ln3399_12_fu_881_p1);

assign c_1_fu_242_p2 = (zext_ln3406_fu_184_p1 - zext_ln3399_fu_226_p1);

assign c_20_fu_909_p3 = ((xor_ln3411_6_fu_891_p2[0:0] == 1'b1) ? c_19_fu_897_p2 : or_ln3399_6_fu_848_p3);

assign c_21_fu_929_p3 = {{c_20_fu_909_p3}, {r_V_7_reg_1635}};

assign c_22_fu_985_p2 = (or_ln3399_7_fu_936_p3 - zext_ln3399_14_fu_969_p1);

assign c_23_fu_997_p3 = ((xor_ln3411_7_fu_979_p2[0:0] == 1'b1) ? c_22_fu_985_p2 : or_ln3399_7_fu_936_p3);

assign c_24_fu_1017_p3 = {{c_23_fu_997_p3}, {r_V_8_reg_1641}};

assign c_25_fu_1073_p2 = (or_ln3399_8_fu_1024_p3 - zext_ln3399_16_fu_1057_p1);

assign c_26_fu_1085_p3 = ((xor_ln3411_8_fu_1067_p2[0:0] == 1'b1) ? c_25_fu_1073_p2 : or_ln3399_8_fu_1024_p3);

assign c_27_fu_1105_p3 = {{c_26_fu_1085_p3}, {r_V_9_reg_1647}};

assign c_28_fu_1161_p2 = (or_ln3399_9_fu_1112_p3 - zext_ln3399_18_fu_1145_p1);

assign c_29_fu_1173_p3 = ((xor_ln3411_9_fu_1155_p2[0:0] == 1'b1) ? c_28_fu_1161_p2 : or_ln3399_9_fu_1112_p3);

assign c_2_fu_254_p3 = ((xor_ln3411_fu_236_p2[0:0] == 1'b1) ? c_1_fu_242_p2 : zext_ln3406_fu_184_p1);

assign c_30_fu_1193_p3 = {{c_29_fu_1173_p3}, {r_V_10_reg_1653}};

assign c_31_fu_1249_p2 = (or_ln3399_s_fu_1233_p3 - zext_ln3399_20_fu_1246_p1);

assign c_32_fu_1261_p3 = ((xor_ln3411_10_reg_1692[0:0] == 1'b1) ? c_31_fu_1249_p2 : or_ln3399_s_fu_1233_p3);

assign c_33_fu_1279_p3 = {{c_32_fu_1261_p3}, {r_V_11_reg_1659}};

assign c_34_fu_1335_p2 = (or_ln3399_1_fu_1286_p3 - zext_ln3399_22_fu_1319_p1);

assign c_35_fu_1347_p3 = ((xor_ln3411_11_fu_1329_p2[0:0] == 1'b1) ? c_34_fu_1335_p2 : or_ln3399_1_fu_1286_p3);

assign c_36_fu_1367_p3 = {{c_35_fu_1347_p3}, {r_V_12_reg_1665}};

assign c_37_fu_1423_p2 = (or_ln3399_10_fu_1374_p3 - zext_ln3399_24_fu_1407_p1);

assign c_38_fu_1435_p3 = ((xor_ln3411_12_fu_1417_p2[0:0] == 1'b1) ? c_37_fu_1423_p2 : or_ln3399_10_fu_1374_p3);

assign c_39_fu_1455_p3 = {{c_38_fu_1435_p3}, {r_V_13_reg_1671}};

assign c_3_fu_280_p3 = {{c_2_fu_254_p3}, {r_V_4_fu_270_p4}};

assign c_40_fu_1511_p2 = (or_ln3399_11_fu_1462_p3 - zext_ln3399_26_fu_1495_p1);

assign c_41_fu_1523_p3 = ((xor_ln3411_13_fu_1505_p2[0:0] == 1'b1) ? c_40_fu_1511_p2 : or_ln3399_11_fu_1462_p3);

assign c_42_fu_1539_p3 = {{c_41_fu_1523_p3}, {r_V_14_fu_1230_p1}};

assign c_4_fu_334_p2 = ($signed(sext_ln3399_fu_288_p1) - $signed(zext_ln3399_2_fu_318_p1));

assign c_5_fu_346_p3 = ((xor_ln3411_1_fu_328_p2[0:0] == 1'b1) ? c_4_fu_334_p2 : sext_ln3399_fu_288_p1);

assign c_6_fu_376_p3 = {{c_5_fu_346_p3}, {r_V_5_fu_366_p4}};

assign c_7_fu_434_p2 = (or_ln3399_2_fu_384_p3 - zext_ln3399_4_fu_418_p1);

assign c_8_fu_446_p3 = ((xor_ln3411_2_fu_428_p2[0:0] == 1'b1) ? c_7_fu_434_p2 : or_ln3399_2_fu_384_p3);

assign c_9_fu_476_p3 = {{c_8_fu_446_p3}, {r_V_1_fu_466_p4}};

assign c_fu_188_p3 = {{1'd0}, {r_V_fu_174_p4}};

assign icmp_ln3411_10_fu_1218_p2 = ((c_30_fu_1193_p3 < zext_ln3399_19_fu_1214_p1) ? 1'b1 : 1'b0);

assign icmp_ln3411_11_fu_1323_p2 = ((c_33_fu_1279_p3 < zext_ln3399_21_fu_1315_p1) ? 1'b1 : 1'b0);

assign icmp_ln3411_12_fu_1411_p2 = ((c_36_fu_1367_p3 < zext_ln3399_23_fu_1403_p1) ? 1'b1 : 1'b0);

assign icmp_ln3411_13_fu_1499_p2 = ((c_39_fu_1455_p3 < zext_ln3399_25_fu_1491_p1) ? 1'b1 : 1'b0);

assign icmp_ln3411_14_fu_1573_p2 = ((c_42_fu_1539_p3 < zext_ln3399_27_fu_1569_p1) ? 1'b1 : 1'b0);

assign icmp_ln3411_1_fu_322_p2 = ((c_3_fu_280_p3 < zext_ln3399_1_fu_314_p1) ? 1'b1 : 1'b0);

assign icmp_ln3411_2_fu_422_p2 = ((c_6_fu_376_p3 < zext_ln3399_3_fu_414_p1) ? 1'b1 : 1'b0);

assign icmp_ln3411_3_fu_522_p2 = ((c_9_fu_476_p3 < zext_ln3399_5_fu_514_p1) ? 1'b1 : 1'b0);

assign icmp_ln3411_4_fu_622_p2 = ((c_12_fu_576_p3 < zext_ln3399_7_fu_614_p1) ? 1'b1 : 1'b0);

assign icmp_ln3411_5_fu_702_p2 = ((c_15_fu_676_p3 < zext_ln3399_9_fu_698_p1) ? 1'b1 : 1'b0);

assign icmp_ln3411_6_fu_885_p2 = ((c_18_fu_841_p3 < zext_ln3399_11_fu_877_p1) ? 1'b1 : 1'b0);

assign icmp_ln3411_7_fu_973_p2 = ((c_21_fu_929_p3 < zext_ln3399_13_fu_965_p1) ? 1'b1 : 1'b0);

assign icmp_ln3411_8_fu_1061_p2 = ((c_24_fu_1017_p3 < zext_ln3399_15_fu_1053_p1) ? 1'b1 : 1'b0);

assign icmp_ln3411_9_fu_1149_p2 = ((c_27_fu_1105_p3 < zext_ln3399_17_fu_1141_p1) ? 1'b1 : 1'b0);

assign icmp_ln3411_fu_230_p2 = ((c_fu_188_p3 < b_fu_220_p2) ? 1'b1 : 1'b0);

assign or_ln3399_10_fu_1374_p3 = {{trunc_ln3406_10_fu_1363_p1}, {r_V_12_reg_1665}};

assign or_ln3399_11_fu_1462_p3 = {{trunc_ln3406_11_fu_1451_p1}, {r_V_13_reg_1671}};

assign or_ln3399_1_fu_1286_p3 = {{trunc_ln3406_9_fu_1275_p1}, {r_V_11_reg_1659}};

assign or_ln3399_2_fu_384_p3 = {{trunc_ln3406_fu_362_p1}, {r_V_5_fu_366_p4}};

assign or_ln3399_3_fu_484_p3 = {{trunc_ln3406_1_fu_462_p1}, {r_V_1_fu_466_p4}};

assign or_ln3399_4_fu_584_p3 = {{trunc_ln3406_2_fu_562_p1}, {r_V_2_fu_566_p4}};

assign or_ln3399_5_fu_788_p3 = {{trunc_ln3406_3_reg_1609}, {r_V_3_reg_1614}};

assign or_ln3399_6_fu_848_p3 = {{trunc_ln3406_4_fu_837_p1}, {r_V_6_reg_1629}};

assign or_ln3399_7_fu_936_p3 = {{trunc_ln3406_5_fu_925_p1}, {r_V_7_reg_1635}};

assign or_ln3399_8_fu_1024_p3 = {{trunc_ln3406_6_fu_1013_p1}, {r_V_8_reg_1641}};

assign or_ln3399_9_fu_1112_p3 = {{trunc_ln3406_7_fu_1101_p1}, {r_V_9_reg_1647}};

assign or_ln3399_s_fu_1233_p3 = {{trunc_ln3406_8_reg_1682}, {r_V_10_reg_1653}};

assign or_ln3414_fu_1585_p2 = (16'd1 | a_69_fu_1547_p3);

assign r_V_14_fu_1230_p1 = value_r[1:0];

assign r_V_1_fu_466_p4 = {{value_r[23:22]}};

assign r_V_2_fu_566_p4 = {{value_r[21:20]}};

assign r_V_3_fu_666_p4 = {{value_r[19:18]}};

assign r_V_4_fu_270_p4 = {{value_r[27:26]}};

assign r_V_5_fu_366_p4 = {{value_r[25:24]}};

assign r_V_fu_174_p4 = {{value_r[29:28]}};

assign sext_ln3399_fu_288_p1 = c_3_fu_280_p3;

assign shl_ln3410_10_fu_1301_p3 = {{a_59_fu_1268_p3}, {2'd0}};

assign shl_ln3410_11_fu_1389_p3 = {{a_62_fu_1355_p3}, {2'd0}};

assign shl_ln3410_12_fu_1477_p3 = {{a_65_fu_1443_p3}, {2'd0}};

assign shl_ln3410_13_fu_1555_p3 = {{a_68_fu_1531_p3}, {2'd0}};

assign shl_ln3410_1_fu_300_p3 = {{a_29_fu_262_p3}, {2'd0}};

assign shl_ln3410_2_fu_400_p3 = {{a_32_fu_354_p3}, {2'd0}};

assign shl_ln3410_3_fu_500_p3 = {{a_35_fu_454_p3}, {2'd0}};

assign shl_ln3410_4_fu_600_p3 = {{a_38_fu_554_p3}, {2'd0}};

assign shl_ln3410_5_fu_684_p3 = {{a_41_fu_654_p3}, {2'd0}};

assign shl_ln3410_6_fu_863_p3 = {{a_44_fu_829_p3}, {2'd0}};

assign shl_ln3410_7_fu_951_p3 = {{a_47_fu_917_p3}, {2'd0}};

assign shl_ln3410_8_fu_1039_p3 = {{a_50_fu_1005_p3}, {2'd0}};

assign shl_ln3410_9_fu_1127_p3 = {{a_53_fu_1093_p3}, {2'd0}};

assign shl_ln3410_s_fu_1200_p3 = {{a_56_fu_1181_p3}, {2'd0}};

assign shl_ln_fu_212_p3 = {{tmp_fu_196_p3}, {2'd0}};

assign tmp_fu_196_p3 = value_r[32'd30];

assign trunc_ln3406_10_fu_1363_p1 = c_35_fu_1347_p3[27:0];

assign trunc_ln3406_11_fu_1451_p1 = c_38_fu_1435_p3[27:0];

assign trunc_ln3406_1_fu_462_p1 = c_8_fu_446_p3[27:0];

assign trunc_ln3406_2_fu_562_p1 = c_11_fu_546_p3[27:0];

assign trunc_ln3406_3_fu_662_p1 = c_14_fu_646_p3[27:0];

assign trunc_ln3406_4_fu_837_p1 = c_17_fu_821_p3[27:0];

assign trunc_ln3406_5_fu_925_p1 = c_20_fu_909_p3[27:0];

assign trunc_ln3406_6_fu_1013_p1 = c_23_fu_997_p3[27:0];

assign trunc_ln3406_7_fu_1101_p1 = c_26_fu_1085_p3[27:0];

assign trunc_ln3406_8_fu_1189_p1 = c_29_fu_1173_p3[27:0];

assign trunc_ln3406_9_fu_1275_p1 = c_32_fu_1261_p3[27:0];

assign trunc_ln3406_fu_362_p1 = c_5_fu_346_p3[27:0];

assign xor_ln3411_10_fu_1224_p2 = (icmp_ln3411_10_fu_1218_p2 ^ 1'd1);

assign xor_ln3411_11_fu_1329_p2 = (icmp_ln3411_11_fu_1323_p2 ^ 1'd1);

assign xor_ln3411_12_fu_1417_p2 = (icmp_ln3411_12_fu_1411_p2 ^ 1'd1);

assign xor_ln3411_13_fu_1505_p2 = (icmp_ln3411_13_fu_1499_p2 ^ 1'd1);

assign xor_ln3411_14_fu_1579_p2 = (icmp_ln3411_14_fu_1573_p2 ^ 1'd1);

assign xor_ln3411_1_fu_328_p2 = (icmp_ln3411_1_fu_322_p2 ^ 1'd1);

assign xor_ln3411_2_fu_428_p2 = (icmp_ln3411_2_fu_422_p2 ^ 1'd1);

assign xor_ln3411_3_fu_528_p2 = (icmp_ln3411_3_fu_522_p2 ^ 1'd1);

assign xor_ln3411_4_fu_628_p2 = (icmp_ln3411_4_fu_622_p2 ^ 1'd1);

assign xor_ln3411_5_fu_804_p2 = (icmp_ln3411_5_reg_1624 ^ 1'd1);

assign xor_ln3411_6_fu_891_p2 = (icmp_ln3411_6_fu_885_p2 ^ 1'd1);

assign xor_ln3411_7_fu_979_p2 = (icmp_ln3411_7_fu_973_p2 ^ 1'd1);

assign xor_ln3411_8_fu_1067_p2 = (icmp_ln3411_8_fu_1061_p2 ^ 1'd1);

assign xor_ln3411_9_fu_1155_p2 = (icmp_ln3411_9_fu_1149_p2 ^ 1'd1);

assign xor_ln3411_fu_236_p2 = (icmp_ln3411_fu_230_p2 ^ 1'd1);

assign zext_ln3399_10_fu_801_p1 = b_5_reg_1619;

assign zext_ln3399_11_fu_877_p1 = b_6_fu_871_p2;

assign zext_ln3399_12_fu_881_p1 = b_6_fu_871_p2;

assign zext_ln3399_13_fu_965_p1 = b_7_fu_959_p2;

assign zext_ln3399_14_fu_969_p1 = b_7_fu_959_p2;

assign zext_ln3399_15_fu_1053_p1 = b_8_fu_1047_p2;

assign zext_ln3399_16_fu_1057_p1 = b_8_fu_1047_p2;

assign zext_ln3399_17_fu_1141_p1 = b_9_fu_1135_p2;

assign zext_ln3399_18_fu_1145_p1 = b_9_fu_1135_p2;

assign zext_ln3399_19_fu_1214_p1 = b_10_fu_1208_p2;

assign zext_ln3399_1_fu_314_p1 = b_1_fu_308_p2;

assign zext_ln3399_20_fu_1246_p1 = b_10_reg_1687;

assign zext_ln3399_21_fu_1315_p1 = b_11_fu_1309_p2;

assign zext_ln3399_22_fu_1319_p1 = b_11_fu_1309_p2;

assign zext_ln3399_23_fu_1403_p1 = b_12_fu_1397_p2;

assign zext_ln3399_24_fu_1407_p1 = b_12_fu_1397_p2;

assign zext_ln3399_25_fu_1491_p1 = b_13_fu_1485_p2;

assign zext_ln3399_26_fu_1495_p1 = b_13_fu_1485_p2;

assign zext_ln3399_27_fu_1569_p1 = b_14_fu_1563_p2;

assign zext_ln3399_2_fu_318_p1 = b_1_fu_308_p2;

assign zext_ln3399_3_fu_414_p1 = b_2_fu_408_p2;

assign zext_ln3399_4_fu_418_p1 = b_2_fu_408_p2;

assign zext_ln3399_5_fu_514_p1 = b_3_fu_508_p2;

assign zext_ln3399_6_fu_518_p1 = b_3_fu_508_p2;

assign zext_ln3399_7_fu_614_p1 = b_4_fu_608_p2;

assign zext_ln3399_8_fu_618_p1 = b_4_fu_608_p2;

assign zext_ln3399_9_fu_698_p1 = b_5_fu_692_p2;

assign zext_ln3399_fu_226_p1 = b_fu_220_p2;

assign zext_ln3406_fu_184_p1 = r_V_fu_174_p4;

always @ (posedge ap_clk) begin
    b_5_reg_1619[1:0] <= 2'b01;
    b_10_reg_1687[1:0] <= 2'b01;
end

endmodule //face_detect_int_sqrt
