

================================================================
== Vitis HLS Report for 'MultiPixStream2Bytes_Pipeline_VITIS_LOOP_549_5'
================================================================
* Date:           Sat Dec 17 00:27:25 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  1.644 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max   | min |  max  |   Type  |
    +---------+---------+-----------+----------+-----+-------+---------+
    |        4|    32772|  13.332 ns|  0.109 ms|    4|  32772|       no|
    +---------+---------+-----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- VITIS_LOOP_549_5  |        2|    32770|         6|          4|          4|  0 ~ 8192|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      84|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     216|    -|
|Register         |        -|     -|     155|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     155|     300|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |x_6_fu_273_p2                     |         +|   0|  0|  20|          13|           1|
    |ap_block_pp0_stage0_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage3_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage1_iter0  |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage2_iter0  |       and|   0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage3_iter0  |       and|   0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_condition_241                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_443                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_446                  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op36_read_state2     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op49_read_state3     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op56_read_state4     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op63_read_state5     |       and|   0|  0|   2|           1|           1|
    |cmp119_fu_283_p2                  |      icmp|   0|  0|  12|          14|          14|
    |icmp_ln549_fu_267_p2              |      icmp|   0|  0|  12|          13|          13|
    |ap_block_pp0_stage1_01001         |        or|   0|  0|   2|           1|           1|
    |or_ln554_1_fu_304_p2              |        or|   0|  0|   2|           1|           1|
    |or_ln554_2_fu_308_p2              |        or|   0|  0|   2|           1|           1|
    |or_ln554_3_fu_312_p2              |        or|   0|  0|   2|           1|           1|
    |or_ln554_fu_289_p2                |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  84|          60|          49|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                  |  26|          5|    1|          5|
    |ap_done_int                                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                    |   9|          2|    1|          2|
    |ap_phi_mux_pix_val_V_78_phi_fu_228_p4      |   9|          2|    8|         16|
    |ap_phi_mux_pix_val_V_79_phi_fu_218_p4      |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter0_pix_val_V_24_reg_163  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter0_pix_val_V_25_reg_153  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter1_pix_val_V_36_reg_184  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter1_pix_val_V_37_reg_173  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter1_pix_val_V_54_reg_205  |  14|          3|    8|         24|
    |ap_phi_reg_pp0_iter1_pix_val_V_55_reg_195  |  14|          3|    8|         24|
    |ap_phi_reg_pp0_iter1_pix_val_V_78_reg_225  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter1_pix_val_V_79_reg_215  |   9|          2|    8|         16|
    |ap_sig_allocacmp_x                         |   9|          2|   13|         26|
    |bytePlanes_plane01_blk_n                   |   9|          2|    1|          2|
    |img_blk_n                                  |   9|          2|    1|          2|
    |pix_val_V_8_fu_84                          |   9|          2|    8|         16|
    |pix_val_V_9_fu_88                          |   9|          2|    8|         16|
    |x_1_fu_80                                  |   9|          2|   13|         26|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      | 216|         47|  129|        277|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                  |   4|   0|    4|          0|
    |ap_done_reg                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter0_pix_val_V_24_reg_163  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter0_pix_val_V_25_reg_153  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter0_pix_val_V_36_reg_184  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter0_pix_val_V_37_reg_173  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_pix_val_V_36_reg_184  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_pix_val_V_37_reg_173  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_pix_val_V_54_reg_205  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_pix_val_V_55_reg_195  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_pix_val_V_78_reg_225  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_pix_val_V_79_reg_215  |   8|   0|    8|          0|
    |cmp119_reg_417                             |   1|   0|    1|          0|
    |icmp_ln549_reg_413                         |   1|   0|    1|          0|
    |icmp_ln549_reg_413_pp0_iter1_reg           |   1|   0|    1|          0|
    |or_ln554_1_reg_438                         |   1|   0|    1|          0|
    |or_ln554_2_reg_442                         |   1|   0|    1|          0|
    |or_ln554_3_reg_446                         |   1|   0|    1|          0|
    |or_ln554_reg_424                           |   1|   0|    1|          0|
    |pix_val_V_24_reg_163                       |   8|   0|    8|          0|
    |pix_val_V_25_reg_153                       |   8|   0|    8|          0|
    |pix_val_V_36_reg_184                       |   8|   0|    8|          0|
    |pix_val_V_37_reg_173                       |   8|   0|    8|          0|
    |pix_val_V_8_fu_84                          |   8|   0|    8|          0|
    |pix_val_V_9_fu_88                          |   8|   0|    8|          0|
    |x_1_fu_80                                  |  13|   0|   13|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      | 155|   0|  155|          0|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------------+-----+-----+------------+------------------------------------------------+--------------+
|             RTL Ports             | Dir | Bits|  Protocol  |                  Source Object                 |    C Type    |
+-----------------------------------+-----+-----+------------+------------------------------------------------+--------------+
|ap_clk                             |   in|    1|  ap_ctrl_hs|  MultiPixStream2Bytes_Pipeline_VITIS_LOOP_549_5|  return value|
|ap_rst                             |   in|    1|  ap_ctrl_hs|  MultiPixStream2Bytes_Pipeline_VITIS_LOOP_549_5|  return value|
|ap_start                           |   in|    1|  ap_ctrl_hs|  MultiPixStream2Bytes_Pipeline_VITIS_LOOP_549_5|  return value|
|ap_done                            |  out|    1|  ap_ctrl_hs|  MultiPixStream2Bytes_Pipeline_VITIS_LOOP_549_5|  return value|
|ap_idle                            |  out|    1|  ap_ctrl_hs|  MultiPixStream2Bytes_Pipeline_VITIS_LOOP_549_5|  return value|
|ap_ready                           |  out|    1|  ap_ctrl_hs|  MultiPixStream2Bytes_Pipeline_VITIS_LOOP_549_5|  return value|
|img_dout                           |   in|   24|     ap_fifo|                                             img|       pointer|
|img_num_data_valid                 |   in|    2|     ap_fifo|                                             img|       pointer|
|img_fifo_cap                       |   in|    2|     ap_fifo|                                             img|       pointer|
|img_empty_n                        |   in|    1|     ap_fifo|                                             img|       pointer|
|img_read                           |  out|    1|     ap_fifo|                                             img|       pointer|
|pix_val_V_3                        |   in|    8|     ap_none|                                     pix_val_V_3|        scalar|
|pix_val_V_2                        |   in|    8|     ap_none|                                     pix_val_V_2|        scalar|
|trunc_ln534_1                      |   in|   13|     ap_none|                                   trunc_ln534_1|        scalar|
|bytePlanes_plane01_din             |  out|   64|     ap_fifo|                              bytePlanes_plane01|       pointer|
|bytePlanes_plane01_num_data_valid  |   in|   11|     ap_fifo|                              bytePlanes_plane01|       pointer|
|bytePlanes_plane01_fifo_cap        |   in|   11|     ap_fifo|                              bytePlanes_plane01|       pointer|
|bytePlanes_plane01_full_n          |   in|    1|     ap_fifo|                              bytePlanes_plane01|       pointer|
|bytePlanes_plane01_write           |  out|    1|     ap_fifo|                              bytePlanes_plane01|       pointer|
|icmp_ln539                         |   in|    1|     ap_none|                                      icmp_ln539|        scalar|
|cmp121_2                           |   in|    1|     ap_none|                                        cmp121_2|        scalar|
|cmp121_1                           |   in|    1|     ap_none|                                        cmp121_1|        scalar|
|sub118_cast106                     |   in|   13|     ap_none|                                  sub118_cast106|        scalar|
|cmp121                             |   in|    1|     ap_none|                                          cmp121|        scalar|
|pix_val_V_9_out                    |  out|    8|      ap_vld|                                 pix_val_V_9_out|       pointer|
|pix_val_V_9_out_ap_vld             |  out|    1|      ap_vld|                                 pix_val_V_9_out|       pointer|
|pix_val_V_8_out                    |  out|    8|      ap_vld|                                 pix_val_V_8_out|       pointer|
|pix_val_V_8_out_ap_vld             |  out|    1|      ap_vld|                                 pix_val_V_8_out|       pointer|
+-----------------------------------+-----+-----+------------+------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 4, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.43>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%x_1 = alloca i32 1"   --->   Operation 9 'alloca' 'x_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%pix_val_V_8 = alloca i32 1"   --->   Operation 10 'alloca' 'pix_val_V_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%pix_val_V_9 = alloca i32 1"   --->   Operation 11 'alloca' 'pix_val_V_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%cmp121_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp121"   --->   Operation 12 'read' 'cmp121_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sub118_cast106_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %sub118_cast106"   --->   Operation 13 'read' 'sub118_cast106_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%cmp121_1_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp121_1"   --->   Operation 14 'read' 'cmp121_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%cmp121_2_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp121_2"   --->   Operation 15 'read' 'cmp121_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%icmp_ln539_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %icmp_ln539"   --->   Operation 16 'read' 'icmp_ln539_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln534_1_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %trunc_ln534_1"   --->   Operation 17 'read' 'trunc_ln534_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%pix_val_V_2_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %pix_val_V_2"   --->   Operation 18 'read' 'pix_val_V_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%pix_val_V_3_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %pix_val_V_3"   --->   Operation 19 'read' 'pix_val_V_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%sub118_cast106_cast = sext i13 %sub118_cast106_read"   --->   Operation 20 'sext' 'sub118_cast106_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %bytePlanes_plane01, i64 666, i64 8, i64 18446744073709551615"   --->   Operation 21 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %img, void @empty_33, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %bytePlanes_plane01, void @empty_33, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 %pix_val_V_3_read, i8 %pix_val_V_9"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 25 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 %pix_val_V_2_read, i8 %pix_val_V_8"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 26 [1/1] (0.42ns)   --->   "%store_ln0 = store i13 0, i13 %x_1"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body117"   --->   Operation 27 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%x = load i13 %x_1" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_1_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:549]   --->   Operation 28 'load' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.00ns)   --->   "%icmp_ln549 = icmp_eq  i13 %x, i13 %trunc_ln534_1_read" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_1_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:549]   --->   Operation 29 'icmp' 'icmp_ln549' <Predicate = true> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.82ns)   --->   "%x_6 = add i13 %x, i13 1" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_1_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:549]   --->   Operation 30 'add' 'x_6' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln549 = br i1 %icmp_ln549, void %for.body117.split, void %for.inc168.loopexit.exitStub" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_1_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:549]   --->   Operation 31 'br' 'br_ln549' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln549 = zext i13 %x" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_1_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:549]   --->   Operation 32 'zext' 'zext_ln549' <Predicate = (!icmp_ln549)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.00ns)   --->   "%cmp119 = icmp_slt  i14 %zext_ln549, i14 %sub118_cast106_cast" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_1_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:549]   --->   Operation 33 'icmp' 'cmp119' <Predicate = (!icmp_ln549)> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.28ns)   --->   "%or_ln554 = or i1 %cmp119, i1 %cmp121_read" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_1_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:554]   --->   Operation 34 'or' 'or_ln554' <Predicate = (!icmp_ln549)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.42ns)   --->   "%store_ln549 = store i13 %x_6, i13 %x_1" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_1_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:549]   --->   Operation 35 'store' 'store_ln549' <Predicate = (!icmp_ln549)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.21>
ST_2 : Operation 36 [1/1] (1.21ns)   --->   "%img_read = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P0A, i24 %img" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 36 'read' 'img_read' <Predicate = (!icmp_ln549 & or_ln554)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%pix_val_V_129 = trunc i24 %img_read" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 37 'trunc' 'pix_val_V_129' <Predicate = (!icmp_ln549 & or_ln554)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%pix_val_V_30 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %img_read, i32 8, i32 15" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 38 'partselect' 'pix_val_V_30' <Predicate = (!icmp_ln549 & or_ln554)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.42ns)   --->   "%br_ln555 = br void %for.inc152" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_1_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:555]   --->   Operation 39 'br' 'br_ln555' <Predicate = (!icmp_ln549 & or_ln554)> <Delay = 0.42>
ST_2 : Operation 40 [1/1] (0.28ns)   --->   "%or_ln554_1 = or i1 %cmp119, i1 %cmp121_1_read" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_1_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:554]   --->   Operation 40 'or' 'or_ln554_1' <Predicate = (!icmp_ln549)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.28ns)   --->   "%or_ln554_2 = or i1 %cmp119, i1 %cmp121_2_read" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_1_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:554]   --->   Operation 41 'or' 'or_ln554_2' <Predicate = (!icmp_ln549)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.28ns)   --->   "%or_ln554_3 = or i1 %cmp119, i1 %icmp_ln539_read" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_1_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:554]   --->   Operation 42 'or' 'or_ln554_3' <Predicate = (!icmp_ln549)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.21>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%pix_val_V = load i8 %pix_val_V_8"   --->   Operation 43 'load' 'pix_val_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%pix_val_V_128 = load i8 %pix_val_V_9"   --->   Operation 44 'load' 'pix_val_V_128' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 8192, i64 0"   --->   Operation 45 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%specpipeline_ln550 = specpipeline void @_ssdm_op_SpecPipeline, i32 4, i32 0, i32 0, i32 0, void @empty_18" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_1_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:550]   --->   Operation 46 'specpipeline' 'specpipeline_ln550' <Predicate = (!icmp_ln549)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%specloopname_ln273 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_1_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:273]   --->   Operation 47 'specloopname' 'specloopname_ln273' <Predicate = (!icmp_ln549)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.42ns)   --->   "%br_ln554 = br i1 %or_ln554, void %for.inc152, void %if.then122" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_1_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:554]   --->   Operation 48 'br' 'br_ln554' <Predicate = (!icmp_ln549)> <Delay = 0.42>
ST_3 : Operation 49 [1/1] (1.21ns)   --->   "%img_read_22 = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P0A, i24 %img" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 49 'read' 'img_read_22' <Predicate = (!icmp_ln549 & or_ln554_1)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%pix_val_V_130 = trunc i24 %img_read_22" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 50 'trunc' 'pix_val_V_130' <Predicate = (!icmp_ln549 & or_ln554_1)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%pix_val_V_56 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %img_read_22, i32 8, i32 15" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 51 'partselect' 'pix_val_V_56' <Predicate = (!icmp_ln549 & or_ln554_1)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.42ns)   --->   "%br_ln555 = br void %for.inc152.1" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_1_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:555]   --->   Operation 52 'br' 'br_ln555' <Predicate = (!icmp_ln549 & or_ln554_1)> <Delay = 0.42>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%store_ln0 = store i8 %pix_val_V_128, i8 %pix_val_V_9_out"   --->   Operation 77 'store' 'store_ln0' <Predicate = (icmp_ln549)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%store_ln0 = store i8 %pix_val_V, i8 %pix_val_V_8_out"   --->   Operation 78 'store' 'store_ln0' <Predicate = (icmp_ln549)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 79 'ret' 'ret_ln0' <Predicate = (icmp_ln549)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.21>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%pix_val_V_25 = phi i8 %pix_val_V_30, void %if.then122, i8 %pix_val_V_128, void %for.body117.split"   --->   Operation 53 'phi' 'pix_val_V_25' <Predicate = (!icmp_ln549)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%pix_val_V_24 = phi i8 %pix_val_V_129, void %if.then122, i8 %pix_val_V, void %for.body117.split"   --->   Operation 54 'phi' 'pix_val_V_24' <Predicate = (!icmp_ln549)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.42ns)   --->   "%br_ln554 = br i1 %or_ln554_1, void %for.inc152.1, void %if.then122.1" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_1_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:554]   --->   Operation 55 'br' 'br_ln554' <Predicate = (!icmp_ln549)> <Delay = 0.42>
ST_4 : Operation 56 [1/1] (1.21ns)   --->   "%img_read_23 = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P0A, i24 %img" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 56 'read' 'img_read_23' <Predicate = (!icmp_ln549 & or_ln554_2)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%pix_val_V_131 = trunc i24 %img_read_23" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 57 'trunc' 'pix_val_V_131' <Predicate = (!icmp_ln549 & or_ln554_2)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%pix_val_V_76 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %img_read_23, i32 8, i32 15" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 58 'partselect' 'pix_val_V_76' <Predicate = (!icmp_ln549 & or_ln554_2)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.42ns)   --->   "%br_ln555 = br void %for.inc152.2" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_1_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:555]   --->   Operation 59 'br' 'br_ln555' <Predicate = (!icmp_ln549 & or_ln554_2)> <Delay = 0.42>

State 5 <SV = 4> <Delay = 1.21>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%pix_val_V_37 = phi i8 %pix_val_V_56, void %if.then122.1, i8 %pix_val_V_25, void %for.inc152"   --->   Operation 60 'phi' 'pix_val_V_37' <Predicate = (!icmp_ln549)> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%pix_val_V_36 = phi i8 %pix_val_V_130, void %if.then122.1, i8 %pix_val_V_24, void %for.inc152"   --->   Operation 61 'phi' 'pix_val_V_36' <Predicate = (!icmp_ln549)> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.42ns)   --->   "%br_ln554 = br i1 %or_ln554_2, void %for.inc152.2, void %if.then122.2" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_1_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:554]   --->   Operation 62 'br' 'br_ln554' <Predicate = (!icmp_ln549)> <Delay = 0.42>
ST_5 : Operation 63 [1/1] (1.21ns)   --->   "%img_read_24 = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P0A, i24 %img" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 63 'read' 'img_read_24' <Predicate = (!icmp_ln549 & or_ln554_3)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%pix_val_V_132 = trunc i24 %img_read_24" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 64 'trunc' 'pix_val_V_132' <Predicate = (!icmp_ln549 & or_ln554_3)> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%pix_val_V_133 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %img_read_24, i32 8, i32 15" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 65 'partselect' 'pix_val_V_133' <Predicate = (!icmp_ln549 & or_ln554_3)> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.42ns)   --->   "%br_ln555 = br void %for.inc152.3" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_1_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:555]   --->   Operation 66 'br' 'br_ln555' <Predicate = (!icmp_ln549 & or_ln554_3)> <Delay = 0.42>

State 6 <SV = 5> <Delay = 1.64>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%pix_val_V_55 = phi i8 %pix_val_V_76, void %if.then122.2, i8 %pix_val_V_37, void %for.inc152.1"   --->   Operation 67 'phi' 'pix_val_V_55' <Predicate = (!icmp_ln549)> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%pix_val_V_54 = phi i8 %pix_val_V_131, void %if.then122.2, i8 %pix_val_V_36, void %for.inc152.1"   --->   Operation 68 'phi' 'pix_val_V_54' <Predicate = (!icmp_ln549)> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.42ns)   --->   "%br_ln554 = br i1 %or_ln554_3, void %for.inc152.3, void %if.then122.3" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_1_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:554]   --->   Operation 69 'br' 'br_ln554' <Predicate = (!icmp_ln549)> <Delay = 0.42>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%pix_val_V_79 = phi i8 %pix_val_V_133, void %if.then122.3, i8 %pix_val_V_55, void %for.inc152.2"   --->   Operation 70 'phi' 'pix_val_V_79' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%pix_val_V_78 = phi i8 %pix_val_V_132, void %if.then122.3, i8 %pix_val_V_54, void %for.inc152.2"   --->   Operation 71 'phi' 'pix_val_V_78' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i8.i8.i8.i8.i8.i8.i8.i8, i8 %pix_val_V_78, i8 %pix_val_V_79, i8 %pix_val_V_54, i8 %pix_val_V_55, i8 %pix_val_V_36, i8 %pix_val_V_37, i8 %pix_val_V_24, i8 %pix_val_V_25"   --->   Operation 72 'bitconcatenate' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %bytePlanes_plane01, i64 %p_Result_s" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 73 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_BRAM">   --->   Core 79 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.74> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 960> <FIFO>
ST_6 : Operation 74 [1/1] (0.42ns)   --->   "%store_ln549 = store i8 %pix_val_V_79, i8 %pix_val_V_9" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_1_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:549]   --->   Operation 74 'store' 'store_ln549' <Predicate = true> <Delay = 0.42>
ST_6 : Operation 75 [1/1] (0.42ns)   --->   "%store_ln549 = store i8 %pix_val_V_78, i8 %pix_val_V_8" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_1_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:549]   --->   Operation 75 'store' 'store_ln549' <Predicate = true> <Delay = 0.42>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln549 = br void %for.body117" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_1_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:549]   --->   Operation 76 'br' 'br_ln549' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ pix_val_V_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ pix_val_V_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ trunc_ln534_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bytePlanes_plane01]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ icmp_ln539]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cmp121_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cmp121_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sub118_cast106]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cmp121]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ img]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ pix_val_V_9_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ pix_val_V_8_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_1                   (alloca           ) [ 0100000]
pix_val_V_8           (alloca           ) [ 0111111]
pix_val_V_9           (alloca           ) [ 0111111]
cmp121_read           (read             ) [ 0000000]
sub118_cast106_read   (read             ) [ 0000000]
cmp121_1_read         (read             ) [ 0010000]
cmp121_2_read         (read             ) [ 0010000]
icmp_ln539_read       (read             ) [ 0010000]
trunc_ln534_1_read    (read             ) [ 0000000]
pix_val_V_2_read      (read             ) [ 0000000]
pix_val_V_3_read      (read             ) [ 0000000]
sub118_cast106_cast   (sext             ) [ 0000000]
specmemcore_ln0       (specmemcore      ) [ 0000000]
specinterface_ln0     (specinterface    ) [ 0000000]
specinterface_ln0     (specinterface    ) [ 0000000]
store_ln0             (store            ) [ 0000000]
store_ln0             (store            ) [ 0000000]
store_ln0             (store            ) [ 0000000]
br_ln0                (br               ) [ 0000000]
x                     (load             ) [ 0000000]
icmp_ln549            (icmp             ) [ 0111111]
x_6                   (add              ) [ 0000000]
br_ln549              (br               ) [ 0000000]
zext_ln549            (zext             ) [ 0000000]
cmp119                (icmp             ) [ 0010000]
or_ln554              (or               ) [ 0111111]
store_ln549           (store            ) [ 0000000]
img_read              (read             ) [ 0000000]
pix_val_V_129         (trunc            ) [ 0011100]
pix_val_V_30          (partselect       ) [ 0011100]
br_ln555              (br               ) [ 0011100]
or_ln554_1            (or               ) [ 0111111]
or_ln554_2            (or               ) [ 0111111]
or_ln554_3            (or               ) [ 0111111]
pix_val_V             (load             ) [ 0011100]
pix_val_V_128         (load             ) [ 0011100]
speclooptripcount_ln0 (speclooptripcount) [ 0000000]
specpipeline_ln550    (specpipeline     ) [ 0000000]
specloopname_ln273    (specloopname     ) [ 0000000]
br_ln554              (br               ) [ 0011100]
img_read_22           (read             ) [ 0000000]
pix_val_V_130         (trunc            ) [ 0101110]
pix_val_V_56          (partselect       ) [ 0101110]
br_ln555              (br               ) [ 0101110]
pix_val_V_25          (phi              ) [ 0111111]
pix_val_V_24          (phi              ) [ 0111111]
br_ln554              (br               ) [ 0101110]
img_read_23           (read             ) [ 0000000]
pix_val_V_131         (trunc            ) [ 0110111]
pix_val_V_76          (partselect       ) [ 0110111]
br_ln555              (br               ) [ 0110111]
pix_val_V_37          (phi              ) [ 0110111]
pix_val_V_36          (phi              ) [ 0110111]
br_ln554              (br               ) [ 0110111]
img_read_24           (read             ) [ 0000000]
pix_val_V_132         (trunc            ) [ 0110011]
pix_val_V_133         (partselect       ) [ 0110011]
br_ln555              (br               ) [ 0110011]
pix_val_V_55          (phi              ) [ 0010001]
pix_val_V_54          (phi              ) [ 0010001]
br_ln554              (br               ) [ 0000000]
pix_val_V_79          (phi              ) [ 0010001]
pix_val_V_78          (phi              ) [ 0010001]
p_Result_s            (bitconcatenate   ) [ 0000000]
write_ln174           (write            ) [ 0000000]
store_ln549           (store            ) [ 0000000]
store_ln549           (store            ) [ 0000000]
br_ln549              (br               ) [ 0000000]
store_ln0             (store            ) [ 0000000]
store_ln0             (store            ) [ 0000000]
ret_ln0               (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="pix_val_V_3">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pix_val_V_3"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="pix_val_V_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pix_val_V_2"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="trunc_ln534_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln534_1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="bytePlanes_plane01">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bytePlanes_plane01"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="icmp_ln539">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="icmp_ln539"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="cmp121_2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmp121_2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="cmp121_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmp121_1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="sub118_cast106">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub118_cast106"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="cmp121">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmp121"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="img">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="pix_val_V_9_out">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pix_val_V_9_out"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="pix_val_V_8_out">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pix_val_V_8_out"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i13"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_33"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i24P0A"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i8.i8.i8.i8.i8.i8.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="x_1_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_1/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="pix_val_V_8_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pix_val_V_8/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="pix_val_V_9_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pix_val_V_9/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="cmp121_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cmp121_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="sub118_cast106_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="13" slack="0"/>
<pin id="100" dir="0" index="1" bw="13" slack="0"/>
<pin id="101" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub118_cast106_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="cmp121_1_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cmp121_1_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="cmp121_2_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cmp121_2_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="icmp_ln539_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="icmp_ln539_read/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="trunc_ln534_1_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="13" slack="0"/>
<pin id="124" dir="0" index="1" bw="13" slack="0"/>
<pin id="125" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trunc_ln534_1_read/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="pix_val_V_2_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="8" slack="0"/>
<pin id="130" dir="0" index="1" bw="8" slack="0"/>
<pin id="131" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="pix_val_V_2_read/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="pix_val_V_3_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="8" slack="0"/>
<pin id="136" dir="0" index="1" bw="8" slack="0"/>
<pin id="137" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="pix_val_V_3_read/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="grp_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="24" slack="0"/>
<pin id="142" dir="0" index="1" bw="24" slack="0"/>
<pin id="143" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="img_read/2 img_read_22/3 img_read_23/4 img_read_24/5 "/>
</bind>
</comp>

<comp id="146" class="1004" name="write_ln174_write_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="0" slack="0"/>
<pin id="148" dir="0" index="1" bw="64" slack="0"/>
<pin id="149" dir="0" index="2" bw="64" slack="0"/>
<pin id="150" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/6 "/>
</bind>
</comp>

<comp id="153" class="1005" name="pix_val_V_25_reg_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="8" slack="1"/>
<pin id="155" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pix_val_V_25 (phireg) "/>
</bind>
</comp>

<comp id="156" class="1004" name="pix_val_V_25_phi_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="8" slack="2"/>
<pin id="158" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="159" dir="0" index="2" bw="8" slack="1"/>
<pin id="160" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="161" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="pix_val_V_25/4 "/>
</bind>
</comp>

<comp id="163" class="1005" name="pix_val_V_24_reg_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="8" slack="1"/>
<pin id="165" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pix_val_V_24 (phireg) "/>
</bind>
</comp>

<comp id="166" class="1004" name="pix_val_V_24_phi_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="8" slack="2"/>
<pin id="168" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="169" dir="0" index="2" bw="8" slack="1"/>
<pin id="170" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="171" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="pix_val_V_24/4 "/>
</bind>
</comp>

<comp id="173" class="1005" name="pix_val_V_37_reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="8" slack="1"/>
<pin id="175" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pix_val_V_37 (phireg) "/>
</bind>
</comp>

<comp id="176" class="1004" name="pix_val_V_37_phi_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="8" slack="2"/>
<pin id="178" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="179" dir="0" index="2" bw="8" slack="1"/>
<pin id="180" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="181" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="pix_val_V_37/5 "/>
</bind>
</comp>

<comp id="184" class="1005" name="pix_val_V_36_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="8" slack="1"/>
<pin id="186" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pix_val_V_36 (phireg) "/>
</bind>
</comp>

<comp id="187" class="1004" name="pix_val_V_36_phi_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="8" slack="2"/>
<pin id="189" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="190" dir="0" index="2" bw="8" slack="1"/>
<pin id="191" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="192" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="pix_val_V_36/5 "/>
</bind>
</comp>

<comp id="195" class="1005" name="pix_val_V_55_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="197" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="pix_val_V_55 (phireg) "/>
</bind>
</comp>

<comp id="198" class="1004" name="pix_val_V_55_phi_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="8" slack="2"/>
<pin id="200" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="201" dir="0" index="2" bw="8" slack="1"/>
<pin id="202" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="203" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="pix_val_V_55/6 "/>
</bind>
</comp>

<comp id="205" class="1005" name="pix_val_V_54_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="207" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="pix_val_V_54 (phireg) "/>
</bind>
</comp>

<comp id="208" class="1004" name="pix_val_V_54_phi_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="8" slack="2"/>
<pin id="210" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="211" dir="0" index="2" bw="8" slack="1"/>
<pin id="212" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="213" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="pix_val_V_54/6 "/>
</bind>
</comp>

<comp id="215" class="1005" name="pix_val_V_79_reg_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="217" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="pix_val_V_79 (phireg) "/>
</bind>
</comp>

<comp id="218" class="1004" name="pix_val_V_79_phi_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="8" slack="1"/>
<pin id="220" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="221" dir="0" index="2" bw="8" slack="0"/>
<pin id="222" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="223" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="pix_val_V_79/6 "/>
</bind>
</comp>

<comp id="225" class="1005" name="pix_val_V_78_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="227" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="pix_val_V_78 (phireg) "/>
</bind>
</comp>

<comp id="228" class="1004" name="pix_val_V_78_phi_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="8" slack="1"/>
<pin id="230" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="231" dir="0" index="2" bw="8" slack="0"/>
<pin id="232" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="233" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="pix_val_V_78/6 "/>
</bind>
</comp>

<comp id="235" class="1004" name="grp_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="8" slack="0"/>
<pin id="237" dir="0" index="1" bw="24" slack="0"/>
<pin id="238" dir="0" index="2" bw="5" slack="0"/>
<pin id="239" dir="0" index="3" bw="5" slack="0"/>
<pin id="240" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="pix_val_V_30/2 pix_val_V_56/3 pix_val_V_76/4 pix_val_V_133/5 "/>
</bind>
</comp>

<comp id="245" class="1004" name="sub118_cast106_cast_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="13" slack="0"/>
<pin id="247" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sub118_cast106_cast/1 "/>
</bind>
</comp>

<comp id="249" class="1004" name="store_ln0_store_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="8" slack="0"/>
<pin id="251" dir="0" index="1" bw="8" slack="0"/>
<pin id="252" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="store_ln0_store_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="8" slack="0"/>
<pin id="256" dir="0" index="1" bw="8" slack="0"/>
<pin id="257" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="259" class="1004" name="store_ln0_store_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="1" slack="0"/>
<pin id="261" dir="0" index="1" bw="13" slack="0"/>
<pin id="262" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="x_load_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="13" slack="0"/>
<pin id="266" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x/1 "/>
</bind>
</comp>

<comp id="267" class="1004" name="icmp_ln549_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="13" slack="0"/>
<pin id="269" dir="0" index="1" bw="13" slack="0"/>
<pin id="270" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln549/1 "/>
</bind>
</comp>

<comp id="273" class="1004" name="x_6_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="13" slack="0"/>
<pin id="275" dir="0" index="1" bw="1" slack="0"/>
<pin id="276" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_6/1 "/>
</bind>
</comp>

<comp id="279" class="1004" name="zext_ln549_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="13" slack="0"/>
<pin id="281" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln549/1 "/>
</bind>
</comp>

<comp id="283" class="1004" name="cmp119_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="13" slack="0"/>
<pin id="285" dir="0" index="1" bw="13" slack="0"/>
<pin id="286" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp119/1 "/>
</bind>
</comp>

<comp id="289" class="1004" name="or_ln554_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="1" slack="0"/>
<pin id="291" dir="0" index="1" bw="1" slack="0"/>
<pin id="292" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln554/1 "/>
</bind>
</comp>

<comp id="295" class="1004" name="store_ln549_store_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="13" slack="0"/>
<pin id="297" dir="0" index="1" bw="13" slack="0"/>
<pin id="298" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln549/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="pix_val_V_129_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="24" slack="0"/>
<pin id="302" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="pix_val_V_129/2 "/>
</bind>
</comp>

<comp id="304" class="1004" name="or_ln554_1_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="1"/>
<pin id="306" dir="0" index="1" bw="1" slack="1"/>
<pin id="307" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln554_1/2 "/>
</bind>
</comp>

<comp id="308" class="1004" name="or_ln554_2_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="1"/>
<pin id="310" dir="0" index="1" bw="1" slack="1"/>
<pin id="311" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln554_2/2 "/>
</bind>
</comp>

<comp id="312" class="1004" name="or_ln554_3_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="1"/>
<pin id="314" dir="0" index="1" bw="1" slack="1"/>
<pin id="315" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln554_3/2 "/>
</bind>
</comp>

<comp id="316" class="1004" name="pix_val_V_load_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="8" slack="2"/>
<pin id="318" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pix_val_V/3 "/>
</bind>
</comp>

<comp id="319" class="1004" name="pix_val_V_128_load_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="8" slack="2"/>
<pin id="321" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pix_val_V_128/3 "/>
</bind>
</comp>

<comp id="322" class="1004" name="pix_val_V_130_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="24" slack="0"/>
<pin id="324" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="pix_val_V_130/3 "/>
</bind>
</comp>

<comp id="326" class="1004" name="pix_val_V_131_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="24" slack="0"/>
<pin id="328" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="pix_val_V_131/4 "/>
</bind>
</comp>

<comp id="330" class="1004" name="pix_val_V_132_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="24" slack="0"/>
<pin id="332" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="pix_val_V_132/5 "/>
</bind>
</comp>

<comp id="334" class="1004" name="p_Result_s_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="64" slack="0"/>
<pin id="336" dir="0" index="1" bw="8" slack="0"/>
<pin id="337" dir="0" index="2" bw="8" slack="0"/>
<pin id="338" dir="0" index="3" bw="8" slack="0"/>
<pin id="339" dir="0" index="4" bw="8" slack="0"/>
<pin id="340" dir="0" index="5" bw="8" slack="1"/>
<pin id="341" dir="0" index="6" bw="8" slack="1"/>
<pin id="342" dir="0" index="7" bw="8" slack="2"/>
<pin id="343" dir="0" index="8" bw="8" slack="2"/>
<pin id="344" dir="1" index="9" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/6 "/>
</bind>
</comp>

<comp id="355" class="1004" name="store_ln549_store_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="8" slack="0"/>
<pin id="357" dir="0" index="1" bw="8" slack="5"/>
<pin id="358" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln549/6 "/>
</bind>
</comp>

<comp id="360" class="1004" name="store_ln549_store_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="8" slack="0"/>
<pin id="362" dir="0" index="1" bw="8" slack="5"/>
<pin id="363" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln549/6 "/>
</bind>
</comp>

<comp id="365" class="1004" name="store_ln0_store_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="8" slack="0"/>
<pin id="367" dir="0" index="1" bw="8" slack="0"/>
<pin id="368" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/3 "/>
</bind>
</comp>

<comp id="371" class="1004" name="store_ln0_store_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="8" slack="0"/>
<pin id="373" dir="0" index="1" bw="8" slack="0"/>
<pin id="374" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/3 "/>
</bind>
</comp>

<comp id="377" class="1005" name="x_1_reg_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="13" slack="0"/>
<pin id="379" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="x_1 "/>
</bind>
</comp>

<comp id="384" class="1005" name="pix_val_V_8_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="8" slack="0"/>
<pin id="386" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="pix_val_V_8 "/>
</bind>
</comp>

<comp id="391" class="1005" name="pix_val_V_9_reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="8" slack="0"/>
<pin id="393" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="pix_val_V_9 "/>
</bind>
</comp>

<comp id="398" class="1005" name="cmp121_1_read_reg_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="1" slack="1"/>
<pin id="400" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="cmp121_1_read "/>
</bind>
</comp>

<comp id="403" class="1005" name="cmp121_2_read_reg_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="1" slack="1"/>
<pin id="405" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="cmp121_2_read "/>
</bind>
</comp>

<comp id="408" class="1005" name="icmp_ln539_read_reg_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="1" slack="1"/>
<pin id="410" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln539_read "/>
</bind>
</comp>

<comp id="413" class="1005" name="icmp_ln549_reg_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="1" slack="1"/>
<pin id="415" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln549 "/>
</bind>
</comp>

<comp id="417" class="1005" name="cmp119_reg_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="1" slack="1"/>
<pin id="419" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="cmp119 "/>
</bind>
</comp>

<comp id="424" class="1005" name="or_ln554_reg_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="1" slack="1"/>
<pin id="426" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln554 "/>
</bind>
</comp>

<comp id="428" class="1005" name="pix_val_V_129_reg_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="8" slack="2"/>
<pin id="430" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="pix_val_V_129 "/>
</bind>
</comp>

<comp id="433" class="1005" name="pix_val_V_30_reg_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="8" slack="2"/>
<pin id="435" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="pix_val_V_30 "/>
</bind>
</comp>

<comp id="438" class="1005" name="or_ln554_1_reg_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="1" slack="1"/>
<pin id="440" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln554_1 "/>
</bind>
</comp>

<comp id="442" class="1005" name="or_ln554_2_reg_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="1" slack="2"/>
<pin id="444" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln554_2 "/>
</bind>
</comp>

<comp id="446" class="1005" name="or_ln554_3_reg_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="1" slack="3"/>
<pin id="448" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln554_3 "/>
</bind>
</comp>

<comp id="450" class="1005" name="pix_val_V_reg_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="8" slack="1"/>
<pin id="452" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pix_val_V "/>
</bind>
</comp>

<comp id="455" class="1005" name="pix_val_V_128_reg_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="8" slack="1"/>
<pin id="457" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pix_val_V_128 "/>
</bind>
</comp>

<comp id="460" class="1005" name="pix_val_V_130_reg_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="8" slack="2"/>
<pin id="462" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="pix_val_V_130 "/>
</bind>
</comp>

<comp id="465" class="1005" name="pix_val_V_56_reg_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="8" slack="2"/>
<pin id="467" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="pix_val_V_56 "/>
</bind>
</comp>

<comp id="470" class="1005" name="pix_val_V_131_reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="8" slack="2"/>
<pin id="472" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="pix_val_V_131 "/>
</bind>
</comp>

<comp id="475" class="1005" name="pix_val_V_76_reg_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="8" slack="2"/>
<pin id="477" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="pix_val_V_76 "/>
</bind>
</comp>

<comp id="480" class="1005" name="pix_val_V_132_reg_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="8" slack="1"/>
<pin id="482" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pix_val_V_132 "/>
</bind>
</comp>

<comp id="485" class="1005" name="pix_val_V_133_reg_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="8" slack="1"/>
<pin id="487" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pix_val_V_133 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="83"><net_src comp="24" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="24" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="24" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="96"><net_src comp="26" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="16" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="28" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="14" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="26" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="12" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="26" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="10" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="26" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="8" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="28" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="4" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="30" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="2" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="30" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="0" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="54" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="18" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="151"><net_src comp="78" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="6" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="162"><net_src comp="156" pin="4"/><net_sink comp="153" pin=0"/></net>

<net id="172"><net_src comp="166" pin="4"/><net_sink comp="163" pin=0"/></net>

<net id="182"><net_src comp="153" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="183"><net_src comp="176" pin="4"/><net_sink comp="173" pin=0"/></net>

<net id="193"><net_src comp="163" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="194"><net_src comp="187" pin="4"/><net_sink comp="184" pin=0"/></net>

<net id="204"><net_src comp="173" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="214"><net_src comp="184" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="224"><net_src comp="198" pin="4"/><net_sink comp="218" pin=2"/></net>

<net id="234"><net_src comp="208" pin="4"/><net_sink comp="228" pin=2"/></net>

<net id="241"><net_src comp="56" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="242"><net_src comp="140" pin="2"/><net_sink comp="235" pin=1"/></net>

<net id="243"><net_src comp="58" pin="0"/><net_sink comp="235" pin=2"/></net>

<net id="244"><net_src comp="60" pin="0"/><net_sink comp="235" pin=3"/></net>

<net id="248"><net_src comp="98" pin="2"/><net_sink comp="245" pin=0"/></net>

<net id="253"><net_src comp="134" pin="2"/><net_sink comp="249" pin=0"/></net>

<net id="258"><net_src comp="128" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="263"><net_src comp="50" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="271"><net_src comp="264" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="272"><net_src comp="122" pin="2"/><net_sink comp="267" pin=1"/></net>

<net id="277"><net_src comp="264" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="278"><net_src comp="52" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="282"><net_src comp="264" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="287"><net_src comp="279" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="288"><net_src comp="245" pin="1"/><net_sink comp="283" pin=1"/></net>

<net id="293"><net_src comp="283" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="92" pin="2"/><net_sink comp="289" pin=1"/></net>

<net id="299"><net_src comp="273" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="303"><net_src comp="140" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="325"><net_src comp="140" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="329"><net_src comp="140" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="333"><net_src comp="140" pin="2"/><net_sink comp="330" pin=0"/></net>

<net id="345"><net_src comp="76" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="346"><net_src comp="228" pin="4"/><net_sink comp="334" pin=1"/></net>

<net id="347"><net_src comp="218" pin="4"/><net_sink comp="334" pin=2"/></net>

<net id="348"><net_src comp="208" pin="4"/><net_sink comp="334" pin=3"/></net>

<net id="349"><net_src comp="198" pin="4"/><net_sink comp="334" pin=4"/></net>

<net id="350"><net_src comp="184" pin="1"/><net_sink comp="334" pin=5"/></net>

<net id="351"><net_src comp="173" pin="1"/><net_sink comp="334" pin=6"/></net>

<net id="352"><net_src comp="163" pin="1"/><net_sink comp="334" pin=7"/></net>

<net id="353"><net_src comp="153" pin="1"/><net_sink comp="334" pin=8"/></net>

<net id="354"><net_src comp="334" pin="9"/><net_sink comp="146" pin=2"/></net>

<net id="359"><net_src comp="218" pin="4"/><net_sink comp="355" pin=0"/></net>

<net id="364"><net_src comp="228" pin="4"/><net_sink comp="360" pin=0"/></net>

<net id="369"><net_src comp="319" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="370"><net_src comp="20" pin="0"/><net_sink comp="365" pin=1"/></net>

<net id="375"><net_src comp="316" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="376"><net_src comp="22" pin="0"/><net_sink comp="371" pin=1"/></net>

<net id="380"><net_src comp="80" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="381"><net_src comp="377" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="382"><net_src comp="377" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="383"><net_src comp="377" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="387"><net_src comp="84" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="254" pin=1"/></net>

<net id="389"><net_src comp="384" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="390"><net_src comp="384" pin="1"/><net_sink comp="360" pin=1"/></net>

<net id="394"><net_src comp="88" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="249" pin=1"/></net>

<net id="396"><net_src comp="391" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="397"><net_src comp="391" pin="1"/><net_sink comp="355" pin=1"/></net>

<net id="401"><net_src comp="104" pin="2"/><net_sink comp="398" pin=0"/></net>

<net id="402"><net_src comp="398" pin="1"/><net_sink comp="304" pin=1"/></net>

<net id="406"><net_src comp="110" pin="2"/><net_sink comp="403" pin=0"/></net>

<net id="407"><net_src comp="403" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="411"><net_src comp="116" pin="2"/><net_sink comp="408" pin=0"/></net>

<net id="412"><net_src comp="408" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="416"><net_src comp="267" pin="2"/><net_sink comp="413" pin=0"/></net>

<net id="420"><net_src comp="283" pin="2"/><net_sink comp="417" pin=0"/></net>

<net id="421"><net_src comp="417" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="422"><net_src comp="417" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="423"><net_src comp="417" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="427"><net_src comp="289" pin="2"/><net_sink comp="424" pin=0"/></net>

<net id="431"><net_src comp="300" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="432"><net_src comp="428" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="436"><net_src comp="235" pin="4"/><net_sink comp="433" pin=0"/></net>

<net id="437"><net_src comp="433" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="441"><net_src comp="304" pin="2"/><net_sink comp="438" pin=0"/></net>

<net id="445"><net_src comp="308" pin="2"/><net_sink comp="442" pin=0"/></net>

<net id="449"><net_src comp="312" pin="2"/><net_sink comp="446" pin=0"/></net>

<net id="453"><net_src comp="316" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="454"><net_src comp="450" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="458"><net_src comp="319" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="459"><net_src comp="455" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="463"><net_src comp="322" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="464"><net_src comp="460" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="468"><net_src comp="235" pin="4"/><net_sink comp="465" pin=0"/></net>

<net id="469"><net_src comp="465" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="473"><net_src comp="326" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="478"><net_src comp="235" pin="4"/><net_sink comp="475" pin=0"/></net>

<net id="479"><net_src comp="475" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="483"><net_src comp="330" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="488"><net_src comp="235" pin="4"/><net_sink comp="485" pin=0"/></net>

<net id="489"><net_src comp="485" pin="1"/><net_sink comp="218" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: bytePlanes_plane01 | {6 }
	Port: img | {}
	Port: pix_val_V_9_out | {3 }
	Port: pix_val_V_8_out | {3 }
 - Input state : 
	Port: MultiPixStream2Bytes_Pipeline_VITIS_LOOP_549_5 : pix_val_V_3 | {1 }
	Port: MultiPixStream2Bytes_Pipeline_VITIS_LOOP_549_5 : pix_val_V_2 | {1 }
	Port: MultiPixStream2Bytes_Pipeline_VITIS_LOOP_549_5 : trunc_ln534_1 | {1 }
	Port: MultiPixStream2Bytes_Pipeline_VITIS_LOOP_549_5 : bytePlanes_plane01 | {}
	Port: MultiPixStream2Bytes_Pipeline_VITIS_LOOP_549_5 : icmp_ln539 | {1 }
	Port: MultiPixStream2Bytes_Pipeline_VITIS_LOOP_549_5 : cmp121_2 | {1 }
	Port: MultiPixStream2Bytes_Pipeline_VITIS_LOOP_549_5 : cmp121_1 | {1 }
	Port: MultiPixStream2Bytes_Pipeline_VITIS_LOOP_549_5 : sub118_cast106 | {1 }
	Port: MultiPixStream2Bytes_Pipeline_VITIS_LOOP_549_5 : cmp121 | {1 }
	Port: MultiPixStream2Bytes_Pipeline_VITIS_LOOP_549_5 : img | {2 3 4 5 }
  - Chain level:
	State 1
		store_ln0 : 1
		x : 1
		icmp_ln549 : 2
		x_6 : 2
		br_ln549 : 3
		zext_ln549 : 2
		cmp119 : 3
		or_ln554 : 4
		store_ln549 : 3
	State 2
	State 3
		store_ln0 : 1
		store_ln0 : 1
	State 4
	State 5
	State 6
		pix_val_V_79 : 1
		pix_val_V_78 : 1
		p_Result_s : 2
		write_ln174 : 3
		store_ln549 : 2
		store_ln549 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|
| Operation|         Functional Unit        |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|
|   icmp   |        icmp_ln549_fu_267       |    0    |    12   |
|          |          cmp119_fu_283         |    0    |    12   |
|----------|--------------------------------|---------|---------|
|    add   |           x_6_fu_273           |    0    |    20   |
|----------|--------------------------------|---------|---------|
|          |         or_ln554_fu_289        |    0    |    2    |
|    or    |        or_ln554_1_fu_304       |    0    |    2    |
|          |        or_ln554_2_fu_308       |    0    |    2    |
|          |        or_ln554_3_fu_312       |    0    |    2    |
|----------|--------------------------------|---------|---------|
|          |     cmp121_read_read_fu_92     |    0    |    0    |
|          | sub118_cast106_read_read_fu_98 |    0    |    0    |
|          |    cmp121_1_read_read_fu_104   |    0    |    0    |
|          |    cmp121_2_read_read_fu_110   |    0    |    0    |
|   read   |   icmp_ln539_read_read_fu_116  |    0    |    0    |
|          | trunc_ln534_1_read_read_fu_122 |    0    |    0    |
|          |  pix_val_V_2_read_read_fu_128  |    0    |    0    |
|          |  pix_val_V_3_read_read_fu_134  |    0    |    0    |
|          |         grp_read_fu_140        |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   write  |    write_ln174_write_fu_146    |    0    |    0    |
|----------|--------------------------------|---------|---------|
|partselect|           grp_fu_235           |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   sext   |   sub118_cast106_cast_fu_245   |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   zext   |        zext_ln549_fu_279       |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |      pix_val_V_129_fu_300      |    0    |    0    |
|   trunc  |      pix_val_V_130_fu_322      |    0    |    0    |
|          |      pix_val_V_131_fu_326      |    0    |    0    |
|          |      pix_val_V_132_fu_330      |    0    |    0    |
|----------|--------------------------------|---------|---------|
|bitconcatenate|        p_Result_s_fu_334       |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   Total  |                                |    0    |    52   |
|----------|--------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|     cmp119_reg_417    |    1   |
| cmp121_1_read_reg_398 |    1   |
| cmp121_2_read_reg_403 |    1   |
|icmp_ln539_read_reg_408|    1   |
|   icmp_ln549_reg_413  |    1   |
|   or_ln554_1_reg_438  |    1   |
|   or_ln554_2_reg_442  |    1   |
|   or_ln554_3_reg_446  |    1   |
|    or_ln554_reg_424   |    1   |
| pix_val_V_128_reg_455 |    8   |
| pix_val_V_129_reg_428 |    8   |
| pix_val_V_130_reg_460 |    8   |
| pix_val_V_131_reg_470 |    8   |
| pix_val_V_132_reg_480 |    8   |
| pix_val_V_133_reg_485 |    8   |
|  pix_val_V_24_reg_163 |    8   |
|  pix_val_V_25_reg_153 |    8   |
|  pix_val_V_30_reg_433 |    8   |
|  pix_val_V_36_reg_184 |    8   |
|  pix_val_V_37_reg_173 |    8   |
|  pix_val_V_54_reg_205 |    8   |
|  pix_val_V_55_reg_195 |    8   |
|  pix_val_V_56_reg_465 |    8   |
|  pix_val_V_76_reg_475 |    8   |
|  pix_val_V_78_reg_225 |    8   |
|  pix_val_V_79_reg_215 |    8   |
|  pix_val_V_8_reg_384  |    8   |
|  pix_val_V_9_reg_391  |    8   |
|   pix_val_V_reg_450   |    8   |
|      x_1_reg_377      |   13   |
+-----------------------+--------+
|         Total         |   182  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   52   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   182  |    -   |
+-----------+--------+--------+
|   Total   |   182  |   52   |
+-----------+--------+--------+
