{
	"author": [
		"Pierre Girodias",
		"Eduard Cerny"
	],
	"booktitle": "Proceedings of the Second European Design and Test Conference",
	"booktitleshort": "ED&TC",
	"crossref": "conf/date/1997",
	"dblpkey": "conf/date/GirodiasC97",
	"doi": "10.1109/EDTC.1997.582324",
	"ee": "http://dx.doi.org/10.1109/EDTC.1997.582324",
	"pages": "12-19",
	"publisher": "IEEE",
	"stemmed": [
		"interfac",
		"time",
		"verif",
		"with",
		"delay",
		"correl",
		"use",
		"constraint",
		"logic",
		"program"
	],
	"tag": [
		"constraints",
		"correlation",
		"interface",
		"logic programming",
		"using",
		"verification"
	],
	"title": "Interface timing verification with delay correlation using constraint logic programming",
	"type": "inproceedings",
	"venue": "DATE",
	"year": 1997
}