{
  "creator": "Yosys 0.52 (git sha1 fee39a328, g++ 13.3.0-6ubuntu2~24.04 -fPIC -O3)",
  "modules": {
    "memories": {
      "attributes": {
        "top": "00000000000000000000000000000001",
        "src": "memories.v:1.1-47.10"
      },
      "ports": {
        "clk": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "arst": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "rd_addr": {
          "direction": "input",
          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35 ]
        },
        "rd_en": {
          "direction": "input",
          "bits": [ 36 ]
        },
        "wr_addr": {
          "direction": "input",
          "bits": [ 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68 ]
        },
        "wr_data": {
          "direction": "input",
          "bits": [ 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100 ]
        },
        "wr_bsel": {
          "direction": "input",
          "bits": [ 101, 102, 103, 104 ]
        },
        "wr_en": {
          "direction": "input",
          "bits": [ 105 ]
        },
        "rd_data": {
          "direction": "output",
          "bits": [ 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137 ]
        },
        "rd_valid": {
          "direction": "output",
          "bits": [ 138 ]
        },
        "wr_ack": {
          "direction": "output",
          "bits": [ 139 ]
        }
      },
      "cells": {
        "$logic_and$memories.v:39$21": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "memories.v:39.7-39.21"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 105 ],
            "B": [ 140 ],
            "Y": [ 141 ]
          }
        },
        "$logic_not$memories.v:39$20": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "memories.v:39.16-39.21"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3 ],
            "Y": [ 140 ]
          }
        },
        "$procdff$183": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "memories.v:20.2-36.5"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 2 ],
            "D": [ 142 ],
            "Q": [ 138 ]
          }
        },
        "$procdff$186": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "memories.v:20.2-36.5"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 2 ],
            "D": [ 143 ],
            "Q": [ 139 ]
          }
        },
        "$procmux$108": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "memories.v:40.8-40.18|memories.v:40.4-40.57"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 101 ],
            "Y": [ 144 ]
          }
        },
        "$procmux$114": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "memories.v:40.8-40.18|memories.v:40.4-40.57"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "B": [ 69, 70, 71, 72, 73, 74, 75, 76, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "S": [ 101 ],
            "Y": [ 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176 ]
          }
        },
        "$procmux$125": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "memories.v:39.7-39.21|memories.v:39.3-45.6"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 177 ],
            "S": [ 141 ],
            "Y": [ 178 ]
          }
        },
        "$procmux$128": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "memories.v:39.7-39.21|memories.v:39.3-45.6"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "B": [ 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210 ],
            "S": [ 141 ],
            "Y": [ 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242 ]
          }
        },
        "$procmux$134": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "memories.v:39.7-39.21|memories.v:39.3-45.6"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 243 ],
            "S": [ 141 ],
            "Y": [ 244 ]
          }
        },
        "$procmux$137": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "memories.v:39.7-39.21|memories.v:39.3-45.6"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "B": [ 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276 ],
            "S": [ 141 ],
            "Y": [ 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308 ]
          }
        },
        "$procmux$143": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "memories.v:39.7-39.21|memories.v:39.3-45.6"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 309 ],
            "S": [ 141 ],
            "Y": [ 310 ]
          }
        },
        "$procmux$146": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "memories.v:39.7-39.21|memories.v:39.3-45.6"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "B": [ 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342 ],
            "S": [ 141 ],
            "Y": [ 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374 ]
          }
        },
        "$procmux$152": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "memories.v:39.7-39.21|memories.v:39.3-45.6"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 144 ],
            "S": [ 141 ],
            "Y": [ 375 ]
          }
        },
        "$procmux$155": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "memories.v:39.7-39.21|memories.v:39.3-45.6"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "B": [ 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176 ],
            "S": [ 141 ],
            "Y": [ 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407 ]
          }
        },
        "$procmux$160": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "memories.v:32.8-32.13|memories.v:32.4-34.7"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 105 ],
            "Y": [ 143 ]
          }
        },
        "$procmux$162": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "memories.v:27.8-27.13|memories.v:27.4-30.7"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 36 ],
            "Y": [ 142 ]
          }
        },
        "$procmux$54": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "memories.v:43.8-43.18|memories.v:43.4-43.59"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 104 ],
            "Y": [ 177 ]
          }
        },
        "$procmux$60": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "memories.v:43.8-43.18|memories.v:43.4-43.59"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "B": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", 93, 94, 95, 96, 97, 98, 99, 100 ],
            "S": [ 104 ],
            "Y": [ 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210 ]
          }
        },
        "$procmux$72": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "memories.v:42.8-42.18|memories.v:42.4-42.59"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 103 ],
            "Y": [ 243 ]
          }
        },
        "$procmux$78": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "memories.v:42.8-42.18|memories.v:42.4-42.59"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "B": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", 85, 86, 87, 88, 89, 90, 91, 92, "0", "0", "0", "0", "0", "0", "0", "0" ],
            "S": [ 103 ],
            "Y": [ 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276 ]
          }
        },
        "$procmux$90": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "memories.v:41.8-41.18|memories.v:41.4-41.58"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 102 ],
            "Y": [ 309 ]
          }
        },
        "$procmux$96": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "memories.v:41.8-41.18|memories.v:41.4-41.58"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "B": [ "x", "x", "x", "x", "x", "x", "x", "x", 77, 78, 79, 80, 81, 82, 83, 84, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "S": [ 102 ],
            "Y": [ 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342 ]
          }
        },
        "data": {
          "hide_name": 0,
          "type": "$mem_v2",
          "parameters": {
            "ABITS": "00000000000000000000000000001000",
            "INIT": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "MEMID": "\\data",
            "OFFSET": "00000000000000000000000000000000",
            "RD_ARST_VALUE": "00000000000000000000000000000000",
            "RD_CE_OVER_SRST": "0",
            "RD_CLK_ENABLE": "1",
            "RD_CLK_POLARITY": "1",
            "RD_COLLISION_X_MASK": "0",
            "RD_INIT_VALUE": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "RD_PORTS": "00000000000000000000000000000001",
            "RD_SRST_VALUE": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "RD_TRANSPARENCY_MASK": "0",
            "RD_WIDE_CONTINUATION": "0",
            "SIZE": "00000000000000000000000100000000",
            "WIDTH": "00000000000000000000000000100000",
            "WR_CLK_ENABLE": "1",
            "WR_CLK_POLARITY": "1",
            "WR_PORTS": "00000000000000000000000000000001",
            "WR_PRIORITY_MASK": "0",
            "WR_WIDE_CONTINUATION": "0"
          },
          "attributes": {
            "src": "memories.v:17.13-17.17"
          },
          "port_directions": {
            "RD_ADDR": "input",
            "RD_ARST": "input",
            "RD_CLK": "input",
            "RD_DATA": "output",
            "RD_EN": "input",
            "RD_SRST": "input",
            "WR_ADDR": "input",
            "WR_CLK": "input",
            "WR_DATA": "input",
            "WR_EN": "input"
          },
          "connections": {
            "RD_ADDR": [ 4, 5, 6, 7, 8, 9, 10, 11 ],
            "RD_ARST": [ 3 ],
            "RD_CLK": [ 2 ],
            "RD_DATA": [ 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137 ],
            "RD_EN": [ 36 ],
            "RD_SRST": [ "0" ],
            "WR_ADDR": [ 37, 38, 39, 40, 41, 42, 43, 44 ],
            "WR_CLK": [ 2 ],
            "WR_DATA": [ 376, 377, 378, 379, 380, 381, 382, 383, 351, 352, 353, 354, 355, 356, 357, 358, 293, 294, 295, 296, 297, 298, 299, 300, 235, 236, 237, 238, 239, 240, 241, 242 ],
            "WR_EN": [ 375, 375, 375, 375, 375, 375, 375, 375, 310, 310, 310, 310, 310, 310, 310, 310, 244, 244, 244, 244, 244, 244, 244, 244, 178, 178, 178, 178, 178, 178, 178, 178 ]
          }
        }
      },
      "netnames": {
        "$0$memwr$\\data$memories.v:40$1_DATA[31:0]$9": {
          "hide_name": 1,
          "bits": [ 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407 ],
          "attributes": {
            "src": "memories.v:38.2-46.5",
            "unused_bits": "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "$0$memwr$\\data$memories.v:40$1_EN[31:0]$10": {
          "hide_name": 1,
          "bits": [ 375, 375, 375, 375, 375, 375, 375, 375 ],
          "attributes": {
          }
        },
        "$0$memwr$\\data$memories.v:41$2_DATA[31:0]$12": {
          "hide_name": 1,
          "bits": [ 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374 ],
          "attributes": {
            "src": "memories.v:38.2-46.5",
            "unused_bits": "0 1 2 3 4 5 6 7 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "$0$memwr$\\data$memories.v:41$2_EN[31:0]$13": {
          "hide_name": 1,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", 310, 310, 310, 310, 310, 310, 310, 310 ],
          "attributes": {
          }
        },
        "$0$memwr$\\data$memories.v:42$3_DATA[31:0]$15": {
          "hide_name": 1,
          "bits": [ 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308 ],
          "attributes": {
            "src": "memories.v:38.2-46.5",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 24 25 26 27 28 29 30 31"
          }
        },
        "$0$memwr$\\data$memories.v:42$3_EN[31:0]$16": {
          "hide_name": 1,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", 244, 244, 244, 244, 244, 244, 244, 244 ],
          "attributes": {
          }
        },
        "$0$memwr$\\data$memories.v:43$4_DATA[31:0]$18": {
          "hide_name": 1,
          "bits": [ 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242 ],
          "attributes": {
            "src": "memories.v:38.2-46.5",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23"
          }
        },
        "$0$memwr$\\data$memories.v:43$4_EN[31:0]$19": {
          "hide_name": 1,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", 178, 178, 178, 178, 178, 178, 178, 178 ],
          "attributes": {
            "src": "memories.v:38.2-46.5"
          }
        },
        "$0\\rd_valid[0:0]": {
          "hide_name": 1,
          "bits": [ 142 ],
          "attributes": {
            "src": "memories.v:20.2-36.5"
          }
        },
        "$0\\wr_ack[0:0]": {
          "hide_name": 1,
          "bits": [ 143 ],
          "attributes": {
            "src": "memories.v:20.2-36.5"
          }
        },
        "$2$memwr$\\data$memories.v:40$1_DATA[31:0]$35": {
          "hide_name": 1,
          "bits": [ 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176 ],
          "attributes": {
            "src": "memories.v:38.2-46.5"
          }
        },
        "$2$memwr$\\data$memories.v:40$1_EN[31:0]$36": {
          "hide_name": 1,
          "bits": [ 144, 144, 144, 144, 144, 144, 144, 144 ],
          "attributes": {
          }
        },
        "$2$memwr$\\data$memories.v:41$2_DATA[31:0]$38": {
          "hide_name": 1,
          "bits": [ 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342 ],
          "attributes": {
            "src": "memories.v:38.2-46.5"
          }
        },
        "$2$memwr$\\data$memories.v:41$2_EN[31:0]$39": {
          "hide_name": 1,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", 309, 309, 309, 309, 309, 309, 309, 309 ],
          "attributes": {
          }
        },
        "$2$memwr$\\data$memories.v:42$3_DATA[31:0]$41": {
          "hide_name": 1,
          "bits": [ 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276 ],
          "attributes": {
            "src": "memories.v:38.2-46.5"
          }
        },
        "$2$memwr$\\data$memories.v:42$3_EN[31:0]$42": {
          "hide_name": 1,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", 243, 243, 243, 243, 243, 243, 243, 243 ],
          "attributes": {
          }
        },
        "$2$memwr$\\data$memories.v:43$4_DATA[31:0]$44": {
          "hide_name": 1,
          "bits": [ 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210 ],
          "attributes": {
            "src": "memories.v:38.2-46.5"
          }
        },
        "$2$memwr$\\data$memories.v:43$4_EN[31:0]$45": {
          "hide_name": 1,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", 177, 177, 177, 177, 177, 177, 177, 177 ],
          "attributes": {
            "src": "memories.v:38.2-46.5"
          }
        },
        "$logic_and$memories.v:39$21_Y": {
          "hide_name": 1,
          "bits": [ 141 ],
          "attributes": {
            "src": "memories.v:39.7-39.21"
          }
        },
        "$logic_not$memories.v:39$20_Y": {
          "hide_name": 1,
          "bits": [ 140 ],
          "attributes": {
            "src": "memories.v:39.16-39.21"
          }
        },
        "arst": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "memories.v:3.8-3.12"
          }
        },
        "clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "memories.v:2.8-2.11"
          }
        },
        "rd_addr": {
          "hide_name": 0,
          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35 ],
          "attributes": {
            "src": "memories.v:4.15-4.22"
          }
        },
        "rd_data": {
          "hide_name": 0,
          "bits": [ 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137 ],
          "attributes": {
            "src": "memories.v:11.20-11.27"
          }
        },
        "rd_en": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "memories.v:5.8-5.13"
          }
        },
        "rd_valid": {
          "hide_name": 0,
          "bits": [ 138 ],
          "attributes": {
            "src": "memories.v:12.13-12.21"
          }
        },
        "wr_ack": {
          "hide_name": 0,
          "bits": [ 139 ],
          "attributes": {
            "src": "memories.v:14.13-14.19"
          }
        },
        "wr_addr": {
          "hide_name": 0,
          "bits": [ 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68 ],
          "attributes": {
            "src": "memories.v:6.15-6.22"
          }
        },
        "wr_bsel": {
          "hide_name": 0,
          "bits": [ 101, 102, 103, 104 ],
          "attributes": {
            "src": "memories.v:8.14-8.21"
          }
        },
        "wr_data": {
          "hide_name": 0,
          "bits": [ 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100 ],
          "attributes": {
            "src": "memories.v:7.15-7.22"
          }
        },
        "wr_en": {
          "hide_name": 0,
          "bits": [ 105 ],
          "attributes": {
            "src": "memories.v:9.8-9.13"
          }
        }
      }
    },
    "v2f_add": {
      "attributes": {
        "dynports": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:48.1-59.10"
      },
      "parameter_default_values": {
        "A_SIGNED": "00000000000000000000000000000000",
        "A_WIDTH": "00000000000000000000000000000000",
        "B_SIGNED": "00000000000000000000000000000000",
        "B_WIDTH": "00000000000000000000000000000000",
        "Y_WIDTH": "00000000000000000000000000000000"
      },
      "ports": {
        "A": {
          "direction": "input",
          "offset": -1,
          "upto": 1,
          "bits": [ 2, 3 ]
        },
        "B": {
          "direction": "input",
          "offset": -1,
          "upto": 1,
          "bits": [ 4, 5 ]
        },
        "Y": {
          "direction": "output",
          "offset": -1,
          "upto": 1,
          "bits": [ 6, 7 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2, 3 ],
          "offset": -1,
          "upto": 1,
          "attributes": {
            "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:55.22-55.23"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 4, 5 ],
          "offset": -1,
          "upto": 1,
          "attributes": {
            "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:56.22-56.23"
          }
        },
        "Y": {
          "hide_name": 0,
          "bits": [ 6, 7 ],
          "offset": -1,
          "upto": 1,
          "attributes": {
            "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:57.23-57.24"
          }
        }
      }
    },
    "v2f_and": {
      "attributes": {
        "dynports": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:113.1-124.10"
      },
      "parameter_default_values": {
        "A_SIGNED": "00000000000000000000000000000000",
        "A_WIDTH": "00000000000000000000000000000000",
        "B_SIGNED": "00000000000000000000000000000000",
        "B_WIDTH": "00000000000000000000000000000000",
        "Y_WIDTH": "00000000000000000000000000000000"
      },
      "ports": {
        "A": {
          "direction": "input",
          "offset": -1,
          "upto": 1,
          "bits": [ 2, 3 ]
        },
        "B": {
          "direction": "input",
          "offset": -1,
          "upto": 1,
          "bits": [ 4, 5 ]
        },
        "Y": {
          "direction": "output",
          "offset": -1,
          "upto": 1,
          "bits": [ 6, 7 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2, 3 ],
          "offset": -1,
          "upto": 1,
          "attributes": {
            "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:120.22-120.23"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 4, 5 ],
          "offset": -1,
          "upto": 1,
          "attributes": {
            "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:121.22-121.23"
          }
        },
        "Y": {
          "hide_name": 0,
          "bits": [ 6, 7 ],
          "offset": -1,
          "upto": 1,
          "attributes": {
            "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:122.23-122.24"
          }
        }
      }
    },
    "v2f_div": {
      "attributes": {
        "dynports": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:61.1-72.10"
      },
      "parameter_default_values": {
        "A_SIGNED": "00000000000000000000000000000000",
        "A_WIDTH": "00000000000000000000000000000000",
        "B_SIGNED": "00000000000000000000000000000000",
        "B_WIDTH": "00000000000000000000000000000000",
        "Y_WIDTH": "00000000000000000000000000000000"
      },
      "ports": {
        "A": {
          "direction": "input",
          "offset": -1,
          "upto": 1,
          "bits": [ 2, 3 ]
        },
        "B": {
          "direction": "input",
          "offset": -1,
          "upto": 1,
          "bits": [ 4, 5 ]
        },
        "Y": {
          "direction": "output",
          "offset": -1,
          "upto": 1,
          "bits": [ 6, 7 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2, 3 ],
          "offset": -1,
          "upto": 1,
          "attributes": {
            "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:68.22-68.23"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 4, 5 ],
          "offset": -1,
          "upto": 1,
          "attributes": {
            "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:69.22-69.23"
          }
        },
        "Y": {
          "hide_name": 0,
          "bits": [ 6, 7 ],
          "offset": -1,
          "upto": 1,
          "attributes": {
            "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:70.23-70.24"
          }
        }
      }
    },
    "v2f_eq": {
      "attributes": {
        "dynports": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:249.1-260.10"
      },
      "parameter_default_values": {
        "A_SIGNED": "00000000000000000000000000000000",
        "A_WIDTH": "00000000000000000000000000000000",
        "B_SIGNED": "00000000000000000000000000000000",
        "B_WIDTH": "00000000000000000000000000000000",
        "Y_WIDTH": "00000000000000000000000000000000"
      },
      "ports": {
        "A": {
          "direction": "input",
          "offset": -1,
          "upto": 1,
          "bits": [ 2, 3 ]
        },
        "B": {
          "direction": "input",
          "offset": -1,
          "upto": 1,
          "bits": [ 4, 5 ]
        },
        "Y": {
          "direction": "output",
          "offset": -1,
          "upto": 1,
          "bits": [ 6, 7 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2, 3 ],
          "offset": -1,
          "upto": 1,
          "attributes": {
            "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:256.22-256.23"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 4, 5 ],
          "offset": -1,
          "upto": 1,
          "attributes": {
            "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:257.22-257.23"
          }
        },
        "Y": {
          "hide_name": 0,
          "bits": [ 6, 7 ],
          "offset": -1,
          "upto": 1,
          "attributes": {
            "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:258.23-258.24"
          }
        }
      }
    },
    "v2f_ge": {
      "attributes": {
        "dynports": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:222.1-233.10"
      },
      "parameter_default_values": {
        "A_SIGNED": "00000000000000000000000000000000",
        "A_WIDTH": "00000000000000000000000000000000",
        "B_SIGNED": "00000000000000000000000000000000",
        "B_WIDTH": "00000000000000000000000000000000",
        "Y_WIDTH": "00000000000000000000000000000000"
      },
      "ports": {
        "A": {
          "direction": "input",
          "offset": -1,
          "upto": 1,
          "bits": [ 2, 3 ]
        },
        "B": {
          "direction": "input",
          "offset": -1,
          "upto": 1,
          "bits": [ 4, 5 ]
        },
        "Y": {
          "direction": "output",
          "offset": -1,
          "upto": 1,
          "bits": [ 6, 7 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2, 3 ],
          "offset": -1,
          "upto": 1,
          "attributes": {
            "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:229.22-229.23"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 4, 5 ],
          "offset": -1,
          "upto": 1,
          "attributes": {
            "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:230.22-230.23"
          }
        },
        "Y": {
          "hide_name": 0,
          "bits": [ 6, 7 ],
          "offset": -1,
          "upto": 1,
          "attributes": {
            "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:231.23-231.24"
          }
        }
      }
    },
    "v2f_gt": {
      "attributes": {
        "dynports": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:196.1-207.10"
      },
      "parameter_default_values": {
        "A_SIGNED": "00000000000000000000000000000000",
        "A_WIDTH": "00000000000000000000000000000000",
        "B_SIGNED": "00000000000000000000000000000000",
        "B_WIDTH": "00000000000000000000000000000000",
        "Y_WIDTH": "00000000000000000000000000000000"
      },
      "ports": {
        "A": {
          "direction": "input",
          "offset": -1,
          "upto": 1,
          "bits": [ 2, 3 ]
        },
        "B": {
          "direction": "input",
          "offset": -1,
          "upto": 1,
          "bits": [ 4, 5 ]
        },
        "Y": {
          "direction": "output",
          "offset": -1,
          "upto": 1,
          "bits": [ 6, 7 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2, 3 ],
          "offset": -1,
          "upto": 1,
          "attributes": {
            "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:203.22-203.23"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 4, 5 ],
          "offset": -1,
          "upto": 1,
          "attributes": {
            "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:204.22-204.23"
          }
        },
        "Y": {
          "hide_name": 0,
          "bits": [ 6, 7 ],
          "offset": -1,
          "upto": 1,
          "attributes": {
            "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:205.23-205.24"
          }
        }
      }
    },
    "v2f_le": {
      "attributes": {
        "dynports": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:235.1-246.10"
      },
      "parameter_default_values": {
        "A_SIGNED": "00000000000000000000000000000000",
        "A_WIDTH": "00000000000000000000000000000000",
        "B_SIGNED": "00000000000000000000000000000000",
        "B_WIDTH": "00000000000000000000000000000000",
        "Y_WIDTH": "00000000000000000000000000000000"
      },
      "ports": {
        "A": {
          "direction": "input",
          "offset": -1,
          "upto": 1,
          "bits": [ 2, 3 ]
        },
        "B": {
          "direction": "input",
          "offset": -1,
          "upto": 1,
          "bits": [ 4, 5 ]
        },
        "Y": {
          "direction": "output",
          "offset": -1,
          "upto": 1,
          "bits": [ 6, 7 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2, 3 ],
          "offset": -1,
          "upto": 1,
          "attributes": {
            "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:242.22-242.23"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 4, 5 ],
          "offset": -1,
          "upto": 1,
          "attributes": {
            "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:243.22-243.23"
          }
        },
        "Y": {
          "hide_name": 0,
          "bits": [ 6, 7 ],
          "offset": -1,
          "upto": 1,
          "attributes": {
            "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:244.23-244.24"
          }
        }
      }
    },
    "v2f_lt": {
      "attributes": {
        "dynports": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:209.1-220.10"
      },
      "parameter_default_values": {
        "A_SIGNED": "00000000000000000000000000000000",
        "A_WIDTH": "00000000000000000000000000000000",
        "B_SIGNED": "00000000000000000000000000000000",
        "B_WIDTH": "00000000000000000000000000000000",
        "Y_WIDTH": "00000000000000000000000000000000"
      },
      "ports": {
        "A": {
          "direction": "input",
          "offset": -1,
          "upto": 1,
          "bits": [ 2, 3 ]
        },
        "B": {
          "direction": "input",
          "offset": -1,
          "upto": 1,
          "bits": [ 4, 5 ]
        },
        "Y": {
          "direction": "output",
          "offset": -1,
          "upto": 1,
          "bits": [ 6, 7 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2, 3 ],
          "offset": -1,
          "upto": 1,
          "attributes": {
            "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:216.22-216.23"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 4, 5 ],
          "offset": -1,
          "upto": 1,
          "attributes": {
            "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:217.22-217.23"
          }
        },
        "Y": {
          "hide_name": 0,
          "bits": [ 6, 7 ],
          "offset": -1,
          "upto": 1,
          "attributes": {
            "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:218.23-218.24"
          }
        }
      }
    },
    "v2f_mod": {
      "attributes": {
        "dynports": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:87.1-98.10"
      },
      "parameter_default_values": {
        "A_SIGNED": "00000000000000000000000000000000",
        "A_WIDTH": "00000000000000000000000000000000",
        "B_SIGNED": "00000000000000000000000000000000",
        "B_WIDTH": "00000000000000000000000000000000",
        "Y_WIDTH": "00000000000000000000000000000000"
      },
      "ports": {
        "A": {
          "direction": "input",
          "offset": -1,
          "upto": 1,
          "bits": [ 2, 3 ]
        },
        "B": {
          "direction": "input",
          "offset": -1,
          "upto": 1,
          "bits": [ 4, 5 ]
        },
        "Y": {
          "direction": "output",
          "offset": -1,
          "upto": 1,
          "bits": [ 6, 7 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2, 3 ],
          "offset": -1,
          "upto": 1,
          "attributes": {
            "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:94.22-94.23"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 4, 5 ],
          "offset": -1,
          "upto": 1,
          "attributes": {
            "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:95.22-95.23"
          }
        },
        "Y": {
          "hide_name": 0,
          "bits": [ 6, 7 ],
          "offset": -1,
          "upto": 1,
          "attributes": {
            "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:96.23-96.24"
          }
        }
      }
    },
    "v2f_mul": {
      "attributes": {
        "whitebox": "00000000000000000000000000000001",
        "dynports": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:38.1-46.10"
      },
      "parameter_default_values": {
        "A_SIGNED": "00000000000000000000000000000000",
        "A_WIDTH": "00000000000000000000000000000001",
        "B_SIGNED": "00000000000000000000000000000000",
        "B_WIDTH": "00000000000000000000000000000001",
        "Y_WIDTH": "00000000000000000000000000000001"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "Y": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
        "$mul$/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:45$46": {
          "hide_name": 1,
          "type": "$mul",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:45.13-45.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2 ],
            "B": [ 3 ],
            "Y": [ 4 ]
          }
        }
      },
      "netnames": {
        "$mul$/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:45$46_Y": {
          "hide_name": 1,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:45.13-45.16"
          }
        },
        "A": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:39.22-39.23"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:40.22-40.23"
          }
        },
        "Y": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:41.23-41.24"
          }
        }
      }
    },
    "v2f_mux": {
      "attributes": {
        "whitebox": "00000000000000000000000000000001",
        "dynports": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:287.1-295.10"
      },
      "parameter_default_values": {
        "WIDTH": "00000000000000000000000000000000"
      },
      "ports": {
        "A": {
          "direction": "input",
          "offset": -1,
          "upto": 1,
          "bits": [ 2, 3 ]
        },
        "B": {
          "direction": "input",
          "offset": -1,
          "upto": 1,
          "bits": [ 4, 5 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "Y": {
          "direction": "output",
          "offset": -1,
          "upto": 1,
          "bits": [ 7, 8 ]
        }
      },
      "cells": {
        "$ternary$/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:294$51": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:294.13-294.22"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2, 3 ],
            "B": [ 4, 5 ],
            "S": [ 6 ],
            "Y": [ 7, 8 ]
          }
        }
      },
      "netnames": {
        "$ternary$/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:294$51_Y": {
          "hide_name": 1,
          "bits": [ 7, 8 ],
          "attributes": {
            "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:294.13-294.22"
          }
        },
        "A": {
          "hide_name": 0,
          "bits": [ 2, 3 ],
          "offset": -1,
          "upto": 1,
          "attributes": {
            "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:290.20-290.21"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 4, 5 ],
          "offset": -1,
          "upto": 1,
          "attributes": {
            "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:291.20-291.21"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:292.8-292.9"
          }
        },
        "Y": {
          "hide_name": 0,
          "bits": [ 7, 8 ],
          "offset": -1,
          "upto": 1,
          "attributes": {
            "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:293.21-293.22"
          }
        }
      }
    },
    "v2f_ne": {
      "attributes": {
        "dynports": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:262.1-273.10"
      },
      "parameter_default_values": {
        "A_SIGNED": "00000000000000000000000000000000",
        "A_WIDTH": "00000000000000000000000000000000",
        "B_SIGNED": "00000000000000000000000000000000",
        "B_WIDTH": "00000000000000000000000000000000",
        "Y_WIDTH": "00000000000000000000000000000000"
      },
      "ports": {
        "A": {
          "direction": "input",
          "offset": -1,
          "upto": 1,
          "bits": [ 2, 3 ]
        },
        "B": {
          "direction": "input",
          "offset": -1,
          "upto": 1,
          "bits": [ 4, 5 ]
        },
        "Y": {
          "direction": "output",
          "offset": -1,
          "upto": 1,
          "bits": [ 6, 7 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2, 3 ],
          "offset": -1,
          "upto": 1,
          "attributes": {
            "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:269.22-269.23"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 4, 5 ],
          "offset": -1,
          "upto": 1,
          "attributes": {
            "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:270.22-270.23"
          }
        },
        "Y": {
          "hide_name": 0,
          "bits": [ 6, 7 ],
          "offset": -1,
          "upto": 1,
          "attributes": {
            "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:271.23-271.24"
          }
        }
      }
    },
    "v2f_neg": {
      "attributes": {
        "dynports": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:1.1-8.10"
      },
      "parameter_default_values": {
        "A_SIGNED": "00000000000000000000000000000000",
        "A_WIDTH": "00000000000000000000000000000000",
        "Y_WIDTH": "00000000000000000000000000000000"
      },
      "ports": {
        "A": {
          "direction": "input",
          "offset": -1,
          "upto": 1,
          "bits": [ 2, 3 ]
        },
        "Y": {
          "direction": "output",
          "offset": -1,
          "upto": 1,
          "bits": [ 4, 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2, 3 ],
          "offset": -1,
          "upto": 1,
          "attributes": {
            "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:5.22-5.23"
          }
        },
        "Y": {
          "hide_name": 0,
          "bits": [ 4, 5 ],
          "offset": -1,
          "upto": 1,
          "attributes": {
            "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:6.23-6.24"
          }
        }
      }
    },
    "v2f_not": {
      "attributes": {
        "dynports": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:10.1-17.10"
      },
      "parameter_default_values": {
        "A_SIGNED": "00000000000000000000000000000000",
        "A_WIDTH": "00000000000000000000000000000000",
        "Y_WIDTH": "00000000000000000000000000000000"
      },
      "ports": {
        "A": {
          "direction": "input",
          "offset": -1,
          "upto": 1,
          "bits": [ 2, 3 ]
        },
        "Y": {
          "direction": "output",
          "offset": -1,
          "upto": 1,
          "bits": [ 4, 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2, 3 ],
          "offset": -1,
          "upto": 1,
          "attributes": {
            "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:14.22-14.23"
          }
        },
        "Y": {
          "hide_name": 0,
          "bits": [ 4, 5 ],
          "offset": -1,
          "upto": 1,
          "attributes": {
            "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:15.23-15.24"
          }
        }
      }
    },
    "v2f_or": {
      "attributes": {
        "dynports": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:126.1-137.10"
      },
      "parameter_default_values": {
        "A_SIGNED": "00000000000000000000000000000000",
        "A_WIDTH": "00000000000000000000000000000000",
        "B_SIGNED": "00000000000000000000000000000000",
        "B_WIDTH": "00000000000000000000000000000000",
        "Y_WIDTH": "00000000000000000000000000000000"
      },
      "ports": {
        "A": {
          "direction": "input",
          "offset": -1,
          "upto": 1,
          "bits": [ 2, 3 ]
        },
        "B": {
          "direction": "input",
          "offset": -1,
          "upto": 1,
          "bits": [ 4, 5 ]
        },
        "Y": {
          "direction": "output",
          "offset": -1,
          "upto": 1,
          "bits": [ 6, 7 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2, 3 ],
          "offset": -1,
          "upto": 1,
          "attributes": {
            "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:133.22-133.23"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 4, 5 ],
          "offset": -1,
          "upto": 1,
          "attributes": {
            "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:134.22-134.23"
          }
        },
        "Y": {
          "hide_name": 0,
          "bits": [ 6, 7 ],
          "offset": -1,
          "upto": 1,
          "attributes": {
            "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:135.23-135.24"
          }
        }
      }
    },
    "v2f_pmux": {
      "attributes": {
        "dynports": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:275.1-284.10"
      },
      "parameter_default_values": {
        "S_WIDTH": "00000000000000000000000000000000",
        "WIDTH": "00000000000000000000000000000000"
      },
      "ports": {
        "A": {
          "direction": "input",
          "offset": -1,
          "upto": 1,
          "bits": [ 2, 3 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S": {
          "direction": "input",
          "offset": -1,
          "upto": 1,
          "bits": [ 5, 6 ]
        },
        "Y": {
          "direction": "output",
          "offset": -1,
          "upto": 1,
          "bits": [ 7, 8 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2, 3 ],
          "offset": -1,
          "upto": 1,
          "attributes": {
            "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:279.20-279.21"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:280.29-280.30"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 5, 6 ],
          "offset": -1,
          "upto": 1,
          "attributes": {
            "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:281.22-281.23"
          }
        },
        "Y": {
          "hide_name": 0,
          "bits": [ 7, 8 ],
          "offset": -1,
          "upto": 1,
          "attributes": {
            "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:282.21-282.22"
          }
        }
      }
    },
    "v2f_pow": {
      "attributes": {
        "dynports": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:139.1-150.10"
      },
      "parameter_default_values": {
        "A_SIGNED": "00000000000000000000000000000000",
        "A_WIDTH": "00000000000000000000000000000000",
        "B_SIGNED": "00000000000000000000000000000000",
        "B_WIDTH": "00000000000000000000000000000000",
        "Y_WIDTH": "00000000000000000000000000000000"
      },
      "ports": {
        "A": {
          "direction": "input",
          "offset": -1,
          "upto": 1,
          "bits": [ 2, 3 ]
        },
        "B": {
          "direction": "input",
          "offset": -1,
          "upto": 1,
          "bits": [ 4, 5 ]
        },
        "Y": {
          "direction": "output",
          "offset": -1,
          "upto": 1,
          "bits": [ 6, 7 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2, 3 ],
          "offset": -1,
          "upto": 1,
          "attributes": {
            "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:146.22-146.23"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 4, 5 ],
          "offset": -1,
          "upto": 1,
          "attributes": {
            "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:147.22-147.23"
          }
        },
        "Y": {
          "hide_name": 0,
          "bits": [ 6, 7 ],
          "offset": -1,
          "upto": 1,
          "attributes": {
            "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:148.23-148.24"
          }
        }
      }
    },
    "v2f_reduce_and": {
      "attributes": {
        "dynports": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:28.1-35.10"
      },
      "parameter_default_values": {
        "A_SIGNED": "00000000000000000000000000000000",
        "A_WIDTH": "00000000000000000000000000000000",
        "Y_WIDTH": "00000000000000000000000000000000"
      },
      "ports": {
        "A": {
          "direction": "input",
          "offset": -1,
          "upto": 1,
          "bits": [ 2, 3 ]
        },
        "Y": {
          "direction": "output",
          "offset": -1,
          "upto": 1,
          "bits": [ 4, 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2, 3 ],
          "offset": -1,
          "upto": 1,
          "attributes": {
            "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:32.22-32.23"
          }
        },
        "Y": {
          "hide_name": 0,
          "bits": [ 4, 5 ],
          "offset": -1,
          "upto": 1,
          "attributes": {
            "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:33.23-33.24"
          }
        }
      }
    },
    "v2f_reduce_or": {
      "attributes": {
        "dynports": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:19.1-26.10"
      },
      "parameter_default_values": {
        "A_SIGNED": "00000000000000000000000000000000",
        "A_WIDTH": "00000000000000000000000000000000",
        "Y_WIDTH": "00000000000000000000000000000000"
      },
      "ports": {
        "A": {
          "direction": "input",
          "offset": -1,
          "upto": 1,
          "bits": [ 2, 3 ]
        },
        "Y": {
          "direction": "output",
          "offset": -1,
          "upto": 1,
          "bits": [ 4, 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2, 3 ],
          "offset": -1,
          "upto": 1,
          "attributes": {
            "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:23.22-23.23"
          }
        },
        "Y": {
          "hide_name": 0,
          "bits": [ 4, 5 ],
          "offset": -1,
          "upto": 1,
          "attributes": {
            "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:24.23-24.24"
          }
        }
      }
    },
    "v2f_shl": {
      "attributes": {
        "whitebox": "00000000000000000000000000000001",
        "dynports": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:153.1-161.10"
      },
      "parameter_default_values": {
        "A_SIGNED": "00000000000000000000000000000000",
        "A_WIDTH": "00000000000000000000000000000001",
        "B_SIGNED": "00000000000000000000000000000000",
        "B_WIDTH": "00000000000000000000000000000001",
        "Y_WIDTH": "00000000000000000000000000000001"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "Y": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
        "$shl$/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:160$47": {
          "hide_name": 1,
          "type": "$shl",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:160.13-160.19"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2 ],
            "B": [ 3 ],
            "Y": [ 4 ]
          }
        }
      },
      "netnames": {
        "$shl$/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:160$47_Y": {
          "hide_name": 1,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:160.13-160.19"
          }
        },
        "A": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:154.22-154.23"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:155.22-155.23"
          }
        },
        "Y": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:156.23-156.24"
          }
        }
      }
    },
    "v2f_shr": {
      "attributes": {
        "whitebox": "00000000000000000000000000000001",
        "dynports": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:186.1-194.10"
      },
      "parameter_default_values": {
        "A_SIGNED": "00000000000000000000000000000000",
        "A_WIDTH": "00000000000000000000000000000001",
        "B_SIGNED": "00000000000000000000000000000000",
        "B_WIDTH": "00000000000000000000000000000001",
        "Y_WIDTH": "00000000000000000000000000000001"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "Y": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
        "$shr$/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:193$50": {
          "hide_name": 1,
          "type": "$shr",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:193.13-193.19"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2 ],
            "B": [ 3 ],
            "Y": [ 4 ]
          }
        }
      },
      "netnames": {
        "$shr$/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:193$50_Y": {
          "hide_name": 1,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:193.13-193.19"
          }
        },
        "A": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:187.22-187.23"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:188.22-188.23"
          }
        },
        "Y": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:189.23-189.24"
          }
        }
      }
    },
    "v2f_sshl": {
      "attributes": {
        "whitebox": "00000000000000000000000000000001",
        "dynports": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:164.1-172.10"
      },
      "parameter_default_values": {
        "A_SIGNED": "00000000000000000000000000000000",
        "A_WIDTH": "00000000000000000000000000000001",
        "B_SIGNED": "00000000000000000000000000000000",
        "B_WIDTH": "00000000000000000000000000000001",
        "Y_WIDTH": "00000000000000000000000000000001"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "Y": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
        "$sshl$/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:171$48": {
          "hide_name": 1,
          "type": "$sshl",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:171.13-171.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2 ],
            "B": [ 3 ],
            "Y": [ 4 ]
          }
        }
      },
      "netnames": {
        "$sshl$/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:171$48_Y": {
          "hide_name": 1,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:171.13-171.20"
          }
        },
        "A": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:165.22-165.23"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:166.22-166.23"
          }
        },
        "Y": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:167.23-167.24"
          }
        }
      }
    },
    "v2f_sshr": {
      "attributes": {
        "whitebox": "00000000000000000000000000000001",
        "dynports": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:175.1-183.10"
      },
      "parameter_default_values": {
        "A_SIGNED": "00000000000000000000000000000000",
        "A_WIDTH": "00000000000000000000000000000001",
        "B_SIGNED": "00000000000000000000000000000000",
        "B_WIDTH": "00000000000000000000000000000001",
        "Y_WIDTH": "00000000000000000000000000000001"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "Y": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
        "$sshr$/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:182$49": {
          "hide_name": 1,
          "type": "$sshr",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:182.13-182.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2 ],
            "B": [ 3 ],
            "Y": [ 4 ]
          }
        }
      },
      "netnames": {
        "$sshr$/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:182$49_Y": {
          "hide_name": 1,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:182.13-182.20"
          }
        },
        "A": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:176.22-176.23"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:177.22-177.23"
          }
        },
        "Y": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:178.23-178.24"
          }
        }
      }
    },
    "v2f_sub": {
      "attributes": {
        "dynports": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:74.1-85.10"
      },
      "parameter_default_values": {
        "A_SIGNED": "00000000000000000000000000000000",
        "A_WIDTH": "00000000000000000000000000000000",
        "B_SIGNED": "00000000000000000000000000000000",
        "B_WIDTH": "00000000000000000000000000000000",
        "Y_WIDTH": "00000000000000000000000000000000"
      },
      "ports": {
        "A": {
          "direction": "input",
          "offset": -1,
          "upto": 1,
          "bits": [ 2, 3 ]
        },
        "B": {
          "direction": "input",
          "offset": -1,
          "upto": 1,
          "bits": [ 4, 5 ]
        },
        "Y": {
          "direction": "output",
          "offset": -1,
          "upto": 1,
          "bits": [ 6, 7 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2, 3 ],
          "offset": -1,
          "upto": 1,
          "attributes": {
            "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:81.22-81.23"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 4, 5 ],
          "offset": -1,
          "upto": 1,
          "attributes": {
            "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:82.22-82.23"
          }
        },
        "Y": {
          "hide_name": 0,
          "bits": [ 6, 7 ],
          "offset": -1,
          "upto": 1,
          "attributes": {
            "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:83.23-83.24"
          }
        }
      }
    },
    "v2f_xor": {
      "attributes": {
        "dynports": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:100.1-111.10"
      },
      "parameter_default_values": {
        "A_SIGNED": "00000000000000000000000000000000",
        "A_WIDTH": "00000000000000000000000000000000",
        "B_SIGNED": "00000000000000000000000000000000",
        "B_WIDTH": "00000000000000000000000000000000",
        "Y_WIDTH": "00000000000000000000000000000000"
      },
      "ports": {
        "A": {
          "direction": "input",
          "offset": -1,
          "upto": 1,
          "bits": [ 2, 3 ]
        },
        "B": {
          "direction": "input",
          "offset": -1,
          "upto": 1,
          "bits": [ 4, 5 ]
        },
        "Y": {
          "direction": "output",
          "offset": -1,
          "upto": 1,
          "bits": [ 6, 7 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2, 3 ],
          "offset": -1,
          "upto": 1,
          "attributes": {
            "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:107.22-107.23"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 4, 5 ],
          "offset": -1,
          "upto": 1,
          "attributes": {
            "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:108.22-108.23"
          }
        },
        "Y": {
          "hide_name": 0,
          "bits": [ 6, 7 ],
          "offset": -1,
          "upto": 1,
          "attributes": {
            "src": "/home/ben/repo/verilog2factorio/v2flib/v2f_primitives.v:109.23-109.24"
          }
        }
      }
    }
  }
}
