Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021
| Date         : Sun Sep 19 17:29:30 2021
| Host         : zynquser-PC running 64-bit Ubuntu 20.04.2 LTS
| Command      : report_design_analysis -file ./report/matrix_mult_design_analysis_synth.rpt
| Design       : bd_0_wrapper
| Device       : xc7z020
| Design State : Synthesized
---------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+-----------------------------------------------------------------+
|      Characteristics      |                             Path #1                             |
+---------------------------+-----------------------------------------------------------------+
| Requirement               | 10.000                                                          |
| Path Delay                | 3.816                                                           |
| Logic Delay               | 2.697(71%)                                                      |
| Net Delay                 | 1.119(29%)                                                      |
| Clock Skew                | -0.049                                                          |
| Slack                     | 6.209                                                           |
| Clock Relationship        | Safely Timed                                                    |
| Clock Group               | 1                                                               |
| Logic Levels              | 6                                                               |
| Routes                    | NA                                                              |
| Logical Path              | FDRE/C-(2)-LUT2-(1)-CARRY4-CARRY4-LUT2-(1)-CARRY4-CARRY4-FDRE/D |
| Start Point Clock         | ap_clk                                                          |
| End Point Clock           | ap_clk                                                          |
| DSP Block                 | None                                                            |
| BRAM                      | None                                                            |
| IO Crossings              | 0                                                               |
| Config Crossings          | 0                                                               |
| SLR Crossings             | 0                                                               |
| PBlocks                   | 0                                                               |
| High Fanout               | 2                                                               |
| Dont Touch                | 0                                                               |
| Mark Debug                | 0                                                               |
| Start Point Pin Primitive | FDRE/C                                                          |
| End Point Pin Primitive   | FDRE/D                                                          |
| Start Point Pin           | reg_193_reg[1]/C                                                |
| End Point Pin             | add_ln16_2_reg_692_reg[9]/D                                     |
+---------------------------+-----------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (308, 299)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+----+----+----+----+---+---+---+
| End Point Clock | Requirement |  0 |  1 |  2 |  3 | 4 | 5 | 6 |
+-----------------+-------------+----+----+----+----+---+---+---+
| ap_clk          | 10.000ns    | 34 | 76 | 41 | 14 | 9 | 5 | 2 |
+-----------------+-------------+----+----+----+----+---+---+---+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 181 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Congestion | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
* The design has not been placed, hence congestion data is not available. The command report_design_analysis -congestion should be run only after place_design has completed.


4. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device


