\hypertarget{lpc-emc_8h}{}\section{bsps/arm/include/bsp/lpc-\/emc.h File Reference}
\label{lpc-emc_8h}\index{bsps/arm/include/bsp/lpc-\/emc.h@{bsps/arm/include/bsp/lpc-\/emc.h}}


E\+MC support A\+PI.  


{\ttfamily \#include $<$bsp/utility.\+h$>$}\newline
\subsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{structlpc__emc__dynamic}{lpc\+\_\+emc\+\_\+dynamic}}
\item 
struct \mbox{\hyperlink{structlpc__emc__static}{lpc\+\_\+emc\+\_\+static}}
\item 
struct \mbox{\hyperlink{structlpc__emc}{lpc\+\_\+emc}}
\end{DoxyCompactItemize}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define {\bfseries E\+M\+C\+\_\+\+D\+Y\+N\+\_\+\+C\+H\+I\+P\+\_\+\+C\+O\+U\+NT}~4
\item 
\#define {\bfseries E\+M\+C\+\_\+\+S\+T\+A\+T\+I\+C\+\_\+\+C\+H\+I\+P\+\_\+\+C\+O\+U\+NT}~4
\end{DoxyCompactItemize}
\begin{Indent}\textbf{ E\+MC Control Register (E\+M\+C\+Control)}\par
\begin{DoxyCompactItemize}
\item 
\#define {\bfseries E\+M\+C\+\_\+\+C\+T\+R\+L\+\_\+E}~B\+S\+P\+\_\+\+B\+I\+T32(0)
\item 
\#define {\bfseries E\+M\+C\+\_\+\+C\+T\+R\+L\+\_\+M}~B\+S\+P\+\_\+\+B\+I\+T32(0)
\item 
\#define {\bfseries E\+M\+C\+\_\+\+C\+T\+R\+L\+\_\+L}~B\+S\+P\+\_\+\+B\+I\+T32(2)
\end{DoxyCompactItemize}
\end{Indent}
\begin{Indent}\textbf{ E\+MC Dynamic Memory Control Register (E\+M\+C\+Dynamic\+Control)}\par
\begin{DoxyCompactItemize}
\item 
\#define {\bfseries E\+M\+C\+\_\+\+D\+Y\+N\+\_\+\+C\+T\+R\+L\+\_\+\+CE}~B\+S\+P\+\_\+\+B\+I\+T32(0)
\item 
\#define {\bfseries E\+M\+C\+\_\+\+D\+Y\+N\+\_\+\+C\+T\+R\+L\+\_\+\+CS}~B\+S\+P\+\_\+\+B\+I\+T32(1)
\item 
\#define {\bfseries E\+M\+C\+\_\+\+D\+Y\+N\+\_\+\+C\+T\+R\+L\+\_\+\+SR}~B\+S\+P\+\_\+\+B\+I\+T32(2)
\item 
\#define {\bfseries E\+M\+C\+\_\+\+D\+Y\+N\+\_\+\+C\+T\+R\+L\+\_\+\+S\+R\+M\+CC}~B\+S\+P\+\_\+\+B\+I\+T32(3)
\item 
\#define {\bfseries E\+M\+C\+\_\+\+D\+Y\+N\+\_\+\+C\+T\+R\+L\+\_\+\+I\+M\+CC}~B\+S\+P\+\_\+\+B\+I\+T32(4)
\item 
\#define {\bfseries E\+M\+C\+\_\+\+D\+Y\+N\+\_\+\+C\+T\+R\+L\+\_\+\+M\+CC}~B\+S\+P\+\_\+\+B\+I\+T32(5)
\item 
\#define {\bfseries E\+M\+C\+\_\+\+D\+Y\+N\+\_\+\+C\+T\+R\+L\+\_\+\+I\+\_\+\+M\+A\+SK}~B\+S\+P\+\_\+\+M\+S\+K32(7, 8)
\item 
\#define {\bfseries E\+M\+C\+\_\+\+D\+Y\+N\+\_\+\+C\+T\+R\+L\+\_\+\+I\+\_\+\+N\+O\+R\+M\+AL}~B\+S\+P\+\_\+\+F\+L\+D32(0x0, 7, 8)
\item 
\#define {\bfseries E\+M\+C\+\_\+\+D\+Y\+N\+\_\+\+C\+T\+R\+L\+\_\+\+I\+\_\+\+M\+O\+DE}~B\+S\+P\+\_\+\+F\+L\+D32(0x1, 7, 8)
\item 
\#define {\bfseries E\+M\+C\+\_\+\+D\+Y\+N\+\_\+\+C\+T\+R\+L\+\_\+\+I\+\_\+\+P\+A\+LL}~B\+S\+P\+\_\+\+F\+L\+D32(0x2, 7, 8)
\item 
\#define {\bfseries E\+M\+C\+\_\+\+D\+Y\+N\+\_\+\+C\+T\+R\+L\+\_\+\+I\+\_\+\+N\+OP}~B\+S\+P\+\_\+\+F\+L\+D32(0x3, 7, 8)
\item 
\#define {\bfseries E\+M\+C\+\_\+\+D\+Y\+N\+\_\+\+C\+T\+R\+L\+\_\+\+DP}~B\+S\+P\+\_\+\+B\+I\+T32(13)
\end{DoxyCompactItemize}
\end{Indent}
\begin{Indent}\textbf{ E\+MC Dynamic Memory Read Configuration Register (E\+M\+C\+Dynamic\+Read\+Config)}\par
\begin{DoxyCompactItemize}
\item 
\#define {\bfseries E\+M\+C\+\_\+\+D\+Y\+N\+\_\+\+R\+E\+A\+D\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+\+S\+D\+R\+\_\+\+S\+T\+R\+AT}(val)~B\+S\+P\+\_\+\+F\+L\+D32(val, 0, 1)
\item 
\#define {\bfseries E\+M\+C\+\_\+\+D\+Y\+N\+\_\+\+R\+E\+A\+D\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+\+S\+D\+R\+\_\+\+P\+O\+L\+\_\+\+P\+OS}~B\+S\+P\+\_\+\+B\+I\+T32(4)
\item 
\#define {\bfseries E\+M\+C\+\_\+\+D\+Y\+N\+\_\+\+R\+E\+A\+D\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+\+D\+D\+R\+\_\+\+S\+T\+R\+AT}(val)~B\+S\+P\+\_\+\+F\+L\+D32(val, 8, 9)
\item 
\#define {\bfseries E\+M\+C\+\_\+\+D\+Y\+N\+\_\+\+R\+E\+A\+D\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+\+D\+D\+R\+\_\+\+P\+O\+L\+\_\+\+P\+OS}~B\+S\+P\+\_\+\+B\+I\+T32(12)
\end{DoxyCompactItemize}
\end{Indent}
\begin{Indent}\textbf{ E\+MC Dynamic Memory Configuration N Register (E\+M\+C\+Dynamic\+ConfigN)}\par
\begin{DoxyCompactItemize}
\item 
\#define {\bfseries E\+M\+C\+\_\+\+D\+Y\+N\+\_\+\+C\+F\+G\+\_\+\+M\+D\+\_\+\+L\+P\+C24\+XX}(val)~B\+S\+P\+\_\+\+F\+L\+D32(val, 3, 4)
\item 
\#define {\bfseries E\+M\+C\+\_\+\+D\+Y\+N\+\_\+\+C\+F\+G\+\_\+\+M\+D\+\_\+\+L\+P\+C32\+XX}(val)~B\+S\+P\+\_\+\+F\+L\+D32(val, 0, 2)
\item 
\#define {\bfseries E\+M\+C\+\_\+\+D\+Y\+N\+\_\+\+C\+F\+G\+\_\+\+AM}(val)~B\+S\+P\+\_\+\+F\+L\+D32(val, 7, 14)
\item 
\#define {\bfseries E\+M\+C\+\_\+\+D\+Y\+N\+\_\+\+C\+F\+G\+\_\+B}~B\+S\+P\+\_\+\+B\+I\+T32(19)
\item 
\#define {\bfseries E\+M\+C\+\_\+\+D\+Y\+N\+\_\+\+C\+F\+G\+\_\+P}~B\+S\+P\+\_\+\+B\+I\+T32(20)
\end{DoxyCompactItemize}
\end{Indent}
\begin{Indent}\textbf{ E\+MC Dynamic Memory R\+AS and C\+AS Delay N Register (E\+M\+C\+Dynamic\+Ras\+CasN)}\par
\begin{DoxyCompactItemize}
\item 
\#define {\bfseries E\+M\+C\+\_\+\+D\+Y\+N\+\_\+\+R\+A\+S\+C\+A\+S\+\_\+\+R\+AS}(val)~B\+S\+P\+\_\+\+F\+L\+D32(val, 0, 3)
\item 
\#define {\bfseries E\+M\+C\+\_\+\+D\+Y\+N\+\_\+\+R\+A\+S\+C\+A\+S\+\_\+\+C\+AS}(val,  half)~B\+S\+P\+\_\+\+F\+L\+D32(((val) $<$$<$ 1) $\vert$ (half), 7, 10)
\end{DoxyCompactItemize}
\end{Indent}


\subsection{Detailed Description}
E\+MC support A\+PI. 

