{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1677317238555 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1677317238555 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 25 14:57:18 2023 " "Processing started: Sat Feb 25 14:57:18 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1677317238555 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1677317238555 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PWM -c PWM " "Command: quartus_map --read_settings_files=on --write_settings_files=off PWM -c PWM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1677317238555 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1677317238989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkduty.v 1 1 " "Found 1 design units, including 1 entities, in source file clkduty.v" { { "Info" "ISGN_ENTITY_NAME" "1 clkduty " "Found entity 1: clkduty" {  } { { "clkduty.v" "" { Text "M:/GitHub/PWM-Generator-FPGA/Quartus Files/clkduty.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677317239051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677317239051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count.v 1 1 " "Found 1 design units, including 1 entities, in source file count.v" { { "Info" "ISGN_ENTITY_NAME" "1 count " "Found entity 1: count" {  } { { "count.v" "" { Text "M:/GitHub/PWM-Generator-FPGA/Quartus Files/count.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677317239051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677317239051 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "clkduty " "Elaborating entity \"clkduty\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1677317239093 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 clkduty.v(16) " "Verilog HDL assignment warning at clkduty.v(16): truncated value with size 32 to match size of target (1)" {  } { { "clkduty.v" "" { Text "M:/GitHub/PWM-Generator-FPGA/Quartus Files/clkduty.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1677317239093 "|clkduty"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "duty clkduty.v(34) " "Verilog HDL Always Construct warning at clkduty.v(34): inferring latch(es) for variable \"duty\", which holds its previous value in one or more paths through the always construct" {  } { { "clkduty.v" "" { Text "M:/GitHub/PWM-Generator-FPGA/Quartus Files/clkduty.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1677317239093 "|clkduty"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "duty\[0\] clkduty.v(34) " "Inferred latch for \"duty\[0\]\" at clkduty.v(34)" {  } { { "clkduty.v" "" { Text "M:/GitHub/PWM-Generator-FPGA/Quartus Files/clkduty.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677317239093 "|clkduty"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "duty\[1\] clkduty.v(34) " "Inferred latch for \"duty\[1\]\" at clkduty.v(34)" {  } { { "clkduty.v" "" { Text "M:/GitHub/PWM-Generator-FPGA/Quartus Files/clkduty.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677317239093 "|clkduty"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "duty\[2\] clkduty.v(34) " "Inferred latch for \"duty\[2\]\" at clkduty.v(34)" {  } { { "clkduty.v" "" { Text "M:/GitHub/PWM-Generator-FPGA/Quartus Files/clkduty.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677317239093 "|clkduty"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "duty\[3\] clkduty.v(34) " "Inferred latch for \"duty\[3\]\" at clkduty.v(34)" {  } { { "clkduty.v" "" { Text "M:/GitHub/PWM-Generator-FPGA/Quartus Files/clkduty.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677317239093 "|clkduty"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "duty\[4\] clkduty.v(34) " "Inferred latch for \"duty\[4\]\" at clkduty.v(34)" {  } { { "clkduty.v" "" { Text "M:/GitHub/PWM-Generator-FPGA/Quartus Files/clkduty.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677317239093 "|clkduty"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "duty\[5\] clkduty.v(34) " "Inferred latch for \"duty\[5\]\" at clkduty.v(34)" {  } { { "clkduty.v" "" { Text "M:/GitHub/PWM-Generator-FPGA/Quartus Files/clkduty.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677317239093 "|clkduty"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "duty\[6\] clkduty.v(34) " "Inferred latch for \"duty\[6\]\" at clkduty.v(34)" {  } { { "clkduty.v" "" { Text "M:/GitHub/PWM-Generator-FPGA/Quartus Files/clkduty.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677317239093 "|clkduty"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "duty\[7\] clkduty.v(34) " "Inferred latch for \"duty\[7\]\" at clkduty.v(34)" {  } { { "clkduty.v" "" { Text "M:/GitHub/PWM-Generator-FPGA/Quartus Files/clkduty.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677317239093 "|clkduty"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "duty\[7\] clkduty.v(54) " "Can't resolve multiple constant drivers for net \"duty\[7\]\" at clkduty.v(54)" {  } { { "clkduty.v" "" { Text "M:/GitHub/PWM-Generator-FPGA/Quartus Files/clkduty.v" 54 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677317239101 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "clkduty.v(34) " "Constant driver at clkduty.v(34)" {  } { { "clkduty.v" "" { Text "M:/GitHub/PWM-Generator-FPGA/Quartus Files/clkduty.v" 34 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Quartus II" 0 -1 1677317239101 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "duty\[6\] clkduty.v(54) " "Can't resolve multiple constant drivers for net \"duty\[6\]\" at clkduty.v(54)" {  } { { "clkduty.v" "" { Text "M:/GitHub/PWM-Generator-FPGA/Quartus Files/clkduty.v" 54 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677317239101 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "duty\[5\] clkduty.v(54) " "Can't resolve multiple constant drivers for net \"duty\[5\]\" at clkduty.v(54)" {  } { { "clkduty.v" "" { Text "M:/GitHub/PWM-Generator-FPGA/Quartus Files/clkduty.v" 54 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677317239101 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "duty\[4\] clkduty.v(54) " "Can't resolve multiple constant drivers for net \"duty\[4\]\" at clkduty.v(54)" {  } { { "clkduty.v" "" { Text "M:/GitHub/PWM-Generator-FPGA/Quartus Files/clkduty.v" 54 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677317239101 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "duty\[3\] clkduty.v(54) " "Can't resolve multiple constant drivers for net \"duty\[3\]\" at clkduty.v(54)" {  } { { "clkduty.v" "" { Text "M:/GitHub/PWM-Generator-FPGA/Quartus Files/clkduty.v" 54 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677317239101 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "duty\[2\] clkduty.v(54) " "Can't resolve multiple constant drivers for net \"duty\[2\]\" at clkduty.v(54)" {  } { { "clkduty.v" "" { Text "M:/GitHub/PWM-Generator-FPGA/Quartus Files/clkduty.v" 54 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677317239101 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "duty\[1\] clkduty.v(54) " "Can't resolve multiple constant drivers for net \"duty\[1\]\" at clkduty.v(54)" {  } { { "clkduty.v" "" { Text "M:/GitHub/PWM-Generator-FPGA/Quartus Files/clkduty.v" 54 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677317239101 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "duty\[0\] clkduty.v(54) " "Can't resolve multiple constant drivers for net \"duty\[0\]\" at clkduty.v(54)" {  } { { "clkduty.v" "" { Text "M:/GitHub/PWM-Generator-FPGA/Quartus Files/clkduty.v" 54 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677317239101 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Quartus II" 0 -1 1677317239101 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 10 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 10 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4576 " "Peak virtual memory: 4576 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1677317239241 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Feb 25 14:57:19 2023 " "Processing ended: Sat Feb 25 14:57:19 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1677317239241 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1677317239241 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1677317239241 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1677317239241 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 12 s 3 s " "Quartus II Full Compilation was unsuccessful. 12 errors, 3 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1677317239857 ""}
