/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  reg [4:0] _04_;
  wire [12:0] _05_;
  wire [2:0] _06_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [3:0] celloutsig_0_14z;
  wire [3:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [9:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  reg [14:0] celloutsig_0_21z;
  wire celloutsig_0_25z;
  wire celloutsig_0_2z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [13:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [15:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [2:0] celloutsig_1_0z;
  wire [4:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [3:0] celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire [6:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_4z;
  wire [5:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [6:0] celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_1z = in_data[155] ? in_data[141] : celloutsig_1_0z[1];
  assign celloutsig_0_12z = !(celloutsig_0_2z ? _00_ : celloutsig_0_8z[14]);
  assign celloutsig_0_2z = ~(_01_ | celloutsig_0_0z);
  assign celloutsig_0_3z = ~((celloutsig_0_2z | in_data[15]) & (celloutsig_0_0z | in_data[84]));
  assign celloutsig_0_35z = celloutsig_0_2z | ~(_02_);
  assign celloutsig_1_6z = celloutsig_1_1z | celloutsig_1_5z[0];
  assign celloutsig_1_8z = celloutsig_1_1z ^ celloutsig_1_0z[0];
  always_ff @(posedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _04_ <= 5'h00;
    else _04_ <= { celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z };
  reg [12:0] _15_;
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[64])
    if (!clkin_data[64]) _15_ <= 13'h0000;
    else _15_ <= { in_data[58:48], celloutsig_0_0z, celloutsig_0_0z };
  assign { _05_[12:6], _01_, _05_[4], _03_, _05_[2:1], _00_ } = _15_;
  reg [2:0] _16_;
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _16_ <= 3'h0;
    else _16_ <= celloutsig_0_21z[8:6];
  assign { _06_[2], _02_, _06_[0] } = _16_;
  assign celloutsig_0_14z = { _05_[4], _03_, celloutsig_0_9z, celloutsig_0_12z } / { 1'h1, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_0z };
  assign celloutsig_0_15z = { celloutsig_0_6z[2:0], celloutsig_0_9z } / { 1'h1, celloutsig_0_11z, celloutsig_0_12z, celloutsig_0_11z };
  assign celloutsig_1_18z = { celloutsig_1_14z[1], celloutsig_1_11z, celloutsig_1_6z } === { celloutsig_1_10z[2:1], celloutsig_1_10z[1] };
  assign celloutsig_0_18z = { in_data[21:11], _05_[12:6], _01_, _05_[4], _03_, _05_[2:1], _00_, celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_3z } === { celloutsig_0_15z[0], celloutsig_0_13z, celloutsig_0_12z, celloutsig_0_2z, celloutsig_0_11z, celloutsig_0_15z, celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_15z, celloutsig_0_6z };
  assign celloutsig_1_7z = { in_data[149:148], celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_5z } > { _04_[3:0], _04_, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_1z };
  assign celloutsig_0_5z = { _05_[7:6], _01_, _05_[4], celloutsig_0_0z, celloutsig_0_0z } > { in_data[84:81], celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_1_2z = ! { in_data[121:111], celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_9z = { celloutsig_0_8z[10:5], celloutsig_0_2z } || { _05_[7:6], _01_, _05_[4], celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_4z };
  assign celloutsig_1_0z = in_data[104:102] % { 1'h1, in_data[101:100] };
  assign celloutsig_0_8z = { celloutsig_0_5z, _05_[12:6], _01_, _05_[4], _03_, _05_[2:1], _00_, celloutsig_0_3z, celloutsig_0_0z } % { 1'h1, celloutsig_0_6z, in_data[0] };
  assign celloutsig_0_7z = { celloutsig_0_6z[9:8], celloutsig_0_0z } !== in_data[2:0];
  assign celloutsig_0_10z = celloutsig_0_6z[12:0] !== in_data[78:66];
  assign celloutsig_0_17z = in_data[82:73] | { _05_[12:6], celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_5z };
  assign celloutsig_0_0z = | in_data[55:52];
  assign celloutsig_0_13z = | { _03_, _00_, celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_4z, _01_, _05_[12:6], _05_[4], _05_[2:1], in_data[6:5] };
  assign celloutsig_0_25z = | { celloutsig_0_16z, celloutsig_0_14z[3:1] };
  assign celloutsig_1_11z = ^ { celloutsig_1_10z[4:1], celloutsig_1_7z };
  assign celloutsig_0_4z = ^ { _05_[9:6], _01_, _05_[4], _03_, _05_[2:1] };
  assign celloutsig_0_6z = { in_data[48:37], celloutsig_0_0z, celloutsig_0_2z } << { in_data[50:38], celloutsig_0_4z };
  assign celloutsig_1_14z = in_data[123:120] - { celloutsig_1_5z[4:2], celloutsig_1_4z };
  assign celloutsig_1_5z = in_data[166:161] ^ { celloutsig_1_4z, _04_ };
  assign celloutsig_1_9z = { _04_[2:0], celloutsig_1_0z, celloutsig_1_8z } ^ { in_data[162:157], celloutsig_1_6z };
  assign celloutsig_1_19z = { celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_14z, celloutsig_1_2z } ^ { celloutsig_1_9z[5:2], celloutsig_1_0z };
  assign celloutsig_1_4z = ~((celloutsig_1_2z & celloutsig_1_2z) | in_data[127]);
  assign celloutsig_0_11z = ~((_05_[2] & _05_[10]) | celloutsig_0_7z);
  always_latch
    if (clkin_data[64]) celloutsig_0_21z = 15'h0000;
    else if (!clkin_data[128]) celloutsig_0_21z = { celloutsig_0_6z[7], celloutsig_0_17z, celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_0_34z = ~((celloutsig_0_11z & celloutsig_0_16z) | (celloutsig_0_18z & celloutsig_0_25z));
  assign celloutsig_0_16z = ~((celloutsig_0_13z & celloutsig_0_6z[10]) | (celloutsig_0_8z[4] & celloutsig_0_11z));
  assign { celloutsig_1_10z[1], celloutsig_1_10z[2], celloutsig_1_10z[4:3] } = ~ { celloutsig_1_8z, celloutsig_1_4z, in_data[123:122] };
  assign { _05_[5], _05_[3], _05_[0] } = { _01_, _03_, _00_ };
  assign _06_[1] = _02_;
  assign celloutsig_1_10z[0] = celloutsig_1_10z[1];
  assign { out_data[128], out_data[102:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_34z, celloutsig_0_35z };
endmodule
