Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sun Dec 10 16:34:17 2023
| Host         : DESKTOP-89T25JT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Datapath_timing_summary_routed.rpt -pb Datapath_timing_summary_routed.pb -rpx Datapath_timing_summary_routed.rpx -warn_on_violation
| Design       : Datapath
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  15          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (15)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (15)
5. checking no_input_delay (0)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (15)
-------------------------
 There are 15 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (15)
-------------------------------------------------
 There are 15 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   21          inf        0.000                      0                   21           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            21 Endpoints
Min Delay            21 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 memwb/wdestReg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            wdestReg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.069ns  (logic 3.213ns (63.382%)  route 1.856ns (36.618%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y3          FDRE                         0.000     0.000 r  memwb/wdestReg_reg[1]/C
    SLICE_X43Y3          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  memwb/wdestReg_reg[1]/Q
                         net (fo=1, routed)           1.856     2.275    wdestReg_OBUF[1]
    W18                  OBUF (Prop_obuf_I_O)         2.794     5.069 r  wdestReg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.069    wdestReg[1]
    W18                                                               r  wdestReg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memwb/wdestReg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            wdestReg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.019ns  (logic 3.210ns (63.966%)  route 1.808ns (36.034%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y3          FDRE                         0.000     0.000 r  memwb/wdestReg_reg[0]/C
    SLICE_X43Y3          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  memwb/wdestReg_reg[0]/Q
                         net (fo=1, routed)           1.808     2.227    wdestReg_OBUF[0]
    W19                  OBUF (Prop_obuf_I_O)         2.791     5.019 r  wdestReg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.019    wdestReg[0]
    W19                                                               r  wdestReg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 exemem/mdestReg_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            mdestReg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.861ns  (logic 3.057ns (62.891%)  route 1.804ns (37.109%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y3          FDRE                         0.000     0.000 r  exemem/mdestReg_reg[1]_lopt_replica/C
    SLICE_X43Y3          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  exemem/mdestReg_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           1.804     2.260    lopt_1
    P16                  OBUF (Prop_obuf_I_O)         2.601     4.861 r  mdestReg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.861    mdestReg[1]
    P16                                                               r  mdestReg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memwb/wdestReg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            wdestReg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.851ns  (logic 3.138ns (64.693%)  route 1.713ns (35.307%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y4          FDRE                         0.000     0.000 r  memwb/wdestReg_reg[2]/C
    SLICE_X42Y4          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  memwb/wdestReg_reg[2]/Q
                         net (fo=1, routed)           1.713     2.231    wdestReg_OBUF[2]
    V18                  OBUF (Prop_obuf_I_O)         2.620     4.851 r  wdestReg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.851    wdestReg[2]
    V18                                                               r  wdestReg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 exemem/mdestReg_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            mdestReg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.781ns  (logic 3.069ns (64.187%)  route 1.712ns (35.813%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y3          FDRE                         0.000     0.000 r  exemem/mdestReg_reg[0]_lopt_replica/C
    SLICE_X43Y3          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  exemem/mdestReg_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           1.712     2.168    lopt
    T19                  OBUF (Prop_obuf_I_O)         2.613     4.781 r  mdestReg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.781    mdestReg[0]
    T19                                                               r  mdestReg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 exemem/mdestReg_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            mdestReg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.720ns  (logic 3.055ns (64.717%)  route 1.665ns (35.283%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y2          FDRE                         0.000     0.000 r  exemem/mdestReg_reg[2]_lopt_replica/C
    SLICE_X43Y2          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  exemem/mdestReg_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           1.665     2.121    lopt_2
    P15                  OBUF (Prop_obuf_I_O)         2.599     4.720 r  mdestReg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.720    mdestReg[2]
    P15                                                               r  mdestReg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 idexe/edestReg_reg[1]_srl2/CLK
                            (rising edge-triggered cell SRL16E)
  Destination:            exemem/mdestReg_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.464ns  (logic 1.614ns (65.498%)  route 0.850ns (34.502%))
  Logic Levels:           1  (SRL16E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y3          SRL16E                       0.000     0.000 r  idexe/edestReg_reg[1]_srl2/CLK
    SLICE_X42Y3          SRL16E (Prop_srl16e_CLK_Q)
                                                      1.614     1.614 r  idexe/edestReg_reg[1]_srl2/Q
                         net (fo=2, routed)           0.850     2.464    exemem/mdestReg_reg[1]_0
    SLICE_X43Y3          FDRE                                         r  exemem/mdestReg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 idexe/edestReg_reg[2]_srl2/CLK
                            (rising edge-triggered cell SRL16E)
  Destination:            exemem/mdestReg_reg[2]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.157ns  (logic 1.606ns (74.443%)  route 0.551ns (25.557%))
  Logic Levels:           1  (SRL16E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y3          SRL16E                       0.000     0.000 r  idexe/edestReg_reg[2]_srl2/CLK
    SLICE_X42Y3          SRL16E (Prop_srl16e_CLK_Q)
                                                      1.606     1.606 r  idexe/edestReg_reg[2]_srl2/Q
                         net (fo=2, routed)           0.551     2.157    exemem/mdestReg_reg[2]_0
    SLICE_X43Y2          FDRE                                         r  exemem/mdestReg_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 idexe/edestReg_reg[0]_srl2/CLK
                            (rising edge-triggered cell SRL16E)
  Destination:            exemem/mdestReg_reg[0]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.138ns  (logic 1.628ns (76.162%)  route 0.510ns (23.838%))
  Logic Levels:           1  (SRL16E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y3          SRL16E                       0.000     0.000 r  idexe/edestReg_reg[0]_srl2/CLK
    SLICE_X42Y3          SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     1.628 r  idexe/edestReg_reg[0]_srl2/Q
                         net (fo=2, routed)           0.510     2.138    exemem/mdestReg_reg[0]_0
    SLICE_X43Y3          FDRE                                         r  exemem/mdestReg_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 idexe/edestReg_reg[1]_srl2/CLK
                            (rising edge-triggered cell SRL16E)
  Destination:            exemem/mdestReg_reg[1]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.038ns  (logic 1.614ns (79.176%)  route 0.424ns (20.824%))
  Logic Levels:           1  (SRL16E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y3          SRL16E                       0.000     0.000 r  idexe/edestReg_reg[1]_srl2/CLK
    SLICE_X42Y3          SRL16E (Prop_srl16e_CLK_Q)
                                                      1.614     1.614 r  idexe/edestReg_reg[1]_srl2/Q
                         net (fo=2, routed)           0.424     2.038    exemem/mdestReg_reg[1]_0
    SLICE_X43Y3          FDRE                                         r  exemem/mdestReg_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 exemem/mdestReg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            memwb/wdestReg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y3          FDRE                         0.000     0.000 r  exemem/mdestReg_reg[1]/C
    SLICE_X43Y3          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  exemem/mdestReg_reg[1]/Q
                         net (fo=1, routed)           0.056     0.197    memwb/D[1]
    SLICE_X43Y3          FDRE                                         r  memwb/wdestReg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 exemem/mdestReg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            memwb/wdestReg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.334ns  (logic 0.164ns (49.062%)  route 0.170ns (50.938%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y4          FDRE                         0.000     0.000 r  exemem/mdestReg_reg[2]/C
    SLICE_X42Y4          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  exemem/mdestReg_reg[2]/Q
                         net (fo=1, routed)           0.170     0.334    memwb/D[2]
    SLICE_X42Y4          FDRE                                         r  memwb/wdestReg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 exemem/mdestReg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            memwb/wdestReg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.337ns  (logic 0.141ns (41.877%)  route 0.196ns (58.123%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y3          FDRE                         0.000     0.000 r  exemem/mdestReg_reg[0]/C
    SLICE_X43Y3          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  exemem/mdestReg_reg[0]/Q
                         net (fo=1, routed)           0.196     0.337    memwb/D[0]
    SLICE_X43Y3          FDRE                                         r  memwb/wdestReg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pc1/pc_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pc1/pc_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y4          FDRE                         0.000     0.000 r  pc1/pc_reg[4]/C
    SLICE_X43Y4          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pc1/pc_reg[4]/Q
                         net (fo=2, routed)           0.122     0.263    pc1/pc[4]
    SLICE_X43Y4          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.374 r  pc1/pc_reg[2]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.374    pc1/pc_reg[2]_i_1_n_5
    SLICE_X43Y4          FDRE                                         r  pc1/pc_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pc1/pc_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pc1/pc_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.424ns  (logic 0.256ns (60.343%)  route 0.168ns (39.657%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y4          FDRE                         0.000     0.000 r  pc1/pc_reg[2]/C
    SLICE_X43Y4          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  pc1/pc_reg[2]/Q
                         net (fo=4, routed)           0.168     0.309    pc1/pc[2]
    SLICE_X43Y4          LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  pc1/pc[2]_i_2/O
                         net (fo=1, routed)           0.000     0.354    pc1/pc[2]_i_2_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.424 r  pc1/pc_reg[2]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.424    pc1/pc_reg[2]_i_1_n_7
    SLICE_X43Y4          FDRE                                         r  pc1/pc_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pc1/pc_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pc1/pc_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.428ns  (logic 0.251ns (58.697%)  route 0.177ns (41.303%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y4          FDRE                         0.000     0.000 r  pc1/pc_reg[3]/C
    SLICE_X43Y4          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pc1/pc_reg[3]/Q
                         net (fo=3, routed)           0.177     0.318    pc1/pc[3]
    SLICE_X43Y4          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.428 r  pc1/pc_reg[2]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.428    pc1/pc_reg[2]_i_1_n_6
    SLICE_X43Y4          FDRE                                         r  pc1/pc_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pc1/pc_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            idexe/edestReg_reg[2]_srl2/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.525ns  (logic 0.186ns (35.398%)  route 0.339ns (64.602%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y4          FDRE                         0.000     0.000 r  pc1/pc_reg[2]/C
    SLICE_X43Y4          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pc1/pc_reg[2]/Q
                         net (fo=4, routed)           0.230     0.371    pc1/pc[2]
    SLICE_X43Y3          LUT3 (Prop_lut3_I1_O)        0.045     0.416 r  pc1/edestReg_reg[2]_srl2_i_1/O
                         net (fo=1, routed)           0.109     0.525    idexe/instrOut[2]
    SLICE_X42Y3          SRL16E                                       r  idexe/edestReg_reg[2]_srl2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pc1/pc_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            idexe/edestReg_reg[0]_srl2/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.539ns  (logic 0.186ns (34.522%)  route 0.353ns (65.478%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y4          FDRE                         0.000     0.000 r  pc1/pc_reg[2]/C
    SLICE_X43Y4          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  pc1/pc_reg[2]/Q
                         net (fo=4, routed)           0.157     0.298    pc1/pc[2]
    SLICE_X43Y3          LUT1 (Prop_lut1_I0_O)        0.045     0.343 r  pc1/edestReg_reg[0]_srl2_i_1/O
                         net (fo=1, routed)           0.195     0.539    idexe/instrOut[0]
    SLICE_X42Y3          SRL16E                                       r  idexe/edestReg_reg[0]_srl2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 idexe/edestReg_reg[0]_srl2/CLK
                            (rising edge-triggered cell SRL16E)
  Destination:            exemem/mdestReg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.558ns  (logic 0.490ns (87.884%)  route 0.068ns (12.116%))
  Logic Levels:           1  (SRL16E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y3          SRL16E                       0.000     0.000 r  idexe/edestReg_reg[0]_srl2/CLK
    SLICE_X42Y3          SRL16E (Prop_srl16e_CLK_Q)
                                                      0.490     0.490 r  idexe/edestReg_reg[0]_srl2/Q
                         net (fo=2, routed)           0.068     0.558    exemem/mdestReg_reg[0]_0
    SLICE_X43Y3          FDRE                                         r  exemem/mdestReg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 idexe/edestReg_reg[2]_srl2/CLK
                            (rising edge-triggered cell SRL16E)
  Destination:            exemem/mdestReg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.592ns  (logic 0.482ns (81.450%)  route 0.110ns (18.550%))
  Logic Levels:           1  (SRL16E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y3          SRL16E                       0.000     0.000 r  idexe/edestReg_reg[2]_srl2/CLK
    SLICE_X42Y3          SRL16E (Prop_srl16e_CLK_Q)
                                                      0.482     0.482 r  idexe/edestReg_reg[2]_srl2/Q
                         net (fo=2, routed)           0.110     0.592    exemem/mdestReg_reg[2]_0
    SLICE_X42Y4          FDRE                                         r  exemem/mdestReg_reg[2]/D
  -------------------------------------------------------------------    -------------------





