
Robochess_2021_mainboard_v1.0.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ec90  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000524  0800ee30  0800ee30  0001ee30  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800f354  0800f354  00020078  2**0
                  CONTENTS
  4 .ARM          00000008  0800f354  0800f354  0001f354  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800f35c  0800f35c  00020078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800f35c  0800f35c  0001f35c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800f360  0800f360  0001f360  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000078  20000000  0800f364  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00009054  20000078  0800f3dc  00020078  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200090cc  0800f3dc  000290cc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 12 .debug_info   00025d00  00000000  00000000  000200a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005151  00000000  00000000  00045da8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001b28  00000000  00000000  0004af00  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001950  00000000  00000000  0004ca28  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001cee8  00000000  00000000  0004e378  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000205d3  00000000  00000000  0006b260  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a7e87  00000000  00000000  0008b833  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  001336ba  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007a34  00000000  00000000  00133710  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000078 	.word	0x20000078
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800ee18 	.word	0x0800ee18

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	2000007c 	.word	0x2000007c
 80001dc:	0800ee18 	.word	0x0800ee18

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2f>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000b60:	bf24      	itt	cs
 8000b62:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000b66:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b6a:	d90d      	bls.n	8000b88 <__aeabi_d2f+0x30>
 8000b6c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b70:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b74:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b78:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b7c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b80:	bf08      	it	eq
 8000b82:	f020 0001 	biceq.w	r0, r0, #1
 8000b86:	4770      	bx	lr
 8000b88:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b8c:	d121      	bne.n	8000bd2 <__aeabi_d2f+0x7a>
 8000b8e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b92:	bfbc      	itt	lt
 8000b94:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	4770      	bxlt	lr
 8000b9a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b9e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ba2:	f1c2 0218 	rsb	r2, r2, #24
 8000ba6:	f1c2 0c20 	rsb	ip, r2, #32
 8000baa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bae:	fa20 f002 	lsr.w	r0, r0, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	f040 0001 	orrne.w	r0, r0, #1
 8000bb8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bbc:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000bc0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000bc4:	ea40 000c 	orr.w	r0, r0, ip
 8000bc8:	fa23 f302 	lsr.w	r3, r3, r2
 8000bcc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000bd0:	e7cc      	b.n	8000b6c <__aeabi_d2f+0x14>
 8000bd2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000bd6:	d107      	bne.n	8000be8 <__aeabi_d2f+0x90>
 8000bd8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000bdc:	bf1e      	ittt	ne
 8000bde:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000be2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000be6:	4770      	bxne	lr
 8000be8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000bec:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000bf0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_uldivmod>:
 8000bf8:	b953      	cbnz	r3, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfa:	b94a      	cbnz	r2, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfc:	2900      	cmp	r1, #0
 8000bfe:	bf08      	it	eq
 8000c00:	2800      	cmpeq	r0, #0
 8000c02:	bf1c      	itt	ne
 8000c04:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000c08:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000c0c:	f000 b96e 	b.w	8000eec <__aeabi_idiv0>
 8000c10:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c14:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c18:	f000 f806 	bl	8000c28 <__udivmoddi4>
 8000c1c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c24:	b004      	add	sp, #16
 8000c26:	4770      	bx	lr

08000c28 <__udivmoddi4>:
 8000c28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c2c:	9d08      	ldr	r5, [sp, #32]
 8000c2e:	4604      	mov	r4, r0
 8000c30:	468c      	mov	ip, r1
 8000c32:	2b00      	cmp	r3, #0
 8000c34:	f040 8083 	bne.w	8000d3e <__udivmoddi4+0x116>
 8000c38:	428a      	cmp	r2, r1
 8000c3a:	4617      	mov	r7, r2
 8000c3c:	d947      	bls.n	8000cce <__udivmoddi4+0xa6>
 8000c3e:	fab2 f282 	clz	r2, r2
 8000c42:	b142      	cbz	r2, 8000c56 <__udivmoddi4+0x2e>
 8000c44:	f1c2 0020 	rsb	r0, r2, #32
 8000c48:	fa24 f000 	lsr.w	r0, r4, r0
 8000c4c:	4091      	lsls	r1, r2
 8000c4e:	4097      	lsls	r7, r2
 8000c50:	ea40 0c01 	orr.w	ip, r0, r1
 8000c54:	4094      	lsls	r4, r2
 8000c56:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000c5a:	0c23      	lsrs	r3, r4, #16
 8000c5c:	fbbc f6f8 	udiv	r6, ip, r8
 8000c60:	fa1f fe87 	uxth.w	lr, r7
 8000c64:	fb08 c116 	mls	r1, r8, r6, ip
 8000c68:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c6c:	fb06 f10e 	mul.w	r1, r6, lr
 8000c70:	4299      	cmp	r1, r3
 8000c72:	d909      	bls.n	8000c88 <__udivmoddi4+0x60>
 8000c74:	18fb      	adds	r3, r7, r3
 8000c76:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000c7a:	f080 8119 	bcs.w	8000eb0 <__udivmoddi4+0x288>
 8000c7e:	4299      	cmp	r1, r3
 8000c80:	f240 8116 	bls.w	8000eb0 <__udivmoddi4+0x288>
 8000c84:	3e02      	subs	r6, #2
 8000c86:	443b      	add	r3, r7
 8000c88:	1a5b      	subs	r3, r3, r1
 8000c8a:	b2a4      	uxth	r4, r4
 8000c8c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c90:	fb08 3310 	mls	r3, r8, r0, r3
 8000c94:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c98:	fb00 fe0e 	mul.w	lr, r0, lr
 8000c9c:	45a6      	cmp	lr, r4
 8000c9e:	d909      	bls.n	8000cb4 <__udivmoddi4+0x8c>
 8000ca0:	193c      	adds	r4, r7, r4
 8000ca2:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000ca6:	f080 8105 	bcs.w	8000eb4 <__udivmoddi4+0x28c>
 8000caa:	45a6      	cmp	lr, r4
 8000cac:	f240 8102 	bls.w	8000eb4 <__udivmoddi4+0x28c>
 8000cb0:	3802      	subs	r0, #2
 8000cb2:	443c      	add	r4, r7
 8000cb4:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000cb8:	eba4 040e 	sub.w	r4, r4, lr
 8000cbc:	2600      	movs	r6, #0
 8000cbe:	b11d      	cbz	r5, 8000cc8 <__udivmoddi4+0xa0>
 8000cc0:	40d4      	lsrs	r4, r2
 8000cc2:	2300      	movs	r3, #0
 8000cc4:	e9c5 4300 	strd	r4, r3, [r5]
 8000cc8:	4631      	mov	r1, r6
 8000cca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cce:	b902      	cbnz	r2, 8000cd2 <__udivmoddi4+0xaa>
 8000cd0:	deff      	udf	#255	; 0xff
 8000cd2:	fab2 f282 	clz	r2, r2
 8000cd6:	2a00      	cmp	r2, #0
 8000cd8:	d150      	bne.n	8000d7c <__udivmoddi4+0x154>
 8000cda:	1bcb      	subs	r3, r1, r7
 8000cdc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ce0:	fa1f f887 	uxth.w	r8, r7
 8000ce4:	2601      	movs	r6, #1
 8000ce6:	fbb3 fcfe 	udiv	ip, r3, lr
 8000cea:	0c21      	lsrs	r1, r4, #16
 8000cec:	fb0e 331c 	mls	r3, lr, ip, r3
 8000cf0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000cf4:	fb08 f30c 	mul.w	r3, r8, ip
 8000cf8:	428b      	cmp	r3, r1
 8000cfa:	d907      	bls.n	8000d0c <__udivmoddi4+0xe4>
 8000cfc:	1879      	adds	r1, r7, r1
 8000cfe:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 8000d02:	d202      	bcs.n	8000d0a <__udivmoddi4+0xe2>
 8000d04:	428b      	cmp	r3, r1
 8000d06:	f200 80e9 	bhi.w	8000edc <__udivmoddi4+0x2b4>
 8000d0a:	4684      	mov	ip, r0
 8000d0c:	1ac9      	subs	r1, r1, r3
 8000d0e:	b2a3      	uxth	r3, r4
 8000d10:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d14:	fb0e 1110 	mls	r1, lr, r0, r1
 8000d18:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000d1c:	fb08 f800 	mul.w	r8, r8, r0
 8000d20:	45a0      	cmp	r8, r4
 8000d22:	d907      	bls.n	8000d34 <__udivmoddi4+0x10c>
 8000d24:	193c      	adds	r4, r7, r4
 8000d26:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000d2a:	d202      	bcs.n	8000d32 <__udivmoddi4+0x10a>
 8000d2c:	45a0      	cmp	r8, r4
 8000d2e:	f200 80d9 	bhi.w	8000ee4 <__udivmoddi4+0x2bc>
 8000d32:	4618      	mov	r0, r3
 8000d34:	eba4 0408 	sub.w	r4, r4, r8
 8000d38:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000d3c:	e7bf      	b.n	8000cbe <__udivmoddi4+0x96>
 8000d3e:	428b      	cmp	r3, r1
 8000d40:	d909      	bls.n	8000d56 <__udivmoddi4+0x12e>
 8000d42:	2d00      	cmp	r5, #0
 8000d44:	f000 80b1 	beq.w	8000eaa <__udivmoddi4+0x282>
 8000d48:	2600      	movs	r6, #0
 8000d4a:	e9c5 0100 	strd	r0, r1, [r5]
 8000d4e:	4630      	mov	r0, r6
 8000d50:	4631      	mov	r1, r6
 8000d52:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d56:	fab3 f683 	clz	r6, r3
 8000d5a:	2e00      	cmp	r6, #0
 8000d5c:	d14a      	bne.n	8000df4 <__udivmoddi4+0x1cc>
 8000d5e:	428b      	cmp	r3, r1
 8000d60:	d302      	bcc.n	8000d68 <__udivmoddi4+0x140>
 8000d62:	4282      	cmp	r2, r0
 8000d64:	f200 80b8 	bhi.w	8000ed8 <__udivmoddi4+0x2b0>
 8000d68:	1a84      	subs	r4, r0, r2
 8000d6a:	eb61 0103 	sbc.w	r1, r1, r3
 8000d6e:	2001      	movs	r0, #1
 8000d70:	468c      	mov	ip, r1
 8000d72:	2d00      	cmp	r5, #0
 8000d74:	d0a8      	beq.n	8000cc8 <__udivmoddi4+0xa0>
 8000d76:	e9c5 4c00 	strd	r4, ip, [r5]
 8000d7a:	e7a5      	b.n	8000cc8 <__udivmoddi4+0xa0>
 8000d7c:	f1c2 0320 	rsb	r3, r2, #32
 8000d80:	fa20 f603 	lsr.w	r6, r0, r3
 8000d84:	4097      	lsls	r7, r2
 8000d86:	fa01 f002 	lsl.w	r0, r1, r2
 8000d8a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d8e:	40d9      	lsrs	r1, r3
 8000d90:	4330      	orrs	r0, r6
 8000d92:	0c03      	lsrs	r3, r0, #16
 8000d94:	fbb1 f6fe 	udiv	r6, r1, lr
 8000d98:	fa1f f887 	uxth.w	r8, r7
 8000d9c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000da0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000da4:	fb06 f108 	mul.w	r1, r6, r8
 8000da8:	4299      	cmp	r1, r3
 8000daa:	fa04 f402 	lsl.w	r4, r4, r2
 8000dae:	d909      	bls.n	8000dc4 <__udivmoddi4+0x19c>
 8000db0:	18fb      	adds	r3, r7, r3
 8000db2:	f106 3cff 	add.w	ip, r6, #4294967295	; 0xffffffff
 8000db6:	f080 808d 	bcs.w	8000ed4 <__udivmoddi4+0x2ac>
 8000dba:	4299      	cmp	r1, r3
 8000dbc:	f240 808a 	bls.w	8000ed4 <__udivmoddi4+0x2ac>
 8000dc0:	3e02      	subs	r6, #2
 8000dc2:	443b      	add	r3, r7
 8000dc4:	1a5b      	subs	r3, r3, r1
 8000dc6:	b281      	uxth	r1, r0
 8000dc8:	fbb3 f0fe 	udiv	r0, r3, lr
 8000dcc:	fb0e 3310 	mls	r3, lr, r0, r3
 8000dd0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000dd4:	fb00 f308 	mul.w	r3, r0, r8
 8000dd8:	428b      	cmp	r3, r1
 8000dda:	d907      	bls.n	8000dec <__udivmoddi4+0x1c4>
 8000ddc:	1879      	adds	r1, r7, r1
 8000dde:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000de2:	d273      	bcs.n	8000ecc <__udivmoddi4+0x2a4>
 8000de4:	428b      	cmp	r3, r1
 8000de6:	d971      	bls.n	8000ecc <__udivmoddi4+0x2a4>
 8000de8:	3802      	subs	r0, #2
 8000dea:	4439      	add	r1, r7
 8000dec:	1acb      	subs	r3, r1, r3
 8000dee:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000df2:	e778      	b.n	8000ce6 <__udivmoddi4+0xbe>
 8000df4:	f1c6 0c20 	rsb	ip, r6, #32
 8000df8:	fa03 f406 	lsl.w	r4, r3, r6
 8000dfc:	fa22 f30c 	lsr.w	r3, r2, ip
 8000e00:	431c      	orrs	r4, r3
 8000e02:	fa20 f70c 	lsr.w	r7, r0, ip
 8000e06:	fa01 f306 	lsl.w	r3, r1, r6
 8000e0a:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000e0e:	fa21 f10c 	lsr.w	r1, r1, ip
 8000e12:	431f      	orrs	r7, r3
 8000e14:	0c3b      	lsrs	r3, r7, #16
 8000e16:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e1a:	fa1f f884 	uxth.w	r8, r4
 8000e1e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e22:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000e26:	fb09 fa08 	mul.w	sl, r9, r8
 8000e2a:	458a      	cmp	sl, r1
 8000e2c:	fa02 f206 	lsl.w	r2, r2, r6
 8000e30:	fa00 f306 	lsl.w	r3, r0, r6
 8000e34:	d908      	bls.n	8000e48 <__udivmoddi4+0x220>
 8000e36:	1861      	adds	r1, r4, r1
 8000e38:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000e3c:	d248      	bcs.n	8000ed0 <__udivmoddi4+0x2a8>
 8000e3e:	458a      	cmp	sl, r1
 8000e40:	d946      	bls.n	8000ed0 <__udivmoddi4+0x2a8>
 8000e42:	f1a9 0902 	sub.w	r9, r9, #2
 8000e46:	4421      	add	r1, r4
 8000e48:	eba1 010a 	sub.w	r1, r1, sl
 8000e4c:	b2bf      	uxth	r7, r7
 8000e4e:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e52:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e56:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000e5a:	fb00 f808 	mul.w	r8, r0, r8
 8000e5e:	45b8      	cmp	r8, r7
 8000e60:	d907      	bls.n	8000e72 <__udivmoddi4+0x24a>
 8000e62:	19e7      	adds	r7, r4, r7
 8000e64:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000e68:	d22e      	bcs.n	8000ec8 <__udivmoddi4+0x2a0>
 8000e6a:	45b8      	cmp	r8, r7
 8000e6c:	d92c      	bls.n	8000ec8 <__udivmoddi4+0x2a0>
 8000e6e:	3802      	subs	r0, #2
 8000e70:	4427      	add	r7, r4
 8000e72:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e76:	eba7 0708 	sub.w	r7, r7, r8
 8000e7a:	fba0 8902 	umull	r8, r9, r0, r2
 8000e7e:	454f      	cmp	r7, r9
 8000e80:	46c6      	mov	lr, r8
 8000e82:	4649      	mov	r1, r9
 8000e84:	d31a      	bcc.n	8000ebc <__udivmoddi4+0x294>
 8000e86:	d017      	beq.n	8000eb8 <__udivmoddi4+0x290>
 8000e88:	b15d      	cbz	r5, 8000ea2 <__udivmoddi4+0x27a>
 8000e8a:	ebb3 020e 	subs.w	r2, r3, lr
 8000e8e:	eb67 0701 	sbc.w	r7, r7, r1
 8000e92:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000e96:	40f2      	lsrs	r2, r6
 8000e98:	ea4c 0202 	orr.w	r2, ip, r2
 8000e9c:	40f7      	lsrs	r7, r6
 8000e9e:	e9c5 2700 	strd	r2, r7, [r5]
 8000ea2:	2600      	movs	r6, #0
 8000ea4:	4631      	mov	r1, r6
 8000ea6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000eaa:	462e      	mov	r6, r5
 8000eac:	4628      	mov	r0, r5
 8000eae:	e70b      	b.n	8000cc8 <__udivmoddi4+0xa0>
 8000eb0:	4606      	mov	r6, r0
 8000eb2:	e6e9      	b.n	8000c88 <__udivmoddi4+0x60>
 8000eb4:	4618      	mov	r0, r3
 8000eb6:	e6fd      	b.n	8000cb4 <__udivmoddi4+0x8c>
 8000eb8:	4543      	cmp	r3, r8
 8000eba:	d2e5      	bcs.n	8000e88 <__udivmoddi4+0x260>
 8000ebc:	ebb8 0e02 	subs.w	lr, r8, r2
 8000ec0:	eb69 0104 	sbc.w	r1, r9, r4
 8000ec4:	3801      	subs	r0, #1
 8000ec6:	e7df      	b.n	8000e88 <__udivmoddi4+0x260>
 8000ec8:	4608      	mov	r0, r1
 8000eca:	e7d2      	b.n	8000e72 <__udivmoddi4+0x24a>
 8000ecc:	4660      	mov	r0, ip
 8000ece:	e78d      	b.n	8000dec <__udivmoddi4+0x1c4>
 8000ed0:	4681      	mov	r9, r0
 8000ed2:	e7b9      	b.n	8000e48 <__udivmoddi4+0x220>
 8000ed4:	4666      	mov	r6, ip
 8000ed6:	e775      	b.n	8000dc4 <__udivmoddi4+0x19c>
 8000ed8:	4630      	mov	r0, r6
 8000eda:	e74a      	b.n	8000d72 <__udivmoddi4+0x14a>
 8000edc:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ee0:	4439      	add	r1, r7
 8000ee2:	e713      	b.n	8000d0c <__udivmoddi4+0xe4>
 8000ee4:	3802      	subs	r0, #2
 8000ee6:	443c      	add	r4, r7
 8000ee8:	e724      	b.n	8000d34 <__udivmoddi4+0x10c>
 8000eea:	bf00      	nop

08000eec <__aeabi_idiv0>:
 8000eec:	4770      	bx	lr
 8000eee:	bf00      	nop

08000ef0 <HAL_I2C_ErrorCallback>:
uint16_t data_AS5600_M1,data_AS5600_M2;

bool FLAG_AS5600_M1 = HAL_OK, FLAG_AS5600_M2 = HAL_OK;

// Handler I2C Error
void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c){
 8000ef0:	b480      	push	{r7}
 8000ef2:	b083      	sub	sp, #12
 8000ef4:	af00      	add	r7, sp, #0
 8000ef6:	6078      	str	r0, [r7, #4]
	if(hi2c->Instance==AS5600_1_I2C){
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	681b      	ldr	r3, [r3, #0]
 8000efc:	4a09      	ldr	r2, [pc, #36]	; (8000f24 <HAL_I2C_ErrorCallback+0x34>)
 8000efe:	4293      	cmp	r3, r2
 8000f00:	d102      	bne.n	8000f08 <HAL_I2C_ErrorCallback+0x18>
       FLAG_AS5600_M1 = HAL_ERROR;
 8000f02:	4b09      	ldr	r3, [pc, #36]	; (8000f28 <HAL_I2C_ErrorCallback+0x38>)
 8000f04:	2201      	movs	r2, #1
 8000f06:	701a      	strb	r2, [r3, #0]
	}
	if(hi2c->Instance==AS5600_2_I2C){
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	681b      	ldr	r3, [r3, #0]
 8000f0c:	4a07      	ldr	r2, [pc, #28]	; (8000f2c <HAL_I2C_ErrorCallback+0x3c>)
 8000f0e:	4293      	cmp	r3, r2
 8000f10:	d102      	bne.n	8000f18 <HAL_I2C_ErrorCallback+0x28>
		FLAG_AS5600_M2 = HAL_ERROR;
 8000f12:	4b07      	ldr	r3, [pc, #28]	; (8000f30 <HAL_I2C_ErrorCallback+0x40>)
 8000f14:	2201      	movs	r2, #1
 8000f16:	701a      	strb	r2, [r3, #0]
	}
}
 8000f18:	bf00      	nop
 8000f1a:	370c      	adds	r7, #12
 8000f1c:	46bd      	mov	sp, r7
 8000f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f22:	4770      	bx	lr
 8000f24:	40005400 	.word	0x40005400
 8000f28:	20000094 	.word	0x20000094
 8000f2c:	40005c00 	.word	0x40005c00
 8000f30:	20000095 	.word	0x20000095

08000f34 <AS5600_M1_getPOS>:

void AS5600_M1_getPOS(){
 8000f34:	b580      	push	{r7, lr}
 8000f36:	b082      	sub	sp, #8
 8000f38:	af02      	add	r7, sp, #8
	HAL_I2C_Mem_Read_DMA(&hi2c1,0x36<<1,_RAWANGLEAddressLSB,1,(uint8_t*)&data_AS5600_M1,2);
 8000f3a:	2302      	movs	r3, #2
 8000f3c:	9301      	str	r3, [sp, #4]
 8000f3e:	4b05      	ldr	r3, [pc, #20]	; (8000f54 <AS5600_M1_getPOS+0x20>)
 8000f40:	9300      	str	r3, [sp, #0]
 8000f42:	2301      	movs	r3, #1
 8000f44:	220d      	movs	r2, #13
 8000f46:	216c      	movs	r1, #108	; 0x6c
 8000f48:	4803      	ldr	r0, [pc, #12]	; (8000f58 <AS5600_M1_getPOS+0x24>)
 8000f4a:	f004 fb5f 	bl	800560c <HAL_I2C_Mem_Read_DMA>
}
 8000f4e:	bf00      	nop
 8000f50:	46bd      	mov	sp, r7
 8000f52:	bd80      	pop	{r7, pc}
 8000f54:	200089aa 	.word	0x200089aa
 8000f58:	20008be8 	.word	0x20008be8

08000f5c <AS5600_M2_getPOS>:
void AS5600_M2_getPOS(){
 8000f5c:	b580      	push	{r7, lr}
 8000f5e:	b082      	sub	sp, #8
 8000f60:	af02      	add	r7, sp, #8
	HAL_I2C_Mem_Read_DMA(&hi2c3,0x36<<1,_RAWANGLEAddressLSB,1,(uint8_t *)&data_AS5600_M2,2);
 8000f62:	2302      	movs	r3, #2
 8000f64:	9301      	str	r3, [sp, #4]
 8000f66:	4b05      	ldr	r3, [pc, #20]	; (8000f7c <AS5600_M2_getPOS+0x20>)
 8000f68:	9300      	str	r3, [sp, #0]
 8000f6a:	2301      	movs	r3, #1
 8000f6c:	220d      	movs	r2, #13
 8000f6e:	216c      	movs	r1, #108	; 0x6c
 8000f70:	4803      	ldr	r0, [pc, #12]	; (8000f80 <AS5600_M2_getPOS+0x24>)
 8000f72:	f004 fb4b 	bl	800560c <HAL_I2C_Mem_Read_DMA>
}
 8000f76:	bf00      	nop
 8000f78:	46bd      	mov	sp, r7
 8000f7a:	bd80      	pop	{r7, pc}
 8000f7c:	200089a8 	.word	0x200089a8
 8000f80:	20008b34 	.word	0x20008b34

08000f84 <AS5600_Start_Update>:
		case 55: return 2;  //phat hien nam cham binh thuong
		case 23: return 3; //phat hien nam cham yeu
	}
	return data_status[0];
}
void AS5600_Start_Update(){
 8000f84:	b580      	push	{r7, lr}
 8000f86:	af00      	add	r7, sp, #0
	TIM_AS5600->ARR = 1000;         //for frequency = 100hz
 8000f88:	4b04      	ldr	r3, [pc, #16]	; (8000f9c <AS5600_Start_Update+0x18>)
 8000f8a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000f8e:	62da      	str	r2, [r3, #44]	; 0x2c
	HAL_TIM_Base_Start_IT(&TIM_AS5600_UPDATE);
 8000f90:	4803      	ldr	r0, [pc, #12]	; (8000fa0 <AS5600_Start_Update+0x1c>)
 8000f92:	f007 fbff 	bl	8008794 <HAL_TIM_Base_Start_IT>
}
 8000f96:	bf00      	nop
 8000f98:	bd80      	pop	{r7, pc}
 8000f9a:	bf00      	nop
 8000f9c:	40014400 	.word	0x40014400
 8000fa0:	20008efc 	.word	0x20008efc

08000fa4 <AS5600_Start_Update_Low>:
void AS5600_Start_Update_Low(){
 8000fa4:	b480      	push	{r7}
 8000fa6:	af00      	add	r7, sp, #0
	TIM_AS5600->ARR = 1000;         //for frequency = 100hz
 8000fa8:	4b04      	ldr	r3, [pc, #16]	; (8000fbc <AS5600_Start_Update_Low+0x18>)
 8000faa:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000fae:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8000fb0:	bf00      	nop
 8000fb2:	46bd      	mov	sp, r7
 8000fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fb8:	4770      	bx	lr
 8000fba:	bf00      	nop
 8000fbc:	40014400 	.word	0x40014400

08000fc0 <AS5600_Start_Update_High>:
void AS5600_Start_Update_High(){
 8000fc0:	b480      	push	{r7}
 8000fc2:	af00      	add	r7, sp, #0
	TIM_AS5600->ARR = 800;          //for frequency = 8khz
 8000fc4:	4b04      	ldr	r3, [pc, #16]	; (8000fd8 <AS5600_Start_Update_High+0x18>)
 8000fc6:	f44f 7248 	mov.w	r2, #800	; 0x320
 8000fca:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8000fcc:	bf00      	nop
 8000fce:	46bd      	mov	sp, r7
 8000fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fd4:	4770      	bx	lr
 8000fd6:	bf00      	nop
 8000fd8:	40014400 	.word	0x40014400

08000fdc <AccelStepper_init>:

#include "AccelStepper.h"
#include "config.h"

void AccelStepper_init(struct AccelStepperData * AccelMotor,TIM_HandleTypeDef htim,uint16_t startPosition, uint32_t maxSpeed,uint32_t maxAccel){
 8000fdc:	b084      	sub	sp, #16
 8000fde:	b580      	push	{r7, lr}
 8000fe0:	b082      	sub	sp, #8
 8000fe2:	af00      	add	r7, sp, #0
 8000fe4:	6078      	str	r0, [r7, #4]
 8000fe6:	f107 0014 	add.w	r0, r7, #20
 8000fea:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  //khoi tao thu vien
	AccelMotor->_currentPos = 0;
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	2200      	movs	r2, #0
 8000ff2:	631a      	str	r2, [r3, #48]	; 0x30
	AccelMotor->_targetPos = 0;
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	2200      	movs	r2, #0
 8000ff8:	601a      	str	r2, [r3, #0]
	AccelMotor->_speed = 0.0f;
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	f04f 0200 	mov.w	r2, #0
 8001000:	605a      	str	r2, [r3, #4]
	AccelMotor->_maxSpeed = 1.0f;
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8001008:	609a      	str	r2, [r3, #8]
	AccelMotor->_acceleration = 0.0f;
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	f04f 0200 	mov.w	r2, #0
 8001010:	60da      	str	r2, [r3, #12]
	AccelMotor->_sqrt_twoa = 1.0f;
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8001018:	611a      	str	r2, [r3, #16]
	AccelMotor->_stepInterval = 0;
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	2200      	movs	r2, #0
 800101e:	615a      	str	r2, [r3, #20]
	AccelMotor->_lastStepTime = 0;
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	2200      	movs	r2, #0
 8001024:	619a      	str	r2, [r3, #24]
	AccelMotor->_n = 0;
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	2200      	movs	r2, #0
 800102a:	61da      	str	r2, [r3, #28]
	AccelMotor->_c0 = 0.0f;
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	f04f 0200 	mov.w	r2, #0
 8001032:	621a      	str	r2, [r3, #32]
	AccelMotor->_cn = 0.0f;
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	f04f 0200 	mov.w	r2, #0
 800103a:	625a      	str	r2, [r3, #36]	; 0x24
	AccelMotor->_cmin = 1.0f;
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8001042:	629a      	str	r2, [r3, #40]	; 0x28
	AccelMotor->_direction = DIRECTION_CCW;
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	2200      	movs	r2, #0
 8001048:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
	setMaxSpeed(AccelMotor,maxSpeed);  
 800104c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800104e:	ee07 3a90 	vmov	s15, r3
 8001052:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001056:	eeb0 0a67 	vmov.f32	s0, s15
 800105a:	6878      	ldr	r0, [r7, #4]
 800105c:	f000 f83e 	bl	80010dc <setMaxSpeed>
	setAcceleration(AccelMotor,maxAccel);
 8001060:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001062:	ee07 3a90 	vmov	s15, r3
 8001066:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800106a:	eeb0 0a67 	vmov.f32	s0, s15
 800106e:	6878      	ldr	r0, [r7, #4]
 8001070:	f000 f882 	bl	8001178 <setAcceleration>
	AccelMotor->_currentPos = startPosition;  //setup vi tri ban dau
 8001074:	f8b7 205c 	ldrh.w	r2, [r7, #92]	; 0x5c
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	631a      	str	r2, [r3, #48]	; 0x30
	AccelMotor->_targetPos=AccelMotor->_currentPos;
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	601a      	str	r2, [r3, #0]
	computeNewSpeed(AccelMotor);  //tinh toan buoc dau tien
 8001084:	6878      	ldr	r0, [r7, #4]
 8001086:	f000 f8eb 	bl	8001260 <computeNewSpeed>
	run(AccelMotor);          
 800108a:	6878      	ldr	r0, [r7, #4]
 800108c:	f000 f9e2 	bl	8001454 <run>
  if(AccelMotor->usingTimChanelN==ON) 	
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8001096:	2b01      	cmp	r3, #1
 8001098:	d108      	bne.n	80010ac <AccelStepper_init+0xd0>
		HAL_TIMEx_PWMN_Start_IT(&htim,AccelMotor->TIM_CHANEL); 
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800109e:	f107 0314 	add.w	r3, r7, #20
 80010a2:	4611      	mov	r1, r2
 80010a4:	4618      	mov	r0, r3
 80010a6:	f008 fb4b 	bl	8009740 <HAL_TIMEx_PWMN_Start_IT>
 80010aa:	e007      	b.n	80010bc <AccelStepper_init+0xe0>
	else
	HAL_TIM_PWM_Start_IT(&htim,AccelMotor->TIM_CHANEL);  //khoi dong TIMER tao xung STEP
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80010b0:	f107 0314 	add.w	r3, r7, #20
 80010b4:	4611      	mov	r1, r2
 80010b6:	4618      	mov	r0, r3
 80010b8:	f007 fcd8 	bl	8008a6c <HAL_TIM_PWM_Start_IT>
	HAL_GPIO_WritePin(AccelMotor->GPIO_PORT_Enable,AccelMotor->GPIO_PIN_Enable,GPIO_PIN_SET);
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	6c18      	ldr	r0, [r3, #64]	; 0x40
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80010c6:	2201      	movs	r2, #1
 80010c8:	4619      	mov	r1, r3
 80010ca:	f004 f927 	bl	800531c <HAL_GPIO_WritePin>
}
 80010ce:	bf00      	nop
 80010d0:	3708      	adds	r7, #8
 80010d2:	46bd      	mov	sp, r7
 80010d4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80010d8:	b004      	add	sp, #16
 80010da:	4770      	bx	lr

080010dc <setMaxSpeed>:

void setMaxSpeed(struct AccelStepperData * AccelMotor,float speed)
{
 80010dc:	b580      	push	{r7, lr}
 80010de:	b082      	sub	sp, #8
 80010e0:	af00      	add	r7, sp, #0
 80010e2:	6078      	str	r0, [r7, #4]
 80010e4:	ed87 0a00 	vstr	s0, [r7]
    if (speed < 0.0f)
 80010e8:	edd7 7a00 	vldr	s15, [r7]
 80010ec:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80010f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010f4:	d505      	bpl.n	8001102 <setMaxSpeed+0x26>
       speed = -speed;
 80010f6:	edd7 7a00 	vldr	s15, [r7]
 80010fa:	eef1 7a67 	vneg.f32	s15, s15
 80010fe:	edc7 7a00 	vstr	s15, [r7]
    if (AccelMotor->_maxSpeed != speed)
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	edd3 7a02 	vldr	s15, [r3, #8]
 8001108:	ed97 7a00 	vldr	s14, [r7]
 800110c:	eeb4 7a67 	vcmp.f32	s14, s15
 8001110:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001114:	d027      	beq.n	8001166 <setMaxSpeed+0x8a>
    {
	AccelMotor->_maxSpeed = speed;
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	683a      	ldr	r2, [r7, #0]
 800111a:	609a      	str	r2, [r3, #8]
	AccelMotor->_cmin = 1000000.0f / speed;
 800111c:	eddf 6a14 	vldr	s13, [pc, #80]	; 8001170 <setMaxSpeed+0x94>
 8001120:	ed97 7a00 	vldr	s14, [r7]
 8001124:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28
	// Recompute _n from current speed and adjust speed if accelerating or cruising
	if (AccelMotor->_n > 0)
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	69db      	ldr	r3, [r3, #28]
 8001132:	2b00      	cmp	r3, #0
 8001134:	dd17      	ble.n	8001166 <setMaxSpeed+0x8a>
	{
	    AccelMotor->_n = (long)((AccelMotor->_speed * AccelMotor->_speed) / (2.0f * AccelMotor->_acceleration)); // Equation 16
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	ed93 7a01 	vldr	s14, [r3, #4]
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	edd3 7a01 	vldr	s15, [r3, #4]
 8001142:	ee67 6a27 	vmul.f32	s13, s14, s15
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	edd3 7a03 	vldr	s15, [r3, #12]
 800114c:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8001150:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001154:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001158:	ee17 2a90 	vmov	r2, s15
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	61da      	str	r2, [r3, #28]
	    computeNewSpeed(AccelMotor);
 8001160:	6878      	ldr	r0, [r7, #4]
 8001162:	f000 f87d 	bl	8001260 <computeNewSpeed>
	}
    }
}
 8001166:	bf00      	nop
 8001168:	3708      	adds	r7, #8
 800116a:	46bd      	mov	sp, r7
 800116c:	bd80      	pop	{r7, pc}
 800116e:	bf00      	nop
 8001170:	49742400 	.word	0x49742400
 8001174:	00000000 	.word	0x00000000

08001178 <setAcceleration>:
void setAcceleration(struct AccelStepperData * AccelMotor,float acceleration)
{
 8001178:	b580      	push	{r7, lr}
 800117a:	b082      	sub	sp, #8
 800117c:	af00      	add	r7, sp, #0
 800117e:	6078      	str	r0, [r7, #4]
 8001180:	ed87 0a00 	vstr	s0, [r7]
    if (acceleration == 0.0f)
 8001184:	edd7 7a00 	vldr	s15, [r7]
 8001188:	eef5 7a40 	vcmp.f32	s15, #0.0
 800118c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001190:	d058      	beq.n	8001244 <setAcceleration+0xcc>
	return;
    if (acceleration < 0.0f)
 8001192:	edd7 7a00 	vldr	s15, [r7]
 8001196:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800119a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800119e:	d505      	bpl.n	80011ac <setAcceleration+0x34>
      acceleration = -acceleration;
 80011a0:	edd7 7a00 	vldr	s15, [r7]
 80011a4:	eef1 7a67 	vneg.f32	s15, s15
 80011a8:	edc7 7a00 	vstr	s15, [r7]
    if (AccelMotor->_acceleration != acceleration)
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	edd3 7a03 	vldr	s15, [r3, #12]
 80011b2:	ed97 7a00 	vldr	s14, [r7]
 80011b6:	eeb4 7a67 	vcmp.f32	s14, s15
 80011ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011be:	d042      	beq.n	8001246 <setAcceleration+0xce>
    {
	// Recompute _n per Equation 17
	AccelMotor->_n = AccelMotor->_n * (AccelMotor->_acceleration / acceleration);
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	69db      	ldr	r3, [r3, #28]
 80011c4:	ee07 3a90 	vmov	s15, r3
 80011c8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	ed93 6a03 	vldr	s12, [r3, #12]
 80011d2:	edd7 6a00 	vldr	s13, [r7]
 80011d6:	eec6 7a26 	vdiv.f32	s15, s12, s13
 80011da:	ee67 7a27 	vmul.f32	s15, s14, s15
 80011de:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80011e2:	ee17 2a90 	vmov	r2, s15
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	61da      	str	r2, [r3, #28]
	// New c0 per Equation 7, with correction per Equation 15
	AccelMotor->_c0 = 0.676f * sqrt(2.0f / acceleration) * 1000000.0f; // Equation 15
 80011ea:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 80011ee:	edd7 7a00 	vldr	s15, [r7]
 80011f2:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80011f6:	ee16 0a90 	vmov	r0, s13
 80011fa:	f7ff f9a5 	bl	8000548 <__aeabi_f2d>
 80011fe:	4602      	mov	r2, r0
 8001200:	460b      	mov	r3, r1
 8001202:	ec43 2b10 	vmov	d0, r2, r3
 8001206:	f00d fd1f 	bl	800ec48 <sqrt>
 800120a:	ec51 0b10 	vmov	r0, r1, d0
 800120e:	a310      	add	r3, pc, #64	; (adr r3, 8001250 <setAcceleration+0xd8>)
 8001210:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001214:	f7ff f9f0 	bl	80005f8 <__aeabi_dmul>
 8001218:	4602      	mov	r2, r0
 800121a:	460b      	mov	r3, r1
 800121c:	4610      	mov	r0, r2
 800121e:	4619      	mov	r1, r3
 8001220:	a30d      	add	r3, pc, #52	; (adr r3, 8001258 <setAcceleration+0xe0>)
 8001222:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001226:	f7ff f9e7 	bl	80005f8 <__aeabi_dmul>
 800122a:	4602      	mov	r2, r0
 800122c:	460b      	mov	r3, r1
 800122e:	4610      	mov	r0, r2
 8001230:	4619      	mov	r1, r3
 8001232:	f7ff fc91 	bl	8000b58 <__aeabi_d2f>
 8001236:	4602      	mov	r2, r0
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	621a      	str	r2, [r3, #32]
	AccelMotor->_acceleration = acceleration;
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	683a      	ldr	r2, [r7, #0]
 8001240:	60da      	str	r2, [r3, #12]
 8001242:	e000      	b.n	8001246 <setAcceleration+0xce>
	return;
 8001244:	bf00      	nop
	//computeNewSpeed(AccelMotor);
    }
}
 8001246:	3708      	adds	r7, #8
 8001248:	46bd      	mov	sp, r7
 800124a:	bd80      	pop	{r7, pc}
 800124c:	f3af 8000 	nop.w
 8001250:	c0000000 	.word	0xc0000000
 8001254:	3fe5a1ca 	.word	0x3fe5a1ca
 8001258:	00000000 	.word	0x00000000
 800125c:	412e8480 	.word	0x412e8480

08001260 <computeNewSpeed>:

void computeNewSpeed(struct AccelStepperData * AccelMotor)  //tinh toan 1 toc do moi
{
 8001260:	b580      	push	{r7, lr}
 8001262:	b084      	sub	sp, #16
 8001264:	af00      	add	r7, sp, #0
 8001266:	6078      	str	r0, [r7, #4]
  long distanceTo = distanceToGo(AccelMotor); // +ve is clockwise from curent location - duong neu cung chieu kim dong ho tu vi tri hien tai
 8001268:	6878      	ldr	r0, [r7, #4]
 800126a:	f000 f8e3 	bl	8001434 <distanceToGo>
 800126e:	60f8      	str	r0, [r7, #12]

  long stepsToStop = (long)((AccelMotor->_speed * AccelMotor->_speed) / (2.0f * AccelMotor->_acceleration)); // Equation 16 - phuong trinh 16 theo giai thuat By David Austin
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	ed93 7a01 	vldr	s14, [r3, #4]
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	edd3 7a01 	vldr	s15, [r3, #4]
 800127c:	ee67 6a27 	vmul.f32	s13, s14, s15
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	edd3 7a03 	vldr	s15, [r3, #12]
 8001286:	ee37 7aa7 	vadd.f32	s14, s15, s15
 800128a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800128e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001292:	ee17 3a90 	vmov	r3, s15
 8001296:	60bb      	str	r3, [r7, #8]

  if (distanceTo == 0 && stepsToStop <= 1){
 8001298:	68fb      	ldr	r3, [r7, #12]
 800129a:	2b00      	cmp	r3, #0
 800129c:	d10d      	bne.n	80012ba <computeNewSpeed+0x5a>
 800129e:	68bb      	ldr	r3, [r7, #8]
 80012a0:	2b01      	cmp	r3, #1
 80012a2:	dc0a      	bgt.n	80012ba <computeNewSpeed+0x5a>
	// We are at the target and its time to stop -  da den vi tri muc tieu va bay gio dung lai
	  AccelMotor->_stepInterval = 0;
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	2200      	movs	r2, #0
 80012a8:	615a      	str	r2, [r3, #20]
	  AccelMotor->_speed = 0.0f;
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	f04f 0200 	mov.w	r2, #0
 80012b0:	605a      	str	r2, [r3, #4]
	  AccelMotor->_n = 0;
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	2200      	movs	r2, #0
 80012b6:	61da      	str	r2, [r3, #28]
	  return;
 80012b8:	e0b7      	b.n	800142a <computeNewSpeed+0x1ca>
  }

  if (distanceTo > 0){
 80012ba:	68fb      	ldr	r3, [r7, #12]
 80012bc:	2b00      	cmp	r3, #0
 80012be:	dd24      	ble.n	800130a <computeNewSpeed+0xaa>
	  // We are anticlockwise from the target  -  chung ta dang o vi tri nguoc chieu kim dong ho 
	  // Need to go clockwise from here, maybe decelerate now  -  can quay theo chieu kim dong ho, co th giam toc ngay
	  if (AccelMotor->_n > 0){
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	69db      	ldr	r3, [r3, #28]
 80012c4:	2b00      	cmp	r3, #0
 80012c6:	dd0d      	ble.n	80012e4 <computeNewSpeed+0x84>
	    // Currently accelerating, need to decel now? Or maybe going the wrong way?
			// hien tai dang tang toc,can giam toc bay ngay? hoac co the di sai huong
	    if ((stepsToStop >= distanceTo) || AccelMotor->_direction == DIRECTION_CCW)
 80012c8:	68ba      	ldr	r2, [r7, #8]
 80012ca:	68fb      	ldr	r3, [r7, #12]
 80012cc:	429a      	cmp	r2, r3
 80012ce:	da04      	bge.n	80012da <computeNewSpeed+0x7a>
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80012d6:	2b00      	cmp	r3, #0
 80012d8:	d140      	bne.n	800135c <computeNewSpeed+0xfc>
		     AccelMotor->_n = -stepsToStop; // Start deceleration - bat dau giam toc
 80012da:	68bb      	ldr	r3, [r7, #8]
 80012dc:	425a      	negs	r2, r3
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	61da      	str	r2, [r3, #28]
 80012e2:	e03b      	b.n	800135c <computeNewSpeed+0xfc>
	  }
	  else if (AccelMotor->_n < 0){
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	69db      	ldr	r3, [r3, #28]
 80012e8:	2b00      	cmp	r3, #0
 80012ea:	da37      	bge.n	800135c <computeNewSpeed+0xfc>
	    // Currently decelerating, need to accel again? - hien tai dang giam toc ,can tang toc lai
	    if ((stepsToStop < distanceTo) && AccelMotor->_direction == DIRECTION_CW)
 80012ec:	68ba      	ldr	r2, [r7, #8]
 80012ee:	68fb      	ldr	r3, [r7, #12]
 80012f0:	429a      	cmp	r2, r3
 80012f2:	da33      	bge.n	800135c <computeNewSpeed+0xfc>
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80012fa:	2b01      	cmp	r3, #1
 80012fc:	d12e      	bne.n	800135c <computeNewSpeed+0xfc>
		     AccelMotor->_n = -AccelMotor->_n; // Start accceleration  //bat dau tang toc
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	69db      	ldr	r3, [r3, #28]
 8001302:	425a      	negs	r2, r3
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	61da      	str	r2, [r3, #28]
 8001308:	e028      	b.n	800135c <computeNewSpeed+0xfc>
	  }
  }
  else if (distanceTo < 0){
 800130a:	68fb      	ldr	r3, [r7, #12]
 800130c:	2b00      	cmp	r3, #0
 800130e:	da25      	bge.n	800135c <computeNewSpeed+0xfc>
	// We are clockwise from the target - chung ta dang o vi tri cung chieu kim dong ho
	// Need to go anticlockwise from here, maybe decelerate - can quay theo chieu nguoc lai ,co the giam toc
	   if (AccelMotor->_n > 0){
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	69db      	ldr	r3, [r3, #28]
 8001314:	2b00      	cmp	r3, #0
 8001316:	dd0e      	ble.n	8001336 <computeNewSpeed+0xd6>
	      // Currently accelerating, need to decel now? Or maybe going the wrong way?
			  // hien dang tang toc,can giam toc ngay? hoac dang di sai huong?
	      if ((stepsToStop >= -distanceTo) || AccelMotor->_direction == DIRECTION_CW)
 8001318:	68fb      	ldr	r3, [r7, #12]
 800131a:	425b      	negs	r3, r3
 800131c:	68ba      	ldr	r2, [r7, #8]
 800131e:	429a      	cmp	r2, r3
 8001320:	da04      	bge.n	800132c <computeNewSpeed+0xcc>
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8001328:	2b01      	cmp	r3, #1
 800132a:	d117      	bne.n	800135c <computeNewSpeed+0xfc>
		        AccelMotor->_n = -stepsToStop; // Start deceleration - bat dau giam toc
 800132c:	68bb      	ldr	r3, [r7, #8]
 800132e:	425a      	negs	r2, r3
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	61da      	str	r2, [r3, #28]
 8001334:	e012      	b.n	800135c <computeNewSpeed+0xfc>
	   }
	   else if (AccelMotor->_n < 0){
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	69db      	ldr	r3, [r3, #28]
 800133a:	2b00      	cmp	r3, #0
 800133c:	da0e      	bge.n	800135c <computeNewSpeed+0xfc>
	       // Currently decelerating, need to accel again?
			   // hien dang giam toc, can tang toc lai?
	       if ((stepsToStop < -distanceTo) && AccelMotor->_direction == DIRECTION_CCW)
 800133e:	68fb      	ldr	r3, [r7, #12]
 8001340:	425b      	negs	r3, r3
 8001342:	68ba      	ldr	r2, [r7, #8]
 8001344:	429a      	cmp	r2, r3
 8001346:	da09      	bge.n	800135c <computeNewSpeed+0xfc>
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800134e:	2b00      	cmp	r3, #0
 8001350:	d104      	bne.n	800135c <computeNewSpeed+0xfc>
		        AccelMotor->_n = -AccelMotor->_n; // Start accceleration  //bat dau tang toc
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	69db      	ldr	r3, [r3, #28]
 8001356:	425a      	negs	r2, r3
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	61da      	str	r2, [r3, #28]
	   }
  }
    // Need to accelerate or decelerate - can tang toc hoac giam toc
  if (AccelMotor->_n == 0){
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	69db      	ldr	r3, [r3, #28]
 8001360:	2b00      	cmp	r3, #0
 8001362:	d10e      	bne.n	8001382 <computeNewSpeed+0x122>
	   // First step from stopped  -  buoc dau tien tu vi tri stop
	   AccelMotor->_cn = AccelMotor->_c0;
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	6a1a      	ldr	r2, [r3, #32]
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	625a      	str	r2, [r3, #36]	; 0x24
	   AccelMotor->_direction = (distanceTo > 0) ? DIRECTION_CW : DIRECTION_CCW;
 800136c:	68fb      	ldr	r3, [r7, #12]
 800136e:	2b00      	cmp	r3, #0
 8001370:	bfcc      	ite	gt
 8001372:	2301      	movgt	r3, #1
 8001374:	2300      	movle	r3, #0
 8001376:	b2db      	uxtb	r3, r3
 8001378:	461a      	mov	r2, r3
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
 8001380:	e02e      	b.n	80013e0 <computeNewSpeed+0x180>
  }
	else{
	   // Subsequent step. Works for accel (n is +_ve) and decel (n is -ve).
		 //buoc tiep theo. hoat dong cho tang toc (n la duong) va giam toc (n la am)
	   AccelMotor->_cn = AccelMotor->_cn - ((2.0f * AccelMotor->_cn) / ((4.0f * AccelMotor->_n) + 1)); // Equation 13 - phuong trinh 13 
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	ed93 7a09 	vldr	s14, [r3, #36]	; 0x24
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 800138e:	ee37 6aa7 	vadd.f32	s12, s15, s15
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	69db      	ldr	r3, [r3, #28]
 8001396:	ee07 3a90 	vmov	s15, r3
 800139a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800139e:	eef1 6a00 	vmov.f32	s13, #16	; 0x40800000  4.0
 80013a2:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80013a6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80013aa:	ee77 6aa6 	vadd.f32	s13, s15, s13
 80013ae:	eec6 7a26 	vdiv.f32	s15, s12, s13
 80013b2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24
	   AccelMotor->_cn = max(AccelMotor->_cn, AccelMotor->_cmin);
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	ed93 7a09 	vldr	s14, [r3, #36]	; 0x24
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 80013c8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80013cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013d0:	dd02      	ble.n	80013d8 <computeNewSpeed+0x178>
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013d6:	e001      	b.n	80013dc <computeNewSpeed+0x17c>
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80013dc:	687a      	ldr	r2, [r7, #4]
 80013de:	6253      	str	r3, [r2, #36]	; 0x24
  }
  AccelMotor->_n++;
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	69db      	ldr	r3, [r3, #28]
 80013e4:	1c5a      	adds	r2, r3, #1
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	61da      	str	r2, [r3, #28]
  AccelMotor->_stepInterval = AccelMotor->_cn;
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 80013f0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80013f4:	ee17 2a90 	vmov	r2, s15
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	615a      	str	r2, [r3, #20]
  AccelMotor->_speed = 1000000.0f / AccelMotor->_cn;
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	ed93 7a09 	vldr	s14, [r3, #36]	; 0x24
 8001402:	eddf 6a0b 	vldr	s13, [pc, #44]	; 8001430 <computeNewSpeed+0x1d0>
 8001406:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	edc3 7a01 	vstr	s15, [r3, #4]
  if (AccelMotor->_direction == DIRECTION_CCW) AccelMotor->_speed = -AccelMotor->_speed;
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8001416:	2b00      	cmp	r3, #0
 8001418:	d107      	bne.n	800142a <computeNewSpeed+0x1ca>
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	edd3 7a01 	vldr	s15, [r3, #4]
 8001420:	eef1 7a67 	vneg.f32	s15, s15
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	edc3 7a01 	vstr	s15, [r3, #4]
}
 800142a:	3710      	adds	r7, #16
 800142c:	46bd      	mov	sp, r7
 800142e:	bd80      	pop	{r7, pc}
 8001430:	49742400 	.word	0x49742400

08001434 <distanceToGo>:

long distanceToGo(struct AccelStepperData * AccelMotor)  //tra lai khoang cach giua vi tri muc tieu va hien tai
{
 8001434:	b480      	push	{r7}
 8001436:	b083      	sub	sp, #12
 8001438:	af00      	add	r7, sp, #0
 800143a:	6078      	str	r0, [r7, #4]
    return AccelMotor->_targetPos - AccelMotor->_currentPos;
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	681a      	ldr	r2, [r3, #0]
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001444:	1ad3      	subs	r3, r2, r3
}
 8001446:	4618      	mov	r0, r3
 8001448:	370c      	adds	r7, #12
 800144a:	46bd      	mov	sp, r7
 800144c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001450:	4770      	bx	lr
	...

08001454 <run>:

void run(struct AccelStepperData * AccelMotor)
{
 8001454:	b580      	push	{r7, lr}
 8001456:	b082      	sub	sp, #8
 8001458:	af00      	add	r7, sp, #0
 800145a:	6078      	str	r0, [r7, #4]
	if(AccelMotor->isStop){
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	f893 3037 	ldrb.w	r3, [r3, #55]	; 0x37
 8001462:	2b00      	cmp	r3, #0
 8001464:	d037      	beq.n	80014d6 <run+0x82>
		switch(AccelMotor->TIM_CHANEL){
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800146a:	2b0c      	cmp	r3, #12
 800146c:	f200 80cd 	bhi.w	800160a <run+0x1b6>
 8001470:	a201      	add	r2, pc, #4	; (adr r2, 8001478 <run+0x24>)
 8001472:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001476:	bf00      	nop
 8001478:	080014ad 	.word	0x080014ad
 800147c:	0800160b 	.word	0x0800160b
 8001480:	0800160b 	.word	0x0800160b
 8001484:	0800160b 	.word	0x0800160b
 8001488:	080014b7 	.word	0x080014b7
 800148c:	0800160b 	.word	0x0800160b
 8001490:	0800160b 	.word	0x0800160b
 8001494:	0800160b 	.word	0x0800160b
 8001498:	080014c1 	.word	0x080014c1
 800149c:	0800160b 	.word	0x0800160b
 80014a0:	0800160b 	.word	0x0800160b
 80014a4:	0800160b 	.word	0x0800160b
 80014a8:	080014cb 	.word	0x080014cb
			case TIM_CHANNEL_1: AccelMotor->USER_TIMER->CCR1=0; break;
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80014b0:	2200      	movs	r2, #0
 80014b2:	635a      	str	r2, [r3, #52]	; 0x34
 80014b4:	e00e      	b.n	80014d4 <run+0x80>
			case TIM_CHANNEL_2: AccelMotor->USER_TIMER->CCR2=0; break;
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80014ba:	2200      	movs	r2, #0
 80014bc:	639a      	str	r2, [r3, #56]	; 0x38
 80014be:	e009      	b.n	80014d4 <run+0x80>
			case TIM_CHANNEL_3: AccelMotor->USER_TIMER->CCR3=0; break;
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80014c4:	2200      	movs	r2, #0
 80014c6:	63da      	str	r2, [r3, #60]	; 0x3c
 80014c8:	e004      	b.n	80014d4 <run+0x80>
			case TIM_CHANNEL_4: AccelMotor->USER_TIMER->CCR4=0; break;
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80014ce:	2200      	movs	r2, #0
 80014d0:	641a      	str	r2, [r3, #64]	; 0x40
 80014d2:	bf00      	nop
		}
		return;
 80014d4:	e099      	b.n	800160a <run+0x1b6>
	}
  if(runSpeed(AccelMotor)){
 80014d6:	6878      	ldr	r0, [r7, #4]
 80014d8:	f000 f89c 	bl	8001614 <runSpeed>
 80014dc:	4603      	mov	r3, r0
 80014de:	2b00      	cmp	r3, #0
 80014e0:	d043      	beq.n	800156a <run+0x116>
	computeNewSpeed(AccelMotor);
 80014e2:	6878      	ldr	r0, [r7, #4]
 80014e4:	f7ff febc 	bl	8001260 <computeNewSpeed>
	if(AccelMotor->_stepInterval==0){
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	695b      	ldr	r3, [r3, #20]
 80014ec:	2b00      	cmp	r3, #0
 80014ee:	d135      	bne.n	800155c <run+0x108>
			switch(AccelMotor->TIM_CHANEL){
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80014f4:	2b0c      	cmp	r3, #12
 80014f6:	f200 8089 	bhi.w	800160c <run+0x1b8>
 80014fa:	a201      	add	r2, pc, #4	; (adr r2, 8001500 <run+0xac>)
 80014fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001500:	08001535 	.word	0x08001535
 8001504:	0800160d 	.word	0x0800160d
 8001508:	0800160d 	.word	0x0800160d
 800150c:	0800160d 	.word	0x0800160d
 8001510:	0800153f 	.word	0x0800153f
 8001514:	0800160d 	.word	0x0800160d
 8001518:	0800160d 	.word	0x0800160d
 800151c:	0800160d 	.word	0x0800160d
 8001520:	08001549 	.word	0x08001549
 8001524:	0800160d 	.word	0x0800160d
 8001528:	0800160d 	.word	0x0800160d
 800152c:	0800160d 	.word	0x0800160d
 8001530:	08001553 	.word	0x08001553
				case TIM_CHANNEL_1: AccelMotor->USER_TIMER->CCR1=0; break;
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001538:	2200      	movs	r2, #0
 800153a:	635a      	str	r2, [r3, #52]	; 0x34
 800153c:	e066      	b.n	800160c <run+0x1b8>
				case TIM_CHANNEL_2: AccelMotor->USER_TIMER->CCR2=0; break;
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001542:	2200      	movs	r2, #0
 8001544:	639a      	str	r2, [r3, #56]	; 0x38
 8001546:	e061      	b.n	800160c <run+0x1b8>
				case TIM_CHANNEL_3: AccelMotor->USER_TIMER->CCR3=0; break;
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800154c:	2200      	movs	r2, #0
 800154e:	63da      	str	r2, [r3, #60]	; 0x3c
 8001550:	e05c      	b.n	800160c <run+0x1b8>
				case TIM_CHANNEL_4: AccelMotor->USER_TIMER->CCR4=0; break;
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001556:	2200      	movs	r2, #0
 8001558:	641a      	str	r2, [r3, #64]	; 0x40
 800155a:	e057      	b.n	800160c <run+0x1b8>
			}
//			AccelMotor->sumComplete++;
		}
  	else{		
	    AccelMotor->USER_TIMER->ARR=(uint16_t)AccelMotor->_stepInterval;
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	695b      	ldr	r3, [r3, #20]
 8001560:	b29a      	uxth	r2, r3
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001566:	62da      	str	r2, [r3, #44]	; 0x2c
 8001568:	e050      	b.n	800160c <run+0x1b8>
//		if((distanceToGo(AccelMotor)>3) || (distanceToGo(AccelMotor)>-3)) AccelMotor->sumComplete =0;
		}
	}
	else if((distanceToGo(AccelMotor)>0) || (distanceToGo(AccelMotor)<0)){
 800156a:	6878      	ldr	r0, [r7, #4]
 800156c:	f7ff ff62 	bl	8001434 <distanceToGo>
 8001570:	4603      	mov	r3, r0
 8001572:	2b00      	cmp	r3, #0
 8001574:	dc05      	bgt.n	8001582 <run+0x12e>
 8001576:	6878      	ldr	r0, [r7, #4]
 8001578:	f7ff ff5c 	bl	8001434 <distanceToGo>
 800157c:	4603      	mov	r3, r0
 800157e:	2b00      	cmp	r3, #0
 8001580:	da44      	bge.n	800160c <run+0x1b8>
		computeNewSpeed(AccelMotor);
 8001582:	6878      	ldr	r0, [r7, #4]
 8001584:	f7ff fe6c 	bl	8001260 <computeNewSpeed>
		if(AccelMotor->_stepInterval==0){
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	695b      	ldr	r3, [r3, #20]
 800158c:	2b00      	cmp	r3, #0
 800158e:	d135      	bne.n	80015fc <run+0x1a8>
				switch(AccelMotor->TIM_CHANEL){
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001594:	2b0c      	cmp	r3, #12
 8001596:	d839      	bhi.n	800160c <run+0x1b8>
 8001598:	a201      	add	r2, pc, #4	; (adr r2, 80015a0 <run+0x14c>)
 800159a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800159e:	bf00      	nop
 80015a0:	080015d5 	.word	0x080015d5
 80015a4:	0800160d 	.word	0x0800160d
 80015a8:	0800160d 	.word	0x0800160d
 80015ac:	0800160d 	.word	0x0800160d
 80015b0:	080015df 	.word	0x080015df
 80015b4:	0800160d 	.word	0x0800160d
 80015b8:	0800160d 	.word	0x0800160d
 80015bc:	0800160d 	.word	0x0800160d
 80015c0:	080015e9 	.word	0x080015e9
 80015c4:	0800160d 	.word	0x0800160d
 80015c8:	0800160d 	.word	0x0800160d
 80015cc:	0800160d 	.word	0x0800160d
 80015d0:	080015f3 	.word	0x080015f3
				case TIM_CHANNEL_1: AccelMotor->USER_TIMER->CCR1=0; break;
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80015d8:	2200      	movs	r2, #0
 80015da:	635a      	str	r2, [r3, #52]	; 0x34
 80015dc:	e016      	b.n	800160c <run+0x1b8>
				case TIM_CHANNEL_2: AccelMotor->USER_TIMER->CCR2=0; break;
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80015e2:	2200      	movs	r2, #0
 80015e4:	639a      	str	r2, [r3, #56]	; 0x38
 80015e6:	e011      	b.n	800160c <run+0x1b8>
				case TIM_CHANNEL_3: AccelMotor->USER_TIMER->CCR3=0; break;
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80015ec:	2200      	movs	r2, #0
 80015ee:	63da      	str	r2, [r3, #60]	; 0x3c
 80015f0:	e00c      	b.n	800160c <run+0x1b8>
				case TIM_CHANNEL_4: AccelMotor->USER_TIMER->CCR4=0; break;
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80015f6:	2200      	movs	r2, #0
 80015f8:	641a      	str	r2, [r3, #64]	; 0x40
 80015fa:	e007      	b.n	800160c <run+0x1b8>
			}
//				AccelMotor->sumComplete++;
		}
	  else{
	      AccelMotor->USER_TIMER->ARR=(uint16_t)AccelMotor->_stepInterval;
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	695b      	ldr	r3, [r3, #20]
 8001600:	b29a      	uxth	r2, r3
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001606:	62da      	str	r2, [r3, #44]	; 0x2c
 8001608:	e000      	b.n	800160c <run+0x1b8>
		return;
 800160a:	bf00      	nop
//			  if((distanceToGo(AccelMotor)>3) || (distanceToGo(AccelMotor)>-3)) AccelMotor->sumComplete =0;
		}
	}
//	if(AccelMotor->sumComplete>50) AccelMotor->isComplete=true;
}
 800160c:	3708      	adds	r7, #8
 800160e:	46bd      	mov	sp, r7
 8001610:	bd80      	pop	{r7, pc}
 8001612:	bf00      	nop

08001614 <runSpeed>:

char runSpeed(struct AccelStepperData * AccelMotor)
{
 8001614:	b580      	push	{r7, lr}
 8001616:	b082      	sub	sp, #8
 8001618:	af00      	add	r7, sp, #0
 800161a:	6078      	str	r0, [r7, #4]
    // Dont do anything unless we actually have a step interval
	  // khong lam gi neu nhu gia tri _stepInterval = 0
  if (!AccelMotor->_stepInterval){
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	695b      	ldr	r3, [r3, #20]
 8001620:	2b00      	cmp	r3, #0
 8001622:	d137      	bne.n	8001694 <runSpeed+0x80>
		switch(AccelMotor->TIM_CHANEL){
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001628:	2b0c      	cmp	r3, #12
 800162a:	d831      	bhi.n	8001690 <runSpeed+0x7c>
 800162c:	a201      	add	r2, pc, #4	; (adr r2, 8001634 <runSpeed+0x20>)
 800162e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001632:	bf00      	nop
 8001634:	08001669 	.word	0x08001669
 8001638:	08001691 	.word	0x08001691
 800163c:	08001691 	.word	0x08001691
 8001640:	08001691 	.word	0x08001691
 8001644:	08001673 	.word	0x08001673
 8001648:	08001691 	.word	0x08001691
 800164c:	08001691 	.word	0x08001691
 8001650:	08001691 	.word	0x08001691
 8001654:	0800167d 	.word	0x0800167d
 8001658:	08001691 	.word	0x08001691
 800165c:	08001691 	.word	0x08001691
 8001660:	08001691 	.word	0x08001691
 8001664:	08001687 	.word	0x08001687
			case TIM_CHANNEL_1: AccelMotor->USER_TIMER->CCR1=0; break;
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800166c:	2200      	movs	r2, #0
 800166e:	635a      	str	r2, [r3, #52]	; 0x34
 8001670:	e00e      	b.n	8001690 <runSpeed+0x7c>
			case TIM_CHANNEL_2: AccelMotor->USER_TIMER->CCR2=0; break;
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001676:	2200      	movs	r2, #0
 8001678:	639a      	str	r2, [r3, #56]	; 0x38
 800167a:	e009      	b.n	8001690 <runSpeed+0x7c>
			case TIM_CHANNEL_3: AccelMotor->USER_TIMER->CCR3=0; break;
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001680:	2200      	movs	r2, #0
 8001682:	63da      	str	r2, [r3, #60]	; 0x3c
 8001684:	e004      	b.n	8001690 <runSpeed+0x7c>
			case TIM_CHANNEL_4: AccelMotor->USER_TIMER->CCR4=0; break;
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800168a:	2200      	movs	r2, #0
 800168c:	641a      	str	r2, [r3, #64]	; 0x40
 800168e:	bf00      	nop
		}
//		AccelMotor->isComplete = 1;
		return 0;
 8001690:	2300      	movs	r3, #0
 8001692:	e013      	b.n	80016bc <runSpeed+0xa8>
	}
	
	if (AccelMotor->_direction == DIRECTION_CW){ // Clockwise    
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800169a:	2b01      	cmp	r3, #1
 800169c:	d105      	bne.n	80016aa <runSpeed+0x96>
	    AccelMotor->_currentPos += 1;
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016a2:	1c5a      	adds	r2, r3, #1
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	631a      	str	r2, [r3, #48]	; 0x30
 80016a8:	e004      	b.n	80016b4 <runSpeed+0xa0>
	  }
	else{
	    // Anticlockwise
	    AccelMotor->_currentPos -= 1;
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016ae:	1e5a      	subs	r2, r3, #1
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	631a      	str	r2, [r3, #48]	; 0x30
	  }
	step(AccelMotor);  //tao 1 step pulse
 80016b4:	6878      	ldr	r0, [r7, #4]
 80016b6:	f000 f805 	bl	80016c4 <step>

	return 1;
 80016ba:	2301      	movs	r3, #1
}
 80016bc:	4618      	mov	r0, r3
 80016be:	3708      	adds	r7, #8
 80016c0:	46bd      	mov	sp, r7
 80016c2:	bd80      	pop	{r7, pc}

080016c4 <step>:

void step(struct AccelStepperData * AccelMotor)
{
 80016c4:	b580      	push	{r7, lr}
 80016c6:	b082      	sub	sp, #8
 80016c8:	af00      	add	r7, sp, #0
 80016ca:	6078      	str	r0, [r7, #4]
	if(AccelMotor->_direction) 
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	d009      	beq.n	80016ea <step+0x26>
		HAL_GPIO_WritePin(AccelMotor->GPIO_PORT_Dir,AccelMotor->GPIO_PIN_Dir,GPIO_PIN_RESET); 
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80016e0:	2200      	movs	r2, #0
 80016e2:	4619      	mov	r1, r3
 80016e4:	f003 fe1a 	bl	800531c <HAL_GPIO_WritePin>
 80016e8:	e008      	b.n	80016fc <step+0x38>
	else 
		HAL_GPIO_WritePin(AccelMotor->GPIO_PORT_Dir,AccelMotor->GPIO_PIN_Dir,GPIO_PIN_SET);
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80016f4:	2201      	movs	r2, #1
 80016f6:	4619      	mov	r1, r3
 80016f8:	f003 fe10 	bl	800531c <HAL_GPIO_WritePin>
	if(AccelMotor->enable==1){
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8001702:	2b01      	cmp	r3, #1
 8001704:	d108      	bne.n	8001718 <step+0x54>
			HAL_GPIO_WritePin(AccelMotor->GPIO_PORT_Enable,AccelMotor->GPIO_PIN_Enable,GPIO_PIN_SET);
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	6c18      	ldr	r0, [r3, #64]	; 0x40
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8001710:	2201      	movs	r2, #1
 8001712:	4619      	mov	r1, r3
 8001714:	f003 fe02 	bl	800531c <HAL_GPIO_WritePin>
	}
	switch(AccelMotor->TIM_CHANEL){
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800171c:	2b0c      	cmp	r3, #12
 800171e:	d831      	bhi.n	8001784 <step+0xc0>
 8001720:	a201      	add	r2, pc, #4	; (adr r2, 8001728 <step+0x64>)
 8001722:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001726:	bf00      	nop
 8001728:	0800175d 	.word	0x0800175d
 800172c:	08001785 	.word	0x08001785
 8001730:	08001785 	.word	0x08001785
 8001734:	08001785 	.word	0x08001785
 8001738:	08001767 	.word	0x08001767
 800173c:	08001785 	.word	0x08001785
 8001740:	08001785 	.word	0x08001785
 8001744:	08001785 	.word	0x08001785
 8001748:	08001771 	.word	0x08001771
 800174c:	08001785 	.word	0x08001785
 8001750:	08001785 	.word	0x08001785
 8001754:	08001785 	.word	0x08001785
 8001758:	0800177b 	.word	0x0800177b
			case TIM_CHANNEL_1: AccelMotor->USER_TIMER->CCR1=2; break;
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001760:	2202      	movs	r2, #2
 8001762:	635a      	str	r2, [r3, #52]	; 0x34
 8001764:	e00e      	b.n	8001784 <step+0xc0>
			case TIM_CHANNEL_2: AccelMotor->USER_TIMER->CCR2=2; break;
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800176a:	2202      	movs	r2, #2
 800176c:	639a      	str	r2, [r3, #56]	; 0x38
 800176e:	e009      	b.n	8001784 <step+0xc0>
			case TIM_CHANNEL_3: AccelMotor->USER_TIMER->CCR3=2; break;
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001774:	2202      	movs	r2, #2
 8001776:	63da      	str	r2, [r3, #60]	; 0x3c
 8001778:	e004      	b.n	8001784 <step+0xc0>
			case TIM_CHANNEL_4: AccelMotor->USER_TIMER->CCR4=2; break;
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800177e:	2202      	movs	r2, #2
 8001780:	641a      	str	r2, [r3, #64]	; 0x40
 8001782:	bf00      	nop
		}
//	AccelMotor->isComplete = 0;
}
 8001784:	bf00      	nop
 8001786:	3708      	adds	r7, #8
 8001788:	46bd      	mov	sp, r7
 800178a:	bd80      	pop	{r7, pc}

0800178c <isRunning>:

char isRunning(struct AccelStepperData * AccelMotor)
{
 800178c:	b480      	push	{r7}
 800178e:	b083      	sub	sp, #12
 8001790:	af00      	add	r7, sp, #0
 8001792:	6078      	str	r0, [r7, #4]
    return !(AccelMotor->_speed == 0.0f && AccelMotor->_targetPos == AccelMotor->_currentPos);
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	edd3 7a01 	vldr	s15, [r3, #4]
 800179a:	eef5 7a40 	vcmp.f32	s15, #0.0
 800179e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017a2:	d105      	bne.n	80017b0 <isRunning+0x24>
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	681a      	ldr	r2, [r3, #0]
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017ac:	429a      	cmp	r2, r3
 80017ae:	d001      	beq.n	80017b4 <isRunning+0x28>
 80017b0:	2301      	movs	r3, #1
 80017b2:	e000      	b.n	80017b6 <isRunning+0x2a>
 80017b4:	2300      	movs	r3, #0
 80017b6:	b2db      	uxtb	r3, r3
}
 80017b8:	4618      	mov	r0, r3
 80017ba:	370c      	adds	r7, #12
 80017bc:	46bd      	mov	sp, r7
 80017be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c2:	4770      	bx	lr

080017c4 <moveTo>:
void setCurentPos(struct AccelStepperData * AccelMotor,long position){
 AccelMotor->_currentPos=position;
}

void moveTo(struct AccelStepperData * AccelMotor,long absoluted)
{
 80017c4:	b580      	push	{r7, lr}
 80017c6:	b082      	sub	sp, #8
 80017c8:	af00      	add	r7, sp, #0
 80017ca:	6078      	str	r0, [r7, #4]
 80017cc:	6039      	str	r1, [r7, #0]
	AccelMotor->isStop = false;
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	2200      	movs	r2, #0
 80017d2:	f883 2037 	strb.w	r2, [r3, #55]	; 0x37
	if(AccelMotor->_targetPos != absoluted){
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	683a      	ldr	r2, [r7, #0]
 80017dc:	429a      	cmp	r2, r3
 80017de:	d005      	beq.n	80017ec <moveTo+0x28>
	   AccelMotor->_targetPos = absoluted;
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	683a      	ldr	r2, [r7, #0]
 80017e4:	601a      	str	r2, [r3, #0]
	   computeNewSpeed(AccelMotor);
 80017e6:	6878      	ldr	r0, [r7, #4]
 80017e8:	f7ff fd3a 	bl	8001260 <computeNewSpeed>
//		AccelMotor->USER_TIMER->CNT=0;
  }
}
 80017ec:	bf00      	nop
 80017ee:	3708      	adds	r7, #8
 80017f0:	46bd      	mov	sp, r7
 80017f2:	bd80      	pop	{r7, pc}

080017f4 <enableStepper>:
	AccelMotor->_stepInterval = fabs(1000000.0f / speed);
	AccelMotor->_direction = (speed > 0.0f) ? DIRECTION_CW : DIRECTION_CCW;
    }
    AccelMotor->_speed = speed;
}
void enableStepper(struct AccelStepperData * AccelMotor,enum boolean onOff){
 80017f4:	b580      	push	{r7, lr}
 80017f6:	b082      	sub	sp, #8
 80017f8:	af00      	add	r7, sp, #0
 80017fa:	6078      	str	r0, [r7, #4]
 80017fc:	460b      	mov	r3, r1
 80017fe:	70fb      	strb	r3, [r7, #3]
	if(onOff==OFF) 
 8001800:	78fb      	ldrb	r3, [r7, #3]
 8001802:	2b00      	cmp	r3, #0
 8001804:	d109      	bne.n	800181a <enableStepper+0x26>
		HAL_GPIO_WritePin(AccelMotor->GPIO_PORT_Enable,AccelMotor->GPIO_PIN_Enable,GPIO_PIN_SET);
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	6c18      	ldr	r0, [r3, #64]	; 0x40
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8001810:	2201      	movs	r2, #1
 8001812:	4619      	mov	r1, r3
 8001814:	f003 fd82 	bl	800531c <HAL_GPIO_WritePin>
	else
		HAL_GPIO_WritePin(AccelMotor->GPIO_PORT_Enable,AccelMotor->GPIO_PIN_Enable,GPIO_PIN_RESET);
}
 8001818:	e008      	b.n	800182c <enableStepper+0x38>
		HAL_GPIO_WritePin(AccelMotor->GPIO_PORT_Enable,AccelMotor->GPIO_PIN_Enable,GPIO_PIN_RESET);
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	6c18      	ldr	r0, [r3, #64]	; 0x40
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8001824:	2200      	movs	r2, #0
 8001826:	4619      	mov	r1, r3
 8001828:	f003 fd78 	bl	800531c <HAL_GPIO_WritePin>
}
 800182c:	bf00      	nop
 800182e:	3708      	adds	r7, #8
 8001830:	46bd      	mov	sp, r7
 8001832:	bd80      	pop	{r7, pc}

08001834 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8001834:	b580      	push	{r7, lr}
 8001836:	b084      	sub	sp, #16
 8001838:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800183a:	463b      	mov	r3, r7
 800183c:	2200      	movs	r2, #0
 800183e:	601a      	str	r2, [r3, #0]
 8001840:	605a      	str	r2, [r3, #4]
 8001842:	609a      	str	r2, [r3, #8]
 8001844:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001846:	4b22      	ldr	r3, [pc, #136]	; (80018d0 <MX_ADC1_Init+0x9c>)
 8001848:	4a22      	ldr	r2, [pc, #136]	; (80018d4 <MX_ADC1_Init+0xa0>)
 800184a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV8;
 800184c:	4b20      	ldr	r3, [pc, #128]	; (80018d0 <MX_ADC1_Init+0x9c>)
 800184e:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8001852:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_10B;
 8001854:	4b1e      	ldr	r3, [pc, #120]	; (80018d0 <MX_ADC1_Init+0x9c>)
 8001856:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800185a:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 800185c:	4b1c      	ldr	r3, [pc, #112]	; (80018d0 <MX_ADC1_Init+0x9c>)
 800185e:	2200      	movs	r2, #0
 8001860:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001862:	4b1b      	ldr	r3, [pc, #108]	; (80018d0 <MX_ADC1_Init+0x9c>)
 8001864:	2201      	movs	r2, #1
 8001866:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001868:	4b19      	ldr	r3, [pc, #100]	; (80018d0 <MX_ADC1_Init+0x9c>)
 800186a:	2200      	movs	r2, #0
 800186c:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001870:	4b17      	ldr	r3, [pc, #92]	; (80018d0 <MX_ADC1_Init+0x9c>)
 8001872:	2200      	movs	r2, #0
 8001874:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001876:	4b16      	ldr	r3, [pc, #88]	; (80018d0 <MX_ADC1_Init+0x9c>)
 8001878:	4a17      	ldr	r2, [pc, #92]	; (80018d8 <MX_ADC1_Init+0xa4>)
 800187a:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800187c:	4b14      	ldr	r3, [pc, #80]	; (80018d0 <MX_ADC1_Init+0x9c>)
 800187e:	2200      	movs	r2, #0
 8001880:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001882:	4b13      	ldr	r3, [pc, #76]	; (80018d0 <MX_ADC1_Init+0x9c>)
 8001884:	2201      	movs	r2, #1
 8001886:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001888:	4b11      	ldr	r3, [pc, #68]	; (80018d0 <MX_ADC1_Init+0x9c>)
 800188a:	2200      	movs	r2, #0
 800188c:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8001890:	4b0f      	ldr	r3, [pc, #60]	; (80018d0 <MX_ADC1_Init+0x9c>)
 8001892:	2200      	movs	r2, #0
 8001894:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001896:	480e      	ldr	r0, [pc, #56]	; (80018d0 <MX_ADC1_Init+0x9c>)
 8001898:	f002 fa26 	bl	8003ce8 <HAL_ADC_Init>
 800189c:	4603      	mov	r3, r0
 800189e:	2b00      	cmp	r3, #0
 80018a0:	d001      	beq.n	80018a6 <MX_ADC1_Init+0x72>
  {
    Error_Handler();
 80018a2:	f001 fb01 	bl	8002ea8 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 80018a6:	2304      	movs	r3, #4
 80018a8:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80018aa:	2301      	movs	r3, #1
 80018ac:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 80018ae:	2307      	movs	r3, #7
 80018b0:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80018b2:	463b      	mov	r3, r7
 80018b4:	4619      	mov	r1, r3
 80018b6:	4806      	ldr	r0, [pc, #24]	; (80018d0 <MX_ADC1_Init+0x9c>)
 80018b8:	f002 fc6e 	bl	8004198 <HAL_ADC_ConfigChannel>
 80018bc:	4603      	mov	r3, r0
 80018be:	2b00      	cmp	r3, #0
 80018c0:	d001      	beq.n	80018c6 <MX_ADC1_Init+0x92>
  {
    Error_Handler();
 80018c2:	f001 faf1 	bl	8002ea8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80018c6:	bf00      	nop
 80018c8:	3710      	adds	r7, #16
 80018ca:	46bd      	mov	sp, r7
 80018cc:	bd80      	pop	{r7, pc}
 80018ce:	bf00      	nop
 80018d0:	200089ac 	.word	0x200089ac
 80018d4:	40012000 	.word	0x40012000
 80018d8:	0f000001 	.word	0x0f000001

080018dc <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80018dc:	b580      	push	{r7, lr}
 80018de:	b08a      	sub	sp, #40	; 0x28
 80018e0:	af00      	add	r7, sp, #0
 80018e2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018e4:	f107 0314 	add.w	r3, r7, #20
 80018e8:	2200      	movs	r2, #0
 80018ea:	601a      	str	r2, [r3, #0]
 80018ec:	605a      	str	r2, [r3, #4]
 80018ee:	609a      	str	r2, [r3, #8]
 80018f0:	60da      	str	r2, [r3, #12]
 80018f2:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	4a32      	ldr	r2, [pc, #200]	; (80019c4 <HAL_ADC_MspInit+0xe8>)
 80018fa:	4293      	cmp	r3, r2
 80018fc:	d15e      	bne.n	80019bc <HAL_ADC_MspInit+0xe0>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80018fe:	2300      	movs	r3, #0
 8001900:	613b      	str	r3, [r7, #16]
 8001902:	4b31      	ldr	r3, [pc, #196]	; (80019c8 <HAL_ADC_MspInit+0xec>)
 8001904:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001906:	4a30      	ldr	r2, [pc, #192]	; (80019c8 <HAL_ADC_MspInit+0xec>)
 8001908:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800190c:	6453      	str	r3, [r2, #68]	; 0x44
 800190e:	4b2e      	ldr	r3, [pc, #184]	; (80019c8 <HAL_ADC_MspInit+0xec>)
 8001910:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001912:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001916:	613b      	str	r3, [r7, #16]
 8001918:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800191a:	2300      	movs	r3, #0
 800191c:	60fb      	str	r3, [r7, #12]
 800191e:	4b2a      	ldr	r3, [pc, #168]	; (80019c8 <HAL_ADC_MspInit+0xec>)
 8001920:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001922:	4a29      	ldr	r2, [pc, #164]	; (80019c8 <HAL_ADC_MspInit+0xec>)
 8001924:	f043 0301 	orr.w	r3, r3, #1
 8001928:	6313      	str	r3, [r2, #48]	; 0x30
 800192a:	4b27      	ldr	r3, [pc, #156]	; (80019c8 <HAL_ADC_MspInit+0xec>)
 800192c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800192e:	f003 0301 	and.w	r3, r3, #1
 8001932:	60fb      	str	r3, [r7, #12]
 8001934:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA4     ------> ADC1_IN4
    */
    GPIO_InitStruct.Pin = ADC_VOLT_SENSOR_Pin;
 8001936:	2310      	movs	r3, #16
 8001938:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800193a:	2303      	movs	r3, #3
 800193c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800193e:	2300      	movs	r3, #0
 8001940:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(ADC_VOLT_SENSOR_GPIO_Port, &GPIO_InitStruct);
 8001942:	f107 0314 	add.w	r3, r7, #20
 8001946:	4619      	mov	r1, r3
 8001948:	4820      	ldr	r0, [pc, #128]	; (80019cc <HAL_ADC_MspInit+0xf0>)
 800194a:	f003 fb4b 	bl	8004fe4 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 800194e:	4b20      	ldr	r3, [pc, #128]	; (80019d0 <HAL_ADC_MspInit+0xf4>)
 8001950:	4a20      	ldr	r2, [pc, #128]	; (80019d4 <HAL_ADC_MspInit+0xf8>)
 8001952:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8001954:	4b1e      	ldr	r3, [pc, #120]	; (80019d0 <HAL_ADC_MspInit+0xf4>)
 8001956:	2200      	movs	r2, #0
 8001958:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800195a:	4b1d      	ldr	r3, [pc, #116]	; (80019d0 <HAL_ADC_MspInit+0xf4>)
 800195c:	2200      	movs	r2, #0
 800195e:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001960:	4b1b      	ldr	r3, [pc, #108]	; (80019d0 <HAL_ADC_MspInit+0xf4>)
 8001962:	2200      	movs	r2, #0
 8001964:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001966:	4b1a      	ldr	r3, [pc, #104]	; (80019d0 <HAL_ADC_MspInit+0xf4>)
 8001968:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800196c:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800196e:	4b18      	ldr	r3, [pc, #96]	; (80019d0 <HAL_ADC_MspInit+0xf4>)
 8001970:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001974:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001976:	4b16      	ldr	r3, [pc, #88]	; (80019d0 <HAL_ADC_MspInit+0xf4>)
 8001978:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800197c:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 800197e:	4b14      	ldr	r3, [pc, #80]	; (80019d0 <HAL_ADC_MspInit+0xf4>)
 8001980:	2200      	movs	r2, #0
 8001982:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001984:	4b12      	ldr	r3, [pc, #72]	; (80019d0 <HAL_ADC_MspInit+0xf4>)
 8001986:	2200      	movs	r2, #0
 8001988:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800198a:	4b11      	ldr	r3, [pc, #68]	; (80019d0 <HAL_ADC_MspInit+0xf4>)
 800198c:	2200      	movs	r2, #0
 800198e:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001990:	480f      	ldr	r0, [pc, #60]	; (80019d0 <HAL_ADC_MspInit+0xf4>)
 8001992:	f002 ff0b 	bl	80047ac <HAL_DMA_Init>
 8001996:	4603      	mov	r3, r0
 8001998:	2b00      	cmp	r3, #0
 800199a:	d001      	beq.n	80019a0 <HAL_ADC_MspInit+0xc4>
    {
      Error_Handler();
 800199c:	f001 fa84 	bl	8002ea8 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	4a0b      	ldr	r2, [pc, #44]	; (80019d0 <HAL_ADC_MspInit+0xf4>)
 80019a4:	639a      	str	r2, [r3, #56]	; 0x38
 80019a6:	4a0a      	ldr	r2, [pc, #40]	; (80019d0 <HAL_ADC_MspInit+0xf4>)
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	6393      	str	r3, [r2, #56]	; 0x38

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 15, 0);
 80019ac:	2200      	movs	r2, #0
 80019ae:	210f      	movs	r1, #15
 80019b0:	2012      	movs	r0, #18
 80019b2:	f002 fed1 	bl	8004758 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 80019b6:	2012      	movs	r0, #18
 80019b8:	f002 feea 	bl	8004790 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80019bc:	bf00      	nop
 80019be:	3728      	adds	r7, #40	; 0x28
 80019c0:	46bd      	mov	sp, r7
 80019c2:	bd80      	pop	{r7, pc}
 80019c4:	40012000 	.word	0x40012000
 80019c8:	40023800 	.word	0x40023800
 80019cc:	40020000 	.word	0x40020000
 80019d0:	200089f4 	.word	0x200089f4
 80019d4:	40026410 	.word	0x40026410

080019d8 <HAL_ADC_ConvCpltCallback>:

uint32_t battery_sum;								// Variable for Calculator Battery
uint16_t battery,battery_tik;						// Variable Battery: ex. battery=1623 => 16.23v

/* Ham Callback khi chuyen doi ADC hoan tat */
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc){
 80019d8:	b480      	push	{r7}
 80019da:	b083      	sub	sp, #12
 80019dc:	af00      	add	r7, sp, #0
 80019de:	6078      	str	r0, [r7, #4]
	battery_sum += ADC1->DR;						// tinh gia tri ADC trung binh trong 65000 lan lay mau , de dat duoc ket qua chinh xac
 80019e0:	4b18      	ldr	r3, [pc, #96]	; (8001a44 <HAL_ADC_ConvCpltCallback+0x6c>)
 80019e2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80019e4:	4b18      	ldr	r3, [pc, #96]	; (8001a48 <HAL_ADC_ConvCpltCallback+0x70>)
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	4413      	add	r3, r2
 80019ea:	4a17      	ldr	r2, [pc, #92]	; (8001a48 <HAL_ADC_ConvCpltCallback+0x70>)
 80019ec:	6013      	str	r3, [r2, #0]
	battery_tik ++;
 80019ee:	4b17      	ldr	r3, [pc, #92]	; (8001a4c <HAL_ADC_ConvCpltCallback+0x74>)
 80019f0:	881b      	ldrh	r3, [r3, #0]
 80019f2:	3301      	adds	r3, #1
 80019f4:	b29a      	uxth	r2, r3
 80019f6:	4b15      	ldr	r3, [pc, #84]	; (8001a4c <HAL_ADC_ConvCpltCallback+0x74>)
 80019f8:	801a      	strh	r2, [r3, #0]
	if(battery_tik==65000){
 80019fa:	4b14      	ldr	r3, [pc, #80]	; (8001a4c <HAL_ADC_ConvCpltCallback+0x74>)
 80019fc:	881b      	ldrh	r3, [r3, #0]
 80019fe:	f64f 52e8 	movw	r2, #65000	; 0xfde8
 8001a02:	4293      	cmp	r3, r2
 8001a04:	d117      	bne.n	8001a36 <HAL_ADC_ConvCpltCallback+0x5e>
		battery = ((battery_sum/battery_tik)*510)/100;  	//  Ratio ADC = 16,3/1,04 => Vbattery = Val_ADC*(3,3/1024)*(16,3/1,04) with ADC is 10bit
 8001a06:	4b10      	ldr	r3, [pc, #64]	; (8001a48 <HAL_ADC_ConvCpltCallback+0x70>)
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	4a10      	ldr	r2, [pc, #64]	; (8001a4c <HAL_ADC_ConvCpltCallback+0x74>)
 8001a0c:	8812      	ldrh	r2, [r2, #0]
 8001a0e:	fbb3 f2f2 	udiv	r2, r3, r2
 8001a12:	4613      	mov	r3, r2
 8001a14:	021b      	lsls	r3, r3, #8
 8001a16:	1a9b      	subs	r3, r3, r2
 8001a18:	005b      	lsls	r3, r3, #1
 8001a1a:	461a      	mov	r2, r3
 8001a1c:	4b0c      	ldr	r3, [pc, #48]	; (8001a50 <HAL_ADC_ConvCpltCallback+0x78>)
 8001a1e:	fba3 2302 	umull	r2, r3, r3, r2
 8001a22:	095b      	lsrs	r3, r3, #5
 8001a24:	b29a      	uxth	r2, r3
 8001a26:	4b0b      	ldr	r3, [pc, #44]	; (8001a54 <HAL_ADC_ConvCpltCallback+0x7c>)
 8001a28:	801a      	strh	r2, [r3, #0]
		battery_sum =0;
 8001a2a:	4b07      	ldr	r3, [pc, #28]	; (8001a48 <HAL_ADC_ConvCpltCallback+0x70>)
 8001a2c:	2200      	movs	r2, #0
 8001a2e:	601a      	str	r2, [r3, #0]
		battery_tik=0;
 8001a30:	4b06      	ldr	r3, [pc, #24]	; (8001a4c <HAL_ADC_ConvCpltCallback+0x74>)
 8001a32:	2200      	movs	r2, #0
 8001a34:	801a      	strh	r2, [r3, #0]
	}
}
 8001a36:	bf00      	nop
 8001a38:	370c      	adds	r7, #12
 8001a3a:	46bd      	mov	sp, r7
 8001a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a40:	4770      	bx	lr
 8001a42:	bf00      	nop
 8001a44:	40012000 	.word	0x40012000
 8001a48:	20008a54 	.word	0x20008a54
 8001a4c:	20008a5a 	.word	0x20008a5a
 8001a50:	51eb851f 	.word	0x51eb851f
 8001a54:	20008a58 	.word	0x20008a58

08001a58 <batteryVoltInit>:

void batteryVoltInit()
{
 8001a58:	b580      	push	{r7, lr}
 8001a5a:	af00      	add	r7, sp, #0
	HAL_ADC_Start_IT(&hadc1);						// Start ADC to get Battery Votl
 8001a5c:	4802      	ldr	r0, [pc, #8]	; (8001a68 <batteryVoltInit+0x10>)
 8001a5e:	f002 f987 	bl	8003d70 <HAL_ADC_Start_IT>
}
 8001a62:	bf00      	nop
 8001a64:	bd80      	pop	{r7, pc}
 8001a66:	bf00      	nop
 8001a68:	200089ac 	.word	0x200089ac

08001a6c <batteryGet>:
uint16_t batteryGet()
{
 8001a6c:	b480      	push	{r7}
 8001a6e:	af00      	add	r7, sp, #0
	return battery;
 8001a70:	4b03      	ldr	r3, [pc, #12]	; (8001a80 <batteryGet+0x14>)
 8001a72:	881b      	ldrh	r3, [r3, #0]
}
 8001a74:	4618      	mov	r0, r3
 8001a76:	46bd      	mov	sp, r7
 8001a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a7c:	4770      	bx	lr
 8001a7e:	bf00      	nop
 8001a80:	20008a58 	.word	0x20008a58

08001a84 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001a84:	b580      	push	{r7, lr}
 8001a86:	b082      	sub	sp, #8
 8001a88:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001a8a:	2300      	movs	r3, #0
 8001a8c:	607b      	str	r3, [r7, #4]
 8001a8e:	4b2b      	ldr	r3, [pc, #172]	; (8001b3c <MX_DMA_Init+0xb8>)
 8001a90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a92:	4a2a      	ldr	r2, [pc, #168]	; (8001b3c <MX_DMA_Init+0xb8>)
 8001a94:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001a98:	6313      	str	r3, [r2, #48]	; 0x30
 8001a9a:	4b28      	ldr	r3, [pc, #160]	; (8001b3c <MX_DMA_Init+0xb8>)
 8001a9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a9e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001aa2:	607b      	str	r3, [r7, #4]
 8001aa4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001aa6:	2300      	movs	r3, #0
 8001aa8:	603b      	str	r3, [r7, #0]
 8001aaa:	4b24      	ldr	r3, [pc, #144]	; (8001b3c <MX_DMA_Init+0xb8>)
 8001aac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001aae:	4a23      	ldr	r2, [pc, #140]	; (8001b3c <MX_DMA_Init+0xb8>)
 8001ab0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001ab4:	6313      	str	r3, [r2, #48]	; 0x30
 8001ab6:	4b21      	ldr	r3, [pc, #132]	; (8001b3c <MX_DMA_Init+0xb8>)
 8001ab8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001aba:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001abe:	603b      	str	r3, [r7, #0]
 8001ac0:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 5, 0);
 8001ac2:	2200      	movs	r2, #0
 8001ac4:	2105      	movs	r1, #5
 8001ac6:	200b      	movs	r0, #11
 8001ac8:	f002 fe46 	bl	8004758 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8001acc:	200b      	movs	r0, #11
 8001ace:	f002 fe5f 	bl	8004790 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 5, 0);
 8001ad2:	2200      	movs	r2, #0
 8001ad4:	2105      	movs	r1, #5
 8001ad6:	200c      	movs	r0, #12
 8001ad8:	f002 fe3e 	bl	8004758 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8001adc:	200c      	movs	r0, #12
 8001ade:	f002 fe57 	bl	8004790 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 5, 0);
 8001ae2:	2200      	movs	r2, #0
 8001ae4:	2105      	movs	r1, #5
 8001ae6:	200d      	movs	r0, #13
 8001ae8:	f002 fe36 	bl	8004758 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 8001aec:	200d      	movs	r0, #13
 8001aee:	f002 fe4f 	bl	8004790 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 5, 0);
 8001af2:	2200      	movs	r2, #0
 8001af4:	2105      	movs	r1, #5
 8001af6:	2010      	movs	r0, #16
 8001af8:	f002 fe2e 	bl	8004758 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8001afc:	2010      	movs	r0, #16
 8001afe:	f002 fe47 	bl	8004790 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream7_IRQn, 5, 0);
 8001b02:	2200      	movs	r2, #0
 8001b04:	2105      	movs	r1, #5
 8001b06:	202f      	movs	r0, #47	; 0x2f
 8001b08:	f002 fe26 	bl	8004758 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream7_IRQn);
 8001b0c:	202f      	movs	r0, #47	; 0x2f
 8001b0e:	f002 fe3f 	bl	8004790 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 5, 0);
 8001b12:	2200      	movs	r2, #0
 8001b14:	2105      	movs	r1, #5
 8001b16:	2038      	movs	r0, #56	; 0x38
 8001b18:	f002 fe1e 	bl	8004758 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001b1c:	2038      	movs	r0, #56	; 0x38
 8001b1e:	f002 fe37 	bl	8004790 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 5, 0);
 8001b22:	2200      	movs	r2, #0
 8001b24:	2105      	movs	r1, #5
 8001b26:	203a      	movs	r0, #58	; 0x3a
 8001b28:	f002 fe16 	bl	8004758 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8001b2c:	203a      	movs	r0, #58	; 0x3a
 8001b2e:	f002 fe2f 	bl	8004790 <HAL_NVIC_EnableIRQ>

}
 8001b32:	bf00      	nop
 8001b34:	3708      	adds	r7, #8
 8001b36:	46bd      	mov	sp, r7
 8001b38:	bd80      	pop	{r7, pc}
 8001b3a:	bf00      	nop
 8001b3c:	40023800 	.word	0x40023800

08001b40 <HAL_TIM_PWM_PulseFinishedCallback>:
/* Private function prototypes -----------------------------------------------*/
/* USER CODE BEGIN FunctionPrototypes */

// for Motor J1 J2
void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8001b40:	b580      	push	{r7, lr}
 8001b42:	b084      	sub	sp, #16
 8001b44:	af00      	add	r7, sp, #0
 8001b46:	6078      	str	r0, [r7, #4]
	if(htim->Instance==TIM3)								// Stepper J1
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	4a33      	ldr	r2, [pc, #204]	; (8001c1c <HAL_TIM_PWM_PulseFinishedCallback+0xdc>)
 8001b4e:	4293      	cmp	r3, r2
 8001b50:	d12d      	bne.n	8001bae <HAL_TIM_PWM_PulseFinishedCallback+0x6e>
	{
		motor_j1_data._currentPos = data_AS5600_M1;			// Set Current Position
 8001b52:	4b33      	ldr	r3, [pc, #204]	; (8001c20 <HAL_TIM_PWM_PulseFinishedCallback+0xe0>)
 8001b54:	881b      	ldrh	r3, [r3, #0]
 8001b56:	461a      	mov	r2, r3
 8001b58:	4b32      	ldr	r3, [pc, #200]	; (8001c24 <HAL_TIM_PWM_PulseFinishedCallback+0xe4>)
 8001b5a:	631a      	str	r2, [r3, #48]	; 0x30
		osSemaphoreRelease(binarySem_motorJ1Handle);		// Release Semaphore for Calculator Stepper (run)
 8001b5c:	4b32      	ldr	r3, [pc, #200]	; (8001c28 <HAL_TIM_PWM_PulseFinishedCallback+0xe8>)
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	4618      	mov	r0, r3
 8001b62:	f009 f801 	bl	800ab68 <osSemaphoreRelease>
		accel_j1_tik++;
 8001b66:	4b31      	ldr	r3, [pc, #196]	; (8001c2c <HAL_TIM_PWM_PulseFinishedCallback+0xec>)
 8001b68:	881b      	ldrh	r3, [r3, #0]
 8001b6a:	3301      	adds	r3, #1
 8001b6c:	b29a      	uxth	r2, r3
 8001b6e:	4b2f      	ldr	r3, [pc, #188]	; (8001c2c <HAL_TIM_PWM_PulseFinishedCallback+0xec>)
 8001b70:	801a      	strh	r2, [r3, #0]
		if(accel_j1_tik==1000)								// Changer Accel
 8001b72:	4b2e      	ldr	r3, [pc, #184]	; (8001c2c <HAL_TIM_PWM_PulseFinishedCallback+0xec>)
 8001b74:	881b      	ldrh	r3, [r3, #0]
 8001b76:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001b7a:	d118      	bne.n	8001bae <HAL_TIM_PWM_PulseFinishedCallback+0x6e>
		{
			accel_j1_tik=0;
 8001b7c:	4b2b      	ldr	r3, [pc, #172]	; (8001c2c <HAL_TIM_PWM_PulseFinishedCallback+0xec>)
 8001b7e:	2200      	movs	r2, #0
 8001b80:	801a      	strh	r2, [r3, #0]
			long distance = distanceToGo(&motor_j1_data);
 8001b82:	4828      	ldr	r0, [pc, #160]	; (8001c24 <HAL_TIM_PWM_PulseFinishedCallback+0xe4>)
 8001b84:	f7ff fc56 	bl	8001434 <distanceToGo>
 8001b88:	60f8      	str	r0, [r7, #12]
			if(labs(distance) < 100){
 8001b8a:	68fb      	ldr	r3, [r7, #12]
 8001b8c:	f113 0f63 	cmn.w	r3, #99	; 0x63
 8001b90:	db08      	blt.n	8001ba4 <HAL_TIM_PWM_PulseFinishedCallback+0x64>
 8001b92:	68fb      	ldr	r3, [r7, #12]
 8001b94:	2b63      	cmp	r3, #99	; 0x63
 8001b96:	dc05      	bgt.n	8001ba4 <HAL_TIM_PWM_PulseFinishedCallback+0x64>
				setAcceleration(&motor_j1_data, j1_ACCEL_MIN);
 8001b98:	ed9f 0a25 	vldr	s0, [pc, #148]	; 8001c30 <HAL_TIM_PWM_PulseFinishedCallback+0xf0>
 8001b9c:	4821      	ldr	r0, [pc, #132]	; (8001c24 <HAL_TIM_PWM_PulseFinishedCallback+0xe4>)
 8001b9e:	f7ff faeb 	bl	8001178 <setAcceleration>
 8001ba2:	e004      	b.n	8001bae <HAL_TIM_PWM_PulseFinishedCallback+0x6e>
			}else{
				setAcceleration(&motor_j1_data, J1_ACCEL_MAX);
 8001ba4:	ed9f 0a23 	vldr	s0, [pc, #140]	; 8001c34 <HAL_TIM_PWM_PulseFinishedCallback+0xf4>
 8001ba8:	481e      	ldr	r0, [pc, #120]	; (8001c24 <HAL_TIM_PWM_PulseFinishedCallback+0xe4>)
 8001baa:	f7ff fae5 	bl	8001178 <setAcceleration>
			}
		}
	}
	if(htim->Instance==TIM2)								// Stepper J2
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001bb6:	d12d      	bne.n	8001c14 <HAL_TIM_PWM_PulseFinishedCallback+0xd4>
		{
			motor_j2_data._currentPos = data_AS5600_M2;		// Set Current Position
 8001bb8:	4b1f      	ldr	r3, [pc, #124]	; (8001c38 <HAL_TIM_PWM_PulseFinishedCallback+0xf8>)
 8001bba:	881b      	ldrh	r3, [r3, #0]
 8001bbc:	461a      	mov	r2, r3
 8001bbe:	4b1f      	ldr	r3, [pc, #124]	; (8001c3c <HAL_TIM_PWM_PulseFinishedCallback+0xfc>)
 8001bc0:	631a      	str	r2, [r3, #48]	; 0x30
			osSemaphoreRelease(binarySem_motorJ2Handle);	// Release Semaphore for Calculator Stepper (run)
 8001bc2:	4b1f      	ldr	r3, [pc, #124]	; (8001c40 <HAL_TIM_PWM_PulseFinishedCallback+0x100>)
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	4618      	mov	r0, r3
 8001bc8:	f008 ffce 	bl	800ab68 <osSemaphoreRelease>
			accel_j2_tik++;
 8001bcc:	4b1d      	ldr	r3, [pc, #116]	; (8001c44 <HAL_TIM_PWM_PulseFinishedCallback+0x104>)
 8001bce:	881b      	ldrh	r3, [r3, #0]
 8001bd0:	3301      	adds	r3, #1
 8001bd2:	b29a      	uxth	r2, r3
 8001bd4:	4b1b      	ldr	r3, [pc, #108]	; (8001c44 <HAL_TIM_PWM_PulseFinishedCallback+0x104>)
 8001bd6:	801a      	strh	r2, [r3, #0]
			if(accel_j2_tik==500)
 8001bd8:	4b1a      	ldr	r3, [pc, #104]	; (8001c44 <HAL_TIM_PWM_PulseFinishedCallback+0x104>)
 8001bda:	881b      	ldrh	r3, [r3, #0]
 8001bdc:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8001be0:	d118      	bne.n	8001c14 <HAL_TIM_PWM_PulseFinishedCallback+0xd4>
			{
				accel_j2_tik=0;
 8001be2:	4b18      	ldr	r3, [pc, #96]	; (8001c44 <HAL_TIM_PWM_PulseFinishedCallback+0x104>)
 8001be4:	2200      	movs	r2, #0
 8001be6:	801a      	strh	r2, [r3, #0]
				long distance = distanceToGo(&motor_j2_data);
 8001be8:	4814      	ldr	r0, [pc, #80]	; (8001c3c <HAL_TIM_PWM_PulseFinishedCallback+0xfc>)
 8001bea:	f7ff fc23 	bl	8001434 <distanceToGo>
 8001bee:	60b8      	str	r0, [r7, #8]
				if(labs(distance) < 100){
 8001bf0:	68bb      	ldr	r3, [r7, #8]
 8001bf2:	f113 0f63 	cmn.w	r3, #99	; 0x63
 8001bf6:	db08      	blt.n	8001c0a <HAL_TIM_PWM_PulseFinishedCallback+0xca>
 8001bf8:	68bb      	ldr	r3, [r7, #8]
 8001bfa:	2b63      	cmp	r3, #99	; 0x63
 8001bfc:	dc05      	bgt.n	8001c0a <HAL_TIM_PWM_PulseFinishedCallback+0xca>
					setAcceleration(&motor_j2_data, J2_ACCEL_MIN);
 8001bfe:	ed9f 0a0c 	vldr	s0, [pc, #48]	; 8001c30 <HAL_TIM_PWM_PulseFinishedCallback+0xf0>
 8001c02:	480e      	ldr	r0, [pc, #56]	; (8001c3c <HAL_TIM_PWM_PulseFinishedCallback+0xfc>)
 8001c04:	f7ff fab8 	bl	8001178 <setAcceleration>
				}else{
					setAcceleration(&motor_j2_data, J2_ACCEL_MAX);
				}
			}
		}
}
 8001c08:	e004      	b.n	8001c14 <HAL_TIM_PWM_PulseFinishedCallback+0xd4>
					setAcceleration(&motor_j2_data, J2_ACCEL_MAX);
 8001c0a:	ed9f 0a0f 	vldr	s0, [pc, #60]	; 8001c48 <HAL_TIM_PWM_PulseFinishedCallback+0x108>
 8001c0e:	480b      	ldr	r0, [pc, #44]	; (8001c3c <HAL_TIM_PWM_PulseFinishedCallback+0xfc>)
 8001c10:	f7ff fab2 	bl	8001178 <setAcceleration>
}
 8001c14:	bf00      	nop
 8001c16:	3710      	adds	r7, #16
 8001c18:	46bd      	mov	sp, r7
 8001c1a:	bd80      	pop	{r7, pc}
 8001c1c:	40000400 	.word	0x40000400
 8001c20:	200089aa 	.word	0x200089aa
 8001c24:	20008ad4 	.word	0x20008ad4
 8001c28:	20008a6c 	.word	0x20008a6c
 8001c2c:	20000098 	.word	0x20000098
 8001c30:	47c35000 	.word	0x47c35000
 8001c34:	48f42400 	.word	0x48f42400
 8001c38:	200089a8 	.word	0x200089a8
 8001c3c:	20008a74 	.word	0x20008a74
 8001c40:	20008ad0 	.word	0x20008ad0
 8001c44:	2000009a 	.word	0x2000009a
 8001c48:	48c35000 	.word	0x48c35000

08001c4c <HAL_I2C_AddrCallback>:

// I2C-Interface
void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8001c4c:	b580      	push	{r7, lr}
 8001c4e:	b082      	sub	sp, #8
 8001c50:	af00      	add	r7, sp, #0
 8001c52:	6078      	str	r0, [r7, #4]
 8001c54:	460b      	mov	r3, r1
 8001c56:	70fb      	strb	r3, [r7, #3]
 8001c58:	4613      	mov	r3, r2
 8001c5a:	803b      	strh	r3, [r7, #0]
	if(hi2c->Instance==I2C2)
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	4a0c      	ldr	r2, [pc, #48]	; (8001c94 <HAL_I2C_AddrCallback+0x48>)
 8001c62:	4293      	cmp	r3, r2
 8001c64:	d112      	bne.n	8001c8c <HAL_I2C_AddrCallback+0x40>
	{
		if(TransferDirection == I2C_DIRECTION_TRANSMIT)
 8001c66:	78fb      	ldrb	r3, [r7, #3]
 8001c68:	2b01      	cmp	r3, #1
 8001c6a:	d106      	bne.n	8001c7a <HAL_I2C_AddrCallback+0x2e>
		{
			HAL_I2C_Slave_Seq_Receive_DMA(&hi2c2,data_rev_master,4,I2C_FIRST_AND_LAST_FRAME);
 8001c6c:	2308      	movs	r3, #8
 8001c6e:	2204      	movs	r2, #4
 8001c70:	4909      	ldr	r1, [pc, #36]	; (8001c98 <HAL_I2C_AddrCallback+0x4c>)
 8001c72:	480a      	ldr	r0, [pc, #40]	; (8001c9c <HAL_I2C_AddrCallback+0x50>)
 8001c74:	f003 ff8a 	bl	8005b8c <HAL_I2C_Slave_Seq_Receive_DMA>
		}else if(TransferDirection == I2C_DIRECTION_RECEIVE)
		{
			HAL_I2C_Slave_Seq_Transmit_DMA(&hi2c2, data_trans_master, 7, I2C_LAST_FRAME);
		}
	}
}
 8001c78:	e008      	b.n	8001c8c <HAL_I2C_AddrCallback+0x40>
		}else if(TransferDirection == I2C_DIRECTION_RECEIVE)
 8001c7a:	78fb      	ldrb	r3, [r7, #3]
 8001c7c:	2b00      	cmp	r3, #0
 8001c7e:	d105      	bne.n	8001c8c <HAL_I2C_AddrCallback+0x40>
			HAL_I2C_Slave_Seq_Transmit_DMA(&hi2c2, data_trans_master, 7, I2C_LAST_FRAME);
 8001c80:	2320      	movs	r3, #32
 8001c82:	2207      	movs	r2, #7
 8001c84:	4906      	ldr	r1, [pc, #24]	; (8001ca0 <HAL_I2C_AddrCallback+0x54>)
 8001c86:	4805      	ldr	r0, [pc, #20]	; (8001c9c <HAL_I2C_AddrCallback+0x50>)
 8001c88:	f003 fe46 	bl	8005918 <HAL_I2C_Slave_Seq_Transmit_DMA>
}
 8001c8c:	bf00      	nop
 8001c8e:	3708      	adds	r7, #8
 8001c90:	46bd      	mov	sp, r7
 8001c92:	bd80      	pop	{r7, pc}
 8001c94:	40005800 	.word	0x40005800
 8001c98:	20008a64 	.word	0x20008a64
 8001c9c:	20008c3c 	.word	0x20008c3c
 8001ca0:	20008ac8 	.word	0x20008ac8

08001ca4 <HAL_I2C_ListenCpltCallback>:
// 	I2C2 for interface
void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8001ca4:	b580      	push	{r7, lr}
 8001ca6:	b082      	sub	sp, #8
 8001ca8:	af00      	add	r7, sp, #0
 8001caa:	6078      	str	r0, [r7, #4]
	HAL_I2C_EnableListen_IT(&hi2c2);
 8001cac:	4803      	ldr	r0, [pc, #12]	; (8001cbc <HAL_I2C_ListenCpltCallback+0x18>)
 8001cae:	f004 f8a7 	bl	8005e00 <HAL_I2C_EnableListen_IT>
}
 8001cb2:	bf00      	nop
 8001cb4:	3708      	adds	r7, #8
 8001cb6:	46bd      	mov	sp, r7
 8001cb8:	bd80      	pop	{r7, pc}
 8001cba:	bf00      	nop
 8001cbc:	20008c3c 	.word	0x20008c3c

08001cc0 <HAL_I2C_SlaveRxCpltCallback>:
void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8001cc0:	b580      	push	{r7, lr}
 8001cc2:	b082      	sub	sp, #8
 8001cc4:	af00      	add	r7, sp, #0
 8001cc6:	6078      	str	r0, [r7, #4]
	if(hi2c->Instance==I2C2)
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	4a05      	ldr	r2, [pc, #20]	; (8001ce4 <HAL_I2C_SlaveRxCpltCallback+0x24>)
 8001cce:	4293      	cmp	r3, r2
 8001cd0:	d104      	bne.n	8001cdc <HAL_I2C_SlaveRxCpltCallback+0x1c>
	{
		osSemaphoreRelease(binarySem_masterCmdHandle);// sau khi nhan duoc lenh tu master
 8001cd2:	4b05      	ldr	r3, [pc, #20]	; (8001ce8 <HAL_I2C_SlaveRxCpltCallback+0x28>)
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	4618      	mov	r0, r3
 8001cd8:	f008 ff46 	bl	800ab68 <osSemaphoreRelease>
	}
}
 8001cdc:	bf00      	nop
 8001cde:	3708      	adds	r7, #8
 8001ce0:	46bd      	mov	sp, r7
 8001ce2:	bd80      	pop	{r7, pc}
 8001ce4:	40005800 	.word	0x40005800
 8001ce8:	20008b28 	.word	0x20008b28

08001cec <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8001cec:	b480      	push	{r7}
 8001cee:	b085      	sub	sp, #20
 8001cf0:	af00      	add	r7, sp, #0
 8001cf2:	60f8      	str	r0, [r7, #12]
 8001cf4:	60b9      	str	r1, [r7, #8]
 8001cf6:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8001cf8:	68fb      	ldr	r3, [r7, #12]
 8001cfa:	4a07      	ldr	r2, [pc, #28]	; (8001d18 <vApplicationGetIdleTaskMemory+0x2c>)
 8001cfc:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8001cfe:	68bb      	ldr	r3, [r7, #8]
 8001d00:	4a06      	ldr	r2, [pc, #24]	; (8001d1c <vApplicationGetIdleTaskMemory+0x30>)
 8001d02:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	2280      	movs	r2, #128	; 0x80
 8001d08:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8001d0a:	bf00      	nop
 8001d0c:	3714      	adds	r7, #20
 8001d0e:	46bd      	mov	sp, r7
 8001d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d14:	4770      	bx	lr
 8001d16:	bf00      	nop
 8001d18:	200000a0 	.word	0x200000a0
 8001d1c:	200000f4 	.word	0x200000f4

08001d20 <vApplicationGetTimerTaskMemory>:
/* USER CODE BEGIN GET_TIMER_TASK_MEMORY */
static StaticTask_t xTimerTaskTCBBuffer;
static StackType_t xTimerStack[configTIMER_TASK_STACK_DEPTH];

void vApplicationGetTimerTaskMemory( StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize )
{
 8001d20:	b480      	push	{r7}
 8001d22:	b085      	sub	sp, #20
 8001d24:	af00      	add	r7, sp, #0
 8001d26:	60f8      	str	r0, [r7, #12]
 8001d28:	60b9      	str	r1, [r7, #8]
 8001d2a:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer = &xTimerTaskTCBBuffer;
 8001d2c:	68fb      	ldr	r3, [r7, #12]
 8001d2e:	4a07      	ldr	r2, [pc, #28]	; (8001d4c <vApplicationGetTimerTaskMemory+0x2c>)
 8001d30:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &xTimerStack[0];
 8001d32:	68bb      	ldr	r3, [r7, #8]
 8001d34:	4a06      	ldr	r2, [pc, #24]	; (8001d50 <vApplicationGetTimerTaskMemory+0x30>)
 8001d36:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize = configTIMER_TASK_STACK_DEPTH;
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001d3e:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8001d40:	bf00      	nop
 8001d42:	3714      	adds	r7, #20
 8001d44:	46bd      	mov	sp, r7
 8001d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d4a:	4770      	bx	lr
 8001d4c:	200002f4 	.word	0x200002f4
 8001d50:	20000348 	.word	0x20000348

08001d54 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8001d54:	b5b0      	push	{r4, r5, r7, lr}
 8001d56:	b0a2      	sub	sp, #136	; 0x88
 8001d58:	af00      	add	r7, sp, #0
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* definition and creation of binarySem_motorJ1 */
  osSemaphoreDef(binarySem_motorJ1);
 8001d5a:	2300      	movs	r3, #0
 8001d5c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8001d60:	2300      	movs	r3, #0
 8001d62:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  binarySem_motorJ1Handle = osSemaphoreCreate(osSemaphore(binarySem_motorJ1), 1);
 8001d66:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8001d6a:	2101      	movs	r1, #1
 8001d6c:	4618      	mov	r0, r3
 8001d6e:	f008 fe7a 	bl	800aa66 <osSemaphoreCreate>
 8001d72:	4603      	mov	r3, r0
 8001d74:	4a34      	ldr	r2, [pc, #208]	; (8001e48 <MX_FREERTOS_Init+0xf4>)
 8001d76:	6013      	str	r3, [r2, #0]

  /* definition and creation of binarySem_motorJ2 */
  osSemaphoreDef(binarySem_motorJ2);
 8001d78:	2300      	movs	r3, #0
 8001d7a:	67bb      	str	r3, [r7, #120]	; 0x78
 8001d7c:	2300      	movs	r3, #0
 8001d7e:	67fb      	str	r3, [r7, #124]	; 0x7c
  binarySem_motorJ2Handle = osSemaphoreCreate(osSemaphore(binarySem_motorJ2), 1);
 8001d80:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8001d84:	2101      	movs	r1, #1
 8001d86:	4618      	mov	r0, r3
 8001d88:	f008 fe6d 	bl	800aa66 <osSemaphoreCreate>
 8001d8c:	4603      	mov	r3, r0
 8001d8e:	4a2f      	ldr	r2, [pc, #188]	; (8001e4c <MX_FREERTOS_Init+0xf8>)
 8001d90:	6013      	str	r3, [r2, #0]

  /* definition and creation of binarySem_masterCmd */
  osSemaphoreDef(binarySem_masterCmd);
 8001d92:	2300      	movs	r3, #0
 8001d94:	673b      	str	r3, [r7, #112]	; 0x70
 8001d96:	2300      	movs	r3, #0
 8001d98:	677b      	str	r3, [r7, #116]	; 0x74
  binarySem_masterCmdHandle = osSemaphoreCreate(osSemaphore(binarySem_masterCmd), 1);
 8001d9a:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8001d9e:	2101      	movs	r1, #1
 8001da0:	4618      	mov	r0, r3
 8001da2:	f008 fe60 	bl	800aa66 <osSemaphoreCreate>
 8001da6:	4603      	mov	r3, r0
 8001da8:	4a29      	ldr	r2, [pc, #164]	; (8001e50 <MX_FREERTOS_Init+0xfc>)
 8001daa:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityAboveNormal, 0, 1024);
 8001dac:	4b29      	ldr	r3, [pc, #164]	; (8001e54 <MX_FREERTOS_Init+0x100>)
 8001dae:	f107 0454 	add.w	r4, r7, #84	; 0x54
 8001db2:	461d      	mov	r5, r3
 8001db4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001db6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001db8:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001dbc:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8001dc0:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001dc4:	2100      	movs	r1, #0
 8001dc6:	4618      	mov	r0, r3
 8001dc8:	f008 fded 	bl	800a9a6 <osThreadCreate>
 8001dcc:	4603      	mov	r3, r0
 8001dce:	4a22      	ldr	r2, [pc, #136]	; (8001e58 <MX_FREERTOS_Init+0x104>)
 8001dd0:	6013      	str	r3, [r2, #0]

  /* definition and creation of motorJ1Task */
  osThreadDef(motorJ1Task, StartTaskMotorJ1, osPriorityHigh, 0, 2048);
 8001dd2:	4b22      	ldr	r3, [pc, #136]	; (8001e5c <MX_FREERTOS_Init+0x108>)
 8001dd4:	f107 0438 	add.w	r4, r7, #56	; 0x38
 8001dd8:	461d      	mov	r5, r3
 8001dda:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001ddc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001dde:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001de2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  motorJ1TaskHandle = osThreadCreate(osThread(motorJ1Task), NULL);
 8001de6:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001dea:	2100      	movs	r1, #0
 8001dec:	4618      	mov	r0, r3
 8001dee:	f008 fdda 	bl	800a9a6 <osThreadCreate>
 8001df2:	4603      	mov	r3, r0
 8001df4:	4a1a      	ldr	r2, [pc, #104]	; (8001e60 <MX_FREERTOS_Init+0x10c>)
 8001df6:	6013      	str	r3, [r2, #0]

  /* definition and creation of motorJ2Task */
  osThreadDef(motorJ2Task, StartTaskMotorJ2, osPriorityHigh, 0, 2048);
 8001df8:	4b1a      	ldr	r3, [pc, #104]	; (8001e64 <MX_FREERTOS_Init+0x110>)
 8001dfa:	f107 041c 	add.w	r4, r7, #28
 8001dfe:	461d      	mov	r5, r3
 8001e00:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001e02:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001e04:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001e08:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  motorJ2TaskHandle = osThreadCreate(osThread(motorJ2Task), NULL);
 8001e0c:	f107 031c 	add.w	r3, r7, #28
 8001e10:	2100      	movs	r1, #0
 8001e12:	4618      	mov	r0, r3
 8001e14:	f008 fdc7 	bl	800a9a6 <osThreadCreate>
 8001e18:	4603      	mov	r3, r0
 8001e1a:	4a13      	ldr	r2, [pc, #76]	; (8001e68 <MX_FREERTOS_Init+0x114>)
 8001e1c:	6013      	str	r3, [r2, #0]

  /* definition and creation of moveTask */
  osThreadDef(moveTask, StartTaskMove, osPriorityRealtime, 0, 1024);
 8001e1e:	4b13      	ldr	r3, [pc, #76]	; (8001e6c <MX_FREERTOS_Init+0x118>)
 8001e20:	463c      	mov	r4, r7
 8001e22:	461d      	mov	r5, r3
 8001e24:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001e26:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001e28:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001e2c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  moveTaskHandle = osThreadCreate(osThread(moveTask), NULL);
 8001e30:	463b      	mov	r3, r7
 8001e32:	2100      	movs	r1, #0
 8001e34:	4618      	mov	r0, r3
 8001e36:	f008 fdb6 	bl	800a9a6 <osThreadCreate>
 8001e3a:	4603      	mov	r3, r0
 8001e3c:	4a0c      	ldr	r2, [pc, #48]	; (8001e70 <MX_FREERTOS_Init+0x11c>)
 8001e3e:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 8001e40:	bf00      	nop
 8001e42:	3788      	adds	r7, #136	; 0x88
 8001e44:	46bd      	mov	sp, r7
 8001e46:	bdb0      	pop	{r4, r5, r7, pc}
 8001e48:	20008a6c 	.word	0x20008a6c
 8001e4c:	20008ad0 	.word	0x20008ad0
 8001e50:	20008b28 	.word	0x20008b28
 8001e54:	0800ee60 	.word	0x0800ee60
 8001e58:	20008a60 	.word	0x20008a60
 8001e5c:	0800ee7c 	.word	0x0800ee7c
 8001e60:	20008a5c 	.word	0x20008a5c
 8001e64:	0800ee98 	.word	0x0800ee98
 8001e68:	20008b30 	.word	0x20008b30
 8001e6c:	0800eeb4 	.word	0x0800eeb4
 8001e70:	20008a68 	.word	0x20008a68

08001e74 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
__weak void StartDefaultTask(void const * argument)
{
 8001e74:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001e78:	b094      	sub	sp, #80	; 0x50
 8001e7a:	af04      	add	r7, sp, #16
 8001e7c:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
#ifdef MDEBUG
	printf("Robochess 2021\r\n");
 8001e7e:	4898      	ldr	r0, [pc, #608]	; (80020e0 <StartDefaultTask+0x26c>)
 8001e80:	f00b ff0e 	bl	800dca0 <puts>
#endif
	HAL_I2C_EnableListen_IT(&hi2c2);	// I2C2 for interface
 8001e84:	4897      	ldr	r0, [pc, #604]	; (80020e4 <StartDefaultTask+0x270>)
 8001e86:	f003 ffbb 	bl	8005e00 <HAL_I2C_EnableListen_IT>
	AS5600_Start_Update();				// Start Tim10 & get data of AS5600
 8001e8a:	f7ff f87b 	bl	8000f84 <AS5600_Start_Update>
	batteryVoltInit();
 8001e8e:	f7ff fde3 	bl	8001a58 <batteryVoltInit>
	pickAndDropInit();
 8001e92:	f001 f80f 	bl	8002eb4 <pickAndDropInit>
  /* Infinite loop */
  for(;;)
  {
	  updateInfo();
 8001e96:	f000 fb5d 	bl	8002554 <updateInfo>

#ifdef MDEBUG
	  if(uart2_onData){
 8001e9a:	4b93      	ldr	r3, [pc, #588]	; (80020e8 <StartDefaultTask+0x274>)
 8001e9c:	781b      	ldrb	r3, [r3, #0]
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	f000 811a 	beq.w	80020d8 <StartDefaultTask+0x264>
		  uart2_onData=false; //realease
 8001ea4:	4b90      	ldr	r3, [pc, #576]	; (80020e8 <StartDefaultTask+0x274>)
 8001ea6:	2200      	movs	r2, #0
 8001ea8:	701a      	strb	r2, [r3, #0]
		  printf("Rev %dBYTE: %s\r\n",uart2_data_length,uart2_main_buf);
 8001eaa:	4b90      	ldr	r3, [pc, #576]	; (80020ec <StartDefaultTask+0x278>)
 8001eac:	781b      	ldrb	r3, [r3, #0]
 8001eae:	4a90      	ldr	r2, [pc, #576]	; (80020f0 <StartDefaultTask+0x27c>)
 8001eb0:	4619      	mov	r1, r3
 8001eb2:	4890      	ldr	r0, [pc, #576]	; (80020f4 <StartDefaultTask+0x280>)
 8001eb4:	f00b fe6e 	bl	800db94 <iprintf>
		  // Gripper
		  if(uart2_main_buf[0]==CMD_GRIPPER){
 8001eb8:	4b8d      	ldr	r3, [pc, #564]	; (80020f0 <StartDefaultTask+0x27c>)
 8001eba:	781b      	ldrb	r3, [r3, #0]
 8001ebc:	2b47      	cmp	r3, #71	; 0x47
 8001ebe:	d120      	bne.n	8001f02 <StartDefaultTask+0x8e>
			  char sval[1];
			  sval[0]=uart2_main_buf[1];
 8001ec0:	4b8b      	ldr	r3, [pc, #556]	; (80020f0 <StartDefaultTask+0x27c>)
 8001ec2:	785b      	ldrb	r3, [r3, #1]
 8001ec4:	f887 3020 	strb.w	r3, [r7, #32]
			  int val=atoi(sval);
 8001ec8:	f107 0320 	add.w	r3, r7, #32
 8001ecc:	4618      	mov	r0, r3
 8001ece:	f00b fe1d 	bl	800db0c <atoi>
 8001ed2:	6278      	str	r0, [r7, #36]	; 0x24
			  if(val==0){
 8001ed4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	d107      	bne.n	8001eea <StartDefaultTask+0x76>
				  SERVO_DROP;
 8001eda:	4b87      	ldr	r3, [pc, #540]	; (80020f8 <StartDefaultTask+0x284>)
 8001edc:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001ee0:	63da      	str	r2, [r3, #60]	; 0x3c
				  printf("Gripper open\r\n");
 8001ee2:	4886      	ldr	r0, [pc, #536]	; (80020fc <StartDefaultTask+0x288>)
 8001ee4:	f00b fedc 	bl	800dca0 <puts>
 8001ee8:	e0f1      	b.n	80020ce <StartDefaultTask+0x25a>
			  }else if(val==1){
 8001eea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001eec:	2b01      	cmp	r3, #1
 8001eee:	f040 80ee 	bne.w	80020ce <StartDefaultTask+0x25a>
				  SERVO_PICKUP;
 8001ef2:	4b81      	ldr	r3, [pc, #516]	; (80020f8 <StartDefaultTask+0x284>)
 8001ef4:	f240 52dc 	movw	r2, #1500	; 0x5dc
 8001ef8:	63da      	str	r2, [r3, #60]	; 0x3c
				  printf("Gripper close\r\n");
 8001efa:	4881      	ldr	r0, [pc, #516]	; (8002100 <StartDefaultTask+0x28c>)
 8001efc:	f00b fed0 	bl	800dca0 <puts>
 8001f00:	e0e5      	b.n	80020ce <StartDefaultTask+0x25a>
			  }
		// Info
		  }else if(uart2_main_buf[0]==CMD_INFO){
 8001f02:	4b7b      	ldr	r3, [pc, #492]	; (80020f0 <StartDefaultTask+0x27c>)
 8001f04:	781b      	ldrb	r3, [r3, #0]
 8001f06:	2b49      	cmp	r3, #73	; 0x49
 8001f08:	d123      	bne.n	8001f52 <StartDefaultTask+0xde>
		 	  printf("AS5600_J1:%d_J2:%d Hal_Up:%d_Down:%d Bat:%2d Status:%d\r\n",
 8001f0a:	4b7e      	ldr	r3, [pc, #504]	; (8002104 <StartDefaultTask+0x290>)
 8001f0c:	881b      	ldrh	r3, [r3, #0]
 8001f0e:	461d      	mov	r5, r3
 8001f10:	4b7d      	ldr	r3, [pc, #500]	; (8002108 <StartDefaultTask+0x294>)
 8001f12:	881b      	ldrh	r3, [r3, #0]
 8001f14:	461e      	mov	r6, r3
		 			  data_AS5600_M1,data_AS5600_M2,HAL_SENSOR_UP_GET,HAL_SENSOR_DOWN_GET,
 8001f16:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001f1a:	487c      	ldr	r0, [pc, #496]	; (800210c <StartDefaultTask+0x298>)
 8001f1c:	f003 f9e6 	bl	80052ec <HAL_GPIO_ReadPin>
 8001f20:	4603      	mov	r3, r0
		 	  printf("AS5600_J1:%d_J2:%d Hal_Up:%d_Down:%d Bat:%2d Status:%d\r\n",
 8001f22:	4698      	mov	r8, r3
		 			  data_AS5600_M1,data_AS5600_M2,HAL_SENSOR_UP_GET,HAL_SENSOR_DOWN_GET,
 8001f24:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001f28:	4878      	ldr	r0, [pc, #480]	; (800210c <StartDefaultTask+0x298>)
 8001f2a:	f003 f9df 	bl	80052ec <HAL_GPIO_ReadPin>
 8001f2e:	4603      	mov	r3, r0
		 	  printf("AS5600_J1:%d_J2:%d Hal_Up:%d_Down:%d Bat:%2d Status:%d\r\n",
 8001f30:	461c      	mov	r4, r3
					  batteryGet(),data_trans_master[6]);
 8001f32:	f7ff fd9b 	bl	8001a6c <batteryGet>
 8001f36:	4603      	mov	r3, r0
		 	  printf("AS5600_J1:%d_J2:%d Hal_Up:%d_Down:%d Bat:%2d Status:%d\r\n",
 8001f38:	461a      	mov	r2, r3
					  batteryGet(),data_trans_master[6]);
 8001f3a:	4b75      	ldr	r3, [pc, #468]	; (8002110 <StartDefaultTask+0x29c>)
 8001f3c:	799b      	ldrb	r3, [r3, #6]
		 	  printf("AS5600_J1:%d_J2:%d Hal_Up:%d_Down:%d Bat:%2d Status:%d\r\n",
 8001f3e:	9302      	str	r3, [sp, #8]
 8001f40:	9201      	str	r2, [sp, #4]
 8001f42:	9400      	str	r4, [sp, #0]
 8001f44:	4643      	mov	r3, r8
 8001f46:	4632      	mov	r2, r6
 8001f48:	4629      	mov	r1, r5
 8001f4a:	4872      	ldr	r0, [pc, #456]	; (8002114 <StartDefaultTask+0x2a0>)
 8001f4c:	f00b fe22 	bl	800db94 <iprintf>
 8001f50:	e0bd      	b.n	80020ce <StartDefaultTask+0x25a>
		// PICK
		  }else if(uart2_main_buf[0]==CMD_PICK){
 8001f52:	4b67      	ldr	r3, [pc, #412]	; (80020f0 <StartDefaultTask+0x27c>)
 8001f54:	781b      	ldrb	r3, [r3, #0]
 8001f56:	2b70      	cmp	r3, #112	; 0x70
 8001f58:	d11b      	bne.n	8001f92 <StartDefaultTask+0x11e>
			  char sval[1];
			  sval[0]=uart2_main_buf[1];
 8001f5a:	4b65      	ldr	r3, [pc, #404]	; (80020f0 <StartDefaultTask+0x27c>)
 8001f5c:	785b      	ldrb	r3, [r3, #1]
 8001f5e:	773b      	strb	r3, [r7, #28]
			  int val=atoi(sval);
 8001f60:	f107 031c 	add.w	r3, r7, #28
 8001f64:	4618      	mov	r0, r3
 8001f66:	f00b fdd1 	bl	800db0c <atoi>
 8001f6a:	62b8      	str	r0, [r7, #40]	; 0x28
			  if(val==0){
 8001f6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d105      	bne.n	8001f7e <StartDefaultTask+0x10a>
				  printf("J3 MOVE UP\r\n");
 8001f72:	4869      	ldr	r0, [pc, #420]	; (8002118 <StartDefaultTask+0x2a4>)
 8001f74:	f00b fe94 	bl	800dca0 <puts>
				  j3MoveUp();
 8001f78:	f000 ffde 	bl	8002f38 <j3MoveUp>
 8001f7c:	e0a7      	b.n	80020ce <StartDefaultTask+0x25a>
			  }else if(val==1){
 8001f7e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001f80:	2b01      	cmp	r3, #1
 8001f82:	f040 80a4 	bne.w	80020ce <StartDefaultTask+0x25a>
				  printf("J3 MOVE DOWN\r\n");
 8001f86:	4865      	ldr	r0, [pc, #404]	; (800211c <StartDefaultTask+0x2a8>)
 8001f88:	f00b fe8a 	bl	800dca0 <puts>
				  j3MoveDown();
 8001f8c:	f000 fffa 	bl	8002f84 <j3MoveDown>
 8001f90:	e09d      	b.n	80020ce <StartDefaultTask+0x25a>
			  }
		// PICK PIECE
		  }else if(uart2_main_buf[0]==CMD_PICKPIECE){
 8001f92:	4b57      	ldr	r3, [pc, #348]	; (80020f0 <StartDefaultTask+0x27c>)
 8001f94:	781b      	ldrb	r3, [r3, #0]
 8001f96:	2b50      	cmp	r3, #80	; 0x50
 8001f98:	d11b      	bne.n	8001fd2 <StartDefaultTask+0x15e>
			  char sval[1];
			  sval[0]=uart2_main_buf[1];
 8001f9a:	4b55      	ldr	r3, [pc, #340]	; (80020f0 <StartDefaultTask+0x27c>)
 8001f9c:	785b      	ldrb	r3, [r3, #1]
 8001f9e:	763b      	strb	r3, [r7, #24]
			  int val=atoi(sval);
 8001fa0:	f107 0318 	add.w	r3, r7, #24
 8001fa4:	4618      	mov	r0, r3
 8001fa6:	f00b fdb1 	bl	800db0c <atoi>
 8001faa:	62f8      	str	r0, [r7, #44]	; 0x2c
			  if(val==0){
 8001fac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d105      	bne.n	8001fbe <StartDefaultTask+0x14a>
				  printf("DROP PIECE\r\n");
 8001fb2:	485b      	ldr	r0, [pc, #364]	; (8002120 <StartDefaultTask+0x2ac>)
 8001fb4:	f00b fe74 	bl	800dca0 <puts>
				  dropPiece();
 8001fb8:	f001 f822 	bl	8003000 <dropPiece>
 8001fbc:	e087      	b.n	80020ce <StartDefaultTask+0x25a>
			  }else if(val==1){
 8001fbe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001fc0:	2b01      	cmp	r3, #1
 8001fc2:	f040 8084 	bne.w	80020ce <StartDefaultTask+0x25a>
				  printf("PICKUP PIECE\r\n");
 8001fc6:	4857      	ldr	r0, [pc, #348]	; (8002124 <StartDefaultTask+0x2b0>)
 8001fc8:	f00b fe6a 	bl	800dca0 <puts>
				  pickupPiece();
 8001fcc:	f001 f800 	bl	8002fd0 <pickupPiece>
 8001fd0:	e07d      	b.n	80020ce <StartDefaultTask+0x25a>
			  }
		// MOVE
		  }else if(uart2_main_buf[0]==CMD_MOVE){
 8001fd2:	4b47      	ldr	r3, [pc, #284]	; (80020f0 <StartDefaultTask+0x27c>)
 8001fd4:	781b      	ldrb	r3, [r3, #0]
 8001fd6:	2b6d      	cmp	r3, #109	; 0x6d
 8001fd8:	d12b      	bne.n	8002032 <StartDefaultTask+0x1be>
			  char sval[2];
			  if(uart2_data_length>2){
 8001fda:	4b44      	ldr	r3, [pc, #272]	; (80020ec <StartDefaultTask+0x278>)
 8001fdc:	781b      	ldrb	r3, [r3, #0]
 8001fde:	2b02      	cmp	r3, #2
 8001fe0:	d906      	bls.n	8001ff0 <StartDefaultTask+0x17c>
				  sval[0]=uart2_main_buf[1];
 8001fe2:	4b43      	ldr	r3, [pc, #268]	; (80020f0 <StartDefaultTask+0x27c>)
 8001fe4:	785b      	ldrb	r3, [r3, #1]
 8001fe6:	753b      	strb	r3, [r7, #20]
				  sval[1]=uart2_main_buf[2];
 8001fe8:	4b41      	ldr	r3, [pc, #260]	; (80020f0 <StartDefaultTask+0x27c>)
 8001fea:	789b      	ldrb	r3, [r3, #2]
 8001fec:	757b      	strb	r3, [r7, #21]
 8001fee:	e004      	b.n	8001ffa <StartDefaultTask+0x186>
			  }else{
				  sval[0]='0';
 8001ff0:	2330      	movs	r3, #48	; 0x30
 8001ff2:	753b      	strb	r3, [r7, #20]
				  sval[1]=uart2_main_buf[1];
 8001ff4:	4b3e      	ldr	r3, [pc, #248]	; (80020f0 <StartDefaultTask+0x27c>)
 8001ff6:	785b      	ldrb	r3, [r3, #1]
 8001ff8:	757b      	strb	r3, [r7, #21]
			  }
			  int val=atoi(sval);
 8001ffa:	f107 0314 	add.w	r3, r7, #20
 8001ffe:	4618      	mov	r0, r3
 8002000:	f00b fd84 	bl	800db0c <atoi>
 8002004:	6338      	str	r0, [r7, #48]	; 0x30
			  if(val>=0 && val<80){
 8002006:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002008:	2b00      	cmp	r3, #0
 800200a:	db0d      	blt.n	8002028 <StartDefaultTask+0x1b4>
 800200c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800200e:	2b4f      	cmp	r3, #79	; 0x4f
 8002010:	dc0a      	bgt.n	8002028 <StartDefaultTask+0x1b4>
				  printf("MOVE TO SQUARE:%d\r\n",val);
 8002012:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002014:	4844      	ldr	r0, [pc, #272]	; (8002128 <StartDefaultTask+0x2b4>)
 8002016:	f00b fdbd 	bl	800db94 <iprintf>
				  moveToSquare(val, false);
 800201a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800201c:	b2db      	uxtb	r3, r3
 800201e:	2100      	movs	r1, #0
 8002020:	4618      	mov	r0, r3
 8002022:	f000 f97b 	bl	800231c <moveToSquare>
 8002026:	e052      	b.n	80020ce <StartDefaultTask+0x25a>
			  }else{
				  printf("ERROR! Cannot move to square %d\r\n",val);
 8002028:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800202a:	4840      	ldr	r0, [pc, #256]	; (800212c <StartDefaultTask+0x2b8>)
 800202c:	f00b fdb2 	bl	800db94 <iprintf>
 8002030:	e04d      	b.n	80020ce <StartDefaultTask+0x25a>
			  }
		// MOVE PIECE
		  }else if(uart2_main_buf[0]==CMD_MOVEPIECE){
 8002032:	4b2f      	ldr	r3, [pc, #188]	; (80020f0 <StartDefaultTask+0x27c>)
 8002034:	781b      	ldrb	r3, [r3, #0]
 8002036:	2b4d      	cmp	r3, #77	; 0x4d
 8002038:	d140      	bne.n	80020bc <StartDefaultTask+0x248>
			  char sFrom[2],sTo[2],sOption[1];
			  sFrom[0]=uart2_main_buf[1];
 800203a:	4b2d      	ldr	r3, [pc, #180]	; (80020f0 <StartDefaultTask+0x27c>)
 800203c:	785b      	ldrb	r3, [r3, #1]
 800203e:	743b      	strb	r3, [r7, #16]
			  sFrom[1]=uart2_main_buf[2];
 8002040:	4b2b      	ldr	r3, [pc, #172]	; (80020f0 <StartDefaultTask+0x27c>)
 8002042:	789b      	ldrb	r3, [r3, #2]
 8002044:	747b      	strb	r3, [r7, #17]
			  sTo[0]=uart2_main_buf[3];
 8002046:	4b2a      	ldr	r3, [pc, #168]	; (80020f0 <StartDefaultTask+0x27c>)
 8002048:	78db      	ldrb	r3, [r3, #3]
 800204a:	733b      	strb	r3, [r7, #12]
			  sTo[1]=uart2_main_buf[4];
 800204c:	4b28      	ldr	r3, [pc, #160]	; (80020f0 <StartDefaultTask+0x27c>)
 800204e:	791b      	ldrb	r3, [r3, #4]
 8002050:	737b      	strb	r3, [r7, #13]
			  sOption[0]=uart2_main_buf[5];
 8002052:	4b27      	ldr	r3, [pc, #156]	; (80020f0 <StartDefaultTask+0x27c>)
 8002054:	795b      	ldrb	r3, [r3, #5]
 8002056:	723b      	strb	r3, [r7, #8]
			  int _from=atoi(sFrom);
 8002058:	f107 0310 	add.w	r3, r7, #16
 800205c:	4618      	mov	r0, r3
 800205e:	f00b fd55 	bl	800db0c <atoi>
 8002062:	63f8      	str	r0, [r7, #60]	; 0x3c
			  int _to =atoi(sTo);
 8002064:	f107 030c 	add.w	r3, r7, #12
 8002068:	4618      	mov	r0, r3
 800206a:	f00b fd4f 	bl	800db0c <atoi>
 800206e:	63b8      	str	r0, [r7, #56]	; 0x38
			  int _option =atoi(sOption);
 8002070:	f107 0308 	add.w	r3, r7, #8
 8002074:	4618      	mov	r0, r3
 8002076:	f00b fd49 	bl	800db0c <atoi>
 800207a:	6378      	str	r0, [r7, #52]	; 0x34
			  if((_from>=0 && _from<80) && (_to>=0 && _to<80)){
 800207c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800207e:	2b00      	cmp	r3, #0
 8002080:	db18      	blt.n	80020b4 <StartDefaultTask+0x240>
 8002082:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002084:	2b4f      	cmp	r3, #79	; 0x4f
 8002086:	dc15      	bgt.n	80020b4 <StartDefaultTask+0x240>
 8002088:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800208a:	2b00      	cmp	r3, #0
 800208c:	db12      	blt.n	80020b4 <StartDefaultTask+0x240>
 800208e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002090:	2b4f      	cmp	r3, #79	; 0x4f
 8002092:	dc0f      	bgt.n	80020b4 <StartDefaultTask+0x240>
				  printf("MOVEPIECE %d->%d Option:%d\r\n",_from,_to,_option);
 8002094:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002096:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002098:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800209a:	4825      	ldr	r0, [pc, #148]	; (8002130 <StartDefaultTask+0x2bc>)
 800209c:	f00b fd7a 	bl	800db94 <iprintf>
				  movePiece(_from, _to, _option);
 80020a0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80020a2:	b2db      	uxtb	r3, r3
 80020a4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80020a6:	b2d1      	uxtb	r1, r2
 80020a8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80020aa:	b2d2      	uxtb	r2, r2
 80020ac:	4618      	mov	r0, r3
 80020ae:	f000 f9c9 	bl	8002444 <movePiece>
 80020b2:	e00c      	b.n	80020ce <StartDefaultTask+0x25a>
			  }else{
				  printf("ERROR! Out Range of square\r\n");
 80020b4:	481f      	ldr	r0, [pc, #124]	; (8002134 <StartDefaultTask+0x2c0>)
 80020b6:	f00b fdf3 	bl	800dca0 <puts>
 80020ba:	e008      	b.n	80020ce <StartDefaultTask+0x25a>
			  }
		  }else if(uart2_main_buf[0]==CMD_MOVEHOME){
 80020bc:	4b0c      	ldr	r3, [pc, #48]	; (80020f0 <StartDefaultTask+0x27c>)
 80020be:	781b      	ldrb	r3, [r3, #0]
 80020c0:	2b48      	cmp	r3, #72	; 0x48
 80020c2:	d104      	bne.n	80020ce <StartDefaultTask+0x25a>
			  printf("MOVE HOME\r\n");
 80020c4:	481c      	ldr	r0, [pc, #112]	; (8002138 <StartDefaultTask+0x2c4>)
 80020c6:	f00b fdeb 	bl	800dca0 <puts>
			  moveToHome();
 80020ca:	f000 f99f 	bl	800240c <moveToHome>
			{
				square_getpos++;
				printf("Square:%d\r\n",square_getpos);
			}
#endif
		 HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 80020ce:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80020d2:	481a      	ldr	r0, [pc, #104]	; (800213c <StartDefaultTask+0x2c8>)
 80020d4:	f003 f93b 	bl	800534e <HAL_GPIO_TogglePin>
	  }
#endif
	 	  osDelay(100);
 80020d8:	2064      	movs	r0, #100	; 0x64
 80020da:	f008 fcb0 	bl	800aa3e <osDelay>
	  updateInfo();
 80020de:	e6da      	b.n	8001e96 <StartDefaultTask+0x22>
 80020e0:	0800eed0 	.word	0x0800eed0
 80020e4:	20008c3c 	.word	0x20008c3c
 80020e8:	20000748 	.word	0x20000748
 80020ec:	20008e1a 	.word	0x20008e1a
 80020f0:	20008e10 	.word	0x20008e10
 80020f4:	0800eee0 	.word	0x0800eee0
 80020f8:	40000800 	.word	0x40000800
 80020fc:	0800eef4 	.word	0x0800eef4
 8002100:	0800ef04 	.word	0x0800ef04
 8002104:	200089aa 	.word	0x200089aa
 8002108:	200089a8 	.word	0x200089a8
 800210c:	40020800 	.word	0x40020800
 8002110:	20008ac8 	.word	0x20008ac8
 8002114:	0800ef14 	.word	0x0800ef14
 8002118:	0800ef50 	.word	0x0800ef50
 800211c:	0800ef5c 	.word	0x0800ef5c
 8002120:	0800ef6c 	.word	0x0800ef6c
 8002124:	0800ef78 	.word	0x0800ef78
 8002128:	0800ef88 	.word	0x0800ef88
 800212c:	0800ef9c 	.word	0x0800ef9c
 8002130:	0800efc0 	.word	0x0800efc0
 8002134:	0800efe0 	.word	0x0800efe0
 8002138:	0800effc 	.word	0x0800effc
 800213c:	40020000 	.word	0x40020000

08002140 <StartTaskMotorJ1>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTaskMotorJ1 */
__weak void StartTaskMotorJ1(void const * argument)
{
 8002140:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002142:	b095      	sub	sp, #84	; 0x54
 8002144:	af12      	add	r7, sp, #72	; 0x48
 8002146:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTaskMotorJ1 */
		osDelay(2000);						// Wait for finish Init
 8002148:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800214c:	f008 fc77 	bl	800aa3e <osDelay>
		motor_j1_data.GPIO_PIN_Dir		= J1_DIR_Pin;
 8002150:	4b1e      	ldr	r3, [pc, #120]	; (80021cc <StartTaskMotorJ1+0x8c>)
 8002152:	2202      	movs	r2, #2
 8002154:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
		motor_j1_data.GPIO_PORT_Dir		= J1_DIR_GPIO_Port;
 8002158:	4b1c      	ldr	r3, [pc, #112]	; (80021cc <StartTaskMotorJ1+0x8c>)
 800215a:	4a1d      	ldr	r2, [pc, #116]	; (80021d0 <StartTaskMotorJ1+0x90>)
 800215c:	63da      	str	r2, [r3, #60]	; 0x3c
		motor_j1_data.GPIO_PORT_Enable	= J1_EN_GPIO_Port;
 800215e:	4b1b      	ldr	r3, [pc, #108]	; (80021cc <StartTaskMotorJ1+0x8c>)
 8002160:	4a1b      	ldr	r2, [pc, #108]	; (80021d0 <StartTaskMotorJ1+0x90>)
 8002162:	641a      	str	r2, [r3, #64]	; 0x40
		motor_j1_data.GPIO_PIN_Enable	= J1_EN_Pin;
 8002164:	4b19      	ldr	r3, [pc, #100]	; (80021cc <StartTaskMotorJ1+0x8c>)
 8002166:	2204      	movs	r2, #4
 8002168:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
		motor_j1_data.USER_TIMER		= TIM3;
 800216c:	4b17      	ldr	r3, [pc, #92]	; (80021cc <StartTaskMotorJ1+0x8c>)
 800216e:	4a19      	ldr	r2, [pc, #100]	; (80021d4 <StartTaskMotorJ1+0x94>)
 8002170:	649a      	str	r2, [r3, #72]	; 0x48
		motor_j1_data.TIM_CHANEL		= TIM_CHANNEL_3;
 8002172:	4b16      	ldr	r3, [pc, #88]	; (80021cc <StartTaskMotorJ1+0x8c>)
 8002174:	2208      	movs	r2, #8
 8002176:	64da      	str	r2, [r3, #76]	; 0x4c
		motor_j1_data.isStop			= false;
 8002178:	4b14      	ldr	r3, [pc, #80]	; (80021cc <StartTaskMotorJ1+0x8c>)
 800217a:	2200      	movs	r2, #0
 800217c:	f883 2037 	strb.w	r2, [r3, #55]	; 0x37
		AccelStepper_init(&motor_j1_data, htim3, data_AS5600_M1, J1_SPEED, J1_ACCEL_MAX);
 8002180:	4b15      	ldr	r3, [pc, #84]	; (80021d8 <StartTaskMotorJ1+0x98>)
 8002182:	881b      	ldrh	r3, [r3, #0]
 8002184:	4e15      	ldr	r6, [pc, #84]	; (80021dc <StartTaskMotorJ1+0x9c>)
 8002186:	4a16      	ldr	r2, [pc, #88]	; (80021e0 <StartTaskMotorJ1+0xa0>)
 8002188:	9211      	str	r2, [sp, #68]	; 0x44
 800218a:	f242 7210 	movw	r2, #10000	; 0x2710
 800218e:	9210      	str	r2, [sp, #64]	; 0x40
 8002190:	930f      	str	r3, [sp, #60]	; 0x3c
 8002192:	466d      	mov	r5, sp
 8002194:	f106 040c 	add.w	r4, r6, #12
 8002198:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800219a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800219c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800219e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80021a0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80021a2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80021a4:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 80021a8:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 80021ac:	e896 000e 	ldmia.w	r6, {r1, r2, r3}
 80021b0:	4806      	ldr	r0, [pc, #24]	; (80021cc <StartTaskMotorJ1+0x8c>)
 80021b2:	f7fe ff13 	bl	8000fdc <AccelStepper_init>
	}
#endif
  /* Infinite loop */
  for(;;)
  {
	  osSemaphoreWait(binarySem_motorJ1Handle, osWaitForever);
 80021b6:	4b0b      	ldr	r3, [pc, #44]	; (80021e4 <StartTaskMotorJ1+0xa4>)
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80021be:	4618      	mov	r0, r3
 80021c0:	f008 fc84 	bl	800aacc <osSemaphoreWait>
	  	  run(&motor_j1_data);
 80021c4:	4801      	ldr	r0, [pc, #4]	; (80021cc <StartTaskMotorJ1+0x8c>)
 80021c6:	f7ff f945 	bl	8001454 <run>
	  osSemaphoreWait(binarySem_motorJ1Handle, osWaitForever);
 80021ca:	e7f4      	b.n	80021b6 <StartTaskMotorJ1+0x76>
 80021cc:	20008ad4 	.word	0x20008ad4
 80021d0:	40020400 	.word	0x40020400
 80021d4:	40000400 	.word	0x40000400
 80021d8:	200089aa 	.word	0x200089aa
 80021dc:	20008f44 	.word	0x20008f44
 80021e0:	0007a120 	.word	0x0007a120
 80021e4:	20008a6c 	.word	0x20008a6c

080021e8 <StartTaskMotorJ2>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTaskMotorJ2 */
__weak void StartTaskMotorJ2(void const * argument)
{
 80021e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80021ea:	b095      	sub	sp, #84	; 0x54
 80021ec:	af12      	add	r7, sp, #72	; 0x48
 80021ee:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTaskMotorJ2 */

		osDelay(2000);						// Wait for finish Init
 80021f0:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80021f4:	f008 fc23 	bl	800aa3e <osDelay>
		motor_j2_data.GPIO_PIN_Dir		= J2_DIR_Pin;
 80021f8:	4b1f      	ldr	r3, [pc, #124]	; (8002278 <StartTaskMotorJ2+0x90>)
 80021fa:	2240      	movs	r2, #64	; 0x40
 80021fc:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
		motor_j2_data.GPIO_PORT_Dir		= J2_DIR_GPIO_Port;
 8002200:	4b1d      	ldr	r3, [pc, #116]	; (8002278 <StartTaskMotorJ2+0x90>)
 8002202:	4a1e      	ldr	r2, [pc, #120]	; (800227c <StartTaskMotorJ2+0x94>)
 8002204:	63da      	str	r2, [r3, #60]	; 0x3c
		motor_j2_data.GPIO_PORT_Enable	= J2_EN_GPIO_Port;
 8002206:	4b1c      	ldr	r3, [pc, #112]	; (8002278 <StartTaskMotorJ2+0x90>)
 8002208:	4a1c      	ldr	r2, [pc, #112]	; (800227c <StartTaskMotorJ2+0x94>)
 800220a:	641a      	str	r2, [r3, #64]	; 0x40
		motor_j2_data.GPIO_PIN_Enable	= J2_EN_Pin;
 800220c:	4b1a      	ldr	r3, [pc, #104]	; (8002278 <StartTaskMotorJ2+0x90>)
 800220e:	2280      	movs	r2, #128	; 0x80
 8002210:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
		motor_j2_data.USER_TIMER		= TIM2;
 8002214:	4b18      	ldr	r3, [pc, #96]	; (8002278 <StartTaskMotorJ2+0x90>)
 8002216:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800221a:	649a      	str	r2, [r3, #72]	; 0x48
		motor_j2_data.TIM_CHANEL		= TIM_CHANNEL_1;
 800221c:	4b16      	ldr	r3, [pc, #88]	; (8002278 <StartTaskMotorJ2+0x90>)
 800221e:	2200      	movs	r2, #0
 8002220:	64da      	str	r2, [r3, #76]	; 0x4c
		motor_j2_data.isStop			= false;
 8002222:	4b15      	ldr	r3, [pc, #84]	; (8002278 <StartTaskMotorJ2+0x90>)
 8002224:	2200      	movs	r2, #0
 8002226:	f883 2037 	strb.w	r2, [r3, #55]	; 0x37
		AccelStepper_init(&motor_j2_data, htim2, data_AS5600_M2, J2_SPEED, J2_ACCEL_MAX);
 800222a:	4b15      	ldr	r3, [pc, #84]	; (8002280 <StartTaskMotorJ2+0x98>)
 800222c:	881b      	ldrh	r3, [r3, #0]
 800222e:	4e15      	ldr	r6, [pc, #84]	; (8002284 <StartTaskMotorJ2+0x9c>)
 8002230:	4a15      	ldr	r2, [pc, #84]	; (8002288 <StartTaskMotorJ2+0xa0>)
 8002232:	9211      	str	r2, [sp, #68]	; 0x44
 8002234:	f242 7210 	movw	r2, #10000	; 0x2710
 8002238:	9210      	str	r2, [sp, #64]	; 0x40
 800223a:	930f      	str	r3, [sp, #60]	; 0x3c
 800223c:	466d      	mov	r5, sp
 800223e:	f106 040c 	add.w	r4, r6, #12
 8002242:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002244:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002246:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002248:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800224a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800224c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800224e:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8002252:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 8002256:	e896 000e 	ldmia.w	r6, {r1, r2, r3}
 800225a:	4807      	ldr	r0, [pc, #28]	; (8002278 <StartTaskMotorJ2+0x90>)
 800225c:	f7fe febe 	bl	8000fdc <AccelStepper_init>
	}
#endif
  /* Infinite loop */
  for(;;)
  {
	  osSemaphoreWait(binarySem_motorJ2Handle, osWaitForever);
 8002260:	4b0a      	ldr	r3, [pc, #40]	; (800228c <StartTaskMotorJ2+0xa4>)
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002268:	4618      	mov	r0, r3
 800226a:	f008 fc2f 	bl	800aacc <osSemaphoreWait>
	  run(&motor_j2_data);
 800226e:	4802      	ldr	r0, [pc, #8]	; (8002278 <StartTaskMotorJ2+0x90>)
 8002270:	f7ff f8f0 	bl	8001454 <run>
	  osSemaphoreWait(binarySem_motorJ2Handle, osWaitForever);
 8002274:	e7f4      	b.n	8002260 <StartTaskMotorJ2+0x78>
 8002276:	bf00      	nop
 8002278:	20008a74 	.word	0x20008a74
 800227c:	40020000 	.word	0x40020000
 8002280:	200089a8 	.word	0x200089a8
 8002284:	20008f8c 	.word	0x20008f8c
 8002288:	00061a80 	.word	0x00061a80
 800228c:	20008ad0 	.word	0x20008ad0

08002290 <StartTaskMove>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTaskMove */
__weak void StartTaskMove(void const * argument)
{
 8002290:	b580      	push	{r7, lr}
 8002292:	b082      	sub	sp, #8
 8002294:	af00      	add	r7, sp, #0
 8002296:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTaskMove */
	osDelay(2500);
 8002298:	f640 10c4 	movw	r0, #2500	; 0x9c4
 800229c:	f008 fbcf 	bl	800aa3e <osDelay>
  /* Infinite loop */
	for (;;) {
		osSemaphoreWait(binarySem_masterCmdHandle, osWaitForever);
 80022a0:	4b19      	ldr	r3, [pc, #100]	; (8002308 <StartTaskMove+0x78>)
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80022a8:	4618      	mov	r0, r3
 80022aa:	f008 fc0f 	bl	800aacc <osSemaphoreWait>
		moveIsFinish = false;
 80022ae:	4b17      	ldr	r3, [pc, #92]	; (800230c <StartTaskMove+0x7c>)
 80022b0:	2200      	movs	r2, #0
 80022b2:	701a      	strb	r2, [r3, #0]
		if (data_rev_master[0] == CMD_I2C_MOVE_PIECE) {
 80022b4:	4b16      	ldr	r3, [pc, #88]	; (8002310 <StartTaskMove+0x80>)
 80022b6:	781b      	ldrb	r3, [r3, #0]
 80022b8:	2b01      	cmp	r3, #1
 80022ba:	d114      	bne.n	80022e6 <StartTaskMove+0x56>
#ifdef MDEBUG
			printf("I2C-MOVE-%d->%d OP:%d\r\n",data_rev_master[1],data_rev_master[2],data_rev_master[3]);
 80022bc:	4b14      	ldr	r3, [pc, #80]	; (8002310 <StartTaskMove+0x80>)
 80022be:	785b      	ldrb	r3, [r3, #1]
 80022c0:	4619      	mov	r1, r3
 80022c2:	4b13      	ldr	r3, [pc, #76]	; (8002310 <StartTaskMove+0x80>)
 80022c4:	789b      	ldrb	r3, [r3, #2]
 80022c6:	461a      	mov	r2, r3
 80022c8:	4b11      	ldr	r3, [pc, #68]	; (8002310 <StartTaskMove+0x80>)
 80022ca:	78db      	ldrb	r3, [r3, #3]
 80022cc:	4811      	ldr	r0, [pc, #68]	; (8002314 <StartTaskMove+0x84>)
 80022ce:	f00b fc61 	bl	800db94 <iprintf>
#endif
			movePiece(data_rev_master[1], data_rev_master[2],data_rev_master[3]);
 80022d2:	4b0f      	ldr	r3, [pc, #60]	; (8002310 <StartTaskMove+0x80>)
 80022d4:	785b      	ldrb	r3, [r3, #1]
 80022d6:	4a0e      	ldr	r2, [pc, #56]	; (8002310 <StartTaskMove+0x80>)
 80022d8:	7891      	ldrb	r1, [r2, #2]
 80022da:	4a0d      	ldr	r2, [pc, #52]	; (8002310 <StartTaskMove+0x80>)
 80022dc:	78d2      	ldrb	r2, [r2, #3]
 80022de:	4618      	mov	r0, r3
 80022e0:	f000 f8b0 	bl	8002444 <movePiece>
 80022e4:	e00b      	b.n	80022fe <StartTaskMove+0x6e>
		} else if (data_rev_master[0] == CMD_I2C_MOVE_HOME) {
 80022e6:	4b0a      	ldr	r3, [pc, #40]	; (8002310 <StartTaskMove+0x80>)
 80022e8:	781b      	ldrb	r3, [r3, #0]
 80022ea:	2b02      	cmp	r3, #2
 80022ec:	d107      	bne.n	80022fe <StartTaskMove+0x6e>
#ifdef MDEBUG
			printf("I2C-MOVEHOME\r\n");
 80022ee:	480a      	ldr	r0, [pc, #40]	; (8002318 <StartTaskMove+0x88>)
 80022f0:	f00b fcd6 	bl	800dca0 <puts>
#endif
			moveToHome();
 80022f4:	f000 f88a 	bl	800240c <moveToHome>
			moveIsFinish = true;
 80022f8:	4b04      	ldr	r3, [pc, #16]	; (800230c <StartTaskMove+0x7c>)
 80022fa:	2201      	movs	r2, #1
 80022fc:	701a      	strb	r2, [r3, #0]
		}
		osDelay(10);
 80022fe:	200a      	movs	r0, #10
 8002300:	f008 fb9d 	bl	800aa3e <osDelay>
		osSemaphoreWait(binarySem_masterCmdHandle, osWaitForever);
 8002304:	e7cc      	b.n	80022a0 <StartTaskMove+0x10>
 8002306:	bf00      	nop
 8002308:	20008b28 	.word	0x20008b28
 800230c:	2000009c 	.word	0x2000009c
 8002310:	20008a64 	.word	0x20008a64
 8002314:	0800f008 	.word	0x0800f008
 8002318:	0800f020 	.word	0x0800f020

0800231c <moveToSquare>:
}

/* Private application code --------------------------------------------------*/
/* USER CODE BEGIN Application */
void moveToSquare(uint8_t point,bool continues)
{
 800231c:	b580      	push	{r7, lr}
 800231e:	b084      	sub	sp, #16
 8002320:	af00      	add	r7, sp, #0
 8002322:	4603      	mov	r3, r0
 8002324:	460a      	mov	r2, r1
 8002326:	71fb      	strb	r3, [r7, #7]
 8002328:	4613      	mov	r3, r2
 800232a:	71bb      	strb	r3, [r7, #6]
	AS5600_Start_Update_High();
 800232c:	f7fe fe48 	bl	8000fc0 <AS5600_Start_Update_High>
	enableStepper(&motor_j1_data, ON);
 8002330:	2101      	movs	r1, #1
 8002332:	4833      	ldr	r0, [pc, #204]	; (8002400 <moveToSquare+0xe4>)
 8002334:	f7ff fa5e 	bl	80017f4 <enableStepper>
	enableStepper(&motor_j2_data, ON);
 8002338:	2101      	movs	r1, #1
 800233a:	4832      	ldr	r0, [pc, #200]	; (8002404 <moveToSquare+0xe8>)
 800233c:	f7ff fa5a 	bl	80017f4 <enableStepper>
	moveTo(&motor_j1_data,square[point].j1);
 8002340:	79fb      	ldrb	r3, [r7, #7]
 8002342:	4a31      	ldr	r2, [pc, #196]	; (8002408 <moveToSquare+0xec>)
 8002344:	f832 3023 	ldrh.w	r3, [r2, r3, lsl #2]
 8002348:	4619      	mov	r1, r3
 800234a:	482d      	ldr	r0, [pc, #180]	; (8002400 <moveToSquare+0xe4>)
 800234c:	f7ff fa3a 	bl	80017c4 <moveTo>
	run(&motor_j1_data);
 8002350:	482b      	ldr	r0, [pc, #172]	; (8002400 <moveToSquare+0xe4>)
 8002352:	f7ff f87f 	bl	8001454 <run>
	moveTo(&motor_j2_data,square[point].j2);
 8002356:	79fb      	ldrb	r3, [r7, #7]
 8002358:	4a2b      	ldr	r2, [pc, #172]	; (8002408 <moveToSquare+0xec>)
 800235a:	009b      	lsls	r3, r3, #2
 800235c:	4413      	add	r3, r2
 800235e:	885b      	ldrh	r3, [r3, #2]
 8002360:	4619      	mov	r1, r3
 8002362:	4828      	ldr	r0, [pc, #160]	; (8002404 <moveToSquare+0xe8>)
 8002364:	f7ff fa2e 	bl	80017c4 <moveTo>
	run(&motor_j2_data);
 8002368:	4826      	ldr	r0, [pc, #152]	; (8002404 <moveToSquare+0xe8>)
 800236a:	f7ff f873 	bl	8001454 <run>
	uint16_t check_time_out=0;
 800236e:	2300      	movs	r3, #0
 8002370:	81fb      	strh	r3, [r7, #14]
	while( isRunning(&motor_j1_data) || isRunning(&motor_j2_data) ){	// Waiting for move finish
 8002372:	e01a      	b.n	80023aa <moveToSquare+0x8e>
		if( labs(distanceToGo(&motor_j1_data)) < 2  &&  labs(distanceToGo(&motor_j2_data)) < 2 ){		// neu dung sai la nho thi thoat trong khoang 500ms
 8002374:	4822      	ldr	r0, [pc, #136]	; (8002400 <moveToSquare+0xe4>)
 8002376:	f7ff f85d 	bl	8001434 <distanceToGo>
 800237a:	4603      	mov	r3, r0
 800237c:	2b00      	cmp	r3, #0
 800237e:	bfb8      	it	lt
 8002380:	425b      	neglt	r3, r3
 8002382:	2b01      	cmp	r3, #1
 8002384:	dc0e      	bgt.n	80023a4 <moveToSquare+0x88>
 8002386:	481f      	ldr	r0, [pc, #124]	; (8002404 <moveToSquare+0xe8>)
 8002388:	f7ff f854 	bl	8001434 <distanceToGo>
 800238c:	4603      	mov	r3, r0
 800238e:	2b00      	cmp	r3, #0
 8002390:	bfb8      	it	lt
 8002392:	425b      	neglt	r3, r3
 8002394:	2b01      	cmp	r3, #1
 8002396:	dc05      	bgt.n	80023a4 <moveToSquare+0x88>
			check_time_out++;
 8002398:	89fb      	ldrh	r3, [r7, #14]
 800239a:	3301      	adds	r3, #1
 800239c:	81fb      	strh	r3, [r7, #14]
			if(check_time_out > 100) break;
 800239e:	89fb      	ldrh	r3, [r7, #14]
 80023a0:	2b64      	cmp	r3, #100	; 0x64
 80023a2:	d80f      	bhi.n	80023c4 <moveToSquare+0xa8>
		}
		osDelay(10);
 80023a4:	200a      	movs	r0, #10
 80023a6:	f008 fb4a 	bl	800aa3e <osDelay>
	while( isRunning(&motor_j1_data) || isRunning(&motor_j2_data) ){	// Waiting for move finish
 80023aa:	4815      	ldr	r0, [pc, #84]	; (8002400 <moveToSquare+0xe4>)
 80023ac:	f7ff f9ee 	bl	800178c <isRunning>
 80023b0:	4603      	mov	r3, r0
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d1de      	bne.n	8002374 <moveToSquare+0x58>
 80023b6:	4813      	ldr	r0, [pc, #76]	; (8002404 <moveToSquare+0xe8>)
 80023b8:	f7ff f9e8 	bl	800178c <isRunning>
 80023bc:	4603      	mov	r3, r0
 80023be:	2b00      	cmp	r3, #0
 80023c0:	d1d8      	bne.n	8002374 <moveToSquare+0x58>
 80023c2:	e000      	b.n	80023c6 <moveToSquare+0xaa>
			if(check_time_out > 100) break;
 80023c4:	bf00      	nop
	}
	motor_j1_data.isStop = true;
 80023c6:	4b0e      	ldr	r3, [pc, #56]	; (8002400 <moveToSquare+0xe4>)
 80023c8:	2201      	movs	r2, #1
 80023ca:	f883 2037 	strb.w	r2, [r3, #55]	; 0x37
	motor_j2_data.isStop = true;
 80023ce:	4b0d      	ldr	r3, [pc, #52]	; (8002404 <moveToSquare+0xe8>)
 80023d0:	2201      	movs	r2, #1
 80023d2:	f883 2037 	strb.w	r2, [r3, #55]	; 0x37

	if(continues==false)
 80023d6:	79bb      	ldrb	r3, [r7, #6]
 80023d8:	f083 0301 	eor.w	r3, r3, #1
 80023dc:	b2db      	uxtb	r3, r3
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d009      	beq.n	80023f6 <moveToSquare+0xda>
	{
		enableStepper(&motor_j1_data, OFF);
 80023e2:	2100      	movs	r1, #0
 80023e4:	4806      	ldr	r0, [pc, #24]	; (8002400 <moveToSquare+0xe4>)
 80023e6:	f7ff fa05 	bl	80017f4 <enableStepper>
		enableStepper(&motor_j2_data, OFF);
 80023ea:	2100      	movs	r1, #0
 80023ec:	4805      	ldr	r0, [pc, #20]	; (8002404 <moveToSquare+0xe8>)
 80023ee:	f7ff fa01 	bl	80017f4 <enableStepper>
		AS5600_Start_Update_Low();
 80023f2:	f7fe fdd7 	bl	8000fa4 <AS5600_Start_Update_Low>
	}
}
 80023f6:	bf00      	nop
 80023f8:	3710      	adds	r7, #16
 80023fa:	46bd      	mov	sp, r7
 80023fc:	bd80      	pop	{r7, pc}
 80023fe:	bf00      	nop
 8002400:	20008ad4 	.word	0x20008ad4
 8002404:	20008a74 	.word	0x20008a74
 8002408:	0800f058 	.word	0x0800f058

0800240c <moveToHome>:

void moveToHome()
{
 800240c:	b580      	push	{r7, lr}
 800240e:	af00      	add	r7, sp, #0
	moveToSquare(79, false);
 8002410:	2100      	movs	r1, #0
 8002412:	204f      	movs	r0, #79	; 0x4f
 8002414:	f7ff ff82 	bl	800231c <moveToSquare>
}
 8002418:	bf00      	nop
 800241a:	bd80      	pop	{r7, pc}

0800241c <moveToKill>:
void moveToKill()
{
 800241c:	b580      	push	{r7, lr}
 800241e:	af00      	add	r7, sp, #0
	moveToSquare(square_kill_number + 64, true);
 8002420:	4b07      	ldr	r3, [pc, #28]	; (8002440 <moveToKill+0x24>)
 8002422:	781b      	ldrb	r3, [r3, #0]
 8002424:	3340      	adds	r3, #64	; 0x40
 8002426:	b2db      	uxtb	r3, r3
 8002428:	2101      	movs	r1, #1
 800242a:	4618      	mov	r0, r3
 800242c:	f7ff ff76 	bl	800231c <moveToSquare>
	square_kill_number++;
 8002430:	4b03      	ldr	r3, [pc, #12]	; (8002440 <moveToKill+0x24>)
 8002432:	781b      	ldrb	r3, [r3, #0]
 8002434:	3301      	adds	r3, #1
 8002436:	b2da      	uxtb	r2, r3
 8002438:	4b01      	ldr	r3, [pc, #4]	; (8002440 <moveToKill+0x24>)
 800243a:	701a      	strb	r2, [r3, #0]
}
 800243c:	bf00      	nop
 800243e:	bd80      	pop	{r7, pc}
 8002440:	20000096 	.word	0x20000096

08002444 <movePiece>:
void movePiece(uint8_t qFrom,uint8_t qTo,uint8_t option)
{
 8002444:	b580      	push	{r7, lr}
 8002446:	b082      	sub	sp, #8
 8002448:	af00      	add	r7, sp, #0
 800244a:	4603      	mov	r3, r0
 800244c:	71fb      	strb	r3, [r7, #7]
 800244e:	460b      	mov	r3, r1
 8002450:	71bb      	strb	r3, [r7, #6]
 8002452:	4613      	mov	r3, r2
 8002454:	717b      	strb	r3, [r7, #5]
	if(option == CMD_I2C_MOVE_KILL)										// Neu la nuoc di an quan thi gap piece ra khoi ban co
 8002456:	797b      	ldrb	r3, [r7, #5]
 8002458:	2b02      	cmp	r3, #2
 800245a:	d10b      	bne.n	8002474 <movePiece+0x30>
	{
		moveToSquare(qTo, true);		// move to piece kill
 800245c:	79bb      	ldrb	r3, [r7, #6]
 800245e:	2101      	movs	r1, #1
 8002460:	4618      	mov	r0, r3
 8002462:	f7ff ff5b 	bl	800231c <moveToSquare>
		pickupPiece();					// pickup
 8002466:	f000 fdb3 	bl	8002fd0 <pickupPiece>
		moveToKill();		// move to square die
 800246a:	f7ff ffd7 	bl	800241c <moveToKill>
		dropPiece();					// drop
 800246e:	f000 fdc7 	bl	8003000 <dropPiece>
 8002472:	e05c      	b.n	800252e <movePiece+0xea>
	}else if(option == CMD_I2C_MOVE_CASLLING_KING)
 8002474:	797b      	ldrb	r3, [r7, #5]
 8002476:	2b04      	cmp	r3, #4
 8002478:	d11a      	bne.n	80024b0 <movePiece+0x6c>
	{
		moveToSquare(4, true);
 800247a:	2101      	movs	r1, #1
 800247c:	2004      	movs	r0, #4
 800247e:	f7ff ff4d 	bl	800231c <moveToSquare>
		pickupPiece();
 8002482:	f000 fda5 	bl	8002fd0 <pickupPiece>
		moveToSquare(6, true);
 8002486:	2101      	movs	r1, #1
 8002488:	2006      	movs	r0, #6
 800248a:	f7ff ff47 	bl	800231c <moveToSquare>
		dropPiece();
 800248e:	f000 fdb7 	bl	8003000 <dropPiece>
		moveToSquare(7, true);
 8002492:	2101      	movs	r1, #1
 8002494:	2007      	movs	r0, #7
 8002496:	f7ff ff41 	bl	800231c <moveToSquare>
		pickupPiece();
 800249a:	f000 fd99 	bl	8002fd0 <pickupPiece>
		moveToSquare(5, true);
 800249e:	2101      	movs	r1, #1
 80024a0:	2005      	movs	r0, #5
 80024a2:	f7ff ff3b 	bl	800231c <moveToSquare>
		dropPiece();
 80024a6:	f000 fdab 	bl	8003000 <dropPiece>
		moveToHome();
 80024aa:	f7ff ffaf 	bl	800240c <moveToHome>
		return;
 80024ae:	e04e      	b.n	800254e <movePiece+0x10a>
	}else if(option == CMD_I2C_MOVE_CASLLINGG_QUEEN)
 80024b0:	797b      	ldrb	r3, [r7, #5]
 80024b2:	2b03      	cmp	r3, #3
 80024b4:	d11a      	bne.n	80024ec <movePiece+0xa8>
	{
		moveToSquare(4, true);
 80024b6:	2101      	movs	r1, #1
 80024b8:	2004      	movs	r0, #4
 80024ba:	f7ff ff2f 	bl	800231c <moveToSquare>
		pickupPiece();
 80024be:	f000 fd87 	bl	8002fd0 <pickupPiece>
		moveToSquare(2, true);
 80024c2:	2101      	movs	r1, #1
 80024c4:	2002      	movs	r0, #2
 80024c6:	f7ff ff29 	bl	800231c <moveToSquare>
		dropPiece();
 80024ca:	f000 fd99 	bl	8003000 <dropPiece>
		moveToSquare(0, true);
 80024ce:	2101      	movs	r1, #1
 80024d0:	2000      	movs	r0, #0
 80024d2:	f7ff ff23 	bl	800231c <moveToSquare>
		pickupPiece();
 80024d6:	f000 fd7b 	bl	8002fd0 <pickupPiece>
		moveToSquare(3, true);
 80024da:	2101      	movs	r1, #1
 80024dc:	2003      	movs	r0, #3
 80024de:	f7ff ff1d 	bl	800231c <moveToSquare>
		dropPiece();
 80024e2:	f000 fd8d 	bl	8003000 <dropPiece>
		moveToHome();
 80024e6:	f7ff ff91 	bl	800240c <moveToHome>
		return;
 80024ea:	e030      	b.n	800254e <movePiece+0x10a>
	}else if(option == CMD_I2C_MOVE_PASSANT){
 80024ec:	797b      	ldrb	r3, [r7, #5]
 80024ee:	2b05      	cmp	r3, #5
 80024f0:	d11d      	bne.n	800252e <movePiece+0xea>
		moveToSquare(qTo-8, true);
 80024f2:	79bb      	ldrb	r3, [r7, #6]
 80024f4:	3b08      	subs	r3, #8
 80024f6:	b2db      	uxtb	r3, r3
 80024f8:	2101      	movs	r1, #1
 80024fa:	4618      	mov	r0, r3
 80024fc:	f7ff ff0e 	bl	800231c <moveToSquare>
		pickupPiece();
 8002500:	f000 fd66 	bl	8002fd0 <pickupPiece>
		moveToKill();
 8002504:	f7ff ff8a 	bl	800241c <moveToKill>
		dropPiece();
 8002508:	f000 fd7a 	bl	8003000 <dropPiece>
		moveToSquare(qFrom, true);
 800250c:	79fb      	ldrb	r3, [r7, #7]
 800250e:	2101      	movs	r1, #1
 8002510:	4618      	mov	r0, r3
 8002512:	f7ff ff03 	bl	800231c <moveToSquare>
		pickupPiece();
 8002516:	f000 fd5b 	bl	8002fd0 <pickupPiece>
		moveToSquare(qTo, true);
 800251a:	79bb      	ldrb	r3, [r7, #6]
 800251c:	2101      	movs	r1, #1
 800251e:	4618      	mov	r0, r3
 8002520:	f7ff fefc 	bl	800231c <moveToSquare>
		dropPiece();
 8002524:	f000 fd6c 	bl	8003000 <dropPiece>
		moveToHome();
 8002528:	f7ff ff70 	bl	800240c <moveToHome>
		return;
 800252c:	e00f      	b.n	800254e <movePiece+0x10a>
	}
	moveToSquare(qFrom, true);
 800252e:	79fb      	ldrb	r3, [r7, #7]
 8002530:	2101      	movs	r1, #1
 8002532:	4618      	mov	r0, r3
 8002534:	f7ff fef2 	bl	800231c <moveToSquare>
	pickupPiece();
 8002538:	f000 fd4a 	bl	8002fd0 <pickupPiece>
	moveToSquare(qTo, true);
 800253c:	79bb      	ldrb	r3, [r7, #6]
 800253e:	2101      	movs	r1, #1
 8002540:	4618      	mov	r0, r3
 8002542:	f7ff feeb 	bl	800231c <moveToSquare>
	dropPiece();
 8002546:	f000 fd5b 	bl	8003000 <dropPiece>
	moveToHome();
 800254a:	f7ff ff5f 	bl	800240c <moveToHome>
}
 800254e:	3708      	adds	r7, #8
 8002550:	46bd      	mov	sp, r7
 8002552:	bd80      	pop	{r7, pc}

08002554 <updateInfo>:

void updateInfo(){
 8002554:	b580      	push	{r7, lr}
 8002556:	b082      	sub	sp, #8
 8002558:	af00      	add	r7, sp, #0
	  int bat_volt	= batteryGet();
 800255a:	f7ff fa87 	bl	8001a6c <batteryGet>
 800255e:	4603      	mov	r3, r0
 8002560:	603b      	str	r3, [r7, #0]
	  uint8_t status=0;
 8002562:	2300      	movs	r3, #0
 8002564:	71fb      	strb	r3, [r7, #7]
	  data_trans_master[0] = (uint8_t)(data_AS5600_M1 & 0xFF);
 8002566:	4b34      	ldr	r3, [pc, #208]	; (8002638 <updateInfo+0xe4>)
 8002568:	881b      	ldrh	r3, [r3, #0]
 800256a:	b2da      	uxtb	r2, r3
 800256c:	4b33      	ldr	r3, [pc, #204]	; (800263c <updateInfo+0xe8>)
 800256e:	701a      	strb	r2, [r3, #0]
	  data_trans_master[1] = (uint8_t)((data_AS5600_M1>>8) & 0xFF);
 8002570:	4b31      	ldr	r3, [pc, #196]	; (8002638 <updateInfo+0xe4>)
 8002572:	881b      	ldrh	r3, [r3, #0]
 8002574:	0a1b      	lsrs	r3, r3, #8
 8002576:	b29b      	uxth	r3, r3
 8002578:	b2da      	uxtb	r2, r3
 800257a:	4b30      	ldr	r3, [pc, #192]	; (800263c <updateInfo+0xe8>)
 800257c:	705a      	strb	r2, [r3, #1]
	  data_trans_master[2] = (uint8_t)(data_AS5600_M2 & 0xFF);
 800257e:	4b30      	ldr	r3, [pc, #192]	; (8002640 <updateInfo+0xec>)
 8002580:	881b      	ldrh	r3, [r3, #0]
 8002582:	b2da      	uxtb	r2, r3
 8002584:	4b2d      	ldr	r3, [pc, #180]	; (800263c <updateInfo+0xe8>)
 8002586:	709a      	strb	r2, [r3, #2]
	  data_trans_master[3] = (uint8_t)((data_AS5600_M2>>8) & 0xFF);
 8002588:	4b2d      	ldr	r3, [pc, #180]	; (8002640 <updateInfo+0xec>)
 800258a:	881b      	ldrh	r3, [r3, #0]
 800258c:	0a1b      	lsrs	r3, r3, #8
 800258e:	b29b      	uxth	r3, r3
 8002590:	b2da      	uxtb	r2, r3
 8002592:	4b2a      	ldr	r3, [pc, #168]	; (800263c <updateInfo+0xe8>)
 8002594:	70da      	strb	r2, [r3, #3]
	  data_trans_master[4] = (uint8_t)(bat_volt & 0xFF);
 8002596:	683b      	ldr	r3, [r7, #0]
 8002598:	b2da      	uxtb	r2, r3
 800259a:	4b28      	ldr	r3, [pc, #160]	; (800263c <updateInfo+0xe8>)
 800259c:	711a      	strb	r2, [r3, #4]
	  data_trans_master[5] = (uint8_t)((bat_volt>>8) & 0xFF);
 800259e:	683b      	ldr	r3, [r7, #0]
 80025a0:	121b      	asrs	r3, r3, #8
 80025a2:	b2da      	uxtb	r2, r3
 80025a4:	4b25      	ldr	r3, [pc, #148]	; (800263c <updateInfo+0xe8>)
 80025a6:	715a      	strb	r2, [r3, #5]
	  if(HAL_SENSOR_UP_GET) status|=(1<<0); else status &=~(1<<0);																// Hal_sensor_up
 80025a8:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80025ac:	4825      	ldr	r0, [pc, #148]	; (8002644 <updateInfo+0xf0>)
 80025ae:	f002 fe9d 	bl	80052ec <HAL_GPIO_ReadPin>
 80025b2:	4603      	mov	r3, r0
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	d004      	beq.n	80025c2 <updateInfo+0x6e>
 80025b8:	79fb      	ldrb	r3, [r7, #7]
 80025ba:	f043 0301 	orr.w	r3, r3, #1
 80025be:	71fb      	strb	r3, [r7, #7]
 80025c0:	e003      	b.n	80025ca <updateInfo+0x76>
 80025c2:	79fb      	ldrb	r3, [r7, #7]
 80025c4:	f023 0301 	bic.w	r3, r3, #1
 80025c8:	71fb      	strb	r3, [r7, #7]
	  if(HAL_SENSOR_DOWN_GET) status |= (1<<1); else status &=~(1<<1);															// Hal_sensor_down
 80025ca:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80025ce:	481d      	ldr	r0, [pc, #116]	; (8002644 <updateInfo+0xf0>)
 80025d0:	f002 fe8c 	bl	80052ec <HAL_GPIO_ReadPin>
 80025d4:	4603      	mov	r3, r0
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	d004      	beq.n	80025e4 <updateInfo+0x90>
 80025da:	79fb      	ldrb	r3, [r7, #7]
 80025dc:	f043 0302 	orr.w	r3, r3, #2
 80025e0:	71fb      	strb	r3, [r7, #7]
 80025e2:	e003      	b.n	80025ec <updateInfo+0x98>
 80025e4:	79fb      	ldrb	r3, [r7, #7]
 80025e6:	f023 0302 	bic.w	r3, r3, #2
 80025ea:	71fb      	strb	r3, [r7, #7]
	  if(HAL_GPIO_ReadPin(BATTERY_CHANGER_GPIO_Port, BATTERY_CHANGER_Pin)==GPIO_PIN_RESET) status |=(1<<2); else status &=~(1<<2);  	// Battery Chnager
 80025ec:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80025f0:	4815      	ldr	r0, [pc, #84]	; (8002648 <updateInfo+0xf4>)
 80025f2:	f002 fe7b 	bl	80052ec <HAL_GPIO_ReadPin>
 80025f6:	4603      	mov	r3, r0
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	d104      	bne.n	8002606 <updateInfo+0xb2>
 80025fc:	79fb      	ldrb	r3, [r7, #7]
 80025fe:	f043 0304 	orr.w	r3, r3, #4
 8002602:	71fb      	strb	r3, [r7, #7]
 8002604:	e003      	b.n	800260e <updateInfo+0xba>
 8002606:	79fb      	ldrb	r3, [r7, #7]
 8002608:	f023 0304 	bic.w	r3, r3, #4
 800260c:	71fb      	strb	r3, [r7, #7]
	  if(moveIsFinish == true) status |=(1<<3); else status &=~(1<<3);
 800260e:	4b0f      	ldr	r3, [pc, #60]	; (800264c <updateInfo+0xf8>)
 8002610:	781b      	ldrb	r3, [r3, #0]
 8002612:	2b00      	cmp	r3, #0
 8002614:	d004      	beq.n	8002620 <updateInfo+0xcc>
 8002616:	79fb      	ldrb	r3, [r7, #7]
 8002618:	f043 0308 	orr.w	r3, r3, #8
 800261c:	71fb      	strb	r3, [r7, #7]
 800261e:	e003      	b.n	8002628 <updateInfo+0xd4>
 8002620:	79fb      	ldrb	r3, [r7, #7]
 8002622:	f023 0308 	bic.w	r3, r3, #8
 8002626:	71fb      	strb	r3, [r7, #7]
	  data_trans_master[6] = status;
 8002628:	4a04      	ldr	r2, [pc, #16]	; (800263c <updateInfo+0xe8>)
 800262a:	79fb      	ldrb	r3, [r7, #7]
 800262c:	7193      	strb	r3, [r2, #6]
}
 800262e:	bf00      	nop
 8002630:	3708      	adds	r7, #8
 8002632:	46bd      	mov	sp, r7
 8002634:	bd80      	pop	{r7, pc}
 8002636:	bf00      	nop
 8002638:	200089aa 	.word	0x200089aa
 800263c:	20008ac8 	.word	0x20008ac8
 8002640:	200089a8 	.word	0x200089a8
 8002644:	40020800 	.word	0x40020800
 8002648:	40020400 	.word	0x40020400
 800264c:	2000009c 	.word	0x2000009c

08002650 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8002650:	b580      	push	{r7, lr}
 8002652:	b08a      	sub	sp, #40	; 0x28
 8002654:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002656:	f107 0314 	add.w	r3, r7, #20
 800265a:	2200      	movs	r2, #0
 800265c:	601a      	str	r2, [r3, #0]
 800265e:	605a      	str	r2, [r3, #4]
 8002660:	609a      	str	r2, [r3, #8]
 8002662:	60da      	str	r2, [r3, #12]
 8002664:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002666:	2300      	movs	r3, #0
 8002668:	613b      	str	r3, [r7, #16]
 800266a:	4b45      	ldr	r3, [pc, #276]	; (8002780 <MX_GPIO_Init+0x130>)
 800266c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800266e:	4a44      	ldr	r2, [pc, #272]	; (8002780 <MX_GPIO_Init+0x130>)
 8002670:	f043 0304 	orr.w	r3, r3, #4
 8002674:	6313      	str	r3, [r2, #48]	; 0x30
 8002676:	4b42      	ldr	r3, [pc, #264]	; (8002780 <MX_GPIO_Init+0x130>)
 8002678:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800267a:	f003 0304 	and.w	r3, r3, #4
 800267e:	613b      	str	r3, [r7, #16]
 8002680:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002682:	2300      	movs	r3, #0
 8002684:	60fb      	str	r3, [r7, #12]
 8002686:	4b3e      	ldr	r3, [pc, #248]	; (8002780 <MX_GPIO_Init+0x130>)
 8002688:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800268a:	4a3d      	ldr	r2, [pc, #244]	; (8002780 <MX_GPIO_Init+0x130>)
 800268c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002690:	6313      	str	r3, [r2, #48]	; 0x30
 8002692:	4b3b      	ldr	r3, [pc, #236]	; (8002780 <MX_GPIO_Init+0x130>)
 8002694:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002696:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800269a:	60fb      	str	r3, [r7, #12]
 800269c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800269e:	2300      	movs	r3, #0
 80026a0:	60bb      	str	r3, [r7, #8]
 80026a2:	4b37      	ldr	r3, [pc, #220]	; (8002780 <MX_GPIO_Init+0x130>)
 80026a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026a6:	4a36      	ldr	r2, [pc, #216]	; (8002780 <MX_GPIO_Init+0x130>)
 80026a8:	f043 0301 	orr.w	r3, r3, #1
 80026ac:	6313      	str	r3, [r2, #48]	; 0x30
 80026ae:	4b34      	ldr	r3, [pc, #208]	; (8002780 <MX_GPIO_Init+0x130>)
 80026b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026b2:	f003 0301 	and.w	r3, r3, #1
 80026b6:	60bb      	str	r3, [r7, #8]
 80026b8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80026ba:	2300      	movs	r3, #0
 80026bc:	607b      	str	r3, [r7, #4]
 80026be:	4b30      	ldr	r3, [pc, #192]	; (8002780 <MX_GPIO_Init+0x130>)
 80026c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026c2:	4a2f      	ldr	r2, [pc, #188]	; (8002780 <MX_GPIO_Init+0x130>)
 80026c4:	f043 0302 	orr.w	r3, r3, #2
 80026c8:	6313      	str	r3, [r2, #48]	; 0x30
 80026ca:	4b2d      	ldr	r3, [pc, #180]	; (8002780 <MX_GPIO_Init+0x130>)
 80026cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026ce:	f003 0302 	and.w	r3, r3, #2
 80026d2:	607b      	str	r3, [r7, #4]
 80026d4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, J3_A_Pin|J3_B_Pin|J2_DIR_Pin|J2_EN_Pin
 80026d6:	2200      	movs	r2, #0
 80026d8:	f248 01c3 	movw	r1, #32963	; 0x80c3
 80026dc:	4829      	ldr	r0, [pc, #164]	; (8002784 <MX_GPIO_Init+0x134>)
 80026de:	f002 fe1d 	bl	800531c <HAL_GPIO_WritePin>
                          |LED_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, J1_DIR_Pin|J1_EN_Pin|OUT_GND_Pin, GPIO_PIN_RESET);
 80026e2:	2200      	movs	r2, #0
 80026e4:	f248 0106 	movw	r1, #32774	; 0x8006
 80026e8:	4827      	ldr	r0, [pc, #156]	; (8002788 <MX_GPIO_Init+0x138>)
 80026ea:	f002 fe17 	bl	800531c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BTN1_Pin;
 80026ee:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80026f2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80026f4:	2300      	movs	r3, #0
 80026f6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80026f8:	2301      	movs	r3, #1
 80026fa:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BTN1_GPIO_Port, &GPIO_InitStruct);
 80026fc:	f107 0314 	add.w	r3, r7, #20
 8002700:	4619      	mov	r1, r3
 8002702:	4822      	ldr	r0, [pc, #136]	; (800278c <MX_GPIO_Init+0x13c>)
 8002704:	f002 fc6e 	bl	8004fe4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = HAL_SENSOR_B_Pin|HAL_SENSOR_A_Pin;
 8002708:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 800270c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800270e:	2300      	movs	r3, #0
 8002710:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002712:	2300      	movs	r3, #0
 8002714:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002716:	f107 0314 	add.w	r3, r7, #20
 800271a:	4619      	mov	r1, r3
 800271c:	481b      	ldr	r0, [pc, #108]	; (800278c <MX_GPIO_Init+0x13c>)
 800271e:	f002 fc61 	bl	8004fe4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin
                           PAPin */
  GPIO_InitStruct.Pin = J3_A_Pin|J3_B_Pin|J2_DIR_Pin|J2_EN_Pin
 8002722:	f248 03c3 	movw	r3, #32963	; 0x80c3
 8002726:	617b      	str	r3, [r7, #20]
                          |LED_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002728:	2301      	movs	r3, #1
 800272a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800272c:	2300      	movs	r3, #0
 800272e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002730:	2300      	movs	r3, #0
 8002732:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002734:	f107 0314 	add.w	r3, r7, #20
 8002738:	4619      	mov	r1, r3
 800273a:	4812      	ldr	r0, [pc, #72]	; (8002784 <MX_GPIO_Init+0x134>)
 800273c:	f002 fc52 	bl	8004fe4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = J1_DIR_Pin|J1_EN_Pin|OUT_GND_Pin;
 8002740:	f248 0306 	movw	r3, #32774	; 0x8006
 8002744:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002746:	2301      	movs	r3, #1
 8002748:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800274a:	2300      	movs	r3, #0
 800274c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800274e:	2300      	movs	r3, #0
 8002750:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002752:	f107 0314 	add.w	r3, r7, #20
 8002756:	4619      	mov	r1, r3
 8002758:	480b      	ldr	r0, [pc, #44]	; (8002788 <MX_GPIO_Init+0x138>)
 800275a:	f002 fc43 	bl	8004fe4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = BTN2_Pin|BATTERY_CHANGER_Pin;
 800275e:	f44f 43a0 	mov.w	r3, #20480	; 0x5000
 8002762:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002764:	2300      	movs	r3, #0
 8002766:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002768:	2301      	movs	r3, #1
 800276a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800276c:	f107 0314 	add.w	r3, r7, #20
 8002770:	4619      	mov	r1, r3
 8002772:	4805      	ldr	r0, [pc, #20]	; (8002788 <MX_GPIO_Init+0x138>)
 8002774:	f002 fc36 	bl	8004fe4 <HAL_GPIO_Init>

}
 8002778:	bf00      	nop
 800277a:	3728      	adds	r7, #40	; 0x28
 800277c:	46bd      	mov	sp, r7
 800277e:	bd80      	pop	{r7, pc}
 8002780:	40023800 	.word	0x40023800
 8002784:	40020000 	.word	0x40020000
 8002788:	40020400 	.word	0x40020400
 800278c:	40020800 	.word	0x40020800

08002790 <MX_I2C1_Init>:
DMA_HandleTypeDef hdma_i2c2_tx;
DMA_HandleTypeDef hdma_i2c3_rx;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8002790:	b580      	push	{r7, lr}
 8002792:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002794:	4b12      	ldr	r3, [pc, #72]	; (80027e0 <MX_I2C1_Init+0x50>)
 8002796:	4a13      	ldr	r2, [pc, #76]	; (80027e4 <MX_I2C1_Init+0x54>)
 8002798:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800279a:	4b11      	ldr	r3, [pc, #68]	; (80027e0 <MX_I2C1_Init+0x50>)
 800279c:	4a12      	ldr	r2, [pc, #72]	; (80027e8 <MX_I2C1_Init+0x58>)
 800279e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80027a0:	4b0f      	ldr	r3, [pc, #60]	; (80027e0 <MX_I2C1_Init+0x50>)
 80027a2:	2200      	movs	r2, #0
 80027a4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80027a6:	4b0e      	ldr	r3, [pc, #56]	; (80027e0 <MX_I2C1_Init+0x50>)
 80027a8:	2200      	movs	r2, #0
 80027aa:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80027ac:	4b0c      	ldr	r3, [pc, #48]	; (80027e0 <MX_I2C1_Init+0x50>)
 80027ae:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80027b2:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80027b4:	4b0a      	ldr	r3, [pc, #40]	; (80027e0 <MX_I2C1_Init+0x50>)
 80027b6:	2200      	movs	r2, #0
 80027b8:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80027ba:	4b09      	ldr	r3, [pc, #36]	; (80027e0 <MX_I2C1_Init+0x50>)
 80027bc:	2200      	movs	r2, #0
 80027be:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80027c0:	4b07      	ldr	r3, [pc, #28]	; (80027e0 <MX_I2C1_Init+0x50>)
 80027c2:	2200      	movs	r2, #0
 80027c4:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80027c6:	4b06      	ldr	r3, [pc, #24]	; (80027e0 <MX_I2C1_Init+0x50>)
 80027c8:	2200      	movs	r2, #0
 80027ca:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80027cc:	4804      	ldr	r0, [pc, #16]	; (80027e0 <MX_I2C1_Init+0x50>)
 80027ce:	f002 fdd9 	bl	8005384 <HAL_I2C_Init>
 80027d2:	4603      	mov	r3, r0
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	d001      	beq.n	80027dc <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80027d8:	f000 fb66 	bl	8002ea8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80027dc:	bf00      	nop
 80027de:	bd80      	pop	{r7, pc}
 80027e0:	20008be8 	.word	0x20008be8
 80027e4:	40005400 	.word	0x40005400
 80027e8:	000186a0 	.word	0x000186a0

080027ec <MX_I2C2_Init>:
/* I2C2 init function */
void MX_I2C2_Init(void)
{
 80027ec:	b580      	push	{r7, lr}
 80027ee:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80027f0:	4b12      	ldr	r3, [pc, #72]	; (800283c <MX_I2C2_Init+0x50>)
 80027f2:	4a13      	ldr	r2, [pc, #76]	; (8002840 <MX_I2C2_Init+0x54>)
 80027f4:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 400000;
 80027f6:	4b11      	ldr	r3, [pc, #68]	; (800283c <MX_I2C2_Init+0x50>)
 80027f8:	4a12      	ldr	r2, [pc, #72]	; (8002844 <MX_I2C2_Init+0x58>)
 80027fa:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80027fc:	4b0f      	ldr	r3, [pc, #60]	; (800283c <MX_I2C2_Init+0x50>)
 80027fe:	2200      	movs	r2, #0
 8002800:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 32;
 8002802:	4b0e      	ldr	r3, [pc, #56]	; (800283c <MX_I2C2_Init+0x50>)
 8002804:	2220      	movs	r2, #32
 8002806:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002808:	4b0c      	ldr	r3, [pc, #48]	; (800283c <MX_I2C2_Init+0x50>)
 800280a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800280e:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002810:	4b0a      	ldr	r3, [pc, #40]	; (800283c <MX_I2C2_Init+0x50>)
 8002812:	2200      	movs	r2, #0
 8002814:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8002816:	4b09      	ldr	r3, [pc, #36]	; (800283c <MX_I2C2_Init+0x50>)
 8002818:	2200      	movs	r2, #0
 800281a:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800281c:	4b07      	ldr	r3, [pc, #28]	; (800283c <MX_I2C2_Init+0x50>)
 800281e:	2200      	movs	r2, #0
 8002820:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002822:	4b06      	ldr	r3, [pc, #24]	; (800283c <MX_I2C2_Init+0x50>)
 8002824:	2200      	movs	r2, #0
 8002826:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8002828:	4804      	ldr	r0, [pc, #16]	; (800283c <MX_I2C2_Init+0x50>)
 800282a:	f002 fdab 	bl	8005384 <HAL_I2C_Init>
 800282e:	4603      	mov	r3, r0
 8002830:	2b00      	cmp	r3, #0
 8002832:	d001      	beq.n	8002838 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8002834:	f000 fb38 	bl	8002ea8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8002838:	bf00      	nop
 800283a:	bd80      	pop	{r7, pc}
 800283c:	20008c3c 	.word	0x20008c3c
 8002840:	40005800 	.word	0x40005800
 8002844:	00061a80 	.word	0x00061a80

08002848 <MX_I2C3_Init>:
/* I2C3 init function */
void MX_I2C3_Init(void)
{
 8002848:	b580      	push	{r7, lr}
 800284a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 800284c:	4b12      	ldr	r3, [pc, #72]	; (8002898 <MX_I2C3_Init+0x50>)
 800284e:	4a13      	ldr	r2, [pc, #76]	; (800289c <MX_I2C3_Init+0x54>)
 8002850:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 8002852:	4b11      	ldr	r3, [pc, #68]	; (8002898 <MX_I2C3_Init+0x50>)
 8002854:	4a12      	ldr	r2, [pc, #72]	; (80028a0 <MX_I2C3_Init+0x58>)
 8002856:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002858:	4b0f      	ldr	r3, [pc, #60]	; (8002898 <MX_I2C3_Init+0x50>)
 800285a:	2200      	movs	r2, #0
 800285c:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 800285e:	4b0e      	ldr	r3, [pc, #56]	; (8002898 <MX_I2C3_Init+0x50>)
 8002860:	2200      	movs	r2, #0
 8002862:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002864:	4b0c      	ldr	r3, [pc, #48]	; (8002898 <MX_I2C3_Init+0x50>)
 8002866:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800286a:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800286c:	4b0a      	ldr	r3, [pc, #40]	; (8002898 <MX_I2C3_Init+0x50>)
 800286e:	2200      	movs	r2, #0
 8002870:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 8002872:	4b09      	ldr	r3, [pc, #36]	; (8002898 <MX_I2C3_Init+0x50>)
 8002874:	2200      	movs	r2, #0
 8002876:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002878:	4b07      	ldr	r3, [pc, #28]	; (8002898 <MX_I2C3_Init+0x50>)
 800287a:	2200      	movs	r2, #0
 800287c:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800287e:	4b06      	ldr	r3, [pc, #24]	; (8002898 <MX_I2C3_Init+0x50>)
 8002880:	2200      	movs	r2, #0
 8002882:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8002884:	4804      	ldr	r0, [pc, #16]	; (8002898 <MX_I2C3_Init+0x50>)
 8002886:	f002 fd7d 	bl	8005384 <HAL_I2C_Init>
 800288a:	4603      	mov	r3, r0
 800288c:	2b00      	cmp	r3, #0
 800288e:	d001      	beq.n	8002894 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 8002890:	f000 fb0a 	bl	8002ea8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8002894:	bf00      	nop
 8002896:	bd80      	pop	{r7, pc}
 8002898:	20008b34 	.word	0x20008b34
 800289c:	40005c00 	.word	0x40005c00
 80028a0:	000186a0 	.word	0x000186a0

080028a4 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80028a4:	b580      	push	{r7, lr}
 80028a6:	b08e      	sub	sp, #56	; 0x38
 80028a8:	af00      	add	r7, sp, #0
 80028aa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80028ac:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80028b0:	2200      	movs	r2, #0
 80028b2:	601a      	str	r2, [r3, #0]
 80028b4:	605a      	str	r2, [r3, #4]
 80028b6:	609a      	str	r2, [r3, #8]
 80028b8:	60da      	str	r2, [r3, #12]
 80028ba:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	4a90      	ldr	r2, [pc, #576]	; (8002b04 <HAL_I2C_MspInit+0x260>)
 80028c2:	4293      	cmp	r3, r2
 80028c4:	d16b      	bne.n	800299e <HAL_I2C_MspInit+0xfa>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80028c6:	2300      	movs	r3, #0
 80028c8:	623b      	str	r3, [r7, #32]
 80028ca:	4b8f      	ldr	r3, [pc, #572]	; (8002b08 <HAL_I2C_MspInit+0x264>)
 80028cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028ce:	4a8e      	ldr	r2, [pc, #568]	; (8002b08 <HAL_I2C_MspInit+0x264>)
 80028d0:	f043 0302 	orr.w	r3, r3, #2
 80028d4:	6313      	str	r3, [r2, #48]	; 0x30
 80028d6:	4b8c      	ldr	r3, [pc, #560]	; (8002b08 <HAL_I2C_MspInit+0x264>)
 80028d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028da:	f003 0302 	and.w	r3, r3, #2
 80028de:	623b      	str	r3, [r7, #32]
 80028e0:	6a3b      	ldr	r3, [r7, #32]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = AS5600_1_SCL_Pin|AS5600_1_SDA_Pin;
 80028e2:	23c0      	movs	r3, #192	; 0xc0
 80028e4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80028e6:	2312      	movs	r3, #18
 80028e8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80028ea:	2301      	movs	r3, #1
 80028ec:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80028ee:	2303      	movs	r3, #3
 80028f0:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80028f2:	2304      	movs	r3, #4
 80028f4:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80028f6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80028fa:	4619      	mov	r1, r3
 80028fc:	4883      	ldr	r0, [pc, #524]	; (8002b0c <HAL_I2C_MspInit+0x268>)
 80028fe:	f002 fb71 	bl	8004fe4 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002902:	2300      	movs	r3, #0
 8002904:	61fb      	str	r3, [r7, #28]
 8002906:	4b80      	ldr	r3, [pc, #512]	; (8002b08 <HAL_I2C_MspInit+0x264>)
 8002908:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800290a:	4a7f      	ldr	r2, [pc, #508]	; (8002b08 <HAL_I2C_MspInit+0x264>)
 800290c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002910:	6413      	str	r3, [r2, #64]	; 0x40
 8002912:	4b7d      	ldr	r3, [pc, #500]	; (8002b08 <HAL_I2C_MspInit+0x264>)
 8002914:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002916:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800291a:	61fb      	str	r3, [r7, #28]
 800291c:	69fb      	ldr	r3, [r7, #28]

    /* I2C1 DMA Init */
    /* I2C1_RX Init */
    hdma_i2c1_rx.Instance = DMA1_Stream0;
 800291e:	4b7c      	ldr	r3, [pc, #496]	; (8002b10 <HAL_I2C_MspInit+0x26c>)
 8002920:	4a7c      	ldr	r2, [pc, #496]	; (8002b14 <HAL_I2C_MspInit+0x270>)
 8002922:	601a      	str	r2, [r3, #0]
    hdma_i2c1_rx.Init.Channel = DMA_CHANNEL_1;
 8002924:	4b7a      	ldr	r3, [pc, #488]	; (8002b10 <HAL_I2C_MspInit+0x26c>)
 8002926:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800292a:	605a      	str	r2, [r3, #4]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800292c:	4b78      	ldr	r3, [pc, #480]	; (8002b10 <HAL_I2C_MspInit+0x26c>)
 800292e:	2200      	movs	r2, #0
 8002930:	609a      	str	r2, [r3, #8]
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002932:	4b77      	ldr	r3, [pc, #476]	; (8002b10 <HAL_I2C_MspInit+0x26c>)
 8002934:	2200      	movs	r2, #0
 8002936:	60da      	str	r2, [r3, #12]
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002938:	4b75      	ldr	r3, [pc, #468]	; (8002b10 <HAL_I2C_MspInit+0x26c>)
 800293a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800293e:	611a      	str	r2, [r3, #16]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002940:	4b73      	ldr	r3, [pc, #460]	; (8002b10 <HAL_I2C_MspInit+0x26c>)
 8002942:	2200      	movs	r2, #0
 8002944:	615a      	str	r2, [r3, #20]
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002946:	4b72      	ldr	r3, [pc, #456]	; (8002b10 <HAL_I2C_MspInit+0x26c>)
 8002948:	2200      	movs	r2, #0
 800294a:	619a      	str	r2, [r3, #24]
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 800294c:	4b70      	ldr	r3, [pc, #448]	; (8002b10 <HAL_I2C_MspInit+0x26c>)
 800294e:	2200      	movs	r2, #0
 8002950:	61da      	str	r2, [r3, #28]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8002952:	4b6f      	ldr	r3, [pc, #444]	; (8002b10 <HAL_I2C_MspInit+0x26c>)
 8002954:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002958:	621a      	str	r2, [r3, #32]
    hdma_i2c1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800295a:	4b6d      	ldr	r3, [pc, #436]	; (8002b10 <HAL_I2C_MspInit+0x26c>)
 800295c:	2200      	movs	r2, #0
 800295e:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 8002960:	486b      	ldr	r0, [pc, #428]	; (8002b10 <HAL_I2C_MspInit+0x26c>)
 8002962:	f001 ff23 	bl	80047ac <HAL_DMA_Init>
 8002966:	4603      	mov	r3, r0
 8002968:	2b00      	cmp	r3, #0
 800296a:	d001      	beq.n	8002970 <HAL_I2C_MspInit+0xcc>
    {
      Error_Handler();
 800296c:	f000 fa9c 	bl	8002ea8 <Error_Handler>
    }

    __HAL_LINKDMA(i2cHandle,hdmarx,hdma_i2c1_rx);
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	4a67      	ldr	r2, [pc, #412]	; (8002b10 <HAL_I2C_MspInit+0x26c>)
 8002974:	639a      	str	r2, [r3, #56]	; 0x38
 8002976:	4a66      	ldr	r2, [pc, #408]	; (8002b10 <HAL_I2C_MspInit+0x26c>)
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	6393      	str	r3, [r2, #56]	; 0x38

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 5, 0);
 800297c:	2200      	movs	r2, #0
 800297e:	2105      	movs	r1, #5
 8002980:	201f      	movs	r0, #31
 8002982:	f001 fee9 	bl	8004758 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8002986:	201f      	movs	r0, #31
 8002988:	f001 ff02 	bl	8004790 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 15, 0);
 800298c:	2200      	movs	r2, #0
 800298e:	210f      	movs	r1, #15
 8002990:	2020      	movs	r0, #32
 8002992:	f001 fee1 	bl	8004758 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8002996:	2020      	movs	r0, #32
 8002998:	f001 fefa 	bl	8004790 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(I2C3_ER_IRQn);
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }
}
 800299c:	e156      	b.n	8002c4c <HAL_I2C_MspInit+0x3a8>
  else if(i2cHandle->Instance==I2C2)
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	4a5d      	ldr	r2, [pc, #372]	; (8002b18 <HAL_I2C_MspInit+0x274>)
 80029a4:	4293      	cmp	r3, r2
 80029a6:	f040 80c1 	bne.w	8002b2c <HAL_I2C_MspInit+0x288>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80029aa:	2300      	movs	r3, #0
 80029ac:	61bb      	str	r3, [r7, #24]
 80029ae:	4b56      	ldr	r3, [pc, #344]	; (8002b08 <HAL_I2C_MspInit+0x264>)
 80029b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029b2:	4a55      	ldr	r2, [pc, #340]	; (8002b08 <HAL_I2C_MspInit+0x264>)
 80029b4:	f043 0302 	orr.w	r3, r3, #2
 80029b8:	6313      	str	r3, [r2, #48]	; 0x30
 80029ba:	4b53      	ldr	r3, [pc, #332]	; (8002b08 <HAL_I2C_MspInit+0x264>)
 80029bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029be:	f003 0302 	and.w	r3, r3, #2
 80029c2:	61bb      	str	r3, [r7, #24]
 80029c4:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80029c6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80029ca:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80029cc:	2312      	movs	r3, #18
 80029ce:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80029d0:	2301      	movs	r3, #1
 80029d2:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80029d4:	2303      	movs	r3, #3
 80029d6:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80029d8:	2304      	movs	r3, #4
 80029da:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80029dc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80029e0:	4619      	mov	r1, r3
 80029e2:	484a      	ldr	r0, [pc, #296]	; (8002b0c <HAL_I2C_MspInit+0x268>)
 80029e4:	f002 fafe 	bl	8004fe4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80029e8:	2308      	movs	r3, #8
 80029ea:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80029ec:	2312      	movs	r3, #18
 80029ee:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80029f0:	2301      	movs	r3, #1
 80029f2:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80029f4:	2303      	movs	r3, #3
 80029f6:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF9_I2C2;
 80029f8:	2309      	movs	r3, #9
 80029fa:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80029fc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002a00:	4619      	mov	r1, r3
 8002a02:	4842      	ldr	r0, [pc, #264]	; (8002b0c <HAL_I2C_MspInit+0x268>)
 8002a04:	f002 faee 	bl	8004fe4 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8002a08:	2300      	movs	r3, #0
 8002a0a:	617b      	str	r3, [r7, #20]
 8002a0c:	4b3e      	ldr	r3, [pc, #248]	; (8002b08 <HAL_I2C_MspInit+0x264>)
 8002a0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a10:	4a3d      	ldr	r2, [pc, #244]	; (8002b08 <HAL_I2C_MspInit+0x264>)
 8002a12:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002a16:	6413      	str	r3, [r2, #64]	; 0x40
 8002a18:	4b3b      	ldr	r3, [pc, #236]	; (8002b08 <HAL_I2C_MspInit+0x264>)
 8002a1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a1c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002a20:	617b      	str	r3, [r7, #20]
 8002a22:	697b      	ldr	r3, [r7, #20]
    hdma_i2c2_rx.Instance = DMA1_Stream2;
 8002a24:	4b3d      	ldr	r3, [pc, #244]	; (8002b1c <HAL_I2C_MspInit+0x278>)
 8002a26:	4a3e      	ldr	r2, [pc, #248]	; (8002b20 <HAL_I2C_MspInit+0x27c>)
 8002a28:	601a      	str	r2, [r3, #0]
    hdma_i2c2_rx.Init.Channel = DMA_CHANNEL_7;
 8002a2a:	4b3c      	ldr	r3, [pc, #240]	; (8002b1c <HAL_I2C_MspInit+0x278>)
 8002a2c:	f04f 6260 	mov.w	r2, #234881024	; 0xe000000
 8002a30:	605a      	str	r2, [r3, #4]
    hdma_i2c2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002a32:	4b3a      	ldr	r3, [pc, #232]	; (8002b1c <HAL_I2C_MspInit+0x278>)
 8002a34:	2200      	movs	r2, #0
 8002a36:	609a      	str	r2, [r3, #8]
    hdma_i2c2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002a38:	4b38      	ldr	r3, [pc, #224]	; (8002b1c <HAL_I2C_MspInit+0x278>)
 8002a3a:	2200      	movs	r2, #0
 8002a3c:	60da      	str	r2, [r3, #12]
    hdma_i2c2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002a3e:	4b37      	ldr	r3, [pc, #220]	; (8002b1c <HAL_I2C_MspInit+0x278>)
 8002a40:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002a44:	611a      	str	r2, [r3, #16]
    hdma_i2c2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002a46:	4b35      	ldr	r3, [pc, #212]	; (8002b1c <HAL_I2C_MspInit+0x278>)
 8002a48:	2200      	movs	r2, #0
 8002a4a:	615a      	str	r2, [r3, #20]
    hdma_i2c2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002a4c:	4b33      	ldr	r3, [pc, #204]	; (8002b1c <HAL_I2C_MspInit+0x278>)
 8002a4e:	2200      	movs	r2, #0
 8002a50:	619a      	str	r2, [r3, #24]
    hdma_i2c2_rx.Init.Mode = DMA_NORMAL;
 8002a52:	4b32      	ldr	r3, [pc, #200]	; (8002b1c <HAL_I2C_MspInit+0x278>)
 8002a54:	2200      	movs	r2, #0
 8002a56:	61da      	str	r2, [r3, #28]
    hdma_i2c2_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8002a58:	4b30      	ldr	r3, [pc, #192]	; (8002b1c <HAL_I2C_MspInit+0x278>)
 8002a5a:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8002a5e:	621a      	str	r2, [r3, #32]
    hdma_i2c2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002a60:	4b2e      	ldr	r3, [pc, #184]	; (8002b1c <HAL_I2C_MspInit+0x278>)
 8002a62:	2200      	movs	r2, #0
 8002a64:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_i2c2_rx) != HAL_OK)
 8002a66:	482d      	ldr	r0, [pc, #180]	; (8002b1c <HAL_I2C_MspInit+0x278>)
 8002a68:	f001 fea0 	bl	80047ac <HAL_DMA_Init>
 8002a6c:	4603      	mov	r3, r0
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d001      	beq.n	8002a76 <HAL_I2C_MspInit+0x1d2>
      Error_Handler();
 8002a72:	f000 fa19 	bl	8002ea8 <Error_Handler>
    __HAL_LINKDMA(i2cHandle,hdmarx,hdma_i2c2_rx);
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	4a28      	ldr	r2, [pc, #160]	; (8002b1c <HAL_I2C_MspInit+0x278>)
 8002a7a:	639a      	str	r2, [r3, #56]	; 0x38
 8002a7c:	4a27      	ldr	r2, [pc, #156]	; (8002b1c <HAL_I2C_MspInit+0x278>)
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	6393      	str	r3, [r2, #56]	; 0x38
    hdma_i2c2_tx.Instance = DMA1_Stream7;
 8002a82:	4b28      	ldr	r3, [pc, #160]	; (8002b24 <HAL_I2C_MspInit+0x280>)
 8002a84:	4a28      	ldr	r2, [pc, #160]	; (8002b28 <HAL_I2C_MspInit+0x284>)
 8002a86:	601a      	str	r2, [r3, #0]
    hdma_i2c2_tx.Init.Channel = DMA_CHANNEL_7;
 8002a88:	4b26      	ldr	r3, [pc, #152]	; (8002b24 <HAL_I2C_MspInit+0x280>)
 8002a8a:	f04f 6260 	mov.w	r2, #234881024	; 0xe000000
 8002a8e:	605a      	str	r2, [r3, #4]
    hdma_i2c2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002a90:	4b24      	ldr	r3, [pc, #144]	; (8002b24 <HAL_I2C_MspInit+0x280>)
 8002a92:	2240      	movs	r2, #64	; 0x40
 8002a94:	609a      	str	r2, [r3, #8]
    hdma_i2c2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002a96:	4b23      	ldr	r3, [pc, #140]	; (8002b24 <HAL_I2C_MspInit+0x280>)
 8002a98:	2200      	movs	r2, #0
 8002a9a:	60da      	str	r2, [r3, #12]
    hdma_i2c2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002a9c:	4b21      	ldr	r3, [pc, #132]	; (8002b24 <HAL_I2C_MspInit+0x280>)
 8002a9e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002aa2:	611a      	str	r2, [r3, #16]
    hdma_i2c2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002aa4:	4b1f      	ldr	r3, [pc, #124]	; (8002b24 <HAL_I2C_MspInit+0x280>)
 8002aa6:	2200      	movs	r2, #0
 8002aa8:	615a      	str	r2, [r3, #20]
    hdma_i2c2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002aaa:	4b1e      	ldr	r3, [pc, #120]	; (8002b24 <HAL_I2C_MspInit+0x280>)
 8002aac:	2200      	movs	r2, #0
 8002aae:	619a      	str	r2, [r3, #24]
    hdma_i2c2_tx.Init.Mode = DMA_NORMAL;
 8002ab0:	4b1c      	ldr	r3, [pc, #112]	; (8002b24 <HAL_I2C_MspInit+0x280>)
 8002ab2:	2200      	movs	r2, #0
 8002ab4:	61da      	str	r2, [r3, #28]
    hdma_i2c2_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8002ab6:	4b1b      	ldr	r3, [pc, #108]	; (8002b24 <HAL_I2C_MspInit+0x280>)
 8002ab8:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8002abc:	621a      	str	r2, [r3, #32]
    hdma_i2c2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002abe:	4b19      	ldr	r3, [pc, #100]	; (8002b24 <HAL_I2C_MspInit+0x280>)
 8002ac0:	2200      	movs	r2, #0
 8002ac2:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_i2c2_tx) != HAL_OK)
 8002ac4:	4817      	ldr	r0, [pc, #92]	; (8002b24 <HAL_I2C_MspInit+0x280>)
 8002ac6:	f001 fe71 	bl	80047ac <HAL_DMA_Init>
 8002aca:	4603      	mov	r3, r0
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	d001      	beq.n	8002ad4 <HAL_I2C_MspInit+0x230>
      Error_Handler();
 8002ad0:	f000 f9ea 	bl	8002ea8 <Error_Handler>
    __HAL_LINKDMA(i2cHandle,hdmatx,hdma_i2c2_tx);
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	4a13      	ldr	r2, [pc, #76]	; (8002b24 <HAL_I2C_MspInit+0x280>)
 8002ad8:	635a      	str	r2, [r3, #52]	; 0x34
 8002ada:	4a12      	ldr	r2, [pc, #72]	; (8002b24 <HAL_I2C_MspInit+0x280>)
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(I2C2_EV_IRQn, 5, 0);
 8002ae0:	2200      	movs	r2, #0
 8002ae2:	2105      	movs	r1, #5
 8002ae4:	2021      	movs	r0, #33	; 0x21
 8002ae6:	f001 fe37 	bl	8004758 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_EV_IRQn);
 8002aea:	2021      	movs	r0, #33	; 0x21
 8002aec:	f001 fe50 	bl	8004790 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C2_ER_IRQn, 15, 0);
 8002af0:	2200      	movs	r2, #0
 8002af2:	210f      	movs	r1, #15
 8002af4:	2022      	movs	r0, #34	; 0x22
 8002af6:	f001 fe2f 	bl	8004758 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_ER_IRQn);
 8002afa:	2022      	movs	r0, #34	; 0x22
 8002afc:	f001 fe48 	bl	8004790 <HAL_NVIC_EnableIRQ>
}
 8002b00:	e0a4      	b.n	8002c4c <HAL_I2C_MspInit+0x3a8>
 8002b02:	bf00      	nop
 8002b04:	40005400 	.word	0x40005400
 8002b08:	40023800 	.word	0x40023800
 8002b0c:	40020400 	.word	0x40020400
 8002b10:	20008d50 	.word	0x20008d50
 8002b14:	40026010 	.word	0x40026010
 8002b18:	40005800 	.word	0x40005800
 8002b1c:	20008c90 	.word	0x20008c90
 8002b20:	40026040 	.word	0x40026040
 8002b24:	20008cf0 	.word	0x20008cf0
 8002b28:	400260b8 	.word	0x400260b8
  else if(i2cHandle->Instance==I2C3)
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	4a48      	ldr	r2, [pc, #288]	; (8002c54 <HAL_I2C_MspInit+0x3b0>)
 8002b32:	4293      	cmp	r3, r2
 8002b34:	f040 808a 	bne.w	8002c4c <HAL_I2C_MspInit+0x3a8>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b38:	2300      	movs	r3, #0
 8002b3a:	613b      	str	r3, [r7, #16]
 8002b3c:	4b46      	ldr	r3, [pc, #280]	; (8002c58 <HAL_I2C_MspInit+0x3b4>)
 8002b3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b40:	4a45      	ldr	r2, [pc, #276]	; (8002c58 <HAL_I2C_MspInit+0x3b4>)
 8002b42:	f043 0301 	orr.w	r3, r3, #1
 8002b46:	6313      	str	r3, [r2, #48]	; 0x30
 8002b48:	4b43      	ldr	r3, [pc, #268]	; (8002c58 <HAL_I2C_MspInit+0x3b4>)
 8002b4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b4c:	f003 0301 	and.w	r3, r3, #1
 8002b50:	613b      	str	r3, [r7, #16]
 8002b52:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002b54:	2300      	movs	r3, #0
 8002b56:	60fb      	str	r3, [r7, #12]
 8002b58:	4b3f      	ldr	r3, [pc, #252]	; (8002c58 <HAL_I2C_MspInit+0x3b4>)
 8002b5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b5c:	4a3e      	ldr	r2, [pc, #248]	; (8002c58 <HAL_I2C_MspInit+0x3b4>)
 8002b5e:	f043 0302 	orr.w	r3, r3, #2
 8002b62:	6313      	str	r3, [r2, #48]	; 0x30
 8002b64:	4b3c      	ldr	r3, [pc, #240]	; (8002c58 <HAL_I2C_MspInit+0x3b4>)
 8002b66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b68:	f003 0302 	and.w	r3, r3, #2
 8002b6c:	60fb      	str	r3, [r7, #12]
 8002b6e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = AS5600_2_SCL_Pin;
 8002b70:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002b74:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002b76:	2312      	movs	r3, #18
 8002b78:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002b7a:	2301      	movs	r3, #1
 8002b7c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b7e:	2303      	movs	r3, #3
 8002b80:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8002b82:	2304      	movs	r3, #4
 8002b84:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(AS5600_2_SCL_GPIO_Port, &GPIO_InitStruct);
 8002b86:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002b8a:	4619      	mov	r1, r3
 8002b8c:	4833      	ldr	r0, [pc, #204]	; (8002c5c <HAL_I2C_MspInit+0x3b8>)
 8002b8e:	f002 fa29 	bl	8004fe4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = AS5600_2_SDA_Pin;
 8002b92:	2310      	movs	r3, #16
 8002b94:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002b96:	2312      	movs	r3, #18
 8002b98:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002b9a:	2301      	movs	r3, #1
 8002b9c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b9e:	2303      	movs	r3, #3
 8002ba0:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF9_I2C3;
 8002ba2:	2309      	movs	r3, #9
 8002ba4:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(AS5600_2_SDA_GPIO_Port, &GPIO_InitStruct);
 8002ba6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002baa:	4619      	mov	r1, r3
 8002bac:	482c      	ldr	r0, [pc, #176]	; (8002c60 <HAL_I2C_MspInit+0x3bc>)
 8002bae:	f002 fa19 	bl	8004fe4 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 8002bb2:	2300      	movs	r3, #0
 8002bb4:	60bb      	str	r3, [r7, #8]
 8002bb6:	4b28      	ldr	r3, [pc, #160]	; (8002c58 <HAL_I2C_MspInit+0x3b4>)
 8002bb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bba:	4a27      	ldr	r2, [pc, #156]	; (8002c58 <HAL_I2C_MspInit+0x3b4>)
 8002bbc:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002bc0:	6413      	str	r3, [r2, #64]	; 0x40
 8002bc2:	4b25      	ldr	r3, [pc, #148]	; (8002c58 <HAL_I2C_MspInit+0x3b4>)
 8002bc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bc6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002bca:	60bb      	str	r3, [r7, #8]
 8002bcc:	68bb      	ldr	r3, [r7, #8]
    hdma_i2c3_rx.Instance = DMA1_Stream1;
 8002bce:	4b25      	ldr	r3, [pc, #148]	; (8002c64 <HAL_I2C_MspInit+0x3c0>)
 8002bd0:	4a25      	ldr	r2, [pc, #148]	; (8002c68 <HAL_I2C_MspInit+0x3c4>)
 8002bd2:	601a      	str	r2, [r3, #0]
    hdma_i2c3_rx.Init.Channel = DMA_CHANNEL_1;
 8002bd4:	4b23      	ldr	r3, [pc, #140]	; (8002c64 <HAL_I2C_MspInit+0x3c0>)
 8002bd6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002bda:	605a      	str	r2, [r3, #4]
    hdma_i2c3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002bdc:	4b21      	ldr	r3, [pc, #132]	; (8002c64 <HAL_I2C_MspInit+0x3c0>)
 8002bde:	2200      	movs	r2, #0
 8002be0:	609a      	str	r2, [r3, #8]
    hdma_i2c3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002be2:	4b20      	ldr	r3, [pc, #128]	; (8002c64 <HAL_I2C_MspInit+0x3c0>)
 8002be4:	2200      	movs	r2, #0
 8002be6:	60da      	str	r2, [r3, #12]
    hdma_i2c3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002be8:	4b1e      	ldr	r3, [pc, #120]	; (8002c64 <HAL_I2C_MspInit+0x3c0>)
 8002bea:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002bee:	611a      	str	r2, [r3, #16]
    hdma_i2c3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002bf0:	4b1c      	ldr	r3, [pc, #112]	; (8002c64 <HAL_I2C_MspInit+0x3c0>)
 8002bf2:	2200      	movs	r2, #0
 8002bf4:	615a      	str	r2, [r3, #20]
    hdma_i2c3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002bf6:	4b1b      	ldr	r3, [pc, #108]	; (8002c64 <HAL_I2C_MspInit+0x3c0>)
 8002bf8:	2200      	movs	r2, #0
 8002bfa:	619a      	str	r2, [r3, #24]
    hdma_i2c3_rx.Init.Mode = DMA_NORMAL;
 8002bfc:	4b19      	ldr	r3, [pc, #100]	; (8002c64 <HAL_I2C_MspInit+0x3c0>)
 8002bfe:	2200      	movs	r2, #0
 8002c00:	61da      	str	r2, [r3, #28]
    hdma_i2c3_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8002c02:	4b18      	ldr	r3, [pc, #96]	; (8002c64 <HAL_I2C_MspInit+0x3c0>)
 8002c04:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002c08:	621a      	str	r2, [r3, #32]
    hdma_i2c3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002c0a:	4b16      	ldr	r3, [pc, #88]	; (8002c64 <HAL_I2C_MspInit+0x3c0>)
 8002c0c:	2200      	movs	r2, #0
 8002c0e:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_i2c3_rx) != HAL_OK)
 8002c10:	4814      	ldr	r0, [pc, #80]	; (8002c64 <HAL_I2C_MspInit+0x3c0>)
 8002c12:	f001 fdcb 	bl	80047ac <HAL_DMA_Init>
 8002c16:	4603      	mov	r3, r0
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d001      	beq.n	8002c20 <HAL_I2C_MspInit+0x37c>
      Error_Handler();
 8002c1c:	f000 f944 	bl	8002ea8 <Error_Handler>
    __HAL_LINKDMA(i2cHandle,hdmarx,hdma_i2c3_rx);
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	4a10      	ldr	r2, [pc, #64]	; (8002c64 <HAL_I2C_MspInit+0x3c0>)
 8002c24:	639a      	str	r2, [r3, #56]	; 0x38
 8002c26:	4a0f      	ldr	r2, [pc, #60]	; (8002c64 <HAL_I2C_MspInit+0x3c0>)
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(I2C3_EV_IRQn, 5, 0);
 8002c2c:	2200      	movs	r2, #0
 8002c2e:	2105      	movs	r1, #5
 8002c30:	2048      	movs	r0, #72	; 0x48
 8002c32:	f001 fd91 	bl	8004758 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C3_EV_IRQn);
 8002c36:	2048      	movs	r0, #72	; 0x48
 8002c38:	f001 fdaa 	bl	8004790 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C3_ER_IRQn, 15, 0);
 8002c3c:	2200      	movs	r2, #0
 8002c3e:	210f      	movs	r1, #15
 8002c40:	2049      	movs	r0, #73	; 0x49
 8002c42:	f001 fd89 	bl	8004758 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C3_ER_IRQn);
 8002c46:	2049      	movs	r0, #73	; 0x49
 8002c48:	f001 fda2 	bl	8004790 <HAL_NVIC_EnableIRQ>
}
 8002c4c:	bf00      	nop
 8002c4e:	3738      	adds	r7, #56	; 0x38
 8002c50:	46bd      	mov	sp, r7
 8002c52:	bd80      	pop	{r7, pc}
 8002c54:	40005c00 	.word	0x40005c00
 8002c58:	40023800 	.word	0x40023800
 8002c5c:	40020000 	.word	0x40020000
 8002c60:	40020400 	.word	0x40020400
 8002c64:	20008b88 	.word	0x20008b88
 8002c68:	40026028 	.word	0x40026028

08002c6c <_write>:
/* Private function prototypes -----------------------------------------------*/
void SystemClock_Config(void);
void MX_FREERTOS_Init(void);
/* USER CODE BEGIN PFP */
int _write(int file, char *ptr, int len)
{
 8002c6c:	b580      	push	{r7, lr}
 8002c6e:	b084      	sub	sp, #16
 8002c70:	af00      	add	r7, sp, #0
 8002c72:	60f8      	str	r0, [r7, #12]
 8002c74:	60b9      	str	r1, [r7, #8]
 8002c76:	607a      	str	r2, [r7, #4]
  /* Implement your write code here, this is used by puts and printf for example */
    HAL_UART_Transmit(&huart2, (uint8_t *)ptr, len, 1000);
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	b29a      	uxth	r2, r3
 8002c7c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002c80:	68b9      	ldr	r1, [r7, #8]
 8002c82:	4804      	ldr	r0, [pc, #16]	; (8002c94 <_write+0x28>)
 8002c84:	f006 ff2c 	bl	8009ae0 <HAL_UART_Transmit>
  return len;
 8002c88:	687b      	ldr	r3, [r7, #4]
}
 8002c8a:	4618      	mov	r0, r3
 8002c8c:	3710      	adds	r7, #16
 8002c8e:	46bd      	mov	sp, r7
 8002c90:	bd80      	pop	{r7, pc}
 8002c92:	bf00      	nop
 8002c94:	20008e28 	.word	0x20008e28

08002c98 <HAL_UARTEx_RxEventCallback>:

void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size){
 8002c98:	b580      	push	{r7, lr}
 8002c9a:	b082      	sub	sp, #8
 8002c9c:	af00      	add	r7, sp, #0
 8002c9e:	6078      	str	r0, [r7, #4]
 8002ca0:	460b      	mov	r3, r1
 8002ca2:	807b      	strh	r3, [r7, #2]
	if(huart->Instance==USART2){
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	4a0d      	ldr	r2, [pc, #52]	; (8002ce0 <HAL_UARTEx_RxEventCallback+0x48>)
 8002caa:	4293      	cmp	r3, r2
 8002cac:	d113      	bne.n	8002cd6 <HAL_UARTEx_RxEventCallback+0x3e>
		memcpy(uart2_main_buf,uart2_rx_buf,UART2_BUFFER_LENGTH);
 8002cae:	4b0d      	ldr	r3, [pc, #52]	; (8002ce4 <HAL_UARTEx_RxEventCallback+0x4c>)
 8002cb0:	4a0d      	ldr	r2, [pc, #52]	; (8002ce8 <HAL_UARTEx_RxEventCallback+0x50>)
 8002cb2:	6810      	ldr	r0, [r2, #0]
 8002cb4:	6851      	ldr	r1, [r2, #4]
 8002cb6:	6018      	str	r0, [r3, #0]
 8002cb8:	6059      	str	r1, [r3, #4]
 8002cba:	8912      	ldrh	r2, [r2, #8]
 8002cbc:	811a      	strh	r2, [r3, #8]
		uart2_onData=true;
 8002cbe:	4b0b      	ldr	r3, [pc, #44]	; (8002cec <HAL_UARTEx_RxEventCallback+0x54>)
 8002cc0:	2201      	movs	r2, #1
 8002cc2:	701a      	strb	r2, [r3, #0]
		uart2_data_length=Size;
 8002cc4:	887b      	ldrh	r3, [r7, #2]
 8002cc6:	b2da      	uxtb	r2, r3
 8002cc8:	4b09      	ldr	r3, [pc, #36]	; (8002cf0 <HAL_UARTEx_RxEventCallback+0x58>)
 8002cca:	701a      	strb	r2, [r3, #0]
		HAL_UARTEx_ReceiveToIdle_DMA(&huart2, uart2_rx_buf, UART2_BUFFER_LENGTH);
 8002ccc:	220a      	movs	r2, #10
 8002cce:	4906      	ldr	r1, [pc, #24]	; (8002ce8 <HAL_UARTEx_RxEventCallback+0x50>)
 8002cd0:	4808      	ldr	r0, [pc, #32]	; (8002cf4 <HAL_UARTEx_RxEventCallback+0x5c>)
 8002cd2:	f006 ff97 	bl	8009c04 <HAL_UARTEx_ReceiveToIdle_DMA>
	}
}
 8002cd6:	bf00      	nop
 8002cd8:	3708      	adds	r7, #8
 8002cda:	46bd      	mov	sp, r7
 8002cdc:	bd80      	pop	{r7, pc}
 8002cde:	bf00      	nop
 8002ce0:	40004400 	.word	0x40004400
 8002ce4:	20008e10 	.word	0x20008e10
 8002ce8:	20008e1c 	.word	0x20008e1c
 8002cec:	20000748 	.word	0x20000748
 8002cf0:	20008e1a 	.word	0x20008e1a
 8002cf4:	20008e28 	.word	0x20008e28

08002cf8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002cf8:	b580      	push	{r7, lr}
 8002cfa:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002cfc:	f000 ff8e 	bl	8003c1c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002d00:	f000 f83a 	bl	8002d78 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002d04:	f7ff fca4 	bl	8002650 <MX_GPIO_Init>
  MX_DMA_Init();
 8002d08:	f7fe febc 	bl	8001a84 <MX_DMA_Init>
  MX_USART1_UART_Init();
 8002d0c:	f000 fe16 	bl	800393c <MX_USART1_UART_Init>
  MX_ADC1_Init();
 8002d10:	f7fe fd90 	bl	8001834 <MX_ADC1_Init>
  MX_TIM2_Init();
 8002d14:	f000 fb82 	bl	800341c <MX_TIM2_Init>
  MX_TIM3_Init();
 8002d18:	f000 fbf6 	bl	8003508 <MX_TIM3_Init>
  MX_TIM4_Init();
 8002d1c:	f000 fc6a 	bl	80035f4 <MX_TIM4_Init>
  MX_TIM10_Init();
 8002d20:	f000 fcea 	bl	80036f8 <MX_TIM10_Init>
  MX_I2C1_Init();
 8002d24:	f7ff fd34 	bl	8002790 <MX_I2C1_Init>
  MX_I2C2_Init();
 8002d28:	f7ff fd60 	bl	80027ec <MX_I2C2_Init>
  MX_I2C3_Init();
 8002d2c:	f7ff fd8c 	bl	8002848 <MX_I2C3_Init>
  MX_USART2_UART_Init();
 8002d30:	f000 fe2e 	bl	8003990 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_UARTEx_ReceiveToIdle_DMA(&huart2, uart2_rx_buf, UART2_BUFFER_LENGTH);
 8002d34:	220a      	movs	r2, #10
 8002d36:	490c      	ldr	r1, [pc, #48]	; (8002d68 <main+0x70>)
 8002d38:	480c      	ldr	r0, [pc, #48]	; (8002d6c <main+0x74>)
 8002d3a:	f006 ff63 	bl	8009c04 <HAL_UARTEx_ReceiveToIdle_DMA>
  __HAL_DMA_DISABLE_IT(&hdma_usart2_rx,DMA_IT_HT);
 8002d3e:	4b0c      	ldr	r3, [pc, #48]	; (8002d70 <main+0x78>)
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	681a      	ldr	r2, [r3, #0]
 8002d44:	4b0a      	ldr	r3, [pc, #40]	; (8002d70 <main+0x78>)
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	f022 0208 	bic.w	r2, r2, #8
 8002d4c:	601a      	str	r2, [r3, #0]
  /* USER CODE END 2 */

  /* Call init function for freertos objects (in freertos.c) */
  MX_FREERTOS_Init();
 8002d4e:	f7ff f801 	bl	8001d54 <MX_FREERTOS_Init>
  /* Start scheduler */
  osKernelStart();
 8002d52:	f007 fe21 	bl	800a998 <osKernelStart>
  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 8002d56:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002d5a:	4806      	ldr	r0, [pc, #24]	; (8002d74 <main+0x7c>)
 8002d5c:	f002 faf7 	bl	800534e <HAL_GPIO_TogglePin>
	  HAL_Delay(100);
 8002d60:	2064      	movs	r0, #100	; 0x64
 8002d62:	f000 ff9d 	bl	8003ca0 <HAL_Delay>
	  HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 8002d66:	e7f6      	b.n	8002d56 <main+0x5e>
 8002d68:	20008e1c 	.word	0x20008e1c
 8002d6c:	20008e28 	.word	0x20008e28
 8002d70:	20008db0 	.word	0x20008db0
 8002d74:	40020000 	.word	0x40020000

08002d78 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002d78:	b580      	push	{r7, lr}
 8002d7a:	b094      	sub	sp, #80	; 0x50
 8002d7c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002d7e:	f107 0320 	add.w	r3, r7, #32
 8002d82:	2230      	movs	r2, #48	; 0x30
 8002d84:	2100      	movs	r1, #0
 8002d86:	4618      	mov	r0, r3
 8002d88:	f00a fefc 	bl	800db84 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002d8c:	f107 030c 	add.w	r3, r7, #12
 8002d90:	2200      	movs	r2, #0
 8002d92:	601a      	str	r2, [r3, #0]
 8002d94:	605a      	str	r2, [r3, #4]
 8002d96:	609a      	str	r2, [r3, #8]
 8002d98:	60da      	str	r2, [r3, #12]
 8002d9a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002d9c:	2300      	movs	r3, #0
 8002d9e:	60bb      	str	r3, [r7, #8]
 8002da0:	4b28      	ldr	r3, [pc, #160]	; (8002e44 <SystemClock_Config+0xcc>)
 8002da2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002da4:	4a27      	ldr	r2, [pc, #156]	; (8002e44 <SystemClock_Config+0xcc>)
 8002da6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002daa:	6413      	str	r3, [r2, #64]	; 0x40
 8002dac:	4b25      	ldr	r3, [pc, #148]	; (8002e44 <SystemClock_Config+0xcc>)
 8002dae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002db0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002db4:	60bb      	str	r3, [r7, #8]
 8002db6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8002db8:	2300      	movs	r3, #0
 8002dba:	607b      	str	r3, [r7, #4]
 8002dbc:	4b22      	ldr	r3, [pc, #136]	; (8002e48 <SystemClock_Config+0xd0>)
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8002dc4:	4a20      	ldr	r2, [pc, #128]	; (8002e48 <SystemClock_Config+0xd0>)
 8002dc6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002dca:	6013      	str	r3, [r2, #0]
 8002dcc:	4b1e      	ldr	r3, [pc, #120]	; (8002e48 <SystemClock_Config+0xd0>)
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002dd4:	607b      	str	r3, [r7, #4]
 8002dd6:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002dd8:	2301      	movs	r3, #1
 8002dda:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002ddc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002de0:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002de2:	2302      	movs	r3, #2
 8002de4:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002de6:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002dea:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 24;
 8002dec:	2318      	movs	r3, #24
 8002dee:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8002df0:	23a8      	movs	r3, #168	; 0xa8
 8002df2:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002df4:	2302      	movs	r3, #2
 8002df6:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8002df8:	2304      	movs	r3, #4
 8002dfa:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002dfc:	f107 0320 	add.w	r3, r7, #32
 8002e00:	4618      	mov	r0, r3
 8002e02:	f004 fffd 	bl	8007e00 <HAL_RCC_OscConfig>
 8002e06:	4603      	mov	r3, r0
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d001      	beq.n	8002e10 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8002e0c:	f000 f84c 	bl	8002ea8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002e10:	230f      	movs	r3, #15
 8002e12:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002e14:	2302      	movs	r3, #2
 8002e16:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002e18:	2300      	movs	r3, #0
 8002e1a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002e1c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002e20:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002e22:	2300      	movs	r3, #0
 8002e24:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002e26:	f107 030c 	add.w	r3, r7, #12
 8002e2a:	2102      	movs	r1, #2
 8002e2c:	4618      	mov	r0, r3
 8002e2e:	f005 fa5f 	bl	80082f0 <HAL_RCC_ClockConfig>
 8002e32:	4603      	mov	r3, r0
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	d001      	beq.n	8002e3c <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8002e38:	f000 f836 	bl	8002ea8 <Error_Handler>
  }
}
 8002e3c:	bf00      	nop
 8002e3e:	3750      	adds	r7, #80	; 0x50
 8002e40:	46bd      	mov	sp, r7
 8002e42:	bd80      	pop	{r7, pc}
 8002e44:	40023800 	.word	0x40023800
 8002e48:	40007000 	.word	0x40007000

08002e4c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002e4c:	b580      	push	{r7, lr}
 8002e4e:	b082      	sub	sp, #8
 8002e50:	af00      	add	r7, sp, #0
 8002e52:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM11) {
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	4a0f      	ldr	r2, [pc, #60]	; (8002e98 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 8002e5a:	4293      	cmp	r3, r2
 8002e5c:	d101      	bne.n	8002e62 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8002e5e:	f000 feff 	bl	8003c60 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */
  if(htim->Instance == TIM10){ // UPDATE AS5600
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	4a0d      	ldr	r2, [pc, #52]	; (8002e9c <HAL_TIM_PeriodElapsedCallback+0x50>)
 8002e68:	4293      	cmp	r3, r2
 8002e6a:	d111      	bne.n	8002e90 <HAL_TIM_PeriodElapsedCallback+0x44>
           if(FLAG_AS5600_M1==HAL_OK){
 8002e6c:	4b0c      	ldr	r3, [pc, #48]	; (8002ea0 <HAL_TIM_PeriodElapsedCallback+0x54>)
 8002e6e:	781b      	ldrb	r3, [r3, #0]
 8002e70:	f083 0301 	eor.w	r3, r3, #1
 8002e74:	b2db      	uxtb	r3, r3
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d001      	beq.n	8002e7e <HAL_TIM_PeriodElapsedCallback+0x32>
          	 AS5600_M1_getPOS();
 8002e7a:	f7fe f85b 	bl	8000f34 <AS5600_M1_getPOS>
           }
           if(FLAG_AS5600_M2 == HAL_OK){
 8002e7e:	4b09      	ldr	r3, [pc, #36]	; (8002ea4 <HAL_TIM_PeriodElapsedCallback+0x58>)
 8002e80:	781b      	ldrb	r3, [r3, #0]
 8002e82:	f083 0301 	eor.w	r3, r3, #1
 8002e86:	b2db      	uxtb	r3, r3
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	d001      	beq.n	8002e90 <HAL_TIM_PeriodElapsedCallback+0x44>
          	 AS5600_M2_getPOS();
 8002e8c:	f7fe f866 	bl	8000f5c <AS5600_M2_getPOS>
           }
    }
  /* USER CODE END Callback 1 */
}
 8002e90:	bf00      	nop
 8002e92:	3708      	adds	r7, #8
 8002e94:	46bd      	mov	sp, r7
 8002e96:	bd80      	pop	{r7, pc}
 8002e98:	40014800 	.word	0x40014800
 8002e9c:	40014400 	.word	0x40014400
 8002ea0:	20000094 	.word	0x20000094
 8002ea4:	20000095 	.word	0x20000095

08002ea8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002ea8:	b480      	push	{r7}
 8002eaa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002eac:	b672      	cpsid	i
}
 8002eae:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002eb0:	e7fe      	b.n	8002eb0 <Error_Handler+0x8>
	...

08002eb4 <pickAndDropInit>:
extern TIM_HandleTypeDef htim4;	// For Servo
extern TIM_HandleTypeDef htim5;	// For Motor_J3


void pickAndDropInit()
{
 8002eb4:	b580      	push	{r7, lr}
 8002eb6:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);	// Start PWM for Servo
 8002eb8:	2108      	movs	r1, #8
 8002eba:	4809      	ldr	r0, [pc, #36]	; (8002ee0 <pickAndDropInit+0x2c>)
 8002ebc:	f005 fd26 	bl	800890c <HAL_TIM_PWM_Start>
	osDelay(100);
 8002ec0:	2064      	movs	r0, #100	; 0x64
 8002ec2:	f007 fdbc 	bl	800aa3e <osDelay>
	SERVO_DROP;
 8002ec6:	4b07      	ldr	r3, [pc, #28]	; (8002ee4 <pickAndDropInit+0x30>)
 8002ec8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002ecc:	63da      	str	r2, [r3, #60]	; 0x3c
	j3Stop();
 8002ece:	f000 f827 	bl	8002f20 <j3Stop>
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_4);	// Start PWM for Servo_J3
 8002ed2:	210c      	movs	r1, #12
 8002ed4:	4802      	ldr	r0, [pc, #8]	; (8002ee0 <pickAndDropInit+0x2c>)
 8002ed6:	f005 fd19 	bl	800890c <HAL_TIM_PWM_Start>
}
 8002eda:	bf00      	nop
 8002edc:	bd80      	pop	{r7, pc}
 8002ede:	bf00      	nop
 8002ee0:	20008eb4 	.word	0x20008eb4
 8002ee4:	40000800 	.word	0x40000800

08002ee8 <j3Up>:
/* Control Motor J3 (0 < speed <= 1000) */
void j3Up()
{
 8002ee8:	b480      	push	{r7}
 8002eea:	af00      	add	r7, sp, #0
//	HAL_GPIO_WritePin(J3_A_GPIO_Port, J3_A_Pin, GPIO_PIN_SET);
//	HAL_GPIO_WritePin(J3_B_GPIO_Port, J3_B_Pin, GPIO_PIN_RESET);
	TIM4->CCR4=2000;
 8002eec:	4b04      	ldr	r3, [pc, #16]	; (8002f00 <j3Up+0x18>)
 8002eee:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8002ef2:	641a      	str	r2, [r3, #64]	; 0x40
}
 8002ef4:	bf00      	nop
 8002ef6:	46bd      	mov	sp, r7
 8002ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002efc:	4770      	bx	lr
 8002efe:	bf00      	nop
 8002f00:	40000800 	.word	0x40000800

08002f04 <j3Down>:
void j3Down(){
 8002f04:	b480      	push	{r7}
 8002f06:	af00      	add	r7, sp, #0
//	HAL_GPIO_WritePin(J3_A_GPIO_Port, J3_A_Pin, GPIO_PIN_RESET);
//	HAL_GPIO_WritePin(J3_B_GPIO_Port, J3_B_Pin, GPIO_PIN_SET);
	TIM4->CCR4=1580;
 8002f08:	4b04      	ldr	r3, [pc, #16]	; (8002f1c <j3Down+0x18>)
 8002f0a:	f240 622c 	movw	r2, #1580	; 0x62c
 8002f0e:	641a      	str	r2, [r3, #64]	; 0x40
}
 8002f10:	bf00      	nop
 8002f12:	46bd      	mov	sp, r7
 8002f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f18:	4770      	bx	lr
 8002f1a:	bf00      	nop
 8002f1c:	40000800 	.word	0x40000800

08002f20 <j3Stop>:
void j3Stop()
{
 8002f20:	b480      	push	{r7}
 8002f22:	af00      	add	r7, sp, #0
//	HAL_GPIO_WritePin(J3_A_GPIO_Port, J3_A_Pin, GPIO_PIN_RESET);
//	HAL_GPIO_WritePin(J3_B_GPIO_Port, J3_B_Pin, GPIO_PIN_RESET);
	TIM4->CCR4=0;
 8002f24:	4b03      	ldr	r3, [pc, #12]	; (8002f34 <j3Stop+0x14>)
 8002f26:	2200      	movs	r2, #0
 8002f28:	641a      	str	r2, [r3, #64]	; 0x40
}
 8002f2a:	bf00      	nop
 8002f2c:	46bd      	mov	sp, r7
 8002f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f32:	4770      	bx	lr
 8002f34:	40000800 	.word	0x40000800

08002f38 <j3MoveUp>:
void j3MoveUp()
{
 8002f38:	b580      	push	{r7, lr}
 8002f3a:	b082      	sub	sp, #8
 8002f3c:	af00      	add	r7, sp, #0
	uint16_t left = 1000; 	// thoi gian dichuyen laf 1000ms
 8002f3e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002f42:	80fb      	strh	r3, [r7, #6]
	j3Up();							// Move Up
 8002f44:	f7ff ffd0 	bl	8002ee8 <j3Up>
	while(HAL_SENSOR_UP_GET==1 && left>0){
 8002f48:	e005      	b.n	8002f56 <j3MoveUp+0x1e>
		osDelay(1);		// Wait for finish
 8002f4a:	2001      	movs	r0, #1
 8002f4c:	f007 fd77 	bl	800aa3e <osDelay>
		left--;
 8002f50:	88fb      	ldrh	r3, [r7, #6]
 8002f52:	3b01      	subs	r3, #1
 8002f54:	80fb      	strh	r3, [r7, #6]
	while(HAL_SENSOR_UP_GET==1 && left>0){
 8002f56:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002f5a:	4809      	ldr	r0, [pc, #36]	; (8002f80 <j3MoveUp+0x48>)
 8002f5c:	f002 f9c6 	bl	80052ec <HAL_GPIO_ReadPin>
 8002f60:	4603      	mov	r3, r0
 8002f62:	2b01      	cmp	r3, #1
 8002f64:	d102      	bne.n	8002f6c <j3MoveUp+0x34>
 8002f66:	88fb      	ldrh	r3, [r7, #6]
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	d1ee      	bne.n	8002f4a <j3MoveUp+0x12>
	}
	j3Stop();									// Stop
 8002f6c:	f7ff ffd8 	bl	8002f20 <j3Stop>
	osDelay(300);
 8002f70:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8002f74:	f007 fd63 	bl	800aa3e <osDelay>
}
 8002f78:	bf00      	nop
 8002f7a:	3708      	adds	r7, #8
 8002f7c:	46bd      	mov	sp, r7
 8002f7e:	bd80      	pop	{r7, pc}
 8002f80:	40020800 	.word	0x40020800

08002f84 <j3MoveDown>:
void j3MoveDown()
{
 8002f84:	b580      	push	{r7, lr}
 8002f86:	b082      	sub	sp, #8
 8002f88:	af00      	add	r7, sp, #0
	uint16_t lefttim = 1000; 	// thoi gian dichuyen laf 1000ms
 8002f8a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002f8e:	80fb      	strh	r3, [r7, #6]
	j3Down();							// Move Down
 8002f90:	f7ff ffb8 	bl	8002f04 <j3Down>
	while(HAL_SENSOR_DOWN_GET==1 && lefttim>0){
 8002f94:	e005      	b.n	8002fa2 <j3MoveDown+0x1e>
		osDelay(1);		// Wait for finish
 8002f96:	2001      	movs	r0, #1
 8002f98:	f007 fd51 	bl	800aa3e <osDelay>
		lefttim--;
 8002f9c:	88fb      	ldrh	r3, [r7, #6]
 8002f9e:	3b01      	subs	r3, #1
 8002fa0:	80fb      	strh	r3, [r7, #6]
	while(HAL_SENSOR_DOWN_GET==1 && lefttim>0){
 8002fa2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002fa6:	4809      	ldr	r0, [pc, #36]	; (8002fcc <j3MoveDown+0x48>)
 8002fa8:	f002 f9a0 	bl	80052ec <HAL_GPIO_ReadPin>
 8002fac:	4603      	mov	r3, r0
 8002fae:	2b01      	cmp	r3, #1
 8002fb0:	d102      	bne.n	8002fb8 <j3MoveDown+0x34>
 8002fb2:	88fb      	ldrh	r3, [r7, #6]
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d1ee      	bne.n	8002f96 <j3MoveDown+0x12>
	}
	j3Stop();									// Stop
 8002fb8:	f7ff ffb2 	bl	8002f20 <j3Stop>
	osDelay(300);
 8002fbc:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8002fc0:	f007 fd3d 	bl	800aa3e <osDelay>
}
 8002fc4:	bf00      	nop
 8002fc6:	3708      	adds	r7, #8
 8002fc8:	46bd      	mov	sp, r7
 8002fca:	bd80      	pop	{r7, pc}
 8002fcc:	40020800 	.word	0x40020800

08002fd0 <pickupPiece>:
void pickupPiece()
{
 8002fd0:	b580      	push	{r7, lr}
 8002fd2:	af00      	add	r7, sp, #0
	SERVO_DROP;
 8002fd4:	4b09      	ldr	r3, [pc, #36]	; (8002ffc <pickupPiece+0x2c>)
 8002fd6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002fda:	63da      	str	r2, [r3, #60]	; 0x3c
	osDelay(200);
 8002fdc:	20c8      	movs	r0, #200	; 0xc8
 8002fde:	f007 fd2e 	bl	800aa3e <osDelay>
	j3MoveDown();
 8002fe2:	f7ff ffcf 	bl	8002f84 <j3MoveDown>
	SERVO_PICKUP;
 8002fe6:	4b05      	ldr	r3, [pc, #20]	; (8002ffc <pickupPiece+0x2c>)
 8002fe8:	f240 52dc 	movw	r2, #1500	; 0x5dc
 8002fec:	63da      	str	r2, [r3, #60]	; 0x3c
	osDelay(200);
 8002fee:	20c8      	movs	r0, #200	; 0xc8
 8002ff0:	f007 fd25 	bl	800aa3e <osDelay>
	j3MoveUp();
 8002ff4:	f7ff ffa0 	bl	8002f38 <j3MoveUp>
}
 8002ff8:	bf00      	nop
 8002ffa:	bd80      	pop	{r7, pc}
 8002ffc:	40000800 	.word	0x40000800

08003000 <dropPiece>:
void dropPiece()
{
 8003000:	b580      	push	{r7, lr}
 8003002:	af00      	add	r7, sp, #0
	j3MoveDown();
 8003004:	f7ff ffbe 	bl	8002f84 <j3MoveDown>
	SERVO_DROP;
 8003008:	4b05      	ldr	r3, [pc, #20]	; (8003020 <dropPiece+0x20>)
 800300a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800300e:	63da      	str	r2, [r3, #60]	; 0x3c
	osDelay(200);
 8003010:	20c8      	movs	r0, #200	; 0xc8
 8003012:	f007 fd14 	bl	800aa3e <osDelay>
	j3MoveUp();
 8003016:	f7ff ff8f 	bl	8002f38 <j3MoveUp>
}
 800301a:	bf00      	nop
 800301c:	bd80      	pop	{r7, pc}
 800301e:	bf00      	nop
 8003020:	40000800 	.word	0x40000800

08003024 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003024:	b580      	push	{r7, lr}
 8003026:	b082      	sub	sp, #8
 8003028:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800302a:	2300      	movs	r3, #0
 800302c:	607b      	str	r3, [r7, #4]
 800302e:	4b12      	ldr	r3, [pc, #72]	; (8003078 <HAL_MspInit+0x54>)
 8003030:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003032:	4a11      	ldr	r2, [pc, #68]	; (8003078 <HAL_MspInit+0x54>)
 8003034:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003038:	6453      	str	r3, [r2, #68]	; 0x44
 800303a:	4b0f      	ldr	r3, [pc, #60]	; (8003078 <HAL_MspInit+0x54>)
 800303c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800303e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003042:	607b      	str	r3, [r7, #4]
 8003044:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003046:	2300      	movs	r3, #0
 8003048:	603b      	str	r3, [r7, #0]
 800304a:	4b0b      	ldr	r3, [pc, #44]	; (8003078 <HAL_MspInit+0x54>)
 800304c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800304e:	4a0a      	ldr	r2, [pc, #40]	; (8003078 <HAL_MspInit+0x54>)
 8003050:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003054:	6413      	str	r3, [r2, #64]	; 0x40
 8003056:	4b08      	ldr	r3, [pc, #32]	; (8003078 <HAL_MspInit+0x54>)
 8003058:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800305a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800305e:	603b      	str	r3, [r7, #0]
 8003060:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8003062:	2200      	movs	r2, #0
 8003064:	210f      	movs	r1, #15
 8003066:	f06f 0001 	mvn.w	r0, #1
 800306a:	f001 fb75 	bl	8004758 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800306e:	bf00      	nop
 8003070:	3708      	adds	r7, #8
 8003072:	46bd      	mov	sp, r7
 8003074:	bd80      	pop	{r7, pc}
 8003076:	bf00      	nop
 8003078:	40023800 	.word	0x40023800

0800307c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800307c:	b580      	push	{r7, lr}
 800307e:	b08c      	sub	sp, #48	; 0x30
 8003080:	af00      	add	r7, sp, #0
 8003082:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8003084:	2300      	movs	r3, #0
 8003086:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8003088:	2300      	movs	r3, #0
 800308a:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM11 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, TickPriority ,0);
 800308c:	2200      	movs	r2, #0
 800308e:	6879      	ldr	r1, [r7, #4]
 8003090:	201a      	movs	r0, #26
 8003092:	f001 fb61 	bl	8004758 <HAL_NVIC_SetPriority>

  /* Enable the TIM11 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8003096:	201a      	movs	r0, #26
 8003098:	f001 fb7a 	bl	8004790 <HAL_NVIC_EnableIRQ>
  /* Enable TIM11 clock */
  __HAL_RCC_TIM11_CLK_ENABLE();
 800309c:	2300      	movs	r3, #0
 800309e:	60fb      	str	r3, [r7, #12]
 80030a0:	4b1e      	ldr	r3, [pc, #120]	; (800311c <HAL_InitTick+0xa0>)
 80030a2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80030a4:	4a1d      	ldr	r2, [pc, #116]	; (800311c <HAL_InitTick+0xa0>)
 80030a6:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80030aa:	6453      	str	r3, [r2, #68]	; 0x44
 80030ac:	4b1b      	ldr	r3, [pc, #108]	; (800311c <HAL_InitTick+0xa0>)
 80030ae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80030b0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80030b4:	60fb      	str	r3, [r7, #12]
 80030b6:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80030b8:	f107 0210 	add.w	r2, r7, #16
 80030bc:	f107 0314 	add.w	r3, r7, #20
 80030c0:	4611      	mov	r1, r2
 80030c2:	4618      	mov	r0, r3
 80030c4:	f005 fae4 	bl	8008690 <HAL_RCC_GetClockConfig>

  /* Compute TIM11 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 80030c8:	f005 face 	bl	8008668 <HAL_RCC_GetPCLK2Freq>
 80030cc:	62f8      	str	r0, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM11 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80030ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80030d0:	4a13      	ldr	r2, [pc, #76]	; (8003120 <HAL_InitTick+0xa4>)
 80030d2:	fba2 2303 	umull	r2, r3, r2, r3
 80030d6:	0c9b      	lsrs	r3, r3, #18
 80030d8:	3b01      	subs	r3, #1
 80030da:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM11 */
  htim11.Instance = TIM11;
 80030dc:	4b11      	ldr	r3, [pc, #68]	; (8003124 <HAL_InitTick+0xa8>)
 80030de:	4a12      	ldr	r2, [pc, #72]	; (8003128 <HAL_InitTick+0xac>)
 80030e0:	601a      	str	r2, [r3, #0]
  + Period = [(TIM11CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim11.Init.Period = (1000000U / 1000U) - 1U;
 80030e2:	4b10      	ldr	r3, [pc, #64]	; (8003124 <HAL_InitTick+0xa8>)
 80030e4:	f240 32e7 	movw	r2, #999	; 0x3e7
 80030e8:	60da      	str	r2, [r3, #12]
  htim11.Init.Prescaler = uwPrescalerValue;
 80030ea:	4a0e      	ldr	r2, [pc, #56]	; (8003124 <HAL_InitTick+0xa8>)
 80030ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80030ee:	6053      	str	r3, [r2, #4]
  htim11.Init.ClockDivision = 0;
 80030f0:	4b0c      	ldr	r3, [pc, #48]	; (8003124 <HAL_InitTick+0xa8>)
 80030f2:	2200      	movs	r2, #0
 80030f4:	611a      	str	r2, [r3, #16]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 80030f6:	4b0b      	ldr	r3, [pc, #44]	; (8003124 <HAL_InitTick+0xa8>)
 80030f8:	2200      	movs	r2, #0
 80030fa:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim11) == HAL_OK)
 80030fc:	4809      	ldr	r0, [pc, #36]	; (8003124 <HAL_InitTick+0xa8>)
 80030fe:	f005 faf9 	bl	80086f4 <HAL_TIM_Base_Init>
 8003102:	4603      	mov	r3, r0
 8003104:	2b00      	cmp	r3, #0
 8003106:	d104      	bne.n	8003112 <HAL_InitTick+0x96>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim11);
 8003108:	4806      	ldr	r0, [pc, #24]	; (8003124 <HAL_InitTick+0xa8>)
 800310a:	f005 fb43 	bl	8008794 <HAL_TIM_Base_Start_IT>
 800310e:	4603      	mov	r3, r0
 8003110:	e000      	b.n	8003114 <HAL_InitTick+0x98>
  }

  /* Return function status */
  return HAL_ERROR;
 8003112:	2301      	movs	r3, #1
}
 8003114:	4618      	mov	r0, r3
 8003116:	3730      	adds	r7, #48	; 0x30
 8003118:	46bd      	mov	sp, r7
 800311a:	bd80      	pop	{r7, pc}
 800311c:	40023800 	.word	0x40023800
 8003120:	431bde83 	.word	0x431bde83
 8003124:	20008e6c 	.word	0x20008e6c
 8003128:	40014800 	.word	0x40014800

0800312c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800312c:	b480      	push	{r7}
 800312e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003130:	e7fe      	b.n	8003130 <NMI_Handler+0x4>

08003132 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003132:	b480      	push	{r7}
 8003134:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003136:	e7fe      	b.n	8003136 <HardFault_Handler+0x4>

08003138 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003138:	b480      	push	{r7}
 800313a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800313c:	e7fe      	b.n	800313c <MemManage_Handler+0x4>

0800313e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800313e:	b480      	push	{r7}
 8003140:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003142:	e7fe      	b.n	8003142 <BusFault_Handler+0x4>

08003144 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003144:	b480      	push	{r7}
 8003146:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003148:	e7fe      	b.n	8003148 <UsageFault_Handler+0x4>

0800314a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800314a:	b480      	push	{r7}
 800314c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800314e:	bf00      	nop
 8003150:	46bd      	mov	sp, r7
 8003152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003156:	4770      	bx	lr

08003158 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8003158:	b580      	push	{r7, lr}
 800315a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 800315c:	4802      	ldr	r0, [pc, #8]	; (8003168 <DMA1_Stream0_IRQHandler+0x10>)
 800315e:	f001 fcbd 	bl	8004adc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8003162:	bf00      	nop
 8003164:	bd80      	pop	{r7, pc}
 8003166:	bf00      	nop
 8003168:	20008d50 	.word	0x20008d50

0800316c <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 800316c:	b580      	push	{r7, lr}
 800316e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c3_rx);
 8003170:	4802      	ldr	r0, [pc, #8]	; (800317c <DMA1_Stream1_IRQHandler+0x10>)
 8003172:	f001 fcb3 	bl	8004adc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8003176:	bf00      	nop
 8003178:	bd80      	pop	{r7, pc}
 800317a:	bf00      	nop
 800317c:	20008b88 	.word	0x20008b88

08003180 <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 8003180:	b580      	push	{r7, lr}
 8003182:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c2_rx);
 8003184:	4802      	ldr	r0, [pc, #8]	; (8003190 <DMA1_Stream2_IRQHandler+0x10>)
 8003186:	f001 fca9 	bl	8004adc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 800318a:	bf00      	nop
 800318c:	bd80      	pop	{r7, pc}
 800318e:	bf00      	nop
 8003190:	20008c90 	.word	0x20008c90

08003194 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8003194:	b580      	push	{r7, lr}
 8003196:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8003198:	4802      	ldr	r0, [pc, #8]	; (80031a4 <DMA1_Stream5_IRQHandler+0x10>)
 800319a:	f001 fc9f 	bl	8004adc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 800319e:	bf00      	nop
 80031a0:	bd80      	pop	{r7, pc}
 80031a2:	bf00      	nop
 80031a4:	20008db0 	.word	0x20008db0

080031a8 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1 global interrupt.
  */
void ADC_IRQHandler(void)
{
 80031a8:	b580      	push	{r7, lr}
 80031aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 80031ac:	4802      	ldr	r0, [pc, #8]	; (80031b8 <ADC_IRQHandler+0x10>)
 80031ae:	f000 fe9d 	bl	8003eec <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 80031b2:	bf00      	nop
 80031b4:	bd80      	pop	{r7, pc}
 80031b6:	bf00      	nop
 80031b8:	200089ac 	.word	0x200089ac

080031bc <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 80031bc:	b580      	push	{r7, lr}
 80031be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim10);
 80031c0:	4802      	ldr	r0, [pc, #8]	; (80031cc <TIM1_UP_TIM10_IRQHandler+0x10>)
 80031c2:	f005 fd49 	bl	8008c58 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 80031c6:	bf00      	nop
 80031c8:	bd80      	pop	{r7, pc}
 80031ca:	bf00      	nop
 80031cc:	20008efc 	.word	0x20008efc

080031d0 <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 80031d0:	b580      	push	{r7, lr}
 80031d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim11);
 80031d4:	4802      	ldr	r0, [pc, #8]	; (80031e0 <TIM1_TRG_COM_TIM11_IRQHandler+0x10>)
 80031d6:	f005 fd3f 	bl	8008c58 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 80031da:	bf00      	nop
 80031dc:	bd80      	pop	{r7, pc}
 80031de:	bf00      	nop
 80031e0:	20008e6c 	.word	0x20008e6c

080031e4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80031e4:	b580      	push	{r7, lr}
 80031e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80031e8:	4802      	ldr	r0, [pc, #8]	; (80031f4 <TIM2_IRQHandler+0x10>)
 80031ea:	f005 fd35 	bl	8008c58 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80031ee:	bf00      	nop
 80031f0:	bd80      	pop	{r7, pc}
 80031f2:	bf00      	nop
 80031f4:	20008f8c 	.word	0x20008f8c

080031f8 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80031f8:	b580      	push	{r7, lr}
 80031fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80031fc:	4802      	ldr	r0, [pc, #8]	; (8003208 <TIM3_IRQHandler+0x10>)
 80031fe:	f005 fd2b 	bl	8008c58 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8003202:	bf00      	nop
 8003204:	bd80      	pop	{r7, pc}
 8003206:	bf00      	nop
 8003208:	20008f44 	.word	0x20008f44

0800320c <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 800320c:	b580      	push	{r7, lr}
 800320e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8003210:	4802      	ldr	r0, [pc, #8]	; (800321c <I2C1_EV_IRQHandler+0x10>)
 8003212:	f002 fe2b 	bl	8005e6c <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8003216:	bf00      	nop
 8003218:	bd80      	pop	{r7, pc}
 800321a:	bf00      	nop
 800321c:	20008be8 	.word	0x20008be8

08003220 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8003220:	b580      	push	{r7, lr}
 8003222:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8003224:	4802      	ldr	r0, [pc, #8]	; (8003230 <I2C1_ER_IRQHandler+0x10>)
 8003226:	f002 ff8e 	bl	8006146 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 800322a:	bf00      	nop
 800322c:	bd80      	pop	{r7, pc}
 800322e:	bf00      	nop
 8003230:	20008be8 	.word	0x20008be8

08003234 <I2C2_EV_IRQHandler>:

/**
  * @brief This function handles I2C2 event interrupt.
  */
void I2C2_EV_IRQHandler(void)
{
 8003234:	b580      	push	{r7, lr}
 8003236:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C2_EV_IRQn 0 */

  /* USER CODE END I2C2_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c2);
 8003238:	4802      	ldr	r0, [pc, #8]	; (8003244 <I2C2_EV_IRQHandler+0x10>)
 800323a:	f002 fe17 	bl	8005e6c <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C2_EV_IRQn 1 */

  /* USER CODE END I2C2_EV_IRQn 1 */
}
 800323e:	bf00      	nop
 8003240:	bd80      	pop	{r7, pc}
 8003242:	bf00      	nop
 8003244:	20008c3c 	.word	0x20008c3c

08003248 <I2C2_ER_IRQHandler>:

/**
  * @brief This function handles I2C2 error interrupt.
  */
void I2C2_ER_IRQHandler(void)
{
 8003248:	b580      	push	{r7, lr}
 800324a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C2_ER_IRQn 0 */

  /* USER CODE END I2C2_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c2);
 800324c:	4802      	ldr	r0, [pc, #8]	; (8003258 <I2C2_ER_IRQHandler+0x10>)
 800324e:	f002 ff7a 	bl	8006146 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C2_ER_IRQn 1 */

  /* USER CODE END I2C2_ER_IRQn 1 */
}
 8003252:	bf00      	nop
 8003254:	bd80      	pop	{r7, pc}
 8003256:	bf00      	nop
 8003258:	20008c3c 	.word	0x20008c3c

0800325c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 800325c:	b580      	push	{r7, lr}
 800325e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8003260:	4802      	ldr	r0, [pc, #8]	; (800326c <USART1_IRQHandler+0x10>)
 8003262:	f006 fd1f 	bl	8009ca4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8003266:	bf00      	nop
 8003268:	bd80      	pop	{r7, pc}
 800326a:	bf00      	nop
 800326c:	20009034 	.word	0x20009034

08003270 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8003270:	b580      	push	{r7, lr}
 8003272:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8003274:	4802      	ldr	r0, [pc, #8]	; (8003280 <USART2_IRQHandler+0x10>)
 8003276:	f006 fd15 	bl	8009ca4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800327a:	bf00      	nop
 800327c:	bd80      	pop	{r7, pc}
 800327e:	bf00      	nop
 8003280:	20008e28 	.word	0x20008e28

08003284 <DMA1_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA1 stream7 global interrupt.
  */
void DMA1_Stream7_IRQHandler(void)
{
 8003284:	b580      	push	{r7, lr}
 8003286:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream7_IRQn 0 */

  /* USER CODE END DMA1_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c2_tx);
 8003288:	4802      	ldr	r0, [pc, #8]	; (8003294 <DMA1_Stream7_IRQHandler+0x10>)
 800328a:	f001 fc27 	bl	8004adc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream7_IRQn 1 */

  /* USER CODE END DMA1_Stream7_IRQn 1 */
}
 800328e:	bf00      	nop
 8003290:	bd80      	pop	{r7, pc}
 8003292:	bf00      	nop
 8003294:	20008cf0 	.word	0x20008cf0

08003298 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8003298:	b580      	push	{r7, lr}
 800329a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 800329c:	4802      	ldr	r0, [pc, #8]	; (80032a8 <DMA2_Stream0_IRQHandler+0x10>)
 800329e:	f001 fc1d 	bl	8004adc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 80032a2:	bf00      	nop
 80032a4:	bd80      	pop	{r7, pc}
 80032a6:	bf00      	nop
 80032a8:	200089f4 	.word	0x200089f4

080032ac <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 80032ac:	b580      	push	{r7, lr}
 80032ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 80032b0:	4802      	ldr	r0, [pc, #8]	; (80032bc <DMA2_Stream2_IRQHandler+0x10>)
 80032b2:	f001 fc13 	bl	8004adc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 80032b6:	bf00      	nop
 80032b8:	bd80      	pop	{r7, pc}
 80032ba:	bf00      	nop
 80032bc:	20008fd4 	.word	0x20008fd4

080032c0 <I2C3_EV_IRQHandler>:

/**
  * @brief This function handles I2C3 event interrupt.
  */
void I2C3_EV_IRQHandler(void)
{
 80032c0:	b580      	push	{r7, lr}
 80032c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C3_EV_IRQn 0 */

  /* USER CODE END I2C3_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c3);
 80032c4:	4802      	ldr	r0, [pc, #8]	; (80032d0 <I2C3_EV_IRQHandler+0x10>)
 80032c6:	f002 fdd1 	bl	8005e6c <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C3_EV_IRQn 1 */

  /* USER CODE END I2C3_EV_IRQn 1 */
}
 80032ca:	bf00      	nop
 80032cc:	bd80      	pop	{r7, pc}
 80032ce:	bf00      	nop
 80032d0:	20008b34 	.word	0x20008b34

080032d4 <I2C3_ER_IRQHandler>:

/**
  * @brief This function handles I2C3 error interrupt.
  */
void I2C3_ER_IRQHandler(void)
{
 80032d4:	b580      	push	{r7, lr}
 80032d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C3_ER_IRQn 0 */

  /* USER CODE END I2C3_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c3);
 80032d8:	4802      	ldr	r0, [pc, #8]	; (80032e4 <I2C3_ER_IRQHandler+0x10>)
 80032da:	f002 ff34 	bl	8006146 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C3_ER_IRQn 1 */

  /* USER CODE END I2C3_ER_IRQn 1 */
}
 80032de:	bf00      	nop
 80032e0:	bd80      	pop	{r7, pc}
 80032e2:	bf00      	nop
 80032e4:	20008b34 	.word	0x20008b34

080032e8 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80032e8:	b580      	push	{r7, lr}
 80032ea:	b086      	sub	sp, #24
 80032ec:	af00      	add	r7, sp, #0
 80032ee:	60f8      	str	r0, [r7, #12]
 80032f0:	60b9      	str	r1, [r7, #8]
 80032f2:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80032f4:	2300      	movs	r3, #0
 80032f6:	617b      	str	r3, [r7, #20]
 80032f8:	e00a      	b.n	8003310 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80032fa:	f3af 8000 	nop.w
 80032fe:	4601      	mov	r1, r0
 8003300:	68bb      	ldr	r3, [r7, #8]
 8003302:	1c5a      	adds	r2, r3, #1
 8003304:	60ba      	str	r2, [r7, #8]
 8003306:	b2ca      	uxtb	r2, r1
 8003308:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800330a:	697b      	ldr	r3, [r7, #20]
 800330c:	3301      	adds	r3, #1
 800330e:	617b      	str	r3, [r7, #20]
 8003310:	697a      	ldr	r2, [r7, #20]
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	429a      	cmp	r2, r3
 8003316:	dbf0      	blt.n	80032fa <_read+0x12>
	}

return len;
 8003318:	687b      	ldr	r3, [r7, #4]
}
 800331a:	4618      	mov	r0, r3
 800331c:	3718      	adds	r7, #24
 800331e:	46bd      	mov	sp, r7
 8003320:	bd80      	pop	{r7, pc}

08003322 <_close>:
	}
	return len;
}

int _close(int file)
{
 8003322:	b480      	push	{r7}
 8003324:	b083      	sub	sp, #12
 8003326:	af00      	add	r7, sp, #0
 8003328:	6078      	str	r0, [r7, #4]
	return -1;
 800332a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 800332e:	4618      	mov	r0, r3
 8003330:	370c      	adds	r7, #12
 8003332:	46bd      	mov	sp, r7
 8003334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003338:	4770      	bx	lr

0800333a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800333a:	b480      	push	{r7}
 800333c:	b083      	sub	sp, #12
 800333e:	af00      	add	r7, sp, #0
 8003340:	6078      	str	r0, [r7, #4]
 8003342:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8003344:	683b      	ldr	r3, [r7, #0]
 8003346:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800334a:	605a      	str	r2, [r3, #4]
	return 0;
 800334c:	2300      	movs	r3, #0
}
 800334e:	4618      	mov	r0, r3
 8003350:	370c      	adds	r7, #12
 8003352:	46bd      	mov	sp, r7
 8003354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003358:	4770      	bx	lr

0800335a <_isatty>:

int _isatty(int file)
{
 800335a:	b480      	push	{r7}
 800335c:	b083      	sub	sp, #12
 800335e:	af00      	add	r7, sp, #0
 8003360:	6078      	str	r0, [r7, #4]
	return 1;
 8003362:	2301      	movs	r3, #1
}
 8003364:	4618      	mov	r0, r3
 8003366:	370c      	adds	r7, #12
 8003368:	46bd      	mov	sp, r7
 800336a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800336e:	4770      	bx	lr

08003370 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003370:	b480      	push	{r7}
 8003372:	b085      	sub	sp, #20
 8003374:	af00      	add	r7, sp, #0
 8003376:	60f8      	str	r0, [r7, #12]
 8003378:	60b9      	str	r1, [r7, #8]
 800337a:	607a      	str	r2, [r7, #4]
	return 0;
 800337c:	2300      	movs	r3, #0
}
 800337e:	4618      	mov	r0, r3
 8003380:	3714      	adds	r7, #20
 8003382:	46bd      	mov	sp, r7
 8003384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003388:	4770      	bx	lr
	...

0800338c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800338c:	b580      	push	{r7, lr}
 800338e:	b086      	sub	sp, #24
 8003390:	af00      	add	r7, sp, #0
 8003392:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003394:	4a14      	ldr	r2, [pc, #80]	; (80033e8 <_sbrk+0x5c>)
 8003396:	4b15      	ldr	r3, [pc, #84]	; (80033ec <_sbrk+0x60>)
 8003398:	1ad3      	subs	r3, r2, r3
 800339a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800339c:	697b      	ldr	r3, [r7, #20]
 800339e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80033a0:	4b13      	ldr	r3, [pc, #76]	; (80033f0 <_sbrk+0x64>)
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	d102      	bne.n	80033ae <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80033a8:	4b11      	ldr	r3, [pc, #68]	; (80033f0 <_sbrk+0x64>)
 80033aa:	4a12      	ldr	r2, [pc, #72]	; (80033f4 <_sbrk+0x68>)
 80033ac:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80033ae:	4b10      	ldr	r3, [pc, #64]	; (80033f0 <_sbrk+0x64>)
 80033b0:	681a      	ldr	r2, [r3, #0]
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	4413      	add	r3, r2
 80033b6:	693a      	ldr	r2, [r7, #16]
 80033b8:	429a      	cmp	r2, r3
 80033ba:	d207      	bcs.n	80033cc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80033bc:	f00a fbaa 	bl	800db14 <__errno>
 80033c0:	4603      	mov	r3, r0
 80033c2:	220c      	movs	r2, #12
 80033c4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80033c6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80033ca:	e009      	b.n	80033e0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80033cc:	4b08      	ldr	r3, [pc, #32]	; (80033f0 <_sbrk+0x64>)
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80033d2:	4b07      	ldr	r3, [pc, #28]	; (80033f0 <_sbrk+0x64>)
 80033d4:	681a      	ldr	r2, [r3, #0]
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	4413      	add	r3, r2
 80033da:	4a05      	ldr	r2, [pc, #20]	; (80033f0 <_sbrk+0x64>)
 80033dc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80033de:	68fb      	ldr	r3, [r7, #12]
}
 80033e0:	4618      	mov	r0, r3
 80033e2:	3718      	adds	r7, #24
 80033e4:	46bd      	mov	sp, r7
 80033e6:	bd80      	pop	{r7, pc}
 80033e8:	20010000 	.word	0x20010000
 80033ec:	00000400 	.word	0x00000400
 80033f0:	2000074c 	.word	0x2000074c
 80033f4:	200090d0 	.word	0x200090d0

080033f8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80033f8:	b480      	push	{r7}
 80033fa:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80033fc:	4b06      	ldr	r3, [pc, #24]	; (8003418 <SystemInit+0x20>)
 80033fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003402:	4a05      	ldr	r2, [pc, #20]	; (8003418 <SystemInit+0x20>)
 8003404:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003408:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800340c:	bf00      	nop
 800340e:	46bd      	mov	sp, r7
 8003410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003414:	4770      	bx	lr
 8003416:	bf00      	nop
 8003418:	e000ed00 	.word	0xe000ed00

0800341c <MX_TIM2_Init>:
TIM_HandleTypeDef htim4;
TIM_HandleTypeDef htim10;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 800341c:	b580      	push	{r7, lr}
 800341e:	b08e      	sub	sp, #56	; 0x38
 8003420:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003422:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003426:	2200      	movs	r2, #0
 8003428:	601a      	str	r2, [r3, #0]
 800342a:	605a      	str	r2, [r3, #4]
 800342c:	609a      	str	r2, [r3, #8]
 800342e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003430:	f107 0320 	add.w	r3, r7, #32
 8003434:	2200      	movs	r2, #0
 8003436:	601a      	str	r2, [r3, #0]
 8003438:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800343a:	1d3b      	adds	r3, r7, #4
 800343c:	2200      	movs	r2, #0
 800343e:	601a      	str	r2, [r3, #0]
 8003440:	605a      	str	r2, [r3, #4]
 8003442:	609a      	str	r2, [r3, #8]
 8003444:	60da      	str	r2, [r3, #12]
 8003446:	611a      	str	r2, [r3, #16]
 8003448:	615a      	str	r2, [r3, #20]
 800344a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800344c:	4b2d      	ldr	r3, [pc, #180]	; (8003504 <MX_TIM2_Init+0xe8>)
 800344e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8003452:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 83;
 8003454:	4b2b      	ldr	r3, [pc, #172]	; (8003504 <MX_TIM2_Init+0xe8>)
 8003456:	2253      	movs	r2, #83	; 0x53
 8003458:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800345a:	4b2a      	ldr	r3, [pc, #168]	; (8003504 <MX_TIM2_Init+0xe8>)
 800345c:	2200      	movs	r2, #0
 800345e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000;
 8003460:	4b28      	ldr	r3, [pc, #160]	; (8003504 <MX_TIM2_Init+0xe8>)
 8003462:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003466:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003468:	4b26      	ldr	r3, [pc, #152]	; (8003504 <MX_TIM2_Init+0xe8>)
 800346a:	2200      	movs	r2, #0
 800346c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800346e:	4b25      	ldr	r3, [pc, #148]	; (8003504 <MX_TIM2_Init+0xe8>)
 8003470:	2280      	movs	r2, #128	; 0x80
 8003472:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8003474:	4823      	ldr	r0, [pc, #140]	; (8003504 <MX_TIM2_Init+0xe8>)
 8003476:	f005 f93d 	bl	80086f4 <HAL_TIM_Base_Init>
 800347a:	4603      	mov	r3, r0
 800347c:	2b00      	cmp	r3, #0
 800347e:	d001      	beq.n	8003484 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8003480:	f7ff fd12 	bl	8002ea8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003484:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003488:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800348a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800348e:	4619      	mov	r1, r3
 8003490:	481c      	ldr	r0, [pc, #112]	; (8003504 <MX_TIM2_Init+0xe8>)
 8003492:	f005 fda7 	bl	8008fe4 <HAL_TIM_ConfigClockSource>
 8003496:	4603      	mov	r3, r0
 8003498:	2b00      	cmp	r3, #0
 800349a:	d001      	beq.n	80034a0 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 800349c:	f7ff fd04 	bl	8002ea8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80034a0:	4818      	ldr	r0, [pc, #96]	; (8003504 <MX_TIM2_Init+0xe8>)
 80034a2:	f005 f9d9 	bl	8008858 <HAL_TIM_PWM_Init>
 80034a6:	4603      	mov	r3, r0
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	d001      	beq.n	80034b0 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 80034ac:	f7ff fcfc 	bl	8002ea8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80034b0:	2300      	movs	r3, #0
 80034b2:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80034b4:	2300      	movs	r3, #0
 80034b6:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80034b8:	f107 0320 	add.w	r3, r7, #32
 80034bc:	4619      	mov	r1, r3
 80034be:	4811      	ldr	r0, [pc, #68]	; (8003504 <MX_TIM2_Init+0xe8>)
 80034c0:	f006 fa1a 	bl	80098f8 <HAL_TIMEx_MasterConfigSynchronization>
 80034c4:	4603      	mov	r3, r0
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d001      	beq.n	80034ce <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 80034ca:	f7ff fced 	bl	8002ea8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80034ce:	2360      	movs	r3, #96	; 0x60
 80034d0:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 2;
 80034d2:	2302      	movs	r3, #2
 80034d4:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80034d6:	2300      	movs	r3, #0
 80034d8:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80034da:	2300      	movs	r3, #0
 80034dc:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80034de:	1d3b      	adds	r3, r7, #4
 80034e0:	2200      	movs	r2, #0
 80034e2:	4619      	mov	r1, r3
 80034e4:	4807      	ldr	r0, [pc, #28]	; (8003504 <MX_TIM2_Init+0xe8>)
 80034e6:	f005 fcbf 	bl	8008e68 <HAL_TIM_PWM_ConfigChannel>
 80034ea:	4603      	mov	r3, r0
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d001      	beq.n	80034f4 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 80034f0:	f7ff fcda 	bl	8002ea8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80034f4:	4803      	ldr	r0, [pc, #12]	; (8003504 <MX_TIM2_Init+0xe8>)
 80034f6:	f000 f99b 	bl	8003830 <HAL_TIM_MspPostInit>

}
 80034fa:	bf00      	nop
 80034fc:	3738      	adds	r7, #56	; 0x38
 80034fe:	46bd      	mov	sp, r7
 8003500:	bd80      	pop	{r7, pc}
 8003502:	bf00      	nop
 8003504:	20008f8c 	.word	0x20008f8c

08003508 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8003508:	b580      	push	{r7, lr}
 800350a:	b08e      	sub	sp, #56	; 0x38
 800350c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800350e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003512:	2200      	movs	r2, #0
 8003514:	601a      	str	r2, [r3, #0]
 8003516:	605a      	str	r2, [r3, #4]
 8003518:	609a      	str	r2, [r3, #8]
 800351a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800351c:	f107 0320 	add.w	r3, r7, #32
 8003520:	2200      	movs	r2, #0
 8003522:	601a      	str	r2, [r3, #0]
 8003524:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003526:	1d3b      	adds	r3, r7, #4
 8003528:	2200      	movs	r2, #0
 800352a:	601a      	str	r2, [r3, #0]
 800352c:	605a      	str	r2, [r3, #4]
 800352e:	609a      	str	r2, [r3, #8]
 8003530:	60da      	str	r2, [r3, #12]
 8003532:	611a      	str	r2, [r3, #16]
 8003534:	615a      	str	r2, [r3, #20]
 8003536:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8003538:	4b2c      	ldr	r3, [pc, #176]	; (80035ec <MX_TIM3_Init+0xe4>)
 800353a:	4a2d      	ldr	r2, [pc, #180]	; (80035f0 <MX_TIM3_Init+0xe8>)
 800353c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 83;
 800353e:	4b2b      	ldr	r3, [pc, #172]	; (80035ec <MX_TIM3_Init+0xe4>)
 8003540:	2253      	movs	r2, #83	; 0x53
 8003542:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003544:	4b29      	ldr	r3, [pc, #164]	; (80035ec <MX_TIM3_Init+0xe4>)
 8003546:	2200      	movs	r2, #0
 8003548:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1000;
 800354a:	4b28      	ldr	r3, [pc, #160]	; (80035ec <MX_TIM3_Init+0xe4>)
 800354c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003550:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003552:	4b26      	ldr	r3, [pc, #152]	; (80035ec <MX_TIM3_Init+0xe4>)
 8003554:	2200      	movs	r2, #0
 8003556:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8003558:	4b24      	ldr	r3, [pc, #144]	; (80035ec <MX_TIM3_Init+0xe4>)
 800355a:	2280      	movs	r2, #128	; 0x80
 800355c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800355e:	4823      	ldr	r0, [pc, #140]	; (80035ec <MX_TIM3_Init+0xe4>)
 8003560:	f005 f8c8 	bl	80086f4 <HAL_TIM_Base_Init>
 8003564:	4603      	mov	r3, r0
 8003566:	2b00      	cmp	r3, #0
 8003568:	d001      	beq.n	800356e <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 800356a:	f7ff fc9d 	bl	8002ea8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800356e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003572:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8003574:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003578:	4619      	mov	r1, r3
 800357a:	481c      	ldr	r0, [pc, #112]	; (80035ec <MX_TIM3_Init+0xe4>)
 800357c:	f005 fd32 	bl	8008fe4 <HAL_TIM_ConfigClockSource>
 8003580:	4603      	mov	r3, r0
 8003582:	2b00      	cmp	r3, #0
 8003584:	d001      	beq.n	800358a <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8003586:	f7ff fc8f 	bl	8002ea8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800358a:	4818      	ldr	r0, [pc, #96]	; (80035ec <MX_TIM3_Init+0xe4>)
 800358c:	f005 f964 	bl	8008858 <HAL_TIM_PWM_Init>
 8003590:	4603      	mov	r3, r0
 8003592:	2b00      	cmp	r3, #0
 8003594:	d001      	beq.n	800359a <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8003596:	f7ff fc87 	bl	8002ea8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800359a:	2300      	movs	r3, #0
 800359c:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800359e:	2300      	movs	r3, #0
 80035a0:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80035a2:	f107 0320 	add.w	r3, r7, #32
 80035a6:	4619      	mov	r1, r3
 80035a8:	4810      	ldr	r0, [pc, #64]	; (80035ec <MX_TIM3_Init+0xe4>)
 80035aa:	f006 f9a5 	bl	80098f8 <HAL_TIMEx_MasterConfigSynchronization>
 80035ae:	4603      	mov	r3, r0
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d001      	beq.n	80035b8 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 80035b4:	f7ff fc78 	bl	8002ea8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80035b8:	2360      	movs	r3, #96	; 0x60
 80035ba:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 2;
 80035bc:	2302      	movs	r3, #2
 80035be:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80035c0:	2300      	movs	r3, #0
 80035c2:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80035c4:	2300      	movs	r3, #0
 80035c6:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80035c8:	1d3b      	adds	r3, r7, #4
 80035ca:	2208      	movs	r2, #8
 80035cc:	4619      	mov	r1, r3
 80035ce:	4807      	ldr	r0, [pc, #28]	; (80035ec <MX_TIM3_Init+0xe4>)
 80035d0:	f005 fc4a 	bl	8008e68 <HAL_TIM_PWM_ConfigChannel>
 80035d4:	4603      	mov	r3, r0
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d001      	beq.n	80035de <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 80035da:	f7ff fc65 	bl	8002ea8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80035de:	4803      	ldr	r0, [pc, #12]	; (80035ec <MX_TIM3_Init+0xe4>)
 80035e0:	f000 f926 	bl	8003830 <HAL_TIM_MspPostInit>

}
 80035e4:	bf00      	nop
 80035e6:	3738      	adds	r7, #56	; 0x38
 80035e8:	46bd      	mov	sp, r7
 80035ea:	bd80      	pop	{r7, pc}
 80035ec:	20008f44 	.word	0x20008f44
 80035f0:	40000400 	.word	0x40000400

080035f4 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 80035f4:	b580      	push	{r7, lr}
 80035f6:	b08e      	sub	sp, #56	; 0x38
 80035f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80035fa:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80035fe:	2200      	movs	r2, #0
 8003600:	601a      	str	r2, [r3, #0]
 8003602:	605a      	str	r2, [r3, #4]
 8003604:	609a      	str	r2, [r3, #8]
 8003606:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003608:	f107 0320 	add.w	r3, r7, #32
 800360c:	2200      	movs	r2, #0
 800360e:	601a      	str	r2, [r3, #0]
 8003610:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003612:	1d3b      	adds	r3, r7, #4
 8003614:	2200      	movs	r2, #0
 8003616:	601a      	str	r2, [r3, #0]
 8003618:	605a      	str	r2, [r3, #4]
 800361a:	609a      	str	r2, [r3, #8]
 800361c:	60da      	str	r2, [r3, #12]
 800361e:	611a      	str	r2, [r3, #16]
 8003620:	615a      	str	r2, [r3, #20]
 8003622:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8003624:	4b32      	ldr	r3, [pc, #200]	; (80036f0 <MX_TIM4_Init+0xfc>)
 8003626:	4a33      	ldr	r2, [pc, #204]	; (80036f4 <MX_TIM4_Init+0x100>)
 8003628:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 83;
 800362a:	4b31      	ldr	r3, [pc, #196]	; (80036f0 <MX_TIM4_Init+0xfc>)
 800362c:	2253      	movs	r2, #83	; 0x53
 800362e:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003630:	4b2f      	ldr	r3, [pc, #188]	; (80036f0 <MX_TIM4_Init+0xfc>)
 8003632:	2200      	movs	r2, #0
 8003634:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 20000;
 8003636:	4b2e      	ldr	r3, [pc, #184]	; (80036f0 <MX_TIM4_Init+0xfc>)
 8003638:	f644 6220 	movw	r2, #20000	; 0x4e20
 800363c:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800363e:	4b2c      	ldr	r3, [pc, #176]	; (80036f0 <MX_TIM4_Init+0xfc>)
 8003640:	2200      	movs	r2, #0
 8003642:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003644:	4b2a      	ldr	r3, [pc, #168]	; (80036f0 <MX_TIM4_Init+0xfc>)
 8003646:	2200      	movs	r2, #0
 8003648:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 800364a:	4829      	ldr	r0, [pc, #164]	; (80036f0 <MX_TIM4_Init+0xfc>)
 800364c:	f005 f852 	bl	80086f4 <HAL_TIM_Base_Init>
 8003650:	4603      	mov	r3, r0
 8003652:	2b00      	cmp	r3, #0
 8003654:	d001      	beq.n	800365a <MX_TIM4_Init+0x66>
  {
    Error_Handler();
 8003656:	f7ff fc27 	bl	8002ea8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800365a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800365e:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8003660:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003664:	4619      	mov	r1, r3
 8003666:	4822      	ldr	r0, [pc, #136]	; (80036f0 <MX_TIM4_Init+0xfc>)
 8003668:	f005 fcbc 	bl	8008fe4 <HAL_TIM_ConfigClockSource>
 800366c:	4603      	mov	r3, r0
 800366e:	2b00      	cmp	r3, #0
 8003670:	d001      	beq.n	8003676 <MX_TIM4_Init+0x82>
  {
    Error_Handler();
 8003672:	f7ff fc19 	bl	8002ea8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8003676:	481e      	ldr	r0, [pc, #120]	; (80036f0 <MX_TIM4_Init+0xfc>)
 8003678:	f005 f8ee 	bl	8008858 <HAL_TIM_PWM_Init>
 800367c:	4603      	mov	r3, r0
 800367e:	2b00      	cmp	r3, #0
 8003680:	d001      	beq.n	8003686 <MX_TIM4_Init+0x92>
  {
    Error_Handler();
 8003682:	f7ff fc11 	bl	8002ea8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003686:	2300      	movs	r3, #0
 8003688:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800368a:	2300      	movs	r3, #0
 800368c:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800368e:	f107 0320 	add.w	r3, r7, #32
 8003692:	4619      	mov	r1, r3
 8003694:	4816      	ldr	r0, [pc, #88]	; (80036f0 <MX_TIM4_Init+0xfc>)
 8003696:	f006 f92f 	bl	80098f8 <HAL_TIMEx_MasterConfigSynchronization>
 800369a:	4603      	mov	r3, r0
 800369c:	2b00      	cmp	r3, #0
 800369e:	d001      	beq.n	80036a4 <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 80036a0:	f7ff fc02 	bl	8002ea8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80036a4:	2360      	movs	r3, #96	; 0x60
 80036a6:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 1000;
 80036a8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80036ac:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80036ae:	2300      	movs	r3, #0
 80036b0:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80036b2:	2300      	movs	r3, #0
 80036b4:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80036b6:	1d3b      	adds	r3, r7, #4
 80036b8:	2208      	movs	r2, #8
 80036ba:	4619      	mov	r1, r3
 80036bc:	480c      	ldr	r0, [pc, #48]	; (80036f0 <MX_TIM4_Init+0xfc>)
 80036be:	f005 fbd3 	bl	8008e68 <HAL_TIM_PWM_ConfigChannel>
 80036c2:	4603      	mov	r3, r0
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	d001      	beq.n	80036cc <MX_TIM4_Init+0xd8>
  {
    Error_Handler();
 80036c8:	f7ff fbee 	bl	8002ea8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80036cc:	1d3b      	adds	r3, r7, #4
 80036ce:	220c      	movs	r2, #12
 80036d0:	4619      	mov	r1, r3
 80036d2:	4807      	ldr	r0, [pc, #28]	; (80036f0 <MX_TIM4_Init+0xfc>)
 80036d4:	f005 fbc8 	bl	8008e68 <HAL_TIM_PWM_ConfigChannel>
 80036d8:	4603      	mov	r3, r0
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d001      	beq.n	80036e2 <MX_TIM4_Init+0xee>
  {
    Error_Handler();
 80036de:	f7ff fbe3 	bl	8002ea8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 80036e2:	4803      	ldr	r0, [pc, #12]	; (80036f0 <MX_TIM4_Init+0xfc>)
 80036e4:	f000 f8a4 	bl	8003830 <HAL_TIM_MspPostInit>

}
 80036e8:	bf00      	nop
 80036ea:	3738      	adds	r7, #56	; 0x38
 80036ec:	46bd      	mov	sp, r7
 80036ee:	bd80      	pop	{r7, pc}
 80036f0:	20008eb4 	.word	0x20008eb4
 80036f4:	40000800 	.word	0x40000800

080036f8 <MX_TIM10_Init>:
/* TIM10 init function */
void MX_TIM10_Init(void)
{
 80036f8:	b580      	push	{r7, lr}
 80036fa:	af00      	add	r7, sp, #0
  /* USER CODE END TIM10_Init 0 */

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 80036fc:	4b0e      	ldr	r3, [pc, #56]	; (8003738 <MX_TIM10_Init+0x40>)
 80036fe:	4a0f      	ldr	r2, [pc, #60]	; (800373c <MX_TIM10_Init+0x44>)
 8003700:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 83;
 8003702:	4b0d      	ldr	r3, [pc, #52]	; (8003738 <MX_TIM10_Init+0x40>)
 8003704:	2253      	movs	r2, #83	; 0x53
 8003706:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003708:	4b0b      	ldr	r3, [pc, #44]	; (8003738 <MX_TIM10_Init+0x40>)
 800370a:	2200      	movs	r2, #0
 800370c:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 1000;
 800370e:	4b0a      	ldr	r3, [pc, #40]	; (8003738 <MX_TIM10_Init+0x40>)
 8003710:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003714:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003716:	4b08      	ldr	r3, [pc, #32]	; (8003738 <MX_TIM10_Init+0x40>)
 8003718:	2200      	movs	r2, #0
 800371a:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800371c:	4b06      	ldr	r3, [pc, #24]	; (8003738 <MX_TIM10_Init+0x40>)
 800371e:	2280      	movs	r2, #128	; 0x80
 8003720:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 8003722:	4805      	ldr	r0, [pc, #20]	; (8003738 <MX_TIM10_Init+0x40>)
 8003724:	f004 ffe6 	bl	80086f4 <HAL_TIM_Base_Init>
 8003728:	4603      	mov	r3, r0
 800372a:	2b00      	cmp	r3, #0
 800372c:	d001      	beq.n	8003732 <MX_TIM10_Init+0x3a>
  {
    Error_Handler();
 800372e:	f7ff fbbb 	bl	8002ea8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */

}
 8003732:	bf00      	nop
 8003734:	bd80      	pop	{r7, pc}
 8003736:	bf00      	nop
 8003738:	20008efc 	.word	0x20008efc
 800373c:	40014400 	.word	0x40014400

08003740 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8003740:	b580      	push	{r7, lr}
 8003742:	b086      	sub	sp, #24
 8003744:	af00      	add	r7, sp, #0
 8003746:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003750:	d116      	bne.n	8003780 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003752:	2300      	movs	r3, #0
 8003754:	617b      	str	r3, [r7, #20]
 8003756:	4b32      	ldr	r3, [pc, #200]	; (8003820 <HAL_TIM_Base_MspInit+0xe0>)
 8003758:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800375a:	4a31      	ldr	r2, [pc, #196]	; (8003820 <HAL_TIM_Base_MspInit+0xe0>)
 800375c:	f043 0301 	orr.w	r3, r3, #1
 8003760:	6413      	str	r3, [r2, #64]	; 0x40
 8003762:	4b2f      	ldr	r3, [pc, #188]	; (8003820 <HAL_TIM_Base_MspInit+0xe0>)
 8003764:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003766:	f003 0301 	and.w	r3, r3, #1
 800376a:	617b      	str	r3, [r7, #20]
 800376c:	697b      	ldr	r3, [r7, #20]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 800376e:	2200      	movs	r2, #0
 8003770:	2105      	movs	r1, #5
 8003772:	201c      	movs	r0, #28
 8003774:	f000 fff0 	bl	8004758 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8003778:	201c      	movs	r0, #28
 800377a:	f001 f809 	bl	8004790 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
  /* USER CODE BEGIN TIM10_MspInit 1 */

  /* USER CODE END TIM10_MspInit 1 */
  }
}
 800377e:	e04a      	b.n	8003816 <HAL_TIM_Base_MspInit+0xd6>
  else if(tim_baseHandle->Instance==TIM3)
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	4a27      	ldr	r2, [pc, #156]	; (8003824 <HAL_TIM_Base_MspInit+0xe4>)
 8003786:	4293      	cmp	r3, r2
 8003788:	d116      	bne.n	80037b8 <HAL_TIM_Base_MspInit+0x78>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800378a:	2300      	movs	r3, #0
 800378c:	613b      	str	r3, [r7, #16]
 800378e:	4b24      	ldr	r3, [pc, #144]	; (8003820 <HAL_TIM_Base_MspInit+0xe0>)
 8003790:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003792:	4a23      	ldr	r2, [pc, #140]	; (8003820 <HAL_TIM_Base_MspInit+0xe0>)
 8003794:	f043 0302 	orr.w	r3, r3, #2
 8003798:	6413      	str	r3, [r2, #64]	; 0x40
 800379a:	4b21      	ldr	r3, [pc, #132]	; (8003820 <HAL_TIM_Base_MspInit+0xe0>)
 800379c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800379e:	f003 0302 	and.w	r3, r3, #2
 80037a2:	613b      	str	r3, [r7, #16]
 80037a4:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM3_IRQn, 5, 0);
 80037a6:	2200      	movs	r2, #0
 80037a8:	2105      	movs	r1, #5
 80037aa:	201d      	movs	r0, #29
 80037ac:	f000 ffd4 	bl	8004758 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80037b0:	201d      	movs	r0, #29
 80037b2:	f000 ffed 	bl	8004790 <HAL_NVIC_EnableIRQ>
}
 80037b6:	e02e      	b.n	8003816 <HAL_TIM_Base_MspInit+0xd6>
  else if(tim_baseHandle->Instance==TIM4)
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	4a1a      	ldr	r2, [pc, #104]	; (8003828 <HAL_TIM_Base_MspInit+0xe8>)
 80037be:	4293      	cmp	r3, r2
 80037c0:	d10e      	bne.n	80037e0 <HAL_TIM_Base_MspInit+0xa0>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80037c2:	2300      	movs	r3, #0
 80037c4:	60fb      	str	r3, [r7, #12]
 80037c6:	4b16      	ldr	r3, [pc, #88]	; (8003820 <HAL_TIM_Base_MspInit+0xe0>)
 80037c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037ca:	4a15      	ldr	r2, [pc, #84]	; (8003820 <HAL_TIM_Base_MspInit+0xe0>)
 80037cc:	f043 0304 	orr.w	r3, r3, #4
 80037d0:	6413      	str	r3, [r2, #64]	; 0x40
 80037d2:	4b13      	ldr	r3, [pc, #76]	; (8003820 <HAL_TIM_Base_MspInit+0xe0>)
 80037d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037d6:	f003 0304 	and.w	r3, r3, #4
 80037da:	60fb      	str	r3, [r7, #12]
 80037dc:	68fb      	ldr	r3, [r7, #12]
}
 80037de:	e01a      	b.n	8003816 <HAL_TIM_Base_MspInit+0xd6>
  else if(tim_baseHandle->Instance==TIM10)
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	4a11      	ldr	r2, [pc, #68]	; (800382c <HAL_TIM_Base_MspInit+0xec>)
 80037e6:	4293      	cmp	r3, r2
 80037e8:	d115      	bne.n	8003816 <HAL_TIM_Base_MspInit+0xd6>
    __HAL_RCC_TIM10_CLK_ENABLE();
 80037ea:	2300      	movs	r3, #0
 80037ec:	60bb      	str	r3, [r7, #8]
 80037ee:	4b0c      	ldr	r3, [pc, #48]	; (8003820 <HAL_TIM_Base_MspInit+0xe0>)
 80037f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80037f2:	4a0b      	ldr	r2, [pc, #44]	; (8003820 <HAL_TIM_Base_MspInit+0xe0>)
 80037f4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80037f8:	6453      	str	r3, [r2, #68]	; 0x44
 80037fa:	4b09      	ldr	r3, [pc, #36]	; (8003820 <HAL_TIM_Base_MspInit+0xe0>)
 80037fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80037fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003802:	60bb      	str	r3, [r7, #8]
 8003804:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 5, 0);
 8003806:	2200      	movs	r2, #0
 8003808:	2105      	movs	r1, #5
 800380a:	2019      	movs	r0, #25
 800380c:	f000 ffa4 	bl	8004758 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8003810:	2019      	movs	r0, #25
 8003812:	f000 ffbd 	bl	8004790 <HAL_NVIC_EnableIRQ>
}
 8003816:	bf00      	nop
 8003818:	3718      	adds	r7, #24
 800381a:	46bd      	mov	sp, r7
 800381c:	bd80      	pop	{r7, pc}
 800381e:	bf00      	nop
 8003820:	40023800 	.word	0x40023800
 8003824:	40000400 	.word	0x40000400
 8003828:	40000800 	.word	0x40000800
 800382c:	40014400 	.word	0x40014400

08003830 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8003830:	b580      	push	{r7, lr}
 8003832:	b08a      	sub	sp, #40	; 0x28
 8003834:	af00      	add	r7, sp, #0
 8003836:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003838:	f107 0314 	add.w	r3, r7, #20
 800383c:	2200      	movs	r2, #0
 800383e:	601a      	str	r2, [r3, #0]
 8003840:	605a      	str	r2, [r3, #4]
 8003842:	609a      	str	r2, [r3, #8]
 8003844:	60da      	str	r2, [r3, #12]
 8003846:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003850:	d11e      	bne.n	8003890 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003852:	2300      	movs	r3, #0
 8003854:	613b      	str	r3, [r7, #16]
 8003856:	4b34      	ldr	r3, [pc, #208]	; (8003928 <HAL_TIM_MspPostInit+0xf8>)
 8003858:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800385a:	4a33      	ldr	r2, [pc, #204]	; (8003928 <HAL_TIM_MspPostInit+0xf8>)
 800385c:	f043 0301 	orr.w	r3, r3, #1
 8003860:	6313      	str	r3, [r2, #48]	; 0x30
 8003862:	4b31      	ldr	r3, [pc, #196]	; (8003928 <HAL_TIM_MspPostInit+0xf8>)
 8003864:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003866:	f003 0301 	and.w	r3, r3, #1
 800386a:	613b      	str	r3, [r7, #16]
 800386c:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA5     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = J2_STEP_TIM2_CH1_Pin;
 800386e:	2320      	movs	r3, #32
 8003870:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003872:	2302      	movs	r3, #2
 8003874:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003876:	2300      	movs	r3, #0
 8003878:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800387a:	2300      	movs	r3, #0
 800387c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800387e:	2301      	movs	r3, #1
 8003880:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(J2_STEP_TIM2_CH1_GPIO_Port, &GPIO_InitStruct);
 8003882:	f107 0314 	add.w	r3, r7, #20
 8003886:	4619      	mov	r1, r3
 8003888:	4828      	ldr	r0, [pc, #160]	; (800392c <HAL_TIM_MspPostInit+0xfc>)
 800388a:	f001 fbab 	bl	8004fe4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 800388e:	e047      	b.n	8003920 <HAL_TIM_MspPostInit+0xf0>
  else if(timHandle->Instance==TIM3)
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	4a26      	ldr	r2, [pc, #152]	; (8003930 <HAL_TIM_MspPostInit+0x100>)
 8003896:	4293      	cmp	r3, r2
 8003898:	d11e      	bne.n	80038d8 <HAL_TIM_MspPostInit+0xa8>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800389a:	2300      	movs	r3, #0
 800389c:	60fb      	str	r3, [r7, #12]
 800389e:	4b22      	ldr	r3, [pc, #136]	; (8003928 <HAL_TIM_MspPostInit+0xf8>)
 80038a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038a2:	4a21      	ldr	r2, [pc, #132]	; (8003928 <HAL_TIM_MspPostInit+0xf8>)
 80038a4:	f043 0302 	orr.w	r3, r3, #2
 80038a8:	6313      	str	r3, [r2, #48]	; 0x30
 80038aa:	4b1f      	ldr	r3, [pc, #124]	; (8003928 <HAL_TIM_MspPostInit+0xf8>)
 80038ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038ae:	f003 0302 	and.w	r3, r3, #2
 80038b2:	60fb      	str	r3, [r7, #12]
 80038b4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = J1_STEP_TIM3_CH3_Pin;
 80038b6:	2301      	movs	r3, #1
 80038b8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80038ba:	2302      	movs	r3, #2
 80038bc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80038be:	2300      	movs	r3, #0
 80038c0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80038c2:	2300      	movs	r3, #0
 80038c4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80038c6:	2302      	movs	r3, #2
 80038c8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(J1_STEP_TIM3_CH3_GPIO_Port, &GPIO_InitStruct);
 80038ca:	f107 0314 	add.w	r3, r7, #20
 80038ce:	4619      	mov	r1, r3
 80038d0:	4818      	ldr	r0, [pc, #96]	; (8003934 <HAL_TIM_MspPostInit+0x104>)
 80038d2:	f001 fb87 	bl	8004fe4 <HAL_GPIO_Init>
}
 80038d6:	e023      	b.n	8003920 <HAL_TIM_MspPostInit+0xf0>
  else if(timHandle->Instance==TIM4)
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	4a16      	ldr	r2, [pc, #88]	; (8003938 <HAL_TIM_MspPostInit+0x108>)
 80038de:	4293      	cmp	r3, r2
 80038e0:	d11e      	bne.n	8003920 <HAL_TIM_MspPostInit+0xf0>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80038e2:	2300      	movs	r3, #0
 80038e4:	60bb      	str	r3, [r7, #8]
 80038e6:	4b10      	ldr	r3, [pc, #64]	; (8003928 <HAL_TIM_MspPostInit+0xf8>)
 80038e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038ea:	4a0f      	ldr	r2, [pc, #60]	; (8003928 <HAL_TIM_MspPostInit+0xf8>)
 80038ec:	f043 0302 	orr.w	r3, r3, #2
 80038f0:	6313      	str	r3, [r2, #48]	; 0x30
 80038f2:	4b0d      	ldr	r3, [pc, #52]	; (8003928 <HAL_TIM_MspPostInit+0xf8>)
 80038f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038f6:	f003 0302 	and.w	r3, r3, #2
 80038fa:	60bb      	str	r3, [r7, #8]
 80038fc:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = SERVO1_TIM4_CH3_Pin|SERVO_J3_TIM4_CH4_Pin;
 80038fe:	f44f 7340 	mov.w	r3, #768	; 0x300
 8003902:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003904:	2302      	movs	r3, #2
 8003906:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003908:	2300      	movs	r3, #0
 800390a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800390c:	2300      	movs	r3, #0
 800390e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8003910:	2302      	movs	r3, #2
 8003912:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003914:	f107 0314 	add.w	r3, r7, #20
 8003918:	4619      	mov	r1, r3
 800391a:	4806      	ldr	r0, [pc, #24]	; (8003934 <HAL_TIM_MspPostInit+0x104>)
 800391c:	f001 fb62 	bl	8004fe4 <HAL_GPIO_Init>
}
 8003920:	bf00      	nop
 8003922:	3728      	adds	r7, #40	; 0x28
 8003924:	46bd      	mov	sp, r7
 8003926:	bd80      	pop	{r7, pc}
 8003928:	40023800 	.word	0x40023800
 800392c:	40020000 	.word	0x40020000
 8003930:	40000400 	.word	0x40000400
 8003934:	40020400 	.word	0x40020400
 8003938:	40000800 	.word	0x40000800

0800393c <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart2_rx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 800393c:	b580      	push	{r7, lr}
 800393e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8003940:	4b11      	ldr	r3, [pc, #68]	; (8003988 <MX_USART1_UART_Init+0x4c>)
 8003942:	4a12      	ldr	r2, [pc, #72]	; (800398c <MX_USART1_UART_Init+0x50>)
 8003944:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8003946:	4b10      	ldr	r3, [pc, #64]	; (8003988 <MX_USART1_UART_Init+0x4c>)
 8003948:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800394c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800394e:	4b0e      	ldr	r3, [pc, #56]	; (8003988 <MX_USART1_UART_Init+0x4c>)
 8003950:	2200      	movs	r2, #0
 8003952:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8003954:	4b0c      	ldr	r3, [pc, #48]	; (8003988 <MX_USART1_UART_Init+0x4c>)
 8003956:	2200      	movs	r2, #0
 8003958:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800395a:	4b0b      	ldr	r3, [pc, #44]	; (8003988 <MX_USART1_UART_Init+0x4c>)
 800395c:	2200      	movs	r2, #0
 800395e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003960:	4b09      	ldr	r3, [pc, #36]	; (8003988 <MX_USART1_UART_Init+0x4c>)
 8003962:	220c      	movs	r2, #12
 8003964:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003966:	4b08      	ldr	r3, [pc, #32]	; (8003988 <MX_USART1_UART_Init+0x4c>)
 8003968:	2200      	movs	r2, #0
 800396a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800396c:	4b06      	ldr	r3, [pc, #24]	; (8003988 <MX_USART1_UART_Init+0x4c>)
 800396e:	2200      	movs	r2, #0
 8003970:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8003972:	4805      	ldr	r0, [pc, #20]	; (8003988 <MX_USART1_UART_Init+0x4c>)
 8003974:	f006 f867 	bl	8009a46 <HAL_UART_Init>
 8003978:	4603      	mov	r3, r0
 800397a:	2b00      	cmp	r3, #0
 800397c:	d001      	beq.n	8003982 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800397e:	f7ff fa93 	bl	8002ea8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8003982:	bf00      	nop
 8003984:	bd80      	pop	{r7, pc}
 8003986:	bf00      	nop
 8003988:	20009034 	.word	0x20009034
 800398c:	40011000 	.word	0x40011000

08003990 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8003990:	b580      	push	{r7, lr}
 8003992:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8003994:	4b11      	ldr	r3, [pc, #68]	; (80039dc <MX_USART2_UART_Init+0x4c>)
 8003996:	4a12      	ldr	r2, [pc, #72]	; (80039e0 <MX_USART2_UART_Init+0x50>)
 8003998:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800399a:	4b10      	ldr	r3, [pc, #64]	; (80039dc <MX_USART2_UART_Init+0x4c>)
 800399c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80039a0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80039a2:	4b0e      	ldr	r3, [pc, #56]	; (80039dc <MX_USART2_UART_Init+0x4c>)
 80039a4:	2200      	movs	r2, #0
 80039a6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80039a8:	4b0c      	ldr	r3, [pc, #48]	; (80039dc <MX_USART2_UART_Init+0x4c>)
 80039aa:	2200      	movs	r2, #0
 80039ac:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80039ae:	4b0b      	ldr	r3, [pc, #44]	; (80039dc <MX_USART2_UART_Init+0x4c>)
 80039b0:	2200      	movs	r2, #0
 80039b2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80039b4:	4b09      	ldr	r3, [pc, #36]	; (80039dc <MX_USART2_UART_Init+0x4c>)
 80039b6:	220c      	movs	r2, #12
 80039b8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80039ba:	4b08      	ldr	r3, [pc, #32]	; (80039dc <MX_USART2_UART_Init+0x4c>)
 80039bc:	2200      	movs	r2, #0
 80039be:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80039c0:	4b06      	ldr	r3, [pc, #24]	; (80039dc <MX_USART2_UART_Init+0x4c>)
 80039c2:	2200      	movs	r2, #0
 80039c4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80039c6:	4805      	ldr	r0, [pc, #20]	; (80039dc <MX_USART2_UART_Init+0x4c>)
 80039c8:	f006 f83d 	bl	8009a46 <HAL_UART_Init>
 80039cc:	4603      	mov	r3, r0
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	d001      	beq.n	80039d6 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80039d2:	f7ff fa69 	bl	8002ea8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80039d6:	bf00      	nop
 80039d8:	bd80      	pop	{r7, pc}
 80039da:	bf00      	nop
 80039dc:	20008e28 	.word	0x20008e28
 80039e0:	40004400 	.word	0x40004400

080039e4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80039e4:	b580      	push	{r7, lr}
 80039e6:	b08c      	sub	sp, #48	; 0x30
 80039e8:	af00      	add	r7, sp, #0
 80039ea:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80039ec:	f107 031c 	add.w	r3, r7, #28
 80039f0:	2200      	movs	r2, #0
 80039f2:	601a      	str	r2, [r3, #0]
 80039f4:	605a      	str	r2, [r3, #4]
 80039f6:	609a      	str	r2, [r3, #8]
 80039f8:	60da      	str	r2, [r3, #12]
 80039fa:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	4a69      	ldr	r2, [pc, #420]	; (8003ba8 <HAL_UART_MspInit+0x1c4>)
 8003a02:	4293      	cmp	r3, r2
 8003a04:	d164      	bne.n	8003ad0 <HAL_UART_MspInit+0xec>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8003a06:	2300      	movs	r3, #0
 8003a08:	61bb      	str	r3, [r7, #24]
 8003a0a:	4b68      	ldr	r3, [pc, #416]	; (8003bac <HAL_UART_MspInit+0x1c8>)
 8003a0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a0e:	4a67      	ldr	r2, [pc, #412]	; (8003bac <HAL_UART_MspInit+0x1c8>)
 8003a10:	f043 0310 	orr.w	r3, r3, #16
 8003a14:	6453      	str	r3, [r2, #68]	; 0x44
 8003a16:	4b65      	ldr	r3, [pc, #404]	; (8003bac <HAL_UART_MspInit+0x1c8>)
 8003a18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a1a:	f003 0310 	and.w	r3, r3, #16
 8003a1e:	61bb      	str	r3, [r7, #24]
 8003a20:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003a22:	2300      	movs	r3, #0
 8003a24:	617b      	str	r3, [r7, #20]
 8003a26:	4b61      	ldr	r3, [pc, #388]	; (8003bac <HAL_UART_MspInit+0x1c8>)
 8003a28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a2a:	4a60      	ldr	r2, [pc, #384]	; (8003bac <HAL_UART_MspInit+0x1c8>)
 8003a2c:	f043 0301 	orr.w	r3, r3, #1
 8003a30:	6313      	str	r3, [r2, #48]	; 0x30
 8003a32:	4b5e      	ldr	r3, [pc, #376]	; (8003bac <HAL_UART_MspInit+0x1c8>)
 8003a34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a36:	f003 0301 	and.w	r3, r3, #1
 8003a3a:	617b      	str	r3, [r7, #20]
 8003a3c:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8003a3e:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8003a42:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003a44:	2302      	movs	r3, #2
 8003a46:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a48:	2300      	movs	r3, #0
 8003a4a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003a4c:	2303      	movs	r3, #3
 8003a4e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8003a50:	2307      	movs	r3, #7
 8003a52:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003a54:	f107 031c 	add.w	r3, r7, #28
 8003a58:	4619      	mov	r1, r3
 8003a5a:	4855      	ldr	r0, [pc, #340]	; (8003bb0 <HAL_UART_MspInit+0x1cc>)
 8003a5c:	f001 fac2 	bl	8004fe4 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 8003a60:	4b54      	ldr	r3, [pc, #336]	; (8003bb4 <HAL_UART_MspInit+0x1d0>)
 8003a62:	4a55      	ldr	r2, [pc, #340]	; (8003bb8 <HAL_UART_MspInit+0x1d4>)
 8003a64:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 8003a66:	4b53      	ldr	r3, [pc, #332]	; (8003bb4 <HAL_UART_MspInit+0x1d0>)
 8003a68:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003a6c:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003a6e:	4b51      	ldr	r3, [pc, #324]	; (8003bb4 <HAL_UART_MspInit+0x1d0>)
 8003a70:	2200      	movs	r2, #0
 8003a72:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003a74:	4b4f      	ldr	r3, [pc, #316]	; (8003bb4 <HAL_UART_MspInit+0x1d0>)
 8003a76:	2200      	movs	r2, #0
 8003a78:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003a7a:	4b4e      	ldr	r3, [pc, #312]	; (8003bb4 <HAL_UART_MspInit+0x1d0>)
 8003a7c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003a80:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003a82:	4b4c      	ldr	r3, [pc, #304]	; (8003bb4 <HAL_UART_MspInit+0x1d0>)
 8003a84:	2200      	movs	r2, #0
 8003a86:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003a88:	4b4a      	ldr	r3, [pc, #296]	; (8003bb4 <HAL_UART_MspInit+0x1d0>)
 8003a8a:	2200      	movs	r2, #0
 8003a8c:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8003a8e:	4b49      	ldr	r3, [pc, #292]	; (8003bb4 <HAL_UART_MspInit+0x1d0>)
 8003a90:	2200      	movs	r2, #0
 8003a92:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8003a94:	4b47      	ldr	r3, [pc, #284]	; (8003bb4 <HAL_UART_MspInit+0x1d0>)
 8003a96:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8003a9a:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003a9c:	4b45      	ldr	r3, [pc, #276]	; (8003bb4 <HAL_UART_MspInit+0x1d0>)
 8003a9e:	2200      	movs	r2, #0
 8003aa0:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8003aa2:	4844      	ldr	r0, [pc, #272]	; (8003bb4 <HAL_UART_MspInit+0x1d0>)
 8003aa4:	f000 fe82 	bl	80047ac <HAL_DMA_Init>
 8003aa8:	4603      	mov	r3, r0
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d001      	beq.n	8003ab2 <HAL_UART_MspInit+0xce>
    {
      Error_Handler();
 8003aae:	f7ff f9fb 	bl	8002ea8 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	4a3f      	ldr	r2, [pc, #252]	; (8003bb4 <HAL_UART_MspInit+0x1d0>)
 8003ab6:	639a      	str	r2, [r3, #56]	; 0x38
 8003ab8:	4a3e      	ldr	r2, [pc, #248]	; (8003bb4 <HAL_UART_MspInit+0x1d0>)
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 8003abe:	2200      	movs	r2, #0
 8003ac0:	2105      	movs	r1, #5
 8003ac2:	2025      	movs	r0, #37	; 0x25
 8003ac4:	f000 fe48 	bl	8004758 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8003ac8:	2025      	movs	r0, #37	; 0x25
 8003aca:	f000 fe61 	bl	8004790 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8003ace:	e067      	b.n	8003ba0 <HAL_UART_MspInit+0x1bc>
  else if(uartHandle->Instance==USART2)
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	4a39      	ldr	r2, [pc, #228]	; (8003bbc <HAL_UART_MspInit+0x1d8>)
 8003ad6:	4293      	cmp	r3, r2
 8003ad8:	d162      	bne.n	8003ba0 <HAL_UART_MspInit+0x1bc>
    __HAL_RCC_USART2_CLK_ENABLE();
 8003ada:	2300      	movs	r3, #0
 8003adc:	613b      	str	r3, [r7, #16]
 8003ade:	4b33      	ldr	r3, [pc, #204]	; (8003bac <HAL_UART_MspInit+0x1c8>)
 8003ae0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ae2:	4a32      	ldr	r2, [pc, #200]	; (8003bac <HAL_UART_MspInit+0x1c8>)
 8003ae4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003ae8:	6413      	str	r3, [r2, #64]	; 0x40
 8003aea:	4b30      	ldr	r3, [pc, #192]	; (8003bac <HAL_UART_MspInit+0x1c8>)
 8003aec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003aee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003af2:	613b      	str	r3, [r7, #16]
 8003af4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003af6:	2300      	movs	r3, #0
 8003af8:	60fb      	str	r3, [r7, #12]
 8003afa:	4b2c      	ldr	r3, [pc, #176]	; (8003bac <HAL_UART_MspInit+0x1c8>)
 8003afc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003afe:	4a2b      	ldr	r2, [pc, #172]	; (8003bac <HAL_UART_MspInit+0x1c8>)
 8003b00:	f043 0301 	orr.w	r3, r3, #1
 8003b04:	6313      	str	r3, [r2, #48]	; 0x30
 8003b06:	4b29      	ldr	r3, [pc, #164]	; (8003bac <HAL_UART_MspInit+0x1c8>)
 8003b08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b0a:	f003 0301 	and.w	r3, r3, #1
 8003b0e:	60fb      	str	r3, [r7, #12]
 8003b10:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8003b12:	230c      	movs	r3, #12
 8003b14:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003b16:	2302      	movs	r3, #2
 8003b18:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b1a:	2300      	movs	r3, #0
 8003b1c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003b1e:	2303      	movs	r3, #3
 8003b20:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003b22:	2307      	movs	r3, #7
 8003b24:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003b26:	f107 031c 	add.w	r3, r7, #28
 8003b2a:	4619      	mov	r1, r3
 8003b2c:	4820      	ldr	r0, [pc, #128]	; (8003bb0 <HAL_UART_MspInit+0x1cc>)
 8003b2e:	f001 fa59 	bl	8004fe4 <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Stream5;
 8003b32:	4b23      	ldr	r3, [pc, #140]	; (8003bc0 <HAL_UART_MspInit+0x1dc>)
 8003b34:	4a23      	ldr	r2, [pc, #140]	; (8003bc4 <HAL_UART_MspInit+0x1e0>)
 8003b36:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 8003b38:	4b21      	ldr	r3, [pc, #132]	; (8003bc0 <HAL_UART_MspInit+0x1dc>)
 8003b3a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003b3e:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003b40:	4b1f      	ldr	r3, [pc, #124]	; (8003bc0 <HAL_UART_MspInit+0x1dc>)
 8003b42:	2200      	movs	r2, #0
 8003b44:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003b46:	4b1e      	ldr	r3, [pc, #120]	; (8003bc0 <HAL_UART_MspInit+0x1dc>)
 8003b48:	2200      	movs	r2, #0
 8003b4a:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003b4c:	4b1c      	ldr	r3, [pc, #112]	; (8003bc0 <HAL_UART_MspInit+0x1dc>)
 8003b4e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003b52:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003b54:	4b1a      	ldr	r3, [pc, #104]	; (8003bc0 <HAL_UART_MspInit+0x1dc>)
 8003b56:	2200      	movs	r2, #0
 8003b58:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003b5a:	4b19      	ldr	r3, [pc, #100]	; (8003bc0 <HAL_UART_MspInit+0x1dc>)
 8003b5c:	2200      	movs	r2, #0
 8003b5e:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 8003b60:	4b17      	ldr	r3, [pc, #92]	; (8003bc0 <HAL_UART_MspInit+0x1dc>)
 8003b62:	2200      	movs	r2, #0
 8003b64:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8003b66:	4b16      	ldr	r3, [pc, #88]	; (8003bc0 <HAL_UART_MspInit+0x1dc>)
 8003b68:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8003b6c:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003b6e:	4b14      	ldr	r3, [pc, #80]	; (8003bc0 <HAL_UART_MspInit+0x1dc>)
 8003b70:	2200      	movs	r2, #0
 8003b72:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8003b74:	4812      	ldr	r0, [pc, #72]	; (8003bc0 <HAL_UART_MspInit+0x1dc>)
 8003b76:	f000 fe19 	bl	80047ac <HAL_DMA_Init>
 8003b7a:	4603      	mov	r3, r0
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	d001      	beq.n	8003b84 <HAL_UART_MspInit+0x1a0>
      Error_Handler();
 8003b80:	f7ff f992 	bl	8002ea8 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	4a0e      	ldr	r2, [pc, #56]	; (8003bc0 <HAL_UART_MspInit+0x1dc>)
 8003b88:	639a      	str	r2, [r3, #56]	; 0x38
 8003b8a:	4a0d      	ldr	r2, [pc, #52]	; (8003bc0 <HAL_UART_MspInit+0x1dc>)
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8003b90:	2200      	movs	r2, #0
 8003b92:	2105      	movs	r1, #5
 8003b94:	2026      	movs	r0, #38	; 0x26
 8003b96:	f000 fddf 	bl	8004758 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8003b9a:	2026      	movs	r0, #38	; 0x26
 8003b9c:	f000 fdf8 	bl	8004790 <HAL_NVIC_EnableIRQ>
}
 8003ba0:	bf00      	nop
 8003ba2:	3730      	adds	r7, #48	; 0x30
 8003ba4:	46bd      	mov	sp, r7
 8003ba6:	bd80      	pop	{r7, pc}
 8003ba8:	40011000 	.word	0x40011000
 8003bac:	40023800 	.word	0x40023800
 8003bb0:	40020000 	.word	0x40020000
 8003bb4:	20008fd4 	.word	0x20008fd4
 8003bb8:	40026440 	.word	0x40026440
 8003bbc:	40004400 	.word	0x40004400
 8003bc0:	20008db0 	.word	0x20008db0
 8003bc4:	40026088 	.word	0x40026088

08003bc8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8003bc8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003c00 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003bcc:	480d      	ldr	r0, [pc, #52]	; (8003c04 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8003bce:	490e      	ldr	r1, [pc, #56]	; (8003c08 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8003bd0:	4a0e      	ldr	r2, [pc, #56]	; (8003c0c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8003bd2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003bd4:	e002      	b.n	8003bdc <LoopCopyDataInit>

08003bd6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003bd6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003bd8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003bda:	3304      	adds	r3, #4

08003bdc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003bdc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003bde:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003be0:	d3f9      	bcc.n	8003bd6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003be2:	4a0b      	ldr	r2, [pc, #44]	; (8003c10 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8003be4:	4c0b      	ldr	r4, [pc, #44]	; (8003c14 <LoopFillZerobss+0x26>)
  movs r3, #0
 8003be6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003be8:	e001      	b.n	8003bee <LoopFillZerobss>

08003bea <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003bea:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003bec:	3204      	adds	r2, #4

08003bee <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003bee:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003bf0:	d3fb      	bcc.n	8003bea <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8003bf2:	f7ff fc01 	bl	80033f8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003bf6:	f009 ff93 	bl	800db20 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003bfa:	f7ff f87d 	bl	8002cf8 <main>
  bx  lr    
 8003bfe:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8003c00:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8003c04:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003c08:	20000078 	.word	0x20000078
  ldr r2, =_sidata
 8003c0c:	0800f364 	.word	0x0800f364
  ldr r2, =_sbss
 8003c10:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 8003c14:	200090cc 	.word	0x200090cc

08003c18 <DMA1_Stream3_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003c18:	e7fe      	b.n	8003c18 <DMA1_Stream3_IRQHandler>
	...

08003c1c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003c1c:	b580      	push	{r7, lr}
 8003c1e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003c20:	4b0e      	ldr	r3, [pc, #56]	; (8003c5c <HAL_Init+0x40>)
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	4a0d      	ldr	r2, [pc, #52]	; (8003c5c <HAL_Init+0x40>)
 8003c26:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003c2a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003c2c:	4b0b      	ldr	r3, [pc, #44]	; (8003c5c <HAL_Init+0x40>)
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	4a0a      	ldr	r2, [pc, #40]	; (8003c5c <HAL_Init+0x40>)
 8003c32:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003c36:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003c38:	4b08      	ldr	r3, [pc, #32]	; (8003c5c <HAL_Init+0x40>)
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	4a07      	ldr	r2, [pc, #28]	; (8003c5c <HAL_Init+0x40>)
 8003c3e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003c42:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003c44:	2003      	movs	r0, #3
 8003c46:	f000 fd7c 	bl	8004742 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003c4a:	2000      	movs	r0, #0
 8003c4c:	f7ff fa16 	bl	800307c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003c50:	f7ff f9e8 	bl	8003024 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003c54:	2300      	movs	r3, #0
}
 8003c56:	4618      	mov	r0, r3
 8003c58:	bd80      	pop	{r7, pc}
 8003c5a:	bf00      	nop
 8003c5c:	40023c00 	.word	0x40023c00

08003c60 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003c60:	b480      	push	{r7}
 8003c62:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003c64:	4b06      	ldr	r3, [pc, #24]	; (8003c80 <HAL_IncTick+0x20>)
 8003c66:	781b      	ldrb	r3, [r3, #0]
 8003c68:	461a      	mov	r2, r3
 8003c6a:	4b06      	ldr	r3, [pc, #24]	; (8003c84 <HAL_IncTick+0x24>)
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	4413      	add	r3, r2
 8003c70:	4a04      	ldr	r2, [pc, #16]	; (8003c84 <HAL_IncTick+0x24>)
 8003c72:	6013      	str	r3, [r2, #0]
}
 8003c74:	bf00      	nop
 8003c76:	46bd      	mov	sp, r7
 8003c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c7c:	4770      	bx	lr
 8003c7e:	bf00      	nop
 8003c80:	20000008 	.word	0x20000008
 8003c84:	20009078 	.word	0x20009078

08003c88 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003c88:	b480      	push	{r7}
 8003c8a:	af00      	add	r7, sp, #0
  return uwTick;
 8003c8c:	4b03      	ldr	r3, [pc, #12]	; (8003c9c <HAL_GetTick+0x14>)
 8003c8e:	681b      	ldr	r3, [r3, #0]
}
 8003c90:	4618      	mov	r0, r3
 8003c92:	46bd      	mov	sp, r7
 8003c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c98:	4770      	bx	lr
 8003c9a:	bf00      	nop
 8003c9c:	20009078 	.word	0x20009078

08003ca0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003ca0:	b580      	push	{r7, lr}
 8003ca2:	b084      	sub	sp, #16
 8003ca4:	af00      	add	r7, sp, #0
 8003ca6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003ca8:	f7ff ffee 	bl	8003c88 <HAL_GetTick>
 8003cac:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003cb8:	d005      	beq.n	8003cc6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003cba:	4b0a      	ldr	r3, [pc, #40]	; (8003ce4 <HAL_Delay+0x44>)
 8003cbc:	781b      	ldrb	r3, [r3, #0]
 8003cbe:	461a      	mov	r2, r3
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	4413      	add	r3, r2
 8003cc4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003cc6:	bf00      	nop
 8003cc8:	f7ff ffde 	bl	8003c88 <HAL_GetTick>
 8003ccc:	4602      	mov	r2, r0
 8003cce:	68bb      	ldr	r3, [r7, #8]
 8003cd0:	1ad3      	subs	r3, r2, r3
 8003cd2:	68fa      	ldr	r2, [r7, #12]
 8003cd4:	429a      	cmp	r2, r3
 8003cd6:	d8f7      	bhi.n	8003cc8 <HAL_Delay+0x28>
  {
  }
}
 8003cd8:	bf00      	nop
 8003cda:	bf00      	nop
 8003cdc:	3710      	adds	r7, #16
 8003cde:	46bd      	mov	sp, r7
 8003ce0:	bd80      	pop	{r7, pc}
 8003ce2:	bf00      	nop
 8003ce4:	20000008 	.word	0x20000008

08003ce8 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003ce8:	b580      	push	{r7, lr}
 8003cea:	b084      	sub	sp, #16
 8003cec:	af00      	add	r7, sp, #0
 8003cee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003cf0:	2300      	movs	r3, #0
 8003cf2:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d101      	bne.n	8003cfe <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8003cfa:	2301      	movs	r3, #1
 8003cfc:	e033      	b.n	8003d66 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	d109      	bne.n	8003d1a <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003d06:	6878      	ldr	r0, [r7, #4]
 8003d08:	f7fd fde8 	bl	80018dc <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	2200      	movs	r2, #0
 8003d10:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	2200      	movs	r2, #0
 8003d16:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d1e:	f003 0310 	and.w	r3, r3, #16
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d118      	bne.n	8003d58 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d2a:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8003d2e:	f023 0302 	bic.w	r3, r3, #2
 8003d32:	f043 0202 	orr.w	r2, r3, #2
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8003d3a:	6878      	ldr	r0, [r7, #4]
 8003d3c:	f000 fb4e 	bl	80043dc <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	2200      	movs	r2, #0
 8003d44:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d4a:	f023 0303 	bic.w	r3, r3, #3
 8003d4e:	f043 0201 	orr.w	r2, r3, #1
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	641a      	str	r2, [r3, #64]	; 0x40
 8003d56:	e001      	b.n	8003d5c <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8003d58:	2301      	movs	r3, #1
 8003d5a:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	2200      	movs	r2, #0
 8003d60:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8003d64:	7bfb      	ldrb	r3, [r7, #15]
}
 8003d66:	4618      	mov	r0, r3
 8003d68:	3710      	adds	r7, #16
 8003d6a:	46bd      	mov	sp, r7
 8003d6c:	bd80      	pop	{r7, pc}
	...

08003d70 <HAL_ADC_Start_IT>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef* hadc)
{
 8003d70:	b480      	push	{r7}
 8003d72:	b085      	sub	sp, #20
 8003d74:	af00      	add	r7, sp, #0
 8003d76:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8003d78:	2300      	movs	r3, #0
 8003d7a:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003d82:	2b01      	cmp	r3, #1
 8003d84:	d101      	bne.n	8003d8a <HAL_ADC_Start_IT+0x1a>
 8003d86:	2302      	movs	r3, #2
 8003d88:	e0a1      	b.n	8003ece <HAL_ADC_Start_IT+0x15e>
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	2201      	movs	r2, #1
 8003d8e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	689b      	ldr	r3, [r3, #8]
 8003d98:	f003 0301 	and.w	r3, r3, #1
 8003d9c:	2b01      	cmp	r3, #1
 8003d9e:	d018      	beq.n	8003dd2 <HAL_ADC_Start_IT+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	689a      	ldr	r2, [r3, #8]
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	f042 0201 	orr.w	r2, r2, #1
 8003dae:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8003db0:	4b4a      	ldr	r3, [pc, #296]	; (8003edc <HAL_ADC_Start_IT+0x16c>)
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	4a4a      	ldr	r2, [pc, #296]	; (8003ee0 <HAL_ADC_Start_IT+0x170>)
 8003db6:	fba2 2303 	umull	r2, r3, r2, r3
 8003dba:	0c9a      	lsrs	r2, r3, #18
 8003dbc:	4613      	mov	r3, r2
 8003dbe:	005b      	lsls	r3, r3, #1
 8003dc0:	4413      	add	r3, r2
 8003dc2:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8003dc4:	e002      	b.n	8003dcc <HAL_ADC_Start_IT+0x5c>
    {
      counter--;
 8003dc6:	68bb      	ldr	r3, [r7, #8]
 8003dc8:	3b01      	subs	r3, #1
 8003dca:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8003dcc:	68bb      	ldr	r3, [r7, #8]
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d1f9      	bne.n	8003dc6 <HAL_ADC_Start_IT+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	689b      	ldr	r3, [r3, #8]
 8003dd8:	f003 0301 	and.w	r3, r3, #1
 8003ddc:	2b01      	cmp	r3, #1
 8003dde:	d169      	bne.n	8003eb4 <HAL_ADC_Start_IT+0x144>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003de4:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8003de8:	f023 0301 	bic.w	r3, r3, #1
 8003dec:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	685b      	ldr	r3, [r3, #4]
 8003dfa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d007      	beq.n	8003e12 <HAL_ADC_Start_IT+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e06:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003e0a:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e16:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003e1a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003e1e:	d106      	bne.n	8003e2e <HAL_ADC_Start_IT+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e24:	f023 0206 	bic.w	r2, r3, #6
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	645a      	str	r2, [r3, #68]	; 0x44
 8003e2c:	e002      	b.n	8003e34 <HAL_ADC_Start_IT+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	2200      	movs	r2, #0
 8003e32:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	2200      	movs	r2, #0
 8003e38:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003e3c:	4b29      	ldr	r3, [pc, #164]	; (8003ee4 <HAL_ADC_Start_IT+0x174>)
 8003e3e:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8003e48:	601a      	str	r2, [r3, #0]
    
    /* Enable end of conversion interrupt for regular group */
    __HAL_ADC_ENABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_OVR));
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	685b      	ldr	r3, [r3, #4]
 8003e50:	687a      	ldr	r2, [r7, #4]
 8003e52:	6812      	ldr	r2, [r2, #0]
 8003e54:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003e58:	f043 0320 	orr.w	r3, r3, #32
 8003e5c:	6053      	str	r3, [r2, #4]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	685b      	ldr	r3, [r3, #4]
 8003e62:	f003 031f 	and.w	r3, r3, #31
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d10f      	bne.n	8003e8a <HAL_ADC_Start_IT+0x11a>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	689b      	ldr	r3, [r3, #8]
 8003e70:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003e74:	2b00      	cmp	r3, #0
 8003e76:	d129      	bne.n	8003ecc <HAL_ADC_Start_IT+0x15c>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	689a      	ldr	r2, [r3, #8]
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003e86:	609a      	str	r2, [r3, #8]
 8003e88:	e020      	b.n	8003ecc <HAL_ADC_Start_IT+0x15c>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	4a16      	ldr	r2, [pc, #88]	; (8003ee8 <HAL_ADC_Start_IT+0x178>)
 8003e90:	4293      	cmp	r3, r2
 8003e92:	d11b      	bne.n	8003ecc <HAL_ADC_Start_IT+0x15c>
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	689b      	ldr	r3, [r3, #8]
 8003e9a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d114      	bne.n	8003ecc <HAL_ADC_Start_IT+0x15c>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	689a      	ldr	r2, [r3, #8]
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003eb0:	609a      	str	r2, [r3, #8]
 8003eb2:	e00b      	b.n	8003ecc <HAL_ADC_Start_IT+0x15c>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003eb8:	f043 0210 	orr.w	r2, r3, #16
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ec4:	f043 0201 	orr.w	r2, r3, #1
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8003ecc:	2300      	movs	r3, #0
}
 8003ece:	4618      	mov	r0, r3
 8003ed0:	3714      	adds	r7, #20
 8003ed2:	46bd      	mov	sp, r7
 8003ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ed8:	4770      	bx	lr
 8003eda:	bf00      	nop
 8003edc:	20000000 	.word	0x20000000
 8003ee0:	431bde83 	.word	0x431bde83
 8003ee4:	40012300 	.word	0x40012300
 8003ee8:	40012000 	.word	0x40012000

08003eec <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8003eec:	b580      	push	{r7, lr}
 8003eee:	b084      	sub	sp, #16
 8003ef0:	af00      	add	r7, sp, #0
 8003ef2:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 8003ef4:	2300      	movs	r3, #0
 8003ef6:	60fb      	str	r3, [r7, #12]
 8003ef8:	2300      	movs	r3, #0
 8003efa:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC);
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	f003 0302 	and.w	r3, r3, #2
 8003f06:	2b02      	cmp	r3, #2
 8003f08:	bf0c      	ite	eq
 8003f0a:	2301      	moveq	r3, #1
 8003f0c:	2300      	movne	r3, #0
 8003f0e:	b2db      	uxtb	r3, r3
 8003f10:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC);
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	685b      	ldr	r3, [r3, #4]
 8003f18:	f003 0320 	and.w	r3, r3, #32
 8003f1c:	2b20      	cmp	r3, #32
 8003f1e:	bf0c      	ite	eq
 8003f20:	2301      	moveq	r3, #1
 8003f22:	2300      	movne	r3, #0
 8003f24:	b2db      	uxtb	r3, r3
 8003f26:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	d049      	beq.n	8003fc2 <HAL_ADC_IRQHandler+0xd6>
 8003f2e:	68bb      	ldr	r3, [r7, #8]
 8003f30:	2b00      	cmp	r3, #0
 8003f32:	d046      	beq.n	8003fc2 <HAL_ADC_IRQHandler+0xd6>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f38:	f003 0310 	and.w	r3, r3, #16
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	d105      	bne.n	8003f4c <HAL_ADC_IRQHandler+0x60>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f44:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	689b      	ldr	r3, [r3, #8]
 8003f52:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d12b      	bne.n	8003fb2 <HAL_ADC_IRQHandler+0xc6>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d127      	bne.n	8003fb2 <HAL_ADC_IRQHandler+0xc6>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f68:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003f6c:	2b00      	cmp	r3, #0
 8003f6e:	d006      	beq.n	8003f7e <HAL_ADC_IRQHandler+0x92>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	689b      	ldr	r3, [r3, #8]
 8003f76:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d119      	bne.n	8003fb2 <HAL_ADC_IRQHandler+0xc6>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	685a      	ldr	r2, [r3, #4]
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	f022 0220 	bic.w	r2, r2, #32
 8003f8c:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f92:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f9e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	d105      	bne.n	8003fb2 <HAL_ADC_IRQHandler+0xc6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003faa:	f043 0201 	orr.w	r2, r3, #1
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003fb2:	6878      	ldr	r0, [r7, #4]
 8003fb4:	f7fd fd10 	bl	80019d8 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	f06f 0212 	mvn.w	r2, #18
 8003fc0:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC);
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	f003 0304 	and.w	r3, r3, #4
 8003fcc:	2b04      	cmp	r3, #4
 8003fce:	bf0c      	ite	eq
 8003fd0:	2301      	moveq	r3, #1
 8003fd2:	2300      	movne	r3, #0
 8003fd4:	b2db      	uxtb	r3, r3
 8003fd6:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC);                               
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	685b      	ldr	r3, [r3, #4]
 8003fde:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003fe2:	2b80      	cmp	r3, #128	; 0x80
 8003fe4:	bf0c      	ite	eq
 8003fe6:	2301      	moveq	r3, #1
 8003fe8:	2300      	movne	r3, #0
 8003fea:	b2db      	uxtb	r3, r3
 8003fec:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d057      	beq.n	80040a4 <HAL_ADC_IRQHandler+0x1b8>
 8003ff4:	68bb      	ldr	r3, [r7, #8]
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d054      	beq.n	80040a4 <HAL_ADC_IRQHandler+0x1b8>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ffe:	f003 0310 	and.w	r3, r3, #16
 8004002:	2b00      	cmp	r3, #0
 8004004:	d105      	bne.n	8004012 <HAL_ADC_IRQHandler+0x126>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800400a:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	689b      	ldr	r3, [r3, #8]
 8004018:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 800401c:	2b00      	cmp	r3, #0
 800401e:	d139      	bne.n	8004094 <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004026:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 800402a:	2b00      	cmp	r3, #0
 800402c:	d006      	beq.n	800403c <HAL_ADC_IRQHandler+0x150>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	689b      	ldr	r3, [r3, #8]
 8004034:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8004038:	2b00      	cmp	r3, #0
 800403a:	d12b      	bne.n	8004094 <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	685b      	ldr	r3, [r3, #4]
 8004042:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8004046:	2b00      	cmp	r3, #0
 8004048:	d124      	bne.n	8004094 <HAL_ADC_IRQHandler+0x1a8>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	689b      	ldr	r3, [r3, #8]
 8004050:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8004054:	2b00      	cmp	r3, #0
 8004056:	d11d      	bne.n	8004094 <HAL_ADC_IRQHandler+0x1a8>
        (hadc->Init.ContinuousConvMode == DISABLE)   )       )   )
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	7e1b      	ldrb	r3, [r3, #24]
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 800405c:	2b00      	cmp	r3, #0
 800405e:	d119      	bne.n	8004094 <HAL_ADC_IRQHandler+0x1a8>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	685a      	ldr	r2, [r3, #4]
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800406e:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004074:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004080:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004084:	2b00      	cmp	r3, #0
 8004086:	d105      	bne.n	8004094 <HAL_ADC_IRQHandler+0x1a8>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800408c:	f043 0201 	orr.w	r2, r3, #1
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	641a      	str	r2, [r3, #64]	; 0x40
    /* Conversion complete callback */ 
    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8004094:	6878      	ldr	r0, [r7, #4]
 8004096:	f000 fa9d 	bl	80045d4 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	f06f 020c 	mvn.w	r2, #12
 80040a2:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD);
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	f003 0301 	and.w	r3, r3, #1
 80040ae:	2b01      	cmp	r3, #1
 80040b0:	bf0c      	ite	eq
 80040b2:	2301      	moveq	r3, #1
 80040b4:	2300      	movne	r3, #0
 80040b6:	b2db      	uxtb	r3, r3
 80040b8:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD);                          
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	685b      	ldr	r3, [r3, #4]
 80040c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80040c4:	2b40      	cmp	r3, #64	; 0x40
 80040c6:	bf0c      	ite	eq
 80040c8:	2301      	moveq	r3, #1
 80040ca:	2300      	movne	r3, #0
 80040cc:	b2db      	uxtb	r3, r3
 80040ce:	60bb      	str	r3, [r7, #8]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d017      	beq.n	8004106 <HAL_ADC_IRQHandler+0x21a>
 80040d6:	68bb      	ldr	r3, [r7, #8]
 80040d8:	2b00      	cmp	r3, #0
 80040da:	d014      	beq.n	8004106 <HAL_ADC_IRQHandler+0x21a>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	f003 0301 	and.w	r3, r3, #1
 80040e6:	2b01      	cmp	r3, #1
 80040e8:	d10d      	bne.n	8004106 <HAL_ADC_IRQHandler+0x21a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040ee:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 80040f6:	6878      	ldr	r0, [r7, #4]
 80040f8:	f000 f839 	bl	800416e <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	f06f 0201 	mvn.w	r2, #1
 8004104:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR);
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	f003 0320 	and.w	r3, r3, #32
 8004110:	2b20      	cmp	r3, #32
 8004112:	bf0c      	ite	eq
 8004114:	2301      	moveq	r3, #1
 8004116:	2300      	movne	r3, #0
 8004118:	b2db      	uxtb	r3, r3
 800411a:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR);
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	685b      	ldr	r3, [r3, #4]
 8004122:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004126:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800412a:	bf0c      	ite	eq
 800412c:	2301      	moveq	r3, #1
 800412e:	2300      	movne	r3, #0
 8004130:	b2db      	uxtb	r3, r3
 8004132:	60bb      	str	r3, [r7, #8]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	2b00      	cmp	r3, #0
 8004138:	d015      	beq.n	8004166 <HAL_ADC_IRQHandler+0x27a>
 800413a:	68bb      	ldr	r3, [r7, #8]
 800413c:	2b00      	cmp	r3, #0
 800413e:	d012      	beq.n	8004166 <HAL_ADC_IRQHandler+0x27a>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004144:	f043 0202 	orr.w	r2, r3, #2
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	f06f 0220 	mvn.w	r2, #32
 8004154:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8004156:	6878      	ldr	r0, [r7, #4]
 8004158:	f000 f813 	bl	8004182 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	f06f 0220 	mvn.w	r2, #32
 8004164:	601a      	str	r2, [r3, #0]
  }
}
 8004166:	bf00      	nop
 8004168:	3710      	adds	r7, #16
 800416a:	46bd      	mov	sp, r7
 800416c:	bd80      	pop	{r7, pc}

0800416e <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 800416e:	b480      	push	{r7}
 8004170:	b083      	sub	sp, #12
 8004172:	af00      	add	r7, sp, #0
 8004174:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 8004176:	bf00      	nop
 8004178:	370c      	adds	r7, #12
 800417a:	46bd      	mov	sp, r7
 800417c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004180:	4770      	bx	lr

08004182 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8004182:	b480      	push	{r7}
 8004184:	b083      	sub	sp, #12
 8004186:	af00      	add	r7, sp, #0
 8004188:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 800418a:	bf00      	nop
 800418c:	370c      	adds	r7, #12
 800418e:	46bd      	mov	sp, r7
 8004190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004194:	4770      	bx	lr
	...

08004198 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8004198:	b480      	push	{r7}
 800419a:	b085      	sub	sp, #20
 800419c:	af00      	add	r7, sp, #0
 800419e:	6078      	str	r0, [r7, #4]
 80041a0:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80041a2:	2300      	movs	r3, #0
 80041a4:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80041ac:	2b01      	cmp	r3, #1
 80041ae:	d101      	bne.n	80041b4 <HAL_ADC_ConfigChannel+0x1c>
 80041b0:	2302      	movs	r3, #2
 80041b2:	e105      	b.n	80043c0 <HAL_ADC_ConfigChannel+0x228>
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	2201      	movs	r2, #1
 80041b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80041bc:	683b      	ldr	r3, [r7, #0]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	2b09      	cmp	r3, #9
 80041c2:	d925      	bls.n	8004210 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	68d9      	ldr	r1, [r3, #12]
 80041ca:	683b      	ldr	r3, [r7, #0]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	b29b      	uxth	r3, r3
 80041d0:	461a      	mov	r2, r3
 80041d2:	4613      	mov	r3, r2
 80041d4:	005b      	lsls	r3, r3, #1
 80041d6:	4413      	add	r3, r2
 80041d8:	3b1e      	subs	r3, #30
 80041da:	2207      	movs	r2, #7
 80041dc:	fa02 f303 	lsl.w	r3, r2, r3
 80041e0:	43da      	mvns	r2, r3
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	400a      	ands	r2, r1
 80041e8:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	68d9      	ldr	r1, [r3, #12]
 80041f0:	683b      	ldr	r3, [r7, #0]
 80041f2:	689a      	ldr	r2, [r3, #8]
 80041f4:	683b      	ldr	r3, [r7, #0]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	b29b      	uxth	r3, r3
 80041fa:	4618      	mov	r0, r3
 80041fc:	4603      	mov	r3, r0
 80041fe:	005b      	lsls	r3, r3, #1
 8004200:	4403      	add	r3, r0
 8004202:	3b1e      	subs	r3, #30
 8004204:	409a      	lsls	r2, r3
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	430a      	orrs	r2, r1
 800420c:	60da      	str	r2, [r3, #12]
 800420e:	e022      	b.n	8004256 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	6919      	ldr	r1, [r3, #16]
 8004216:	683b      	ldr	r3, [r7, #0]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	b29b      	uxth	r3, r3
 800421c:	461a      	mov	r2, r3
 800421e:	4613      	mov	r3, r2
 8004220:	005b      	lsls	r3, r3, #1
 8004222:	4413      	add	r3, r2
 8004224:	2207      	movs	r2, #7
 8004226:	fa02 f303 	lsl.w	r3, r2, r3
 800422a:	43da      	mvns	r2, r3
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	400a      	ands	r2, r1
 8004232:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	6919      	ldr	r1, [r3, #16]
 800423a:	683b      	ldr	r3, [r7, #0]
 800423c:	689a      	ldr	r2, [r3, #8]
 800423e:	683b      	ldr	r3, [r7, #0]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	b29b      	uxth	r3, r3
 8004244:	4618      	mov	r0, r3
 8004246:	4603      	mov	r3, r0
 8004248:	005b      	lsls	r3, r3, #1
 800424a:	4403      	add	r3, r0
 800424c:	409a      	lsls	r2, r3
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	430a      	orrs	r2, r1
 8004254:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8004256:	683b      	ldr	r3, [r7, #0]
 8004258:	685b      	ldr	r3, [r3, #4]
 800425a:	2b06      	cmp	r3, #6
 800425c:	d824      	bhi.n	80042a8 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8004264:	683b      	ldr	r3, [r7, #0]
 8004266:	685a      	ldr	r2, [r3, #4]
 8004268:	4613      	mov	r3, r2
 800426a:	009b      	lsls	r3, r3, #2
 800426c:	4413      	add	r3, r2
 800426e:	3b05      	subs	r3, #5
 8004270:	221f      	movs	r2, #31
 8004272:	fa02 f303 	lsl.w	r3, r2, r3
 8004276:	43da      	mvns	r2, r3
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	400a      	ands	r2, r1
 800427e:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8004286:	683b      	ldr	r3, [r7, #0]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	b29b      	uxth	r3, r3
 800428c:	4618      	mov	r0, r3
 800428e:	683b      	ldr	r3, [r7, #0]
 8004290:	685a      	ldr	r2, [r3, #4]
 8004292:	4613      	mov	r3, r2
 8004294:	009b      	lsls	r3, r3, #2
 8004296:	4413      	add	r3, r2
 8004298:	3b05      	subs	r3, #5
 800429a:	fa00 f203 	lsl.w	r2, r0, r3
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	430a      	orrs	r2, r1
 80042a4:	635a      	str	r2, [r3, #52]	; 0x34
 80042a6:	e04c      	b.n	8004342 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80042a8:	683b      	ldr	r3, [r7, #0]
 80042aa:	685b      	ldr	r3, [r3, #4]
 80042ac:	2b0c      	cmp	r3, #12
 80042ae:	d824      	bhi.n	80042fa <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80042b6:	683b      	ldr	r3, [r7, #0]
 80042b8:	685a      	ldr	r2, [r3, #4]
 80042ba:	4613      	mov	r3, r2
 80042bc:	009b      	lsls	r3, r3, #2
 80042be:	4413      	add	r3, r2
 80042c0:	3b23      	subs	r3, #35	; 0x23
 80042c2:	221f      	movs	r2, #31
 80042c4:	fa02 f303 	lsl.w	r3, r2, r3
 80042c8:	43da      	mvns	r2, r3
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	400a      	ands	r2, r1
 80042d0:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80042d8:	683b      	ldr	r3, [r7, #0]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	b29b      	uxth	r3, r3
 80042de:	4618      	mov	r0, r3
 80042e0:	683b      	ldr	r3, [r7, #0]
 80042e2:	685a      	ldr	r2, [r3, #4]
 80042e4:	4613      	mov	r3, r2
 80042e6:	009b      	lsls	r3, r3, #2
 80042e8:	4413      	add	r3, r2
 80042ea:	3b23      	subs	r3, #35	; 0x23
 80042ec:	fa00 f203 	lsl.w	r2, r0, r3
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	430a      	orrs	r2, r1
 80042f6:	631a      	str	r2, [r3, #48]	; 0x30
 80042f8:	e023      	b.n	8004342 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8004300:	683b      	ldr	r3, [r7, #0]
 8004302:	685a      	ldr	r2, [r3, #4]
 8004304:	4613      	mov	r3, r2
 8004306:	009b      	lsls	r3, r3, #2
 8004308:	4413      	add	r3, r2
 800430a:	3b41      	subs	r3, #65	; 0x41
 800430c:	221f      	movs	r2, #31
 800430e:	fa02 f303 	lsl.w	r3, r2, r3
 8004312:	43da      	mvns	r2, r3
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	400a      	ands	r2, r1
 800431a:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8004322:	683b      	ldr	r3, [r7, #0]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	b29b      	uxth	r3, r3
 8004328:	4618      	mov	r0, r3
 800432a:	683b      	ldr	r3, [r7, #0]
 800432c:	685a      	ldr	r2, [r3, #4]
 800432e:	4613      	mov	r3, r2
 8004330:	009b      	lsls	r3, r3, #2
 8004332:	4413      	add	r3, r2
 8004334:	3b41      	subs	r3, #65	; 0x41
 8004336:	fa00 f203 	lsl.w	r2, r0, r3
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	430a      	orrs	r2, r1
 8004340:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004342:	4b22      	ldr	r3, [pc, #136]	; (80043cc <HAL_ADC_ConfigChannel+0x234>)
 8004344:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	4a21      	ldr	r2, [pc, #132]	; (80043d0 <HAL_ADC_ConfigChannel+0x238>)
 800434c:	4293      	cmp	r3, r2
 800434e:	d109      	bne.n	8004364 <HAL_ADC_ConfigChannel+0x1cc>
 8004350:	683b      	ldr	r3, [r7, #0]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	2b12      	cmp	r3, #18
 8004356:	d105      	bne.n	8004364 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	685b      	ldr	r3, [r3, #4]
 800435c:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	4a19      	ldr	r2, [pc, #100]	; (80043d0 <HAL_ADC_ConfigChannel+0x238>)
 800436a:	4293      	cmp	r3, r2
 800436c:	d123      	bne.n	80043b6 <HAL_ADC_ConfigChannel+0x21e>
 800436e:	683b      	ldr	r3, [r7, #0]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	2b10      	cmp	r3, #16
 8004374:	d003      	beq.n	800437e <HAL_ADC_ConfigChannel+0x1e6>
 8004376:	683b      	ldr	r3, [r7, #0]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	2b11      	cmp	r3, #17
 800437c:	d11b      	bne.n	80043b6 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	685b      	ldr	r3, [r3, #4]
 8004382:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 800438a:	683b      	ldr	r3, [r7, #0]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	2b10      	cmp	r3, #16
 8004390:	d111      	bne.n	80043b6 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8004392:	4b10      	ldr	r3, [pc, #64]	; (80043d4 <HAL_ADC_ConfigChannel+0x23c>)
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	4a10      	ldr	r2, [pc, #64]	; (80043d8 <HAL_ADC_ConfigChannel+0x240>)
 8004398:	fba2 2303 	umull	r2, r3, r2, r3
 800439c:	0c9a      	lsrs	r2, r3, #18
 800439e:	4613      	mov	r3, r2
 80043a0:	009b      	lsls	r3, r3, #2
 80043a2:	4413      	add	r3, r2
 80043a4:	005b      	lsls	r3, r3, #1
 80043a6:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80043a8:	e002      	b.n	80043b0 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 80043aa:	68bb      	ldr	r3, [r7, #8]
 80043ac:	3b01      	subs	r3, #1
 80043ae:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80043b0:	68bb      	ldr	r3, [r7, #8]
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	d1f9      	bne.n	80043aa <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	2200      	movs	r2, #0
 80043ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80043be:	2300      	movs	r3, #0
}
 80043c0:	4618      	mov	r0, r3
 80043c2:	3714      	adds	r7, #20
 80043c4:	46bd      	mov	sp, r7
 80043c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ca:	4770      	bx	lr
 80043cc:	40012300 	.word	0x40012300
 80043d0:	40012000 	.word	0x40012000
 80043d4:	20000000 	.word	0x20000000
 80043d8:	431bde83 	.word	0x431bde83

080043dc <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80043dc:	b480      	push	{r7}
 80043de:	b085      	sub	sp, #20
 80043e0:	af00      	add	r7, sp, #0
 80043e2:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80043e4:	4b79      	ldr	r3, [pc, #484]	; (80045cc <ADC_Init+0x1f0>)
 80043e6:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	685b      	ldr	r3, [r3, #4]
 80043ec:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	685a      	ldr	r2, [r3, #4]
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	685b      	ldr	r3, [r3, #4]
 80043fc:	431a      	orrs	r2, r3
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	685a      	ldr	r2, [r3, #4]
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004410:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	6859      	ldr	r1, [r3, #4]
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	691b      	ldr	r3, [r3, #16]
 800441c:	021a      	lsls	r2, r3, #8
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	430a      	orrs	r2, r1
 8004424:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	685a      	ldr	r2, [r3, #4]
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8004434:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	6859      	ldr	r1, [r3, #4]
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	689a      	ldr	r2, [r3, #8]
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	430a      	orrs	r2, r1
 8004446:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	689a      	ldr	r2, [r3, #8]
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004456:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	6899      	ldr	r1, [r3, #8]
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	68da      	ldr	r2, [r3, #12]
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	430a      	orrs	r2, r1
 8004468:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800446e:	4a58      	ldr	r2, [pc, #352]	; (80045d0 <ADC_Init+0x1f4>)
 8004470:	4293      	cmp	r3, r2
 8004472:	d022      	beq.n	80044ba <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	689a      	ldr	r2, [r3, #8]
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8004482:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	6899      	ldr	r1, [r3, #8]
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	430a      	orrs	r2, r1
 8004494:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	689a      	ldr	r2, [r3, #8]
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80044a4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	6899      	ldr	r1, [r3, #8]
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	430a      	orrs	r2, r1
 80044b6:	609a      	str	r2, [r3, #8]
 80044b8:	e00f      	b.n	80044da <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	689a      	ldr	r2, [r3, #8]
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80044c8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	689a      	ldr	r2, [r3, #8]
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80044d8:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	689a      	ldr	r2, [r3, #8]
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	f022 0202 	bic.w	r2, r2, #2
 80044e8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	6899      	ldr	r1, [r3, #8]
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	7e1b      	ldrb	r3, [r3, #24]
 80044f4:	005a      	lsls	r2, r3, #1
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	430a      	orrs	r2, r1
 80044fc:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004504:	2b00      	cmp	r3, #0
 8004506:	d01b      	beq.n	8004540 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	685a      	ldr	r2, [r3, #4]
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004516:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	685a      	ldr	r2, [r3, #4]
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8004526:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	6859      	ldr	r1, [r3, #4]
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004532:	3b01      	subs	r3, #1
 8004534:	035a      	lsls	r2, r3, #13
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	430a      	orrs	r2, r1
 800453c:	605a      	str	r2, [r3, #4]
 800453e:	e007      	b.n	8004550 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	685a      	ldr	r2, [r3, #4]
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800454e:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800455e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	69db      	ldr	r3, [r3, #28]
 800456a:	3b01      	subs	r3, #1
 800456c:	051a      	lsls	r2, r3, #20
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	430a      	orrs	r2, r1
 8004574:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	689a      	ldr	r2, [r3, #8]
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8004584:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	6899      	ldr	r1, [r3, #8]
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8004592:	025a      	lsls	r2, r3, #9
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	430a      	orrs	r2, r1
 800459a:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	689a      	ldr	r2, [r3, #8]
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80045aa:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	6899      	ldr	r1, [r3, #8]
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	695b      	ldr	r3, [r3, #20]
 80045b6:	029a      	lsls	r2, r3, #10
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	430a      	orrs	r2, r1
 80045be:	609a      	str	r2, [r3, #8]
}
 80045c0:	bf00      	nop
 80045c2:	3714      	adds	r7, #20
 80045c4:	46bd      	mov	sp, r7
 80045c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ca:	4770      	bx	lr
 80045cc:	40012300 	.word	0x40012300
 80045d0:	0f000001 	.word	0x0f000001

080045d4 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80045d4:	b480      	push	{r7}
 80045d6:	b083      	sub	sp, #12
 80045d8:	af00      	add	r7, sp, #0
 80045da:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 80045dc:	bf00      	nop
 80045de:	370c      	adds	r7, #12
 80045e0:	46bd      	mov	sp, r7
 80045e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045e6:	4770      	bx	lr

080045e8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80045e8:	b480      	push	{r7}
 80045ea:	b085      	sub	sp, #20
 80045ec:	af00      	add	r7, sp, #0
 80045ee:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	f003 0307 	and.w	r3, r3, #7
 80045f6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80045f8:	4b0c      	ldr	r3, [pc, #48]	; (800462c <__NVIC_SetPriorityGrouping+0x44>)
 80045fa:	68db      	ldr	r3, [r3, #12]
 80045fc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80045fe:	68ba      	ldr	r2, [r7, #8]
 8004600:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004604:	4013      	ands	r3, r2
 8004606:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800460c:	68bb      	ldr	r3, [r7, #8]
 800460e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004610:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004614:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004618:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800461a:	4a04      	ldr	r2, [pc, #16]	; (800462c <__NVIC_SetPriorityGrouping+0x44>)
 800461c:	68bb      	ldr	r3, [r7, #8]
 800461e:	60d3      	str	r3, [r2, #12]
}
 8004620:	bf00      	nop
 8004622:	3714      	adds	r7, #20
 8004624:	46bd      	mov	sp, r7
 8004626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800462a:	4770      	bx	lr
 800462c:	e000ed00 	.word	0xe000ed00

08004630 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004630:	b480      	push	{r7}
 8004632:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004634:	4b04      	ldr	r3, [pc, #16]	; (8004648 <__NVIC_GetPriorityGrouping+0x18>)
 8004636:	68db      	ldr	r3, [r3, #12]
 8004638:	0a1b      	lsrs	r3, r3, #8
 800463a:	f003 0307 	and.w	r3, r3, #7
}
 800463e:	4618      	mov	r0, r3
 8004640:	46bd      	mov	sp, r7
 8004642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004646:	4770      	bx	lr
 8004648:	e000ed00 	.word	0xe000ed00

0800464c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800464c:	b480      	push	{r7}
 800464e:	b083      	sub	sp, #12
 8004650:	af00      	add	r7, sp, #0
 8004652:	4603      	mov	r3, r0
 8004654:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004656:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800465a:	2b00      	cmp	r3, #0
 800465c:	db0b      	blt.n	8004676 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800465e:	79fb      	ldrb	r3, [r7, #7]
 8004660:	f003 021f 	and.w	r2, r3, #31
 8004664:	4907      	ldr	r1, [pc, #28]	; (8004684 <__NVIC_EnableIRQ+0x38>)
 8004666:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800466a:	095b      	lsrs	r3, r3, #5
 800466c:	2001      	movs	r0, #1
 800466e:	fa00 f202 	lsl.w	r2, r0, r2
 8004672:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8004676:	bf00      	nop
 8004678:	370c      	adds	r7, #12
 800467a:	46bd      	mov	sp, r7
 800467c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004680:	4770      	bx	lr
 8004682:	bf00      	nop
 8004684:	e000e100 	.word	0xe000e100

08004688 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004688:	b480      	push	{r7}
 800468a:	b083      	sub	sp, #12
 800468c:	af00      	add	r7, sp, #0
 800468e:	4603      	mov	r3, r0
 8004690:	6039      	str	r1, [r7, #0]
 8004692:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004694:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004698:	2b00      	cmp	r3, #0
 800469a:	db0a      	blt.n	80046b2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800469c:	683b      	ldr	r3, [r7, #0]
 800469e:	b2da      	uxtb	r2, r3
 80046a0:	490c      	ldr	r1, [pc, #48]	; (80046d4 <__NVIC_SetPriority+0x4c>)
 80046a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80046a6:	0112      	lsls	r2, r2, #4
 80046a8:	b2d2      	uxtb	r2, r2
 80046aa:	440b      	add	r3, r1
 80046ac:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80046b0:	e00a      	b.n	80046c8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80046b2:	683b      	ldr	r3, [r7, #0]
 80046b4:	b2da      	uxtb	r2, r3
 80046b6:	4908      	ldr	r1, [pc, #32]	; (80046d8 <__NVIC_SetPriority+0x50>)
 80046b8:	79fb      	ldrb	r3, [r7, #7]
 80046ba:	f003 030f 	and.w	r3, r3, #15
 80046be:	3b04      	subs	r3, #4
 80046c0:	0112      	lsls	r2, r2, #4
 80046c2:	b2d2      	uxtb	r2, r2
 80046c4:	440b      	add	r3, r1
 80046c6:	761a      	strb	r2, [r3, #24]
}
 80046c8:	bf00      	nop
 80046ca:	370c      	adds	r7, #12
 80046cc:	46bd      	mov	sp, r7
 80046ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046d2:	4770      	bx	lr
 80046d4:	e000e100 	.word	0xe000e100
 80046d8:	e000ed00 	.word	0xe000ed00

080046dc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80046dc:	b480      	push	{r7}
 80046de:	b089      	sub	sp, #36	; 0x24
 80046e0:	af00      	add	r7, sp, #0
 80046e2:	60f8      	str	r0, [r7, #12]
 80046e4:	60b9      	str	r1, [r7, #8]
 80046e6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	f003 0307 	and.w	r3, r3, #7
 80046ee:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80046f0:	69fb      	ldr	r3, [r7, #28]
 80046f2:	f1c3 0307 	rsb	r3, r3, #7
 80046f6:	2b04      	cmp	r3, #4
 80046f8:	bf28      	it	cs
 80046fa:	2304      	movcs	r3, #4
 80046fc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80046fe:	69fb      	ldr	r3, [r7, #28]
 8004700:	3304      	adds	r3, #4
 8004702:	2b06      	cmp	r3, #6
 8004704:	d902      	bls.n	800470c <NVIC_EncodePriority+0x30>
 8004706:	69fb      	ldr	r3, [r7, #28]
 8004708:	3b03      	subs	r3, #3
 800470a:	e000      	b.n	800470e <NVIC_EncodePriority+0x32>
 800470c:	2300      	movs	r3, #0
 800470e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004710:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004714:	69bb      	ldr	r3, [r7, #24]
 8004716:	fa02 f303 	lsl.w	r3, r2, r3
 800471a:	43da      	mvns	r2, r3
 800471c:	68bb      	ldr	r3, [r7, #8]
 800471e:	401a      	ands	r2, r3
 8004720:	697b      	ldr	r3, [r7, #20]
 8004722:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004724:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8004728:	697b      	ldr	r3, [r7, #20]
 800472a:	fa01 f303 	lsl.w	r3, r1, r3
 800472e:	43d9      	mvns	r1, r3
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004734:	4313      	orrs	r3, r2
         );
}
 8004736:	4618      	mov	r0, r3
 8004738:	3724      	adds	r7, #36	; 0x24
 800473a:	46bd      	mov	sp, r7
 800473c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004740:	4770      	bx	lr

08004742 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004742:	b580      	push	{r7, lr}
 8004744:	b082      	sub	sp, #8
 8004746:	af00      	add	r7, sp, #0
 8004748:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800474a:	6878      	ldr	r0, [r7, #4]
 800474c:	f7ff ff4c 	bl	80045e8 <__NVIC_SetPriorityGrouping>
}
 8004750:	bf00      	nop
 8004752:	3708      	adds	r7, #8
 8004754:	46bd      	mov	sp, r7
 8004756:	bd80      	pop	{r7, pc}

08004758 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004758:	b580      	push	{r7, lr}
 800475a:	b086      	sub	sp, #24
 800475c:	af00      	add	r7, sp, #0
 800475e:	4603      	mov	r3, r0
 8004760:	60b9      	str	r1, [r7, #8]
 8004762:	607a      	str	r2, [r7, #4]
 8004764:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004766:	2300      	movs	r3, #0
 8004768:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800476a:	f7ff ff61 	bl	8004630 <__NVIC_GetPriorityGrouping>
 800476e:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004770:	687a      	ldr	r2, [r7, #4]
 8004772:	68b9      	ldr	r1, [r7, #8]
 8004774:	6978      	ldr	r0, [r7, #20]
 8004776:	f7ff ffb1 	bl	80046dc <NVIC_EncodePriority>
 800477a:	4602      	mov	r2, r0
 800477c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004780:	4611      	mov	r1, r2
 8004782:	4618      	mov	r0, r3
 8004784:	f7ff ff80 	bl	8004688 <__NVIC_SetPriority>
}
 8004788:	bf00      	nop
 800478a:	3718      	adds	r7, #24
 800478c:	46bd      	mov	sp, r7
 800478e:	bd80      	pop	{r7, pc}

08004790 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004790:	b580      	push	{r7, lr}
 8004792:	b082      	sub	sp, #8
 8004794:	af00      	add	r7, sp, #0
 8004796:	4603      	mov	r3, r0
 8004798:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800479a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800479e:	4618      	mov	r0, r3
 80047a0:	f7ff ff54 	bl	800464c <__NVIC_EnableIRQ>
}
 80047a4:	bf00      	nop
 80047a6:	3708      	adds	r7, #8
 80047a8:	46bd      	mov	sp, r7
 80047aa:	bd80      	pop	{r7, pc}

080047ac <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80047ac:	b580      	push	{r7, lr}
 80047ae:	b086      	sub	sp, #24
 80047b0:	af00      	add	r7, sp, #0
 80047b2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80047b4:	2300      	movs	r3, #0
 80047b6:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80047b8:	f7ff fa66 	bl	8003c88 <HAL_GetTick>
 80047bc:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	2b00      	cmp	r3, #0
 80047c2:	d101      	bne.n	80047c8 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80047c4:	2301      	movs	r3, #1
 80047c6:	e099      	b.n	80048fc <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	2200      	movs	r2, #0
 80047cc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	2202      	movs	r2, #2
 80047d4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	681a      	ldr	r2, [r3, #0]
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	f022 0201 	bic.w	r2, r2, #1
 80047e6:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80047e8:	e00f      	b.n	800480a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80047ea:	f7ff fa4d 	bl	8003c88 <HAL_GetTick>
 80047ee:	4602      	mov	r2, r0
 80047f0:	693b      	ldr	r3, [r7, #16]
 80047f2:	1ad3      	subs	r3, r2, r3
 80047f4:	2b05      	cmp	r3, #5
 80047f6:	d908      	bls.n	800480a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	2220      	movs	r2, #32
 80047fc:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	2203      	movs	r2, #3
 8004802:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8004806:	2303      	movs	r3, #3
 8004808:	e078      	b.n	80048fc <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	f003 0301 	and.w	r3, r3, #1
 8004814:	2b00      	cmp	r3, #0
 8004816:	d1e8      	bne.n	80047ea <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8004820:	697a      	ldr	r2, [r7, #20]
 8004822:	4b38      	ldr	r3, [pc, #224]	; (8004904 <HAL_DMA_Init+0x158>)
 8004824:	4013      	ands	r3, r2
 8004826:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	685a      	ldr	r2, [r3, #4]
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	689b      	ldr	r3, [r3, #8]
 8004830:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004836:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	691b      	ldr	r3, [r3, #16]
 800483c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004842:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	699b      	ldr	r3, [r3, #24]
 8004848:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800484e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	6a1b      	ldr	r3, [r3, #32]
 8004854:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004856:	697a      	ldr	r2, [r7, #20]
 8004858:	4313      	orrs	r3, r2
 800485a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004860:	2b04      	cmp	r3, #4
 8004862:	d107      	bne.n	8004874 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800486c:	4313      	orrs	r3, r2
 800486e:	697a      	ldr	r2, [r7, #20]
 8004870:	4313      	orrs	r3, r2
 8004872:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	697a      	ldr	r2, [r7, #20]
 800487a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	695b      	ldr	r3, [r3, #20]
 8004882:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004884:	697b      	ldr	r3, [r7, #20]
 8004886:	f023 0307 	bic.w	r3, r3, #7
 800488a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004890:	697a      	ldr	r2, [r7, #20]
 8004892:	4313      	orrs	r3, r2
 8004894:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800489a:	2b04      	cmp	r3, #4
 800489c:	d117      	bne.n	80048ce <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80048a2:	697a      	ldr	r2, [r7, #20]
 80048a4:	4313      	orrs	r3, r2
 80048a6:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80048ac:	2b00      	cmp	r3, #0
 80048ae:	d00e      	beq.n	80048ce <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80048b0:	6878      	ldr	r0, [r7, #4]
 80048b2:	f000 fb1b 	bl	8004eec <DMA_CheckFifoParam>
 80048b6:	4603      	mov	r3, r0
 80048b8:	2b00      	cmp	r3, #0
 80048ba:	d008      	beq.n	80048ce <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	2240      	movs	r2, #64	; 0x40
 80048c0:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	2201      	movs	r2, #1
 80048c6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80048ca:	2301      	movs	r3, #1
 80048cc:	e016      	b.n	80048fc <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	697a      	ldr	r2, [r7, #20]
 80048d4:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80048d6:	6878      	ldr	r0, [r7, #4]
 80048d8:	f000 fad2 	bl	8004e80 <DMA_CalcBaseAndBitshift>
 80048dc:	4603      	mov	r3, r0
 80048de:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80048e4:	223f      	movs	r2, #63	; 0x3f
 80048e6:	409a      	lsls	r2, r3
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	2200      	movs	r2, #0
 80048f0:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	2201      	movs	r2, #1
 80048f6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80048fa:	2300      	movs	r3, #0
}
 80048fc:	4618      	mov	r0, r3
 80048fe:	3718      	adds	r7, #24
 8004900:	46bd      	mov	sp, r7
 8004902:	bd80      	pop	{r7, pc}
 8004904:	f010803f 	.word	0xf010803f

08004908 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004908:	b580      	push	{r7, lr}
 800490a:	b086      	sub	sp, #24
 800490c:	af00      	add	r7, sp, #0
 800490e:	60f8      	str	r0, [r7, #12]
 8004910:	60b9      	str	r1, [r7, #8]
 8004912:	607a      	str	r2, [r7, #4]
 8004914:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004916:	2300      	movs	r3, #0
 8004918:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800491e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8004926:	2b01      	cmp	r3, #1
 8004928:	d101      	bne.n	800492e <HAL_DMA_Start_IT+0x26>
 800492a:	2302      	movs	r3, #2
 800492c:	e040      	b.n	80049b0 <HAL_DMA_Start_IT+0xa8>
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	2201      	movs	r2, #1
 8004932:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800493c:	b2db      	uxtb	r3, r3
 800493e:	2b01      	cmp	r3, #1
 8004940:	d12f      	bne.n	80049a2 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	2202      	movs	r2, #2
 8004946:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	2200      	movs	r2, #0
 800494e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004950:	683b      	ldr	r3, [r7, #0]
 8004952:	687a      	ldr	r2, [r7, #4]
 8004954:	68b9      	ldr	r1, [r7, #8]
 8004956:	68f8      	ldr	r0, [r7, #12]
 8004958:	f000 fa64 	bl	8004e24 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800495c:	68fb      	ldr	r3, [r7, #12]
 800495e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004960:	223f      	movs	r2, #63	; 0x3f
 8004962:	409a      	lsls	r2, r3
 8004964:	693b      	ldr	r3, [r7, #16]
 8004966:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	681a      	ldr	r2, [r3, #0]
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	f042 0216 	orr.w	r2, r2, #22
 8004976:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800497c:	2b00      	cmp	r3, #0
 800497e:	d007      	beq.n	8004990 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	681a      	ldr	r2, [r3, #0]
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	f042 0208 	orr.w	r2, r2, #8
 800498e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	681a      	ldr	r2, [r3, #0]
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	f042 0201 	orr.w	r2, r2, #1
 800499e:	601a      	str	r2, [r3, #0]
 80049a0:	e005      	b.n	80049ae <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	2200      	movs	r2, #0
 80049a6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80049aa:	2302      	movs	r3, #2
 80049ac:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80049ae:	7dfb      	ldrb	r3, [r7, #23]
}
 80049b0:	4618      	mov	r0, r3
 80049b2:	3718      	adds	r7, #24
 80049b4:	46bd      	mov	sp, r7
 80049b6:	bd80      	pop	{r7, pc}

080049b8 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80049b8:	b580      	push	{r7, lr}
 80049ba:	b084      	sub	sp, #16
 80049bc:	af00      	add	r7, sp, #0
 80049be:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80049c4:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80049c6:	f7ff f95f 	bl	8003c88 <HAL_GetTick>
 80049ca:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80049d2:	b2db      	uxtb	r3, r3
 80049d4:	2b02      	cmp	r3, #2
 80049d6:	d008      	beq.n	80049ea <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	2280      	movs	r2, #128	; 0x80
 80049dc:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	2200      	movs	r2, #0
 80049e2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80049e6:	2301      	movs	r3, #1
 80049e8:	e052      	b.n	8004a90 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	681a      	ldr	r2, [r3, #0]
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	f022 0216 	bic.w	r2, r2, #22
 80049f8:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	695a      	ldr	r2, [r3, #20]
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004a08:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d103      	bne.n	8004a1a <HAL_DMA_Abort+0x62>
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d007      	beq.n	8004a2a <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	681a      	ldr	r2, [r3, #0]
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	f022 0208 	bic.w	r2, r2, #8
 8004a28:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	681a      	ldr	r2, [r3, #0]
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	f022 0201 	bic.w	r2, r2, #1
 8004a38:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004a3a:	e013      	b.n	8004a64 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004a3c:	f7ff f924 	bl	8003c88 <HAL_GetTick>
 8004a40:	4602      	mov	r2, r0
 8004a42:	68bb      	ldr	r3, [r7, #8]
 8004a44:	1ad3      	subs	r3, r2, r3
 8004a46:	2b05      	cmp	r3, #5
 8004a48:	d90c      	bls.n	8004a64 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	2220      	movs	r2, #32
 8004a4e:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	2200      	movs	r2, #0
 8004a54:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	2203      	movs	r2, #3
 8004a5c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_TIMEOUT;
 8004a60:	2303      	movs	r3, #3
 8004a62:	e015      	b.n	8004a90 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	f003 0301 	and.w	r3, r3, #1
 8004a6e:	2b00      	cmp	r3, #0
 8004a70:	d1e4      	bne.n	8004a3c <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004a76:	223f      	movs	r2, #63	; 0x3f
 8004a78:	409a      	lsls	r2, r3
 8004a7a:	68fb      	ldr	r3, [r7, #12]
 8004a7c:	609a      	str	r2, [r3, #8]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	2200      	movs	r2, #0
 8004a82:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	2201      	movs	r2, #1
 8004a8a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  }
  return HAL_OK;
 8004a8e:	2300      	movs	r3, #0
}
 8004a90:	4618      	mov	r0, r3
 8004a92:	3710      	adds	r7, #16
 8004a94:	46bd      	mov	sp, r7
 8004a96:	bd80      	pop	{r7, pc}

08004a98 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004a98:	b480      	push	{r7}
 8004a9a:	b083      	sub	sp, #12
 8004a9c:	af00      	add	r7, sp, #0
 8004a9e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004aa6:	b2db      	uxtb	r3, r3
 8004aa8:	2b02      	cmp	r3, #2
 8004aaa:	d004      	beq.n	8004ab6 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	2280      	movs	r2, #128	; 0x80
 8004ab0:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8004ab2:	2301      	movs	r3, #1
 8004ab4:	e00c      	b.n	8004ad0 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	2205      	movs	r2, #5
 8004aba:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	681a      	ldr	r2, [r3, #0]
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	f022 0201 	bic.w	r2, r2, #1
 8004acc:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8004ace:	2300      	movs	r3, #0
}
 8004ad0:	4618      	mov	r0, r3
 8004ad2:	370c      	adds	r7, #12
 8004ad4:	46bd      	mov	sp, r7
 8004ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ada:	4770      	bx	lr

08004adc <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004adc:	b580      	push	{r7, lr}
 8004ade:	b086      	sub	sp, #24
 8004ae0:	af00      	add	r7, sp, #0
 8004ae2:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8004ae4:	2300      	movs	r3, #0
 8004ae6:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8004ae8:	4b92      	ldr	r3, [pc, #584]	; (8004d34 <HAL_DMA_IRQHandler+0x258>)
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	4a92      	ldr	r2, [pc, #584]	; (8004d38 <HAL_DMA_IRQHandler+0x25c>)
 8004aee:	fba2 2303 	umull	r2, r3, r2, r3
 8004af2:	0a9b      	lsrs	r3, r3, #10
 8004af4:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004afa:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8004afc:	693b      	ldr	r3, [r7, #16]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004b06:	2208      	movs	r2, #8
 8004b08:	409a      	lsls	r2, r3
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	4013      	ands	r3, r2
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	d01a      	beq.n	8004b48 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	f003 0304 	and.w	r3, r3, #4
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	d013      	beq.n	8004b48 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	681a      	ldr	r2, [r3, #0]
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	f022 0204 	bic.w	r2, r2, #4
 8004b2e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004b34:	2208      	movs	r2, #8
 8004b36:	409a      	lsls	r2, r3
 8004b38:	693b      	ldr	r3, [r7, #16]
 8004b3a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b40:	f043 0201 	orr.w	r2, r3, #1
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004b4c:	2201      	movs	r2, #1
 8004b4e:	409a      	lsls	r2, r3
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	4013      	ands	r3, r2
 8004b54:	2b00      	cmp	r3, #0
 8004b56:	d012      	beq.n	8004b7e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	695b      	ldr	r3, [r3, #20]
 8004b5e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004b62:	2b00      	cmp	r3, #0
 8004b64:	d00b      	beq.n	8004b7e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004b6a:	2201      	movs	r2, #1
 8004b6c:	409a      	lsls	r2, r3
 8004b6e:	693b      	ldr	r3, [r7, #16]
 8004b70:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b76:	f043 0202 	orr.w	r2, r3, #2
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004b82:	2204      	movs	r2, #4
 8004b84:	409a      	lsls	r2, r3
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	4013      	ands	r3, r2
 8004b8a:	2b00      	cmp	r3, #0
 8004b8c:	d012      	beq.n	8004bb4 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	f003 0302 	and.w	r3, r3, #2
 8004b98:	2b00      	cmp	r3, #0
 8004b9a:	d00b      	beq.n	8004bb4 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004ba0:	2204      	movs	r2, #4
 8004ba2:	409a      	lsls	r2, r3
 8004ba4:	693b      	ldr	r3, [r7, #16]
 8004ba6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004bac:	f043 0204 	orr.w	r2, r3, #4
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004bb8:	2210      	movs	r2, #16
 8004bba:	409a      	lsls	r2, r3
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	4013      	ands	r3, r2
 8004bc0:	2b00      	cmp	r3, #0
 8004bc2:	d043      	beq.n	8004c4c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	f003 0308 	and.w	r3, r3, #8
 8004bce:	2b00      	cmp	r3, #0
 8004bd0:	d03c      	beq.n	8004c4c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004bd6:	2210      	movs	r2, #16
 8004bd8:	409a      	lsls	r2, r3
 8004bda:	693b      	ldr	r3, [r7, #16]
 8004bdc:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004be8:	2b00      	cmp	r3, #0
 8004bea:	d018      	beq.n	8004c1e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	d108      	bne.n	8004c0c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bfe:	2b00      	cmp	r3, #0
 8004c00:	d024      	beq.n	8004c4c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c06:	6878      	ldr	r0, [r7, #4]
 8004c08:	4798      	blx	r3
 8004c0a:	e01f      	b.n	8004c4c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	d01b      	beq.n	8004c4c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004c18:	6878      	ldr	r0, [r7, #4]
 8004c1a:	4798      	blx	r3
 8004c1c:	e016      	b.n	8004c4c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c28:	2b00      	cmp	r3, #0
 8004c2a:	d107      	bne.n	8004c3c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	681a      	ldr	r2, [r3, #0]
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	f022 0208 	bic.w	r2, r2, #8
 8004c3a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c40:	2b00      	cmp	r3, #0
 8004c42:	d003      	beq.n	8004c4c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c48:	6878      	ldr	r0, [r7, #4]
 8004c4a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004c50:	2220      	movs	r2, #32
 8004c52:	409a      	lsls	r2, r3
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	4013      	ands	r3, r2
 8004c58:	2b00      	cmp	r3, #0
 8004c5a:	f000 808e 	beq.w	8004d7a <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	f003 0310 	and.w	r3, r3, #16
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	f000 8086 	beq.w	8004d7a <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004c72:	2220      	movs	r2, #32
 8004c74:	409a      	lsls	r2, r3
 8004c76:	693b      	ldr	r3, [r7, #16]
 8004c78:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004c80:	b2db      	uxtb	r3, r3
 8004c82:	2b05      	cmp	r3, #5
 8004c84:	d136      	bne.n	8004cf4 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	681a      	ldr	r2, [r3, #0]
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	f022 0216 	bic.w	r2, r2, #22
 8004c94:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	695a      	ldr	r2, [r3, #20]
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004ca4:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004caa:	2b00      	cmp	r3, #0
 8004cac:	d103      	bne.n	8004cb6 <HAL_DMA_IRQHandler+0x1da>
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	d007      	beq.n	8004cc6 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	681a      	ldr	r2, [r3, #0]
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	f022 0208 	bic.w	r2, r2, #8
 8004cc4:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004cca:	223f      	movs	r2, #63	; 0x3f
 8004ccc:	409a      	lsls	r2, r3
 8004cce:	693b      	ldr	r3, [r7, #16]
 8004cd0:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	2200      	movs	r2, #0
 8004cd6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	2201      	movs	r2, #1
 8004cde:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	d07d      	beq.n	8004de6 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004cee:	6878      	ldr	r0, [r7, #4]
 8004cf0:	4798      	blx	r3
        }
        return;
 8004cf2:	e078      	b.n	8004de6 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004cfe:	2b00      	cmp	r3, #0
 8004d00:	d01c      	beq.n	8004d3c <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004d0c:	2b00      	cmp	r3, #0
 8004d0e:	d108      	bne.n	8004d22 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	d030      	beq.n	8004d7a <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d1c:	6878      	ldr	r0, [r7, #4]
 8004d1e:	4798      	blx	r3
 8004d20:	e02b      	b.n	8004d7a <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	d027      	beq.n	8004d7a <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004d2e:	6878      	ldr	r0, [r7, #4]
 8004d30:	4798      	blx	r3
 8004d32:	e022      	b.n	8004d7a <HAL_DMA_IRQHandler+0x29e>
 8004d34:	20000000 	.word	0x20000000
 8004d38:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004d46:	2b00      	cmp	r3, #0
 8004d48:	d10f      	bne.n	8004d6a <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	681a      	ldr	r2, [r3, #0]
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	f022 0210 	bic.w	r2, r2, #16
 8004d58:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	2200      	movs	r2, #0
 8004d5e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	2201      	movs	r2, #1
 8004d66:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004d6e:	2b00      	cmp	r3, #0
 8004d70:	d003      	beq.n	8004d7a <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004d76:	6878      	ldr	r0, [r7, #4]
 8004d78:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d032      	beq.n	8004de8 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d86:	f003 0301 	and.w	r3, r3, #1
 8004d8a:	2b00      	cmp	r3, #0
 8004d8c:	d022      	beq.n	8004dd4 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	2205      	movs	r2, #5
 8004d92:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	681a      	ldr	r2, [r3, #0]
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	f022 0201 	bic.w	r2, r2, #1
 8004da4:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8004da6:	68bb      	ldr	r3, [r7, #8]
 8004da8:	3301      	adds	r3, #1
 8004daa:	60bb      	str	r3, [r7, #8]
 8004dac:	697a      	ldr	r2, [r7, #20]
 8004dae:	429a      	cmp	r2, r3
 8004db0:	d307      	bcc.n	8004dc2 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	f003 0301 	and.w	r3, r3, #1
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d1f2      	bne.n	8004da6 <HAL_DMA_IRQHandler+0x2ca>
 8004dc0:	e000      	b.n	8004dc4 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8004dc2:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	2200      	movs	r2, #0
 8004dc8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	2201      	movs	r2, #1
 8004dd0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004dd8:	2b00      	cmp	r3, #0
 8004dda:	d005      	beq.n	8004de8 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004de0:	6878      	ldr	r0, [r7, #4]
 8004de2:	4798      	blx	r3
 8004de4:	e000      	b.n	8004de8 <HAL_DMA_IRQHandler+0x30c>
        return;
 8004de6:	bf00      	nop
    }
  }
}
 8004de8:	3718      	adds	r7, #24
 8004dea:	46bd      	mov	sp, r7
 8004dec:	bd80      	pop	{r7, pc}
 8004dee:	bf00      	nop

08004df0 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8004df0:	b480      	push	{r7}
 8004df2:	b083      	sub	sp, #12
 8004df4:	af00      	add	r7, sp, #0
 8004df6:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004dfe:	b2db      	uxtb	r3, r3
}
 8004e00:	4618      	mov	r0, r3
 8004e02:	370c      	adds	r7, #12
 8004e04:	46bd      	mov	sp, r7
 8004e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e0a:	4770      	bx	lr

08004e0c <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8004e0c:	b480      	push	{r7}
 8004e0e:	b083      	sub	sp, #12
 8004e10:	af00      	add	r7, sp, #0
 8004e12:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	6d5b      	ldr	r3, [r3, #84]	; 0x54
}
 8004e18:	4618      	mov	r0, r3
 8004e1a:	370c      	adds	r7, #12
 8004e1c:	46bd      	mov	sp, r7
 8004e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e22:	4770      	bx	lr

08004e24 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004e24:	b480      	push	{r7}
 8004e26:	b085      	sub	sp, #20
 8004e28:	af00      	add	r7, sp, #0
 8004e2a:	60f8      	str	r0, [r7, #12]
 8004e2c:	60b9      	str	r1, [r7, #8]
 8004e2e:	607a      	str	r2, [r7, #4]
 8004e30:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	681a      	ldr	r2, [r3, #0]
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004e40:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	683a      	ldr	r2, [r7, #0]
 8004e48:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	689b      	ldr	r3, [r3, #8]
 8004e4e:	2b40      	cmp	r3, #64	; 0x40
 8004e50:	d108      	bne.n	8004e64 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	687a      	ldr	r2, [r7, #4]
 8004e58:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	68ba      	ldr	r2, [r7, #8]
 8004e60:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8004e62:	e007      	b.n	8004e74 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	68ba      	ldr	r2, [r7, #8]
 8004e6a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	687a      	ldr	r2, [r7, #4]
 8004e72:	60da      	str	r2, [r3, #12]
}
 8004e74:	bf00      	nop
 8004e76:	3714      	adds	r7, #20
 8004e78:	46bd      	mov	sp, r7
 8004e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e7e:	4770      	bx	lr

08004e80 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004e80:	b480      	push	{r7}
 8004e82:	b085      	sub	sp, #20
 8004e84:	af00      	add	r7, sp, #0
 8004e86:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	b2db      	uxtb	r3, r3
 8004e8e:	3b10      	subs	r3, #16
 8004e90:	4a14      	ldr	r2, [pc, #80]	; (8004ee4 <DMA_CalcBaseAndBitshift+0x64>)
 8004e92:	fba2 2303 	umull	r2, r3, r2, r3
 8004e96:	091b      	lsrs	r3, r3, #4
 8004e98:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8004e9a:	4a13      	ldr	r2, [pc, #76]	; (8004ee8 <DMA_CalcBaseAndBitshift+0x68>)
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	4413      	add	r3, r2
 8004ea0:	781b      	ldrb	r3, [r3, #0]
 8004ea2:	461a      	mov	r2, r3
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	2b03      	cmp	r3, #3
 8004eac:	d909      	bls.n	8004ec2 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004eb6:	f023 0303 	bic.w	r3, r3, #3
 8004eba:	1d1a      	adds	r2, r3, #4
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	659a      	str	r2, [r3, #88]	; 0x58
 8004ec0:	e007      	b.n	8004ed2 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004eca:	f023 0303 	bic.w	r3, r3, #3
 8004ece:	687a      	ldr	r2, [r7, #4]
 8004ed0:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8004ed6:	4618      	mov	r0, r3
 8004ed8:	3714      	adds	r7, #20
 8004eda:	46bd      	mov	sp, r7
 8004edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ee0:	4770      	bx	lr
 8004ee2:	bf00      	nop
 8004ee4:	aaaaaaab 	.word	0xaaaaaaab
 8004ee8:	0800f1b0 	.word	0x0800f1b0

08004eec <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004eec:	b480      	push	{r7}
 8004eee:	b085      	sub	sp, #20
 8004ef0:	af00      	add	r7, sp, #0
 8004ef2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004ef4:	2300      	movs	r3, #0
 8004ef6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004efc:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	699b      	ldr	r3, [r3, #24]
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d11f      	bne.n	8004f46 <DMA_CheckFifoParam+0x5a>
 8004f06:	68bb      	ldr	r3, [r7, #8]
 8004f08:	2b03      	cmp	r3, #3
 8004f0a:	d856      	bhi.n	8004fba <DMA_CheckFifoParam+0xce>
 8004f0c:	a201      	add	r2, pc, #4	; (adr r2, 8004f14 <DMA_CheckFifoParam+0x28>)
 8004f0e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f12:	bf00      	nop
 8004f14:	08004f25 	.word	0x08004f25
 8004f18:	08004f37 	.word	0x08004f37
 8004f1c:	08004f25 	.word	0x08004f25
 8004f20:	08004fbb 	.word	0x08004fbb
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f28:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004f2c:	2b00      	cmp	r3, #0
 8004f2e:	d046      	beq.n	8004fbe <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8004f30:	2301      	movs	r3, #1
 8004f32:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004f34:	e043      	b.n	8004fbe <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f3a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004f3e:	d140      	bne.n	8004fc2 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8004f40:	2301      	movs	r3, #1
 8004f42:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004f44:	e03d      	b.n	8004fc2 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	699b      	ldr	r3, [r3, #24]
 8004f4a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004f4e:	d121      	bne.n	8004f94 <DMA_CheckFifoParam+0xa8>
 8004f50:	68bb      	ldr	r3, [r7, #8]
 8004f52:	2b03      	cmp	r3, #3
 8004f54:	d837      	bhi.n	8004fc6 <DMA_CheckFifoParam+0xda>
 8004f56:	a201      	add	r2, pc, #4	; (adr r2, 8004f5c <DMA_CheckFifoParam+0x70>)
 8004f58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f5c:	08004f6d 	.word	0x08004f6d
 8004f60:	08004f73 	.word	0x08004f73
 8004f64:	08004f6d 	.word	0x08004f6d
 8004f68:	08004f85 	.word	0x08004f85
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004f6c:	2301      	movs	r3, #1
 8004f6e:	73fb      	strb	r3, [r7, #15]
      break;
 8004f70:	e030      	b.n	8004fd4 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f76:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	d025      	beq.n	8004fca <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8004f7e:	2301      	movs	r3, #1
 8004f80:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004f82:	e022      	b.n	8004fca <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f88:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004f8c:	d11f      	bne.n	8004fce <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8004f8e:	2301      	movs	r3, #1
 8004f90:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8004f92:	e01c      	b.n	8004fce <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004f94:	68bb      	ldr	r3, [r7, #8]
 8004f96:	2b02      	cmp	r3, #2
 8004f98:	d903      	bls.n	8004fa2 <DMA_CheckFifoParam+0xb6>
 8004f9a:	68bb      	ldr	r3, [r7, #8]
 8004f9c:	2b03      	cmp	r3, #3
 8004f9e:	d003      	beq.n	8004fa8 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8004fa0:	e018      	b.n	8004fd4 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8004fa2:	2301      	movs	r3, #1
 8004fa4:	73fb      	strb	r3, [r7, #15]
      break;
 8004fa6:	e015      	b.n	8004fd4 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004fac:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004fb0:	2b00      	cmp	r3, #0
 8004fb2:	d00e      	beq.n	8004fd2 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8004fb4:	2301      	movs	r3, #1
 8004fb6:	73fb      	strb	r3, [r7, #15]
      break;
 8004fb8:	e00b      	b.n	8004fd2 <DMA_CheckFifoParam+0xe6>
      break;
 8004fba:	bf00      	nop
 8004fbc:	e00a      	b.n	8004fd4 <DMA_CheckFifoParam+0xe8>
      break;
 8004fbe:	bf00      	nop
 8004fc0:	e008      	b.n	8004fd4 <DMA_CheckFifoParam+0xe8>
      break;
 8004fc2:	bf00      	nop
 8004fc4:	e006      	b.n	8004fd4 <DMA_CheckFifoParam+0xe8>
      break;
 8004fc6:	bf00      	nop
 8004fc8:	e004      	b.n	8004fd4 <DMA_CheckFifoParam+0xe8>
      break;
 8004fca:	bf00      	nop
 8004fcc:	e002      	b.n	8004fd4 <DMA_CheckFifoParam+0xe8>
      break;   
 8004fce:	bf00      	nop
 8004fd0:	e000      	b.n	8004fd4 <DMA_CheckFifoParam+0xe8>
      break;
 8004fd2:	bf00      	nop
    }
  } 
  
  return status; 
 8004fd4:	7bfb      	ldrb	r3, [r7, #15]
}
 8004fd6:	4618      	mov	r0, r3
 8004fd8:	3714      	adds	r7, #20
 8004fda:	46bd      	mov	sp, r7
 8004fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fe0:	4770      	bx	lr
 8004fe2:	bf00      	nop

08004fe4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004fe4:	b480      	push	{r7}
 8004fe6:	b089      	sub	sp, #36	; 0x24
 8004fe8:	af00      	add	r7, sp, #0
 8004fea:	6078      	str	r0, [r7, #4]
 8004fec:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004fee:	2300      	movs	r3, #0
 8004ff0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004ff2:	2300      	movs	r3, #0
 8004ff4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004ff6:	2300      	movs	r3, #0
 8004ff8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004ffa:	2300      	movs	r3, #0
 8004ffc:	61fb      	str	r3, [r7, #28]
 8004ffe:	e159      	b.n	80052b4 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8005000:	2201      	movs	r2, #1
 8005002:	69fb      	ldr	r3, [r7, #28]
 8005004:	fa02 f303 	lsl.w	r3, r2, r3
 8005008:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800500a:	683b      	ldr	r3, [r7, #0]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	697a      	ldr	r2, [r7, #20]
 8005010:	4013      	ands	r3, r2
 8005012:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8005014:	693a      	ldr	r2, [r7, #16]
 8005016:	697b      	ldr	r3, [r7, #20]
 8005018:	429a      	cmp	r2, r3
 800501a:	f040 8148 	bne.w	80052ae <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800501e:	683b      	ldr	r3, [r7, #0]
 8005020:	685b      	ldr	r3, [r3, #4]
 8005022:	f003 0303 	and.w	r3, r3, #3
 8005026:	2b01      	cmp	r3, #1
 8005028:	d005      	beq.n	8005036 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800502a:	683b      	ldr	r3, [r7, #0]
 800502c:	685b      	ldr	r3, [r3, #4]
 800502e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8005032:	2b02      	cmp	r3, #2
 8005034:	d130      	bne.n	8005098 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	689b      	ldr	r3, [r3, #8]
 800503a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800503c:	69fb      	ldr	r3, [r7, #28]
 800503e:	005b      	lsls	r3, r3, #1
 8005040:	2203      	movs	r2, #3
 8005042:	fa02 f303 	lsl.w	r3, r2, r3
 8005046:	43db      	mvns	r3, r3
 8005048:	69ba      	ldr	r2, [r7, #24]
 800504a:	4013      	ands	r3, r2
 800504c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800504e:	683b      	ldr	r3, [r7, #0]
 8005050:	68da      	ldr	r2, [r3, #12]
 8005052:	69fb      	ldr	r3, [r7, #28]
 8005054:	005b      	lsls	r3, r3, #1
 8005056:	fa02 f303 	lsl.w	r3, r2, r3
 800505a:	69ba      	ldr	r2, [r7, #24]
 800505c:	4313      	orrs	r3, r2
 800505e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	69ba      	ldr	r2, [r7, #24]
 8005064:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	685b      	ldr	r3, [r3, #4]
 800506a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800506c:	2201      	movs	r2, #1
 800506e:	69fb      	ldr	r3, [r7, #28]
 8005070:	fa02 f303 	lsl.w	r3, r2, r3
 8005074:	43db      	mvns	r3, r3
 8005076:	69ba      	ldr	r2, [r7, #24]
 8005078:	4013      	ands	r3, r2
 800507a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800507c:	683b      	ldr	r3, [r7, #0]
 800507e:	685b      	ldr	r3, [r3, #4]
 8005080:	091b      	lsrs	r3, r3, #4
 8005082:	f003 0201 	and.w	r2, r3, #1
 8005086:	69fb      	ldr	r3, [r7, #28]
 8005088:	fa02 f303 	lsl.w	r3, r2, r3
 800508c:	69ba      	ldr	r2, [r7, #24]
 800508e:	4313      	orrs	r3, r2
 8005090:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	69ba      	ldr	r2, [r7, #24]
 8005096:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005098:	683b      	ldr	r3, [r7, #0]
 800509a:	685b      	ldr	r3, [r3, #4]
 800509c:	f003 0303 	and.w	r3, r3, #3
 80050a0:	2b03      	cmp	r3, #3
 80050a2:	d017      	beq.n	80050d4 <HAL_GPIO_Init+0xf0>
      {
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	68db      	ldr	r3, [r3, #12]
 80050a8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80050aa:	69fb      	ldr	r3, [r7, #28]
 80050ac:	005b      	lsls	r3, r3, #1
 80050ae:	2203      	movs	r2, #3
 80050b0:	fa02 f303 	lsl.w	r3, r2, r3
 80050b4:	43db      	mvns	r3, r3
 80050b6:	69ba      	ldr	r2, [r7, #24]
 80050b8:	4013      	ands	r3, r2
 80050ba:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80050bc:	683b      	ldr	r3, [r7, #0]
 80050be:	689a      	ldr	r2, [r3, #8]
 80050c0:	69fb      	ldr	r3, [r7, #28]
 80050c2:	005b      	lsls	r3, r3, #1
 80050c4:	fa02 f303 	lsl.w	r3, r2, r3
 80050c8:	69ba      	ldr	r2, [r7, #24]
 80050ca:	4313      	orrs	r3, r2
 80050cc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	69ba      	ldr	r2, [r7, #24]
 80050d2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80050d4:	683b      	ldr	r3, [r7, #0]
 80050d6:	685b      	ldr	r3, [r3, #4]
 80050d8:	f003 0303 	and.w	r3, r3, #3
 80050dc:	2b02      	cmp	r3, #2
 80050de:	d123      	bne.n	8005128 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80050e0:	69fb      	ldr	r3, [r7, #28]
 80050e2:	08da      	lsrs	r2, r3, #3
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	3208      	adds	r2, #8
 80050e8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80050ec:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80050ee:	69fb      	ldr	r3, [r7, #28]
 80050f0:	f003 0307 	and.w	r3, r3, #7
 80050f4:	009b      	lsls	r3, r3, #2
 80050f6:	220f      	movs	r2, #15
 80050f8:	fa02 f303 	lsl.w	r3, r2, r3
 80050fc:	43db      	mvns	r3, r3
 80050fe:	69ba      	ldr	r2, [r7, #24]
 8005100:	4013      	ands	r3, r2
 8005102:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8005104:	683b      	ldr	r3, [r7, #0]
 8005106:	691a      	ldr	r2, [r3, #16]
 8005108:	69fb      	ldr	r3, [r7, #28]
 800510a:	f003 0307 	and.w	r3, r3, #7
 800510e:	009b      	lsls	r3, r3, #2
 8005110:	fa02 f303 	lsl.w	r3, r2, r3
 8005114:	69ba      	ldr	r2, [r7, #24]
 8005116:	4313      	orrs	r3, r2
 8005118:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800511a:	69fb      	ldr	r3, [r7, #28]
 800511c:	08da      	lsrs	r2, r3, #3
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	3208      	adds	r2, #8
 8005122:	69b9      	ldr	r1, [r7, #24]
 8005124:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800512e:	69fb      	ldr	r3, [r7, #28]
 8005130:	005b      	lsls	r3, r3, #1
 8005132:	2203      	movs	r2, #3
 8005134:	fa02 f303 	lsl.w	r3, r2, r3
 8005138:	43db      	mvns	r3, r3
 800513a:	69ba      	ldr	r2, [r7, #24]
 800513c:	4013      	ands	r3, r2
 800513e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005140:	683b      	ldr	r3, [r7, #0]
 8005142:	685b      	ldr	r3, [r3, #4]
 8005144:	f003 0203 	and.w	r2, r3, #3
 8005148:	69fb      	ldr	r3, [r7, #28]
 800514a:	005b      	lsls	r3, r3, #1
 800514c:	fa02 f303 	lsl.w	r3, r2, r3
 8005150:	69ba      	ldr	r2, [r7, #24]
 8005152:	4313      	orrs	r3, r2
 8005154:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	69ba      	ldr	r2, [r7, #24]
 800515a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800515c:	683b      	ldr	r3, [r7, #0]
 800515e:	685b      	ldr	r3, [r3, #4]
 8005160:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005164:	2b00      	cmp	r3, #0
 8005166:	f000 80a2 	beq.w	80052ae <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800516a:	2300      	movs	r3, #0
 800516c:	60fb      	str	r3, [r7, #12]
 800516e:	4b57      	ldr	r3, [pc, #348]	; (80052cc <HAL_GPIO_Init+0x2e8>)
 8005170:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005172:	4a56      	ldr	r2, [pc, #344]	; (80052cc <HAL_GPIO_Init+0x2e8>)
 8005174:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005178:	6453      	str	r3, [r2, #68]	; 0x44
 800517a:	4b54      	ldr	r3, [pc, #336]	; (80052cc <HAL_GPIO_Init+0x2e8>)
 800517c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800517e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005182:	60fb      	str	r3, [r7, #12]
 8005184:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8005186:	4a52      	ldr	r2, [pc, #328]	; (80052d0 <HAL_GPIO_Init+0x2ec>)
 8005188:	69fb      	ldr	r3, [r7, #28]
 800518a:	089b      	lsrs	r3, r3, #2
 800518c:	3302      	adds	r3, #2
 800518e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005192:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8005194:	69fb      	ldr	r3, [r7, #28]
 8005196:	f003 0303 	and.w	r3, r3, #3
 800519a:	009b      	lsls	r3, r3, #2
 800519c:	220f      	movs	r2, #15
 800519e:	fa02 f303 	lsl.w	r3, r2, r3
 80051a2:	43db      	mvns	r3, r3
 80051a4:	69ba      	ldr	r2, [r7, #24]
 80051a6:	4013      	ands	r3, r2
 80051a8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	4a49      	ldr	r2, [pc, #292]	; (80052d4 <HAL_GPIO_Init+0x2f0>)
 80051ae:	4293      	cmp	r3, r2
 80051b0:	d019      	beq.n	80051e6 <HAL_GPIO_Init+0x202>
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	4a48      	ldr	r2, [pc, #288]	; (80052d8 <HAL_GPIO_Init+0x2f4>)
 80051b6:	4293      	cmp	r3, r2
 80051b8:	d013      	beq.n	80051e2 <HAL_GPIO_Init+0x1fe>
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	4a47      	ldr	r2, [pc, #284]	; (80052dc <HAL_GPIO_Init+0x2f8>)
 80051be:	4293      	cmp	r3, r2
 80051c0:	d00d      	beq.n	80051de <HAL_GPIO_Init+0x1fa>
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	4a46      	ldr	r2, [pc, #280]	; (80052e0 <HAL_GPIO_Init+0x2fc>)
 80051c6:	4293      	cmp	r3, r2
 80051c8:	d007      	beq.n	80051da <HAL_GPIO_Init+0x1f6>
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	4a45      	ldr	r2, [pc, #276]	; (80052e4 <HAL_GPIO_Init+0x300>)
 80051ce:	4293      	cmp	r3, r2
 80051d0:	d101      	bne.n	80051d6 <HAL_GPIO_Init+0x1f2>
 80051d2:	2304      	movs	r3, #4
 80051d4:	e008      	b.n	80051e8 <HAL_GPIO_Init+0x204>
 80051d6:	2307      	movs	r3, #7
 80051d8:	e006      	b.n	80051e8 <HAL_GPIO_Init+0x204>
 80051da:	2303      	movs	r3, #3
 80051dc:	e004      	b.n	80051e8 <HAL_GPIO_Init+0x204>
 80051de:	2302      	movs	r3, #2
 80051e0:	e002      	b.n	80051e8 <HAL_GPIO_Init+0x204>
 80051e2:	2301      	movs	r3, #1
 80051e4:	e000      	b.n	80051e8 <HAL_GPIO_Init+0x204>
 80051e6:	2300      	movs	r3, #0
 80051e8:	69fa      	ldr	r2, [r7, #28]
 80051ea:	f002 0203 	and.w	r2, r2, #3
 80051ee:	0092      	lsls	r2, r2, #2
 80051f0:	4093      	lsls	r3, r2
 80051f2:	69ba      	ldr	r2, [r7, #24]
 80051f4:	4313      	orrs	r3, r2
 80051f6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80051f8:	4935      	ldr	r1, [pc, #212]	; (80052d0 <HAL_GPIO_Init+0x2ec>)
 80051fa:	69fb      	ldr	r3, [r7, #28]
 80051fc:	089b      	lsrs	r3, r3, #2
 80051fe:	3302      	adds	r3, #2
 8005200:	69ba      	ldr	r2, [r7, #24]
 8005202:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8005206:	4b38      	ldr	r3, [pc, #224]	; (80052e8 <HAL_GPIO_Init+0x304>)
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800520c:	693b      	ldr	r3, [r7, #16]
 800520e:	43db      	mvns	r3, r3
 8005210:	69ba      	ldr	r2, [r7, #24]
 8005212:	4013      	ands	r3, r2
 8005214:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8005216:	683b      	ldr	r3, [r7, #0]
 8005218:	685b      	ldr	r3, [r3, #4]
 800521a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800521e:	2b00      	cmp	r3, #0
 8005220:	d003      	beq.n	800522a <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8005222:	69ba      	ldr	r2, [r7, #24]
 8005224:	693b      	ldr	r3, [r7, #16]
 8005226:	4313      	orrs	r3, r2
 8005228:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800522a:	4a2f      	ldr	r2, [pc, #188]	; (80052e8 <HAL_GPIO_Init+0x304>)
 800522c:	69bb      	ldr	r3, [r7, #24]
 800522e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8005230:	4b2d      	ldr	r3, [pc, #180]	; (80052e8 <HAL_GPIO_Init+0x304>)
 8005232:	685b      	ldr	r3, [r3, #4]
 8005234:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005236:	693b      	ldr	r3, [r7, #16]
 8005238:	43db      	mvns	r3, r3
 800523a:	69ba      	ldr	r2, [r7, #24]
 800523c:	4013      	ands	r3, r2
 800523e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8005240:	683b      	ldr	r3, [r7, #0]
 8005242:	685b      	ldr	r3, [r3, #4]
 8005244:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005248:	2b00      	cmp	r3, #0
 800524a:	d003      	beq.n	8005254 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 800524c:	69ba      	ldr	r2, [r7, #24]
 800524e:	693b      	ldr	r3, [r7, #16]
 8005250:	4313      	orrs	r3, r2
 8005252:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8005254:	4a24      	ldr	r2, [pc, #144]	; (80052e8 <HAL_GPIO_Init+0x304>)
 8005256:	69bb      	ldr	r3, [r7, #24]
 8005258:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800525a:	4b23      	ldr	r3, [pc, #140]	; (80052e8 <HAL_GPIO_Init+0x304>)
 800525c:	689b      	ldr	r3, [r3, #8]
 800525e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005260:	693b      	ldr	r3, [r7, #16]
 8005262:	43db      	mvns	r3, r3
 8005264:	69ba      	ldr	r2, [r7, #24]
 8005266:	4013      	ands	r3, r2
 8005268:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800526a:	683b      	ldr	r3, [r7, #0]
 800526c:	685b      	ldr	r3, [r3, #4]
 800526e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005272:	2b00      	cmp	r3, #0
 8005274:	d003      	beq.n	800527e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8005276:	69ba      	ldr	r2, [r7, #24]
 8005278:	693b      	ldr	r3, [r7, #16]
 800527a:	4313      	orrs	r3, r2
 800527c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800527e:	4a1a      	ldr	r2, [pc, #104]	; (80052e8 <HAL_GPIO_Init+0x304>)
 8005280:	69bb      	ldr	r3, [r7, #24]
 8005282:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8005284:	4b18      	ldr	r3, [pc, #96]	; (80052e8 <HAL_GPIO_Init+0x304>)
 8005286:	68db      	ldr	r3, [r3, #12]
 8005288:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800528a:	693b      	ldr	r3, [r7, #16]
 800528c:	43db      	mvns	r3, r3
 800528e:	69ba      	ldr	r2, [r7, #24]
 8005290:	4013      	ands	r3, r2
 8005292:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8005294:	683b      	ldr	r3, [r7, #0]
 8005296:	685b      	ldr	r3, [r3, #4]
 8005298:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800529c:	2b00      	cmp	r3, #0
 800529e:	d003      	beq.n	80052a8 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80052a0:	69ba      	ldr	r2, [r7, #24]
 80052a2:	693b      	ldr	r3, [r7, #16]
 80052a4:	4313      	orrs	r3, r2
 80052a6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80052a8:	4a0f      	ldr	r2, [pc, #60]	; (80052e8 <HAL_GPIO_Init+0x304>)
 80052aa:	69bb      	ldr	r3, [r7, #24]
 80052ac:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80052ae:	69fb      	ldr	r3, [r7, #28]
 80052b0:	3301      	adds	r3, #1
 80052b2:	61fb      	str	r3, [r7, #28]
 80052b4:	69fb      	ldr	r3, [r7, #28]
 80052b6:	2b0f      	cmp	r3, #15
 80052b8:	f67f aea2 	bls.w	8005000 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80052bc:	bf00      	nop
 80052be:	bf00      	nop
 80052c0:	3724      	adds	r7, #36	; 0x24
 80052c2:	46bd      	mov	sp, r7
 80052c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052c8:	4770      	bx	lr
 80052ca:	bf00      	nop
 80052cc:	40023800 	.word	0x40023800
 80052d0:	40013800 	.word	0x40013800
 80052d4:	40020000 	.word	0x40020000
 80052d8:	40020400 	.word	0x40020400
 80052dc:	40020800 	.word	0x40020800
 80052e0:	40020c00 	.word	0x40020c00
 80052e4:	40021000 	.word	0x40021000
 80052e8:	40013c00 	.word	0x40013c00

080052ec <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80052ec:	b480      	push	{r7}
 80052ee:	b085      	sub	sp, #20
 80052f0:	af00      	add	r7, sp, #0
 80052f2:	6078      	str	r0, [r7, #4]
 80052f4:	460b      	mov	r3, r1
 80052f6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	691a      	ldr	r2, [r3, #16]
 80052fc:	887b      	ldrh	r3, [r7, #2]
 80052fe:	4013      	ands	r3, r2
 8005300:	2b00      	cmp	r3, #0
 8005302:	d002      	beq.n	800530a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8005304:	2301      	movs	r3, #1
 8005306:	73fb      	strb	r3, [r7, #15]
 8005308:	e001      	b.n	800530e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800530a:	2300      	movs	r3, #0
 800530c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800530e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005310:	4618      	mov	r0, r3
 8005312:	3714      	adds	r7, #20
 8005314:	46bd      	mov	sp, r7
 8005316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800531a:	4770      	bx	lr

0800531c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800531c:	b480      	push	{r7}
 800531e:	b083      	sub	sp, #12
 8005320:	af00      	add	r7, sp, #0
 8005322:	6078      	str	r0, [r7, #4]
 8005324:	460b      	mov	r3, r1
 8005326:	807b      	strh	r3, [r7, #2]
 8005328:	4613      	mov	r3, r2
 800532a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800532c:	787b      	ldrb	r3, [r7, #1]
 800532e:	2b00      	cmp	r3, #0
 8005330:	d003      	beq.n	800533a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005332:	887a      	ldrh	r2, [r7, #2]
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8005338:	e003      	b.n	8005342 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800533a:	887b      	ldrh	r3, [r7, #2]
 800533c:	041a      	lsls	r2, r3, #16
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	619a      	str	r2, [r3, #24]
}
 8005342:	bf00      	nop
 8005344:	370c      	adds	r7, #12
 8005346:	46bd      	mov	sp, r7
 8005348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800534c:	4770      	bx	lr

0800534e <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800534e:	b480      	push	{r7}
 8005350:	b085      	sub	sp, #20
 8005352:	af00      	add	r7, sp, #0
 8005354:	6078      	str	r0, [r7, #4]
 8005356:	460b      	mov	r3, r1
 8005358:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	695b      	ldr	r3, [r3, #20]
 800535e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8005360:	887a      	ldrh	r2, [r7, #2]
 8005362:	68fb      	ldr	r3, [r7, #12]
 8005364:	4013      	ands	r3, r2
 8005366:	041a      	lsls	r2, r3, #16
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	43d9      	mvns	r1, r3
 800536c:	887b      	ldrh	r3, [r7, #2]
 800536e:	400b      	ands	r3, r1
 8005370:	431a      	orrs	r2, r3
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	619a      	str	r2, [r3, #24]
}
 8005376:	bf00      	nop
 8005378:	3714      	adds	r7, #20
 800537a:	46bd      	mov	sp, r7
 800537c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005380:	4770      	bx	lr
	...

08005384 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005384:	b580      	push	{r7, lr}
 8005386:	b084      	sub	sp, #16
 8005388:	af00      	add	r7, sp, #0
 800538a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	2b00      	cmp	r3, #0
 8005390:	d101      	bne.n	8005396 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005392:	2301      	movs	r3, #1
 8005394:	e12b      	b.n	80055ee <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800539c:	b2db      	uxtb	r3, r3
 800539e:	2b00      	cmp	r3, #0
 80053a0:	d106      	bne.n	80053b0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	2200      	movs	r2, #0
 80053a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80053aa:	6878      	ldr	r0, [r7, #4]
 80053ac:	f7fd fa7a 	bl	80028a4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	2224      	movs	r2, #36	; 0x24
 80053b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	681a      	ldr	r2, [r3, #0]
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	f022 0201 	bic.w	r2, r2, #1
 80053c6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	681a      	ldr	r2, [r3, #0]
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80053d6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	681a      	ldr	r2, [r3, #0]
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80053e6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80053e8:	f003 f92a 	bl	8008640 <HAL_RCC_GetPCLK1Freq>
 80053ec:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	685b      	ldr	r3, [r3, #4]
 80053f2:	4a81      	ldr	r2, [pc, #516]	; (80055f8 <HAL_I2C_Init+0x274>)
 80053f4:	4293      	cmp	r3, r2
 80053f6:	d807      	bhi.n	8005408 <HAL_I2C_Init+0x84>
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	4a80      	ldr	r2, [pc, #512]	; (80055fc <HAL_I2C_Init+0x278>)
 80053fc:	4293      	cmp	r3, r2
 80053fe:	bf94      	ite	ls
 8005400:	2301      	movls	r3, #1
 8005402:	2300      	movhi	r3, #0
 8005404:	b2db      	uxtb	r3, r3
 8005406:	e006      	b.n	8005416 <HAL_I2C_Init+0x92>
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	4a7d      	ldr	r2, [pc, #500]	; (8005600 <HAL_I2C_Init+0x27c>)
 800540c:	4293      	cmp	r3, r2
 800540e:	bf94      	ite	ls
 8005410:	2301      	movls	r3, #1
 8005412:	2300      	movhi	r3, #0
 8005414:	b2db      	uxtb	r3, r3
 8005416:	2b00      	cmp	r3, #0
 8005418:	d001      	beq.n	800541e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800541a:	2301      	movs	r3, #1
 800541c:	e0e7      	b.n	80055ee <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800541e:	68fb      	ldr	r3, [r7, #12]
 8005420:	4a78      	ldr	r2, [pc, #480]	; (8005604 <HAL_I2C_Init+0x280>)
 8005422:	fba2 2303 	umull	r2, r3, r2, r3
 8005426:	0c9b      	lsrs	r3, r3, #18
 8005428:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	685b      	ldr	r3, [r3, #4]
 8005430:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	68ba      	ldr	r2, [r7, #8]
 800543a:	430a      	orrs	r2, r1
 800543c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	6a1b      	ldr	r3, [r3, #32]
 8005444:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	685b      	ldr	r3, [r3, #4]
 800544c:	4a6a      	ldr	r2, [pc, #424]	; (80055f8 <HAL_I2C_Init+0x274>)
 800544e:	4293      	cmp	r3, r2
 8005450:	d802      	bhi.n	8005458 <HAL_I2C_Init+0xd4>
 8005452:	68bb      	ldr	r3, [r7, #8]
 8005454:	3301      	adds	r3, #1
 8005456:	e009      	b.n	800546c <HAL_I2C_Init+0xe8>
 8005458:	68bb      	ldr	r3, [r7, #8]
 800545a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800545e:	fb02 f303 	mul.w	r3, r2, r3
 8005462:	4a69      	ldr	r2, [pc, #420]	; (8005608 <HAL_I2C_Init+0x284>)
 8005464:	fba2 2303 	umull	r2, r3, r2, r3
 8005468:	099b      	lsrs	r3, r3, #6
 800546a:	3301      	adds	r3, #1
 800546c:	687a      	ldr	r2, [r7, #4]
 800546e:	6812      	ldr	r2, [r2, #0]
 8005470:	430b      	orrs	r3, r1
 8005472:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	69db      	ldr	r3, [r3, #28]
 800547a:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800547e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	685b      	ldr	r3, [r3, #4]
 8005486:	495c      	ldr	r1, [pc, #368]	; (80055f8 <HAL_I2C_Init+0x274>)
 8005488:	428b      	cmp	r3, r1
 800548a:	d819      	bhi.n	80054c0 <HAL_I2C_Init+0x13c>
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	1e59      	subs	r1, r3, #1
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	685b      	ldr	r3, [r3, #4]
 8005494:	005b      	lsls	r3, r3, #1
 8005496:	fbb1 f3f3 	udiv	r3, r1, r3
 800549a:	1c59      	adds	r1, r3, #1
 800549c:	f640 73fc 	movw	r3, #4092	; 0xffc
 80054a0:	400b      	ands	r3, r1
 80054a2:	2b00      	cmp	r3, #0
 80054a4:	d00a      	beq.n	80054bc <HAL_I2C_Init+0x138>
 80054a6:	68fb      	ldr	r3, [r7, #12]
 80054a8:	1e59      	subs	r1, r3, #1
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	685b      	ldr	r3, [r3, #4]
 80054ae:	005b      	lsls	r3, r3, #1
 80054b0:	fbb1 f3f3 	udiv	r3, r1, r3
 80054b4:	3301      	adds	r3, #1
 80054b6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80054ba:	e051      	b.n	8005560 <HAL_I2C_Init+0x1dc>
 80054bc:	2304      	movs	r3, #4
 80054be:	e04f      	b.n	8005560 <HAL_I2C_Init+0x1dc>
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	689b      	ldr	r3, [r3, #8]
 80054c4:	2b00      	cmp	r3, #0
 80054c6:	d111      	bne.n	80054ec <HAL_I2C_Init+0x168>
 80054c8:	68fb      	ldr	r3, [r7, #12]
 80054ca:	1e58      	subs	r0, r3, #1
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	6859      	ldr	r1, [r3, #4]
 80054d0:	460b      	mov	r3, r1
 80054d2:	005b      	lsls	r3, r3, #1
 80054d4:	440b      	add	r3, r1
 80054d6:	fbb0 f3f3 	udiv	r3, r0, r3
 80054da:	3301      	adds	r3, #1
 80054dc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80054e0:	2b00      	cmp	r3, #0
 80054e2:	bf0c      	ite	eq
 80054e4:	2301      	moveq	r3, #1
 80054e6:	2300      	movne	r3, #0
 80054e8:	b2db      	uxtb	r3, r3
 80054ea:	e012      	b.n	8005512 <HAL_I2C_Init+0x18e>
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	1e58      	subs	r0, r3, #1
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	6859      	ldr	r1, [r3, #4]
 80054f4:	460b      	mov	r3, r1
 80054f6:	009b      	lsls	r3, r3, #2
 80054f8:	440b      	add	r3, r1
 80054fa:	0099      	lsls	r1, r3, #2
 80054fc:	440b      	add	r3, r1
 80054fe:	fbb0 f3f3 	udiv	r3, r0, r3
 8005502:	3301      	adds	r3, #1
 8005504:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005508:	2b00      	cmp	r3, #0
 800550a:	bf0c      	ite	eq
 800550c:	2301      	moveq	r3, #1
 800550e:	2300      	movne	r3, #0
 8005510:	b2db      	uxtb	r3, r3
 8005512:	2b00      	cmp	r3, #0
 8005514:	d001      	beq.n	800551a <HAL_I2C_Init+0x196>
 8005516:	2301      	movs	r3, #1
 8005518:	e022      	b.n	8005560 <HAL_I2C_Init+0x1dc>
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	689b      	ldr	r3, [r3, #8]
 800551e:	2b00      	cmp	r3, #0
 8005520:	d10e      	bne.n	8005540 <HAL_I2C_Init+0x1bc>
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	1e58      	subs	r0, r3, #1
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	6859      	ldr	r1, [r3, #4]
 800552a:	460b      	mov	r3, r1
 800552c:	005b      	lsls	r3, r3, #1
 800552e:	440b      	add	r3, r1
 8005530:	fbb0 f3f3 	udiv	r3, r0, r3
 8005534:	3301      	adds	r3, #1
 8005536:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800553a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800553e:	e00f      	b.n	8005560 <HAL_I2C_Init+0x1dc>
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	1e58      	subs	r0, r3, #1
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	6859      	ldr	r1, [r3, #4]
 8005548:	460b      	mov	r3, r1
 800554a:	009b      	lsls	r3, r3, #2
 800554c:	440b      	add	r3, r1
 800554e:	0099      	lsls	r1, r3, #2
 8005550:	440b      	add	r3, r1
 8005552:	fbb0 f3f3 	udiv	r3, r0, r3
 8005556:	3301      	adds	r3, #1
 8005558:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800555c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005560:	6879      	ldr	r1, [r7, #4]
 8005562:	6809      	ldr	r1, [r1, #0]
 8005564:	4313      	orrs	r3, r2
 8005566:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	69da      	ldr	r2, [r3, #28]
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	6a1b      	ldr	r3, [r3, #32]
 800557a:	431a      	orrs	r2, r3
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	430a      	orrs	r2, r1
 8005582:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	689b      	ldr	r3, [r3, #8]
 800558a:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800558e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8005592:	687a      	ldr	r2, [r7, #4]
 8005594:	6911      	ldr	r1, [r2, #16]
 8005596:	687a      	ldr	r2, [r7, #4]
 8005598:	68d2      	ldr	r2, [r2, #12]
 800559a:	4311      	orrs	r1, r2
 800559c:	687a      	ldr	r2, [r7, #4]
 800559e:	6812      	ldr	r2, [r2, #0]
 80055a0:	430b      	orrs	r3, r1
 80055a2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	68db      	ldr	r3, [r3, #12]
 80055aa:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	695a      	ldr	r2, [r3, #20]
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	699b      	ldr	r3, [r3, #24]
 80055b6:	431a      	orrs	r2, r3
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	430a      	orrs	r2, r1
 80055be:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	681a      	ldr	r2, [r3, #0]
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	f042 0201 	orr.w	r2, r2, #1
 80055ce:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	2200      	movs	r2, #0
 80055d4:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	2220      	movs	r2, #32
 80055da:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	2200      	movs	r2, #0
 80055e2:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	2200      	movs	r2, #0
 80055e8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80055ec:	2300      	movs	r3, #0
}
 80055ee:	4618      	mov	r0, r3
 80055f0:	3710      	adds	r7, #16
 80055f2:	46bd      	mov	sp, r7
 80055f4:	bd80      	pop	{r7, pc}
 80055f6:	bf00      	nop
 80055f8:	000186a0 	.word	0x000186a0
 80055fc:	001e847f 	.word	0x001e847f
 8005600:	003d08ff 	.word	0x003d08ff
 8005604:	431bde83 	.word	0x431bde83
 8005608:	10624dd3 	.word	0x10624dd3

0800560c <HAL_I2C_Mem_Read_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be read
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size)
{
 800560c:	b580      	push	{r7, lr}
 800560e:	b08c      	sub	sp, #48	; 0x30
 8005610:	af02      	add	r7, sp, #8
 8005612:	60f8      	str	r0, [r7, #12]
 8005614:	4608      	mov	r0, r1
 8005616:	4611      	mov	r1, r2
 8005618:	461a      	mov	r2, r3
 800561a:	4603      	mov	r3, r0
 800561c:	817b      	strh	r3, [r7, #10]
 800561e:	460b      	mov	r3, r1
 8005620:	813b      	strh	r3, [r7, #8]
 8005622:	4613      	mov	r3, r2
 8005624:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005626:	f7fe fb2f 	bl	8003c88 <HAL_GetTick>
 800562a:	6278      	str	r0, [r7, #36]	; 0x24
  __IO uint32_t count = 0U;
 800562c:	2300      	movs	r3, #0
 800562e:	61fb      	str	r3, [r7, #28]
  HAL_StatusTypeDef dmaxferstatus;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005630:	68fb      	ldr	r3, [r7, #12]
 8005632:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005636:	b2db      	uxtb	r3, r3
 8005638:	2b20      	cmp	r3, #32
 800563a:	f040 8168 	bne.w	800590e <HAL_I2C_Mem_Read_DMA+0x302>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 800563e:	4b98      	ldr	r3, [pc, #608]	; (80058a0 <HAL_I2C_Mem_Read_DMA+0x294>)
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	08db      	lsrs	r3, r3, #3
 8005644:	4a97      	ldr	r2, [pc, #604]	; (80058a4 <HAL_I2C_Mem_Read_DMA+0x298>)
 8005646:	fba2 2303 	umull	r2, r3, r2, r3
 800564a:	0a1a      	lsrs	r2, r3, #8
 800564c:	4613      	mov	r3, r2
 800564e:	009b      	lsls	r3, r3, #2
 8005650:	4413      	add	r3, r2
 8005652:	009a      	lsls	r2, r3, #2
 8005654:	4413      	add	r3, r2
 8005656:	61fb      	str	r3, [r7, #28]
    do
    {
      count--;
 8005658:	69fb      	ldr	r3, [r7, #28]
 800565a:	3b01      	subs	r3, #1
 800565c:	61fb      	str	r3, [r7, #28]
      if (count == 0U)
 800565e:	69fb      	ldr	r3, [r7, #28]
 8005660:	2b00      	cmp	r3, #0
 8005662:	d116      	bne.n	8005692 <HAL_I2C_Mem_Read_DMA+0x86>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	2200      	movs	r2, #0
 8005668:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	2220      	movs	r2, #32
 800566e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005672:	68fb      	ldr	r3, [r7, #12]
 8005674:	2200      	movs	r2, #0
 8005676:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800567e:	f043 0220 	orr.w	r2, r3, #32
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005686:	68fb      	ldr	r3, [r7, #12]
 8005688:	2200      	movs	r2, #0
 800568a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800568e:	2301      	movs	r3, #1
 8005690:	e13e      	b.n	8005910 <HAL_I2C_Mem_Read_DMA+0x304>
      }
    }
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 8005692:	68fb      	ldr	r3, [r7, #12]
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	699b      	ldr	r3, [r3, #24]
 8005698:	f003 0302 	and.w	r3, r3, #2
 800569c:	2b02      	cmp	r3, #2
 800569e:	d0db      	beq.n	8005658 <HAL_I2C_Mem_Read_DMA+0x4c>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80056a6:	2b01      	cmp	r3, #1
 80056a8:	d101      	bne.n	80056ae <HAL_I2C_Mem_Read_DMA+0xa2>
 80056aa:	2302      	movs	r3, #2
 80056ac:	e130      	b.n	8005910 <HAL_I2C_Mem_Read_DMA+0x304>
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	2201      	movs	r2, #1
 80056b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80056b6:	68fb      	ldr	r3, [r7, #12]
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	f003 0301 	and.w	r3, r3, #1
 80056c0:	2b01      	cmp	r3, #1
 80056c2:	d007      	beq.n	80056d4 <HAL_I2C_Mem_Read_DMA+0xc8>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80056c4:	68fb      	ldr	r3, [r7, #12]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	681a      	ldr	r2, [r3, #0]
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	f042 0201 	orr.w	r2, r2, #1
 80056d2:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	681a      	ldr	r2, [r3, #0]
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80056e2:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80056e4:	68fb      	ldr	r3, [r7, #12]
 80056e6:	2222      	movs	r2, #34	; 0x22
 80056e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	2240      	movs	r2, #64	; 0x40
 80056f0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	2200      	movs	r2, #0
 80056f8:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80056fa:	68fb      	ldr	r3, [r7, #12]
 80056fc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80056fe:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8005704:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005706:	68fb      	ldr	r3, [r7, #12]
 8005708:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800570a:	b29a      	uxth	r2, r3
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	4a65      	ldr	r2, [pc, #404]	; (80058a8 <HAL_I2C_Mem_Read_DMA+0x29c>)
 8005714:	62da      	str	r2, [r3, #44]	; 0x2c

    if (hi2c->XferSize > 0U)
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800571a:	2b00      	cmp	r3, #0
 800571c:	f000 80ca 	beq.w	80058b4 <HAL_I2C_Mem_Read_DMA+0x2a8>
    {
      if (hi2c->hdmarx != NULL)
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005724:	2b00      	cmp	r3, #0
 8005726:	d02c      	beq.n	8005782 <HAL_I2C_Mem_Read_DMA+0x176>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmarx->XferCpltCallback = I2C_DMAXferCplt;
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800572c:	4a5f      	ldr	r2, [pc, #380]	; (80058ac <HAL_I2C_Mem_Read_DMA+0x2a0>)
 800572e:	63da      	str	r2, [r3, #60]	; 0x3c

        /* Set the DMA error callback */
        hi2c->hdmarx->XferErrorCallback = I2C_DMAError;
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005734:	4a5e      	ldr	r2, [pc, #376]	; (80058b0 <HAL_I2C_Mem_Read_DMA+0x2a4>)
 8005736:	64da      	str	r2, [r3, #76]	; 0x4c

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmarx->XferHalfCpltCallback = NULL;
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800573c:	2200      	movs	r2, #0
 800573e:	641a      	str	r2, [r3, #64]	; 0x40
        hi2c->hdmarx->XferM1CpltCallback = NULL;
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005744:	2200      	movs	r2, #0
 8005746:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->hdmarx->XferM1HalfCpltCallback = NULL;
 8005748:	68fb      	ldr	r3, [r7, #12]
 800574a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800574c:	2200      	movs	r2, #0
 800574e:	649a      	str	r2, [r3, #72]	; 0x48
        hi2c->hdmarx->XferAbortCallback = NULL;
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005754:	2200      	movs	r2, #0
 8005756:	651a      	str	r2, [r3, #80]	; 0x50

        /* Enable the DMA stream */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->DR, (uint32_t)hi2c->pBuffPtr, hi2c->XferSize);
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	3310      	adds	r3, #16
 8005762:	4619      	mov	r1, r3
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005768:	461a      	mov	r2, r3
 800576a:	68fb      	ldr	r3, [r7, #12]
 800576c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800576e:	f7ff f8cb 	bl	8004908 <HAL_DMA_Start_IT>
 8005772:	4603      	mov	r3, r0
 8005774:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 8005778:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800577c:	2b00      	cmp	r3, #0
 800577e:	d17b      	bne.n	8005878 <HAL_I2C_Mem_Read_DMA+0x26c>
 8005780:	e013      	b.n	80057aa <HAL_I2C_Mem_Read_DMA+0x19e>
        hi2c->State     = HAL_I2C_STATE_READY;
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	2220      	movs	r2, #32
 8005786:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	2200      	movs	r2, #0
 800578e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005796:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	641a      	str	r2, [r3, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 800579e:	68fb      	ldr	r3, [r7, #12]
 80057a0:	2200      	movs	r2, #0
 80057a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        return HAL_ERROR;
 80057a6:	2301      	movs	r3, #1
 80057a8:	e0b2      	b.n	8005910 <HAL_I2C_Mem_Read_DMA+0x304>
      {
        /* Send Slave Address and Memory Address */
        if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, I2C_TIMEOUT_FLAG, tickstart) != HAL_OK)
 80057aa:	88f8      	ldrh	r0, [r7, #6]
 80057ac:	893a      	ldrh	r2, [r7, #8]
 80057ae:	8979      	ldrh	r1, [r7, #10]
 80057b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057b2:	9301      	str	r3, [sp, #4]
 80057b4:	2323      	movs	r3, #35	; 0x23
 80057b6:	9300      	str	r3, [sp, #0]
 80057b8:	4603      	mov	r3, r0
 80057ba:	68f8      	ldr	r0, [r7, #12]
 80057bc:	f001 feea 	bl	8007594 <I2C_RequestMemoryRead>
 80057c0:	4603      	mov	r3, r0
 80057c2:	2b00      	cmp	r3, #0
 80057c4:	d023      	beq.n	800580e <HAL_I2C_Mem_Read_DMA+0x202>
        {
          /* Abort the ongoing DMA */
          dmaxferstatus = HAL_DMA_Abort_IT(hi2c->hdmarx);
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80057ca:	4618      	mov	r0, r3
 80057cc:	f7ff f964 	bl	8004a98 <HAL_DMA_Abort_IT>
 80057d0:	4603      	mov	r3, r0
 80057d2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

          /* Prevent unused argument(s) compilation and MISRA warning */
          UNUSED(dmaxferstatus);

          /* Set the unused I2C DMA transfer complete callback to NULL */
          hi2c->hdmarx->XferCpltCallback = NULL;
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80057da:	2200      	movs	r2, #0
 80057dc:	63da      	str	r2, [r3, #60]	; 0x3c

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	681a      	ldr	r2, [r3, #0]
 80057e4:	68fb      	ldr	r3, [r7, #12]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80057ec:	601a      	str	r2, [r3, #0]

          hi2c->XferSize = 0U;
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	2200      	movs	r2, #0
 80057f2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount = 0U;
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	2200      	movs	r2, #0
 80057f8:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Disable I2C peripheral to prevent dummy data in buffer */
          __HAL_I2C_DISABLE(hi2c);
 80057fa:	68fb      	ldr	r3, [r7, #12]
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	681a      	ldr	r2, [r3, #0]
 8005800:	68fb      	ldr	r3, [r7, #12]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	f022 0201 	bic.w	r2, r2, #1
 8005808:	601a      	str	r2, [r3, #0]

          return HAL_ERROR;
 800580a:	2301      	movs	r3, #1
 800580c:	e080      	b.n	8005910 <HAL_I2C_Mem_Read_DMA+0x304>
        }

        if (hi2c->XferSize == 1U)
 800580e:	68fb      	ldr	r3, [r7, #12]
 8005810:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005812:	2b01      	cmp	r3, #1
 8005814:	d108      	bne.n	8005828 <HAL_I2C_Mem_Read_DMA+0x21c>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005816:	68fb      	ldr	r3, [r7, #12]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	681a      	ldr	r2, [r3, #0]
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005824:	601a      	str	r2, [r3, #0]
 8005826:	e007      	b.n	8005838 <HAL_I2C_Mem_Read_DMA+0x22c>
        }
        else
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	685a      	ldr	r2, [r3, #4]
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005836:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005838:	2300      	movs	r3, #0
 800583a:	61bb      	str	r3, [r7, #24]
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	695b      	ldr	r3, [r3, #20]
 8005842:	61bb      	str	r3, [r7, #24]
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	699b      	ldr	r3, [r3, #24]
 800584a:	61bb      	str	r3, [r7, #24]
 800584c:	69bb      	ldr	r3, [r7, #24]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800584e:	68fb      	ldr	r3, [r7, #12]
 8005850:	2200      	movs	r2, #0
 8005852:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        /* Note : The I2C interrupts must be enabled after unlocking current process
        to avoid the risk of I2C interrupt handle execution before current
        process unlock */
        /* Enable ERR interrupt */
        __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_ERR);
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	685a      	ldr	r2, [r3, #4]
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005864:	605a      	str	r2, [r3, #4]

        /* Enable DMA Request */
        hi2c->Instance->CR2 |= I2C_CR2_DMAEN;
 8005866:	68fb      	ldr	r3, [r7, #12]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	685a      	ldr	r2, [r3, #4]
 800586c:	68fb      	ldr	r3, [r7, #12]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005874:	605a      	str	r2, [r3, #4]
 8005876:	e048      	b.n	800590a <HAL_I2C_Mem_Read_DMA+0x2fe>
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	2220      	movs	r2, #32
 800587c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	2200      	movs	r2, #0
 8005884:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800588c:	f043 0210 	orr.w	r2, r3, #16
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	2200      	movs	r2, #0
 8005898:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800589c:	2301      	movs	r3, #1
 800589e:	e037      	b.n	8005910 <HAL_I2C_Mem_Read_DMA+0x304>
 80058a0:	20000000 	.word	0x20000000
 80058a4:	14f8b589 	.word	0x14f8b589
 80058a8:	ffff0000 	.word	0xffff0000
 80058ac:	08007765 	.word	0x08007765
 80058b0:	0800790f 	.word	0x0800790f
      }
    }
    else
    {
      /* Send Slave Address and Memory Address */
      if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, I2C_TIMEOUT_FLAG, tickstart) != HAL_OK)
 80058b4:	88f8      	ldrh	r0, [r7, #6]
 80058b6:	893a      	ldrh	r2, [r7, #8]
 80058b8:	8979      	ldrh	r1, [r7, #10]
 80058ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058bc:	9301      	str	r3, [sp, #4]
 80058be:	2323      	movs	r3, #35	; 0x23
 80058c0:	9300      	str	r3, [sp, #0]
 80058c2:	4603      	mov	r3, r0
 80058c4:	68f8      	ldr	r0, [r7, #12]
 80058c6:	f001 fe65 	bl	8007594 <I2C_RequestMemoryRead>
 80058ca:	4603      	mov	r3, r0
 80058cc:	2b00      	cmp	r3, #0
 80058ce:	d001      	beq.n	80058d4 <HAL_I2C_Mem_Read_DMA+0x2c8>
      {
        return HAL_ERROR;
 80058d0:	2301      	movs	r3, #1
 80058d2:	e01d      	b.n	8005910 <HAL_I2C_Mem_Read_DMA+0x304>
      }

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80058d4:	2300      	movs	r3, #0
 80058d6:	617b      	str	r3, [r7, #20]
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	695b      	ldr	r3, [r3, #20]
 80058de:	617b      	str	r3, [r7, #20]
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	699b      	ldr	r3, [r3, #24]
 80058e6:	617b      	str	r3, [r7, #20]
 80058e8:	697b      	ldr	r3, [r7, #20]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80058ea:	68fb      	ldr	r3, [r7, #12]
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	681a      	ldr	r2, [r3, #0]
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80058f8:	601a      	str	r2, [r3, #0]

      hi2c->State = HAL_I2C_STATE_READY;
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	2220      	movs	r2, #32
 80058fe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005902:	68fb      	ldr	r3, [r7, #12]
 8005904:	2200      	movs	r2, #0
 8005906:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }

    return HAL_OK;
 800590a:	2300      	movs	r3, #0
 800590c:	e000      	b.n	8005910 <HAL_I2C_Mem_Read_DMA+0x304>
  }
  else
  {
    return HAL_BUSY;
 800590e:	2302      	movs	r3, #2
  }
}
 8005910:	4618      	mov	r0, r3
 8005912:	3728      	adds	r7, #40	; 0x28
 8005914:	46bd      	mov	sp, r7
 8005916:	bd80      	pop	{r7, pc}

08005918 <HAL_I2C_Slave_Seq_Transmit_DMA>:
  * @param  Size Amount of data to be sent
  * @param  XferOptions Options of Transfer, value of @ref I2C_XferOptions_definition
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Slave_Seq_Transmit_DMA(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size, uint32_t XferOptions)
{
 8005918:	b580      	push	{r7, lr}
 800591a:	b086      	sub	sp, #24
 800591c:	af00      	add	r7, sp, #0
 800591e:	60f8      	str	r0, [r7, #12]
 8005920:	60b9      	str	r1, [r7, #8]
 8005922:	603b      	str	r3, [r7, #0]
 8005924:	4613      	mov	r3, r2
 8005926:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef dmaxferstatus;

  /* Check the parameters */
  assert_param(IS_I2C_TRANSFER_OPTIONS_REQUEST(XferOptions));

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8005928:	68fb      	ldr	r3, [r7, #12]
 800592a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800592e:	b2db      	uxtb	r3, r3
 8005930:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8005934:	2b28      	cmp	r3, #40	; 0x28
 8005936:	f040 811e 	bne.w	8005b76 <HAL_I2C_Slave_Seq_Transmit_DMA+0x25e>
  {
    if ((pData == NULL) || (Size == 0U))
 800593a:	68bb      	ldr	r3, [r7, #8]
 800593c:	2b00      	cmp	r3, #0
 800593e:	d002      	beq.n	8005946 <HAL_I2C_Slave_Seq_Transmit_DMA+0x2e>
 8005940:	88fb      	ldrh	r3, [r7, #6]
 8005942:	2b00      	cmp	r3, #0
 8005944:	d101      	bne.n	800594a <HAL_I2C_Slave_Seq_Transmit_DMA+0x32>
    {
      return  HAL_ERROR;
 8005946:	2301      	movs	r3, #1
 8005948:	e116      	b.n	8005b78 <HAL_I2C_Slave_Seq_Transmit_DMA+0x260>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005950:	2b01      	cmp	r3, #1
 8005952:	d101      	bne.n	8005958 <HAL_I2C_Slave_Seq_Transmit_DMA+0x40>
 8005954:	2302      	movs	r3, #2
 8005956:	e10f      	b.n	8005b78 <HAL_I2C_Slave_Seq_Transmit_DMA+0x260>
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	2201      	movs	r2, #1
 800595c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Disable Interrupts, to prevent preemption during treatment in case of multicall */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	685a      	ldr	r2, [r3, #4]
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 800596e:	605a      	str	r2, [r3, #4]

    /* I2C cannot manage full duplex exchange so disable previous IT enabled if any */
    /* and then toggle the HAL slave RX state to TX state */
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8005970:	68fb      	ldr	r3, [r7, #12]
 8005972:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005976:	b2db      	uxtb	r3, r3
 8005978:	2b2a      	cmp	r3, #42	; 0x2a
 800597a:	d127      	bne.n	80059cc <HAL_I2C_Slave_Seq_Transmit_DMA+0xb4>
    {
      if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 800597c:	68fb      	ldr	r3, [r7, #12]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	685b      	ldr	r3, [r3, #4]
 8005982:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005986:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800598a:	d14c      	bne.n	8005a26 <HAL_I2C_Slave_Seq_Transmit_DMA+0x10e>
      {
        /* Abort DMA Xfer if any */
        if (hi2c->hdmarx != NULL)
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005990:	2b00      	cmp	r3, #0
 8005992:	d048      	beq.n	8005a26 <HAL_I2C_Slave_Seq_Transmit_DMA+0x10e>
        {
          CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8005994:	68fb      	ldr	r3, [r7, #12]
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	685a      	ldr	r2, [r3, #4]
 800599a:	68fb      	ldr	r3, [r7, #12]
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80059a2:	605a      	str	r2, [r3, #4]

          /* Set the I2C DMA Abort callback :
           will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
          hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80059a4:	68fb      	ldr	r3, [r7, #12]
 80059a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80059a8:	4a75      	ldr	r2, [pc, #468]	; (8005b80 <HAL_I2C_Slave_Seq_Transmit_DMA+0x268>)
 80059aa:	651a      	str	r2, [r3, #80]	; 0x50

          /* Abort DMA RX */
          if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80059b0:	4618      	mov	r0, r3
 80059b2:	f7ff f871 	bl	8004a98 <HAL_DMA_Abort_IT>
 80059b6:	4603      	mov	r3, r0
 80059b8:	2b00      	cmp	r3, #0
 80059ba:	d034      	beq.n	8005a26 <HAL_I2C_Slave_Seq_Transmit_DMA+0x10e>
          {
            /* Call Directly XferAbortCallback function in case of error */
            hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80059c0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80059c2:	68fa      	ldr	r2, [r7, #12]
 80059c4:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80059c6:	4610      	mov	r0, r2
 80059c8:	4798      	blx	r3
 80059ca:	e02c      	b.n	8005a26 <HAL_I2C_Slave_Seq_Transmit_DMA+0x10e>
          }
        }
      }
    }
    else if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80059d2:	b2db      	uxtb	r3, r3
 80059d4:	2b29      	cmp	r3, #41	; 0x29
 80059d6:	d126      	bne.n	8005a26 <HAL_I2C_Slave_Seq_Transmit_DMA+0x10e>
    {
      if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	685b      	ldr	r3, [r3, #4]
 80059de:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80059e2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80059e6:	d11e      	bne.n	8005a26 <HAL_I2C_Slave_Seq_Transmit_DMA+0x10e>
      {
        CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	685a      	ldr	r2, [r3, #4]
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80059f6:	605a      	str	r2, [r3, #4]

        /* Abort DMA Xfer if any */
        if (hi2c->hdmatx != NULL)
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80059fc:	2b00      	cmp	r3, #0
 80059fe:	d012      	beq.n	8005a26 <HAL_I2C_Slave_Seq_Transmit_DMA+0x10e>
        {
          /* Set the I2C DMA Abort callback :
           will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
          hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005a04:	4a5e      	ldr	r2, [pc, #376]	; (8005b80 <HAL_I2C_Slave_Seq_Transmit_DMA+0x268>)
 8005a06:	651a      	str	r2, [r3, #80]	; 0x50

          /* Abort DMA TX */
          if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005a0c:	4618      	mov	r0, r3
 8005a0e:	f7ff f843 	bl	8004a98 <HAL_DMA_Abort_IT>
 8005a12:	4603      	mov	r3, r0
 8005a14:	2b00      	cmp	r3, #0
 8005a16:	d006      	beq.n	8005a26 <HAL_I2C_Slave_Seq_Transmit_DMA+0x10e>
          {
            /* Call Directly XferAbortCallback function in case of error */
            hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005a1c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005a1e:	68fa      	ldr	r2, [r7, #12]
 8005a20:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8005a22:	4610      	mov	r0, r2
 8005a24:	4798      	blx	r3
    {
      /* Nothing to do */
    }

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005a26:	68fb      	ldr	r3, [r7, #12]
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	f003 0301 	and.w	r3, r3, #1
 8005a30:	2b01      	cmp	r3, #1
 8005a32:	d007      	beq.n	8005a44 <HAL_I2C_Slave_Seq_Transmit_DMA+0x12c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	681a      	ldr	r2, [r3, #0]
 8005a3a:	68fb      	ldr	r3, [r7, #12]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	f042 0201 	orr.w	r2, r2, #1
 8005a42:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005a44:	68fb      	ldr	r3, [r7, #12]
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	681a      	ldr	r2, [r3, #0]
 8005a4a:	68fb      	ldr	r3, [r7, #12]
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005a52:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX_LISTEN;
 8005a54:	68fb      	ldr	r3, [r7, #12]
 8005a56:	2229      	movs	r2, #41	; 0x29
 8005a58:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_SLAVE;
 8005a5c:	68fb      	ldr	r3, [r7, #12]
 8005a5e:	2220      	movs	r2, #32
 8005a60:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005a64:	68fb      	ldr	r3, [r7, #12]
 8005a66:	2200      	movs	r2, #0
 8005a68:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	68ba      	ldr	r2, [r7, #8]
 8005a6e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	88fa      	ldrh	r2, [r7, #6]
 8005a74:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005a7a:	b29a      	uxth	r2, r3
 8005a7c:	68fb      	ldr	r3, [r7, #12]
 8005a7e:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = XferOptions;
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	683a      	ldr	r2, [r7, #0]
 8005a84:	62da      	str	r2, [r3, #44]	; 0x2c

    if (hi2c->hdmatx != NULL)
 8005a86:	68fb      	ldr	r3, [r7, #12]
 8005a88:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005a8a:	2b00      	cmp	r3, #0
 8005a8c:	d022      	beq.n	8005ad4 <HAL_I2C_Slave_Seq_Transmit_DMA+0x1bc>
    {
      /* Set the I2C DMA transfer complete callback */
      hi2c->hdmatx->XferCpltCallback = I2C_DMAXferCplt;
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005a92:	4a3c      	ldr	r2, [pc, #240]	; (8005b84 <HAL_I2C_Slave_Seq_Transmit_DMA+0x26c>)
 8005a94:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Set the DMA error callback */
      hi2c->hdmatx->XferErrorCallback = I2C_DMAError;
 8005a96:	68fb      	ldr	r3, [r7, #12]
 8005a98:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005a9a:	4a3b      	ldr	r2, [pc, #236]	; (8005b88 <HAL_I2C_Slave_Seq_Transmit_DMA+0x270>)
 8005a9c:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Set the unused DMA callbacks to NULL */
      hi2c->hdmatx->XferHalfCpltCallback = NULL;
 8005a9e:	68fb      	ldr	r3, [r7, #12]
 8005aa0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005aa2:	2200      	movs	r2, #0
 8005aa4:	641a      	str	r2, [r3, #64]	; 0x40
      hi2c->hdmatx->XferAbortCallback = NULL;
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005aaa:	2200      	movs	r2, #0
 8005aac:	651a      	str	r2, [r3, #80]	; 0x50

      /* Enable the DMA stream */
      dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->DR, hi2c->XferSize);
 8005aae:	68fb      	ldr	r3, [r7, #12]
 8005ab0:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8005ab2:	68fb      	ldr	r3, [r7, #12]
 8005ab4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ab6:	4619      	mov	r1, r3
 8005ab8:	68fb      	ldr	r3, [r7, #12]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	3310      	adds	r3, #16
 8005abe:	461a      	mov	r2, r3
 8005ac0:	68fb      	ldr	r3, [r7, #12]
 8005ac2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005ac4:	f7fe ff20 	bl	8004908 <HAL_DMA_Start_IT>
 8005ac8:	4603      	mov	r3, r0
 8005aca:	75fb      	strb	r3, [r7, #23]
      __HAL_UNLOCK(hi2c);

      return HAL_ERROR;
    }

    if (dmaxferstatus == HAL_OK)
 8005acc:	7dfb      	ldrb	r3, [r7, #23]
 8005ace:	2b00      	cmp	r3, #0
 8005ad0:	d13d      	bne.n	8005b4e <HAL_I2C_Slave_Seq_Transmit_DMA+0x236>
 8005ad2:	e013      	b.n	8005afc <HAL_I2C_Slave_Seq_Transmit_DMA+0x1e4>
      hi2c->State     = HAL_I2C_STATE_LISTEN;
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	2228      	movs	r2, #40	; 0x28
 8005ad8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode      = HAL_I2C_MODE_NONE;
 8005adc:	68fb      	ldr	r3, [r7, #12]
 8005ade:	2200      	movs	r2, #0
 8005ae0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ae8:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8005aec:	68fb      	ldr	r3, [r7, #12]
 8005aee:	641a      	str	r2, [r3, #64]	; 0x40
      __HAL_UNLOCK(hi2c);
 8005af0:	68fb      	ldr	r3, [r7, #12]
 8005af2:	2200      	movs	r2, #0
 8005af4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
      return HAL_ERROR;
 8005af8:	2301      	movs	r3, #1
 8005afa:	e03d      	b.n	8005b78 <HAL_I2C_Slave_Seq_Transmit_DMA+0x260>
    {
      /* Enable Address Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	681a      	ldr	r2, [r3, #0]
 8005b02:	68fb      	ldr	r3, [r7, #12]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005b0a:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005b0c:	2300      	movs	r3, #0
 8005b0e:	613b      	str	r3, [r7, #16]
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	695b      	ldr	r3, [r3, #20]
 8005b16:	613b      	str	r3, [r7, #16]
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	699b      	ldr	r3, [r3, #24]
 8005b1e:	613b      	str	r3, [r7, #16]
 8005b20:	693b      	ldr	r3, [r7, #16]

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	2200      	movs	r2, #0
 8005b26:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      /* Note : The I2C interrupts must be enabled after unlocking current process
      to avoid the risk of I2C interrupt handle execution before current
      process unlock */
      /* Enable EVT and ERR interrupt */
      __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8005b2a:	68fb      	ldr	r3, [r7, #12]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	685a      	ldr	r2, [r3, #4]
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 8005b38:	605a      	str	r2, [r3, #4]

      /* Enable DMA Request */
      hi2c->Instance->CR2 |= I2C_CR2_DMAEN;
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	685a      	ldr	r2, [r3, #4]
 8005b40:	68fb      	ldr	r3, [r7, #12]
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005b48:	605a      	str	r2, [r3, #4]

      return HAL_OK;
 8005b4a:	2300      	movs	r3, #0
 8005b4c:	e014      	b.n	8005b78 <HAL_I2C_Slave_Seq_Transmit_DMA+0x260>
    }
    else
    {
      /* Update I2C state */
      hi2c->State     = HAL_I2C_STATE_READY;
 8005b4e:	68fb      	ldr	r3, [r7, #12]
 8005b50:	2220      	movs	r2, #32
 8005b52:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode      = HAL_I2C_MODE_NONE;
 8005b56:	68fb      	ldr	r3, [r7, #12]
 8005b58:	2200      	movs	r2, #0
 8005b5a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Update I2C error code */
      hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b62:	f043 0210 	orr.w	r2, r3, #16
 8005b66:	68fb      	ldr	r3, [r7, #12]
 8005b68:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005b6a:	68fb      	ldr	r3, [r7, #12]
 8005b6c:	2200      	movs	r2, #0
 8005b6e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005b72:	2301      	movs	r3, #1
 8005b74:	e000      	b.n	8005b78 <HAL_I2C_Slave_Seq_Transmit_DMA+0x260>
    }
  }
  else
  {
    return HAL_BUSY;
 8005b76:	2302      	movs	r3, #2
  }
}
 8005b78:	4618      	mov	r0, r3
 8005b7a:	3718      	adds	r7, #24
 8005b7c:	46bd      	mov	sp, r7
 8005b7e:	bd80      	pop	{r7, pc}
 8005b80:	08007989 	.word	0x08007989
 8005b84:	08007765 	.word	0x08007765
 8005b88:	0800790f 	.word	0x0800790f

08005b8c <HAL_I2C_Slave_Seq_Receive_DMA>:
  * @param  Size Amount of data to be sent
  * @param  XferOptions Options of Transfer, value of @ref I2C_XferOptions_definition
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Slave_Seq_Receive_DMA(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size, uint32_t XferOptions)
{
 8005b8c:	b580      	push	{r7, lr}
 8005b8e:	b086      	sub	sp, #24
 8005b90:	af00      	add	r7, sp, #0
 8005b92:	60f8      	str	r0, [r7, #12]
 8005b94:	60b9      	str	r1, [r7, #8]
 8005b96:	603b      	str	r3, [r7, #0]
 8005b98:	4613      	mov	r3, r2
 8005b9a:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef dmaxferstatus;

  /* Check the parameters */
  assert_param(IS_I2C_TRANSFER_OPTIONS_REQUEST(XferOptions));

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005ba2:	b2db      	uxtb	r3, r3
 8005ba4:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8005ba8:	2b28      	cmp	r3, #40	; 0x28
 8005baa:	f040 811e 	bne.w	8005dea <HAL_I2C_Slave_Seq_Receive_DMA+0x25e>
  {
    if ((pData == NULL) || (Size == 0U))
 8005bae:	68bb      	ldr	r3, [r7, #8]
 8005bb0:	2b00      	cmp	r3, #0
 8005bb2:	d002      	beq.n	8005bba <HAL_I2C_Slave_Seq_Receive_DMA+0x2e>
 8005bb4:	88fb      	ldrh	r3, [r7, #6]
 8005bb6:	2b00      	cmp	r3, #0
 8005bb8:	d101      	bne.n	8005bbe <HAL_I2C_Slave_Seq_Receive_DMA+0x32>
    {
      return  HAL_ERROR;
 8005bba:	2301      	movs	r3, #1
 8005bbc:	e116      	b.n	8005dec <HAL_I2C_Slave_Seq_Receive_DMA+0x260>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005bbe:	68fb      	ldr	r3, [r7, #12]
 8005bc0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005bc4:	2b01      	cmp	r3, #1
 8005bc6:	d101      	bne.n	8005bcc <HAL_I2C_Slave_Seq_Receive_DMA+0x40>
 8005bc8:	2302      	movs	r3, #2
 8005bca:	e10f      	b.n	8005dec <HAL_I2C_Slave_Seq_Receive_DMA+0x260>
 8005bcc:	68fb      	ldr	r3, [r7, #12]
 8005bce:	2201      	movs	r2, #1
 8005bd0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Disable Interrupts, to prevent preemption during treatment in case of multicall */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8005bd4:	68fb      	ldr	r3, [r7, #12]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	685a      	ldr	r2, [r3, #4]
 8005bda:	68fb      	ldr	r3, [r7, #12]
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8005be2:	605a      	str	r2, [r3, #4]

    /* I2C cannot manage full duplex exchange so disable previous IT enabled if any */
    /* and then toggle the HAL slave RX state to TX state */
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005bea:	b2db      	uxtb	r3, r3
 8005bec:	2b2a      	cmp	r3, #42	; 0x2a
 8005bee:	d127      	bne.n	8005c40 <HAL_I2C_Slave_Seq_Receive_DMA+0xb4>
    {
      if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8005bf0:	68fb      	ldr	r3, [r7, #12]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	685b      	ldr	r3, [r3, #4]
 8005bf6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005bfa:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005bfe:	d14c      	bne.n	8005c9a <HAL_I2C_Slave_Seq_Receive_DMA+0x10e>
      {
        /* Abort DMA Xfer if any */
        if (hi2c->hdmarx != NULL)
 8005c00:	68fb      	ldr	r3, [r7, #12]
 8005c02:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c04:	2b00      	cmp	r3, #0
 8005c06:	d048      	beq.n	8005c9a <HAL_I2C_Slave_Seq_Receive_DMA+0x10e>
        {
          CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8005c08:	68fb      	ldr	r3, [r7, #12]
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	685a      	ldr	r2, [r3, #4]
 8005c0e:	68fb      	ldr	r3, [r7, #12]
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005c16:	605a      	str	r2, [r3, #4]

          /* Set the I2C DMA Abort callback :
           will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
          hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8005c18:	68fb      	ldr	r3, [r7, #12]
 8005c1a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c1c:	4a75      	ldr	r2, [pc, #468]	; (8005df4 <HAL_I2C_Slave_Seq_Receive_DMA+0x268>)
 8005c1e:	651a      	str	r2, [r3, #80]	; 0x50

          /* Abort DMA RX */
          if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8005c20:	68fb      	ldr	r3, [r7, #12]
 8005c22:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c24:	4618      	mov	r0, r3
 8005c26:	f7fe ff37 	bl	8004a98 <HAL_DMA_Abort_IT>
 8005c2a:	4603      	mov	r3, r0
 8005c2c:	2b00      	cmp	r3, #0
 8005c2e:	d034      	beq.n	8005c9a <HAL_I2C_Slave_Seq_Receive_DMA+0x10e>
          {
            /* Call Directly XferAbortCallback function in case of error */
            hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8005c30:	68fb      	ldr	r3, [r7, #12]
 8005c32:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c34:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005c36:	68fa      	ldr	r2, [r7, #12]
 8005c38:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005c3a:	4610      	mov	r0, r2
 8005c3c:	4798      	blx	r3
 8005c3e:	e02c      	b.n	8005c9a <HAL_I2C_Slave_Seq_Receive_DMA+0x10e>
          }
        }
      }
    }
    else if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005c46:	b2db      	uxtb	r3, r3
 8005c48:	2b29      	cmp	r3, #41	; 0x29
 8005c4a:	d126      	bne.n	8005c9a <HAL_I2C_Slave_Seq_Receive_DMA+0x10e>
    {
      if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8005c4c:	68fb      	ldr	r3, [r7, #12]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	685b      	ldr	r3, [r3, #4]
 8005c52:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005c56:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005c5a:	d11e      	bne.n	8005c9a <HAL_I2C_Slave_Seq_Receive_DMA+0x10e>
      {
        CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8005c5c:	68fb      	ldr	r3, [r7, #12]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	685a      	ldr	r2, [r3, #4]
 8005c62:	68fb      	ldr	r3, [r7, #12]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005c6a:	605a      	str	r2, [r3, #4]

        /* Abort DMA Xfer if any */
        if (hi2c->hdmatx != NULL)
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005c70:	2b00      	cmp	r3, #0
 8005c72:	d012      	beq.n	8005c9a <HAL_I2C_Slave_Seq_Receive_DMA+0x10e>
        {
          /* Set the I2C DMA Abort callback :
           will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
          hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8005c74:	68fb      	ldr	r3, [r7, #12]
 8005c76:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005c78:	4a5e      	ldr	r2, [pc, #376]	; (8005df4 <HAL_I2C_Slave_Seq_Receive_DMA+0x268>)
 8005c7a:	651a      	str	r2, [r3, #80]	; 0x50

          /* Abort DMA TX */
          if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8005c7c:	68fb      	ldr	r3, [r7, #12]
 8005c7e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005c80:	4618      	mov	r0, r3
 8005c82:	f7fe ff09 	bl	8004a98 <HAL_DMA_Abort_IT>
 8005c86:	4603      	mov	r3, r0
 8005c88:	2b00      	cmp	r3, #0
 8005c8a:	d006      	beq.n	8005c9a <HAL_I2C_Slave_Seq_Receive_DMA+0x10e>
          {
            /* Call Directly XferAbortCallback function in case of error */
            hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005c90:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005c92:	68fa      	ldr	r2, [r7, #12]
 8005c94:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8005c96:	4610      	mov	r0, r2
 8005c98:	4798      	blx	r3
    {
      /* Nothing to do */
    }

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	f003 0301 	and.w	r3, r3, #1
 8005ca4:	2b01      	cmp	r3, #1
 8005ca6:	d007      	beq.n	8005cb8 <HAL_I2C_Slave_Seq_Receive_DMA+0x12c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005ca8:	68fb      	ldr	r3, [r7, #12]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	681a      	ldr	r2, [r3, #0]
 8005cae:	68fb      	ldr	r3, [r7, #12]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	f042 0201 	orr.w	r2, r2, #1
 8005cb6:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005cb8:	68fb      	ldr	r3, [r7, #12]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	681a      	ldr	r2, [r3, #0]
 8005cbe:	68fb      	ldr	r3, [r7, #12]
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005cc6:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX_LISTEN;
 8005cc8:	68fb      	ldr	r3, [r7, #12]
 8005cca:	222a      	movs	r2, #42	; 0x2a
 8005ccc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_SLAVE;
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	2220      	movs	r2, #32
 8005cd4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005cd8:	68fb      	ldr	r3, [r7, #12]
 8005cda:	2200      	movs	r2, #0
 8005cdc:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005cde:	68fb      	ldr	r3, [r7, #12]
 8005ce0:	68ba      	ldr	r2, [r7, #8]
 8005ce2:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	88fa      	ldrh	r2, [r7, #6]
 8005ce8:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005cea:	68fb      	ldr	r3, [r7, #12]
 8005cec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005cee:	b29a      	uxth	r2, r3
 8005cf0:	68fb      	ldr	r3, [r7, #12]
 8005cf2:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = XferOptions;
 8005cf4:	68fb      	ldr	r3, [r7, #12]
 8005cf6:	683a      	ldr	r2, [r7, #0]
 8005cf8:	62da      	str	r2, [r3, #44]	; 0x2c

    if (hi2c->hdmarx != NULL)
 8005cfa:	68fb      	ldr	r3, [r7, #12]
 8005cfc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005cfe:	2b00      	cmp	r3, #0
 8005d00:	d022      	beq.n	8005d48 <HAL_I2C_Slave_Seq_Receive_DMA+0x1bc>
    {
      /* Set the I2C DMA transfer complete callback */
      hi2c->hdmarx->XferCpltCallback = I2C_DMAXferCplt;
 8005d02:	68fb      	ldr	r3, [r7, #12]
 8005d04:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d06:	4a3c      	ldr	r2, [pc, #240]	; (8005df8 <HAL_I2C_Slave_Seq_Receive_DMA+0x26c>)
 8005d08:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Set the DMA error callback */
      hi2c->hdmarx->XferErrorCallback = I2C_DMAError;
 8005d0a:	68fb      	ldr	r3, [r7, #12]
 8005d0c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d0e:	4a3b      	ldr	r2, [pc, #236]	; (8005dfc <HAL_I2C_Slave_Seq_Receive_DMA+0x270>)
 8005d10:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Set the unused DMA callbacks to NULL */
      hi2c->hdmarx->XferHalfCpltCallback = NULL;
 8005d12:	68fb      	ldr	r3, [r7, #12]
 8005d14:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d16:	2200      	movs	r2, #0
 8005d18:	641a      	str	r2, [r3, #64]	; 0x40
      hi2c->hdmarx->XferAbortCallback = NULL;
 8005d1a:	68fb      	ldr	r3, [r7, #12]
 8005d1c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d1e:	2200      	movs	r2, #0
 8005d20:	651a      	str	r2, [r3, #80]	; 0x50

      /* Enable the DMA stream */
      dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->DR, (uint32_t)hi2c->pBuffPtr, hi2c->XferSize);
 8005d22:	68fb      	ldr	r3, [r7, #12]
 8005d24:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8005d26:	68fb      	ldr	r3, [r7, #12]
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	3310      	adds	r3, #16
 8005d2c:	4619      	mov	r1, r3
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d32:	461a      	mov	r2, r3
 8005d34:	68fb      	ldr	r3, [r7, #12]
 8005d36:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005d38:	f7fe fde6 	bl	8004908 <HAL_DMA_Start_IT>
 8005d3c:	4603      	mov	r3, r0
 8005d3e:	75fb      	strb	r3, [r7, #23]
      __HAL_UNLOCK(hi2c);

      return HAL_ERROR;
    }

    if (dmaxferstatus == HAL_OK)
 8005d40:	7dfb      	ldrb	r3, [r7, #23]
 8005d42:	2b00      	cmp	r3, #0
 8005d44:	d13d      	bne.n	8005dc2 <HAL_I2C_Slave_Seq_Receive_DMA+0x236>
 8005d46:	e013      	b.n	8005d70 <HAL_I2C_Slave_Seq_Receive_DMA+0x1e4>
      hi2c->State     = HAL_I2C_STATE_LISTEN;
 8005d48:	68fb      	ldr	r3, [r7, #12]
 8005d4a:	2228      	movs	r2, #40	; 0x28
 8005d4c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode      = HAL_I2C_MODE_NONE;
 8005d50:	68fb      	ldr	r3, [r7, #12]
 8005d52:	2200      	movs	r2, #0
 8005d54:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 8005d58:	68fb      	ldr	r3, [r7, #12]
 8005d5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d5c:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	641a      	str	r2, [r3, #64]	; 0x40
      __HAL_UNLOCK(hi2c);
 8005d64:	68fb      	ldr	r3, [r7, #12]
 8005d66:	2200      	movs	r2, #0
 8005d68:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
      return HAL_ERROR;
 8005d6c:	2301      	movs	r3, #1
 8005d6e:	e03d      	b.n	8005dec <HAL_I2C_Slave_Seq_Receive_DMA+0x260>
    {
      /* Enable Address Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005d70:	68fb      	ldr	r3, [r7, #12]
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	681a      	ldr	r2, [r3, #0]
 8005d76:	68fb      	ldr	r3, [r7, #12]
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005d7e:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005d80:	2300      	movs	r3, #0
 8005d82:	613b      	str	r3, [r7, #16]
 8005d84:	68fb      	ldr	r3, [r7, #12]
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	695b      	ldr	r3, [r3, #20]
 8005d8a:	613b      	str	r3, [r7, #16]
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	699b      	ldr	r3, [r3, #24]
 8005d92:	613b      	str	r3, [r7, #16]
 8005d94:	693b      	ldr	r3, [r7, #16]

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005d96:	68fb      	ldr	r3, [r7, #12]
 8005d98:	2200      	movs	r2, #0
 8005d9a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      /* Enable DMA Request */
      SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8005d9e:	68fb      	ldr	r3, [r7, #12]
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	685a      	ldr	r2, [r3, #4]
 8005da4:	68fb      	ldr	r3, [r7, #12]
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005dac:	605a      	str	r2, [r3, #4]

      /* Note : The I2C interrupts must be enabled after unlocking current process
      to avoid the risk of I2C interrupt handle execution before current
      process unlock */
      /* Enable EVT and ERR interrupt */
      __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8005dae:	68fb      	ldr	r3, [r7, #12]
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	685a      	ldr	r2, [r3, #4]
 8005db4:	68fb      	ldr	r3, [r7, #12]
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 8005dbc:	605a      	str	r2, [r3, #4]

      return HAL_OK;
 8005dbe:	2300      	movs	r3, #0
 8005dc0:	e014      	b.n	8005dec <HAL_I2C_Slave_Seq_Receive_DMA+0x260>
    }
    else
    {
      /* Update I2C state */
      hi2c->State     = HAL_I2C_STATE_READY;
 8005dc2:	68fb      	ldr	r3, [r7, #12]
 8005dc4:	2220      	movs	r2, #32
 8005dc6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode      = HAL_I2C_MODE_NONE;
 8005dca:	68fb      	ldr	r3, [r7, #12]
 8005dcc:	2200      	movs	r2, #0
 8005dce:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Update I2C error code */
      hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005dd6:	f043 0210 	orr.w	r2, r3, #16
 8005dda:	68fb      	ldr	r3, [r7, #12]
 8005ddc:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	2200      	movs	r2, #0
 8005de2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005de6:	2301      	movs	r3, #1
 8005de8:	e000      	b.n	8005dec <HAL_I2C_Slave_Seq_Receive_DMA+0x260>
    }
  }
  else
  {
    return HAL_BUSY;
 8005dea:	2302      	movs	r3, #2
  }
}
 8005dec:	4618      	mov	r0, r3
 8005dee:	3718      	adds	r7, #24
 8005df0:	46bd      	mov	sp, r7
 8005df2:	bd80      	pop	{r7, pc}
 8005df4:	08007989 	.word	0x08007989
 8005df8:	08007765 	.word	0x08007765
 8005dfc:	0800790f 	.word	0x0800790f

08005e00 <HAL_I2C_EnableListen_IT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_EnableListen_IT(I2C_HandleTypeDef *hi2c)
{
 8005e00:	b480      	push	{r7}
 8005e02:	b083      	sub	sp, #12
 8005e04:	af00      	add	r7, sp, #0
 8005e06:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_READY)
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005e0e:	b2db      	uxtb	r3, r3
 8005e10:	2b20      	cmp	r3, #32
 8005e12:	d124      	bne.n	8005e5e <HAL_I2C_EnableListen_IT+0x5e>
  {
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	2228      	movs	r2, #40	; 0x28
 8005e18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	f003 0301 	and.w	r3, r3, #1
 8005e26:	2b01      	cmp	r3, #1
 8005e28:	d007      	beq.n	8005e3a <HAL_I2C_EnableListen_IT+0x3a>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	681a      	ldr	r2, [r3, #0]
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	f042 0201 	orr.w	r2, r2, #1
 8005e38:	601a      	str	r2, [r3, #0]
    }

    /* Enable Address Acknowledge */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	681a      	ldr	r2, [r3, #0]
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005e48:	601a      	str	r2, [r3, #0]

    /* Enable EVT and ERR interrupt */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	685a      	ldr	r2, [r3, #4]
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 8005e58:	605a      	str	r2, [r3, #4]

    return HAL_OK;
 8005e5a:	2300      	movs	r3, #0
 8005e5c:	e000      	b.n	8005e60 <HAL_I2C_EnableListen_IT+0x60>
  }
  else
  {
    return HAL_BUSY;
 8005e5e:	2302      	movs	r3, #2
  }
}
 8005e60:	4618      	mov	r0, r3
 8005e62:	370c      	adds	r7, #12
 8005e64:	46bd      	mov	sp, r7
 8005e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e6a:	4770      	bx	lr

08005e6c <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8005e6c:	b580      	push	{r7, lr}
 8005e6e:	b088      	sub	sp, #32
 8005e70:	af00      	add	r7, sp, #0
 8005e72:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 8005e74:	2300      	movs	r3, #0
 8005e76:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	685b      	ldr	r3, [r3, #4]
 8005e7e:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e84:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005e8c:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005e94:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8005e96:	7bfb      	ldrb	r3, [r7, #15]
 8005e98:	2b10      	cmp	r3, #16
 8005e9a:	d003      	beq.n	8005ea4 <HAL_I2C_EV_IRQHandler+0x38>
 8005e9c:	7bfb      	ldrb	r3, [r7, #15]
 8005e9e:	2b40      	cmp	r3, #64	; 0x40
 8005ea0:	f040 80bd 	bne.w	800601e <HAL_I2C_EV_IRQHandler+0x1b2>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	699b      	ldr	r3, [r3, #24]
 8005eaa:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	695b      	ldr	r3, [r3, #20]
 8005eb2:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8005eb4:	69fb      	ldr	r3, [r7, #28]
 8005eb6:	f003 0301 	and.w	r3, r3, #1
 8005eba:	2b00      	cmp	r3, #0
 8005ebc:	d10d      	bne.n	8005eda <HAL_I2C_EV_IRQHandler+0x6e>
 8005ebe:	693b      	ldr	r3, [r7, #16]
 8005ec0:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8005ec4:	d003      	beq.n	8005ece <HAL_I2C_EV_IRQHandler+0x62>
 8005ec6:	693b      	ldr	r3, [r7, #16]
 8005ec8:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8005ecc:	d101      	bne.n	8005ed2 <HAL_I2C_EV_IRQHandler+0x66>
 8005ece:	2301      	movs	r3, #1
 8005ed0:	e000      	b.n	8005ed4 <HAL_I2C_EV_IRQHandler+0x68>
 8005ed2:	2300      	movs	r3, #0
 8005ed4:	2b01      	cmp	r3, #1
 8005ed6:	f000 812e 	beq.w	8006136 <HAL_I2C_EV_IRQHandler+0x2ca>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005eda:	69fb      	ldr	r3, [r7, #28]
 8005edc:	f003 0301 	and.w	r3, r3, #1
 8005ee0:	2b00      	cmp	r3, #0
 8005ee2:	d00c      	beq.n	8005efe <HAL_I2C_EV_IRQHandler+0x92>
 8005ee4:	697b      	ldr	r3, [r7, #20]
 8005ee6:	0a5b      	lsrs	r3, r3, #9
 8005ee8:	f003 0301 	and.w	r3, r3, #1
 8005eec:	2b00      	cmp	r3, #0
 8005eee:	d006      	beq.n	8005efe <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 8005ef0:	6878      	ldr	r0, [r7, #4]
 8005ef2:	f001 ff6a 	bl	8007dca <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 8005ef6:	6878      	ldr	r0, [r7, #4]
 8005ef8:	f000 fd36 	bl	8006968 <I2C_Master_SB>
 8005efc:	e08e      	b.n	800601c <HAL_I2C_EV_IRQHandler+0x1b0>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005efe:	69fb      	ldr	r3, [r7, #28]
 8005f00:	08db      	lsrs	r3, r3, #3
 8005f02:	f003 0301 	and.w	r3, r3, #1
 8005f06:	2b00      	cmp	r3, #0
 8005f08:	d009      	beq.n	8005f1e <HAL_I2C_EV_IRQHandler+0xb2>
 8005f0a:	697b      	ldr	r3, [r7, #20]
 8005f0c:	0a5b      	lsrs	r3, r3, #9
 8005f0e:	f003 0301 	and.w	r3, r3, #1
 8005f12:	2b00      	cmp	r3, #0
 8005f14:	d003      	beq.n	8005f1e <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 8005f16:	6878      	ldr	r0, [r7, #4]
 8005f18:	f000 fdac 	bl	8006a74 <I2C_Master_ADD10>
 8005f1c:	e07e      	b.n	800601c <HAL_I2C_EV_IRQHandler+0x1b0>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005f1e:	69fb      	ldr	r3, [r7, #28]
 8005f20:	085b      	lsrs	r3, r3, #1
 8005f22:	f003 0301 	and.w	r3, r3, #1
 8005f26:	2b00      	cmp	r3, #0
 8005f28:	d009      	beq.n	8005f3e <HAL_I2C_EV_IRQHandler+0xd2>
 8005f2a:	697b      	ldr	r3, [r7, #20]
 8005f2c:	0a5b      	lsrs	r3, r3, #9
 8005f2e:	f003 0301 	and.w	r3, r3, #1
 8005f32:	2b00      	cmp	r3, #0
 8005f34:	d003      	beq.n	8005f3e <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 8005f36:	6878      	ldr	r0, [r7, #4]
 8005f38:	f000 fdc6 	bl	8006ac8 <I2C_Master_ADDR>
 8005f3c:	e06e      	b.n	800601c <HAL_I2C_EV_IRQHandler+0x1b0>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8005f3e:	69bb      	ldr	r3, [r7, #24]
 8005f40:	089b      	lsrs	r3, r3, #2
 8005f42:	f003 0301 	and.w	r3, r3, #1
 8005f46:	2b00      	cmp	r3, #0
 8005f48:	d037      	beq.n	8005fba <HAL_I2C_EV_IRQHandler+0x14e>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	685b      	ldr	r3, [r3, #4]
 8005f50:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005f54:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005f58:	f000 80ef 	beq.w	800613a <HAL_I2C_EV_IRQHandler+0x2ce>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8005f5c:	69fb      	ldr	r3, [r7, #28]
 8005f5e:	09db      	lsrs	r3, r3, #7
 8005f60:	f003 0301 	and.w	r3, r3, #1
 8005f64:	2b00      	cmp	r3, #0
 8005f66:	d00f      	beq.n	8005f88 <HAL_I2C_EV_IRQHandler+0x11c>
 8005f68:	697b      	ldr	r3, [r7, #20]
 8005f6a:	0a9b      	lsrs	r3, r3, #10
 8005f6c:	f003 0301 	and.w	r3, r3, #1
 8005f70:	2b00      	cmp	r3, #0
 8005f72:	d009      	beq.n	8005f88 <HAL_I2C_EV_IRQHandler+0x11c>
 8005f74:	69fb      	ldr	r3, [r7, #28]
 8005f76:	089b      	lsrs	r3, r3, #2
 8005f78:	f003 0301 	and.w	r3, r3, #1
 8005f7c:	2b00      	cmp	r3, #0
 8005f7e:	d103      	bne.n	8005f88 <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 8005f80:	6878      	ldr	r0, [r7, #4]
 8005f82:	f000 f9c3 	bl	800630c <I2C_MasterTransmit_TXE>
 8005f86:	e049      	b.n	800601c <HAL_I2C_EV_IRQHandler+0x1b0>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005f88:	69fb      	ldr	r3, [r7, #28]
 8005f8a:	089b      	lsrs	r3, r3, #2
 8005f8c:	f003 0301 	and.w	r3, r3, #1
 8005f90:	2b00      	cmp	r3, #0
 8005f92:	f000 80d2 	beq.w	800613a <HAL_I2C_EV_IRQHandler+0x2ce>
 8005f96:	697b      	ldr	r3, [r7, #20]
 8005f98:	0a5b      	lsrs	r3, r3, #9
 8005f9a:	f003 0301 	and.w	r3, r3, #1
 8005f9e:	2b00      	cmp	r3, #0
 8005fa0:	f000 80cb 	beq.w	800613a <HAL_I2C_EV_IRQHandler+0x2ce>
        {
          if (CurrentMode == HAL_I2C_MODE_MASTER)
 8005fa4:	7bfb      	ldrb	r3, [r7, #15]
 8005fa6:	2b10      	cmp	r3, #16
 8005fa8:	d103      	bne.n	8005fb2 <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 8005faa:	6878      	ldr	r0, [r7, #4]
 8005fac:	f000 fa4a 	bl	8006444 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005fb0:	e0c3      	b.n	800613a <HAL_I2C_EV_IRQHandler+0x2ce>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            I2C_MemoryTransmit_TXE_BTF(hi2c);
 8005fb2:	6878      	ldr	r0, [r7, #4]
 8005fb4:	f000 faae 	bl	8006514 <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005fb8:	e0bf      	b.n	800613a <HAL_I2C_EV_IRQHandler+0x2ce>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	685b      	ldr	r3, [r3, #4]
 8005fc0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005fc4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005fc8:	f000 80b7 	beq.w	800613a <HAL_I2C_EV_IRQHandler+0x2ce>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8005fcc:	69fb      	ldr	r3, [r7, #28]
 8005fce:	099b      	lsrs	r3, r3, #6
 8005fd0:	f003 0301 	and.w	r3, r3, #1
 8005fd4:	2b00      	cmp	r3, #0
 8005fd6:	d00f      	beq.n	8005ff8 <HAL_I2C_EV_IRQHandler+0x18c>
 8005fd8:	697b      	ldr	r3, [r7, #20]
 8005fda:	0a9b      	lsrs	r3, r3, #10
 8005fdc:	f003 0301 	and.w	r3, r3, #1
 8005fe0:	2b00      	cmp	r3, #0
 8005fe2:	d009      	beq.n	8005ff8 <HAL_I2C_EV_IRQHandler+0x18c>
 8005fe4:	69fb      	ldr	r3, [r7, #28]
 8005fe6:	089b      	lsrs	r3, r3, #2
 8005fe8:	f003 0301 	and.w	r3, r3, #1
 8005fec:	2b00      	cmp	r3, #0
 8005fee:	d103      	bne.n	8005ff8 <HAL_I2C_EV_IRQHandler+0x18c>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8005ff0:	6878      	ldr	r0, [r7, #4]
 8005ff2:	f000 fb1e 	bl	8006632 <I2C_MasterReceive_RXNE>
 8005ff6:	e011      	b.n	800601c <HAL_I2C_EV_IRQHandler+0x1b0>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005ff8:	69fb      	ldr	r3, [r7, #28]
 8005ffa:	089b      	lsrs	r3, r3, #2
 8005ffc:	f003 0301 	and.w	r3, r3, #1
 8006000:	2b00      	cmp	r3, #0
 8006002:	f000 809a 	beq.w	800613a <HAL_I2C_EV_IRQHandler+0x2ce>
 8006006:	697b      	ldr	r3, [r7, #20]
 8006008:	0a5b      	lsrs	r3, r3, #9
 800600a:	f003 0301 	and.w	r3, r3, #1
 800600e:	2b00      	cmp	r3, #0
 8006010:	f000 8093 	beq.w	800613a <HAL_I2C_EV_IRQHandler+0x2ce>
        {
          I2C_MasterReceive_BTF(hi2c);
 8006014:	6878      	ldr	r0, [r7, #4]
 8006016:	f000 fbbd 	bl	8006794 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800601a:	e08e      	b.n	800613a <HAL_I2C_EV_IRQHandler+0x2ce>
 800601c:	e08d      	b.n	800613a <HAL_I2C_EV_IRQHandler+0x2ce>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006022:	2b00      	cmp	r3, #0
 8006024:	d004      	beq.n	8006030 <HAL_I2C_EV_IRQHandler+0x1c4>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	695b      	ldr	r3, [r3, #20]
 800602c:	61fb      	str	r3, [r7, #28]
 800602e:	e007      	b.n	8006040 <HAL_I2C_EV_IRQHandler+0x1d4>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	699b      	ldr	r3, [r3, #24]
 8006036:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	695b      	ldr	r3, [r3, #20]
 800603e:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006040:	69fb      	ldr	r3, [r7, #28]
 8006042:	085b      	lsrs	r3, r3, #1
 8006044:	f003 0301 	and.w	r3, r3, #1
 8006048:	2b00      	cmp	r3, #0
 800604a:	d012      	beq.n	8006072 <HAL_I2C_EV_IRQHandler+0x206>
 800604c:	697b      	ldr	r3, [r7, #20]
 800604e:	0a5b      	lsrs	r3, r3, #9
 8006050:	f003 0301 	and.w	r3, r3, #1
 8006054:	2b00      	cmp	r3, #0
 8006056:	d00c      	beq.n	8006072 <HAL_I2C_EV_IRQHandler+0x206>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800605c:	2b00      	cmp	r3, #0
 800605e:	d003      	beq.n	8006068 <HAL_I2C_EV_IRQHandler+0x1fc>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	699b      	ldr	r3, [r3, #24]
 8006066:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 8006068:	69b9      	ldr	r1, [r7, #24]
 800606a:	6878      	ldr	r0, [r7, #4]
 800606c:	f000 ff7b 	bl	8006f66 <I2C_Slave_ADDR>
 8006070:	e066      	b.n	8006140 <HAL_I2C_EV_IRQHandler+0x2d4>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006072:	69fb      	ldr	r3, [r7, #28]
 8006074:	091b      	lsrs	r3, r3, #4
 8006076:	f003 0301 	and.w	r3, r3, #1
 800607a:	2b00      	cmp	r3, #0
 800607c:	d009      	beq.n	8006092 <HAL_I2C_EV_IRQHandler+0x226>
 800607e:	697b      	ldr	r3, [r7, #20]
 8006080:	0a5b      	lsrs	r3, r3, #9
 8006082:	f003 0301 	and.w	r3, r3, #1
 8006086:	2b00      	cmp	r3, #0
 8006088:	d003      	beq.n	8006092 <HAL_I2C_EV_IRQHandler+0x226>
    {
      I2C_Slave_STOPF(hi2c);
 800608a:	6878      	ldr	r0, [r7, #4]
 800608c:	f000 ffb0 	bl	8006ff0 <I2C_Slave_STOPF>
 8006090:	e056      	b.n	8006140 <HAL_I2C_EV_IRQHandler+0x2d4>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8006092:	7bbb      	ldrb	r3, [r7, #14]
 8006094:	2b21      	cmp	r3, #33	; 0x21
 8006096:	d002      	beq.n	800609e <HAL_I2C_EV_IRQHandler+0x232>
 8006098:	7bbb      	ldrb	r3, [r7, #14]
 800609a:	2b29      	cmp	r3, #41	; 0x29
 800609c:	d125      	bne.n	80060ea <HAL_I2C_EV_IRQHandler+0x27e>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800609e:	69fb      	ldr	r3, [r7, #28]
 80060a0:	09db      	lsrs	r3, r3, #7
 80060a2:	f003 0301 	and.w	r3, r3, #1
 80060a6:	2b00      	cmp	r3, #0
 80060a8:	d00f      	beq.n	80060ca <HAL_I2C_EV_IRQHandler+0x25e>
 80060aa:	697b      	ldr	r3, [r7, #20]
 80060ac:	0a9b      	lsrs	r3, r3, #10
 80060ae:	f003 0301 	and.w	r3, r3, #1
 80060b2:	2b00      	cmp	r3, #0
 80060b4:	d009      	beq.n	80060ca <HAL_I2C_EV_IRQHandler+0x25e>
 80060b6:	69fb      	ldr	r3, [r7, #28]
 80060b8:	089b      	lsrs	r3, r3, #2
 80060ba:	f003 0301 	and.w	r3, r3, #1
 80060be:	2b00      	cmp	r3, #0
 80060c0:	d103      	bne.n	80060ca <HAL_I2C_EV_IRQHandler+0x25e>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 80060c2:	6878      	ldr	r0, [r7, #4]
 80060c4:	f000 fe91 	bl	8006dea <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80060c8:	e039      	b.n	800613e <HAL_I2C_EV_IRQHandler+0x2d2>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80060ca:	69fb      	ldr	r3, [r7, #28]
 80060cc:	089b      	lsrs	r3, r3, #2
 80060ce:	f003 0301 	and.w	r3, r3, #1
 80060d2:	2b00      	cmp	r3, #0
 80060d4:	d033      	beq.n	800613e <HAL_I2C_EV_IRQHandler+0x2d2>
 80060d6:	697b      	ldr	r3, [r7, #20]
 80060d8:	0a5b      	lsrs	r3, r3, #9
 80060da:	f003 0301 	and.w	r3, r3, #1
 80060de:	2b00      	cmp	r3, #0
 80060e0:	d02d      	beq.n	800613e <HAL_I2C_EV_IRQHandler+0x2d2>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 80060e2:	6878      	ldr	r0, [r7, #4]
 80060e4:	f000 febe 	bl	8006e64 <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80060e8:	e029      	b.n	800613e <HAL_I2C_EV_IRQHandler+0x2d2>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80060ea:	69fb      	ldr	r3, [r7, #28]
 80060ec:	099b      	lsrs	r3, r3, #6
 80060ee:	f003 0301 	and.w	r3, r3, #1
 80060f2:	2b00      	cmp	r3, #0
 80060f4:	d00f      	beq.n	8006116 <HAL_I2C_EV_IRQHandler+0x2aa>
 80060f6:	697b      	ldr	r3, [r7, #20]
 80060f8:	0a9b      	lsrs	r3, r3, #10
 80060fa:	f003 0301 	and.w	r3, r3, #1
 80060fe:	2b00      	cmp	r3, #0
 8006100:	d009      	beq.n	8006116 <HAL_I2C_EV_IRQHandler+0x2aa>
 8006102:	69fb      	ldr	r3, [r7, #28]
 8006104:	089b      	lsrs	r3, r3, #2
 8006106:	f003 0301 	and.w	r3, r3, #1
 800610a:	2b00      	cmp	r3, #0
 800610c:	d103      	bne.n	8006116 <HAL_I2C_EV_IRQHandler+0x2aa>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 800610e:	6878      	ldr	r0, [r7, #4]
 8006110:	f000 fec9 	bl	8006ea6 <I2C_SlaveReceive_RXNE>
 8006114:	e014      	b.n	8006140 <HAL_I2C_EV_IRQHandler+0x2d4>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006116:	69fb      	ldr	r3, [r7, #28]
 8006118:	089b      	lsrs	r3, r3, #2
 800611a:	f003 0301 	and.w	r3, r3, #1
 800611e:	2b00      	cmp	r3, #0
 8006120:	d00e      	beq.n	8006140 <HAL_I2C_EV_IRQHandler+0x2d4>
 8006122:	697b      	ldr	r3, [r7, #20]
 8006124:	0a5b      	lsrs	r3, r3, #9
 8006126:	f003 0301 	and.w	r3, r3, #1
 800612a:	2b00      	cmp	r3, #0
 800612c:	d008      	beq.n	8006140 <HAL_I2C_EV_IRQHandler+0x2d4>
      {
        I2C_SlaveReceive_BTF(hi2c);
 800612e:	6878      	ldr	r0, [r7, #4]
 8006130:	f000 fef7 	bl	8006f22 <I2C_SlaveReceive_BTF>
 8006134:	e004      	b.n	8006140 <HAL_I2C_EV_IRQHandler+0x2d4>
      return;
 8006136:	bf00      	nop
 8006138:	e002      	b.n	8006140 <HAL_I2C_EV_IRQHandler+0x2d4>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800613a:	bf00      	nop
 800613c:	e000      	b.n	8006140 <HAL_I2C_EV_IRQHandler+0x2d4>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800613e:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 8006140:	3720      	adds	r7, #32
 8006142:	46bd      	mov	sp, r7
 8006144:	bd80      	pop	{r7, pc}

08006146 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8006146:	b580      	push	{r7, lr}
 8006148:	b08a      	sub	sp, #40	; 0x28
 800614a:	af00      	add	r7, sp, #0
 800614c:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	695b      	ldr	r3, [r3, #20]
 8006154:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	685b      	ldr	r3, [r3, #4]
 800615c:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 800615e:	2300      	movs	r3, #0
 8006160:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006168:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 800616a:	6a3b      	ldr	r3, [r7, #32]
 800616c:	0a1b      	lsrs	r3, r3, #8
 800616e:	f003 0301 	and.w	r3, r3, #1
 8006172:	2b00      	cmp	r3, #0
 8006174:	d00e      	beq.n	8006194 <HAL_I2C_ER_IRQHandler+0x4e>
 8006176:	69fb      	ldr	r3, [r7, #28]
 8006178:	0a1b      	lsrs	r3, r3, #8
 800617a:	f003 0301 	and.w	r3, r3, #1
 800617e:	2b00      	cmp	r3, #0
 8006180:	d008      	beq.n	8006194 <HAL_I2C_ER_IRQHandler+0x4e>
  {
    error |= HAL_I2C_ERROR_BERR;
 8006182:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006184:	f043 0301 	orr.w	r3, r3, #1
 8006188:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8006192:	615a      	str	r2, [r3, #20]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8006194:	6a3b      	ldr	r3, [r7, #32]
 8006196:	0a5b      	lsrs	r3, r3, #9
 8006198:	f003 0301 	and.w	r3, r3, #1
 800619c:	2b00      	cmp	r3, #0
 800619e:	d00e      	beq.n	80061be <HAL_I2C_ER_IRQHandler+0x78>
 80061a0:	69fb      	ldr	r3, [r7, #28]
 80061a2:	0a1b      	lsrs	r3, r3, #8
 80061a4:	f003 0301 	and.w	r3, r3, #1
 80061a8:	2b00      	cmp	r3, #0
 80061aa:	d008      	beq.n	80061be <HAL_I2C_ER_IRQHandler+0x78>
  {
    error |= HAL_I2C_ERROR_ARLO;
 80061ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061ae:	f043 0302 	orr.w	r3, r3, #2
 80061b2:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	f46f 7200 	mvn.w	r2, #512	; 0x200
 80061bc:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80061be:	6a3b      	ldr	r3, [r7, #32]
 80061c0:	0a9b      	lsrs	r3, r3, #10
 80061c2:	f003 0301 	and.w	r3, r3, #1
 80061c6:	2b00      	cmp	r3, #0
 80061c8:	d03f      	beq.n	800624a <HAL_I2C_ER_IRQHandler+0x104>
 80061ca:	69fb      	ldr	r3, [r7, #28]
 80061cc:	0a1b      	lsrs	r3, r3, #8
 80061ce:	f003 0301 	and.w	r3, r3, #1
 80061d2:	2b00      	cmp	r3, #0
 80061d4:	d039      	beq.n	800624a <HAL_I2C_ER_IRQHandler+0x104>
  {
    tmp1 = CurrentMode;
 80061d6:	7efb      	ldrb	r3, [r7, #27]
 80061d8:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80061de:	b29b      	uxth	r3, r3
 80061e0:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80061e8:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80061ee:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 80061f0:	7ebb      	ldrb	r3, [r7, #26]
 80061f2:	2b20      	cmp	r3, #32
 80061f4:	d112      	bne.n	800621c <HAL_I2C_ER_IRQHandler+0xd6>
 80061f6:	697b      	ldr	r3, [r7, #20]
 80061f8:	2b00      	cmp	r3, #0
 80061fa:	d10f      	bne.n	800621c <HAL_I2C_ER_IRQHandler+0xd6>
 80061fc:	7cfb      	ldrb	r3, [r7, #19]
 80061fe:	2b21      	cmp	r3, #33	; 0x21
 8006200:	d008      	beq.n	8006214 <HAL_I2C_ER_IRQHandler+0xce>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 8006202:	7cfb      	ldrb	r3, [r7, #19]
 8006204:	2b29      	cmp	r3, #41	; 0x29
 8006206:	d005      	beq.n	8006214 <HAL_I2C_ER_IRQHandler+0xce>
 8006208:	7cfb      	ldrb	r3, [r7, #19]
 800620a:	2b28      	cmp	r3, #40	; 0x28
 800620c:	d106      	bne.n	800621c <HAL_I2C_ER_IRQHandler+0xd6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 800620e:	68fb      	ldr	r3, [r7, #12]
 8006210:	2b21      	cmp	r3, #33	; 0x21
 8006212:	d103      	bne.n	800621c <HAL_I2C_ER_IRQHandler+0xd6>
    {
      I2C_Slave_AF(hi2c);
 8006214:	6878      	ldr	r0, [r7, #4]
 8006216:	f001 f81b 	bl	8007250 <I2C_Slave_AF>
 800621a:	e016      	b.n	800624a <HAL_I2C_ER_IRQHandler+0x104>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8006224:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 8006226:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006228:	f043 0304 	orr.w	r3, r3, #4
 800622c:	627b      	str	r3, [r7, #36]	; 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 800622e:	7efb      	ldrb	r3, [r7, #27]
 8006230:	2b10      	cmp	r3, #16
 8006232:	d002      	beq.n	800623a <HAL_I2C_ER_IRQHandler+0xf4>
 8006234:	7efb      	ldrb	r3, [r7, #27]
 8006236:	2b40      	cmp	r3, #64	; 0x40
 8006238:	d107      	bne.n	800624a <HAL_I2C_ER_IRQHandler+0x104>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	681a      	ldr	r2, [r3, #0]
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006248:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 800624a:	6a3b      	ldr	r3, [r7, #32]
 800624c:	0adb      	lsrs	r3, r3, #11
 800624e:	f003 0301 	and.w	r3, r3, #1
 8006252:	2b00      	cmp	r3, #0
 8006254:	d00e      	beq.n	8006274 <HAL_I2C_ER_IRQHandler+0x12e>
 8006256:	69fb      	ldr	r3, [r7, #28]
 8006258:	0a1b      	lsrs	r3, r3, #8
 800625a:	f003 0301 	and.w	r3, r3, #1
 800625e:	2b00      	cmp	r3, #0
 8006260:	d008      	beq.n	8006274 <HAL_I2C_ER_IRQHandler+0x12e>
  {
    error |= HAL_I2C_ERROR_OVR;
 8006262:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006264:	f043 0308 	orr.w	r3, r3, #8
 8006268:	627b      	str	r3, [r7, #36]	; 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	f46f 6200 	mvn.w	r2, #2048	; 0x800
 8006272:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 8006274:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006276:	2b00      	cmp	r3, #0
 8006278:	d008      	beq.n	800628c <HAL_I2C_ER_IRQHandler+0x146>
  {
    hi2c->ErrorCode |= error;
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800627e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006280:	431a      	orrs	r2, r3
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	641a      	str	r2, [r3, #64]	; 0x40
    I2C_ITError(hi2c);
 8006286:	6878      	ldr	r0, [r7, #4]
 8006288:	f001 f852 	bl	8007330 <I2C_ITError>
  }
}
 800628c:	bf00      	nop
 800628e:	3728      	adds	r7, #40	; 0x28
 8006290:	46bd      	mov	sp, r7
 8006292:	bd80      	pop	{r7, pc}

08006294 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006294:	b480      	push	{r7}
 8006296:	b083      	sub	sp, #12
 8006298:	af00      	add	r7, sp, #0
 800629a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 800629c:	bf00      	nop
 800629e:	370c      	adds	r7, #12
 80062a0:	46bd      	mov	sp, r7
 80062a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062a6:	4770      	bx	lr

080062a8 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80062a8:	b480      	push	{r7}
 80062aa:	b083      	sub	sp, #12
 80062ac:	af00      	add	r7, sp, #0
 80062ae:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 80062b0:	bf00      	nop
 80062b2:	370c      	adds	r7, #12
 80062b4:	46bd      	mov	sp, r7
 80062b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062ba:	4770      	bx	lr

080062bc <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80062bc:	b480      	push	{r7}
 80062be:	b083      	sub	sp, #12
 80062c0:	af00      	add	r7, sp, #0
 80062c2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 80062c4:	bf00      	nop
 80062c6:	370c      	adds	r7, #12
 80062c8:	46bd      	mov	sp, r7
 80062ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062ce:	4770      	bx	lr

080062d0 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80062d0:	b480      	push	{r7}
 80062d2:	b083      	sub	sp, #12
 80062d4:	af00      	add	r7, sp, #0
 80062d6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 80062d8:	bf00      	nop
 80062da:	370c      	adds	r7, #12
 80062dc:	46bd      	mov	sp, r7
 80062de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062e2:	4770      	bx	lr

080062e4 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80062e4:	b480      	push	{r7}
 80062e6:	b083      	sub	sp, #12
 80062e8:	af00      	add	r7, sp, #0
 80062ea:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 80062ec:	bf00      	nop
 80062ee:	370c      	adds	r7, #12
 80062f0:	46bd      	mov	sp, r7
 80062f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062f6:	4770      	bx	lr

080062f8 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80062f8:	b480      	push	{r7}
 80062fa:	b083      	sub	sp, #12
 80062fc:	af00      	add	r7, sp, #0
 80062fe:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8006300:	bf00      	nop
 8006302:	370c      	adds	r7, #12
 8006304:	46bd      	mov	sp, r7
 8006306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800630a:	4770      	bx	lr

0800630c <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 800630c:	b580      	push	{r7, lr}
 800630e:	b084      	sub	sp, #16
 8006310:	af00      	add	r7, sp, #0
 8006312:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800631a:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006322:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006328:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800632e:	2b00      	cmp	r3, #0
 8006330:	d150      	bne.n	80063d4 <I2C_MasterTransmit_TXE+0xc8>
 8006332:	7bfb      	ldrb	r3, [r7, #15]
 8006334:	2b21      	cmp	r3, #33	; 0x21
 8006336:	d14d      	bne.n	80063d4 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8006338:	68bb      	ldr	r3, [r7, #8]
 800633a:	2b08      	cmp	r3, #8
 800633c:	d01d      	beq.n	800637a <I2C_MasterTransmit_TXE+0x6e>
 800633e:	68bb      	ldr	r3, [r7, #8]
 8006340:	2b20      	cmp	r3, #32
 8006342:	d01a      	beq.n	800637a <I2C_MasterTransmit_TXE+0x6e>
 8006344:	68bb      	ldr	r3, [r7, #8]
 8006346:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800634a:	d016      	beq.n	800637a <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	685a      	ldr	r2, [r3, #4]
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800635a:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	2211      	movs	r2, #17
 8006360:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	2200      	movs	r2, #0
 8006366:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	2220      	movs	r2, #32
 800636e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8006372:	6878      	ldr	r0, [r7, #4]
 8006374:	f7ff ff8e 	bl	8006294 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8006378:	e060      	b.n	800643c <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	685a      	ldr	r2, [r3, #4]
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8006388:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	681a      	ldr	r2, [r3, #0]
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006398:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	2200      	movs	r2, #0
 800639e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	2220      	movs	r2, #32
 80063a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80063ae:	b2db      	uxtb	r3, r3
 80063b0:	2b40      	cmp	r3, #64	; 0x40
 80063b2:	d107      	bne.n	80063c4 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	2200      	movs	r2, #0
 80063b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 80063bc:	6878      	ldr	r0, [r7, #4]
 80063be:	f7ff ff87 	bl	80062d0 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80063c2:	e03b      	b.n	800643c <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	2200      	movs	r2, #0
 80063c8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 80063cc:	6878      	ldr	r0, [r7, #4]
 80063ce:	f7ff ff61 	bl	8006294 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80063d2:	e033      	b.n	800643c <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 80063d4:	7bfb      	ldrb	r3, [r7, #15]
 80063d6:	2b21      	cmp	r3, #33	; 0x21
 80063d8:	d005      	beq.n	80063e6 <I2C_MasterTransmit_TXE+0xda>
 80063da:	7bbb      	ldrb	r3, [r7, #14]
 80063dc:	2b40      	cmp	r3, #64	; 0x40
 80063de:	d12d      	bne.n	800643c <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 80063e0:	7bfb      	ldrb	r3, [r7, #15]
 80063e2:	2b22      	cmp	r3, #34	; 0x22
 80063e4:	d12a      	bne.n	800643c <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80063ea:	b29b      	uxth	r3, r3
 80063ec:	2b00      	cmp	r3, #0
 80063ee:	d108      	bne.n	8006402 <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	685a      	ldr	r2, [r3, #4]
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80063fe:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8006400:	e01c      	b.n	800643c <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006408:	b2db      	uxtb	r3, r3
 800640a:	2b40      	cmp	r3, #64	; 0x40
 800640c:	d103      	bne.n	8006416 <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 800640e:	6878      	ldr	r0, [r7, #4]
 8006410:	f000 f880 	bl	8006514 <I2C_MemoryTransmit_TXE_BTF>
}
 8006414:	e012      	b.n	800643c <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800641a:	781a      	ldrb	r2, [r3, #0]
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006426:	1c5a      	adds	r2, r3, #1
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006430:	b29b      	uxth	r3, r3
 8006432:	3b01      	subs	r3, #1
 8006434:	b29a      	uxth	r2, r3
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 800643a:	e7ff      	b.n	800643c <I2C_MasterTransmit_TXE+0x130>
 800643c:	bf00      	nop
 800643e:	3710      	adds	r7, #16
 8006440:	46bd      	mov	sp, r7
 8006442:	bd80      	pop	{r7, pc}

08006444 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8006444:	b580      	push	{r7, lr}
 8006446:	b084      	sub	sp, #16
 8006448:	af00      	add	r7, sp, #0
 800644a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006450:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006458:	b2db      	uxtb	r3, r3
 800645a:	2b21      	cmp	r3, #33	; 0x21
 800645c:	d156      	bne.n	800650c <I2C_MasterTransmit_BTF+0xc8>
  {
    if (hi2c->XferCount != 0U)
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006462:	b29b      	uxth	r3, r3
 8006464:	2b00      	cmp	r3, #0
 8006466:	d012      	beq.n	800648e <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800646c:	781a      	ldrb	r2, [r3, #0]
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006478:	1c5a      	adds	r2, r3, #1
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006482:	b29b      	uxth	r3, r3
 8006484:	3b01      	subs	r3, #1
 8006486:	b29a      	uxth	r2, r3
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 800648c:	e03e      	b.n	800650c <I2C_MasterTransmit_BTF+0xc8>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800648e:	68fb      	ldr	r3, [r7, #12]
 8006490:	2b08      	cmp	r3, #8
 8006492:	d01d      	beq.n	80064d0 <I2C_MasterTransmit_BTF+0x8c>
 8006494:	68fb      	ldr	r3, [r7, #12]
 8006496:	2b20      	cmp	r3, #32
 8006498:	d01a      	beq.n	80064d0 <I2C_MasterTransmit_BTF+0x8c>
 800649a:	68fb      	ldr	r3, [r7, #12]
 800649c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80064a0:	d016      	beq.n	80064d0 <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	685a      	ldr	r2, [r3, #4]
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80064b0:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	2211      	movs	r2, #17
 80064b6:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	2200      	movs	r2, #0
 80064bc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	2220      	movs	r2, #32
 80064c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 80064c8:	6878      	ldr	r0, [r7, #4]
 80064ca:	f7ff fee3 	bl	8006294 <HAL_I2C_MasterTxCpltCallback>
}
 80064ce:	e01d      	b.n	800650c <I2C_MasterTransmit_BTF+0xc8>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	685a      	ldr	r2, [r3, #4]
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80064de:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	681a      	ldr	r2, [r3, #0]
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80064ee:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	2200      	movs	r2, #0
 80064f4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	2220      	movs	r2, #32
 80064fa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	2200      	movs	r2, #0
 8006502:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8006506:	6878      	ldr	r0, [r7, #4]
 8006508:	f7ff fec4 	bl	8006294 <HAL_I2C_MasterTxCpltCallback>
}
 800650c:	bf00      	nop
 800650e:	3710      	adds	r7, #16
 8006510:	46bd      	mov	sp, r7
 8006512:	bd80      	pop	{r7, pc}

08006514 <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 8006514:	b580      	push	{r7, lr}
 8006516:	b084      	sub	sp, #16
 8006518:	af00      	add	r7, sp, #0
 800651a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006522:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006528:	2b00      	cmp	r3, #0
 800652a:	d11d      	bne.n	8006568 <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006530:	2b01      	cmp	r3, #1
 8006532:	d10b      	bne.n	800654c <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006538:	b2da      	uxtb	r2, r3
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006544:	1c9a      	adds	r2, r3, #2
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	651a      	str	r2, [r3, #80]	; 0x50
  }
  else
  {
    /* Do nothing */
  }
}
 800654a:	e06e      	b.n	800662a <I2C_MemoryTransmit_TXE_BTF+0x116>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006550:	b29b      	uxth	r3, r3
 8006552:	121b      	asrs	r3, r3, #8
 8006554:	b2da      	uxtb	r2, r3
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006560:	1c5a      	adds	r2, r3, #1
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	651a      	str	r2, [r3, #80]	; 0x50
}
 8006566:	e060      	b.n	800662a <I2C_MemoryTransmit_TXE_BTF+0x116>
  else if (hi2c->EventCount == 1U)
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800656c:	2b01      	cmp	r3, #1
 800656e:	d10b      	bne.n	8006588 <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006574:	b2da      	uxtb	r2, r3
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006580:	1c5a      	adds	r2, r3, #1
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	651a      	str	r2, [r3, #80]	; 0x50
}
 8006586:	e050      	b.n	800662a <I2C_MemoryTransmit_TXE_BTF+0x116>
  else if (hi2c->EventCount == 2U)
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800658c:	2b02      	cmp	r3, #2
 800658e:	d14c      	bne.n	800662a <I2C_MemoryTransmit_TXE_BTF+0x116>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 8006590:	7bfb      	ldrb	r3, [r7, #15]
 8006592:	2b22      	cmp	r3, #34	; 0x22
 8006594:	d108      	bne.n	80065a8 <I2C_MemoryTransmit_TXE_BTF+0x94>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	681a      	ldr	r2, [r3, #0]
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80065a4:	601a      	str	r2, [r3, #0]
}
 80065a6:	e040      	b.n	800662a <I2C_MemoryTransmit_TXE_BTF+0x116>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80065ac:	b29b      	uxth	r3, r3
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	d015      	beq.n	80065de <I2C_MemoryTransmit_TXE_BTF+0xca>
 80065b2:	7bfb      	ldrb	r3, [r7, #15]
 80065b4:	2b21      	cmp	r3, #33	; 0x21
 80065b6:	d112      	bne.n	80065de <I2C_MemoryTransmit_TXE_BTF+0xca>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065bc:	781a      	ldrb	r2, [r3, #0]
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065c8:	1c5a      	adds	r2, r3, #1
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	625a      	str	r2, [r3, #36]	; 0x24
      hi2c->XferCount--;
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80065d2:	b29b      	uxth	r3, r3
 80065d4:	3b01      	subs	r3, #1
 80065d6:	b29a      	uxth	r2, r3
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 80065dc:	e025      	b.n	800662a <I2C_MemoryTransmit_TXE_BTF+0x116>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80065e2:	b29b      	uxth	r3, r3
 80065e4:	2b00      	cmp	r3, #0
 80065e6:	d120      	bne.n	800662a <I2C_MemoryTransmit_TXE_BTF+0x116>
 80065e8:	7bfb      	ldrb	r3, [r7, #15]
 80065ea:	2b21      	cmp	r3, #33	; 0x21
 80065ec:	d11d      	bne.n	800662a <I2C_MemoryTransmit_TXE_BTF+0x116>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	685a      	ldr	r2, [r3, #4]
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80065fc:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	681a      	ldr	r2, [r3, #0]
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800660c:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	2200      	movs	r2, #0
 8006612:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	2220      	movs	r2, #32
 8006618:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	2200      	movs	r2, #0
 8006620:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 8006624:	6878      	ldr	r0, [r7, #4]
 8006626:	f7ff fe53 	bl	80062d0 <HAL_I2C_MemTxCpltCallback>
}
 800662a:	bf00      	nop
 800662c:	3710      	adds	r7, #16
 800662e:	46bd      	mov	sp, r7
 8006630:	bd80      	pop	{r7, pc}

08006632 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8006632:	b580      	push	{r7, lr}
 8006634:	b084      	sub	sp, #16
 8006636:	af00      	add	r7, sp, #0
 8006638:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006640:	b2db      	uxtb	r3, r3
 8006642:	2b22      	cmp	r3, #34	; 0x22
 8006644:	f040 80a2 	bne.w	800678c <I2C_MasterReceive_RXNE+0x15a>
  {
    uint32_t tmp;

    tmp = hi2c->XferCount;
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800664c:	b29b      	uxth	r3, r3
 800664e:	60fb      	str	r3, [r7, #12]
    if (tmp > 3U)
 8006650:	68fb      	ldr	r3, [r7, #12]
 8006652:	2b03      	cmp	r3, #3
 8006654:	d921      	bls.n	800669a <I2C_MasterReceive_RXNE+0x68>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	691a      	ldr	r2, [r3, #16]
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006660:	b2d2      	uxtb	r2, r2
 8006662:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006668:	1c5a      	adds	r2, r3, #1
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006672:	b29b      	uxth	r3, r3
 8006674:	3b01      	subs	r3, #1
 8006676:	b29a      	uxth	r2, r3
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006680:	b29b      	uxth	r3, r3
 8006682:	2b03      	cmp	r3, #3
 8006684:	f040 8082 	bne.w	800678c <I2C_MasterReceive_RXNE+0x15a>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	685a      	ldr	r2, [r3, #4]
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006696:	605a      	str	r2, [r3, #4]
    else
    {
      /* Do nothing */
    }
  }
}
 8006698:	e078      	b.n	800678c <I2C_MasterReceive_RXNE+0x15a>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800669e:	2b02      	cmp	r3, #2
 80066a0:	d074      	beq.n	800678c <I2C_MasterReceive_RXNE+0x15a>
 80066a2:	68fb      	ldr	r3, [r7, #12]
 80066a4:	2b01      	cmp	r3, #1
 80066a6:	d002      	beq.n	80066ae <I2C_MasterReceive_RXNE+0x7c>
 80066a8:	68fb      	ldr	r3, [r7, #12]
 80066aa:	2b00      	cmp	r3, #0
 80066ac:	d16e      	bne.n	800678c <I2C_MasterReceive_RXNE+0x15a>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 80066ae:	6878      	ldr	r0, [r7, #4]
 80066b0:	f001 fb2a 	bl	8007d08 <I2C_WaitOnSTOPRequestThroughIT>
 80066b4:	4603      	mov	r3, r0
 80066b6:	2b00      	cmp	r3, #0
 80066b8:	d142      	bne.n	8006740 <I2C_MasterReceive_RXNE+0x10e>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	681b      	ldr	r3, [r3, #0]
 80066be:	681a      	ldr	r2, [r3, #0]
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80066c8:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	685a      	ldr	r2, [r3, #4]
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80066d8:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	691a      	ldr	r2, [r3, #16]
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066e4:	b2d2      	uxtb	r2, r2
 80066e6:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066ec:	1c5a      	adds	r2, r3, #1
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80066f6:	b29b      	uxth	r3, r3
 80066f8:	3b01      	subs	r3, #1
 80066fa:	b29a      	uxth	r2, r3
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	2220      	movs	r2, #32
 8006704:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800670e:	b2db      	uxtb	r3, r3
 8006710:	2b40      	cmp	r3, #64	; 0x40
 8006712:	d10a      	bne.n	800672a <I2C_MasterReceive_RXNE+0xf8>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	2200      	movs	r2, #0
 8006718:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	2200      	movs	r2, #0
 8006720:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 8006722:	6878      	ldr	r0, [r7, #4]
 8006724:	f7ff fdde 	bl	80062e4 <HAL_I2C_MemRxCpltCallback>
}
 8006728:	e030      	b.n	800678c <I2C_MasterReceive_RXNE+0x15a>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	2200      	movs	r2, #0
 800672e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	2212      	movs	r2, #18
 8006736:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 8006738:	6878      	ldr	r0, [r7, #4]
 800673a:	f7ff fdb5 	bl	80062a8 <HAL_I2C_MasterRxCpltCallback>
}
 800673e:	e025      	b.n	800678c <I2C_MasterReceive_RXNE+0x15a>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	685a      	ldr	r2, [r3, #4]
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800674e:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	691a      	ldr	r2, [r3, #16]
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800675a:	b2d2      	uxtb	r2, r2
 800675c:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006762:	1c5a      	adds	r2, r3, #1
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800676c:	b29b      	uxth	r3, r3
 800676e:	3b01      	subs	r3, #1
 8006770:	b29a      	uxth	r2, r3
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	2220      	movs	r2, #32
 800677a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	2200      	movs	r2, #0
 8006782:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 8006786:	6878      	ldr	r0, [r7, #4]
 8006788:	f7fa fbb2 	bl	8000ef0 <HAL_I2C_ErrorCallback>
}
 800678c:	bf00      	nop
 800678e:	3710      	adds	r7, #16
 8006790:	46bd      	mov	sp, r7
 8006792:	bd80      	pop	{r7, pc}

08006794 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8006794:	b580      	push	{r7, lr}
 8006796:	b084      	sub	sp, #16
 8006798:	af00      	add	r7, sp, #0
 800679a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80067a0:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80067a6:	b29b      	uxth	r3, r3
 80067a8:	2b04      	cmp	r3, #4
 80067aa:	d11b      	bne.n	80067e4 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	685a      	ldr	r2, [r3, #4]
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	681b      	ldr	r3, [r3, #0]
 80067b6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80067ba:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	691a      	ldr	r2, [r3, #16]
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067c6:	b2d2      	uxtb	r2, r2
 80067c8:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067ce:	1c5a      	adds	r2, r3, #1
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80067d8:	b29b      	uxth	r3, r3
 80067da:	3b01      	subs	r3, #1
 80067dc:	b29a      	uxth	r2, r3
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 80067e2:	e0bd      	b.n	8006960 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 3U)
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80067e8:	b29b      	uxth	r3, r3
 80067ea:	2b03      	cmp	r3, #3
 80067ec:	d129      	bne.n	8006842 <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	685a      	ldr	r2, [r3, #4]
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80067fc:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 80067fe:	68fb      	ldr	r3, [r7, #12]
 8006800:	2b04      	cmp	r3, #4
 8006802:	d00a      	beq.n	800681a <I2C_MasterReceive_BTF+0x86>
 8006804:	68fb      	ldr	r3, [r7, #12]
 8006806:	2b02      	cmp	r3, #2
 8006808:	d007      	beq.n	800681a <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	681a      	ldr	r2, [r3, #0]
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006818:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	691a      	ldr	r2, [r3, #16]
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006824:	b2d2      	uxtb	r2, r2
 8006826:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800682c:	1c5a      	adds	r2, r3, #1
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006836:	b29b      	uxth	r3, r3
 8006838:	3b01      	subs	r3, #1
 800683a:	b29a      	uxth	r2, r3
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8006840:	e08e      	b.n	8006960 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 2U)
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006846:	b29b      	uxth	r3, r3
 8006848:	2b02      	cmp	r3, #2
 800684a:	d176      	bne.n	800693a <I2C_MasterReceive_BTF+0x1a6>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 800684c:	68fb      	ldr	r3, [r7, #12]
 800684e:	2b01      	cmp	r3, #1
 8006850:	d002      	beq.n	8006858 <I2C_MasterReceive_BTF+0xc4>
 8006852:	68fb      	ldr	r3, [r7, #12]
 8006854:	2b10      	cmp	r3, #16
 8006856:	d108      	bne.n	800686a <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	681a      	ldr	r2, [r3, #0]
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006866:	601a      	str	r2, [r3, #0]
 8006868:	e019      	b.n	800689e <I2C_MasterReceive_BTF+0x10a>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 800686a:	68fb      	ldr	r3, [r7, #12]
 800686c:	2b04      	cmp	r3, #4
 800686e:	d002      	beq.n	8006876 <I2C_MasterReceive_BTF+0xe2>
 8006870:	68fb      	ldr	r3, [r7, #12]
 8006872:	2b02      	cmp	r3, #2
 8006874:	d108      	bne.n	8006888 <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	681a      	ldr	r2, [r3, #0]
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006884:	601a      	str	r2, [r3, #0]
 8006886:	e00a      	b.n	800689e <I2C_MasterReceive_BTF+0x10a>
    else if (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP)
 8006888:	68fb      	ldr	r3, [r7, #12]
 800688a:	2b10      	cmp	r3, #16
 800688c:	d007      	beq.n	800689e <I2C_MasterReceive_BTF+0x10a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	681a      	ldr	r2, [r3, #0]
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800689c:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	681b      	ldr	r3, [r3, #0]
 80068a2:	691a      	ldr	r2, [r3, #16]
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068a8:	b2d2      	uxtb	r2, r2
 80068aa:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068b0:	1c5a      	adds	r2, r3, #1
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80068ba:	b29b      	uxth	r3, r3
 80068bc:	3b01      	subs	r3, #1
 80068be:	b29a      	uxth	r2, r3
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	855a      	strh	r2, [r3, #42]	; 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	691a      	ldr	r2, [r3, #16]
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068ce:	b2d2      	uxtb	r2, r2
 80068d0:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068d6:	1c5a      	adds	r2, r3, #1
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80068e0:	b29b      	uxth	r3, r3
 80068e2:	3b01      	subs	r3, #1
 80068e4:	b29a      	uxth	r2, r3
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	855a      	strh	r2, [r3, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	685a      	ldr	r2, [r3, #4]
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 80068f8:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	2220      	movs	r2, #32
 80068fe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006908:	b2db      	uxtb	r3, r3
 800690a:	2b40      	cmp	r3, #64	; 0x40
 800690c:	d10a      	bne.n	8006924 <I2C_MasterReceive_BTF+0x190>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	2200      	movs	r2, #0
 8006912:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	2200      	movs	r2, #0
 800691a:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 800691c:	6878      	ldr	r0, [r7, #4]
 800691e:	f7ff fce1 	bl	80062e4 <HAL_I2C_MemRxCpltCallback>
}
 8006922:	e01d      	b.n	8006960 <I2C_MasterReceive_BTF+0x1cc>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	2200      	movs	r2, #0
 8006928:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	2212      	movs	r2, #18
 8006930:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8006932:	6878      	ldr	r0, [r7, #4]
 8006934:	f7ff fcb8 	bl	80062a8 <HAL_I2C_MasterRxCpltCallback>
}
 8006938:	e012      	b.n	8006960 <I2C_MasterReceive_BTF+0x1cc>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	691a      	ldr	r2, [r3, #16]
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006944:	b2d2      	uxtb	r2, r2
 8006946:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800694c:	1c5a      	adds	r2, r3, #1
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006956:	b29b      	uxth	r3, r3
 8006958:	3b01      	subs	r3, #1
 800695a:	b29a      	uxth	r2, r3
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8006960:	bf00      	nop
 8006962:	3710      	adds	r7, #16
 8006964:	46bd      	mov	sp, r7
 8006966:	bd80      	pop	{r7, pc}

08006968 <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 8006968:	b480      	push	{r7}
 800696a:	b083      	sub	sp, #12
 800696c:	af00      	add	r7, sp, #0
 800696e:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006976:	b2db      	uxtb	r3, r3
 8006978:	2b40      	cmp	r3, #64	; 0x40
 800697a:	d117      	bne.n	80069ac <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006980:	2b00      	cmp	r3, #0
 8006982:	d109      	bne.n	8006998 <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006988:	b2db      	uxtb	r3, r3
 800698a:	461a      	mov	r2, r3
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8006994:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 8006996:	e067      	b.n	8006a68 <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800699c:	b2db      	uxtb	r3, r3
 800699e:	f043 0301 	orr.w	r3, r3, #1
 80069a2:	b2da      	uxtb	r2, r3
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	681b      	ldr	r3, [r3, #0]
 80069a8:	611a      	str	r2, [r3, #16]
}
 80069aa:	e05d      	b.n	8006a68 <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	691b      	ldr	r3, [r3, #16]
 80069b0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80069b4:	d133      	bne.n	8006a1e <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80069bc:	b2db      	uxtb	r3, r3
 80069be:	2b21      	cmp	r3, #33	; 0x21
 80069c0:	d109      	bne.n	80069d6 <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80069c6:	b2db      	uxtb	r3, r3
 80069c8:	461a      	mov	r2, r3
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	681b      	ldr	r3, [r3, #0]
 80069ce:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80069d2:	611a      	str	r2, [r3, #16]
 80069d4:	e008      	b.n	80069e8 <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80069da:	b2db      	uxtb	r3, r3
 80069dc:	f043 0301 	orr.w	r3, r3, #1
 80069e0:	b2da      	uxtb	r2, r3
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	681b      	ldr	r3, [r3, #0]
 80069e6:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80069ec:	2b00      	cmp	r3, #0
 80069ee:	d004      	beq.n	80069fa <I2C_Master_SB+0x92>
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80069f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80069f6:	2b00      	cmp	r3, #0
 80069f8:	d108      	bne.n	8006a0c <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80069fe:	2b00      	cmp	r3, #0
 8006a00:	d032      	beq.n	8006a68 <I2C_Master_SB+0x100>
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a06:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006a08:	2b00      	cmp	r3, #0
 8006a0a:	d02d      	beq.n	8006a68 <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	685a      	ldr	r2, [r3, #4]
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006a1a:	605a      	str	r2, [r3, #4]
}
 8006a1c:	e024      	b.n	8006a68 <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006a22:	2b00      	cmp	r3, #0
 8006a24:	d10e      	bne.n	8006a44 <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006a2a:	b29b      	uxth	r3, r3
 8006a2c:	11db      	asrs	r3, r3, #7
 8006a2e:	b2db      	uxtb	r3, r3
 8006a30:	f003 0306 	and.w	r3, r3, #6
 8006a34:	b2db      	uxtb	r3, r3
 8006a36:	f063 030f 	orn	r3, r3, #15
 8006a3a:	b2da      	uxtb	r2, r3
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	681b      	ldr	r3, [r3, #0]
 8006a40:	611a      	str	r2, [r3, #16]
}
 8006a42:	e011      	b.n	8006a68 <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006a48:	2b01      	cmp	r3, #1
 8006a4a:	d10d      	bne.n	8006a68 <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006a50:	b29b      	uxth	r3, r3
 8006a52:	11db      	asrs	r3, r3, #7
 8006a54:	b2db      	uxtb	r3, r3
 8006a56:	f003 0306 	and.w	r3, r3, #6
 8006a5a:	b2db      	uxtb	r3, r3
 8006a5c:	f063 030e 	orn	r3, r3, #14
 8006a60:	b2da      	uxtb	r2, r3
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	611a      	str	r2, [r3, #16]
}
 8006a68:	bf00      	nop
 8006a6a:	370c      	adds	r7, #12
 8006a6c:	46bd      	mov	sp, r7
 8006a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a72:	4770      	bx	lr

08006a74 <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 8006a74:	b480      	push	{r7}
 8006a76:	b083      	sub	sp, #12
 8006a78:	af00      	add	r7, sp, #0
 8006a7a:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006a80:	b2da      	uxtb	r2, r3
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006a8c:	2b00      	cmp	r3, #0
 8006a8e:	d004      	beq.n	8006a9a <I2C_Master_ADD10+0x26>
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006a94:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006a96:	2b00      	cmp	r3, #0
 8006a98:	d108      	bne.n	8006aac <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a9e:	2b00      	cmp	r3, #0
 8006aa0:	d00c      	beq.n	8006abc <I2C_Master_ADD10+0x48>
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006aa6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006aa8:	2b00      	cmp	r3, #0
 8006aaa:	d007      	beq.n	8006abc <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	685a      	ldr	r2, [r3, #4]
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006aba:	605a      	str	r2, [r3, #4]
  }
}
 8006abc:	bf00      	nop
 8006abe:	370c      	adds	r7, #12
 8006ac0:	46bd      	mov	sp, r7
 8006ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ac6:	4770      	bx	lr

08006ac8 <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 8006ac8:	b480      	push	{r7}
 8006aca:	b091      	sub	sp, #68	; 0x44
 8006acc:	af00      	add	r7, sp, #0
 8006ace:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006ad6:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006ade:	63bb      	str	r3, [r7, #56]	; 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006ae4:	637b      	str	r3, [r7, #52]	; 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006aec:	b2db      	uxtb	r3, r3
 8006aee:	2b22      	cmp	r3, #34	; 0x22
 8006af0:	f040 8169 	bne.w	8006dc6 <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006af8:	2b00      	cmp	r3, #0
 8006afa:	d10f      	bne.n	8006b1c <I2C_Master_ADDR+0x54>
 8006afc:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8006b00:	2b40      	cmp	r3, #64	; 0x40
 8006b02:	d10b      	bne.n	8006b1c <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006b04:	2300      	movs	r3, #0
 8006b06:	633b      	str	r3, [r7, #48]	; 0x30
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	695b      	ldr	r3, [r3, #20]
 8006b0e:	633b      	str	r3, [r7, #48]	; 0x30
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	681b      	ldr	r3, [r3, #0]
 8006b14:	699b      	ldr	r3, [r3, #24]
 8006b16:	633b      	str	r3, [r7, #48]	; 0x30
 8006b18:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b1a:	e160      	b.n	8006dde <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006b20:	2b00      	cmp	r3, #0
 8006b22:	d11d      	bne.n	8006b60 <I2C_Master_ADDR+0x98>
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	691b      	ldr	r3, [r3, #16]
 8006b28:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8006b2c:	d118      	bne.n	8006b60 <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006b2e:	2300      	movs	r3, #0
 8006b30:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	695b      	ldr	r3, [r3, #20]
 8006b38:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	681b      	ldr	r3, [r3, #0]
 8006b3e:	699b      	ldr	r3, [r3, #24]
 8006b40:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006b42:	6afb      	ldr	r3, [r7, #44]	; 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	681a      	ldr	r2, [r3, #0]
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	681b      	ldr	r3, [r3, #0]
 8006b4e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006b52:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006b58:	1c5a      	adds	r2, r3, #1
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	651a      	str	r2, [r3, #80]	; 0x50
 8006b5e:	e13e      	b.n	8006dde <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006b64:	b29b      	uxth	r3, r3
 8006b66:	2b00      	cmp	r3, #0
 8006b68:	d113      	bne.n	8006b92 <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006b6a:	2300      	movs	r3, #0
 8006b6c:	62bb      	str	r3, [r7, #40]	; 0x28
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	695b      	ldr	r3, [r3, #20]
 8006b74:	62bb      	str	r3, [r7, #40]	; 0x28
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	681b      	ldr	r3, [r3, #0]
 8006b7a:	699b      	ldr	r3, [r3, #24]
 8006b7c:	62bb      	str	r3, [r7, #40]	; 0x28
 8006b7e:	6abb      	ldr	r3, [r7, #40]	; 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	681a      	ldr	r2, [r3, #0]
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	681b      	ldr	r3, [r3, #0]
 8006b8a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006b8e:	601a      	str	r2, [r3, #0]
 8006b90:	e115      	b.n	8006dbe <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006b96:	b29b      	uxth	r3, r3
 8006b98:	2b01      	cmp	r3, #1
 8006b9a:	f040 808a 	bne.w	8006cb2 <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8006b9e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006ba0:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8006ba4:	d137      	bne.n	8006c16 <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	681a      	ldr	r2, [r3, #0]
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006bb4:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	685b      	ldr	r3, [r3, #4]
 8006bbc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006bc0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006bc4:	d113      	bne.n	8006bee <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	681b      	ldr	r3, [r3, #0]
 8006bca:	681a      	ldr	r2, [r3, #0]
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	681b      	ldr	r3, [r3, #0]
 8006bd0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006bd4:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006bd6:	2300      	movs	r3, #0
 8006bd8:	627b      	str	r3, [r7, #36]	; 0x24
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	681b      	ldr	r3, [r3, #0]
 8006bde:	695b      	ldr	r3, [r3, #20]
 8006be0:	627b      	str	r3, [r7, #36]	; 0x24
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	681b      	ldr	r3, [r3, #0]
 8006be6:	699b      	ldr	r3, [r3, #24]
 8006be8:	627b      	str	r3, [r7, #36]	; 0x24
 8006bea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bec:	e0e7      	b.n	8006dbe <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006bee:	2300      	movs	r3, #0
 8006bf0:	623b      	str	r3, [r7, #32]
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	695b      	ldr	r3, [r3, #20]
 8006bf8:	623b      	str	r3, [r7, #32]
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	681b      	ldr	r3, [r3, #0]
 8006bfe:	699b      	ldr	r3, [r3, #24]
 8006c00:	623b      	str	r3, [r7, #32]
 8006c02:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	681a      	ldr	r2, [r3, #0]
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	681b      	ldr	r3, [r3, #0]
 8006c0e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006c12:	601a      	str	r2, [r3, #0]
 8006c14:	e0d3      	b.n	8006dbe <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8006c16:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006c18:	2b08      	cmp	r3, #8
 8006c1a:	d02e      	beq.n	8006c7a <I2C_Master_ADDR+0x1b2>
 8006c1c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006c1e:	2b20      	cmp	r3, #32
 8006c20:	d02b      	beq.n	8006c7a <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 8006c22:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006c24:	2b12      	cmp	r3, #18
 8006c26:	d102      	bne.n	8006c2e <I2C_Master_ADDR+0x166>
 8006c28:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006c2a:	2b01      	cmp	r3, #1
 8006c2c:	d125      	bne.n	8006c7a <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8006c2e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006c30:	2b04      	cmp	r3, #4
 8006c32:	d00e      	beq.n	8006c52 <I2C_Master_ADDR+0x18a>
 8006c34:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006c36:	2b02      	cmp	r3, #2
 8006c38:	d00b      	beq.n	8006c52 <I2C_Master_ADDR+0x18a>
 8006c3a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006c3c:	2b10      	cmp	r3, #16
 8006c3e:	d008      	beq.n	8006c52 <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	681a      	ldr	r2, [r3, #0]
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	681b      	ldr	r3, [r3, #0]
 8006c4a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006c4e:	601a      	str	r2, [r3, #0]
 8006c50:	e007      	b.n	8006c62 <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	681b      	ldr	r3, [r3, #0]
 8006c56:	681a      	ldr	r2, [r3, #0]
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006c60:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006c62:	2300      	movs	r3, #0
 8006c64:	61fb      	str	r3, [r7, #28]
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	681b      	ldr	r3, [r3, #0]
 8006c6a:	695b      	ldr	r3, [r3, #20]
 8006c6c:	61fb      	str	r3, [r7, #28]
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	699b      	ldr	r3, [r3, #24]
 8006c74:	61fb      	str	r3, [r7, #28]
 8006c76:	69fb      	ldr	r3, [r7, #28]
 8006c78:	e0a1      	b.n	8006dbe <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	681b      	ldr	r3, [r3, #0]
 8006c7e:	681a      	ldr	r2, [r3, #0]
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006c88:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006c8a:	2300      	movs	r3, #0
 8006c8c:	61bb      	str	r3, [r7, #24]
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	681b      	ldr	r3, [r3, #0]
 8006c92:	695b      	ldr	r3, [r3, #20]
 8006c94:	61bb      	str	r3, [r7, #24]
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	681b      	ldr	r3, [r3, #0]
 8006c9a:	699b      	ldr	r3, [r3, #24]
 8006c9c:	61bb      	str	r3, [r7, #24]
 8006c9e:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	681b      	ldr	r3, [r3, #0]
 8006ca4:	681a      	ldr	r2, [r3, #0]
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	681b      	ldr	r3, [r3, #0]
 8006caa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006cae:	601a      	str	r2, [r3, #0]
 8006cb0:	e085      	b.n	8006dbe <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006cb6:	b29b      	uxth	r3, r3
 8006cb8:	2b02      	cmp	r3, #2
 8006cba:	d14d      	bne.n	8006d58 <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8006cbc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006cbe:	2b04      	cmp	r3, #4
 8006cc0:	d016      	beq.n	8006cf0 <I2C_Master_ADDR+0x228>
 8006cc2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006cc4:	2b02      	cmp	r3, #2
 8006cc6:	d013      	beq.n	8006cf0 <I2C_Master_ADDR+0x228>
 8006cc8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006cca:	2b10      	cmp	r3, #16
 8006ccc:	d010      	beq.n	8006cf0 <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	681a      	ldr	r2, [r3, #0]
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006cdc:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	681b      	ldr	r3, [r3, #0]
 8006ce2:	681a      	ldr	r2, [r3, #0]
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	681b      	ldr	r3, [r3, #0]
 8006ce8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006cec:	601a      	str	r2, [r3, #0]
 8006cee:	e007      	b.n	8006d00 <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	681b      	ldr	r3, [r3, #0]
 8006cf4:	681a      	ldr	r2, [r3, #0]
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006cfe:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	685b      	ldr	r3, [r3, #4]
 8006d06:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006d0a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006d0e:	d117      	bne.n	8006d40 <I2C_Master_ADDR+0x278>
 8006d10:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006d12:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8006d16:	d00b      	beq.n	8006d30 <I2C_Master_ADDR+0x268>
 8006d18:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006d1a:	2b01      	cmp	r3, #1
 8006d1c:	d008      	beq.n	8006d30 <I2C_Master_ADDR+0x268>
 8006d1e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006d20:	2b08      	cmp	r3, #8
 8006d22:	d005      	beq.n	8006d30 <I2C_Master_ADDR+0x268>
 8006d24:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006d26:	2b10      	cmp	r3, #16
 8006d28:	d002      	beq.n	8006d30 <I2C_Master_ADDR+0x268>
 8006d2a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006d2c:	2b20      	cmp	r3, #32
 8006d2e:	d107      	bne.n	8006d40 <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	681b      	ldr	r3, [r3, #0]
 8006d34:	685a      	ldr	r2, [r3, #4]
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	681b      	ldr	r3, [r3, #0]
 8006d3a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8006d3e:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006d40:	2300      	movs	r3, #0
 8006d42:	617b      	str	r3, [r7, #20]
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	695b      	ldr	r3, [r3, #20]
 8006d4a:	617b      	str	r3, [r7, #20]
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	699b      	ldr	r3, [r3, #24]
 8006d52:	617b      	str	r3, [r7, #20]
 8006d54:	697b      	ldr	r3, [r7, #20]
 8006d56:	e032      	b.n	8006dbe <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	681b      	ldr	r3, [r3, #0]
 8006d5c:	681a      	ldr	r2, [r3, #0]
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	681b      	ldr	r3, [r3, #0]
 8006d62:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006d66:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	681b      	ldr	r3, [r3, #0]
 8006d6c:	685b      	ldr	r3, [r3, #4]
 8006d6e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006d72:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006d76:	d117      	bne.n	8006da8 <I2C_Master_ADDR+0x2e0>
 8006d78:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006d7a:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8006d7e:	d00b      	beq.n	8006d98 <I2C_Master_ADDR+0x2d0>
 8006d80:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006d82:	2b01      	cmp	r3, #1
 8006d84:	d008      	beq.n	8006d98 <I2C_Master_ADDR+0x2d0>
 8006d86:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006d88:	2b08      	cmp	r3, #8
 8006d8a:	d005      	beq.n	8006d98 <I2C_Master_ADDR+0x2d0>
 8006d8c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006d8e:	2b10      	cmp	r3, #16
 8006d90:	d002      	beq.n	8006d98 <I2C_Master_ADDR+0x2d0>
 8006d92:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006d94:	2b20      	cmp	r3, #32
 8006d96:	d107      	bne.n	8006da8 <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	685a      	ldr	r2, [r3, #4]
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	681b      	ldr	r3, [r3, #0]
 8006da2:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8006da6:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006da8:	2300      	movs	r3, #0
 8006daa:	613b      	str	r3, [r7, #16]
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	681b      	ldr	r3, [r3, #0]
 8006db0:	695b      	ldr	r3, [r3, #20]
 8006db2:	613b      	str	r3, [r7, #16]
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	699b      	ldr	r3, [r3, #24]
 8006dba:	613b      	str	r3, [r7, #16]
 8006dbc:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	2200      	movs	r2, #0
 8006dc2:	651a      	str	r2, [r3, #80]	; 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 8006dc4:	e00b      	b.n	8006dde <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006dc6:	2300      	movs	r3, #0
 8006dc8:	60fb      	str	r3, [r7, #12]
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	681b      	ldr	r3, [r3, #0]
 8006dce:	695b      	ldr	r3, [r3, #20]
 8006dd0:	60fb      	str	r3, [r7, #12]
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	681b      	ldr	r3, [r3, #0]
 8006dd6:	699b      	ldr	r3, [r3, #24]
 8006dd8:	60fb      	str	r3, [r7, #12]
 8006dda:	68fb      	ldr	r3, [r7, #12]
}
 8006ddc:	e7ff      	b.n	8006dde <I2C_Master_ADDR+0x316>
 8006dde:	bf00      	nop
 8006de0:	3744      	adds	r7, #68	; 0x44
 8006de2:	46bd      	mov	sp, r7
 8006de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006de8:	4770      	bx	lr

08006dea <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8006dea:	b580      	push	{r7, lr}
 8006dec:	b084      	sub	sp, #16
 8006dee:	af00      	add	r7, sp, #0
 8006df0:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006df8:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006dfe:	b29b      	uxth	r3, r3
 8006e00:	2b00      	cmp	r3, #0
 8006e02:	d02b      	beq.n	8006e5c <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e08:	781a      	ldrb	r2, [r3, #0]
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	681b      	ldr	r3, [r3, #0]
 8006e0e:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e14:	1c5a      	adds	r2, r3, #1
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006e1e:	b29b      	uxth	r3, r3
 8006e20:	3b01      	subs	r3, #1
 8006e22:	b29a      	uxth	r2, r3
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006e2c:	b29b      	uxth	r3, r3
 8006e2e:	2b00      	cmp	r3, #0
 8006e30:	d114      	bne.n	8006e5c <I2C_SlaveTransmit_TXE+0x72>
 8006e32:	7bfb      	ldrb	r3, [r7, #15]
 8006e34:	2b29      	cmp	r3, #41	; 0x29
 8006e36:	d111      	bne.n	8006e5c <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	681b      	ldr	r3, [r3, #0]
 8006e3c:	685a      	ldr	r2, [r3, #4]
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	681b      	ldr	r3, [r3, #0]
 8006e42:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006e46:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	2221      	movs	r2, #33	; 0x21
 8006e4c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	2228      	movs	r2, #40	; 0x28
 8006e52:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8006e56:	6878      	ldr	r0, [r7, #4]
 8006e58:	f7ff fa30 	bl	80062bc <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8006e5c:	bf00      	nop
 8006e5e:	3710      	adds	r7, #16
 8006e60:	46bd      	mov	sp, r7
 8006e62:	bd80      	pop	{r7, pc}

08006e64 <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8006e64:	b480      	push	{r7}
 8006e66:	b083      	sub	sp, #12
 8006e68:	af00      	add	r7, sp, #0
 8006e6a:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006e70:	b29b      	uxth	r3, r3
 8006e72:	2b00      	cmp	r3, #0
 8006e74:	d011      	beq.n	8006e9a <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e7a:	781a      	ldrb	r2, [r3, #0]
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	681b      	ldr	r3, [r3, #0]
 8006e80:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e86:	1c5a      	adds	r2, r3, #1
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006e90:	b29b      	uxth	r3, r3
 8006e92:	3b01      	subs	r3, #1
 8006e94:	b29a      	uxth	r2, r3
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8006e9a:	bf00      	nop
 8006e9c:	370c      	adds	r7, #12
 8006e9e:	46bd      	mov	sp, r7
 8006ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ea4:	4770      	bx	lr

08006ea6 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8006ea6:	b580      	push	{r7, lr}
 8006ea8:	b084      	sub	sp, #16
 8006eaa:	af00      	add	r7, sp, #0
 8006eac:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006eb4:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006eba:	b29b      	uxth	r3, r3
 8006ebc:	2b00      	cmp	r3, #0
 8006ebe:	d02c      	beq.n	8006f1a <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	691a      	ldr	r2, [r3, #16]
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006eca:	b2d2      	uxtb	r2, r2
 8006ecc:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ed2:	1c5a      	adds	r2, r3, #1
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006edc:	b29b      	uxth	r3, r3
 8006ede:	3b01      	subs	r3, #1
 8006ee0:	b29a      	uxth	r2, r3
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006eea:	b29b      	uxth	r3, r3
 8006eec:	2b00      	cmp	r3, #0
 8006eee:	d114      	bne.n	8006f1a <I2C_SlaveReceive_RXNE+0x74>
 8006ef0:	7bfb      	ldrb	r3, [r7, #15]
 8006ef2:	2b2a      	cmp	r3, #42	; 0x2a
 8006ef4:	d111      	bne.n	8006f1a <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	681b      	ldr	r3, [r3, #0]
 8006efa:	685a      	ldr	r2, [r3, #4]
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	681b      	ldr	r3, [r3, #0]
 8006f00:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006f04:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	2222      	movs	r2, #34	; 0x22
 8006f0a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	2228      	movs	r2, #40	; 0x28
 8006f10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8006f14:	6878      	ldr	r0, [r7, #4]
 8006f16:	f7fa fed3 	bl	8001cc0 <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8006f1a:	bf00      	nop
 8006f1c:	3710      	adds	r7, #16
 8006f1e:	46bd      	mov	sp, r7
 8006f20:	bd80      	pop	{r7, pc}

08006f22 <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8006f22:	b480      	push	{r7}
 8006f24:	b083      	sub	sp, #12
 8006f26:	af00      	add	r7, sp, #0
 8006f28:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006f2e:	b29b      	uxth	r3, r3
 8006f30:	2b00      	cmp	r3, #0
 8006f32:	d012      	beq.n	8006f5a <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	681b      	ldr	r3, [r3, #0]
 8006f38:	691a      	ldr	r2, [r3, #16]
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f3e:	b2d2      	uxtb	r2, r2
 8006f40:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f46:	1c5a      	adds	r2, r3, #1
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006f50:	b29b      	uxth	r3, r3
 8006f52:	3b01      	subs	r3, #1
 8006f54:	b29a      	uxth	r2, r3
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8006f5a:	bf00      	nop
 8006f5c:	370c      	adds	r7, #12
 8006f5e:	46bd      	mov	sp, r7
 8006f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f64:	4770      	bx	lr

08006f66 <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 8006f66:	b580      	push	{r7, lr}
 8006f68:	b084      	sub	sp, #16
 8006f6a:	af00      	add	r7, sp, #0
 8006f6c:	6078      	str	r0, [r7, #4]
 8006f6e:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8006f70:	2300      	movs	r3, #0
 8006f72:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006f7a:	b2db      	uxtb	r3, r3
 8006f7c:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8006f80:	2b28      	cmp	r3, #40	; 0x28
 8006f82:	d127      	bne.n	8006fd4 <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	681b      	ldr	r3, [r3, #0]
 8006f88:	685a      	ldr	r2, [r3, #4]
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006f92:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 8006f94:	683b      	ldr	r3, [r7, #0]
 8006f96:	089b      	lsrs	r3, r3, #2
 8006f98:	f003 0301 	and.w	r3, r3, #1
 8006f9c:	2b00      	cmp	r3, #0
 8006f9e:	d101      	bne.n	8006fa4 <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 8006fa0:	2301      	movs	r3, #1
 8006fa2:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 8006fa4:	683b      	ldr	r3, [r7, #0]
 8006fa6:	09db      	lsrs	r3, r3, #7
 8006fa8:	f003 0301 	and.w	r3, r3, #1
 8006fac:	2b00      	cmp	r3, #0
 8006fae:	d103      	bne.n	8006fb8 <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	68db      	ldr	r3, [r3, #12]
 8006fb4:	81bb      	strh	r3, [r7, #12]
 8006fb6:	e002      	b.n	8006fbe <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	699b      	ldr	r3, [r3, #24]
 8006fbc:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	2200      	movs	r2, #0
 8006fc2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8006fc6:	89ba      	ldrh	r2, [r7, #12]
 8006fc8:	7bfb      	ldrb	r3, [r7, #15]
 8006fca:	4619      	mov	r1, r3
 8006fcc:	6878      	ldr	r0, [r7, #4]
 8006fce:	f7fa fe3d 	bl	8001c4c <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8006fd2:	e008      	b.n	8006fe6 <I2C_Slave_ADDR+0x80>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	681b      	ldr	r3, [r3, #0]
 8006fd8:	f06f 0202 	mvn.w	r2, #2
 8006fdc:	615a      	str	r2, [r3, #20]
    __HAL_UNLOCK(hi2c);
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	2200      	movs	r2, #0
 8006fe2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
}
 8006fe6:	bf00      	nop
 8006fe8:	3710      	adds	r7, #16
 8006fea:	46bd      	mov	sp, r7
 8006fec:	bd80      	pop	{r7, pc}
	...

08006ff0 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8006ff0:	b580      	push	{r7, lr}
 8006ff2:	b084      	sub	sp, #16
 8006ff4:	af00      	add	r7, sp, #0
 8006ff6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006ffe:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	681b      	ldr	r3, [r3, #0]
 8007004:	685a      	ldr	r2, [r3, #4]
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	681b      	ldr	r3, [r3, #0]
 800700a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800700e:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8007010:	2300      	movs	r3, #0
 8007012:	60bb      	str	r3, [r7, #8]
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	681b      	ldr	r3, [r3, #0]
 8007018:	695b      	ldr	r3, [r3, #20]
 800701a:	60bb      	str	r3, [r7, #8]
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	681b      	ldr	r3, [r3, #0]
 8007020:	681a      	ldr	r2, [r3, #0]
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	681b      	ldr	r3, [r3, #0]
 8007026:	f042 0201 	orr.w	r2, r2, #1
 800702a:	601a      	str	r2, [r3, #0]
 800702c:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	681a      	ldr	r2, [r3, #0]
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	681b      	ldr	r3, [r3, #0]
 8007038:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800703c:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	681b      	ldr	r3, [r3, #0]
 8007042:	685b      	ldr	r3, [r3, #4]
 8007044:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007048:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800704c:	d172      	bne.n	8007134 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800704e:	7bfb      	ldrb	r3, [r7, #15]
 8007050:	2b22      	cmp	r3, #34	; 0x22
 8007052:	d002      	beq.n	800705a <I2C_Slave_STOPF+0x6a>
 8007054:	7bfb      	ldrb	r3, [r7, #15]
 8007056:	2b2a      	cmp	r3, #42	; 0x2a
 8007058:	d135      	bne.n	80070c6 <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmarx));
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800705e:	681b      	ldr	r3, [r3, #0]
 8007060:	685b      	ldr	r3, [r3, #4]
 8007062:	b29a      	uxth	r2, r3
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800706c:	b29b      	uxth	r3, r3
 800706e:	2b00      	cmp	r3, #0
 8007070:	d005      	beq.n	800707e <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007076:	f043 0204 	orr.w	r2, r3, #4
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	681b      	ldr	r3, [r3, #0]
 8007082:	685a      	ldr	r2, [r3, #4]
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	681b      	ldr	r3, [r3, #0]
 8007088:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800708c:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007092:	4618      	mov	r0, r3
 8007094:	f7fd feac 	bl	8004df0 <HAL_DMA_GetState>
 8007098:	4603      	mov	r3, r0
 800709a:	2b01      	cmp	r3, #1
 800709c:	d049      	beq.n	8007132 <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80070a2:	4a69      	ldr	r2, [pc, #420]	; (8007248 <I2C_Slave_STOPF+0x258>)
 80070a4:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80070aa:	4618      	mov	r0, r3
 80070ac:	f7fd fcf4 	bl	8004a98 <HAL_DMA_Abort_IT>
 80070b0:	4603      	mov	r3, r0
 80070b2:	2b00      	cmp	r3, #0
 80070b4:	d03d      	beq.n	8007132 <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80070ba:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80070bc:	687a      	ldr	r2, [r7, #4]
 80070be:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80070c0:	4610      	mov	r0, r2
 80070c2:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80070c4:	e035      	b.n	8007132 <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmatx));
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80070ca:	681b      	ldr	r3, [r3, #0]
 80070cc:	685b      	ldr	r3, [r3, #4]
 80070ce:	b29a      	uxth	r2, r3
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80070d8:	b29b      	uxth	r3, r3
 80070da:	2b00      	cmp	r3, #0
 80070dc:	d005      	beq.n	80070ea <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80070e2:	f043 0204 	orr.w	r2, r3, #4
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	681b      	ldr	r3, [r3, #0]
 80070ee:	685a      	ldr	r2, [r3, #4]
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	681b      	ldr	r3, [r3, #0]
 80070f4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80070f8:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80070fe:	4618      	mov	r0, r3
 8007100:	f7fd fe76 	bl	8004df0 <HAL_DMA_GetState>
 8007104:	4603      	mov	r3, r0
 8007106:	2b01      	cmp	r3, #1
 8007108:	d014      	beq.n	8007134 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800710e:	4a4e      	ldr	r2, [pc, #312]	; (8007248 <I2C_Slave_STOPF+0x258>)
 8007110:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007116:	4618      	mov	r0, r3
 8007118:	f7fd fcbe 	bl	8004a98 <HAL_DMA_Abort_IT>
 800711c:	4603      	mov	r3, r0
 800711e:	2b00      	cmp	r3, #0
 8007120:	d008      	beq.n	8007134 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007126:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007128:	687a      	ldr	r2, [r7, #4]
 800712a:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800712c:	4610      	mov	r0, r2
 800712e:	4798      	blx	r3
 8007130:	e000      	b.n	8007134 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8007132:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007138:	b29b      	uxth	r3, r3
 800713a:	2b00      	cmp	r3, #0
 800713c:	d03e      	beq.n	80071bc <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	681b      	ldr	r3, [r3, #0]
 8007142:	695b      	ldr	r3, [r3, #20]
 8007144:	f003 0304 	and.w	r3, r3, #4
 8007148:	2b04      	cmp	r3, #4
 800714a:	d112      	bne.n	8007172 <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	681b      	ldr	r3, [r3, #0]
 8007150:	691a      	ldr	r2, [r3, #16]
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007156:	b2d2      	uxtb	r2, r2
 8007158:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800715e:	1c5a      	adds	r2, r3, #1
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007168:	b29b      	uxth	r3, r3
 800716a:	3b01      	subs	r3, #1
 800716c:	b29a      	uxth	r2, r3
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	681b      	ldr	r3, [r3, #0]
 8007176:	695b      	ldr	r3, [r3, #20]
 8007178:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800717c:	2b40      	cmp	r3, #64	; 0x40
 800717e:	d112      	bne.n	80071a6 <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	691a      	ldr	r2, [r3, #16]
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800718a:	b2d2      	uxtb	r2, r2
 800718c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007192:	1c5a      	adds	r2, r3, #1
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800719c:	b29b      	uxth	r3, r3
 800719e:	3b01      	subs	r3, #1
 80071a0:	b29a      	uxth	r2, r3
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if (hi2c->XferCount != 0U)
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80071aa:	b29b      	uxth	r3, r3
 80071ac:	2b00      	cmp	r3, #0
 80071ae:	d005      	beq.n	80071bc <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80071b4:	f043 0204 	orr.w	r2, r3, #4
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80071c0:	2b00      	cmp	r3, #0
 80071c2:	d003      	beq.n	80071cc <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 80071c4:	6878      	ldr	r0, [r7, #4]
 80071c6:	f000 f8b3 	bl	8007330 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 80071ca:	e039      	b.n	8007240 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 80071cc:	7bfb      	ldrb	r3, [r7, #15]
 80071ce:	2b2a      	cmp	r3, #42	; 0x2a
 80071d0:	d109      	bne.n	80071e6 <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	2200      	movs	r2, #0
 80071d6:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	2228      	movs	r2, #40	; 0x28
 80071dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 80071e0:	6878      	ldr	r0, [r7, #4]
 80071e2:	f7fa fd6d 	bl	8001cc0 <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80071ec:	b2db      	uxtb	r3, r3
 80071ee:	2b28      	cmp	r3, #40	; 0x28
 80071f0:	d111      	bne.n	8007216 <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	4a15      	ldr	r2, [pc, #84]	; (800724c <I2C_Slave_STOPF+0x25c>)
 80071f6:	62da      	str	r2, [r3, #44]	; 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	2200      	movs	r2, #0
 80071fc:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	2220      	movs	r2, #32
 8007202:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	2200      	movs	r2, #0
 800720a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 800720e:	6878      	ldr	r0, [r7, #4]
 8007210:	f7fa fd48 	bl	8001ca4 <HAL_I2C_ListenCpltCallback>
}
 8007214:	e014      	b.n	8007240 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800721a:	2b22      	cmp	r3, #34	; 0x22
 800721c:	d002      	beq.n	8007224 <I2C_Slave_STOPF+0x234>
 800721e:	7bfb      	ldrb	r3, [r7, #15]
 8007220:	2b22      	cmp	r3, #34	; 0x22
 8007222:	d10d      	bne.n	8007240 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	2200      	movs	r2, #0
 8007228:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	2220      	movs	r2, #32
 800722e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	2200      	movs	r2, #0
 8007236:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 800723a:	6878      	ldr	r0, [r7, #4]
 800723c:	f7fa fd40 	bl	8001cc0 <HAL_I2C_SlaveRxCpltCallback>
}
 8007240:	bf00      	nop
 8007242:	3710      	adds	r7, #16
 8007244:	46bd      	mov	sp, r7
 8007246:	bd80      	pop	{r7, pc}
 8007248:	08007989 	.word	0x08007989
 800724c:	ffff0000 	.word	0xffff0000

08007250 <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 8007250:	b580      	push	{r7, lr}
 8007252:	b084      	sub	sp, #16
 8007254:	af00      	add	r7, sp, #0
 8007256:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800725e:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007264:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 8007266:	68bb      	ldr	r3, [r7, #8]
 8007268:	2b08      	cmp	r3, #8
 800726a:	d002      	beq.n	8007272 <I2C_Slave_AF+0x22>
 800726c:	68bb      	ldr	r3, [r7, #8]
 800726e:	2b20      	cmp	r3, #32
 8007270:	d129      	bne.n	80072c6 <I2C_Slave_AF+0x76>
 8007272:	7bfb      	ldrb	r3, [r7, #15]
 8007274:	2b28      	cmp	r3, #40	; 0x28
 8007276:	d126      	bne.n	80072c6 <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	4a2c      	ldr	r2, [pc, #176]	; (800732c <I2C_Slave_AF+0xdc>)
 800727c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	681b      	ldr	r3, [r3, #0]
 8007282:	685a      	ldr	r2, [r3, #4]
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	681b      	ldr	r3, [r3, #0]
 8007288:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800728c:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	681b      	ldr	r3, [r3, #0]
 8007292:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8007296:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	681b      	ldr	r3, [r3, #0]
 800729c:	681a      	ldr	r2, [r3, #0]
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	681b      	ldr	r3, [r3, #0]
 80072a2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80072a6:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	2200      	movs	r2, #0
 80072ac:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	2220      	movs	r2, #32
 80072b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	2200      	movs	r2, #0
 80072ba:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 80072be:	6878      	ldr	r0, [r7, #4]
 80072c0:	f7fa fcf0 	bl	8001ca4 <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 80072c4:	e02e      	b.n	8007324 <I2C_Slave_AF+0xd4>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 80072c6:	7bfb      	ldrb	r3, [r7, #15]
 80072c8:	2b21      	cmp	r3, #33	; 0x21
 80072ca:	d126      	bne.n	800731a <I2C_Slave_AF+0xca>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	4a17      	ldr	r2, [pc, #92]	; (800732c <I2C_Slave_AF+0xdc>)
 80072d0:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	2221      	movs	r2, #33	; 0x21
 80072d6:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	2220      	movs	r2, #32
 80072dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	2200      	movs	r2, #0
 80072e4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	685a      	ldr	r2, [r3, #4]
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	681b      	ldr	r3, [r3, #0]
 80072f2:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80072f6:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	681b      	ldr	r3, [r3, #0]
 80072fc:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8007300:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	681b      	ldr	r3, [r3, #0]
 8007306:	681a      	ldr	r2, [r3, #0]
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	681b      	ldr	r3, [r3, #0]
 800730c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007310:	601a      	str	r2, [r3, #0]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8007312:	6878      	ldr	r0, [r7, #4]
 8007314:	f7fe ffd2 	bl	80062bc <HAL_I2C_SlaveTxCpltCallback>
}
 8007318:	e004      	b.n	8007324 <I2C_Slave_AF+0xd4>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8007322:	615a      	str	r2, [r3, #20]
}
 8007324:	bf00      	nop
 8007326:	3710      	adds	r7, #16
 8007328:	46bd      	mov	sp, r7
 800732a:	bd80      	pop	{r7, pc}
 800732c:	ffff0000 	.word	0xffff0000

08007330 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8007330:	b580      	push	{r7, lr}
 8007332:	b084      	sub	sp, #16
 8007334:	af00      	add	r7, sp, #0
 8007336:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800733e:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007346:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8007348:	7bbb      	ldrb	r3, [r7, #14]
 800734a:	2b10      	cmp	r3, #16
 800734c:	d002      	beq.n	8007354 <I2C_ITError+0x24>
 800734e:	7bbb      	ldrb	r3, [r7, #14]
 8007350:	2b40      	cmp	r3, #64	; 0x40
 8007352:	d10a      	bne.n	800736a <I2C_ITError+0x3a>
 8007354:	7bfb      	ldrb	r3, [r7, #15]
 8007356:	2b22      	cmp	r3, #34	; 0x22
 8007358:	d107      	bne.n	800736a <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	681b      	ldr	r3, [r3, #0]
 800735e:	681a      	ldr	r2, [r3, #0]
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	681b      	ldr	r3, [r3, #0]
 8007364:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007368:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800736a:	7bfb      	ldrb	r3, [r7, #15]
 800736c:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8007370:	2b28      	cmp	r3, #40	; 0x28
 8007372:	d107      	bne.n	8007384 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	2200      	movs	r2, #0
 8007378:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	2228      	movs	r2, #40	; 0x28
 800737e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8007382:	e015      	b.n	80073b0 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	681b      	ldr	r3, [r3, #0]
 8007388:	685b      	ldr	r3, [r3, #4]
 800738a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800738e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007392:	d00a      	beq.n	80073aa <I2C_ITError+0x7a>
 8007394:	7bfb      	ldrb	r3, [r7, #15]
 8007396:	2b60      	cmp	r3, #96	; 0x60
 8007398:	d007      	beq.n	80073aa <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	2220      	movs	r2, #32
 800739e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	2200      	movs	r2, #0
 80073a6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	2200      	movs	r2, #0
 80073ae:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	681b      	ldr	r3, [r3, #0]
 80073b4:	685b      	ldr	r3, [r3, #4]
 80073b6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80073ba:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80073be:	d162      	bne.n	8007486 <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	685a      	ldr	r2, [r3, #4]
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	681b      	ldr	r3, [r3, #0]
 80073ca:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80073ce:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80073d4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80073d8:	b2db      	uxtb	r3, r3
 80073da:	2b01      	cmp	r3, #1
 80073dc:	d020      	beq.n	8007420 <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80073e2:	4a6a      	ldr	r2, [pc, #424]	; (800758c <I2C_ITError+0x25c>)
 80073e4:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80073ea:	4618      	mov	r0, r3
 80073ec:	f7fd fb54 	bl	8004a98 <HAL_DMA_Abort_IT>
 80073f0:	4603      	mov	r3, r0
 80073f2:	2b00      	cmp	r3, #0
 80073f4:	f000 8089 	beq.w	800750a <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	681b      	ldr	r3, [r3, #0]
 80073fc:	681a      	ldr	r2, [r3, #0]
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	681b      	ldr	r3, [r3, #0]
 8007402:	f022 0201 	bic.w	r2, r2, #1
 8007406:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	2220      	movs	r2, #32
 800740c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007414:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007416:	687a      	ldr	r2, [r7, #4]
 8007418:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800741a:	4610      	mov	r0, r2
 800741c:	4798      	blx	r3
 800741e:	e074      	b.n	800750a <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007424:	4a59      	ldr	r2, [pc, #356]	; (800758c <I2C_ITError+0x25c>)
 8007426:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800742c:	4618      	mov	r0, r3
 800742e:	f7fd fb33 	bl	8004a98 <HAL_DMA_Abort_IT>
 8007432:	4603      	mov	r3, r0
 8007434:	2b00      	cmp	r3, #0
 8007436:	d068      	beq.n	800750a <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	681b      	ldr	r3, [r3, #0]
 800743c:	695b      	ldr	r3, [r3, #20]
 800743e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007442:	2b40      	cmp	r3, #64	; 0x40
 8007444:	d10b      	bne.n	800745e <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	681b      	ldr	r3, [r3, #0]
 800744a:	691a      	ldr	r2, [r3, #16]
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007450:	b2d2      	uxtb	r2, r2
 8007452:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007458:	1c5a      	adds	r2, r3, #1
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	625a      	str	r2, [r3, #36]	; 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	681b      	ldr	r3, [r3, #0]
 8007462:	681a      	ldr	r2, [r3, #0]
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	681b      	ldr	r3, [r3, #0]
 8007468:	f022 0201 	bic.w	r2, r2, #1
 800746c:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	2220      	movs	r2, #32
 8007472:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800747a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800747c:	687a      	ldr	r2, [r7, #4]
 800747e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8007480:	4610      	mov	r0, r2
 8007482:	4798      	blx	r3
 8007484:	e041      	b.n	800750a <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800748c:	b2db      	uxtb	r3, r3
 800748e:	2b60      	cmp	r3, #96	; 0x60
 8007490:	d125      	bne.n	80074de <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	2220      	movs	r2, #32
 8007496:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	2200      	movs	r2, #0
 800749e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	681b      	ldr	r3, [r3, #0]
 80074a4:	695b      	ldr	r3, [r3, #20]
 80074a6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80074aa:	2b40      	cmp	r3, #64	; 0x40
 80074ac:	d10b      	bne.n	80074c6 <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	681b      	ldr	r3, [r3, #0]
 80074b2:	691a      	ldr	r2, [r3, #16]
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80074b8:	b2d2      	uxtb	r2, r2
 80074ba:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80074c0:	1c5a      	adds	r2, r3, #1
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	625a      	str	r2, [r3, #36]	; 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	681b      	ldr	r3, [r3, #0]
 80074ca:	681a      	ldr	r2, [r3, #0]
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	681b      	ldr	r3, [r3, #0]
 80074d0:	f022 0201 	bic.w	r2, r2, #1
 80074d4:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80074d6:	6878      	ldr	r0, [r7, #4]
 80074d8:	f7fe ff0e 	bl	80062f8 <HAL_I2C_AbortCpltCallback>
 80074dc:	e015      	b.n	800750a <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	681b      	ldr	r3, [r3, #0]
 80074e2:	695b      	ldr	r3, [r3, #20]
 80074e4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80074e8:	2b40      	cmp	r3, #64	; 0x40
 80074ea:	d10b      	bne.n	8007504 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	681b      	ldr	r3, [r3, #0]
 80074f0:	691a      	ldr	r2, [r3, #16]
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80074f6:	b2d2      	uxtb	r2, r2
 80074f8:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80074fe:	1c5a      	adds	r2, r3, #1
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	625a      	str	r2, [r3, #36]	; 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8007504:	6878      	ldr	r0, [r7, #4]
 8007506:	f7f9 fcf3 	bl	8000ef0 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800750e:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8007510:	68bb      	ldr	r3, [r7, #8]
 8007512:	f003 0301 	and.w	r3, r3, #1
 8007516:	2b00      	cmp	r3, #0
 8007518:	d10e      	bne.n	8007538 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 800751a:	68bb      	ldr	r3, [r7, #8]
 800751c:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8007520:	2b00      	cmp	r3, #0
 8007522:	d109      	bne.n	8007538 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8007524:	68bb      	ldr	r3, [r7, #8]
 8007526:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 800752a:	2b00      	cmp	r3, #0
 800752c:	d104      	bne.n	8007538 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 800752e:	68bb      	ldr	r3, [r7, #8]
 8007530:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8007534:	2b00      	cmp	r3, #0
 8007536:	d007      	beq.n	8007548 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	681b      	ldr	r3, [r3, #0]
 800753c:	685a      	ldr	r2, [r3, #4]
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	681b      	ldr	r3, [r3, #0]
 8007542:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8007546:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800754e:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007554:	f003 0304 	and.w	r3, r3, #4
 8007558:	2b04      	cmp	r3, #4
 800755a:	d113      	bne.n	8007584 <I2C_ITError+0x254>
 800755c:	7bfb      	ldrb	r3, [r7, #15]
 800755e:	2b28      	cmp	r3, #40	; 0x28
 8007560:	d110      	bne.n	8007584 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	4a0a      	ldr	r2, [pc, #40]	; (8007590 <I2C_ITError+0x260>)
 8007566:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	2200      	movs	r2, #0
 800756c:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	2220      	movs	r2, #32
 8007572:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	2200      	movs	r2, #0
 800757a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 800757e:	6878      	ldr	r0, [r7, #4]
 8007580:	f7fa fb90 	bl	8001ca4 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8007584:	bf00      	nop
 8007586:	3710      	adds	r7, #16
 8007588:	46bd      	mov	sp, r7
 800758a:	bd80      	pop	{r7, pc}
 800758c:	08007989 	.word	0x08007989
 8007590:	ffff0000 	.word	0xffff0000

08007594 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8007594:	b580      	push	{r7, lr}
 8007596:	b088      	sub	sp, #32
 8007598:	af02      	add	r7, sp, #8
 800759a:	60f8      	str	r0, [r7, #12]
 800759c:	4608      	mov	r0, r1
 800759e:	4611      	mov	r1, r2
 80075a0:	461a      	mov	r2, r3
 80075a2:	4603      	mov	r3, r0
 80075a4:	817b      	strh	r3, [r7, #10]
 80075a6:	460b      	mov	r3, r1
 80075a8:	813b      	strh	r3, [r7, #8]
 80075aa:	4613      	mov	r3, r2
 80075ac:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80075ae:	68fb      	ldr	r3, [r7, #12]
 80075b0:	681b      	ldr	r3, [r3, #0]
 80075b2:	681a      	ldr	r2, [r3, #0]
 80075b4:	68fb      	ldr	r3, [r7, #12]
 80075b6:	681b      	ldr	r3, [r3, #0]
 80075b8:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80075bc:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80075be:	68fb      	ldr	r3, [r7, #12]
 80075c0:	681b      	ldr	r3, [r3, #0]
 80075c2:	681a      	ldr	r2, [r3, #0]
 80075c4:	68fb      	ldr	r3, [r7, #12]
 80075c6:	681b      	ldr	r3, [r3, #0]
 80075c8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80075cc:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80075ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80075d0:	9300      	str	r3, [sp, #0]
 80075d2:	6a3b      	ldr	r3, [r7, #32]
 80075d4:	2200      	movs	r2, #0
 80075d6:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80075da:	68f8      	ldr	r0, [r7, #12]
 80075dc:	f000 fa7c 	bl	8007ad8 <I2C_WaitOnFlagUntilTimeout>
 80075e0:	4603      	mov	r3, r0
 80075e2:	2b00      	cmp	r3, #0
 80075e4:	d00d      	beq.n	8007602 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80075e6:	68fb      	ldr	r3, [r7, #12]
 80075e8:	681b      	ldr	r3, [r3, #0]
 80075ea:	681b      	ldr	r3, [r3, #0]
 80075ec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80075f0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80075f4:	d103      	bne.n	80075fe <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80075f6:	68fb      	ldr	r3, [r7, #12]
 80075f8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80075fc:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80075fe:	2303      	movs	r3, #3
 8007600:	e0aa      	b.n	8007758 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8007602:	897b      	ldrh	r3, [r7, #10]
 8007604:	b2db      	uxtb	r3, r3
 8007606:	461a      	mov	r2, r3
 8007608:	68fb      	ldr	r3, [r7, #12]
 800760a:	681b      	ldr	r3, [r3, #0]
 800760c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8007610:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007612:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007614:	6a3a      	ldr	r2, [r7, #32]
 8007616:	4952      	ldr	r1, [pc, #328]	; (8007760 <I2C_RequestMemoryRead+0x1cc>)
 8007618:	68f8      	ldr	r0, [r7, #12]
 800761a:	f000 fab4 	bl	8007b86 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800761e:	4603      	mov	r3, r0
 8007620:	2b00      	cmp	r3, #0
 8007622:	d001      	beq.n	8007628 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8007624:	2301      	movs	r3, #1
 8007626:	e097      	b.n	8007758 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007628:	2300      	movs	r3, #0
 800762a:	617b      	str	r3, [r7, #20]
 800762c:	68fb      	ldr	r3, [r7, #12]
 800762e:	681b      	ldr	r3, [r3, #0]
 8007630:	695b      	ldr	r3, [r3, #20]
 8007632:	617b      	str	r3, [r7, #20]
 8007634:	68fb      	ldr	r3, [r7, #12]
 8007636:	681b      	ldr	r3, [r3, #0]
 8007638:	699b      	ldr	r3, [r3, #24]
 800763a:	617b      	str	r3, [r7, #20]
 800763c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800763e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007640:	6a39      	ldr	r1, [r7, #32]
 8007642:	68f8      	ldr	r0, [r7, #12]
 8007644:	f000 fb1e 	bl	8007c84 <I2C_WaitOnTXEFlagUntilTimeout>
 8007648:	4603      	mov	r3, r0
 800764a:	2b00      	cmp	r3, #0
 800764c:	d00d      	beq.n	800766a <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800764e:	68fb      	ldr	r3, [r7, #12]
 8007650:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007652:	2b04      	cmp	r3, #4
 8007654:	d107      	bne.n	8007666 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007656:	68fb      	ldr	r3, [r7, #12]
 8007658:	681b      	ldr	r3, [r3, #0]
 800765a:	681a      	ldr	r2, [r3, #0]
 800765c:	68fb      	ldr	r3, [r7, #12]
 800765e:	681b      	ldr	r3, [r3, #0]
 8007660:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007664:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8007666:	2301      	movs	r3, #1
 8007668:	e076      	b.n	8007758 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800766a:	88fb      	ldrh	r3, [r7, #6]
 800766c:	2b01      	cmp	r3, #1
 800766e:	d105      	bne.n	800767c <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007670:	893b      	ldrh	r3, [r7, #8]
 8007672:	b2da      	uxtb	r2, r3
 8007674:	68fb      	ldr	r3, [r7, #12]
 8007676:	681b      	ldr	r3, [r3, #0]
 8007678:	611a      	str	r2, [r3, #16]
 800767a:	e021      	b.n	80076c0 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800767c:	893b      	ldrh	r3, [r7, #8]
 800767e:	0a1b      	lsrs	r3, r3, #8
 8007680:	b29b      	uxth	r3, r3
 8007682:	b2da      	uxtb	r2, r3
 8007684:	68fb      	ldr	r3, [r7, #12]
 8007686:	681b      	ldr	r3, [r3, #0]
 8007688:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800768a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800768c:	6a39      	ldr	r1, [r7, #32]
 800768e:	68f8      	ldr	r0, [r7, #12]
 8007690:	f000 faf8 	bl	8007c84 <I2C_WaitOnTXEFlagUntilTimeout>
 8007694:	4603      	mov	r3, r0
 8007696:	2b00      	cmp	r3, #0
 8007698:	d00d      	beq.n	80076b6 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800769a:	68fb      	ldr	r3, [r7, #12]
 800769c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800769e:	2b04      	cmp	r3, #4
 80076a0:	d107      	bne.n	80076b2 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80076a2:	68fb      	ldr	r3, [r7, #12]
 80076a4:	681b      	ldr	r3, [r3, #0]
 80076a6:	681a      	ldr	r2, [r3, #0]
 80076a8:	68fb      	ldr	r3, [r7, #12]
 80076aa:	681b      	ldr	r3, [r3, #0]
 80076ac:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80076b0:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80076b2:	2301      	movs	r3, #1
 80076b4:	e050      	b.n	8007758 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80076b6:	893b      	ldrh	r3, [r7, #8]
 80076b8:	b2da      	uxtb	r2, r3
 80076ba:	68fb      	ldr	r3, [r7, #12]
 80076bc:	681b      	ldr	r3, [r3, #0]
 80076be:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80076c0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80076c2:	6a39      	ldr	r1, [r7, #32]
 80076c4:	68f8      	ldr	r0, [r7, #12]
 80076c6:	f000 fadd 	bl	8007c84 <I2C_WaitOnTXEFlagUntilTimeout>
 80076ca:	4603      	mov	r3, r0
 80076cc:	2b00      	cmp	r3, #0
 80076ce:	d00d      	beq.n	80076ec <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80076d0:	68fb      	ldr	r3, [r7, #12]
 80076d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80076d4:	2b04      	cmp	r3, #4
 80076d6:	d107      	bne.n	80076e8 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80076d8:	68fb      	ldr	r3, [r7, #12]
 80076da:	681b      	ldr	r3, [r3, #0]
 80076dc:	681a      	ldr	r2, [r3, #0]
 80076de:	68fb      	ldr	r3, [r7, #12]
 80076e0:	681b      	ldr	r3, [r3, #0]
 80076e2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80076e6:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80076e8:	2301      	movs	r3, #1
 80076ea:	e035      	b.n	8007758 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80076ec:	68fb      	ldr	r3, [r7, #12]
 80076ee:	681b      	ldr	r3, [r3, #0]
 80076f0:	681a      	ldr	r2, [r3, #0]
 80076f2:	68fb      	ldr	r3, [r7, #12]
 80076f4:	681b      	ldr	r3, [r3, #0]
 80076f6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80076fa:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80076fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80076fe:	9300      	str	r3, [sp, #0]
 8007700:	6a3b      	ldr	r3, [r7, #32]
 8007702:	2200      	movs	r2, #0
 8007704:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8007708:	68f8      	ldr	r0, [r7, #12]
 800770a:	f000 f9e5 	bl	8007ad8 <I2C_WaitOnFlagUntilTimeout>
 800770e:	4603      	mov	r3, r0
 8007710:	2b00      	cmp	r3, #0
 8007712:	d00d      	beq.n	8007730 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007714:	68fb      	ldr	r3, [r7, #12]
 8007716:	681b      	ldr	r3, [r3, #0]
 8007718:	681b      	ldr	r3, [r3, #0]
 800771a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800771e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007722:	d103      	bne.n	800772c <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007724:	68fb      	ldr	r3, [r7, #12]
 8007726:	f44f 7200 	mov.w	r2, #512	; 0x200
 800772a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800772c:	2303      	movs	r3, #3
 800772e:	e013      	b.n	8007758 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8007730:	897b      	ldrh	r3, [r7, #10]
 8007732:	b2db      	uxtb	r3, r3
 8007734:	f043 0301 	orr.w	r3, r3, #1
 8007738:	b2da      	uxtb	r2, r3
 800773a:	68fb      	ldr	r3, [r7, #12]
 800773c:	681b      	ldr	r3, [r3, #0]
 800773e:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007740:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007742:	6a3a      	ldr	r2, [r7, #32]
 8007744:	4906      	ldr	r1, [pc, #24]	; (8007760 <I2C_RequestMemoryRead+0x1cc>)
 8007746:	68f8      	ldr	r0, [r7, #12]
 8007748:	f000 fa1d 	bl	8007b86 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800774c:	4603      	mov	r3, r0
 800774e:	2b00      	cmp	r3, #0
 8007750:	d001      	beq.n	8007756 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8007752:	2301      	movs	r3, #1
 8007754:	e000      	b.n	8007758 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8007756:	2300      	movs	r3, #0
}
 8007758:	4618      	mov	r0, r3
 800775a:	3718      	adds	r7, #24
 800775c:	46bd      	mov	sp, r7
 800775e:	bd80      	pop	{r7, pc}
 8007760:	00010002 	.word	0x00010002

08007764 <I2C_DMAXferCplt>:
  * @brief  DMA I2C process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAXferCplt(DMA_HandleTypeDef *hdma)
{
 8007764:	b580      	push	{r7, lr}
 8007766:	b086      	sub	sp, #24
 8007768:	af00      	add	r7, sp, #0
 800776a:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007770:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8007772:	697b      	ldr	r3, [r7, #20]
 8007774:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007778:	74fb      	strb	r3, [r7, #19]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 800777a:	697b      	ldr	r3, [r7, #20]
 800777c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007780:	74bb      	strb	r3, [r7, #18]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8007782:	697b      	ldr	r3, [r7, #20]
 8007784:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007786:	60fb      	str	r3, [r7, #12]

  /* Disable EVT and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8007788:	697b      	ldr	r3, [r7, #20]
 800778a:	681b      	ldr	r3, [r3, #0]
 800778c:	685a      	ldr	r2, [r3, #4]
 800778e:	697b      	ldr	r3, [r7, #20]
 8007790:	681b      	ldr	r3, [r3, #0]
 8007792:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8007796:	605a      	str	r2, [r3, #4]

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8007798:	697b      	ldr	r3, [r7, #20]
 800779a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800779c:	2b00      	cmp	r3, #0
 800779e:	d003      	beq.n	80077a8 <I2C_DMAXferCplt+0x44>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 80077a0:	697b      	ldr	r3, [r7, #20]
 80077a2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80077a4:	2200      	movs	r2, #0
 80077a6:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  if (hi2c->hdmarx != NULL)
 80077a8:	697b      	ldr	r3, [r7, #20]
 80077aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80077ac:	2b00      	cmp	r3, #0
 80077ae:	d003      	beq.n	80077b8 <I2C_DMAXferCplt+0x54>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 80077b0:	697b      	ldr	r3, [r7, #20]
 80077b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80077b4:	2200      	movs	r2, #0
 80077b6:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  if ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_TX) == (uint32_t)HAL_I2C_STATE_BUSY_TX) || ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_RX) == (uint32_t)HAL_I2C_STATE_BUSY_RX) && (CurrentMode == HAL_I2C_MODE_SLAVE)))
 80077b8:	7cfb      	ldrb	r3, [r7, #19]
 80077ba:	f003 0321 	and.w	r3, r3, #33	; 0x21
 80077be:	2b21      	cmp	r3, #33	; 0x21
 80077c0:	d007      	beq.n	80077d2 <I2C_DMAXferCplt+0x6e>
 80077c2:	7cfb      	ldrb	r3, [r7, #19]
 80077c4:	f003 0322 	and.w	r3, r3, #34	; 0x22
 80077c8:	2b22      	cmp	r3, #34	; 0x22
 80077ca:	d131      	bne.n	8007830 <I2C_DMAXferCplt+0xcc>
 80077cc:	7cbb      	ldrb	r3, [r7, #18]
 80077ce:	2b20      	cmp	r3, #32
 80077d0:	d12e      	bne.n	8007830 <I2C_DMAXferCplt+0xcc>
  {
    /* Disable DMA Request */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80077d2:	697b      	ldr	r3, [r7, #20]
 80077d4:	681b      	ldr	r3, [r3, #0]
 80077d6:	685a      	ldr	r2, [r3, #4]
 80077d8:	697b      	ldr	r3, [r7, #20]
 80077da:	681b      	ldr	r3, [r3, #0]
 80077dc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80077e0:	605a      	str	r2, [r3, #4]

    hi2c->XferCount = 0U;
 80077e2:	697b      	ldr	r3, [r7, #20]
 80077e4:	2200      	movs	r2, #0
 80077e6:	855a      	strh	r2, [r3, #42]	; 0x2a

    if (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN)
 80077e8:	7cfb      	ldrb	r3, [r7, #19]
 80077ea:	2b29      	cmp	r3, #41	; 0x29
 80077ec:	d10a      	bne.n	8007804 <I2C_DMAXferCplt+0xa0>
    {
      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80077ee:	697b      	ldr	r3, [r7, #20]
 80077f0:	2221      	movs	r2, #33	; 0x21
 80077f2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80077f4:	697b      	ldr	r3, [r7, #20]
 80077f6:	2228      	movs	r2, #40	; 0x28
 80077f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 80077fc:	6978      	ldr	r0, [r7, #20]
 80077fe:	f7fe fd5d 	bl	80062bc <HAL_I2C_SlaveTxCpltCallback>
 8007802:	e00c      	b.n	800781e <I2C_DMAXferCplt+0xba>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8007804:	7cfb      	ldrb	r3, [r7, #19]
 8007806:	2b2a      	cmp	r3, #42	; 0x2a
 8007808:	d109      	bne.n	800781e <I2C_DMAXferCplt+0xba>
    {
      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800780a:	697b      	ldr	r3, [r7, #20]
 800780c:	2222      	movs	r2, #34	; 0x22
 800780e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8007810:	697b      	ldr	r3, [r7, #20]
 8007812:	2228      	movs	r2, #40	; 0x28
 8007814:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8007818:	6978      	ldr	r0, [r7, #20]
 800781a:	f7fa fa51 	bl	8001cc0 <HAL_I2C_SlaveRxCpltCallback>
    {
      /* Do nothing */
    }

    /* Enable EVT and ERR interrupt to treat end of transfer in IRQ handler */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 800781e:	697b      	ldr	r3, [r7, #20]
 8007820:	681b      	ldr	r3, [r3, #0]
 8007822:	685a      	ldr	r2, [r3, #4]
 8007824:	697b      	ldr	r3, [r7, #20]
 8007826:	681b      	ldr	r3, [r3, #0]
 8007828:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 800782c:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 800782e:	e06a      	b.n	8007906 <I2C_DMAXferCplt+0x1a2>
  else if (hi2c->Mode != HAL_I2C_MODE_NONE)
 8007830:	697b      	ldr	r3, [r7, #20]
 8007832:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007836:	b2db      	uxtb	r3, r3
 8007838:	2b00      	cmp	r3, #0
 800783a:	d064      	beq.n	8007906 <I2C_DMAXferCplt+0x1a2>
    if (hi2c->XferCount == (uint16_t)1)
 800783c:	697b      	ldr	r3, [r7, #20]
 800783e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007840:	b29b      	uxth	r3, r3
 8007842:	2b01      	cmp	r3, #1
 8007844:	d107      	bne.n	8007856 <I2C_DMAXferCplt+0xf2>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007846:	697b      	ldr	r3, [r7, #20]
 8007848:	681b      	ldr	r3, [r3, #0]
 800784a:	681a      	ldr	r2, [r3, #0]
 800784c:	697b      	ldr	r3, [r7, #20]
 800784e:	681b      	ldr	r3, [r3, #0]
 8007850:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007854:	601a      	str	r2, [r3, #0]
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8007856:	697b      	ldr	r3, [r7, #20]
 8007858:	681b      	ldr	r3, [r3, #0]
 800785a:	685a      	ldr	r2, [r3, #4]
 800785c:	697b      	ldr	r3, [r7, #20]
 800785e:	681b      	ldr	r3, [r3, #0]
 8007860:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8007864:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_OTHER_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8007866:	68fb      	ldr	r3, [r7, #12]
 8007868:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800786c:	d009      	beq.n	8007882 <I2C_DMAXferCplt+0x11e>
 800786e:	68fb      	ldr	r3, [r7, #12]
 8007870:	2b08      	cmp	r3, #8
 8007872:	d006      	beq.n	8007882 <I2C_DMAXferCplt+0x11e>
 8007874:	68fb      	ldr	r3, [r7, #12]
 8007876:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 800787a:	d002      	beq.n	8007882 <I2C_DMAXferCplt+0x11e>
 800787c:	68fb      	ldr	r3, [r7, #12]
 800787e:	2b20      	cmp	r3, #32
 8007880:	d107      	bne.n	8007892 <I2C_DMAXferCplt+0x12e>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007882:	697b      	ldr	r3, [r7, #20]
 8007884:	681b      	ldr	r3, [r3, #0]
 8007886:	681a      	ldr	r2, [r3, #0]
 8007888:	697b      	ldr	r3, [r7, #20]
 800788a:	681b      	ldr	r3, [r3, #0]
 800788c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007890:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8007892:	697b      	ldr	r3, [r7, #20]
 8007894:	681b      	ldr	r3, [r3, #0]
 8007896:	685a      	ldr	r2, [r3, #4]
 8007898:	697b      	ldr	r3, [r7, #20]
 800789a:	681b      	ldr	r3, [r3, #0]
 800789c:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80078a0:	605a      	str	r2, [r3, #4]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80078a2:	697b      	ldr	r3, [r7, #20]
 80078a4:	681b      	ldr	r3, [r3, #0]
 80078a6:	685a      	ldr	r2, [r3, #4]
 80078a8:	697b      	ldr	r3, [r7, #20]
 80078aa:	681b      	ldr	r3, [r3, #0]
 80078ac:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80078b0:	605a      	str	r2, [r3, #4]
    hi2c->XferCount = 0U;
 80078b2:	697b      	ldr	r3, [r7, #20]
 80078b4:	2200      	movs	r2, #0
 80078b6:	855a      	strh	r2, [r3, #42]	; 0x2a
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80078b8:	697b      	ldr	r3, [r7, #20]
 80078ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80078bc:	2b00      	cmp	r3, #0
 80078be:	d003      	beq.n	80078c8 <I2C_DMAXferCplt+0x164>
      HAL_I2C_ErrorCallback(hi2c);
 80078c0:	6978      	ldr	r0, [r7, #20]
 80078c2:	f7f9 fb15 	bl	8000ef0 <HAL_I2C_ErrorCallback>
}
 80078c6:	e01e      	b.n	8007906 <I2C_DMAXferCplt+0x1a2>
      hi2c->State = HAL_I2C_STATE_READY;
 80078c8:	697b      	ldr	r3, [r7, #20]
 80078ca:	2220      	movs	r2, #32
 80078cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80078d0:	697b      	ldr	r3, [r7, #20]
 80078d2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80078d6:	b2db      	uxtb	r3, r3
 80078d8:	2b40      	cmp	r3, #64	; 0x40
 80078da:	d10a      	bne.n	80078f2 <I2C_DMAXferCplt+0x18e>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80078dc:	697b      	ldr	r3, [r7, #20]
 80078de:	2200      	movs	r2, #0
 80078e0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->PreviousState = I2C_STATE_NONE;
 80078e4:	697b      	ldr	r3, [r7, #20]
 80078e6:	2200      	movs	r2, #0
 80078e8:	631a      	str	r2, [r3, #48]	; 0x30
        HAL_I2C_MemRxCpltCallback(hi2c);
 80078ea:	6978      	ldr	r0, [r7, #20]
 80078ec:	f7fe fcfa 	bl	80062e4 <HAL_I2C_MemRxCpltCallback>
}
 80078f0:	e009      	b.n	8007906 <I2C_DMAXferCplt+0x1a2>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80078f2:	697b      	ldr	r3, [r7, #20]
 80078f4:	2200      	movs	r2, #0
 80078f6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80078fa:	697b      	ldr	r3, [r7, #20]
 80078fc:	2212      	movs	r2, #18
 80078fe:	631a      	str	r2, [r3, #48]	; 0x30
        HAL_I2C_MasterRxCpltCallback(hi2c);
 8007900:	6978      	ldr	r0, [r7, #20]
 8007902:	f7fe fcd1 	bl	80062a8 <HAL_I2C_MasterRxCpltCallback>
}
 8007906:	bf00      	nop
 8007908:	3718      	adds	r7, #24
 800790a:	46bd      	mov	sp, r7
 800790c:	bd80      	pop	{r7, pc}

0800790e <I2C_DMAError>:
  * @brief  DMA I2C communication error callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAError(DMA_HandleTypeDef *hdma)
{
 800790e:	b580      	push	{r7, lr}
 8007910:	b084      	sub	sp, #16
 8007912:	af00      	add	r7, sp, #0
 8007914:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800791a:	60fb      	str	r3, [r7, #12]

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 800791c:	68fb      	ldr	r3, [r7, #12]
 800791e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007920:	2b00      	cmp	r3, #0
 8007922:	d003      	beq.n	800792c <I2C_DMAError+0x1e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8007924:	68fb      	ldr	r3, [r7, #12]
 8007926:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007928:	2200      	movs	r2, #0
 800792a:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  if (hi2c->hdmarx != NULL)
 800792c:	68fb      	ldr	r3, [r7, #12]
 800792e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007930:	2b00      	cmp	r3, #0
 8007932:	d003      	beq.n	800793c <I2C_DMAError+0x2e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8007934:	68fb      	ldr	r3, [r7, #12]
 8007936:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007938:	2200      	movs	r2, #0
 800793a:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Ignore DMA FIFO error */
  if (HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 800793c:	6878      	ldr	r0, [r7, #4]
 800793e:	f7fd fa65 	bl	8004e0c <HAL_DMA_GetError>
 8007942:	4603      	mov	r3, r0
 8007944:	2b02      	cmp	r3, #2
 8007946:	d01b      	beq.n	8007980 <I2C_DMAError+0x72>
  {
    /* Disable Acknowledge */
    hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8007948:	68fb      	ldr	r3, [r7, #12]
 800794a:	681b      	ldr	r3, [r3, #0]
 800794c:	681a      	ldr	r2, [r3, #0]
 800794e:	68fb      	ldr	r3, [r7, #12]
 8007950:	681b      	ldr	r3, [r3, #0]
 8007952:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007956:	601a      	str	r2, [r3, #0]

    hi2c->XferCount = 0U;
 8007958:	68fb      	ldr	r3, [r7, #12]
 800795a:	2200      	movs	r2, #0
 800795c:	855a      	strh	r2, [r3, #42]	; 0x2a

    hi2c->State = HAL_I2C_STATE_READY;
 800795e:	68fb      	ldr	r3, [r7, #12]
 8007960:	2220      	movs	r2, #32
 8007962:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8007966:	68fb      	ldr	r3, [r7, #12]
 8007968:	2200      	movs	r2, #0
 800796a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 800796e:	68fb      	ldr	r3, [r7, #12]
 8007970:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007972:	f043 0210 	orr.w	r2, r3, #16
 8007976:	68fb      	ldr	r3, [r7, #12]
 8007978:	641a      	str	r2, [r3, #64]	; 0x40

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 800797a:	68f8      	ldr	r0, [r7, #12]
 800797c:	f7f9 fab8 	bl	8000ef0 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8007980:	bf00      	nop
 8007982:	3710      	adds	r7, #16
 8007984:	46bd      	mov	sp, r7
 8007986:	bd80      	pop	{r7, pc}

08007988 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8007988:	b580      	push	{r7, lr}
 800798a:	b086      	sub	sp, #24
 800798c:	af00      	add	r7, sp, #0
 800798e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007990:	2300      	movs	r3, #0
 8007992:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007998:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800799a:	697b      	ldr	r3, [r7, #20]
 800799c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80079a0:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 80079a2:	4b4b      	ldr	r3, [pc, #300]	; (8007ad0 <I2C_DMAAbort+0x148>)
 80079a4:	681b      	ldr	r3, [r3, #0]
 80079a6:	08db      	lsrs	r3, r3, #3
 80079a8:	4a4a      	ldr	r2, [pc, #296]	; (8007ad4 <I2C_DMAAbort+0x14c>)
 80079aa:	fba2 2303 	umull	r2, r3, r2, r3
 80079ae:	0a1a      	lsrs	r2, r3, #8
 80079b0:	4613      	mov	r3, r2
 80079b2:	009b      	lsls	r3, r3, #2
 80079b4:	4413      	add	r3, r2
 80079b6:	00da      	lsls	r2, r3, #3
 80079b8:	1ad3      	subs	r3, r2, r3
 80079ba:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 80079bc:	68fb      	ldr	r3, [r7, #12]
 80079be:	2b00      	cmp	r3, #0
 80079c0:	d106      	bne.n	80079d0 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80079c2:	697b      	ldr	r3, [r7, #20]
 80079c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80079c6:	f043 0220 	orr.w	r2, r3, #32
 80079ca:	697b      	ldr	r3, [r7, #20]
 80079cc:	641a      	str	r2, [r3, #64]	; 0x40
      break;
 80079ce:	e00a      	b.n	80079e6 <I2C_DMAAbort+0x5e>
    }
    count--;
 80079d0:	68fb      	ldr	r3, [r7, #12]
 80079d2:	3b01      	subs	r3, #1
 80079d4:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 80079d6:	697b      	ldr	r3, [r7, #20]
 80079d8:	681b      	ldr	r3, [r3, #0]
 80079da:	681b      	ldr	r3, [r3, #0]
 80079dc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80079e0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80079e4:	d0ea      	beq.n	80079bc <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 80079e6:	697b      	ldr	r3, [r7, #20]
 80079e8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80079ea:	2b00      	cmp	r3, #0
 80079ec:	d003      	beq.n	80079f6 <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 80079ee:	697b      	ldr	r3, [r7, #20]
 80079f0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80079f2:	2200      	movs	r2, #0
 80079f4:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  if (hi2c->hdmarx != NULL)
 80079f6:	697b      	ldr	r3, [r7, #20]
 80079f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80079fa:	2b00      	cmp	r3, #0
 80079fc:	d003      	beq.n	8007a06 <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 80079fe:	697b      	ldr	r3, [r7, #20]
 8007a00:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007a02:	2200      	movs	r2, #0
 8007a04:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007a06:	697b      	ldr	r3, [r7, #20]
 8007a08:	681b      	ldr	r3, [r3, #0]
 8007a0a:	681a      	ldr	r2, [r3, #0]
 8007a0c:	697b      	ldr	r3, [r7, #20]
 8007a0e:	681b      	ldr	r3, [r3, #0]
 8007a10:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007a14:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 8007a16:	697b      	ldr	r3, [r7, #20]
 8007a18:	2200      	movs	r2, #0
 8007a1a:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 8007a1c:	697b      	ldr	r3, [r7, #20]
 8007a1e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007a20:	2b00      	cmp	r3, #0
 8007a22:	d003      	beq.n	8007a2c <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8007a24:	697b      	ldr	r3, [r7, #20]
 8007a26:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007a28:	2200      	movs	r2, #0
 8007a2a:	651a      	str	r2, [r3, #80]	; 0x50
  }
  if (hi2c->hdmarx != NULL)
 8007a2c:	697b      	ldr	r3, [r7, #20]
 8007a2e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007a30:	2b00      	cmp	r3, #0
 8007a32:	d003      	beq.n	8007a3c <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8007a34:	697b      	ldr	r3, [r7, #20]
 8007a36:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007a38:	2200      	movs	r2, #0
 8007a3a:	651a      	str	r2, [r3, #80]	; 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 8007a3c:	697b      	ldr	r3, [r7, #20]
 8007a3e:	681b      	ldr	r3, [r3, #0]
 8007a40:	681a      	ldr	r2, [r3, #0]
 8007a42:	697b      	ldr	r3, [r7, #20]
 8007a44:	681b      	ldr	r3, [r3, #0]
 8007a46:	f022 0201 	bic.w	r2, r2, #1
 8007a4a:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8007a4c:	697b      	ldr	r3, [r7, #20]
 8007a4e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007a52:	b2db      	uxtb	r3, r3
 8007a54:	2b60      	cmp	r3, #96	; 0x60
 8007a56:	d10e      	bne.n	8007a76 <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8007a58:	697b      	ldr	r3, [r7, #20]
 8007a5a:	2220      	movs	r2, #32
 8007a5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8007a60:	697b      	ldr	r3, [r7, #20]
 8007a62:	2200      	movs	r2, #0
 8007a64:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8007a68:	697b      	ldr	r3, [r7, #20]
 8007a6a:	2200      	movs	r2, #0
 8007a6c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8007a6e:	6978      	ldr	r0, [r7, #20]
 8007a70:	f7fe fc42 	bl	80062f8 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8007a74:	e027      	b.n	8007ac6 <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8007a76:	7cfb      	ldrb	r3, [r7, #19]
 8007a78:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8007a7c:	2b28      	cmp	r3, #40	; 0x28
 8007a7e:	d117      	bne.n	8007ab0 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 8007a80:	697b      	ldr	r3, [r7, #20]
 8007a82:	681b      	ldr	r3, [r3, #0]
 8007a84:	681a      	ldr	r2, [r3, #0]
 8007a86:	697b      	ldr	r3, [r7, #20]
 8007a88:	681b      	ldr	r3, [r3, #0]
 8007a8a:	f042 0201 	orr.w	r2, r2, #1
 8007a8e:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007a90:	697b      	ldr	r3, [r7, #20]
 8007a92:	681b      	ldr	r3, [r3, #0]
 8007a94:	681a      	ldr	r2, [r3, #0]
 8007a96:	697b      	ldr	r3, [r7, #20]
 8007a98:	681b      	ldr	r3, [r3, #0]
 8007a9a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8007a9e:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8007aa0:	697b      	ldr	r3, [r7, #20]
 8007aa2:	2200      	movs	r2, #0
 8007aa4:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8007aa6:	697b      	ldr	r3, [r7, #20]
 8007aa8:	2228      	movs	r2, #40	; 0x28
 8007aaa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8007aae:	e007      	b.n	8007ac0 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 8007ab0:	697b      	ldr	r3, [r7, #20]
 8007ab2:	2220      	movs	r2, #32
 8007ab4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8007ab8:	697b      	ldr	r3, [r7, #20]
 8007aba:	2200      	movs	r2, #0
 8007abc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 8007ac0:	6978      	ldr	r0, [r7, #20]
 8007ac2:	f7f9 fa15 	bl	8000ef0 <HAL_I2C_ErrorCallback>
}
 8007ac6:	bf00      	nop
 8007ac8:	3718      	adds	r7, #24
 8007aca:	46bd      	mov	sp, r7
 8007acc:	bd80      	pop	{r7, pc}
 8007ace:	bf00      	nop
 8007ad0:	20000000 	.word	0x20000000
 8007ad4:	14f8b589 	.word	0x14f8b589

08007ad8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8007ad8:	b580      	push	{r7, lr}
 8007ada:	b084      	sub	sp, #16
 8007adc:	af00      	add	r7, sp, #0
 8007ade:	60f8      	str	r0, [r7, #12]
 8007ae0:	60b9      	str	r1, [r7, #8]
 8007ae2:	603b      	str	r3, [r7, #0]
 8007ae4:	4613      	mov	r3, r2
 8007ae6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007ae8:	e025      	b.n	8007b36 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007aea:	683b      	ldr	r3, [r7, #0]
 8007aec:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007af0:	d021      	beq.n	8007b36 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007af2:	f7fc f8c9 	bl	8003c88 <HAL_GetTick>
 8007af6:	4602      	mov	r2, r0
 8007af8:	69bb      	ldr	r3, [r7, #24]
 8007afa:	1ad3      	subs	r3, r2, r3
 8007afc:	683a      	ldr	r2, [r7, #0]
 8007afe:	429a      	cmp	r2, r3
 8007b00:	d302      	bcc.n	8007b08 <I2C_WaitOnFlagUntilTimeout+0x30>
 8007b02:	683b      	ldr	r3, [r7, #0]
 8007b04:	2b00      	cmp	r3, #0
 8007b06:	d116      	bne.n	8007b36 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8007b08:	68fb      	ldr	r3, [r7, #12]
 8007b0a:	2200      	movs	r2, #0
 8007b0c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8007b0e:	68fb      	ldr	r3, [r7, #12]
 8007b10:	2220      	movs	r2, #32
 8007b12:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8007b16:	68fb      	ldr	r3, [r7, #12]
 8007b18:	2200      	movs	r2, #0
 8007b1a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8007b1e:	68fb      	ldr	r3, [r7, #12]
 8007b20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b22:	f043 0220 	orr.w	r2, r3, #32
 8007b26:	68fb      	ldr	r3, [r7, #12]
 8007b28:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007b2a:	68fb      	ldr	r3, [r7, #12]
 8007b2c:	2200      	movs	r2, #0
 8007b2e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8007b32:	2301      	movs	r3, #1
 8007b34:	e023      	b.n	8007b7e <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007b36:	68bb      	ldr	r3, [r7, #8]
 8007b38:	0c1b      	lsrs	r3, r3, #16
 8007b3a:	b2db      	uxtb	r3, r3
 8007b3c:	2b01      	cmp	r3, #1
 8007b3e:	d10d      	bne.n	8007b5c <I2C_WaitOnFlagUntilTimeout+0x84>
 8007b40:	68fb      	ldr	r3, [r7, #12]
 8007b42:	681b      	ldr	r3, [r3, #0]
 8007b44:	695b      	ldr	r3, [r3, #20]
 8007b46:	43da      	mvns	r2, r3
 8007b48:	68bb      	ldr	r3, [r7, #8]
 8007b4a:	4013      	ands	r3, r2
 8007b4c:	b29b      	uxth	r3, r3
 8007b4e:	2b00      	cmp	r3, #0
 8007b50:	bf0c      	ite	eq
 8007b52:	2301      	moveq	r3, #1
 8007b54:	2300      	movne	r3, #0
 8007b56:	b2db      	uxtb	r3, r3
 8007b58:	461a      	mov	r2, r3
 8007b5a:	e00c      	b.n	8007b76 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8007b5c:	68fb      	ldr	r3, [r7, #12]
 8007b5e:	681b      	ldr	r3, [r3, #0]
 8007b60:	699b      	ldr	r3, [r3, #24]
 8007b62:	43da      	mvns	r2, r3
 8007b64:	68bb      	ldr	r3, [r7, #8]
 8007b66:	4013      	ands	r3, r2
 8007b68:	b29b      	uxth	r3, r3
 8007b6a:	2b00      	cmp	r3, #0
 8007b6c:	bf0c      	ite	eq
 8007b6e:	2301      	moveq	r3, #1
 8007b70:	2300      	movne	r3, #0
 8007b72:	b2db      	uxtb	r3, r3
 8007b74:	461a      	mov	r2, r3
 8007b76:	79fb      	ldrb	r3, [r7, #7]
 8007b78:	429a      	cmp	r2, r3
 8007b7a:	d0b6      	beq.n	8007aea <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8007b7c:	2300      	movs	r3, #0
}
 8007b7e:	4618      	mov	r0, r3
 8007b80:	3710      	adds	r7, #16
 8007b82:	46bd      	mov	sp, r7
 8007b84:	bd80      	pop	{r7, pc}

08007b86 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8007b86:	b580      	push	{r7, lr}
 8007b88:	b084      	sub	sp, #16
 8007b8a:	af00      	add	r7, sp, #0
 8007b8c:	60f8      	str	r0, [r7, #12]
 8007b8e:	60b9      	str	r1, [r7, #8]
 8007b90:	607a      	str	r2, [r7, #4]
 8007b92:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8007b94:	e051      	b.n	8007c3a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8007b96:	68fb      	ldr	r3, [r7, #12]
 8007b98:	681b      	ldr	r3, [r3, #0]
 8007b9a:	695b      	ldr	r3, [r3, #20]
 8007b9c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007ba0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007ba4:	d123      	bne.n	8007bee <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007ba6:	68fb      	ldr	r3, [r7, #12]
 8007ba8:	681b      	ldr	r3, [r3, #0]
 8007baa:	681a      	ldr	r2, [r3, #0]
 8007bac:	68fb      	ldr	r3, [r7, #12]
 8007bae:	681b      	ldr	r3, [r3, #0]
 8007bb0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007bb4:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007bb6:	68fb      	ldr	r3, [r7, #12]
 8007bb8:	681b      	ldr	r3, [r3, #0]
 8007bba:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8007bbe:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8007bc0:	68fb      	ldr	r3, [r7, #12]
 8007bc2:	2200      	movs	r2, #0
 8007bc4:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8007bc6:	68fb      	ldr	r3, [r7, #12]
 8007bc8:	2220      	movs	r2, #32
 8007bca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007bce:	68fb      	ldr	r3, [r7, #12]
 8007bd0:	2200      	movs	r2, #0
 8007bd2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8007bd6:	68fb      	ldr	r3, [r7, #12]
 8007bd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007bda:	f043 0204 	orr.w	r2, r3, #4
 8007bde:	68fb      	ldr	r3, [r7, #12]
 8007be0:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007be2:	68fb      	ldr	r3, [r7, #12]
 8007be4:	2200      	movs	r2, #0
 8007be6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8007bea:	2301      	movs	r3, #1
 8007bec:	e046      	b.n	8007c7c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007bf4:	d021      	beq.n	8007c3a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007bf6:	f7fc f847 	bl	8003c88 <HAL_GetTick>
 8007bfa:	4602      	mov	r2, r0
 8007bfc:	683b      	ldr	r3, [r7, #0]
 8007bfe:	1ad3      	subs	r3, r2, r3
 8007c00:	687a      	ldr	r2, [r7, #4]
 8007c02:	429a      	cmp	r2, r3
 8007c04:	d302      	bcc.n	8007c0c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	2b00      	cmp	r3, #0
 8007c0a:	d116      	bne.n	8007c3a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8007c0c:	68fb      	ldr	r3, [r7, #12]
 8007c0e:	2200      	movs	r2, #0
 8007c10:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8007c12:	68fb      	ldr	r3, [r7, #12]
 8007c14:	2220      	movs	r2, #32
 8007c16:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007c1a:	68fb      	ldr	r3, [r7, #12]
 8007c1c:	2200      	movs	r2, #0
 8007c1e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007c22:	68fb      	ldr	r3, [r7, #12]
 8007c24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c26:	f043 0220 	orr.w	r2, r3, #32
 8007c2a:	68fb      	ldr	r3, [r7, #12]
 8007c2c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007c2e:	68fb      	ldr	r3, [r7, #12]
 8007c30:	2200      	movs	r2, #0
 8007c32:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8007c36:	2301      	movs	r3, #1
 8007c38:	e020      	b.n	8007c7c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8007c3a:	68bb      	ldr	r3, [r7, #8]
 8007c3c:	0c1b      	lsrs	r3, r3, #16
 8007c3e:	b2db      	uxtb	r3, r3
 8007c40:	2b01      	cmp	r3, #1
 8007c42:	d10c      	bne.n	8007c5e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8007c44:	68fb      	ldr	r3, [r7, #12]
 8007c46:	681b      	ldr	r3, [r3, #0]
 8007c48:	695b      	ldr	r3, [r3, #20]
 8007c4a:	43da      	mvns	r2, r3
 8007c4c:	68bb      	ldr	r3, [r7, #8]
 8007c4e:	4013      	ands	r3, r2
 8007c50:	b29b      	uxth	r3, r3
 8007c52:	2b00      	cmp	r3, #0
 8007c54:	bf14      	ite	ne
 8007c56:	2301      	movne	r3, #1
 8007c58:	2300      	moveq	r3, #0
 8007c5a:	b2db      	uxtb	r3, r3
 8007c5c:	e00b      	b.n	8007c76 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8007c5e:	68fb      	ldr	r3, [r7, #12]
 8007c60:	681b      	ldr	r3, [r3, #0]
 8007c62:	699b      	ldr	r3, [r3, #24]
 8007c64:	43da      	mvns	r2, r3
 8007c66:	68bb      	ldr	r3, [r7, #8]
 8007c68:	4013      	ands	r3, r2
 8007c6a:	b29b      	uxth	r3, r3
 8007c6c:	2b00      	cmp	r3, #0
 8007c6e:	bf14      	ite	ne
 8007c70:	2301      	movne	r3, #1
 8007c72:	2300      	moveq	r3, #0
 8007c74:	b2db      	uxtb	r3, r3
 8007c76:	2b00      	cmp	r3, #0
 8007c78:	d18d      	bne.n	8007b96 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8007c7a:	2300      	movs	r3, #0
}
 8007c7c:	4618      	mov	r0, r3
 8007c7e:	3710      	adds	r7, #16
 8007c80:	46bd      	mov	sp, r7
 8007c82:	bd80      	pop	{r7, pc}

08007c84 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007c84:	b580      	push	{r7, lr}
 8007c86:	b084      	sub	sp, #16
 8007c88:	af00      	add	r7, sp, #0
 8007c8a:	60f8      	str	r0, [r7, #12]
 8007c8c:	60b9      	str	r1, [r7, #8]
 8007c8e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007c90:	e02d      	b.n	8007cee <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8007c92:	68f8      	ldr	r0, [r7, #12]
 8007c94:	f000 f86a 	bl	8007d6c <I2C_IsAcknowledgeFailed>
 8007c98:	4603      	mov	r3, r0
 8007c9a:	2b00      	cmp	r3, #0
 8007c9c:	d001      	beq.n	8007ca2 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8007c9e:	2301      	movs	r3, #1
 8007ca0:	e02d      	b.n	8007cfe <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007ca2:	68bb      	ldr	r3, [r7, #8]
 8007ca4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007ca8:	d021      	beq.n	8007cee <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007caa:	f7fb ffed 	bl	8003c88 <HAL_GetTick>
 8007cae:	4602      	mov	r2, r0
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	1ad3      	subs	r3, r2, r3
 8007cb4:	68ba      	ldr	r2, [r7, #8]
 8007cb6:	429a      	cmp	r2, r3
 8007cb8:	d302      	bcc.n	8007cc0 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8007cba:	68bb      	ldr	r3, [r7, #8]
 8007cbc:	2b00      	cmp	r3, #0
 8007cbe:	d116      	bne.n	8007cee <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8007cc0:	68fb      	ldr	r3, [r7, #12]
 8007cc2:	2200      	movs	r2, #0
 8007cc4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8007cc6:	68fb      	ldr	r3, [r7, #12]
 8007cc8:	2220      	movs	r2, #32
 8007cca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007cce:	68fb      	ldr	r3, [r7, #12]
 8007cd0:	2200      	movs	r2, #0
 8007cd2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007cd6:	68fb      	ldr	r3, [r7, #12]
 8007cd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007cda:	f043 0220 	orr.w	r2, r3, #32
 8007cde:	68fb      	ldr	r3, [r7, #12]
 8007ce0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007ce2:	68fb      	ldr	r3, [r7, #12]
 8007ce4:	2200      	movs	r2, #0
 8007ce6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8007cea:	2301      	movs	r3, #1
 8007cec:	e007      	b.n	8007cfe <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007cee:	68fb      	ldr	r3, [r7, #12]
 8007cf0:	681b      	ldr	r3, [r3, #0]
 8007cf2:	695b      	ldr	r3, [r3, #20]
 8007cf4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007cf8:	2b80      	cmp	r3, #128	; 0x80
 8007cfa:	d1ca      	bne.n	8007c92 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8007cfc:	2300      	movs	r3, #0
}
 8007cfe:	4618      	mov	r0, r3
 8007d00:	3710      	adds	r7, #16
 8007d02:	46bd      	mov	sp, r7
 8007d04:	bd80      	pop	{r7, pc}
	...

08007d08 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 8007d08:	b480      	push	{r7}
 8007d0a:	b085      	sub	sp, #20
 8007d0c:	af00      	add	r7, sp, #0
 8007d0e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007d10:	2300      	movs	r3, #0
 8007d12:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 8007d14:	4b13      	ldr	r3, [pc, #76]	; (8007d64 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 8007d16:	681b      	ldr	r3, [r3, #0]
 8007d18:	08db      	lsrs	r3, r3, #3
 8007d1a:	4a13      	ldr	r2, [pc, #76]	; (8007d68 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 8007d1c:	fba2 2303 	umull	r2, r3, r2, r3
 8007d20:	0a1a      	lsrs	r2, r3, #8
 8007d22:	4613      	mov	r3, r2
 8007d24:	009b      	lsls	r3, r3, #2
 8007d26:	4413      	add	r3, r2
 8007d28:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 8007d2a:	68fb      	ldr	r3, [r7, #12]
 8007d2c:	3b01      	subs	r3, #1
 8007d2e:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 8007d30:	68fb      	ldr	r3, [r7, #12]
 8007d32:	2b00      	cmp	r3, #0
 8007d34:	d107      	bne.n	8007d46 <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d3a:	f043 0220 	orr.w	r2, r3, #32
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	641a      	str	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8007d42:	2301      	movs	r3, #1
 8007d44:	e008      	b.n	8007d58 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	681b      	ldr	r3, [r3, #0]
 8007d4a:	681b      	ldr	r3, [r3, #0]
 8007d4c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007d50:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007d54:	d0e9      	beq.n	8007d2a <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 8007d56:	2300      	movs	r3, #0
}
 8007d58:	4618      	mov	r0, r3
 8007d5a:	3714      	adds	r7, #20
 8007d5c:	46bd      	mov	sp, r7
 8007d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d62:	4770      	bx	lr
 8007d64:	20000000 	.word	0x20000000
 8007d68:	14f8b589 	.word	0x14f8b589

08007d6c <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8007d6c:	b480      	push	{r7}
 8007d6e:	b083      	sub	sp, #12
 8007d70:	af00      	add	r7, sp, #0
 8007d72:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	681b      	ldr	r3, [r3, #0]
 8007d78:	695b      	ldr	r3, [r3, #20]
 8007d7a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007d7e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007d82:	d11b      	bne.n	8007dbc <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	681b      	ldr	r3, [r3, #0]
 8007d88:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8007d8c:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	2200      	movs	r2, #0
 8007d92:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	2220      	movs	r2, #32
 8007d98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	2200      	movs	r2, #0
 8007da0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007da8:	f043 0204 	orr.w	r2, r3, #4
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	2200      	movs	r2, #0
 8007db4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8007db8:	2301      	movs	r3, #1
 8007dba:	e000      	b.n	8007dbe <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8007dbc:	2300      	movs	r3, #0
}
 8007dbe:	4618      	mov	r0, r3
 8007dc0:	370c      	adds	r7, #12
 8007dc2:	46bd      	mov	sp, r7
 8007dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dc8:	4770      	bx	lr

08007dca <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 8007dca:	b480      	push	{r7}
 8007dcc:	b083      	sub	sp, #12
 8007dce:	af00      	add	r7, sp, #0
 8007dd0:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007dd6:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8007dda:	d103      	bne.n	8007de4 <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	2201      	movs	r2, #1
 8007de0:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 8007de2:	e007      	b.n	8007df4 <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007de8:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8007dec:	d102      	bne.n	8007df4 <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	2208      	movs	r2, #8
 8007df2:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8007df4:	bf00      	nop
 8007df6:	370c      	adds	r7, #12
 8007df8:	46bd      	mov	sp, r7
 8007dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dfe:	4770      	bx	lr

08007e00 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007e00:	b580      	push	{r7, lr}
 8007e02:	b086      	sub	sp, #24
 8007e04:	af00      	add	r7, sp, #0
 8007e06:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	2b00      	cmp	r3, #0
 8007e0c:	d101      	bne.n	8007e12 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8007e0e:	2301      	movs	r3, #1
 8007e10:	e264      	b.n	80082dc <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	681b      	ldr	r3, [r3, #0]
 8007e16:	f003 0301 	and.w	r3, r3, #1
 8007e1a:	2b00      	cmp	r3, #0
 8007e1c:	d075      	beq.n	8007f0a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8007e1e:	4ba3      	ldr	r3, [pc, #652]	; (80080ac <HAL_RCC_OscConfig+0x2ac>)
 8007e20:	689b      	ldr	r3, [r3, #8]
 8007e22:	f003 030c 	and.w	r3, r3, #12
 8007e26:	2b04      	cmp	r3, #4
 8007e28:	d00c      	beq.n	8007e44 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007e2a:	4ba0      	ldr	r3, [pc, #640]	; (80080ac <HAL_RCC_OscConfig+0x2ac>)
 8007e2c:	689b      	ldr	r3, [r3, #8]
 8007e2e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8007e32:	2b08      	cmp	r3, #8
 8007e34:	d112      	bne.n	8007e5c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007e36:	4b9d      	ldr	r3, [pc, #628]	; (80080ac <HAL_RCC_OscConfig+0x2ac>)
 8007e38:	685b      	ldr	r3, [r3, #4]
 8007e3a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007e3e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007e42:	d10b      	bne.n	8007e5c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007e44:	4b99      	ldr	r3, [pc, #612]	; (80080ac <HAL_RCC_OscConfig+0x2ac>)
 8007e46:	681b      	ldr	r3, [r3, #0]
 8007e48:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007e4c:	2b00      	cmp	r3, #0
 8007e4e:	d05b      	beq.n	8007f08 <HAL_RCC_OscConfig+0x108>
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	685b      	ldr	r3, [r3, #4]
 8007e54:	2b00      	cmp	r3, #0
 8007e56:	d157      	bne.n	8007f08 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8007e58:	2301      	movs	r3, #1
 8007e5a:	e23f      	b.n	80082dc <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	685b      	ldr	r3, [r3, #4]
 8007e60:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007e64:	d106      	bne.n	8007e74 <HAL_RCC_OscConfig+0x74>
 8007e66:	4b91      	ldr	r3, [pc, #580]	; (80080ac <HAL_RCC_OscConfig+0x2ac>)
 8007e68:	681b      	ldr	r3, [r3, #0]
 8007e6a:	4a90      	ldr	r2, [pc, #576]	; (80080ac <HAL_RCC_OscConfig+0x2ac>)
 8007e6c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007e70:	6013      	str	r3, [r2, #0]
 8007e72:	e01d      	b.n	8007eb0 <HAL_RCC_OscConfig+0xb0>
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	685b      	ldr	r3, [r3, #4]
 8007e78:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8007e7c:	d10c      	bne.n	8007e98 <HAL_RCC_OscConfig+0x98>
 8007e7e:	4b8b      	ldr	r3, [pc, #556]	; (80080ac <HAL_RCC_OscConfig+0x2ac>)
 8007e80:	681b      	ldr	r3, [r3, #0]
 8007e82:	4a8a      	ldr	r2, [pc, #552]	; (80080ac <HAL_RCC_OscConfig+0x2ac>)
 8007e84:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8007e88:	6013      	str	r3, [r2, #0]
 8007e8a:	4b88      	ldr	r3, [pc, #544]	; (80080ac <HAL_RCC_OscConfig+0x2ac>)
 8007e8c:	681b      	ldr	r3, [r3, #0]
 8007e8e:	4a87      	ldr	r2, [pc, #540]	; (80080ac <HAL_RCC_OscConfig+0x2ac>)
 8007e90:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007e94:	6013      	str	r3, [r2, #0]
 8007e96:	e00b      	b.n	8007eb0 <HAL_RCC_OscConfig+0xb0>
 8007e98:	4b84      	ldr	r3, [pc, #528]	; (80080ac <HAL_RCC_OscConfig+0x2ac>)
 8007e9a:	681b      	ldr	r3, [r3, #0]
 8007e9c:	4a83      	ldr	r2, [pc, #524]	; (80080ac <HAL_RCC_OscConfig+0x2ac>)
 8007e9e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007ea2:	6013      	str	r3, [r2, #0]
 8007ea4:	4b81      	ldr	r3, [pc, #516]	; (80080ac <HAL_RCC_OscConfig+0x2ac>)
 8007ea6:	681b      	ldr	r3, [r3, #0]
 8007ea8:	4a80      	ldr	r2, [pc, #512]	; (80080ac <HAL_RCC_OscConfig+0x2ac>)
 8007eaa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007eae:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	685b      	ldr	r3, [r3, #4]
 8007eb4:	2b00      	cmp	r3, #0
 8007eb6:	d013      	beq.n	8007ee0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007eb8:	f7fb fee6 	bl	8003c88 <HAL_GetTick>
 8007ebc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007ebe:	e008      	b.n	8007ed2 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8007ec0:	f7fb fee2 	bl	8003c88 <HAL_GetTick>
 8007ec4:	4602      	mov	r2, r0
 8007ec6:	693b      	ldr	r3, [r7, #16]
 8007ec8:	1ad3      	subs	r3, r2, r3
 8007eca:	2b64      	cmp	r3, #100	; 0x64
 8007ecc:	d901      	bls.n	8007ed2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8007ece:	2303      	movs	r3, #3
 8007ed0:	e204      	b.n	80082dc <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007ed2:	4b76      	ldr	r3, [pc, #472]	; (80080ac <HAL_RCC_OscConfig+0x2ac>)
 8007ed4:	681b      	ldr	r3, [r3, #0]
 8007ed6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007eda:	2b00      	cmp	r3, #0
 8007edc:	d0f0      	beq.n	8007ec0 <HAL_RCC_OscConfig+0xc0>
 8007ede:	e014      	b.n	8007f0a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007ee0:	f7fb fed2 	bl	8003c88 <HAL_GetTick>
 8007ee4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007ee6:	e008      	b.n	8007efa <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8007ee8:	f7fb fece 	bl	8003c88 <HAL_GetTick>
 8007eec:	4602      	mov	r2, r0
 8007eee:	693b      	ldr	r3, [r7, #16]
 8007ef0:	1ad3      	subs	r3, r2, r3
 8007ef2:	2b64      	cmp	r3, #100	; 0x64
 8007ef4:	d901      	bls.n	8007efa <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8007ef6:	2303      	movs	r3, #3
 8007ef8:	e1f0      	b.n	80082dc <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007efa:	4b6c      	ldr	r3, [pc, #432]	; (80080ac <HAL_RCC_OscConfig+0x2ac>)
 8007efc:	681b      	ldr	r3, [r3, #0]
 8007efe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007f02:	2b00      	cmp	r3, #0
 8007f04:	d1f0      	bne.n	8007ee8 <HAL_RCC_OscConfig+0xe8>
 8007f06:	e000      	b.n	8007f0a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007f08:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	681b      	ldr	r3, [r3, #0]
 8007f0e:	f003 0302 	and.w	r3, r3, #2
 8007f12:	2b00      	cmp	r3, #0
 8007f14:	d063      	beq.n	8007fde <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8007f16:	4b65      	ldr	r3, [pc, #404]	; (80080ac <HAL_RCC_OscConfig+0x2ac>)
 8007f18:	689b      	ldr	r3, [r3, #8]
 8007f1a:	f003 030c 	and.w	r3, r3, #12
 8007f1e:	2b00      	cmp	r3, #0
 8007f20:	d00b      	beq.n	8007f3a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007f22:	4b62      	ldr	r3, [pc, #392]	; (80080ac <HAL_RCC_OscConfig+0x2ac>)
 8007f24:	689b      	ldr	r3, [r3, #8]
 8007f26:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8007f2a:	2b08      	cmp	r3, #8
 8007f2c:	d11c      	bne.n	8007f68 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007f2e:	4b5f      	ldr	r3, [pc, #380]	; (80080ac <HAL_RCC_OscConfig+0x2ac>)
 8007f30:	685b      	ldr	r3, [r3, #4]
 8007f32:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007f36:	2b00      	cmp	r3, #0
 8007f38:	d116      	bne.n	8007f68 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007f3a:	4b5c      	ldr	r3, [pc, #368]	; (80080ac <HAL_RCC_OscConfig+0x2ac>)
 8007f3c:	681b      	ldr	r3, [r3, #0]
 8007f3e:	f003 0302 	and.w	r3, r3, #2
 8007f42:	2b00      	cmp	r3, #0
 8007f44:	d005      	beq.n	8007f52 <HAL_RCC_OscConfig+0x152>
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	68db      	ldr	r3, [r3, #12]
 8007f4a:	2b01      	cmp	r3, #1
 8007f4c:	d001      	beq.n	8007f52 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8007f4e:	2301      	movs	r3, #1
 8007f50:	e1c4      	b.n	80082dc <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007f52:	4b56      	ldr	r3, [pc, #344]	; (80080ac <HAL_RCC_OscConfig+0x2ac>)
 8007f54:	681b      	ldr	r3, [r3, #0]
 8007f56:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	691b      	ldr	r3, [r3, #16]
 8007f5e:	00db      	lsls	r3, r3, #3
 8007f60:	4952      	ldr	r1, [pc, #328]	; (80080ac <HAL_RCC_OscConfig+0x2ac>)
 8007f62:	4313      	orrs	r3, r2
 8007f64:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007f66:	e03a      	b.n	8007fde <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	68db      	ldr	r3, [r3, #12]
 8007f6c:	2b00      	cmp	r3, #0
 8007f6e:	d020      	beq.n	8007fb2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007f70:	4b4f      	ldr	r3, [pc, #316]	; (80080b0 <HAL_RCC_OscConfig+0x2b0>)
 8007f72:	2201      	movs	r2, #1
 8007f74:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007f76:	f7fb fe87 	bl	8003c88 <HAL_GetTick>
 8007f7a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007f7c:	e008      	b.n	8007f90 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007f7e:	f7fb fe83 	bl	8003c88 <HAL_GetTick>
 8007f82:	4602      	mov	r2, r0
 8007f84:	693b      	ldr	r3, [r7, #16]
 8007f86:	1ad3      	subs	r3, r2, r3
 8007f88:	2b02      	cmp	r3, #2
 8007f8a:	d901      	bls.n	8007f90 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8007f8c:	2303      	movs	r3, #3
 8007f8e:	e1a5      	b.n	80082dc <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007f90:	4b46      	ldr	r3, [pc, #280]	; (80080ac <HAL_RCC_OscConfig+0x2ac>)
 8007f92:	681b      	ldr	r3, [r3, #0]
 8007f94:	f003 0302 	and.w	r3, r3, #2
 8007f98:	2b00      	cmp	r3, #0
 8007f9a:	d0f0      	beq.n	8007f7e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007f9c:	4b43      	ldr	r3, [pc, #268]	; (80080ac <HAL_RCC_OscConfig+0x2ac>)
 8007f9e:	681b      	ldr	r3, [r3, #0]
 8007fa0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	691b      	ldr	r3, [r3, #16]
 8007fa8:	00db      	lsls	r3, r3, #3
 8007faa:	4940      	ldr	r1, [pc, #256]	; (80080ac <HAL_RCC_OscConfig+0x2ac>)
 8007fac:	4313      	orrs	r3, r2
 8007fae:	600b      	str	r3, [r1, #0]
 8007fb0:	e015      	b.n	8007fde <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007fb2:	4b3f      	ldr	r3, [pc, #252]	; (80080b0 <HAL_RCC_OscConfig+0x2b0>)
 8007fb4:	2200      	movs	r2, #0
 8007fb6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007fb8:	f7fb fe66 	bl	8003c88 <HAL_GetTick>
 8007fbc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007fbe:	e008      	b.n	8007fd2 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007fc0:	f7fb fe62 	bl	8003c88 <HAL_GetTick>
 8007fc4:	4602      	mov	r2, r0
 8007fc6:	693b      	ldr	r3, [r7, #16]
 8007fc8:	1ad3      	subs	r3, r2, r3
 8007fca:	2b02      	cmp	r3, #2
 8007fcc:	d901      	bls.n	8007fd2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8007fce:	2303      	movs	r3, #3
 8007fd0:	e184      	b.n	80082dc <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007fd2:	4b36      	ldr	r3, [pc, #216]	; (80080ac <HAL_RCC_OscConfig+0x2ac>)
 8007fd4:	681b      	ldr	r3, [r3, #0]
 8007fd6:	f003 0302 	and.w	r3, r3, #2
 8007fda:	2b00      	cmp	r3, #0
 8007fdc:	d1f0      	bne.n	8007fc0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007fde:	687b      	ldr	r3, [r7, #4]
 8007fe0:	681b      	ldr	r3, [r3, #0]
 8007fe2:	f003 0308 	and.w	r3, r3, #8
 8007fe6:	2b00      	cmp	r3, #0
 8007fe8:	d030      	beq.n	800804c <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8007fea:	687b      	ldr	r3, [r7, #4]
 8007fec:	695b      	ldr	r3, [r3, #20]
 8007fee:	2b00      	cmp	r3, #0
 8007ff0:	d016      	beq.n	8008020 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007ff2:	4b30      	ldr	r3, [pc, #192]	; (80080b4 <HAL_RCC_OscConfig+0x2b4>)
 8007ff4:	2201      	movs	r2, #1
 8007ff6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007ff8:	f7fb fe46 	bl	8003c88 <HAL_GetTick>
 8007ffc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007ffe:	e008      	b.n	8008012 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8008000:	f7fb fe42 	bl	8003c88 <HAL_GetTick>
 8008004:	4602      	mov	r2, r0
 8008006:	693b      	ldr	r3, [r7, #16]
 8008008:	1ad3      	subs	r3, r2, r3
 800800a:	2b02      	cmp	r3, #2
 800800c:	d901      	bls.n	8008012 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800800e:	2303      	movs	r3, #3
 8008010:	e164      	b.n	80082dc <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8008012:	4b26      	ldr	r3, [pc, #152]	; (80080ac <HAL_RCC_OscConfig+0x2ac>)
 8008014:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008016:	f003 0302 	and.w	r3, r3, #2
 800801a:	2b00      	cmp	r3, #0
 800801c:	d0f0      	beq.n	8008000 <HAL_RCC_OscConfig+0x200>
 800801e:	e015      	b.n	800804c <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8008020:	4b24      	ldr	r3, [pc, #144]	; (80080b4 <HAL_RCC_OscConfig+0x2b4>)
 8008022:	2200      	movs	r2, #0
 8008024:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8008026:	f7fb fe2f 	bl	8003c88 <HAL_GetTick>
 800802a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800802c:	e008      	b.n	8008040 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800802e:	f7fb fe2b 	bl	8003c88 <HAL_GetTick>
 8008032:	4602      	mov	r2, r0
 8008034:	693b      	ldr	r3, [r7, #16]
 8008036:	1ad3      	subs	r3, r2, r3
 8008038:	2b02      	cmp	r3, #2
 800803a:	d901      	bls.n	8008040 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800803c:	2303      	movs	r3, #3
 800803e:	e14d      	b.n	80082dc <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008040:	4b1a      	ldr	r3, [pc, #104]	; (80080ac <HAL_RCC_OscConfig+0x2ac>)
 8008042:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008044:	f003 0302 	and.w	r3, r3, #2
 8008048:	2b00      	cmp	r3, #0
 800804a:	d1f0      	bne.n	800802e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	681b      	ldr	r3, [r3, #0]
 8008050:	f003 0304 	and.w	r3, r3, #4
 8008054:	2b00      	cmp	r3, #0
 8008056:	f000 80a0 	beq.w	800819a <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 800805a:	2300      	movs	r3, #0
 800805c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800805e:	4b13      	ldr	r3, [pc, #76]	; (80080ac <HAL_RCC_OscConfig+0x2ac>)
 8008060:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008062:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008066:	2b00      	cmp	r3, #0
 8008068:	d10f      	bne.n	800808a <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800806a:	2300      	movs	r3, #0
 800806c:	60bb      	str	r3, [r7, #8]
 800806e:	4b0f      	ldr	r3, [pc, #60]	; (80080ac <HAL_RCC_OscConfig+0x2ac>)
 8008070:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008072:	4a0e      	ldr	r2, [pc, #56]	; (80080ac <HAL_RCC_OscConfig+0x2ac>)
 8008074:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008078:	6413      	str	r3, [r2, #64]	; 0x40
 800807a:	4b0c      	ldr	r3, [pc, #48]	; (80080ac <HAL_RCC_OscConfig+0x2ac>)
 800807c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800807e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008082:	60bb      	str	r3, [r7, #8]
 8008084:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8008086:	2301      	movs	r3, #1
 8008088:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800808a:	4b0b      	ldr	r3, [pc, #44]	; (80080b8 <HAL_RCC_OscConfig+0x2b8>)
 800808c:	681b      	ldr	r3, [r3, #0]
 800808e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008092:	2b00      	cmp	r3, #0
 8008094:	d121      	bne.n	80080da <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8008096:	4b08      	ldr	r3, [pc, #32]	; (80080b8 <HAL_RCC_OscConfig+0x2b8>)
 8008098:	681b      	ldr	r3, [r3, #0]
 800809a:	4a07      	ldr	r2, [pc, #28]	; (80080b8 <HAL_RCC_OscConfig+0x2b8>)
 800809c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80080a0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80080a2:	f7fb fdf1 	bl	8003c88 <HAL_GetTick>
 80080a6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80080a8:	e011      	b.n	80080ce <HAL_RCC_OscConfig+0x2ce>
 80080aa:	bf00      	nop
 80080ac:	40023800 	.word	0x40023800
 80080b0:	42470000 	.word	0x42470000
 80080b4:	42470e80 	.word	0x42470e80
 80080b8:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80080bc:	f7fb fde4 	bl	8003c88 <HAL_GetTick>
 80080c0:	4602      	mov	r2, r0
 80080c2:	693b      	ldr	r3, [r7, #16]
 80080c4:	1ad3      	subs	r3, r2, r3
 80080c6:	2b02      	cmp	r3, #2
 80080c8:	d901      	bls.n	80080ce <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 80080ca:	2303      	movs	r3, #3
 80080cc:	e106      	b.n	80082dc <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80080ce:	4b85      	ldr	r3, [pc, #532]	; (80082e4 <HAL_RCC_OscConfig+0x4e4>)
 80080d0:	681b      	ldr	r3, [r3, #0]
 80080d2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80080d6:	2b00      	cmp	r3, #0
 80080d8:	d0f0      	beq.n	80080bc <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	689b      	ldr	r3, [r3, #8]
 80080de:	2b01      	cmp	r3, #1
 80080e0:	d106      	bne.n	80080f0 <HAL_RCC_OscConfig+0x2f0>
 80080e2:	4b81      	ldr	r3, [pc, #516]	; (80082e8 <HAL_RCC_OscConfig+0x4e8>)
 80080e4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80080e6:	4a80      	ldr	r2, [pc, #512]	; (80082e8 <HAL_RCC_OscConfig+0x4e8>)
 80080e8:	f043 0301 	orr.w	r3, r3, #1
 80080ec:	6713      	str	r3, [r2, #112]	; 0x70
 80080ee:	e01c      	b.n	800812a <HAL_RCC_OscConfig+0x32a>
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	689b      	ldr	r3, [r3, #8]
 80080f4:	2b05      	cmp	r3, #5
 80080f6:	d10c      	bne.n	8008112 <HAL_RCC_OscConfig+0x312>
 80080f8:	4b7b      	ldr	r3, [pc, #492]	; (80082e8 <HAL_RCC_OscConfig+0x4e8>)
 80080fa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80080fc:	4a7a      	ldr	r2, [pc, #488]	; (80082e8 <HAL_RCC_OscConfig+0x4e8>)
 80080fe:	f043 0304 	orr.w	r3, r3, #4
 8008102:	6713      	str	r3, [r2, #112]	; 0x70
 8008104:	4b78      	ldr	r3, [pc, #480]	; (80082e8 <HAL_RCC_OscConfig+0x4e8>)
 8008106:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008108:	4a77      	ldr	r2, [pc, #476]	; (80082e8 <HAL_RCC_OscConfig+0x4e8>)
 800810a:	f043 0301 	orr.w	r3, r3, #1
 800810e:	6713      	str	r3, [r2, #112]	; 0x70
 8008110:	e00b      	b.n	800812a <HAL_RCC_OscConfig+0x32a>
 8008112:	4b75      	ldr	r3, [pc, #468]	; (80082e8 <HAL_RCC_OscConfig+0x4e8>)
 8008114:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008116:	4a74      	ldr	r2, [pc, #464]	; (80082e8 <HAL_RCC_OscConfig+0x4e8>)
 8008118:	f023 0301 	bic.w	r3, r3, #1
 800811c:	6713      	str	r3, [r2, #112]	; 0x70
 800811e:	4b72      	ldr	r3, [pc, #456]	; (80082e8 <HAL_RCC_OscConfig+0x4e8>)
 8008120:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008122:	4a71      	ldr	r2, [pc, #452]	; (80082e8 <HAL_RCC_OscConfig+0x4e8>)
 8008124:	f023 0304 	bic.w	r3, r3, #4
 8008128:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	689b      	ldr	r3, [r3, #8]
 800812e:	2b00      	cmp	r3, #0
 8008130:	d015      	beq.n	800815e <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008132:	f7fb fda9 	bl	8003c88 <HAL_GetTick>
 8008136:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008138:	e00a      	b.n	8008150 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800813a:	f7fb fda5 	bl	8003c88 <HAL_GetTick>
 800813e:	4602      	mov	r2, r0
 8008140:	693b      	ldr	r3, [r7, #16]
 8008142:	1ad3      	subs	r3, r2, r3
 8008144:	f241 3288 	movw	r2, #5000	; 0x1388
 8008148:	4293      	cmp	r3, r2
 800814a:	d901      	bls.n	8008150 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 800814c:	2303      	movs	r3, #3
 800814e:	e0c5      	b.n	80082dc <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008150:	4b65      	ldr	r3, [pc, #404]	; (80082e8 <HAL_RCC_OscConfig+0x4e8>)
 8008152:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008154:	f003 0302 	and.w	r3, r3, #2
 8008158:	2b00      	cmp	r3, #0
 800815a:	d0ee      	beq.n	800813a <HAL_RCC_OscConfig+0x33a>
 800815c:	e014      	b.n	8008188 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800815e:	f7fb fd93 	bl	8003c88 <HAL_GetTick>
 8008162:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008164:	e00a      	b.n	800817c <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8008166:	f7fb fd8f 	bl	8003c88 <HAL_GetTick>
 800816a:	4602      	mov	r2, r0
 800816c:	693b      	ldr	r3, [r7, #16]
 800816e:	1ad3      	subs	r3, r2, r3
 8008170:	f241 3288 	movw	r2, #5000	; 0x1388
 8008174:	4293      	cmp	r3, r2
 8008176:	d901      	bls.n	800817c <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8008178:	2303      	movs	r3, #3
 800817a:	e0af      	b.n	80082dc <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800817c:	4b5a      	ldr	r3, [pc, #360]	; (80082e8 <HAL_RCC_OscConfig+0x4e8>)
 800817e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008180:	f003 0302 	and.w	r3, r3, #2
 8008184:	2b00      	cmp	r3, #0
 8008186:	d1ee      	bne.n	8008166 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8008188:	7dfb      	ldrb	r3, [r7, #23]
 800818a:	2b01      	cmp	r3, #1
 800818c:	d105      	bne.n	800819a <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800818e:	4b56      	ldr	r3, [pc, #344]	; (80082e8 <HAL_RCC_OscConfig+0x4e8>)
 8008190:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008192:	4a55      	ldr	r2, [pc, #340]	; (80082e8 <HAL_RCC_OscConfig+0x4e8>)
 8008194:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008198:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	699b      	ldr	r3, [r3, #24]
 800819e:	2b00      	cmp	r3, #0
 80081a0:	f000 809b 	beq.w	80082da <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80081a4:	4b50      	ldr	r3, [pc, #320]	; (80082e8 <HAL_RCC_OscConfig+0x4e8>)
 80081a6:	689b      	ldr	r3, [r3, #8]
 80081a8:	f003 030c 	and.w	r3, r3, #12
 80081ac:	2b08      	cmp	r3, #8
 80081ae:	d05c      	beq.n	800826a <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80081b0:	687b      	ldr	r3, [r7, #4]
 80081b2:	699b      	ldr	r3, [r3, #24]
 80081b4:	2b02      	cmp	r3, #2
 80081b6:	d141      	bne.n	800823c <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80081b8:	4b4c      	ldr	r3, [pc, #304]	; (80082ec <HAL_RCC_OscConfig+0x4ec>)
 80081ba:	2200      	movs	r2, #0
 80081bc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80081be:	f7fb fd63 	bl	8003c88 <HAL_GetTick>
 80081c2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80081c4:	e008      	b.n	80081d8 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80081c6:	f7fb fd5f 	bl	8003c88 <HAL_GetTick>
 80081ca:	4602      	mov	r2, r0
 80081cc:	693b      	ldr	r3, [r7, #16]
 80081ce:	1ad3      	subs	r3, r2, r3
 80081d0:	2b02      	cmp	r3, #2
 80081d2:	d901      	bls.n	80081d8 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 80081d4:	2303      	movs	r3, #3
 80081d6:	e081      	b.n	80082dc <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80081d8:	4b43      	ldr	r3, [pc, #268]	; (80082e8 <HAL_RCC_OscConfig+0x4e8>)
 80081da:	681b      	ldr	r3, [r3, #0]
 80081dc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80081e0:	2b00      	cmp	r3, #0
 80081e2:	d1f0      	bne.n	80081c6 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	69da      	ldr	r2, [r3, #28]
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	6a1b      	ldr	r3, [r3, #32]
 80081ec:	431a      	orrs	r2, r3
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80081f2:	019b      	lsls	r3, r3, #6
 80081f4:	431a      	orrs	r2, r3
 80081f6:	687b      	ldr	r3, [r7, #4]
 80081f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80081fa:	085b      	lsrs	r3, r3, #1
 80081fc:	3b01      	subs	r3, #1
 80081fe:	041b      	lsls	r3, r3, #16
 8008200:	431a      	orrs	r2, r3
 8008202:	687b      	ldr	r3, [r7, #4]
 8008204:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008206:	061b      	lsls	r3, r3, #24
 8008208:	4937      	ldr	r1, [pc, #220]	; (80082e8 <HAL_RCC_OscConfig+0x4e8>)
 800820a:	4313      	orrs	r3, r2
 800820c:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800820e:	4b37      	ldr	r3, [pc, #220]	; (80082ec <HAL_RCC_OscConfig+0x4ec>)
 8008210:	2201      	movs	r2, #1
 8008212:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008214:	f7fb fd38 	bl	8003c88 <HAL_GetTick>
 8008218:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800821a:	e008      	b.n	800822e <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800821c:	f7fb fd34 	bl	8003c88 <HAL_GetTick>
 8008220:	4602      	mov	r2, r0
 8008222:	693b      	ldr	r3, [r7, #16]
 8008224:	1ad3      	subs	r3, r2, r3
 8008226:	2b02      	cmp	r3, #2
 8008228:	d901      	bls.n	800822e <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 800822a:	2303      	movs	r3, #3
 800822c:	e056      	b.n	80082dc <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800822e:	4b2e      	ldr	r3, [pc, #184]	; (80082e8 <HAL_RCC_OscConfig+0x4e8>)
 8008230:	681b      	ldr	r3, [r3, #0]
 8008232:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008236:	2b00      	cmp	r3, #0
 8008238:	d0f0      	beq.n	800821c <HAL_RCC_OscConfig+0x41c>
 800823a:	e04e      	b.n	80082da <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800823c:	4b2b      	ldr	r3, [pc, #172]	; (80082ec <HAL_RCC_OscConfig+0x4ec>)
 800823e:	2200      	movs	r2, #0
 8008240:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008242:	f7fb fd21 	bl	8003c88 <HAL_GetTick>
 8008246:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008248:	e008      	b.n	800825c <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800824a:	f7fb fd1d 	bl	8003c88 <HAL_GetTick>
 800824e:	4602      	mov	r2, r0
 8008250:	693b      	ldr	r3, [r7, #16]
 8008252:	1ad3      	subs	r3, r2, r3
 8008254:	2b02      	cmp	r3, #2
 8008256:	d901      	bls.n	800825c <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8008258:	2303      	movs	r3, #3
 800825a:	e03f      	b.n	80082dc <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800825c:	4b22      	ldr	r3, [pc, #136]	; (80082e8 <HAL_RCC_OscConfig+0x4e8>)
 800825e:	681b      	ldr	r3, [r3, #0]
 8008260:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008264:	2b00      	cmp	r3, #0
 8008266:	d1f0      	bne.n	800824a <HAL_RCC_OscConfig+0x44a>
 8008268:	e037      	b.n	80082da <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	699b      	ldr	r3, [r3, #24]
 800826e:	2b01      	cmp	r3, #1
 8008270:	d101      	bne.n	8008276 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8008272:	2301      	movs	r3, #1
 8008274:	e032      	b.n	80082dc <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8008276:	4b1c      	ldr	r3, [pc, #112]	; (80082e8 <HAL_RCC_OscConfig+0x4e8>)
 8008278:	685b      	ldr	r3, [r3, #4]
 800827a:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	699b      	ldr	r3, [r3, #24]
 8008280:	2b01      	cmp	r3, #1
 8008282:	d028      	beq.n	80082d6 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008284:	68fb      	ldr	r3, [r7, #12]
 8008286:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800828e:	429a      	cmp	r2, r3
 8008290:	d121      	bne.n	80082d6 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8008292:	68fb      	ldr	r3, [r7, #12]
 8008294:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800829c:	429a      	cmp	r2, r3
 800829e:	d11a      	bne.n	80082d6 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80082a0:	68fa      	ldr	r2, [r7, #12]
 80082a2:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80082a6:	4013      	ands	r3, r2
 80082a8:	687a      	ldr	r2, [r7, #4]
 80082aa:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80082ac:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80082ae:	4293      	cmp	r3, r2
 80082b0:	d111      	bne.n	80082d6 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80082b2:	68fb      	ldr	r3, [r7, #12]
 80082b4:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80082bc:	085b      	lsrs	r3, r3, #1
 80082be:	3b01      	subs	r3, #1
 80082c0:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80082c2:	429a      	cmp	r2, r3
 80082c4:	d107      	bne.n	80082d6 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80082c6:	68fb      	ldr	r3, [r7, #12]
 80082c8:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80082d0:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80082d2:	429a      	cmp	r2, r3
 80082d4:	d001      	beq.n	80082da <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 80082d6:	2301      	movs	r3, #1
 80082d8:	e000      	b.n	80082dc <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 80082da:	2300      	movs	r3, #0
}
 80082dc:	4618      	mov	r0, r3
 80082de:	3718      	adds	r7, #24
 80082e0:	46bd      	mov	sp, r7
 80082e2:	bd80      	pop	{r7, pc}
 80082e4:	40007000 	.word	0x40007000
 80082e8:	40023800 	.word	0x40023800
 80082ec:	42470060 	.word	0x42470060

080082f0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80082f0:	b580      	push	{r7, lr}
 80082f2:	b084      	sub	sp, #16
 80082f4:	af00      	add	r7, sp, #0
 80082f6:	6078      	str	r0, [r7, #4]
 80082f8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	2b00      	cmp	r3, #0
 80082fe:	d101      	bne.n	8008304 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8008300:	2301      	movs	r3, #1
 8008302:	e0cc      	b.n	800849e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8008304:	4b68      	ldr	r3, [pc, #416]	; (80084a8 <HAL_RCC_ClockConfig+0x1b8>)
 8008306:	681b      	ldr	r3, [r3, #0]
 8008308:	f003 0307 	and.w	r3, r3, #7
 800830c:	683a      	ldr	r2, [r7, #0]
 800830e:	429a      	cmp	r2, r3
 8008310:	d90c      	bls.n	800832c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008312:	4b65      	ldr	r3, [pc, #404]	; (80084a8 <HAL_RCC_ClockConfig+0x1b8>)
 8008314:	683a      	ldr	r2, [r7, #0]
 8008316:	b2d2      	uxtb	r2, r2
 8008318:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800831a:	4b63      	ldr	r3, [pc, #396]	; (80084a8 <HAL_RCC_ClockConfig+0x1b8>)
 800831c:	681b      	ldr	r3, [r3, #0]
 800831e:	f003 0307 	and.w	r3, r3, #7
 8008322:	683a      	ldr	r2, [r7, #0]
 8008324:	429a      	cmp	r2, r3
 8008326:	d001      	beq.n	800832c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8008328:	2301      	movs	r3, #1
 800832a:	e0b8      	b.n	800849e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	681b      	ldr	r3, [r3, #0]
 8008330:	f003 0302 	and.w	r3, r3, #2
 8008334:	2b00      	cmp	r3, #0
 8008336:	d020      	beq.n	800837a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	681b      	ldr	r3, [r3, #0]
 800833c:	f003 0304 	and.w	r3, r3, #4
 8008340:	2b00      	cmp	r3, #0
 8008342:	d005      	beq.n	8008350 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8008344:	4b59      	ldr	r3, [pc, #356]	; (80084ac <HAL_RCC_ClockConfig+0x1bc>)
 8008346:	689b      	ldr	r3, [r3, #8]
 8008348:	4a58      	ldr	r2, [pc, #352]	; (80084ac <HAL_RCC_ClockConfig+0x1bc>)
 800834a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800834e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	681b      	ldr	r3, [r3, #0]
 8008354:	f003 0308 	and.w	r3, r3, #8
 8008358:	2b00      	cmp	r3, #0
 800835a:	d005      	beq.n	8008368 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800835c:	4b53      	ldr	r3, [pc, #332]	; (80084ac <HAL_RCC_ClockConfig+0x1bc>)
 800835e:	689b      	ldr	r3, [r3, #8]
 8008360:	4a52      	ldr	r2, [pc, #328]	; (80084ac <HAL_RCC_ClockConfig+0x1bc>)
 8008362:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8008366:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008368:	4b50      	ldr	r3, [pc, #320]	; (80084ac <HAL_RCC_ClockConfig+0x1bc>)
 800836a:	689b      	ldr	r3, [r3, #8]
 800836c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	689b      	ldr	r3, [r3, #8]
 8008374:	494d      	ldr	r1, [pc, #308]	; (80084ac <HAL_RCC_ClockConfig+0x1bc>)
 8008376:	4313      	orrs	r3, r2
 8008378:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	681b      	ldr	r3, [r3, #0]
 800837e:	f003 0301 	and.w	r3, r3, #1
 8008382:	2b00      	cmp	r3, #0
 8008384:	d044      	beq.n	8008410 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	685b      	ldr	r3, [r3, #4]
 800838a:	2b01      	cmp	r3, #1
 800838c:	d107      	bne.n	800839e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800838e:	4b47      	ldr	r3, [pc, #284]	; (80084ac <HAL_RCC_ClockConfig+0x1bc>)
 8008390:	681b      	ldr	r3, [r3, #0]
 8008392:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008396:	2b00      	cmp	r3, #0
 8008398:	d119      	bne.n	80083ce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800839a:	2301      	movs	r3, #1
 800839c:	e07f      	b.n	800849e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	685b      	ldr	r3, [r3, #4]
 80083a2:	2b02      	cmp	r3, #2
 80083a4:	d003      	beq.n	80083ae <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80083aa:	2b03      	cmp	r3, #3
 80083ac:	d107      	bne.n	80083be <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80083ae:	4b3f      	ldr	r3, [pc, #252]	; (80084ac <HAL_RCC_ClockConfig+0x1bc>)
 80083b0:	681b      	ldr	r3, [r3, #0]
 80083b2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80083b6:	2b00      	cmp	r3, #0
 80083b8:	d109      	bne.n	80083ce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80083ba:	2301      	movs	r3, #1
 80083bc:	e06f      	b.n	800849e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80083be:	4b3b      	ldr	r3, [pc, #236]	; (80084ac <HAL_RCC_ClockConfig+0x1bc>)
 80083c0:	681b      	ldr	r3, [r3, #0]
 80083c2:	f003 0302 	and.w	r3, r3, #2
 80083c6:	2b00      	cmp	r3, #0
 80083c8:	d101      	bne.n	80083ce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80083ca:	2301      	movs	r3, #1
 80083cc:	e067      	b.n	800849e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80083ce:	4b37      	ldr	r3, [pc, #220]	; (80084ac <HAL_RCC_ClockConfig+0x1bc>)
 80083d0:	689b      	ldr	r3, [r3, #8]
 80083d2:	f023 0203 	bic.w	r2, r3, #3
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	685b      	ldr	r3, [r3, #4]
 80083da:	4934      	ldr	r1, [pc, #208]	; (80084ac <HAL_RCC_ClockConfig+0x1bc>)
 80083dc:	4313      	orrs	r3, r2
 80083de:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80083e0:	f7fb fc52 	bl	8003c88 <HAL_GetTick>
 80083e4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80083e6:	e00a      	b.n	80083fe <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80083e8:	f7fb fc4e 	bl	8003c88 <HAL_GetTick>
 80083ec:	4602      	mov	r2, r0
 80083ee:	68fb      	ldr	r3, [r7, #12]
 80083f0:	1ad3      	subs	r3, r2, r3
 80083f2:	f241 3288 	movw	r2, #5000	; 0x1388
 80083f6:	4293      	cmp	r3, r2
 80083f8:	d901      	bls.n	80083fe <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80083fa:	2303      	movs	r3, #3
 80083fc:	e04f      	b.n	800849e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80083fe:	4b2b      	ldr	r3, [pc, #172]	; (80084ac <HAL_RCC_ClockConfig+0x1bc>)
 8008400:	689b      	ldr	r3, [r3, #8]
 8008402:	f003 020c 	and.w	r2, r3, #12
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	685b      	ldr	r3, [r3, #4]
 800840a:	009b      	lsls	r3, r3, #2
 800840c:	429a      	cmp	r2, r3
 800840e:	d1eb      	bne.n	80083e8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8008410:	4b25      	ldr	r3, [pc, #148]	; (80084a8 <HAL_RCC_ClockConfig+0x1b8>)
 8008412:	681b      	ldr	r3, [r3, #0]
 8008414:	f003 0307 	and.w	r3, r3, #7
 8008418:	683a      	ldr	r2, [r7, #0]
 800841a:	429a      	cmp	r2, r3
 800841c:	d20c      	bcs.n	8008438 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800841e:	4b22      	ldr	r3, [pc, #136]	; (80084a8 <HAL_RCC_ClockConfig+0x1b8>)
 8008420:	683a      	ldr	r2, [r7, #0]
 8008422:	b2d2      	uxtb	r2, r2
 8008424:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8008426:	4b20      	ldr	r3, [pc, #128]	; (80084a8 <HAL_RCC_ClockConfig+0x1b8>)
 8008428:	681b      	ldr	r3, [r3, #0]
 800842a:	f003 0307 	and.w	r3, r3, #7
 800842e:	683a      	ldr	r2, [r7, #0]
 8008430:	429a      	cmp	r2, r3
 8008432:	d001      	beq.n	8008438 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8008434:	2301      	movs	r3, #1
 8008436:	e032      	b.n	800849e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	681b      	ldr	r3, [r3, #0]
 800843c:	f003 0304 	and.w	r3, r3, #4
 8008440:	2b00      	cmp	r3, #0
 8008442:	d008      	beq.n	8008456 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8008444:	4b19      	ldr	r3, [pc, #100]	; (80084ac <HAL_RCC_ClockConfig+0x1bc>)
 8008446:	689b      	ldr	r3, [r3, #8]
 8008448:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	68db      	ldr	r3, [r3, #12]
 8008450:	4916      	ldr	r1, [pc, #88]	; (80084ac <HAL_RCC_ClockConfig+0x1bc>)
 8008452:	4313      	orrs	r3, r2
 8008454:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	681b      	ldr	r3, [r3, #0]
 800845a:	f003 0308 	and.w	r3, r3, #8
 800845e:	2b00      	cmp	r3, #0
 8008460:	d009      	beq.n	8008476 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8008462:	4b12      	ldr	r3, [pc, #72]	; (80084ac <HAL_RCC_ClockConfig+0x1bc>)
 8008464:	689b      	ldr	r3, [r3, #8]
 8008466:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	691b      	ldr	r3, [r3, #16]
 800846e:	00db      	lsls	r3, r3, #3
 8008470:	490e      	ldr	r1, [pc, #56]	; (80084ac <HAL_RCC_ClockConfig+0x1bc>)
 8008472:	4313      	orrs	r3, r2
 8008474:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8008476:	f000 f821 	bl	80084bc <HAL_RCC_GetSysClockFreq>
 800847a:	4602      	mov	r2, r0
 800847c:	4b0b      	ldr	r3, [pc, #44]	; (80084ac <HAL_RCC_ClockConfig+0x1bc>)
 800847e:	689b      	ldr	r3, [r3, #8]
 8008480:	091b      	lsrs	r3, r3, #4
 8008482:	f003 030f 	and.w	r3, r3, #15
 8008486:	490a      	ldr	r1, [pc, #40]	; (80084b0 <HAL_RCC_ClockConfig+0x1c0>)
 8008488:	5ccb      	ldrb	r3, [r1, r3]
 800848a:	fa22 f303 	lsr.w	r3, r2, r3
 800848e:	4a09      	ldr	r2, [pc, #36]	; (80084b4 <HAL_RCC_ClockConfig+0x1c4>)
 8008490:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8008492:	4b09      	ldr	r3, [pc, #36]	; (80084b8 <HAL_RCC_ClockConfig+0x1c8>)
 8008494:	681b      	ldr	r3, [r3, #0]
 8008496:	4618      	mov	r0, r3
 8008498:	f7fa fdf0 	bl	800307c <HAL_InitTick>

  return HAL_OK;
 800849c:	2300      	movs	r3, #0
}
 800849e:	4618      	mov	r0, r3
 80084a0:	3710      	adds	r7, #16
 80084a2:	46bd      	mov	sp, r7
 80084a4:	bd80      	pop	{r7, pc}
 80084a6:	bf00      	nop
 80084a8:	40023c00 	.word	0x40023c00
 80084ac:	40023800 	.word	0x40023800
 80084b0:	0800f198 	.word	0x0800f198
 80084b4:	20000000 	.word	0x20000000
 80084b8:	20000004 	.word	0x20000004

080084bc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80084bc:	b5b0      	push	{r4, r5, r7, lr}
 80084be:	b084      	sub	sp, #16
 80084c0:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80084c2:	2100      	movs	r1, #0
 80084c4:	6079      	str	r1, [r7, #4]
 80084c6:	2100      	movs	r1, #0
 80084c8:	60f9      	str	r1, [r7, #12]
 80084ca:	2100      	movs	r1, #0
 80084cc:	6039      	str	r1, [r7, #0]
  uint32_t sysclockfreq = 0U;
 80084ce:	2100      	movs	r1, #0
 80084d0:	60b9      	str	r1, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80084d2:	4952      	ldr	r1, [pc, #328]	; (800861c <HAL_RCC_GetSysClockFreq+0x160>)
 80084d4:	6889      	ldr	r1, [r1, #8]
 80084d6:	f001 010c 	and.w	r1, r1, #12
 80084da:	2908      	cmp	r1, #8
 80084dc:	d00d      	beq.n	80084fa <HAL_RCC_GetSysClockFreq+0x3e>
 80084de:	2908      	cmp	r1, #8
 80084e0:	f200 8094 	bhi.w	800860c <HAL_RCC_GetSysClockFreq+0x150>
 80084e4:	2900      	cmp	r1, #0
 80084e6:	d002      	beq.n	80084ee <HAL_RCC_GetSysClockFreq+0x32>
 80084e8:	2904      	cmp	r1, #4
 80084ea:	d003      	beq.n	80084f4 <HAL_RCC_GetSysClockFreq+0x38>
 80084ec:	e08e      	b.n	800860c <HAL_RCC_GetSysClockFreq+0x150>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80084ee:	4b4c      	ldr	r3, [pc, #304]	; (8008620 <HAL_RCC_GetSysClockFreq+0x164>)
 80084f0:	60bb      	str	r3, [r7, #8]
       break;
 80084f2:	e08e      	b.n	8008612 <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80084f4:	4b4b      	ldr	r3, [pc, #300]	; (8008624 <HAL_RCC_GetSysClockFreq+0x168>)
 80084f6:	60bb      	str	r3, [r7, #8]
      break;
 80084f8:	e08b      	b.n	8008612 <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80084fa:	4948      	ldr	r1, [pc, #288]	; (800861c <HAL_RCC_GetSysClockFreq+0x160>)
 80084fc:	6849      	ldr	r1, [r1, #4]
 80084fe:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 8008502:	6079      	str	r1, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8008504:	4945      	ldr	r1, [pc, #276]	; (800861c <HAL_RCC_GetSysClockFreq+0x160>)
 8008506:	6849      	ldr	r1, [r1, #4]
 8008508:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 800850c:	2900      	cmp	r1, #0
 800850e:	d024      	beq.n	800855a <HAL_RCC_GetSysClockFreq+0x9e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008510:	4942      	ldr	r1, [pc, #264]	; (800861c <HAL_RCC_GetSysClockFreq+0x160>)
 8008512:	6849      	ldr	r1, [r1, #4]
 8008514:	0989      	lsrs	r1, r1, #6
 8008516:	4608      	mov	r0, r1
 8008518:	f04f 0100 	mov.w	r1, #0
 800851c:	f240 14ff 	movw	r4, #511	; 0x1ff
 8008520:	f04f 0500 	mov.w	r5, #0
 8008524:	ea00 0204 	and.w	r2, r0, r4
 8008528:	ea01 0305 	and.w	r3, r1, r5
 800852c:	493d      	ldr	r1, [pc, #244]	; (8008624 <HAL_RCC_GetSysClockFreq+0x168>)
 800852e:	fb01 f003 	mul.w	r0, r1, r3
 8008532:	2100      	movs	r1, #0
 8008534:	fb01 f102 	mul.w	r1, r1, r2
 8008538:	1844      	adds	r4, r0, r1
 800853a:	493a      	ldr	r1, [pc, #232]	; (8008624 <HAL_RCC_GetSysClockFreq+0x168>)
 800853c:	fba2 0101 	umull	r0, r1, r2, r1
 8008540:	1863      	adds	r3, r4, r1
 8008542:	4619      	mov	r1, r3
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	461a      	mov	r2, r3
 8008548:	f04f 0300 	mov.w	r3, #0
 800854c:	f7f8 fb54 	bl	8000bf8 <__aeabi_uldivmod>
 8008550:	4602      	mov	r2, r0
 8008552:	460b      	mov	r3, r1
 8008554:	4613      	mov	r3, r2
 8008556:	60fb      	str	r3, [r7, #12]
 8008558:	e04a      	b.n	80085f0 <HAL_RCC_GetSysClockFreq+0x134>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800855a:	4b30      	ldr	r3, [pc, #192]	; (800861c <HAL_RCC_GetSysClockFreq+0x160>)
 800855c:	685b      	ldr	r3, [r3, #4]
 800855e:	099b      	lsrs	r3, r3, #6
 8008560:	461a      	mov	r2, r3
 8008562:	f04f 0300 	mov.w	r3, #0
 8008566:	f240 10ff 	movw	r0, #511	; 0x1ff
 800856a:	f04f 0100 	mov.w	r1, #0
 800856e:	ea02 0400 	and.w	r4, r2, r0
 8008572:	ea03 0501 	and.w	r5, r3, r1
 8008576:	4620      	mov	r0, r4
 8008578:	4629      	mov	r1, r5
 800857a:	f04f 0200 	mov.w	r2, #0
 800857e:	f04f 0300 	mov.w	r3, #0
 8008582:	014b      	lsls	r3, r1, #5
 8008584:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8008588:	0142      	lsls	r2, r0, #5
 800858a:	4610      	mov	r0, r2
 800858c:	4619      	mov	r1, r3
 800858e:	1b00      	subs	r0, r0, r4
 8008590:	eb61 0105 	sbc.w	r1, r1, r5
 8008594:	f04f 0200 	mov.w	r2, #0
 8008598:	f04f 0300 	mov.w	r3, #0
 800859c:	018b      	lsls	r3, r1, #6
 800859e:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80085a2:	0182      	lsls	r2, r0, #6
 80085a4:	1a12      	subs	r2, r2, r0
 80085a6:	eb63 0301 	sbc.w	r3, r3, r1
 80085aa:	f04f 0000 	mov.w	r0, #0
 80085ae:	f04f 0100 	mov.w	r1, #0
 80085b2:	00d9      	lsls	r1, r3, #3
 80085b4:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80085b8:	00d0      	lsls	r0, r2, #3
 80085ba:	4602      	mov	r2, r0
 80085bc:	460b      	mov	r3, r1
 80085be:	1912      	adds	r2, r2, r4
 80085c0:	eb45 0303 	adc.w	r3, r5, r3
 80085c4:	f04f 0000 	mov.w	r0, #0
 80085c8:	f04f 0100 	mov.w	r1, #0
 80085cc:	0299      	lsls	r1, r3, #10
 80085ce:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 80085d2:	0290      	lsls	r0, r2, #10
 80085d4:	4602      	mov	r2, r0
 80085d6:	460b      	mov	r3, r1
 80085d8:	4610      	mov	r0, r2
 80085da:	4619      	mov	r1, r3
 80085dc:	687b      	ldr	r3, [r7, #4]
 80085de:	461a      	mov	r2, r3
 80085e0:	f04f 0300 	mov.w	r3, #0
 80085e4:	f7f8 fb08 	bl	8000bf8 <__aeabi_uldivmod>
 80085e8:	4602      	mov	r2, r0
 80085ea:	460b      	mov	r3, r1
 80085ec:	4613      	mov	r3, r2
 80085ee:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80085f0:	4b0a      	ldr	r3, [pc, #40]	; (800861c <HAL_RCC_GetSysClockFreq+0x160>)
 80085f2:	685b      	ldr	r3, [r3, #4]
 80085f4:	0c1b      	lsrs	r3, r3, #16
 80085f6:	f003 0303 	and.w	r3, r3, #3
 80085fa:	3301      	adds	r3, #1
 80085fc:	005b      	lsls	r3, r3, #1
 80085fe:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8008600:	68fa      	ldr	r2, [r7, #12]
 8008602:	683b      	ldr	r3, [r7, #0]
 8008604:	fbb2 f3f3 	udiv	r3, r2, r3
 8008608:	60bb      	str	r3, [r7, #8]
      break;
 800860a:	e002      	b.n	8008612 <HAL_RCC_GetSysClockFreq+0x156>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800860c:	4b04      	ldr	r3, [pc, #16]	; (8008620 <HAL_RCC_GetSysClockFreq+0x164>)
 800860e:	60bb      	str	r3, [r7, #8]
      break;
 8008610:	bf00      	nop
    }
  }
  return sysclockfreq;
 8008612:	68bb      	ldr	r3, [r7, #8]
}
 8008614:	4618      	mov	r0, r3
 8008616:	3710      	adds	r7, #16
 8008618:	46bd      	mov	sp, r7
 800861a:	bdb0      	pop	{r4, r5, r7, pc}
 800861c:	40023800 	.word	0x40023800
 8008620:	00f42400 	.word	0x00f42400
 8008624:	016e3600 	.word	0x016e3600

08008628 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008628:	b480      	push	{r7}
 800862a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800862c:	4b03      	ldr	r3, [pc, #12]	; (800863c <HAL_RCC_GetHCLKFreq+0x14>)
 800862e:	681b      	ldr	r3, [r3, #0]
}
 8008630:	4618      	mov	r0, r3
 8008632:	46bd      	mov	sp, r7
 8008634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008638:	4770      	bx	lr
 800863a:	bf00      	nop
 800863c:	20000000 	.word	0x20000000

08008640 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008640:	b580      	push	{r7, lr}
 8008642:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8008644:	f7ff fff0 	bl	8008628 <HAL_RCC_GetHCLKFreq>
 8008648:	4602      	mov	r2, r0
 800864a:	4b05      	ldr	r3, [pc, #20]	; (8008660 <HAL_RCC_GetPCLK1Freq+0x20>)
 800864c:	689b      	ldr	r3, [r3, #8]
 800864e:	0a9b      	lsrs	r3, r3, #10
 8008650:	f003 0307 	and.w	r3, r3, #7
 8008654:	4903      	ldr	r1, [pc, #12]	; (8008664 <HAL_RCC_GetPCLK1Freq+0x24>)
 8008656:	5ccb      	ldrb	r3, [r1, r3]
 8008658:	fa22 f303 	lsr.w	r3, r2, r3
}
 800865c:	4618      	mov	r0, r3
 800865e:	bd80      	pop	{r7, pc}
 8008660:	40023800 	.word	0x40023800
 8008664:	0800f1a8 	.word	0x0800f1a8

08008668 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8008668:	b580      	push	{r7, lr}
 800866a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800866c:	f7ff ffdc 	bl	8008628 <HAL_RCC_GetHCLKFreq>
 8008670:	4602      	mov	r2, r0
 8008672:	4b05      	ldr	r3, [pc, #20]	; (8008688 <HAL_RCC_GetPCLK2Freq+0x20>)
 8008674:	689b      	ldr	r3, [r3, #8]
 8008676:	0b5b      	lsrs	r3, r3, #13
 8008678:	f003 0307 	and.w	r3, r3, #7
 800867c:	4903      	ldr	r1, [pc, #12]	; (800868c <HAL_RCC_GetPCLK2Freq+0x24>)
 800867e:	5ccb      	ldrb	r3, [r1, r3]
 8008680:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008684:	4618      	mov	r0, r3
 8008686:	bd80      	pop	{r7, pc}
 8008688:	40023800 	.word	0x40023800
 800868c:	0800f1a8 	.word	0x0800f1a8

08008690 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8008690:	b480      	push	{r7}
 8008692:	b083      	sub	sp, #12
 8008694:	af00      	add	r7, sp, #0
 8008696:	6078      	str	r0, [r7, #4]
 8008698:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	220f      	movs	r2, #15
 800869e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80086a0:	4b12      	ldr	r3, [pc, #72]	; (80086ec <HAL_RCC_GetClockConfig+0x5c>)
 80086a2:	689b      	ldr	r3, [r3, #8]
 80086a4:	f003 0203 	and.w	r2, r3, #3
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80086ac:	4b0f      	ldr	r3, [pc, #60]	; (80086ec <HAL_RCC_GetClockConfig+0x5c>)
 80086ae:	689b      	ldr	r3, [r3, #8]
 80086b0:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80086b8:	4b0c      	ldr	r3, [pc, #48]	; (80086ec <HAL_RCC_GetClockConfig+0x5c>)
 80086ba:	689b      	ldr	r3, [r3, #8]
 80086bc:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 80086c4:	4b09      	ldr	r3, [pc, #36]	; (80086ec <HAL_RCC_GetClockConfig+0x5c>)
 80086c6:	689b      	ldr	r3, [r3, #8]
 80086c8:	08db      	lsrs	r3, r3, #3
 80086ca:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80086d2:	4b07      	ldr	r3, [pc, #28]	; (80086f0 <HAL_RCC_GetClockConfig+0x60>)
 80086d4:	681b      	ldr	r3, [r3, #0]
 80086d6:	f003 0207 	and.w	r2, r3, #7
 80086da:	683b      	ldr	r3, [r7, #0]
 80086dc:	601a      	str	r2, [r3, #0]
}
 80086de:	bf00      	nop
 80086e0:	370c      	adds	r7, #12
 80086e2:	46bd      	mov	sp, r7
 80086e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086e8:	4770      	bx	lr
 80086ea:	bf00      	nop
 80086ec:	40023800 	.word	0x40023800
 80086f0:	40023c00 	.word	0x40023c00

080086f4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80086f4:	b580      	push	{r7, lr}
 80086f6:	b082      	sub	sp, #8
 80086f8:	af00      	add	r7, sp, #0
 80086fa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	2b00      	cmp	r3, #0
 8008700:	d101      	bne.n	8008706 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8008702:	2301      	movs	r3, #1
 8008704:	e041      	b.n	800878a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008706:	687b      	ldr	r3, [r7, #4]
 8008708:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800870c:	b2db      	uxtb	r3, r3
 800870e:	2b00      	cmp	r3, #0
 8008710:	d106      	bne.n	8008720 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	2200      	movs	r2, #0
 8008716:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800871a:	6878      	ldr	r0, [r7, #4]
 800871c:	f7fb f810 	bl	8003740 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	2202      	movs	r2, #2
 8008724:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	681a      	ldr	r2, [r3, #0]
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	3304      	adds	r3, #4
 8008730:	4619      	mov	r1, r3
 8008732:	4610      	mov	r0, r2
 8008734:	f000 fd38 	bl	80091a8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008738:	687b      	ldr	r3, [r7, #4]
 800873a:	2201      	movs	r2, #1
 800873c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	2201      	movs	r2, #1
 8008744:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	2201      	movs	r2, #1
 800874c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	2201      	movs	r2, #1
 8008754:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	2201      	movs	r2, #1
 800875c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	2201      	movs	r2, #1
 8008764:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	2201      	movs	r2, #1
 800876c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	2201      	movs	r2, #1
 8008774:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	2201      	movs	r2, #1
 800877c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	2201      	movs	r2, #1
 8008784:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008788:	2300      	movs	r3, #0
}
 800878a:	4618      	mov	r0, r3
 800878c:	3708      	adds	r7, #8
 800878e:	46bd      	mov	sp, r7
 8008790:	bd80      	pop	{r7, pc}
	...

08008794 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8008794:	b480      	push	{r7}
 8008796:	b085      	sub	sp, #20
 8008798:	af00      	add	r7, sp, #0
 800879a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800879c:	687b      	ldr	r3, [r7, #4]
 800879e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80087a2:	b2db      	uxtb	r3, r3
 80087a4:	2b01      	cmp	r3, #1
 80087a6:	d001      	beq.n	80087ac <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80087a8:	2301      	movs	r3, #1
 80087aa:	e044      	b.n	8008836 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	2202      	movs	r2, #2
 80087b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	681b      	ldr	r3, [r3, #0]
 80087b8:	68da      	ldr	r2, [r3, #12]
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	681b      	ldr	r3, [r3, #0]
 80087be:	f042 0201 	orr.w	r2, r2, #1
 80087c2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80087c4:	687b      	ldr	r3, [r7, #4]
 80087c6:	681b      	ldr	r3, [r3, #0]
 80087c8:	4a1e      	ldr	r2, [pc, #120]	; (8008844 <HAL_TIM_Base_Start_IT+0xb0>)
 80087ca:	4293      	cmp	r3, r2
 80087cc:	d018      	beq.n	8008800 <HAL_TIM_Base_Start_IT+0x6c>
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	681b      	ldr	r3, [r3, #0]
 80087d2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80087d6:	d013      	beq.n	8008800 <HAL_TIM_Base_Start_IT+0x6c>
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	681b      	ldr	r3, [r3, #0]
 80087dc:	4a1a      	ldr	r2, [pc, #104]	; (8008848 <HAL_TIM_Base_Start_IT+0xb4>)
 80087de:	4293      	cmp	r3, r2
 80087e0:	d00e      	beq.n	8008800 <HAL_TIM_Base_Start_IT+0x6c>
 80087e2:	687b      	ldr	r3, [r7, #4]
 80087e4:	681b      	ldr	r3, [r3, #0]
 80087e6:	4a19      	ldr	r2, [pc, #100]	; (800884c <HAL_TIM_Base_Start_IT+0xb8>)
 80087e8:	4293      	cmp	r3, r2
 80087ea:	d009      	beq.n	8008800 <HAL_TIM_Base_Start_IT+0x6c>
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	681b      	ldr	r3, [r3, #0]
 80087f0:	4a17      	ldr	r2, [pc, #92]	; (8008850 <HAL_TIM_Base_Start_IT+0xbc>)
 80087f2:	4293      	cmp	r3, r2
 80087f4:	d004      	beq.n	8008800 <HAL_TIM_Base_Start_IT+0x6c>
 80087f6:	687b      	ldr	r3, [r7, #4]
 80087f8:	681b      	ldr	r3, [r3, #0]
 80087fa:	4a16      	ldr	r2, [pc, #88]	; (8008854 <HAL_TIM_Base_Start_IT+0xc0>)
 80087fc:	4293      	cmp	r3, r2
 80087fe:	d111      	bne.n	8008824 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	681b      	ldr	r3, [r3, #0]
 8008804:	689b      	ldr	r3, [r3, #8]
 8008806:	f003 0307 	and.w	r3, r3, #7
 800880a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800880c:	68fb      	ldr	r3, [r7, #12]
 800880e:	2b06      	cmp	r3, #6
 8008810:	d010      	beq.n	8008834 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	681b      	ldr	r3, [r3, #0]
 8008816:	681a      	ldr	r2, [r3, #0]
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	681b      	ldr	r3, [r3, #0]
 800881c:	f042 0201 	orr.w	r2, r2, #1
 8008820:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008822:	e007      	b.n	8008834 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	681b      	ldr	r3, [r3, #0]
 8008828:	681a      	ldr	r2, [r3, #0]
 800882a:	687b      	ldr	r3, [r7, #4]
 800882c:	681b      	ldr	r3, [r3, #0]
 800882e:	f042 0201 	orr.w	r2, r2, #1
 8008832:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008834:	2300      	movs	r3, #0
}
 8008836:	4618      	mov	r0, r3
 8008838:	3714      	adds	r7, #20
 800883a:	46bd      	mov	sp, r7
 800883c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008840:	4770      	bx	lr
 8008842:	bf00      	nop
 8008844:	40010000 	.word	0x40010000
 8008848:	40000400 	.word	0x40000400
 800884c:	40000800 	.word	0x40000800
 8008850:	40000c00 	.word	0x40000c00
 8008854:	40014000 	.word	0x40014000

08008858 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8008858:	b580      	push	{r7, lr}
 800885a:	b082      	sub	sp, #8
 800885c:	af00      	add	r7, sp, #0
 800885e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	2b00      	cmp	r3, #0
 8008864:	d101      	bne.n	800886a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8008866:	2301      	movs	r3, #1
 8008868:	e041      	b.n	80088ee <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008870:	b2db      	uxtb	r3, r3
 8008872:	2b00      	cmp	r3, #0
 8008874:	d106      	bne.n	8008884 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008876:	687b      	ldr	r3, [r7, #4]
 8008878:	2200      	movs	r2, #0
 800887a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800887e:	6878      	ldr	r0, [r7, #4]
 8008880:	f000 f839 	bl	80088f6 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	2202      	movs	r2, #2
 8008888:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	681a      	ldr	r2, [r3, #0]
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	3304      	adds	r3, #4
 8008894:	4619      	mov	r1, r3
 8008896:	4610      	mov	r0, r2
 8008898:	f000 fc86 	bl	80091a8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800889c:	687b      	ldr	r3, [r7, #4]
 800889e:	2201      	movs	r2, #1
 80088a0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	2201      	movs	r2, #1
 80088a8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	2201      	movs	r2, #1
 80088b0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	2201      	movs	r2, #1
 80088b8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80088bc:	687b      	ldr	r3, [r7, #4]
 80088be:	2201      	movs	r2, #1
 80088c0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80088c4:	687b      	ldr	r3, [r7, #4]
 80088c6:	2201      	movs	r2, #1
 80088c8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	2201      	movs	r2, #1
 80088d0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	2201      	movs	r2, #1
 80088d8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	2201      	movs	r2, #1
 80088e0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80088e4:	687b      	ldr	r3, [r7, #4]
 80088e6:	2201      	movs	r2, #1
 80088e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80088ec:	2300      	movs	r3, #0
}
 80088ee:	4618      	mov	r0, r3
 80088f0:	3708      	adds	r7, #8
 80088f2:	46bd      	mov	sp, r7
 80088f4:	bd80      	pop	{r7, pc}

080088f6 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80088f6:	b480      	push	{r7}
 80088f8:	b083      	sub	sp, #12
 80088fa:	af00      	add	r7, sp, #0
 80088fc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80088fe:	bf00      	nop
 8008900:	370c      	adds	r7, #12
 8008902:	46bd      	mov	sp, r7
 8008904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008908:	4770      	bx	lr
	...

0800890c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800890c:	b580      	push	{r7, lr}
 800890e:	b084      	sub	sp, #16
 8008910:	af00      	add	r7, sp, #0
 8008912:	6078      	str	r0, [r7, #4]
 8008914:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8008916:	683b      	ldr	r3, [r7, #0]
 8008918:	2b00      	cmp	r3, #0
 800891a:	d109      	bne.n	8008930 <HAL_TIM_PWM_Start+0x24>
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008922:	b2db      	uxtb	r3, r3
 8008924:	2b01      	cmp	r3, #1
 8008926:	bf14      	ite	ne
 8008928:	2301      	movne	r3, #1
 800892a:	2300      	moveq	r3, #0
 800892c:	b2db      	uxtb	r3, r3
 800892e:	e022      	b.n	8008976 <HAL_TIM_PWM_Start+0x6a>
 8008930:	683b      	ldr	r3, [r7, #0]
 8008932:	2b04      	cmp	r3, #4
 8008934:	d109      	bne.n	800894a <HAL_TIM_PWM_Start+0x3e>
 8008936:	687b      	ldr	r3, [r7, #4]
 8008938:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800893c:	b2db      	uxtb	r3, r3
 800893e:	2b01      	cmp	r3, #1
 8008940:	bf14      	ite	ne
 8008942:	2301      	movne	r3, #1
 8008944:	2300      	moveq	r3, #0
 8008946:	b2db      	uxtb	r3, r3
 8008948:	e015      	b.n	8008976 <HAL_TIM_PWM_Start+0x6a>
 800894a:	683b      	ldr	r3, [r7, #0]
 800894c:	2b08      	cmp	r3, #8
 800894e:	d109      	bne.n	8008964 <HAL_TIM_PWM_Start+0x58>
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8008956:	b2db      	uxtb	r3, r3
 8008958:	2b01      	cmp	r3, #1
 800895a:	bf14      	ite	ne
 800895c:	2301      	movne	r3, #1
 800895e:	2300      	moveq	r3, #0
 8008960:	b2db      	uxtb	r3, r3
 8008962:	e008      	b.n	8008976 <HAL_TIM_PWM_Start+0x6a>
 8008964:	687b      	ldr	r3, [r7, #4]
 8008966:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800896a:	b2db      	uxtb	r3, r3
 800896c:	2b01      	cmp	r3, #1
 800896e:	bf14      	ite	ne
 8008970:	2301      	movne	r3, #1
 8008972:	2300      	moveq	r3, #0
 8008974:	b2db      	uxtb	r3, r3
 8008976:	2b00      	cmp	r3, #0
 8008978:	d001      	beq.n	800897e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800897a:	2301      	movs	r3, #1
 800897c:	e068      	b.n	8008a50 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800897e:	683b      	ldr	r3, [r7, #0]
 8008980:	2b00      	cmp	r3, #0
 8008982:	d104      	bne.n	800898e <HAL_TIM_PWM_Start+0x82>
 8008984:	687b      	ldr	r3, [r7, #4]
 8008986:	2202      	movs	r2, #2
 8008988:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800898c:	e013      	b.n	80089b6 <HAL_TIM_PWM_Start+0xaa>
 800898e:	683b      	ldr	r3, [r7, #0]
 8008990:	2b04      	cmp	r3, #4
 8008992:	d104      	bne.n	800899e <HAL_TIM_PWM_Start+0x92>
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	2202      	movs	r2, #2
 8008998:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800899c:	e00b      	b.n	80089b6 <HAL_TIM_PWM_Start+0xaa>
 800899e:	683b      	ldr	r3, [r7, #0]
 80089a0:	2b08      	cmp	r3, #8
 80089a2:	d104      	bne.n	80089ae <HAL_TIM_PWM_Start+0xa2>
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	2202      	movs	r2, #2
 80089a8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80089ac:	e003      	b.n	80089b6 <HAL_TIM_PWM_Start+0xaa>
 80089ae:	687b      	ldr	r3, [r7, #4]
 80089b0:	2202      	movs	r2, #2
 80089b2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80089b6:	687b      	ldr	r3, [r7, #4]
 80089b8:	681b      	ldr	r3, [r3, #0]
 80089ba:	2201      	movs	r2, #1
 80089bc:	6839      	ldr	r1, [r7, #0]
 80089be:	4618      	mov	r0, r3
 80089c0:	f000 fe98 	bl	80096f4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	681b      	ldr	r3, [r3, #0]
 80089c8:	4a23      	ldr	r2, [pc, #140]	; (8008a58 <HAL_TIM_PWM_Start+0x14c>)
 80089ca:	4293      	cmp	r3, r2
 80089cc:	d107      	bne.n	80089de <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80089ce:	687b      	ldr	r3, [r7, #4]
 80089d0:	681b      	ldr	r3, [r3, #0]
 80089d2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80089d4:	687b      	ldr	r3, [r7, #4]
 80089d6:	681b      	ldr	r3, [r3, #0]
 80089d8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80089dc:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80089de:	687b      	ldr	r3, [r7, #4]
 80089e0:	681b      	ldr	r3, [r3, #0]
 80089e2:	4a1d      	ldr	r2, [pc, #116]	; (8008a58 <HAL_TIM_PWM_Start+0x14c>)
 80089e4:	4293      	cmp	r3, r2
 80089e6:	d018      	beq.n	8008a1a <HAL_TIM_PWM_Start+0x10e>
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	681b      	ldr	r3, [r3, #0]
 80089ec:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80089f0:	d013      	beq.n	8008a1a <HAL_TIM_PWM_Start+0x10e>
 80089f2:	687b      	ldr	r3, [r7, #4]
 80089f4:	681b      	ldr	r3, [r3, #0]
 80089f6:	4a19      	ldr	r2, [pc, #100]	; (8008a5c <HAL_TIM_PWM_Start+0x150>)
 80089f8:	4293      	cmp	r3, r2
 80089fa:	d00e      	beq.n	8008a1a <HAL_TIM_PWM_Start+0x10e>
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	681b      	ldr	r3, [r3, #0]
 8008a00:	4a17      	ldr	r2, [pc, #92]	; (8008a60 <HAL_TIM_PWM_Start+0x154>)
 8008a02:	4293      	cmp	r3, r2
 8008a04:	d009      	beq.n	8008a1a <HAL_TIM_PWM_Start+0x10e>
 8008a06:	687b      	ldr	r3, [r7, #4]
 8008a08:	681b      	ldr	r3, [r3, #0]
 8008a0a:	4a16      	ldr	r2, [pc, #88]	; (8008a64 <HAL_TIM_PWM_Start+0x158>)
 8008a0c:	4293      	cmp	r3, r2
 8008a0e:	d004      	beq.n	8008a1a <HAL_TIM_PWM_Start+0x10e>
 8008a10:	687b      	ldr	r3, [r7, #4]
 8008a12:	681b      	ldr	r3, [r3, #0]
 8008a14:	4a14      	ldr	r2, [pc, #80]	; (8008a68 <HAL_TIM_PWM_Start+0x15c>)
 8008a16:	4293      	cmp	r3, r2
 8008a18:	d111      	bne.n	8008a3e <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008a1a:	687b      	ldr	r3, [r7, #4]
 8008a1c:	681b      	ldr	r3, [r3, #0]
 8008a1e:	689b      	ldr	r3, [r3, #8]
 8008a20:	f003 0307 	and.w	r3, r3, #7
 8008a24:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008a26:	68fb      	ldr	r3, [r7, #12]
 8008a28:	2b06      	cmp	r3, #6
 8008a2a:	d010      	beq.n	8008a4e <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	681b      	ldr	r3, [r3, #0]
 8008a30:	681a      	ldr	r2, [r3, #0]
 8008a32:	687b      	ldr	r3, [r7, #4]
 8008a34:	681b      	ldr	r3, [r3, #0]
 8008a36:	f042 0201 	orr.w	r2, r2, #1
 8008a3a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008a3c:	e007      	b.n	8008a4e <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	681b      	ldr	r3, [r3, #0]
 8008a42:	681a      	ldr	r2, [r3, #0]
 8008a44:	687b      	ldr	r3, [r7, #4]
 8008a46:	681b      	ldr	r3, [r3, #0]
 8008a48:	f042 0201 	orr.w	r2, r2, #1
 8008a4c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008a4e:	2300      	movs	r3, #0
}
 8008a50:	4618      	mov	r0, r3
 8008a52:	3710      	adds	r7, #16
 8008a54:	46bd      	mov	sp, r7
 8008a56:	bd80      	pop	{r7, pc}
 8008a58:	40010000 	.word	0x40010000
 8008a5c:	40000400 	.word	0x40000400
 8008a60:	40000800 	.word	0x40000800
 8008a64:	40000c00 	.word	0x40000c00
 8008a68:	40014000 	.word	0x40014000

08008a6c <HAL_TIM_PWM_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008a6c:	b580      	push	{r7, lr}
 8008a6e:	b084      	sub	sp, #16
 8008a70:	af00      	add	r7, sp, #0
 8008a72:	6078      	str	r0, [r7, #4]
 8008a74:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8008a76:	683b      	ldr	r3, [r7, #0]
 8008a78:	2b00      	cmp	r3, #0
 8008a7a:	d109      	bne.n	8008a90 <HAL_TIM_PWM_Start_IT+0x24>
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008a82:	b2db      	uxtb	r3, r3
 8008a84:	2b01      	cmp	r3, #1
 8008a86:	bf14      	ite	ne
 8008a88:	2301      	movne	r3, #1
 8008a8a:	2300      	moveq	r3, #0
 8008a8c:	b2db      	uxtb	r3, r3
 8008a8e:	e022      	b.n	8008ad6 <HAL_TIM_PWM_Start_IT+0x6a>
 8008a90:	683b      	ldr	r3, [r7, #0]
 8008a92:	2b04      	cmp	r3, #4
 8008a94:	d109      	bne.n	8008aaa <HAL_TIM_PWM_Start_IT+0x3e>
 8008a96:	687b      	ldr	r3, [r7, #4]
 8008a98:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8008a9c:	b2db      	uxtb	r3, r3
 8008a9e:	2b01      	cmp	r3, #1
 8008aa0:	bf14      	ite	ne
 8008aa2:	2301      	movne	r3, #1
 8008aa4:	2300      	moveq	r3, #0
 8008aa6:	b2db      	uxtb	r3, r3
 8008aa8:	e015      	b.n	8008ad6 <HAL_TIM_PWM_Start_IT+0x6a>
 8008aaa:	683b      	ldr	r3, [r7, #0]
 8008aac:	2b08      	cmp	r3, #8
 8008aae:	d109      	bne.n	8008ac4 <HAL_TIM_PWM_Start_IT+0x58>
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8008ab6:	b2db      	uxtb	r3, r3
 8008ab8:	2b01      	cmp	r3, #1
 8008aba:	bf14      	ite	ne
 8008abc:	2301      	movne	r3, #1
 8008abe:	2300      	moveq	r3, #0
 8008ac0:	b2db      	uxtb	r3, r3
 8008ac2:	e008      	b.n	8008ad6 <HAL_TIM_PWM_Start_IT+0x6a>
 8008ac4:	687b      	ldr	r3, [r7, #4]
 8008ac6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008aca:	b2db      	uxtb	r3, r3
 8008acc:	2b01      	cmp	r3, #1
 8008ace:	bf14      	ite	ne
 8008ad0:	2301      	movne	r3, #1
 8008ad2:	2300      	moveq	r3, #0
 8008ad4:	b2db      	uxtb	r3, r3
 8008ad6:	2b00      	cmp	r3, #0
 8008ad8:	d001      	beq.n	8008ade <HAL_TIM_PWM_Start_IT+0x72>
  {
    return HAL_ERROR;
 8008ada:	2301      	movs	r3, #1
 8008adc:	e0ae      	b.n	8008c3c <HAL_TIM_PWM_Start_IT+0x1d0>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8008ade:	683b      	ldr	r3, [r7, #0]
 8008ae0:	2b00      	cmp	r3, #0
 8008ae2:	d104      	bne.n	8008aee <HAL_TIM_PWM_Start_IT+0x82>
 8008ae4:	687b      	ldr	r3, [r7, #4]
 8008ae6:	2202      	movs	r2, #2
 8008ae8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008aec:	e013      	b.n	8008b16 <HAL_TIM_PWM_Start_IT+0xaa>
 8008aee:	683b      	ldr	r3, [r7, #0]
 8008af0:	2b04      	cmp	r3, #4
 8008af2:	d104      	bne.n	8008afe <HAL_TIM_PWM_Start_IT+0x92>
 8008af4:	687b      	ldr	r3, [r7, #4]
 8008af6:	2202      	movs	r2, #2
 8008af8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008afc:	e00b      	b.n	8008b16 <HAL_TIM_PWM_Start_IT+0xaa>
 8008afe:	683b      	ldr	r3, [r7, #0]
 8008b00:	2b08      	cmp	r3, #8
 8008b02:	d104      	bne.n	8008b0e <HAL_TIM_PWM_Start_IT+0xa2>
 8008b04:	687b      	ldr	r3, [r7, #4]
 8008b06:	2202      	movs	r2, #2
 8008b08:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008b0c:	e003      	b.n	8008b16 <HAL_TIM_PWM_Start_IT+0xaa>
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	2202      	movs	r2, #2
 8008b12:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8008b16:	683b      	ldr	r3, [r7, #0]
 8008b18:	2b0c      	cmp	r3, #12
 8008b1a:	d841      	bhi.n	8008ba0 <HAL_TIM_PWM_Start_IT+0x134>
 8008b1c:	a201      	add	r2, pc, #4	; (adr r2, 8008b24 <HAL_TIM_PWM_Start_IT+0xb8>)
 8008b1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008b22:	bf00      	nop
 8008b24:	08008b59 	.word	0x08008b59
 8008b28:	08008ba1 	.word	0x08008ba1
 8008b2c:	08008ba1 	.word	0x08008ba1
 8008b30:	08008ba1 	.word	0x08008ba1
 8008b34:	08008b6b 	.word	0x08008b6b
 8008b38:	08008ba1 	.word	0x08008ba1
 8008b3c:	08008ba1 	.word	0x08008ba1
 8008b40:	08008ba1 	.word	0x08008ba1
 8008b44:	08008b7d 	.word	0x08008b7d
 8008b48:	08008ba1 	.word	0x08008ba1
 8008b4c:	08008ba1 	.word	0x08008ba1
 8008b50:	08008ba1 	.word	0x08008ba1
 8008b54:	08008b8f 	.word	0x08008b8f
  switch (Channel)
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	681b      	ldr	r3, [r3, #0]
 8008b5c:	68da      	ldr	r2, [r3, #12]
 8008b5e:	687b      	ldr	r3, [r7, #4]
 8008b60:	681b      	ldr	r3, [r3, #0]
 8008b62:	f042 0202 	orr.w	r2, r2, #2
 8008b66:	60da      	str	r2, [r3, #12]
      break;
 8008b68:	e01b      	b.n	8008ba2 <HAL_TIM_PWM_Start_IT+0x136>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8008b6a:	687b      	ldr	r3, [r7, #4]
 8008b6c:	681b      	ldr	r3, [r3, #0]
 8008b6e:	68da      	ldr	r2, [r3, #12]
 8008b70:	687b      	ldr	r3, [r7, #4]
 8008b72:	681b      	ldr	r3, [r3, #0]
 8008b74:	f042 0204 	orr.w	r2, r2, #4
 8008b78:	60da      	str	r2, [r3, #12]
      break;
 8008b7a:	e012      	b.n	8008ba2 <HAL_TIM_PWM_Start_IT+0x136>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	681b      	ldr	r3, [r3, #0]
 8008b80:	68da      	ldr	r2, [r3, #12]
 8008b82:	687b      	ldr	r3, [r7, #4]
 8008b84:	681b      	ldr	r3, [r3, #0]
 8008b86:	f042 0208 	orr.w	r2, r2, #8
 8008b8a:	60da      	str	r2, [r3, #12]
      break;
 8008b8c:	e009      	b.n	8008ba2 <HAL_TIM_PWM_Start_IT+0x136>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8008b8e:	687b      	ldr	r3, [r7, #4]
 8008b90:	681b      	ldr	r3, [r3, #0]
 8008b92:	68da      	ldr	r2, [r3, #12]
 8008b94:	687b      	ldr	r3, [r7, #4]
 8008b96:	681b      	ldr	r3, [r3, #0]
 8008b98:	f042 0210 	orr.w	r2, r2, #16
 8008b9c:	60da      	str	r2, [r3, #12]
      break;
 8008b9e:	e000      	b.n	8008ba2 <HAL_TIM_PWM_Start_IT+0x136>
    }

    default:
      break;
 8008ba0:	bf00      	nop
  }

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8008ba2:	687b      	ldr	r3, [r7, #4]
 8008ba4:	681b      	ldr	r3, [r3, #0]
 8008ba6:	2201      	movs	r2, #1
 8008ba8:	6839      	ldr	r1, [r7, #0]
 8008baa:	4618      	mov	r0, r3
 8008bac:	f000 fda2 	bl	80096f4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	681b      	ldr	r3, [r3, #0]
 8008bb4:	4a23      	ldr	r2, [pc, #140]	; (8008c44 <HAL_TIM_PWM_Start_IT+0x1d8>)
 8008bb6:	4293      	cmp	r3, r2
 8008bb8:	d107      	bne.n	8008bca <HAL_TIM_PWM_Start_IT+0x15e>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	681b      	ldr	r3, [r3, #0]
 8008bbe:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008bc0:	687b      	ldr	r3, [r7, #4]
 8008bc2:	681b      	ldr	r3, [r3, #0]
 8008bc4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8008bc8:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008bca:	687b      	ldr	r3, [r7, #4]
 8008bcc:	681b      	ldr	r3, [r3, #0]
 8008bce:	4a1d      	ldr	r2, [pc, #116]	; (8008c44 <HAL_TIM_PWM_Start_IT+0x1d8>)
 8008bd0:	4293      	cmp	r3, r2
 8008bd2:	d018      	beq.n	8008c06 <HAL_TIM_PWM_Start_IT+0x19a>
 8008bd4:	687b      	ldr	r3, [r7, #4]
 8008bd6:	681b      	ldr	r3, [r3, #0]
 8008bd8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008bdc:	d013      	beq.n	8008c06 <HAL_TIM_PWM_Start_IT+0x19a>
 8008bde:	687b      	ldr	r3, [r7, #4]
 8008be0:	681b      	ldr	r3, [r3, #0]
 8008be2:	4a19      	ldr	r2, [pc, #100]	; (8008c48 <HAL_TIM_PWM_Start_IT+0x1dc>)
 8008be4:	4293      	cmp	r3, r2
 8008be6:	d00e      	beq.n	8008c06 <HAL_TIM_PWM_Start_IT+0x19a>
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	681b      	ldr	r3, [r3, #0]
 8008bec:	4a17      	ldr	r2, [pc, #92]	; (8008c4c <HAL_TIM_PWM_Start_IT+0x1e0>)
 8008bee:	4293      	cmp	r3, r2
 8008bf0:	d009      	beq.n	8008c06 <HAL_TIM_PWM_Start_IT+0x19a>
 8008bf2:	687b      	ldr	r3, [r7, #4]
 8008bf4:	681b      	ldr	r3, [r3, #0]
 8008bf6:	4a16      	ldr	r2, [pc, #88]	; (8008c50 <HAL_TIM_PWM_Start_IT+0x1e4>)
 8008bf8:	4293      	cmp	r3, r2
 8008bfa:	d004      	beq.n	8008c06 <HAL_TIM_PWM_Start_IT+0x19a>
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	681b      	ldr	r3, [r3, #0]
 8008c00:	4a14      	ldr	r2, [pc, #80]	; (8008c54 <HAL_TIM_PWM_Start_IT+0x1e8>)
 8008c02:	4293      	cmp	r3, r2
 8008c04:	d111      	bne.n	8008c2a <HAL_TIM_PWM_Start_IT+0x1be>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	681b      	ldr	r3, [r3, #0]
 8008c0a:	689b      	ldr	r3, [r3, #8]
 8008c0c:	f003 0307 	and.w	r3, r3, #7
 8008c10:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008c12:	68fb      	ldr	r3, [r7, #12]
 8008c14:	2b06      	cmp	r3, #6
 8008c16:	d010      	beq.n	8008c3a <HAL_TIM_PWM_Start_IT+0x1ce>
    {
      __HAL_TIM_ENABLE(htim);
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	681b      	ldr	r3, [r3, #0]
 8008c1c:	681a      	ldr	r2, [r3, #0]
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	681b      	ldr	r3, [r3, #0]
 8008c22:	f042 0201 	orr.w	r2, r2, #1
 8008c26:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008c28:	e007      	b.n	8008c3a <HAL_TIM_PWM_Start_IT+0x1ce>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008c2a:	687b      	ldr	r3, [r7, #4]
 8008c2c:	681b      	ldr	r3, [r3, #0]
 8008c2e:	681a      	ldr	r2, [r3, #0]
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	681b      	ldr	r3, [r3, #0]
 8008c34:	f042 0201 	orr.w	r2, r2, #1
 8008c38:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008c3a:	2300      	movs	r3, #0
}
 8008c3c:	4618      	mov	r0, r3
 8008c3e:	3710      	adds	r7, #16
 8008c40:	46bd      	mov	sp, r7
 8008c42:	bd80      	pop	{r7, pc}
 8008c44:	40010000 	.word	0x40010000
 8008c48:	40000400 	.word	0x40000400
 8008c4c:	40000800 	.word	0x40000800
 8008c50:	40000c00 	.word	0x40000c00
 8008c54:	40014000 	.word	0x40014000

08008c58 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008c58:	b580      	push	{r7, lr}
 8008c5a:	b082      	sub	sp, #8
 8008c5c:	af00      	add	r7, sp, #0
 8008c5e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	681b      	ldr	r3, [r3, #0]
 8008c64:	691b      	ldr	r3, [r3, #16]
 8008c66:	f003 0302 	and.w	r3, r3, #2
 8008c6a:	2b02      	cmp	r3, #2
 8008c6c:	d122      	bne.n	8008cb4 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8008c6e:	687b      	ldr	r3, [r7, #4]
 8008c70:	681b      	ldr	r3, [r3, #0]
 8008c72:	68db      	ldr	r3, [r3, #12]
 8008c74:	f003 0302 	and.w	r3, r3, #2
 8008c78:	2b02      	cmp	r3, #2
 8008c7a:	d11b      	bne.n	8008cb4 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	681b      	ldr	r3, [r3, #0]
 8008c80:	f06f 0202 	mvn.w	r2, #2
 8008c84:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008c86:	687b      	ldr	r3, [r7, #4]
 8008c88:	2201      	movs	r2, #1
 8008c8a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	681b      	ldr	r3, [r3, #0]
 8008c90:	699b      	ldr	r3, [r3, #24]
 8008c92:	f003 0303 	and.w	r3, r3, #3
 8008c96:	2b00      	cmp	r3, #0
 8008c98:	d003      	beq.n	8008ca2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8008c9a:	6878      	ldr	r0, [r7, #4]
 8008c9c:	f000 fa70 	bl	8009180 <HAL_TIM_IC_CaptureCallback>
 8008ca0:	e005      	b.n	8008cae <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8008ca2:	6878      	ldr	r0, [r7, #4]
 8008ca4:	f000 fa62 	bl	800916c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008ca8:	6878      	ldr	r0, [r7, #4]
 8008caa:	f7f8 ff49 	bl	8001b40 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008cae:	687b      	ldr	r3, [r7, #4]
 8008cb0:	2200      	movs	r2, #0
 8008cb2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8008cb4:	687b      	ldr	r3, [r7, #4]
 8008cb6:	681b      	ldr	r3, [r3, #0]
 8008cb8:	691b      	ldr	r3, [r3, #16]
 8008cba:	f003 0304 	and.w	r3, r3, #4
 8008cbe:	2b04      	cmp	r3, #4
 8008cc0:	d122      	bne.n	8008d08 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	681b      	ldr	r3, [r3, #0]
 8008cc6:	68db      	ldr	r3, [r3, #12]
 8008cc8:	f003 0304 	and.w	r3, r3, #4
 8008ccc:	2b04      	cmp	r3, #4
 8008cce:	d11b      	bne.n	8008d08 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8008cd0:	687b      	ldr	r3, [r7, #4]
 8008cd2:	681b      	ldr	r3, [r3, #0]
 8008cd4:	f06f 0204 	mvn.w	r2, #4
 8008cd8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008cda:	687b      	ldr	r3, [r7, #4]
 8008cdc:	2202      	movs	r2, #2
 8008cde:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	681b      	ldr	r3, [r3, #0]
 8008ce4:	699b      	ldr	r3, [r3, #24]
 8008ce6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008cea:	2b00      	cmp	r3, #0
 8008cec:	d003      	beq.n	8008cf6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008cee:	6878      	ldr	r0, [r7, #4]
 8008cf0:	f000 fa46 	bl	8009180 <HAL_TIM_IC_CaptureCallback>
 8008cf4:	e005      	b.n	8008d02 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008cf6:	6878      	ldr	r0, [r7, #4]
 8008cf8:	f000 fa38 	bl	800916c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008cfc:	6878      	ldr	r0, [r7, #4]
 8008cfe:	f7f8 ff1f 	bl	8001b40 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	2200      	movs	r2, #0
 8008d06:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8008d08:	687b      	ldr	r3, [r7, #4]
 8008d0a:	681b      	ldr	r3, [r3, #0]
 8008d0c:	691b      	ldr	r3, [r3, #16]
 8008d0e:	f003 0308 	and.w	r3, r3, #8
 8008d12:	2b08      	cmp	r3, #8
 8008d14:	d122      	bne.n	8008d5c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8008d16:	687b      	ldr	r3, [r7, #4]
 8008d18:	681b      	ldr	r3, [r3, #0]
 8008d1a:	68db      	ldr	r3, [r3, #12]
 8008d1c:	f003 0308 	and.w	r3, r3, #8
 8008d20:	2b08      	cmp	r3, #8
 8008d22:	d11b      	bne.n	8008d5c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8008d24:	687b      	ldr	r3, [r7, #4]
 8008d26:	681b      	ldr	r3, [r3, #0]
 8008d28:	f06f 0208 	mvn.w	r2, #8
 8008d2c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008d2e:	687b      	ldr	r3, [r7, #4]
 8008d30:	2204      	movs	r2, #4
 8008d32:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008d34:	687b      	ldr	r3, [r7, #4]
 8008d36:	681b      	ldr	r3, [r3, #0]
 8008d38:	69db      	ldr	r3, [r3, #28]
 8008d3a:	f003 0303 	and.w	r3, r3, #3
 8008d3e:	2b00      	cmp	r3, #0
 8008d40:	d003      	beq.n	8008d4a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008d42:	6878      	ldr	r0, [r7, #4]
 8008d44:	f000 fa1c 	bl	8009180 <HAL_TIM_IC_CaptureCallback>
 8008d48:	e005      	b.n	8008d56 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008d4a:	6878      	ldr	r0, [r7, #4]
 8008d4c:	f000 fa0e 	bl	800916c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008d50:	6878      	ldr	r0, [r7, #4]
 8008d52:	f7f8 fef5 	bl	8001b40 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	2200      	movs	r2, #0
 8008d5a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8008d5c:	687b      	ldr	r3, [r7, #4]
 8008d5e:	681b      	ldr	r3, [r3, #0]
 8008d60:	691b      	ldr	r3, [r3, #16]
 8008d62:	f003 0310 	and.w	r3, r3, #16
 8008d66:	2b10      	cmp	r3, #16
 8008d68:	d122      	bne.n	8008db0 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8008d6a:	687b      	ldr	r3, [r7, #4]
 8008d6c:	681b      	ldr	r3, [r3, #0]
 8008d6e:	68db      	ldr	r3, [r3, #12]
 8008d70:	f003 0310 	and.w	r3, r3, #16
 8008d74:	2b10      	cmp	r3, #16
 8008d76:	d11b      	bne.n	8008db0 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	681b      	ldr	r3, [r3, #0]
 8008d7c:	f06f 0210 	mvn.w	r2, #16
 8008d80:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008d82:	687b      	ldr	r3, [r7, #4]
 8008d84:	2208      	movs	r2, #8
 8008d86:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008d88:	687b      	ldr	r3, [r7, #4]
 8008d8a:	681b      	ldr	r3, [r3, #0]
 8008d8c:	69db      	ldr	r3, [r3, #28]
 8008d8e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008d92:	2b00      	cmp	r3, #0
 8008d94:	d003      	beq.n	8008d9e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008d96:	6878      	ldr	r0, [r7, #4]
 8008d98:	f000 f9f2 	bl	8009180 <HAL_TIM_IC_CaptureCallback>
 8008d9c:	e005      	b.n	8008daa <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008d9e:	6878      	ldr	r0, [r7, #4]
 8008da0:	f000 f9e4 	bl	800916c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008da4:	6878      	ldr	r0, [r7, #4]
 8008da6:	f7f8 fecb 	bl	8001b40 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008daa:	687b      	ldr	r3, [r7, #4]
 8008dac:	2200      	movs	r2, #0
 8008dae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8008db0:	687b      	ldr	r3, [r7, #4]
 8008db2:	681b      	ldr	r3, [r3, #0]
 8008db4:	691b      	ldr	r3, [r3, #16]
 8008db6:	f003 0301 	and.w	r3, r3, #1
 8008dba:	2b01      	cmp	r3, #1
 8008dbc:	d10e      	bne.n	8008ddc <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8008dbe:	687b      	ldr	r3, [r7, #4]
 8008dc0:	681b      	ldr	r3, [r3, #0]
 8008dc2:	68db      	ldr	r3, [r3, #12]
 8008dc4:	f003 0301 	and.w	r3, r3, #1
 8008dc8:	2b01      	cmp	r3, #1
 8008dca:	d107      	bne.n	8008ddc <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8008dcc:	687b      	ldr	r3, [r7, #4]
 8008dce:	681b      	ldr	r3, [r3, #0]
 8008dd0:	f06f 0201 	mvn.w	r2, #1
 8008dd4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8008dd6:	6878      	ldr	r0, [r7, #4]
 8008dd8:	f7fa f838 	bl	8002e4c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	681b      	ldr	r3, [r3, #0]
 8008de0:	691b      	ldr	r3, [r3, #16]
 8008de2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008de6:	2b80      	cmp	r3, #128	; 0x80
 8008de8:	d10e      	bne.n	8008e08 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8008dea:	687b      	ldr	r3, [r7, #4]
 8008dec:	681b      	ldr	r3, [r3, #0]
 8008dee:	68db      	ldr	r3, [r3, #12]
 8008df0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008df4:	2b80      	cmp	r3, #128	; 0x80
 8008df6:	d107      	bne.n	8008e08 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	681b      	ldr	r3, [r3, #0]
 8008dfc:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8008e00:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8008e02:	6878      	ldr	r0, [r7, #4]
 8008e04:	f000 fdf0 	bl	80099e8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8008e08:	687b      	ldr	r3, [r7, #4]
 8008e0a:	681b      	ldr	r3, [r3, #0]
 8008e0c:	691b      	ldr	r3, [r3, #16]
 8008e0e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008e12:	2b40      	cmp	r3, #64	; 0x40
 8008e14:	d10e      	bne.n	8008e34 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8008e16:	687b      	ldr	r3, [r7, #4]
 8008e18:	681b      	ldr	r3, [r3, #0]
 8008e1a:	68db      	ldr	r3, [r3, #12]
 8008e1c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008e20:	2b40      	cmp	r3, #64	; 0x40
 8008e22:	d107      	bne.n	8008e34 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	681b      	ldr	r3, [r3, #0]
 8008e28:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8008e2c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008e2e:	6878      	ldr	r0, [r7, #4]
 8008e30:	f000 f9b0 	bl	8009194 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	681b      	ldr	r3, [r3, #0]
 8008e38:	691b      	ldr	r3, [r3, #16]
 8008e3a:	f003 0320 	and.w	r3, r3, #32
 8008e3e:	2b20      	cmp	r3, #32
 8008e40:	d10e      	bne.n	8008e60 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8008e42:	687b      	ldr	r3, [r7, #4]
 8008e44:	681b      	ldr	r3, [r3, #0]
 8008e46:	68db      	ldr	r3, [r3, #12]
 8008e48:	f003 0320 	and.w	r3, r3, #32
 8008e4c:	2b20      	cmp	r3, #32
 8008e4e:	d107      	bne.n	8008e60 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	681b      	ldr	r3, [r3, #0]
 8008e54:	f06f 0220 	mvn.w	r2, #32
 8008e58:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8008e5a:	6878      	ldr	r0, [r7, #4]
 8008e5c:	f000 fdba 	bl	80099d4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008e60:	bf00      	nop
 8008e62:	3708      	adds	r7, #8
 8008e64:	46bd      	mov	sp, r7
 8008e66:	bd80      	pop	{r7, pc}

08008e68 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8008e68:	b580      	push	{r7, lr}
 8008e6a:	b084      	sub	sp, #16
 8008e6c:	af00      	add	r7, sp, #0
 8008e6e:	60f8      	str	r0, [r7, #12]
 8008e70:	60b9      	str	r1, [r7, #8]
 8008e72:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008e74:	68fb      	ldr	r3, [r7, #12]
 8008e76:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008e7a:	2b01      	cmp	r3, #1
 8008e7c:	d101      	bne.n	8008e82 <HAL_TIM_PWM_ConfigChannel+0x1a>
 8008e7e:	2302      	movs	r3, #2
 8008e80:	e0ac      	b.n	8008fdc <HAL_TIM_PWM_ConfigChannel+0x174>
 8008e82:	68fb      	ldr	r3, [r7, #12]
 8008e84:	2201      	movs	r2, #1
 8008e86:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8008e8a:	687b      	ldr	r3, [r7, #4]
 8008e8c:	2b0c      	cmp	r3, #12
 8008e8e:	f200 809f 	bhi.w	8008fd0 <HAL_TIM_PWM_ConfigChannel+0x168>
 8008e92:	a201      	add	r2, pc, #4	; (adr r2, 8008e98 <HAL_TIM_PWM_ConfigChannel+0x30>)
 8008e94:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008e98:	08008ecd 	.word	0x08008ecd
 8008e9c:	08008fd1 	.word	0x08008fd1
 8008ea0:	08008fd1 	.word	0x08008fd1
 8008ea4:	08008fd1 	.word	0x08008fd1
 8008ea8:	08008f0d 	.word	0x08008f0d
 8008eac:	08008fd1 	.word	0x08008fd1
 8008eb0:	08008fd1 	.word	0x08008fd1
 8008eb4:	08008fd1 	.word	0x08008fd1
 8008eb8:	08008f4f 	.word	0x08008f4f
 8008ebc:	08008fd1 	.word	0x08008fd1
 8008ec0:	08008fd1 	.word	0x08008fd1
 8008ec4:	08008fd1 	.word	0x08008fd1
 8008ec8:	08008f8f 	.word	0x08008f8f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8008ecc:	68fb      	ldr	r3, [r7, #12]
 8008ece:	681b      	ldr	r3, [r3, #0]
 8008ed0:	68b9      	ldr	r1, [r7, #8]
 8008ed2:	4618      	mov	r0, r3
 8008ed4:	f000 f9e8 	bl	80092a8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8008ed8:	68fb      	ldr	r3, [r7, #12]
 8008eda:	681b      	ldr	r3, [r3, #0]
 8008edc:	699a      	ldr	r2, [r3, #24]
 8008ede:	68fb      	ldr	r3, [r7, #12]
 8008ee0:	681b      	ldr	r3, [r3, #0]
 8008ee2:	f042 0208 	orr.w	r2, r2, #8
 8008ee6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8008ee8:	68fb      	ldr	r3, [r7, #12]
 8008eea:	681b      	ldr	r3, [r3, #0]
 8008eec:	699a      	ldr	r2, [r3, #24]
 8008eee:	68fb      	ldr	r3, [r7, #12]
 8008ef0:	681b      	ldr	r3, [r3, #0]
 8008ef2:	f022 0204 	bic.w	r2, r2, #4
 8008ef6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8008ef8:	68fb      	ldr	r3, [r7, #12]
 8008efa:	681b      	ldr	r3, [r3, #0]
 8008efc:	6999      	ldr	r1, [r3, #24]
 8008efe:	68bb      	ldr	r3, [r7, #8]
 8008f00:	691a      	ldr	r2, [r3, #16]
 8008f02:	68fb      	ldr	r3, [r7, #12]
 8008f04:	681b      	ldr	r3, [r3, #0]
 8008f06:	430a      	orrs	r2, r1
 8008f08:	619a      	str	r2, [r3, #24]
      break;
 8008f0a:	e062      	b.n	8008fd2 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8008f0c:	68fb      	ldr	r3, [r7, #12]
 8008f0e:	681b      	ldr	r3, [r3, #0]
 8008f10:	68b9      	ldr	r1, [r7, #8]
 8008f12:	4618      	mov	r0, r3
 8008f14:	f000 fa2e 	bl	8009374 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8008f18:	68fb      	ldr	r3, [r7, #12]
 8008f1a:	681b      	ldr	r3, [r3, #0]
 8008f1c:	699a      	ldr	r2, [r3, #24]
 8008f1e:	68fb      	ldr	r3, [r7, #12]
 8008f20:	681b      	ldr	r3, [r3, #0]
 8008f22:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008f26:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8008f28:	68fb      	ldr	r3, [r7, #12]
 8008f2a:	681b      	ldr	r3, [r3, #0]
 8008f2c:	699a      	ldr	r2, [r3, #24]
 8008f2e:	68fb      	ldr	r3, [r7, #12]
 8008f30:	681b      	ldr	r3, [r3, #0]
 8008f32:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008f36:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8008f38:	68fb      	ldr	r3, [r7, #12]
 8008f3a:	681b      	ldr	r3, [r3, #0]
 8008f3c:	6999      	ldr	r1, [r3, #24]
 8008f3e:	68bb      	ldr	r3, [r7, #8]
 8008f40:	691b      	ldr	r3, [r3, #16]
 8008f42:	021a      	lsls	r2, r3, #8
 8008f44:	68fb      	ldr	r3, [r7, #12]
 8008f46:	681b      	ldr	r3, [r3, #0]
 8008f48:	430a      	orrs	r2, r1
 8008f4a:	619a      	str	r2, [r3, #24]
      break;
 8008f4c:	e041      	b.n	8008fd2 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8008f4e:	68fb      	ldr	r3, [r7, #12]
 8008f50:	681b      	ldr	r3, [r3, #0]
 8008f52:	68b9      	ldr	r1, [r7, #8]
 8008f54:	4618      	mov	r0, r3
 8008f56:	f000 fa79 	bl	800944c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8008f5a:	68fb      	ldr	r3, [r7, #12]
 8008f5c:	681b      	ldr	r3, [r3, #0]
 8008f5e:	69da      	ldr	r2, [r3, #28]
 8008f60:	68fb      	ldr	r3, [r7, #12]
 8008f62:	681b      	ldr	r3, [r3, #0]
 8008f64:	f042 0208 	orr.w	r2, r2, #8
 8008f68:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8008f6a:	68fb      	ldr	r3, [r7, #12]
 8008f6c:	681b      	ldr	r3, [r3, #0]
 8008f6e:	69da      	ldr	r2, [r3, #28]
 8008f70:	68fb      	ldr	r3, [r7, #12]
 8008f72:	681b      	ldr	r3, [r3, #0]
 8008f74:	f022 0204 	bic.w	r2, r2, #4
 8008f78:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8008f7a:	68fb      	ldr	r3, [r7, #12]
 8008f7c:	681b      	ldr	r3, [r3, #0]
 8008f7e:	69d9      	ldr	r1, [r3, #28]
 8008f80:	68bb      	ldr	r3, [r7, #8]
 8008f82:	691a      	ldr	r2, [r3, #16]
 8008f84:	68fb      	ldr	r3, [r7, #12]
 8008f86:	681b      	ldr	r3, [r3, #0]
 8008f88:	430a      	orrs	r2, r1
 8008f8a:	61da      	str	r2, [r3, #28]
      break;
 8008f8c:	e021      	b.n	8008fd2 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8008f8e:	68fb      	ldr	r3, [r7, #12]
 8008f90:	681b      	ldr	r3, [r3, #0]
 8008f92:	68b9      	ldr	r1, [r7, #8]
 8008f94:	4618      	mov	r0, r3
 8008f96:	f000 fac3 	bl	8009520 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8008f9a:	68fb      	ldr	r3, [r7, #12]
 8008f9c:	681b      	ldr	r3, [r3, #0]
 8008f9e:	69da      	ldr	r2, [r3, #28]
 8008fa0:	68fb      	ldr	r3, [r7, #12]
 8008fa2:	681b      	ldr	r3, [r3, #0]
 8008fa4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008fa8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8008faa:	68fb      	ldr	r3, [r7, #12]
 8008fac:	681b      	ldr	r3, [r3, #0]
 8008fae:	69da      	ldr	r2, [r3, #28]
 8008fb0:	68fb      	ldr	r3, [r7, #12]
 8008fb2:	681b      	ldr	r3, [r3, #0]
 8008fb4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008fb8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8008fba:	68fb      	ldr	r3, [r7, #12]
 8008fbc:	681b      	ldr	r3, [r3, #0]
 8008fbe:	69d9      	ldr	r1, [r3, #28]
 8008fc0:	68bb      	ldr	r3, [r7, #8]
 8008fc2:	691b      	ldr	r3, [r3, #16]
 8008fc4:	021a      	lsls	r2, r3, #8
 8008fc6:	68fb      	ldr	r3, [r7, #12]
 8008fc8:	681b      	ldr	r3, [r3, #0]
 8008fca:	430a      	orrs	r2, r1
 8008fcc:	61da      	str	r2, [r3, #28]
      break;
 8008fce:	e000      	b.n	8008fd2 <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 8008fd0:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8008fd2:	68fb      	ldr	r3, [r7, #12]
 8008fd4:	2200      	movs	r2, #0
 8008fd6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008fda:	2300      	movs	r3, #0
}
 8008fdc:	4618      	mov	r0, r3
 8008fde:	3710      	adds	r7, #16
 8008fe0:	46bd      	mov	sp, r7
 8008fe2:	bd80      	pop	{r7, pc}

08008fe4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8008fe4:	b580      	push	{r7, lr}
 8008fe6:	b084      	sub	sp, #16
 8008fe8:	af00      	add	r7, sp, #0
 8008fea:	6078      	str	r0, [r7, #4]
 8008fec:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8008fee:	687b      	ldr	r3, [r7, #4]
 8008ff0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008ff4:	2b01      	cmp	r3, #1
 8008ff6:	d101      	bne.n	8008ffc <HAL_TIM_ConfigClockSource+0x18>
 8008ff8:	2302      	movs	r3, #2
 8008ffa:	e0b3      	b.n	8009164 <HAL_TIM_ConfigClockSource+0x180>
 8008ffc:	687b      	ldr	r3, [r7, #4]
 8008ffe:	2201      	movs	r2, #1
 8009000:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8009004:	687b      	ldr	r3, [r7, #4]
 8009006:	2202      	movs	r2, #2
 8009008:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800900c:	687b      	ldr	r3, [r7, #4]
 800900e:	681b      	ldr	r3, [r3, #0]
 8009010:	689b      	ldr	r3, [r3, #8]
 8009012:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8009014:	68fb      	ldr	r3, [r7, #12]
 8009016:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800901a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800901c:	68fb      	ldr	r3, [r7, #12]
 800901e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8009022:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	681b      	ldr	r3, [r3, #0]
 8009028:	68fa      	ldr	r2, [r7, #12]
 800902a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800902c:	683b      	ldr	r3, [r7, #0]
 800902e:	681b      	ldr	r3, [r3, #0]
 8009030:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009034:	d03e      	beq.n	80090b4 <HAL_TIM_ConfigClockSource+0xd0>
 8009036:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800903a:	f200 8087 	bhi.w	800914c <HAL_TIM_ConfigClockSource+0x168>
 800903e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009042:	f000 8085 	beq.w	8009150 <HAL_TIM_ConfigClockSource+0x16c>
 8009046:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800904a:	d87f      	bhi.n	800914c <HAL_TIM_ConfigClockSource+0x168>
 800904c:	2b70      	cmp	r3, #112	; 0x70
 800904e:	d01a      	beq.n	8009086 <HAL_TIM_ConfigClockSource+0xa2>
 8009050:	2b70      	cmp	r3, #112	; 0x70
 8009052:	d87b      	bhi.n	800914c <HAL_TIM_ConfigClockSource+0x168>
 8009054:	2b60      	cmp	r3, #96	; 0x60
 8009056:	d050      	beq.n	80090fa <HAL_TIM_ConfigClockSource+0x116>
 8009058:	2b60      	cmp	r3, #96	; 0x60
 800905a:	d877      	bhi.n	800914c <HAL_TIM_ConfigClockSource+0x168>
 800905c:	2b50      	cmp	r3, #80	; 0x50
 800905e:	d03c      	beq.n	80090da <HAL_TIM_ConfigClockSource+0xf6>
 8009060:	2b50      	cmp	r3, #80	; 0x50
 8009062:	d873      	bhi.n	800914c <HAL_TIM_ConfigClockSource+0x168>
 8009064:	2b40      	cmp	r3, #64	; 0x40
 8009066:	d058      	beq.n	800911a <HAL_TIM_ConfigClockSource+0x136>
 8009068:	2b40      	cmp	r3, #64	; 0x40
 800906a:	d86f      	bhi.n	800914c <HAL_TIM_ConfigClockSource+0x168>
 800906c:	2b30      	cmp	r3, #48	; 0x30
 800906e:	d064      	beq.n	800913a <HAL_TIM_ConfigClockSource+0x156>
 8009070:	2b30      	cmp	r3, #48	; 0x30
 8009072:	d86b      	bhi.n	800914c <HAL_TIM_ConfigClockSource+0x168>
 8009074:	2b20      	cmp	r3, #32
 8009076:	d060      	beq.n	800913a <HAL_TIM_ConfigClockSource+0x156>
 8009078:	2b20      	cmp	r3, #32
 800907a:	d867      	bhi.n	800914c <HAL_TIM_ConfigClockSource+0x168>
 800907c:	2b00      	cmp	r3, #0
 800907e:	d05c      	beq.n	800913a <HAL_TIM_ConfigClockSource+0x156>
 8009080:	2b10      	cmp	r3, #16
 8009082:	d05a      	beq.n	800913a <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8009084:	e062      	b.n	800914c <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8009086:	687b      	ldr	r3, [r7, #4]
 8009088:	6818      	ldr	r0, [r3, #0]
 800908a:	683b      	ldr	r3, [r7, #0]
 800908c:	6899      	ldr	r1, [r3, #8]
 800908e:	683b      	ldr	r3, [r7, #0]
 8009090:	685a      	ldr	r2, [r3, #4]
 8009092:	683b      	ldr	r3, [r7, #0]
 8009094:	68db      	ldr	r3, [r3, #12]
 8009096:	f000 fb0d 	bl	80096b4 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800909a:	687b      	ldr	r3, [r7, #4]
 800909c:	681b      	ldr	r3, [r3, #0]
 800909e:	689b      	ldr	r3, [r3, #8]
 80090a0:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80090a2:	68fb      	ldr	r3, [r7, #12]
 80090a4:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80090a8:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80090aa:	687b      	ldr	r3, [r7, #4]
 80090ac:	681b      	ldr	r3, [r3, #0]
 80090ae:	68fa      	ldr	r2, [r7, #12]
 80090b0:	609a      	str	r2, [r3, #8]
      break;
 80090b2:	e04e      	b.n	8009152 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 80090b4:	687b      	ldr	r3, [r7, #4]
 80090b6:	6818      	ldr	r0, [r3, #0]
 80090b8:	683b      	ldr	r3, [r7, #0]
 80090ba:	6899      	ldr	r1, [r3, #8]
 80090bc:	683b      	ldr	r3, [r7, #0]
 80090be:	685a      	ldr	r2, [r3, #4]
 80090c0:	683b      	ldr	r3, [r7, #0]
 80090c2:	68db      	ldr	r3, [r3, #12]
 80090c4:	f000 faf6 	bl	80096b4 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80090c8:	687b      	ldr	r3, [r7, #4]
 80090ca:	681b      	ldr	r3, [r3, #0]
 80090cc:	689a      	ldr	r2, [r3, #8]
 80090ce:	687b      	ldr	r3, [r7, #4]
 80090d0:	681b      	ldr	r3, [r3, #0]
 80090d2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80090d6:	609a      	str	r2, [r3, #8]
      break;
 80090d8:	e03b      	b.n	8009152 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80090da:	687b      	ldr	r3, [r7, #4]
 80090dc:	6818      	ldr	r0, [r3, #0]
 80090de:	683b      	ldr	r3, [r7, #0]
 80090e0:	6859      	ldr	r1, [r3, #4]
 80090e2:	683b      	ldr	r3, [r7, #0]
 80090e4:	68db      	ldr	r3, [r3, #12]
 80090e6:	461a      	mov	r2, r3
 80090e8:	f000 fa6a 	bl	80095c0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80090ec:	687b      	ldr	r3, [r7, #4]
 80090ee:	681b      	ldr	r3, [r3, #0]
 80090f0:	2150      	movs	r1, #80	; 0x50
 80090f2:	4618      	mov	r0, r3
 80090f4:	f000 fac3 	bl	800967e <TIM_ITRx_SetConfig>
      break;
 80090f8:	e02b      	b.n	8009152 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80090fa:	687b      	ldr	r3, [r7, #4]
 80090fc:	6818      	ldr	r0, [r3, #0]
 80090fe:	683b      	ldr	r3, [r7, #0]
 8009100:	6859      	ldr	r1, [r3, #4]
 8009102:	683b      	ldr	r3, [r7, #0]
 8009104:	68db      	ldr	r3, [r3, #12]
 8009106:	461a      	mov	r2, r3
 8009108:	f000 fa89 	bl	800961e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800910c:	687b      	ldr	r3, [r7, #4]
 800910e:	681b      	ldr	r3, [r3, #0]
 8009110:	2160      	movs	r1, #96	; 0x60
 8009112:	4618      	mov	r0, r3
 8009114:	f000 fab3 	bl	800967e <TIM_ITRx_SetConfig>
      break;
 8009118:	e01b      	b.n	8009152 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800911a:	687b      	ldr	r3, [r7, #4]
 800911c:	6818      	ldr	r0, [r3, #0]
 800911e:	683b      	ldr	r3, [r7, #0]
 8009120:	6859      	ldr	r1, [r3, #4]
 8009122:	683b      	ldr	r3, [r7, #0]
 8009124:	68db      	ldr	r3, [r3, #12]
 8009126:	461a      	mov	r2, r3
 8009128:	f000 fa4a 	bl	80095c0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800912c:	687b      	ldr	r3, [r7, #4]
 800912e:	681b      	ldr	r3, [r3, #0]
 8009130:	2140      	movs	r1, #64	; 0x40
 8009132:	4618      	mov	r0, r3
 8009134:	f000 faa3 	bl	800967e <TIM_ITRx_SetConfig>
      break;
 8009138:	e00b      	b.n	8009152 <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800913a:	687b      	ldr	r3, [r7, #4]
 800913c:	681a      	ldr	r2, [r3, #0]
 800913e:	683b      	ldr	r3, [r7, #0]
 8009140:	681b      	ldr	r3, [r3, #0]
 8009142:	4619      	mov	r1, r3
 8009144:	4610      	mov	r0, r2
 8009146:	f000 fa9a 	bl	800967e <TIM_ITRx_SetConfig>
        break;
 800914a:	e002      	b.n	8009152 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 800914c:	bf00      	nop
 800914e:	e000      	b.n	8009152 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8009150:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8009152:	687b      	ldr	r3, [r7, #4]
 8009154:	2201      	movs	r2, #1
 8009156:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800915a:	687b      	ldr	r3, [r7, #4]
 800915c:	2200      	movs	r2, #0
 800915e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009162:	2300      	movs	r3, #0
}
 8009164:	4618      	mov	r0, r3
 8009166:	3710      	adds	r7, #16
 8009168:	46bd      	mov	sp, r7
 800916a:	bd80      	pop	{r7, pc}

0800916c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800916c:	b480      	push	{r7}
 800916e:	b083      	sub	sp, #12
 8009170:	af00      	add	r7, sp, #0
 8009172:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8009174:	bf00      	nop
 8009176:	370c      	adds	r7, #12
 8009178:	46bd      	mov	sp, r7
 800917a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800917e:	4770      	bx	lr

08009180 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8009180:	b480      	push	{r7}
 8009182:	b083      	sub	sp, #12
 8009184:	af00      	add	r7, sp, #0
 8009186:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8009188:	bf00      	nop
 800918a:	370c      	adds	r7, #12
 800918c:	46bd      	mov	sp, r7
 800918e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009192:	4770      	bx	lr

08009194 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8009194:	b480      	push	{r7}
 8009196:	b083      	sub	sp, #12
 8009198:	af00      	add	r7, sp, #0
 800919a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800919c:	bf00      	nop
 800919e:	370c      	adds	r7, #12
 80091a0:	46bd      	mov	sp, r7
 80091a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091a6:	4770      	bx	lr

080091a8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80091a8:	b480      	push	{r7}
 80091aa:	b085      	sub	sp, #20
 80091ac:	af00      	add	r7, sp, #0
 80091ae:	6078      	str	r0, [r7, #4]
 80091b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80091b2:	687b      	ldr	r3, [r7, #4]
 80091b4:	681b      	ldr	r3, [r3, #0]
 80091b6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80091b8:	687b      	ldr	r3, [r7, #4]
 80091ba:	4a34      	ldr	r2, [pc, #208]	; (800928c <TIM_Base_SetConfig+0xe4>)
 80091bc:	4293      	cmp	r3, r2
 80091be:	d00f      	beq.n	80091e0 <TIM_Base_SetConfig+0x38>
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80091c6:	d00b      	beq.n	80091e0 <TIM_Base_SetConfig+0x38>
 80091c8:	687b      	ldr	r3, [r7, #4]
 80091ca:	4a31      	ldr	r2, [pc, #196]	; (8009290 <TIM_Base_SetConfig+0xe8>)
 80091cc:	4293      	cmp	r3, r2
 80091ce:	d007      	beq.n	80091e0 <TIM_Base_SetConfig+0x38>
 80091d0:	687b      	ldr	r3, [r7, #4]
 80091d2:	4a30      	ldr	r2, [pc, #192]	; (8009294 <TIM_Base_SetConfig+0xec>)
 80091d4:	4293      	cmp	r3, r2
 80091d6:	d003      	beq.n	80091e0 <TIM_Base_SetConfig+0x38>
 80091d8:	687b      	ldr	r3, [r7, #4]
 80091da:	4a2f      	ldr	r2, [pc, #188]	; (8009298 <TIM_Base_SetConfig+0xf0>)
 80091dc:	4293      	cmp	r3, r2
 80091de:	d108      	bne.n	80091f2 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80091e0:	68fb      	ldr	r3, [r7, #12]
 80091e2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80091e6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80091e8:	683b      	ldr	r3, [r7, #0]
 80091ea:	685b      	ldr	r3, [r3, #4]
 80091ec:	68fa      	ldr	r2, [r7, #12]
 80091ee:	4313      	orrs	r3, r2
 80091f0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80091f2:	687b      	ldr	r3, [r7, #4]
 80091f4:	4a25      	ldr	r2, [pc, #148]	; (800928c <TIM_Base_SetConfig+0xe4>)
 80091f6:	4293      	cmp	r3, r2
 80091f8:	d01b      	beq.n	8009232 <TIM_Base_SetConfig+0x8a>
 80091fa:	687b      	ldr	r3, [r7, #4]
 80091fc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009200:	d017      	beq.n	8009232 <TIM_Base_SetConfig+0x8a>
 8009202:	687b      	ldr	r3, [r7, #4]
 8009204:	4a22      	ldr	r2, [pc, #136]	; (8009290 <TIM_Base_SetConfig+0xe8>)
 8009206:	4293      	cmp	r3, r2
 8009208:	d013      	beq.n	8009232 <TIM_Base_SetConfig+0x8a>
 800920a:	687b      	ldr	r3, [r7, #4]
 800920c:	4a21      	ldr	r2, [pc, #132]	; (8009294 <TIM_Base_SetConfig+0xec>)
 800920e:	4293      	cmp	r3, r2
 8009210:	d00f      	beq.n	8009232 <TIM_Base_SetConfig+0x8a>
 8009212:	687b      	ldr	r3, [r7, #4]
 8009214:	4a20      	ldr	r2, [pc, #128]	; (8009298 <TIM_Base_SetConfig+0xf0>)
 8009216:	4293      	cmp	r3, r2
 8009218:	d00b      	beq.n	8009232 <TIM_Base_SetConfig+0x8a>
 800921a:	687b      	ldr	r3, [r7, #4]
 800921c:	4a1f      	ldr	r2, [pc, #124]	; (800929c <TIM_Base_SetConfig+0xf4>)
 800921e:	4293      	cmp	r3, r2
 8009220:	d007      	beq.n	8009232 <TIM_Base_SetConfig+0x8a>
 8009222:	687b      	ldr	r3, [r7, #4]
 8009224:	4a1e      	ldr	r2, [pc, #120]	; (80092a0 <TIM_Base_SetConfig+0xf8>)
 8009226:	4293      	cmp	r3, r2
 8009228:	d003      	beq.n	8009232 <TIM_Base_SetConfig+0x8a>
 800922a:	687b      	ldr	r3, [r7, #4]
 800922c:	4a1d      	ldr	r2, [pc, #116]	; (80092a4 <TIM_Base_SetConfig+0xfc>)
 800922e:	4293      	cmp	r3, r2
 8009230:	d108      	bne.n	8009244 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8009232:	68fb      	ldr	r3, [r7, #12]
 8009234:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009238:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800923a:	683b      	ldr	r3, [r7, #0]
 800923c:	68db      	ldr	r3, [r3, #12]
 800923e:	68fa      	ldr	r2, [r7, #12]
 8009240:	4313      	orrs	r3, r2
 8009242:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009244:	68fb      	ldr	r3, [r7, #12]
 8009246:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800924a:	683b      	ldr	r3, [r7, #0]
 800924c:	695b      	ldr	r3, [r3, #20]
 800924e:	4313      	orrs	r3, r2
 8009250:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8009252:	687b      	ldr	r3, [r7, #4]
 8009254:	68fa      	ldr	r2, [r7, #12]
 8009256:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009258:	683b      	ldr	r3, [r7, #0]
 800925a:	689a      	ldr	r2, [r3, #8]
 800925c:	687b      	ldr	r3, [r7, #4]
 800925e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8009260:	683b      	ldr	r3, [r7, #0]
 8009262:	681a      	ldr	r2, [r3, #0]
 8009264:	687b      	ldr	r3, [r7, #4]
 8009266:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009268:	687b      	ldr	r3, [r7, #4]
 800926a:	4a08      	ldr	r2, [pc, #32]	; (800928c <TIM_Base_SetConfig+0xe4>)
 800926c:	4293      	cmp	r3, r2
 800926e:	d103      	bne.n	8009278 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8009270:	683b      	ldr	r3, [r7, #0]
 8009272:	691a      	ldr	r2, [r3, #16]
 8009274:	687b      	ldr	r3, [r7, #4]
 8009276:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8009278:	687b      	ldr	r3, [r7, #4]
 800927a:	2201      	movs	r2, #1
 800927c:	615a      	str	r2, [r3, #20]
}
 800927e:	bf00      	nop
 8009280:	3714      	adds	r7, #20
 8009282:	46bd      	mov	sp, r7
 8009284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009288:	4770      	bx	lr
 800928a:	bf00      	nop
 800928c:	40010000 	.word	0x40010000
 8009290:	40000400 	.word	0x40000400
 8009294:	40000800 	.word	0x40000800
 8009298:	40000c00 	.word	0x40000c00
 800929c:	40014000 	.word	0x40014000
 80092a0:	40014400 	.word	0x40014400
 80092a4:	40014800 	.word	0x40014800

080092a8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80092a8:	b480      	push	{r7}
 80092aa:	b087      	sub	sp, #28
 80092ac:	af00      	add	r7, sp, #0
 80092ae:	6078      	str	r0, [r7, #4]
 80092b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80092b2:	687b      	ldr	r3, [r7, #4]
 80092b4:	6a1b      	ldr	r3, [r3, #32]
 80092b6:	f023 0201 	bic.w	r2, r3, #1
 80092ba:	687b      	ldr	r3, [r7, #4]
 80092bc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80092be:	687b      	ldr	r3, [r7, #4]
 80092c0:	6a1b      	ldr	r3, [r3, #32]
 80092c2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80092c4:	687b      	ldr	r3, [r7, #4]
 80092c6:	685b      	ldr	r3, [r3, #4]
 80092c8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80092ca:	687b      	ldr	r3, [r7, #4]
 80092cc:	699b      	ldr	r3, [r3, #24]
 80092ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80092d0:	68fb      	ldr	r3, [r7, #12]
 80092d2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80092d6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80092d8:	68fb      	ldr	r3, [r7, #12]
 80092da:	f023 0303 	bic.w	r3, r3, #3
 80092de:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80092e0:	683b      	ldr	r3, [r7, #0]
 80092e2:	681b      	ldr	r3, [r3, #0]
 80092e4:	68fa      	ldr	r2, [r7, #12]
 80092e6:	4313      	orrs	r3, r2
 80092e8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80092ea:	697b      	ldr	r3, [r7, #20]
 80092ec:	f023 0302 	bic.w	r3, r3, #2
 80092f0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80092f2:	683b      	ldr	r3, [r7, #0]
 80092f4:	689b      	ldr	r3, [r3, #8]
 80092f6:	697a      	ldr	r2, [r7, #20]
 80092f8:	4313      	orrs	r3, r2
 80092fa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80092fc:	687b      	ldr	r3, [r7, #4]
 80092fe:	4a1c      	ldr	r2, [pc, #112]	; (8009370 <TIM_OC1_SetConfig+0xc8>)
 8009300:	4293      	cmp	r3, r2
 8009302:	d10c      	bne.n	800931e <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8009304:	697b      	ldr	r3, [r7, #20]
 8009306:	f023 0308 	bic.w	r3, r3, #8
 800930a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800930c:	683b      	ldr	r3, [r7, #0]
 800930e:	68db      	ldr	r3, [r3, #12]
 8009310:	697a      	ldr	r2, [r7, #20]
 8009312:	4313      	orrs	r3, r2
 8009314:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8009316:	697b      	ldr	r3, [r7, #20]
 8009318:	f023 0304 	bic.w	r3, r3, #4
 800931c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800931e:	687b      	ldr	r3, [r7, #4]
 8009320:	4a13      	ldr	r2, [pc, #76]	; (8009370 <TIM_OC1_SetConfig+0xc8>)
 8009322:	4293      	cmp	r3, r2
 8009324:	d111      	bne.n	800934a <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8009326:	693b      	ldr	r3, [r7, #16]
 8009328:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800932c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800932e:	693b      	ldr	r3, [r7, #16]
 8009330:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8009334:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8009336:	683b      	ldr	r3, [r7, #0]
 8009338:	695b      	ldr	r3, [r3, #20]
 800933a:	693a      	ldr	r2, [r7, #16]
 800933c:	4313      	orrs	r3, r2
 800933e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8009340:	683b      	ldr	r3, [r7, #0]
 8009342:	699b      	ldr	r3, [r3, #24]
 8009344:	693a      	ldr	r2, [r7, #16]
 8009346:	4313      	orrs	r3, r2
 8009348:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800934a:	687b      	ldr	r3, [r7, #4]
 800934c:	693a      	ldr	r2, [r7, #16]
 800934e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009350:	687b      	ldr	r3, [r7, #4]
 8009352:	68fa      	ldr	r2, [r7, #12]
 8009354:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8009356:	683b      	ldr	r3, [r7, #0]
 8009358:	685a      	ldr	r2, [r3, #4]
 800935a:	687b      	ldr	r3, [r7, #4]
 800935c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800935e:	687b      	ldr	r3, [r7, #4]
 8009360:	697a      	ldr	r2, [r7, #20]
 8009362:	621a      	str	r2, [r3, #32]
}
 8009364:	bf00      	nop
 8009366:	371c      	adds	r7, #28
 8009368:	46bd      	mov	sp, r7
 800936a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800936e:	4770      	bx	lr
 8009370:	40010000 	.word	0x40010000

08009374 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009374:	b480      	push	{r7}
 8009376:	b087      	sub	sp, #28
 8009378:	af00      	add	r7, sp, #0
 800937a:	6078      	str	r0, [r7, #4]
 800937c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800937e:	687b      	ldr	r3, [r7, #4]
 8009380:	6a1b      	ldr	r3, [r3, #32]
 8009382:	f023 0210 	bic.w	r2, r3, #16
 8009386:	687b      	ldr	r3, [r7, #4]
 8009388:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800938a:	687b      	ldr	r3, [r7, #4]
 800938c:	6a1b      	ldr	r3, [r3, #32]
 800938e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009390:	687b      	ldr	r3, [r7, #4]
 8009392:	685b      	ldr	r3, [r3, #4]
 8009394:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009396:	687b      	ldr	r3, [r7, #4]
 8009398:	699b      	ldr	r3, [r3, #24]
 800939a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800939c:	68fb      	ldr	r3, [r7, #12]
 800939e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80093a2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80093a4:	68fb      	ldr	r3, [r7, #12]
 80093a6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80093aa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80093ac:	683b      	ldr	r3, [r7, #0]
 80093ae:	681b      	ldr	r3, [r3, #0]
 80093b0:	021b      	lsls	r3, r3, #8
 80093b2:	68fa      	ldr	r2, [r7, #12]
 80093b4:	4313      	orrs	r3, r2
 80093b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80093b8:	697b      	ldr	r3, [r7, #20]
 80093ba:	f023 0320 	bic.w	r3, r3, #32
 80093be:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80093c0:	683b      	ldr	r3, [r7, #0]
 80093c2:	689b      	ldr	r3, [r3, #8]
 80093c4:	011b      	lsls	r3, r3, #4
 80093c6:	697a      	ldr	r2, [r7, #20]
 80093c8:	4313      	orrs	r3, r2
 80093ca:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80093cc:	687b      	ldr	r3, [r7, #4]
 80093ce:	4a1e      	ldr	r2, [pc, #120]	; (8009448 <TIM_OC2_SetConfig+0xd4>)
 80093d0:	4293      	cmp	r3, r2
 80093d2:	d10d      	bne.n	80093f0 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80093d4:	697b      	ldr	r3, [r7, #20]
 80093d6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80093da:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80093dc:	683b      	ldr	r3, [r7, #0]
 80093de:	68db      	ldr	r3, [r3, #12]
 80093e0:	011b      	lsls	r3, r3, #4
 80093e2:	697a      	ldr	r2, [r7, #20]
 80093e4:	4313      	orrs	r3, r2
 80093e6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80093e8:	697b      	ldr	r3, [r7, #20]
 80093ea:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80093ee:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80093f0:	687b      	ldr	r3, [r7, #4]
 80093f2:	4a15      	ldr	r2, [pc, #84]	; (8009448 <TIM_OC2_SetConfig+0xd4>)
 80093f4:	4293      	cmp	r3, r2
 80093f6:	d113      	bne.n	8009420 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80093f8:	693b      	ldr	r3, [r7, #16]
 80093fa:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80093fe:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8009400:	693b      	ldr	r3, [r7, #16]
 8009402:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8009406:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8009408:	683b      	ldr	r3, [r7, #0]
 800940a:	695b      	ldr	r3, [r3, #20]
 800940c:	009b      	lsls	r3, r3, #2
 800940e:	693a      	ldr	r2, [r7, #16]
 8009410:	4313      	orrs	r3, r2
 8009412:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8009414:	683b      	ldr	r3, [r7, #0]
 8009416:	699b      	ldr	r3, [r3, #24]
 8009418:	009b      	lsls	r3, r3, #2
 800941a:	693a      	ldr	r2, [r7, #16]
 800941c:	4313      	orrs	r3, r2
 800941e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009420:	687b      	ldr	r3, [r7, #4]
 8009422:	693a      	ldr	r2, [r7, #16]
 8009424:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009426:	687b      	ldr	r3, [r7, #4]
 8009428:	68fa      	ldr	r2, [r7, #12]
 800942a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800942c:	683b      	ldr	r3, [r7, #0]
 800942e:	685a      	ldr	r2, [r3, #4]
 8009430:	687b      	ldr	r3, [r7, #4]
 8009432:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009434:	687b      	ldr	r3, [r7, #4]
 8009436:	697a      	ldr	r2, [r7, #20]
 8009438:	621a      	str	r2, [r3, #32]
}
 800943a:	bf00      	nop
 800943c:	371c      	adds	r7, #28
 800943e:	46bd      	mov	sp, r7
 8009440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009444:	4770      	bx	lr
 8009446:	bf00      	nop
 8009448:	40010000 	.word	0x40010000

0800944c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800944c:	b480      	push	{r7}
 800944e:	b087      	sub	sp, #28
 8009450:	af00      	add	r7, sp, #0
 8009452:	6078      	str	r0, [r7, #4]
 8009454:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8009456:	687b      	ldr	r3, [r7, #4]
 8009458:	6a1b      	ldr	r3, [r3, #32]
 800945a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800945e:	687b      	ldr	r3, [r7, #4]
 8009460:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009462:	687b      	ldr	r3, [r7, #4]
 8009464:	6a1b      	ldr	r3, [r3, #32]
 8009466:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009468:	687b      	ldr	r3, [r7, #4]
 800946a:	685b      	ldr	r3, [r3, #4]
 800946c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800946e:	687b      	ldr	r3, [r7, #4]
 8009470:	69db      	ldr	r3, [r3, #28]
 8009472:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8009474:	68fb      	ldr	r3, [r7, #12]
 8009476:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800947a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800947c:	68fb      	ldr	r3, [r7, #12]
 800947e:	f023 0303 	bic.w	r3, r3, #3
 8009482:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009484:	683b      	ldr	r3, [r7, #0]
 8009486:	681b      	ldr	r3, [r3, #0]
 8009488:	68fa      	ldr	r2, [r7, #12]
 800948a:	4313      	orrs	r3, r2
 800948c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800948e:	697b      	ldr	r3, [r7, #20]
 8009490:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8009494:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8009496:	683b      	ldr	r3, [r7, #0]
 8009498:	689b      	ldr	r3, [r3, #8]
 800949a:	021b      	lsls	r3, r3, #8
 800949c:	697a      	ldr	r2, [r7, #20]
 800949e:	4313      	orrs	r3, r2
 80094a0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80094a2:	687b      	ldr	r3, [r7, #4]
 80094a4:	4a1d      	ldr	r2, [pc, #116]	; (800951c <TIM_OC3_SetConfig+0xd0>)
 80094a6:	4293      	cmp	r3, r2
 80094a8:	d10d      	bne.n	80094c6 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80094aa:	697b      	ldr	r3, [r7, #20]
 80094ac:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80094b0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80094b2:	683b      	ldr	r3, [r7, #0]
 80094b4:	68db      	ldr	r3, [r3, #12]
 80094b6:	021b      	lsls	r3, r3, #8
 80094b8:	697a      	ldr	r2, [r7, #20]
 80094ba:	4313      	orrs	r3, r2
 80094bc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80094be:	697b      	ldr	r3, [r7, #20]
 80094c0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80094c4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80094c6:	687b      	ldr	r3, [r7, #4]
 80094c8:	4a14      	ldr	r2, [pc, #80]	; (800951c <TIM_OC3_SetConfig+0xd0>)
 80094ca:	4293      	cmp	r3, r2
 80094cc:	d113      	bne.n	80094f6 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80094ce:	693b      	ldr	r3, [r7, #16]
 80094d0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80094d4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80094d6:	693b      	ldr	r3, [r7, #16]
 80094d8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80094dc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80094de:	683b      	ldr	r3, [r7, #0]
 80094e0:	695b      	ldr	r3, [r3, #20]
 80094e2:	011b      	lsls	r3, r3, #4
 80094e4:	693a      	ldr	r2, [r7, #16]
 80094e6:	4313      	orrs	r3, r2
 80094e8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80094ea:	683b      	ldr	r3, [r7, #0]
 80094ec:	699b      	ldr	r3, [r3, #24]
 80094ee:	011b      	lsls	r3, r3, #4
 80094f0:	693a      	ldr	r2, [r7, #16]
 80094f2:	4313      	orrs	r3, r2
 80094f4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80094f6:	687b      	ldr	r3, [r7, #4]
 80094f8:	693a      	ldr	r2, [r7, #16]
 80094fa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80094fc:	687b      	ldr	r3, [r7, #4]
 80094fe:	68fa      	ldr	r2, [r7, #12]
 8009500:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8009502:	683b      	ldr	r3, [r7, #0]
 8009504:	685a      	ldr	r2, [r3, #4]
 8009506:	687b      	ldr	r3, [r7, #4]
 8009508:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800950a:	687b      	ldr	r3, [r7, #4]
 800950c:	697a      	ldr	r2, [r7, #20]
 800950e:	621a      	str	r2, [r3, #32]
}
 8009510:	bf00      	nop
 8009512:	371c      	adds	r7, #28
 8009514:	46bd      	mov	sp, r7
 8009516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800951a:	4770      	bx	lr
 800951c:	40010000 	.word	0x40010000

08009520 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009520:	b480      	push	{r7}
 8009522:	b087      	sub	sp, #28
 8009524:	af00      	add	r7, sp, #0
 8009526:	6078      	str	r0, [r7, #4]
 8009528:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800952a:	687b      	ldr	r3, [r7, #4]
 800952c:	6a1b      	ldr	r3, [r3, #32]
 800952e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8009532:	687b      	ldr	r3, [r7, #4]
 8009534:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009536:	687b      	ldr	r3, [r7, #4]
 8009538:	6a1b      	ldr	r3, [r3, #32]
 800953a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800953c:	687b      	ldr	r3, [r7, #4]
 800953e:	685b      	ldr	r3, [r3, #4]
 8009540:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009542:	687b      	ldr	r3, [r7, #4]
 8009544:	69db      	ldr	r3, [r3, #28]
 8009546:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8009548:	68fb      	ldr	r3, [r7, #12]
 800954a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800954e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8009550:	68fb      	ldr	r3, [r7, #12]
 8009552:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009556:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009558:	683b      	ldr	r3, [r7, #0]
 800955a:	681b      	ldr	r3, [r3, #0]
 800955c:	021b      	lsls	r3, r3, #8
 800955e:	68fa      	ldr	r2, [r7, #12]
 8009560:	4313      	orrs	r3, r2
 8009562:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8009564:	693b      	ldr	r3, [r7, #16]
 8009566:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800956a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800956c:	683b      	ldr	r3, [r7, #0]
 800956e:	689b      	ldr	r3, [r3, #8]
 8009570:	031b      	lsls	r3, r3, #12
 8009572:	693a      	ldr	r2, [r7, #16]
 8009574:	4313      	orrs	r3, r2
 8009576:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009578:	687b      	ldr	r3, [r7, #4]
 800957a:	4a10      	ldr	r2, [pc, #64]	; (80095bc <TIM_OC4_SetConfig+0x9c>)
 800957c:	4293      	cmp	r3, r2
 800957e:	d109      	bne.n	8009594 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8009580:	697b      	ldr	r3, [r7, #20]
 8009582:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8009586:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8009588:	683b      	ldr	r3, [r7, #0]
 800958a:	695b      	ldr	r3, [r3, #20]
 800958c:	019b      	lsls	r3, r3, #6
 800958e:	697a      	ldr	r2, [r7, #20]
 8009590:	4313      	orrs	r3, r2
 8009592:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009594:	687b      	ldr	r3, [r7, #4]
 8009596:	697a      	ldr	r2, [r7, #20]
 8009598:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800959a:	687b      	ldr	r3, [r7, #4]
 800959c:	68fa      	ldr	r2, [r7, #12]
 800959e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80095a0:	683b      	ldr	r3, [r7, #0]
 80095a2:	685a      	ldr	r2, [r3, #4]
 80095a4:	687b      	ldr	r3, [r7, #4]
 80095a6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80095a8:	687b      	ldr	r3, [r7, #4]
 80095aa:	693a      	ldr	r2, [r7, #16]
 80095ac:	621a      	str	r2, [r3, #32]
}
 80095ae:	bf00      	nop
 80095b0:	371c      	adds	r7, #28
 80095b2:	46bd      	mov	sp, r7
 80095b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095b8:	4770      	bx	lr
 80095ba:	bf00      	nop
 80095bc:	40010000 	.word	0x40010000

080095c0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80095c0:	b480      	push	{r7}
 80095c2:	b087      	sub	sp, #28
 80095c4:	af00      	add	r7, sp, #0
 80095c6:	60f8      	str	r0, [r7, #12]
 80095c8:	60b9      	str	r1, [r7, #8]
 80095ca:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80095cc:	68fb      	ldr	r3, [r7, #12]
 80095ce:	6a1b      	ldr	r3, [r3, #32]
 80095d0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80095d2:	68fb      	ldr	r3, [r7, #12]
 80095d4:	6a1b      	ldr	r3, [r3, #32]
 80095d6:	f023 0201 	bic.w	r2, r3, #1
 80095da:	68fb      	ldr	r3, [r7, #12]
 80095dc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80095de:	68fb      	ldr	r3, [r7, #12]
 80095e0:	699b      	ldr	r3, [r3, #24]
 80095e2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80095e4:	693b      	ldr	r3, [r7, #16]
 80095e6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80095ea:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80095ec:	687b      	ldr	r3, [r7, #4]
 80095ee:	011b      	lsls	r3, r3, #4
 80095f0:	693a      	ldr	r2, [r7, #16]
 80095f2:	4313      	orrs	r3, r2
 80095f4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80095f6:	697b      	ldr	r3, [r7, #20]
 80095f8:	f023 030a 	bic.w	r3, r3, #10
 80095fc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80095fe:	697a      	ldr	r2, [r7, #20]
 8009600:	68bb      	ldr	r3, [r7, #8]
 8009602:	4313      	orrs	r3, r2
 8009604:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8009606:	68fb      	ldr	r3, [r7, #12]
 8009608:	693a      	ldr	r2, [r7, #16]
 800960a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800960c:	68fb      	ldr	r3, [r7, #12]
 800960e:	697a      	ldr	r2, [r7, #20]
 8009610:	621a      	str	r2, [r3, #32]
}
 8009612:	bf00      	nop
 8009614:	371c      	adds	r7, #28
 8009616:	46bd      	mov	sp, r7
 8009618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800961c:	4770      	bx	lr

0800961e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800961e:	b480      	push	{r7}
 8009620:	b087      	sub	sp, #28
 8009622:	af00      	add	r7, sp, #0
 8009624:	60f8      	str	r0, [r7, #12]
 8009626:	60b9      	str	r1, [r7, #8]
 8009628:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800962a:	68fb      	ldr	r3, [r7, #12]
 800962c:	6a1b      	ldr	r3, [r3, #32]
 800962e:	f023 0210 	bic.w	r2, r3, #16
 8009632:	68fb      	ldr	r3, [r7, #12]
 8009634:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009636:	68fb      	ldr	r3, [r7, #12]
 8009638:	699b      	ldr	r3, [r3, #24]
 800963a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800963c:	68fb      	ldr	r3, [r7, #12]
 800963e:	6a1b      	ldr	r3, [r3, #32]
 8009640:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8009642:	697b      	ldr	r3, [r7, #20]
 8009644:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8009648:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800964a:	687b      	ldr	r3, [r7, #4]
 800964c:	031b      	lsls	r3, r3, #12
 800964e:	697a      	ldr	r2, [r7, #20]
 8009650:	4313      	orrs	r3, r2
 8009652:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8009654:	693b      	ldr	r3, [r7, #16]
 8009656:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800965a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800965c:	68bb      	ldr	r3, [r7, #8]
 800965e:	011b      	lsls	r3, r3, #4
 8009660:	693a      	ldr	r2, [r7, #16]
 8009662:	4313      	orrs	r3, r2
 8009664:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8009666:	68fb      	ldr	r3, [r7, #12]
 8009668:	697a      	ldr	r2, [r7, #20]
 800966a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800966c:	68fb      	ldr	r3, [r7, #12]
 800966e:	693a      	ldr	r2, [r7, #16]
 8009670:	621a      	str	r2, [r3, #32]
}
 8009672:	bf00      	nop
 8009674:	371c      	adds	r7, #28
 8009676:	46bd      	mov	sp, r7
 8009678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800967c:	4770      	bx	lr

0800967e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800967e:	b480      	push	{r7}
 8009680:	b085      	sub	sp, #20
 8009682:	af00      	add	r7, sp, #0
 8009684:	6078      	str	r0, [r7, #4]
 8009686:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8009688:	687b      	ldr	r3, [r7, #4]
 800968a:	689b      	ldr	r3, [r3, #8]
 800968c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800968e:	68fb      	ldr	r3, [r7, #12]
 8009690:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009694:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8009696:	683a      	ldr	r2, [r7, #0]
 8009698:	68fb      	ldr	r3, [r7, #12]
 800969a:	4313      	orrs	r3, r2
 800969c:	f043 0307 	orr.w	r3, r3, #7
 80096a0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80096a2:	687b      	ldr	r3, [r7, #4]
 80096a4:	68fa      	ldr	r2, [r7, #12]
 80096a6:	609a      	str	r2, [r3, #8]
}
 80096a8:	bf00      	nop
 80096aa:	3714      	adds	r7, #20
 80096ac:	46bd      	mov	sp, r7
 80096ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096b2:	4770      	bx	lr

080096b4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80096b4:	b480      	push	{r7}
 80096b6:	b087      	sub	sp, #28
 80096b8:	af00      	add	r7, sp, #0
 80096ba:	60f8      	str	r0, [r7, #12]
 80096bc:	60b9      	str	r1, [r7, #8]
 80096be:	607a      	str	r2, [r7, #4]
 80096c0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80096c2:	68fb      	ldr	r3, [r7, #12]
 80096c4:	689b      	ldr	r3, [r3, #8]
 80096c6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80096c8:	697b      	ldr	r3, [r7, #20]
 80096ca:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80096ce:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80096d0:	683b      	ldr	r3, [r7, #0]
 80096d2:	021a      	lsls	r2, r3, #8
 80096d4:	687b      	ldr	r3, [r7, #4]
 80096d6:	431a      	orrs	r2, r3
 80096d8:	68bb      	ldr	r3, [r7, #8]
 80096da:	4313      	orrs	r3, r2
 80096dc:	697a      	ldr	r2, [r7, #20]
 80096de:	4313      	orrs	r3, r2
 80096e0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80096e2:	68fb      	ldr	r3, [r7, #12]
 80096e4:	697a      	ldr	r2, [r7, #20]
 80096e6:	609a      	str	r2, [r3, #8]
}
 80096e8:	bf00      	nop
 80096ea:	371c      	adds	r7, #28
 80096ec:	46bd      	mov	sp, r7
 80096ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096f2:	4770      	bx	lr

080096f4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80096f4:	b480      	push	{r7}
 80096f6:	b087      	sub	sp, #28
 80096f8:	af00      	add	r7, sp, #0
 80096fa:	60f8      	str	r0, [r7, #12]
 80096fc:	60b9      	str	r1, [r7, #8]
 80096fe:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8009700:	68bb      	ldr	r3, [r7, #8]
 8009702:	f003 031f 	and.w	r3, r3, #31
 8009706:	2201      	movs	r2, #1
 8009708:	fa02 f303 	lsl.w	r3, r2, r3
 800970c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800970e:	68fb      	ldr	r3, [r7, #12]
 8009710:	6a1a      	ldr	r2, [r3, #32]
 8009712:	697b      	ldr	r3, [r7, #20]
 8009714:	43db      	mvns	r3, r3
 8009716:	401a      	ands	r2, r3
 8009718:	68fb      	ldr	r3, [r7, #12]
 800971a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800971c:	68fb      	ldr	r3, [r7, #12]
 800971e:	6a1a      	ldr	r2, [r3, #32]
 8009720:	68bb      	ldr	r3, [r7, #8]
 8009722:	f003 031f 	and.w	r3, r3, #31
 8009726:	6879      	ldr	r1, [r7, #4]
 8009728:	fa01 f303 	lsl.w	r3, r1, r3
 800972c:	431a      	orrs	r2, r3
 800972e:	68fb      	ldr	r3, [r7, #12]
 8009730:	621a      	str	r2, [r3, #32]
}
 8009732:	bf00      	nop
 8009734:	371c      	adds	r7, #28
 8009736:	46bd      	mov	sp, r7
 8009738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800973c:	4770      	bx	lr
	...

08009740 <HAL_TIMEx_PWMN_Start_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8009740:	b580      	push	{r7, lr}
 8009742:	b084      	sub	sp, #16
 8009744:	af00      	add	r7, sp, #0
 8009746:	6078      	str	r0, [r7, #4]
 8009748:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800974a:	683b      	ldr	r3, [r7, #0]
 800974c:	2b00      	cmp	r3, #0
 800974e:	d109      	bne.n	8009764 <HAL_TIMEx_PWMN_Start_IT+0x24>
 8009750:	687b      	ldr	r3, [r7, #4]
 8009752:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8009756:	b2db      	uxtb	r3, r3
 8009758:	2b01      	cmp	r3, #1
 800975a:	bf14      	ite	ne
 800975c:	2301      	movne	r3, #1
 800975e:	2300      	moveq	r3, #0
 8009760:	b2db      	uxtb	r3, r3
 8009762:	e022      	b.n	80097aa <HAL_TIMEx_PWMN_Start_IT+0x6a>
 8009764:	683b      	ldr	r3, [r7, #0]
 8009766:	2b04      	cmp	r3, #4
 8009768:	d109      	bne.n	800977e <HAL_TIMEx_PWMN_Start_IT+0x3e>
 800976a:	687b      	ldr	r3, [r7, #4]
 800976c:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8009770:	b2db      	uxtb	r3, r3
 8009772:	2b01      	cmp	r3, #1
 8009774:	bf14      	ite	ne
 8009776:	2301      	movne	r3, #1
 8009778:	2300      	moveq	r3, #0
 800977a:	b2db      	uxtb	r3, r3
 800977c:	e015      	b.n	80097aa <HAL_TIMEx_PWMN_Start_IT+0x6a>
 800977e:	683b      	ldr	r3, [r7, #0]
 8009780:	2b08      	cmp	r3, #8
 8009782:	d109      	bne.n	8009798 <HAL_TIMEx_PWMN_Start_IT+0x58>
 8009784:	687b      	ldr	r3, [r7, #4]
 8009786:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800978a:	b2db      	uxtb	r3, r3
 800978c:	2b01      	cmp	r3, #1
 800978e:	bf14      	ite	ne
 8009790:	2301      	movne	r3, #1
 8009792:	2300      	moveq	r3, #0
 8009794:	b2db      	uxtb	r3, r3
 8009796:	e008      	b.n	80097aa <HAL_TIMEx_PWMN_Start_IT+0x6a>
 8009798:	687b      	ldr	r3, [r7, #4]
 800979a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800979e:	b2db      	uxtb	r3, r3
 80097a0:	2b01      	cmp	r3, #1
 80097a2:	bf14      	ite	ne
 80097a4:	2301      	movne	r3, #1
 80097a6:	2300      	moveq	r3, #0
 80097a8:	b2db      	uxtb	r3, r3
 80097aa:	2b00      	cmp	r3, #0
 80097ac:	d001      	beq.n	80097b2 <HAL_TIMEx_PWMN_Start_IT+0x72>
  {
    return HAL_ERROR;
 80097ae:	2301      	movs	r3, #1
 80097b0:	e094      	b.n	80098dc <HAL_TIMEx_PWMN_Start_IT+0x19c>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80097b2:	683b      	ldr	r3, [r7, #0]
 80097b4:	2b00      	cmp	r3, #0
 80097b6:	d104      	bne.n	80097c2 <HAL_TIMEx_PWMN_Start_IT+0x82>
 80097b8:	687b      	ldr	r3, [r7, #4]
 80097ba:	2202      	movs	r2, #2
 80097bc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80097c0:	e013      	b.n	80097ea <HAL_TIMEx_PWMN_Start_IT+0xaa>
 80097c2:	683b      	ldr	r3, [r7, #0]
 80097c4:	2b04      	cmp	r3, #4
 80097c6:	d104      	bne.n	80097d2 <HAL_TIMEx_PWMN_Start_IT+0x92>
 80097c8:	687b      	ldr	r3, [r7, #4]
 80097ca:	2202      	movs	r2, #2
 80097cc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80097d0:	e00b      	b.n	80097ea <HAL_TIMEx_PWMN_Start_IT+0xaa>
 80097d2:	683b      	ldr	r3, [r7, #0]
 80097d4:	2b08      	cmp	r3, #8
 80097d6:	d104      	bne.n	80097e2 <HAL_TIMEx_PWMN_Start_IT+0xa2>
 80097d8:	687b      	ldr	r3, [r7, #4]
 80097da:	2202      	movs	r2, #2
 80097dc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80097e0:	e003      	b.n	80097ea <HAL_TIMEx_PWMN_Start_IT+0xaa>
 80097e2:	687b      	ldr	r3, [r7, #4]
 80097e4:	2202      	movs	r2, #2
 80097e6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  switch (Channel)
 80097ea:	683b      	ldr	r3, [r7, #0]
 80097ec:	2b08      	cmp	r3, #8
 80097ee:	d01b      	beq.n	8009828 <HAL_TIMEx_PWMN_Start_IT+0xe8>
 80097f0:	683b      	ldr	r3, [r7, #0]
 80097f2:	2b08      	cmp	r3, #8
 80097f4:	d821      	bhi.n	800983a <HAL_TIMEx_PWMN_Start_IT+0xfa>
 80097f6:	683b      	ldr	r3, [r7, #0]
 80097f8:	2b00      	cmp	r3, #0
 80097fa:	d003      	beq.n	8009804 <HAL_TIMEx_PWMN_Start_IT+0xc4>
 80097fc:	683b      	ldr	r3, [r7, #0]
 80097fe:	2b04      	cmp	r3, #4
 8009800:	d009      	beq.n	8009816 <HAL_TIMEx_PWMN_Start_IT+0xd6>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
      break;
    }

    default:
      break;
 8009802:	e01a      	b.n	800983a <HAL_TIMEx_PWMN_Start_IT+0xfa>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8009804:	687b      	ldr	r3, [r7, #4]
 8009806:	681b      	ldr	r3, [r3, #0]
 8009808:	68da      	ldr	r2, [r3, #12]
 800980a:	687b      	ldr	r3, [r7, #4]
 800980c:	681b      	ldr	r3, [r3, #0]
 800980e:	f042 0202 	orr.w	r2, r2, #2
 8009812:	60da      	str	r2, [r3, #12]
      break;
 8009814:	e012      	b.n	800983c <HAL_TIMEx_PWMN_Start_IT+0xfc>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8009816:	687b      	ldr	r3, [r7, #4]
 8009818:	681b      	ldr	r3, [r3, #0]
 800981a:	68da      	ldr	r2, [r3, #12]
 800981c:	687b      	ldr	r3, [r7, #4]
 800981e:	681b      	ldr	r3, [r3, #0]
 8009820:	f042 0204 	orr.w	r2, r2, #4
 8009824:	60da      	str	r2, [r3, #12]
      break;
 8009826:	e009      	b.n	800983c <HAL_TIMEx_PWMN_Start_IT+0xfc>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8009828:	687b      	ldr	r3, [r7, #4]
 800982a:	681b      	ldr	r3, [r3, #0]
 800982c:	68da      	ldr	r2, [r3, #12]
 800982e:	687b      	ldr	r3, [r7, #4]
 8009830:	681b      	ldr	r3, [r3, #0]
 8009832:	f042 0208 	orr.w	r2, r2, #8
 8009836:	60da      	str	r2, [r3, #12]
      break;
 8009838:	e000      	b.n	800983c <HAL_TIMEx_PWMN_Start_IT+0xfc>
      break;
 800983a:	bf00      	nop
  }

  /* Enable the TIM Break interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_BREAK);
 800983c:	687b      	ldr	r3, [r7, #4]
 800983e:	681b      	ldr	r3, [r3, #0]
 8009840:	68da      	ldr	r2, [r3, #12]
 8009842:	687b      	ldr	r3, [r7, #4]
 8009844:	681b      	ldr	r3, [r3, #0]
 8009846:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800984a:	60da      	str	r2, [r3, #12]

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 800984c:	687b      	ldr	r3, [r7, #4]
 800984e:	681b      	ldr	r3, [r3, #0]
 8009850:	2204      	movs	r2, #4
 8009852:	6839      	ldr	r1, [r7, #0]
 8009854:	4618      	mov	r0, r3
 8009856:	f000 f8d1 	bl	80099fc <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 800985a:	687b      	ldr	r3, [r7, #4]
 800985c:	681b      	ldr	r3, [r3, #0]
 800985e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8009860:	687b      	ldr	r3, [r7, #4]
 8009862:	681b      	ldr	r3, [r3, #0]
 8009864:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8009868:	645a      	str	r2, [r3, #68]	; 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800986a:	687b      	ldr	r3, [r7, #4]
 800986c:	681b      	ldr	r3, [r3, #0]
 800986e:	4a1d      	ldr	r2, [pc, #116]	; (80098e4 <HAL_TIMEx_PWMN_Start_IT+0x1a4>)
 8009870:	4293      	cmp	r3, r2
 8009872:	d018      	beq.n	80098a6 <HAL_TIMEx_PWMN_Start_IT+0x166>
 8009874:	687b      	ldr	r3, [r7, #4]
 8009876:	681b      	ldr	r3, [r3, #0]
 8009878:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800987c:	d013      	beq.n	80098a6 <HAL_TIMEx_PWMN_Start_IT+0x166>
 800987e:	687b      	ldr	r3, [r7, #4]
 8009880:	681b      	ldr	r3, [r3, #0]
 8009882:	4a19      	ldr	r2, [pc, #100]	; (80098e8 <HAL_TIMEx_PWMN_Start_IT+0x1a8>)
 8009884:	4293      	cmp	r3, r2
 8009886:	d00e      	beq.n	80098a6 <HAL_TIMEx_PWMN_Start_IT+0x166>
 8009888:	687b      	ldr	r3, [r7, #4]
 800988a:	681b      	ldr	r3, [r3, #0]
 800988c:	4a17      	ldr	r2, [pc, #92]	; (80098ec <HAL_TIMEx_PWMN_Start_IT+0x1ac>)
 800988e:	4293      	cmp	r3, r2
 8009890:	d009      	beq.n	80098a6 <HAL_TIMEx_PWMN_Start_IT+0x166>
 8009892:	687b      	ldr	r3, [r7, #4]
 8009894:	681b      	ldr	r3, [r3, #0]
 8009896:	4a16      	ldr	r2, [pc, #88]	; (80098f0 <HAL_TIMEx_PWMN_Start_IT+0x1b0>)
 8009898:	4293      	cmp	r3, r2
 800989a:	d004      	beq.n	80098a6 <HAL_TIMEx_PWMN_Start_IT+0x166>
 800989c:	687b      	ldr	r3, [r7, #4]
 800989e:	681b      	ldr	r3, [r3, #0]
 80098a0:	4a14      	ldr	r2, [pc, #80]	; (80098f4 <HAL_TIMEx_PWMN_Start_IT+0x1b4>)
 80098a2:	4293      	cmp	r3, r2
 80098a4:	d111      	bne.n	80098ca <HAL_TIMEx_PWMN_Start_IT+0x18a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80098a6:	687b      	ldr	r3, [r7, #4]
 80098a8:	681b      	ldr	r3, [r3, #0]
 80098aa:	689b      	ldr	r3, [r3, #8]
 80098ac:	f003 0307 	and.w	r3, r3, #7
 80098b0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80098b2:	68fb      	ldr	r3, [r7, #12]
 80098b4:	2b06      	cmp	r3, #6
 80098b6:	d010      	beq.n	80098da <HAL_TIMEx_PWMN_Start_IT+0x19a>
    {
      __HAL_TIM_ENABLE(htim);
 80098b8:	687b      	ldr	r3, [r7, #4]
 80098ba:	681b      	ldr	r3, [r3, #0]
 80098bc:	681a      	ldr	r2, [r3, #0]
 80098be:	687b      	ldr	r3, [r7, #4]
 80098c0:	681b      	ldr	r3, [r3, #0]
 80098c2:	f042 0201 	orr.w	r2, r2, #1
 80098c6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80098c8:	e007      	b.n	80098da <HAL_TIMEx_PWMN_Start_IT+0x19a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80098ca:	687b      	ldr	r3, [r7, #4]
 80098cc:	681b      	ldr	r3, [r3, #0]
 80098ce:	681a      	ldr	r2, [r3, #0]
 80098d0:	687b      	ldr	r3, [r7, #4]
 80098d2:	681b      	ldr	r3, [r3, #0]
 80098d4:	f042 0201 	orr.w	r2, r2, #1
 80098d8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80098da:	2300      	movs	r3, #0
}
 80098dc:	4618      	mov	r0, r3
 80098de:	3710      	adds	r7, #16
 80098e0:	46bd      	mov	sp, r7
 80098e2:	bd80      	pop	{r7, pc}
 80098e4:	40010000 	.word	0x40010000
 80098e8:	40000400 	.word	0x40000400
 80098ec:	40000800 	.word	0x40000800
 80098f0:	40000c00 	.word	0x40000c00
 80098f4:	40014000 	.word	0x40014000

080098f8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80098f8:	b480      	push	{r7}
 80098fa:	b085      	sub	sp, #20
 80098fc:	af00      	add	r7, sp, #0
 80098fe:	6078      	str	r0, [r7, #4]
 8009900:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8009902:	687b      	ldr	r3, [r7, #4]
 8009904:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009908:	2b01      	cmp	r3, #1
 800990a:	d101      	bne.n	8009910 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800990c:	2302      	movs	r3, #2
 800990e:	e050      	b.n	80099b2 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8009910:	687b      	ldr	r3, [r7, #4]
 8009912:	2201      	movs	r2, #1
 8009914:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009918:	687b      	ldr	r3, [r7, #4]
 800991a:	2202      	movs	r2, #2
 800991c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009920:	687b      	ldr	r3, [r7, #4]
 8009922:	681b      	ldr	r3, [r3, #0]
 8009924:	685b      	ldr	r3, [r3, #4]
 8009926:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009928:	687b      	ldr	r3, [r7, #4]
 800992a:	681b      	ldr	r3, [r3, #0]
 800992c:	689b      	ldr	r3, [r3, #8]
 800992e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009930:	68fb      	ldr	r3, [r7, #12]
 8009932:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009936:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009938:	683b      	ldr	r3, [r7, #0]
 800993a:	681b      	ldr	r3, [r3, #0]
 800993c:	68fa      	ldr	r2, [r7, #12]
 800993e:	4313      	orrs	r3, r2
 8009940:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8009942:	687b      	ldr	r3, [r7, #4]
 8009944:	681b      	ldr	r3, [r3, #0]
 8009946:	68fa      	ldr	r2, [r7, #12]
 8009948:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800994a:	687b      	ldr	r3, [r7, #4]
 800994c:	681b      	ldr	r3, [r3, #0]
 800994e:	4a1c      	ldr	r2, [pc, #112]	; (80099c0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8009950:	4293      	cmp	r3, r2
 8009952:	d018      	beq.n	8009986 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8009954:	687b      	ldr	r3, [r7, #4]
 8009956:	681b      	ldr	r3, [r3, #0]
 8009958:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800995c:	d013      	beq.n	8009986 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800995e:	687b      	ldr	r3, [r7, #4]
 8009960:	681b      	ldr	r3, [r3, #0]
 8009962:	4a18      	ldr	r2, [pc, #96]	; (80099c4 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8009964:	4293      	cmp	r3, r2
 8009966:	d00e      	beq.n	8009986 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8009968:	687b      	ldr	r3, [r7, #4]
 800996a:	681b      	ldr	r3, [r3, #0]
 800996c:	4a16      	ldr	r2, [pc, #88]	; (80099c8 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800996e:	4293      	cmp	r3, r2
 8009970:	d009      	beq.n	8009986 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8009972:	687b      	ldr	r3, [r7, #4]
 8009974:	681b      	ldr	r3, [r3, #0]
 8009976:	4a15      	ldr	r2, [pc, #84]	; (80099cc <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8009978:	4293      	cmp	r3, r2
 800997a:	d004      	beq.n	8009986 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800997c:	687b      	ldr	r3, [r7, #4]
 800997e:	681b      	ldr	r3, [r3, #0]
 8009980:	4a13      	ldr	r2, [pc, #76]	; (80099d0 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8009982:	4293      	cmp	r3, r2
 8009984:	d10c      	bne.n	80099a0 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8009986:	68bb      	ldr	r3, [r7, #8]
 8009988:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800998c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800998e:	683b      	ldr	r3, [r7, #0]
 8009990:	685b      	ldr	r3, [r3, #4]
 8009992:	68ba      	ldr	r2, [r7, #8]
 8009994:	4313      	orrs	r3, r2
 8009996:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8009998:	687b      	ldr	r3, [r7, #4]
 800999a:	681b      	ldr	r3, [r3, #0]
 800999c:	68ba      	ldr	r2, [r7, #8]
 800999e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80099a0:	687b      	ldr	r3, [r7, #4]
 80099a2:	2201      	movs	r2, #1
 80099a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80099a8:	687b      	ldr	r3, [r7, #4]
 80099aa:	2200      	movs	r2, #0
 80099ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80099b0:	2300      	movs	r3, #0
}
 80099b2:	4618      	mov	r0, r3
 80099b4:	3714      	adds	r7, #20
 80099b6:	46bd      	mov	sp, r7
 80099b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099bc:	4770      	bx	lr
 80099be:	bf00      	nop
 80099c0:	40010000 	.word	0x40010000
 80099c4:	40000400 	.word	0x40000400
 80099c8:	40000800 	.word	0x40000800
 80099cc:	40000c00 	.word	0x40000c00
 80099d0:	40014000 	.word	0x40014000

080099d4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80099d4:	b480      	push	{r7}
 80099d6:	b083      	sub	sp, #12
 80099d8:	af00      	add	r7, sp, #0
 80099da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80099dc:	bf00      	nop
 80099de:	370c      	adds	r7, #12
 80099e0:	46bd      	mov	sp, r7
 80099e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099e6:	4770      	bx	lr

080099e8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80099e8:	b480      	push	{r7}
 80099ea:	b083      	sub	sp, #12
 80099ec:	af00      	add	r7, sp, #0
 80099ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80099f0:	bf00      	nop
 80099f2:	370c      	adds	r7, #12
 80099f4:	46bd      	mov	sp, r7
 80099f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099fa:	4770      	bx	lr

080099fc <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 80099fc:	b480      	push	{r7}
 80099fe:	b087      	sub	sp, #28
 8009a00:	af00      	add	r7, sp, #0
 8009a02:	60f8      	str	r0, [r7, #12]
 8009a04:	60b9      	str	r1, [r7, #8]
 8009a06:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8009a08:	68bb      	ldr	r3, [r7, #8]
 8009a0a:	f003 031f 	and.w	r3, r3, #31
 8009a0e:	2204      	movs	r2, #4
 8009a10:	fa02 f303 	lsl.w	r3, r2, r3
 8009a14:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 8009a16:	68fb      	ldr	r3, [r7, #12]
 8009a18:	6a1a      	ldr	r2, [r3, #32]
 8009a1a:	697b      	ldr	r3, [r7, #20]
 8009a1c:	43db      	mvns	r3, r3
 8009a1e:	401a      	ands	r2, r3
 8009a20:	68fb      	ldr	r3, [r7, #12]
 8009a22:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8009a24:	68fb      	ldr	r3, [r7, #12]
 8009a26:	6a1a      	ldr	r2, [r3, #32]
 8009a28:	68bb      	ldr	r3, [r7, #8]
 8009a2a:	f003 031f 	and.w	r3, r3, #31
 8009a2e:	6879      	ldr	r1, [r7, #4]
 8009a30:	fa01 f303 	lsl.w	r3, r1, r3
 8009a34:	431a      	orrs	r2, r3
 8009a36:	68fb      	ldr	r3, [r7, #12]
 8009a38:	621a      	str	r2, [r3, #32]
}
 8009a3a:	bf00      	nop
 8009a3c:	371c      	adds	r7, #28
 8009a3e:	46bd      	mov	sp, r7
 8009a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a44:	4770      	bx	lr

08009a46 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009a46:	b580      	push	{r7, lr}
 8009a48:	b082      	sub	sp, #8
 8009a4a:	af00      	add	r7, sp, #0
 8009a4c:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009a4e:	687b      	ldr	r3, [r7, #4]
 8009a50:	2b00      	cmp	r3, #0
 8009a52:	d101      	bne.n	8009a58 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009a54:	2301      	movs	r3, #1
 8009a56:	e03f      	b.n	8009ad8 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8009a58:	687b      	ldr	r3, [r7, #4]
 8009a5a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009a5e:	b2db      	uxtb	r3, r3
 8009a60:	2b00      	cmp	r3, #0
 8009a62:	d106      	bne.n	8009a72 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009a64:	687b      	ldr	r3, [r7, #4]
 8009a66:	2200      	movs	r2, #0
 8009a68:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009a6c:	6878      	ldr	r0, [r7, #4]
 8009a6e:	f7f9 ffb9 	bl	80039e4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009a72:	687b      	ldr	r3, [r7, #4]
 8009a74:	2224      	movs	r2, #36	; 0x24
 8009a76:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8009a7a:	687b      	ldr	r3, [r7, #4]
 8009a7c:	681b      	ldr	r3, [r3, #0]
 8009a7e:	68da      	ldr	r2, [r3, #12]
 8009a80:	687b      	ldr	r3, [r7, #4]
 8009a82:	681b      	ldr	r3, [r3, #0]
 8009a84:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8009a88:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8009a8a:	6878      	ldr	r0, [r7, #4]
 8009a8c:	f000 fd92 	bl	800a5b4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009a90:	687b      	ldr	r3, [r7, #4]
 8009a92:	681b      	ldr	r3, [r3, #0]
 8009a94:	691a      	ldr	r2, [r3, #16]
 8009a96:	687b      	ldr	r3, [r7, #4]
 8009a98:	681b      	ldr	r3, [r3, #0]
 8009a9a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8009a9e:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009aa0:	687b      	ldr	r3, [r7, #4]
 8009aa2:	681b      	ldr	r3, [r3, #0]
 8009aa4:	695a      	ldr	r2, [r3, #20]
 8009aa6:	687b      	ldr	r3, [r7, #4]
 8009aa8:	681b      	ldr	r3, [r3, #0]
 8009aaa:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8009aae:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8009ab0:	687b      	ldr	r3, [r7, #4]
 8009ab2:	681b      	ldr	r3, [r3, #0]
 8009ab4:	68da      	ldr	r2, [r3, #12]
 8009ab6:	687b      	ldr	r3, [r7, #4]
 8009ab8:	681b      	ldr	r3, [r3, #0]
 8009aba:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8009abe:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009ac0:	687b      	ldr	r3, [r7, #4]
 8009ac2:	2200      	movs	r2, #0
 8009ac4:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8009ac6:	687b      	ldr	r3, [r7, #4]
 8009ac8:	2220      	movs	r2, #32
 8009aca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8009ace:	687b      	ldr	r3, [r7, #4]
 8009ad0:	2220      	movs	r2, #32
 8009ad2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8009ad6:	2300      	movs	r3, #0
}
 8009ad8:	4618      	mov	r0, r3
 8009ada:	3708      	adds	r7, #8
 8009adc:	46bd      	mov	sp, r7
 8009ade:	bd80      	pop	{r7, pc}

08009ae0 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009ae0:	b580      	push	{r7, lr}
 8009ae2:	b08a      	sub	sp, #40	; 0x28
 8009ae4:	af02      	add	r7, sp, #8
 8009ae6:	60f8      	str	r0, [r7, #12]
 8009ae8:	60b9      	str	r1, [r7, #8]
 8009aea:	603b      	str	r3, [r7, #0]
 8009aec:	4613      	mov	r3, r2
 8009aee:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8009af0:	2300      	movs	r3, #0
 8009af2:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8009af4:	68fb      	ldr	r3, [r7, #12]
 8009af6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009afa:	b2db      	uxtb	r3, r3
 8009afc:	2b20      	cmp	r3, #32
 8009afe:	d17c      	bne.n	8009bfa <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8009b00:	68bb      	ldr	r3, [r7, #8]
 8009b02:	2b00      	cmp	r3, #0
 8009b04:	d002      	beq.n	8009b0c <HAL_UART_Transmit+0x2c>
 8009b06:	88fb      	ldrh	r3, [r7, #6]
 8009b08:	2b00      	cmp	r3, #0
 8009b0a:	d101      	bne.n	8009b10 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8009b0c:	2301      	movs	r3, #1
 8009b0e:	e075      	b.n	8009bfc <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8009b10:	68fb      	ldr	r3, [r7, #12]
 8009b12:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009b16:	2b01      	cmp	r3, #1
 8009b18:	d101      	bne.n	8009b1e <HAL_UART_Transmit+0x3e>
 8009b1a:	2302      	movs	r3, #2
 8009b1c:	e06e      	b.n	8009bfc <HAL_UART_Transmit+0x11c>
 8009b1e:	68fb      	ldr	r3, [r7, #12]
 8009b20:	2201      	movs	r2, #1
 8009b22:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009b26:	68fb      	ldr	r3, [r7, #12]
 8009b28:	2200      	movs	r2, #0
 8009b2a:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009b2c:	68fb      	ldr	r3, [r7, #12]
 8009b2e:	2221      	movs	r2, #33	; 0x21
 8009b30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8009b34:	f7fa f8a8 	bl	8003c88 <HAL_GetTick>
 8009b38:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8009b3a:	68fb      	ldr	r3, [r7, #12]
 8009b3c:	88fa      	ldrh	r2, [r7, #6]
 8009b3e:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8009b40:	68fb      	ldr	r3, [r7, #12]
 8009b42:	88fa      	ldrh	r2, [r7, #6]
 8009b44:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009b46:	68fb      	ldr	r3, [r7, #12]
 8009b48:	689b      	ldr	r3, [r3, #8]
 8009b4a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009b4e:	d108      	bne.n	8009b62 <HAL_UART_Transmit+0x82>
 8009b50:	68fb      	ldr	r3, [r7, #12]
 8009b52:	691b      	ldr	r3, [r3, #16]
 8009b54:	2b00      	cmp	r3, #0
 8009b56:	d104      	bne.n	8009b62 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8009b58:	2300      	movs	r3, #0
 8009b5a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8009b5c:	68bb      	ldr	r3, [r7, #8]
 8009b5e:	61bb      	str	r3, [r7, #24]
 8009b60:	e003      	b.n	8009b6a <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8009b62:	68bb      	ldr	r3, [r7, #8]
 8009b64:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8009b66:	2300      	movs	r3, #0
 8009b68:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8009b6a:	68fb      	ldr	r3, [r7, #12]
 8009b6c:	2200      	movs	r2, #0
 8009b6e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8009b72:	e02a      	b.n	8009bca <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8009b74:	683b      	ldr	r3, [r7, #0]
 8009b76:	9300      	str	r3, [sp, #0]
 8009b78:	697b      	ldr	r3, [r7, #20]
 8009b7a:	2200      	movs	r2, #0
 8009b7c:	2180      	movs	r1, #128	; 0x80
 8009b7e:	68f8      	ldr	r0, [r7, #12]
 8009b80:	f000 fb14 	bl	800a1ac <UART_WaitOnFlagUntilTimeout>
 8009b84:	4603      	mov	r3, r0
 8009b86:	2b00      	cmp	r3, #0
 8009b88:	d001      	beq.n	8009b8e <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8009b8a:	2303      	movs	r3, #3
 8009b8c:	e036      	b.n	8009bfc <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8009b8e:	69fb      	ldr	r3, [r7, #28]
 8009b90:	2b00      	cmp	r3, #0
 8009b92:	d10b      	bne.n	8009bac <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8009b94:	69bb      	ldr	r3, [r7, #24]
 8009b96:	881b      	ldrh	r3, [r3, #0]
 8009b98:	461a      	mov	r2, r3
 8009b9a:	68fb      	ldr	r3, [r7, #12]
 8009b9c:	681b      	ldr	r3, [r3, #0]
 8009b9e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009ba2:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8009ba4:	69bb      	ldr	r3, [r7, #24]
 8009ba6:	3302      	adds	r3, #2
 8009ba8:	61bb      	str	r3, [r7, #24]
 8009baa:	e007      	b.n	8009bbc <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8009bac:	69fb      	ldr	r3, [r7, #28]
 8009bae:	781a      	ldrb	r2, [r3, #0]
 8009bb0:	68fb      	ldr	r3, [r7, #12]
 8009bb2:	681b      	ldr	r3, [r3, #0]
 8009bb4:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8009bb6:	69fb      	ldr	r3, [r7, #28]
 8009bb8:	3301      	adds	r3, #1
 8009bba:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8009bbc:	68fb      	ldr	r3, [r7, #12]
 8009bbe:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8009bc0:	b29b      	uxth	r3, r3
 8009bc2:	3b01      	subs	r3, #1
 8009bc4:	b29a      	uxth	r2, r3
 8009bc6:	68fb      	ldr	r3, [r7, #12]
 8009bc8:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8009bca:	68fb      	ldr	r3, [r7, #12]
 8009bcc:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8009bce:	b29b      	uxth	r3, r3
 8009bd0:	2b00      	cmp	r3, #0
 8009bd2:	d1cf      	bne.n	8009b74 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8009bd4:	683b      	ldr	r3, [r7, #0]
 8009bd6:	9300      	str	r3, [sp, #0]
 8009bd8:	697b      	ldr	r3, [r7, #20]
 8009bda:	2200      	movs	r2, #0
 8009bdc:	2140      	movs	r1, #64	; 0x40
 8009bde:	68f8      	ldr	r0, [r7, #12]
 8009be0:	f000 fae4 	bl	800a1ac <UART_WaitOnFlagUntilTimeout>
 8009be4:	4603      	mov	r3, r0
 8009be6:	2b00      	cmp	r3, #0
 8009be8:	d001      	beq.n	8009bee <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8009bea:	2303      	movs	r3, #3
 8009bec:	e006      	b.n	8009bfc <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8009bee:	68fb      	ldr	r3, [r7, #12]
 8009bf0:	2220      	movs	r2, #32
 8009bf2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8009bf6:	2300      	movs	r3, #0
 8009bf8:	e000      	b.n	8009bfc <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8009bfa:	2302      	movs	r3, #2
  }
}
 8009bfc:	4618      	mov	r0, r3
 8009bfe:	3720      	adds	r7, #32
 8009c00:	46bd      	mov	sp, r7
 8009c02:	bd80      	pop	{r7, pc}

08009c04 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009c04:	b580      	push	{r7, lr}
 8009c06:	b086      	sub	sp, #24
 8009c08:	af00      	add	r7, sp, #0
 8009c0a:	60f8      	str	r0, [r7, #12]
 8009c0c:	60b9      	str	r1, [r7, #8]
 8009c0e:	4613      	mov	r3, r2
 8009c10:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8009c12:	68fb      	ldr	r3, [r7, #12]
 8009c14:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8009c18:	b2db      	uxtb	r3, r3
 8009c1a:	2b20      	cmp	r3, #32
 8009c1c:	d13c      	bne.n	8009c98 <HAL_UARTEx_ReceiveToIdle_DMA+0x94>
  {
    if ((pData == NULL) || (Size == 0U))
 8009c1e:	68bb      	ldr	r3, [r7, #8]
 8009c20:	2b00      	cmp	r3, #0
 8009c22:	d002      	beq.n	8009c2a <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 8009c24:	88fb      	ldrh	r3, [r7, #6]
 8009c26:	2b00      	cmp	r3, #0
 8009c28:	d101      	bne.n	8009c2e <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 8009c2a:	2301      	movs	r3, #1
 8009c2c:	e035      	b.n	8009c9a <HAL_UARTEx_ReceiveToIdle_DMA+0x96>
    }

    __HAL_LOCK(huart);
 8009c2e:	68fb      	ldr	r3, [r7, #12]
 8009c30:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009c34:	2b01      	cmp	r3, #1
 8009c36:	d101      	bne.n	8009c3c <HAL_UARTEx_ReceiveToIdle_DMA+0x38>
 8009c38:	2302      	movs	r3, #2
 8009c3a:	e02e      	b.n	8009c9a <HAL_UARTEx_ReceiveToIdle_DMA+0x96>
 8009c3c:	68fb      	ldr	r3, [r7, #12]
 8009c3e:	2201      	movs	r2, #1
 8009c40:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8009c44:	68fb      	ldr	r3, [r7, #12]
 8009c46:	2201      	movs	r2, #1
 8009c48:	631a      	str	r2, [r3, #48]	; 0x30

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 8009c4a:	88fb      	ldrh	r3, [r7, #6]
 8009c4c:	461a      	mov	r2, r3
 8009c4e:	68b9      	ldr	r1, [r7, #8]
 8009c50:	68f8      	ldr	r0, [r7, #12]
 8009c52:	f000 faf5 	bl	800a240 <UART_Start_Receive_DMA>
 8009c56:	4603      	mov	r3, r0
 8009c58:	75fb      	strb	r3, [r7, #23]

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 8009c5a:	7dfb      	ldrb	r3, [r7, #23]
 8009c5c:	2b00      	cmp	r3, #0
 8009c5e:	d119      	bne.n	8009c94 <HAL_UARTEx_ReceiveToIdle_DMA+0x90>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009c60:	68fb      	ldr	r3, [r7, #12]
 8009c62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009c64:	2b01      	cmp	r3, #1
 8009c66:	d113      	bne.n	8009c90 <HAL_UARTEx_ReceiveToIdle_DMA+0x8c>
      {
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 8009c68:	2300      	movs	r3, #0
 8009c6a:	613b      	str	r3, [r7, #16]
 8009c6c:	68fb      	ldr	r3, [r7, #12]
 8009c6e:	681b      	ldr	r3, [r3, #0]
 8009c70:	681b      	ldr	r3, [r3, #0]
 8009c72:	613b      	str	r3, [r7, #16]
 8009c74:	68fb      	ldr	r3, [r7, #12]
 8009c76:	681b      	ldr	r3, [r3, #0]
 8009c78:	685b      	ldr	r3, [r3, #4]
 8009c7a:	613b      	str	r3, [r7, #16]
 8009c7c:	693b      	ldr	r3, [r7, #16]
        SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009c7e:	68fb      	ldr	r3, [r7, #12]
 8009c80:	681b      	ldr	r3, [r3, #0]
 8009c82:	68da      	ldr	r2, [r3, #12]
 8009c84:	68fb      	ldr	r3, [r7, #12]
 8009c86:	681b      	ldr	r3, [r3, #0]
 8009c88:	f042 0210 	orr.w	r2, r2, #16
 8009c8c:	60da      	str	r2, [r3, #12]
 8009c8e:	e001      	b.n	8009c94 <HAL_UARTEx_ReceiveToIdle_DMA+0x90>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 8009c90:	2301      	movs	r3, #1
 8009c92:	75fb      	strb	r3, [r7, #23]
      }
    }

    return status;
 8009c94:	7dfb      	ldrb	r3, [r7, #23]
 8009c96:	e000      	b.n	8009c9a <HAL_UARTEx_ReceiveToIdle_DMA+0x96>
  }
  else
  {
    return HAL_BUSY;
 8009c98:	2302      	movs	r3, #2
  }
}
 8009c9a:	4618      	mov	r0, r3
 8009c9c:	3718      	adds	r7, #24
 8009c9e:	46bd      	mov	sp, r7
 8009ca0:	bd80      	pop	{r7, pc}
	...

08009ca4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8009ca4:	b580      	push	{r7, lr}
 8009ca6:	b08a      	sub	sp, #40	; 0x28
 8009ca8:	af00      	add	r7, sp, #0
 8009caa:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8009cac:	687b      	ldr	r3, [r7, #4]
 8009cae:	681b      	ldr	r3, [r3, #0]
 8009cb0:	681b      	ldr	r3, [r3, #0]
 8009cb2:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8009cb4:	687b      	ldr	r3, [r7, #4]
 8009cb6:	681b      	ldr	r3, [r3, #0]
 8009cb8:	68db      	ldr	r3, [r3, #12]
 8009cba:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8009cbc:	687b      	ldr	r3, [r7, #4]
 8009cbe:	681b      	ldr	r3, [r3, #0]
 8009cc0:	695b      	ldr	r3, [r3, #20]
 8009cc2:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 8009cc4:	2300      	movs	r3, #0
 8009cc6:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 8009cc8:	2300      	movs	r3, #0
 8009cca:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8009ccc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009cce:	f003 030f 	and.w	r3, r3, #15
 8009cd2:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 8009cd4:	69bb      	ldr	r3, [r7, #24]
 8009cd6:	2b00      	cmp	r3, #0
 8009cd8:	d10d      	bne.n	8009cf6 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8009cda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009cdc:	f003 0320 	and.w	r3, r3, #32
 8009ce0:	2b00      	cmp	r3, #0
 8009ce2:	d008      	beq.n	8009cf6 <HAL_UART_IRQHandler+0x52>
 8009ce4:	6a3b      	ldr	r3, [r7, #32]
 8009ce6:	f003 0320 	and.w	r3, r3, #32
 8009cea:	2b00      	cmp	r3, #0
 8009cec:	d003      	beq.n	8009cf6 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8009cee:	6878      	ldr	r0, [r7, #4]
 8009cf0:	f000 fbc9 	bl	800a486 <UART_Receive_IT>
      return;
 8009cf4:	e17c      	b.n	8009ff0 <HAL_UART_IRQHandler+0x34c>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8009cf6:	69bb      	ldr	r3, [r7, #24]
 8009cf8:	2b00      	cmp	r3, #0
 8009cfa:	f000 80b1 	beq.w	8009e60 <HAL_UART_IRQHandler+0x1bc>
 8009cfe:	69fb      	ldr	r3, [r7, #28]
 8009d00:	f003 0301 	and.w	r3, r3, #1
 8009d04:	2b00      	cmp	r3, #0
 8009d06:	d105      	bne.n	8009d14 <HAL_UART_IRQHandler+0x70>
 8009d08:	6a3b      	ldr	r3, [r7, #32]
 8009d0a:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8009d0e:	2b00      	cmp	r3, #0
 8009d10:	f000 80a6 	beq.w	8009e60 <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8009d14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009d16:	f003 0301 	and.w	r3, r3, #1
 8009d1a:	2b00      	cmp	r3, #0
 8009d1c:	d00a      	beq.n	8009d34 <HAL_UART_IRQHandler+0x90>
 8009d1e:	6a3b      	ldr	r3, [r7, #32]
 8009d20:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009d24:	2b00      	cmp	r3, #0
 8009d26:	d005      	beq.n	8009d34 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009d28:	687b      	ldr	r3, [r7, #4]
 8009d2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009d2c:	f043 0201 	orr.w	r2, r3, #1
 8009d30:	687b      	ldr	r3, [r7, #4]
 8009d32:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8009d34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009d36:	f003 0304 	and.w	r3, r3, #4
 8009d3a:	2b00      	cmp	r3, #0
 8009d3c:	d00a      	beq.n	8009d54 <HAL_UART_IRQHandler+0xb0>
 8009d3e:	69fb      	ldr	r3, [r7, #28]
 8009d40:	f003 0301 	and.w	r3, r3, #1
 8009d44:	2b00      	cmp	r3, #0
 8009d46:	d005      	beq.n	8009d54 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009d48:	687b      	ldr	r3, [r7, #4]
 8009d4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009d4c:	f043 0202 	orr.w	r2, r3, #2
 8009d50:	687b      	ldr	r3, [r7, #4]
 8009d52:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8009d54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009d56:	f003 0302 	and.w	r3, r3, #2
 8009d5a:	2b00      	cmp	r3, #0
 8009d5c:	d00a      	beq.n	8009d74 <HAL_UART_IRQHandler+0xd0>
 8009d5e:	69fb      	ldr	r3, [r7, #28]
 8009d60:	f003 0301 	and.w	r3, r3, #1
 8009d64:	2b00      	cmp	r3, #0
 8009d66:	d005      	beq.n	8009d74 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009d68:	687b      	ldr	r3, [r7, #4]
 8009d6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009d6c:	f043 0204 	orr.w	r2, r3, #4
 8009d70:	687b      	ldr	r3, [r7, #4]
 8009d72:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8009d74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009d76:	f003 0308 	and.w	r3, r3, #8
 8009d7a:	2b00      	cmp	r3, #0
 8009d7c:	d00f      	beq.n	8009d9e <HAL_UART_IRQHandler+0xfa>
 8009d7e:	6a3b      	ldr	r3, [r7, #32]
 8009d80:	f003 0320 	and.w	r3, r3, #32
 8009d84:	2b00      	cmp	r3, #0
 8009d86:	d104      	bne.n	8009d92 <HAL_UART_IRQHandler+0xee>
 8009d88:	69fb      	ldr	r3, [r7, #28]
 8009d8a:	f003 0301 	and.w	r3, r3, #1
 8009d8e:	2b00      	cmp	r3, #0
 8009d90:	d005      	beq.n	8009d9e <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8009d92:	687b      	ldr	r3, [r7, #4]
 8009d94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009d96:	f043 0208 	orr.w	r2, r3, #8
 8009d9a:	687b      	ldr	r3, [r7, #4]
 8009d9c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009d9e:	687b      	ldr	r3, [r7, #4]
 8009da0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009da2:	2b00      	cmp	r3, #0
 8009da4:	f000 811f 	beq.w	8009fe6 <HAL_UART_IRQHandler+0x342>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8009da8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009daa:	f003 0320 	and.w	r3, r3, #32
 8009dae:	2b00      	cmp	r3, #0
 8009db0:	d007      	beq.n	8009dc2 <HAL_UART_IRQHandler+0x11e>
 8009db2:	6a3b      	ldr	r3, [r7, #32]
 8009db4:	f003 0320 	and.w	r3, r3, #32
 8009db8:	2b00      	cmp	r3, #0
 8009dba:	d002      	beq.n	8009dc2 <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 8009dbc:	6878      	ldr	r0, [r7, #4]
 8009dbe:	f000 fb62 	bl	800a486 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8009dc2:	687b      	ldr	r3, [r7, #4]
 8009dc4:	681b      	ldr	r3, [r3, #0]
 8009dc6:	695b      	ldr	r3, [r3, #20]
 8009dc8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009dcc:	2b40      	cmp	r3, #64	; 0x40
 8009dce:	bf0c      	ite	eq
 8009dd0:	2301      	moveq	r3, #1
 8009dd2:	2300      	movne	r3, #0
 8009dd4:	b2db      	uxtb	r3, r3
 8009dd6:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8009dd8:	687b      	ldr	r3, [r7, #4]
 8009dda:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009ddc:	f003 0308 	and.w	r3, r3, #8
 8009de0:	2b00      	cmp	r3, #0
 8009de2:	d102      	bne.n	8009dea <HAL_UART_IRQHandler+0x146>
 8009de4:	697b      	ldr	r3, [r7, #20]
 8009de6:	2b00      	cmp	r3, #0
 8009de8:	d031      	beq.n	8009e4e <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8009dea:	6878      	ldr	r0, [r7, #4]
 8009dec:	f000 faa2 	bl	800a334 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009df0:	687b      	ldr	r3, [r7, #4]
 8009df2:	681b      	ldr	r3, [r3, #0]
 8009df4:	695b      	ldr	r3, [r3, #20]
 8009df6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009dfa:	2b40      	cmp	r3, #64	; 0x40
 8009dfc:	d123      	bne.n	8009e46 <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009dfe:	687b      	ldr	r3, [r7, #4]
 8009e00:	681b      	ldr	r3, [r3, #0]
 8009e02:	695a      	ldr	r2, [r3, #20]
 8009e04:	687b      	ldr	r3, [r7, #4]
 8009e06:	681b      	ldr	r3, [r3, #0]
 8009e08:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009e0c:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8009e0e:	687b      	ldr	r3, [r7, #4]
 8009e10:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009e12:	2b00      	cmp	r3, #0
 8009e14:	d013      	beq.n	8009e3e <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8009e16:	687b      	ldr	r3, [r7, #4]
 8009e18:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009e1a:	4a77      	ldr	r2, [pc, #476]	; (8009ff8 <HAL_UART_IRQHandler+0x354>)
 8009e1c:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8009e1e:	687b      	ldr	r3, [r7, #4]
 8009e20:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009e22:	4618      	mov	r0, r3
 8009e24:	f7fa fe38 	bl	8004a98 <HAL_DMA_Abort_IT>
 8009e28:	4603      	mov	r3, r0
 8009e2a:	2b00      	cmp	r3, #0
 8009e2c:	d016      	beq.n	8009e5c <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8009e2e:	687b      	ldr	r3, [r7, #4]
 8009e30:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009e32:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009e34:	687a      	ldr	r2, [r7, #4]
 8009e36:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8009e38:	4610      	mov	r0, r2
 8009e3a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009e3c:	e00e      	b.n	8009e5c <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8009e3e:	6878      	ldr	r0, [r7, #4]
 8009e40:	f000 f8fa 	bl	800a038 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009e44:	e00a      	b.n	8009e5c <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8009e46:	6878      	ldr	r0, [r7, #4]
 8009e48:	f000 f8f6 	bl	800a038 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009e4c:	e006      	b.n	8009e5c <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8009e4e:	6878      	ldr	r0, [r7, #4]
 8009e50:	f000 f8f2 	bl	800a038 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009e54:	687b      	ldr	r3, [r7, #4]
 8009e56:	2200      	movs	r2, #0
 8009e58:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8009e5a:	e0c4      	b.n	8009fe6 <HAL_UART_IRQHandler+0x342>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009e5c:	bf00      	nop
    return;
 8009e5e:	e0c2      	b.n	8009fe6 <HAL_UART_IRQHandler+0x342>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009e60:	687b      	ldr	r3, [r7, #4]
 8009e62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009e64:	2b01      	cmp	r3, #1
 8009e66:	f040 80a2 	bne.w	8009fae <HAL_UART_IRQHandler+0x30a>
      &&((isrflags & USART_SR_IDLE) != 0U)
 8009e6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009e6c:	f003 0310 	and.w	r3, r3, #16
 8009e70:	2b00      	cmp	r3, #0
 8009e72:	f000 809c 	beq.w	8009fae <HAL_UART_IRQHandler+0x30a>
      &&((cr1its & USART_SR_IDLE) != 0U))
 8009e76:	6a3b      	ldr	r3, [r7, #32]
 8009e78:	f003 0310 	and.w	r3, r3, #16
 8009e7c:	2b00      	cmp	r3, #0
 8009e7e:	f000 8096 	beq.w	8009fae <HAL_UART_IRQHandler+0x30a>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8009e82:	2300      	movs	r3, #0
 8009e84:	60fb      	str	r3, [r7, #12]
 8009e86:	687b      	ldr	r3, [r7, #4]
 8009e88:	681b      	ldr	r3, [r3, #0]
 8009e8a:	681b      	ldr	r3, [r3, #0]
 8009e8c:	60fb      	str	r3, [r7, #12]
 8009e8e:	687b      	ldr	r3, [r7, #4]
 8009e90:	681b      	ldr	r3, [r3, #0]
 8009e92:	685b      	ldr	r3, [r3, #4]
 8009e94:	60fb      	str	r3, [r7, #12]
 8009e96:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009e98:	687b      	ldr	r3, [r7, #4]
 8009e9a:	681b      	ldr	r3, [r3, #0]
 8009e9c:	695b      	ldr	r3, [r3, #20]
 8009e9e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009ea2:	2b40      	cmp	r3, #64	; 0x40
 8009ea4:	d14f      	bne.n	8009f46 <HAL_UART_IRQHandler+0x2a2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8009ea6:	687b      	ldr	r3, [r7, #4]
 8009ea8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009eaa:	681b      	ldr	r3, [r3, #0]
 8009eac:	685b      	ldr	r3, [r3, #4]
 8009eae:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 8009eb0:	8a3b      	ldrh	r3, [r7, #16]
 8009eb2:	2b00      	cmp	r3, #0
 8009eb4:	f000 8099 	beq.w	8009fea <HAL_UART_IRQHandler+0x346>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 8009eb8:	687b      	ldr	r3, [r7, #4]
 8009eba:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8009ebc:	8a3a      	ldrh	r2, [r7, #16]
 8009ebe:	429a      	cmp	r2, r3
 8009ec0:	f080 8093 	bcs.w	8009fea <HAL_UART_IRQHandler+0x346>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8009ec4:	687b      	ldr	r3, [r7, #4]
 8009ec6:	8a3a      	ldrh	r2, [r7, #16]
 8009ec8:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8009eca:	687b      	ldr	r3, [r7, #4]
 8009ecc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009ece:	69db      	ldr	r3, [r3, #28]
 8009ed0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009ed4:	d02b      	beq.n	8009f2e <HAL_UART_IRQHandler+0x28a>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009ed6:	687b      	ldr	r3, [r7, #4]
 8009ed8:	681b      	ldr	r3, [r3, #0]
 8009eda:	68da      	ldr	r2, [r3, #12]
 8009edc:	687b      	ldr	r3, [r7, #4]
 8009ede:	681b      	ldr	r3, [r3, #0]
 8009ee0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8009ee4:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009ee6:	687b      	ldr	r3, [r7, #4]
 8009ee8:	681b      	ldr	r3, [r3, #0]
 8009eea:	695a      	ldr	r2, [r3, #20]
 8009eec:	687b      	ldr	r3, [r7, #4]
 8009eee:	681b      	ldr	r3, [r3, #0]
 8009ef0:	f022 0201 	bic.w	r2, r2, #1
 8009ef4:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009ef6:	687b      	ldr	r3, [r7, #4]
 8009ef8:	681b      	ldr	r3, [r3, #0]
 8009efa:	695a      	ldr	r2, [r3, #20]
 8009efc:	687b      	ldr	r3, [r7, #4]
 8009efe:	681b      	ldr	r3, [r3, #0]
 8009f00:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009f04:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8009f06:	687b      	ldr	r3, [r7, #4]
 8009f08:	2220      	movs	r2, #32
 8009f0a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009f0e:	687b      	ldr	r3, [r7, #4]
 8009f10:	2200      	movs	r2, #0
 8009f12:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009f14:	687b      	ldr	r3, [r7, #4]
 8009f16:	681b      	ldr	r3, [r3, #0]
 8009f18:	68da      	ldr	r2, [r3, #12]
 8009f1a:	687b      	ldr	r3, [r7, #4]
 8009f1c:	681b      	ldr	r3, [r3, #0]
 8009f1e:	f022 0210 	bic.w	r2, r2, #16
 8009f22:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8009f24:	687b      	ldr	r3, [r7, #4]
 8009f26:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009f28:	4618      	mov	r0, r3
 8009f2a:	f7fa fd45 	bl	80049b8 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8009f2e:	687b      	ldr	r3, [r7, #4]
 8009f30:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8009f32:	687b      	ldr	r3, [r7, #4]
 8009f34:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8009f36:	b29b      	uxth	r3, r3
 8009f38:	1ad3      	subs	r3, r2, r3
 8009f3a:	b29b      	uxth	r3, r3
 8009f3c:	4619      	mov	r1, r3
 8009f3e:	6878      	ldr	r0, [r7, #4]
 8009f40:	f7f8 feaa 	bl	8002c98 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8009f44:	e051      	b.n	8009fea <HAL_UART_IRQHandler+0x346>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8009f46:	687b      	ldr	r3, [r7, #4]
 8009f48:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8009f4a:	687b      	ldr	r3, [r7, #4]
 8009f4c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8009f4e:	b29b      	uxth	r3, r3
 8009f50:	1ad3      	subs	r3, r2, r3
 8009f52:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 8009f54:	687b      	ldr	r3, [r7, #4]
 8009f56:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8009f58:	b29b      	uxth	r3, r3
 8009f5a:	2b00      	cmp	r3, #0
 8009f5c:	d047      	beq.n	8009fee <HAL_UART_IRQHandler+0x34a>
          &&(nb_rx_data > 0U) )
 8009f5e:	8a7b      	ldrh	r3, [r7, #18]
 8009f60:	2b00      	cmp	r3, #0
 8009f62:	d044      	beq.n	8009fee <HAL_UART_IRQHandler+0x34a>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009f64:	687b      	ldr	r3, [r7, #4]
 8009f66:	681b      	ldr	r3, [r3, #0]
 8009f68:	68da      	ldr	r2, [r3, #12]
 8009f6a:	687b      	ldr	r3, [r7, #4]
 8009f6c:	681b      	ldr	r3, [r3, #0]
 8009f6e:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8009f72:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009f74:	687b      	ldr	r3, [r7, #4]
 8009f76:	681b      	ldr	r3, [r3, #0]
 8009f78:	695a      	ldr	r2, [r3, #20]
 8009f7a:	687b      	ldr	r3, [r7, #4]
 8009f7c:	681b      	ldr	r3, [r3, #0]
 8009f7e:	f022 0201 	bic.w	r2, r2, #1
 8009f82:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8009f84:	687b      	ldr	r3, [r7, #4]
 8009f86:	2220      	movs	r2, #32
 8009f88:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009f8c:	687b      	ldr	r3, [r7, #4]
 8009f8e:	2200      	movs	r2, #0
 8009f90:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009f92:	687b      	ldr	r3, [r7, #4]
 8009f94:	681b      	ldr	r3, [r3, #0]
 8009f96:	68da      	ldr	r2, [r3, #12]
 8009f98:	687b      	ldr	r3, [r7, #4]
 8009f9a:	681b      	ldr	r3, [r3, #0]
 8009f9c:	f022 0210 	bic.w	r2, r2, #16
 8009fa0:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8009fa2:	8a7b      	ldrh	r3, [r7, #18]
 8009fa4:	4619      	mov	r1, r3
 8009fa6:	6878      	ldr	r0, [r7, #4]
 8009fa8:	f7f8 fe76 	bl	8002c98 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8009fac:	e01f      	b.n	8009fee <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8009fae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009fb0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009fb4:	2b00      	cmp	r3, #0
 8009fb6:	d008      	beq.n	8009fca <HAL_UART_IRQHandler+0x326>
 8009fb8:	6a3b      	ldr	r3, [r7, #32]
 8009fba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009fbe:	2b00      	cmp	r3, #0
 8009fc0:	d003      	beq.n	8009fca <HAL_UART_IRQHandler+0x326>
  {
    UART_Transmit_IT(huart);
 8009fc2:	6878      	ldr	r0, [r7, #4]
 8009fc4:	f000 f9f7 	bl	800a3b6 <UART_Transmit_IT>
    return;
 8009fc8:	e012      	b.n	8009ff0 <HAL_UART_IRQHandler+0x34c>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8009fca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009fcc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009fd0:	2b00      	cmp	r3, #0
 8009fd2:	d00d      	beq.n	8009ff0 <HAL_UART_IRQHandler+0x34c>
 8009fd4:	6a3b      	ldr	r3, [r7, #32]
 8009fd6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009fda:	2b00      	cmp	r3, #0
 8009fdc:	d008      	beq.n	8009ff0 <HAL_UART_IRQHandler+0x34c>
  {
    UART_EndTransmit_IT(huart);
 8009fde:	6878      	ldr	r0, [r7, #4]
 8009fe0:	f000 fa39 	bl	800a456 <UART_EndTransmit_IT>
    return;
 8009fe4:	e004      	b.n	8009ff0 <HAL_UART_IRQHandler+0x34c>
    return;
 8009fe6:	bf00      	nop
 8009fe8:	e002      	b.n	8009ff0 <HAL_UART_IRQHandler+0x34c>
      return;
 8009fea:	bf00      	nop
 8009fec:	e000      	b.n	8009ff0 <HAL_UART_IRQHandler+0x34c>
      return;
 8009fee:	bf00      	nop
  }
}
 8009ff0:	3728      	adds	r7, #40	; 0x28
 8009ff2:	46bd      	mov	sp, r7
 8009ff4:	bd80      	pop	{r7, pc}
 8009ff6:	bf00      	nop
 8009ff8:	0800a38f 	.word	0x0800a38f

08009ffc <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8009ffc:	b480      	push	{r7}
 8009ffe:	b083      	sub	sp, #12
 800a000:	af00      	add	r7, sp, #0
 800a002:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800a004:	bf00      	nop
 800a006:	370c      	adds	r7, #12
 800a008:	46bd      	mov	sp, r7
 800a00a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a00e:	4770      	bx	lr

0800a010 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800a010:	b480      	push	{r7}
 800a012:	b083      	sub	sp, #12
 800a014:	af00      	add	r7, sp, #0
 800a016:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800a018:	bf00      	nop
 800a01a:	370c      	adds	r7, #12
 800a01c:	46bd      	mov	sp, r7
 800a01e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a022:	4770      	bx	lr

0800a024 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800a024:	b480      	push	{r7}
 800a026:	b083      	sub	sp, #12
 800a028:	af00      	add	r7, sp, #0
 800a02a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 800a02c:	bf00      	nop
 800a02e:	370c      	adds	r7, #12
 800a030:	46bd      	mov	sp, r7
 800a032:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a036:	4770      	bx	lr

0800a038 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800a038:	b480      	push	{r7}
 800a03a:	b083      	sub	sp, #12
 800a03c:	af00      	add	r7, sp, #0
 800a03e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800a040:	bf00      	nop
 800a042:	370c      	adds	r7, #12
 800a044:	46bd      	mov	sp, r7
 800a046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a04a:	4770      	bx	lr

0800a04c <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800a04c:	b580      	push	{r7, lr}
 800a04e:	b084      	sub	sp, #16
 800a050:	af00      	add	r7, sp, #0
 800a052:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a054:	687b      	ldr	r3, [r7, #4]
 800a056:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a058:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800a05a:	687b      	ldr	r3, [r7, #4]
 800a05c:	681b      	ldr	r3, [r3, #0]
 800a05e:	681b      	ldr	r3, [r3, #0]
 800a060:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a064:	2b00      	cmp	r3, #0
 800a066:	d12a      	bne.n	800a0be <UART_DMAReceiveCplt+0x72>
  {
    huart->RxXferCount = 0U;
 800a068:	68fb      	ldr	r3, [r7, #12]
 800a06a:	2200      	movs	r2, #0
 800a06c:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a06e:	68fb      	ldr	r3, [r7, #12]
 800a070:	681b      	ldr	r3, [r3, #0]
 800a072:	68da      	ldr	r2, [r3, #12]
 800a074:	68fb      	ldr	r3, [r7, #12]
 800a076:	681b      	ldr	r3, [r3, #0]
 800a078:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800a07c:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a07e:	68fb      	ldr	r3, [r7, #12]
 800a080:	681b      	ldr	r3, [r3, #0]
 800a082:	695a      	ldr	r2, [r3, #20]
 800a084:	68fb      	ldr	r3, [r7, #12]
 800a086:	681b      	ldr	r3, [r3, #0]
 800a088:	f022 0201 	bic.w	r2, r2, #1
 800a08c:	615a      	str	r2, [r3, #20]

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a08e:	68fb      	ldr	r3, [r7, #12]
 800a090:	681b      	ldr	r3, [r3, #0]
 800a092:	695a      	ldr	r2, [r3, #20]
 800a094:	68fb      	ldr	r3, [r7, #12]
 800a096:	681b      	ldr	r3, [r3, #0]
 800a098:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a09c:	615a      	str	r2, [r3, #20]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800a09e:	68fb      	ldr	r3, [r7, #12]
 800a0a0:	2220      	movs	r2, #32
 800a0a2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a0a6:	68fb      	ldr	r3, [r7, #12]
 800a0a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a0aa:	2b01      	cmp	r3, #1
 800a0ac:	d107      	bne.n	800a0be <UART_DMAReceiveCplt+0x72>
    {
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a0ae:	68fb      	ldr	r3, [r7, #12]
 800a0b0:	681b      	ldr	r3, [r3, #0]
 800a0b2:	68da      	ldr	r2, [r3, #12]
 800a0b4:	68fb      	ldr	r3, [r7, #12]
 800a0b6:	681b      	ldr	r3, [r3, #0]
 800a0b8:	f022 0210 	bic.w	r2, r2, #16
 800a0bc:	60da      	str	r2, [r3, #12]
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a0be:	68fb      	ldr	r3, [r7, #12]
 800a0c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a0c2:	2b01      	cmp	r3, #1
 800a0c4:	d106      	bne.n	800a0d4 <UART_DMAReceiveCplt+0x88>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a0c6:	68fb      	ldr	r3, [r7, #12]
 800a0c8:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800a0ca:	4619      	mov	r1, r3
 800a0cc:	68f8      	ldr	r0, [r7, #12]
 800a0ce:	f7f8 fde3 	bl	8002c98 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800a0d2:	e002      	b.n	800a0da <UART_DMAReceiveCplt+0x8e>
    HAL_UART_RxCpltCallback(huart);
 800a0d4:	68f8      	ldr	r0, [r7, #12]
 800a0d6:	f7ff ff9b 	bl	800a010 <HAL_UART_RxCpltCallback>
}
 800a0da:	bf00      	nop
 800a0dc:	3710      	adds	r7, #16
 800a0de:	46bd      	mov	sp, r7
 800a0e0:	bd80      	pop	{r7, pc}

0800a0e2 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800a0e2:	b580      	push	{r7, lr}
 800a0e4:	b084      	sub	sp, #16
 800a0e6:	af00      	add	r7, sp, #0
 800a0e8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a0ea:	687b      	ldr	r3, [r7, #4]
 800a0ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a0ee:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a0f0:	68fb      	ldr	r3, [r7, #12]
 800a0f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a0f4:	2b01      	cmp	r3, #1
 800a0f6:	d108      	bne.n	800a10a <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize/2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize/2U);
 800a0f8:	68fb      	ldr	r3, [r7, #12]
 800a0fa:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800a0fc:	085b      	lsrs	r3, r3, #1
 800a0fe:	b29b      	uxth	r3, r3
 800a100:	4619      	mov	r1, r3
 800a102:	68f8      	ldr	r0, [r7, #12]
 800a104:	f7f8 fdc8 	bl	8002c98 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800a108:	e002      	b.n	800a110 <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 800a10a:	68f8      	ldr	r0, [r7, #12]
 800a10c:	f7ff ff8a 	bl	800a024 <HAL_UART_RxHalfCpltCallback>
}
 800a110:	bf00      	nop
 800a112:	3710      	adds	r7, #16
 800a114:	46bd      	mov	sp, r7
 800a116:	bd80      	pop	{r7, pc}

0800a118 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800a118:	b580      	push	{r7, lr}
 800a11a:	b084      	sub	sp, #16
 800a11c:	af00      	add	r7, sp, #0
 800a11e:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800a120:	2300      	movs	r3, #0
 800a122:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a124:	687b      	ldr	r3, [r7, #4]
 800a126:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a128:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800a12a:	68bb      	ldr	r3, [r7, #8]
 800a12c:	681b      	ldr	r3, [r3, #0]
 800a12e:	695b      	ldr	r3, [r3, #20]
 800a130:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a134:	2b80      	cmp	r3, #128	; 0x80
 800a136:	bf0c      	ite	eq
 800a138:	2301      	moveq	r3, #1
 800a13a:	2300      	movne	r3, #0
 800a13c:	b2db      	uxtb	r3, r3
 800a13e:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800a140:	68bb      	ldr	r3, [r7, #8]
 800a142:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a146:	b2db      	uxtb	r3, r3
 800a148:	2b21      	cmp	r3, #33	; 0x21
 800a14a:	d108      	bne.n	800a15e <UART_DMAError+0x46>
 800a14c:	68fb      	ldr	r3, [r7, #12]
 800a14e:	2b00      	cmp	r3, #0
 800a150:	d005      	beq.n	800a15e <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800a152:	68bb      	ldr	r3, [r7, #8]
 800a154:	2200      	movs	r2, #0
 800a156:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 800a158:	68b8      	ldr	r0, [r7, #8]
 800a15a:	f000 f8d5 	bl	800a308 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800a15e:	68bb      	ldr	r3, [r7, #8]
 800a160:	681b      	ldr	r3, [r3, #0]
 800a162:	695b      	ldr	r3, [r3, #20]
 800a164:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a168:	2b40      	cmp	r3, #64	; 0x40
 800a16a:	bf0c      	ite	eq
 800a16c:	2301      	moveq	r3, #1
 800a16e:	2300      	movne	r3, #0
 800a170:	b2db      	uxtb	r3, r3
 800a172:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800a174:	68bb      	ldr	r3, [r7, #8]
 800a176:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800a17a:	b2db      	uxtb	r3, r3
 800a17c:	2b22      	cmp	r3, #34	; 0x22
 800a17e:	d108      	bne.n	800a192 <UART_DMAError+0x7a>
 800a180:	68fb      	ldr	r3, [r7, #12]
 800a182:	2b00      	cmp	r3, #0
 800a184:	d005      	beq.n	800a192 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800a186:	68bb      	ldr	r3, [r7, #8]
 800a188:	2200      	movs	r2, #0
 800a18a:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 800a18c:	68b8      	ldr	r0, [r7, #8]
 800a18e:	f000 f8d1 	bl	800a334 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800a192:	68bb      	ldr	r3, [r7, #8]
 800a194:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a196:	f043 0210 	orr.w	r2, r3, #16
 800a19a:	68bb      	ldr	r3, [r7, #8]
 800a19c:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800a19e:	68b8      	ldr	r0, [r7, #8]
 800a1a0:	f7ff ff4a 	bl	800a038 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a1a4:	bf00      	nop
 800a1a6:	3710      	adds	r7, #16
 800a1a8:	46bd      	mov	sp, r7
 800a1aa:	bd80      	pop	{r7, pc}

0800a1ac <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 800a1ac:	b580      	push	{r7, lr}
 800a1ae:	b084      	sub	sp, #16
 800a1b0:	af00      	add	r7, sp, #0
 800a1b2:	60f8      	str	r0, [r7, #12]
 800a1b4:	60b9      	str	r1, [r7, #8]
 800a1b6:	603b      	str	r3, [r7, #0]
 800a1b8:	4613      	mov	r3, r2
 800a1ba:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a1bc:	e02c      	b.n	800a218 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a1be:	69bb      	ldr	r3, [r7, #24]
 800a1c0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a1c4:	d028      	beq.n	800a218 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800a1c6:	69bb      	ldr	r3, [r7, #24]
 800a1c8:	2b00      	cmp	r3, #0
 800a1ca:	d007      	beq.n	800a1dc <UART_WaitOnFlagUntilTimeout+0x30>
 800a1cc:	f7f9 fd5c 	bl	8003c88 <HAL_GetTick>
 800a1d0:	4602      	mov	r2, r0
 800a1d2:	683b      	ldr	r3, [r7, #0]
 800a1d4:	1ad3      	subs	r3, r2, r3
 800a1d6:	69ba      	ldr	r2, [r7, #24]
 800a1d8:	429a      	cmp	r2, r3
 800a1da:	d21d      	bcs.n	800a218 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800a1dc:	68fb      	ldr	r3, [r7, #12]
 800a1de:	681b      	ldr	r3, [r3, #0]
 800a1e0:	68da      	ldr	r2, [r3, #12]
 800a1e2:	68fb      	ldr	r3, [r7, #12]
 800a1e4:	681b      	ldr	r3, [r3, #0]
 800a1e6:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800a1ea:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a1ec:	68fb      	ldr	r3, [r7, #12]
 800a1ee:	681b      	ldr	r3, [r3, #0]
 800a1f0:	695a      	ldr	r2, [r3, #20]
 800a1f2:	68fb      	ldr	r3, [r7, #12]
 800a1f4:	681b      	ldr	r3, [r3, #0]
 800a1f6:	f022 0201 	bic.w	r2, r2, #1
 800a1fa:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 800a1fc:	68fb      	ldr	r3, [r7, #12]
 800a1fe:	2220      	movs	r2, #32
 800a200:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800a204:	68fb      	ldr	r3, [r7, #12]
 800a206:	2220      	movs	r2, #32
 800a208:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800a20c:	68fb      	ldr	r3, [r7, #12]
 800a20e:	2200      	movs	r2, #0
 800a210:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800a214:	2303      	movs	r3, #3
 800a216:	e00f      	b.n	800a238 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a218:	68fb      	ldr	r3, [r7, #12]
 800a21a:	681b      	ldr	r3, [r3, #0]
 800a21c:	681a      	ldr	r2, [r3, #0]
 800a21e:	68bb      	ldr	r3, [r7, #8]
 800a220:	4013      	ands	r3, r2
 800a222:	68ba      	ldr	r2, [r7, #8]
 800a224:	429a      	cmp	r2, r3
 800a226:	bf0c      	ite	eq
 800a228:	2301      	moveq	r3, #1
 800a22a:	2300      	movne	r3, #0
 800a22c:	b2db      	uxtb	r3, r3
 800a22e:	461a      	mov	r2, r3
 800a230:	79fb      	ldrb	r3, [r7, #7]
 800a232:	429a      	cmp	r2, r3
 800a234:	d0c3      	beq.n	800a1be <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800a236:	2300      	movs	r3, #0
}
 800a238:	4618      	mov	r0, r3
 800a23a:	3710      	adds	r7, #16
 800a23c:	46bd      	mov	sp, r7
 800a23e:	bd80      	pop	{r7, pc}

0800a240 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800a240:	b580      	push	{r7, lr}
 800a242:	b086      	sub	sp, #24
 800a244:	af00      	add	r7, sp, #0
 800a246:	60f8      	str	r0, [r7, #12]
 800a248:	60b9      	str	r1, [r7, #8]
 800a24a:	4613      	mov	r3, r2
 800a24c:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 800a24e:	68ba      	ldr	r2, [r7, #8]
 800a250:	68fb      	ldr	r3, [r7, #12]
 800a252:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 800a254:	68fb      	ldr	r3, [r7, #12]
 800a256:	88fa      	ldrh	r2, [r7, #6]
 800a258:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a25a:	68fb      	ldr	r3, [r7, #12]
 800a25c:	2200      	movs	r2, #0
 800a25e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800a260:	68fb      	ldr	r3, [r7, #12]
 800a262:	2222      	movs	r2, #34	; 0x22
 800a264:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800a268:	68fb      	ldr	r3, [r7, #12]
 800a26a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a26c:	4a23      	ldr	r2, [pc, #140]	; (800a2fc <UART_Start_Receive_DMA+0xbc>)
 800a26e:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800a270:	68fb      	ldr	r3, [r7, #12]
 800a272:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a274:	4a22      	ldr	r2, [pc, #136]	; (800a300 <UART_Start_Receive_DMA+0xc0>)
 800a276:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 800a278:	68fb      	ldr	r3, [r7, #12]
 800a27a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a27c:	4a21      	ldr	r2, [pc, #132]	; (800a304 <UART_Start_Receive_DMA+0xc4>)
 800a27e:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 800a280:	68fb      	ldr	r3, [r7, #12]
 800a282:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a284:	2200      	movs	r2, #0
 800a286:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 800a288:	f107 0308 	add.w	r3, r7, #8
 800a28c:	617b      	str	r3, [r7, #20]
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 800a28e:	68fb      	ldr	r3, [r7, #12]
 800a290:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800a292:	68fb      	ldr	r3, [r7, #12]
 800a294:	681b      	ldr	r3, [r3, #0]
 800a296:	3304      	adds	r3, #4
 800a298:	4619      	mov	r1, r3
 800a29a:	697b      	ldr	r3, [r7, #20]
 800a29c:	681a      	ldr	r2, [r3, #0]
 800a29e:	88fb      	ldrh	r3, [r7, #6]
 800a2a0:	f7fa fb32 	bl	8004908 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 800a2a4:	2300      	movs	r3, #0
 800a2a6:	613b      	str	r3, [r7, #16]
 800a2a8:	68fb      	ldr	r3, [r7, #12]
 800a2aa:	681b      	ldr	r3, [r3, #0]
 800a2ac:	681b      	ldr	r3, [r3, #0]
 800a2ae:	613b      	str	r3, [r7, #16]
 800a2b0:	68fb      	ldr	r3, [r7, #12]
 800a2b2:	681b      	ldr	r3, [r3, #0]
 800a2b4:	685b      	ldr	r3, [r3, #4]
 800a2b6:	613b      	str	r3, [r7, #16]
 800a2b8:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a2ba:	68fb      	ldr	r3, [r7, #12]
 800a2bc:	2200      	movs	r2, #0
 800a2be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a2c2:	68fb      	ldr	r3, [r7, #12]
 800a2c4:	681b      	ldr	r3, [r3, #0]
 800a2c6:	68da      	ldr	r2, [r3, #12]
 800a2c8:	68fb      	ldr	r3, [r7, #12]
 800a2ca:	681b      	ldr	r3, [r3, #0]
 800a2cc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800a2d0:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a2d2:	68fb      	ldr	r3, [r7, #12]
 800a2d4:	681b      	ldr	r3, [r3, #0]
 800a2d6:	695a      	ldr	r2, [r3, #20]
 800a2d8:	68fb      	ldr	r3, [r7, #12]
 800a2da:	681b      	ldr	r3, [r3, #0]
 800a2dc:	f042 0201 	orr.w	r2, r2, #1
 800a2e0:	615a      	str	r2, [r3, #20]

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a2e2:	68fb      	ldr	r3, [r7, #12]
 800a2e4:	681b      	ldr	r3, [r3, #0]
 800a2e6:	695a      	ldr	r2, [r3, #20]
 800a2e8:	68fb      	ldr	r3, [r7, #12]
 800a2ea:	681b      	ldr	r3, [r3, #0]
 800a2ec:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800a2f0:	615a      	str	r2, [r3, #20]

  return HAL_OK;
 800a2f2:	2300      	movs	r3, #0
}
 800a2f4:	4618      	mov	r0, r3
 800a2f6:	3718      	adds	r7, #24
 800a2f8:	46bd      	mov	sp, r7
 800a2fa:	bd80      	pop	{r7, pc}
 800a2fc:	0800a04d 	.word	0x0800a04d
 800a300:	0800a0e3 	.word	0x0800a0e3
 800a304:	0800a119 	.word	0x0800a119

0800a308 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800a308:	b480      	push	{r7}
 800a30a:	b083      	sub	sp, #12
 800a30c:	af00      	add	r7, sp, #0
 800a30e:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800a310:	687b      	ldr	r3, [r7, #4]
 800a312:	681b      	ldr	r3, [r3, #0]
 800a314:	68da      	ldr	r2, [r3, #12]
 800a316:	687b      	ldr	r3, [r7, #4]
 800a318:	681b      	ldr	r3, [r3, #0]
 800a31a:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 800a31e:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a320:	687b      	ldr	r3, [r7, #4]
 800a322:	2220      	movs	r2, #32
 800a324:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 800a328:	bf00      	nop
 800a32a:	370c      	adds	r7, #12
 800a32c:	46bd      	mov	sp, r7
 800a32e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a332:	4770      	bx	lr

0800a334 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800a334:	b480      	push	{r7}
 800a336:	b083      	sub	sp, #12
 800a338:	af00      	add	r7, sp, #0
 800a33a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a33c:	687b      	ldr	r3, [r7, #4]
 800a33e:	681b      	ldr	r3, [r3, #0]
 800a340:	68da      	ldr	r2, [r3, #12]
 800a342:	687b      	ldr	r3, [r7, #4]
 800a344:	681b      	ldr	r3, [r3, #0]
 800a346:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800a34a:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a34c:	687b      	ldr	r3, [r7, #4]
 800a34e:	681b      	ldr	r3, [r3, #0]
 800a350:	695a      	ldr	r2, [r3, #20]
 800a352:	687b      	ldr	r3, [r7, #4]
 800a354:	681b      	ldr	r3, [r3, #0]
 800a356:	f022 0201 	bic.w	r2, r2, #1
 800a35a:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a35c:	687b      	ldr	r3, [r7, #4]
 800a35e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a360:	2b01      	cmp	r3, #1
 800a362:	d107      	bne.n	800a374 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a364:	687b      	ldr	r3, [r7, #4]
 800a366:	681b      	ldr	r3, [r3, #0]
 800a368:	68da      	ldr	r2, [r3, #12]
 800a36a:	687b      	ldr	r3, [r7, #4]
 800a36c:	681b      	ldr	r3, [r3, #0]
 800a36e:	f022 0210 	bic.w	r2, r2, #16
 800a372:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a374:	687b      	ldr	r3, [r7, #4]
 800a376:	2220      	movs	r2, #32
 800a378:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a37c:	687b      	ldr	r3, [r7, #4]
 800a37e:	2200      	movs	r2, #0
 800a380:	631a      	str	r2, [r3, #48]	; 0x30
}
 800a382:	bf00      	nop
 800a384:	370c      	adds	r7, #12
 800a386:	46bd      	mov	sp, r7
 800a388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a38c:	4770      	bx	lr

0800a38e <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800a38e:	b580      	push	{r7, lr}
 800a390:	b084      	sub	sp, #16
 800a392:	af00      	add	r7, sp, #0
 800a394:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a396:	687b      	ldr	r3, [r7, #4]
 800a398:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a39a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800a39c:	68fb      	ldr	r3, [r7, #12]
 800a39e:	2200      	movs	r2, #0
 800a3a0:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800a3a2:	68fb      	ldr	r3, [r7, #12]
 800a3a4:	2200      	movs	r2, #0
 800a3a6:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800a3a8:	68f8      	ldr	r0, [r7, #12]
 800a3aa:	f7ff fe45 	bl	800a038 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a3ae:	bf00      	nop
 800a3b0:	3710      	adds	r7, #16
 800a3b2:	46bd      	mov	sp, r7
 800a3b4:	bd80      	pop	{r7, pc}

0800a3b6 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800a3b6:	b480      	push	{r7}
 800a3b8:	b085      	sub	sp, #20
 800a3ba:	af00      	add	r7, sp, #0
 800a3bc:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800a3be:	687b      	ldr	r3, [r7, #4]
 800a3c0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a3c4:	b2db      	uxtb	r3, r3
 800a3c6:	2b21      	cmp	r3, #33	; 0x21
 800a3c8:	d13e      	bne.n	800a448 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a3ca:	687b      	ldr	r3, [r7, #4]
 800a3cc:	689b      	ldr	r3, [r3, #8]
 800a3ce:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a3d2:	d114      	bne.n	800a3fe <UART_Transmit_IT+0x48>
 800a3d4:	687b      	ldr	r3, [r7, #4]
 800a3d6:	691b      	ldr	r3, [r3, #16]
 800a3d8:	2b00      	cmp	r3, #0
 800a3da:	d110      	bne.n	800a3fe <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 800a3dc:	687b      	ldr	r3, [r7, #4]
 800a3de:	6a1b      	ldr	r3, [r3, #32]
 800a3e0:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800a3e2:	68fb      	ldr	r3, [r7, #12]
 800a3e4:	881b      	ldrh	r3, [r3, #0]
 800a3e6:	461a      	mov	r2, r3
 800a3e8:	687b      	ldr	r3, [r7, #4]
 800a3ea:	681b      	ldr	r3, [r3, #0]
 800a3ec:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a3f0:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800a3f2:	687b      	ldr	r3, [r7, #4]
 800a3f4:	6a1b      	ldr	r3, [r3, #32]
 800a3f6:	1c9a      	adds	r2, r3, #2
 800a3f8:	687b      	ldr	r3, [r7, #4]
 800a3fa:	621a      	str	r2, [r3, #32]
 800a3fc:	e008      	b.n	800a410 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800a3fe:	687b      	ldr	r3, [r7, #4]
 800a400:	6a1b      	ldr	r3, [r3, #32]
 800a402:	1c59      	adds	r1, r3, #1
 800a404:	687a      	ldr	r2, [r7, #4]
 800a406:	6211      	str	r1, [r2, #32]
 800a408:	781a      	ldrb	r2, [r3, #0]
 800a40a:	687b      	ldr	r3, [r7, #4]
 800a40c:	681b      	ldr	r3, [r3, #0]
 800a40e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800a410:	687b      	ldr	r3, [r7, #4]
 800a412:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800a414:	b29b      	uxth	r3, r3
 800a416:	3b01      	subs	r3, #1
 800a418:	b29b      	uxth	r3, r3
 800a41a:	687a      	ldr	r2, [r7, #4]
 800a41c:	4619      	mov	r1, r3
 800a41e:	84d1      	strh	r1, [r2, #38]	; 0x26
 800a420:	2b00      	cmp	r3, #0
 800a422:	d10f      	bne.n	800a444 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800a424:	687b      	ldr	r3, [r7, #4]
 800a426:	681b      	ldr	r3, [r3, #0]
 800a428:	68da      	ldr	r2, [r3, #12]
 800a42a:	687b      	ldr	r3, [r7, #4]
 800a42c:	681b      	ldr	r3, [r3, #0]
 800a42e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800a432:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800a434:	687b      	ldr	r3, [r7, #4]
 800a436:	681b      	ldr	r3, [r3, #0]
 800a438:	68da      	ldr	r2, [r3, #12]
 800a43a:	687b      	ldr	r3, [r7, #4]
 800a43c:	681b      	ldr	r3, [r3, #0]
 800a43e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800a442:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800a444:	2300      	movs	r3, #0
 800a446:	e000      	b.n	800a44a <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800a448:	2302      	movs	r3, #2
  }
}
 800a44a:	4618      	mov	r0, r3
 800a44c:	3714      	adds	r7, #20
 800a44e:	46bd      	mov	sp, r7
 800a450:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a454:	4770      	bx	lr

0800a456 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800a456:	b580      	push	{r7, lr}
 800a458:	b082      	sub	sp, #8
 800a45a:	af00      	add	r7, sp, #0
 800a45c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800a45e:	687b      	ldr	r3, [r7, #4]
 800a460:	681b      	ldr	r3, [r3, #0]
 800a462:	68da      	ldr	r2, [r3, #12]
 800a464:	687b      	ldr	r3, [r7, #4]
 800a466:	681b      	ldr	r3, [r3, #0]
 800a468:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a46c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a46e:	687b      	ldr	r3, [r7, #4]
 800a470:	2220      	movs	r2, #32
 800a472:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800a476:	6878      	ldr	r0, [r7, #4]
 800a478:	f7ff fdc0 	bl	8009ffc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800a47c:	2300      	movs	r3, #0
}
 800a47e:	4618      	mov	r0, r3
 800a480:	3708      	adds	r7, #8
 800a482:	46bd      	mov	sp, r7
 800a484:	bd80      	pop	{r7, pc}

0800a486 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800a486:	b580      	push	{r7, lr}
 800a488:	b084      	sub	sp, #16
 800a48a:	af00      	add	r7, sp, #0
 800a48c:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800a48e:	687b      	ldr	r3, [r7, #4]
 800a490:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800a494:	b2db      	uxtb	r3, r3
 800a496:	2b22      	cmp	r3, #34	; 0x22
 800a498:	f040 8087 	bne.w	800a5aa <UART_Receive_IT+0x124>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a49c:	687b      	ldr	r3, [r7, #4]
 800a49e:	689b      	ldr	r3, [r3, #8]
 800a4a0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a4a4:	d117      	bne.n	800a4d6 <UART_Receive_IT+0x50>
 800a4a6:	687b      	ldr	r3, [r7, #4]
 800a4a8:	691b      	ldr	r3, [r3, #16]
 800a4aa:	2b00      	cmp	r3, #0
 800a4ac:	d113      	bne.n	800a4d6 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800a4ae:	2300      	movs	r3, #0
 800a4b0:	60fb      	str	r3, [r7, #12]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800a4b2:	687b      	ldr	r3, [r7, #4]
 800a4b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a4b6:	60bb      	str	r3, [r7, #8]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800a4b8:	687b      	ldr	r3, [r7, #4]
 800a4ba:	681b      	ldr	r3, [r3, #0]
 800a4bc:	685b      	ldr	r3, [r3, #4]
 800a4be:	b29b      	uxth	r3, r3
 800a4c0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a4c4:	b29a      	uxth	r2, r3
 800a4c6:	68bb      	ldr	r3, [r7, #8]
 800a4c8:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800a4ca:	687b      	ldr	r3, [r7, #4]
 800a4cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a4ce:	1c9a      	adds	r2, r3, #2
 800a4d0:	687b      	ldr	r3, [r7, #4]
 800a4d2:	629a      	str	r2, [r3, #40]	; 0x28
 800a4d4:	e026      	b.n	800a524 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800a4d6:	687b      	ldr	r3, [r7, #4]
 800a4d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a4da:	60fb      	str	r3, [r7, #12]
      pdata16bits  = NULL;
 800a4dc:	2300      	movs	r3, #0
 800a4de:	60bb      	str	r3, [r7, #8]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800a4e0:	687b      	ldr	r3, [r7, #4]
 800a4e2:	689b      	ldr	r3, [r3, #8]
 800a4e4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a4e8:	d007      	beq.n	800a4fa <UART_Receive_IT+0x74>
 800a4ea:	687b      	ldr	r3, [r7, #4]
 800a4ec:	689b      	ldr	r3, [r3, #8]
 800a4ee:	2b00      	cmp	r3, #0
 800a4f0:	d10a      	bne.n	800a508 <UART_Receive_IT+0x82>
 800a4f2:	687b      	ldr	r3, [r7, #4]
 800a4f4:	691b      	ldr	r3, [r3, #16]
 800a4f6:	2b00      	cmp	r3, #0
 800a4f8:	d106      	bne.n	800a508 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800a4fa:	687b      	ldr	r3, [r7, #4]
 800a4fc:	681b      	ldr	r3, [r3, #0]
 800a4fe:	685b      	ldr	r3, [r3, #4]
 800a500:	b2da      	uxtb	r2, r3
 800a502:	68fb      	ldr	r3, [r7, #12]
 800a504:	701a      	strb	r2, [r3, #0]
 800a506:	e008      	b.n	800a51a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800a508:	687b      	ldr	r3, [r7, #4]
 800a50a:	681b      	ldr	r3, [r3, #0]
 800a50c:	685b      	ldr	r3, [r3, #4]
 800a50e:	b2db      	uxtb	r3, r3
 800a510:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a514:	b2da      	uxtb	r2, r3
 800a516:	68fb      	ldr	r3, [r7, #12]
 800a518:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800a51a:	687b      	ldr	r3, [r7, #4]
 800a51c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a51e:	1c5a      	adds	r2, r3, #1
 800a520:	687b      	ldr	r3, [r7, #4]
 800a522:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800a524:	687b      	ldr	r3, [r7, #4]
 800a526:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800a528:	b29b      	uxth	r3, r3
 800a52a:	3b01      	subs	r3, #1
 800a52c:	b29b      	uxth	r3, r3
 800a52e:	687a      	ldr	r2, [r7, #4]
 800a530:	4619      	mov	r1, r3
 800a532:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800a534:	2b00      	cmp	r3, #0
 800a536:	d136      	bne.n	800a5a6 <UART_Receive_IT+0x120>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800a538:	687b      	ldr	r3, [r7, #4]
 800a53a:	681b      	ldr	r3, [r3, #0]
 800a53c:	68da      	ldr	r2, [r3, #12]
 800a53e:	687b      	ldr	r3, [r7, #4]
 800a540:	681b      	ldr	r3, [r3, #0]
 800a542:	f022 0220 	bic.w	r2, r2, #32
 800a546:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800a548:	687b      	ldr	r3, [r7, #4]
 800a54a:	681b      	ldr	r3, [r3, #0]
 800a54c:	68da      	ldr	r2, [r3, #12]
 800a54e:	687b      	ldr	r3, [r7, #4]
 800a550:	681b      	ldr	r3, [r3, #0]
 800a552:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800a556:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800a558:	687b      	ldr	r3, [r7, #4]
 800a55a:	681b      	ldr	r3, [r3, #0]
 800a55c:	695a      	ldr	r2, [r3, #20]
 800a55e:	687b      	ldr	r3, [r7, #4]
 800a560:	681b      	ldr	r3, [r3, #0]
 800a562:	f022 0201 	bic.w	r2, r2, #1
 800a566:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800a568:	687b      	ldr	r3, [r7, #4]
 800a56a:	2220      	movs	r2, #32
 800a56c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a570:	687b      	ldr	r3, [r7, #4]
 800a572:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a574:	2b01      	cmp	r3, #1
 800a576:	d10e      	bne.n	800a596 <UART_Receive_IT+0x110>
      {
        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a578:	687b      	ldr	r3, [r7, #4]
 800a57a:	681b      	ldr	r3, [r3, #0]
 800a57c:	68da      	ldr	r2, [r3, #12]
 800a57e:	687b      	ldr	r3, [r7, #4]
 800a580:	681b      	ldr	r3, [r3, #0]
 800a582:	f022 0210 	bic.w	r2, r2, #16
 800a586:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a588:	687b      	ldr	r3, [r7, #4]
 800a58a:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800a58c:	4619      	mov	r1, r3
 800a58e:	6878      	ldr	r0, [r7, #4]
 800a590:	f7f8 fb82 	bl	8002c98 <HAL_UARTEx_RxEventCallback>
 800a594:	e002      	b.n	800a59c <UART_Receive_IT+0x116>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 800a596:	6878      	ldr	r0, [r7, #4]
 800a598:	f7ff fd3a 	bl	800a010 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a59c:	687b      	ldr	r3, [r7, #4]
 800a59e:	2200      	movs	r2, #0
 800a5a0:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_OK;
 800a5a2:	2300      	movs	r3, #0
 800a5a4:	e002      	b.n	800a5ac <UART_Receive_IT+0x126>
    }
    return HAL_OK;
 800a5a6:	2300      	movs	r3, #0
 800a5a8:	e000      	b.n	800a5ac <UART_Receive_IT+0x126>
  }
  else
  {
    return HAL_BUSY;
 800a5aa:	2302      	movs	r3, #2
  }
}
 800a5ac:	4618      	mov	r0, r3
 800a5ae:	3710      	adds	r7, #16
 800a5b0:	46bd      	mov	sp, r7
 800a5b2:	bd80      	pop	{r7, pc}

0800a5b4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a5b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a5b8:	b09f      	sub	sp, #124	; 0x7c
 800a5ba:	af00      	add	r7, sp, #0
 800a5bc:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a5be:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a5c0:	681b      	ldr	r3, [r3, #0]
 800a5c2:	691b      	ldr	r3, [r3, #16]
 800a5c4:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800a5c8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a5ca:	68d9      	ldr	r1, [r3, #12]
 800a5cc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a5ce:	681a      	ldr	r2, [r3, #0]
 800a5d0:	ea40 0301 	orr.w	r3, r0, r1
 800a5d4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800a5d6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a5d8:	689a      	ldr	r2, [r3, #8]
 800a5da:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a5dc:	691b      	ldr	r3, [r3, #16]
 800a5de:	431a      	orrs	r2, r3
 800a5e0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a5e2:	695b      	ldr	r3, [r3, #20]
 800a5e4:	431a      	orrs	r2, r3
 800a5e6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a5e8:	69db      	ldr	r3, [r3, #28]
 800a5ea:	4313      	orrs	r3, r2
 800a5ec:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 800a5ee:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a5f0:	681b      	ldr	r3, [r3, #0]
 800a5f2:	68db      	ldr	r3, [r3, #12]
 800a5f4:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800a5f8:	f021 010c 	bic.w	r1, r1, #12
 800a5fc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a5fe:	681a      	ldr	r2, [r3, #0]
 800a600:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800a602:	430b      	orrs	r3, r1
 800a604:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800a606:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a608:	681b      	ldr	r3, [r3, #0]
 800a60a:	695b      	ldr	r3, [r3, #20]
 800a60c:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800a610:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a612:	6999      	ldr	r1, [r3, #24]
 800a614:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a616:	681a      	ldr	r2, [r3, #0]
 800a618:	ea40 0301 	orr.w	r3, r0, r1
 800a61c:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800a61e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a620:	681a      	ldr	r2, [r3, #0]
 800a622:	4bc5      	ldr	r3, [pc, #788]	; (800a938 <UART_SetConfig+0x384>)
 800a624:	429a      	cmp	r2, r3
 800a626:	d004      	beq.n	800a632 <UART_SetConfig+0x7e>
 800a628:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a62a:	681a      	ldr	r2, [r3, #0]
 800a62c:	4bc3      	ldr	r3, [pc, #780]	; (800a93c <UART_SetConfig+0x388>)
 800a62e:	429a      	cmp	r2, r3
 800a630:	d103      	bne.n	800a63a <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800a632:	f7fe f819 	bl	8008668 <HAL_RCC_GetPCLK2Freq>
 800a636:	6778      	str	r0, [r7, #116]	; 0x74
 800a638:	e002      	b.n	800a640 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800a63a:	f7fe f801 	bl	8008640 <HAL_RCC_GetPCLK1Freq>
 800a63e:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a640:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a642:	69db      	ldr	r3, [r3, #28]
 800a644:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a648:	f040 80b6 	bne.w	800a7b8 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800a64c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800a64e:	461c      	mov	r4, r3
 800a650:	f04f 0500 	mov.w	r5, #0
 800a654:	4622      	mov	r2, r4
 800a656:	462b      	mov	r3, r5
 800a658:	1891      	adds	r1, r2, r2
 800a65a:	6439      	str	r1, [r7, #64]	; 0x40
 800a65c:	415b      	adcs	r3, r3
 800a65e:	647b      	str	r3, [r7, #68]	; 0x44
 800a660:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800a664:	1912      	adds	r2, r2, r4
 800a666:	eb45 0303 	adc.w	r3, r5, r3
 800a66a:	f04f 0000 	mov.w	r0, #0
 800a66e:	f04f 0100 	mov.w	r1, #0
 800a672:	00d9      	lsls	r1, r3, #3
 800a674:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800a678:	00d0      	lsls	r0, r2, #3
 800a67a:	4602      	mov	r2, r0
 800a67c:	460b      	mov	r3, r1
 800a67e:	1911      	adds	r1, r2, r4
 800a680:	6639      	str	r1, [r7, #96]	; 0x60
 800a682:	416b      	adcs	r3, r5
 800a684:	667b      	str	r3, [r7, #100]	; 0x64
 800a686:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a688:	685b      	ldr	r3, [r3, #4]
 800a68a:	461a      	mov	r2, r3
 800a68c:	f04f 0300 	mov.w	r3, #0
 800a690:	1891      	adds	r1, r2, r2
 800a692:	63b9      	str	r1, [r7, #56]	; 0x38
 800a694:	415b      	adcs	r3, r3
 800a696:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a698:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800a69c:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 800a6a0:	f7f6 faaa 	bl	8000bf8 <__aeabi_uldivmod>
 800a6a4:	4602      	mov	r2, r0
 800a6a6:	460b      	mov	r3, r1
 800a6a8:	4ba5      	ldr	r3, [pc, #660]	; (800a940 <UART_SetConfig+0x38c>)
 800a6aa:	fba3 2302 	umull	r2, r3, r3, r2
 800a6ae:	095b      	lsrs	r3, r3, #5
 800a6b0:	011e      	lsls	r6, r3, #4
 800a6b2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800a6b4:	461c      	mov	r4, r3
 800a6b6:	f04f 0500 	mov.w	r5, #0
 800a6ba:	4622      	mov	r2, r4
 800a6bc:	462b      	mov	r3, r5
 800a6be:	1891      	adds	r1, r2, r2
 800a6c0:	6339      	str	r1, [r7, #48]	; 0x30
 800a6c2:	415b      	adcs	r3, r3
 800a6c4:	637b      	str	r3, [r7, #52]	; 0x34
 800a6c6:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800a6ca:	1912      	adds	r2, r2, r4
 800a6cc:	eb45 0303 	adc.w	r3, r5, r3
 800a6d0:	f04f 0000 	mov.w	r0, #0
 800a6d4:	f04f 0100 	mov.w	r1, #0
 800a6d8:	00d9      	lsls	r1, r3, #3
 800a6da:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800a6de:	00d0      	lsls	r0, r2, #3
 800a6e0:	4602      	mov	r2, r0
 800a6e2:	460b      	mov	r3, r1
 800a6e4:	1911      	adds	r1, r2, r4
 800a6e6:	65b9      	str	r1, [r7, #88]	; 0x58
 800a6e8:	416b      	adcs	r3, r5
 800a6ea:	65fb      	str	r3, [r7, #92]	; 0x5c
 800a6ec:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a6ee:	685b      	ldr	r3, [r3, #4]
 800a6f0:	461a      	mov	r2, r3
 800a6f2:	f04f 0300 	mov.w	r3, #0
 800a6f6:	1891      	adds	r1, r2, r2
 800a6f8:	62b9      	str	r1, [r7, #40]	; 0x28
 800a6fa:	415b      	adcs	r3, r3
 800a6fc:	62fb      	str	r3, [r7, #44]	; 0x2c
 800a6fe:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800a702:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 800a706:	f7f6 fa77 	bl	8000bf8 <__aeabi_uldivmod>
 800a70a:	4602      	mov	r2, r0
 800a70c:	460b      	mov	r3, r1
 800a70e:	4b8c      	ldr	r3, [pc, #560]	; (800a940 <UART_SetConfig+0x38c>)
 800a710:	fba3 1302 	umull	r1, r3, r3, r2
 800a714:	095b      	lsrs	r3, r3, #5
 800a716:	2164      	movs	r1, #100	; 0x64
 800a718:	fb01 f303 	mul.w	r3, r1, r3
 800a71c:	1ad3      	subs	r3, r2, r3
 800a71e:	00db      	lsls	r3, r3, #3
 800a720:	3332      	adds	r3, #50	; 0x32
 800a722:	4a87      	ldr	r2, [pc, #540]	; (800a940 <UART_SetConfig+0x38c>)
 800a724:	fba2 2303 	umull	r2, r3, r2, r3
 800a728:	095b      	lsrs	r3, r3, #5
 800a72a:	005b      	lsls	r3, r3, #1
 800a72c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800a730:	441e      	add	r6, r3
 800a732:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800a734:	4618      	mov	r0, r3
 800a736:	f04f 0100 	mov.w	r1, #0
 800a73a:	4602      	mov	r2, r0
 800a73c:	460b      	mov	r3, r1
 800a73e:	1894      	adds	r4, r2, r2
 800a740:	623c      	str	r4, [r7, #32]
 800a742:	415b      	adcs	r3, r3
 800a744:	627b      	str	r3, [r7, #36]	; 0x24
 800a746:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800a74a:	1812      	adds	r2, r2, r0
 800a74c:	eb41 0303 	adc.w	r3, r1, r3
 800a750:	f04f 0400 	mov.w	r4, #0
 800a754:	f04f 0500 	mov.w	r5, #0
 800a758:	00dd      	lsls	r5, r3, #3
 800a75a:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800a75e:	00d4      	lsls	r4, r2, #3
 800a760:	4622      	mov	r2, r4
 800a762:	462b      	mov	r3, r5
 800a764:	1814      	adds	r4, r2, r0
 800a766:	653c      	str	r4, [r7, #80]	; 0x50
 800a768:	414b      	adcs	r3, r1
 800a76a:	657b      	str	r3, [r7, #84]	; 0x54
 800a76c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a76e:	685b      	ldr	r3, [r3, #4]
 800a770:	461a      	mov	r2, r3
 800a772:	f04f 0300 	mov.w	r3, #0
 800a776:	1891      	adds	r1, r2, r2
 800a778:	61b9      	str	r1, [r7, #24]
 800a77a:	415b      	adcs	r3, r3
 800a77c:	61fb      	str	r3, [r7, #28]
 800a77e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800a782:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 800a786:	f7f6 fa37 	bl	8000bf8 <__aeabi_uldivmod>
 800a78a:	4602      	mov	r2, r0
 800a78c:	460b      	mov	r3, r1
 800a78e:	4b6c      	ldr	r3, [pc, #432]	; (800a940 <UART_SetConfig+0x38c>)
 800a790:	fba3 1302 	umull	r1, r3, r3, r2
 800a794:	095b      	lsrs	r3, r3, #5
 800a796:	2164      	movs	r1, #100	; 0x64
 800a798:	fb01 f303 	mul.w	r3, r1, r3
 800a79c:	1ad3      	subs	r3, r2, r3
 800a79e:	00db      	lsls	r3, r3, #3
 800a7a0:	3332      	adds	r3, #50	; 0x32
 800a7a2:	4a67      	ldr	r2, [pc, #412]	; (800a940 <UART_SetConfig+0x38c>)
 800a7a4:	fba2 2303 	umull	r2, r3, r2, r3
 800a7a8:	095b      	lsrs	r3, r3, #5
 800a7aa:	f003 0207 	and.w	r2, r3, #7
 800a7ae:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a7b0:	681b      	ldr	r3, [r3, #0]
 800a7b2:	4432      	add	r2, r6
 800a7b4:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800a7b6:	e0b9      	b.n	800a92c <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800a7b8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800a7ba:	461c      	mov	r4, r3
 800a7bc:	f04f 0500 	mov.w	r5, #0
 800a7c0:	4622      	mov	r2, r4
 800a7c2:	462b      	mov	r3, r5
 800a7c4:	1891      	adds	r1, r2, r2
 800a7c6:	6139      	str	r1, [r7, #16]
 800a7c8:	415b      	adcs	r3, r3
 800a7ca:	617b      	str	r3, [r7, #20]
 800a7cc:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800a7d0:	1912      	adds	r2, r2, r4
 800a7d2:	eb45 0303 	adc.w	r3, r5, r3
 800a7d6:	f04f 0000 	mov.w	r0, #0
 800a7da:	f04f 0100 	mov.w	r1, #0
 800a7de:	00d9      	lsls	r1, r3, #3
 800a7e0:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800a7e4:	00d0      	lsls	r0, r2, #3
 800a7e6:	4602      	mov	r2, r0
 800a7e8:	460b      	mov	r3, r1
 800a7ea:	eb12 0804 	adds.w	r8, r2, r4
 800a7ee:	eb43 0905 	adc.w	r9, r3, r5
 800a7f2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a7f4:	685b      	ldr	r3, [r3, #4]
 800a7f6:	4618      	mov	r0, r3
 800a7f8:	f04f 0100 	mov.w	r1, #0
 800a7fc:	f04f 0200 	mov.w	r2, #0
 800a800:	f04f 0300 	mov.w	r3, #0
 800a804:	008b      	lsls	r3, r1, #2
 800a806:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800a80a:	0082      	lsls	r2, r0, #2
 800a80c:	4640      	mov	r0, r8
 800a80e:	4649      	mov	r1, r9
 800a810:	f7f6 f9f2 	bl	8000bf8 <__aeabi_uldivmod>
 800a814:	4602      	mov	r2, r0
 800a816:	460b      	mov	r3, r1
 800a818:	4b49      	ldr	r3, [pc, #292]	; (800a940 <UART_SetConfig+0x38c>)
 800a81a:	fba3 2302 	umull	r2, r3, r3, r2
 800a81e:	095b      	lsrs	r3, r3, #5
 800a820:	011e      	lsls	r6, r3, #4
 800a822:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800a824:	4618      	mov	r0, r3
 800a826:	f04f 0100 	mov.w	r1, #0
 800a82a:	4602      	mov	r2, r0
 800a82c:	460b      	mov	r3, r1
 800a82e:	1894      	adds	r4, r2, r2
 800a830:	60bc      	str	r4, [r7, #8]
 800a832:	415b      	adcs	r3, r3
 800a834:	60fb      	str	r3, [r7, #12]
 800a836:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800a83a:	1812      	adds	r2, r2, r0
 800a83c:	eb41 0303 	adc.w	r3, r1, r3
 800a840:	f04f 0400 	mov.w	r4, #0
 800a844:	f04f 0500 	mov.w	r5, #0
 800a848:	00dd      	lsls	r5, r3, #3
 800a84a:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800a84e:	00d4      	lsls	r4, r2, #3
 800a850:	4622      	mov	r2, r4
 800a852:	462b      	mov	r3, r5
 800a854:	1814      	adds	r4, r2, r0
 800a856:	64bc      	str	r4, [r7, #72]	; 0x48
 800a858:	414b      	adcs	r3, r1
 800a85a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800a85c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a85e:	685b      	ldr	r3, [r3, #4]
 800a860:	4618      	mov	r0, r3
 800a862:	f04f 0100 	mov.w	r1, #0
 800a866:	f04f 0200 	mov.w	r2, #0
 800a86a:	f04f 0300 	mov.w	r3, #0
 800a86e:	008b      	lsls	r3, r1, #2
 800a870:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800a874:	0082      	lsls	r2, r0, #2
 800a876:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 800a87a:	f7f6 f9bd 	bl	8000bf8 <__aeabi_uldivmod>
 800a87e:	4602      	mov	r2, r0
 800a880:	460b      	mov	r3, r1
 800a882:	4b2f      	ldr	r3, [pc, #188]	; (800a940 <UART_SetConfig+0x38c>)
 800a884:	fba3 1302 	umull	r1, r3, r3, r2
 800a888:	095b      	lsrs	r3, r3, #5
 800a88a:	2164      	movs	r1, #100	; 0x64
 800a88c:	fb01 f303 	mul.w	r3, r1, r3
 800a890:	1ad3      	subs	r3, r2, r3
 800a892:	011b      	lsls	r3, r3, #4
 800a894:	3332      	adds	r3, #50	; 0x32
 800a896:	4a2a      	ldr	r2, [pc, #168]	; (800a940 <UART_SetConfig+0x38c>)
 800a898:	fba2 2303 	umull	r2, r3, r2, r3
 800a89c:	095b      	lsrs	r3, r3, #5
 800a89e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800a8a2:	441e      	add	r6, r3
 800a8a4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800a8a6:	4618      	mov	r0, r3
 800a8a8:	f04f 0100 	mov.w	r1, #0
 800a8ac:	4602      	mov	r2, r0
 800a8ae:	460b      	mov	r3, r1
 800a8b0:	1894      	adds	r4, r2, r2
 800a8b2:	603c      	str	r4, [r7, #0]
 800a8b4:	415b      	adcs	r3, r3
 800a8b6:	607b      	str	r3, [r7, #4]
 800a8b8:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a8bc:	1812      	adds	r2, r2, r0
 800a8be:	eb41 0303 	adc.w	r3, r1, r3
 800a8c2:	f04f 0400 	mov.w	r4, #0
 800a8c6:	f04f 0500 	mov.w	r5, #0
 800a8ca:	00dd      	lsls	r5, r3, #3
 800a8cc:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800a8d0:	00d4      	lsls	r4, r2, #3
 800a8d2:	4622      	mov	r2, r4
 800a8d4:	462b      	mov	r3, r5
 800a8d6:	eb12 0a00 	adds.w	sl, r2, r0
 800a8da:	eb43 0b01 	adc.w	fp, r3, r1
 800a8de:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a8e0:	685b      	ldr	r3, [r3, #4]
 800a8e2:	4618      	mov	r0, r3
 800a8e4:	f04f 0100 	mov.w	r1, #0
 800a8e8:	f04f 0200 	mov.w	r2, #0
 800a8ec:	f04f 0300 	mov.w	r3, #0
 800a8f0:	008b      	lsls	r3, r1, #2
 800a8f2:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800a8f6:	0082      	lsls	r2, r0, #2
 800a8f8:	4650      	mov	r0, sl
 800a8fa:	4659      	mov	r1, fp
 800a8fc:	f7f6 f97c 	bl	8000bf8 <__aeabi_uldivmod>
 800a900:	4602      	mov	r2, r0
 800a902:	460b      	mov	r3, r1
 800a904:	4b0e      	ldr	r3, [pc, #56]	; (800a940 <UART_SetConfig+0x38c>)
 800a906:	fba3 1302 	umull	r1, r3, r3, r2
 800a90a:	095b      	lsrs	r3, r3, #5
 800a90c:	2164      	movs	r1, #100	; 0x64
 800a90e:	fb01 f303 	mul.w	r3, r1, r3
 800a912:	1ad3      	subs	r3, r2, r3
 800a914:	011b      	lsls	r3, r3, #4
 800a916:	3332      	adds	r3, #50	; 0x32
 800a918:	4a09      	ldr	r2, [pc, #36]	; (800a940 <UART_SetConfig+0x38c>)
 800a91a:	fba2 2303 	umull	r2, r3, r2, r3
 800a91e:	095b      	lsrs	r3, r3, #5
 800a920:	f003 020f 	and.w	r2, r3, #15
 800a924:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a926:	681b      	ldr	r3, [r3, #0]
 800a928:	4432      	add	r2, r6
 800a92a:	609a      	str	r2, [r3, #8]
}
 800a92c:	bf00      	nop
 800a92e:	377c      	adds	r7, #124	; 0x7c
 800a930:	46bd      	mov	sp, r7
 800a932:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a936:	bf00      	nop
 800a938:	40011000 	.word	0x40011000
 800a93c:	40011400 	.word	0x40011400
 800a940:	51eb851f 	.word	0x51eb851f

0800a944 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 800a944:	b480      	push	{r7}
 800a946:	b085      	sub	sp, #20
 800a948:	af00      	add	r7, sp, #0
 800a94a:	4603      	mov	r3, r0
 800a94c:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800a94e:	2300      	movs	r3, #0
 800a950:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800a952:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800a956:	2b84      	cmp	r3, #132	; 0x84
 800a958:	d005      	beq.n	800a966 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800a95a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800a95e:	68fb      	ldr	r3, [r7, #12]
 800a960:	4413      	add	r3, r2
 800a962:	3303      	adds	r3, #3
 800a964:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800a966:	68fb      	ldr	r3, [r7, #12]
}
 800a968:	4618      	mov	r0, r3
 800a96a:	3714      	adds	r7, #20
 800a96c:	46bd      	mov	sp, r7
 800a96e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a972:	4770      	bx	lr

0800a974 <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 800a974:	b480      	push	{r7}
 800a976:	b083      	sub	sp, #12
 800a978:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a97a:	f3ef 8305 	mrs	r3, IPSR
 800a97e:	607b      	str	r3, [r7, #4]
  return(result);
 800a980:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 800a982:	2b00      	cmp	r3, #0
 800a984:	bf14      	ite	ne
 800a986:	2301      	movne	r3, #1
 800a988:	2300      	moveq	r3, #0
 800a98a:	b2db      	uxtb	r3, r3
}
 800a98c:	4618      	mov	r0, r3
 800a98e:	370c      	adds	r7, #12
 800a990:	46bd      	mov	sp, r7
 800a992:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a996:	4770      	bx	lr

0800a998 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800a998:	b580      	push	{r7, lr}
 800a99a:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800a99c:	f001 fae8 	bl	800bf70 <vTaskStartScheduler>
  
  return osOK;
 800a9a0:	2300      	movs	r3, #0
}
 800a9a2:	4618      	mov	r0, r3
 800a9a4:	bd80      	pop	{r7, pc}

0800a9a6 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800a9a6:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a9a8:	b089      	sub	sp, #36	; 0x24
 800a9aa:	af04      	add	r7, sp, #16
 800a9ac:	6078      	str	r0, [r7, #4]
 800a9ae:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 800a9b0:	687b      	ldr	r3, [r7, #4]
 800a9b2:	695b      	ldr	r3, [r3, #20]
 800a9b4:	2b00      	cmp	r3, #0
 800a9b6:	d020      	beq.n	800a9fa <osThreadCreate+0x54>
 800a9b8:	687b      	ldr	r3, [r7, #4]
 800a9ba:	699b      	ldr	r3, [r3, #24]
 800a9bc:	2b00      	cmp	r3, #0
 800a9be:	d01c      	beq.n	800a9fa <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800a9c0:	687b      	ldr	r3, [r7, #4]
 800a9c2:	685c      	ldr	r4, [r3, #4]
 800a9c4:	687b      	ldr	r3, [r7, #4]
 800a9c6:	681d      	ldr	r5, [r3, #0]
 800a9c8:	687b      	ldr	r3, [r7, #4]
 800a9ca:	691e      	ldr	r6, [r3, #16]
 800a9cc:	687b      	ldr	r3, [r7, #4]
 800a9ce:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800a9d2:	4618      	mov	r0, r3
 800a9d4:	f7ff ffb6 	bl	800a944 <makeFreeRtosPriority>
 800a9d8:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 800a9da:	687b      	ldr	r3, [r7, #4]
 800a9dc:	695b      	ldr	r3, [r3, #20]
 800a9de:	687a      	ldr	r2, [r7, #4]
 800a9e0:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800a9e2:	9202      	str	r2, [sp, #8]
 800a9e4:	9301      	str	r3, [sp, #4]
 800a9e6:	9100      	str	r1, [sp, #0]
 800a9e8:	683b      	ldr	r3, [r7, #0]
 800a9ea:	4632      	mov	r2, r6
 800a9ec:	4629      	mov	r1, r5
 800a9ee:	4620      	mov	r0, r4
 800a9f0:	f001 f8f6 	bl	800bbe0 <xTaskCreateStatic>
 800a9f4:	4603      	mov	r3, r0
 800a9f6:	60fb      	str	r3, [r7, #12]
 800a9f8:	e01c      	b.n	800aa34 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800a9fa:	687b      	ldr	r3, [r7, #4]
 800a9fc:	685c      	ldr	r4, [r3, #4]
 800a9fe:	687b      	ldr	r3, [r7, #4]
 800aa00:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800aa02:	687b      	ldr	r3, [r7, #4]
 800aa04:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800aa06:	b29e      	uxth	r6, r3
 800aa08:	687b      	ldr	r3, [r7, #4]
 800aa0a:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800aa0e:	4618      	mov	r0, r3
 800aa10:	f7ff ff98 	bl	800a944 <makeFreeRtosPriority>
 800aa14:	4602      	mov	r2, r0
 800aa16:	f107 030c 	add.w	r3, r7, #12
 800aa1a:	9301      	str	r3, [sp, #4]
 800aa1c:	9200      	str	r2, [sp, #0]
 800aa1e:	683b      	ldr	r3, [r7, #0]
 800aa20:	4632      	mov	r2, r6
 800aa22:	4629      	mov	r1, r5
 800aa24:	4620      	mov	r0, r4
 800aa26:	f001 f938 	bl	800bc9a <xTaskCreate>
 800aa2a:	4603      	mov	r3, r0
 800aa2c:	2b01      	cmp	r3, #1
 800aa2e:	d001      	beq.n	800aa34 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 800aa30:	2300      	movs	r3, #0
 800aa32:	e000      	b.n	800aa36 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 800aa34:	68fb      	ldr	r3, [r7, #12]
}
 800aa36:	4618      	mov	r0, r3
 800aa38:	3714      	adds	r7, #20
 800aa3a:	46bd      	mov	sp, r7
 800aa3c:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800aa3e <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800aa3e:	b580      	push	{r7, lr}
 800aa40:	b084      	sub	sp, #16
 800aa42:	af00      	add	r7, sp, #0
 800aa44:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800aa46:	687b      	ldr	r3, [r7, #4]
 800aa48:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800aa4a:	68fb      	ldr	r3, [r7, #12]
 800aa4c:	2b00      	cmp	r3, #0
 800aa4e:	d001      	beq.n	800aa54 <osDelay+0x16>
 800aa50:	68fb      	ldr	r3, [r7, #12]
 800aa52:	e000      	b.n	800aa56 <osDelay+0x18>
 800aa54:	2301      	movs	r3, #1
 800aa56:	4618      	mov	r0, r3
 800aa58:	f001 fa56 	bl	800bf08 <vTaskDelay>
  
  return osOK;
 800aa5c:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800aa5e:	4618      	mov	r0, r3
 800aa60:	3710      	adds	r7, #16
 800aa62:	46bd      	mov	sp, r7
 800aa64:	bd80      	pop	{r7, pc}

0800aa66 <osSemaphoreCreate>:
* @param count         number of available resources.
* @retval  semaphore ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreCreate shall be consistent in every CMSIS-RTOS.
*/
osSemaphoreId osSemaphoreCreate (const osSemaphoreDef_t *semaphore_def, int32_t count)
{ 
 800aa66:	b580      	push	{r7, lr}
 800aa68:	b086      	sub	sp, #24
 800aa6a:	af02      	add	r7, sp, #8
 800aa6c:	6078      	str	r0, [r7, #4]
 800aa6e:	6039      	str	r1, [r7, #0]
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  osSemaphoreId sema;
  
  if (semaphore_def->controlblock != NULL){
 800aa70:	687b      	ldr	r3, [r7, #4]
 800aa72:	685b      	ldr	r3, [r3, #4]
 800aa74:	2b00      	cmp	r3, #0
 800aa76:	d00f      	beq.n	800aa98 <osSemaphoreCreate+0x32>
    if (count == 1) {
 800aa78:	683b      	ldr	r3, [r7, #0]
 800aa7a:	2b01      	cmp	r3, #1
 800aa7c:	d10a      	bne.n	800aa94 <osSemaphoreCreate+0x2e>
      return xSemaphoreCreateBinaryStatic( semaphore_def->controlblock );
 800aa7e:	687b      	ldr	r3, [r7, #4]
 800aa80:	685b      	ldr	r3, [r3, #4]
 800aa82:	2203      	movs	r2, #3
 800aa84:	9200      	str	r2, [sp, #0]
 800aa86:	2200      	movs	r2, #0
 800aa88:	2100      	movs	r1, #0
 800aa8a:	2001      	movs	r0, #1
 800aa8c:	f000 f9be 	bl	800ae0c <xQueueGenericCreateStatic>
 800aa90:	4603      	mov	r3, r0
 800aa92:	e016      	b.n	800aac2 <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )
      return xSemaphoreCreateCountingStatic( count, count, semaphore_def->controlblock );
#else
      return NULL;
 800aa94:	2300      	movs	r3, #0
 800aa96:	e014      	b.n	800aac2 <osSemaphoreCreate+0x5c>
#endif
    }
  }
  else {
    if (count == 1) {
 800aa98:	683b      	ldr	r3, [r7, #0]
 800aa9a:	2b01      	cmp	r3, #1
 800aa9c:	d110      	bne.n	800aac0 <osSemaphoreCreate+0x5a>
      vSemaphoreCreateBinary(sema);
 800aa9e:	2203      	movs	r2, #3
 800aaa0:	2100      	movs	r1, #0
 800aaa2:	2001      	movs	r0, #1
 800aaa4:	f000 fa2a 	bl	800aefc <xQueueGenericCreate>
 800aaa8:	60f8      	str	r0, [r7, #12]
 800aaaa:	68fb      	ldr	r3, [r7, #12]
 800aaac:	2b00      	cmp	r3, #0
 800aaae:	d005      	beq.n	800aabc <osSemaphoreCreate+0x56>
 800aab0:	2300      	movs	r3, #0
 800aab2:	2200      	movs	r2, #0
 800aab4:	2100      	movs	r1, #0
 800aab6:	68f8      	ldr	r0, [r7, #12]
 800aab8:	f000 fa7a 	bl	800afb0 <xQueueGenericSend>
      return sema;
 800aabc:	68fb      	ldr	r3, [r7, #12]
 800aabe:	e000      	b.n	800aac2 <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )	
      return xSemaphoreCreateCounting(count, count);
#else
      return NULL;
 800aac0:	2300      	movs	r3, #0
#else
    return NULL;
#endif
  }
#endif
}
 800aac2:	4618      	mov	r0, r3
 800aac4:	3710      	adds	r7, #16
 800aac6:	46bd      	mov	sp, r7
 800aac8:	bd80      	pop	{r7, pc}
	...

0800aacc <osSemaphoreWait>:
* @param  millisec      timeout value or 0 in case of no time-out.
* @retval  number of available tokens, or -1 in case of incorrect parameters.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreWait shall be consistent in every CMSIS-RTOS.
*/
int32_t osSemaphoreWait (osSemaphoreId semaphore_id, uint32_t millisec)
{
 800aacc:	b580      	push	{r7, lr}
 800aace:	b084      	sub	sp, #16
 800aad0:	af00      	add	r7, sp, #0
 800aad2:	6078      	str	r0, [r7, #4]
 800aad4:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 800aad6:	2300      	movs	r3, #0
 800aad8:	60bb      	str	r3, [r7, #8]
  
  
  if (semaphore_id == NULL) {
 800aada:	687b      	ldr	r3, [r7, #4]
 800aadc:	2b00      	cmp	r3, #0
 800aade:	d101      	bne.n	800aae4 <osSemaphoreWait+0x18>
    return osErrorParameter;
 800aae0:	2380      	movs	r3, #128	; 0x80
 800aae2:	e03a      	b.n	800ab5a <osSemaphoreWait+0x8e>
  }
  
  ticks = 0;
 800aae4:	2300      	movs	r3, #0
 800aae6:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 800aae8:	683b      	ldr	r3, [r7, #0]
 800aaea:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800aaee:	d103      	bne.n	800aaf8 <osSemaphoreWait+0x2c>
    ticks = portMAX_DELAY;
 800aaf0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800aaf4:	60fb      	str	r3, [r7, #12]
 800aaf6:	e009      	b.n	800ab0c <osSemaphoreWait+0x40>
  }
  else if (millisec != 0) {
 800aaf8:	683b      	ldr	r3, [r7, #0]
 800aafa:	2b00      	cmp	r3, #0
 800aafc:	d006      	beq.n	800ab0c <osSemaphoreWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 800aafe:	683b      	ldr	r3, [r7, #0]
 800ab00:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 800ab02:	68fb      	ldr	r3, [r7, #12]
 800ab04:	2b00      	cmp	r3, #0
 800ab06:	d101      	bne.n	800ab0c <osSemaphoreWait+0x40>
      ticks = 1;
 800ab08:	2301      	movs	r3, #1
 800ab0a:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 800ab0c:	f7ff ff32 	bl	800a974 <inHandlerMode>
 800ab10:	4603      	mov	r3, r0
 800ab12:	2b00      	cmp	r3, #0
 800ab14:	d017      	beq.n	800ab46 <osSemaphoreWait+0x7a>
    if (xSemaphoreTakeFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 800ab16:	f107 0308 	add.w	r3, r7, #8
 800ab1a:	461a      	mov	r2, r3
 800ab1c:	2100      	movs	r1, #0
 800ab1e:	6878      	ldr	r0, [r7, #4]
 800ab20:	f000 fe58 	bl	800b7d4 <xQueueReceiveFromISR>
 800ab24:	4603      	mov	r3, r0
 800ab26:	2b01      	cmp	r3, #1
 800ab28:	d001      	beq.n	800ab2e <osSemaphoreWait+0x62>
      return osErrorOS;
 800ab2a:	23ff      	movs	r3, #255	; 0xff
 800ab2c:	e015      	b.n	800ab5a <osSemaphoreWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 800ab2e:	68bb      	ldr	r3, [r7, #8]
 800ab30:	2b00      	cmp	r3, #0
 800ab32:	d011      	beq.n	800ab58 <osSemaphoreWait+0x8c>
 800ab34:	4b0b      	ldr	r3, [pc, #44]	; (800ab64 <osSemaphoreWait+0x98>)
 800ab36:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ab3a:	601a      	str	r2, [r3, #0]
 800ab3c:	f3bf 8f4f 	dsb	sy
 800ab40:	f3bf 8f6f 	isb	sy
 800ab44:	e008      	b.n	800ab58 <osSemaphoreWait+0x8c>
  }  
  else if (xSemaphoreTake(semaphore_id, ticks) != pdTRUE) {
 800ab46:	68f9      	ldr	r1, [r7, #12]
 800ab48:	6878      	ldr	r0, [r7, #4]
 800ab4a:	f000 fd37 	bl	800b5bc <xQueueSemaphoreTake>
 800ab4e:	4603      	mov	r3, r0
 800ab50:	2b01      	cmp	r3, #1
 800ab52:	d001      	beq.n	800ab58 <osSemaphoreWait+0x8c>
    return osErrorOS;
 800ab54:	23ff      	movs	r3, #255	; 0xff
 800ab56:	e000      	b.n	800ab5a <osSemaphoreWait+0x8e>
  }
  
  return osOK;
 800ab58:	2300      	movs	r3, #0
}
 800ab5a:	4618      	mov	r0, r3
 800ab5c:	3710      	adds	r7, #16
 800ab5e:	46bd      	mov	sp, r7
 800ab60:	bd80      	pop	{r7, pc}
 800ab62:	bf00      	nop
 800ab64:	e000ed04 	.word	0xe000ed04

0800ab68 <osSemaphoreRelease>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreRelease (osSemaphoreId semaphore_id)
{
 800ab68:	b580      	push	{r7, lr}
 800ab6a:	b084      	sub	sp, #16
 800ab6c:	af00      	add	r7, sp, #0
 800ab6e:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 800ab70:	2300      	movs	r3, #0
 800ab72:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 800ab74:	2300      	movs	r3, #0
 800ab76:	60bb      	str	r3, [r7, #8]
  
  
  if (inHandlerMode()) {
 800ab78:	f7ff fefc 	bl	800a974 <inHandlerMode>
 800ab7c:	4603      	mov	r3, r0
 800ab7e:	2b00      	cmp	r3, #0
 800ab80:	d016      	beq.n	800abb0 <osSemaphoreRelease+0x48>
    if (xSemaphoreGiveFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 800ab82:	f107 0308 	add.w	r3, r7, #8
 800ab86:	4619      	mov	r1, r3
 800ab88:	6878      	ldr	r0, [r7, #4]
 800ab8a:	f000 fbaa 	bl	800b2e2 <xQueueGiveFromISR>
 800ab8e:	4603      	mov	r3, r0
 800ab90:	2b01      	cmp	r3, #1
 800ab92:	d001      	beq.n	800ab98 <osSemaphoreRelease+0x30>
      return osErrorOS;
 800ab94:	23ff      	movs	r3, #255	; 0xff
 800ab96:	e017      	b.n	800abc8 <osSemaphoreRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 800ab98:	68bb      	ldr	r3, [r7, #8]
 800ab9a:	2b00      	cmp	r3, #0
 800ab9c:	d013      	beq.n	800abc6 <osSemaphoreRelease+0x5e>
 800ab9e:	4b0c      	ldr	r3, [pc, #48]	; (800abd0 <osSemaphoreRelease+0x68>)
 800aba0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800aba4:	601a      	str	r2, [r3, #0]
 800aba6:	f3bf 8f4f 	dsb	sy
 800abaa:	f3bf 8f6f 	isb	sy
 800abae:	e00a      	b.n	800abc6 <osSemaphoreRelease+0x5e>
  }
  else {
    if (xSemaphoreGive(semaphore_id) != pdTRUE) {
 800abb0:	2300      	movs	r3, #0
 800abb2:	2200      	movs	r2, #0
 800abb4:	2100      	movs	r1, #0
 800abb6:	6878      	ldr	r0, [r7, #4]
 800abb8:	f000 f9fa 	bl	800afb0 <xQueueGenericSend>
 800abbc:	4603      	mov	r3, r0
 800abbe:	2b01      	cmp	r3, #1
 800abc0:	d001      	beq.n	800abc6 <osSemaphoreRelease+0x5e>
      result = osErrorOS;
 800abc2:	23ff      	movs	r3, #255	; 0xff
 800abc4:	60fb      	str	r3, [r7, #12]
    }
  }
  
  return result;
 800abc6:	68fb      	ldr	r3, [r7, #12]
}
 800abc8:	4618      	mov	r0, r3
 800abca:	3710      	adds	r7, #16
 800abcc:	46bd      	mov	sp, r7
 800abce:	bd80      	pop	{r7, pc}
 800abd0:	e000ed04 	.word	0xe000ed04

0800abd4 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800abd4:	b480      	push	{r7}
 800abd6:	b083      	sub	sp, #12
 800abd8:	af00      	add	r7, sp, #0
 800abda:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800abdc:	687b      	ldr	r3, [r7, #4]
 800abde:	f103 0208 	add.w	r2, r3, #8
 800abe2:	687b      	ldr	r3, [r7, #4]
 800abe4:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800abe6:	687b      	ldr	r3, [r7, #4]
 800abe8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800abec:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800abee:	687b      	ldr	r3, [r7, #4]
 800abf0:	f103 0208 	add.w	r2, r3, #8
 800abf4:	687b      	ldr	r3, [r7, #4]
 800abf6:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800abf8:	687b      	ldr	r3, [r7, #4]
 800abfa:	f103 0208 	add.w	r2, r3, #8
 800abfe:	687b      	ldr	r3, [r7, #4]
 800ac00:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800ac02:	687b      	ldr	r3, [r7, #4]
 800ac04:	2200      	movs	r2, #0
 800ac06:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800ac08:	bf00      	nop
 800ac0a:	370c      	adds	r7, #12
 800ac0c:	46bd      	mov	sp, r7
 800ac0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac12:	4770      	bx	lr

0800ac14 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800ac14:	b480      	push	{r7}
 800ac16:	b083      	sub	sp, #12
 800ac18:	af00      	add	r7, sp, #0
 800ac1a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800ac1c:	687b      	ldr	r3, [r7, #4]
 800ac1e:	2200      	movs	r2, #0
 800ac20:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800ac22:	bf00      	nop
 800ac24:	370c      	adds	r7, #12
 800ac26:	46bd      	mov	sp, r7
 800ac28:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac2c:	4770      	bx	lr

0800ac2e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800ac2e:	b480      	push	{r7}
 800ac30:	b085      	sub	sp, #20
 800ac32:	af00      	add	r7, sp, #0
 800ac34:	6078      	str	r0, [r7, #4]
 800ac36:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800ac38:	687b      	ldr	r3, [r7, #4]
 800ac3a:	685b      	ldr	r3, [r3, #4]
 800ac3c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800ac3e:	683b      	ldr	r3, [r7, #0]
 800ac40:	68fa      	ldr	r2, [r7, #12]
 800ac42:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800ac44:	68fb      	ldr	r3, [r7, #12]
 800ac46:	689a      	ldr	r2, [r3, #8]
 800ac48:	683b      	ldr	r3, [r7, #0]
 800ac4a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800ac4c:	68fb      	ldr	r3, [r7, #12]
 800ac4e:	689b      	ldr	r3, [r3, #8]
 800ac50:	683a      	ldr	r2, [r7, #0]
 800ac52:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800ac54:	68fb      	ldr	r3, [r7, #12]
 800ac56:	683a      	ldr	r2, [r7, #0]
 800ac58:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800ac5a:	683b      	ldr	r3, [r7, #0]
 800ac5c:	687a      	ldr	r2, [r7, #4]
 800ac5e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800ac60:	687b      	ldr	r3, [r7, #4]
 800ac62:	681b      	ldr	r3, [r3, #0]
 800ac64:	1c5a      	adds	r2, r3, #1
 800ac66:	687b      	ldr	r3, [r7, #4]
 800ac68:	601a      	str	r2, [r3, #0]
}
 800ac6a:	bf00      	nop
 800ac6c:	3714      	adds	r7, #20
 800ac6e:	46bd      	mov	sp, r7
 800ac70:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac74:	4770      	bx	lr

0800ac76 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800ac76:	b480      	push	{r7}
 800ac78:	b085      	sub	sp, #20
 800ac7a:	af00      	add	r7, sp, #0
 800ac7c:	6078      	str	r0, [r7, #4]
 800ac7e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800ac80:	683b      	ldr	r3, [r7, #0]
 800ac82:	681b      	ldr	r3, [r3, #0]
 800ac84:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800ac86:	68bb      	ldr	r3, [r7, #8]
 800ac88:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800ac8c:	d103      	bne.n	800ac96 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800ac8e:	687b      	ldr	r3, [r7, #4]
 800ac90:	691b      	ldr	r3, [r3, #16]
 800ac92:	60fb      	str	r3, [r7, #12]
 800ac94:	e00c      	b.n	800acb0 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800ac96:	687b      	ldr	r3, [r7, #4]
 800ac98:	3308      	adds	r3, #8
 800ac9a:	60fb      	str	r3, [r7, #12]
 800ac9c:	e002      	b.n	800aca4 <vListInsert+0x2e>
 800ac9e:	68fb      	ldr	r3, [r7, #12]
 800aca0:	685b      	ldr	r3, [r3, #4]
 800aca2:	60fb      	str	r3, [r7, #12]
 800aca4:	68fb      	ldr	r3, [r7, #12]
 800aca6:	685b      	ldr	r3, [r3, #4]
 800aca8:	681b      	ldr	r3, [r3, #0]
 800acaa:	68ba      	ldr	r2, [r7, #8]
 800acac:	429a      	cmp	r2, r3
 800acae:	d2f6      	bcs.n	800ac9e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800acb0:	68fb      	ldr	r3, [r7, #12]
 800acb2:	685a      	ldr	r2, [r3, #4]
 800acb4:	683b      	ldr	r3, [r7, #0]
 800acb6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800acb8:	683b      	ldr	r3, [r7, #0]
 800acba:	685b      	ldr	r3, [r3, #4]
 800acbc:	683a      	ldr	r2, [r7, #0]
 800acbe:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800acc0:	683b      	ldr	r3, [r7, #0]
 800acc2:	68fa      	ldr	r2, [r7, #12]
 800acc4:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800acc6:	68fb      	ldr	r3, [r7, #12]
 800acc8:	683a      	ldr	r2, [r7, #0]
 800acca:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800accc:	683b      	ldr	r3, [r7, #0]
 800acce:	687a      	ldr	r2, [r7, #4]
 800acd0:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800acd2:	687b      	ldr	r3, [r7, #4]
 800acd4:	681b      	ldr	r3, [r3, #0]
 800acd6:	1c5a      	adds	r2, r3, #1
 800acd8:	687b      	ldr	r3, [r7, #4]
 800acda:	601a      	str	r2, [r3, #0]
}
 800acdc:	bf00      	nop
 800acde:	3714      	adds	r7, #20
 800ace0:	46bd      	mov	sp, r7
 800ace2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ace6:	4770      	bx	lr

0800ace8 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800ace8:	b480      	push	{r7}
 800acea:	b085      	sub	sp, #20
 800acec:	af00      	add	r7, sp, #0
 800acee:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800acf0:	687b      	ldr	r3, [r7, #4]
 800acf2:	691b      	ldr	r3, [r3, #16]
 800acf4:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800acf6:	687b      	ldr	r3, [r7, #4]
 800acf8:	685b      	ldr	r3, [r3, #4]
 800acfa:	687a      	ldr	r2, [r7, #4]
 800acfc:	6892      	ldr	r2, [r2, #8]
 800acfe:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800ad00:	687b      	ldr	r3, [r7, #4]
 800ad02:	689b      	ldr	r3, [r3, #8]
 800ad04:	687a      	ldr	r2, [r7, #4]
 800ad06:	6852      	ldr	r2, [r2, #4]
 800ad08:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800ad0a:	68fb      	ldr	r3, [r7, #12]
 800ad0c:	685b      	ldr	r3, [r3, #4]
 800ad0e:	687a      	ldr	r2, [r7, #4]
 800ad10:	429a      	cmp	r2, r3
 800ad12:	d103      	bne.n	800ad1c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800ad14:	687b      	ldr	r3, [r7, #4]
 800ad16:	689a      	ldr	r2, [r3, #8]
 800ad18:	68fb      	ldr	r3, [r7, #12]
 800ad1a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800ad1c:	687b      	ldr	r3, [r7, #4]
 800ad1e:	2200      	movs	r2, #0
 800ad20:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800ad22:	68fb      	ldr	r3, [r7, #12]
 800ad24:	681b      	ldr	r3, [r3, #0]
 800ad26:	1e5a      	subs	r2, r3, #1
 800ad28:	68fb      	ldr	r3, [r7, #12]
 800ad2a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800ad2c:	68fb      	ldr	r3, [r7, #12]
 800ad2e:	681b      	ldr	r3, [r3, #0]
}
 800ad30:	4618      	mov	r0, r3
 800ad32:	3714      	adds	r7, #20
 800ad34:	46bd      	mov	sp, r7
 800ad36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad3a:	4770      	bx	lr

0800ad3c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800ad3c:	b580      	push	{r7, lr}
 800ad3e:	b084      	sub	sp, #16
 800ad40:	af00      	add	r7, sp, #0
 800ad42:	6078      	str	r0, [r7, #4]
 800ad44:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800ad46:	687b      	ldr	r3, [r7, #4]
 800ad48:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800ad4a:	68fb      	ldr	r3, [r7, #12]
 800ad4c:	2b00      	cmp	r3, #0
 800ad4e:	d10a      	bne.n	800ad66 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800ad50:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ad54:	f383 8811 	msr	BASEPRI, r3
 800ad58:	f3bf 8f6f 	isb	sy
 800ad5c:	f3bf 8f4f 	dsb	sy
 800ad60:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800ad62:	bf00      	nop
 800ad64:	e7fe      	b.n	800ad64 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800ad66:	f002 fbc5 	bl	800d4f4 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800ad6a:	68fb      	ldr	r3, [r7, #12]
 800ad6c:	681a      	ldr	r2, [r3, #0]
 800ad6e:	68fb      	ldr	r3, [r7, #12]
 800ad70:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ad72:	68f9      	ldr	r1, [r7, #12]
 800ad74:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800ad76:	fb01 f303 	mul.w	r3, r1, r3
 800ad7a:	441a      	add	r2, r3
 800ad7c:	68fb      	ldr	r3, [r7, #12]
 800ad7e:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800ad80:	68fb      	ldr	r3, [r7, #12]
 800ad82:	2200      	movs	r2, #0
 800ad84:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800ad86:	68fb      	ldr	r3, [r7, #12]
 800ad88:	681a      	ldr	r2, [r3, #0]
 800ad8a:	68fb      	ldr	r3, [r7, #12]
 800ad8c:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800ad8e:	68fb      	ldr	r3, [r7, #12]
 800ad90:	681a      	ldr	r2, [r3, #0]
 800ad92:	68fb      	ldr	r3, [r7, #12]
 800ad94:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ad96:	3b01      	subs	r3, #1
 800ad98:	68f9      	ldr	r1, [r7, #12]
 800ad9a:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800ad9c:	fb01 f303 	mul.w	r3, r1, r3
 800ada0:	441a      	add	r2, r3
 800ada2:	68fb      	ldr	r3, [r7, #12]
 800ada4:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800ada6:	68fb      	ldr	r3, [r7, #12]
 800ada8:	22ff      	movs	r2, #255	; 0xff
 800adaa:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800adae:	68fb      	ldr	r3, [r7, #12]
 800adb0:	22ff      	movs	r2, #255	; 0xff
 800adb2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800adb6:	683b      	ldr	r3, [r7, #0]
 800adb8:	2b00      	cmp	r3, #0
 800adba:	d114      	bne.n	800ade6 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800adbc:	68fb      	ldr	r3, [r7, #12]
 800adbe:	691b      	ldr	r3, [r3, #16]
 800adc0:	2b00      	cmp	r3, #0
 800adc2:	d01a      	beq.n	800adfa <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800adc4:	68fb      	ldr	r3, [r7, #12]
 800adc6:	3310      	adds	r3, #16
 800adc8:	4618      	mov	r0, r3
 800adca:	f001 fb55 	bl	800c478 <xTaskRemoveFromEventList>
 800adce:	4603      	mov	r3, r0
 800add0:	2b00      	cmp	r3, #0
 800add2:	d012      	beq.n	800adfa <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800add4:	4b0c      	ldr	r3, [pc, #48]	; (800ae08 <xQueueGenericReset+0xcc>)
 800add6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800adda:	601a      	str	r2, [r3, #0]
 800addc:	f3bf 8f4f 	dsb	sy
 800ade0:	f3bf 8f6f 	isb	sy
 800ade4:	e009      	b.n	800adfa <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800ade6:	68fb      	ldr	r3, [r7, #12]
 800ade8:	3310      	adds	r3, #16
 800adea:	4618      	mov	r0, r3
 800adec:	f7ff fef2 	bl	800abd4 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800adf0:	68fb      	ldr	r3, [r7, #12]
 800adf2:	3324      	adds	r3, #36	; 0x24
 800adf4:	4618      	mov	r0, r3
 800adf6:	f7ff feed 	bl	800abd4 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800adfa:	f002 fbab 	bl	800d554 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800adfe:	2301      	movs	r3, #1
}
 800ae00:	4618      	mov	r0, r3
 800ae02:	3710      	adds	r7, #16
 800ae04:	46bd      	mov	sp, r7
 800ae06:	bd80      	pop	{r7, pc}
 800ae08:	e000ed04 	.word	0xe000ed04

0800ae0c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800ae0c:	b580      	push	{r7, lr}
 800ae0e:	b08e      	sub	sp, #56	; 0x38
 800ae10:	af02      	add	r7, sp, #8
 800ae12:	60f8      	str	r0, [r7, #12]
 800ae14:	60b9      	str	r1, [r7, #8]
 800ae16:	607a      	str	r2, [r7, #4]
 800ae18:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800ae1a:	68fb      	ldr	r3, [r7, #12]
 800ae1c:	2b00      	cmp	r3, #0
 800ae1e:	d10a      	bne.n	800ae36 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 800ae20:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ae24:	f383 8811 	msr	BASEPRI, r3
 800ae28:	f3bf 8f6f 	isb	sy
 800ae2c:	f3bf 8f4f 	dsb	sy
 800ae30:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800ae32:	bf00      	nop
 800ae34:	e7fe      	b.n	800ae34 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800ae36:	683b      	ldr	r3, [r7, #0]
 800ae38:	2b00      	cmp	r3, #0
 800ae3a:	d10a      	bne.n	800ae52 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 800ae3c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ae40:	f383 8811 	msr	BASEPRI, r3
 800ae44:	f3bf 8f6f 	isb	sy
 800ae48:	f3bf 8f4f 	dsb	sy
 800ae4c:	627b      	str	r3, [r7, #36]	; 0x24
}
 800ae4e:	bf00      	nop
 800ae50:	e7fe      	b.n	800ae50 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800ae52:	687b      	ldr	r3, [r7, #4]
 800ae54:	2b00      	cmp	r3, #0
 800ae56:	d002      	beq.n	800ae5e <xQueueGenericCreateStatic+0x52>
 800ae58:	68bb      	ldr	r3, [r7, #8]
 800ae5a:	2b00      	cmp	r3, #0
 800ae5c:	d001      	beq.n	800ae62 <xQueueGenericCreateStatic+0x56>
 800ae5e:	2301      	movs	r3, #1
 800ae60:	e000      	b.n	800ae64 <xQueueGenericCreateStatic+0x58>
 800ae62:	2300      	movs	r3, #0
 800ae64:	2b00      	cmp	r3, #0
 800ae66:	d10a      	bne.n	800ae7e <xQueueGenericCreateStatic+0x72>
	__asm volatile
 800ae68:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ae6c:	f383 8811 	msr	BASEPRI, r3
 800ae70:	f3bf 8f6f 	isb	sy
 800ae74:	f3bf 8f4f 	dsb	sy
 800ae78:	623b      	str	r3, [r7, #32]
}
 800ae7a:	bf00      	nop
 800ae7c:	e7fe      	b.n	800ae7c <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800ae7e:	687b      	ldr	r3, [r7, #4]
 800ae80:	2b00      	cmp	r3, #0
 800ae82:	d102      	bne.n	800ae8a <xQueueGenericCreateStatic+0x7e>
 800ae84:	68bb      	ldr	r3, [r7, #8]
 800ae86:	2b00      	cmp	r3, #0
 800ae88:	d101      	bne.n	800ae8e <xQueueGenericCreateStatic+0x82>
 800ae8a:	2301      	movs	r3, #1
 800ae8c:	e000      	b.n	800ae90 <xQueueGenericCreateStatic+0x84>
 800ae8e:	2300      	movs	r3, #0
 800ae90:	2b00      	cmp	r3, #0
 800ae92:	d10a      	bne.n	800aeaa <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 800ae94:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ae98:	f383 8811 	msr	BASEPRI, r3
 800ae9c:	f3bf 8f6f 	isb	sy
 800aea0:	f3bf 8f4f 	dsb	sy
 800aea4:	61fb      	str	r3, [r7, #28]
}
 800aea6:	bf00      	nop
 800aea8:	e7fe      	b.n	800aea8 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800aeaa:	2348      	movs	r3, #72	; 0x48
 800aeac:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800aeae:	697b      	ldr	r3, [r7, #20]
 800aeb0:	2b48      	cmp	r3, #72	; 0x48
 800aeb2:	d00a      	beq.n	800aeca <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 800aeb4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aeb8:	f383 8811 	msr	BASEPRI, r3
 800aebc:	f3bf 8f6f 	isb	sy
 800aec0:	f3bf 8f4f 	dsb	sy
 800aec4:	61bb      	str	r3, [r7, #24]
}
 800aec6:	bf00      	nop
 800aec8:	e7fe      	b.n	800aec8 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800aeca:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800aecc:	683b      	ldr	r3, [r7, #0]
 800aece:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800aed0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800aed2:	2b00      	cmp	r3, #0
 800aed4:	d00d      	beq.n	800aef2 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800aed6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800aed8:	2201      	movs	r2, #1
 800aeda:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800aede:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800aee2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800aee4:	9300      	str	r3, [sp, #0]
 800aee6:	4613      	mov	r3, r2
 800aee8:	687a      	ldr	r2, [r7, #4]
 800aeea:	68b9      	ldr	r1, [r7, #8]
 800aeec:	68f8      	ldr	r0, [r7, #12]
 800aeee:	f000 f83f 	bl	800af70 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800aef2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800aef4:	4618      	mov	r0, r3
 800aef6:	3730      	adds	r7, #48	; 0x30
 800aef8:	46bd      	mov	sp, r7
 800aefa:	bd80      	pop	{r7, pc}

0800aefc <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800aefc:	b580      	push	{r7, lr}
 800aefe:	b08a      	sub	sp, #40	; 0x28
 800af00:	af02      	add	r7, sp, #8
 800af02:	60f8      	str	r0, [r7, #12]
 800af04:	60b9      	str	r1, [r7, #8]
 800af06:	4613      	mov	r3, r2
 800af08:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800af0a:	68fb      	ldr	r3, [r7, #12]
 800af0c:	2b00      	cmp	r3, #0
 800af0e:	d10a      	bne.n	800af26 <xQueueGenericCreate+0x2a>
	__asm volatile
 800af10:	f04f 0350 	mov.w	r3, #80	; 0x50
 800af14:	f383 8811 	msr	BASEPRI, r3
 800af18:	f3bf 8f6f 	isb	sy
 800af1c:	f3bf 8f4f 	dsb	sy
 800af20:	613b      	str	r3, [r7, #16]
}
 800af22:	bf00      	nop
 800af24:	e7fe      	b.n	800af24 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800af26:	68fb      	ldr	r3, [r7, #12]
 800af28:	68ba      	ldr	r2, [r7, #8]
 800af2a:	fb02 f303 	mul.w	r3, r2, r3
 800af2e:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800af30:	69fb      	ldr	r3, [r7, #28]
 800af32:	3348      	adds	r3, #72	; 0x48
 800af34:	4618      	mov	r0, r3
 800af36:	f002 fbff 	bl	800d738 <pvPortMalloc>
 800af3a:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800af3c:	69bb      	ldr	r3, [r7, #24]
 800af3e:	2b00      	cmp	r3, #0
 800af40:	d011      	beq.n	800af66 <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800af42:	69bb      	ldr	r3, [r7, #24]
 800af44:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800af46:	697b      	ldr	r3, [r7, #20]
 800af48:	3348      	adds	r3, #72	; 0x48
 800af4a:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800af4c:	69bb      	ldr	r3, [r7, #24]
 800af4e:	2200      	movs	r2, #0
 800af50:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800af54:	79fa      	ldrb	r2, [r7, #7]
 800af56:	69bb      	ldr	r3, [r7, #24]
 800af58:	9300      	str	r3, [sp, #0]
 800af5a:	4613      	mov	r3, r2
 800af5c:	697a      	ldr	r2, [r7, #20]
 800af5e:	68b9      	ldr	r1, [r7, #8]
 800af60:	68f8      	ldr	r0, [r7, #12]
 800af62:	f000 f805 	bl	800af70 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800af66:	69bb      	ldr	r3, [r7, #24]
	}
 800af68:	4618      	mov	r0, r3
 800af6a:	3720      	adds	r7, #32
 800af6c:	46bd      	mov	sp, r7
 800af6e:	bd80      	pop	{r7, pc}

0800af70 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800af70:	b580      	push	{r7, lr}
 800af72:	b084      	sub	sp, #16
 800af74:	af00      	add	r7, sp, #0
 800af76:	60f8      	str	r0, [r7, #12]
 800af78:	60b9      	str	r1, [r7, #8]
 800af7a:	607a      	str	r2, [r7, #4]
 800af7c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800af7e:	68bb      	ldr	r3, [r7, #8]
 800af80:	2b00      	cmp	r3, #0
 800af82:	d103      	bne.n	800af8c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800af84:	69bb      	ldr	r3, [r7, #24]
 800af86:	69ba      	ldr	r2, [r7, #24]
 800af88:	601a      	str	r2, [r3, #0]
 800af8a:	e002      	b.n	800af92 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800af8c:	69bb      	ldr	r3, [r7, #24]
 800af8e:	687a      	ldr	r2, [r7, #4]
 800af90:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800af92:	69bb      	ldr	r3, [r7, #24]
 800af94:	68fa      	ldr	r2, [r7, #12]
 800af96:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800af98:	69bb      	ldr	r3, [r7, #24]
 800af9a:	68ba      	ldr	r2, [r7, #8]
 800af9c:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800af9e:	2101      	movs	r1, #1
 800afa0:	69b8      	ldr	r0, [r7, #24]
 800afa2:	f7ff fecb 	bl	800ad3c <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800afa6:	bf00      	nop
 800afa8:	3710      	adds	r7, #16
 800afaa:	46bd      	mov	sp, r7
 800afac:	bd80      	pop	{r7, pc}
	...

0800afb0 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800afb0:	b580      	push	{r7, lr}
 800afb2:	b08e      	sub	sp, #56	; 0x38
 800afb4:	af00      	add	r7, sp, #0
 800afb6:	60f8      	str	r0, [r7, #12]
 800afb8:	60b9      	str	r1, [r7, #8]
 800afba:	607a      	str	r2, [r7, #4]
 800afbc:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800afbe:	2300      	movs	r3, #0
 800afc0:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800afc2:	68fb      	ldr	r3, [r7, #12]
 800afc4:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800afc6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800afc8:	2b00      	cmp	r3, #0
 800afca:	d10a      	bne.n	800afe2 <xQueueGenericSend+0x32>
	__asm volatile
 800afcc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800afd0:	f383 8811 	msr	BASEPRI, r3
 800afd4:	f3bf 8f6f 	isb	sy
 800afd8:	f3bf 8f4f 	dsb	sy
 800afdc:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800afde:	bf00      	nop
 800afe0:	e7fe      	b.n	800afe0 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800afe2:	68bb      	ldr	r3, [r7, #8]
 800afe4:	2b00      	cmp	r3, #0
 800afe6:	d103      	bne.n	800aff0 <xQueueGenericSend+0x40>
 800afe8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800afea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800afec:	2b00      	cmp	r3, #0
 800afee:	d101      	bne.n	800aff4 <xQueueGenericSend+0x44>
 800aff0:	2301      	movs	r3, #1
 800aff2:	e000      	b.n	800aff6 <xQueueGenericSend+0x46>
 800aff4:	2300      	movs	r3, #0
 800aff6:	2b00      	cmp	r3, #0
 800aff8:	d10a      	bne.n	800b010 <xQueueGenericSend+0x60>
	__asm volatile
 800affa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800affe:	f383 8811 	msr	BASEPRI, r3
 800b002:	f3bf 8f6f 	isb	sy
 800b006:	f3bf 8f4f 	dsb	sy
 800b00a:	627b      	str	r3, [r7, #36]	; 0x24
}
 800b00c:	bf00      	nop
 800b00e:	e7fe      	b.n	800b00e <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800b010:	683b      	ldr	r3, [r7, #0]
 800b012:	2b02      	cmp	r3, #2
 800b014:	d103      	bne.n	800b01e <xQueueGenericSend+0x6e>
 800b016:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b018:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b01a:	2b01      	cmp	r3, #1
 800b01c:	d101      	bne.n	800b022 <xQueueGenericSend+0x72>
 800b01e:	2301      	movs	r3, #1
 800b020:	e000      	b.n	800b024 <xQueueGenericSend+0x74>
 800b022:	2300      	movs	r3, #0
 800b024:	2b00      	cmp	r3, #0
 800b026:	d10a      	bne.n	800b03e <xQueueGenericSend+0x8e>
	__asm volatile
 800b028:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b02c:	f383 8811 	msr	BASEPRI, r3
 800b030:	f3bf 8f6f 	isb	sy
 800b034:	f3bf 8f4f 	dsb	sy
 800b038:	623b      	str	r3, [r7, #32]
}
 800b03a:	bf00      	nop
 800b03c:	e7fe      	b.n	800b03c <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800b03e:	f001 fbd7 	bl	800c7f0 <xTaskGetSchedulerState>
 800b042:	4603      	mov	r3, r0
 800b044:	2b00      	cmp	r3, #0
 800b046:	d102      	bne.n	800b04e <xQueueGenericSend+0x9e>
 800b048:	687b      	ldr	r3, [r7, #4]
 800b04a:	2b00      	cmp	r3, #0
 800b04c:	d101      	bne.n	800b052 <xQueueGenericSend+0xa2>
 800b04e:	2301      	movs	r3, #1
 800b050:	e000      	b.n	800b054 <xQueueGenericSend+0xa4>
 800b052:	2300      	movs	r3, #0
 800b054:	2b00      	cmp	r3, #0
 800b056:	d10a      	bne.n	800b06e <xQueueGenericSend+0xbe>
	__asm volatile
 800b058:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b05c:	f383 8811 	msr	BASEPRI, r3
 800b060:	f3bf 8f6f 	isb	sy
 800b064:	f3bf 8f4f 	dsb	sy
 800b068:	61fb      	str	r3, [r7, #28]
}
 800b06a:	bf00      	nop
 800b06c:	e7fe      	b.n	800b06c <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800b06e:	f002 fa41 	bl	800d4f4 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800b072:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b074:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b076:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b078:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b07a:	429a      	cmp	r2, r3
 800b07c:	d302      	bcc.n	800b084 <xQueueGenericSend+0xd4>
 800b07e:	683b      	ldr	r3, [r7, #0]
 800b080:	2b02      	cmp	r3, #2
 800b082:	d129      	bne.n	800b0d8 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800b084:	683a      	ldr	r2, [r7, #0]
 800b086:	68b9      	ldr	r1, [r7, #8]
 800b088:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b08a:	f000 fc3b 	bl	800b904 <prvCopyDataToQueue>
 800b08e:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800b090:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b092:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b094:	2b00      	cmp	r3, #0
 800b096:	d010      	beq.n	800b0ba <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800b098:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b09a:	3324      	adds	r3, #36	; 0x24
 800b09c:	4618      	mov	r0, r3
 800b09e:	f001 f9eb 	bl	800c478 <xTaskRemoveFromEventList>
 800b0a2:	4603      	mov	r3, r0
 800b0a4:	2b00      	cmp	r3, #0
 800b0a6:	d013      	beq.n	800b0d0 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800b0a8:	4b3f      	ldr	r3, [pc, #252]	; (800b1a8 <xQueueGenericSend+0x1f8>)
 800b0aa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b0ae:	601a      	str	r2, [r3, #0]
 800b0b0:	f3bf 8f4f 	dsb	sy
 800b0b4:	f3bf 8f6f 	isb	sy
 800b0b8:	e00a      	b.n	800b0d0 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800b0ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b0bc:	2b00      	cmp	r3, #0
 800b0be:	d007      	beq.n	800b0d0 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800b0c0:	4b39      	ldr	r3, [pc, #228]	; (800b1a8 <xQueueGenericSend+0x1f8>)
 800b0c2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b0c6:	601a      	str	r2, [r3, #0]
 800b0c8:	f3bf 8f4f 	dsb	sy
 800b0cc:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800b0d0:	f002 fa40 	bl	800d554 <vPortExitCritical>
				return pdPASS;
 800b0d4:	2301      	movs	r3, #1
 800b0d6:	e063      	b.n	800b1a0 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800b0d8:	687b      	ldr	r3, [r7, #4]
 800b0da:	2b00      	cmp	r3, #0
 800b0dc:	d103      	bne.n	800b0e6 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800b0de:	f002 fa39 	bl	800d554 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800b0e2:	2300      	movs	r3, #0
 800b0e4:	e05c      	b.n	800b1a0 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800b0e6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b0e8:	2b00      	cmp	r3, #0
 800b0ea:	d106      	bne.n	800b0fa <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800b0ec:	f107 0314 	add.w	r3, r7, #20
 800b0f0:	4618      	mov	r0, r3
 800b0f2:	f001 fa23 	bl	800c53c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800b0f6:	2301      	movs	r3, #1
 800b0f8:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800b0fa:	f002 fa2b 	bl	800d554 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800b0fe:	f000 ff9d 	bl	800c03c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800b102:	f002 f9f7 	bl	800d4f4 <vPortEnterCritical>
 800b106:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b108:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800b10c:	b25b      	sxtb	r3, r3
 800b10e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b112:	d103      	bne.n	800b11c <xQueueGenericSend+0x16c>
 800b114:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b116:	2200      	movs	r2, #0
 800b118:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800b11c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b11e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800b122:	b25b      	sxtb	r3, r3
 800b124:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b128:	d103      	bne.n	800b132 <xQueueGenericSend+0x182>
 800b12a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b12c:	2200      	movs	r2, #0
 800b12e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800b132:	f002 fa0f 	bl	800d554 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800b136:	1d3a      	adds	r2, r7, #4
 800b138:	f107 0314 	add.w	r3, r7, #20
 800b13c:	4611      	mov	r1, r2
 800b13e:	4618      	mov	r0, r3
 800b140:	f001 fa12 	bl	800c568 <xTaskCheckForTimeOut>
 800b144:	4603      	mov	r3, r0
 800b146:	2b00      	cmp	r3, #0
 800b148:	d124      	bne.n	800b194 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800b14a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b14c:	f000 fcd2 	bl	800baf4 <prvIsQueueFull>
 800b150:	4603      	mov	r3, r0
 800b152:	2b00      	cmp	r3, #0
 800b154:	d018      	beq.n	800b188 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800b156:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b158:	3310      	adds	r3, #16
 800b15a:	687a      	ldr	r2, [r7, #4]
 800b15c:	4611      	mov	r1, r2
 800b15e:	4618      	mov	r0, r3
 800b160:	f001 f93a 	bl	800c3d8 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800b164:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b166:	f000 fc5d 	bl	800ba24 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800b16a:	f000 ff75 	bl	800c058 <xTaskResumeAll>
 800b16e:	4603      	mov	r3, r0
 800b170:	2b00      	cmp	r3, #0
 800b172:	f47f af7c 	bne.w	800b06e <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800b176:	4b0c      	ldr	r3, [pc, #48]	; (800b1a8 <xQueueGenericSend+0x1f8>)
 800b178:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b17c:	601a      	str	r2, [r3, #0]
 800b17e:	f3bf 8f4f 	dsb	sy
 800b182:	f3bf 8f6f 	isb	sy
 800b186:	e772      	b.n	800b06e <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800b188:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b18a:	f000 fc4b 	bl	800ba24 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800b18e:	f000 ff63 	bl	800c058 <xTaskResumeAll>
 800b192:	e76c      	b.n	800b06e <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800b194:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b196:	f000 fc45 	bl	800ba24 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800b19a:	f000 ff5d 	bl	800c058 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800b19e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800b1a0:	4618      	mov	r0, r3
 800b1a2:	3738      	adds	r7, #56	; 0x38
 800b1a4:	46bd      	mov	sp, r7
 800b1a6:	bd80      	pop	{r7, pc}
 800b1a8:	e000ed04 	.word	0xe000ed04

0800b1ac <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800b1ac:	b580      	push	{r7, lr}
 800b1ae:	b090      	sub	sp, #64	; 0x40
 800b1b0:	af00      	add	r7, sp, #0
 800b1b2:	60f8      	str	r0, [r7, #12]
 800b1b4:	60b9      	str	r1, [r7, #8]
 800b1b6:	607a      	str	r2, [r7, #4]
 800b1b8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800b1ba:	68fb      	ldr	r3, [r7, #12]
 800b1bc:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 800b1be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b1c0:	2b00      	cmp	r3, #0
 800b1c2:	d10a      	bne.n	800b1da <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 800b1c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b1c8:	f383 8811 	msr	BASEPRI, r3
 800b1cc:	f3bf 8f6f 	isb	sy
 800b1d0:	f3bf 8f4f 	dsb	sy
 800b1d4:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800b1d6:	bf00      	nop
 800b1d8:	e7fe      	b.n	800b1d8 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800b1da:	68bb      	ldr	r3, [r7, #8]
 800b1dc:	2b00      	cmp	r3, #0
 800b1de:	d103      	bne.n	800b1e8 <xQueueGenericSendFromISR+0x3c>
 800b1e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b1e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b1e4:	2b00      	cmp	r3, #0
 800b1e6:	d101      	bne.n	800b1ec <xQueueGenericSendFromISR+0x40>
 800b1e8:	2301      	movs	r3, #1
 800b1ea:	e000      	b.n	800b1ee <xQueueGenericSendFromISR+0x42>
 800b1ec:	2300      	movs	r3, #0
 800b1ee:	2b00      	cmp	r3, #0
 800b1f0:	d10a      	bne.n	800b208 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 800b1f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b1f6:	f383 8811 	msr	BASEPRI, r3
 800b1fa:	f3bf 8f6f 	isb	sy
 800b1fe:	f3bf 8f4f 	dsb	sy
 800b202:	627b      	str	r3, [r7, #36]	; 0x24
}
 800b204:	bf00      	nop
 800b206:	e7fe      	b.n	800b206 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800b208:	683b      	ldr	r3, [r7, #0]
 800b20a:	2b02      	cmp	r3, #2
 800b20c:	d103      	bne.n	800b216 <xQueueGenericSendFromISR+0x6a>
 800b20e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b210:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b212:	2b01      	cmp	r3, #1
 800b214:	d101      	bne.n	800b21a <xQueueGenericSendFromISR+0x6e>
 800b216:	2301      	movs	r3, #1
 800b218:	e000      	b.n	800b21c <xQueueGenericSendFromISR+0x70>
 800b21a:	2300      	movs	r3, #0
 800b21c:	2b00      	cmp	r3, #0
 800b21e:	d10a      	bne.n	800b236 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 800b220:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b224:	f383 8811 	msr	BASEPRI, r3
 800b228:	f3bf 8f6f 	isb	sy
 800b22c:	f3bf 8f4f 	dsb	sy
 800b230:	623b      	str	r3, [r7, #32]
}
 800b232:	bf00      	nop
 800b234:	e7fe      	b.n	800b234 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800b236:	f002 fa3f 	bl	800d6b8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800b23a:	f3ef 8211 	mrs	r2, BASEPRI
 800b23e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b242:	f383 8811 	msr	BASEPRI, r3
 800b246:	f3bf 8f6f 	isb	sy
 800b24a:	f3bf 8f4f 	dsb	sy
 800b24e:	61fa      	str	r2, [r7, #28]
 800b250:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800b252:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800b254:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800b256:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b258:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b25a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b25c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b25e:	429a      	cmp	r2, r3
 800b260:	d302      	bcc.n	800b268 <xQueueGenericSendFromISR+0xbc>
 800b262:	683b      	ldr	r3, [r7, #0]
 800b264:	2b02      	cmp	r3, #2
 800b266:	d12f      	bne.n	800b2c8 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800b268:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b26a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800b26e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b272:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b274:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b276:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800b278:	683a      	ldr	r2, [r7, #0]
 800b27a:	68b9      	ldr	r1, [r7, #8]
 800b27c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800b27e:	f000 fb41 	bl	800b904 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800b282:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 800b286:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b28a:	d112      	bne.n	800b2b2 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800b28c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b28e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b290:	2b00      	cmp	r3, #0
 800b292:	d016      	beq.n	800b2c2 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800b294:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b296:	3324      	adds	r3, #36	; 0x24
 800b298:	4618      	mov	r0, r3
 800b29a:	f001 f8ed 	bl	800c478 <xTaskRemoveFromEventList>
 800b29e:	4603      	mov	r3, r0
 800b2a0:	2b00      	cmp	r3, #0
 800b2a2:	d00e      	beq.n	800b2c2 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800b2a4:	687b      	ldr	r3, [r7, #4]
 800b2a6:	2b00      	cmp	r3, #0
 800b2a8:	d00b      	beq.n	800b2c2 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800b2aa:	687b      	ldr	r3, [r7, #4]
 800b2ac:	2201      	movs	r2, #1
 800b2ae:	601a      	str	r2, [r3, #0]
 800b2b0:	e007      	b.n	800b2c2 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800b2b2:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800b2b6:	3301      	adds	r3, #1
 800b2b8:	b2db      	uxtb	r3, r3
 800b2ba:	b25a      	sxtb	r2, r3
 800b2bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b2be:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800b2c2:	2301      	movs	r3, #1
 800b2c4:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 800b2c6:	e001      	b.n	800b2cc <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800b2c8:	2300      	movs	r3, #0
 800b2ca:	63fb      	str	r3, [r7, #60]	; 0x3c
 800b2cc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b2ce:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800b2d0:	697b      	ldr	r3, [r7, #20]
 800b2d2:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800b2d6:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800b2d8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800b2da:	4618      	mov	r0, r3
 800b2dc:	3740      	adds	r7, #64	; 0x40
 800b2de:	46bd      	mov	sp, r7
 800b2e0:	bd80      	pop	{r7, pc}

0800b2e2 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800b2e2:	b580      	push	{r7, lr}
 800b2e4:	b08e      	sub	sp, #56	; 0x38
 800b2e6:	af00      	add	r7, sp, #0
 800b2e8:	6078      	str	r0, [r7, #4]
 800b2ea:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800b2ec:	687b      	ldr	r3, [r7, #4]
 800b2ee:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 800b2f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b2f2:	2b00      	cmp	r3, #0
 800b2f4:	d10a      	bne.n	800b30c <xQueueGiveFromISR+0x2a>
	__asm volatile
 800b2f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b2fa:	f383 8811 	msr	BASEPRI, r3
 800b2fe:	f3bf 8f6f 	isb	sy
 800b302:	f3bf 8f4f 	dsb	sy
 800b306:	623b      	str	r3, [r7, #32]
}
 800b308:	bf00      	nop
 800b30a:	e7fe      	b.n	800b30a <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800b30c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b30e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b310:	2b00      	cmp	r3, #0
 800b312:	d00a      	beq.n	800b32a <xQueueGiveFromISR+0x48>
	__asm volatile
 800b314:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b318:	f383 8811 	msr	BASEPRI, r3
 800b31c:	f3bf 8f6f 	isb	sy
 800b320:	f3bf 8f4f 	dsb	sy
 800b324:	61fb      	str	r3, [r7, #28]
}
 800b326:	bf00      	nop
 800b328:	e7fe      	b.n	800b328 <xQueueGiveFromISR+0x46>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 800b32a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b32c:	681b      	ldr	r3, [r3, #0]
 800b32e:	2b00      	cmp	r3, #0
 800b330:	d103      	bne.n	800b33a <xQueueGiveFromISR+0x58>
 800b332:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b334:	689b      	ldr	r3, [r3, #8]
 800b336:	2b00      	cmp	r3, #0
 800b338:	d101      	bne.n	800b33e <xQueueGiveFromISR+0x5c>
 800b33a:	2301      	movs	r3, #1
 800b33c:	e000      	b.n	800b340 <xQueueGiveFromISR+0x5e>
 800b33e:	2300      	movs	r3, #0
 800b340:	2b00      	cmp	r3, #0
 800b342:	d10a      	bne.n	800b35a <xQueueGiveFromISR+0x78>
	__asm volatile
 800b344:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b348:	f383 8811 	msr	BASEPRI, r3
 800b34c:	f3bf 8f6f 	isb	sy
 800b350:	f3bf 8f4f 	dsb	sy
 800b354:	61bb      	str	r3, [r7, #24]
}
 800b356:	bf00      	nop
 800b358:	e7fe      	b.n	800b358 <xQueueGiveFromISR+0x76>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800b35a:	f002 f9ad 	bl	800d6b8 <vPortValidateInterruptPriority>
	__asm volatile
 800b35e:	f3ef 8211 	mrs	r2, BASEPRI
 800b362:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b366:	f383 8811 	msr	BASEPRI, r3
 800b36a:	f3bf 8f6f 	isb	sy
 800b36e:	f3bf 8f4f 	dsb	sy
 800b372:	617a      	str	r2, [r7, #20]
 800b374:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 800b376:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800b378:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b37a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b37c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b37e:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 800b380:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b382:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b384:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b386:	429a      	cmp	r2, r3
 800b388:	d22b      	bcs.n	800b3e2 <xQueueGiveFromISR+0x100>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800b38a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b38c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800b390:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800b394:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b396:	1c5a      	adds	r2, r3, #1
 800b398:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b39a:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800b39c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800b3a0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b3a4:	d112      	bne.n	800b3cc <xQueueGiveFromISR+0xea>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800b3a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b3a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b3aa:	2b00      	cmp	r3, #0
 800b3ac:	d016      	beq.n	800b3dc <xQueueGiveFromISR+0xfa>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800b3ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b3b0:	3324      	adds	r3, #36	; 0x24
 800b3b2:	4618      	mov	r0, r3
 800b3b4:	f001 f860 	bl	800c478 <xTaskRemoveFromEventList>
 800b3b8:	4603      	mov	r3, r0
 800b3ba:	2b00      	cmp	r3, #0
 800b3bc:	d00e      	beq.n	800b3dc <xQueueGiveFromISR+0xfa>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800b3be:	683b      	ldr	r3, [r7, #0]
 800b3c0:	2b00      	cmp	r3, #0
 800b3c2:	d00b      	beq.n	800b3dc <xQueueGiveFromISR+0xfa>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800b3c4:	683b      	ldr	r3, [r7, #0]
 800b3c6:	2201      	movs	r2, #1
 800b3c8:	601a      	str	r2, [r3, #0]
 800b3ca:	e007      	b.n	800b3dc <xQueueGiveFromISR+0xfa>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800b3cc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b3d0:	3301      	adds	r3, #1
 800b3d2:	b2db      	uxtb	r3, r3
 800b3d4:	b25a      	sxtb	r2, r3
 800b3d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b3d8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800b3dc:	2301      	movs	r3, #1
 800b3de:	637b      	str	r3, [r7, #52]	; 0x34
 800b3e0:	e001      	b.n	800b3e6 <xQueueGiveFromISR+0x104>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800b3e2:	2300      	movs	r3, #0
 800b3e4:	637b      	str	r3, [r7, #52]	; 0x34
 800b3e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b3e8:	60fb      	str	r3, [r7, #12]
	__asm volatile
 800b3ea:	68fb      	ldr	r3, [r7, #12]
 800b3ec:	f383 8811 	msr	BASEPRI, r3
}
 800b3f0:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800b3f2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800b3f4:	4618      	mov	r0, r3
 800b3f6:	3738      	adds	r7, #56	; 0x38
 800b3f8:	46bd      	mov	sp, r7
 800b3fa:	bd80      	pop	{r7, pc}

0800b3fc <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800b3fc:	b580      	push	{r7, lr}
 800b3fe:	b08c      	sub	sp, #48	; 0x30
 800b400:	af00      	add	r7, sp, #0
 800b402:	60f8      	str	r0, [r7, #12]
 800b404:	60b9      	str	r1, [r7, #8]
 800b406:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800b408:	2300      	movs	r3, #0
 800b40a:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800b40c:	68fb      	ldr	r3, [r7, #12]
 800b40e:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800b410:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b412:	2b00      	cmp	r3, #0
 800b414:	d10a      	bne.n	800b42c <xQueueReceive+0x30>
	__asm volatile
 800b416:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b41a:	f383 8811 	msr	BASEPRI, r3
 800b41e:	f3bf 8f6f 	isb	sy
 800b422:	f3bf 8f4f 	dsb	sy
 800b426:	623b      	str	r3, [r7, #32]
}
 800b428:	bf00      	nop
 800b42a:	e7fe      	b.n	800b42a <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800b42c:	68bb      	ldr	r3, [r7, #8]
 800b42e:	2b00      	cmp	r3, #0
 800b430:	d103      	bne.n	800b43a <xQueueReceive+0x3e>
 800b432:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b434:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b436:	2b00      	cmp	r3, #0
 800b438:	d101      	bne.n	800b43e <xQueueReceive+0x42>
 800b43a:	2301      	movs	r3, #1
 800b43c:	e000      	b.n	800b440 <xQueueReceive+0x44>
 800b43e:	2300      	movs	r3, #0
 800b440:	2b00      	cmp	r3, #0
 800b442:	d10a      	bne.n	800b45a <xQueueReceive+0x5e>
	__asm volatile
 800b444:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b448:	f383 8811 	msr	BASEPRI, r3
 800b44c:	f3bf 8f6f 	isb	sy
 800b450:	f3bf 8f4f 	dsb	sy
 800b454:	61fb      	str	r3, [r7, #28]
}
 800b456:	bf00      	nop
 800b458:	e7fe      	b.n	800b458 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800b45a:	f001 f9c9 	bl	800c7f0 <xTaskGetSchedulerState>
 800b45e:	4603      	mov	r3, r0
 800b460:	2b00      	cmp	r3, #0
 800b462:	d102      	bne.n	800b46a <xQueueReceive+0x6e>
 800b464:	687b      	ldr	r3, [r7, #4]
 800b466:	2b00      	cmp	r3, #0
 800b468:	d101      	bne.n	800b46e <xQueueReceive+0x72>
 800b46a:	2301      	movs	r3, #1
 800b46c:	e000      	b.n	800b470 <xQueueReceive+0x74>
 800b46e:	2300      	movs	r3, #0
 800b470:	2b00      	cmp	r3, #0
 800b472:	d10a      	bne.n	800b48a <xQueueReceive+0x8e>
	__asm volatile
 800b474:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b478:	f383 8811 	msr	BASEPRI, r3
 800b47c:	f3bf 8f6f 	isb	sy
 800b480:	f3bf 8f4f 	dsb	sy
 800b484:	61bb      	str	r3, [r7, #24]
}
 800b486:	bf00      	nop
 800b488:	e7fe      	b.n	800b488 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800b48a:	f002 f833 	bl	800d4f4 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b48e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b490:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b492:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800b494:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b496:	2b00      	cmp	r3, #0
 800b498:	d01f      	beq.n	800b4da <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800b49a:	68b9      	ldr	r1, [r7, #8]
 800b49c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b49e:	f000 fa9b 	bl	800b9d8 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800b4a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b4a4:	1e5a      	subs	r2, r3, #1
 800b4a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b4a8:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b4aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b4ac:	691b      	ldr	r3, [r3, #16]
 800b4ae:	2b00      	cmp	r3, #0
 800b4b0:	d00f      	beq.n	800b4d2 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b4b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b4b4:	3310      	adds	r3, #16
 800b4b6:	4618      	mov	r0, r3
 800b4b8:	f000 ffde 	bl	800c478 <xTaskRemoveFromEventList>
 800b4bc:	4603      	mov	r3, r0
 800b4be:	2b00      	cmp	r3, #0
 800b4c0:	d007      	beq.n	800b4d2 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800b4c2:	4b3d      	ldr	r3, [pc, #244]	; (800b5b8 <xQueueReceive+0x1bc>)
 800b4c4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b4c8:	601a      	str	r2, [r3, #0]
 800b4ca:	f3bf 8f4f 	dsb	sy
 800b4ce:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800b4d2:	f002 f83f 	bl	800d554 <vPortExitCritical>
				return pdPASS;
 800b4d6:	2301      	movs	r3, #1
 800b4d8:	e069      	b.n	800b5ae <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800b4da:	687b      	ldr	r3, [r7, #4]
 800b4dc:	2b00      	cmp	r3, #0
 800b4de:	d103      	bne.n	800b4e8 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800b4e0:	f002 f838 	bl	800d554 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800b4e4:	2300      	movs	r3, #0
 800b4e6:	e062      	b.n	800b5ae <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 800b4e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b4ea:	2b00      	cmp	r3, #0
 800b4ec:	d106      	bne.n	800b4fc <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800b4ee:	f107 0310 	add.w	r3, r7, #16
 800b4f2:	4618      	mov	r0, r3
 800b4f4:	f001 f822 	bl	800c53c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800b4f8:	2301      	movs	r3, #1
 800b4fa:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800b4fc:	f002 f82a 	bl	800d554 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800b500:	f000 fd9c 	bl	800c03c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800b504:	f001 fff6 	bl	800d4f4 <vPortEnterCritical>
 800b508:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b50a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800b50e:	b25b      	sxtb	r3, r3
 800b510:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b514:	d103      	bne.n	800b51e <xQueueReceive+0x122>
 800b516:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b518:	2200      	movs	r2, #0
 800b51a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800b51e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b520:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800b524:	b25b      	sxtb	r3, r3
 800b526:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b52a:	d103      	bne.n	800b534 <xQueueReceive+0x138>
 800b52c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b52e:	2200      	movs	r2, #0
 800b530:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800b534:	f002 f80e 	bl	800d554 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800b538:	1d3a      	adds	r2, r7, #4
 800b53a:	f107 0310 	add.w	r3, r7, #16
 800b53e:	4611      	mov	r1, r2
 800b540:	4618      	mov	r0, r3
 800b542:	f001 f811 	bl	800c568 <xTaskCheckForTimeOut>
 800b546:	4603      	mov	r3, r0
 800b548:	2b00      	cmp	r3, #0
 800b54a:	d123      	bne.n	800b594 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800b54c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b54e:	f000 fabb 	bl	800bac8 <prvIsQueueEmpty>
 800b552:	4603      	mov	r3, r0
 800b554:	2b00      	cmp	r3, #0
 800b556:	d017      	beq.n	800b588 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800b558:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b55a:	3324      	adds	r3, #36	; 0x24
 800b55c:	687a      	ldr	r2, [r7, #4]
 800b55e:	4611      	mov	r1, r2
 800b560:	4618      	mov	r0, r3
 800b562:	f000 ff39 	bl	800c3d8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800b566:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b568:	f000 fa5c 	bl	800ba24 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800b56c:	f000 fd74 	bl	800c058 <xTaskResumeAll>
 800b570:	4603      	mov	r3, r0
 800b572:	2b00      	cmp	r3, #0
 800b574:	d189      	bne.n	800b48a <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 800b576:	4b10      	ldr	r3, [pc, #64]	; (800b5b8 <xQueueReceive+0x1bc>)
 800b578:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b57c:	601a      	str	r2, [r3, #0]
 800b57e:	f3bf 8f4f 	dsb	sy
 800b582:	f3bf 8f6f 	isb	sy
 800b586:	e780      	b.n	800b48a <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800b588:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b58a:	f000 fa4b 	bl	800ba24 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800b58e:	f000 fd63 	bl	800c058 <xTaskResumeAll>
 800b592:	e77a      	b.n	800b48a <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800b594:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b596:	f000 fa45 	bl	800ba24 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800b59a:	f000 fd5d 	bl	800c058 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800b59e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b5a0:	f000 fa92 	bl	800bac8 <prvIsQueueEmpty>
 800b5a4:	4603      	mov	r3, r0
 800b5a6:	2b00      	cmp	r3, #0
 800b5a8:	f43f af6f 	beq.w	800b48a <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800b5ac:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800b5ae:	4618      	mov	r0, r3
 800b5b0:	3730      	adds	r7, #48	; 0x30
 800b5b2:	46bd      	mov	sp, r7
 800b5b4:	bd80      	pop	{r7, pc}
 800b5b6:	bf00      	nop
 800b5b8:	e000ed04 	.word	0xe000ed04

0800b5bc <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800b5bc:	b580      	push	{r7, lr}
 800b5be:	b08e      	sub	sp, #56	; 0x38
 800b5c0:	af00      	add	r7, sp, #0
 800b5c2:	6078      	str	r0, [r7, #4]
 800b5c4:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800b5c6:	2300      	movs	r3, #0
 800b5c8:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800b5ca:	687b      	ldr	r3, [r7, #4]
 800b5cc:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800b5ce:	2300      	movs	r3, #0
 800b5d0:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800b5d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b5d4:	2b00      	cmp	r3, #0
 800b5d6:	d10a      	bne.n	800b5ee <xQueueSemaphoreTake+0x32>
	__asm volatile
 800b5d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b5dc:	f383 8811 	msr	BASEPRI, r3
 800b5e0:	f3bf 8f6f 	isb	sy
 800b5e4:	f3bf 8f4f 	dsb	sy
 800b5e8:	623b      	str	r3, [r7, #32]
}
 800b5ea:	bf00      	nop
 800b5ec:	e7fe      	b.n	800b5ec <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800b5ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b5f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b5f2:	2b00      	cmp	r3, #0
 800b5f4:	d00a      	beq.n	800b60c <xQueueSemaphoreTake+0x50>
	__asm volatile
 800b5f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b5fa:	f383 8811 	msr	BASEPRI, r3
 800b5fe:	f3bf 8f6f 	isb	sy
 800b602:	f3bf 8f4f 	dsb	sy
 800b606:	61fb      	str	r3, [r7, #28]
}
 800b608:	bf00      	nop
 800b60a:	e7fe      	b.n	800b60a <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800b60c:	f001 f8f0 	bl	800c7f0 <xTaskGetSchedulerState>
 800b610:	4603      	mov	r3, r0
 800b612:	2b00      	cmp	r3, #0
 800b614:	d102      	bne.n	800b61c <xQueueSemaphoreTake+0x60>
 800b616:	683b      	ldr	r3, [r7, #0]
 800b618:	2b00      	cmp	r3, #0
 800b61a:	d101      	bne.n	800b620 <xQueueSemaphoreTake+0x64>
 800b61c:	2301      	movs	r3, #1
 800b61e:	e000      	b.n	800b622 <xQueueSemaphoreTake+0x66>
 800b620:	2300      	movs	r3, #0
 800b622:	2b00      	cmp	r3, #0
 800b624:	d10a      	bne.n	800b63c <xQueueSemaphoreTake+0x80>
	__asm volatile
 800b626:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b62a:	f383 8811 	msr	BASEPRI, r3
 800b62e:	f3bf 8f6f 	isb	sy
 800b632:	f3bf 8f4f 	dsb	sy
 800b636:	61bb      	str	r3, [r7, #24]
}
 800b638:	bf00      	nop
 800b63a:	e7fe      	b.n	800b63a <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800b63c:	f001 ff5a 	bl	800d4f4 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800b640:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b642:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b644:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800b646:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b648:	2b00      	cmp	r3, #0
 800b64a:	d024      	beq.n	800b696 <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800b64c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b64e:	1e5a      	subs	r2, r3, #1
 800b650:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b652:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800b654:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b656:	681b      	ldr	r3, [r3, #0]
 800b658:	2b00      	cmp	r3, #0
 800b65a:	d104      	bne.n	800b666 <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800b65c:	f001 fa70 	bl	800cb40 <pvTaskIncrementMutexHeldCount>
 800b660:	4602      	mov	r2, r0
 800b662:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b664:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b666:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b668:	691b      	ldr	r3, [r3, #16]
 800b66a:	2b00      	cmp	r3, #0
 800b66c:	d00f      	beq.n	800b68e <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b66e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b670:	3310      	adds	r3, #16
 800b672:	4618      	mov	r0, r3
 800b674:	f000 ff00 	bl	800c478 <xTaskRemoveFromEventList>
 800b678:	4603      	mov	r3, r0
 800b67a:	2b00      	cmp	r3, #0
 800b67c:	d007      	beq.n	800b68e <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800b67e:	4b54      	ldr	r3, [pc, #336]	; (800b7d0 <xQueueSemaphoreTake+0x214>)
 800b680:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b684:	601a      	str	r2, [r3, #0]
 800b686:	f3bf 8f4f 	dsb	sy
 800b68a:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800b68e:	f001 ff61 	bl	800d554 <vPortExitCritical>
				return pdPASS;
 800b692:	2301      	movs	r3, #1
 800b694:	e097      	b.n	800b7c6 <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800b696:	683b      	ldr	r3, [r7, #0]
 800b698:	2b00      	cmp	r3, #0
 800b69a:	d111      	bne.n	800b6c0 <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800b69c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b69e:	2b00      	cmp	r3, #0
 800b6a0:	d00a      	beq.n	800b6b8 <xQueueSemaphoreTake+0xfc>
	__asm volatile
 800b6a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b6a6:	f383 8811 	msr	BASEPRI, r3
 800b6aa:	f3bf 8f6f 	isb	sy
 800b6ae:	f3bf 8f4f 	dsb	sy
 800b6b2:	617b      	str	r3, [r7, #20]
}
 800b6b4:	bf00      	nop
 800b6b6:	e7fe      	b.n	800b6b6 <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800b6b8:	f001 ff4c 	bl	800d554 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800b6bc:	2300      	movs	r3, #0
 800b6be:	e082      	b.n	800b7c6 <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 800b6c0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b6c2:	2b00      	cmp	r3, #0
 800b6c4:	d106      	bne.n	800b6d4 <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800b6c6:	f107 030c 	add.w	r3, r7, #12
 800b6ca:	4618      	mov	r0, r3
 800b6cc:	f000 ff36 	bl	800c53c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800b6d0:	2301      	movs	r3, #1
 800b6d2:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800b6d4:	f001 ff3e 	bl	800d554 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800b6d8:	f000 fcb0 	bl	800c03c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800b6dc:	f001 ff0a 	bl	800d4f4 <vPortEnterCritical>
 800b6e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b6e2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800b6e6:	b25b      	sxtb	r3, r3
 800b6e8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b6ec:	d103      	bne.n	800b6f6 <xQueueSemaphoreTake+0x13a>
 800b6ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b6f0:	2200      	movs	r2, #0
 800b6f2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800b6f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b6f8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800b6fc:	b25b      	sxtb	r3, r3
 800b6fe:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b702:	d103      	bne.n	800b70c <xQueueSemaphoreTake+0x150>
 800b704:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b706:	2200      	movs	r2, #0
 800b708:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800b70c:	f001 ff22 	bl	800d554 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800b710:	463a      	mov	r2, r7
 800b712:	f107 030c 	add.w	r3, r7, #12
 800b716:	4611      	mov	r1, r2
 800b718:	4618      	mov	r0, r3
 800b71a:	f000 ff25 	bl	800c568 <xTaskCheckForTimeOut>
 800b71e:	4603      	mov	r3, r0
 800b720:	2b00      	cmp	r3, #0
 800b722:	d132      	bne.n	800b78a <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800b724:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800b726:	f000 f9cf 	bl	800bac8 <prvIsQueueEmpty>
 800b72a:	4603      	mov	r3, r0
 800b72c:	2b00      	cmp	r3, #0
 800b72e:	d026      	beq.n	800b77e <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800b730:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b732:	681b      	ldr	r3, [r3, #0]
 800b734:	2b00      	cmp	r3, #0
 800b736:	d109      	bne.n	800b74c <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 800b738:	f001 fedc 	bl	800d4f4 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800b73c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b73e:	689b      	ldr	r3, [r3, #8]
 800b740:	4618      	mov	r0, r3
 800b742:	f001 f873 	bl	800c82c <xTaskPriorityInherit>
 800b746:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 800b748:	f001 ff04 	bl	800d554 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800b74c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b74e:	3324      	adds	r3, #36	; 0x24
 800b750:	683a      	ldr	r2, [r7, #0]
 800b752:	4611      	mov	r1, r2
 800b754:	4618      	mov	r0, r3
 800b756:	f000 fe3f 	bl	800c3d8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800b75a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800b75c:	f000 f962 	bl	800ba24 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800b760:	f000 fc7a 	bl	800c058 <xTaskResumeAll>
 800b764:	4603      	mov	r3, r0
 800b766:	2b00      	cmp	r3, #0
 800b768:	f47f af68 	bne.w	800b63c <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 800b76c:	4b18      	ldr	r3, [pc, #96]	; (800b7d0 <xQueueSemaphoreTake+0x214>)
 800b76e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b772:	601a      	str	r2, [r3, #0]
 800b774:	f3bf 8f4f 	dsb	sy
 800b778:	f3bf 8f6f 	isb	sy
 800b77c:	e75e      	b.n	800b63c <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800b77e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800b780:	f000 f950 	bl	800ba24 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800b784:	f000 fc68 	bl	800c058 <xTaskResumeAll>
 800b788:	e758      	b.n	800b63c <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800b78a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800b78c:	f000 f94a 	bl	800ba24 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800b790:	f000 fc62 	bl	800c058 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800b794:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800b796:	f000 f997 	bl	800bac8 <prvIsQueueEmpty>
 800b79a:	4603      	mov	r3, r0
 800b79c:	2b00      	cmp	r3, #0
 800b79e:	f43f af4d 	beq.w	800b63c <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800b7a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b7a4:	2b00      	cmp	r3, #0
 800b7a6:	d00d      	beq.n	800b7c4 <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 800b7a8:	f001 fea4 	bl	800d4f4 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800b7ac:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800b7ae:	f000 f891 	bl	800b8d4 <prvGetDisinheritPriorityAfterTimeout>
 800b7b2:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800b7b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b7b6:	689b      	ldr	r3, [r3, #8]
 800b7b8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800b7ba:	4618      	mov	r0, r3
 800b7bc:	f001 f932 	bl	800ca24 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800b7c0:	f001 fec8 	bl	800d554 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800b7c4:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800b7c6:	4618      	mov	r0, r3
 800b7c8:	3738      	adds	r7, #56	; 0x38
 800b7ca:	46bd      	mov	sp, r7
 800b7cc:	bd80      	pop	{r7, pc}
 800b7ce:	bf00      	nop
 800b7d0:	e000ed04 	.word	0xe000ed04

0800b7d4 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800b7d4:	b580      	push	{r7, lr}
 800b7d6:	b08e      	sub	sp, #56	; 0x38
 800b7d8:	af00      	add	r7, sp, #0
 800b7da:	60f8      	str	r0, [r7, #12]
 800b7dc:	60b9      	str	r1, [r7, #8]
 800b7de:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800b7e0:	68fb      	ldr	r3, [r7, #12]
 800b7e2:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800b7e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b7e6:	2b00      	cmp	r3, #0
 800b7e8:	d10a      	bne.n	800b800 <xQueueReceiveFromISR+0x2c>
	__asm volatile
 800b7ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b7ee:	f383 8811 	msr	BASEPRI, r3
 800b7f2:	f3bf 8f6f 	isb	sy
 800b7f6:	f3bf 8f4f 	dsb	sy
 800b7fa:	623b      	str	r3, [r7, #32]
}
 800b7fc:	bf00      	nop
 800b7fe:	e7fe      	b.n	800b7fe <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800b800:	68bb      	ldr	r3, [r7, #8]
 800b802:	2b00      	cmp	r3, #0
 800b804:	d103      	bne.n	800b80e <xQueueReceiveFromISR+0x3a>
 800b806:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b808:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b80a:	2b00      	cmp	r3, #0
 800b80c:	d101      	bne.n	800b812 <xQueueReceiveFromISR+0x3e>
 800b80e:	2301      	movs	r3, #1
 800b810:	e000      	b.n	800b814 <xQueueReceiveFromISR+0x40>
 800b812:	2300      	movs	r3, #0
 800b814:	2b00      	cmp	r3, #0
 800b816:	d10a      	bne.n	800b82e <xQueueReceiveFromISR+0x5a>
	__asm volatile
 800b818:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b81c:	f383 8811 	msr	BASEPRI, r3
 800b820:	f3bf 8f6f 	isb	sy
 800b824:	f3bf 8f4f 	dsb	sy
 800b828:	61fb      	str	r3, [r7, #28]
}
 800b82a:	bf00      	nop
 800b82c:	e7fe      	b.n	800b82c <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800b82e:	f001 ff43 	bl	800d6b8 <vPortValidateInterruptPriority>
	__asm volatile
 800b832:	f3ef 8211 	mrs	r2, BASEPRI
 800b836:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b83a:	f383 8811 	msr	BASEPRI, r3
 800b83e:	f3bf 8f6f 	isb	sy
 800b842:	f3bf 8f4f 	dsb	sy
 800b846:	61ba      	str	r2, [r7, #24]
 800b848:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800b84a:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800b84c:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b84e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b850:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b852:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800b854:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b856:	2b00      	cmp	r3, #0
 800b858:	d02f      	beq.n	800b8ba <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800b85a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b85c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800b860:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800b864:	68b9      	ldr	r1, [r7, #8]
 800b866:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b868:	f000 f8b6 	bl	800b9d8 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800b86c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b86e:	1e5a      	subs	r2, r3, #1
 800b870:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b872:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800b874:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800b878:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b87c:	d112      	bne.n	800b8a4 <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b87e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b880:	691b      	ldr	r3, [r3, #16]
 800b882:	2b00      	cmp	r3, #0
 800b884:	d016      	beq.n	800b8b4 <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b886:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b888:	3310      	adds	r3, #16
 800b88a:	4618      	mov	r0, r3
 800b88c:	f000 fdf4 	bl	800c478 <xTaskRemoveFromEventList>
 800b890:	4603      	mov	r3, r0
 800b892:	2b00      	cmp	r3, #0
 800b894:	d00e      	beq.n	800b8b4 <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800b896:	687b      	ldr	r3, [r7, #4]
 800b898:	2b00      	cmp	r3, #0
 800b89a:	d00b      	beq.n	800b8b4 <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800b89c:	687b      	ldr	r3, [r7, #4]
 800b89e:	2201      	movs	r2, #1
 800b8a0:	601a      	str	r2, [r3, #0]
 800b8a2:	e007      	b.n	800b8b4 <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800b8a4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b8a8:	3301      	adds	r3, #1
 800b8aa:	b2db      	uxtb	r3, r3
 800b8ac:	b25a      	sxtb	r2, r3
 800b8ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b8b0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 800b8b4:	2301      	movs	r3, #1
 800b8b6:	637b      	str	r3, [r7, #52]	; 0x34
 800b8b8:	e001      	b.n	800b8be <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 800b8ba:	2300      	movs	r3, #0
 800b8bc:	637b      	str	r3, [r7, #52]	; 0x34
 800b8be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b8c0:	613b      	str	r3, [r7, #16]
	__asm volatile
 800b8c2:	693b      	ldr	r3, [r7, #16]
 800b8c4:	f383 8811 	msr	BASEPRI, r3
}
 800b8c8:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800b8ca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800b8cc:	4618      	mov	r0, r3
 800b8ce:	3738      	adds	r7, #56	; 0x38
 800b8d0:	46bd      	mov	sp, r7
 800b8d2:	bd80      	pop	{r7, pc}

0800b8d4 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800b8d4:	b480      	push	{r7}
 800b8d6:	b085      	sub	sp, #20
 800b8d8:	af00      	add	r7, sp, #0
 800b8da:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800b8dc:	687b      	ldr	r3, [r7, #4]
 800b8de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b8e0:	2b00      	cmp	r3, #0
 800b8e2:	d006      	beq.n	800b8f2 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800b8e4:	687b      	ldr	r3, [r7, #4]
 800b8e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b8e8:	681b      	ldr	r3, [r3, #0]
 800b8ea:	f1c3 0307 	rsb	r3, r3, #7
 800b8ee:	60fb      	str	r3, [r7, #12]
 800b8f0:	e001      	b.n	800b8f6 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800b8f2:	2300      	movs	r3, #0
 800b8f4:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800b8f6:	68fb      	ldr	r3, [r7, #12]
	}
 800b8f8:	4618      	mov	r0, r3
 800b8fa:	3714      	adds	r7, #20
 800b8fc:	46bd      	mov	sp, r7
 800b8fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b902:	4770      	bx	lr

0800b904 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800b904:	b580      	push	{r7, lr}
 800b906:	b086      	sub	sp, #24
 800b908:	af00      	add	r7, sp, #0
 800b90a:	60f8      	str	r0, [r7, #12]
 800b90c:	60b9      	str	r1, [r7, #8]
 800b90e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800b910:	2300      	movs	r3, #0
 800b912:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b914:	68fb      	ldr	r3, [r7, #12]
 800b916:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b918:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800b91a:	68fb      	ldr	r3, [r7, #12]
 800b91c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b91e:	2b00      	cmp	r3, #0
 800b920:	d10d      	bne.n	800b93e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800b922:	68fb      	ldr	r3, [r7, #12]
 800b924:	681b      	ldr	r3, [r3, #0]
 800b926:	2b00      	cmp	r3, #0
 800b928:	d14d      	bne.n	800b9c6 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800b92a:	68fb      	ldr	r3, [r7, #12]
 800b92c:	689b      	ldr	r3, [r3, #8]
 800b92e:	4618      	mov	r0, r3
 800b930:	f000 fff2 	bl	800c918 <xTaskPriorityDisinherit>
 800b934:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800b936:	68fb      	ldr	r3, [r7, #12]
 800b938:	2200      	movs	r2, #0
 800b93a:	609a      	str	r2, [r3, #8]
 800b93c:	e043      	b.n	800b9c6 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800b93e:	687b      	ldr	r3, [r7, #4]
 800b940:	2b00      	cmp	r3, #0
 800b942:	d119      	bne.n	800b978 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800b944:	68fb      	ldr	r3, [r7, #12]
 800b946:	6858      	ldr	r0, [r3, #4]
 800b948:	68fb      	ldr	r3, [r7, #12]
 800b94a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b94c:	461a      	mov	r2, r3
 800b94e:	68b9      	ldr	r1, [r7, #8]
 800b950:	f002 f90a 	bl	800db68 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800b954:	68fb      	ldr	r3, [r7, #12]
 800b956:	685a      	ldr	r2, [r3, #4]
 800b958:	68fb      	ldr	r3, [r7, #12]
 800b95a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b95c:	441a      	add	r2, r3
 800b95e:	68fb      	ldr	r3, [r7, #12]
 800b960:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800b962:	68fb      	ldr	r3, [r7, #12]
 800b964:	685a      	ldr	r2, [r3, #4]
 800b966:	68fb      	ldr	r3, [r7, #12]
 800b968:	689b      	ldr	r3, [r3, #8]
 800b96a:	429a      	cmp	r2, r3
 800b96c:	d32b      	bcc.n	800b9c6 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800b96e:	68fb      	ldr	r3, [r7, #12]
 800b970:	681a      	ldr	r2, [r3, #0]
 800b972:	68fb      	ldr	r3, [r7, #12]
 800b974:	605a      	str	r2, [r3, #4]
 800b976:	e026      	b.n	800b9c6 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800b978:	68fb      	ldr	r3, [r7, #12]
 800b97a:	68d8      	ldr	r0, [r3, #12]
 800b97c:	68fb      	ldr	r3, [r7, #12]
 800b97e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b980:	461a      	mov	r2, r3
 800b982:	68b9      	ldr	r1, [r7, #8]
 800b984:	f002 f8f0 	bl	800db68 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800b988:	68fb      	ldr	r3, [r7, #12]
 800b98a:	68da      	ldr	r2, [r3, #12]
 800b98c:	68fb      	ldr	r3, [r7, #12]
 800b98e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b990:	425b      	negs	r3, r3
 800b992:	441a      	add	r2, r3
 800b994:	68fb      	ldr	r3, [r7, #12]
 800b996:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800b998:	68fb      	ldr	r3, [r7, #12]
 800b99a:	68da      	ldr	r2, [r3, #12]
 800b99c:	68fb      	ldr	r3, [r7, #12]
 800b99e:	681b      	ldr	r3, [r3, #0]
 800b9a0:	429a      	cmp	r2, r3
 800b9a2:	d207      	bcs.n	800b9b4 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800b9a4:	68fb      	ldr	r3, [r7, #12]
 800b9a6:	689a      	ldr	r2, [r3, #8]
 800b9a8:	68fb      	ldr	r3, [r7, #12]
 800b9aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b9ac:	425b      	negs	r3, r3
 800b9ae:	441a      	add	r2, r3
 800b9b0:	68fb      	ldr	r3, [r7, #12]
 800b9b2:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800b9b4:	687b      	ldr	r3, [r7, #4]
 800b9b6:	2b02      	cmp	r3, #2
 800b9b8:	d105      	bne.n	800b9c6 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800b9ba:	693b      	ldr	r3, [r7, #16]
 800b9bc:	2b00      	cmp	r3, #0
 800b9be:	d002      	beq.n	800b9c6 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800b9c0:	693b      	ldr	r3, [r7, #16]
 800b9c2:	3b01      	subs	r3, #1
 800b9c4:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800b9c6:	693b      	ldr	r3, [r7, #16]
 800b9c8:	1c5a      	adds	r2, r3, #1
 800b9ca:	68fb      	ldr	r3, [r7, #12]
 800b9cc:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800b9ce:	697b      	ldr	r3, [r7, #20]
}
 800b9d0:	4618      	mov	r0, r3
 800b9d2:	3718      	adds	r7, #24
 800b9d4:	46bd      	mov	sp, r7
 800b9d6:	bd80      	pop	{r7, pc}

0800b9d8 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800b9d8:	b580      	push	{r7, lr}
 800b9da:	b082      	sub	sp, #8
 800b9dc:	af00      	add	r7, sp, #0
 800b9de:	6078      	str	r0, [r7, #4]
 800b9e0:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800b9e2:	687b      	ldr	r3, [r7, #4]
 800b9e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b9e6:	2b00      	cmp	r3, #0
 800b9e8:	d018      	beq.n	800ba1c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800b9ea:	687b      	ldr	r3, [r7, #4]
 800b9ec:	68da      	ldr	r2, [r3, #12]
 800b9ee:	687b      	ldr	r3, [r7, #4]
 800b9f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b9f2:	441a      	add	r2, r3
 800b9f4:	687b      	ldr	r3, [r7, #4]
 800b9f6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800b9f8:	687b      	ldr	r3, [r7, #4]
 800b9fa:	68da      	ldr	r2, [r3, #12]
 800b9fc:	687b      	ldr	r3, [r7, #4]
 800b9fe:	689b      	ldr	r3, [r3, #8]
 800ba00:	429a      	cmp	r2, r3
 800ba02:	d303      	bcc.n	800ba0c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800ba04:	687b      	ldr	r3, [r7, #4]
 800ba06:	681a      	ldr	r2, [r3, #0]
 800ba08:	687b      	ldr	r3, [r7, #4]
 800ba0a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800ba0c:	687b      	ldr	r3, [r7, #4]
 800ba0e:	68d9      	ldr	r1, [r3, #12]
 800ba10:	687b      	ldr	r3, [r7, #4]
 800ba12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ba14:	461a      	mov	r2, r3
 800ba16:	6838      	ldr	r0, [r7, #0]
 800ba18:	f002 f8a6 	bl	800db68 <memcpy>
	}
}
 800ba1c:	bf00      	nop
 800ba1e:	3708      	adds	r7, #8
 800ba20:	46bd      	mov	sp, r7
 800ba22:	bd80      	pop	{r7, pc}

0800ba24 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800ba24:	b580      	push	{r7, lr}
 800ba26:	b084      	sub	sp, #16
 800ba28:	af00      	add	r7, sp, #0
 800ba2a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800ba2c:	f001 fd62 	bl	800d4f4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800ba30:	687b      	ldr	r3, [r7, #4]
 800ba32:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800ba36:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800ba38:	e011      	b.n	800ba5e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800ba3a:	687b      	ldr	r3, [r7, #4]
 800ba3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ba3e:	2b00      	cmp	r3, #0
 800ba40:	d012      	beq.n	800ba68 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800ba42:	687b      	ldr	r3, [r7, #4]
 800ba44:	3324      	adds	r3, #36	; 0x24
 800ba46:	4618      	mov	r0, r3
 800ba48:	f000 fd16 	bl	800c478 <xTaskRemoveFromEventList>
 800ba4c:	4603      	mov	r3, r0
 800ba4e:	2b00      	cmp	r3, #0
 800ba50:	d001      	beq.n	800ba56 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800ba52:	f000 fdeb 	bl	800c62c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800ba56:	7bfb      	ldrb	r3, [r7, #15]
 800ba58:	3b01      	subs	r3, #1
 800ba5a:	b2db      	uxtb	r3, r3
 800ba5c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800ba5e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ba62:	2b00      	cmp	r3, #0
 800ba64:	dce9      	bgt.n	800ba3a <prvUnlockQueue+0x16>
 800ba66:	e000      	b.n	800ba6a <prvUnlockQueue+0x46>
					break;
 800ba68:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800ba6a:	687b      	ldr	r3, [r7, #4]
 800ba6c:	22ff      	movs	r2, #255	; 0xff
 800ba6e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800ba72:	f001 fd6f 	bl	800d554 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800ba76:	f001 fd3d 	bl	800d4f4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800ba7a:	687b      	ldr	r3, [r7, #4]
 800ba7c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800ba80:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800ba82:	e011      	b.n	800baa8 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800ba84:	687b      	ldr	r3, [r7, #4]
 800ba86:	691b      	ldr	r3, [r3, #16]
 800ba88:	2b00      	cmp	r3, #0
 800ba8a:	d012      	beq.n	800bab2 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800ba8c:	687b      	ldr	r3, [r7, #4]
 800ba8e:	3310      	adds	r3, #16
 800ba90:	4618      	mov	r0, r3
 800ba92:	f000 fcf1 	bl	800c478 <xTaskRemoveFromEventList>
 800ba96:	4603      	mov	r3, r0
 800ba98:	2b00      	cmp	r3, #0
 800ba9a:	d001      	beq.n	800baa0 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800ba9c:	f000 fdc6 	bl	800c62c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800baa0:	7bbb      	ldrb	r3, [r7, #14]
 800baa2:	3b01      	subs	r3, #1
 800baa4:	b2db      	uxtb	r3, r3
 800baa6:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800baa8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800baac:	2b00      	cmp	r3, #0
 800baae:	dce9      	bgt.n	800ba84 <prvUnlockQueue+0x60>
 800bab0:	e000      	b.n	800bab4 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800bab2:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800bab4:	687b      	ldr	r3, [r7, #4]
 800bab6:	22ff      	movs	r2, #255	; 0xff
 800bab8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800babc:	f001 fd4a 	bl	800d554 <vPortExitCritical>
}
 800bac0:	bf00      	nop
 800bac2:	3710      	adds	r7, #16
 800bac4:	46bd      	mov	sp, r7
 800bac6:	bd80      	pop	{r7, pc}

0800bac8 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800bac8:	b580      	push	{r7, lr}
 800baca:	b084      	sub	sp, #16
 800bacc:	af00      	add	r7, sp, #0
 800bace:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800bad0:	f001 fd10 	bl	800d4f4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800bad4:	687b      	ldr	r3, [r7, #4]
 800bad6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bad8:	2b00      	cmp	r3, #0
 800bada:	d102      	bne.n	800bae2 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800badc:	2301      	movs	r3, #1
 800bade:	60fb      	str	r3, [r7, #12]
 800bae0:	e001      	b.n	800bae6 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800bae2:	2300      	movs	r3, #0
 800bae4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800bae6:	f001 fd35 	bl	800d554 <vPortExitCritical>

	return xReturn;
 800baea:	68fb      	ldr	r3, [r7, #12]
}
 800baec:	4618      	mov	r0, r3
 800baee:	3710      	adds	r7, #16
 800baf0:	46bd      	mov	sp, r7
 800baf2:	bd80      	pop	{r7, pc}

0800baf4 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800baf4:	b580      	push	{r7, lr}
 800baf6:	b084      	sub	sp, #16
 800baf8:	af00      	add	r7, sp, #0
 800bafa:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800bafc:	f001 fcfa 	bl	800d4f4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800bb00:	687b      	ldr	r3, [r7, #4]
 800bb02:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800bb04:	687b      	ldr	r3, [r7, #4]
 800bb06:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bb08:	429a      	cmp	r2, r3
 800bb0a:	d102      	bne.n	800bb12 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800bb0c:	2301      	movs	r3, #1
 800bb0e:	60fb      	str	r3, [r7, #12]
 800bb10:	e001      	b.n	800bb16 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800bb12:	2300      	movs	r3, #0
 800bb14:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800bb16:	f001 fd1d 	bl	800d554 <vPortExitCritical>

	return xReturn;
 800bb1a:	68fb      	ldr	r3, [r7, #12]
}
 800bb1c:	4618      	mov	r0, r3
 800bb1e:	3710      	adds	r7, #16
 800bb20:	46bd      	mov	sp, r7
 800bb22:	bd80      	pop	{r7, pc}

0800bb24 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800bb24:	b480      	push	{r7}
 800bb26:	b085      	sub	sp, #20
 800bb28:	af00      	add	r7, sp, #0
 800bb2a:	6078      	str	r0, [r7, #4]
 800bb2c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800bb2e:	2300      	movs	r3, #0
 800bb30:	60fb      	str	r3, [r7, #12]
 800bb32:	e014      	b.n	800bb5e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800bb34:	4a0f      	ldr	r2, [pc, #60]	; (800bb74 <vQueueAddToRegistry+0x50>)
 800bb36:	68fb      	ldr	r3, [r7, #12]
 800bb38:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800bb3c:	2b00      	cmp	r3, #0
 800bb3e:	d10b      	bne.n	800bb58 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800bb40:	490c      	ldr	r1, [pc, #48]	; (800bb74 <vQueueAddToRegistry+0x50>)
 800bb42:	68fb      	ldr	r3, [r7, #12]
 800bb44:	683a      	ldr	r2, [r7, #0]
 800bb46:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800bb4a:	4a0a      	ldr	r2, [pc, #40]	; (800bb74 <vQueueAddToRegistry+0x50>)
 800bb4c:	68fb      	ldr	r3, [r7, #12]
 800bb4e:	00db      	lsls	r3, r3, #3
 800bb50:	4413      	add	r3, r2
 800bb52:	687a      	ldr	r2, [r7, #4]
 800bb54:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800bb56:	e006      	b.n	800bb66 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800bb58:	68fb      	ldr	r3, [r7, #12]
 800bb5a:	3301      	adds	r3, #1
 800bb5c:	60fb      	str	r3, [r7, #12]
 800bb5e:	68fb      	ldr	r3, [r7, #12]
 800bb60:	2b07      	cmp	r3, #7
 800bb62:	d9e7      	bls.n	800bb34 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800bb64:	bf00      	nop
 800bb66:	bf00      	nop
 800bb68:	3714      	adds	r7, #20
 800bb6a:	46bd      	mov	sp, r7
 800bb6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb70:	4770      	bx	lr
 800bb72:	bf00      	nop
 800bb74:	2000907c 	.word	0x2000907c

0800bb78 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800bb78:	b580      	push	{r7, lr}
 800bb7a:	b086      	sub	sp, #24
 800bb7c:	af00      	add	r7, sp, #0
 800bb7e:	60f8      	str	r0, [r7, #12]
 800bb80:	60b9      	str	r1, [r7, #8]
 800bb82:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800bb84:	68fb      	ldr	r3, [r7, #12]
 800bb86:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800bb88:	f001 fcb4 	bl	800d4f4 <vPortEnterCritical>
 800bb8c:	697b      	ldr	r3, [r7, #20]
 800bb8e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800bb92:	b25b      	sxtb	r3, r3
 800bb94:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800bb98:	d103      	bne.n	800bba2 <vQueueWaitForMessageRestricted+0x2a>
 800bb9a:	697b      	ldr	r3, [r7, #20]
 800bb9c:	2200      	movs	r2, #0
 800bb9e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800bba2:	697b      	ldr	r3, [r7, #20]
 800bba4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800bba8:	b25b      	sxtb	r3, r3
 800bbaa:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800bbae:	d103      	bne.n	800bbb8 <vQueueWaitForMessageRestricted+0x40>
 800bbb0:	697b      	ldr	r3, [r7, #20]
 800bbb2:	2200      	movs	r2, #0
 800bbb4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800bbb8:	f001 fccc 	bl	800d554 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800bbbc:	697b      	ldr	r3, [r7, #20]
 800bbbe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bbc0:	2b00      	cmp	r3, #0
 800bbc2:	d106      	bne.n	800bbd2 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800bbc4:	697b      	ldr	r3, [r7, #20]
 800bbc6:	3324      	adds	r3, #36	; 0x24
 800bbc8:	687a      	ldr	r2, [r7, #4]
 800bbca:	68b9      	ldr	r1, [r7, #8]
 800bbcc:	4618      	mov	r0, r3
 800bbce:	f000 fc27 	bl	800c420 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800bbd2:	6978      	ldr	r0, [r7, #20]
 800bbd4:	f7ff ff26 	bl	800ba24 <prvUnlockQueue>
	}
 800bbd8:	bf00      	nop
 800bbda:	3718      	adds	r7, #24
 800bbdc:	46bd      	mov	sp, r7
 800bbde:	bd80      	pop	{r7, pc}

0800bbe0 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800bbe0:	b580      	push	{r7, lr}
 800bbe2:	b08e      	sub	sp, #56	; 0x38
 800bbe4:	af04      	add	r7, sp, #16
 800bbe6:	60f8      	str	r0, [r7, #12]
 800bbe8:	60b9      	str	r1, [r7, #8]
 800bbea:	607a      	str	r2, [r7, #4]
 800bbec:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800bbee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bbf0:	2b00      	cmp	r3, #0
 800bbf2:	d10a      	bne.n	800bc0a <xTaskCreateStatic+0x2a>
	__asm volatile
 800bbf4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bbf8:	f383 8811 	msr	BASEPRI, r3
 800bbfc:	f3bf 8f6f 	isb	sy
 800bc00:	f3bf 8f4f 	dsb	sy
 800bc04:	623b      	str	r3, [r7, #32]
}
 800bc06:	bf00      	nop
 800bc08:	e7fe      	b.n	800bc08 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800bc0a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bc0c:	2b00      	cmp	r3, #0
 800bc0e:	d10a      	bne.n	800bc26 <xTaskCreateStatic+0x46>
	__asm volatile
 800bc10:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bc14:	f383 8811 	msr	BASEPRI, r3
 800bc18:	f3bf 8f6f 	isb	sy
 800bc1c:	f3bf 8f4f 	dsb	sy
 800bc20:	61fb      	str	r3, [r7, #28]
}
 800bc22:	bf00      	nop
 800bc24:	e7fe      	b.n	800bc24 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800bc26:	2354      	movs	r3, #84	; 0x54
 800bc28:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800bc2a:	693b      	ldr	r3, [r7, #16]
 800bc2c:	2b54      	cmp	r3, #84	; 0x54
 800bc2e:	d00a      	beq.n	800bc46 <xTaskCreateStatic+0x66>
	__asm volatile
 800bc30:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bc34:	f383 8811 	msr	BASEPRI, r3
 800bc38:	f3bf 8f6f 	isb	sy
 800bc3c:	f3bf 8f4f 	dsb	sy
 800bc40:	61bb      	str	r3, [r7, #24]
}
 800bc42:	bf00      	nop
 800bc44:	e7fe      	b.n	800bc44 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800bc46:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800bc48:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bc4a:	2b00      	cmp	r3, #0
 800bc4c:	d01e      	beq.n	800bc8c <xTaskCreateStatic+0xac>
 800bc4e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bc50:	2b00      	cmp	r3, #0
 800bc52:	d01b      	beq.n	800bc8c <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800bc54:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bc56:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800bc58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bc5a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800bc5c:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800bc5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bc60:	2202      	movs	r2, #2
 800bc62:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800bc66:	2300      	movs	r3, #0
 800bc68:	9303      	str	r3, [sp, #12]
 800bc6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bc6c:	9302      	str	r3, [sp, #8]
 800bc6e:	f107 0314 	add.w	r3, r7, #20
 800bc72:	9301      	str	r3, [sp, #4]
 800bc74:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bc76:	9300      	str	r3, [sp, #0]
 800bc78:	683b      	ldr	r3, [r7, #0]
 800bc7a:	687a      	ldr	r2, [r7, #4]
 800bc7c:	68b9      	ldr	r1, [r7, #8]
 800bc7e:	68f8      	ldr	r0, [r7, #12]
 800bc80:	f000 f850 	bl	800bd24 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800bc84:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800bc86:	f000 f8d5 	bl	800be34 <prvAddNewTaskToReadyList>
 800bc8a:	e001      	b.n	800bc90 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 800bc8c:	2300      	movs	r3, #0
 800bc8e:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800bc90:	697b      	ldr	r3, [r7, #20]
	}
 800bc92:	4618      	mov	r0, r3
 800bc94:	3728      	adds	r7, #40	; 0x28
 800bc96:	46bd      	mov	sp, r7
 800bc98:	bd80      	pop	{r7, pc}

0800bc9a <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800bc9a:	b580      	push	{r7, lr}
 800bc9c:	b08c      	sub	sp, #48	; 0x30
 800bc9e:	af04      	add	r7, sp, #16
 800bca0:	60f8      	str	r0, [r7, #12]
 800bca2:	60b9      	str	r1, [r7, #8]
 800bca4:	603b      	str	r3, [r7, #0]
 800bca6:	4613      	mov	r3, r2
 800bca8:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800bcaa:	88fb      	ldrh	r3, [r7, #6]
 800bcac:	009b      	lsls	r3, r3, #2
 800bcae:	4618      	mov	r0, r3
 800bcb0:	f001 fd42 	bl	800d738 <pvPortMalloc>
 800bcb4:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800bcb6:	697b      	ldr	r3, [r7, #20]
 800bcb8:	2b00      	cmp	r3, #0
 800bcba:	d00e      	beq.n	800bcda <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800bcbc:	2054      	movs	r0, #84	; 0x54
 800bcbe:	f001 fd3b 	bl	800d738 <pvPortMalloc>
 800bcc2:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800bcc4:	69fb      	ldr	r3, [r7, #28]
 800bcc6:	2b00      	cmp	r3, #0
 800bcc8:	d003      	beq.n	800bcd2 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800bcca:	69fb      	ldr	r3, [r7, #28]
 800bccc:	697a      	ldr	r2, [r7, #20]
 800bcce:	631a      	str	r2, [r3, #48]	; 0x30
 800bcd0:	e005      	b.n	800bcde <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800bcd2:	6978      	ldr	r0, [r7, #20]
 800bcd4:	f001 fdfc 	bl	800d8d0 <vPortFree>
 800bcd8:	e001      	b.n	800bcde <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800bcda:	2300      	movs	r3, #0
 800bcdc:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800bcde:	69fb      	ldr	r3, [r7, #28]
 800bce0:	2b00      	cmp	r3, #0
 800bce2:	d017      	beq.n	800bd14 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800bce4:	69fb      	ldr	r3, [r7, #28]
 800bce6:	2200      	movs	r2, #0
 800bce8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800bcec:	88fa      	ldrh	r2, [r7, #6]
 800bcee:	2300      	movs	r3, #0
 800bcf0:	9303      	str	r3, [sp, #12]
 800bcf2:	69fb      	ldr	r3, [r7, #28]
 800bcf4:	9302      	str	r3, [sp, #8]
 800bcf6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bcf8:	9301      	str	r3, [sp, #4]
 800bcfa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bcfc:	9300      	str	r3, [sp, #0]
 800bcfe:	683b      	ldr	r3, [r7, #0]
 800bd00:	68b9      	ldr	r1, [r7, #8]
 800bd02:	68f8      	ldr	r0, [r7, #12]
 800bd04:	f000 f80e 	bl	800bd24 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800bd08:	69f8      	ldr	r0, [r7, #28]
 800bd0a:	f000 f893 	bl	800be34 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800bd0e:	2301      	movs	r3, #1
 800bd10:	61bb      	str	r3, [r7, #24]
 800bd12:	e002      	b.n	800bd1a <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800bd14:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800bd18:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800bd1a:	69bb      	ldr	r3, [r7, #24]
	}
 800bd1c:	4618      	mov	r0, r3
 800bd1e:	3720      	adds	r7, #32
 800bd20:	46bd      	mov	sp, r7
 800bd22:	bd80      	pop	{r7, pc}

0800bd24 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800bd24:	b580      	push	{r7, lr}
 800bd26:	b088      	sub	sp, #32
 800bd28:	af00      	add	r7, sp, #0
 800bd2a:	60f8      	str	r0, [r7, #12]
 800bd2c:	60b9      	str	r1, [r7, #8]
 800bd2e:	607a      	str	r2, [r7, #4]
 800bd30:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800bd32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bd34:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800bd36:	687b      	ldr	r3, [r7, #4]
 800bd38:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800bd3c:	3b01      	subs	r3, #1
 800bd3e:	009b      	lsls	r3, r3, #2
 800bd40:	4413      	add	r3, r2
 800bd42:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800bd44:	69bb      	ldr	r3, [r7, #24]
 800bd46:	f023 0307 	bic.w	r3, r3, #7
 800bd4a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800bd4c:	69bb      	ldr	r3, [r7, #24]
 800bd4e:	f003 0307 	and.w	r3, r3, #7
 800bd52:	2b00      	cmp	r3, #0
 800bd54:	d00a      	beq.n	800bd6c <prvInitialiseNewTask+0x48>
	__asm volatile
 800bd56:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bd5a:	f383 8811 	msr	BASEPRI, r3
 800bd5e:	f3bf 8f6f 	isb	sy
 800bd62:	f3bf 8f4f 	dsb	sy
 800bd66:	617b      	str	r3, [r7, #20]
}
 800bd68:	bf00      	nop
 800bd6a:	e7fe      	b.n	800bd6a <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800bd6c:	68bb      	ldr	r3, [r7, #8]
 800bd6e:	2b00      	cmp	r3, #0
 800bd70:	d01f      	beq.n	800bdb2 <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800bd72:	2300      	movs	r3, #0
 800bd74:	61fb      	str	r3, [r7, #28]
 800bd76:	e012      	b.n	800bd9e <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800bd78:	68ba      	ldr	r2, [r7, #8]
 800bd7a:	69fb      	ldr	r3, [r7, #28]
 800bd7c:	4413      	add	r3, r2
 800bd7e:	7819      	ldrb	r1, [r3, #0]
 800bd80:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800bd82:	69fb      	ldr	r3, [r7, #28]
 800bd84:	4413      	add	r3, r2
 800bd86:	3334      	adds	r3, #52	; 0x34
 800bd88:	460a      	mov	r2, r1
 800bd8a:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800bd8c:	68ba      	ldr	r2, [r7, #8]
 800bd8e:	69fb      	ldr	r3, [r7, #28]
 800bd90:	4413      	add	r3, r2
 800bd92:	781b      	ldrb	r3, [r3, #0]
 800bd94:	2b00      	cmp	r3, #0
 800bd96:	d006      	beq.n	800bda6 <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800bd98:	69fb      	ldr	r3, [r7, #28]
 800bd9a:	3301      	adds	r3, #1
 800bd9c:	61fb      	str	r3, [r7, #28]
 800bd9e:	69fb      	ldr	r3, [r7, #28]
 800bda0:	2b0f      	cmp	r3, #15
 800bda2:	d9e9      	bls.n	800bd78 <prvInitialiseNewTask+0x54>
 800bda4:	e000      	b.n	800bda8 <prvInitialiseNewTask+0x84>
			{
				break;
 800bda6:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800bda8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bdaa:	2200      	movs	r2, #0
 800bdac:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800bdb0:	e003      	b.n	800bdba <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800bdb2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bdb4:	2200      	movs	r2, #0
 800bdb6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800bdba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bdbc:	2b06      	cmp	r3, #6
 800bdbe:	d901      	bls.n	800bdc4 <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800bdc0:	2306      	movs	r3, #6
 800bdc2:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800bdc4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bdc6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800bdc8:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800bdca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bdcc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800bdce:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 800bdd0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bdd2:	2200      	movs	r2, #0
 800bdd4:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800bdd6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bdd8:	3304      	adds	r3, #4
 800bdda:	4618      	mov	r0, r3
 800bddc:	f7fe ff1a 	bl	800ac14 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800bde0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bde2:	3318      	adds	r3, #24
 800bde4:	4618      	mov	r0, r3
 800bde6:	f7fe ff15 	bl	800ac14 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800bdea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bdec:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800bdee:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800bdf0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bdf2:	f1c3 0207 	rsb	r2, r3, #7
 800bdf6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bdf8:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800bdfa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bdfc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800bdfe:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800be00:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800be02:	2200      	movs	r2, #0
 800be04:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800be06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800be08:	2200      	movs	r2, #0
 800be0a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800be0e:	683a      	ldr	r2, [r7, #0]
 800be10:	68f9      	ldr	r1, [r7, #12]
 800be12:	69b8      	ldr	r0, [r7, #24]
 800be14:	f001 fa40 	bl	800d298 <pxPortInitialiseStack>
 800be18:	4602      	mov	r2, r0
 800be1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800be1c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800be1e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800be20:	2b00      	cmp	r3, #0
 800be22:	d002      	beq.n	800be2a <prvInitialiseNewTask+0x106>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800be24:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800be26:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800be28:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800be2a:	bf00      	nop
 800be2c:	3720      	adds	r7, #32
 800be2e:	46bd      	mov	sp, r7
 800be30:	bd80      	pop	{r7, pc}
	...

0800be34 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800be34:	b580      	push	{r7, lr}
 800be36:	b082      	sub	sp, #8
 800be38:	af00      	add	r7, sp, #0
 800be3a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800be3c:	f001 fb5a 	bl	800d4f4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800be40:	4b2a      	ldr	r3, [pc, #168]	; (800beec <prvAddNewTaskToReadyList+0xb8>)
 800be42:	681b      	ldr	r3, [r3, #0]
 800be44:	3301      	adds	r3, #1
 800be46:	4a29      	ldr	r2, [pc, #164]	; (800beec <prvAddNewTaskToReadyList+0xb8>)
 800be48:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800be4a:	4b29      	ldr	r3, [pc, #164]	; (800bef0 <prvAddNewTaskToReadyList+0xbc>)
 800be4c:	681b      	ldr	r3, [r3, #0]
 800be4e:	2b00      	cmp	r3, #0
 800be50:	d109      	bne.n	800be66 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800be52:	4a27      	ldr	r2, [pc, #156]	; (800bef0 <prvAddNewTaskToReadyList+0xbc>)
 800be54:	687b      	ldr	r3, [r7, #4]
 800be56:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800be58:	4b24      	ldr	r3, [pc, #144]	; (800beec <prvAddNewTaskToReadyList+0xb8>)
 800be5a:	681b      	ldr	r3, [r3, #0]
 800be5c:	2b01      	cmp	r3, #1
 800be5e:	d110      	bne.n	800be82 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800be60:	f000 fc08 	bl	800c674 <prvInitialiseTaskLists>
 800be64:	e00d      	b.n	800be82 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800be66:	4b23      	ldr	r3, [pc, #140]	; (800bef4 <prvAddNewTaskToReadyList+0xc0>)
 800be68:	681b      	ldr	r3, [r3, #0]
 800be6a:	2b00      	cmp	r3, #0
 800be6c:	d109      	bne.n	800be82 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800be6e:	4b20      	ldr	r3, [pc, #128]	; (800bef0 <prvAddNewTaskToReadyList+0xbc>)
 800be70:	681b      	ldr	r3, [r3, #0]
 800be72:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800be74:	687b      	ldr	r3, [r7, #4]
 800be76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800be78:	429a      	cmp	r2, r3
 800be7a:	d802      	bhi.n	800be82 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800be7c:	4a1c      	ldr	r2, [pc, #112]	; (800bef0 <prvAddNewTaskToReadyList+0xbc>)
 800be7e:	687b      	ldr	r3, [r7, #4]
 800be80:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800be82:	4b1d      	ldr	r3, [pc, #116]	; (800bef8 <prvAddNewTaskToReadyList+0xc4>)
 800be84:	681b      	ldr	r3, [r3, #0]
 800be86:	3301      	adds	r3, #1
 800be88:	4a1b      	ldr	r2, [pc, #108]	; (800bef8 <prvAddNewTaskToReadyList+0xc4>)
 800be8a:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800be8c:	687b      	ldr	r3, [r7, #4]
 800be8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800be90:	2201      	movs	r2, #1
 800be92:	409a      	lsls	r2, r3
 800be94:	4b19      	ldr	r3, [pc, #100]	; (800befc <prvAddNewTaskToReadyList+0xc8>)
 800be96:	681b      	ldr	r3, [r3, #0]
 800be98:	4313      	orrs	r3, r2
 800be9a:	4a18      	ldr	r2, [pc, #96]	; (800befc <prvAddNewTaskToReadyList+0xc8>)
 800be9c:	6013      	str	r3, [r2, #0]
 800be9e:	687b      	ldr	r3, [r7, #4]
 800bea0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bea2:	4613      	mov	r3, r2
 800bea4:	009b      	lsls	r3, r3, #2
 800bea6:	4413      	add	r3, r2
 800bea8:	009b      	lsls	r3, r3, #2
 800beaa:	4a15      	ldr	r2, [pc, #84]	; (800bf00 <prvAddNewTaskToReadyList+0xcc>)
 800beac:	441a      	add	r2, r3
 800beae:	687b      	ldr	r3, [r7, #4]
 800beb0:	3304      	adds	r3, #4
 800beb2:	4619      	mov	r1, r3
 800beb4:	4610      	mov	r0, r2
 800beb6:	f7fe feba 	bl	800ac2e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800beba:	f001 fb4b 	bl	800d554 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800bebe:	4b0d      	ldr	r3, [pc, #52]	; (800bef4 <prvAddNewTaskToReadyList+0xc0>)
 800bec0:	681b      	ldr	r3, [r3, #0]
 800bec2:	2b00      	cmp	r3, #0
 800bec4:	d00e      	beq.n	800bee4 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800bec6:	4b0a      	ldr	r3, [pc, #40]	; (800bef0 <prvAddNewTaskToReadyList+0xbc>)
 800bec8:	681b      	ldr	r3, [r3, #0]
 800beca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800becc:	687b      	ldr	r3, [r7, #4]
 800bece:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bed0:	429a      	cmp	r2, r3
 800bed2:	d207      	bcs.n	800bee4 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800bed4:	4b0b      	ldr	r3, [pc, #44]	; (800bf04 <prvAddNewTaskToReadyList+0xd0>)
 800bed6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800beda:	601a      	str	r2, [r3, #0]
 800bedc:	f3bf 8f4f 	dsb	sy
 800bee0:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800bee4:	bf00      	nop
 800bee6:	3708      	adds	r7, #8
 800bee8:	46bd      	mov	sp, r7
 800beea:	bd80      	pop	{r7, pc}
 800beec:	20000850 	.word	0x20000850
 800bef0:	20000750 	.word	0x20000750
 800bef4:	2000085c 	.word	0x2000085c
 800bef8:	2000086c 	.word	0x2000086c
 800befc:	20000858 	.word	0x20000858
 800bf00:	20000754 	.word	0x20000754
 800bf04:	e000ed04 	.word	0xe000ed04

0800bf08 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800bf08:	b580      	push	{r7, lr}
 800bf0a:	b084      	sub	sp, #16
 800bf0c:	af00      	add	r7, sp, #0
 800bf0e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800bf10:	2300      	movs	r3, #0
 800bf12:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800bf14:	687b      	ldr	r3, [r7, #4]
 800bf16:	2b00      	cmp	r3, #0
 800bf18:	d017      	beq.n	800bf4a <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800bf1a:	4b13      	ldr	r3, [pc, #76]	; (800bf68 <vTaskDelay+0x60>)
 800bf1c:	681b      	ldr	r3, [r3, #0]
 800bf1e:	2b00      	cmp	r3, #0
 800bf20:	d00a      	beq.n	800bf38 <vTaskDelay+0x30>
	__asm volatile
 800bf22:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bf26:	f383 8811 	msr	BASEPRI, r3
 800bf2a:	f3bf 8f6f 	isb	sy
 800bf2e:	f3bf 8f4f 	dsb	sy
 800bf32:	60bb      	str	r3, [r7, #8]
}
 800bf34:	bf00      	nop
 800bf36:	e7fe      	b.n	800bf36 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800bf38:	f000 f880 	bl	800c03c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800bf3c:	2100      	movs	r1, #0
 800bf3e:	6878      	ldr	r0, [r7, #4]
 800bf40:	f000 fe12 	bl	800cb68 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800bf44:	f000 f888 	bl	800c058 <xTaskResumeAll>
 800bf48:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800bf4a:	68fb      	ldr	r3, [r7, #12]
 800bf4c:	2b00      	cmp	r3, #0
 800bf4e:	d107      	bne.n	800bf60 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 800bf50:	4b06      	ldr	r3, [pc, #24]	; (800bf6c <vTaskDelay+0x64>)
 800bf52:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bf56:	601a      	str	r2, [r3, #0]
 800bf58:	f3bf 8f4f 	dsb	sy
 800bf5c:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800bf60:	bf00      	nop
 800bf62:	3710      	adds	r7, #16
 800bf64:	46bd      	mov	sp, r7
 800bf66:	bd80      	pop	{r7, pc}
 800bf68:	20000878 	.word	0x20000878
 800bf6c:	e000ed04 	.word	0xe000ed04

0800bf70 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800bf70:	b580      	push	{r7, lr}
 800bf72:	b08a      	sub	sp, #40	; 0x28
 800bf74:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800bf76:	2300      	movs	r3, #0
 800bf78:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800bf7a:	2300      	movs	r3, #0
 800bf7c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800bf7e:	463a      	mov	r2, r7
 800bf80:	1d39      	adds	r1, r7, #4
 800bf82:	f107 0308 	add.w	r3, r7, #8
 800bf86:	4618      	mov	r0, r3
 800bf88:	f7f5 feb0 	bl	8001cec <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800bf8c:	6839      	ldr	r1, [r7, #0]
 800bf8e:	687b      	ldr	r3, [r7, #4]
 800bf90:	68ba      	ldr	r2, [r7, #8]
 800bf92:	9202      	str	r2, [sp, #8]
 800bf94:	9301      	str	r3, [sp, #4]
 800bf96:	2300      	movs	r3, #0
 800bf98:	9300      	str	r3, [sp, #0]
 800bf9a:	2300      	movs	r3, #0
 800bf9c:	460a      	mov	r2, r1
 800bf9e:	4921      	ldr	r1, [pc, #132]	; (800c024 <vTaskStartScheduler+0xb4>)
 800bfa0:	4821      	ldr	r0, [pc, #132]	; (800c028 <vTaskStartScheduler+0xb8>)
 800bfa2:	f7ff fe1d 	bl	800bbe0 <xTaskCreateStatic>
 800bfa6:	4603      	mov	r3, r0
 800bfa8:	4a20      	ldr	r2, [pc, #128]	; (800c02c <vTaskStartScheduler+0xbc>)
 800bfaa:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800bfac:	4b1f      	ldr	r3, [pc, #124]	; (800c02c <vTaskStartScheduler+0xbc>)
 800bfae:	681b      	ldr	r3, [r3, #0]
 800bfb0:	2b00      	cmp	r3, #0
 800bfb2:	d002      	beq.n	800bfba <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800bfb4:	2301      	movs	r3, #1
 800bfb6:	617b      	str	r3, [r7, #20]
 800bfb8:	e001      	b.n	800bfbe <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800bfba:	2300      	movs	r3, #0
 800bfbc:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800bfbe:	697b      	ldr	r3, [r7, #20]
 800bfc0:	2b01      	cmp	r3, #1
 800bfc2:	d102      	bne.n	800bfca <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800bfc4:	f000 fe36 	bl	800cc34 <xTimerCreateTimerTask>
 800bfc8:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800bfca:	697b      	ldr	r3, [r7, #20]
 800bfcc:	2b01      	cmp	r3, #1
 800bfce:	d116      	bne.n	800bffe <vTaskStartScheduler+0x8e>
	__asm volatile
 800bfd0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bfd4:	f383 8811 	msr	BASEPRI, r3
 800bfd8:	f3bf 8f6f 	isb	sy
 800bfdc:	f3bf 8f4f 	dsb	sy
 800bfe0:	613b      	str	r3, [r7, #16]
}
 800bfe2:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800bfe4:	4b12      	ldr	r3, [pc, #72]	; (800c030 <vTaskStartScheduler+0xc0>)
 800bfe6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800bfea:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800bfec:	4b11      	ldr	r3, [pc, #68]	; (800c034 <vTaskStartScheduler+0xc4>)
 800bfee:	2201      	movs	r2, #1
 800bff0:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800bff2:	4b11      	ldr	r3, [pc, #68]	; (800c038 <vTaskStartScheduler+0xc8>)
 800bff4:	2200      	movs	r2, #0
 800bff6:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800bff8:	f001 f9da 	bl	800d3b0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800bffc:	e00e      	b.n	800c01c <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800bffe:	697b      	ldr	r3, [r7, #20]
 800c000:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800c004:	d10a      	bne.n	800c01c <vTaskStartScheduler+0xac>
	__asm volatile
 800c006:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c00a:	f383 8811 	msr	BASEPRI, r3
 800c00e:	f3bf 8f6f 	isb	sy
 800c012:	f3bf 8f4f 	dsb	sy
 800c016:	60fb      	str	r3, [r7, #12]
}
 800c018:	bf00      	nop
 800c01a:	e7fe      	b.n	800c01a <vTaskStartScheduler+0xaa>
}
 800c01c:	bf00      	nop
 800c01e:	3718      	adds	r7, #24
 800c020:	46bd      	mov	sp, r7
 800c022:	bd80      	pop	{r7, pc}
 800c024:	0800f040 	.word	0x0800f040
 800c028:	0800c645 	.word	0x0800c645
 800c02c:	20000874 	.word	0x20000874
 800c030:	20000870 	.word	0x20000870
 800c034:	2000085c 	.word	0x2000085c
 800c038:	20000854 	.word	0x20000854

0800c03c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800c03c:	b480      	push	{r7}
 800c03e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800c040:	4b04      	ldr	r3, [pc, #16]	; (800c054 <vTaskSuspendAll+0x18>)
 800c042:	681b      	ldr	r3, [r3, #0]
 800c044:	3301      	adds	r3, #1
 800c046:	4a03      	ldr	r2, [pc, #12]	; (800c054 <vTaskSuspendAll+0x18>)
 800c048:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800c04a:	bf00      	nop
 800c04c:	46bd      	mov	sp, r7
 800c04e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c052:	4770      	bx	lr
 800c054:	20000878 	.word	0x20000878

0800c058 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800c058:	b580      	push	{r7, lr}
 800c05a:	b084      	sub	sp, #16
 800c05c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800c05e:	2300      	movs	r3, #0
 800c060:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800c062:	2300      	movs	r3, #0
 800c064:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800c066:	4b41      	ldr	r3, [pc, #260]	; (800c16c <xTaskResumeAll+0x114>)
 800c068:	681b      	ldr	r3, [r3, #0]
 800c06a:	2b00      	cmp	r3, #0
 800c06c:	d10a      	bne.n	800c084 <xTaskResumeAll+0x2c>
	__asm volatile
 800c06e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c072:	f383 8811 	msr	BASEPRI, r3
 800c076:	f3bf 8f6f 	isb	sy
 800c07a:	f3bf 8f4f 	dsb	sy
 800c07e:	603b      	str	r3, [r7, #0]
}
 800c080:	bf00      	nop
 800c082:	e7fe      	b.n	800c082 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800c084:	f001 fa36 	bl	800d4f4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800c088:	4b38      	ldr	r3, [pc, #224]	; (800c16c <xTaskResumeAll+0x114>)
 800c08a:	681b      	ldr	r3, [r3, #0]
 800c08c:	3b01      	subs	r3, #1
 800c08e:	4a37      	ldr	r2, [pc, #220]	; (800c16c <xTaskResumeAll+0x114>)
 800c090:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c092:	4b36      	ldr	r3, [pc, #216]	; (800c16c <xTaskResumeAll+0x114>)
 800c094:	681b      	ldr	r3, [r3, #0]
 800c096:	2b00      	cmp	r3, #0
 800c098:	d161      	bne.n	800c15e <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800c09a:	4b35      	ldr	r3, [pc, #212]	; (800c170 <xTaskResumeAll+0x118>)
 800c09c:	681b      	ldr	r3, [r3, #0]
 800c09e:	2b00      	cmp	r3, #0
 800c0a0:	d05d      	beq.n	800c15e <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800c0a2:	e02e      	b.n	800c102 <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c0a4:	4b33      	ldr	r3, [pc, #204]	; (800c174 <xTaskResumeAll+0x11c>)
 800c0a6:	68db      	ldr	r3, [r3, #12]
 800c0a8:	68db      	ldr	r3, [r3, #12]
 800c0aa:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800c0ac:	68fb      	ldr	r3, [r7, #12]
 800c0ae:	3318      	adds	r3, #24
 800c0b0:	4618      	mov	r0, r3
 800c0b2:	f7fe fe19 	bl	800ace8 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800c0b6:	68fb      	ldr	r3, [r7, #12]
 800c0b8:	3304      	adds	r3, #4
 800c0ba:	4618      	mov	r0, r3
 800c0bc:	f7fe fe14 	bl	800ace8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800c0c0:	68fb      	ldr	r3, [r7, #12]
 800c0c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c0c4:	2201      	movs	r2, #1
 800c0c6:	409a      	lsls	r2, r3
 800c0c8:	4b2b      	ldr	r3, [pc, #172]	; (800c178 <xTaskResumeAll+0x120>)
 800c0ca:	681b      	ldr	r3, [r3, #0]
 800c0cc:	4313      	orrs	r3, r2
 800c0ce:	4a2a      	ldr	r2, [pc, #168]	; (800c178 <xTaskResumeAll+0x120>)
 800c0d0:	6013      	str	r3, [r2, #0]
 800c0d2:	68fb      	ldr	r3, [r7, #12]
 800c0d4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c0d6:	4613      	mov	r3, r2
 800c0d8:	009b      	lsls	r3, r3, #2
 800c0da:	4413      	add	r3, r2
 800c0dc:	009b      	lsls	r3, r3, #2
 800c0de:	4a27      	ldr	r2, [pc, #156]	; (800c17c <xTaskResumeAll+0x124>)
 800c0e0:	441a      	add	r2, r3
 800c0e2:	68fb      	ldr	r3, [r7, #12]
 800c0e4:	3304      	adds	r3, #4
 800c0e6:	4619      	mov	r1, r3
 800c0e8:	4610      	mov	r0, r2
 800c0ea:	f7fe fda0 	bl	800ac2e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800c0ee:	68fb      	ldr	r3, [r7, #12]
 800c0f0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c0f2:	4b23      	ldr	r3, [pc, #140]	; (800c180 <xTaskResumeAll+0x128>)
 800c0f4:	681b      	ldr	r3, [r3, #0]
 800c0f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c0f8:	429a      	cmp	r2, r3
 800c0fa:	d302      	bcc.n	800c102 <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 800c0fc:	4b21      	ldr	r3, [pc, #132]	; (800c184 <xTaskResumeAll+0x12c>)
 800c0fe:	2201      	movs	r2, #1
 800c100:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800c102:	4b1c      	ldr	r3, [pc, #112]	; (800c174 <xTaskResumeAll+0x11c>)
 800c104:	681b      	ldr	r3, [r3, #0]
 800c106:	2b00      	cmp	r3, #0
 800c108:	d1cc      	bne.n	800c0a4 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800c10a:	68fb      	ldr	r3, [r7, #12]
 800c10c:	2b00      	cmp	r3, #0
 800c10e:	d001      	beq.n	800c114 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800c110:	f000 fb4e 	bl	800c7b0 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800c114:	4b1c      	ldr	r3, [pc, #112]	; (800c188 <xTaskResumeAll+0x130>)
 800c116:	681b      	ldr	r3, [r3, #0]
 800c118:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800c11a:	687b      	ldr	r3, [r7, #4]
 800c11c:	2b00      	cmp	r3, #0
 800c11e:	d010      	beq.n	800c142 <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800c120:	f000 f846 	bl	800c1b0 <xTaskIncrementTick>
 800c124:	4603      	mov	r3, r0
 800c126:	2b00      	cmp	r3, #0
 800c128:	d002      	beq.n	800c130 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 800c12a:	4b16      	ldr	r3, [pc, #88]	; (800c184 <xTaskResumeAll+0x12c>)
 800c12c:	2201      	movs	r2, #1
 800c12e:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800c130:	687b      	ldr	r3, [r7, #4]
 800c132:	3b01      	subs	r3, #1
 800c134:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800c136:	687b      	ldr	r3, [r7, #4]
 800c138:	2b00      	cmp	r3, #0
 800c13a:	d1f1      	bne.n	800c120 <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 800c13c:	4b12      	ldr	r3, [pc, #72]	; (800c188 <xTaskResumeAll+0x130>)
 800c13e:	2200      	movs	r2, #0
 800c140:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800c142:	4b10      	ldr	r3, [pc, #64]	; (800c184 <xTaskResumeAll+0x12c>)
 800c144:	681b      	ldr	r3, [r3, #0]
 800c146:	2b00      	cmp	r3, #0
 800c148:	d009      	beq.n	800c15e <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800c14a:	2301      	movs	r3, #1
 800c14c:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800c14e:	4b0f      	ldr	r3, [pc, #60]	; (800c18c <xTaskResumeAll+0x134>)
 800c150:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c154:	601a      	str	r2, [r3, #0]
 800c156:	f3bf 8f4f 	dsb	sy
 800c15a:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800c15e:	f001 f9f9 	bl	800d554 <vPortExitCritical>

	return xAlreadyYielded;
 800c162:	68bb      	ldr	r3, [r7, #8]
}
 800c164:	4618      	mov	r0, r3
 800c166:	3710      	adds	r7, #16
 800c168:	46bd      	mov	sp, r7
 800c16a:	bd80      	pop	{r7, pc}
 800c16c:	20000878 	.word	0x20000878
 800c170:	20000850 	.word	0x20000850
 800c174:	20000810 	.word	0x20000810
 800c178:	20000858 	.word	0x20000858
 800c17c:	20000754 	.word	0x20000754
 800c180:	20000750 	.word	0x20000750
 800c184:	20000864 	.word	0x20000864
 800c188:	20000860 	.word	0x20000860
 800c18c:	e000ed04 	.word	0xe000ed04

0800c190 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800c190:	b480      	push	{r7}
 800c192:	b083      	sub	sp, #12
 800c194:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800c196:	4b05      	ldr	r3, [pc, #20]	; (800c1ac <xTaskGetTickCount+0x1c>)
 800c198:	681b      	ldr	r3, [r3, #0]
 800c19a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800c19c:	687b      	ldr	r3, [r7, #4]
}
 800c19e:	4618      	mov	r0, r3
 800c1a0:	370c      	adds	r7, #12
 800c1a2:	46bd      	mov	sp, r7
 800c1a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1a8:	4770      	bx	lr
 800c1aa:	bf00      	nop
 800c1ac:	20000854 	.word	0x20000854

0800c1b0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800c1b0:	b580      	push	{r7, lr}
 800c1b2:	b086      	sub	sp, #24
 800c1b4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800c1b6:	2300      	movs	r3, #0
 800c1b8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c1ba:	4b4e      	ldr	r3, [pc, #312]	; (800c2f4 <xTaskIncrementTick+0x144>)
 800c1bc:	681b      	ldr	r3, [r3, #0]
 800c1be:	2b00      	cmp	r3, #0
 800c1c0:	f040 808e 	bne.w	800c2e0 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800c1c4:	4b4c      	ldr	r3, [pc, #304]	; (800c2f8 <xTaskIncrementTick+0x148>)
 800c1c6:	681b      	ldr	r3, [r3, #0]
 800c1c8:	3301      	adds	r3, #1
 800c1ca:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800c1cc:	4a4a      	ldr	r2, [pc, #296]	; (800c2f8 <xTaskIncrementTick+0x148>)
 800c1ce:	693b      	ldr	r3, [r7, #16]
 800c1d0:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800c1d2:	693b      	ldr	r3, [r7, #16]
 800c1d4:	2b00      	cmp	r3, #0
 800c1d6:	d120      	bne.n	800c21a <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800c1d8:	4b48      	ldr	r3, [pc, #288]	; (800c2fc <xTaskIncrementTick+0x14c>)
 800c1da:	681b      	ldr	r3, [r3, #0]
 800c1dc:	681b      	ldr	r3, [r3, #0]
 800c1de:	2b00      	cmp	r3, #0
 800c1e0:	d00a      	beq.n	800c1f8 <xTaskIncrementTick+0x48>
	__asm volatile
 800c1e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c1e6:	f383 8811 	msr	BASEPRI, r3
 800c1ea:	f3bf 8f6f 	isb	sy
 800c1ee:	f3bf 8f4f 	dsb	sy
 800c1f2:	603b      	str	r3, [r7, #0]
}
 800c1f4:	bf00      	nop
 800c1f6:	e7fe      	b.n	800c1f6 <xTaskIncrementTick+0x46>
 800c1f8:	4b40      	ldr	r3, [pc, #256]	; (800c2fc <xTaskIncrementTick+0x14c>)
 800c1fa:	681b      	ldr	r3, [r3, #0]
 800c1fc:	60fb      	str	r3, [r7, #12]
 800c1fe:	4b40      	ldr	r3, [pc, #256]	; (800c300 <xTaskIncrementTick+0x150>)
 800c200:	681b      	ldr	r3, [r3, #0]
 800c202:	4a3e      	ldr	r2, [pc, #248]	; (800c2fc <xTaskIncrementTick+0x14c>)
 800c204:	6013      	str	r3, [r2, #0]
 800c206:	4a3e      	ldr	r2, [pc, #248]	; (800c300 <xTaskIncrementTick+0x150>)
 800c208:	68fb      	ldr	r3, [r7, #12]
 800c20a:	6013      	str	r3, [r2, #0]
 800c20c:	4b3d      	ldr	r3, [pc, #244]	; (800c304 <xTaskIncrementTick+0x154>)
 800c20e:	681b      	ldr	r3, [r3, #0]
 800c210:	3301      	adds	r3, #1
 800c212:	4a3c      	ldr	r2, [pc, #240]	; (800c304 <xTaskIncrementTick+0x154>)
 800c214:	6013      	str	r3, [r2, #0]
 800c216:	f000 facb 	bl	800c7b0 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800c21a:	4b3b      	ldr	r3, [pc, #236]	; (800c308 <xTaskIncrementTick+0x158>)
 800c21c:	681b      	ldr	r3, [r3, #0]
 800c21e:	693a      	ldr	r2, [r7, #16]
 800c220:	429a      	cmp	r2, r3
 800c222:	d348      	bcc.n	800c2b6 <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800c224:	4b35      	ldr	r3, [pc, #212]	; (800c2fc <xTaskIncrementTick+0x14c>)
 800c226:	681b      	ldr	r3, [r3, #0]
 800c228:	681b      	ldr	r3, [r3, #0]
 800c22a:	2b00      	cmp	r3, #0
 800c22c:	d104      	bne.n	800c238 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c22e:	4b36      	ldr	r3, [pc, #216]	; (800c308 <xTaskIncrementTick+0x158>)
 800c230:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800c234:	601a      	str	r2, [r3, #0]
					break;
 800c236:	e03e      	b.n	800c2b6 <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c238:	4b30      	ldr	r3, [pc, #192]	; (800c2fc <xTaskIncrementTick+0x14c>)
 800c23a:	681b      	ldr	r3, [r3, #0]
 800c23c:	68db      	ldr	r3, [r3, #12]
 800c23e:	68db      	ldr	r3, [r3, #12]
 800c240:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800c242:	68bb      	ldr	r3, [r7, #8]
 800c244:	685b      	ldr	r3, [r3, #4]
 800c246:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800c248:	693a      	ldr	r2, [r7, #16]
 800c24a:	687b      	ldr	r3, [r7, #4]
 800c24c:	429a      	cmp	r2, r3
 800c24e:	d203      	bcs.n	800c258 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800c250:	4a2d      	ldr	r2, [pc, #180]	; (800c308 <xTaskIncrementTick+0x158>)
 800c252:	687b      	ldr	r3, [r7, #4]
 800c254:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800c256:	e02e      	b.n	800c2b6 <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800c258:	68bb      	ldr	r3, [r7, #8]
 800c25a:	3304      	adds	r3, #4
 800c25c:	4618      	mov	r0, r3
 800c25e:	f7fe fd43 	bl	800ace8 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800c262:	68bb      	ldr	r3, [r7, #8]
 800c264:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c266:	2b00      	cmp	r3, #0
 800c268:	d004      	beq.n	800c274 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800c26a:	68bb      	ldr	r3, [r7, #8]
 800c26c:	3318      	adds	r3, #24
 800c26e:	4618      	mov	r0, r3
 800c270:	f7fe fd3a 	bl	800ace8 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800c274:	68bb      	ldr	r3, [r7, #8]
 800c276:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c278:	2201      	movs	r2, #1
 800c27a:	409a      	lsls	r2, r3
 800c27c:	4b23      	ldr	r3, [pc, #140]	; (800c30c <xTaskIncrementTick+0x15c>)
 800c27e:	681b      	ldr	r3, [r3, #0]
 800c280:	4313      	orrs	r3, r2
 800c282:	4a22      	ldr	r2, [pc, #136]	; (800c30c <xTaskIncrementTick+0x15c>)
 800c284:	6013      	str	r3, [r2, #0]
 800c286:	68bb      	ldr	r3, [r7, #8]
 800c288:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c28a:	4613      	mov	r3, r2
 800c28c:	009b      	lsls	r3, r3, #2
 800c28e:	4413      	add	r3, r2
 800c290:	009b      	lsls	r3, r3, #2
 800c292:	4a1f      	ldr	r2, [pc, #124]	; (800c310 <xTaskIncrementTick+0x160>)
 800c294:	441a      	add	r2, r3
 800c296:	68bb      	ldr	r3, [r7, #8]
 800c298:	3304      	adds	r3, #4
 800c29a:	4619      	mov	r1, r3
 800c29c:	4610      	mov	r0, r2
 800c29e:	f7fe fcc6 	bl	800ac2e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800c2a2:	68bb      	ldr	r3, [r7, #8]
 800c2a4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c2a6:	4b1b      	ldr	r3, [pc, #108]	; (800c314 <xTaskIncrementTick+0x164>)
 800c2a8:	681b      	ldr	r3, [r3, #0]
 800c2aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c2ac:	429a      	cmp	r2, r3
 800c2ae:	d3b9      	bcc.n	800c224 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800c2b0:	2301      	movs	r3, #1
 800c2b2:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800c2b4:	e7b6      	b.n	800c224 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800c2b6:	4b17      	ldr	r3, [pc, #92]	; (800c314 <xTaskIncrementTick+0x164>)
 800c2b8:	681b      	ldr	r3, [r3, #0]
 800c2ba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c2bc:	4914      	ldr	r1, [pc, #80]	; (800c310 <xTaskIncrementTick+0x160>)
 800c2be:	4613      	mov	r3, r2
 800c2c0:	009b      	lsls	r3, r3, #2
 800c2c2:	4413      	add	r3, r2
 800c2c4:	009b      	lsls	r3, r3, #2
 800c2c6:	440b      	add	r3, r1
 800c2c8:	681b      	ldr	r3, [r3, #0]
 800c2ca:	2b01      	cmp	r3, #1
 800c2cc:	d901      	bls.n	800c2d2 <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 800c2ce:	2301      	movs	r3, #1
 800c2d0:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800c2d2:	4b11      	ldr	r3, [pc, #68]	; (800c318 <xTaskIncrementTick+0x168>)
 800c2d4:	681b      	ldr	r3, [r3, #0]
 800c2d6:	2b00      	cmp	r3, #0
 800c2d8:	d007      	beq.n	800c2ea <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 800c2da:	2301      	movs	r3, #1
 800c2dc:	617b      	str	r3, [r7, #20]
 800c2de:	e004      	b.n	800c2ea <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800c2e0:	4b0e      	ldr	r3, [pc, #56]	; (800c31c <xTaskIncrementTick+0x16c>)
 800c2e2:	681b      	ldr	r3, [r3, #0]
 800c2e4:	3301      	adds	r3, #1
 800c2e6:	4a0d      	ldr	r2, [pc, #52]	; (800c31c <xTaskIncrementTick+0x16c>)
 800c2e8:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800c2ea:	697b      	ldr	r3, [r7, #20]
}
 800c2ec:	4618      	mov	r0, r3
 800c2ee:	3718      	adds	r7, #24
 800c2f0:	46bd      	mov	sp, r7
 800c2f2:	bd80      	pop	{r7, pc}
 800c2f4:	20000878 	.word	0x20000878
 800c2f8:	20000854 	.word	0x20000854
 800c2fc:	20000808 	.word	0x20000808
 800c300:	2000080c 	.word	0x2000080c
 800c304:	20000868 	.word	0x20000868
 800c308:	20000870 	.word	0x20000870
 800c30c:	20000858 	.word	0x20000858
 800c310:	20000754 	.word	0x20000754
 800c314:	20000750 	.word	0x20000750
 800c318:	20000864 	.word	0x20000864
 800c31c:	20000860 	.word	0x20000860

0800c320 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800c320:	b480      	push	{r7}
 800c322:	b087      	sub	sp, #28
 800c324:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800c326:	4b27      	ldr	r3, [pc, #156]	; (800c3c4 <vTaskSwitchContext+0xa4>)
 800c328:	681b      	ldr	r3, [r3, #0]
 800c32a:	2b00      	cmp	r3, #0
 800c32c:	d003      	beq.n	800c336 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800c32e:	4b26      	ldr	r3, [pc, #152]	; (800c3c8 <vTaskSwitchContext+0xa8>)
 800c330:	2201      	movs	r2, #1
 800c332:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800c334:	e03f      	b.n	800c3b6 <vTaskSwitchContext+0x96>
		xYieldPending = pdFALSE;
 800c336:	4b24      	ldr	r3, [pc, #144]	; (800c3c8 <vTaskSwitchContext+0xa8>)
 800c338:	2200      	movs	r2, #0
 800c33a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c33c:	4b23      	ldr	r3, [pc, #140]	; (800c3cc <vTaskSwitchContext+0xac>)
 800c33e:	681b      	ldr	r3, [r3, #0]
 800c340:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800c342:	68fb      	ldr	r3, [r7, #12]
 800c344:	fab3 f383 	clz	r3, r3
 800c348:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800c34a:	7afb      	ldrb	r3, [r7, #11]
 800c34c:	f1c3 031f 	rsb	r3, r3, #31
 800c350:	617b      	str	r3, [r7, #20]
 800c352:	491f      	ldr	r1, [pc, #124]	; (800c3d0 <vTaskSwitchContext+0xb0>)
 800c354:	697a      	ldr	r2, [r7, #20]
 800c356:	4613      	mov	r3, r2
 800c358:	009b      	lsls	r3, r3, #2
 800c35a:	4413      	add	r3, r2
 800c35c:	009b      	lsls	r3, r3, #2
 800c35e:	440b      	add	r3, r1
 800c360:	681b      	ldr	r3, [r3, #0]
 800c362:	2b00      	cmp	r3, #0
 800c364:	d10a      	bne.n	800c37c <vTaskSwitchContext+0x5c>
	__asm volatile
 800c366:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c36a:	f383 8811 	msr	BASEPRI, r3
 800c36e:	f3bf 8f6f 	isb	sy
 800c372:	f3bf 8f4f 	dsb	sy
 800c376:	607b      	str	r3, [r7, #4]
}
 800c378:	bf00      	nop
 800c37a:	e7fe      	b.n	800c37a <vTaskSwitchContext+0x5a>
 800c37c:	697a      	ldr	r2, [r7, #20]
 800c37e:	4613      	mov	r3, r2
 800c380:	009b      	lsls	r3, r3, #2
 800c382:	4413      	add	r3, r2
 800c384:	009b      	lsls	r3, r3, #2
 800c386:	4a12      	ldr	r2, [pc, #72]	; (800c3d0 <vTaskSwitchContext+0xb0>)
 800c388:	4413      	add	r3, r2
 800c38a:	613b      	str	r3, [r7, #16]
 800c38c:	693b      	ldr	r3, [r7, #16]
 800c38e:	685b      	ldr	r3, [r3, #4]
 800c390:	685a      	ldr	r2, [r3, #4]
 800c392:	693b      	ldr	r3, [r7, #16]
 800c394:	605a      	str	r2, [r3, #4]
 800c396:	693b      	ldr	r3, [r7, #16]
 800c398:	685a      	ldr	r2, [r3, #4]
 800c39a:	693b      	ldr	r3, [r7, #16]
 800c39c:	3308      	adds	r3, #8
 800c39e:	429a      	cmp	r2, r3
 800c3a0:	d104      	bne.n	800c3ac <vTaskSwitchContext+0x8c>
 800c3a2:	693b      	ldr	r3, [r7, #16]
 800c3a4:	685b      	ldr	r3, [r3, #4]
 800c3a6:	685a      	ldr	r2, [r3, #4]
 800c3a8:	693b      	ldr	r3, [r7, #16]
 800c3aa:	605a      	str	r2, [r3, #4]
 800c3ac:	693b      	ldr	r3, [r7, #16]
 800c3ae:	685b      	ldr	r3, [r3, #4]
 800c3b0:	68db      	ldr	r3, [r3, #12]
 800c3b2:	4a08      	ldr	r2, [pc, #32]	; (800c3d4 <vTaskSwitchContext+0xb4>)
 800c3b4:	6013      	str	r3, [r2, #0]
}
 800c3b6:	bf00      	nop
 800c3b8:	371c      	adds	r7, #28
 800c3ba:	46bd      	mov	sp, r7
 800c3bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3c0:	4770      	bx	lr
 800c3c2:	bf00      	nop
 800c3c4:	20000878 	.word	0x20000878
 800c3c8:	20000864 	.word	0x20000864
 800c3cc:	20000858 	.word	0x20000858
 800c3d0:	20000754 	.word	0x20000754
 800c3d4:	20000750 	.word	0x20000750

0800c3d8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800c3d8:	b580      	push	{r7, lr}
 800c3da:	b084      	sub	sp, #16
 800c3dc:	af00      	add	r7, sp, #0
 800c3de:	6078      	str	r0, [r7, #4]
 800c3e0:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800c3e2:	687b      	ldr	r3, [r7, #4]
 800c3e4:	2b00      	cmp	r3, #0
 800c3e6:	d10a      	bne.n	800c3fe <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800c3e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c3ec:	f383 8811 	msr	BASEPRI, r3
 800c3f0:	f3bf 8f6f 	isb	sy
 800c3f4:	f3bf 8f4f 	dsb	sy
 800c3f8:	60fb      	str	r3, [r7, #12]
}
 800c3fa:	bf00      	nop
 800c3fc:	e7fe      	b.n	800c3fc <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800c3fe:	4b07      	ldr	r3, [pc, #28]	; (800c41c <vTaskPlaceOnEventList+0x44>)
 800c400:	681b      	ldr	r3, [r3, #0]
 800c402:	3318      	adds	r3, #24
 800c404:	4619      	mov	r1, r3
 800c406:	6878      	ldr	r0, [r7, #4]
 800c408:	f7fe fc35 	bl	800ac76 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800c40c:	2101      	movs	r1, #1
 800c40e:	6838      	ldr	r0, [r7, #0]
 800c410:	f000 fbaa 	bl	800cb68 <prvAddCurrentTaskToDelayedList>
}
 800c414:	bf00      	nop
 800c416:	3710      	adds	r7, #16
 800c418:	46bd      	mov	sp, r7
 800c41a:	bd80      	pop	{r7, pc}
 800c41c:	20000750 	.word	0x20000750

0800c420 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800c420:	b580      	push	{r7, lr}
 800c422:	b086      	sub	sp, #24
 800c424:	af00      	add	r7, sp, #0
 800c426:	60f8      	str	r0, [r7, #12]
 800c428:	60b9      	str	r1, [r7, #8]
 800c42a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800c42c:	68fb      	ldr	r3, [r7, #12]
 800c42e:	2b00      	cmp	r3, #0
 800c430:	d10a      	bne.n	800c448 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800c432:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c436:	f383 8811 	msr	BASEPRI, r3
 800c43a:	f3bf 8f6f 	isb	sy
 800c43e:	f3bf 8f4f 	dsb	sy
 800c442:	617b      	str	r3, [r7, #20]
}
 800c444:	bf00      	nop
 800c446:	e7fe      	b.n	800c446 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800c448:	4b0a      	ldr	r3, [pc, #40]	; (800c474 <vTaskPlaceOnEventListRestricted+0x54>)
 800c44a:	681b      	ldr	r3, [r3, #0]
 800c44c:	3318      	adds	r3, #24
 800c44e:	4619      	mov	r1, r3
 800c450:	68f8      	ldr	r0, [r7, #12]
 800c452:	f7fe fbec 	bl	800ac2e <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800c456:	687b      	ldr	r3, [r7, #4]
 800c458:	2b00      	cmp	r3, #0
 800c45a:	d002      	beq.n	800c462 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 800c45c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800c460:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800c462:	6879      	ldr	r1, [r7, #4]
 800c464:	68b8      	ldr	r0, [r7, #8]
 800c466:	f000 fb7f 	bl	800cb68 <prvAddCurrentTaskToDelayedList>
	}
 800c46a:	bf00      	nop
 800c46c:	3718      	adds	r7, #24
 800c46e:	46bd      	mov	sp, r7
 800c470:	bd80      	pop	{r7, pc}
 800c472:	bf00      	nop
 800c474:	20000750 	.word	0x20000750

0800c478 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800c478:	b580      	push	{r7, lr}
 800c47a:	b086      	sub	sp, #24
 800c47c:	af00      	add	r7, sp, #0
 800c47e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c480:	687b      	ldr	r3, [r7, #4]
 800c482:	68db      	ldr	r3, [r3, #12]
 800c484:	68db      	ldr	r3, [r3, #12]
 800c486:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800c488:	693b      	ldr	r3, [r7, #16]
 800c48a:	2b00      	cmp	r3, #0
 800c48c:	d10a      	bne.n	800c4a4 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800c48e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c492:	f383 8811 	msr	BASEPRI, r3
 800c496:	f3bf 8f6f 	isb	sy
 800c49a:	f3bf 8f4f 	dsb	sy
 800c49e:	60fb      	str	r3, [r7, #12]
}
 800c4a0:	bf00      	nop
 800c4a2:	e7fe      	b.n	800c4a2 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800c4a4:	693b      	ldr	r3, [r7, #16]
 800c4a6:	3318      	adds	r3, #24
 800c4a8:	4618      	mov	r0, r3
 800c4aa:	f7fe fc1d 	bl	800ace8 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c4ae:	4b1d      	ldr	r3, [pc, #116]	; (800c524 <xTaskRemoveFromEventList+0xac>)
 800c4b0:	681b      	ldr	r3, [r3, #0]
 800c4b2:	2b00      	cmp	r3, #0
 800c4b4:	d11c      	bne.n	800c4f0 <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800c4b6:	693b      	ldr	r3, [r7, #16]
 800c4b8:	3304      	adds	r3, #4
 800c4ba:	4618      	mov	r0, r3
 800c4bc:	f7fe fc14 	bl	800ace8 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800c4c0:	693b      	ldr	r3, [r7, #16]
 800c4c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c4c4:	2201      	movs	r2, #1
 800c4c6:	409a      	lsls	r2, r3
 800c4c8:	4b17      	ldr	r3, [pc, #92]	; (800c528 <xTaskRemoveFromEventList+0xb0>)
 800c4ca:	681b      	ldr	r3, [r3, #0]
 800c4cc:	4313      	orrs	r3, r2
 800c4ce:	4a16      	ldr	r2, [pc, #88]	; (800c528 <xTaskRemoveFromEventList+0xb0>)
 800c4d0:	6013      	str	r3, [r2, #0]
 800c4d2:	693b      	ldr	r3, [r7, #16]
 800c4d4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c4d6:	4613      	mov	r3, r2
 800c4d8:	009b      	lsls	r3, r3, #2
 800c4da:	4413      	add	r3, r2
 800c4dc:	009b      	lsls	r3, r3, #2
 800c4de:	4a13      	ldr	r2, [pc, #76]	; (800c52c <xTaskRemoveFromEventList+0xb4>)
 800c4e0:	441a      	add	r2, r3
 800c4e2:	693b      	ldr	r3, [r7, #16]
 800c4e4:	3304      	adds	r3, #4
 800c4e6:	4619      	mov	r1, r3
 800c4e8:	4610      	mov	r0, r2
 800c4ea:	f7fe fba0 	bl	800ac2e <vListInsertEnd>
 800c4ee:	e005      	b.n	800c4fc <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800c4f0:	693b      	ldr	r3, [r7, #16]
 800c4f2:	3318      	adds	r3, #24
 800c4f4:	4619      	mov	r1, r3
 800c4f6:	480e      	ldr	r0, [pc, #56]	; (800c530 <xTaskRemoveFromEventList+0xb8>)
 800c4f8:	f7fe fb99 	bl	800ac2e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800c4fc:	693b      	ldr	r3, [r7, #16]
 800c4fe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c500:	4b0c      	ldr	r3, [pc, #48]	; (800c534 <xTaskRemoveFromEventList+0xbc>)
 800c502:	681b      	ldr	r3, [r3, #0]
 800c504:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c506:	429a      	cmp	r2, r3
 800c508:	d905      	bls.n	800c516 <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800c50a:	2301      	movs	r3, #1
 800c50c:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800c50e:	4b0a      	ldr	r3, [pc, #40]	; (800c538 <xTaskRemoveFromEventList+0xc0>)
 800c510:	2201      	movs	r2, #1
 800c512:	601a      	str	r2, [r3, #0]
 800c514:	e001      	b.n	800c51a <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 800c516:	2300      	movs	r3, #0
 800c518:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800c51a:	697b      	ldr	r3, [r7, #20]
}
 800c51c:	4618      	mov	r0, r3
 800c51e:	3718      	adds	r7, #24
 800c520:	46bd      	mov	sp, r7
 800c522:	bd80      	pop	{r7, pc}
 800c524:	20000878 	.word	0x20000878
 800c528:	20000858 	.word	0x20000858
 800c52c:	20000754 	.word	0x20000754
 800c530:	20000810 	.word	0x20000810
 800c534:	20000750 	.word	0x20000750
 800c538:	20000864 	.word	0x20000864

0800c53c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800c53c:	b480      	push	{r7}
 800c53e:	b083      	sub	sp, #12
 800c540:	af00      	add	r7, sp, #0
 800c542:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800c544:	4b06      	ldr	r3, [pc, #24]	; (800c560 <vTaskInternalSetTimeOutState+0x24>)
 800c546:	681a      	ldr	r2, [r3, #0]
 800c548:	687b      	ldr	r3, [r7, #4]
 800c54a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800c54c:	4b05      	ldr	r3, [pc, #20]	; (800c564 <vTaskInternalSetTimeOutState+0x28>)
 800c54e:	681a      	ldr	r2, [r3, #0]
 800c550:	687b      	ldr	r3, [r7, #4]
 800c552:	605a      	str	r2, [r3, #4]
}
 800c554:	bf00      	nop
 800c556:	370c      	adds	r7, #12
 800c558:	46bd      	mov	sp, r7
 800c55a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c55e:	4770      	bx	lr
 800c560:	20000868 	.word	0x20000868
 800c564:	20000854 	.word	0x20000854

0800c568 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800c568:	b580      	push	{r7, lr}
 800c56a:	b088      	sub	sp, #32
 800c56c:	af00      	add	r7, sp, #0
 800c56e:	6078      	str	r0, [r7, #4]
 800c570:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800c572:	687b      	ldr	r3, [r7, #4]
 800c574:	2b00      	cmp	r3, #0
 800c576:	d10a      	bne.n	800c58e <xTaskCheckForTimeOut+0x26>
	__asm volatile
 800c578:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c57c:	f383 8811 	msr	BASEPRI, r3
 800c580:	f3bf 8f6f 	isb	sy
 800c584:	f3bf 8f4f 	dsb	sy
 800c588:	613b      	str	r3, [r7, #16]
}
 800c58a:	bf00      	nop
 800c58c:	e7fe      	b.n	800c58c <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800c58e:	683b      	ldr	r3, [r7, #0]
 800c590:	2b00      	cmp	r3, #0
 800c592:	d10a      	bne.n	800c5aa <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800c594:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c598:	f383 8811 	msr	BASEPRI, r3
 800c59c:	f3bf 8f6f 	isb	sy
 800c5a0:	f3bf 8f4f 	dsb	sy
 800c5a4:	60fb      	str	r3, [r7, #12]
}
 800c5a6:	bf00      	nop
 800c5a8:	e7fe      	b.n	800c5a8 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800c5aa:	f000 ffa3 	bl	800d4f4 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800c5ae:	4b1d      	ldr	r3, [pc, #116]	; (800c624 <xTaskCheckForTimeOut+0xbc>)
 800c5b0:	681b      	ldr	r3, [r3, #0]
 800c5b2:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800c5b4:	687b      	ldr	r3, [r7, #4]
 800c5b6:	685b      	ldr	r3, [r3, #4]
 800c5b8:	69ba      	ldr	r2, [r7, #24]
 800c5ba:	1ad3      	subs	r3, r2, r3
 800c5bc:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800c5be:	683b      	ldr	r3, [r7, #0]
 800c5c0:	681b      	ldr	r3, [r3, #0]
 800c5c2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800c5c6:	d102      	bne.n	800c5ce <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800c5c8:	2300      	movs	r3, #0
 800c5ca:	61fb      	str	r3, [r7, #28]
 800c5cc:	e023      	b.n	800c616 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800c5ce:	687b      	ldr	r3, [r7, #4]
 800c5d0:	681a      	ldr	r2, [r3, #0]
 800c5d2:	4b15      	ldr	r3, [pc, #84]	; (800c628 <xTaskCheckForTimeOut+0xc0>)
 800c5d4:	681b      	ldr	r3, [r3, #0]
 800c5d6:	429a      	cmp	r2, r3
 800c5d8:	d007      	beq.n	800c5ea <xTaskCheckForTimeOut+0x82>
 800c5da:	687b      	ldr	r3, [r7, #4]
 800c5dc:	685b      	ldr	r3, [r3, #4]
 800c5de:	69ba      	ldr	r2, [r7, #24]
 800c5e0:	429a      	cmp	r2, r3
 800c5e2:	d302      	bcc.n	800c5ea <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800c5e4:	2301      	movs	r3, #1
 800c5e6:	61fb      	str	r3, [r7, #28]
 800c5e8:	e015      	b.n	800c616 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800c5ea:	683b      	ldr	r3, [r7, #0]
 800c5ec:	681b      	ldr	r3, [r3, #0]
 800c5ee:	697a      	ldr	r2, [r7, #20]
 800c5f0:	429a      	cmp	r2, r3
 800c5f2:	d20b      	bcs.n	800c60c <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800c5f4:	683b      	ldr	r3, [r7, #0]
 800c5f6:	681a      	ldr	r2, [r3, #0]
 800c5f8:	697b      	ldr	r3, [r7, #20]
 800c5fa:	1ad2      	subs	r2, r2, r3
 800c5fc:	683b      	ldr	r3, [r7, #0]
 800c5fe:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800c600:	6878      	ldr	r0, [r7, #4]
 800c602:	f7ff ff9b 	bl	800c53c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800c606:	2300      	movs	r3, #0
 800c608:	61fb      	str	r3, [r7, #28]
 800c60a:	e004      	b.n	800c616 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800c60c:	683b      	ldr	r3, [r7, #0]
 800c60e:	2200      	movs	r2, #0
 800c610:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800c612:	2301      	movs	r3, #1
 800c614:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800c616:	f000 ff9d 	bl	800d554 <vPortExitCritical>

	return xReturn;
 800c61a:	69fb      	ldr	r3, [r7, #28]
}
 800c61c:	4618      	mov	r0, r3
 800c61e:	3720      	adds	r7, #32
 800c620:	46bd      	mov	sp, r7
 800c622:	bd80      	pop	{r7, pc}
 800c624:	20000854 	.word	0x20000854
 800c628:	20000868 	.word	0x20000868

0800c62c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800c62c:	b480      	push	{r7}
 800c62e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800c630:	4b03      	ldr	r3, [pc, #12]	; (800c640 <vTaskMissedYield+0x14>)
 800c632:	2201      	movs	r2, #1
 800c634:	601a      	str	r2, [r3, #0]
}
 800c636:	bf00      	nop
 800c638:	46bd      	mov	sp, r7
 800c63a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c63e:	4770      	bx	lr
 800c640:	20000864 	.word	0x20000864

0800c644 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800c644:	b580      	push	{r7, lr}
 800c646:	b082      	sub	sp, #8
 800c648:	af00      	add	r7, sp, #0
 800c64a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800c64c:	f000 f852 	bl	800c6f4 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800c650:	4b06      	ldr	r3, [pc, #24]	; (800c66c <prvIdleTask+0x28>)
 800c652:	681b      	ldr	r3, [r3, #0]
 800c654:	2b01      	cmp	r3, #1
 800c656:	d9f9      	bls.n	800c64c <prvIdleTask+0x8>
			{
				taskYIELD();
 800c658:	4b05      	ldr	r3, [pc, #20]	; (800c670 <prvIdleTask+0x2c>)
 800c65a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c65e:	601a      	str	r2, [r3, #0]
 800c660:	f3bf 8f4f 	dsb	sy
 800c664:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800c668:	e7f0      	b.n	800c64c <prvIdleTask+0x8>
 800c66a:	bf00      	nop
 800c66c:	20000754 	.word	0x20000754
 800c670:	e000ed04 	.word	0xe000ed04

0800c674 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800c674:	b580      	push	{r7, lr}
 800c676:	b082      	sub	sp, #8
 800c678:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800c67a:	2300      	movs	r3, #0
 800c67c:	607b      	str	r3, [r7, #4]
 800c67e:	e00c      	b.n	800c69a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800c680:	687a      	ldr	r2, [r7, #4]
 800c682:	4613      	mov	r3, r2
 800c684:	009b      	lsls	r3, r3, #2
 800c686:	4413      	add	r3, r2
 800c688:	009b      	lsls	r3, r3, #2
 800c68a:	4a12      	ldr	r2, [pc, #72]	; (800c6d4 <prvInitialiseTaskLists+0x60>)
 800c68c:	4413      	add	r3, r2
 800c68e:	4618      	mov	r0, r3
 800c690:	f7fe faa0 	bl	800abd4 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800c694:	687b      	ldr	r3, [r7, #4]
 800c696:	3301      	adds	r3, #1
 800c698:	607b      	str	r3, [r7, #4]
 800c69a:	687b      	ldr	r3, [r7, #4]
 800c69c:	2b06      	cmp	r3, #6
 800c69e:	d9ef      	bls.n	800c680 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800c6a0:	480d      	ldr	r0, [pc, #52]	; (800c6d8 <prvInitialiseTaskLists+0x64>)
 800c6a2:	f7fe fa97 	bl	800abd4 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800c6a6:	480d      	ldr	r0, [pc, #52]	; (800c6dc <prvInitialiseTaskLists+0x68>)
 800c6a8:	f7fe fa94 	bl	800abd4 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800c6ac:	480c      	ldr	r0, [pc, #48]	; (800c6e0 <prvInitialiseTaskLists+0x6c>)
 800c6ae:	f7fe fa91 	bl	800abd4 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800c6b2:	480c      	ldr	r0, [pc, #48]	; (800c6e4 <prvInitialiseTaskLists+0x70>)
 800c6b4:	f7fe fa8e 	bl	800abd4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800c6b8:	480b      	ldr	r0, [pc, #44]	; (800c6e8 <prvInitialiseTaskLists+0x74>)
 800c6ba:	f7fe fa8b 	bl	800abd4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800c6be:	4b0b      	ldr	r3, [pc, #44]	; (800c6ec <prvInitialiseTaskLists+0x78>)
 800c6c0:	4a05      	ldr	r2, [pc, #20]	; (800c6d8 <prvInitialiseTaskLists+0x64>)
 800c6c2:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800c6c4:	4b0a      	ldr	r3, [pc, #40]	; (800c6f0 <prvInitialiseTaskLists+0x7c>)
 800c6c6:	4a05      	ldr	r2, [pc, #20]	; (800c6dc <prvInitialiseTaskLists+0x68>)
 800c6c8:	601a      	str	r2, [r3, #0]
}
 800c6ca:	bf00      	nop
 800c6cc:	3708      	adds	r7, #8
 800c6ce:	46bd      	mov	sp, r7
 800c6d0:	bd80      	pop	{r7, pc}
 800c6d2:	bf00      	nop
 800c6d4:	20000754 	.word	0x20000754
 800c6d8:	200007e0 	.word	0x200007e0
 800c6dc:	200007f4 	.word	0x200007f4
 800c6e0:	20000810 	.word	0x20000810
 800c6e4:	20000824 	.word	0x20000824
 800c6e8:	2000083c 	.word	0x2000083c
 800c6ec:	20000808 	.word	0x20000808
 800c6f0:	2000080c 	.word	0x2000080c

0800c6f4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800c6f4:	b580      	push	{r7, lr}
 800c6f6:	b082      	sub	sp, #8
 800c6f8:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800c6fa:	e019      	b.n	800c730 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800c6fc:	f000 fefa 	bl	800d4f4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c700:	4b10      	ldr	r3, [pc, #64]	; (800c744 <prvCheckTasksWaitingTermination+0x50>)
 800c702:	68db      	ldr	r3, [r3, #12]
 800c704:	68db      	ldr	r3, [r3, #12]
 800c706:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800c708:	687b      	ldr	r3, [r7, #4]
 800c70a:	3304      	adds	r3, #4
 800c70c:	4618      	mov	r0, r3
 800c70e:	f7fe faeb 	bl	800ace8 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800c712:	4b0d      	ldr	r3, [pc, #52]	; (800c748 <prvCheckTasksWaitingTermination+0x54>)
 800c714:	681b      	ldr	r3, [r3, #0]
 800c716:	3b01      	subs	r3, #1
 800c718:	4a0b      	ldr	r2, [pc, #44]	; (800c748 <prvCheckTasksWaitingTermination+0x54>)
 800c71a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800c71c:	4b0b      	ldr	r3, [pc, #44]	; (800c74c <prvCheckTasksWaitingTermination+0x58>)
 800c71e:	681b      	ldr	r3, [r3, #0]
 800c720:	3b01      	subs	r3, #1
 800c722:	4a0a      	ldr	r2, [pc, #40]	; (800c74c <prvCheckTasksWaitingTermination+0x58>)
 800c724:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800c726:	f000 ff15 	bl	800d554 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800c72a:	6878      	ldr	r0, [r7, #4]
 800c72c:	f000 f810 	bl	800c750 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800c730:	4b06      	ldr	r3, [pc, #24]	; (800c74c <prvCheckTasksWaitingTermination+0x58>)
 800c732:	681b      	ldr	r3, [r3, #0]
 800c734:	2b00      	cmp	r3, #0
 800c736:	d1e1      	bne.n	800c6fc <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800c738:	bf00      	nop
 800c73a:	bf00      	nop
 800c73c:	3708      	adds	r7, #8
 800c73e:	46bd      	mov	sp, r7
 800c740:	bd80      	pop	{r7, pc}
 800c742:	bf00      	nop
 800c744:	20000824 	.word	0x20000824
 800c748:	20000850 	.word	0x20000850
 800c74c:	20000838 	.word	0x20000838

0800c750 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800c750:	b580      	push	{r7, lr}
 800c752:	b084      	sub	sp, #16
 800c754:	af00      	add	r7, sp, #0
 800c756:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800c758:	687b      	ldr	r3, [r7, #4]
 800c75a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800c75e:	2b00      	cmp	r3, #0
 800c760:	d108      	bne.n	800c774 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800c762:	687b      	ldr	r3, [r7, #4]
 800c764:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c766:	4618      	mov	r0, r3
 800c768:	f001 f8b2 	bl	800d8d0 <vPortFree>
				vPortFree( pxTCB );
 800c76c:	6878      	ldr	r0, [r7, #4]
 800c76e:	f001 f8af 	bl	800d8d0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800c772:	e018      	b.n	800c7a6 <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800c774:	687b      	ldr	r3, [r7, #4]
 800c776:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800c77a:	2b01      	cmp	r3, #1
 800c77c:	d103      	bne.n	800c786 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800c77e:	6878      	ldr	r0, [r7, #4]
 800c780:	f001 f8a6 	bl	800d8d0 <vPortFree>
	}
 800c784:	e00f      	b.n	800c7a6 <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800c786:	687b      	ldr	r3, [r7, #4]
 800c788:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800c78c:	2b02      	cmp	r3, #2
 800c78e:	d00a      	beq.n	800c7a6 <prvDeleteTCB+0x56>
	__asm volatile
 800c790:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c794:	f383 8811 	msr	BASEPRI, r3
 800c798:	f3bf 8f6f 	isb	sy
 800c79c:	f3bf 8f4f 	dsb	sy
 800c7a0:	60fb      	str	r3, [r7, #12]
}
 800c7a2:	bf00      	nop
 800c7a4:	e7fe      	b.n	800c7a4 <prvDeleteTCB+0x54>
	}
 800c7a6:	bf00      	nop
 800c7a8:	3710      	adds	r7, #16
 800c7aa:	46bd      	mov	sp, r7
 800c7ac:	bd80      	pop	{r7, pc}
	...

0800c7b0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800c7b0:	b480      	push	{r7}
 800c7b2:	b083      	sub	sp, #12
 800c7b4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800c7b6:	4b0c      	ldr	r3, [pc, #48]	; (800c7e8 <prvResetNextTaskUnblockTime+0x38>)
 800c7b8:	681b      	ldr	r3, [r3, #0]
 800c7ba:	681b      	ldr	r3, [r3, #0]
 800c7bc:	2b00      	cmp	r3, #0
 800c7be:	d104      	bne.n	800c7ca <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800c7c0:	4b0a      	ldr	r3, [pc, #40]	; (800c7ec <prvResetNextTaskUnblockTime+0x3c>)
 800c7c2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800c7c6:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800c7c8:	e008      	b.n	800c7dc <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c7ca:	4b07      	ldr	r3, [pc, #28]	; (800c7e8 <prvResetNextTaskUnblockTime+0x38>)
 800c7cc:	681b      	ldr	r3, [r3, #0]
 800c7ce:	68db      	ldr	r3, [r3, #12]
 800c7d0:	68db      	ldr	r3, [r3, #12]
 800c7d2:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800c7d4:	687b      	ldr	r3, [r7, #4]
 800c7d6:	685b      	ldr	r3, [r3, #4]
 800c7d8:	4a04      	ldr	r2, [pc, #16]	; (800c7ec <prvResetNextTaskUnblockTime+0x3c>)
 800c7da:	6013      	str	r3, [r2, #0]
}
 800c7dc:	bf00      	nop
 800c7de:	370c      	adds	r7, #12
 800c7e0:	46bd      	mov	sp, r7
 800c7e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7e6:	4770      	bx	lr
 800c7e8:	20000808 	.word	0x20000808
 800c7ec:	20000870 	.word	0x20000870

0800c7f0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800c7f0:	b480      	push	{r7}
 800c7f2:	b083      	sub	sp, #12
 800c7f4:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800c7f6:	4b0b      	ldr	r3, [pc, #44]	; (800c824 <xTaskGetSchedulerState+0x34>)
 800c7f8:	681b      	ldr	r3, [r3, #0]
 800c7fa:	2b00      	cmp	r3, #0
 800c7fc:	d102      	bne.n	800c804 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800c7fe:	2301      	movs	r3, #1
 800c800:	607b      	str	r3, [r7, #4]
 800c802:	e008      	b.n	800c816 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c804:	4b08      	ldr	r3, [pc, #32]	; (800c828 <xTaskGetSchedulerState+0x38>)
 800c806:	681b      	ldr	r3, [r3, #0]
 800c808:	2b00      	cmp	r3, #0
 800c80a:	d102      	bne.n	800c812 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800c80c:	2302      	movs	r3, #2
 800c80e:	607b      	str	r3, [r7, #4]
 800c810:	e001      	b.n	800c816 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800c812:	2300      	movs	r3, #0
 800c814:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800c816:	687b      	ldr	r3, [r7, #4]
	}
 800c818:	4618      	mov	r0, r3
 800c81a:	370c      	adds	r7, #12
 800c81c:	46bd      	mov	sp, r7
 800c81e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c822:	4770      	bx	lr
 800c824:	2000085c 	.word	0x2000085c
 800c828:	20000878 	.word	0x20000878

0800c82c <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800c82c:	b580      	push	{r7, lr}
 800c82e:	b084      	sub	sp, #16
 800c830:	af00      	add	r7, sp, #0
 800c832:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800c834:	687b      	ldr	r3, [r7, #4]
 800c836:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800c838:	2300      	movs	r3, #0
 800c83a:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800c83c:	687b      	ldr	r3, [r7, #4]
 800c83e:	2b00      	cmp	r3, #0
 800c840:	d05e      	beq.n	800c900 <xTaskPriorityInherit+0xd4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800c842:	68bb      	ldr	r3, [r7, #8]
 800c844:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c846:	4b31      	ldr	r3, [pc, #196]	; (800c90c <xTaskPriorityInherit+0xe0>)
 800c848:	681b      	ldr	r3, [r3, #0]
 800c84a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c84c:	429a      	cmp	r2, r3
 800c84e:	d24e      	bcs.n	800c8ee <xTaskPriorityInherit+0xc2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800c850:	68bb      	ldr	r3, [r7, #8]
 800c852:	699b      	ldr	r3, [r3, #24]
 800c854:	2b00      	cmp	r3, #0
 800c856:	db06      	blt.n	800c866 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c858:	4b2c      	ldr	r3, [pc, #176]	; (800c90c <xTaskPriorityInherit+0xe0>)
 800c85a:	681b      	ldr	r3, [r3, #0]
 800c85c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c85e:	f1c3 0207 	rsb	r2, r3, #7
 800c862:	68bb      	ldr	r3, [r7, #8]
 800c864:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800c866:	68bb      	ldr	r3, [r7, #8]
 800c868:	6959      	ldr	r1, [r3, #20]
 800c86a:	68bb      	ldr	r3, [r7, #8]
 800c86c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c86e:	4613      	mov	r3, r2
 800c870:	009b      	lsls	r3, r3, #2
 800c872:	4413      	add	r3, r2
 800c874:	009b      	lsls	r3, r3, #2
 800c876:	4a26      	ldr	r2, [pc, #152]	; (800c910 <xTaskPriorityInherit+0xe4>)
 800c878:	4413      	add	r3, r2
 800c87a:	4299      	cmp	r1, r3
 800c87c:	d12f      	bne.n	800c8de <xTaskPriorityInherit+0xb2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800c87e:	68bb      	ldr	r3, [r7, #8]
 800c880:	3304      	adds	r3, #4
 800c882:	4618      	mov	r0, r3
 800c884:	f7fe fa30 	bl	800ace8 <uxListRemove>
 800c888:	4603      	mov	r3, r0
 800c88a:	2b00      	cmp	r3, #0
 800c88c:	d10a      	bne.n	800c8a4 <xTaskPriorityInherit+0x78>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 800c88e:	68bb      	ldr	r3, [r7, #8]
 800c890:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c892:	2201      	movs	r2, #1
 800c894:	fa02 f303 	lsl.w	r3, r2, r3
 800c898:	43da      	mvns	r2, r3
 800c89a:	4b1e      	ldr	r3, [pc, #120]	; (800c914 <xTaskPriorityInherit+0xe8>)
 800c89c:	681b      	ldr	r3, [r3, #0]
 800c89e:	4013      	ands	r3, r2
 800c8a0:	4a1c      	ldr	r2, [pc, #112]	; (800c914 <xTaskPriorityInherit+0xe8>)
 800c8a2:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800c8a4:	4b19      	ldr	r3, [pc, #100]	; (800c90c <xTaskPriorityInherit+0xe0>)
 800c8a6:	681b      	ldr	r3, [r3, #0]
 800c8a8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c8aa:	68bb      	ldr	r3, [r7, #8]
 800c8ac:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800c8ae:	68bb      	ldr	r3, [r7, #8]
 800c8b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c8b2:	2201      	movs	r2, #1
 800c8b4:	409a      	lsls	r2, r3
 800c8b6:	4b17      	ldr	r3, [pc, #92]	; (800c914 <xTaskPriorityInherit+0xe8>)
 800c8b8:	681b      	ldr	r3, [r3, #0]
 800c8ba:	4313      	orrs	r3, r2
 800c8bc:	4a15      	ldr	r2, [pc, #84]	; (800c914 <xTaskPriorityInherit+0xe8>)
 800c8be:	6013      	str	r3, [r2, #0]
 800c8c0:	68bb      	ldr	r3, [r7, #8]
 800c8c2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c8c4:	4613      	mov	r3, r2
 800c8c6:	009b      	lsls	r3, r3, #2
 800c8c8:	4413      	add	r3, r2
 800c8ca:	009b      	lsls	r3, r3, #2
 800c8cc:	4a10      	ldr	r2, [pc, #64]	; (800c910 <xTaskPriorityInherit+0xe4>)
 800c8ce:	441a      	add	r2, r3
 800c8d0:	68bb      	ldr	r3, [r7, #8]
 800c8d2:	3304      	adds	r3, #4
 800c8d4:	4619      	mov	r1, r3
 800c8d6:	4610      	mov	r0, r2
 800c8d8:	f7fe f9a9 	bl	800ac2e <vListInsertEnd>
 800c8dc:	e004      	b.n	800c8e8 <xTaskPriorityInherit+0xbc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800c8de:	4b0b      	ldr	r3, [pc, #44]	; (800c90c <xTaskPriorityInherit+0xe0>)
 800c8e0:	681b      	ldr	r3, [r3, #0]
 800c8e2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c8e4:	68bb      	ldr	r3, [r7, #8]
 800c8e6:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800c8e8:	2301      	movs	r3, #1
 800c8ea:	60fb      	str	r3, [r7, #12]
 800c8ec:	e008      	b.n	800c900 <xTaskPriorityInherit+0xd4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800c8ee:	68bb      	ldr	r3, [r7, #8]
 800c8f0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800c8f2:	4b06      	ldr	r3, [pc, #24]	; (800c90c <xTaskPriorityInherit+0xe0>)
 800c8f4:	681b      	ldr	r3, [r3, #0]
 800c8f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c8f8:	429a      	cmp	r2, r3
 800c8fa:	d201      	bcs.n	800c900 <xTaskPriorityInherit+0xd4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800c8fc:	2301      	movs	r3, #1
 800c8fe:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800c900:	68fb      	ldr	r3, [r7, #12]
	}
 800c902:	4618      	mov	r0, r3
 800c904:	3710      	adds	r7, #16
 800c906:	46bd      	mov	sp, r7
 800c908:	bd80      	pop	{r7, pc}
 800c90a:	bf00      	nop
 800c90c:	20000750 	.word	0x20000750
 800c910:	20000754 	.word	0x20000754
 800c914:	20000858 	.word	0x20000858

0800c918 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800c918:	b580      	push	{r7, lr}
 800c91a:	b086      	sub	sp, #24
 800c91c:	af00      	add	r7, sp, #0
 800c91e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800c920:	687b      	ldr	r3, [r7, #4]
 800c922:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800c924:	2300      	movs	r3, #0
 800c926:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800c928:	687b      	ldr	r3, [r7, #4]
 800c92a:	2b00      	cmp	r3, #0
 800c92c:	d06e      	beq.n	800ca0c <xTaskPriorityDisinherit+0xf4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800c92e:	4b3a      	ldr	r3, [pc, #232]	; (800ca18 <xTaskPriorityDisinherit+0x100>)
 800c930:	681b      	ldr	r3, [r3, #0]
 800c932:	693a      	ldr	r2, [r7, #16]
 800c934:	429a      	cmp	r2, r3
 800c936:	d00a      	beq.n	800c94e <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800c938:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c93c:	f383 8811 	msr	BASEPRI, r3
 800c940:	f3bf 8f6f 	isb	sy
 800c944:	f3bf 8f4f 	dsb	sy
 800c948:	60fb      	str	r3, [r7, #12]
}
 800c94a:	bf00      	nop
 800c94c:	e7fe      	b.n	800c94c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800c94e:	693b      	ldr	r3, [r7, #16]
 800c950:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800c952:	2b00      	cmp	r3, #0
 800c954:	d10a      	bne.n	800c96c <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800c956:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c95a:	f383 8811 	msr	BASEPRI, r3
 800c95e:	f3bf 8f6f 	isb	sy
 800c962:	f3bf 8f4f 	dsb	sy
 800c966:	60bb      	str	r3, [r7, #8]
}
 800c968:	bf00      	nop
 800c96a:	e7fe      	b.n	800c96a <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800c96c:	693b      	ldr	r3, [r7, #16]
 800c96e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800c970:	1e5a      	subs	r2, r3, #1
 800c972:	693b      	ldr	r3, [r7, #16]
 800c974:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800c976:	693b      	ldr	r3, [r7, #16]
 800c978:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c97a:	693b      	ldr	r3, [r7, #16]
 800c97c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c97e:	429a      	cmp	r2, r3
 800c980:	d044      	beq.n	800ca0c <xTaskPriorityDisinherit+0xf4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800c982:	693b      	ldr	r3, [r7, #16]
 800c984:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800c986:	2b00      	cmp	r3, #0
 800c988:	d140      	bne.n	800ca0c <xTaskPriorityDisinherit+0xf4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800c98a:	693b      	ldr	r3, [r7, #16]
 800c98c:	3304      	adds	r3, #4
 800c98e:	4618      	mov	r0, r3
 800c990:	f7fe f9aa 	bl	800ace8 <uxListRemove>
 800c994:	4603      	mov	r3, r0
 800c996:	2b00      	cmp	r3, #0
 800c998:	d115      	bne.n	800c9c6 <xTaskPriorityDisinherit+0xae>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800c99a:	693b      	ldr	r3, [r7, #16]
 800c99c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c99e:	491f      	ldr	r1, [pc, #124]	; (800ca1c <xTaskPriorityDisinherit+0x104>)
 800c9a0:	4613      	mov	r3, r2
 800c9a2:	009b      	lsls	r3, r3, #2
 800c9a4:	4413      	add	r3, r2
 800c9a6:	009b      	lsls	r3, r3, #2
 800c9a8:	440b      	add	r3, r1
 800c9aa:	681b      	ldr	r3, [r3, #0]
 800c9ac:	2b00      	cmp	r3, #0
 800c9ae:	d10a      	bne.n	800c9c6 <xTaskPriorityDisinherit+0xae>
 800c9b0:	693b      	ldr	r3, [r7, #16]
 800c9b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c9b4:	2201      	movs	r2, #1
 800c9b6:	fa02 f303 	lsl.w	r3, r2, r3
 800c9ba:	43da      	mvns	r2, r3
 800c9bc:	4b18      	ldr	r3, [pc, #96]	; (800ca20 <xTaskPriorityDisinherit+0x108>)
 800c9be:	681b      	ldr	r3, [r3, #0]
 800c9c0:	4013      	ands	r3, r2
 800c9c2:	4a17      	ldr	r2, [pc, #92]	; (800ca20 <xTaskPriorityDisinherit+0x108>)
 800c9c4:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800c9c6:	693b      	ldr	r3, [r7, #16]
 800c9c8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800c9ca:	693b      	ldr	r3, [r7, #16]
 800c9cc:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c9ce:	693b      	ldr	r3, [r7, #16]
 800c9d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c9d2:	f1c3 0207 	rsb	r2, r3, #7
 800c9d6:	693b      	ldr	r3, [r7, #16]
 800c9d8:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800c9da:	693b      	ldr	r3, [r7, #16]
 800c9dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c9de:	2201      	movs	r2, #1
 800c9e0:	409a      	lsls	r2, r3
 800c9e2:	4b0f      	ldr	r3, [pc, #60]	; (800ca20 <xTaskPriorityDisinherit+0x108>)
 800c9e4:	681b      	ldr	r3, [r3, #0]
 800c9e6:	4313      	orrs	r3, r2
 800c9e8:	4a0d      	ldr	r2, [pc, #52]	; (800ca20 <xTaskPriorityDisinherit+0x108>)
 800c9ea:	6013      	str	r3, [r2, #0]
 800c9ec:	693b      	ldr	r3, [r7, #16]
 800c9ee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c9f0:	4613      	mov	r3, r2
 800c9f2:	009b      	lsls	r3, r3, #2
 800c9f4:	4413      	add	r3, r2
 800c9f6:	009b      	lsls	r3, r3, #2
 800c9f8:	4a08      	ldr	r2, [pc, #32]	; (800ca1c <xTaskPriorityDisinherit+0x104>)
 800c9fa:	441a      	add	r2, r3
 800c9fc:	693b      	ldr	r3, [r7, #16]
 800c9fe:	3304      	adds	r3, #4
 800ca00:	4619      	mov	r1, r3
 800ca02:	4610      	mov	r0, r2
 800ca04:	f7fe f913 	bl	800ac2e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800ca08:	2301      	movs	r3, #1
 800ca0a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800ca0c:	697b      	ldr	r3, [r7, #20]
	}
 800ca0e:	4618      	mov	r0, r3
 800ca10:	3718      	adds	r7, #24
 800ca12:	46bd      	mov	sp, r7
 800ca14:	bd80      	pop	{r7, pc}
 800ca16:	bf00      	nop
 800ca18:	20000750 	.word	0x20000750
 800ca1c:	20000754 	.word	0x20000754
 800ca20:	20000858 	.word	0x20000858

0800ca24 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800ca24:	b580      	push	{r7, lr}
 800ca26:	b088      	sub	sp, #32
 800ca28:	af00      	add	r7, sp, #0
 800ca2a:	6078      	str	r0, [r7, #4]
 800ca2c:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800ca2e:	687b      	ldr	r3, [r7, #4]
 800ca30:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800ca32:	2301      	movs	r3, #1
 800ca34:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800ca36:	687b      	ldr	r3, [r7, #4]
 800ca38:	2b00      	cmp	r3, #0
 800ca3a:	d077      	beq.n	800cb2c <vTaskPriorityDisinheritAfterTimeout+0x108>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800ca3c:	69bb      	ldr	r3, [r7, #24]
 800ca3e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800ca40:	2b00      	cmp	r3, #0
 800ca42:	d10a      	bne.n	800ca5a <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 800ca44:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ca48:	f383 8811 	msr	BASEPRI, r3
 800ca4c:	f3bf 8f6f 	isb	sy
 800ca50:	f3bf 8f4f 	dsb	sy
 800ca54:	60fb      	str	r3, [r7, #12]
}
 800ca56:	bf00      	nop
 800ca58:	e7fe      	b.n	800ca58 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800ca5a:	69bb      	ldr	r3, [r7, #24]
 800ca5c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ca5e:	683a      	ldr	r2, [r7, #0]
 800ca60:	429a      	cmp	r2, r3
 800ca62:	d902      	bls.n	800ca6a <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800ca64:	683b      	ldr	r3, [r7, #0]
 800ca66:	61fb      	str	r3, [r7, #28]
 800ca68:	e002      	b.n	800ca70 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800ca6a:	69bb      	ldr	r3, [r7, #24]
 800ca6c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ca6e:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800ca70:	69bb      	ldr	r3, [r7, #24]
 800ca72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ca74:	69fa      	ldr	r2, [r7, #28]
 800ca76:	429a      	cmp	r2, r3
 800ca78:	d058      	beq.n	800cb2c <vTaskPriorityDisinheritAfterTimeout+0x108>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800ca7a:	69bb      	ldr	r3, [r7, #24]
 800ca7c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800ca7e:	697a      	ldr	r2, [r7, #20]
 800ca80:	429a      	cmp	r2, r3
 800ca82:	d153      	bne.n	800cb2c <vTaskPriorityDisinheritAfterTimeout+0x108>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800ca84:	4b2b      	ldr	r3, [pc, #172]	; (800cb34 <vTaskPriorityDisinheritAfterTimeout+0x110>)
 800ca86:	681b      	ldr	r3, [r3, #0]
 800ca88:	69ba      	ldr	r2, [r7, #24]
 800ca8a:	429a      	cmp	r2, r3
 800ca8c:	d10a      	bne.n	800caa4 <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 800ca8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ca92:	f383 8811 	msr	BASEPRI, r3
 800ca96:	f3bf 8f6f 	isb	sy
 800ca9a:	f3bf 8f4f 	dsb	sy
 800ca9e:	60bb      	str	r3, [r7, #8]
}
 800caa0:	bf00      	nop
 800caa2:	e7fe      	b.n	800caa2 <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800caa4:	69bb      	ldr	r3, [r7, #24]
 800caa6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800caa8:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800caaa:	69bb      	ldr	r3, [r7, #24]
 800caac:	69fa      	ldr	r2, [r7, #28]
 800caae:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800cab0:	69bb      	ldr	r3, [r7, #24]
 800cab2:	699b      	ldr	r3, [r3, #24]
 800cab4:	2b00      	cmp	r3, #0
 800cab6:	db04      	blt.n	800cac2 <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800cab8:	69fb      	ldr	r3, [r7, #28]
 800caba:	f1c3 0207 	rsb	r2, r3, #7
 800cabe:	69bb      	ldr	r3, [r7, #24]
 800cac0:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800cac2:	69bb      	ldr	r3, [r7, #24]
 800cac4:	6959      	ldr	r1, [r3, #20]
 800cac6:	693a      	ldr	r2, [r7, #16]
 800cac8:	4613      	mov	r3, r2
 800caca:	009b      	lsls	r3, r3, #2
 800cacc:	4413      	add	r3, r2
 800cace:	009b      	lsls	r3, r3, #2
 800cad0:	4a19      	ldr	r2, [pc, #100]	; (800cb38 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 800cad2:	4413      	add	r3, r2
 800cad4:	4299      	cmp	r1, r3
 800cad6:	d129      	bne.n	800cb2c <vTaskPriorityDisinheritAfterTimeout+0x108>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800cad8:	69bb      	ldr	r3, [r7, #24]
 800cada:	3304      	adds	r3, #4
 800cadc:	4618      	mov	r0, r3
 800cade:	f7fe f903 	bl	800ace8 <uxListRemove>
 800cae2:	4603      	mov	r3, r0
 800cae4:	2b00      	cmp	r3, #0
 800cae6:	d10a      	bne.n	800cafe <vTaskPriorityDisinheritAfterTimeout+0xda>
						{
							/* It is known that the task is in its ready list so
							there is no need to check again and the port level
							reset macro can be called directly. */
							portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 800cae8:	69bb      	ldr	r3, [r7, #24]
 800caea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800caec:	2201      	movs	r2, #1
 800caee:	fa02 f303 	lsl.w	r3, r2, r3
 800caf2:	43da      	mvns	r2, r3
 800caf4:	4b11      	ldr	r3, [pc, #68]	; (800cb3c <vTaskPriorityDisinheritAfterTimeout+0x118>)
 800caf6:	681b      	ldr	r3, [r3, #0]
 800caf8:	4013      	ands	r3, r2
 800cafa:	4a10      	ldr	r2, [pc, #64]	; (800cb3c <vTaskPriorityDisinheritAfterTimeout+0x118>)
 800cafc:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800cafe:	69bb      	ldr	r3, [r7, #24]
 800cb00:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cb02:	2201      	movs	r2, #1
 800cb04:	409a      	lsls	r2, r3
 800cb06:	4b0d      	ldr	r3, [pc, #52]	; (800cb3c <vTaskPriorityDisinheritAfterTimeout+0x118>)
 800cb08:	681b      	ldr	r3, [r3, #0]
 800cb0a:	4313      	orrs	r3, r2
 800cb0c:	4a0b      	ldr	r2, [pc, #44]	; (800cb3c <vTaskPriorityDisinheritAfterTimeout+0x118>)
 800cb0e:	6013      	str	r3, [r2, #0]
 800cb10:	69bb      	ldr	r3, [r7, #24]
 800cb12:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cb14:	4613      	mov	r3, r2
 800cb16:	009b      	lsls	r3, r3, #2
 800cb18:	4413      	add	r3, r2
 800cb1a:	009b      	lsls	r3, r3, #2
 800cb1c:	4a06      	ldr	r2, [pc, #24]	; (800cb38 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 800cb1e:	441a      	add	r2, r3
 800cb20:	69bb      	ldr	r3, [r7, #24]
 800cb22:	3304      	adds	r3, #4
 800cb24:	4619      	mov	r1, r3
 800cb26:	4610      	mov	r0, r2
 800cb28:	f7fe f881 	bl	800ac2e <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800cb2c:	bf00      	nop
 800cb2e:	3720      	adds	r7, #32
 800cb30:	46bd      	mov	sp, r7
 800cb32:	bd80      	pop	{r7, pc}
 800cb34:	20000750 	.word	0x20000750
 800cb38:	20000754 	.word	0x20000754
 800cb3c:	20000858 	.word	0x20000858

0800cb40 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800cb40:	b480      	push	{r7}
 800cb42:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800cb44:	4b07      	ldr	r3, [pc, #28]	; (800cb64 <pvTaskIncrementMutexHeldCount+0x24>)
 800cb46:	681b      	ldr	r3, [r3, #0]
 800cb48:	2b00      	cmp	r3, #0
 800cb4a:	d004      	beq.n	800cb56 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800cb4c:	4b05      	ldr	r3, [pc, #20]	; (800cb64 <pvTaskIncrementMutexHeldCount+0x24>)
 800cb4e:	681b      	ldr	r3, [r3, #0]
 800cb50:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800cb52:	3201      	adds	r2, #1
 800cb54:	649a      	str	r2, [r3, #72]	; 0x48
		}

		return pxCurrentTCB;
 800cb56:	4b03      	ldr	r3, [pc, #12]	; (800cb64 <pvTaskIncrementMutexHeldCount+0x24>)
 800cb58:	681b      	ldr	r3, [r3, #0]
	}
 800cb5a:	4618      	mov	r0, r3
 800cb5c:	46bd      	mov	sp, r7
 800cb5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb62:	4770      	bx	lr
 800cb64:	20000750 	.word	0x20000750

0800cb68 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800cb68:	b580      	push	{r7, lr}
 800cb6a:	b084      	sub	sp, #16
 800cb6c:	af00      	add	r7, sp, #0
 800cb6e:	6078      	str	r0, [r7, #4]
 800cb70:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800cb72:	4b29      	ldr	r3, [pc, #164]	; (800cc18 <prvAddCurrentTaskToDelayedList+0xb0>)
 800cb74:	681b      	ldr	r3, [r3, #0]
 800cb76:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800cb78:	4b28      	ldr	r3, [pc, #160]	; (800cc1c <prvAddCurrentTaskToDelayedList+0xb4>)
 800cb7a:	681b      	ldr	r3, [r3, #0]
 800cb7c:	3304      	adds	r3, #4
 800cb7e:	4618      	mov	r0, r3
 800cb80:	f7fe f8b2 	bl	800ace8 <uxListRemove>
 800cb84:	4603      	mov	r3, r0
 800cb86:	2b00      	cmp	r3, #0
 800cb88:	d10b      	bne.n	800cba2 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800cb8a:	4b24      	ldr	r3, [pc, #144]	; (800cc1c <prvAddCurrentTaskToDelayedList+0xb4>)
 800cb8c:	681b      	ldr	r3, [r3, #0]
 800cb8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cb90:	2201      	movs	r2, #1
 800cb92:	fa02 f303 	lsl.w	r3, r2, r3
 800cb96:	43da      	mvns	r2, r3
 800cb98:	4b21      	ldr	r3, [pc, #132]	; (800cc20 <prvAddCurrentTaskToDelayedList+0xb8>)
 800cb9a:	681b      	ldr	r3, [r3, #0]
 800cb9c:	4013      	ands	r3, r2
 800cb9e:	4a20      	ldr	r2, [pc, #128]	; (800cc20 <prvAddCurrentTaskToDelayedList+0xb8>)
 800cba0:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800cba2:	687b      	ldr	r3, [r7, #4]
 800cba4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800cba8:	d10a      	bne.n	800cbc0 <prvAddCurrentTaskToDelayedList+0x58>
 800cbaa:	683b      	ldr	r3, [r7, #0]
 800cbac:	2b00      	cmp	r3, #0
 800cbae:	d007      	beq.n	800cbc0 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800cbb0:	4b1a      	ldr	r3, [pc, #104]	; (800cc1c <prvAddCurrentTaskToDelayedList+0xb4>)
 800cbb2:	681b      	ldr	r3, [r3, #0]
 800cbb4:	3304      	adds	r3, #4
 800cbb6:	4619      	mov	r1, r3
 800cbb8:	481a      	ldr	r0, [pc, #104]	; (800cc24 <prvAddCurrentTaskToDelayedList+0xbc>)
 800cbba:	f7fe f838 	bl	800ac2e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800cbbe:	e026      	b.n	800cc0e <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800cbc0:	68fa      	ldr	r2, [r7, #12]
 800cbc2:	687b      	ldr	r3, [r7, #4]
 800cbc4:	4413      	add	r3, r2
 800cbc6:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800cbc8:	4b14      	ldr	r3, [pc, #80]	; (800cc1c <prvAddCurrentTaskToDelayedList+0xb4>)
 800cbca:	681b      	ldr	r3, [r3, #0]
 800cbcc:	68ba      	ldr	r2, [r7, #8]
 800cbce:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800cbd0:	68ba      	ldr	r2, [r7, #8]
 800cbd2:	68fb      	ldr	r3, [r7, #12]
 800cbd4:	429a      	cmp	r2, r3
 800cbd6:	d209      	bcs.n	800cbec <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800cbd8:	4b13      	ldr	r3, [pc, #76]	; (800cc28 <prvAddCurrentTaskToDelayedList+0xc0>)
 800cbda:	681a      	ldr	r2, [r3, #0]
 800cbdc:	4b0f      	ldr	r3, [pc, #60]	; (800cc1c <prvAddCurrentTaskToDelayedList+0xb4>)
 800cbde:	681b      	ldr	r3, [r3, #0]
 800cbe0:	3304      	adds	r3, #4
 800cbe2:	4619      	mov	r1, r3
 800cbe4:	4610      	mov	r0, r2
 800cbe6:	f7fe f846 	bl	800ac76 <vListInsert>
}
 800cbea:	e010      	b.n	800cc0e <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800cbec:	4b0f      	ldr	r3, [pc, #60]	; (800cc2c <prvAddCurrentTaskToDelayedList+0xc4>)
 800cbee:	681a      	ldr	r2, [r3, #0]
 800cbf0:	4b0a      	ldr	r3, [pc, #40]	; (800cc1c <prvAddCurrentTaskToDelayedList+0xb4>)
 800cbf2:	681b      	ldr	r3, [r3, #0]
 800cbf4:	3304      	adds	r3, #4
 800cbf6:	4619      	mov	r1, r3
 800cbf8:	4610      	mov	r0, r2
 800cbfa:	f7fe f83c 	bl	800ac76 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800cbfe:	4b0c      	ldr	r3, [pc, #48]	; (800cc30 <prvAddCurrentTaskToDelayedList+0xc8>)
 800cc00:	681b      	ldr	r3, [r3, #0]
 800cc02:	68ba      	ldr	r2, [r7, #8]
 800cc04:	429a      	cmp	r2, r3
 800cc06:	d202      	bcs.n	800cc0e <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800cc08:	4a09      	ldr	r2, [pc, #36]	; (800cc30 <prvAddCurrentTaskToDelayedList+0xc8>)
 800cc0a:	68bb      	ldr	r3, [r7, #8]
 800cc0c:	6013      	str	r3, [r2, #0]
}
 800cc0e:	bf00      	nop
 800cc10:	3710      	adds	r7, #16
 800cc12:	46bd      	mov	sp, r7
 800cc14:	bd80      	pop	{r7, pc}
 800cc16:	bf00      	nop
 800cc18:	20000854 	.word	0x20000854
 800cc1c:	20000750 	.word	0x20000750
 800cc20:	20000858 	.word	0x20000858
 800cc24:	2000083c 	.word	0x2000083c
 800cc28:	2000080c 	.word	0x2000080c
 800cc2c:	20000808 	.word	0x20000808
 800cc30:	20000870 	.word	0x20000870

0800cc34 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800cc34:	b580      	push	{r7, lr}
 800cc36:	b08a      	sub	sp, #40	; 0x28
 800cc38:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800cc3a:	2300      	movs	r3, #0
 800cc3c:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800cc3e:	f000 faeb 	bl	800d218 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800cc42:	4b1c      	ldr	r3, [pc, #112]	; (800ccb4 <xTimerCreateTimerTask+0x80>)
 800cc44:	681b      	ldr	r3, [r3, #0]
 800cc46:	2b00      	cmp	r3, #0
 800cc48:	d021      	beq.n	800cc8e <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800cc4a:	2300      	movs	r3, #0
 800cc4c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800cc4e:	2300      	movs	r3, #0
 800cc50:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800cc52:	1d3a      	adds	r2, r7, #4
 800cc54:	f107 0108 	add.w	r1, r7, #8
 800cc58:	f107 030c 	add.w	r3, r7, #12
 800cc5c:	4618      	mov	r0, r3
 800cc5e:	f7f5 f85f 	bl	8001d20 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800cc62:	6879      	ldr	r1, [r7, #4]
 800cc64:	68bb      	ldr	r3, [r7, #8]
 800cc66:	68fa      	ldr	r2, [r7, #12]
 800cc68:	9202      	str	r2, [sp, #8]
 800cc6a:	9301      	str	r3, [sp, #4]
 800cc6c:	2302      	movs	r3, #2
 800cc6e:	9300      	str	r3, [sp, #0]
 800cc70:	2300      	movs	r3, #0
 800cc72:	460a      	mov	r2, r1
 800cc74:	4910      	ldr	r1, [pc, #64]	; (800ccb8 <xTimerCreateTimerTask+0x84>)
 800cc76:	4811      	ldr	r0, [pc, #68]	; (800ccbc <xTimerCreateTimerTask+0x88>)
 800cc78:	f7fe ffb2 	bl	800bbe0 <xTaskCreateStatic>
 800cc7c:	4603      	mov	r3, r0
 800cc7e:	4a10      	ldr	r2, [pc, #64]	; (800ccc0 <xTimerCreateTimerTask+0x8c>)
 800cc80:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800cc82:	4b0f      	ldr	r3, [pc, #60]	; (800ccc0 <xTimerCreateTimerTask+0x8c>)
 800cc84:	681b      	ldr	r3, [r3, #0]
 800cc86:	2b00      	cmp	r3, #0
 800cc88:	d001      	beq.n	800cc8e <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800cc8a:	2301      	movs	r3, #1
 800cc8c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800cc8e:	697b      	ldr	r3, [r7, #20]
 800cc90:	2b00      	cmp	r3, #0
 800cc92:	d10a      	bne.n	800ccaa <xTimerCreateTimerTask+0x76>
	__asm volatile
 800cc94:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cc98:	f383 8811 	msr	BASEPRI, r3
 800cc9c:	f3bf 8f6f 	isb	sy
 800cca0:	f3bf 8f4f 	dsb	sy
 800cca4:	613b      	str	r3, [r7, #16]
}
 800cca6:	bf00      	nop
 800cca8:	e7fe      	b.n	800cca8 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800ccaa:	697b      	ldr	r3, [r7, #20]
}
 800ccac:	4618      	mov	r0, r3
 800ccae:	3718      	adds	r7, #24
 800ccb0:	46bd      	mov	sp, r7
 800ccb2:	bd80      	pop	{r7, pc}
 800ccb4:	200008ac 	.word	0x200008ac
 800ccb8:	0800f048 	.word	0x0800f048
 800ccbc:	0800cdf9 	.word	0x0800cdf9
 800ccc0:	200008b0 	.word	0x200008b0

0800ccc4 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800ccc4:	b580      	push	{r7, lr}
 800ccc6:	b08a      	sub	sp, #40	; 0x28
 800ccc8:	af00      	add	r7, sp, #0
 800ccca:	60f8      	str	r0, [r7, #12]
 800cccc:	60b9      	str	r1, [r7, #8]
 800ccce:	607a      	str	r2, [r7, #4]
 800ccd0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800ccd2:	2300      	movs	r3, #0
 800ccd4:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800ccd6:	68fb      	ldr	r3, [r7, #12]
 800ccd8:	2b00      	cmp	r3, #0
 800ccda:	d10a      	bne.n	800ccf2 <xTimerGenericCommand+0x2e>
	__asm volatile
 800ccdc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cce0:	f383 8811 	msr	BASEPRI, r3
 800cce4:	f3bf 8f6f 	isb	sy
 800cce8:	f3bf 8f4f 	dsb	sy
 800ccec:	623b      	str	r3, [r7, #32]
}
 800ccee:	bf00      	nop
 800ccf0:	e7fe      	b.n	800ccf0 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800ccf2:	4b1a      	ldr	r3, [pc, #104]	; (800cd5c <xTimerGenericCommand+0x98>)
 800ccf4:	681b      	ldr	r3, [r3, #0]
 800ccf6:	2b00      	cmp	r3, #0
 800ccf8:	d02a      	beq.n	800cd50 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800ccfa:	68bb      	ldr	r3, [r7, #8]
 800ccfc:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800ccfe:	687b      	ldr	r3, [r7, #4]
 800cd00:	61bb      	str	r3, [r7, #24]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800cd02:	68fb      	ldr	r3, [r7, #12]
 800cd04:	61fb      	str	r3, [r7, #28]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800cd06:	68bb      	ldr	r3, [r7, #8]
 800cd08:	2b05      	cmp	r3, #5
 800cd0a:	dc18      	bgt.n	800cd3e <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800cd0c:	f7ff fd70 	bl	800c7f0 <xTaskGetSchedulerState>
 800cd10:	4603      	mov	r3, r0
 800cd12:	2b02      	cmp	r3, #2
 800cd14:	d109      	bne.n	800cd2a <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800cd16:	4b11      	ldr	r3, [pc, #68]	; (800cd5c <xTimerGenericCommand+0x98>)
 800cd18:	6818      	ldr	r0, [r3, #0]
 800cd1a:	f107 0114 	add.w	r1, r7, #20
 800cd1e:	2300      	movs	r3, #0
 800cd20:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800cd22:	f7fe f945 	bl	800afb0 <xQueueGenericSend>
 800cd26:	6278      	str	r0, [r7, #36]	; 0x24
 800cd28:	e012      	b.n	800cd50 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800cd2a:	4b0c      	ldr	r3, [pc, #48]	; (800cd5c <xTimerGenericCommand+0x98>)
 800cd2c:	6818      	ldr	r0, [r3, #0]
 800cd2e:	f107 0114 	add.w	r1, r7, #20
 800cd32:	2300      	movs	r3, #0
 800cd34:	2200      	movs	r2, #0
 800cd36:	f7fe f93b 	bl	800afb0 <xQueueGenericSend>
 800cd3a:	6278      	str	r0, [r7, #36]	; 0x24
 800cd3c:	e008      	b.n	800cd50 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800cd3e:	4b07      	ldr	r3, [pc, #28]	; (800cd5c <xTimerGenericCommand+0x98>)
 800cd40:	6818      	ldr	r0, [r3, #0]
 800cd42:	f107 0114 	add.w	r1, r7, #20
 800cd46:	2300      	movs	r3, #0
 800cd48:	683a      	ldr	r2, [r7, #0]
 800cd4a:	f7fe fa2f 	bl	800b1ac <xQueueGenericSendFromISR>
 800cd4e:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800cd50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800cd52:	4618      	mov	r0, r3
 800cd54:	3728      	adds	r7, #40	; 0x28
 800cd56:	46bd      	mov	sp, r7
 800cd58:	bd80      	pop	{r7, pc}
 800cd5a:	bf00      	nop
 800cd5c:	200008ac 	.word	0x200008ac

0800cd60 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800cd60:	b580      	push	{r7, lr}
 800cd62:	b088      	sub	sp, #32
 800cd64:	af02      	add	r7, sp, #8
 800cd66:	6078      	str	r0, [r7, #4]
 800cd68:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800cd6a:	4b22      	ldr	r3, [pc, #136]	; (800cdf4 <prvProcessExpiredTimer+0x94>)
 800cd6c:	681b      	ldr	r3, [r3, #0]
 800cd6e:	68db      	ldr	r3, [r3, #12]
 800cd70:	68db      	ldr	r3, [r3, #12]
 800cd72:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800cd74:	697b      	ldr	r3, [r7, #20]
 800cd76:	3304      	adds	r3, #4
 800cd78:	4618      	mov	r0, r3
 800cd7a:	f7fd ffb5 	bl	800ace8 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800cd7e:	697b      	ldr	r3, [r7, #20]
 800cd80:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800cd84:	f003 0304 	and.w	r3, r3, #4
 800cd88:	2b00      	cmp	r3, #0
 800cd8a:	d022      	beq.n	800cdd2 <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800cd8c:	697b      	ldr	r3, [r7, #20]
 800cd8e:	699a      	ldr	r2, [r3, #24]
 800cd90:	687b      	ldr	r3, [r7, #4]
 800cd92:	18d1      	adds	r1, r2, r3
 800cd94:	687b      	ldr	r3, [r7, #4]
 800cd96:	683a      	ldr	r2, [r7, #0]
 800cd98:	6978      	ldr	r0, [r7, #20]
 800cd9a:	f000 f8d1 	bl	800cf40 <prvInsertTimerInActiveList>
 800cd9e:	4603      	mov	r3, r0
 800cda0:	2b00      	cmp	r3, #0
 800cda2:	d01f      	beq.n	800cde4 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800cda4:	2300      	movs	r3, #0
 800cda6:	9300      	str	r3, [sp, #0]
 800cda8:	2300      	movs	r3, #0
 800cdaa:	687a      	ldr	r2, [r7, #4]
 800cdac:	2100      	movs	r1, #0
 800cdae:	6978      	ldr	r0, [r7, #20]
 800cdb0:	f7ff ff88 	bl	800ccc4 <xTimerGenericCommand>
 800cdb4:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800cdb6:	693b      	ldr	r3, [r7, #16]
 800cdb8:	2b00      	cmp	r3, #0
 800cdba:	d113      	bne.n	800cde4 <prvProcessExpiredTimer+0x84>
	__asm volatile
 800cdbc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cdc0:	f383 8811 	msr	BASEPRI, r3
 800cdc4:	f3bf 8f6f 	isb	sy
 800cdc8:	f3bf 8f4f 	dsb	sy
 800cdcc:	60fb      	str	r3, [r7, #12]
}
 800cdce:	bf00      	nop
 800cdd0:	e7fe      	b.n	800cdd0 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800cdd2:	697b      	ldr	r3, [r7, #20]
 800cdd4:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800cdd8:	f023 0301 	bic.w	r3, r3, #1
 800cddc:	b2da      	uxtb	r2, r3
 800cdde:	697b      	ldr	r3, [r7, #20]
 800cde0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800cde4:	697b      	ldr	r3, [r7, #20]
 800cde6:	6a1b      	ldr	r3, [r3, #32]
 800cde8:	6978      	ldr	r0, [r7, #20]
 800cdea:	4798      	blx	r3
}
 800cdec:	bf00      	nop
 800cdee:	3718      	adds	r7, #24
 800cdf0:	46bd      	mov	sp, r7
 800cdf2:	bd80      	pop	{r7, pc}
 800cdf4:	200008a4 	.word	0x200008a4

0800cdf8 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800cdf8:	b580      	push	{r7, lr}
 800cdfa:	b084      	sub	sp, #16
 800cdfc:	af00      	add	r7, sp, #0
 800cdfe:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800ce00:	f107 0308 	add.w	r3, r7, #8
 800ce04:	4618      	mov	r0, r3
 800ce06:	f000 f857 	bl	800ceb8 <prvGetNextExpireTime>
 800ce0a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800ce0c:	68bb      	ldr	r3, [r7, #8]
 800ce0e:	4619      	mov	r1, r3
 800ce10:	68f8      	ldr	r0, [r7, #12]
 800ce12:	f000 f803 	bl	800ce1c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800ce16:	f000 f8d5 	bl	800cfc4 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800ce1a:	e7f1      	b.n	800ce00 <prvTimerTask+0x8>

0800ce1c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800ce1c:	b580      	push	{r7, lr}
 800ce1e:	b084      	sub	sp, #16
 800ce20:	af00      	add	r7, sp, #0
 800ce22:	6078      	str	r0, [r7, #4]
 800ce24:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800ce26:	f7ff f909 	bl	800c03c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800ce2a:	f107 0308 	add.w	r3, r7, #8
 800ce2e:	4618      	mov	r0, r3
 800ce30:	f000 f866 	bl	800cf00 <prvSampleTimeNow>
 800ce34:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800ce36:	68bb      	ldr	r3, [r7, #8]
 800ce38:	2b00      	cmp	r3, #0
 800ce3a:	d130      	bne.n	800ce9e <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800ce3c:	683b      	ldr	r3, [r7, #0]
 800ce3e:	2b00      	cmp	r3, #0
 800ce40:	d10a      	bne.n	800ce58 <prvProcessTimerOrBlockTask+0x3c>
 800ce42:	687a      	ldr	r2, [r7, #4]
 800ce44:	68fb      	ldr	r3, [r7, #12]
 800ce46:	429a      	cmp	r2, r3
 800ce48:	d806      	bhi.n	800ce58 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800ce4a:	f7ff f905 	bl	800c058 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800ce4e:	68f9      	ldr	r1, [r7, #12]
 800ce50:	6878      	ldr	r0, [r7, #4]
 800ce52:	f7ff ff85 	bl	800cd60 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800ce56:	e024      	b.n	800cea2 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800ce58:	683b      	ldr	r3, [r7, #0]
 800ce5a:	2b00      	cmp	r3, #0
 800ce5c:	d008      	beq.n	800ce70 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800ce5e:	4b13      	ldr	r3, [pc, #76]	; (800ceac <prvProcessTimerOrBlockTask+0x90>)
 800ce60:	681b      	ldr	r3, [r3, #0]
 800ce62:	681b      	ldr	r3, [r3, #0]
 800ce64:	2b00      	cmp	r3, #0
 800ce66:	d101      	bne.n	800ce6c <prvProcessTimerOrBlockTask+0x50>
 800ce68:	2301      	movs	r3, #1
 800ce6a:	e000      	b.n	800ce6e <prvProcessTimerOrBlockTask+0x52>
 800ce6c:	2300      	movs	r3, #0
 800ce6e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800ce70:	4b0f      	ldr	r3, [pc, #60]	; (800ceb0 <prvProcessTimerOrBlockTask+0x94>)
 800ce72:	6818      	ldr	r0, [r3, #0]
 800ce74:	687a      	ldr	r2, [r7, #4]
 800ce76:	68fb      	ldr	r3, [r7, #12]
 800ce78:	1ad3      	subs	r3, r2, r3
 800ce7a:	683a      	ldr	r2, [r7, #0]
 800ce7c:	4619      	mov	r1, r3
 800ce7e:	f7fe fe7b 	bl	800bb78 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800ce82:	f7ff f8e9 	bl	800c058 <xTaskResumeAll>
 800ce86:	4603      	mov	r3, r0
 800ce88:	2b00      	cmp	r3, #0
 800ce8a:	d10a      	bne.n	800cea2 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800ce8c:	4b09      	ldr	r3, [pc, #36]	; (800ceb4 <prvProcessTimerOrBlockTask+0x98>)
 800ce8e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ce92:	601a      	str	r2, [r3, #0]
 800ce94:	f3bf 8f4f 	dsb	sy
 800ce98:	f3bf 8f6f 	isb	sy
}
 800ce9c:	e001      	b.n	800cea2 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800ce9e:	f7ff f8db 	bl	800c058 <xTaskResumeAll>
}
 800cea2:	bf00      	nop
 800cea4:	3710      	adds	r7, #16
 800cea6:	46bd      	mov	sp, r7
 800cea8:	bd80      	pop	{r7, pc}
 800ceaa:	bf00      	nop
 800ceac:	200008a8 	.word	0x200008a8
 800ceb0:	200008ac 	.word	0x200008ac
 800ceb4:	e000ed04 	.word	0xe000ed04

0800ceb8 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800ceb8:	b480      	push	{r7}
 800ceba:	b085      	sub	sp, #20
 800cebc:	af00      	add	r7, sp, #0
 800cebe:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800cec0:	4b0e      	ldr	r3, [pc, #56]	; (800cefc <prvGetNextExpireTime+0x44>)
 800cec2:	681b      	ldr	r3, [r3, #0]
 800cec4:	681b      	ldr	r3, [r3, #0]
 800cec6:	2b00      	cmp	r3, #0
 800cec8:	d101      	bne.n	800cece <prvGetNextExpireTime+0x16>
 800ceca:	2201      	movs	r2, #1
 800cecc:	e000      	b.n	800ced0 <prvGetNextExpireTime+0x18>
 800cece:	2200      	movs	r2, #0
 800ced0:	687b      	ldr	r3, [r7, #4]
 800ced2:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800ced4:	687b      	ldr	r3, [r7, #4]
 800ced6:	681b      	ldr	r3, [r3, #0]
 800ced8:	2b00      	cmp	r3, #0
 800ceda:	d105      	bne.n	800cee8 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800cedc:	4b07      	ldr	r3, [pc, #28]	; (800cefc <prvGetNextExpireTime+0x44>)
 800cede:	681b      	ldr	r3, [r3, #0]
 800cee0:	68db      	ldr	r3, [r3, #12]
 800cee2:	681b      	ldr	r3, [r3, #0]
 800cee4:	60fb      	str	r3, [r7, #12]
 800cee6:	e001      	b.n	800ceec <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800cee8:	2300      	movs	r3, #0
 800ceea:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800ceec:	68fb      	ldr	r3, [r7, #12]
}
 800ceee:	4618      	mov	r0, r3
 800cef0:	3714      	adds	r7, #20
 800cef2:	46bd      	mov	sp, r7
 800cef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cef8:	4770      	bx	lr
 800cefa:	bf00      	nop
 800cefc:	200008a4 	.word	0x200008a4

0800cf00 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800cf00:	b580      	push	{r7, lr}
 800cf02:	b084      	sub	sp, #16
 800cf04:	af00      	add	r7, sp, #0
 800cf06:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800cf08:	f7ff f942 	bl	800c190 <xTaskGetTickCount>
 800cf0c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800cf0e:	4b0b      	ldr	r3, [pc, #44]	; (800cf3c <prvSampleTimeNow+0x3c>)
 800cf10:	681b      	ldr	r3, [r3, #0]
 800cf12:	68fa      	ldr	r2, [r7, #12]
 800cf14:	429a      	cmp	r2, r3
 800cf16:	d205      	bcs.n	800cf24 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800cf18:	f000 f91a 	bl	800d150 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800cf1c:	687b      	ldr	r3, [r7, #4]
 800cf1e:	2201      	movs	r2, #1
 800cf20:	601a      	str	r2, [r3, #0]
 800cf22:	e002      	b.n	800cf2a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800cf24:	687b      	ldr	r3, [r7, #4]
 800cf26:	2200      	movs	r2, #0
 800cf28:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800cf2a:	4a04      	ldr	r2, [pc, #16]	; (800cf3c <prvSampleTimeNow+0x3c>)
 800cf2c:	68fb      	ldr	r3, [r7, #12]
 800cf2e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800cf30:	68fb      	ldr	r3, [r7, #12]
}
 800cf32:	4618      	mov	r0, r3
 800cf34:	3710      	adds	r7, #16
 800cf36:	46bd      	mov	sp, r7
 800cf38:	bd80      	pop	{r7, pc}
 800cf3a:	bf00      	nop
 800cf3c:	200008b4 	.word	0x200008b4

0800cf40 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800cf40:	b580      	push	{r7, lr}
 800cf42:	b086      	sub	sp, #24
 800cf44:	af00      	add	r7, sp, #0
 800cf46:	60f8      	str	r0, [r7, #12]
 800cf48:	60b9      	str	r1, [r7, #8]
 800cf4a:	607a      	str	r2, [r7, #4]
 800cf4c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800cf4e:	2300      	movs	r3, #0
 800cf50:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800cf52:	68fb      	ldr	r3, [r7, #12]
 800cf54:	68ba      	ldr	r2, [r7, #8]
 800cf56:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800cf58:	68fb      	ldr	r3, [r7, #12]
 800cf5a:	68fa      	ldr	r2, [r7, #12]
 800cf5c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800cf5e:	68ba      	ldr	r2, [r7, #8]
 800cf60:	687b      	ldr	r3, [r7, #4]
 800cf62:	429a      	cmp	r2, r3
 800cf64:	d812      	bhi.n	800cf8c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800cf66:	687a      	ldr	r2, [r7, #4]
 800cf68:	683b      	ldr	r3, [r7, #0]
 800cf6a:	1ad2      	subs	r2, r2, r3
 800cf6c:	68fb      	ldr	r3, [r7, #12]
 800cf6e:	699b      	ldr	r3, [r3, #24]
 800cf70:	429a      	cmp	r2, r3
 800cf72:	d302      	bcc.n	800cf7a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800cf74:	2301      	movs	r3, #1
 800cf76:	617b      	str	r3, [r7, #20]
 800cf78:	e01b      	b.n	800cfb2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800cf7a:	4b10      	ldr	r3, [pc, #64]	; (800cfbc <prvInsertTimerInActiveList+0x7c>)
 800cf7c:	681a      	ldr	r2, [r3, #0]
 800cf7e:	68fb      	ldr	r3, [r7, #12]
 800cf80:	3304      	adds	r3, #4
 800cf82:	4619      	mov	r1, r3
 800cf84:	4610      	mov	r0, r2
 800cf86:	f7fd fe76 	bl	800ac76 <vListInsert>
 800cf8a:	e012      	b.n	800cfb2 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800cf8c:	687a      	ldr	r2, [r7, #4]
 800cf8e:	683b      	ldr	r3, [r7, #0]
 800cf90:	429a      	cmp	r2, r3
 800cf92:	d206      	bcs.n	800cfa2 <prvInsertTimerInActiveList+0x62>
 800cf94:	68ba      	ldr	r2, [r7, #8]
 800cf96:	683b      	ldr	r3, [r7, #0]
 800cf98:	429a      	cmp	r2, r3
 800cf9a:	d302      	bcc.n	800cfa2 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800cf9c:	2301      	movs	r3, #1
 800cf9e:	617b      	str	r3, [r7, #20]
 800cfa0:	e007      	b.n	800cfb2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800cfa2:	4b07      	ldr	r3, [pc, #28]	; (800cfc0 <prvInsertTimerInActiveList+0x80>)
 800cfa4:	681a      	ldr	r2, [r3, #0]
 800cfa6:	68fb      	ldr	r3, [r7, #12]
 800cfa8:	3304      	adds	r3, #4
 800cfaa:	4619      	mov	r1, r3
 800cfac:	4610      	mov	r0, r2
 800cfae:	f7fd fe62 	bl	800ac76 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800cfb2:	697b      	ldr	r3, [r7, #20]
}
 800cfb4:	4618      	mov	r0, r3
 800cfb6:	3718      	adds	r7, #24
 800cfb8:	46bd      	mov	sp, r7
 800cfba:	bd80      	pop	{r7, pc}
 800cfbc:	200008a8 	.word	0x200008a8
 800cfc0:	200008a4 	.word	0x200008a4

0800cfc4 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800cfc4:	b580      	push	{r7, lr}
 800cfc6:	b08c      	sub	sp, #48	; 0x30
 800cfc8:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800cfca:	e0ae      	b.n	800d12a <prvProcessReceivedCommands+0x166>
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800cfcc:	68bb      	ldr	r3, [r7, #8]
 800cfce:	2b00      	cmp	r3, #0
 800cfd0:	f2c0 80aa 	blt.w	800d128 <prvProcessReceivedCommands+0x164>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800cfd4:	693b      	ldr	r3, [r7, #16]
 800cfd6:	627b      	str	r3, [r7, #36]	; 0x24

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800cfd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cfda:	695b      	ldr	r3, [r3, #20]
 800cfdc:	2b00      	cmp	r3, #0
 800cfde:	d004      	beq.n	800cfea <prvProcessReceivedCommands+0x26>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800cfe0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cfe2:	3304      	adds	r3, #4
 800cfe4:	4618      	mov	r0, r3
 800cfe6:	f7fd fe7f 	bl	800ace8 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800cfea:	1d3b      	adds	r3, r7, #4
 800cfec:	4618      	mov	r0, r3
 800cfee:	f7ff ff87 	bl	800cf00 <prvSampleTimeNow>
 800cff2:	6238      	str	r0, [r7, #32]

			switch( xMessage.xMessageID )
 800cff4:	68bb      	ldr	r3, [r7, #8]
 800cff6:	2b09      	cmp	r3, #9
 800cff8:	f200 8097 	bhi.w	800d12a <prvProcessReceivedCommands+0x166>
 800cffc:	a201      	add	r2, pc, #4	; (adr r2, 800d004 <prvProcessReceivedCommands+0x40>)
 800cffe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d002:	bf00      	nop
 800d004:	0800d02d 	.word	0x0800d02d
 800d008:	0800d02d 	.word	0x0800d02d
 800d00c:	0800d02d 	.word	0x0800d02d
 800d010:	0800d0a1 	.word	0x0800d0a1
 800d014:	0800d0b5 	.word	0x0800d0b5
 800d018:	0800d0ff 	.word	0x0800d0ff
 800d01c:	0800d02d 	.word	0x0800d02d
 800d020:	0800d02d 	.word	0x0800d02d
 800d024:	0800d0a1 	.word	0x0800d0a1
 800d028:	0800d0b5 	.word	0x0800d0b5
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800d02c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d02e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800d032:	f043 0301 	orr.w	r3, r3, #1
 800d036:	b2da      	uxtb	r2, r3
 800d038:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d03a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800d03e:	68fa      	ldr	r2, [r7, #12]
 800d040:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d042:	699b      	ldr	r3, [r3, #24]
 800d044:	18d1      	adds	r1, r2, r3
 800d046:	68fb      	ldr	r3, [r7, #12]
 800d048:	6a3a      	ldr	r2, [r7, #32]
 800d04a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800d04c:	f7ff ff78 	bl	800cf40 <prvInsertTimerInActiveList>
 800d050:	4603      	mov	r3, r0
 800d052:	2b00      	cmp	r3, #0
 800d054:	d069      	beq.n	800d12a <prvProcessReceivedCommands+0x166>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800d056:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d058:	6a1b      	ldr	r3, [r3, #32]
 800d05a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800d05c:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800d05e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d060:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800d064:	f003 0304 	and.w	r3, r3, #4
 800d068:	2b00      	cmp	r3, #0
 800d06a:	d05e      	beq.n	800d12a <prvProcessReceivedCommands+0x166>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800d06c:	68fa      	ldr	r2, [r7, #12]
 800d06e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d070:	699b      	ldr	r3, [r3, #24]
 800d072:	441a      	add	r2, r3
 800d074:	2300      	movs	r3, #0
 800d076:	9300      	str	r3, [sp, #0]
 800d078:	2300      	movs	r3, #0
 800d07a:	2100      	movs	r1, #0
 800d07c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800d07e:	f7ff fe21 	bl	800ccc4 <xTimerGenericCommand>
 800d082:	61f8      	str	r0, [r7, #28]
							configASSERT( xResult );
 800d084:	69fb      	ldr	r3, [r7, #28]
 800d086:	2b00      	cmp	r3, #0
 800d088:	d14f      	bne.n	800d12a <prvProcessReceivedCommands+0x166>
	__asm volatile
 800d08a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d08e:	f383 8811 	msr	BASEPRI, r3
 800d092:	f3bf 8f6f 	isb	sy
 800d096:	f3bf 8f4f 	dsb	sy
 800d09a:	61bb      	str	r3, [r7, #24]
}
 800d09c:	bf00      	nop
 800d09e:	e7fe      	b.n	800d09e <prvProcessReceivedCommands+0xda>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800d0a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d0a2:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800d0a6:	f023 0301 	bic.w	r3, r3, #1
 800d0aa:	b2da      	uxtb	r2, r3
 800d0ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d0ae:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
					break;
 800d0b2:	e03a      	b.n	800d12a <prvProcessReceivedCommands+0x166>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800d0b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d0b6:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800d0ba:	f043 0301 	orr.w	r3, r3, #1
 800d0be:	b2da      	uxtb	r2, r3
 800d0c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d0c2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800d0c6:	68fa      	ldr	r2, [r7, #12]
 800d0c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d0ca:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800d0cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d0ce:	699b      	ldr	r3, [r3, #24]
 800d0d0:	2b00      	cmp	r3, #0
 800d0d2:	d10a      	bne.n	800d0ea <prvProcessReceivedCommands+0x126>
	__asm volatile
 800d0d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d0d8:	f383 8811 	msr	BASEPRI, r3
 800d0dc:	f3bf 8f6f 	isb	sy
 800d0e0:	f3bf 8f4f 	dsb	sy
 800d0e4:	617b      	str	r3, [r7, #20]
}
 800d0e6:	bf00      	nop
 800d0e8:	e7fe      	b.n	800d0e8 <prvProcessReceivedCommands+0x124>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800d0ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d0ec:	699a      	ldr	r2, [r3, #24]
 800d0ee:	6a3b      	ldr	r3, [r7, #32]
 800d0f0:	18d1      	adds	r1, r2, r3
 800d0f2:	6a3b      	ldr	r3, [r7, #32]
 800d0f4:	6a3a      	ldr	r2, [r7, #32]
 800d0f6:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800d0f8:	f7ff ff22 	bl	800cf40 <prvInsertTimerInActiveList>
					break;
 800d0fc:	e015      	b.n	800d12a <prvProcessReceivedCommands+0x166>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800d0fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d100:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800d104:	f003 0302 	and.w	r3, r3, #2
 800d108:	2b00      	cmp	r3, #0
 800d10a:	d103      	bne.n	800d114 <prvProcessReceivedCommands+0x150>
						{
							vPortFree( pxTimer );
 800d10c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800d10e:	f000 fbdf 	bl	800d8d0 <vPortFree>
 800d112:	e00a      	b.n	800d12a <prvProcessReceivedCommands+0x166>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800d114:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d116:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800d11a:	f023 0301 	bic.w	r3, r3, #1
 800d11e:	b2da      	uxtb	r2, r3
 800d120:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d122:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800d126:	e000      	b.n	800d12a <prvProcessReceivedCommands+0x166>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 800d128:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800d12a:	4b08      	ldr	r3, [pc, #32]	; (800d14c <prvProcessReceivedCommands+0x188>)
 800d12c:	681b      	ldr	r3, [r3, #0]
 800d12e:	f107 0108 	add.w	r1, r7, #8
 800d132:	2200      	movs	r2, #0
 800d134:	4618      	mov	r0, r3
 800d136:	f7fe f961 	bl	800b3fc <xQueueReceive>
 800d13a:	4603      	mov	r3, r0
 800d13c:	2b00      	cmp	r3, #0
 800d13e:	f47f af45 	bne.w	800cfcc <prvProcessReceivedCommands+0x8>
	}
}
 800d142:	bf00      	nop
 800d144:	bf00      	nop
 800d146:	3728      	adds	r7, #40	; 0x28
 800d148:	46bd      	mov	sp, r7
 800d14a:	bd80      	pop	{r7, pc}
 800d14c:	200008ac 	.word	0x200008ac

0800d150 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800d150:	b580      	push	{r7, lr}
 800d152:	b088      	sub	sp, #32
 800d154:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800d156:	e048      	b.n	800d1ea <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800d158:	4b2d      	ldr	r3, [pc, #180]	; (800d210 <prvSwitchTimerLists+0xc0>)
 800d15a:	681b      	ldr	r3, [r3, #0]
 800d15c:	68db      	ldr	r3, [r3, #12]
 800d15e:	681b      	ldr	r3, [r3, #0]
 800d160:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d162:	4b2b      	ldr	r3, [pc, #172]	; (800d210 <prvSwitchTimerLists+0xc0>)
 800d164:	681b      	ldr	r3, [r3, #0]
 800d166:	68db      	ldr	r3, [r3, #12]
 800d168:	68db      	ldr	r3, [r3, #12]
 800d16a:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800d16c:	68fb      	ldr	r3, [r7, #12]
 800d16e:	3304      	adds	r3, #4
 800d170:	4618      	mov	r0, r3
 800d172:	f7fd fdb9 	bl	800ace8 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800d176:	68fb      	ldr	r3, [r7, #12]
 800d178:	6a1b      	ldr	r3, [r3, #32]
 800d17a:	68f8      	ldr	r0, [r7, #12]
 800d17c:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800d17e:	68fb      	ldr	r3, [r7, #12]
 800d180:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800d184:	f003 0304 	and.w	r3, r3, #4
 800d188:	2b00      	cmp	r3, #0
 800d18a:	d02e      	beq.n	800d1ea <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800d18c:	68fb      	ldr	r3, [r7, #12]
 800d18e:	699b      	ldr	r3, [r3, #24]
 800d190:	693a      	ldr	r2, [r7, #16]
 800d192:	4413      	add	r3, r2
 800d194:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800d196:	68ba      	ldr	r2, [r7, #8]
 800d198:	693b      	ldr	r3, [r7, #16]
 800d19a:	429a      	cmp	r2, r3
 800d19c:	d90e      	bls.n	800d1bc <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800d19e:	68fb      	ldr	r3, [r7, #12]
 800d1a0:	68ba      	ldr	r2, [r7, #8]
 800d1a2:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800d1a4:	68fb      	ldr	r3, [r7, #12]
 800d1a6:	68fa      	ldr	r2, [r7, #12]
 800d1a8:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800d1aa:	4b19      	ldr	r3, [pc, #100]	; (800d210 <prvSwitchTimerLists+0xc0>)
 800d1ac:	681a      	ldr	r2, [r3, #0]
 800d1ae:	68fb      	ldr	r3, [r7, #12]
 800d1b0:	3304      	adds	r3, #4
 800d1b2:	4619      	mov	r1, r3
 800d1b4:	4610      	mov	r0, r2
 800d1b6:	f7fd fd5e 	bl	800ac76 <vListInsert>
 800d1ba:	e016      	b.n	800d1ea <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800d1bc:	2300      	movs	r3, #0
 800d1be:	9300      	str	r3, [sp, #0]
 800d1c0:	2300      	movs	r3, #0
 800d1c2:	693a      	ldr	r2, [r7, #16]
 800d1c4:	2100      	movs	r1, #0
 800d1c6:	68f8      	ldr	r0, [r7, #12]
 800d1c8:	f7ff fd7c 	bl	800ccc4 <xTimerGenericCommand>
 800d1cc:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800d1ce:	687b      	ldr	r3, [r7, #4]
 800d1d0:	2b00      	cmp	r3, #0
 800d1d2:	d10a      	bne.n	800d1ea <prvSwitchTimerLists+0x9a>
	__asm volatile
 800d1d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d1d8:	f383 8811 	msr	BASEPRI, r3
 800d1dc:	f3bf 8f6f 	isb	sy
 800d1e0:	f3bf 8f4f 	dsb	sy
 800d1e4:	603b      	str	r3, [r7, #0]
}
 800d1e6:	bf00      	nop
 800d1e8:	e7fe      	b.n	800d1e8 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800d1ea:	4b09      	ldr	r3, [pc, #36]	; (800d210 <prvSwitchTimerLists+0xc0>)
 800d1ec:	681b      	ldr	r3, [r3, #0]
 800d1ee:	681b      	ldr	r3, [r3, #0]
 800d1f0:	2b00      	cmp	r3, #0
 800d1f2:	d1b1      	bne.n	800d158 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800d1f4:	4b06      	ldr	r3, [pc, #24]	; (800d210 <prvSwitchTimerLists+0xc0>)
 800d1f6:	681b      	ldr	r3, [r3, #0]
 800d1f8:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800d1fa:	4b06      	ldr	r3, [pc, #24]	; (800d214 <prvSwitchTimerLists+0xc4>)
 800d1fc:	681b      	ldr	r3, [r3, #0]
 800d1fe:	4a04      	ldr	r2, [pc, #16]	; (800d210 <prvSwitchTimerLists+0xc0>)
 800d200:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800d202:	4a04      	ldr	r2, [pc, #16]	; (800d214 <prvSwitchTimerLists+0xc4>)
 800d204:	697b      	ldr	r3, [r7, #20]
 800d206:	6013      	str	r3, [r2, #0]
}
 800d208:	bf00      	nop
 800d20a:	3718      	adds	r7, #24
 800d20c:	46bd      	mov	sp, r7
 800d20e:	bd80      	pop	{r7, pc}
 800d210:	200008a4 	.word	0x200008a4
 800d214:	200008a8 	.word	0x200008a8

0800d218 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800d218:	b580      	push	{r7, lr}
 800d21a:	b082      	sub	sp, #8
 800d21c:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800d21e:	f000 f969 	bl	800d4f4 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800d222:	4b15      	ldr	r3, [pc, #84]	; (800d278 <prvCheckForValidListAndQueue+0x60>)
 800d224:	681b      	ldr	r3, [r3, #0]
 800d226:	2b00      	cmp	r3, #0
 800d228:	d120      	bne.n	800d26c <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800d22a:	4814      	ldr	r0, [pc, #80]	; (800d27c <prvCheckForValidListAndQueue+0x64>)
 800d22c:	f7fd fcd2 	bl	800abd4 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800d230:	4813      	ldr	r0, [pc, #76]	; (800d280 <prvCheckForValidListAndQueue+0x68>)
 800d232:	f7fd fccf 	bl	800abd4 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800d236:	4b13      	ldr	r3, [pc, #76]	; (800d284 <prvCheckForValidListAndQueue+0x6c>)
 800d238:	4a10      	ldr	r2, [pc, #64]	; (800d27c <prvCheckForValidListAndQueue+0x64>)
 800d23a:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800d23c:	4b12      	ldr	r3, [pc, #72]	; (800d288 <prvCheckForValidListAndQueue+0x70>)
 800d23e:	4a10      	ldr	r2, [pc, #64]	; (800d280 <prvCheckForValidListAndQueue+0x68>)
 800d240:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800d242:	2300      	movs	r3, #0
 800d244:	9300      	str	r3, [sp, #0]
 800d246:	4b11      	ldr	r3, [pc, #68]	; (800d28c <prvCheckForValidListAndQueue+0x74>)
 800d248:	4a11      	ldr	r2, [pc, #68]	; (800d290 <prvCheckForValidListAndQueue+0x78>)
 800d24a:	210c      	movs	r1, #12
 800d24c:	200a      	movs	r0, #10
 800d24e:	f7fd fddd 	bl	800ae0c <xQueueGenericCreateStatic>
 800d252:	4603      	mov	r3, r0
 800d254:	4a08      	ldr	r2, [pc, #32]	; (800d278 <prvCheckForValidListAndQueue+0x60>)
 800d256:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800d258:	4b07      	ldr	r3, [pc, #28]	; (800d278 <prvCheckForValidListAndQueue+0x60>)
 800d25a:	681b      	ldr	r3, [r3, #0]
 800d25c:	2b00      	cmp	r3, #0
 800d25e:	d005      	beq.n	800d26c <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800d260:	4b05      	ldr	r3, [pc, #20]	; (800d278 <prvCheckForValidListAndQueue+0x60>)
 800d262:	681b      	ldr	r3, [r3, #0]
 800d264:	490b      	ldr	r1, [pc, #44]	; (800d294 <prvCheckForValidListAndQueue+0x7c>)
 800d266:	4618      	mov	r0, r3
 800d268:	f7fe fc5c 	bl	800bb24 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800d26c:	f000 f972 	bl	800d554 <vPortExitCritical>
}
 800d270:	bf00      	nop
 800d272:	46bd      	mov	sp, r7
 800d274:	bd80      	pop	{r7, pc}
 800d276:	bf00      	nop
 800d278:	200008ac 	.word	0x200008ac
 800d27c:	2000087c 	.word	0x2000087c
 800d280:	20000890 	.word	0x20000890
 800d284:	200008a4 	.word	0x200008a4
 800d288:	200008a8 	.word	0x200008a8
 800d28c:	20000930 	.word	0x20000930
 800d290:	200008b8 	.word	0x200008b8
 800d294:	0800f050 	.word	0x0800f050

0800d298 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800d298:	b480      	push	{r7}
 800d29a:	b085      	sub	sp, #20
 800d29c:	af00      	add	r7, sp, #0
 800d29e:	60f8      	str	r0, [r7, #12]
 800d2a0:	60b9      	str	r1, [r7, #8]
 800d2a2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800d2a4:	68fb      	ldr	r3, [r7, #12]
 800d2a6:	3b04      	subs	r3, #4
 800d2a8:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800d2aa:	68fb      	ldr	r3, [r7, #12]
 800d2ac:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800d2b0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800d2b2:	68fb      	ldr	r3, [r7, #12]
 800d2b4:	3b04      	subs	r3, #4
 800d2b6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800d2b8:	68bb      	ldr	r3, [r7, #8]
 800d2ba:	f023 0201 	bic.w	r2, r3, #1
 800d2be:	68fb      	ldr	r3, [r7, #12]
 800d2c0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800d2c2:	68fb      	ldr	r3, [r7, #12]
 800d2c4:	3b04      	subs	r3, #4
 800d2c6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800d2c8:	4a0c      	ldr	r2, [pc, #48]	; (800d2fc <pxPortInitialiseStack+0x64>)
 800d2ca:	68fb      	ldr	r3, [r7, #12]
 800d2cc:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800d2ce:	68fb      	ldr	r3, [r7, #12]
 800d2d0:	3b14      	subs	r3, #20
 800d2d2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800d2d4:	687a      	ldr	r2, [r7, #4]
 800d2d6:	68fb      	ldr	r3, [r7, #12]
 800d2d8:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800d2da:	68fb      	ldr	r3, [r7, #12]
 800d2dc:	3b04      	subs	r3, #4
 800d2de:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800d2e0:	68fb      	ldr	r3, [r7, #12]
 800d2e2:	f06f 0202 	mvn.w	r2, #2
 800d2e6:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800d2e8:	68fb      	ldr	r3, [r7, #12]
 800d2ea:	3b20      	subs	r3, #32
 800d2ec:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800d2ee:	68fb      	ldr	r3, [r7, #12]
}
 800d2f0:	4618      	mov	r0, r3
 800d2f2:	3714      	adds	r7, #20
 800d2f4:	46bd      	mov	sp, r7
 800d2f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2fa:	4770      	bx	lr
 800d2fc:	0800d301 	.word	0x0800d301

0800d300 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800d300:	b480      	push	{r7}
 800d302:	b085      	sub	sp, #20
 800d304:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800d306:	2300      	movs	r3, #0
 800d308:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800d30a:	4b12      	ldr	r3, [pc, #72]	; (800d354 <prvTaskExitError+0x54>)
 800d30c:	681b      	ldr	r3, [r3, #0]
 800d30e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800d312:	d00a      	beq.n	800d32a <prvTaskExitError+0x2a>
	__asm volatile
 800d314:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d318:	f383 8811 	msr	BASEPRI, r3
 800d31c:	f3bf 8f6f 	isb	sy
 800d320:	f3bf 8f4f 	dsb	sy
 800d324:	60fb      	str	r3, [r7, #12]
}
 800d326:	bf00      	nop
 800d328:	e7fe      	b.n	800d328 <prvTaskExitError+0x28>
	__asm volatile
 800d32a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d32e:	f383 8811 	msr	BASEPRI, r3
 800d332:	f3bf 8f6f 	isb	sy
 800d336:	f3bf 8f4f 	dsb	sy
 800d33a:	60bb      	str	r3, [r7, #8]
}
 800d33c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800d33e:	bf00      	nop
 800d340:	687b      	ldr	r3, [r7, #4]
 800d342:	2b00      	cmp	r3, #0
 800d344:	d0fc      	beq.n	800d340 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800d346:	bf00      	nop
 800d348:	bf00      	nop
 800d34a:	3714      	adds	r7, #20
 800d34c:	46bd      	mov	sp, r7
 800d34e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d352:	4770      	bx	lr
 800d354:	2000000c 	.word	0x2000000c
	...

0800d360 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800d360:	4b07      	ldr	r3, [pc, #28]	; (800d380 <pxCurrentTCBConst2>)
 800d362:	6819      	ldr	r1, [r3, #0]
 800d364:	6808      	ldr	r0, [r1, #0]
 800d366:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d36a:	f380 8809 	msr	PSP, r0
 800d36e:	f3bf 8f6f 	isb	sy
 800d372:	f04f 0000 	mov.w	r0, #0
 800d376:	f380 8811 	msr	BASEPRI, r0
 800d37a:	4770      	bx	lr
 800d37c:	f3af 8000 	nop.w

0800d380 <pxCurrentTCBConst2>:
 800d380:	20000750 	.word	0x20000750
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800d384:	bf00      	nop
 800d386:	bf00      	nop

0800d388 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800d388:	4808      	ldr	r0, [pc, #32]	; (800d3ac <prvPortStartFirstTask+0x24>)
 800d38a:	6800      	ldr	r0, [r0, #0]
 800d38c:	6800      	ldr	r0, [r0, #0]
 800d38e:	f380 8808 	msr	MSP, r0
 800d392:	f04f 0000 	mov.w	r0, #0
 800d396:	f380 8814 	msr	CONTROL, r0
 800d39a:	b662      	cpsie	i
 800d39c:	b661      	cpsie	f
 800d39e:	f3bf 8f4f 	dsb	sy
 800d3a2:	f3bf 8f6f 	isb	sy
 800d3a6:	df00      	svc	0
 800d3a8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800d3aa:	bf00      	nop
 800d3ac:	e000ed08 	.word	0xe000ed08

0800d3b0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800d3b0:	b580      	push	{r7, lr}
 800d3b2:	b086      	sub	sp, #24
 800d3b4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800d3b6:	4b46      	ldr	r3, [pc, #280]	; (800d4d0 <xPortStartScheduler+0x120>)
 800d3b8:	681b      	ldr	r3, [r3, #0]
 800d3ba:	4a46      	ldr	r2, [pc, #280]	; (800d4d4 <xPortStartScheduler+0x124>)
 800d3bc:	4293      	cmp	r3, r2
 800d3be:	d10a      	bne.n	800d3d6 <xPortStartScheduler+0x26>
	__asm volatile
 800d3c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d3c4:	f383 8811 	msr	BASEPRI, r3
 800d3c8:	f3bf 8f6f 	isb	sy
 800d3cc:	f3bf 8f4f 	dsb	sy
 800d3d0:	613b      	str	r3, [r7, #16]
}
 800d3d2:	bf00      	nop
 800d3d4:	e7fe      	b.n	800d3d4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800d3d6:	4b3e      	ldr	r3, [pc, #248]	; (800d4d0 <xPortStartScheduler+0x120>)
 800d3d8:	681b      	ldr	r3, [r3, #0]
 800d3da:	4a3f      	ldr	r2, [pc, #252]	; (800d4d8 <xPortStartScheduler+0x128>)
 800d3dc:	4293      	cmp	r3, r2
 800d3de:	d10a      	bne.n	800d3f6 <xPortStartScheduler+0x46>
	__asm volatile
 800d3e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d3e4:	f383 8811 	msr	BASEPRI, r3
 800d3e8:	f3bf 8f6f 	isb	sy
 800d3ec:	f3bf 8f4f 	dsb	sy
 800d3f0:	60fb      	str	r3, [r7, #12]
}
 800d3f2:	bf00      	nop
 800d3f4:	e7fe      	b.n	800d3f4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800d3f6:	4b39      	ldr	r3, [pc, #228]	; (800d4dc <xPortStartScheduler+0x12c>)
 800d3f8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800d3fa:	697b      	ldr	r3, [r7, #20]
 800d3fc:	781b      	ldrb	r3, [r3, #0]
 800d3fe:	b2db      	uxtb	r3, r3
 800d400:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800d402:	697b      	ldr	r3, [r7, #20]
 800d404:	22ff      	movs	r2, #255	; 0xff
 800d406:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800d408:	697b      	ldr	r3, [r7, #20]
 800d40a:	781b      	ldrb	r3, [r3, #0]
 800d40c:	b2db      	uxtb	r3, r3
 800d40e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800d410:	78fb      	ldrb	r3, [r7, #3]
 800d412:	b2db      	uxtb	r3, r3
 800d414:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800d418:	b2da      	uxtb	r2, r3
 800d41a:	4b31      	ldr	r3, [pc, #196]	; (800d4e0 <xPortStartScheduler+0x130>)
 800d41c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800d41e:	4b31      	ldr	r3, [pc, #196]	; (800d4e4 <xPortStartScheduler+0x134>)
 800d420:	2207      	movs	r2, #7
 800d422:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800d424:	e009      	b.n	800d43a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 800d426:	4b2f      	ldr	r3, [pc, #188]	; (800d4e4 <xPortStartScheduler+0x134>)
 800d428:	681b      	ldr	r3, [r3, #0]
 800d42a:	3b01      	subs	r3, #1
 800d42c:	4a2d      	ldr	r2, [pc, #180]	; (800d4e4 <xPortStartScheduler+0x134>)
 800d42e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800d430:	78fb      	ldrb	r3, [r7, #3]
 800d432:	b2db      	uxtb	r3, r3
 800d434:	005b      	lsls	r3, r3, #1
 800d436:	b2db      	uxtb	r3, r3
 800d438:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800d43a:	78fb      	ldrb	r3, [r7, #3]
 800d43c:	b2db      	uxtb	r3, r3
 800d43e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d442:	2b80      	cmp	r3, #128	; 0x80
 800d444:	d0ef      	beq.n	800d426 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800d446:	4b27      	ldr	r3, [pc, #156]	; (800d4e4 <xPortStartScheduler+0x134>)
 800d448:	681b      	ldr	r3, [r3, #0]
 800d44a:	f1c3 0307 	rsb	r3, r3, #7
 800d44e:	2b04      	cmp	r3, #4
 800d450:	d00a      	beq.n	800d468 <xPortStartScheduler+0xb8>
	__asm volatile
 800d452:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d456:	f383 8811 	msr	BASEPRI, r3
 800d45a:	f3bf 8f6f 	isb	sy
 800d45e:	f3bf 8f4f 	dsb	sy
 800d462:	60bb      	str	r3, [r7, #8]
}
 800d464:	bf00      	nop
 800d466:	e7fe      	b.n	800d466 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800d468:	4b1e      	ldr	r3, [pc, #120]	; (800d4e4 <xPortStartScheduler+0x134>)
 800d46a:	681b      	ldr	r3, [r3, #0]
 800d46c:	021b      	lsls	r3, r3, #8
 800d46e:	4a1d      	ldr	r2, [pc, #116]	; (800d4e4 <xPortStartScheduler+0x134>)
 800d470:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800d472:	4b1c      	ldr	r3, [pc, #112]	; (800d4e4 <xPortStartScheduler+0x134>)
 800d474:	681b      	ldr	r3, [r3, #0]
 800d476:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800d47a:	4a1a      	ldr	r2, [pc, #104]	; (800d4e4 <xPortStartScheduler+0x134>)
 800d47c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800d47e:	687b      	ldr	r3, [r7, #4]
 800d480:	b2da      	uxtb	r2, r3
 800d482:	697b      	ldr	r3, [r7, #20]
 800d484:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800d486:	4b18      	ldr	r3, [pc, #96]	; (800d4e8 <xPortStartScheduler+0x138>)
 800d488:	681b      	ldr	r3, [r3, #0]
 800d48a:	4a17      	ldr	r2, [pc, #92]	; (800d4e8 <xPortStartScheduler+0x138>)
 800d48c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800d490:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800d492:	4b15      	ldr	r3, [pc, #84]	; (800d4e8 <xPortStartScheduler+0x138>)
 800d494:	681b      	ldr	r3, [r3, #0]
 800d496:	4a14      	ldr	r2, [pc, #80]	; (800d4e8 <xPortStartScheduler+0x138>)
 800d498:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800d49c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800d49e:	f000 f8dd 	bl	800d65c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800d4a2:	4b12      	ldr	r3, [pc, #72]	; (800d4ec <xPortStartScheduler+0x13c>)
 800d4a4:	2200      	movs	r2, #0
 800d4a6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800d4a8:	f000 f8fc 	bl	800d6a4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800d4ac:	4b10      	ldr	r3, [pc, #64]	; (800d4f0 <xPortStartScheduler+0x140>)
 800d4ae:	681b      	ldr	r3, [r3, #0]
 800d4b0:	4a0f      	ldr	r2, [pc, #60]	; (800d4f0 <xPortStartScheduler+0x140>)
 800d4b2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800d4b6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800d4b8:	f7ff ff66 	bl	800d388 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800d4bc:	f7fe ff30 	bl	800c320 <vTaskSwitchContext>
	prvTaskExitError();
 800d4c0:	f7ff ff1e 	bl	800d300 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800d4c4:	2300      	movs	r3, #0
}
 800d4c6:	4618      	mov	r0, r3
 800d4c8:	3718      	adds	r7, #24
 800d4ca:	46bd      	mov	sp, r7
 800d4cc:	bd80      	pop	{r7, pc}
 800d4ce:	bf00      	nop
 800d4d0:	e000ed00 	.word	0xe000ed00
 800d4d4:	410fc271 	.word	0x410fc271
 800d4d8:	410fc270 	.word	0x410fc270
 800d4dc:	e000e400 	.word	0xe000e400
 800d4e0:	20000978 	.word	0x20000978
 800d4e4:	2000097c 	.word	0x2000097c
 800d4e8:	e000ed20 	.word	0xe000ed20
 800d4ec:	2000000c 	.word	0x2000000c
 800d4f0:	e000ef34 	.word	0xe000ef34

0800d4f4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800d4f4:	b480      	push	{r7}
 800d4f6:	b083      	sub	sp, #12
 800d4f8:	af00      	add	r7, sp, #0
	__asm volatile
 800d4fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d4fe:	f383 8811 	msr	BASEPRI, r3
 800d502:	f3bf 8f6f 	isb	sy
 800d506:	f3bf 8f4f 	dsb	sy
 800d50a:	607b      	str	r3, [r7, #4]
}
 800d50c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800d50e:	4b0f      	ldr	r3, [pc, #60]	; (800d54c <vPortEnterCritical+0x58>)
 800d510:	681b      	ldr	r3, [r3, #0]
 800d512:	3301      	adds	r3, #1
 800d514:	4a0d      	ldr	r2, [pc, #52]	; (800d54c <vPortEnterCritical+0x58>)
 800d516:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800d518:	4b0c      	ldr	r3, [pc, #48]	; (800d54c <vPortEnterCritical+0x58>)
 800d51a:	681b      	ldr	r3, [r3, #0]
 800d51c:	2b01      	cmp	r3, #1
 800d51e:	d10f      	bne.n	800d540 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800d520:	4b0b      	ldr	r3, [pc, #44]	; (800d550 <vPortEnterCritical+0x5c>)
 800d522:	681b      	ldr	r3, [r3, #0]
 800d524:	b2db      	uxtb	r3, r3
 800d526:	2b00      	cmp	r3, #0
 800d528:	d00a      	beq.n	800d540 <vPortEnterCritical+0x4c>
	__asm volatile
 800d52a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d52e:	f383 8811 	msr	BASEPRI, r3
 800d532:	f3bf 8f6f 	isb	sy
 800d536:	f3bf 8f4f 	dsb	sy
 800d53a:	603b      	str	r3, [r7, #0]
}
 800d53c:	bf00      	nop
 800d53e:	e7fe      	b.n	800d53e <vPortEnterCritical+0x4a>
	}
}
 800d540:	bf00      	nop
 800d542:	370c      	adds	r7, #12
 800d544:	46bd      	mov	sp, r7
 800d546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d54a:	4770      	bx	lr
 800d54c:	2000000c 	.word	0x2000000c
 800d550:	e000ed04 	.word	0xe000ed04

0800d554 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800d554:	b480      	push	{r7}
 800d556:	b083      	sub	sp, #12
 800d558:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800d55a:	4b12      	ldr	r3, [pc, #72]	; (800d5a4 <vPortExitCritical+0x50>)
 800d55c:	681b      	ldr	r3, [r3, #0]
 800d55e:	2b00      	cmp	r3, #0
 800d560:	d10a      	bne.n	800d578 <vPortExitCritical+0x24>
	__asm volatile
 800d562:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d566:	f383 8811 	msr	BASEPRI, r3
 800d56a:	f3bf 8f6f 	isb	sy
 800d56e:	f3bf 8f4f 	dsb	sy
 800d572:	607b      	str	r3, [r7, #4]
}
 800d574:	bf00      	nop
 800d576:	e7fe      	b.n	800d576 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800d578:	4b0a      	ldr	r3, [pc, #40]	; (800d5a4 <vPortExitCritical+0x50>)
 800d57a:	681b      	ldr	r3, [r3, #0]
 800d57c:	3b01      	subs	r3, #1
 800d57e:	4a09      	ldr	r2, [pc, #36]	; (800d5a4 <vPortExitCritical+0x50>)
 800d580:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800d582:	4b08      	ldr	r3, [pc, #32]	; (800d5a4 <vPortExitCritical+0x50>)
 800d584:	681b      	ldr	r3, [r3, #0]
 800d586:	2b00      	cmp	r3, #0
 800d588:	d105      	bne.n	800d596 <vPortExitCritical+0x42>
 800d58a:	2300      	movs	r3, #0
 800d58c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800d58e:	683b      	ldr	r3, [r7, #0]
 800d590:	f383 8811 	msr	BASEPRI, r3
}
 800d594:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800d596:	bf00      	nop
 800d598:	370c      	adds	r7, #12
 800d59a:	46bd      	mov	sp, r7
 800d59c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5a0:	4770      	bx	lr
 800d5a2:	bf00      	nop
 800d5a4:	2000000c 	.word	0x2000000c
	...

0800d5b0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800d5b0:	f3ef 8009 	mrs	r0, PSP
 800d5b4:	f3bf 8f6f 	isb	sy
 800d5b8:	4b15      	ldr	r3, [pc, #84]	; (800d610 <pxCurrentTCBConst>)
 800d5ba:	681a      	ldr	r2, [r3, #0]
 800d5bc:	f01e 0f10 	tst.w	lr, #16
 800d5c0:	bf08      	it	eq
 800d5c2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800d5c6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d5ca:	6010      	str	r0, [r2, #0]
 800d5cc:	e92d 0009 	stmdb	sp!, {r0, r3}
 800d5d0:	f04f 0050 	mov.w	r0, #80	; 0x50
 800d5d4:	f380 8811 	msr	BASEPRI, r0
 800d5d8:	f3bf 8f4f 	dsb	sy
 800d5dc:	f3bf 8f6f 	isb	sy
 800d5e0:	f7fe fe9e 	bl	800c320 <vTaskSwitchContext>
 800d5e4:	f04f 0000 	mov.w	r0, #0
 800d5e8:	f380 8811 	msr	BASEPRI, r0
 800d5ec:	bc09      	pop	{r0, r3}
 800d5ee:	6819      	ldr	r1, [r3, #0]
 800d5f0:	6808      	ldr	r0, [r1, #0]
 800d5f2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d5f6:	f01e 0f10 	tst.w	lr, #16
 800d5fa:	bf08      	it	eq
 800d5fc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800d600:	f380 8809 	msr	PSP, r0
 800d604:	f3bf 8f6f 	isb	sy
 800d608:	4770      	bx	lr
 800d60a:	bf00      	nop
 800d60c:	f3af 8000 	nop.w

0800d610 <pxCurrentTCBConst>:
 800d610:	20000750 	.word	0x20000750
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800d614:	bf00      	nop
 800d616:	bf00      	nop

0800d618 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800d618:	b580      	push	{r7, lr}
 800d61a:	b082      	sub	sp, #8
 800d61c:	af00      	add	r7, sp, #0
	__asm volatile
 800d61e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d622:	f383 8811 	msr	BASEPRI, r3
 800d626:	f3bf 8f6f 	isb	sy
 800d62a:	f3bf 8f4f 	dsb	sy
 800d62e:	607b      	str	r3, [r7, #4]
}
 800d630:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800d632:	f7fe fdbd 	bl	800c1b0 <xTaskIncrementTick>
 800d636:	4603      	mov	r3, r0
 800d638:	2b00      	cmp	r3, #0
 800d63a:	d003      	beq.n	800d644 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800d63c:	4b06      	ldr	r3, [pc, #24]	; (800d658 <SysTick_Handler+0x40>)
 800d63e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d642:	601a      	str	r2, [r3, #0]
 800d644:	2300      	movs	r3, #0
 800d646:	603b      	str	r3, [r7, #0]
	__asm volatile
 800d648:	683b      	ldr	r3, [r7, #0]
 800d64a:	f383 8811 	msr	BASEPRI, r3
}
 800d64e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800d650:	bf00      	nop
 800d652:	3708      	adds	r7, #8
 800d654:	46bd      	mov	sp, r7
 800d656:	bd80      	pop	{r7, pc}
 800d658:	e000ed04 	.word	0xe000ed04

0800d65c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800d65c:	b480      	push	{r7}
 800d65e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800d660:	4b0b      	ldr	r3, [pc, #44]	; (800d690 <vPortSetupTimerInterrupt+0x34>)
 800d662:	2200      	movs	r2, #0
 800d664:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800d666:	4b0b      	ldr	r3, [pc, #44]	; (800d694 <vPortSetupTimerInterrupt+0x38>)
 800d668:	2200      	movs	r2, #0
 800d66a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800d66c:	4b0a      	ldr	r3, [pc, #40]	; (800d698 <vPortSetupTimerInterrupt+0x3c>)
 800d66e:	681b      	ldr	r3, [r3, #0]
 800d670:	4a0a      	ldr	r2, [pc, #40]	; (800d69c <vPortSetupTimerInterrupt+0x40>)
 800d672:	fba2 2303 	umull	r2, r3, r2, r3
 800d676:	099b      	lsrs	r3, r3, #6
 800d678:	4a09      	ldr	r2, [pc, #36]	; (800d6a0 <vPortSetupTimerInterrupt+0x44>)
 800d67a:	3b01      	subs	r3, #1
 800d67c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800d67e:	4b04      	ldr	r3, [pc, #16]	; (800d690 <vPortSetupTimerInterrupt+0x34>)
 800d680:	2207      	movs	r2, #7
 800d682:	601a      	str	r2, [r3, #0]
}
 800d684:	bf00      	nop
 800d686:	46bd      	mov	sp, r7
 800d688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d68c:	4770      	bx	lr
 800d68e:	bf00      	nop
 800d690:	e000e010 	.word	0xe000e010
 800d694:	e000e018 	.word	0xe000e018
 800d698:	20000000 	.word	0x20000000
 800d69c:	10624dd3 	.word	0x10624dd3
 800d6a0:	e000e014 	.word	0xe000e014

0800d6a4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800d6a4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800d6b4 <vPortEnableVFP+0x10>
 800d6a8:	6801      	ldr	r1, [r0, #0]
 800d6aa:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800d6ae:	6001      	str	r1, [r0, #0]
 800d6b0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800d6b2:	bf00      	nop
 800d6b4:	e000ed88 	.word	0xe000ed88

0800d6b8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800d6b8:	b480      	push	{r7}
 800d6ba:	b085      	sub	sp, #20
 800d6bc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800d6be:	f3ef 8305 	mrs	r3, IPSR
 800d6c2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800d6c4:	68fb      	ldr	r3, [r7, #12]
 800d6c6:	2b0f      	cmp	r3, #15
 800d6c8:	d914      	bls.n	800d6f4 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800d6ca:	4a17      	ldr	r2, [pc, #92]	; (800d728 <vPortValidateInterruptPriority+0x70>)
 800d6cc:	68fb      	ldr	r3, [r7, #12]
 800d6ce:	4413      	add	r3, r2
 800d6d0:	781b      	ldrb	r3, [r3, #0]
 800d6d2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800d6d4:	4b15      	ldr	r3, [pc, #84]	; (800d72c <vPortValidateInterruptPriority+0x74>)
 800d6d6:	781b      	ldrb	r3, [r3, #0]
 800d6d8:	7afa      	ldrb	r2, [r7, #11]
 800d6da:	429a      	cmp	r2, r3
 800d6dc:	d20a      	bcs.n	800d6f4 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800d6de:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d6e2:	f383 8811 	msr	BASEPRI, r3
 800d6e6:	f3bf 8f6f 	isb	sy
 800d6ea:	f3bf 8f4f 	dsb	sy
 800d6ee:	607b      	str	r3, [r7, #4]
}
 800d6f0:	bf00      	nop
 800d6f2:	e7fe      	b.n	800d6f2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800d6f4:	4b0e      	ldr	r3, [pc, #56]	; (800d730 <vPortValidateInterruptPriority+0x78>)
 800d6f6:	681b      	ldr	r3, [r3, #0]
 800d6f8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800d6fc:	4b0d      	ldr	r3, [pc, #52]	; (800d734 <vPortValidateInterruptPriority+0x7c>)
 800d6fe:	681b      	ldr	r3, [r3, #0]
 800d700:	429a      	cmp	r2, r3
 800d702:	d90a      	bls.n	800d71a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800d704:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d708:	f383 8811 	msr	BASEPRI, r3
 800d70c:	f3bf 8f6f 	isb	sy
 800d710:	f3bf 8f4f 	dsb	sy
 800d714:	603b      	str	r3, [r7, #0]
}
 800d716:	bf00      	nop
 800d718:	e7fe      	b.n	800d718 <vPortValidateInterruptPriority+0x60>
	}
 800d71a:	bf00      	nop
 800d71c:	3714      	adds	r7, #20
 800d71e:	46bd      	mov	sp, r7
 800d720:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d724:	4770      	bx	lr
 800d726:	bf00      	nop
 800d728:	e000e3f0 	.word	0xe000e3f0
 800d72c:	20000978 	.word	0x20000978
 800d730:	e000ed0c 	.word	0xe000ed0c
 800d734:	2000097c 	.word	0x2000097c

0800d738 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800d738:	b580      	push	{r7, lr}
 800d73a:	b08a      	sub	sp, #40	; 0x28
 800d73c:	af00      	add	r7, sp, #0
 800d73e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800d740:	2300      	movs	r3, #0
 800d742:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800d744:	f7fe fc7a 	bl	800c03c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800d748:	4b5b      	ldr	r3, [pc, #364]	; (800d8b8 <pvPortMalloc+0x180>)
 800d74a:	681b      	ldr	r3, [r3, #0]
 800d74c:	2b00      	cmp	r3, #0
 800d74e:	d101      	bne.n	800d754 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800d750:	f000 f920 	bl	800d994 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800d754:	4b59      	ldr	r3, [pc, #356]	; (800d8bc <pvPortMalloc+0x184>)
 800d756:	681a      	ldr	r2, [r3, #0]
 800d758:	687b      	ldr	r3, [r7, #4]
 800d75a:	4013      	ands	r3, r2
 800d75c:	2b00      	cmp	r3, #0
 800d75e:	f040 8093 	bne.w	800d888 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800d762:	687b      	ldr	r3, [r7, #4]
 800d764:	2b00      	cmp	r3, #0
 800d766:	d01d      	beq.n	800d7a4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800d768:	2208      	movs	r2, #8
 800d76a:	687b      	ldr	r3, [r7, #4]
 800d76c:	4413      	add	r3, r2
 800d76e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800d770:	687b      	ldr	r3, [r7, #4]
 800d772:	f003 0307 	and.w	r3, r3, #7
 800d776:	2b00      	cmp	r3, #0
 800d778:	d014      	beq.n	800d7a4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800d77a:	687b      	ldr	r3, [r7, #4]
 800d77c:	f023 0307 	bic.w	r3, r3, #7
 800d780:	3308      	adds	r3, #8
 800d782:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800d784:	687b      	ldr	r3, [r7, #4]
 800d786:	f003 0307 	and.w	r3, r3, #7
 800d78a:	2b00      	cmp	r3, #0
 800d78c:	d00a      	beq.n	800d7a4 <pvPortMalloc+0x6c>
	__asm volatile
 800d78e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d792:	f383 8811 	msr	BASEPRI, r3
 800d796:	f3bf 8f6f 	isb	sy
 800d79a:	f3bf 8f4f 	dsb	sy
 800d79e:	617b      	str	r3, [r7, #20]
}
 800d7a0:	bf00      	nop
 800d7a2:	e7fe      	b.n	800d7a2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800d7a4:	687b      	ldr	r3, [r7, #4]
 800d7a6:	2b00      	cmp	r3, #0
 800d7a8:	d06e      	beq.n	800d888 <pvPortMalloc+0x150>
 800d7aa:	4b45      	ldr	r3, [pc, #276]	; (800d8c0 <pvPortMalloc+0x188>)
 800d7ac:	681b      	ldr	r3, [r3, #0]
 800d7ae:	687a      	ldr	r2, [r7, #4]
 800d7b0:	429a      	cmp	r2, r3
 800d7b2:	d869      	bhi.n	800d888 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800d7b4:	4b43      	ldr	r3, [pc, #268]	; (800d8c4 <pvPortMalloc+0x18c>)
 800d7b6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800d7b8:	4b42      	ldr	r3, [pc, #264]	; (800d8c4 <pvPortMalloc+0x18c>)
 800d7ba:	681b      	ldr	r3, [r3, #0]
 800d7bc:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800d7be:	e004      	b.n	800d7ca <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 800d7c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d7c2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800d7c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d7c6:	681b      	ldr	r3, [r3, #0]
 800d7c8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800d7ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d7cc:	685b      	ldr	r3, [r3, #4]
 800d7ce:	687a      	ldr	r2, [r7, #4]
 800d7d0:	429a      	cmp	r2, r3
 800d7d2:	d903      	bls.n	800d7dc <pvPortMalloc+0xa4>
 800d7d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d7d6:	681b      	ldr	r3, [r3, #0]
 800d7d8:	2b00      	cmp	r3, #0
 800d7da:	d1f1      	bne.n	800d7c0 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800d7dc:	4b36      	ldr	r3, [pc, #216]	; (800d8b8 <pvPortMalloc+0x180>)
 800d7de:	681b      	ldr	r3, [r3, #0]
 800d7e0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d7e2:	429a      	cmp	r2, r3
 800d7e4:	d050      	beq.n	800d888 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800d7e6:	6a3b      	ldr	r3, [r7, #32]
 800d7e8:	681b      	ldr	r3, [r3, #0]
 800d7ea:	2208      	movs	r2, #8
 800d7ec:	4413      	add	r3, r2
 800d7ee:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800d7f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d7f2:	681a      	ldr	r2, [r3, #0]
 800d7f4:	6a3b      	ldr	r3, [r7, #32]
 800d7f6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800d7f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d7fa:	685a      	ldr	r2, [r3, #4]
 800d7fc:	687b      	ldr	r3, [r7, #4]
 800d7fe:	1ad2      	subs	r2, r2, r3
 800d800:	2308      	movs	r3, #8
 800d802:	005b      	lsls	r3, r3, #1
 800d804:	429a      	cmp	r2, r3
 800d806:	d91f      	bls.n	800d848 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800d808:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d80a:	687b      	ldr	r3, [r7, #4]
 800d80c:	4413      	add	r3, r2
 800d80e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800d810:	69bb      	ldr	r3, [r7, #24]
 800d812:	f003 0307 	and.w	r3, r3, #7
 800d816:	2b00      	cmp	r3, #0
 800d818:	d00a      	beq.n	800d830 <pvPortMalloc+0xf8>
	__asm volatile
 800d81a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d81e:	f383 8811 	msr	BASEPRI, r3
 800d822:	f3bf 8f6f 	isb	sy
 800d826:	f3bf 8f4f 	dsb	sy
 800d82a:	613b      	str	r3, [r7, #16]
}
 800d82c:	bf00      	nop
 800d82e:	e7fe      	b.n	800d82e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800d830:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d832:	685a      	ldr	r2, [r3, #4]
 800d834:	687b      	ldr	r3, [r7, #4]
 800d836:	1ad2      	subs	r2, r2, r3
 800d838:	69bb      	ldr	r3, [r7, #24]
 800d83a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800d83c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d83e:	687a      	ldr	r2, [r7, #4]
 800d840:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800d842:	69b8      	ldr	r0, [r7, #24]
 800d844:	f000 f908 	bl	800da58 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800d848:	4b1d      	ldr	r3, [pc, #116]	; (800d8c0 <pvPortMalloc+0x188>)
 800d84a:	681a      	ldr	r2, [r3, #0]
 800d84c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d84e:	685b      	ldr	r3, [r3, #4]
 800d850:	1ad3      	subs	r3, r2, r3
 800d852:	4a1b      	ldr	r2, [pc, #108]	; (800d8c0 <pvPortMalloc+0x188>)
 800d854:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800d856:	4b1a      	ldr	r3, [pc, #104]	; (800d8c0 <pvPortMalloc+0x188>)
 800d858:	681a      	ldr	r2, [r3, #0]
 800d85a:	4b1b      	ldr	r3, [pc, #108]	; (800d8c8 <pvPortMalloc+0x190>)
 800d85c:	681b      	ldr	r3, [r3, #0]
 800d85e:	429a      	cmp	r2, r3
 800d860:	d203      	bcs.n	800d86a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800d862:	4b17      	ldr	r3, [pc, #92]	; (800d8c0 <pvPortMalloc+0x188>)
 800d864:	681b      	ldr	r3, [r3, #0]
 800d866:	4a18      	ldr	r2, [pc, #96]	; (800d8c8 <pvPortMalloc+0x190>)
 800d868:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800d86a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d86c:	685a      	ldr	r2, [r3, #4]
 800d86e:	4b13      	ldr	r3, [pc, #76]	; (800d8bc <pvPortMalloc+0x184>)
 800d870:	681b      	ldr	r3, [r3, #0]
 800d872:	431a      	orrs	r2, r3
 800d874:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d876:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800d878:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d87a:	2200      	movs	r2, #0
 800d87c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800d87e:	4b13      	ldr	r3, [pc, #76]	; (800d8cc <pvPortMalloc+0x194>)
 800d880:	681b      	ldr	r3, [r3, #0]
 800d882:	3301      	adds	r3, #1
 800d884:	4a11      	ldr	r2, [pc, #68]	; (800d8cc <pvPortMalloc+0x194>)
 800d886:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800d888:	f7fe fbe6 	bl	800c058 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800d88c:	69fb      	ldr	r3, [r7, #28]
 800d88e:	f003 0307 	and.w	r3, r3, #7
 800d892:	2b00      	cmp	r3, #0
 800d894:	d00a      	beq.n	800d8ac <pvPortMalloc+0x174>
	__asm volatile
 800d896:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d89a:	f383 8811 	msr	BASEPRI, r3
 800d89e:	f3bf 8f6f 	isb	sy
 800d8a2:	f3bf 8f4f 	dsb	sy
 800d8a6:	60fb      	str	r3, [r7, #12]
}
 800d8a8:	bf00      	nop
 800d8aa:	e7fe      	b.n	800d8aa <pvPortMalloc+0x172>
	return pvReturn;
 800d8ac:	69fb      	ldr	r3, [r7, #28]
}
 800d8ae:	4618      	mov	r0, r3
 800d8b0:	3728      	adds	r7, #40	; 0x28
 800d8b2:	46bd      	mov	sp, r7
 800d8b4:	bd80      	pop	{r7, pc}
 800d8b6:	bf00      	nop
 800d8b8:	20008988 	.word	0x20008988
 800d8bc:	2000899c 	.word	0x2000899c
 800d8c0:	2000898c 	.word	0x2000898c
 800d8c4:	20008980 	.word	0x20008980
 800d8c8:	20008990 	.word	0x20008990
 800d8cc:	20008994 	.word	0x20008994

0800d8d0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800d8d0:	b580      	push	{r7, lr}
 800d8d2:	b086      	sub	sp, #24
 800d8d4:	af00      	add	r7, sp, #0
 800d8d6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800d8d8:	687b      	ldr	r3, [r7, #4]
 800d8da:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800d8dc:	687b      	ldr	r3, [r7, #4]
 800d8de:	2b00      	cmp	r3, #0
 800d8e0:	d04d      	beq.n	800d97e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800d8e2:	2308      	movs	r3, #8
 800d8e4:	425b      	negs	r3, r3
 800d8e6:	697a      	ldr	r2, [r7, #20]
 800d8e8:	4413      	add	r3, r2
 800d8ea:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800d8ec:	697b      	ldr	r3, [r7, #20]
 800d8ee:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800d8f0:	693b      	ldr	r3, [r7, #16]
 800d8f2:	685a      	ldr	r2, [r3, #4]
 800d8f4:	4b24      	ldr	r3, [pc, #144]	; (800d988 <vPortFree+0xb8>)
 800d8f6:	681b      	ldr	r3, [r3, #0]
 800d8f8:	4013      	ands	r3, r2
 800d8fa:	2b00      	cmp	r3, #0
 800d8fc:	d10a      	bne.n	800d914 <vPortFree+0x44>
	__asm volatile
 800d8fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d902:	f383 8811 	msr	BASEPRI, r3
 800d906:	f3bf 8f6f 	isb	sy
 800d90a:	f3bf 8f4f 	dsb	sy
 800d90e:	60fb      	str	r3, [r7, #12]
}
 800d910:	bf00      	nop
 800d912:	e7fe      	b.n	800d912 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800d914:	693b      	ldr	r3, [r7, #16]
 800d916:	681b      	ldr	r3, [r3, #0]
 800d918:	2b00      	cmp	r3, #0
 800d91a:	d00a      	beq.n	800d932 <vPortFree+0x62>
	__asm volatile
 800d91c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d920:	f383 8811 	msr	BASEPRI, r3
 800d924:	f3bf 8f6f 	isb	sy
 800d928:	f3bf 8f4f 	dsb	sy
 800d92c:	60bb      	str	r3, [r7, #8]
}
 800d92e:	bf00      	nop
 800d930:	e7fe      	b.n	800d930 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800d932:	693b      	ldr	r3, [r7, #16]
 800d934:	685a      	ldr	r2, [r3, #4]
 800d936:	4b14      	ldr	r3, [pc, #80]	; (800d988 <vPortFree+0xb8>)
 800d938:	681b      	ldr	r3, [r3, #0]
 800d93a:	4013      	ands	r3, r2
 800d93c:	2b00      	cmp	r3, #0
 800d93e:	d01e      	beq.n	800d97e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800d940:	693b      	ldr	r3, [r7, #16]
 800d942:	681b      	ldr	r3, [r3, #0]
 800d944:	2b00      	cmp	r3, #0
 800d946:	d11a      	bne.n	800d97e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800d948:	693b      	ldr	r3, [r7, #16]
 800d94a:	685a      	ldr	r2, [r3, #4]
 800d94c:	4b0e      	ldr	r3, [pc, #56]	; (800d988 <vPortFree+0xb8>)
 800d94e:	681b      	ldr	r3, [r3, #0]
 800d950:	43db      	mvns	r3, r3
 800d952:	401a      	ands	r2, r3
 800d954:	693b      	ldr	r3, [r7, #16]
 800d956:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800d958:	f7fe fb70 	bl	800c03c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800d95c:	693b      	ldr	r3, [r7, #16]
 800d95e:	685a      	ldr	r2, [r3, #4]
 800d960:	4b0a      	ldr	r3, [pc, #40]	; (800d98c <vPortFree+0xbc>)
 800d962:	681b      	ldr	r3, [r3, #0]
 800d964:	4413      	add	r3, r2
 800d966:	4a09      	ldr	r2, [pc, #36]	; (800d98c <vPortFree+0xbc>)
 800d968:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800d96a:	6938      	ldr	r0, [r7, #16]
 800d96c:	f000 f874 	bl	800da58 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800d970:	4b07      	ldr	r3, [pc, #28]	; (800d990 <vPortFree+0xc0>)
 800d972:	681b      	ldr	r3, [r3, #0]
 800d974:	3301      	adds	r3, #1
 800d976:	4a06      	ldr	r2, [pc, #24]	; (800d990 <vPortFree+0xc0>)
 800d978:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800d97a:	f7fe fb6d 	bl	800c058 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800d97e:	bf00      	nop
 800d980:	3718      	adds	r7, #24
 800d982:	46bd      	mov	sp, r7
 800d984:	bd80      	pop	{r7, pc}
 800d986:	bf00      	nop
 800d988:	2000899c 	.word	0x2000899c
 800d98c:	2000898c 	.word	0x2000898c
 800d990:	20008998 	.word	0x20008998

0800d994 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800d994:	b480      	push	{r7}
 800d996:	b085      	sub	sp, #20
 800d998:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800d99a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800d99e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800d9a0:	4b27      	ldr	r3, [pc, #156]	; (800da40 <prvHeapInit+0xac>)
 800d9a2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800d9a4:	68fb      	ldr	r3, [r7, #12]
 800d9a6:	f003 0307 	and.w	r3, r3, #7
 800d9aa:	2b00      	cmp	r3, #0
 800d9ac:	d00c      	beq.n	800d9c8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800d9ae:	68fb      	ldr	r3, [r7, #12]
 800d9b0:	3307      	adds	r3, #7
 800d9b2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800d9b4:	68fb      	ldr	r3, [r7, #12]
 800d9b6:	f023 0307 	bic.w	r3, r3, #7
 800d9ba:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800d9bc:	68ba      	ldr	r2, [r7, #8]
 800d9be:	68fb      	ldr	r3, [r7, #12]
 800d9c0:	1ad3      	subs	r3, r2, r3
 800d9c2:	4a1f      	ldr	r2, [pc, #124]	; (800da40 <prvHeapInit+0xac>)
 800d9c4:	4413      	add	r3, r2
 800d9c6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800d9c8:	68fb      	ldr	r3, [r7, #12]
 800d9ca:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800d9cc:	4a1d      	ldr	r2, [pc, #116]	; (800da44 <prvHeapInit+0xb0>)
 800d9ce:	687b      	ldr	r3, [r7, #4]
 800d9d0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800d9d2:	4b1c      	ldr	r3, [pc, #112]	; (800da44 <prvHeapInit+0xb0>)
 800d9d4:	2200      	movs	r2, #0
 800d9d6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800d9d8:	687b      	ldr	r3, [r7, #4]
 800d9da:	68ba      	ldr	r2, [r7, #8]
 800d9dc:	4413      	add	r3, r2
 800d9de:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800d9e0:	2208      	movs	r2, #8
 800d9e2:	68fb      	ldr	r3, [r7, #12]
 800d9e4:	1a9b      	subs	r3, r3, r2
 800d9e6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800d9e8:	68fb      	ldr	r3, [r7, #12]
 800d9ea:	f023 0307 	bic.w	r3, r3, #7
 800d9ee:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800d9f0:	68fb      	ldr	r3, [r7, #12]
 800d9f2:	4a15      	ldr	r2, [pc, #84]	; (800da48 <prvHeapInit+0xb4>)
 800d9f4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800d9f6:	4b14      	ldr	r3, [pc, #80]	; (800da48 <prvHeapInit+0xb4>)
 800d9f8:	681b      	ldr	r3, [r3, #0]
 800d9fa:	2200      	movs	r2, #0
 800d9fc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800d9fe:	4b12      	ldr	r3, [pc, #72]	; (800da48 <prvHeapInit+0xb4>)
 800da00:	681b      	ldr	r3, [r3, #0]
 800da02:	2200      	movs	r2, #0
 800da04:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800da06:	687b      	ldr	r3, [r7, #4]
 800da08:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800da0a:	683b      	ldr	r3, [r7, #0]
 800da0c:	68fa      	ldr	r2, [r7, #12]
 800da0e:	1ad2      	subs	r2, r2, r3
 800da10:	683b      	ldr	r3, [r7, #0]
 800da12:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800da14:	4b0c      	ldr	r3, [pc, #48]	; (800da48 <prvHeapInit+0xb4>)
 800da16:	681a      	ldr	r2, [r3, #0]
 800da18:	683b      	ldr	r3, [r7, #0]
 800da1a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800da1c:	683b      	ldr	r3, [r7, #0]
 800da1e:	685b      	ldr	r3, [r3, #4]
 800da20:	4a0a      	ldr	r2, [pc, #40]	; (800da4c <prvHeapInit+0xb8>)
 800da22:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800da24:	683b      	ldr	r3, [r7, #0]
 800da26:	685b      	ldr	r3, [r3, #4]
 800da28:	4a09      	ldr	r2, [pc, #36]	; (800da50 <prvHeapInit+0xbc>)
 800da2a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800da2c:	4b09      	ldr	r3, [pc, #36]	; (800da54 <prvHeapInit+0xc0>)
 800da2e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800da32:	601a      	str	r2, [r3, #0]
}
 800da34:	bf00      	nop
 800da36:	3714      	adds	r7, #20
 800da38:	46bd      	mov	sp, r7
 800da3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da3e:	4770      	bx	lr
 800da40:	20000980 	.word	0x20000980
 800da44:	20008980 	.word	0x20008980
 800da48:	20008988 	.word	0x20008988
 800da4c:	20008990 	.word	0x20008990
 800da50:	2000898c 	.word	0x2000898c
 800da54:	2000899c 	.word	0x2000899c

0800da58 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800da58:	b480      	push	{r7}
 800da5a:	b085      	sub	sp, #20
 800da5c:	af00      	add	r7, sp, #0
 800da5e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800da60:	4b28      	ldr	r3, [pc, #160]	; (800db04 <prvInsertBlockIntoFreeList+0xac>)
 800da62:	60fb      	str	r3, [r7, #12]
 800da64:	e002      	b.n	800da6c <prvInsertBlockIntoFreeList+0x14>
 800da66:	68fb      	ldr	r3, [r7, #12]
 800da68:	681b      	ldr	r3, [r3, #0]
 800da6a:	60fb      	str	r3, [r7, #12]
 800da6c:	68fb      	ldr	r3, [r7, #12]
 800da6e:	681b      	ldr	r3, [r3, #0]
 800da70:	687a      	ldr	r2, [r7, #4]
 800da72:	429a      	cmp	r2, r3
 800da74:	d8f7      	bhi.n	800da66 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800da76:	68fb      	ldr	r3, [r7, #12]
 800da78:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800da7a:	68fb      	ldr	r3, [r7, #12]
 800da7c:	685b      	ldr	r3, [r3, #4]
 800da7e:	68ba      	ldr	r2, [r7, #8]
 800da80:	4413      	add	r3, r2
 800da82:	687a      	ldr	r2, [r7, #4]
 800da84:	429a      	cmp	r2, r3
 800da86:	d108      	bne.n	800da9a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800da88:	68fb      	ldr	r3, [r7, #12]
 800da8a:	685a      	ldr	r2, [r3, #4]
 800da8c:	687b      	ldr	r3, [r7, #4]
 800da8e:	685b      	ldr	r3, [r3, #4]
 800da90:	441a      	add	r2, r3
 800da92:	68fb      	ldr	r3, [r7, #12]
 800da94:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800da96:	68fb      	ldr	r3, [r7, #12]
 800da98:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800da9a:	687b      	ldr	r3, [r7, #4]
 800da9c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800da9e:	687b      	ldr	r3, [r7, #4]
 800daa0:	685b      	ldr	r3, [r3, #4]
 800daa2:	68ba      	ldr	r2, [r7, #8]
 800daa4:	441a      	add	r2, r3
 800daa6:	68fb      	ldr	r3, [r7, #12]
 800daa8:	681b      	ldr	r3, [r3, #0]
 800daaa:	429a      	cmp	r2, r3
 800daac:	d118      	bne.n	800dae0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800daae:	68fb      	ldr	r3, [r7, #12]
 800dab0:	681a      	ldr	r2, [r3, #0]
 800dab2:	4b15      	ldr	r3, [pc, #84]	; (800db08 <prvInsertBlockIntoFreeList+0xb0>)
 800dab4:	681b      	ldr	r3, [r3, #0]
 800dab6:	429a      	cmp	r2, r3
 800dab8:	d00d      	beq.n	800dad6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800daba:	687b      	ldr	r3, [r7, #4]
 800dabc:	685a      	ldr	r2, [r3, #4]
 800dabe:	68fb      	ldr	r3, [r7, #12]
 800dac0:	681b      	ldr	r3, [r3, #0]
 800dac2:	685b      	ldr	r3, [r3, #4]
 800dac4:	441a      	add	r2, r3
 800dac6:	687b      	ldr	r3, [r7, #4]
 800dac8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800daca:	68fb      	ldr	r3, [r7, #12]
 800dacc:	681b      	ldr	r3, [r3, #0]
 800dace:	681a      	ldr	r2, [r3, #0]
 800dad0:	687b      	ldr	r3, [r7, #4]
 800dad2:	601a      	str	r2, [r3, #0]
 800dad4:	e008      	b.n	800dae8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800dad6:	4b0c      	ldr	r3, [pc, #48]	; (800db08 <prvInsertBlockIntoFreeList+0xb0>)
 800dad8:	681a      	ldr	r2, [r3, #0]
 800dada:	687b      	ldr	r3, [r7, #4]
 800dadc:	601a      	str	r2, [r3, #0]
 800dade:	e003      	b.n	800dae8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800dae0:	68fb      	ldr	r3, [r7, #12]
 800dae2:	681a      	ldr	r2, [r3, #0]
 800dae4:	687b      	ldr	r3, [r7, #4]
 800dae6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800dae8:	68fa      	ldr	r2, [r7, #12]
 800daea:	687b      	ldr	r3, [r7, #4]
 800daec:	429a      	cmp	r2, r3
 800daee:	d002      	beq.n	800daf6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800daf0:	68fb      	ldr	r3, [r7, #12]
 800daf2:	687a      	ldr	r2, [r7, #4]
 800daf4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800daf6:	bf00      	nop
 800daf8:	3714      	adds	r7, #20
 800dafa:	46bd      	mov	sp, r7
 800dafc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db00:	4770      	bx	lr
 800db02:	bf00      	nop
 800db04:	20008980 	.word	0x20008980
 800db08:	20008988 	.word	0x20008988

0800db0c <atoi>:
 800db0c:	220a      	movs	r2, #10
 800db0e:	2100      	movs	r1, #0
 800db10:	f000 b952 	b.w	800ddb8 <strtol>

0800db14 <__errno>:
 800db14:	4b01      	ldr	r3, [pc, #4]	; (800db1c <__errno+0x8>)
 800db16:	6818      	ldr	r0, [r3, #0]
 800db18:	4770      	bx	lr
 800db1a:	bf00      	nop
 800db1c:	20000010 	.word	0x20000010

0800db20 <__libc_init_array>:
 800db20:	b570      	push	{r4, r5, r6, lr}
 800db22:	4d0d      	ldr	r5, [pc, #52]	; (800db58 <__libc_init_array+0x38>)
 800db24:	4c0d      	ldr	r4, [pc, #52]	; (800db5c <__libc_init_array+0x3c>)
 800db26:	1b64      	subs	r4, r4, r5
 800db28:	10a4      	asrs	r4, r4, #2
 800db2a:	2600      	movs	r6, #0
 800db2c:	42a6      	cmp	r6, r4
 800db2e:	d109      	bne.n	800db44 <__libc_init_array+0x24>
 800db30:	4d0b      	ldr	r5, [pc, #44]	; (800db60 <__libc_init_array+0x40>)
 800db32:	4c0c      	ldr	r4, [pc, #48]	; (800db64 <__libc_init_array+0x44>)
 800db34:	f001 f970 	bl	800ee18 <_init>
 800db38:	1b64      	subs	r4, r4, r5
 800db3a:	10a4      	asrs	r4, r4, #2
 800db3c:	2600      	movs	r6, #0
 800db3e:	42a6      	cmp	r6, r4
 800db40:	d105      	bne.n	800db4e <__libc_init_array+0x2e>
 800db42:	bd70      	pop	{r4, r5, r6, pc}
 800db44:	f855 3b04 	ldr.w	r3, [r5], #4
 800db48:	4798      	blx	r3
 800db4a:	3601      	adds	r6, #1
 800db4c:	e7ee      	b.n	800db2c <__libc_init_array+0xc>
 800db4e:	f855 3b04 	ldr.w	r3, [r5], #4
 800db52:	4798      	blx	r3
 800db54:	3601      	adds	r6, #1
 800db56:	e7f2      	b.n	800db3e <__libc_init_array+0x1e>
 800db58:	0800f35c 	.word	0x0800f35c
 800db5c:	0800f35c 	.word	0x0800f35c
 800db60:	0800f35c 	.word	0x0800f35c
 800db64:	0800f360 	.word	0x0800f360

0800db68 <memcpy>:
 800db68:	440a      	add	r2, r1
 800db6a:	4291      	cmp	r1, r2
 800db6c:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800db70:	d100      	bne.n	800db74 <memcpy+0xc>
 800db72:	4770      	bx	lr
 800db74:	b510      	push	{r4, lr}
 800db76:	f811 4b01 	ldrb.w	r4, [r1], #1
 800db7a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800db7e:	4291      	cmp	r1, r2
 800db80:	d1f9      	bne.n	800db76 <memcpy+0xe>
 800db82:	bd10      	pop	{r4, pc}

0800db84 <memset>:
 800db84:	4402      	add	r2, r0
 800db86:	4603      	mov	r3, r0
 800db88:	4293      	cmp	r3, r2
 800db8a:	d100      	bne.n	800db8e <memset+0xa>
 800db8c:	4770      	bx	lr
 800db8e:	f803 1b01 	strb.w	r1, [r3], #1
 800db92:	e7f9      	b.n	800db88 <memset+0x4>

0800db94 <iprintf>:
 800db94:	b40f      	push	{r0, r1, r2, r3}
 800db96:	4b0a      	ldr	r3, [pc, #40]	; (800dbc0 <iprintf+0x2c>)
 800db98:	b513      	push	{r0, r1, r4, lr}
 800db9a:	681c      	ldr	r4, [r3, #0]
 800db9c:	b124      	cbz	r4, 800dba8 <iprintf+0x14>
 800db9e:	69a3      	ldr	r3, [r4, #24]
 800dba0:	b913      	cbnz	r3, 800dba8 <iprintf+0x14>
 800dba2:	4620      	mov	r0, r4
 800dba4:	f000 faec 	bl	800e180 <__sinit>
 800dba8:	ab05      	add	r3, sp, #20
 800dbaa:	9a04      	ldr	r2, [sp, #16]
 800dbac:	68a1      	ldr	r1, [r4, #8]
 800dbae:	9301      	str	r3, [sp, #4]
 800dbb0:	4620      	mov	r0, r4
 800dbb2:	f000 fcbd 	bl	800e530 <_vfiprintf_r>
 800dbb6:	b002      	add	sp, #8
 800dbb8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800dbbc:	b004      	add	sp, #16
 800dbbe:	4770      	bx	lr
 800dbc0:	20000010 	.word	0x20000010

0800dbc4 <_puts_r>:
 800dbc4:	b570      	push	{r4, r5, r6, lr}
 800dbc6:	460e      	mov	r6, r1
 800dbc8:	4605      	mov	r5, r0
 800dbca:	b118      	cbz	r0, 800dbd4 <_puts_r+0x10>
 800dbcc:	6983      	ldr	r3, [r0, #24]
 800dbce:	b90b      	cbnz	r3, 800dbd4 <_puts_r+0x10>
 800dbd0:	f000 fad6 	bl	800e180 <__sinit>
 800dbd4:	69ab      	ldr	r3, [r5, #24]
 800dbd6:	68ac      	ldr	r4, [r5, #8]
 800dbd8:	b913      	cbnz	r3, 800dbe0 <_puts_r+0x1c>
 800dbda:	4628      	mov	r0, r5
 800dbdc:	f000 fad0 	bl	800e180 <__sinit>
 800dbe0:	4b2c      	ldr	r3, [pc, #176]	; (800dc94 <_puts_r+0xd0>)
 800dbe2:	429c      	cmp	r4, r3
 800dbe4:	d120      	bne.n	800dc28 <_puts_r+0x64>
 800dbe6:	686c      	ldr	r4, [r5, #4]
 800dbe8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800dbea:	07db      	lsls	r3, r3, #31
 800dbec:	d405      	bmi.n	800dbfa <_puts_r+0x36>
 800dbee:	89a3      	ldrh	r3, [r4, #12]
 800dbf0:	0598      	lsls	r0, r3, #22
 800dbf2:	d402      	bmi.n	800dbfa <_puts_r+0x36>
 800dbf4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800dbf6:	f000 fb61 	bl	800e2bc <__retarget_lock_acquire_recursive>
 800dbfa:	89a3      	ldrh	r3, [r4, #12]
 800dbfc:	0719      	lsls	r1, r3, #28
 800dbfe:	d51d      	bpl.n	800dc3c <_puts_r+0x78>
 800dc00:	6923      	ldr	r3, [r4, #16]
 800dc02:	b1db      	cbz	r3, 800dc3c <_puts_r+0x78>
 800dc04:	3e01      	subs	r6, #1
 800dc06:	68a3      	ldr	r3, [r4, #8]
 800dc08:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800dc0c:	3b01      	subs	r3, #1
 800dc0e:	60a3      	str	r3, [r4, #8]
 800dc10:	bb39      	cbnz	r1, 800dc62 <_puts_r+0x9e>
 800dc12:	2b00      	cmp	r3, #0
 800dc14:	da38      	bge.n	800dc88 <_puts_r+0xc4>
 800dc16:	4622      	mov	r2, r4
 800dc18:	210a      	movs	r1, #10
 800dc1a:	4628      	mov	r0, r5
 800dc1c:	f000 f8d6 	bl	800ddcc <__swbuf_r>
 800dc20:	3001      	adds	r0, #1
 800dc22:	d011      	beq.n	800dc48 <_puts_r+0x84>
 800dc24:	250a      	movs	r5, #10
 800dc26:	e011      	b.n	800dc4c <_puts_r+0x88>
 800dc28:	4b1b      	ldr	r3, [pc, #108]	; (800dc98 <_puts_r+0xd4>)
 800dc2a:	429c      	cmp	r4, r3
 800dc2c:	d101      	bne.n	800dc32 <_puts_r+0x6e>
 800dc2e:	68ac      	ldr	r4, [r5, #8]
 800dc30:	e7da      	b.n	800dbe8 <_puts_r+0x24>
 800dc32:	4b1a      	ldr	r3, [pc, #104]	; (800dc9c <_puts_r+0xd8>)
 800dc34:	429c      	cmp	r4, r3
 800dc36:	bf08      	it	eq
 800dc38:	68ec      	ldreq	r4, [r5, #12]
 800dc3a:	e7d5      	b.n	800dbe8 <_puts_r+0x24>
 800dc3c:	4621      	mov	r1, r4
 800dc3e:	4628      	mov	r0, r5
 800dc40:	f000 f916 	bl	800de70 <__swsetup_r>
 800dc44:	2800      	cmp	r0, #0
 800dc46:	d0dd      	beq.n	800dc04 <_puts_r+0x40>
 800dc48:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 800dc4c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800dc4e:	07da      	lsls	r2, r3, #31
 800dc50:	d405      	bmi.n	800dc5e <_puts_r+0x9a>
 800dc52:	89a3      	ldrh	r3, [r4, #12]
 800dc54:	059b      	lsls	r3, r3, #22
 800dc56:	d402      	bmi.n	800dc5e <_puts_r+0x9a>
 800dc58:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800dc5a:	f000 fb30 	bl	800e2be <__retarget_lock_release_recursive>
 800dc5e:	4628      	mov	r0, r5
 800dc60:	bd70      	pop	{r4, r5, r6, pc}
 800dc62:	2b00      	cmp	r3, #0
 800dc64:	da04      	bge.n	800dc70 <_puts_r+0xac>
 800dc66:	69a2      	ldr	r2, [r4, #24]
 800dc68:	429a      	cmp	r2, r3
 800dc6a:	dc06      	bgt.n	800dc7a <_puts_r+0xb6>
 800dc6c:	290a      	cmp	r1, #10
 800dc6e:	d004      	beq.n	800dc7a <_puts_r+0xb6>
 800dc70:	6823      	ldr	r3, [r4, #0]
 800dc72:	1c5a      	adds	r2, r3, #1
 800dc74:	6022      	str	r2, [r4, #0]
 800dc76:	7019      	strb	r1, [r3, #0]
 800dc78:	e7c5      	b.n	800dc06 <_puts_r+0x42>
 800dc7a:	4622      	mov	r2, r4
 800dc7c:	4628      	mov	r0, r5
 800dc7e:	f000 f8a5 	bl	800ddcc <__swbuf_r>
 800dc82:	3001      	adds	r0, #1
 800dc84:	d1bf      	bne.n	800dc06 <_puts_r+0x42>
 800dc86:	e7df      	b.n	800dc48 <_puts_r+0x84>
 800dc88:	6823      	ldr	r3, [r4, #0]
 800dc8a:	250a      	movs	r5, #10
 800dc8c:	1c5a      	adds	r2, r3, #1
 800dc8e:	6022      	str	r2, [r4, #0]
 800dc90:	701d      	strb	r5, [r3, #0]
 800dc92:	e7db      	b.n	800dc4c <_puts_r+0x88>
 800dc94:	0800f2e0 	.word	0x0800f2e0
 800dc98:	0800f300 	.word	0x0800f300
 800dc9c:	0800f2c0 	.word	0x0800f2c0

0800dca0 <puts>:
 800dca0:	4b02      	ldr	r3, [pc, #8]	; (800dcac <puts+0xc>)
 800dca2:	4601      	mov	r1, r0
 800dca4:	6818      	ldr	r0, [r3, #0]
 800dca6:	f7ff bf8d 	b.w	800dbc4 <_puts_r>
 800dcaa:	bf00      	nop
 800dcac:	20000010 	.word	0x20000010

0800dcb0 <_strtol_l.isra.0>:
 800dcb0:	2b01      	cmp	r3, #1
 800dcb2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800dcb6:	d001      	beq.n	800dcbc <_strtol_l.isra.0+0xc>
 800dcb8:	2b24      	cmp	r3, #36	; 0x24
 800dcba:	d906      	bls.n	800dcca <_strtol_l.isra.0+0x1a>
 800dcbc:	f7ff ff2a 	bl	800db14 <__errno>
 800dcc0:	2316      	movs	r3, #22
 800dcc2:	6003      	str	r3, [r0, #0]
 800dcc4:	2000      	movs	r0, #0
 800dcc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800dcca:	4f3a      	ldr	r7, [pc, #232]	; (800ddb4 <_strtol_l.isra.0+0x104>)
 800dccc:	468e      	mov	lr, r1
 800dcce:	4676      	mov	r6, lr
 800dcd0:	f81e 4b01 	ldrb.w	r4, [lr], #1
 800dcd4:	5de5      	ldrb	r5, [r4, r7]
 800dcd6:	f015 0508 	ands.w	r5, r5, #8
 800dcda:	d1f8      	bne.n	800dcce <_strtol_l.isra.0+0x1e>
 800dcdc:	2c2d      	cmp	r4, #45	; 0x2d
 800dcde:	d134      	bne.n	800dd4a <_strtol_l.isra.0+0x9a>
 800dce0:	f89e 4000 	ldrb.w	r4, [lr]
 800dce4:	f04f 0801 	mov.w	r8, #1
 800dce8:	f106 0e02 	add.w	lr, r6, #2
 800dcec:	2b00      	cmp	r3, #0
 800dcee:	d05c      	beq.n	800ddaa <_strtol_l.isra.0+0xfa>
 800dcf0:	2b10      	cmp	r3, #16
 800dcf2:	d10c      	bne.n	800dd0e <_strtol_l.isra.0+0x5e>
 800dcf4:	2c30      	cmp	r4, #48	; 0x30
 800dcf6:	d10a      	bne.n	800dd0e <_strtol_l.isra.0+0x5e>
 800dcf8:	f89e 4000 	ldrb.w	r4, [lr]
 800dcfc:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800dd00:	2c58      	cmp	r4, #88	; 0x58
 800dd02:	d14d      	bne.n	800dda0 <_strtol_l.isra.0+0xf0>
 800dd04:	f89e 4001 	ldrb.w	r4, [lr, #1]
 800dd08:	2310      	movs	r3, #16
 800dd0a:	f10e 0e02 	add.w	lr, lr, #2
 800dd0e:	f108 4c00 	add.w	ip, r8, #2147483648	; 0x80000000
 800dd12:	f10c 3cff 	add.w	ip, ip, #4294967295	; 0xffffffff
 800dd16:	2600      	movs	r6, #0
 800dd18:	fbbc f9f3 	udiv	r9, ip, r3
 800dd1c:	4635      	mov	r5, r6
 800dd1e:	fb03 ca19 	mls	sl, r3, r9, ip
 800dd22:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 800dd26:	2f09      	cmp	r7, #9
 800dd28:	d818      	bhi.n	800dd5c <_strtol_l.isra.0+0xac>
 800dd2a:	463c      	mov	r4, r7
 800dd2c:	42a3      	cmp	r3, r4
 800dd2e:	dd24      	ble.n	800dd7a <_strtol_l.isra.0+0xca>
 800dd30:	2e00      	cmp	r6, #0
 800dd32:	db1f      	blt.n	800dd74 <_strtol_l.isra.0+0xc4>
 800dd34:	45a9      	cmp	r9, r5
 800dd36:	d31d      	bcc.n	800dd74 <_strtol_l.isra.0+0xc4>
 800dd38:	d101      	bne.n	800dd3e <_strtol_l.isra.0+0x8e>
 800dd3a:	45a2      	cmp	sl, r4
 800dd3c:	db1a      	blt.n	800dd74 <_strtol_l.isra.0+0xc4>
 800dd3e:	fb05 4503 	mla	r5, r5, r3, r4
 800dd42:	2601      	movs	r6, #1
 800dd44:	f81e 4b01 	ldrb.w	r4, [lr], #1
 800dd48:	e7eb      	b.n	800dd22 <_strtol_l.isra.0+0x72>
 800dd4a:	2c2b      	cmp	r4, #43	; 0x2b
 800dd4c:	bf08      	it	eq
 800dd4e:	f89e 4000 	ldrbeq.w	r4, [lr]
 800dd52:	46a8      	mov	r8, r5
 800dd54:	bf08      	it	eq
 800dd56:	f106 0e02 	addeq.w	lr, r6, #2
 800dd5a:	e7c7      	b.n	800dcec <_strtol_l.isra.0+0x3c>
 800dd5c:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 800dd60:	2f19      	cmp	r7, #25
 800dd62:	d801      	bhi.n	800dd68 <_strtol_l.isra.0+0xb8>
 800dd64:	3c37      	subs	r4, #55	; 0x37
 800dd66:	e7e1      	b.n	800dd2c <_strtol_l.isra.0+0x7c>
 800dd68:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 800dd6c:	2f19      	cmp	r7, #25
 800dd6e:	d804      	bhi.n	800dd7a <_strtol_l.isra.0+0xca>
 800dd70:	3c57      	subs	r4, #87	; 0x57
 800dd72:	e7db      	b.n	800dd2c <_strtol_l.isra.0+0x7c>
 800dd74:	f04f 36ff 	mov.w	r6, #4294967295	; 0xffffffff
 800dd78:	e7e4      	b.n	800dd44 <_strtol_l.isra.0+0x94>
 800dd7a:	2e00      	cmp	r6, #0
 800dd7c:	da05      	bge.n	800dd8a <_strtol_l.isra.0+0xda>
 800dd7e:	2322      	movs	r3, #34	; 0x22
 800dd80:	6003      	str	r3, [r0, #0]
 800dd82:	4665      	mov	r5, ip
 800dd84:	b942      	cbnz	r2, 800dd98 <_strtol_l.isra.0+0xe8>
 800dd86:	4628      	mov	r0, r5
 800dd88:	e79d      	b.n	800dcc6 <_strtol_l.isra.0+0x16>
 800dd8a:	f1b8 0f00 	cmp.w	r8, #0
 800dd8e:	d000      	beq.n	800dd92 <_strtol_l.isra.0+0xe2>
 800dd90:	426d      	negs	r5, r5
 800dd92:	2a00      	cmp	r2, #0
 800dd94:	d0f7      	beq.n	800dd86 <_strtol_l.isra.0+0xd6>
 800dd96:	b10e      	cbz	r6, 800dd9c <_strtol_l.isra.0+0xec>
 800dd98:	f10e 31ff 	add.w	r1, lr, #4294967295	; 0xffffffff
 800dd9c:	6011      	str	r1, [r2, #0]
 800dd9e:	e7f2      	b.n	800dd86 <_strtol_l.isra.0+0xd6>
 800dda0:	2430      	movs	r4, #48	; 0x30
 800dda2:	2b00      	cmp	r3, #0
 800dda4:	d1b3      	bne.n	800dd0e <_strtol_l.isra.0+0x5e>
 800dda6:	2308      	movs	r3, #8
 800dda8:	e7b1      	b.n	800dd0e <_strtol_l.isra.0+0x5e>
 800ddaa:	2c30      	cmp	r4, #48	; 0x30
 800ddac:	d0a4      	beq.n	800dcf8 <_strtol_l.isra.0+0x48>
 800ddae:	230a      	movs	r3, #10
 800ddb0:	e7ad      	b.n	800dd0e <_strtol_l.isra.0+0x5e>
 800ddb2:	bf00      	nop
 800ddb4:	0800f1bd 	.word	0x0800f1bd

0800ddb8 <strtol>:
 800ddb8:	4613      	mov	r3, r2
 800ddba:	460a      	mov	r2, r1
 800ddbc:	4601      	mov	r1, r0
 800ddbe:	4802      	ldr	r0, [pc, #8]	; (800ddc8 <strtol+0x10>)
 800ddc0:	6800      	ldr	r0, [r0, #0]
 800ddc2:	f7ff bf75 	b.w	800dcb0 <_strtol_l.isra.0>
 800ddc6:	bf00      	nop
 800ddc8:	20000010 	.word	0x20000010

0800ddcc <__swbuf_r>:
 800ddcc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ddce:	460e      	mov	r6, r1
 800ddd0:	4614      	mov	r4, r2
 800ddd2:	4605      	mov	r5, r0
 800ddd4:	b118      	cbz	r0, 800ddde <__swbuf_r+0x12>
 800ddd6:	6983      	ldr	r3, [r0, #24]
 800ddd8:	b90b      	cbnz	r3, 800ddde <__swbuf_r+0x12>
 800ddda:	f000 f9d1 	bl	800e180 <__sinit>
 800ddde:	4b21      	ldr	r3, [pc, #132]	; (800de64 <__swbuf_r+0x98>)
 800dde0:	429c      	cmp	r4, r3
 800dde2:	d12b      	bne.n	800de3c <__swbuf_r+0x70>
 800dde4:	686c      	ldr	r4, [r5, #4]
 800dde6:	69a3      	ldr	r3, [r4, #24]
 800dde8:	60a3      	str	r3, [r4, #8]
 800ddea:	89a3      	ldrh	r3, [r4, #12]
 800ddec:	071a      	lsls	r2, r3, #28
 800ddee:	d52f      	bpl.n	800de50 <__swbuf_r+0x84>
 800ddf0:	6923      	ldr	r3, [r4, #16]
 800ddf2:	b36b      	cbz	r3, 800de50 <__swbuf_r+0x84>
 800ddf4:	6923      	ldr	r3, [r4, #16]
 800ddf6:	6820      	ldr	r0, [r4, #0]
 800ddf8:	1ac0      	subs	r0, r0, r3
 800ddfa:	6963      	ldr	r3, [r4, #20]
 800ddfc:	b2f6      	uxtb	r6, r6
 800ddfe:	4283      	cmp	r3, r0
 800de00:	4637      	mov	r7, r6
 800de02:	dc04      	bgt.n	800de0e <__swbuf_r+0x42>
 800de04:	4621      	mov	r1, r4
 800de06:	4628      	mov	r0, r5
 800de08:	f000 f926 	bl	800e058 <_fflush_r>
 800de0c:	bb30      	cbnz	r0, 800de5c <__swbuf_r+0x90>
 800de0e:	68a3      	ldr	r3, [r4, #8]
 800de10:	3b01      	subs	r3, #1
 800de12:	60a3      	str	r3, [r4, #8]
 800de14:	6823      	ldr	r3, [r4, #0]
 800de16:	1c5a      	adds	r2, r3, #1
 800de18:	6022      	str	r2, [r4, #0]
 800de1a:	701e      	strb	r6, [r3, #0]
 800de1c:	6963      	ldr	r3, [r4, #20]
 800de1e:	3001      	adds	r0, #1
 800de20:	4283      	cmp	r3, r0
 800de22:	d004      	beq.n	800de2e <__swbuf_r+0x62>
 800de24:	89a3      	ldrh	r3, [r4, #12]
 800de26:	07db      	lsls	r3, r3, #31
 800de28:	d506      	bpl.n	800de38 <__swbuf_r+0x6c>
 800de2a:	2e0a      	cmp	r6, #10
 800de2c:	d104      	bne.n	800de38 <__swbuf_r+0x6c>
 800de2e:	4621      	mov	r1, r4
 800de30:	4628      	mov	r0, r5
 800de32:	f000 f911 	bl	800e058 <_fflush_r>
 800de36:	b988      	cbnz	r0, 800de5c <__swbuf_r+0x90>
 800de38:	4638      	mov	r0, r7
 800de3a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800de3c:	4b0a      	ldr	r3, [pc, #40]	; (800de68 <__swbuf_r+0x9c>)
 800de3e:	429c      	cmp	r4, r3
 800de40:	d101      	bne.n	800de46 <__swbuf_r+0x7a>
 800de42:	68ac      	ldr	r4, [r5, #8]
 800de44:	e7cf      	b.n	800dde6 <__swbuf_r+0x1a>
 800de46:	4b09      	ldr	r3, [pc, #36]	; (800de6c <__swbuf_r+0xa0>)
 800de48:	429c      	cmp	r4, r3
 800de4a:	bf08      	it	eq
 800de4c:	68ec      	ldreq	r4, [r5, #12]
 800de4e:	e7ca      	b.n	800dde6 <__swbuf_r+0x1a>
 800de50:	4621      	mov	r1, r4
 800de52:	4628      	mov	r0, r5
 800de54:	f000 f80c 	bl	800de70 <__swsetup_r>
 800de58:	2800      	cmp	r0, #0
 800de5a:	d0cb      	beq.n	800ddf4 <__swbuf_r+0x28>
 800de5c:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800de60:	e7ea      	b.n	800de38 <__swbuf_r+0x6c>
 800de62:	bf00      	nop
 800de64:	0800f2e0 	.word	0x0800f2e0
 800de68:	0800f300 	.word	0x0800f300
 800de6c:	0800f2c0 	.word	0x0800f2c0

0800de70 <__swsetup_r>:
 800de70:	4b32      	ldr	r3, [pc, #200]	; (800df3c <__swsetup_r+0xcc>)
 800de72:	b570      	push	{r4, r5, r6, lr}
 800de74:	681d      	ldr	r5, [r3, #0]
 800de76:	4606      	mov	r6, r0
 800de78:	460c      	mov	r4, r1
 800de7a:	b125      	cbz	r5, 800de86 <__swsetup_r+0x16>
 800de7c:	69ab      	ldr	r3, [r5, #24]
 800de7e:	b913      	cbnz	r3, 800de86 <__swsetup_r+0x16>
 800de80:	4628      	mov	r0, r5
 800de82:	f000 f97d 	bl	800e180 <__sinit>
 800de86:	4b2e      	ldr	r3, [pc, #184]	; (800df40 <__swsetup_r+0xd0>)
 800de88:	429c      	cmp	r4, r3
 800de8a:	d10f      	bne.n	800deac <__swsetup_r+0x3c>
 800de8c:	686c      	ldr	r4, [r5, #4]
 800de8e:	89a3      	ldrh	r3, [r4, #12]
 800de90:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800de94:	0719      	lsls	r1, r3, #28
 800de96:	d42c      	bmi.n	800def2 <__swsetup_r+0x82>
 800de98:	06dd      	lsls	r5, r3, #27
 800de9a:	d411      	bmi.n	800dec0 <__swsetup_r+0x50>
 800de9c:	2309      	movs	r3, #9
 800de9e:	6033      	str	r3, [r6, #0]
 800dea0:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800dea4:	81a3      	strh	r3, [r4, #12]
 800dea6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800deaa:	e03e      	b.n	800df2a <__swsetup_r+0xba>
 800deac:	4b25      	ldr	r3, [pc, #148]	; (800df44 <__swsetup_r+0xd4>)
 800deae:	429c      	cmp	r4, r3
 800deb0:	d101      	bne.n	800deb6 <__swsetup_r+0x46>
 800deb2:	68ac      	ldr	r4, [r5, #8]
 800deb4:	e7eb      	b.n	800de8e <__swsetup_r+0x1e>
 800deb6:	4b24      	ldr	r3, [pc, #144]	; (800df48 <__swsetup_r+0xd8>)
 800deb8:	429c      	cmp	r4, r3
 800deba:	bf08      	it	eq
 800debc:	68ec      	ldreq	r4, [r5, #12]
 800debe:	e7e6      	b.n	800de8e <__swsetup_r+0x1e>
 800dec0:	0758      	lsls	r0, r3, #29
 800dec2:	d512      	bpl.n	800deea <__swsetup_r+0x7a>
 800dec4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800dec6:	b141      	cbz	r1, 800deda <__swsetup_r+0x6a>
 800dec8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800decc:	4299      	cmp	r1, r3
 800dece:	d002      	beq.n	800ded6 <__swsetup_r+0x66>
 800ded0:	4630      	mov	r0, r6
 800ded2:	f000 fa59 	bl	800e388 <_free_r>
 800ded6:	2300      	movs	r3, #0
 800ded8:	6363      	str	r3, [r4, #52]	; 0x34
 800deda:	89a3      	ldrh	r3, [r4, #12]
 800dedc:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800dee0:	81a3      	strh	r3, [r4, #12]
 800dee2:	2300      	movs	r3, #0
 800dee4:	6063      	str	r3, [r4, #4]
 800dee6:	6923      	ldr	r3, [r4, #16]
 800dee8:	6023      	str	r3, [r4, #0]
 800deea:	89a3      	ldrh	r3, [r4, #12]
 800deec:	f043 0308 	orr.w	r3, r3, #8
 800def0:	81a3      	strh	r3, [r4, #12]
 800def2:	6923      	ldr	r3, [r4, #16]
 800def4:	b94b      	cbnz	r3, 800df0a <__swsetup_r+0x9a>
 800def6:	89a3      	ldrh	r3, [r4, #12]
 800def8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800defc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800df00:	d003      	beq.n	800df0a <__swsetup_r+0x9a>
 800df02:	4621      	mov	r1, r4
 800df04:	4630      	mov	r0, r6
 800df06:	f000 f9ff 	bl	800e308 <__smakebuf_r>
 800df0a:	89a0      	ldrh	r0, [r4, #12]
 800df0c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800df10:	f010 0301 	ands.w	r3, r0, #1
 800df14:	d00a      	beq.n	800df2c <__swsetup_r+0xbc>
 800df16:	2300      	movs	r3, #0
 800df18:	60a3      	str	r3, [r4, #8]
 800df1a:	6963      	ldr	r3, [r4, #20]
 800df1c:	425b      	negs	r3, r3
 800df1e:	61a3      	str	r3, [r4, #24]
 800df20:	6923      	ldr	r3, [r4, #16]
 800df22:	b943      	cbnz	r3, 800df36 <__swsetup_r+0xc6>
 800df24:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800df28:	d1ba      	bne.n	800dea0 <__swsetup_r+0x30>
 800df2a:	bd70      	pop	{r4, r5, r6, pc}
 800df2c:	0781      	lsls	r1, r0, #30
 800df2e:	bf58      	it	pl
 800df30:	6963      	ldrpl	r3, [r4, #20]
 800df32:	60a3      	str	r3, [r4, #8]
 800df34:	e7f4      	b.n	800df20 <__swsetup_r+0xb0>
 800df36:	2000      	movs	r0, #0
 800df38:	e7f7      	b.n	800df2a <__swsetup_r+0xba>
 800df3a:	bf00      	nop
 800df3c:	20000010 	.word	0x20000010
 800df40:	0800f2e0 	.word	0x0800f2e0
 800df44:	0800f300 	.word	0x0800f300
 800df48:	0800f2c0 	.word	0x0800f2c0

0800df4c <__sflush_r>:
 800df4c:	898a      	ldrh	r2, [r1, #12]
 800df4e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800df52:	4605      	mov	r5, r0
 800df54:	0710      	lsls	r0, r2, #28
 800df56:	460c      	mov	r4, r1
 800df58:	d458      	bmi.n	800e00c <__sflush_r+0xc0>
 800df5a:	684b      	ldr	r3, [r1, #4]
 800df5c:	2b00      	cmp	r3, #0
 800df5e:	dc05      	bgt.n	800df6c <__sflush_r+0x20>
 800df60:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800df62:	2b00      	cmp	r3, #0
 800df64:	dc02      	bgt.n	800df6c <__sflush_r+0x20>
 800df66:	2000      	movs	r0, #0
 800df68:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800df6c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800df6e:	2e00      	cmp	r6, #0
 800df70:	d0f9      	beq.n	800df66 <__sflush_r+0x1a>
 800df72:	2300      	movs	r3, #0
 800df74:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800df78:	682f      	ldr	r7, [r5, #0]
 800df7a:	602b      	str	r3, [r5, #0]
 800df7c:	d032      	beq.n	800dfe4 <__sflush_r+0x98>
 800df7e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800df80:	89a3      	ldrh	r3, [r4, #12]
 800df82:	075a      	lsls	r2, r3, #29
 800df84:	d505      	bpl.n	800df92 <__sflush_r+0x46>
 800df86:	6863      	ldr	r3, [r4, #4]
 800df88:	1ac0      	subs	r0, r0, r3
 800df8a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800df8c:	b10b      	cbz	r3, 800df92 <__sflush_r+0x46>
 800df8e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800df90:	1ac0      	subs	r0, r0, r3
 800df92:	2300      	movs	r3, #0
 800df94:	4602      	mov	r2, r0
 800df96:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800df98:	6a21      	ldr	r1, [r4, #32]
 800df9a:	4628      	mov	r0, r5
 800df9c:	47b0      	blx	r6
 800df9e:	1c43      	adds	r3, r0, #1
 800dfa0:	89a3      	ldrh	r3, [r4, #12]
 800dfa2:	d106      	bne.n	800dfb2 <__sflush_r+0x66>
 800dfa4:	6829      	ldr	r1, [r5, #0]
 800dfa6:	291d      	cmp	r1, #29
 800dfa8:	d82c      	bhi.n	800e004 <__sflush_r+0xb8>
 800dfaa:	4a2a      	ldr	r2, [pc, #168]	; (800e054 <__sflush_r+0x108>)
 800dfac:	40ca      	lsrs	r2, r1
 800dfae:	07d6      	lsls	r6, r2, #31
 800dfb0:	d528      	bpl.n	800e004 <__sflush_r+0xb8>
 800dfb2:	2200      	movs	r2, #0
 800dfb4:	6062      	str	r2, [r4, #4]
 800dfb6:	04d9      	lsls	r1, r3, #19
 800dfb8:	6922      	ldr	r2, [r4, #16]
 800dfba:	6022      	str	r2, [r4, #0]
 800dfbc:	d504      	bpl.n	800dfc8 <__sflush_r+0x7c>
 800dfbe:	1c42      	adds	r2, r0, #1
 800dfc0:	d101      	bne.n	800dfc6 <__sflush_r+0x7a>
 800dfc2:	682b      	ldr	r3, [r5, #0]
 800dfc4:	b903      	cbnz	r3, 800dfc8 <__sflush_r+0x7c>
 800dfc6:	6560      	str	r0, [r4, #84]	; 0x54
 800dfc8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800dfca:	602f      	str	r7, [r5, #0]
 800dfcc:	2900      	cmp	r1, #0
 800dfce:	d0ca      	beq.n	800df66 <__sflush_r+0x1a>
 800dfd0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800dfd4:	4299      	cmp	r1, r3
 800dfd6:	d002      	beq.n	800dfde <__sflush_r+0x92>
 800dfd8:	4628      	mov	r0, r5
 800dfda:	f000 f9d5 	bl	800e388 <_free_r>
 800dfde:	2000      	movs	r0, #0
 800dfe0:	6360      	str	r0, [r4, #52]	; 0x34
 800dfe2:	e7c1      	b.n	800df68 <__sflush_r+0x1c>
 800dfe4:	6a21      	ldr	r1, [r4, #32]
 800dfe6:	2301      	movs	r3, #1
 800dfe8:	4628      	mov	r0, r5
 800dfea:	47b0      	blx	r6
 800dfec:	1c41      	adds	r1, r0, #1
 800dfee:	d1c7      	bne.n	800df80 <__sflush_r+0x34>
 800dff0:	682b      	ldr	r3, [r5, #0]
 800dff2:	2b00      	cmp	r3, #0
 800dff4:	d0c4      	beq.n	800df80 <__sflush_r+0x34>
 800dff6:	2b1d      	cmp	r3, #29
 800dff8:	d001      	beq.n	800dffe <__sflush_r+0xb2>
 800dffa:	2b16      	cmp	r3, #22
 800dffc:	d101      	bne.n	800e002 <__sflush_r+0xb6>
 800dffe:	602f      	str	r7, [r5, #0]
 800e000:	e7b1      	b.n	800df66 <__sflush_r+0x1a>
 800e002:	89a3      	ldrh	r3, [r4, #12]
 800e004:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e008:	81a3      	strh	r3, [r4, #12]
 800e00a:	e7ad      	b.n	800df68 <__sflush_r+0x1c>
 800e00c:	690f      	ldr	r7, [r1, #16]
 800e00e:	2f00      	cmp	r7, #0
 800e010:	d0a9      	beq.n	800df66 <__sflush_r+0x1a>
 800e012:	0793      	lsls	r3, r2, #30
 800e014:	680e      	ldr	r6, [r1, #0]
 800e016:	bf08      	it	eq
 800e018:	694b      	ldreq	r3, [r1, #20]
 800e01a:	600f      	str	r7, [r1, #0]
 800e01c:	bf18      	it	ne
 800e01e:	2300      	movne	r3, #0
 800e020:	eba6 0807 	sub.w	r8, r6, r7
 800e024:	608b      	str	r3, [r1, #8]
 800e026:	f1b8 0f00 	cmp.w	r8, #0
 800e02a:	dd9c      	ble.n	800df66 <__sflush_r+0x1a>
 800e02c:	6a21      	ldr	r1, [r4, #32]
 800e02e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800e030:	4643      	mov	r3, r8
 800e032:	463a      	mov	r2, r7
 800e034:	4628      	mov	r0, r5
 800e036:	47b0      	blx	r6
 800e038:	2800      	cmp	r0, #0
 800e03a:	dc06      	bgt.n	800e04a <__sflush_r+0xfe>
 800e03c:	89a3      	ldrh	r3, [r4, #12]
 800e03e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e042:	81a3      	strh	r3, [r4, #12]
 800e044:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800e048:	e78e      	b.n	800df68 <__sflush_r+0x1c>
 800e04a:	4407      	add	r7, r0
 800e04c:	eba8 0800 	sub.w	r8, r8, r0
 800e050:	e7e9      	b.n	800e026 <__sflush_r+0xda>
 800e052:	bf00      	nop
 800e054:	20400001 	.word	0x20400001

0800e058 <_fflush_r>:
 800e058:	b538      	push	{r3, r4, r5, lr}
 800e05a:	690b      	ldr	r3, [r1, #16]
 800e05c:	4605      	mov	r5, r0
 800e05e:	460c      	mov	r4, r1
 800e060:	b913      	cbnz	r3, 800e068 <_fflush_r+0x10>
 800e062:	2500      	movs	r5, #0
 800e064:	4628      	mov	r0, r5
 800e066:	bd38      	pop	{r3, r4, r5, pc}
 800e068:	b118      	cbz	r0, 800e072 <_fflush_r+0x1a>
 800e06a:	6983      	ldr	r3, [r0, #24]
 800e06c:	b90b      	cbnz	r3, 800e072 <_fflush_r+0x1a>
 800e06e:	f000 f887 	bl	800e180 <__sinit>
 800e072:	4b14      	ldr	r3, [pc, #80]	; (800e0c4 <_fflush_r+0x6c>)
 800e074:	429c      	cmp	r4, r3
 800e076:	d11b      	bne.n	800e0b0 <_fflush_r+0x58>
 800e078:	686c      	ldr	r4, [r5, #4]
 800e07a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e07e:	2b00      	cmp	r3, #0
 800e080:	d0ef      	beq.n	800e062 <_fflush_r+0xa>
 800e082:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800e084:	07d0      	lsls	r0, r2, #31
 800e086:	d404      	bmi.n	800e092 <_fflush_r+0x3a>
 800e088:	0599      	lsls	r1, r3, #22
 800e08a:	d402      	bmi.n	800e092 <_fflush_r+0x3a>
 800e08c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800e08e:	f000 f915 	bl	800e2bc <__retarget_lock_acquire_recursive>
 800e092:	4628      	mov	r0, r5
 800e094:	4621      	mov	r1, r4
 800e096:	f7ff ff59 	bl	800df4c <__sflush_r>
 800e09a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800e09c:	07da      	lsls	r2, r3, #31
 800e09e:	4605      	mov	r5, r0
 800e0a0:	d4e0      	bmi.n	800e064 <_fflush_r+0xc>
 800e0a2:	89a3      	ldrh	r3, [r4, #12]
 800e0a4:	059b      	lsls	r3, r3, #22
 800e0a6:	d4dd      	bmi.n	800e064 <_fflush_r+0xc>
 800e0a8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800e0aa:	f000 f908 	bl	800e2be <__retarget_lock_release_recursive>
 800e0ae:	e7d9      	b.n	800e064 <_fflush_r+0xc>
 800e0b0:	4b05      	ldr	r3, [pc, #20]	; (800e0c8 <_fflush_r+0x70>)
 800e0b2:	429c      	cmp	r4, r3
 800e0b4:	d101      	bne.n	800e0ba <_fflush_r+0x62>
 800e0b6:	68ac      	ldr	r4, [r5, #8]
 800e0b8:	e7df      	b.n	800e07a <_fflush_r+0x22>
 800e0ba:	4b04      	ldr	r3, [pc, #16]	; (800e0cc <_fflush_r+0x74>)
 800e0bc:	429c      	cmp	r4, r3
 800e0be:	bf08      	it	eq
 800e0c0:	68ec      	ldreq	r4, [r5, #12]
 800e0c2:	e7da      	b.n	800e07a <_fflush_r+0x22>
 800e0c4:	0800f2e0 	.word	0x0800f2e0
 800e0c8:	0800f300 	.word	0x0800f300
 800e0cc:	0800f2c0 	.word	0x0800f2c0

0800e0d0 <std>:
 800e0d0:	2300      	movs	r3, #0
 800e0d2:	b510      	push	{r4, lr}
 800e0d4:	4604      	mov	r4, r0
 800e0d6:	e9c0 3300 	strd	r3, r3, [r0]
 800e0da:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800e0de:	6083      	str	r3, [r0, #8]
 800e0e0:	8181      	strh	r1, [r0, #12]
 800e0e2:	6643      	str	r3, [r0, #100]	; 0x64
 800e0e4:	81c2      	strh	r2, [r0, #14]
 800e0e6:	6183      	str	r3, [r0, #24]
 800e0e8:	4619      	mov	r1, r3
 800e0ea:	2208      	movs	r2, #8
 800e0ec:	305c      	adds	r0, #92	; 0x5c
 800e0ee:	f7ff fd49 	bl	800db84 <memset>
 800e0f2:	4b05      	ldr	r3, [pc, #20]	; (800e108 <std+0x38>)
 800e0f4:	6263      	str	r3, [r4, #36]	; 0x24
 800e0f6:	4b05      	ldr	r3, [pc, #20]	; (800e10c <std+0x3c>)
 800e0f8:	62a3      	str	r3, [r4, #40]	; 0x28
 800e0fa:	4b05      	ldr	r3, [pc, #20]	; (800e110 <std+0x40>)
 800e0fc:	62e3      	str	r3, [r4, #44]	; 0x2c
 800e0fe:	4b05      	ldr	r3, [pc, #20]	; (800e114 <std+0x44>)
 800e100:	6224      	str	r4, [r4, #32]
 800e102:	6323      	str	r3, [r4, #48]	; 0x30
 800e104:	bd10      	pop	{r4, pc}
 800e106:	bf00      	nop
 800e108:	0800ead9 	.word	0x0800ead9
 800e10c:	0800eafb 	.word	0x0800eafb
 800e110:	0800eb33 	.word	0x0800eb33
 800e114:	0800eb57 	.word	0x0800eb57

0800e118 <_cleanup_r>:
 800e118:	4901      	ldr	r1, [pc, #4]	; (800e120 <_cleanup_r+0x8>)
 800e11a:	f000 b8af 	b.w	800e27c <_fwalk_reent>
 800e11e:	bf00      	nop
 800e120:	0800e059 	.word	0x0800e059

0800e124 <__sfmoreglue>:
 800e124:	b570      	push	{r4, r5, r6, lr}
 800e126:	1e4a      	subs	r2, r1, #1
 800e128:	2568      	movs	r5, #104	; 0x68
 800e12a:	4355      	muls	r5, r2
 800e12c:	460e      	mov	r6, r1
 800e12e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800e132:	f000 f979 	bl	800e428 <_malloc_r>
 800e136:	4604      	mov	r4, r0
 800e138:	b140      	cbz	r0, 800e14c <__sfmoreglue+0x28>
 800e13a:	2100      	movs	r1, #0
 800e13c:	e9c0 1600 	strd	r1, r6, [r0]
 800e140:	300c      	adds	r0, #12
 800e142:	60a0      	str	r0, [r4, #8]
 800e144:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800e148:	f7ff fd1c 	bl	800db84 <memset>
 800e14c:	4620      	mov	r0, r4
 800e14e:	bd70      	pop	{r4, r5, r6, pc}

0800e150 <__sfp_lock_acquire>:
 800e150:	4801      	ldr	r0, [pc, #4]	; (800e158 <__sfp_lock_acquire+0x8>)
 800e152:	f000 b8b3 	b.w	800e2bc <__retarget_lock_acquire_recursive>
 800e156:	bf00      	nop
 800e158:	200090c4 	.word	0x200090c4

0800e15c <__sfp_lock_release>:
 800e15c:	4801      	ldr	r0, [pc, #4]	; (800e164 <__sfp_lock_release+0x8>)
 800e15e:	f000 b8ae 	b.w	800e2be <__retarget_lock_release_recursive>
 800e162:	bf00      	nop
 800e164:	200090c4 	.word	0x200090c4

0800e168 <__sinit_lock_acquire>:
 800e168:	4801      	ldr	r0, [pc, #4]	; (800e170 <__sinit_lock_acquire+0x8>)
 800e16a:	f000 b8a7 	b.w	800e2bc <__retarget_lock_acquire_recursive>
 800e16e:	bf00      	nop
 800e170:	200090bf 	.word	0x200090bf

0800e174 <__sinit_lock_release>:
 800e174:	4801      	ldr	r0, [pc, #4]	; (800e17c <__sinit_lock_release+0x8>)
 800e176:	f000 b8a2 	b.w	800e2be <__retarget_lock_release_recursive>
 800e17a:	bf00      	nop
 800e17c:	200090bf 	.word	0x200090bf

0800e180 <__sinit>:
 800e180:	b510      	push	{r4, lr}
 800e182:	4604      	mov	r4, r0
 800e184:	f7ff fff0 	bl	800e168 <__sinit_lock_acquire>
 800e188:	69a3      	ldr	r3, [r4, #24]
 800e18a:	b11b      	cbz	r3, 800e194 <__sinit+0x14>
 800e18c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e190:	f7ff bff0 	b.w	800e174 <__sinit_lock_release>
 800e194:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800e198:	6523      	str	r3, [r4, #80]	; 0x50
 800e19a:	4b13      	ldr	r3, [pc, #76]	; (800e1e8 <__sinit+0x68>)
 800e19c:	4a13      	ldr	r2, [pc, #76]	; (800e1ec <__sinit+0x6c>)
 800e19e:	681b      	ldr	r3, [r3, #0]
 800e1a0:	62a2      	str	r2, [r4, #40]	; 0x28
 800e1a2:	42a3      	cmp	r3, r4
 800e1a4:	bf04      	itt	eq
 800e1a6:	2301      	moveq	r3, #1
 800e1a8:	61a3      	streq	r3, [r4, #24]
 800e1aa:	4620      	mov	r0, r4
 800e1ac:	f000 f820 	bl	800e1f0 <__sfp>
 800e1b0:	6060      	str	r0, [r4, #4]
 800e1b2:	4620      	mov	r0, r4
 800e1b4:	f000 f81c 	bl	800e1f0 <__sfp>
 800e1b8:	60a0      	str	r0, [r4, #8]
 800e1ba:	4620      	mov	r0, r4
 800e1bc:	f000 f818 	bl	800e1f0 <__sfp>
 800e1c0:	2200      	movs	r2, #0
 800e1c2:	60e0      	str	r0, [r4, #12]
 800e1c4:	2104      	movs	r1, #4
 800e1c6:	6860      	ldr	r0, [r4, #4]
 800e1c8:	f7ff ff82 	bl	800e0d0 <std>
 800e1cc:	68a0      	ldr	r0, [r4, #8]
 800e1ce:	2201      	movs	r2, #1
 800e1d0:	2109      	movs	r1, #9
 800e1d2:	f7ff ff7d 	bl	800e0d0 <std>
 800e1d6:	68e0      	ldr	r0, [r4, #12]
 800e1d8:	2202      	movs	r2, #2
 800e1da:	2112      	movs	r1, #18
 800e1dc:	f7ff ff78 	bl	800e0d0 <std>
 800e1e0:	2301      	movs	r3, #1
 800e1e2:	61a3      	str	r3, [r4, #24]
 800e1e4:	e7d2      	b.n	800e18c <__sinit+0xc>
 800e1e6:	bf00      	nop
 800e1e8:	0800f1b8 	.word	0x0800f1b8
 800e1ec:	0800e119 	.word	0x0800e119

0800e1f0 <__sfp>:
 800e1f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e1f2:	4607      	mov	r7, r0
 800e1f4:	f7ff ffac 	bl	800e150 <__sfp_lock_acquire>
 800e1f8:	4b1e      	ldr	r3, [pc, #120]	; (800e274 <__sfp+0x84>)
 800e1fa:	681e      	ldr	r6, [r3, #0]
 800e1fc:	69b3      	ldr	r3, [r6, #24]
 800e1fe:	b913      	cbnz	r3, 800e206 <__sfp+0x16>
 800e200:	4630      	mov	r0, r6
 800e202:	f7ff ffbd 	bl	800e180 <__sinit>
 800e206:	3648      	adds	r6, #72	; 0x48
 800e208:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800e20c:	3b01      	subs	r3, #1
 800e20e:	d503      	bpl.n	800e218 <__sfp+0x28>
 800e210:	6833      	ldr	r3, [r6, #0]
 800e212:	b30b      	cbz	r3, 800e258 <__sfp+0x68>
 800e214:	6836      	ldr	r6, [r6, #0]
 800e216:	e7f7      	b.n	800e208 <__sfp+0x18>
 800e218:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800e21c:	b9d5      	cbnz	r5, 800e254 <__sfp+0x64>
 800e21e:	4b16      	ldr	r3, [pc, #88]	; (800e278 <__sfp+0x88>)
 800e220:	60e3      	str	r3, [r4, #12]
 800e222:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800e226:	6665      	str	r5, [r4, #100]	; 0x64
 800e228:	f000 f847 	bl	800e2ba <__retarget_lock_init_recursive>
 800e22c:	f7ff ff96 	bl	800e15c <__sfp_lock_release>
 800e230:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800e234:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800e238:	6025      	str	r5, [r4, #0]
 800e23a:	61a5      	str	r5, [r4, #24]
 800e23c:	2208      	movs	r2, #8
 800e23e:	4629      	mov	r1, r5
 800e240:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800e244:	f7ff fc9e 	bl	800db84 <memset>
 800e248:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800e24c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800e250:	4620      	mov	r0, r4
 800e252:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e254:	3468      	adds	r4, #104	; 0x68
 800e256:	e7d9      	b.n	800e20c <__sfp+0x1c>
 800e258:	2104      	movs	r1, #4
 800e25a:	4638      	mov	r0, r7
 800e25c:	f7ff ff62 	bl	800e124 <__sfmoreglue>
 800e260:	4604      	mov	r4, r0
 800e262:	6030      	str	r0, [r6, #0]
 800e264:	2800      	cmp	r0, #0
 800e266:	d1d5      	bne.n	800e214 <__sfp+0x24>
 800e268:	f7ff ff78 	bl	800e15c <__sfp_lock_release>
 800e26c:	230c      	movs	r3, #12
 800e26e:	603b      	str	r3, [r7, #0]
 800e270:	e7ee      	b.n	800e250 <__sfp+0x60>
 800e272:	bf00      	nop
 800e274:	0800f1b8 	.word	0x0800f1b8
 800e278:	ffff0001 	.word	0xffff0001

0800e27c <_fwalk_reent>:
 800e27c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e280:	4606      	mov	r6, r0
 800e282:	4688      	mov	r8, r1
 800e284:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800e288:	2700      	movs	r7, #0
 800e28a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800e28e:	f1b9 0901 	subs.w	r9, r9, #1
 800e292:	d505      	bpl.n	800e2a0 <_fwalk_reent+0x24>
 800e294:	6824      	ldr	r4, [r4, #0]
 800e296:	2c00      	cmp	r4, #0
 800e298:	d1f7      	bne.n	800e28a <_fwalk_reent+0xe>
 800e29a:	4638      	mov	r0, r7
 800e29c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e2a0:	89ab      	ldrh	r3, [r5, #12]
 800e2a2:	2b01      	cmp	r3, #1
 800e2a4:	d907      	bls.n	800e2b6 <_fwalk_reent+0x3a>
 800e2a6:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800e2aa:	3301      	adds	r3, #1
 800e2ac:	d003      	beq.n	800e2b6 <_fwalk_reent+0x3a>
 800e2ae:	4629      	mov	r1, r5
 800e2b0:	4630      	mov	r0, r6
 800e2b2:	47c0      	blx	r8
 800e2b4:	4307      	orrs	r7, r0
 800e2b6:	3568      	adds	r5, #104	; 0x68
 800e2b8:	e7e9      	b.n	800e28e <_fwalk_reent+0x12>

0800e2ba <__retarget_lock_init_recursive>:
 800e2ba:	4770      	bx	lr

0800e2bc <__retarget_lock_acquire_recursive>:
 800e2bc:	4770      	bx	lr

0800e2be <__retarget_lock_release_recursive>:
 800e2be:	4770      	bx	lr

0800e2c0 <__swhatbuf_r>:
 800e2c0:	b570      	push	{r4, r5, r6, lr}
 800e2c2:	460e      	mov	r6, r1
 800e2c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e2c8:	2900      	cmp	r1, #0
 800e2ca:	b096      	sub	sp, #88	; 0x58
 800e2cc:	4614      	mov	r4, r2
 800e2ce:	461d      	mov	r5, r3
 800e2d0:	da07      	bge.n	800e2e2 <__swhatbuf_r+0x22>
 800e2d2:	2300      	movs	r3, #0
 800e2d4:	602b      	str	r3, [r5, #0]
 800e2d6:	89b3      	ldrh	r3, [r6, #12]
 800e2d8:	061a      	lsls	r2, r3, #24
 800e2da:	d410      	bmi.n	800e2fe <__swhatbuf_r+0x3e>
 800e2dc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e2e0:	e00e      	b.n	800e300 <__swhatbuf_r+0x40>
 800e2e2:	466a      	mov	r2, sp
 800e2e4:	f000 fc5e 	bl	800eba4 <_fstat_r>
 800e2e8:	2800      	cmp	r0, #0
 800e2ea:	dbf2      	blt.n	800e2d2 <__swhatbuf_r+0x12>
 800e2ec:	9a01      	ldr	r2, [sp, #4]
 800e2ee:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800e2f2:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800e2f6:	425a      	negs	r2, r3
 800e2f8:	415a      	adcs	r2, r3
 800e2fa:	602a      	str	r2, [r5, #0]
 800e2fc:	e7ee      	b.n	800e2dc <__swhatbuf_r+0x1c>
 800e2fe:	2340      	movs	r3, #64	; 0x40
 800e300:	2000      	movs	r0, #0
 800e302:	6023      	str	r3, [r4, #0]
 800e304:	b016      	add	sp, #88	; 0x58
 800e306:	bd70      	pop	{r4, r5, r6, pc}

0800e308 <__smakebuf_r>:
 800e308:	898b      	ldrh	r3, [r1, #12]
 800e30a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800e30c:	079d      	lsls	r5, r3, #30
 800e30e:	4606      	mov	r6, r0
 800e310:	460c      	mov	r4, r1
 800e312:	d507      	bpl.n	800e324 <__smakebuf_r+0x1c>
 800e314:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800e318:	6023      	str	r3, [r4, #0]
 800e31a:	6123      	str	r3, [r4, #16]
 800e31c:	2301      	movs	r3, #1
 800e31e:	6163      	str	r3, [r4, #20]
 800e320:	b002      	add	sp, #8
 800e322:	bd70      	pop	{r4, r5, r6, pc}
 800e324:	ab01      	add	r3, sp, #4
 800e326:	466a      	mov	r2, sp
 800e328:	f7ff ffca 	bl	800e2c0 <__swhatbuf_r>
 800e32c:	9900      	ldr	r1, [sp, #0]
 800e32e:	4605      	mov	r5, r0
 800e330:	4630      	mov	r0, r6
 800e332:	f000 f879 	bl	800e428 <_malloc_r>
 800e336:	b948      	cbnz	r0, 800e34c <__smakebuf_r+0x44>
 800e338:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e33c:	059a      	lsls	r2, r3, #22
 800e33e:	d4ef      	bmi.n	800e320 <__smakebuf_r+0x18>
 800e340:	f023 0303 	bic.w	r3, r3, #3
 800e344:	f043 0302 	orr.w	r3, r3, #2
 800e348:	81a3      	strh	r3, [r4, #12]
 800e34a:	e7e3      	b.n	800e314 <__smakebuf_r+0xc>
 800e34c:	4b0d      	ldr	r3, [pc, #52]	; (800e384 <__smakebuf_r+0x7c>)
 800e34e:	62b3      	str	r3, [r6, #40]	; 0x28
 800e350:	89a3      	ldrh	r3, [r4, #12]
 800e352:	6020      	str	r0, [r4, #0]
 800e354:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e358:	81a3      	strh	r3, [r4, #12]
 800e35a:	9b00      	ldr	r3, [sp, #0]
 800e35c:	6163      	str	r3, [r4, #20]
 800e35e:	9b01      	ldr	r3, [sp, #4]
 800e360:	6120      	str	r0, [r4, #16]
 800e362:	b15b      	cbz	r3, 800e37c <__smakebuf_r+0x74>
 800e364:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e368:	4630      	mov	r0, r6
 800e36a:	f000 fc2d 	bl	800ebc8 <_isatty_r>
 800e36e:	b128      	cbz	r0, 800e37c <__smakebuf_r+0x74>
 800e370:	89a3      	ldrh	r3, [r4, #12]
 800e372:	f023 0303 	bic.w	r3, r3, #3
 800e376:	f043 0301 	orr.w	r3, r3, #1
 800e37a:	81a3      	strh	r3, [r4, #12]
 800e37c:	89a0      	ldrh	r0, [r4, #12]
 800e37e:	4305      	orrs	r5, r0
 800e380:	81a5      	strh	r5, [r4, #12]
 800e382:	e7cd      	b.n	800e320 <__smakebuf_r+0x18>
 800e384:	0800e119 	.word	0x0800e119

0800e388 <_free_r>:
 800e388:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800e38a:	2900      	cmp	r1, #0
 800e38c:	d048      	beq.n	800e420 <_free_r+0x98>
 800e38e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e392:	9001      	str	r0, [sp, #4]
 800e394:	2b00      	cmp	r3, #0
 800e396:	f1a1 0404 	sub.w	r4, r1, #4
 800e39a:	bfb8      	it	lt
 800e39c:	18e4      	addlt	r4, r4, r3
 800e39e:	f000 fc35 	bl	800ec0c <__malloc_lock>
 800e3a2:	4a20      	ldr	r2, [pc, #128]	; (800e424 <_free_r+0x9c>)
 800e3a4:	9801      	ldr	r0, [sp, #4]
 800e3a6:	6813      	ldr	r3, [r2, #0]
 800e3a8:	4615      	mov	r5, r2
 800e3aa:	b933      	cbnz	r3, 800e3ba <_free_r+0x32>
 800e3ac:	6063      	str	r3, [r4, #4]
 800e3ae:	6014      	str	r4, [r2, #0]
 800e3b0:	b003      	add	sp, #12
 800e3b2:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800e3b6:	f000 bc2f 	b.w	800ec18 <__malloc_unlock>
 800e3ba:	42a3      	cmp	r3, r4
 800e3bc:	d90b      	bls.n	800e3d6 <_free_r+0x4e>
 800e3be:	6821      	ldr	r1, [r4, #0]
 800e3c0:	1862      	adds	r2, r4, r1
 800e3c2:	4293      	cmp	r3, r2
 800e3c4:	bf04      	itt	eq
 800e3c6:	681a      	ldreq	r2, [r3, #0]
 800e3c8:	685b      	ldreq	r3, [r3, #4]
 800e3ca:	6063      	str	r3, [r4, #4]
 800e3cc:	bf04      	itt	eq
 800e3ce:	1852      	addeq	r2, r2, r1
 800e3d0:	6022      	streq	r2, [r4, #0]
 800e3d2:	602c      	str	r4, [r5, #0]
 800e3d4:	e7ec      	b.n	800e3b0 <_free_r+0x28>
 800e3d6:	461a      	mov	r2, r3
 800e3d8:	685b      	ldr	r3, [r3, #4]
 800e3da:	b10b      	cbz	r3, 800e3e0 <_free_r+0x58>
 800e3dc:	42a3      	cmp	r3, r4
 800e3de:	d9fa      	bls.n	800e3d6 <_free_r+0x4e>
 800e3e0:	6811      	ldr	r1, [r2, #0]
 800e3e2:	1855      	adds	r5, r2, r1
 800e3e4:	42a5      	cmp	r5, r4
 800e3e6:	d10b      	bne.n	800e400 <_free_r+0x78>
 800e3e8:	6824      	ldr	r4, [r4, #0]
 800e3ea:	4421      	add	r1, r4
 800e3ec:	1854      	adds	r4, r2, r1
 800e3ee:	42a3      	cmp	r3, r4
 800e3f0:	6011      	str	r1, [r2, #0]
 800e3f2:	d1dd      	bne.n	800e3b0 <_free_r+0x28>
 800e3f4:	681c      	ldr	r4, [r3, #0]
 800e3f6:	685b      	ldr	r3, [r3, #4]
 800e3f8:	6053      	str	r3, [r2, #4]
 800e3fa:	4421      	add	r1, r4
 800e3fc:	6011      	str	r1, [r2, #0]
 800e3fe:	e7d7      	b.n	800e3b0 <_free_r+0x28>
 800e400:	d902      	bls.n	800e408 <_free_r+0x80>
 800e402:	230c      	movs	r3, #12
 800e404:	6003      	str	r3, [r0, #0]
 800e406:	e7d3      	b.n	800e3b0 <_free_r+0x28>
 800e408:	6825      	ldr	r5, [r4, #0]
 800e40a:	1961      	adds	r1, r4, r5
 800e40c:	428b      	cmp	r3, r1
 800e40e:	bf04      	itt	eq
 800e410:	6819      	ldreq	r1, [r3, #0]
 800e412:	685b      	ldreq	r3, [r3, #4]
 800e414:	6063      	str	r3, [r4, #4]
 800e416:	bf04      	itt	eq
 800e418:	1949      	addeq	r1, r1, r5
 800e41a:	6021      	streq	r1, [r4, #0]
 800e41c:	6054      	str	r4, [r2, #4]
 800e41e:	e7c7      	b.n	800e3b0 <_free_r+0x28>
 800e420:	b003      	add	sp, #12
 800e422:	bd30      	pop	{r4, r5, pc}
 800e424:	200089a0 	.word	0x200089a0

0800e428 <_malloc_r>:
 800e428:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e42a:	1ccd      	adds	r5, r1, #3
 800e42c:	f025 0503 	bic.w	r5, r5, #3
 800e430:	3508      	adds	r5, #8
 800e432:	2d0c      	cmp	r5, #12
 800e434:	bf38      	it	cc
 800e436:	250c      	movcc	r5, #12
 800e438:	2d00      	cmp	r5, #0
 800e43a:	4606      	mov	r6, r0
 800e43c:	db01      	blt.n	800e442 <_malloc_r+0x1a>
 800e43e:	42a9      	cmp	r1, r5
 800e440:	d903      	bls.n	800e44a <_malloc_r+0x22>
 800e442:	230c      	movs	r3, #12
 800e444:	6033      	str	r3, [r6, #0]
 800e446:	2000      	movs	r0, #0
 800e448:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e44a:	f000 fbdf 	bl	800ec0c <__malloc_lock>
 800e44e:	4921      	ldr	r1, [pc, #132]	; (800e4d4 <_malloc_r+0xac>)
 800e450:	680a      	ldr	r2, [r1, #0]
 800e452:	4614      	mov	r4, r2
 800e454:	b99c      	cbnz	r4, 800e47e <_malloc_r+0x56>
 800e456:	4f20      	ldr	r7, [pc, #128]	; (800e4d8 <_malloc_r+0xb0>)
 800e458:	683b      	ldr	r3, [r7, #0]
 800e45a:	b923      	cbnz	r3, 800e466 <_malloc_r+0x3e>
 800e45c:	4621      	mov	r1, r4
 800e45e:	4630      	mov	r0, r6
 800e460:	f000 fb2a 	bl	800eab8 <_sbrk_r>
 800e464:	6038      	str	r0, [r7, #0]
 800e466:	4629      	mov	r1, r5
 800e468:	4630      	mov	r0, r6
 800e46a:	f000 fb25 	bl	800eab8 <_sbrk_r>
 800e46e:	1c43      	adds	r3, r0, #1
 800e470:	d123      	bne.n	800e4ba <_malloc_r+0x92>
 800e472:	230c      	movs	r3, #12
 800e474:	6033      	str	r3, [r6, #0]
 800e476:	4630      	mov	r0, r6
 800e478:	f000 fbce 	bl	800ec18 <__malloc_unlock>
 800e47c:	e7e3      	b.n	800e446 <_malloc_r+0x1e>
 800e47e:	6823      	ldr	r3, [r4, #0]
 800e480:	1b5b      	subs	r3, r3, r5
 800e482:	d417      	bmi.n	800e4b4 <_malloc_r+0x8c>
 800e484:	2b0b      	cmp	r3, #11
 800e486:	d903      	bls.n	800e490 <_malloc_r+0x68>
 800e488:	6023      	str	r3, [r4, #0]
 800e48a:	441c      	add	r4, r3
 800e48c:	6025      	str	r5, [r4, #0]
 800e48e:	e004      	b.n	800e49a <_malloc_r+0x72>
 800e490:	6863      	ldr	r3, [r4, #4]
 800e492:	42a2      	cmp	r2, r4
 800e494:	bf0c      	ite	eq
 800e496:	600b      	streq	r3, [r1, #0]
 800e498:	6053      	strne	r3, [r2, #4]
 800e49a:	4630      	mov	r0, r6
 800e49c:	f000 fbbc 	bl	800ec18 <__malloc_unlock>
 800e4a0:	f104 000b 	add.w	r0, r4, #11
 800e4a4:	1d23      	adds	r3, r4, #4
 800e4a6:	f020 0007 	bic.w	r0, r0, #7
 800e4aa:	1ac2      	subs	r2, r0, r3
 800e4ac:	d0cc      	beq.n	800e448 <_malloc_r+0x20>
 800e4ae:	1a1b      	subs	r3, r3, r0
 800e4b0:	50a3      	str	r3, [r4, r2]
 800e4b2:	e7c9      	b.n	800e448 <_malloc_r+0x20>
 800e4b4:	4622      	mov	r2, r4
 800e4b6:	6864      	ldr	r4, [r4, #4]
 800e4b8:	e7cc      	b.n	800e454 <_malloc_r+0x2c>
 800e4ba:	1cc4      	adds	r4, r0, #3
 800e4bc:	f024 0403 	bic.w	r4, r4, #3
 800e4c0:	42a0      	cmp	r0, r4
 800e4c2:	d0e3      	beq.n	800e48c <_malloc_r+0x64>
 800e4c4:	1a21      	subs	r1, r4, r0
 800e4c6:	4630      	mov	r0, r6
 800e4c8:	f000 faf6 	bl	800eab8 <_sbrk_r>
 800e4cc:	3001      	adds	r0, #1
 800e4ce:	d1dd      	bne.n	800e48c <_malloc_r+0x64>
 800e4d0:	e7cf      	b.n	800e472 <_malloc_r+0x4a>
 800e4d2:	bf00      	nop
 800e4d4:	200089a0 	.word	0x200089a0
 800e4d8:	200089a4 	.word	0x200089a4

0800e4dc <__sfputc_r>:
 800e4dc:	6893      	ldr	r3, [r2, #8]
 800e4de:	3b01      	subs	r3, #1
 800e4e0:	2b00      	cmp	r3, #0
 800e4e2:	b410      	push	{r4}
 800e4e4:	6093      	str	r3, [r2, #8]
 800e4e6:	da08      	bge.n	800e4fa <__sfputc_r+0x1e>
 800e4e8:	6994      	ldr	r4, [r2, #24]
 800e4ea:	42a3      	cmp	r3, r4
 800e4ec:	db01      	blt.n	800e4f2 <__sfputc_r+0x16>
 800e4ee:	290a      	cmp	r1, #10
 800e4f0:	d103      	bne.n	800e4fa <__sfputc_r+0x1e>
 800e4f2:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e4f6:	f7ff bc69 	b.w	800ddcc <__swbuf_r>
 800e4fa:	6813      	ldr	r3, [r2, #0]
 800e4fc:	1c58      	adds	r0, r3, #1
 800e4fe:	6010      	str	r0, [r2, #0]
 800e500:	7019      	strb	r1, [r3, #0]
 800e502:	4608      	mov	r0, r1
 800e504:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e508:	4770      	bx	lr

0800e50a <__sfputs_r>:
 800e50a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e50c:	4606      	mov	r6, r0
 800e50e:	460f      	mov	r7, r1
 800e510:	4614      	mov	r4, r2
 800e512:	18d5      	adds	r5, r2, r3
 800e514:	42ac      	cmp	r4, r5
 800e516:	d101      	bne.n	800e51c <__sfputs_r+0x12>
 800e518:	2000      	movs	r0, #0
 800e51a:	e007      	b.n	800e52c <__sfputs_r+0x22>
 800e51c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e520:	463a      	mov	r2, r7
 800e522:	4630      	mov	r0, r6
 800e524:	f7ff ffda 	bl	800e4dc <__sfputc_r>
 800e528:	1c43      	adds	r3, r0, #1
 800e52a:	d1f3      	bne.n	800e514 <__sfputs_r+0xa>
 800e52c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800e530 <_vfiprintf_r>:
 800e530:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e534:	460d      	mov	r5, r1
 800e536:	b09d      	sub	sp, #116	; 0x74
 800e538:	4614      	mov	r4, r2
 800e53a:	4698      	mov	r8, r3
 800e53c:	4606      	mov	r6, r0
 800e53e:	b118      	cbz	r0, 800e548 <_vfiprintf_r+0x18>
 800e540:	6983      	ldr	r3, [r0, #24]
 800e542:	b90b      	cbnz	r3, 800e548 <_vfiprintf_r+0x18>
 800e544:	f7ff fe1c 	bl	800e180 <__sinit>
 800e548:	4b89      	ldr	r3, [pc, #548]	; (800e770 <_vfiprintf_r+0x240>)
 800e54a:	429d      	cmp	r5, r3
 800e54c:	d11b      	bne.n	800e586 <_vfiprintf_r+0x56>
 800e54e:	6875      	ldr	r5, [r6, #4]
 800e550:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800e552:	07d9      	lsls	r1, r3, #31
 800e554:	d405      	bmi.n	800e562 <_vfiprintf_r+0x32>
 800e556:	89ab      	ldrh	r3, [r5, #12]
 800e558:	059a      	lsls	r2, r3, #22
 800e55a:	d402      	bmi.n	800e562 <_vfiprintf_r+0x32>
 800e55c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800e55e:	f7ff fead 	bl	800e2bc <__retarget_lock_acquire_recursive>
 800e562:	89ab      	ldrh	r3, [r5, #12]
 800e564:	071b      	lsls	r3, r3, #28
 800e566:	d501      	bpl.n	800e56c <_vfiprintf_r+0x3c>
 800e568:	692b      	ldr	r3, [r5, #16]
 800e56a:	b9eb      	cbnz	r3, 800e5a8 <_vfiprintf_r+0x78>
 800e56c:	4629      	mov	r1, r5
 800e56e:	4630      	mov	r0, r6
 800e570:	f7ff fc7e 	bl	800de70 <__swsetup_r>
 800e574:	b1c0      	cbz	r0, 800e5a8 <_vfiprintf_r+0x78>
 800e576:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800e578:	07dc      	lsls	r4, r3, #31
 800e57a:	d50e      	bpl.n	800e59a <_vfiprintf_r+0x6a>
 800e57c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800e580:	b01d      	add	sp, #116	; 0x74
 800e582:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e586:	4b7b      	ldr	r3, [pc, #492]	; (800e774 <_vfiprintf_r+0x244>)
 800e588:	429d      	cmp	r5, r3
 800e58a:	d101      	bne.n	800e590 <_vfiprintf_r+0x60>
 800e58c:	68b5      	ldr	r5, [r6, #8]
 800e58e:	e7df      	b.n	800e550 <_vfiprintf_r+0x20>
 800e590:	4b79      	ldr	r3, [pc, #484]	; (800e778 <_vfiprintf_r+0x248>)
 800e592:	429d      	cmp	r5, r3
 800e594:	bf08      	it	eq
 800e596:	68f5      	ldreq	r5, [r6, #12]
 800e598:	e7da      	b.n	800e550 <_vfiprintf_r+0x20>
 800e59a:	89ab      	ldrh	r3, [r5, #12]
 800e59c:	0598      	lsls	r0, r3, #22
 800e59e:	d4ed      	bmi.n	800e57c <_vfiprintf_r+0x4c>
 800e5a0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800e5a2:	f7ff fe8c 	bl	800e2be <__retarget_lock_release_recursive>
 800e5a6:	e7e9      	b.n	800e57c <_vfiprintf_r+0x4c>
 800e5a8:	2300      	movs	r3, #0
 800e5aa:	9309      	str	r3, [sp, #36]	; 0x24
 800e5ac:	2320      	movs	r3, #32
 800e5ae:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800e5b2:	f8cd 800c 	str.w	r8, [sp, #12]
 800e5b6:	2330      	movs	r3, #48	; 0x30
 800e5b8:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800e77c <_vfiprintf_r+0x24c>
 800e5bc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800e5c0:	f04f 0901 	mov.w	r9, #1
 800e5c4:	4623      	mov	r3, r4
 800e5c6:	469a      	mov	sl, r3
 800e5c8:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e5cc:	b10a      	cbz	r2, 800e5d2 <_vfiprintf_r+0xa2>
 800e5ce:	2a25      	cmp	r2, #37	; 0x25
 800e5d0:	d1f9      	bne.n	800e5c6 <_vfiprintf_r+0x96>
 800e5d2:	ebba 0b04 	subs.w	fp, sl, r4
 800e5d6:	d00b      	beq.n	800e5f0 <_vfiprintf_r+0xc0>
 800e5d8:	465b      	mov	r3, fp
 800e5da:	4622      	mov	r2, r4
 800e5dc:	4629      	mov	r1, r5
 800e5de:	4630      	mov	r0, r6
 800e5e0:	f7ff ff93 	bl	800e50a <__sfputs_r>
 800e5e4:	3001      	adds	r0, #1
 800e5e6:	f000 80aa 	beq.w	800e73e <_vfiprintf_r+0x20e>
 800e5ea:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800e5ec:	445a      	add	r2, fp
 800e5ee:	9209      	str	r2, [sp, #36]	; 0x24
 800e5f0:	f89a 3000 	ldrb.w	r3, [sl]
 800e5f4:	2b00      	cmp	r3, #0
 800e5f6:	f000 80a2 	beq.w	800e73e <_vfiprintf_r+0x20e>
 800e5fa:	2300      	movs	r3, #0
 800e5fc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800e600:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e604:	f10a 0a01 	add.w	sl, sl, #1
 800e608:	9304      	str	r3, [sp, #16]
 800e60a:	9307      	str	r3, [sp, #28]
 800e60c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800e610:	931a      	str	r3, [sp, #104]	; 0x68
 800e612:	4654      	mov	r4, sl
 800e614:	2205      	movs	r2, #5
 800e616:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e61a:	4858      	ldr	r0, [pc, #352]	; (800e77c <_vfiprintf_r+0x24c>)
 800e61c:	f7f1 fde0 	bl	80001e0 <memchr>
 800e620:	9a04      	ldr	r2, [sp, #16]
 800e622:	b9d8      	cbnz	r0, 800e65c <_vfiprintf_r+0x12c>
 800e624:	06d1      	lsls	r1, r2, #27
 800e626:	bf44      	itt	mi
 800e628:	2320      	movmi	r3, #32
 800e62a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800e62e:	0713      	lsls	r3, r2, #28
 800e630:	bf44      	itt	mi
 800e632:	232b      	movmi	r3, #43	; 0x2b
 800e634:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800e638:	f89a 3000 	ldrb.w	r3, [sl]
 800e63c:	2b2a      	cmp	r3, #42	; 0x2a
 800e63e:	d015      	beq.n	800e66c <_vfiprintf_r+0x13c>
 800e640:	9a07      	ldr	r2, [sp, #28]
 800e642:	4654      	mov	r4, sl
 800e644:	2000      	movs	r0, #0
 800e646:	f04f 0c0a 	mov.w	ip, #10
 800e64a:	4621      	mov	r1, r4
 800e64c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e650:	3b30      	subs	r3, #48	; 0x30
 800e652:	2b09      	cmp	r3, #9
 800e654:	d94e      	bls.n	800e6f4 <_vfiprintf_r+0x1c4>
 800e656:	b1b0      	cbz	r0, 800e686 <_vfiprintf_r+0x156>
 800e658:	9207      	str	r2, [sp, #28]
 800e65a:	e014      	b.n	800e686 <_vfiprintf_r+0x156>
 800e65c:	eba0 0308 	sub.w	r3, r0, r8
 800e660:	fa09 f303 	lsl.w	r3, r9, r3
 800e664:	4313      	orrs	r3, r2
 800e666:	9304      	str	r3, [sp, #16]
 800e668:	46a2      	mov	sl, r4
 800e66a:	e7d2      	b.n	800e612 <_vfiprintf_r+0xe2>
 800e66c:	9b03      	ldr	r3, [sp, #12]
 800e66e:	1d19      	adds	r1, r3, #4
 800e670:	681b      	ldr	r3, [r3, #0]
 800e672:	9103      	str	r1, [sp, #12]
 800e674:	2b00      	cmp	r3, #0
 800e676:	bfbb      	ittet	lt
 800e678:	425b      	neglt	r3, r3
 800e67a:	f042 0202 	orrlt.w	r2, r2, #2
 800e67e:	9307      	strge	r3, [sp, #28]
 800e680:	9307      	strlt	r3, [sp, #28]
 800e682:	bfb8      	it	lt
 800e684:	9204      	strlt	r2, [sp, #16]
 800e686:	7823      	ldrb	r3, [r4, #0]
 800e688:	2b2e      	cmp	r3, #46	; 0x2e
 800e68a:	d10c      	bne.n	800e6a6 <_vfiprintf_r+0x176>
 800e68c:	7863      	ldrb	r3, [r4, #1]
 800e68e:	2b2a      	cmp	r3, #42	; 0x2a
 800e690:	d135      	bne.n	800e6fe <_vfiprintf_r+0x1ce>
 800e692:	9b03      	ldr	r3, [sp, #12]
 800e694:	1d1a      	adds	r2, r3, #4
 800e696:	681b      	ldr	r3, [r3, #0]
 800e698:	9203      	str	r2, [sp, #12]
 800e69a:	2b00      	cmp	r3, #0
 800e69c:	bfb8      	it	lt
 800e69e:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800e6a2:	3402      	adds	r4, #2
 800e6a4:	9305      	str	r3, [sp, #20]
 800e6a6:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800e78c <_vfiprintf_r+0x25c>
 800e6aa:	7821      	ldrb	r1, [r4, #0]
 800e6ac:	2203      	movs	r2, #3
 800e6ae:	4650      	mov	r0, sl
 800e6b0:	f7f1 fd96 	bl	80001e0 <memchr>
 800e6b4:	b140      	cbz	r0, 800e6c8 <_vfiprintf_r+0x198>
 800e6b6:	2340      	movs	r3, #64	; 0x40
 800e6b8:	eba0 000a 	sub.w	r0, r0, sl
 800e6bc:	fa03 f000 	lsl.w	r0, r3, r0
 800e6c0:	9b04      	ldr	r3, [sp, #16]
 800e6c2:	4303      	orrs	r3, r0
 800e6c4:	3401      	adds	r4, #1
 800e6c6:	9304      	str	r3, [sp, #16]
 800e6c8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e6cc:	482c      	ldr	r0, [pc, #176]	; (800e780 <_vfiprintf_r+0x250>)
 800e6ce:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800e6d2:	2206      	movs	r2, #6
 800e6d4:	f7f1 fd84 	bl	80001e0 <memchr>
 800e6d8:	2800      	cmp	r0, #0
 800e6da:	d03f      	beq.n	800e75c <_vfiprintf_r+0x22c>
 800e6dc:	4b29      	ldr	r3, [pc, #164]	; (800e784 <_vfiprintf_r+0x254>)
 800e6de:	bb1b      	cbnz	r3, 800e728 <_vfiprintf_r+0x1f8>
 800e6e0:	9b03      	ldr	r3, [sp, #12]
 800e6e2:	3307      	adds	r3, #7
 800e6e4:	f023 0307 	bic.w	r3, r3, #7
 800e6e8:	3308      	adds	r3, #8
 800e6ea:	9303      	str	r3, [sp, #12]
 800e6ec:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e6ee:	443b      	add	r3, r7
 800e6f0:	9309      	str	r3, [sp, #36]	; 0x24
 800e6f2:	e767      	b.n	800e5c4 <_vfiprintf_r+0x94>
 800e6f4:	fb0c 3202 	mla	r2, ip, r2, r3
 800e6f8:	460c      	mov	r4, r1
 800e6fa:	2001      	movs	r0, #1
 800e6fc:	e7a5      	b.n	800e64a <_vfiprintf_r+0x11a>
 800e6fe:	2300      	movs	r3, #0
 800e700:	3401      	adds	r4, #1
 800e702:	9305      	str	r3, [sp, #20]
 800e704:	4619      	mov	r1, r3
 800e706:	f04f 0c0a 	mov.w	ip, #10
 800e70a:	4620      	mov	r0, r4
 800e70c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e710:	3a30      	subs	r2, #48	; 0x30
 800e712:	2a09      	cmp	r2, #9
 800e714:	d903      	bls.n	800e71e <_vfiprintf_r+0x1ee>
 800e716:	2b00      	cmp	r3, #0
 800e718:	d0c5      	beq.n	800e6a6 <_vfiprintf_r+0x176>
 800e71a:	9105      	str	r1, [sp, #20]
 800e71c:	e7c3      	b.n	800e6a6 <_vfiprintf_r+0x176>
 800e71e:	fb0c 2101 	mla	r1, ip, r1, r2
 800e722:	4604      	mov	r4, r0
 800e724:	2301      	movs	r3, #1
 800e726:	e7f0      	b.n	800e70a <_vfiprintf_r+0x1da>
 800e728:	ab03      	add	r3, sp, #12
 800e72a:	9300      	str	r3, [sp, #0]
 800e72c:	462a      	mov	r2, r5
 800e72e:	4b16      	ldr	r3, [pc, #88]	; (800e788 <_vfiprintf_r+0x258>)
 800e730:	a904      	add	r1, sp, #16
 800e732:	4630      	mov	r0, r6
 800e734:	f3af 8000 	nop.w
 800e738:	4607      	mov	r7, r0
 800e73a:	1c78      	adds	r0, r7, #1
 800e73c:	d1d6      	bne.n	800e6ec <_vfiprintf_r+0x1bc>
 800e73e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800e740:	07d9      	lsls	r1, r3, #31
 800e742:	d405      	bmi.n	800e750 <_vfiprintf_r+0x220>
 800e744:	89ab      	ldrh	r3, [r5, #12]
 800e746:	059a      	lsls	r2, r3, #22
 800e748:	d402      	bmi.n	800e750 <_vfiprintf_r+0x220>
 800e74a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800e74c:	f7ff fdb7 	bl	800e2be <__retarget_lock_release_recursive>
 800e750:	89ab      	ldrh	r3, [r5, #12]
 800e752:	065b      	lsls	r3, r3, #25
 800e754:	f53f af12 	bmi.w	800e57c <_vfiprintf_r+0x4c>
 800e758:	9809      	ldr	r0, [sp, #36]	; 0x24
 800e75a:	e711      	b.n	800e580 <_vfiprintf_r+0x50>
 800e75c:	ab03      	add	r3, sp, #12
 800e75e:	9300      	str	r3, [sp, #0]
 800e760:	462a      	mov	r2, r5
 800e762:	4b09      	ldr	r3, [pc, #36]	; (800e788 <_vfiprintf_r+0x258>)
 800e764:	a904      	add	r1, sp, #16
 800e766:	4630      	mov	r0, r6
 800e768:	f000 f880 	bl	800e86c <_printf_i>
 800e76c:	e7e4      	b.n	800e738 <_vfiprintf_r+0x208>
 800e76e:	bf00      	nop
 800e770:	0800f2e0 	.word	0x0800f2e0
 800e774:	0800f300 	.word	0x0800f300
 800e778:	0800f2c0 	.word	0x0800f2c0
 800e77c:	0800f320 	.word	0x0800f320
 800e780:	0800f32a 	.word	0x0800f32a
 800e784:	00000000 	.word	0x00000000
 800e788:	0800e50b 	.word	0x0800e50b
 800e78c:	0800f326 	.word	0x0800f326

0800e790 <_printf_common>:
 800e790:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e794:	4616      	mov	r6, r2
 800e796:	4699      	mov	r9, r3
 800e798:	688a      	ldr	r2, [r1, #8]
 800e79a:	690b      	ldr	r3, [r1, #16]
 800e79c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800e7a0:	4293      	cmp	r3, r2
 800e7a2:	bfb8      	it	lt
 800e7a4:	4613      	movlt	r3, r2
 800e7a6:	6033      	str	r3, [r6, #0]
 800e7a8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800e7ac:	4607      	mov	r7, r0
 800e7ae:	460c      	mov	r4, r1
 800e7b0:	b10a      	cbz	r2, 800e7b6 <_printf_common+0x26>
 800e7b2:	3301      	adds	r3, #1
 800e7b4:	6033      	str	r3, [r6, #0]
 800e7b6:	6823      	ldr	r3, [r4, #0]
 800e7b8:	0699      	lsls	r1, r3, #26
 800e7ba:	bf42      	ittt	mi
 800e7bc:	6833      	ldrmi	r3, [r6, #0]
 800e7be:	3302      	addmi	r3, #2
 800e7c0:	6033      	strmi	r3, [r6, #0]
 800e7c2:	6825      	ldr	r5, [r4, #0]
 800e7c4:	f015 0506 	ands.w	r5, r5, #6
 800e7c8:	d106      	bne.n	800e7d8 <_printf_common+0x48>
 800e7ca:	f104 0a19 	add.w	sl, r4, #25
 800e7ce:	68e3      	ldr	r3, [r4, #12]
 800e7d0:	6832      	ldr	r2, [r6, #0]
 800e7d2:	1a9b      	subs	r3, r3, r2
 800e7d4:	42ab      	cmp	r3, r5
 800e7d6:	dc26      	bgt.n	800e826 <_printf_common+0x96>
 800e7d8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800e7dc:	1e13      	subs	r3, r2, #0
 800e7de:	6822      	ldr	r2, [r4, #0]
 800e7e0:	bf18      	it	ne
 800e7e2:	2301      	movne	r3, #1
 800e7e4:	0692      	lsls	r2, r2, #26
 800e7e6:	d42b      	bmi.n	800e840 <_printf_common+0xb0>
 800e7e8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800e7ec:	4649      	mov	r1, r9
 800e7ee:	4638      	mov	r0, r7
 800e7f0:	47c0      	blx	r8
 800e7f2:	3001      	adds	r0, #1
 800e7f4:	d01e      	beq.n	800e834 <_printf_common+0xa4>
 800e7f6:	6823      	ldr	r3, [r4, #0]
 800e7f8:	68e5      	ldr	r5, [r4, #12]
 800e7fa:	6832      	ldr	r2, [r6, #0]
 800e7fc:	f003 0306 	and.w	r3, r3, #6
 800e800:	2b04      	cmp	r3, #4
 800e802:	bf08      	it	eq
 800e804:	1aad      	subeq	r5, r5, r2
 800e806:	68a3      	ldr	r3, [r4, #8]
 800e808:	6922      	ldr	r2, [r4, #16]
 800e80a:	bf0c      	ite	eq
 800e80c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800e810:	2500      	movne	r5, #0
 800e812:	4293      	cmp	r3, r2
 800e814:	bfc4      	itt	gt
 800e816:	1a9b      	subgt	r3, r3, r2
 800e818:	18ed      	addgt	r5, r5, r3
 800e81a:	2600      	movs	r6, #0
 800e81c:	341a      	adds	r4, #26
 800e81e:	42b5      	cmp	r5, r6
 800e820:	d11a      	bne.n	800e858 <_printf_common+0xc8>
 800e822:	2000      	movs	r0, #0
 800e824:	e008      	b.n	800e838 <_printf_common+0xa8>
 800e826:	2301      	movs	r3, #1
 800e828:	4652      	mov	r2, sl
 800e82a:	4649      	mov	r1, r9
 800e82c:	4638      	mov	r0, r7
 800e82e:	47c0      	blx	r8
 800e830:	3001      	adds	r0, #1
 800e832:	d103      	bne.n	800e83c <_printf_common+0xac>
 800e834:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800e838:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e83c:	3501      	adds	r5, #1
 800e83e:	e7c6      	b.n	800e7ce <_printf_common+0x3e>
 800e840:	18e1      	adds	r1, r4, r3
 800e842:	1c5a      	adds	r2, r3, #1
 800e844:	2030      	movs	r0, #48	; 0x30
 800e846:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800e84a:	4422      	add	r2, r4
 800e84c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800e850:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800e854:	3302      	adds	r3, #2
 800e856:	e7c7      	b.n	800e7e8 <_printf_common+0x58>
 800e858:	2301      	movs	r3, #1
 800e85a:	4622      	mov	r2, r4
 800e85c:	4649      	mov	r1, r9
 800e85e:	4638      	mov	r0, r7
 800e860:	47c0      	blx	r8
 800e862:	3001      	adds	r0, #1
 800e864:	d0e6      	beq.n	800e834 <_printf_common+0xa4>
 800e866:	3601      	adds	r6, #1
 800e868:	e7d9      	b.n	800e81e <_printf_common+0x8e>
	...

0800e86c <_printf_i>:
 800e86c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800e870:	460c      	mov	r4, r1
 800e872:	4691      	mov	r9, r2
 800e874:	7e27      	ldrb	r7, [r4, #24]
 800e876:	990c      	ldr	r1, [sp, #48]	; 0x30
 800e878:	2f78      	cmp	r7, #120	; 0x78
 800e87a:	4680      	mov	r8, r0
 800e87c:	469a      	mov	sl, r3
 800e87e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800e882:	d807      	bhi.n	800e894 <_printf_i+0x28>
 800e884:	2f62      	cmp	r7, #98	; 0x62
 800e886:	d80a      	bhi.n	800e89e <_printf_i+0x32>
 800e888:	2f00      	cmp	r7, #0
 800e88a:	f000 80d8 	beq.w	800ea3e <_printf_i+0x1d2>
 800e88e:	2f58      	cmp	r7, #88	; 0x58
 800e890:	f000 80a3 	beq.w	800e9da <_printf_i+0x16e>
 800e894:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800e898:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800e89c:	e03a      	b.n	800e914 <_printf_i+0xa8>
 800e89e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800e8a2:	2b15      	cmp	r3, #21
 800e8a4:	d8f6      	bhi.n	800e894 <_printf_i+0x28>
 800e8a6:	a001      	add	r0, pc, #4	; (adr r0, 800e8ac <_printf_i+0x40>)
 800e8a8:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800e8ac:	0800e905 	.word	0x0800e905
 800e8b0:	0800e919 	.word	0x0800e919
 800e8b4:	0800e895 	.word	0x0800e895
 800e8b8:	0800e895 	.word	0x0800e895
 800e8bc:	0800e895 	.word	0x0800e895
 800e8c0:	0800e895 	.word	0x0800e895
 800e8c4:	0800e919 	.word	0x0800e919
 800e8c8:	0800e895 	.word	0x0800e895
 800e8cc:	0800e895 	.word	0x0800e895
 800e8d0:	0800e895 	.word	0x0800e895
 800e8d4:	0800e895 	.word	0x0800e895
 800e8d8:	0800ea25 	.word	0x0800ea25
 800e8dc:	0800e949 	.word	0x0800e949
 800e8e0:	0800ea07 	.word	0x0800ea07
 800e8e4:	0800e895 	.word	0x0800e895
 800e8e8:	0800e895 	.word	0x0800e895
 800e8ec:	0800ea47 	.word	0x0800ea47
 800e8f0:	0800e895 	.word	0x0800e895
 800e8f4:	0800e949 	.word	0x0800e949
 800e8f8:	0800e895 	.word	0x0800e895
 800e8fc:	0800e895 	.word	0x0800e895
 800e900:	0800ea0f 	.word	0x0800ea0f
 800e904:	680b      	ldr	r3, [r1, #0]
 800e906:	1d1a      	adds	r2, r3, #4
 800e908:	681b      	ldr	r3, [r3, #0]
 800e90a:	600a      	str	r2, [r1, #0]
 800e90c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800e910:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800e914:	2301      	movs	r3, #1
 800e916:	e0a3      	b.n	800ea60 <_printf_i+0x1f4>
 800e918:	6825      	ldr	r5, [r4, #0]
 800e91a:	6808      	ldr	r0, [r1, #0]
 800e91c:	062e      	lsls	r6, r5, #24
 800e91e:	f100 0304 	add.w	r3, r0, #4
 800e922:	d50a      	bpl.n	800e93a <_printf_i+0xce>
 800e924:	6805      	ldr	r5, [r0, #0]
 800e926:	600b      	str	r3, [r1, #0]
 800e928:	2d00      	cmp	r5, #0
 800e92a:	da03      	bge.n	800e934 <_printf_i+0xc8>
 800e92c:	232d      	movs	r3, #45	; 0x2d
 800e92e:	426d      	negs	r5, r5
 800e930:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e934:	485e      	ldr	r0, [pc, #376]	; (800eab0 <_printf_i+0x244>)
 800e936:	230a      	movs	r3, #10
 800e938:	e019      	b.n	800e96e <_printf_i+0x102>
 800e93a:	f015 0f40 	tst.w	r5, #64	; 0x40
 800e93e:	6805      	ldr	r5, [r0, #0]
 800e940:	600b      	str	r3, [r1, #0]
 800e942:	bf18      	it	ne
 800e944:	b22d      	sxthne	r5, r5
 800e946:	e7ef      	b.n	800e928 <_printf_i+0xbc>
 800e948:	680b      	ldr	r3, [r1, #0]
 800e94a:	6825      	ldr	r5, [r4, #0]
 800e94c:	1d18      	adds	r0, r3, #4
 800e94e:	6008      	str	r0, [r1, #0]
 800e950:	0628      	lsls	r0, r5, #24
 800e952:	d501      	bpl.n	800e958 <_printf_i+0xec>
 800e954:	681d      	ldr	r5, [r3, #0]
 800e956:	e002      	b.n	800e95e <_printf_i+0xf2>
 800e958:	0669      	lsls	r1, r5, #25
 800e95a:	d5fb      	bpl.n	800e954 <_printf_i+0xe8>
 800e95c:	881d      	ldrh	r5, [r3, #0]
 800e95e:	4854      	ldr	r0, [pc, #336]	; (800eab0 <_printf_i+0x244>)
 800e960:	2f6f      	cmp	r7, #111	; 0x6f
 800e962:	bf0c      	ite	eq
 800e964:	2308      	moveq	r3, #8
 800e966:	230a      	movne	r3, #10
 800e968:	2100      	movs	r1, #0
 800e96a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800e96e:	6866      	ldr	r6, [r4, #4]
 800e970:	60a6      	str	r6, [r4, #8]
 800e972:	2e00      	cmp	r6, #0
 800e974:	bfa2      	ittt	ge
 800e976:	6821      	ldrge	r1, [r4, #0]
 800e978:	f021 0104 	bicge.w	r1, r1, #4
 800e97c:	6021      	strge	r1, [r4, #0]
 800e97e:	b90d      	cbnz	r5, 800e984 <_printf_i+0x118>
 800e980:	2e00      	cmp	r6, #0
 800e982:	d04d      	beq.n	800ea20 <_printf_i+0x1b4>
 800e984:	4616      	mov	r6, r2
 800e986:	fbb5 f1f3 	udiv	r1, r5, r3
 800e98a:	fb03 5711 	mls	r7, r3, r1, r5
 800e98e:	5dc7      	ldrb	r7, [r0, r7]
 800e990:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800e994:	462f      	mov	r7, r5
 800e996:	42bb      	cmp	r3, r7
 800e998:	460d      	mov	r5, r1
 800e99a:	d9f4      	bls.n	800e986 <_printf_i+0x11a>
 800e99c:	2b08      	cmp	r3, #8
 800e99e:	d10b      	bne.n	800e9b8 <_printf_i+0x14c>
 800e9a0:	6823      	ldr	r3, [r4, #0]
 800e9a2:	07df      	lsls	r7, r3, #31
 800e9a4:	d508      	bpl.n	800e9b8 <_printf_i+0x14c>
 800e9a6:	6923      	ldr	r3, [r4, #16]
 800e9a8:	6861      	ldr	r1, [r4, #4]
 800e9aa:	4299      	cmp	r1, r3
 800e9ac:	bfde      	ittt	le
 800e9ae:	2330      	movle	r3, #48	; 0x30
 800e9b0:	f806 3c01 	strble.w	r3, [r6, #-1]
 800e9b4:	f106 36ff 	addle.w	r6, r6, #4294967295	; 0xffffffff
 800e9b8:	1b92      	subs	r2, r2, r6
 800e9ba:	6122      	str	r2, [r4, #16]
 800e9bc:	f8cd a000 	str.w	sl, [sp]
 800e9c0:	464b      	mov	r3, r9
 800e9c2:	aa03      	add	r2, sp, #12
 800e9c4:	4621      	mov	r1, r4
 800e9c6:	4640      	mov	r0, r8
 800e9c8:	f7ff fee2 	bl	800e790 <_printf_common>
 800e9cc:	3001      	adds	r0, #1
 800e9ce:	d14c      	bne.n	800ea6a <_printf_i+0x1fe>
 800e9d0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800e9d4:	b004      	add	sp, #16
 800e9d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e9da:	4835      	ldr	r0, [pc, #212]	; (800eab0 <_printf_i+0x244>)
 800e9dc:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800e9e0:	6823      	ldr	r3, [r4, #0]
 800e9e2:	680e      	ldr	r6, [r1, #0]
 800e9e4:	061f      	lsls	r7, r3, #24
 800e9e6:	f856 5b04 	ldr.w	r5, [r6], #4
 800e9ea:	600e      	str	r6, [r1, #0]
 800e9ec:	d514      	bpl.n	800ea18 <_printf_i+0x1ac>
 800e9ee:	07d9      	lsls	r1, r3, #31
 800e9f0:	bf44      	itt	mi
 800e9f2:	f043 0320 	orrmi.w	r3, r3, #32
 800e9f6:	6023      	strmi	r3, [r4, #0]
 800e9f8:	b91d      	cbnz	r5, 800ea02 <_printf_i+0x196>
 800e9fa:	6823      	ldr	r3, [r4, #0]
 800e9fc:	f023 0320 	bic.w	r3, r3, #32
 800ea00:	6023      	str	r3, [r4, #0]
 800ea02:	2310      	movs	r3, #16
 800ea04:	e7b0      	b.n	800e968 <_printf_i+0xfc>
 800ea06:	6823      	ldr	r3, [r4, #0]
 800ea08:	f043 0320 	orr.w	r3, r3, #32
 800ea0c:	6023      	str	r3, [r4, #0]
 800ea0e:	2378      	movs	r3, #120	; 0x78
 800ea10:	4828      	ldr	r0, [pc, #160]	; (800eab4 <_printf_i+0x248>)
 800ea12:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800ea16:	e7e3      	b.n	800e9e0 <_printf_i+0x174>
 800ea18:	065e      	lsls	r6, r3, #25
 800ea1a:	bf48      	it	mi
 800ea1c:	b2ad      	uxthmi	r5, r5
 800ea1e:	e7e6      	b.n	800e9ee <_printf_i+0x182>
 800ea20:	4616      	mov	r6, r2
 800ea22:	e7bb      	b.n	800e99c <_printf_i+0x130>
 800ea24:	680b      	ldr	r3, [r1, #0]
 800ea26:	6826      	ldr	r6, [r4, #0]
 800ea28:	6960      	ldr	r0, [r4, #20]
 800ea2a:	1d1d      	adds	r5, r3, #4
 800ea2c:	600d      	str	r5, [r1, #0]
 800ea2e:	0635      	lsls	r5, r6, #24
 800ea30:	681b      	ldr	r3, [r3, #0]
 800ea32:	d501      	bpl.n	800ea38 <_printf_i+0x1cc>
 800ea34:	6018      	str	r0, [r3, #0]
 800ea36:	e002      	b.n	800ea3e <_printf_i+0x1d2>
 800ea38:	0671      	lsls	r1, r6, #25
 800ea3a:	d5fb      	bpl.n	800ea34 <_printf_i+0x1c8>
 800ea3c:	8018      	strh	r0, [r3, #0]
 800ea3e:	2300      	movs	r3, #0
 800ea40:	6123      	str	r3, [r4, #16]
 800ea42:	4616      	mov	r6, r2
 800ea44:	e7ba      	b.n	800e9bc <_printf_i+0x150>
 800ea46:	680b      	ldr	r3, [r1, #0]
 800ea48:	1d1a      	adds	r2, r3, #4
 800ea4a:	600a      	str	r2, [r1, #0]
 800ea4c:	681e      	ldr	r6, [r3, #0]
 800ea4e:	6862      	ldr	r2, [r4, #4]
 800ea50:	2100      	movs	r1, #0
 800ea52:	4630      	mov	r0, r6
 800ea54:	f7f1 fbc4 	bl	80001e0 <memchr>
 800ea58:	b108      	cbz	r0, 800ea5e <_printf_i+0x1f2>
 800ea5a:	1b80      	subs	r0, r0, r6
 800ea5c:	6060      	str	r0, [r4, #4]
 800ea5e:	6863      	ldr	r3, [r4, #4]
 800ea60:	6123      	str	r3, [r4, #16]
 800ea62:	2300      	movs	r3, #0
 800ea64:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ea68:	e7a8      	b.n	800e9bc <_printf_i+0x150>
 800ea6a:	6923      	ldr	r3, [r4, #16]
 800ea6c:	4632      	mov	r2, r6
 800ea6e:	4649      	mov	r1, r9
 800ea70:	4640      	mov	r0, r8
 800ea72:	47d0      	blx	sl
 800ea74:	3001      	adds	r0, #1
 800ea76:	d0ab      	beq.n	800e9d0 <_printf_i+0x164>
 800ea78:	6823      	ldr	r3, [r4, #0]
 800ea7a:	079b      	lsls	r3, r3, #30
 800ea7c:	d413      	bmi.n	800eaa6 <_printf_i+0x23a>
 800ea7e:	68e0      	ldr	r0, [r4, #12]
 800ea80:	9b03      	ldr	r3, [sp, #12]
 800ea82:	4298      	cmp	r0, r3
 800ea84:	bfb8      	it	lt
 800ea86:	4618      	movlt	r0, r3
 800ea88:	e7a4      	b.n	800e9d4 <_printf_i+0x168>
 800ea8a:	2301      	movs	r3, #1
 800ea8c:	4632      	mov	r2, r6
 800ea8e:	4649      	mov	r1, r9
 800ea90:	4640      	mov	r0, r8
 800ea92:	47d0      	blx	sl
 800ea94:	3001      	adds	r0, #1
 800ea96:	d09b      	beq.n	800e9d0 <_printf_i+0x164>
 800ea98:	3501      	adds	r5, #1
 800ea9a:	68e3      	ldr	r3, [r4, #12]
 800ea9c:	9903      	ldr	r1, [sp, #12]
 800ea9e:	1a5b      	subs	r3, r3, r1
 800eaa0:	42ab      	cmp	r3, r5
 800eaa2:	dcf2      	bgt.n	800ea8a <_printf_i+0x21e>
 800eaa4:	e7eb      	b.n	800ea7e <_printf_i+0x212>
 800eaa6:	2500      	movs	r5, #0
 800eaa8:	f104 0619 	add.w	r6, r4, #25
 800eaac:	e7f5      	b.n	800ea9a <_printf_i+0x22e>
 800eaae:	bf00      	nop
 800eab0:	0800f331 	.word	0x0800f331
 800eab4:	0800f342 	.word	0x0800f342

0800eab8 <_sbrk_r>:
 800eab8:	b538      	push	{r3, r4, r5, lr}
 800eaba:	4d06      	ldr	r5, [pc, #24]	; (800ead4 <_sbrk_r+0x1c>)
 800eabc:	2300      	movs	r3, #0
 800eabe:	4604      	mov	r4, r0
 800eac0:	4608      	mov	r0, r1
 800eac2:	602b      	str	r3, [r5, #0]
 800eac4:	f7f4 fc62 	bl	800338c <_sbrk>
 800eac8:	1c43      	adds	r3, r0, #1
 800eaca:	d102      	bne.n	800ead2 <_sbrk_r+0x1a>
 800eacc:	682b      	ldr	r3, [r5, #0]
 800eace:	b103      	cbz	r3, 800ead2 <_sbrk_r+0x1a>
 800ead0:	6023      	str	r3, [r4, #0]
 800ead2:	bd38      	pop	{r3, r4, r5, pc}
 800ead4:	200090c8 	.word	0x200090c8

0800ead8 <__sread>:
 800ead8:	b510      	push	{r4, lr}
 800eada:	460c      	mov	r4, r1
 800eadc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800eae0:	f000 f8a0 	bl	800ec24 <_read_r>
 800eae4:	2800      	cmp	r0, #0
 800eae6:	bfab      	itete	ge
 800eae8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800eaea:	89a3      	ldrhlt	r3, [r4, #12]
 800eaec:	181b      	addge	r3, r3, r0
 800eaee:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800eaf2:	bfac      	ite	ge
 800eaf4:	6563      	strge	r3, [r4, #84]	; 0x54
 800eaf6:	81a3      	strhlt	r3, [r4, #12]
 800eaf8:	bd10      	pop	{r4, pc}

0800eafa <__swrite>:
 800eafa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800eafe:	461f      	mov	r7, r3
 800eb00:	898b      	ldrh	r3, [r1, #12]
 800eb02:	05db      	lsls	r3, r3, #23
 800eb04:	4605      	mov	r5, r0
 800eb06:	460c      	mov	r4, r1
 800eb08:	4616      	mov	r6, r2
 800eb0a:	d505      	bpl.n	800eb18 <__swrite+0x1e>
 800eb0c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800eb10:	2302      	movs	r3, #2
 800eb12:	2200      	movs	r2, #0
 800eb14:	f000 f868 	bl	800ebe8 <_lseek_r>
 800eb18:	89a3      	ldrh	r3, [r4, #12]
 800eb1a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800eb1e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800eb22:	81a3      	strh	r3, [r4, #12]
 800eb24:	4632      	mov	r2, r6
 800eb26:	463b      	mov	r3, r7
 800eb28:	4628      	mov	r0, r5
 800eb2a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800eb2e:	f000 b817 	b.w	800eb60 <_write_r>

0800eb32 <__sseek>:
 800eb32:	b510      	push	{r4, lr}
 800eb34:	460c      	mov	r4, r1
 800eb36:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800eb3a:	f000 f855 	bl	800ebe8 <_lseek_r>
 800eb3e:	1c43      	adds	r3, r0, #1
 800eb40:	89a3      	ldrh	r3, [r4, #12]
 800eb42:	bf15      	itete	ne
 800eb44:	6560      	strne	r0, [r4, #84]	; 0x54
 800eb46:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800eb4a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800eb4e:	81a3      	strheq	r3, [r4, #12]
 800eb50:	bf18      	it	ne
 800eb52:	81a3      	strhne	r3, [r4, #12]
 800eb54:	bd10      	pop	{r4, pc}

0800eb56 <__sclose>:
 800eb56:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800eb5a:	f000 b813 	b.w	800eb84 <_close_r>
	...

0800eb60 <_write_r>:
 800eb60:	b538      	push	{r3, r4, r5, lr}
 800eb62:	4d07      	ldr	r5, [pc, #28]	; (800eb80 <_write_r+0x20>)
 800eb64:	4604      	mov	r4, r0
 800eb66:	4608      	mov	r0, r1
 800eb68:	4611      	mov	r1, r2
 800eb6a:	2200      	movs	r2, #0
 800eb6c:	602a      	str	r2, [r5, #0]
 800eb6e:	461a      	mov	r2, r3
 800eb70:	f7f4 f87c 	bl	8002c6c <_write>
 800eb74:	1c43      	adds	r3, r0, #1
 800eb76:	d102      	bne.n	800eb7e <_write_r+0x1e>
 800eb78:	682b      	ldr	r3, [r5, #0]
 800eb7a:	b103      	cbz	r3, 800eb7e <_write_r+0x1e>
 800eb7c:	6023      	str	r3, [r4, #0]
 800eb7e:	bd38      	pop	{r3, r4, r5, pc}
 800eb80:	200090c8 	.word	0x200090c8

0800eb84 <_close_r>:
 800eb84:	b538      	push	{r3, r4, r5, lr}
 800eb86:	4d06      	ldr	r5, [pc, #24]	; (800eba0 <_close_r+0x1c>)
 800eb88:	2300      	movs	r3, #0
 800eb8a:	4604      	mov	r4, r0
 800eb8c:	4608      	mov	r0, r1
 800eb8e:	602b      	str	r3, [r5, #0]
 800eb90:	f7f4 fbc7 	bl	8003322 <_close>
 800eb94:	1c43      	adds	r3, r0, #1
 800eb96:	d102      	bne.n	800eb9e <_close_r+0x1a>
 800eb98:	682b      	ldr	r3, [r5, #0]
 800eb9a:	b103      	cbz	r3, 800eb9e <_close_r+0x1a>
 800eb9c:	6023      	str	r3, [r4, #0]
 800eb9e:	bd38      	pop	{r3, r4, r5, pc}
 800eba0:	200090c8 	.word	0x200090c8

0800eba4 <_fstat_r>:
 800eba4:	b538      	push	{r3, r4, r5, lr}
 800eba6:	4d07      	ldr	r5, [pc, #28]	; (800ebc4 <_fstat_r+0x20>)
 800eba8:	2300      	movs	r3, #0
 800ebaa:	4604      	mov	r4, r0
 800ebac:	4608      	mov	r0, r1
 800ebae:	4611      	mov	r1, r2
 800ebb0:	602b      	str	r3, [r5, #0]
 800ebb2:	f7f4 fbc2 	bl	800333a <_fstat>
 800ebb6:	1c43      	adds	r3, r0, #1
 800ebb8:	d102      	bne.n	800ebc0 <_fstat_r+0x1c>
 800ebba:	682b      	ldr	r3, [r5, #0]
 800ebbc:	b103      	cbz	r3, 800ebc0 <_fstat_r+0x1c>
 800ebbe:	6023      	str	r3, [r4, #0]
 800ebc0:	bd38      	pop	{r3, r4, r5, pc}
 800ebc2:	bf00      	nop
 800ebc4:	200090c8 	.word	0x200090c8

0800ebc8 <_isatty_r>:
 800ebc8:	b538      	push	{r3, r4, r5, lr}
 800ebca:	4d06      	ldr	r5, [pc, #24]	; (800ebe4 <_isatty_r+0x1c>)
 800ebcc:	2300      	movs	r3, #0
 800ebce:	4604      	mov	r4, r0
 800ebd0:	4608      	mov	r0, r1
 800ebd2:	602b      	str	r3, [r5, #0]
 800ebd4:	f7f4 fbc1 	bl	800335a <_isatty>
 800ebd8:	1c43      	adds	r3, r0, #1
 800ebda:	d102      	bne.n	800ebe2 <_isatty_r+0x1a>
 800ebdc:	682b      	ldr	r3, [r5, #0]
 800ebde:	b103      	cbz	r3, 800ebe2 <_isatty_r+0x1a>
 800ebe0:	6023      	str	r3, [r4, #0]
 800ebe2:	bd38      	pop	{r3, r4, r5, pc}
 800ebe4:	200090c8 	.word	0x200090c8

0800ebe8 <_lseek_r>:
 800ebe8:	b538      	push	{r3, r4, r5, lr}
 800ebea:	4d07      	ldr	r5, [pc, #28]	; (800ec08 <_lseek_r+0x20>)
 800ebec:	4604      	mov	r4, r0
 800ebee:	4608      	mov	r0, r1
 800ebf0:	4611      	mov	r1, r2
 800ebf2:	2200      	movs	r2, #0
 800ebf4:	602a      	str	r2, [r5, #0]
 800ebf6:	461a      	mov	r2, r3
 800ebf8:	f7f4 fbba 	bl	8003370 <_lseek>
 800ebfc:	1c43      	adds	r3, r0, #1
 800ebfe:	d102      	bne.n	800ec06 <_lseek_r+0x1e>
 800ec00:	682b      	ldr	r3, [r5, #0]
 800ec02:	b103      	cbz	r3, 800ec06 <_lseek_r+0x1e>
 800ec04:	6023      	str	r3, [r4, #0]
 800ec06:	bd38      	pop	{r3, r4, r5, pc}
 800ec08:	200090c8 	.word	0x200090c8

0800ec0c <__malloc_lock>:
 800ec0c:	4801      	ldr	r0, [pc, #4]	; (800ec14 <__malloc_lock+0x8>)
 800ec0e:	f7ff bb55 	b.w	800e2bc <__retarget_lock_acquire_recursive>
 800ec12:	bf00      	nop
 800ec14:	200090c0 	.word	0x200090c0

0800ec18 <__malloc_unlock>:
 800ec18:	4801      	ldr	r0, [pc, #4]	; (800ec20 <__malloc_unlock+0x8>)
 800ec1a:	f7ff bb50 	b.w	800e2be <__retarget_lock_release_recursive>
 800ec1e:	bf00      	nop
 800ec20:	200090c0 	.word	0x200090c0

0800ec24 <_read_r>:
 800ec24:	b538      	push	{r3, r4, r5, lr}
 800ec26:	4d07      	ldr	r5, [pc, #28]	; (800ec44 <_read_r+0x20>)
 800ec28:	4604      	mov	r4, r0
 800ec2a:	4608      	mov	r0, r1
 800ec2c:	4611      	mov	r1, r2
 800ec2e:	2200      	movs	r2, #0
 800ec30:	602a      	str	r2, [r5, #0]
 800ec32:	461a      	mov	r2, r3
 800ec34:	f7f4 fb58 	bl	80032e8 <_read>
 800ec38:	1c43      	adds	r3, r0, #1
 800ec3a:	d102      	bne.n	800ec42 <_read_r+0x1e>
 800ec3c:	682b      	ldr	r3, [r5, #0]
 800ec3e:	b103      	cbz	r3, 800ec42 <_read_r+0x1e>
 800ec40:	6023      	str	r3, [r4, #0]
 800ec42:	bd38      	pop	{r3, r4, r5, pc}
 800ec44:	200090c8 	.word	0x200090c8

0800ec48 <sqrt>:
 800ec48:	b538      	push	{r3, r4, r5, lr}
 800ec4a:	ed2d 8b02 	vpush	{d8}
 800ec4e:	ec55 4b10 	vmov	r4, r5, d0
 800ec52:	f000 f82d 	bl	800ecb0 <__ieee754_sqrt>
 800ec56:	4b15      	ldr	r3, [pc, #84]	; (800ecac <sqrt+0x64>)
 800ec58:	eeb0 8a40 	vmov.f32	s16, s0
 800ec5c:	eef0 8a60 	vmov.f32	s17, s1
 800ec60:	f993 3000 	ldrsb.w	r3, [r3]
 800ec64:	3301      	adds	r3, #1
 800ec66:	d019      	beq.n	800ec9c <sqrt+0x54>
 800ec68:	4622      	mov	r2, r4
 800ec6a:	462b      	mov	r3, r5
 800ec6c:	4620      	mov	r0, r4
 800ec6e:	4629      	mov	r1, r5
 800ec70:	f7f1 ff5c 	bl	8000b2c <__aeabi_dcmpun>
 800ec74:	b990      	cbnz	r0, 800ec9c <sqrt+0x54>
 800ec76:	2200      	movs	r2, #0
 800ec78:	2300      	movs	r3, #0
 800ec7a:	4620      	mov	r0, r4
 800ec7c:	4629      	mov	r1, r5
 800ec7e:	f7f1 ff2d 	bl	8000adc <__aeabi_dcmplt>
 800ec82:	b158      	cbz	r0, 800ec9c <sqrt+0x54>
 800ec84:	f7fe ff46 	bl	800db14 <__errno>
 800ec88:	2321      	movs	r3, #33	; 0x21
 800ec8a:	6003      	str	r3, [r0, #0]
 800ec8c:	2200      	movs	r2, #0
 800ec8e:	2300      	movs	r3, #0
 800ec90:	4610      	mov	r0, r2
 800ec92:	4619      	mov	r1, r3
 800ec94:	f7f1 fdda 	bl	800084c <__aeabi_ddiv>
 800ec98:	ec41 0b18 	vmov	d8, r0, r1
 800ec9c:	eeb0 0a48 	vmov.f32	s0, s16
 800eca0:	eef0 0a68 	vmov.f32	s1, s17
 800eca4:	ecbd 8b02 	vpop	{d8}
 800eca8:	bd38      	pop	{r3, r4, r5, pc}
 800ecaa:	bf00      	nop
 800ecac:	20000074 	.word	0x20000074

0800ecb0 <__ieee754_sqrt>:
 800ecb0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ecb4:	ec55 4b10 	vmov	r4, r5, d0
 800ecb8:	4e56      	ldr	r6, [pc, #344]	; (800ee14 <__ieee754_sqrt+0x164>)
 800ecba:	43ae      	bics	r6, r5
 800ecbc:	ee10 0a10 	vmov	r0, s0
 800ecc0:	ee10 3a10 	vmov	r3, s0
 800ecc4:	4629      	mov	r1, r5
 800ecc6:	462a      	mov	r2, r5
 800ecc8:	d110      	bne.n	800ecec <__ieee754_sqrt+0x3c>
 800ecca:	ee10 2a10 	vmov	r2, s0
 800ecce:	462b      	mov	r3, r5
 800ecd0:	f7f1 fc92 	bl	80005f8 <__aeabi_dmul>
 800ecd4:	4602      	mov	r2, r0
 800ecd6:	460b      	mov	r3, r1
 800ecd8:	4620      	mov	r0, r4
 800ecda:	4629      	mov	r1, r5
 800ecdc:	f7f1 fad6 	bl	800028c <__adddf3>
 800ece0:	4604      	mov	r4, r0
 800ece2:	460d      	mov	r5, r1
 800ece4:	ec45 4b10 	vmov	d0, r4, r5
 800ece8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ecec:	2d00      	cmp	r5, #0
 800ecee:	dc10      	bgt.n	800ed12 <__ieee754_sqrt+0x62>
 800ecf0:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800ecf4:	4330      	orrs	r0, r6
 800ecf6:	d0f5      	beq.n	800ece4 <__ieee754_sqrt+0x34>
 800ecf8:	b15d      	cbz	r5, 800ed12 <__ieee754_sqrt+0x62>
 800ecfa:	ee10 2a10 	vmov	r2, s0
 800ecfe:	462b      	mov	r3, r5
 800ed00:	ee10 0a10 	vmov	r0, s0
 800ed04:	f7f1 fac0 	bl	8000288 <__aeabi_dsub>
 800ed08:	4602      	mov	r2, r0
 800ed0a:	460b      	mov	r3, r1
 800ed0c:	f7f1 fd9e 	bl	800084c <__aeabi_ddiv>
 800ed10:	e7e6      	b.n	800ece0 <__ieee754_sqrt+0x30>
 800ed12:	1509      	asrs	r1, r1, #20
 800ed14:	d076      	beq.n	800ee04 <__ieee754_sqrt+0x154>
 800ed16:	f3c2 0213 	ubfx	r2, r2, #0, #20
 800ed1a:	07ce      	lsls	r6, r1, #31
 800ed1c:	f442 1080 	orr.w	r0, r2, #1048576	; 0x100000
 800ed20:	bf5e      	ittt	pl
 800ed22:	0fda      	lsrpl	r2, r3, #31
 800ed24:	005b      	lslpl	r3, r3, #1
 800ed26:	eb02 0040 	addpl.w	r0, r2, r0, lsl #1
 800ed2a:	0fda      	lsrs	r2, r3, #31
 800ed2c:	f2a1 35ff 	subw	r5, r1, #1023	; 0x3ff
 800ed30:	eb02 0240 	add.w	r2, r2, r0, lsl #1
 800ed34:	2000      	movs	r0, #0
 800ed36:	106d      	asrs	r5, r5, #1
 800ed38:	005b      	lsls	r3, r3, #1
 800ed3a:	f04f 0e16 	mov.w	lr, #22
 800ed3e:	4684      	mov	ip, r0
 800ed40:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800ed44:	eb0c 0401 	add.w	r4, ip, r1
 800ed48:	4294      	cmp	r4, r2
 800ed4a:	bfde      	ittt	le
 800ed4c:	1b12      	suble	r2, r2, r4
 800ed4e:	eb04 0c01 	addle.w	ip, r4, r1
 800ed52:	1840      	addle	r0, r0, r1
 800ed54:	0052      	lsls	r2, r2, #1
 800ed56:	f1be 0e01 	subs.w	lr, lr, #1
 800ed5a:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 800ed5e:	ea4f 0151 	mov.w	r1, r1, lsr #1
 800ed62:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800ed66:	d1ed      	bne.n	800ed44 <__ieee754_sqrt+0x94>
 800ed68:	4671      	mov	r1, lr
 800ed6a:	2720      	movs	r7, #32
 800ed6c:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 800ed70:	4562      	cmp	r2, ip
 800ed72:	eb04 060e 	add.w	r6, r4, lr
 800ed76:	dc02      	bgt.n	800ed7e <__ieee754_sqrt+0xce>
 800ed78:	d113      	bne.n	800eda2 <__ieee754_sqrt+0xf2>
 800ed7a:	429e      	cmp	r6, r3
 800ed7c:	d811      	bhi.n	800eda2 <__ieee754_sqrt+0xf2>
 800ed7e:	2e00      	cmp	r6, #0
 800ed80:	eb06 0e04 	add.w	lr, r6, r4
 800ed84:	da43      	bge.n	800ee0e <__ieee754_sqrt+0x15e>
 800ed86:	f1be 0f00 	cmp.w	lr, #0
 800ed8a:	db40      	blt.n	800ee0e <__ieee754_sqrt+0x15e>
 800ed8c:	f10c 0801 	add.w	r8, ip, #1
 800ed90:	eba2 020c 	sub.w	r2, r2, ip
 800ed94:	429e      	cmp	r6, r3
 800ed96:	bf88      	it	hi
 800ed98:	f102 32ff 	addhi.w	r2, r2, #4294967295	; 0xffffffff
 800ed9c:	1b9b      	subs	r3, r3, r6
 800ed9e:	4421      	add	r1, r4
 800eda0:	46c4      	mov	ip, r8
 800eda2:	0052      	lsls	r2, r2, #1
 800eda4:	3f01      	subs	r7, #1
 800eda6:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 800edaa:	ea4f 0454 	mov.w	r4, r4, lsr #1
 800edae:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800edb2:	d1dd      	bne.n	800ed70 <__ieee754_sqrt+0xc0>
 800edb4:	4313      	orrs	r3, r2
 800edb6:	d006      	beq.n	800edc6 <__ieee754_sqrt+0x116>
 800edb8:	1c4c      	adds	r4, r1, #1
 800edba:	bf13      	iteet	ne
 800edbc:	3101      	addne	r1, #1
 800edbe:	3001      	addeq	r0, #1
 800edc0:	4639      	moveq	r1, r7
 800edc2:	f021 0101 	bicne.w	r1, r1, #1
 800edc6:	1043      	asrs	r3, r0, #1
 800edc8:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 800edcc:	0849      	lsrs	r1, r1, #1
 800edce:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 800edd2:	07c2      	lsls	r2, r0, #31
 800edd4:	bf48      	it	mi
 800edd6:	f041 4100 	orrmi.w	r1, r1, #2147483648	; 0x80000000
 800edda:	eb03 5705 	add.w	r7, r3, r5, lsl #20
 800edde:	460c      	mov	r4, r1
 800ede0:	463d      	mov	r5, r7
 800ede2:	e77f      	b.n	800ece4 <__ieee754_sqrt+0x34>
 800ede4:	0ada      	lsrs	r2, r3, #11
 800ede6:	3815      	subs	r0, #21
 800ede8:	055b      	lsls	r3, r3, #21
 800edea:	2a00      	cmp	r2, #0
 800edec:	d0fa      	beq.n	800ede4 <__ieee754_sqrt+0x134>
 800edee:	02d7      	lsls	r7, r2, #11
 800edf0:	d50a      	bpl.n	800ee08 <__ieee754_sqrt+0x158>
 800edf2:	f1c1 0420 	rsb	r4, r1, #32
 800edf6:	fa23 f404 	lsr.w	r4, r3, r4
 800edfa:	1e4d      	subs	r5, r1, #1
 800edfc:	408b      	lsls	r3, r1
 800edfe:	4322      	orrs	r2, r4
 800ee00:	1b41      	subs	r1, r0, r5
 800ee02:	e788      	b.n	800ed16 <__ieee754_sqrt+0x66>
 800ee04:	4608      	mov	r0, r1
 800ee06:	e7f0      	b.n	800edea <__ieee754_sqrt+0x13a>
 800ee08:	0052      	lsls	r2, r2, #1
 800ee0a:	3101      	adds	r1, #1
 800ee0c:	e7ef      	b.n	800edee <__ieee754_sqrt+0x13e>
 800ee0e:	46e0      	mov	r8, ip
 800ee10:	e7be      	b.n	800ed90 <__ieee754_sqrt+0xe0>
 800ee12:	bf00      	nop
 800ee14:	7ff00000 	.word	0x7ff00000

0800ee18 <_init>:
 800ee18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ee1a:	bf00      	nop
 800ee1c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ee1e:	bc08      	pop	{r3}
 800ee20:	469e      	mov	lr, r3
 800ee22:	4770      	bx	lr

0800ee24 <_fini>:
 800ee24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ee26:	bf00      	nop
 800ee28:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ee2a:	bc08      	pop	{r3}
 800ee2c:	469e      	mov	lr, r3
 800ee2e:	4770      	bx	lr
