[2025-09-18 00:45:02] START suite=cs trace=nutch_phase5_core3
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/nutch_phase5_core3.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2063746 heartbeat IPC: 4.846 cumulative IPC: 4.846 (Simulation time: 00 hr 00 min 32 sec)
Heartbeat CPU 0 instructions: 20000000 cycles: 4067147 heartbeat IPC: 4.992 cumulative IPC: 4.917 (Simulation time: 00 hr 01 min 05 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 4067147 cumulative IPC: 4.917 (Simulation time: 00 hr 01 min 05 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 4067147 cumulative IPC: 4.917 (Simulation time: 00 hr 01 min 05 sec)
Heartbeat CPU 0 instructions: 30000002 cycles: 23990782 heartbeat IPC: 0.5019 cumulative IPC: 0.5019 (Simulation time: 00 hr 02 min 43 sec)
Heartbeat CPU 0 instructions: 40000002 cycles: 43945368 heartbeat IPC: 0.5011 cumulative IPC: 0.5015 (Simulation time: 00 hr 04 min 19 sec)
Heartbeat CPU 0 instructions: 50000002 cycles: 63894601 heartbeat IPC: 0.5013 cumulative IPC: 0.5014 (Simulation time: 00 hr 05 min 51 sec)
Heartbeat CPU 0 instructions: 60000002 cycles: 87711029 heartbeat IPC: 0.4199 cumulative IPC: 0.4782 (Simulation time: 00 hr 07 min 38 sec)
Heartbeat CPU 0 instructions: 70000003 cycles: 113071910 heartbeat IPC: 0.3943 cumulative IPC: 0.4587 (Simulation time: 00 hr 09 min 30 sec)
Heartbeat CPU 0 instructions: 80000005 cycles: 122521733 heartbeat IPC: 1.058 cumulative IPC: 0.5065 (Simulation time: 00 hr 10 min 38 sec)
Heartbeat CPU 0 instructions: 90000007 cycles: 129909257 heartbeat IPC: 1.354 cumulative IPC: 0.5563 (Simulation time: 00 hr 11 min 37 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/nutch_phase5_core3.trace.xz")
Heartbeat CPU 0 instructions: 100000007 cycles: 139009497 heartbeat IPC: 1.099 cumulative IPC: 0.5928 (Simulation time: 00 hr 12 min 38 sec)
Heartbeat CPU 0 instructions: 110000007 cycles: 164818968 heartbeat IPC: 0.3875 cumulative IPC: 0.5599 (Simulation time: 00 hr 14 min 45 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 186657365 cumulative IPC: 0.5357 (Simulation time: 00 hr 16 min 43 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 186657365 cumulative IPC: 0.5357 (Simulation time: 00 hr 16 min 43 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/nutch_phase5_core3.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.5357 instructions: 100000001 cycles: 186657365
CPU 0 Branch Prediction Accuracy: 99.51% MPKI: 0.07266 Average ROB Occupancy at Mispredict: 6650
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.01069
BRANCH_INDIRECT: 0.05703
BRANCH_CONDITIONAL: 0.00494
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 864004
LQ_STALL: 58227
SQ_STALL: 187075


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 372.6
REPLAY_LOAD: 190.88512
NON_REPLAY_LOAD: 15.859408

== Total ==
ADDR_TRANS: 268272
REPLAY_LOAD: 202720
NON_REPLAY_LOAD: 393012

== Counts ==
ADDR_TRANS: 720
REPLAY_LOAD: 1062
NON_REPLAY_LOAD: 24781

cpu0->cpu0_STLB TOTAL        ACCESS:     114679 HIT:     110661 MISS:       4018 MSHR_MERGE:          2
cpu0->cpu0_STLB LOAD         ACCESS:     114679 HIT:     110661 MISS:       4018 MSHR_MERGE:          2
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 540.2 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     518852 HIT:     408269 MISS:     110583 MSHR_MERGE:      13499
cpu0->cpu0_L2C LOAD         ACCESS:     365035 HIT:     305420 MISS:      59615 MSHR_MERGE:       1665
cpu0->cpu0_L2C RFO          ACCESS:      23604 HIT:      14118 MISS:       9486 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:      56532 HIT:      22422 MISS:      34110 MSHR_MERGE:      11834
cpu0->cpu0_L2C WRITE        ACCESS:      65897 HIT:      65676 MISS:        221 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       7784 HIT:        633 MISS:       7151 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:      34735 ISSUED:      34495 USEFUL:       8684 USELESS:       2465
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 100.7 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    2585703 HIT:    2159144 MISS:     426559 MSHR_MERGE:     139684
cpu0->cpu0_L1I LOAD         ACCESS:    2585703 HIT:    2159144 MISS:     426559 MSHR_MERGE:     139684
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 18.15 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   24695265 HIT:   24407315 MISS:     287950 MSHR_MERGE:     156344
cpu0->cpu0_L1D LOAD         ACCESS:   20623338 HIT:   20508044 MISS:     115294 MSHR_MERGE:      37133
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     262455 HIT:     221875 MISS:      40580 MSHR_MERGE:      18528
cpu0->cpu0_L1D WRITE        ACCESS:    3800393 HIT:    3676245 MISS:     124148 MSHR_MERGE:     100539
cpu0->cpu0_L1D TRANSLATION  ACCESS:       9079 HIT:       1151 MISS:       7928 MSHR_MERGE:        144
cpu0->cpu0_L1D PREFETCH REQUESTED:     305002 ISSUED:     262455 USEFUL:      17021 USELESS:       3904
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 64.17 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    2014863 HIT:    1929281 MISS:      85582 MSHR_MERGE:      41473
cpu0->cpu0_ITLB LOAD         ACCESS:    2014863 HIT:    1929281 MISS:      85582 MSHR_MERGE:      41473
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 16.29 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   24095605 HIT:   23991145 MISS:     104460 MSHR_MERGE:      33890
cpu0->cpu0_DTLB LOAD         ACCESS:   24095605 HIT:   23991145 MISS:     104460 MSHR_MERGE:      33890
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 28.58 cycles
cpu0->LLC TOTAL        ACCESS:     137979 HIT:      64472 MISS:      73507 MSHR_MERGE:        184
cpu0->LLC LOAD         ACCESS:      57950 HIT:      18267 MISS:      39683 MSHR_MERGE:          7
cpu0->LLC RFO          ACCESS:       9486 HIT:        846 MISS:       8640 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      22276 HIT:       3257 MISS:      19019 MSHR_MERGE:        177
cpu0->LLC WRITE        ACCESS:      41116 HIT:      41100 MISS:         16 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       7151 HIT:       1002 MISS:       6149 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 99.88 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       7617
  ROW_BUFFER_MISS:      65684
  AVG DBUS CONGESTED CYCLE: 4.579
Channel 0 WQ ROW_BUFFER_HIT:       2960
  ROW_BUFFER_MISS:      19265
  FULL:          0
Channel 0 REFRESHES ISSUED:      15555

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0        59819        13157         2449         2892
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           11           82          112         1681
  STLB miss resolved @ L2C                0            9           81          113          643
  STLB miss resolved @ LLC                0           12           94          302          516
  STLB miss resolved @ MEM                0            9          176          399         3990

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level              18537         3090        47236         2304         1538
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            3           45           79          301
  STLB miss resolved @ L2C                0            3           35           67          131
  STLB miss resolved @ LLC                0            3           68          218          142
  STLB miss resolved @ MEM                0            7           69          243         1583
[2025-09-18 01:01:46] END   suite=cs trace=nutch_phase5_core3 (rc=0)
