{
  "module_name": "uvd_v7_0.c",
  "hash_id": "811ad1f4ef7e262a5ffdc8d4700c4c3917144a95ef9c0548ae9ddbfc2617bd47",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/amdgpu/uvd_v7_0.c",
  "human_readable_source": " \n\n#include <linux/firmware.h>\n\n#include \"amdgpu.h\"\n#include \"amdgpu_uvd.h\"\n#include \"amdgpu_cs.h\"\n#include \"soc15.h\"\n#include \"soc15d.h\"\n#include \"soc15_common.h\"\n#include \"mmsch_v1_0.h\"\n\n#include \"uvd/uvd_7_0_offset.h\"\n#include \"uvd/uvd_7_0_sh_mask.h\"\n#include \"vce/vce_4_0_offset.h\"\n#include \"vce/vce_4_0_default.h\"\n#include \"vce/vce_4_0_sh_mask.h\"\n#include \"nbif/nbif_6_1_offset.h\"\n#include \"mmhub/mmhub_1_0_offset.h\"\n#include \"mmhub/mmhub_1_0_sh_mask.h\"\n#include \"ivsrcid/uvd/irqsrcs_uvd_7_0.h\"\n\n#define mmUVD_PG0_CC_UVD_HARVESTING                                                                    0x00c7\n#define mmUVD_PG0_CC_UVD_HARVESTING_BASE_IDX                                                           1\n\n#define UVD_PG0_CC_UVD_HARVESTING__UVD_DISABLE__SHIFT                                                         0x1\n#define UVD_PG0_CC_UVD_HARVESTING__UVD_DISABLE_MASK                                                           0x00000002L\n\n#define UVD7_MAX_HW_INSTANCES_VEGA20\t\t\t2\n\nstatic void uvd_v7_0_set_ring_funcs(struct amdgpu_device *adev);\nstatic void uvd_v7_0_set_enc_ring_funcs(struct amdgpu_device *adev);\nstatic void uvd_v7_0_set_irq_funcs(struct amdgpu_device *adev);\nstatic int uvd_v7_0_start(struct amdgpu_device *adev);\nstatic void uvd_v7_0_stop(struct amdgpu_device *adev);\nstatic int uvd_v7_0_sriov_start(struct amdgpu_device *adev);\n\nstatic int amdgpu_ih_clientid_uvds[] = {\n\tSOC15_IH_CLIENTID_UVD,\n\tSOC15_IH_CLIENTID_UVD1\n};\n\n \nstatic uint64_t uvd_v7_0_ring_get_rptr(struct amdgpu_ring *ring)\n{\n\tstruct amdgpu_device *adev = ring->adev;\n\n\treturn RREG32_SOC15(UVD, ring->me, mmUVD_RBC_RB_RPTR);\n}\n\n \nstatic uint64_t uvd_v7_0_enc_ring_get_rptr(struct amdgpu_ring *ring)\n{\n\tstruct amdgpu_device *adev = ring->adev;\n\n\tif (ring == &adev->uvd.inst[ring->me].ring_enc[0])\n\t\treturn RREG32_SOC15(UVD, ring->me, mmUVD_RB_RPTR);\n\telse\n\t\treturn RREG32_SOC15(UVD, ring->me, mmUVD_RB_RPTR2);\n}\n\n \nstatic uint64_t uvd_v7_0_ring_get_wptr(struct amdgpu_ring *ring)\n{\n\tstruct amdgpu_device *adev = ring->adev;\n\n\treturn RREG32_SOC15(UVD, ring->me, mmUVD_RBC_RB_WPTR);\n}\n\n \nstatic uint64_t uvd_v7_0_enc_ring_get_wptr(struct amdgpu_ring *ring)\n{\n\tstruct amdgpu_device *adev = ring->adev;\n\n\tif (ring->use_doorbell)\n\t\treturn *ring->wptr_cpu_addr;\n\n\tif (ring == &adev->uvd.inst[ring->me].ring_enc[0])\n\t\treturn RREG32_SOC15(UVD, ring->me, mmUVD_RB_WPTR);\n\telse\n\t\treturn RREG32_SOC15(UVD, ring->me, mmUVD_RB_WPTR2);\n}\n\n \nstatic void uvd_v7_0_ring_set_wptr(struct amdgpu_ring *ring)\n{\n\tstruct amdgpu_device *adev = ring->adev;\n\n\tWREG32_SOC15(UVD, ring->me, mmUVD_RBC_RB_WPTR, lower_32_bits(ring->wptr));\n}\n\n \nstatic void uvd_v7_0_enc_ring_set_wptr(struct amdgpu_ring *ring)\n{\n\tstruct amdgpu_device *adev = ring->adev;\n\n\tif (ring->use_doorbell) {\n\t\t \n\t\t*ring->wptr_cpu_addr = lower_32_bits(ring->wptr);\n\t\tWDOORBELL32(ring->doorbell_index, lower_32_bits(ring->wptr));\n\t\treturn;\n\t}\n\n\tif (ring == &adev->uvd.inst[ring->me].ring_enc[0])\n\t\tWREG32_SOC15(UVD, ring->me, mmUVD_RB_WPTR,\n\t\t\tlower_32_bits(ring->wptr));\n\telse\n\t\tWREG32_SOC15(UVD, ring->me, mmUVD_RB_WPTR2,\n\t\t\tlower_32_bits(ring->wptr));\n}\n\n \nstatic int uvd_v7_0_enc_ring_test_ring(struct amdgpu_ring *ring)\n{\n\tstruct amdgpu_device *adev = ring->adev;\n\tuint32_t rptr;\n\tunsigned i;\n\tint r;\n\n\tif (amdgpu_sriov_vf(adev))\n\t\treturn 0;\n\n\tr = amdgpu_ring_alloc(ring, 16);\n\tif (r)\n\t\treturn r;\n\n\trptr = amdgpu_ring_get_rptr(ring);\n\n\tamdgpu_ring_write(ring, HEVC_ENC_CMD_END);\n\tamdgpu_ring_commit(ring);\n\n\tfor (i = 0; i < adev->usec_timeout; i++) {\n\t\tif (amdgpu_ring_get_rptr(ring) != rptr)\n\t\t\tbreak;\n\t\tudelay(1);\n\t}\n\n\tif (i >= adev->usec_timeout)\n\t\tr = -ETIMEDOUT;\n\n\treturn r;\n}\n\n \nstatic int uvd_v7_0_enc_get_create_msg(struct amdgpu_ring *ring, u32 handle,\n\t\t\t\t       struct amdgpu_bo *bo,\n\t\t\t\t       struct dma_fence **fence)\n{\n\tconst unsigned ib_size_dw = 16;\n\tstruct amdgpu_job *job;\n\tstruct amdgpu_ib *ib;\n\tstruct dma_fence *f = NULL;\n\tuint64_t addr;\n\tint i, r;\n\n\tr = amdgpu_job_alloc_with_ib(ring->adev, NULL, NULL, ib_size_dw * 4,\n\t\t\t\t     AMDGPU_IB_POOL_DIRECT, &job);\n\tif (r)\n\t\treturn r;\n\n\tib = &job->ibs[0];\n\taddr = amdgpu_bo_gpu_offset(bo);\n\n\tib->length_dw = 0;\n\tib->ptr[ib->length_dw++] = 0x00000018;\n\tib->ptr[ib->length_dw++] = 0x00000001;  \n\tib->ptr[ib->length_dw++] = handle;\n\tib->ptr[ib->length_dw++] = 0x00000000;\n\tib->ptr[ib->length_dw++] = upper_32_bits(addr);\n\tib->ptr[ib->length_dw++] = addr;\n\n\tib->ptr[ib->length_dw++] = 0x00000014;\n\tib->ptr[ib->length_dw++] = 0x00000002;  \n\tib->ptr[ib->length_dw++] = 0x0000001c;\n\tib->ptr[ib->length_dw++] = 0x00000000;\n\tib->ptr[ib->length_dw++] = 0x00000000;\n\n\tib->ptr[ib->length_dw++] = 0x00000008;\n\tib->ptr[ib->length_dw++] = 0x08000001;  \n\n\tfor (i = ib->length_dw; i < ib_size_dw; ++i)\n\t\tib->ptr[i] = 0x0;\n\n\tr = amdgpu_job_submit_direct(job, ring, &f);\n\tif (r)\n\t\tgoto err;\n\n\tif (fence)\n\t\t*fence = dma_fence_get(f);\n\tdma_fence_put(f);\n\treturn 0;\n\nerr:\n\tamdgpu_job_free(job);\n\treturn r;\n}\n\n \nstatic int uvd_v7_0_enc_get_destroy_msg(struct amdgpu_ring *ring, u32 handle,\n\t\t\t\t\tstruct amdgpu_bo *bo,\n\t\t\t\t\tstruct dma_fence **fence)\n{\n\tconst unsigned ib_size_dw = 16;\n\tstruct amdgpu_job *job;\n\tstruct amdgpu_ib *ib;\n\tstruct dma_fence *f = NULL;\n\tuint64_t addr;\n\tint i, r;\n\n\tr = amdgpu_job_alloc_with_ib(ring->adev, NULL, NULL, ib_size_dw * 4,\n\t\t\t\t     AMDGPU_IB_POOL_DIRECT, &job);\n\tif (r)\n\t\treturn r;\n\n\tib = &job->ibs[0];\n\taddr = amdgpu_bo_gpu_offset(bo);\n\n\tib->length_dw = 0;\n\tib->ptr[ib->length_dw++] = 0x00000018;\n\tib->ptr[ib->length_dw++] = 0x00000001;\n\tib->ptr[ib->length_dw++] = handle;\n\tib->ptr[ib->length_dw++] = 0x00000000;\n\tib->ptr[ib->length_dw++] = upper_32_bits(addr);\n\tib->ptr[ib->length_dw++] = addr;\n\n\tib->ptr[ib->length_dw++] = 0x00000014;\n\tib->ptr[ib->length_dw++] = 0x00000002;\n\tib->ptr[ib->length_dw++] = 0x0000001c;\n\tib->ptr[ib->length_dw++] = 0x00000000;\n\tib->ptr[ib->length_dw++] = 0x00000000;\n\n\tib->ptr[ib->length_dw++] = 0x00000008;\n\tib->ptr[ib->length_dw++] = 0x08000002;  \n\n\tfor (i = ib->length_dw; i < ib_size_dw; ++i)\n\t\tib->ptr[i] = 0x0;\n\n\tr = amdgpu_job_submit_direct(job, ring, &f);\n\tif (r)\n\t\tgoto err;\n\n\tif (fence)\n\t\t*fence = dma_fence_get(f);\n\tdma_fence_put(f);\n\treturn 0;\n\nerr:\n\tamdgpu_job_free(job);\n\treturn r;\n}\n\n \nstatic int uvd_v7_0_enc_ring_test_ib(struct amdgpu_ring *ring, long timeout)\n{\n\tstruct dma_fence *fence = NULL;\n\tstruct amdgpu_bo *bo = ring->adev->uvd.ib_bo;\n\tlong r;\n\n\tr = uvd_v7_0_enc_get_create_msg(ring, 1, bo, NULL);\n\tif (r)\n\t\tgoto error;\n\n\tr = uvd_v7_0_enc_get_destroy_msg(ring, 1, bo, &fence);\n\tif (r)\n\t\tgoto error;\n\n\tr = dma_fence_wait_timeout(fence, false, timeout);\n\tif (r == 0)\n\t\tr = -ETIMEDOUT;\n\telse if (r > 0)\n\t\tr = 0;\n\nerror:\n\tdma_fence_put(fence);\n\treturn r;\n}\n\nstatic int uvd_v7_0_early_init(void *handle)\n{\n\tstruct amdgpu_device *adev = (struct amdgpu_device *)handle;\n\n\tif (adev->asic_type == CHIP_VEGA20) {\n\t\tu32 harvest;\n\t\tint i;\n\n\t\tadev->uvd.num_uvd_inst = UVD7_MAX_HW_INSTANCES_VEGA20;\n\t\tfor (i = 0; i < adev->uvd.num_uvd_inst; i++) {\n\t\t\tharvest = RREG32_SOC15(UVD, i, mmUVD_PG0_CC_UVD_HARVESTING);\n\t\t\tif (harvest & UVD_PG0_CC_UVD_HARVESTING__UVD_DISABLE_MASK) {\n\t\t\t\tadev->uvd.harvest_config |= 1 << i;\n\t\t\t}\n\t\t}\n\t\tif (adev->uvd.harvest_config == (AMDGPU_UVD_HARVEST_UVD0 |\n\t\t\t\t\t\t AMDGPU_UVD_HARVEST_UVD1))\n\t\t\t \n\t\t\treturn -ENOENT;\n\t} else {\n\t\tadev->uvd.num_uvd_inst = 1;\n\t}\n\n\tif (amdgpu_sriov_vf(adev))\n\t\tadev->uvd.num_enc_rings = 1;\n\telse\n\t\tadev->uvd.num_enc_rings = 2;\n\tuvd_v7_0_set_ring_funcs(adev);\n\tuvd_v7_0_set_enc_ring_funcs(adev);\n\tuvd_v7_0_set_irq_funcs(adev);\n\n\treturn 0;\n}\n\nstatic int uvd_v7_0_sw_init(void *handle)\n{\n\tstruct amdgpu_ring *ring;\n\n\tint i, j, r;\n\tstruct amdgpu_device *adev = (struct amdgpu_device *)handle;\n\n\tfor (j = 0; j < adev->uvd.num_uvd_inst; j++) {\n\t\tif (adev->uvd.harvest_config & (1 << j))\n\t\t\tcontinue;\n\t\t \n\t\tr = amdgpu_irq_add_id(adev, amdgpu_ih_clientid_uvds[j], UVD_7_0__SRCID__UVD_SYSTEM_MESSAGE_INTERRUPT, &adev->uvd.inst[j].irq);\n\t\tif (r)\n\t\t\treturn r;\n\n\t\t \n\t\tfor (i = 0; i < adev->uvd.num_enc_rings; ++i) {\n\t\t\tr = amdgpu_irq_add_id(adev, amdgpu_ih_clientid_uvds[j], i + UVD_7_0__SRCID__UVD_ENC_GEN_PURP, &adev->uvd.inst[j].irq);\n\t\t\tif (r)\n\t\t\t\treturn r;\n\t\t}\n\t}\n\n\tr = amdgpu_uvd_sw_init(adev);\n\tif (r)\n\t\treturn r;\n\n\tif (adev->firmware.load_type == AMDGPU_FW_LOAD_PSP) {\n\t\tconst struct common_firmware_header *hdr;\n\t\thdr = (const struct common_firmware_header *)adev->uvd.fw->data;\n\t\tadev->firmware.ucode[AMDGPU_UCODE_ID_UVD].ucode_id = AMDGPU_UCODE_ID_UVD;\n\t\tadev->firmware.ucode[AMDGPU_UCODE_ID_UVD].fw = adev->uvd.fw;\n\t\tadev->firmware.fw_size +=\n\t\t\tALIGN(le32_to_cpu(hdr->ucode_size_bytes), PAGE_SIZE);\n\n\t\tif (adev->uvd.num_uvd_inst == UVD7_MAX_HW_INSTANCES_VEGA20) {\n\t\t\tadev->firmware.ucode[AMDGPU_UCODE_ID_UVD1].ucode_id = AMDGPU_UCODE_ID_UVD1;\n\t\t\tadev->firmware.ucode[AMDGPU_UCODE_ID_UVD1].fw = adev->uvd.fw;\n\t\t\tadev->firmware.fw_size +=\n\t\t\t\tALIGN(le32_to_cpu(hdr->ucode_size_bytes), PAGE_SIZE);\n\t\t}\n\t\tDRM_INFO(\"PSP loading UVD firmware\\n\");\n\t}\n\n\tfor (j = 0; j < adev->uvd.num_uvd_inst; j++) {\n\t\tif (adev->uvd.harvest_config & (1 << j))\n\t\t\tcontinue;\n\t\tif (!amdgpu_sriov_vf(adev)) {\n\t\t\tring = &adev->uvd.inst[j].ring;\n\t\t\tring->vm_hub = AMDGPU_MMHUB0(0);\n\t\t\tsprintf(ring->name, \"uvd_%d\", ring->me);\n\t\t\tr = amdgpu_ring_init(adev, ring, 512,\n\t\t\t\t\t     &adev->uvd.inst[j].irq, 0,\n\t\t\t\t\t     AMDGPU_RING_PRIO_DEFAULT, NULL);\n\t\t\tif (r)\n\t\t\t\treturn r;\n\t\t}\n\n\t\tfor (i = 0; i < adev->uvd.num_enc_rings; ++i) {\n\t\t\tring = &adev->uvd.inst[j].ring_enc[i];\n\t\t\tring->vm_hub = AMDGPU_MMHUB0(0);\n\t\t\tsprintf(ring->name, \"uvd_enc_%d.%d\", ring->me, i);\n\t\t\tif (amdgpu_sriov_vf(adev)) {\n\t\t\t\tring->use_doorbell = true;\n\n\t\t\t\t \n\t\t\t\tif (i == 0)\n\t\t\t\t\tring->doorbell_index = adev->doorbell_index.uvd_vce.uvd_ring0_1 * 2;\n\t\t\t\telse\n\t\t\t\t\tring->doorbell_index = adev->doorbell_index.uvd_vce.uvd_ring2_3 * 2 + 1;\n\t\t\t}\n\t\t\tr = amdgpu_ring_init(adev, ring, 512,\n\t\t\t\t\t     &adev->uvd.inst[j].irq, 0,\n\t\t\t\t\t     AMDGPU_RING_PRIO_DEFAULT, NULL);\n\t\t\tif (r)\n\t\t\t\treturn r;\n\t\t}\n\t}\n\n\tr = amdgpu_uvd_resume(adev);\n\tif (r)\n\t\treturn r;\n\n\tr = amdgpu_uvd_entity_init(adev);\n\tif (r)\n\t\treturn r;\n\n\tr = amdgpu_virt_alloc_mm_table(adev);\n\tif (r)\n\t\treturn r;\n\n\treturn r;\n}\n\nstatic int uvd_v7_0_sw_fini(void *handle)\n{\n\tint i, j, r;\n\tstruct amdgpu_device *adev = (struct amdgpu_device *)handle;\n\n\tamdgpu_virt_free_mm_table(adev);\n\n\tr = amdgpu_uvd_suspend(adev);\n\tif (r)\n\t\treturn r;\n\n\tfor (j = 0; j < adev->uvd.num_uvd_inst; ++j) {\n\t\tif (adev->uvd.harvest_config & (1 << j))\n\t\t\tcontinue;\n\t\tfor (i = 0; i < adev->uvd.num_enc_rings; ++i)\n\t\t\tamdgpu_ring_fini(&adev->uvd.inst[j].ring_enc[i]);\n\t}\n\treturn amdgpu_uvd_sw_fini(adev);\n}\n\n \nstatic int uvd_v7_0_hw_init(void *handle)\n{\n\tstruct amdgpu_device *adev = (struct amdgpu_device *)handle;\n\tstruct amdgpu_ring *ring;\n\tuint32_t tmp;\n\tint i, j, r;\n\n\tif (amdgpu_sriov_vf(adev))\n\t\tr = uvd_v7_0_sriov_start(adev);\n\telse\n\t\tr = uvd_v7_0_start(adev);\n\tif (r)\n\t\tgoto done;\n\n\tfor (j = 0; j < adev->uvd.num_uvd_inst; ++j) {\n\t\tif (adev->uvd.harvest_config & (1 << j))\n\t\t\tcontinue;\n\t\tring = &adev->uvd.inst[j].ring;\n\n\t\tif (!amdgpu_sriov_vf(adev)) {\n\t\t\tr = amdgpu_ring_test_helper(ring);\n\t\t\tif (r)\n\t\t\t\tgoto done;\n\n\t\t\tr = amdgpu_ring_alloc(ring, 10);\n\t\t\tif (r) {\n\t\t\t\tDRM_ERROR(\"amdgpu: (%d)ring failed to lock UVD ring (%d).\\n\", j, r);\n\t\t\t\tgoto done;\n\t\t\t}\n\n\t\t\ttmp = PACKET0(SOC15_REG_OFFSET(UVD, j,\n\t\t\t\tmmUVD_SEMA_WAIT_FAULT_TIMEOUT_CNTL), 0);\n\t\t\tamdgpu_ring_write(ring, tmp);\n\t\t\tamdgpu_ring_write(ring, 0xFFFFF);\n\n\t\t\ttmp = PACKET0(SOC15_REG_OFFSET(UVD, j,\n\t\t\t\tmmUVD_SEMA_WAIT_INCOMPLETE_TIMEOUT_CNTL), 0);\n\t\t\tamdgpu_ring_write(ring, tmp);\n\t\t\tamdgpu_ring_write(ring, 0xFFFFF);\n\n\t\t\ttmp = PACKET0(SOC15_REG_OFFSET(UVD, j,\n\t\t\t\tmmUVD_SEMA_SIGNAL_INCOMPLETE_TIMEOUT_CNTL), 0);\n\t\t\tamdgpu_ring_write(ring, tmp);\n\t\t\tamdgpu_ring_write(ring, 0xFFFFF);\n\n\t\t\t \n\t\t\tamdgpu_ring_write(ring, PACKET0(SOC15_REG_OFFSET(UVD, j,\n\t\t\t\tmmUVD_SEMA_TIMEOUT_STATUS), 0));\n\t\t\tamdgpu_ring_write(ring, 0x8);\n\n\t\t\tamdgpu_ring_write(ring, PACKET0(SOC15_REG_OFFSET(UVD, j,\n\t\t\t\tmmUVD_SEMA_CNTL), 0));\n\t\t\tamdgpu_ring_write(ring, 3);\n\n\t\t\tamdgpu_ring_commit(ring);\n\t\t}\n\n\t\tfor (i = 0; i < adev->uvd.num_enc_rings; ++i) {\n\t\t\tring = &adev->uvd.inst[j].ring_enc[i];\n\t\t\tr = amdgpu_ring_test_helper(ring);\n\t\t\tif (r)\n\t\t\t\tgoto done;\n\t\t}\n\t}\ndone:\n\tif (!r)\n\t\tDRM_INFO(\"UVD and UVD ENC initialized successfully.\\n\");\n\n\treturn r;\n}\n\n \nstatic int uvd_v7_0_hw_fini(void *handle)\n{\n\tstruct amdgpu_device *adev = (struct amdgpu_device *)handle;\n\n\tcancel_delayed_work_sync(&adev->uvd.idle_work);\n\n\tif (!amdgpu_sriov_vf(adev))\n\t\tuvd_v7_0_stop(adev);\n\telse {\n\t\t \n\t\tDRM_DEBUG(\"For SRIOV client, shouldn't do anything.\\n\");\n\t}\n\n\treturn 0;\n}\n\nstatic int uvd_v7_0_suspend(void *handle)\n{\n\tint r;\n\tstruct amdgpu_device *adev = (struct amdgpu_device *)handle;\n\n\t \n\tcancel_delayed_work_sync(&adev->uvd.idle_work);\n\n\tif (adev->pm.dpm_enabled) {\n\t\tamdgpu_dpm_enable_uvd(adev, false);\n\t} else {\n\t\tamdgpu_asic_set_uvd_clocks(adev, 0, 0);\n\t\t \n\t\tamdgpu_device_ip_set_powergating_state(adev, AMD_IP_BLOCK_TYPE_UVD,\n\t\t\t\t\t\t       AMD_PG_STATE_GATE);\n\t\tamdgpu_device_ip_set_clockgating_state(adev, AMD_IP_BLOCK_TYPE_UVD,\n\t\t\t\t\t\t       AMD_CG_STATE_GATE);\n\t}\n\n\tr = uvd_v7_0_hw_fini(adev);\n\tif (r)\n\t\treturn r;\n\n\treturn amdgpu_uvd_suspend(adev);\n}\n\nstatic int uvd_v7_0_resume(void *handle)\n{\n\tint r;\n\tstruct amdgpu_device *adev = (struct amdgpu_device *)handle;\n\n\tr = amdgpu_uvd_resume(adev);\n\tif (r)\n\t\treturn r;\n\n\treturn uvd_v7_0_hw_init(adev);\n}\n\n \nstatic void uvd_v7_0_mc_resume(struct amdgpu_device *adev)\n{\n\tuint32_t size = AMDGPU_UVD_FIRMWARE_SIZE(adev);\n\tuint32_t offset;\n\tint i;\n\n\tfor (i = 0; i < adev->uvd.num_uvd_inst; ++i) {\n\t\tif (adev->uvd.harvest_config & (1 << i))\n\t\t\tcontinue;\n\t\tif (adev->firmware.load_type == AMDGPU_FW_LOAD_PSP) {\n\t\t\tWREG32_SOC15(UVD, i, mmUVD_LMI_VCPU_CACHE_64BIT_BAR_LOW,\n\t\t\t\ti == 0 ?\n\t\t\t\tadev->firmware.ucode[AMDGPU_UCODE_ID_UVD].tmr_mc_addr_lo :\n\t\t\t\tadev->firmware.ucode[AMDGPU_UCODE_ID_UVD1].tmr_mc_addr_lo);\n\t\t\tWREG32_SOC15(UVD, i, mmUVD_LMI_VCPU_CACHE_64BIT_BAR_HIGH,\n\t\t\t\ti == 0 ?\n\t\t\t\tadev->firmware.ucode[AMDGPU_UCODE_ID_UVD].tmr_mc_addr_hi :\n\t\t\t\tadev->firmware.ucode[AMDGPU_UCODE_ID_UVD1].tmr_mc_addr_hi);\n\t\t\tWREG32_SOC15(UVD, i, mmUVD_VCPU_CACHE_OFFSET0, 0);\n\t\t\toffset = 0;\n\t\t} else {\n\t\t\tWREG32_SOC15(UVD, i, mmUVD_LMI_VCPU_CACHE_64BIT_BAR_LOW,\n\t\t\t\tlower_32_bits(adev->uvd.inst[i].gpu_addr));\n\t\t\tWREG32_SOC15(UVD, i, mmUVD_LMI_VCPU_CACHE_64BIT_BAR_HIGH,\n\t\t\t\tupper_32_bits(adev->uvd.inst[i].gpu_addr));\n\t\t\toffset = size;\n\t\t\tWREG32_SOC15(UVD, i, mmUVD_VCPU_CACHE_OFFSET0,\n\t\t\t\t\tAMDGPU_UVD_FIRMWARE_OFFSET >> 3);\n\t\t}\n\n\t\tWREG32_SOC15(UVD, i, mmUVD_VCPU_CACHE_SIZE0, size);\n\n\t\tWREG32_SOC15(UVD, i, mmUVD_LMI_VCPU_CACHE1_64BIT_BAR_LOW,\n\t\t\t\tlower_32_bits(adev->uvd.inst[i].gpu_addr + offset));\n\t\tWREG32_SOC15(UVD, i, mmUVD_LMI_VCPU_CACHE1_64BIT_BAR_HIGH,\n\t\t\t\tupper_32_bits(adev->uvd.inst[i].gpu_addr + offset));\n\t\tWREG32_SOC15(UVD, i, mmUVD_VCPU_CACHE_OFFSET1, (1 << 21));\n\t\tWREG32_SOC15(UVD, i, mmUVD_VCPU_CACHE_SIZE1, AMDGPU_UVD_HEAP_SIZE);\n\n\t\tWREG32_SOC15(UVD, i, mmUVD_LMI_VCPU_CACHE2_64BIT_BAR_LOW,\n\t\t\t\tlower_32_bits(adev->uvd.inst[i].gpu_addr + offset + AMDGPU_UVD_HEAP_SIZE));\n\t\tWREG32_SOC15(UVD, i, mmUVD_LMI_VCPU_CACHE2_64BIT_BAR_HIGH,\n\t\t\t\tupper_32_bits(adev->uvd.inst[i].gpu_addr + offset + AMDGPU_UVD_HEAP_SIZE));\n\t\tWREG32_SOC15(UVD, i, mmUVD_VCPU_CACHE_OFFSET2, (2 << 21));\n\t\tWREG32_SOC15(UVD, i, mmUVD_VCPU_CACHE_SIZE2,\n\t\t\t\tAMDGPU_UVD_STACK_SIZE + (AMDGPU_UVD_SESSION_SIZE * 40));\n\n\t\tWREG32_SOC15(UVD, i, mmUVD_UDEC_ADDR_CONFIG,\n\t\t\t\tadev->gfx.config.gb_addr_config);\n\t\tWREG32_SOC15(UVD, i, mmUVD_UDEC_DB_ADDR_CONFIG,\n\t\t\t\tadev->gfx.config.gb_addr_config);\n\t\tWREG32_SOC15(UVD, i, mmUVD_UDEC_DBW_ADDR_CONFIG,\n\t\t\t\tadev->gfx.config.gb_addr_config);\n\n\t\tWREG32_SOC15(UVD, i, mmUVD_GP_SCRATCH4, adev->uvd.max_handles);\n\t}\n}\n\nstatic int uvd_v7_0_mmsch_start(struct amdgpu_device *adev,\n\t\t\t\tstruct amdgpu_mm_table *table)\n{\n\tuint32_t data = 0, loop;\n\tuint64_t addr = table->gpu_addr;\n\tstruct mmsch_v1_0_init_header *header = (struct mmsch_v1_0_init_header *)table->cpu_addr;\n\tuint32_t size;\n\tint i;\n\n\tsize = header->header_size + header->vce_table_size + header->uvd_table_size;\n\n\t \n\tWREG32_SOC15(VCE, 0, mmVCE_MMSCH_VF_CTX_ADDR_LO, lower_32_bits(addr));\n\tWREG32_SOC15(VCE, 0, mmVCE_MMSCH_VF_CTX_ADDR_HI, upper_32_bits(addr));\n\n\t \n\tdata = RREG32_SOC15(VCE, 0, mmVCE_MMSCH_VF_VMID);\n\tdata &= ~VCE_MMSCH_VF_VMID__VF_CTX_VMID_MASK;\n\tdata |= (0 << VCE_MMSCH_VF_VMID__VF_CTX_VMID__SHIFT);  \n\tWREG32_SOC15(VCE, 0, mmVCE_MMSCH_VF_VMID, data);\n\n\t \n\tWREG32_SOC15(VCE, 0, mmVCE_MMSCH_VF_CTX_SIZE, size);\n\n\t \n\tWREG32_SOC15(VCE, 0, mmVCE_MMSCH_VF_MAILBOX_RESP, 0);\n\n\tfor (i = 0; i < adev->uvd.num_uvd_inst; ++i) {\n\t\tif (adev->uvd.harvest_config & (1 << i))\n\t\t\tcontinue;\n\t\tWDOORBELL32(adev->uvd.inst[i].ring_enc[0].doorbell_index, 0);\n\t\t*adev->uvd.inst[i].ring_enc[0].wptr_cpu_addr = 0;\n\t\tadev->uvd.inst[i].ring_enc[0].wptr = 0;\n\t\tadev->uvd.inst[i].ring_enc[0].wptr_old = 0;\n\t}\n\t \n\tWREG32_SOC15(VCE, 0, mmVCE_MMSCH_VF_MAILBOX_HOST, 0x10000001);\n\n\tdata = RREG32_SOC15(VCE, 0, mmVCE_MMSCH_VF_MAILBOX_RESP);\n\tloop = 1000;\n\twhile ((data & 0x10000002) != 0x10000002) {\n\t\tudelay(10);\n\t\tdata = RREG32_SOC15(VCE, 0, mmVCE_MMSCH_VF_MAILBOX_RESP);\n\t\tloop--;\n\t\tif (!loop)\n\t\t\tbreak;\n\t}\n\n\tif (!loop) {\n\t\tdev_err(adev->dev, \"failed to init MMSCH, mmVCE_MMSCH_VF_MAILBOX_RESP = %x\\n\", data);\n\t\treturn -EBUSY;\n\t}\n\n\treturn 0;\n}\n\nstatic int uvd_v7_0_sriov_start(struct amdgpu_device *adev)\n{\n\tstruct amdgpu_ring *ring;\n\tuint32_t offset, size, tmp;\n\tuint32_t table_size = 0;\n\tstruct mmsch_v1_0_cmd_direct_write direct_wt = { {0} };\n\tstruct mmsch_v1_0_cmd_direct_read_modify_write direct_rd_mod_wt = { {0} };\n\tstruct mmsch_v1_0_cmd_direct_polling direct_poll = { {0} };\n\tstruct mmsch_v1_0_cmd_end end = { {0} };\n\tuint32_t *init_table = adev->virt.mm_table.cpu_addr;\n\tstruct mmsch_v1_0_init_header *header = (struct mmsch_v1_0_init_header *)init_table;\n\tuint8_t i = 0;\n\n\tdirect_wt.cmd_header.command_type = MMSCH_COMMAND__DIRECT_REG_WRITE;\n\tdirect_rd_mod_wt.cmd_header.command_type = MMSCH_COMMAND__DIRECT_REG_READ_MODIFY_WRITE;\n\tdirect_poll.cmd_header.command_type = MMSCH_COMMAND__DIRECT_REG_POLLING;\n\tend.cmd_header.command_type = MMSCH_COMMAND__END;\n\n\tif (header->uvd_table_offset == 0 && header->uvd_table_size == 0) {\n\t\theader->version = MMSCH_VERSION;\n\t\theader->header_size = sizeof(struct mmsch_v1_0_init_header) >> 2;\n\n\t\tif (header->vce_table_offset == 0 && header->vce_table_size == 0)\n\t\t\theader->uvd_table_offset = header->header_size;\n\t\telse\n\t\t\theader->uvd_table_offset = header->vce_table_size + header->vce_table_offset;\n\n\t\tinit_table += header->uvd_table_offset;\n\n\t\tfor (i = 0; i < adev->uvd.num_uvd_inst; ++i) {\n\t\t\tif (adev->uvd.harvest_config & (1 << i))\n\t\t\t\tcontinue;\n\t\t\tring = &adev->uvd.inst[i].ring;\n\t\t\tring->wptr = 0;\n\t\t\tsize = AMDGPU_GPU_PAGE_ALIGN(adev->uvd.fw->size + 4);\n\n\t\t\tMMSCH_V1_0_INSERT_DIRECT_RD_MOD_WT(SOC15_REG_OFFSET(UVD, i, mmUVD_STATUS),\n\t\t\t\t\t\t\t   0xFFFFFFFF, 0x00000004);\n\t\t\t \n\t\t\tif (adev->firmware.load_type == AMDGPU_FW_LOAD_PSP) {\n\t\t\t\tMMSCH_V1_0_INSERT_DIRECT_WT(SOC15_REG_OFFSET(UVD, i,\n\t\t\t\t\t\t\tmmUVD_LMI_VCPU_CACHE_64BIT_BAR_LOW),\n\t\t\t\t\t\t\tadev->firmware.ucode[AMDGPU_UCODE_ID_UVD].tmr_mc_addr_lo);\n\t\t\t\tMMSCH_V1_0_INSERT_DIRECT_WT(SOC15_REG_OFFSET(UVD, i,\n\t\t\t\t\t\t\tmmUVD_LMI_VCPU_CACHE_64BIT_BAR_HIGH),\n\t\t\t\t\t\t\tadev->firmware.ucode[AMDGPU_UCODE_ID_UVD].tmr_mc_addr_hi);\n\t\t\t\tMMSCH_V1_0_INSERT_DIRECT_WT(SOC15_REG_OFFSET(UVD, 0, mmUVD_VCPU_CACHE_OFFSET0), 0);\n\t\t\t\toffset = 0;\n\t\t\t} else {\n\t\t\t\tMMSCH_V1_0_INSERT_DIRECT_WT(SOC15_REG_OFFSET(UVD, i, mmUVD_LMI_VCPU_CACHE_64BIT_BAR_LOW),\n\t\t\t\t\t\t\t    lower_32_bits(adev->uvd.inst[i].gpu_addr));\n\t\t\t\tMMSCH_V1_0_INSERT_DIRECT_WT(SOC15_REG_OFFSET(UVD, i, mmUVD_LMI_VCPU_CACHE_64BIT_BAR_HIGH),\n\t\t\t\t\t\t\t    upper_32_bits(adev->uvd.inst[i].gpu_addr));\n\t\t\t\toffset = size;\n\t\t\t\tMMSCH_V1_0_INSERT_DIRECT_WT(SOC15_REG_OFFSET(UVD, 0, mmUVD_VCPU_CACHE_OFFSET0),\n\t\t\t\t\t\t\tAMDGPU_UVD_FIRMWARE_OFFSET >> 3);\n\n\t\t\t}\n\n\t\t\tMMSCH_V1_0_INSERT_DIRECT_WT(SOC15_REG_OFFSET(UVD, i, mmUVD_VCPU_CACHE_SIZE0), size);\n\n\t\t\tMMSCH_V1_0_INSERT_DIRECT_WT(SOC15_REG_OFFSET(UVD, i, mmUVD_LMI_VCPU_CACHE1_64BIT_BAR_LOW),\n\t\t\t\t\t\t    lower_32_bits(adev->uvd.inst[i].gpu_addr + offset));\n\t\t\tMMSCH_V1_0_INSERT_DIRECT_WT(SOC15_REG_OFFSET(UVD, i, mmUVD_LMI_VCPU_CACHE1_64BIT_BAR_HIGH),\n\t\t\t\t\t\t    upper_32_bits(adev->uvd.inst[i].gpu_addr + offset));\n\t\t\tMMSCH_V1_0_INSERT_DIRECT_WT(SOC15_REG_OFFSET(UVD, i, mmUVD_VCPU_CACHE_OFFSET1), (1 << 21));\n\t\t\tMMSCH_V1_0_INSERT_DIRECT_WT(SOC15_REG_OFFSET(UVD, i, mmUVD_VCPU_CACHE_SIZE1), AMDGPU_UVD_HEAP_SIZE);\n\n\t\t\tMMSCH_V1_0_INSERT_DIRECT_WT(SOC15_REG_OFFSET(UVD, i, mmUVD_LMI_VCPU_CACHE2_64BIT_BAR_LOW),\n\t\t\t\t\t\t    lower_32_bits(adev->uvd.inst[i].gpu_addr + offset + AMDGPU_UVD_HEAP_SIZE));\n\t\t\tMMSCH_V1_0_INSERT_DIRECT_WT(SOC15_REG_OFFSET(UVD, i, mmUVD_LMI_VCPU_CACHE2_64BIT_BAR_HIGH),\n\t\t\t\t\t\t    upper_32_bits(adev->uvd.inst[i].gpu_addr + offset + AMDGPU_UVD_HEAP_SIZE));\n\t\t\tMMSCH_V1_0_INSERT_DIRECT_WT(SOC15_REG_OFFSET(UVD, i, mmUVD_VCPU_CACHE_OFFSET2), (2 << 21));\n\t\t\tMMSCH_V1_0_INSERT_DIRECT_WT(SOC15_REG_OFFSET(UVD, i, mmUVD_VCPU_CACHE_SIZE2),\n\t\t\t\t\t\t    AMDGPU_UVD_STACK_SIZE + (AMDGPU_UVD_SESSION_SIZE * 40));\n\n\t\t\tMMSCH_V1_0_INSERT_DIRECT_WT(SOC15_REG_OFFSET(UVD, i, mmUVD_GP_SCRATCH4), adev->uvd.max_handles);\n\t\t\t \n\n\t\t\t \n\t\t\tMMSCH_V1_0_INSERT_DIRECT_RD_MOD_WT(SOC15_REG_OFFSET(UVD, i, mmUVD_CGC_CTRL),\n\t\t\t\t\t\t\t   ~UVD_CGC_CTRL__DYN_CLOCK_MODE_MASK, 0);\n\n\t\t\t \n\t\t\tMMSCH_V1_0_INSERT_DIRECT_RD_MOD_WT(SOC15_REG_OFFSET(UVD, i, mmUVD_MASTINT_EN),\n\t\t\t\t\t\t\t   ~UVD_MASTINT_EN__VCPU_EN_MASK, 0);\n\n\t\t\t \n\t\t\tMMSCH_V1_0_INSERT_DIRECT_RD_MOD_WT(SOC15_REG_OFFSET(UVD, i, mmUVD_LMI_CTRL2),\n\t\t\t\t\t\t\t   ~UVD_LMI_CTRL2__STALL_ARB_UMC_MASK,\n\t\t\t\t\t\t\t   UVD_LMI_CTRL2__STALL_ARB_UMC_MASK);\n\n\t\t\t \n\t\t\tMMSCH_V1_0_INSERT_DIRECT_WT(SOC15_REG_OFFSET(UVD, i, mmUVD_SOFT_RESET),\n\t\t\t\t\t\t    (uint32_t)(UVD_SOFT_RESET__LMI_SOFT_RESET_MASK |\n\t\t\t\t\t\t\t       UVD_SOFT_RESET__VCPU_SOFT_RESET_MASK |\n\t\t\t\t\t\t\t       UVD_SOFT_RESET__LBSI_SOFT_RESET_MASK |\n\t\t\t\t\t\t\t       UVD_SOFT_RESET__RBC_SOFT_RESET_MASK |\n\t\t\t\t\t\t\t       UVD_SOFT_RESET__CSM_SOFT_RESET_MASK |\n\t\t\t\t\t\t\t       UVD_SOFT_RESET__CXW_SOFT_RESET_MASK |\n\t\t\t\t\t\t\t       UVD_SOFT_RESET__TAP_SOFT_RESET_MASK |\n\t\t\t\t\t\t\t       UVD_SOFT_RESET__LMI_UMC_SOFT_RESET_MASK));\n\n\t\t\t \n\t\t\tMMSCH_V1_0_INSERT_DIRECT_WT(SOC15_REG_OFFSET(UVD, i, mmUVD_LMI_CTRL),\n\t\t\t\t\t\t    (uint32_t)((0x40 << UVD_LMI_CTRL__WRITE_CLEAN_TIMER__SHIFT) |\n\t\t\t\t\t\t\t       UVD_LMI_CTRL__WRITE_CLEAN_TIMER_EN_MASK |\n\t\t\t\t\t\t\t       UVD_LMI_CTRL__DATA_COHERENCY_EN_MASK |\n\t\t\t\t\t\t\t       UVD_LMI_CTRL__VCPU_DATA_COHERENCY_EN_MASK |\n\t\t\t\t\t\t\t       UVD_LMI_CTRL__REQ_MODE_MASK |\n\t\t\t\t\t\t\t       0x00100000L));\n\n\t\t\t \n\t\t\tMMSCH_V1_0_INSERT_DIRECT_WT(SOC15_REG_OFFSET(UVD, i, mmUVD_SOFT_RESET),\n\t\t\t\t\t\t    UVD_SOFT_RESET__VCPU_SOFT_RESET_MASK);\n\n\t\t\t \n\t\t\tMMSCH_V1_0_INSERT_DIRECT_WT(SOC15_REG_OFFSET(UVD, i, mmUVD_VCPU_CNTL),\n\t\t\t\t\t\t    UVD_VCPU_CNTL__CLK_EN_MASK);\n\n\t\t\t \n\t\t\tMMSCH_V1_0_INSERT_DIRECT_RD_MOD_WT(SOC15_REG_OFFSET(UVD, i, mmUVD_MASTINT_EN),\n\t\t\t\t\t\t\t   ~(UVD_MASTINT_EN__VCPU_EN_MASK|UVD_MASTINT_EN__SYS_EN_MASK),\n\t\t\t\t\t\t\t   (UVD_MASTINT_EN__VCPU_EN_MASK|UVD_MASTINT_EN__SYS_EN_MASK));\n\n\t\t\t \n\t\t\tMMSCH_V1_0_INSERT_DIRECT_RD_MOD_WT(SOC15_REG_OFFSET(UVD, i, mmUVD_STATUS),\n\t\t\t\t\t\t\t   ~(2 << UVD_STATUS__VCPU_REPORT__SHIFT), 0);\n\n\t\t\t \n\t\t\tsize = order_base_2(ring->ring_size);\n\t\t\ttmp = REG_SET_FIELD(0, UVD_RBC_RB_CNTL, RB_BUFSZ, size);\n\t\t\ttmp = REG_SET_FIELD(tmp, UVD_RBC_RB_CNTL, RB_NO_FETCH, 1);\n\t\t\tMMSCH_V1_0_INSERT_DIRECT_WT(SOC15_REG_OFFSET(UVD, i, mmUVD_RBC_RB_CNTL), tmp);\n\n\t\t\tring = &adev->uvd.inst[i].ring_enc[0];\n\t\t\tring->wptr = 0;\n\t\t\tMMSCH_V1_0_INSERT_DIRECT_WT(SOC15_REG_OFFSET(UVD, i, mmUVD_RB_BASE_LO), ring->gpu_addr);\n\t\t\tMMSCH_V1_0_INSERT_DIRECT_WT(SOC15_REG_OFFSET(UVD, i, mmUVD_RB_BASE_HI), upper_32_bits(ring->gpu_addr));\n\t\t\tMMSCH_V1_0_INSERT_DIRECT_WT(SOC15_REG_OFFSET(UVD, i, mmUVD_RB_SIZE), ring->ring_size / 4);\n\n\t\t\t \n\t\t\tMMSCH_V1_0_INSERT_DIRECT_WT(SOC15_REG_OFFSET(UVD, i, mmUVD_SOFT_RESET), 0);\n\n\t\t\t \n\t\t\tMMSCH_V1_0_INSERT_DIRECT_RD_MOD_WT(SOC15_REG_OFFSET(UVD, i, mmUVD_LMI_CTRL2),\n\t\t\t\t\t\t\t\t\t\t\t   ~UVD_LMI_CTRL2__STALL_ARB_UMC_MASK, 0);\n\n\t\t\tMMSCH_V1_0_INSERT_DIRECT_POLL(SOC15_REG_OFFSET(UVD, i, mmUVD_STATUS), 0x02, 0x02);\n\t\t}\n\t\t \n\t\tmemcpy((void *)init_table, &end, sizeof(struct mmsch_v1_0_cmd_end));\n\t\ttable_size += sizeof(struct mmsch_v1_0_cmd_end) / 4;\n\t\theader->uvd_table_size = table_size;\n\n\t}\n\treturn uvd_v7_0_mmsch_start(adev, &adev->virt.mm_table);\n}\n\n \nstatic int uvd_v7_0_start(struct amdgpu_device *adev)\n{\n\tstruct amdgpu_ring *ring;\n\tuint32_t rb_bufsz, tmp;\n\tuint32_t lmi_swap_cntl;\n\tuint32_t mp_swap_cntl;\n\tint i, j, k, r;\n\n\tfor (k = 0; k < adev->uvd.num_uvd_inst; ++k) {\n\t\tif (adev->uvd.harvest_config & (1 << k))\n\t\t\tcontinue;\n\t\t \n\t\tWREG32_P(SOC15_REG_OFFSET(UVD, k, mmUVD_POWER_STATUS), 0,\n\t\t\t\t~UVD_POWER_STATUS__UVD_PG_MODE_MASK);\n\t}\n\n\t \n\tlmi_swap_cntl = 0;\n\tmp_swap_cntl = 0;\n\n\tuvd_v7_0_mc_resume(adev);\n\n\tfor (k = 0; k < adev->uvd.num_uvd_inst; ++k) {\n\t\tif (adev->uvd.harvest_config & (1 << k))\n\t\t\tcontinue;\n\t\tring = &adev->uvd.inst[k].ring;\n\t\t \n\t\tWREG32_P(SOC15_REG_OFFSET(UVD, k, mmUVD_CGC_CTRL), 0,\n\t\t\t\t~UVD_CGC_CTRL__DYN_CLOCK_MODE_MASK);\n\n\t\t \n\t\tWREG32_P(SOC15_REG_OFFSET(UVD, k, mmUVD_MASTINT_EN), 0,\n\t\t\t\t~UVD_MASTINT_EN__VCPU_EN_MASK);\n\n\t\t \n\t\tWREG32_P(SOC15_REG_OFFSET(UVD, k, mmUVD_LMI_CTRL2),\n\t\t\t\tUVD_LMI_CTRL2__STALL_ARB_UMC_MASK,\n\t\t\t\t~UVD_LMI_CTRL2__STALL_ARB_UMC_MASK);\n\t\tmdelay(1);\n\n\t\t \n\t\tWREG32_SOC15(UVD, k, mmUVD_SOFT_RESET,\n\t\t\tUVD_SOFT_RESET__LMI_SOFT_RESET_MASK |\n\t\t\tUVD_SOFT_RESET__VCPU_SOFT_RESET_MASK |\n\t\t\tUVD_SOFT_RESET__LBSI_SOFT_RESET_MASK |\n\t\t\tUVD_SOFT_RESET__RBC_SOFT_RESET_MASK |\n\t\t\tUVD_SOFT_RESET__CSM_SOFT_RESET_MASK |\n\t\t\tUVD_SOFT_RESET__CXW_SOFT_RESET_MASK |\n\t\t\tUVD_SOFT_RESET__TAP_SOFT_RESET_MASK |\n\t\t\tUVD_SOFT_RESET__LMI_UMC_SOFT_RESET_MASK);\n\t\tmdelay(5);\n\n\t\t \n\t\tWREG32_SOC15(UVD, k, mmUVD_LMI_CTRL,\n\t\t\t(0x40 << UVD_LMI_CTRL__WRITE_CLEAN_TIMER__SHIFT) |\n\t\t\tUVD_LMI_CTRL__WRITE_CLEAN_TIMER_EN_MASK |\n\t\t\tUVD_LMI_CTRL__DATA_COHERENCY_EN_MASK |\n\t\t\tUVD_LMI_CTRL__VCPU_DATA_COHERENCY_EN_MASK |\n\t\t\tUVD_LMI_CTRL__REQ_MODE_MASK |\n\t\t\t0x00100000L);\n\n#ifdef __BIG_ENDIAN\n\t\t \n\t\tlmi_swap_cntl = 0xa;\n\t\tmp_swap_cntl = 0;\n#endif\n\t\tWREG32_SOC15(UVD, k, mmUVD_LMI_SWAP_CNTL, lmi_swap_cntl);\n\t\tWREG32_SOC15(UVD, k, mmUVD_MP_SWAP_CNTL, mp_swap_cntl);\n\n\t\tWREG32_SOC15(UVD, k, mmUVD_MPC_SET_MUXA0, 0x40c2040);\n\t\tWREG32_SOC15(UVD, k, mmUVD_MPC_SET_MUXA1, 0x0);\n\t\tWREG32_SOC15(UVD, k, mmUVD_MPC_SET_MUXB0, 0x40c2040);\n\t\tWREG32_SOC15(UVD, k, mmUVD_MPC_SET_MUXB1, 0x0);\n\t\tWREG32_SOC15(UVD, k, mmUVD_MPC_SET_ALU, 0);\n\t\tWREG32_SOC15(UVD, k, mmUVD_MPC_SET_MUX, 0x88);\n\n\t\t \n\t\tWREG32_SOC15(UVD, k, mmUVD_SOFT_RESET,\n\t\t\t\tUVD_SOFT_RESET__VCPU_SOFT_RESET_MASK);\n\t\tmdelay(5);\n\n\t\t \n\t\tWREG32_SOC15(UVD, k, mmUVD_VCPU_CNTL,\n\t\t\t\tUVD_VCPU_CNTL__CLK_EN_MASK);\n\n\t\t \n\t\tWREG32_P(SOC15_REG_OFFSET(UVD, k, mmUVD_LMI_CTRL2), 0,\n\t\t\t\t~UVD_LMI_CTRL2__STALL_ARB_UMC_MASK);\n\n\t\t \n\t\tWREG32_SOC15(UVD, k, mmUVD_SOFT_RESET, 0);\n\t\tmdelay(10);\n\n\t\tfor (i = 0; i < 10; ++i) {\n\t\t\tuint32_t status;\n\n\t\t\tfor (j = 0; j < 100; ++j) {\n\t\t\t\tstatus = RREG32_SOC15(UVD, k, mmUVD_STATUS);\n\t\t\t\tif (status & 2)\n\t\t\t\t\tbreak;\n\t\t\t\tmdelay(10);\n\t\t\t}\n\t\t\tr = 0;\n\t\t\tif (status & 2)\n\t\t\t\tbreak;\n\n\t\t\tDRM_ERROR(\"UVD(%d) not responding, trying to reset the VCPU!!!\\n\", k);\n\t\t\tWREG32_P(SOC15_REG_OFFSET(UVD, k, mmUVD_SOFT_RESET),\n\t\t\t\t\tUVD_SOFT_RESET__VCPU_SOFT_RESET_MASK,\n\t\t\t\t\t~UVD_SOFT_RESET__VCPU_SOFT_RESET_MASK);\n\t\t\tmdelay(10);\n\t\t\tWREG32_P(SOC15_REG_OFFSET(UVD, k, mmUVD_SOFT_RESET), 0,\n\t\t\t\t\t~UVD_SOFT_RESET__VCPU_SOFT_RESET_MASK);\n\t\t\tmdelay(10);\n\t\t\tr = -1;\n\t\t}\n\n\t\tif (r) {\n\t\t\tDRM_ERROR(\"UVD(%d) not responding, giving up!!!\\n\", k);\n\t\t\treturn r;\n\t\t}\n\t\t \n\t\tWREG32_P(SOC15_REG_OFFSET(UVD, k, mmUVD_MASTINT_EN),\n\t\t\t(UVD_MASTINT_EN__VCPU_EN_MASK|UVD_MASTINT_EN__SYS_EN_MASK),\n\t\t\t~(UVD_MASTINT_EN__VCPU_EN_MASK|UVD_MASTINT_EN__SYS_EN_MASK));\n\n\t\t \n\t\tWREG32_P(SOC15_REG_OFFSET(UVD, k, mmUVD_STATUS), 0,\n\t\t\t\t~(2 << UVD_STATUS__VCPU_REPORT__SHIFT));\n\n\t\t \n\t\trb_bufsz = order_base_2(ring->ring_size);\n\t\ttmp = REG_SET_FIELD(0, UVD_RBC_RB_CNTL, RB_BUFSZ, rb_bufsz);\n\t\ttmp = REG_SET_FIELD(tmp, UVD_RBC_RB_CNTL, RB_BLKSZ, 1);\n\t\ttmp = REG_SET_FIELD(tmp, UVD_RBC_RB_CNTL, RB_NO_FETCH, 1);\n\t\ttmp = REG_SET_FIELD(tmp, UVD_RBC_RB_CNTL, RB_WPTR_POLL_EN, 0);\n\t\ttmp = REG_SET_FIELD(tmp, UVD_RBC_RB_CNTL, RB_NO_UPDATE, 1);\n\t\ttmp = REG_SET_FIELD(tmp, UVD_RBC_RB_CNTL, RB_RPTR_WR_EN, 1);\n\t\tWREG32_SOC15(UVD, k, mmUVD_RBC_RB_CNTL, tmp);\n\n\t\t \n\t\tWREG32_SOC15(UVD, k, mmUVD_RBC_RB_WPTR_CNTL, 0);\n\n\t\t \n\t\tWREG32_SOC15(UVD, k, mmUVD_RBC_RB_RPTR_ADDR,\n\t\t\t\t(upper_32_bits(ring->gpu_addr) >> 2));\n\n\t\t \n\t\tWREG32_SOC15(UVD, k, mmUVD_LMI_RBC_RB_64BIT_BAR_LOW,\n\t\t\t\tlower_32_bits(ring->gpu_addr));\n\t\tWREG32_SOC15(UVD, k, mmUVD_LMI_RBC_RB_64BIT_BAR_HIGH,\n\t\t\t\tupper_32_bits(ring->gpu_addr));\n\n\t\t \n\t\tWREG32_SOC15(UVD, k, mmUVD_RBC_RB_RPTR, 0);\n\n\t\tring->wptr = RREG32_SOC15(UVD, k, mmUVD_RBC_RB_RPTR);\n\t\tWREG32_SOC15(UVD, k, mmUVD_RBC_RB_WPTR,\n\t\t\t\tlower_32_bits(ring->wptr));\n\n\t\tWREG32_P(SOC15_REG_OFFSET(UVD, k, mmUVD_RBC_RB_CNTL), 0,\n\t\t\t\t~UVD_RBC_RB_CNTL__RB_NO_FETCH_MASK);\n\n\t\tring = &adev->uvd.inst[k].ring_enc[0];\n\t\tWREG32_SOC15(UVD, k, mmUVD_RB_RPTR, lower_32_bits(ring->wptr));\n\t\tWREG32_SOC15(UVD, k, mmUVD_RB_WPTR, lower_32_bits(ring->wptr));\n\t\tWREG32_SOC15(UVD, k, mmUVD_RB_BASE_LO, ring->gpu_addr);\n\t\tWREG32_SOC15(UVD, k, mmUVD_RB_BASE_HI, upper_32_bits(ring->gpu_addr));\n\t\tWREG32_SOC15(UVD, k, mmUVD_RB_SIZE, ring->ring_size / 4);\n\n\t\tring = &adev->uvd.inst[k].ring_enc[1];\n\t\tWREG32_SOC15(UVD, k, mmUVD_RB_RPTR2, lower_32_bits(ring->wptr));\n\t\tWREG32_SOC15(UVD, k, mmUVD_RB_WPTR2, lower_32_bits(ring->wptr));\n\t\tWREG32_SOC15(UVD, k, mmUVD_RB_BASE_LO2, ring->gpu_addr);\n\t\tWREG32_SOC15(UVD, k, mmUVD_RB_BASE_HI2, upper_32_bits(ring->gpu_addr));\n\t\tWREG32_SOC15(UVD, k, mmUVD_RB_SIZE2, ring->ring_size / 4);\n\t}\n\treturn 0;\n}\n\n \nstatic void uvd_v7_0_stop(struct amdgpu_device *adev)\n{\n\tuint8_t i = 0;\n\n\tfor (i = 0; i < adev->uvd.num_uvd_inst; ++i) {\n\t\tif (adev->uvd.harvest_config & (1 << i))\n\t\t\tcontinue;\n\t\t \n\t\tWREG32_SOC15(UVD, i, mmUVD_RBC_RB_CNTL, 0x11010101);\n\n\t\t \n\t\tWREG32_P(SOC15_REG_OFFSET(UVD, i, mmUVD_LMI_CTRL2),\n\t\t\t\tUVD_LMI_CTRL2__STALL_ARB_UMC_MASK,\n\t\t\t\t~UVD_LMI_CTRL2__STALL_ARB_UMC_MASK);\n\t\tmdelay(1);\n\n\t\t \n\t\tWREG32_SOC15(UVD, i, mmUVD_SOFT_RESET,\n\t\t\t\tUVD_SOFT_RESET__VCPU_SOFT_RESET_MASK);\n\t\tmdelay(5);\n\n\t\t \n\t\tWREG32_SOC15(UVD, i, mmUVD_VCPU_CNTL, 0x0);\n\n\t\t \n\t\tWREG32_P(SOC15_REG_OFFSET(UVD, i, mmUVD_LMI_CTRL2), 0,\n\t\t\t\t~UVD_LMI_CTRL2__STALL_ARB_UMC_MASK);\n\t}\n}\n\n \nstatic void uvd_v7_0_ring_emit_fence(struct amdgpu_ring *ring, u64 addr, u64 seq,\n\t\t\t\t     unsigned flags)\n{\n\tstruct amdgpu_device *adev = ring->adev;\n\n\tWARN_ON(flags & AMDGPU_FENCE_FLAG_64BIT);\n\n\tamdgpu_ring_write(ring,\n\t\tPACKET0(SOC15_REG_OFFSET(UVD, ring->me, mmUVD_CONTEXT_ID), 0));\n\tamdgpu_ring_write(ring, seq);\n\tamdgpu_ring_write(ring,\n\t\tPACKET0(SOC15_REG_OFFSET(UVD, ring->me, mmUVD_GPCOM_VCPU_DATA0), 0));\n\tamdgpu_ring_write(ring, addr & 0xffffffff);\n\tamdgpu_ring_write(ring,\n\t\tPACKET0(SOC15_REG_OFFSET(UVD, ring->me, mmUVD_GPCOM_VCPU_DATA1), 0));\n\tamdgpu_ring_write(ring, upper_32_bits(addr) & 0xff);\n\tamdgpu_ring_write(ring,\n\t\tPACKET0(SOC15_REG_OFFSET(UVD, ring->me, mmUVD_GPCOM_VCPU_CMD), 0));\n\tamdgpu_ring_write(ring, 0);\n\n\tamdgpu_ring_write(ring,\n\t\tPACKET0(SOC15_REG_OFFSET(UVD, ring->me, mmUVD_GPCOM_VCPU_DATA0), 0));\n\tamdgpu_ring_write(ring, 0);\n\tamdgpu_ring_write(ring,\n\t\tPACKET0(SOC15_REG_OFFSET(UVD, ring->me, mmUVD_GPCOM_VCPU_DATA1), 0));\n\tamdgpu_ring_write(ring, 0);\n\tamdgpu_ring_write(ring,\n\t\tPACKET0(SOC15_REG_OFFSET(UVD, ring->me, mmUVD_GPCOM_VCPU_CMD), 0));\n\tamdgpu_ring_write(ring, 2);\n}\n\n \nstatic void uvd_v7_0_enc_ring_emit_fence(struct amdgpu_ring *ring, u64 addr,\n\t\t\tu64 seq, unsigned flags)\n{\n\n\tWARN_ON(flags & AMDGPU_FENCE_FLAG_64BIT);\n\n\tamdgpu_ring_write(ring, HEVC_ENC_CMD_FENCE);\n\tamdgpu_ring_write(ring, addr);\n\tamdgpu_ring_write(ring, upper_32_bits(addr));\n\tamdgpu_ring_write(ring, seq);\n\tamdgpu_ring_write(ring, HEVC_ENC_CMD_TRAP);\n}\n\n \nstatic void uvd_v7_0_ring_emit_hdp_flush(struct amdgpu_ring *ring)\n{\n\t \n}\n\n \nstatic int uvd_v7_0_ring_test_ring(struct amdgpu_ring *ring)\n{\n\tstruct amdgpu_device *adev = ring->adev;\n\tuint32_t tmp = 0;\n\tunsigned i;\n\tint r;\n\n\tWREG32_SOC15(UVD, ring->me, mmUVD_CONTEXT_ID, 0xCAFEDEAD);\n\tr = amdgpu_ring_alloc(ring, 3);\n\tif (r)\n\t\treturn r;\n\n\tamdgpu_ring_write(ring,\n\t\tPACKET0(SOC15_REG_OFFSET(UVD, ring->me, mmUVD_CONTEXT_ID), 0));\n\tamdgpu_ring_write(ring, 0xDEADBEEF);\n\tamdgpu_ring_commit(ring);\n\tfor (i = 0; i < adev->usec_timeout; i++) {\n\t\ttmp = RREG32_SOC15(UVD, ring->me, mmUVD_CONTEXT_ID);\n\t\tif (tmp == 0xDEADBEEF)\n\t\t\tbreak;\n\t\tudelay(1);\n\t}\n\n\tif (i >= adev->usec_timeout)\n\t\tr = -ETIMEDOUT;\n\n\treturn r;\n}\n\n \nstatic int uvd_v7_0_ring_patch_cs_in_place(struct amdgpu_cs_parser *p,\n\t\t\t\t\t   struct amdgpu_job *job,\n\t\t\t\t\t   struct amdgpu_ib *ib)\n{\n\tstruct amdgpu_ring *ring = to_amdgpu_ring(job->base.sched);\n\tunsigned i;\n\n\t \n\tif (!ring->me)\n\t\treturn 0;\n\n\tfor (i = 0; i < ib->length_dw; i += 2) {\n\t\tuint32_t reg = amdgpu_ib_get_value(ib, i);\n\n\t\treg -= p->adev->reg_offset[UVD_HWIP][0][1];\n\t\treg += p->adev->reg_offset[UVD_HWIP][1][1];\n\n\t\tamdgpu_ib_set_value(ib, i, reg);\n\t}\n\treturn 0;\n}\n\n \nstatic void uvd_v7_0_ring_emit_ib(struct amdgpu_ring *ring,\n\t\t\t\t  struct amdgpu_job *job,\n\t\t\t\t  struct amdgpu_ib *ib,\n\t\t\t\t  uint32_t flags)\n{\n\tstruct amdgpu_device *adev = ring->adev;\n\tunsigned vmid = AMDGPU_JOB_GET_VMID(job);\n\n\tamdgpu_ring_write(ring,\n\t\tPACKET0(SOC15_REG_OFFSET(UVD, ring->me, mmUVD_LMI_RBC_IB_VMID), 0));\n\tamdgpu_ring_write(ring, vmid);\n\n\tamdgpu_ring_write(ring,\n\t\tPACKET0(SOC15_REG_OFFSET(UVD, ring->me, mmUVD_LMI_RBC_IB_64BIT_BAR_LOW), 0));\n\tamdgpu_ring_write(ring, lower_32_bits(ib->gpu_addr));\n\tamdgpu_ring_write(ring,\n\t\tPACKET0(SOC15_REG_OFFSET(UVD, ring->me, mmUVD_LMI_RBC_IB_64BIT_BAR_HIGH), 0));\n\tamdgpu_ring_write(ring, upper_32_bits(ib->gpu_addr));\n\tamdgpu_ring_write(ring,\n\t\tPACKET0(SOC15_REG_OFFSET(UVD, ring->me, mmUVD_RBC_IB_SIZE), 0));\n\tamdgpu_ring_write(ring, ib->length_dw);\n}\n\n \nstatic void uvd_v7_0_enc_ring_emit_ib(struct amdgpu_ring *ring,\n\t\t\t\t\tstruct amdgpu_job *job,\n\t\t\t\t\tstruct amdgpu_ib *ib,\n\t\t\t\t\tuint32_t flags)\n{\n\tunsigned vmid = AMDGPU_JOB_GET_VMID(job);\n\n\tamdgpu_ring_write(ring, HEVC_ENC_CMD_IB_VM);\n\tamdgpu_ring_write(ring, vmid);\n\tamdgpu_ring_write(ring, lower_32_bits(ib->gpu_addr));\n\tamdgpu_ring_write(ring, upper_32_bits(ib->gpu_addr));\n\tamdgpu_ring_write(ring, ib->length_dw);\n}\n\nstatic void uvd_v7_0_ring_emit_wreg(struct amdgpu_ring *ring,\n\t\t\t\t    uint32_t reg, uint32_t val)\n{\n\tstruct amdgpu_device *adev = ring->adev;\n\n\tamdgpu_ring_write(ring,\n\t\tPACKET0(SOC15_REG_OFFSET(UVD, ring->me, mmUVD_GPCOM_VCPU_DATA0), 0));\n\tamdgpu_ring_write(ring, reg << 2);\n\tamdgpu_ring_write(ring,\n\t\tPACKET0(SOC15_REG_OFFSET(UVD, ring->me, mmUVD_GPCOM_VCPU_DATA1), 0));\n\tamdgpu_ring_write(ring, val);\n\tamdgpu_ring_write(ring,\n\t\tPACKET0(SOC15_REG_OFFSET(UVD, ring->me, mmUVD_GPCOM_VCPU_CMD), 0));\n\tamdgpu_ring_write(ring, 8);\n}\n\nstatic void uvd_v7_0_ring_emit_reg_wait(struct amdgpu_ring *ring, uint32_t reg,\n\t\t\t\t\tuint32_t val, uint32_t mask)\n{\n\tstruct amdgpu_device *adev = ring->adev;\n\n\tamdgpu_ring_write(ring,\n\t\tPACKET0(SOC15_REG_OFFSET(UVD, ring->me, mmUVD_GPCOM_VCPU_DATA0), 0));\n\tamdgpu_ring_write(ring, reg << 2);\n\tamdgpu_ring_write(ring,\n\t\tPACKET0(SOC15_REG_OFFSET(UVD, ring->me, mmUVD_GPCOM_VCPU_DATA1), 0));\n\tamdgpu_ring_write(ring, val);\n\tamdgpu_ring_write(ring,\n\t\tPACKET0(SOC15_REG_OFFSET(UVD, ring->me, mmUVD_GP_SCRATCH8), 0));\n\tamdgpu_ring_write(ring, mask);\n\tamdgpu_ring_write(ring,\n\t\tPACKET0(SOC15_REG_OFFSET(UVD, ring->me, mmUVD_GPCOM_VCPU_CMD), 0));\n\tamdgpu_ring_write(ring, 12);\n}\n\nstatic void uvd_v7_0_ring_emit_vm_flush(struct amdgpu_ring *ring,\n\t\t\t\t\tunsigned vmid, uint64_t pd_addr)\n{\n\tstruct amdgpu_vmhub *hub = &ring->adev->vmhub[ring->vm_hub];\n\tuint32_t data0, data1, mask;\n\n\tpd_addr = amdgpu_gmc_emit_flush_gpu_tlb(ring, vmid, pd_addr);\n\n\t \n\tdata0 = hub->ctx0_ptb_addr_lo32 + vmid * hub->ctx_addr_distance;\n\tdata1 = lower_32_bits(pd_addr);\n\tmask = 0xffffffff;\n\tuvd_v7_0_ring_emit_reg_wait(ring, data0, data1, mask);\n}\n\nstatic void uvd_v7_0_ring_insert_nop(struct amdgpu_ring *ring, uint32_t count)\n{\n\tstruct amdgpu_device *adev = ring->adev;\n\tint i;\n\n\tWARN_ON(ring->wptr % 2 || count % 2);\n\n\tfor (i = 0; i < count / 2; i++) {\n\t\tamdgpu_ring_write(ring, PACKET0(SOC15_REG_OFFSET(UVD, ring->me, mmUVD_NO_OP), 0));\n\t\tamdgpu_ring_write(ring, 0);\n\t}\n}\n\nstatic void uvd_v7_0_enc_ring_insert_end(struct amdgpu_ring *ring)\n{\n\tamdgpu_ring_write(ring, HEVC_ENC_CMD_END);\n}\n\nstatic void uvd_v7_0_enc_ring_emit_reg_wait(struct amdgpu_ring *ring,\n\t\t\t\t\t    uint32_t reg, uint32_t val,\n\t\t\t\t\t    uint32_t mask)\n{\n\tamdgpu_ring_write(ring, HEVC_ENC_CMD_REG_WAIT);\n\tamdgpu_ring_write(ring,\treg << 2);\n\tamdgpu_ring_write(ring, mask);\n\tamdgpu_ring_write(ring, val);\n}\n\nstatic void uvd_v7_0_enc_ring_emit_vm_flush(struct amdgpu_ring *ring,\n\t\t\t\t\t    unsigned int vmid, uint64_t pd_addr)\n{\n\tstruct amdgpu_vmhub *hub = &ring->adev->vmhub[ring->vm_hub];\n\n\tpd_addr = amdgpu_gmc_emit_flush_gpu_tlb(ring, vmid, pd_addr);\n\n\t \n\tuvd_v7_0_enc_ring_emit_reg_wait(ring, hub->ctx0_ptb_addr_lo32 +\n\t\t\t\t\tvmid * hub->ctx_addr_distance,\n\t\t\t\t\tlower_32_bits(pd_addr), 0xffffffff);\n}\n\nstatic void uvd_v7_0_enc_ring_emit_wreg(struct amdgpu_ring *ring,\n\t\t\t\t\tuint32_t reg, uint32_t val)\n{\n\tamdgpu_ring_write(ring, HEVC_ENC_CMD_REG_WRITE);\n\tamdgpu_ring_write(ring,\treg << 2);\n\tamdgpu_ring_write(ring, val);\n}\n\n#if 0\nstatic bool uvd_v7_0_is_idle(void *handle)\n{\n\tstruct amdgpu_device *adev = (struct amdgpu_device *)handle;\n\n\treturn !(RREG32(mmSRBM_STATUS) & SRBM_STATUS__UVD_BUSY_MASK);\n}\n\nstatic int uvd_v7_0_wait_for_idle(void *handle)\n{\n\tunsigned i;\n\tstruct amdgpu_device *adev = (struct amdgpu_device *)handle;\n\n\tfor (i = 0; i < adev->usec_timeout; i++) {\n\t\tif (uvd_v7_0_is_idle(handle))\n\t\t\treturn 0;\n\t}\n\treturn -ETIMEDOUT;\n}\n\n#define AMDGPU_UVD_STATUS_BUSY_MASK    0xfd\nstatic bool uvd_v7_0_check_soft_reset(void *handle)\n{\n\tstruct amdgpu_device *adev = (struct amdgpu_device *)handle;\n\tu32 srbm_soft_reset = 0;\n\tu32 tmp = RREG32(mmSRBM_STATUS);\n\n\tif (REG_GET_FIELD(tmp, SRBM_STATUS, UVD_RQ_PENDING) ||\n\t    REG_GET_FIELD(tmp, SRBM_STATUS, UVD_BUSY) ||\n\t    (RREG32_SOC15(UVD, ring->me, mmUVD_STATUS) &\n\t\t    AMDGPU_UVD_STATUS_BUSY_MASK))\n\t\tsrbm_soft_reset = REG_SET_FIELD(srbm_soft_reset,\n\t\t\t\tSRBM_SOFT_RESET, SOFT_RESET_UVD, 1);\n\n\tif (srbm_soft_reset) {\n\t\tadev->uvd.inst[ring->me].srbm_soft_reset = srbm_soft_reset;\n\t\treturn true;\n\t} else {\n\t\tadev->uvd.inst[ring->me].srbm_soft_reset = 0;\n\t\treturn false;\n\t}\n}\n\nstatic int uvd_v7_0_pre_soft_reset(void *handle)\n{\n\tstruct amdgpu_device *adev = (struct amdgpu_device *)handle;\n\n\tif (!adev->uvd.inst[ring->me].srbm_soft_reset)\n\t\treturn 0;\n\n\tuvd_v7_0_stop(adev);\n\treturn 0;\n}\n\nstatic int uvd_v7_0_soft_reset(void *handle)\n{\n\tstruct amdgpu_device *adev = (struct amdgpu_device *)handle;\n\tu32 srbm_soft_reset;\n\n\tif (!adev->uvd.inst[ring->me].srbm_soft_reset)\n\t\treturn 0;\n\tsrbm_soft_reset = adev->uvd.inst[ring->me].srbm_soft_reset;\n\n\tif (srbm_soft_reset) {\n\t\tu32 tmp;\n\n\t\ttmp = RREG32(mmSRBM_SOFT_RESET);\n\t\ttmp |= srbm_soft_reset;\n\t\tdev_info(adev->dev, \"SRBM_SOFT_RESET=0x%08X\\n\", tmp);\n\t\tWREG32(mmSRBM_SOFT_RESET, tmp);\n\t\ttmp = RREG32(mmSRBM_SOFT_RESET);\n\n\t\tudelay(50);\n\n\t\ttmp &= ~srbm_soft_reset;\n\t\tWREG32(mmSRBM_SOFT_RESET, tmp);\n\t\ttmp = RREG32(mmSRBM_SOFT_RESET);\n\n\t\t \n\t\tudelay(50);\n\t}\n\n\treturn 0;\n}\n\nstatic int uvd_v7_0_post_soft_reset(void *handle)\n{\n\tstruct amdgpu_device *adev = (struct amdgpu_device *)handle;\n\n\tif (!adev->uvd.inst[ring->me].srbm_soft_reset)\n\t\treturn 0;\n\n\tmdelay(5);\n\n\treturn uvd_v7_0_start(adev);\n}\n#endif\n\nstatic int uvd_v7_0_set_interrupt_state(struct amdgpu_device *adev,\n\t\t\t\t\tstruct amdgpu_irq_src *source,\n\t\t\t\t\tunsigned type,\n\t\t\t\t\tenum amdgpu_interrupt_state state)\n{\n\t \n\treturn 0;\n}\n\nstatic int uvd_v7_0_process_interrupt(struct amdgpu_device *adev,\n\t\t\t\t      struct amdgpu_irq_src *source,\n\t\t\t\t      struct amdgpu_iv_entry *entry)\n{\n\tuint32_t ip_instance;\n\n\tswitch (entry->client_id) {\n\tcase SOC15_IH_CLIENTID_UVD:\n\t\tip_instance = 0;\n\t\tbreak;\n\tcase SOC15_IH_CLIENTID_UVD1:\n\t\tip_instance = 1;\n\t\tbreak;\n\tdefault:\n\t\tDRM_ERROR(\"Unhandled client id: %d\\n\", entry->client_id);\n\t\treturn 0;\n\t}\n\n\tDRM_DEBUG(\"IH: UVD TRAP\\n\");\n\n\tswitch (entry->src_id) {\n\tcase 124:\n\t\tamdgpu_fence_process(&adev->uvd.inst[ip_instance].ring);\n\t\tbreak;\n\tcase 119:\n\t\tamdgpu_fence_process(&adev->uvd.inst[ip_instance].ring_enc[0]);\n\t\tbreak;\n\tcase 120:\n\t\tif (!amdgpu_sriov_vf(adev))\n\t\t\tamdgpu_fence_process(&adev->uvd.inst[ip_instance].ring_enc[1]);\n\t\tbreak;\n\tdefault:\n\t\tDRM_ERROR(\"Unhandled interrupt: %d %d\\n\",\n\t\t\t  entry->src_id, entry->src_data[0]);\n\t\tbreak;\n\t}\n\n\treturn 0;\n}\n\n#if 0\nstatic void uvd_v7_0_set_sw_clock_gating(struct amdgpu_device *adev)\n{\n\tuint32_t data, data1, data2, suvd_flags;\n\n\tdata = RREG32_SOC15(UVD, ring->me, mmUVD_CGC_CTRL);\n\tdata1 = RREG32_SOC15(UVD, ring->me, mmUVD_SUVD_CGC_GATE);\n\tdata2 = RREG32_SOC15(UVD, ring->me, mmUVD_SUVD_CGC_CTRL);\n\n\tdata &= ~(UVD_CGC_CTRL__CLK_OFF_DELAY_MASK |\n\t\t  UVD_CGC_CTRL__CLK_GATE_DLY_TIMER_MASK);\n\n\tsuvd_flags = UVD_SUVD_CGC_GATE__SRE_MASK |\n\t\t     UVD_SUVD_CGC_GATE__SIT_MASK |\n\t\t     UVD_SUVD_CGC_GATE__SMP_MASK |\n\t\t     UVD_SUVD_CGC_GATE__SCM_MASK |\n\t\t     UVD_SUVD_CGC_GATE__SDB_MASK;\n\n\tdata |= UVD_CGC_CTRL__DYN_CLOCK_MODE_MASK |\n\t\t(1 << REG_FIELD_SHIFT(UVD_CGC_CTRL, CLK_GATE_DLY_TIMER)) |\n\t\t(4 << REG_FIELD_SHIFT(UVD_CGC_CTRL, CLK_OFF_DELAY));\n\n\tdata &= ~(UVD_CGC_CTRL__UDEC_RE_MODE_MASK |\n\t\t\tUVD_CGC_CTRL__UDEC_CM_MODE_MASK |\n\t\t\tUVD_CGC_CTRL__UDEC_IT_MODE_MASK |\n\t\t\tUVD_CGC_CTRL__UDEC_DB_MODE_MASK |\n\t\t\tUVD_CGC_CTRL__UDEC_MP_MODE_MASK |\n\t\t\tUVD_CGC_CTRL__SYS_MODE_MASK |\n\t\t\tUVD_CGC_CTRL__UDEC_MODE_MASK |\n\t\t\tUVD_CGC_CTRL__MPEG2_MODE_MASK |\n\t\t\tUVD_CGC_CTRL__REGS_MODE_MASK |\n\t\t\tUVD_CGC_CTRL__RBC_MODE_MASK |\n\t\t\tUVD_CGC_CTRL__LMI_MC_MODE_MASK |\n\t\t\tUVD_CGC_CTRL__LMI_UMC_MODE_MASK |\n\t\t\tUVD_CGC_CTRL__IDCT_MODE_MASK |\n\t\t\tUVD_CGC_CTRL__MPRD_MODE_MASK |\n\t\t\tUVD_CGC_CTRL__MPC_MODE_MASK |\n\t\t\tUVD_CGC_CTRL__LBSI_MODE_MASK |\n\t\t\tUVD_CGC_CTRL__LRBBM_MODE_MASK |\n\t\t\tUVD_CGC_CTRL__WCB_MODE_MASK |\n\t\t\tUVD_CGC_CTRL__VCPU_MODE_MASK |\n\t\t\tUVD_CGC_CTRL__JPEG_MODE_MASK |\n\t\t\tUVD_CGC_CTRL__JPEG2_MODE_MASK |\n\t\t\tUVD_CGC_CTRL__SCPU_MODE_MASK);\n\tdata2 &= ~(UVD_SUVD_CGC_CTRL__SRE_MODE_MASK |\n\t\t\tUVD_SUVD_CGC_CTRL__SIT_MODE_MASK |\n\t\t\tUVD_SUVD_CGC_CTRL__SMP_MODE_MASK |\n\t\t\tUVD_SUVD_CGC_CTRL__SCM_MODE_MASK |\n\t\t\tUVD_SUVD_CGC_CTRL__SDB_MODE_MASK);\n\tdata1 |= suvd_flags;\n\n\tWREG32_SOC15(UVD, ring->me, mmUVD_CGC_CTRL, data);\n\tWREG32_SOC15(UVD, ring->me, mmUVD_CGC_GATE, 0);\n\tWREG32_SOC15(UVD, ring->me, mmUVD_SUVD_CGC_GATE, data1);\n\tWREG32_SOC15(UVD, ring->me, mmUVD_SUVD_CGC_CTRL, data2);\n}\n\nstatic void uvd_v7_0_set_hw_clock_gating(struct amdgpu_device *adev)\n{\n\tuint32_t data, data1, cgc_flags, suvd_flags;\n\n\tdata = RREG32_SOC15(UVD, ring->me, mmUVD_CGC_GATE);\n\tdata1 = RREG32_SOC15(UVD, ring->me, mmUVD_SUVD_CGC_GATE);\n\n\tcgc_flags = UVD_CGC_GATE__SYS_MASK |\n\t\tUVD_CGC_GATE__UDEC_MASK |\n\t\tUVD_CGC_GATE__MPEG2_MASK |\n\t\tUVD_CGC_GATE__RBC_MASK |\n\t\tUVD_CGC_GATE__LMI_MC_MASK |\n\t\tUVD_CGC_GATE__IDCT_MASK |\n\t\tUVD_CGC_GATE__MPRD_MASK |\n\t\tUVD_CGC_GATE__MPC_MASK |\n\t\tUVD_CGC_GATE__LBSI_MASK |\n\t\tUVD_CGC_GATE__LRBBM_MASK |\n\t\tUVD_CGC_GATE__UDEC_RE_MASK |\n\t\tUVD_CGC_GATE__UDEC_CM_MASK |\n\t\tUVD_CGC_GATE__UDEC_IT_MASK |\n\t\tUVD_CGC_GATE__UDEC_DB_MASK |\n\t\tUVD_CGC_GATE__UDEC_MP_MASK |\n\t\tUVD_CGC_GATE__WCB_MASK |\n\t\tUVD_CGC_GATE__VCPU_MASK |\n\t\tUVD_CGC_GATE__SCPU_MASK |\n\t\tUVD_CGC_GATE__JPEG_MASK |\n\t\tUVD_CGC_GATE__JPEG2_MASK;\n\n\tsuvd_flags = UVD_SUVD_CGC_GATE__SRE_MASK |\n\t\t\t\tUVD_SUVD_CGC_GATE__SIT_MASK |\n\t\t\t\tUVD_SUVD_CGC_GATE__SMP_MASK |\n\t\t\t\tUVD_SUVD_CGC_GATE__SCM_MASK |\n\t\t\t\tUVD_SUVD_CGC_GATE__SDB_MASK;\n\n\tdata |= cgc_flags;\n\tdata1 |= suvd_flags;\n\n\tWREG32_SOC15(UVD, ring->me, mmUVD_CGC_GATE, data);\n\tWREG32_SOC15(UVD, ring->me, mmUVD_SUVD_CGC_GATE, data1);\n}\n\nstatic void uvd_v7_0_set_bypass_mode(struct amdgpu_device *adev, bool enable)\n{\n\tu32 tmp = RREG32_SMC(ixGCK_DFS_BYPASS_CNTL);\n\n\tif (enable)\n\t\ttmp |= (GCK_DFS_BYPASS_CNTL__BYPASSDCLK_MASK |\n\t\t\tGCK_DFS_BYPASS_CNTL__BYPASSVCLK_MASK);\n\telse\n\t\ttmp &= ~(GCK_DFS_BYPASS_CNTL__BYPASSDCLK_MASK |\n\t\t\t GCK_DFS_BYPASS_CNTL__BYPASSVCLK_MASK);\n\n\tWREG32_SMC(ixGCK_DFS_BYPASS_CNTL, tmp);\n}\n\n\nstatic int uvd_v7_0_set_clockgating_state(void *handle,\n\t\t\t\t\t  enum amd_clockgating_state state)\n{\n\tstruct amdgpu_device *adev = (struct amdgpu_device *)handle;\n\tbool enable = (state == AMD_CG_STATE_GATE);\n\n\tuvd_v7_0_set_bypass_mode(adev, enable);\n\n\tif (!(adev->cg_flags & AMD_CG_SUPPORT_UVD_MGCG))\n\t\treturn 0;\n\n\tif (enable) {\n\t\t \n\t\tuvd_v7_0_set_sw_clock_gating(adev);\n\t} else {\n\t\t \n\t\tif (uvd_v7_0_wait_for_idle(handle))\n\t\t\treturn -EBUSY;\n\n\t\t \n\t\t \n\t}\n\n\treturn 0;\n}\n\nstatic int uvd_v7_0_set_powergating_state(void *handle,\n\t\t\t\t\t  enum amd_powergating_state state)\n{\n\t \n\tstruct amdgpu_device *adev = (struct amdgpu_device *)handle;\n\n\tif (!(adev->pg_flags & AMD_PG_SUPPORT_UVD))\n\t\treturn 0;\n\n\tWREG32_SOC15(UVD, ring->me, mmUVD_POWER_STATUS, UVD_POWER_STATUS__UVD_PG_EN_MASK);\n\n\tif (state == AMD_PG_STATE_GATE) {\n\t\tuvd_v7_0_stop(adev);\n\t\treturn 0;\n\t} else {\n\t\treturn uvd_v7_0_start(adev);\n\t}\n}\n#endif\n\nstatic int uvd_v7_0_set_clockgating_state(void *handle,\n\t\t\t\t\t  enum amd_clockgating_state state)\n{\n\t \n\treturn 0;\n}\n\nconst struct amd_ip_funcs uvd_v7_0_ip_funcs = {\n\t.name = \"uvd_v7_0\",\n\t.early_init = uvd_v7_0_early_init,\n\t.late_init = NULL,\n\t.sw_init = uvd_v7_0_sw_init,\n\t.sw_fini = uvd_v7_0_sw_fini,\n\t.hw_init = uvd_v7_0_hw_init,\n\t.hw_fini = uvd_v7_0_hw_fini,\n\t.suspend = uvd_v7_0_suspend,\n\t.resume = uvd_v7_0_resume,\n\t.is_idle = NULL  ,\n\t.wait_for_idle = NULL  ,\n\t.check_soft_reset = NULL  ,\n\t.pre_soft_reset = NULL  ,\n\t.soft_reset = NULL  ,\n\t.post_soft_reset = NULL  ,\n\t.set_clockgating_state = uvd_v7_0_set_clockgating_state,\n\t.set_powergating_state = NULL  ,\n};\n\nstatic const struct amdgpu_ring_funcs uvd_v7_0_ring_vm_funcs = {\n\t.type = AMDGPU_RING_TYPE_UVD,\n\t.align_mask = 0xf,\n\t.support_64bit_ptrs = false,\n\t.no_user_fence = true,\n\t.get_rptr = uvd_v7_0_ring_get_rptr,\n\t.get_wptr = uvd_v7_0_ring_get_wptr,\n\t.set_wptr = uvd_v7_0_ring_set_wptr,\n\t.patch_cs_in_place = uvd_v7_0_ring_patch_cs_in_place,\n\t.emit_frame_size =\n\t\t6 +  \n\t\tSOC15_FLUSH_GPU_TLB_NUM_WREG * 6 +\n\t\tSOC15_FLUSH_GPU_TLB_NUM_REG_WAIT * 8 +\n\t\t8 +  \n\t\t14 + 14,  \n\t.emit_ib_size = 8,  \n\t.emit_ib = uvd_v7_0_ring_emit_ib,\n\t.emit_fence = uvd_v7_0_ring_emit_fence,\n\t.emit_vm_flush = uvd_v7_0_ring_emit_vm_flush,\n\t.emit_hdp_flush = uvd_v7_0_ring_emit_hdp_flush,\n\t.test_ring = uvd_v7_0_ring_test_ring,\n\t.test_ib = amdgpu_uvd_ring_test_ib,\n\t.insert_nop = uvd_v7_0_ring_insert_nop,\n\t.pad_ib = amdgpu_ring_generic_pad_ib,\n\t.begin_use = amdgpu_uvd_ring_begin_use,\n\t.end_use = amdgpu_uvd_ring_end_use,\n\t.emit_wreg = uvd_v7_0_ring_emit_wreg,\n\t.emit_reg_wait = uvd_v7_0_ring_emit_reg_wait,\n\t.emit_reg_write_reg_wait = amdgpu_ring_emit_reg_write_reg_wait_helper,\n};\n\nstatic const struct amdgpu_ring_funcs uvd_v7_0_enc_ring_vm_funcs = {\n\t.type = AMDGPU_RING_TYPE_UVD_ENC,\n\t.align_mask = 0x3f,\n\t.nop = HEVC_ENC_CMD_NO_OP,\n\t.support_64bit_ptrs = false,\n\t.no_user_fence = true,\n\t.get_rptr = uvd_v7_0_enc_ring_get_rptr,\n\t.get_wptr = uvd_v7_0_enc_ring_get_wptr,\n\t.set_wptr = uvd_v7_0_enc_ring_set_wptr,\n\t.emit_frame_size =\n\t\t3 + 3 +  \n\t\tSOC15_FLUSH_GPU_TLB_NUM_WREG * 3 +\n\t\tSOC15_FLUSH_GPU_TLB_NUM_REG_WAIT * 4 +\n\t\t4 +  \n\t\t5 + 5 +  \n\t\t1,  \n\t.emit_ib_size = 5,  \n\t.emit_ib = uvd_v7_0_enc_ring_emit_ib,\n\t.emit_fence = uvd_v7_0_enc_ring_emit_fence,\n\t.emit_vm_flush = uvd_v7_0_enc_ring_emit_vm_flush,\n\t.test_ring = uvd_v7_0_enc_ring_test_ring,\n\t.test_ib = uvd_v7_0_enc_ring_test_ib,\n\t.insert_nop = amdgpu_ring_insert_nop,\n\t.insert_end = uvd_v7_0_enc_ring_insert_end,\n\t.pad_ib = amdgpu_ring_generic_pad_ib,\n\t.begin_use = amdgpu_uvd_ring_begin_use,\n\t.end_use = amdgpu_uvd_ring_end_use,\n\t.emit_wreg = uvd_v7_0_enc_ring_emit_wreg,\n\t.emit_reg_wait = uvd_v7_0_enc_ring_emit_reg_wait,\n\t.emit_reg_write_reg_wait = amdgpu_ring_emit_reg_write_reg_wait_helper,\n};\n\nstatic void uvd_v7_0_set_ring_funcs(struct amdgpu_device *adev)\n{\n\tint i;\n\n\tfor (i = 0; i < adev->uvd.num_uvd_inst; i++) {\n\t\tif (adev->uvd.harvest_config & (1 << i))\n\t\t\tcontinue;\n\t\tadev->uvd.inst[i].ring.funcs = &uvd_v7_0_ring_vm_funcs;\n\t\tadev->uvd.inst[i].ring.me = i;\n\t\tDRM_INFO(\"UVD(%d) is enabled in VM mode\\n\", i);\n\t}\n}\n\nstatic void uvd_v7_0_set_enc_ring_funcs(struct amdgpu_device *adev)\n{\n\tint i, j;\n\n\tfor (j = 0; j < adev->uvd.num_uvd_inst; j++) {\n\t\tif (adev->uvd.harvest_config & (1 << j))\n\t\t\tcontinue;\n\t\tfor (i = 0; i < adev->uvd.num_enc_rings; ++i) {\n\t\t\tadev->uvd.inst[j].ring_enc[i].funcs = &uvd_v7_0_enc_ring_vm_funcs;\n\t\t\tadev->uvd.inst[j].ring_enc[i].me = j;\n\t\t}\n\n\t\tDRM_INFO(\"UVD(%d) ENC is enabled in VM mode\\n\", j);\n\t}\n}\n\nstatic const struct amdgpu_irq_src_funcs uvd_v7_0_irq_funcs = {\n\t.set = uvd_v7_0_set_interrupt_state,\n\t.process = uvd_v7_0_process_interrupt,\n};\n\nstatic void uvd_v7_0_set_irq_funcs(struct amdgpu_device *adev)\n{\n\tint i;\n\n\tfor (i = 0; i < adev->uvd.num_uvd_inst; i++) {\n\t\tif (adev->uvd.harvest_config & (1 << i))\n\t\t\tcontinue;\n\t\tadev->uvd.inst[i].irq.num_types = adev->uvd.num_enc_rings + 1;\n\t\tadev->uvd.inst[i].irq.funcs = &uvd_v7_0_irq_funcs;\n\t}\n}\n\nconst struct amdgpu_ip_block_version uvd_v7_0_ip_block = {\n\t\t.type = AMD_IP_BLOCK_TYPE_UVD,\n\t\t.major = 7,\n\t\t.minor = 0,\n\t\t.rev = 0,\n\t\t.funcs = &uvd_v7_0_ip_funcs,\n};\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}