
`timescale 1 ps/ 1 ps
module display_vlg_tst();

reg KeyDown;
reg KeyLeft;
reg KeyRESTART;
reg KeyRight;
reg Keyup;
reg sys_clk;
reg sys_rst_n;
// wires                                               
wire [7:0]  col_pin;
wire [7:0]  row_pin;
wire test;

// assign statements (if any)                          
display display_inst (
// port map - connection between master ports and signals/registers   
	.KeyDown	(KeyDown	),
	.KeyLeft	(KeyLeft	),
	.KeyRESTART	(KeyRESTART	),
	.KeyRight	(KeyRight	),
	.Keyup		(Keyup		),
	.col_pin	(col_pin	),
	.row_pin	(row_pin	),
	.sys_clk	(sys_clk	),
	.sys_rst_n	(sys_rst_n	),
	.test		(test		)
);
	
initial                                                
begin                                                  
		sys_clk 	= 0			;
		sys_rst_n 	= 0			;
		
		KeyDown		= 0    	    ;
        KeyLeft	    = 0    	    ;	        
        KeyRESTART	= 0    	    ;	        		
        KeyRight	= 0    	    ;
		Keyup		= 0    	    ; 
		
		#100;
		sys_rst_n 	= 1			;
		
		#100;
		KeyRESTART	= 1			;
		
		#100;
		KeyRESTART	= 1			;
		
		#100;
		KeyRESTART	= 1			;
	
		#100;
		KeyRESTART	= 1			;
	
	
end                                                  






always #10	clk = ~clk;   

                                             
endmodule

